Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Dec 29 18:13:22 2022
| Host         : DESKTOP-42NSTD8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file final_timing_summary_routed.rpt -pb final_timing_summary_routed.pb -rpx final_timing_summary_routed.rpx -warn_on_violation
| Design       : final
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    25          
TIMING-18  Warning           Missing input or output delay  21          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (25)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (101)
5. checking no_input_delay (8)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (25)
-------------------------
 There are 25 register/latch pins with no clock driven by root clock pin: clk_divider0/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (101)
--------------------------------------------------
 There are 101 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.689        0.000                      0                  520        0.142        0.000                      0                  520        3.750        0.000                       0                  1141  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.689        0.000                      0                  520        0.142        0.000                      0                  520        3.750        0.000                       0                  1141  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.689ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.689ns  (required time - arrival time)
  Source:                 b_y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/data_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.273ns  (logic 3.078ns (33.194%)  route 6.195ns (66.806%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 14.817 - 10.000 ) 
    Source Clock Delay      (SCD):    5.111ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1140, routed)        1.559     5.111    clk_IBUF_BUFG
    SLICE_X15Y19         FDRE                                         r  b_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y19         FDRE (Prop_fdre_C_Q)         0.419     5.530 r  b_y_reg[2]/Q
                         net (fo=37, routed)          1.032     6.562    ram0/Q[2]
    SLICE_X13Y17         LUT4 (Prop_lut4_I1_O)        0.327     6.889 r  ram0/data_o11_in0__0_carry_i_1/O
                         net (fo=14, routed)          0.756     7.645    ram0/data_o4[5]
    SLICE_X15Y14         LUT2 (Prop_lut2_I1_O)        0.332     7.977 r  ram0/data_o12_in0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.977    ram0/data_o12_in0_carry__0_i_7_n_0
    SLICE_X15Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.224 r  ram0/data_o12_in0_carry__0/O[0]
                         net (fo=1, routed)           0.442     8.666    ram0/p_0_out__1[5]
    SLICE_X15Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.546     9.212 r  ram0/data_o12_in0__18_carry__0/O[0]
                         net (fo=87, routed)          1.029    10.241    ram0/RAM_reg_r4_460992_461055_3_5/ADDRC5
    SLICE_X30Y17         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.299    10.540 r  ram0/RAM_reg_r4_460992_461055_3_5/RAMC/O
                         net (fo=1, routed)           0.824    11.364    ram0/RAM_reg_r4_460992_461055_3_5_n_2
    SLICE_X29Y18         LUT6 (Prop_lut6_I0_O)        0.124    11.488 r  ram0/data_o[5]_i_30/O
                         net (fo=1, routed)           0.000    11.488    ram0/data_o[5]_i_30_n_0
    SLICE_X29Y18         MUXF7 (Prop_muxf7_I0_O)      0.238    11.726 r  ram0/data_o_reg[5]_i_18/O
                         net (fo=1, routed)           0.876    12.602    ram0/data_o_reg[5]_i_18_n_0
    SLICE_X15Y20         LUT6 (Prop_lut6_I5_O)        0.298    12.900 r  ram0/data_o[5]_i_9/O
                         net (fo=1, routed)           0.662    13.562    ram0/data_o[5]_i_9_n_0
    SLICE_X9Y17          LUT5 (Prop_lut5_I0_O)        0.124    13.686 r  ram0/data_o[5]_i_3/O
                         net (fo=1, routed)           0.573    14.260    ram0/data_o[5]_i_3_n_0
    SLICE_X9Y17          LUT6 (Prop_lut6_I1_O)        0.124    14.384 r  ram0/data_o[5]_i_1/O
                         net (fo=1, routed)           0.000    14.384    ram0/p_1_in[5]
    SLICE_X9Y17          FDRE                                         r  ram0/data_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1140, routed)        1.445    14.817    ram0/clk_IBUF_BUFG
    SLICE_X9Y17          FDRE                                         r  ram0/data_o_reg[5]/C
                         clock pessimism              0.259    15.076    
                         clock uncertainty           -0.035    15.040    
    SLICE_X9Y17          FDRE (Setup_fdre_C_D)        0.032    15.072    ram0/data_o_reg[5]
  -------------------------------------------------------------------
                         required time                         15.072    
                         arrival time                         -14.384    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.753ns  (required time - arrival time)
  Source:                 b_y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/data_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.214ns  (logic 3.053ns (33.136%)  route 6.161ns (66.864%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=1 LUT6=4 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 14.811 - 10.000 ) 
    Source Clock Delay      (SCD):    5.111ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1140, routed)        1.559     5.111    clk_IBUF_BUFG
    SLICE_X15Y19         FDRE                                         r  b_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y19         FDRE (Prop_fdre_C_Q)         0.419     5.530 r  b_y_reg[2]/Q
                         net (fo=37, routed)          1.032     6.562    ram0/Q[2]
    SLICE_X13Y17         LUT4 (Prop_lut4_I1_O)        0.327     6.889 r  ram0/data_o11_in0__0_carry_i_1/O
                         net (fo=14, routed)          0.756     7.645    ram0/data_o4[5]
    SLICE_X15Y14         LUT2 (Prop_lut2_I1_O)        0.332     7.977 r  ram0/data_o12_in0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.977    ram0/data_o12_in0_carry__0_i_7_n_0
    SLICE_X15Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.224 r  ram0/data_o12_in0_carry__0/O[0]
                         net (fo=1, routed)           0.442     8.666    ram0/p_0_out__1[5]
    SLICE_X15Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.546     9.212 r  ram0/data_o12_in0__18_carry__0/O[0]
                         net (fo=87, routed)          0.840    10.052    ram0/RAM_reg_r4_460992_461055_0_2/ADDRB5
    SLICE_X14Y13         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.299    10.351 r  ram0/RAM_reg_r4_460992_461055_0_2/RAMB/O
                         net (fo=1, routed)           1.356    11.708    ram0/RAM_reg_r4_460992_461055_0_2_n_1
    SLICE_X29Y14         LUT6 (Prop_lut6_I0_O)        0.124    11.832 r  ram0/data_o[1]_i_33/O
                         net (fo=1, routed)           0.000    11.832    ram0/data_o[1]_i_33_n_0
    SLICE_X29Y14         MUXF7 (Prop_muxf7_I0_O)      0.212    12.044 r  ram0/data_o_reg[1]_i_17/O
                         net (fo=1, routed)           0.439    12.483    ram0/data_o_reg[1]_i_17_n_0
    SLICE_X29Y17         LUT6 (Prop_lut6_I5_O)        0.299    12.782 r  ram0/data_o[1]_i_7/O
                         net (fo=1, routed)           0.894    13.675    ram0/data_o5_out[1]
    SLICE_X15Y21         LUT6 (Prop_lut6_I5_O)        0.124    13.799 r  ram0/data_o[1]_i_2/O
                         net (fo=1, routed)           0.401    14.200    ram0/data_o[1]_i_2_n_0
    SLICE_X15Y22         LUT6 (Prop_lut6_I0_O)        0.124    14.324 r  ram0/data_o[1]_i_1/O
                         net (fo=1, routed)           0.000    14.324    ram0/p_1_in[1]
    SLICE_X15Y22         FDRE                                         r  ram0/data_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1140, routed)        1.439    14.811    ram0/clk_IBUF_BUFG
    SLICE_X15Y22         FDRE                                         r  ram0/data_o_reg[1]/C
                         clock pessimism              0.273    15.084    
                         clock uncertainty           -0.035    15.048    
    SLICE_X15Y22         FDRE (Setup_fdre_C_D)        0.029    15.077    ram0/data_o_reg[1]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                         -14.324    
  -------------------------------------------------------------------
                         slack                                  0.753    

Slack (MET) :             0.785ns  (required time - arrival time)
  Source:                 snake_pos_y_reg[0][3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_clock_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.442ns  (logic 2.072ns (24.543%)  route 6.370ns (75.457%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1140, routed)        1.631     5.183    clk_IBUF_BUFG
    SLICE_X1Y17          FDPE                                         r  snake_pos_y_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDPE (Prop_fdpe_C_Q)         0.456     5.639 r  snake_pos_y_reg[0][3]/Q
                         net (fo=81, routed)          1.397     7.036    snake_pos_y_reg[0][3]
    SLICE_X7Y15          LUT6 (Prop_lut6_I1_O)        0.124     7.160 r  snake_pos_y[1][5]_i_77/O
                         net (fo=1, routed)           0.000     7.160    snake_pos_y[1][5]_i_77_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.710 r  snake_pos_y_reg[1][5]_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.710    snake_pos_y_reg[1][5]_i_45_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.938 r  snake_pos_y_reg[1][5]_i_33/CO[2]
                         net (fo=1, routed)           1.075     9.013    up_block1
    SLICE_X5Y17          LUT6 (Prop_lut6_I0_O)        0.313     9.326 f  snake_pos_y[1][5]_i_19/O
                         net (fo=1, routed)           0.485     9.811    snake_pos_y[1][5]_i_19_n_0
    SLICE_X5Y19          LUT6 (Prop_lut6_I1_O)        0.124     9.935 r  snake_pos_y[1][5]_i_7/O
                         net (fo=3, routed)           0.948    10.883    btn_db0/hit_wall_timer_reg[1]_2
    SLICE_X5Y11          LUT6 (Prop_lut6_I3_O)        0.124    11.007 r  btn_db0/hit_wall_timer[31]_i_6/O
                         net (fo=5, routed)           1.644    12.652    btn_db0/hit_wall_timer[31]_i_6_n_0
    SLICE_X31Y6          LUT3 (Prop_lut3_I1_O)        0.153    12.805 r  btn_db0/snake_clock[0]_i_1/O
                         net (fo=32, routed)          0.821    13.625    btn_db0_n_2
    SLICE_X32Y7          FDRE                                         r  snake_clock_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1140, routed)        1.447    14.819    clk_IBUF_BUFG
    SLICE_X32Y7          FDRE                                         r  snake_clock_reg[28]/C
                         clock pessimism              0.259    15.078    
                         clock uncertainty           -0.035    15.042    
    SLICE_X32Y7          FDRE (Setup_fdre_C_R)       -0.632    14.410    snake_clock_reg[28]
  -------------------------------------------------------------------
                         required time                         14.410    
                         arrival time                         -13.625    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.785ns  (required time - arrival time)
  Source:                 snake_pos_y_reg[0][3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_clock_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.442ns  (logic 2.072ns (24.543%)  route 6.370ns (75.457%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1140, routed)        1.631     5.183    clk_IBUF_BUFG
    SLICE_X1Y17          FDPE                                         r  snake_pos_y_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDPE (Prop_fdpe_C_Q)         0.456     5.639 r  snake_pos_y_reg[0][3]/Q
                         net (fo=81, routed)          1.397     7.036    snake_pos_y_reg[0][3]
    SLICE_X7Y15          LUT6 (Prop_lut6_I1_O)        0.124     7.160 r  snake_pos_y[1][5]_i_77/O
                         net (fo=1, routed)           0.000     7.160    snake_pos_y[1][5]_i_77_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.710 r  snake_pos_y_reg[1][5]_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.710    snake_pos_y_reg[1][5]_i_45_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.938 r  snake_pos_y_reg[1][5]_i_33/CO[2]
                         net (fo=1, routed)           1.075     9.013    up_block1
    SLICE_X5Y17          LUT6 (Prop_lut6_I0_O)        0.313     9.326 f  snake_pos_y[1][5]_i_19/O
                         net (fo=1, routed)           0.485     9.811    snake_pos_y[1][5]_i_19_n_0
    SLICE_X5Y19          LUT6 (Prop_lut6_I1_O)        0.124     9.935 r  snake_pos_y[1][5]_i_7/O
                         net (fo=3, routed)           0.948    10.883    btn_db0/hit_wall_timer_reg[1]_2
    SLICE_X5Y11          LUT6 (Prop_lut6_I3_O)        0.124    11.007 r  btn_db0/hit_wall_timer[31]_i_6/O
                         net (fo=5, routed)           1.644    12.652    btn_db0/hit_wall_timer[31]_i_6_n_0
    SLICE_X31Y6          LUT3 (Prop_lut3_I1_O)        0.153    12.805 r  btn_db0/snake_clock[0]_i_1/O
                         net (fo=32, routed)          0.821    13.625    btn_db0_n_2
    SLICE_X32Y7          FDRE                                         r  snake_clock_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1140, routed)        1.447    14.819    clk_IBUF_BUFG
    SLICE_X32Y7          FDRE                                         r  snake_clock_reg[29]/C
                         clock pessimism              0.259    15.078    
                         clock uncertainty           -0.035    15.042    
    SLICE_X32Y7          FDRE (Setup_fdre_C_R)       -0.632    14.410    snake_clock_reg[29]
  -------------------------------------------------------------------
                         required time                         14.410    
                         arrival time                         -13.625    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.785ns  (required time - arrival time)
  Source:                 snake_pos_y_reg[0][3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_clock_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.442ns  (logic 2.072ns (24.543%)  route 6.370ns (75.457%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1140, routed)        1.631     5.183    clk_IBUF_BUFG
    SLICE_X1Y17          FDPE                                         r  snake_pos_y_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDPE (Prop_fdpe_C_Q)         0.456     5.639 r  snake_pos_y_reg[0][3]/Q
                         net (fo=81, routed)          1.397     7.036    snake_pos_y_reg[0][3]
    SLICE_X7Y15          LUT6 (Prop_lut6_I1_O)        0.124     7.160 r  snake_pos_y[1][5]_i_77/O
                         net (fo=1, routed)           0.000     7.160    snake_pos_y[1][5]_i_77_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.710 r  snake_pos_y_reg[1][5]_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.710    snake_pos_y_reg[1][5]_i_45_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.938 r  snake_pos_y_reg[1][5]_i_33/CO[2]
                         net (fo=1, routed)           1.075     9.013    up_block1
    SLICE_X5Y17          LUT6 (Prop_lut6_I0_O)        0.313     9.326 f  snake_pos_y[1][5]_i_19/O
                         net (fo=1, routed)           0.485     9.811    snake_pos_y[1][5]_i_19_n_0
    SLICE_X5Y19          LUT6 (Prop_lut6_I1_O)        0.124     9.935 r  snake_pos_y[1][5]_i_7/O
                         net (fo=3, routed)           0.948    10.883    btn_db0/hit_wall_timer_reg[1]_2
    SLICE_X5Y11          LUT6 (Prop_lut6_I3_O)        0.124    11.007 r  btn_db0/hit_wall_timer[31]_i_6/O
                         net (fo=5, routed)           1.644    12.652    btn_db0/hit_wall_timer[31]_i_6_n_0
    SLICE_X31Y6          LUT3 (Prop_lut3_I1_O)        0.153    12.805 r  btn_db0/snake_clock[0]_i_1/O
                         net (fo=32, routed)          0.821    13.625    btn_db0_n_2
    SLICE_X32Y7          FDRE                                         r  snake_clock_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1140, routed)        1.447    14.819    clk_IBUF_BUFG
    SLICE_X32Y7          FDRE                                         r  snake_clock_reg[30]/C
                         clock pessimism              0.259    15.078    
                         clock uncertainty           -0.035    15.042    
    SLICE_X32Y7          FDRE (Setup_fdre_C_R)       -0.632    14.410    snake_clock_reg[30]
  -------------------------------------------------------------------
                         required time                         14.410    
                         arrival time                         -13.625    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.785ns  (required time - arrival time)
  Source:                 snake_pos_y_reg[0][3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_clock_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.442ns  (logic 2.072ns (24.543%)  route 6.370ns (75.457%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1140, routed)        1.631     5.183    clk_IBUF_BUFG
    SLICE_X1Y17          FDPE                                         r  snake_pos_y_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDPE (Prop_fdpe_C_Q)         0.456     5.639 r  snake_pos_y_reg[0][3]/Q
                         net (fo=81, routed)          1.397     7.036    snake_pos_y_reg[0][3]
    SLICE_X7Y15          LUT6 (Prop_lut6_I1_O)        0.124     7.160 r  snake_pos_y[1][5]_i_77/O
                         net (fo=1, routed)           0.000     7.160    snake_pos_y[1][5]_i_77_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.710 r  snake_pos_y_reg[1][5]_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.710    snake_pos_y_reg[1][5]_i_45_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.938 r  snake_pos_y_reg[1][5]_i_33/CO[2]
                         net (fo=1, routed)           1.075     9.013    up_block1
    SLICE_X5Y17          LUT6 (Prop_lut6_I0_O)        0.313     9.326 f  snake_pos_y[1][5]_i_19/O
                         net (fo=1, routed)           0.485     9.811    snake_pos_y[1][5]_i_19_n_0
    SLICE_X5Y19          LUT6 (Prop_lut6_I1_O)        0.124     9.935 r  snake_pos_y[1][5]_i_7/O
                         net (fo=3, routed)           0.948    10.883    btn_db0/hit_wall_timer_reg[1]_2
    SLICE_X5Y11          LUT6 (Prop_lut6_I3_O)        0.124    11.007 r  btn_db0/hit_wall_timer[31]_i_6/O
                         net (fo=5, routed)           1.644    12.652    btn_db0/hit_wall_timer[31]_i_6_n_0
    SLICE_X31Y6          LUT3 (Prop_lut3_I1_O)        0.153    12.805 r  btn_db0/snake_clock[0]_i_1/O
                         net (fo=32, routed)          0.821    13.625    btn_db0_n_2
    SLICE_X32Y7          FDRE                                         r  snake_clock_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1140, routed)        1.447    14.819    clk_IBUF_BUFG
    SLICE_X32Y7          FDRE                                         r  snake_clock_reg[31]/C
                         clock pessimism              0.259    15.078    
                         clock uncertainty           -0.035    15.042    
    SLICE_X32Y7          FDRE (Setup_fdre_C_R)       -0.632    14.410    snake_clock_reg[31]
  -------------------------------------------------------------------
                         required time                         14.410    
                         arrival time                         -13.625    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.785ns  (required time - arrival time)
  Source:                 snake_pos_y_reg[0][3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_clock_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.444ns  (logic 2.072ns (24.538%)  route 6.372ns (75.462%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 14.821 - 10.000 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1140, routed)        1.631     5.183    clk_IBUF_BUFG
    SLICE_X1Y17          FDPE                                         r  snake_pos_y_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDPE (Prop_fdpe_C_Q)         0.456     5.639 r  snake_pos_y_reg[0][3]/Q
                         net (fo=81, routed)          1.397     7.036    snake_pos_y_reg[0][3]
    SLICE_X7Y15          LUT6 (Prop_lut6_I1_O)        0.124     7.160 r  snake_pos_y[1][5]_i_77/O
                         net (fo=1, routed)           0.000     7.160    snake_pos_y[1][5]_i_77_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.710 r  snake_pos_y_reg[1][5]_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.710    snake_pos_y_reg[1][5]_i_45_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.938 r  snake_pos_y_reg[1][5]_i_33/CO[2]
                         net (fo=1, routed)           1.075     9.013    up_block1
    SLICE_X5Y17          LUT6 (Prop_lut6_I0_O)        0.313     9.326 f  snake_pos_y[1][5]_i_19/O
                         net (fo=1, routed)           0.485     9.811    snake_pos_y[1][5]_i_19_n_0
    SLICE_X5Y19          LUT6 (Prop_lut6_I1_O)        0.124     9.935 r  snake_pos_y[1][5]_i_7/O
                         net (fo=3, routed)           0.948    10.883    btn_db0/hit_wall_timer_reg[1]_2
    SLICE_X5Y11          LUT6 (Prop_lut6_I3_O)        0.124    11.007 r  btn_db0/hit_wall_timer[31]_i_6/O
                         net (fo=5, routed)           1.644    12.652    btn_db0/hit_wall_timer[31]_i_6_n_0
    SLICE_X31Y6          LUT3 (Prop_lut3_I1_O)        0.153    12.805 r  btn_db0/snake_clock[0]_i_1/O
                         net (fo=32, routed)          0.822    13.627    btn_db0_n_2
    SLICE_X32Y1          FDRE                                         r  snake_clock_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1140, routed)        1.449    14.821    clk_IBUF_BUFG
    SLICE_X32Y1          FDRE                                         r  snake_clock_reg[4]/C
                         clock pessimism              0.259    15.080    
                         clock uncertainty           -0.035    15.044    
    SLICE_X32Y1          FDRE (Setup_fdre_C_R)       -0.632    14.412    snake_clock_reg[4]
  -------------------------------------------------------------------
                         required time                         14.412    
                         arrival time                         -13.627    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.785ns  (required time - arrival time)
  Source:                 snake_pos_y_reg[0][3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_clock_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.444ns  (logic 2.072ns (24.538%)  route 6.372ns (75.462%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 14.821 - 10.000 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1140, routed)        1.631     5.183    clk_IBUF_BUFG
    SLICE_X1Y17          FDPE                                         r  snake_pos_y_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDPE (Prop_fdpe_C_Q)         0.456     5.639 r  snake_pos_y_reg[0][3]/Q
                         net (fo=81, routed)          1.397     7.036    snake_pos_y_reg[0][3]
    SLICE_X7Y15          LUT6 (Prop_lut6_I1_O)        0.124     7.160 r  snake_pos_y[1][5]_i_77/O
                         net (fo=1, routed)           0.000     7.160    snake_pos_y[1][5]_i_77_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.710 r  snake_pos_y_reg[1][5]_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.710    snake_pos_y_reg[1][5]_i_45_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.938 r  snake_pos_y_reg[1][5]_i_33/CO[2]
                         net (fo=1, routed)           1.075     9.013    up_block1
    SLICE_X5Y17          LUT6 (Prop_lut6_I0_O)        0.313     9.326 f  snake_pos_y[1][5]_i_19/O
                         net (fo=1, routed)           0.485     9.811    snake_pos_y[1][5]_i_19_n_0
    SLICE_X5Y19          LUT6 (Prop_lut6_I1_O)        0.124     9.935 r  snake_pos_y[1][5]_i_7/O
                         net (fo=3, routed)           0.948    10.883    btn_db0/hit_wall_timer_reg[1]_2
    SLICE_X5Y11          LUT6 (Prop_lut6_I3_O)        0.124    11.007 r  btn_db0/hit_wall_timer[31]_i_6/O
                         net (fo=5, routed)           1.644    12.652    btn_db0/hit_wall_timer[31]_i_6_n_0
    SLICE_X31Y6          LUT3 (Prop_lut3_I1_O)        0.153    12.805 r  btn_db0/snake_clock[0]_i_1/O
                         net (fo=32, routed)          0.822    13.627    btn_db0_n_2
    SLICE_X32Y1          FDRE                                         r  snake_clock_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1140, routed)        1.449    14.821    clk_IBUF_BUFG
    SLICE_X32Y1          FDRE                                         r  snake_clock_reg[5]/C
                         clock pessimism              0.259    15.080    
                         clock uncertainty           -0.035    15.044    
    SLICE_X32Y1          FDRE (Setup_fdre_C_R)       -0.632    14.412    snake_clock_reg[5]
  -------------------------------------------------------------------
                         required time                         14.412    
                         arrival time                         -13.627    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.785ns  (required time - arrival time)
  Source:                 snake_pos_y_reg[0][3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_clock_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.444ns  (logic 2.072ns (24.538%)  route 6.372ns (75.462%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 14.821 - 10.000 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1140, routed)        1.631     5.183    clk_IBUF_BUFG
    SLICE_X1Y17          FDPE                                         r  snake_pos_y_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDPE (Prop_fdpe_C_Q)         0.456     5.639 r  snake_pos_y_reg[0][3]/Q
                         net (fo=81, routed)          1.397     7.036    snake_pos_y_reg[0][3]
    SLICE_X7Y15          LUT6 (Prop_lut6_I1_O)        0.124     7.160 r  snake_pos_y[1][5]_i_77/O
                         net (fo=1, routed)           0.000     7.160    snake_pos_y[1][5]_i_77_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.710 r  snake_pos_y_reg[1][5]_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.710    snake_pos_y_reg[1][5]_i_45_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.938 r  snake_pos_y_reg[1][5]_i_33/CO[2]
                         net (fo=1, routed)           1.075     9.013    up_block1
    SLICE_X5Y17          LUT6 (Prop_lut6_I0_O)        0.313     9.326 f  snake_pos_y[1][5]_i_19/O
                         net (fo=1, routed)           0.485     9.811    snake_pos_y[1][5]_i_19_n_0
    SLICE_X5Y19          LUT6 (Prop_lut6_I1_O)        0.124     9.935 r  snake_pos_y[1][5]_i_7/O
                         net (fo=3, routed)           0.948    10.883    btn_db0/hit_wall_timer_reg[1]_2
    SLICE_X5Y11          LUT6 (Prop_lut6_I3_O)        0.124    11.007 r  btn_db0/hit_wall_timer[31]_i_6/O
                         net (fo=5, routed)           1.644    12.652    btn_db0/hit_wall_timer[31]_i_6_n_0
    SLICE_X31Y6          LUT3 (Prop_lut3_I1_O)        0.153    12.805 r  btn_db0/snake_clock[0]_i_1/O
                         net (fo=32, routed)          0.822    13.627    btn_db0_n_2
    SLICE_X32Y1          FDRE                                         r  snake_clock_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1140, routed)        1.449    14.821    clk_IBUF_BUFG
    SLICE_X32Y1          FDRE                                         r  snake_clock_reg[6]/C
                         clock pessimism              0.259    15.080    
                         clock uncertainty           -0.035    15.044    
    SLICE_X32Y1          FDRE (Setup_fdre_C_R)       -0.632    14.412    snake_clock_reg[6]
  -------------------------------------------------------------------
                         required time                         14.412    
                         arrival time                         -13.627    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.785ns  (required time - arrival time)
  Source:                 snake_pos_y_reg[0][3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_clock_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.444ns  (logic 2.072ns (24.538%)  route 6.372ns (75.462%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 14.821 - 10.000 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1140, routed)        1.631     5.183    clk_IBUF_BUFG
    SLICE_X1Y17          FDPE                                         r  snake_pos_y_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDPE (Prop_fdpe_C_Q)         0.456     5.639 r  snake_pos_y_reg[0][3]/Q
                         net (fo=81, routed)          1.397     7.036    snake_pos_y_reg[0][3]
    SLICE_X7Y15          LUT6 (Prop_lut6_I1_O)        0.124     7.160 r  snake_pos_y[1][5]_i_77/O
                         net (fo=1, routed)           0.000     7.160    snake_pos_y[1][5]_i_77_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.710 r  snake_pos_y_reg[1][5]_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.710    snake_pos_y_reg[1][5]_i_45_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.938 r  snake_pos_y_reg[1][5]_i_33/CO[2]
                         net (fo=1, routed)           1.075     9.013    up_block1
    SLICE_X5Y17          LUT6 (Prop_lut6_I0_O)        0.313     9.326 f  snake_pos_y[1][5]_i_19/O
                         net (fo=1, routed)           0.485     9.811    snake_pos_y[1][5]_i_19_n_0
    SLICE_X5Y19          LUT6 (Prop_lut6_I1_O)        0.124     9.935 r  snake_pos_y[1][5]_i_7/O
                         net (fo=3, routed)           0.948    10.883    btn_db0/hit_wall_timer_reg[1]_2
    SLICE_X5Y11          LUT6 (Prop_lut6_I3_O)        0.124    11.007 r  btn_db0/hit_wall_timer[31]_i_6/O
                         net (fo=5, routed)           1.644    12.652    btn_db0/hit_wall_timer[31]_i_6_n_0
    SLICE_X31Y6          LUT3 (Prop_lut3_I1_O)        0.153    12.805 r  btn_db0/snake_clock[0]_i_1/O
                         net (fo=32, routed)          0.822    13.627    btn_db0_n_2
    SLICE_X32Y1          FDRE                                         r  snake_clock_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1140, routed)        1.449    14.821    clk_IBUF_BUFG
    SLICE_X32Y1          FDRE                                         r  snake_clock_reg[7]/C
                         clock pessimism              0.259    15.080    
                         clock uncertainty           -0.035    15.044    
    SLICE_X32Y1          FDRE (Setup_fdre_C_R)       -0.632    14.412    snake_clock_reg[7]
  -------------------------------------------------------------------
                         required time                         14.412    
                         arrival time                         -13.627    
  -------------------------------------------------------------------
                         slack                                  0.785    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 snake_pos_x_reg[2][3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_pos_x_reg[3][3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.141ns (64.847%)  route 0.076ns (35.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1140, routed)        0.583     1.496    clk_IBUF_BUFG
    SLICE_X4Y26          FDCE                                         r  snake_pos_x_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDCE (Prop_fdce_C_Q)         0.141     1.637 r  snake_pos_x_reg[2][3]/Q
                         net (fo=2, routed)           0.076     1.714    snake_pos_x_reg[2][3]
    SLICE_X4Y26          FDCE                                         r  snake_pos_x_reg[3][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1140, routed)        0.851     2.009    clk_IBUF_BUFG
    SLICE_X4Y26          FDCE                                         r  snake_pos_x_reg[3][3]/C
                         clock pessimism             -0.513     1.496    
    SLICE_X4Y26          FDCE (Hold_fdce_C_D)         0.075     1.571    snake_pos_x_reg[3][3]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 ram0/data_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1140, routed)        0.558     1.471    ram0/clk_IBUF_BUFG
    SLICE_X15Y22         FDRE                                         r  ram0/data_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  ram0/data_o_reg[1]/Q
                         net (fo=1, routed)           0.101     1.713    data_out[1]
    SLICE_X12Y22         FDRE                                         r  rgb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1140, routed)        0.825     1.983    clk_IBUF_BUFG
    SLICE_X12Y22         FDRE                                         r  rgb_reg_reg[1]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X12Y22         FDRE (Hold_fdre_C_D)         0.059     1.543    rgb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 ram0/data_o_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.109%)  route 0.115ns (44.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1140, routed)        0.555     1.468    ram0/clk_IBUF_BUFG
    SLICE_X28Y22         FDRE                                         r  ram0/data_o_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  ram0/data_o_reg[9]/Q
                         net (fo=1, routed)           0.115     1.724    data_out[9]
    SLICE_X28Y23         FDRE                                         r  rgb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1140, routed)        0.820     1.978    clk_IBUF_BUFG
    SLICE_X28Y23         FDRE                                         r  rgb_reg_reg[9]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X28Y23         FDRE (Hold_fdre_C_D)         0.070     1.549    rgb_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 ram0/data_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.331%)  route 0.114ns (44.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1140, routed)        0.555     1.468    ram0/clk_IBUF_BUFG
    SLICE_X28Y22         FDRE                                         r  ram0/data_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  ram0/data_o_reg[7]/Q
                         net (fo=1, routed)           0.114     1.723    data_out[7]
    SLICE_X28Y23         FDRE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1140, routed)        0.820     1.978    clk_IBUF_BUFG
    SLICE_X28Y23         FDRE                                         r  rgb_reg_reg[7]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X28Y23         FDRE (Hold_fdre_C_D)         0.066     1.545    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 snake_pos_y_reg[2][3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_pos_y_reg[3][3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.614%)  route 0.127ns (47.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1140, routed)        0.582     1.495    clk_IBUF_BUFG
    SLICE_X4Y25          FDPE                                         r  snake_pos_y_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDPE (Prop_fdpe_C_Q)         0.141     1.636 r  snake_pos_y_reg[2][3]/Q
                         net (fo=2, routed)           0.127     1.763    snake_pos_y_reg[2][3]
    SLICE_X4Y26          FDPE                                         r  snake_pos_y_reg[3][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1140, routed)        0.851     2.009    clk_IBUF_BUFG
    SLICE_X4Y26          FDPE                                         r  snake_pos_y_reg[3][3]/C
                         clock pessimism             -0.500     1.509    
    SLICE_X4Y26          FDPE (Hold_fdpe_C_D)         0.076     1.585    snake_pos_y_reg[3][3]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 ram0/data_o_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.727%)  route 0.121ns (46.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1140, routed)        0.555     1.468    ram0/clk_IBUF_BUFG
    SLICE_X28Y22         FDRE                                         r  ram0/data_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  ram0/data_o_reg[11]/Q
                         net (fo=1, routed)           0.121     1.731    data_out[11]
    SLICE_X28Y23         FDRE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1140, routed)        0.820     1.978    clk_IBUF_BUFG
    SLICE_X28Y23         FDRE                                         r  rgb_reg_reg[11]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X28Y23         FDRE (Hold_fdre_C_D)         0.070     1.549    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 snake_pos_x_reg[2][4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_pos_x_reg[3][4]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.204%)  route 0.129ns (47.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1140, routed)        0.583     1.496    clk_IBUF_BUFG
    SLICE_X4Y26          FDPE                                         r  snake_pos_x_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDPE (Prop_fdpe_C_Q)         0.141     1.637 r  snake_pos_x_reg[2][4]/Q
                         net (fo=2, routed)           0.129     1.766    snake_pos_x_reg[2][4]
    SLICE_X5Y26          FDPE                                         r  snake_pos_x_reg[3][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1140, routed)        0.851     2.009    clk_IBUF_BUFG
    SLICE_X5Y26          FDPE                                         r  snake_pos_x_reg[3][4]/C
                         clock pessimism             -0.500     1.509    
    SLICE_X5Y26          FDPE (Hold_fdpe_C_D)         0.070     1.579    snake_pos_x_reg[3][4]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 snake_pos_y_reg[2][1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_pos_y_reg[3][1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.486%)  route 0.123ns (46.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1140, routed)        0.585     1.498    clk_IBUF_BUFG
    SLICE_X4Y27          FDCE                                         r  snake_pos_y_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDCE (Prop_fdce_C_Q)         0.141     1.639 r  snake_pos_y_reg[2][1]/Q
                         net (fo=2, routed)           0.123     1.762    snake_pos_y_reg[2][1]
    SLICE_X4Y27          FDCE                                         r  snake_pos_y_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1140, routed)        0.853     2.011    clk_IBUF_BUFG
    SLICE_X4Y27          FDCE                                         r  snake_pos_y_reg[3][1]/C
                         clock pessimism             -0.513     1.498    
    SLICE_X4Y27          FDCE (Hold_fdce_C_D)         0.070     1.568    snake_pos_y_reg[3][1]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 snake_pos_x_reg[2][1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_pos_x_reg[3][1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.054%)  route 0.120ns (45.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1140, routed)        0.582     1.495    clk_IBUF_BUFG
    SLICE_X4Y25          FDPE                                         r  snake_pos_x_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDPE (Prop_fdpe_C_Q)         0.141     1.636 r  snake_pos_x_reg[2][1]/Q
                         net (fo=2, routed)           0.120     1.756    snake_pos_x_reg[2][1]
    SLICE_X5Y25          FDPE                                         r  snake_pos_x_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1140, routed)        0.850     2.008    clk_IBUF_BUFG
    SLICE_X5Y25          FDPE                                         r  snake_pos_x_reg[3][1]/C
                         clock pessimism             -0.500     1.508    
    SLICE_X5Y25          FDPE (Hold_fdpe_C_D)         0.046     1.554    snake_pos_x_reg[3][1]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 snake_pos_x_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_pos_x_reg[4][3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.128ns (51.066%)  route 0.123ns (48.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1140, routed)        0.583     1.496    clk_IBUF_BUFG
    SLICE_X4Y26          FDCE                                         r  snake_pos_x_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDCE (Prop_fdce_C_Q)         0.128     1.624 r  snake_pos_x_reg[3][3]/Q
                         net (fo=2, routed)           0.123     1.747    snake_pos_x_reg[3][3]
    SLICE_X5Y25          FDPE                                         r  snake_pos_x_reg[4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1140, routed)        0.850     2.008    clk_IBUF_BUFG
    SLICE_X5Y25          FDPE                                         r  snake_pos_x_reg[4][3]/C
                         clock pessimism             -0.500     1.508    
    SLICE_X5Y25          FDPE (Hold_fdpe_C_D)         0.016     1.524    snake_pos_x_reg[4][3]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.223    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X13Y15    b_x_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X11Y13    b_x_reg[0]_rep/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y13    b_x_reg[0]_rep__0/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y13    b_x_reg[0]_rep__1/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X13Y13    b_x_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X13Y13    b_x_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X13Y13    b_x_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X12Y17    b_y_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X15Y19    b_y_reg[1]/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y20     ram0/RAM_reg_r1_460800_460863_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y20     ram0/RAM_reg_r1_460800_460863_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y20     ram0/RAM_reg_r1_460800_460863_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y20     ram0/RAM_reg_r1_460800_460863_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y20     ram0/RAM_reg_r1_460800_460863_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y20     ram0/RAM_reg_r1_460800_460863_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y20     ram0/RAM_reg_r1_460800_460863_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y20     ram0/RAM_reg_r1_460800_460863_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y18     ram0/RAM_reg_r1_460800_460863_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y18     ram0/RAM_reg_r1_460800_460863_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y20     ram0/RAM_reg_r1_460800_460863_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y20     ram0/RAM_reg_r1_460800_460863_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y20     ram0/RAM_reg_r1_460800_460863_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y20     ram0/RAM_reg_r1_460800_460863_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y20     ram0/RAM_reg_r1_460800_460863_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y20     ram0/RAM_reg_r1_460800_460863_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y20     ram0/RAM_reg_r1_460800_460863_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y20     ram0/RAM_reg_r1_460800_460863_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y18     ram0/RAM_reg_r1_460800_460863_3_5/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y18     ram0/RAM_reg_r1_460800_460863_3_5/RAMA/CLK



