  clk=0;
	 clk_ram = 0;
	 reset =0;                                                 
      #5 clk = ~clk;clk_ram = ~clk_ram;     


1400 28
10110010100

vaddr:0111001010 458 10
haddr:0001101110 110 2

432+90+2
1000001100 20c