{"Source Block": ["oh/mio/hdl/mio_regs.v@153:165@HdlStmProcess", "   assign clkdiv[7:0] = clkdiv_reg[7:0];\n\n   //###############################\n   //# CLKPHASE\n   //################################ \n   always @ (posedge clk)\n     if(clkdiv_write)\n       clkphase_reg[31:0] <= data_in[31:0];\n\n   assign clkphase0[15:0]  = clkphase_reg[15:0];\n   assign clkphase1[15:0] = clkphase_reg[31:16];\n     \n   //###############################\n"], "Clone Blocks": [["oh/mio/hdl/mio_regs.v@158:168", "   always @ (posedge clk)\n     if(clkdiv_write)\n       clkphase_reg[31:0] <= data_in[31:0];\n\n   assign clkphase0[15:0]  = clkphase_reg[15:0];\n   assign clkphase1[15:0] = clkphase_reg[31:16];\n     \n   //###############################\n   //# RX DESTINATION ADDR (DMODE)\n   //################################ \n   always @ (posedge clk)\n"], ["oh/mio/hdl/mio_regs.v@157:167", "   //################################ \n   always @ (posedge clk)\n     if(clkdiv_write)\n       clkphase_reg[31:0] <= data_in[31:0];\n\n   assign clkphase0[15:0]  = clkphase_reg[15:0];\n   assign clkphase1[15:0] = clkphase_reg[31:16];\n     \n   //###############################\n   //# RX DESTINATION ADDR (DMODE)\n   //################################ \n"]], "Diff Content": {"Delete": [[158, "   always @ (posedge clk)\n"], [159, "     if(clkdiv_write)\n"]], "Add": [[159, "   always @ (posedge clk or negedge nreset)\n"], [159, "     if(!nreset)\n"], [159, "       begin\n"], [159, "\t  clkphase_reg[7:0]   <= DEF_RISE0;\n"], [159, "\t  clkphase_reg[15:8]  <= DEF_FALL0;\n"], [159, "\t  clkphase_reg[23:16] <= DEF_RISE1;\n"], [159, "\t  clkphase_reg[31:24] <= DEF_FALL1;\t  \n"], [159, "       end\n"], [159, "     else if(clkdiv_write)\n"]]}}