// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.1
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module mac_ip_encode_compute_ip_checksum (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        dataIn_TVALID,
        checksumFifo_V_V_din,
        checksumFifo_V_V_full_n,
        checksumFifo_V_V_write,
        dataStreamBuffer0_V_din,
        dataStreamBuffer0_V_full_n,
        dataStreamBuffer0_V_write,
        dataIn_TDATA,
        dataIn_TREADY,
        dataIn_TKEEP,
        dataIn_TLAST
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_pp0_stg0_fsm_0 = 1'b1;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv16_0 = 16'b0000000000000000;
parameter    ap_const_lv17_0 = 17'b00000000000000000;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv3_1 = 3'b1;
parameter    ap_const_lv4_4 = 4'b100;
parameter    ap_const_lv4_3 = 4'b11;
parameter    ap_const_lv3_2 = 3'b10;
parameter    ap_const_lv2_3 = 2'b11;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv4_E = 4'b1110;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv32_28 = 32'b101000;
parameter    ap_const_lv32_2F = 32'b101111;
parameter    ap_const_lv32_20 = 32'b100000;
parameter    ap_const_lv32_27 = 32'b100111;
parameter    ap_const_lv32_38 = 32'b111000;
parameter    ap_const_lv32_3F = 32'b111111;
parameter    ap_const_lv32_30 = 32'b110000;
parameter    ap_const_lv32_37 = 32'b110111;
parameter    ap_const_lv32_18 = 32'b11000;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv17_1FFFF = 17'b11111111111111111;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input   dataIn_TVALID;
output  [15:0] checksumFifo_V_V_din;
input   checksumFifo_V_V_full_n;
output   checksumFifo_V_V_write;
output  [72:0] dataStreamBuffer0_V_din;
input   dataStreamBuffer0_V_full_n;
output   dataStreamBuffer0_V_write;
input  [63:0] dataIn_TDATA;
output   dataIn_TREADY;
input  [7:0] dataIn_TKEEP;
input  [0:0] dataIn_TLAST;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg checksumFifo_V_V_write;
reg dataStreamBuffer0_V_write;
reg dataIn_TREADY;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm = 1'b1;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_0;
reg    ap_sig_bdd_20;
wire    ap_reg_ppiten_pp0_it0;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
wire   [0:0] tmp_nbreadreq_fu_132_p5;
reg    ap_sig_bdd_50;
reg   [0:0] cics_checksumWritten_load_reg_1394;
reg   [1:0] cics_state_V_load_reg_1398;
reg   [0:0] tmp_reg_1402;
reg    ap_sig_bdd_76;
reg   [0:0] cics_checksumWritten = 1'b1;
reg   [15:0] cics_ip_sums_V_2 = 16'b0000000000000000;
reg   [16:0] cics_ip_sums_V_0 = 17'b00000000000000000;
reg   [15:0] cics_ip_sums_V_3 = 16'b0000000000000000;
reg   [15:0] cics_ip_sums_V_1 = 16'b0000000000000000;
reg   [1:0] cics_state_V = 2'b00;
reg   [2:0] cics_wordCount_V = 3'b000;
reg   [3:0] cics_ipHeaderLen_V = 4'b0000;
wire   [1:0] cics_state_V_load_load_fu_305_p1;
reg   [63:0] tmp_data_V_reg_1406;
reg   [7:0] tmp_keep_V_reg_1423;
reg   [0:0] tmp_last_V_reg_1428;
wire   [2:0] cics_wordCount_V_load_load_fu_351_p1;
reg   [2:0] cics_wordCount_V_load_reg_1433;
wire   [3:0] cics_ipHeaderLen_V_load_load_fu_355_p1;
reg   [3:0] cics_ipHeaderLen_V_load_reg_1437;
wire   [0:0] p_cics_wordCount_V_flag_fu_370_p2;
wire   [0:0] ap_reg_phiprechg_cics_wordCount_V_flag_reg_168pp0_it0;
reg   [0:0] cics_wordCount_V_flag_phi_fu_171_p12;
wire   [2:0] ap_reg_phiprechg_cics_wordCount_V_new_reg_191pp0_it0;
reg   [2:0] cics_wordCount_V_new_phi_fu_194_p12;
wire   [15:0] tmp_55_fu_656_p2;
wire   [15:0] tmp_42_fu_847_p2;
wire   [15:0] tmp_98_fu_1038_p2;
wire   [15:0] tmp_72_fu_1328_p2;
wire   [16:0] p_Val2_s_fu_442_p2;
wire   [16:0] p_2_cast_fu_487_p1;
wire   [16:0] p_cast_fu_531_p1;
wire   [16:0] p_8_cast_fu_612_p1;
wire   [16:0] p_4_cast_fu_757_p1;
wire   [16:0] p_7_cast_fu_948_p1;
wire   [16:0] p_6_cast_fu_1139_p1;
wire   [16:0] p_5_cast_fu_1238_p1;
wire   [15:0] tmp_59_fu_702_p2;
wire   [15:0] tmp_46_fu_893_p2;
wire   [15:0] tmp_102_fu_1084_p2;
wire   [15:0] tmp_76_fu_1374_p2;
wire   [15:0] tmp_23_fu_557_p2;
wire   [15:0] tmp_38_fu_801_p2;
wire   [15:0] tmp_94_fu_992_p2;
wire   [15:0] tmp_85_fu_1183_p2;
wire   [15:0] tmp_68_fu_1282_p2;
wire   [2:0] p_cics_wordCount_V_new_fu_376_p3;
wire   [3:0] grp_fu_215_p2;
wire   [3:0] tmp_29_fu_360_p1;
wire   [16:0] extLd_fu_414_p1;
wire   [16:0] tmp_9_fu_459_p2;
wire   [0:0] tmp_24_fu_465_p3;
wire   [15:0] tmp_26_fu_477_p1;
wire   [15:0] tmp_25_fu_473_p1;
wire   [15:0] tmp_27_fu_481_p2;
wire   [16:0] extLd1_fu_394_p1;
wire   [16:0] extLd2_fu_406_p1;
wire   [16:0] tmp_2_fu_497_p2;
wire   [0:0] tmp_5_fu_509_p3;
wire   [15:0] tmp_7_fu_521_p1;
wire   [15:0] tmp_6_fu_517_p1;
wire   [15:0] tmp_11_fu_525_p2;
wire   [16:0] tmp_3_fu_503_p2;
wire   [0:0] tmp_15_fu_541_p3;
wire   [15:0] tmp_22_fu_553_p1;
wire   [15:0] tmp_19_fu_549_p1;
wire   [7:0] tmp_47_fu_569_p1;
wire   [7:0] grp_fu_238_p4;
wire   [15:0] p_Result_9_fu_572_p3;
wire   [16:0] tmp_8_fu_580_p1;
wire   [16:0] tmp_s_fu_584_p2;
wire   [0:0] tmp_48_fu_590_p3;
wire   [15:0] tmp_50_fu_602_p1;
wire   [15:0] tmp_49_fu_598_p1;
wire   [15:0] tmp_51_fu_606_p2;
wire   [7:0] grp_fu_256_p4;
wire   [7:0] grp_fu_247_p4;
wire   [15:0] p_Result_9_2_fu_622_p3;
wire   [16:0] tmp_41_2_fu_630_p1;
wire   [16:0] tmp_42_2_fu_634_p2;
wire   [0:0] tmp_52_fu_640_p3;
wire   [15:0] tmp_54_fu_652_p1;
wire   [15:0] tmp_53_fu_648_p1;
wire   [7:0] grp_fu_274_p4;
wire   [7:0] grp_fu_265_p4;
wire   [15:0] p_Result_9_3_fu_668_p3;
wire   [16:0] tmp_41_3_fu_676_p1;
wire   [16:0] tmp_42_3_fu_680_p2;
wire   [0:0] tmp_56_fu_686_p3;
wire   [15:0] tmp_58_fu_698_p1;
wire   [15:0] tmp_57_fu_694_p1;
wire   [7:0] tmp_30_fu_714_p1;
wire   [15:0] p_Result_5_fu_717_p3;
wire   [16:0] tmp_1_fu_725_p1;
wire   [16:0] tmp_4_fu_729_p2;
wire   [0:0] tmp_31_fu_735_p3;
wire   [15:0] tmp_33_fu_747_p1;
wire   [15:0] tmp_32_fu_743_p1;
wire   [15:0] tmp_34_fu_751_p2;
wire   [7:0] grp_fu_292_p4;
wire   [7:0] grp_fu_283_p4;
wire   [15:0] p_Result_5_1_fu_767_p3;
wire   [16:0] tmp_20_1_fu_775_p1;
wire   [16:0] tmp_21_1_fu_779_p2;
wire   [0:0] tmp_35_fu_785_p3;
wire   [15:0] tmp_37_fu_797_p1;
wire   [15:0] tmp_36_fu_793_p1;
wire   [15:0] p_Result_5_2_fu_813_p3;
wire   [16:0] tmp_20_2_fu_821_p1;
wire   [16:0] tmp_21_2_fu_825_p2;
wire   [0:0] tmp_39_fu_831_p3;
wire   [15:0] tmp_41_fu_843_p1;
wire   [15:0] tmp_40_fu_839_p1;
wire   [15:0] p_Result_5_3_fu_859_p3;
wire   [16:0] tmp_20_3_fu_867_p1;
wire   [16:0] tmp_21_3_fu_871_p2;
wire   [0:0] tmp_43_fu_877_p3;
wire   [15:0] tmp_45_fu_889_p1;
wire   [15:0] tmp_44_fu_885_p1;
wire   [7:0] tmp_86_fu_905_p1;
wire   [15:0] p_Result_8_fu_908_p3;
wire   [16:0] tmp_18_fu_916_p1;
wire   [16:0] tmp_20_fu_920_p2;
wire   [0:0] tmp_87_fu_926_p3;
wire   [15:0] tmp_89_fu_938_p1;
wire   [15:0] tmp_88_fu_934_p1;
wire   [15:0] tmp_90_fu_942_p2;
wire   [15:0] p_Result_17_1_fu_958_p3;
wire   [16:0] tmp_36_1_fu_966_p1;
wire   [16:0] tmp_37_1_fu_970_p2;
wire   [0:0] tmp_91_fu_976_p3;
wire   [15:0] tmp_93_fu_988_p1;
wire   [15:0] tmp_92_fu_984_p1;
wire   [15:0] p_Result_17_2_fu_1004_p3;
wire   [16:0] tmp_36_2_fu_1012_p1;
wire   [16:0] tmp_37_2_fu_1016_p2;
wire   [0:0] tmp_95_fu_1022_p3;
wire   [15:0] tmp_97_fu_1034_p1;
wire   [15:0] tmp_96_fu_1030_p1;
wire   [15:0] p_Result_17_3_fu_1050_p3;
wire   [16:0] tmp_36_3_fu_1058_p1;
wire   [16:0] tmp_37_3_fu_1062_p2;
wire   [0:0] tmp_99_fu_1068_p3;
wire   [15:0] tmp_101_fu_1080_p1;
wire   [15:0] tmp_100_fu_1076_p1;
wire   [7:0] tmp_77_fu_1096_p1;
wire   [15:0] p_Result_3_fu_1099_p3;
wire   [16:0] tmp_16_fu_1107_p1;
wire   [16:0] tmp_17_fu_1111_p2;
wire   [0:0] tmp_78_fu_1117_p3;
wire   [15:0] tmp_80_fu_1129_p1;
wire   [15:0] tmp_79_fu_1125_p1;
wire   [15:0] tmp_81_fu_1133_p2;
wire   [15:0] p_Result_13_1_fu_1149_p3;
wire   [16:0] tmp_32_1_fu_1157_p1;
wire   [16:0] tmp_33_1_fu_1161_p2;
wire   [0:0] tmp_82_fu_1167_p3;
wire   [15:0] tmp_84_fu_1179_p1;
wire   [15:0] tmp_83_fu_1175_p1;
wire   [7:0] tmp_60_fu_1195_p1;
wire   [15:0] p_Result_7_fu_1198_p3;
wire   [16:0] tmp_12_fu_1206_p1;
wire   [16:0] tmp_13_fu_1210_p2;
wire   [0:0] tmp_61_fu_1216_p3;
wire   [15:0] tmp_63_fu_1228_p1;
wire   [15:0] tmp_62_fu_1224_p1;
wire   [15:0] tmp_64_fu_1232_p2;
wire   [15:0] p_Result_21_1_fu_1248_p3;
wire   [16:0] tmp_28_1_fu_1256_p1;
wire   [16:0] tmp_29_1_fu_1260_p2;
wire   [0:0] tmp_65_fu_1266_p3;
wire   [15:0] tmp_67_fu_1278_p1;
wire   [15:0] tmp_66_fu_1274_p1;
wire   [15:0] p_Result_21_2_fu_1294_p3;
wire   [16:0] tmp_28_2_fu_1302_p1;
wire   [16:0] tmp_29_2_fu_1306_p2;
wire   [0:0] tmp_69_fu_1312_p3;
wire   [15:0] tmp_71_fu_1324_p1;
wire   [15:0] tmp_70_fu_1320_p1;
wire   [15:0] p_Result_21_3_fu_1340_p3;
wire   [16:0] tmp_28_3_fu_1348_p1;
wire   [16:0] tmp_29_3_fu_1352_p2;
wire   [0:0] tmp_73_fu_1358_p3;
wire   [15:0] tmp_75_fu_1370_p1;
wire   [15:0] tmp_74_fu_1366_p1;
reg   [0:0] ap_NS_fsm;
reg    ap_sig_pprstidle_pp0;
reg    ap_sig_bdd_188;
reg    ap_sig_bdd_63;
reg    ap_sig_bdd_222;
reg    ap_sig_bdd_226;
reg    ap_sig_bdd_192;
reg    ap_sig_bdd_196;
reg    ap_sig_bdd_204;
reg    ap_sig_bdd_232;
reg    ap_sig_bdd_214;
reg    ap_sig_bdd_175;
reg    ap_sig_bdd_912;
reg    ap_sig_bdd_267;




/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_pp0_stg0_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_done_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_50) | (ap_sig_bdd_76 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_50) | (ap_sig_bdd_76 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(cics_checksumWritten == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_132_p5) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_50) | (ap_sig_bdd_76 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & ~(cics_wordCount_V_load_load_fu_351_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == cics_wordCount_V_load_load_fu_351_p1) & (cics_ipHeaderLen_V_load_load_fu_355_p1 == ap_const_lv4_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(cics_checksumWritten == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_132_p5) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_50) | (ap_sig_bdd_76 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & ~(cics_wordCount_V_load_load_fu_351_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == cics_wordCount_V_load_load_fu_351_p1) & (cics_ipHeaderLen_V_load_load_fu_355_p1 == ap_const_lv4_3)))) begin
        cics_checksumWritten <= ap_const_lv1_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (cics_checksumWritten == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_50) | (ap_sig_bdd_76 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & (cics_state_V_load_load_fu_305_p1 == ap_const_lv2_3))) begin
        cics_checksumWritten <= ap_const_lv1_1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(cics_checksumWritten == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_132_p5) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_50) | (ap_sig_bdd_76 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & ~(cics_wordCount_V_load_load_fu_351_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == cics_wordCount_V_load_load_fu_351_p1) & (cics_ipHeaderLen_V_load_load_fu_355_p1 == ap_const_lv4_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(cics_checksumWritten == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_132_p5) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_50) | (ap_sig_bdd_76 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & ~(cics_wordCount_V_load_load_fu_351_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == cics_wordCount_V_load_load_fu_351_p1) & (cics_ipHeaderLen_V_load_load_fu_355_p1 == ap_const_lv4_3)))) begin
        cics_ipHeaderLen_V <= ap_const_lv4_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(cics_checksumWritten == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_132_p5) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_50) | (ap_sig_bdd_76 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & (ap_const_lv3_0 == cics_wordCount_V_load_load_fu_351_p1))) begin
        cics_ipHeaderLen_V <= tmp_29_fu_360_p1;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(cics_checksumWritten == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_132_p5) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_50) | (ap_sig_bdd_76 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & ~(cics_wordCount_V_load_load_fu_351_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == cics_wordCount_V_load_load_fu_351_p1) & ~(cics_ipHeaderLen_V_load_load_fu_355_p1 == ap_const_lv4_4) & ~(cics_ipHeaderLen_V_load_load_fu_355_p1 == ap_const_lv4_3) & ~(ap_const_lv4_0 == cics_ipHeaderLen_V_load_load_fu_355_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(cics_checksumWritten == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_132_p5) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_50) | (ap_sig_bdd_76 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & (cics_wordCount_V_load_load_fu_351_p1 == ap_const_lv3_1)))) begin
        cics_ipHeaderLen_V <= grp_fu_215_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_175) begin
        if (ap_sig_bdd_214) begin
            cics_ip_sums_V_0 <= p_5_cast_fu_1238_p1;
        end else if (ap_sig_bdd_232) begin
            cics_ip_sums_V_0 <= p_6_cast_fu_1139_p1;
        end else if (ap_sig_bdd_204) begin
            cics_ip_sums_V_0 <= p_7_cast_fu_948_p1;
        end else if (ap_sig_bdd_196) begin
            cics_ip_sums_V_0 <= p_4_cast_fu_757_p1;
        end else if (ap_sig_bdd_192) begin
            cics_ip_sums_V_0 <= p_8_cast_fu_612_p1;
        end else if (ap_sig_bdd_226) begin
            cics_ip_sums_V_0 <= p_cast_fu_531_p1;
        end else if (ap_sig_bdd_222) begin
            cics_ip_sums_V_0 <= p_2_cast_fu_487_p1;
        end else if (ap_sig_bdd_63) begin
            cics_ip_sums_V_0 <= p_Val2_s_fu_442_p2;
        end else if (ap_sig_bdd_188) begin
            cics_ip_sums_V_0 <= ap_const_lv17_0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_175) begin
        if (ap_sig_bdd_214) begin
            cics_ip_sums_V_1 <= tmp_68_fu_1282_p2;
        end else if (ap_sig_bdd_232) begin
            cics_ip_sums_V_1 <= tmp_85_fu_1183_p2;
        end else if (ap_sig_bdd_204) begin
            cics_ip_sums_V_1 <= tmp_94_fu_992_p2;
        end else if (ap_sig_bdd_196) begin
            cics_ip_sums_V_1 <= tmp_38_fu_801_p2;
        end else if (ap_sig_bdd_226) begin
            cics_ip_sums_V_1 <= tmp_23_fu_557_p2;
        end else if (ap_sig_bdd_188) begin
            cics_ip_sums_V_1 <= ap_const_lv16_0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_175) begin
        if (ap_sig_bdd_214) begin
            cics_ip_sums_V_2 <= tmp_72_fu_1328_p2;
        end else if (ap_sig_bdd_204) begin
            cics_ip_sums_V_2 <= tmp_98_fu_1038_p2;
        end else if (ap_sig_bdd_196) begin
            cics_ip_sums_V_2 <= tmp_42_fu_847_p2;
        end else if (ap_sig_bdd_192) begin
            cics_ip_sums_V_2 <= tmp_55_fu_656_p2;
        end else if (ap_sig_bdd_188) begin
            cics_ip_sums_V_2 <= ap_const_lv16_0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_175) begin
        if (ap_sig_bdd_214) begin
            cics_ip_sums_V_3 <= tmp_76_fu_1374_p2;
        end else if (ap_sig_bdd_204) begin
            cics_ip_sums_V_3 <= tmp_102_fu_1084_p2;
        end else if (ap_sig_bdd_196) begin
            cics_ip_sums_V_3 <= tmp_46_fu_893_p2;
        end else if (ap_sig_bdd_192) begin
            cics_ip_sums_V_3 <= tmp_59_fu_702_p2;
        end else if (ap_sig_bdd_188) begin
            cics_ip_sums_V_3 <= ap_const_lv16_0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_912) begin
        if ((ap_const_lv2_0 == cics_state_V_load_load_fu_305_p1)) begin
            cics_state_V <= ap_const_lv2_1;
        end else if ((cics_state_V_load_load_fu_305_p1 == ap_const_lv2_1)) begin
            cics_state_V <= ap_const_lv2_2;
        end else if ((ap_const_lv2_2 == cics_state_V_load_load_fu_305_p1)) begin
            cics_state_V <= ap_const_lv2_3;
        end else if ((cics_state_V_load_load_fu_305_p1 == ap_const_lv2_3)) begin
            cics_state_V <= ap_const_lv2_0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_50) | (ap_sig_bdd_76 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        cics_checksumWritten_load_reg_1394 <= cics_checksumWritten;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(cics_checksumWritten == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_132_p5) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_50) | (ap_sig_bdd_76 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        cics_ipHeaderLen_V_load_reg_1437 <= cics_ipHeaderLen_V;
        cics_wordCount_V_load_reg_1433 <= cics_wordCount_V;
        tmp_data_V_reg_1406 <= dataIn_TDATA;
        tmp_keep_V_reg_1423 <= dataIn_TKEEP;
        tmp_last_V_reg_1428 <= dataIn_TLAST;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (cics_checksumWritten == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_50) | (ap_sig_bdd_76 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        cics_state_V_load_reg_1398 <= cics_state_V;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(cics_checksumWritten == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_132_p5) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_50) | (ap_sig_bdd_76 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & ~(ap_const_lv1_0 == p_cics_wordCount_V_flag_fu_370_p2))) begin
        cics_wordCount_V <= p_cics_wordCount_V_new_fu_376_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(cics_checksumWritten == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_50) | (ap_sig_bdd_76 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        tmp_reg_1402 <= tmp_nbreadreq_fu_132_p5;
    end
end

/// ap_done assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_50 or ap_sig_bdd_76)
begin
    if (((ap_const_logic_1 == ap_done_reg) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_50) | (ap_sig_bdd_76 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it1))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_50 or ap_sig_bdd_76)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_50) | (ap_sig_bdd_76 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg0_fsm_0 assign process. ///
always @ (ap_sig_bdd_20)
begin
    if (ap_sig_bdd_20) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_0 = ap_const_logic_0;
    end
end

/// ap_sig_pprstidle_pp0 assign process. ///
always @ (ap_start or ap_reg_ppiten_pp0_it0)
begin
    if (((ap_const_logic_0 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_0 == ap_start))) begin
        ap_sig_pprstidle_pp0 = ap_const_logic_1;
    end else begin
        ap_sig_pprstidle_pp0 = ap_const_logic_0;
    end
end

/// checksumFifo_V_V_write assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_50 or cics_checksumWritten_load_reg_1394 or cics_state_V_load_reg_1398 or ap_sig_bdd_76)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == cics_checksumWritten_load_reg_1394) & (cics_state_V_load_reg_1398 == ap_const_lv2_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_50) | (ap_sig_bdd_76 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        checksumFifo_V_V_write = ap_const_logic_1;
    end else begin
        checksumFifo_V_V_write = ap_const_logic_0;
    end
end

/// cics_wordCount_V_flag_phi_fu_171_p12 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or tmp_nbreadreq_fu_132_p5 or cics_checksumWritten or cics_wordCount_V_load_load_fu_351_p1 or cics_ipHeaderLen_V_load_load_fu_355_p1 or ap_reg_phiprechg_cics_wordCount_V_flag_reg_168pp0_it0)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(cics_checksumWritten == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_132_p5) & (cics_wordCount_V_load_load_fu_351_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(cics_checksumWritten == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_132_p5) & (ap_const_lv3_0 == cics_wordCount_V_load_load_fu_351_p1)))) begin
        cics_wordCount_V_flag_phi_fu_171_p12 = ap_const_lv1_1;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(cics_checksumWritten == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_132_p5) & ~(cics_wordCount_V_load_load_fu_351_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == cics_wordCount_V_load_load_fu_351_p1) & ~(cics_ipHeaderLen_V_load_load_fu_355_p1 == ap_const_lv4_4) & ~(cics_ipHeaderLen_V_load_load_fu_355_p1 == ap_const_lv4_3) & ~(ap_const_lv4_0 == cics_ipHeaderLen_V_load_load_fu_355_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(cics_checksumWritten == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_132_p5) & ~(cics_wordCount_V_load_load_fu_351_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == cics_wordCount_V_load_load_fu_351_p1) & (cics_ipHeaderLen_V_load_load_fu_355_p1 == ap_const_lv4_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(cics_checksumWritten == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_132_p5) & ~(cics_wordCount_V_load_load_fu_351_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == cics_wordCount_V_load_load_fu_351_p1) & (cics_ipHeaderLen_V_load_load_fu_355_p1 == ap_const_lv4_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(cics_checksumWritten == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_132_p5) & ~(cics_wordCount_V_load_load_fu_351_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == cics_wordCount_V_load_load_fu_351_p1) & (ap_const_lv4_0 == cics_ipHeaderLen_V_load_load_fu_355_p1)))) begin
        cics_wordCount_V_flag_phi_fu_171_p12 = ap_const_lv1_0;
    end else begin
        cics_wordCount_V_flag_phi_fu_171_p12 = ap_reg_phiprechg_cics_wordCount_V_flag_reg_168pp0_it0;
    end
end

/// cics_wordCount_V_new_phi_fu_194_p12 assign process. ///
always @ (cics_wordCount_V_load_load_fu_351_p1 or ap_reg_phiprechg_cics_wordCount_V_new_reg_191pp0_it0 or ap_sig_bdd_267)
begin
    if (ap_sig_bdd_267) begin
        if ((ap_const_lv3_0 == cics_wordCount_V_load_load_fu_351_p1)) begin
            cics_wordCount_V_new_phi_fu_194_p12 = ap_const_lv3_1;
        end else if ((cics_wordCount_V_load_load_fu_351_p1 == ap_const_lv3_1)) begin
            cics_wordCount_V_new_phi_fu_194_p12 = ap_const_lv3_2;
        end else begin
            cics_wordCount_V_new_phi_fu_194_p12 = ap_reg_phiprechg_cics_wordCount_V_new_reg_191pp0_it0;
        end
    end else begin
        cics_wordCount_V_new_phi_fu_194_p12 = ap_reg_phiprechg_cics_wordCount_V_new_reg_191pp0_it0;
    end
end

/// dataIn_TREADY assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or tmp_nbreadreq_fu_132_p5 or ap_sig_bdd_50 or ap_sig_bdd_76 or cics_checksumWritten)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(cics_checksumWritten == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_132_p5) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_50) | (ap_sig_bdd_76 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        dataIn_TREADY = ap_const_logic_1;
    end else begin
        dataIn_TREADY = ap_const_logic_0;
    end
end

/// dataStreamBuffer0_V_write assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_50 or cics_checksumWritten_load_reg_1394 or tmp_reg_1402 or ap_sig_bdd_76)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(ap_const_lv1_0 == cics_checksumWritten_load_reg_1394) & ~(ap_const_lv1_0 == tmp_reg_1402) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_50) | (ap_sig_bdd_76 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        dataStreamBuffer0_V_write = ap_const_logic_1;
    end else begin
        dataStreamBuffer0_V_write = ap_const_logic_0;
    end
end
/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_done_reg or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_50 or ap_sig_bdd_76 or ap_sig_pprstidle_pp0)
begin
    case (ap_CS_fsm)
        ap_ST_pp0_stg0_fsm_0 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg0_fsm_0;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_reg_phiprechg_cics_wordCount_V_flag_reg_168pp0_it0 = 'bx;
assign ap_reg_phiprechg_cics_wordCount_V_new_reg_191pp0_it0 = 'bx;
assign ap_reg_ppiten_pp0_it0 = ap_start;

/// ap_sig_bdd_175 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_50 or ap_sig_bdd_76)
begin
    ap_sig_bdd_175 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_50) | (ap_sig_bdd_76 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))));
end

/// ap_sig_bdd_188 assign process. ///
always @ (cics_checksumWritten_load_reg_1394 or cics_state_V_load_reg_1398)
begin
    ap_sig_bdd_188 = ((ap_const_lv1_0 == cics_checksumWritten_load_reg_1394) & (cics_state_V_load_reg_1398 == ap_const_lv2_3));
end

/// ap_sig_bdd_192 assign process. ///
always @ (cics_checksumWritten_load_reg_1394 or tmp_reg_1402 or cics_wordCount_V_load_reg_1433)
begin
    ap_sig_bdd_192 = (~(ap_const_lv1_0 == cics_checksumWritten_load_reg_1394) & ~(ap_const_lv1_0 == tmp_reg_1402) & (cics_wordCount_V_load_reg_1433 == ap_const_lv3_1));
end

/// ap_sig_bdd_196 assign process. ///
always @ (cics_checksumWritten_load_reg_1394 or tmp_reg_1402 or cics_wordCount_V_load_reg_1433)
begin
    ap_sig_bdd_196 = (~(ap_const_lv1_0 == cics_checksumWritten_load_reg_1394) & ~(ap_const_lv1_0 == tmp_reg_1402) & (ap_const_lv3_0 == cics_wordCount_V_load_reg_1433));
end

/// ap_sig_bdd_20 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_20 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_204 assign process. ///
always @ (cics_checksumWritten_load_reg_1394 or tmp_reg_1402 or cics_wordCount_V_load_reg_1433 or cics_ipHeaderLen_V_load_reg_1437)
begin
    ap_sig_bdd_204 = (~(ap_const_lv1_0 == cics_checksumWritten_load_reg_1394) & ~(ap_const_lv1_0 == tmp_reg_1402) & ~(cics_wordCount_V_load_reg_1433 == ap_const_lv3_1) & ~(ap_const_lv3_0 == cics_wordCount_V_load_reg_1433) & (cics_ipHeaderLen_V_load_reg_1437 == ap_const_lv4_4));
end

/// ap_sig_bdd_214 assign process. ///
always @ (cics_checksumWritten_load_reg_1394 or tmp_reg_1402 or cics_wordCount_V_load_reg_1433 or cics_ipHeaderLen_V_load_reg_1437)
begin
    ap_sig_bdd_214 = (~(ap_const_lv1_0 == cics_checksumWritten_load_reg_1394) & ~(ap_const_lv1_0 == tmp_reg_1402) & ~(cics_wordCount_V_load_reg_1433 == ap_const_lv3_1) & ~(ap_const_lv3_0 == cics_wordCount_V_load_reg_1433) & ~(cics_ipHeaderLen_V_load_reg_1437 == ap_const_lv4_4) & ~(cics_ipHeaderLen_V_load_reg_1437 == ap_const_lv4_3) & ~(ap_const_lv4_0 == cics_ipHeaderLen_V_load_reg_1437));
end

/// ap_sig_bdd_222 assign process. ///
always @ (cics_checksumWritten_load_reg_1394 or cics_state_V_load_reg_1398)
begin
    ap_sig_bdd_222 = ((ap_const_lv1_0 == cics_checksumWritten_load_reg_1394) & (cics_state_V_load_reg_1398 == ap_const_lv2_1));
end

/// ap_sig_bdd_226 assign process. ///
always @ (cics_checksumWritten_load_reg_1394 or cics_state_V_load_reg_1398)
begin
    ap_sig_bdd_226 = ((ap_const_lv1_0 == cics_checksumWritten_load_reg_1394) & (cics_state_V_load_reg_1398 == ap_const_lv2_0));
end

/// ap_sig_bdd_232 assign process. ///
always @ (cics_checksumWritten_load_reg_1394 or tmp_reg_1402 or cics_wordCount_V_load_reg_1433 or cics_ipHeaderLen_V_load_reg_1437)
begin
    ap_sig_bdd_232 = (~(ap_const_lv1_0 == cics_checksumWritten_load_reg_1394) & ~(ap_const_lv1_0 == tmp_reg_1402) & ~(cics_wordCount_V_load_reg_1433 == ap_const_lv3_1) & ~(ap_const_lv3_0 == cics_wordCount_V_load_reg_1433) & (cics_ipHeaderLen_V_load_reg_1437 == ap_const_lv4_3));
end

/// ap_sig_bdd_267 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or tmp_nbreadreq_fu_132_p5 or cics_checksumWritten)
begin
    ap_sig_bdd_267 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(cics_checksumWritten == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_132_p5));
end

/// ap_sig_bdd_50 assign process. ///
always @ (ap_start or ap_done_reg or dataIn_TVALID or tmp_nbreadreq_fu_132_p5 or cics_checksumWritten)
begin
    ap_sig_bdd_50 = (((dataIn_TVALID == ap_const_logic_0) & ~(cics_checksumWritten == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_132_p5)) | (ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end

/// ap_sig_bdd_63 assign process. ///
always @ (cics_checksumWritten_load_reg_1394 or cics_state_V_load_reg_1398)
begin
    ap_sig_bdd_63 = ((ap_const_lv1_0 == cics_checksumWritten_load_reg_1394) & (cics_state_V_load_reg_1398 == ap_const_lv2_2));
end

/// ap_sig_bdd_76 assign process. ///
always @ (checksumFifo_V_V_full_n or cics_checksumWritten_load_reg_1394 or cics_state_V_load_reg_1398 or dataStreamBuffer0_V_full_n or tmp_reg_1402)
begin
    ap_sig_bdd_76 = (((checksumFifo_V_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == cics_checksumWritten_load_reg_1394) & (cics_state_V_load_reg_1398 == ap_const_lv2_2)) | ((dataStreamBuffer0_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == cics_checksumWritten_load_reg_1394) & ~(ap_const_lv1_0 == tmp_reg_1402)));
end

/// ap_sig_bdd_912 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_50 or ap_sig_bdd_76 or cics_checksumWritten)
begin
    ap_sig_bdd_912 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (cics_checksumWritten == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_50) | (ap_sig_bdd_76 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))));
end
assign checksumFifo_V_V_din = p_Val2_s_fu_442_p2[15:0];
assign cics_ipHeaderLen_V_load_load_fu_355_p1 = cics_ipHeaderLen_V;
assign cics_state_V_load_load_fu_305_p1 = cics_state_V;
assign cics_wordCount_V_load_load_fu_351_p1 = cics_wordCount_V;
assign dataStreamBuffer0_V_din = {{{tmp_last_V_reg_1428}, {tmp_keep_V_reg_1423}}, {tmp_data_V_reg_1406}};
assign extLd1_fu_394_p1 = cics_ip_sums_V_2;
assign extLd2_fu_406_p1 = cics_ip_sums_V_3;
assign extLd_fu_414_p1 = cics_ip_sums_V_1;
assign grp_fu_215_p2 = ($signed(ap_const_lv4_E) + $signed(cics_ipHeaderLen_V));
assign grp_fu_238_p4 = {{tmp_data_V_reg_1406[ap_const_lv32_F : ap_const_lv32_8]}};
assign grp_fu_247_p4 = {{tmp_data_V_reg_1406[ap_const_lv32_2F : ap_const_lv32_28]}};
assign grp_fu_256_p4 = {{tmp_data_V_reg_1406[ap_const_lv32_27 : ap_const_lv32_20]}};
assign grp_fu_265_p4 = {{tmp_data_V_reg_1406[ap_const_lv32_3F : ap_const_lv32_38]}};
assign grp_fu_274_p4 = {{tmp_data_V_reg_1406[ap_const_lv32_37 : ap_const_lv32_30]}};
assign grp_fu_283_p4 = {{tmp_data_V_reg_1406[ap_const_lv32_1F : ap_const_lv32_18]}};
assign grp_fu_292_p4 = {{tmp_data_V_reg_1406[ap_const_lv32_17 : ap_const_lv32_10]}};
assign p_2_cast_fu_487_p1 = tmp_27_fu_481_p2;
assign p_4_cast_fu_757_p1 = tmp_34_fu_751_p2;
assign p_5_cast_fu_1238_p1 = tmp_64_fu_1232_p2;
assign p_6_cast_fu_1139_p1 = tmp_81_fu_1133_p2;
assign p_7_cast_fu_948_p1 = tmp_90_fu_942_p2;
assign p_8_cast_fu_612_p1 = tmp_51_fu_606_p2;
assign p_Result_13_1_fu_1149_p3 = {{grp_fu_292_p4}, {grp_fu_283_p4}};
assign p_Result_17_1_fu_958_p3 = {{grp_fu_292_p4}, {grp_fu_283_p4}};
assign p_Result_17_2_fu_1004_p3 = {{grp_fu_256_p4}, {grp_fu_247_p4}};
assign p_Result_17_3_fu_1050_p3 = {{grp_fu_274_p4}, {grp_fu_265_p4}};
assign p_Result_21_1_fu_1248_p3 = {{grp_fu_292_p4}, {grp_fu_283_p4}};
assign p_Result_21_2_fu_1294_p3 = {{grp_fu_256_p4}, {grp_fu_247_p4}};
assign p_Result_21_3_fu_1340_p3 = {{grp_fu_274_p4}, {grp_fu_265_p4}};
assign p_Result_3_fu_1099_p3 = {{tmp_77_fu_1096_p1}, {grp_fu_238_p4}};
assign p_Result_5_1_fu_767_p3 = {{grp_fu_292_p4}, {grp_fu_283_p4}};
assign p_Result_5_2_fu_813_p3 = {{grp_fu_256_p4}, {grp_fu_247_p4}};
assign p_Result_5_3_fu_859_p3 = {{grp_fu_274_p4}, {grp_fu_265_p4}};
assign p_Result_5_fu_717_p3 = {{tmp_30_fu_714_p1}, {grp_fu_238_p4}};
assign p_Result_7_fu_1198_p3 = {{tmp_60_fu_1195_p1}, {grp_fu_238_p4}};
assign p_Result_8_fu_908_p3 = {{tmp_86_fu_905_p1}, {grp_fu_238_p4}};
assign p_Result_9_2_fu_622_p3 = {{grp_fu_256_p4}, {grp_fu_247_p4}};
assign p_Result_9_3_fu_668_p3 = {{grp_fu_274_p4}, {grp_fu_265_p4}};
assign p_Result_9_fu_572_p3 = {{tmp_47_fu_569_p1}, {grp_fu_238_p4}};
assign p_Val2_s_fu_442_p2 = (cics_ip_sums_V_0 ^ ap_const_lv17_1FFFF);
assign p_cast_fu_531_p1 = tmp_11_fu_525_p2;
assign p_cics_wordCount_V_flag_fu_370_p2 = (dataIn_TLAST | cics_wordCount_V_flag_phi_fu_171_p12);
assign p_cics_wordCount_V_new_fu_376_p3 = ((dataIn_TLAST[0:0]===1'b1)? ap_const_lv3_0: cics_wordCount_V_new_phi_fu_194_p12);
assign tmp_100_fu_1076_p1 = tmp_99_fu_1068_p3;
assign tmp_101_fu_1080_p1 = tmp_37_3_fu_1062_p2[15:0];
assign tmp_102_fu_1084_p2 = (tmp_101_fu_1080_p1 + tmp_100_fu_1076_p1);
assign tmp_11_fu_525_p2 = (tmp_7_fu_521_p1 + tmp_6_fu_517_p1);
assign tmp_12_fu_1206_p1 = p_Result_7_fu_1198_p3;
assign tmp_13_fu_1210_p2 = (tmp_12_fu_1206_p1 + cics_ip_sums_V_0);
assign tmp_15_fu_541_p3 = tmp_3_fu_503_p2[ap_const_lv32_10];
assign tmp_16_fu_1107_p1 = p_Result_3_fu_1099_p3;
assign tmp_17_fu_1111_p2 = (tmp_16_fu_1107_p1 + cics_ip_sums_V_0);
assign tmp_18_fu_916_p1 = p_Result_8_fu_908_p3;
assign tmp_19_fu_549_p1 = tmp_15_fu_541_p3;
assign tmp_1_fu_725_p1 = p_Result_5_fu_717_p3;
assign tmp_20_1_fu_775_p1 = p_Result_5_1_fu_767_p3;
assign tmp_20_2_fu_821_p1 = p_Result_5_2_fu_813_p3;
assign tmp_20_3_fu_867_p1 = p_Result_5_3_fu_859_p3;
assign tmp_20_fu_920_p2 = (tmp_18_fu_916_p1 + cics_ip_sums_V_0);
assign tmp_21_1_fu_779_p2 = (tmp_20_1_fu_775_p1 + extLd_fu_414_p1);
assign tmp_21_2_fu_825_p2 = (tmp_20_2_fu_821_p1 + extLd1_fu_394_p1);
assign tmp_21_3_fu_871_p2 = (tmp_20_3_fu_867_p1 + extLd2_fu_406_p1);
assign tmp_22_fu_553_p1 = tmp_3_fu_503_p2[15:0];
assign tmp_23_fu_557_p2 = (tmp_22_fu_553_p1 + tmp_19_fu_549_p1);
assign tmp_24_fu_465_p3 = tmp_9_fu_459_p2[ap_const_lv32_10];
assign tmp_25_fu_473_p1 = tmp_24_fu_465_p3;
assign tmp_26_fu_477_p1 = tmp_9_fu_459_p2[15:0];
assign tmp_27_fu_481_p2 = (tmp_26_fu_477_p1 + tmp_25_fu_473_p1);
assign tmp_28_1_fu_1256_p1 = p_Result_21_1_fu_1248_p3;
assign tmp_28_2_fu_1302_p1 = p_Result_21_2_fu_1294_p3;
assign tmp_28_3_fu_1348_p1 = p_Result_21_3_fu_1340_p3;
assign tmp_29_1_fu_1260_p2 = (tmp_28_1_fu_1256_p1 + extLd_fu_414_p1);
assign tmp_29_2_fu_1306_p2 = (tmp_28_2_fu_1302_p1 + extLd1_fu_394_p1);
assign tmp_29_3_fu_1352_p2 = (tmp_28_3_fu_1348_p1 + extLd2_fu_406_p1);
assign tmp_29_fu_360_p1 = dataIn_TDATA[3:0];
assign tmp_2_fu_497_p2 = (extLd1_fu_394_p1 + cics_ip_sums_V_0);
assign tmp_30_fu_714_p1 = tmp_data_V_reg_1406[7:0];
assign tmp_31_fu_735_p3 = tmp_4_fu_729_p2[ap_const_lv32_10];
assign tmp_32_1_fu_1157_p1 = p_Result_13_1_fu_1149_p3;
assign tmp_32_fu_743_p1 = tmp_31_fu_735_p3;
assign tmp_33_1_fu_1161_p2 = (tmp_32_1_fu_1157_p1 + extLd_fu_414_p1);
assign tmp_33_fu_747_p1 = tmp_4_fu_729_p2[15:0];
assign tmp_34_fu_751_p2 = (tmp_33_fu_747_p1 + tmp_32_fu_743_p1);
assign tmp_35_fu_785_p3 = tmp_21_1_fu_779_p2[ap_const_lv32_10];
assign tmp_36_1_fu_966_p1 = p_Result_17_1_fu_958_p3;
assign tmp_36_2_fu_1012_p1 = p_Result_17_2_fu_1004_p3;
assign tmp_36_3_fu_1058_p1 = p_Result_17_3_fu_1050_p3;
assign tmp_36_fu_793_p1 = tmp_35_fu_785_p3;
assign tmp_37_1_fu_970_p2 = (tmp_36_1_fu_966_p1 + extLd_fu_414_p1);
assign tmp_37_2_fu_1016_p2 = (tmp_36_2_fu_1012_p1 + extLd1_fu_394_p1);
assign tmp_37_3_fu_1062_p2 = (tmp_36_3_fu_1058_p1 + extLd2_fu_406_p1);
assign tmp_37_fu_797_p1 = tmp_21_1_fu_779_p2[15:0];
assign tmp_38_fu_801_p2 = (tmp_37_fu_797_p1 + tmp_36_fu_793_p1);
assign tmp_39_fu_831_p3 = tmp_21_2_fu_825_p2[ap_const_lv32_10];
assign tmp_3_fu_503_p2 = (extLd2_fu_406_p1 + extLd_fu_414_p1);
assign tmp_40_fu_839_p1 = tmp_39_fu_831_p3;
assign tmp_41_2_fu_630_p1 = p_Result_9_2_fu_622_p3;
assign tmp_41_3_fu_676_p1 = p_Result_9_3_fu_668_p3;
assign tmp_41_fu_843_p1 = tmp_21_2_fu_825_p2[15:0];
assign tmp_42_2_fu_634_p2 = (tmp_41_2_fu_630_p1 + extLd1_fu_394_p1);
assign tmp_42_3_fu_680_p2 = (tmp_41_3_fu_676_p1 + extLd2_fu_406_p1);
assign tmp_42_fu_847_p2 = (tmp_41_fu_843_p1 + tmp_40_fu_839_p1);
assign tmp_43_fu_877_p3 = tmp_21_3_fu_871_p2[ap_const_lv32_10];
assign tmp_44_fu_885_p1 = tmp_43_fu_877_p3;
assign tmp_45_fu_889_p1 = tmp_21_3_fu_871_p2[15:0];
assign tmp_46_fu_893_p2 = (tmp_45_fu_889_p1 + tmp_44_fu_885_p1);
assign tmp_47_fu_569_p1 = tmp_data_V_reg_1406[7:0];
assign tmp_48_fu_590_p3 = tmp_s_fu_584_p2[ap_const_lv32_10];
assign tmp_49_fu_598_p1 = tmp_48_fu_590_p3;
assign tmp_4_fu_729_p2 = (tmp_1_fu_725_p1 + cics_ip_sums_V_0);
assign tmp_50_fu_602_p1 = tmp_s_fu_584_p2[15:0];
assign tmp_51_fu_606_p2 = (tmp_50_fu_602_p1 + tmp_49_fu_598_p1);
assign tmp_52_fu_640_p3 = tmp_42_2_fu_634_p2[ap_const_lv32_10];
assign tmp_53_fu_648_p1 = tmp_52_fu_640_p3;
assign tmp_54_fu_652_p1 = tmp_42_2_fu_634_p2[15:0];
assign tmp_55_fu_656_p2 = (tmp_54_fu_652_p1 + tmp_53_fu_648_p1);
assign tmp_56_fu_686_p3 = tmp_42_3_fu_680_p2[ap_const_lv32_10];
assign tmp_57_fu_694_p1 = tmp_56_fu_686_p3;
assign tmp_58_fu_698_p1 = tmp_42_3_fu_680_p2[15:0];
assign tmp_59_fu_702_p2 = (tmp_58_fu_698_p1 + tmp_57_fu_694_p1);
assign tmp_5_fu_509_p3 = tmp_2_fu_497_p2[ap_const_lv32_10];
assign tmp_60_fu_1195_p1 = tmp_data_V_reg_1406[7:0];
assign tmp_61_fu_1216_p3 = tmp_13_fu_1210_p2[ap_const_lv32_10];
assign tmp_62_fu_1224_p1 = tmp_61_fu_1216_p3;
assign tmp_63_fu_1228_p1 = tmp_13_fu_1210_p2[15:0];
assign tmp_64_fu_1232_p2 = (tmp_63_fu_1228_p1 + tmp_62_fu_1224_p1);
assign tmp_65_fu_1266_p3 = tmp_29_1_fu_1260_p2[ap_const_lv32_10];
assign tmp_66_fu_1274_p1 = tmp_65_fu_1266_p3;
assign tmp_67_fu_1278_p1 = tmp_29_1_fu_1260_p2[15:0];
assign tmp_68_fu_1282_p2 = (tmp_67_fu_1278_p1 + tmp_66_fu_1274_p1);
assign tmp_69_fu_1312_p3 = tmp_29_2_fu_1306_p2[ap_const_lv32_10];
assign tmp_6_fu_517_p1 = tmp_5_fu_509_p3;
assign tmp_70_fu_1320_p1 = tmp_69_fu_1312_p3;
assign tmp_71_fu_1324_p1 = tmp_29_2_fu_1306_p2[15:0];
assign tmp_72_fu_1328_p2 = (tmp_71_fu_1324_p1 + tmp_70_fu_1320_p1);
assign tmp_73_fu_1358_p3 = tmp_29_3_fu_1352_p2[ap_const_lv32_10];
assign tmp_74_fu_1366_p1 = tmp_73_fu_1358_p3;
assign tmp_75_fu_1370_p1 = tmp_29_3_fu_1352_p2[15:0];
assign tmp_76_fu_1374_p2 = (tmp_75_fu_1370_p1 + tmp_74_fu_1366_p1);
assign tmp_77_fu_1096_p1 = tmp_data_V_reg_1406[7:0];
assign tmp_78_fu_1117_p3 = tmp_17_fu_1111_p2[ap_const_lv32_10];
assign tmp_79_fu_1125_p1 = tmp_78_fu_1117_p3;
assign tmp_7_fu_521_p1 = tmp_2_fu_497_p2[15:0];
assign tmp_80_fu_1129_p1 = tmp_17_fu_1111_p2[15:0];
assign tmp_81_fu_1133_p2 = (tmp_80_fu_1129_p1 + tmp_79_fu_1125_p1);
assign tmp_82_fu_1167_p3 = tmp_33_1_fu_1161_p2[ap_const_lv32_10];
assign tmp_83_fu_1175_p1 = tmp_82_fu_1167_p3;
assign tmp_84_fu_1179_p1 = tmp_33_1_fu_1161_p2[15:0];
assign tmp_85_fu_1183_p2 = (tmp_84_fu_1179_p1 + tmp_83_fu_1175_p1);
assign tmp_86_fu_905_p1 = tmp_data_V_reg_1406[7:0];
assign tmp_87_fu_926_p3 = tmp_20_fu_920_p2[ap_const_lv32_10];
assign tmp_88_fu_934_p1 = tmp_87_fu_926_p3;
assign tmp_89_fu_938_p1 = tmp_20_fu_920_p2[15:0];
assign tmp_8_fu_580_p1 = p_Result_9_fu_572_p3;
assign tmp_90_fu_942_p2 = (tmp_89_fu_938_p1 + tmp_88_fu_934_p1);
assign tmp_91_fu_976_p3 = tmp_37_1_fu_970_p2[ap_const_lv32_10];
assign tmp_92_fu_984_p1 = tmp_91_fu_976_p3;
assign tmp_93_fu_988_p1 = tmp_37_1_fu_970_p2[15:0];
assign tmp_94_fu_992_p2 = (tmp_93_fu_988_p1 + tmp_92_fu_984_p1);
assign tmp_95_fu_1022_p3 = tmp_37_2_fu_1016_p2[ap_const_lv32_10];
assign tmp_96_fu_1030_p1 = tmp_95_fu_1022_p3;
assign tmp_97_fu_1034_p1 = tmp_37_2_fu_1016_p2[15:0];
assign tmp_98_fu_1038_p2 = (tmp_97_fu_1034_p1 + tmp_96_fu_1030_p1);
assign tmp_99_fu_1068_p3 = tmp_37_3_fu_1062_p2[ap_const_lv32_10];
assign tmp_9_fu_459_p2 = (extLd_fu_414_p1 + cics_ip_sums_V_0);
assign tmp_nbreadreq_fu_132_p5 = dataIn_TVALID;
assign tmp_s_fu_584_p2 = (tmp_8_fu_580_p1 + cics_ip_sums_V_0);


endmodule //mac_ip_encode_compute_ip_checksum

