// Seed: 1135456201
module module_0;
  assign id_0 = id_0.id_0;
  initial id_0 <= 1;
  logic id_1, id_2, id_3 = (id_0) - id_1;
  always id_3 = !(1'b0);
endmodule
module module_1 (
    input sample,
    input id_1,
    output id_2,
    output logic id_3,
    input id_4,
    output id_5,
    input id_6,
    output id_7,
    input id_8
);
  logic id_9, id_10;
  assign id_5 = "";
  logic id_11;
  type_15(
      .id_0(1 & id_4), .id_1(1)
  );
  always {1, id_0, 1} = id_10 / id_0;
endmodule
`timescale 1ps / 1ps
