#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Oct 19 14:42:36 2022
# Process ID: 18832
# Current directory: D:/FPGA/FPGA_project/MicroBlaze_tickGenerator/MicroBlaze_tickGenerator/MicroBlaze_tickGenerator.runs/design_mb_tg_ilmb_v10_0_synth_1
# Command line: vivado.exe -log design_mb_tg_ilmb_v10_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_mb_tg_ilmb_v10_0.tcl
# Log file: D:/FPGA/FPGA_project/MicroBlaze_tickGenerator/MicroBlaze_tickGenerator/MicroBlaze_tickGenerator.runs/design_mb_tg_ilmb_v10_0_synth_1/design_mb_tg_ilmb_v10_0.vds
# Journal file: D:/FPGA/FPGA_project/MicroBlaze_tickGenerator/MicroBlaze_tickGenerator/MicroBlaze_tickGenerator.runs/design_mb_tg_ilmb_v10_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_mb_tg_ilmb_v10_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/IP_Repository/AXI4_TickGenerator'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx_2020/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is d:/FPGA/FPGA_project/MicroBlaze_tickGenerator/MicroBlaze_tickGenerator/MicroBlaze_tickGenerator.cache/ip 
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_mb_tg_ilmb_v10_0, cache-ID = b16c4b8932207be1.
INFO: [Common 17-206] Exiting Vivado at Wed Oct 19 14:42:47 2022...
