/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [11:0] _04_;
  wire [11:0] _05_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [16:0] celloutsig_0_13z;
  wire [7:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  reg [2:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [2:0] celloutsig_0_34z;
  wire [13:0] celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_43z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_66z;
  wire celloutsig_0_67z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire [17:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [11:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_23z = ~(celloutsig_0_12z & celloutsig_0_2z);
  assign celloutsig_0_43z = !(celloutsig_0_29z ? celloutsig_0_22z : celloutsig_0_7z);
  assign celloutsig_1_19z = !(celloutsig_1_0z ? celloutsig_1_15z : in_data[121]);
  assign celloutsig_0_2z = !(celloutsig_0_0z ? _00_ : celloutsig_0_0z);
  assign celloutsig_1_18z = ~((celloutsig_1_16z | celloutsig_1_1z[1]) & celloutsig_1_1z[2]);
  assign celloutsig_0_32z = ~((celloutsig_0_31z | celloutsig_0_31z) & celloutsig_0_15z);
  assign celloutsig_0_5z = celloutsig_0_0z | ~(_01_);
  assign celloutsig_0_66z = _02_ | ~(celloutsig_0_34z[2]);
  assign celloutsig_1_7z = celloutsig_1_4z[1] | ~(celloutsig_1_2z[4]);
  assign celloutsig_0_9z = celloutsig_0_7z | ~(celloutsig_0_4z);
  assign celloutsig_0_27z = in_data[20] | ~(celloutsig_0_9z);
  assign celloutsig_0_30z = celloutsig_0_19z | ~(celloutsig_0_19z);
  assign celloutsig_0_0z = in_data[4] | in_data[31];
  assign celloutsig_0_4z = celloutsig_0_3z | _03_;
  assign celloutsig_0_21z = celloutsig_0_0z | celloutsig_0_19z;
  assign celloutsig_1_16z = celloutsig_1_10z[0] ^ celloutsig_1_2z[2];
  reg [11:0] _22_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _22_ <= 12'h000;
    else _22_ <= { celloutsig_0_12z, celloutsig_0_34z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_19z, _04_[4], _01_, _00_, _03_, celloutsig_0_30z };
  assign { _02_, _05_[10:0] } = _22_;
  reg [3:0] _23_;
  always_ff @(posedge clkin_data[32], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _23_ <= 4'h0;
    else _23_ <= { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign { _04_[4], _01_, _00_, _03_ } = _23_;
  assign celloutsig_0_38z = { celloutsig_0_14z[6:0], celloutsig_0_9z, celloutsig_0_30z, celloutsig_0_21z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_27z } / { 1'h1, _00_, _03_, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_23z, _04_[4], _01_, _00_, _03_, celloutsig_0_32z, celloutsig_0_28z, celloutsig_0_30z, celloutsig_0_12z };
  assign celloutsig_1_1z = in_data[142:140] / { 1'h1, in_data[180], celloutsig_1_0z };
  assign celloutsig_1_4z = { celloutsig_1_3z[2:1], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z } / { 1'h1, in_data[109:99], celloutsig_1_3z };
  assign celloutsig_0_67z = celloutsig_0_38z[9:3] === { celloutsig_0_18z, celloutsig_0_0z, celloutsig_0_27z, celloutsig_0_6z, celloutsig_0_43z };
  assign celloutsig_0_6z = { _04_[4], _01_, _00_, celloutsig_0_5z } >= { celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_0_10z = { celloutsig_0_8z[2:1], celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_8z } >= { in_data[88:85], celloutsig_0_2z, _04_[4], _01_, _00_, _03_, celloutsig_0_0z };
  assign celloutsig_0_15z = { celloutsig_0_14z[7:1], celloutsig_0_4z } >= { _00_, _03_, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_12z };
  assign celloutsig_0_17z = { celloutsig_0_15z, celloutsig_0_16z, celloutsig_0_7z, celloutsig_0_16z, celloutsig_0_12z } >= { _04_[4], _01_, _00_, _03_, celloutsig_0_16z };
  assign celloutsig_0_20z = { celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_11z } >= { celloutsig_0_13z[14:1], celloutsig_0_0z };
  assign celloutsig_0_24z = { celloutsig_0_14z[1:0], _04_[4], _01_, _00_, _03_, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_18z, celloutsig_0_19z, celloutsig_0_22z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_23z, celloutsig_0_6z } >= { in_data[8:4], celloutsig_0_18z, celloutsig_0_20z, _04_[4], _01_, _00_, _03_, celloutsig_0_21z, celloutsig_0_18z, celloutsig_0_18z };
  assign celloutsig_1_15z = ! { celloutsig_1_4z[14:7], celloutsig_1_13z, celloutsig_1_13z, celloutsig_1_2z };
  assign celloutsig_0_26z = ! { _04_[4], celloutsig_0_21z, celloutsig_0_22z, celloutsig_0_0z, celloutsig_0_7z };
  assign celloutsig_0_29z = ! { in_data[46:45], celloutsig_0_21z, celloutsig_0_21z, celloutsig_0_24z, celloutsig_0_16z, celloutsig_0_7z, celloutsig_0_20z, celloutsig_0_26z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_19z, celloutsig_0_21z, celloutsig_0_24z, celloutsig_0_18z, celloutsig_0_18z, celloutsig_0_17z, celloutsig_0_21z };
  assign celloutsig_1_0z = in_data[134] & ~(in_data[123]);
  assign celloutsig_1_13z = celloutsig_1_7z & ~(celloutsig_1_3z[4]);
  assign celloutsig_0_34z = { in_data[48], celloutsig_0_27z, celloutsig_0_3z } % { 1'h1, celloutsig_0_19z, celloutsig_0_19z };
  assign celloutsig_1_2z = in_data[134] ? { in_data[129:127], celloutsig_1_1z } : { in_data[132], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_8z = celloutsig_0_3z ? { in_data[38], celloutsig_0_5z, celloutsig_0_2z } : in_data[86:84];
  assign celloutsig_0_7z = { celloutsig_0_3z, celloutsig_0_3z } != in_data[43:42];
  assign celloutsig_0_16z = & { _04_[4], celloutsig_0_15z, celloutsig_0_14z[4:0], celloutsig_0_12z, _01_, _03_, _00_, celloutsig_0_2z };
  assign celloutsig_0_28z = & { celloutsig_0_27z, celloutsig_0_6z, in_data[87:76] };
  assign celloutsig_0_31z = & { celloutsig_0_27z, celloutsig_0_26z, celloutsig_0_24z, celloutsig_0_23z, celloutsig_0_19z, celloutsig_0_18z, celloutsig_0_17z, celloutsig_0_13z[2:0], celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_4z, in_data[87:76], celloutsig_0_0z };
  assign celloutsig_1_5z = | in_data[131:127];
  assign celloutsig_0_11z = | { celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_0z };
  assign celloutsig_0_12z = | { in_data[33:27], celloutsig_0_5z, _04_[4], _01_, _00_, _03_, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_9z, _04_[4], _01_, _00_, _03_, celloutsig_0_4z, celloutsig_0_6z };
  assign celloutsig_0_19z = celloutsig_0_6z & celloutsig_0_16z;
  assign celloutsig_0_3z = | { celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_22z = | { celloutsig_0_17z, celloutsig_0_15z, celloutsig_0_13z[8:2], celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_3z = { celloutsig_1_2z[5:2], celloutsig_1_0z, celloutsig_1_0z } << in_data[115:110];
  assign celloutsig_0_14z = { _04_[4], _01_, _00_, _03_, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_6z } << { celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_1_10z = celloutsig_1_4z[5:3] >> { celloutsig_1_6z[4:3], 1'h0 };
  assign celloutsig_0_13z = { celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_8z, _04_[4], _01_, _00_, _03_ } >> { in_data[26:16], celloutsig_0_3z, celloutsig_0_0z, _04_[4], _01_, _00_, _03_ };
  always_latch
    if (clkin_data[64]) celloutsig_0_18z = 3'h0;
    else if (!clkin_data[96]) celloutsig_0_18z = { celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_0z };
  assign { celloutsig_1_6z[9:5], celloutsig_1_6z[11], celloutsig_1_6z[4], celloutsig_1_6z[10], celloutsig_1_6z[3] } = { celloutsig_1_5z, celloutsig_1_2z[5:1], celloutsig_1_2z[1:0], celloutsig_1_2z[0] } ^ { celloutsig_1_4z[13:10], celloutsig_1_1z[2], celloutsig_1_4z[15], celloutsig_1_1z[1], celloutsig_1_4z[14], celloutsig_1_1z[0] };
  assign { _04_[11:5], _04_[3:0] } = { celloutsig_0_12z, celloutsig_0_34z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_19z, _01_, _00_, _03_, celloutsig_0_30z };
  assign _05_[11] = _02_;
  assign celloutsig_1_6z[2:0] = 3'h0;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_66z, celloutsig_0_67z };
endmodule
