Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Apr 13 01:07:50 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (61)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (61)
--------------------------------
 There are 61 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     11.411        0.000                      0                 1620        0.083        0.000                      0                 1620       15.416        0.000                       0                   599  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 16.667}     33.333          30.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              11.411        0.000                      0                 1616        0.083        0.000                      0                 1616       15.416        0.000                       0                   599  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                   27.008        0.000                      0                    4        0.584        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       11.411ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.416ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.411ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_0 rise@33.333ns - clk_0 rise@0.000ns)
  Data Path Delay:        21.114ns  (logic 4.561ns (21.602%)  route 16.553ns (78.398%))
  Logic Levels:           22  (LUT4=2 LUT5=4 LUT6=15 MUXF7=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 38.221 - 33.333 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         1.560     5.144    sm/clk_IBUF_BUFG
    SLICE_X57Y50         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y50         FDRE (Prop_fdre_C_Q)         0.419     5.563 f  sm/D_states_q_reg[6]_rep/Q
                         net (fo=113, routed)         2.460     8.023    sm/D_states_q_reg[6]_rep_n_0
    SLICE_X42Y53         LUT4 (Prop_lut4_I1_O)        0.325     8.348 f  sm/D_rgb_data_0_q[2]_i_14/O
                         net (fo=3, routed)           0.651     8.999    sm/D_rgb_data_0_q[2]_i_14_n_0
    SLICE_X42Y54         LUT6 (Prop_lut6_I2_O)        0.328     9.327 f  sm/ram_reg_i_158/O
                         net (fo=1, routed)           0.453     9.780    sm/ram_reg_i_158_n_0
    SLICE_X42Y56         LUT6 (Prop_lut6_I5_O)        0.124     9.904 r  sm/ram_reg_i_128/O
                         net (fo=38, routed)          1.200    11.104    sm/M_sm_ra2[1]
    SLICE_X45Y60         LUT6 (Prop_lut6_I2_O)        0.124    11.228 r  sm/D_registers_q[7][1]_i_7/O
                         net (fo=1, routed)           0.000    11.228    sm/D_registers_q[7][1]_i_7_n_0
    SLICE_X45Y60         MUXF7 (Prop_muxf7_I1_O)      0.217    11.445 r  sm/D_registers_q_reg[7][1]_i_4/O
                         net (fo=80, routed)          1.406    12.851    sm/D_states_q_reg[6]_rep__0_0[1]
    SLICE_X50Y62         LUT5 (Prop_lut5_I0_O)        0.327    13.178 r  sm/D_registers_q[7][5]_i_12/O
                         net (fo=4, routed)           0.716    13.894    sm/D_registers_q[7][5]_i_12_n_0
    SLICE_X46Y61         LUT6 (Prop_lut6_I0_O)        0.348    14.242 r  sm/D_registers_q[7][5]_i_8/O
                         net (fo=4, routed)           0.977    15.219    sm/D_registers_q[7][5]_i_8_n_0
    SLICE_X45Y61         LUT5 (Prop_lut5_I0_O)        0.152    15.371 r  sm/D_registers_q[7][7]_i_8/O
                         net (fo=4, routed)           0.709    16.080    sm/D_registers_q[7][7]_i_8_n_0
    SLICE_X45Y62         LUT5 (Prop_lut5_I0_O)        0.358    16.438 r  sm/D_registers_q[7][8]_i_9/O
                         net (fo=4, routed)           0.599    17.037    sm/D_registers_q[7][8]_i_9_n_0
    SLICE_X46Y62         LUT5 (Prop_lut5_I0_O)        0.326    17.363 r  sm/D_registers_q[7][10]_i_10/O
                         net (fo=3, routed)           0.441    17.804    sm/D_registers_q[7][10]_i_10_n_0
    SLICE_X46Y63         LUT6 (Prop_lut6_I3_O)        0.124    17.928 r  sm/D_registers_q[7][0]_i_113/O
                         net (fo=1, routed)           0.282    18.210    sm/D_registers_q[7][0]_i_113_n_0
    SLICE_X46Y63         LUT6 (Prop_lut6_I2_O)        0.124    18.334 r  sm/D_registers_q[7][0]_i_111/O
                         net (fo=1, routed)           0.430    18.764    sm/D_registers_q[7][0]_i_111_n_0
    SLICE_X45Y65         LUT6 (Prop_lut6_I2_O)        0.124    18.888 r  sm/D_registers_q[7][0]_i_109/O
                         net (fo=1, routed)           0.421    19.309    sm/D_registers_q[7][0]_i_109_n_0
    SLICE_X44Y66         LUT6 (Prop_lut6_I2_O)        0.124    19.433 r  sm/D_registers_q[7][0]_i_92/O
                         net (fo=1, routed)           0.556    19.989    sm/D_registers_q[7][0]_i_92_n_0
    SLICE_X44Y68         LUT6 (Prop_lut6_I2_O)        0.124    20.113 r  sm/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.524    20.637    sm/D_registers_q[7][0]_i_71_n_0
    SLICE_X48Y68         LUT6 (Prop_lut6_I2_O)        0.124    20.761 r  sm/D_registers_q[7][0]_i_47/O
                         net (fo=2, routed)           0.292    21.053    sm/D_registers_q[7][0]_i_47_n_0
    SLICE_X48Y68         LUT6 (Prop_lut6_I2_O)        0.124    21.177 r  sm/D_registers_q[7][0]_i_24/O
                         net (fo=1, routed)           0.715    21.892    sm/D_registers_q[7][0]_i_24_n_0
    SLICE_X50Y68         LUT6 (Prop_lut6_I2_O)        0.124    22.016 f  sm/D_registers_q[7][0]_i_12/O
                         net (fo=1, routed)           0.590    22.606    sm/D_registers_q[7][0]_i_12_n_0
    SLICE_X50Y67         LUT6 (Prop_lut6_I2_O)        0.124    22.730 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=3, routed)           0.461    23.191    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X50Y63         LUT6 (Prop_lut6_I1_O)        0.124    23.315 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=16, routed)          1.167    24.482    sm/M_alum_out[0]
    SLICE_X44Y48         LUT6 (Prop_lut6_I4_O)        0.124    24.606 r  sm/ram_reg_i_43/O
                         net (fo=2, routed)           0.905    25.511    sm/brams/override_address[0]
    SLICE_X48Y48         LUT4 (Prop_lut4_I2_O)        0.149    25.660 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.598    26.258    brams/bram2/ram_reg_1[0]
    RAMB18_X1Y21         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     33.333    33.333 r  
    N14                                               0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    34.779 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    36.647    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         1.483    38.221    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y21         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    38.478    
                         clock uncertainty           -0.035    38.443    
    RAMB18_X1Y21         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.774    37.669    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         37.669    
                         arrival time                         -26.258    
  -------------------------------------------------------------------
                         slack                                 11.411    

Slack (MET) :             11.508ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_0 rise@33.333ns - clk_0 rise@0.000ns)
  Data Path Delay:        21.225ns  (logic 4.536ns (21.371%)  route 16.689ns (78.629%))
  Logic Levels:           22  (LUT4=2 LUT5=4 LUT6=15 MUXF7=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 38.221 - 33.333 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         1.560     5.144    sm/clk_IBUF_BUFG
    SLICE_X57Y50         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y50         FDRE (Prop_fdre_C_Q)         0.419     5.563 f  sm/D_states_q_reg[6]_rep/Q
                         net (fo=113, routed)         2.460     8.023    sm/D_states_q_reg[6]_rep_n_0
    SLICE_X42Y53         LUT4 (Prop_lut4_I1_O)        0.325     8.348 f  sm/D_rgb_data_0_q[2]_i_14/O
                         net (fo=3, routed)           0.651     8.999    sm/D_rgb_data_0_q[2]_i_14_n_0
    SLICE_X42Y54         LUT6 (Prop_lut6_I2_O)        0.328     9.327 f  sm/ram_reg_i_158/O
                         net (fo=1, routed)           0.453     9.780    sm/ram_reg_i_158_n_0
    SLICE_X42Y56         LUT6 (Prop_lut6_I5_O)        0.124     9.904 r  sm/ram_reg_i_128/O
                         net (fo=38, routed)          1.200    11.104    sm/M_sm_ra2[1]
    SLICE_X45Y60         LUT6 (Prop_lut6_I2_O)        0.124    11.228 r  sm/D_registers_q[7][1]_i_7/O
                         net (fo=1, routed)           0.000    11.228    sm/D_registers_q[7][1]_i_7_n_0
    SLICE_X45Y60         MUXF7 (Prop_muxf7_I1_O)      0.217    11.445 r  sm/D_registers_q_reg[7][1]_i_4/O
                         net (fo=80, routed)          1.406    12.851    sm/D_states_q_reg[6]_rep__0_0[1]
    SLICE_X50Y62         LUT5 (Prop_lut5_I0_O)        0.327    13.178 r  sm/D_registers_q[7][5]_i_12/O
                         net (fo=4, routed)           0.716    13.894    sm/D_registers_q[7][5]_i_12_n_0
    SLICE_X46Y61         LUT6 (Prop_lut6_I0_O)        0.348    14.242 r  sm/D_registers_q[7][5]_i_8/O
                         net (fo=4, routed)           0.977    15.219    sm/D_registers_q[7][5]_i_8_n_0
    SLICE_X45Y61         LUT5 (Prop_lut5_I0_O)        0.152    15.371 r  sm/D_registers_q[7][7]_i_8/O
                         net (fo=4, routed)           0.709    16.080    sm/D_registers_q[7][7]_i_8_n_0
    SLICE_X45Y62         LUT5 (Prop_lut5_I0_O)        0.358    16.438 r  sm/D_registers_q[7][8]_i_9/O
                         net (fo=4, routed)           0.599    17.037    sm/D_registers_q[7][8]_i_9_n_0
    SLICE_X46Y62         LUT5 (Prop_lut5_I0_O)        0.326    17.363 r  sm/D_registers_q[7][10]_i_10/O
                         net (fo=3, routed)           0.441    17.804    sm/D_registers_q[7][10]_i_10_n_0
    SLICE_X46Y63         LUT6 (Prop_lut6_I3_O)        0.124    17.928 r  sm/D_registers_q[7][0]_i_113/O
                         net (fo=1, routed)           0.282    18.210    sm/D_registers_q[7][0]_i_113_n_0
    SLICE_X46Y63         LUT6 (Prop_lut6_I2_O)        0.124    18.334 r  sm/D_registers_q[7][0]_i_111/O
                         net (fo=1, routed)           0.430    18.764    sm/D_registers_q[7][0]_i_111_n_0
    SLICE_X45Y65         LUT6 (Prop_lut6_I2_O)        0.124    18.888 r  sm/D_registers_q[7][0]_i_109/O
                         net (fo=1, routed)           0.421    19.309    sm/D_registers_q[7][0]_i_109_n_0
    SLICE_X44Y66         LUT6 (Prop_lut6_I2_O)        0.124    19.433 r  sm/D_registers_q[7][0]_i_92/O
                         net (fo=1, routed)           0.556    19.989    sm/D_registers_q[7][0]_i_92_n_0
    SLICE_X44Y68         LUT6 (Prop_lut6_I2_O)        0.124    20.113 r  sm/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.524    20.637    sm/D_registers_q[7][0]_i_71_n_0
    SLICE_X48Y68         LUT6 (Prop_lut6_I2_O)        0.124    20.761 r  sm/D_registers_q[7][0]_i_47/O
                         net (fo=2, routed)           0.292    21.053    sm/D_registers_q[7][0]_i_47_n_0
    SLICE_X48Y68         LUT6 (Prop_lut6_I2_O)        0.124    21.177 r  sm/D_registers_q[7][0]_i_24/O
                         net (fo=1, routed)           0.715    21.892    sm/D_registers_q[7][0]_i_24_n_0
    SLICE_X50Y68         LUT6 (Prop_lut6_I2_O)        0.124    22.016 f  sm/D_registers_q[7][0]_i_12/O
                         net (fo=1, routed)           0.590    22.606    sm/D_registers_q[7][0]_i_12_n_0
    SLICE_X50Y67         LUT6 (Prop_lut6_I2_O)        0.124    22.730 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=3, routed)           0.461    23.191    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X50Y63         LUT6 (Prop_lut6_I1_O)        0.124    23.315 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=16, routed)          1.167    24.482    sm/M_alum_out[0]
    SLICE_X44Y48         LUT6 (Prop_lut6_I4_O)        0.124    24.606 r  sm/ram_reg_i_43/O
                         net (fo=2, routed)           0.905    25.511    sm/brams/override_address[0]
    SLICE_X48Y48         LUT4 (Prop_lut4_I0_O)        0.124    25.635 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.734    26.369    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y20         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     33.333    33.333 r  
    N14                                               0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    34.779 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    36.647    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         1.483    38.221    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y20         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    38.478    
                         clock uncertainty           -0.035    38.443    
    RAMB18_X1Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566    37.877    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         37.877    
                         arrival time                         -26.369    
  -------------------------------------------------------------------
                         slack                                 11.508    

Slack (MET) :             11.655ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            sm/D_states_q_reg[3]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_0 rise@33.333ns - clk_0 rise@0.000ns)
  Data Path Delay:        21.557ns  (logic 4.910ns (22.777%)  route 16.647ns (77.223%))
  Logic Levels:           23  (LUT4=1 LUT5=5 LUT6=16 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 38.180 - 33.333 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         1.560     5.144    sm/clk_IBUF_BUFG
    SLICE_X57Y50         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y50         FDRE (Prop_fdre_C_Q)         0.419     5.563 f  sm/D_states_q_reg[6]_rep/Q
                         net (fo=113, routed)         2.460     8.023    sm/D_states_q_reg[6]_rep_n_0
    SLICE_X42Y53         LUT4 (Prop_lut4_I1_O)        0.325     8.348 f  sm/D_rgb_data_0_q[2]_i_14/O
                         net (fo=3, routed)           0.651     8.999    sm/D_rgb_data_0_q[2]_i_14_n_0
    SLICE_X42Y54         LUT6 (Prop_lut6_I2_O)        0.328     9.327 f  sm/ram_reg_i_158/O
                         net (fo=1, routed)           0.453     9.780    sm/ram_reg_i_158_n_0
    SLICE_X42Y56         LUT6 (Prop_lut6_I5_O)        0.124     9.904 r  sm/ram_reg_i_128/O
                         net (fo=38, routed)          1.200    11.104    sm/M_sm_ra2[1]
    SLICE_X45Y60         LUT6 (Prop_lut6_I2_O)        0.124    11.228 r  sm/D_registers_q[7][1]_i_7/O
                         net (fo=1, routed)           0.000    11.228    sm/D_registers_q[7][1]_i_7_n_0
    SLICE_X45Y60         MUXF7 (Prop_muxf7_I1_O)      0.217    11.445 r  sm/D_registers_q_reg[7][1]_i_4/O
                         net (fo=80, routed)          1.406    12.851    sm/D_states_q_reg[6]_rep__0_0[1]
    SLICE_X50Y62         LUT5 (Prop_lut5_I0_O)        0.327    13.178 r  sm/D_registers_q[7][5]_i_12/O
                         net (fo=4, routed)           0.716    13.894    sm/D_registers_q[7][5]_i_12_n_0
    SLICE_X46Y61         LUT6 (Prop_lut6_I0_O)        0.348    14.242 r  sm/D_registers_q[7][5]_i_8/O
                         net (fo=4, routed)           0.977    15.219    sm/D_registers_q[7][5]_i_8_n_0
    SLICE_X45Y61         LUT5 (Prop_lut5_I0_O)        0.152    15.371 r  sm/D_registers_q[7][7]_i_8/O
                         net (fo=4, routed)           0.709    16.080    sm/D_registers_q[7][7]_i_8_n_0
    SLICE_X45Y62         LUT5 (Prop_lut5_I0_O)        0.358    16.438 r  sm/D_registers_q[7][8]_i_9/O
                         net (fo=4, routed)           0.599    17.037    sm/D_registers_q[7][8]_i_9_n_0
    SLICE_X46Y62         LUT5 (Prop_lut5_I0_O)        0.326    17.363 r  sm/D_registers_q[7][10]_i_10/O
                         net (fo=3, routed)           0.441    17.804    sm/D_registers_q[7][10]_i_10_n_0
    SLICE_X46Y63         LUT6 (Prop_lut6_I3_O)        0.124    17.928 f  sm/D_registers_q[7][0]_i_113/O
                         net (fo=1, routed)           0.282    18.210    sm/D_registers_q[7][0]_i_113_n_0
    SLICE_X46Y63         LUT6 (Prop_lut6_I2_O)        0.124    18.334 f  sm/D_registers_q[7][0]_i_111/O
                         net (fo=1, routed)           0.430    18.764    sm/D_registers_q[7][0]_i_111_n_0
    SLICE_X45Y65         LUT6 (Prop_lut6_I2_O)        0.124    18.888 f  sm/D_registers_q[7][0]_i_109/O
                         net (fo=1, routed)           0.421    19.309    sm/D_registers_q[7][0]_i_109_n_0
    SLICE_X44Y66         LUT6 (Prop_lut6_I2_O)        0.124    19.433 f  sm/D_registers_q[7][0]_i_92/O
                         net (fo=1, routed)           0.556    19.989    sm/D_registers_q[7][0]_i_92_n_0
    SLICE_X44Y68         LUT6 (Prop_lut6_I2_O)        0.124    20.113 f  sm/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.524    20.637    sm/D_registers_q[7][0]_i_71_n_0
    SLICE_X48Y68         LUT6 (Prop_lut6_I2_O)        0.124    20.761 f  sm/D_registers_q[7][0]_i_47/O
                         net (fo=2, routed)           0.292    21.053    sm/D_registers_q[7][0]_i_47_n_0
    SLICE_X48Y68         LUT6 (Prop_lut6_I2_O)        0.124    21.177 f  sm/D_registers_q[7][0]_i_24/O
                         net (fo=1, routed)           0.715    21.892    sm/D_registers_q[7][0]_i_24_n_0
    SLICE_X50Y68         LUT6 (Prop_lut6_I2_O)        0.124    22.016 r  sm/D_registers_q[7][0]_i_12/O
                         net (fo=1, routed)           0.590    22.606    sm/D_registers_q[7][0]_i_12_n_0
    SLICE_X50Y67         LUT6 (Prop_lut6_I2_O)        0.124    22.730 r  sm/D_registers_q[7][0]_i_5/O
                         net (fo=3, routed)           0.461    23.191    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X50Y63         LUT6 (Prop_lut6_I1_O)        0.124    23.315 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=16, routed)          0.832    24.147    sm/M_alum_out[0]
    SLICE_X52Y53         LUT6 (Prop_lut6_I5_O)        0.124    24.271 f  sm/D_states_q[3]_i_12/O
                         net (fo=1, routed)           0.661    24.932    sm/D_states_q[3]_i_12_n_0
    SLICE_X52Y53         LUT5 (Prop_lut5_I4_O)        0.150    25.082 r  sm/D_states_q[3]_i_3/O
                         net (fo=4, routed)           0.800    25.882    sm/D_states_q[3]_i_3_n_0
    SLICE_X53Y51         LUT6 (Prop_lut6_I1_O)        0.348    26.230 r  sm/D_states_q[3]_rep_i_1/O
                         net (fo=1, routed)           0.471    26.701    sm/D_states_q[3]_rep_i_1_n_0
    SLICE_X53Y51         FDRE                                         r  sm/D_states_q_reg[3]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     33.333    33.333 r  
    N14                                               0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    34.779 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    36.647    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         1.443    38.180    sm/clk_IBUF_BUFG
    SLICE_X53Y51         FDRE                                         r  sm/D_states_q_reg[3]_rep/C
                         clock pessimism              0.258    38.438    
                         clock uncertainty           -0.035    38.403    
    SLICE_X53Y51         FDRE (Setup_fdre_C_D)       -0.047    38.356    sm/D_states_q_reg[3]_rep
  -------------------------------------------------------------------
                         required time                         38.356    
                         arrival time                         -26.701    
  -------------------------------------------------------------------
                         slack                                 11.655    

Slack (MET) :             11.736ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            sm/D_states_q_reg[1]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_0 rise@33.333ns - clk_0 rise@0.000ns)
  Data Path Delay:        21.476ns  (logic 4.660ns (21.699%)  route 16.816ns (78.301%))
  Logic Levels:           23  (LUT4=2 LUT5=4 LUT6=16 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 38.180 - 33.333 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         1.560     5.144    sm/clk_IBUF_BUFG
    SLICE_X57Y50         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y50         FDRE (Prop_fdre_C_Q)         0.419     5.563 f  sm/D_states_q_reg[6]_rep/Q
                         net (fo=113, routed)         2.460     8.023    sm/D_states_q_reg[6]_rep_n_0
    SLICE_X42Y53         LUT4 (Prop_lut4_I1_O)        0.325     8.348 f  sm/D_rgb_data_0_q[2]_i_14/O
                         net (fo=3, routed)           0.651     8.999    sm/D_rgb_data_0_q[2]_i_14_n_0
    SLICE_X42Y54         LUT6 (Prop_lut6_I2_O)        0.328     9.327 f  sm/ram_reg_i_158/O
                         net (fo=1, routed)           0.453     9.780    sm/ram_reg_i_158_n_0
    SLICE_X42Y56         LUT6 (Prop_lut6_I5_O)        0.124     9.904 r  sm/ram_reg_i_128/O
                         net (fo=38, routed)          1.200    11.104    sm/M_sm_ra2[1]
    SLICE_X45Y60         LUT6 (Prop_lut6_I2_O)        0.124    11.228 r  sm/D_registers_q[7][1]_i_7/O
                         net (fo=1, routed)           0.000    11.228    sm/D_registers_q[7][1]_i_7_n_0
    SLICE_X45Y60         MUXF7 (Prop_muxf7_I1_O)      0.217    11.445 r  sm/D_registers_q_reg[7][1]_i_4/O
                         net (fo=80, routed)          1.406    12.851    sm/D_states_q_reg[6]_rep__0_0[1]
    SLICE_X50Y62         LUT5 (Prop_lut5_I0_O)        0.327    13.178 r  sm/D_registers_q[7][5]_i_12/O
                         net (fo=4, routed)           0.716    13.894    sm/D_registers_q[7][5]_i_12_n_0
    SLICE_X46Y61         LUT6 (Prop_lut6_I0_O)        0.348    14.242 r  sm/D_registers_q[7][5]_i_8/O
                         net (fo=4, routed)           0.977    15.219    sm/D_registers_q[7][5]_i_8_n_0
    SLICE_X45Y61         LUT5 (Prop_lut5_I0_O)        0.152    15.371 r  sm/D_registers_q[7][7]_i_8/O
                         net (fo=4, routed)           0.709    16.080    sm/D_registers_q[7][7]_i_8_n_0
    SLICE_X45Y62         LUT5 (Prop_lut5_I0_O)        0.358    16.438 r  sm/D_registers_q[7][8]_i_9/O
                         net (fo=4, routed)           0.599    17.037    sm/D_registers_q[7][8]_i_9_n_0
    SLICE_X46Y62         LUT5 (Prop_lut5_I0_O)        0.326    17.363 r  sm/D_registers_q[7][10]_i_10/O
                         net (fo=3, routed)           0.441    17.804    sm/D_registers_q[7][10]_i_10_n_0
    SLICE_X46Y63         LUT6 (Prop_lut6_I3_O)        0.124    17.928 r  sm/D_registers_q[7][0]_i_113/O
                         net (fo=1, routed)           0.282    18.210    sm/D_registers_q[7][0]_i_113_n_0
    SLICE_X46Y63         LUT6 (Prop_lut6_I2_O)        0.124    18.334 r  sm/D_registers_q[7][0]_i_111/O
                         net (fo=1, routed)           0.430    18.764    sm/D_registers_q[7][0]_i_111_n_0
    SLICE_X45Y65         LUT6 (Prop_lut6_I2_O)        0.124    18.888 r  sm/D_registers_q[7][0]_i_109/O
                         net (fo=1, routed)           0.421    19.309    sm/D_registers_q[7][0]_i_109_n_0
    SLICE_X44Y66         LUT6 (Prop_lut6_I2_O)        0.124    19.433 r  sm/D_registers_q[7][0]_i_92/O
                         net (fo=1, routed)           0.556    19.989    sm/D_registers_q[7][0]_i_92_n_0
    SLICE_X44Y68         LUT6 (Prop_lut6_I2_O)        0.124    20.113 r  sm/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.524    20.637    sm/D_registers_q[7][0]_i_71_n_0
    SLICE_X48Y68         LUT6 (Prop_lut6_I2_O)        0.124    20.761 r  sm/D_registers_q[7][0]_i_47/O
                         net (fo=2, routed)           0.292    21.053    sm/D_registers_q[7][0]_i_47_n_0
    SLICE_X48Y68         LUT6 (Prop_lut6_I2_O)        0.124    21.177 r  sm/D_registers_q[7][0]_i_24/O
                         net (fo=1, routed)           0.715    21.892    sm/D_registers_q[7][0]_i_24_n_0
    SLICE_X50Y68         LUT6 (Prop_lut6_I2_O)        0.124    22.016 f  sm/D_registers_q[7][0]_i_12/O
                         net (fo=1, routed)           0.590    22.606    sm/D_registers_q[7][0]_i_12_n_0
    SLICE_X50Y67         LUT6 (Prop_lut6_I2_O)        0.124    22.730 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=3, routed)           0.461    23.191    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X50Y63         LUT6 (Prop_lut6_I1_O)        0.124    23.315 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=16, routed)          1.259    24.574    sm/M_alum_out[0]
    SLICE_X56Y52         LUT4 (Prop_lut4_I3_O)        0.124    24.698 f  sm/D_states_q[1]_i_11/O
                         net (fo=1, routed)           0.432    25.130    sm/D_states_q[1]_i_11_n_0
    SLICE_X54Y51         LUT6 (Prop_lut6_I3_O)        0.124    25.254 r  sm/D_states_q[1]_i_3/O
                         net (fo=4, routed)           0.861    26.115    sm/D_states_q[1]_i_3_n_0
    SLICE_X55Y50         LUT6 (Prop_lut6_I2_O)        0.124    26.239 r  sm/D_states_q[1]_rep_i_1/O
                         net (fo=1, routed)           0.380    26.620    sm/D_states_q[1]_rep_i_1_n_0
    SLICE_X55Y50         FDSE                                         r  sm/D_states_q_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     33.333    33.333 r  
    N14                                               0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    34.779 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    36.647    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         1.443    38.180    sm/clk_IBUF_BUFG
    SLICE_X55Y50         FDSE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.258    38.438    
                         clock uncertainty           -0.035    38.403    
    SLICE_X55Y50         FDSE (Setup_fdse_C_D)       -0.047    38.356    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         38.356    
                         arrival time                         -26.620    
  -------------------------------------------------------------------
                         slack                                 11.736    

Slack (MET) :             11.800ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            sm/D_states_q_reg[1]_rep__0/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_0 rise@33.333ns - clk_0 rise@0.000ns)
  Data Path Delay:        21.186ns  (logic 4.399ns (20.764%)  route 16.787ns (79.236%))
  Logic Levels:           23  (LUT4=2 LUT5=5 LUT6=15 MUXF7=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 38.191 - 33.333 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         1.560     5.144    sm/clk_IBUF_BUFG
    SLICE_X57Y50         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y50         FDRE (Prop_fdre_C_Q)         0.419     5.563 f  sm/D_states_q_reg[6]_rep/Q
                         net (fo=113, routed)         2.460     8.023    sm/D_states_q_reg[6]_rep_n_0
    SLICE_X42Y53         LUT4 (Prop_lut4_I1_O)        0.325     8.348 f  sm/D_rgb_data_0_q[2]_i_14/O
                         net (fo=3, routed)           0.651     8.999    sm/D_rgb_data_0_q[2]_i_14_n_0
    SLICE_X42Y54         LUT6 (Prop_lut6_I2_O)        0.328     9.327 f  sm/ram_reg_i_158/O
                         net (fo=1, routed)           0.453     9.780    sm/ram_reg_i_158_n_0
    SLICE_X42Y56         LUT6 (Prop_lut6_I5_O)        0.124     9.904 r  sm/ram_reg_i_128/O
                         net (fo=38, routed)          1.200    11.104    sm/M_sm_ra2[1]
    SLICE_X45Y60         LUT6 (Prop_lut6_I2_O)        0.124    11.228 r  sm/D_registers_q[7][1]_i_7/O
                         net (fo=1, routed)           0.000    11.228    sm/D_registers_q[7][1]_i_7_n_0
    SLICE_X45Y60         MUXF7 (Prop_muxf7_I1_O)      0.217    11.445 r  sm/D_registers_q_reg[7][1]_i_4/O
                         net (fo=80, routed)          1.406    12.851    sm/D_states_q_reg[6]_rep__0_0[1]
    SLICE_X50Y62         LUT5 (Prop_lut5_I0_O)        0.327    13.178 r  sm/D_registers_q[7][5]_i_12/O
                         net (fo=4, routed)           0.744    13.922    sm/D_registers_q[7][5]_i_12_n_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I5_O)        0.348    14.270 f  sm/D_registers_q[7][12]_i_18/O
                         net (fo=1, routed)           0.640    14.910    L_reg/D_registers_q[7][19]_i_24_1
    SLICE_X45Y61         LUT6 (Prop_lut6_I1_O)        0.124    15.034 r  L_reg/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.309    15.343    L_reg/D_registers_q[7][12]_i_16_n_0
    SLICE_X44Y62         LUT6 (Prop_lut6_I5_O)        0.124    15.467 f  L_reg/D_registers_q[7][19]_i_24/O
                         net (fo=1, routed)           0.420    15.887    sm/D_registers_q[7][22]_i_27_0
    SLICE_X44Y63         LUT6 (Prop_lut6_I1_O)        0.124    16.011 r  sm/D_registers_q[7][19]_i_22/O
                         net (fo=2, routed)           0.169    16.180    sm/D_registers_q[7][19]_i_22_n_0
    SLICE_X44Y63         LUT6 (Prop_lut6_I5_O)        0.124    16.304 f  sm/D_registers_q[7][22]_i_27/O
                         net (fo=1, routed)           0.491    16.795    sm/D_registers_q[7][22]_i_27_n_0
    SLICE_X44Y64         LUT6 (Prop_lut6_I1_O)        0.124    16.919 r  sm/D_registers_q[7][22]_i_25/O
                         net (fo=2, routed)           0.597    17.515    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X44Y68         LUT5 (Prop_lut5_I0_O)        0.124    17.639 r  sm/D_registers_q[7][22]_i_22/O
                         net (fo=1, routed)           0.537    18.176    sm/D_registers_q[7][22]_i_22_n_0
    SLICE_X44Y68         LUT6 (Prop_lut6_I2_O)        0.124    18.300 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.643    18.944    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X48Y68         LUT5 (Prop_lut5_I0_O)        0.119    19.063 r  sm/D_registers_q[7][23]_i_12/O
                         net (fo=5, routed)           0.606    19.668    sm/D_registers_q[7][23]_i_12_n_0
    SLICE_X51Y68         LUT5 (Prop_lut5_I2_O)        0.332    20.000 r  sm/D_registers_q[7][24]_i_11/O
                         net (fo=1, routed)           0.309    20.309    sm/D_registers_q[7][24]_i_11_n_0
    SLICE_X52Y67         LUT6 (Prop_lut6_I4_O)        0.124    20.433 f  sm/D_registers_q[7][24]_i_5/O
                         net (fo=1, routed)           0.469    20.902    sm/D_registers_q[7][24]_i_5_n_0
    SLICE_X48Y67         LUT6 (Prop_lut6_I5_O)        0.124    21.026 f  sm/D_registers_q[7][24]_i_2/O
                         net (fo=2, routed)           0.703    21.729    sm/M_alum_out[24]
    SLICE_X43Y64         LUT4 (Prop_lut4_I0_O)        0.124    21.853 f  sm/D_states_q[7]_i_58/O
                         net (fo=1, routed)           0.647    22.500    sm/D_states_q[7]_i_58_n_0
    SLICE_X45Y64         LUT5 (Prop_lut5_I1_O)        0.124    22.624 r  sm/D_states_q[7]_i_39/O
                         net (fo=3, routed)           1.033    23.657    sm/D_states_q[7]_i_39_n_0
    SLICE_X50Y64         LUT6 (Prop_lut6_I0_O)        0.124    23.781 r  sm/D_states_q[7]_i_19/O
                         net (fo=2, routed)           0.663    24.444    sm/D_states_q[7]_i_19_n_0
    SLICE_X50Y56         LUT6 (Prop_lut6_I5_O)        0.124    24.568 r  sm/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.815    25.383    sm/accel_edge/D_states_q_reg[3]_rep__1_0
    SLICE_X50Y54         LUT6 (Prop_lut6_I2_O)        0.124    25.507 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=24, routed)          0.823    26.330    sm/accel_edge_n_0
    SLICE_X55Y49         FDSE                                         r  sm/D_states_q_reg[1]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     33.333    33.333 r  
    N14                                               0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    34.779 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    36.647    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         1.453    38.191    sm/clk_IBUF_BUFG
    SLICE_X55Y49         FDSE                                         r  sm/D_states_q_reg[1]_rep__0/C
                         clock pessimism              0.179    38.370    
                         clock uncertainty           -0.035    38.335    
    SLICE_X55Y49         FDSE (Setup_fdse_C_CE)      -0.205    38.130    sm/D_states_q_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         38.130    
                         arrival time                         -26.330    
  -------------------------------------------------------------------
                         slack                                 11.800    

Slack (MET) :             11.800ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            sm/D_states_q_reg[1]_rep__1/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_0 rise@33.333ns - clk_0 rise@0.000ns)
  Data Path Delay:        21.186ns  (logic 4.399ns (20.764%)  route 16.787ns (79.236%))
  Logic Levels:           23  (LUT4=2 LUT5=5 LUT6=15 MUXF7=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 38.191 - 33.333 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         1.560     5.144    sm/clk_IBUF_BUFG
    SLICE_X57Y50         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y50         FDRE (Prop_fdre_C_Q)         0.419     5.563 f  sm/D_states_q_reg[6]_rep/Q
                         net (fo=113, routed)         2.460     8.023    sm/D_states_q_reg[6]_rep_n_0
    SLICE_X42Y53         LUT4 (Prop_lut4_I1_O)        0.325     8.348 f  sm/D_rgb_data_0_q[2]_i_14/O
                         net (fo=3, routed)           0.651     8.999    sm/D_rgb_data_0_q[2]_i_14_n_0
    SLICE_X42Y54         LUT6 (Prop_lut6_I2_O)        0.328     9.327 f  sm/ram_reg_i_158/O
                         net (fo=1, routed)           0.453     9.780    sm/ram_reg_i_158_n_0
    SLICE_X42Y56         LUT6 (Prop_lut6_I5_O)        0.124     9.904 r  sm/ram_reg_i_128/O
                         net (fo=38, routed)          1.200    11.104    sm/M_sm_ra2[1]
    SLICE_X45Y60         LUT6 (Prop_lut6_I2_O)        0.124    11.228 r  sm/D_registers_q[7][1]_i_7/O
                         net (fo=1, routed)           0.000    11.228    sm/D_registers_q[7][1]_i_7_n_0
    SLICE_X45Y60         MUXF7 (Prop_muxf7_I1_O)      0.217    11.445 r  sm/D_registers_q_reg[7][1]_i_4/O
                         net (fo=80, routed)          1.406    12.851    sm/D_states_q_reg[6]_rep__0_0[1]
    SLICE_X50Y62         LUT5 (Prop_lut5_I0_O)        0.327    13.178 r  sm/D_registers_q[7][5]_i_12/O
                         net (fo=4, routed)           0.744    13.922    sm/D_registers_q[7][5]_i_12_n_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I5_O)        0.348    14.270 f  sm/D_registers_q[7][12]_i_18/O
                         net (fo=1, routed)           0.640    14.910    L_reg/D_registers_q[7][19]_i_24_1
    SLICE_X45Y61         LUT6 (Prop_lut6_I1_O)        0.124    15.034 r  L_reg/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.309    15.343    L_reg/D_registers_q[7][12]_i_16_n_0
    SLICE_X44Y62         LUT6 (Prop_lut6_I5_O)        0.124    15.467 f  L_reg/D_registers_q[7][19]_i_24/O
                         net (fo=1, routed)           0.420    15.887    sm/D_registers_q[7][22]_i_27_0
    SLICE_X44Y63         LUT6 (Prop_lut6_I1_O)        0.124    16.011 r  sm/D_registers_q[7][19]_i_22/O
                         net (fo=2, routed)           0.169    16.180    sm/D_registers_q[7][19]_i_22_n_0
    SLICE_X44Y63         LUT6 (Prop_lut6_I5_O)        0.124    16.304 f  sm/D_registers_q[7][22]_i_27/O
                         net (fo=1, routed)           0.491    16.795    sm/D_registers_q[7][22]_i_27_n_0
    SLICE_X44Y64         LUT6 (Prop_lut6_I1_O)        0.124    16.919 r  sm/D_registers_q[7][22]_i_25/O
                         net (fo=2, routed)           0.597    17.515    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X44Y68         LUT5 (Prop_lut5_I0_O)        0.124    17.639 r  sm/D_registers_q[7][22]_i_22/O
                         net (fo=1, routed)           0.537    18.176    sm/D_registers_q[7][22]_i_22_n_0
    SLICE_X44Y68         LUT6 (Prop_lut6_I2_O)        0.124    18.300 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.643    18.944    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X48Y68         LUT5 (Prop_lut5_I0_O)        0.119    19.063 r  sm/D_registers_q[7][23]_i_12/O
                         net (fo=5, routed)           0.606    19.668    sm/D_registers_q[7][23]_i_12_n_0
    SLICE_X51Y68         LUT5 (Prop_lut5_I2_O)        0.332    20.000 r  sm/D_registers_q[7][24]_i_11/O
                         net (fo=1, routed)           0.309    20.309    sm/D_registers_q[7][24]_i_11_n_0
    SLICE_X52Y67         LUT6 (Prop_lut6_I4_O)        0.124    20.433 f  sm/D_registers_q[7][24]_i_5/O
                         net (fo=1, routed)           0.469    20.902    sm/D_registers_q[7][24]_i_5_n_0
    SLICE_X48Y67         LUT6 (Prop_lut6_I5_O)        0.124    21.026 f  sm/D_registers_q[7][24]_i_2/O
                         net (fo=2, routed)           0.703    21.729    sm/M_alum_out[24]
    SLICE_X43Y64         LUT4 (Prop_lut4_I0_O)        0.124    21.853 f  sm/D_states_q[7]_i_58/O
                         net (fo=1, routed)           0.647    22.500    sm/D_states_q[7]_i_58_n_0
    SLICE_X45Y64         LUT5 (Prop_lut5_I1_O)        0.124    22.624 r  sm/D_states_q[7]_i_39/O
                         net (fo=3, routed)           1.033    23.657    sm/D_states_q[7]_i_39_n_0
    SLICE_X50Y64         LUT6 (Prop_lut6_I0_O)        0.124    23.781 r  sm/D_states_q[7]_i_19/O
                         net (fo=2, routed)           0.663    24.444    sm/D_states_q[7]_i_19_n_0
    SLICE_X50Y56         LUT6 (Prop_lut6_I5_O)        0.124    24.568 r  sm/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.815    25.383    sm/accel_edge/D_states_q_reg[3]_rep__1_0
    SLICE_X50Y54         LUT6 (Prop_lut6_I2_O)        0.124    25.507 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=24, routed)          0.823    26.330    sm/accel_edge_n_0
    SLICE_X55Y49         FDSE                                         r  sm/D_states_q_reg[1]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     33.333    33.333 r  
    N14                                               0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    34.779 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    36.647    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         1.453    38.191    sm/clk_IBUF_BUFG
    SLICE_X55Y49         FDSE                                         r  sm/D_states_q_reg[1]_rep__1/C
                         clock pessimism              0.179    38.370    
                         clock uncertainty           -0.035    38.335    
    SLICE_X55Y49         FDSE (Setup_fdse_C_CE)      -0.205    38.130    sm/D_states_q_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                         38.130    
                         arrival time                         -26.330    
  -------------------------------------------------------------------
                         slack                                 11.800    

Slack (MET) :             11.912ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            sm/D_states_q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_0 rise@33.333ns - clk_0 rise@0.000ns)
  Data Path Delay:        21.181ns  (logic 4.399ns (20.769%)  route 16.782ns (79.231%))
  Logic Levels:           23  (LUT4=2 LUT5=5 LUT6=15 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 38.181 - 33.333 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         1.560     5.144    sm/clk_IBUF_BUFG
    SLICE_X57Y50         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y50         FDRE (Prop_fdre_C_Q)         0.419     5.563 f  sm/D_states_q_reg[6]_rep/Q
                         net (fo=113, routed)         2.460     8.023    sm/D_states_q_reg[6]_rep_n_0
    SLICE_X42Y53         LUT4 (Prop_lut4_I1_O)        0.325     8.348 f  sm/D_rgb_data_0_q[2]_i_14/O
                         net (fo=3, routed)           0.651     8.999    sm/D_rgb_data_0_q[2]_i_14_n_0
    SLICE_X42Y54         LUT6 (Prop_lut6_I2_O)        0.328     9.327 f  sm/ram_reg_i_158/O
                         net (fo=1, routed)           0.453     9.780    sm/ram_reg_i_158_n_0
    SLICE_X42Y56         LUT6 (Prop_lut6_I5_O)        0.124     9.904 r  sm/ram_reg_i_128/O
                         net (fo=38, routed)          1.200    11.104    sm/M_sm_ra2[1]
    SLICE_X45Y60         LUT6 (Prop_lut6_I2_O)        0.124    11.228 r  sm/D_registers_q[7][1]_i_7/O
                         net (fo=1, routed)           0.000    11.228    sm/D_registers_q[7][1]_i_7_n_0
    SLICE_X45Y60         MUXF7 (Prop_muxf7_I1_O)      0.217    11.445 r  sm/D_registers_q_reg[7][1]_i_4/O
                         net (fo=80, routed)          1.406    12.851    sm/D_states_q_reg[6]_rep__0_0[1]
    SLICE_X50Y62         LUT5 (Prop_lut5_I0_O)        0.327    13.178 r  sm/D_registers_q[7][5]_i_12/O
                         net (fo=4, routed)           0.744    13.922    sm/D_registers_q[7][5]_i_12_n_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I5_O)        0.348    14.270 f  sm/D_registers_q[7][12]_i_18/O
                         net (fo=1, routed)           0.640    14.910    L_reg/D_registers_q[7][19]_i_24_1
    SLICE_X45Y61         LUT6 (Prop_lut6_I1_O)        0.124    15.034 r  L_reg/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.309    15.343    L_reg/D_registers_q[7][12]_i_16_n_0
    SLICE_X44Y62         LUT6 (Prop_lut6_I5_O)        0.124    15.467 f  L_reg/D_registers_q[7][19]_i_24/O
                         net (fo=1, routed)           0.420    15.887    sm/D_registers_q[7][22]_i_27_0
    SLICE_X44Y63         LUT6 (Prop_lut6_I1_O)        0.124    16.011 r  sm/D_registers_q[7][19]_i_22/O
                         net (fo=2, routed)           0.169    16.180    sm/D_registers_q[7][19]_i_22_n_0
    SLICE_X44Y63         LUT6 (Prop_lut6_I5_O)        0.124    16.304 f  sm/D_registers_q[7][22]_i_27/O
                         net (fo=1, routed)           0.491    16.795    sm/D_registers_q[7][22]_i_27_n_0
    SLICE_X44Y64         LUT6 (Prop_lut6_I1_O)        0.124    16.919 r  sm/D_registers_q[7][22]_i_25/O
                         net (fo=2, routed)           0.597    17.515    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X44Y68         LUT5 (Prop_lut5_I0_O)        0.124    17.639 r  sm/D_registers_q[7][22]_i_22/O
                         net (fo=1, routed)           0.537    18.176    sm/D_registers_q[7][22]_i_22_n_0
    SLICE_X44Y68         LUT6 (Prop_lut6_I2_O)        0.124    18.300 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.643    18.944    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X48Y68         LUT5 (Prop_lut5_I0_O)        0.119    19.063 r  sm/D_registers_q[7][23]_i_12/O
                         net (fo=5, routed)           0.606    19.668    sm/D_registers_q[7][23]_i_12_n_0
    SLICE_X51Y68         LUT5 (Prop_lut5_I2_O)        0.332    20.000 r  sm/D_registers_q[7][24]_i_11/O
                         net (fo=1, routed)           0.309    20.309    sm/D_registers_q[7][24]_i_11_n_0
    SLICE_X52Y67         LUT6 (Prop_lut6_I4_O)        0.124    20.433 f  sm/D_registers_q[7][24]_i_5/O
                         net (fo=1, routed)           0.469    20.902    sm/D_registers_q[7][24]_i_5_n_0
    SLICE_X48Y67         LUT6 (Prop_lut6_I5_O)        0.124    21.026 f  sm/D_registers_q[7][24]_i_2/O
                         net (fo=2, routed)           0.703    21.729    sm/M_alum_out[24]
    SLICE_X43Y64         LUT4 (Prop_lut4_I0_O)        0.124    21.853 f  sm/D_states_q[7]_i_58/O
                         net (fo=1, routed)           0.647    22.500    sm/D_states_q[7]_i_58_n_0
    SLICE_X45Y64         LUT5 (Prop_lut5_I1_O)        0.124    22.624 r  sm/D_states_q[7]_i_39/O
                         net (fo=3, routed)           1.033    23.657    sm/D_states_q[7]_i_39_n_0
    SLICE_X50Y64         LUT6 (Prop_lut6_I0_O)        0.124    23.781 r  sm/D_states_q[7]_i_19/O
                         net (fo=2, routed)           0.663    24.444    sm/D_states_q[7]_i_19_n_0
    SLICE_X50Y56         LUT6 (Prop_lut6_I5_O)        0.124    24.568 r  sm/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.815    25.383    sm/accel_edge/D_states_q_reg[3]_rep__1_0
    SLICE_X50Y54         LUT6 (Prop_lut6_I2_O)        0.124    25.507 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=24, routed)          0.817    26.325    sm/accel_edge_n_0
    SLICE_X57Y50         FDRE                                         r  sm/D_states_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     33.333    33.333 r  
    N14                                               0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    34.779 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    36.647    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         1.444    38.181    sm/clk_IBUF_BUFG
    SLICE_X57Y50         FDRE                                         r  sm/D_states_q_reg[6]/C
                         clock pessimism              0.296    38.477    
                         clock uncertainty           -0.035    38.442    
    SLICE_X57Y50         FDRE (Setup_fdre_C_CE)      -0.205    38.237    sm/D_states_q_reg[6]
  -------------------------------------------------------------------
                         required time                         38.237    
                         arrival time                         -26.325    
  -------------------------------------------------------------------
                         slack                                 11.912    

Slack (MET) :             11.912ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            sm/D_states_q_reg[6]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_0 rise@33.333ns - clk_0 rise@0.000ns)
  Data Path Delay:        21.181ns  (logic 4.399ns (20.769%)  route 16.782ns (79.231%))
  Logic Levels:           23  (LUT4=2 LUT5=5 LUT6=15 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 38.181 - 33.333 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         1.560     5.144    sm/clk_IBUF_BUFG
    SLICE_X57Y50         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y50         FDRE (Prop_fdre_C_Q)         0.419     5.563 f  sm/D_states_q_reg[6]_rep/Q
                         net (fo=113, routed)         2.460     8.023    sm/D_states_q_reg[6]_rep_n_0
    SLICE_X42Y53         LUT4 (Prop_lut4_I1_O)        0.325     8.348 f  sm/D_rgb_data_0_q[2]_i_14/O
                         net (fo=3, routed)           0.651     8.999    sm/D_rgb_data_0_q[2]_i_14_n_0
    SLICE_X42Y54         LUT6 (Prop_lut6_I2_O)        0.328     9.327 f  sm/ram_reg_i_158/O
                         net (fo=1, routed)           0.453     9.780    sm/ram_reg_i_158_n_0
    SLICE_X42Y56         LUT6 (Prop_lut6_I5_O)        0.124     9.904 r  sm/ram_reg_i_128/O
                         net (fo=38, routed)          1.200    11.104    sm/M_sm_ra2[1]
    SLICE_X45Y60         LUT6 (Prop_lut6_I2_O)        0.124    11.228 r  sm/D_registers_q[7][1]_i_7/O
                         net (fo=1, routed)           0.000    11.228    sm/D_registers_q[7][1]_i_7_n_0
    SLICE_X45Y60         MUXF7 (Prop_muxf7_I1_O)      0.217    11.445 r  sm/D_registers_q_reg[7][1]_i_4/O
                         net (fo=80, routed)          1.406    12.851    sm/D_states_q_reg[6]_rep__0_0[1]
    SLICE_X50Y62         LUT5 (Prop_lut5_I0_O)        0.327    13.178 r  sm/D_registers_q[7][5]_i_12/O
                         net (fo=4, routed)           0.744    13.922    sm/D_registers_q[7][5]_i_12_n_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I5_O)        0.348    14.270 f  sm/D_registers_q[7][12]_i_18/O
                         net (fo=1, routed)           0.640    14.910    L_reg/D_registers_q[7][19]_i_24_1
    SLICE_X45Y61         LUT6 (Prop_lut6_I1_O)        0.124    15.034 r  L_reg/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.309    15.343    L_reg/D_registers_q[7][12]_i_16_n_0
    SLICE_X44Y62         LUT6 (Prop_lut6_I5_O)        0.124    15.467 f  L_reg/D_registers_q[7][19]_i_24/O
                         net (fo=1, routed)           0.420    15.887    sm/D_registers_q[7][22]_i_27_0
    SLICE_X44Y63         LUT6 (Prop_lut6_I1_O)        0.124    16.011 r  sm/D_registers_q[7][19]_i_22/O
                         net (fo=2, routed)           0.169    16.180    sm/D_registers_q[7][19]_i_22_n_0
    SLICE_X44Y63         LUT6 (Prop_lut6_I5_O)        0.124    16.304 f  sm/D_registers_q[7][22]_i_27/O
                         net (fo=1, routed)           0.491    16.795    sm/D_registers_q[7][22]_i_27_n_0
    SLICE_X44Y64         LUT6 (Prop_lut6_I1_O)        0.124    16.919 r  sm/D_registers_q[7][22]_i_25/O
                         net (fo=2, routed)           0.597    17.515    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X44Y68         LUT5 (Prop_lut5_I0_O)        0.124    17.639 r  sm/D_registers_q[7][22]_i_22/O
                         net (fo=1, routed)           0.537    18.176    sm/D_registers_q[7][22]_i_22_n_0
    SLICE_X44Y68         LUT6 (Prop_lut6_I2_O)        0.124    18.300 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.643    18.944    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X48Y68         LUT5 (Prop_lut5_I0_O)        0.119    19.063 r  sm/D_registers_q[7][23]_i_12/O
                         net (fo=5, routed)           0.606    19.668    sm/D_registers_q[7][23]_i_12_n_0
    SLICE_X51Y68         LUT5 (Prop_lut5_I2_O)        0.332    20.000 r  sm/D_registers_q[7][24]_i_11/O
                         net (fo=1, routed)           0.309    20.309    sm/D_registers_q[7][24]_i_11_n_0
    SLICE_X52Y67         LUT6 (Prop_lut6_I4_O)        0.124    20.433 f  sm/D_registers_q[7][24]_i_5/O
                         net (fo=1, routed)           0.469    20.902    sm/D_registers_q[7][24]_i_5_n_0
    SLICE_X48Y67         LUT6 (Prop_lut6_I5_O)        0.124    21.026 f  sm/D_registers_q[7][24]_i_2/O
                         net (fo=2, routed)           0.703    21.729    sm/M_alum_out[24]
    SLICE_X43Y64         LUT4 (Prop_lut4_I0_O)        0.124    21.853 f  sm/D_states_q[7]_i_58/O
                         net (fo=1, routed)           0.647    22.500    sm/D_states_q[7]_i_58_n_0
    SLICE_X45Y64         LUT5 (Prop_lut5_I1_O)        0.124    22.624 r  sm/D_states_q[7]_i_39/O
                         net (fo=3, routed)           1.033    23.657    sm/D_states_q[7]_i_39_n_0
    SLICE_X50Y64         LUT6 (Prop_lut6_I0_O)        0.124    23.781 r  sm/D_states_q[7]_i_19/O
                         net (fo=2, routed)           0.663    24.444    sm/D_states_q[7]_i_19_n_0
    SLICE_X50Y56         LUT6 (Prop_lut6_I5_O)        0.124    24.568 r  sm/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.815    25.383    sm/accel_edge/D_states_q_reg[3]_rep__1_0
    SLICE_X50Y54         LUT6 (Prop_lut6_I2_O)        0.124    25.507 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=24, routed)          0.817    26.325    sm/accel_edge_n_0
    SLICE_X57Y50         FDRE                                         r  sm/D_states_q_reg[6]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     33.333    33.333 r  
    N14                                               0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    34.779 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    36.647    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         1.444    38.181    sm/clk_IBUF_BUFG
    SLICE_X57Y50         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
                         clock pessimism              0.296    38.477    
                         clock uncertainty           -0.035    38.442    
    SLICE_X57Y50         FDRE (Setup_fdre_C_CE)      -0.205    38.237    sm/D_states_q_reg[6]_rep
  -------------------------------------------------------------------
                         required time                         38.237    
                         arrival time                         -26.325    
  -------------------------------------------------------------------
                         slack                                 11.912    

Slack (MET) :             11.912ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            sm/D_states_q_reg[6]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_0 rise@33.333ns - clk_0 rise@0.000ns)
  Data Path Delay:        21.181ns  (logic 4.399ns (20.769%)  route 16.782ns (79.231%))
  Logic Levels:           23  (LUT4=2 LUT5=5 LUT6=15 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 38.181 - 33.333 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         1.560     5.144    sm/clk_IBUF_BUFG
    SLICE_X57Y50         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y50         FDRE (Prop_fdre_C_Q)         0.419     5.563 f  sm/D_states_q_reg[6]_rep/Q
                         net (fo=113, routed)         2.460     8.023    sm/D_states_q_reg[6]_rep_n_0
    SLICE_X42Y53         LUT4 (Prop_lut4_I1_O)        0.325     8.348 f  sm/D_rgb_data_0_q[2]_i_14/O
                         net (fo=3, routed)           0.651     8.999    sm/D_rgb_data_0_q[2]_i_14_n_0
    SLICE_X42Y54         LUT6 (Prop_lut6_I2_O)        0.328     9.327 f  sm/ram_reg_i_158/O
                         net (fo=1, routed)           0.453     9.780    sm/ram_reg_i_158_n_0
    SLICE_X42Y56         LUT6 (Prop_lut6_I5_O)        0.124     9.904 r  sm/ram_reg_i_128/O
                         net (fo=38, routed)          1.200    11.104    sm/M_sm_ra2[1]
    SLICE_X45Y60         LUT6 (Prop_lut6_I2_O)        0.124    11.228 r  sm/D_registers_q[7][1]_i_7/O
                         net (fo=1, routed)           0.000    11.228    sm/D_registers_q[7][1]_i_7_n_0
    SLICE_X45Y60         MUXF7 (Prop_muxf7_I1_O)      0.217    11.445 r  sm/D_registers_q_reg[7][1]_i_4/O
                         net (fo=80, routed)          1.406    12.851    sm/D_states_q_reg[6]_rep__0_0[1]
    SLICE_X50Y62         LUT5 (Prop_lut5_I0_O)        0.327    13.178 r  sm/D_registers_q[7][5]_i_12/O
                         net (fo=4, routed)           0.744    13.922    sm/D_registers_q[7][5]_i_12_n_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I5_O)        0.348    14.270 f  sm/D_registers_q[7][12]_i_18/O
                         net (fo=1, routed)           0.640    14.910    L_reg/D_registers_q[7][19]_i_24_1
    SLICE_X45Y61         LUT6 (Prop_lut6_I1_O)        0.124    15.034 r  L_reg/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.309    15.343    L_reg/D_registers_q[7][12]_i_16_n_0
    SLICE_X44Y62         LUT6 (Prop_lut6_I5_O)        0.124    15.467 f  L_reg/D_registers_q[7][19]_i_24/O
                         net (fo=1, routed)           0.420    15.887    sm/D_registers_q[7][22]_i_27_0
    SLICE_X44Y63         LUT6 (Prop_lut6_I1_O)        0.124    16.011 r  sm/D_registers_q[7][19]_i_22/O
                         net (fo=2, routed)           0.169    16.180    sm/D_registers_q[7][19]_i_22_n_0
    SLICE_X44Y63         LUT6 (Prop_lut6_I5_O)        0.124    16.304 f  sm/D_registers_q[7][22]_i_27/O
                         net (fo=1, routed)           0.491    16.795    sm/D_registers_q[7][22]_i_27_n_0
    SLICE_X44Y64         LUT6 (Prop_lut6_I1_O)        0.124    16.919 r  sm/D_registers_q[7][22]_i_25/O
                         net (fo=2, routed)           0.597    17.515    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X44Y68         LUT5 (Prop_lut5_I0_O)        0.124    17.639 r  sm/D_registers_q[7][22]_i_22/O
                         net (fo=1, routed)           0.537    18.176    sm/D_registers_q[7][22]_i_22_n_0
    SLICE_X44Y68         LUT6 (Prop_lut6_I2_O)        0.124    18.300 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.643    18.944    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X48Y68         LUT5 (Prop_lut5_I0_O)        0.119    19.063 r  sm/D_registers_q[7][23]_i_12/O
                         net (fo=5, routed)           0.606    19.668    sm/D_registers_q[7][23]_i_12_n_0
    SLICE_X51Y68         LUT5 (Prop_lut5_I2_O)        0.332    20.000 r  sm/D_registers_q[7][24]_i_11/O
                         net (fo=1, routed)           0.309    20.309    sm/D_registers_q[7][24]_i_11_n_0
    SLICE_X52Y67         LUT6 (Prop_lut6_I4_O)        0.124    20.433 f  sm/D_registers_q[7][24]_i_5/O
                         net (fo=1, routed)           0.469    20.902    sm/D_registers_q[7][24]_i_5_n_0
    SLICE_X48Y67         LUT6 (Prop_lut6_I5_O)        0.124    21.026 f  sm/D_registers_q[7][24]_i_2/O
                         net (fo=2, routed)           0.703    21.729    sm/M_alum_out[24]
    SLICE_X43Y64         LUT4 (Prop_lut4_I0_O)        0.124    21.853 f  sm/D_states_q[7]_i_58/O
                         net (fo=1, routed)           0.647    22.500    sm/D_states_q[7]_i_58_n_0
    SLICE_X45Y64         LUT5 (Prop_lut5_I1_O)        0.124    22.624 r  sm/D_states_q[7]_i_39/O
                         net (fo=3, routed)           1.033    23.657    sm/D_states_q[7]_i_39_n_0
    SLICE_X50Y64         LUT6 (Prop_lut6_I0_O)        0.124    23.781 r  sm/D_states_q[7]_i_19/O
                         net (fo=2, routed)           0.663    24.444    sm/D_states_q[7]_i_19_n_0
    SLICE_X50Y56         LUT6 (Prop_lut6_I5_O)        0.124    24.568 r  sm/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.815    25.383    sm/accel_edge/D_states_q_reg[3]_rep__1_0
    SLICE_X50Y54         LUT6 (Prop_lut6_I2_O)        0.124    25.507 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=24, routed)          0.817    26.325    sm/accel_edge_n_0
    SLICE_X57Y50         FDRE                                         r  sm/D_states_q_reg[6]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     33.333    33.333 r  
    N14                                               0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    34.779 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    36.647    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         1.444    38.181    sm/clk_IBUF_BUFG
    SLICE_X57Y50         FDRE                                         r  sm/D_states_q_reg[6]_rep__0/C
                         clock pessimism              0.296    38.477    
                         clock uncertainty           -0.035    38.442    
    SLICE_X57Y50         FDRE (Setup_fdre_C_CE)      -0.205    38.237    sm/D_states_q_reg[6]_rep__0
  -------------------------------------------------------------------
                         required time                         38.237    
                         arrival time                         -26.325    
  -------------------------------------------------------------------
                         slack                                 11.912    

Slack (MET) :             11.916ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            sm/D_states_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_0 rise@33.333ns - clk_0 rise@0.000ns)
  Data Path Delay:        21.203ns  (logic 4.399ns (20.747%)  route 16.804ns (79.252%))
  Logic Levels:           23  (LUT4=2 LUT5=5 LUT6=15 MUXF7=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 38.245 - 33.333 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         1.560     5.144    sm/clk_IBUF_BUFG
    SLICE_X57Y50         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y50         FDRE (Prop_fdre_C_Q)         0.419     5.563 f  sm/D_states_q_reg[6]_rep/Q
                         net (fo=113, routed)         2.460     8.023    sm/D_states_q_reg[6]_rep_n_0
    SLICE_X42Y53         LUT4 (Prop_lut4_I1_O)        0.325     8.348 f  sm/D_rgb_data_0_q[2]_i_14/O
                         net (fo=3, routed)           0.651     8.999    sm/D_rgb_data_0_q[2]_i_14_n_0
    SLICE_X42Y54         LUT6 (Prop_lut6_I2_O)        0.328     9.327 f  sm/ram_reg_i_158/O
                         net (fo=1, routed)           0.453     9.780    sm/ram_reg_i_158_n_0
    SLICE_X42Y56         LUT6 (Prop_lut6_I5_O)        0.124     9.904 r  sm/ram_reg_i_128/O
                         net (fo=38, routed)          1.200    11.104    sm/M_sm_ra2[1]
    SLICE_X45Y60         LUT6 (Prop_lut6_I2_O)        0.124    11.228 r  sm/D_registers_q[7][1]_i_7/O
                         net (fo=1, routed)           0.000    11.228    sm/D_registers_q[7][1]_i_7_n_0
    SLICE_X45Y60         MUXF7 (Prop_muxf7_I1_O)      0.217    11.445 r  sm/D_registers_q_reg[7][1]_i_4/O
                         net (fo=80, routed)          1.406    12.851    sm/D_states_q_reg[6]_rep__0_0[1]
    SLICE_X50Y62         LUT5 (Prop_lut5_I0_O)        0.327    13.178 r  sm/D_registers_q[7][5]_i_12/O
                         net (fo=4, routed)           0.744    13.922    sm/D_registers_q[7][5]_i_12_n_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I5_O)        0.348    14.270 f  sm/D_registers_q[7][12]_i_18/O
                         net (fo=1, routed)           0.640    14.910    L_reg/D_registers_q[7][19]_i_24_1
    SLICE_X45Y61         LUT6 (Prop_lut6_I1_O)        0.124    15.034 r  L_reg/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.309    15.343    L_reg/D_registers_q[7][12]_i_16_n_0
    SLICE_X44Y62         LUT6 (Prop_lut6_I5_O)        0.124    15.467 f  L_reg/D_registers_q[7][19]_i_24/O
                         net (fo=1, routed)           0.420    15.887    sm/D_registers_q[7][22]_i_27_0
    SLICE_X44Y63         LUT6 (Prop_lut6_I1_O)        0.124    16.011 r  sm/D_registers_q[7][19]_i_22/O
                         net (fo=2, routed)           0.169    16.180    sm/D_registers_q[7][19]_i_22_n_0
    SLICE_X44Y63         LUT6 (Prop_lut6_I5_O)        0.124    16.304 f  sm/D_registers_q[7][22]_i_27/O
                         net (fo=1, routed)           0.491    16.795    sm/D_registers_q[7][22]_i_27_n_0
    SLICE_X44Y64         LUT6 (Prop_lut6_I1_O)        0.124    16.919 r  sm/D_registers_q[7][22]_i_25/O
                         net (fo=2, routed)           0.597    17.515    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X44Y68         LUT5 (Prop_lut5_I0_O)        0.124    17.639 r  sm/D_registers_q[7][22]_i_22/O
                         net (fo=1, routed)           0.537    18.176    sm/D_registers_q[7][22]_i_22_n_0
    SLICE_X44Y68         LUT6 (Prop_lut6_I2_O)        0.124    18.300 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.643    18.944    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X48Y68         LUT5 (Prop_lut5_I0_O)        0.119    19.063 r  sm/D_registers_q[7][23]_i_12/O
                         net (fo=5, routed)           0.606    19.668    sm/D_registers_q[7][23]_i_12_n_0
    SLICE_X51Y68         LUT5 (Prop_lut5_I2_O)        0.332    20.000 r  sm/D_registers_q[7][24]_i_11/O
                         net (fo=1, routed)           0.309    20.309    sm/D_registers_q[7][24]_i_11_n_0
    SLICE_X52Y67         LUT6 (Prop_lut6_I4_O)        0.124    20.433 f  sm/D_registers_q[7][24]_i_5/O
                         net (fo=1, routed)           0.469    20.902    sm/D_registers_q[7][24]_i_5_n_0
    SLICE_X48Y67         LUT6 (Prop_lut6_I5_O)        0.124    21.026 f  sm/D_registers_q[7][24]_i_2/O
                         net (fo=2, routed)           0.703    21.729    sm/M_alum_out[24]
    SLICE_X43Y64         LUT4 (Prop_lut4_I0_O)        0.124    21.853 f  sm/D_states_q[7]_i_58/O
                         net (fo=1, routed)           0.647    22.500    sm/D_states_q[7]_i_58_n_0
    SLICE_X45Y64         LUT5 (Prop_lut5_I1_O)        0.124    22.624 r  sm/D_states_q[7]_i_39/O
                         net (fo=3, routed)           1.033    23.657    sm/D_states_q[7]_i_39_n_0
    SLICE_X50Y64         LUT6 (Prop_lut6_I0_O)        0.124    23.781 r  sm/D_states_q[7]_i_19/O
                         net (fo=2, routed)           0.663    24.444    sm/D_states_q[7]_i_19_n_0
    SLICE_X50Y56         LUT6 (Prop_lut6_I5_O)        0.124    24.568 r  sm/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.815    25.383    sm/accel_edge/D_states_q_reg[3]_rep__1_0
    SLICE_X50Y54         LUT6 (Prop_lut6_I2_O)        0.124    25.507 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=24, routed)          0.839    26.347    sm/accel_edge_n_0
    SLICE_X59Y54         FDRE                                         r  sm/D_states_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     33.333    33.333 r  
    N14                                               0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    34.779 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    36.647    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         1.508    38.245    sm/clk_IBUF_BUFG
    SLICE_X59Y54         FDRE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.258    38.503    
                         clock uncertainty           -0.035    38.468    
    SLICE_X59Y54         FDRE (Setup_fdre_C_CE)      -0.205    38.263    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                         38.263    
                         arrival time                         -26.347    
  -------------------------------------------------------------------
                         slack                                 11.916    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            sm/D_debug_dff_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.209ns (46.738%)  route 0.238ns (53.262%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         0.565     1.509    sm/clk_IBUF_BUFG
    SLICE_X54Y50         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDSE (Prop_fdse_C_Q)         0.164     1.673 f  sm/D_states_q_reg[7]/Q
                         net (fo=8, routed)           0.238     1.911    sm/D_states_q[7]
    SLICE_X51Y49         LUT6 (Prop_lut6_I4_O)        0.045     1.956 r  sm/D_debug_dff_q[6]_i_1/O
                         net (fo=1, routed)           0.000     1.956    sm/D_debug_dff_d[6]
    SLICE_X51Y49         FDRE                                         r  sm/D_debug_dff_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         0.838     2.028    sm/clk_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  sm/D_debug_dff_q_reg[6]/C
                         clock pessimism             -0.246     1.782    
    SLICE_X51Y49         FDRE (Hold_fdre_C_D)         0.091     1.873    sm/D_debug_dff_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.164ns (37.756%)  route 0.270ns (62.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         0.563     1.507    sr2/clk_IBUF_BUFG
    SLICE_X54Y57         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=9, routed)           0.270     1.941    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X56Y56         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         0.834     2.024    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y56         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.545    
    SLICE_X56Y56         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.854    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.164ns (37.756%)  route 0.270ns (62.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         0.563     1.507    sr2/clk_IBUF_BUFG
    SLICE_X54Y57         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=9, routed)           0.270     1.941    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X56Y56         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         0.834     2.024    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y56         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.545    
    SLICE_X56Y56         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.854    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.164ns (37.756%)  route 0.270ns (62.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         0.563     1.507    sr2/clk_IBUF_BUFG
    SLICE_X54Y57         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=9, routed)           0.270     1.941    sr2/ram/mem_reg_0_3_1_1/A1
    SLICE_X56Y56         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         0.834     2.024    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y56         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.480     1.545    
    SLICE_X56Y56         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.854    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.164ns (37.756%)  route 0.270ns (62.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         0.563     1.507    sr2/clk_IBUF_BUFG
    SLICE_X54Y57         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=9, routed)           0.270     1.941    sr2/ram/mem_reg_0_3_1_1/A1
    SLICE_X56Y56         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         0.834     2.024    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y56         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.480     1.545    
    SLICE_X56Y56         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.854    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 gamecounter/D_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            gamecounter/D_ctr_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         0.595     1.539    gamecounter/clk_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  gamecounter/D_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  gamecounter/D_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.120     1.800    gamecounter/D_ctr_q_reg[19]
    SLICE_X61Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.960 r  gamecounter/D_ctr_q_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.961    gamecounter/D_ctr_q_reg[16]_i_1__2_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.015 r  gamecounter/D_ctr_q_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.015    gamecounter/D_ctr_q_reg[20]_i_1_n_7
    SLICE_X61Y50         FDRE                                         r  gamecounter/D_ctr_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         0.863     2.052    gamecounter/clk_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  gamecounter/D_ctr_q_reg[20]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X61Y50         FDRE (Hold_fdre_C_D)         0.105     1.912    gamecounter/D_ctr_q_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1741760279[1].cond_butt_sel_desel/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            forLoop_idx_0_1741760279[1].cond_butt_sel_desel/D_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.373ns (72.989%)  route 0.138ns (27.011%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         0.596     1.540    forLoop_idx_0_1741760279[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  forLoop_idx_0_1741760279[1].cond_butt_sel_desel/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  forLoop_idx_0_1741760279[1].cond_butt_sel_desel/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.137     1.841    forLoop_idx_0_1741760279[1].cond_butt_sel_desel/D_ctr_q_reg[6]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.997 r  forLoop_idx_0_1741760279[1].cond_butt_sel_desel/D_ctr_q_reg[4]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001     1.998    forLoop_idx_0_1741760279[1].cond_butt_sel_desel/D_ctr_q_reg[4]_i_1__5_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.051 r  forLoop_idx_0_1741760279[1].cond_butt_sel_desel/D_ctr_q_reg[8]_i_1__5/O[0]
                         net (fo=1, routed)           0.000     2.051    forLoop_idx_0_1741760279[1].cond_butt_sel_desel/D_ctr_q_reg[8]_i_1__5_n_7
    SLICE_X64Y50         FDRE                                         r  forLoop_idx_0_1741760279[1].cond_butt_sel_desel/D_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         0.864     2.054    forLoop_idx_0_1741760279[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  forLoop_idx_0_1741760279[1].cond_butt_sel_desel/D_ctr_q_reg[8]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.134     1.943    forLoop_idx_0_1741760279[1].cond_butt_sel_desel/D_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 gamecounter/D_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            gamecounter/D_ctr_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         0.595     1.539    gamecounter/clk_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  gamecounter/D_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  gamecounter/D_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.120     1.800    gamecounter/D_ctr_q_reg[19]
    SLICE_X61Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.960 r  gamecounter/D_ctr_q_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.961    gamecounter/D_ctr_q_reg[16]_i_1__2_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.026 r  gamecounter/D_ctr_q_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.026    gamecounter/D_ctr_q_reg[20]_i_1_n_5
    SLICE_X61Y50         FDRE                                         r  gamecounter/D_ctr_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         0.863     2.052    gamecounter/clk_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  gamecounter/D_ctr_q_reg[22]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X61Y50         FDRE (Hold_fdre_C_D)         0.105     1.912    gamecounter/D_ctr_q_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1741760279[1].cond_butt_sel_desel/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            forLoop_idx_0_1741760279[1].cond_butt_sel_desel/D_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.386ns (73.659%)  route 0.138ns (26.341%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         0.596     1.540    forLoop_idx_0_1741760279[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  forLoop_idx_0_1741760279[1].cond_butt_sel_desel/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  forLoop_idx_0_1741760279[1].cond_butt_sel_desel/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.137     1.841    forLoop_idx_0_1741760279[1].cond_butt_sel_desel/D_ctr_q_reg[6]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.997 r  forLoop_idx_0_1741760279[1].cond_butt_sel_desel/D_ctr_q_reg[4]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001     1.998    forLoop_idx_0_1741760279[1].cond_butt_sel_desel/D_ctr_q_reg[4]_i_1__5_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.064 r  forLoop_idx_0_1741760279[1].cond_butt_sel_desel/D_ctr_q_reg[8]_i_1__5/O[2]
                         net (fo=1, routed)           0.000     2.064    forLoop_idx_0_1741760279[1].cond_butt_sel_desel/D_ctr_q_reg[8]_i_1__5_n_5
    SLICE_X64Y50         FDRE                                         r  forLoop_idx_0_1741760279[1].cond_butt_sel_desel/D_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         0.864     2.054    forLoop_idx_0_1741760279[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  forLoop_idx_0_1741760279[1].cond_butt_sel_desel/D_ctr_q_reg[10]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.134     1.943    forLoop_idx_0_1741760279[1].cond_butt_sel_desel/D_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.141ns (31.107%)  route 0.312ns (68.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         0.592     1.536    sr1/clk_IBUF_BUFG
    SLICE_X59Y55         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y55         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.312     1.989    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X60Y55         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         0.861     2.051    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y55         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.552    
    SLICE_X60Y55         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.862    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.127    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         33.333      30.757     RAMB18_X1Y20   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         33.333      30.757     RAMB18_X1Y21   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         33.333      31.178     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X65Y59   D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X65Y59   D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X65Y59   D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X65Y59   D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X45Y60   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X37Y67   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X39Y63   L_reg/D_registers_q_reg[0][11]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         16.666      15.416     SLICE_X60Y55   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.666      15.416     SLICE_X60Y55   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         16.666      15.416     SLICE_X60Y55   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.666      15.416     SLICE_X60Y55   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         16.666      15.416     SLICE_X60Y55   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.666      15.416     SLICE_X60Y55   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         16.666      15.416     SLICE_X60Y55   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.666      15.416     SLICE_X60Y55   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         16.666      15.416     SLICE_X56Y56   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.666      15.416     SLICE_X56Y56   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X60Y55   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X60Y55   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X60Y55   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X60Y55   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X60Y55   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X60Y55   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X60Y55   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X60Y55   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X56Y56   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X56Y56   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       27.008ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.584ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.008ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_0 rise@33.333ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.822ns  (logic 0.934ns (16.042%)  route 4.888ns (83.958%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 38.256 - 33.333 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         1.625     5.209    sm/clk_IBUF_BUFG
    SLICE_X58Y54         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDSE (Prop_fdse_C_Q)         0.456     5.665 f  sm/D_states_q_reg[5]/Q
                         net (fo=271, routed)         1.763     7.428    sm/D_states_q[5]
    SLICE_X40Y53         LUT2 (Prop_lut2_I1_O)        0.152     7.580 r  sm/D_states_q[7]_i_13/O
                         net (fo=17, routed)          2.309     9.889    sm/D_states_q[7]_i_13_n_0
    SLICE_X54Y49         LUT6 (Prop_lut6_I5_O)        0.326    10.215 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.816    11.031    fifo_reset_cond/AS[0]
    SLICE_X60Y44         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     33.333    33.333 r  
    N14                                               0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    34.779 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    36.647    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         1.518    38.256    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y44         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.179    38.435    
                         clock uncertainty           -0.035    38.400    
    SLICE_X60Y44         FDPE (Recov_fdpe_C_PRE)     -0.361    38.039    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         38.039    
                         arrival time                         -11.031    
  -------------------------------------------------------------------
                         slack                                 27.008    

Slack (MET) :             27.008ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_0 rise@33.333ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.822ns  (logic 0.934ns (16.042%)  route 4.888ns (83.958%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 38.256 - 33.333 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         1.625     5.209    sm/clk_IBUF_BUFG
    SLICE_X58Y54         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDSE (Prop_fdse_C_Q)         0.456     5.665 f  sm/D_states_q_reg[5]/Q
                         net (fo=271, routed)         1.763     7.428    sm/D_states_q[5]
    SLICE_X40Y53         LUT2 (Prop_lut2_I1_O)        0.152     7.580 r  sm/D_states_q[7]_i_13/O
                         net (fo=17, routed)          2.309     9.889    sm/D_states_q[7]_i_13_n_0
    SLICE_X54Y49         LUT6 (Prop_lut6_I5_O)        0.326    10.215 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.816    11.031    fifo_reset_cond/AS[0]
    SLICE_X60Y44         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     33.333    33.333 r  
    N14                                               0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    34.779 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    36.647    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         1.518    38.256    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y44         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.179    38.435    
                         clock uncertainty           -0.035    38.400    
    SLICE_X60Y44         FDPE (Recov_fdpe_C_PRE)     -0.361    38.039    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         38.039    
                         arrival time                         -11.031    
  -------------------------------------------------------------------
                         slack                                 27.008    

Slack (MET) :             27.008ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_0 rise@33.333ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.822ns  (logic 0.934ns (16.042%)  route 4.888ns (83.958%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 38.256 - 33.333 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         1.625     5.209    sm/clk_IBUF_BUFG
    SLICE_X58Y54         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDSE (Prop_fdse_C_Q)         0.456     5.665 f  sm/D_states_q_reg[5]/Q
                         net (fo=271, routed)         1.763     7.428    sm/D_states_q[5]
    SLICE_X40Y53         LUT2 (Prop_lut2_I1_O)        0.152     7.580 r  sm/D_states_q[7]_i_13/O
                         net (fo=17, routed)          2.309     9.889    sm/D_states_q[7]_i_13_n_0
    SLICE_X54Y49         LUT6 (Prop_lut6_I5_O)        0.326    10.215 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.816    11.031    fifo_reset_cond/AS[0]
    SLICE_X60Y44         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     33.333    33.333 r  
    N14                                               0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    34.779 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    36.647    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         1.518    38.256    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y44         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.179    38.435    
                         clock uncertainty           -0.035    38.400    
    SLICE_X60Y44         FDPE (Recov_fdpe_C_PRE)     -0.361    38.039    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         38.039    
                         arrival time                         -11.031    
  -------------------------------------------------------------------
                         slack                                 27.008    

Slack (MET) :             27.008ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_0 rise@33.333ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.822ns  (logic 0.934ns (16.042%)  route 4.888ns (83.958%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 38.256 - 33.333 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         1.625     5.209    sm/clk_IBUF_BUFG
    SLICE_X58Y54         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDSE (Prop_fdse_C_Q)         0.456     5.665 f  sm/D_states_q_reg[5]/Q
                         net (fo=271, routed)         1.763     7.428    sm/D_states_q[5]
    SLICE_X40Y53         LUT2 (Prop_lut2_I1_O)        0.152     7.580 r  sm/D_states_q[7]_i_13/O
                         net (fo=17, routed)          2.309     9.889    sm/D_states_q[7]_i_13_n_0
    SLICE_X54Y49         LUT6 (Prop_lut6_I5_O)        0.326    10.215 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.816    11.031    fifo_reset_cond/AS[0]
    SLICE_X60Y44         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     33.333    33.333 r  
    N14                                               0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    34.779 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    36.647    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         1.518    38.256    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y44         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.179    38.435    
                         clock uncertainty           -0.035    38.400    
    SLICE_X60Y44         FDPE (Recov_fdpe_C_PRE)     -0.361    38.039    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         38.039    
                         arrival time                         -11.031    
  -------------------------------------------------------------------
                         slack                                 27.008    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.584ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.209ns (25.730%)  route 0.603ns (74.270%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         0.565     1.509    sm/clk_IBUF_BUFG
    SLICE_X54Y50         FDSE                                         r  sm/D_states_q_reg[7]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDSE (Prop_fdse_C_Q)         0.164     1.673 r  sm/D_states_q_reg[7]_rep__0/Q
                         net (fo=107, routed)         0.237     1.910    sm/D_states_q_reg[7]_rep__0_n_0
    SLICE_X54Y49         LUT6 (Prop_lut6_I2_O)        0.045     1.955 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.366     2.321    fifo_reset_cond/AS[0]
    SLICE_X60Y44         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         0.864     2.054    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y44         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.246     1.808    
    SLICE_X60Y44         FDPE (Remov_fdpe_C_PRE)     -0.071     1.737    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           2.321    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.584ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.209ns (25.730%)  route 0.603ns (74.270%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         0.565     1.509    sm/clk_IBUF_BUFG
    SLICE_X54Y50         FDSE                                         r  sm/D_states_q_reg[7]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDSE (Prop_fdse_C_Q)         0.164     1.673 r  sm/D_states_q_reg[7]_rep__0/Q
                         net (fo=107, routed)         0.237     1.910    sm/D_states_q_reg[7]_rep__0_n_0
    SLICE_X54Y49         LUT6 (Prop_lut6_I2_O)        0.045     1.955 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.366     2.321    fifo_reset_cond/AS[0]
    SLICE_X60Y44         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         0.864     2.054    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y44         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.246     1.808    
    SLICE_X60Y44         FDPE (Remov_fdpe_C_PRE)     -0.071     1.737    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           2.321    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.584ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.209ns (25.730%)  route 0.603ns (74.270%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         0.565     1.509    sm/clk_IBUF_BUFG
    SLICE_X54Y50         FDSE                                         r  sm/D_states_q_reg[7]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDSE (Prop_fdse_C_Q)         0.164     1.673 r  sm/D_states_q_reg[7]_rep__0/Q
                         net (fo=107, routed)         0.237     1.910    sm/D_states_q_reg[7]_rep__0_n_0
    SLICE_X54Y49         LUT6 (Prop_lut6_I2_O)        0.045     1.955 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.366     2.321    fifo_reset_cond/AS[0]
    SLICE_X60Y44         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         0.864     2.054    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y44         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.246     1.808    
    SLICE_X60Y44         FDPE (Remov_fdpe_C_PRE)     -0.071     1.737    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           2.321    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.584ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.209ns (25.730%)  route 0.603ns (74.270%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         0.565     1.509    sm/clk_IBUF_BUFG
    SLICE_X54Y50         FDSE                                         r  sm/D_states_q_reg[7]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDSE (Prop_fdse_C_Q)         0.164     1.673 r  sm/D_states_q_reg[7]_rep__0/Q
                         net (fo=107, routed)         0.237     1.910    sm/D_states_q_reg[7]_rep__0_n_0
    SLICE_X54Y49         LUT6 (Prop_lut6_I2_O)        0.045     1.955 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.366     2.321    fifo_reset_cond/AS[0]
    SLICE_X60Y44         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         0.864     2.054    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y44         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.246     1.808    
    SLICE_X60Y44         FDPE (Remov_fdpe_C_PRE)     -0.071     1.737    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           2.321    
  -------------------------------------------------------------------
                         slack                                  0.584    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            61 Endpoints
Min Delay            61 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.289ns  (logic 11.962ns (33.899%)  route 23.326ns (66.101%))
  Logic Levels:           30  (CARRY4=7 LUT2=2 LUT3=5 LUT4=2 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         1.541     5.125    L_reg/clk_IBUF_BUFG
    SLICE_X38Y69         FDRE                                         r  L_reg/D_registers_q_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDRE (Prop_fdre_C_Q)         0.518     5.643 f  L_reg/D_registers_q_reg[3][7]/Q
                         net (fo=19, routed)          1.891     7.534    L_reg/M_sm_pbc[7]
    SLICE_X38Y62         LUT5 (Prop_lut5_I0_O)        0.146     7.680 r  L_reg/L_728203f4_remainder0_carry_i_27/O
                         net (fo=1, routed)           0.954     8.634    L_reg/L_728203f4_remainder0_carry_i_27_n_0
    SLICE_X38Y64         LUT6 (Prop_lut6_I5_O)        0.328     8.962 f  L_reg/L_728203f4_remainder0_carry_i_13/O
                         net (fo=8, routed)           0.905     9.867    L_reg/L_728203f4_remainder0_carry_i_13_n_0
    SLICE_X37Y63         LUT3 (Prop_lut3_I1_O)        0.150    10.017 f  L_reg/L_728203f4_remainder0_carry_i_19/O
                         net (fo=2, routed)           0.827    10.844    L_reg/L_728203f4_remainder0_carry_i_19_n_0
    SLICE_X37Y62         LUT5 (Prop_lut5_I3_O)        0.352    11.196 r  L_reg/L_728203f4_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.871    12.067    L_reg/L_728203f4_remainder0_carry_i_10_n_0
    SLICE_X36Y62         LUT4 (Prop_lut4_I1_O)        0.326    12.393 r  L_reg/L_728203f4_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.393    bseg_driver/decimal_renderer/i__carry_i_6__1_0[1]
    SLICE_X36Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.943 r  bseg_driver/decimal_renderer/L_728203f4_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.943    bseg_driver/decimal_renderer/L_728203f4_remainder0_carry_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.277 f  bseg_driver/decimal_renderer/L_728203f4_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.119    14.396    L_reg/L_728203f4_remainder0[5]
    SLICE_X33Y64         LUT3 (Prop_lut3_I2_O)        0.303    14.699 f  L_reg/i__carry__0_i_18/O
                         net (fo=8, routed)           0.995    15.695    L_reg/i__carry__0_i_18_n_0
    SLICE_X34Y65         LUT6 (Prop_lut6_I2_O)        0.124    15.819 f  L_reg/i__carry_i_26__0/O
                         net (fo=1, routed)           0.620    16.439    L_reg/i__carry_i_26__0_n_0
    SLICE_X33Y65         LUT6 (Prop_lut6_I0_O)        0.124    16.563 f  L_reg/i__carry_i_24__0/O
                         net (fo=2, routed)           0.929    17.492    L_reg/i__carry_i_24__0_n_0
    SLICE_X33Y62         LUT5 (Prop_lut5_I2_O)        0.150    17.642 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.699    18.340    L_reg/i__carry_i_19_n_0
    SLICE_X32Y62         LUT3 (Prop_lut3_I0_O)        0.352    18.692 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.826    19.518    L_reg/i__carry_i_11_n_0
    SLICE_X31Y63         LUT2 (Prop_lut2_I1_O)        0.326    19.844 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.323    20.167    bseg_driver/decimal_renderer/i__carry_i_5__1[0]
    SLICE_X32Y63         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.674 r  bseg_driver/decimal_renderer/L_728203f4_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.674    bseg_driver/decimal_renderer/L_728203f4_remainder0_inferred__0/i__carry_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.896 r  bseg_driver/decimal_renderer/L_728203f4_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.812    21.708    L_reg/L_728203f4_remainder0_inferred__1/i__carry__1[0]
    SLICE_X33Y62         LUT3 (Prop_lut3_I2_O)        0.327    22.035 r  L_reg/i__carry__0_i_9/O
                         net (fo=11, routed)          0.956    22.991    bseg_driver/decimal_renderer/i__carry_i_23
    SLICE_X31Y63         LUT2 (Prop_lut2_I1_O)        0.332    23.323 r  bseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           1.198    24.520    L_reg/i__carry_i_13_0
    SLICE_X31Y59         LUT5 (Prop_lut5_I1_O)        0.150    24.670 r  L_reg/i__carry_i_18/O
                         net (fo=2, routed)           0.733    25.404    L_reg/i__carry_i_18_n_0
    SLICE_X31Y61         LUT6 (Prop_lut6_I5_O)        0.326    25.730 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.827    26.556    L_reg/i__carry_i_13_n_0
    SLICE_X31Y60         LUT3 (Prop_lut3_I1_O)        0.154    26.710 r  L_reg/i__carry_i_3__1/O
                         net (fo=2, routed)           0.538    27.248    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X30Y60         LUT5 (Prop_lut5_I0_O)        0.327    27.575 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.575    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X30Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.108 r  bseg_driver/decimal_renderer/L_728203f4_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.108    bseg_driver/decimal_renderer/L_728203f4_remainder0_inferred__1/i__carry_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.225 r  bseg_driver/decimal_renderer/L_728203f4_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.225    bseg_driver/decimal_renderer/L_728203f4_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.540 f  bseg_driver/decimal_renderer/L_728203f4_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.864    29.404    bseg_driver/decimal_renderer/L_728203f4_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X31Y62         LUT6 (Prop_lut6_I0_O)        0.307    29.711 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.808    30.519    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X31Y61         LUT6 (Prop_lut6_I1_O)        0.124    30.643 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.614    31.256    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X32Y60         LUT6 (Prop_lut6_I1_O)        0.124    31.380 r  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.669    32.049    L_reg/bseg_OBUF[10]_inst_i_14_n_0
    SLICE_X32Y60         LUT6 (Prop_lut6_I5_O)        0.124    32.173 f  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.198    33.371    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X36Y59         LUT4 (Prop_lut4_I3_O)        0.152    33.523 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.152    36.675    bseg_OBUF[3]
    N1                   OBUF (Prop_obuf_I_O)         3.738    40.414 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.414    bseg[3]
    N1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.273ns  (logic 11.741ns (33.286%)  route 23.532ns (66.714%))
  Logic Levels:           30  (CARRY4=7 LUT2=2 LUT3=5 LUT4=2 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         1.541     5.125    L_reg/clk_IBUF_BUFG
    SLICE_X38Y69         FDRE                                         r  L_reg/D_registers_q_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDRE (Prop_fdre_C_Q)         0.518     5.643 f  L_reg/D_registers_q_reg[3][7]/Q
                         net (fo=19, routed)          1.891     7.534    L_reg/M_sm_pbc[7]
    SLICE_X38Y62         LUT5 (Prop_lut5_I0_O)        0.146     7.680 r  L_reg/L_728203f4_remainder0_carry_i_27/O
                         net (fo=1, routed)           0.954     8.634    L_reg/L_728203f4_remainder0_carry_i_27_n_0
    SLICE_X38Y64         LUT6 (Prop_lut6_I5_O)        0.328     8.962 f  L_reg/L_728203f4_remainder0_carry_i_13/O
                         net (fo=8, routed)           0.905     9.867    L_reg/L_728203f4_remainder0_carry_i_13_n_0
    SLICE_X37Y63         LUT3 (Prop_lut3_I1_O)        0.150    10.017 f  L_reg/L_728203f4_remainder0_carry_i_19/O
                         net (fo=2, routed)           0.827    10.844    L_reg/L_728203f4_remainder0_carry_i_19_n_0
    SLICE_X37Y62         LUT5 (Prop_lut5_I3_O)        0.352    11.196 r  L_reg/L_728203f4_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.871    12.067    L_reg/L_728203f4_remainder0_carry_i_10_n_0
    SLICE_X36Y62         LUT4 (Prop_lut4_I1_O)        0.326    12.393 r  L_reg/L_728203f4_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.393    bseg_driver/decimal_renderer/i__carry_i_6__1_0[1]
    SLICE_X36Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.943 r  bseg_driver/decimal_renderer/L_728203f4_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.943    bseg_driver/decimal_renderer/L_728203f4_remainder0_carry_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.277 f  bseg_driver/decimal_renderer/L_728203f4_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.119    14.396    L_reg/L_728203f4_remainder0[5]
    SLICE_X33Y64         LUT3 (Prop_lut3_I2_O)        0.303    14.699 f  L_reg/i__carry__0_i_18/O
                         net (fo=8, routed)           0.995    15.695    L_reg/i__carry__0_i_18_n_0
    SLICE_X34Y65         LUT6 (Prop_lut6_I2_O)        0.124    15.819 f  L_reg/i__carry_i_26__0/O
                         net (fo=1, routed)           0.620    16.439    L_reg/i__carry_i_26__0_n_0
    SLICE_X33Y65         LUT6 (Prop_lut6_I0_O)        0.124    16.563 f  L_reg/i__carry_i_24__0/O
                         net (fo=2, routed)           0.929    17.492    L_reg/i__carry_i_24__0_n_0
    SLICE_X33Y62         LUT5 (Prop_lut5_I2_O)        0.150    17.642 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.699    18.340    L_reg/i__carry_i_19_n_0
    SLICE_X32Y62         LUT3 (Prop_lut3_I0_O)        0.352    18.692 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.826    19.518    L_reg/i__carry_i_11_n_0
    SLICE_X31Y63         LUT2 (Prop_lut2_I1_O)        0.326    19.844 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.323    20.167    bseg_driver/decimal_renderer/i__carry_i_5__1[0]
    SLICE_X32Y63         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.674 r  bseg_driver/decimal_renderer/L_728203f4_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.674    bseg_driver/decimal_renderer/L_728203f4_remainder0_inferred__0/i__carry_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.896 r  bseg_driver/decimal_renderer/L_728203f4_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.812    21.708    L_reg/L_728203f4_remainder0_inferred__1/i__carry__1[0]
    SLICE_X33Y62         LUT3 (Prop_lut3_I2_O)        0.327    22.035 r  L_reg/i__carry__0_i_9/O
                         net (fo=11, routed)          0.956    22.991    bseg_driver/decimal_renderer/i__carry_i_23
    SLICE_X31Y63         LUT2 (Prop_lut2_I1_O)        0.332    23.323 r  bseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           1.198    24.520    L_reg/i__carry_i_13_0
    SLICE_X31Y59         LUT5 (Prop_lut5_I1_O)        0.150    24.670 r  L_reg/i__carry_i_18/O
                         net (fo=2, routed)           0.733    25.404    L_reg/i__carry_i_18_n_0
    SLICE_X31Y61         LUT6 (Prop_lut6_I5_O)        0.326    25.730 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.827    26.556    L_reg/i__carry_i_13_n_0
    SLICE_X31Y60         LUT3 (Prop_lut3_I1_O)        0.154    26.710 r  L_reg/i__carry_i_3__1/O
                         net (fo=2, routed)           0.538    27.248    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X30Y60         LUT5 (Prop_lut5_I0_O)        0.327    27.575 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.575    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X30Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.108 r  bseg_driver/decimal_renderer/L_728203f4_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.108    bseg_driver/decimal_renderer/L_728203f4_remainder0_inferred__1/i__carry_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.225 r  bseg_driver/decimal_renderer/L_728203f4_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.225    bseg_driver/decimal_renderer/L_728203f4_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.540 r  bseg_driver/decimal_renderer/L_728203f4_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.864    29.404    bseg_driver/decimal_renderer/L_728203f4_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X31Y62         LUT6 (Prop_lut6_I0_O)        0.307    29.711 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.808    30.519    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X31Y61         LUT6 (Prop_lut6_I1_O)        0.124    30.643 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.614    31.256    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X32Y60         LUT6 (Prop_lut6_I1_O)        0.124    31.380 f  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.669    32.049    L_reg/bseg_OBUF[10]_inst_i_14_n_0
    SLICE_X32Y60         LUT6 (Prop_lut6_I5_O)        0.124    32.173 r  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.198    33.371    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X36Y59         LUT4 (Prop_lut4_I0_O)        0.124    33.495 r  L_reg/bseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.358    36.853    bseg_OBUF[1]
    R3                   OBUF (Prop_obuf_I_O)         3.545    40.398 r  bseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.398    bseg[1]
    R3                                                                r  bseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.252ns  (logic 11.964ns (33.939%)  route 23.288ns (66.061%))
  Logic Levels:           30  (CARRY4=7 LUT2=2 LUT3=5 LUT4=2 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         1.541     5.125    L_reg/clk_IBUF_BUFG
    SLICE_X38Y69         FDRE                                         r  L_reg/D_registers_q_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDRE (Prop_fdre_C_Q)         0.518     5.643 f  L_reg/D_registers_q_reg[3][7]/Q
                         net (fo=19, routed)          1.891     7.534    L_reg/M_sm_pbc[7]
    SLICE_X38Y62         LUT5 (Prop_lut5_I0_O)        0.146     7.680 r  L_reg/L_728203f4_remainder0_carry_i_27/O
                         net (fo=1, routed)           0.954     8.634    L_reg/L_728203f4_remainder0_carry_i_27_n_0
    SLICE_X38Y64         LUT6 (Prop_lut6_I5_O)        0.328     8.962 f  L_reg/L_728203f4_remainder0_carry_i_13/O
                         net (fo=8, routed)           0.905     9.867    L_reg/L_728203f4_remainder0_carry_i_13_n_0
    SLICE_X37Y63         LUT3 (Prop_lut3_I1_O)        0.150    10.017 f  L_reg/L_728203f4_remainder0_carry_i_19/O
                         net (fo=2, routed)           0.827    10.844    L_reg/L_728203f4_remainder0_carry_i_19_n_0
    SLICE_X37Y62         LUT5 (Prop_lut5_I3_O)        0.352    11.196 r  L_reg/L_728203f4_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.871    12.067    L_reg/L_728203f4_remainder0_carry_i_10_n_0
    SLICE_X36Y62         LUT4 (Prop_lut4_I1_O)        0.326    12.393 r  L_reg/L_728203f4_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.393    bseg_driver/decimal_renderer/i__carry_i_6__1_0[1]
    SLICE_X36Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.943 r  bseg_driver/decimal_renderer/L_728203f4_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.943    bseg_driver/decimal_renderer/L_728203f4_remainder0_carry_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.277 f  bseg_driver/decimal_renderer/L_728203f4_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.119    14.396    L_reg/L_728203f4_remainder0[5]
    SLICE_X33Y64         LUT3 (Prop_lut3_I2_O)        0.303    14.699 f  L_reg/i__carry__0_i_18/O
                         net (fo=8, routed)           0.995    15.695    L_reg/i__carry__0_i_18_n_0
    SLICE_X34Y65         LUT6 (Prop_lut6_I2_O)        0.124    15.819 f  L_reg/i__carry_i_26__0/O
                         net (fo=1, routed)           0.620    16.439    L_reg/i__carry_i_26__0_n_0
    SLICE_X33Y65         LUT6 (Prop_lut6_I0_O)        0.124    16.563 f  L_reg/i__carry_i_24__0/O
                         net (fo=2, routed)           0.929    17.492    L_reg/i__carry_i_24__0_n_0
    SLICE_X33Y62         LUT5 (Prop_lut5_I2_O)        0.150    17.642 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.699    18.340    L_reg/i__carry_i_19_n_0
    SLICE_X32Y62         LUT3 (Prop_lut3_I0_O)        0.352    18.692 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.826    19.518    L_reg/i__carry_i_11_n_0
    SLICE_X31Y63         LUT2 (Prop_lut2_I1_O)        0.326    19.844 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.323    20.167    bseg_driver/decimal_renderer/i__carry_i_5__1[0]
    SLICE_X32Y63         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.674 r  bseg_driver/decimal_renderer/L_728203f4_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.674    bseg_driver/decimal_renderer/L_728203f4_remainder0_inferred__0/i__carry_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.896 r  bseg_driver/decimal_renderer/L_728203f4_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.812    21.708    L_reg/L_728203f4_remainder0_inferred__1/i__carry__1[0]
    SLICE_X33Y62         LUT3 (Prop_lut3_I2_O)        0.327    22.035 r  L_reg/i__carry__0_i_9/O
                         net (fo=11, routed)          0.956    22.991    bseg_driver/decimal_renderer/i__carry_i_23
    SLICE_X31Y63         LUT2 (Prop_lut2_I1_O)        0.332    23.323 r  bseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           1.198    24.520    L_reg/i__carry_i_13_0
    SLICE_X31Y59         LUT5 (Prop_lut5_I1_O)        0.150    24.670 r  L_reg/i__carry_i_18/O
                         net (fo=2, routed)           0.733    25.404    L_reg/i__carry_i_18_n_0
    SLICE_X31Y61         LUT6 (Prop_lut6_I5_O)        0.326    25.730 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.827    26.556    L_reg/i__carry_i_13_n_0
    SLICE_X31Y60         LUT3 (Prop_lut3_I1_O)        0.154    26.710 r  L_reg/i__carry_i_3__1/O
                         net (fo=2, routed)           0.538    27.248    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X30Y60         LUT5 (Prop_lut5_I0_O)        0.327    27.575 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.575    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X30Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.108 r  bseg_driver/decimal_renderer/L_728203f4_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.108    bseg_driver/decimal_renderer/L_728203f4_remainder0_inferred__1/i__carry_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.225 r  bseg_driver/decimal_renderer/L_728203f4_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.225    bseg_driver/decimal_renderer/L_728203f4_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.540 r  bseg_driver/decimal_renderer/L_728203f4_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.864    29.404    bseg_driver/decimal_renderer/L_728203f4_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X31Y62         LUT6 (Prop_lut6_I0_O)        0.307    29.711 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.808    30.519    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X31Y61         LUT6 (Prop_lut6_I1_O)        0.124    30.643 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.614    31.256    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X32Y60         LUT6 (Prop_lut6_I1_O)        0.124    31.380 f  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.669    32.049    L_reg/bseg_OBUF[10]_inst_i_14_n_0
    SLICE_X32Y60         LUT6 (Prop_lut6_I5_O)        0.124    32.173 r  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.190    33.364    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X36Y59         LUT4 (Prop_lut4_I2_O)        0.152    33.516 r  L_reg/bseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.121    36.637    bseg_OBUF[10]
    M1                   OBUF (Prop_obuf_I_O)         3.740    40.377 r  bseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    40.377    bseg[10]
    M1                                                                r  bseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.875ns  (logic 11.740ns (33.662%)  route 23.136ns (66.338%))
  Logic Levels:           30  (CARRY4=7 LUT2=2 LUT3=7 LUT4=1 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         1.541     5.125    L_reg/clk_IBUF_BUFG
    SLICE_X38Y69         FDRE                                         r  L_reg/D_registers_q_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDRE (Prop_fdre_C_Q)         0.518     5.643 f  L_reg/D_registers_q_reg[3][7]/Q
                         net (fo=19, routed)          1.891     7.534    L_reg/M_sm_pbc[7]
    SLICE_X38Y62         LUT5 (Prop_lut5_I0_O)        0.146     7.680 r  L_reg/L_728203f4_remainder0_carry_i_27/O
                         net (fo=1, routed)           0.954     8.634    L_reg/L_728203f4_remainder0_carry_i_27_n_0
    SLICE_X38Y64         LUT6 (Prop_lut6_I5_O)        0.328     8.962 f  L_reg/L_728203f4_remainder0_carry_i_13/O
                         net (fo=8, routed)           0.905     9.867    L_reg/L_728203f4_remainder0_carry_i_13_n_0
    SLICE_X37Y63         LUT3 (Prop_lut3_I1_O)        0.150    10.017 f  L_reg/L_728203f4_remainder0_carry_i_19/O
                         net (fo=2, routed)           0.827    10.844    L_reg/L_728203f4_remainder0_carry_i_19_n_0
    SLICE_X37Y62         LUT5 (Prop_lut5_I3_O)        0.352    11.196 r  L_reg/L_728203f4_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.871    12.067    L_reg/L_728203f4_remainder0_carry_i_10_n_0
    SLICE_X36Y62         LUT4 (Prop_lut4_I1_O)        0.326    12.393 r  L_reg/L_728203f4_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.393    bseg_driver/decimal_renderer/i__carry_i_6__1_0[1]
    SLICE_X36Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.943 r  bseg_driver/decimal_renderer/L_728203f4_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.943    bseg_driver/decimal_renderer/L_728203f4_remainder0_carry_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.277 f  bseg_driver/decimal_renderer/L_728203f4_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.119    14.396    L_reg/L_728203f4_remainder0[5]
    SLICE_X33Y64         LUT3 (Prop_lut3_I2_O)        0.303    14.699 f  L_reg/i__carry__0_i_18/O
                         net (fo=8, routed)           0.995    15.695    L_reg/i__carry__0_i_18_n_0
    SLICE_X34Y65         LUT6 (Prop_lut6_I2_O)        0.124    15.819 f  L_reg/i__carry_i_26__0/O
                         net (fo=1, routed)           0.620    16.439    L_reg/i__carry_i_26__0_n_0
    SLICE_X33Y65         LUT6 (Prop_lut6_I0_O)        0.124    16.563 f  L_reg/i__carry_i_24__0/O
                         net (fo=2, routed)           0.929    17.492    L_reg/i__carry_i_24__0_n_0
    SLICE_X33Y62         LUT5 (Prop_lut5_I2_O)        0.150    17.642 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.699    18.340    L_reg/i__carry_i_19_n_0
    SLICE_X32Y62         LUT3 (Prop_lut3_I0_O)        0.352    18.692 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.826    19.518    L_reg/i__carry_i_11_n_0
    SLICE_X31Y63         LUT2 (Prop_lut2_I1_O)        0.326    19.844 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.323    20.167    bseg_driver/decimal_renderer/i__carry_i_5__1[0]
    SLICE_X32Y63         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.674 r  bseg_driver/decimal_renderer/L_728203f4_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.674    bseg_driver/decimal_renderer/L_728203f4_remainder0_inferred__0/i__carry_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.896 r  bseg_driver/decimal_renderer/L_728203f4_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.812    21.708    L_reg/L_728203f4_remainder0_inferred__1/i__carry__1[0]
    SLICE_X33Y62         LUT3 (Prop_lut3_I2_O)        0.327    22.035 r  L_reg/i__carry__0_i_9/O
                         net (fo=11, routed)          0.956    22.991    bseg_driver/decimal_renderer/i__carry_i_23
    SLICE_X31Y63         LUT2 (Prop_lut2_I1_O)        0.332    23.323 r  bseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           1.198    24.520    L_reg/i__carry_i_13_0
    SLICE_X31Y59         LUT5 (Prop_lut5_I1_O)        0.150    24.670 r  L_reg/i__carry_i_18/O
                         net (fo=2, routed)           0.733    25.404    L_reg/i__carry_i_18_n_0
    SLICE_X31Y61         LUT6 (Prop_lut6_I5_O)        0.326    25.730 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.827    26.556    L_reg/i__carry_i_13_n_0
    SLICE_X31Y60         LUT3 (Prop_lut3_I1_O)        0.154    26.710 r  L_reg/i__carry_i_3__1/O
                         net (fo=2, routed)           0.538    27.248    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X30Y60         LUT5 (Prop_lut5_I0_O)        0.327    27.575 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.575    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X30Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.108 r  bseg_driver/decimal_renderer/L_728203f4_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.108    bseg_driver/decimal_renderer/L_728203f4_remainder0_inferred__1/i__carry_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.225 r  bseg_driver/decimal_renderer/L_728203f4_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.225    bseg_driver/decimal_renderer/L_728203f4_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.540 f  bseg_driver/decimal_renderer/L_728203f4_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.864    29.404    bseg_driver/decimal_renderer/L_728203f4_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X31Y62         LUT6 (Prop_lut6_I0_O)        0.307    29.711 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.808    30.519    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X31Y61         LUT6 (Prop_lut6_I1_O)        0.124    30.643 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.331    30.973    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X32Y60         LUT3 (Prop_lut3_I1_O)        0.124    31.097 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.679    31.776    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X32Y60         LUT6 (Prop_lut6_I4_O)        0.124    31.900 f  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.021    32.922    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X36Y59         LUT3 (Prop_lut3_I2_O)        0.124    33.046 r  L_reg/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.411    36.457    bseg_OBUF[0]
    T4                   OBUF (Prop_obuf_I_O)         3.544    40.000 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.000    bseg[0]
    T4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.801ns  (logic 11.740ns (33.735%)  route 23.061ns (66.265%))
  Logic Levels:           30  (CARRY4=7 LUT2=2 LUT3=5 LUT4=2 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         1.541     5.125    L_reg/clk_IBUF_BUFG
    SLICE_X38Y69         FDRE                                         r  L_reg/D_registers_q_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDRE (Prop_fdre_C_Q)         0.518     5.643 f  L_reg/D_registers_q_reg[3][7]/Q
                         net (fo=19, routed)          1.891     7.534    L_reg/M_sm_pbc[7]
    SLICE_X38Y62         LUT5 (Prop_lut5_I0_O)        0.146     7.680 r  L_reg/L_728203f4_remainder0_carry_i_27/O
                         net (fo=1, routed)           0.954     8.634    L_reg/L_728203f4_remainder0_carry_i_27_n_0
    SLICE_X38Y64         LUT6 (Prop_lut6_I5_O)        0.328     8.962 f  L_reg/L_728203f4_remainder0_carry_i_13/O
                         net (fo=8, routed)           0.905     9.867    L_reg/L_728203f4_remainder0_carry_i_13_n_0
    SLICE_X37Y63         LUT3 (Prop_lut3_I1_O)        0.150    10.017 f  L_reg/L_728203f4_remainder0_carry_i_19/O
                         net (fo=2, routed)           0.827    10.844    L_reg/L_728203f4_remainder0_carry_i_19_n_0
    SLICE_X37Y62         LUT5 (Prop_lut5_I3_O)        0.352    11.196 r  L_reg/L_728203f4_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.871    12.067    L_reg/L_728203f4_remainder0_carry_i_10_n_0
    SLICE_X36Y62         LUT4 (Prop_lut4_I1_O)        0.326    12.393 r  L_reg/L_728203f4_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.393    bseg_driver/decimal_renderer/i__carry_i_6__1_0[1]
    SLICE_X36Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.943 r  bseg_driver/decimal_renderer/L_728203f4_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.943    bseg_driver/decimal_renderer/L_728203f4_remainder0_carry_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.277 f  bseg_driver/decimal_renderer/L_728203f4_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.119    14.396    L_reg/L_728203f4_remainder0[5]
    SLICE_X33Y64         LUT3 (Prop_lut3_I2_O)        0.303    14.699 f  L_reg/i__carry__0_i_18/O
                         net (fo=8, routed)           0.995    15.695    L_reg/i__carry__0_i_18_n_0
    SLICE_X34Y65         LUT6 (Prop_lut6_I2_O)        0.124    15.819 f  L_reg/i__carry_i_26__0/O
                         net (fo=1, routed)           0.620    16.439    L_reg/i__carry_i_26__0_n_0
    SLICE_X33Y65         LUT6 (Prop_lut6_I0_O)        0.124    16.563 f  L_reg/i__carry_i_24__0/O
                         net (fo=2, routed)           0.929    17.492    L_reg/i__carry_i_24__0_n_0
    SLICE_X33Y62         LUT5 (Prop_lut5_I2_O)        0.150    17.642 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.699    18.340    L_reg/i__carry_i_19_n_0
    SLICE_X32Y62         LUT3 (Prop_lut3_I0_O)        0.352    18.692 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.826    19.518    L_reg/i__carry_i_11_n_0
    SLICE_X31Y63         LUT2 (Prop_lut2_I1_O)        0.326    19.844 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.323    20.167    bseg_driver/decimal_renderer/i__carry_i_5__1[0]
    SLICE_X32Y63         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.674 r  bseg_driver/decimal_renderer/L_728203f4_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.674    bseg_driver/decimal_renderer/L_728203f4_remainder0_inferred__0/i__carry_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.896 r  bseg_driver/decimal_renderer/L_728203f4_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.812    21.708    L_reg/L_728203f4_remainder0_inferred__1/i__carry__1[0]
    SLICE_X33Y62         LUT3 (Prop_lut3_I2_O)        0.327    22.035 r  L_reg/i__carry__0_i_9/O
                         net (fo=11, routed)          0.956    22.991    bseg_driver/decimal_renderer/i__carry_i_23
    SLICE_X31Y63         LUT2 (Prop_lut2_I1_O)        0.332    23.323 r  bseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           1.198    24.520    L_reg/i__carry_i_13_0
    SLICE_X31Y59         LUT5 (Prop_lut5_I1_O)        0.150    24.670 r  L_reg/i__carry_i_18/O
                         net (fo=2, routed)           0.733    25.404    L_reg/i__carry_i_18_n_0
    SLICE_X31Y61         LUT6 (Prop_lut6_I5_O)        0.326    25.730 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.827    26.556    L_reg/i__carry_i_13_n_0
    SLICE_X31Y60         LUT3 (Prop_lut3_I1_O)        0.154    26.710 r  L_reg/i__carry_i_3__1/O
                         net (fo=2, routed)           0.538    27.248    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X30Y60         LUT5 (Prop_lut5_I0_O)        0.327    27.575 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.575    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X30Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.108 r  bseg_driver/decimal_renderer/L_728203f4_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.108    bseg_driver/decimal_renderer/L_728203f4_remainder0_inferred__1/i__carry_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.225 r  bseg_driver/decimal_renderer/L_728203f4_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.225    bseg_driver/decimal_renderer/L_728203f4_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.540 r  bseg_driver/decimal_renderer/L_728203f4_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.864    29.404    bseg_driver/decimal_renderer/L_728203f4_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X31Y62         LUT6 (Prop_lut6_I0_O)        0.307    29.711 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.808    30.519    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X31Y61         LUT6 (Prop_lut6_I1_O)        0.124    30.643 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.614    31.256    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X32Y60         LUT6 (Prop_lut6_I1_O)        0.124    31.380 f  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.669    32.049    L_reg/bseg_OBUF[10]_inst_i_14_n_0
    SLICE_X32Y60         LUT6 (Prop_lut6_I5_O)        0.124    32.173 r  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.803    32.976    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X36Y59         LUT4 (Prop_lut4_I3_O)        0.124    33.100 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.282    36.382    bseg_OBUF[6]
    T3                   OBUF (Prop_obuf_I_O)         3.544    39.926 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    39.926    bseg[6]
    T3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.727ns  (logic 11.929ns (34.350%)  route 22.798ns (65.650%))
  Logic Levels:           30  (CARRY4=7 LUT2=2 LUT3=5 LUT4=2 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         1.541     5.125    L_reg/clk_IBUF_BUFG
    SLICE_X38Y69         FDRE                                         r  L_reg/D_registers_q_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDRE (Prop_fdre_C_Q)         0.518     5.643 f  L_reg/D_registers_q_reg[3][7]/Q
                         net (fo=19, routed)          1.891     7.534    L_reg/M_sm_pbc[7]
    SLICE_X38Y62         LUT5 (Prop_lut5_I0_O)        0.146     7.680 r  L_reg/L_728203f4_remainder0_carry_i_27/O
                         net (fo=1, routed)           0.954     8.634    L_reg/L_728203f4_remainder0_carry_i_27_n_0
    SLICE_X38Y64         LUT6 (Prop_lut6_I5_O)        0.328     8.962 f  L_reg/L_728203f4_remainder0_carry_i_13/O
                         net (fo=8, routed)           0.905     9.867    L_reg/L_728203f4_remainder0_carry_i_13_n_0
    SLICE_X37Y63         LUT3 (Prop_lut3_I1_O)        0.150    10.017 f  L_reg/L_728203f4_remainder0_carry_i_19/O
                         net (fo=2, routed)           0.827    10.844    L_reg/L_728203f4_remainder0_carry_i_19_n_0
    SLICE_X37Y62         LUT5 (Prop_lut5_I3_O)        0.352    11.196 r  L_reg/L_728203f4_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.871    12.067    L_reg/L_728203f4_remainder0_carry_i_10_n_0
    SLICE_X36Y62         LUT4 (Prop_lut4_I1_O)        0.326    12.393 r  L_reg/L_728203f4_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.393    bseg_driver/decimal_renderer/i__carry_i_6__1_0[1]
    SLICE_X36Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.943 r  bseg_driver/decimal_renderer/L_728203f4_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.943    bseg_driver/decimal_renderer/L_728203f4_remainder0_carry_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.277 f  bseg_driver/decimal_renderer/L_728203f4_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.119    14.396    L_reg/L_728203f4_remainder0[5]
    SLICE_X33Y64         LUT3 (Prop_lut3_I2_O)        0.303    14.699 f  L_reg/i__carry__0_i_18/O
                         net (fo=8, routed)           0.995    15.695    L_reg/i__carry__0_i_18_n_0
    SLICE_X34Y65         LUT6 (Prop_lut6_I2_O)        0.124    15.819 f  L_reg/i__carry_i_26__0/O
                         net (fo=1, routed)           0.620    16.439    L_reg/i__carry_i_26__0_n_0
    SLICE_X33Y65         LUT6 (Prop_lut6_I0_O)        0.124    16.563 f  L_reg/i__carry_i_24__0/O
                         net (fo=2, routed)           0.929    17.492    L_reg/i__carry_i_24__0_n_0
    SLICE_X33Y62         LUT5 (Prop_lut5_I2_O)        0.150    17.642 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.699    18.340    L_reg/i__carry_i_19_n_0
    SLICE_X32Y62         LUT3 (Prop_lut3_I0_O)        0.352    18.692 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.826    19.518    L_reg/i__carry_i_11_n_0
    SLICE_X31Y63         LUT2 (Prop_lut2_I1_O)        0.326    19.844 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.323    20.167    bseg_driver/decimal_renderer/i__carry_i_5__1[0]
    SLICE_X32Y63         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.674 r  bseg_driver/decimal_renderer/L_728203f4_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.674    bseg_driver/decimal_renderer/L_728203f4_remainder0_inferred__0/i__carry_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.896 r  bseg_driver/decimal_renderer/L_728203f4_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.812    21.708    L_reg/L_728203f4_remainder0_inferred__1/i__carry__1[0]
    SLICE_X33Y62         LUT3 (Prop_lut3_I2_O)        0.327    22.035 r  L_reg/i__carry__0_i_9/O
                         net (fo=11, routed)          0.956    22.991    bseg_driver/decimal_renderer/i__carry_i_23
    SLICE_X31Y63         LUT2 (Prop_lut2_I1_O)        0.332    23.323 r  bseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           1.198    24.520    L_reg/i__carry_i_13_0
    SLICE_X31Y59         LUT5 (Prop_lut5_I1_O)        0.150    24.670 r  L_reg/i__carry_i_18/O
                         net (fo=2, routed)           0.733    25.404    L_reg/i__carry_i_18_n_0
    SLICE_X31Y61         LUT6 (Prop_lut6_I5_O)        0.326    25.730 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.827    26.556    L_reg/i__carry_i_13_n_0
    SLICE_X31Y60         LUT3 (Prop_lut3_I1_O)        0.154    26.710 r  L_reg/i__carry_i_3__1/O
                         net (fo=2, routed)           0.538    27.248    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X30Y60         LUT5 (Prop_lut5_I0_O)        0.327    27.575 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.575    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X30Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.108 r  bseg_driver/decimal_renderer/L_728203f4_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.108    bseg_driver/decimal_renderer/L_728203f4_remainder0_inferred__1/i__carry_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.225 r  bseg_driver/decimal_renderer/L_728203f4_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.225    bseg_driver/decimal_renderer/L_728203f4_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.540 r  bseg_driver/decimal_renderer/L_728203f4_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.864    29.404    bseg_driver/decimal_renderer/L_728203f4_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X31Y62         LUT6 (Prop_lut6_I0_O)        0.307    29.711 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.808    30.519    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X31Y61         LUT6 (Prop_lut6_I1_O)        0.124    30.643 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.614    31.256    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X32Y60         LUT6 (Prop_lut6_I1_O)        0.124    31.380 f  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.669    32.049    L_reg/bseg_OBUF[10]_inst_i_14_n_0
    SLICE_X32Y60         LUT6 (Prop_lut6_I5_O)        0.124    32.173 r  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.803    32.976    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X36Y59         LUT4 (Prop_lut4_I3_O)        0.120    33.096 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.019    36.115    bseg_OBUF[9]
    P1                   OBUF (Prop_obuf_I_O)         3.737    39.852 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    39.852    bseg[9]
    P1                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.719ns  (logic 11.734ns (33.799%)  route 22.984ns (66.201%))
  Logic Levels:           30  (CARRY4=7 LUT2=2 LUT3=5 LUT4=2 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         1.541     5.125    L_reg/clk_IBUF_BUFG
    SLICE_X38Y69         FDRE                                         r  L_reg/D_registers_q_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDRE (Prop_fdre_C_Q)         0.518     5.643 f  L_reg/D_registers_q_reg[3][7]/Q
                         net (fo=19, routed)          1.891     7.534    L_reg/M_sm_pbc[7]
    SLICE_X38Y62         LUT5 (Prop_lut5_I0_O)        0.146     7.680 r  L_reg/L_728203f4_remainder0_carry_i_27/O
                         net (fo=1, routed)           0.954     8.634    L_reg/L_728203f4_remainder0_carry_i_27_n_0
    SLICE_X38Y64         LUT6 (Prop_lut6_I5_O)        0.328     8.962 f  L_reg/L_728203f4_remainder0_carry_i_13/O
                         net (fo=8, routed)           0.905     9.867    L_reg/L_728203f4_remainder0_carry_i_13_n_0
    SLICE_X37Y63         LUT3 (Prop_lut3_I1_O)        0.150    10.017 f  L_reg/L_728203f4_remainder0_carry_i_19/O
                         net (fo=2, routed)           0.827    10.844    L_reg/L_728203f4_remainder0_carry_i_19_n_0
    SLICE_X37Y62         LUT5 (Prop_lut5_I3_O)        0.352    11.196 r  L_reg/L_728203f4_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.871    12.067    L_reg/L_728203f4_remainder0_carry_i_10_n_0
    SLICE_X36Y62         LUT4 (Prop_lut4_I1_O)        0.326    12.393 r  L_reg/L_728203f4_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.393    bseg_driver/decimal_renderer/i__carry_i_6__1_0[1]
    SLICE_X36Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.943 r  bseg_driver/decimal_renderer/L_728203f4_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.943    bseg_driver/decimal_renderer/L_728203f4_remainder0_carry_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.277 f  bseg_driver/decimal_renderer/L_728203f4_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.119    14.396    L_reg/L_728203f4_remainder0[5]
    SLICE_X33Y64         LUT3 (Prop_lut3_I2_O)        0.303    14.699 f  L_reg/i__carry__0_i_18/O
                         net (fo=8, routed)           0.995    15.695    L_reg/i__carry__0_i_18_n_0
    SLICE_X34Y65         LUT6 (Prop_lut6_I2_O)        0.124    15.819 f  L_reg/i__carry_i_26__0/O
                         net (fo=1, routed)           0.620    16.439    L_reg/i__carry_i_26__0_n_0
    SLICE_X33Y65         LUT6 (Prop_lut6_I0_O)        0.124    16.563 f  L_reg/i__carry_i_24__0/O
                         net (fo=2, routed)           0.929    17.492    L_reg/i__carry_i_24__0_n_0
    SLICE_X33Y62         LUT5 (Prop_lut5_I2_O)        0.150    17.642 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.699    18.340    L_reg/i__carry_i_19_n_0
    SLICE_X32Y62         LUT3 (Prop_lut3_I0_O)        0.352    18.692 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.826    19.518    L_reg/i__carry_i_11_n_0
    SLICE_X31Y63         LUT2 (Prop_lut2_I1_O)        0.326    19.844 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.323    20.167    bseg_driver/decimal_renderer/i__carry_i_5__1[0]
    SLICE_X32Y63         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.674 r  bseg_driver/decimal_renderer/L_728203f4_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.674    bseg_driver/decimal_renderer/L_728203f4_remainder0_inferred__0/i__carry_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.896 r  bseg_driver/decimal_renderer/L_728203f4_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.812    21.708    L_reg/L_728203f4_remainder0_inferred__1/i__carry__1[0]
    SLICE_X33Y62         LUT3 (Prop_lut3_I2_O)        0.327    22.035 r  L_reg/i__carry__0_i_9/O
                         net (fo=11, routed)          0.956    22.991    bseg_driver/decimal_renderer/i__carry_i_23
    SLICE_X31Y63         LUT2 (Prop_lut2_I1_O)        0.332    23.323 r  bseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           1.198    24.520    L_reg/i__carry_i_13_0
    SLICE_X31Y59         LUT5 (Prop_lut5_I1_O)        0.150    24.670 r  L_reg/i__carry_i_18/O
                         net (fo=2, routed)           0.733    25.404    L_reg/i__carry_i_18_n_0
    SLICE_X31Y61         LUT6 (Prop_lut6_I5_O)        0.326    25.730 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.827    26.556    L_reg/i__carry_i_13_n_0
    SLICE_X31Y60         LUT3 (Prop_lut3_I1_O)        0.154    26.710 r  L_reg/i__carry_i_3__1/O
                         net (fo=2, routed)           0.538    27.248    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X30Y60         LUT5 (Prop_lut5_I0_O)        0.327    27.575 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.575    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X30Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.108 r  bseg_driver/decimal_renderer/L_728203f4_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.108    bseg_driver/decimal_renderer/L_728203f4_remainder0_inferred__1/i__carry_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.225 r  bseg_driver/decimal_renderer/L_728203f4_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.225    bseg_driver/decimal_renderer/L_728203f4_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.540 r  bseg_driver/decimal_renderer/L_728203f4_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.864    29.404    bseg_driver/decimal_renderer/L_728203f4_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X31Y62         LUT6 (Prop_lut6_I0_O)        0.307    29.711 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.808    30.519    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X31Y61         LUT6 (Prop_lut6_I1_O)        0.124    30.643 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.614    31.256    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X32Y60         LUT6 (Prop_lut6_I1_O)        0.124    31.380 f  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.669    32.049    L_reg/bseg_OBUF[10]_inst_i_14_n_0
    SLICE_X32Y60         LUT6 (Prop_lut6_I5_O)        0.124    32.173 r  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.190    33.364    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X36Y59         LUT4 (Prop_lut4_I3_O)        0.124    33.488 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.818    36.305    bseg_OBUF[4]
    M2                   OBUF (Prop_obuf_I_O)         3.538    39.844 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    39.844    bseg[4]
    M2                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.126ns  (logic 11.162ns (32.707%)  route 22.965ns (67.293%))
  Logic Levels:           31  (CARRY4=7 LUT3=5 LUT4=5 LUT5=4 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         1.548     5.132    L_reg/clk_IBUF_BUFG
    SLICE_X38Y64         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y64         FDRE (Prop_fdre_C_Q)         0.518     5.650 r  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.777     7.427    L_reg/M_sm_timer[8]
    SLICE_X42Y70         LUT3 (Prop_lut3_I2_O)        0.124     7.551 r  L_reg/L_728203f4_remainder0_carry_i_21__0/O
                         net (fo=4, routed)           0.891     8.442    L_reg/L_728203f4_remainder0_carry_i_21__0_n_0
    SLICE_X41Y72         LUT6 (Prop_lut6_I5_O)        0.124     8.566 f  L_reg/L_728203f4_remainder0_carry_i_17__0/O
                         net (fo=4, routed)           0.893     9.459    L_reg/L_728203f4_remainder0_carry_i_17__0_n_0
    SLICE_X42Y72         LUT3 (Prop_lut3_I2_O)        0.150     9.609 f  L_reg/L_728203f4_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.684    10.292    L_reg/L_728203f4_remainder0_carry_i_19__0_n_0
    SLICE_X42Y72         LUT5 (Prop_lut5_I3_O)        0.374    10.666 r  L_reg/L_728203f4_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.774    11.440    L_reg/L_728203f4_remainder0_carry_i_10__0_n_0
    SLICE_X43Y71         LUT4 (Prop_lut4_I1_O)        0.328    11.768 r  L_reg/L_728203f4_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.768    timerseg_driver/decimal_renderer/i__carry_i_6__2_0[1]
    SLICE_X43Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.318 r  timerseg_driver/decimal_renderer/L_728203f4_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.318    timerseg_driver/decimal_renderer/L_728203f4_remainder0_carry_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.631 r  timerseg_driver/decimal_renderer/L_728203f4_remainder0_carry__0/O[3]
                         net (fo=5, routed)           0.994    13.626    L_reg/L_728203f4_remainder0_1[7]
    SLICE_X47Y74         LUT5 (Prop_lut5_I2_O)        0.306    13.932 r  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           0.813    14.745    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X46Y73         LUT4 (Prop_lut4_I0_O)        0.124    14.869 f  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           1.127    15.996    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X45Y72         LUT6 (Prop_lut6_I0_O)        0.124    16.120 f  L_reg/i__carry__0_i_9__2/O
                         net (fo=5, routed)           1.086    17.206    L_reg/i__carry__0_i_9__2_n_0
    SLICE_X47Y74         LUT3 (Prop_lut3_I2_O)        0.150    17.356 r  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.684    18.040    L_reg/i__carry_i_20__2_n_0
    SLICE_X47Y74         LUT4 (Prop_lut4_I3_O)        0.332    18.372 f  L_reg/i__carry__0_i_11__1/O
                         net (fo=2, routed)           0.821    19.193    L_reg/i__carry__0_i_11__1_n_0
    SLICE_X46Y74         LUT4 (Prop_lut4_I3_O)        0.124    19.317 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=2, routed)           0.958    20.274    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X45Y74         LUT6 (Prop_lut6_I2_O)        0.124    20.398 r  L_reg/i__carry__0_i_6__2/O
                         net (fo=1, routed)           0.000    20.398    timerseg_driver/decimal_renderer/i__carry__0_i_9__1_1[2]
    SLICE_X45Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.796 r  timerseg_driver/decimal_renderer/L_728203f4_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    20.805    timerseg_driver/decimal_renderer/L_728203f4_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.118 f  timerseg_driver/decimal_renderer/L_728203f4_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.922    22.040    L_reg/L_728203f4_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X44Y75         LUT5 (Prop_lut5_I0_O)        0.306    22.346 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.433    22.779    timerseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X44Y75         LUT5 (Prop_lut5_I0_O)        0.124    22.903 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.407    24.310    L_reg/i__carry_i_14__0_0
    SLICE_X40Y74         LUT3 (Prop_lut3_I0_O)        0.124    24.434 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.979    25.413    L_reg/i__carry_i_25__1_n_0
    SLICE_X40Y75         LUT6 (Prop_lut6_I0_O)        0.124    25.537 f  L_reg/i__carry_i_14__0/O
                         net (fo=8, routed)           0.539    26.076    L_reg/i__carry_i_14__0_n_0
    SLICE_X41Y74         LUT6 (Prop_lut6_I3_O)        0.124    26.200 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.679    26.879    L_reg/i__carry_i_13__1_n_0
    SLICE_X41Y74         LUT3 (Prop_lut3_I1_O)        0.152    27.031 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.525    27.556    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18[0]
    SLICE_X42Y74         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.728    28.284 r  timerseg_driver/decimal_renderer/L_728203f4_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.009    28.293    timerseg_driver/decimal_renderer/L_728203f4_remainder0_inferred__1/i__carry_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.410 r  timerseg_driver/decimal_renderer/L_728203f4_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.410    timerseg_driver/decimal_renderer/L_728203f4_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.725 r  timerseg_driver/decimal_renderer/L_728203f4_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.623    29.348    timerseg_driver/decimal_renderer/L_728203f4_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X43Y76         LUT6 (Prop_lut6_I0_O)        0.307    29.655 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    29.806    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X43Y76         LUT6 (Prop_lut6_I1_O)        0.124    29.930 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.852    30.782    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I2_O)        0.124    30.906 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.599    31.505    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X43Y75         LUT6 (Prop_lut6_I5_O)        0.124    31.629 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.971    32.600    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X46Y76         LUT4 (Prop_lut4_I0_O)        0.152    32.752 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.766    35.518    timerseg_OBUF[3]
    G4                   OBUF (Prop_obuf_I_O)         3.741    39.258 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    39.258    timerseg[3]
    G4                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.948ns  (logic 11.152ns (32.850%)  route 22.796ns (67.150%))
  Logic Levels:           31  (CARRY4=7 LUT3=5 LUT4=5 LUT5=4 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         1.548     5.132    L_reg/clk_IBUF_BUFG
    SLICE_X38Y64         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y64         FDRE (Prop_fdre_C_Q)         0.518     5.650 r  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.777     7.427    L_reg/M_sm_timer[8]
    SLICE_X42Y70         LUT3 (Prop_lut3_I2_O)        0.124     7.551 r  L_reg/L_728203f4_remainder0_carry_i_21__0/O
                         net (fo=4, routed)           0.891     8.442    L_reg/L_728203f4_remainder0_carry_i_21__0_n_0
    SLICE_X41Y72         LUT6 (Prop_lut6_I5_O)        0.124     8.566 f  L_reg/L_728203f4_remainder0_carry_i_17__0/O
                         net (fo=4, routed)           0.893     9.459    L_reg/L_728203f4_remainder0_carry_i_17__0_n_0
    SLICE_X42Y72         LUT3 (Prop_lut3_I2_O)        0.150     9.609 f  L_reg/L_728203f4_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.684    10.292    L_reg/L_728203f4_remainder0_carry_i_19__0_n_0
    SLICE_X42Y72         LUT5 (Prop_lut5_I3_O)        0.374    10.666 r  L_reg/L_728203f4_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.774    11.440    L_reg/L_728203f4_remainder0_carry_i_10__0_n_0
    SLICE_X43Y71         LUT4 (Prop_lut4_I1_O)        0.328    11.768 r  L_reg/L_728203f4_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.768    timerseg_driver/decimal_renderer/i__carry_i_6__2_0[1]
    SLICE_X43Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.318 r  timerseg_driver/decimal_renderer/L_728203f4_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.318    timerseg_driver/decimal_renderer/L_728203f4_remainder0_carry_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.631 r  timerseg_driver/decimal_renderer/L_728203f4_remainder0_carry__0/O[3]
                         net (fo=5, routed)           0.994    13.626    L_reg/L_728203f4_remainder0_1[7]
    SLICE_X47Y74         LUT5 (Prop_lut5_I2_O)        0.306    13.932 r  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           0.813    14.745    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X46Y73         LUT4 (Prop_lut4_I0_O)        0.124    14.869 f  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           1.127    15.996    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X45Y72         LUT6 (Prop_lut6_I0_O)        0.124    16.120 f  L_reg/i__carry__0_i_9__2/O
                         net (fo=5, routed)           1.086    17.206    L_reg/i__carry__0_i_9__2_n_0
    SLICE_X47Y74         LUT3 (Prop_lut3_I2_O)        0.150    17.356 r  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.684    18.040    L_reg/i__carry_i_20__2_n_0
    SLICE_X47Y74         LUT4 (Prop_lut4_I3_O)        0.332    18.372 f  L_reg/i__carry__0_i_11__1/O
                         net (fo=2, routed)           0.821    19.193    L_reg/i__carry__0_i_11__1_n_0
    SLICE_X46Y74         LUT4 (Prop_lut4_I3_O)        0.124    19.317 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=2, routed)           0.958    20.274    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X45Y74         LUT6 (Prop_lut6_I2_O)        0.124    20.398 r  L_reg/i__carry__0_i_6__2/O
                         net (fo=1, routed)           0.000    20.398    timerseg_driver/decimal_renderer/i__carry__0_i_9__1_1[2]
    SLICE_X45Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.796 r  timerseg_driver/decimal_renderer/L_728203f4_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    20.805    timerseg_driver/decimal_renderer/L_728203f4_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.118 f  timerseg_driver/decimal_renderer/L_728203f4_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.922    22.040    L_reg/L_728203f4_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X44Y75         LUT5 (Prop_lut5_I0_O)        0.306    22.346 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.433    22.779    timerseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X44Y75         LUT5 (Prop_lut5_I0_O)        0.124    22.903 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.407    24.310    L_reg/i__carry_i_14__0_0
    SLICE_X40Y74         LUT3 (Prop_lut3_I0_O)        0.124    24.434 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.979    25.413    L_reg/i__carry_i_25__1_n_0
    SLICE_X40Y75         LUT6 (Prop_lut6_I0_O)        0.124    25.537 f  L_reg/i__carry_i_14__0/O
                         net (fo=8, routed)           0.539    26.076    L_reg/i__carry_i_14__0_n_0
    SLICE_X41Y74         LUT6 (Prop_lut6_I3_O)        0.124    26.200 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.679    26.879    L_reg/i__carry_i_13__1_n_0
    SLICE_X41Y74         LUT3 (Prop_lut3_I1_O)        0.152    27.031 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.525    27.556    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18[0]
    SLICE_X42Y74         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.728    28.284 r  timerseg_driver/decimal_renderer/L_728203f4_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.009    28.293    timerseg_driver/decimal_renderer/L_728203f4_remainder0_inferred__1/i__carry_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.410 r  timerseg_driver/decimal_renderer/L_728203f4_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.410    timerseg_driver/decimal_renderer/L_728203f4_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.725 r  timerseg_driver/decimal_renderer/L_728203f4_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.623    29.348    timerseg_driver/decimal_renderer/L_728203f4_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X43Y76         LUT6 (Prop_lut6_I0_O)        0.307    29.655 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    29.806    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X43Y76         LUT6 (Prop_lut6_I1_O)        0.124    29.930 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.852    30.782    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I2_O)        0.124    30.906 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.599    31.505    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X43Y75         LUT6 (Prop_lut6_I5_O)        0.124    31.629 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.950    32.579    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X46Y76         LUT4 (Prop_lut4_I0_O)        0.153    32.732 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.619    35.350    timerseg_OBUF[9]
    G5                   OBUF (Prop_obuf_I_O)         3.730    39.080 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    39.080    timerseg[9]
    G5                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.915ns  (logic 10.937ns (32.248%)  route 22.978ns (67.752%))
  Logic Levels:           31  (CARRY4=7 LUT3=5 LUT4=5 LUT5=4 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         1.548     5.132    L_reg/clk_IBUF_BUFG
    SLICE_X38Y64         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y64         FDRE (Prop_fdre_C_Q)         0.518     5.650 r  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.777     7.427    L_reg/M_sm_timer[8]
    SLICE_X42Y70         LUT3 (Prop_lut3_I2_O)        0.124     7.551 r  L_reg/L_728203f4_remainder0_carry_i_21__0/O
                         net (fo=4, routed)           0.891     8.442    L_reg/L_728203f4_remainder0_carry_i_21__0_n_0
    SLICE_X41Y72         LUT6 (Prop_lut6_I5_O)        0.124     8.566 f  L_reg/L_728203f4_remainder0_carry_i_17__0/O
                         net (fo=4, routed)           0.893     9.459    L_reg/L_728203f4_remainder0_carry_i_17__0_n_0
    SLICE_X42Y72         LUT3 (Prop_lut3_I2_O)        0.150     9.609 f  L_reg/L_728203f4_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.684    10.292    L_reg/L_728203f4_remainder0_carry_i_19__0_n_0
    SLICE_X42Y72         LUT5 (Prop_lut5_I3_O)        0.374    10.666 r  L_reg/L_728203f4_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.774    11.440    L_reg/L_728203f4_remainder0_carry_i_10__0_n_0
    SLICE_X43Y71         LUT4 (Prop_lut4_I1_O)        0.328    11.768 r  L_reg/L_728203f4_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.768    timerseg_driver/decimal_renderer/i__carry_i_6__2_0[1]
    SLICE_X43Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.318 r  timerseg_driver/decimal_renderer/L_728203f4_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.318    timerseg_driver/decimal_renderer/L_728203f4_remainder0_carry_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.631 r  timerseg_driver/decimal_renderer/L_728203f4_remainder0_carry__0/O[3]
                         net (fo=5, routed)           0.994    13.626    L_reg/L_728203f4_remainder0_1[7]
    SLICE_X47Y74         LUT5 (Prop_lut5_I2_O)        0.306    13.932 r  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           0.813    14.745    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X46Y73         LUT4 (Prop_lut4_I0_O)        0.124    14.869 f  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           1.127    15.996    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X45Y72         LUT6 (Prop_lut6_I0_O)        0.124    16.120 f  L_reg/i__carry__0_i_9__2/O
                         net (fo=5, routed)           1.086    17.206    L_reg/i__carry__0_i_9__2_n_0
    SLICE_X47Y74         LUT3 (Prop_lut3_I2_O)        0.150    17.356 r  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.684    18.040    L_reg/i__carry_i_20__2_n_0
    SLICE_X47Y74         LUT4 (Prop_lut4_I3_O)        0.332    18.372 f  L_reg/i__carry__0_i_11__1/O
                         net (fo=2, routed)           0.821    19.193    L_reg/i__carry__0_i_11__1_n_0
    SLICE_X46Y74         LUT4 (Prop_lut4_I3_O)        0.124    19.317 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=2, routed)           0.958    20.274    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X45Y74         LUT6 (Prop_lut6_I2_O)        0.124    20.398 r  L_reg/i__carry__0_i_6__2/O
                         net (fo=1, routed)           0.000    20.398    timerseg_driver/decimal_renderer/i__carry__0_i_9__1_1[2]
    SLICE_X45Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.796 r  timerseg_driver/decimal_renderer/L_728203f4_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    20.805    timerseg_driver/decimal_renderer/L_728203f4_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.118 f  timerseg_driver/decimal_renderer/L_728203f4_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.922    22.040    L_reg/L_728203f4_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X44Y75         LUT5 (Prop_lut5_I0_O)        0.306    22.346 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.433    22.779    timerseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X44Y75         LUT5 (Prop_lut5_I0_O)        0.124    22.903 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.407    24.310    L_reg/i__carry_i_14__0_0
    SLICE_X40Y74         LUT3 (Prop_lut3_I0_O)        0.124    24.434 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.979    25.413    L_reg/i__carry_i_25__1_n_0
    SLICE_X40Y75         LUT6 (Prop_lut6_I0_O)        0.124    25.537 f  L_reg/i__carry_i_14__0/O
                         net (fo=8, routed)           0.539    26.076    L_reg/i__carry_i_14__0_n_0
    SLICE_X41Y74         LUT6 (Prop_lut6_I3_O)        0.124    26.200 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.679    26.879    L_reg/i__carry_i_13__1_n_0
    SLICE_X41Y74         LUT3 (Prop_lut3_I1_O)        0.152    27.031 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.525    27.556    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18[0]
    SLICE_X42Y74         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.728    28.284 r  timerseg_driver/decimal_renderer/L_728203f4_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.009    28.293    timerseg_driver/decimal_renderer/L_728203f4_remainder0_inferred__1/i__carry_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.410 r  timerseg_driver/decimal_renderer/L_728203f4_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.410    timerseg_driver/decimal_renderer/L_728203f4_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.725 r  timerseg_driver/decimal_renderer/L_728203f4_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.623    29.348    timerseg_driver/decimal_renderer/L_728203f4_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X43Y76         LUT6 (Prop_lut6_I0_O)        0.307    29.655 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    29.806    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X43Y76         LUT6 (Prop_lut6_I1_O)        0.124    29.930 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.852    30.782    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I2_O)        0.124    30.906 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.599    31.505    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X43Y75         LUT6 (Prop_lut6_I5_O)        0.124    31.629 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.950    32.579    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X46Y76         LUT4 (Prop_lut4_I0_O)        0.124    32.703 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.801    35.503    timerseg_OBUF[6]
    C7                   OBUF (Prop_obuf_I_O)         3.544    39.047 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    39.047    timerseg[6]
    C7                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.711ns  (logic 1.363ns (79.671%)  route 0.348ns (20.329%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.348     2.025    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.247 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.247    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            aseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.730ns  (logic 1.365ns (78.886%)  route 0.365ns (21.114%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         0.595     1.539    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X65Y46         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y46         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=7, routed)           0.365     2.045    aseg_OBUF[4]
    N3                   OBUF (Prop_obuf_I_O)         1.224     3.269 r  aseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.269    aseg[4]
    N3                                                                r  aseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.748ns  (logic 1.404ns (80.310%)  route 0.344ns (19.690%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.128     1.664 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.344     2.008    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     3.284 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.284    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.814ns  (logic 1.367ns (75.358%)  route 0.447ns (24.642%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.447     2.124    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.349 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.349    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.843ns  (logic 1.409ns (76.429%)  route 0.434ns (23.571%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.128     1.664 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.434     2.098    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     3.379 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.379    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.879ns  (logic 1.396ns (74.301%)  route 0.483ns (25.699%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         0.591     1.535    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y61         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDPE (Prop_fdpe_C_Q)         0.164     1.699 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.483     2.182    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.414 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.414    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.018ns  (logic 1.386ns (68.660%)  route 0.632ns (31.340%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         0.564     1.508    display/clk_IBUF_BUFG
    SLICE_X49Y55         FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           0.632     2.281    matbot_OBUF[2]
    H3                   OBUF (Prop_obuf_I_O)         1.245     3.526 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.526    matbot[2]
    H3                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.019ns  (logic 1.369ns (67.796%)  route 0.650ns (32.204%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         0.564     1.508    display/clk_IBUF_BUFG
    SLICE_X49Y55         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.650     2.299    matbot_OBUF[0]
    J4                   OBUF (Prop_obuf_I_O)         1.228     3.527 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.527    matbot[0]
    J4                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.035ns  (logic 1.383ns (67.979%)  route 0.651ns (32.021%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         0.564     1.508    display/clk_IBUF_BUFG
    SLICE_X49Y55         FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           0.651     2.300    matbot_OBUF[1]
    J3                   OBUF (Prop_obuf_I_O)         1.242     3.542 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.542    matbot[1]
    J3                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1741760279[0].cond_butt_sel_desel/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.036ns  (logic 1.466ns (71.992%)  route 0.570ns (28.008%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         0.591     1.535    forLoop_idx_0_1741760279[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X61Y57         FDRE                                         r  forLoop_idx_0_1741760279[0].cond_butt_sel_desel/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  forLoop_idx_0_1741760279[0].cond_butt_sel_desel/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.076     1.752    forLoop_idx_0_1741760279[0].cond_butt_sel_desel/D_ctr_q_reg[6]
    SLICE_X60Y57         LUT6 (Prop_lut6_I1_O)        0.045     1.797 r  forLoop_idx_0_1741760279[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.849    forLoop_idx_0_1741760279[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_3_n_0
    SLICE_X60Y57         LUT5 (Prop_lut5_I4_O)        0.045     1.894 r  forLoop_idx_0_1741760279[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=7, routed)           0.442     2.336    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.570 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.570    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1837604886[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.735ns  (logic 1.625ns (34.314%)  route 3.110ns (65.686%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.497     3.997    forLoop_idx_0_1837604886[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X57Y62         LUT1 (Prop_lut1_I0_O)        0.124     4.121 r  forLoop_idx_0_1837604886[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__1/O
                         net (fo=1, routed)           0.614     4.735    forLoop_idx_0_1837604886[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X56Y60         SRLC32E                                      r  forLoop_idx_0_1837604886[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         1.441     4.845    forLoop_idx_0_1837604886[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y60         SRLC32E                                      r  forLoop_idx_0_1837604886[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1837604886[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.472ns  (logic 1.617ns (36.165%)  route 2.855ns (63.835%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.993     3.486    forLoop_idx_0_1837604886[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y65         LUT1 (Prop_lut1_I0_O)        0.124     3.610 r  forLoop_idx_0_1837604886[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__4/O
                         net (fo=1, routed)           0.862     4.472    forLoop_idx_0_1837604886[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X64Y59         SRLC32E                                      r  forLoop_idx_0_1837604886[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         1.507     4.911    forLoop_idx_0_1837604886[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y59         SRLC32E                                      r  forLoop_idx_0_1837604886[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1837604886[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.017ns  (logic 1.615ns (40.205%)  route 2.402ns (59.795%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.063     3.554    forLoop_idx_0_1837604886[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X62Y72         LUT1 (Prop_lut1_I0_O)        0.124     3.678 r  forLoop_idx_0_1837604886[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__2/O
                         net (fo=1, routed)           0.339     4.017    forLoop_idx_0_1837604886[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X60Y72         SRLC32E                                      r  forLoop_idx_0_1837604886[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         1.494     4.898    forLoop_idx_0_1837604886[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y72         SRLC32E                                      r  forLoop_idx_0_1837604886[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1741760279[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.954ns  (logic 1.618ns (40.933%)  route 2.335ns (59.067%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         1.494     1.494 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           1.863     3.357    forLoop_idx_0_1741760279[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y47         LUT1 (Prop_lut1_I0_O)        0.124     3.481 r  forLoop_idx_0_1741760279[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1__0/O
                         net (fo=1, routed)           0.473     3.954    forLoop_idx_0_1741760279[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X64Y46         SRLC32E                                      r  forLoop_idx_0_1741760279[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         1.519     4.924    forLoop_idx_0_1741760279[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y46         SRLC32E                                      r  forLoop_idx_0_1741760279[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.900ns  (logic 1.622ns (41.608%)  route 2.277ns (58.392%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.757     3.255    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X65Y47         LUT1 (Prop_lut1_I0_O)        0.124     3.379 r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29_i_1__5/O
                         net (fo=1, routed)           0.520     3.900    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X64Y46         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         1.519     4.924    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X64Y46         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1837604886[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.854ns  (logic 1.619ns (42.001%)  route 2.235ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.897     3.392    forLoop_idx_0_1837604886[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X62Y72         LUT1 (Prop_lut1_I0_O)        0.124     3.516 r  forLoop_idx_0_1837604886[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__3/O
                         net (fo=1, routed)           0.338     3.854    forLoop_idx_0_1837604886[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X60Y72         SRLC32E                                      r  forLoop_idx_0_1837604886[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         1.494     4.898    forLoop_idx_0_1837604886[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y72         SRLC32E                                      r  forLoop_idx_0_1837604886[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.851ns  (logic 1.628ns (42.266%)  route 2.224ns (57.734%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.685     3.189    reset_cond/butt_reset_IBUF
    SLICE_X64Y61         LUT1 (Prop_lut1_I0_O)        0.124     3.313 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     3.851    reset_cond/M_reset_cond_in
    SLICE_X65Y61         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         1.506     4.910    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y61         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.851ns  (logic 1.628ns (42.266%)  route 2.224ns (57.734%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.685     3.189    reset_cond/butt_reset_IBUF
    SLICE_X64Y61         LUT1 (Prop_lut1_I0_O)        0.124     3.313 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     3.851    reset_cond/M_reset_cond_in
    SLICE_X64Y61         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         1.506     4.910    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y61         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.851ns  (logic 1.628ns (42.266%)  route 2.224ns (57.734%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.685     3.189    reset_cond/butt_reset_IBUF
    SLICE_X64Y61         LUT1 (Prop_lut1_I0_O)        0.124     3.313 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     3.851    reset_cond/M_reset_cond_in
    SLICE_X64Y61         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         1.506     4.910    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y61         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.851ns  (logic 1.628ns (42.266%)  route 2.224ns (57.734%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.685     3.189    reset_cond/butt_reset_IBUF
    SLICE_X64Y61         LUT1 (Prop_lut1_I0_O)        0.124     3.313 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     3.851    reset_cond/M_reset_cond_in
    SLICE_X64Y61         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         1.506     4.910    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y61         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1741760279[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.043ns  (logic 0.300ns (28.737%)  route 0.743ns (71.263%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.630     0.884    forLoop_idx_0_1741760279[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y59         LUT1 (Prop_lut1_I0_O)        0.045     0.929 r  forLoop_idx_0_1741760279[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1/O
                         net (fo=1, routed)           0.113     1.043    forLoop_idx_0_1741760279[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X64Y59         SRLC32E                                      r  forLoop_idx_0_1741760279[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         0.862     2.052    forLoop_idx_0_1741760279[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y59         SRLC32E                                      r  forLoop_idx_0_1741760279[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1837604886[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.191ns  (logic 0.307ns (25.816%)  route 0.883ns (74.184%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.768     1.030    forLoop_idx_0_1837604886[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X62Y72         LUT1 (Prop_lut1_I0_O)        0.045     1.075 r  forLoop_idx_0_1837604886[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__3/O
                         net (fo=1, routed)           0.115     1.191    forLoop_idx_0_1837604886[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X60Y72         SRLC32E                                      r  forLoop_idx_0_1837604886[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         0.849     2.038    forLoop_idx_0_1837604886[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y72         SRLC32E                                      r  forLoop_idx_0_1837604886[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.199ns  (logic 0.316ns (26.390%)  route 0.883ns (73.610%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.699     0.971    reset_cond/butt_reset_IBUF
    SLICE_X64Y61         LUT1 (Prop_lut1_I0_O)        0.045     1.016 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     1.199    reset_cond/M_reset_cond_in
    SLICE_X65Y61         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         0.861     2.051    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y61         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.199ns  (logic 0.316ns (26.390%)  route 0.883ns (73.610%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.699     0.971    reset_cond/butt_reset_IBUF
    SLICE_X64Y61         LUT1 (Prop_lut1_I0_O)        0.045     1.016 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     1.199    reset_cond/M_reset_cond_in
    SLICE_X64Y61         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         0.861     2.051    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y61         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.199ns  (logic 0.316ns (26.390%)  route 0.883ns (73.610%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.699     0.971    reset_cond/butt_reset_IBUF
    SLICE_X64Y61         LUT1 (Prop_lut1_I0_O)        0.045     1.016 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     1.199    reset_cond/M_reset_cond_in
    SLICE_X64Y61         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         0.861     2.051    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y61         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.199ns  (logic 0.316ns (26.390%)  route 0.883ns (73.610%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.699     0.971    reset_cond/butt_reset_IBUF
    SLICE_X64Y61         LUT1 (Prop_lut1_I0_O)        0.045     1.016 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     1.199    reset_cond/M_reset_cond_in
    SLICE_X64Y61         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         0.861     2.051    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y61         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.199ns  (logic 0.316ns (26.390%)  route 0.883ns (73.610%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.699     0.971    reset_cond/butt_reset_IBUF
    SLICE_X64Y61         LUT1 (Prop_lut1_I0_O)        0.045     1.016 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     1.199    reset_cond/M_reset_cond_in
    SLICE_X64Y61         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         0.861     2.051    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y61         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.200ns  (logic 0.311ns (25.926%)  route 0.889ns (74.074%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.719     0.985    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X65Y47         LUT1 (Prop_lut1_I0_O)        0.045     1.030 r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29_i_1__5/O
                         net (fo=1, routed)           0.170     1.200    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X64Y46         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         0.866     2.056    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X64Y46         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1741760279[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.205ns  (logic 0.307ns (25.473%)  route 0.898ns (74.527%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.733     0.995    forLoop_idx_0_1741760279[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y47         LUT1 (Prop_lut1_I0_O)        0.045     1.040 r  forLoop_idx_0_1741760279[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1__0/O
                         net (fo=1, routed)           0.166     1.205    forLoop_idx_0_1741760279[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X64Y46         SRLC32E                                      r  forLoop_idx_0_1741760279[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         0.866     2.056    forLoop_idx_0_1741760279[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y46         SRLC32E                                      r  forLoop_idx_0_1741760279[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1837604886[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.241ns  (logic 0.304ns (24.480%)  route 0.937ns (75.520%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.822     1.081    forLoop_idx_0_1837604886[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X62Y72         LUT1 (Prop_lut1_I0_O)        0.045     1.126 r  forLoop_idx_0_1837604886[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__2/O
                         net (fo=1, routed)           0.115     1.241    forLoop_idx_0_1837604886[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X60Y72         SRLC32E                                      r  forLoop_idx_0_1837604886[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         0.849     2.038    forLoop_idx_0_1837604886[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y72         SRLC32E                                      r  forLoop_idx_0_1837604886[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK





