library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity Interrupt_reg is
	port(
		Interrupt_input : std_logic_vector(7 downto 0);
		BUS_address : in std_logic_vector(16 downto 0);
		BUS_Data : out std_logic_vector(7 downto 0) := "ZZZZZZZZ"
	);
end entity;