{"vcs1":{"timestamp_begin":1741874514.950329126, "rt":5.61, "ut":5.34, "st":0.22}}
{"vcselab":{"timestamp_begin":1741874520.646050154, "rt":0.28, "ut":0.17, "st":0.10}}
{"link":{"timestamp_begin":1741874520.992778949, "rt":0.28, "ut":0.13, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1741874514.637032089}
{"VCS_COMP_START_TIME": 1741874514.637032089}
{"VCS_COMP_END_TIME": 1741874521.348282940}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 380496}}
{"vcselab": {"peak_mem": 174728}}
