#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: H:\PANGO_EDA\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.26100
#Hostname: DESKTOP-4P2ET5G
Generated by Fabric Compiler (version 2022.1 build 99559) at Mon Feb 24 22:59:59 2025
#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: H:\PANGO_EDA\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.26100
#Hostname: DESKTOP-4P2ET5G
Generated by Fabric Compiler (version 2022.1 build 99559) at Mon Feb 24 22:59:52 2025
# pvf -action compile

pvf_reg_constant axi_sdramCtrl/bridge_writeRsp_rData_resp[1] 0

pvf_reg_constant axi_sdramCtrl/bridge_writeRsp_rData_resp[0] 0

pvf_reg_constant axi_core_cpu/IBusCachedPlugin_s1_tightlyCoupledHit 0

pvf_reg_constant axi_core_cpu/IBusCachedPlugin_s2_tightlyCoupledHit 0

pvf_reg_constant axi_core_cpu/CsrPlugin_interrupt_targetPrivilege[1] 1

pvf_reg_constant axi_core_cpu/CsrPlugin_interrupt_targetPrivilege[0] 1

pvf_reg_constant axi_core_cpu/decode_to_execute_MEMORY_FORCE_CONSTISTENCY 0

pvf_reg_constant axi_sdramCtrl/ctrl/chip_sdram_CSn 0

pvf_reg_constant axi_core_cpu/dataCache_1/stageA_wayInvalidate[0] 0

pvf_reg_constant axi_core_cpu/dataCache_1/stageB_wayInvalidate[0] 0

pvf_reg_constant axi_core_cpu/dataCache_1/loader_killReg 0

pvf_reg_merging  -survived jtagBridge_1/jtag_tap_bypass -deleted jtagBridge_1/jtag_writeArea_data

# pvf -action synthesize

pvf_reg_merging  -survived axi_core_cpu/decode_to_execute_IS_RS1_SIGNED -deleted axi_core_cpu/decode_to_execute_IS_RS2_SIGNED

pvf_reg_merging  -survived axi_core_cpu/CsrPlugin_mstatus_MPP[0] -deleted axi_core_cpu/CsrPlugin_mstatus_MPP[1]

pvf_reg_merging  -survived axi_sdramCtrl/ctrl/chip_sdram_DQ_writeEnable[0] -deleted axi_sdramCtrl/ctrl/chip_sdram_DQ_writeEnable[1]

pvf_reg_merging  -survived axi_sdramCtrl/ctrl/chip_sdram_DQ_writeEnable[0] -deleted axi_sdramCtrl/ctrl/chip_sdram_DQ_writeEnable[2]

pvf_reg_merging  -survived axi_sdramCtrl/ctrl/chip_sdram_DQ_writeEnable[0] -deleted axi_sdramCtrl/ctrl/chip_sdram_DQ_writeEnable[3]

pvf_reg_merging  -survived axi_sdramCtrl/ctrl/chip_sdram_DQ_writeEnable[0] -deleted axi_sdramCtrl/ctrl/chip_sdram_DQ_writeEnable[4]

pvf_reg_merging  -survived axi_sdramCtrl/ctrl/chip_sdram_DQ_writeEnable[0] -deleted axi_sdramCtrl/ctrl/chip_sdram_DQ_writeEnable[5]

pvf_reg_merging  -survived axi_sdramCtrl/ctrl/chip_sdram_DQ_writeEnable[0] -deleted axi_sdramCtrl/ctrl/chip_sdram_DQ_writeEnable[6]

pvf_reg_merging  -survived axi_sdramCtrl/ctrl/chip_sdram_DQ_writeEnable[0] -deleted axi_sdramCtrl/ctrl/chip_sdram_DQ_writeEnable[7]

pvf_reg_merging  -survived axi_sdramCtrl/ctrl/chip_sdram_DQ_writeEnable[0] -deleted axi_sdramCtrl/ctrl/chip_sdram_DQ_writeEnable[8]

pvf_reg_merging  -survived axi_sdramCtrl/ctrl/chip_sdram_DQ_writeEnable[0] -deleted axi_sdramCtrl/ctrl/chip_sdram_DQ_writeEnable[9]

pvf_reg_merging  -survived axi_sdramCtrl/ctrl/chip_sdram_DQ_writeEnable[0] -deleted axi_sdramCtrl/ctrl/chip_sdram_DQ_writeEnable[10]

pvf_reg_merging  -survived axi_sdramCtrl/ctrl/chip_sdram_DQ_writeEnable[0] -deleted axi_sdramCtrl/ctrl/chip_sdram_DQ_writeEnable[11]

pvf_reg_merging  -survived axi_sdramCtrl/ctrl/chip_sdram_DQ_writeEnable[0] -deleted axi_sdramCtrl/ctrl/chip_sdram_DQ_writeEnable[12]

pvf_reg_merging  -survived axi_sdramCtrl/ctrl/chip_sdram_DQ_writeEnable[0] -deleted axi_sdramCtrl/ctrl/chip_sdram_DQ_writeEnable[13]

pvf_reg_merging  -survived axi_sdramCtrl/ctrl/chip_sdram_DQ_writeEnable[0] -deleted axi_sdramCtrl/ctrl/chip_sdram_DQ_writeEnable[14]

pvf_reg_merging  -survived axi_sdramCtrl/ctrl/chip_sdram_DQ_writeEnable[0] -deleted axi_sdramCtrl/ctrl/chip_sdram_DQ_writeEnable[15]

.fromstates axi_apbBridge/phase[1] axi_apbBridge/phase[0]
.tostates axi_apbBridge/phase_2 axi_apbBridge/phase_1 axi_apbBridge/phase_0
.begin
00 001
01 010
10 100
.end


.fromstates axi_core_cpu/CsrPlugin_interrupt_code[3] axi_core_cpu/CsrPlugin_interrupt_code[2] axi_core_cpu/CsrPlugin_interrupt_code[1] axi_core_cpu/CsrPlugin_interrupt_code[0]
.tostates axi_core_cpu/CsrPlugin_interrupt_code_2 axi_core_cpu/CsrPlugin_interrupt_code_1 axi_core_cpu/CsrPlugin_interrupt_code_0
.begin
0011 001
0111 010
1011 100
.end


.fromstates axi_core_cpu/IBusCachedPlugin_injector_port_state[2] axi_core_cpu/IBusCachedPlugin_injector_port_state[1] axi_core_cpu/IBusCachedPlugin_injector_port_state[0]
.tostates axi_core_cpu/IBusCachedPlugin_injector_port_state_4 axi_core_cpu/IBusCachedPlugin_injector_port_state_3 axi_core_cpu/IBusCachedPlugin_injector_port_state_2 axi_core_cpu/IBusCachedPlugin_injector_port_state_1 axi_core_cpu/IBusCachedPlugin_injector_port_state_0
.begin
000 00001
001 00010
010 00100
011 01000
100 10000
.end


.fromstates axi_sdramCtrl/ctrl/frontend_state[1] axi_sdramCtrl/ctrl/frontend_state[0]
.tostates axi_sdramCtrl/ctrl/frontend_state_3 axi_sdramCtrl/ctrl/frontend_state_2 axi_sdramCtrl/ctrl/frontend_state_1 axi_sdramCtrl/ctrl/frontend_state_0
.begin
00 0001
01 0010
10 0100
11 1000
.end


.fromstates axi_uartCtrl/uartCtrl_1/rx/stateMachine_state[2] axi_uartCtrl/uartCtrl_1/rx/stateMachine_state[1] axi_uartCtrl/uartCtrl_1/rx/stateMachine_state[0]
.tostates axi_uartCtrl/uartCtrl_1/rx/stateMachine_state_4 axi_uartCtrl/uartCtrl_1/rx/stateMachine_state_3 axi_uartCtrl/uartCtrl_1/rx/stateMachine_state_2 axi_uartCtrl/uartCtrl_1/rx/stateMachine_state_1 axi_uartCtrl/uartCtrl_1/rx/stateMachine_state_0
.begin
000 00001
001 00010
010 00100
011 01000
100 10000
.end


.fromstates axi_uartCtrl/uartCtrl_1/tx/stateMachine_state[2] axi_uartCtrl/uartCtrl_1/tx/stateMachine_state[1] axi_uartCtrl/uartCtrl_1/tx/stateMachine_state[0]
.tostates axi_uartCtrl/uartCtrl_1/tx/stateMachine_state_4 axi_uartCtrl/uartCtrl_1/tx/stateMachine_state_3 axi_uartCtrl/uartCtrl_1/tx/stateMachine_state_2 axi_uartCtrl/uartCtrl_1/tx/stateMachine_state_1 axi_uartCtrl/uartCtrl_1/tx/stateMachine_state_0
.begin
000 00001
001 00010
010 00100
011 01000
100 10000
.end


.fromstates jtagBridge_1/jtag_tap_fsm_state[3] jtagBridge_1/jtag_tap_fsm_state[2] jtagBridge_1/jtag_tap_fsm_state[1] jtagBridge_1/jtag_tap_fsm_state[0]
.tostates jtagBridge_1/jtag_tap_fsm_state_14 jtagBridge_1/jtag_tap_fsm_state_13 jtagBridge_1/jtag_tap_fsm_state_12 jtagBridge_1/jtag_tap_fsm_state_11 jtagBridge_1/jtag_tap_fsm_state_10 jtagBridge_1/jtag_tap_fsm_state_9 jtagBridge_1/jtag_tap_fsm_state_8 jtagBridge_1/jtag_tap_fsm_state_7 jtagBridge_1/jtag_tap_fsm_state_6 jtagBridge_1/jtag_tap_fsm_state_5 jtagBridge_1/jtag_tap_fsm_state_4 jtagBridge_1/jtag_tap_fsm_state_3 jtagBridge_1/jtag_tap_fsm_state_2 jtagBridge_1/jtag_tap_fsm_state_1 jtagBridge_1/jtag_tap_fsm_state_0
.begin
0000 000000000000001
0001 000000000000010
0010 000000000000100
0011 000000000001000
0100 000000000010000
0101 000000000100000
0110 000000001000000
0111 000000010000000
1000 000000100000000
1001 000001000000000
1010 000010000000000
1011 000100000000000
1100 001000000000000
1101 010000000000000
1110 100000000000000
.end


pvf_reg_constant axi_core_cpu/execute_to_memory_BRANCH_CALC[0] 0

pvf_reg_merging  -survived axi_core_cpu/execute_to_memory_MUL_HL[32] -deleted axi_core_cpu/execute_to_memory_MUL_HL[33]

pvf_reg_merging  -survived axi_core_cpu/execute_to_memory_MUL_LH[32] -deleted axi_core_cpu/execute_to_memory_MUL_LH[33]

pvf_reg_constant axi_core_cpu/dataCache_1/loader_waysAllocator[0] 1

pvf_reg_constant toplevel_axi_core_cpu_dBus_cmd_rData_last 1

pvf_reg_constant axi_core_cpu/IBusCachedPlugin_cache/decodeStage_mmuRsp_allowExecute 1

pvf_reg_constant axi_core_cpu/IBusCachedPlugin_cache/decodeStage_mmuRsp_exception 0

pvf_reg_constant axi_core_cpu/IBusCachedPlugin_cache/decodeStage_mmuRsp_isPaging 0

pvf_reg_constant axi_core_cpu/IBusCachedPlugin_cache/decodeStage_mmuRsp_refilling 0

pvf_reg_constant axi_core_cpu/dataCache_1/stageB_mmuRsp_allowRead 1

pvf_reg_constant axi_core_cpu/dataCache_1/stageB_mmuRsp_allowWrite 1

pvf_reg_constant axi_core_cpu/dataCache_1/stageB_mmuRsp_exception 0

pvf_reg_constant axi_core_cpu/dataCache_1/stageB_mmuRsp_isPaging 0

pvf_reg_constant axi_core_cpu/dataCache_1/stageB_mmuRsp_refilling 0

pvf_reg_constant axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[0] 0

pvf_reg_constant axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[1] 0

pvf_reg_constant axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[2] 0

pvf_reg_constant axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[3] 0

pvf_reg_constant axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[4] 0

pvf_reg_constant axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[5] 0

pvf_reg_constant axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[6] 0

pvf_reg_constant axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[7] 0

pvf_reg_constant axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[8] 0

pvf_reg_constant axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[9] 0

pvf_reg_constant axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[10] 0

pvf_reg_constant axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[11] 0

pvf_reg_constant axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[12] 0

pvf_reg_constant axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[13] 0

pvf_reg_constant axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[14] 0

pvf_reg_constant axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[15] 0

pvf_reg_constant axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[16] 0

pvf_reg_constant axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[17] 0

pvf_reg_constant axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[18] 0

pvf_reg_constant axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[19] 0

pvf_reg_constant axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[20] 0

pvf_reg_constant axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[21] 0

pvf_reg_constant axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[22] 0

pvf_reg_constant axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[23] 0

pvf_reg_constant axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[24] 0

pvf_reg_constant axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[25] 0

pvf_reg_constant axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[26] 0

pvf_reg_constant axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[27] 0

pvf_reg_constant axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[28] 0

pvf_reg_constant axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[29] 0

pvf_reg_constant axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[30] 0

pvf_reg_constant axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31] 0

pvf_reg_constant axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[0] 0

pvf_reg_constant axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[1] 0

pvf_reg_constant axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[2] 0

pvf_reg_constant axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[3] 0

pvf_reg_constant axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[4] 0

pvf_reg_constant axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[5] 0

pvf_reg_constant axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[6] 0

pvf_reg_constant axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[7] 0

pvf_reg_constant axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[8] 0

pvf_reg_constant axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[9] 0

pvf_reg_constant axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[10] 0

pvf_reg_constant axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[11] 0

pvf_reg_constant axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[12] 0

pvf_reg_constant axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[13] 0

pvf_reg_constant axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[14] 0

pvf_reg_constant axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[15] 0

pvf_reg_constant axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[16] 0

pvf_reg_constant axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[17] 0

pvf_reg_constant axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[18] 0

pvf_reg_constant axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[19] 0

pvf_reg_constant axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[20] 0

pvf_reg_constant axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[21] 0

pvf_reg_constant axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[22] 0

pvf_reg_constant axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[23] 0

pvf_reg_constant axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[24] 0

pvf_reg_constant axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[25] 0

pvf_reg_constant axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[26] 0

pvf_reg_constant axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[27] 0

pvf_reg_constant axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[28] 0

pvf_reg_constant axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[29] 0

pvf_reg_constant axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[30] 0

pvf_reg_constant axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31] 0

pvf_reg_constant axi_sdramCtrl/ctrl/chip_sdram_DQ_read[0] 0

pvf_reg_constant axi_sdramCtrl/ctrl/chip_sdram_DQ_read[1] 0

pvf_reg_constant axi_sdramCtrl/ctrl/chip_sdram_DQ_read[2] 0

pvf_reg_constant axi_sdramCtrl/ctrl/chip_sdram_DQ_read[3] 0

pvf_reg_constant axi_sdramCtrl/ctrl/chip_sdram_DQ_read[4] 0

pvf_reg_constant axi_sdramCtrl/ctrl/chip_sdram_DQ_read[5] 0

pvf_reg_constant axi_sdramCtrl/ctrl/chip_sdram_DQ_read[6] 0

pvf_reg_constant axi_sdramCtrl/ctrl/chip_sdram_DQ_read[7] 0

pvf_reg_constant axi_sdramCtrl/ctrl/chip_sdram_DQ_read[8] 0

pvf_reg_constant axi_sdramCtrl/ctrl/chip_sdram_DQ_read[9] 0

pvf_reg_constant axi_sdramCtrl/ctrl/chip_sdram_DQ_read[10] 0

pvf_reg_constant axi_sdramCtrl/ctrl/chip_sdram_DQ_read[11] 0

pvf_reg_constant axi_sdramCtrl/ctrl/chip_sdram_DQ_read[12] 0

pvf_reg_constant axi_sdramCtrl/ctrl/chip_sdram_DQ_read[13] 0

pvf_reg_constant axi_sdramCtrl/ctrl/chip_sdram_DQ_read[14] 0

pvf_reg_constant axi_sdramCtrl/ctrl/chip_sdram_DQ_read[15] 0

pvf_reg_constant jtagBridge_1/system_rsp_payload_error 0

pvf_reg_constant toplevel_axi_core_cpu_dBus_cmd_m2sPipe_rData_last 1

pvf_reg_constant axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[0] 0

pvf_reg_constant axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[1] 0

pvf_reg_constant axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[2] 0

pvf_reg_constant axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[3] 0

pvf_reg_constant axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[4] 0

pvf_reg_constant axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[5] 0

pvf_reg_constant axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[6] 0

pvf_reg_constant axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[7] 0

pvf_reg_constant axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[8] 0

pvf_reg_constant axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[9] 0

pvf_reg_constant axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[10] 0

pvf_reg_constant axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[11] 0

pvf_reg_constant axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[12] 0

pvf_reg_constant axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[13] 0

pvf_reg_constant axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[14] 0

pvf_reg_constant axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[15] 0

pvf_reg_constant axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[16] 0

pvf_reg_constant axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[17] 0

pvf_reg_constant axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[18] 0

pvf_reg_constant axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[19] 0

pvf_reg_constant axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[20] 0

pvf_reg_constant axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[21] 0

pvf_reg_constant axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[22] 0

pvf_reg_constant axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[23] 0

pvf_reg_constant axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[24] 0

pvf_reg_constant axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[25] 0

pvf_reg_constant axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[26] 0

pvf_reg_constant axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[27] 0

pvf_reg_constant axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[28] 0

pvf_reg_constant axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[29] 0

pvf_reg_constant axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[30] 0

pvf_reg_constant axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31] 0

pvf_reg_constant axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[0] 0

pvf_reg_constant axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[1] 0

pvf_reg_constant axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[2] 0

pvf_reg_constant axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[3] 0

pvf_reg_constant axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[4] 0

pvf_reg_constant axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[5] 0

pvf_reg_constant axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[6] 0

pvf_reg_constant axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[7] 0

pvf_reg_constant axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[8] 0

pvf_reg_constant axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[9] 0

pvf_reg_constant axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[10] 0

pvf_reg_constant axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[11] 0

pvf_reg_constant axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[12] 0

pvf_reg_constant axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[13] 0

pvf_reg_constant axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[14] 0

pvf_reg_constant axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[15] 0

pvf_reg_constant axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[16] 0

pvf_reg_constant axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[17] 0

pvf_reg_constant axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[18] 0

pvf_reg_constant axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[19] 0

pvf_reg_constant axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[20] 0

pvf_reg_constant axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[21] 0

pvf_reg_constant axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[22] 0

pvf_reg_constant axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[23] 0

pvf_reg_constant axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[24] 0

pvf_reg_constant axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[25] 0

pvf_reg_constant axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[26] 0

pvf_reg_constant axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[27] 0

pvf_reg_constant axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[28] 0

pvf_reg_constant axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[29] 0

pvf_reg_constant axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[30] 0

pvf_reg_constant axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31] 0

pvf_reg_constant toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_id[0] 0

pvf_reg_constant toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_id[1] 0

pvf_reg_constant toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_id[2] 0

pvf_reg_constant toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_len[3] 0

pvf_reg_constant toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_len[4] 0

pvf_reg_constant toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_len[5] 0

pvf_reg_constant toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_len[6] 0

pvf_reg_constant toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_len[7] 0

pvf_reg_constant toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_size[0] 0

pvf_reg_constant toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_size[1] 1

pvf_reg_constant toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_burst[0] 1

pvf_reg_constant toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_burst[1] 0

pvf_reg_constant axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][0] 0

pvf_reg_constant axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][1] 0

pvf_reg_constant axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][2] 0

pvf_reg_constant axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][3] 0

pvf_reg_constant axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][4] 0

pvf_reg_constant axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][5] 0

pvf_reg_constant axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][6] 0

pvf_reg_constant axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][7] 0

pvf_reg_constant axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][8] 0

pvf_reg_constant axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][9] 0

pvf_reg_constant axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][10] 0

pvf_reg_constant axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][11] 0

pvf_reg_constant axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][12] 0

pvf_reg_constant axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][13] 0

pvf_reg_constant axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][14] 0

pvf_reg_constant axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][15] 0

pvf_reg_constant axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][0] 0

pvf_reg_constant axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][1] 0

pvf_reg_constant axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][2] 0

pvf_reg_constant axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][3] 0

pvf_reg_constant axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][4] 0

pvf_reg_constant axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][5] 0

pvf_reg_constant axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][6] 0

pvf_reg_constant axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][7] 0

pvf_reg_constant axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][8] 0

pvf_reg_constant axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][9] 0

pvf_reg_constant axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][10] 0

pvf_reg_constant axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][11] 0

pvf_reg_constant axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][12] 0

pvf_reg_constant axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][13] 0

pvf_reg_constant axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][14] 0

pvf_reg_constant axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][15] 0

pvf_reg_constant toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_id[0] 0

pvf_reg_constant toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_id[1] 0

pvf_reg_constant toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_id[2] 0

pvf_reg_constant toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_len[3] 0

pvf_reg_constant toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_len[4] 0

pvf_reg_constant toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_len[5] 0

pvf_reg_constant toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_len[6] 0

pvf_reg_constant toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_len[7] 0

pvf_reg_constant toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_size[0] 0

pvf_reg_constant toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_size[1] 1

pvf_reg_constant toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_burst[0] 1

pvf_reg_constant toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_burst[1] 0

pvf_reg_constant toplevel_axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_rData_last 1

pvf_reg_constant axi_ram/unburstify_buffer_transaction_id[0] 0

pvf_reg_constant axi_ram/unburstify_buffer_transaction_id[1] 0

pvf_reg_constant axi_ram/unburstify_buffer_transaction_id[2] 0

pvf_reg_constant axi_ram/unburstify_buffer_len[3] 0

pvf_reg_constant axi_ram/unburstify_buffer_transaction_size[0] 0

pvf_reg_constant axi_ram/unburstify_buffer_transaction_size[1] 1

pvf_reg_constant axi_ram/unburstify_buffer_transaction_burst[0] 1

pvf_reg_constant axi_ram/unburstify_buffer_transaction_burst[1] 0

pvf_reg_constant axi_sdramCtrl/unburstify_buffer_transaction_id[0] 0

pvf_reg_constant axi_sdramCtrl/unburstify_buffer_transaction_id[1] 0

pvf_reg_constant axi_sdramCtrl/unburstify_buffer_transaction_id[2] 0

pvf_reg_constant axi_sdramCtrl/unburstify_buffer_len[3] 0

pvf_reg_constant axi_sdramCtrl/unburstify_buffer_transaction_size[0] 0

pvf_reg_constant axi_sdramCtrl/unburstify_buffer_transaction_size[1] 1

pvf_reg_constant axi_sdramCtrl/unburstify_buffer_transaction_burst[0] 1

pvf_reg_constant axi_sdramCtrl/unburstify_buffer_transaction_burst[1] 0

pvf_reg_constant axi_sdramCtrl/axi_sdramCtrl_ctrl_io_bus_rsp_payload_data_regNextWhen[0] 0

pvf_reg_constant axi_sdramCtrl/axi_sdramCtrl_ctrl_io_bus_rsp_payload_data_regNextWhen[1] 0

pvf_reg_constant axi_sdramCtrl/axi_sdramCtrl_ctrl_io_bus_rsp_payload_data_regNextWhen[2] 0

pvf_reg_constant axi_sdramCtrl/axi_sdramCtrl_ctrl_io_bus_rsp_payload_data_regNextWhen[3] 0

pvf_reg_constant axi_sdramCtrl/axi_sdramCtrl_ctrl_io_bus_rsp_payload_data_regNextWhen[4] 0

pvf_reg_constant axi_sdramCtrl/axi_sdramCtrl_ctrl_io_bus_rsp_payload_data_regNextWhen[5] 0

pvf_reg_constant axi_sdramCtrl/axi_sdramCtrl_ctrl_io_bus_rsp_payload_data_regNextWhen[6] 0

pvf_reg_constant axi_sdramCtrl/axi_sdramCtrl_ctrl_io_bus_rsp_payload_data_regNextWhen[7] 0

pvf_reg_constant axi_sdramCtrl/axi_sdramCtrl_ctrl_io_bus_rsp_payload_data_regNextWhen[8] 0

pvf_reg_constant axi_sdramCtrl/axi_sdramCtrl_ctrl_io_bus_rsp_payload_data_regNextWhen[9] 0

pvf_reg_constant axi_sdramCtrl/axi_sdramCtrl_ctrl_io_bus_rsp_payload_data_regNextWhen[10] 0

pvf_reg_constant axi_sdramCtrl/axi_sdramCtrl_ctrl_io_bus_rsp_payload_data_regNextWhen[11] 0

pvf_reg_constant axi_sdramCtrl/axi_sdramCtrl_ctrl_io_bus_rsp_payload_data_regNextWhen[12] 0

pvf_reg_constant axi_sdramCtrl/axi_sdramCtrl_ctrl_io_bus_rsp_payload_data_regNextWhen[13] 0

pvf_reg_constant axi_sdramCtrl/axi_sdramCtrl_ctrl_io_bus_rsp_payload_data_regNextWhen[14] 0

pvf_reg_constant axi_sdramCtrl/axi_sdramCtrl_ctrl_io_bus_rsp_payload_data_regNextWhen[15] 0

pvf_reg_constant axi_sdramCtrl/ctrl/frontend_rsp_rData_context_id[0] 0

pvf_reg_constant axi_sdramCtrl/ctrl/frontend_rsp_rData_context_id[1] 0

pvf_reg_constant axi_sdramCtrl/ctrl/frontend_rsp_rData_context_id[2] 0

pvf_reg_constant _zz_2 0

pvf_reg_constant axi_sdramCtrl/ctrl/chip_sdramCkeInternal 1

pvf_reg_constant axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_1_id[0] 0

pvf_reg_constant axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_1_id[1] 0

pvf_reg_constant axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_1_id[2] 0

pvf_reg_constant axi_sdramCtrl/ctrl/chip_sdramCkeInternal_regNext 1

pvf_reg_constant axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_2_id[0] 0

pvf_reg_constant axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_2_id[1] 0

pvf_reg_constant axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_2_id[2] 0

pvf_reg_constant axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_3_id[0] 0

pvf_reg_constant axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_3_id[1] 0

pvf_reg_constant axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_3_id[2] 0

pvf_reg_constant axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_4_id[0] 0

pvf_reg_constant axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_4_id[1] 0

pvf_reg_constant axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_4_id[2] 0

pvf_reg_constant axi_sdramCtrl/ctrl/chip_contextDelayed_id[0] 0

pvf_reg_constant axi_sdramCtrl/ctrl/chip_contextDelayed_id[1] 0

pvf_reg_constant axi_sdramCtrl/ctrl/chip_contextDelayed_id[2] 0

pvf_reg_constant axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][16] 0

pvf_reg_constant axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][17] 0

pvf_reg_constant axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][18] 0

pvf_reg_constant axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][16] 0

pvf_reg_constant axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][17] 0

pvf_reg_constant axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][18] 0

pvf_reg_merging  -survived axi_core_cpu/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress[31:0] -deleted axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[31:0]

pvf_reg_merging  -survived axi_core_cpu/dataCache_1/stageA_request_wr -deleted axi_core_cpu/execute_to_memory_MEMORY_WR

pvf_reg_merging  -survived axi_core_cpu/dataCache_1/stageB_request_wr -deleted axi_core_cpu/memory_to_writeBack_MEMORY_WR

pvf_reg_merging  -survived toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_len[0] -deleted toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_len[1]

pvf_reg_merging  -survived toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_len[0] -deleted toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_len[2]

pvf_reg_merging  -survived toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_len[0] -deleted toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_len[1]

pvf_reg_merging  -survived toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_len[0] -deleted toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_len[2]

pvf_reg_merging  -survived axi_ram/unburstify_buffer_len[1] -deleted axi_ram/unburstify_buffer_len[2]

pvf_reg_merging  -survived axi_sdramCtrl/unburstify_buffer_len[1] -deleted axi_sdramCtrl/unburstify_buffer_len[2]

pvf_reg_constant axi_core_cpu/CsrPlugin_exceptionPortCtrl_exceptionContext_code[3] 0

pvf_reg_constant axi_apbBridge_io_axi_arbiter/cmdArbiter/maskLocked_0 1

pvf_reg_constant axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg[0] 0

pvf_reg_constant axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg[1] 0

pvf_reg_constant axi_core_cpu/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress[0] 0

pvf_reg_constant axi_core_cpu/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress[1] 0

pvf_reg_constant axi_core_cpu/decode_to_execute_PC[0] 0

pvf_reg_constant axi_core_cpu/decode_to_execute_PC[1] 0

pvf_reg_constant axi_core_cpu/execute_to_memory_PC[0] 0

pvf_reg_constant axi_core_cpu/execute_to_memory_PC[1] 0

pvf_reg_constant axi_core_cpu/memory_to_writeBack_PC[0] 0

pvf_reg_constant axi_core_cpu/memory_to_writeBack_PC[1] 0

pvf_reg_merging  -survived axi_core_cpu/dataCache_1/stageA_request_size[0] -deleted axi_core_cpu/execute_to_memory_INSTRUCTION[12]

pvf_reg_merging  -survived axi_core_cpu/dataCache_1/stageA_request_size[1] -deleted axi_core_cpu/execute_to_memory_INSTRUCTION[13]

pvf_reg_merging  -survived axi_core_cpu/decode_to_execute_ALU_BITWISE_CTRL[1] -deleted axi_core_cpu/decode_to_execute_INSTRUCTION[12]

pvf_reg_merging  -survived axi_core_cpu/dataCache_1/stageB_request_size[0] -deleted axi_core_cpu/memory_to_writeBack_INSTRUCTION[12]

pvf_reg_merging  -survived axi_core_cpu/dataCache_1/stageB_request_size[1] -deleted axi_core_cpu/memory_to_writeBack_INSTRUCTION[13]

pvf_reg_merging  -survived axi_core_cpu/execute_to_memory_MEMORY_STORE_DATA_RF[0] -deleted axi_core_cpu/memory_DivPlugin_rs2[0]
