[%General]
%3Csource%3E=G:/yxz_project/bq79606/uart/axi_uartlite_v1_02_a/hdl/vhdl/uartlite_rx.vhd
%3Cfilename%3E=G:\\yxz_project\\bq79606\\uart\\axi_uartlite_v1_02_a\\hdl\\verilog/uartlite_rx.v
%3Cclass%3E=100
%3Cbasename%3E=uartlite_rx
%3Csubpkgs%3E=@Invalid()

[Data]
%3CgenericOrder%3E=c_family, c_data_bits, c_use_parity, c_odd_parity
%3CportOrder%3E=clk, reset, en_16x_baud, rx, read_rx_fifo, reset_rx_fifo, rx_data, rx_data_present, rx_buffer_full, rx_frame_error, rx_overrun_error, rx_parity_error
bo2sl\category=106
bo2sl\port=0
bo2sl\alias=bo2sl
bo2sl\type\Subtype\mark1=uartlite_rx::bo2sl_type
bo2sl\type\Subtype\mark2=uartlite_rx::bo2sl_type
bo2sl_type\category=119
bo2sl_type\port=0
bo2sl_type\alias=bo2sl_type
bo2sl_type\type\Type\entry=uartlite_rx::bo2sl_type
bo2sl_type\type\Type\tclass=301
bo2sl_type\type\Type\name=
bo2sl_type\type\Type\subtype\Subtype\mark1=ieee::std_logic
bo2sl_type\type\Type\subtype\Subtype\mark2=ieee::std_logic
bo2sl_type\type\Type\constraint\0\Subtype\mark2=
c_data_bits\category=111
c_data_bits\port=0
c_data_bits\alias=C_DATA_BITS
c_data_bits\type\Subtype\constraint\0\Subtype\mark1=ieee::integer
c_data_bits\type\Subtype\constraint\0\Subtype\constraint\0\Range\dir=true
c_data_bits\type\Subtype\constraint\0\Subtype\constraint\0\Range\left\Constant\value=5
c_data_bits\type\Subtype\constraint\0\Subtype\constraint\0\Range\left\Constant\units=
c_data_bits\type\Subtype\constraint\0\Subtype\constraint\0\Range\left\Constant\typeClass=304
c_data_bits\type\Subtype\constraint\0\Subtype\constraint\0\Range\right\Constant\value=8
c_data_bits\type\Subtype\constraint\0\Subtype\constraint\0\Range\right\Constant\units=
c_data_bits\type\Subtype\constraint\0\Subtype\constraint\0\Range\right\Constant\typeClass=304
c_data_bits\init\Constant\value=8
c_data_bits\init\Constant\units=
c_data_bits\init\Constant\typeClass=304
c_family\category=111
c_family\port=0
c_family\alias=C_FAMILY
c_family\type\Subtype\mark1=ieee::string
c_family\type\Subtype\mark2=ieee::string
c_family\init\Constant\value=\"virtex6\"
c_family\init\Constant\units=
c_family\init\Constant\typeClass=0
c_odd_parity\category=111
c_odd_parity\port=0
c_odd_parity\alias=C_ODD_PARITY
c_odd_parity\type\Subtype\constraint\0\Subtype\mark1=ieee::integer
c_odd_parity\type\Subtype\constraint\0\Subtype\constraint\0\Range\dir=true
c_odd_parity\type\Subtype\constraint\0\Subtype\constraint\0\Range\left\Constant\value=0
c_odd_parity\type\Subtype\constraint\0\Subtype\constraint\0\Range\left\Constant\units=
c_odd_parity\type\Subtype\constraint\0\Subtype\constraint\0\Range\left\Constant\typeClass=304
c_odd_parity\type\Subtype\constraint\0\Subtype\constraint\0\Range\right\Constant\value=1
c_odd_parity\type\Subtype\constraint\0\Subtype\constraint\0\Range\right\Constant\units=
c_odd_parity\type\Subtype\constraint\0\Subtype\constraint\0\Range\right\Constant\typeClass=304
c_odd_parity\init\Constant\value=0
c_odd_parity\init\Constant\units=
c_odd_parity\init\Constant\typeClass=304
c_use_parity\category=111
c_use_parity\port=0
c_use_parity\alias=C_USE_PARITY
c_use_parity\type\Subtype\constraint\0\Subtype\mark1=ieee::integer
c_use_parity\type\Subtype\constraint\0\Subtype\constraint\0\Range\dir=true
c_use_parity\type\Subtype\constraint\0\Subtype\constraint\0\Range\left\Constant\value=0
c_use_parity\type\Subtype\constraint\0\Subtype\constraint\0\Range\left\Constant\units=
c_use_parity\type\Subtype\constraint\0\Subtype\constraint\0\Range\left\Constant\typeClass=304
c_use_parity\type\Subtype\constraint\0\Subtype\constraint\0\Range\right\Constant\value=1
c_use_parity\type\Subtype\constraint\0\Subtype\constraint\0\Range\right\Constant\units=
c_use_parity\type\Subtype\constraint\0\Subtype\constraint\0\Range\right\Constant\typeClass=304
c_use_parity\init\Constant\value=0
c_use_parity\init\Constant\units=
c_use_parity\init\Constant\typeClass=304
calc_par_pos\category=106
calc_par_pos\port=0
calc_par_pos\alias=CALC_PAR_POS
calc_par_pos\type\Subtype\mark1=ieee::integer
calc_par_pos\type\Subtype\mark2=ieee::integer
calc_par_pos\init\Signal\entry=uartlite_rx::serial_to_par_length
calc_parity\category=117
calc_parity\port=0
calc_parity\alias=calc_parity
calc_parity\type\Subtype\mark1=ieee::std_logic
calc_parity\type\Subtype\mark2=ieee::std_logic
clk\category=117
clk\port=1
clk\alias=Clk
clk\type\Subtype\mark1=ieee::std_logic
clk\type\Subtype\mark2=ieee::std_logic
data_lsb_pos\category=106
data_lsb_pos\port=0
data_lsb_pos\alias=DATA_LSB_POS
data_lsb_pos\type\Subtype\mark1=ieee::integer
data_lsb_pos\type\Subtype\mark2=ieee::integer
data_lsb_pos\init\Signal\entry=uartlite_rx::serial_to_par_length
delay_16_i\category=105
delay_16_i\port=0
delay_16_i\alias=DELAY_16_I
en_16x_baud\category=117
en_16x_baud\port=1
en_16x_baud\alias=EN_16x_Baud
en_16x_baud\type\Subtype\mark1=ieee::std_logic
en_16x_baud\type\Subtype\mark2=ieee::std_logic
fifo_din\category=117
fifo_din\port=0
fifo_din\alias=fifo_din
fifo_din\type\Subtype\mark1=ieee::std_logic_vector
fifo_din\type\Subtype\mark2=ieee::std_logic_vector
fifo_din\type\Subtype\constraint\0\Range\dir=true
fifo_din\type\Subtype\constraint\0\Range\left\Constant\value=0
fifo_din\type\Subtype\constraint\0\Range\left\Constant\units=
fifo_din\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
fifo_din\type\Subtype\constraint\0\Range\right\Signal\entry=uartlite_rx::serial_to_par_length
fifo_rd\category=117
fifo_rd\port=0
fifo_rd\alias=fifo_rd
fifo_rd\type\Subtype\mark1=ieee::std_logic
fifo_rd\type\Subtype\mark2=ieee::std_logic
fifo_wr\category=117
fifo_wr\port=0
fifo_wr\alias=fifo_wr
fifo_wr\type\Subtype\mark1=ieee::std_logic
fifo_wr\type\Subtype\mark2=ieee::std_logic
fifo_write\category=117
fifo_write\port=0
fifo_write\alias=fifo_Write
fifo_write\type\Subtype\mark1=ieee::std_logic
fifo_write\type\Subtype\mark2=ieee::std_logic
fifo_write_dff\category=113
fifo_write_dff\port=0
fifo_write_dff\alias=FIFO_WRITE_DFF
frame_err\category=117
frame_err\port=0
frame_err\alias=frame_err
frame_err\type\Subtype\mark1=ieee::std_logic
frame_err\type\Subtype\mark2=ieee::std_logic
frame_err_capture\category=113
frame_err_capture\port=0
frame_err_capture\alias=FRAME_ERR_CAPTURE
frame_err_ocrd\category=117
frame_err_ocrd\port=0
frame_err_ocrd\alias=frame_err_ocrd
frame_err_ocrd\type\Subtype\mark1=ieee::std_logic
frame_err_ocrd\type\Subtype\mark2=ieee::std_logic
parity\category=117
parity\port=0
parity\alias=parity
parity\type\Subtype\mark1=ieee::std_logic
parity\type\Subtype\mark2=ieee::std_logic
read_rx_fifo\category=117
read_rx_fifo\port=1
read_rx_fifo\alias=Read_RX_FIFO
read_rx_fifo\type\Subtype\mark1=ieee::std_logic
read_rx_fifo\type\Subtype\mark2=ieee::std_logic
recycle\category=117
recycle\port=0
recycle\alias=recycle
recycle\type\Subtype\mark1=ieee::std_logic
recycle\type\Subtype\mark2=ieee::std_logic
reset\category=117
reset\port=1
reset\alias=Reset
reset\type\Subtype\mark1=ieee::std_logic
reset\type\Subtype\mark2=ieee::std_logic
reset_rx_fifo\category=117
reset_rx_fifo\port=1
reset_rx_fifo\alias=Reset_RX_FIFO
reset_rx_fifo\type\Subtype\mark1=ieee::std_logic
reset_rx_fifo\type\Subtype\mark2=ieee::std_logic
rtl\category=101
rtl\port=0
rtl\alias=RTL
running\category=117
running\port=0
running\alias=running
running\type\Subtype\mark2=
running_dff\category=113
running_dff\port=0
running_dff\alias=RUNNING_DFF
rx\category=117
rx\port=1
rx\alias=RX
rx\type\Subtype\mark1=ieee::std_logic
rx\type\Subtype\mark2=ieee::std_logic
rx_1\category=117
rx_1\port=0
rx_1\alias=rx_1
rx_1\type\Subtype\mark1=ieee::std_logic
rx_1\type\Subtype\mark2=ieee::std_logic
rx_2\category=117
rx_2\port=0
rx_2\alias=rx_2
rx_2\type\Subtype\mark1=ieee::std_logic
rx_2\type\Subtype\mark2=ieee::std_logic
rx_3\category=117
rx_3\port=0
rx_3\alias=rx_3
rx_3\type\Subtype\mark1=ieee::std_logic
rx_3\type\Subtype\mark2=ieee::std_logic
rx_4\category=117
rx_4\port=0
rx_4\alias=rx_4
rx_4\type\Subtype\mark1=ieee::std_logic
rx_4\type\Subtype\mark2=ieee::std_logic
rx_5\category=117
rx_5\port=0
rx_5\alias=rx_5
rx_5\type\Subtype\mark1=ieee::std_logic
rx_5\type\Subtype\mark2=ieee::std_logic
rx_6\category=117
rx_6\port=0
rx_6\alias=rx_6
rx_6\type\Subtype\mark1=ieee::std_logic
rx_6\type\Subtype\mark2=ieee::std_logic
rx_7\category=117
rx_7\port=0
rx_7\alias=rx_7
rx_7\type\Subtype\mark1=ieee::std_logic
rx_7\type\Subtype\mark2=ieee::std_logic
rx_8\category=117
rx_8\port=0
rx_8\alias=rx_8
rx_8\type\Subtype\mark1=ieee::std_logic
rx_8\type\Subtype\mark2=ieee::std_logic
rx_9\category=117
rx_9\port=0
rx_9\alias=rx_9
rx_9\type\Subtype\mark1=ieee::std_logic
rx_9\type\Subtype\mark2=ieee::std_logic
rx_buffer_full\category=117
rx_buffer_full\port=2
rx_buffer_full\alias=RX_Buffer_Full
rx_buffer_full\type\Subtype\mark1=ieee::std_logic
rx_buffer_full\type\Subtype\mark2=ieee::std_logic
rx_buffer_full_i\category=117
rx_buffer_full_i\port=0
rx_buffer_full_i\alias=RX_Buffer_Full_I
rx_buffer_full_i\type\Subtype\mark1=ieee::std_logic
rx_buffer_full_i\type\Subtype\mark2=ieee::std_logic
rx_d1\category=117
rx_d1\port=0
rx_d1\alias=RX_D1
rx_d1\type\Subtype\mark1=ieee::std_logic
rx_d1\type\Subtype\mark2=ieee::std_logic
rx_d2\category=117
rx_d2\port=0
rx_d2\alias=RX_D2
rx_d2\type\Subtype\mark1=ieee::std_logic
rx_d2\type\Subtype\mark2=ieee::std_logic
rx_data\category=117
rx_data\port=2
rx_data\alias=RX_Data
rx_data\type\Subtype\mark1=ieee::std_logic_vector
rx_data\type\Subtype\mark2=ieee::std_logic_vector
rx_data\type\Subtype\constraint\0\Range\dir=true
rx_data\type\Subtype\constraint\0\Range\left\Constant\value=0
rx_data\type\Subtype\constraint\0\Range\left\Constant\units=
rx_data\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
rx_data\type\Subtype\constraint\0\Range\right\Binop\op=423
rx_data\type\Subtype\constraint\0\Range\right\Binop\left\Signal\entry=uartlite_rx::c_data_bits
rx_data\type\Subtype\constraint\0\Range\right\Binop\right\Constant\value=1
rx_data\type\Subtype\constraint\0\Range\right\Binop\right\Constant\units=
rx_data\type\Subtype\constraint\0\Range\right\Binop\right\Constant\typeClass=304
rx_data_empty\category=117
rx_data_empty\port=0
rx_data_empty\alias=rx_Data_Empty
rx_data_empty\type\Subtype\mark1=ieee::std_logic
rx_data_empty\type\Subtype\mark2=ieee::std_logic
rx_data_empty\init\Constant\value=0
rx_data_empty\init\Constant\units=
rx_data_empty\init\Constant\typeClass=0
rx_data_present\category=117
rx_data_present\port=2
rx_data_present\alias=RX_Data_Present
rx_data_present\type\Subtype\mark1=ieee::std_logic
rx_data_present\type\Subtype\mark2=ieee::std_logic
rx_dffs\category=113
rx_dffs\port=0
rx_dffs\alias=RX_DFFS
rx_fifo_reset\category=117
rx_fifo_reset\port=0
rx_fifo_reset\alias=RX_FIFO_Reset
rx_fifo_reset\type\Subtype\mark1=ieee::std_logic
rx_fifo_reset\type\Subtype\mark2=ieee::std_logic
rx_frame_error\category=117
rx_frame_error\port=2
rx_frame_error\alias=RX_Frame_Error
rx_frame_error\type\Subtype\mark1=ieee::std_logic
rx_frame_error\type\Subtype\mark2=ieee::std_logic
rx_overrun_error\category=117
rx_overrun_error\port=2
rx_overrun_error\alias=RX_Overrun_Error
rx_overrun_error\type\Subtype\mark1=ieee::std_logic
rx_overrun_error\type\Subtype\mark2=ieee::std_logic
rx_parity_error\category=117
rx_parity_error\port=2
rx_parity_error\alias=RX_Parity_Error
rx_parity_error\type\Subtype\mark1=ieee::std_logic
rx_parity_error\type\Subtype\mark2=ieee::std_logic
rx_sampling\category=113
rx_sampling\port=0
rx_sampling\alias=RX_SAMPLING
sample_point\category=117
sample_point\port=0
sample_point\alias=sample_Point
sample_point\type\Subtype\mark1=ieee::std_logic
sample_point\type\Subtype\mark2=ieee::std_logic
serial_to_par\category=117
serial_to_par\port=0
serial_to_par\alias=serial_to_Par
serial_to_par\type\Subtype\mark1=ieee::std_logic_vector
serial_to_par\type\Subtype\mark2=ieee::std_logic_vector
serial_to_par\type\Subtype\constraint\0\Range\dir=true
serial_to_par\type\Subtype\constraint\0\Range\left\Constant\value=1
serial_to_par\type\Subtype\constraint\0\Range\left\Constant\units=
serial_to_par\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
serial_to_par\type\Subtype\constraint\0\Range\right\Signal\entry=uartlite_rx::serial_to_par_length
serial_to_par_length\category=106
serial_to_par_length\port=0
serial_to_par_length\alias=SERIAL_TO_PAR_LENGTH
serial_to_par_length\type\Subtype\mark1=ieee::integer
serial_to_par_length\type\Subtype\mark2=ieee::integer
serial_to_par_length\init\Binop\op=400
serial_to_par_length\init\Binop\left\Signal\entry=uartlite_rx::c_data_bits
serial_to_par_length\init\Binop\right\Signal\entry=uartlite_rx::c_use_parity
serial_to_parallel\category=110
serial_to_parallel\port=0
serial_to_parallel\alias=SERIAL_TO_PARALLEL
srl_fifo_i\category=105
srl_fifo_i\port=0
srl_fifo_i\alias=SRL_FIFO_I
start_edge_detected\category=117
start_edge_detected\port=0
start_edge_detected\alias=start_Edge_Detected
start_edge_detected\type\Subtype\mark2=
start_edge_detected_bit\category=117
start_edge_detected_bit\port=0
start_edge_detected_bit\alias=start_Edge_Detected_Bit
start_edge_detected_bit\type\Subtype\mark1=ieee::std_logic
start_edge_detected_bit\type\Subtype\mark2=ieee::std_logic
start_edge_dff\category=113
start_edge_dff\port=0
start_edge_dff\alias=START_EDGE_DFF
stop_bit_handler\category=113
stop_bit_handler\port=0
stop_bit_handler\alias=STOP_BIT_HANDLER
stop_bit_pos\category=106
stop_bit_pos\port=0
stop_bit_pos\alias=STOP_BIT_POS
stop_bit_pos\type\Subtype\mark1=ieee::integer
stop_bit_pos\type\Subtype\mark2=ieee::integer
stop_bit_pos\init\Signal\entry=uartlite_rx::serial_to_par_length
stop_bit_position\category=117
stop_bit_position\port=0
stop_bit_position\alias=stop_Bit_Position
stop_bit_position\type\Subtype\mark1=ieee::std_logic
stop_bit_position\type\Subtype\mark2=ieee::std_logic
uartlite_rx\category=100
uartlite_rx\port=0
uartlite_rx\alias=uartlite_rx
using_parity\category=110
using_parity\port=0
using_parity\alias=USING_PARITY
valid_rx\category=117
valid_rx\port=0
valid_rx\alias=valid_rx
valid_rx\type\Subtype\mark1=ieee::std_logic
valid_rx\type\Subtype\mark2=ieee::std_logic
valid_start\category=117
valid_start\port=0
valid_start\alias=valid_start
valid_start\type\Subtype\mark1=ieee::std_logic
valid_start\type\Subtype\mark2=ieee::std_logic
valid_xfer\category=113
valid_xfer\port=0
valid_xfer\alias=VALID_XFER
%3ChasCode%3E=true
