// Seed: 2613467529
`timescale 1 ps / 1ps
module module_0 (
    input id_0,
    input logic id_1,
    output logic id_2,
    input logic id_3,
    input id_4,
    input sample,
    input id_6,
    output id_7,
    output logic id_8,
    input id_9,
    input logic id_10,
    input id_11,
    output logic id_12
);
  assign id_8 = 1;
  assign id_8 = id_11[1'b0];
endmodule
