GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Users\tianr\Documents\9k_uart_loopback\src\uart_loop_back.v'
Analyzing Verilog file 'C:\Users\tianr\Documents\9k_uart_loopback\src\uart_rx.v'
Analyzing Verilog file 'C:\Users\tianr\Documents\9k_uart_loopback\src\uart_tx.v'
Compiling module 'uart_loop_back'("C:\Users\tianr\Documents\9k_uart_loopback\src\uart_loop_back.v":2)
Extracting RAM for identifier 'buffer'("C:\Users\tianr\Documents\9k_uart_loopback\src\uart_loop_back.v":33)
Compiling module 'uart_rx'("C:\Users\tianr\Documents\9k_uart_loopback\src\uart_rx.v":2)
WARN  (EX3791) : Expression size 14 truncated to fit in target size 13("C:\Users\tianr\Documents\9k_uart_loopback\src\uart_rx.v":35)
WARN  (EX3791) : Expression size 14 truncated to fit in target size 13("C:\Users\tianr\Documents\9k_uart_loopback\src\uart_rx.v":38)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("C:\Users\tianr\Documents\9k_uart_loopback\src\uart_rx.v":46)
WARN  (EX3791) : Expression size 14 truncated to fit in target size 13("C:\Users\tianr\Documents\9k_uart_loopback\src\uart_rx.v":53)
Compiling module 'uart_tx'("C:\Users\tianr\Documents\9k_uart_loopback\src\uart_tx.v":2)
WARN  (EX3791) : Expression size 26 truncated to fit in target size 25("C:\Users\tianr\Documents\9k_uart_loopback\src\uart_tx.v":37)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("C:\Users\tianr\Documents\9k_uart_loopback\src\uart_tx.v":46)
WARN  (EX3791) : Expression size 26 truncated to fit in target size 25("C:\Users\tianr\Documents\9k_uart_loopback\src\uart_tx.v":50)
WARN  (EX3791) : Expression size 26 truncated to fit in target size 25("C:\Users\tianr\Documents\9k_uart_loopback\src\uart_tx.v":57)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("C:\Users\tianr\Documents\9k_uart_loopback\src\uart_loop_back.v":41)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("C:\Users\tianr\Documents\9k_uart_loopback\src\uart_loop_back.v":50)
NOTE  (EX0101) : Current top module is "uart_loop_back"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\Users\tianr\Documents\9k_uart_loopback\impl\gwsynthesis\9k_uart_loopback.vg" completed
[100%] Generate report file "C:\Users\tianr\Documents\9k_uart_loopback\impl\gwsynthesis\9k_uart_loopback_syn.rpt.html" completed
GowinSynthesis finish
