
*** Running vivado
    with args -log modulul_principal.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source modulul_principal.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source modulul_principal.tcl -notrace
Command: synth_design -top modulul_principal -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5536 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 949.859 ; gain = 233.922
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'modulul_principal' [C:/Users/iulia/Desktop/cti-an-3/SSC/proiect/big/big.srcs/sources_1/imports/surse-proiect/modulul_principal.vhd:22]
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter ps2_debounce_counter_size bound to: 9 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ps2_keyboard' [C:/Users/iulia/Desktop/cti-an-3/SSC/proiect/big/big.srcs/sources_1/imports/surse-proiect/ps2_keyboard.vhd:38]
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter debounce_counter_size bound to: 9 - type: integer 
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/iulia/Desktop/cti-an-3/SSC/proiect/big/big.srcs/sources_1/imports/surse-proiect/debounce.vhd:39]
	Parameter counter_size bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debounce' (1#1) [C:/Users/iulia/Desktop/cti-an-3/SSC/proiect/big/big.srcs/sources_1/imports/surse-proiect/debounce.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'ps2_keyboard' (2#1) [C:/Users/iulia/Desktop/cti-an-3/SSC/proiect/big/big.srcs/sources_1/imports/surse-proiect/ps2_keyboard.vhd:38]
INFO: [Synth 8-638] synthesizing module 'scan2ascii' [C:/Users/iulia/Desktop/cti-an-3/SSC/proiect/big/big.srcs/sources_1/imports/surse-proiect/scan2ascii.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'scan2ascii' (3#1) [C:/Users/iulia/Desktop/cti-an-3/SSC/proiect/big/big.srcs/sources_1/imports/surse-proiect/scan2ascii.vhd:10]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [C:/Users/iulia/Desktop/cti-an-3/SSC/proiect/big/big.srcs/sources_1/imports/surse-proiect/uart_tx.vhd:18]
	Parameter BitRate bound to: 9600 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [C:/Users/iulia/Desktop/cti-an-3/SSC/proiect/big/big.srcs/sources_1/imports/surse-proiect/uart_tx.vhd:22]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [C:/Users/iulia/Desktop/cti-an-3/SSC/proiect/big/big.srcs/sources_1/imports/surse-proiect/uart_tx.vhd:24]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [C:/Users/iulia/Desktop/cti-an-3/SSC/proiect/big/big.srcs/sources_1/imports/surse-proiect/uart_tx.vhd:26]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [C:/Users/iulia/Desktop/cti-an-3/SSC/proiect/big/big.srcs/sources_1/imports/surse-proiect/uart_tx.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (4#1) [C:/Users/iulia/Desktop/cti-an-3/SSC/proiect/big/big.srcs/sources_1/imports/surse-proiect/uart_tx.vhd:18]
INFO: [Synth 8-638] synthesizing module 'debounce_clasic' [C:/Users/iulia/Desktop/cti-an-3/SSC/proiect/big/big.srcs/sources_1/imports/surse-proiect/debounce_clasic.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'debounce_clasic' (5#1) [C:/Users/iulia/Desktop/cti-an-3/SSC/proiect/big/big.srcs/sources_1/imports/surse-proiect/debounce_clasic.vhd:11]
INFO: [Synth 8-638] synthesizing module 'displ7seg' [C:/Users/iulia/Desktop/cti-an-3/SSC/proiect/big/big.srcs/sources_1/imports/surse-proiect/displ7seg.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'displ7seg' (6#1) [C:/Users/iulia/Desktop/cti-an-3/SSC/proiect/big/big.srcs/sources_1/imports/surse-proiect/displ7seg.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'modulul_principal' (7#1) [C:/Users/iulia/Desktop/cti-an-3/SSC/proiect/big/big.srcs/sources_1/imports/surse-proiect/modulul_principal.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1023.152 ; gain = 307.215
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1023.152 ; gain = 307.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1023.152 ; gain = 307.215
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1023.152 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/iulia/Desktop/cti-an-3/SSC/proiect/big/big.srcs/constrs_1/imports/surse-proiect/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/iulia/Desktop/cti-an-3/SSC/proiect/big/big.srcs/constrs_1/imports/surse-proiect/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/iulia/Desktop/cti-an-3/SSC/proiect/big/big.srcs/constrs_1/imports/surse-proiect/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/modulul_principal_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/modulul_principal_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1114.227 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1114.227 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1114.227 ; gain = 398.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1114.227 ; gain = 398.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1114.227 ; gain = 398.289
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'St_reg' in module 'uart_tx'
INFO: [Synth 8-6159] Found Keep on FSM register 'St_reg' in module 'uart_tx', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                   ready |                              000 |                              000
                    load |                              001 |                              001
                    send |                              010 |                              010
                 waitbit |                              011 |                              011
                   shift |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1114.227 ; gain = 398.289
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
	   9 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   6 Input     32 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module debounce 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ps2_keyboard 
Detailed RTL Component Info : 
+---XORs : 
	   9 Input      1 Bit         XORs := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module scan2ascii 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   6 Input     32 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module debounce_clasic 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module displ7seg 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design modulul_principal has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design modulul_principal has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design modulul_principal has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design modulul_principal has port an[0] driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\resetBtn/Q1_reg )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1114.227 ; gain = 398.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------+---------------------+---------------+----------------+
|Module Name       | RTL Object          | Depth x Width | Implemented As | 
+------------------+---------------------+---------------+----------------+
|scan2ascii        | ascii_code          | 128x7         | LUT            | 
|displ7seg         | seg                 | 128x8         | LUT            | 
|modulul_principal | s2a/ascii_code      | 128x7         | LUT            | 
|modulul_principal | kb/ps2_code_reg_rep | 128x8         | Block RAM      | 
+------------------+---------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1114.227 ; gain = 398.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1125.961 ; gain = 410.023
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance kb/ps2_code_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1127.254 ; gain = 411.316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1133.086 ; gain = 417.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1133.086 ; gain = 417.148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1133.086 ; gain = 417.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1133.086 ; gain = 417.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1133.086 ; gain = 417.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1133.086 ; gain = 417.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    20|
|3     |LUT1     |     8|
|4     |LUT2     |    15|
|5     |LUT3     |    10|
|6     |LUT4     |    21|
|7     |LUT5     |    17|
|8     |LUT6     |    29|
|9     |MUXF7    |     7|
|10    |RAMB18E1 |     1|
|11    |FDRE     |   140|
|12    |IBUF     |     5|
|13    |OBUF     |    14|
+------+---------+------+

Report Instance Areas: 
+------+----------------------+----------------+------+
|      |Instance              |Module          |Cells |
+------+----------------------+----------------+------+
|1     |top                   |                |   288|
|2     |  kb                  |ps2_keyboard    |   123|
|3     |    debounce_ps2_clk  |debounce        |    28|
|4     |    debounce_ps2_data |debounce_0      |    27|
|5     |  s2a                 |scan2ascii      |     7|
|6     |  startBtn            |debounce_clasic |     5|
|7     |  uart_tx             |uart_tx         |   133|
+------+----------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1133.086 ; gain = 417.148
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1133.086 ; gain = 326.074
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1133.086 ; gain = 417.148
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1145.160 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1145.160 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1145.160 ; gain = 721.887
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1145.160 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/iulia/Desktop/cti-an-3/SSC/proiect/big/big.runs/synth_1/modulul_principal.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file modulul_principal_utilization_synth.rpt -pb modulul_principal_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec  8 18:05:00 2020...
