#--- source.hlsl
RWStructuredBuffer<uint> _participant_bit : register(u0);
RWStructuredBuffer<uint> _wave_op_index : register(u1);

[numthreads(64, 1, 1)]
void main(uint3 tid : SV_DispatchThreadID) {
  uint result = 0;
  switch ((WaveGetLaneIndex() % 3)) {
  case 0: {
      if ((WaveGetLaneIndex() == 38)) {
        uint counter0 = 0;
        while ((counter0 < 3)) {
          counter0 = (counter0 + 1);
          if ((((((WaveGetLaneIndex() == 12) || (WaveGetLaneIndex() == 19)) || (WaveGetLaneIndex() == 42)) || (WaveGetLaneIndex() == 54)) || (WaveGetLaneIndex() == 44))) {
            result = (result + WaveActiveMax(7));
            uint temp = 0;
            InterlockedAdd(_wave_op_index[0], 3, temp);
            _participant_bit[temp] = ((35 << 6) | (counter0 << 4));
            uint4 ballot = WaveActiveBallot(1);
            _participant_bit[(temp + 1)] = ballot.x;
            _participant_bit[(temp + 2)] = ballot.y;
          }
        }
      }
    }
  case 1: {
      if (((WaveGetLaneIndex() == 8) || (WaveGetLaneIndex() == 46))) {
        if (((WaveGetLaneIndex() == 15) || (WaveGetLaneIndex() == 40))) {
          result = (result + WaveActiveSum(1));
          uint temp = 0;
          InterlockedAdd(_wave_op_index[0], 3, temp);
          _participant_bit[temp] = (53 << 6);
          uint4 ballot = WaveActiveBallot(1);
          _participant_bit[(temp + 1)] = ballot.x;
          _participant_bit[(temp + 2)] = ballot.y;
        }
      }
    }
  case 2: {
      if (true) {
        result = (result + WaveActiveSum(3));
        uint temp = 0;
        InterlockedAdd(_wave_op_index[0], 3, temp);
        _participant_bit[temp] = (58 << 6);
        uint4 ballot = WaveActiveBallot(1);
        _participant_bit[(temp + 1)] = ballot.x;
        _participant_bit[(temp + 2)] = ballot.y;
      }
      break;
    }
  }
}

#--- pipeline.yaml
---
Shaders:
  - Stage: Compute
    Entry: main
    DispatchSize: [1, 1, 1]  # Single dispatch for 64 threads
Buffers:
  - Name: _participant_bit
    Format: UInt32
    Stride: 4
    Fill: 0
    Size: 192
  - Name: expected_bit_patterns
    Format: UInt32
    Stride: 4
    Data: [3712, 4294967295, 4294967295, 3712, 4294967295, 4294967295, 3712, 4294967295, 4294967295, 3712, 4294967295, 4294967295, 3712, 4294967295, 4294967295, 3712, 4294967295, 4294967295, 3712, 4294967295, 4294967295, 3712, 4294967295, 4294967295, 3712, 4294967295, 4294967295, 3712, 4294967295, 4294967295, 3712, 4294967295, 4294967295, 3712, 4294967295, 4294967295, 3712, 4294967295, 4294967295, 3712, 4294967295, 4294967295, 3712, 4294967295, 4294967295, 3712, 4294967295, 4294967295, 3712, 4294967295, 4294967295, 3712, 4294967295, 4294967295, 3712, 4294967295, 4294967295, 3712, 4294967295, 4294967295, 3712, 4294967295, 4294967295, 3712, 4294967295, 4294967295, 3712, 4294967295, 4294967295, 3712, 4294967295, 4294967295, 3712, 4294967295, 4294967295, 3712, 4294967295, 4294967295, 3712, 4294967295, 4294967295, 3712, 4294967295, 4294967295, 3712, 4294967295, 4294967295, 3712, 4294967295, 4294967295, 3712, 4294967295, 4294967295, 3712, 4294967295, 4294967295, 3712, 4294967295, 4294967295, 3712, 4294967295, 4294967295, 3712, 4294967295, 4294967295, 3712, 4294967295, 4294967295, 3712, 4294967295, 4294967295, 3712, 4294967295, 4294967295, 3712, 4294967295, 4294967295, 3712, 4294967295, 4294967295, 3712, 4294967295, 4294967295, 3712, 4294967295, 4294967295, 3712, 4294967295, 4294967295, 3712, 4294967295, 4294967295, 3712, 4294967295, 4294967295, 3712, 4294967295, 4294967295, 3712, 4294967295, 4294967295, 3712, 4294967295, 4294967295, 3712, 4294967295, 4294967295, 3712, 4294967295, 4294967295, 3712, 4294967295, 4294967295, 3712, 4294967295, 4294967295, 3712, 4294967295, 4294967295, 3712, 4294967295, 4294967295, 3712, 4294967295, 4294967295, 3712, 4294967295, 4294967295, 3712, 4294967295, 4294967295, 3712, 4294967295, 4294967295, 3712, 4294967295, 4294967295, 3712, 4294967295, 4294967295, 3712, 4294967295, 4294967295, 3712, 4294967295, 4294967295, 3712, 4294967295, 4294967295, 3712, 4294967295, 4294967295]
  - Name: _wave_op_index
    Format: UInt32
    Stride: 4
    Data: [0]
Results:
  - Result: BitTrackingValidation
    Rule: BufferParticipantPattern
    GroupSize: 3
    Actual: _participant_bit
    Expected: expected_bit_patterns
DescriptorSets:
  - Resources:
    - Name: _participant_bit
      Kind: RWStructuredBuffer
      DirectXBinding:
        Register: 0
        Space: 0
      VulkanBinding:
        Binding: 0
    - Name: _wave_op_index
      Kind: RWStructuredBuffer
      DirectXBinding:
        Register: 1
        Space: 0
      VulkanBinding:
        Binding: 1
...
#--- end

# RUN: split-file %s %t
# RUN: %dxc_target -T cs_6_0 -Fo %t.o %t/source.hlsl
# RUN: %offloader %t/pipeline.yaml %t.o
