\hypertarget{struct_n_v_i_c___type}{}\section{N\+V\+I\+C\+\_\+\+Type Struct Reference}
\label{struct_n_v_i_c___type}\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}


Structure type to access the Nested Vectored Interrupt Controller (N\+V\+IC).  




{\ttfamily \#include $<$core\+\_\+cm0.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t \hyperlink{struct_n_v_i_c___type_ab1d578f3fd82d9d7ba937488721c57a3}{I\+S\+ER} \mbox{[}1\+U\mbox{]}
\item 
uint32\+\_\+t \hyperlink{struct_n_v_i_c___type_a55b94454a8fcf459a284ec24bc7d3057}{R\+E\+S\+E\+R\+V\+E\+D0} \mbox{[}31\+U\mbox{]}
\item 
\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t \hyperlink{struct_n_v_i_c___type_a42e4007004da61e226adb251ac73f586}{I\+C\+ER} \mbox{[}1\+U\mbox{]}
\item 
uint32\+\_\+t \hyperlink{struct_n_v_i_c___type_a5c5d25b019ac644044623a188ae20c4c}{R\+S\+E\+R\+V\+E\+D1} \mbox{[}31\+U\mbox{]}
\item 
\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t \hyperlink{struct_n_v_i_c___type_a78a829d7fa59290031fedbc95af35825}{I\+S\+PR} \mbox{[}1\+U\mbox{]}
\item 
uint32\+\_\+t \hyperlink{struct_n_v_i_c___type_a54f3c01b4b876ea7b3e0e8c3a9e9dfaf}{R\+E\+S\+E\+R\+V\+E\+D2} \mbox{[}31\+U\mbox{]}
\item 
\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t \hyperlink{struct_n_v_i_c___type_acf8209acf3f339d8eb2df9d3faaa10ae}{I\+C\+PR} \mbox{[}1\+U\mbox{]}
\item 
uint32\+\_\+t \hyperlink{struct_n_v_i_c___type_a3a0022743541fcf7385584dab63189ce}{R\+E\+S\+E\+R\+V\+E\+D3} \mbox{[}31\+U\mbox{]}
\item 
uint32\+\_\+t \hyperlink{struct_n_v_i_c___type_af88b33dd5c8644293a71905a6d22f2f2}{R\+E\+S\+E\+R\+V\+E\+D4} \mbox{[}64\+U\mbox{]}
\item 
\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t \hyperlink{struct_n_v_i_c___type_a4eef47929a0d1317a107f1ac62e28464}{IP} \mbox{[}8\+U\mbox{]}
\item 
\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t \hyperlink{struct_n_v_i_c___type_ac803b714c8dd99a308ce9a0a2c611c56}{I\+A\+BR} \mbox{[}8\+U\mbox{]}
\item 
\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint8\+\_\+t \hyperlink{struct_n_v_i_c___type_a9a4341692e45d089a113986a3d344e98}{IP} \mbox{[}240\+U\mbox{]}
\item 
uint32\+\_\+t \hyperlink{struct_n_v_i_c___type_a22dc0f9f456717bd26de5a6451547be3}{R\+E\+S\+E\+R\+V\+E\+D5} \mbox{[}644\+U\mbox{]}
\item 
\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM} uint32\+\_\+t \hyperlink{struct_n_v_i_c___type_a37de89637466e007171c6b135299bc75}{S\+T\+IR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Structure type to access the Nested Vectored Interrupt Controller (N\+V\+IC). 

Definition at line 370 of file core\+\_\+cm0.\+h.



\subsection{Member Data Documentation}
\mbox{\Hypertarget{struct_n_v_i_c___type_ac803b714c8dd99a308ce9a0a2c611c56}\label{struct_n_v_i_c___type_ac803b714c8dd99a308ce9a0a2c611c56}} 
\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!I\+A\+BR@{I\+A\+BR}}
\index{I\+A\+BR@{I\+A\+BR}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection{\texorpdfstring{I\+A\+BR}{IABR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t N\+V\+I\+C\+\_\+\+Type\+::\+I\+A\+BR}

Offset\+: 0x200 (R/W) Interrupt Active bit Register 

Definition at line 401 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{struct_n_v_i_c___type_a42e4007004da61e226adb251ac73f586}\label{struct_n_v_i_c___type_a42e4007004da61e226adb251ac73f586}} 
\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!I\+C\+ER@{I\+C\+ER}}
\index{I\+C\+ER@{I\+C\+ER}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection{\texorpdfstring{I\+C\+ER}{ICER}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t N\+V\+I\+C\+\_\+\+Type\+::\+I\+C\+ER}

Offset\+: 0x080 (R/W) Interrupt Clear Enable Register 

Definition at line 374 of file core\+\_\+cm0.\+h.

\mbox{\Hypertarget{struct_n_v_i_c___type_acf8209acf3f339d8eb2df9d3faaa10ae}\label{struct_n_v_i_c___type_acf8209acf3f339d8eb2df9d3faaa10ae}} 
\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!I\+C\+PR@{I\+C\+PR}}
\index{I\+C\+PR@{I\+C\+PR}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection{\texorpdfstring{I\+C\+PR}{ICPR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t N\+V\+I\+C\+\_\+\+Type\+::\+I\+C\+PR}

Offset\+: 0x180 (R/W) Interrupt Clear Pending Register 

Definition at line 378 of file core\+\_\+cm0.\+h.

\mbox{\Hypertarget{struct_n_v_i_c___type_a4eef47929a0d1317a107f1ac62e28464}\label{struct_n_v_i_c___type_a4eef47929a0d1317a107f1ac62e28464}} 
\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!IP@{IP}}
\index{IP@{IP}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection{\texorpdfstring{IP}{IP}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint8\+\_\+t N\+V\+I\+C\+\_\+\+Type\+::\+IP}

Offset\+: 0x300 (R/W) Interrupt Priority Register

Offset\+: 0x300 (R/W) Interrupt Priority Register (8\+Bit wide) 

Definition at line 381 of file core\+\_\+cm0.\+h.

\mbox{\Hypertarget{struct_n_v_i_c___type_a9a4341692e45d089a113986a3d344e98}\label{struct_n_v_i_c___type_a9a4341692e45d089a113986a3d344e98}} 
\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!IP@{IP}}
\index{IP@{IP}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection{\texorpdfstring{IP}{IP}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint8\+\_\+t N\+V\+I\+C\+\_\+\+Type\+::\+IP\mbox{[}240\+U\mbox{]}}

Offset\+: 0x300 (R/W) Interrupt Priority Register (8\+Bit wide) 

Definition at line 403 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{struct_n_v_i_c___type_ab1d578f3fd82d9d7ba937488721c57a3}\label{struct_n_v_i_c___type_ab1d578f3fd82d9d7ba937488721c57a3}} 
\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!I\+S\+ER@{I\+S\+ER}}
\index{I\+S\+ER@{I\+S\+ER}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection{\texorpdfstring{I\+S\+ER}{ISER}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t N\+V\+I\+C\+\_\+\+Type\+::\+I\+S\+ER}

Offset\+: 0x000 (R/W) Interrupt Set Enable Register 

Definition at line 372 of file core\+\_\+cm0.\+h.

\mbox{\Hypertarget{struct_n_v_i_c___type_a78a829d7fa59290031fedbc95af35825}\label{struct_n_v_i_c___type_a78a829d7fa59290031fedbc95af35825}} 
\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!I\+S\+PR@{I\+S\+PR}}
\index{I\+S\+PR@{I\+S\+PR}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection{\texorpdfstring{I\+S\+PR}{ISPR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t N\+V\+I\+C\+\_\+\+Type\+::\+I\+S\+PR}

Offset\+: 0x100 (R/W) Interrupt Set Pending Register 

Definition at line 376 of file core\+\_\+cm0.\+h.

\mbox{\Hypertarget{struct_n_v_i_c___type_a55b94454a8fcf459a284ec24bc7d3057}\label{struct_n_v_i_c___type_a55b94454a8fcf459a284ec24bc7d3057}} 
\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}
{\footnotesize\ttfamily uint32\+\_\+t N\+V\+I\+C\+\_\+\+Type\+::\+R\+E\+S\+E\+R\+V\+E\+D0}



Definition at line 373 of file core\+\_\+cm0.\+h.

\mbox{\Hypertarget{struct_n_v_i_c___type_a54f3c01b4b876ea7b3e0e8c3a9e9dfaf}\label{struct_n_v_i_c___type_a54f3c01b4b876ea7b3e0e8c3a9e9dfaf}} 
\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}}
\index{R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D2}{RESERVED2}}
{\footnotesize\ttfamily uint32\+\_\+t N\+V\+I\+C\+\_\+\+Type\+::\+R\+E\+S\+E\+R\+V\+E\+D2}



Definition at line 377 of file core\+\_\+cm0.\+h.

\mbox{\Hypertarget{struct_n_v_i_c___type_a3a0022743541fcf7385584dab63189ce}\label{struct_n_v_i_c___type_a3a0022743541fcf7385584dab63189ce}} 
\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!R\+E\+S\+E\+R\+V\+E\+D3@{R\+E\+S\+E\+R\+V\+E\+D3}}
\index{R\+E\+S\+E\+R\+V\+E\+D3@{R\+E\+S\+E\+R\+V\+E\+D3}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D3}{RESERVED3}}
{\footnotesize\ttfamily uint32\+\_\+t N\+V\+I\+C\+\_\+\+Type\+::\+R\+E\+S\+E\+R\+V\+E\+D3}



Definition at line 379 of file core\+\_\+cm0.\+h.

\mbox{\Hypertarget{struct_n_v_i_c___type_af88b33dd5c8644293a71905a6d22f2f2}\label{struct_n_v_i_c___type_af88b33dd5c8644293a71905a6d22f2f2}} 
\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!R\+E\+S\+E\+R\+V\+E\+D4@{R\+E\+S\+E\+R\+V\+E\+D4}}
\index{R\+E\+S\+E\+R\+V\+E\+D4@{R\+E\+S\+E\+R\+V\+E\+D4}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D4}{RESERVED4}}
{\footnotesize\ttfamily uint32\+\_\+t N\+V\+I\+C\+\_\+\+Type\+::\+R\+E\+S\+E\+R\+V\+E\+D4}



Definition at line 380 of file core\+\_\+cm0.\+h.

\mbox{\Hypertarget{struct_n_v_i_c___type_a22dc0f9f456717bd26de5a6451547be3}\label{struct_n_v_i_c___type_a22dc0f9f456717bd26de5a6451547be3}} 
\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!R\+E\+S\+E\+R\+V\+E\+D5@{R\+E\+S\+E\+R\+V\+E\+D5}}
\index{R\+E\+S\+E\+R\+V\+E\+D5@{R\+E\+S\+E\+R\+V\+E\+D5}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D5}{RESERVED5}}
{\footnotesize\ttfamily uint32\+\_\+t N\+V\+I\+C\+\_\+\+Type\+::\+R\+E\+S\+E\+R\+V\+E\+D5}



Definition at line 404 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{struct_n_v_i_c___type_a5c5d25b019ac644044623a188ae20c4c}\label{struct_n_v_i_c___type_a5c5d25b019ac644044623a188ae20c4c}} 
\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!R\+S\+E\+R\+V\+E\+D1@{R\+S\+E\+R\+V\+E\+D1}}
\index{R\+S\+E\+R\+V\+E\+D1@{R\+S\+E\+R\+V\+E\+D1}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection{\texorpdfstring{R\+S\+E\+R\+V\+E\+D1}{RSERVED1}}
{\footnotesize\ttfamily uint32\+\_\+t N\+V\+I\+C\+\_\+\+Type\+::\+R\+S\+E\+R\+V\+E\+D1}



Definition at line 375 of file core\+\_\+cm0.\+h.

\mbox{\Hypertarget{struct_n_v_i_c___type_a37de89637466e007171c6b135299bc75}\label{struct_n_v_i_c___type_a37de89637466e007171c6b135299bc75}} 
\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!S\+T\+IR@{S\+T\+IR}}
\index{S\+T\+IR@{S\+T\+IR}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection{\texorpdfstring{S\+T\+IR}{STIR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM} uint32\+\_\+t N\+V\+I\+C\+\_\+\+Type\+::\+S\+T\+IR}

Offset\+: 0x\+E00 ( /W) Software Trigger Interrupt Register 

Definition at line 405 of file core\+\_\+cm3.\+h.



The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/anilj/\+Desktop/cmsis/sorc/system/include/cmsis/\hyperlink{core__cm0_8h}{core\+\_\+cm0.\+h}\item 
C\+:/\+Users/anilj/\+Desktop/cmsis/sorc/system/include/cmsis/\hyperlink{core__cm0plus_8h}{core\+\_\+cm0plus.\+h}\item 
C\+:/\+Users/anilj/\+Desktop/cmsis/sorc/system/include/cmsis/\hyperlink{core__cm3_8h}{core\+\_\+cm3.\+h}\item 
C\+:/\+Users/anilj/\+Desktop/cmsis/sorc/system/include/cmsis/\hyperlink{core__cm4_8h}{core\+\_\+cm4.\+h}\item 
C\+:/\+Users/anilj/\+Desktop/cmsis/sorc/system/include/cmsis/\hyperlink{core__cm7_8h}{core\+\_\+cm7.\+h}\item 
C\+:/\+Users/anilj/\+Desktop/cmsis/sorc/system/include/cmsis/\hyperlink{core__sc000_8h}{core\+\_\+sc000.\+h}\item 
C\+:/\+Users/anilj/\+Desktop/cmsis/sorc/system/include/cmsis/\hyperlink{core__sc300_8h}{core\+\_\+sc300.\+h}\end{DoxyCompactItemize}
