Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 8a129675641c4f91b94f5b5a064c90f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot One_Bit_Full_Adder_wrapper_behav xil_defaultlib.One_Bit_Full_Adder_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.xup_and2
Compiling module xil_defaultlib.One_Bit_Full_Adder_xup_and2_0_0
Compiling module xil_defaultlib.One_Bit_Full_Adder_xup_and2_0_1
Compiling module xil_defaultlib.xup_or2
Compiling module xil_defaultlib.One_Bit_Full_Adder_xup_or2_0_0
Compiling module xil_defaultlib.xup_xor2
Compiling module xil_defaultlib.One_Bit_Full_Adder_xup_xor2_0_0
Compiling module xil_defaultlib.One_Bit_Full_Adder_xup_xor2_0_1
Compiling module xil_defaultlib.One_Bit_Full_Adder
Compiling module xil_defaultlib.One_Bit_Full_Adder_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot One_Bit_Full_Adder_wrapper_behav
