INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/sources_1/new/delay.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/sources_1/imports/MyProjecthahahhha/rtl/vga_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/sources_1/imports/MyProjecthahahhha/rtl/draw_bg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module draw_bg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/sources_1/imports/rtl/draw_mouse.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module draw_mouse
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/sources_1/imports/rtl/draw_rect.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module draw_rect
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/sources_1/new/draw_rect_ctr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module draw_rect_ctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/zschab/Downloads/image_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module image_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/sim_1/imports/sim/common/tiff_writer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tiff_writer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/sources_1/imports/MyProjecthahahhha/rtl/top_vga.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/sources_1/imports/MyProjecthahahhha/fpga/rtl/top_vga_basys3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_vga_basys3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/sources_1/imports/rtl/vga_if.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/sources_1/imports/MyProjecthahahhha/rtl/vga_timing.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_timing
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/sim_1/imports/sim/top_fpga/top_fpga_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_fpga_tb
