// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition"

// DATE "09/15/2023 22:26:55"

// 
// Device: Altera EP4CE6E22C6 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module bcd (
	a,
	X,
	Y,
	Z,
	W,
	b,
	c,
	d,
	e,
	f,
	g);
output 	a;
input 	X;
input 	Y;
input 	Z;
input 	W;
output 	b;
output 	c;
output 	d;
output 	e;
output 	f;
output 	g;

// Design Ports Information
// a	=>  Location: PIN_38,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b	=>  Location: PIN_143,	 I/O Standard: 2.5 V,	 Current Strength: Default
// c	=>  Location: PIN_34,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d	=>  Location: PIN_39,	 I/O Standard: 2.5 V,	 Current Strength: Default
// e	=>  Location: PIN_33,	 I/O Standard: 2.5 V,	 Current Strength: Default
// f	=>  Location: PIN_11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// g	=>  Location: PIN_28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// W	=>  Location: PIN_30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Y	=>  Location: PIN_42,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Z	=>  Location: PIN_31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// X	=>  Location: PIN_10,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("bcd_6_1200mv_85c_v_slow.sdo");
// synopsys translate_on

wire \a~output_o ;
wire \b~output_o ;
wire \c~output_o ;
wire \d~output_o ;
wire \e~output_o ;
wire \f~output_o ;
wire \g~output_o ;
wire \X~input_o ;
wire \Z~input_o ;
wire \W~input_o ;
wire \Y~input_o ;
wire \inst|inst36~0_combout ;
wire \inst|inst33~0_combout ;
wire \inst|inst34~0_combout ;
wire \inst|inst37~0_combout ;
wire \inst|inst38~0_combout ;
wire \inst|inst39~0_combout ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \a~output (
	.i(\inst|inst36~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\a~output_o ),
	.obar());
// synopsys translate_off
defparam \a~output .bus_hold = "false";
defparam \a~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y24_N2
cycloneive_io_obuf \b~output (
	.i(\inst|inst33~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\b~output_o ),
	.obar());
// synopsys translate_off
defparam \b~output .bus_hold = "false";
defparam \b~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N16
cycloneive_io_obuf \c~output (
	.i(\inst|inst34~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c~output_o ),
	.obar());
// synopsys translate_off
defparam \c~output .bus_hold = "false";
defparam \c~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \d~output (
	.i(\inst|inst36~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d~output_o ),
	.obar());
// synopsys translate_off
defparam \d~output .bus_hold = "false";
defparam \d~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N23
cycloneive_io_obuf \e~output (
	.i(\inst|inst37~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\e~output_o ),
	.obar());
// synopsys translate_off
defparam \e~output .bus_hold = "false";
defparam \e~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N23
cycloneive_io_obuf \f~output (
	.i(\inst|inst38~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\f~output_o ),
	.obar());
// synopsys translate_off
defparam \f~output .bus_hold = "false";
defparam \f~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N9
cycloneive_io_obuf \g~output (
	.i(\inst|inst39~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\g~output_o ),
	.obar());
// synopsys translate_off
defparam \g~output .bus_hold = "false";
defparam \g~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y18_N15
cycloneive_io_ibuf \X~input (
	.i(X),
	.ibar(gnd),
	.o(\X~input_o ));
// synopsys translate_off
defparam \X~input .bus_hold = "false";
defparam \X~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N1
cycloneive_io_ibuf \Z~input (
	.i(Z),
	.ibar(gnd),
	.o(\Z~input_o ));
// synopsys translate_off
defparam \Z~input .bus_hold = "false";
defparam \Z~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y8_N15
cycloneive_io_ibuf \W~input (
	.i(W),
	.ibar(gnd),
	.o(\W~input_o ));
// synopsys translate_off
defparam \W~input .bus_hold = "false";
defparam \W~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N1
cycloneive_io_ibuf \Y~input (
	.i(Y),
	.ibar(gnd),
	.o(\Y~input_o ));
// synopsys translate_off
defparam \Y~input .bus_hold = "false";
defparam \Y~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X3_Y8_N24
cycloneive_lcell_comb \inst|inst36~0 (
// Equation(s):
// \inst|inst36~0_combout  = (\X~input_o  & (\W~input_o  & ((\Z~input_o ) # (\Y~input_o )))) # (!\X~input_o  & ((\W~input_o ) # ((!\Z~input_o  & \Y~input_o ))))

	.dataa(\X~input_o ),
	.datab(\Z~input_o ),
	.datac(\W~input_o ),
	.datad(\Y~input_o ),
	.cin(gnd),
	.combout(\inst|inst36~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst36~0 .lut_mask = 16'hF1D0;
defparam \inst|inst36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y8_N2
cycloneive_lcell_comb \inst|inst33~0 (
// Equation(s):
// \inst|inst33~0_combout  = (\Z~input_o  & ((\W~input_o ) # (\Y~input_o ))) # (!\Z~input_o  & (\W~input_o  & \Y~input_o ))

	.dataa(gnd),
	.datab(\Z~input_o ),
	.datac(\W~input_o ),
	.datad(\Y~input_o ),
	.cin(gnd),
	.combout(\inst|inst33~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst33~0 .lut_mask = 16'hFCC0;
defparam \inst|inst33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y8_N20
cycloneive_lcell_comb \inst|inst34~0 (
// Equation(s):
// \inst|inst34~0_combout  = (\Y~input_o  & ((\W~input_o ))) # (!\Y~input_o  & (\Z~input_o ))

	.dataa(gnd),
	.datab(\Z~input_o ),
	.datac(\W~input_o ),
	.datad(\Y~input_o ),
	.cin(gnd),
	.combout(\inst|inst34~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst34~0 .lut_mask = 16'hF0CC;
defparam \inst|inst34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y8_N6
cycloneive_lcell_comb \inst|inst37~0 (
// Equation(s):
// \inst|inst37~0_combout  = (\W~input_o ) # ((!\Z~input_o  & \Y~input_o ))

	.dataa(gnd),
	.datab(\Z~input_o ),
	.datac(\W~input_o ),
	.datad(\Y~input_o ),
	.cin(gnd),
	.combout(\inst|inst37~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst37~0 .lut_mask = 16'hF3F0;
defparam \inst|inst37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y8_N0
cycloneive_lcell_comb \inst|inst38~0 (
// Equation(s):
// \inst|inst38~0_combout  = (\X~input_o  & (\W~input_o  & ((\Z~input_o ) # (\Y~input_o )))) # (!\X~input_o  & ((\W~input_o ) # ((\Z~input_o  & !\Y~input_o ))))

	.dataa(\X~input_o ),
	.datab(\Z~input_o ),
	.datac(\W~input_o ),
	.datad(\Y~input_o ),
	.cin(gnd),
	.combout(\inst|inst38~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst38~0 .lut_mask = 16'hF0D4;
defparam \inst|inst38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y8_N10
cycloneive_lcell_comb \inst|inst39~0 (
// Equation(s):
// \inst|inst39~0_combout  = (\Z~input_o  & (((\W~input_o )))) # (!\Z~input_o  & ((\Y~input_o  & ((\W~input_o ))) # (!\Y~input_o  & (!\X~input_o ))))

	.dataa(\X~input_o ),
	.datab(\Z~input_o ),
	.datac(\W~input_o ),
	.datad(\Y~input_o ),
	.cin(gnd),
	.combout(\inst|inst39~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst39~0 .lut_mask = 16'hF0D1;
defparam \inst|inst39~0 .sum_lutc_input = "datac";
// synopsys translate_on

assign a = \a~output_o ;

assign b = \b~output_o ;

assign c = \c~output_o ;

assign d = \d~output_o ;

assign e = \e~output_o ;

assign f = \f~output_o ;

assign g = \g~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_101,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
