# ðŸ’» Verilog Lab Projects â€“ FPGA Implementation (Vivado)

This repository contains a collection of Verilog-based lab projects completed during my undergraduate coursework. These tasks were developed using **Vivado** and deployed on the **Arty A7-100 FPGA board**.

---

## ðŸ”§ Tools & Platform

- **HDL**: Verilog
- **IDE**: Xilinx Vivado
- **FPGA Board**: Arty A7-100 (Digilent)
- **Simulation**: Vivado Simulator / Behavioral Simulation
- **Synthesis & Implementation**: Vivado Flow

