Info: Starting: Create simulation model
Info: qsys-generate C:\Users\hogar\Documents\Trabajo_FPGAs\Proyectos\Karplus_Strong\nios_practica.qsys --simulation=VERILOG --output-directory=C:\Users\hogar\Documents\Trabajo_FPGAs\Proyectos\Karplus_Strong\nios_practica\simulation --family="Cyclone V" --part=5CSEMA4U23C6
Progress: Loading Karplus_Strong/nios_practica.qsys
Progress: Reading input file
Progress: Adding RAM_jesus [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module RAM_jesus
Progress: Adding clk_50mhz [clock_source 15.0]
Progress: Parameterizing module clk_50mhz
Progress: Adding cpu [altera_nios2_gen2 15.0]
Progress: Parameterizing module cpu
Progress: Adding div_freq [altera_avalon_pio 15.0]
Progress: Parameterizing module div_freq
Progress: Adding jtag_uart [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module jtag_uart
Progress: Adding leds [altera_avalon_pio 15.0]
Progress: Parameterizing module leds
Progress: Adding noise [altera_avalon_pio 15.0]
Progress: Parameterizing module noise
Progress: Adding noise_en [altera_avalon_pio 15.0]
Progress: Parameterizing module noise_en
Progress: Adding noise_pulse [altera_avalon_pio 15.0]
Progress: Parameterizing module noise_pulse
Progress: Adding pll [altera_pll 15.0]
Progress: Parameterizing module pll
Progress: Adding sel_nota [altera_avalon_pio 15.0]
Progress: Parameterizing module sel_nota
Progress: Adding sw [altera_avalon_pio 15.0]
Progress: Parameterizing module sw
Progress: Adding sys_clk [altera_avalon_timer 15.0]
Progress: Parameterizing module sys_clk
Progress: Adding timer_ece10243upb2016_0 [timer_ece10243upb2016 1.0]
Progress: Parameterizing module timer_ece10243upb2016_0
Progress: Adding uart [altera_avalon_uart 15.0]
Progress: Parameterizing module uart
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_practica.pll: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: nios_practica.pll: Able to implement PLL with user settings
Info: nios_practica.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: nios_practica.pll: pll.locked must be exported, or connected to a matching conduit.
Info: nios_practica: Generating nios_practica "nios_practica" for SIM_VERILOG
Info: Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0
Info: Inserting clock-crossing logic between cmd_demux.src4 and cmd_mux_004.sink0
Info: Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0
Info: Inserting clock-crossing logic between cmd_demux.src7 and cmd_mux_007.sink0
Info: Inserting clock-crossing logic between cmd_demux.src8 and cmd_mux_008.sink0
Info: Inserting clock-crossing logic between cmd_demux.src9 and cmd_mux_009.sink0
Info: Inserting clock-crossing logic between cmd_demux.src10 and cmd_mux_010.sink0
Info: Inserting clock-crossing logic between cmd_demux.src11 and cmd_mux_011.sink0
Info: Inserting clock-crossing logic between cmd_demux.src12 and cmd_mux_012.sink0
Info: Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1
Info: Inserting clock-crossing logic between rsp_demux_004.src0 and rsp_mux.sink4
Info: Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5
Info: Inserting clock-crossing logic between rsp_demux_007.src0 and rsp_mux.sink7
Info: Inserting clock-crossing logic between rsp_demux_008.src0 and rsp_mux.sink8
Info: Inserting clock-crossing logic between rsp_demux_009.src0 and rsp_mux.sink9
Info: Inserting clock-crossing logic between rsp_demux_010.src0 and rsp_mux.sink10
Info: Inserting clock-crossing logic between rsp_demux_011.src0 and rsp_mux.sink11
Info: Inserting clock-crossing logic between rsp_demux_012.src0 and rsp_mux.sink12
Warning: nios_practica: "No matching role found for uart:s1:dataavailable (dataavailable)"
Warning: nios_practica: "No matching role found for uart:s1:readyfordata (readyfordata)"
Info: RAM_jesus: Starting RTL generation for module 'nios_practica_RAM_jesus'
Info: RAM_jesus:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_practica_RAM_jesus --dir=C:/Users/hogar/AppData/Local/Temp/alt6963_580100888742878360.dir/0048_RAM_jesus_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/hogar/AppData/Local/Temp/alt6963_580100888742878360.dir/0048_RAM_jesus_gen//nios_practica_RAM_jesus_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/hogar/AppData/Local/Temp/alt6963_580100888742878360.dir/0048_RAM_jesus_gen/  ]
Info: RAM_jesus: Done RTL generation for module 'nios_practica_RAM_jesus'
Info: RAM_jesus: "nios_practica" instantiated altera_avalon_onchip_memory2 "RAM_jesus"
Info: cpu: "nios_practica" instantiated altera_nios2_gen2 "cpu"
Info: div_freq: Starting RTL generation for module 'nios_practica_div_freq'
Info: div_freq:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_practica_div_freq --dir=C:/Users/hogar/AppData/Local/Temp/alt6963_580100888742878360.dir/0049_div_freq_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/hogar/AppData/Local/Temp/alt6963_580100888742878360.dir/0049_div_freq_gen//nios_practica_div_freq_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/hogar/AppData/Local/Temp/alt6963_580100888742878360.dir/0049_div_freq_gen/  ]
Info: div_freq: Done RTL generation for module 'nios_practica_div_freq'
Info: div_freq: "nios_practica" instantiated altera_avalon_pio "div_freq"
Info: jtag_uart: Starting RTL generation for module 'nios_practica_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_practica_jtag_uart --dir=C:/Users/hogar/AppData/Local/Temp/alt6963_580100888742878360.dir/0050_jtag_uart_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/hogar/AppData/Local/Temp/alt6963_580100888742878360.dir/0050_jtag_uart_gen//nios_practica_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/hogar/AppData/Local/Temp/alt6963_580100888742878360.dir/0050_jtag_uart_gen/  ]
Info: jtag_uart: Done RTL generation for module 'nios_practica_jtag_uart'
Info: jtag_uart: "nios_practica" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: leds: Starting RTL generation for module 'nios_practica_leds'
Info: leds:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_practica_leds --dir=C:/Users/hogar/AppData/Local/Temp/alt6963_580100888742878360.dir/0051_leds_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/hogar/AppData/Local/Temp/alt6963_580100888742878360.dir/0051_leds_gen//nios_practica_leds_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/hogar/AppData/Local/Temp/alt6963_580100888742878360.dir/0051_leds_gen/  ]
Info: leds: Done RTL generation for module 'nios_practica_leds'
Info: leds: "nios_practica" instantiated altera_avalon_pio "leds"
Info: noise: Starting RTL generation for module 'nios_practica_noise'
Info: noise:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_practica_noise --dir=C:/Users/hogar/AppData/Local/Temp/alt6963_580100888742878360.dir/0052_noise_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/hogar/AppData/Local/Temp/alt6963_580100888742878360.dir/0052_noise_gen//nios_practica_noise_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/hogar/AppData/Local/Temp/alt6963_580100888742878360.dir/0052_noise_gen/  ]
Info: noise: Done RTL generation for module 'nios_practica_noise'
Info: noise: "nios_practica" instantiated altera_avalon_pio "noise"
Info: noise_en: Starting RTL generation for module 'nios_practica_noise_en'
Info: noise_en:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_practica_noise_en --dir=C:/Users/hogar/AppData/Local/Temp/alt6963_580100888742878360.dir/0053_noise_en_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/hogar/AppData/Local/Temp/alt6963_580100888742878360.dir/0053_noise_en_gen//nios_practica_noise_en_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/hogar/AppData/Local/Temp/alt6963_580100888742878360.dir/0053_noise_en_gen/  ]
Info: noise_en: Done RTL generation for module 'nios_practica_noise_en'
Info: noise_en: "nios_practica" instantiated altera_avalon_pio "noise_en"
Info: pll: Generating simgen model
Info: pll: Info: ******************************************************************* Info: Running Quartus II 64-Bit Shell     Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition     Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.     Info: Your use of Altera Corporation's design tools, logic functions      Info: and other software and tools, and its AMPP partner logic      Info: functions, and any output files from any of the foregoing      Info: (including device programming or simulation files), and any      Info: associated documentation or information are expressly subject      Info: to the terms and conditions of the Altera Program License      Info: Subscription Agreement, the Altera Quartus II License Agreement,     Info: the Altera MegaCore Function License Agreement, or other      Info: applicable license agreement, including, without limitation,      Info: that your use is for the sole purpose of programming logic      Info: devices manufactured by Altera and sold by Altera or its      Info: authorized distributors.  Please refer to the applicable      Info: agreement for further details.     Info: Processing started: Sat Jun 11 11:18:25 2016 Info: Command: quartus_sh -t run_simgen_cmd.tcl Info: ******************************************************************* Info: Running Quartus II 64-Bit Analysis & Synthesis     Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition     Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.     Info: Your use of Altera Corporation's design tools, logic functions      Info: and other software and tools, and its AMPP partner logic      Info: functions, and any output files from any of the foregoing      Info: (including device programming or simulation files), and any      Info: associated documentation or information are expressly subject      Info: to the terms and conditions of the Altera Program License      Info: Subscription Agreement, the Altera Quartus II License Agreement,     Info: the Altera MegaCore Function License Agreement, or other      Info: applicable license agreement, including, without limitation,      Info: that your use is for the sole purpose of programming logic      Info: devices manufactured by Altera and sold by Altera or its      Info: authorized distributors.  Please refer to the applicable      Info: agreement for further details.     Info: Processing started: Sat Jun 11 11:18:28 2016 Info: Command: quartus_map nios_practica_pll.qpf --simgen --ini=disable_check_quartus_compatibility_qsys_only=on --simgen_parameter=CBX_HDL_LANGUAGE=VERILOG Info (20034): Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set. Warning (20028): Parallel compilation is not licensed and has been disabled Info (12021): Found 1 design units, including 1 entities, in source file nios_practica_pll.v     Info (12023): Found entity 1: nios_practica_pll Info (12127): Elaborating entity "nios_practica_pll" for the top level hierarchy Info (12128): Elaborating entity "altera_pll" for hierarchy "altera_pll:altera_pll_i" Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus Info (12130): Elaborated megafunction instantiation "altera_pll:altera_pll_i" Info (12133): Instantiated megafunction "altera_pll:altera_pll_i" with the following parameter:     Info (12134): Parameter "fractional_vco_multiplier" = "false"     Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"     Info (12134): Parameter "operation_mode" = "direct"     Info (12134): Parameter "number_of_clocks" = "1"     Info (12134): Parameter "output_clock_frequency0" = "150.000000 MHz"     Info (12134): Parameter "phase_shift0" = "0 ps"     Info (12134): Parameter "duty_cycle0" = "50"     Info (12134): Parameter "output_clock_frequency1" = "0 MHz"     Info (12134): Parameter "phase_shift1" = "0 ps"     Info (12134): Parameter "duty_cycle1" = "50"     Info (12134): Parameter "output_clock_frequency2" = "0 MHz"     Info (12134): Parameter "phase_shift2" = "0 ps"     Info (12134): Parameter "duty_cycle2" = "50"     Info (12134): Parameter "output_clock_frequency3" = "0 MHz"     Info (12134): Parameter "phase_shift3" = "0 ps"     Info (12134): Parameter "duty_cycle3" = "50"     Info (12134): Parameter "output_clock_frequency4" = "0 MHz"     Info (12134): Parameter "phase_shift4" = "0 ps"     Info (12134): Parameter "duty_cycle4" = "50"     Info (12134): Parameter "output_clock_frequency5" = "0 MHz"     Info (12134): Parameter "phase_shift5" = "0 ps"     Info (12134): Parameter "duty_cycle5" = "50"     Info (12134): Parameter "output_clock_frequency6" = "0 MHz"     Info (12134): Parameter "phase_shift6" = "0 ps"     Info (12134): Parameter "duty_cycle6" = "50"     Info (12134): Parameter "output_clock_frequency7" = "0 MHz"     Info (12134): Parameter "phase_shift7" = "0 ps"     Info (12134): Parameter "duty_cycle7" = "50"     Info (12134): Parameter "output_clock_frequency8" = "0 MHz"     Info (12134): Parameter "phase_shift8" = "0 ps"     Info (12134): Parameter "duty_cycle8" = "50"     Info (12134): Parameter "output_clock_frequency9" = "0 MHz"     Info (12134): Parameter "phase_shift9" = "0 ps"     Info (12134): Parameter "duty_cycle9" = "50"     Info (12134): Parameter "output_clock_frequency10" = "0 MHz"     Info (12134): Parameter "phase_shift10" = "0 ps"     Info (12134): Parameter "duty_cycle10" = "50"     Info (12134): Parameter "output_clock_frequency11" = "0 MHz"     Info (12134): Parameter "phase_shift11" = "0 ps"     Info (12134): Parameter "duty_cycle11" = "50"     Info (12134): Parameter "output_clock_frequency12" = "0 MHz"     Info (12134): Parameter "phase_shift12" = "0 ps"     Info (12134): Parameter "duty_cycle12" = "50"     Info (12134): Parameter "output_clock_frequency13" = "0 MHz"     Info (12134): Parameter "phase_shift13" = "0 ps"     Info (12134): Parameter "duty_cycle13" = "50"     Info (12134): Parameter "output_clock_frequency14" = "0 MHz"     Info (12134): Parameter "phase_shift14" = "0 ps"     Info (12134): Parameter "duty_cycle14" = "50"     Info (12134): Parameter "output_clock_frequency15" = "0 MHz"     Info (12134): Parameter "phase_shift15" = "0 ps"     Info (12134): Parameter "duty_cycle15" = "50"     Info (12134): Parameter "output_clock_frequency16" = "0 MHz"     Info (12134): Parameter "phase_shift16" = "0 ps"     Info (12134): Parameter "duty_cycle16" = "50"     Info (12134): Parameter "output_clock_frequency17" = "0 MHz"     Info (12134): Parameter "phase_shift17" = "0 ps"     Info (12134): Parameter "duty_cycle17" = "50"     Info (12134): Parameter "pll_type" = "General"     Info (12134): Parameter "pll_subtype" = "General" Info (281010): Generating sgate simulator netlist using Simgen SIMGEN_PROGRESS Start of Model generation -- 0% complete SIMGEN_PROGRESS Phase 1 : Internal Objects created -- 25% complete SIMGEN_PROGRESS Phase 2 : Connections between internal objects made -- 60% complete SIMGEN_PROGRESS Phase 3 : Netlist generated -- 100% complete Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning     Info: Peak virtual memory: 679 megabytes     Info: Processing ended: Sat Jun 11 11:18:55 2016     Info: Elapsed time: 00:00:27     Info: Total CPU time (on all processors): 00:00:02 Info (23030): Evaluation of Tcl script run_simgen_cmd.tcl was successful Info: Quartus II 64-Bit Shell was successful. 0 errors, 0 warnings     Info: Peak virtual memory: 209 megabytes     Info: Processing ended: Sat Jun 11 11:18:55 2016     Info: Elapsed time: 00:00:30     Info: Total CPU time (on all processors): 00:00:05
Info: pll: Simgen was successful
Info: pll: "nios_practica" instantiated altera_pll "pll"
Info: sel_nota: Starting RTL generation for module 'nios_practica_sel_nota'
Info: sel_nota:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_practica_sel_nota --dir=C:/Users/hogar/AppData/Local/Temp/alt6963_580100888742878360.dir/0055_sel_nota_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/hogar/AppData/Local/Temp/alt6963_580100888742878360.dir/0055_sel_nota_gen//nios_practica_sel_nota_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/hogar/AppData/Local/Temp/alt6963_580100888742878360.dir/0055_sel_nota_gen/  ]
Info: sel_nota: Done RTL generation for module 'nios_practica_sel_nota'
Info: sel_nota: "nios_practica" instantiated altera_avalon_pio "sel_nota"
Info: sw: Starting RTL generation for module 'nios_practica_sw'
Info: sw:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_practica_sw --dir=C:/Users/hogar/AppData/Local/Temp/alt6963_580100888742878360.dir/0056_sw_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/hogar/AppData/Local/Temp/alt6963_580100888742878360.dir/0056_sw_gen//nios_practica_sw_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/hogar/AppData/Local/Temp/alt6963_580100888742878360.dir/0056_sw_gen/  ]
Info: sw: Done RTL generation for module 'nios_practica_sw'
Info: sw: "nios_practica" instantiated altera_avalon_pio "sw"
Info: sys_clk: Starting RTL generation for module 'nios_practica_sys_clk'
Info: sys_clk:   Generation command is [exec C:/altera/15.0/quartus/bin64//perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64//perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=nios_practica_sys_clk --dir=C:/Users/hogar/AppData/Local/Temp/alt6963_580100888742878360.dir/0057_sys_clk_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/hogar/AppData/Local/Temp/alt6963_580100888742878360.dir/0057_sys_clk_gen//nios_practica_sys_clk_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/hogar/AppData/Local/Temp/alt6963_580100888742878360.dir/0057_sys_clk_gen/  ]
Info: sys_clk: Done RTL generation for module 'nios_practica_sys_clk'
Info: sys_clk: "nios_practica" instantiated altera_avalon_timer "sys_clk"
Error: timer_ece10243upb2016_0: timer_ece10243upb2016 does not support generation for Verilog Simulation. Generation is available for: Quartus Synthesis.
Error: Generation stopped, 10 or more modules remaining
Info: nios_practica: Done "nios_practica" with 19 modules, 13 files
Error: ip-generate failed with exit code 1: 2 Errors, 3 Warnings
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=C:\Users\hogar\Documents\Trabajo_FPGAs\Proyectos\Karplus_Strong\nios_practica\nios_practica.spd --output-directory=C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Karplus_Strong/nios_practica/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=C:\Users\hogar\Documents\Trabajo_FPGAs\Proyectos\Karplus_Strong\nios_practica\nios_practica.spd --output-directory=C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Karplus_Strong/nios_practica/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Karplus_Strong/nios_practica/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Karplus_Strong/nios_practica/simulation/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Karplus_Strong/nios_practica/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Karplus_Strong/nios_practica/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	11 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Karplus_Strong/nios_practica/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\hogar\Documents\Trabajo_FPGAs\Proyectos\Karplus_Strong\nios_practica.qsys --block-symbol-file --output-directory=C:\Users\hogar\Documents\Trabajo_FPGAs\Proyectos\Karplus_Strong\nios_practica --family="Cyclone V" --part=5CSEMA4U23C6
Progress: Loading Karplus_Strong/nios_practica.qsys
Progress: Reading input file
Progress: Adding RAM_jesus [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module RAM_jesus
Progress: Adding clk_50mhz [clock_source 15.0]
Progress: Parameterizing module clk_50mhz
Progress: Adding cpu [altera_nios2_gen2 15.0]
Progress: Parameterizing module cpu
Progress: Adding div_freq [altera_avalon_pio 15.0]
Progress: Parameterizing module div_freq
Progress: Adding jtag_uart [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module jtag_uart
Progress: Adding leds [altera_avalon_pio 15.0]
Progress: Parameterizing module leds
Progress: Adding noise [altera_avalon_pio 15.0]
Progress: Parameterizing module noise
Progress: Adding noise_en [altera_avalon_pio 15.0]
Progress: Parameterizing module noise_en
Progress: Adding noise_pulse [altera_avalon_pio 15.0]
Progress: Parameterizing module noise_pulse
Progress: Adding pll [altera_pll 15.0]
Progress: Parameterizing module pll
Progress: Adding sel_nota [altera_avalon_pio 15.0]
Progress: Parameterizing module sel_nota
Progress: Adding sw [altera_avalon_pio 15.0]
Progress: Parameterizing module sw
Progress: Adding sys_clk [altera_avalon_timer 15.0]
Progress: Parameterizing module sys_clk
Progress: Adding timer_ece10243upb2016_0 [timer_ece10243upb2016 1.0]
Progress: Parameterizing module timer_ece10243upb2016_0
Progress: Adding uart [altera_avalon_uart 15.0]
Progress: Parameterizing module uart
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_practica.pll: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: nios_practica.pll: Able to implement PLL with user settings
Info: nios_practica.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: nios_practica.pll: pll.locked must be exported, or connected to a matching conduit.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\hogar\Documents\Trabajo_FPGAs\Proyectos\Karplus_Strong\nios_practica.qsys --synthesis=VERILOG --output-directory=C:\Users\hogar\Documents\Trabajo_FPGAs\Proyectos\Karplus_Strong\nios_practica\synthesis --family="Cyclone V" --part=5CSEMA4U23C6
Progress: Loading Karplus_Strong/nios_practica.qsys
Progress: Reading input file
Progress: Adding RAM_jesus [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module RAM_jesus
Progress: Adding clk_50mhz [clock_source 15.0]
Progress: Parameterizing module clk_50mhz
Progress: Adding cpu [altera_nios2_gen2 15.0]
Progress: Parameterizing module cpu
Progress: Adding div_freq [altera_avalon_pio 15.0]
Progress: Parameterizing module div_freq
Progress: Adding jtag_uart [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module jtag_uart
Progress: Adding leds [altera_avalon_pio 15.0]
Progress: Parameterizing module leds
Progress: Adding noise [altera_avalon_pio 15.0]
Progress: Parameterizing module noise
Progress: Adding noise_en [altera_avalon_pio 15.0]
Progress: Parameterizing module noise_en
Progress: Adding noise_pulse [altera_avalon_pio 15.0]
Progress: Parameterizing module noise_pulse
Progress: Adding pll [altera_pll 15.0]
Progress: Parameterizing module pll
Progress: Adding sel_nota [altera_avalon_pio 15.0]
Progress: Parameterizing module sel_nota
Progress: Adding sw [altera_avalon_pio 15.0]
Progress: Parameterizing module sw
Progress: Adding sys_clk [altera_avalon_timer 15.0]
Progress: Parameterizing module sys_clk
Progress: Adding timer_ece10243upb2016_0 [timer_ece10243upb2016 1.0]
Progress: Parameterizing module timer_ece10243upb2016_0
Progress: Adding uart [altera_avalon_uart 15.0]
Progress: Parameterizing module uart
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_practica.pll: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: nios_practica.pll: Able to implement PLL with user settings
Info: nios_practica.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: nios_practica.pll: pll.locked must be exported, or connected to a matching conduit.
Info: nios_practica: Generating nios_practica "nios_practica" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0
Info: Inserting clock-crossing logic between cmd_demux.src4 and cmd_mux_004.sink0
Info: Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0
Info: Inserting clock-crossing logic between cmd_demux.src7 and cmd_mux_007.sink0
Info: Inserting clock-crossing logic between cmd_demux.src8 and cmd_mux_008.sink0
Info: Inserting clock-crossing logic between cmd_demux.src9 and cmd_mux_009.sink0
Info: Inserting clock-crossing logic between cmd_demux.src10 and cmd_mux_010.sink0
Info: Inserting clock-crossing logic between cmd_demux.src11 and cmd_mux_011.sink0
Info: Inserting clock-crossing logic between cmd_demux.src12 and cmd_mux_012.sink0
Info: Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1
Info: Inserting clock-crossing logic between rsp_demux_004.src0 and rsp_mux.sink4
Info: Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5
Info: Inserting clock-crossing logic between rsp_demux_007.src0 and rsp_mux.sink7
Info: Inserting clock-crossing logic between rsp_demux_008.src0 and rsp_mux.sink8
Info: Inserting clock-crossing logic between rsp_demux_009.src0 and rsp_mux.sink9
Info: Inserting clock-crossing logic between rsp_demux_010.src0 and rsp_mux.sink10
Info: Inserting clock-crossing logic between rsp_demux_011.src0 and rsp_mux.sink11
Info: Inserting clock-crossing logic between rsp_demux_012.src0 and rsp_mux.sink12
Warning: nios_practica: "No matching role found for uart:s1:dataavailable (dataavailable)"
Warning: nios_practica: "No matching role found for uart:s1:readyfordata (readyfordata)"
Info: RAM_jesus: Starting RTL generation for module 'nios_practica_RAM_jesus'
Info: RAM_jesus:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_practica_RAM_jesus --dir=C:/Users/hogar/AppData/Local/Temp/alt6963_580100888742878360.dir/0059_RAM_jesus_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/hogar/AppData/Local/Temp/alt6963_580100888742878360.dir/0059_RAM_jesus_gen//nios_practica_RAM_jesus_component_configuration.pl  --do_build_sim=0  ]
Info: RAM_jesus: Done RTL generation for module 'nios_practica_RAM_jesus'
Info: RAM_jesus: "nios_practica" instantiated altera_avalon_onchip_memory2 "RAM_jesus"
Info: cpu: "nios_practica" instantiated altera_nios2_gen2 "cpu"
Info: div_freq: Starting RTL generation for module 'nios_practica_div_freq'
Info: div_freq:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_practica_div_freq --dir=C:/Users/hogar/AppData/Local/Temp/alt6963_580100888742878360.dir/0060_div_freq_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/hogar/AppData/Local/Temp/alt6963_580100888742878360.dir/0060_div_freq_gen//nios_practica_div_freq_component_configuration.pl  --do_build_sim=0  ]
Info: div_freq: Done RTL generation for module 'nios_practica_div_freq'
Info: div_freq: "nios_practica" instantiated altera_avalon_pio "div_freq"
Info: jtag_uart: Starting RTL generation for module 'nios_practica_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_practica_jtag_uart --dir=C:/Users/hogar/AppData/Local/Temp/alt6963_580100888742878360.dir/0061_jtag_uart_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/hogar/AppData/Local/Temp/alt6963_580100888742878360.dir/0061_jtag_uart_gen//nios_practica_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'nios_practica_jtag_uart'
Info: jtag_uart: "nios_practica" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: leds: Starting RTL generation for module 'nios_practica_leds'
Info: leds:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_practica_leds --dir=C:/Users/hogar/AppData/Local/Temp/alt6963_580100888742878360.dir/0062_leds_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/hogar/AppData/Local/Temp/alt6963_580100888742878360.dir/0062_leds_gen//nios_practica_leds_component_configuration.pl  --do_build_sim=0  ]
Info: leds: Done RTL generation for module 'nios_practica_leds'
Info: leds: "nios_practica" instantiated altera_avalon_pio "leds"
Info: noise: Starting RTL generation for module 'nios_practica_noise'
Info: noise:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_practica_noise --dir=C:/Users/hogar/AppData/Local/Temp/alt6963_580100888742878360.dir/0063_noise_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/hogar/AppData/Local/Temp/alt6963_580100888742878360.dir/0063_noise_gen//nios_practica_noise_component_configuration.pl  --do_build_sim=0  ]
Info: noise: Done RTL generation for module 'nios_practica_noise'
Info: noise: "nios_practica" instantiated altera_avalon_pio "noise"
Info: noise_en: Starting RTL generation for module 'nios_practica_noise_en'
Info: noise_en:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_practica_noise_en --dir=C:/Users/hogar/AppData/Local/Temp/alt6963_580100888742878360.dir/0064_noise_en_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/hogar/AppData/Local/Temp/alt6963_580100888742878360.dir/0064_noise_en_gen//nios_practica_noise_en_component_configuration.pl  --do_build_sim=0  ]
Info: noise_en: Done RTL generation for module 'nios_practica_noise_en'
Info: noise_en: "nios_practica" instantiated altera_avalon_pio "noise_en"
Info: pll: "nios_practica" instantiated altera_pll "pll"
Info: sel_nota: Starting RTL generation for module 'nios_practica_sel_nota'
Info: sel_nota:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_practica_sel_nota --dir=C:/Users/hogar/AppData/Local/Temp/alt6963_580100888742878360.dir/0066_sel_nota_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/hogar/AppData/Local/Temp/alt6963_580100888742878360.dir/0066_sel_nota_gen//nios_practica_sel_nota_component_configuration.pl  --do_build_sim=0  ]
Info: sel_nota: Done RTL generation for module 'nios_practica_sel_nota'
Info: sel_nota: "nios_practica" instantiated altera_avalon_pio "sel_nota"
Info: sw: Starting RTL generation for module 'nios_practica_sw'
Info: sw:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_practica_sw --dir=C:/Users/hogar/AppData/Local/Temp/alt6963_580100888742878360.dir/0067_sw_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/hogar/AppData/Local/Temp/alt6963_580100888742878360.dir/0067_sw_gen//nios_practica_sw_component_configuration.pl  --do_build_sim=0  ]
Info: sw: Done RTL generation for module 'nios_practica_sw'
Info: sw: "nios_practica" instantiated altera_avalon_pio "sw"
Info: sys_clk: Starting RTL generation for module 'nios_practica_sys_clk'
Info: sys_clk:   Generation command is [exec C:/altera/15.0/quartus/bin64//perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64//perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=nios_practica_sys_clk --dir=C:/Users/hogar/AppData/Local/Temp/alt6963_580100888742878360.dir/0068_sys_clk_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/hogar/AppData/Local/Temp/alt6963_580100888742878360.dir/0068_sys_clk_gen//nios_practica_sys_clk_component_configuration.pl  --do_build_sim=0  ]
Info: sys_clk: Done RTL generation for module 'nios_practica_sys_clk'
Info: sys_clk: "nios_practica" instantiated altera_avalon_timer "sys_clk"
Info: timer_ece10243upb2016_0: "nios_practica" instantiated timer_ece10243upb2016 "timer_ece10243upb2016_0"
Info: uart: Starting RTL generation for module 'nios_practica_uart'
Info: uart:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=nios_practica_uart --dir=C:/Users/hogar/AppData/Local/Temp/alt6963_580100888742878360.dir/0070_uart_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/hogar/AppData/Local/Temp/alt6963_580100888742878360.dir/0070_uart_gen//nios_practica_uart_component_configuration.pl  --do_build_sim=0  ]
Info: uart: Done RTL generation for module 'nios_practica_uart'
Info: uart: "nios_practica" instantiated altera_avalon_uart "uart"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "nios_practica" instantiated altera_mm_interconnect "mm_interconnect_0"
Error: Generation stopped, 136 or more modules remaining
Info: nios_practica: Done "nios_practica" with 38 modules, 19 files
Error: ip-generate failed with exit code 1: 1 Error, 3 Warnings
Info: Stopping: Create HDL design files for synthesis
