[{"DBLP title": "Nanometer MOSFET Effects on the Minimum-Energy Point of Sub-45nm Subthreshold Logic - Mitigation at Technology and Circuit Levels.", "DBLP authors": ["David Bol", "Denis Flandre", "Jean-Didier Legat"], "year": 2010, "MAG papers": [{"PaperId": 2003986325, "PaperTitle": "nanometer mosfet effects on the minimum energy point of sub 45nm subthreshold logic mitigation at technology and circuit levels", "Year": 2010, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["universite catholique de louvain", "universite catholique de louvain", "universite catholique de louvain"]}], "source": "ES"}, {"DBLP title": "NBTI-Aware Clustered Power Gating.", "DBLP authors": ["Andrea Calimera", "Enrico Macii", "Massimo Poncino"], "year": 2010, "MAG papers": [{"PaperId": 2032286916, "PaperTitle": "nbti aware clustered power gating", "Year": 2010, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": ["polytechnic university of turin", "polytechnic university of turin", "polytechnic university of turin"]}], "source": "ES"}, {"DBLP title": "Behavior-Level Observability Analysis for Operation Gating in Low-Power Behavioral Synthesis.", "DBLP authors": ["Jason Cong", "Bin Liu", "Rupak Majumdar", "Zhiru Zhang"], "year": 2010, "MAG papers": [{"PaperId": 2054368274, "PaperTitle": "behavior level observability analysis for operation gating in low power behavioral synthesis", "Year": 2010, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["university of california los angeles", "university of california los angeles", "university of california los angeles", null]}], "source": "ES"}, {"DBLP title": "Low-Power Hypercube Divided Memory FFT Engine Using 3D Integration.", "DBLP authors": ["Thorlindur Thorolfsson", "Samson Melamed", "W. Rhett Davis", "Paul D. Franzon"], "year": 2010, "MAG papers": [{"PaperId": 1967452983, "PaperTitle": "low power hypercube divided memory fft engine using 3d integration", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["north carolina state university", "north carolina state university", "north carolina state university", "north carolina state university"]}], "source": "ES"}, {"DBLP title": "vGreen: A System for Energy-Efficient Management of Virtual Machines.", "DBLP authors": ["Gaurav Dhiman", "Giacomo Marchetti", "Tajana Rosing"], "year": 2010, "MAG papers": [{"PaperId": 2052269857, "PaperTitle": "vgreen a system for energy efficient management of virtual machines", "Year": 2010, "CitationCount": 30, "EstimatedCitation": 64, "Affiliations": ["university of california san diego", "university of california san diego", "university of california san diego"]}], "source": "ES"}, {"DBLP title": "Energy-Efficient Progressive Remote Update for Flash-Based Firmware of Networked Embedded Systems.", "DBLP authors": ["Jinsik Kim", "Pai H. Chou"], "year": 2010, "MAG papers": [{"PaperId": 2035939328, "PaperTitle": "energy efficient progressive remote update for flash based firmware of networked embedded systems", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of california irvine", "university of california irvine"]}], "source": "ES"}, {"DBLP title": "Energy- and Performance-Efficient Communication Framework for Embedded MPSoCs through Application-Driven Release Consistency.", "DBLP authors": ["Chenjie Yu", "Peter Petrov"], "year": 2010, "MAG papers": [{"PaperId": 2072112849, "PaperTitle": "energy and performance efficient communication framework for embedded mpsocs through application driven release consistency", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of maryland college park", "university of maryland college park"]}], "source": "ES"}, {"DBLP title": "A Simultaneous Input Vector Control and Circuit Modification Technique to Reduce Leakage with Zero Delay Penalty.", "DBLP authors": ["Nikhil Jayakumar", "Sunil P. Khatri"], "year": 2010, "MAG papers": [{"PaperId": 2053083000, "PaperTitle": "a simultaneous input vector control and circuit modification technique to reduce leakage with zero delay penalty", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["juniper networks", "texas a m university"]}], "source": "ES"}, {"DBLP title": "Scan-Cell Reordering for Minimizing Scan-Shift Power Based on Nonspecified Test Cubes.", "DBLP authors": ["Yu-Ze Wu", "Mango Chia-Tso Chao"], "year": 2010, "MAG papers": [{"PaperId": 2105182247, "PaperTitle": "scan cell reordering for minimizing scan shift power based on nonspecified test cubes", "Year": 2010, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["national chiao tung university", "national chiao tung university"]}], "source": "ES"}, {"DBLP title": "ACM Journal on Emerging Technologies in Computing Systems.", "DBLP authors": ["Montek Singh", "Steven M. Nowick"], "year": 2010, "MAG papers": [], "source": null}, {"DBLP title": "Fast and accurate processor models for efficient MPSoC design.", "DBLP authors": ["Gunar Schirner", "Andreas Gerstlauer", "Rainer D\u00f6mer"], "year": 2010, "MAG papers": [{"PaperId": 2014574783, "PaperTitle": "fast and accurate processor models for efficient mpsoc design", "Year": 2010, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": ["university of texas at austin", "northeastern university", "university of california irvine"]}], "source": "ES"}, {"DBLP title": "Low-overhead Fmax calibration at multiple operating points using delay-sensitivity-based path selection.", "DBLP authors": ["Somnath Paul", "Hamid Mahmoodi", "Swarup Bhunia"], "year": 2010, "MAG papers": [], "source": null}, {"DBLP title": "Serialized parallel code generation framework for MPSoC.", "DBLP authors": ["Seongnam Kwon", "Soonhoi Ha"], "year": 2010, "MAG papers": [{"PaperId": 2100335090, "PaperTitle": "serialized parallel code generation framework for mpsoc", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["seoul national university", "seoul national university"]}], "source": "ES"}, {"DBLP title": "Speeding-up heuristic allocation, scheduling and binding with SAT-based abstraction/refinement techniques.", "DBLP authors": ["Gianpiero Cabodi", "Luciano Lavagno", "Marco Murciano", "Alex Kondratyev", "Yosinori Watanabe"], "year": 2010, "MAG papers": [{"PaperId": 2051172096, "PaperTitle": "speeding up heuristic allocation scheduling and binding with sat based abstraction refinement techniques", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["polytechnic university of turin", "cadence design systems", "polytechnic university of turin", "polytechnic university of turin", "cadence design systems"]}], "source": "ES"}, {"DBLP title": "Hardware/software partitioning and pipelined scheduling on runtime reconfigurable FPGAs.", "DBLP authors": ["Mingxuan Yuan", "Zonghua Gu", "Xiuqiang He", "Xue Liu", "Lei Jiang"], "year": 2010, "MAG papers": [{"PaperId": 2056291785, "PaperTitle": "hardware software partitioning and pipelined scheduling on runtime reconfigurable fpgas", "Year": 2010, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["hong kong university of science and technology", "hong kong university of science and technology", "hong kong university of science and technology", "university of pittsburgh", "mcgill university"]}], "source": "ES"}, {"DBLP title": "Benchmarking and evaluating reconfigurable architectures targeting the mobile domain.", "DBLP authors": ["Peter Jamieson", "Tobias Becker", "Peter Y. K. Cheung", "Wayne Luk", "Tero Rissa", "Teemu Pitk\u00e4nen"], "year": 2010, "MAG papers": [{"PaperId": 1973115070, "PaperTitle": "benchmarking and evaluating reconfigurable architectures targeting the mobile domain", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["tampere university of technology", "nokia", "imperial college london", "miami university", "imperial college london", "imperial college london"]}], "source": "ES"}, {"DBLP title": "Thermal analysis of multiprocessor SoC applications by simulation and verification.", "DBLP authors": ["Dipankar Das", "P. P. Chakrabarti", "Rajeev Kumar"], "year": 2010, "MAG papers": [{"PaperId": 2085914595, "PaperTitle": "thermal analysis of multiprocessor soc applications by simulation and verification", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["indian institute of technology kharagpur", "indian institute of technology kharagpur", "indian institute of technology kharagpur"]}], "source": "ES"}, {"DBLP title": "Parameterized architecture-level dynamic thermal models for multicore microprocessors.", "DBLP authors": ["Duo Li", "Sheldon X.-D. Tan", "Eduardo H. Pacheco", "Murli Tirumala"], "year": 2010, "MAG papers": [{"PaperId": 2039060197, "PaperTitle": "parameterized architecture level dynamic thermal models for multicore microprocessors", "Year": 2010, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["university of california riverside", "university of california riverside", "intel", "intel"]}], "source": "ES"}, {"DBLP title": "Phase-adjustable error detection flip-flops with 2-stage hold-driven optimization, slack-based grouping scheme and slack distribution control for dynamic voltage scaling.", "DBLP authors": ["Masanori Kurimoto", "Hiroaki Suzuki", "Rei Akiyama", "Tadao Yamanaka", "Haruyuki Ohkuma", "Hidehiro Takata", "Hirofumi Shinohara"], "year": 2010, "MAG papers": [{"PaperId": 2135033600, "PaperTitle": "phase adjustable error detection flip flops with 2 stage hold driven optimization slack based grouping scheme and slack distribution control for dynamic voltage scaling", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": [null, "renesas electronics", "renesas electronics", null, null, "renesas electronics", "renesas electronics"]}], "source": "ES"}, {"DBLP title": "Reliability analysis of memories protected with BICS and a per-word parity bit.", "DBLP authors": ["Pedro Reviriego", "Juan Antonio Maestro", "Chris J. Bleakley"], "year": 2010, "MAG papers": [{"PaperId": 1996642491, "PaperTitle": "reliability analysis of memories protected with bics and a per word parity bit", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["university college dublin", null, null]}], "source": "ES"}, {"DBLP title": "Race analysis for systemc using model checking.", "DBLP authors": ["Nicolas Blanc", "Daniel Kroening"], "year": 2010, "MAG papers": [{"PaperId": 2623612387, "PaperTitle": "race analysis for systemc using model checking", "Year": 2010, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": ["university of oxford", "eth zurich"]}], "source": "ES"}, {"DBLP title": "Concept-based partitioning for large multidomain multifunctional embedded systems.", "DBLP authors": ["Waseem Ahmed", "Doug Myers"], "year": 2010, "MAG papers": [{"PaperId": 1990415661, "PaperTitle": "concept based partitioning for large multidomain multifunctional embedded systems", "Year": 2010, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["p a college of engineering", "curtin university"]}], "source": "ES"}, {"DBLP title": "Low-power TinyOS tuned processor platform for wireless sensor network motes.", "DBLP authors": ["Rajkumar K. Raval", "Carlos Fern\u00e1ndez", "Chris J. Bleakley"], "year": 2010, "MAG papers": [{"PaperId": 1968138598, "PaperTitle": "low power tinyos tuned processor platform for wireless sensor network motes", "Year": 2010, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["university college dublin", "university college dublin", "university college dublin"]}], "source": "ES"}, {"DBLP title": "Register file partitioning and recompilation for register file power reduction.", "DBLP authors": ["Xuan Guan", "Yunsi Fei"], "year": 2010, "MAG papers": [{"PaperId": 2091559310, "PaperTitle": "register file partitioning and recompilation for register file power reduction", "Year": 2010, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["university of connecticut", "university of connecticut"]}], "source": "ES"}, {"DBLP title": "On-chip sensor-driven efficient thermal profile estimation algorithms.", "DBLP authors": ["Yufu Zhang", "Ankur Srivastava", "Mohamed M. Zahran"], "year": 2010, "MAG papers": [{"PaperId": 2032108441, "PaperTitle": "on chip sensor driven efficient thermal profile estimation algorithms", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["university of maryland college park", "city university of new york", "university of maryland college park"]}], "source": "ES"}, {"DBLP title": "Logic synthesis and circuit customization using extensive external don't-cares.", "DBLP authors": ["Kai-Hui Chang", "Valeria Bertacco", "Igor L. Markov", "Alan Mishchenko"], "year": 2010, "MAG papers": [{"PaperId": 2002518192, "PaperTitle": "logic synthesis and circuit customization using extensive external don t cares", "Year": 2010, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["university of michigan", "university of michigan", "university of california berkeley", "university of michigan"]}], "source": "ES"}, {"DBLP title": "Effective congestion reduction for IC package substrate routing.", "DBLP authors": ["Shenghua Liu", "Guoqiang Chen", "Tom Tong Jing", "Lei He", "Robi Dutta", "Xianlong Hong"], "year": 2010, "MAG papers": [{"PaperId": 2004186266, "PaperTitle": "effective congestion reduction for ic package substrate routing", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of california los angeles", "university of california los angeles", "tsinghua university", "tsinghua university", "magma design automation", "magma design automation"]}], "source": "ES"}, {"DBLP title": "Power gating: Circuits, design methodologies, and best practice for standard-cell VLSI designs.", "DBLP authors": ["Youngsoo Shin", "Jun Seomun", "Kyu-Myung Choi", "Takayasu Sakurai"], "year": 2010, "MAG papers": [{"PaperId": 2086775835, "PaperTitle": "power gating circuits design methodologies and best practice for standard cell vlsi designs", "Year": 2010, "CitationCount": 50, "EstimatedCitation": 82, "Affiliations": ["university of tokyo", "samsung", "kaist", "kaist"]}], "source": "ES"}, {"DBLP title": "An in-place search algorithm for the resource constrained scheduling problem during high-level synthesis.", "DBLP authors": ["Cheng-Juei Yu", "Yi-Hsin Wu", "Sheng-De Wang"], "year": 2010, "MAG papers": [{"PaperId": 2057913622, "PaperTitle": "an in place search algorithm for the resource constrained scheduling problem during high level synthesis", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["national taiwan university", "national taiwan university", "national taiwan university"]}], "source": "ES"}, {"DBLP title": "Partitioning techniques for partially protected caches in resource-constrained embedded systems.", "DBLP authors": ["Kyoungwoo Lee", "Aviral Shrivastava", "Nikil D. Dutt", "Nalini Venkatasubramanian"], "year": 2010, "MAG papers": [{"PaperId": 1990477916, "PaperTitle": "partitioning techniques for partially protected caches in resource constrained embedded systems", "Year": 2010, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["university of california irvine", "arizona state university", "university of california irvine", "university of california irvine"]}], "source": "ES"}, {"DBLP title": "Huffman-based code compression techniques for embedded processors.", "DBLP authors": ["Talal Bonny", "J\u00f6rg Henkel"], "year": 2010, "MAG papers": [{"PaperId": 2082921940, "PaperTitle": "huffman based code compression techniques for embedded processors", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["karlsruhe institute of technology", "king abdullah university of science and technology"]}], "source": "ES"}, {"DBLP title": "On the completeness of the polymorphic gate set.", "DBLP authors": ["Zhifang Li", "Wenjian Luo", "Lihua Yue", "Xufa Wang"], "year": 2010, "MAG papers": [{"PaperId": 2020322960, "PaperTitle": "on the completeness of the polymorphic gate set", "Year": 2010, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["university of science and technology of china", "university of science and technology of china", "university of science and technology of china", "university of science and technology of china"]}], "source": "ES"}, {"DBLP title": "Complexity of 3-D floorplans by analysis of graph cuboidal dual hardness.", "DBLP authors": ["Renshen Wang", "Evangeline F. Y. Young", "Chung-Kuan Cheng"], "year": 2010, "MAG papers": [{"PaperId": 2066278595, "PaperTitle": "complexity of 3 d floorplans by analysis of graph cuboidal dual hardness", "Year": 2010, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["university of california san diego", "the chinese university of hong kong", "university of california san diego"]}], "source": "ES"}]