Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Jan  7 22:10:36 2021
| Host         : J1STUDY running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file fpga_serial_acl_tester_control_sets_placed.rpt
| Design       : fpga_serial_acl_tester
| Device       : xc7a100ti
---------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    88 |
|    Minimum number of control sets                        |    88 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   230 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    88 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     8 |
| >= 6 to < 8        |    11 |
| >= 8 to < 10       |     7 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     4 |
| >= 16              |    50 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             286 |          112 |
| No           | No                    | Yes                    |              28 |           11 |
| No           | Yes                   | No                     |            1027 |          335 |
| Yes          | No                    | No                     |               3 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1130 |          338 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------+----------------+--------------+
|                           Clock Signal                           |                                   Enable Signal                                   |                                Set/Reset Signal                                | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------+----------------+--------------+
|  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/o_clk_div |                                                                                   |                                                                                |                1 |              1 |         1.00 |
|  s_clk_7_37mhz_BUFG                                              | u_uart_tx_only/u_baud_1x_ce_divider/o_ce_div                                      | u_reset_synch_7_37mhz/o_rst_mhz                                                |                1 |              1 |         1.00 |
|  s_clk_7_37mhz_BUFG                                              |                                                                                   |                                                                                |                1 |              1 |         1.00 |
|  s_clk_20mhz_BUFG                                                | u_2_5mhz_ce_divider/o_ce_div                                                      |                                                                                |                2 |              3 |         1.50 |
|  s_clk_20mhz_BUFG                                                | u_buttons_deb_0123/si_buttons_store[3]_i_1_n_0                                    | u_reset_synch_20mhz/o_rst_mhz                                                  |                1 |              4 |         4.00 |
|  s_clk_20mhz_BUFG                                                | u_pmod_acl2_custom_driver/p_0_in                                                  | u_reset_synch_20mhz/o_rst_mhz                                                  |                2 |              4 |         2.00 |
|  s_clk_20mhz_BUFG                                                | u_switches_deb_0123/si_buttons_store[3]_i_1_n_0                                   | u_reset_synch_20mhz/o_rst_mhz                                                  |                1 |              4 |         4.00 |
|  s_clk_7_37mhz_BUFG                                              | u_uart_tx_only/s_i_aux                                                            | u_reset_synch_7_37mhz/o_rst_mhz                                                |                2 |              4 |         2.00 |
|  s_clk_20mhz_BUFG                                                | u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_cmd_len_aux              | u_reset_synch_20mhz/o_rst_mhz                                                  |                3 |              4 |         1.33 |
|  s_clk_20mhz_BUFG                                                | u_pmod_acl2_custom_driver/u_extint_deb_int2/sel                                   | u_pmod_acl2_custom_driver/u_extint_deb_int2/s_t[4]_i_1_n_0                     |                1 |              5 |         5.00 |
|  s_clk_20mhz_BUFG                                                | u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_len_aux              | u_reset_synch_20mhz/o_rst_mhz                                                  |                3 |              5 |         1.67 |
|  s_clk_20mhz_BUFG                                                | u_pmod_acl2_custom_driver/u_extint_deb_int1/sel                                   | u_pmod_acl2_custom_driver/u_extint_deb_int1/s_t[4]_i_1_n_0                     |                2 |              5 |         2.50 |
|  s_clk_20mhz_BUFG                                                | u_led_palette_pulser/s_ld1_led_pulse                                              | u_reset_synch_20mhz/o_rst_mhz                                                  |                1 |              6 |         6.00 |
|  s_clk_20mhz_BUFG                                                | u_led_palette_pulser/s_ld0_led_pulse                                              | u_reset_synch_20mhz/o_rst_mhz                                                  |                3 |              6 |         2.00 |
|  s_clk_20mhz_BUFG                                                |                                                                                   | u_acl_tester_fsm/o_active_init_display                                         |                3 |              6 |         2.00 |
|  s_clk_20mhz_BUFG                                                | u_led_palette_pulser/s_ld3_led_pulse                                              | u_reset_synch_20mhz/o_rst_mhz                                                  |                2 |              6 |         3.00 |
|  s_clk_20mhz_BUFG                                                |                                                                                   | u_led_palette_pulser/s_ld1_blue_pulse[5]_i_1_n_0                               |                2 |              6 |         3.00 |
|  s_clk_20mhz_BUFG                                                |                                                                                   | u_led_palette_pulser/s_ld0_blue_pulse[5]_i_1_n_0                               |                2 |              6 |         3.00 |
|  s_clk_20mhz_BUFG                                                |                                                                                   | u_led_palette_pulser/s_ld1_green_pulse[5]_i_1_n_0                              |                2 |              6 |         3.00 |
|  s_clk_20mhz_BUFG                                                | u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_rx_len_aux[3]_i_1_n_0         | u_reset_synch_20mhz/o_rst_mhz                                                  |                4 |              6 |         1.50 |
|  s_clk_20mhz_BUFG                                                |                                                                                   | u_led_palette_pulser/s_ld0_green_pulse[5]_i_1_n_0                              |                2 |              6 |         3.00 |
|  s_clk_20mhz_BUFG                                                | u_led_palette_pulser/s_ld2_led_pulse                                              | u_reset_synch_20mhz/o_rst_mhz                                                  |                2 |              6 |         3.00 |
|  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/o_clk_div |                                                                                   | u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/o_rst_div                |                2 |              7 |         3.50 |
|  s_clk_20mhz_BUFG                                                |                                                                                   | u_led_palette_pulser/s_ld3_red_pulse0                                          |                4 |              8 |         2.00 |
|  s_clk_20mhz_BUFG                                                |                                                                                   | u_led_palette_pulser/s_ld2_red_pulse0                                          |                5 |              8 |         1.60 |
|  s_clk_20mhz_BUFG                                                | u_pmod_acl2_custom_driver/u_pmod_acl2_stand_spi_solo/s_byte_index_aux[7]_i_1_n_0  | u_reset_synch_20mhz/o_rst_mhz                                                  |                5 |              8 |         1.60 |
|  s_clk_20mhz_BUFG                                                | u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_data_fifo_rx_in[7]_i_2_n_0    | u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_data_fifo_rx_in[7]_i_1_n_0 |                3 |              8 |         2.67 |
|  s_clk_7_37mhz_BUFG                                              | u_uart_tx_only/s_data_aux                                                         | u_reset_synch_7_37mhz/o_rst_mhz                                                |                3 |              8 |         2.67 |
|  s_clk_20mhz_BUFG                                                | u_pmod_acl2_custom_driver/u_one_shot_fsm_btn1/y                                   | u_reset_synch_20mhz/o_rst_mhz                                                  |                4 |              8 |         2.00 |
|  s_clk_20mhz_BUFG                                                | u_pmod_acl2_custom_driver/u_one_shot_fsm_btn0/y                                   | u_reset_synch_20mhz/o_rst_mhz                                                  |                2 |              8 |         4.00 |
|  s_clk_20mhz_BUFG                                                |                                                                                   | s_cls_txt_ascii_line1[99]_i_1_n_0                                              |                3 |             11 |         3.67 |
|  s_clk_20mhz_BUFG                                                |                                                                                   | s_uart_dat_ascii_line[243]_i_1_n_0                                             |                4 |             11 |         2.75 |
|  s_clk_20mhz_BUFG                                                | u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/s_t                              | u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/s_t[0]_i_1_n_0                |                4 |             13 |         3.25 |
|  s_clk_20mhz_BUFG                                                | u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_t                             | u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_t[0]_i_1_n_0               |                4 |             13 |         3.25 |
|  s_clk_20mhz_BUFG                                                |                                                                                   | u_reset_synch_20mhz/s_rst_shift[13]_i_1_n_0                                    |                4 |             14 |         3.50 |
|  s_clk_20mhz_BUFG                                                | u_pmod_acl2_custom_driver/u_pmod_acl2_stand_spi_solo/s_tx_ax_cfg0_aux[55]_i_1_n_0 | u_reset_synch_20mhz/o_rst_mhz                                                  |                6 |             14 |         2.33 |
|  s_clk_7_37mhz_BUFG                                              |                                                                                   | u_reset_synch_7_37mhz/s_rst_shift[13]_i_1_n_0                                  |                7 |             14 |         2.00 |
|  s_clk_20mhz_BUFG                                                | u_2_5mhz_ce_divider/o_ce_div                                                      | u_reset_synch_20mhz/o_rst_mhz                                                  |               10 |             15 |         1.50 |
|  s_clk_20mhz_BUFG                                                | u_led_pwm_driver/greenloop[1].s_color_green_pwm_duty_cycles_reg[17]_i_1_n_7       | u_reset_synch_20mhz/o_rst_mhz                                                  |                7 |             18 |         2.57 |
|  s_clk_20mhz_BUFG                                                | u_led_pwm_driver/basicloop[2].s_basic_lumin_pwm_duty_cycles_reg[17]_i_1_n_7       | u_reset_synch_20mhz/o_rst_mhz                                                  |                6 |             18 |         3.00 |
|  s_clk_20mhz_BUFG                                                | u_led_pwm_driver/basicloop[3].s_basic_lumin_pwm_duty_cycles_reg[17]_i_1_n_7       | u_reset_synch_20mhz/o_rst_mhz                                                  |                6 |             18 |         3.00 |
|  s_clk_20mhz_BUFG                                                | u_led_pwm_driver/blueloop[0].s_color_blue_pwm_duty_cycles_reg[17]_i_1_n_7         | u_reset_synch_20mhz/o_rst_mhz                                                  |                5 |             18 |         3.60 |
|  s_clk_20mhz_BUFG                                                | u_led_pwm_driver/blueloop[2].s_color_blue_pwm_duty_cycles_reg[17]_i_1_n_7         | u_reset_synch_20mhz/o_rst_mhz                                                  |                6 |             18 |         3.00 |
|  s_clk_20mhz_BUFG                                                | u_led_pwm_driver/redloop[2].s_color_red_pwm_duty_cycles_reg[17]_i_1_n_7           | u_reset_synch_20mhz/o_rst_mhz                                                  |                5 |             18 |         3.60 |
|  s_clk_20mhz_BUFG                                                | u_led_pwm_driver/redloop[0].s_color_red_pwm_duty_cycles_reg[17]_i_1_n_7           | u_reset_synch_20mhz/o_rst_mhz                                                  |                4 |             18 |         4.50 |
|  s_clk_20mhz_BUFG                                                | u_led_pwm_driver/basicloop[1].s_basic_lumin_pwm_duty_cycles_reg[17]_i_1_n_7       | u_reset_synch_20mhz/o_rst_mhz                                                  |                7 |             18 |         2.57 |
|  s_clk_20mhz_BUFG                                                | u_led_pwm_driver/blueloop[1].s_color_blue_pwm_duty_cycles_reg[17]_i_1_n_7         | u_reset_synch_20mhz/o_rst_mhz                                                  |                6 |             18 |         3.00 |
|  s_clk_20mhz_BUFG                                                | u_led_pwm_driver/blueloop[3].s_color_blue_pwm_duty_cycles_reg[17]_i_1_n_7         | u_reset_synch_20mhz/o_rst_mhz                                                  |                7 |             18 |         2.57 |
|  s_clk_20mhz_BUFG                                                | u_led_pwm_driver/redloop[3].s_color_red_pwm_duty_cycles_reg[17]_i_1_n_7           | u_reset_synch_20mhz/o_rst_mhz                                                  |                5 |             18 |         3.60 |
|  s_clk_20mhz_BUFG                                                | u_led_pwm_driver/greenloop[0].s_color_green_pwm_duty_cycles_reg[17]_i_1_n_7       | u_reset_synch_20mhz/o_rst_mhz                                                  |                6 |             18 |         3.00 |
|  s_clk_20mhz_BUFG                                                | u_led_pwm_driver/p_0_in                                                           | u_reset_synch_20mhz/o_rst_mhz                                                  |                6 |             18 |         3.00 |
|  s_clk_20mhz_BUFG                                                | u_led_pwm_driver/greenloop[3].s_color_green_pwm_duty_cycles_reg[17]_i_1_n_7       | u_reset_synch_20mhz/o_rst_mhz                                                  |                6 |             18 |         3.00 |
|  s_clk_20mhz_BUFG                                                | u_led_pwm_driver/greenloop[2].s_color_green_pwm_duty_cycles_reg[17]_i_1_n_7       | u_reset_synch_20mhz/o_rst_mhz                                                  |                6 |             18 |         3.00 |
|  s_clk_20mhz_BUFG                                                | u_led_pwm_driver/basicloop[0].s_basic_lumin_pwm_duty_cycles_reg[17]_i_1_n_7       | u_reset_synch_20mhz/o_rst_mhz                                                  |                6 |             18 |         3.00 |
|  s_clk_20mhz_BUFG                                                | u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_t                            | u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_t[0]_i_1_n_0              |                6 |             21 |         3.50 |
|  s_clk_20mhz_BUFG                                                | u_pmod_acl2_custom_driver/u_pmod_acl2_stand_spi_solo/s_t                          | u_pmod_acl2_custom_driver/u_pmod_acl2_stand_spi_solo/clear                     |                6 |             21 |         3.50 |
|  s_clk_20mhz_BUFG                                                | u_lcd_text_feed/s_i                                                               | u_lcd_text_feed/s_i[0]_i_1_n_0                                                 |                6 |             24 |         4.00 |
|  s_clk_20mhz_BUFG                                                | u_pulse_stretcher_activity/sel                                                    | u_pulse_stretcher_activity/s_t[0]_i_1_n_0                                      |                7 |             25 |         3.57 |
|  s_clk_20mhz_BUFG                                                | u_pulse_stretcher_inactivity/sel                                                  | u_pulse_stretcher_inactivity/s_t[0]_i_1_n_0                                    |                7 |             25 |         3.57 |
|  s_clk_20mhz_BUFG                                                |                                                                                   | u_led_pwm_driver/blueloop[3].s_color_blue_pwm_period_count[0]_i_1_n_0          |                8 |             32 |         4.00 |
|  s_clk_20mhz_BUFG                                                |                                                                                   | u_led_pwm_driver/blueloop[2].s_color_blue_pwm_period_count[0]_i_1_n_0          |                8 |             32 |         4.00 |
|  s_clk_20mhz_BUFG                                                |                                                                                   | u_led_pwm_driver/blueloop[1].s_color_blue_pwm_period_count[0]_i_1_n_0          |                8 |             32 |         4.00 |
|  s_clk_20mhz_BUFG                                                |                                                                                   | u_led_pwm_driver/basicloop[3].s_basic_lumin_pwm_period_count[0]_i_1_n_0        |                8 |             32 |         4.00 |
|  s_clk_20mhz_BUFG                                                |                                                                                   | u_led_pwm_driver/basicloop[2].s_basic_lumin_pwm_period_count[0]_i_1_n_0        |                8 |             32 |         4.00 |
|  s_clk_20mhz_BUFG                                                |                                                                                   | u_led_pwm_driver/basicloop[1].s_basic_lumin_pwm_period_count[0]_i_1_n_0        |                8 |             32 |         4.00 |
|  s_clk_20mhz_BUFG                                                |                                                                                   | u_led_pwm_driver/redloop[0].s_color_red_pwm_period_count[0]_i_1_n_0            |                8 |             32 |         4.00 |
|  s_clk_20mhz_BUFG                                                |                                                                                   | u_led_pwm_driver/greenloop[3].s_color_green_pwm_period_count[0]_i_1_n_0        |                8 |             32 |         4.00 |
|  s_clk_20mhz_BUFG                                                |                                                                                   | u_led_pwm_driver/greenloop[2].s_color_green_pwm_period_count[0]_i_1_n_0        |                8 |             32 |         4.00 |
|  s_clk_20mhz_BUFG                                                |                                                                                   | u_led_pwm_driver/greenloop[1].s_color_green_pwm_period_count[0]_i_1_n_0        |                8 |             32 |         4.00 |
|  s_clk_20mhz_BUFG                                                |                                                                                   | u_led_pwm_driver/redloop[3].s_color_red_pwm_period_count[0]_i_1_n_0            |                8 |             32 |         4.00 |
|  s_clk_20mhz_BUFG                                                | u_buttons_deb_0123/sel                                                            | u_buttons_deb_0123/s_t[0]_i_1_n_0                                              |                8 |             32 |         4.00 |
|  s_clk_20mhz_BUFG                                                |                                                                                   | u_led_pwm_driver/redloop[2].s_color_red_pwm_period_count[0]_i_1_n_0            |                8 |             32 |         4.00 |
|  s_clk_20mhz_BUFG                                                | u_switches_deb_0123/sel                                                           | u_switches_deb_0123/s_t[0]_i_1_n_0                                             |                8 |             32 |         4.00 |
|  s_clk_20mhz_BUFG                                                |                                                                                   | u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/v_phase_counter[0]_i_1_n_0    |                8 |             32 |         4.00 |
|  s_clk_20mhz_BUFG                                                |                                                                                   | u_led_pwm_driver/blueloop[0].s_color_blue_pwm_period_count[0]_i_1_n_0          |                8 |             32 |         4.00 |
|  s_clk_20mhz_BUFG                                                |                                                                                   | u_led_pwm_driver/basicloop[0].s_basic_lumin_pwm_period_count[0]_i_1_n_0        |                8 |             32 |         4.00 |
|  s_clk_20mhz_BUFG                                                |                                                                                   | u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/v_phase_counter[0]_i_1_n_0   |                8 |             32 |         4.00 |
|  s_clk_20mhz_BUFG                                                |                                                                                   | u_buttons_deb_0123/o_btns_deb[1]                                               |                9 |             32 |         3.56 |
|  s_clk_20mhz_BUFG                                                |                                                                                   | u_led_pwm_driver/greenloop[0].s_color_green_pwm_period_count[0]_i_1_n_0        |                8 |             32 |         4.00 |
|  s_clk_20mhz_BUFG                                                |                                                                                   | u_led_pwm_driver/clear                                                         |                8 |             32 |         4.00 |
|  s_clk_7_37mhz_BUFG                                              |                                                                                   | u_reset_synch_7_37mhz/o_rst_mhz                                                |               16 |             35 |         2.19 |
|  s_clk_20mhz_BUFG                                                | s_hex_3axis_temp_measurements_display[63]_i_1_n_0                                 | u_reset_synch_20mhz/o_rst_mhz                                                  |               24 |             64 |         2.67 |
|  s_clk_20mhz_BUFG                                                | u_pmod_acl2_custom_driver/o_data_3axis_temp[63]_i_1_n_0                           | u_reset_synch_20mhz/o_rst_mhz                                                  |               18 |             64 |         3.56 |
|  s_clk_20mhz_BUFG                                                | u_pmod_acl2_custom_driver/s_hex_3axis_temp_measurements_aux[63]_i_1_n_0           | u_reset_synch_20mhz/o_rst_mhz                                                  |               11 |             64 |         5.82 |
|  s_clk_20mhz_BUFG                                                | u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux[118]_i_1_n_0  | u_reset_synch_20mhz/o_rst_mhz                                                  |               39 |             86 |         2.21 |
|  s_clk_20mhz_BUFG                                                | u_uart_tx_feed/s_uart_k_aux[5]_i_1_n_0                                            | u_reset_synch_20mhz/o_rst_mhz                                                  |               35 |            223 |         6.37 |
|  s_clk_20mhz_BUFG                                                |                                                                                   |                                                                                |              110 |            284 |         2.58 |
|  s_clk_20mhz_BUFG                                                |                                                                                   | u_reset_synch_20mhz/o_rst_mhz                                                  |              137 |            309 |         2.26 |
+------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------+----------------+--------------+


