#!armclang --target=arm-arm-none-eabi -march=armv8-m.main -E -x c
/*
** ###################################################################
**     Processors:          MIMXRT798SGAWAR_cm33_core0
**                          MIMXRT798SGFOA_cm33_core0
**
**     Compiler:            Keil ARM C/C++ Compiler
**     Reference manual:    iMXRT700RM Rev.1, 06/2023
**     Version:             rev. 1.0, 2022-08-01
**     Build:               b231012
**
**     Abstract:
**         Linker file for the Keil ARM C/C++ Compiler
**
**     Copyright 2016 Freescale Semiconductor, Inc.
**     Copyright 2016-2024 NXP
**     SPDX-License-Identifier: BSD-3-Clause
**
**     http:                 www.nxp.com
**     mail:                 support@nxp.com
**
** ###################################################################
*/


/* Sizes */
#if (defined(__stack_size__))
  #define Stack_Size                   __stack_size__
#else
  #define Stack_Size                   0x0400
#endif

#if (defined(__heap_size__))
  #define Heap_Size                    __heap_size__
#else
  #define Heap_Size                    0x0400
#endif

/* The SRAM region [0x0-0x7FFFF] is reserved for Non-cached shared memory between M33 and DSP. */

#define  m_flash_start                 0x08000000

#define  m_boot_flash_conf_start       0x08000000
#define  m_boot_flash_conf_size        0x00004000

#define  m_boot_interrupts_start       0x08004000

#define  m_interrupts_start            0x00080000
#define  m_interrupts_size             0x00000300

#define  m_text_start                  0x00080300
#define  m_text_size                   0x000FFD00

#define  m_data_start                  0x20180000
#define  m_data_size                   0x00180000

#define  m_model_start                 0x20400000
#define  m_model_end                   0x20500000

LR_m_flash_conf m_flash_start m_boot_interrupts_start-m_flash_start {
  ER_m_boot m_flash_start { ; load address = execution address
    * (InRoot$$Sections)
  }
  FLASH_CONFIG m_boot_flash_conf_start FIXED m_boot_flash_conf_size { ; load address = execution address
    * (.flash_conf)
  }
} 
LR_m_interrupts m_boot_interrupts_start m_interrupts_size+m_text_size {
  VECTOR_ROM m_interrupts_start m_interrupts_size {
    * (.isr_vector,+FIRST)
  }
  VECTOR_RAM +0 FILL 0x0 m_text_start-ImageLimit(VECTOR_ROM) {
  }
  ER_m_text m_text_start m_text_size {
    .ANY (+RO)
  }
  RW_m_data m_data_start ALIGN 4 m_data_size-Stack_Size-Heap_Size { ; RW data
    * (CodeQuickAccess)
    * (DataQuickAccess)
    .ANY (+RW +ZI)
  }
  RO_m_model m_model_start ALIGN 4 m_model_end - m_model_start {
    * (.modeldata)
  }

  ARM_LIB_HEAP +0 EMPTY Heap_Size {    ; Heap region growing up
  }
  ARM_LIB_STACK m_data_start+m_data_size EMPTY -Stack_Size { ; Stack region growing down
  }
}
