<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="exitcond6416_fu_52_p2" SOURCE="" VARIABLE="exitcond6416" MODULE="nn_inference_Pipeline_1" LOOP="Loop 1" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_15_fu_58_p2" SOURCE="" VARIABLE="empty_15" MODULE="nn_inference_Pipeline_1" LOOP="Loop 1" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="exitcond6315_fu_52_p2" SOURCE="" VARIABLE="exitcond6315" MODULE="nn_inference_Pipeline_2" LOOP="Loop 1" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_13_fu_58_p2" SOURCE="" VARIABLE="empty_13" MODULE="nn_inference_Pipeline_2" LOOP="Loop 1" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="exitcond6214_fu_52_p2" SOURCE="" VARIABLE="exitcond6214" MODULE="nn_inference_Pipeline_3" LOOP="Loop 1" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_11_fu_58_p2" SOURCE="" VARIABLE="empty_11" MODULE="nn_inference_Pipeline_3" LOOP="Loop 1" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln10_fu_105_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:10" VARIABLE="icmp_ln10" MODULE="hwmm_layer1_Pipeline_prod" LOOP="prod" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_fu_111_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:10" VARIABLE="add_ln10" MODULE="hwmm_layer1_Pipeline_prod" LOOP="prod" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer1_weights_0_U" SOURCE="" VARIABLE="layer1_weights_0" MODULE="hwmm_layer1_Pipeline_prod" LOOP="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln10_fu_105_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:10" VARIABLE="icmp_ln10" MODULE="hwmm_layer1_Pipeline_prod4" LOOP="prod" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_fu_111_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:10" VARIABLE="add_ln10" MODULE="hwmm_layer1_Pipeline_prod4" LOOP="prod" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer1_weights_1_U" SOURCE="" VARIABLE="layer1_weights_1" MODULE="hwmm_layer1_Pipeline_prod4" LOOP="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln10_fu_105_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:10" VARIABLE="icmp_ln10" MODULE="hwmm_layer1_Pipeline_prod5" LOOP="prod" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_fu_111_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:10" VARIABLE="add_ln10" MODULE="hwmm_layer1_Pipeline_prod5" LOOP="prod" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer1_weights_2_U" SOURCE="" VARIABLE="layer1_weights_2" MODULE="hwmm_layer1_Pipeline_prod5" LOOP="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln10_fu_105_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:10" VARIABLE="icmp_ln10" MODULE="hwmm_layer1_Pipeline_prod6" LOOP="prod" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_fu_111_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:10" VARIABLE="add_ln10" MODULE="hwmm_layer1_Pipeline_prod6" LOOP="prod" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer1_weights_3_U" SOURCE="" VARIABLE="layer1_weights_3" MODULE="hwmm_layer1_Pipeline_prod6" LOOP="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln10_fu_105_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:10" VARIABLE="icmp_ln10" MODULE="hwmm_layer1_Pipeline_prod7" LOOP="prod" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_fu_111_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:10" VARIABLE="add_ln10" MODULE="hwmm_layer1_Pipeline_prod7" LOOP="prod" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer1_weights_4_U" SOURCE="" VARIABLE="layer1_weights_4" MODULE="hwmm_layer1_Pipeline_prod7" LOOP="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln10_fu_105_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:10" VARIABLE="icmp_ln10" MODULE="hwmm_layer1_Pipeline_prod8" LOOP="prod" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_fu_111_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:10" VARIABLE="add_ln10" MODULE="hwmm_layer1_Pipeline_prod8" LOOP="prod" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer1_weights_5_U" SOURCE="" VARIABLE="layer1_weights_5" MODULE="hwmm_layer1_Pipeline_prod8" LOOP="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln10_fu_105_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:10" VARIABLE="icmp_ln10" MODULE="hwmm_layer1_Pipeline_prod9" LOOP="prod" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_fu_111_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:10" VARIABLE="add_ln10" MODULE="hwmm_layer1_Pipeline_prod9" LOOP="prod" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer1_weights_6_U" SOURCE="" VARIABLE="layer1_weights_6" MODULE="hwmm_layer1_Pipeline_prod9" LOOP="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln10_fu_105_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:10" VARIABLE="icmp_ln10" MODULE="hwmm_layer1_Pipeline_prod10" LOOP="prod" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_fu_111_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:10" VARIABLE="add_ln10" MODULE="hwmm_layer1_Pipeline_prod10" LOOP="prod" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer1_weights_7_U" SOURCE="" VARIABLE="layer1_weights_7" MODULE="hwmm_layer1_Pipeline_prod10" LOOP="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln10_fu_105_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:10" VARIABLE="icmp_ln10" MODULE="hwmm_layer1_Pipeline_prod11" LOOP="prod" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_fu_111_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:10" VARIABLE="add_ln10" MODULE="hwmm_layer1_Pipeline_prod11" LOOP="prod" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer1_weights_8_U" SOURCE="" VARIABLE="layer1_weights_8" MODULE="hwmm_layer1_Pipeline_prod11" LOOP="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln10_fu_105_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:10" VARIABLE="icmp_ln10" MODULE="hwmm_layer1_Pipeline_prod12" LOOP="prod" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_fu_111_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:10" VARIABLE="add_ln10" MODULE="hwmm_layer1_Pipeline_prod12" LOOP="prod" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer1_weights_9_U" SOURCE="" VARIABLE="layer1_weights_9" MODULE="hwmm_layer1_Pipeline_prod12" LOOP="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln10_fu_105_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:10" VARIABLE="icmp_ln10" MODULE="hwmm_layer1_Pipeline_prod13" LOOP="prod" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_fu_111_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:10" VARIABLE="add_ln10" MODULE="hwmm_layer1_Pipeline_prod13" LOOP="prod" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer1_weights_10_U" SOURCE="" VARIABLE="layer1_weights_10" MODULE="hwmm_layer1_Pipeline_prod13" LOOP="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln10_fu_105_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:10" VARIABLE="icmp_ln10" MODULE="hwmm_layer1_Pipeline_prod14" LOOP="prod" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_fu_111_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:10" VARIABLE="add_ln10" MODULE="hwmm_layer1_Pipeline_prod14" LOOP="prod" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer1_weights_11_U" SOURCE="" VARIABLE="layer1_weights_11" MODULE="hwmm_layer1_Pipeline_prod14" LOOP="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln10_fu_105_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:10" VARIABLE="icmp_ln10" MODULE="hwmm_layer1_Pipeline_prod15" LOOP="prod" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_fu_111_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:10" VARIABLE="add_ln10" MODULE="hwmm_layer1_Pipeline_prod15" LOOP="prod" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer1_weights_12_U" SOURCE="" VARIABLE="layer1_weights_12" MODULE="hwmm_layer1_Pipeline_prod15" LOOP="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln10_fu_105_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:10" VARIABLE="icmp_ln10" MODULE="hwmm_layer1_Pipeline_prod16" LOOP="prod" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_fu_111_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:10" VARIABLE="add_ln10" MODULE="hwmm_layer1_Pipeline_prod16" LOOP="prod" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer1_weights_13_U" SOURCE="" VARIABLE="layer1_weights_13" MODULE="hwmm_layer1_Pipeline_prod16" LOOP="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln10_fu_105_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:10" VARIABLE="icmp_ln10" MODULE="hwmm_layer1_Pipeline_prod17" LOOP="prod" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_fu_111_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:10" VARIABLE="add_ln10" MODULE="hwmm_layer1_Pipeline_prod17" LOOP="prod" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer1_weights_14_U" SOURCE="" VARIABLE="layer1_weights_14" MODULE="hwmm_layer1_Pipeline_prod17" LOOP="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln10_fu_105_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:10" VARIABLE="icmp_ln10" MODULE="hwmm_layer1_Pipeline_prod18" LOOP="prod" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_fu_111_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:10" VARIABLE="add_ln10" MODULE="hwmm_layer1_Pipeline_prod18" LOOP="prod" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer1_weights_15_U" SOURCE="" VARIABLE="layer1_weights_15" MODULE="hwmm_layer1_Pipeline_prod18" LOOP="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln10_fu_105_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:10" VARIABLE="icmp_ln10" MODULE="hwmm_layer1_Pipeline_prod19" LOOP="prod" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_fu_111_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:10" VARIABLE="add_ln10" MODULE="hwmm_layer1_Pipeline_prod19" LOOP="prod" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer1_weights_16_U" SOURCE="" VARIABLE="layer1_weights_16" MODULE="hwmm_layer1_Pipeline_prod19" LOOP="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln10_fu_105_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:10" VARIABLE="icmp_ln10" MODULE="hwmm_layer1_Pipeline_prod20" LOOP="prod" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_fu_111_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:10" VARIABLE="add_ln10" MODULE="hwmm_layer1_Pipeline_prod20" LOOP="prod" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer1_weights_17_U" SOURCE="" VARIABLE="layer1_weights_17" MODULE="hwmm_layer1_Pipeline_prod20" LOOP="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln10_fu_105_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:10" VARIABLE="icmp_ln10" MODULE="hwmm_layer1_Pipeline_prod21" LOOP="prod" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_fu_111_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:10" VARIABLE="add_ln10" MODULE="hwmm_layer1_Pipeline_prod21" LOOP="prod" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer1_weights_18_U" SOURCE="" VARIABLE="layer1_weights_18" MODULE="hwmm_layer1_Pipeline_prod21" LOOP="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln10_fu_105_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:10" VARIABLE="icmp_ln10" MODULE="hwmm_layer1_Pipeline_prod22" LOOP="prod" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_fu_111_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:10" VARIABLE="add_ln10" MODULE="hwmm_layer1_Pipeline_prod22" LOOP="prod" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer1_weights_19_U" SOURCE="" VARIABLE="layer1_weights_19" MODULE="hwmm_layer1_Pipeline_prod22" LOOP="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln10_fu_105_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:10" VARIABLE="icmp_ln10" MODULE="hwmm_layer1_Pipeline_prod23" LOOP="prod" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_fu_111_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:10" VARIABLE="add_ln10" MODULE="hwmm_layer1_Pipeline_prod23" LOOP="prod" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer1_weights_20_U" SOURCE="" VARIABLE="layer1_weights_20" MODULE="hwmm_layer1_Pipeline_prod23" LOOP="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln10_fu_105_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:10" VARIABLE="icmp_ln10" MODULE="hwmm_layer1_Pipeline_prod24" LOOP="prod" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_fu_111_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:10" VARIABLE="add_ln10" MODULE="hwmm_layer1_Pipeline_prod24" LOOP="prod" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer1_weights_21_U" SOURCE="" VARIABLE="layer1_weights_21" MODULE="hwmm_layer1_Pipeline_prod24" LOOP="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln10_fu_105_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:10" VARIABLE="icmp_ln10" MODULE="hwmm_layer1_Pipeline_prod25" LOOP="prod" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_fu_111_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:10" VARIABLE="add_ln10" MODULE="hwmm_layer1_Pipeline_prod25" LOOP="prod" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer1_weights_22_U" SOURCE="" VARIABLE="layer1_weights_22" MODULE="hwmm_layer1_Pipeline_prod25" LOOP="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln10_fu_105_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:10" VARIABLE="icmp_ln10" MODULE="hwmm_layer1_Pipeline_prod26" LOOP="prod" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_fu_111_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:10" VARIABLE="add_ln10" MODULE="hwmm_layer1_Pipeline_prod26" LOOP="prod" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer1_weights_23_U" SOURCE="" VARIABLE="layer1_weights_23" MODULE="hwmm_layer1_Pipeline_prod26" LOOP="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln10_fu_105_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:10" VARIABLE="icmp_ln10" MODULE="hwmm_layer1_Pipeline_prod27" LOOP="prod" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_fu_111_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:10" VARIABLE="add_ln10" MODULE="hwmm_layer1_Pipeline_prod27" LOOP="prod" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer1_weights_24_U" SOURCE="" VARIABLE="layer1_weights_24" MODULE="hwmm_layer1_Pipeline_prod27" LOOP="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln10_fu_105_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:10" VARIABLE="icmp_ln10" MODULE="hwmm_layer1_Pipeline_prod28" LOOP="prod" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_fu_111_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:10" VARIABLE="add_ln10" MODULE="hwmm_layer1_Pipeline_prod28" LOOP="prod" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer1_weights_25_U" SOURCE="" VARIABLE="layer1_weights_25" MODULE="hwmm_layer1_Pipeline_prod28" LOOP="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln10_fu_105_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:10" VARIABLE="icmp_ln10" MODULE="hwmm_layer1_Pipeline_prod29" LOOP="prod" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_fu_111_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:10" VARIABLE="add_ln10" MODULE="hwmm_layer1_Pipeline_prod29" LOOP="prod" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer1_weights_26_U" SOURCE="" VARIABLE="layer1_weights_26" MODULE="hwmm_layer1_Pipeline_prod29" LOOP="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln10_fu_105_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:10" VARIABLE="icmp_ln10" MODULE="hwmm_layer1_Pipeline_prod30" LOOP="prod" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_fu_111_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:10" VARIABLE="add_ln10" MODULE="hwmm_layer1_Pipeline_prod30" LOOP="prod" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer1_weights_27_U" SOURCE="" VARIABLE="layer1_weights_27" MODULE="hwmm_layer1_Pipeline_prod30" LOOP="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln10_fu_105_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:10" VARIABLE="icmp_ln10" MODULE="hwmm_layer1_Pipeline_prod31" LOOP="prod" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_fu_111_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:10" VARIABLE="add_ln10" MODULE="hwmm_layer1_Pipeline_prod31" LOOP="prod" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer1_weights_28_U" SOURCE="" VARIABLE="layer1_weights_28" MODULE="hwmm_layer1_Pipeline_prod31" LOOP="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln10_fu_105_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:10" VARIABLE="icmp_ln10" MODULE="hwmm_layer1_Pipeline_prod32" LOOP="prod" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_fu_111_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:10" VARIABLE="add_ln10" MODULE="hwmm_layer1_Pipeline_prod32" LOOP="prod" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer1_weights_29_U" SOURCE="" VARIABLE="layer1_weights_29" MODULE="hwmm_layer1_Pipeline_prod32" LOOP="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln10_fu_105_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:10" VARIABLE="icmp_ln10" MODULE="hwmm_layer1_Pipeline_prod33" LOOP="prod" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_fu_111_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:10" VARIABLE="add_ln10" MODULE="hwmm_layer1_Pipeline_prod33" LOOP="prod" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer1_weights_30_U" SOURCE="" VARIABLE="layer1_weights_30" MODULE="hwmm_layer1_Pipeline_prod33" LOOP="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln10_fu_105_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:10" VARIABLE="icmp_ln10" MODULE="hwmm_layer1_Pipeline_prod34" LOOP="prod" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_fu_111_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:10" VARIABLE="add_ln10" MODULE="hwmm_layer1_Pipeline_prod34" LOOP="prod" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer1_weights_31_U" SOURCE="" VARIABLE="layer1_weights_31" MODULE="hwmm_layer1_Pipeline_prod34" LOOP="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_fu_76_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:63" VARIABLE="icmp_ln63" MODULE="nn_inference_Pipeline_loop1" LOOP="loop1" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_fu_82_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:63" VARIABLE="add_ln63" MODULE="nn_inference_Pipeline_loop1" LOOP="loop1" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln65_fu_116_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:65" VARIABLE="icmp_ln65" MODULE="nn_inference_Pipeline_loop1" LOOP="loop1" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln65_1_fu_122_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:65" VARIABLE="icmp_ln65_1" MODULE="nn_inference_Pipeline_loop1" LOOP="loop1" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln65_fu_128_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:65" VARIABLE="or_ln65" MODULE="nn_inference_Pipeline_loop1" LOOP="loop1" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_1_no_dsp_1_U170" SOURCE="FPGA_AI/src/hls/matmul.cpp:65" VARIABLE="tmp_1" MODULE="nn_inference_Pipeline_loop1" LOOP="loop1" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln65_fu_134_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:65" VARIABLE="and_ln65" MODULE="nn_inference_Pipeline_loop1" LOOP="loop1" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln25_fu_1083_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:25" VARIABLE="icmp_ln25" MODULE="nn_inference_Pipeline_col" LOOP="col" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_fu_1089_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:25" VARIABLE="add_ln25" MODULE="nn_inference_Pipeline_col" LOOP="col" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer2_weights_0_U" SOURCE="" VARIABLE="layer2_weights_0" MODULE="nn_inference_Pipeline_col" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer2_weights_1_U" SOURCE="" VARIABLE="layer2_weights_1" MODULE="nn_inference_Pipeline_col" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer2_weights_2_U" SOURCE="" VARIABLE="layer2_weights_2" MODULE="nn_inference_Pipeline_col" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer2_weights_3_U" SOURCE="" VARIABLE="layer2_weights_3" MODULE="nn_inference_Pipeline_col" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer2_weights_4_U" SOURCE="" VARIABLE="layer2_weights_4" MODULE="nn_inference_Pipeline_col" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer2_weights_5_U" SOURCE="" VARIABLE="layer2_weights_5" MODULE="nn_inference_Pipeline_col" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer2_weights_6_U" SOURCE="" VARIABLE="layer2_weights_6" MODULE="nn_inference_Pipeline_col" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer2_weights_7_U" SOURCE="" VARIABLE="layer2_weights_7" MODULE="nn_inference_Pipeline_col" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer2_weights_8_U" SOURCE="" VARIABLE="layer2_weights_8" MODULE="nn_inference_Pipeline_col" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer2_weights_9_U" SOURCE="" VARIABLE="layer2_weights_9" MODULE="nn_inference_Pipeline_col" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer2_weights_10_U" SOURCE="" VARIABLE="layer2_weights_10" MODULE="nn_inference_Pipeline_col" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer2_weights_11_U" SOURCE="" VARIABLE="layer2_weights_11" MODULE="nn_inference_Pipeline_col" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer2_weights_12_U" SOURCE="" VARIABLE="layer2_weights_12" MODULE="nn_inference_Pipeline_col" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer2_weights_13_U" SOURCE="" VARIABLE="layer2_weights_13" MODULE="nn_inference_Pipeline_col" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer2_weights_14_U" SOURCE="" VARIABLE="layer2_weights_14" MODULE="nn_inference_Pipeline_col" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer2_weights_15_U" SOURCE="" VARIABLE="layer2_weights_15" MODULE="nn_inference_Pipeline_col" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer2_weights_16_U" SOURCE="" VARIABLE="layer2_weights_16" MODULE="nn_inference_Pipeline_col" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer2_weights_17_U" SOURCE="" VARIABLE="layer2_weights_17" MODULE="nn_inference_Pipeline_col" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer2_weights_18_U" SOURCE="" VARIABLE="layer2_weights_18" MODULE="nn_inference_Pipeline_col" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer2_weights_19_U" SOURCE="" VARIABLE="layer2_weights_19" MODULE="nn_inference_Pipeline_col" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer2_weights_20_U" SOURCE="" VARIABLE="layer2_weights_20" MODULE="nn_inference_Pipeline_col" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer2_weights_21_U" SOURCE="" VARIABLE="layer2_weights_21" MODULE="nn_inference_Pipeline_col" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer2_weights_22_U" SOURCE="" VARIABLE="layer2_weights_22" MODULE="nn_inference_Pipeline_col" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer2_weights_23_U" SOURCE="" VARIABLE="layer2_weights_23" MODULE="nn_inference_Pipeline_col" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer2_weights_24_U" SOURCE="" VARIABLE="layer2_weights_24" MODULE="nn_inference_Pipeline_col" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer2_weights_25_U" SOURCE="" VARIABLE="layer2_weights_25" MODULE="nn_inference_Pipeline_col" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer2_weights_26_U" SOURCE="" VARIABLE="layer2_weights_26" MODULE="nn_inference_Pipeline_col" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer2_weights_27_U" SOURCE="" VARIABLE="layer2_weights_27" MODULE="nn_inference_Pipeline_col" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer2_weights_28_U" SOURCE="" VARIABLE="layer2_weights_28" MODULE="nn_inference_Pipeline_col" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer2_weights_29_U" SOURCE="" VARIABLE="layer2_weights_29" MODULE="nn_inference_Pipeline_col" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer2_weights_30_U" SOURCE="" VARIABLE="layer2_weights_30" MODULE="nn_inference_Pipeline_col" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer2_weights_31_U" SOURCE="" VARIABLE="layer2_weights_31" MODULE="nn_inference_Pipeline_col" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln78_fu_76_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:78" VARIABLE="icmp_ln78" MODULE="nn_inference_Pipeline_loop11" LOOP="loop1" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_fu_82_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:78" VARIABLE="add_ln78" MODULE="nn_inference_Pipeline_loop11" LOOP="loop1" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln80_fu_116_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:80" VARIABLE="icmp_ln80" MODULE="nn_inference_Pipeline_loop11" LOOP="loop1" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln80_1_fu_122_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:80" VARIABLE="icmp_ln80_1" MODULE="nn_inference_Pipeline_loop11" LOOP="loop1" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln80_fu_128_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:80" VARIABLE="or_ln80" MODULE="nn_inference_Pipeline_loop11" LOOP="loop1" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_1_no_dsp_1_U302" SOURCE="FPGA_AI/src/hls/matmul.cpp:80" VARIABLE="tmp_3" MODULE="nn_inference_Pipeline_loop11" LOOP="loop1" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln80_fu_134_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:80" VARIABLE="and_ln80" MODULE="nn_inference_Pipeline_loop11" LOOP="loop1" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln45_fu_571_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:45" VARIABLE="icmp_ln45" MODULE="nn_inference_Pipeline_col2" LOOP="col" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_fu_577_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:45" VARIABLE="add_ln45" MODULE="nn_inference_Pipeline_col2" LOOP="col" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer3_weights_0_U" SOURCE="" VARIABLE="layer3_weights_0" MODULE="nn_inference_Pipeline_col2" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer3_weights_1_U" SOURCE="" VARIABLE="layer3_weights_1" MODULE="nn_inference_Pipeline_col2" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer3_weights_2_U" SOURCE="" VARIABLE="layer3_weights_2" MODULE="nn_inference_Pipeline_col2" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer3_weights_3_U" SOURCE="" VARIABLE="layer3_weights_3" MODULE="nn_inference_Pipeline_col2" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer3_weights_4_U" SOURCE="" VARIABLE="layer3_weights_4" MODULE="nn_inference_Pipeline_col2" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer3_weights_5_U" SOURCE="" VARIABLE="layer3_weights_5" MODULE="nn_inference_Pipeline_col2" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer3_weights_6_U" SOURCE="" VARIABLE="layer3_weights_6" MODULE="nn_inference_Pipeline_col2" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer3_weights_7_U" SOURCE="" VARIABLE="layer3_weights_7" MODULE="nn_inference_Pipeline_col2" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer3_weights_8_U" SOURCE="" VARIABLE="layer3_weights_8" MODULE="nn_inference_Pipeline_col2" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer3_weights_9_U" SOURCE="" VARIABLE="layer3_weights_9" MODULE="nn_inference_Pipeline_col2" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer3_weights_10_U" SOURCE="" VARIABLE="layer3_weights_10" MODULE="nn_inference_Pipeline_col2" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer3_weights_11_U" SOURCE="" VARIABLE="layer3_weights_11" MODULE="nn_inference_Pipeline_col2" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer3_weights_12_U" SOURCE="" VARIABLE="layer3_weights_12" MODULE="nn_inference_Pipeline_col2" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer3_weights_13_U" SOURCE="" VARIABLE="layer3_weights_13" MODULE="nn_inference_Pipeline_col2" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer3_weights_14_U" SOURCE="" VARIABLE="layer3_weights_14" MODULE="nn_inference_Pipeline_col2" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer3_weights_15_U" SOURCE="" VARIABLE="layer3_weights_15" MODULE="nn_inference_Pipeline_col2" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln95_fu_99_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:95" VARIABLE="icmp_ln95" MODULE="nn_inference_Pipeline_loop13" LOOP="loop1" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_fu_105_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:95" VARIABLE="add_ln95" MODULE="nn_inference_Pipeline_loop13" LOOP="loop1" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln97_fu_164_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:97" VARIABLE="icmp_ln97" MODULE="nn_inference_Pipeline_loop13" LOOP="loop1" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln97_1_fu_170_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:97" VARIABLE="icmp_ln97_1" MODULE="nn_inference_Pipeline_loop13" LOOP="loop1" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln97_fu_176_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:97" VARIABLE="or_ln97" MODULE="nn_inference_Pipeline_loop13" LOOP="loop1" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln97_2_fu_182_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:97" VARIABLE="icmp_ln97_2" MODULE="nn_inference_Pipeline_loop13" LOOP="loop1" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln97_3_fu_188_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:97" VARIABLE="icmp_ln97_3" MODULE="nn_inference_Pipeline_loop13" LOOP="loop1" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln97_1_fu_194_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:97" VARIABLE="or_ln97_1" MODULE="nn_inference_Pipeline_loop13" LOOP="loop1" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_1_no_dsp_1_U369" SOURCE="FPGA_AI/src/hls/matmul.cpp:97" VARIABLE="tmp_6" MODULE="nn_inference_Pipeline_loop13" LOOP="loop1" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln97_fu_200_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:97" VARIABLE="and_ln97" MODULE="nn_inference_Pipeline_loop13" LOOP="loop1" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln97_1_fu_206_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:97" VARIABLE="and_ln97_1" MODULE="nn_inference_Pipeline_loop13" LOOP="loop1" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="max_idx_4_fu_215_p3" SOURCE="FPGA_AI/src/hls/matmul.cpp:97" VARIABLE="max_idx_4" MODULE="nn_inference_Pipeline_loop13" LOOP="loop1" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="max_val_2_fu_223_p3" SOURCE="FPGA_AI/src/hls/matmul.cpp:97" VARIABLE="max_val_2" MODULE="nn_inference_Pipeline_loop13" LOOP="loop1" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="temp_output_0_U" SOURCE="FPGA_AI/src/hls/matmul.cpp:112" VARIABLE="temp_output_0" MODULE="nn_inference" LOOP="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="temp_output2_0_U" SOURCE="FPGA_AI/src/hls/matmul.cpp:113" VARIABLE="temp_output2_0" MODULE="nn_inference" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U410" SOURCE="FPGA_AI/src/hls/matmul.cpp:114" VARIABLE="temp_output3_0" MODULE="nn_inference" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op ram" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U380" SOURCE="FPGA_AI/src/hls/matmul.cpp:114" VARIABLE="temp_output3_0_addr_write_ln114" MODULE="nn_inference" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op ram" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U413" SOURCE="FPGA_AI/src/hls/matmul.cpp:31" VARIABLE="temp_output_0_load" MODULE="nn_inference" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op ram" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U414" SOURCE="FPGA_AI/src/hls/matmul.cpp:31" VARIABLE="temp_output_0_load_2" MODULE="nn_inference" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op ram" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U415" SOURCE="FPGA_AI/src/hls/matmul.cpp:31" VARIABLE="temp_output_0_load_4" MODULE="nn_inference" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op ram" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U416" SOURCE="FPGA_AI/src/hls/matmul.cpp:31" VARIABLE="temp_output_0_load_6" MODULE="nn_inference" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op ram" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U417" SOURCE="FPGA_AI/src/hls/matmul.cpp:31" VARIABLE="temp_output_0_load_8" MODULE="nn_inference" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op ram" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U418" SOURCE="FPGA_AI/src/hls/matmul.cpp:31" VARIABLE="temp_output_0_load_10" MODULE="nn_inference" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op ram" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U419" SOURCE="FPGA_AI/src/hls/matmul.cpp:31" VARIABLE="temp_output_0_load_12" MODULE="nn_inference" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op ram" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U408" SOURCE="FPGA_AI/src/hls/matmul.cpp:31" VARIABLE="temp_output_0_load_14" MODULE="nn_inference" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op ram" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U409" SOURCE="FPGA_AI/src/hls/matmul.cpp:31" VARIABLE="temp_output_0_load_16" MODULE="nn_inference" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op ram" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U410" SOURCE="FPGA_AI/src/hls/matmul.cpp:31" VARIABLE="temp_output_0_load_18" MODULE="nn_inference" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op ram" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U411" SOURCE="FPGA_AI/src/hls/matmul.cpp:31" VARIABLE="temp_output_0_load_20" MODULE="nn_inference" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op ram" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U412" SOURCE="FPGA_AI/src/hls/matmul.cpp:31" VARIABLE="temp_output_0_load_22" MODULE="nn_inference" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op ram" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U413" SOURCE="FPGA_AI/src/hls/matmul.cpp:31" VARIABLE="temp_output_0_load_24" MODULE="nn_inference" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op ram" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U414" SOURCE="FPGA_AI/src/hls/matmul.cpp:31" VARIABLE="temp_output_0_load_26" MODULE="nn_inference" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op ram" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U415" SOURCE="FPGA_AI/src/hls/matmul.cpp:31" VARIABLE="temp_output_0_load_28" MODULE="nn_inference" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op ram" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U416" SOURCE="FPGA_AI/src/hls/matmul.cpp:31" VARIABLE="temp_output_0_load_30" MODULE="nn_inference" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op ram" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U385" SOURCE="FPGA_AI/src/hls/matmul.cpp:51" VARIABLE="temp_output2_0_load" MODULE="nn_inference" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op ram" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U386" SOURCE="FPGA_AI/src/hls/matmul.cpp:51" VARIABLE="temp_output2_0_load_2" MODULE="nn_inference" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op ram" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U387" SOURCE="FPGA_AI/src/hls/matmul.cpp:51" VARIABLE="temp_output2_0_load_4" MODULE="nn_inference" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op ram" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U388" SOURCE="FPGA_AI/src/hls/matmul.cpp:51" VARIABLE="temp_output2_0_load_6" MODULE="nn_inference" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op ram" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U389" SOURCE="FPGA_AI/src/hls/matmul.cpp:51" VARIABLE="temp_output2_0_load_8" MODULE="nn_inference" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op ram" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U390" SOURCE="FPGA_AI/src/hls/matmul.cpp:51" VARIABLE="temp_output2_0_load_10" MODULE="nn_inference" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op ram" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U391" SOURCE="FPGA_AI/src/hls/matmul.cpp:51" VARIABLE="temp_output2_0_load_12" MODULE="nn_inference" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op ram" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U392" SOURCE="FPGA_AI/src/hls/matmul.cpp:51" VARIABLE="temp_output2_0_load_14" MODULE="nn_inference" LOOP="" DSP="0" BRAM="0" URAM="0"/>
</BindInfo>
