
BLE_p2pServer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000151dc  08000140  08000140  00010140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001aa0  08015320  08015320  00025320  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08016dc0  08016dc0  00026dc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08016dc8  08016dc8  00026dc8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08016dcc  08016dcc  00026dcc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000220  20000008  08016dd0  00030008  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  7 TIMERSERVER_CONTEXT 00000099  20000228  08016ff0  00030228  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 BLE_APP_CONTEXT 000000a4  200002c4  08017089  000302c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 BLE_DRIVER_CONTEXT 00000025  20000368  0801712d  00030368  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 SYSTEM_DRIVER_CONTEXT 00000011  20000390  08017152  00030390  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          000016d0  200003a8  08017163  000303a8  2**3
                  ALLOC
 12 ._user_heap_stack 00001400  20001a78  08017163  00031a78  2**0
                  ALLOC
 13 .ARM.attributes 00000030  00000000  00000000  000303a1  2**0
                  CONTENTS, READONLY
 14 MAPPING_TABLE 00000028  20030000  20030000  00040000  2**2
                  ALLOC
 15 MB_MEM1       000001bc  20030028  20030028  00040000  2**2
                  ALLOC
 16 MB_MEM2       00000883  200301e4  200301e4  00040000  2**2
                  ALLOC
 17 .comment      00000043  00000000  00000000  000303d1  2**0
                  CONTENTS, READONLY
 18 .debug_info   0003a6a3  00000000  00000000  00030414  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_abbrev 00007ba7  00000000  00000000  0006aab7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_aranges 00003430  00000000  00000000  00072660  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_rnglists 00002813  00000000  00000000  00075a90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_macro  00031662  00000000  00000000  000782a3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line   0003fb5b  00000000  00000000  000a9905  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_str    0011160f  00000000  00000000  000e9460  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 25 .debug_frame  0000f514  00000000  00000000  001faa70  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 26 .debug_line_str 000000cc  00000000  00000000  00209f84  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	200003a8 	.word	0x200003a8
 800015c:	00000000 	.word	0x00000000
 8000160:	08015304 	.word	0x08015304

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	200003ac 	.word	0x200003ac
 800017c:	08015304 	.word	0x08015304

08000180 <memchr>:
 8000180:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000184:	2a10      	cmp	r2, #16
 8000186:	db2b      	blt.n	80001e0 <memchr+0x60>
 8000188:	f010 0f07 	tst.w	r0, #7
 800018c:	d008      	beq.n	80001a0 <memchr+0x20>
 800018e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000192:	3a01      	subs	r2, #1
 8000194:	428b      	cmp	r3, r1
 8000196:	d02d      	beq.n	80001f4 <memchr+0x74>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	b342      	cbz	r2, 80001f0 <memchr+0x70>
 800019e:	d1f6      	bne.n	800018e <memchr+0xe>
 80001a0:	b4f0      	push	{r4, r5, r6, r7}
 80001a2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001a6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001aa:	f022 0407 	bic.w	r4, r2, #7
 80001ae:	f07f 0700 	mvns.w	r7, #0
 80001b2:	2300      	movs	r3, #0
 80001b4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001b8:	3c08      	subs	r4, #8
 80001ba:	ea85 0501 	eor.w	r5, r5, r1
 80001be:	ea86 0601 	eor.w	r6, r6, r1
 80001c2:	fa85 f547 	uadd8	r5, r5, r7
 80001c6:	faa3 f587 	sel	r5, r3, r7
 80001ca:	fa86 f647 	uadd8	r6, r6, r7
 80001ce:	faa5 f687 	sel	r6, r5, r7
 80001d2:	b98e      	cbnz	r6, 80001f8 <memchr+0x78>
 80001d4:	d1ee      	bne.n	80001b4 <memchr+0x34>
 80001d6:	bcf0      	pop	{r4, r5, r6, r7}
 80001d8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001dc:	f002 0207 	and.w	r2, r2, #7
 80001e0:	b132      	cbz	r2, 80001f0 <memchr+0x70>
 80001e2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e6:	3a01      	subs	r2, #1
 80001e8:	ea83 0301 	eor.w	r3, r3, r1
 80001ec:	b113      	cbz	r3, 80001f4 <memchr+0x74>
 80001ee:	d1f8      	bne.n	80001e2 <memchr+0x62>
 80001f0:	2000      	movs	r0, #0
 80001f2:	4770      	bx	lr
 80001f4:	3801      	subs	r0, #1
 80001f6:	4770      	bx	lr
 80001f8:	2d00      	cmp	r5, #0
 80001fa:	bf06      	itte	eq
 80001fc:	4635      	moveq	r5, r6
 80001fe:	3803      	subeq	r0, #3
 8000200:	3807      	subne	r0, #7
 8000202:	f015 0f01 	tst.w	r5, #1
 8000206:	d107      	bne.n	8000218 <memchr+0x98>
 8000208:	3001      	adds	r0, #1
 800020a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800020e:	bf02      	ittt	eq
 8000210:	3001      	addeq	r0, #1
 8000212:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000216:	3001      	addeq	r0, #1
 8000218:	bcf0      	pop	{r4, r5, r6, r7}
 800021a:	3801      	subs	r0, #1
 800021c:	4770      	bx	lr
 800021e:	bf00      	nop

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <__aeabi_drsub>:
 8000230:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000234:	e002      	b.n	800023c <__adddf3>
 8000236:	bf00      	nop

08000238 <__aeabi_dsub>:
 8000238:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800023c <__adddf3>:
 800023c:	b530      	push	{r4, r5, lr}
 800023e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000242:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000246:	ea94 0f05 	teq	r4, r5
 800024a:	bf08      	it	eq
 800024c:	ea90 0f02 	teqeq	r0, r2
 8000250:	bf1f      	itttt	ne
 8000252:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000256:	ea55 0c02 	orrsne.w	ip, r5, r2
 800025a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800025e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000262:	f000 80e2 	beq.w	800042a <__adddf3+0x1ee>
 8000266:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800026a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800026e:	bfb8      	it	lt
 8000270:	426d      	neglt	r5, r5
 8000272:	dd0c      	ble.n	800028e <__adddf3+0x52>
 8000274:	442c      	add	r4, r5
 8000276:	ea80 0202 	eor.w	r2, r0, r2
 800027a:	ea81 0303 	eor.w	r3, r1, r3
 800027e:	ea82 0000 	eor.w	r0, r2, r0
 8000282:	ea83 0101 	eor.w	r1, r3, r1
 8000286:	ea80 0202 	eor.w	r2, r0, r2
 800028a:	ea81 0303 	eor.w	r3, r1, r3
 800028e:	2d36      	cmp	r5, #54	; 0x36
 8000290:	bf88      	it	hi
 8000292:	bd30      	pophi	{r4, r5, pc}
 8000294:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000298:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800029c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002a0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002a4:	d002      	beq.n	80002ac <__adddf3+0x70>
 80002a6:	4240      	negs	r0, r0
 80002a8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ac:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002b4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002b8:	d002      	beq.n	80002c0 <__adddf3+0x84>
 80002ba:	4252      	negs	r2, r2
 80002bc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c0:	ea94 0f05 	teq	r4, r5
 80002c4:	f000 80a7 	beq.w	8000416 <__adddf3+0x1da>
 80002c8:	f1a4 0401 	sub.w	r4, r4, #1
 80002cc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d0:	db0d      	blt.n	80002ee <__adddf3+0xb2>
 80002d2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002d6:	fa22 f205 	lsr.w	r2, r2, r5
 80002da:	1880      	adds	r0, r0, r2
 80002dc:	f141 0100 	adc.w	r1, r1, #0
 80002e0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002e4:	1880      	adds	r0, r0, r2
 80002e6:	fa43 f305 	asr.w	r3, r3, r5
 80002ea:	4159      	adcs	r1, r3
 80002ec:	e00e      	b.n	800030c <__adddf3+0xd0>
 80002ee:	f1a5 0520 	sub.w	r5, r5, #32
 80002f2:	f10e 0e20 	add.w	lr, lr, #32
 80002f6:	2a01      	cmp	r2, #1
 80002f8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002fc:	bf28      	it	cs
 80002fe:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000302:	fa43 f305 	asr.w	r3, r3, r5
 8000306:	18c0      	adds	r0, r0, r3
 8000308:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800030c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000310:	d507      	bpl.n	8000322 <__adddf3+0xe6>
 8000312:	f04f 0e00 	mov.w	lr, #0
 8000316:	f1dc 0c00 	rsbs	ip, ip, #0
 800031a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800031e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000322:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000326:	d31b      	bcc.n	8000360 <__adddf3+0x124>
 8000328:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800032c:	d30c      	bcc.n	8000348 <__adddf3+0x10c>
 800032e:	0849      	lsrs	r1, r1, #1
 8000330:	ea5f 0030 	movs.w	r0, r0, rrx
 8000334:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000338:	f104 0401 	add.w	r4, r4, #1
 800033c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000340:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000344:	f080 809a 	bcs.w	800047c <__adddf3+0x240>
 8000348:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800034c:	bf08      	it	eq
 800034e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000352:	f150 0000 	adcs.w	r0, r0, #0
 8000356:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800035a:	ea41 0105 	orr.w	r1, r1, r5
 800035e:	bd30      	pop	{r4, r5, pc}
 8000360:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000364:	4140      	adcs	r0, r0
 8000366:	eb41 0101 	adc.w	r1, r1, r1
 800036a:	3c01      	subs	r4, #1
 800036c:	bf28      	it	cs
 800036e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000372:	d2e9      	bcs.n	8000348 <__adddf3+0x10c>
 8000374:	f091 0f00 	teq	r1, #0
 8000378:	bf04      	itt	eq
 800037a:	4601      	moveq	r1, r0
 800037c:	2000      	moveq	r0, #0
 800037e:	fab1 f381 	clz	r3, r1
 8000382:	bf08      	it	eq
 8000384:	3320      	addeq	r3, #32
 8000386:	f1a3 030b 	sub.w	r3, r3, #11
 800038a:	f1b3 0220 	subs.w	r2, r3, #32
 800038e:	da0c      	bge.n	80003aa <__adddf3+0x16e>
 8000390:	320c      	adds	r2, #12
 8000392:	dd08      	ble.n	80003a6 <__adddf3+0x16a>
 8000394:	f102 0c14 	add.w	ip, r2, #20
 8000398:	f1c2 020c 	rsb	r2, r2, #12
 800039c:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a0:	fa21 f102 	lsr.w	r1, r1, r2
 80003a4:	e00c      	b.n	80003c0 <__adddf3+0x184>
 80003a6:	f102 0214 	add.w	r2, r2, #20
 80003aa:	bfd8      	it	le
 80003ac:	f1c2 0c20 	rsble	ip, r2, #32
 80003b0:	fa01 f102 	lsl.w	r1, r1, r2
 80003b4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003b8:	bfdc      	itt	le
 80003ba:	ea41 010c 	orrle.w	r1, r1, ip
 80003be:	4090      	lslle	r0, r2
 80003c0:	1ae4      	subs	r4, r4, r3
 80003c2:	bfa2      	ittt	ge
 80003c4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003c8:	4329      	orrge	r1, r5
 80003ca:	bd30      	popge	{r4, r5, pc}
 80003cc:	ea6f 0404 	mvn.w	r4, r4
 80003d0:	3c1f      	subs	r4, #31
 80003d2:	da1c      	bge.n	800040e <__adddf3+0x1d2>
 80003d4:	340c      	adds	r4, #12
 80003d6:	dc0e      	bgt.n	80003f6 <__adddf3+0x1ba>
 80003d8:	f104 0414 	add.w	r4, r4, #20
 80003dc:	f1c4 0220 	rsb	r2, r4, #32
 80003e0:	fa20 f004 	lsr.w	r0, r0, r4
 80003e4:	fa01 f302 	lsl.w	r3, r1, r2
 80003e8:	ea40 0003 	orr.w	r0, r0, r3
 80003ec:	fa21 f304 	lsr.w	r3, r1, r4
 80003f0:	ea45 0103 	orr.w	r1, r5, r3
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	f1c4 040c 	rsb	r4, r4, #12
 80003fa:	f1c4 0220 	rsb	r2, r4, #32
 80003fe:	fa20 f002 	lsr.w	r0, r0, r2
 8000402:	fa01 f304 	lsl.w	r3, r1, r4
 8000406:	ea40 0003 	orr.w	r0, r0, r3
 800040a:	4629      	mov	r1, r5
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	fa21 f004 	lsr.w	r0, r1, r4
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	f094 0f00 	teq	r4, #0
 800041a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800041e:	bf06      	itte	eq
 8000420:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000424:	3401      	addeq	r4, #1
 8000426:	3d01      	subne	r5, #1
 8000428:	e74e      	b.n	80002c8 <__adddf3+0x8c>
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf18      	it	ne
 8000430:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000434:	d029      	beq.n	800048a <__adddf3+0x24e>
 8000436:	ea94 0f05 	teq	r4, r5
 800043a:	bf08      	it	eq
 800043c:	ea90 0f02 	teqeq	r0, r2
 8000440:	d005      	beq.n	800044e <__adddf3+0x212>
 8000442:	ea54 0c00 	orrs.w	ip, r4, r0
 8000446:	bf04      	itt	eq
 8000448:	4619      	moveq	r1, r3
 800044a:	4610      	moveq	r0, r2
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	ea91 0f03 	teq	r1, r3
 8000452:	bf1e      	ittt	ne
 8000454:	2100      	movne	r1, #0
 8000456:	2000      	movne	r0, #0
 8000458:	bd30      	popne	{r4, r5, pc}
 800045a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800045e:	d105      	bne.n	800046c <__adddf3+0x230>
 8000460:	0040      	lsls	r0, r0, #1
 8000462:	4149      	adcs	r1, r1
 8000464:	bf28      	it	cs
 8000466:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800046a:	bd30      	pop	{r4, r5, pc}
 800046c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000470:	bf3c      	itt	cc
 8000472:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000476:	bd30      	popcc	{r4, r5, pc}
 8000478:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800047c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000480:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000484:	f04f 0000 	mov.w	r0, #0
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf1a      	itte	ne
 8000490:	4619      	movne	r1, r3
 8000492:	4610      	movne	r0, r2
 8000494:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000498:	bf1c      	itt	ne
 800049a:	460b      	movne	r3, r1
 800049c:	4602      	movne	r2, r0
 800049e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004a2:	bf06      	itte	eq
 80004a4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004a8:	ea91 0f03 	teqeq	r1, r3
 80004ac:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004b0:	bd30      	pop	{r4, r5, pc}
 80004b2:	bf00      	nop

080004b4 <__aeabi_ui2d>:
 80004b4:	f090 0f00 	teq	r0, #0
 80004b8:	bf04      	itt	eq
 80004ba:	2100      	moveq	r1, #0
 80004bc:	4770      	bxeq	lr
 80004be:	b530      	push	{r4, r5, lr}
 80004c0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004c4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004c8:	f04f 0500 	mov.w	r5, #0
 80004cc:	f04f 0100 	mov.w	r1, #0
 80004d0:	e750      	b.n	8000374 <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_i2d>:
 80004d4:	f090 0f00 	teq	r0, #0
 80004d8:	bf04      	itt	eq
 80004da:	2100      	moveq	r1, #0
 80004dc:	4770      	bxeq	lr
 80004de:	b530      	push	{r4, r5, lr}
 80004e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004e8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004ec:	bf48      	it	mi
 80004ee:	4240      	negmi	r0, r0
 80004f0:	f04f 0100 	mov.w	r1, #0
 80004f4:	e73e      	b.n	8000374 <__adddf3+0x138>
 80004f6:	bf00      	nop

080004f8 <__aeabi_f2d>:
 80004f8:	0042      	lsls	r2, r0, #1
 80004fa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004fe:	ea4f 0131 	mov.w	r1, r1, rrx
 8000502:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000506:	bf1f      	itttt	ne
 8000508:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800050c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000510:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000514:	4770      	bxne	lr
 8000516:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800051a:	bf08      	it	eq
 800051c:	4770      	bxeq	lr
 800051e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000522:	bf04      	itt	eq
 8000524:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000528:	4770      	bxeq	lr
 800052a:	b530      	push	{r4, r5, lr}
 800052c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000530:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000534:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000538:	e71c      	b.n	8000374 <__adddf3+0x138>
 800053a:	bf00      	nop

0800053c <__aeabi_ul2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f04f 0500 	mov.w	r5, #0
 800054a:	e00a      	b.n	8000562 <__aeabi_l2d+0x16>

0800054c <__aeabi_l2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800055a:	d502      	bpl.n	8000562 <__aeabi_l2d+0x16>
 800055c:	4240      	negs	r0, r0
 800055e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000562:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000566:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800056a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800056e:	f43f aed8 	beq.w	8000322 <__adddf3+0xe6>
 8000572:	f04f 0203 	mov.w	r2, #3
 8000576:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800057a:	bf18      	it	ne
 800057c:	3203      	addne	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800058a:	f1c2 0320 	rsb	r3, r2, #32
 800058e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000592:	fa20 f002 	lsr.w	r0, r0, r2
 8000596:	fa01 fe03 	lsl.w	lr, r1, r3
 800059a:	ea40 000e 	orr.w	r0, r0, lr
 800059e:	fa21 f102 	lsr.w	r1, r1, r2
 80005a2:	4414      	add	r4, r2
 80005a4:	e6bd      	b.n	8000322 <__adddf3+0xe6>
 80005a6:	bf00      	nop

080005a8 <__aeabi_dmul>:
 80005a8:	b570      	push	{r4, r5, r6, lr}
 80005aa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ae:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005b2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005b6:	bf1d      	ittte	ne
 80005b8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005bc:	ea94 0f0c 	teqne	r4, ip
 80005c0:	ea95 0f0c 	teqne	r5, ip
 80005c4:	f000 f8de 	bleq	8000784 <__aeabi_dmul+0x1dc>
 80005c8:	442c      	add	r4, r5
 80005ca:	ea81 0603 	eor.w	r6, r1, r3
 80005ce:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005d2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005d6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005da:	bf18      	it	ne
 80005dc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005e4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005e8:	d038      	beq.n	800065c <__aeabi_dmul+0xb4>
 80005ea:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ee:	f04f 0500 	mov.w	r5, #0
 80005f2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005f6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005fa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005fe:	f04f 0600 	mov.w	r6, #0
 8000602:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000606:	f09c 0f00 	teq	ip, #0
 800060a:	bf18      	it	ne
 800060c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000610:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000614:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000618:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800061c:	d204      	bcs.n	8000628 <__aeabi_dmul+0x80>
 800061e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000622:	416d      	adcs	r5, r5
 8000624:	eb46 0606 	adc.w	r6, r6, r6
 8000628:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800062c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000630:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000634:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000638:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800063c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000640:	bf88      	it	hi
 8000642:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000646:	d81e      	bhi.n	8000686 <__aeabi_dmul+0xde>
 8000648:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800064c:	bf08      	it	eq
 800064e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000652:	f150 0000 	adcs.w	r0, r0, #0
 8000656:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800065a:	bd70      	pop	{r4, r5, r6, pc}
 800065c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000660:	ea46 0101 	orr.w	r1, r6, r1
 8000664:	ea40 0002 	orr.w	r0, r0, r2
 8000668:	ea81 0103 	eor.w	r1, r1, r3
 800066c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000670:	bfc2      	ittt	gt
 8000672:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000676:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800067a:	bd70      	popgt	{r4, r5, r6, pc}
 800067c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000680:	f04f 0e00 	mov.w	lr, #0
 8000684:	3c01      	subs	r4, #1
 8000686:	f300 80ab 	bgt.w	80007e0 <__aeabi_dmul+0x238>
 800068a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800068e:	bfde      	ittt	le
 8000690:	2000      	movle	r0, #0
 8000692:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000696:	bd70      	pople	{r4, r5, r6, pc}
 8000698:	f1c4 0400 	rsb	r4, r4, #0
 800069c:	3c20      	subs	r4, #32
 800069e:	da35      	bge.n	800070c <__aeabi_dmul+0x164>
 80006a0:	340c      	adds	r4, #12
 80006a2:	dc1b      	bgt.n	80006dc <__aeabi_dmul+0x134>
 80006a4:	f104 0414 	add.w	r4, r4, #20
 80006a8:	f1c4 0520 	rsb	r5, r4, #32
 80006ac:	fa00 f305 	lsl.w	r3, r0, r5
 80006b0:	fa20 f004 	lsr.w	r0, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea40 0002 	orr.w	r0, r0, r2
 80006bc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006c0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c8:	fa21 f604 	lsr.w	r6, r1, r4
 80006cc:	eb42 0106 	adc.w	r1, r2, r6
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f1c4 040c 	rsb	r4, r4, #12
 80006e0:	f1c4 0520 	rsb	r5, r4, #32
 80006e4:	fa00 f304 	lsl.w	r3, r0, r4
 80006e8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ec:	fa01 f204 	lsl.w	r2, r1, r4
 80006f0:	ea40 0002 	orr.w	r0, r0, r2
 80006f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006f8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006fc:	f141 0100 	adc.w	r1, r1, #0
 8000700:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000704:	bf08      	it	eq
 8000706:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f1c4 0520 	rsb	r5, r4, #32
 8000710:	fa00 f205 	lsl.w	r2, r0, r5
 8000714:	ea4e 0e02 	orr.w	lr, lr, r2
 8000718:	fa20 f304 	lsr.w	r3, r0, r4
 800071c:	fa01 f205 	lsl.w	r2, r1, r5
 8000720:	ea43 0302 	orr.w	r3, r3, r2
 8000724:	fa21 f004 	lsr.w	r0, r1, r4
 8000728:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800072c:	fa21 f204 	lsr.w	r2, r1, r4
 8000730:	ea20 0002 	bic.w	r0, r0, r2
 8000734:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800073c:	bf08      	it	eq
 800073e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000742:	bd70      	pop	{r4, r5, r6, pc}
 8000744:	f094 0f00 	teq	r4, #0
 8000748:	d10f      	bne.n	800076a <__aeabi_dmul+0x1c2>
 800074a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800074e:	0040      	lsls	r0, r0, #1
 8000750:	eb41 0101 	adc.w	r1, r1, r1
 8000754:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000758:	bf08      	it	eq
 800075a:	3c01      	subeq	r4, #1
 800075c:	d0f7      	beq.n	800074e <__aeabi_dmul+0x1a6>
 800075e:	ea41 0106 	orr.w	r1, r1, r6
 8000762:	f095 0f00 	teq	r5, #0
 8000766:	bf18      	it	ne
 8000768:	4770      	bxne	lr
 800076a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800076e:	0052      	lsls	r2, r2, #1
 8000770:	eb43 0303 	adc.w	r3, r3, r3
 8000774:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000778:	bf08      	it	eq
 800077a:	3d01      	subeq	r5, #1
 800077c:	d0f7      	beq.n	800076e <__aeabi_dmul+0x1c6>
 800077e:	ea43 0306 	orr.w	r3, r3, r6
 8000782:	4770      	bx	lr
 8000784:	ea94 0f0c 	teq	r4, ip
 8000788:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800078c:	bf18      	it	ne
 800078e:	ea95 0f0c 	teqne	r5, ip
 8000792:	d00c      	beq.n	80007ae <__aeabi_dmul+0x206>
 8000794:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000798:	bf18      	it	ne
 800079a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800079e:	d1d1      	bne.n	8000744 <__aeabi_dmul+0x19c>
 80007a0:	ea81 0103 	eor.w	r1, r1, r3
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a8:	f04f 0000 	mov.w	r0, #0
 80007ac:	bd70      	pop	{r4, r5, r6, pc}
 80007ae:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007b2:	bf06      	itte	eq
 80007b4:	4610      	moveq	r0, r2
 80007b6:	4619      	moveq	r1, r3
 80007b8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007bc:	d019      	beq.n	80007f2 <__aeabi_dmul+0x24a>
 80007be:	ea94 0f0c 	teq	r4, ip
 80007c2:	d102      	bne.n	80007ca <__aeabi_dmul+0x222>
 80007c4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007c8:	d113      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007ca:	ea95 0f0c 	teq	r5, ip
 80007ce:	d105      	bne.n	80007dc <__aeabi_dmul+0x234>
 80007d0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007d4:	bf1c      	itt	ne
 80007d6:	4610      	movne	r0, r2
 80007d8:	4619      	movne	r1, r3
 80007da:	d10a      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007dc:	ea81 0103 	eor.w	r1, r1, r3
 80007e0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007e8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007ec:	f04f 0000 	mov.w	r0, #0
 80007f0:	bd70      	pop	{r4, r5, r6, pc}
 80007f2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007fa:	bd70      	pop	{r4, r5, r6, pc}

080007fc <__aeabi_ddiv>:
 80007fc:	b570      	push	{r4, r5, r6, lr}
 80007fe:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000802:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000806:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800080a:	bf1d      	ittte	ne
 800080c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000810:	ea94 0f0c 	teqne	r4, ip
 8000814:	ea95 0f0c 	teqne	r5, ip
 8000818:	f000 f8a7 	bleq	800096a <__aeabi_ddiv+0x16e>
 800081c:	eba4 0405 	sub.w	r4, r4, r5
 8000820:	ea81 0e03 	eor.w	lr, r1, r3
 8000824:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000828:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800082c:	f000 8088 	beq.w	8000940 <__aeabi_ddiv+0x144>
 8000830:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000834:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000838:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800083c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000840:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000844:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000848:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800084c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000850:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000854:	429d      	cmp	r5, r3
 8000856:	bf08      	it	eq
 8000858:	4296      	cmpeq	r6, r2
 800085a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800085e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000862:	d202      	bcs.n	800086a <__aeabi_ddiv+0x6e>
 8000864:	085b      	lsrs	r3, r3, #1
 8000866:	ea4f 0232 	mov.w	r2, r2, rrx
 800086a:	1ab6      	subs	r6, r6, r2
 800086c:	eb65 0503 	sbc.w	r5, r5, r3
 8000870:	085b      	lsrs	r3, r3, #1
 8000872:	ea4f 0232 	mov.w	r2, r2, rrx
 8000876:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800087a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008d8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008dc:	d018      	beq.n	8000910 <__aeabi_ddiv+0x114>
 80008de:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008e2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008e6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ea:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ee:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008f2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008f6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008fa:	d1c0      	bne.n	800087e <__aeabi_ddiv+0x82>
 80008fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000900:	d10b      	bne.n	800091a <__aeabi_ddiv+0x11e>
 8000902:	ea41 0100 	orr.w	r1, r1, r0
 8000906:	f04f 0000 	mov.w	r0, #0
 800090a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800090e:	e7b6      	b.n	800087e <__aeabi_ddiv+0x82>
 8000910:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000914:	bf04      	itt	eq
 8000916:	4301      	orreq	r1, r0
 8000918:	2000      	moveq	r0, #0
 800091a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800091e:	bf88      	it	hi
 8000920:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000924:	f63f aeaf 	bhi.w	8000686 <__aeabi_dmul+0xde>
 8000928:	ebb5 0c03 	subs.w	ip, r5, r3
 800092c:	bf04      	itt	eq
 800092e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000932:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000936:	f150 0000 	adcs.w	r0, r0, #0
 800093a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800093e:	bd70      	pop	{r4, r5, r6, pc}
 8000940:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000944:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000948:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800094c:	bfc2      	ittt	gt
 800094e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000952:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000956:	bd70      	popgt	{r4, r5, r6, pc}
 8000958:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800095c:	f04f 0e00 	mov.w	lr, #0
 8000960:	3c01      	subs	r4, #1
 8000962:	e690      	b.n	8000686 <__aeabi_dmul+0xde>
 8000964:	ea45 0e06 	orr.w	lr, r5, r6
 8000968:	e68d      	b.n	8000686 <__aeabi_dmul+0xde>
 800096a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800096e:	ea94 0f0c 	teq	r4, ip
 8000972:	bf08      	it	eq
 8000974:	ea95 0f0c 	teqeq	r5, ip
 8000978:	f43f af3b 	beq.w	80007f2 <__aeabi_dmul+0x24a>
 800097c:	ea94 0f0c 	teq	r4, ip
 8000980:	d10a      	bne.n	8000998 <__aeabi_ddiv+0x19c>
 8000982:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000986:	f47f af34 	bne.w	80007f2 <__aeabi_dmul+0x24a>
 800098a:	ea95 0f0c 	teq	r5, ip
 800098e:	f47f af25 	bne.w	80007dc <__aeabi_dmul+0x234>
 8000992:	4610      	mov	r0, r2
 8000994:	4619      	mov	r1, r3
 8000996:	e72c      	b.n	80007f2 <__aeabi_dmul+0x24a>
 8000998:	ea95 0f0c 	teq	r5, ip
 800099c:	d106      	bne.n	80009ac <__aeabi_ddiv+0x1b0>
 800099e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009a2:	f43f aefd 	beq.w	80007a0 <__aeabi_dmul+0x1f8>
 80009a6:	4610      	mov	r0, r2
 80009a8:	4619      	mov	r1, r3
 80009aa:	e722      	b.n	80007f2 <__aeabi_dmul+0x24a>
 80009ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b0:	bf18      	it	ne
 80009b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009b6:	f47f aec5 	bne.w	8000744 <__aeabi_dmul+0x19c>
 80009ba:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009be:	f47f af0d 	bne.w	80007dc <__aeabi_dmul+0x234>
 80009c2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009c6:	f47f aeeb 	bne.w	80007a0 <__aeabi_dmul+0x1f8>
 80009ca:	e712      	b.n	80007f2 <__aeabi_dmul+0x24a>

080009cc <__gedf2>:
 80009cc:	f04f 3cff 	mov.w	ip, #4294967295
 80009d0:	e006      	b.n	80009e0 <__cmpdf2+0x4>
 80009d2:	bf00      	nop

080009d4 <__ledf2>:
 80009d4:	f04f 0c01 	mov.w	ip, #1
 80009d8:	e002      	b.n	80009e0 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__cmpdf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009e4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009e8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009ec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009f6:	d01b      	beq.n	8000a30 <__cmpdf2+0x54>
 80009f8:	b001      	add	sp, #4
 80009fa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009fe:	bf0c      	ite	eq
 8000a00:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a04:	ea91 0f03 	teqne	r1, r3
 8000a08:	bf02      	ittt	eq
 8000a0a:	ea90 0f02 	teqeq	r0, r2
 8000a0e:	2000      	moveq	r0, #0
 8000a10:	4770      	bxeq	lr
 8000a12:	f110 0f00 	cmn.w	r0, #0
 8000a16:	ea91 0f03 	teq	r1, r3
 8000a1a:	bf58      	it	pl
 8000a1c:	4299      	cmppl	r1, r3
 8000a1e:	bf08      	it	eq
 8000a20:	4290      	cmpeq	r0, r2
 8000a22:	bf2c      	ite	cs
 8000a24:	17d8      	asrcs	r0, r3, #31
 8000a26:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a2a:	f040 0001 	orr.w	r0, r0, #1
 8000a2e:	4770      	bx	lr
 8000a30:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__cmpdf2+0x64>
 8000a3a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a3e:	d107      	bne.n	8000a50 <__cmpdf2+0x74>
 8000a40:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a48:	d1d6      	bne.n	80009f8 <__cmpdf2+0x1c>
 8000a4a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a4e:	d0d3      	beq.n	80009f8 <__cmpdf2+0x1c>
 8000a50:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a54:	4770      	bx	lr
 8000a56:	bf00      	nop

08000a58 <__aeabi_cdrcmple>:
 8000a58:	4684      	mov	ip, r0
 8000a5a:	4610      	mov	r0, r2
 8000a5c:	4662      	mov	r2, ip
 8000a5e:	468c      	mov	ip, r1
 8000a60:	4619      	mov	r1, r3
 8000a62:	4663      	mov	r3, ip
 8000a64:	e000      	b.n	8000a68 <__aeabi_cdcmpeq>
 8000a66:	bf00      	nop

08000a68 <__aeabi_cdcmpeq>:
 8000a68:	b501      	push	{r0, lr}
 8000a6a:	f7ff ffb7 	bl	80009dc <__cmpdf2>
 8000a6e:	2800      	cmp	r0, #0
 8000a70:	bf48      	it	mi
 8000a72:	f110 0f00 	cmnmi.w	r0, #0
 8000a76:	bd01      	pop	{r0, pc}

08000a78 <__aeabi_dcmpeq>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff fff4 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a80:	bf0c      	ite	eq
 8000a82:	2001      	moveq	r0, #1
 8000a84:	2000      	movne	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmplt>:
 8000a8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a90:	f7ff ffea 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a94:	bf34      	ite	cc
 8000a96:	2001      	movcc	r0, #1
 8000a98:	2000      	movcs	r0, #0
 8000a9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_dcmple>:
 8000aa0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa4:	f7ff ffe0 	bl	8000a68 <__aeabi_cdcmpeq>
 8000aa8:	bf94      	ite	ls
 8000aaa:	2001      	movls	r0, #1
 8000aac:	2000      	movhi	r0, #0
 8000aae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_dcmpge>:
 8000ab4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab8:	f7ff ffce 	bl	8000a58 <__aeabi_cdrcmple>
 8000abc:	bf94      	ite	ls
 8000abe:	2001      	movls	r0, #1
 8000ac0:	2000      	movhi	r0, #0
 8000ac2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_dcmpgt>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff ffc4 	bl	8000a58 <__aeabi_cdrcmple>
 8000ad0:	bf34      	ite	cc
 8000ad2:	2001      	movcc	r0, #1
 8000ad4:	2000      	movcs	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmpun>:
 8000adc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae4:	d102      	bne.n	8000aec <__aeabi_dcmpun+0x10>
 8000ae6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aea:	d10a      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000aec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af4:	d102      	bne.n	8000afc <__aeabi_dcmpun+0x20>
 8000af6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afa:	d102      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000afc:	f04f 0000 	mov.w	r0, #0
 8000b00:	4770      	bx	lr
 8000b02:	f04f 0001 	mov.w	r0, #1
 8000b06:	4770      	bx	lr

08000b08 <__aeabi_d2iz>:
 8000b08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b0c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b10:	d215      	bcs.n	8000b3e <__aeabi_d2iz+0x36>
 8000b12:	d511      	bpl.n	8000b38 <__aeabi_d2iz+0x30>
 8000b14:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b18:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b1c:	d912      	bls.n	8000b44 <__aeabi_d2iz+0x3c>
 8000b1e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b22:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b26:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b2a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b2e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b32:	bf18      	it	ne
 8000b34:	4240      	negne	r0, r0
 8000b36:	4770      	bx	lr
 8000b38:	f04f 0000 	mov.w	r0, #0
 8000b3c:	4770      	bx	lr
 8000b3e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b42:	d105      	bne.n	8000b50 <__aeabi_d2iz+0x48>
 8000b44:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b48:	bf08      	it	eq
 8000b4a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b4e:	4770      	bx	lr
 8000b50:	f04f 0000 	mov.w	r0, #0
 8000b54:	4770      	bx	lr
 8000b56:	bf00      	nop

08000b58 <__aeabi_d2uiz>:
 8000b58:	004a      	lsls	r2, r1, #1
 8000b5a:	d211      	bcs.n	8000b80 <__aeabi_d2uiz+0x28>
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d211      	bcs.n	8000b86 <__aeabi_d2uiz+0x2e>
 8000b62:	d50d      	bpl.n	8000b80 <__aeabi_d2uiz+0x28>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d40e      	bmi.n	8000b8c <__aeabi_d2uiz+0x34>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	fa23 f002 	lsr.w	r0, r3, r2
 8000b7e:	4770      	bx	lr
 8000b80:	f04f 0000 	mov.w	r0, #0
 8000b84:	4770      	bx	lr
 8000b86:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_d2uiz+0x3a>
 8000b8c:	f04f 30ff 	mov.w	r0, #4294967295
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0000 	mov.w	r0, #0
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2f>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ba0:	bf24      	itt	cs
 8000ba2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ba6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000baa:	d90d      	bls.n	8000bc8 <__aeabi_d2f+0x30>
 8000bac:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bb0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bb4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bb8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bbc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bc0:	bf08      	it	eq
 8000bc2:	f020 0001 	biceq.w	r0, r0, #1
 8000bc6:	4770      	bx	lr
 8000bc8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bcc:	d121      	bne.n	8000c12 <__aeabi_d2f+0x7a>
 8000bce:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bd2:	bfbc      	itt	lt
 8000bd4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	4770      	bxlt	lr
 8000bda:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bde:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000be2:	f1c2 0218 	rsb	r2, r2, #24
 8000be6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bea:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bee:	fa20 f002 	lsr.w	r0, r0, r2
 8000bf2:	bf18      	it	ne
 8000bf4:	f040 0001 	orrne.w	r0, r0, #1
 8000bf8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bfc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c00:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c04:	ea40 000c 	orr.w	r0, r0, ip
 8000c08:	fa23 f302 	lsr.w	r3, r3, r2
 8000c0c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c10:	e7cc      	b.n	8000bac <__aeabi_d2f+0x14>
 8000c12:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c16:	d107      	bne.n	8000c28 <__aeabi_d2f+0x90>
 8000c18:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c1c:	bf1e      	ittt	ne
 8000c1e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c22:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c26:	4770      	bxne	lr
 8000c28:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c2c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c30:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c34:	4770      	bx	lr
 8000c36:	bf00      	nop

08000c38 <__aeabi_uldivmod>:
 8000c38:	b953      	cbnz	r3, 8000c50 <__aeabi_uldivmod+0x18>
 8000c3a:	b94a      	cbnz	r2, 8000c50 <__aeabi_uldivmod+0x18>
 8000c3c:	2900      	cmp	r1, #0
 8000c3e:	bf08      	it	eq
 8000c40:	2800      	cmpeq	r0, #0
 8000c42:	bf1c      	itt	ne
 8000c44:	f04f 31ff 	movne.w	r1, #4294967295
 8000c48:	f04f 30ff 	movne.w	r0, #4294967295
 8000c4c:	f000 b9a6 	b.w	8000f9c <__aeabi_idiv0>
 8000c50:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c54:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c58:	f000 f83c 	bl	8000cd4 <__udivmoddi4>
 8000c5c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c60:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c64:	b004      	add	sp, #16
 8000c66:	4770      	bx	lr

08000c68 <__aeabi_d2lz>:
 8000c68:	b538      	push	{r3, r4, r5, lr}
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	4604      	mov	r4, r0
 8000c70:	460d      	mov	r5, r1
 8000c72:	f7ff ff0b 	bl	8000a8c <__aeabi_dcmplt>
 8000c76:	b928      	cbnz	r0, 8000c84 <__aeabi_d2lz+0x1c>
 8000c78:	4620      	mov	r0, r4
 8000c7a:	4629      	mov	r1, r5
 8000c7c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000c80:	f000 b80a 	b.w	8000c98 <__aeabi_d2ulz>
 8000c84:	4620      	mov	r0, r4
 8000c86:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000c8a:	f000 f805 	bl	8000c98 <__aeabi_d2ulz>
 8000c8e:	4240      	negs	r0, r0
 8000c90:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c94:	bd38      	pop	{r3, r4, r5, pc}
 8000c96:	bf00      	nop

08000c98 <__aeabi_d2ulz>:
 8000c98:	b5d0      	push	{r4, r6, r7, lr}
 8000c9a:	4b0c      	ldr	r3, [pc, #48]	; (8000ccc <__aeabi_d2ulz+0x34>)
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	4606      	mov	r6, r0
 8000ca0:	460f      	mov	r7, r1
 8000ca2:	f7ff fc81 	bl	80005a8 <__aeabi_dmul>
 8000ca6:	f7ff ff57 	bl	8000b58 <__aeabi_d2uiz>
 8000caa:	4604      	mov	r4, r0
 8000cac:	f7ff fc02 	bl	80004b4 <__aeabi_ui2d>
 8000cb0:	4b07      	ldr	r3, [pc, #28]	; (8000cd0 <__aeabi_d2ulz+0x38>)
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	f7ff fc78 	bl	80005a8 <__aeabi_dmul>
 8000cb8:	4602      	mov	r2, r0
 8000cba:	460b      	mov	r3, r1
 8000cbc:	4630      	mov	r0, r6
 8000cbe:	4639      	mov	r1, r7
 8000cc0:	f7ff faba 	bl	8000238 <__aeabi_dsub>
 8000cc4:	f7ff ff48 	bl	8000b58 <__aeabi_d2uiz>
 8000cc8:	4621      	mov	r1, r4
 8000cca:	bdd0      	pop	{r4, r6, r7, pc}
 8000ccc:	3df00000 	.word	0x3df00000
 8000cd0:	41f00000 	.word	0x41f00000

08000cd4 <__udivmoddi4>:
 8000cd4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cd8:	9e08      	ldr	r6, [sp, #32]
 8000cda:	460d      	mov	r5, r1
 8000cdc:	4604      	mov	r4, r0
 8000cde:	460f      	mov	r7, r1
 8000ce0:	2b00      	cmp	r3, #0
 8000ce2:	d14a      	bne.n	8000d7a <__udivmoddi4+0xa6>
 8000ce4:	428a      	cmp	r2, r1
 8000ce6:	4694      	mov	ip, r2
 8000ce8:	d965      	bls.n	8000db6 <__udivmoddi4+0xe2>
 8000cea:	fab2 f382 	clz	r3, r2
 8000cee:	b143      	cbz	r3, 8000d02 <__udivmoddi4+0x2e>
 8000cf0:	fa02 fc03 	lsl.w	ip, r2, r3
 8000cf4:	f1c3 0220 	rsb	r2, r3, #32
 8000cf8:	409f      	lsls	r7, r3
 8000cfa:	fa20 f202 	lsr.w	r2, r0, r2
 8000cfe:	4317      	orrs	r7, r2
 8000d00:	409c      	lsls	r4, r3
 8000d02:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d06:	fa1f f58c 	uxth.w	r5, ip
 8000d0a:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d0e:	0c22      	lsrs	r2, r4, #16
 8000d10:	fb0e 7711 	mls	r7, lr, r1, r7
 8000d14:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d18:	fb01 f005 	mul.w	r0, r1, r5
 8000d1c:	4290      	cmp	r0, r2
 8000d1e:	d90a      	bls.n	8000d36 <__udivmoddi4+0x62>
 8000d20:	eb1c 0202 	adds.w	r2, ip, r2
 8000d24:	f101 37ff 	add.w	r7, r1, #4294967295
 8000d28:	f080 811c 	bcs.w	8000f64 <__udivmoddi4+0x290>
 8000d2c:	4290      	cmp	r0, r2
 8000d2e:	f240 8119 	bls.w	8000f64 <__udivmoddi4+0x290>
 8000d32:	3902      	subs	r1, #2
 8000d34:	4462      	add	r2, ip
 8000d36:	1a12      	subs	r2, r2, r0
 8000d38:	b2a4      	uxth	r4, r4
 8000d3a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d3e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d42:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d46:	fb00 f505 	mul.w	r5, r0, r5
 8000d4a:	42a5      	cmp	r5, r4
 8000d4c:	d90a      	bls.n	8000d64 <__udivmoddi4+0x90>
 8000d4e:	eb1c 0404 	adds.w	r4, ip, r4
 8000d52:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d56:	f080 8107 	bcs.w	8000f68 <__udivmoddi4+0x294>
 8000d5a:	42a5      	cmp	r5, r4
 8000d5c:	f240 8104 	bls.w	8000f68 <__udivmoddi4+0x294>
 8000d60:	4464      	add	r4, ip
 8000d62:	3802      	subs	r0, #2
 8000d64:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d68:	1b64      	subs	r4, r4, r5
 8000d6a:	2100      	movs	r1, #0
 8000d6c:	b11e      	cbz	r6, 8000d76 <__udivmoddi4+0xa2>
 8000d6e:	40dc      	lsrs	r4, r3
 8000d70:	2300      	movs	r3, #0
 8000d72:	e9c6 4300 	strd	r4, r3, [r6]
 8000d76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d7a:	428b      	cmp	r3, r1
 8000d7c:	d908      	bls.n	8000d90 <__udivmoddi4+0xbc>
 8000d7e:	2e00      	cmp	r6, #0
 8000d80:	f000 80ed 	beq.w	8000f5e <__udivmoddi4+0x28a>
 8000d84:	2100      	movs	r1, #0
 8000d86:	e9c6 0500 	strd	r0, r5, [r6]
 8000d8a:	4608      	mov	r0, r1
 8000d8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d90:	fab3 f183 	clz	r1, r3
 8000d94:	2900      	cmp	r1, #0
 8000d96:	d149      	bne.n	8000e2c <__udivmoddi4+0x158>
 8000d98:	42ab      	cmp	r3, r5
 8000d9a:	d302      	bcc.n	8000da2 <__udivmoddi4+0xce>
 8000d9c:	4282      	cmp	r2, r0
 8000d9e:	f200 80f8 	bhi.w	8000f92 <__udivmoddi4+0x2be>
 8000da2:	1a84      	subs	r4, r0, r2
 8000da4:	eb65 0203 	sbc.w	r2, r5, r3
 8000da8:	2001      	movs	r0, #1
 8000daa:	4617      	mov	r7, r2
 8000dac:	2e00      	cmp	r6, #0
 8000dae:	d0e2      	beq.n	8000d76 <__udivmoddi4+0xa2>
 8000db0:	e9c6 4700 	strd	r4, r7, [r6]
 8000db4:	e7df      	b.n	8000d76 <__udivmoddi4+0xa2>
 8000db6:	b902      	cbnz	r2, 8000dba <__udivmoddi4+0xe6>
 8000db8:	deff      	udf	#255	; 0xff
 8000dba:	fab2 f382 	clz	r3, r2
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	f040 8090 	bne.w	8000ee4 <__udivmoddi4+0x210>
 8000dc4:	1a8a      	subs	r2, r1, r2
 8000dc6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000dca:	fa1f fe8c 	uxth.w	lr, ip
 8000dce:	2101      	movs	r1, #1
 8000dd0:	fbb2 f5f7 	udiv	r5, r2, r7
 8000dd4:	fb07 2015 	mls	r0, r7, r5, r2
 8000dd8:	0c22      	lsrs	r2, r4, #16
 8000dda:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000dde:	fb0e f005 	mul.w	r0, lr, r5
 8000de2:	4290      	cmp	r0, r2
 8000de4:	d908      	bls.n	8000df8 <__udivmoddi4+0x124>
 8000de6:	eb1c 0202 	adds.w	r2, ip, r2
 8000dea:	f105 38ff 	add.w	r8, r5, #4294967295
 8000dee:	d202      	bcs.n	8000df6 <__udivmoddi4+0x122>
 8000df0:	4290      	cmp	r0, r2
 8000df2:	f200 80cb 	bhi.w	8000f8c <__udivmoddi4+0x2b8>
 8000df6:	4645      	mov	r5, r8
 8000df8:	1a12      	subs	r2, r2, r0
 8000dfa:	b2a4      	uxth	r4, r4
 8000dfc:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e00:	fb07 2210 	mls	r2, r7, r0, r2
 8000e04:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e08:	fb0e fe00 	mul.w	lr, lr, r0
 8000e0c:	45a6      	cmp	lr, r4
 8000e0e:	d908      	bls.n	8000e22 <__udivmoddi4+0x14e>
 8000e10:	eb1c 0404 	adds.w	r4, ip, r4
 8000e14:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e18:	d202      	bcs.n	8000e20 <__udivmoddi4+0x14c>
 8000e1a:	45a6      	cmp	lr, r4
 8000e1c:	f200 80bb 	bhi.w	8000f96 <__udivmoddi4+0x2c2>
 8000e20:	4610      	mov	r0, r2
 8000e22:	eba4 040e 	sub.w	r4, r4, lr
 8000e26:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000e2a:	e79f      	b.n	8000d6c <__udivmoddi4+0x98>
 8000e2c:	f1c1 0720 	rsb	r7, r1, #32
 8000e30:	408b      	lsls	r3, r1
 8000e32:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e36:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e3a:	fa05 f401 	lsl.w	r4, r5, r1
 8000e3e:	fa20 f307 	lsr.w	r3, r0, r7
 8000e42:	40fd      	lsrs	r5, r7
 8000e44:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e48:	4323      	orrs	r3, r4
 8000e4a:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e4e:	fa1f fe8c 	uxth.w	lr, ip
 8000e52:	fb09 5518 	mls	r5, r9, r8, r5
 8000e56:	0c1c      	lsrs	r4, r3, #16
 8000e58:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e5c:	fb08 f50e 	mul.w	r5, r8, lr
 8000e60:	42a5      	cmp	r5, r4
 8000e62:	fa02 f201 	lsl.w	r2, r2, r1
 8000e66:	fa00 f001 	lsl.w	r0, r0, r1
 8000e6a:	d90b      	bls.n	8000e84 <__udivmoddi4+0x1b0>
 8000e6c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e70:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e74:	f080 8088 	bcs.w	8000f88 <__udivmoddi4+0x2b4>
 8000e78:	42a5      	cmp	r5, r4
 8000e7a:	f240 8085 	bls.w	8000f88 <__udivmoddi4+0x2b4>
 8000e7e:	f1a8 0802 	sub.w	r8, r8, #2
 8000e82:	4464      	add	r4, ip
 8000e84:	1b64      	subs	r4, r4, r5
 8000e86:	b29d      	uxth	r5, r3
 8000e88:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e8c:	fb09 4413 	mls	r4, r9, r3, r4
 8000e90:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000e94:	fb03 fe0e 	mul.w	lr, r3, lr
 8000e98:	45a6      	cmp	lr, r4
 8000e9a:	d908      	bls.n	8000eae <__udivmoddi4+0x1da>
 8000e9c:	eb1c 0404 	adds.w	r4, ip, r4
 8000ea0:	f103 35ff 	add.w	r5, r3, #4294967295
 8000ea4:	d26c      	bcs.n	8000f80 <__udivmoddi4+0x2ac>
 8000ea6:	45a6      	cmp	lr, r4
 8000ea8:	d96a      	bls.n	8000f80 <__udivmoddi4+0x2ac>
 8000eaa:	3b02      	subs	r3, #2
 8000eac:	4464      	add	r4, ip
 8000eae:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000eb2:	fba3 9502 	umull	r9, r5, r3, r2
 8000eb6:	eba4 040e 	sub.w	r4, r4, lr
 8000eba:	42ac      	cmp	r4, r5
 8000ebc:	46c8      	mov	r8, r9
 8000ebe:	46ae      	mov	lr, r5
 8000ec0:	d356      	bcc.n	8000f70 <__udivmoddi4+0x29c>
 8000ec2:	d053      	beq.n	8000f6c <__udivmoddi4+0x298>
 8000ec4:	b156      	cbz	r6, 8000edc <__udivmoddi4+0x208>
 8000ec6:	ebb0 0208 	subs.w	r2, r0, r8
 8000eca:	eb64 040e 	sbc.w	r4, r4, lr
 8000ece:	fa04 f707 	lsl.w	r7, r4, r7
 8000ed2:	40ca      	lsrs	r2, r1
 8000ed4:	40cc      	lsrs	r4, r1
 8000ed6:	4317      	orrs	r7, r2
 8000ed8:	e9c6 7400 	strd	r7, r4, [r6]
 8000edc:	4618      	mov	r0, r3
 8000ede:	2100      	movs	r1, #0
 8000ee0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ee4:	f1c3 0120 	rsb	r1, r3, #32
 8000ee8:	fa02 fc03 	lsl.w	ip, r2, r3
 8000eec:	fa20 f201 	lsr.w	r2, r0, r1
 8000ef0:	fa25 f101 	lsr.w	r1, r5, r1
 8000ef4:	409d      	lsls	r5, r3
 8000ef6:	432a      	orrs	r2, r5
 8000ef8:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000efc:	fa1f fe8c 	uxth.w	lr, ip
 8000f00:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f04:	fb07 1510 	mls	r5, r7, r0, r1
 8000f08:	0c11      	lsrs	r1, r2, #16
 8000f0a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f0e:	fb00 f50e 	mul.w	r5, r0, lr
 8000f12:	428d      	cmp	r5, r1
 8000f14:	fa04 f403 	lsl.w	r4, r4, r3
 8000f18:	d908      	bls.n	8000f2c <__udivmoddi4+0x258>
 8000f1a:	eb1c 0101 	adds.w	r1, ip, r1
 8000f1e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f22:	d22f      	bcs.n	8000f84 <__udivmoddi4+0x2b0>
 8000f24:	428d      	cmp	r5, r1
 8000f26:	d92d      	bls.n	8000f84 <__udivmoddi4+0x2b0>
 8000f28:	3802      	subs	r0, #2
 8000f2a:	4461      	add	r1, ip
 8000f2c:	1b49      	subs	r1, r1, r5
 8000f2e:	b292      	uxth	r2, r2
 8000f30:	fbb1 f5f7 	udiv	r5, r1, r7
 8000f34:	fb07 1115 	mls	r1, r7, r5, r1
 8000f38:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f3c:	fb05 f10e 	mul.w	r1, r5, lr
 8000f40:	4291      	cmp	r1, r2
 8000f42:	d908      	bls.n	8000f56 <__udivmoddi4+0x282>
 8000f44:	eb1c 0202 	adds.w	r2, ip, r2
 8000f48:	f105 38ff 	add.w	r8, r5, #4294967295
 8000f4c:	d216      	bcs.n	8000f7c <__udivmoddi4+0x2a8>
 8000f4e:	4291      	cmp	r1, r2
 8000f50:	d914      	bls.n	8000f7c <__udivmoddi4+0x2a8>
 8000f52:	3d02      	subs	r5, #2
 8000f54:	4462      	add	r2, ip
 8000f56:	1a52      	subs	r2, r2, r1
 8000f58:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f5c:	e738      	b.n	8000dd0 <__udivmoddi4+0xfc>
 8000f5e:	4631      	mov	r1, r6
 8000f60:	4630      	mov	r0, r6
 8000f62:	e708      	b.n	8000d76 <__udivmoddi4+0xa2>
 8000f64:	4639      	mov	r1, r7
 8000f66:	e6e6      	b.n	8000d36 <__udivmoddi4+0x62>
 8000f68:	4610      	mov	r0, r2
 8000f6a:	e6fb      	b.n	8000d64 <__udivmoddi4+0x90>
 8000f6c:	4548      	cmp	r0, r9
 8000f6e:	d2a9      	bcs.n	8000ec4 <__udivmoddi4+0x1f0>
 8000f70:	ebb9 0802 	subs.w	r8, r9, r2
 8000f74:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000f78:	3b01      	subs	r3, #1
 8000f7a:	e7a3      	b.n	8000ec4 <__udivmoddi4+0x1f0>
 8000f7c:	4645      	mov	r5, r8
 8000f7e:	e7ea      	b.n	8000f56 <__udivmoddi4+0x282>
 8000f80:	462b      	mov	r3, r5
 8000f82:	e794      	b.n	8000eae <__udivmoddi4+0x1da>
 8000f84:	4640      	mov	r0, r8
 8000f86:	e7d1      	b.n	8000f2c <__udivmoddi4+0x258>
 8000f88:	46d0      	mov	r8, sl
 8000f8a:	e77b      	b.n	8000e84 <__udivmoddi4+0x1b0>
 8000f8c:	3d02      	subs	r5, #2
 8000f8e:	4462      	add	r2, ip
 8000f90:	e732      	b.n	8000df8 <__udivmoddi4+0x124>
 8000f92:	4608      	mov	r0, r1
 8000f94:	e70a      	b.n	8000dac <__udivmoddi4+0xd8>
 8000f96:	4464      	add	r4, ip
 8000f98:	3802      	subs	r0, #2
 8000f9a:	e742      	b.n	8000e22 <__udivmoddi4+0x14e>

08000f9c <__aeabi_idiv0>:
 8000f9c:	4770      	bx	lr
 8000f9e:	bf00      	nop

08000fa0 <AD5697R_write>:
#include <AD5697R.h>
#include <stdint.h>
extern I2C_HandleTypeDef hi2c1;

static HAL_StatusTypeDef AD5697R_write(uint8_t* writeBuffer)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b086      	sub	sp, #24
 8000fa4:	af02      	add	r7, sp, #8
 8000fa6:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef retval;
	uint8_t ex[3];

	ex[0] = *writeBuffer;
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	781b      	ldrb	r3, [r3, #0]
 8000fac:	733b      	strb	r3, [r7, #12]
	ex[1] = *(writeBuffer+1);
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	785b      	ldrb	r3, [r3, #1]
 8000fb2:	737b      	strb	r3, [r7, #13]
	ex[2] = *(writeBuffer+2);
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	789b      	ldrb	r3, [r3, #2]
 8000fb8:	73bb      	strb	r3, [r7, #14]
	retval = HAL_I2C_Master_Transmit(&hi2c1, (uint8_t)AD5697R_ADDRESS, ex, 3, 100);
 8000fba:	f107 020c 	add.w	r2, r7, #12
 8000fbe:	2364      	movs	r3, #100	; 0x64
 8000fc0:	9300      	str	r3, [sp, #0]
 8000fc2:	2303      	movs	r3, #3
 8000fc4:	2118      	movs	r1, #24
 8000fc6:	4805      	ldr	r0, [pc, #20]	; (8000fdc <AD5697R_write+0x3c>)
 8000fc8:	f007 f9fc 	bl	80083c4 <HAL_I2C_Master_Transmit>
 8000fcc:	4603      	mov	r3, r0
 8000fce:	73fb      	strb	r3, [r7, #15]
	return retval;
 8000fd0:	7bfb      	ldrb	r3, [r7, #15]
}
 8000fd2:	4618      	mov	r0, r3
 8000fd4:	3710      	adds	r7, #16
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	bd80      	pop	{r7, pc}
 8000fda:	bf00      	nop
 8000fdc:	2000049c 	.word	0x2000049c

08000fe0 <AD5697R_setDAC>:

void AD5697R_setDAC(uint8_t port, double Vout)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	b086      	sub	sp, #24
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	ed87 0b00 	vstr	d0, [r7]
 8000fec:	73fb      	strb	r3, [r7, #15]
	uint16_t ADCval = AD5697R_retDACval(Vout);
 8000fee:	ed97 0b00 	vldr	d0, [r7]
 8000ff2:	f000 f839 	bl	8001068 <AD5697R_retDACval>
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	82fb      	strh	r3, [r7, #22]

	uint8_t writeBuffer[3];

	if(port == 0){
 8000ffa:	7bfb      	ldrb	r3, [r7, #15]
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d102      	bne.n	8001006 <AD5697R_setDAC+0x26>
		writeBuffer[0] = AD5697R_COM_WRUP | AD5697R_PORT_DACA;
 8001000:	2331      	movs	r3, #49	; 0x31
 8001002:	743b      	strb	r3, [r7, #16]
 8001004:	e001      	b.n	800100a <AD5697R_setDAC+0x2a>
	}
	else{
		writeBuffer[0] = AD5697R_COM_WRUP | AD5697R_PORT_DACB;
 8001006:	2338      	movs	r3, #56	; 0x38
 8001008:	743b      	strb	r3, [r7, #16]
	}

	uint8_t a = 0b00000000;
 800100a:	2300      	movs	r3, #0
 800100c:	757b      	strb	r3, [r7, #21]
	uint8_t b = 0b00000000;
 800100e:	2300      	movs	r3, #0
 8001010:	753b      	strb	r3, [r7, #20]

	writeBuffer[1] = a|(ADCval>>4);
 8001012:	8afb      	ldrh	r3, [r7, #22]
 8001014:	091b      	lsrs	r3, r3, #4
 8001016:	b29b      	uxth	r3, r3
 8001018:	b2da      	uxtb	r2, r3
 800101a:	7d7b      	ldrb	r3, [r7, #21]
 800101c:	4313      	orrs	r3, r2
 800101e:	b2db      	uxtb	r3, r3
 8001020:	747b      	strb	r3, [r7, #17]
	writeBuffer[2] = b|(ADCval<<4);
 8001022:	8afb      	ldrh	r3, [r7, #22]
 8001024:	011b      	lsls	r3, r3, #4
 8001026:	b25a      	sxtb	r2, r3
 8001028:	f997 3014 	ldrsb.w	r3, [r7, #20]
 800102c:	4313      	orrs	r3, r2
 800102e:	b25b      	sxtb	r3, r3
 8001030:	b2db      	uxtb	r3, r3
 8001032:	74bb      	strb	r3, [r7, #18]

	AD5697R_write(writeBuffer);
 8001034:	f107 0310 	add.w	r3, r7, #16
 8001038:	4618      	mov	r0, r3
 800103a:	f7ff ffb1 	bl	8000fa0 <AD5697R_write>
}
 800103e:	bf00      	nop
 8001040:	3718      	adds	r7, #24
 8001042:	46bd      	mov	sp, r7
 8001044:	bd80      	pop	{r7, pc}

08001046 <AD5697R_init>:

void AD5697R_init()
{
 8001046:	b580      	push	{r7, lr}
 8001048:	b082      	sub	sp, #8
 800104a:	af00      	add	r7, sp, #0
	uint8_t writeBuffer[3];


	writeBuffer[0] = AD5697R_COM_PWDN | AD5697R_PWDN_NOOP;
 800104c:	237c      	movs	r3, #124	; 0x7c
 800104e:	713b      	strb	r3, [r7, #4]
	writeBuffer[1] = 0b00000000;
 8001050:	2300      	movs	r3, #0
 8001052:	717b      	strb	r3, [r7, #5]
	writeBuffer[2] = AD5697R_PWDN_NOOP;
 8001054:	233c      	movs	r3, #60	; 0x3c
 8001056:	71bb      	strb	r3, [r7, #6]

	AD5697R_write(writeBuffer);
 8001058:	1d3b      	adds	r3, r7, #4
 800105a:	4618      	mov	r0, r3
 800105c:	f7ff ffa0 	bl	8000fa0 <AD5697R_write>
}
 8001060:	bf00      	nop
 8001062:	3708      	adds	r7, #8
 8001064:	46bd      	mov	sp, r7
 8001066:	bd80      	pop	{r7, pc}

08001068 <AD5697R_retDACval>:

static uint16_t AD5697R_retDACval(double Vout)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	b086      	sub	sp, #24
 800106c:	af00      	add	r7, sp, #0
 800106e:	ed87 0b00 	vstr	d0, [r7]
	double ADC_val = 0;
 8001072:	f04f 0200 	mov.w	r2, #0
 8001076:	f04f 0300 	mov.w	r3, #0
 800107a:	e9c7 2304 	strd	r2, r3, [r7, #16]
	ADC_val = Vout/2.5*4096;
 800107e:	f04f 0200 	mov.w	r2, #0
 8001082:	4b0e      	ldr	r3, [pc, #56]	; (80010bc <AD5697R_retDACval+0x54>)
 8001084:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001088:	f7ff fbb8 	bl	80007fc <__aeabi_ddiv>
 800108c:	4602      	mov	r2, r0
 800108e:	460b      	mov	r3, r1
 8001090:	4610      	mov	r0, r2
 8001092:	4619      	mov	r1, r3
 8001094:	f04f 0200 	mov.w	r2, #0
 8001098:	4b09      	ldr	r3, [pc, #36]	; (80010c0 <AD5697R_retDACval+0x58>)
 800109a:	f7ff fa85 	bl	80005a8 <__aeabi_dmul>
 800109e:	4602      	mov	r2, r0
 80010a0:	460b      	mov	r3, r1
 80010a2:	e9c7 2304 	strd	r2, r3, [r7, #16]
	uint16_t retVal = (int)ADC_val;
 80010a6:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80010aa:	f7ff fd2d 	bl	8000b08 <__aeabi_d2iz>
 80010ae:	4603      	mov	r3, r0
 80010b0:	81fb      	strh	r3, [r7, #14]

	return retVal;
 80010b2:	89fb      	ldrh	r3, [r7, #14]
}
 80010b4:	4618      	mov	r0, r3
 80010b6:	3718      	adds	r7, #24
 80010b8:	46bd      	mov	sp, r7
 80010ba:	bd80      	pop	{r7, pc}
 80010bc:	40040000 	.word	0x40040000
 80010c0:	40b00000 	.word	0x40b00000

080010c4 <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 80010c4:	b480      	push	{r7}
 80010c6:	b083      	sub	sp, #12
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 80010cc:	4b06      	ldr	r3, [pc, #24]	; (80010e8 <LL_EXTI_EnableIT_32_63+0x24>)
 80010ce:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80010d2:	4905      	ldr	r1, [pc, #20]	; (80010e8 <LL_EXTI_EnableIT_32_63+0x24>)
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	4313      	orrs	r3, r2
 80010d8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 80010dc:	bf00      	nop
 80010de:	370c      	adds	r7, #12
 80010e0:	46bd      	mov	sp, r7
 80010e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e6:	4770      	bx	lr
 80010e8:	58000800 	.word	0x58000800

080010ec <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 80010ec:	b480      	push	{r7}
 80010ee:	b085      	sub	sp, #20
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 80010f4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80010f8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80010fa:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	4313      	orrs	r3, r2
 8001102:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001104:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001108:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	4013      	ands	r3, r2
 800110e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001110:	68fb      	ldr	r3, [r7, #12]
}
 8001112:	bf00      	nop
 8001114:	3714      	adds	r7, #20
 8001116:	46bd      	mov	sp, r7
 8001118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800111c:	4770      	bx	lr

0800111e <LL_C2_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_C2_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_C2_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 800111e:	b480      	push	{r7}
 8001120:	b085      	sub	sp, #20
 8001122:	af00      	add	r7, sp, #0
 8001124:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->C2AHB2ENR, Periphs);
 8001126:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800112a:	f8d3 214c 	ldr.w	r2, [r3, #332]	; 0x14c
 800112e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	4313      	orrs	r3, r2
 8001136:	f8c1 314c 	str.w	r3, [r1, #332]	; 0x14c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->C2AHB2ENR, Periphs);
 800113a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800113e:	f8d3 214c 	ldr.w	r2, [r3, #332]	; 0x14c
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	4013      	ands	r3, r2
 8001146:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001148:	68fb      	ldr	r3, [r7, #12]
}
 800114a:	bf00      	nop
 800114c:	3714      	adds	r7, #20
 800114e:	46bd      	mov	sp, r7
 8001150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001154:	4770      	bx	lr

08001156 <APPD_Init>:
static void APPD_BleDtbCfg( void );
/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void APPD_Init( void )
{
 8001156:	b580      	push	{r7, lr}
 8001158:	af00      	add	r7, sp, #0
/* USER CODE BEGIN APPD_Init */
#if (CFG_DEBUGGER_SUPPORTED == 1)
  /**
   * Keep debugger enabled while in any low power mode
   */
  HAL_DBGMCU_EnableDBGSleepMode();
 800115a:	f004 fcd5 	bl	8005b08 <HAL_DBGMCU_EnableDBGSleepMode>
  HAL_DBGMCU_EnableDBGStopMode();
 800115e:	f004 fcd9 	bl	8005b14 <HAL_DBGMCU_EnableDBGStopMode>

  /***************** ENABLE DEBUGGER *************************************/
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_48);
 8001162:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8001166:	f7ff ffad 	bl	80010c4 <LL_EXTI_EnableIT_32_63>
  HAL_DBGMCU_DisableDBGStandbyMode();

#endif /* (CFG_DEBUGGER_SUPPORTED == 1) */

#if(CFG_DEBUG_TRACE != 0)
  DbgTraceInit();
 800116a:	f00c fa3b 	bl	800d5e4 <DbgTraceInit>
#endif

  APPD_SetCPU2GpioConfig( );
 800116e:	f000 f821 	bl	80011b4 <APPD_SetCPU2GpioConfig>
  APPD_BleDtbCfg( );
 8001172:	f000 f8c1 	bl	80012f8 <APPD_BleDtbCfg>

/* USER CODE END APPD_Init */
  return;
 8001176:	bf00      	nop
}
 8001178:	bd80      	pop	{r7, pc}
	...

0800117c <APPD_EnableCPU2>:

void APPD_EnableCPU2( void )
{
 800117c:	b5b0      	push	{r4, r5, r7, lr}
 800117e:	b088      	sub	sp, #32
 8001180:	af00      	add	r7, sp, #0
/* USER CODE BEGIN APPD_EnableCPU2 */
  SHCI_C2_DEBUG_Init_Cmd_Packet_t DebugCmdPacket =
 8001182:	4b0b      	ldr	r3, [pc, #44]	; (80011b0 <APPD_EnableCPU2+0x34>)
 8001184:	1d3c      	adds	r4, r7, #4
 8001186:	461d      	mov	r5, r3
 8001188:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800118a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800118c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001190:	c403      	stmia	r4!, {r0, r1}
 8001192:	8022      	strh	r2, [r4, #0]
 8001194:	3402      	adds	r4, #2
 8001196:	0c13      	lsrs	r3, r2, #16
 8001198:	7023      	strb	r3, [r4, #0]
    NBR_OF_TRACES_CONFIG_PARAMETERS,
    NBR_OF_GENERAL_CONFIG_PARAMETERS}
  };

  /**< Traces channel initialization */
  TL_TRACES_Init( );
 800119a:	f00d ff69 	bl	800f070 <TL_TRACES_Init>

  /** GPIO DEBUG Initialization */
  SHCI_C2_DEBUG_Init( &DebugCmdPacket  );
 800119e:	1d3b      	adds	r3, r7, #4
 80011a0:	4618      	mov	r0, r3
 80011a2:	f00c fdbe 	bl	800dd22 <SHCI_C2_DEBUG_Init>

/* USER CODE END APPD_EnableCPU2 */
  return;
 80011a6:	bf00      	nop
}
 80011a8:	3720      	adds	r7, #32
 80011aa:	46bd      	mov	sp, r7
 80011ac:	bdb0      	pop	{r4, r5, r7, pc}
 80011ae:	bf00      	nop
 80011b0:	08015320 	.word	0x08015320

080011b4 <APPD_SetCPU2GpioConfig>:
 *
 * LOCAL FUNCTIONS
 *
 *************************************************************/
static void APPD_SetCPU2GpioConfig( void )
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b088      	sub	sp, #32
 80011b8:	af00      	add	r7, sp, #0
/* USER CODE BEGIN APPD_SetCPU2GpioConfig */
  GPIO_InitTypeDef gpio_config = {0};
 80011ba:	1d3b      	adds	r3, r7, #4
 80011bc:	2200      	movs	r2, #0
 80011be:	601a      	str	r2, [r3, #0]
 80011c0:	605a      	str	r2, [r3, #4]
 80011c2:	609a      	str	r2, [r3, #8]
 80011c4:	60da      	str	r2, [r3, #12]
 80011c6:	611a      	str	r2, [r3, #16]
  uint8_t local_loop;
  uint16_t gpioa_pin_list;
  uint16_t gpiob_pin_list;
  uint16_t gpioc_pin_list;

  gpioa_pin_list = 0;
 80011c8:	2300      	movs	r3, #0
 80011ca:	83bb      	strh	r3, [r7, #28]
  gpiob_pin_list = 0;
 80011cc:	2300      	movs	r3, #0
 80011ce:	837b      	strh	r3, [r7, #26]
  gpioc_pin_list = 0;
 80011d0:	2300      	movs	r3, #0
 80011d2:	833b      	strh	r3, [r7, #24]

  for(local_loop = 0 ; local_loop < GPIO_CFG_NBR_OF_FEATURES; local_loop++)
 80011d4:	2300      	movs	r3, #0
 80011d6:	77fb      	strb	r3, [r7, #31]
 80011d8:	e036      	b.n	8001248 <APPD_SetCPU2GpioConfig+0x94>
  {
    if( aGpioConfigList[local_loop].enable != 0)
 80011da:	7ffb      	ldrb	r3, [r7, #31]
 80011dc:	4a43      	ldr	r2, [pc, #268]	; (80012ec <APPD_SetCPU2GpioConfig+0x138>)
 80011de:	00db      	lsls	r3, r3, #3
 80011e0:	4413      	add	r3, r2
 80011e2:	799b      	ldrb	r3, [r3, #6]
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d02c      	beq.n	8001242 <APPD_SetCPU2GpioConfig+0x8e>
    {
      switch((uint32_t)aGpioConfigList[local_loop].port)
 80011e8:	7ffb      	ldrb	r3, [r7, #31]
 80011ea:	4a40      	ldr	r2, [pc, #256]	; (80012ec <APPD_SetCPU2GpioConfig+0x138>)
 80011ec:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80011f0:	4a3f      	ldr	r2, [pc, #252]	; (80012f0 <APPD_SetCPU2GpioConfig+0x13c>)
 80011f2:	4293      	cmp	r3, r2
 80011f4:	d01b      	beq.n	800122e <APPD_SetCPU2GpioConfig+0x7a>
 80011f6:	4a3e      	ldr	r2, [pc, #248]	; (80012f0 <APPD_SetCPU2GpioConfig+0x13c>)
 80011f8:	4293      	cmp	r3, r2
 80011fa:	d821      	bhi.n	8001240 <APPD_SetCPU2GpioConfig+0x8c>
 80011fc:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001200:	d003      	beq.n	800120a <APPD_SetCPU2GpioConfig+0x56>
 8001202:	4a3c      	ldr	r2, [pc, #240]	; (80012f4 <APPD_SetCPU2GpioConfig+0x140>)
 8001204:	4293      	cmp	r3, r2
 8001206:	d009      	beq.n	800121c <APPD_SetCPU2GpioConfig+0x68>
        case (uint32_t)GPIOC:
            gpioc_pin_list |= aGpioConfigList[local_loop].pin;
          break;

        default:
          break;
 8001208:	e01a      	b.n	8001240 <APPD_SetCPU2GpioConfig+0x8c>
            gpioa_pin_list |= aGpioConfigList[local_loop].pin;
 800120a:	7ffb      	ldrb	r3, [r7, #31]
 800120c:	4a37      	ldr	r2, [pc, #220]	; (80012ec <APPD_SetCPU2GpioConfig+0x138>)
 800120e:	00db      	lsls	r3, r3, #3
 8001210:	4413      	add	r3, r2
 8001212:	889a      	ldrh	r2, [r3, #4]
 8001214:	8bbb      	ldrh	r3, [r7, #28]
 8001216:	4313      	orrs	r3, r2
 8001218:	83bb      	strh	r3, [r7, #28]
          break;
 800121a:	e012      	b.n	8001242 <APPD_SetCPU2GpioConfig+0x8e>
            gpiob_pin_list |= aGpioConfigList[local_loop].pin;
 800121c:	7ffb      	ldrb	r3, [r7, #31]
 800121e:	4a33      	ldr	r2, [pc, #204]	; (80012ec <APPD_SetCPU2GpioConfig+0x138>)
 8001220:	00db      	lsls	r3, r3, #3
 8001222:	4413      	add	r3, r2
 8001224:	889a      	ldrh	r2, [r3, #4]
 8001226:	8b7b      	ldrh	r3, [r7, #26]
 8001228:	4313      	orrs	r3, r2
 800122a:	837b      	strh	r3, [r7, #26]
          break;
 800122c:	e009      	b.n	8001242 <APPD_SetCPU2GpioConfig+0x8e>
            gpioc_pin_list |= aGpioConfigList[local_loop].pin;
 800122e:	7ffb      	ldrb	r3, [r7, #31]
 8001230:	4a2e      	ldr	r2, [pc, #184]	; (80012ec <APPD_SetCPU2GpioConfig+0x138>)
 8001232:	00db      	lsls	r3, r3, #3
 8001234:	4413      	add	r3, r2
 8001236:	889a      	ldrh	r2, [r3, #4]
 8001238:	8b3b      	ldrh	r3, [r7, #24]
 800123a:	4313      	orrs	r3, r2
 800123c:	833b      	strh	r3, [r7, #24]
          break;
 800123e:	e000      	b.n	8001242 <APPD_SetCPU2GpioConfig+0x8e>
          break;
 8001240:	bf00      	nop
  for(local_loop = 0 ; local_loop < GPIO_CFG_NBR_OF_FEATURES; local_loop++)
 8001242:	7ffb      	ldrb	r3, [r7, #31]
 8001244:	3301      	adds	r3, #1
 8001246:	77fb      	strb	r3, [r7, #31]
 8001248:	7ffb      	ldrb	r3, [r7, #31]
 800124a:	2b25      	cmp	r3, #37	; 0x25
 800124c:	d9c5      	bls.n	80011da <APPD_SetCPU2GpioConfig+0x26>
      }
    }
  }

  gpio_config.Pull = GPIO_NOPULL;
 800124e:	2300      	movs	r3, #0
 8001250:	60fb      	str	r3, [r7, #12]
  gpio_config.Mode = GPIO_MODE_OUTPUT_PP;
 8001252:	2301      	movs	r3, #1
 8001254:	60bb      	str	r3, [r7, #8]
  gpio_config.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001256:	2303      	movs	r3, #3
 8001258:	613b      	str	r3, [r7, #16]

  if(gpioa_pin_list != 0)
 800125a:	8bbb      	ldrh	r3, [r7, #28]
 800125c:	2b00      	cmp	r3, #0
 800125e:	d014      	beq.n	800128a <APPD_SetCPU2GpioConfig+0xd6>
  {
    gpio_config.Pin = gpioa_pin_list;
 8001260:	8bbb      	ldrh	r3, [r7, #28]
 8001262:	607b      	str	r3, [r7, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001264:	2001      	movs	r0, #1
 8001266:	f7ff ff41 	bl	80010ec <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_C2GPIOA_CLK_ENABLE();
 800126a:	2001      	movs	r0, #1
 800126c:	f7ff ff57 	bl	800111e <LL_C2_AHB2_GRP1_EnableClock>
    HAL_GPIO_Init(GPIOA, &gpio_config);
 8001270:	1d3b      	adds	r3, r7, #4
 8001272:	4619      	mov	r1, r3
 8001274:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001278:	f006 fe50 	bl	8007f1c <HAL_GPIO_Init>
    HAL_GPIO_WritePin(GPIOA, gpioa_pin_list, GPIO_PIN_RESET);
 800127c:	8bbb      	ldrh	r3, [r7, #28]
 800127e:	2200      	movs	r2, #0
 8001280:	4619      	mov	r1, r3
 8001282:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001286:	f006 ffb9 	bl	80081fc <HAL_GPIO_WritePin>
  }

  if(gpiob_pin_list != 0)
 800128a:	8b7b      	ldrh	r3, [r7, #26]
 800128c:	2b00      	cmp	r3, #0
 800128e:	d012      	beq.n	80012b6 <APPD_SetCPU2GpioConfig+0x102>
  {
    gpio_config.Pin = gpiob_pin_list;
 8001290:	8b7b      	ldrh	r3, [r7, #26]
 8001292:	607b      	str	r3, [r7, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001294:	2002      	movs	r0, #2
 8001296:	f7ff ff29 	bl	80010ec <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_C2GPIOB_CLK_ENABLE();
 800129a:	2002      	movs	r0, #2
 800129c:	f7ff ff3f 	bl	800111e <LL_C2_AHB2_GRP1_EnableClock>
    HAL_GPIO_Init(GPIOB, &gpio_config);
 80012a0:	1d3b      	adds	r3, r7, #4
 80012a2:	4619      	mov	r1, r3
 80012a4:	4813      	ldr	r0, [pc, #76]	; (80012f4 <APPD_SetCPU2GpioConfig+0x140>)
 80012a6:	f006 fe39 	bl	8007f1c <HAL_GPIO_Init>
    HAL_GPIO_WritePin(GPIOB, gpiob_pin_list, GPIO_PIN_RESET);
 80012aa:	8b7b      	ldrh	r3, [r7, #26]
 80012ac:	2200      	movs	r2, #0
 80012ae:	4619      	mov	r1, r3
 80012b0:	4810      	ldr	r0, [pc, #64]	; (80012f4 <APPD_SetCPU2GpioConfig+0x140>)
 80012b2:	f006 ffa3 	bl	80081fc <HAL_GPIO_WritePin>
  }

  if(gpioc_pin_list != 0)
 80012b6:	8b3b      	ldrh	r3, [r7, #24]
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d013      	beq.n	80012e4 <APPD_SetCPU2GpioConfig+0x130>
  {
    gpio_config.Pin = gpioc_pin_list;
 80012bc:	8b3b      	ldrh	r3, [r7, #24]
 80012be:	607b      	str	r3, [r7, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80012c0:	2004      	movs	r0, #4
 80012c2:	f7ff ff13 	bl	80010ec <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_C2GPIOC_CLK_ENABLE();
 80012c6:	2004      	movs	r0, #4
 80012c8:	f7ff ff29 	bl	800111e <LL_C2_AHB2_GRP1_EnableClock>
    HAL_GPIO_Init(GPIOC, &gpio_config);
 80012cc:	1d3b      	adds	r3, r7, #4
 80012ce:	4619      	mov	r1, r3
 80012d0:	4807      	ldr	r0, [pc, #28]	; (80012f0 <APPD_SetCPU2GpioConfig+0x13c>)
 80012d2:	f006 fe23 	bl	8007f1c <HAL_GPIO_Init>
    HAL_GPIO_WritePin(GPIOC, gpioc_pin_list, GPIO_PIN_RESET);
 80012d6:	8b3b      	ldrh	r3, [r7, #24]
 80012d8:	2200      	movs	r2, #0
 80012da:	4619      	mov	r1, r3
 80012dc:	4804      	ldr	r0, [pc, #16]	; (80012f0 <APPD_SetCPU2GpioConfig+0x13c>)
 80012de:	f006 ff8d 	bl	80081fc <HAL_GPIO_WritePin>
  }
  
/* USER CODE END APPD_SetCPU2GpioConfig */
  return;
 80012e2:	bf00      	nop
 80012e4:	bf00      	nop
}
 80012e6:	3720      	adds	r7, #32
 80012e8:	46bd      	mov	sp, r7
 80012ea:	bd80      	pop	{r7, pc}
 80012ec:	08016718 	.word	0x08016718
 80012f0:	48000800 	.word	0x48000800
 80012f4:	48000400 	.word	0x48000400

080012f8 <APPD_BleDtbCfg>:

static void APPD_BleDtbCfg( void )
{
 80012f8:	b480      	push	{r7}
 80012fa:	af00      	add	r7, sp, #0
    HAL_GPIO_Init(GPIOB, &gpio_config);
  }
#endif

/* USER CODE END APPD_BleDtbCfg */
  return;
 80012fc:	bf00      	nop
}
 80012fe:	46bd      	mov	sp, r7
 8001300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001304:	4770      	bx	lr

08001306 <DbgOutputInit>:
 * WRAP FUNCTIONS
 *
*************************************************************/
#if(CFG_DEBUG_TRACE != 0)
void DbgOutputInit( void )
{
 8001306:	b580      	push	{r7, lr}
 8001308:	af00      	add	r7, sp, #0
#endif
  }
  else if (CFG_DEBUG_TRACE_UART == hw_uart1)
  {
#if(CFG_HW_USART1_ENABLED == 1)
    MX_USART1_UART_Init();
 800130a:	f001 fd37 	bl	8002d7c <MX_USART1_UART_Init>
#endif
  }
#endif

/* USER CODE END DbgOutputInit */
  return;
 800130e:	bf00      	nop
}
 8001310:	bd80      	pop	{r7, pc}

08001312 <DbgOutputTraces>:

void DbgOutputTraces(  uint8_t *p_data, uint16_t size, void (*cb)(void) )
{
 8001312:	b580      	push	{r7, lr}
 8001314:	b084      	sub	sp, #16
 8001316:	af00      	add	r7, sp, #0
 8001318:	60f8      	str	r0, [r7, #12]
 800131a:	460b      	mov	r3, r1
 800131c:	607a      	str	r2, [r7, #4]
 800131e:	817b      	strh	r3, [r7, #10]
/* USER CODE END DbgOutputTraces */
  HW_UART_Transmit_DMA(CFG_DEBUG_TRACE_UART, p_data, size, cb);
 8001320:	897a      	ldrh	r2, [r7, #10]
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	68f9      	ldr	r1, [r7, #12]
 8001326:	2000      	movs	r0, #0
 8001328:	f001 fab0 	bl	800288c <HW_UART_Transmit_DMA>

/* USER CODE END DbgOutputTraces */
  return;
 800132c:	bf00      	nop
}
 800132e:	3710      	adds	r7, #16
 8001330:	46bd      	mov	sp, r7
 8001332:	bd80      	pop	{r7, pc}

08001334 <LL_C2_PWR_SetPowerMode>:
  *
  *         (*) Not available on devices STM32WB15xx, STM32WB10xx, STM32WB1Mxx
  * @retval None
  */
__STATIC_INLINE void LL_C2_PWR_SetPowerMode(uint32_t LowPowerMode)
{
 8001334:	b480      	push	{r7}
 8001336:	b083      	sub	sp, #12
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->C2CR1, PWR_C2CR1_LPMS, LowPowerMode);
 800133c:	4b07      	ldr	r3, [pc, #28]	; (800135c <LL_C2_PWR_SetPowerMode+0x28>)
 800133e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001342:	f023 0207 	bic.w	r2, r3, #7
 8001346:	4905      	ldr	r1, [pc, #20]	; (800135c <LL_C2_PWR_SetPowerMode+0x28>)
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	4313      	orrs	r3, r2
 800134c:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
}
 8001350:	bf00      	nop
 8001352:	370c      	adds	r7, #12
 8001354:	46bd      	mov	sp, r7
 8001356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800135a:	4770      	bx	lr
 800135c:	58000400 	.word	0x58000400

08001360 <LL_EXTI_EnableIT_32_63>:
{
 8001360:	b480      	push	{r7}
 8001362:	b083      	sub	sp, #12
 8001364:	af00      	add	r7, sp, #0
 8001366:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8001368:	4b06      	ldr	r3, [pc, #24]	; (8001384 <LL_EXTI_EnableIT_32_63+0x24>)
 800136a:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800136e:	4905      	ldr	r1, [pc, #20]	; (8001384 <LL_EXTI_EnableIT_32_63+0x24>)
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	4313      	orrs	r3, r2
 8001374:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8001378:	bf00      	nop
 800137a:	370c      	adds	r7, #12
 800137c:	46bd      	mov	sp, r7
 800137e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001382:	4770      	bx	lr
 8001384:	58000800 	.word	0x58000800

08001388 <LL_RCC_HSE_SetCapacitorTuning>:
  * @rmtoll HSECR        HSETUNE       LL_RCC_HSE_SetCapacitorTuning
  * @param  Value Between Min_Data = 0 and Max_Data = 63
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_SetCapacitorTuning(uint32_t Value)
{
 8001388:	b480      	push	{r7}
 800138a:	b083      	sub	sp, #12
 800138c:	af00      	add	r7, sp, #0
 800138e:	6078      	str	r0, [r7, #4]
  WRITE_REG(RCC->HSECR, HSE_CONTROL_UNLOCK_KEY);
 8001390:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001394:	4a0a      	ldr	r2, [pc, #40]	; (80013c0 <LL_RCC_HSE_SetCapacitorTuning+0x38>)
 8001396:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  MODIFY_REG(RCC->HSECR, RCC_HSECR_HSETUNE, Value << RCC_HSECR_HSETUNE_Pos);
 800139a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800139e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80013a2:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	021b      	lsls	r3, r3, #8
 80013aa:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80013ae:	4313      	orrs	r3, r2
 80013b0:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
}
 80013b4:	bf00      	nop
 80013b6:	370c      	adds	r7, #12
 80013b8:	46bd      	mov	sp, r7
 80013ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013be:	4770      	bx	lr
 80013c0:	cafecafe 	.word	0xcafecafe

080013c4 <LL_RCC_SetClkAfterWakeFromStop>:
  *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_MSI
  *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_HSI
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetClkAfterWakeFromStop(uint32_t Clock)
{
 80013c4:	b480      	push	{r7}
 80013c6:	b083      	sub	sp, #12
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 80013cc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80013d0:	689b      	ldr	r3, [r3, #8]
 80013d2:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 80013d6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	4313      	orrs	r3, r2
 80013de:	608b      	str	r3, [r1, #8]
}
 80013e0:	bf00      	nop
 80013e2:	370c      	adds	r7, #12
 80013e4:	46bd      	mov	sp, r7
 80013e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ea:	4770      	bx	lr

080013ec <LL_RCC_ForceBackupDomainReset>:
  * @brief  Force the Backup domain reset
  * @rmtoll BDCR         BDRST         LL_RCC_ForceBackupDomainReset
  * @retval None
  */
__STATIC_INLINE void LL_RCC_ForceBackupDomainReset(void)
{
 80013ec:	b480      	push	{r7}
 80013ee:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 80013f0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80013f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80013f8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80013fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001400:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8001404:	bf00      	nop
 8001406:	46bd      	mov	sp, r7
 8001408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140c:	4770      	bx	lr

0800140e <LL_RCC_ReleaseBackupDomainReset>:
  * @brief  Release the Backup domain reset
  * @rmtoll BDCR         BDRST         LL_RCC_ReleaseBackupDomainReset
  * @retval None
  */
__STATIC_INLINE void LL_RCC_ReleaseBackupDomainReset(void)
{
 800140e:	b480      	push	{r7}
 8001410:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8001412:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001416:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800141a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800141e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001422:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8001426:	bf00      	nop
 8001428:	46bd      	mov	sp, r7
 800142a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142e:	4770      	bx	lr

08001430 <LL_RCC_IsActiveFlag_PINRST>:
  * @brief  Check if RCC flag Pin reset is set or not.
  * @rmtoll CSR          PINRSTF       LL_RCC_IsActiveFlag_PINRST
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PINRST(void)
{
 8001430:	b480      	push	{r7}
 8001432:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_PINRSTF) == (RCC_CSR_PINRSTF)) ? 1UL : 0UL);
 8001434:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001438:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800143c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001440:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8001444:	d101      	bne.n	800144a <LL_RCC_IsActiveFlag_PINRST+0x1a>
 8001446:	2301      	movs	r3, #1
 8001448:	e000      	b.n	800144c <LL_RCC_IsActiveFlag_PINRST+0x1c>
 800144a:	2300      	movs	r3, #0
}
 800144c:	4618      	mov	r0, r3
 800144e:	46bd      	mov	sp, r7
 8001450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001454:	4770      	bx	lr

08001456 <LL_RCC_IsActiveFlag_SFTRST>:
  * @brief  Check if RCC flag Software reset is set or not.
  * @rmtoll CSR          SFTRSTF       LL_RCC_IsActiveFlag_SFTRST
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SFTRST(void)
{
 8001456:	b480      	push	{r7}
 8001458:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_SFTRSTF) == (RCC_CSR_SFTRSTF)) ? 1UL : 0UL);
 800145a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800145e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001462:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001466:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800146a:	d101      	bne.n	8001470 <LL_RCC_IsActiveFlag_SFTRST+0x1a>
 800146c:	2301      	movs	r3, #1
 800146e:	e000      	b.n	8001472 <LL_RCC_IsActiveFlag_SFTRST+0x1c>
 8001470:	2300      	movs	r3, #0
}
 8001472:	4618      	mov	r0, r3
 8001474:	46bd      	mov	sp, r7
 8001476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800147a:	4770      	bx	lr

0800147c <LL_AHB3_GRP1_EnableClock>:
{
 800147c:	b480      	push	{r7}
 800147e:	b085      	sub	sp, #20
 8001480:	af00      	add	r7, sp, #0
 8001482:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 8001484:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001488:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800148a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	4313      	orrs	r3, r2
 8001492:	650b      	str	r3, [r1, #80]	; 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 8001494:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001498:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	4013      	ands	r3, r2
 800149e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80014a0:	68fb      	ldr	r3, [r7, #12]
}
 80014a2:	bf00      	nop
 80014a4:	3714      	adds	r7, #20
 80014a6:	46bd      	mov	sp, r7
 80014a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ac:	4770      	bx	lr
	...

080014b0 <LL_DBGMCU_GetRevisionID>:
  * @note   This field indicates the revision of the device.
  * @rmtoll DBGMCU_IDCODE REV_ID        LL_DBGMCU_GetRevisionID
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
  */
__STATIC_INLINE uint32_t LL_DBGMCU_GetRevisionID(void)
{
 80014b0:	b480      	push	{r7}
 80014b2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_REV_ID) >> DBGMCU_IDCODE_REV_ID_Pos);
 80014b4:	4b04      	ldr	r3, [pc, #16]	; (80014c8 <LL_DBGMCU_GetRevisionID+0x18>)
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	0c1b      	lsrs	r3, r3, #16
 80014ba:	b29b      	uxth	r3, r3
}
 80014bc:	4618      	mov	r0, r3
 80014be:	46bd      	mov	sp, r7
 80014c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c4:	4770      	bx	lr
 80014c6:	bf00      	nop
 80014c8:	e0042000 	.word	0xe0042000

080014cc <LL_C1_IPCC_DisableTransmitChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_DisableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 80014cc:	b480      	push	{r7}
 80014ce:	b083      	sub	sp, #12
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	6078      	str	r0, [r7, #4]
 80014d4:	6039      	str	r1, [r7, #0]
  SET_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	685a      	ldr	r2, [r3, #4]
 80014da:	683b      	ldr	r3, [r7, #0]
 80014dc:	041b      	lsls	r3, r3, #16
 80014de:	431a      	orrs	r2, r3
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	605a      	str	r2, [r3, #4]
}
 80014e4:	bf00      	nop
 80014e6:	370c      	adds	r7, #12
 80014e8:	46bd      	mov	sp, r7
 80014ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ee:	4770      	bx	lr

080014f0 <LL_C1_IPCC_DisableReceiveChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_DisableReceiveChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 80014f0:	b480      	push	{r7}
 80014f2:	b083      	sub	sp, #12
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	6078      	str	r0, [r7, #4]
 80014f8:	6039      	str	r1, [r7, #0]
  SET_BIT(IPCCx->C1MR, Channel);
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	685a      	ldr	r2, [r3, #4]
 80014fe:	683b      	ldr	r3, [r7, #0]
 8001500:	431a      	orrs	r2, r3
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	605a      	str	r2, [r3, #4]
}
 8001506:	bf00      	nop
 8001508:	370c      	adds	r7, #12
 800150a:	46bd      	mov	sp, r7
 800150c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001510:	4770      	bx	lr

08001512 <LL_C2_IPCC_DisableTransmitChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C2_IPCC_DisableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8001512:	b480      	push	{r7}
 8001514:	b083      	sub	sp, #12
 8001516:	af00      	add	r7, sp, #0
 8001518:	6078      	str	r0, [r7, #4]
 800151a:	6039      	str	r1, [r7, #0]
  SET_BIT(IPCCx->C2MR, Channel << (IPCC_C2MR_CH1FM_Pos));
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	695a      	ldr	r2, [r3, #20]
 8001520:	683b      	ldr	r3, [r7, #0]
 8001522:	041b      	lsls	r3, r3, #16
 8001524:	431a      	orrs	r2, r3
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	615a      	str	r2, [r3, #20]
}
 800152a:	bf00      	nop
 800152c:	370c      	adds	r7, #12
 800152e:	46bd      	mov	sp, r7
 8001530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001534:	4770      	bx	lr

08001536 <LL_C2_IPCC_DisableReceiveChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C2_IPCC_DisableReceiveChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8001536:	b480      	push	{r7}
 8001538:	b083      	sub	sp, #12
 800153a:	af00      	add	r7, sp, #0
 800153c:	6078      	str	r0, [r7, #4]
 800153e:	6039      	str	r1, [r7, #0]
  SET_BIT(IPCCx->C2MR, Channel);
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	695a      	ldr	r2, [r3, #20]
 8001544:	683b      	ldr	r3, [r7, #0]
 8001546:	431a      	orrs	r2, r3
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	615a      	str	r2, [r3, #20]
}
 800154c:	bf00      	nop
 800154e:	370c      	adds	r7, #12
 8001550:	46bd      	mov	sp, r7
 8001552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001556:	4770      	bx	lr

08001558 <LL_C1_IPCC_ClearFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_ClearFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8001558:	b480      	push	{r7}
 800155a:	b083      	sub	sp, #12
 800155c:	af00      	add	r7, sp, #0
 800155e:	6078      	str	r0, [r7, #4]
 8001560:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel);
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	683a      	ldr	r2, [r7, #0]
 8001566:	609a      	str	r2, [r3, #8]
}
 8001568:	bf00      	nop
 800156a:	370c      	adds	r7, #12
 800156c:	46bd      	mov	sp, r7
 800156e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001572:	4770      	bx	lr

08001574 <LL_C2_IPCC_ClearFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C2_IPCC_ClearFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8001574:	b480      	push	{r7}
 8001576:	b083      	sub	sp, #12
 8001578:	af00      	add	r7, sp, #0
 800157a:	6078      	str	r0, [r7, #4]
 800157c:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C2SCR, Channel);
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	683a      	ldr	r2, [r7, #0]
 8001582:	619a      	str	r2, [r3, #24]
}
 8001584:	bf00      	nop
 8001586:	370c      	adds	r7, #12
 8001588:	46bd      	mov	sp, r7
 800158a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800158e:	4770      	bx	lr

08001590 <LL_LPM_EnableSleep>:
  * @brief  Processor uses sleep as its low power mode
  * @rmtoll SCB_SCR      SLEEPDEEP     LL_LPM_EnableSleep
  * @retval None
  */
__STATIC_INLINE void LL_LPM_EnableSleep(void)
{
 8001590:	b480      	push	{r7}
 8001592:	af00      	add	r7, sp, #0
  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8001594:	4b05      	ldr	r3, [pc, #20]	; (80015ac <LL_LPM_EnableSleep+0x1c>)
 8001596:	691b      	ldr	r3, [r3, #16]
 8001598:	4a04      	ldr	r2, [pc, #16]	; (80015ac <LL_LPM_EnableSleep+0x1c>)
 800159a:	f023 0304 	bic.w	r3, r3, #4
 800159e:	6113      	str	r3, [r2, #16]
}
 80015a0:	bf00      	nop
 80015a2:	46bd      	mov	sp, r7
 80015a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a8:	4770      	bx	lr
 80015aa:	bf00      	nop
 80015ac:	e000ed00 	.word	0xe000ed00

080015b0 <LL_RTC_EnableWriteProtection>:
  * @rmtoll WPR          KEY           LL_RTC_EnableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_EnableWriteProtection(RTC_TypeDef *RTCx)
{
 80015b0:	b480      	push	{r7}
 80015b2:	b083      	sub	sp, #12
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_DISABLE);
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	22ff      	movs	r2, #255	; 0xff
 80015bc:	625a      	str	r2, [r3, #36]	; 0x24
}
 80015be:	bf00      	nop
 80015c0:	370c      	adds	r7, #12
 80015c2:	46bd      	mov	sp, r7
 80015c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c8:	4770      	bx	lr

080015ca <LL_RTC_DisableWriteProtection>:
  * @rmtoll WPR          KEY           LL_RTC_DisableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_DisableWriteProtection(RTC_TypeDef *RTCx)
{
 80015ca:	b480      	push	{r7}
 80015cc:	b083      	sub	sp, #12
 80015ce:	af00      	add	r7, sp, #0
 80015d0:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_1);
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	22ca      	movs	r2, #202	; 0xca
 80015d6:	625a      	str	r2, [r3, #36]	; 0x24
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_2);
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	2253      	movs	r2, #83	; 0x53
 80015dc:	625a      	str	r2, [r3, #36]	; 0x24
}
 80015de:	bf00      	nop
 80015e0:	370c      	adds	r7, #12
 80015e2:	46bd      	mov	sp, r7
 80015e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e8:	4770      	bx	lr

080015ea <LL_RTC_WAKEUP_SetClock>:
  *         @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE
  *         @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE_WUT
  * @retval None
  */
__STATIC_INLINE void LL_RTC_WAKEUP_SetClock(RTC_TypeDef *RTCx, uint32_t WakeupClock)
{
 80015ea:	b480      	push	{r7}
 80015ec:	b083      	sub	sp, #12
 80015ee:	af00      	add	r7, sp, #0
 80015f0:	6078      	str	r0, [r7, #4]
 80015f2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RTCx->CR, RTC_CR_WUCKSEL, WakeupClock);
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	689b      	ldr	r3, [r3, #8]
 80015f8:	f023 0207 	bic.w	r2, r3, #7
 80015fc:	683b      	ldr	r3, [r7, #0]
 80015fe:	431a      	orrs	r2, r3
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	609a      	str	r2, [r3, #8]
}
 8001604:	bf00      	nop
 8001606:	370c      	adds	r7, #12
 8001608:	46bd      	mov	sp, r7
 800160a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800160e:	4770      	bx	lr

08001610 <MX_APPE_Config>:
static void Button_Init( void );
/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void MX_APPE_Config(void)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	af00      	add	r7, sp, #0
  /**
   * The OPTVERR flag is wrongly set at power on
   * It shall be cleared before using any HAL_FLASH_xxx() api
   */
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8001614:	4b04      	ldr	r3, [pc, #16]	; (8001628 <MX_APPE_Config+0x18>)
 8001616:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800161a:	611a      	str	r2, [r3, #16]

  /**
   * Reset some configurations so that the system behave in the same way
   * when either out of nReset or Power On
   */
  Reset_Device();
 800161c:	f000 f82e 	bl	800167c <Reset_Device>

  /* Configure HSE Tuning */
  Config_HSE();
 8001620:	f000 f86e 	bl	8001700 <Config_HSE>

  return;
 8001624:	bf00      	nop
}
 8001626:	bd80      	pop	{r7, pc}
 8001628:	58004000 	.word	0x58004000

0800162c <MX_APPE_Init>:

void MX_APPE_Init(void)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	af00      	add	r7, sp, #0
  System_Init();       /**< System initialization */
 8001630:	f000 f87a 	bl	8001728 <System_Init>

  SystemPower_Config(); /**< Configure the system Power Mode */
 8001634:	f000 f892 	bl	800175c <SystemPower_Config>

  HW_TS_Init(hw_ts_InitMode_Full, &hrtc); /**< Initialize the TimerServer */
 8001638:	4908      	ldr	r1, [pc, #32]	; (800165c <MX_APPE_Init+0x30>)
 800163a:	2000      	movs	r0, #0
 800163c:	f000 fea4 	bl	8002388 <HW_TS_Init>

/* USER CODE BEGIN APPE_Init_1 */
  APPD_Init();
 8001640:	f7ff fd89 	bl	8001156 <APPD_Init>

  /**
   * The Standby mode should not be entered before the initialization is over
   * The default state of the Low Power Manager is to allow the Standby Mode so an request is needed here
   */
  UTIL_LPM_SetOffMode(1 << CFG_LPM_APP, UTIL_LPM_DISABLE);
 8001644:	2101      	movs	r1, #1
 8001646:	2001      	movs	r0, #1
 8001648:	f00d fdb0 	bl	800f1ac <UTIL_LPM_SetOffMode>

  Led_Init();
 800164c:	f000 f9da 	bl	8001a04 <Led_Init>

  Button_Init();
 8001650:	f000 f9df 	bl	8001a12 <Button_Init>
/* USER CODE END APPE_Init_1 */
  appe_Tl_Init();	/* Initialize all transport layers */
 8001654:	f000 f890 	bl	8001778 <appe_Tl_Init>
   * This system event is received with APPE_SysUserEvtRx()
   */
/* USER CODE BEGIN APPE_Init_2 */

/* USER CODE END APPE_Init_2 */
   return;
 8001658:	bf00      	nop
}
 800165a:	bd80      	pop	{r7, pc}
 800165c:	20000720 	.word	0x20000720

08001660 <Init_Smps>:

void Init_Smps(void)
{
 8001660:	b480      	push	{r7}
 8001662:	af00      	add	r7, sp, #0
  LL_PWR_SMPS_SetStartupCurrent(LL_PWR_SMPS_STARTUP_CURRENT_80MA);
  LL_PWR_SMPS_SetOutputVoltageLevel(LL_PWR_SMPS_OUTPUT_VOLTAGE_1V40);
  LL_PWR_SMPS_Enable();
#endif /* CFG_USE_SMPS != 0 */

  return;
 8001664:	bf00      	nop
}
 8001666:	46bd      	mov	sp, r7
 8001668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166c:	4770      	bx	lr

0800166e <Init_Exti>:

void Init_Exti(void)
{
 800166e:	b580      	push	{r7, lr}
 8001670:	af00      	add	r7, sp, #0
  /* Enable IPCC(36), HSEM(38) wakeup interrupts on CPU1 */
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_36 | LL_EXTI_LINE_38);
 8001672:	2050      	movs	r0, #80	; 0x50
 8001674:	f7ff fe74 	bl	8001360 <LL_EXTI_EnableIT_32_63>

  return;
 8001678:	bf00      	nop
}
 800167a:	bd80      	pop	{r7, pc}

0800167c <Reset_Device>:
 *
 * LOCAL FUNCTIONS
 *
 *************************************************************/
static void Reset_Device(void)
{
 800167c:	b580      	push	{r7, lr}
 800167e:	af00      	add	r7, sp, #0
#if (CFG_HW_RESET_BY_FW == 1)
  Reset_BackupDomain();
 8001680:	f000 f804 	bl	800168c <Reset_BackupDomain>

  Reset_IPCC();
 8001684:	f000 f81a 	bl	80016bc <Reset_IPCC>
#endif /* CFG_HW_RESET_BY_FW == 1 */

  return;
 8001688:	bf00      	nop
}
 800168a:	bd80      	pop	{r7, pc}

0800168c <Reset_BackupDomain>:

#if (CFG_HW_RESET_BY_FW == 1)
static void Reset_BackupDomain(void)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	af00      	add	r7, sp, #0
  if ((LL_RCC_IsActiveFlag_PINRST() != FALSE) && (LL_RCC_IsActiveFlag_SFTRST() == FALSE))
 8001690:	f7ff fece 	bl	8001430 <LL_RCC_IsActiveFlag_PINRST>
 8001694:	4603      	mov	r3, r0
 8001696:	2b00      	cmp	r3, #0
 8001698:	d00d      	beq.n	80016b6 <Reset_BackupDomain+0x2a>
 800169a:	f7ff fedc 	bl	8001456 <LL_RCC_IsActiveFlag_SFTRST>
 800169e:	4603      	mov	r3, r0
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d108      	bne.n	80016b6 <Reset_BackupDomain+0x2a>
  {
    HAL_PWR_EnableBkUpAccess(); /**< Enable access to the RTC registers */
 80016a4:	f007 fa9e 	bl	8008be4 <HAL_PWR_EnableBkUpAccess>

    /**
     *  Write twice the value to flush the APB-AHB bridge
     *  This bit shall be written in the register before writing the next one
     */
    HAL_PWR_EnableBkUpAccess();
 80016a8:	f007 fa9c 	bl	8008be4 <HAL_PWR_EnableBkUpAccess>

    __HAL_RCC_BACKUPRESET_FORCE();
 80016ac:	f7ff fe9e 	bl	80013ec <LL_RCC_ForceBackupDomainReset>
    __HAL_RCC_BACKUPRESET_RELEASE();
 80016b0:	f7ff fead 	bl	800140e <LL_RCC_ReleaseBackupDomainReset>
  }

  return;
 80016b4:	bf00      	nop
 80016b6:	bf00      	nop
}
 80016b8:	bd80      	pop	{r7, pc}
	...

080016bc <Reset_IPCC>:

static void Reset_IPCC(void)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	af00      	add	r7, sp, #0
  LL_AHB3_GRP1_EnableClock(LL_AHB3_GRP1_PERIPH_IPCC);
 80016c0:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80016c4:	f7ff feda 	bl	800147c <LL_AHB3_GRP1_EnableClock>

  LL_C1_IPCC_ClearFlag_CHx(
 80016c8:	213f      	movs	r1, #63	; 0x3f
 80016ca:	480c      	ldr	r0, [pc, #48]	; (80016fc <Reset_IPCC+0x40>)
 80016cc:	f7ff ff44 	bl	8001558 <LL_C1_IPCC_ClearFlag_CHx>
      IPCC,
      LL_IPCC_CHANNEL_1 | LL_IPCC_CHANNEL_2 | LL_IPCC_CHANNEL_3 | LL_IPCC_CHANNEL_4
      | LL_IPCC_CHANNEL_5 | LL_IPCC_CHANNEL_6);

  LL_C2_IPCC_ClearFlag_CHx(
 80016d0:	213f      	movs	r1, #63	; 0x3f
 80016d2:	480a      	ldr	r0, [pc, #40]	; (80016fc <Reset_IPCC+0x40>)
 80016d4:	f7ff ff4e 	bl	8001574 <LL_C2_IPCC_ClearFlag_CHx>
      IPCC,
      LL_IPCC_CHANNEL_1 | LL_IPCC_CHANNEL_2 | LL_IPCC_CHANNEL_3 | LL_IPCC_CHANNEL_4
      | LL_IPCC_CHANNEL_5 | LL_IPCC_CHANNEL_6);

  LL_C1_IPCC_DisableTransmitChannel(
 80016d8:	213f      	movs	r1, #63	; 0x3f
 80016da:	4808      	ldr	r0, [pc, #32]	; (80016fc <Reset_IPCC+0x40>)
 80016dc:	f7ff fef6 	bl	80014cc <LL_C1_IPCC_DisableTransmitChannel>
      IPCC,
      LL_IPCC_CHANNEL_1 | LL_IPCC_CHANNEL_2 | LL_IPCC_CHANNEL_3 | LL_IPCC_CHANNEL_4
      | LL_IPCC_CHANNEL_5 | LL_IPCC_CHANNEL_6);

  LL_C2_IPCC_DisableTransmitChannel(
 80016e0:	213f      	movs	r1, #63	; 0x3f
 80016e2:	4806      	ldr	r0, [pc, #24]	; (80016fc <Reset_IPCC+0x40>)
 80016e4:	f7ff ff15 	bl	8001512 <LL_C2_IPCC_DisableTransmitChannel>
      IPCC,
      LL_IPCC_CHANNEL_1 | LL_IPCC_CHANNEL_2 | LL_IPCC_CHANNEL_3 | LL_IPCC_CHANNEL_4
      | LL_IPCC_CHANNEL_5 | LL_IPCC_CHANNEL_6);

  LL_C1_IPCC_DisableReceiveChannel(
 80016e8:	213f      	movs	r1, #63	; 0x3f
 80016ea:	4804      	ldr	r0, [pc, #16]	; (80016fc <Reset_IPCC+0x40>)
 80016ec:	f7ff ff00 	bl	80014f0 <LL_C1_IPCC_DisableReceiveChannel>
      IPCC,
      LL_IPCC_CHANNEL_1 | LL_IPCC_CHANNEL_2 | LL_IPCC_CHANNEL_3 | LL_IPCC_CHANNEL_4
      | LL_IPCC_CHANNEL_5 | LL_IPCC_CHANNEL_6);

  LL_C2_IPCC_DisableReceiveChannel(
 80016f0:	213f      	movs	r1, #63	; 0x3f
 80016f2:	4802      	ldr	r0, [pc, #8]	; (80016fc <Reset_IPCC+0x40>)
 80016f4:	f7ff ff1f 	bl	8001536 <LL_C2_IPCC_DisableReceiveChannel>
      IPCC,
      LL_IPCC_CHANNEL_1 | LL_IPCC_CHANNEL_2 | LL_IPCC_CHANNEL_3 | LL_IPCC_CHANNEL_4
      | LL_IPCC_CHANNEL_5 | LL_IPCC_CHANNEL_6);

  return;
 80016f8:	bf00      	nop
}
 80016fa:	bd80      	pop	{r7, pc}
 80016fc:	58000c00 	.word	0x58000c00

08001700 <Config_HSE>:
#endif /* CFG_HW_RESET_BY_FW == 1 */

static void Config_HSE(void)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b082      	sub	sp, #8
 8001704:	af00      	add	r7, sp, #0
    OTP_ID0_t * p_otp;

  /**
   * Read HSE_Tuning from OTP
   */
  p_otp = (OTP_ID0_t *) OTP_Read(0);
 8001706:	2000      	movs	r0, #0
 8001708:	f00c f9a0 	bl	800da4c <OTP_Read>
 800170c:	6078      	str	r0, [r7, #4]
  if (p_otp)
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	2b00      	cmp	r3, #0
 8001712:	d005      	beq.n	8001720 <Config_HSE+0x20>
  {
    LL_RCC_HSE_SetCapacitorTuning(p_otp->hse_tuning);
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	799b      	ldrb	r3, [r3, #6]
 8001718:	4618      	mov	r0, r3
 800171a:	f7ff fe35 	bl	8001388 <LL_RCC_HSE_SetCapacitorTuning>
  }

  return;
 800171e:	bf00      	nop
 8001720:	bf00      	nop
}
 8001722:	3708      	adds	r7, #8
 8001724:	46bd      	mov	sp, r7
 8001726:	bd80      	pop	{r7, pc}

08001728 <System_Init>:

static void System_Init(void)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	af00      	add	r7, sp, #0
  Init_Smps();
 800172c:	f7ff ff98 	bl	8001660 <Init_Smps>

  Init_Exti();
 8001730:	f7ff ff9d 	bl	800166e <Init_Exti>

  Init_Rtc();
 8001734:	f000 f802 	bl	800173c <Init_Rtc>

  return;
 8001738:	bf00      	nop
}
 800173a:	bd80      	pop	{r7, pc}

0800173c <Init_Rtc>:

static void Init_Rtc(void)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	af00      	add	r7, sp, #0
  /* Disable RTC registers write protection */
  LL_RTC_DisableWriteProtection(RTC);
 8001740:	4805      	ldr	r0, [pc, #20]	; (8001758 <Init_Rtc+0x1c>)
 8001742:	f7ff ff42 	bl	80015ca <LL_RTC_DisableWriteProtection>

  LL_RTC_WAKEUP_SetClock(RTC, CFG_RTC_WUCKSEL_DIVIDER);
 8001746:	2100      	movs	r1, #0
 8001748:	4803      	ldr	r0, [pc, #12]	; (8001758 <Init_Rtc+0x1c>)
 800174a:	f7ff ff4e 	bl	80015ea <LL_RTC_WAKEUP_SetClock>

  /* Enable RTC registers write protection */
  LL_RTC_EnableWriteProtection(RTC);
 800174e:	4802      	ldr	r0, [pc, #8]	; (8001758 <Init_Rtc+0x1c>)
 8001750:	f7ff ff2e 	bl	80015b0 <LL_RTC_EnableWriteProtection>

  return;
 8001754:	bf00      	nop
}
 8001756:	bd80      	pop	{r7, pc}
 8001758:	40002800 	.word	0x40002800

0800175c <SystemPower_Config>:
 *
 * @param  None
 * @retval None
 */
static void SystemPower_Config(void)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	af00      	add	r7, sp, #0
  /**
   * Select HSI as system clock source after Wake Up from Stop mode
   */
  LL_RCC_SetClkAfterWakeFromStop(LL_RCC_STOP_WAKEUPCLOCK_HSI);
 8001760:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8001764:	f7ff fe2e 	bl	80013c4 <LL_RCC_SetClkAfterWakeFromStop>

  /* Initialize low power manager */
  UTIL_LPM_Init();
 8001768:	f00d fd0e 	bl	800f188 <UTIL_LPM_Init>
  /* Initialize the CPU2 reset value before starting CPU2 with C2BOOT */
  LL_C2_PWR_SetPowerMode(LL_PWR_MODE_SHUTDOWN);
 800176c:	2004      	movs	r0, #4
 800176e:	f7ff fde1 	bl	8001334 <LL_C2_PWR_SetPowerMode>
   *  Enable USB power
   */
  HAL_PWREx_EnableVddUSB();
#endif /* CFG_USB_INTERFACE_ENABLE != 0 */

  return;
 8001772:	bf00      	nop
}
 8001774:	bd80      	pop	{r7, pc}
	...

08001778 <appe_Tl_Init>:

static void appe_Tl_Init(void)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	b088      	sub	sp, #32
 800177c:	af00      	add	r7, sp, #0
  TL_MM_Config_t tl_mm_config;
  SHCI_TL_HciInitConf_t SHci_Tl_Init_Conf;
  /**< Reference table initialization */
  TL_Init();
 800177e:	f00d fac1 	bl	800ed04 <TL_Init>

  /**< System channel initialization */
  UTIL_SEQ_RegTask(1<< CFG_TASK_SYSTEM_HCI_ASYNCH_EVT_ID, UTIL_SEQ_RFU, shci_user_evt_proc);
 8001782:	4a11      	ldr	r2, [pc, #68]	; (80017c8 <appe_Tl_Init+0x50>)
 8001784:	2100      	movs	r1, #0
 8001786:	2040      	movs	r0, #64	; 0x40
 8001788:	f00d fe3c 	bl	800f404 <UTIL_SEQ_RegTask>
  SHci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&SystemCmdBuffer;
 800178c:	4b0f      	ldr	r3, [pc, #60]	; (80017cc <appe_Tl_Init+0x54>)
 800178e:	603b      	str	r3, [r7, #0]
  SHci_Tl_Init_Conf.StatusNotCallBack = APPE_SysStatusNot;
 8001790:	4b0f      	ldr	r3, [pc, #60]	; (80017d0 <appe_Tl_Init+0x58>)
 8001792:	607b      	str	r3, [r7, #4]
  shci_init(APPE_SysUserEvtRx, (void*) &SHci_Tl_Init_Conf);
 8001794:	463b      	mov	r3, r7
 8001796:	4619      	mov	r1, r3
 8001798:	480e      	ldr	r0, [pc, #56]	; (80017d4 <appe_Tl_Init+0x5c>)
 800179a:	f00c fb9d 	bl	800ded8 <shci_init>

  /**< Memory Manager channel initialization */
  tl_mm_config.p_BleSpareEvtBuffer = BleSpareEvtBuffer;
 800179e:	4b0e      	ldr	r3, [pc, #56]	; (80017d8 <appe_Tl_Init+0x60>)
 80017a0:	60bb      	str	r3, [r7, #8]
  tl_mm_config.p_SystemSpareEvtBuffer = SystemSpareEvtBuffer;
 80017a2:	4b0e      	ldr	r3, [pc, #56]	; (80017dc <appe_Tl_Init+0x64>)
 80017a4:	60fb      	str	r3, [r7, #12]
  tl_mm_config.p_AsynchEvtPool = EvtPool;
 80017a6:	4b0e      	ldr	r3, [pc, #56]	; (80017e0 <appe_Tl_Init+0x68>)
 80017a8:	613b      	str	r3, [r7, #16]
  tl_mm_config.AsynchEvtPoolSize = POOL_SIZE;
 80017aa:	f240 533c 	movw	r3, #1340	; 0x53c
 80017ae:	617b      	str	r3, [r7, #20]
  TL_MM_Init(&tl_mm_config);
 80017b0:	f107 0308 	add.w	r3, r7, #8
 80017b4:	4618      	mov	r0, r3
 80017b6:	f00d fbe7 	bl	800ef88 <TL_MM_Init>

  TL_Enable();
 80017ba:	f00d fa9d 	bl	800ecf8 <TL_Enable>

  return;
 80017be:	bf00      	nop
}
 80017c0:	3720      	adds	r7, #32
 80017c2:	46bd      	mov	sp, r7
 80017c4:	bd80      	pop	{r7, pc}
 80017c6:	bf00      	nop
 80017c8:	0800df11 	.word	0x0800df11
 80017cc:	20030734 	.word	0x20030734
 80017d0:	080017e5 	.word	0x080017e5
 80017d4:	080017fd 	.word	0x080017fd
 80017d8:	2003094c 	.word	0x2003094c
 80017dc:	20030840 	.word	0x20030840
 80017e0:	200301f8 	.word	0x200301f8

080017e4 <APPE_SysStatusNot>:

static void APPE_SysStatusNot(SHCI_TL_CmdStatus_t status)
{
 80017e4:	b480      	push	{r7}
 80017e6:	b083      	sub	sp, #12
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	4603      	mov	r3, r0
 80017ec:	71fb      	strb	r3, [r7, #7]
  UNUSED(status);
  return;
 80017ee:	bf00      	nop
}
 80017f0:	370c      	adds	r7, #12
 80017f2:	46bd      	mov	sp, r7
 80017f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f8:	4770      	bx	lr
	...

080017fc <APPE_SysUserEvtRx>:
 * The buffer shall not be released
 * (eg ((tSHCI_UserEvtRxParam*)pPayload)->status shall be set to SHCI_TL_UserEventFlow_Disable)
 * When the status is not filled, the buffer is released by default
 */
static void APPE_SysUserEvtRx(void * pPayload)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b088      	sub	sp, #32
 8001800:	af00      	add	r7, sp, #0
 8001802:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  WirelessFwInfo_t WirelessInfo;

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	685b      	ldr	r3, [r3, #4]
 8001808:	330b      	adds	r3, #11
 800180a:	61fb      	str	r3, [r7, #28]

  switch(p_sys_event->subevtcode)
 800180c:	69fb      	ldr	r3, [r7, #28]
 800180e:	881b      	ldrh	r3, [r3, #0]
 8001810:	b29b      	uxth	r3, r3
 8001812:	f5a3 4312 	sub.w	r3, r3, #37376	; 0x9200
 8001816:	2b07      	cmp	r3, #7
 8001818:	d860      	bhi.n	80018dc <APPE_SysUserEvtRx+0xe0>
 800181a:	a201      	add	r2, pc, #4	; (adr r2, 8001820 <APPE_SysUserEvtRx+0x24>)
 800181c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001820:	08001841 	.word	0x08001841
 8001824:	08001883 	.word	0x08001883
 8001828:	08001891 	.word	0x08001891
 800182c:	080018dd 	.word	0x080018dd
 8001830:	080018ad 	.word	0x080018ad
 8001834:	080018bd 	.word	0x080018bd
 8001838:	080018c5 	.word	0x080018c5
 800183c:	080018d5 	.word	0x080018d5
  {
  case SHCI_SUB_EVT_CODE_READY:
    /* Read the firmware version of both the wireless firmware and the FUS */
    SHCI_GetWirelessFwInfo(&WirelessInfo);
 8001840:	f107 030c 	add.w	r3, r7, #12
 8001844:	4618      	mov	r0, r3
 8001846:	f00c fa99 	bl	800dd7c <SHCI_GetWirelessFwInfo>
    APP_DBG_MSG("Wireless Firmware version %d.%d.%d\n", WirelessInfo.VersionMajor, WirelessInfo.VersionMinor, WirelessInfo.VersionSub);
 800184a:	7b3b      	ldrb	r3, [r7, #12]
 800184c:	4619      	mov	r1, r3
 800184e:	7b7b      	ldrb	r3, [r7, #13]
 8001850:	461a      	mov	r2, r3
 8001852:	7bbb      	ldrb	r3, [r7, #14]
 8001854:	4824      	ldr	r0, [pc, #144]	; (80018e8 <APPE_SysUserEvtRx+0xec>)
 8001856:	f00e fe4f 	bl	80104f8 <iprintf>
    APP_DBG_MSG("Wireless Firmware build %d\n", WirelessInfo.VersionReleaseType);
 800185a:	7c3b      	ldrb	r3, [r7, #16]
 800185c:	4619      	mov	r1, r3
 800185e:	4823      	ldr	r0, [pc, #140]	; (80018ec <APPE_SysUserEvtRx+0xf0>)
 8001860:	f00e fe4a 	bl	80104f8 <iprintf>
    APP_DBG_MSG("FUS version %d.%d.%d\n", WirelessInfo.FusVersionMajor, WirelessInfo.FusVersionMinor, WirelessInfo.FusVersionSub);
 8001864:	7dbb      	ldrb	r3, [r7, #22]
 8001866:	4619      	mov	r1, r3
 8001868:	7dfb      	ldrb	r3, [r7, #23]
 800186a:	461a      	mov	r2, r3
 800186c:	7e3b      	ldrb	r3, [r7, #24]
 800186e:	4820      	ldr	r0, [pc, #128]	; (80018f0 <APPE_SysUserEvtRx+0xf4>)
 8001870:	f00e fe42 	bl	80104f8 <iprintf>

    APP_DBG_MSG(">>== SHCI_SUB_EVT_CODE_READY\n\r");
 8001874:	481f      	ldr	r0, [pc, #124]	; (80018f4 <APPE_SysUserEvtRx+0xf8>)
 8001876:	f00e fe3f 	bl	80104f8 <iprintf>
    APPE_SysEvtReadyProcessing(pPayload);
 800187a:	6878      	ldr	r0, [r7, #4]
 800187c:	f000 f870 	bl	8001960 <APPE_SysEvtReadyProcessing>
    break;
 8001880:	e02d      	b.n	80018de <APPE_SysUserEvtRx+0xe2>

  case SHCI_SUB_EVT_ERROR_NOTIF:
    APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF \n\r");
 8001882:	481d      	ldr	r0, [pc, #116]	; (80018f8 <APPE_SysUserEvtRx+0xfc>)
 8001884:	f00e fe38 	bl	80104f8 <iprintf>
    APPE_SysEvtError(pPayload);
 8001888:	6878      	ldr	r0, [r7, #4]
 800188a:	f000 f843 	bl	8001914 <APPE_SysEvtError>
    break;
 800188e:	e026      	b.n	80018de <APPE_SysUserEvtRx+0xe2>

  case SHCI_SUB_EVT_BLE_NVM_RAM_UPDATE:
    APP_DBG_MSG(">>== SHCI_SUB_EVT_BLE_NVM_RAM_UPDATE -- BLE NVM RAM HAS BEEN UPDATED BY CPU2 \n");
 8001890:	481a      	ldr	r0, [pc, #104]	; (80018fc <APPE_SysUserEvtRx+0x100>)
 8001892:	f00e fe9f 	bl	80105d4 <puts>
    APP_DBG_MSG("     - StartAddress = %lx , Size = %ld\n",
                ((SHCI_C2_BleNvmRamUpdate_Evt_t*)p_sys_event->payload)->StartAddress,
 8001896:	69fb      	ldr	r3, [r7, #28]
 8001898:	3302      	adds	r3, #2
    APP_DBG_MSG("     - StartAddress = %lx , Size = %ld\n",
 800189a:	6819      	ldr	r1, [r3, #0]
                ((SHCI_C2_BleNvmRamUpdate_Evt_t*)p_sys_event->payload)->Size);
 800189c:	69fb      	ldr	r3, [r7, #28]
 800189e:	3302      	adds	r3, #2
    APP_DBG_MSG("     - StartAddress = %lx , Size = %ld\n",
 80018a0:	685b      	ldr	r3, [r3, #4]
 80018a2:	461a      	mov	r2, r3
 80018a4:	4816      	ldr	r0, [pc, #88]	; (8001900 <APPE_SysUserEvtRx+0x104>)
 80018a6:	f00e fe27 	bl	80104f8 <iprintf>
    break;
 80018aa:	e018      	b.n	80018de <APPE_SysUserEvtRx+0xe2>

  case SHCI_SUB_EVT_NVM_START_WRITE:
    APP_DBG_MSG("==>> SHCI_SUB_EVT_NVM_START_WRITE : NumberOfWords = %ld\n",
                ((SHCI_C2_NvmStartWrite_Evt_t*)p_sys_event->payload)->NumberOfWords);
 80018ac:	69fb      	ldr	r3, [r7, #28]
 80018ae:	3302      	adds	r3, #2
    APP_DBG_MSG("==>> SHCI_SUB_EVT_NVM_START_WRITE : NumberOfWords = %ld\n",
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	4619      	mov	r1, r3
 80018b4:	4813      	ldr	r0, [pc, #76]	; (8001904 <APPE_SysUserEvtRx+0x108>)
 80018b6:	f00e fe1f 	bl	80104f8 <iprintf>
    break;
 80018ba:	e010      	b.n	80018de <APPE_SysUserEvtRx+0xe2>

  case SHCI_SUB_EVT_NVM_END_WRITE:
    APP_DBG_MSG(">>== SHCI_SUB_EVT_NVM_END_WRITE\n\r");
 80018bc:	4812      	ldr	r0, [pc, #72]	; (8001908 <APPE_SysUserEvtRx+0x10c>)
 80018be:	f00e fe1b 	bl	80104f8 <iprintf>
    break;
 80018c2:	e00c      	b.n	80018de <APPE_SysUserEvtRx+0xe2>

  case SHCI_SUB_EVT_NVM_START_ERASE:
    APP_DBG_MSG("==>>SHCI_SUB_EVT_NVM_START_ERASE : NumberOfSectors = %ld\n",
                ((SHCI_C2_NvmStartErase_Evt_t*)p_sys_event->payload)->NumberOfSectors);
 80018c4:	69fb      	ldr	r3, [r7, #28]
 80018c6:	3302      	adds	r3, #2
    APP_DBG_MSG("==>>SHCI_SUB_EVT_NVM_START_ERASE : NumberOfSectors = %ld\n",
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	4619      	mov	r1, r3
 80018cc:	480f      	ldr	r0, [pc, #60]	; (800190c <APPE_SysUserEvtRx+0x110>)
 80018ce:	f00e fe13 	bl	80104f8 <iprintf>
    break;
 80018d2:	e004      	b.n	80018de <APPE_SysUserEvtRx+0xe2>

  case SHCI_SUB_EVT_NVM_END_ERASE:
    APP_DBG_MSG(">>== SHCI_SUB_EVT_NVM_END_ERASE\n\r");
 80018d4:	480e      	ldr	r0, [pc, #56]	; (8001910 <APPE_SysUserEvtRx+0x114>)
 80018d6:	f00e fe0f 	bl	80104f8 <iprintf>
    break;
 80018da:	e000      	b.n	80018de <APPE_SysUserEvtRx+0xe2>

  default:
    break;
 80018dc:	bf00      	nop
  }

  return;
 80018de:	bf00      	nop
}
 80018e0:	3720      	adds	r7, #32
 80018e2:	46bd      	mov	sp, r7
 80018e4:	bd80      	pop	{r7, pc}
 80018e6:	bf00      	nop
 80018e8:	0801533c 	.word	0x0801533c
 80018ec:	08015360 	.word	0x08015360
 80018f0:	0801537c 	.word	0x0801537c
 80018f4:	08015394 	.word	0x08015394
 80018f8:	080153b4 	.word	0x080153b4
 80018fc:	080153d8 	.word	0x080153d8
 8001900:	08015428 	.word	0x08015428
 8001904:	08015450 	.word	0x08015450
 8001908:	0801548c 	.word	0x0801548c
 800190c:	080154b0 	.word	0x080154b0
 8001910:	080154ec 	.word	0x080154ec

08001914 <APPE_SysEvtError>:
 * @param  ErrorCode  : errorCode detected by the M0 firmware
 *
 * @retval None
 */
static void APPE_SysEvtError(void * pPayload)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	b084      	sub	sp, #16
 8001918:	af00      	add	r7, sp, #0
 800191a:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  SCHI_SystemErrCode_t *p_sys_error_code;

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	685b      	ldr	r3, [r3, #4]
 8001920:	330b      	adds	r3, #11
 8001922:	60fb      	str	r3, [r7, #12]
  p_sys_error_code = (SCHI_SystemErrCode_t*) p_sys_event->payload;
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	3302      	adds	r3, #2
 8001928:	60bb      	str	r3, [r7, #8]

  APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF WITH REASON %x \n\r",(*p_sys_error_code));
 800192a:	68bb      	ldr	r3, [r7, #8]
 800192c:	781b      	ldrb	r3, [r3, #0]
 800192e:	4619      	mov	r1, r3
 8001930:	4808      	ldr	r0, [pc, #32]	; (8001954 <APPE_SysEvtError+0x40>)
 8001932:	f00e fde1 	bl	80104f8 <iprintf>

  if ((*p_sys_error_code) == ERR_BLE_INIT)
 8001936:	68bb      	ldr	r3, [r7, #8]
 8001938:	781b      	ldrb	r3, [r3, #0]
 800193a:	2b00      	cmp	r3, #0
 800193c:	d103      	bne.n	8001946 <APPE_SysEvtError+0x32>
  {
    /* Error during BLE stack initialization */
    APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF WITH REASON - ERR_BLE_INIT \n");
 800193e:	4806      	ldr	r0, [pc, #24]	; (8001958 <APPE_SysEvtError+0x44>)
 8001940:	f00e fe48 	bl	80105d4 <puts>
  }
  else
  {
    APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF WITH REASON - BLE ERROR \n");
  }
  return;
 8001944:	e003      	b.n	800194e <APPE_SysEvtError+0x3a>
    APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF WITH REASON - BLE ERROR \n");
 8001946:	4805      	ldr	r0, [pc, #20]	; (800195c <APPE_SysEvtError+0x48>)
 8001948:	f00e fe44 	bl	80105d4 <puts>
  return;
 800194c:	bf00      	nop
}
 800194e:	3710      	adds	r7, #16
 8001950:	46bd      	mov	sp, r7
 8001952:	bd80      	pop	{r7, pc}
 8001954:	08015510 	.word	0x08015510
 8001958:	08015540 	.word	0x08015540
 800195c:	0801557c 	.word	0x0801557c

08001960 <APPE_SysEvtReadyProcessing>:

static void APPE_SysEvtReadyProcessing(void * pPayload)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	b08a      	sub	sp, #40	; 0x28
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  SHCI_C2_Ready_Evt_t *p_sys_ready_event;

  SHCI_C2_CONFIG_Cmd_Param_t config_param = {0};
 8001968:	f107 030c 	add.w	r3, r7, #12
 800196c:	2200      	movs	r2, #0
 800196e:	601a      	str	r2, [r3, #0]
 8001970:	605a      	str	r2, [r3, #4]
 8001972:	609a      	str	r2, [r3, #8]
 8001974:	819a      	strh	r2, [r3, #12]
  uint32_t RevisionID=0;
 8001976:	2300      	movs	r3, #0
 8001978:	627b      	str	r3, [r7, #36]	; 0x24

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	685b      	ldr	r3, [r3, #4]
 800197e:	330b      	adds	r3, #11
 8001980:	623b      	str	r3, [r7, #32]
  p_sys_ready_event = (SHCI_C2_Ready_Evt_t*) p_sys_event->payload;
 8001982:	6a3b      	ldr	r3, [r7, #32]
 8001984:	3302      	adds	r3, #2
 8001986:	61fb      	str	r3, [r7, #28]

  if (p_sys_ready_event->sysevt_ready_rsp == WIRELESS_FW_RUNNING)
 8001988:	69fb      	ldr	r3, [r7, #28]
 800198a:	781b      	ldrb	r3, [r3, #0]
 800198c:	2b00      	cmp	r3, #0
 800198e:	d11e      	bne.n	80019ce <APPE_SysEvtReadyProcessing+0x6e>
  {
    /**
    * The wireless firmware is running on the CPU2
    */
    APP_DBG_MSG(">>== WIRELESS_FW_RUNNING \n");
 8001990:	4818      	ldr	r0, [pc, #96]	; (80019f4 <APPE_SysEvtReadyProcessing+0x94>)
 8001992:	f00e fe1f 	bl	80105d4 <puts>

    /* Traces channel initialization */
    APPD_EnableCPU2();
 8001996:	f7ff fbf1 	bl	800117c <APPD_EnableCPU2>

    /* Enable all events Notification */
    config_param.PayloadCmdSize = SHCI_C2_CONFIG_PAYLOAD_CMD_SIZE;
 800199a:	230d      	movs	r3, #13
 800199c:	733b      	strb	r3, [r7, #12]
    config_param.EvtMask1 = SHCI_C2_CONFIG_EVTMASK1_BIT0_ERROR_NOTIF_ENABLE
 800199e:	237f      	movs	r3, #127	; 0x7f
 80019a0:	73bb      	strb	r3, [r7, #14]
    * @brief  Return the device revision identifier
    * @note   This field indicates the revision of the device.
    * @rmtoll DBGMCU_IDCODE REV_ID        LL_DBGMCU_GetRevisionID
    * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
    */
    RevisionID = LL_DBGMCU_GetRevisionID();
 80019a2:	f7ff fd85 	bl	80014b0 <LL_DBGMCU_GetRevisionID>
 80019a6:	6278      	str	r0, [r7, #36]	; 0x24

    APP_DBG_MSG(">>== DBGMCU_GetRevisionID= %lx \n\r", RevisionID);
 80019a8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80019aa:	4813      	ldr	r0, [pc, #76]	; (80019f8 <APPE_SysEvtReadyProcessing+0x98>)
 80019ac:	f00e fda4 	bl	80104f8 <iprintf>

    config_param.RevisionID = RevisionID;
 80019b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019b2:	b29b      	uxth	r3, r3
 80019b4:	833b      	strh	r3, [r7, #24]
    (void)SHCI_C2_Config(&config_param);
 80019b6:	f107 030c 	add.w	r3, r7, #12
 80019ba:	4618      	mov	r0, r3
 80019bc:	f00c f9c8 	bl	800dd50 <SHCI_C2_Config>

    APP_BLE_Init();
 80019c0:	f001 ffcc 	bl	800395c <APP_BLE_Init>
    UTIL_LPM_SetOffMode(1U << CFG_LPM_APP, UTIL_LPM_ENABLE);
 80019c4:	2100      	movs	r1, #0
 80019c6:	2001      	movs	r0, #1
 80019c8:	f00d fbf0 	bl	800f1ac <UTIL_LPM_SetOffMode>
  else
  {
    APP_DBG_MSG(">>== SHCI_SUB_EVT_CODE_READY - UNEXPECTED CASE \n\r");
  }

  return;
 80019cc:	e00e      	b.n	80019ec <APPE_SysEvtReadyProcessing+0x8c>
  else if (p_sys_ready_event->sysevt_ready_rsp == FUS_FW_RUNNING)
 80019ce:	69fb      	ldr	r3, [r7, #28]
 80019d0:	781b      	ldrb	r3, [r3, #0]
 80019d2:	2b01      	cmp	r3, #1
 80019d4:	d106      	bne.n	80019e4 <APPE_SysEvtReadyProcessing+0x84>
    APP_DBG_MSG(">>== SHCI_SUB_EVT_CODE_READY - FUS_FW_RUNNING \n\r");
 80019d6:	4809      	ldr	r0, [pc, #36]	; (80019fc <APPE_SysEvtReadyProcessing+0x9c>)
 80019d8:	f00e fd8e 	bl	80104f8 <iprintf>
    ((tSHCI_UserEvtRxParam*)pPayload)->status = SHCI_TL_UserEventFlow_Disable;
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	2200      	movs	r2, #0
 80019e0:	701a      	strb	r2, [r3, #0]
  return;
 80019e2:	e003      	b.n	80019ec <APPE_SysEvtReadyProcessing+0x8c>
    APP_DBG_MSG(">>== SHCI_SUB_EVT_CODE_READY - UNEXPECTED CASE \n\r");
 80019e4:	4806      	ldr	r0, [pc, #24]	; (8001a00 <APPE_SysEvtReadyProcessing+0xa0>)
 80019e6:	f00e fd87 	bl	80104f8 <iprintf>
  return;
 80019ea:	bf00      	nop
}
 80019ec:	3728      	adds	r7, #40	; 0x28
 80019ee:	46bd      	mov	sp, r7
 80019f0:	bd80      	pop	{r7, pc}
 80019f2:	bf00      	nop
 80019f4:	080155b4 	.word	0x080155b4
 80019f8:	080155d0 	.word	0x080155d0
 80019fc:	080155f4 	.word	0x080155f4
 8001a00:	08015628 	.word	0x08015628

08001a04 <Led_Init>:

/* USER CODE BEGIN FD_LOCAL_FUNCTIONS */
static void Led_Init( void )
{
 8001a04:	b480      	push	{r7}
 8001a06:	af00      	add	r7, sp, #0
  /**
   * Leds Initialization
   */
#endif

  return;
 8001a08:	bf00      	nop
}
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a10:	4770      	bx	lr

08001a12 <Button_Init>:

static void Button_Init( void )
{
 8001a12:	b580      	push	{r7, lr}
 8001a14:	af00      	add	r7, sp, #0
#if (CFG_BUTTON_SUPPORTED == 1)
  /**
   * Button Initialization
   */

  BSP_PB_Init(BUTTON_SW1, BUTTON_MODE_EXTI);
 8001a16:	2101      	movs	r1, #1
 8001a18:	2000      	movs	r0, #0
 8001a1a:	f003 fed9 	bl	80057d0 <BSP_PB_Init>
  BSP_PB_Init(BUTTON_SW2, BUTTON_MODE_EXTI);
 8001a1e:	2101      	movs	r1, #1
 8001a20:	2001      	movs	r0, #1
 8001a22:	f003 fed5 	bl	80057d0 <BSP_PB_Init>
  BSP_PB_Init(BUTTON_SW3, BUTTON_MODE_EXTI);
 8001a26:	2101      	movs	r1, #1
 8001a28:	2002      	movs	r0, #2
 8001a2a:	f003 fed1 	bl	80057d0 <BSP_PB_Init>
#endif

  return;
 8001a2e:	bf00      	nop
}
 8001a30:	bd80      	pop	{r7, pc}

08001a32 <HAL_Delay>:
 *
 * WRAP FUNCTIONS
 *
 *************************************************************/
void HAL_Delay(uint32_t Delay)
{
 8001a32:	b580      	push	{r7, lr}
 8001a34:	b084      	sub	sp, #16
 8001a36:	af00      	add	r7, sp, #0
 8001a38:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001a3a:	f004 f819 	bl	8005a70 <HAL_GetTick>
 8001a3e:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001a44:	68fb      	ldr	r3, [r7, #12]
 8001a46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a4a:	d00a      	beq.n	8001a62 <HAL_Delay+0x30>
  {
    wait += HAL_GetTickFreq();
 8001a4c:	f004 f850 	bl	8005af0 <HAL_GetTickFreq>
 8001a50:	4603      	mov	r3, r0
 8001a52:	461a      	mov	r2, r3
 8001a54:	68fb      	ldr	r3, [r7, #12]
 8001a56:	4413      	add	r3, r2
 8001a58:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001a5a:	e002      	b.n	8001a62 <HAL_Delay+0x30>
  {
    /************************************************************************************
     * ENTER SLEEP MODE
     ***********************************************************************************/
    LL_LPM_EnableSleep(); /**< Clear SLEEPDEEP bit of Cortex System Control Register */
 8001a5c:	f7ff fd98 	bl	8001590 <LL_LPM_EnableSleep>
     */
  #if defined (__CC_ARM)
    __force_stores();
  #endif /* __CC_ARM */

    __WFI();
 8001a60:	bf30      	wfi
  while ((HAL_GetTick() - tickstart) < wait)
 8001a62:	f004 f805 	bl	8005a70 <HAL_GetTick>
 8001a66:	4602      	mov	r2, r0
 8001a68:	68bb      	ldr	r3, [r7, #8]
 8001a6a:	1ad3      	subs	r3, r2, r3
 8001a6c:	68fa      	ldr	r2, [r7, #12]
 8001a6e:	429a      	cmp	r2, r3
 8001a70:	d8f4      	bhi.n	8001a5c <HAL_Delay+0x2a>
  }
}
 8001a72:	bf00      	nop
 8001a74:	bf00      	nop
 8001a76:	3710      	adds	r7, #16
 8001a78:	46bd      	mov	sp, r7
 8001a7a:	bd80      	pop	{r7, pc}

08001a7c <MX_APPE_Process>:

void MX_APPE_Process(void)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_APPE_Process_1 */

  /* USER CODE END MX_APPE_Process_1 */
  UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 8001a80:	f04f 30ff 	mov.w	r0, #4294967295
 8001a84:	f00d fbc2 	bl	800f20c <UTIL_SEQ_Run>
  /* USER CODE BEGIN MX_APPE_Process_2 */

  /* USER CODE END MX_APPE_Process_2 */
}
 8001a88:	bf00      	nop
 8001a8a:	bd80      	pop	{r7, pc}

08001a8c <UTIL_SEQ_Idle>:

void UTIL_SEQ_Idle(void)
{
 8001a8c:	b480      	push	{r7}
 8001a8e:	af00      	add	r7, sp, #0
#if (CFG_LPM_SUPPORTED == 1)
  UTIL_LPM_EnterLowPower();
#endif /* CFG_LPM_SUPPORTED == 1 */
  return;
 8001a90:	bf00      	nop
}
 8001a92:	46bd      	mov	sp, r7
 8001a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a98:	4770      	bx	lr

08001a9a <UTIL_SEQ_EvtIdle>:
  *
  * @param  evt_waited_bm : Event pending.
  * @retval None
  */
void UTIL_SEQ_EvtIdle(UTIL_SEQ_bm_t task_id_bm, UTIL_SEQ_bm_t evt_waited_bm)
{
 8001a9a:	b580      	push	{r7, lr}
 8001a9c:	b082      	sub	sp, #8
 8001a9e:	af00      	add	r7, sp, #0
 8001aa0:	6078      	str	r0, [r7, #4]
 8001aa2:	6039      	str	r1, [r7, #0]
  UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 8001aa4:	f04f 30ff 	mov.w	r0, #4294967295
 8001aa8:	f00d fbb0 	bl	800f20c <UTIL_SEQ_Run>

  return;
 8001aac:	bf00      	nop
}
 8001aae:	3708      	adds	r7, #8
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	bd80      	pop	{r7, pc}

08001ab4 <shci_notify_asynch_evt>:

void shci_notify_asynch_evt(void* pdata)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	b082      	sub	sp, #8
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetTask(1<<CFG_TASK_SYSTEM_HCI_ASYNCH_EVT_ID, CFG_SCH_PRIO_0);
 8001abc:	2100      	movs	r1, #0
 8001abe:	2040      	movs	r0, #64	; 0x40
 8001ac0:	f00d fcc2 	bl	800f448 <UTIL_SEQ_SetTask>
  return;
 8001ac4:	bf00      	nop
}
 8001ac6:	3708      	adds	r7, #8
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	bd80      	pop	{r7, pc}

08001acc <shci_cmd_resp_release>:

void shci_cmd_resp_release(uint32_t flag)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b082      	sub	sp, #8
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetEvt(1<< CFG_IDLEEVT_SYSTEM_HCI_CMD_EVT_RSP_ID);
 8001ad4:	2002      	movs	r0, #2
 8001ad6:	f00d fd23 	bl	800f520 <UTIL_SEQ_SetEvt>
  return;
 8001ada:	bf00      	nop
}
 8001adc:	3708      	adds	r7, #8
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	bd80      	pop	{r7, pc}

08001ae2 <shci_cmd_resp_wait>:

void shci_cmd_resp_wait(uint32_t timeout)
{
 8001ae2:	b580      	push	{r7, lr}
 8001ae4:	b082      	sub	sp, #8
 8001ae6:	af00      	add	r7, sp, #0
 8001ae8:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_WaitEvt(1<< CFG_IDLEEVT_SYSTEM_HCI_CMD_EVT_RSP_ID);
 8001aea:	2002      	movs	r0, #2
 8001aec:	f00d fd38 	bl	800f560 <UTIL_SEQ_WaitEvt>
  return;
 8001af0:	bf00      	nop
}
 8001af2:	3708      	adds	r7, #8
 8001af4:	46bd      	mov	sp, r7
 8001af6:	bd80      	pop	{r7, pc}

08001af8 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN FD_WRAP_FUNCTIONS */
void HAL_GPIO_EXTI_Callback( uint16_t GPIO_Pin )
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b082      	sub	sp, #8
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	4603      	mov	r3, r0
 8001b00:	80fb      	strh	r3, [r7, #6]
  switch (GPIO_Pin)
 8001b02:	88fb      	ldrh	r3, [r7, #6]
 8001b04:	2b10      	cmp	r3, #16
 8001b06:	d006      	beq.n	8001b16 <HAL_GPIO_EXTI_Callback+0x1e>
 8001b08:	2b10      	cmp	r3, #16
 8001b0a:	dc0d      	bgt.n	8001b28 <HAL_GPIO_EXTI_Callback+0x30>
 8001b0c:	2b01      	cmp	r3, #1
 8001b0e:	d005      	beq.n	8001b1c <HAL_GPIO_EXTI_Callback+0x24>
 8001b10:	2b02      	cmp	r3, #2
 8001b12:	d006      	beq.n	8001b22 <HAL_GPIO_EXTI_Callback+0x2a>
    case BUTTON_SW3_PIN:
      APP_BLE_Key_Button3_Action();
      break;

    default:
      break;
 8001b14:	e008      	b.n	8001b28 <HAL_GPIO_EXTI_Callback+0x30>
      APP_BLE_Key_Button1_Action();
 8001b16:	f002 fa2f 	bl	8003f78 <APP_BLE_Key_Button1_Action>
      break; 
 8001b1a:	e006      	b.n	8001b2a <HAL_GPIO_EXTI_Callback+0x32>
      APP_BLE_Key_Button2_Action();
 8001b1c:	f002 fa32 	bl	8003f84 <APP_BLE_Key_Button2_Action>
      break; 
 8001b20:	e003      	b.n	8001b2a <HAL_GPIO_EXTI_Callback+0x32>
      APP_BLE_Key_Button3_Action();
 8001b22:	f002 fa37 	bl	8003f94 <APP_BLE_Key_Button3_Action>
      break;
 8001b26:	e000      	b.n	8001b2a <HAL_GPIO_EXTI_Callback+0x32>
      break;
 8001b28:	bf00      	nop

  }
  return;
 8001b2a:	bf00      	nop
}
 8001b2c:	3708      	adds	r7, #8
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	bd80      	pop	{r7, pc}
	...

08001b34 <LL_EXTI_EnableIT_0_31>:
{
 8001b34:	b480      	push	{r7}
 8001b36:	b083      	sub	sp, #12
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8001b3c:	4b06      	ldr	r3, [pc, #24]	; (8001b58 <LL_EXTI_EnableIT_0_31+0x24>)
 8001b3e:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8001b42:	4905      	ldr	r1, [pc, #20]	; (8001b58 <LL_EXTI_EnableIT_0_31+0x24>)
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	4313      	orrs	r3, r2
 8001b48:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
}
 8001b4c:	bf00      	nop
 8001b4e:	370c      	adds	r7, #12
 8001b50:	46bd      	mov	sp, r7
 8001b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b56:	4770      	bx	lr
 8001b58:	58000800 	.word	0x58000800

08001b5c <LL_EXTI_EnableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31 (*)
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 8001b5c:	b480      	push	{r7}
 8001b5e:	b083      	sub	sp, #12
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8001b64:	4b05      	ldr	r3, [pc, #20]	; (8001b7c <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8001b66:	681a      	ldr	r2, [r3, #0]
 8001b68:	4904      	ldr	r1, [pc, #16]	; (8001b7c <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	4313      	orrs	r3, r2
 8001b6e:	600b      	str	r3, [r1, #0]

}
 8001b70:	bf00      	nop
 8001b72:	370c      	adds	r7, #12
 8001b74:	46bd      	mov	sp, r7
 8001b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7a:	4770      	bx	lr
 8001b7c:	58000800 	.word	0x58000800

08001b80 <ReadRtcSsrValue>:
 *         reliability of the value
 * @param  None
 * @retval SSR value read
 */
static uint32_t ReadRtcSsrValue(void)
{
 8001b80:	b480      	push	{r7}
 8001b82:	b083      	sub	sp, #12
 8001b84:	af00      	add	r7, sp, #0
  uint32_t first_read;
  uint32_t second_read;

  first_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 8001b86:	4b0d      	ldr	r3, [pc, #52]	; (8001bbc <ReadRtcSsrValue+0x3c>)
 8001b88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b8a:	b29b      	uxth	r3, r3
 8001b8c:	607b      	str	r3, [r7, #4]

  second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 8001b8e:	4b0b      	ldr	r3, [pc, #44]	; (8001bbc <ReadRtcSsrValue+0x3c>)
 8001b90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b92:	b29b      	uxth	r3, r3
 8001b94:	603b      	str	r3, [r7, #0]

  while(first_read != second_read)
 8001b96:	e005      	b.n	8001ba4 <ReadRtcSsrValue+0x24>
  {
    first_read = second_read;
 8001b98:	683b      	ldr	r3, [r7, #0]
 8001b9a:	607b      	str	r3, [r7, #4]

    second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 8001b9c:	4b07      	ldr	r3, [pc, #28]	; (8001bbc <ReadRtcSsrValue+0x3c>)
 8001b9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ba0:	b29b      	uxth	r3, r3
 8001ba2:	603b      	str	r3, [r7, #0]
  while(first_read != second_read)
 8001ba4:	687a      	ldr	r2, [r7, #4]
 8001ba6:	683b      	ldr	r3, [r7, #0]
 8001ba8:	429a      	cmp	r2, r3
 8001baa:	d1f5      	bne.n	8001b98 <ReadRtcSsrValue+0x18>
  }

  return second_read;
 8001bac:	683b      	ldr	r3, [r7, #0]
}
 8001bae:	4618      	mov	r0, r3
 8001bb0:	370c      	adds	r7, #12
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb8:	4770      	bx	lr
 8001bba:	bf00      	nop
 8001bbc:	40002800 	.word	0x40002800

08001bc0 <LinkTimerAfter>:
 * @param  TimerID:   The ID of the Timer
 * @param  RefTimerID: The ID of the Timer to be linked after
 * @retval None
 */
static void LinkTimerAfter(uint8_t TimerID, uint8_t RefTimerID)
{
 8001bc0:	b480      	push	{r7}
 8001bc2:	b085      	sub	sp, #20
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	4603      	mov	r3, r0
 8001bc8:	460a      	mov	r2, r1
 8001bca:	71fb      	strb	r3, [r7, #7]
 8001bcc:	4613      	mov	r3, r2
 8001bce:	71bb      	strb	r3, [r7, #6]
  uint8_t next_id;

  next_id = aTimerContext[RefTimerID].NextID;
 8001bd0:	79ba      	ldrb	r2, [r7, #6]
 8001bd2:	491d      	ldr	r1, [pc, #116]	; (8001c48 <LinkTimerAfter+0x88>)
 8001bd4:	4613      	mov	r3, r2
 8001bd6:	005b      	lsls	r3, r3, #1
 8001bd8:	4413      	add	r3, r2
 8001bda:	00db      	lsls	r3, r3, #3
 8001bdc:	440b      	add	r3, r1
 8001bde:	3315      	adds	r3, #21
 8001be0:	781b      	ldrb	r3, [r3, #0]
 8001be2:	73fb      	strb	r3, [r7, #15]

  if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001be4:	7bfb      	ldrb	r3, [r7, #15]
 8001be6:	2b06      	cmp	r3, #6
 8001be8:	d009      	beq.n	8001bfe <LinkTimerAfter+0x3e>
  {
    aTimerContext[next_id].PreviousID = TimerID;
 8001bea:	7bfa      	ldrb	r2, [r7, #15]
 8001bec:	4916      	ldr	r1, [pc, #88]	; (8001c48 <LinkTimerAfter+0x88>)
 8001bee:	4613      	mov	r3, r2
 8001bf0:	005b      	lsls	r3, r3, #1
 8001bf2:	4413      	add	r3, r2
 8001bf4:	00db      	lsls	r3, r3, #3
 8001bf6:	440b      	add	r3, r1
 8001bf8:	3314      	adds	r3, #20
 8001bfa:	79fa      	ldrb	r2, [r7, #7]
 8001bfc:	701a      	strb	r2, [r3, #0]
  }
  aTimerContext[TimerID].NextID = next_id;
 8001bfe:	79fa      	ldrb	r2, [r7, #7]
 8001c00:	4911      	ldr	r1, [pc, #68]	; (8001c48 <LinkTimerAfter+0x88>)
 8001c02:	4613      	mov	r3, r2
 8001c04:	005b      	lsls	r3, r3, #1
 8001c06:	4413      	add	r3, r2
 8001c08:	00db      	lsls	r3, r3, #3
 8001c0a:	440b      	add	r3, r1
 8001c0c:	3315      	adds	r3, #21
 8001c0e:	7bfa      	ldrb	r2, [r7, #15]
 8001c10:	701a      	strb	r2, [r3, #0]
  aTimerContext[TimerID].PreviousID = RefTimerID ;
 8001c12:	79fa      	ldrb	r2, [r7, #7]
 8001c14:	490c      	ldr	r1, [pc, #48]	; (8001c48 <LinkTimerAfter+0x88>)
 8001c16:	4613      	mov	r3, r2
 8001c18:	005b      	lsls	r3, r3, #1
 8001c1a:	4413      	add	r3, r2
 8001c1c:	00db      	lsls	r3, r3, #3
 8001c1e:	440b      	add	r3, r1
 8001c20:	3314      	adds	r3, #20
 8001c22:	79ba      	ldrb	r2, [r7, #6]
 8001c24:	701a      	strb	r2, [r3, #0]
  aTimerContext[RefTimerID].NextID = TimerID;
 8001c26:	79ba      	ldrb	r2, [r7, #6]
 8001c28:	4907      	ldr	r1, [pc, #28]	; (8001c48 <LinkTimerAfter+0x88>)
 8001c2a:	4613      	mov	r3, r2
 8001c2c:	005b      	lsls	r3, r3, #1
 8001c2e:	4413      	add	r3, r2
 8001c30:	00db      	lsls	r3, r3, #3
 8001c32:	440b      	add	r3, r1
 8001c34:	3315      	adds	r3, #21
 8001c36:	79fa      	ldrb	r2, [r7, #7]
 8001c38:	701a      	strb	r2, [r3, #0]

  return;
 8001c3a:	bf00      	nop
}
 8001c3c:	3714      	adds	r7, #20
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c44:	4770      	bx	lr
 8001c46:	bf00      	nop
 8001c48:	20000228 	.word	0x20000228

08001c4c <LinkTimerBefore>:
 * @param  TimerID:   The ID of the Timer
 * @param  RefTimerID: The ID of the Timer to be linked before
 * @retval None
 */
static void LinkTimerBefore(uint8_t TimerID, uint8_t RefTimerID)
{
 8001c4c:	b480      	push	{r7}
 8001c4e:	b085      	sub	sp, #20
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	4603      	mov	r3, r0
 8001c54:	460a      	mov	r2, r1
 8001c56:	71fb      	strb	r3, [r7, #7]
 8001c58:	4613      	mov	r3, r2
 8001c5a:	71bb      	strb	r3, [r7, #6]
  uint8_t previous_id;

  if(RefTimerID != CurrentRunningTimerID)
 8001c5c:	4b29      	ldr	r3, [pc, #164]	; (8001d04 <LinkTimerBefore+0xb8>)
 8001c5e:	781b      	ldrb	r3, [r3, #0]
 8001c60:	b2db      	uxtb	r3, r3
 8001c62:	79ba      	ldrb	r2, [r7, #6]
 8001c64:	429a      	cmp	r2, r3
 8001c66:	d032      	beq.n	8001cce <LinkTimerBefore+0x82>
  {
    previous_id = aTimerContext[RefTimerID].PreviousID;
 8001c68:	79ba      	ldrb	r2, [r7, #6]
 8001c6a:	4927      	ldr	r1, [pc, #156]	; (8001d08 <LinkTimerBefore+0xbc>)
 8001c6c:	4613      	mov	r3, r2
 8001c6e:	005b      	lsls	r3, r3, #1
 8001c70:	4413      	add	r3, r2
 8001c72:	00db      	lsls	r3, r3, #3
 8001c74:	440b      	add	r3, r1
 8001c76:	3314      	adds	r3, #20
 8001c78:	781b      	ldrb	r3, [r3, #0]
 8001c7a:	73fb      	strb	r3, [r7, #15]

    aTimerContext[previous_id].NextID = TimerID;
 8001c7c:	7bfa      	ldrb	r2, [r7, #15]
 8001c7e:	4922      	ldr	r1, [pc, #136]	; (8001d08 <LinkTimerBefore+0xbc>)
 8001c80:	4613      	mov	r3, r2
 8001c82:	005b      	lsls	r3, r3, #1
 8001c84:	4413      	add	r3, r2
 8001c86:	00db      	lsls	r3, r3, #3
 8001c88:	440b      	add	r3, r1
 8001c8a:	3315      	adds	r3, #21
 8001c8c:	79fa      	ldrb	r2, [r7, #7]
 8001c8e:	701a      	strb	r2, [r3, #0]
    aTimerContext[TimerID].NextID = RefTimerID;
 8001c90:	79fa      	ldrb	r2, [r7, #7]
 8001c92:	491d      	ldr	r1, [pc, #116]	; (8001d08 <LinkTimerBefore+0xbc>)
 8001c94:	4613      	mov	r3, r2
 8001c96:	005b      	lsls	r3, r3, #1
 8001c98:	4413      	add	r3, r2
 8001c9a:	00db      	lsls	r3, r3, #3
 8001c9c:	440b      	add	r3, r1
 8001c9e:	3315      	adds	r3, #21
 8001ca0:	79ba      	ldrb	r2, [r7, #6]
 8001ca2:	701a      	strb	r2, [r3, #0]
    aTimerContext[TimerID].PreviousID = previous_id ;
 8001ca4:	79fa      	ldrb	r2, [r7, #7]
 8001ca6:	4918      	ldr	r1, [pc, #96]	; (8001d08 <LinkTimerBefore+0xbc>)
 8001ca8:	4613      	mov	r3, r2
 8001caa:	005b      	lsls	r3, r3, #1
 8001cac:	4413      	add	r3, r2
 8001cae:	00db      	lsls	r3, r3, #3
 8001cb0:	440b      	add	r3, r1
 8001cb2:	3314      	adds	r3, #20
 8001cb4:	7bfa      	ldrb	r2, [r7, #15]
 8001cb6:	701a      	strb	r2, [r3, #0]
    aTimerContext[RefTimerID].PreviousID = TimerID;
 8001cb8:	79ba      	ldrb	r2, [r7, #6]
 8001cba:	4913      	ldr	r1, [pc, #76]	; (8001d08 <LinkTimerBefore+0xbc>)
 8001cbc:	4613      	mov	r3, r2
 8001cbe:	005b      	lsls	r3, r3, #1
 8001cc0:	4413      	add	r3, r2
 8001cc2:	00db      	lsls	r3, r3, #3
 8001cc4:	440b      	add	r3, r1
 8001cc6:	3314      	adds	r3, #20
 8001cc8:	79fa      	ldrb	r2, [r7, #7]
 8001cca:	701a      	strb	r2, [r3, #0]
  {
    aTimerContext[TimerID].NextID = RefTimerID;
    aTimerContext[RefTimerID].PreviousID = TimerID;
  }

  return;
 8001ccc:	e014      	b.n	8001cf8 <LinkTimerBefore+0xac>
    aTimerContext[TimerID].NextID = RefTimerID;
 8001cce:	79fa      	ldrb	r2, [r7, #7]
 8001cd0:	490d      	ldr	r1, [pc, #52]	; (8001d08 <LinkTimerBefore+0xbc>)
 8001cd2:	4613      	mov	r3, r2
 8001cd4:	005b      	lsls	r3, r3, #1
 8001cd6:	4413      	add	r3, r2
 8001cd8:	00db      	lsls	r3, r3, #3
 8001cda:	440b      	add	r3, r1
 8001cdc:	3315      	adds	r3, #21
 8001cde:	79ba      	ldrb	r2, [r7, #6]
 8001ce0:	701a      	strb	r2, [r3, #0]
    aTimerContext[RefTimerID].PreviousID = TimerID;
 8001ce2:	79ba      	ldrb	r2, [r7, #6]
 8001ce4:	4908      	ldr	r1, [pc, #32]	; (8001d08 <LinkTimerBefore+0xbc>)
 8001ce6:	4613      	mov	r3, r2
 8001ce8:	005b      	lsls	r3, r3, #1
 8001cea:	4413      	add	r3, r2
 8001cec:	00db      	lsls	r3, r3, #3
 8001cee:	440b      	add	r3, r1
 8001cf0:	3314      	adds	r3, #20
 8001cf2:	79fa      	ldrb	r2, [r7, #7]
 8001cf4:	701a      	strb	r2, [r3, #0]
  return;
 8001cf6:	bf00      	nop
}
 8001cf8:	3714      	adds	r7, #20
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d00:	4770      	bx	lr
 8001d02:	bf00      	nop
 8001d04:	200002b8 	.word	0x200002b8
 8001d08:	20000228 	.word	0x20000228

08001d0c <linkTimer>:
 * @brief  Insert a Timer in the list
 * @param  TimerID:   The ID of the Timer
 * @retval None
 */
static uint16_t linkTimer(uint8_t TimerID)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b084      	sub	sp, #16
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	4603      	mov	r3, r0
 8001d14:	71fb      	strb	r3, [r7, #7]
  uint32_t time_left;
  uint16_t time_elapsed;
  uint8_t timer_id_lookup;
  uint8_t next_id;

  if(CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001d16:	4b4e      	ldr	r3, [pc, #312]	; (8001e50 <linkTimer+0x144>)
 8001d18:	781b      	ldrb	r3, [r3, #0]
 8001d1a:	b2db      	uxtb	r3, r3
 8001d1c:	2b06      	cmp	r3, #6
 8001d1e:	d118      	bne.n	8001d52 <linkTimer+0x46>
  {
    /**
     * No timer in the list
     */
    PreviousRunningTimerID = CurrentRunningTimerID;
 8001d20:	4b4b      	ldr	r3, [pc, #300]	; (8001e50 <linkTimer+0x144>)
 8001d22:	781b      	ldrb	r3, [r3, #0]
 8001d24:	b2da      	uxtb	r2, r3
 8001d26:	4b4b      	ldr	r3, [pc, #300]	; (8001e54 <linkTimer+0x148>)
 8001d28:	701a      	strb	r2, [r3, #0]
    CurrentRunningTimerID = TimerID;
 8001d2a:	4a49      	ldr	r2, [pc, #292]	; (8001e50 <linkTimer+0x144>)
 8001d2c:	79fb      	ldrb	r3, [r7, #7]
 8001d2e:	7013      	strb	r3, [r2, #0]
    aTimerContext[TimerID].NextID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;
 8001d30:	79fa      	ldrb	r2, [r7, #7]
 8001d32:	4949      	ldr	r1, [pc, #292]	; (8001e58 <linkTimer+0x14c>)
 8001d34:	4613      	mov	r3, r2
 8001d36:	005b      	lsls	r3, r3, #1
 8001d38:	4413      	add	r3, r2
 8001d3a:	00db      	lsls	r3, r3, #3
 8001d3c:	440b      	add	r3, r1
 8001d3e:	3315      	adds	r3, #21
 8001d40:	2206      	movs	r2, #6
 8001d42:	701a      	strb	r2, [r3, #0]

    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 8001d44:	4b45      	ldr	r3, [pc, #276]	; (8001e5c <linkTimer+0x150>)
 8001d46:	f04f 32ff 	mov.w	r2, #4294967295
 8001d4a:	601a      	str	r2, [r3, #0]
    time_elapsed = 0;
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	81fb      	strh	r3, [r7, #14]
 8001d50:	e078      	b.n	8001e44 <linkTimer+0x138>
  }
  else
  {
    time_elapsed = ReturnTimeElapsed();
 8001d52:	f000 f909 	bl	8001f68 <ReturnTimeElapsed>
 8001d56:	4603      	mov	r3, r0
 8001d58:	81fb      	strh	r3, [r7, #14]

    /**
     * update count of the timer to be linked
     */
    aTimerContext[TimerID].CountLeft += time_elapsed;
 8001d5a:	79fa      	ldrb	r2, [r7, #7]
 8001d5c:	493e      	ldr	r1, [pc, #248]	; (8001e58 <linkTimer+0x14c>)
 8001d5e:	4613      	mov	r3, r2
 8001d60:	005b      	lsls	r3, r3, #1
 8001d62:	4413      	add	r3, r2
 8001d64:	00db      	lsls	r3, r3, #3
 8001d66:	440b      	add	r3, r1
 8001d68:	3308      	adds	r3, #8
 8001d6a:	6819      	ldr	r1, [r3, #0]
 8001d6c:	89fb      	ldrh	r3, [r7, #14]
 8001d6e:	79fa      	ldrb	r2, [r7, #7]
 8001d70:	4419      	add	r1, r3
 8001d72:	4839      	ldr	r0, [pc, #228]	; (8001e58 <linkTimer+0x14c>)
 8001d74:	4613      	mov	r3, r2
 8001d76:	005b      	lsls	r3, r3, #1
 8001d78:	4413      	add	r3, r2
 8001d7a:	00db      	lsls	r3, r3, #3
 8001d7c:	4403      	add	r3, r0
 8001d7e:	3308      	adds	r3, #8
 8001d80:	6019      	str	r1, [r3, #0]
    time_left = aTimerContext[TimerID].CountLeft;
 8001d82:	79fa      	ldrb	r2, [r7, #7]
 8001d84:	4934      	ldr	r1, [pc, #208]	; (8001e58 <linkTimer+0x14c>)
 8001d86:	4613      	mov	r3, r2
 8001d88:	005b      	lsls	r3, r3, #1
 8001d8a:	4413      	add	r3, r2
 8001d8c:	00db      	lsls	r3, r3, #3
 8001d8e:	440b      	add	r3, r1
 8001d90:	3308      	adds	r3, #8
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	60bb      	str	r3, [r7, #8]

    /**
     * Search for index where the new timer shall be linked
     */
    if(aTimerContext[CurrentRunningTimerID].CountLeft <= time_left)
 8001d96:	4b2e      	ldr	r3, [pc, #184]	; (8001e50 <linkTimer+0x144>)
 8001d98:	781b      	ldrb	r3, [r3, #0]
 8001d9a:	b2db      	uxtb	r3, r3
 8001d9c:	4619      	mov	r1, r3
 8001d9e:	4a2e      	ldr	r2, [pc, #184]	; (8001e58 <linkTimer+0x14c>)
 8001da0:	460b      	mov	r3, r1
 8001da2:	005b      	lsls	r3, r3, #1
 8001da4:	440b      	add	r3, r1
 8001da6:	00db      	lsls	r3, r3, #3
 8001da8:	4413      	add	r3, r2
 8001daa:	3308      	adds	r3, #8
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	68ba      	ldr	r2, [r7, #8]
 8001db0:	429a      	cmp	r2, r3
 8001db2:	d337      	bcc.n	8001e24 <linkTimer+0x118>
    {
      /**
       * Search for the ID after the first one
       */
      timer_id_lookup = CurrentRunningTimerID;
 8001db4:	4b26      	ldr	r3, [pc, #152]	; (8001e50 <linkTimer+0x144>)
 8001db6:	781b      	ldrb	r3, [r3, #0]
 8001db8:	737b      	strb	r3, [r7, #13]
      next_id = aTimerContext[timer_id_lookup].NextID;
 8001dba:	7b7a      	ldrb	r2, [r7, #13]
 8001dbc:	4926      	ldr	r1, [pc, #152]	; (8001e58 <linkTimer+0x14c>)
 8001dbe:	4613      	mov	r3, r2
 8001dc0:	005b      	lsls	r3, r3, #1
 8001dc2:	4413      	add	r3, r2
 8001dc4:	00db      	lsls	r3, r3, #3
 8001dc6:	440b      	add	r3, r1
 8001dc8:	3315      	adds	r3, #21
 8001dca:	781b      	ldrb	r3, [r3, #0]
 8001dcc:	733b      	strb	r3, [r7, #12]
      while((next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[next_id].CountLeft <= time_left))
 8001dce:	e013      	b.n	8001df8 <linkTimer+0xec>
      {
        timer_id_lookup = aTimerContext[timer_id_lookup].NextID;
 8001dd0:	7b7a      	ldrb	r2, [r7, #13]
 8001dd2:	4921      	ldr	r1, [pc, #132]	; (8001e58 <linkTimer+0x14c>)
 8001dd4:	4613      	mov	r3, r2
 8001dd6:	005b      	lsls	r3, r3, #1
 8001dd8:	4413      	add	r3, r2
 8001dda:	00db      	lsls	r3, r3, #3
 8001ddc:	440b      	add	r3, r1
 8001dde:	3315      	adds	r3, #21
 8001de0:	781b      	ldrb	r3, [r3, #0]
 8001de2:	737b      	strb	r3, [r7, #13]
        next_id = aTimerContext[timer_id_lookup].NextID;
 8001de4:	7b7a      	ldrb	r2, [r7, #13]
 8001de6:	491c      	ldr	r1, [pc, #112]	; (8001e58 <linkTimer+0x14c>)
 8001de8:	4613      	mov	r3, r2
 8001dea:	005b      	lsls	r3, r3, #1
 8001dec:	4413      	add	r3, r2
 8001dee:	00db      	lsls	r3, r3, #3
 8001df0:	440b      	add	r3, r1
 8001df2:	3315      	adds	r3, #21
 8001df4:	781b      	ldrb	r3, [r3, #0]
 8001df6:	733b      	strb	r3, [r7, #12]
      while((next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[next_id].CountLeft <= time_left))
 8001df8:	7b3b      	ldrb	r3, [r7, #12]
 8001dfa:	2b06      	cmp	r3, #6
 8001dfc:	d00b      	beq.n	8001e16 <linkTimer+0x10a>
 8001dfe:	7b3a      	ldrb	r2, [r7, #12]
 8001e00:	4915      	ldr	r1, [pc, #84]	; (8001e58 <linkTimer+0x14c>)
 8001e02:	4613      	mov	r3, r2
 8001e04:	005b      	lsls	r3, r3, #1
 8001e06:	4413      	add	r3, r2
 8001e08:	00db      	lsls	r3, r3, #3
 8001e0a:	440b      	add	r3, r1
 8001e0c:	3308      	adds	r3, #8
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	68ba      	ldr	r2, [r7, #8]
 8001e12:	429a      	cmp	r2, r3
 8001e14:	d2dc      	bcs.n	8001dd0 <linkTimer+0xc4>
      }

      /**
       * Link after the ID
       */
      LinkTimerAfter(TimerID, timer_id_lookup);
 8001e16:	7b7a      	ldrb	r2, [r7, #13]
 8001e18:	79fb      	ldrb	r3, [r7, #7]
 8001e1a:	4611      	mov	r1, r2
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	f7ff fecf 	bl	8001bc0 <LinkTimerAfter>
 8001e22:	e00f      	b.n	8001e44 <linkTimer+0x138>
    else
    {
      /**
       * Link before the first ID
       */
      LinkTimerBefore(TimerID, CurrentRunningTimerID);
 8001e24:	4b0a      	ldr	r3, [pc, #40]	; (8001e50 <linkTimer+0x144>)
 8001e26:	781b      	ldrb	r3, [r3, #0]
 8001e28:	b2da      	uxtb	r2, r3
 8001e2a:	79fb      	ldrb	r3, [r7, #7]
 8001e2c:	4611      	mov	r1, r2
 8001e2e:	4618      	mov	r0, r3
 8001e30:	f7ff ff0c 	bl	8001c4c <LinkTimerBefore>
      PreviousRunningTimerID = CurrentRunningTimerID;
 8001e34:	4b06      	ldr	r3, [pc, #24]	; (8001e50 <linkTimer+0x144>)
 8001e36:	781b      	ldrb	r3, [r3, #0]
 8001e38:	b2da      	uxtb	r2, r3
 8001e3a:	4b06      	ldr	r3, [pc, #24]	; (8001e54 <linkTimer+0x148>)
 8001e3c:	701a      	strb	r2, [r3, #0]
      CurrentRunningTimerID = TimerID;
 8001e3e:	4a04      	ldr	r2, [pc, #16]	; (8001e50 <linkTimer+0x144>)
 8001e40:	79fb      	ldrb	r3, [r7, #7]
 8001e42:	7013      	strb	r3, [r2, #0]
    }
  }

  return time_elapsed;
 8001e44:	89fb      	ldrh	r3, [r7, #14]
}
 8001e46:	4618      	mov	r0, r3
 8001e48:	3710      	adds	r7, #16
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	bd80      	pop	{r7, pc}
 8001e4e:	bf00      	nop
 8001e50:	200002b8 	.word	0x200002b8
 8001e54:	200002b9 	.word	0x200002b9
 8001e58:	20000228 	.word	0x20000228
 8001e5c:	200002bc 	.word	0x200002bc

08001e60 <UnlinkTimer>:
 * @param  TimerID:   The ID of the Timer
 * @param  RequestReadSSR: Request to read the SSR register or not
 * @retval None
 */
static void UnlinkTimer(uint8_t TimerID, RequestReadSSR_t RequestReadSSR)
{
 8001e60:	b480      	push	{r7}
 8001e62:	b085      	sub	sp, #20
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	4603      	mov	r3, r0
 8001e68:	460a      	mov	r2, r1
 8001e6a:	71fb      	strb	r3, [r7, #7]
 8001e6c:	4613      	mov	r3, r2
 8001e6e:	71bb      	strb	r3, [r7, #6]
  uint8_t previous_id;
  uint8_t next_id;

  if(TimerID == CurrentRunningTimerID)
 8001e70:	4b39      	ldr	r3, [pc, #228]	; (8001f58 <UnlinkTimer+0xf8>)
 8001e72:	781b      	ldrb	r3, [r3, #0]
 8001e74:	b2db      	uxtb	r3, r3
 8001e76:	79fa      	ldrb	r2, [r7, #7]
 8001e78:	429a      	cmp	r2, r3
 8001e7a:	d111      	bne.n	8001ea0 <UnlinkTimer+0x40>
  {
    PreviousRunningTimerID = CurrentRunningTimerID;
 8001e7c:	4b36      	ldr	r3, [pc, #216]	; (8001f58 <UnlinkTimer+0xf8>)
 8001e7e:	781b      	ldrb	r3, [r3, #0]
 8001e80:	b2da      	uxtb	r2, r3
 8001e82:	4b36      	ldr	r3, [pc, #216]	; (8001f5c <UnlinkTimer+0xfc>)
 8001e84:	701a      	strb	r2, [r3, #0]
    CurrentRunningTimerID = aTimerContext[TimerID].NextID;
 8001e86:	79fa      	ldrb	r2, [r7, #7]
 8001e88:	4935      	ldr	r1, [pc, #212]	; (8001f60 <UnlinkTimer+0x100>)
 8001e8a:	4613      	mov	r3, r2
 8001e8c:	005b      	lsls	r3, r3, #1
 8001e8e:	4413      	add	r3, r2
 8001e90:	00db      	lsls	r3, r3, #3
 8001e92:	440b      	add	r3, r1
 8001e94:	3315      	adds	r3, #21
 8001e96:	781b      	ldrb	r3, [r3, #0]
 8001e98:	b2da      	uxtb	r2, r3
 8001e9a:	4b2f      	ldr	r3, [pc, #188]	; (8001f58 <UnlinkTimer+0xf8>)
 8001e9c:	701a      	strb	r2, [r3, #0]
 8001e9e:	e03e      	b.n	8001f1e <UnlinkTimer+0xbe>
  }
  else
  {
    previous_id = aTimerContext[TimerID].PreviousID;
 8001ea0:	79fa      	ldrb	r2, [r7, #7]
 8001ea2:	492f      	ldr	r1, [pc, #188]	; (8001f60 <UnlinkTimer+0x100>)
 8001ea4:	4613      	mov	r3, r2
 8001ea6:	005b      	lsls	r3, r3, #1
 8001ea8:	4413      	add	r3, r2
 8001eaa:	00db      	lsls	r3, r3, #3
 8001eac:	440b      	add	r3, r1
 8001eae:	3314      	adds	r3, #20
 8001eb0:	781b      	ldrb	r3, [r3, #0]
 8001eb2:	73fb      	strb	r3, [r7, #15]
    next_id = aTimerContext[TimerID].NextID;
 8001eb4:	79fa      	ldrb	r2, [r7, #7]
 8001eb6:	492a      	ldr	r1, [pc, #168]	; (8001f60 <UnlinkTimer+0x100>)
 8001eb8:	4613      	mov	r3, r2
 8001eba:	005b      	lsls	r3, r3, #1
 8001ebc:	4413      	add	r3, r2
 8001ebe:	00db      	lsls	r3, r3, #3
 8001ec0:	440b      	add	r3, r1
 8001ec2:	3315      	adds	r3, #21
 8001ec4:	781b      	ldrb	r3, [r3, #0]
 8001ec6:	73bb      	strb	r3, [r7, #14]

    aTimerContext[previous_id].NextID = aTimerContext[TimerID].NextID;
 8001ec8:	79f9      	ldrb	r1, [r7, #7]
 8001eca:	7bfa      	ldrb	r2, [r7, #15]
 8001ecc:	4824      	ldr	r0, [pc, #144]	; (8001f60 <UnlinkTimer+0x100>)
 8001ece:	460b      	mov	r3, r1
 8001ed0:	005b      	lsls	r3, r3, #1
 8001ed2:	440b      	add	r3, r1
 8001ed4:	00db      	lsls	r3, r3, #3
 8001ed6:	4403      	add	r3, r0
 8001ed8:	3315      	adds	r3, #21
 8001eda:	781b      	ldrb	r3, [r3, #0]
 8001edc:	b2d8      	uxtb	r0, r3
 8001ede:	4920      	ldr	r1, [pc, #128]	; (8001f60 <UnlinkTimer+0x100>)
 8001ee0:	4613      	mov	r3, r2
 8001ee2:	005b      	lsls	r3, r3, #1
 8001ee4:	4413      	add	r3, r2
 8001ee6:	00db      	lsls	r3, r3, #3
 8001ee8:	440b      	add	r3, r1
 8001eea:	3315      	adds	r3, #21
 8001eec:	4602      	mov	r2, r0
 8001eee:	701a      	strb	r2, [r3, #0]
    if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001ef0:	7bbb      	ldrb	r3, [r7, #14]
 8001ef2:	2b06      	cmp	r3, #6
 8001ef4:	d013      	beq.n	8001f1e <UnlinkTimer+0xbe>
    {
      aTimerContext[next_id].PreviousID = aTimerContext[TimerID].PreviousID;
 8001ef6:	79f9      	ldrb	r1, [r7, #7]
 8001ef8:	7bba      	ldrb	r2, [r7, #14]
 8001efa:	4819      	ldr	r0, [pc, #100]	; (8001f60 <UnlinkTimer+0x100>)
 8001efc:	460b      	mov	r3, r1
 8001efe:	005b      	lsls	r3, r3, #1
 8001f00:	440b      	add	r3, r1
 8001f02:	00db      	lsls	r3, r3, #3
 8001f04:	4403      	add	r3, r0
 8001f06:	3314      	adds	r3, #20
 8001f08:	781b      	ldrb	r3, [r3, #0]
 8001f0a:	b2d8      	uxtb	r0, r3
 8001f0c:	4914      	ldr	r1, [pc, #80]	; (8001f60 <UnlinkTimer+0x100>)
 8001f0e:	4613      	mov	r3, r2
 8001f10:	005b      	lsls	r3, r3, #1
 8001f12:	4413      	add	r3, r2
 8001f14:	00db      	lsls	r3, r3, #3
 8001f16:	440b      	add	r3, r1
 8001f18:	3314      	adds	r3, #20
 8001f1a:	4602      	mov	r2, r0
 8001f1c:	701a      	strb	r2, [r3, #0]
  }

  /**
   * Timer is out of the list
   */
  aTimerContext[TimerID].TimerIDStatus = TimerID_Created;
 8001f1e:	79fa      	ldrb	r2, [r7, #7]
 8001f20:	490f      	ldr	r1, [pc, #60]	; (8001f60 <UnlinkTimer+0x100>)
 8001f22:	4613      	mov	r3, r2
 8001f24:	005b      	lsls	r3, r3, #1
 8001f26:	4413      	add	r3, r2
 8001f28:	00db      	lsls	r3, r3, #3
 8001f2a:	440b      	add	r3, r1
 8001f2c:	330c      	adds	r3, #12
 8001f2e:	2201      	movs	r2, #1
 8001f30:	701a      	strb	r2, [r3, #0]

  if((CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (RequestReadSSR == SSR_Read_Requested))
 8001f32:	4b09      	ldr	r3, [pc, #36]	; (8001f58 <UnlinkTimer+0xf8>)
 8001f34:	781b      	ldrb	r3, [r3, #0]
 8001f36:	b2db      	uxtb	r3, r3
 8001f38:	2b06      	cmp	r3, #6
 8001f3a:	d107      	bne.n	8001f4c <UnlinkTimer+0xec>
 8001f3c:	79bb      	ldrb	r3, [r7, #6]
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d104      	bne.n	8001f4c <UnlinkTimer+0xec>
  {
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 8001f42:	4b08      	ldr	r3, [pc, #32]	; (8001f64 <UnlinkTimer+0x104>)
 8001f44:	f04f 32ff 	mov.w	r2, #4294967295
 8001f48:	601a      	str	r2, [r3, #0]
  }

  return;
 8001f4a:	bf00      	nop
 8001f4c:	bf00      	nop
}
 8001f4e:	3714      	adds	r7, #20
 8001f50:	46bd      	mov	sp, r7
 8001f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f56:	4770      	bx	lr
 8001f58:	200002b8 	.word	0x200002b8
 8001f5c:	200002b9 	.word	0x200002b9
 8001f60:	20000228 	.word	0x20000228
 8001f64:	200002bc 	.word	0x200002bc

08001f68 <ReturnTimeElapsed>:
 *        since the time the timer has been started
 * @param  None
 * @retval Time expired in Ticks
 */
static uint16_t ReturnTimeElapsed(void)
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b082      	sub	sp, #8
 8001f6c:	af00      	add	r7, sp, #0
  uint32_t  return_value;
  uint32_t  wrap_counter;

  if(SSRValueOnLastSetup != SSR_FORBIDDEN_VALUE)
 8001f6e:	4b1a      	ldr	r3, [pc, #104]	; (8001fd8 <ReturnTimeElapsed+0x70>)
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f76:	d026      	beq.n	8001fc6 <ReturnTimeElapsed+0x5e>
  {
    return_value = ReadRtcSsrValue(); /**< Read SSR register first */
 8001f78:	f7ff fe02 	bl	8001b80 <ReadRtcSsrValue>
 8001f7c:	6078      	str	r0, [r7, #4]

    if (SSRValueOnLastSetup >= return_value)
 8001f7e:	4b16      	ldr	r3, [pc, #88]	; (8001fd8 <ReturnTimeElapsed+0x70>)
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	687a      	ldr	r2, [r7, #4]
 8001f84:	429a      	cmp	r2, r3
 8001f86:	d805      	bhi.n	8001f94 <ReturnTimeElapsed+0x2c>
    {
      return_value = SSRValueOnLastSetup - return_value;
 8001f88:	4b13      	ldr	r3, [pc, #76]	; (8001fd8 <ReturnTimeElapsed+0x70>)
 8001f8a:	681a      	ldr	r2, [r3, #0]
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	1ad3      	subs	r3, r2, r3
 8001f90:	607b      	str	r3, [r7, #4]
 8001f92:	e00a      	b.n	8001faa <ReturnTimeElapsed+0x42>
    }
    else
    {
      wrap_counter = SynchPrescalerUserConfig - return_value;
 8001f94:	4b11      	ldr	r3, [pc, #68]	; (8001fdc <ReturnTimeElapsed+0x74>)
 8001f96:	881b      	ldrh	r3, [r3, #0]
 8001f98:	461a      	mov	r2, r3
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	1ad3      	subs	r3, r2, r3
 8001f9e:	603b      	str	r3, [r7, #0]
      return_value = SSRValueOnLastSetup + wrap_counter;
 8001fa0:	4b0d      	ldr	r3, [pc, #52]	; (8001fd8 <ReturnTimeElapsed+0x70>)
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	683a      	ldr	r2, [r7, #0]
 8001fa6:	4413      	add	r3, r2
 8001fa8:	607b      	str	r3, [r7, #4]

    /**
     * At this stage, ReturnValue holds the number of ticks counted by SSR
     * Need to translate in number of ticks counted by the Wakeuptimer
     */
    return_value = return_value*AsynchPrescalerUserConfig;
 8001faa:	4b0d      	ldr	r3, [pc, #52]	; (8001fe0 <ReturnTimeElapsed+0x78>)
 8001fac:	781b      	ldrb	r3, [r3, #0]
 8001fae:	461a      	mov	r2, r3
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	fb02 f303 	mul.w	r3, r2, r3
 8001fb6:	607b      	str	r3, [r7, #4]
    return_value = return_value >> WakeupTimerDivider;
 8001fb8:	4b0a      	ldr	r3, [pc, #40]	; (8001fe4 <ReturnTimeElapsed+0x7c>)
 8001fba:	781b      	ldrb	r3, [r3, #0]
 8001fbc:	461a      	mov	r2, r3
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	40d3      	lsrs	r3, r2
 8001fc2:	607b      	str	r3, [r7, #4]
 8001fc4:	e001      	b.n	8001fca <ReturnTimeElapsed+0x62>
  }
  else
  {
    return_value = 0;
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	607b      	str	r3, [r7, #4]
  }

  return (uint16_t)return_value;
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	b29b      	uxth	r3, r3
}
 8001fce:	4618      	mov	r0, r3
 8001fd0:	3708      	adds	r7, #8
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	bd80      	pop	{r7, pc}
 8001fd6:	bf00      	nop
 8001fd8:	200002bc 	.word	0x200002bc
 8001fdc:	200003ca 	.word	0x200003ca
 8001fe0:	200003c9 	.word	0x200003c9
 8001fe4:	200003c8 	.word	0x200003c8

08001fe8 <RestartWakeupCounter>:
 *    It assumes all condition are met to be allowed to write the wakeup counter
 * @param  Value: Value to be written in the counter
 * @retval None
 */
static void RestartWakeupCounter(uint16_t Value)
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b082      	sub	sp, #8
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	4603      	mov	r3, r0
 8001ff0:	80fb      	strh	r3, [r7, #6]
   * The wakeuptimer has been disabled in the calling function to reduce the time to poll the WUTWF
   * FLAG when the new value will have to be written
   *  __HAL_RTC_WAKEUPTIMER_DISABLE(phrtc);
   */

  if(Value == 0)
 8001ff2:	88fb      	ldrh	r3, [r7, #6]
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d108      	bne.n	800200a <RestartWakeupCounter+0x22>
  {
    SSRValueOnLastSetup = ReadRtcSsrValue();
 8001ff8:	f7ff fdc2 	bl	8001b80 <ReadRtcSsrValue>
 8001ffc:	4603      	mov	r3, r0
 8001ffe:	4a24      	ldr	r2, [pc, #144]	; (8002090 <RestartWakeupCounter+0xa8>)
 8002000:	6013      	str	r3, [r2, #0]

    /**
     * Simulate that the Timer expired
     */
    HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 8002002:	2003      	movs	r0, #3
 8002004:	f005 fbf5 	bl	80077f2 <HAL_NVIC_SetPendingIRQ>
    __HAL_RTC_WAKEUPTIMER_ENABLE(phrtc);    /**<  Enable the Wakeup Timer */

    HW_TS_RTC_CountUpdated_AppNot();
  }

  return ;
 8002008:	e03e      	b.n	8002088 <RestartWakeupCounter+0xa0>
    if((Value > 1) ||(WakeupTimerDivider != 1))
 800200a:	88fb      	ldrh	r3, [r7, #6]
 800200c:	2b01      	cmp	r3, #1
 800200e:	d803      	bhi.n	8002018 <RestartWakeupCounter+0x30>
 8002010:	4b20      	ldr	r3, [pc, #128]	; (8002094 <RestartWakeupCounter+0xac>)
 8002012:	781b      	ldrb	r3, [r3, #0]
 8002014:	2b01      	cmp	r3, #1
 8002016:	d002      	beq.n	800201e <RestartWakeupCounter+0x36>
      Value -= 1;
 8002018:	88fb      	ldrh	r3, [r7, #6]
 800201a:	3b01      	subs	r3, #1
 800201c:	80fb      	strh	r3, [r7, #6]
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(phrtc, RTC_FLAG_WUTWF) == RESET);
 800201e:	bf00      	nop
 8002020:	4b1d      	ldr	r3, [pc, #116]	; (8002098 <RestartWakeupCounter+0xb0>)
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	68db      	ldr	r3, [r3, #12]
 8002028:	f003 0304 	and.w	r3, r3, #4
 800202c:	2b00      	cmp	r3, #0
 800202e:	d0f7      	beq.n	8002020 <RestartWakeupCounter+0x38>
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(phrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 8002030:	4b19      	ldr	r3, [pc, #100]	; (8002098 <RestartWakeupCounter+0xb0>)
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	68db      	ldr	r3, [r3, #12]
 8002038:	b2da      	uxtb	r2, r3
 800203a:	4b17      	ldr	r3, [pc, #92]	; (8002098 <RestartWakeupCounter+0xb0>)
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8002044:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 8002046:	4b15      	ldr	r3, [pc, #84]	; (800209c <RestartWakeupCounter+0xb4>)
 8002048:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800204c:	60da      	str	r2, [r3, #12]
    HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);   /**<  Clear pending bit in NVIC */
 800204e:	2003      	movs	r0, #3
 8002050:	f005 fbdd 	bl	800780e <HAL_NVIC_ClearPendingIRQ>
    MODIFY_REG(RTC->WUTR, RTC_WUTR_WUT, Value);
 8002054:	4b12      	ldr	r3, [pc, #72]	; (80020a0 <RestartWakeupCounter+0xb8>)
 8002056:	695b      	ldr	r3, [r3, #20]
 8002058:	0c1b      	lsrs	r3, r3, #16
 800205a:	041b      	lsls	r3, r3, #16
 800205c:	88fa      	ldrh	r2, [r7, #6]
 800205e:	4910      	ldr	r1, [pc, #64]	; (80020a0 <RestartWakeupCounter+0xb8>)
 8002060:	4313      	orrs	r3, r2
 8002062:	614b      	str	r3, [r1, #20]
    SSRValueOnLastSetup = ReadRtcSsrValue();
 8002064:	f7ff fd8c 	bl	8001b80 <ReadRtcSsrValue>
 8002068:	4603      	mov	r3, r0
 800206a:	4a09      	ldr	r2, [pc, #36]	; (8002090 <RestartWakeupCounter+0xa8>)
 800206c:	6013      	str	r3, [r2, #0]
    __HAL_RTC_WAKEUPTIMER_ENABLE(phrtc);    /**<  Enable the Wakeup Timer */
 800206e:	4b0a      	ldr	r3, [pc, #40]	; (8002098 <RestartWakeupCounter+0xb0>)
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	689a      	ldr	r2, [r3, #8]
 8002076:	4b08      	ldr	r3, [pc, #32]	; (8002098 <RestartWakeupCounter+0xb0>)
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002080:	609a      	str	r2, [r3, #8]
    HW_TS_RTC_CountUpdated_AppNot();
 8002082:	f3af 8000 	nop.w
  return ;
 8002086:	bf00      	nop
}
 8002088:	3708      	adds	r7, #8
 800208a:	46bd      	mov	sp, r7
 800208c:	bd80      	pop	{r7, pc}
 800208e:	bf00      	nop
 8002090:	200002bc 	.word	0x200002bc
 8002094:	200003c8 	.word	0x200003c8
 8002098:	200003c4 	.word	0x200003c4
 800209c:	58000800 	.word	0x58000800
 80020a0:	40002800 	.word	0x40002800

080020a4 <RescheduleTimerList>:
 *    2) Setup the wakeuptimer
 * @param  None
 * @retval None
 */
static void RescheduleTimerList(void)
{
 80020a4:	b580      	push	{r7, lr}
 80020a6:	b084      	sub	sp, #16
 80020a8:	af00      	add	r7, sp, #0

  /**
   * The wakeuptimer is disabled now to reduce the time to poll the WUTWF
   * FLAG when the new value will have to be written
   */
  if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET)
 80020aa:	4b47      	ldr	r3, [pc, #284]	; (80021c8 <RescheduleTimerList+0x124>)
 80020ac:	689b      	ldr	r3, [r3, #8]
 80020ae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80020b2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80020b6:	d108      	bne.n	80020ca <RescheduleTimerList+0x26>
  {
    /**
     * Wait for the flag to be back to 0 when the wakeup timer is enabled
     */
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(phrtc, RTC_FLAG_WUTWF) == SET);
 80020b8:	bf00      	nop
 80020ba:	4b44      	ldr	r3, [pc, #272]	; (80021cc <RescheduleTimerList+0x128>)
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	68db      	ldr	r3, [r3, #12]
 80020c2:	f003 0304 	and.w	r3, r3, #4
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d1f7      	bne.n	80020ba <RescheduleTimerList+0x16>
  }
  __HAL_RTC_WAKEUPTIMER_DISABLE(phrtc);   /**<  Disable the Wakeup Timer */
 80020ca:	4b40      	ldr	r3, [pc, #256]	; (80021cc <RescheduleTimerList+0x128>)
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	689a      	ldr	r2, [r3, #8]
 80020d2:	4b3e      	ldr	r3, [pc, #248]	; (80021cc <RescheduleTimerList+0x128>)
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80020dc:	609a      	str	r2, [r3, #8]

  localTimerID = CurrentRunningTimerID;
 80020de:	4b3c      	ldr	r3, [pc, #240]	; (80021d0 <RescheduleTimerList+0x12c>)
 80020e0:	781b      	ldrb	r3, [r3, #0]
 80020e2:	73fb      	strb	r3, [r7, #15]

  /**
   * Calculate what will be the value to write in the wakeuptimer
   */
  timecountleft = aTimerContext[localTimerID].CountLeft;
 80020e4:	7bfa      	ldrb	r2, [r7, #15]
 80020e6:	493b      	ldr	r1, [pc, #236]	; (80021d4 <RescheduleTimerList+0x130>)
 80020e8:	4613      	mov	r3, r2
 80020ea:	005b      	lsls	r3, r3, #1
 80020ec:	4413      	add	r3, r2
 80020ee:	00db      	lsls	r3, r3, #3
 80020f0:	440b      	add	r3, r1
 80020f2:	3308      	adds	r3, #8
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	60bb      	str	r3, [r7, #8]

  /**
   * Read how much has been counted
   */
  time_elapsed = ReturnTimeElapsed();
 80020f8:	f7ff ff36 	bl	8001f68 <ReturnTimeElapsed>
 80020fc:	4603      	mov	r3, r0
 80020fe:	80fb      	strh	r3, [r7, #6]

  if(timecountleft < time_elapsed )
 8002100:	88fb      	ldrh	r3, [r7, #6]
 8002102:	68ba      	ldr	r2, [r7, #8]
 8002104:	429a      	cmp	r2, r3
 8002106:	d205      	bcs.n	8002114 <RescheduleTimerList+0x70>
  {
    /**
     * There is no tick left to count
     */
    wakeup_timer_value = 0;
 8002108:	2300      	movs	r3, #0
 800210a:	81bb      	strh	r3, [r7, #12]
    WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 800210c:	4b32      	ldr	r3, [pc, #200]	; (80021d8 <RescheduleTimerList+0x134>)
 800210e:	2201      	movs	r2, #1
 8002110:	701a      	strb	r2, [r3, #0]
 8002112:	e04d      	b.n	80021b0 <RescheduleTimerList+0x10c>
  }
  else
  {
    if(timecountleft > (time_elapsed + MaxWakeupTimerSetup))
 8002114:	88fb      	ldrh	r3, [r7, #6]
 8002116:	4a31      	ldr	r2, [pc, #196]	; (80021dc <RescheduleTimerList+0x138>)
 8002118:	8812      	ldrh	r2, [r2, #0]
 800211a:	b292      	uxth	r2, r2
 800211c:	4413      	add	r3, r2
 800211e:	461a      	mov	r2, r3
 8002120:	68bb      	ldr	r3, [r7, #8]
 8002122:	4293      	cmp	r3, r2
 8002124:	d906      	bls.n	8002134 <RescheduleTimerList+0x90>
    {
      /**
       * The number of tick left is greater than the Wakeuptimer maximum value
       */
      wakeup_timer_value = MaxWakeupTimerSetup;
 8002126:	4b2d      	ldr	r3, [pc, #180]	; (80021dc <RescheduleTimerList+0x138>)
 8002128:	881b      	ldrh	r3, [r3, #0]
 800212a:	81bb      	strh	r3, [r7, #12]

      WakeupTimerLimitation = WakeupTimerValue_Overpassed;
 800212c:	4b2a      	ldr	r3, [pc, #168]	; (80021d8 <RescheduleTimerList+0x134>)
 800212e:	2200      	movs	r2, #0
 8002130:	701a      	strb	r2, [r3, #0]
 8002132:	e03d      	b.n	80021b0 <RescheduleTimerList+0x10c>
    }
    else
    {
      wakeup_timer_value = timecountleft - time_elapsed;
 8002134:	68bb      	ldr	r3, [r7, #8]
 8002136:	b29a      	uxth	r2, r3
 8002138:	88fb      	ldrh	r3, [r7, #6]
 800213a:	1ad3      	subs	r3, r2, r3
 800213c:	81bb      	strh	r3, [r7, #12]
      WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 800213e:	4b26      	ldr	r3, [pc, #152]	; (80021d8 <RescheduleTimerList+0x134>)
 8002140:	2201      	movs	r2, #1
 8002142:	701a      	strb	r2, [r3, #0]
  }

  /**
   * update ticks left to be counted for each timer
   */
  while(localTimerID != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8002144:	e034      	b.n	80021b0 <RescheduleTimerList+0x10c>
  {
    if (aTimerContext[localTimerID].CountLeft < time_elapsed)
 8002146:	7bfa      	ldrb	r2, [r7, #15]
 8002148:	4922      	ldr	r1, [pc, #136]	; (80021d4 <RescheduleTimerList+0x130>)
 800214a:	4613      	mov	r3, r2
 800214c:	005b      	lsls	r3, r3, #1
 800214e:	4413      	add	r3, r2
 8002150:	00db      	lsls	r3, r3, #3
 8002152:	440b      	add	r3, r1
 8002154:	3308      	adds	r3, #8
 8002156:	681a      	ldr	r2, [r3, #0]
 8002158:	88fb      	ldrh	r3, [r7, #6]
 800215a:	429a      	cmp	r2, r3
 800215c:	d20a      	bcs.n	8002174 <RescheduleTimerList+0xd0>
    {
      aTimerContext[localTimerID].CountLeft = 0;
 800215e:	7bfa      	ldrb	r2, [r7, #15]
 8002160:	491c      	ldr	r1, [pc, #112]	; (80021d4 <RescheduleTimerList+0x130>)
 8002162:	4613      	mov	r3, r2
 8002164:	005b      	lsls	r3, r3, #1
 8002166:	4413      	add	r3, r2
 8002168:	00db      	lsls	r3, r3, #3
 800216a:	440b      	add	r3, r1
 800216c:	3308      	adds	r3, #8
 800216e:	2200      	movs	r2, #0
 8002170:	601a      	str	r2, [r3, #0]
 8002172:	e013      	b.n	800219c <RescheduleTimerList+0xf8>
    }
    else
    {
      aTimerContext[localTimerID].CountLeft -= time_elapsed;
 8002174:	7bfa      	ldrb	r2, [r7, #15]
 8002176:	4917      	ldr	r1, [pc, #92]	; (80021d4 <RescheduleTimerList+0x130>)
 8002178:	4613      	mov	r3, r2
 800217a:	005b      	lsls	r3, r3, #1
 800217c:	4413      	add	r3, r2
 800217e:	00db      	lsls	r3, r3, #3
 8002180:	440b      	add	r3, r1
 8002182:	3308      	adds	r3, #8
 8002184:	6819      	ldr	r1, [r3, #0]
 8002186:	88fb      	ldrh	r3, [r7, #6]
 8002188:	7bfa      	ldrb	r2, [r7, #15]
 800218a:	1ac9      	subs	r1, r1, r3
 800218c:	4811      	ldr	r0, [pc, #68]	; (80021d4 <RescheduleTimerList+0x130>)
 800218e:	4613      	mov	r3, r2
 8002190:	005b      	lsls	r3, r3, #1
 8002192:	4413      	add	r3, r2
 8002194:	00db      	lsls	r3, r3, #3
 8002196:	4403      	add	r3, r0
 8002198:	3308      	adds	r3, #8
 800219a:	6019      	str	r1, [r3, #0]
    }
    localTimerID = aTimerContext[localTimerID].NextID;
 800219c:	7bfa      	ldrb	r2, [r7, #15]
 800219e:	490d      	ldr	r1, [pc, #52]	; (80021d4 <RescheduleTimerList+0x130>)
 80021a0:	4613      	mov	r3, r2
 80021a2:	005b      	lsls	r3, r3, #1
 80021a4:	4413      	add	r3, r2
 80021a6:	00db      	lsls	r3, r3, #3
 80021a8:	440b      	add	r3, r1
 80021aa:	3315      	adds	r3, #21
 80021ac:	781b      	ldrb	r3, [r3, #0]
 80021ae:	73fb      	strb	r3, [r7, #15]
  while(localTimerID != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 80021b0:	7bfb      	ldrb	r3, [r7, #15]
 80021b2:	2b06      	cmp	r3, #6
 80021b4:	d1c7      	bne.n	8002146 <RescheduleTimerList+0xa2>
  }

  /**
   * Write next count
   */
  RestartWakeupCounter(wakeup_timer_value);
 80021b6:	89bb      	ldrh	r3, [r7, #12]
 80021b8:	4618      	mov	r0, r3
 80021ba:	f7ff ff15 	bl	8001fe8 <RestartWakeupCounter>

  return ;
 80021be:	bf00      	nop
}
 80021c0:	3710      	adds	r7, #16
 80021c2:	46bd      	mov	sp, r7
 80021c4:	bd80      	pop	{r7, pc}
 80021c6:	bf00      	nop
 80021c8:	40002800 	.word	0x40002800
 80021cc:	200003c4 	.word	0x200003c4
 80021d0:	200002b8 	.word	0x200002b8
 80021d4:	20000228 	.word	0x20000228
 80021d8:	200002c0 	.word	0x200002c0
 80021dc:	200003cc 	.word	0x200003cc

080021e0 <HW_TS_RTC_Wakeup_Handler>:
 * In order to ease maintainability, the unlock is done at the top and the lock at then end
 * in case some new implementation is coming in the future
 */

void HW_TS_RTC_Wakeup_Handler(void)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	b08a      	sub	sp, #40	; 0x28
 80021e4:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80021e6:	f3ef 8310 	mrs	r3, PRIMASK
 80021ea:	617b      	str	r3, [r7, #20]
  return(result);
 80021ec:	697b      	ldr	r3, [r7, #20]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80021ee:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("cpsid i" : : : "memory");
 80021f0:	b672      	cpsid	i
}
 80021f2:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

/* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( phrtc );
 80021f4:	4b5f      	ldr	r3, [pc, #380]	; (8002374 <HW_TS_RTC_Wakeup_Handler+0x194>)
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	22ca      	movs	r2, #202	; 0xca
 80021fc:	625a      	str	r2, [r3, #36]	; 0x24
 80021fe:	4b5d      	ldr	r3, [pc, #372]	; (8002374 <HW_TS_RTC_Wakeup_Handler+0x194>)
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	2253      	movs	r2, #83	; 0x53
 8002206:	625a      	str	r2, [r3, #36]	; 0x24
  /**
   * Disable the Wakeup Timer
   * This may speed up a bit the processing to wait the timer to be disabled
   * The timer is still counting 2 RTCCLK
   */
  __HAL_RTC_WAKEUPTIMER_DISABLE(phrtc);
 8002208:	4b5a      	ldr	r3, [pc, #360]	; (8002374 <HW_TS_RTC_Wakeup_Handler+0x194>)
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	689a      	ldr	r2, [r3, #8]
 8002210:	4b58      	ldr	r3, [pc, #352]	; (8002374 <HW_TS_RTC_Wakeup_Handler+0x194>)
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800221a:	609a      	str	r2, [r3, #8]

  local_current_running_timer_id = CurrentRunningTimerID;
 800221c:	4b56      	ldr	r3, [pc, #344]	; (8002378 <HW_TS_RTC_Wakeup_Handler+0x198>)
 800221e:	781b      	ldrb	r3, [r3, #0]
 8002220:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  if(aTimerContext[local_current_running_timer_id].TimerIDStatus == TimerID_Running)
 8002224:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8002228:	4954      	ldr	r1, [pc, #336]	; (800237c <HW_TS_RTC_Wakeup_Handler+0x19c>)
 800222a:	4613      	mov	r3, r2
 800222c:	005b      	lsls	r3, r3, #1
 800222e:	4413      	add	r3, r2
 8002230:	00db      	lsls	r3, r3, #3
 8002232:	440b      	add	r3, r1
 8002234:	330c      	adds	r3, #12
 8002236:	781b      	ldrb	r3, [r3, #0]
 8002238:	b2db      	uxtb	r3, r3
 800223a:	2b02      	cmp	r3, #2
 800223c:	d172      	bne.n	8002324 <HW_TS_RTC_Wakeup_Handler+0x144>
  {
    ptimer_callback = aTimerContext[local_current_running_timer_id].pTimerCallBack;
 800223e:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8002242:	494e      	ldr	r1, [pc, #312]	; (800237c <HW_TS_RTC_Wakeup_Handler+0x19c>)
 8002244:	4613      	mov	r3, r2
 8002246:	005b      	lsls	r3, r3, #1
 8002248:	4413      	add	r3, r2
 800224a:	00db      	lsls	r3, r3, #3
 800224c:	440b      	add	r3, r1
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	61fb      	str	r3, [r7, #28]
    timer_process_id = aTimerContext[local_current_running_timer_id].TimerProcessID;
 8002252:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8002256:	4949      	ldr	r1, [pc, #292]	; (800237c <HW_TS_RTC_Wakeup_Handler+0x19c>)
 8002258:	4613      	mov	r3, r2
 800225a:	005b      	lsls	r3, r3, #1
 800225c:	4413      	add	r3, r2
 800225e:	00db      	lsls	r3, r3, #3
 8002260:	440b      	add	r3, r1
 8002262:	3310      	adds	r3, #16
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	61bb      	str	r3, [r7, #24]
     * However, due to the inaccuracy of the reading of the time elapsed, it may return there is 1 tick
     * to be left whereas the count is over
     * A more secure implementation has been done with a flag to state whereas the full count has been written
     * in the wakeuptimer or not
     */
    if(WakeupTimerLimitation != WakeupTimerValue_Overpassed)
 8002268:	4b45      	ldr	r3, [pc, #276]	; (8002380 <HW_TS_RTC_Wakeup_Handler+0x1a0>)
 800226a:	781b      	ldrb	r3, [r3, #0]
 800226c:	b2db      	uxtb	r3, r3
 800226e:	2b00      	cmp	r3, #0
 8002270:	d050      	beq.n	8002314 <HW_TS_RTC_Wakeup_Handler+0x134>
    {
      if(aTimerContext[local_current_running_timer_id].TimerMode == hw_ts_Repeated)
 8002272:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8002276:	4941      	ldr	r1, [pc, #260]	; (800237c <HW_TS_RTC_Wakeup_Handler+0x19c>)
 8002278:	4613      	mov	r3, r2
 800227a:	005b      	lsls	r3, r3, #1
 800227c:	4413      	add	r3, r2
 800227e:	00db      	lsls	r3, r3, #3
 8002280:	440b      	add	r3, r1
 8002282:	330d      	adds	r3, #13
 8002284:	781b      	ldrb	r3, [r3, #0]
 8002286:	b2db      	uxtb	r3, r3
 8002288:	2b01      	cmp	r3, #1
 800228a:	d126      	bne.n	80022da <HW_TS_RTC_Wakeup_Handler+0xfa>
      {
        UnlinkTimer(local_current_running_timer_id, SSR_Read_Not_Requested);
 800228c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002290:	2101      	movs	r1, #1
 8002292:	4618      	mov	r0, r3
 8002294:	f7ff fde4 	bl	8001e60 <UnlinkTimer>
 8002298:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800229a:	613b      	str	r3, [r7, #16]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800229c:	693b      	ldr	r3, [r7, #16]
 800229e:	f383 8810 	msr	PRIMASK, r3
}
 80022a2:	bf00      	nop
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
        __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
        HW_TS_Start(local_current_running_timer_id, aTimerContext[local_current_running_timer_id].CounterInit);
 80022a4:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 80022a8:	4934      	ldr	r1, [pc, #208]	; (800237c <HW_TS_RTC_Wakeup_Handler+0x19c>)
 80022aa:	4613      	mov	r3, r2
 80022ac:	005b      	lsls	r3, r3, #1
 80022ae:	4413      	add	r3, r2
 80022b0:	00db      	lsls	r3, r3, #3
 80022b2:	440b      	add	r3, r1
 80022b4:	3304      	adds	r3, #4
 80022b6:	681a      	ldr	r2, [r3, #0]
 80022b8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80022bc:	4611      	mov	r1, r2
 80022be:	4618      	mov	r0, r3
 80022c0:	f000 fa4e 	bl	8002760 <HW_TS_Start>

        /* Disable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_DISABLE( phrtc );
 80022c4:	4b2b      	ldr	r3, [pc, #172]	; (8002374 <HW_TS_RTC_Wakeup_Handler+0x194>)
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	22ca      	movs	r2, #202	; 0xca
 80022cc:	625a      	str	r2, [r3, #36]	; 0x24
 80022ce:	4b29      	ldr	r3, [pc, #164]	; (8002374 <HW_TS_RTC_Wakeup_Handler+0x194>)
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	2253      	movs	r2, #83	; 0x53
 80022d6:	625a      	str	r2, [r3, #36]	; 0x24
 80022d8:	e014      	b.n	8002304 <HW_TS_RTC_Wakeup_Handler+0x124>
 80022da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022dc:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	f383 8810 	msr	PRIMASK, r3
}
 80022e4:	bf00      	nop
      else
      {
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
        __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
        HW_TS_Stop(local_current_running_timer_id);
 80022e6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80022ea:	4618      	mov	r0, r3
 80022ec:	f000 f9ac 	bl	8002648 <HW_TS_Stop>

        /* Disable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_DISABLE( phrtc );
 80022f0:	4b20      	ldr	r3, [pc, #128]	; (8002374 <HW_TS_RTC_Wakeup_Handler+0x194>)
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	22ca      	movs	r2, #202	; 0xca
 80022f8:	625a      	str	r2, [r3, #36]	; 0x24
 80022fa:	4b1e      	ldr	r3, [pc, #120]	; (8002374 <HW_TS_RTC_Wakeup_Handler+0x194>)
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	2253      	movs	r2, #83	; 0x53
 8002302:	625a      	str	r2, [r3, #36]	; 0x24
        }

      HW_TS_RTC_Int_AppNot(timer_process_id, local_current_running_timer_id, ptimer_callback);
 8002304:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002308:	69fa      	ldr	r2, [r7, #28]
 800230a:	4619      	mov	r1, r3
 800230c:	69b8      	ldr	r0, [r7, #24]
 800230e:	f000 faaf 	bl	8002870 <HW_TS_RTC_Int_AppNot>
 8002312:	e025      	b.n	8002360 <HW_TS_RTC_Wakeup_Handler+0x180>
    }
    else
    {
      RescheduleTimerList();
 8002314:	f7ff fec6 	bl	80020a4 <RescheduleTimerList>
 8002318:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800231a:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800231c:	68bb      	ldr	r3, [r7, #8]
 800231e:	f383 8810 	msr	PRIMASK, r3
}
 8002322:	e01d      	b.n	8002360 <HW_TS_RTC_Wakeup_Handler+0x180>
    /**
     * We should never end up in this case
     * However, if due to any bug in the timer server this is the case, the mistake may not impact the user.
     * We could just clean the interrupt flag and get out from this unexpected interrupt
     */
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(phrtc, RTC_FLAG_WUTWF) == RESET);
 8002324:	bf00      	nop
 8002326:	4b13      	ldr	r3, [pc, #76]	; (8002374 <HW_TS_RTC_Wakeup_Handler+0x194>)
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	68db      	ldr	r3, [r3, #12]
 800232e:	f003 0304 	and.w	r3, r3, #4
 8002332:	2b00      	cmp	r3, #0
 8002334:	d0f7      	beq.n	8002326 <HW_TS_RTC_Wakeup_Handler+0x146>
     * It takes 2 RTCCLK between the time the WUTE bit is disabled and the
     * time the timer is disabled. The WUTWF bit somehow guarantee the system is stable
     * Otherwise, when the timer is periodic with 1 Tick, it may generate an extra interrupt in between
     * due to the autoreload feature
     */
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(phrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 8002336:	4b0f      	ldr	r3, [pc, #60]	; (8002374 <HW_TS_RTC_Wakeup_Handler+0x194>)
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	68db      	ldr	r3, [r3, #12]
 800233e:	b2da      	uxtb	r2, r3
 8002340:	4b0c      	ldr	r3, [pc, #48]	; (8002374 <HW_TS_RTC_Wakeup_Handler+0x194>)
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	f462 6290 	orn	r2, r2, #1152	; 0x480
 800234a:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 800234c:	4b0d      	ldr	r3, [pc, #52]	; (8002384 <HW_TS_RTC_Wakeup_Handler+0x1a4>)
 800234e:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8002352:	60da      	str	r2, [r3, #12]
 8002354:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002356:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	f383 8810 	msr	PRIMASK, r3
}
 800235e:	bf00      	nop
    __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( phrtc );
 8002360:	4b04      	ldr	r3, [pc, #16]	; (8002374 <HW_TS_RTC_Wakeup_Handler+0x194>)
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	22ff      	movs	r2, #255	; 0xff
 8002368:	625a      	str	r2, [r3, #36]	; 0x24

  return;
 800236a:	bf00      	nop
}
 800236c:	3728      	adds	r7, #40	; 0x28
 800236e:	46bd      	mov	sp, r7
 8002370:	bd80      	pop	{r7, pc}
 8002372:	bf00      	nop
 8002374:	200003c4 	.word	0x200003c4
 8002378:	200002b8 	.word	0x200002b8
 800237c:	20000228 	.word	0x20000228
 8002380:	200002c0 	.word	0x200002c0
 8002384:	58000800 	.word	0x58000800

08002388 <HW_TS_Init>:

void HW_TS_Init(HW_TS_InitMode_t TimerInitMode, RTC_HandleTypeDef *hrtc)
{
 8002388:	b580      	push	{r7, lr}
 800238a:	b088      	sub	sp, #32
 800238c:	af00      	add	r7, sp, #0
 800238e:	4603      	mov	r3, r0
 8002390:	6039      	str	r1, [r7, #0]
 8002392:	71fb      	strb	r3, [r7, #7]
  uint32_t localmaxwakeuptimersetup;

  /**
   * Get RTC handler
   */
  phrtc = hrtc;
 8002394:	4a64      	ldr	r2, [pc, #400]	; (8002528 <HW_TS_Init+0x1a0>)
 8002396:	683b      	ldr	r3, [r7, #0]
 8002398:	6013      	str	r3, [r2, #0]

 /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( phrtc );
 800239a:	4b63      	ldr	r3, [pc, #396]	; (8002528 <HW_TS_Init+0x1a0>)
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	22ca      	movs	r2, #202	; 0xca
 80023a2:	625a      	str	r2, [r3, #36]	; 0x24
 80023a4:	4b60      	ldr	r3, [pc, #384]	; (8002528 <HW_TS_Init+0x1a0>)
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	2253      	movs	r2, #83	; 0x53
 80023ac:	625a      	str	r2, [r3, #36]	; 0x24

  SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80023ae:	4b5f      	ldr	r3, [pc, #380]	; (800252c <HW_TS_Init+0x1a4>)
 80023b0:	689b      	ldr	r3, [r3, #8]
 80023b2:	4a5e      	ldr	r2, [pc, #376]	; (800252c <HW_TS_Init+0x1a4>)
 80023b4:	f043 0320 	orr.w	r3, r3, #32
 80023b8:	6093      	str	r3, [r2, #8]

  /**
   * Readout the user config
   */
  WakeupTimerDivider = (4 - ((uint32_t)(READ_BIT(RTC->CR, RTC_CR_WUCKSEL))));
 80023ba:	4b5c      	ldr	r3, [pc, #368]	; (800252c <HW_TS_Init+0x1a4>)
 80023bc:	689b      	ldr	r3, [r3, #8]
 80023be:	b2db      	uxtb	r3, r3
 80023c0:	f003 0307 	and.w	r3, r3, #7
 80023c4:	b2db      	uxtb	r3, r3
 80023c6:	f1c3 0304 	rsb	r3, r3, #4
 80023ca:	b2da      	uxtb	r2, r3
 80023cc:	4b58      	ldr	r3, [pc, #352]	; (8002530 <HW_TS_Init+0x1a8>)
 80023ce:	701a      	strb	r2, [r3, #0]

  AsynchPrescalerUserConfig = (uint8_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_A) >> (uint32_t)POSITION_VAL(RTC_PRER_PREDIV_A)) + 1;
 80023d0:	4b56      	ldr	r3, [pc, #344]	; (800252c <HW_TS_Init+0x1a4>)
 80023d2:	691b      	ldr	r3, [r3, #16]
 80023d4:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80023d8:	f44f 02fe 	mov.w	r2, #8323072	; 0x7f0000
 80023dc:	613a      	str	r2, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023de:	693a      	ldr	r2, [r7, #16]
 80023e0:	fa92 f2a2 	rbit	r2, r2
 80023e4:	60fa      	str	r2, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80023e6:	68fa      	ldr	r2, [r7, #12]
 80023e8:	617a      	str	r2, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80023ea:	697a      	ldr	r2, [r7, #20]
 80023ec:	2a00      	cmp	r2, #0
 80023ee:	d101      	bne.n	80023f4 <HW_TS_Init+0x6c>
  {
    return 32U;
 80023f0:	2220      	movs	r2, #32
 80023f2:	e003      	b.n	80023fc <HW_TS_Init+0x74>
  }
  return __builtin_clz(value);
 80023f4:	697a      	ldr	r2, [r7, #20]
 80023f6:	fab2 f282 	clz	r2, r2
 80023fa:	b2d2      	uxtb	r2, r2
 80023fc:	40d3      	lsrs	r3, r2
 80023fe:	b2db      	uxtb	r3, r3
 8002400:	3301      	adds	r3, #1
 8002402:	b2da      	uxtb	r2, r3
 8002404:	4b4b      	ldr	r3, [pc, #300]	; (8002534 <HW_TS_Init+0x1ac>)
 8002406:	701a      	strb	r2, [r3, #0]

  SynchPrescalerUserConfig = (uint16_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_S)) + 1;
 8002408:	4b48      	ldr	r3, [pc, #288]	; (800252c <HW_TS_Init+0x1a4>)
 800240a:	691b      	ldr	r3, [r3, #16]
 800240c:	b29b      	uxth	r3, r3
 800240e:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8002412:	b29b      	uxth	r3, r3
 8002414:	3301      	adds	r3, #1
 8002416:	b29a      	uxth	r2, r3
 8002418:	4b47      	ldr	r3, [pc, #284]	; (8002538 <HW_TS_Init+0x1b0>)
 800241a:	801a      	strh	r2, [r3, #0]

  /**
   *  Margin is taken to avoid wrong calculation when the wrap around is there and some
   *  application interrupts may have delayed the reading
   */
  localmaxwakeuptimersetup = ((((SynchPrescalerUserConfig - 1)*AsynchPrescalerUserConfig) - CFG_HW_TS_RTC_HANDLER_MAX_DELAY) >> WakeupTimerDivider);
 800241c:	4b46      	ldr	r3, [pc, #280]	; (8002538 <HW_TS_Init+0x1b0>)
 800241e:	881b      	ldrh	r3, [r3, #0]
 8002420:	3b01      	subs	r3, #1
 8002422:	4a44      	ldr	r2, [pc, #272]	; (8002534 <HW_TS_Init+0x1ac>)
 8002424:	7812      	ldrb	r2, [r2, #0]
 8002426:	fb02 f303 	mul.w	r3, r2, r3
 800242a:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 800242e:	4a40      	ldr	r2, [pc, #256]	; (8002530 <HW_TS_Init+0x1a8>)
 8002430:	7812      	ldrb	r2, [r2, #0]
 8002432:	40d3      	lsrs	r3, r2
 8002434:	61bb      	str	r3, [r7, #24]

  if(localmaxwakeuptimersetup >= 0xFFFF)
 8002436:	69bb      	ldr	r3, [r7, #24]
 8002438:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800243c:	4293      	cmp	r3, r2
 800243e:	d904      	bls.n	800244a <HW_TS_Init+0xc2>
  {
    MaxWakeupTimerSetup = 0xFFFF;
 8002440:	4b3e      	ldr	r3, [pc, #248]	; (800253c <HW_TS_Init+0x1b4>)
 8002442:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002446:	801a      	strh	r2, [r3, #0]
 8002448:	e003      	b.n	8002452 <HW_TS_Init+0xca>
  }
  else
  {
    MaxWakeupTimerSetup = (uint16_t)localmaxwakeuptimersetup;
 800244a:	69bb      	ldr	r3, [r7, #24]
 800244c:	b29a      	uxth	r2, r3
 800244e:	4b3b      	ldr	r3, [pc, #236]	; (800253c <HW_TS_Init+0x1b4>)
 8002450:	801a      	strh	r2, [r3, #0]
  }

  /**
   * Configure EXTI module
   */
  LL_EXTI_EnableRisingTrig_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
 8002452:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8002456:	f7ff fb81 	bl	8001b5c <LL_EXTI_EnableRisingTrig_0_31>
  LL_EXTI_EnableIT_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
 800245a:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 800245e:	f7ff fb69 	bl	8001b34 <LL_EXTI_EnableIT_0_31>

  if(TimerInitMode == hw_ts_InitMode_Full)
 8002462:	79fb      	ldrb	r3, [r7, #7]
 8002464:	2b00      	cmp	r3, #0
 8002466:	d143      	bne.n	80024f0 <HW_TS_Init+0x168>
  {
    WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8002468:	4b35      	ldr	r3, [pc, #212]	; (8002540 <HW_TS_Init+0x1b8>)
 800246a:	2201      	movs	r2, #1
 800246c:	701a      	strb	r2, [r3, #0]
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 800246e:	4b35      	ldr	r3, [pc, #212]	; (8002544 <HW_TS_Init+0x1bc>)
 8002470:	f04f 32ff 	mov.w	r2, #4294967295
 8002474:	601a      	str	r2, [r3, #0]

    /**
     * Initialize the timer server
     */
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 8002476:	2300      	movs	r3, #0
 8002478:	77fb      	strb	r3, [r7, #31]
 800247a:	e00c      	b.n	8002496 <HW_TS_Init+0x10e>
    {
      aTimerContext[loop].TimerIDStatus = TimerID_Free;
 800247c:	7ffa      	ldrb	r2, [r7, #31]
 800247e:	4932      	ldr	r1, [pc, #200]	; (8002548 <HW_TS_Init+0x1c0>)
 8002480:	4613      	mov	r3, r2
 8002482:	005b      	lsls	r3, r3, #1
 8002484:	4413      	add	r3, r2
 8002486:	00db      	lsls	r3, r3, #3
 8002488:	440b      	add	r3, r1
 800248a:	330c      	adds	r3, #12
 800248c:	2200      	movs	r2, #0
 800248e:	701a      	strb	r2, [r3, #0]
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 8002490:	7ffb      	ldrb	r3, [r7, #31]
 8002492:	3301      	adds	r3, #1
 8002494:	77fb      	strb	r3, [r7, #31]
 8002496:	7ffb      	ldrb	r3, [r7, #31]
 8002498:	2b05      	cmp	r3, #5
 800249a:	d9ef      	bls.n	800247c <HW_TS_Init+0xf4>
    }

    CurrentRunningTimerID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;   /**<  Set ID to non valid value */
 800249c:	4b2b      	ldr	r3, [pc, #172]	; (800254c <HW_TS_Init+0x1c4>)
 800249e:	2206      	movs	r2, #6
 80024a0:	701a      	strb	r2, [r3, #0]

    __HAL_RTC_WAKEUPTIMER_DISABLE(phrtc);                       /**<  Disable the Wakeup Timer */
 80024a2:	4b21      	ldr	r3, [pc, #132]	; (8002528 <HW_TS_Init+0x1a0>)
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	689a      	ldr	r2, [r3, #8]
 80024aa:	4b1f      	ldr	r3, [pc, #124]	; (8002528 <HW_TS_Init+0x1a0>)
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80024b4:	609a      	str	r2, [r3, #8]
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(phrtc, RTC_FLAG_WUTF);     /**<  Clear flag in RTC module */
 80024b6:	4b1c      	ldr	r3, [pc, #112]	; (8002528 <HW_TS_Init+0x1a0>)
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	68db      	ldr	r3, [r3, #12]
 80024be:	b2da      	uxtb	r2, r3
 80024c0:	4b19      	ldr	r3, [pc, #100]	; (8002528 <HW_TS_Init+0x1a0>)
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	f462 6290 	orn	r2, r2, #1152	; 0x480
 80024ca:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module  */
 80024cc:	4b20      	ldr	r3, [pc, #128]	; (8002550 <HW_TS_Init+0x1c8>)
 80024ce:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80024d2:	60da      	str	r2, [r3, #12]
    HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);       /**<  Clear pending bit in NVIC  */
 80024d4:	2003      	movs	r0, #3
 80024d6:	f005 f99a 	bl	800780e <HAL_NVIC_ClearPendingIRQ>
    __HAL_RTC_WAKEUPTIMER_ENABLE_IT(phrtc, RTC_IT_WUT);         /**<  Enable interrupt in RTC module  */
 80024da:	4b13      	ldr	r3, [pc, #76]	; (8002528 <HW_TS_Init+0x1a0>)
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	689a      	ldr	r2, [r3, #8]
 80024e2:	4b11      	ldr	r3, [pc, #68]	; (8002528 <HW_TS_Init+0x1a0>)
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80024ec:	609a      	str	r2, [r3, #8]
 80024ee:	e00a      	b.n	8002506 <HW_TS_Init+0x17e>
  }
  else
  {
    if(__HAL_RTC_WAKEUPTIMER_GET_FLAG(phrtc, RTC_FLAG_WUTF) != RESET)
 80024f0:	4b0d      	ldr	r3, [pc, #52]	; (8002528 <HW_TS_Init+0x1a0>)
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	68db      	ldr	r3, [r3, #12]
 80024f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d002      	beq.n	8002506 <HW_TS_Init+0x17e>
    {
      /**
       * Simulate that the Timer expired
       */
      HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 8002500:	2003      	movs	r0, #3
 8002502:	f005 f976 	bl	80077f2 <HAL_NVIC_SetPendingIRQ>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( phrtc );
 8002506:	4b08      	ldr	r3, [pc, #32]	; (8002528 <HW_TS_Init+0x1a0>)
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	22ff      	movs	r2, #255	; 0xff
 800250e:	625a      	str	r2, [r3, #36]	; 0x24

  HAL_NVIC_SetPriority(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_PREEMPTPRIO, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_SUBPRIO);   /**<  Set NVIC priority */
 8002510:	2200      	movs	r2, #0
 8002512:	2103      	movs	r1, #3
 8002514:	2003      	movs	r0, #3
 8002516:	f005 f92a 	bl	800776e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 800251a:	2003      	movs	r0, #3
 800251c:	f005 f941 	bl	80077a2 <HAL_NVIC_EnableIRQ>

  return;
 8002520:	bf00      	nop
}
 8002522:	3720      	adds	r7, #32
 8002524:	46bd      	mov	sp, r7
 8002526:	bd80      	pop	{r7, pc}
 8002528:	200003c4 	.word	0x200003c4
 800252c:	40002800 	.word	0x40002800
 8002530:	200003c8 	.word	0x200003c8
 8002534:	200003c9 	.word	0x200003c9
 8002538:	200003ca 	.word	0x200003ca
 800253c:	200003cc 	.word	0x200003cc
 8002540:	200002c0 	.word	0x200002c0
 8002544:	200002bc 	.word	0x200002bc
 8002548:	20000228 	.word	0x20000228
 800254c:	200002b8 	.word	0x200002b8
 8002550:	58000800 	.word	0x58000800

08002554 <HW_TS_Create>:

HW_TS_ReturnStatus_t HW_TS_Create(uint32_t TimerProcessID, uint8_t *pTimerId, HW_TS_Mode_t TimerMode, HW_TS_pTimerCb_t pftimeout_handler)
{
 8002554:	b480      	push	{r7}
 8002556:	b08b      	sub	sp, #44	; 0x2c
 8002558:	af00      	add	r7, sp, #0
 800255a:	60f8      	str	r0, [r7, #12]
 800255c:	60b9      	str	r1, [r7, #8]
 800255e:	603b      	str	r3, [r7, #0]
 8002560:	4613      	mov	r3, r2
 8002562:	71fb      	strb	r3, [r7, #7]
  HW_TS_ReturnStatus_t localreturnstatus;
  uint8_t loop = 0;
 8002564:	2300      	movs	r3, #0
 8002566:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800256a:	f3ef 8310 	mrs	r3, PRIMASK
 800256e:	61fb      	str	r3, [r7, #28]
  return(result);
 8002570:	69fb      	ldr	r3, [r7, #28]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8002572:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 8002574:	b672      	cpsid	i
}
 8002576:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  while((loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[loop].TimerIDStatus != TimerID_Free))
 8002578:	e004      	b.n	8002584 <HW_TS_Create+0x30>
  {
    loop++;
 800257a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800257e:	3301      	adds	r3, #1
 8002580:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  while((loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[loop].TimerIDStatus != TimerID_Free))
 8002584:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8002588:	2b05      	cmp	r3, #5
 800258a:	d80c      	bhi.n	80025a6 <HW_TS_Create+0x52>
 800258c:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8002590:	492c      	ldr	r1, [pc, #176]	; (8002644 <HW_TS_Create+0xf0>)
 8002592:	4613      	mov	r3, r2
 8002594:	005b      	lsls	r3, r3, #1
 8002596:	4413      	add	r3, r2
 8002598:	00db      	lsls	r3, r3, #3
 800259a:	440b      	add	r3, r1
 800259c:	330c      	adds	r3, #12
 800259e:	781b      	ldrb	r3, [r3, #0]
 80025a0:	b2db      	uxtb	r3, r3
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d1e9      	bne.n	800257a <HW_TS_Create+0x26>
  }

  if(loop != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 80025a6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80025aa:	2b06      	cmp	r3, #6
 80025ac:	d038      	beq.n	8002620 <HW_TS_Create+0xcc>
  {
    aTimerContext[loop].TimerIDStatus = TimerID_Created;
 80025ae:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 80025b2:	4924      	ldr	r1, [pc, #144]	; (8002644 <HW_TS_Create+0xf0>)
 80025b4:	4613      	mov	r3, r2
 80025b6:	005b      	lsls	r3, r3, #1
 80025b8:	4413      	add	r3, r2
 80025ba:	00db      	lsls	r3, r3, #3
 80025bc:	440b      	add	r3, r1
 80025be:	330c      	adds	r3, #12
 80025c0:	2201      	movs	r2, #1
 80025c2:	701a      	strb	r2, [r3, #0]
 80025c4:	6a3b      	ldr	r3, [r7, #32]
 80025c6:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80025c8:	69bb      	ldr	r3, [r7, #24]
 80025ca:	f383 8810 	msr	PRIMASK, r3
}
 80025ce:	bf00      	nop

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
    __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

    aTimerContext[loop].TimerProcessID = TimerProcessID;
 80025d0:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 80025d4:	491b      	ldr	r1, [pc, #108]	; (8002644 <HW_TS_Create+0xf0>)
 80025d6:	4613      	mov	r3, r2
 80025d8:	005b      	lsls	r3, r3, #1
 80025da:	4413      	add	r3, r2
 80025dc:	00db      	lsls	r3, r3, #3
 80025de:	440b      	add	r3, r1
 80025e0:	3310      	adds	r3, #16
 80025e2:	68fa      	ldr	r2, [r7, #12]
 80025e4:	601a      	str	r2, [r3, #0]
    aTimerContext[loop].TimerMode = TimerMode;
 80025e6:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 80025ea:	4916      	ldr	r1, [pc, #88]	; (8002644 <HW_TS_Create+0xf0>)
 80025ec:	4613      	mov	r3, r2
 80025ee:	005b      	lsls	r3, r3, #1
 80025f0:	4413      	add	r3, r2
 80025f2:	00db      	lsls	r3, r3, #3
 80025f4:	440b      	add	r3, r1
 80025f6:	330d      	adds	r3, #13
 80025f8:	79fa      	ldrb	r2, [r7, #7]
 80025fa:	701a      	strb	r2, [r3, #0]
    aTimerContext[loop].pTimerCallBack = pftimeout_handler;
 80025fc:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8002600:	4910      	ldr	r1, [pc, #64]	; (8002644 <HW_TS_Create+0xf0>)
 8002602:	4613      	mov	r3, r2
 8002604:	005b      	lsls	r3, r3, #1
 8002606:	4413      	add	r3, r2
 8002608:	00db      	lsls	r3, r3, #3
 800260a:	440b      	add	r3, r1
 800260c:	683a      	ldr	r2, [r7, #0]
 800260e:	601a      	str	r2, [r3, #0]
    *pTimerId = loop;
 8002610:	68bb      	ldr	r3, [r7, #8]
 8002612:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8002616:	701a      	strb	r2, [r3, #0]

    localreturnstatus = hw_ts_Successful;
 8002618:	2300      	movs	r3, #0
 800261a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800261e:	e008      	b.n	8002632 <HW_TS_Create+0xde>
 8002620:	6a3b      	ldr	r3, [r7, #32]
 8002622:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002624:	697b      	ldr	r3, [r7, #20]
 8002626:	f383 8810 	msr	PRIMASK, r3
}
 800262a:	bf00      	nop
  {
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
    __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

    localreturnstatus = hw_ts_Failed;
 800262c:	2301      	movs	r3, #1
 800262e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  return(localreturnstatus);
 8002632:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8002636:	4618      	mov	r0, r3
 8002638:	372c      	adds	r7, #44	; 0x2c
 800263a:	46bd      	mov	sp, r7
 800263c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002640:	4770      	bx	lr
 8002642:	bf00      	nop
 8002644:	20000228 	.word	0x20000228

08002648 <HW_TS_Stop>:

  return;
}

void HW_TS_Stop(uint8_t timer_id)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	b086      	sub	sp, #24
 800264c:	af00      	add	r7, sp, #0
 800264e:	4603      	mov	r3, r0
 8002650:	71fb      	strb	r3, [r7, #7]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002652:	f3ef 8310 	mrs	r3, PRIMASK
 8002656:	60fb      	str	r3, [r7, #12]
  return(result);
 8002658:	68fb      	ldr	r3, [r7, #12]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800265a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800265c:	b672      	cpsid	i
}
 800265e:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);    /**<  Disable NVIC */
 8002660:	2003      	movs	r0, #3
 8002662:	f005 f8ac 	bl	80077be <HAL_NVIC_DisableIRQ>

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( phrtc );
 8002666:	4b38      	ldr	r3, [pc, #224]	; (8002748 <HW_TS_Stop+0x100>)
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	22ca      	movs	r2, #202	; 0xca
 800266e:	625a      	str	r2, [r3, #36]	; 0x24
 8002670:	4b35      	ldr	r3, [pc, #212]	; (8002748 <HW_TS_Stop+0x100>)
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	2253      	movs	r2, #83	; 0x53
 8002678:	625a      	str	r2, [r3, #36]	; 0x24

  if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running)
 800267a:	79fa      	ldrb	r2, [r7, #7]
 800267c:	4933      	ldr	r1, [pc, #204]	; (800274c <HW_TS_Stop+0x104>)
 800267e:	4613      	mov	r3, r2
 8002680:	005b      	lsls	r3, r3, #1
 8002682:	4413      	add	r3, r2
 8002684:	00db      	lsls	r3, r3, #3
 8002686:	440b      	add	r3, r1
 8002688:	330c      	adds	r3, #12
 800268a:	781b      	ldrb	r3, [r3, #0]
 800268c:	b2db      	uxtb	r3, r3
 800268e:	2b02      	cmp	r3, #2
 8002690:	d148      	bne.n	8002724 <HW_TS_Stop+0xdc>
  {
    UnlinkTimer(timer_id, SSR_Read_Requested);
 8002692:	79fb      	ldrb	r3, [r7, #7]
 8002694:	2100      	movs	r1, #0
 8002696:	4618      	mov	r0, r3
 8002698:	f7ff fbe2 	bl	8001e60 <UnlinkTimer>
    localcurrentrunningtimerid = CurrentRunningTimerID;
 800269c:	4b2c      	ldr	r3, [pc, #176]	; (8002750 <HW_TS_Stop+0x108>)
 800269e:	781b      	ldrb	r3, [r3, #0]
 80026a0:	74fb      	strb	r3, [r7, #19]

    if(localcurrentrunningtimerid == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 80026a2:	7cfb      	ldrb	r3, [r7, #19]
 80026a4:	2b06      	cmp	r3, #6
 80026a6:	d135      	bne.n	8002714 <HW_TS_Stop+0xcc>
       */

      /**
       * Disable the timer
       */
      if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET)
 80026a8:	4b2a      	ldr	r3, [pc, #168]	; (8002754 <HW_TS_Stop+0x10c>)
 80026aa:	689b      	ldr	r3, [r3, #8]
 80026ac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80026b0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80026b4:	d108      	bne.n	80026c8 <HW_TS_Stop+0x80>
      {
        /**
         * Wait for the flag to be back to 0 when the wakeup timer is enabled
         */
        while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(phrtc, RTC_FLAG_WUTWF) == SET);
 80026b6:	bf00      	nop
 80026b8:	4b23      	ldr	r3, [pc, #140]	; (8002748 <HW_TS_Stop+0x100>)
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	68db      	ldr	r3, [r3, #12]
 80026c0:	f003 0304 	and.w	r3, r3, #4
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d1f7      	bne.n	80026b8 <HW_TS_Stop+0x70>
      }
      __HAL_RTC_WAKEUPTIMER_DISABLE(phrtc);   /**<  Disable the Wakeup Timer */
 80026c8:	4b1f      	ldr	r3, [pc, #124]	; (8002748 <HW_TS_Stop+0x100>)
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	689a      	ldr	r2, [r3, #8]
 80026d0:	4b1d      	ldr	r3, [pc, #116]	; (8002748 <HW_TS_Stop+0x100>)
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80026da:	609a      	str	r2, [r3, #8]

      while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(phrtc, RTC_FLAG_WUTWF) == RESET);
 80026dc:	bf00      	nop
 80026de:	4b1a      	ldr	r3, [pc, #104]	; (8002748 <HW_TS_Stop+0x100>)
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	68db      	ldr	r3, [r3, #12]
 80026e6:	f003 0304 	and.w	r3, r3, #4
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d0f7      	beq.n	80026de <HW_TS_Stop+0x96>
       * It takes 2 RTCCLK between the time the WUTE bit is disabled and the
       * time the timer is disabled. The WUTWF bit somehow guarantee the system is stable
       * Otherwise, when the timer is periodic with 1 Tick, it may generate an extra interrupt in between
       * due to the autoreload feature
       */
      __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(phrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 80026ee:	4b16      	ldr	r3, [pc, #88]	; (8002748 <HW_TS_Stop+0x100>)
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	68db      	ldr	r3, [r3, #12]
 80026f6:	b2da      	uxtb	r2, r3
 80026f8:	4b13      	ldr	r3, [pc, #76]	; (8002748 <HW_TS_Stop+0x100>)
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8002702:	60da      	str	r2, [r3, #12]
      __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 8002704:	4b14      	ldr	r3, [pc, #80]	; (8002758 <HW_TS_Stop+0x110>)
 8002706:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800270a:	60da      	str	r2, [r3, #12]
      HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);   /**<  Clear pending bit in NVIC */
 800270c:	2003      	movs	r0, #3
 800270e:	f005 f87e 	bl	800780e <HAL_NVIC_ClearPendingIRQ>
 8002712:	e007      	b.n	8002724 <HW_TS_Stop+0xdc>
    }
    else if(PreviousRunningTimerID != localcurrentrunningtimerid)
 8002714:	4b11      	ldr	r3, [pc, #68]	; (800275c <HW_TS_Stop+0x114>)
 8002716:	781b      	ldrb	r3, [r3, #0]
 8002718:	b2db      	uxtb	r3, r3
 800271a:	7cfa      	ldrb	r2, [r7, #19]
 800271c:	429a      	cmp	r2, r3
 800271e:	d001      	beq.n	8002724 <HW_TS_Stop+0xdc>
    {
      RescheduleTimerList();
 8002720:	f7ff fcc0 	bl	80020a4 <RescheduleTimerList>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( phrtc );
 8002724:	4b08      	ldr	r3, [pc, #32]	; (8002748 <HW_TS_Stop+0x100>)
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	22ff      	movs	r2, #255	; 0xff
 800272c:	625a      	str	r2, [r3, #36]	; 0x24

  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 800272e:	2003      	movs	r0, #3
 8002730:	f005 f837 	bl	80077a2 <HAL_NVIC_EnableIRQ>
 8002734:	697b      	ldr	r3, [r7, #20]
 8002736:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002738:	68bb      	ldr	r3, [r7, #8]
 800273a:	f383 8810 	msr	PRIMASK, r3
}
 800273e:	bf00      	nop

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

  return;
 8002740:	bf00      	nop
}
 8002742:	3718      	adds	r7, #24
 8002744:	46bd      	mov	sp, r7
 8002746:	bd80      	pop	{r7, pc}
 8002748:	200003c4 	.word	0x200003c4
 800274c:	20000228 	.word	0x20000228
 8002750:	200002b8 	.word	0x200002b8
 8002754:	40002800 	.word	0x40002800
 8002758:	58000800 	.word	0x58000800
 800275c:	200002b9 	.word	0x200002b9

08002760 <HW_TS_Start>:

void HW_TS_Start(uint8_t timer_id, uint32_t timeout_ticks)
{
 8002760:	b580      	push	{r7, lr}
 8002762:	b086      	sub	sp, #24
 8002764:	af00      	add	r7, sp, #0
 8002766:	4603      	mov	r3, r0
 8002768:	6039      	str	r1, [r7, #0]
 800276a:	71fb      	strb	r3, [r7, #7]

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

  if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running)
 800276c:	79fa      	ldrb	r2, [r7, #7]
 800276e:	493c      	ldr	r1, [pc, #240]	; (8002860 <HW_TS_Start+0x100>)
 8002770:	4613      	mov	r3, r2
 8002772:	005b      	lsls	r3, r3, #1
 8002774:	4413      	add	r3, r2
 8002776:	00db      	lsls	r3, r3, #3
 8002778:	440b      	add	r3, r1
 800277a:	330c      	adds	r3, #12
 800277c:	781b      	ldrb	r3, [r3, #0]
 800277e:	b2db      	uxtb	r3, r3
 8002780:	2b02      	cmp	r3, #2
 8002782:	d103      	bne.n	800278c <HW_TS_Start+0x2c>
  {
    HW_TS_Stop( timer_id );
 8002784:	79fb      	ldrb	r3, [r7, #7]
 8002786:	4618      	mov	r0, r3
 8002788:	f7ff ff5e 	bl	8002648 <HW_TS_Stop>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800278c:	f3ef 8310 	mrs	r3, PRIMASK
 8002790:	60fb      	str	r3, [r7, #12]
  return(result);
 8002792:	68fb      	ldr	r3, [r7, #12]
  }

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8002794:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8002796:	b672      	cpsid	i
}
 8002798:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);    /**<  Disable NVIC */
 800279a:	2003      	movs	r0, #3
 800279c:	f005 f80f 	bl	80077be <HAL_NVIC_DisableIRQ>

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( phrtc );
 80027a0:	4b30      	ldr	r3, [pc, #192]	; (8002864 <HW_TS_Start+0x104>)
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	22ca      	movs	r2, #202	; 0xca
 80027a8:	625a      	str	r2, [r3, #36]	; 0x24
 80027aa:	4b2e      	ldr	r3, [pc, #184]	; (8002864 <HW_TS_Start+0x104>)
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	2253      	movs	r2, #83	; 0x53
 80027b2:	625a      	str	r2, [r3, #36]	; 0x24

  aTimerContext[timer_id].TimerIDStatus = TimerID_Running;
 80027b4:	79fa      	ldrb	r2, [r7, #7]
 80027b6:	492a      	ldr	r1, [pc, #168]	; (8002860 <HW_TS_Start+0x100>)
 80027b8:	4613      	mov	r3, r2
 80027ba:	005b      	lsls	r3, r3, #1
 80027bc:	4413      	add	r3, r2
 80027be:	00db      	lsls	r3, r3, #3
 80027c0:	440b      	add	r3, r1
 80027c2:	330c      	adds	r3, #12
 80027c4:	2202      	movs	r2, #2
 80027c6:	701a      	strb	r2, [r3, #0]

  aTimerContext[timer_id].CountLeft = timeout_ticks;
 80027c8:	79fa      	ldrb	r2, [r7, #7]
 80027ca:	4925      	ldr	r1, [pc, #148]	; (8002860 <HW_TS_Start+0x100>)
 80027cc:	4613      	mov	r3, r2
 80027ce:	005b      	lsls	r3, r3, #1
 80027d0:	4413      	add	r3, r2
 80027d2:	00db      	lsls	r3, r3, #3
 80027d4:	440b      	add	r3, r1
 80027d6:	3308      	adds	r3, #8
 80027d8:	683a      	ldr	r2, [r7, #0]
 80027da:	601a      	str	r2, [r3, #0]
  aTimerContext[timer_id].CounterInit = timeout_ticks;
 80027dc:	79fa      	ldrb	r2, [r7, #7]
 80027de:	4920      	ldr	r1, [pc, #128]	; (8002860 <HW_TS_Start+0x100>)
 80027e0:	4613      	mov	r3, r2
 80027e2:	005b      	lsls	r3, r3, #1
 80027e4:	4413      	add	r3, r2
 80027e6:	00db      	lsls	r3, r3, #3
 80027e8:	440b      	add	r3, r1
 80027ea:	3304      	adds	r3, #4
 80027ec:	683a      	ldr	r2, [r7, #0]
 80027ee:	601a      	str	r2, [r3, #0]

  time_elapsed =  linkTimer(timer_id);
 80027f0:	79fb      	ldrb	r3, [r7, #7]
 80027f2:	4618      	mov	r0, r3
 80027f4:	f7ff fa8a 	bl	8001d0c <linkTimer>
 80027f8:	4603      	mov	r3, r0
 80027fa:	827b      	strh	r3, [r7, #18]

  localcurrentrunningtimerid = CurrentRunningTimerID;
 80027fc:	4b1a      	ldr	r3, [pc, #104]	; (8002868 <HW_TS_Start+0x108>)
 80027fe:	781b      	ldrb	r3, [r3, #0]
 8002800:	747b      	strb	r3, [r7, #17]

  if(PreviousRunningTimerID != localcurrentrunningtimerid)
 8002802:	4b1a      	ldr	r3, [pc, #104]	; (800286c <HW_TS_Start+0x10c>)
 8002804:	781b      	ldrb	r3, [r3, #0]
 8002806:	b2db      	uxtb	r3, r3
 8002808:	7c7a      	ldrb	r2, [r7, #17]
 800280a:	429a      	cmp	r2, r3
 800280c:	d002      	beq.n	8002814 <HW_TS_Start+0xb4>
  {
    RescheduleTimerList();
 800280e:	f7ff fc49 	bl	80020a4 <RescheduleTimerList>
 8002812:	e013      	b.n	800283c <HW_TS_Start+0xdc>
  }
  else
  {
    aTimerContext[timer_id].CountLeft -= time_elapsed;
 8002814:	79fa      	ldrb	r2, [r7, #7]
 8002816:	4912      	ldr	r1, [pc, #72]	; (8002860 <HW_TS_Start+0x100>)
 8002818:	4613      	mov	r3, r2
 800281a:	005b      	lsls	r3, r3, #1
 800281c:	4413      	add	r3, r2
 800281e:	00db      	lsls	r3, r3, #3
 8002820:	440b      	add	r3, r1
 8002822:	3308      	adds	r3, #8
 8002824:	6819      	ldr	r1, [r3, #0]
 8002826:	8a7b      	ldrh	r3, [r7, #18]
 8002828:	79fa      	ldrb	r2, [r7, #7]
 800282a:	1ac9      	subs	r1, r1, r3
 800282c:	480c      	ldr	r0, [pc, #48]	; (8002860 <HW_TS_Start+0x100>)
 800282e:	4613      	mov	r3, r2
 8002830:	005b      	lsls	r3, r3, #1
 8002832:	4413      	add	r3, r2
 8002834:	00db      	lsls	r3, r3, #3
 8002836:	4403      	add	r3, r0
 8002838:	3308      	adds	r3, #8
 800283a:	6019      	str	r1, [r3, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( phrtc );
 800283c:	4b09      	ldr	r3, [pc, #36]	; (8002864 <HW_TS_Start+0x104>)
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	22ff      	movs	r2, #255	; 0xff
 8002844:	625a      	str	r2, [r3, #36]	; 0x24

  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 8002846:	2003      	movs	r0, #3
 8002848:	f004 ffab 	bl	80077a2 <HAL_NVIC_EnableIRQ>
 800284c:	697b      	ldr	r3, [r7, #20]
 800284e:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002850:	68bb      	ldr	r3, [r7, #8]
 8002852:	f383 8810 	msr	PRIMASK, r3
}
 8002856:	bf00      	nop

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

  return;
 8002858:	bf00      	nop
}
 800285a:	3718      	adds	r7, #24
 800285c:	46bd      	mov	sp, r7
 800285e:	bd80      	pop	{r7, pc}
 8002860:	20000228 	.word	0x20000228
 8002864:	200003c4 	.word	0x200003c4
 8002868:	200002b8 	.word	0x200002b8
 800286c:	200002b9 	.word	0x200002b9

08002870 <HW_TS_RTC_Int_AppNot>:

  return (return_value);
}

__weak void HW_TS_RTC_Int_AppNot(uint32_t TimerProcessID, uint8_t TimerID, HW_TS_pTimerCb_t pTimerCallBack)
{
 8002870:	b580      	push	{r7, lr}
 8002872:	b084      	sub	sp, #16
 8002874:	af00      	add	r7, sp, #0
 8002876:	60f8      	str	r0, [r7, #12]
 8002878:	460b      	mov	r3, r1
 800287a:	607a      	str	r2, [r7, #4]
 800287c:	72fb      	strb	r3, [r7, #11]
  pTimerCallBack();
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	4798      	blx	r3

  return;
 8002882:	bf00      	nop
}
 8002884:	3710      	adds	r7, #16
 8002886:	46bd      	mov	sp, r7
 8002888:	bd80      	pop	{r7, pc}
	...

0800288c <HW_UART_Transmit_DMA>:

    return hw_status;
}

hw_status_t HW_UART_Transmit_DMA(hw_uart_id_t hw_uart_id, uint8_t *p_data, uint16_t size, void (*cb)(void))
{
 800288c:	b580      	push	{r7, lr}
 800288e:	b086      	sub	sp, #24
 8002890:	af00      	add	r7, sp, #0
 8002892:	60b9      	str	r1, [r7, #8]
 8002894:	607b      	str	r3, [r7, #4]
 8002896:	4603      	mov	r3, r0
 8002898:	73fb      	strb	r3, [r7, #15]
 800289a:	4613      	mov	r3, r2
 800289c:	81bb      	strh	r3, [r7, #12]
    HAL_StatusTypeDef hal_status = HAL_OK;
 800289e:	2300      	movs	r3, #0
 80028a0:	75fb      	strb	r3, [r7, #23]
    hw_status_t hw_status = hw_uart_ok;
 80028a2:	2300      	movs	r3, #0
 80028a4:	75bb      	strb	r3, [r7, #22]

    switch (hw_uart_id)
 80028a6:	7bfb      	ldrb	r3, [r7, #15]
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d002      	beq.n	80028b2 <HW_UART_Transmit_DMA+0x26>
 80028ac:	2b02      	cmp	r3, #2
 80028ae:	d00f      	beq.n	80028d0 <HW_UART_Transmit_DMA+0x44>
            hal_status = HAL_UART_Transmit_DMA(&hlpuart1, p_data, size);
            break;
#endif

        default:
            break;
 80028b0:	e01d      	b.n	80028ee <HW_UART_Transmit_DMA+0x62>
            HW_huart1TxCb = cb;
 80028b2:	4a1f      	ldr	r2, [pc, #124]	; (8002930 <HW_UART_Transmit_DMA+0xa4>)
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	6013      	str	r3, [r2, #0]
            huart1.Instance = USART1;
 80028b8:	4b1e      	ldr	r3, [pc, #120]	; (8002934 <HW_UART_Transmit_DMA+0xa8>)
 80028ba:	4a1f      	ldr	r2, [pc, #124]	; (8002938 <HW_UART_Transmit_DMA+0xac>)
 80028bc:	601a      	str	r2, [r3, #0]
            hal_status = HAL_UART_Transmit_DMA(&huart1, p_data, size);
 80028be:	89bb      	ldrh	r3, [r7, #12]
 80028c0:	461a      	mov	r2, r3
 80028c2:	68b9      	ldr	r1, [r7, #8]
 80028c4:	481b      	ldr	r0, [pc, #108]	; (8002934 <HW_UART_Transmit_DMA+0xa8>)
 80028c6:	f008 f9c5 	bl	800ac54 <HAL_UART_Transmit_DMA>
 80028ca:	4603      	mov	r3, r0
 80028cc:	75fb      	strb	r3, [r7, #23]
            break;
 80028ce:	e00e      	b.n	80028ee <HW_UART_Transmit_DMA+0x62>
            HW_hlpuart1TxCb = cb;
 80028d0:	4a1a      	ldr	r2, [pc, #104]	; (800293c <HW_UART_Transmit_DMA+0xb0>)
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	6013      	str	r3, [r2, #0]
            hlpuart1.Instance = LPUART1;
 80028d6:	4b1a      	ldr	r3, [pc, #104]	; (8002940 <HW_UART_Transmit_DMA+0xb4>)
 80028d8:	4a1a      	ldr	r2, [pc, #104]	; (8002944 <HW_UART_Transmit_DMA+0xb8>)
 80028da:	601a      	str	r2, [r3, #0]
            hal_status = HAL_UART_Transmit_DMA(&hlpuart1, p_data, size);
 80028dc:	89bb      	ldrh	r3, [r7, #12]
 80028de:	461a      	mov	r2, r3
 80028e0:	68b9      	ldr	r1, [r7, #8]
 80028e2:	4817      	ldr	r0, [pc, #92]	; (8002940 <HW_UART_Transmit_DMA+0xb4>)
 80028e4:	f008 f9b6 	bl	800ac54 <HAL_UART_Transmit_DMA>
 80028e8:	4603      	mov	r3, r0
 80028ea:	75fb      	strb	r3, [r7, #23]
            break;
 80028ec:	bf00      	nop
    }

    switch (hal_status)
 80028ee:	7dfb      	ldrb	r3, [r7, #23]
 80028f0:	2b03      	cmp	r3, #3
 80028f2:	d817      	bhi.n	8002924 <HW_UART_Transmit_DMA+0x98>
 80028f4:	a201      	add	r2, pc, #4	; (adr r2, 80028fc <HW_UART_Transmit_DMA+0x70>)
 80028f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80028fa:	bf00      	nop
 80028fc:	0800290d 	.word	0x0800290d
 8002900:	08002913 	.word	0x08002913
 8002904:	08002919 	.word	0x08002919
 8002908:	0800291f 	.word	0x0800291f
    {
        case HAL_OK:
            hw_status = hw_uart_ok;
 800290c:	2300      	movs	r3, #0
 800290e:	75bb      	strb	r3, [r7, #22]
            break;
 8002910:	e009      	b.n	8002926 <HW_UART_Transmit_DMA+0x9a>

        case HAL_ERROR:
            hw_status = hw_uart_error;
 8002912:	2301      	movs	r3, #1
 8002914:	75bb      	strb	r3, [r7, #22]
            break;
 8002916:	e006      	b.n	8002926 <HW_UART_Transmit_DMA+0x9a>

        case HAL_BUSY:
            hw_status = hw_uart_busy;
 8002918:	2302      	movs	r3, #2
 800291a:	75bb      	strb	r3, [r7, #22]
            break;
 800291c:	e003      	b.n	8002926 <HW_UART_Transmit_DMA+0x9a>

        case HAL_TIMEOUT:
            hw_status = hw_uart_to;
 800291e:	2303      	movs	r3, #3
 8002920:	75bb      	strb	r3, [r7, #22]
            break;
 8002922:	e000      	b.n	8002926 <HW_UART_Transmit_DMA+0x9a>

        default:
            break;
 8002924:	bf00      	nop
    }

    return hw_status;
 8002926:	7dbb      	ldrb	r3, [r7, #22]
}
 8002928:	4618      	mov	r0, r3
 800292a:	3718      	adds	r7, #24
 800292c:	46bd      	mov	sp, r7
 800292e:	bd80      	pop	{r7, pc}
 8002930:	200003d0 	.word	0x200003d0
 8002934:	200005bc 	.word	0x200005bc
 8002938:	40013800 	.word	0x40013800
 800293c:	200003d4 	.word	0x200003d4
 8002940:	2000052c 	.word	0x2000052c
 8002944:	40008000 	.word	0x40008000

08002948 <HAL_UART_TxCpltCallback>:

    return;
}

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002948:	b580      	push	{r7, lr}
 800294a:	b082      	sub	sp, #8
 800294c:	af00      	add	r7, sp, #0
 800294e:	6078      	str	r0, [r7, #4]
    switch ((uint32_t)huart->Instance)
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	4a0f      	ldr	r2, [pc, #60]	; (8002994 <HAL_UART_TxCpltCallback+0x4c>)
 8002956:	4293      	cmp	r3, r2
 8002958:	d00a      	beq.n	8002970 <HAL_UART_TxCpltCallback+0x28>
 800295a:	4a0f      	ldr	r2, [pc, #60]	; (8002998 <HAL_UART_TxCpltCallback+0x50>)
 800295c:	4293      	cmp	r3, r2
 800295e:	d10f      	bne.n	8002980 <HAL_UART_TxCpltCallback+0x38>
    {
#if (CFG_HW_USART1_ENABLED == 1)
        case (uint32_t)USART1:
            if(HW_huart1TxCb)
 8002960:	4b0e      	ldr	r3, [pc, #56]	; (800299c <HAL_UART_TxCpltCallback+0x54>)
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	2b00      	cmp	r3, #0
 8002966:	d00d      	beq.n	8002984 <HAL_UART_TxCpltCallback+0x3c>
            {
                HW_huart1TxCb();
 8002968:	4b0c      	ldr	r3, [pc, #48]	; (800299c <HAL_UART_TxCpltCallback+0x54>)
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	4798      	blx	r3
            }
            break;
 800296e:	e009      	b.n	8002984 <HAL_UART_TxCpltCallback+0x3c>
#endif

#if (CFG_HW_LPUART1_ENABLED == 1)
        case (uint32_t)LPUART1:
            if(HW_hlpuart1TxCb)
 8002970:	4b0b      	ldr	r3, [pc, #44]	; (80029a0 <HAL_UART_TxCpltCallback+0x58>)
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	2b00      	cmp	r3, #0
 8002976:	d007      	beq.n	8002988 <HAL_UART_TxCpltCallback+0x40>
            {
                HW_hlpuart1TxCb();
 8002978:	4b09      	ldr	r3, [pc, #36]	; (80029a0 <HAL_UART_TxCpltCallback+0x58>)
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	4798      	blx	r3
            }
            break;
 800297e:	e003      	b.n	8002988 <HAL_UART_TxCpltCallback+0x40>
#endif

        default:
            break;
 8002980:	bf00      	nop
 8002982:	e002      	b.n	800298a <HAL_UART_TxCpltCallback+0x42>
            break;
 8002984:	bf00      	nop
 8002986:	e000      	b.n	800298a <HAL_UART_TxCpltCallback+0x42>
            break;
 8002988:	bf00      	nop
    }

    return;
 800298a:	bf00      	nop
}
 800298c:	3708      	adds	r7, #8
 800298e:	46bd      	mov	sp, r7
 8002990:	bd80      	pop	{r7, pc}
 8002992:	bf00      	nop
 8002994:	40008000 	.word	0x40008000
 8002998:	40013800 	.word	0x40013800
 800299c:	200003d0 	.word	0x200003d0
 80029a0:	200003d4 	.word	0x200003d4

080029a4 <LL_RCC_LSE_SetDriveCapability>:
{
 80029a4:	b480      	push	{r7}
 80029a6:	b083      	sub	sp, #12
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 80029ac:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80029b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80029b4:	f023 0218 	bic.w	r2, r3, #24
 80029b8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	4313      	orrs	r3, r2
 80029c0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 80029c4:	bf00      	nop
 80029c6:	370c      	adds	r7, #12
 80029c8:	46bd      	mov	sp, r7
 80029ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ce:	4770      	bx	lr

080029d0 <LL_AHB1_GRP1_EnableClock>:
{
 80029d0:	b480      	push	{r7}
 80029d2:	b085      	sub	sp, #20
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 80029d8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80029dc:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80029de:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	4313      	orrs	r3, r2
 80029e6:	648b      	str	r3, [r1, #72]	; 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80029e8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80029ec:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	4013      	ands	r3, r2
 80029f2:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80029f4:	68fb      	ldr	r3, [r7, #12]
}
 80029f6:	bf00      	nop
 80029f8:	3714      	adds	r7, #20
 80029fa:	46bd      	mov	sp, r7
 80029fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a00:	4770      	bx	lr

08002a02 <LL_AHB2_GRP1_EnableClock>:
{
 8002a02:	b480      	push	{r7}
 8002a04:	b085      	sub	sp, #20
 8002a06:	af00      	add	r7, sp, #0
 8002a08:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8002a0a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002a0e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002a10:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	4313      	orrs	r3, r2
 8002a18:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8002a1a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002a1e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	4013      	ands	r3, r2
 8002a24:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002a26:	68fb      	ldr	r3, [r7, #12]
}
 8002a28:	bf00      	nop
 8002a2a:	3714      	adds	r7, #20
 8002a2c:	46bd      	mov	sp, r7
 8002a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a32:	4770      	bx	lr
 8002a34:	0000      	movs	r0, r0
	...

08002a38 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002a3c:	f002 ffaa 	bl	8005994 <HAL_Init>
  /* Config code for STM32_WPAN (HSE Tuning must be done before system clock configuration) */
  MX_APPE_Config();
 8002a40:	f7fe fde6 	bl	8001610 <MX_APPE_Config>
  /* USER CODE BEGIN Init */
  //while(HAL_ADCEx_Calibration_Start(&hadc1, 0) != HAL_OK);
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002a44:	f000 f844 	bl	8002ad0 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8002a48:	f000 f8b0 	bl	8002bac <PeriphCommonClock_Config>

  /* IPCC initialisation */
   MX_IPCC_Init();
 8002a4c:	f000 f982 	bl	8002d54 <MX_IPCC_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002a50:	f000 fa8e 	bl	8002f70 <MX_GPIO_Init>
  MX_DMA_Init();
 8002a54:	f000 fa66 	bl	8002f24 <MX_DMA_Init>
  MX_RF_Init();
 8002a58:	f000 f9de 	bl	8002e18 <MX_RF_Init>
  MX_RTC_Init();
 8002a5c:	f000 f9fa 	bl	8002e54 <MX_RTC_Init>
  MX_RNG_Init();
 8002a60:	f000 f9e2 	bl	8002e28 <MX_RNG_Init>
  MX_I2C1_Init();
 8002a64:	f000 f936 	bl	8002cd4 <MX_I2C1_Init>
  MX_ADC1_Init();
 8002a68:	f000 f8c0 	bl	8002bec <MX_ADC1_Init>
  MX_SPI2_Init();
 8002a6c:	f000 fa1c 	bl	8002ea8 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
  HAL_SetTickFreq(HAL_TICK_FREQ_1KHZ);
 8002a70:	2001      	movs	r0, #1
 8002a72:	f003 f815 	bl	8005aa0 <HAL_SetTickFreq>
  while(HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED) != HAL_OK);
 8002a76:	bf00      	nop
 8002a78:	217f      	movs	r1, #127	; 0x7f
 8002a7a:	4813      	ldr	r0, [pc, #76]	; (8002ac8 <main+0x90>)
 8002a7c:	f004 fca8 	bl	80073d0 <HAL_ADCEx_Calibration_Start>
 8002a80:	4603      	mov	r3, r0
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d1f8      	bne.n	8002a78 <main+0x40>
  //HAL_GPIO_WritePin(LED1_OUT_GPIO_Port, LED1_OUT_Pin, GPIO_PIN_SET);
  AD5697R_init();
 8002a86:	f7fe fade 	bl	8001046 <AD5697R_init>
  printf("hi\r\n");
 8002a8a:	4810      	ldr	r0, [pc, #64]	; (8002acc <main+0x94>)
 8002a8c:	f00d fda2 	bl	80105d4 <puts>
  AD5697R_setDAC(0,1);
 8002a90:	ed9f 0b0b 	vldr	d0, [pc, #44]	; 8002ac0 <main+0x88>
 8002a94:	2000      	movs	r0, #0
 8002a96:	f7fe faa3 	bl	8000fe0 <AD5697R_setDAC>
  AD5697R_setDAC(1,1);
 8002a9a:	ed9f 0b09 	vldr	d0, [pc, #36]	; 8002ac0 <main+0x88>
 8002a9e:	2001      	movs	r0, #1
 8002aa0:	f7fe fa9e 	bl	8000fe0 <AD5697R_setDAC>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_SET);
 8002aa4:	2201      	movs	r2, #1
 8002aa6:	2102      	movs	r1, #2
 8002aa8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002aac:	f005 fba6 	bl	80081fc <HAL_GPIO_WritePin>

  /* USER CODE END 2 */

  /* Init code for STM32_WPAN */
  MX_APPE_Init();
 8002ab0:	f7fe fdbc 	bl	800162c <MX_APPE_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while(1)
	{
    /* USER CODE END WHILE */
    MX_APPE_Process();
 8002ab4:	f7fe ffe2 	bl	8001a7c <MX_APPE_Process>
 8002ab8:	e7fc      	b.n	8002ab4 <main+0x7c>
 8002aba:	bf00      	nop
 8002abc:	f3af 8000 	nop.w
 8002ac0:	00000000 	.word	0x00000000
 8002ac4:	3ff00000 	.word	0x3ff00000
 8002ac8:	200003d8 	.word	0x200003d8
 8002acc:	0801565c 	.word	0x0801565c

08002ad0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	b09a      	sub	sp, #104	; 0x68
 8002ad4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002ad6:	f107 0320 	add.w	r3, r7, #32
 8002ada:	2248      	movs	r2, #72	; 0x48
 8002adc:	2100      	movs	r1, #0
 8002ade:	4618      	mov	r0, r3
 8002ae0:	f00d fe78 	bl	80107d4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002ae4:	1d3b      	adds	r3, r7, #4
 8002ae6:	2200      	movs	r2, #0
 8002ae8:	601a      	str	r2, [r3, #0]
 8002aea:	605a      	str	r2, [r3, #4]
 8002aec:	609a      	str	r2, [r3, #8]
 8002aee:	60da      	str	r2, [r3, #12]
 8002af0:	611a      	str	r2, [r3, #16]
 8002af2:	615a      	str	r2, [r3, #20]
 8002af4:	619a      	str	r2, [r3, #24]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8002af6:	f006 f875 	bl	8008be4 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8002afa:	2000      	movs	r0, #0
 8002afc:	f7ff ff52 	bl	80029a4 <LL_RCC_LSE_SetDriveCapability>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002b00:	4b29      	ldr	r3, [pc, #164]	; (8002ba8 <SystemClock_Config+0xd8>)
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002b08:	4a27      	ldr	r2, [pc, #156]	; (8002ba8 <SystemClock_Config+0xd8>)
 8002b0a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002b0e:	6013      	str	r3, [r2, #0]
 8002b10:	4b25      	ldr	r3, [pc, #148]	; (8002ba8 <SystemClock_Config+0xd8>)
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002b18:	603b      	str	r3, [r7, #0]
 8002b1a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI
 8002b1c:	2347      	movs	r3, #71	; 0x47
 8002b1e:	623b      	str	r3, [r7, #32]
                              |RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002b20:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002b24:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8002b26:	2301      	movs	r3, #1
 8002b28:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002b2a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002b2e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8002b30:	2301      	movs	r3, #1
 8002b32:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002b34:	2340      	movs	r3, #64	; 0x40
 8002b36:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002b38:	2302      	movs	r3, #2
 8002b3a:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002b3c:	2302      	movs	r3, #2
 8002b3e:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8002b40:	2300      	movs	r3, #0
 8002b42:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLN = 8;
 8002b44:	2308      	movs	r3, #8
 8002b46:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002b48:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002b4c:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002b4e:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8002b52:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8002b54:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002b58:	663b      	str	r3, [r7, #96]	; 0x60
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002b5a:	f107 0320 	add.w	r3, r7, #32
 8002b5e:	4618      	mov	r0, r3
 8002b60:	f006 fbd4 	bl	800930c <HAL_RCC_OscConfig>
 8002b64:	4603      	mov	r3, r0
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d001      	beq.n	8002b6e <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8002b6a:	f000 fa41 	bl	8002ff0 <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 8002b6e:	236f      	movs	r3, #111	; 0x6f
 8002b70:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8002b72:	2302      	movs	r3, #2
 8002b74:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002b76:	2300      	movs	r3, #0
 8002b78:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002b7a:	2300      	movs	r3, #0
 8002b7c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002b7e:	2300      	movs	r3, #0
 8002b80:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV1;
 8002b82:	2300      	movs	r3, #0
 8002b84:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 8002b86:	2300      	movs	r3, #0
 8002b88:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8002b8a:	1d3b      	adds	r3, r7, #4
 8002b8c:	2101      	movs	r1, #1
 8002b8e:	4618      	mov	r0, r3
 8002b90:	f006 ff30 	bl	80099f4 <HAL_RCC_ClockConfig>
 8002b94:	4603      	mov	r3, r0
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d001      	beq.n	8002b9e <SystemClock_Config+0xce>
  {
    Error_Handler();
 8002b9a:	f000 fa29 	bl	8002ff0 <Error_Handler>
  }
}
 8002b9e:	bf00      	nop
 8002ba0:	3768      	adds	r7, #104	; 0x68
 8002ba2:	46bd      	mov	sp, r7
 8002ba4:	bd80      	pop	{r7, pc}
 8002ba6:	bf00      	nop
 8002ba8:	58000400 	.word	0x58000400

08002bac <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8002bac:	b580      	push	{r7, lr}
 8002bae:	b094      	sub	sp, #80	; 0x50
 8002bb0:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002bb2:	463b      	mov	r3, r7
 8002bb4:	2250      	movs	r2, #80	; 0x50
 8002bb6:	2100      	movs	r1, #0
 8002bb8:	4618      	mov	r0, r3
 8002bba:	f00d fe0b 	bl	80107d4 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS|RCC_PERIPHCLK_RFWAKEUP;
 8002bbe:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8002bc2:	603b      	str	r3, [r7, #0]
  PeriphClkInitStruct.RFWakeUpClockSelection = RCC_RFWKPCLKSOURCE_LSE;
 8002bc4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002bc8:	647b      	str	r3, [r7, #68]	; 0x44
  PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSE;
 8002bca:	2302      	movs	r3, #2
 8002bcc:	64bb      	str	r3, [r7, #72]	; 0x48
  PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE1;
 8002bce:	2310      	movs	r3, #16
 8002bd0:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002bd2:	463b      	mov	r3, r7
 8002bd4:	4618      	mov	r0, r3
 8002bd6:	f007 fb4a 	bl	800a26e <HAL_RCCEx_PeriphCLKConfig>
 8002bda:	4603      	mov	r3, r0
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d001      	beq.n	8002be4 <PeriphCommonClock_Config+0x38>
  {
    Error_Handler();
 8002be0:	f000 fa06 	bl	8002ff0 <Error_Handler>
  }
  /* USER CODE BEGIN Smps */

  /* USER CODE END Smps */
}
 8002be4:	bf00      	nop
 8002be6:	3750      	adds	r7, #80	; 0x50
 8002be8:	46bd      	mov	sp, r7
 8002bea:	bd80      	pop	{r7, pc}

08002bec <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002bec:	b580      	push	{r7, lr}
 8002bee:	b086      	sub	sp, #24
 8002bf0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002bf2:	463b      	mov	r3, r7
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	601a      	str	r2, [r3, #0]
 8002bf8:	605a      	str	r2, [r3, #4]
 8002bfa:	609a      	str	r2, [r3, #8]
 8002bfc:	60da      	str	r2, [r3, #12]
 8002bfe:	611a      	str	r2, [r3, #16]
 8002c00:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8002c02:	4b30      	ldr	r3, [pc, #192]	; (8002cc4 <MX_ADC1_Init+0xd8>)
 8002c04:	4a30      	ldr	r2, [pc, #192]	; (8002cc8 <MX_ADC1_Init+0xdc>)
 8002c06:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8002c08:	4b2e      	ldr	r3, [pc, #184]	; (8002cc4 <MX_ADC1_Init+0xd8>)
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002c0e:	4b2d      	ldr	r3, [pc, #180]	; (8002cc4 <MX_ADC1_Init+0xd8>)
 8002c10:	2200      	movs	r2, #0
 8002c12:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002c14:	4b2b      	ldr	r3, [pc, #172]	; (8002cc4 <MX_ADC1_Init+0xd8>)
 8002c16:	2200      	movs	r2, #0
 8002c18:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8002c1a:	4b2a      	ldr	r3, [pc, #168]	; (8002cc4 <MX_ADC1_Init+0xd8>)
 8002c1c:	2201      	movs	r2, #1
 8002c1e:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002c20:	4b28      	ldr	r3, [pc, #160]	; (8002cc4 <MX_ADC1_Init+0xd8>)
 8002c22:	2204      	movs	r2, #4
 8002c24:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8002c26:	4b27      	ldr	r3, [pc, #156]	; (8002cc4 <MX_ADC1_Init+0xd8>)
 8002c28:	2200      	movs	r2, #0
 8002c2a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8002c2c:	4b25      	ldr	r3, [pc, #148]	; (8002cc4 <MX_ADC1_Init+0xd8>)
 8002c2e:	2201      	movs	r2, #1
 8002c30:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 2;
 8002c32:	4b24      	ldr	r3, [pc, #144]	; (8002cc4 <MX_ADC1_Init+0xd8>)
 8002c34:	2202      	movs	r2, #2
 8002c36:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002c38:	4b22      	ldr	r3, [pc, #136]	; (8002cc4 <MX_ADC1_Init+0xd8>)
 8002c3a:	2200      	movs	r2, #0
 8002c3c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002c40:	4b20      	ldr	r3, [pc, #128]	; (8002cc4 <MX_ADC1_Init+0xd8>)
 8002c42:	2200      	movs	r2, #0
 8002c44:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002c46:	4b1f      	ldr	r3, [pc, #124]	; (8002cc4 <MX_ADC1_Init+0xd8>)
 8002c48:	2200      	movs	r2, #0
 8002c4a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8002c4c:	4b1d      	ldr	r3, [pc, #116]	; (8002cc4 <MX_ADC1_Init+0xd8>)
 8002c4e:	2201      	movs	r2, #1
 8002c50:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8002c54:	4b1b      	ldr	r3, [pc, #108]	; (8002cc4 <MX_ADC1_Init+0xd8>)
 8002c56:	2200      	movs	r2, #0
 8002c58:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8002c5a:	4b1a      	ldr	r3, [pc, #104]	; (8002cc4 <MX_ADC1_Init+0xd8>)
 8002c5c:	2200      	movs	r2, #0
 8002c5e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002c62:	4818      	ldr	r0, [pc, #96]	; (8002cc4 <MX_ADC1_Init+0xd8>)
 8002c64:	f003 f992 	bl	8005f8c <HAL_ADC_Init>
 8002c68:	4603      	mov	r3, r0
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d001      	beq.n	8002c72 <MX_ADC1_Init+0x86>
  {
    Error_Handler();
 8002c6e:	f000 f9bf 	bl	8002ff0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8002c72:	4b16      	ldr	r3, [pc, #88]	; (8002ccc <MX_ADC1_Init+0xe0>)
 8002c74:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002c76:	2306      	movs	r3, #6
 8002c78:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_12CYCLES_5;
 8002c7a:	2302      	movs	r3, #2
 8002c7c:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8002c7e:	237f      	movs	r3, #127	; 0x7f
 8002c80:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8002c82:	2304      	movs	r3, #4
 8002c84:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8002c86:	2300      	movs	r3, #0
 8002c88:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002c8a:	463b      	mov	r3, r7
 8002c8c:	4619      	mov	r1, r3
 8002c8e:	480d      	ldr	r0, [pc, #52]	; (8002cc4 <MX_ADC1_Init+0xd8>)
 8002c90:	f003 fd82 	bl	8006798 <HAL_ADC_ConfigChannel>
 8002c94:	4603      	mov	r3, r0
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d001      	beq.n	8002c9e <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8002c9a:	f000 f9a9 	bl	8002ff0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8002c9e:	4b0c      	ldr	r3, [pc, #48]	; (8002cd0 <MX_ADC1_Init+0xe4>)
 8002ca0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8002ca2:	230c      	movs	r3, #12
 8002ca4:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002ca6:	463b      	mov	r3, r7
 8002ca8:	4619      	mov	r1, r3
 8002caa:	4806      	ldr	r0, [pc, #24]	; (8002cc4 <MX_ADC1_Init+0xd8>)
 8002cac:	f003 fd74 	bl	8006798 <HAL_ADC_ConfigChannel>
 8002cb0:	4603      	mov	r3, r0
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d001      	beq.n	8002cba <MX_ADC1_Init+0xce>
  {
    Error_Handler();
 8002cb6:	f000 f99b 	bl	8002ff0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002cba:	bf00      	nop
 8002cbc:	3718      	adds	r7, #24
 8002cbe:	46bd      	mov	sp, r7
 8002cc0:	bd80      	pop	{r7, pc}
 8002cc2:	bf00      	nop
 8002cc4:	200003d8 	.word	0x200003d8
 8002cc8:	50040000 	.word	0x50040000
 8002ccc:	3ef08000 	.word	0x3ef08000
 8002cd0:	32601000 	.word	0x32601000

08002cd4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002cd8:	4b1b      	ldr	r3, [pc, #108]	; (8002d48 <MX_I2C1_Init+0x74>)
 8002cda:	4a1c      	ldr	r2, [pc, #112]	; (8002d4c <MX_I2C1_Init+0x78>)
 8002cdc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00707CBB;
 8002cde:	4b1a      	ldr	r3, [pc, #104]	; (8002d48 <MX_I2C1_Init+0x74>)
 8002ce0:	4a1b      	ldr	r2, [pc, #108]	; (8002d50 <MX_I2C1_Init+0x7c>)
 8002ce2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002ce4:	4b18      	ldr	r3, [pc, #96]	; (8002d48 <MX_I2C1_Init+0x74>)
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002cea:	4b17      	ldr	r3, [pc, #92]	; (8002d48 <MX_I2C1_Init+0x74>)
 8002cec:	2201      	movs	r2, #1
 8002cee:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002cf0:	4b15      	ldr	r3, [pc, #84]	; (8002d48 <MX_I2C1_Init+0x74>)
 8002cf2:	2200      	movs	r2, #0
 8002cf4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002cf6:	4b14      	ldr	r3, [pc, #80]	; (8002d48 <MX_I2C1_Init+0x74>)
 8002cf8:	2200      	movs	r2, #0
 8002cfa:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002cfc:	4b12      	ldr	r3, [pc, #72]	; (8002d48 <MX_I2C1_Init+0x74>)
 8002cfe:	2200      	movs	r2, #0
 8002d00:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002d02:	4b11      	ldr	r3, [pc, #68]	; (8002d48 <MX_I2C1_Init+0x74>)
 8002d04:	2200      	movs	r2, #0
 8002d06:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002d08:	4b0f      	ldr	r3, [pc, #60]	; (8002d48 <MX_I2C1_Init+0x74>)
 8002d0a:	2200      	movs	r2, #0
 8002d0c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002d0e:	480e      	ldr	r0, [pc, #56]	; (8002d48 <MX_I2C1_Init+0x74>)
 8002d10:	f005 fac8 	bl	80082a4 <HAL_I2C_Init>
 8002d14:	4603      	mov	r3, r0
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d001      	beq.n	8002d1e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8002d1a:	f000 f969 	bl	8002ff0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002d1e:	2100      	movs	r1, #0
 8002d20:	4809      	ldr	r0, [pc, #36]	; (8002d48 <MX_I2C1_Init+0x74>)
 8002d22:	f005 fe41 	bl	80089a8 <HAL_I2CEx_ConfigAnalogFilter>
 8002d26:	4603      	mov	r3, r0
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d001      	beq.n	8002d30 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002d2c:	f000 f960 	bl	8002ff0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002d30:	2100      	movs	r1, #0
 8002d32:	4805      	ldr	r0, [pc, #20]	; (8002d48 <MX_I2C1_Init+0x74>)
 8002d34:	f005 fe83 	bl	8008a3e <HAL_I2CEx_ConfigDigitalFilter>
 8002d38:	4603      	mov	r3, r0
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d001      	beq.n	8002d42 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8002d3e:	f000 f957 	bl	8002ff0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002d42:	bf00      	nop
 8002d44:	bd80      	pop	{r7, pc}
 8002d46:	bf00      	nop
 8002d48:	2000049c 	.word	0x2000049c
 8002d4c:	40005400 	.word	0x40005400
 8002d50:	00707cbb 	.word	0x00707cbb

08002d54 <MX_IPCC_Init>:
  * @brief IPCC Initialization Function
  * @param None
  * @retval None
  */
static void MX_IPCC_Init(void)
{
 8002d54:	b580      	push	{r7, lr}
 8002d56:	af00      	add	r7, sp, #0
  /* USER CODE END IPCC_Init 0 */

  /* USER CODE BEGIN IPCC_Init 1 */

  /* USER CODE END IPCC_Init 1 */
  hipcc.Instance = IPCC;
 8002d58:	4b06      	ldr	r3, [pc, #24]	; (8002d74 <MX_IPCC_Init+0x20>)
 8002d5a:	4a07      	ldr	r2, [pc, #28]	; (8002d78 <MX_IPCC_Init+0x24>)
 8002d5c:	601a      	str	r2, [r3, #0]
  if (HAL_IPCC_Init(&hipcc) != HAL_OK)
 8002d5e:	4805      	ldr	r0, [pc, #20]	; (8002d74 <MX_IPCC_Init+0x20>)
 8002d60:	f005 feba 	bl	8008ad8 <HAL_IPCC_Init>
 8002d64:	4603      	mov	r3, r0
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d001      	beq.n	8002d6e <MX_IPCC_Init+0x1a>
  {
    Error_Handler();
 8002d6a:	f000 f941 	bl	8002ff0 <Error_Handler>
  }
  /* USER CODE BEGIN IPCC_Init 2 */

  /* USER CODE END IPCC_Init 2 */

}
 8002d6e:	bf00      	nop
 8002d70:	bd80      	pop	{r7, pc}
 8002d72:	bf00      	nop
 8002d74:	200004f0 	.word	0x200004f0
 8002d78:	58000c00 	.word	0x58000c00

08002d7c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
void MX_USART1_UART_Init(void)
{
 8002d7c:	b580      	push	{r7, lr}
 8002d7e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002d80:	4b23      	ldr	r3, [pc, #140]	; (8002e10 <MX_USART1_UART_Init+0x94>)
 8002d82:	4a24      	ldr	r2, [pc, #144]	; (8002e14 <MX_USART1_UART_Init+0x98>)
 8002d84:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002d86:	4b22      	ldr	r3, [pc, #136]	; (8002e10 <MX_USART1_UART_Init+0x94>)
 8002d88:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002d8c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002d8e:	4b20      	ldr	r3, [pc, #128]	; (8002e10 <MX_USART1_UART_Init+0x94>)
 8002d90:	2200      	movs	r2, #0
 8002d92:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002d94:	4b1e      	ldr	r3, [pc, #120]	; (8002e10 <MX_USART1_UART_Init+0x94>)
 8002d96:	2200      	movs	r2, #0
 8002d98:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002d9a:	4b1d      	ldr	r3, [pc, #116]	; (8002e10 <MX_USART1_UART_Init+0x94>)
 8002d9c:	2200      	movs	r2, #0
 8002d9e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002da0:	4b1b      	ldr	r3, [pc, #108]	; (8002e10 <MX_USART1_UART_Init+0x94>)
 8002da2:	220c      	movs	r2, #12
 8002da4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002da6:	4b1a      	ldr	r3, [pc, #104]	; (8002e10 <MX_USART1_UART_Init+0x94>)
 8002da8:	2200      	movs	r2, #0
 8002daa:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_8;
 8002dac:	4b18      	ldr	r3, [pc, #96]	; (8002e10 <MX_USART1_UART_Init+0x94>)
 8002dae:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8002db2:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002db4:	4b16      	ldr	r3, [pc, #88]	; (8002e10 <MX_USART1_UART_Init+0x94>)
 8002db6:	2200      	movs	r2, #0
 8002db8:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002dba:	4b15      	ldr	r3, [pc, #84]	; (8002e10 <MX_USART1_UART_Init+0x94>)
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002dc0:	4b13      	ldr	r3, [pc, #76]	; (8002e10 <MX_USART1_UART_Init+0x94>)
 8002dc2:	2200      	movs	r2, #0
 8002dc4:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002dc6:	4812      	ldr	r0, [pc, #72]	; (8002e10 <MX_USART1_UART_Init+0x94>)
 8002dc8:	f007 fef4 	bl	800abb4 <HAL_UART_Init>
 8002dcc:	4603      	mov	r3, r0
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d001      	beq.n	8002dd6 <MX_USART1_UART_Init+0x5a>
  {
    Error_Handler();
 8002dd2:	f000 f90d 	bl	8002ff0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002dd6:	2100      	movs	r1, #0
 8002dd8:	480d      	ldr	r0, [pc, #52]	; (8002e10 <MX_USART1_UART_Init+0x94>)
 8002dda:	f009 f8ba 	bl	800bf52 <HAL_UARTEx_SetTxFifoThreshold>
 8002dde:	4603      	mov	r3, r0
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d001      	beq.n	8002de8 <MX_USART1_UART_Init+0x6c>
  {
    Error_Handler();
 8002de4:	f000 f904 	bl	8002ff0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002de8:	2100      	movs	r1, #0
 8002dea:	4809      	ldr	r0, [pc, #36]	; (8002e10 <MX_USART1_UART_Init+0x94>)
 8002dec:	f009 f8ef 	bl	800bfce <HAL_UARTEx_SetRxFifoThreshold>
 8002df0:	4603      	mov	r3, r0
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d001      	beq.n	8002dfa <MX_USART1_UART_Init+0x7e>
  {
    Error_Handler();
 8002df6:	f000 f8fb 	bl	8002ff0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8002dfa:	4805      	ldr	r0, [pc, #20]	; (8002e10 <MX_USART1_UART_Init+0x94>)
 8002dfc:	f009 f870 	bl	800bee0 <HAL_UARTEx_DisableFifoMode>
 8002e00:	4603      	mov	r3, r0
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d001      	beq.n	8002e0a <MX_USART1_UART_Init+0x8e>
  {
    Error_Handler();
 8002e06:	f000 f8f3 	bl	8002ff0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002e0a:	bf00      	nop
 8002e0c:	bd80      	pop	{r7, pc}
 8002e0e:	bf00      	nop
 8002e10:	200005bc 	.word	0x200005bc
 8002e14:	40013800 	.word	0x40013800

08002e18 <MX_RF_Init>:
  * @brief RF Initialization Function
  * @param None
  * @retval None
  */
static void MX_RF_Init(void)
{
 8002e18:	b480      	push	{r7}
 8002e1a:	af00      	add	r7, sp, #0
  /* USER CODE END RF_Init 1 */
  /* USER CODE BEGIN RF_Init 2 */

  /* USER CODE END RF_Init 2 */

}
 8002e1c:	bf00      	nop
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e24:	4770      	bx	lr
	...

08002e28 <MX_RNG_Init>:
  * @brief RNG Initialization Function
  * @param None
  * @retval None
  */
static void MX_RNG_Init(void)
{
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	af00      	add	r7, sp, #0
  /* USER CODE END RNG_Init 0 */

  /* USER CODE BEGIN RNG_Init 1 */

  /* USER CODE END RNG_Init 1 */
  hrng.Instance = RNG;
 8002e2c:	4b07      	ldr	r3, [pc, #28]	; (8002e4c <MX_RNG_Init+0x24>)
 8002e2e:	4a08      	ldr	r2, [pc, #32]	; (8002e50 <MX_RNG_Init+0x28>)
 8002e30:	601a      	str	r2, [r3, #0]
  hrng.Init.ClockErrorDetection = RNG_CED_ENABLE;
 8002e32:	4b06      	ldr	r3, [pc, #24]	; (8002e4c <MX_RNG_Init+0x24>)
 8002e34:	2200      	movs	r2, #0
 8002e36:	605a      	str	r2, [r3, #4]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 8002e38:	4804      	ldr	r0, [pc, #16]	; (8002e4c <MX_RNG_Init+0x24>)
 8002e3a:	f007 fc9f 	bl	800a77c <HAL_RNG_Init>
 8002e3e:	4603      	mov	r3, r0
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d001      	beq.n	8002e48 <MX_RNG_Init+0x20>
  {
    Error_Handler();
 8002e44:	f000 f8d4 	bl	8002ff0 <Error_Handler>
  }
  /* USER CODE BEGIN RNG_Init 2 */

  /* USER CODE END RNG_Init 2 */

}
 8002e48:	bf00      	nop
 8002e4a:	bd80      	pop	{r7, pc}
 8002e4c:	2000070c 	.word	0x2000070c
 8002e50:	58001000 	.word	0x58001000

08002e54 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8002e54:	b580      	push	{r7, lr}
 8002e56:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8002e58:	4b11      	ldr	r3, [pc, #68]	; (8002ea0 <MX_RTC_Init+0x4c>)
 8002e5a:	4a12      	ldr	r2, [pc, #72]	; (8002ea4 <MX_RTC_Init+0x50>)
 8002e5c:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8002e5e:	4b10      	ldr	r3, [pc, #64]	; (8002ea0 <MX_RTC_Init+0x4c>)
 8002e60:	2200      	movs	r2, #0
 8002e62:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = CFG_RTC_ASYNCH_PRESCALER;
 8002e64:	4b0e      	ldr	r3, [pc, #56]	; (8002ea0 <MX_RTC_Init+0x4c>)
 8002e66:	220f      	movs	r2, #15
 8002e68:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = CFG_RTC_SYNCH_PRESCALER;
 8002e6a:	4b0d      	ldr	r3, [pc, #52]	; (8002ea0 <MX_RTC_Init+0x4c>)
 8002e6c:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8002e70:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8002e72:	4b0b      	ldr	r3, [pc, #44]	; (8002ea0 <MX_RTC_Init+0x4c>)
 8002e74:	2200      	movs	r2, #0
 8002e76:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8002e78:	4b09      	ldr	r3, [pc, #36]	; (8002ea0 <MX_RTC_Init+0x4c>)
 8002e7a:	2200      	movs	r2, #0
 8002e7c:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8002e7e:	4b08      	ldr	r3, [pc, #32]	; (8002ea0 <MX_RTC_Init+0x4c>)
 8002e80:	2200      	movs	r2, #0
 8002e82:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8002e84:	4b06      	ldr	r3, [pc, #24]	; (8002ea0 <MX_RTC_Init+0x4c>)
 8002e86:	2200      	movs	r2, #0
 8002e88:	615a      	str	r2, [r3, #20]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8002e8a:	4805      	ldr	r0, [pc, #20]	; (8002ea0 <MX_RTC_Init+0x4c>)
 8002e8c:	f007 fcab 	bl	800a7e6 <HAL_RTC_Init>
 8002e90:	4603      	mov	r3, r0
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d001      	beq.n	8002e9a <MX_RTC_Init+0x46>
  {
    Error_Handler();
 8002e96:	f000 f8ab 	bl	8002ff0 <Error_Handler>

  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8002e9a:	bf00      	nop
 8002e9c:	bd80      	pop	{r7, pc}
 8002e9e:	bf00      	nop
 8002ea0:	20000720 	.word	0x20000720
 8002ea4:	40002800 	.word	0x40002800

08002ea8 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8002ea8:	b580      	push	{r7, lr}
 8002eaa:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8002eac:	4b1b      	ldr	r3, [pc, #108]	; (8002f1c <MX_SPI2_Init+0x74>)
 8002eae:	4a1c      	ldr	r2, [pc, #112]	; (8002f20 <MX_SPI2_Init+0x78>)
 8002eb0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002eb2:	4b1a      	ldr	r3, [pc, #104]	; (8002f1c <MX_SPI2_Init+0x74>)
 8002eb4:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002eb8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002eba:	4b18      	ldr	r3, [pc, #96]	; (8002f1c <MX_SPI2_Init+0x74>)
 8002ebc:	2200      	movs	r2, #0
 8002ebe:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 8002ec0:	4b16      	ldr	r3, [pc, #88]	; (8002f1c <MX_SPI2_Init+0x74>)
 8002ec2:	f44f 7240 	mov.w	r2, #768	; 0x300
 8002ec6:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002ec8:	4b14      	ldr	r3, [pc, #80]	; (8002f1c <MX_SPI2_Init+0x74>)
 8002eca:	2200      	movs	r2, #0
 8002ecc:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002ece:	4b13      	ldr	r3, [pc, #76]	; (8002f1c <MX_SPI2_Init+0x74>)
 8002ed0:	2200      	movs	r2, #0
 8002ed2:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002ed4:	4b11      	ldr	r3, [pc, #68]	; (8002f1c <MX_SPI2_Init+0x74>)
 8002ed6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002eda:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002edc:	4b0f      	ldr	r3, [pc, #60]	; (8002f1c <MX_SPI2_Init+0x74>)
 8002ede:	2200      	movs	r2, #0
 8002ee0:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002ee2:	4b0e      	ldr	r3, [pc, #56]	; (8002f1c <MX_SPI2_Init+0x74>)
 8002ee4:	2200      	movs	r2, #0
 8002ee6:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002ee8:	4b0c      	ldr	r3, [pc, #48]	; (8002f1c <MX_SPI2_Init+0x74>)
 8002eea:	2200      	movs	r2, #0
 8002eec:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002eee:	4b0b      	ldr	r3, [pc, #44]	; (8002f1c <MX_SPI2_Init+0x74>)
 8002ef0:	2200      	movs	r2, #0
 8002ef2:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8002ef4:	4b09      	ldr	r3, [pc, #36]	; (8002f1c <MX_SPI2_Init+0x74>)
 8002ef6:	2207      	movs	r2, #7
 8002ef8:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002efa:	4b08      	ldr	r3, [pc, #32]	; (8002f1c <MX_SPI2_Init+0x74>)
 8002efc:	2200      	movs	r2, #0
 8002efe:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002f00:	4b06      	ldr	r3, [pc, #24]	; (8002f1c <MX_SPI2_Init+0x74>)
 8002f02:	2208      	movs	r2, #8
 8002f04:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002f06:	4805      	ldr	r0, [pc, #20]	; (8002f1c <MX_SPI2_Init+0x74>)
 8002f08:	f007 fd91 	bl	800aa2e <HAL_SPI_Init>
 8002f0c:	4603      	mov	r3, r0
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d001      	beq.n	8002f16 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8002f12:	f000 f86d 	bl	8002ff0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002f16:	bf00      	nop
 8002f18:	bd80      	pop	{r7, pc}
 8002f1a:	bf00      	nop
 8002f1c:	20000744 	.word	0x20000744
 8002f20:	40003800 	.word	0x40003800

08002f24 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002f24:	b580      	push	{r7, lr}
 8002f26:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8002f28:	2004      	movs	r0, #4
 8002f2a:	f7ff fd51 	bl	80029d0 <LL_AHB1_GRP1_EnableClock>
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002f2e:	2001      	movs	r0, #1
 8002f30:	f7ff fd4e 	bl	80029d0 <LL_AHB1_GRP1_EnableClock>
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002f34:	2002      	movs	r0, #2
 8002f36:	f7ff fd4b 	bl	80029d0 <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002f3a:	2200      	movs	r2, #0
 8002f3c:	2100      	movs	r1, #0
 8002f3e:	200b      	movs	r0, #11
 8002f40:	f004 fc15 	bl	800776e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002f44:	200b      	movs	r0, #11
 8002f46:	f004 fc2c 	bl	80077a2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 15, 0);
 8002f4a:	2200      	movs	r2, #0
 8002f4c:	210f      	movs	r1, #15
 8002f4e:	200e      	movs	r0, #14
 8002f50:	f004 fc0d 	bl	800776e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8002f54:	200e      	movs	r0, #14
 8002f56:	f004 fc24 	bl	80077a2 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel4_IRQn, 15, 0);
 8002f5a:	2200      	movs	r2, #0
 8002f5c:	210f      	movs	r1, #15
 8002f5e:	203a      	movs	r0, #58	; 0x3a
 8002f60:	f004 fc05 	bl	800776e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel4_IRQn);
 8002f64:	203a      	movs	r0, #58	; 0x3a
 8002f66:	f004 fc1c 	bl	80077a2 <HAL_NVIC_EnableIRQ>

}
 8002f6a:	bf00      	nop
 8002f6c:	bd80      	pop	{r7, pc}
	...

08002f70 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002f70:	b580      	push	{r7, lr}
 8002f72:	b086      	sub	sp, #24
 8002f74:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f76:	1d3b      	adds	r3, r7, #4
 8002f78:	2200      	movs	r2, #0
 8002f7a:	601a      	str	r2, [r3, #0]
 8002f7c:	605a      	str	r2, [r3, #4]
 8002f7e:	609a      	str	r2, [r3, #8]
 8002f80:	60da      	str	r2, [r3, #12]
 8002f82:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002f84:	2004      	movs	r0, #4
 8002f86:	f7ff fd3c 	bl	8002a02 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f8a:	2002      	movs	r0, #2
 8002f8c:	f7ff fd39 	bl	8002a02 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f90:	2001      	movs	r0, #1
 8002f92:	f7ff fd36 	bl	8002a02 <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LDO_EN_GPIO_Port, LDO_EN_Pin, GPIO_PIN_SET);
 8002f96:	2201      	movs	r2, #1
 8002f98:	2102      	movs	r1, #2
 8002f9a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002f9e:	f005 f92d 	bl	80081fc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_SET);
 8002fa2:	2201      	movs	r2, #1
 8002fa4:	2120      	movs	r1, #32
 8002fa6:	4811      	ldr	r0, [pc, #68]	; (8002fec <MX_GPIO_Init+0x7c>)
 8002fa8:	f005 f928 	bl	80081fc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LDO_EN_Pin */
  GPIO_InitStruct.Pin = LDO_EN_Pin;
 8002fac:	2302      	movs	r3, #2
 8002fae:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002fb0:	2301      	movs	r3, #1
 8002fb2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fb4:	2300      	movs	r3, #0
 8002fb6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002fb8:	2300      	movs	r3, #0
 8002fba:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(LDO_EN_GPIO_Port, &GPIO_InitStruct);
 8002fbc:	1d3b      	adds	r3, r7, #4
 8002fbe:	4619      	mov	r1, r3
 8002fc0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002fc4:	f004 ffaa 	bl	8007f1c <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI_CS_Pin */
  GPIO_InitStruct.Pin = SPI_CS_Pin;
 8002fc8:	2320      	movs	r3, #32
 8002fca:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002fcc:	2301      	movs	r3, #1
 8002fce:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002fd0:	2301      	movs	r3, #1
 8002fd2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002fd4:	2302      	movs	r3, #2
 8002fd6:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(SPI_CS_GPIO_Port, &GPIO_InitStruct);
 8002fd8:	1d3b      	adds	r3, r7, #4
 8002fda:	4619      	mov	r1, r3
 8002fdc:	4803      	ldr	r0, [pc, #12]	; (8002fec <MX_GPIO_Init+0x7c>)
 8002fde:	f004 ff9d 	bl	8007f1c <HAL_GPIO_Init>

}
 8002fe2:	bf00      	nop
 8002fe4:	3718      	adds	r7, #24
 8002fe6:	46bd      	mov	sp, r7
 8002fe8:	bd80      	pop	{r7, pc}
 8002fea:	bf00      	nop
 8002fec:	48000800 	.word	0x48000800

08002ff0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002ff0:	b480      	push	{r7}
 8002ff2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8002ff4:	bf00      	nop
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ffc:	4770      	bx	lr

08002ffe <LL_RCC_EnableRTC>:
{
 8002ffe:	b480      	push	{r7}
 8003000:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 8003002:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003006:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800300a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800300e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003012:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8003016:	bf00      	nop
 8003018:	46bd      	mov	sp, r7
 800301a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800301e:	4770      	bx	lr

08003020 <LL_AHB2_GRP1_EnableClock>:
{
 8003020:	b480      	push	{r7}
 8003022:	b085      	sub	sp, #20
 8003024:	af00      	add	r7, sp, #0
 8003026:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8003028:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800302c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800302e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	4313      	orrs	r3, r2
 8003036:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8003038:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800303c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	4013      	ands	r3, r2
 8003042:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003044:	68fb      	ldr	r3, [r7, #12]
}
 8003046:	bf00      	nop
 8003048:	3714      	adds	r7, #20
 800304a:	46bd      	mov	sp, r7
 800304c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003050:	4770      	bx	lr

08003052 <LL_AHB3_GRP1_EnableClock>:
{
 8003052:	b480      	push	{r7}
 8003054:	b085      	sub	sp, #20
 8003056:	af00      	add	r7, sp, #0
 8003058:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 800305a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800305e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003060:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	4313      	orrs	r3, r2
 8003068:	650b      	str	r3, [r1, #80]	; 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 800306a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800306e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	4013      	ands	r3, r2
 8003074:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003076:	68fb      	ldr	r3, [r7, #12]
}
 8003078:	bf00      	nop
 800307a:	3714      	adds	r7, #20
 800307c:	46bd      	mov	sp, r7
 800307e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003082:	4770      	bx	lr

08003084 <LL_APB1_GRP1_EnableClock>:
{
 8003084:	b480      	push	{r7}
 8003086:	b085      	sub	sp, #20
 8003088:	af00      	add	r7, sp, #0
 800308a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 800308c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003090:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003092:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	4313      	orrs	r3, r2
 800309a:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 800309c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80030a0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	4013      	ands	r3, r2
 80030a6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80030a8:	68fb      	ldr	r3, [r7, #12]
}
 80030aa:	bf00      	nop
 80030ac:	3714      	adds	r7, #20
 80030ae:	46bd      	mov	sp, r7
 80030b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b4:	4770      	bx	lr

080030b6 <LL_APB1_GRP2_EnableClock>:
{
 80030b6:	b480      	push	{r7}
 80030b8:	b085      	sub	sp, #20
 80030ba:	af00      	add	r7, sp, #0
 80030bc:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR2, Periphs);
 80030be:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80030c2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80030c4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	4313      	orrs	r3, r2
 80030cc:	65cb      	str	r3, [r1, #92]	; 0x5c
  tmpreg = READ_BIT(RCC->APB1ENR2, Periphs);
 80030ce:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80030d2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	4013      	ands	r3, r2
 80030d8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80030da:	68fb      	ldr	r3, [r7, #12]
}
 80030dc:	bf00      	nop
 80030de:	3714      	adds	r7, #20
 80030e0:	46bd      	mov	sp, r7
 80030e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e6:	4770      	bx	lr

080030e8 <LL_APB2_GRP1_EnableClock>:
{
 80030e8:	b480      	push	{r7}
 80030ea:	b085      	sub	sp, #20
 80030ec:	af00      	add	r7, sp, #0
 80030ee:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 80030f0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80030f4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80030f6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	4313      	orrs	r3, r2
 80030fe:	660b      	str	r3, [r1, #96]	; 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8003100:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003104:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	4013      	ands	r3, r2
 800310a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800310c:	68fb      	ldr	r3, [r7, #12]
}
 800310e:	bf00      	nop
 8003110:	3714      	adds	r7, #20
 8003112:	46bd      	mov	sp, r7
 8003114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003118:	4770      	bx	lr

0800311a <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800311a:	b580      	push	{r7, lr}
 800311c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_HSEM_CLK_ENABLE();
 800311e:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8003122:	f7ff ff96 	bl	8003052 <LL_AHB3_GRP1_EnableClock>

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* HSEM_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(HSEM_IRQn, 0, 0);
 8003126:	2200      	movs	r2, #0
 8003128:	2100      	movs	r1, #0
 800312a:	202e      	movs	r0, #46	; 0x2e
 800312c:	f004 fb1f 	bl	800776e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(HSEM_IRQn);
 8003130:	202e      	movs	r0, #46	; 0x2e
 8003132:	f004 fb36 	bl	80077a2 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003136:	bf00      	nop
 8003138:	bd80      	pop	{r7, pc}
	...

0800313c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800313c:	b580      	push	{r7, lr}
 800313e:	b09c      	sub	sp, #112	; 0x70
 8003140:	af00      	add	r7, sp, #0
 8003142:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003144:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8003148:	2200      	movs	r2, #0
 800314a:	601a      	str	r2, [r3, #0]
 800314c:	605a      	str	r2, [r3, #4]
 800314e:	609a      	str	r2, [r3, #8]
 8003150:	60da      	str	r2, [r3, #12]
 8003152:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003154:	f107 030c 	add.w	r3, r7, #12
 8003158:	2250      	movs	r2, #80	; 0x50
 800315a:	2100      	movs	r1, #0
 800315c:	4618      	mov	r0, r3
 800315e:	f00d fb39 	bl	80107d4 <memset>
  if(hadc->Instance==ADC1)
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	4a37      	ldr	r2, [pc, #220]	; (8003244 <HAL_ADC_MspInit+0x108>)
 8003168:	4293      	cmp	r3, r2
 800316a:	d166      	bne.n	800323a <HAL_ADC_MspInit+0xfe>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800316c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003170:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL;
 8003172:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8003176:	64bb      	str	r3, [r7, #72]	; 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003178:	f107 030c 	add.w	r3, r7, #12
 800317c:	4618      	mov	r0, r3
 800317e:	f007 f876 	bl	800a26e <HAL_RCCEx_PeriphCLKConfig>
 8003182:	4603      	mov	r3, r0
 8003184:	2b00      	cmp	r3, #0
 8003186:	d001      	beq.n	800318c <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8003188:	f7ff ff32 	bl	8002ff0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 800318c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8003190:	f7ff ff46 	bl	8003020 <LL_AHB2_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003194:	2001      	movs	r0, #1
 8003196:	f7ff ff43 	bl	8003020 <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800319a:	2004      	movs	r0, #4
 800319c:	f7ff ff40 	bl	8003020 <LL_AHB2_GRP1_EnableClock>
    /**ADC1 GPIO Configuration
    PA7     ------> ADC1_IN12
    PA8     ------> ADC1_IN15
    PC4     ------> ADC1_IN13
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 80031a0:	f44f 73c0 	mov.w	r3, #384	; 0x180
 80031a4:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80031a6:	2303      	movs	r3, #3
 80031a8:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031aa:	2300      	movs	r3, #0
 80031ac:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80031ae:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80031b2:	4619      	mov	r1, r3
 80031b4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80031b8:	f004 feb0 	bl	8007f1c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80031bc:	2310      	movs	r3, #16
 80031be:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80031c0:	2303      	movs	r3, #3
 80031c2:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031c4:	2300      	movs	r3, #0
 80031c6:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80031c8:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80031cc:	4619      	mov	r1, r3
 80031ce:	481e      	ldr	r0, [pc, #120]	; (8003248 <HAL_ADC_MspInit+0x10c>)
 80031d0:	f004 fea4 	bl	8007f1c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80031d4:	4b1d      	ldr	r3, [pc, #116]	; (800324c <HAL_ADC_MspInit+0x110>)
 80031d6:	4a1e      	ldr	r2, [pc, #120]	; (8003250 <HAL_ADC_MspInit+0x114>)
 80031d8:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80031da:	4b1c      	ldr	r3, [pc, #112]	; (800324c <HAL_ADC_MspInit+0x110>)
 80031dc:	2205      	movs	r2, #5
 80031de:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80031e0:	4b1a      	ldr	r3, [pc, #104]	; (800324c <HAL_ADC_MspInit+0x110>)
 80031e2:	2200      	movs	r2, #0
 80031e4:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80031e6:	4b19      	ldr	r3, [pc, #100]	; (800324c <HAL_ADC_MspInit+0x110>)
 80031e8:	2200      	movs	r2, #0
 80031ea:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80031ec:	4b17      	ldr	r3, [pc, #92]	; (800324c <HAL_ADC_MspInit+0x110>)
 80031ee:	2280      	movs	r2, #128	; 0x80
 80031f0:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80031f2:	4b16      	ldr	r3, [pc, #88]	; (800324c <HAL_ADC_MspInit+0x110>)
 80031f4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80031f8:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80031fa:	4b14      	ldr	r3, [pc, #80]	; (800324c <HAL_ADC_MspInit+0x110>)
 80031fc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003200:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8003202:	4b12      	ldr	r3, [pc, #72]	; (800324c <HAL_ADC_MspInit+0x110>)
 8003204:	2220      	movs	r2, #32
 8003206:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8003208:	4b10      	ldr	r3, [pc, #64]	; (800324c <HAL_ADC_MspInit+0x110>)
 800320a:	2200      	movs	r2, #0
 800320c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800320e:	480f      	ldr	r0, [pc, #60]	; (800324c <HAL_ADC_MspInit+0x110>)
 8003210:	f004 fb12 	bl	8007838 <HAL_DMA_Init>
 8003214:	4603      	mov	r3, r0
 8003216:	2b00      	cmp	r3, #0
 8003218:	d001      	beq.n	800321e <HAL_ADC_MspInit+0xe2>
    {
      Error_Handler();
 800321a:	f7ff fee9 	bl	8002ff0 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	4a0a      	ldr	r2, [pc, #40]	; (800324c <HAL_ADC_MspInit+0x110>)
 8003222:	64da      	str	r2, [r3, #76]	; 0x4c
 8003224:	4a09      	ldr	r2, [pc, #36]	; (800324c <HAL_ADC_MspInit+0x110>)
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	6293      	str	r3, [r2, #40]	; 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_IRQn, 0, 0);
 800322a:	2200      	movs	r2, #0
 800322c:	2100      	movs	r1, #0
 800322e:	2012      	movs	r0, #18
 8003230:	f004 fa9d 	bl	800776e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
 8003234:	2012      	movs	r0, #18
 8003236:	f004 fab4 	bl	80077a2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800323a:	bf00      	nop
 800323c:	3770      	adds	r7, #112	; 0x70
 800323e:	46bd      	mov	sp, r7
 8003240:	bd80      	pop	{r7, pc}
 8003242:	bf00      	nop
 8003244:	50040000 	.word	0x50040000
 8003248:	48000800 	.word	0x48000800
 800324c:	2000043c 	.word	0x2000043c
 8003250:	40020008 	.word	0x40020008

08003254 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003254:	b580      	push	{r7, lr}
 8003256:	b09c      	sub	sp, #112	; 0x70
 8003258:	af00      	add	r7, sp, #0
 800325a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800325c:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8003260:	2200      	movs	r2, #0
 8003262:	601a      	str	r2, [r3, #0]
 8003264:	605a      	str	r2, [r3, #4]
 8003266:	609a      	str	r2, [r3, #8]
 8003268:	60da      	str	r2, [r3, #12]
 800326a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800326c:	f107 030c 	add.w	r3, r7, #12
 8003270:	2250      	movs	r2, #80	; 0x50
 8003272:	2100      	movs	r1, #0
 8003274:	4618      	mov	r0, r3
 8003276:	f00d faad 	bl	80107d4 <memset>
  if(hi2c->Instance==I2C1)
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	4a17      	ldr	r2, [pc, #92]	; (80032dc <HAL_I2C_MspInit+0x88>)
 8003280:	4293      	cmp	r3, r2
 8003282:	d126      	bne.n	80032d2 <HAL_I2C_MspInit+0x7e>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8003284:	2304      	movs	r3, #4
 8003286:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8003288:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 800328c:	62fb      	str	r3, [r7, #44]	; 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800328e:	f107 030c 	add.w	r3, r7, #12
 8003292:	4618      	mov	r0, r3
 8003294:	f006 ffeb 	bl	800a26e <HAL_RCCEx_PeriphCLKConfig>
 8003298:	4603      	mov	r3, r0
 800329a:	2b00      	cmp	r3, #0
 800329c:	d001      	beq.n	80032a2 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 800329e:	f7ff fea7 	bl	8002ff0 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80032a2:	2002      	movs	r0, #2
 80032a4:	f7ff febc 	bl	8003020 <LL_AHB2_GRP1_EnableClock>
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80032a8:	f44f 7340 	mov.w	r3, #768	; 0x300
 80032ac:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80032ae:	2312      	movs	r3, #18
 80032b0:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80032b2:	2301      	movs	r3, #1
 80032b4:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80032b6:	2303      	movs	r3, #3
 80032b8:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80032ba:	2304      	movs	r3, #4
 80032bc:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80032be:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80032c2:	4619      	mov	r1, r3
 80032c4:	4806      	ldr	r0, [pc, #24]	; (80032e0 <HAL_I2C_MspInit+0x8c>)
 80032c6:	f004 fe29 	bl	8007f1c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80032ca:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 80032ce:	f7ff fed9 	bl	8003084 <LL_APB1_GRP1_EnableClock>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80032d2:	bf00      	nop
 80032d4:	3770      	adds	r7, #112	; 0x70
 80032d6:	46bd      	mov	sp, r7
 80032d8:	bd80      	pop	{r7, pc}
 80032da:	bf00      	nop
 80032dc:	40005400 	.word	0x40005400
 80032e0:	48000400 	.word	0x48000400

080032e4 <HAL_IPCC_MspInit>:
* This function configures the hardware resources used in this example
* @param hipcc: IPCC handle pointer
* @retval None
*/
void HAL_IPCC_MspInit(IPCC_HandleTypeDef* hipcc)
{
 80032e4:	b580      	push	{r7, lr}
 80032e6:	b082      	sub	sp, #8
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	6078      	str	r0, [r7, #4]
  if(hipcc->Instance==IPCC)
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	4a0d      	ldr	r2, [pc, #52]	; (8003328 <HAL_IPCC_MspInit+0x44>)
 80032f2:	4293      	cmp	r3, r2
 80032f4:	d113      	bne.n	800331e <HAL_IPCC_MspInit+0x3a>
  {
  /* USER CODE BEGIN IPCC_MspInit 0 */

  /* USER CODE END IPCC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_IPCC_CLK_ENABLE();
 80032f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80032fa:	f7ff feaa 	bl	8003052 <LL_AHB3_GRP1_EnableClock>
    /* IPCC interrupt Init */
    HAL_NVIC_SetPriority(IPCC_C1_RX_IRQn, 0, 0);
 80032fe:	2200      	movs	r2, #0
 8003300:	2100      	movs	r1, #0
 8003302:	202c      	movs	r0, #44	; 0x2c
 8003304:	f004 fa33 	bl	800776e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(IPCC_C1_RX_IRQn);
 8003308:	202c      	movs	r0, #44	; 0x2c
 800330a:	f004 fa4a 	bl	80077a2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(IPCC_C1_TX_IRQn, 0, 0);
 800330e:	2200      	movs	r2, #0
 8003310:	2100      	movs	r1, #0
 8003312:	202d      	movs	r0, #45	; 0x2d
 8003314:	f004 fa2b 	bl	800776e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(IPCC_C1_TX_IRQn);
 8003318:	202d      	movs	r0, #45	; 0x2d
 800331a:	f004 fa42 	bl	80077a2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN IPCC_MspInit 1 */

  /* USER CODE END IPCC_MspInit 1 */
  }

}
 800331e:	bf00      	nop
 8003320:	3708      	adds	r7, #8
 8003322:	46bd      	mov	sp, r7
 8003324:	bd80      	pop	{r7, pc}
 8003326:	bf00      	nop
 8003328:	58000c00 	.word	0x58000c00

0800332c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800332c:	b580      	push	{r7, lr}
 800332e:	b0a0      	sub	sp, #128	; 0x80
 8003330:	af00      	add	r7, sp, #0
 8003332:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003334:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8003338:	2200      	movs	r2, #0
 800333a:	601a      	str	r2, [r3, #0]
 800333c:	605a      	str	r2, [r3, #4]
 800333e:	609a      	str	r2, [r3, #8]
 8003340:	60da      	str	r2, [r3, #12]
 8003342:	611a      	str	r2, [r3, #16]
  HAL_DMA_MuxSyncConfigTypeDef pSyncConfig;
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003344:	f107 030c 	add.w	r3, r7, #12
 8003348:	2250      	movs	r2, #80	; 0x50
 800334a:	2100      	movs	r1, #0
 800334c:	4618      	mov	r0, r3
 800334e:	f00d fa41 	bl	80107d4 <memset>
  if(huart->Instance==LPUART1)
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	4a68      	ldr	r2, [pc, #416]	; (80034f8 <HAL_UART_MspInit+0x1cc>)
 8003358:	4293      	cmp	r3, r2
 800335a:	d16e      	bne.n	800343a <HAL_UART_MspInit+0x10e>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 800335c:	2302      	movs	r3, #2
 800335e:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8003360:	2300      	movs	r3, #0
 8003362:	62bb      	str	r3, [r7, #40]	; 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003364:	f107 030c 	add.w	r3, r7, #12
 8003368:	4618      	mov	r0, r3
 800336a:	f006 ff80 	bl	800a26e <HAL_RCCEx_PeriphCLKConfig>
 800336e:	4603      	mov	r3, r0
 8003370:	2b00      	cmp	r3, #0
 8003372:	d001      	beq.n	8003378 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8003374:	f7ff fe3c 	bl	8002ff0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8003378:	2001      	movs	r0, #1
 800337a:	f7ff fe9c 	bl	80030b6 <LL_APB1_GRP2_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800337e:	2001      	movs	r0, #1
 8003380:	f7ff fe4e 	bl	8003020 <LL_AHB2_GRP1_EnableClock>
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8003384:	230c      	movs	r3, #12
 8003386:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003388:	2302      	movs	r3, #2
 800338a:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800338c:	2300      	movs	r3, #0
 800338e:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003390:	2303      	movs	r3, #3
 8003392:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8003394:	2308      	movs	r3, #8
 8003396:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003398:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800339c:	4619      	mov	r1, r3
 800339e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80033a2:	f004 fdbb 	bl	8007f1c <HAL_GPIO_Init>

    /* LPUART1 DMA Init */
    /* LPUART1_TX Init */
    hdma_lpuart1_tx.Instance = DMA1_Channel4;
 80033a6:	4b55      	ldr	r3, [pc, #340]	; (80034fc <HAL_UART_MspInit+0x1d0>)
 80033a8:	4a55      	ldr	r2, [pc, #340]	; (8003500 <HAL_UART_MspInit+0x1d4>)
 80033aa:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_tx.Init.Request = DMA_REQUEST_LPUART1_TX;
 80033ac:	4b53      	ldr	r3, [pc, #332]	; (80034fc <HAL_UART_MspInit+0x1d0>)
 80033ae:	2211      	movs	r2, #17
 80033b0:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80033b2:	4b52      	ldr	r3, [pc, #328]	; (80034fc <HAL_UART_MspInit+0x1d0>)
 80033b4:	2210      	movs	r2, #16
 80033b6:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80033b8:	4b50      	ldr	r3, [pc, #320]	; (80034fc <HAL_UART_MspInit+0x1d0>)
 80033ba:	2200      	movs	r2, #0
 80033bc:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80033be:	4b4f      	ldr	r3, [pc, #316]	; (80034fc <HAL_UART_MspInit+0x1d0>)
 80033c0:	2280      	movs	r2, #128	; 0x80
 80033c2:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80033c4:	4b4d      	ldr	r3, [pc, #308]	; (80034fc <HAL_UART_MspInit+0x1d0>)
 80033c6:	2200      	movs	r2, #0
 80033c8:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80033ca:	4b4c      	ldr	r3, [pc, #304]	; (80034fc <HAL_UART_MspInit+0x1d0>)
 80033cc:	2200      	movs	r2, #0
 80033ce:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_tx.Init.Mode = DMA_NORMAL;
 80033d0:	4b4a      	ldr	r3, [pc, #296]	; (80034fc <HAL_UART_MspInit+0x1d0>)
 80033d2:	2200      	movs	r2, #0
 80033d4:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80033d6:	4b49      	ldr	r3, [pc, #292]	; (80034fc <HAL_UART_MspInit+0x1d0>)
 80033d8:	2200      	movs	r2, #0
 80033da:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_tx) != HAL_OK)
 80033dc:	4847      	ldr	r0, [pc, #284]	; (80034fc <HAL_UART_MspInit+0x1d0>)
 80033de:	f004 fa2b 	bl	8007838 <HAL_DMA_Init>
 80033e2:	4603      	mov	r3, r0
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d001      	beq.n	80033ec <HAL_UART_MspInit+0xc0>
    {
      Error_Handler();
 80033e8:	f7ff fe02 	bl	8002ff0 <Error_Handler>
    }

    pSyncConfig.SyncSignalID = HAL_DMAMUX1_SYNC_DMAMUX1_CH1_EVT;
 80033ec:	f04f 5388 	mov.w	r3, #285212672	; 0x11000000
 80033f0:	65fb      	str	r3, [r7, #92]	; 0x5c
    pSyncConfig.SyncPolarity = HAL_DMAMUX_SYNC_NO_EVENT;
 80033f2:	2300      	movs	r3, #0
 80033f4:	663b      	str	r3, [r7, #96]	; 0x60
    pSyncConfig.SyncEnable = DISABLE;
 80033f6:	2300      	movs	r3, #0
 80033f8:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
    pSyncConfig.EventEnable = DISABLE;
 80033fc:	2300      	movs	r3, #0
 80033fe:	f887 3065 	strb.w	r3, [r7, #101]	; 0x65
    pSyncConfig.RequestNumber = 1;
 8003402:	2301      	movs	r3, #1
 8003404:	66bb      	str	r3, [r7, #104]	; 0x68
    if (HAL_DMAEx_ConfigMuxSync(&hdma_lpuart1_tx, &pSyncConfig) != HAL_OK)
 8003406:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800340a:	4619      	mov	r1, r3
 800340c:	483b      	ldr	r0, [pc, #236]	; (80034fc <HAL_UART_MspInit+0x1d0>)
 800340e:	f004 fd45 	bl	8007e9c <HAL_DMAEx_ConfigMuxSync>
 8003412:	4603      	mov	r3, r0
 8003414:	2b00      	cmp	r3, #0
 8003416:	d001      	beq.n	800341c <HAL_UART_MspInit+0xf0>
    {
      Error_Handler();
 8003418:	f7ff fdea 	bl	8002ff0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_lpuart1_tx);
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	4a37      	ldr	r2, [pc, #220]	; (80034fc <HAL_UART_MspInit+0x1d0>)
 8003420:	679a      	str	r2, [r3, #120]	; 0x78
 8003422:	4a36      	ldr	r2, [pc, #216]	; (80034fc <HAL_UART_MspInit+0x1d0>)
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	6293      	str	r3, [r2, #40]	; 0x28

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 8003428:	2200      	movs	r2, #0
 800342a:	2100      	movs	r1, #0
 800342c:	2025      	movs	r0, #37	; 0x25
 800342e:	f004 f99e 	bl	800776e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 8003432:	2025      	movs	r0, #37	; 0x25
 8003434:	f004 f9b5 	bl	80077a2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8003438:	e05a      	b.n	80034f0 <HAL_UART_MspInit+0x1c4>
  else if(huart->Instance==USART1)
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	4a31      	ldr	r2, [pc, #196]	; (8003504 <HAL_UART_MspInit+0x1d8>)
 8003440:	4293      	cmp	r3, r2
 8003442:	d155      	bne.n	80034f0 <HAL_UART_MspInit+0x1c4>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8003444:	2301      	movs	r3, #1
 8003446:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8003448:	2300      	movs	r3, #0
 800344a:	627b      	str	r3, [r7, #36]	; 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800344c:	f107 030c 	add.w	r3, r7, #12
 8003450:	4618      	mov	r0, r3
 8003452:	f006 ff0c 	bl	800a26e <HAL_RCCEx_PeriphCLKConfig>
 8003456:	4603      	mov	r3, r0
 8003458:	2b00      	cmp	r3, #0
 800345a:	d001      	beq.n	8003460 <HAL_UART_MspInit+0x134>
      Error_Handler();
 800345c:	f7ff fdc8 	bl	8002ff0 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 8003460:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8003464:	f7ff fe40 	bl	80030e8 <LL_APB2_GRP1_EnableClock>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003468:	2002      	movs	r0, #2
 800346a:	f7ff fdd9 	bl	8003020 <LL_AHB2_GRP1_EnableClock>
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800346e:	23c0      	movs	r3, #192	; 0xc0
 8003470:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003472:	2302      	movs	r3, #2
 8003474:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003476:	2301      	movs	r3, #1
 8003478:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800347a:	2303      	movs	r3, #3
 800347c:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800347e:	2307      	movs	r3, #7
 8003480:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003482:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8003486:	4619      	mov	r1, r3
 8003488:	481f      	ldr	r0, [pc, #124]	; (8003508 <HAL_UART_MspInit+0x1dc>)
 800348a:	f004 fd47 	bl	8007f1c <HAL_GPIO_Init>
    hdma_usart1_tx.Instance = DMA2_Channel4;
 800348e:	4b1f      	ldr	r3, [pc, #124]	; (800350c <HAL_UART_MspInit+0x1e0>)
 8003490:	4a1f      	ldr	r2, [pc, #124]	; (8003510 <HAL_UART_MspInit+0x1e4>)
 8003492:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8003494:	4b1d      	ldr	r3, [pc, #116]	; (800350c <HAL_UART_MspInit+0x1e0>)
 8003496:	220f      	movs	r2, #15
 8003498:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800349a:	4b1c      	ldr	r3, [pc, #112]	; (800350c <HAL_UART_MspInit+0x1e0>)
 800349c:	2210      	movs	r2, #16
 800349e:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80034a0:	4b1a      	ldr	r3, [pc, #104]	; (800350c <HAL_UART_MspInit+0x1e0>)
 80034a2:	2200      	movs	r2, #0
 80034a4:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80034a6:	4b19      	ldr	r3, [pc, #100]	; (800350c <HAL_UART_MspInit+0x1e0>)
 80034a8:	2280      	movs	r2, #128	; 0x80
 80034aa:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80034ac:	4b17      	ldr	r3, [pc, #92]	; (800350c <HAL_UART_MspInit+0x1e0>)
 80034ae:	2200      	movs	r2, #0
 80034b0:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80034b2:	4b16      	ldr	r3, [pc, #88]	; (800350c <HAL_UART_MspInit+0x1e0>)
 80034b4:	2200      	movs	r2, #0
 80034b6:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 80034b8:	4b14      	ldr	r3, [pc, #80]	; (800350c <HAL_UART_MspInit+0x1e0>)
 80034ba:	2200      	movs	r2, #0
 80034bc:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80034be:	4b13      	ldr	r3, [pc, #76]	; (800350c <HAL_UART_MspInit+0x1e0>)
 80034c0:	2200      	movs	r2, #0
 80034c2:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80034c4:	4811      	ldr	r0, [pc, #68]	; (800350c <HAL_UART_MspInit+0x1e0>)
 80034c6:	f004 f9b7 	bl	8007838 <HAL_DMA_Init>
 80034ca:	4603      	mov	r3, r0
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d001      	beq.n	80034d4 <HAL_UART_MspInit+0x1a8>
      Error_Handler();
 80034d0:	f7ff fd8e 	bl	8002ff0 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	4a0d      	ldr	r2, [pc, #52]	; (800350c <HAL_UART_MspInit+0x1e0>)
 80034d8:	679a      	str	r2, [r3, #120]	; 0x78
 80034da:	4a0c      	ldr	r2, [pc, #48]	; (800350c <HAL_UART_MspInit+0x1e0>)
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	6293      	str	r3, [r2, #40]	; 0x28
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80034e0:	2200      	movs	r2, #0
 80034e2:	2100      	movs	r1, #0
 80034e4:	2024      	movs	r0, #36	; 0x24
 80034e6:	f004 f942 	bl	800776e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80034ea:	2024      	movs	r0, #36	; 0x24
 80034ec:	f004 f959 	bl	80077a2 <HAL_NVIC_EnableIRQ>
}
 80034f0:	bf00      	nop
 80034f2:	3780      	adds	r7, #128	; 0x80
 80034f4:	46bd      	mov	sp, r7
 80034f6:	bd80      	pop	{r7, pc}
 80034f8:	40008000 	.word	0x40008000
 80034fc:	2000064c 	.word	0x2000064c
 8003500:	40020044 	.word	0x40020044
 8003504:	40013800 	.word	0x40013800
 8003508:	48000400 	.word	0x48000400
 800350c:	200006ac 	.word	0x200006ac
 8003510:	40020444 	.word	0x40020444

08003514 <HAL_RNG_MspInit>:
* This function configures the hardware resources used in this example
* @param hrng: RNG handle pointer
* @retval None
*/
void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
{
 8003514:	b580      	push	{r7, lr}
 8003516:	b096      	sub	sp, #88	; 0x58
 8003518:	af00      	add	r7, sp, #0
 800351a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800351c:	f107 0308 	add.w	r3, r7, #8
 8003520:	2250      	movs	r2, #80	; 0x50
 8003522:	2100      	movs	r1, #0
 8003524:	4618      	mov	r0, r3
 8003526:	f00d f955 	bl	80107d4 <memset>
  if(hrng->Instance==RNG)
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	4a0d      	ldr	r2, [pc, #52]	; (8003564 <HAL_RNG_MspInit+0x50>)
 8003530:	4293      	cmp	r3, r2
 8003532:	d113      	bne.n	800355c <HAL_RNG_MspInit+0x48>

  /* USER CODE END RNG_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RNG;
 8003534:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003538:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RngClockSelection = RCC_RNGCLKSOURCE_HSI48;
 800353a:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800353e:	643b      	str	r3, [r7, #64]	; 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003540:	f107 0308 	add.w	r3, r7, #8
 8003544:	4618      	mov	r0, r3
 8003546:	f006 fe92 	bl	800a26e <HAL_RCCEx_PeriphCLKConfig>
 800354a:	4603      	mov	r3, r0
 800354c:	2b00      	cmp	r3, #0
 800354e:	d001      	beq.n	8003554 <HAL_RNG_MspInit+0x40>
    {
      Error_Handler();
 8003550:	f7ff fd4e 	bl	8002ff0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 8003554:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8003558:	f7ff fd7b 	bl	8003052 <LL_AHB3_GRP1_EnableClock>
  /* USER CODE BEGIN RNG_MspInit 1 */

  /* USER CODE END RNG_MspInit 1 */
  }

}
 800355c:	bf00      	nop
 800355e:	3758      	adds	r7, #88	; 0x58
 8003560:	46bd      	mov	sp, r7
 8003562:	bd80      	pop	{r7, pc}
 8003564:	58001000 	.word	0x58001000

08003568 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8003568:	b580      	push	{r7, lr}
 800356a:	b096      	sub	sp, #88	; 0x58
 800356c:	af00      	add	r7, sp, #0
 800356e:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003570:	f107 0308 	add.w	r3, r7, #8
 8003574:	2250      	movs	r2, #80	; 0x50
 8003576:	2100      	movs	r1, #0
 8003578:	4618      	mov	r0, r3
 800357a:	f00d f92b 	bl	80107d4 <memset>
  if(hrtc->Instance==RTC)
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	4a14      	ldr	r2, [pc, #80]	; (80035d4 <HAL_RTC_MspInit+0x6c>)
 8003584:	4293      	cmp	r3, r2
 8003586:	d120      	bne.n	80035ca <HAL_RTC_MspInit+0x62>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8003588:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800358c:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800358e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003592:	64bb      	str	r3, [r7, #72]	; 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003594:	f107 0308 	add.w	r3, r7, #8
 8003598:	4618      	mov	r0, r3
 800359a:	f006 fe68 	bl	800a26e <HAL_RCCEx_PeriphCLKConfig>
 800359e:	4603      	mov	r3, r0
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d001      	beq.n	80035a8 <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 80035a4:	f7ff fd24 	bl	8002ff0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80035a8:	f7ff fd29 	bl	8002ffe <LL_RCC_EnableRTC>
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 80035ac:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80035b0:	f7ff fd68 	bl	8003084 <LL_APB1_GRP1_EnableClock>
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_WKUP_IRQn, 0, 0);
 80035b4:	2200      	movs	r2, #0
 80035b6:	2100      	movs	r1, #0
 80035b8:	2003      	movs	r0, #3
 80035ba:	f004 f8d8 	bl	800776e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_WKUP_IRQn);
 80035be:	2003      	movs	r0, #3
 80035c0:	f004 f8ef 	bl	80077a2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */
  HAL_RTCEx_EnableBypassShadow(hrtc);
 80035c4:	6878      	ldr	r0, [r7, #4]
 80035c6:	f007 f9fc 	bl	800a9c2 <HAL_RTCEx_EnableBypassShadow>
  /* USER CODE END RTC_MspInit 1 */
  }

}
 80035ca:	bf00      	nop
 80035cc:	3758      	adds	r7, #88	; 0x58
 80035ce:	46bd      	mov	sp, r7
 80035d0:	bd80      	pop	{r7, pc}
 80035d2:	bf00      	nop
 80035d4:	40002800 	.word	0x40002800

080035d8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80035d8:	b580      	push	{r7, lr}
 80035da:	b088      	sub	sp, #32
 80035dc:	af00      	add	r7, sp, #0
 80035de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035e0:	f107 030c 	add.w	r3, r7, #12
 80035e4:	2200      	movs	r2, #0
 80035e6:	601a      	str	r2, [r3, #0]
 80035e8:	605a      	str	r2, [r3, #4]
 80035ea:	609a      	str	r2, [r3, #8]
 80035ec:	60da      	str	r2, [r3, #12]
 80035ee:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	4a21      	ldr	r2, [pc, #132]	; (800367c <HAL_SPI_MspInit+0xa4>)
 80035f6:	4293      	cmp	r3, r2
 80035f8:	d13b      	bne.n	8003672 <HAL_SPI_MspInit+0x9a>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80035fa:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80035fe:	f7ff fd41 	bl	8003084 <LL_APB1_GRP1_EnableClock>

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003602:	2004      	movs	r0, #4
 8003604:	f7ff fd0c 	bl	8003020 <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003608:	2001      	movs	r0, #1
 800360a:	f7ff fd09 	bl	8003020 <LL_AHB2_GRP1_EnableClock>
    /**SPI2 GPIO Configuration
    PC1     ------> SPI2_MOSI
    PC2     ------> SPI2_MISO
    PA9     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800360e:	2302      	movs	r3, #2
 8003610:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003612:	2302      	movs	r3, #2
 8003614:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003616:	2300      	movs	r3, #0
 8003618:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800361a:	2300      	movs	r3, #0
 800361c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF3_SPI2;
 800361e:	2303      	movs	r3, #3
 8003620:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003622:	f107 030c 	add.w	r3, r7, #12
 8003626:	4619      	mov	r1, r3
 8003628:	4815      	ldr	r0, [pc, #84]	; (8003680 <HAL_SPI_MspInit+0xa8>)
 800362a:	f004 fc77 	bl	8007f1c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800362e:	2304      	movs	r3, #4
 8003630:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003632:	2302      	movs	r3, #2
 8003634:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003636:	2300      	movs	r3, #0
 8003638:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800363a:	2300      	movs	r3, #0
 800363c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800363e:	2305      	movs	r3, #5
 8003640:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003642:	f107 030c 	add.w	r3, r7, #12
 8003646:	4619      	mov	r1, r3
 8003648:	480d      	ldr	r0, [pc, #52]	; (8003680 <HAL_SPI_MspInit+0xa8>)
 800364a:	f004 fc67 	bl	8007f1c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800364e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003652:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003654:	2302      	movs	r3, #2
 8003656:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003658:	2300      	movs	r3, #0
 800365a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800365c:	2300      	movs	r3, #0
 800365e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003660:	2305      	movs	r3, #5
 8003662:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003664:	f107 030c 	add.w	r3, r7, #12
 8003668:	4619      	mov	r1, r3
 800366a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800366e:	f004 fc55 	bl	8007f1c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8003672:	bf00      	nop
 8003674:	3720      	adds	r7, #32
 8003676:	46bd      	mov	sp, r7
 8003678:	bd80      	pop	{r7, pc}
 800367a:	bf00      	nop
 800367c:	40003800 	.word	0x40003800
 8003680:	48000800 	.word	0x48000800

08003684 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003684:	b480      	push	{r7}
 8003686:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8003688:	bf00      	nop
 800368a:	46bd      	mov	sp, r7
 800368c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003690:	4770      	bx	lr

08003692 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003692:	b480      	push	{r7}
 8003694:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003696:	e7fe      	b.n	8003696 <HardFault_Handler+0x4>

08003698 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003698:	b480      	push	{r7}
 800369a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800369c:	e7fe      	b.n	800369c <MemManage_Handler+0x4>

0800369e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800369e:	b480      	push	{r7}
 80036a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80036a2:	e7fe      	b.n	80036a2 <BusFault_Handler+0x4>

080036a4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80036a4:	b480      	push	{r7}
 80036a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80036a8:	e7fe      	b.n	80036a8 <UsageFault_Handler+0x4>

080036aa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80036aa:	b480      	push	{r7}
 80036ac:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80036ae:	bf00      	nop
 80036b0:	46bd      	mov	sp, r7
 80036b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b6:	4770      	bx	lr

080036b8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80036b8:	b480      	push	{r7}
 80036ba:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80036bc:	bf00      	nop
 80036be:	46bd      	mov	sp, r7
 80036c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c4:	4770      	bx	lr

080036c6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80036c6:	b480      	push	{r7}
 80036c8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80036ca:	bf00      	nop
 80036cc:	46bd      	mov	sp, r7
 80036ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d2:	4770      	bx	lr

080036d4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80036d4:	b580      	push	{r7, lr}
 80036d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80036d8:	f002 f9b6 	bl	8005a48 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  HAL_SYSTICK_IRQHandler();
 80036dc:	f004 f8a5 	bl	800782a <HAL_SYSTICK_IRQHandler>
  /* USER CODE END SysTick_IRQn 1 */
}
 80036e0:	bf00      	nop
 80036e2:	bd80      	pop	{r7, pc}

080036e4 <RTC_WKUP_IRQHandler>:

/**
  * @brief This function handles RTC wake-up interrupt through EXTI line 19.
  */
void RTC_WKUP_IRQHandler(void)
{
 80036e4:	b580      	push	{r7, lr}
 80036e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_WKUP_IRQn 0 */

  /* USER CODE END RTC_WKUP_IRQn 0 */
  HAL_RTCEx_WakeUpTimerIRQHandler(&hrtc);
 80036e8:	f7fe fd7a 	bl	80021e0 <HW_TS_RTC_Wakeup_Handler>
  /* USER CODE BEGIN RTC_WKUP_IRQn 1 */

  /* USER CODE END RTC_WKUP_IRQn 1 */
}
 80036ec:	bf00      	nop
 80036ee:	bd80      	pop	{r7, pc}

080036f0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80036f0:	b580      	push	{r7, lr}
 80036f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */
	HAL_ADC_ConvCpltCallback(&hadc1);
 80036f4:	4803      	ldr	r0, [pc, #12]	; (8003704 <DMA1_Channel1_IRQHandler+0x14>)
 80036f6:	f001 fd55 	bl	80051a4 <HAL_ADC_ConvCpltCallback>
  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80036fa:	4803      	ldr	r0, [pc, #12]	; (8003708 <DMA1_Channel1_IRQHandler+0x18>)
 80036fc:	f004 fa7d 	bl	8007bfa <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8003700:	bf00      	nop
 8003702:	bd80      	pop	{r7, pc}
 8003704:	200003d8 	.word	0x200003d8
 8003708:	2000043c 	.word	0x2000043c

0800370c <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 800370c:	b580      	push	{r7, lr}
 800370e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_tx);
 8003710:	4802      	ldr	r0, [pc, #8]	; (800371c <DMA1_Channel4_IRQHandler+0x10>)
 8003712:	f004 fa72 	bl	8007bfa <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8003716:	bf00      	nop
 8003718:	bd80      	pop	{r7, pc}
 800371a:	bf00      	nop
 800371c:	2000064c 	.word	0x2000064c

08003720 <ADC1_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC1_IRQHandler(void)
{
 8003720:	b580      	push	{r7, lr}
 8003722:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_IRQn 0 */
  HAL_ADC_ConvCpltCallback(&hadc1);
 8003724:	4803      	ldr	r0, [pc, #12]	; (8003734 <ADC1_IRQHandler+0x14>)
 8003726:	f001 fd3d 	bl	80051a4 <HAL_ADC_ConvCpltCallback>
  /* USER CODE END ADC1_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800372a:	4802      	ldr	r0, [pc, #8]	; (8003734 <ADC1_IRQHandler+0x14>)
 800372c:	f002 fe5f 	bl	80063ee <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_IRQn 1 */

  /* USER CODE END ADC1_IRQn 1 */
}
 8003730:	bf00      	nop
 8003732:	bd80      	pop	{r7, pc}
 8003734:	200003d8 	.word	0x200003d8

08003738 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8003738:	b580      	push	{r7, lr}
 800373a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800373c:	4802      	ldr	r0, [pc, #8]	; (8003748 <USART1_IRQHandler+0x10>)
 800373e:	f007 fb1b 	bl	800ad78 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8003742:	bf00      	nop
 8003744:	bd80      	pop	{r7, pc}
 8003746:	bf00      	nop
 8003748:	200005bc 	.word	0x200005bc

0800374c <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 800374c:	b580      	push	{r7, lr}
 800374e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 8003750:	4802      	ldr	r0, [pc, #8]	; (800375c <LPUART1_IRQHandler+0x10>)
 8003752:	f007 fb11 	bl	800ad78 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 8003756:	bf00      	nop
 8003758:	bd80      	pop	{r7, pc}
 800375a:	bf00      	nop
 800375c:	2000052c 	.word	0x2000052c

08003760 <IPCC_C1_RX_IRQHandler>:

/**
  * @brief This function handles IPCC RX occupied interrupt.
  */
void IPCC_C1_RX_IRQHandler(void)
{
 8003760:	b580      	push	{r7, lr}
 8003762:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IPCC_C1_RX_IRQn 0 */

  /* USER CODE END IPCC_C1_RX_IRQn 0 */
  HAL_IPCC_RX_IRQHandler(&hipcc);
 8003764:	f001 fe72 	bl	800544c <HW_IPCC_Rx_Handler>
  /* USER CODE BEGIN IPCC_C1_RX_IRQn 1 */

  /* USER CODE END IPCC_C1_RX_IRQn 1 */
}
 8003768:	bf00      	nop
 800376a:	bd80      	pop	{r7, pc}

0800376c <IPCC_C1_TX_IRQHandler>:

/**
  * @brief This function handles IPCC TX free interrupt.
  */
void IPCC_C1_TX_IRQHandler(void)
{
 800376c:	b580      	push	{r7, lr}
 800376e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IPCC_C1_TX_IRQn 0 */

  /* USER CODE END IPCC_C1_TX_IRQn 0 */
  HAL_IPCC_TX_IRQHandler(&hipcc);
 8003770:	f001 fea2 	bl	80054b8 <HW_IPCC_Tx_Handler>
  /* USER CODE BEGIN IPCC_C1_TX_IRQn 1 */

  /* USER CODE END IPCC_C1_TX_IRQn 1 */
}
 8003774:	bf00      	nop
 8003776:	bd80      	pop	{r7, pc}

08003778 <HSEM_IRQHandler>:

/**
  * @brief This function handles HSEM global interrupt.
  */
void HSEM_IRQHandler(void)
{
 8003778:	b580      	push	{r7, lr}
 800377a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HSEM_IRQn 0 */

  /* USER CODE END HSEM_IRQn 0 */
  HAL_HSEM_IRQHandler();
 800377c:	f004 fd6e 	bl	800825c <HAL_HSEM_IRQHandler>
  /* USER CODE BEGIN HSEM_IRQn 1 */

  /* USER CODE END HSEM_IRQn 1 */
}
 8003780:	bf00      	nop
 8003782:	bd80      	pop	{r7, pc}

08003784 <DMA2_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA2 channel4 global interrupt.
  */
void DMA2_Channel4_IRQHandler(void)
{
 8003784:	b580      	push	{r7, lr}
 8003786:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel4_IRQn 0 */

  /* USER CODE END DMA2_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8003788:	4802      	ldr	r0, [pc, #8]	; (8003794 <DMA2_Channel4_IRQHandler+0x10>)
 800378a:	f004 fa36 	bl	8007bfa <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel4_IRQn 1 */

  /* USER CODE END DMA2_Channel4_IRQn 1 */
}
 800378e:	bf00      	nop
 8003790:	bd80      	pop	{r7, pc}
 8003792:	bf00      	nop
 8003794:	200006ac 	.word	0x200006ac

08003798 <EXTI4_IRQHandler>:
 *         interrupt request.
 * @param  None
 * @retval None
 */
void PUSH_BUTTON_SW1_EXTI_IRQHandler(void)
{
 8003798:	b580      	push	{r7, lr}
 800379a:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(BUTTON_SW1_PIN);
 800379c:	2010      	movs	r0, #16
 800379e:	f004 fd45 	bl	800822c <HAL_GPIO_EXTI_IRQHandler>
}
 80037a2:	bf00      	nop
 80037a4:	bd80      	pop	{r7, pc}

080037a6 <EXTI0_IRQHandler>:
 *         interrupt request.
 * @param  None
 * @retval None
 */
void PUSH_BUTTON_SW2_EXTI_IRQHandler(void)
{
 80037a6:	b580      	push	{r7, lr}
 80037a8:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(BUTTON_SW2_PIN);
 80037aa:	2001      	movs	r0, #1
 80037ac:	f004 fd3e 	bl	800822c <HAL_GPIO_EXTI_IRQHandler>
}
 80037b0:	bf00      	nop
 80037b2:	bd80      	pop	{r7, pc}

080037b4 <EXTI1_IRQHandler>:
 *         interrupt request.
 * @param  None
 * @retval None
 */
void PUSH_BUTTON_SW3_EXTI_IRQHandler(void)
{
 80037b4:	b580      	push	{r7, lr}
 80037b6:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(BUTTON_SW3_PIN);
 80037b8:	2002      	movs	r0, #2
 80037ba:	f004 fd37 	bl	800822c <HAL_GPIO_EXTI_IRQHandler>
}
 80037be:	bf00      	nop
 80037c0:	bd80      	pop	{r7, pc}

080037c2 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80037c2:	b480      	push	{r7}
 80037c4:	af00      	add	r7, sp, #0
	return 1;
 80037c6:	2301      	movs	r3, #1
}
 80037c8:	4618      	mov	r0, r3
 80037ca:	46bd      	mov	sp, r7
 80037cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d0:	4770      	bx	lr

080037d2 <_kill>:

int _kill(int pid, int sig)
{
 80037d2:	b580      	push	{r7, lr}
 80037d4:	b082      	sub	sp, #8
 80037d6:	af00      	add	r7, sp, #0
 80037d8:	6078      	str	r0, [r7, #4]
 80037da:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80037dc:	f00d f84c 	bl	8010878 <__errno>
 80037e0:	4603      	mov	r3, r0
 80037e2:	2216      	movs	r2, #22
 80037e4:	601a      	str	r2, [r3, #0]
	return -1;
 80037e6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80037ea:	4618      	mov	r0, r3
 80037ec:	3708      	adds	r7, #8
 80037ee:	46bd      	mov	sp, r7
 80037f0:	bd80      	pop	{r7, pc}

080037f2 <_exit>:

void _exit (int status)
{
 80037f2:	b580      	push	{r7, lr}
 80037f4:	b082      	sub	sp, #8
 80037f6:	af00      	add	r7, sp, #0
 80037f8:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80037fa:	f04f 31ff 	mov.w	r1, #4294967295
 80037fe:	6878      	ldr	r0, [r7, #4]
 8003800:	f7ff ffe7 	bl	80037d2 <_kill>
	while (1) {}		/* Make sure we hang here */
 8003804:	e7fe      	b.n	8003804 <_exit+0x12>

08003806 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003806:	b580      	push	{r7, lr}
 8003808:	b086      	sub	sp, #24
 800380a:	af00      	add	r7, sp, #0
 800380c:	60f8      	str	r0, [r7, #12]
 800380e:	60b9      	str	r1, [r7, #8]
 8003810:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003812:	2300      	movs	r3, #0
 8003814:	617b      	str	r3, [r7, #20]
 8003816:	e00a      	b.n	800382e <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8003818:	f3af 8000 	nop.w
 800381c:	4601      	mov	r1, r0
 800381e:	68bb      	ldr	r3, [r7, #8]
 8003820:	1c5a      	adds	r2, r3, #1
 8003822:	60ba      	str	r2, [r7, #8]
 8003824:	b2ca      	uxtb	r2, r1
 8003826:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003828:	697b      	ldr	r3, [r7, #20]
 800382a:	3301      	adds	r3, #1
 800382c:	617b      	str	r3, [r7, #20]
 800382e:	697a      	ldr	r2, [r7, #20]
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	429a      	cmp	r2, r3
 8003834:	dbf0      	blt.n	8003818 <_read+0x12>
	}

return len;
 8003836:	687b      	ldr	r3, [r7, #4]
}
 8003838:	4618      	mov	r0, r3
 800383a:	3718      	adds	r7, #24
 800383c:	46bd      	mov	sp, r7
 800383e:	bd80      	pop	{r7, pc}

08003840 <_close>:
	}
	return len;
}

int _close(int file)
{
 8003840:	b480      	push	{r7}
 8003842:	b083      	sub	sp, #12
 8003844:	af00      	add	r7, sp, #0
 8003846:	6078      	str	r0, [r7, #4]
	return -1;
 8003848:	f04f 33ff 	mov.w	r3, #4294967295
}
 800384c:	4618      	mov	r0, r3
 800384e:	370c      	adds	r7, #12
 8003850:	46bd      	mov	sp, r7
 8003852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003856:	4770      	bx	lr

08003858 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003858:	b480      	push	{r7}
 800385a:	b083      	sub	sp, #12
 800385c:	af00      	add	r7, sp, #0
 800385e:	6078      	str	r0, [r7, #4]
 8003860:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003862:	683b      	ldr	r3, [r7, #0]
 8003864:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003868:	605a      	str	r2, [r3, #4]
	return 0;
 800386a:	2300      	movs	r3, #0
}
 800386c:	4618      	mov	r0, r3
 800386e:	370c      	adds	r7, #12
 8003870:	46bd      	mov	sp, r7
 8003872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003876:	4770      	bx	lr

08003878 <_isatty>:

int _isatty(int file)
{
 8003878:	b480      	push	{r7}
 800387a:	b083      	sub	sp, #12
 800387c:	af00      	add	r7, sp, #0
 800387e:	6078      	str	r0, [r7, #4]
	return 1;
 8003880:	2301      	movs	r3, #1
}
 8003882:	4618      	mov	r0, r3
 8003884:	370c      	adds	r7, #12
 8003886:	46bd      	mov	sp, r7
 8003888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800388c:	4770      	bx	lr

0800388e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800388e:	b480      	push	{r7}
 8003890:	b085      	sub	sp, #20
 8003892:	af00      	add	r7, sp, #0
 8003894:	60f8      	str	r0, [r7, #12]
 8003896:	60b9      	str	r1, [r7, #8]
 8003898:	607a      	str	r2, [r7, #4]
	return 0;
 800389a:	2300      	movs	r3, #0
}
 800389c:	4618      	mov	r0, r3
 800389e:	3714      	adds	r7, #20
 80038a0:	46bd      	mov	sp, r7
 80038a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a6:	4770      	bx	lr

080038a8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80038a8:	b580      	push	{r7, lr}
 80038aa:	b086      	sub	sp, #24
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80038b0:	4a14      	ldr	r2, [pc, #80]	; (8003904 <_sbrk+0x5c>)
 80038b2:	4b15      	ldr	r3, [pc, #84]	; (8003908 <_sbrk+0x60>)
 80038b4:	1ad3      	subs	r3, r2, r3
 80038b6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80038b8:	697b      	ldr	r3, [r7, #20]
 80038ba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80038bc:	4b13      	ldr	r3, [pc, #76]	; (800390c <_sbrk+0x64>)
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d102      	bne.n	80038ca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80038c4:	4b11      	ldr	r3, [pc, #68]	; (800390c <_sbrk+0x64>)
 80038c6:	4a12      	ldr	r2, [pc, #72]	; (8003910 <_sbrk+0x68>)
 80038c8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80038ca:	4b10      	ldr	r3, [pc, #64]	; (800390c <_sbrk+0x64>)
 80038cc:	681a      	ldr	r2, [r3, #0]
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	4413      	add	r3, r2
 80038d2:	693a      	ldr	r2, [r7, #16]
 80038d4:	429a      	cmp	r2, r3
 80038d6:	d207      	bcs.n	80038e8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80038d8:	f00c ffce 	bl	8010878 <__errno>
 80038dc:	4603      	mov	r3, r0
 80038de:	220c      	movs	r2, #12
 80038e0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80038e2:	f04f 33ff 	mov.w	r3, #4294967295
 80038e6:	e009      	b.n	80038fc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80038e8:	4b08      	ldr	r3, [pc, #32]	; (800390c <_sbrk+0x64>)
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80038ee:	4b07      	ldr	r3, [pc, #28]	; (800390c <_sbrk+0x64>)
 80038f0:	681a      	ldr	r2, [r3, #0]
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	4413      	add	r3, r2
 80038f6:	4a05      	ldr	r2, [pc, #20]	; (800390c <_sbrk+0x64>)
 80038f8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80038fa:	68fb      	ldr	r3, [r7, #12]
}
 80038fc:	4618      	mov	r0, r3
 80038fe:	3718      	adds	r7, #24
 8003900:	46bd      	mov	sp, r7
 8003902:	bd80      	pop	{r7, pc}
 8003904:	20030000 	.word	0x20030000
 8003908:	00001000 	.word	0x00001000
 800390c:	200007a8 	.word	0x200007a8
 8003910:	20001a78 	.word	0x20001a78

08003914 <LL_FLASH_GetUDN>:
  * @note   The 64-bit UID64 may be used by Firmware to derive BLE 48-bit Device Address EUI-48 or
  *         802.15.4 64-bit Device Address EUI-64.
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
  */
__STATIC_INLINE uint32_t LL_FLASH_GetUDN(void)
{
 8003914:	b480      	push	{r7}
 8003916:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_REG(*((uint32_t *)UID64_BASE)));
 8003918:	4b03      	ldr	r3, [pc, #12]	; (8003928 <LL_FLASH_GetUDN+0x14>)
 800391a:	681b      	ldr	r3, [r3, #0]
}
 800391c:	4618      	mov	r0, r3
 800391e:	46bd      	mov	sp, r7
 8003920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003924:	4770      	bx	lr
 8003926:	bf00      	nop
 8003928:	1fff7580 	.word	0x1fff7580

0800392c <LL_FLASH_GetDeviceID>:
  *         802.15.4 64-bit Device Address EUI-64.
  *         For STM32WBxxxx devices, the device ID is 0x26
  * @retval Values between Min_Data=0x00 and Max_Data=0xFF (ex: Device ID is 0x26 for STM32WB55x)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetDeviceID(void)
{
 800392c:	b480      	push	{r7}
 800392e:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_REG(*((uint32_t *)UID64_BASE + 1U))) & 0x000000FFU);
 8003930:	4b03      	ldr	r3, [pc, #12]	; (8003940 <LL_FLASH_GetDeviceID+0x14>)
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	b2db      	uxtb	r3, r3
}
 8003936:	4618      	mov	r0, r3
 8003938:	46bd      	mov	sp, r7
 800393a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800393e:	4770      	bx	lr
 8003940:	1fff7584 	.word	0x1fff7584

08003944 <LL_FLASH_GetSTCompanyID>:
  *         802.15.4 64-bit Device Address EUI-64.
  *         For STM32WBxxxx devices, the ST Company ID is 0x0080E1
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFFFF (ex: ST Company ID is 0x0080E1)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetSTCompanyID(void)
{
 8003944:	b480      	push	{r7}
 8003946:	af00      	add	r7, sp, #0
  return (uint32_t)(((READ_REG(*((uint32_t *)UID64_BASE + 1U))) >> 8U ) & 0x00FFFFFFU);
 8003948:	4b03      	ldr	r3, [pc, #12]	; (8003958 <LL_FLASH_GetSTCompanyID+0x14>)
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	0a1b      	lsrs	r3, r3, #8
}
 800394e:	4618      	mov	r0, r3
 8003950:	46bd      	mov	sp, r7
 8003952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003956:	4770      	bx	lr
 8003958:	1fff7584 	.word	0x1fff7584

0800395c <APP_BLE_Init>:

/* USER CODE END EV */

/* Functions Definition ------------------------------------------------------*/
void APP_BLE_Init(void)
{
 800395c:	b5b0      	push	{r4, r5, r7, lr}
 800395e:	b090      	sub	sp, #64	; 0x40
 8003960:	af00      	add	r7, sp, #0
  SHCI_CmdStatus_t status;
#if (RADIO_ACTIVITY_EVENT != 0)
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 8003962:	2392      	movs	r3, #146	; 0x92
 8003964:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
#endif /* RADIO_ACTIVITY_EVENT != 0 */
  /* USER CODE BEGIN APP_BLE_Init_1 */

  /* USER CODE END APP_BLE_Init_1 */
  SHCI_C2_Ble_Init_Cmd_Packet_t ble_init_cmd_packet =
 8003968:	4b3f      	ldr	r3, [pc, #252]	; (8003a68 <APP_BLE_Init+0x10c>)
 800396a:	1d3c      	adds	r4, r7, #4
 800396c:	461d      	mov	r5, r3
 800396e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003970:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003972:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003974:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003976:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003978:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800397a:	e895 0003 	ldmia.w	r5, {r0, r1}
 800397e:	e884 0003 	stmia.w	r4, {r0, r1}
  };

  /**
   * Initialize Ble Transport Layer
   */
  Ble_Tl_Init();
 8003982:	f000 fb0f 	bl	8003fa4 <Ble_Tl_Init>

  /**
   * Do not allow standby in the application
   */
  UTIL_LPM_SetOffMode(1 << CFG_LPM_APP_BLE, UTIL_LPM_DISABLE);
 8003986:	2101      	movs	r1, #1
 8003988:	2002      	movs	r0, #2
 800398a:	f00b fc0f 	bl	800f1ac <UTIL_LPM_SetOffMode>

  /**
   * Register the hci transport layer to handle BLE User Asynchronous Events
   */
  UTIL_SEQ_RegTask(1<<CFG_TASK_HCI_ASYNCH_EVT_ID, UTIL_SEQ_RFU, hci_user_evt_proc);
 800398e:	4a37      	ldr	r2, [pc, #220]	; (8003a6c <APP_BLE_Init+0x110>)
 8003990:	2100      	movs	r1, #0
 8003992:	2004      	movs	r0, #4
 8003994:	f00b fd36 	bl	800f404 <UTIL_SEQ_RegTask>

  /**
   * Starts the BLE Stack on CPU2
   */
  status = SHCI_C2_BLE_Init(&ble_init_cmd_packet);
 8003998:	1d3b      	adds	r3, r7, #4
 800399a:	4618      	mov	r0, r3
 800399c:	f00a f9aa 	bl	800dcf4 <SHCI_C2_BLE_Init>
 80039a0:	4603      	mov	r3, r0
 80039a2:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  if (status != SHCI_Success)
 80039a6:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d008      	beq.n	80039c0 <APP_BLE_Init+0x64>
  {
    APP_DBG_MSG("  Fail   : SHCI_C2_BLE_Init command, result: 0x%02x\n\r", status);
 80039ae:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 80039b2:	4619      	mov	r1, r3
 80039b4:	482e      	ldr	r0, [pc, #184]	; (8003a70 <APP_BLE_Init+0x114>)
 80039b6:	f00c fd9f 	bl	80104f8 <iprintf>
    /* if you are here, maybe CPU2 doesn't contain STM32WB_Copro_Wireless_Binaries, see Release_Notes.html */
    Error_Handler();
 80039ba:	f7ff fb19 	bl	8002ff0 <Error_Handler>
 80039be:	e002      	b.n	80039c6 <APP_BLE_Init+0x6a>
  }
  else
  {
    APP_DBG_MSG("  Success: SHCI_C2_BLE_Init command\n\r");
 80039c0:	482c      	ldr	r0, [pc, #176]	; (8003a74 <APP_BLE_Init+0x118>)
 80039c2:	f00c fd99 	bl	80104f8 <iprintf>
  }

  /**
   * Initialization of HCI & GATT & GAP layer
   */
  Ble_Hci_Gap_Gatt_Init();
 80039c6:	f000 fb03 	bl	8003fd0 <Ble_Hci_Gap_Gatt_Init>

  /**
   * Initialization of the BLE Services
   */
  SVCCTL_Init();
 80039ca:	f00b f8ef 	bl	800ebac <SVCCTL_Init>

  /**
   * Initialization of the BLE App Context
   */
  BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 80039ce:	4b2a      	ldr	r3, [pc, #168]	; (8003a78 <APP_BLE_Init+0x11c>)
 80039d0:	2200      	movs	r2, #0
 80039d2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
  BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0xFFFF;
 80039d6:	4b28      	ldr	r3, [pc, #160]	; (8003a78 <APP_BLE_Init+0x11c>)
 80039d8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80039dc:	82da      	strh	r2, [r3, #22]

  /**
   * From here, all initialization are BLE application specific
   */
  UTIL_SEQ_RegTask(1<<CFG_TASK_ADV_CANCEL_ID, UTIL_SEQ_RFU, Adv_Cancel);
 80039de:	4a27      	ldr	r2, [pc, #156]	; (8003a7c <APP_BLE_Init+0x120>)
 80039e0:	2100      	movs	r1, #0
 80039e2:	2001      	movs	r0, #1
 80039e4:	f00b fd0e 	bl	800f404 <UTIL_SEQ_RegTask>
#if (L2CAP_REQUEST_NEW_CONN_PARAM != 0)
  UTIL_SEQ_RegTask(1<<CFG_TASK_CONN_UPDATE_REG_ID, UTIL_SEQ_RFU, Connection_Interval_Update_Req);
 80039e8:	4a25      	ldr	r2, [pc, #148]	; (8003a80 <APP_BLE_Init+0x124>)
 80039ea:	2100      	movs	r1, #0
 80039ec:	2002      	movs	r0, #2
 80039ee:	f00b fd09 	bl	800f404 <UTIL_SEQ_RegTask>
#if (BLE_CFG_OTA_REBOOT_CHAR != 0)
  a_ManufData[sizeof(a_ManufData)-8] = CFG_FEATURE_OTA_REBOOT;
#endif /* BLE_CFG_OTA_REBOOT_CHAR != 0 */

#if (RADIO_ACTIVITY_EVENT != 0)
  ret = aci_hal_set_radio_activity_mask(0x0006);
 80039f2:	2006      	movs	r0, #6
 80039f4:	f009 fbab 	bl	800d14e <aci_hal_set_radio_activity_mask>
 80039f8:	4603      	mov	r3, r0
 80039fa:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  if (ret != BLE_STATUS_SUCCESS)
 80039fe:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d006      	beq.n	8003a14 <APP_BLE_Init+0xb8>
  {
    APP_DBG_MSG("  Fail   : aci_hal_set_radio_activity_mask command, result: 0x%x \n\r", ret);
 8003a06:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8003a0a:	4619      	mov	r1, r3
 8003a0c:	481d      	ldr	r0, [pc, #116]	; (8003a84 <APP_BLE_Init+0x128>)
 8003a0e:	f00c fd73 	bl	80104f8 <iprintf>
 8003a12:	e002      	b.n	8003a1a <APP_BLE_Init+0xbe>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_hal_set_radio_activity_mask command\n\r");
 8003a14:	481c      	ldr	r0, [pc, #112]	; (8003a88 <APP_BLE_Init+0x12c>)
 8003a16:	f00c fd6f 	bl	80104f8 <iprintf>
  }
#endif /* RADIO_ACTIVITY_EVENT != 0 */

#if (L2CAP_REQUEST_NEW_CONN_PARAM != 0)
  index_con_int = 0;
 8003a1a:	4b1c      	ldr	r3, [pc, #112]	; (8003a8c <APP_BLE_Init+0x130>)
 8003a1c:	2200      	movs	r2, #0
 8003a1e:	701a      	strb	r2, [r3, #0]
  mutex = 1;
 8003a20:	4b1b      	ldr	r3, [pc, #108]	; (8003a90 <APP_BLE_Init+0x134>)
 8003a22:	2201      	movs	r2, #1
 8003a24:	701a      	strb	r2, [r3, #0]
#endif /* L2CAP_REQUEST_NEW_CONN_PARAM != 0 */

  /**
   * Initialize P2P Server Application
   */
  P2PS_APP_Init();
 8003a26:	f000 ff29 	bl	800487c <P2PS_APP_Init>
  /* USER CODE END APP_BLE_Init_3 */

  /**
   * Create timer to handle the Advertising Stop
   */
  HW_TS_Create(CFG_TIM_PROC_ID_ISR, &(BleApplicationContext.Advertising_mgr_timer_Id), hw_ts_SingleShot, Adv_Cancel_Req);
 8003a2a:	4b1a      	ldr	r3, [pc, #104]	; (8003a94 <APP_BLE_Init+0x138>)
 8003a2c:	2200      	movs	r2, #0
 8003a2e:	491a      	ldr	r1, [pc, #104]	; (8003a98 <APP_BLE_Init+0x13c>)
 8003a30:	2000      	movs	r0, #0
 8003a32:	f7fe fd8f 	bl	8002554 <HW_TS_Create>
  /**
   * Create timer to handle the Led Switch OFF
   */
  HW_TS_Create(CFG_TIM_PROC_ID_ISR, &(BleApplicationContext.SwitchOffGPIO_timer_Id), hw_ts_SingleShot, Switch_OFF_GPIO);
 8003a36:	4b19      	ldr	r3, [pc, #100]	; (8003a9c <APP_BLE_Init+0x140>)
 8003a38:	2200      	movs	r2, #0
 8003a3a:	4919      	ldr	r1, [pc, #100]	; (8003aa0 <APP_BLE_Init+0x144>)
 8003a3c:	2000      	movs	r0, #0
 8003a3e:	f7fe fd89 	bl	8002554 <HW_TS_Create>

  /**
   * Make device discoverable
   */
  BleApplicationContext.BleApplicationContext_legacy.advtServUUID[0] = NULL;
 8003a42:	4b0d      	ldr	r3, [pc, #52]	; (8003a78 <APP_BLE_Init+0x11c>)
 8003a44:	2200      	movs	r2, #0
 8003a46:	765a      	strb	r2, [r3, #25]
  BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen = 0;
 8003a48:	4b0b      	ldr	r3, [pc, #44]	; (8003a78 <APP_BLE_Init+0x11c>)
 8003a4a:	2200      	movs	r2, #0
 8003a4c:	761a      	strb	r2, [r3, #24]

  /* Initialize intervals for reconnexion without intervals update */
  AdvIntervalMin = CFG_FAST_CONN_ADV_INTERVAL_MIN;
 8003a4e:	4b15      	ldr	r3, [pc, #84]	; (8003aa4 <APP_BLE_Init+0x148>)
 8003a50:	2280      	movs	r2, #128	; 0x80
 8003a52:	801a      	strh	r2, [r3, #0]
  AdvIntervalMax = CFG_FAST_CONN_ADV_INTERVAL_MAX;
 8003a54:	4b14      	ldr	r3, [pc, #80]	; (8003aa8 <APP_BLE_Init+0x14c>)
 8003a56:	22a0      	movs	r2, #160	; 0xa0
 8003a58:	801a      	strh	r2, [r3, #0]

  /**
   * Start to Advertise to be connected by P2P Client
   */
  Adv_Request(APP_BLE_FAST_ADV);
 8003a5a:	2001      	movs	r0, #1
 8003a5c:	f000 fc68 	bl	8004330 <Adv_Request>

  /* USER CODE BEGIN APP_BLE_Init_2 */

  /* USER CODE END APP_BLE_Init_2 */

  return;
 8003a60:	bf00      	nop
}
 8003a62:	3740      	adds	r7, #64	; 0x40
 8003a64:	46bd      	mov	sp, r7
 8003a66:	bdb0      	pop	{r4, r5, r7, pc}
 8003a68:	0801573c 	.word	0x0801573c
 8003a6c:	0800d719 	.word	0x0800d719
 8003a70:	08015660 	.word	0x08015660
 8003a74:	08015698 	.word	0x08015698
 8003a78:	200002c4 	.word	0x200002c4
 8003a7c:	08004511 	.word	0x08004511
 8003a80:	08004659 	.word	0x08004659
 8003a84:	080156c0 	.word	0x080156c0
 8003a88:	08015704 	.word	0x08015704
 8003a8c:	200007b8 	.word	0x200007b8
 8003a90:	200007b9 	.word	0x200007b9
 8003a94:	08004571 	.word	0x08004571
 8003a98:	20000345 	.word	0x20000345
 8003a9c:	08004581 	.word	0x08004581
 8003aa0:	20000346 	.word	0x20000346
 8003aa4:	20000348 	.word	0x20000348
 8003aa8:	2000034a 	.word	0x2000034a

08003aac <SVCCTL_App_Notification>:

SVCCTL_UserEvtFlowStatus_t SVCCTL_App_Notification(void *p_Pckt)
{
 8003aac:	b5b0      	push	{r4, r5, r7, lr}
 8003aae:	b090      	sub	sp, #64	; 0x40
 8003ab0:	af04      	add	r7, sp, #16
 8003ab2:	6078      	str	r0, [r7, #4]
  hci_event_pckt    *p_event_pckt;
  evt_le_meta_event *p_meta_evt;
  evt_blecore_aci   *p_blecore_evt;
  uint8_t           Tx_phy, Rx_phy;
  tBleStatus        ret = BLE_STATUS_INVALID_PARAMS;
 8003ab4:	2392      	movs	r3, #146	; 0x92
 8003ab6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

  /* USER CODE BEGIN SVCCTL_App_Notification */

  /* USER CODE END SVCCTL_App_Notification */

  p_event_pckt = (hci_event_pckt*) ((hci_uart_pckt *) p_Pckt)->data;
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	3301      	adds	r3, #1
 8003abe:	62bb      	str	r3, [r7, #40]	; 0x28

  switch (p_event_pckt->evt)
 8003ac0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ac2:	781b      	ldrb	r3, [r3, #0]
 8003ac4:	2bff      	cmp	r3, #255	; 0xff
 8003ac6:	f000 8126 	beq.w	8003d16 <SVCCTL_App_Notification+0x26a>
 8003aca:	2bff      	cmp	r3, #255	; 0xff
 8003acc:	f300 8221 	bgt.w	8003f12 <SVCCTL_App_Notification+0x466>
 8003ad0:	2b05      	cmp	r3, #5
 8003ad2:	d002      	beq.n	8003ada <SVCCTL_App_Notification+0x2e>
 8003ad4:	2b3e      	cmp	r3, #62	; 0x3e
 8003ad6:	d034      	beq.n	8003b42 <SVCCTL_App_Notification+0x96>

    default:
      /* USER CODE BEGIN ECODE_DEFAULT*/

      /* USER CODE END ECODE_DEFAULT*/
      break;
 8003ad8:	e21b      	b.n	8003f12 <SVCCTL_App_Notification+0x466>
      p_disconnection_complete_event = (hci_disconnection_complete_event_rp0 *) p_event_pckt->data;
 8003ada:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003adc:	3302      	adds	r3, #2
 8003ade:	60fb      	str	r3, [r7, #12]
      if (p_disconnection_complete_event->Connection_Handle == BleApplicationContext.BleApplicationContext_legacy.connectionHandle)
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8003ae6:	b29a      	uxth	r2, r3
 8003ae8:	4baa      	ldr	r3, [pc, #680]	; (8003d94 <SVCCTL_App_Notification+0x2e8>)
 8003aea:	8adb      	ldrh	r3, [r3, #22]
 8003aec:	429a      	cmp	r2, r3
 8003aee:	d11a      	bne.n	8003b26 <SVCCTL_App_Notification+0x7a>
        BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0;
 8003af0:	4ba8      	ldr	r3, [pc, #672]	; (8003d94 <SVCCTL_App_Notification+0x2e8>)
 8003af2:	2200      	movs	r2, #0
 8003af4:	82da      	strh	r2, [r3, #22]
        BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 8003af6:	4ba7      	ldr	r3, [pc, #668]	; (8003d94 <SVCCTL_App_Notification+0x2e8>)
 8003af8:	2200      	movs	r2, #0
 8003afa:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 8003afe:	2200      	movs	r2, #0
 8003b00:	2102      	movs	r1, #2
 8003b02:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003b06:	f004 fb79 	bl	80081fc <HAL_GPIO_WritePin>
        APP_DBG_MSG(">>== HCI_DISCONNECTION_COMPLETE_EVT_CODE\n");
 8003b0a:	48a3      	ldr	r0, [pc, #652]	; (8003d98 <SVCCTL_App_Notification+0x2ec>)
 8003b0c:	f00c fd62 	bl	80105d4 <puts>
                    p_disconnection_complete_event->Connection_Handle,
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8003b16:	b29b      	uxth	r3, r3
        APP_DBG_MSG("     - Connection Handle:   0x%x\n     - Reason:    0x%x\n\r",
 8003b18:	4619      	mov	r1, r3
                    p_disconnection_complete_event->Reason);
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	78db      	ldrb	r3, [r3, #3]
        APP_DBG_MSG("     - Connection Handle:   0x%x\n     - Reason:    0x%x\n\r",
 8003b1e:	461a      	mov	r2, r3
 8003b20:	489e      	ldr	r0, [pc, #632]	; (8003d9c <SVCCTL_App_Notification+0x2f0>)
 8003b22:	f00c fce9 	bl	80104f8 <iprintf>
      Adv_Request(APP_BLE_FAST_ADV);
 8003b26:	2001      	movs	r0, #1
 8003b28:	f000 fc02 	bl	8004330 <Adv_Request>
      HandleNotification.P2P_Evt_Opcode = PEER_DISCON_HANDLE_EVT;
 8003b2c:	4b9c      	ldr	r3, [pc, #624]	; (8003da0 <SVCCTL_App_Notification+0x2f4>)
 8003b2e:	2201      	movs	r2, #1
 8003b30:	701a      	strb	r2, [r3, #0]
      HandleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.connectionHandle;
 8003b32:	4b98      	ldr	r3, [pc, #608]	; (8003d94 <SVCCTL_App_Notification+0x2e8>)
 8003b34:	8ada      	ldrh	r2, [r3, #22]
 8003b36:	4b9a      	ldr	r3, [pc, #616]	; (8003da0 <SVCCTL_App_Notification+0x2f4>)
 8003b38:	805a      	strh	r2, [r3, #2]
      P2PS_APP_Notification(&HandleNotification);
 8003b3a:	4899      	ldr	r0, [pc, #612]	; (8003da0 <SVCCTL_App_Notification+0x2f4>)
 8003b3c:	f000 fe8a 	bl	8004854 <P2PS_APP_Notification>
      break; /* HCI_DISCONNECTION_COMPLETE_EVT_CODE */
 8003b40:	e1ea      	b.n	8003f18 <SVCCTL_App_Notification+0x46c>
      p_meta_evt = (evt_le_meta_event*) p_event_pckt->data;
 8003b42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b44:	3302      	adds	r3, #2
 8003b46:	61fb      	str	r3, [r7, #28]
      switch (p_meta_evt->subevent)
 8003b48:	69fb      	ldr	r3, [r7, #28]
 8003b4a:	781b      	ldrb	r3, [r3, #0]
 8003b4c:	2b0c      	cmp	r3, #12
 8003b4e:	d033      	beq.n	8003bb8 <SVCCTL_App_Notification+0x10c>
 8003b50:	2b0c      	cmp	r3, #12
 8003b52:	f300 80de 	bgt.w	8003d12 <SVCCTL_App_Notification+0x266>
 8003b56:	2b01      	cmp	r3, #1
 8003b58:	d06c      	beq.n	8003c34 <SVCCTL_App_Notification+0x188>
 8003b5a:	2b03      	cmp	r3, #3
 8003b5c:	f040 80d9 	bne.w	8003d12 <SVCCTL_App_Notification+0x266>
          p_connection_update_complete_event = (hci_le_connection_update_complete_event_rp0 *) p_meta_evt->data;
 8003b60:	69fb      	ldr	r3, [r7, #28]
 8003b62:	3301      	adds	r3, #1
 8003b64:	617b      	str	r3, [r7, #20]
          APP_DBG_MSG(">>== HCI_LE_CONNECTION_UPDATE_COMPLETE_SUBEVT_CODE\n");
 8003b66:	488f      	ldr	r0, [pc, #572]	; (8003da4 <SVCCTL_App_Notification+0x2f8>)
 8003b68:	f00c fd34 	bl	80105d4 <puts>
                       p_connection_update_complete_event->Conn_Interval*1.25,
 8003b6c:	697b      	ldr	r3, [r7, #20]
 8003b6e:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 8003b72:	b29b      	uxth	r3, r3
          APP_DBG_MSG("     - Connection Interval:   %.2f ms\n     - Connection latency:    %d\n     - Supervision Timeout: %d ms\n\r",
 8003b74:	4618      	mov	r0, r3
 8003b76:	f7fc fcad 	bl	80004d4 <__aeabi_i2d>
 8003b7a:	f04f 0200 	mov.w	r2, #0
 8003b7e:	4b8a      	ldr	r3, [pc, #552]	; (8003da8 <SVCCTL_App_Notification+0x2fc>)
 8003b80:	f7fc fd12 	bl	80005a8 <__aeabi_dmul>
 8003b84:	4602      	mov	r2, r0
 8003b86:	460b      	mov	r3, r1
 8003b88:	4610      	mov	r0, r2
 8003b8a:	4619      	mov	r1, r3
                       p_connection_update_complete_event->Conn_Latency,
 8003b8c:	697b      	ldr	r3, [r7, #20]
 8003b8e:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 8003b92:	b29b      	uxth	r3, r3
          APP_DBG_MSG("     - Connection Interval:   %.2f ms\n     - Connection latency:    %d\n     - Supervision Timeout: %d ms\n\r",
 8003b94:	461c      	mov	r4, r3
                       p_connection_update_complete_event->Supervision_Timeout*10);
 8003b96:	697b      	ldr	r3, [r7, #20]
 8003b98:	f8b3 3007 	ldrh.w	r3, [r3, #7]
 8003b9c:	b29b      	uxth	r3, r3
 8003b9e:	461a      	mov	r2, r3
          APP_DBG_MSG("     - Connection Interval:   %.2f ms\n     - Connection latency:    %d\n     - Supervision Timeout: %d ms\n\r",
 8003ba0:	4613      	mov	r3, r2
 8003ba2:	009b      	lsls	r3, r3, #2
 8003ba4:	4413      	add	r3, r2
 8003ba6:	005b      	lsls	r3, r3, #1
 8003ba8:	9301      	str	r3, [sp, #4]
 8003baa:	9400      	str	r4, [sp, #0]
 8003bac:	4602      	mov	r2, r0
 8003bae:	460b      	mov	r3, r1
 8003bb0:	487e      	ldr	r0, [pc, #504]	; (8003dac <SVCCTL_App_Notification+0x300>)
 8003bb2:	f00c fca1 	bl	80104f8 <iprintf>
          break;
 8003bb6:	e0ad      	b.n	8003d14 <SVCCTL_App_Notification+0x268>
          p_evt_le_phy_update_complete = (hci_le_phy_update_complete_event_rp0*)p_meta_evt->data;
 8003bb8:	69fb      	ldr	r3, [r7, #28]
 8003bba:	3301      	adds	r3, #1
 8003bbc:	61bb      	str	r3, [r7, #24]
          APP_DBG_MSG("==>> HCI_LE_PHY_UPDATE_COMPLETE_SUBEVT_CODE - ");
 8003bbe:	487c      	ldr	r0, [pc, #496]	; (8003db0 <SVCCTL_App_Notification+0x304>)
 8003bc0:	f00c fc9a 	bl	80104f8 <iprintf>
          if (p_evt_le_phy_update_complete->Status == 0)
 8003bc4:	69bb      	ldr	r3, [r7, #24]
 8003bc6:	781b      	ldrb	r3, [r3, #0]
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d103      	bne.n	8003bd4 <SVCCTL_App_Notification+0x128>
            APP_DBG_MSG("status ok \n");
 8003bcc:	4879      	ldr	r0, [pc, #484]	; (8003db4 <SVCCTL_App_Notification+0x308>)
 8003bce:	f00c fd01 	bl	80105d4 <puts>
 8003bd2:	e002      	b.n	8003bda <SVCCTL_App_Notification+0x12e>
            APP_DBG_MSG("status nok \n");
 8003bd4:	4878      	ldr	r0, [pc, #480]	; (8003db8 <SVCCTL_App_Notification+0x30c>)
 8003bd6:	f00c fcfd 	bl	80105d4 <puts>
          ret = hci_le_read_phy(BleApplicationContext.BleApplicationContext_legacy.connectionHandle, &Tx_phy, &Rx_phy);
 8003bda:	4b6e      	ldr	r3, [pc, #440]	; (8003d94 <SVCCTL_App_Notification+0x2e8>)
 8003bdc:	8adb      	ldrh	r3, [r3, #22]
 8003bde:	f107 020a 	add.w	r2, r7, #10
 8003be2:	f107 010b 	add.w	r1, r7, #11
 8003be6:	4618      	mov	r0, r3
 8003be8:	f009 fb29 	bl	800d23e <hci_le_read_phy>
 8003bec:	4603      	mov	r3, r0
 8003bee:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
          if (ret != BLE_STATUS_SUCCESS)
 8003bf2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d003      	beq.n	8003c02 <SVCCTL_App_Notification+0x156>
            APP_DBG_MSG("==>> hci_le_read_phy : fail\n\r");
 8003bfa:	4870      	ldr	r0, [pc, #448]	; (8003dbc <SVCCTL_App_Notification+0x310>)
 8003bfc:	f00c fc7c 	bl	80104f8 <iprintf>
          break;
 8003c00:	e088      	b.n	8003d14 <SVCCTL_App_Notification+0x268>
            APP_DBG_MSG("==>> hci_le_read_phy - Success \n");
 8003c02:	486f      	ldr	r0, [pc, #444]	; (8003dc0 <SVCCTL_App_Notification+0x314>)
 8003c04:	f00c fce6 	bl	80105d4 <puts>
            if ((Tx_phy == TX_2M) && (Rx_phy == RX_2M))
 8003c08:	7afb      	ldrb	r3, [r7, #11]
 8003c0a:	2b02      	cmp	r3, #2
 8003c0c:	d10a      	bne.n	8003c24 <SVCCTL_App_Notification+0x178>
 8003c0e:	7abb      	ldrb	r3, [r7, #10]
 8003c10:	2b02      	cmp	r3, #2
 8003c12:	d107      	bne.n	8003c24 <SVCCTL_App_Notification+0x178>
              APP_DBG_MSG("==>> PHY Param  TX= %d, RX= %d \n\r", Tx_phy, Rx_phy);
 8003c14:	7afb      	ldrb	r3, [r7, #11]
 8003c16:	4619      	mov	r1, r3
 8003c18:	7abb      	ldrb	r3, [r7, #10]
 8003c1a:	461a      	mov	r2, r3
 8003c1c:	4869      	ldr	r0, [pc, #420]	; (8003dc4 <SVCCTL_App_Notification+0x318>)
 8003c1e:	f00c fc6b 	bl	80104f8 <iprintf>
          break;
 8003c22:	e077      	b.n	8003d14 <SVCCTL_App_Notification+0x268>
              APP_DBG_MSG("==>> PHY Param  TX= %d, RX= %d \n\r", Tx_phy, Rx_phy);
 8003c24:	7afb      	ldrb	r3, [r7, #11]
 8003c26:	4619      	mov	r1, r3
 8003c28:	7abb      	ldrb	r3, [r7, #10]
 8003c2a:	461a      	mov	r2, r3
 8003c2c:	4865      	ldr	r0, [pc, #404]	; (8003dc4 <SVCCTL_App_Notification+0x318>)
 8003c2e:	f00c fc63 	bl	80104f8 <iprintf>
          break;
 8003c32:	e06f      	b.n	8003d14 <SVCCTL_App_Notification+0x268>
          p_connection_complete_event = (hci_le_connection_complete_event_rp0 *) p_meta_evt->data;
 8003c34:	69fb      	ldr	r3, [r7, #28]
 8003c36:	3301      	adds	r3, #1
 8003c38:	613b      	str	r3, [r7, #16]
          HW_TS_Stop(BleApplicationContext.Advertising_mgr_timer_Id);
 8003c3a:	4b56      	ldr	r3, [pc, #344]	; (8003d94 <SVCCTL_App_Notification+0x2e8>)
 8003c3c:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8003c40:	4618      	mov	r0, r3
 8003c42:	f7fe fd01 	bl	8002648 <HW_TS_Stop>
          APP_DBG_MSG(">>== HCI_LE_CONNECTION_COMPLETE_SUBEVT_CODE - Connection handle: 0x%x\n", p_connection_complete_event->Connection_Handle);
 8003c46:	693b      	ldr	r3, [r7, #16]
 8003c48:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8003c4c:	b29b      	uxth	r3, r3
 8003c4e:	4619      	mov	r1, r3
 8003c50:	485d      	ldr	r0, [pc, #372]	; (8003dc8 <SVCCTL_App_Notification+0x31c>)
 8003c52:	f00c fc51 	bl	80104f8 <iprintf>
                      p_connection_complete_event->Peer_Address[5],
 8003c56:	693b      	ldr	r3, [r7, #16]
 8003c58:	7a9b      	ldrb	r3, [r3, #10]
          APP_DBG_MSG("     - Connection established with Central: @:%02x:%02x:%02x:%02x:%02x:%02x\n",
 8003c5a:	4618      	mov	r0, r3
                      p_connection_complete_event->Peer_Address[4],
 8003c5c:	693b      	ldr	r3, [r7, #16]
 8003c5e:	7a5b      	ldrb	r3, [r3, #9]
          APP_DBG_MSG("     - Connection established with Central: @:%02x:%02x:%02x:%02x:%02x:%02x\n",
 8003c60:	461c      	mov	r4, r3
                      p_connection_complete_event->Peer_Address[3],
 8003c62:	693b      	ldr	r3, [r7, #16]
 8003c64:	7a1b      	ldrb	r3, [r3, #8]
          APP_DBG_MSG("     - Connection established with Central: @:%02x:%02x:%02x:%02x:%02x:%02x\n",
 8003c66:	461d      	mov	r5, r3
                      p_connection_complete_event->Peer_Address[2],
 8003c68:	693b      	ldr	r3, [r7, #16]
 8003c6a:	79db      	ldrb	r3, [r3, #7]
          APP_DBG_MSG("     - Connection established with Central: @:%02x:%02x:%02x:%02x:%02x:%02x\n",
 8003c6c:	461a      	mov	r2, r3
                      p_connection_complete_event->Peer_Address[1],
 8003c6e:	693b      	ldr	r3, [r7, #16]
 8003c70:	799b      	ldrb	r3, [r3, #6]
          APP_DBG_MSG("     - Connection established with Central: @:%02x:%02x:%02x:%02x:%02x:%02x\n",
 8003c72:	4619      	mov	r1, r3
                      p_connection_complete_event->Peer_Address[0]);
 8003c74:	693b      	ldr	r3, [r7, #16]
 8003c76:	795b      	ldrb	r3, [r3, #5]
          APP_DBG_MSG("     - Connection established with Central: @:%02x:%02x:%02x:%02x:%02x:%02x\n",
 8003c78:	9302      	str	r3, [sp, #8]
 8003c7a:	9101      	str	r1, [sp, #4]
 8003c7c:	9200      	str	r2, [sp, #0]
 8003c7e:	462b      	mov	r3, r5
 8003c80:	4622      	mov	r2, r4
 8003c82:	4601      	mov	r1, r0
 8003c84:	4851      	ldr	r0, [pc, #324]	; (8003dcc <SVCCTL_App_Notification+0x320>)
 8003c86:	f00c fc37 	bl	80104f8 <iprintf>
                      p_connection_complete_event->Conn_Interval*1.25,
 8003c8a:	693b      	ldr	r3, [r7, #16]
 8003c8c:	f8b3 300b 	ldrh.w	r3, [r3, #11]
 8003c90:	b29b      	uxth	r3, r3
          APP_DBG_MSG("     - Connection Interval:   %.2f ms\n     - Connection latency:    %d\n     - Supervision Timeout: %d ms\n\r",
 8003c92:	4618      	mov	r0, r3
 8003c94:	f7fc fc1e 	bl	80004d4 <__aeabi_i2d>
 8003c98:	f04f 0200 	mov.w	r2, #0
 8003c9c:	4b42      	ldr	r3, [pc, #264]	; (8003da8 <SVCCTL_App_Notification+0x2fc>)
 8003c9e:	f7fc fc83 	bl	80005a8 <__aeabi_dmul>
 8003ca2:	4602      	mov	r2, r0
 8003ca4:	460b      	mov	r3, r1
 8003ca6:	4610      	mov	r0, r2
 8003ca8:	4619      	mov	r1, r3
                      p_connection_complete_event->Conn_Latency,
 8003caa:	693b      	ldr	r3, [r7, #16]
 8003cac:	f8b3 300d 	ldrh.w	r3, [r3, #13]
 8003cb0:	b29b      	uxth	r3, r3
          APP_DBG_MSG("     - Connection Interval:   %.2f ms\n     - Connection latency:    %d\n     - Supervision Timeout: %d ms\n\r",
 8003cb2:	461c      	mov	r4, r3
                      p_connection_complete_event->Supervision_Timeout*10
 8003cb4:	693b      	ldr	r3, [r7, #16]
 8003cb6:	f8b3 300f 	ldrh.w	r3, [r3, #15]
 8003cba:	b29b      	uxth	r3, r3
 8003cbc:	461a      	mov	r2, r3
          APP_DBG_MSG("     - Connection Interval:   %.2f ms\n     - Connection latency:    %d\n     - Supervision Timeout: %d ms\n\r",
 8003cbe:	4613      	mov	r3, r2
 8003cc0:	009b      	lsls	r3, r3, #2
 8003cc2:	4413      	add	r3, r2
 8003cc4:	005b      	lsls	r3, r3, #1
 8003cc6:	9301      	str	r3, [sp, #4]
 8003cc8:	9400      	str	r4, [sp, #0]
 8003cca:	4602      	mov	r2, r0
 8003ccc:	460b      	mov	r3, r1
 8003cce:	4837      	ldr	r0, [pc, #220]	; (8003dac <SVCCTL_App_Notification+0x300>)
 8003cd0:	f00c fc12 	bl	80104f8 <iprintf>
          if (BleApplicationContext.Device_Connection_Status == APP_BLE_LP_CONNECTING)
 8003cd4:	4b2f      	ldr	r3, [pc, #188]	; (8003d94 <SVCCTL_App_Notification+0x2e8>)
 8003cd6:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8003cda:	2b04      	cmp	r3, #4
 8003cdc:	d104      	bne.n	8003ce8 <SVCCTL_App_Notification+0x23c>
            BleApplicationContext.Device_Connection_Status = APP_BLE_CONNECTED_CLIENT;
 8003cde:	4b2d      	ldr	r3, [pc, #180]	; (8003d94 <SVCCTL_App_Notification+0x2e8>)
 8003ce0:	2206      	movs	r2, #6
 8003ce2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
 8003ce6:	e003      	b.n	8003cf0 <SVCCTL_App_Notification+0x244>
            BleApplicationContext.Device_Connection_Status = APP_BLE_CONNECTED_SERVER;
 8003ce8:	4b2a      	ldr	r3, [pc, #168]	; (8003d94 <SVCCTL_App_Notification+0x2e8>)
 8003cea:	2205      	movs	r2, #5
 8003cec:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
          BleApplicationContext.BleApplicationContext_legacy.connectionHandle = p_connection_complete_event->Connection_Handle;
 8003cf0:	693b      	ldr	r3, [r7, #16]
 8003cf2:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8003cf6:	b29a      	uxth	r2, r3
 8003cf8:	4b26      	ldr	r3, [pc, #152]	; (8003d94 <SVCCTL_App_Notification+0x2e8>)
 8003cfa:	82da      	strh	r2, [r3, #22]
          HandleNotification.P2P_Evt_Opcode = PEER_CONN_HANDLE_EVT;
 8003cfc:	4b28      	ldr	r3, [pc, #160]	; (8003da0 <SVCCTL_App_Notification+0x2f4>)
 8003cfe:	2200      	movs	r2, #0
 8003d00:	701a      	strb	r2, [r3, #0]
          HandleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.connectionHandle;
 8003d02:	4b24      	ldr	r3, [pc, #144]	; (8003d94 <SVCCTL_App_Notification+0x2e8>)
 8003d04:	8ada      	ldrh	r2, [r3, #22]
 8003d06:	4b26      	ldr	r3, [pc, #152]	; (8003da0 <SVCCTL_App_Notification+0x2f4>)
 8003d08:	805a      	strh	r2, [r3, #2]
          P2PS_APP_Notification(&HandleNotification);
 8003d0a:	4825      	ldr	r0, [pc, #148]	; (8003da0 <SVCCTL_App_Notification+0x2f4>)
 8003d0c:	f000 fda2 	bl	8004854 <P2PS_APP_Notification>
          break; /* HCI_LE_CONNECTION_COMPLETE_SUBEVT_CODE */
 8003d10:	e000      	b.n	8003d14 <SVCCTL_App_Notification+0x268>
          break;
 8003d12:	bf00      	nop
      break; /* HCI_LE_META_EVT_CODE */
 8003d14:	e100      	b.n	8003f18 <SVCCTL_App_Notification+0x46c>
      p_blecore_evt = (evt_blecore_aci*) p_event_pckt->data;
 8003d16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d18:	3302      	adds	r3, #2
 8003d1a:	627b      	str	r3, [r7, #36]	; 0x24
      switch (p_blecore_evt->ecode)
 8003d1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d1e:	881b      	ldrh	r3, [r3, #0]
 8003d20:	b29b      	uxth	r3, r3
 8003d22:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003d26:	f000 80e0 	beq.w	8003eea <SVCCTL_App_Notification+0x43e>
 8003d2a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003d2e:	f300 80f2 	bgt.w	8003f16 <SVCCTL_App_Notification+0x46a>
 8003d32:	2b04      	cmp	r3, #4
 8003d34:	f000 80e1 	beq.w	8003efa <SVCCTL_App_Notification+0x44e>
 8003d38:	2b04      	cmp	r3, #4
 8003d3a:	f2c0 80ec 	blt.w	8003f16 <SVCCTL_App_Notification+0x46a>
 8003d3e:	f240 420a 	movw	r2, #1034	; 0x40a
 8003d42:	4293      	cmp	r3, r2
 8003d44:	f300 80e7 	bgt.w	8003f16 <SVCCTL_App_Notification+0x46a>
 8003d48:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003d4c:	f2c0 80e3 	blt.w	8003f16 <SVCCTL_App_Notification+0x46a>
 8003d50:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8003d54:	2b0a      	cmp	r3, #10
 8003d56:	f200 80de 	bhi.w	8003f16 <SVCCTL_App_Notification+0x46a>
 8003d5a:	a201      	add	r2, pc, #4	; (adr r2, 8003d60 <SVCCTL_App_Notification+0x2b4>)
 8003d5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d60:	08003d8d 	.word	0x08003d8d
 8003d64:	08003eb5 	.word	0x08003eb5
 8003d68:	08003dd5 	.word	0x08003dd5
 8003d6c:	08003e0b 	.word	0x08003e0b
 8003d70:	08003e13 	.word	0x08003e13
 8003d74:	08003e1b 	.word	0x08003e1b
 8003d78:	08003f17 	.word	0x08003f17
 8003d7c:	08003ef3 	.word	0x08003ef3
 8003d80:	08003e4f 	.word	0x08003e4f
 8003d84:	08003e5f 	.word	0x08003e5f
 8003d88:	08003e57 	.word	0x08003e57
          APP_DBG_MSG(">>== ACI_GAP_LIMITED_DISCOVERABLE_VSEVT_CODE \n");
 8003d8c:	4810      	ldr	r0, [pc, #64]	; (8003dd0 <SVCCTL_App_Notification+0x324>)
 8003d8e:	f00c fc21 	bl	80105d4 <puts>
          break; /* ACI_GAP_LIMITED_DISCOVERABLE_VSEVT_CODE */
 8003d92:	e0bd      	b.n	8003f10 <SVCCTL_App_Notification+0x464>
 8003d94:	200002c4 	.word	0x200002c4
 8003d98:	08015774 	.word	0x08015774
 8003d9c:	080157a0 	.word	0x080157a0
 8003da0:	200007b4 	.word	0x200007b4
 8003da4:	080157dc 	.word	0x080157dc
 8003da8:	3ff40000 	.word	0x3ff40000
 8003dac:	08015810 	.word	0x08015810
 8003db0:	0801587c 	.word	0x0801587c
 8003db4:	080158ac 	.word	0x080158ac
 8003db8:	080158b8 	.word	0x080158b8
 8003dbc:	080158c4 	.word	0x080158c4
 8003dc0:	080158e4 	.word	0x080158e4
 8003dc4:	08015904 	.word	0x08015904
 8003dc8:	08015928 	.word	0x08015928
 8003dcc:	08015970 	.word	0x08015970
 8003dd0:	080159c0 	.word	0x080159c0
          APP_DBG_MSG(">>== ACI_GAP_PASS_KEY_REQ_VSEVT_CODE \n");
 8003dd4:	4853      	ldr	r0, [pc, #332]	; (8003f24 <SVCCTL_App_Notification+0x478>)
 8003dd6:	f00c fbfd 	bl	80105d4 <puts>
          ret = aci_gap_pass_key_resp(BleApplicationContext.BleApplicationContext_legacy.connectionHandle,123456);
 8003dda:	4b53      	ldr	r3, [pc, #332]	; (8003f28 <SVCCTL_App_Notification+0x47c>)
 8003ddc:	8adb      	ldrh	r3, [r3, #22]
 8003dde:	4953      	ldr	r1, [pc, #332]	; (8003f2c <SVCCTL_App_Notification+0x480>)
 8003de0:	4618      	mov	r0, r3
 8003de2:	f008 fbb7 	bl	800c554 <aci_gap_pass_key_resp>
 8003de6:	4603      	mov	r3, r0
 8003de8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
          if (ret != BLE_STATUS_SUCCESS)
 8003dec:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d006      	beq.n	8003e02 <SVCCTL_App_Notification+0x356>
            APP_DBG_MSG("==>> aci_gap_pass_key_resp : Fail, reason: 0x%x\n", ret);
 8003df4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8003df8:	4619      	mov	r1, r3
 8003dfa:	484d      	ldr	r0, [pc, #308]	; (8003f30 <SVCCTL_App_Notification+0x484>)
 8003dfc:	f00c fb7c 	bl	80104f8 <iprintf>
          break; /* ACI_GAP_PASS_KEY_REQ_VSEVT_CODE */
 8003e00:	e086      	b.n	8003f10 <SVCCTL_App_Notification+0x464>
            APP_DBG_MSG("==>> aci_gap_pass_key_resp : Success \n");
 8003e02:	484c      	ldr	r0, [pc, #304]	; (8003f34 <SVCCTL_App_Notification+0x488>)
 8003e04:	f00c fbe6 	bl	80105d4 <puts>
          break; /* ACI_GAP_PASS_KEY_REQ_VSEVT_CODE */
 8003e08:	e082      	b.n	8003f10 <SVCCTL_App_Notification+0x464>
          APP_DBG_MSG(">>== ACI_GAP_AUTHORIZATION_REQ_VSEVT_CODE\n");
 8003e0a:	484b      	ldr	r0, [pc, #300]	; (8003f38 <SVCCTL_App_Notification+0x48c>)
 8003e0c:	f00c fbe2 	bl	80105d4 <puts>
          break; /* ACI_GAP_AUTHORIZATION_REQ_VSEVT_CODE */
 8003e10:	e07e      	b.n	8003f10 <SVCCTL_App_Notification+0x464>
          APP_DBG_MSG("==>> ACI_GAP_SLAVE_SECURITY_INITIATED_VSEVT_CODE \n");
 8003e12:	484a      	ldr	r0, [pc, #296]	; (8003f3c <SVCCTL_App_Notification+0x490>)
 8003e14:	f00c fbde 	bl	80105d4 <puts>
          break; /* ACI_GAP_SLAVE_SECURITY_INITIATED_VSEVT_CODE */
 8003e18:	e07a      	b.n	8003f10 <SVCCTL_App_Notification+0x464>
          APP_DBG_MSG("==>> ACI_GAP_BOND_LOST_VSEVT_CODE \n");
 8003e1a:	4849      	ldr	r0, [pc, #292]	; (8003f40 <SVCCTL_App_Notification+0x494>)
 8003e1c:	f00c fbda 	bl	80105d4 <puts>
          ret = aci_gap_allow_rebond(BleApplicationContext.BleApplicationContext_legacy.connectionHandle);
 8003e20:	4b41      	ldr	r3, [pc, #260]	; (8003f28 <SVCCTL_App_Notification+0x47c>)
 8003e22:	8adb      	ldrh	r3, [r3, #22]
 8003e24:	4618      	mov	r0, r3
 8003e26:	f008 fd3f 	bl	800c8a8 <aci_gap_allow_rebond>
 8003e2a:	4603      	mov	r3, r0
 8003e2c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
          if (ret != BLE_STATUS_SUCCESS)
 8003e30:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d006      	beq.n	8003e46 <SVCCTL_App_Notification+0x39a>
            APP_DBG_MSG("==>> aci_gap_allow_rebond : Fail, reason: 0x%x\n", ret);
 8003e38:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8003e3c:	4619      	mov	r1, r3
 8003e3e:	4841      	ldr	r0, [pc, #260]	; (8003f44 <SVCCTL_App_Notification+0x498>)
 8003e40:	f00c fb5a 	bl	80104f8 <iprintf>
          break; /* ACI_GAP_BOND_LOST_VSEVT_CODE */
 8003e44:	e064      	b.n	8003f10 <SVCCTL_App_Notification+0x464>
            APP_DBG_MSG("==>> aci_gap_allow_rebond : Success \n");
 8003e46:	4840      	ldr	r0, [pc, #256]	; (8003f48 <SVCCTL_App_Notification+0x49c>)
 8003e48:	f00c fbc4 	bl	80105d4 <puts>
          break; /* ACI_GAP_BOND_LOST_VSEVT_CODE */
 8003e4c:	e060      	b.n	8003f10 <SVCCTL_App_Notification+0x464>
          APP_DBG_MSG(">>== ACI_GAP_ADDR_NOT_RESOLVED_VSEVT_CODE \n");
 8003e4e:	483f      	ldr	r0, [pc, #252]	; (8003f4c <SVCCTL_App_Notification+0x4a0>)
 8003e50:	f00c fbc0 	bl	80105d4 <puts>
          break; /* ACI_GAP_ADDR_NOT_RESOLVED_VSEVT_CODE */
 8003e54:	e05c      	b.n	8003f10 <SVCCTL_App_Notification+0x464>
          APP_DBG_MSG(">>== ACI_GAP_KEYPRESS_NOTIFICATION_VSEVT_CODE\n");
 8003e56:	483e      	ldr	r0, [pc, #248]	; (8003f50 <SVCCTL_App_Notification+0x4a4>)
 8003e58:	f00c fbbc 	bl	80105d4 <puts>
          break; /* ACI_GAP_KEYPRESS_NOTIFICATION_VSEVT_CODE */    
 8003e5c:	e058      	b.n	8003f10 <SVCCTL_App_Notification+0x464>
          APP_DBG_MSG(">>== ACI_GAP_KEYPRESS_NOTIFICATION_VSEVT_CODE\n");
 8003e5e:	483c      	ldr	r0, [pc, #240]	; (8003f50 <SVCCTL_App_Notification+0x4a4>)
 8003e60:	f00c fbb8 	bl	80105d4 <puts>
                      ((aci_gap_numeric_comparison_value_event_rp0 *)(p_blecore_evt->data))->Numeric_Value);
 8003e64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e66:	3302      	adds	r3, #2
          APP_DBG_MSG("     - numeric_value = %ld\n",
 8003e68:	f8d3 3002 	ldr.w	r3, [r3, #2]
 8003e6c:	4619      	mov	r1, r3
 8003e6e:	4839      	ldr	r0, [pc, #228]	; (8003f54 <SVCCTL_App_Notification+0x4a8>)
 8003e70:	f00c fb42 	bl	80104f8 <iprintf>
                      ((aci_gap_numeric_comparison_value_event_rp0 *)(p_blecore_evt->data))->Numeric_Value);
 8003e74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e76:	3302      	adds	r3, #2
          APP_DBG_MSG("     - Hex_value = %lx\n",
 8003e78:	f8d3 3002 	ldr.w	r3, [r3, #2]
 8003e7c:	4619      	mov	r1, r3
 8003e7e:	4836      	ldr	r0, [pc, #216]	; (8003f58 <SVCCTL_App_Notification+0x4ac>)
 8003e80:	f00c fb3a 	bl	80104f8 <iprintf>
          ret = aci_gap_numeric_comparison_value_confirm_yesno(BleApplicationContext.BleApplicationContext_legacy.connectionHandle, YES); /* CONFIRM_YES = 1 */
 8003e84:	4b28      	ldr	r3, [pc, #160]	; (8003f28 <SVCCTL_App_Notification+0x47c>)
 8003e86:	8adb      	ldrh	r3, [r3, #22]
 8003e88:	2101      	movs	r1, #1
 8003e8a:	4618      	mov	r0, r3
 8003e8c:	f008 fd60 	bl	800c950 <aci_gap_numeric_comparison_value_confirm_yesno>
 8003e90:	4603      	mov	r3, r0
 8003e92:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
          if (ret != BLE_STATUS_SUCCESS)
 8003e96:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d006      	beq.n	8003eac <SVCCTL_App_Notification+0x400>
            APP_DBG_MSG("==>> aci_gap_numeric_comparison_value_confirm_yesno-->YES : Fail, reason: 0x%x\n", ret);
 8003e9e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8003ea2:	4619      	mov	r1, r3
 8003ea4:	482d      	ldr	r0, [pc, #180]	; (8003f5c <SVCCTL_App_Notification+0x4b0>)
 8003ea6:	f00c fb27 	bl	80104f8 <iprintf>
          break;
 8003eaa:	e031      	b.n	8003f10 <SVCCTL_App_Notification+0x464>
            APP_DBG_MSG("==>> aci_gap_numeric_comparison_value_confirm_yesno-->YES : Success \n");
 8003eac:	482c      	ldr	r0, [pc, #176]	; (8003f60 <SVCCTL_App_Notification+0x4b4>)
 8003eae:	f00c fb91 	bl	80105d4 <puts>
          break;
 8003eb2:	e02d      	b.n	8003f10 <SVCCTL_App_Notification+0x464>
          pairing_complete = (aci_gap_pairing_complete_event_rp0*)p_blecore_evt->data;
 8003eb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003eb6:	3302      	adds	r3, #2
 8003eb8:	623b      	str	r3, [r7, #32]
          APP_DBG_MSG(">>== ACI_GAP_PAIRING_COMPLETE_VSEVT_CODE\n");
 8003eba:	482a      	ldr	r0, [pc, #168]	; (8003f64 <SVCCTL_App_Notification+0x4b8>)
 8003ebc:	f00c fb8a 	bl	80105d4 <puts>
          if (pairing_complete->Status == 0)
 8003ec0:	6a3b      	ldr	r3, [r7, #32]
 8003ec2:	789b      	ldrb	r3, [r3, #2]
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d103      	bne.n	8003ed0 <SVCCTL_App_Notification+0x424>
            APP_DBG_MSG("     - Pairing Success\n");
 8003ec8:	4827      	ldr	r0, [pc, #156]	; (8003f68 <SVCCTL_App_Notification+0x4bc>)
 8003eca:	f00c fb83 	bl	80105d4 <puts>
 8003ece:	e008      	b.n	8003ee2 <SVCCTL_App_Notification+0x436>
            APP_DBG_MSG("     - Pairing KO \n     - Status: 0x%x\n     - Reason: 0x%x\n",pairing_complete->Status, pairing_complete->Reason);
 8003ed0:	6a3b      	ldr	r3, [r7, #32]
 8003ed2:	789b      	ldrb	r3, [r3, #2]
 8003ed4:	4619      	mov	r1, r3
 8003ed6:	6a3b      	ldr	r3, [r7, #32]
 8003ed8:	78db      	ldrb	r3, [r3, #3]
 8003eda:	461a      	mov	r2, r3
 8003edc:	4823      	ldr	r0, [pc, #140]	; (8003f6c <SVCCTL_App_Notification+0x4c0>)
 8003ede:	f00c fb0b 	bl	80104f8 <iprintf>
          APP_DBG_MSG("\n");
 8003ee2:	200a      	movs	r0, #10
 8003ee4:	f00c fb1a 	bl	801051c <putchar>
          break;    
 8003ee8:	e012      	b.n	8003f10 <SVCCTL_App_Notification+0x464>
          mutex = 1;
 8003eea:	4b21      	ldr	r3, [pc, #132]	; (8003f70 <SVCCTL_App_Notification+0x4c4>)
 8003eec:	2201      	movs	r2, #1
 8003eee:	701a      	strb	r2, [r3, #0]
          break;
 8003ef0:	e00e      	b.n	8003f10 <SVCCTL_App_Notification+0x464>
          APP_DBG_MSG(">>== ACI_GAP_PROC_COMPLETE_VSEVT_CODE \r");
 8003ef2:	4820      	ldr	r0, [pc, #128]	; (8003f74 <SVCCTL_App_Notification+0x4c8>)
 8003ef4:	f00c fb00 	bl	80104f8 <iprintf>
          break; /* ACI_GAP_PROC_COMPLETE_VSEVT_CODE */
 8003ef8:	e00a      	b.n	8003f10 <SVCCTL_App_Notification+0x464>
          BSP_LED_On(LED_GREEN);
 8003efa:	2001      	movs	r0, #1
 8003efc:	f001 fc34 	bl	8005768 <BSP_LED_On>
          HW_TS_Start(BleApplicationContext.SwitchOffGPIO_timer_Id, (uint32_t)LED_ON_TIMEOUT);
 8003f00:	4b09      	ldr	r3, [pc, #36]	; (8003f28 <SVCCTL_App_Notification+0x47c>)
 8003f02:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
 8003f06:	210a      	movs	r1, #10
 8003f08:	4618      	mov	r0, r3
 8003f0a:	f7fe fc29 	bl	8002760 <HW_TS_Start>
          break; /* ACI_HAL_END_OF_RADIO_ACTIVITY_VSEVT_CODE */
 8003f0e:	bf00      	nop
      break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 8003f10:	e001      	b.n	8003f16 <SVCCTL_App_Notification+0x46a>
      break;
 8003f12:	bf00      	nop
 8003f14:	e000      	b.n	8003f18 <SVCCTL_App_Notification+0x46c>
      break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 8003f16:	bf00      	nop
  }

  return (SVCCTL_UserEvtFlowEnable);
 8003f18:	2301      	movs	r3, #1
}
 8003f1a:	4618      	mov	r0, r3
 8003f1c:	3730      	adds	r7, #48	; 0x30
 8003f1e:	46bd      	mov	sp, r7
 8003f20:	bdb0      	pop	{r4, r5, r7, pc}
 8003f22:	bf00      	nop
 8003f24:	080159f0 	.word	0x080159f0
 8003f28:	200002c4 	.word	0x200002c4
 8003f2c:	0001e240 	.word	0x0001e240
 8003f30:	08015a18 	.word	0x08015a18
 8003f34:	08015a4c 	.word	0x08015a4c
 8003f38:	08015a74 	.word	0x08015a74
 8003f3c:	08015aa0 	.word	0x08015aa0
 8003f40:	08015ad4 	.word	0x08015ad4
 8003f44:	08015af8 	.word	0x08015af8
 8003f48:	08015b28 	.word	0x08015b28
 8003f4c:	08015b50 	.word	0x08015b50
 8003f50:	08015b7c 	.word	0x08015b7c
 8003f54:	08015bac 	.word	0x08015bac
 8003f58:	08015bc8 	.word	0x08015bc8
 8003f5c:	08015be0 	.word	0x08015be0
 8003f60:	08015c30 	.word	0x08015c30
 8003f64:	08015c78 	.word	0x08015c78
 8003f68:	08015ca4 	.word	0x08015ca4
 8003f6c:	08015cbc 	.word	0x08015cbc
 8003f70:	200007b9 	.word	0x200007b9
 8003f74:	08015cf8 	.word	0x08015cf8

08003f78 <APP_BLE_Key_Button1_Action>:
  return BleApplicationContext.Device_Connection_Status;
}

/* USER CODE BEGIN FD*/
void APP_BLE_Key_Button1_Action(void)
{
 8003f78:	b580      	push	{r7, lr}
 8003f7a:	af00      	add	r7, sp, #0
  P2PS_APP_SW1_Button_Action();
 8003f7c:	f000 fca6 	bl	80048cc <P2PS_APP_SW1_Button_Action>
}
 8003f80:	bf00      	nop
 8003f82:	bd80      	pop	{r7, pc}

08003f84 <APP_BLE_Key_Button2_Action>:

void APP_BLE_Key_Button2_Action(void)
{
 8003f84:	b580      	push	{r7, lr}
 8003f86:	af00      	add	r7, sp, #0
#if (L2CAP_REQUEST_NEW_CONN_PARAM != 0 )    
  UTIL_SEQ_SetTask( 1<<CFG_TASK_CONN_UPDATE_REG_ID, CFG_SCH_PRIO_0);
 8003f88:	2100      	movs	r1, #0
 8003f8a:	2002      	movs	r0, #2
 8003f8c:	f00b fa5c 	bl	800f448 <UTIL_SEQ_SetTask>
#endif
  
  return;
 8003f90:	bf00      	nop
}
 8003f92:	bd80      	pop	{r7, pc}

08003f94 <APP_BLE_Key_Button3_Action>:

void APP_BLE_Key_Button3_Action(void)
{
 8003f94:	b480      	push	{r7}
 8003f96:	af00      	add	r7, sp, #0
}
 8003f98:	bf00      	nop
 8003f9a:	46bd      	mov	sp, r7
 8003f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa0:	4770      	bx	lr
	...

08003fa4 <Ble_Tl_Init>:
 *
 * LOCAL FUNCTIONS
 *
 *************************************************************/
static void Ble_Tl_Init(void)
{
 8003fa4:	b580      	push	{r7, lr}
 8003fa6:	b082      	sub	sp, #8
 8003fa8:	af00      	add	r7, sp, #0
  HCI_TL_HciInitConf_t Hci_Tl_Init_Conf;

  Hci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&BleCmdBuffer;
 8003faa:	4b06      	ldr	r3, [pc, #24]	; (8003fc4 <Ble_Tl_Init+0x20>)
 8003fac:	603b      	str	r3, [r7, #0]
  Hci_Tl_Init_Conf.StatusNotCallBack = BLE_StatusNot;
 8003fae:	4b06      	ldr	r3, [pc, #24]	; (8003fc8 <Ble_Tl_Init+0x24>)
 8003fb0:	607b      	str	r3, [r7, #4]
  hci_init(BLE_UserEvtRx, (void*) &Hci_Tl_Init_Conf);
 8003fb2:	463b      	mov	r3, r7
 8003fb4:	4619      	mov	r1, r3
 8003fb6:	4805      	ldr	r0, [pc, #20]	; (8003fcc <Ble_Tl_Init+0x28>)
 8003fb8:	f009 fb92 	bl	800d6e0 <hci_init>

  return;
 8003fbc:	bf00      	nop
}
 8003fbe:	3708      	adds	r7, #8
 8003fc0:	46bd      	mov	sp, r7
 8003fc2:	bd80      	pop	{r7, pc}
 8003fc4:	20030028 	.word	0x20030028
 8003fc8:	08004701 	.word	0x08004701
 8003fcc:	080046c9 	.word	0x080046c9

08003fd0 <Ble_Hci_Gap_Gatt_Init>:

static void Ble_Hci_Gap_Gatt_Init(void)
{
 8003fd0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003fd2:	b08d      	sub	sp, #52	; 0x34
 8003fd4:	af06      	add	r7, sp, #24
  uint8_t role;
  uint16_t gap_service_handle, gap_dev_name_char_handle, gap_appearance_char_handle;
  const uint8_t *p_bd_addr;
  uint16_t a_appearance[1] = {BLE_CFG_GAP_APPEARANCE};
 8003fd6:	2300      	movs	r3, #0
 8003fd8:	803b      	strh	r3, [r7, #0]
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 8003fda:	2392      	movs	r3, #146	; 0x92
 8003fdc:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN Ble_Hci_Gap_Gatt_Init*/

  /* USER CODE END Ble_Hci_Gap_Gatt_Init*/

  APP_DBG_MSG("==>> Start Ble_Hci_Gap_Gatt_Init function\n");
 8003fde:	48a5      	ldr	r0, [pc, #660]	; (8004274 <Ble_Hci_Gap_Gatt_Init+0x2a4>)
 8003fe0:	f00c faf8 	bl	80105d4 <puts>

  /**
   * Initialize HCI layer
   */
  /*HCI Reset to synchronise BLE Stack*/
  ret = hci_reset();
 8003fe4:	f009 f907 	bl	800d1f6 <hci_reset>
 8003fe8:	4603      	mov	r3, r0
 8003fea:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 8003fec:	7dfb      	ldrb	r3, [r7, #23]
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d005      	beq.n	8003ffe <Ble_Hci_Gap_Gatt_Init+0x2e>
  {
    APP_DBG_MSG("  Fail   : hci_reset command, result: 0x%x \n", ret);
 8003ff2:	7dfb      	ldrb	r3, [r7, #23]
 8003ff4:	4619      	mov	r1, r3
 8003ff6:	48a0      	ldr	r0, [pc, #640]	; (8004278 <Ble_Hci_Gap_Gatt_Init+0x2a8>)
 8003ff8:	f00c fa7e 	bl	80104f8 <iprintf>
 8003ffc:	e002      	b.n	8004004 <Ble_Hci_Gap_Gatt_Init+0x34>
  }
  else
  {
    APP_DBG_MSG("  Success: hci_reset command\n");
 8003ffe:	489f      	ldr	r0, [pc, #636]	; (800427c <Ble_Hci_Gap_Gatt_Init+0x2ac>)
 8004000:	f00c fae8 	bl	80105d4 <puts>
  }

  /**
   * Write the BD Address
   */
  p_bd_addr = BleGetBdAddress();
 8004004:	f000 fa40 	bl	8004488 <BleGetBdAddress>
 8004008:	6138      	str	r0, [r7, #16]
  ret = aci_hal_write_config_data(CONFIG_DATA_PUBADDR_OFFSET, CONFIG_DATA_PUBADDR_LEN, (uint8_t*) p_bd_addr);
 800400a:	693a      	ldr	r2, [r7, #16]
 800400c:	2106      	movs	r1, #6
 800400e:	2000      	movs	r0, #0
 8004010:	f008 ffb1 	bl	800cf76 <aci_hal_write_config_data>
 8004014:	4603      	mov	r3, r0
 8004016:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 8004018:	7dfb      	ldrb	r3, [r7, #23]
 800401a:	2b00      	cmp	r3, #0
 800401c:	d005      	beq.n	800402a <Ble_Hci_Gap_Gatt_Init+0x5a>
  {
    APP_DBG_MSG("  Fail   : aci_hal_write_config_data command - CONFIG_DATA_PUBADDR_OFFSET, result: 0x%x \n", ret);
 800401e:	7dfb      	ldrb	r3, [r7, #23]
 8004020:	4619      	mov	r1, r3
 8004022:	4897      	ldr	r0, [pc, #604]	; (8004280 <Ble_Hci_Gap_Gatt_Init+0x2b0>)
 8004024:	f00c fa68 	bl	80104f8 <iprintf>
 8004028:	e021      	b.n	800406e <Ble_Hci_Gap_Gatt_Init+0x9e>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_hal_write_config_data command - CONFIG_DATA_PUBADDR_OFFSET\n");
 800402a:	4896      	ldr	r0, [pc, #600]	; (8004284 <Ble_Hci_Gap_Gatt_Init+0x2b4>)
 800402c:	f00c fad2 	bl	80105d4 <puts>
    APP_DBG_MSG("  Public Bluetooth Address: %02x:%02x:%02x:%02x:%02x:%02x\n",p_bd_addr[5],p_bd_addr[4],p_bd_addr[3],p_bd_addr[2],p_bd_addr[1],p_bd_addr[0]);
 8004030:	693b      	ldr	r3, [r7, #16]
 8004032:	3305      	adds	r3, #5
 8004034:	781b      	ldrb	r3, [r3, #0]
 8004036:	4618      	mov	r0, r3
 8004038:	693b      	ldr	r3, [r7, #16]
 800403a:	3304      	adds	r3, #4
 800403c:	781b      	ldrb	r3, [r3, #0]
 800403e:	461c      	mov	r4, r3
 8004040:	693b      	ldr	r3, [r7, #16]
 8004042:	3303      	adds	r3, #3
 8004044:	781b      	ldrb	r3, [r3, #0]
 8004046:	461d      	mov	r5, r3
 8004048:	693b      	ldr	r3, [r7, #16]
 800404a:	3302      	adds	r3, #2
 800404c:	781b      	ldrb	r3, [r3, #0]
 800404e:	461a      	mov	r2, r3
 8004050:	693b      	ldr	r3, [r7, #16]
 8004052:	3301      	adds	r3, #1
 8004054:	781b      	ldrb	r3, [r3, #0]
 8004056:	4619      	mov	r1, r3
 8004058:	693b      	ldr	r3, [r7, #16]
 800405a:	781b      	ldrb	r3, [r3, #0]
 800405c:	9302      	str	r3, [sp, #8]
 800405e:	9101      	str	r1, [sp, #4]
 8004060:	9200      	str	r2, [sp, #0]
 8004062:	462b      	mov	r3, r5
 8004064:	4622      	mov	r2, r4
 8004066:	4601      	mov	r1, r0
 8004068:	4887      	ldr	r0, [pc, #540]	; (8004288 <Ble_Hci_Gap_Gatt_Init+0x2b8>)
 800406a:	f00c fa45 	bl	80104f8 <iprintf>
  }

#if (CFG_BLE_ADDRESS_TYPE == PUBLIC_ADDR)
  /* BLE MAC in ADV Packet */
  a_ManufData[ sizeof(a_ManufData)-6] = p_bd_addr[5];
 800406e:	693b      	ldr	r3, [r7, #16]
 8004070:	3305      	adds	r3, #5
 8004072:	781a      	ldrb	r2, [r3, #0]
 8004074:	4b85      	ldr	r3, [pc, #532]	; (800428c <Ble_Hci_Gap_Gatt_Init+0x2bc>)
 8004076:	721a      	strb	r2, [r3, #8]
  a_ManufData[ sizeof(a_ManufData)-5] = p_bd_addr[4];
 8004078:	693b      	ldr	r3, [r7, #16]
 800407a:	3304      	adds	r3, #4
 800407c:	781a      	ldrb	r2, [r3, #0]
 800407e:	4b83      	ldr	r3, [pc, #524]	; (800428c <Ble_Hci_Gap_Gatt_Init+0x2bc>)
 8004080:	725a      	strb	r2, [r3, #9]
  a_ManufData[ sizeof(a_ManufData)-4] = p_bd_addr[3];
 8004082:	693b      	ldr	r3, [r7, #16]
 8004084:	3303      	adds	r3, #3
 8004086:	781a      	ldrb	r2, [r3, #0]
 8004088:	4b80      	ldr	r3, [pc, #512]	; (800428c <Ble_Hci_Gap_Gatt_Init+0x2bc>)
 800408a:	729a      	strb	r2, [r3, #10]
  a_ManufData[ sizeof(a_ManufData)-3] = p_bd_addr[2];
 800408c:	693b      	ldr	r3, [r7, #16]
 800408e:	3302      	adds	r3, #2
 8004090:	781a      	ldrb	r2, [r3, #0]
 8004092:	4b7e      	ldr	r3, [pc, #504]	; (800428c <Ble_Hci_Gap_Gatt_Init+0x2bc>)
 8004094:	72da      	strb	r2, [r3, #11]
  a_ManufData[ sizeof(a_ManufData)-2] = p_bd_addr[1];
 8004096:	693b      	ldr	r3, [r7, #16]
 8004098:	3301      	adds	r3, #1
 800409a:	781a      	ldrb	r2, [r3, #0]
 800409c:	4b7b      	ldr	r3, [pc, #492]	; (800428c <Ble_Hci_Gap_Gatt_Init+0x2bc>)
 800409e:	731a      	strb	r2, [r3, #12]
  a_ManufData[ sizeof(a_ManufData)-1] = p_bd_addr[0];
 80040a0:	693b      	ldr	r3, [r7, #16]
 80040a2:	781a      	ldrb	r2, [r3, #0]
 80040a4:	4b79      	ldr	r3, [pc, #484]	; (800428c <Ble_Hci_Gap_Gatt_Init+0x2bc>)
 80040a6:	735a      	strb	r2, [r3, #13]
#endif /* CFG_BLE_ADDRESS_TYPE != PUBLIC_ADDR */

  /**
   * Write Identity root key used to derive LTK and CSRK
   */
  ret = aci_hal_write_config_data(CONFIG_DATA_IR_OFFSET, CONFIG_DATA_IR_LEN, (uint8_t*)a_BLE_CfgIrValue);
 80040a8:	4a79      	ldr	r2, [pc, #484]	; (8004290 <Ble_Hci_Gap_Gatt_Init+0x2c0>)
 80040aa:	2110      	movs	r1, #16
 80040ac:	2018      	movs	r0, #24
 80040ae:	f008 ff62 	bl	800cf76 <aci_hal_write_config_data>
 80040b2:	4603      	mov	r3, r0
 80040b4:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 80040b6:	7dfb      	ldrb	r3, [r7, #23]
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d005      	beq.n	80040c8 <Ble_Hci_Gap_Gatt_Init+0xf8>
  {
    APP_DBG_MSG("  Fail   : aci_hal_write_config_data command - CONFIG_DATA_IR_OFFSET, result: 0x%x \n", ret);
 80040bc:	7dfb      	ldrb	r3, [r7, #23]
 80040be:	4619      	mov	r1, r3
 80040c0:	4874      	ldr	r0, [pc, #464]	; (8004294 <Ble_Hci_Gap_Gatt_Init+0x2c4>)
 80040c2:	f00c fa19 	bl	80104f8 <iprintf>
 80040c6:	e002      	b.n	80040ce <Ble_Hci_Gap_Gatt_Init+0xfe>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_hal_write_config_data command - CONFIG_DATA_IR_OFFSET\n");
 80040c8:	4873      	ldr	r0, [pc, #460]	; (8004298 <Ble_Hci_Gap_Gatt_Init+0x2c8>)
 80040ca:	f00c fa83 	bl	80105d4 <puts>
  }

  /**
   * Write Encryption root key used to derive LTK and CSRK
   */
  ret = aci_hal_write_config_data(CONFIG_DATA_ER_OFFSET, CONFIG_DATA_ER_LEN, (uint8_t*)a_BLE_CfgErValue);
 80040ce:	4a73      	ldr	r2, [pc, #460]	; (800429c <Ble_Hci_Gap_Gatt_Init+0x2cc>)
 80040d0:	2110      	movs	r1, #16
 80040d2:	2008      	movs	r0, #8
 80040d4:	f008 ff4f 	bl	800cf76 <aci_hal_write_config_data>
 80040d8:	4603      	mov	r3, r0
 80040da:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 80040dc:	7dfb      	ldrb	r3, [r7, #23]
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d005      	beq.n	80040ee <Ble_Hci_Gap_Gatt_Init+0x11e>
  {
    APP_DBG_MSG("  Fail   : aci_hal_write_config_data command - CONFIG_DATA_ER_OFFSET, result: 0x%x \n", ret);
 80040e2:	7dfb      	ldrb	r3, [r7, #23]
 80040e4:	4619      	mov	r1, r3
 80040e6:	486e      	ldr	r0, [pc, #440]	; (80042a0 <Ble_Hci_Gap_Gatt_Init+0x2d0>)
 80040e8:	f00c fa06 	bl	80104f8 <iprintf>
 80040ec:	e002      	b.n	80040f4 <Ble_Hci_Gap_Gatt_Init+0x124>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_hal_write_config_data command - CONFIG_DATA_ER_OFFSET\n");
 80040ee:	486d      	ldr	r0, [pc, #436]	; (80042a4 <Ble_Hci_Gap_Gatt_Init+0x2d4>)
 80040f0:	f00c fa70 	bl	80105d4 <puts>
  }

  /**
   * Set TX Power.
   */
  ret = aci_hal_set_tx_power_level(1, CFG_TX_POWER);
 80040f4:	2118      	movs	r1, #24
 80040f6:	2001      	movs	r0, #1
 80040f8:	f008 ffc2 	bl	800d080 <aci_hal_set_tx_power_level>
 80040fc:	4603      	mov	r3, r0
 80040fe:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 8004100:	7dfb      	ldrb	r3, [r7, #23]
 8004102:	2b00      	cmp	r3, #0
 8004104:	d005      	beq.n	8004112 <Ble_Hci_Gap_Gatt_Init+0x142>
  {
    APP_DBG_MSG("  Fail   : aci_hal_set_tx_power_level command, result: 0x%x \n", ret);
 8004106:	7dfb      	ldrb	r3, [r7, #23]
 8004108:	4619      	mov	r1, r3
 800410a:	4867      	ldr	r0, [pc, #412]	; (80042a8 <Ble_Hci_Gap_Gatt_Init+0x2d8>)
 800410c:	f00c f9f4 	bl	80104f8 <iprintf>
 8004110:	e002      	b.n	8004118 <Ble_Hci_Gap_Gatt_Init+0x148>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_hal_set_tx_power_level command\n");
 8004112:	4866      	ldr	r0, [pc, #408]	; (80042ac <Ble_Hci_Gap_Gatt_Init+0x2dc>)
 8004114:	f00c fa5e 	bl	80105d4 <puts>
  }

  /**
   * Initialize GATT interface
   */
  ret = aci_gatt_init();
 8004118:	f008 fc81 	bl	800ca1e <aci_gatt_init>
 800411c:	4603      	mov	r3, r0
 800411e:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 8004120:	7dfb      	ldrb	r3, [r7, #23]
 8004122:	2b00      	cmp	r3, #0
 8004124:	d005      	beq.n	8004132 <Ble_Hci_Gap_Gatt_Init+0x162>
  {
    APP_DBG_MSG("  Fail   : aci_gatt_init command, result: 0x%x \n", ret);
 8004126:	7dfb      	ldrb	r3, [r7, #23]
 8004128:	4619      	mov	r1, r3
 800412a:	4861      	ldr	r0, [pc, #388]	; (80042b0 <Ble_Hci_Gap_Gatt_Init+0x2e0>)
 800412c:	f00c f9e4 	bl	80104f8 <iprintf>
 8004130:	e002      	b.n	8004138 <Ble_Hci_Gap_Gatt_Init+0x168>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_gatt_init command\n");
 8004132:	4860      	ldr	r0, [pc, #384]	; (80042b4 <Ble_Hci_Gap_Gatt_Init+0x2e4>)
 8004134:	f00c fa4e 	bl	80105d4 <puts>
  }

  /**
   * Initialize GAP interface
   */
  role = 0;
 8004138:	2300      	movs	r3, #0
 800413a:	73fb      	strb	r3, [r7, #15]

#if (BLE_CFG_PERIPHERAL == 1)
  role |= GAP_PERIPHERAL_ROLE;
 800413c:	7bfb      	ldrb	r3, [r7, #15]
 800413e:	f043 0301 	orr.w	r3, r3, #1
 8004142:	73fb      	strb	r3, [r7, #15]

#if (BLE_CFG_CENTRAL == 1)
  role |= GAP_CENTRAL_ROLE;
#endif /* BLE_CFG_CENTRAL == 1 */

  if (role > 0)
 8004144:	7bfb      	ldrb	r3, [r7, #15]
 8004146:	2b00      	cmp	r3, #0
 8004148:	d02b      	beq.n	80041a2 <Ble_Hci_Gap_Gatt_Init+0x1d2>
  {
    const char *name = "P2PSRV1";
 800414a:	4b5b      	ldr	r3, [pc, #364]	; (80042b8 <Ble_Hci_Gap_Gatt_Init+0x2e8>)
 800414c:	60bb      	str	r3, [r7, #8]
    ret = aci_gap_init(role,
 800414e:	1dba      	adds	r2, r7, #6
 8004150:	7bf8      	ldrb	r0, [r7, #15]
 8004152:	1cbb      	adds	r3, r7, #2
 8004154:	9301      	str	r3, [sp, #4]
 8004156:	1d3b      	adds	r3, r7, #4
 8004158:	9300      	str	r3, [sp, #0]
 800415a:	4613      	mov	r3, r2
 800415c:	2207      	movs	r2, #7
 800415e:	2100      	movs	r1, #0
 8004160:	f008 fa5f 	bl	800c622 <aci_gap_init>
 8004164:	4603      	mov	r3, r0
 8004166:	75fb      	strb	r3, [r7, #23]
                       APPBLE_GAP_DEVICE_NAME_LENGTH,
                       &gap_service_handle,
                       &gap_dev_name_char_handle,
                       &gap_appearance_char_handle);

    if (ret != BLE_STATUS_SUCCESS)
 8004168:	7dfb      	ldrb	r3, [r7, #23]
 800416a:	2b00      	cmp	r3, #0
 800416c:	d005      	beq.n	800417a <Ble_Hci_Gap_Gatt_Init+0x1aa>
    {
      APP_DBG_MSG("  Fail   : aci_gap_init command, result: 0x%x \n", ret);
 800416e:	7dfb      	ldrb	r3, [r7, #23]
 8004170:	4619      	mov	r1, r3
 8004172:	4852      	ldr	r0, [pc, #328]	; (80042bc <Ble_Hci_Gap_Gatt_Init+0x2ec>)
 8004174:	f00c f9c0 	bl	80104f8 <iprintf>
 8004178:	e002      	b.n	8004180 <Ble_Hci_Gap_Gatt_Init+0x1b0>
    }
    else
    {
      APP_DBG_MSG("  Success: aci_gap_init command\n");
 800417a:	4851      	ldr	r0, [pc, #324]	; (80042c0 <Ble_Hci_Gap_Gatt_Init+0x2f0>)
 800417c:	f00c fa2a 	bl	80105d4 <puts>
    }

    ret = aci_gatt_update_char_value(gap_service_handle, gap_dev_name_char_handle, 0, strlen(name), (uint8_t *) name);
 8004180:	88fc      	ldrh	r4, [r7, #6]
 8004182:	88bd      	ldrh	r5, [r7, #4]
 8004184:	68b8      	ldr	r0, [r7, #8]
 8004186:	f7fc f84b 	bl	8000220 <strlen>
 800418a:	4603      	mov	r3, r0
 800418c:	b2da      	uxtb	r2, r3
 800418e:	68bb      	ldr	r3, [r7, #8]
 8004190:	9300      	str	r3, [sp, #0]
 8004192:	4613      	mov	r3, r2
 8004194:	2200      	movs	r2, #0
 8004196:	4629      	mov	r1, r5
 8004198:	4620      	mov	r0, r4
 800419a:	f008 fe43 	bl	800ce24 <aci_gatt_update_char_value>
 800419e:	4603      	mov	r3, r0
 80041a0:	75fb      	strb	r3, [r7, #23]
    {
      BLE_DBG_SVCCTL_MSG("  Success: aci_gatt_update_char_value - Device Name\n");
    }
  }

  ret = aci_gatt_update_char_value(gap_service_handle,
 80041a2:	88f8      	ldrh	r0, [r7, #6]
 80041a4:	8879      	ldrh	r1, [r7, #2]
 80041a6:	463b      	mov	r3, r7
 80041a8:	9300      	str	r3, [sp, #0]
 80041aa:	2302      	movs	r3, #2
 80041ac:	2200      	movs	r2, #0
 80041ae:	f008 fe39 	bl	800ce24 <aci_gatt_update_char_value>
 80041b2:	4603      	mov	r3, r0
 80041b4:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Initialize Default PHY
   */
  ret = hci_le_set_default_phy(ALL_PHYS_PREFERENCE,TX_2M_PREFERRED,RX_2M_PREFERRED);
 80041b6:	2202      	movs	r2, #2
 80041b8:	2102      	movs	r1, #2
 80041ba:	2000      	movs	r0, #0
 80041bc:	f009 f8bd 	bl	800d33a <hci_le_set_default_phy>
 80041c0:	4603      	mov	r3, r0
 80041c2:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 80041c4:	7dfb      	ldrb	r3, [r7, #23]
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d005      	beq.n	80041d6 <Ble_Hci_Gap_Gatt_Init+0x206>
  {
    APP_DBG_MSG("  Fail   : hci_le_set_default_phy command, result: 0x%x \n", ret);
 80041ca:	7dfb      	ldrb	r3, [r7, #23]
 80041cc:	4619      	mov	r1, r3
 80041ce:	483d      	ldr	r0, [pc, #244]	; (80042c4 <Ble_Hci_Gap_Gatt_Init+0x2f4>)
 80041d0:	f00c f992 	bl	80104f8 <iprintf>
 80041d4:	e002      	b.n	80041dc <Ble_Hci_Gap_Gatt_Init+0x20c>
  }
  else
  {
    APP_DBG_MSG("  Success: hci_le_set_default_phy command\n");
 80041d6:	483c      	ldr	r0, [pc, #240]	; (80042c8 <Ble_Hci_Gap_Gatt_Init+0x2f8>)
 80041d8:	f00c f9fc 	bl	80105d4 <puts>
  }

  /**
   * Initialize IO capability
   */
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioCapability = CFG_IO_CAPABILITY;
 80041dc:	4b3b      	ldr	r3, [pc, #236]	; (80042cc <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 80041de:	2201      	movs	r2, #1
 80041e0:	701a      	strb	r2, [r3, #0]
  ret = aci_gap_set_io_capability(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioCapability);
 80041e2:	4b3a      	ldr	r3, [pc, #232]	; (80042cc <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 80041e4:	781b      	ldrb	r3, [r3, #0]
 80041e6:	4618      	mov	r0, r3
 80041e8:	f008 f89c 	bl	800c324 <aci_gap_set_io_capability>
 80041ec:	4603      	mov	r3, r0
 80041ee:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 80041f0:	7dfb      	ldrb	r3, [r7, #23]
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d005      	beq.n	8004202 <Ble_Hci_Gap_Gatt_Init+0x232>
  {
    APP_DBG_MSG("  Fail   : aci_gap_set_io_capability command, result: 0x%x \n", ret);
 80041f6:	7dfb      	ldrb	r3, [r7, #23]
 80041f8:	4619      	mov	r1, r3
 80041fa:	4835      	ldr	r0, [pc, #212]	; (80042d0 <Ble_Hci_Gap_Gatt_Init+0x300>)
 80041fc:	f00c f97c 	bl	80104f8 <iprintf>
 8004200:	e002      	b.n	8004208 <Ble_Hci_Gap_Gatt_Init+0x238>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_gap_set_io_capability command\n");
 8004202:	4834      	ldr	r0, [pc, #208]	; (80042d4 <Ble_Hci_Gap_Gatt_Init+0x304>)
 8004204:	f00c f9e6 	bl	80105d4 <puts>
  }

  /**
   * Initialize authentication
   */
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.mitm_mode = CFG_MITM_PROTECTION;
 8004208:	4b30      	ldr	r3, [pc, #192]	; (80042cc <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 800420a:	2201      	movs	r2, #1
 800420c:	705a      	strb	r2, [r3, #1]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMin = CFG_ENCRYPTION_KEY_SIZE_MIN;
 800420e:	4b2f      	ldr	r3, [pc, #188]	; (80042cc <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 8004210:	2208      	movs	r2, #8
 8004212:	711a      	strb	r2, [r3, #4]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMax = CFG_ENCRYPTION_KEY_SIZE_MAX;
 8004214:	4b2d      	ldr	r3, [pc, #180]	; (80042cc <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 8004216:	2210      	movs	r2, #16
 8004218:	715a      	strb	r2, [r3, #5]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Use_Fixed_Pin = CFG_USED_FIXED_PIN;
 800421a:	4b2c      	ldr	r3, [pc, #176]	; (80042cc <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 800421c:	2200      	movs	r2, #0
 800421e:	70da      	strb	r2, [r3, #3]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Fixed_Pin = CFG_FIXED_PIN;
 8004220:	4b2a      	ldr	r3, [pc, #168]	; (80042cc <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 8004222:	4a2d      	ldr	r2, [pc, #180]	; (80042d8 <Ble_Hci_Gap_Gatt_Init+0x308>)
 8004224:	609a      	str	r2, [r3, #8]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode = CFG_BONDING_MODE;
 8004226:	4b29      	ldr	r3, [pc, #164]	; (80042cc <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 8004228:	2201      	movs	r2, #1
 800422a:	709a      	strb	r2, [r3, #2]
  /* USER CODE BEGIN Ble_Hci_Gap_Gatt_Init_1*/

  /* USER CODE END Ble_Hci_Gap_Gatt_Init_1*/

  ret = aci_gap_set_authentication_requirement(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode,
 800422c:	4b27      	ldr	r3, [pc, #156]	; (80042cc <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 800422e:	789c      	ldrb	r4, [r3, #2]
 8004230:	4b26      	ldr	r3, [pc, #152]	; (80042cc <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 8004232:	785d      	ldrb	r5, [r3, #1]
 8004234:	4b25      	ldr	r3, [pc, #148]	; (80042cc <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 8004236:	791b      	ldrb	r3, [r3, #4]
 8004238:	4a24      	ldr	r2, [pc, #144]	; (80042cc <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 800423a:	7952      	ldrb	r2, [r2, #5]
 800423c:	4923      	ldr	r1, [pc, #140]	; (80042cc <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 800423e:	78c9      	ldrb	r1, [r1, #3]
 8004240:	4822      	ldr	r0, [pc, #136]	; (80042cc <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 8004242:	6880      	ldr	r0, [r0, #8]
 8004244:	2600      	movs	r6, #0
 8004246:	9604      	str	r6, [sp, #16]
 8004248:	9003      	str	r0, [sp, #12]
 800424a:	9102      	str	r1, [sp, #8]
 800424c:	9201      	str	r2, [sp, #4]
 800424e:	9300      	str	r3, [sp, #0]
 8004250:	2300      	movs	r3, #0
 8004252:	2201      	movs	r2, #1
 8004254:	4629      	mov	r1, r5
 8004256:	4620      	mov	r0, r4
 8004258:	f008 f8b8 	bl	800c3cc <aci_gap_set_authentication_requirement>
 800425c:	4603      	mov	r3, r0
 800425e:	75fb      	strb	r3, [r7, #23]
                                               BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMin,
                                               BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMax,
                                               BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Use_Fixed_Pin,
                                               BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Fixed_Pin,
                                               CFG_BLE_ADDRESS_TYPE);
  if (ret != BLE_STATUS_SUCCESS)
 8004260:	7dfb      	ldrb	r3, [r7, #23]
 8004262:	2b00      	cmp	r3, #0
 8004264:	d03c      	beq.n	80042e0 <Ble_Hci_Gap_Gatt_Init+0x310>
  {
    APP_DBG_MSG("  Fail   : aci_gap_set_authentication_requirement command, result: 0x%x \n", ret);
 8004266:	7dfb      	ldrb	r3, [r7, #23]
 8004268:	4619      	mov	r1, r3
 800426a:	481c      	ldr	r0, [pc, #112]	; (80042dc <Ble_Hci_Gap_Gatt_Init+0x30c>)
 800426c:	f00c f944 	bl	80104f8 <iprintf>
 8004270:	e039      	b.n	80042e6 <Ble_Hci_Gap_Gatt_Init+0x316>
 8004272:	bf00      	nop
 8004274:	08015d20 	.word	0x08015d20
 8004278:	08015d4c 	.word	0x08015d4c
 800427c:	08015d7c 	.word	0x08015d7c
 8004280:	08015d9c 	.word	0x08015d9c
 8004284:	08015df8 	.word	0x08015df8
 8004288:	08015e44 	.word	0x08015e44
 800428c:	20000010 	.word	0x20000010
 8004290:	08016850 	.word	0x08016850
 8004294:	08015e80 	.word	0x08015e80
 8004298:	08015ed8 	.word	0x08015ed8
 800429c:	08016860 	.word	0x08016860
 80042a0:	08015f20 	.word	0x08015f20
 80042a4:	08015f78 	.word	0x08015f78
 80042a8:	08015fc0 	.word	0x08015fc0
 80042ac:	08016000 	.word	0x08016000
 80042b0:	08016030 	.word	0x08016030
 80042b4:	08016064 	.word	0x08016064
 80042b8:	08016088 	.word	0x08016088
 80042bc:	08016090 	.word	0x08016090
 80042c0:	080160c0 	.word	0x080160c0
 80042c4:	080160e0 	.word	0x080160e0
 80042c8:	0801611c 	.word	0x0801611c
 80042cc:	200002c4 	.word	0x200002c4
 80042d0:	08016148 	.word	0x08016148
 80042d4:	08016188 	.word	0x08016188
 80042d8:	0001b207 	.word	0x0001b207
 80042dc:	080161b8 	.word	0x080161b8
  }
  else
  {
    APP_DBG_MSG("  Success: aci_gap_set_authentication_requirement command\n");
 80042e0:	480e      	ldr	r0, [pc, #56]	; (800431c <Ble_Hci_Gap_Gatt_Init+0x34c>)
 80042e2:	f00c f977 	bl	80105d4 <puts>
  }

  /**
   * Initialize whitelist
   */
  if (BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode)
 80042e6:	4b0e      	ldr	r3, [pc, #56]	; (8004320 <Ble_Hci_Gap_Gatt_Init+0x350>)
 80042e8:	789b      	ldrb	r3, [r3, #2]
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d00f      	beq.n	800430e <Ble_Hci_Gap_Gatt_Init+0x33e>
  {
    ret = aci_gap_configure_whitelist();
 80042ee:	f008 fab7 	bl	800c860 <aci_gap_configure_whitelist>
 80042f2:	4603      	mov	r3, r0
 80042f4:	75fb      	strb	r3, [r7, #23]
    if (ret != BLE_STATUS_SUCCESS)
 80042f6:	7dfb      	ldrb	r3, [r7, #23]
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d005      	beq.n	8004308 <Ble_Hci_Gap_Gatt_Init+0x338>
    {
      APP_DBG_MSG("  Fail   : aci_gap_configure_whitelist command, result: 0x%x \n", ret);
 80042fc:	7dfb      	ldrb	r3, [r7, #23]
 80042fe:	4619      	mov	r1, r3
 8004300:	4808      	ldr	r0, [pc, #32]	; (8004324 <Ble_Hci_Gap_Gatt_Init+0x354>)
 8004302:	f00c f8f9 	bl	80104f8 <iprintf>
 8004306:	e002      	b.n	800430e <Ble_Hci_Gap_Gatt_Init+0x33e>
    }
    else
    {
      APP_DBG_MSG("  Success: aci_gap_configure_whitelist command\n");
 8004308:	4807      	ldr	r0, [pc, #28]	; (8004328 <Ble_Hci_Gap_Gatt_Init+0x358>)
 800430a:	f00c f963 	bl	80105d4 <puts>
    }
  }
  APP_DBG_MSG("==>> End Ble_Hci_Gap_Gatt_Init function\n\r");
 800430e:	4807      	ldr	r0, [pc, #28]	; (800432c <Ble_Hci_Gap_Gatt_Init+0x35c>)
 8004310:	f00c f8f2 	bl	80104f8 <iprintf>
}
 8004314:	bf00      	nop
 8004316:	371c      	adds	r7, #28
 8004318:	46bd      	mov	sp, r7
 800431a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800431c:	08016204 	.word	0x08016204
 8004320:	200002c4 	.word	0x200002c4
 8004324:	08016240 	.word	0x08016240
 8004328:	08016280 	.word	0x08016280
 800432c:	080162b0 	.word	0x080162b0

08004330 <Adv_Request>:

static void Adv_Request(APP_BLE_ConnStatus_t NewStatus)
{
 8004330:	b580      	push	{r7, lr}
 8004332:	b08c      	sub	sp, #48	; 0x30
 8004334:	af08      	add	r7, sp, #32
 8004336:	4603      	mov	r3, r0
 8004338:	71fb      	strb	r3, [r7, #7]
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 800433a:	2392      	movs	r3, #146	; 0x92
 800433c:	72fb      	strb	r3, [r7, #11]
  uint16_t Min_Inter, Max_Inter;

  if (NewStatus == APP_BLE_FAST_ADV)
 800433e:	79fb      	ldrb	r3, [r7, #7]
 8004340:	2b01      	cmp	r3, #1
 8004342:	d106      	bne.n	8004352 <Adv_Request+0x22>
  {
    Min_Inter = AdvIntervalMin;
 8004344:	4b41      	ldr	r3, [pc, #260]	; (800444c <Adv_Request+0x11c>)
 8004346:	881b      	ldrh	r3, [r3, #0]
 8004348:	81fb      	strh	r3, [r7, #14]
    Max_Inter = AdvIntervalMax;
 800434a:	4b41      	ldr	r3, [pc, #260]	; (8004450 <Adv_Request+0x120>)
 800434c:	881b      	ldrh	r3, [r3, #0]
 800434e:	81bb      	strh	r3, [r7, #12]
 8004350:	e005      	b.n	800435e <Adv_Request+0x2e>
  }
  else
  {
    Min_Inter = CFG_LP_CONN_ADV_INTERVAL_MIN;
 8004352:	f44f 63c8 	mov.w	r3, #1600	; 0x640
 8004356:	81fb      	strh	r3, [r7, #14]
    Max_Inter = CFG_LP_CONN_ADV_INTERVAL_MAX;
 8004358:	f44f 637a 	mov.w	r3, #4000	; 0xfa0
 800435c:	81bb      	strh	r3, [r7, #12]

  /**
   * Stop the timer, it will be restarted for a new shot
   * It does not hurt if the timer was not running
   */
  HW_TS_Stop(BleApplicationContext.Advertising_mgr_timer_Id);
 800435e:	4b3d      	ldr	r3, [pc, #244]	; (8004454 <Adv_Request+0x124>)
 8004360:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8004364:	4618      	mov	r0, r3
 8004366:	f7fe f96f 	bl	8002648 <HW_TS_Stop>

  if ((NewStatus == APP_BLE_LP_ADV)
 800436a:	79fb      	ldrb	r3, [r7, #7]
 800436c:	2b02      	cmp	r3, #2
 800436e:	d119      	bne.n	80043a4 <Adv_Request+0x74>
      && ((BleApplicationContext.Device_Connection_Status == APP_BLE_FAST_ADV)
 8004370:	4b38      	ldr	r3, [pc, #224]	; (8004454 <Adv_Request+0x124>)
 8004372:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8004376:	2b01      	cmp	r3, #1
 8004378:	d004      	beq.n	8004384 <Adv_Request+0x54>
          || (BleApplicationContext.Device_Connection_Status == APP_BLE_LP_ADV)))
 800437a:	4b36      	ldr	r3, [pc, #216]	; (8004454 <Adv_Request+0x124>)
 800437c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8004380:	2b02      	cmp	r3, #2
 8004382:	d10f      	bne.n	80043a4 <Adv_Request+0x74>
  {
    /* Connection in ADVERTISE mode have to stop the current advertising */
    ret = aci_gap_set_non_discoverable();
 8004384:	f007 feb0 	bl	800c0e8 <aci_gap_set_non_discoverable>
 8004388:	4603      	mov	r3, r0
 800438a:	72fb      	strb	r3, [r7, #11]
    if (ret != BLE_STATUS_SUCCESS)
 800438c:	7afb      	ldrb	r3, [r7, #11]
 800438e:	2b00      	cmp	r3, #0
 8004390:	d005      	beq.n	800439e <Adv_Request+0x6e>
    {
      APP_DBG_MSG("==>> aci_gap_set_non_discoverable - Stop Advertising Failed , result: %d \n", ret);
 8004392:	7afb      	ldrb	r3, [r7, #11]
 8004394:	4619      	mov	r1, r3
 8004396:	4830      	ldr	r0, [pc, #192]	; (8004458 <Adv_Request+0x128>)
 8004398:	f00c f8ae 	bl	80104f8 <iprintf>
 800439c:	e002      	b.n	80043a4 <Adv_Request+0x74>
    }
    else
    {
      APP_DBG_MSG("==>> aci_gap_set_non_discoverable - Successfully Stopped Advertising \n");
 800439e:	482f      	ldr	r0, [pc, #188]	; (800445c <Adv_Request+0x12c>)
 80043a0:	f00c f918 	bl	80105d4 <puts>
    }
  }

  BleApplicationContext.Device_Connection_Status = NewStatus;
 80043a4:	4a2b      	ldr	r2, [pc, #172]	; (8004454 <Adv_Request+0x124>)
 80043a6:	79fb      	ldrb	r3, [r7, #7]
 80043a8:	f882 3080 	strb.w	r3, [r2, #128]	; 0x80
  /* Start Fast or Low Power Advertising */
  ret = aci_gap_set_discoverable(ADV_IND,
 80043ac:	4b29      	ldr	r3, [pc, #164]	; (8004454 <Adv_Request+0x124>)
 80043ae:	7e1b      	ldrb	r3, [r3, #24]
 80043b0:	89ba      	ldrh	r2, [r7, #12]
 80043b2:	89f9      	ldrh	r1, [r7, #14]
 80043b4:	2000      	movs	r0, #0
 80043b6:	9006      	str	r0, [sp, #24]
 80043b8:	2000      	movs	r0, #0
 80043ba:	9005      	str	r0, [sp, #20]
 80043bc:	4828      	ldr	r0, [pc, #160]	; (8004460 <Adv_Request+0x130>)
 80043be:	9004      	str	r0, [sp, #16]
 80043c0:	9303      	str	r3, [sp, #12]
 80043c2:	4b28      	ldr	r3, [pc, #160]	; (8004464 <Adv_Request+0x134>)
 80043c4:	9302      	str	r3, [sp, #8]
 80043c6:	2308      	movs	r3, #8
 80043c8:	9301      	str	r3, [sp, #4]
 80043ca:	2300      	movs	r3, #0
 80043cc:	9300      	str	r3, [sp, #0]
 80043ce:	2300      	movs	r3, #0
 80043d0:	2000      	movs	r0, #0
 80043d2:	f007 fead 	bl	800c130 <aci_gap_set_discoverable>
 80043d6:	4603      	mov	r3, r0
 80043d8:	72fb      	strb	r3, [r7, #11]
                                 (uint8_t*) &a_LocalName,
                                 BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen,
                                 BleApplicationContext.BleApplicationContext_legacy.advtServUUID,
                                 0,
                                 0);
  if (ret != BLE_STATUS_SUCCESS)
 80043da:	7afb      	ldrb	r3, [r7, #11]
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d005      	beq.n	80043ec <Adv_Request+0xbc>
  {
    APP_DBG_MSG("==>> aci_gap_set_discoverable - fail, result: 0x%x \n", ret);
 80043e0:	7afb      	ldrb	r3, [r7, #11]
 80043e2:	4619      	mov	r1, r3
 80043e4:	4820      	ldr	r0, [pc, #128]	; (8004468 <Adv_Request+0x138>)
 80043e6:	f00c f887 	bl	80104f8 <iprintf>
 80043ea:	e002      	b.n	80043f2 <Adv_Request+0xc2>
  }
  else
  {
    APP_DBG_MSG("==>> aci_gap_set_discoverable - Success\n");
 80043ec:	481f      	ldr	r0, [pc, #124]	; (800446c <Adv_Request+0x13c>)
 80043ee:	f00c f8f1 	bl	80105d4 <puts>
  }

  /* Update Advertising data */
  ret = aci_gap_update_adv_data(sizeof(a_ManufData), (uint8_t*) a_ManufData);
 80043f2:	491f      	ldr	r1, [pc, #124]	; (8004470 <Adv_Request+0x140>)
 80043f4:	200e      	movs	r0, #14
 80043f6:	f008 f9c1 	bl	800c77c <aci_gap_update_adv_data>
 80043fa:	4603      	mov	r3, r0
 80043fc:	72fb      	strb	r3, [r7, #11]
  if (ret != BLE_STATUS_SUCCESS)
 80043fe:	7afb      	ldrb	r3, [r7, #11]
 8004400:	2b00      	cmp	r3, #0
 8004402:	d00e      	beq.n	8004422 <Adv_Request+0xf2>
  {
    if (NewStatus == APP_BLE_FAST_ADV)
 8004404:	79fb      	ldrb	r3, [r7, #7]
 8004406:	2b01      	cmp	r3, #1
 8004408:	d105      	bne.n	8004416 <Adv_Request+0xe6>
    {
      APP_DBG_MSG("==>> Start Fast Advertising Failed , result: %d \n\r", ret);
 800440a:	7afb      	ldrb	r3, [r7, #11]
 800440c:	4619      	mov	r1, r3
 800440e:	4819      	ldr	r0, [pc, #100]	; (8004474 <Adv_Request+0x144>)
 8004410:	f00c f872 	bl	80104f8 <iprintf>
    {
      APP_DBG_MSG("==>> Success: Start Low Power Advertising \n\r");
    }
  }

  return;
 8004414:	e017      	b.n	8004446 <Adv_Request+0x116>
      APP_DBG_MSG("==>> Start Low Power Advertising Failed , result: %d \n\r", ret);
 8004416:	7afb      	ldrb	r3, [r7, #11]
 8004418:	4619      	mov	r1, r3
 800441a:	4817      	ldr	r0, [pc, #92]	; (8004478 <Adv_Request+0x148>)
 800441c:	f00c f86c 	bl	80104f8 <iprintf>
  return;
 8004420:	e011      	b.n	8004446 <Adv_Request+0x116>
    if (NewStatus == APP_BLE_FAST_ADV)
 8004422:	79fb      	ldrb	r3, [r7, #7]
 8004424:	2b01      	cmp	r3, #1
 8004426:	d10a      	bne.n	800443e <Adv_Request+0x10e>
      APP_DBG_MSG("==>> Success: Start Fast Advertising \n\r");
 8004428:	4814      	ldr	r0, [pc, #80]	; (800447c <Adv_Request+0x14c>)
 800442a:	f00c f865 	bl	80104f8 <iprintf>
      HW_TS_Start(BleApplicationContext.Advertising_mgr_timer_Id, INITIAL_ADV_TIMEOUT);
 800442e:	4b09      	ldr	r3, [pc, #36]	; (8004454 <Adv_Request+0x124>)
 8004430:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8004434:	4912      	ldr	r1, [pc, #72]	; (8004480 <Adv_Request+0x150>)
 8004436:	4618      	mov	r0, r3
 8004438:	f7fe f992 	bl	8002760 <HW_TS_Start>
  return;
 800443c:	e003      	b.n	8004446 <Adv_Request+0x116>
      APP_DBG_MSG("==>> Success: Start Low Power Advertising \n\r");
 800443e:	4811      	ldr	r0, [pc, #68]	; (8004484 <Adv_Request+0x154>)
 8004440:	f00c f85a 	bl	80104f8 <iprintf>
  return;
 8004444:	bf00      	nop
}
 8004446:	3710      	adds	r7, #16
 8004448:	46bd      	mov	sp, r7
 800444a:	bd80      	pop	{r7, pc}
 800444c:	20000348 	.word	0x20000348
 8004450:	2000034a 	.word	0x2000034a
 8004454:	200002c4 	.word	0x200002c4
 8004458:	080162dc 	.word	0x080162dc
 800445c:	08016328 	.word	0x08016328
 8004460:	200002dd 	.word	0x200002dd
 8004464:	08016870 	.word	0x08016870
 8004468:	08016370 	.word	0x08016370
 800446c:	080163a8 	.word	0x080163a8
 8004470:	20000010 	.word	0x20000010
 8004474:	080163d0 	.word	0x080163d0
 8004478:	08016404 	.word	0x08016404
 800447c:	0801643c 	.word	0x0801643c
 8004480:	0001e046 	.word	0x0001e046
 8004484:	08016464 	.word	0x08016464

08004488 <BleGetBdAddress>:

const uint8_t* BleGetBdAddress(void)
{
 8004488:	b580      	push	{r7, lr}
 800448a:	b086      	sub	sp, #24
 800448c:	af00      	add	r7, sp, #0
  const uint8_t *p_bd_addr;
  uint32_t udn;
  uint32_t company_id;
  uint32_t device_id;

  udn = LL_FLASH_GetUDN();
 800448e:	f7ff fa41 	bl	8003914 <LL_FLASH_GetUDN>
 8004492:	6138      	str	r0, [r7, #16]

  if (udn != 0xFFFFFFFF)
 8004494:	693b      	ldr	r3, [r7, #16]
 8004496:	f1b3 3fff 	cmp.w	r3, #4294967295
 800449a:	d023      	beq.n	80044e4 <BleGetBdAddress+0x5c>
  {
    company_id = LL_FLASH_GetSTCompanyID();
 800449c:	f7ff fa52 	bl	8003944 <LL_FLASH_GetSTCompanyID>
 80044a0:	60b8      	str	r0, [r7, #8]
    device_id = LL_FLASH_GetDeviceID();
 80044a2:	f7ff fa43 	bl	800392c <LL_FLASH_GetDeviceID>
 80044a6:	6078      	str	r0, [r7, #4]
     * bit[23:16] : Device ID.
     * bit[15:0] : The last 16bits from the UDN
     * Note: In order to use the Public Address in a final product, a dedicated
     * 24bits company ID (OUI) shall be bought.
     */
    a_BdAddrUdn[0] = (uint8_t)(udn & 0x000000FF);
 80044a8:	693b      	ldr	r3, [r7, #16]
 80044aa:	b2da      	uxtb	r2, r3
 80044ac:	4b16      	ldr	r3, [pc, #88]	; (8004508 <BleGetBdAddress+0x80>)
 80044ae:	701a      	strb	r2, [r3, #0]
    a_BdAddrUdn[1] = (uint8_t)((udn & 0x0000FF00) >> 8);
 80044b0:	693b      	ldr	r3, [r7, #16]
 80044b2:	0a1b      	lsrs	r3, r3, #8
 80044b4:	b2da      	uxtb	r2, r3
 80044b6:	4b14      	ldr	r3, [pc, #80]	; (8004508 <BleGetBdAddress+0x80>)
 80044b8:	705a      	strb	r2, [r3, #1]
    a_BdAddrUdn[2] = (uint8_t)device_id;
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	b2da      	uxtb	r2, r3
 80044be:	4b12      	ldr	r3, [pc, #72]	; (8004508 <BleGetBdAddress+0x80>)
 80044c0:	709a      	strb	r2, [r3, #2]
    a_BdAddrUdn[3] = (uint8_t)(company_id & 0x000000FF);
 80044c2:	68bb      	ldr	r3, [r7, #8]
 80044c4:	b2da      	uxtb	r2, r3
 80044c6:	4b10      	ldr	r3, [pc, #64]	; (8004508 <BleGetBdAddress+0x80>)
 80044c8:	70da      	strb	r2, [r3, #3]
    a_BdAddrUdn[4] = (uint8_t)((company_id & 0x0000FF00) >> 8);
 80044ca:	68bb      	ldr	r3, [r7, #8]
 80044cc:	0a1b      	lsrs	r3, r3, #8
 80044ce:	b2da      	uxtb	r2, r3
 80044d0:	4b0d      	ldr	r3, [pc, #52]	; (8004508 <BleGetBdAddress+0x80>)
 80044d2:	711a      	strb	r2, [r3, #4]
    a_BdAddrUdn[5] = (uint8_t)((company_id & 0x00FF0000) >> 16);
 80044d4:	68bb      	ldr	r3, [r7, #8]
 80044d6:	0c1b      	lsrs	r3, r3, #16
 80044d8:	b2da      	uxtb	r2, r3
 80044da:	4b0b      	ldr	r3, [pc, #44]	; (8004508 <BleGetBdAddress+0x80>)
 80044dc:	715a      	strb	r2, [r3, #5]

    p_bd_addr = (const uint8_t *)a_BdAddrUdn;
 80044de:	4b0a      	ldr	r3, [pc, #40]	; (8004508 <BleGetBdAddress+0x80>)
 80044e0:	617b      	str	r3, [r7, #20]
 80044e2:	e00b      	b.n	80044fc <BleGetBdAddress+0x74>
  }
  else
  {
    p_otp_addr = OTP_Read(0);
 80044e4:	2000      	movs	r0, #0
 80044e6:	f009 fab1 	bl	800da4c <OTP_Read>
 80044ea:	60f8      	str	r0, [r7, #12]
    if (p_otp_addr)
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d002      	beq.n	80044f8 <BleGetBdAddress+0x70>
    {
      p_bd_addr = ((OTP_ID0_t*)p_otp_addr)->bd_address;
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	617b      	str	r3, [r7, #20]
 80044f6:	e001      	b.n	80044fc <BleGetBdAddress+0x74>
    }
    else
    {
      p_bd_addr = a_MBdAddr;
 80044f8:	4b04      	ldr	r3, [pc, #16]	; (800450c <BleGetBdAddress+0x84>)
 80044fa:	617b      	str	r3, [r7, #20]
    }
  }

  return p_bd_addr;
 80044fc:	697b      	ldr	r3, [r7, #20]
}
 80044fe:	4618      	mov	r0, r3
 8004500:	3718      	adds	r7, #24
 8004502:	46bd      	mov	sp, r7
 8004504:	bd80      	pop	{r7, pc}
 8004506:	bf00      	nop
 8004508:	200007ac 	.word	0x200007ac
 800450c:	08016848 	.word	0x08016848

08004510 <Adv_Cancel>:
 *
 * SPECIFIC FUNCTIONS FOR P2P SERVER
 *
 *************************************************************/
static void Adv_Cancel(void)
{
 8004510:	b580      	push	{r7, lr}
 8004512:	b082      	sub	sp, #8
 8004514:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Adv_Cancel_1 */
  BSP_LED_Off(LED_GREEN);
 8004516:	2001      	movs	r0, #1
 8004518:	f001 f940 	bl	800579c <BSP_LED_Off>
  /* USER CODE END Adv_Cancel_1 */

  if (BleApplicationContext.Device_Connection_Status != APP_BLE_CONNECTED_SERVER)
 800451c:	4b10      	ldr	r3, [pc, #64]	; (8004560 <Adv_Cancel+0x50>)
 800451e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8004522:	2b05      	cmp	r3, #5
 8004524:	d017      	beq.n	8004556 <Adv_Cancel+0x46>
  {
    tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 8004526:	2392      	movs	r3, #146	; 0x92
 8004528:	71fb      	strb	r3, [r7, #7]

    ret = aci_gap_set_non_discoverable();
 800452a:	f007 fddd 	bl	800c0e8 <aci_gap_set_non_discoverable>
 800452e:	4603      	mov	r3, r0
 8004530:	71fb      	strb	r3, [r7, #7]

    BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 8004532:	4b0b      	ldr	r3, [pc, #44]	; (8004560 <Adv_Cancel+0x50>)
 8004534:	2200      	movs	r2, #0
 8004536:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    if (ret != BLE_STATUS_SUCCESS)
 800453a:	79fb      	ldrb	r3, [r7, #7]
 800453c:	2b00      	cmp	r3, #0
 800453e:	d003      	beq.n	8004548 <Adv_Cancel+0x38>
    {
      APP_DBG_MSG("** STOP ADVERTISING **  Failed \r\n\r");
 8004540:	4808      	ldr	r0, [pc, #32]	; (8004564 <Adv_Cancel+0x54>)
 8004542:	f00b ffd9 	bl	80104f8 <iprintf>

  /* USER CODE BEGIN Adv_Cancel_2 */

  /* USER CODE END Adv_Cancel_2 */

  return;
 8004546:	e006      	b.n	8004556 <Adv_Cancel+0x46>
      APP_DBG_MSG("  \r\n\r");
 8004548:	4807      	ldr	r0, [pc, #28]	; (8004568 <Adv_Cancel+0x58>)
 800454a:	f00b ffd5 	bl	80104f8 <iprintf>
      APP_DBG_MSG("** STOP ADVERTISING **  \r\n\r");
 800454e:	4807      	ldr	r0, [pc, #28]	; (800456c <Adv_Cancel+0x5c>)
 8004550:	f00b ffd2 	bl	80104f8 <iprintf>
  return;
 8004554:	bf00      	nop
 8004556:	bf00      	nop
}
 8004558:	3708      	adds	r7, #8
 800455a:	46bd      	mov	sp, r7
 800455c:	bd80      	pop	{r7, pc}
 800455e:	bf00      	nop
 8004560:	200002c4 	.word	0x200002c4
 8004564:	08016494 	.word	0x08016494
 8004568:	080164b8 	.word	0x080164b8
 800456c:	080164c0 	.word	0x080164c0

08004570 <Adv_Cancel_Req>:

static void Adv_Cancel_Req(void)
{
 8004570:	b580      	push	{r7, lr}
 8004572:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Adv_Cancel_Req_1 */

  /* USER CODE END Adv_Cancel_Req_1 */

  UTIL_SEQ_SetTask(1 << CFG_TASK_ADV_CANCEL_ID, CFG_SCH_PRIO_0);
 8004574:	2100      	movs	r1, #0
 8004576:	2001      	movs	r0, #1
 8004578:	f00a ff66 	bl	800f448 <UTIL_SEQ_SetTask>

  /* USER CODE BEGIN Adv_Cancel_Req_2 */

  /* USER CODE END Adv_Cancel_Req_2 */

  return;
 800457c:	bf00      	nop
}
 800457e:	bd80      	pop	{r7, pc}

08004580 <Switch_OFF_GPIO>:

static void Switch_OFF_GPIO()
{
 8004580:	b580      	push	{r7, lr}
 8004582:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Switch_OFF_GPIO */
  BSP_LED_Off(LED_GREEN);
 8004584:	2001      	movs	r0, #1
 8004586:	f001 f909 	bl	800579c <BSP_LED_Off>
  /* USER CODE END Switch_OFF_GPIO */
}
 800458a:	bf00      	nop
 800458c:	bd80      	pop	{r7, pc}
	...

08004590 <BLE_SVC_L2CAP_Conn_Update>:

#if (L2CAP_REQUEST_NEW_CONN_PARAM != 0)
void BLE_SVC_L2CAP_Conn_Update(uint16_t ConnectionHandle)
{
 8004590:	b590      	push	{r4, r7, lr}
 8004592:	b089      	sub	sp, #36	; 0x24
 8004594:	af02      	add	r7, sp, #8
 8004596:	4603      	mov	r3, r0
 8004598:	80fb      	strh	r3, [r7, #6]
  /* USER CODE BEGIN BLE_SVC_L2CAP_Conn_Update_1 */

  /* USER CODE END BLE_SVC_L2CAP_Conn_Update_1 */

  if (mutex == 1)
 800459a:	4b29      	ldr	r3, [pc, #164]	; (8004640 <BLE_SVC_L2CAP_Conn_Update+0xb0>)
 800459c:	781b      	ldrb	r3, [r3, #0]
 800459e:	2b01      	cmp	r3, #1
 80045a0:	d149      	bne.n	8004636 <BLE_SVC_L2CAP_Conn_Update+0xa6>
  {
    mutex = 0;
 80045a2:	4b27      	ldr	r3, [pc, #156]	; (8004640 <BLE_SVC_L2CAP_Conn_Update+0xb0>)
 80045a4:	2200      	movs	r2, #0
 80045a6:	701a      	strb	r2, [r3, #0]
    index_con_int = (index_con_int + 1)%SIZE_TAB_CONN_INT;
 80045a8:	4b26      	ldr	r3, [pc, #152]	; (8004644 <BLE_SVC_L2CAP_Conn_Update+0xb4>)
 80045aa:	781b      	ldrb	r3, [r3, #0]
 80045ac:	3301      	adds	r3, #1
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	f003 0301 	and.w	r3, r3, #1
 80045b4:	bfb8      	it	lt
 80045b6:	425b      	neglt	r3, r3
 80045b8:	b2da      	uxtb	r2, r3
 80045ba:	4b22      	ldr	r3, [pc, #136]	; (8004644 <BLE_SVC_L2CAP_Conn_Update+0xb4>)
 80045bc:	701a      	strb	r2, [r3, #0]
    uint16_t interval_min = CONN_P(a_ConnInterval[index_con_int]);
 80045be:	4b21      	ldr	r3, [pc, #132]	; (8004644 <BLE_SVC_L2CAP_Conn_Update+0xb4>)
 80045c0:	781b      	ldrb	r3, [r3, #0]
 80045c2:	4a21      	ldr	r2, [pc, #132]	; (8004648 <BLE_SVC_L2CAP_Conn_Update+0xb8>)
 80045c4:	009b      	lsls	r3, r3, #2
 80045c6:	4413      	add	r3, r2
 80045c8:	ed93 7a00 	vldr	s14, [r3]
 80045cc:	eef7 6a04 	vmov.f32	s13, #116	; 0x3fa00000  1.250
 80045d0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80045d4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80045d8:	ee17 3a90 	vmov	r3, s15
 80045dc:	82fb      	strh	r3, [r7, #22]
    uint16_t interval_max = CONN_P(a_ConnInterval[index_con_int]);
 80045de:	4b19      	ldr	r3, [pc, #100]	; (8004644 <BLE_SVC_L2CAP_Conn_Update+0xb4>)
 80045e0:	781b      	ldrb	r3, [r3, #0]
 80045e2:	4a19      	ldr	r2, [pc, #100]	; (8004648 <BLE_SVC_L2CAP_Conn_Update+0xb8>)
 80045e4:	009b      	lsls	r3, r3, #2
 80045e6:	4413      	add	r3, r2
 80045e8:	ed93 7a00 	vldr	s14, [r3]
 80045ec:	eef7 6a04 	vmov.f32	s13, #116	; 0x3fa00000  1.250
 80045f0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80045f4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80045f8:	ee17 3a90 	vmov	r3, s15
 80045fc:	82bb      	strh	r3, [r7, #20]
    uint16_t slave_latency = L2CAP_SLAVE_LATENCY;
 80045fe:	2300      	movs	r3, #0
 8004600:	827b      	strh	r3, [r7, #18]
    uint16_t timeout_multiplier = L2CAP_TIMEOUT_MULTIPLIER;
 8004602:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8004606:	823b      	strh	r3, [r7, #16]
    tBleStatus ret;

    ret = aci_l2cap_connection_parameter_update_req(BleApplicationContext.BleApplicationContext_legacy.connectionHandle,
 8004608:	4b10      	ldr	r3, [pc, #64]	; (800464c <BLE_SVC_L2CAP_Conn_Update+0xbc>)
 800460a:	8ad8      	ldrh	r0, [r3, #22]
 800460c:	8a7c      	ldrh	r4, [r7, #18]
 800460e:	8aba      	ldrh	r2, [r7, #20]
 8004610:	8af9      	ldrh	r1, [r7, #22]
 8004612:	8a3b      	ldrh	r3, [r7, #16]
 8004614:	9300      	str	r3, [sp, #0]
 8004616:	4623      	mov	r3, r4
 8004618:	f008 ff0c 	bl	800d434 <aci_l2cap_connection_parameter_update_req>
 800461c:	4603      	mov	r3, r0
 800461e:	73fb      	strb	r3, [r7, #15]
                                                    interval_min, interval_max,
                                                    slave_latency, timeout_multiplier);
    if (ret != BLE_STATUS_SUCCESS)
 8004620:	7bfb      	ldrb	r3, [r7, #15]
 8004622:	2b00      	cmp	r3, #0
 8004624:	d003      	beq.n	800462e <BLE_SVC_L2CAP_Conn_Update+0x9e>
    {
      APP_DBG_MSG("BLE_SVC_L2CAP_Conn_Update(), Failed \r\n\r");
 8004626:	480a      	ldr	r0, [pc, #40]	; (8004650 <BLE_SVC_L2CAP_Conn_Update+0xc0>)
 8004628:	f00b ff66 	bl	80104f8 <iprintf>

  /* USER CODE BEGIN BLE_SVC_L2CAP_Conn_Update_2 */

  /* USER CODE END BLE_SVC_L2CAP_Conn_Update_2 */

  return;
 800462c:	e003      	b.n	8004636 <BLE_SVC_L2CAP_Conn_Update+0xa6>
      APP_DBG_MSG("BLE_SVC_L2CAP_Conn_Update(), Successfully \r\n\r");
 800462e:	4809      	ldr	r0, [pc, #36]	; (8004654 <BLE_SVC_L2CAP_Conn_Update+0xc4>)
 8004630:	f00b ff62 	bl	80104f8 <iprintf>
  return;
 8004634:	bf00      	nop
 8004636:	bf00      	nop
}
 8004638:	371c      	adds	r7, #28
 800463a:	46bd      	mov	sp, r7
 800463c:	bd90      	pop	{r4, r7, pc}
 800463e:	bf00      	nop
 8004640:	200007b9 	.word	0x200007b9
 8004644:	200007b8 	.word	0x200007b8
 8004648:	20000008 	.word	0x20000008
 800464c:	200002c4 	.word	0x200002c4
 8004650:	080164dc 	.word	0x080164dc
 8004654:	08016504 	.word	0x08016504

08004658 <Connection_Interval_Update_Req>:
#endif /* L2CAP_REQUEST_NEW_CONN_PARAM != 0 */

#if (L2CAP_REQUEST_NEW_CONN_PARAM != 0)
static void Connection_Interval_Update_Req(void)
{
 8004658:	b580      	push	{r7, lr}
 800465a:	af00      	add	r7, sp, #0
  if (BleApplicationContext.Device_Connection_Status != APP_BLE_FAST_ADV && BleApplicationContext.Device_Connection_Status != APP_BLE_IDLE)
 800465c:	4b08      	ldr	r3, [pc, #32]	; (8004680 <Connection_Interval_Update_Req+0x28>)
 800465e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8004662:	2b01      	cmp	r3, #1
 8004664:	d00a      	beq.n	800467c <Connection_Interval_Update_Req+0x24>
 8004666:	4b06      	ldr	r3, [pc, #24]	; (8004680 <Connection_Interval_Update_Req+0x28>)
 8004668:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800466c:	2b00      	cmp	r3, #0
 800466e:	d005      	beq.n	800467c <Connection_Interval_Update_Req+0x24>
  {
    BLE_SVC_L2CAP_Conn_Update(BleApplicationContext.BleApplicationContext_legacy.connectionHandle);
 8004670:	4b03      	ldr	r3, [pc, #12]	; (8004680 <Connection_Interval_Update_Req+0x28>)
 8004672:	8adb      	ldrh	r3, [r3, #22]
 8004674:	4618      	mov	r0, r3
 8004676:	f7ff ff8b 	bl	8004590 <BLE_SVC_L2CAP_Conn_Update>
  }

  return;
 800467a:	bf00      	nop
 800467c:	bf00      	nop
}
 800467e:	bd80      	pop	{r7, pc}
 8004680:	200002c4 	.word	0x200002c4

08004684 <hci_notify_asynch_evt>:
 *
 * WRAP FUNCTIONS
 *
 *************************************************************/
void hci_notify_asynch_evt(void* p_Data)
{
 8004684:	b580      	push	{r7, lr}
 8004686:	b082      	sub	sp, #8
 8004688:	af00      	add	r7, sp, #0
 800468a:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetTask(1 << CFG_TASK_HCI_ASYNCH_EVT_ID, CFG_SCH_PRIO_0);
 800468c:	2100      	movs	r1, #0
 800468e:	2004      	movs	r0, #4
 8004690:	f00a feda 	bl	800f448 <UTIL_SEQ_SetTask>

  return;
 8004694:	bf00      	nop
}
 8004696:	3708      	adds	r7, #8
 8004698:	46bd      	mov	sp, r7
 800469a:	bd80      	pop	{r7, pc}

0800469c <hci_cmd_resp_release>:

void hci_cmd_resp_release(uint32_t Flag)
{
 800469c:	b580      	push	{r7, lr}
 800469e:	b082      	sub	sp, #8
 80046a0:	af00      	add	r7, sp, #0
 80046a2:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
 80046a4:	2001      	movs	r0, #1
 80046a6:	f00a ff3b 	bl	800f520 <UTIL_SEQ_SetEvt>

  return;
 80046aa:	bf00      	nop
}
 80046ac:	3708      	adds	r7, #8
 80046ae:	46bd      	mov	sp, r7
 80046b0:	bd80      	pop	{r7, pc}

080046b2 <hci_cmd_resp_wait>:

void hci_cmd_resp_wait(uint32_t Timeout)
{
 80046b2:	b580      	push	{r7, lr}
 80046b4:	b082      	sub	sp, #8
 80046b6:	af00      	add	r7, sp, #0
 80046b8:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_WaitEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
 80046ba:	2001      	movs	r0, #1
 80046bc:	f00a ff50 	bl	800f560 <UTIL_SEQ_WaitEvt>

  return;
 80046c0:	bf00      	nop
}
 80046c2:	3708      	adds	r7, #8
 80046c4:	46bd      	mov	sp, r7
 80046c6:	bd80      	pop	{r7, pc}

080046c8 <BLE_UserEvtRx>:

static void BLE_UserEvtRx(void *p_Payload)
{
 80046c8:	b580      	push	{r7, lr}
 80046ca:	b084      	sub	sp, #16
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	6078      	str	r0, [r7, #4]
  SVCCTL_UserEvtFlowStatus_t svctl_return_status;
  tHCI_UserEvtRxParam *p_param;

  p_param = (tHCI_UserEvtRxParam *)p_Payload;
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	60fb      	str	r3, [r7, #12]

  svctl_return_status = SVCCTL_UserEvtRx((void *)&(p_param->pckt->evtserial));
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	685b      	ldr	r3, [r3, #4]
 80046d8:	3308      	adds	r3, #8
 80046da:	4618      	mov	r0, r3
 80046dc:	f00a fab8 	bl	800ec50 <SVCCTL_UserEvtRx>
 80046e0:	4603      	mov	r3, r0
 80046e2:	72fb      	strb	r3, [r7, #11]
  if (svctl_return_status != SVCCTL_UserEvtFlowDisable)
 80046e4:	7afb      	ldrb	r3, [r7, #11]
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d003      	beq.n	80046f2 <BLE_UserEvtRx+0x2a>
  {
    p_param->status = HCI_TL_UserEventFlow_Enable;
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	2201      	movs	r2, #1
 80046ee:	701a      	strb	r2, [r3, #0]
  else
  {
    p_param->status = HCI_TL_UserEventFlow_Disable;
  }

  return;
 80046f0:	e003      	b.n	80046fa <BLE_UserEvtRx+0x32>
    p_param->status = HCI_TL_UserEventFlow_Disable;
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	2200      	movs	r2, #0
 80046f6:	701a      	strb	r2, [r3, #0]
  return;
 80046f8:	bf00      	nop
}
 80046fa:	3710      	adds	r7, #16
 80046fc:	46bd      	mov	sp, r7
 80046fe:	bd80      	pop	{r7, pc}

08004700 <BLE_StatusNot>:

static void BLE_StatusNot(HCI_TL_CmdStatus_t Status)
{
 8004700:	b580      	push	{r7, lr}
 8004702:	b084      	sub	sp, #16
 8004704:	af00      	add	r7, sp, #0
 8004706:	4603      	mov	r3, r0
 8004708:	71fb      	strb	r3, [r7, #7]
  uint32_t task_id_list;
  switch (Status)
 800470a:	79fb      	ldrb	r3, [r7, #7]
 800470c:	2b00      	cmp	r3, #0
 800470e:	d002      	beq.n	8004716 <BLE_StatusNot+0x16>
 8004710:	2b01      	cmp	r3, #1
 8004712:	d006      	beq.n	8004722 <BLE_StatusNot+0x22>

    default:
      /* USER CODE BEGIN Status */

      /* USER CODE END Status */
      break;
 8004714:	e00b      	b.n	800472e <BLE_StatusNot+0x2e>
      task_id_list = (1 << CFG_LAST_TASK_ID_WITH_HCICMD) - 1;
 8004716:	233f      	movs	r3, #63	; 0x3f
 8004718:	60fb      	str	r3, [r7, #12]
      UTIL_SEQ_PauseTask(task_id_list);
 800471a:	68f8      	ldr	r0, [r7, #12]
 800471c:	f00a fec0 	bl	800f4a0 <UTIL_SEQ_PauseTask>
      break;
 8004720:	e005      	b.n	800472e <BLE_StatusNot+0x2e>
      task_id_list = (1 << CFG_LAST_TASK_ID_WITH_HCICMD) - 1;
 8004722:	233f      	movs	r3, #63	; 0x3f
 8004724:	60fb      	str	r3, [r7, #12]
      UTIL_SEQ_ResumeTask(task_id_list);
 8004726:	68f8      	ldr	r0, [r7, #12]
 8004728:	f00a feda 	bl	800f4e0 <UTIL_SEQ_ResumeTask>
      break;
 800472c:	bf00      	nop
  }

  return;
 800472e:	bf00      	nop
}
 8004730:	3710      	adds	r7, #16
 8004732:	46bd      	mov	sp, r7
 8004734:	bd80      	pop	{r7, pc}
	...

08004738 <P2PS_STM_App_Notification>:
double ival_Calibration(double);
/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void P2PS_STM_App_Notification(P2PS_STM_App_Notification_evt_t *pNotification)
{
 8004738:	b580      	push	{r7, lr}
 800473a:	b082      	sub	sp, #8
 800473c:	af00      	add	r7, sp, #0
 800473e:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN P2PS_STM_App_Notification_1 */

/* USER CODE END P2PS_STM_App_Notification_1 */
  switch(pNotification->P2P_Evt_Opcode)
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	781b      	ldrb	r3, [r3, #0]
 8004744:	2b03      	cmp	r3, #3
 8004746:	d01a      	beq.n	800477e <P2PS_STM_App_Notification+0x46>
 8004748:	2b03      	cmp	r3, #3
 800474a:	dc6b      	bgt.n	8004824 <P2PS_STM_App_Notification+0xec>
 800474c:	2b00      	cmp	r3, #0
 800474e:	d002      	beq.n	8004756 <P2PS_STM_App_Notification+0x1e>
 8004750:	2b01      	cmp	r3, #1
 8004752:	d00a      	beq.n	800476a <P2PS_STM_App_Notification+0x32>

    default:
/* USER CODE BEGIN P2PS_STM_App_Notification_default */
      
/* USER CODE END P2PS_STM_App_Notification_default */
      break;
 8004754:	e066      	b.n	8004824 <P2PS_STM_App_Notification+0xec>
      P2P_Server_App_Context.Notification_Status = 1;
 8004756:	4b37      	ldr	r3, [pc, #220]	; (8004834 <P2PS_STM_App_Notification+0xfc>)
 8004758:	2201      	movs	r2, #1
 800475a:	701a      	strb	r2, [r3, #0]
      APP_DBG_MSG("-- P2P APPLICATION SERVER : NOTIFICATION ENABLED\n"); 
 800475c:	4836      	ldr	r0, [pc, #216]	; (8004838 <P2PS_STM_App_Notification+0x100>)
 800475e:	f00b ff39 	bl	80105d4 <puts>
      APP_DBG_MSG(" \n\r");
 8004762:	4836      	ldr	r0, [pc, #216]	; (800483c <P2PS_STM_App_Notification+0x104>)
 8004764:	f00b fec8 	bl	80104f8 <iprintf>
      break;
 8004768:	e05f      	b.n	800482a <P2PS_STM_App_Notification+0xf2>
      P2P_Server_App_Context.Notification_Status = 0;
 800476a:	4b32      	ldr	r3, [pc, #200]	; (8004834 <P2PS_STM_App_Notification+0xfc>)
 800476c:	2200      	movs	r2, #0
 800476e:	701a      	strb	r2, [r3, #0]
      APP_DBG_MSG("-- P2P APPLICATION SERVER : NOTIFICATION DISABLED\n");
 8004770:	4833      	ldr	r0, [pc, #204]	; (8004840 <P2PS_STM_App_Notification+0x108>)
 8004772:	f00b ff2f 	bl	80105d4 <puts>
      APP_DBG_MSG(" \n\r");
 8004776:	4831      	ldr	r0, [pc, #196]	; (800483c <P2PS_STM_App_Notification+0x104>)
 8004778:	f00b febe 	bl	80104f8 <iprintf>
      break;
 800477c:	e055      	b.n	800482a <P2PS_STM_App_Notification+0xf2>
      if(pNotification->DataTransfered.pPayload[0] == 0x00){ /* ALL Deviceselected - may be necessary as LB Routeur informs all connection */
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	685b      	ldr	r3, [r3, #4]
 8004782:	781b      	ldrb	r3, [r3, #0]
 8004784:	2b00      	cmp	r3, #0
 8004786:	d123      	bne.n	80047d0 <P2PS_STM_App_Notification+0x98>
        if(pNotification->DataTransfered.pPayload[1] == 0x01)
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	685b      	ldr	r3, [r3, #4]
 800478c:	3301      	adds	r3, #1
 800478e:	781b      	ldrb	r3, [r3, #0]
 8004790:	2b01      	cmp	r3, #1
 8004792:	d10b      	bne.n	80047ac <P2PS_STM_App_Notification+0x74>
          BSP_LED_On(LED_BLUE);
 8004794:	2000      	movs	r0, #0
 8004796:	f000 ffe7 	bl	8005768 <BSP_LED_On>
          APP_DBG_MSG("-- P2P APPLICATION SERVER  : LED1 ON\n"); 
 800479a:	482a      	ldr	r0, [pc, #168]	; (8004844 <P2PS_STM_App_Notification+0x10c>)
 800479c:	f00b ff1a 	bl	80105d4 <puts>
          APP_DBG_MSG(" \n\r");
 80047a0:	4826      	ldr	r0, [pc, #152]	; (800483c <P2PS_STM_App_Notification+0x104>)
 80047a2:	f00b fea9 	bl	80104f8 <iprintf>
          P2P_Server_App_Context.LedControl.Led1=0x01; /* LED1 ON */
 80047a6:	4b23      	ldr	r3, [pc, #140]	; (8004834 <P2PS_STM_App_Notification+0xfc>)
 80047a8:	2201      	movs	r2, #1
 80047aa:	709a      	strb	r2, [r3, #2]
        if(pNotification->DataTransfered.pPayload[1] == 0x00)
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	685b      	ldr	r3, [r3, #4]
 80047b0:	3301      	adds	r3, #1
 80047b2:	781b      	ldrb	r3, [r3, #0]
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d10b      	bne.n	80047d0 <P2PS_STM_App_Notification+0x98>
          BSP_LED_Off(LED_BLUE);
 80047b8:	2000      	movs	r0, #0
 80047ba:	f000 ffef 	bl	800579c <BSP_LED_Off>
          APP_DBG_MSG("-- P2P APPLICATION SERVER  : LED1 OFF\n"); 
 80047be:	4822      	ldr	r0, [pc, #136]	; (8004848 <P2PS_STM_App_Notification+0x110>)
 80047c0:	f00b ff08 	bl	80105d4 <puts>
          APP_DBG_MSG(" \n\r");
 80047c4:	481d      	ldr	r0, [pc, #116]	; (800483c <P2PS_STM_App_Notification+0x104>)
 80047c6:	f00b fe97 	bl	80104f8 <iprintf>
          P2P_Server_App_Context.LedControl.Led1=0x00; /* LED1 OFF */
 80047ca:	4b1a      	ldr	r3, [pc, #104]	; (8004834 <P2PS_STM_App_Notification+0xfc>)
 80047cc:	2200      	movs	r2, #0
 80047ce:	709a      	strb	r2, [r3, #2]
      if(pNotification->DataTransfered.pPayload[0] == 0x01){ /* end device 1 selected - may be necessary as LB Routeur informs all connection */
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	685b      	ldr	r3, [r3, #4]
 80047d4:	781b      	ldrb	r3, [r3, #0]
 80047d6:	2b01      	cmp	r3, #1
 80047d8:	d126      	bne.n	8004828 <P2PS_STM_App_Notification+0xf0>
        if(pNotification->DataTransfered.pPayload[1] == 0x01)
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	685b      	ldr	r3, [r3, #4]
 80047de:	3301      	adds	r3, #1
 80047e0:	781b      	ldrb	r3, [r3, #0]
 80047e2:	2b01      	cmp	r3, #1
 80047e4:	d10b      	bne.n	80047fe <P2PS_STM_App_Notification+0xc6>
          BSP_LED_On(LED_BLUE);
 80047e6:	2000      	movs	r0, #0
 80047e8:	f000 ffbe 	bl	8005768 <BSP_LED_On>
          APP_DBG_MSG("-- P2P APPLICATION SERVER 1 : LED1 ON\n"); 
 80047ec:	4817      	ldr	r0, [pc, #92]	; (800484c <P2PS_STM_App_Notification+0x114>)
 80047ee:	f00b fef1 	bl	80105d4 <puts>
          APP_DBG_MSG(" \n\r");
 80047f2:	4812      	ldr	r0, [pc, #72]	; (800483c <P2PS_STM_App_Notification+0x104>)
 80047f4:	f00b fe80 	bl	80104f8 <iprintf>
          P2P_Server_App_Context.LedControl.Led1=0x01; /* LED1 ON */
 80047f8:	4b0e      	ldr	r3, [pc, #56]	; (8004834 <P2PS_STM_App_Notification+0xfc>)
 80047fa:	2201      	movs	r2, #1
 80047fc:	709a      	strb	r2, [r3, #2]
        if(pNotification->DataTransfered.pPayload[1] == 0x00)
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	685b      	ldr	r3, [r3, #4]
 8004802:	3301      	adds	r3, #1
 8004804:	781b      	ldrb	r3, [r3, #0]
 8004806:	2b00      	cmp	r3, #0
 8004808:	d10e      	bne.n	8004828 <P2PS_STM_App_Notification+0xf0>
          BSP_LED_Off(LED_BLUE);
 800480a:	2000      	movs	r0, #0
 800480c:	f000 ffc6 	bl	800579c <BSP_LED_Off>
          APP_DBG_MSG("-- P2P APPLICATION SERVER 1 : LED1 OFF\n"); 
 8004810:	480f      	ldr	r0, [pc, #60]	; (8004850 <P2PS_STM_App_Notification+0x118>)
 8004812:	f00b fedf 	bl	80105d4 <puts>
          APP_DBG_MSG(" \n\r");
 8004816:	4809      	ldr	r0, [pc, #36]	; (800483c <P2PS_STM_App_Notification+0x104>)
 8004818:	f00b fe6e 	bl	80104f8 <iprintf>
          P2P_Server_App_Context.LedControl.Led1=0x00; /* LED1 OFF */
 800481c:	4b05      	ldr	r3, [pc, #20]	; (8004834 <P2PS_STM_App_Notification+0xfc>)
 800481e:	2200      	movs	r2, #0
 8004820:	709a      	strb	r2, [r3, #2]
      break;
 8004822:	e001      	b.n	8004828 <P2PS_STM_App_Notification+0xf0>
      break;
 8004824:	bf00      	nop
 8004826:	e000      	b.n	800482a <P2PS_STM_App_Notification+0xf2>
      break;
 8004828:	bf00      	nop
  }
/* USER CODE BEGIN P2PS_STM_App_Notification_2 */

/* USER CODE END P2PS_STM_App_Notification_2 */
  return;
 800482a:	bf00      	nop
}
 800482c:	3708      	adds	r7, #8
 800482e:	46bd      	mov	sp, r7
 8004830:	bd80      	pop	{r7, pc}
 8004832:	bf00      	nop
 8004834:	2000034c 	.word	0x2000034c
 8004838:	08016534 	.word	0x08016534
 800483c:	08016568 	.word	0x08016568
 8004840:	0801656c 	.word	0x0801656c
 8004844:	080165a0 	.word	0x080165a0
 8004848:	080165c8 	.word	0x080165c8
 800484c:	080165f0 	.word	0x080165f0
 8004850:	08016618 	.word	0x08016618

08004854 <P2PS_APP_Notification>:

void P2PS_APP_Notification(P2PS_APP_ConnHandle_Not_evt_t *pNotification)
{
 8004854:	b580      	push	{r7, lr}
 8004856:	b082      	sub	sp, #8
 8004858:	af00      	add	r7, sp, #0
 800485a:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN P2PS_APP_Notification_1 */

/* USER CODE END P2PS_APP_Notification_1 */
  switch(pNotification->P2P_Evt_Opcode)
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	781b      	ldrb	r3, [r3, #0]
 8004860:	2b00      	cmp	r3, #0
 8004862:	d005      	beq.n	8004870 <P2PS_APP_Notification+0x1c>
 8004864:	2b01      	cmp	r3, #1
 8004866:	d000      	beq.n	800486a <P2PS_APP_Notification+0x16>

    default:
/* USER CODE BEGIN P2PS_APP_Notification_default */

/* USER CODE END P2PS_APP_Notification_default */
      break;
 8004868:	e003      	b.n	8004872 <P2PS_APP_Notification+0x1e>
       P2PS_APP_LED_BUTTON_context_Init();       
 800486a:	f000 f819 	bl	80048a0 <P2PS_APP_LED_BUTTON_context_Init>
    break;
 800486e:	e000      	b.n	8004872 <P2PS_APP_Notification+0x1e>
    break;
 8004870:	bf00      	nop
  }
/* USER CODE BEGIN P2PS_APP_Notification_2 */

/* USER CODE END P2PS_APP_Notification_2 */
  return;
 8004872:	bf00      	nop
}
 8004874:	3708      	adds	r7, #8
 8004876:	46bd      	mov	sp, r7
 8004878:	bd80      	pop	{r7, pc}
	...

0800487c <P2PS_APP_Init>:

void P2PS_APP_Init(void)
{
 800487c:	b580      	push	{r7, lr}
 800487e:	af00      	add	r7, sp, #0
/* USER CODE BEGIN P2PS_APP_Init */
  UTIL_SEQ_RegTask( 1<< CFG_TASK_SW1_BUTTON_PUSHED_ID, UTIL_SEQ_RFU, P2PS_Send_Notification );
 8004880:	4a05      	ldr	r2, [pc, #20]	; (8004898 <P2PS_APP_Init+0x1c>)
 8004882:	2100      	movs	r1, #0
 8004884:	2008      	movs	r0, #8
 8004886:	f00a fdbd 	bl	800f404 <UTIL_SEQ_RegTask>

  /**
   * Initialize LedButton Service
   */
  P2P_Server_App_Context.Notification_Status=0; 
 800488a:	4b04      	ldr	r3, [pc, #16]	; (800489c <P2PS_APP_Init+0x20>)
 800488c:	2200      	movs	r2, #0
 800488e:	701a      	strb	r2, [r3, #0]
  P2PS_APP_LED_BUTTON_context_Init();
 8004890:	f000 f806 	bl	80048a0 <P2PS_APP_LED_BUTTON_context_Init>
/* USER CODE END P2PS_APP_Init */
  return;
 8004894:	bf00      	nop
}
 8004896:	bd80      	pop	{r7, pc}
 8004898:	080051f5 	.word	0x080051f5
 800489c:	2000034c 	.word	0x2000034c

080048a0 <P2PS_APP_LED_BUTTON_context_Init>:

/* USER CODE BEGIN FD */
void P2PS_APP_LED_BUTTON_context_Init(void){
 80048a0:	b580      	push	{r7, lr}
 80048a2:	af00      	add	r7, sp, #0
  
  BSP_LED_Off(LED_BLUE);
 80048a4:	2000      	movs	r0, #0
 80048a6:	f000 ff79 	bl	800579c <BSP_LED_Off>
  
  #if(P2P_SERVER1 != 0)
  P2P_Server_App_Context.LedControl.Device_Led_Selection=0x01; /* Device1 */
 80048aa:	4b07      	ldr	r3, [pc, #28]	; (80048c8 <P2PS_APP_LED_BUTTON_context_Init+0x28>)
 80048ac:	2201      	movs	r2, #1
 80048ae:	705a      	strb	r2, [r3, #1]
  P2P_Server_App_Context.LedControl.Led1=0x00; /* led OFF */
 80048b0:	4b05      	ldr	r3, [pc, #20]	; (80048c8 <P2PS_APP_LED_BUTTON_context_Init+0x28>)
 80048b2:	2200      	movs	r2, #0
 80048b4:	709a      	strb	r2, [r3, #2]
  P2P_Server_App_Context.ButtonControl.Device_Button_Selection=0x01;/* Device1 */
 80048b6:	4b04      	ldr	r3, [pc, #16]	; (80048c8 <P2PS_APP_LED_BUTTON_context_Init+0x28>)
 80048b8:	2201      	movs	r2, #1
 80048ba:	70da      	strb	r2, [r3, #3]
  P2P_Server_App_Context.ButtonControl.ButtonStatus=0x00;
 80048bc:	4b02      	ldr	r3, [pc, #8]	; (80048c8 <P2PS_APP_LED_BUTTON_context_Init+0x28>)
 80048be:	2200      	movs	r2, #0
 80048c0:	711a      	strb	r2, [r3, #4]
  P2P_Server_App_Context.LedControl.Device_Led_Selection=0x06; /* device6 */
  P2P_Server_App_Context.LedControl.Led1=0x00; /* led OFF */
  P2P_Server_App_Context.ButtonControl.Device_Button_Selection=0x06; /* Device6 */
  P2P_Server_App_Context.ButtonControl.ButtonStatus=0x00;
#endif  
}
 80048c2:	bf00      	nop
 80048c4:	bd80      	pop	{r7, pc}
 80048c6:	bf00      	nop
 80048c8:	2000034c 	.word	0x2000034c

080048cc <P2PS_APP_SW1_Button_Action>:

void P2PS_APP_SW1_Button_Action(void)
{
 80048cc:	b580      	push	{r7, lr}
 80048ce:	af00      	add	r7, sp, #0
  UTIL_SEQ_SetTask( 1<<CFG_TASK_SW1_BUTTON_PUSHED_ID, CFG_SCH_PRIO_0);
 80048d0:	2100      	movs	r1, #0
 80048d2:	2008      	movs	r0, #8
 80048d4:	f00a fdb8 	bl	800f448 <UTIL_SEQ_SetTask>

  return;
 80048d8:	bf00      	nop
}
 80048da:	bd80      	pop	{r7, pc}
 80048dc:	0000      	movs	r0, r0
	...

080048e0 <P2PS_APP_FETdata_Transmit>:

void P2PS_APP_FETdata_Transmit(double vValue, double iValue1, double iValue2)
{
 80048e0:	b580      	push	{r7, lr}
 80048e2:	b088      	sub	sp, #32
 80048e4:	af00      	add	r7, sp, #0
 80048e6:	ed87 0b04 	vstr	d0, [r7, #16]
 80048ea:	ed87 1b02 	vstr	d1, [r7, #8]
 80048ee:	ed87 2b00 	vstr	d2, [r7]
		 uint8_t			iVal23;
		 uint8_t			iVal24;
		 uint8_t			iVale2;
		 uint8_t			eDelimiter;
	  */
  P2P_Server_App_Context.FETVal.sDelimiter=0x3C;
 80048f2:	4bd3      	ldr	r3, [pc, #844]	; (8004c40 <P2PS_APP_FETdata_Transmit+0x360>)
 80048f4:	223c      	movs	r2, #60	; 0x3c
 80048f6:	71da      	strb	r2, [r3, #7]
  P2P_Server_App_Context.FETVal.Code=0x52;
 80048f8:	4bd1      	ldr	r3, [pc, #836]	; (8004c40 <P2PS_APP_FETdata_Transmit+0x360>)
 80048fa:	2252      	movs	r2, #82	; 0x52
 80048fc:	721a      	strb	r2, [r3, #8]
  P2P_Server_App_Context.FETVal.vDelimiter=0x56;
 80048fe:	4bd0      	ldr	r3, [pc, #832]	; (8004c40 <P2PS_APP_FETdata_Transmit+0x360>)
 8004900:	2256      	movs	r2, #86	; 0x56
 8004902:	725a      	strb	r2, [r3, #9]
  P2P_Server_App_Context.FETVal.iDelimiter=0x49;
 8004904:	4bce      	ldr	r3, [pc, #824]	; (8004c40 <P2PS_APP_FETdata_Transmit+0x360>)
 8004906:	2249      	movs	r2, #73	; 0x49
 8004908:	739a      	strb	r2, [r3, #14]
  P2P_Server_App_Context.FETVal.eDelimiter=0x3E;
 800490a:	4bcd      	ldr	r3, [pc, #820]	; (8004c40 <P2PS_APP_FETdata_Transmit+0x360>)
 800490c:	223e      	movs	r2, #62	; 0x3e
 800490e:	765a      	strb	r2, [r3, #25]

  P2P_Server_App_Context.FETVal.vVal1=((int)(vValue)%10)+'0';
 8004910:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8004914:	f7fc f8f8 	bl	8000b08 <__aeabi_d2iz>
 8004918:	4602      	mov	r2, r0
 800491a:	4bca      	ldr	r3, [pc, #808]	; (8004c44 <P2PS_APP_FETdata_Transmit+0x364>)
 800491c:	fb83 1302 	smull	r1, r3, r3, r2
 8004920:	1099      	asrs	r1, r3, #2
 8004922:	17d3      	asrs	r3, r2, #31
 8004924:	1ac9      	subs	r1, r1, r3
 8004926:	460b      	mov	r3, r1
 8004928:	009b      	lsls	r3, r3, #2
 800492a:	440b      	add	r3, r1
 800492c:	005b      	lsls	r3, r3, #1
 800492e:	1ad1      	subs	r1, r2, r3
 8004930:	b2cb      	uxtb	r3, r1
 8004932:	3330      	adds	r3, #48	; 0x30
 8004934:	b2da      	uxtb	r2, r3
 8004936:	4bc2      	ldr	r3, [pc, #776]	; (8004c40 <P2PS_APP_FETdata_Transmit+0x360>)
 8004938:	729a      	strb	r2, [r3, #10]
  P2P_Server_App_Context.FETVal.vVal2=((int)((vValue)*pow(10,1))%10)+'0';
 800493a:	f04f 0200 	mov.w	r2, #0
 800493e:	4bc2      	ldr	r3, [pc, #776]	; (8004c48 <P2PS_APP_FETdata_Transmit+0x368>)
 8004940:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8004944:	f7fb fe30 	bl	80005a8 <__aeabi_dmul>
 8004948:	4602      	mov	r2, r0
 800494a:	460b      	mov	r3, r1
 800494c:	4610      	mov	r0, r2
 800494e:	4619      	mov	r1, r3
 8004950:	f7fc f8da 	bl	8000b08 <__aeabi_d2iz>
 8004954:	4602      	mov	r2, r0
 8004956:	4bbb      	ldr	r3, [pc, #748]	; (8004c44 <P2PS_APP_FETdata_Transmit+0x364>)
 8004958:	fb83 1302 	smull	r1, r3, r3, r2
 800495c:	1099      	asrs	r1, r3, #2
 800495e:	17d3      	asrs	r3, r2, #31
 8004960:	1ac9      	subs	r1, r1, r3
 8004962:	460b      	mov	r3, r1
 8004964:	009b      	lsls	r3, r3, #2
 8004966:	440b      	add	r3, r1
 8004968:	005b      	lsls	r3, r3, #1
 800496a:	1ad1      	subs	r1, r2, r3
 800496c:	b2cb      	uxtb	r3, r1
 800496e:	3330      	adds	r3, #48	; 0x30
 8004970:	b2da      	uxtb	r2, r3
 8004972:	4bb3      	ldr	r3, [pc, #716]	; (8004c40 <P2PS_APP_FETdata_Transmit+0x360>)
 8004974:	72da      	strb	r2, [r3, #11]
  P2P_Server_App_Context.FETVal.vVal3=((int)((vValue)*pow(10,2))%10)+'0';
 8004976:	f04f 0200 	mov.w	r2, #0
 800497a:	4bb4      	ldr	r3, [pc, #720]	; (8004c4c <P2PS_APP_FETdata_Transmit+0x36c>)
 800497c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8004980:	f7fb fe12 	bl	80005a8 <__aeabi_dmul>
 8004984:	4602      	mov	r2, r0
 8004986:	460b      	mov	r3, r1
 8004988:	4610      	mov	r0, r2
 800498a:	4619      	mov	r1, r3
 800498c:	f7fc f8bc 	bl	8000b08 <__aeabi_d2iz>
 8004990:	4602      	mov	r2, r0
 8004992:	4bac      	ldr	r3, [pc, #688]	; (8004c44 <P2PS_APP_FETdata_Transmit+0x364>)
 8004994:	fb83 1302 	smull	r1, r3, r3, r2
 8004998:	1099      	asrs	r1, r3, #2
 800499a:	17d3      	asrs	r3, r2, #31
 800499c:	1ac9      	subs	r1, r1, r3
 800499e:	460b      	mov	r3, r1
 80049a0:	009b      	lsls	r3, r3, #2
 80049a2:	440b      	add	r3, r1
 80049a4:	005b      	lsls	r3, r3, #1
 80049a6:	1ad1      	subs	r1, r2, r3
 80049a8:	b2cb      	uxtb	r3, r1
 80049aa:	3330      	adds	r3, #48	; 0x30
 80049ac:	b2da      	uxtb	r2, r3
 80049ae:	4ba4      	ldr	r3, [pc, #656]	; (8004c40 <P2PS_APP_FETdata_Transmit+0x360>)
 80049b0:	731a      	strb	r2, [r3, #12]
  P2P_Server_App_Context.FETVal.vVal4=((int)((vValue)*pow(10,3))%10)+'0';
 80049b2:	f04f 0200 	mov.w	r2, #0
 80049b6:	4ba6      	ldr	r3, [pc, #664]	; (8004c50 <P2PS_APP_FETdata_Transmit+0x370>)
 80049b8:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80049bc:	f7fb fdf4 	bl	80005a8 <__aeabi_dmul>
 80049c0:	4602      	mov	r2, r0
 80049c2:	460b      	mov	r3, r1
 80049c4:	4610      	mov	r0, r2
 80049c6:	4619      	mov	r1, r3
 80049c8:	f7fc f89e 	bl	8000b08 <__aeabi_d2iz>
 80049cc:	4602      	mov	r2, r0
 80049ce:	4b9d      	ldr	r3, [pc, #628]	; (8004c44 <P2PS_APP_FETdata_Transmit+0x364>)
 80049d0:	fb83 1302 	smull	r1, r3, r3, r2
 80049d4:	1099      	asrs	r1, r3, #2
 80049d6:	17d3      	asrs	r3, r2, #31
 80049d8:	1ac9      	subs	r1, r1, r3
 80049da:	460b      	mov	r3, r1
 80049dc:	009b      	lsls	r3, r3, #2
 80049de:	440b      	add	r3, r1
 80049e0:	005b      	lsls	r3, r3, #1
 80049e2:	1ad1      	subs	r1, r2, r3
 80049e4:	b2cb      	uxtb	r3, r1
 80049e6:	3330      	adds	r3, #48	; 0x30
 80049e8:	b2da      	uxtb	r2, r3
 80049ea:	4b95      	ldr	r3, [pc, #596]	; (8004c40 <P2PS_APP_FETdata_Transmit+0x360>)
 80049ec:	735a      	strb	r2, [r3, #13]

  int indice = log10(iValue1);
 80049ee:	ed97 0b02 	vldr	d0, [r7, #8]
 80049f2:	f00f fac9 	bl	8013f88 <log10>
 80049f6:	ec53 2b10 	vmov	r2, r3, d0
 80049fa:	4610      	mov	r0, r2
 80049fc:	4619      	mov	r1, r3
 80049fe:	f7fc f883 	bl	8000b08 <__aeabi_d2iz>
 8004a02:	4603      	mov	r3, r0
 8004a04:	61fb      	str	r3, [r7, #28]
  P2P_Server_App_Context.FETVal.iVal11=((int)((iValue1)*pow(10,abs(indice)))%10)+'0';
 8004a06:	69fb      	ldr	r3, [r7, #28]
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	bfb8      	it	lt
 8004a0c:	425b      	neglt	r3, r3
 8004a0e:	4618      	mov	r0, r3
 8004a10:	f7fb fd60 	bl	80004d4 <__aeabi_i2d>
 8004a14:	4602      	mov	r2, r0
 8004a16:	460b      	mov	r3, r1
 8004a18:	ec43 2b11 	vmov	d1, r2, r3
 8004a1c:	ed9f 0b86 	vldr	d0, [pc, #536]	; 8004c38 <P2PS_APP_FETdata_Transmit+0x358>
 8004a20:	f00f faf0 	bl	8014004 <pow>
 8004a24:	ec51 0b10 	vmov	r0, r1, d0
 8004a28:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004a2c:	f7fb fdbc 	bl	80005a8 <__aeabi_dmul>
 8004a30:	4602      	mov	r2, r0
 8004a32:	460b      	mov	r3, r1
 8004a34:	4610      	mov	r0, r2
 8004a36:	4619      	mov	r1, r3
 8004a38:	f7fc f866 	bl	8000b08 <__aeabi_d2iz>
 8004a3c:	4602      	mov	r2, r0
 8004a3e:	4b81      	ldr	r3, [pc, #516]	; (8004c44 <P2PS_APP_FETdata_Transmit+0x364>)
 8004a40:	fb83 1302 	smull	r1, r3, r3, r2
 8004a44:	1099      	asrs	r1, r3, #2
 8004a46:	17d3      	asrs	r3, r2, #31
 8004a48:	1ac9      	subs	r1, r1, r3
 8004a4a:	460b      	mov	r3, r1
 8004a4c:	009b      	lsls	r3, r3, #2
 8004a4e:	440b      	add	r3, r1
 8004a50:	005b      	lsls	r3, r3, #1
 8004a52:	1ad1      	subs	r1, r2, r3
 8004a54:	b2cb      	uxtb	r3, r1
 8004a56:	3330      	adds	r3, #48	; 0x30
 8004a58:	b2da      	uxtb	r2, r3
 8004a5a:	4b79      	ldr	r3, [pc, #484]	; (8004c40 <P2PS_APP_FETdata_Transmit+0x360>)
 8004a5c:	73da      	strb	r2, [r3, #15]
  P2P_Server_App_Context.FETVal.iVal12=((int)((iValue1)*pow(10,abs(indice)+1))%10)+'0';
 8004a5e:	69fb      	ldr	r3, [r7, #28]
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	bfb8      	it	lt
 8004a64:	425b      	neglt	r3, r3
 8004a66:	3301      	adds	r3, #1
 8004a68:	4618      	mov	r0, r3
 8004a6a:	f7fb fd33 	bl	80004d4 <__aeabi_i2d>
 8004a6e:	4602      	mov	r2, r0
 8004a70:	460b      	mov	r3, r1
 8004a72:	ec43 2b11 	vmov	d1, r2, r3
 8004a76:	ed9f 0b70 	vldr	d0, [pc, #448]	; 8004c38 <P2PS_APP_FETdata_Transmit+0x358>
 8004a7a:	f00f fac3 	bl	8014004 <pow>
 8004a7e:	ec51 0b10 	vmov	r0, r1, d0
 8004a82:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004a86:	f7fb fd8f 	bl	80005a8 <__aeabi_dmul>
 8004a8a:	4602      	mov	r2, r0
 8004a8c:	460b      	mov	r3, r1
 8004a8e:	4610      	mov	r0, r2
 8004a90:	4619      	mov	r1, r3
 8004a92:	f7fc f839 	bl	8000b08 <__aeabi_d2iz>
 8004a96:	4602      	mov	r2, r0
 8004a98:	4b6a      	ldr	r3, [pc, #424]	; (8004c44 <P2PS_APP_FETdata_Transmit+0x364>)
 8004a9a:	fb83 1302 	smull	r1, r3, r3, r2
 8004a9e:	1099      	asrs	r1, r3, #2
 8004aa0:	17d3      	asrs	r3, r2, #31
 8004aa2:	1ac9      	subs	r1, r1, r3
 8004aa4:	460b      	mov	r3, r1
 8004aa6:	009b      	lsls	r3, r3, #2
 8004aa8:	440b      	add	r3, r1
 8004aaa:	005b      	lsls	r3, r3, #1
 8004aac:	1ad1      	subs	r1, r2, r3
 8004aae:	b2cb      	uxtb	r3, r1
 8004ab0:	3330      	adds	r3, #48	; 0x30
 8004ab2:	b2da      	uxtb	r2, r3
 8004ab4:	4b62      	ldr	r3, [pc, #392]	; (8004c40 <P2PS_APP_FETdata_Transmit+0x360>)
 8004ab6:	741a      	strb	r2, [r3, #16]
  P2P_Server_App_Context.FETVal.iVal13=((int)((iValue1)*pow(10,abs(indice)+2))%10)+'0';
 8004ab8:	69fb      	ldr	r3, [r7, #28]
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	bfb8      	it	lt
 8004abe:	425b      	neglt	r3, r3
 8004ac0:	3302      	adds	r3, #2
 8004ac2:	4618      	mov	r0, r3
 8004ac4:	f7fb fd06 	bl	80004d4 <__aeabi_i2d>
 8004ac8:	4602      	mov	r2, r0
 8004aca:	460b      	mov	r3, r1
 8004acc:	ec43 2b11 	vmov	d1, r2, r3
 8004ad0:	ed9f 0b59 	vldr	d0, [pc, #356]	; 8004c38 <P2PS_APP_FETdata_Transmit+0x358>
 8004ad4:	f00f fa96 	bl	8014004 <pow>
 8004ad8:	ec51 0b10 	vmov	r0, r1, d0
 8004adc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004ae0:	f7fb fd62 	bl	80005a8 <__aeabi_dmul>
 8004ae4:	4602      	mov	r2, r0
 8004ae6:	460b      	mov	r3, r1
 8004ae8:	4610      	mov	r0, r2
 8004aea:	4619      	mov	r1, r3
 8004aec:	f7fc f80c 	bl	8000b08 <__aeabi_d2iz>
 8004af0:	4602      	mov	r2, r0
 8004af2:	4b54      	ldr	r3, [pc, #336]	; (8004c44 <P2PS_APP_FETdata_Transmit+0x364>)
 8004af4:	fb83 1302 	smull	r1, r3, r3, r2
 8004af8:	1099      	asrs	r1, r3, #2
 8004afa:	17d3      	asrs	r3, r2, #31
 8004afc:	1ac9      	subs	r1, r1, r3
 8004afe:	460b      	mov	r3, r1
 8004b00:	009b      	lsls	r3, r3, #2
 8004b02:	440b      	add	r3, r1
 8004b04:	005b      	lsls	r3, r3, #1
 8004b06:	1ad1      	subs	r1, r2, r3
 8004b08:	b2cb      	uxtb	r3, r1
 8004b0a:	3330      	adds	r3, #48	; 0x30
 8004b0c:	b2da      	uxtb	r2, r3
 8004b0e:	4b4c      	ldr	r3, [pc, #304]	; (8004c40 <P2PS_APP_FETdata_Transmit+0x360>)
 8004b10:	745a      	strb	r2, [r3, #17]
  P2P_Server_App_Context.FETVal.iVal14=((int)((iValue1)*pow(10,abs(indice)+3))%10)+'0';
 8004b12:	69fb      	ldr	r3, [r7, #28]
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	bfb8      	it	lt
 8004b18:	425b      	neglt	r3, r3
 8004b1a:	3303      	adds	r3, #3
 8004b1c:	4618      	mov	r0, r3
 8004b1e:	f7fb fcd9 	bl	80004d4 <__aeabi_i2d>
 8004b22:	4602      	mov	r2, r0
 8004b24:	460b      	mov	r3, r1
 8004b26:	ec43 2b11 	vmov	d1, r2, r3
 8004b2a:	ed9f 0b43 	vldr	d0, [pc, #268]	; 8004c38 <P2PS_APP_FETdata_Transmit+0x358>
 8004b2e:	f00f fa69 	bl	8014004 <pow>
 8004b32:	ec51 0b10 	vmov	r0, r1, d0
 8004b36:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004b3a:	f7fb fd35 	bl	80005a8 <__aeabi_dmul>
 8004b3e:	4602      	mov	r2, r0
 8004b40:	460b      	mov	r3, r1
 8004b42:	4610      	mov	r0, r2
 8004b44:	4619      	mov	r1, r3
 8004b46:	f7fb ffdf 	bl	8000b08 <__aeabi_d2iz>
 8004b4a:	4602      	mov	r2, r0
 8004b4c:	4b3d      	ldr	r3, [pc, #244]	; (8004c44 <P2PS_APP_FETdata_Transmit+0x364>)
 8004b4e:	fb83 1302 	smull	r1, r3, r3, r2
 8004b52:	1099      	asrs	r1, r3, #2
 8004b54:	17d3      	asrs	r3, r2, #31
 8004b56:	1ac9      	subs	r1, r1, r3
 8004b58:	460b      	mov	r3, r1
 8004b5a:	009b      	lsls	r3, r3, #2
 8004b5c:	440b      	add	r3, r1
 8004b5e:	005b      	lsls	r3, r3, #1
 8004b60:	1ad1      	subs	r1, r2, r3
 8004b62:	b2cb      	uxtb	r3, r1
 8004b64:	3330      	adds	r3, #48	; 0x30
 8004b66:	b2da      	uxtb	r2, r3
 8004b68:	4b35      	ldr	r3, [pc, #212]	; (8004c40 <P2PS_APP_FETdata_Transmit+0x360>)
 8004b6a:	749a      	strb	r2, [r3, #18]
  P2P_Server_App_Context.FETVal.iVale1=(abs(indice)+1)+'0';
 8004b6c:	69fb      	ldr	r3, [r7, #28]
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	bfb8      	it	lt
 8004b72:	425b      	neglt	r3, r3
 8004b74:	b2db      	uxtb	r3, r3
 8004b76:	3331      	adds	r3, #49	; 0x31
 8004b78:	b2da      	uxtb	r2, r3
 8004b7a:	4b31      	ldr	r3, [pc, #196]	; (8004c40 <P2PS_APP_FETdata_Transmit+0x360>)
 8004b7c:	74da      	strb	r2, [r3, #19]

  indice = log10(iValue2);
 8004b7e:	ed97 0b00 	vldr	d0, [r7]
 8004b82:	f00f fa01 	bl	8013f88 <log10>
 8004b86:	ec53 2b10 	vmov	r2, r3, d0
 8004b8a:	4610      	mov	r0, r2
 8004b8c:	4619      	mov	r1, r3
 8004b8e:	f7fb ffbb 	bl	8000b08 <__aeabi_d2iz>
 8004b92:	4603      	mov	r3, r0
 8004b94:	61fb      	str	r3, [r7, #28]
  P2P_Server_App_Context.FETVal.iVal21=((int)((iValue2)*pow(10,abs(indice)))%10)+'0';
 8004b96:	69fb      	ldr	r3, [r7, #28]
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	bfb8      	it	lt
 8004b9c:	425b      	neglt	r3, r3
 8004b9e:	4618      	mov	r0, r3
 8004ba0:	f7fb fc98 	bl	80004d4 <__aeabi_i2d>
 8004ba4:	4602      	mov	r2, r0
 8004ba6:	460b      	mov	r3, r1
 8004ba8:	ec43 2b11 	vmov	d1, r2, r3
 8004bac:	ed9f 0b22 	vldr	d0, [pc, #136]	; 8004c38 <P2PS_APP_FETdata_Transmit+0x358>
 8004bb0:	f00f fa28 	bl	8014004 <pow>
 8004bb4:	ec51 0b10 	vmov	r0, r1, d0
 8004bb8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004bbc:	f7fb fcf4 	bl	80005a8 <__aeabi_dmul>
 8004bc0:	4602      	mov	r2, r0
 8004bc2:	460b      	mov	r3, r1
 8004bc4:	4610      	mov	r0, r2
 8004bc6:	4619      	mov	r1, r3
 8004bc8:	f7fb ff9e 	bl	8000b08 <__aeabi_d2iz>
 8004bcc:	4602      	mov	r2, r0
 8004bce:	4b1d      	ldr	r3, [pc, #116]	; (8004c44 <P2PS_APP_FETdata_Transmit+0x364>)
 8004bd0:	fb83 1302 	smull	r1, r3, r3, r2
 8004bd4:	1099      	asrs	r1, r3, #2
 8004bd6:	17d3      	asrs	r3, r2, #31
 8004bd8:	1ac9      	subs	r1, r1, r3
 8004bda:	460b      	mov	r3, r1
 8004bdc:	009b      	lsls	r3, r3, #2
 8004bde:	440b      	add	r3, r1
 8004be0:	005b      	lsls	r3, r3, #1
 8004be2:	1ad1      	subs	r1, r2, r3
 8004be4:	b2cb      	uxtb	r3, r1
 8004be6:	3330      	adds	r3, #48	; 0x30
 8004be8:	b2da      	uxtb	r2, r3
 8004bea:	4b15      	ldr	r3, [pc, #84]	; (8004c40 <P2PS_APP_FETdata_Transmit+0x360>)
 8004bec:	751a      	strb	r2, [r3, #20]
  P2P_Server_App_Context.FETVal.iVal22=((int)((iValue2)*pow(10,abs(indice)+1))%10)+'0';
 8004bee:	69fb      	ldr	r3, [r7, #28]
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	bfb8      	it	lt
 8004bf4:	425b      	neglt	r3, r3
 8004bf6:	3301      	adds	r3, #1
 8004bf8:	4618      	mov	r0, r3
 8004bfa:	f7fb fc6b 	bl	80004d4 <__aeabi_i2d>
 8004bfe:	4602      	mov	r2, r0
 8004c00:	460b      	mov	r3, r1
 8004c02:	ec43 2b11 	vmov	d1, r2, r3
 8004c06:	ed9f 0b0c 	vldr	d0, [pc, #48]	; 8004c38 <P2PS_APP_FETdata_Transmit+0x358>
 8004c0a:	f00f f9fb 	bl	8014004 <pow>
 8004c0e:	ec51 0b10 	vmov	r0, r1, d0
 8004c12:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004c16:	f7fb fcc7 	bl	80005a8 <__aeabi_dmul>
 8004c1a:	4602      	mov	r2, r0
 8004c1c:	460b      	mov	r3, r1
 8004c1e:	4610      	mov	r0, r2
 8004c20:	4619      	mov	r1, r3
 8004c22:	f7fb ff71 	bl	8000b08 <__aeabi_d2iz>
 8004c26:	4602      	mov	r2, r0
 8004c28:	4b06      	ldr	r3, [pc, #24]	; (8004c44 <P2PS_APP_FETdata_Transmit+0x364>)
 8004c2a:	fb83 1302 	smull	r1, r3, r3, r2
 8004c2e:	1099      	asrs	r1, r3, #2
 8004c30:	17d3      	asrs	r3, r2, #31
 8004c32:	1ac9      	subs	r1, r1, r3
 8004c34:	460b      	mov	r3, r1
 8004c36:	e00d      	b.n	8004c54 <P2PS_APP_FETdata_Transmit+0x374>
 8004c38:	00000000 	.word	0x00000000
 8004c3c:	40240000 	.word	0x40240000
 8004c40:	2000034c 	.word	0x2000034c
 8004c44:	66666667 	.word	0x66666667
 8004c48:	40240000 	.word	0x40240000
 8004c4c:	40590000 	.word	0x40590000
 8004c50:	408f4000 	.word	0x408f4000
 8004c54:	009b      	lsls	r3, r3, #2
 8004c56:	440b      	add	r3, r1
 8004c58:	005b      	lsls	r3, r3, #1
 8004c5a:	1ad1      	subs	r1, r2, r3
 8004c5c:	b2cb      	uxtb	r3, r1
 8004c5e:	3330      	adds	r3, #48	; 0x30
 8004c60:	b2da      	uxtb	r2, r3
 8004c62:	4b39      	ldr	r3, [pc, #228]	; (8004d48 <P2PS_APP_FETdata_Transmit+0x468>)
 8004c64:	755a      	strb	r2, [r3, #21]
  P2P_Server_App_Context.FETVal.iVal23=((int)((iValue2)*pow(10,abs(indice)+2))%10)+'0';
 8004c66:	69fb      	ldr	r3, [r7, #28]
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	bfb8      	it	lt
 8004c6c:	425b      	neglt	r3, r3
 8004c6e:	3302      	adds	r3, #2
 8004c70:	4618      	mov	r0, r3
 8004c72:	f7fb fc2f 	bl	80004d4 <__aeabi_i2d>
 8004c76:	4602      	mov	r2, r0
 8004c78:	460b      	mov	r3, r1
 8004c7a:	ec43 2b11 	vmov	d1, r2, r3
 8004c7e:	ed9f 0b30 	vldr	d0, [pc, #192]	; 8004d40 <P2PS_APP_FETdata_Transmit+0x460>
 8004c82:	f00f f9bf 	bl	8014004 <pow>
 8004c86:	ec51 0b10 	vmov	r0, r1, d0
 8004c8a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004c8e:	f7fb fc8b 	bl	80005a8 <__aeabi_dmul>
 8004c92:	4602      	mov	r2, r0
 8004c94:	460b      	mov	r3, r1
 8004c96:	4610      	mov	r0, r2
 8004c98:	4619      	mov	r1, r3
 8004c9a:	f7fb ff35 	bl	8000b08 <__aeabi_d2iz>
 8004c9e:	4602      	mov	r2, r0
 8004ca0:	4b2a      	ldr	r3, [pc, #168]	; (8004d4c <P2PS_APP_FETdata_Transmit+0x46c>)
 8004ca2:	fb83 1302 	smull	r1, r3, r3, r2
 8004ca6:	1099      	asrs	r1, r3, #2
 8004ca8:	17d3      	asrs	r3, r2, #31
 8004caa:	1ac9      	subs	r1, r1, r3
 8004cac:	460b      	mov	r3, r1
 8004cae:	009b      	lsls	r3, r3, #2
 8004cb0:	440b      	add	r3, r1
 8004cb2:	005b      	lsls	r3, r3, #1
 8004cb4:	1ad1      	subs	r1, r2, r3
 8004cb6:	b2cb      	uxtb	r3, r1
 8004cb8:	3330      	adds	r3, #48	; 0x30
 8004cba:	b2da      	uxtb	r2, r3
 8004cbc:	4b22      	ldr	r3, [pc, #136]	; (8004d48 <P2PS_APP_FETdata_Transmit+0x468>)
 8004cbe:	759a      	strb	r2, [r3, #22]
  P2P_Server_App_Context.FETVal.iVal24=((int)((iValue2)*pow(10,abs(indice)+3))%10)+'0';
 8004cc0:	69fb      	ldr	r3, [r7, #28]
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	bfb8      	it	lt
 8004cc6:	425b      	neglt	r3, r3
 8004cc8:	3303      	adds	r3, #3
 8004cca:	4618      	mov	r0, r3
 8004ccc:	f7fb fc02 	bl	80004d4 <__aeabi_i2d>
 8004cd0:	4602      	mov	r2, r0
 8004cd2:	460b      	mov	r3, r1
 8004cd4:	ec43 2b11 	vmov	d1, r2, r3
 8004cd8:	ed9f 0b19 	vldr	d0, [pc, #100]	; 8004d40 <P2PS_APP_FETdata_Transmit+0x460>
 8004cdc:	f00f f992 	bl	8014004 <pow>
 8004ce0:	ec51 0b10 	vmov	r0, r1, d0
 8004ce4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004ce8:	f7fb fc5e 	bl	80005a8 <__aeabi_dmul>
 8004cec:	4602      	mov	r2, r0
 8004cee:	460b      	mov	r3, r1
 8004cf0:	4610      	mov	r0, r2
 8004cf2:	4619      	mov	r1, r3
 8004cf4:	f7fb ff08 	bl	8000b08 <__aeabi_d2iz>
 8004cf8:	4602      	mov	r2, r0
 8004cfa:	4b14      	ldr	r3, [pc, #80]	; (8004d4c <P2PS_APP_FETdata_Transmit+0x46c>)
 8004cfc:	fb83 1302 	smull	r1, r3, r3, r2
 8004d00:	1099      	asrs	r1, r3, #2
 8004d02:	17d3      	asrs	r3, r2, #31
 8004d04:	1ac9      	subs	r1, r1, r3
 8004d06:	460b      	mov	r3, r1
 8004d08:	009b      	lsls	r3, r3, #2
 8004d0a:	440b      	add	r3, r1
 8004d0c:	005b      	lsls	r3, r3, #1
 8004d0e:	1ad1      	subs	r1, r2, r3
 8004d10:	b2cb      	uxtb	r3, r1
 8004d12:	3330      	adds	r3, #48	; 0x30
 8004d14:	b2da      	uxtb	r2, r3
 8004d16:	4b0c      	ldr	r3, [pc, #48]	; (8004d48 <P2PS_APP_FETdata_Transmit+0x468>)
 8004d18:	75da      	strb	r2, [r3, #23]
  P2P_Server_App_Context.FETVal.iVale2=(abs(indice)+1)+'0';
 8004d1a:	69fb      	ldr	r3, [r7, #28]
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	bfb8      	it	lt
 8004d20:	425b      	neglt	r3, r3
 8004d22:	b2db      	uxtb	r3, r3
 8004d24:	3331      	adds	r3, #49	; 0x31
 8004d26:	b2da      	uxtb	r2, r3
 8004d28:	4b07      	ldr	r3, [pc, #28]	; (8004d48 <P2PS_APP_FETdata_Transmit+0x468>)
 8004d2a:	761a      	strb	r2, [r3, #24]


  UTIL_SEQ_SetTask( 1<<CFG_TASK_SW1_BUTTON_PUSHED_ID, CFG_SCH_PRIO_0);
 8004d2c:	2100      	movs	r1, #0
 8004d2e:	2008      	movs	r0, #8
 8004d30:	f00a fb8a 	bl	800f448 <UTIL_SEQ_SetTask>
  return;
 8004d34:	bf00      	nop
}
 8004d36:	3720      	adds	r7, #32
 8004d38:	46bd      	mov	sp, r7
 8004d3a:	bd80      	pop	{r7, pc}
 8004d3c:	f3af 8000 	nop.w
 8004d40:	00000000 	.word	0x00000000
 8004d44:	40240000 	.word	0x40240000
 8004d48:	2000034c 	.word	0x2000034c
 8004d4c:	66666667 	.word	0x66666667

08004d50 <HAL_SYSTICK_Callback>:

void Response(void){
	P2PS_Send_Notification();
}

void HAL_SYSTICK_Callback(void){
 8004d50:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004d52:	b09d      	sub	sp, #116	; 0x74
 8004d54:	af10      	add	r7, sp, #64	; 0x40

	if(sweepFlag == 0 && P2P_Server_App_Context.Notification_Status == 1){
 8004d56:	4ba4      	ldr	r3, [pc, #656]	; (8004fe8 <HAL_SYSTICK_Callback+0x298>)
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d10d      	bne.n	8004d7a <HAL_SYSTICK_Callback+0x2a>
 8004d5e:	4ba3      	ldr	r3, [pc, #652]	; (8004fec <HAL_SYSTICK_Callback+0x29c>)
 8004d60:	781b      	ldrb	r3, [r3, #0]
 8004d62:	2b01      	cmp	r3, #1
 8004d64:	d109      	bne.n	8004d7a <HAL_SYSTICK_Callback+0x2a>
		sweepFlag = 1;
 8004d66:	4ba0      	ldr	r3, [pc, #640]	; (8004fe8 <HAL_SYSTICK_Callback+0x298>)
 8004d68:	2201      	movs	r2, #1
 8004d6a:	601a      	str	r2, [r3, #0]
		dacV = 0.02;
 8004d6c:	49a0      	ldr	r1, [pc, #640]	; (8004ff0 <HAL_SYSTICK_Callback+0x2a0>)
 8004d6e:	a398      	add	r3, pc, #608	; (adr r3, 8004fd0 <HAL_SYSTICK_Callback+0x280>)
 8004d70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d74:	e9c1 2300 	strd	r2, r3, [r1]
 8004d78:	e1e2      	b.n	8005140 <HAL_SYSTICK_Callback+0x3f0>
	}
	else if(sweepFlag == 1 && P2P_Server_App_Context.Notification_Status == 1 && dacV <= 1.0 && dacV >= 0){
 8004d7a:	4b9b      	ldr	r3, [pc, #620]	; (8004fe8 <HAL_SYSTICK_Callback+0x298>)
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	2b01      	cmp	r3, #1
 8004d80:	f040 8170 	bne.w	8005064 <HAL_SYSTICK_Callback+0x314>
 8004d84:	4b99      	ldr	r3, [pc, #612]	; (8004fec <HAL_SYSTICK_Callback+0x29c>)
 8004d86:	781b      	ldrb	r3, [r3, #0]
 8004d88:	2b01      	cmp	r3, #1
 8004d8a:	f040 816b 	bne.w	8005064 <HAL_SYSTICK_Callback+0x314>
 8004d8e:	4b98      	ldr	r3, [pc, #608]	; (8004ff0 <HAL_SYSTICK_Callback+0x2a0>)
 8004d90:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004d94:	f04f 0200 	mov.w	r2, #0
 8004d98:	4b96      	ldr	r3, [pc, #600]	; (8004ff4 <HAL_SYSTICK_Callback+0x2a4>)
 8004d9a:	f7fb fe81 	bl	8000aa0 <__aeabi_dcmple>
 8004d9e:	4603      	mov	r3, r0
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	f000 815f 	beq.w	8005064 <HAL_SYSTICK_Callback+0x314>
 8004da6:	4b92      	ldr	r3, [pc, #584]	; (8004ff0 <HAL_SYSTICK_Callback+0x2a0>)
 8004da8:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004dac:	f04f 0200 	mov.w	r2, #0
 8004db0:	f04f 0300 	mov.w	r3, #0
 8004db4:	f7fb fe7e 	bl	8000ab4 <__aeabi_dcmpge>
 8004db8:	4603      	mov	r3, r0
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	f000 8152 	beq.w	8005064 <HAL_SYSTICK_Callback+0x314>

		if(adcFlag == 0 && samplingFlag == 0){
 8004dc0:	4b8d      	ldr	r3, [pc, #564]	; (8004ff8 <HAL_SYSTICK_Callback+0x2a8>)
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d132      	bne.n	8004e2e <HAL_SYSTICK_Callback+0xde>
 8004dc8:	4b8c      	ldr	r3, [pc, #560]	; (8004ffc <HAL_SYSTICK_Callback+0x2ac>)
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d12e      	bne.n	8004e2e <HAL_SYSTICK_Callback+0xde>
			AD5697R_setDAC(0,dacV);
 8004dd0:	4b87      	ldr	r3, [pc, #540]	; (8004ff0 <HAL_SYSTICK_Callback+0x2a0>)
 8004dd2:	ed93 7b00 	vldr	d7, [r3]
 8004dd6:	eeb0 0a47 	vmov.f32	s0, s14
 8004dda:	eef0 0a67 	vmov.f32	s1, s15
 8004dde:	2000      	movs	r0, #0
 8004de0:	f7fc f8fe 	bl	8000fe0 <AD5697R_setDAC>
			AD5697R_setDAC(1,dacV);
 8004de4:	4b82      	ldr	r3, [pc, #520]	; (8004ff0 <HAL_SYSTICK_Callback+0x2a0>)
 8004de6:	ed93 7b00 	vldr	d7, [r3]
 8004dea:	eeb0 0a47 	vmov.f32	s0, s14
 8004dee:	eef0 0a67 	vmov.f32	s1, s15
 8004df2:	2001      	movs	r0, #1
 8004df4:	f7fc f8f4 	bl	8000fe0 <AD5697R_setDAC>

			adcTick = 0;
 8004df8:	4b81      	ldr	r3, [pc, #516]	; (8005000 <HAL_SYSTICK_Callback+0x2b0>)
 8004dfa:	2200      	movs	r2, #0
 8004dfc:	601a      	str	r2, [r3, #0]
			samplingTick = 0;
 8004dfe:	4b81      	ldr	r3, [pc, #516]	; (8005004 <HAL_SYSTICK_Callback+0x2b4>)
 8004e00:	2200      	movs	r2, #0
 8004e02:	601a      	str	r2, [r3, #0]

			adcCount = 0;
 8004e04:	4b80      	ldr	r3, [pc, #512]	; (8005008 <HAL_SYSTICK_Callback+0x2b8>)
 8004e06:	2200      	movs	r2, #0
 8004e08:	601a      	str	r2, [r3, #0]
			adcSum0 = 0;
 8004e0a:	4b80      	ldr	r3, [pc, #512]	; (800500c <HAL_SYSTICK_Callback+0x2bc>)
 8004e0c:	2200      	movs	r2, #0
 8004e0e:	601a      	str	r2, [r3, #0]
			adcSum1 = 0;
 8004e10:	4b7f      	ldr	r3, [pc, #508]	; (8005010 <HAL_SYSTICK_Callback+0x2c0>)
 8004e12:	2200      	movs	r2, #0
 8004e14:	601a      	str	r2, [r3, #0]

			samplingFlag = 1;
 8004e16:	4b79      	ldr	r3, [pc, #484]	; (8004ffc <HAL_SYSTICK_Callback+0x2ac>)
 8004e18:	2201      	movs	r2, #1
 8004e1a:	601a      	str	r2, [r3, #0]
			adcFlag = 1;
 8004e1c:	4b76      	ldr	r3, [pc, #472]	; (8004ff8 <HAL_SYSTICK_Callback+0x2a8>)
 8004e1e:	2201      	movs	r2, #1
 8004e20:	601a      	str	r2, [r3, #0]

			HAL_ADC_Start_DMA(&hadc1, &adcBuffer, 2);
 8004e22:	2202      	movs	r2, #2
 8004e24:	497b      	ldr	r1, [pc, #492]	; (8005014 <HAL_SYSTICK_Callback+0x2c4>)
 8004e26:	487c      	ldr	r0, [pc, #496]	; (8005018 <HAL_SYSTICK_Callback+0x2c8>)
 8004e28:	f001 f9fc 	bl	8006224 <HAL_ADC_Start_DMA>
 8004e2c:	e119      	b.n	8005062 <HAL_SYSTICK_Callback+0x312>
		}
		else if(adcTick > 90 && adcFlag == 1 && samplingFlag == 1 && P2P_Server_App_Context.Notification_Status == 1 ){
 8004e2e:	4b74      	ldr	r3, [pc, #464]	; (8005000 <HAL_SYSTICK_Callback+0x2b0>)
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	2b5a      	cmp	r3, #90	; 0x5a
 8004e34:	f340 80f6 	ble.w	8005024 <HAL_SYSTICK_Callback+0x2d4>
 8004e38:	4b6f      	ldr	r3, [pc, #444]	; (8004ff8 <HAL_SYSTICK_Callback+0x2a8>)
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	2b01      	cmp	r3, #1
 8004e3e:	f040 80f1 	bne.w	8005024 <HAL_SYSTICK_Callback+0x2d4>
 8004e42:	4b6e      	ldr	r3, [pc, #440]	; (8004ffc <HAL_SYSTICK_Callback+0x2ac>)
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	2b01      	cmp	r3, #1
 8004e48:	f040 80ec 	bne.w	8005024 <HAL_SYSTICK_Callback+0x2d4>
 8004e4c:	4b67      	ldr	r3, [pc, #412]	; (8004fec <HAL_SYSTICK_Callback+0x29c>)
 8004e4e:	781b      	ldrb	r3, [r3, #0]
 8004e50:	2b01      	cmp	r3, #1
 8004e52:	f040 80e7 	bne.w	8005024 <HAL_SYSTICK_Callback+0x2d4>
			HAL_ADC_Stop_DMA(&hadc1);
 8004e56:	4870      	ldr	r0, [pc, #448]	; (8005018 <HAL_SYSTICK_Callback+0x2c8>)
 8004e58:	f001 fa68 	bl	800632c <HAL_ADC_Stop_DMA>

			adcFlag = 0;
 8004e5c:	4b66      	ldr	r3, [pc, #408]	; (8004ff8 <HAL_SYSTICK_Callback+0x2a8>)
 8004e5e:	2200      	movs	r2, #0
 8004e60:	601a      	str	r2, [r3, #0]



			int adcAve0 = adcSum0 / adcCount;
 8004e62:	4b6a      	ldr	r3, [pc, #424]	; (800500c <HAL_SYSTICK_Callback+0x2bc>)
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	4a68      	ldr	r2, [pc, #416]	; (8005008 <HAL_SYSTICK_Callback+0x2b8>)
 8004e68:	6812      	ldr	r2, [r2, #0]
 8004e6a:	fbb3 f3f2 	udiv	r3, r3, r2
 8004e6e:	62fb      	str	r3, [r7, #44]	; 0x2c
			int adcAve1 = adcSum1 / adcCount;
 8004e70:	4b67      	ldr	r3, [pc, #412]	; (8005010 <HAL_SYSTICK_Callback+0x2c0>)
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	4a64      	ldr	r2, [pc, #400]	; (8005008 <HAL_SYSTICK_Callback+0x2b8>)
 8004e76:	6812      	ldr	r2, [r2, #0]
 8004e78:	fbb3 f3f2 	udiv	r3, r3, r2
 8004e7c:	62bb      	str	r3, [r7, #40]	; 0x28

			double vval0 = ((double)adcAve0) / ((double)4096.0)*3.3;
 8004e7e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004e80:	f7fb fb28 	bl	80004d4 <__aeabi_i2d>
 8004e84:	f04f 0200 	mov.w	r2, #0
 8004e88:	4b64      	ldr	r3, [pc, #400]	; (800501c <HAL_SYSTICK_Callback+0x2cc>)
 8004e8a:	f7fb fcb7 	bl	80007fc <__aeabi_ddiv>
 8004e8e:	4602      	mov	r2, r0
 8004e90:	460b      	mov	r3, r1
 8004e92:	4610      	mov	r0, r2
 8004e94:	4619      	mov	r1, r3
 8004e96:	a350      	add	r3, pc, #320	; (adr r3, 8004fd8 <HAL_SYSTICK_Callback+0x288>)
 8004e98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e9c:	f7fb fb84 	bl	80005a8 <__aeabi_dmul>
 8004ea0:	4602      	mov	r2, r0
 8004ea2:	460b      	mov	r3, r1
 8004ea4:	e9c7 2308 	strd	r2, r3, [r7, #32]
			double vval1 = ((double)adcAve1) / ((double)4096.0)*3.3;
 8004ea8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004eaa:	f7fb fb13 	bl	80004d4 <__aeabi_i2d>
 8004eae:	f04f 0200 	mov.w	r2, #0
 8004eb2:	4b5a      	ldr	r3, [pc, #360]	; (800501c <HAL_SYSTICK_Callback+0x2cc>)
 8004eb4:	f7fb fca2 	bl	80007fc <__aeabi_ddiv>
 8004eb8:	4602      	mov	r2, r0
 8004eba:	460b      	mov	r3, r1
 8004ebc:	4610      	mov	r0, r2
 8004ebe:	4619      	mov	r1, r3
 8004ec0:	a345      	add	r3, pc, #276	; (adr r3, 8004fd8 <HAL_SYSTICK_Callback+0x288>)
 8004ec2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ec6:	f7fb fb6f 	bl	80005a8 <__aeabi_dmul>
 8004eca:	4602      	mov	r2, r0
 8004ecc:	460b      	mov	r3, r1
 8004ece:	e9c7 2306 	strd	r2, r3, [r7, #24]

			double ival0 = ((double)adcAve0) / ((double)4096.0)*3.3 /1e5;
 8004ed2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004ed4:	f7fb fafe 	bl	80004d4 <__aeabi_i2d>
 8004ed8:	f04f 0200 	mov.w	r2, #0
 8004edc:	4b4f      	ldr	r3, [pc, #316]	; (800501c <HAL_SYSTICK_Callback+0x2cc>)
 8004ede:	f7fb fc8d 	bl	80007fc <__aeabi_ddiv>
 8004ee2:	4602      	mov	r2, r0
 8004ee4:	460b      	mov	r3, r1
 8004ee6:	4610      	mov	r0, r2
 8004ee8:	4619      	mov	r1, r3
 8004eea:	a33b      	add	r3, pc, #236	; (adr r3, 8004fd8 <HAL_SYSTICK_Callback+0x288>)
 8004eec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ef0:	f7fb fb5a 	bl	80005a8 <__aeabi_dmul>
 8004ef4:	4602      	mov	r2, r0
 8004ef6:	460b      	mov	r3, r1
 8004ef8:	4610      	mov	r0, r2
 8004efa:	4619      	mov	r1, r3
 8004efc:	a338      	add	r3, pc, #224	; (adr r3, 8004fe0 <HAL_SYSTICK_Callback+0x290>)
 8004efe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f02:	f7fb fc7b 	bl	80007fc <__aeabi_ddiv>
 8004f06:	4602      	mov	r2, r0
 8004f08:	460b      	mov	r3, r1
 8004f0a:	e9c7 2304 	strd	r2, r3, [r7, #16]
			double ival1 = ((double)adcAve1) / ((double)4096.0)*3.3 /1e5;
 8004f0e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004f10:	f7fb fae0 	bl	80004d4 <__aeabi_i2d>
 8004f14:	f04f 0200 	mov.w	r2, #0
 8004f18:	4b40      	ldr	r3, [pc, #256]	; (800501c <HAL_SYSTICK_Callback+0x2cc>)
 8004f1a:	f7fb fc6f 	bl	80007fc <__aeabi_ddiv>
 8004f1e:	4602      	mov	r2, r0
 8004f20:	460b      	mov	r3, r1
 8004f22:	4610      	mov	r0, r2
 8004f24:	4619      	mov	r1, r3
 8004f26:	a32c      	add	r3, pc, #176	; (adr r3, 8004fd8 <HAL_SYSTICK_Callback+0x288>)
 8004f28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f2c:	f7fb fb3c 	bl	80005a8 <__aeabi_dmul>
 8004f30:	4602      	mov	r2, r0
 8004f32:	460b      	mov	r3, r1
 8004f34:	4610      	mov	r0, r2
 8004f36:	4619      	mov	r1, r3
 8004f38:	a329      	add	r3, pc, #164	; (adr r3, 8004fe0 <HAL_SYSTICK_Callback+0x290>)
 8004f3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f3e:	f7fb fc5d 	bl	80007fc <__aeabi_ddiv>
 8004f42:	4602      	mov	r2, r0
 8004f44:	460b      	mov	r3, r1
 8004f46:	e9c7 2302 	strd	r2, r3, [r7, #8]

			printf("%.3f, %d, %d, %d, %.3f, %.6e, %d, %d, %d, %.3f, %.6e\r\n",dacV, adcSum0, adcCount, adcAve0, vval0, ival0, adcSum1, adcCount, adcAve1, vval1, ival1);
 8004f4a:	4b29      	ldr	r3, [pc, #164]	; (8004ff0 <HAL_SYSTICK_Callback+0x2a0>)
 8004f4c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004f50:	4b2e      	ldr	r3, [pc, #184]	; (800500c <HAL_SYSTICK_Callback+0x2bc>)
 8004f52:	681c      	ldr	r4, [r3, #0]
 8004f54:	4b2c      	ldr	r3, [pc, #176]	; (8005008 <HAL_SYSTICK_Callback+0x2b8>)
 8004f56:	681d      	ldr	r5, [r3, #0]
 8004f58:	4b2d      	ldr	r3, [pc, #180]	; (8005010 <HAL_SYSTICK_Callback+0x2c0>)
 8004f5a:	681e      	ldr	r6, [r3, #0]
 8004f5c:	4b2a      	ldr	r3, [pc, #168]	; (8005008 <HAL_SYSTICK_Callback+0x2b8>)
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	607b      	str	r3, [r7, #4]
 8004f62:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004f66:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8004f6a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004f6e:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8004f72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f74:	930a      	str	r3, [sp, #40]	; 0x28
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	9309      	str	r3, [sp, #36]	; 0x24
 8004f7a:	9608      	str	r6, [sp, #32]
 8004f7c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8004f80:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8004f84:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004f88:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004f8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f8e:	9302      	str	r3, [sp, #8]
 8004f90:	9501      	str	r5, [sp, #4]
 8004f92:	9400      	str	r4, [sp, #0]
 8004f94:	4602      	mov	r2, r0
 8004f96:	460b      	mov	r3, r1
 8004f98:	4821      	ldr	r0, [pc, #132]	; (8005020 <HAL_SYSTICK_Callback+0x2d0>)
 8004f9a:	f00b faad 	bl	80104f8 <iprintf>

			adcCount = 0;
 8004f9e:	4b1a      	ldr	r3, [pc, #104]	; (8005008 <HAL_SYSTICK_Callback+0x2b8>)
 8004fa0:	2200      	movs	r2, #0
 8004fa2:	601a      	str	r2, [r3, #0]
			adcSum0 = 0;
 8004fa4:	4b19      	ldr	r3, [pc, #100]	; (800500c <HAL_SYSTICK_Callback+0x2bc>)
 8004fa6:	2200      	movs	r2, #0
 8004fa8:	601a      	str	r2, [r3, #0]
			adcSum1 = 0;
 8004faa:	4b19      	ldr	r3, [pc, #100]	; (8005010 <HAL_SYSTICK_Callback+0x2c0>)
 8004fac:	2200      	movs	r2, #0
 8004fae:	601a      	str	r2, [r3, #0]

			P2PS_APP_FETdata_Transmit(dacV, vval0, vval1);
 8004fb0:	4b0f      	ldr	r3, [pc, #60]	; (8004ff0 <HAL_SYSTICK_Callback+0x2a0>)
 8004fb2:	ed93 7b00 	vldr	d7, [r3]
 8004fb6:	ed97 2b06 	vldr	d2, [r7, #24]
 8004fba:	ed97 1b08 	vldr	d1, [r7, #32]
 8004fbe:	eeb0 0a47 	vmov.f32	s0, s14
 8004fc2:	eef0 0a67 	vmov.f32	s1, s15
 8004fc6:	f7ff fc8b 	bl	80048e0 <P2PS_APP_FETdata_Transmit>
		else if(adcTick > 90 && adcFlag == 1 && samplingFlag == 1 && P2P_Server_App_Context.Notification_Status == 1 ){
 8004fca:	e04a      	b.n	8005062 <HAL_SYSTICK_Callback+0x312>
 8004fcc:	f3af 8000 	nop.w
 8004fd0:	47ae147b 	.word	0x47ae147b
 8004fd4:	3f947ae1 	.word	0x3f947ae1
 8004fd8:	66666666 	.word	0x66666666
 8004fdc:	400a6666 	.word	0x400a6666
 8004fe0:	00000000 	.word	0x00000000
 8004fe4:	40f86a00 	.word	0x40f86a00
 8004fe8:	200007cc 	.word	0x200007cc
 8004fec:	2000034c 	.word	0x2000034c
 8004ff0:	200007c0 	.word	0x200007c0
 8004ff4:	3ff00000 	.word	0x3ff00000
 8004ff8:	200007d4 	.word	0x200007d4
 8004ffc:	200007e8 	.word	0x200007e8
 8005000:	200007d0 	.word	0x200007d0
 8005004:	200007e4 	.word	0x200007e4
 8005008:	200007d8 	.word	0x200007d8
 800500c:	200007dc 	.word	0x200007dc
 8005010:	200007e0 	.word	0x200007e0
 8005014:	200007ec 	.word	0x200007ec
 8005018:	200003d8 	.word	0x200003d8
 800501c:	40b00000 	.word	0x40b00000
 8005020:	08016640 	.word	0x08016640

		}
		else if(adcFlag == 0 && samplingTick > 100 && samplingFlag == 1){
 8005024:	4b54      	ldr	r3, [pc, #336]	; (8005178 <HAL_SYSTICK_Callback+0x428>)
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	2b00      	cmp	r3, #0
 800502a:	f040 8088 	bne.w	800513e <HAL_SYSTICK_Callback+0x3ee>
 800502e:	4b53      	ldr	r3, [pc, #332]	; (800517c <HAL_SYSTICK_Callback+0x42c>)
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	2b64      	cmp	r3, #100	; 0x64
 8005034:	f340 8083 	ble.w	800513e <HAL_SYSTICK_Callback+0x3ee>
 8005038:	4b51      	ldr	r3, [pc, #324]	; (8005180 <HAL_SYSTICK_Callback+0x430>)
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	2b01      	cmp	r3, #1
 800503e:	d17e      	bne.n	800513e <HAL_SYSTICK_Callback+0x3ee>
			samplingFlag = 0;
 8005040:	4b4f      	ldr	r3, [pc, #316]	; (8005180 <HAL_SYSTICK_Callback+0x430>)
 8005042:	2200      	movs	r2, #0
 8005044:	601a      	str	r2, [r3, #0]
			dacV = dacV + 0.01;
 8005046:	4b4f      	ldr	r3, [pc, #316]	; (8005184 <HAL_SYSTICK_Callback+0x434>)
 8005048:	e9d3 0100 	ldrd	r0, r1, [r3]
 800504c:	a346      	add	r3, pc, #280	; (adr r3, 8005168 <HAL_SYSTICK_Callback+0x418>)
 800504e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005052:	f7fb f8f3 	bl	800023c <__adddf3>
 8005056:	4602      	mov	r2, r0
 8005058:	460b      	mov	r3, r1
 800505a:	494a      	ldr	r1, [pc, #296]	; (8005184 <HAL_SYSTICK_Callback+0x434>)
 800505c:	e9c1 2300 	strd	r2, r3, [r1]
		if(adcFlag == 0 && samplingFlag == 0){
 8005060:	e06d      	b.n	800513e <HAL_SYSTICK_Callback+0x3ee>
 8005062:	e06c      	b.n	800513e <HAL_SYSTICK_Callback+0x3ee>
		}
	}
	else if (sweepFlag == 1 && P2P_Server_App_Context.Notification_Status == 1 && dacV >1.0 && dacV != -1 	){
 8005064:	4b48      	ldr	r3, [pc, #288]	; (8005188 <HAL_SYSTICK_Callback+0x438>)
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	2b01      	cmp	r3, #1
 800506a:	d130      	bne.n	80050ce <HAL_SYSTICK_Callback+0x37e>
 800506c:	4b47      	ldr	r3, [pc, #284]	; (800518c <HAL_SYSTICK_Callback+0x43c>)
 800506e:	781b      	ldrb	r3, [r3, #0]
 8005070:	2b01      	cmp	r3, #1
 8005072:	d12c      	bne.n	80050ce <HAL_SYSTICK_Callback+0x37e>
 8005074:	4b43      	ldr	r3, [pc, #268]	; (8005184 <HAL_SYSTICK_Callback+0x434>)
 8005076:	e9d3 0100 	ldrd	r0, r1, [r3]
 800507a:	f04f 0200 	mov.w	r2, #0
 800507e:	4b44      	ldr	r3, [pc, #272]	; (8005190 <HAL_SYSTICK_Callback+0x440>)
 8005080:	f7fb fd22 	bl	8000ac8 <__aeabi_dcmpgt>
 8005084:	4603      	mov	r3, r0
 8005086:	2b00      	cmp	r3, #0
 8005088:	d021      	beq.n	80050ce <HAL_SYSTICK_Callback+0x37e>
 800508a:	4b3e      	ldr	r3, [pc, #248]	; (8005184 <HAL_SYSTICK_Callback+0x434>)
 800508c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8005090:	f04f 0200 	mov.w	r2, #0
 8005094:	4b3f      	ldr	r3, [pc, #252]	; (8005194 <HAL_SYSTICK_Callback+0x444>)
 8005096:	f7fb fcef 	bl	8000a78 <__aeabi_dcmpeq>
 800509a:	4603      	mov	r3, r0
 800509c:	2b00      	cmp	r3, #0
 800509e:	d116      	bne.n	80050ce <HAL_SYSTICK_Callback+0x37e>
		dacV = -1;
 80050a0:	4938      	ldr	r1, [pc, #224]	; (8005184 <HAL_SYSTICK_Callback+0x434>)
 80050a2:	f04f 0200 	mov.w	r2, #0
 80050a6:	4b3b      	ldr	r3, [pc, #236]	; (8005194 <HAL_SYSTICK_Callback+0x444>)
 80050a8:	e9c1 2300 	strd	r2, r3, [r1]
		P2PS_APP_FETdata_Transmit(dacV, 0.0, 0.0);
 80050ac:	4b35      	ldr	r3, [pc, #212]	; (8005184 <HAL_SYSTICK_Callback+0x434>)
 80050ae:	ed93 7b00 	vldr	d7, [r3]
 80050b2:	ed9f 2b2f 	vldr	d2, [pc, #188]	; 8005170 <HAL_SYSTICK_Callback+0x420>
 80050b6:	ed9f 1b2e 	vldr	d1, [pc, #184]	; 8005170 <HAL_SYSTICK_Callback+0x420>
 80050ba:	eeb0 0a47 	vmov.f32	s0, s14
 80050be:	eef0 0a67 	vmov.f32	s1, s15
 80050c2:	f7ff fc0d 	bl	80048e0 <P2PS_APP_FETdata_Transmit>
		globalTick = 0;
 80050c6:	4b34      	ldr	r3, [pc, #208]	; (8005198 <HAL_SYSTICK_Callback+0x448>)
 80050c8:	2200      	movs	r2, #0
 80050ca:	601a      	str	r2, [r3, #0]
 80050cc:	e038      	b.n	8005140 <HAL_SYSTICK_Callback+0x3f0>
	}
	else if (globalTick > 10000 && sweepFlag == 1 && P2P_Server_App_Context.Notification_Status == 1 && dacV <= -0.5){
 80050ce:	4b32      	ldr	r3, [pc, #200]	; (8005198 <HAL_SYSTICK_Callback+0x448>)
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	f242 7210 	movw	r2, #10000	; 0x2710
 80050d6:	4293      	cmp	r3, r2
 80050d8:	dd32      	ble.n	8005140 <HAL_SYSTICK_Callback+0x3f0>
 80050da:	4b2b      	ldr	r3, [pc, #172]	; (8005188 <HAL_SYSTICK_Callback+0x438>)
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	2b01      	cmp	r3, #1
 80050e0:	d12e      	bne.n	8005140 <HAL_SYSTICK_Callback+0x3f0>
 80050e2:	4b2a      	ldr	r3, [pc, #168]	; (800518c <HAL_SYSTICK_Callback+0x43c>)
 80050e4:	781b      	ldrb	r3, [r3, #0]
 80050e6:	2b01      	cmp	r3, #1
 80050e8:	d12a      	bne.n	8005140 <HAL_SYSTICK_Callback+0x3f0>
 80050ea:	4b26      	ldr	r3, [pc, #152]	; (8005184 <HAL_SYSTICK_Callback+0x434>)
 80050ec:	e9d3 0100 	ldrd	r0, r1, [r3]
 80050f0:	f04f 0200 	mov.w	r2, #0
 80050f4:	4b29      	ldr	r3, [pc, #164]	; (800519c <HAL_SYSTICK_Callback+0x44c>)
 80050f6:	f7fb fcd3 	bl	8000aa0 <__aeabi_dcmple>
 80050fa:	4603      	mov	r3, r0
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d01f      	beq.n	8005140 <HAL_SYSTICK_Callback+0x3f0>
		dacV = 0.0;
 8005100:	4920      	ldr	r1, [pc, #128]	; (8005184 <HAL_SYSTICK_Callback+0x434>)
 8005102:	f04f 0200 	mov.w	r2, #0
 8005106:	f04f 0300 	mov.w	r3, #0
 800510a:	e9c1 2300 	strd	r2, r3, [r1]
		AD5697R_setDAC(0,dacV);
 800510e:	4b1d      	ldr	r3, [pc, #116]	; (8005184 <HAL_SYSTICK_Callback+0x434>)
 8005110:	ed93 7b00 	vldr	d7, [r3]
 8005114:	eeb0 0a47 	vmov.f32	s0, s14
 8005118:	eef0 0a67 	vmov.f32	s1, s15
 800511c:	2000      	movs	r0, #0
 800511e:	f7fb ff5f 	bl	8000fe0 <AD5697R_setDAC>
		AD5697R_setDAC(1,dacV);
 8005122:	4b18      	ldr	r3, [pc, #96]	; (8005184 <HAL_SYSTICK_Callback+0x434>)
 8005124:	ed93 7b00 	vldr	d7, [r3]
 8005128:	eeb0 0a47 	vmov.f32	s0, s14
 800512c:	eef0 0a67 	vmov.f32	s1, s15
 8005130:	2001      	movs	r0, #1
 8005132:	f7fb ff55 	bl	8000fe0 <AD5697R_setDAC>
		sweepFlag = 0;
 8005136:	4b14      	ldr	r3, [pc, #80]	; (8005188 <HAL_SYSTICK_Callback+0x438>)
 8005138:	2200      	movs	r2, #0
 800513a:	601a      	str	r2, [r3, #0]
 800513c:	e000      	b.n	8005140 <HAL_SYSTICK_Callback+0x3f0>
		if(adcFlag == 0 && samplingFlag == 0){
 800513e:	bf00      	nop
	}




	globalTick = globalTick + 1;
 8005140:	4b15      	ldr	r3, [pc, #84]	; (8005198 <HAL_SYSTICK_Callback+0x448>)
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	3301      	adds	r3, #1
 8005146:	4a14      	ldr	r2, [pc, #80]	; (8005198 <HAL_SYSTICK_Callback+0x448>)
 8005148:	6013      	str	r3, [r2, #0]
	adcTick = adcTick + 1;
 800514a:	4b15      	ldr	r3, [pc, #84]	; (80051a0 <HAL_SYSTICK_Callback+0x450>)
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	3301      	adds	r3, #1
 8005150:	4a13      	ldr	r2, [pc, #76]	; (80051a0 <HAL_SYSTICK_Callback+0x450>)
 8005152:	6013      	str	r3, [r2, #0]
	samplingTick = samplingTick + 1;
 8005154:	4b09      	ldr	r3, [pc, #36]	; (800517c <HAL_SYSTICK_Callback+0x42c>)
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	3301      	adds	r3, #1
 800515a:	4a08      	ldr	r2, [pc, #32]	; (800517c <HAL_SYSTICK_Callback+0x42c>)
 800515c:	6013      	str	r3, [r2, #0]


}
 800515e:	bf00      	nop
 8005160:	3734      	adds	r7, #52	; 0x34
 8005162:	46bd      	mov	sp, r7
 8005164:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005166:	bf00      	nop
 8005168:	47ae147b 	.word	0x47ae147b
 800516c:	3f847ae1 	.word	0x3f847ae1
	...
 8005178:	200007d4 	.word	0x200007d4
 800517c:	200007e4 	.word	0x200007e4
 8005180:	200007e8 	.word	0x200007e8
 8005184:	200007c0 	.word	0x200007c0
 8005188:	200007cc 	.word	0x200007cc
 800518c:	2000034c 	.word	0x2000034c
 8005190:	3ff00000 	.word	0x3ff00000
 8005194:	bff00000 	.word	0xbff00000
 8005198:	200007c8 	.word	0x200007c8
 800519c:	bfe00000 	.word	0xbfe00000
 80051a0:	200007d0 	.word	0x200007d0

080051a4 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc){
 80051a4:	b480      	push	{r7}
 80051a6:	b083      	sub	sp, #12
 80051a8:	af00      	add	r7, sp, #0
 80051aa:	6078      	str	r0, [r7, #4]
	//printf("DMA val: %d, %d\r\n", (uint16_t)adcBuffer[0], (uint16_t)adcBuffer[1]);
	adcSum0 = adcSum0 + (uint16_t)adcBuffer[0];
 80051ac:	4b0d      	ldr	r3, [pc, #52]	; (80051e4 <HAL_ADC_ConvCpltCallback+0x40>)
 80051ae:	881b      	ldrh	r3, [r3, #0]
 80051b0:	461a      	mov	r2, r3
 80051b2:	4b0d      	ldr	r3, [pc, #52]	; (80051e8 <HAL_ADC_ConvCpltCallback+0x44>)
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	4413      	add	r3, r2
 80051b8:	4a0b      	ldr	r2, [pc, #44]	; (80051e8 <HAL_ADC_ConvCpltCallback+0x44>)
 80051ba:	6013      	str	r3, [r2, #0]
	adcSum1 = adcSum1 + (uint16_t)adcBuffer[1];
 80051bc:	4b09      	ldr	r3, [pc, #36]	; (80051e4 <HAL_ADC_ConvCpltCallback+0x40>)
 80051be:	885b      	ldrh	r3, [r3, #2]
 80051c0:	461a      	mov	r2, r3
 80051c2:	4b0a      	ldr	r3, [pc, #40]	; (80051ec <HAL_ADC_ConvCpltCallback+0x48>)
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	4413      	add	r3, r2
 80051c8:	4a08      	ldr	r2, [pc, #32]	; (80051ec <HAL_ADC_ConvCpltCallback+0x48>)
 80051ca:	6013      	str	r3, [r2, #0]
	adcCount = adcCount + 1;
 80051cc:	4b08      	ldr	r3, [pc, #32]	; (80051f0 <HAL_ADC_ConvCpltCallback+0x4c>)
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	3301      	adds	r3, #1
 80051d2:	4a07      	ldr	r2, [pc, #28]	; (80051f0 <HAL_ADC_ConvCpltCallback+0x4c>)
 80051d4:	6013      	str	r3, [r2, #0]
		adcChannel = 0;
		printf("ADC val 2: %d\r\n", retVal);
	}

*/
}
 80051d6:	bf00      	nop
 80051d8:	370c      	adds	r7, #12
 80051da:	46bd      	mov	sp, r7
 80051dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e0:	4770      	bx	lr
 80051e2:	bf00      	nop
 80051e4:	200007ec 	.word	0x200007ec
 80051e8:	200007dc 	.word	0x200007dc
 80051ec:	200007e0 	.word	0x200007e0
 80051f0:	200007d8 	.word	0x200007d8

080051f4 <P2PS_Send_Notification>:
 * LOCAL FUNCTIONS
 *
 *************************************************************/
/* USER CODE BEGIN FD_LOCAL_FUNCTIONS*/
void P2PS_Send_Notification(void)
{
 80051f4:	b580      	push	{r7, lr}
 80051f6:	af00      	add	r7, sp, #0
 
  if(P2P_Server_App_Context.ButtonControl.ButtonStatus == 0x00){
 80051f8:	4b0c      	ldr	r3, [pc, #48]	; (800522c <P2PS_Send_Notification+0x38>)
 80051fa:	791b      	ldrb	r3, [r3, #4]
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d103      	bne.n	8005208 <P2PS_Send_Notification+0x14>
    P2P_Server_App_Context.ButtonControl.ButtonStatus=0x01;
 8005200:	4b0a      	ldr	r3, [pc, #40]	; (800522c <P2PS_Send_Notification+0x38>)
 8005202:	2201      	movs	r2, #1
 8005204:	711a      	strb	r2, [r3, #4]
 8005206:	e002      	b.n	800520e <P2PS_Send_Notification+0x1a>
  } else {
    P2P_Server_App_Context.ButtonControl.ButtonStatus=0x00;
 8005208:	4b08      	ldr	r3, [pc, #32]	; (800522c <P2PS_Send_Notification+0x38>)
 800520a:	2200      	movs	r2, #0
 800520c:	711a      	strb	r2, [r3, #4]
  }



  if(P2P_Server_App_Context.Notification_Status){
 800520e:	4b07      	ldr	r3, [pc, #28]	; (800522c <P2PS_Send_Notification+0x38>)
 8005210:	781b      	ldrb	r3, [r3, #0]
 8005212:	2b00      	cmp	r3, #0
 8005214:	d005      	beq.n	8005222 <P2PS_Send_Notification+0x2e>
    //APP_DBG_MSG("-- P2P APPLICATION SERVER  : INFORM CLIENT BUTTON 1 PUSHED \n ");
    //APP_DBG_MSG(" \n\r");
    P2PS_STM_App_Update_Char(P2P_NOTIFY_CHAR_UUID, (uint8_t *)&P2P_Server_App_Context.FETVal);
 8005216:	4906      	ldr	r1, [pc, #24]	; (8005230 <P2PS_Send_Notification+0x3c>)
 8005218:	f64f 6042 	movw	r0, #65090	; 0xfe42
 800521c:	f008 fd48 	bl	800dcb0 <P2PS_STM_App_Update_Char>
   } else {
    APP_DBG_MSG("-- P2P APPLICATION SERVER : CAN'T INFORM CLIENT -  NOTIFICATION DISABLED\n "); 
   }

  return;
 8005220:	e003      	b.n	800522a <P2PS_Send_Notification+0x36>
    APP_DBG_MSG("-- P2P APPLICATION SERVER : CAN'T INFORM CLIENT -  NOTIFICATION DISABLED\n "); 
 8005222:	4804      	ldr	r0, [pc, #16]	; (8005234 <P2PS_Send_Notification+0x40>)
 8005224:	f00b f968 	bl	80104f8 <iprintf>
  return;
 8005228:	bf00      	nop
}
 800522a:	bd80      	pop	{r7, pc}
 800522c:	2000034c 	.word	0x2000034c
 8005230:	20000353 	.word	0x20000353
 8005234:	08016678 	.word	0x08016678

08005238 <LL_PWR_EnableBootC2>:
{
 8005238:	b480      	push	{r7}
 800523a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR4, PWR_CR4_C2BOOT);
 800523c:	4b05      	ldr	r3, [pc, #20]	; (8005254 <LL_PWR_EnableBootC2+0x1c>)
 800523e:	68db      	ldr	r3, [r3, #12]
 8005240:	4a04      	ldr	r2, [pc, #16]	; (8005254 <LL_PWR_EnableBootC2+0x1c>)
 8005242:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005246:	60d3      	str	r3, [r2, #12]
}
 8005248:	bf00      	nop
 800524a:	46bd      	mov	sp, r7
 800524c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005250:	4770      	bx	lr
 8005252:	bf00      	nop
 8005254:	58000400 	.word	0x58000400

08005258 <LL_C2_EXTI_EnableEvent_32_63>:
{
 8005258:	b480      	push	{r7}
 800525a:	b083      	sub	sp, #12
 800525c:	af00      	add	r7, sp, #0
 800525e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->C2EMR2, ExtiLine);
 8005260:	4b06      	ldr	r3, [pc, #24]	; (800527c <LL_C2_EXTI_EnableEvent_32_63+0x24>)
 8005262:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
 8005266:	4905      	ldr	r1, [pc, #20]	; (800527c <LL_C2_EXTI_EnableEvent_32_63+0x24>)
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	4313      	orrs	r3, r2
 800526c:	f8c1 30d4 	str.w	r3, [r1, #212]	; 0xd4
}
 8005270:	bf00      	nop
 8005272:	370c      	adds	r7, #12
 8005274:	46bd      	mov	sp, r7
 8005276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800527a:	4770      	bx	lr
 800527c:	58000800 	.word	0x58000800

08005280 <LL_EXTI_EnableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_32_63(uint32_t ExtiLine)
{
 8005280:	b480      	push	{r7}
 8005282:	b083      	sub	sp, #12
 8005284:	af00      	add	r7, sp, #0
 8005286:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 8005288:	4b05      	ldr	r3, [pc, #20]	; (80052a0 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 800528a:	6a1a      	ldr	r2, [r3, #32]
 800528c:	4904      	ldr	r1, [pc, #16]	; (80052a0 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	4313      	orrs	r3, r2
 8005292:	620b      	str	r3, [r1, #32]
}
 8005294:	bf00      	nop
 8005296:	370c      	adds	r7, #12
 8005298:	46bd      	mov	sp, r7
 800529a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800529e:	4770      	bx	lr
 80052a0:	58000800 	.word	0x58000800

080052a4 <LL_AHB3_GRP1_EnableClock>:
{
 80052a4:	b480      	push	{r7}
 80052a6:	b085      	sub	sp, #20
 80052a8:	af00      	add	r7, sp, #0
 80052aa:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 80052ac:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80052b0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80052b2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	4313      	orrs	r3, r2
 80052ba:	650b      	str	r3, [r1, #80]	; 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 80052bc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80052c0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	4013      	ands	r3, r2
 80052c6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80052c8:	68fb      	ldr	r3, [r7, #12]
}
 80052ca:	bf00      	nop
 80052cc:	3714      	adds	r7, #20
 80052ce:	46bd      	mov	sp, r7
 80052d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d4:	4770      	bx	lr

080052d6 <LL_C2_AHB3_GRP1_EnableClock>:
  *         @arg @ref LL_C2_AHB3_GRP1_PERIPH_IPCC
  *         @arg @ref LL_C2_AHB3_GRP1_PERIPH_FLASH
  * @retval None
  */
__STATIC_INLINE void LL_C2_AHB3_GRP1_EnableClock(uint32_t Periphs)
{
 80052d6:	b480      	push	{r7}
 80052d8:	b085      	sub	sp, #20
 80052da:	af00      	add	r7, sp, #0
 80052dc:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->C2AHB3ENR, Periphs);
 80052de:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80052e2:	f8d3 2150 	ldr.w	r2, [r3, #336]	; 0x150
 80052e6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	4313      	orrs	r3, r2
 80052ee:	f8c1 3150 	str.w	r3, [r1, #336]	; 0x150
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->C2AHB3ENR, Periphs);
 80052f2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80052f6:	f8d3 2150 	ldr.w	r2, [r3, #336]	; 0x150
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	4013      	ands	r3, r2
 80052fe:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8005300:	68fb      	ldr	r3, [r7, #12]
}
 8005302:	bf00      	nop
 8005304:	3714      	adds	r7, #20
 8005306:	46bd      	mov	sp, r7
 8005308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800530c:	4770      	bx	lr

0800530e <LL_C1_IPCC_EnableIT_TXF>:
{
 800530e:	b480      	push	{r7}
 8005310:	b083      	sub	sp, #12
 8005312:	af00      	add	r7, sp, #0
 8005314:	6078      	str	r0, [r7, #4]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_TXFIE);
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	601a      	str	r2, [r3, #0]
}
 8005322:	bf00      	nop
 8005324:	370c      	adds	r7, #12
 8005326:	46bd      	mov	sp, r7
 8005328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800532c:	4770      	bx	lr

0800532e <LL_C1_IPCC_EnableIT_RXO>:
{
 800532e:	b480      	push	{r7}
 8005330:	b083      	sub	sp, #12
 8005332:	af00      	add	r7, sp, #0
 8005334:	6078      	str	r0, [r7, #4]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_RXOIE);
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	f043 0201 	orr.w	r2, r3, #1
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	601a      	str	r2, [r3, #0]
}
 8005342:	bf00      	nop
 8005344:	370c      	adds	r7, #12
 8005346:	46bd      	mov	sp, r7
 8005348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800534c:	4770      	bx	lr

0800534e <LL_C1_IPCC_EnableTransmitChannel>:
{
 800534e:	b480      	push	{r7}
 8005350:	b083      	sub	sp, #12
 8005352:	af00      	add	r7, sp, #0
 8005354:	6078      	str	r0, [r7, #4]
 8005356:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	685a      	ldr	r2, [r3, #4]
 800535c:	683b      	ldr	r3, [r7, #0]
 800535e:	041b      	lsls	r3, r3, #16
 8005360:	43db      	mvns	r3, r3
 8005362:	401a      	ands	r2, r3
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	605a      	str	r2, [r3, #4]
}
 8005368:	bf00      	nop
 800536a:	370c      	adds	r7, #12
 800536c:	46bd      	mov	sp, r7
 800536e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005372:	4770      	bx	lr

08005374 <LL_C1_IPCC_DisableTransmitChannel>:
{
 8005374:	b480      	push	{r7}
 8005376:	b083      	sub	sp, #12
 8005378:	af00      	add	r7, sp, #0
 800537a:	6078      	str	r0, [r7, #4]
 800537c:	6039      	str	r1, [r7, #0]
  SET_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	685a      	ldr	r2, [r3, #4]
 8005382:	683b      	ldr	r3, [r7, #0]
 8005384:	041b      	lsls	r3, r3, #16
 8005386:	431a      	orrs	r2, r3
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	605a      	str	r2, [r3, #4]
}
 800538c:	bf00      	nop
 800538e:	370c      	adds	r7, #12
 8005390:	46bd      	mov	sp, r7
 8005392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005396:	4770      	bx	lr

08005398 <LL_C1_IPCC_EnableReceiveChannel>:
{
 8005398:	b480      	push	{r7}
 800539a:	b083      	sub	sp, #12
 800539c:	af00      	add	r7, sp, #0
 800539e:	6078      	str	r0, [r7, #4]
 80053a0:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(IPCCx->C1MR, Channel);
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	685a      	ldr	r2, [r3, #4]
 80053a6:	683b      	ldr	r3, [r7, #0]
 80053a8:	43db      	mvns	r3, r3
 80053aa:	401a      	ands	r2, r3
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	605a      	str	r2, [r3, #4]
}
 80053b0:	bf00      	nop
 80053b2:	370c      	adds	r7, #12
 80053b4:	46bd      	mov	sp, r7
 80053b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ba:	4770      	bx	lr

080053bc <LL_C1_IPCC_ClearFlag_CHx>:
{
 80053bc:	b480      	push	{r7}
 80053be:	b083      	sub	sp, #12
 80053c0:	af00      	add	r7, sp, #0
 80053c2:	6078      	str	r0, [r7, #4]
 80053c4:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel);
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	683a      	ldr	r2, [r7, #0]
 80053ca:	609a      	str	r2, [r3, #8]
}
 80053cc:	bf00      	nop
 80053ce:	370c      	adds	r7, #12
 80053d0:	46bd      	mov	sp, r7
 80053d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d6:	4770      	bx	lr

080053d8 <LL_C1_IPCC_SetFlag_CHx>:
{
 80053d8:	b480      	push	{r7}
 80053da:	b083      	sub	sp, #12
 80053dc:	af00      	add	r7, sp, #0
 80053de:	6078      	str	r0, [r7, #4]
 80053e0:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel << IPCC_C1SCR_CH1S_Pos);
 80053e2:	683b      	ldr	r3, [r7, #0]
 80053e4:	041a      	lsls	r2, r3, #16
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	609a      	str	r2, [r3, #8]
}
 80053ea:	bf00      	nop
 80053ec:	370c      	adds	r7, #12
 80053ee:	46bd      	mov	sp, r7
 80053f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f4:	4770      	bx	lr

080053f6 <LL_C1_IPCC_IsActiveFlag_CHx>:
{
 80053f6:	b480      	push	{r7}
 80053f8:	b083      	sub	sp, #12
 80053fa:	af00      	add	r7, sp, #0
 80053fc:	6078      	str	r0, [r7, #4]
 80053fe:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(IPCCx->C1TOC2SR, Channel) == (Channel)) ? 1UL : 0UL);
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	68da      	ldr	r2, [r3, #12]
 8005404:	683b      	ldr	r3, [r7, #0]
 8005406:	4013      	ands	r3, r2
 8005408:	683a      	ldr	r2, [r7, #0]
 800540a:	429a      	cmp	r2, r3
 800540c:	d101      	bne.n	8005412 <LL_C1_IPCC_IsActiveFlag_CHx+0x1c>
 800540e:	2301      	movs	r3, #1
 8005410:	e000      	b.n	8005414 <LL_C1_IPCC_IsActiveFlag_CHx+0x1e>
 8005412:	2300      	movs	r3, #0
}
 8005414:	4618      	mov	r0, r3
 8005416:	370c      	adds	r7, #12
 8005418:	46bd      	mov	sp, r7
 800541a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800541e:	4770      	bx	lr

08005420 <LL_C2_IPCC_IsActiveFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_C2_IPCC_IsActiveFlag_CHx(IPCC_TypeDef  const *const IPCCx, uint32_t Channel)
{
 8005420:	b480      	push	{r7}
 8005422:	b083      	sub	sp, #12
 8005424:	af00      	add	r7, sp, #0
 8005426:	6078      	str	r0, [r7, #4]
 8005428:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(IPCCx->C2TOC1SR, Channel) == (Channel)) ? 1UL : 0UL);
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	69da      	ldr	r2, [r3, #28]
 800542e:	683b      	ldr	r3, [r7, #0]
 8005430:	4013      	ands	r3, r2
 8005432:	683a      	ldr	r2, [r7, #0]
 8005434:	429a      	cmp	r2, r3
 8005436:	d101      	bne.n	800543c <LL_C2_IPCC_IsActiveFlag_CHx+0x1c>
 8005438:	2301      	movs	r3, #1
 800543a:	e000      	b.n	800543e <LL_C2_IPCC_IsActiveFlag_CHx+0x1e>
 800543c:	2300      	movs	r3, #0
}
 800543e:	4618      	mov	r0, r3
 8005440:	370c      	adds	r7, #12
 8005442:	46bd      	mov	sp, r7
 8005444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005448:	4770      	bx	lr
	...

0800544c <HW_IPCC_Rx_Handler>:

/******************************************************************************
 * INTERRUPT HANDLER
 ******************************************************************************/
void HW_IPCC_Rx_Handler( void )
{
 800544c:	b580      	push	{r7, lr}
 800544e:	af00      	add	r7, sp, #0
  if (HW_IPCC_RX_PENDING( HW_IPCC_SYSTEM_EVENT_CHANNEL ))
 8005450:	2102      	movs	r1, #2
 8005452:	4818      	ldr	r0, [pc, #96]	; (80054b4 <HW_IPCC_Rx_Handler+0x68>)
 8005454:	f7ff ffe4 	bl	8005420 <LL_C2_IPCC_IsActiveFlag_CHx>
 8005458:	4603      	mov	r3, r0
 800545a:	2b00      	cmp	r3, #0
 800545c:	d008      	beq.n	8005470 <HW_IPCC_Rx_Handler+0x24>
 800545e:	4b15      	ldr	r3, [pc, #84]	; (80054b4 <HW_IPCC_Rx_Handler+0x68>)
 8005460:	685b      	ldr	r3, [r3, #4]
 8005462:	f003 0302 	and.w	r3, r3, #2
 8005466:	2b00      	cmp	r3, #0
 8005468:	d102      	bne.n	8005470 <HW_IPCC_Rx_Handler+0x24>
  {
      HW_IPCC_SYS_EvtHandler();
 800546a:	f000 f8d5 	bl	8005618 <HW_IPCC_SYS_EvtHandler>
 800546e:	e01e      	b.n	80054ae <HW_IPCC_Rx_Handler+0x62>
  else if (HW_IPCC_RX_PENDING( HW_IPCC_ZIGBEE_M0_REQUEST_CHANNEL ))
  {
    HW_IPCC_ZIGBEE_StackM0RequestHandler();
  }
#endif /* ZIGBEE_WB */
  else if (HW_IPCC_RX_PENDING( HW_IPCC_BLE_EVENT_CHANNEL ))
 8005470:	2101      	movs	r1, #1
 8005472:	4810      	ldr	r0, [pc, #64]	; (80054b4 <HW_IPCC_Rx_Handler+0x68>)
 8005474:	f7ff ffd4 	bl	8005420 <LL_C2_IPCC_IsActiveFlag_CHx>
 8005478:	4603      	mov	r3, r0
 800547a:	2b00      	cmp	r3, #0
 800547c:	d008      	beq.n	8005490 <HW_IPCC_Rx_Handler+0x44>
 800547e:	4b0d      	ldr	r3, [pc, #52]	; (80054b4 <HW_IPCC_Rx_Handler+0x68>)
 8005480:	685b      	ldr	r3, [r3, #4]
 8005482:	f003 0301 	and.w	r3, r3, #1
 8005486:	2b00      	cmp	r3, #0
 8005488:	d102      	bne.n	8005490 <HW_IPCC_Rx_Handler+0x44>
  {
    HW_IPCC_BLE_EvtHandler();
 800548a:	f000 f889 	bl	80055a0 <HW_IPCC_BLE_EvtHandler>
 800548e:	e00e      	b.n	80054ae <HW_IPCC_Rx_Handler+0x62>
  }
  else if (HW_IPCC_RX_PENDING( HW_IPCC_TRACES_CHANNEL ))
 8005490:	2108      	movs	r1, #8
 8005492:	4808      	ldr	r0, [pc, #32]	; (80054b4 <HW_IPCC_Rx_Handler+0x68>)
 8005494:	f7ff ffc4 	bl	8005420 <LL_C2_IPCC_IsActiveFlag_CHx>
 8005498:	4603      	mov	r3, r0
 800549a:	2b00      	cmp	r3, #0
 800549c:	d008      	beq.n	80054b0 <HW_IPCC_Rx_Handler+0x64>
 800549e:	4b05      	ldr	r3, [pc, #20]	; (80054b4 <HW_IPCC_Rx_Handler+0x68>)
 80054a0:	685b      	ldr	r3, [r3, #4]
 80054a2:	f003 0308 	and.w	r3, r3, #8
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d102      	bne.n	80054b0 <HW_IPCC_Rx_Handler+0x64>
  {
    HW_IPCC_TRACES_EvtHandler();
 80054aa:	f000 f901 	bl	80056b0 <HW_IPCC_TRACES_EvtHandler>
  }

  return;
 80054ae:	bf00      	nop
 80054b0:	bf00      	nop
}
 80054b2:	bd80      	pop	{r7, pc}
 80054b4:	58000c00 	.word	0x58000c00

080054b8 <HW_IPCC_Tx_Handler>:

void HW_IPCC_Tx_Handler( void )
{
 80054b8:	b580      	push	{r7, lr}
 80054ba:	af00      	add	r7, sp, #0
  if (HW_IPCC_TX_PENDING( HW_IPCC_SYSTEM_CMD_RSP_CHANNEL ))
 80054bc:	2102      	movs	r1, #2
 80054be:	4818      	ldr	r0, [pc, #96]	; (8005520 <HW_IPCC_Tx_Handler+0x68>)
 80054c0:	f7ff ff99 	bl	80053f6 <LL_C1_IPCC_IsActiveFlag_CHx>
 80054c4:	4603      	mov	r3, r0
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d108      	bne.n	80054dc <HW_IPCC_Tx_Handler+0x24>
 80054ca:	4b15      	ldr	r3, [pc, #84]	; (8005520 <HW_IPCC_Tx_Handler+0x68>)
 80054cc:	685b      	ldr	r3, [r3, #4]
 80054ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d102      	bne.n	80054dc <HW_IPCC_Tx_Handler+0x24>
  {
    HW_IPCC_SYS_CmdEvtHandler();
 80054d6:	f000 f893 	bl	8005600 <HW_IPCC_SYS_CmdEvtHandler>
 80054da:	e01e      	b.n	800551a <HW_IPCC_Tx_Handler+0x62>
  if (HW_IPCC_TX_PENDING( HW_IPCC_ZIGBEE_CMD_APPLI_CHANNEL ))
  {
      HW_IPCC_ZIGBEE_CmdEvtHandler();
  }
#endif /* ZIGBEE_WB */
  else if (HW_IPCC_TX_PENDING( HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ))
 80054dc:	2108      	movs	r1, #8
 80054de:	4810      	ldr	r0, [pc, #64]	; (8005520 <HW_IPCC_Tx_Handler+0x68>)
 80054e0:	f7ff ff89 	bl	80053f6 <LL_C1_IPCC_IsActiveFlag_CHx>
 80054e4:	4603      	mov	r3, r0
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d108      	bne.n	80054fc <HW_IPCC_Tx_Handler+0x44>
 80054ea:	4b0d      	ldr	r3, [pc, #52]	; (8005520 <HW_IPCC_Tx_Handler+0x68>)
 80054ec:	685b      	ldr	r3, [r3, #4]
 80054ee:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d102      	bne.n	80054fc <HW_IPCC_Tx_Handler+0x44>
  {
    HW_IPCC_MM_FreeBufHandler();
 80054f6:	f000 f8bd 	bl	8005674 <HW_IPCC_MM_FreeBufHandler>
 80054fa:	e00e      	b.n	800551a <HW_IPCC_Tx_Handler+0x62>
  }
  else if (HW_IPCC_TX_PENDING( HW_IPCC_HCI_ACL_DATA_CHANNEL ))
 80054fc:	2120      	movs	r1, #32
 80054fe:	4808      	ldr	r0, [pc, #32]	; (8005520 <HW_IPCC_Tx_Handler+0x68>)
 8005500:	f7ff ff79 	bl	80053f6 <LL_C1_IPCC_IsActiveFlag_CHx>
 8005504:	4603      	mov	r3, r0
 8005506:	2b00      	cmp	r3, #0
 8005508:	d108      	bne.n	800551c <HW_IPCC_Tx_Handler+0x64>
 800550a:	4b05      	ldr	r3, [pc, #20]	; (8005520 <HW_IPCC_Tx_Handler+0x68>)
 800550c:	685b      	ldr	r3, [r3, #4]
 800550e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005512:	2b00      	cmp	r3, #0
 8005514:	d102      	bne.n	800551c <HW_IPCC_Tx_Handler+0x64>
  {
    HW_IPCC_BLE_AclDataEvtHandler();
 8005516:	f000 f84f 	bl	80055b8 <HW_IPCC_BLE_AclDataEvtHandler>
  }

  return;
 800551a:	bf00      	nop
 800551c:	bf00      	nop
}
 800551e:	bd80      	pop	{r7, pc}
 8005520:	58000c00 	.word	0x58000c00

08005524 <HW_IPCC_Enable>:
/******************************************************************************
 * GENERAL
 ******************************************************************************/
void HW_IPCC_Enable( void )
{
 8005524:	b580      	push	{r7, lr}
 8005526:	af00      	add	r7, sp, #0
  /**
  * Such as IPCC IP available to the CPU2, it is required to keep the IPCC clock running
  * when FUS is running on CPU2 and CPU1 enters deep sleep mode
  */
  LL_C2_AHB3_GRP1_EnableClock(LL_C2_AHB3_GRP1_PERIPH_IPCC);
 8005528:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800552c:	f7ff fed3 	bl	80052d6 <LL_C2_AHB3_GRP1_EnableClock>

  /**
  * When the device is out of standby, it is required to use the EXTI mechanism to wakeup CPU2
  */
  LL_EXTI_EnableRisingTrig_32_63( LL_EXTI_LINE_41 );
 8005530:	f44f 7000 	mov.w	r0, #512	; 0x200
 8005534:	f7ff fea4 	bl	8005280 <LL_EXTI_EnableRisingTrig_32_63>
  /* It is required to have at least a system clock cycle before a SEV after LL_EXTI_EnableRisingTrig_32_63() */
  LL_C2_EXTI_EnableEvent_32_63( LL_EXTI_LINE_41 );
 8005538:	f44f 7000 	mov.w	r0, #512	; 0x200
 800553c:	f7ff fe8c 	bl	8005258 <LL_C2_EXTI_EnableEvent_32_63>
   * When the CPU2 receives that command, it waits for its event input to be set to restart the CPU2 firmware.
   * This is required because once C2BOOT has been set once, a clear/set on C2BOOT has no effect.
   * When SHCI_C2_Reinit( ) is not called, generating an event to the CPU2 does not have any effect
   * So, by default, the application shall both set the event flag and set the C2BOOT bit.
   */
  __SEV( );       /* Set the internal event flag and send an event to the CPU2 */
 8005540:	bf40      	sev
  __WFE( );       /* Clear the internal event flag */
 8005542:	bf20      	wfe
  LL_PWR_EnableBootC2( );
 8005544:	f7ff fe78 	bl	8005238 <LL_PWR_EnableBootC2>

  return;
 8005548:	bf00      	nop
}
 800554a:	bd80      	pop	{r7, pc}

0800554c <HW_IPCC_Init>:

void HW_IPCC_Init( void )
{
 800554c:	b580      	push	{r7, lr}
 800554e:	af00      	add	r7, sp, #0
  LL_AHB3_GRP1_EnableClock( LL_AHB3_GRP1_PERIPH_IPCC );
 8005550:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8005554:	f7ff fea6 	bl	80052a4 <LL_AHB3_GRP1_EnableClock>

  LL_C1_IPCC_EnableIT_RXO( IPCC );
 8005558:	4806      	ldr	r0, [pc, #24]	; (8005574 <HW_IPCC_Init+0x28>)
 800555a:	f7ff fee8 	bl	800532e <LL_C1_IPCC_EnableIT_RXO>
  LL_C1_IPCC_EnableIT_TXF( IPCC );
 800555e:	4805      	ldr	r0, [pc, #20]	; (8005574 <HW_IPCC_Init+0x28>)
 8005560:	f7ff fed5 	bl	800530e <LL_C1_IPCC_EnableIT_TXF>

  HAL_NVIC_EnableIRQ(IPCC_C1_RX_IRQn);
 8005564:	202c      	movs	r0, #44	; 0x2c
 8005566:	f002 f91c 	bl	80077a2 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_EnableIRQ(IPCC_C1_TX_IRQn);
 800556a:	202d      	movs	r0, #45	; 0x2d
 800556c:	f002 f919 	bl	80077a2 <HAL_NVIC_EnableIRQ>

  return;
 8005570:	bf00      	nop
}
 8005572:	bd80      	pop	{r7, pc}
 8005574:	58000c00 	.word	0x58000c00

08005578 <HW_IPCC_BLE_Init>:

/******************************************************************************
 * BLE
 ******************************************************************************/
void HW_IPCC_BLE_Init( void )
{
 8005578:	b580      	push	{r7, lr}
 800557a:	af00      	add	r7, sp, #0
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_BLE_EVENT_CHANNEL );
 800557c:	2101      	movs	r1, #1
 800557e:	4802      	ldr	r0, [pc, #8]	; (8005588 <HW_IPCC_BLE_Init+0x10>)
 8005580:	f7ff ff0a 	bl	8005398 <LL_C1_IPCC_EnableReceiveChannel>

  return;
 8005584:	bf00      	nop
}
 8005586:	bd80      	pop	{r7, pc}
 8005588:	58000c00 	.word	0x58000c00

0800558c <HW_IPCC_BLE_SendCmd>:

void HW_IPCC_BLE_SendCmd( void )
{
 800558c:	b580      	push	{r7, lr}
 800558e:	af00      	add	r7, sp, #0
  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_BLE_CMD_CHANNEL );
 8005590:	2101      	movs	r1, #1
 8005592:	4802      	ldr	r0, [pc, #8]	; (800559c <HW_IPCC_BLE_SendCmd+0x10>)
 8005594:	f7ff ff20 	bl	80053d8 <LL_C1_IPCC_SetFlag_CHx>

  return;
 8005598:	bf00      	nop
}
 800559a:	bd80      	pop	{r7, pc}
 800559c:	58000c00 	.word	0x58000c00

080055a0 <HW_IPCC_BLE_EvtHandler>:

static void HW_IPCC_BLE_EvtHandler( void )
{
 80055a0:	b580      	push	{r7, lr}
 80055a2:	af00      	add	r7, sp, #0
  HW_IPCC_BLE_RxEvtNot();
 80055a4:	f009 fc38 	bl	800ee18 <HW_IPCC_BLE_RxEvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_BLE_EVENT_CHANNEL );
 80055a8:	2101      	movs	r1, #1
 80055aa:	4802      	ldr	r0, [pc, #8]	; (80055b4 <HW_IPCC_BLE_EvtHandler+0x14>)
 80055ac:	f7ff ff06 	bl	80053bc <LL_C1_IPCC_ClearFlag_CHx>

  return;
 80055b0:	bf00      	nop
}
 80055b2:	bd80      	pop	{r7, pc}
 80055b4:	58000c00 	.word	0x58000c00

080055b8 <HW_IPCC_BLE_AclDataEvtHandler>:

  return;
}

static void HW_IPCC_BLE_AclDataEvtHandler( void )
{
 80055b8:	b580      	push	{r7, lr}
 80055ba:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_HCI_ACL_DATA_CHANNEL );
 80055bc:	2120      	movs	r1, #32
 80055be:	4803      	ldr	r0, [pc, #12]	; (80055cc <HW_IPCC_BLE_AclDataEvtHandler+0x14>)
 80055c0:	f7ff fed8 	bl	8005374 <LL_C1_IPCC_DisableTransmitChannel>

  HW_IPCC_BLE_AclDataAckNot();
 80055c4:	f009 fc58 	bl	800ee78 <HW_IPCC_BLE_AclDataAckNot>

  return;
 80055c8:	bf00      	nop
}
 80055ca:	bd80      	pop	{r7, pc}
 80055cc:	58000c00 	.word	0x58000c00

080055d0 <HW_IPCC_SYS_Init>:

/******************************************************************************
 * SYSTEM
 ******************************************************************************/
void HW_IPCC_SYS_Init( void )
{
 80055d0:	b580      	push	{r7, lr}
 80055d2:	af00      	add	r7, sp, #0
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_SYSTEM_EVENT_CHANNEL );
 80055d4:	2102      	movs	r1, #2
 80055d6:	4802      	ldr	r0, [pc, #8]	; (80055e0 <HW_IPCC_SYS_Init+0x10>)
 80055d8:	f7ff fede 	bl	8005398 <LL_C1_IPCC_EnableReceiveChannel>

  return;
 80055dc:	bf00      	nop
}
 80055de:	bd80      	pop	{r7, pc}
 80055e0:	58000c00 	.word	0x58000c00

080055e4 <HW_IPCC_SYS_SendCmd>:

void HW_IPCC_SYS_SendCmd( void )
{
 80055e4:	b580      	push	{r7, lr}
 80055e6:	af00      	add	r7, sp, #0
  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 80055e8:	2102      	movs	r1, #2
 80055ea:	4804      	ldr	r0, [pc, #16]	; (80055fc <HW_IPCC_SYS_SendCmd+0x18>)
 80055ec:	f7ff fef4 	bl	80053d8 <LL_C1_IPCC_SetFlag_CHx>
  LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 80055f0:	2102      	movs	r1, #2
 80055f2:	4802      	ldr	r0, [pc, #8]	; (80055fc <HW_IPCC_SYS_SendCmd+0x18>)
 80055f4:	f7ff feab 	bl	800534e <LL_C1_IPCC_EnableTransmitChannel>

  return;
 80055f8:	bf00      	nop
}
 80055fa:	bd80      	pop	{r7, pc}
 80055fc:	58000c00 	.word	0x58000c00

08005600 <HW_IPCC_SYS_CmdEvtHandler>:

static void HW_IPCC_SYS_CmdEvtHandler( void )
{
 8005600:	b580      	push	{r7, lr}
 8005602:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 8005604:	2102      	movs	r1, #2
 8005606:	4803      	ldr	r0, [pc, #12]	; (8005614 <HW_IPCC_SYS_CmdEvtHandler+0x14>)
 8005608:	f7ff feb4 	bl	8005374 <LL_C1_IPCC_DisableTransmitChannel>

  HW_IPCC_SYS_CmdEvtNot();
 800560c:	f009 fc84 	bl	800ef18 <HW_IPCC_SYS_CmdEvtNot>

  return;
 8005610:	bf00      	nop
}
 8005612:	bd80      	pop	{r7, pc}
 8005614:	58000c00 	.word	0x58000c00

08005618 <HW_IPCC_SYS_EvtHandler>:

static void HW_IPCC_SYS_EvtHandler( void )
{
 8005618:	b580      	push	{r7, lr}
 800561a:	af00      	add	r7, sp, #0
  HW_IPCC_SYS_EvtNot();
 800561c:	f009 fc92 	bl	800ef44 <HW_IPCC_SYS_EvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_SYSTEM_EVENT_CHANNEL );
 8005620:	2102      	movs	r1, #2
 8005622:	4802      	ldr	r0, [pc, #8]	; (800562c <HW_IPCC_SYS_EvtHandler+0x14>)
 8005624:	f7ff feca 	bl	80053bc <LL_C1_IPCC_ClearFlag_CHx>

  return;
 8005628:	bf00      	nop
}
 800562a:	bd80      	pop	{r7, pc}
 800562c:	58000c00 	.word	0x58000c00

08005630 <HW_IPCC_MM_SendFreeBuf>:

/******************************************************************************
 * MEMORY MANAGER
 ******************************************************************************/
void HW_IPCC_MM_SendFreeBuf( void (*cb)( void ) )
{
 8005630:	b580      	push	{r7, lr}
 8005632:	b082      	sub	sp, #8
 8005634:	af00      	add	r7, sp, #0
 8005636:	6078      	str	r0, [r7, #4]
  if ( LL_C1_IPCC_IsActiveFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ) )
 8005638:	2108      	movs	r1, #8
 800563a:	480c      	ldr	r0, [pc, #48]	; (800566c <HW_IPCC_MM_SendFreeBuf+0x3c>)
 800563c:	f7ff fedb 	bl	80053f6 <LL_C1_IPCC_IsActiveFlag_CHx>
 8005640:	4603      	mov	r3, r0
 8005642:	2b00      	cmp	r3, #0
 8005644:	d007      	beq.n	8005656 <HW_IPCC_MM_SendFreeBuf+0x26>
  {
    FreeBufCb = cb;
 8005646:	4a0a      	ldr	r2, [pc, #40]	; (8005670 <HW_IPCC_MM_SendFreeBuf+0x40>)
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	6013      	str	r3, [r2, #0]
    LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 800564c:	2108      	movs	r1, #8
 800564e:	4807      	ldr	r0, [pc, #28]	; (800566c <HW_IPCC_MM_SendFreeBuf+0x3c>)
 8005650:	f7ff fe7d 	bl	800534e <LL_C1_IPCC_EnableTransmitChannel>
    cb();

    LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
  }

  return;
 8005654:	e006      	b.n	8005664 <HW_IPCC_MM_SendFreeBuf+0x34>
    cb();
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	4798      	blx	r3
    LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 800565a:	2108      	movs	r1, #8
 800565c:	4803      	ldr	r0, [pc, #12]	; (800566c <HW_IPCC_MM_SendFreeBuf+0x3c>)
 800565e:	f7ff febb 	bl	80053d8 <LL_C1_IPCC_SetFlag_CHx>
  return;
 8005662:	bf00      	nop
}
 8005664:	3708      	adds	r7, #8
 8005666:	46bd      	mov	sp, r7
 8005668:	bd80      	pop	{r7, pc}
 800566a:	bf00      	nop
 800566c:	58000c00 	.word	0x58000c00
 8005670:	200007f0 	.word	0x200007f0

08005674 <HW_IPCC_MM_FreeBufHandler>:

static void HW_IPCC_MM_FreeBufHandler( void )
{
 8005674:	b580      	push	{r7, lr}
 8005676:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 8005678:	2108      	movs	r1, #8
 800567a:	4806      	ldr	r0, [pc, #24]	; (8005694 <HW_IPCC_MM_FreeBufHandler+0x20>)
 800567c:	f7ff fe7a 	bl	8005374 <LL_C1_IPCC_DisableTransmitChannel>

  FreeBufCb();
 8005680:	4b05      	ldr	r3, [pc, #20]	; (8005698 <HW_IPCC_MM_FreeBufHandler+0x24>)
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	4798      	blx	r3

  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 8005686:	2108      	movs	r1, #8
 8005688:	4802      	ldr	r0, [pc, #8]	; (8005694 <HW_IPCC_MM_FreeBufHandler+0x20>)
 800568a:	f7ff fea5 	bl	80053d8 <LL_C1_IPCC_SetFlag_CHx>

  return;
 800568e:	bf00      	nop
}
 8005690:	bd80      	pop	{r7, pc}
 8005692:	bf00      	nop
 8005694:	58000c00 	.word	0x58000c00
 8005698:	200007f0 	.word	0x200007f0

0800569c <HW_IPCC_TRACES_Init>:

/******************************************************************************
 * TRACES
 ******************************************************************************/
void HW_IPCC_TRACES_Init( void )
{
 800569c:	b580      	push	{r7, lr}
 800569e:	af00      	add	r7, sp, #0
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_TRACES_CHANNEL );
 80056a0:	2108      	movs	r1, #8
 80056a2:	4802      	ldr	r0, [pc, #8]	; (80056ac <HW_IPCC_TRACES_Init+0x10>)
 80056a4:	f7ff fe78 	bl	8005398 <LL_C1_IPCC_EnableReceiveChannel>

  return;
 80056a8:	bf00      	nop
}
 80056aa:	bd80      	pop	{r7, pc}
 80056ac:	58000c00 	.word	0x58000c00

080056b0 <HW_IPCC_TRACES_EvtHandler>:

static void HW_IPCC_TRACES_EvtHandler( void )
{
 80056b0:	b580      	push	{r7, lr}
 80056b2:	af00      	add	r7, sp, #0
  HW_IPCC_TRACES_EvtNot();
 80056b4:	f009 fcee 	bl	800f094 <HW_IPCC_TRACES_EvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_TRACES_CHANNEL );
 80056b8:	2108      	movs	r1, #8
 80056ba:	4802      	ldr	r0, [pc, #8]	; (80056c4 <HW_IPCC_TRACES_EvtHandler+0x14>)
 80056bc:	f7ff fe7e 	bl	80053bc <LL_C1_IPCC_ClearFlag_CHx>

  return;
 80056c0:	bf00      	nop
}
 80056c2:	bd80      	pop	{r7, pc}
 80056c4:	58000c00 	.word	0x58000c00

080056c8 <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 80056c8:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80056ca:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80056cc:	3304      	adds	r3, #4

080056ce <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80056ce:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80056d0:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 80056d2:	d3f9      	bcc.n	80056c8 <CopyDataInit>
  bx lr
 80056d4:	4770      	bx	lr

080056d6 <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 80056d6:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 80056d8:	3004      	adds	r0, #4

080056da <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 80056da:	4288      	cmp	r0, r1
  bcc FillZerobss
 80056dc:	d3fb      	bcc.n	80056d6 <FillZerobss>
  bx lr
 80056de:	4770      	bx	lr

080056e0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80056e0:	480c      	ldr	r0, [pc, #48]	; (8005714 <LoopForever+0x4>)
  mov   sp, r0          /* set stack pointer */
 80056e2:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80056e4:	f000 f8e4 	bl	80058b0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 80056e8:	480b      	ldr	r0, [pc, #44]	; (8005718 <LoopForever+0x8>)
 80056ea:	490c      	ldr	r1, [pc, #48]	; (800571c <LoopForever+0xc>)
 80056ec:	4a0c      	ldr	r2, [pc, #48]	; (8005720 <LoopForever+0x10>)
 80056ee:	2300      	movs	r3, #0
 80056f0:	f7ff ffed 	bl	80056ce <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 80056f4:	480b      	ldr	r0, [pc, #44]	; (8005724 <LoopForever+0x14>)
 80056f6:	490c      	ldr	r1, [pc, #48]	; (8005728 <LoopForever+0x18>)
 80056f8:	2300      	movs	r3, #0
 80056fa:	f7ff ffee 	bl	80056da <LoopFillZerobss>
  INIT_BSS _sMB_MEM2, _eMB_MEM2
 80056fe:	480b      	ldr	r0, [pc, #44]	; (800572c <LoopForever+0x1c>)
 8005700:	490b      	ldr	r1, [pc, #44]	; (8005730 <LoopForever+0x20>)
 8005702:	2300      	movs	r3, #0
 8005704:	f7ff ffe9 	bl	80056da <LoopFillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8005708:	f00b f8bc 	bl	8010884 <__libc_init_array>
/* Call the application s entry point.*/
	bl	main
 800570c:	f7fd f994 	bl	8002a38 <main>

08005710 <LoopForever>:

LoopForever:
  b LoopForever
 8005710:	e7fe      	b.n	8005710 <LoopForever>
 8005712:	0000      	.short	0x0000
  ldr   r0, =_estack
 8005714:	20030000 	.word	0x20030000
  INIT_DATA _sdata, _edata, _sidata
 8005718:	20000008 	.word	0x20000008
 800571c:	20000228 	.word	0x20000228
 8005720:	08016dd0 	.word	0x08016dd0
  INIT_BSS _sbss, _ebss
 8005724:	200003a8 	.word	0x200003a8
 8005728:	20001a78 	.word	0x20001a78
  INIT_BSS _sMB_MEM2, _eMB_MEM2
 800572c:	200301e4 	.word	0x200301e4
 8005730:	20030a67 	.word	0x20030a67

08005734 <AES1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8005734:	e7fe      	b.n	8005734 <AES1_IRQHandler>

08005736 <LL_AHB2_GRP1_EnableClock>:
{
 8005736:	b480      	push	{r7}
 8005738:	b085      	sub	sp, #20
 800573a:	af00      	add	r7, sp, #0
 800573c:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800573e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005742:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005744:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	4313      	orrs	r3, r2
 800574c:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800574e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005752:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	4013      	ands	r3, r2
 8005758:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800575a:	68fb      	ldr	r3, [r7, #12]
}
 800575c:	bf00      	nop
 800575e:	3714      	adds	r7, #20
 8005760:	46bd      	mov	sp, r7
 8005762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005766:	4770      	bx	lr

08005768 <BSP_LED_On>:
  *     @arg LED2
  *     @arg LED3
  * @retval None
  */
void BSP_LED_On(Led_TypeDef Led)
{
 8005768:	b580      	push	{r7, lr}
 800576a:	b082      	sub	sp, #8
 800576c:	af00      	add	r7, sp, #0
 800576e:	4603      	mov	r3, r0
 8005770:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_SET); 
 8005772:	79fb      	ldrb	r3, [r7, #7]
 8005774:	4a07      	ldr	r2, [pc, #28]	; (8005794 <BSP_LED_On+0x2c>)
 8005776:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800577a:	79fb      	ldrb	r3, [r7, #7]
 800577c:	4a06      	ldr	r2, [pc, #24]	; (8005798 <BSP_LED_On+0x30>)
 800577e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005782:	2201      	movs	r2, #1
 8005784:	4619      	mov	r1, r3
 8005786:	f002 fd39 	bl	80081fc <HAL_GPIO_WritePin>
}
 800578a:	bf00      	nop
 800578c:	3708      	adds	r7, #8
 800578e:	46bd      	mov	sp, r7
 8005790:	bd80      	pop	{r7, pc}
 8005792:	bf00      	nop
 8005794:	20000020 	.word	0x20000020
 8005798:	08016878 	.word	0x08016878

0800579c <BSP_LED_Off>:
  *     @arg LED2
  *     @arg LED3
  * @retval None
  */
void BSP_LED_Off(Led_TypeDef Led)
{
 800579c:	b580      	push	{r7, lr}
 800579e:	b082      	sub	sp, #8
 80057a0:	af00      	add	r7, sp, #0
 80057a2:	4603      	mov	r3, r0
 80057a4:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET); 
 80057a6:	79fb      	ldrb	r3, [r7, #7]
 80057a8:	4a07      	ldr	r2, [pc, #28]	; (80057c8 <BSP_LED_Off+0x2c>)
 80057aa:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80057ae:	79fb      	ldrb	r3, [r7, #7]
 80057b0:	4a06      	ldr	r2, [pc, #24]	; (80057cc <BSP_LED_Off+0x30>)
 80057b2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80057b6:	2200      	movs	r2, #0
 80057b8:	4619      	mov	r1, r3
 80057ba:	f002 fd1f 	bl	80081fc <HAL_GPIO_WritePin>
}
 80057be:	bf00      	nop
 80057c0:	3708      	adds	r7, #8
 80057c2:	46bd      	mov	sp, r7
 80057c4:	bd80      	pop	{r7, pc}
 80057c6:	bf00      	nop
 80057c8:	20000020 	.word	0x20000020
 80057cc:	08016878 	.word	0x08016878

080057d0 <BSP_PB_Init>:
  *     @arg BUTTON_MODE_EXTI: Button will be connected to EXTI line with interrupt
  *                            generation capability  
  * @retval None
  */
void BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 80057d0:	b580      	push	{r7, lr}
 80057d2:	b088      	sub	sp, #32
 80057d4:	af00      	add	r7, sp, #0
 80057d6:	4603      	mov	r3, r0
 80057d8:	460a      	mov	r2, r1
 80057da:	71fb      	strb	r3, [r7, #7]
 80057dc:	4613      	mov	r3, r2
 80057de:	71bb      	strb	r3, [r7, #6]
  GPIO_InitTypeDef gpioinitstruct = {0};
 80057e0:	f107 030c 	add.w	r3, r7, #12
 80057e4:	2200      	movs	r2, #0
 80057e6:	601a      	str	r2, [r3, #0]
 80057e8:	605a      	str	r2, [r3, #4]
 80057ea:	609a      	str	r2, [r3, #8]
 80057ec:	60da      	str	r2, [r3, #12]
 80057ee:	611a      	str	r2, [r3, #16]
  
  /* Enable the BUTTON Clock */
  BUTTONx_GPIO_CLK_ENABLE(Button);
 80057f0:	79fb      	ldrb	r3, [r7, #7]
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d103      	bne.n	80057fe <BSP_PB_Init+0x2e>
 80057f6:	2004      	movs	r0, #4
 80057f8:	f7ff ff9d 	bl	8005736 <LL_AHB2_GRP1_EnableClock>
 80057fc:	e00c      	b.n	8005818 <BSP_PB_Init+0x48>
 80057fe:	79fb      	ldrb	r3, [r7, #7]
 8005800:	2b01      	cmp	r3, #1
 8005802:	d103      	bne.n	800580c <BSP_PB_Init+0x3c>
 8005804:	2008      	movs	r0, #8
 8005806:	f7ff ff96 	bl	8005736 <LL_AHB2_GRP1_EnableClock>
 800580a:	e005      	b.n	8005818 <BSP_PB_Init+0x48>
 800580c:	79fb      	ldrb	r3, [r7, #7]
 800580e:	2b02      	cmp	r3, #2
 8005810:	d102      	bne.n	8005818 <BSP_PB_Init+0x48>
 8005812:	2008      	movs	r0, #8
 8005814:	f7ff ff8f 	bl	8005736 <LL_AHB2_GRP1_EnableClock>
  
  if(ButtonMode == BUTTON_MODE_GPIO)
 8005818:	79bb      	ldrb	r3, [r7, #6]
 800581a:	2b00      	cmp	r3, #0
 800581c:	d117      	bne.n	800584e <BSP_PB_Init+0x7e>
  {
    /* Configure Button pin as input */
    gpioinitstruct.Pin = BUTTON_PIN[Button];
 800581e:	79fb      	ldrb	r3, [r7, #7]
 8005820:	4a20      	ldr	r2, [pc, #128]	; (80058a4 <BSP_PB_Init+0xd4>)
 8005822:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005826:	60fb      	str	r3, [r7, #12]
    gpioinitstruct.Mode = GPIO_MODE_INPUT;
 8005828:	2300      	movs	r3, #0
 800582a:	613b      	str	r3, [r7, #16]
    gpioinitstruct.Pull = GPIO_PULLUP;
 800582c:	2301      	movs	r3, #1
 800582e:	617b      	str	r3, [r7, #20]
    gpioinitstruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005830:	2302      	movs	r3, #2
 8005832:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(BUTTON_PORT[Button], &gpioinitstruct);
 8005834:	79fb      	ldrb	r3, [r7, #7]
 8005836:	4a1c      	ldr	r2, [pc, #112]	; (80058a8 <BSP_PB_Init+0xd8>)
 8005838:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800583c:	f107 020c 	add.w	r2, r7, #12
 8005840:	4611      	mov	r1, r2
 8005842:	4618      	mov	r0, r3
 8005844:	f002 fb6a 	bl	8007f1c <HAL_GPIO_Init>
    
    /* Wait Button pin startup stability */
    HAL_Delay(1);
 8005848:	2001      	movs	r0, #1
 800584a:	f7fc f8f2 	bl	8001a32 <HAL_Delay>
  }
  
  if(ButtonMode == BUTTON_MODE_EXTI)
 800584e:	79bb      	ldrb	r3, [r7, #6]
 8005850:	2b01      	cmp	r3, #1
 8005852:	d123      	bne.n	800589c <BSP_PB_Init+0xcc>
  {
    /* Configure Button pin as input with External interrupt */
    gpioinitstruct.Pin = BUTTON_PIN[Button];
 8005854:	79fb      	ldrb	r3, [r7, #7]
 8005856:	4a13      	ldr	r2, [pc, #76]	; (80058a4 <BSP_PB_Init+0xd4>)
 8005858:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800585c:	60fb      	str	r3, [r7, #12]
    gpioinitstruct.Pull = GPIO_PULLUP;
 800585e:	2301      	movs	r3, #1
 8005860:	617b      	str	r3, [r7, #20]
    gpioinitstruct.Mode = GPIO_MODE_IT_FALLING; 
 8005862:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8005866:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT[Button], &gpioinitstruct);
 8005868:	79fb      	ldrb	r3, [r7, #7]
 800586a:	4a0f      	ldr	r2, [pc, #60]	; (80058a8 <BSP_PB_Init+0xd8>)
 800586c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005870:	f107 020c 	add.w	r2, r7, #12
 8005874:	4611      	mov	r1, r2
 8005876:	4618      	mov	r0, r3
 8005878:	f002 fb50 	bl	8007f1c <HAL_GPIO_Init>
    
    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((IRQn_Type)(BUTTON_IRQn[Button]), 0x0F, 0x00);
 800587c:	79fb      	ldrb	r3, [r7, #7]
 800587e:	4a0b      	ldr	r2, [pc, #44]	; (80058ac <BSP_PB_Init+0xdc>)
 8005880:	5cd3      	ldrb	r3, [r2, r3]
 8005882:	b25b      	sxtb	r3, r3
 8005884:	2200      	movs	r2, #0
 8005886:	210f      	movs	r1, #15
 8005888:	4618      	mov	r0, r3
 800588a:	f001 ff70 	bl	800776e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((IRQn_Type)(BUTTON_IRQn[Button]));
 800588e:	79fb      	ldrb	r3, [r7, #7]
 8005890:	4a06      	ldr	r2, [pc, #24]	; (80058ac <BSP_PB_Init+0xdc>)
 8005892:	5cd3      	ldrb	r3, [r2, r3]
 8005894:	b25b      	sxtb	r3, r3
 8005896:	4618      	mov	r0, r3
 8005898:	f001 ff83 	bl	80077a2 <HAL_NVIC_EnableIRQ>
  }
}
 800589c:	bf00      	nop
 800589e:	3720      	adds	r7, #32
 80058a0:	46bd      	mov	sp, r7
 80058a2:	bd80      	pop	{r7, pc}
 80058a4:	08016880 	.word	0x08016880
 80058a8:	2000002c 	.word	0x2000002c
 80058ac:	08016888 	.word	0x08016888

080058b0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80058b0:	b480      	push	{r7}
 80058b2:	af00      	add	r7, sp, #0
   * to the current application
   */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
 80058b4:	4b24      	ldr	r3, [pc, #144]	; (8005948 <SystemInit+0x98>)
 80058b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80058ba:	4a23      	ldr	r2, [pc, #140]	; (8005948 <SystemInit+0x98>)
 80058bc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80058c0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 80058c4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80058ce:	f043 0301 	orr.w	r3, r3, #1
 80058d2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00070000U;
 80058d4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80058d8:	f44f 22e0 	mov.w	r2, #458752	; 0x70000
 80058dc:	609a      	str	r2, [r3, #8]

  /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 80058de:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80058e2:	681a      	ldr	r2, [r3, #0]
 80058e4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80058e8:	4b18      	ldr	r3, [pc, #96]	; (800594c <SystemInit+0x9c>)
 80058ea:	4013      	ands	r3, r2
 80058ec:	600b      	str	r3, [r1, #0]

  /*!< Reset LSI1 and LSI2 bits */
  RCC->CSR &= (uint32_t)0xFFFFFFFAU;
 80058ee:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80058f2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80058f6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80058fa:	f023 0305 	bic.w	r3, r3, #5
 80058fe:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
  
  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8005902:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005906:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800590a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800590e:	f023 0301 	bic.w	r3, r3, #1
 8005912:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
    
  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x22041000U;
 8005916:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800591a:	4a0d      	ldr	r2, [pc, #52]	; (8005950 <SystemInit+0xa0>)
 800591c:	60da      	str	r2, [r3, #12]

  /* Reset PLLSAI1CFGR register */
  RCC->PLLSAI1CFGR = 0x22041000U;
 800591e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005922:	4a0b      	ldr	r2, [pc, #44]	; (8005950 <SystemInit+0xa0>)
 8005924:	611a      	str	r2, [r3, #16]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8005926:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005930:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005934:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8005936:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800593a:	2200      	movs	r2, #0
 800593c:	619a      	str	r2, [r3, #24]
}
 800593e:	bf00      	nop
 8005940:	46bd      	mov	sp, r7
 8005942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005946:	4770      	bx	lr
 8005948:	e000ed00 	.word	0xe000ed00
 800594c:	faf6fefb 	.word	0xfaf6fefb
 8005950:	22041000 	.word	0x22041000

08005954 <LL_DBGMCU_EnableDBGSleepMode>:
{
 8005954:	b480      	push	{r7}
 8005956:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 8005958:	4b05      	ldr	r3, [pc, #20]	; (8005970 <LL_DBGMCU_EnableDBGSleepMode+0x1c>)
 800595a:	685b      	ldr	r3, [r3, #4]
 800595c:	4a04      	ldr	r2, [pc, #16]	; (8005970 <LL_DBGMCU_EnableDBGSleepMode+0x1c>)
 800595e:	f043 0301 	orr.w	r3, r3, #1
 8005962:	6053      	str	r3, [r2, #4]
}
 8005964:	bf00      	nop
 8005966:	46bd      	mov	sp, r7
 8005968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800596c:	4770      	bx	lr
 800596e:	bf00      	nop
 8005970:	e0042000 	.word	0xe0042000

08005974 <LL_DBGMCU_EnableDBGStopMode>:
{
 8005974:	b480      	push	{r7}
 8005976:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 8005978:	4b05      	ldr	r3, [pc, #20]	; (8005990 <LL_DBGMCU_EnableDBGStopMode+0x1c>)
 800597a:	685b      	ldr	r3, [r3, #4]
 800597c:	4a04      	ldr	r2, [pc, #16]	; (8005990 <LL_DBGMCU_EnableDBGStopMode+0x1c>)
 800597e:	f043 0302 	orr.w	r3, r3, #2
 8005982:	6053      	str	r3, [r2, #4]
}
 8005984:	bf00      	nop
 8005986:	46bd      	mov	sp, r7
 8005988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800598c:	4770      	bx	lr
 800598e:	bf00      	nop
 8005990:	e0042000 	.word	0xe0042000

08005994 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005994:	b580      	push	{r7, lr}
 8005996:	b082      	sub	sp, #8
 8005998:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800599a:	2300      	movs	r3, #0
 800599c:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0U)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800599e:	4b0c      	ldr	r3, [pc, #48]	; (80059d0 <HAL_Init+0x3c>)
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	4a0b      	ldr	r2, [pc, #44]	; (80059d0 <HAL_Init+0x3c>)
 80059a4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80059a8:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80059aa:	2003      	movs	r0, #3
 80059ac:	f001 fed4 	bl	8007758 <HAL_NVIC_SetPriorityGrouping>
  
  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80059b0:	2000      	movs	r0, #0
 80059b2:	f000 f80f 	bl	80059d4 <HAL_InitTick>
 80059b6:	4603      	mov	r3, r0
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d002      	beq.n	80059c2 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80059bc:	2301      	movs	r3, #1
 80059be:	71fb      	strb	r3, [r7, #7]
 80059c0:	e001      	b.n	80059c6 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80059c2:	f7fd fbaa 	bl	800311a <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80059c6:	79fb      	ldrb	r3, [r7, #7]
}
 80059c8:	4618      	mov	r0, r3
 80059ca:	3708      	adds	r7, #8
 80059cc:	46bd      	mov	sp, r7
 80059ce:	bd80      	pop	{r7, pc}
 80059d0:	58004000 	.word	0x58004000

080059d4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80059d4:	b580      	push	{r7, lr}
 80059d6:	b084      	sub	sp, #16
 80059d8:	af00      	add	r7, sp, #0
 80059da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80059dc:	2300      	movs	r3, #0
 80059de:	73fb      	strb	r3, [r7, #15]

  if ((uint32_t)uwTickFreq != 0U)
 80059e0:	4b17      	ldr	r3, [pc, #92]	; (8005a40 <HAL_InitTick+0x6c>)
 80059e2:	781b      	ldrb	r3, [r3, #0]
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d024      	beq.n	8005a32 <HAL_InitTick+0x5e>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/ (1000U / (uint32_t)uwTickFreq)) == 0U)
 80059e8:	f004 f9b0 	bl	8009d4c <HAL_RCC_GetHCLKFreq>
 80059ec:	4602      	mov	r2, r0
 80059ee:	4b14      	ldr	r3, [pc, #80]	; (8005a40 <HAL_InitTick+0x6c>)
 80059f0:	781b      	ldrb	r3, [r3, #0]
 80059f2:	4619      	mov	r1, r3
 80059f4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80059f8:	fbb3 f3f1 	udiv	r3, r3, r1
 80059fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a00:	4618      	mov	r0, r3
 8005a02:	f001 feea 	bl	80077da <HAL_SYSTICK_Config>
 8005a06:	4603      	mov	r3, r0
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d10f      	bne.n	8005a2c <HAL_InitTick+0x58>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	2b0f      	cmp	r3, #15
 8005a10:	d809      	bhi.n	8005a26 <HAL_InitTick+0x52>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005a12:	2200      	movs	r2, #0
 8005a14:	6879      	ldr	r1, [r7, #4]
 8005a16:	f04f 30ff 	mov.w	r0, #4294967295
 8005a1a:	f001 fea8 	bl	800776e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8005a1e:	4a09      	ldr	r2, [pc, #36]	; (8005a44 <HAL_InitTick+0x70>)
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	6013      	str	r3, [r2, #0]
 8005a24:	e007      	b.n	8005a36 <HAL_InitTick+0x62>
      }
      else
      {
        status = HAL_ERROR;
 8005a26:	2301      	movs	r3, #1
 8005a28:	73fb      	strb	r3, [r7, #15]
 8005a2a:	e004      	b.n	8005a36 <HAL_InitTick+0x62>
      }
    }
    else
    {  
      status = HAL_ERROR;
 8005a2c:	2301      	movs	r3, #1
 8005a2e:	73fb      	strb	r3, [r7, #15]
 8005a30:	e001      	b.n	8005a36 <HAL_InitTick+0x62>
    }
  }
  else
  {
    status = HAL_ERROR;
 8005a32:	2301      	movs	r3, #1
 8005a34:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8005a36:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a38:	4618      	mov	r0, r3
 8005a3a:	3710      	adds	r7, #16
 8005a3c:	46bd      	mov	sp, r7
 8005a3e:	bd80      	pop	{r7, pc}
 8005a40:	20000040 	.word	0x20000040
 8005a44:	2000003c 	.word	0x2000003c

08005a48 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005a48:	b480      	push	{r7}
 8005a4a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8005a4c:	4b06      	ldr	r3, [pc, #24]	; (8005a68 <HAL_IncTick+0x20>)
 8005a4e:	781b      	ldrb	r3, [r3, #0]
 8005a50:	461a      	mov	r2, r3
 8005a52:	4b06      	ldr	r3, [pc, #24]	; (8005a6c <HAL_IncTick+0x24>)
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	4413      	add	r3, r2
 8005a58:	4a04      	ldr	r2, [pc, #16]	; (8005a6c <HAL_IncTick+0x24>)
 8005a5a:	6013      	str	r3, [r2, #0]
}
 8005a5c:	bf00      	nop
 8005a5e:	46bd      	mov	sp, r7
 8005a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a64:	4770      	bx	lr
 8005a66:	bf00      	nop
 8005a68:	20000040 	.word	0x20000040
 8005a6c:	200007f4 	.word	0x200007f4

08005a70 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005a70:	b480      	push	{r7}
 8005a72:	af00      	add	r7, sp, #0
  return uwTick;
 8005a74:	4b03      	ldr	r3, [pc, #12]	; (8005a84 <HAL_GetTick+0x14>)
 8005a76:	681b      	ldr	r3, [r3, #0]
}
 8005a78:	4618      	mov	r0, r3
 8005a7a:	46bd      	mov	sp, r7
 8005a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a80:	4770      	bx	lr
 8005a82:	bf00      	nop
 8005a84:	200007f4 	.word	0x200007f4

08005a88 <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 8005a88:	b480      	push	{r7}
 8005a8a:	af00      	add	r7, sp, #0
  return uwTickPrio;
 8005a8c:	4b03      	ldr	r3, [pc, #12]	; (8005a9c <HAL_GetTickPrio+0x14>)
 8005a8e:	681b      	ldr	r3, [r3, #0]
}
 8005a90:	4618      	mov	r0, r3
 8005a92:	46bd      	mov	sp, r7
 8005a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a98:	4770      	bx	lr
 8005a9a:	bf00      	nop
 8005a9c:	2000003c 	.word	0x2000003c

08005aa0 <HAL_SetTickFreq>:
/**
  * @brief Set new tick Freq.
  * @retval Status
  */
HAL_StatusTypeDef HAL_SetTickFreq(HAL_TickFreqTypeDef Freq)
{
 8005aa0:	b580      	push	{r7, lr}
 8005aa2:	b084      	sub	sp, #16
 8005aa4:	af00      	add	r7, sp, #0
 8005aa6:	4603      	mov	r3, r0
 8005aa8:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status  = HAL_OK;
 8005aaa:	2300      	movs	r3, #0
 8005aac:	73fb      	strb	r3, [r7, #15]
  HAL_TickFreqTypeDef prevTickFreq;

  assert_param(IS_TICKFREQ(Freq));

  if (uwTickFreq != Freq)
 8005aae:	4b0e      	ldr	r3, [pc, #56]	; (8005ae8 <HAL_SetTickFreq+0x48>)
 8005ab0:	781b      	ldrb	r3, [r3, #0]
 8005ab2:	79fa      	ldrb	r2, [r7, #7]
 8005ab4:	429a      	cmp	r2, r3
 8005ab6:	d012      	beq.n	8005ade <HAL_SetTickFreq+0x3e>
  {
    /* Back up uwTickFreq frequency */
    prevTickFreq = uwTickFreq;
 8005ab8:	4b0b      	ldr	r3, [pc, #44]	; (8005ae8 <HAL_SetTickFreq+0x48>)
 8005aba:	781b      	ldrb	r3, [r3, #0]
 8005abc:	73bb      	strb	r3, [r7, #14]

    /* Update uwTickFreq global variable used by HAL_InitTick() */
    uwTickFreq = Freq;
 8005abe:	4a0a      	ldr	r2, [pc, #40]	; (8005ae8 <HAL_SetTickFreq+0x48>)
 8005ac0:	79fb      	ldrb	r3, [r7, #7]
 8005ac2:	7013      	strb	r3, [r2, #0]

    /* Apply the new tick Freq  */
    status = HAL_InitTick(uwTickPrio);
 8005ac4:	4b09      	ldr	r3, [pc, #36]	; (8005aec <HAL_SetTickFreq+0x4c>)
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	4618      	mov	r0, r3
 8005aca:	f7ff ff83 	bl	80059d4 <HAL_InitTick>
 8005ace:	4603      	mov	r3, r0
 8005ad0:	73fb      	strb	r3, [r7, #15]

    if (status != HAL_OK)
 8005ad2:	7bfb      	ldrb	r3, [r7, #15]
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d002      	beq.n	8005ade <HAL_SetTickFreq+0x3e>
    {
      /* Restore previous tick frequency */
      uwTickFreq = prevTickFreq;
 8005ad8:	4a03      	ldr	r2, [pc, #12]	; (8005ae8 <HAL_SetTickFreq+0x48>)
 8005ada:	7bbb      	ldrb	r3, [r7, #14]
 8005adc:	7013      	strb	r3, [r2, #0]
    }
  }

  return status;
 8005ade:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ae0:	4618      	mov	r0, r3
 8005ae2:	3710      	adds	r7, #16
 8005ae4:	46bd      	mov	sp, r7
 8005ae6:	bd80      	pop	{r7, pc}
 8005ae8:	20000040 	.word	0x20000040
 8005aec:	2000003c 	.word	0x2000003c

08005af0 <HAL_GetTickFreq>:
/**
  * @brief Return tick frequency.
  * @retval tick period in Hz
  */
HAL_TickFreqTypeDef HAL_GetTickFreq(void)
{
 8005af0:	b480      	push	{r7}
 8005af2:	af00      	add	r7, sp, #0
  return uwTickFreq;
 8005af4:	4b03      	ldr	r3, [pc, #12]	; (8005b04 <HAL_GetTickFreq+0x14>)
 8005af6:	781b      	ldrb	r3, [r3, #0]
}
 8005af8:	4618      	mov	r0, r3
 8005afa:	46bd      	mov	sp, r7
 8005afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b00:	4770      	bx	lr
 8005b02:	bf00      	nop
 8005b04:	20000040 	.word	0x20000040

08005b08 <HAL_DBGMCU_EnableDBGSleepMode>:
/**
  * @brief  Enable the Debug Module during SLEEP mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGSleepMode(void)
{
 8005b08:	b580      	push	{r7, lr}
 8005b0a:	af00      	add	r7, sp, #0
  LL_DBGMCU_EnableDBGSleepMode();
 8005b0c:	f7ff ff22 	bl	8005954 <LL_DBGMCU_EnableDBGSleepMode>
}
 8005b10:	bf00      	nop
 8005b12:	bd80      	pop	{r7, pc}

08005b14 <HAL_DBGMCU_EnableDBGStopMode>:
/**
  * @brief  Enable the Debug Module during STOP mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStopMode(void)
{
 8005b14:	b580      	push	{r7, lr}
 8005b16:	af00      	add	r7, sp, #0
  LL_DBGMCU_EnableDBGStopMode();
 8005b18:	f7ff ff2c 	bl	8005974 <LL_DBGMCU_EnableDBGStopMode>
}
 8005b1c:	bf00      	nop
 8005b1e:	bd80      	pop	{r7, pc}

08005b20 <LL_ADC_SetCommonClock>:
  *
  *         (*) Value available on all STM32 devices except: STM32W10xxx, STM32W15xxx.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8005b20:	b480      	push	{r7}
 8005b22:	b083      	sub	sp, #12
 8005b24:	af00      	add	r7, sp, #0
 8005b26:	6078      	str	r0, [r7, #4]
 8005b28:	6039      	str	r1, [r7, #0]
#if defined (ADC_SUPPORT_2_5_MSPS)
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_PRESC, CommonClock);
#else
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	689b      	ldr	r3, [r3, #8]
 8005b2e:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8005b32:	683b      	ldr	r3, [r7, #0]
 8005b34:	431a      	orrs	r2, r3
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	609a      	str	r2, [r3, #8]
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 8005b3a:	bf00      	nop
 8005b3c:	370c      	adds	r7, #12
 8005b3e:	46bd      	mov	sp, r7
 8005b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b44:	4770      	bx	lr

08005b46 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8005b46:	b480      	push	{r7}
 8005b48:	b083      	sub	sp, #12
 8005b4a:	af00      	add	r7, sp, #0
 8005b4c:	6078      	str	r0, [r7, #4]
 8005b4e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	689b      	ldr	r3, [r3, #8]
 8005b54:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8005b58:	683b      	ldr	r3, [r7, #0]
 8005b5a:	431a      	orrs	r2, r3
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	609a      	str	r2, [r3, #8]
}
 8005b60:	bf00      	nop
 8005b62:	370c      	adds	r7, #12
 8005b64:	46bd      	mov	sp, r7
 8005b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b6a:	4770      	bx	lr

08005b6c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8005b6c:	b480      	push	{r7}
 8005b6e:	b083      	sub	sp, #12
 8005b70:	af00      	add	r7, sp, #0
 8005b72:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	689b      	ldr	r3, [r3, #8]
 8005b78:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8005b7c:	4618      	mov	r0, r3
 8005b7e:	370c      	adds	r7, #12
 8005b80:	46bd      	mov	sp, r7
 8005b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b86:	4770      	bx	lr

08005b88 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8005b88:	b480      	push	{r7}
 8005b8a:	b087      	sub	sp, #28
 8005b8c:	af00      	add	r7, sp, #0
 8005b8e:	60f8      	str	r0, [r7, #12]
 8005b90:	60b9      	str	r1, [r7, #8]
 8005b92:	607a      	str	r2, [r7, #4]
 8005b94:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	3360      	adds	r3, #96	; 0x60
 8005b9a:	461a      	mov	r2, r3
 8005b9c:	68bb      	ldr	r3, [r7, #8]
 8005b9e:	009b      	lsls	r3, r3, #2
 8005ba0:	4413      	add	r3, r2
 8005ba2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005ba4:	697b      	ldr	r3, [r7, #20]
 8005ba6:	681a      	ldr	r2, [r3, #0]
 8005ba8:	4b08      	ldr	r3, [pc, #32]	; (8005bcc <LL_ADC_SetOffset+0x44>)
 8005baa:	4013      	ands	r3, r2
 8005bac:	687a      	ldr	r2, [r7, #4]
 8005bae:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8005bb2:	683a      	ldr	r2, [r7, #0]
 8005bb4:	430a      	orrs	r2, r1
 8005bb6:	4313      	orrs	r3, r2
 8005bb8:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8005bbc:	697b      	ldr	r3, [r7, #20]
 8005bbe:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8005bc0:	bf00      	nop
 8005bc2:	371c      	adds	r7, #28
 8005bc4:	46bd      	mov	sp, r7
 8005bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bca:	4770      	bx	lr
 8005bcc:	03fff000 	.word	0x03fff000

08005bd0 <LL_ADC_GetOffsetChannel>:
  *         (4) For ADC channel read back from ADC register,
  *             comparison with internal channel parameter to be done
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8005bd0:	b480      	push	{r7}
 8005bd2:	b085      	sub	sp, #20
 8005bd4:	af00      	add	r7, sp, #0
 8005bd6:	6078      	str	r0, [r7, #4]
 8005bd8:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	3360      	adds	r3, #96	; 0x60
 8005bde:	461a      	mov	r2, r3
 8005be0:	683b      	ldr	r3, [r7, #0]
 8005be2:	009b      	lsls	r3, r3, #2
 8005be4:	4413      	add	r3, r2
 8005be6:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8005bf0:	4618      	mov	r0, r3
 8005bf2:	3714      	adds	r7, #20
 8005bf4:	46bd      	mov	sp, r7
 8005bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bfa:	4770      	bx	lr

08005bfc <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8005bfc:	b480      	push	{r7}
 8005bfe:	b087      	sub	sp, #28
 8005c00:	af00      	add	r7, sp, #0
 8005c02:	60f8      	str	r0, [r7, #12]
 8005c04:	60b9      	str	r1, [r7, #8]
 8005c06:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	3360      	adds	r3, #96	; 0x60
 8005c0c:	461a      	mov	r2, r3
 8005c0e:	68bb      	ldr	r3, [r7, #8]
 8005c10:	009b      	lsls	r3, r3, #2
 8005c12:	4413      	add	r3, r2
 8005c14:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005c16:	697b      	ldr	r3, [r7, #20]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	431a      	orrs	r2, r3
 8005c22:	697b      	ldr	r3, [r7, #20]
 8005c24:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8005c26:	bf00      	nop
 8005c28:	371c      	adds	r7, #28
 8005c2a:	46bd      	mov	sp, r7
 8005c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c30:	4770      	bx	lr

08005c32 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8005c32:	b480      	push	{r7}
 8005c34:	b083      	sub	sp, #12
 8005c36:	af00      	add	r7, sp, #0
 8005c38:	6078      	str	r0, [r7, #4]
#if defined (ADC_SUPPORT_2_5_MSPS)
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
#else
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	68db      	ldr	r3, [r3, #12]
 8005c3e:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d101      	bne.n	8005c4a <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8005c46:	2301      	movs	r3, #1
 8005c48:	e000      	b.n	8005c4c <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8005c4a:	2300      	movs	r3, #0
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 8005c4c:	4618      	mov	r0, r3
 8005c4e:	370c      	adds	r7, #12
 8005c50:	46bd      	mov	sp, r7
 8005c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c56:	4770      	bx	lr

08005c58 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32WB devices (except devices: STM32WB10xx, STM32WB15xx, STM32WB1Mxx) fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8005c58:	b480      	push	{r7}
 8005c5a:	b087      	sub	sp, #28
 8005c5c:	af00      	add	r7, sp, #0
 8005c5e:	60f8      	str	r0, [r7, #12]
 8005c60:	60b9      	str	r1, [r7, #8]
 8005c62:	607a      	str	r2, [r7, #4]
#else
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	3330      	adds	r3, #48	; 0x30
 8005c68:	461a      	mov	r2, r3
 8005c6a:	68bb      	ldr	r3, [r7, #8]
 8005c6c:	0a1b      	lsrs	r3, r3, #8
 8005c6e:	009b      	lsls	r3, r3, #2
 8005c70:	f003 030c 	and.w	r3, r3, #12
 8005c74:	4413      	add	r3, r2
 8005c76:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005c78:	697b      	ldr	r3, [r7, #20]
 8005c7a:	681a      	ldr	r2, [r3, #0]
 8005c7c:	68bb      	ldr	r3, [r7, #8]
 8005c7e:	f003 031f 	and.w	r3, r3, #31
 8005c82:	211f      	movs	r1, #31
 8005c84:	fa01 f303 	lsl.w	r3, r1, r3
 8005c88:	43db      	mvns	r3, r3
 8005c8a:	401a      	ands	r2, r3
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	0e9b      	lsrs	r3, r3, #26
 8005c90:	f003 011f 	and.w	r1, r3, #31
 8005c94:	68bb      	ldr	r3, [r7, #8]
 8005c96:	f003 031f 	and.w	r3, r3, #31
 8005c9a:	fa01 f303 	lsl.w	r3, r1, r3
 8005c9e:	431a      	orrs	r2, r3
 8005ca0:	697b      	ldr	r3, [r7, #20]
 8005ca2:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 8005ca4:	bf00      	nop
 8005ca6:	371c      	adds	r7, #28
 8005ca8:	46bd      	mov	sp, r7
 8005caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cae:	4770      	bx	lr

08005cb0 <LL_ADC_REG_GetDMATransfer>:
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_NONE
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_LIMITED
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_UNLIMITED
  */
__STATIC_INLINE uint32_t LL_ADC_REG_GetDMATransfer(ADC_TypeDef *ADCx)
{
 8005cb0:	b480      	push	{r7}
 8005cb2:	b083      	sub	sp, #12
 8005cb4:	af00      	add	r7, sp, #0
 8005cb6:	6078      	str	r0, [r7, #4]
#if defined (ADC_SUPPORT_2_5_MSPS)
  return (uint32_t)(READ_BIT(ADCx->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG));
#else
  return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_DMAEN | ADC_CFGR_DMACFG));
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	68db      	ldr	r3, [r3, #12]
 8005cbc:	f003 0303 	and.w	r3, r3, #3
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 8005cc0:	4618      	mov	r0, r3
 8005cc2:	370c      	adds	r7, #12
 8005cc4:	46bd      	mov	sp, r7
 8005cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cca:	4770      	bx	lr

08005ccc <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8005ccc:	b480      	push	{r7}
 8005cce:	b083      	sub	sp, #12
 8005cd0:	af00      	add	r7, sp, #0
 8005cd2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005cd8:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d101      	bne.n	8005ce4 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8005ce0:	2301      	movs	r3, #1
 8005ce2:	e000      	b.n	8005ce6 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8005ce4:	2300      	movs	r3, #0
}
 8005ce6:	4618      	mov	r0, r3
 8005ce8:	370c      	adds	r7, #12
 8005cea:	46bd      	mov	sp, r7
 8005cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cf0:	4770      	bx	lr

08005cf2 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_247CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_640CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8005cf2:	b480      	push	{r7}
 8005cf4:	b087      	sub	sp, #28
 8005cf6:	af00      	add	r7, sp, #0
 8005cf8:	60f8      	str	r0, [r7, #12]
 8005cfa:	60b9      	str	r1, [r7, #8]
 8005cfc:	607a      	str	r2, [r7, #4]
#else
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	3314      	adds	r3, #20
 8005d02:	461a      	mov	r2, r3
 8005d04:	68bb      	ldr	r3, [r7, #8]
 8005d06:	0e5b      	lsrs	r3, r3, #25
 8005d08:	009b      	lsls	r3, r3, #2
 8005d0a:	f003 0304 	and.w	r3, r3, #4
 8005d0e:	4413      	add	r3, r2
 8005d10:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005d12:	697b      	ldr	r3, [r7, #20]
 8005d14:	681a      	ldr	r2, [r3, #0]
 8005d16:	68bb      	ldr	r3, [r7, #8]
 8005d18:	0d1b      	lsrs	r3, r3, #20
 8005d1a:	f003 031f 	and.w	r3, r3, #31
 8005d1e:	2107      	movs	r1, #7
 8005d20:	fa01 f303 	lsl.w	r3, r1, r3
 8005d24:	43db      	mvns	r3, r3
 8005d26:	401a      	ands	r2, r3
 8005d28:	68bb      	ldr	r3, [r7, #8]
 8005d2a:	0d1b      	lsrs	r3, r3, #20
 8005d2c:	f003 031f 	and.w	r3, r3, #31
 8005d30:	6879      	ldr	r1, [r7, #4]
 8005d32:	fa01 f303 	lsl.w	r3, r1, r3
 8005d36:	431a      	orrs	r2, r3
 8005d38:	697b      	ldr	r3, [r7, #20]
 8005d3a:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 8005d3c:	bf00      	nop
 8005d3e:	371c      	adds	r7, #28
 8005d40:	46bd      	mov	sp, r7
 8005d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d46:	4770      	bx	lr

08005d48 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8005d48:	b480      	push	{r7}
 8005d4a:	b085      	sub	sp, #20
 8005d4c:	af00      	add	r7, sp, #0
 8005d4e:	60f8      	str	r0, [r7, #12]
 8005d50:	60b9      	str	r1, [r7, #8]
 8005d52:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8005d5a:	68bb      	ldr	r3, [r7, #8]
 8005d5c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005d60:	43db      	mvns	r3, r3
 8005d62:	401a      	ands	r2, r3
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	f003 0318 	and.w	r3, r3, #24
 8005d6a:	4908      	ldr	r1, [pc, #32]	; (8005d8c <LL_ADC_SetChannelSingleDiff+0x44>)
 8005d6c:	40d9      	lsrs	r1, r3
 8005d6e:	68bb      	ldr	r3, [r7, #8]
 8005d70:	400b      	ands	r3, r1
 8005d72:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005d76:	431a      	orrs	r2, r3
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8005d7e:	bf00      	nop
 8005d80:	3714      	adds	r7, #20
 8005d82:	46bd      	mov	sp, r7
 8005d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d88:	4770      	bx	lr
 8005d8a:	bf00      	nop
 8005d8c:	0007ffff 	.word	0x0007ffff

08005d90 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8005d90:	b480      	push	{r7}
 8005d92:	b083      	sub	sp, #12
 8005d94:	af00      	add	r7, sp, #0
 8005d96:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	689b      	ldr	r3, [r3, #8]
 8005d9c:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8005da0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8005da4:	687a      	ldr	r2, [r7, #4]
 8005da6:	6093      	str	r3, [r2, #8]
}
 8005da8:	bf00      	nop
 8005daa:	370c      	adds	r7, #12
 8005dac:	46bd      	mov	sp, r7
 8005dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005db2:	4770      	bx	lr

08005db4 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8005db4:	b480      	push	{r7}
 8005db6:	b083      	sub	sp, #12
 8005db8:	af00      	add	r7, sp, #0
 8005dba:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	689b      	ldr	r3, [r3, #8]
 8005dc0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005dc4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005dc8:	d101      	bne.n	8005dce <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8005dca:	2301      	movs	r3, #1
 8005dcc:	e000      	b.n	8005dd0 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8005dce:	2300      	movs	r3, #0
}
 8005dd0:	4618      	mov	r0, r3
 8005dd2:	370c      	adds	r7, #12
 8005dd4:	46bd      	mov	sp, r7
 8005dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dda:	4770      	bx	lr

08005ddc <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8005ddc:	b480      	push	{r7}
 8005dde:	b083      	sub	sp, #12
 8005de0:	af00      	add	r7, sp, #0
 8005de2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	689b      	ldr	r3, [r3, #8]
 8005de8:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8005dec:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8005df0:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8005df8:	bf00      	nop
 8005dfa:	370c      	adds	r7, #12
 8005dfc:	46bd      	mov	sp, r7
 8005dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e02:	4770      	bx	lr

08005e04 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8005e04:	b480      	push	{r7}
 8005e06:	b083      	sub	sp, #12
 8005e08:	af00      	add	r7, sp, #0
 8005e0a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	689b      	ldr	r3, [r3, #8]
 8005e10:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005e14:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005e18:	d101      	bne.n	8005e1e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8005e1a:	2301      	movs	r3, #1
 8005e1c:	e000      	b.n	8005e20 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8005e1e:	2300      	movs	r3, #0
}
 8005e20:	4618      	mov	r0, r3
 8005e22:	370c      	adds	r7, #12
 8005e24:	46bd      	mov	sp, r7
 8005e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e2a:	4770      	bx	lr

08005e2c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8005e2c:	b480      	push	{r7}
 8005e2e:	b083      	sub	sp, #12
 8005e30:	af00      	add	r7, sp, #0
 8005e32:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	689b      	ldr	r3, [r3, #8]
 8005e38:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005e3c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8005e40:	f043 0201 	orr.w	r2, r3, #1
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8005e48:	bf00      	nop
 8005e4a:	370c      	adds	r7, #12
 8005e4c:	46bd      	mov	sp, r7
 8005e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e52:	4770      	bx	lr

08005e54 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8005e54:	b480      	push	{r7}
 8005e56:	b083      	sub	sp, #12
 8005e58:	af00      	add	r7, sp, #0
 8005e5a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	689b      	ldr	r3, [r3, #8]
 8005e60:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005e64:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8005e68:	f043 0202 	orr.w	r2, r3, #2
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8005e70:	bf00      	nop
 8005e72:	370c      	adds	r7, #12
 8005e74:	46bd      	mov	sp, r7
 8005e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e7a:	4770      	bx	lr

08005e7c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8005e7c:	b480      	push	{r7}
 8005e7e:	b083      	sub	sp, #12
 8005e80:	af00      	add	r7, sp, #0
 8005e82:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	689b      	ldr	r3, [r3, #8]
 8005e88:	f003 0301 	and.w	r3, r3, #1
 8005e8c:	2b01      	cmp	r3, #1
 8005e8e:	d101      	bne.n	8005e94 <LL_ADC_IsEnabled+0x18>
 8005e90:	2301      	movs	r3, #1
 8005e92:	e000      	b.n	8005e96 <LL_ADC_IsEnabled+0x1a>
 8005e94:	2300      	movs	r3, #0
}
 8005e96:	4618      	mov	r0, r3
 8005e98:	370c      	adds	r7, #12
 8005e9a:	46bd      	mov	sp, r7
 8005e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ea0:	4770      	bx	lr

08005ea2 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8005ea2:	b480      	push	{r7}
 8005ea4:	b083      	sub	sp, #12
 8005ea6:	af00      	add	r7, sp, #0
 8005ea8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	689b      	ldr	r3, [r3, #8]
 8005eae:	f003 0302 	and.w	r3, r3, #2
 8005eb2:	2b02      	cmp	r3, #2
 8005eb4:	d101      	bne.n	8005eba <LL_ADC_IsDisableOngoing+0x18>
 8005eb6:	2301      	movs	r3, #1
 8005eb8:	e000      	b.n	8005ebc <LL_ADC_IsDisableOngoing+0x1a>
 8005eba:	2300      	movs	r3, #0
}
 8005ebc:	4618      	mov	r0, r3
 8005ebe:	370c      	adds	r7, #12
 8005ec0:	46bd      	mov	sp, r7
 8005ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ec6:	4770      	bx	lr

08005ec8 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8005ec8:	b480      	push	{r7}
 8005eca:	b083      	sub	sp, #12
 8005ecc:	af00      	add	r7, sp, #0
 8005ece:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	689b      	ldr	r3, [r3, #8]
 8005ed4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005ed8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8005edc:	f043 0204 	orr.w	r2, r3, #4
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8005ee4:	bf00      	nop
 8005ee6:	370c      	adds	r7, #12
 8005ee8:	46bd      	mov	sp, r7
 8005eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eee:	4770      	bx	lr

08005ef0 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8005ef0:	b480      	push	{r7}
 8005ef2:	b083      	sub	sp, #12
 8005ef4:	af00      	add	r7, sp, #0
 8005ef6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	689b      	ldr	r3, [r3, #8]
 8005efc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005f00:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8005f04:	f043 0210 	orr.w	r2, r3, #16
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8005f0c:	bf00      	nop
 8005f0e:	370c      	adds	r7, #12
 8005f10:	46bd      	mov	sp, r7
 8005f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f16:	4770      	bx	lr

08005f18 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8005f18:	b480      	push	{r7}
 8005f1a:	b083      	sub	sp, #12
 8005f1c:	af00      	add	r7, sp, #0
 8005f1e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	689b      	ldr	r3, [r3, #8]
 8005f24:	f003 0304 	and.w	r3, r3, #4
 8005f28:	2b04      	cmp	r3, #4
 8005f2a:	d101      	bne.n	8005f30 <LL_ADC_REG_IsConversionOngoing+0x18>
 8005f2c:	2301      	movs	r3, #1
 8005f2e:	e000      	b.n	8005f32 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8005f30:	2300      	movs	r3, #0
}
 8005f32:	4618      	mov	r0, r3
 8005f34:	370c      	adds	r7, #12
 8005f36:	46bd      	mov	sp, r7
 8005f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f3c:	4770      	bx	lr

08005f3e <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8005f3e:	b480      	push	{r7}
 8005f40:	b083      	sub	sp, #12
 8005f42:	af00      	add	r7, sp, #0
 8005f44:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	689b      	ldr	r3, [r3, #8]
 8005f4a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005f4e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8005f52:	f043 0220 	orr.w	r2, r3, #32
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8005f5a:	bf00      	nop
 8005f5c:	370c      	adds	r7, #12
 8005f5e:	46bd      	mov	sp, r7
 8005f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f64:	4770      	bx	lr

08005f66 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8005f66:	b480      	push	{r7}
 8005f68:	b083      	sub	sp, #12
 8005f6a:	af00      	add	r7, sp, #0
 8005f6c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	689b      	ldr	r3, [r3, #8]
 8005f72:	f003 0308 	and.w	r3, r3, #8
 8005f76:	2b08      	cmp	r3, #8
 8005f78:	d101      	bne.n	8005f7e <LL_ADC_INJ_IsConversionOngoing+0x18>
 8005f7a:	2301      	movs	r3, #1
 8005f7c:	e000      	b.n	8005f80 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8005f7e:	2300      	movs	r3, #0
}
 8005f80:	4618      	mov	r0, r3
 8005f82:	370c      	adds	r7, #12
 8005f84:	46bd      	mov	sp, r7
 8005f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f8a:	4770      	bx	lr

08005f8c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8005f8c:	b580      	push	{r7, lr}
 8005f8e:	b088      	sub	sp, #32
 8005f90:	af00      	add	r7, sp, #0
 8005f92:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005f94:	2300      	movs	r3, #0
 8005f96:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR = 0UL;
 8005f98:	2300      	movs	r3, #0
 8005f9a:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8005f9c:	2300      	movs	r3, #0
 8005f9e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
#endif

  /* Check ADC handle */
  if (hadc == NULL)
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d101      	bne.n	8005faa <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 8005fa6:	2301      	movs	r3, #1
 8005fa8:	e12e      	b.n	8006208 <HAL_ADC_Init+0x27c>
    }
  }
#else
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	691b      	ldr	r3, [r3, #16]
 8005fae:	2b00      	cmp	r3, #0
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d109      	bne.n	8005fcc <HAL_ADC_Init+0x40>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005fb8:	6878      	ldr	r0, [r7, #4]
 8005fba:	f7fd f8bf 	bl	800313c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	2200      	movs	r2, #0
 8005fc2:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	2200      	movs	r2, #0
 8005fc8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* - Exit from deep power-down mode and ADC voltage regulator enable        */
#if defined (ADC_SUPPORT_2_5_MSPS)
  /* Feature "deep power-down" not available on ADC peripheral of this STM32WB device */
#else
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	4618      	mov	r0, r3
 8005fd2:	f7ff feef 	bl	8005db4 <LL_ADC_IsDeepPowerDownEnabled>
 8005fd6:	4603      	mov	r3, r0
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d004      	beq.n	8005fe6 <HAL_ADC_Init+0x5a>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	4618      	mov	r0, r3
 8005fe2:	f7ff fed5 	bl	8005d90 <LL_ADC_DisableDeepPowerDown>
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }
#endif

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	4618      	mov	r0, r3
 8005fec:	f7ff ff0a 	bl	8005e04 <LL_ADC_IsInternalRegulatorEnabled>
 8005ff0:	4603      	mov	r3, r0
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d115      	bne.n	8006022 <HAL_ADC_Init+0x96>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	4618      	mov	r0, r3
 8005ffc:	f7ff feee 	bl	8005ddc <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006000:	4b83      	ldr	r3, [pc, #524]	; (8006210 <HAL_ADC_Init+0x284>)
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	099b      	lsrs	r3, r3, #6
 8006006:	4a83      	ldr	r2, [pc, #524]	; (8006214 <HAL_ADC_Init+0x288>)
 8006008:	fba2 2303 	umull	r2, r3, r2, r3
 800600c:	099b      	lsrs	r3, r3, #6
 800600e:	3301      	adds	r3, #1
 8006010:	005b      	lsls	r3, r3, #1
 8006012:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8006014:	e002      	b.n	800601c <HAL_ADC_Init+0x90>
    {
      wait_loop_index--;
 8006016:	68bb      	ldr	r3, [r7, #8]
 8006018:	3b01      	subs	r3, #1
 800601a:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800601c:	68bb      	ldr	r3, [r7, #8]
 800601e:	2b00      	cmp	r3, #0
 8006020:	d1f9      	bne.n	8006016 <HAL_ADC_Init+0x8a>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	4618      	mov	r0, r3
 8006028:	f7ff feec 	bl	8005e04 <LL_ADC_IsInternalRegulatorEnabled>
 800602c:	4603      	mov	r3, r0
 800602e:	2b00      	cmp	r3, #0
 8006030:	d10d      	bne.n	800604e <HAL_ADC_Init+0xc2>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006036:	f043 0210 	orr.w	r2, r3, #16
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006042:	f043 0201 	orr.w	r2, r3, #1
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 800604a:	2301      	movs	r3, #1
 800604c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	4618      	mov	r0, r3
 8006054:	f7ff ff60 	bl	8005f18 <LL_ADC_REG_IsConversionOngoing>
 8006058:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800605e:	f003 0310 	and.w	r3, r3, #16
 8006062:	2b00      	cmp	r3, #0
 8006064:	f040 80c7 	bne.w	80061f6 <HAL_ADC_Init+0x26a>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8006068:	697b      	ldr	r3, [r7, #20]
 800606a:	2b00      	cmp	r3, #0
 800606c:	f040 80c3 	bne.w	80061f6 <HAL_ADC_Init+0x26a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006074:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8006078:	f043 0202 	orr.w	r2, r3, #2
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	4618      	mov	r0, r3
 8006086:	f7ff fef9 	bl	8005e7c <LL_ADC_IsEnabled>
 800608a:	4603      	mov	r3, r0
 800608c:	2b00      	cmp	r3, #0
 800608e:	d10b      	bne.n	80060a8 <HAL_ADC_Init+0x11c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006090:	4861      	ldr	r0, [pc, #388]	; (8006218 <HAL_ADC_Init+0x28c>)
 8006092:	f7ff fef3 	bl	8005e7c <LL_ADC_IsEnabled>
 8006096:	4603      	mov	r3, r0
 8006098:	2b00      	cmp	r3, #0
 800609a:	d105      	bne.n	80060a8 <HAL_ADC_Init+0x11c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	685b      	ldr	r3, [r3, #4]
 80060a0:	4619      	mov	r1, r3
 80060a2:	485e      	ldr	r0, [pc, #376]	; (800621c <HAL_ADC_Init+0x290>)
 80060a4:	f7ff fd3c 	bl	8005b20 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR |= (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	7e5b      	ldrb	r3, [r3, #25]
 80060ac:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR |= (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80060b2:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 80060b8:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 80060be:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80060c6:	041b      	lsls	r3, r3, #16
                hadc->Init.Resolution                                                  |
 80060c8:	4313      	orrs	r3, r2
    tmpCFGR |= (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80060ca:	69ba      	ldr	r2, [r7, #24]
 80060cc:	4313      	orrs	r3, r2
 80060ce:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80060d6:	2b01      	cmp	r3, #1
 80060d8:	d106      	bne.n	80060e8 <HAL_ADC_Init+0x15c>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060de:	3b01      	subs	r3, #1
 80060e0:	045b      	lsls	r3, r3, #17
 80060e2:	69ba      	ldr	r2, [r7, #24]
 80060e4:	4313      	orrs	r3, r2
 80060e6:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d009      	beq.n	8006104 <HAL_ADC_Init+0x178>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060f4:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060fc:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80060fe:	69ba      	ldr	r2, [r7, #24]
 8006100:	4313      	orrs	r3, r2
 8006102:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	68da      	ldr	r2, [r3, #12]
 800610a:	4b45      	ldr	r3, [pc, #276]	; (8006220 <HAL_ADC_Init+0x294>)
 800610c:	4013      	ands	r3, r2
 800610e:	687a      	ldr	r2, [r7, #4]
 8006110:	6812      	ldr	r2, [r2, #0]
 8006112:	69b9      	ldr	r1, [r7, #24]
 8006114:	430b      	orrs	r3, r1
 8006116:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	4618      	mov	r0, r3
 800611e:	f7ff fefb 	bl	8005f18 <LL_ADC_REG_IsConversionOngoing>
 8006122:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	4618      	mov	r0, r3
 800612a:	f7ff ff1c 	bl	8005f66 <LL_ADC_INJ_IsConversionOngoing>
 800612e:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8006130:	693b      	ldr	r3, [r7, #16]
 8006132:	2b00      	cmp	r3, #0
 8006134:	d13d      	bne.n	80061b2 <HAL_ADC_Init+0x226>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	2b00      	cmp	r3, #0
 800613a:	d13a      	bne.n	80061b2 <HAL_ADC_Init+0x226>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8006140:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8006148:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 800614a:	4313      	orrs	r3, r2
 800614c:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	68db      	ldr	r3, [r3, #12]
 8006154:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006158:	f023 0302 	bic.w	r3, r3, #2
 800615c:	687a      	ldr	r2, [r7, #4]
 800615e:	6812      	ldr	r2, [r2, #0]
 8006160:	69b9      	ldr	r1, [r7, #24]
 8006162:	430b      	orrs	r3, r1
 8006164:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800616c:	2b01      	cmp	r3, #1
 800616e:	d118      	bne.n	80061a2 <HAL_ADC_Init+0x216>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	691b      	ldr	r3, [r3, #16]
 8006176:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800617a:	f023 0304 	bic.w	r3, r3, #4
 800617e:	687a      	ldr	r2, [r7, #4]
 8006180:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8006182:	687a      	ldr	r2, [r7, #4]
 8006184:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8006186:	4311      	orrs	r1, r2
 8006188:	687a      	ldr	r2, [r7, #4]
 800618a:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800618c:	4311      	orrs	r1, r2
 800618e:	687a      	ldr	r2, [r7, #4]
 8006190:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8006192:	430a      	orrs	r2, r1
 8006194:	431a      	orrs	r2, r3
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	f042 0201 	orr.w	r2, r2, #1
 800619e:	611a      	str	r2, [r3, #16]
 80061a0:	e007      	b.n	80061b2 <HAL_ADC_Init+0x226>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	691a      	ldr	r2, [r3, #16]
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	f022 0201 	bic.w	r2, r2, #1
 80061b0:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	691b      	ldr	r3, [r3, #16]
 80061b6:	2b01      	cmp	r3, #1
 80061b8:	d10c      	bne.n	80061d4 <HAL_ADC_Init+0x248>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061c0:	f023 010f 	bic.w	r1, r3, #15
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	69db      	ldr	r3, [r3, #28]
 80061c8:	1e5a      	subs	r2, r3, #1
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	430a      	orrs	r2, r1
 80061d0:	631a      	str	r2, [r3, #48]	; 0x30
 80061d2:	e007      	b.n	80061e4 <HAL_ADC_Init+0x258>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	f022 020f 	bic.w	r2, r2, #15
 80061e2:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80061e8:	f023 0303 	bic.w	r3, r3, #3
 80061ec:	f043 0201 	orr.w	r2, r3, #1
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	655a      	str	r2, [r3, #84]	; 0x54
 80061f4:	e007      	b.n	8006206 <HAL_ADC_Init+0x27a>
#endif /* ADC_SUPPORT_2_5_MSPS */
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80061fa:	f043 0210 	orr.w	r2, r3, #16
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8006202:	2301      	movs	r3, #1
 8006204:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8006206:	7ffb      	ldrb	r3, [r7, #31]
}
 8006208:	4618      	mov	r0, r3
 800620a:	3720      	adds	r7, #32
 800620c:	46bd      	mov	sp, r7
 800620e:	bd80      	pop	{r7, pc}
 8006210:	20000038 	.word	0x20000038
 8006214:	053e2d63 	.word	0x053e2d63
 8006218:	50040000 	.word	0x50040000
 800621c:	50040300 	.word	0x50040300
 8006220:	fff0c007 	.word	0xfff0c007

08006224 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8006224:	b580      	push	{r7, lr}
 8006226:	b086      	sub	sp, #24
 8006228:	af00      	add	r7, sp, #0
 800622a:	60f8      	str	r0, [r7, #12]
 800622c:	60b9      	str	r1, [r7, #8]
 800622e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	4618      	mov	r0, r3
 8006236:	f7ff fe6f 	bl	8005f18 <LL_ADC_REG_IsConversionOngoing>
 800623a:	4603      	mov	r3, r0
 800623c:	2b00      	cmp	r3, #0
 800623e:	d167      	bne.n	8006310 <HAL_ADC_Start_DMA+0xec>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006246:	2b01      	cmp	r3, #1
 8006248:	d101      	bne.n	800624e <HAL_ADC_Start_DMA+0x2a>
 800624a:	2302      	movs	r3, #2
 800624c:	e063      	b.n	8006316 <HAL_ADC_Start_DMA+0xf2>
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	2201      	movs	r2, #1
 8006252:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8006256:	68f8      	ldr	r0, [r7, #12]
 8006258:	f000 ff20 	bl	800709c <ADC_Enable>
 800625c:	4603      	mov	r3, r0
 800625e:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8006260:	7dfb      	ldrb	r3, [r7, #23]
 8006262:	2b00      	cmp	r3, #0
 8006264:	d14f      	bne.n	8006306 <HAL_ADC_Start_DMA+0xe2>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800626a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800626e:	f023 0301 	bic.w	r3, r3, #1
 8006272:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	655a      	str	r2, [r3, #84]	; 0x54
#if defined (ADC_SUPPORT_2_5_MSPS)
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
#else
        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800627e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006282:	2b00      	cmp	r3, #0
 8006284:	d006      	beq.n	8006294 <HAL_ADC_Start_DMA+0x70>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800628a:	f023 0206 	bic.w	r2, r3, #6
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	659a      	str	r2, [r3, #88]	; 0x58
 8006292:	e002      	b.n	800629a <HAL_ADC_Start_DMA+0x76>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	2200      	movs	r2, #0
 8006298:	659a      	str	r2, [r3, #88]	; 0x58
        }
#endif /* ADC_SUPPORT_2_5_MSPS */

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800629e:	4a20      	ldr	r2, [pc, #128]	; (8006320 <HAL_ADC_Start_DMA+0xfc>)
 80062a0:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80062a6:	4a1f      	ldr	r2, [pc, #124]	; (8006324 <HAL_ADC_Start_DMA+0x100>)
 80062a8:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80062ae:	4a1e      	ldr	r2, [pc, #120]	; (8006328 <HAL_ADC_Start_DMA+0x104>)
 80062b0:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	221c      	movs	r2, #28
 80062b8:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	2200      	movs	r2, #0
 80062be:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	685a      	ldr	r2, [r3, #4]
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	f042 0210 	orr.w	r2, r2, #16
 80062d0:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
#if defined (ADC_SUPPORT_2_5_MSPS)
        SET_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN);
#else
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	68da      	ldr	r2, [r3, #12]
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	f042 0201 	orr.w	r2, r2, #1
 80062e0:	60da      	str	r2, [r3, #12]
#endif

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	3340      	adds	r3, #64	; 0x40
 80062ec:	4619      	mov	r1, r3
 80062ee:	68ba      	ldr	r2, [r7, #8]
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	f001 fb49 	bl	8007988 <HAL_DMA_Start_IT>
 80062f6:	4603      	mov	r3, r0
 80062f8:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	4618      	mov	r0, r3
 8006300:	f7ff fde2 	bl	8005ec8 <LL_ADC_REG_StartConversion>
 8006304:	e006      	b.n	8006314 <HAL_ADC_Start_DMA+0xf0>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	2200      	movs	r2, #0
 800630a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 800630e:	e001      	b.n	8006314 <HAL_ADC_Start_DMA+0xf0>
      }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8006310:	2302      	movs	r3, #2
 8006312:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8006314:	7dfb      	ldrb	r3, [r7, #23]
}
 8006316:	4618      	mov	r0, r3
 8006318:	3718      	adds	r7, #24
 800631a:	46bd      	mov	sp, r7
 800631c:	bd80      	pop	{r7, pc}
 800631e:	bf00      	nop
 8006320:	0800724f 	.word	0x0800724f
 8006324:	08007327 	.word	0x08007327
 8006328:	08007343 	.word	0x08007343

0800632c <HAL_ADC_Stop_DMA>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef *hadc)
{
 800632c:	b580      	push	{r7, lr}
 800632e:	b084      	sub	sp, #16
 8006330:	af00      	add	r7, sp, #0
 8006332:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800633a:	2b01      	cmp	r3, #1
 800633c:	d101      	bne.n	8006342 <HAL_ADC_Stop_DMA+0x16>
 800633e:	2302      	movs	r3, #2
 8006340:	e051      	b.n	80063e6 <HAL_ADC_Stop_DMA+0xba>
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	2201      	movs	r2, #1
 8006346:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* 1. Stop potential ADC group regular conversion on going */
#if defined (ADC_SUPPORT_2_5_MSPS)
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_GROUP);
#else
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 800634a:	2103      	movs	r1, #3
 800634c:	6878      	ldr	r0, [r7, #4]
 800634e:	f000 fde9 	bl	8006f24 <ADC_ConversionStop>
 8006352:	4603      	mov	r3, r0
 8006354:	73fb      	strb	r3, [r7, #15]
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8006356:	7bfb      	ldrb	r3, [r7, #15]
 8006358:	2b00      	cmp	r3, #0
 800635a:	d13f      	bne.n	80063dc <HAL_ADC_Stop_DMA+0xb0>
  {
    /* Disable ADC DMA (ADC DMA configuration of continuous requests is kept) */
#if defined (ADC_SUPPORT_2_5_MSPS)
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN);
#else
    CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	68da      	ldr	r2, [r3, #12]
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	f022 0201 	bic.w	r2, r2, #1
 800636a:	60da      	str	r2, [r3, #12]
#endif

    /* Disable the DMA channel (in case of DMA in circular mode or stop       */
    /* while DMA transfer is on going)                                        */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006370:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8006374:	b2db      	uxtb	r3, r3
 8006376:	2b02      	cmp	r3, #2
 8006378:	d10f      	bne.n	800639a <HAL_ADC_Stop_DMA+0x6e>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800637e:	4618      	mov	r0, r3
 8006380:	f001 fb7d 	bl	8007a7e <HAL_DMA_Abort>
 8006384:	4603      	mov	r3, r0
 8006386:	73fb      	strb	r3, [r7, #15]

      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 8006388:	7bfb      	ldrb	r3, [r7, #15]
 800638a:	2b00      	cmp	r3, #0
 800638c:	d005      	beq.n	800639a <HAL_ADC_Stop_DMA+0x6e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006392:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }

    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	685a      	ldr	r2, [r3, #4]
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	f022 0210 	bic.w	r2, r2, #16
 80063a8:	605a      	str	r2, [r3, #4]

    /* 2. Disable the ADC peripheral */
    /* Update "tmp_hal_status" only if DMA channel disabling passed,          */
    /* to keep in memory a potential failing status.                          */
    if (tmp_hal_status == HAL_OK)
 80063aa:	7bfb      	ldrb	r3, [r7, #15]
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d105      	bne.n	80063bc <HAL_ADC_Stop_DMA+0x90>
    {
      tmp_hal_status = ADC_Disable(hadc);
 80063b0:	6878      	ldr	r0, [r7, #4]
 80063b2:	f000 feed 	bl	8007190 <ADC_Disable>
 80063b6:	4603      	mov	r3, r0
 80063b8:	73fb      	strb	r3, [r7, #15]
 80063ba:	e002      	b.n	80063c2 <HAL_ADC_Stop_DMA+0x96>
    }
    else
    {
      (void)ADC_Disable(hadc);
 80063bc:	6878      	ldr	r0, [r7, #4]
 80063be:	f000 fee7 	bl	8007190 <ADC_Disable>
    }

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 80063c2:	7bfb      	ldrb	r3, [r7, #15]
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d109      	bne.n	80063dc <HAL_ADC_Stop_DMA+0xb0>
#if defined (ADC_SUPPORT_2_5_MSPS)
      ADC_STATE_CLR_SET(hadc->State,
                        HAL_ADC_STATE_REG_BUSY,
                        HAL_ADC_STATE_READY);
#else
      ADC_STATE_CLR_SET(hadc->State,
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80063cc:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80063d0:	f023 0301 	bic.w	r3, r3, #1
 80063d4:	f043 0201 	orr.w	r2, r3, #1
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	655a      	str	r2, [r3, #84]	; 0x54
    }

  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	2200      	movs	r2, #0
 80063e0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 80063e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80063e6:	4618      	mov	r0, r3
 80063e8:	3710      	adds	r7, #16
 80063ea:	46bd      	mov	sp, r7
 80063ec:	bd80      	pop	{r7, pc}

080063ee <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 80063ee:	b580      	push	{r7, lr}
 80063f0:	b088      	sub	sp, #32
 80063f2:	af00      	add	r7, sp, #0
 80063f4:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 80063f6:	2300      	movs	r3, #0
 80063f8:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_isr = hadc->Instance->ISR;
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_ier = hadc->Instance->IER;
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	685b      	ldr	r3, [r3, #4]
 8006408:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 800640a:	69bb      	ldr	r3, [r7, #24]
 800640c:	f003 0302 	and.w	r3, r3, #2
 8006410:	2b00      	cmp	r3, #0
 8006412:	d017      	beq.n	8006444 <HAL_ADC_IRQHandler+0x56>
 8006414:	697b      	ldr	r3, [r7, #20]
 8006416:	f003 0302 	and.w	r3, r3, #2
 800641a:	2b00      	cmp	r3, #0
 800641c:	d012      	beq.n	8006444 <HAL_ADC_IRQHandler+0x56>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006422:	f003 0310 	and.w	r3, r3, #16
 8006426:	2b00      	cmp	r3, #0
 8006428:	d105      	bne.n	8006436 <HAL_ADC_IRQHandler+0x48>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800642e:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	655a      	str	r2, [r3, #84]	; 0x54

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8006436:	6878      	ldr	r0, [r7, #4]
 8006438:	f001 f854 	bl	80074e4 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	2202      	movs	r2, #2
 8006442:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8006444:	69bb      	ldr	r3, [r7, #24]
 8006446:	f003 0304 	and.w	r3, r3, #4
 800644a:	2b00      	cmp	r3, #0
 800644c:	d004      	beq.n	8006458 <HAL_ADC_IRQHandler+0x6a>
 800644e:	697b      	ldr	r3, [r7, #20]
 8006450:	f003 0304 	and.w	r3, r3, #4
 8006454:	2b00      	cmp	r3, #0
 8006456:	d109      	bne.n	800646c <HAL_ADC_IRQHandler+0x7e>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8006458:	69bb      	ldr	r3, [r7, #24]
 800645a:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800645e:	2b00      	cmp	r3, #0
 8006460:	d05d      	beq.n	800651e <HAL_ADC_IRQHandler+0x130>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8006462:	697b      	ldr	r3, [r7, #20]
 8006464:	f003 0308 	and.w	r3, r3, #8
 8006468:	2b00      	cmp	r3, #0
 800646a:	d058      	beq.n	800651e <HAL_ADC_IRQHandler+0x130>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006470:	f003 0310 	and.w	r3, r3, #16
 8006474:	2b00      	cmp	r3, #0
 8006476:	d105      	bne.n	8006484 <HAL_ADC_IRQHandler+0x96>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800647c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	4618      	mov	r0, r3
 800648a:	f7ff fbd2 	bl	8005c32 <LL_ADC_REG_IsTriggerSourceSWStart>
 800648e:	4603      	mov	r3, r0
 8006490:	2b00      	cmp	r3, #0
 8006492:	d03d      	beq.n	8006510 <HAL_ADC_IRQHandler+0x122>
    {
      /* Carry on if continuous mode is disabled */
#if defined (ADC_SUPPORT_2_5_MSPS)
      if (READ_BIT (hadc->Instance->CFGR1, ADC_CFGR1_CONT) != ADC_CFGR1_CONT)
#else
      if (READ_BIT (hadc->Instance->CFGR, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	68db      	ldr	r3, [r3, #12]
 800649a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800649e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80064a2:	d035      	beq.n	8006510 <HAL_ADC_IRQHandler+0x122>
#endif
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	f003 0308 	and.w	r3, r3, #8
 80064ae:	2b08      	cmp	r3, #8
 80064b0:	d12e      	bne.n	8006510 <HAL_ADC_IRQHandler+0x122>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	4618      	mov	r0, r3
 80064b8:	f7ff fd2e 	bl	8005f18 <LL_ADC_REG_IsConversionOngoing>
 80064bc:	4603      	mov	r3, r0
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d11a      	bne.n	80064f8 <HAL_ADC_IRQHandler+0x10a>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	685a      	ldr	r2, [r3, #4]
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	f022 020c 	bic.w	r2, r2, #12
 80064d0:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80064d6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	655a      	str	r2, [r3, #84]	; 0x54

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80064e2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d112      	bne.n	8006510 <HAL_ADC_IRQHandler+0x122>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80064ee:	f043 0201 	orr.w	r2, r3, #1
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	655a      	str	r2, [r3, #84]	; 0x54
 80064f6:	e00b      	b.n	8006510 <HAL_ADC_IRQHandler+0x122>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80064fc:	f043 0210 	orr.w	r2, r3, #16
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	655a      	str	r2, [r3, #84]	; 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006508:	f043 0201 	orr.w	r2, r3, #1
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	659a      	str	r2, [r3, #88]	; 0x58
    /*       possibility to use:                                              */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8006510:	6878      	ldr	r0, [r7, #4]
 8006512:	f7fe fe47 	bl	80051a4 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	220c      	movs	r2, #12
 800651c:	601a      	str	r2, [r3, #0]

#if defined (ADC_SUPPORT_2_5_MSPS)
/* Feature "ADC group injected" not available on ADC peripheral of this STM32WB device */
#else
  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 800651e:	69bb      	ldr	r3, [r7, #24]
 8006520:	f003 0320 	and.w	r3, r3, #32
 8006524:	2b00      	cmp	r3, #0
 8006526:	d004      	beq.n	8006532 <HAL_ADC_IRQHandler+0x144>
 8006528:	697b      	ldr	r3, [r7, #20]
 800652a:	f003 0320 	and.w	r3, r3, #32
 800652e:	2b00      	cmp	r3, #0
 8006530:	d109      	bne.n	8006546 <HAL_ADC_IRQHandler+0x158>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8006532:	69bb      	ldr	r3, [r7, #24]
 8006534:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8006538:	2b00      	cmp	r3, #0
 800653a:	d074      	beq.n	8006626 <HAL_ADC_IRQHandler+0x238>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 800653c:	697b      	ldr	r3, [r7, #20]
 800653e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006542:	2b00      	cmp	r3, #0
 8006544:	d06f      	beq.n	8006626 <HAL_ADC_IRQHandler+0x238>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800654a:	f003 0310 	and.w	r3, r3, #16
 800654e:	2b00      	cmp	r3, #0
 8006550:	d105      	bne.n	800655e <HAL_ADC_IRQHandler+0x170>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006556:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	4618      	mov	r0, r3
 8006564:	f7ff fbb2 	bl	8005ccc <LL_ADC_INJ_IsTriggerSourceSWStart>
 8006568:	6138      	str	r0, [r7, #16]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	4618      	mov	r0, r3
 8006570:	f7ff fb5f 	bl	8005c32 <LL_ADC_REG_IsTriggerSourceSWStart>
 8006574:	60f8      	str	r0, [r7, #12]
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	68db      	ldr	r3, [r3, #12]
 800657c:	60bb      	str	r3, [r7, #8]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 800657e:	693b      	ldr	r3, [r7, #16]
 8006580:	2b00      	cmp	r3, #0
 8006582:	d049      	beq.n	8006618 <HAL_ADC_IRQHandler+0x22a>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8006584:	68bb      	ldr	r3, [r7, #8]
 8006586:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800658a:	2b00      	cmp	r3, #0
 800658c:	d007      	beq.n	800659e <HAL_ADC_IRQHandler+0x1b0>
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	2b00      	cmp	r3, #0
 8006592:	d041      	beq.n	8006618 <HAL_ADC_IRQHandler+0x22a>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8006594:	68bb      	ldr	r3, [r7, #8]
 8006596:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 800659a:	2b00      	cmp	r3, #0
 800659c:	d13c      	bne.n	8006618 <HAL_ADC_IRQHandler+0x22a>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80065a8:	2b40      	cmp	r3, #64	; 0x40
 80065aa:	d135      	bne.n	8006618 <HAL_ADC_IRQHandler+0x22a>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JQM) == 0UL)
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	68db      	ldr	r3, [r3, #12]
 80065b2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d12e      	bne.n	8006618 <HAL_ADC_IRQHandler+0x22a>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	4618      	mov	r0, r3
 80065c0:	f7ff fcd1 	bl	8005f66 <LL_ADC_INJ_IsConversionOngoing>
 80065c4:	4603      	mov	r3, r0
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d11a      	bne.n	8006600 <HAL_ADC_IRQHandler+0x212>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	685a      	ldr	r2, [r3, #4]
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80065d8:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80065de:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	655a      	str	r2, [r3, #84]	; 0x54

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80065ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d112      	bne.n	8006618 <HAL_ADC_IRQHandler+0x22a>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80065f6:	f043 0201 	orr.w	r2, r3, #1
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	655a      	str	r2, [r3, #84]	; 0x54
 80065fe:	e00b      	b.n	8006618 <HAL_ADC_IRQHandler+0x22a>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006604:	f043 0210 	orr.w	r2, r3, #16
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	655a      	str	r2, [r3, #84]	; 0x54

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006610:	f043 0201 	orr.w	r2, r3, #1
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	659a      	str	r2, [r3, #88]	; 0x58
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8006618:	6878      	ldr	r0, [r7, #4]
 800661a:	f000 ff3b 	bl	8007494 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	2260      	movs	r2, #96	; 0x60
 8006624:	601a      	str	r2, [r3, #0]
  }
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8006626:	69bb      	ldr	r3, [r7, #24]
 8006628:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800662c:	2b00      	cmp	r3, #0
 800662e:	d011      	beq.n	8006654 <HAL_ADC_IRQHandler+0x266>
 8006630:	697b      	ldr	r3, [r7, #20]
 8006632:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006636:	2b00      	cmp	r3, #0
 8006638:	d00c      	beq.n	8006654 <HAL_ADC_IRQHandler+0x266>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800663e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8006646:	6878      	ldr	r0, [r7, #4]
 8006648:	f000 f891 	bl	800676e <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	2280      	movs	r2, #128	; 0x80
 8006652:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8006654:	69bb      	ldr	r3, [r7, #24]
 8006656:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800665a:	2b00      	cmp	r3, #0
 800665c:	d012      	beq.n	8006684 <HAL_ADC_IRQHandler+0x296>
 800665e:	697b      	ldr	r3, [r7, #20]
 8006660:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006664:	2b00      	cmp	r3, #0
 8006666:	d00d      	beq.n	8006684 <HAL_ADC_IRQHandler+0x296>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800666c:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8006674:	6878      	ldr	r0, [r7, #4]
 8006676:	f000 ff21 	bl	80074bc <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006682:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8006684:	69bb      	ldr	r3, [r7, #24]
 8006686:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800668a:	2b00      	cmp	r3, #0
 800668c:	d012      	beq.n	80066b4 <HAL_ADC_IRQHandler+0x2c6>
 800668e:	697b      	ldr	r3, [r7, #20]
 8006690:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006694:	2b00      	cmp	r3, #0
 8006696:	d00d      	beq.n	80066b4 <HAL_ADC_IRQHandler+0x2c6>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800669c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 80066a4:	6878      	ldr	r0, [r7, #4]
 80066a6:	f000 ff13 	bl	80074d0 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	f44f 7200 	mov.w	r2, #512	; 0x200
 80066b2:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 80066b4:	69bb      	ldr	r3, [r7, #24]
 80066b6:	f003 0310 	and.w	r3, r3, #16
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d02b      	beq.n	8006716 <HAL_ADC_IRQHandler+0x328>
 80066be:	697b      	ldr	r3, [r7, #20]
 80066c0:	f003 0310 	and.w	r3, r3, #16
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d026      	beq.n	8006716 <HAL_ADC_IRQHandler+0x328>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d102      	bne.n	80066d6 <HAL_ADC_IRQHandler+0x2e8>
    {
      overrun_error = 1UL;
 80066d0:	2301      	movs	r3, #1
 80066d2:	61fb      	str	r3, [r7, #28]
 80066d4:	e009      	b.n	80066ea <HAL_ADC_IRQHandler+0x2fc>
    }
    else
    {
      /* Check DMA configuration */
      if (LL_ADC_REG_GetDMATransfer(hadc->Instance) != LL_ADC_REG_DMA_TRANSFER_NONE)
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	4618      	mov	r0, r3
 80066dc:	f7ff fae8 	bl	8005cb0 <LL_ADC_REG_GetDMATransfer>
 80066e0:	4603      	mov	r3, r0
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d001      	beq.n	80066ea <HAL_ADC_IRQHandler+0x2fc>
      {
        overrun_error = 1UL;
 80066e6:	2301      	movs	r3, #1
 80066e8:	61fb      	str	r3, [r7, #28]
      }
    }

    if (overrun_error == 1UL)
 80066ea:	69fb      	ldr	r3, [r7, #28]
 80066ec:	2b01      	cmp	r3, #1
 80066ee:	d10e      	bne.n	800670e <HAL_ADC_IRQHandler+0x320>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80066f4:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006700:	f043 0202 	orr.w	r2, r3, #2
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	659a      	str	r2, [r3, #88]	; 0x58
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8006708:	6878      	ldr	r0, [r7, #4]
 800670a:	f000 f83a 	bl	8006782 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	2210      	movs	r2, #16
 8006714:	601a      	str	r2, [r3, #0]

#if defined (ADC_SUPPORT_2_5_MSPS)
/* Feature "ADC group injected" not available on ADC peripheral of this STM32WB device */
#else
  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8006716:	69bb      	ldr	r3, [r7, #24]
 8006718:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800671c:	2b00      	cmp	r3, #0
 800671e:	d018      	beq.n	8006752 <HAL_ADC_IRQHandler+0x364>
 8006720:	697b      	ldr	r3, [r7, #20]
 8006722:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006726:	2b00      	cmp	r3, #0
 8006728:	d013      	beq.n	8006752 <HAL_ADC_IRQHandler+0x364>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800672e:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800673a:	f043 0208 	orr.w	r2, r3, #8
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	659a      	str	r2, [r3, #88]	; 0x58

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800674a:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 800674c:	6878      	ldr	r0, [r7, #4]
 800674e:	f000 feab 	bl	80074a8 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }
#endif /* ADC_SUPPORT_2_5_MSPS */

}
 8006752:	bf00      	nop
 8006754:	3720      	adds	r7, #32
 8006756:	46bd      	mov	sp, r7
 8006758:	bd80      	pop	{r7, pc}

0800675a <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 800675a:	b480      	push	{r7}
 800675c:	b083      	sub	sp, #12
 800675e:	af00      	add	r7, sp, #0
 8006760:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8006762:	bf00      	nop
 8006764:	370c      	adds	r7, #12
 8006766:	46bd      	mov	sp, r7
 8006768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800676c:	4770      	bx	lr

0800676e <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 800676e:	b480      	push	{r7}
 8006770:	b083      	sub	sp, #12
 8006772:	af00      	add	r7, sp, #0
 8006774:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8006776:	bf00      	nop
 8006778:	370c      	adds	r7, #12
 800677a:	46bd      	mov	sp, r7
 800677c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006780:	4770      	bx	lr

08006782 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8006782:	b480      	push	{r7}
 8006784:	b083      	sub	sp, #12
 8006786:	af00      	add	r7, sp, #0
 8006788:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800678a:	bf00      	nop
 800678c:	370c      	adds	r7, #12
 800678e:	46bd      	mov	sp, r7
 8006790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006794:	4770      	bx	lr
	...

08006798 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8006798:	b580      	push	{r7, lr}
 800679a:	b0b6      	sub	sp, #216	; 0xd8
 800679c:	af00      	add	r7, sp, #0
 800679e:	6078      	str	r0, [r7, #4]
 80067a0:	6039      	str	r1, [r7, #0]
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
  
#else
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80067a2:	2300      	movs	r3, #0
 80067a4:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 80067a8:	2300      	movs	r3, #0
 80067aa:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80067b2:	2b01      	cmp	r3, #1
 80067b4:	d101      	bne.n	80067ba <HAL_ADC_ConfigChannel+0x22>
 80067b6:	2302      	movs	r3, #2
 80067b8:	e39f      	b.n	8006efa <HAL_ADC_ConfigChannel+0x762>
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	2201      	movs	r2, #1
 80067be:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	4618      	mov	r0, r3
 80067c8:	f7ff fba6 	bl	8005f18 <LL_ADC_REG_IsConversionOngoing>
 80067cc:	4603      	mov	r3, r0
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	f040 8384 	bne.w	8006edc <HAL_ADC_ConfigChannel+0x744>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	6818      	ldr	r0, [r3, #0]
 80067d8:	683b      	ldr	r3, [r7, #0]
 80067da:	6859      	ldr	r1, [r3, #4]
 80067dc:	683b      	ldr	r3, [r7, #0]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	461a      	mov	r2, r3
 80067e2:	f7ff fa39 	bl	8005c58 <LL_ADC_REG_SetSequencerRanks>
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
#if defined (ADC_SUPPORT_2_5_MSPS)
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
#else
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	4618      	mov	r0, r3
 80067ec:	f7ff fb94 	bl	8005f18 <LL_ADC_REG_IsConversionOngoing>
 80067f0:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	4618      	mov	r0, r3
 80067fa:	f7ff fbb4 	bl	8005f66 <LL_ADC_INJ_IsConversionOngoing>
 80067fe:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8006802:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8006806:	2b00      	cmp	r3, #0
 8006808:	f040 81a6 	bne.w	8006b58 <HAL_ADC_ConfigChannel+0x3c0>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800680c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8006810:	2b00      	cmp	r3, #0
 8006812:	f040 81a1 	bne.w	8006b58 <HAL_ADC_ConfigChannel+0x3c0>
       )
#endif /* ADC_SUPPORT_2_5_MSPS */
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	6818      	ldr	r0, [r3, #0]
 800681a:	683b      	ldr	r3, [r7, #0]
 800681c:	6819      	ldr	r1, [r3, #0]
 800681e:	683b      	ldr	r3, [r7, #0]
 8006820:	689b      	ldr	r3, [r3, #8]
 8006822:	461a      	mov	r2, r3
 8006824:	f7ff fa65 	bl	8005cf2 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8006828:	683b      	ldr	r3, [r7, #0]
 800682a:	695a      	ldr	r2, [r3, #20]
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	68db      	ldr	r3, [r3, #12]
 8006832:	08db      	lsrs	r3, r3, #3
 8006834:	f003 0303 	and.w	r3, r3, #3
 8006838:	005b      	lsls	r3, r3, #1
 800683a:	fa02 f303 	lsl.w	r3, r2, r3
 800683e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8006842:	683b      	ldr	r3, [r7, #0]
 8006844:	691b      	ldr	r3, [r3, #16]
 8006846:	2b04      	cmp	r3, #4
 8006848:	d00a      	beq.n	8006860 <HAL_ADC_ConfigChannel+0xc8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	6818      	ldr	r0, [r3, #0]
 800684e:	683b      	ldr	r3, [r7, #0]
 8006850:	6919      	ldr	r1, [r3, #16]
 8006852:	683b      	ldr	r3, [r7, #0]
 8006854:	681a      	ldr	r2, [r3, #0]
 8006856:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800685a:	f7ff f995 	bl	8005b88 <LL_ADC_SetOffset>
 800685e:	e17b      	b.n	8006b58 <HAL_ADC_ConfigChannel+0x3c0>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	2100      	movs	r1, #0
 8006866:	4618      	mov	r0, r3
 8006868:	f7ff f9b2 	bl	8005bd0 <LL_ADC_GetOffsetChannel>
 800686c:	4603      	mov	r3, r0
 800686e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006872:	2b00      	cmp	r3, #0
 8006874:	d10a      	bne.n	800688c <HAL_ADC_ConfigChannel+0xf4>
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	2100      	movs	r1, #0
 800687c:	4618      	mov	r0, r3
 800687e:	f7ff f9a7 	bl	8005bd0 <LL_ADC_GetOffsetChannel>
 8006882:	4603      	mov	r3, r0
 8006884:	0e9b      	lsrs	r3, r3, #26
 8006886:	f003 021f 	and.w	r2, r3, #31
 800688a:	e01e      	b.n	80068ca <HAL_ADC_ConfigChannel+0x132>
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	2100      	movs	r1, #0
 8006892:	4618      	mov	r0, r3
 8006894:	f7ff f99c 	bl	8005bd0 <LL_ADC_GetOffsetChannel>
 8006898:	4603      	mov	r3, r0
 800689a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800689e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80068a2:	fa93 f3a3 	rbit	r3, r3
 80068a6:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  return result;
 80068aa:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80068ae:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
  if (value == 0U)
 80068b2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d101      	bne.n	80068be <HAL_ADC_ConfigChannel+0x126>
    return 32U;
 80068ba:	2320      	movs	r3, #32
 80068bc:	e004      	b.n	80068c8 <HAL_ADC_ConfigChannel+0x130>
  return __builtin_clz(value);
 80068be:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80068c2:	fab3 f383 	clz	r3, r3
 80068c6:	b2db      	uxtb	r3, r3
 80068c8:	461a      	mov	r2, r3
 80068ca:	683b      	ldr	r3, [r7, #0]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d105      	bne.n	80068e2 <HAL_ADC_ConfigChannel+0x14a>
 80068d6:	683b      	ldr	r3, [r7, #0]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	0e9b      	lsrs	r3, r3, #26
 80068dc:	f003 031f 	and.w	r3, r3, #31
 80068e0:	e018      	b.n	8006914 <HAL_ADC_ConfigChannel+0x17c>
 80068e2:	683b      	ldr	r3, [r7, #0]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80068ea:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80068ee:	fa93 f3a3 	rbit	r3, r3
 80068f2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 80068f6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80068fa:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 80068fe:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8006902:	2b00      	cmp	r3, #0
 8006904:	d101      	bne.n	800690a <HAL_ADC_ConfigChannel+0x172>
    return 32U;
 8006906:	2320      	movs	r3, #32
 8006908:	e004      	b.n	8006914 <HAL_ADC_ConfigChannel+0x17c>
  return __builtin_clz(value);
 800690a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800690e:	fab3 f383 	clz	r3, r3
 8006912:	b2db      	uxtb	r3, r3
 8006914:	429a      	cmp	r2, r3
 8006916:	d106      	bne.n	8006926 <HAL_ADC_ConfigChannel+0x18e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	2200      	movs	r2, #0
 800691e:	2100      	movs	r1, #0
 8006920:	4618      	mov	r0, r3
 8006922:	f7ff f96b 	bl	8005bfc <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	2101      	movs	r1, #1
 800692c:	4618      	mov	r0, r3
 800692e:	f7ff f94f 	bl	8005bd0 <LL_ADC_GetOffsetChannel>
 8006932:	4603      	mov	r3, r0
 8006934:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006938:	2b00      	cmp	r3, #0
 800693a:	d10a      	bne.n	8006952 <HAL_ADC_ConfigChannel+0x1ba>
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	2101      	movs	r1, #1
 8006942:	4618      	mov	r0, r3
 8006944:	f7ff f944 	bl	8005bd0 <LL_ADC_GetOffsetChannel>
 8006948:	4603      	mov	r3, r0
 800694a:	0e9b      	lsrs	r3, r3, #26
 800694c:	f003 021f 	and.w	r2, r3, #31
 8006950:	e01e      	b.n	8006990 <HAL_ADC_ConfigChannel+0x1f8>
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	2101      	movs	r1, #1
 8006958:	4618      	mov	r0, r3
 800695a:	f7ff f939 	bl	8005bd0 <LL_ADC_GetOffsetChannel>
 800695e:	4603      	mov	r3, r0
 8006960:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006964:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8006968:	fa93 f3a3 	rbit	r3, r3
 800696c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8006970:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006974:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8006978:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800697c:	2b00      	cmp	r3, #0
 800697e:	d101      	bne.n	8006984 <HAL_ADC_ConfigChannel+0x1ec>
    return 32U;
 8006980:	2320      	movs	r3, #32
 8006982:	e004      	b.n	800698e <HAL_ADC_ConfigChannel+0x1f6>
  return __builtin_clz(value);
 8006984:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8006988:	fab3 f383 	clz	r3, r3
 800698c:	b2db      	uxtb	r3, r3
 800698e:	461a      	mov	r2, r3
 8006990:	683b      	ldr	r3, [r7, #0]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006998:	2b00      	cmp	r3, #0
 800699a:	d105      	bne.n	80069a8 <HAL_ADC_ConfigChannel+0x210>
 800699c:	683b      	ldr	r3, [r7, #0]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	0e9b      	lsrs	r3, r3, #26
 80069a2:	f003 031f 	and.w	r3, r3, #31
 80069a6:	e018      	b.n	80069da <HAL_ADC_ConfigChannel+0x242>
 80069a8:	683b      	ldr	r3, [r7, #0]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80069b0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80069b4:	fa93 f3a3 	rbit	r3, r3
 80069b8:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 80069bc:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80069c0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 80069c4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	d101      	bne.n	80069d0 <HAL_ADC_ConfigChannel+0x238>
    return 32U;
 80069cc:	2320      	movs	r3, #32
 80069ce:	e004      	b.n	80069da <HAL_ADC_ConfigChannel+0x242>
  return __builtin_clz(value);
 80069d0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80069d4:	fab3 f383 	clz	r3, r3
 80069d8:	b2db      	uxtb	r3, r3
 80069da:	429a      	cmp	r2, r3
 80069dc:	d106      	bne.n	80069ec <HAL_ADC_ConfigChannel+0x254>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	2200      	movs	r2, #0
 80069e4:	2101      	movs	r1, #1
 80069e6:	4618      	mov	r0, r3
 80069e8:	f7ff f908 	bl	8005bfc <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	2102      	movs	r1, #2
 80069f2:	4618      	mov	r0, r3
 80069f4:	f7ff f8ec 	bl	8005bd0 <LL_ADC_GetOffsetChannel>
 80069f8:	4603      	mov	r3, r0
 80069fa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d10a      	bne.n	8006a18 <HAL_ADC_ConfigChannel+0x280>
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	2102      	movs	r1, #2
 8006a08:	4618      	mov	r0, r3
 8006a0a:	f7ff f8e1 	bl	8005bd0 <LL_ADC_GetOffsetChannel>
 8006a0e:	4603      	mov	r3, r0
 8006a10:	0e9b      	lsrs	r3, r3, #26
 8006a12:	f003 021f 	and.w	r2, r3, #31
 8006a16:	e01e      	b.n	8006a56 <HAL_ADC_ConfigChannel+0x2be>
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	2102      	movs	r1, #2
 8006a1e:	4618      	mov	r0, r3
 8006a20:	f7ff f8d6 	bl	8005bd0 <LL_ADC_GetOffsetChannel>
 8006a24:	4603      	mov	r3, r0
 8006a26:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006a2a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006a2e:	fa93 f3a3 	rbit	r3, r3
 8006a32:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8006a36:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006a3a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8006a3e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d101      	bne.n	8006a4a <HAL_ADC_ConfigChannel+0x2b2>
    return 32U;
 8006a46:	2320      	movs	r3, #32
 8006a48:	e004      	b.n	8006a54 <HAL_ADC_ConfigChannel+0x2bc>
  return __builtin_clz(value);
 8006a4a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006a4e:	fab3 f383 	clz	r3, r3
 8006a52:	b2db      	uxtb	r3, r3
 8006a54:	461a      	mov	r2, r3
 8006a56:	683b      	ldr	r3, [r7, #0]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d105      	bne.n	8006a6e <HAL_ADC_ConfigChannel+0x2d6>
 8006a62:	683b      	ldr	r3, [r7, #0]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	0e9b      	lsrs	r3, r3, #26
 8006a68:	f003 031f 	and.w	r3, r3, #31
 8006a6c:	e016      	b.n	8006a9c <HAL_ADC_ConfigChannel+0x304>
 8006a6e:	683b      	ldr	r3, [r7, #0]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006a76:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8006a7a:	fa93 f3a3 	rbit	r3, r3
 8006a7e:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8006a80:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8006a82:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8006a86:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d101      	bne.n	8006a92 <HAL_ADC_ConfigChannel+0x2fa>
    return 32U;
 8006a8e:	2320      	movs	r3, #32
 8006a90:	e004      	b.n	8006a9c <HAL_ADC_ConfigChannel+0x304>
  return __builtin_clz(value);
 8006a92:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006a96:	fab3 f383 	clz	r3, r3
 8006a9a:	b2db      	uxtb	r3, r3
 8006a9c:	429a      	cmp	r2, r3
 8006a9e:	d106      	bne.n	8006aae <HAL_ADC_ConfigChannel+0x316>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	2200      	movs	r2, #0
 8006aa6:	2102      	movs	r1, #2
 8006aa8:	4618      	mov	r0, r3
 8006aaa:	f7ff f8a7 	bl	8005bfc <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	2103      	movs	r1, #3
 8006ab4:	4618      	mov	r0, r3
 8006ab6:	f7ff f88b 	bl	8005bd0 <LL_ADC_GetOffsetChannel>
 8006aba:	4603      	mov	r3, r0
 8006abc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	d10a      	bne.n	8006ada <HAL_ADC_ConfigChannel+0x342>
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	2103      	movs	r1, #3
 8006aca:	4618      	mov	r0, r3
 8006acc:	f7ff f880 	bl	8005bd0 <LL_ADC_GetOffsetChannel>
 8006ad0:	4603      	mov	r3, r0
 8006ad2:	0e9b      	lsrs	r3, r3, #26
 8006ad4:	f003 021f 	and.w	r2, r3, #31
 8006ad8:	e017      	b.n	8006b0a <HAL_ADC_ConfigChannel+0x372>
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	2103      	movs	r1, #3
 8006ae0:	4618      	mov	r0, r3
 8006ae2:	f7ff f875 	bl	8005bd0 <LL_ADC_GetOffsetChannel>
 8006ae6:	4603      	mov	r3, r0
 8006ae8:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006aea:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006aec:	fa93 f3a3 	rbit	r3, r3
 8006af0:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8006af2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006af4:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8006af6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d101      	bne.n	8006b00 <HAL_ADC_ConfigChannel+0x368>
    return 32U;
 8006afc:	2320      	movs	r3, #32
 8006afe:	e003      	b.n	8006b08 <HAL_ADC_ConfigChannel+0x370>
  return __builtin_clz(value);
 8006b00:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006b02:	fab3 f383 	clz	r3, r3
 8006b06:	b2db      	uxtb	r3, r3
 8006b08:	461a      	mov	r2, r3
 8006b0a:	683b      	ldr	r3, [r7, #0]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d105      	bne.n	8006b22 <HAL_ADC_ConfigChannel+0x38a>
 8006b16:	683b      	ldr	r3, [r7, #0]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	0e9b      	lsrs	r3, r3, #26
 8006b1c:	f003 031f 	and.w	r3, r3, #31
 8006b20:	e011      	b.n	8006b46 <HAL_ADC_ConfigChannel+0x3ae>
 8006b22:	683b      	ldr	r3, [r7, #0]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006b28:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006b2a:	fa93 f3a3 	rbit	r3, r3
 8006b2e:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8006b30:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006b32:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8006b34:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d101      	bne.n	8006b3e <HAL_ADC_ConfigChannel+0x3a6>
    return 32U;
 8006b3a:	2320      	movs	r3, #32
 8006b3c:	e003      	b.n	8006b46 <HAL_ADC_ConfigChannel+0x3ae>
  return __builtin_clz(value);
 8006b3e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006b40:	fab3 f383 	clz	r3, r3
 8006b44:	b2db      	uxtb	r3, r3
 8006b46:	429a      	cmp	r2, r3
 8006b48:	d106      	bne.n	8006b58 <HAL_ADC_ConfigChannel+0x3c0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	2200      	movs	r2, #0
 8006b50:	2103      	movs	r1, #3
 8006b52:	4618      	mov	r0, r3
 8006b54:	f7ff f852 	bl	8005bfc <LL_ADC_SetOffsetState>

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	4618      	mov	r0, r3
 8006b5e:	f7ff f98d 	bl	8005e7c <LL_ADC_IsEnabled>
 8006b62:	4603      	mov	r3, r0
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	f040 81c2 	bne.w	8006eee <HAL_ADC_ConfigChannel+0x756>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	6818      	ldr	r0, [r3, #0]
 8006b6e:	683b      	ldr	r3, [r7, #0]
 8006b70:	6819      	ldr	r1, [r3, #0]
 8006b72:	683b      	ldr	r3, [r7, #0]
 8006b74:	68db      	ldr	r3, [r3, #12]
 8006b76:	461a      	mov	r2, r3
 8006b78:	f7ff f8e6 	bl	8005d48 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8006b7c:	683b      	ldr	r3, [r7, #0]
 8006b7e:	68db      	ldr	r3, [r3, #12]
 8006b80:	4a8e      	ldr	r2, [pc, #568]	; (8006dbc <HAL_ADC_ConfigChannel+0x624>)
 8006b82:	4293      	cmp	r3, r2
 8006b84:	f040 8130 	bne.w	8006de8 <HAL_ADC_ConfigChannel+0x650>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8006b8c:	683b      	ldr	r3, [r7, #0]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	d10b      	bne.n	8006bb0 <HAL_ADC_ConfigChannel+0x418>
 8006b98:	683b      	ldr	r3, [r7, #0]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	0e9b      	lsrs	r3, r3, #26
 8006b9e:	3301      	adds	r3, #1
 8006ba0:	f003 031f 	and.w	r3, r3, #31
 8006ba4:	2b09      	cmp	r3, #9
 8006ba6:	bf94      	ite	ls
 8006ba8:	2301      	movls	r3, #1
 8006baa:	2300      	movhi	r3, #0
 8006bac:	b2db      	uxtb	r3, r3
 8006bae:	e019      	b.n	8006be4 <HAL_ADC_ConfigChannel+0x44c>
 8006bb0:	683b      	ldr	r3, [r7, #0]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006bb6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006bb8:	fa93 f3a3 	rbit	r3, r3
 8006bbc:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8006bbe:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006bc0:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8006bc2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d101      	bne.n	8006bcc <HAL_ADC_ConfigChannel+0x434>
    return 32U;
 8006bc8:	2320      	movs	r3, #32
 8006bca:	e003      	b.n	8006bd4 <HAL_ADC_ConfigChannel+0x43c>
  return __builtin_clz(value);
 8006bcc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006bce:	fab3 f383 	clz	r3, r3
 8006bd2:	b2db      	uxtb	r3, r3
 8006bd4:	3301      	adds	r3, #1
 8006bd6:	f003 031f 	and.w	r3, r3, #31
 8006bda:	2b09      	cmp	r3, #9
 8006bdc:	bf94      	ite	ls
 8006bde:	2301      	movls	r3, #1
 8006be0:	2300      	movhi	r3, #0
 8006be2:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d079      	beq.n	8006cdc <HAL_ADC_ConfigChannel+0x544>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8006be8:	683b      	ldr	r3, [r7, #0]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	d107      	bne.n	8006c04 <HAL_ADC_ConfigChannel+0x46c>
 8006bf4:	683b      	ldr	r3, [r7, #0]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	0e9b      	lsrs	r3, r3, #26
 8006bfa:	3301      	adds	r3, #1
 8006bfc:	069b      	lsls	r3, r3, #26
 8006bfe:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8006c02:	e015      	b.n	8006c30 <HAL_ADC_ConfigChannel+0x498>
 8006c04:	683b      	ldr	r3, [r7, #0]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006c0a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006c0c:	fa93 f3a3 	rbit	r3, r3
 8006c10:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8006c12:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006c14:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8006c16:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d101      	bne.n	8006c20 <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 8006c1c:	2320      	movs	r3, #32
 8006c1e:	e003      	b.n	8006c28 <HAL_ADC_ConfigChannel+0x490>
  return __builtin_clz(value);
 8006c20:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006c22:	fab3 f383 	clz	r3, r3
 8006c26:	b2db      	uxtb	r3, r3
 8006c28:	3301      	adds	r3, #1
 8006c2a:	069b      	lsls	r3, r3, #26
 8006c2c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8006c30:	683b      	ldr	r3, [r7, #0]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	d109      	bne.n	8006c50 <HAL_ADC_ConfigChannel+0x4b8>
 8006c3c:	683b      	ldr	r3, [r7, #0]
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	0e9b      	lsrs	r3, r3, #26
 8006c42:	3301      	adds	r3, #1
 8006c44:	f003 031f 	and.w	r3, r3, #31
 8006c48:	2101      	movs	r1, #1
 8006c4a:	fa01 f303 	lsl.w	r3, r1, r3
 8006c4e:	e017      	b.n	8006c80 <HAL_ADC_ConfigChannel+0x4e8>
 8006c50:	683b      	ldr	r3, [r7, #0]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006c56:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006c58:	fa93 f3a3 	rbit	r3, r3
 8006c5c:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8006c5e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006c60:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8006c62:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d101      	bne.n	8006c6c <HAL_ADC_ConfigChannel+0x4d4>
    return 32U;
 8006c68:	2320      	movs	r3, #32
 8006c6a:	e003      	b.n	8006c74 <HAL_ADC_ConfigChannel+0x4dc>
  return __builtin_clz(value);
 8006c6c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006c6e:	fab3 f383 	clz	r3, r3
 8006c72:	b2db      	uxtb	r3, r3
 8006c74:	3301      	adds	r3, #1
 8006c76:	f003 031f 	and.w	r3, r3, #31
 8006c7a:	2101      	movs	r1, #1
 8006c7c:	fa01 f303 	lsl.w	r3, r1, r3
 8006c80:	ea42 0103 	orr.w	r1, r2, r3
 8006c84:	683b      	ldr	r3, [r7, #0]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	d10a      	bne.n	8006ca6 <HAL_ADC_ConfigChannel+0x50e>
 8006c90:	683b      	ldr	r3, [r7, #0]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	0e9b      	lsrs	r3, r3, #26
 8006c96:	3301      	adds	r3, #1
 8006c98:	f003 021f 	and.w	r2, r3, #31
 8006c9c:	4613      	mov	r3, r2
 8006c9e:	005b      	lsls	r3, r3, #1
 8006ca0:	4413      	add	r3, r2
 8006ca2:	051b      	lsls	r3, r3, #20
 8006ca4:	e018      	b.n	8006cd8 <HAL_ADC_ConfigChannel+0x540>
 8006ca6:	683b      	ldr	r3, [r7, #0]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006cac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006cae:	fa93 f3a3 	rbit	r3, r3
 8006cb2:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8006cb4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006cb6:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8006cb8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d101      	bne.n	8006cc2 <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 8006cbe:	2320      	movs	r3, #32
 8006cc0:	e003      	b.n	8006cca <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 8006cc2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006cc4:	fab3 f383 	clz	r3, r3
 8006cc8:	b2db      	uxtb	r3, r3
 8006cca:	3301      	adds	r3, #1
 8006ccc:	f003 021f 	and.w	r2, r3, #31
 8006cd0:	4613      	mov	r3, r2
 8006cd2:	005b      	lsls	r3, r3, #1
 8006cd4:	4413      	add	r3, r2
 8006cd6:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006cd8:	430b      	orrs	r3, r1
 8006cda:	e080      	b.n	8006dde <HAL_ADC_ConfigChannel+0x646>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8006cdc:	683b      	ldr	r3, [r7, #0]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d107      	bne.n	8006cf8 <HAL_ADC_ConfigChannel+0x560>
 8006ce8:	683b      	ldr	r3, [r7, #0]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	0e9b      	lsrs	r3, r3, #26
 8006cee:	3301      	adds	r3, #1
 8006cf0:	069b      	lsls	r3, r3, #26
 8006cf2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8006cf6:	e015      	b.n	8006d24 <HAL_ADC_ConfigChannel+0x58c>
 8006cf8:	683b      	ldr	r3, [r7, #0]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006cfe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d00:	fa93 f3a3 	rbit	r3, r3
 8006d04:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8006d06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d08:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8006d0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	d101      	bne.n	8006d14 <HAL_ADC_ConfigChannel+0x57c>
    return 32U;
 8006d10:	2320      	movs	r3, #32
 8006d12:	e003      	b.n	8006d1c <HAL_ADC_ConfigChannel+0x584>
  return __builtin_clz(value);
 8006d14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d16:	fab3 f383 	clz	r3, r3
 8006d1a:	b2db      	uxtb	r3, r3
 8006d1c:	3301      	adds	r3, #1
 8006d1e:	069b      	lsls	r3, r3, #26
 8006d20:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8006d24:	683b      	ldr	r3, [r7, #0]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	d109      	bne.n	8006d44 <HAL_ADC_ConfigChannel+0x5ac>
 8006d30:	683b      	ldr	r3, [r7, #0]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	0e9b      	lsrs	r3, r3, #26
 8006d36:	3301      	adds	r3, #1
 8006d38:	f003 031f 	and.w	r3, r3, #31
 8006d3c:	2101      	movs	r1, #1
 8006d3e:	fa01 f303 	lsl.w	r3, r1, r3
 8006d42:	e017      	b.n	8006d74 <HAL_ADC_ConfigChannel+0x5dc>
 8006d44:	683b      	ldr	r3, [r7, #0]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006d4a:	6a3b      	ldr	r3, [r7, #32]
 8006d4c:	fa93 f3a3 	rbit	r3, r3
 8006d50:	61fb      	str	r3, [r7, #28]
  return result;
 8006d52:	69fb      	ldr	r3, [r7, #28]
 8006d54:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8006d56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d101      	bne.n	8006d60 <HAL_ADC_ConfigChannel+0x5c8>
    return 32U;
 8006d5c:	2320      	movs	r3, #32
 8006d5e:	e003      	b.n	8006d68 <HAL_ADC_ConfigChannel+0x5d0>
  return __builtin_clz(value);
 8006d60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d62:	fab3 f383 	clz	r3, r3
 8006d66:	b2db      	uxtb	r3, r3
 8006d68:	3301      	adds	r3, #1
 8006d6a:	f003 031f 	and.w	r3, r3, #31
 8006d6e:	2101      	movs	r1, #1
 8006d70:	fa01 f303 	lsl.w	r3, r1, r3
 8006d74:	ea42 0103 	orr.w	r1, r2, r3
 8006d78:	683b      	ldr	r3, [r7, #0]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	d10d      	bne.n	8006da0 <HAL_ADC_ConfigChannel+0x608>
 8006d84:	683b      	ldr	r3, [r7, #0]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	0e9b      	lsrs	r3, r3, #26
 8006d8a:	3301      	adds	r3, #1
 8006d8c:	f003 021f 	and.w	r2, r3, #31
 8006d90:	4613      	mov	r3, r2
 8006d92:	005b      	lsls	r3, r3, #1
 8006d94:	4413      	add	r3, r2
 8006d96:	3b1e      	subs	r3, #30
 8006d98:	051b      	lsls	r3, r3, #20
 8006d9a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8006d9e:	e01d      	b.n	8006ddc <HAL_ADC_ConfigChannel+0x644>
 8006da0:	683b      	ldr	r3, [r7, #0]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006da6:	697b      	ldr	r3, [r7, #20]
 8006da8:	fa93 f3a3 	rbit	r3, r3
 8006dac:	613b      	str	r3, [r7, #16]
  return result;
 8006dae:	693b      	ldr	r3, [r7, #16]
 8006db0:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8006db2:	69bb      	ldr	r3, [r7, #24]
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d103      	bne.n	8006dc0 <HAL_ADC_ConfigChannel+0x628>
    return 32U;
 8006db8:	2320      	movs	r3, #32
 8006dba:	e005      	b.n	8006dc8 <HAL_ADC_ConfigChannel+0x630>
 8006dbc:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8006dc0:	69bb      	ldr	r3, [r7, #24]
 8006dc2:	fab3 f383 	clz	r3, r3
 8006dc6:	b2db      	uxtb	r3, r3
 8006dc8:	3301      	adds	r3, #1
 8006dca:	f003 021f 	and.w	r2, r3, #31
 8006dce:	4613      	mov	r3, r2
 8006dd0:	005b      	lsls	r3, r3, #1
 8006dd2:	4413      	add	r3, r2
 8006dd4:	3b1e      	subs	r3, #30
 8006dd6:	051b      	lsls	r3, r3, #20
 8006dd8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006ddc:	430b      	orrs	r3, r1
 8006dde:	683a      	ldr	r2, [r7, #0]
 8006de0:	6892      	ldr	r2, [r2, #8]
 8006de2:	4619      	mov	r1, r3
 8006de4:	f7fe ff85 	bl	8005cf2 <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8006de8:	683b      	ldr	r3, [r7, #0]
 8006dea:	681a      	ldr	r2, [r3, #0]
 8006dec:	4b45      	ldr	r3, [pc, #276]	; (8006f04 <HAL_ADC_ConfigChannel+0x76c>)
 8006dee:	4013      	ands	r3, r2
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d07c      	beq.n	8006eee <HAL_ADC_ConfigChannel+0x756>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006df4:	4844      	ldr	r0, [pc, #272]	; (8006f08 <HAL_ADC_ConfigChannel+0x770>)
 8006df6:	f7fe feb9 	bl	8005b6c <LL_ADC_GetCommonPathInternalCh>
 8006dfa:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006dfe:	4843      	ldr	r0, [pc, #268]	; (8006f0c <HAL_ADC_ConfigChannel+0x774>)
 8006e00:	f7ff f83c 	bl	8005e7c <LL_ADC_IsEnabled>
 8006e04:	4603      	mov	r3, r0
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d15e      	bne.n	8006ec8 <HAL_ADC_ConfigChannel+0x730>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8006e0a:	683b      	ldr	r3, [r7, #0]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	4a40      	ldr	r2, [pc, #256]	; (8006f10 <HAL_ADC_ConfigChannel+0x778>)
 8006e10:	4293      	cmp	r3, r2
 8006e12:	d127      	bne.n	8006e64 <HAL_ADC_ConfigChannel+0x6cc>
 8006e14:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8006e18:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d121      	bne.n	8006e64 <HAL_ADC_ConfigChannel+0x6cc>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	4a39      	ldr	r2, [pc, #228]	; (8006f0c <HAL_ADC_ConfigChannel+0x774>)
 8006e26:	4293      	cmp	r3, r2
 8006e28:	d161      	bne.n	8006eee <HAL_ADC_ConfigChannel+0x756>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8006e2a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8006e2e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8006e32:	4619      	mov	r1, r3
 8006e34:	4834      	ldr	r0, [pc, #208]	; (8006f08 <HAL_ADC_ConfigChannel+0x770>)
 8006e36:	f7fe fe86 	bl	8005b46 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006e3a:	4b36      	ldr	r3, [pc, #216]	; (8006f14 <HAL_ADC_ConfigChannel+0x77c>)
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	099b      	lsrs	r3, r3, #6
 8006e40:	4a35      	ldr	r2, [pc, #212]	; (8006f18 <HAL_ADC_ConfigChannel+0x780>)
 8006e42:	fba2 2303 	umull	r2, r3, r2, r3
 8006e46:	099b      	lsrs	r3, r3, #6
 8006e48:	1c5a      	adds	r2, r3, #1
 8006e4a:	4613      	mov	r3, r2
 8006e4c:	005b      	lsls	r3, r3, #1
 8006e4e:	4413      	add	r3, r2
 8006e50:	009b      	lsls	r3, r3, #2
 8006e52:	60fb      	str	r3, [r7, #12]
              while(wait_loop_index != 0UL)
 8006e54:	e002      	b.n	8006e5c <HAL_ADC_ConfigChannel+0x6c4>
              {
                wait_loop_index--;
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	3b01      	subs	r3, #1
 8006e5a:	60fb      	str	r3, [r7, #12]
              while(wait_loop_index != 0UL)
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	d1f9      	bne.n	8006e56 <HAL_ADC_ConfigChannel+0x6be>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8006e62:	e044      	b.n	8006eee <HAL_ADC_ConfigChannel+0x756>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8006e64:	683b      	ldr	r3, [r7, #0]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	4a2c      	ldr	r2, [pc, #176]	; (8006f1c <HAL_ADC_ConfigChannel+0x784>)
 8006e6a:	4293      	cmp	r3, r2
 8006e6c:	d113      	bne.n	8006e96 <HAL_ADC_ConfigChannel+0x6fe>
 8006e6e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8006e72:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d10d      	bne.n	8006e96 <HAL_ADC_ConfigChannel+0x6fe>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	4a23      	ldr	r2, [pc, #140]	; (8006f0c <HAL_ADC_ConfigChannel+0x774>)
 8006e80:	4293      	cmp	r3, r2
 8006e82:	d134      	bne.n	8006eee <HAL_ADC_ConfigChannel+0x756>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8006e84:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8006e88:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006e8c:	4619      	mov	r1, r3
 8006e8e:	481e      	ldr	r0, [pc, #120]	; (8006f08 <HAL_ADC_ConfigChannel+0x770>)
 8006e90:	f7fe fe59 	bl	8005b46 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8006e94:	e02b      	b.n	8006eee <HAL_ADC_ConfigChannel+0x756>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8006e96:	683b      	ldr	r3, [r7, #0]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	4a21      	ldr	r2, [pc, #132]	; (8006f20 <HAL_ADC_ConfigChannel+0x788>)
 8006e9c:	4293      	cmp	r3, r2
 8006e9e:	d126      	bne.n	8006eee <HAL_ADC_ConfigChannel+0x756>
 8006ea0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8006ea4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	d120      	bne.n	8006eee <HAL_ADC_ConfigChannel+0x756>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	4a16      	ldr	r2, [pc, #88]	; (8006f0c <HAL_ADC_ConfigChannel+0x774>)
 8006eb2:	4293      	cmp	r3, r2
 8006eb4:	d11b      	bne.n	8006eee <HAL_ADC_ConfigChannel+0x756>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8006eb6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8006eba:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8006ebe:	4619      	mov	r1, r3
 8006ec0:	4811      	ldr	r0, [pc, #68]	; (8006f08 <HAL_ADC_ConfigChannel+0x770>)
 8006ec2:	f7fe fe40 	bl	8005b46 <LL_ADC_SetCommonPathInternalCh>
 8006ec6:	e012      	b.n	8006eee <HAL_ADC_ConfigChannel+0x756>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006ecc:	f043 0220 	orr.w	r2, r3, #32
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	655a      	str	r2, [r3, #84]	; 0x54

          tmp_hal_status = HAL_ERROR;
 8006ed4:	2301      	movs	r3, #1
 8006ed6:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 8006eda:	e008      	b.n	8006eee <HAL_ADC_ConfigChannel+0x756>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006ee0:	f043 0220 	orr.w	r2, r3, #32
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8006ee8:	2301      	movs	r3, #1
 8006eea:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	2200      	movs	r2, #0
 8006ef2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Return function status */
  return tmp_hal_status;
 8006ef6:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8006efa:	4618      	mov	r0, r3
 8006efc:	37d8      	adds	r7, #216	; 0xd8
 8006efe:	46bd      	mov	sp, r7
 8006f00:	bd80      	pop	{r7, pc}
 8006f02:	bf00      	nop
 8006f04:	80080000 	.word	0x80080000
 8006f08:	50040300 	.word	0x50040300
 8006f0c:	50040000 	.word	0x50040000
 8006f10:	c7520000 	.word	0xc7520000
 8006f14:	20000038 	.word	0x20000038
 8006f18:	053e2d63 	.word	0x053e2d63
 8006f1c:	cb840000 	.word	0xcb840000
 8006f20:	80000001 	.word	0x80000001

08006f24 <ADC_ConversionStop>:
  *
  *         (1) On STM32WB series, parameter not available on devices: STM32WB10xx, STM32WB15xx, STM32WB1Mxx.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8006f24:	b580      	push	{r7, lr}
 8006f26:	b088      	sub	sp, #32
 8006f28:	af00      	add	r7, sp, #0
 8006f2a:	6078      	str	r0, [r7, #4]
 8006f2c:	6039      	str	r1, [r7, #0]
    }
    
  }
#else
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8006f2e:	2300      	movs	r3, #0
 8006f30:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8006f32:	683b      	ldr	r3, [r7, #0]
 8006f34:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	4618      	mov	r0, r3
 8006f3c:	f7fe ffec 	bl	8005f18 <LL_ADC_REG_IsConversionOngoing>
 8006f40:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	4618      	mov	r0, r3
 8006f48:	f7ff f80d 	bl	8005f66 <LL_ADC_INJ_IsConversionOngoing>
 8006f4c:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8006f4e:	693b      	ldr	r3, [r7, #16]
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d103      	bne.n	8006f5c <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	f000 8098 	beq.w	800708c <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	68db      	ldr	r3, [r3, #12]
 8006f62:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d02a      	beq.n	8006fc0 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	7e5b      	ldrb	r3, [r3, #25]
 8006f6e:	2b01      	cmp	r3, #1
 8006f70:	d126      	bne.n	8006fc0 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	7e1b      	ldrb	r3, [r3, #24]
 8006f76:	2b01      	cmp	r3, #1
 8006f78:	d122      	bne.n	8006fc0 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8006f7a:	2301      	movs	r3, #1
 8006f7c:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8006f7e:	e014      	b.n	8006faa <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8006f80:	69fb      	ldr	r3, [r7, #28]
 8006f82:	4a45      	ldr	r2, [pc, #276]	; (8007098 <ADC_ConversionStop+0x174>)
 8006f84:	4293      	cmp	r3, r2
 8006f86:	d90d      	bls.n	8006fa4 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006f8c:	f043 0210 	orr.w	r2, r3, #16
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006f98:	f043 0201 	orr.w	r2, r3, #1
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8006fa0:	2301      	movs	r3, #1
 8006fa2:	e074      	b.n	800708e <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8006fa4:	69fb      	ldr	r3, [r7, #28]
 8006fa6:	3301      	adds	r3, #1
 8006fa8:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006fb4:	2b40      	cmp	r3, #64	; 0x40
 8006fb6:	d1e3      	bne.n	8006f80 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	2240      	movs	r2, #64	; 0x40
 8006fbe:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8006fc0:	69bb      	ldr	r3, [r7, #24]
 8006fc2:	2b02      	cmp	r3, #2
 8006fc4:	d014      	beq.n	8006ff0 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	4618      	mov	r0, r3
 8006fcc:	f7fe ffa4 	bl	8005f18 <LL_ADC_REG_IsConversionOngoing>
 8006fd0:	4603      	mov	r3, r0
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d00c      	beq.n	8006ff0 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	4618      	mov	r0, r3
 8006fdc:	f7fe ff61 	bl	8005ea2 <LL_ADC_IsDisableOngoing>
 8006fe0:	4603      	mov	r3, r0
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d104      	bne.n	8006ff0 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	4618      	mov	r0, r3
 8006fec:	f7fe ff80 	bl	8005ef0 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8006ff0:	69bb      	ldr	r3, [r7, #24]
 8006ff2:	2b01      	cmp	r3, #1
 8006ff4:	d014      	beq.n	8007020 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	4618      	mov	r0, r3
 8006ffc:	f7fe ffb3 	bl	8005f66 <LL_ADC_INJ_IsConversionOngoing>
 8007000:	4603      	mov	r3, r0
 8007002:	2b00      	cmp	r3, #0
 8007004:	d00c      	beq.n	8007020 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	4618      	mov	r0, r3
 800700c:	f7fe ff49 	bl	8005ea2 <LL_ADC_IsDisableOngoing>
 8007010:	4603      	mov	r3, r0
 8007012:	2b00      	cmp	r3, #0
 8007014:	d104      	bne.n	8007020 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	4618      	mov	r0, r3
 800701c:	f7fe ff8f 	bl	8005f3e <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8007020:	69bb      	ldr	r3, [r7, #24]
 8007022:	2b02      	cmp	r3, #2
 8007024:	d005      	beq.n	8007032 <ADC_ConversionStop+0x10e>
 8007026:	69bb      	ldr	r3, [r7, #24]
 8007028:	2b03      	cmp	r3, #3
 800702a:	d105      	bne.n	8007038 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 800702c:	230c      	movs	r3, #12
 800702e:	617b      	str	r3, [r7, #20]
        break;
 8007030:	e005      	b.n	800703e <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8007032:	2308      	movs	r3, #8
 8007034:	617b      	str	r3, [r7, #20]
        break;
 8007036:	e002      	b.n	800703e <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8007038:	2304      	movs	r3, #4
 800703a:	617b      	str	r3, [r7, #20]
        break;
 800703c:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 800703e:	f7fe fd17 	bl	8005a70 <HAL_GetTick>
 8007042:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8007044:	e01b      	b.n	800707e <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8007046:	f7fe fd13 	bl	8005a70 <HAL_GetTick>
 800704a:	4602      	mov	r2, r0
 800704c:	68bb      	ldr	r3, [r7, #8]
 800704e:	1ad3      	subs	r3, r2, r3
 8007050:	2b05      	cmp	r3, #5
 8007052:	d914      	bls.n	800707e <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	689a      	ldr	r2, [r3, #8]
 800705a:	697b      	ldr	r3, [r7, #20]
 800705c:	4013      	ands	r3, r2
 800705e:	2b00      	cmp	r3, #0
 8007060:	d00d      	beq.n	800707e <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007066:	f043 0210 	orr.w	r2, r3, #16
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007072:	f043 0201 	orr.w	r2, r3, #1
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 800707a:	2301      	movs	r3, #1
 800707c:	e007      	b.n	800708e <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	689a      	ldr	r2, [r3, #8]
 8007084:	697b      	ldr	r3, [r7, #20]
 8007086:	4013      	ands	r3, r2
 8007088:	2b00      	cmp	r3, #0
 800708a:	d1dc      	bne.n	8007046 <ADC_ConversionStop+0x122>

  }
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Return HAL status */
  return HAL_OK;
 800708c:	2300      	movs	r3, #0
}
 800708e:	4618      	mov	r0, r3
 8007090:	3720      	adds	r7, #32
 8007092:	46bd      	mov	sp, r7
 8007094:	bd80      	pop	{r7, pc}
 8007096:	bf00      	nop
 8007098:	a33fffff 	.word	0xa33fffff

0800709c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800709c:	b580      	push	{r7, lr}
 800709e:	b084      	sub	sp, #16
 80070a0:	af00      	add	r7, sp, #0
 80070a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80070a4:	2300      	movs	r3, #0
 80070a6:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	4618      	mov	r0, r3
 80070ae:	f7fe fee5 	bl	8005e7c <LL_ADC_IsEnabled>
 80070b2:	4603      	mov	r3, r0
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d15e      	bne.n	8007176 <ADC_Enable+0xda>
  {
    /* Check if conditions to enable the ADC are fulfilled */
#if defined (ADC_SUPPORT_2_5_MSPS)
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
#else
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	689a      	ldr	r2, [r3, #8]
 80070be:	4b30      	ldr	r3, [pc, #192]	; (8007180 <ADC_Enable+0xe4>)
 80070c0:	4013      	ands	r3, r2
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	d00d      	beq.n	80070e2 <ADC_Enable+0x46>
#endif
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80070ca:	f043 0210 	orr.w	r2, r3, #16
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80070d6:	f043 0201 	orr.w	r2, r3, #1
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 80070de:	2301      	movs	r3, #1
 80070e0:	e04a      	b.n	8007178 <ADC_Enable+0xdc>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	4618      	mov	r0, r3
 80070e8:	f7fe fea0 	bl	8005e2c <LL_ADC_Enable>

    if((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80070ec:	4825      	ldr	r0, [pc, #148]	; (8007184 <ADC_Enable+0xe8>)
 80070ee:	f7fe fd3d 	bl	8005b6c <LL_ADC_GetCommonPathInternalCh>
 80070f2:	4603      	mov	r3, r0
 80070f4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	d00f      	beq.n	800711c <ADC_Enable+0x80>
      /* Delay for temperature sensor buffer stabilization time */
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80070fc:	4b22      	ldr	r3, [pc, #136]	; (8007188 <ADC_Enable+0xec>)
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	099b      	lsrs	r3, r3, #6
 8007102:	4a22      	ldr	r2, [pc, #136]	; (800718c <ADC_Enable+0xf0>)
 8007104:	fba2 2303 	umull	r2, r3, r2, r3
 8007108:	099b      	lsrs	r3, r3, #6
 800710a:	3301      	adds	r3, #1
 800710c:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 800710e:	e002      	b.n	8007116 <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 8007110:	68bb      	ldr	r3, [r7, #8]
 8007112:	3b01      	subs	r3, #1
 8007114:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 8007116:	68bb      	ldr	r3, [r7, #8]
 8007118:	2b00      	cmp	r3, #0
 800711a:	d1f9      	bne.n	8007110 <ADC_Enable+0x74>
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
#endif /*ADC_SUPPORT_2_5_MSPS */
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 800711c:	f7fe fca8 	bl	8005a70 <HAL_GetTick>
 8007120:	60f8      	str	r0, [r7, #12]
      
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8007122:	e021      	b.n	8007168 <ADC_Enable+0xcc>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if(LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	4618      	mov	r0, r3
 800712a:	f7fe fea7 	bl	8005e7c <LL_ADC_IsEnabled>
 800712e:	4603      	mov	r3, r0
 8007130:	2b00      	cmp	r3, #0
 8007132:	d104      	bne.n	800713e <ADC_Enable+0xa2>
        {
          LL_ADC_Enable(hadc->Instance);
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	4618      	mov	r0, r3
 800713a:	f7fe fe77 	bl	8005e2c <LL_ADC_Enable>
        }
        
        if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800713e:	f7fe fc97 	bl	8005a70 <HAL_GetTick>
 8007142:	4602      	mov	r2, r0
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	1ad3      	subs	r3, r2, r3
 8007148:	2b02      	cmp	r3, #2
 800714a:	d90d      	bls.n	8007168 <ADC_Enable+0xcc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007150:	f043 0210 	orr.w	r2, r3, #16
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	655a      	str	r2, [r3, #84]	; 0x54
          
          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800715c:	f043 0201 	orr.w	r2, r3, #1
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	659a      	str	r2, [r3, #88]	; 0x58
          
          return HAL_ERROR;
 8007164:	2301      	movs	r3, #1
 8007166:	e007      	b.n	8007178 <ADC_Enable+0xdc>
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	f003 0301 	and.w	r3, r3, #1
 8007172:	2b01      	cmp	r3, #1
 8007174:	d1d6      	bne.n	8007124 <ADC_Enable+0x88>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8007176:	2300      	movs	r3, #0
}
 8007178:	4618      	mov	r0, r3
 800717a:	3710      	adds	r7, #16
 800717c:	46bd      	mov	sp, r7
 800717e:	bd80      	pop	{r7, pc}
 8007180:	8000003f 	.word	0x8000003f
 8007184:	50040300 	.word	0x50040300
 8007188:	20000038 	.word	0x20000038
 800718c:	053e2d63 	.word	0x053e2d63

08007190 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8007190:	b580      	push	{r7, lr}
 8007192:	b084      	sub	sp, #16
 8007194:	af00      	add	r7, sp, #0
 8007196:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	4618      	mov	r0, r3
 800719e:	f7fe fe80 	bl	8005ea2 <LL_ADC_IsDisableOngoing>
 80071a2:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	4618      	mov	r0, r3
 80071aa:	f7fe fe67 	bl	8005e7c <LL_ADC_IsEnabled>
 80071ae:	4603      	mov	r3, r0
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d047      	beq.n	8007244 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d144      	bne.n	8007244 <ADC_Disable+0xb4>
  {
    /* Check if conditions to disable the ADC are fulfilled */
#if defined (ADC_SUPPORT_2_5_MSPS)
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
#else
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	689b      	ldr	r3, [r3, #8]
 80071c0:	f003 030d 	and.w	r3, r3, #13
 80071c4:	2b01      	cmp	r3, #1
 80071c6:	d10c      	bne.n	80071e2 <ADC_Disable+0x52>
#endif
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	4618      	mov	r0, r3
 80071ce:	f7fe fe41 	bl	8005e54 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	2203      	movs	r2, #3
 80071d8:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80071da:	f7fe fc49 	bl	8005a70 <HAL_GetTick>
 80071de:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80071e0:	e029      	b.n	8007236 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80071e6:	f043 0210 	orr.w	r2, r3, #16
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	655a      	str	r2, [r3, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80071f2:	f043 0201 	orr.w	r2, r3, #1
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
 80071fa:	2301      	movs	r3, #1
 80071fc:	e023      	b.n	8007246 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80071fe:	f7fe fc37 	bl	8005a70 <HAL_GetTick>
 8007202:	4602      	mov	r2, r0
 8007204:	68bb      	ldr	r3, [r7, #8]
 8007206:	1ad3      	subs	r3, r2, r3
 8007208:	2b02      	cmp	r3, #2
 800720a:	d914      	bls.n	8007236 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	689b      	ldr	r3, [r3, #8]
 8007212:	f003 0301 	and.w	r3, r3, #1
 8007216:	2b00      	cmp	r3, #0
 8007218:	d00d      	beq.n	8007236 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800721e:	f043 0210 	orr.w	r2, r3, #16
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800722a:	f043 0201 	orr.w	r2, r3, #1
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8007232:	2301      	movs	r3, #1
 8007234:	e007      	b.n	8007246 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	689b      	ldr	r3, [r3, #8]
 800723c:	f003 0301 	and.w	r3, r3, #1
 8007240:	2b00      	cmp	r3, #0
 8007242:	d1dc      	bne.n	80071fe <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8007244:	2300      	movs	r3, #0
}
 8007246:	4618      	mov	r0, r3
 8007248:	3710      	adds	r7, #16
 800724a:	46bd      	mov	sp, r7
 800724c:	bd80      	pop	{r7, pc}

0800724e <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800724e:	b580      	push	{r7, lr}
 8007250:	b084      	sub	sp, #16
 8007252:	af00      	add	r7, sp, #0
 8007254:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800725a:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007260:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8007264:	2b00      	cmp	r3, #0
 8007266:	d14b      	bne.n	8007300 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800726c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	655a      	str	r2, [r3, #84]	; 0x54
        }
      }
    }
    
#else
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	f003 0308 	and.w	r3, r3, #8
 800727e:	2b00      	cmp	r3, #0
 8007280:	d021      	beq.n	80072c6 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	4618      	mov	r0, r3
 8007288:	f7fe fcd3 	bl	8005c32 <LL_ADC_REG_IsTriggerSourceSWStart>
 800728c:	4603      	mov	r3, r0
 800728e:	2b00      	cmp	r3, #0
 8007290:	d032      	beq.n	80072f8 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	68db      	ldr	r3, [r3, #12]
 8007298:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800729c:	2b00      	cmp	r3, #0
 800729e:	d12b      	bne.n	80072f8 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80072a4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	655a      	str	r2, [r3, #84]	; 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80072b0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d11f      	bne.n	80072f8 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80072bc:	f043 0201 	orr.w	r2, r3, #1
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	655a      	str	r2, [r3, #84]	; 0x54
 80072c4:	e018      	b.n	80072f8 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	68db      	ldr	r3, [r3, #12]
 80072cc:	f003 0302 	and.w	r3, r3, #2
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d111      	bne.n	80072f8 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80072d8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80072e4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	d105      	bne.n	80072f8 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80072f0:	f043 0201 	orr.w	r2, r3, #1
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	655a      	str	r2, [r3, #84]	; 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80072f8:	68f8      	ldr	r0, [r7, #12]
 80072fa:	f7fd ff53 	bl	80051a4 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80072fe:	e00e      	b.n	800731e <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007304:	f003 0310 	and.w	r3, r3, #16
 8007308:	2b00      	cmp	r3, #0
 800730a:	d003      	beq.n	8007314 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 800730c:	68f8      	ldr	r0, [r7, #12]
 800730e:	f7ff fa38 	bl	8006782 <HAL_ADC_ErrorCallback>
}
 8007312:	e004      	b.n	800731e <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007318:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800731a:	6878      	ldr	r0, [r7, #4]
 800731c:	4798      	blx	r3
}
 800731e:	bf00      	nop
 8007320:	3710      	adds	r7, #16
 8007322:	46bd      	mov	sp, r7
 8007324:	bd80      	pop	{r7, pc}

08007326 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8007326:	b580      	push	{r7, lr}
 8007328:	b084      	sub	sp, #16
 800732a:	af00      	add	r7, sp, #0
 800732c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007332:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8007334:	68f8      	ldr	r0, [r7, #12]
 8007336:	f7ff fa10 	bl	800675a <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800733a:	bf00      	nop
 800733c:	3710      	adds	r7, #16
 800733e:	46bd      	mov	sp, r7
 8007340:	bd80      	pop	{r7, pc}

08007342 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8007342:	b580      	push	{r7, lr}
 8007344:	b084      	sub	sp, #16
 8007346:	af00      	add	r7, sp, #0
 8007348:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800734e:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007354:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007360:	f043 0204 	orr.w	r2, r3, #4
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	659a      	str	r2, [r3, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8007368:	68f8      	ldr	r0, [r7, #12]
 800736a:	f7ff fa0a 	bl	8006782 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800736e:	bf00      	nop
 8007370:	3710      	adds	r7, #16
 8007372:	46bd      	mov	sp, r7
 8007374:	bd80      	pop	{r7, pc}

08007376 <LL_ADC_StartCalibration>:
{
 8007376:	b480      	push	{r7}
 8007378:	b083      	sub	sp, #12
 800737a:	af00      	add	r7, sp, #0
 800737c:	6078      	str	r0, [r7, #4]
 800737e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	689b      	ldr	r3, [r3, #8]
 8007384:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8007388:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800738c:	683a      	ldr	r2, [r7, #0]
 800738e:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8007392:	4313      	orrs	r3, r2
 8007394:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	609a      	str	r2, [r3, #8]
}
 800739c:	bf00      	nop
 800739e:	370c      	adds	r7, #12
 80073a0:	46bd      	mov	sp, r7
 80073a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073a6:	4770      	bx	lr

080073a8 <LL_ADC_IsCalibrationOnGoing>:
{
 80073a8:	b480      	push	{r7}
 80073aa:	b083      	sub	sp, #12
 80073ac:	af00      	add	r7, sp, #0
 80073ae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	689b      	ldr	r3, [r3, #8]
 80073b4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80073b8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80073bc:	d101      	bne.n	80073c2 <LL_ADC_IsCalibrationOnGoing+0x1a>
 80073be:	2301      	movs	r3, #1
 80073c0:	e000      	b.n	80073c4 <LL_ADC_IsCalibrationOnGoing+0x1c>
 80073c2:	2300      	movs	r3, #0
}
 80073c4:	4618      	mov	r0, r3
 80073c6:	370c      	adds	r7, #12
 80073c8:	46bd      	mov	sp, r7
 80073ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ce:	4770      	bx	lr

080073d0 <HAL_ADCEx_Calibration_Start>:
  *
  *         (1) On STM32WB series, parameter not available on devices: STM32WB10xx, STM32WB15xx, STM32WB1Mxx.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 80073d0:	b580      	push	{r7, lr}
 80073d2:	b084      	sub	sp, #16
 80073d4:	af00      	add	r7, sp, #0
 80073d6:	6078      	str	r0, [r7, #4]
 80073d8:	6039      	str	r1, [r7, #0]
  uint32_t calibration_index;
  uint32_t calibration_factor_accumulated = 0;
#endif /* ADC_SUPPORT_2_5_MSPS */

  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 80073da:	2300      	movs	r3, #0
 80073dc:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80073e4:	2b01      	cmp	r3, #1
 80073e6:	d101      	bne.n	80073ec <HAL_ADCEx_Calibration_Start+0x1c>
 80073e8:	2302      	movs	r3, #2
 80073ea:	e04d      	b.n	8007488 <HAL_ADCEx_Calibration_Start+0xb8>
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	2201      	movs	r2, #1
 80073f0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 80073f4:	6878      	ldr	r0, [r7, #4]
 80073f6:	f7ff fecb 	bl	8007190 <ADC_Disable>
 80073fa:	4603      	mov	r3, r0
 80073fc:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80073fe:	7bfb      	ldrb	r3, [r7, #15]
 8007400:	2b00      	cmp	r3, #0
 8007402:	d136      	bne.n	8007472 <HAL_ADCEx_Calibration_Start+0xa2>
#if defined (ADC_SUPPORT_2_5_MSPS)
    ADC_STATE_CLR_SET(hadc->State,
                      HAL_ADC_STATE_REG_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
#else
    ADC_STATE_CLR_SET(hadc->State,
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007408:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800740c:	f023 0302 	bic.w	r3, r3, #2
 8007410:	f043 0202 	orr.w	r2, r3, #2
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	655a      	str	r2, [r3, #84]	; 0x54
    {
      /* Start ADC calibration */
      LL_ADC_StartCalibration(hadc->Instance);

#else
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	6839      	ldr	r1, [r7, #0]
 800741e:	4618      	mov	r0, r3
 8007420:	f7ff ffa9 	bl	8007376 <LL_ADC_StartCalibration>
#endif /* ADC_SUPPORT_2_5_MSPS */

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8007424:	e014      	b.n	8007450 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8007426:	68bb      	ldr	r3, [r7, #8]
 8007428:	3301      	adds	r3, #1
 800742a:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 800742c:	68bb      	ldr	r3, [r7, #8]
 800742e:	4a18      	ldr	r2, [pc, #96]	; (8007490 <HAL_ADCEx_Calibration_Start+0xc0>)
 8007430:	4293      	cmp	r3, r2
 8007432:	d90d      	bls.n	8007450 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007438:	f023 0312 	bic.w	r3, r3, #18
 800743c:	f043 0210 	orr.w	r2, r3, #16
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	655a      	str	r2, [r3, #84]	; 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	2200      	movs	r2, #0
 8007448:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_ERROR;
 800744c:	2301      	movs	r3, #1
 800744e:	e01b      	b.n	8007488 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	4618      	mov	r0, r3
 8007456:	f7ff ffa7 	bl	80073a8 <LL_ADC_IsCalibrationOnGoing>
 800745a:	4603      	mov	r3, r0
 800745c:	2b00      	cmp	r3, #0
 800745e:	d1e2      	bne.n	8007426 <HAL_ADCEx_Calibration_Start+0x56>
    LL_ADC_SetCalibrationFactor(hadc->Instance, calibration_factor_accumulated);
    LL_ADC_Disable(hadc->Instance);
#endif /* ADC_SUPPORT_2_5_MSPS */

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007464:	f023 0303 	bic.w	r3, r3, #3
 8007468:	f043 0201 	orr.w	r2, r3, #1
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	655a      	str	r2, [r3, #84]	; 0x54
 8007470:	e005      	b.n	800747e <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007476:	f043 0210 	orr.w	r2, r3, #16
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	655a      	str	r2, [r3, #84]	; 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	2200      	movs	r2, #0
 8007482:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8007486:	7bfb      	ldrb	r3, [r7, #15]
}
 8007488:	4618      	mov	r0, r3
 800748a:	3710      	adds	r7, #16
 800748c:	46bd      	mov	sp, r7
 800748e:	bd80      	pop	{r7, pc}
 8007490:	00026aaa 	.word	0x00026aaa

08007494 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8007494:	b480      	push	{r7}
 8007496:	b083      	sub	sp, #12
 8007498:	af00      	add	r7, sp, #0
 800749a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 800749c:	bf00      	nop
 800749e:	370c      	adds	r7, #12
 80074a0:	46bd      	mov	sp, r7
 80074a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074a6:	4770      	bx	lr

080074a8 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 80074a8:	b480      	push	{r7}
 80074aa:	b083      	sub	sp, #12
 80074ac:	af00      	add	r7, sp, #0
 80074ae:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 80074b0:	bf00      	nop
 80074b2:	370c      	adds	r7, #12
 80074b4:	46bd      	mov	sp, r7
 80074b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ba:	4770      	bx	lr

080074bc <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 80074bc:	b480      	push	{r7}
 80074be:	b083      	sub	sp, #12
 80074c0:	af00      	add	r7, sp, #0
 80074c2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 80074c4:	bf00      	nop
 80074c6:	370c      	adds	r7, #12
 80074c8:	46bd      	mov	sp, r7
 80074ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ce:	4770      	bx	lr

080074d0 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 80074d0:	b480      	push	{r7}
 80074d2:	b083      	sub	sp, #12
 80074d4:	af00      	add	r7, sp, #0
 80074d6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 80074d8:	bf00      	nop
 80074da:	370c      	adds	r7, #12
 80074dc:	46bd      	mov	sp, r7
 80074de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074e2:	4770      	bx	lr

080074e4 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 80074e4:	b480      	push	{r7}
 80074e6:	b083      	sub	sp, #12
 80074e8:	af00      	add	r7, sp, #0
 80074ea:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 80074ec:	bf00      	nop
 80074ee:	370c      	adds	r7, #12
 80074f0:	46bd      	mov	sp, r7
 80074f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074f6:	4770      	bx	lr

080074f8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80074f8:	b480      	push	{r7}
 80074fa:	b085      	sub	sp, #20
 80074fc:	af00      	add	r7, sp, #0
 80074fe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	f003 0307 	and.w	r3, r3, #7
 8007506:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007508:	4b0c      	ldr	r3, [pc, #48]	; (800753c <__NVIC_SetPriorityGrouping+0x44>)
 800750a:	68db      	ldr	r3, [r3, #12]
 800750c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800750e:	68ba      	ldr	r2, [r7, #8]
 8007510:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8007514:	4013      	ands	r3, r2
 8007516:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800751c:	68bb      	ldr	r3, [r7, #8]
 800751e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8007520:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8007524:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007528:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800752a:	4a04      	ldr	r2, [pc, #16]	; (800753c <__NVIC_SetPriorityGrouping+0x44>)
 800752c:	68bb      	ldr	r3, [r7, #8]
 800752e:	60d3      	str	r3, [r2, #12]
}
 8007530:	bf00      	nop
 8007532:	3714      	adds	r7, #20
 8007534:	46bd      	mov	sp, r7
 8007536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800753a:	4770      	bx	lr
 800753c:	e000ed00 	.word	0xe000ed00

08007540 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8007540:	b480      	push	{r7}
 8007542:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007544:	4b04      	ldr	r3, [pc, #16]	; (8007558 <__NVIC_GetPriorityGrouping+0x18>)
 8007546:	68db      	ldr	r3, [r3, #12]
 8007548:	0a1b      	lsrs	r3, r3, #8
 800754a:	f003 0307 	and.w	r3, r3, #7
}
 800754e:	4618      	mov	r0, r3
 8007550:	46bd      	mov	sp, r7
 8007552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007556:	4770      	bx	lr
 8007558:	e000ed00 	.word	0xe000ed00

0800755c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800755c:	b480      	push	{r7}
 800755e:	b083      	sub	sp, #12
 8007560:	af00      	add	r7, sp, #0
 8007562:	4603      	mov	r3, r0
 8007564:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007566:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800756a:	2b00      	cmp	r3, #0
 800756c:	db0b      	blt.n	8007586 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800756e:	79fb      	ldrb	r3, [r7, #7]
 8007570:	f003 021f 	and.w	r2, r3, #31
 8007574:	4907      	ldr	r1, [pc, #28]	; (8007594 <__NVIC_EnableIRQ+0x38>)
 8007576:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800757a:	095b      	lsrs	r3, r3, #5
 800757c:	2001      	movs	r0, #1
 800757e:	fa00 f202 	lsl.w	r2, r0, r2
 8007582:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8007586:	bf00      	nop
 8007588:	370c      	adds	r7, #12
 800758a:	46bd      	mov	sp, r7
 800758c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007590:	4770      	bx	lr
 8007592:	bf00      	nop
 8007594:	e000e100 	.word	0xe000e100

08007598 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8007598:	b480      	push	{r7}
 800759a:	b083      	sub	sp, #12
 800759c:	af00      	add	r7, sp, #0
 800759e:	4603      	mov	r3, r0
 80075a0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80075a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	db12      	blt.n	80075d0 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80075aa:	79fb      	ldrb	r3, [r7, #7]
 80075ac:	f003 021f 	and.w	r2, r3, #31
 80075b0:	490a      	ldr	r1, [pc, #40]	; (80075dc <__NVIC_DisableIRQ+0x44>)
 80075b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80075b6:	095b      	lsrs	r3, r3, #5
 80075b8:	2001      	movs	r0, #1
 80075ba:	fa00 f202 	lsl.w	r2, r0, r2
 80075be:	3320      	adds	r3, #32
 80075c0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 80075c4:	f3bf 8f4f 	dsb	sy
}
 80075c8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80075ca:	f3bf 8f6f 	isb	sy
}
 80075ce:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 80075d0:	bf00      	nop
 80075d2:	370c      	adds	r7, #12
 80075d4:	46bd      	mov	sp, r7
 80075d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075da:	4770      	bx	lr
 80075dc:	e000e100 	.word	0xe000e100

080075e0 <__NVIC_SetPendingIRQ>:
  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 80075e0:	b480      	push	{r7}
 80075e2:	b083      	sub	sp, #12
 80075e4:	af00      	add	r7, sp, #0
 80075e6:	4603      	mov	r3, r0
 80075e8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80075ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	db0c      	blt.n	800760c <__NVIC_SetPendingIRQ+0x2c>
  {
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80075f2:	79fb      	ldrb	r3, [r7, #7]
 80075f4:	f003 021f 	and.w	r2, r3, #31
 80075f8:	4907      	ldr	r1, [pc, #28]	; (8007618 <__NVIC_SetPendingIRQ+0x38>)
 80075fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80075fe:	095b      	lsrs	r3, r3, #5
 8007600:	2001      	movs	r0, #1
 8007602:	fa00 f202 	lsl.w	r2, r0, r2
 8007606:	3340      	adds	r3, #64	; 0x40
 8007608:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800760c:	bf00      	nop
 800760e:	370c      	adds	r7, #12
 8007610:	46bd      	mov	sp, r7
 8007612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007616:	4770      	bx	lr
 8007618:	e000e100 	.word	0xe000e100

0800761c <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 800761c:	b480      	push	{r7}
 800761e:	b083      	sub	sp, #12
 8007620:	af00      	add	r7, sp, #0
 8007622:	4603      	mov	r3, r0
 8007624:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007626:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800762a:	2b00      	cmp	r3, #0
 800762c:	db0c      	blt.n	8007648 <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800762e:	79fb      	ldrb	r3, [r7, #7]
 8007630:	f003 021f 	and.w	r2, r3, #31
 8007634:	4907      	ldr	r1, [pc, #28]	; (8007654 <__NVIC_ClearPendingIRQ+0x38>)
 8007636:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800763a:	095b      	lsrs	r3, r3, #5
 800763c:	2001      	movs	r0, #1
 800763e:	fa00 f202 	lsl.w	r2, r0, r2
 8007642:	3360      	adds	r3, #96	; 0x60
 8007644:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8007648:	bf00      	nop
 800764a:	370c      	adds	r7, #12
 800764c:	46bd      	mov	sp, r7
 800764e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007652:	4770      	bx	lr
 8007654:	e000e100 	.word	0xe000e100

08007658 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8007658:	b480      	push	{r7}
 800765a:	b083      	sub	sp, #12
 800765c:	af00      	add	r7, sp, #0
 800765e:	4603      	mov	r3, r0
 8007660:	6039      	str	r1, [r7, #0]
 8007662:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007664:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007668:	2b00      	cmp	r3, #0
 800766a:	db0a      	blt.n	8007682 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800766c:	683b      	ldr	r3, [r7, #0]
 800766e:	b2da      	uxtb	r2, r3
 8007670:	490c      	ldr	r1, [pc, #48]	; (80076a4 <__NVIC_SetPriority+0x4c>)
 8007672:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007676:	0112      	lsls	r2, r2, #4
 8007678:	b2d2      	uxtb	r2, r2
 800767a:	440b      	add	r3, r1
 800767c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8007680:	e00a      	b.n	8007698 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007682:	683b      	ldr	r3, [r7, #0]
 8007684:	b2da      	uxtb	r2, r3
 8007686:	4908      	ldr	r1, [pc, #32]	; (80076a8 <__NVIC_SetPriority+0x50>)
 8007688:	79fb      	ldrb	r3, [r7, #7]
 800768a:	f003 030f 	and.w	r3, r3, #15
 800768e:	3b04      	subs	r3, #4
 8007690:	0112      	lsls	r2, r2, #4
 8007692:	b2d2      	uxtb	r2, r2
 8007694:	440b      	add	r3, r1
 8007696:	761a      	strb	r2, [r3, #24]
}
 8007698:	bf00      	nop
 800769a:	370c      	adds	r7, #12
 800769c:	46bd      	mov	sp, r7
 800769e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076a2:	4770      	bx	lr
 80076a4:	e000e100 	.word	0xe000e100
 80076a8:	e000ed00 	.word	0xe000ed00

080076ac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80076ac:	b480      	push	{r7}
 80076ae:	b089      	sub	sp, #36	; 0x24
 80076b0:	af00      	add	r7, sp, #0
 80076b2:	60f8      	str	r0, [r7, #12]
 80076b4:	60b9      	str	r1, [r7, #8]
 80076b6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	f003 0307 	and.w	r3, r3, #7
 80076be:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80076c0:	69fb      	ldr	r3, [r7, #28]
 80076c2:	f1c3 0307 	rsb	r3, r3, #7
 80076c6:	2b04      	cmp	r3, #4
 80076c8:	bf28      	it	cs
 80076ca:	2304      	movcs	r3, #4
 80076cc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80076ce:	69fb      	ldr	r3, [r7, #28]
 80076d0:	3304      	adds	r3, #4
 80076d2:	2b06      	cmp	r3, #6
 80076d4:	d902      	bls.n	80076dc <NVIC_EncodePriority+0x30>
 80076d6:	69fb      	ldr	r3, [r7, #28]
 80076d8:	3b03      	subs	r3, #3
 80076da:	e000      	b.n	80076de <NVIC_EncodePriority+0x32>
 80076dc:	2300      	movs	r3, #0
 80076de:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80076e0:	f04f 32ff 	mov.w	r2, #4294967295
 80076e4:	69bb      	ldr	r3, [r7, #24]
 80076e6:	fa02 f303 	lsl.w	r3, r2, r3
 80076ea:	43da      	mvns	r2, r3
 80076ec:	68bb      	ldr	r3, [r7, #8]
 80076ee:	401a      	ands	r2, r3
 80076f0:	697b      	ldr	r3, [r7, #20]
 80076f2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80076f4:	f04f 31ff 	mov.w	r1, #4294967295
 80076f8:	697b      	ldr	r3, [r7, #20]
 80076fa:	fa01 f303 	lsl.w	r3, r1, r3
 80076fe:	43d9      	mvns	r1, r3
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007704:	4313      	orrs	r3, r2
         );
}
 8007706:	4618      	mov	r0, r3
 8007708:	3724      	adds	r7, #36	; 0x24
 800770a:	46bd      	mov	sp, r7
 800770c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007710:	4770      	bx	lr
	...

08007714 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8007714:	b580      	push	{r7, lr}
 8007716:	b082      	sub	sp, #8
 8007718:	af00      	add	r7, sp, #0
 800771a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	3b01      	subs	r3, #1
 8007720:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007724:	d301      	bcc.n	800772a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8007726:	2301      	movs	r3, #1
 8007728:	e00f      	b.n	800774a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800772a:	4a0a      	ldr	r2, [pc, #40]	; (8007754 <SysTick_Config+0x40>)
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	3b01      	subs	r3, #1
 8007730:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8007732:	210f      	movs	r1, #15
 8007734:	f04f 30ff 	mov.w	r0, #4294967295
 8007738:	f7ff ff8e 	bl	8007658 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800773c:	4b05      	ldr	r3, [pc, #20]	; (8007754 <SysTick_Config+0x40>)
 800773e:	2200      	movs	r2, #0
 8007740:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8007742:	4b04      	ldr	r3, [pc, #16]	; (8007754 <SysTick_Config+0x40>)
 8007744:	2207      	movs	r2, #7
 8007746:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8007748:	2300      	movs	r3, #0
}
 800774a:	4618      	mov	r0, r3
 800774c:	3708      	adds	r7, #8
 800774e:	46bd      	mov	sp, r7
 8007750:	bd80      	pop	{r7, pc}
 8007752:	bf00      	nop
 8007754:	e000e010 	.word	0xe000e010

08007758 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007758:	b580      	push	{r7, lr}
 800775a:	b082      	sub	sp, #8
 800775c:	af00      	add	r7, sp, #0
 800775e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8007760:	6878      	ldr	r0, [r7, #4]
 8007762:	f7ff fec9 	bl	80074f8 <__NVIC_SetPriorityGrouping>
}
 8007766:	bf00      	nop
 8007768:	3708      	adds	r7, #8
 800776a:	46bd      	mov	sp, r7
 800776c:	bd80      	pop	{r7, pc}

0800776e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800776e:	b580      	push	{r7, lr}
 8007770:	b086      	sub	sp, #24
 8007772:	af00      	add	r7, sp, #0
 8007774:	4603      	mov	r3, r0
 8007776:	60b9      	str	r1, [r7, #8]
 8007778:	607a      	str	r2, [r7, #4]
 800777a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800777c:	f7ff fee0 	bl	8007540 <__NVIC_GetPriorityGrouping>
 8007780:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8007782:	687a      	ldr	r2, [r7, #4]
 8007784:	68b9      	ldr	r1, [r7, #8]
 8007786:	6978      	ldr	r0, [r7, #20]
 8007788:	f7ff ff90 	bl	80076ac <NVIC_EncodePriority>
 800778c:	4602      	mov	r2, r0
 800778e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007792:	4611      	mov	r1, r2
 8007794:	4618      	mov	r0, r3
 8007796:	f7ff ff5f 	bl	8007658 <__NVIC_SetPriority>
}
 800779a:	bf00      	nop
 800779c:	3718      	adds	r7, #24
 800779e:	46bd      	mov	sp, r7
 80077a0:	bd80      	pop	{r7, pc}

080077a2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80077a2:	b580      	push	{r7, lr}
 80077a4:	b082      	sub	sp, #8
 80077a6:	af00      	add	r7, sp, #0
 80077a8:	4603      	mov	r3, r0
 80077aa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80077ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80077b0:	4618      	mov	r0, r3
 80077b2:	f7ff fed3 	bl	800755c <__NVIC_EnableIRQ>
}
 80077b6:	bf00      	nop
 80077b8:	3708      	adds	r7, #8
 80077ba:	46bd      	mov	sp, r7
 80077bc:	bd80      	pop	{r7, pc}

080077be <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80077be:	b580      	push	{r7, lr}
 80077c0:	b082      	sub	sp, #8
 80077c2:	af00      	add	r7, sp, #0
 80077c4:	4603      	mov	r3, r0
 80077c6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80077c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80077cc:	4618      	mov	r0, r3
 80077ce:	f7ff fee3 	bl	8007598 <__NVIC_DisableIRQ>
}
 80077d2:	bf00      	nop
 80077d4:	3708      	adds	r7, #8
 80077d6:	46bd      	mov	sp, r7
 80077d8:	bd80      	pop	{r7, pc}

080077da <HAL_SYSTICK_Config>:
  * @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80077da:	b580      	push	{r7, lr}
 80077dc:	b082      	sub	sp, #8
 80077de:	af00      	add	r7, sp, #0
 80077e0:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80077e2:	6878      	ldr	r0, [r7, #4]
 80077e4:	f7ff ff96 	bl	8007714 <SysTick_Config>
 80077e8:	4603      	mov	r3, r0
}
 80077ea:	4618      	mov	r0, r3
 80077ec:	3708      	adds	r7, #8
 80077ee:	46bd      	mov	sp, r7
 80077f0:	bd80      	pop	{r7, pc}

080077f2 <HAL_NVIC_SetPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 80077f2:	b580      	push	{r7, lr}
 80077f4:	b082      	sub	sp, #8
 80077f6:	af00      	add	r7, sp, #0
 80077f8:	4603      	mov	r3, r0
 80077fa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Set interrupt pending */
  NVIC_SetPendingIRQ(IRQn);
 80077fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007800:	4618      	mov	r0, r3
 8007802:	f7ff feed 	bl	80075e0 <__NVIC_SetPendingIRQ>
}
 8007806:	bf00      	nop
 8007808:	3708      	adds	r7, #8
 800780a:	46bd      	mov	sp, r7
 800780c:	bd80      	pop	{r7, pc}

0800780e <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 800780e:	b580      	push	{r7, lr}
 8007810:	b082      	sub	sp, #8
 8007812:	af00      	add	r7, sp, #0
 8007814:	4603      	mov	r3, r0
 8007816:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 8007818:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800781c:	4618      	mov	r0, r3
 800781e:	f7ff fefd 	bl	800761c <__NVIC_ClearPendingIRQ>
}
 8007822:	bf00      	nop
 8007824:	3708      	adds	r7, #8
 8007826:	46bd      	mov	sp, r7
 8007828:	bd80      	pop	{r7, pc}

0800782a <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  Handle SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 800782a:	b580      	push	{r7, lr}
 800782c:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 800782e:	f7fd fa8f 	bl	8004d50 <HAL_SYSTICK_Callback>
}
 8007832:	bf00      	nop
 8007834:	bd80      	pop	{r7, pc}
	...

08007838 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8007838:	b580      	push	{r7, lr}
 800783a:	b084      	sub	sp, #16
 800783c:	af00      	add	r7, sp, #0
 800783e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	2b00      	cmp	r3, #0
 8007844:	d101      	bne.n	800784a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8007846:	2301      	movs	r3, #1
 8007848:	e08e      	b.n	8007968 <HAL_DMA_Init+0x130>

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

#if defined(DMA2)
  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	461a      	mov	r2, r3
 8007850:	4b47      	ldr	r3, [pc, #284]	; (8007970 <HAL_DMA_Init+0x138>)
 8007852:	429a      	cmp	r2, r3
 8007854:	d80f      	bhi.n	8007876 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	461a      	mov	r2, r3
 800785c:	4b45      	ldr	r3, [pc, #276]	; (8007974 <HAL_DMA_Init+0x13c>)
 800785e:	4413      	add	r3, r2
 8007860:	4a45      	ldr	r2, [pc, #276]	; (8007978 <HAL_DMA_Init+0x140>)
 8007862:	fba2 2303 	umull	r2, r3, r2, r3
 8007866:	091b      	lsrs	r3, r3, #4
 8007868:	009a      	lsls	r2, r3, #2
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	4a42      	ldr	r2, [pc, #264]	; (800797c <HAL_DMA_Init+0x144>)
 8007872:	641a      	str	r2, [r3, #64]	; 0x40
 8007874:	e00e      	b.n	8007894 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	461a      	mov	r2, r3
 800787c:	4b40      	ldr	r3, [pc, #256]	; (8007980 <HAL_DMA_Init+0x148>)
 800787e:	4413      	add	r3, r2
 8007880:	4a3d      	ldr	r2, [pc, #244]	; (8007978 <HAL_DMA_Init+0x140>)
 8007882:	fba2 2303 	umull	r2, r3, r2, r3
 8007886:	091b      	lsrs	r3, r3, #4
 8007888:	009a      	lsls	r2, r3, #2
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	4a3c      	ldr	r2, [pc, #240]	; (8007984 <HAL_DMA_Init+0x14c>)
 8007892:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	2202      	movs	r2, #2
 8007898:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80078aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80078ae:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80078b8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	691b      	ldr	r3, [r3, #16]
 80078be:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80078c4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	699b      	ldr	r3, [r3, #24]
 80078ca:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80078d0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	6a1b      	ldr	r3, [r3, #32]
 80078d6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80078d8:	68fa      	ldr	r2, [r7, #12]
 80078da:	4313      	orrs	r3, r2
 80078dc:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	68fa      	ldr	r2, [r7, #12]
 80078e4:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80078e6:	6878      	ldr	r0, [r7, #4]
 80078e8:	f000 fa74 	bl	8007dd4 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	689b      	ldr	r3, [r3, #8]
 80078f0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80078f4:	d102      	bne.n	80078fc <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	2200      	movs	r2, #0
 80078fa:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	685a      	ldr	r2, [r3, #4]
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007904:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8007908:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800790e:	687a      	ldr	r2, [r7, #4]
 8007910:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8007912:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	685b      	ldr	r3, [r3, #4]
 8007918:	2b00      	cmp	r3, #0
 800791a:	d010      	beq.n	800793e <HAL_DMA_Init+0x106>
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	685b      	ldr	r3, [r3, #4]
 8007920:	2b04      	cmp	r3, #4
 8007922:	d80c      	bhi.n	800793e <HAL_DMA_Init+0x106>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8007924:	6878      	ldr	r0, [r7, #4]
 8007926:	f000 fa93 	bl	8007e50 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800792e:	2200      	movs	r2, #0
 8007930:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007936:	687a      	ldr	r2, [r7, #4]
 8007938:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800793a:	605a      	str	r2, [r3, #4]
 800793c:	e008      	b.n	8007950 <HAL_DMA_Init+0x118>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	2200      	movs	r2, #0
 8007942:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	2200      	movs	r2, #0
 8007948:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	2200      	movs	r2, #0
 800794e:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	2200      	movs	r2, #0
 8007954:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	2201      	movs	r2, #1
 800795a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	2200      	movs	r2, #0
 8007962:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8007966:	2300      	movs	r3, #0
}
 8007968:	4618      	mov	r0, r3
 800796a:	3710      	adds	r7, #16
 800796c:	46bd      	mov	sp, r7
 800796e:	bd80      	pop	{r7, pc}
 8007970:	40020407 	.word	0x40020407
 8007974:	bffdfff8 	.word	0xbffdfff8
 8007978:	cccccccd 	.word	0xcccccccd
 800797c:	40020000 	.word	0x40020000
 8007980:	bffdfbf8 	.word	0xbffdfbf8
 8007984:	40020400 	.word	0x40020400

08007988 <HAL_DMA_Start_IT>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007988:	b580      	push	{r7, lr}
 800798a:	b086      	sub	sp, #24
 800798c:	af00      	add	r7, sp, #0
 800798e:	60f8      	str	r0, [r7, #12]
 8007990:	60b9      	str	r1, [r7, #8]
 8007992:	607a      	str	r2, [r7, #4]
 8007994:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007996:	2300      	movs	r3, #0
 8007998:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80079a0:	2b01      	cmp	r3, #1
 80079a2:	d101      	bne.n	80079a8 <HAL_DMA_Start_IT+0x20>
 80079a4:	2302      	movs	r3, #2
 80079a6:	e066      	b.n	8007a76 <HAL_DMA_Start_IT+0xee>
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	2201      	movs	r2, #1
 80079ac:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80079b6:	b2db      	uxtb	r3, r3
 80079b8:	2b01      	cmp	r3, #1
 80079ba:	d155      	bne.n	8007a68 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	2202      	movs	r2, #2
 80079c0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	2200      	movs	r2, #0
 80079c8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	681a      	ldr	r2, [r3, #0]
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	f022 0201 	bic.w	r2, r2, #1
 80079d8:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80079da:	683b      	ldr	r3, [r7, #0]
 80079dc:	687a      	ldr	r2, [r7, #4]
 80079de:	68b9      	ldr	r1, [r7, #8]
 80079e0:	68f8      	ldr	r0, [r7, #12]
 80079e2:	f000 f9b9 	bl	8007d58 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80079ea:	2b00      	cmp	r3, #0
 80079ec:	d008      	beq.n	8007a00 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	681a      	ldr	r2, [r3, #0]
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	f042 020e 	orr.w	r2, r2, #14
 80079fc:	601a      	str	r2, [r3, #0]
 80079fe:	e00f      	b.n	8007a20 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	681a      	ldr	r2, [r3, #0]
 8007a06:	68fb      	ldr	r3, [r7, #12]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	f022 0204 	bic.w	r2, r2, #4
 8007a0e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8007a10:	68fb      	ldr	r3, [r7, #12]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	681a      	ldr	r2, [r3, #0]
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	f042 020a 	orr.w	r2, r2, #10
 8007a1e:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8007a20:	68fb      	ldr	r3, [r7, #12]
 8007a22:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	d007      	beq.n	8007a3e <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8007a2e:	68fb      	ldr	r3, [r7, #12]
 8007a30:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007a32:	681a      	ldr	r2, [r3, #0]
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007a38:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007a3c:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	d007      	beq.n	8007a56 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8007a46:	68fb      	ldr	r3, [r7, #12]
 8007a48:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007a4a:	681a      	ldr	r2, [r3, #0]
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007a50:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007a54:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	681a      	ldr	r2, [r3, #0]
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	f042 0201 	orr.w	r2, r2, #1
 8007a64:	601a      	str	r2, [r3, #0]
 8007a66:	e005      	b.n	8007a74 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	2200      	movs	r2, #0
 8007a6c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8007a70:	2302      	movs	r3, #2
 8007a72:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8007a74:	7dfb      	ldrb	r3, [r7, #23]
}
 8007a76:	4618      	mov	r0, r3
 8007a78:	3718      	adds	r7, #24
 8007a7a:	46bd      	mov	sp, r7
 8007a7c:	bd80      	pop	{r7, pc}

08007a7e <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8007a7e:	b480      	push	{r7}
 8007a80:	b083      	sub	sp, #12
 8007a82:	af00      	add	r7, sp, #0
 8007a84:	6078      	str	r0, [r7, #4]

  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d101      	bne.n	8007a90 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8007a8c:	2301      	movs	r3, #1
 8007a8e:	e04f      	b.n	8007b30 <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8007a96:	b2db      	uxtb	r3, r3
 8007a98:	2b02      	cmp	r3, #2
 8007a9a:	d008      	beq.n	8007aae <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	2204      	movs	r2, #4
 8007aa0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	2200      	movs	r2, #0
 8007aa6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8007aaa:	2301      	movs	r3, #1
 8007aac:	e040      	b.n	8007b30 <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	681a      	ldr	r2, [r3, #0]
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	f022 020e 	bic.w	r2, r2, #14
 8007abc:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007ac2:	681a      	ldr	r2, [r3, #0]
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007ac8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007acc:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	681a      	ldr	r2, [r3, #0]
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	f022 0201 	bic.w	r2, r2, #1
 8007adc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007ae2:	f003 021c 	and.w	r2, r3, #28
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007aea:	2101      	movs	r1, #1
 8007aec:	fa01 f202 	lsl.w	r2, r1, r2
 8007af0:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007af6:	687a      	ldr	r2, [r7, #4]
 8007af8:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8007afa:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	d00c      	beq.n	8007b1e <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007b08:	681a      	ldr	r2, [r3, #0]
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007b0e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007b12:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007b18:	687a      	ldr	r2, [r7, #4]
 8007b1a:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8007b1c:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	2201      	movs	r2, #1
 8007b22:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	2200      	movs	r2, #0
 8007b2a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }

  return HAL_OK;
 8007b2e:	2300      	movs	r3, #0
}
 8007b30:	4618      	mov	r0, r3
 8007b32:	370c      	adds	r7, #12
 8007b34:	46bd      	mov	sp, r7
 8007b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b3a:	4770      	bx	lr

08007b3c <HAL_DMA_Abort_IT>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8007b3c:	b580      	push	{r7, lr}
 8007b3e:	b084      	sub	sp, #16
 8007b40:	af00      	add	r7, sp, #0
 8007b42:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007b44:	2300      	movs	r3, #0
 8007b46:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8007b4e:	b2db      	uxtb	r3, r3
 8007b50:	2b02      	cmp	r3, #2
 8007b52:	d005      	beq.n	8007b60 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	2204      	movs	r2, #4
 8007b58:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8007b5a:	2301      	movs	r3, #1
 8007b5c:	73fb      	strb	r3, [r7, #15]
 8007b5e:	e047      	b.n	8007bf0 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	681a      	ldr	r2, [r3, #0]
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	f022 020e 	bic.w	r2, r2, #14
 8007b6e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	681a      	ldr	r2, [r3, #0]
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	f022 0201 	bic.w	r2, r2, #1
 8007b7e:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007b84:	681a      	ldr	r2, [r3, #0]
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007b8a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007b8e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007b94:	f003 021c 	and.w	r2, r3, #28
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b9c:	2101      	movs	r1, #1
 8007b9e:	fa01 f202 	lsl.w	r2, r1, r2
 8007ba2:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007ba8:	687a      	ldr	r2, [r7, #4]
 8007baa:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8007bac:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d00c      	beq.n	8007bd0 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007bba:	681a      	ldr	r2, [r3, #0]
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007bc0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007bc4:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007bca:	687a      	ldr	r2, [r7, #4]
 8007bcc:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8007bce:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	2201      	movs	r2, #1
 8007bd4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	2200      	movs	r2, #0
 8007bdc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	d003      	beq.n	8007bf0 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007bec:	6878      	ldr	r0, [r7, #4]
 8007bee:	4798      	blx	r3
    }
  }
  return status;
 8007bf0:	7bfb      	ldrb	r3, [r7, #15]
}
 8007bf2:	4618      	mov	r0, r3
 8007bf4:	3710      	adds	r7, #16
 8007bf6:	46bd      	mov	sp, r7
 8007bf8:	bd80      	pop	{r7, pc}

08007bfa <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8007bfa:	b580      	push	{r7, lr}
 8007bfc:	b084      	sub	sp, #16
 8007bfe:	af00      	add	r7, sp, #0
 8007c00:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007c16:	f003 031c 	and.w	r3, r3, #28
 8007c1a:	2204      	movs	r2, #4
 8007c1c:	409a      	lsls	r2, r3
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	4013      	ands	r3, r2
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d026      	beq.n	8007c74 <HAL_DMA_IRQHandler+0x7a>
 8007c26:	68bb      	ldr	r3, [r7, #8]
 8007c28:	f003 0304 	and.w	r3, r3, #4
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	d021      	beq.n	8007c74 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	f003 0320 	and.w	r3, r3, #32
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d107      	bne.n	8007c4e <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	681a      	ldr	r2, [r3, #0]
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	f022 0204 	bic.w	r2, r2, #4
 8007c4c:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU));
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007c52:	f003 021c 	and.w	r2, r3, #28
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c5a:	2104      	movs	r1, #4
 8007c5c:	fa01 f202 	lsl.w	r2, r1, r2
 8007c60:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	d071      	beq.n	8007d4e <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c6e:	6878      	ldr	r0, [r7, #4]
 8007c70:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8007c72:	e06c      	b.n	8007d4e <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007c78:	f003 031c 	and.w	r3, r3, #28
 8007c7c:	2202      	movs	r2, #2
 8007c7e:	409a      	lsls	r2, r3
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	4013      	ands	r3, r2
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	d02e      	beq.n	8007ce6 <HAL_DMA_IRQHandler+0xec>
 8007c88:	68bb      	ldr	r3, [r7, #8]
 8007c8a:	f003 0302 	and.w	r3, r3, #2
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	d029      	beq.n	8007ce6 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	f003 0320 	and.w	r3, r3, #32
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	d10b      	bne.n	8007cb8 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	681a      	ldr	r2, [r3, #0]
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	f022 020a 	bic.w	r2, r2, #10
 8007cae:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	2201      	movs	r2, #1
 8007cb4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007cbc:	f003 021c 	and.w	r2, r3, #28
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007cc4:	2102      	movs	r1, #2
 8007cc6:	fa01 f202 	lsl.w	r2, r1, r2
 8007cca:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	2200      	movs	r2, #0
 8007cd0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007cd8:	2b00      	cmp	r3, #0
 8007cda:	d038      	beq.n	8007d4e <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ce0:	6878      	ldr	r0, [r7, #4]
 8007ce2:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8007ce4:	e033      	b.n	8007d4e <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))!= 0U) && ((source_it & DMA_IT_TE) != 0U))
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007cea:	f003 031c 	and.w	r3, r3, #28
 8007cee:	2208      	movs	r2, #8
 8007cf0:	409a      	lsls	r2, r3
 8007cf2:	68fb      	ldr	r3, [r7, #12]
 8007cf4:	4013      	ands	r3, r2
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	d02a      	beq.n	8007d50 <HAL_DMA_IRQHandler+0x156>
 8007cfa:	68bb      	ldr	r3, [r7, #8]
 8007cfc:	f003 0308 	and.w	r3, r3, #8
 8007d00:	2b00      	cmp	r3, #0
 8007d02:	d025      	beq.n	8007d50 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	681a      	ldr	r2, [r3, #0]
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	f022 020e 	bic.w	r2, r2, #14
 8007d12:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007d18:	f003 021c 	and.w	r2, r3, #28
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d20:	2101      	movs	r1, #1
 8007d22:	fa01 f202 	lsl.w	r2, r1, r2
 8007d26:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	2201      	movs	r2, #1
 8007d2c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	2201      	movs	r2, #1
 8007d32:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	2200      	movs	r2, #0
 8007d3a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007d42:	2b00      	cmp	r3, #0
 8007d44:	d004      	beq.n	8007d50 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007d4a:	6878      	ldr	r0, [r7, #4]
 8007d4c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8007d4e:	bf00      	nop
 8007d50:	bf00      	nop
}
 8007d52:	3710      	adds	r7, #16
 8007d54:	46bd      	mov	sp, r7
 8007d56:	bd80      	pop	{r7, pc}

08007d58 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007d58:	b480      	push	{r7}
 8007d5a:	b085      	sub	sp, #20
 8007d5c:	af00      	add	r7, sp, #0
 8007d5e:	60f8      	str	r0, [r7, #12]
 8007d60:	60b9      	str	r1, [r7, #8]
 8007d62:	607a      	str	r2, [r7, #4]
 8007d64:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007d6a:	68fa      	ldr	r2, [r7, #12]
 8007d6c:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8007d6e:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	d004      	beq.n	8007d82 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007d7c:	68fa      	ldr	r2, [r7, #12]
 8007d7e:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8007d80:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007d86:	f003 021c 	and.w	r2, r3, #28
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d8e:	2101      	movs	r1, #1
 8007d90:	fa01 f202 	lsl.w	r2, r1, r2
 8007d94:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	683a      	ldr	r2, [r7, #0]
 8007d9c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	689b      	ldr	r3, [r3, #8]
 8007da2:	2b10      	cmp	r3, #16
 8007da4:	d108      	bne.n	8007db8 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	687a      	ldr	r2, [r7, #4]
 8007dac:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8007dae:	68fb      	ldr	r3, [r7, #12]
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	68ba      	ldr	r2, [r7, #8]
 8007db4:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8007db6:	e007      	b.n	8007dc8 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	68ba      	ldr	r2, [r7, #8]
 8007dbe:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	687a      	ldr	r2, [r7, #4]
 8007dc6:	60da      	str	r2, [r3, #12]
}
 8007dc8:	bf00      	nop
 8007dca:	3714      	adds	r7, #20
 8007dcc:	46bd      	mov	sp, r7
 8007dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dd2:	4770      	bx	lr

08007dd4 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8007dd4:	b480      	push	{r7}
 8007dd6:	b085      	sub	sp, #20
 8007dd8:	af00      	add	r7, sp, #0
 8007dda:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
#if defined(DMA2)
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	461a      	mov	r2, r3
 8007de2:	4b17      	ldr	r3, [pc, #92]	; (8007e40 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8007de4:	429a      	cmp	r2, r3
 8007de6:	d80a      	bhi.n	8007dfe <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007dec:	089b      	lsrs	r3, r3, #2
 8007dee:	009b      	lsls	r3, r3, #2
 8007df0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8007df4:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 8007df8:	687a      	ldr	r2, [r7, #4]
 8007dfa:	6493      	str	r3, [r2, #72]	; 0x48
 8007dfc:	e007      	b.n	8007e0e <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007e02:	089b      	lsrs	r3, r3, #2
 8007e04:	009a      	lsls	r2, r3, #2
 8007e06:	4b0f      	ldr	r3, [pc, #60]	; (8007e44 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8007e08:	4413      	add	r3, r2
 8007e0a:	687a      	ldr	r2, [r7, #4]
 8007e0c:	6493      	str	r3, [r2, #72]	; 0x48
  }
#else
  /* DMA1 */
  hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
#endif
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	b2db      	uxtb	r3, r3
 8007e14:	3b08      	subs	r3, #8
 8007e16:	4a0c      	ldr	r2, [pc, #48]	; (8007e48 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8007e18:	fba2 2303 	umull	r2, r3, r2, r3
 8007e1c:	091b      	lsrs	r3, r3, #4
 8007e1e:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	4a0a      	ldr	r2, [pc, #40]	; (8007e4c <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8007e24:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	f003 031f 	and.w	r3, r3, #31
 8007e2c:	2201      	movs	r2, #1
 8007e2e:	409a      	lsls	r2, r3
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	651a      	str	r2, [r3, #80]	; 0x50
}
 8007e34:	bf00      	nop
 8007e36:	3714      	adds	r7, #20
 8007e38:	46bd      	mov	sp, r7
 8007e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e3e:	4770      	bx	lr
 8007e40:	40020407 	.word	0x40020407
 8007e44:	4002081c 	.word	0x4002081c
 8007e48:	cccccccd 	.word	0xcccccccd
 8007e4c:	40020880 	.word	0x40020880

08007e50 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8007e50:	b480      	push	{r7}
 8007e52:	b085      	sub	sp, #20
 8007e54:	af00      	add	r7, sp, #0
 8007e56:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	685b      	ldr	r3, [r3, #4]
 8007e5c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007e60:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8007e62:	68fa      	ldr	r2, [r7, #12]
 8007e64:	4b0b      	ldr	r3, [pc, #44]	; (8007e94 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8007e66:	4413      	add	r3, r2
 8007e68:	009b      	lsls	r3, r3, #2
 8007e6a:	461a      	mov	r2, r3
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	4a09      	ldr	r2, [pc, #36]	; (8007e98 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x48>)
 8007e74:	659a      	str	r2, [r3, #88]	; 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	3b01      	subs	r3, #1
 8007e7a:	f003 0303 	and.w	r3, r3, #3
 8007e7e:	2201      	movs	r2, #1
 8007e80:	409a      	lsls	r2, r3
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8007e86:	bf00      	nop
 8007e88:	3714      	adds	r7, #20
 8007e8a:	46bd      	mov	sp, r7
 8007e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e90:	4770      	bx	lr
 8007e92:	bf00      	nop
 8007e94:	1000823f 	.word	0x1000823f
 8007e98:	40020940 	.word	0x40020940

08007e9c <HAL_DMAEx_ConfigMuxSync>:
  *                     the configuration information for the specified DMA channel.
  * @param  pSyncConfig Pointer to HAL_DMA_MuxSyncConfigTypeDef : contains the DMAMUX synchronization parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_ConfigMuxSync(DMA_HandleTypeDef *hdma, HAL_DMA_MuxSyncConfigTypeDef *pSyncConfig)
{
 8007e9c:	b480      	push	{r7}
 8007e9e:	b083      	sub	sp, #12
 8007ea0:	af00      	add	r7, sp, #0
 8007ea2:	6078      	str	r0, [r7, #4]
 8007ea4:	6039      	str	r1, [r7, #0]
  assert_param(IS_DMAMUX_SYNC_STATE(pSyncConfig->SyncEnable));
  assert_param(IS_DMAMUX_SYNC_EVENT(pSyncConfig->EventEnable));
  assert_param(IS_DMAMUX_SYNC_REQUEST_NUMBER(pSyncConfig->RequestNumber));

  /*Check if the DMA state is ready */
  if (hdma->State == HAL_DMA_STATE_READY)
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8007eac:	b2db      	uxtb	r3, r3
 8007eae:	2b01      	cmp	r3, #1
 8007eb0:	d12b      	bne.n	8007f0a <HAL_DMAEx_ConfigMuxSync+0x6e>
  {
    /* Process Locked */
    __HAL_LOCK(hdma);
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8007eb8:	2b01      	cmp	r3, #1
 8007eba:	d101      	bne.n	8007ec0 <HAL_DMAEx_ConfigMuxSync+0x24>
 8007ebc:	2302      	movs	r3, #2
 8007ebe:	e025      	b.n	8007f0c <HAL_DMAEx_ConfigMuxSync+0x70>
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	2201      	movs	r2, #1
 8007ec4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Set the new synchronization parameters (and keep the request ID filled during the Init)*/
    MODIFY_REG(hdma->DMAmuxChannel->CCR, \
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007ecc:	681a      	ldr	r2, [r3, #0]
 8007ece:	4b12      	ldr	r3, [pc, #72]	; (8007f18 <HAL_DMAEx_ConfigMuxSync+0x7c>)
 8007ed0:	4013      	ands	r3, r2
 8007ed2:	683a      	ldr	r2, [r7, #0]
 8007ed4:	6811      	ldr	r1, [r2, #0]
 8007ed6:	683a      	ldr	r2, [r7, #0]
 8007ed8:	68d2      	ldr	r2, [r2, #12]
 8007eda:	3a01      	subs	r2, #1
 8007edc:	04d2      	lsls	r2, r2, #19
 8007ede:	4311      	orrs	r1, r2
 8007ee0:	683a      	ldr	r2, [r7, #0]
 8007ee2:	6852      	ldr	r2, [r2, #4]
 8007ee4:	4311      	orrs	r1, r2
 8007ee6:	683a      	ldr	r2, [r7, #0]
 8007ee8:	7a12      	ldrb	r2, [r2, #8]
 8007eea:	0412      	lsls	r2, r2, #16
 8007eec:	4311      	orrs	r1, r2
 8007eee:	683a      	ldr	r2, [r7, #0]
 8007ef0:	7a52      	ldrb	r2, [r2, #9]
 8007ef2:	0252      	lsls	r2, r2, #9
 8007ef4:	4311      	orrs	r1, r2
 8007ef6:	687a      	ldr	r2, [r7, #4]
 8007ef8:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8007efa:	430b      	orrs	r3, r1
 8007efc:	6013      	str	r3, [r2, #0]
                pSyncConfig->SyncPolarity                                       | \
                ((uint32_t)pSyncConfig->SyncEnable << DMAMUX_CxCR_SE_Pos)                 | \
                ((uint32_t)pSyncConfig->EventEnable << DMAMUX_CxCR_EGE_Pos)));

    /* Process UnLocked */
    __HAL_UNLOCK(hdma);
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	2200      	movs	r2, #0
 8007f02:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_OK;
 8007f06:	2300      	movs	r3, #0
 8007f08:	e000      	b.n	8007f0c <HAL_DMAEx_ConfigMuxSync+0x70>
  }
  else
  {
    /*DMA State not Ready*/
    return HAL_ERROR;
 8007f0a:	2301      	movs	r3, #1
  }
}
 8007f0c:	4618      	mov	r0, r3
 8007f0e:	370c      	adds	r7, #12
 8007f10:	46bd      	mov	sp, r7
 8007f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f16:	4770      	bx	lr
 8007f18:	e000fdff 	.word	0xe000fdff

08007f1c <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007f1c:	b480      	push	{r7}
 8007f1e:	b087      	sub	sp, #28
 8007f20:	af00      	add	r7, sp, #0
 8007f22:	6078      	str	r0, [r7, #4]
 8007f24:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8007f26:	2300      	movs	r3, #0
 8007f28:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8007f2a:	e14c      	b.n	80081c6 <HAL_GPIO_Init+0x2aa>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8007f2c:	683b      	ldr	r3, [r7, #0]
 8007f2e:	681a      	ldr	r2, [r3, #0]
 8007f30:	2101      	movs	r1, #1
 8007f32:	697b      	ldr	r3, [r7, #20]
 8007f34:	fa01 f303 	lsl.w	r3, r1, r3
 8007f38:	4013      	ands	r3, r2
 8007f3a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	f000 813e 	beq.w	80081c0 <HAL_GPIO_Init+0x2a4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8007f44:	683b      	ldr	r3, [r7, #0]
 8007f46:	685b      	ldr	r3, [r3, #4]
 8007f48:	f003 0303 	and.w	r3, r3, #3
 8007f4c:	2b01      	cmp	r3, #1
 8007f4e:	d005      	beq.n	8007f5c <HAL_GPIO_Init+0x40>
 8007f50:	683b      	ldr	r3, [r7, #0]
 8007f52:	685b      	ldr	r3, [r3, #4]
 8007f54:	f003 0303 	and.w	r3, r3, #3
 8007f58:	2b02      	cmp	r3, #2
 8007f5a:	d130      	bne.n	8007fbe <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	689b      	ldr	r3, [r3, #8]
 8007f60:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8007f62:	697b      	ldr	r3, [r7, #20]
 8007f64:	005b      	lsls	r3, r3, #1
 8007f66:	2203      	movs	r2, #3
 8007f68:	fa02 f303 	lsl.w	r3, r2, r3
 8007f6c:	43db      	mvns	r3, r3
 8007f6e:	693a      	ldr	r2, [r7, #16]
 8007f70:	4013      	ands	r3, r2
 8007f72:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8007f74:	683b      	ldr	r3, [r7, #0]
 8007f76:	68da      	ldr	r2, [r3, #12]
 8007f78:	697b      	ldr	r3, [r7, #20]
 8007f7a:	005b      	lsls	r3, r3, #1
 8007f7c:	fa02 f303 	lsl.w	r3, r2, r3
 8007f80:	693a      	ldr	r2, [r7, #16]
 8007f82:	4313      	orrs	r3, r2
 8007f84:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	693a      	ldr	r2, [r7, #16]
 8007f8a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	685b      	ldr	r3, [r3, #4]
 8007f90:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8007f92:	2201      	movs	r2, #1
 8007f94:	697b      	ldr	r3, [r7, #20]
 8007f96:	fa02 f303 	lsl.w	r3, r2, r3
 8007f9a:	43db      	mvns	r3, r3
 8007f9c:	693a      	ldr	r2, [r7, #16]
 8007f9e:	4013      	ands	r3, r2
 8007fa0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007fa2:	683b      	ldr	r3, [r7, #0]
 8007fa4:	685b      	ldr	r3, [r3, #4]
 8007fa6:	091b      	lsrs	r3, r3, #4
 8007fa8:	f003 0201 	and.w	r2, r3, #1
 8007fac:	697b      	ldr	r3, [r7, #20]
 8007fae:	fa02 f303 	lsl.w	r3, r2, r3
 8007fb2:	693a      	ldr	r2, [r7, #16]
 8007fb4:	4313      	orrs	r3, r2
 8007fb6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	693a      	ldr	r2, [r7, #16]
 8007fbc:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007fbe:	683b      	ldr	r3, [r7, #0]
 8007fc0:	685b      	ldr	r3, [r3, #4]
 8007fc2:	f003 0303 	and.w	r3, r3, #3
 8007fc6:	2b03      	cmp	r3, #3
 8007fc8:	d017      	beq.n	8007ffa <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	68db      	ldr	r3, [r3, #12]
 8007fce:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8007fd0:	697b      	ldr	r3, [r7, #20]
 8007fd2:	005b      	lsls	r3, r3, #1
 8007fd4:	2203      	movs	r2, #3
 8007fd6:	fa02 f303 	lsl.w	r3, r2, r3
 8007fda:	43db      	mvns	r3, r3
 8007fdc:	693a      	ldr	r2, [r7, #16]
 8007fde:	4013      	ands	r3, r2
 8007fe0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007fe2:	683b      	ldr	r3, [r7, #0]
 8007fe4:	689a      	ldr	r2, [r3, #8]
 8007fe6:	697b      	ldr	r3, [r7, #20]
 8007fe8:	005b      	lsls	r3, r3, #1
 8007fea:	fa02 f303 	lsl.w	r3, r2, r3
 8007fee:	693a      	ldr	r2, [r7, #16]
 8007ff0:	4313      	orrs	r3, r2
 8007ff2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	693a      	ldr	r2, [r7, #16]
 8007ff8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007ffa:	683b      	ldr	r3, [r7, #0]
 8007ffc:	685b      	ldr	r3, [r3, #4]
 8007ffe:	f003 0303 	and.w	r3, r3, #3
 8008002:	2b02      	cmp	r3, #2
 8008004:	d123      	bne.n	800804e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8008006:	697b      	ldr	r3, [r7, #20]
 8008008:	08da      	lsrs	r2, r3, #3
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	3208      	adds	r2, #8
 800800e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008012:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8008014:	697b      	ldr	r3, [r7, #20]
 8008016:	f003 0307 	and.w	r3, r3, #7
 800801a:	009b      	lsls	r3, r3, #2
 800801c:	220f      	movs	r2, #15
 800801e:	fa02 f303 	lsl.w	r3, r2, r3
 8008022:	43db      	mvns	r3, r3
 8008024:	693a      	ldr	r2, [r7, #16]
 8008026:	4013      	ands	r3, r2
 8008028:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800802a:	683b      	ldr	r3, [r7, #0]
 800802c:	691a      	ldr	r2, [r3, #16]
 800802e:	697b      	ldr	r3, [r7, #20]
 8008030:	f003 0307 	and.w	r3, r3, #7
 8008034:	009b      	lsls	r3, r3, #2
 8008036:	fa02 f303 	lsl.w	r3, r2, r3
 800803a:	693a      	ldr	r2, [r7, #16]
 800803c:	4313      	orrs	r3, r2
 800803e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8008040:	697b      	ldr	r3, [r7, #20]
 8008042:	08da      	lsrs	r2, r3, #3
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	3208      	adds	r2, #8
 8008048:	6939      	ldr	r1, [r7, #16]
 800804a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8008054:	697b      	ldr	r3, [r7, #20]
 8008056:	005b      	lsls	r3, r3, #1
 8008058:	2203      	movs	r2, #3
 800805a:	fa02 f303 	lsl.w	r3, r2, r3
 800805e:	43db      	mvns	r3, r3
 8008060:	693a      	ldr	r2, [r7, #16]
 8008062:	4013      	ands	r3, r2
 8008064:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8008066:	683b      	ldr	r3, [r7, #0]
 8008068:	685b      	ldr	r3, [r3, #4]
 800806a:	f003 0203 	and.w	r2, r3, #3
 800806e:	697b      	ldr	r3, [r7, #20]
 8008070:	005b      	lsls	r3, r3, #1
 8008072:	fa02 f303 	lsl.w	r3, r2, r3
 8008076:	693a      	ldr	r2, [r7, #16]
 8008078:	4313      	orrs	r3, r2
 800807a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	693a      	ldr	r2, [r7, #16]
 8008080:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8008082:	683b      	ldr	r3, [r7, #0]
 8008084:	685b      	ldr	r3, [r3, #4]
 8008086:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800808a:	2b00      	cmp	r3, #0
 800808c:	f000 8098 	beq.w	80081c0 <HAL_GPIO_Init+0x2a4>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8008090:	4a54      	ldr	r2, [pc, #336]	; (80081e4 <HAL_GPIO_Init+0x2c8>)
 8008092:	697b      	ldr	r3, [r7, #20]
 8008094:	089b      	lsrs	r3, r3, #2
 8008096:	3302      	adds	r3, #2
 8008098:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800809c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800809e:	697b      	ldr	r3, [r7, #20]
 80080a0:	f003 0303 	and.w	r3, r3, #3
 80080a4:	009b      	lsls	r3, r3, #2
 80080a6:	220f      	movs	r2, #15
 80080a8:	fa02 f303 	lsl.w	r3, r2, r3
 80080ac:	43db      	mvns	r3, r3
 80080ae:	693a      	ldr	r2, [r7, #16]
 80080b0:	4013      	ands	r3, r2
 80080b2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80080ba:	d019      	beq.n	80080f0 <HAL_GPIO_Init+0x1d4>
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	4a4a      	ldr	r2, [pc, #296]	; (80081e8 <HAL_GPIO_Init+0x2cc>)
 80080c0:	4293      	cmp	r3, r2
 80080c2:	d013      	beq.n	80080ec <HAL_GPIO_Init+0x1d0>
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	4a49      	ldr	r2, [pc, #292]	; (80081ec <HAL_GPIO_Init+0x2d0>)
 80080c8:	4293      	cmp	r3, r2
 80080ca:	d00d      	beq.n	80080e8 <HAL_GPIO_Init+0x1cc>
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	4a48      	ldr	r2, [pc, #288]	; (80081f0 <HAL_GPIO_Init+0x2d4>)
 80080d0:	4293      	cmp	r3, r2
 80080d2:	d007      	beq.n	80080e4 <HAL_GPIO_Init+0x1c8>
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	4a47      	ldr	r2, [pc, #284]	; (80081f4 <HAL_GPIO_Init+0x2d8>)
 80080d8:	4293      	cmp	r3, r2
 80080da:	d101      	bne.n	80080e0 <HAL_GPIO_Init+0x1c4>
 80080dc:	2304      	movs	r3, #4
 80080de:	e008      	b.n	80080f2 <HAL_GPIO_Init+0x1d6>
 80080e0:	2307      	movs	r3, #7
 80080e2:	e006      	b.n	80080f2 <HAL_GPIO_Init+0x1d6>
 80080e4:	2303      	movs	r3, #3
 80080e6:	e004      	b.n	80080f2 <HAL_GPIO_Init+0x1d6>
 80080e8:	2302      	movs	r3, #2
 80080ea:	e002      	b.n	80080f2 <HAL_GPIO_Init+0x1d6>
 80080ec:	2301      	movs	r3, #1
 80080ee:	e000      	b.n	80080f2 <HAL_GPIO_Init+0x1d6>
 80080f0:	2300      	movs	r3, #0
 80080f2:	697a      	ldr	r2, [r7, #20]
 80080f4:	f002 0203 	and.w	r2, r2, #3
 80080f8:	0092      	lsls	r2, r2, #2
 80080fa:	4093      	lsls	r3, r2
 80080fc:	693a      	ldr	r2, [r7, #16]
 80080fe:	4313      	orrs	r3, r2
 8008100:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8008102:	4938      	ldr	r1, [pc, #224]	; (80081e4 <HAL_GPIO_Init+0x2c8>)
 8008104:	697b      	ldr	r3, [r7, #20]
 8008106:	089b      	lsrs	r3, r3, #2
 8008108:	3302      	adds	r3, #2
 800810a:	693a      	ldr	r2, [r7, #16]
 800810c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8008110:	4b39      	ldr	r3, [pc, #228]	; (80081f8 <HAL_GPIO_Init+0x2dc>)
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	43db      	mvns	r3, r3
 800811a:	693a      	ldr	r2, [r7, #16]
 800811c:	4013      	ands	r3, r2
 800811e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8008120:	683b      	ldr	r3, [r7, #0]
 8008122:	685b      	ldr	r3, [r3, #4]
 8008124:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008128:	2b00      	cmp	r3, #0
 800812a:	d003      	beq.n	8008134 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 800812c:	693a      	ldr	r2, [r7, #16]
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	4313      	orrs	r3, r2
 8008132:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8008134:	4a30      	ldr	r2, [pc, #192]	; (80081f8 <HAL_GPIO_Init+0x2dc>)
 8008136:	693b      	ldr	r3, [r7, #16]
 8008138:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800813a:	4b2f      	ldr	r3, [pc, #188]	; (80081f8 <HAL_GPIO_Init+0x2dc>)
 800813c:	685b      	ldr	r3, [r3, #4]
 800813e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	43db      	mvns	r3, r3
 8008144:	693a      	ldr	r2, [r7, #16]
 8008146:	4013      	ands	r3, r2
 8008148:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800814a:	683b      	ldr	r3, [r7, #0]
 800814c:	685b      	ldr	r3, [r3, #4]
 800814e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008152:	2b00      	cmp	r3, #0
 8008154:	d003      	beq.n	800815e <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8008156:	693a      	ldr	r2, [r7, #16]
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	4313      	orrs	r3, r2
 800815c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800815e:	4a26      	ldr	r2, [pc, #152]	; (80081f8 <HAL_GPIO_Init+0x2dc>)
 8008160:	693b      	ldr	r3, [r7, #16]
 8008162:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8008164:	4b24      	ldr	r3, [pc, #144]	; (80081f8 <HAL_GPIO_Init+0x2dc>)
 8008166:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800816a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	43db      	mvns	r3, r3
 8008170:	693a      	ldr	r2, [r7, #16]
 8008172:	4013      	ands	r3, r2
 8008174:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8008176:	683b      	ldr	r3, [r7, #0]
 8008178:	685b      	ldr	r3, [r3, #4]
 800817a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800817e:	2b00      	cmp	r3, #0
 8008180:	d003      	beq.n	800818a <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 8008182:	693a      	ldr	r2, [r7, #16]
 8008184:	68fb      	ldr	r3, [r7, #12]
 8008186:	4313      	orrs	r3, r2
 8008188:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800818a:	4a1b      	ldr	r2, [pc, #108]	; (80081f8 <HAL_GPIO_Init+0x2dc>)
 800818c:	693b      	ldr	r3, [r7, #16]
 800818e:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

        temp = EXTI->EMR1;
 8008192:	4b19      	ldr	r3, [pc, #100]	; (80081f8 <HAL_GPIO_Init+0x2dc>)
 8008194:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008198:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800819a:	68fb      	ldr	r3, [r7, #12]
 800819c:	43db      	mvns	r3, r3
 800819e:	693a      	ldr	r2, [r7, #16]
 80081a0:	4013      	ands	r3, r2
 80081a2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80081a4:	683b      	ldr	r3, [r7, #0]
 80081a6:	685b      	ldr	r3, [r3, #4]
 80081a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80081ac:	2b00      	cmp	r3, #0
 80081ae:	d003      	beq.n	80081b8 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 80081b0:	693a      	ldr	r2, [r7, #16]
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	4313      	orrs	r3, r2
 80081b6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80081b8:	4a0f      	ldr	r2, [pc, #60]	; (80081f8 <HAL_GPIO_Init+0x2dc>)
 80081ba:	693b      	ldr	r3, [r7, #16]
 80081bc:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
      }
    }

    position++;
 80081c0:	697b      	ldr	r3, [r7, #20]
 80081c2:	3301      	adds	r3, #1
 80081c4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80081c6:	683b      	ldr	r3, [r7, #0]
 80081c8:	681a      	ldr	r2, [r3, #0]
 80081ca:	697b      	ldr	r3, [r7, #20]
 80081cc:	fa22 f303 	lsr.w	r3, r2, r3
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	f47f aeab 	bne.w	8007f2c <HAL_GPIO_Init+0x10>
  }
}
 80081d6:	bf00      	nop
 80081d8:	bf00      	nop
 80081da:	371c      	adds	r7, #28
 80081dc:	46bd      	mov	sp, r7
 80081de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081e2:	4770      	bx	lr
 80081e4:	40010000 	.word	0x40010000
 80081e8:	48000400 	.word	0x48000400
 80081ec:	48000800 	.word	0x48000800
 80081f0:	48000c00 	.word	0x48000c00
 80081f4:	48001000 	.word	0x48001000
 80081f8:	58000800 	.word	0x58000800

080081fc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80081fc:	b480      	push	{r7}
 80081fe:	b083      	sub	sp, #12
 8008200:	af00      	add	r7, sp, #0
 8008202:	6078      	str	r0, [r7, #4]
 8008204:	460b      	mov	r3, r1
 8008206:	807b      	strh	r3, [r7, #2]
 8008208:	4613      	mov	r3, r2
 800820a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800820c:	787b      	ldrb	r3, [r7, #1]
 800820e:	2b00      	cmp	r3, #0
 8008210:	d003      	beq.n	800821a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8008212:	887a      	ldrh	r2, [r7, #2]
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8008218:	e002      	b.n	8008220 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800821a:	887a      	ldrh	r2, [r7, #2]
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8008220:	bf00      	nop
 8008222:	370c      	adds	r7, #12
 8008224:	46bd      	mov	sp, r7
 8008226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800822a:	4770      	bx	lr

0800822c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800822c:	b580      	push	{r7, lr}
 800822e:	b082      	sub	sp, #8
 8008230:	af00      	add	r7, sp, #0
 8008232:	4603      	mov	r3, r0
 8008234:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8008236:	4b08      	ldr	r3, [pc, #32]	; (8008258 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8008238:	68da      	ldr	r2, [r3, #12]
 800823a:	88fb      	ldrh	r3, [r7, #6]
 800823c:	4013      	ands	r3, r2
 800823e:	2b00      	cmp	r3, #0
 8008240:	d006      	beq.n	8008250 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8008242:	4a05      	ldr	r2, [pc, #20]	; (8008258 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8008244:	88fb      	ldrh	r3, [r7, #6]
 8008246:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8008248:	88fb      	ldrh	r3, [r7, #6]
 800824a:	4618      	mov	r0, r3
 800824c:	f7f9 fc54 	bl	8001af8 <HAL_GPIO_EXTI_Callback>
  }
}
 8008250:	bf00      	nop
 8008252:	3708      	adds	r7, #8
 8008254:	46bd      	mov	sp, r7
 8008256:	bd80      	pop	{r7, pc}
 8008258:	58000800 	.word	0x58000800

0800825c <HAL_HSEM_IRQHandler>:
/**
  * @brief  This function handles HSEM interrupt request
  * @retval None
  */
void HAL_HSEM_IRQHandler(void)
{
 800825c:	b580      	push	{r7, lr}
 800825e:	b082      	sub	sp, #8
 8008260:	af00      	add	r7, sp, #0
  uint32_t statusreg;
  /* Get the list of masked freed semaphores*/
  statusreg = HSEM_COMMON->MISR;
 8008262:	4b0a      	ldr	r3, [pc, #40]	; (800828c <HAL_HSEM_IRQHandler+0x30>)
 8008264:	68db      	ldr	r3, [r3, #12]
 8008266:	607b      	str	r3, [r7, #4]

  /*Disable Interrupts*/
  HSEM_COMMON->IER &= ~((uint32_t)statusreg);
 8008268:	4b08      	ldr	r3, [pc, #32]	; (800828c <HAL_HSEM_IRQHandler+0x30>)
 800826a:	681a      	ldr	r2, [r3, #0]
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	43db      	mvns	r3, r3
 8008270:	4906      	ldr	r1, [pc, #24]	; (800828c <HAL_HSEM_IRQHandler+0x30>)
 8008272:	4013      	ands	r3, r2
 8008274:	600b      	str	r3, [r1, #0]

  /*Clear Flags*/
  HSEM_COMMON->ICR = ((uint32_t)statusreg);
 8008276:	4a05      	ldr	r2, [pc, #20]	; (800828c <HAL_HSEM_IRQHandler+0x30>)
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	6053      	str	r3, [r2, #4]

  /* Call FreeCallback */
  HAL_HSEM_FreeCallback(statusreg);
 800827c:	6878      	ldr	r0, [r7, #4]
 800827e:	f000 f807 	bl	8008290 <HAL_HSEM_FreeCallback>
}
 8008282:	bf00      	nop
 8008284:	3708      	adds	r7, #8
 8008286:	46bd      	mov	sp, r7
 8008288:	bd80      	pop	{r7, pc}
 800828a:	bf00      	nop
 800828c:	58001500 	.word	0x58001500

08008290 <HAL_HSEM_FreeCallback>:
  * @brief Semaphore Released Callback.
  * @param SemMask: Mask of Released semaphores
  * @retval None
  */
__weak void HAL_HSEM_FreeCallback(uint32_t SemMask)
{
 8008290:	b480      	push	{r7}
 8008292:	b083      	sub	sp, #12
 8008294:	af00      	add	r7, sp, #0
 8008296:	6078      	str	r0, [r7, #4]
  UNUSED(SemMask);

  /* NOTE : This function should not be modified, when the callback is needed,
  the HAL_HSEM_FreeCallback can be implemented in the user file
    */
}
 8008298:	bf00      	nop
 800829a:	370c      	adds	r7, #12
 800829c:	46bd      	mov	sp, r7
 800829e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082a2:	4770      	bx	lr

080082a4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80082a4:	b580      	push	{r7, lr}
 80082a6:	b082      	sub	sp, #8
 80082a8:	af00      	add	r7, sp, #0
 80082aa:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d101      	bne.n	80082b6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80082b2:	2301      	movs	r3, #1
 80082b4:	e081      	b.n	80083ba <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80082bc:	b2db      	uxtb	r3, r3
 80082be:	2b00      	cmp	r3, #0
 80082c0:	d106      	bne.n	80082d0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	2200      	movs	r2, #0
 80082c6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80082ca:	6878      	ldr	r0, [r7, #4]
 80082cc:	f7fa ffc2 	bl	8003254 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	2224      	movs	r2, #36	; 0x24
 80082d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	681a      	ldr	r2, [r3, #0]
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	f022 0201 	bic.w	r2, r2, #1
 80082e6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	685a      	ldr	r2, [r3, #4]
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80082f4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	689a      	ldr	r2, [r3, #8]
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008304:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	68db      	ldr	r3, [r3, #12]
 800830a:	2b01      	cmp	r3, #1
 800830c:	d107      	bne.n	800831e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	689a      	ldr	r2, [r3, #8]
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800831a:	609a      	str	r2, [r3, #8]
 800831c:	e006      	b.n	800832c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	689a      	ldr	r2, [r3, #8]
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800832a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	68db      	ldr	r3, [r3, #12]
 8008330:	2b02      	cmp	r3, #2
 8008332:	d104      	bne.n	800833e <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800833c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	685b      	ldr	r3, [r3, #4]
 8008344:	687a      	ldr	r2, [r7, #4]
 8008346:	6812      	ldr	r2, [r2, #0]
 8008348:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800834c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008350:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	68da      	ldr	r2, [r3, #12]
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008360:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	691a      	ldr	r2, [r3, #16]
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	695b      	ldr	r3, [r3, #20]
 800836a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	699b      	ldr	r3, [r3, #24]
 8008372:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	430a      	orrs	r2, r1
 800837a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	69d9      	ldr	r1, [r3, #28]
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	6a1a      	ldr	r2, [r3, #32]
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	430a      	orrs	r2, r1
 800838a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	681a      	ldr	r2, [r3, #0]
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	f042 0201 	orr.w	r2, r2, #1
 800839a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	2200      	movs	r2, #0
 80083a0:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	2220      	movs	r2, #32
 80083a6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	2200      	movs	r2, #0
 80083ae:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	2200      	movs	r2, #0
 80083b4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80083b8:	2300      	movs	r3, #0
}
 80083ba:	4618      	mov	r0, r3
 80083bc:	3708      	adds	r7, #8
 80083be:	46bd      	mov	sp, r7
 80083c0:	bd80      	pop	{r7, pc}
	...

080083c4 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80083c4:	b580      	push	{r7, lr}
 80083c6:	b088      	sub	sp, #32
 80083c8:	af02      	add	r7, sp, #8
 80083ca:	60f8      	str	r0, [r7, #12]
 80083cc:	607a      	str	r2, [r7, #4]
 80083ce:	461a      	mov	r2, r3
 80083d0:	460b      	mov	r3, r1
 80083d2:	817b      	strh	r3, [r7, #10]
 80083d4:	4613      	mov	r3, r2
 80083d6:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80083de:	b2db      	uxtb	r3, r3
 80083e0:	2b20      	cmp	r3, #32
 80083e2:	f040 80da 	bne.w	800859a <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80083e6:	68fb      	ldr	r3, [r7, #12]
 80083e8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80083ec:	2b01      	cmp	r3, #1
 80083ee:	d101      	bne.n	80083f4 <HAL_I2C_Master_Transmit+0x30>
 80083f0:	2302      	movs	r3, #2
 80083f2:	e0d3      	b.n	800859c <HAL_I2C_Master_Transmit+0x1d8>
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	2201      	movs	r2, #1
 80083f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80083fc:	f7fd fb38 	bl	8005a70 <HAL_GetTick>
 8008400:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8008402:	697b      	ldr	r3, [r7, #20]
 8008404:	9300      	str	r3, [sp, #0]
 8008406:	2319      	movs	r3, #25
 8008408:	2201      	movs	r2, #1
 800840a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800840e:	68f8      	ldr	r0, [r7, #12]
 8008410:	f000 f8f0 	bl	80085f4 <I2C_WaitOnFlagUntilTimeout>
 8008414:	4603      	mov	r3, r0
 8008416:	2b00      	cmp	r3, #0
 8008418:	d001      	beq.n	800841e <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800841a:	2301      	movs	r3, #1
 800841c:	e0be      	b.n	800859c <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800841e:	68fb      	ldr	r3, [r7, #12]
 8008420:	2221      	movs	r2, #33	; 0x21
 8008422:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8008426:	68fb      	ldr	r3, [r7, #12]
 8008428:	2210      	movs	r2, #16
 800842a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	2200      	movs	r2, #0
 8008432:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	687a      	ldr	r2, [r7, #4]
 8008438:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	893a      	ldrh	r2, [r7, #8]
 800843e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	2200      	movs	r2, #0
 8008444:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008446:	68fb      	ldr	r3, [r7, #12]
 8008448:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800844a:	b29b      	uxth	r3, r3
 800844c:	2bff      	cmp	r3, #255	; 0xff
 800844e:	d90e      	bls.n	800846e <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008450:	68fb      	ldr	r3, [r7, #12]
 8008452:	22ff      	movs	r2, #255	; 0xff
 8008454:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8008456:	68fb      	ldr	r3, [r7, #12]
 8008458:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800845a:	b2da      	uxtb	r2, r3
 800845c:	8979      	ldrh	r1, [r7, #10]
 800845e:	4b51      	ldr	r3, [pc, #324]	; (80085a4 <HAL_I2C_Master_Transmit+0x1e0>)
 8008460:	9300      	str	r3, [sp, #0]
 8008462:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008466:	68f8      	ldr	r0, [r7, #12]
 8008468:	f000 fa6c 	bl	8008944 <I2C_TransferConfig>
 800846c:	e06c      	b.n	8008548 <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008472:	b29a      	uxth	r2, r3
 8008474:	68fb      	ldr	r3, [r7, #12]
 8008476:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800847c:	b2da      	uxtb	r2, r3
 800847e:	8979      	ldrh	r1, [r7, #10]
 8008480:	4b48      	ldr	r3, [pc, #288]	; (80085a4 <HAL_I2C_Master_Transmit+0x1e0>)
 8008482:	9300      	str	r3, [sp, #0]
 8008484:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008488:	68f8      	ldr	r0, [r7, #12]
 800848a:	f000 fa5b 	bl	8008944 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 800848e:	e05b      	b.n	8008548 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008490:	697a      	ldr	r2, [r7, #20]
 8008492:	6a39      	ldr	r1, [r7, #32]
 8008494:	68f8      	ldr	r0, [r7, #12]
 8008496:	f000 f8ed 	bl	8008674 <I2C_WaitOnTXISFlagUntilTimeout>
 800849a:	4603      	mov	r3, r0
 800849c:	2b00      	cmp	r3, #0
 800849e:	d001      	beq.n	80084a4 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 80084a0:	2301      	movs	r3, #1
 80084a2:	e07b      	b.n	800859c <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80084a4:	68fb      	ldr	r3, [r7, #12]
 80084a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80084a8:	781a      	ldrb	r2, [r3, #0]
 80084aa:	68fb      	ldr	r3, [r7, #12]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80084b0:	68fb      	ldr	r3, [r7, #12]
 80084b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80084b4:	1c5a      	adds	r2, r3, #1
 80084b6:	68fb      	ldr	r3, [r7, #12]
 80084b8:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80084ba:	68fb      	ldr	r3, [r7, #12]
 80084bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80084be:	b29b      	uxth	r3, r3
 80084c0:	3b01      	subs	r3, #1
 80084c2:	b29a      	uxth	r2, r3
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80084c8:	68fb      	ldr	r3, [r7, #12]
 80084ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80084cc:	3b01      	subs	r3, #1
 80084ce:	b29a      	uxth	r2, r3
 80084d0:	68fb      	ldr	r3, [r7, #12]
 80084d2:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80084d8:	b29b      	uxth	r3, r3
 80084da:	2b00      	cmp	r3, #0
 80084dc:	d034      	beq.n	8008548 <HAL_I2C_Master_Transmit+0x184>
 80084de:	68fb      	ldr	r3, [r7, #12]
 80084e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	d130      	bne.n	8008548 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80084e6:	697b      	ldr	r3, [r7, #20]
 80084e8:	9300      	str	r3, [sp, #0]
 80084ea:	6a3b      	ldr	r3, [r7, #32]
 80084ec:	2200      	movs	r2, #0
 80084ee:	2180      	movs	r1, #128	; 0x80
 80084f0:	68f8      	ldr	r0, [r7, #12]
 80084f2:	f000 f87f 	bl	80085f4 <I2C_WaitOnFlagUntilTimeout>
 80084f6:	4603      	mov	r3, r0
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	d001      	beq.n	8008500 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 80084fc:	2301      	movs	r3, #1
 80084fe:	e04d      	b.n	800859c <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008504:	b29b      	uxth	r3, r3
 8008506:	2bff      	cmp	r3, #255	; 0xff
 8008508:	d90e      	bls.n	8008528 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800850a:	68fb      	ldr	r3, [r7, #12]
 800850c:	22ff      	movs	r2, #255	; 0xff
 800850e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8008510:	68fb      	ldr	r3, [r7, #12]
 8008512:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008514:	b2da      	uxtb	r2, r3
 8008516:	8979      	ldrh	r1, [r7, #10]
 8008518:	2300      	movs	r3, #0
 800851a:	9300      	str	r3, [sp, #0]
 800851c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008520:	68f8      	ldr	r0, [r7, #12]
 8008522:	f000 fa0f 	bl	8008944 <I2C_TransferConfig>
 8008526:	e00f      	b.n	8008548 <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8008528:	68fb      	ldr	r3, [r7, #12]
 800852a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800852c:	b29a      	uxth	r2, r3
 800852e:	68fb      	ldr	r3, [r7, #12]
 8008530:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8008532:	68fb      	ldr	r3, [r7, #12]
 8008534:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008536:	b2da      	uxtb	r2, r3
 8008538:	8979      	ldrh	r1, [r7, #10]
 800853a:	2300      	movs	r3, #0
 800853c:	9300      	str	r3, [sp, #0]
 800853e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008542:	68f8      	ldr	r0, [r7, #12]
 8008544:	f000 f9fe 	bl	8008944 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800854c:	b29b      	uxth	r3, r3
 800854e:	2b00      	cmp	r3, #0
 8008550:	d19e      	bne.n	8008490 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008552:	697a      	ldr	r2, [r7, #20]
 8008554:	6a39      	ldr	r1, [r7, #32]
 8008556:	68f8      	ldr	r0, [r7, #12]
 8008558:	f000 f8cc 	bl	80086f4 <I2C_WaitOnSTOPFlagUntilTimeout>
 800855c:	4603      	mov	r3, r0
 800855e:	2b00      	cmp	r3, #0
 8008560:	d001      	beq.n	8008566 <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8008562:	2301      	movs	r3, #1
 8008564:	e01a      	b.n	800859c <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	2220      	movs	r2, #32
 800856c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800856e:	68fb      	ldr	r3, [r7, #12]
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	6859      	ldr	r1, [r3, #4]
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	681a      	ldr	r2, [r3, #0]
 8008578:	4b0b      	ldr	r3, [pc, #44]	; (80085a8 <HAL_I2C_Master_Transmit+0x1e4>)
 800857a:	400b      	ands	r3, r1
 800857c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	2220      	movs	r2, #32
 8008582:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8008586:	68fb      	ldr	r3, [r7, #12]
 8008588:	2200      	movs	r2, #0
 800858a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	2200      	movs	r2, #0
 8008592:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8008596:	2300      	movs	r3, #0
 8008598:	e000      	b.n	800859c <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 800859a:	2302      	movs	r3, #2
  }
}
 800859c:	4618      	mov	r0, r3
 800859e:	3718      	adds	r7, #24
 80085a0:	46bd      	mov	sp, r7
 80085a2:	bd80      	pop	{r7, pc}
 80085a4:	80002000 	.word	0x80002000
 80085a8:	fe00e800 	.word	0xfe00e800

080085ac <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80085ac:	b480      	push	{r7}
 80085ae:	b083      	sub	sp, #12
 80085b0:	af00      	add	r7, sp, #0
 80085b2:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	699b      	ldr	r3, [r3, #24]
 80085ba:	f003 0302 	and.w	r3, r3, #2
 80085be:	2b02      	cmp	r3, #2
 80085c0:	d103      	bne.n	80085ca <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	2200      	movs	r2, #0
 80085c8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	699b      	ldr	r3, [r3, #24]
 80085d0:	f003 0301 	and.w	r3, r3, #1
 80085d4:	2b01      	cmp	r3, #1
 80085d6:	d007      	beq.n	80085e8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	699a      	ldr	r2, [r3, #24]
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	f042 0201 	orr.w	r2, r2, #1
 80085e6:	619a      	str	r2, [r3, #24]
  }
}
 80085e8:	bf00      	nop
 80085ea:	370c      	adds	r7, #12
 80085ec:	46bd      	mov	sp, r7
 80085ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085f2:	4770      	bx	lr

080085f4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80085f4:	b580      	push	{r7, lr}
 80085f6:	b084      	sub	sp, #16
 80085f8:	af00      	add	r7, sp, #0
 80085fa:	60f8      	str	r0, [r7, #12]
 80085fc:	60b9      	str	r1, [r7, #8]
 80085fe:	603b      	str	r3, [r7, #0]
 8008600:	4613      	mov	r3, r2
 8008602:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008604:	e022      	b.n	800864c <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008606:	683b      	ldr	r3, [r7, #0]
 8008608:	f1b3 3fff 	cmp.w	r3, #4294967295
 800860c:	d01e      	beq.n	800864c <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800860e:	f7fd fa2f 	bl	8005a70 <HAL_GetTick>
 8008612:	4602      	mov	r2, r0
 8008614:	69bb      	ldr	r3, [r7, #24]
 8008616:	1ad3      	subs	r3, r2, r3
 8008618:	683a      	ldr	r2, [r7, #0]
 800861a:	429a      	cmp	r2, r3
 800861c:	d302      	bcc.n	8008624 <I2C_WaitOnFlagUntilTimeout+0x30>
 800861e:	683b      	ldr	r3, [r7, #0]
 8008620:	2b00      	cmp	r3, #0
 8008622:	d113      	bne.n	800864c <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008628:	f043 0220 	orr.w	r2, r3, #32
 800862c:	68fb      	ldr	r3, [r7, #12]
 800862e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	2220      	movs	r2, #32
 8008634:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	2200      	movs	r2, #0
 800863c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	2200      	movs	r2, #0
 8008644:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8008648:	2301      	movs	r3, #1
 800864a:	e00f      	b.n	800866c <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	699a      	ldr	r2, [r3, #24]
 8008652:	68bb      	ldr	r3, [r7, #8]
 8008654:	4013      	ands	r3, r2
 8008656:	68ba      	ldr	r2, [r7, #8]
 8008658:	429a      	cmp	r2, r3
 800865a:	bf0c      	ite	eq
 800865c:	2301      	moveq	r3, #1
 800865e:	2300      	movne	r3, #0
 8008660:	b2db      	uxtb	r3, r3
 8008662:	461a      	mov	r2, r3
 8008664:	79fb      	ldrb	r3, [r7, #7]
 8008666:	429a      	cmp	r2, r3
 8008668:	d0cd      	beq.n	8008606 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800866a:	2300      	movs	r3, #0
}
 800866c:	4618      	mov	r0, r3
 800866e:	3710      	adds	r7, #16
 8008670:	46bd      	mov	sp, r7
 8008672:	bd80      	pop	{r7, pc}

08008674 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8008674:	b580      	push	{r7, lr}
 8008676:	b084      	sub	sp, #16
 8008678:	af00      	add	r7, sp, #0
 800867a:	60f8      	str	r0, [r7, #12]
 800867c:	60b9      	str	r1, [r7, #8]
 800867e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8008680:	e02c      	b.n	80086dc <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8008682:	687a      	ldr	r2, [r7, #4]
 8008684:	68b9      	ldr	r1, [r7, #8]
 8008686:	68f8      	ldr	r0, [r7, #12]
 8008688:	f000 f870 	bl	800876c <I2C_IsErrorOccurred>
 800868c:	4603      	mov	r3, r0
 800868e:	2b00      	cmp	r3, #0
 8008690:	d001      	beq.n	8008696 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8008692:	2301      	movs	r3, #1
 8008694:	e02a      	b.n	80086ec <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008696:	68bb      	ldr	r3, [r7, #8]
 8008698:	f1b3 3fff 	cmp.w	r3, #4294967295
 800869c:	d01e      	beq.n	80086dc <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800869e:	f7fd f9e7 	bl	8005a70 <HAL_GetTick>
 80086a2:	4602      	mov	r2, r0
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	1ad3      	subs	r3, r2, r3
 80086a8:	68ba      	ldr	r2, [r7, #8]
 80086aa:	429a      	cmp	r2, r3
 80086ac:	d302      	bcc.n	80086b4 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80086ae:	68bb      	ldr	r3, [r7, #8]
 80086b0:	2b00      	cmp	r3, #0
 80086b2:	d113      	bne.n	80086dc <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80086b8:	f043 0220 	orr.w	r2, r3, #32
 80086bc:	68fb      	ldr	r3, [r7, #12]
 80086be:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80086c0:	68fb      	ldr	r3, [r7, #12]
 80086c2:	2220      	movs	r2, #32
 80086c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80086c8:	68fb      	ldr	r3, [r7, #12]
 80086ca:	2200      	movs	r2, #0
 80086cc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80086d0:	68fb      	ldr	r3, [r7, #12]
 80086d2:	2200      	movs	r2, #0
 80086d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80086d8:	2301      	movs	r3, #1
 80086da:	e007      	b.n	80086ec <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80086dc:	68fb      	ldr	r3, [r7, #12]
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	699b      	ldr	r3, [r3, #24]
 80086e2:	f003 0302 	and.w	r3, r3, #2
 80086e6:	2b02      	cmp	r3, #2
 80086e8:	d1cb      	bne.n	8008682 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80086ea:	2300      	movs	r3, #0
}
 80086ec:	4618      	mov	r0, r3
 80086ee:	3710      	adds	r7, #16
 80086f0:	46bd      	mov	sp, r7
 80086f2:	bd80      	pop	{r7, pc}

080086f4 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80086f4:	b580      	push	{r7, lr}
 80086f6:	b084      	sub	sp, #16
 80086f8:	af00      	add	r7, sp, #0
 80086fa:	60f8      	str	r0, [r7, #12]
 80086fc:	60b9      	str	r1, [r7, #8]
 80086fe:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008700:	e028      	b.n	8008754 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8008702:	687a      	ldr	r2, [r7, #4]
 8008704:	68b9      	ldr	r1, [r7, #8]
 8008706:	68f8      	ldr	r0, [r7, #12]
 8008708:	f000 f830 	bl	800876c <I2C_IsErrorOccurred>
 800870c:	4603      	mov	r3, r0
 800870e:	2b00      	cmp	r3, #0
 8008710:	d001      	beq.n	8008716 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8008712:	2301      	movs	r3, #1
 8008714:	e026      	b.n	8008764 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008716:	f7fd f9ab 	bl	8005a70 <HAL_GetTick>
 800871a:	4602      	mov	r2, r0
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	1ad3      	subs	r3, r2, r3
 8008720:	68ba      	ldr	r2, [r7, #8]
 8008722:	429a      	cmp	r2, r3
 8008724:	d302      	bcc.n	800872c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8008726:	68bb      	ldr	r3, [r7, #8]
 8008728:	2b00      	cmp	r3, #0
 800872a:	d113      	bne.n	8008754 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800872c:	68fb      	ldr	r3, [r7, #12]
 800872e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008730:	f043 0220 	orr.w	r2, r3, #32
 8008734:	68fb      	ldr	r3, [r7, #12]
 8008736:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8008738:	68fb      	ldr	r3, [r7, #12]
 800873a:	2220      	movs	r2, #32
 800873c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	2200      	movs	r2, #0
 8008744:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008748:	68fb      	ldr	r3, [r7, #12]
 800874a:	2200      	movs	r2, #0
 800874c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8008750:	2301      	movs	r3, #1
 8008752:	e007      	b.n	8008764 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008754:	68fb      	ldr	r3, [r7, #12]
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	699b      	ldr	r3, [r3, #24]
 800875a:	f003 0320 	and.w	r3, r3, #32
 800875e:	2b20      	cmp	r3, #32
 8008760:	d1cf      	bne.n	8008702 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8008762:	2300      	movs	r3, #0
}
 8008764:	4618      	mov	r0, r3
 8008766:	3710      	adds	r7, #16
 8008768:	46bd      	mov	sp, r7
 800876a:	bd80      	pop	{r7, pc}

0800876c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800876c:	b580      	push	{r7, lr}
 800876e:	b08a      	sub	sp, #40	; 0x28
 8008770:	af00      	add	r7, sp, #0
 8008772:	60f8      	str	r0, [r7, #12]
 8008774:	60b9      	str	r1, [r7, #8]
 8008776:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008778:	2300      	movs	r3, #0
 800877a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800877e:	68fb      	ldr	r3, [r7, #12]
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	699b      	ldr	r3, [r3, #24]
 8008784:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8008786:	2300      	movs	r3, #0
 8008788:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800878e:	69bb      	ldr	r3, [r7, #24]
 8008790:	f003 0310 	and.w	r3, r3, #16
 8008794:	2b00      	cmp	r3, #0
 8008796:	d075      	beq.n	8008884 <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008798:	68fb      	ldr	r3, [r7, #12]
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	2210      	movs	r2, #16
 800879e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80087a0:	e056      	b.n	8008850 <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80087a2:	68bb      	ldr	r3, [r7, #8]
 80087a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80087a8:	d052      	beq.n	8008850 <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80087aa:	f7fd f961 	bl	8005a70 <HAL_GetTick>
 80087ae:	4602      	mov	r2, r0
 80087b0:	69fb      	ldr	r3, [r7, #28]
 80087b2:	1ad3      	subs	r3, r2, r3
 80087b4:	68ba      	ldr	r2, [r7, #8]
 80087b6:	429a      	cmp	r2, r3
 80087b8:	d302      	bcc.n	80087c0 <I2C_IsErrorOccurred+0x54>
 80087ba:	68bb      	ldr	r3, [r7, #8]
 80087bc:	2b00      	cmp	r3, #0
 80087be:	d147      	bne.n	8008850 <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80087c0:	68fb      	ldr	r3, [r7, #12]
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	685b      	ldr	r3, [r3, #4]
 80087c6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80087ca:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80087cc:	68fb      	ldr	r3, [r7, #12]
 80087ce:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80087d2:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80087d4:	68fb      	ldr	r3, [r7, #12]
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	699b      	ldr	r3, [r3, #24]
 80087da:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80087de:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80087e2:	d12e      	bne.n	8008842 <I2C_IsErrorOccurred+0xd6>
 80087e4:	697b      	ldr	r3, [r7, #20]
 80087e6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80087ea:	d02a      	beq.n	8008842 <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 80087ec:	7cfb      	ldrb	r3, [r7, #19]
 80087ee:	2b20      	cmp	r3, #32
 80087f0:	d027      	beq.n	8008842 <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80087f2:	68fb      	ldr	r3, [r7, #12]
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	685a      	ldr	r2, [r3, #4]
 80087f8:	68fb      	ldr	r3, [r7, #12]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008800:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8008802:	f7fd f935 	bl	8005a70 <HAL_GetTick>
 8008806:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008808:	e01b      	b.n	8008842 <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800880a:	f7fd f931 	bl	8005a70 <HAL_GetTick>
 800880e:	4602      	mov	r2, r0
 8008810:	69fb      	ldr	r3, [r7, #28]
 8008812:	1ad3      	subs	r3, r2, r3
 8008814:	2b19      	cmp	r3, #25
 8008816:	d914      	bls.n	8008842 <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008818:	68fb      	ldr	r3, [r7, #12]
 800881a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800881c:	f043 0220 	orr.w	r2, r3, #32
 8008820:	68fb      	ldr	r3, [r7, #12]
 8008822:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	2220      	movs	r2, #32
 8008828:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 800882c:	68fb      	ldr	r3, [r7, #12]
 800882e:	2200      	movs	r2, #0
 8008830:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	2200      	movs	r2, #0
 8008838:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

              status = HAL_ERROR;
 800883c:	2301      	movs	r3, #1
 800883e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008842:	68fb      	ldr	r3, [r7, #12]
 8008844:	681b      	ldr	r3, [r3, #0]
 8008846:	699b      	ldr	r3, [r3, #24]
 8008848:	f003 0320 	and.w	r3, r3, #32
 800884c:	2b20      	cmp	r3, #32
 800884e:	d1dc      	bne.n	800880a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8008850:	68fb      	ldr	r3, [r7, #12]
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	699b      	ldr	r3, [r3, #24]
 8008856:	f003 0320 	and.w	r3, r3, #32
 800885a:	2b20      	cmp	r3, #32
 800885c:	d003      	beq.n	8008866 <I2C_IsErrorOccurred+0xfa>
 800885e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008862:	2b00      	cmp	r3, #0
 8008864:	d09d      	beq.n	80087a2 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8008866:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800886a:	2b00      	cmp	r3, #0
 800886c:	d103      	bne.n	8008876 <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800886e:	68fb      	ldr	r3, [r7, #12]
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	2220      	movs	r2, #32
 8008874:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8008876:	6a3b      	ldr	r3, [r7, #32]
 8008878:	f043 0304 	orr.w	r3, r3, #4
 800887c:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800887e:	2301      	movs	r3, #1
 8008880:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8008884:	68fb      	ldr	r3, [r7, #12]
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	699b      	ldr	r3, [r3, #24]
 800888a:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800888c:	69bb      	ldr	r3, [r7, #24]
 800888e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008892:	2b00      	cmp	r3, #0
 8008894:	d00b      	beq.n	80088ae <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8008896:	6a3b      	ldr	r3, [r7, #32]
 8008898:	f043 0301 	orr.w	r3, r3, #1
 800889c:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800889e:	68fb      	ldr	r3, [r7, #12]
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80088a6:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80088a8:	2301      	movs	r3, #1
 80088aa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80088ae:	69bb      	ldr	r3, [r7, #24]
 80088b0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	d00b      	beq.n	80088d0 <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80088b8:	6a3b      	ldr	r3, [r7, #32]
 80088ba:	f043 0308 	orr.w	r3, r3, #8
 80088be:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80088c8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80088ca:	2301      	movs	r3, #1
 80088cc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80088d0:	69bb      	ldr	r3, [r7, #24]
 80088d2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80088d6:	2b00      	cmp	r3, #0
 80088d8:	d00b      	beq.n	80088f2 <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80088da:	6a3b      	ldr	r3, [r7, #32]
 80088dc:	f043 0302 	orr.w	r3, r3, #2
 80088e0:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80088e2:	68fb      	ldr	r3, [r7, #12]
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80088ea:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80088ec:	2301      	movs	r3, #1
 80088ee:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 80088f2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80088f6:	2b00      	cmp	r3, #0
 80088f8:	d01c      	beq.n	8008934 <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80088fa:	68f8      	ldr	r0, [r7, #12]
 80088fc:	f7ff fe56 	bl	80085ac <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8008900:	68fb      	ldr	r3, [r7, #12]
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	6859      	ldr	r1, [r3, #4]
 8008906:	68fb      	ldr	r3, [r7, #12]
 8008908:	681a      	ldr	r2, [r3, #0]
 800890a:	4b0d      	ldr	r3, [pc, #52]	; (8008940 <I2C_IsErrorOccurred+0x1d4>)
 800890c:	400b      	ands	r3, r1
 800890e:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008914:	6a3b      	ldr	r3, [r7, #32]
 8008916:	431a      	orrs	r2, r3
 8008918:	68fb      	ldr	r3, [r7, #12]
 800891a:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800891c:	68fb      	ldr	r3, [r7, #12]
 800891e:	2220      	movs	r2, #32
 8008920:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8008924:	68fb      	ldr	r3, [r7, #12]
 8008926:	2200      	movs	r2, #0
 8008928:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800892c:	68fb      	ldr	r3, [r7, #12]
 800892e:	2200      	movs	r2, #0
 8008930:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8008934:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8008938:	4618      	mov	r0, r3
 800893a:	3728      	adds	r7, #40	; 0x28
 800893c:	46bd      	mov	sp, r7
 800893e:	bd80      	pop	{r7, pc}
 8008940:	fe00e800 	.word	0xfe00e800

08008944 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8008944:	b480      	push	{r7}
 8008946:	b087      	sub	sp, #28
 8008948:	af00      	add	r7, sp, #0
 800894a:	60f8      	str	r0, [r7, #12]
 800894c:	607b      	str	r3, [r7, #4]
 800894e:	460b      	mov	r3, r1
 8008950:	817b      	strh	r3, [r7, #10]
 8008952:	4613      	mov	r3, r2
 8008954:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8008956:	897b      	ldrh	r3, [r7, #10]
 8008958:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800895c:	7a7b      	ldrb	r3, [r7, #9]
 800895e:	041b      	lsls	r3, r3, #16
 8008960:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8008964:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800896a:	6a3b      	ldr	r3, [r7, #32]
 800896c:	4313      	orrs	r3, r2
 800896e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008972:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8008974:	68fb      	ldr	r3, [r7, #12]
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	685a      	ldr	r2, [r3, #4]
 800897a:	6a3b      	ldr	r3, [r7, #32]
 800897c:	0d5b      	lsrs	r3, r3, #21
 800897e:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8008982:	4b08      	ldr	r3, [pc, #32]	; (80089a4 <I2C_TransferConfig+0x60>)
 8008984:	430b      	orrs	r3, r1
 8008986:	43db      	mvns	r3, r3
 8008988:	ea02 0103 	and.w	r1, r2, r3
 800898c:	68fb      	ldr	r3, [r7, #12]
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	697a      	ldr	r2, [r7, #20]
 8008992:	430a      	orrs	r2, r1
 8008994:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8008996:	bf00      	nop
 8008998:	371c      	adds	r7, #28
 800899a:	46bd      	mov	sp, r7
 800899c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089a0:	4770      	bx	lr
 80089a2:	bf00      	nop
 80089a4:	03ff63ff 	.word	0x03ff63ff

080089a8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80089a8:	b480      	push	{r7}
 80089aa:	b083      	sub	sp, #12
 80089ac:	af00      	add	r7, sp, #0
 80089ae:	6078      	str	r0, [r7, #4]
 80089b0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80089b8:	b2db      	uxtb	r3, r3
 80089ba:	2b20      	cmp	r3, #32
 80089bc:	d138      	bne.n	8008a30 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80089c4:	2b01      	cmp	r3, #1
 80089c6:	d101      	bne.n	80089cc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80089c8:	2302      	movs	r3, #2
 80089ca:	e032      	b.n	8008a32 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	2201      	movs	r2, #1
 80089d0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	2224      	movs	r2, #36	; 0x24
 80089d8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	681a      	ldr	r2, [r3, #0]
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	f022 0201 	bic.w	r2, r2, #1
 80089ea:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	681a      	ldr	r2, [r3, #0]
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80089fa:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	6819      	ldr	r1, [r3, #0]
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	683a      	ldr	r2, [r7, #0]
 8008a08:	430a      	orrs	r2, r1
 8008a0a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	681a      	ldr	r2, [r3, #0]
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	f042 0201 	orr.w	r2, r2, #1
 8008a1a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	2220      	movs	r2, #32
 8008a20:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	2200      	movs	r2, #0
 8008a28:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8008a2c:	2300      	movs	r3, #0
 8008a2e:	e000      	b.n	8008a32 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8008a30:	2302      	movs	r3, #2
  }
}
 8008a32:	4618      	mov	r0, r3
 8008a34:	370c      	adds	r7, #12
 8008a36:	46bd      	mov	sp, r7
 8008a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a3c:	4770      	bx	lr

08008a3e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8008a3e:	b480      	push	{r7}
 8008a40:	b085      	sub	sp, #20
 8008a42:	af00      	add	r7, sp, #0
 8008a44:	6078      	str	r0, [r7, #4]
 8008a46:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008a4e:	b2db      	uxtb	r3, r3
 8008a50:	2b20      	cmp	r3, #32
 8008a52:	d139      	bne.n	8008ac8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008a5a:	2b01      	cmp	r3, #1
 8008a5c:	d101      	bne.n	8008a62 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8008a5e:	2302      	movs	r3, #2
 8008a60:	e033      	b.n	8008aca <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	2201      	movs	r2, #1
 8008a66:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	2224      	movs	r2, #36	; 0x24
 8008a6e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	681a      	ldr	r2, [r3, #0]
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	f022 0201 	bic.w	r2, r2, #1
 8008a80:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8008a8a:	68fb      	ldr	r3, [r7, #12]
 8008a8c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8008a90:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8008a92:	683b      	ldr	r3, [r7, #0]
 8008a94:	021b      	lsls	r3, r3, #8
 8008a96:	68fa      	ldr	r2, [r7, #12]
 8008a98:	4313      	orrs	r3, r2
 8008a9a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	681b      	ldr	r3, [r3, #0]
 8008aa0:	68fa      	ldr	r2, [r7, #12]
 8008aa2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	681a      	ldr	r2, [r3, #0]
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	f042 0201 	orr.w	r2, r2, #1
 8008ab2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	2220      	movs	r2, #32
 8008ab8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	2200      	movs	r2, #0
 8008ac0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8008ac4:	2300      	movs	r3, #0
 8008ac6:	e000      	b.n	8008aca <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8008ac8:	2302      	movs	r3, #2
  }
}
 8008aca:	4618      	mov	r0, r3
 8008acc:	3714      	adds	r7, #20
 8008ace:	46bd      	mov	sp, r7
 8008ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ad4:	4770      	bx	lr
	...

08008ad8 <HAL_IPCC_Init>:
  * @brief  Initialize the IPCC peripheral.
  * @param  hipcc IPCC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IPCC_Init(IPCC_HandleTypeDef *hipcc)
{
 8008ad8:	b580      	push	{r7, lr}
 8008ada:	b084      	sub	sp, #16
 8008adc:	af00      	add	r7, sp, #0
 8008ade:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef err = HAL_OK;
 8008ae0:	2300      	movs	r3, #0
 8008ae2:	73fb      	strb	r3, [r7, #15]

  /* Check the IPCC handle allocation */
  if (hipcc != NULL)
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	2b00      	cmp	r3, #0
 8008ae8:	d01e      	beq.n	8008b28 <HAL_IPCC_Init+0x50>
  {
    /* Check the parameters */
    assert_param(IS_IPCC_ALL_INSTANCE(hipcc->Instance));

    IPCC_CommonTypeDef *currentInstance = IPCC_C1;
 8008aea:	4b13      	ldr	r3, [pc, #76]	; (8008b38 <HAL_IPCC_Init+0x60>)
 8008aec:	60bb      	str	r3, [r7, #8]

    if (hipcc->State == HAL_IPCC_STATE_RESET)
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8008af4:	b2db      	uxtb	r3, r3
 8008af6:	2b00      	cmp	r3, #0
 8008af8:	d102      	bne.n	8008b00 <HAL_IPCC_Init+0x28>
    {
      /* Init the low level hardware : CLOCK, NVIC */
      HAL_IPCC_MspInit(hipcc);
 8008afa:	6878      	ldr	r0, [r7, #4]
 8008afc:	f7fa fbf2 	bl	80032e4 <HAL_IPCC_MspInit>
    }

    /* Reset all registers of the current cpu to default state */
    IPCC_Reset_Register(currentInstance);
 8008b00:	68b8      	ldr	r0, [r7, #8]
 8008b02:	f000 f85b 	bl	8008bbc <IPCC_Reset_Register>

    /* Activate the interrupts */
    currentInstance->CR |= (IPCC_CR_RXOIE | IPCC_CR_TXFIE);
 8008b06:	68bb      	ldr	r3, [r7, #8]
 8008b08:	681b      	ldr	r3, [r3, #0]
 8008b0a:	f043 1201 	orr.w	r2, r3, #65537	; 0x10001
 8008b0e:	68bb      	ldr	r3, [r7, #8]
 8008b10:	601a      	str	r2, [r3, #0]

    /* Clear callback pointers */
    IPCC_SetDefaultCallbacks(hipcc);
 8008b12:	6878      	ldr	r0, [r7, #4]
 8008b14:	f000 f82c 	bl	8008b70 <IPCC_SetDefaultCallbacks>

    /* Reset all callback notification request */
    hipcc->callbackRequest = 0;
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	2200      	movs	r2, #0
 8008b1c:	635a      	str	r2, [r3, #52]	; 0x34

    hipcc->State = HAL_IPCC_STATE_READY;
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	2201      	movs	r2, #1
 8008b22:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
 8008b26:	e001      	b.n	8008b2c <HAL_IPCC_Init+0x54>
  }
  else
  {
    err = HAL_ERROR;
 8008b28:	2301      	movs	r3, #1
 8008b2a:	73fb      	strb	r3, [r7, #15]
  }

  return err;
 8008b2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b2e:	4618      	mov	r0, r3
 8008b30:	3710      	adds	r7, #16
 8008b32:	46bd      	mov	sp, r7
 8008b34:	bd80      	pop	{r7, pc}
 8008b36:	bf00      	nop
 8008b38:	58000c00 	.word	0x58000c00

08008b3c <HAL_IPCC_RxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_RxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
 8008b3c:	b480      	push	{r7}
 8008b3e:	b085      	sub	sp, #20
 8008b40:	af00      	add	r7, sp, #0
 8008b42:	60f8      	str	r0, [r7, #12]
 8008b44:	60b9      	str	r1, [r7, #8]
 8008b46:	4613      	mov	r3, r2
 8008b48:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_RxCallback can be implemented in the user file
   */
}
 8008b4a:	bf00      	nop
 8008b4c:	3714      	adds	r7, #20
 8008b4e:	46bd      	mov	sp, r7
 8008b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b54:	4770      	bx	lr

08008b56 <HAL_IPCC_TxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_TxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
 8008b56:	b480      	push	{r7}
 8008b58:	b085      	sub	sp, #20
 8008b5a:	af00      	add	r7, sp, #0
 8008b5c:	60f8      	str	r0, [r7, #12]
 8008b5e:	60b9      	str	r1, [r7, #8]
 8008b60:	4613      	mov	r3, r2
 8008b62:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_TxCallback can be implemented in the user file
   */
}
 8008b64:	bf00      	nop
 8008b66:	3714      	adds	r7, #20
 8008b68:	46bd      	mov	sp, r7
 8008b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b6e:	4770      	bx	lr

08008b70 <IPCC_SetDefaultCallbacks>:
/**
  * @brief Reset all callbacks of the handle to NULL.
  * @param  hipcc IPCC handle
  */
void IPCC_SetDefaultCallbacks(IPCC_HandleTypeDef *hipcc)
{
 8008b70:	b480      	push	{r7}
 8008b72:	b085      	sub	sp, #20
 8008b74:	af00      	add	r7, sp, #0
 8008b76:	6078      	str	r0, [r7, #4]
  uint32_t i;
  /* Set all callbacks to default */
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
 8008b78:	2300      	movs	r3, #0
 8008b7a:	60fb      	str	r3, [r7, #12]
 8008b7c:	e00f      	b.n	8008b9e <IPCC_SetDefaultCallbacks+0x2e>
  {
    hipcc->ChannelCallbackRx[i] = HAL_IPCC_RxCallback;
 8008b7e:	687a      	ldr	r2, [r7, #4]
 8008b80:	68fb      	ldr	r3, [r7, #12]
 8008b82:	009b      	lsls	r3, r3, #2
 8008b84:	4413      	add	r3, r2
 8008b86:	4a0b      	ldr	r2, [pc, #44]	; (8008bb4 <IPCC_SetDefaultCallbacks+0x44>)
 8008b88:	605a      	str	r2, [r3, #4]
    hipcc->ChannelCallbackTx[i] = HAL_IPCC_TxCallback;
 8008b8a:	687a      	ldr	r2, [r7, #4]
 8008b8c:	68fb      	ldr	r3, [r7, #12]
 8008b8e:	3306      	adds	r3, #6
 8008b90:	009b      	lsls	r3, r3, #2
 8008b92:	4413      	add	r3, r2
 8008b94:	4a08      	ldr	r2, [pc, #32]	; (8008bb8 <IPCC_SetDefaultCallbacks+0x48>)
 8008b96:	605a      	str	r2, [r3, #4]
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
 8008b98:	68fb      	ldr	r3, [r7, #12]
 8008b9a:	3301      	adds	r3, #1
 8008b9c:	60fb      	str	r3, [r7, #12]
 8008b9e:	68fb      	ldr	r3, [r7, #12]
 8008ba0:	2b05      	cmp	r3, #5
 8008ba2:	d9ec      	bls.n	8008b7e <IPCC_SetDefaultCallbacks+0xe>
  }
}
 8008ba4:	bf00      	nop
 8008ba6:	bf00      	nop
 8008ba8:	3714      	adds	r7, #20
 8008baa:	46bd      	mov	sp, r7
 8008bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bb0:	4770      	bx	lr
 8008bb2:	bf00      	nop
 8008bb4:	08008b3d 	.word	0x08008b3d
 8008bb8:	08008b57 	.word	0x08008b57

08008bbc <IPCC_Reset_Register>:
/**
  * @brief Reset IPCC register to default value for the concerned instance.
  * @param  Instance pointer to register
  */
void IPCC_Reset_Register(IPCC_CommonTypeDef *Instance)
{
 8008bbc:	b480      	push	{r7}
 8008bbe:	b083      	sub	sp, #12
 8008bc0:	af00      	add	r7, sp, #0
 8008bc2:	6078      	str	r0, [r7, #4]
  /* Disable RX and TX interrupts */
  Instance->CR  = 0x00000000U;
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	2200      	movs	r2, #0
 8008bc8:	601a      	str	r2, [r3, #0]

  /* Mask RX and TX interrupts */
  Instance->MR  = (IPCC_ALL_TX_BUF | IPCC_ALL_RX_BUF);
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	f04f 123f 	mov.w	r2, #4128831	; 0x3f003f
 8008bd0:	605a      	str	r2, [r3, #4]

  /* Clear RX status */
  Instance->SCR = IPCC_ALL_RX_BUF;
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	223f      	movs	r2, #63	; 0x3f
 8008bd6:	609a      	str	r2, [r3, #8]
}
 8008bd8:	bf00      	nop
 8008bda:	370c      	adds	r7, #12
 8008bdc:	46bd      	mov	sp, r7
 8008bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008be2:	4770      	bx	lr

08008be4 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8008be4:	b480      	push	{r7}
 8008be6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008be8:	4b05      	ldr	r3, [pc, #20]	; (8008c00 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8008bea:	681b      	ldr	r3, [r3, #0]
 8008bec:	4a04      	ldr	r2, [pc, #16]	; (8008c00 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8008bee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008bf2:	6013      	str	r3, [r2, #0]
}
 8008bf4:	bf00      	nop
 8008bf6:	46bd      	mov	sp, r7
 8008bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bfc:	4770      	bx	lr
 8008bfe:	bf00      	nop
 8008c00:	58000400 	.word	0x58000400

08008c04 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */  
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8008c04:	b480      	push	{r7}
 8008c06:	af00      	add	r7, sp, #0
  return  (PWR->CR1 & PWR_CR1_VOS);
 8008c08:	4b04      	ldr	r3, [pc, #16]	; (8008c1c <HAL_PWREx_GetVoltageRange+0x18>)
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
}
 8008c10:	4618      	mov	r0, r3
 8008c12:	46bd      	mov	sp, r7
 8008c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c18:	4770      	bx	lr
 8008c1a:	bf00      	nop
 8008c1c:	58000400 	.word	0x58000400

08008c20 <LL_RCC_HSE_IsEnabledDiv2>:
{
 8008c20:	b480      	push	{r7}
 8008c22:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8008c24:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008c2e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008c32:	d101      	bne.n	8008c38 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8008c34:	2301      	movs	r3, #1
 8008c36:	e000      	b.n	8008c3a <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8008c38:	2300      	movs	r3, #0
}
 8008c3a:	4618      	mov	r0, r3
 8008c3c:	46bd      	mov	sp, r7
 8008c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c42:	4770      	bx	lr

08008c44 <LL_RCC_HSE_Enable>:
{
 8008c44:	b480      	push	{r7}
 8008c46:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8008c48:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008c4c:	681b      	ldr	r3, [r3, #0]
 8008c4e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8008c52:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008c56:	6013      	str	r3, [r2, #0]
}
 8008c58:	bf00      	nop
 8008c5a:	46bd      	mov	sp, r7
 8008c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c60:	4770      	bx	lr

08008c62 <LL_RCC_HSE_Disable>:
{
 8008c62:	b480      	push	{r7}
 8008c64:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8008c66:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8008c70:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008c74:	6013      	str	r3, [r2, #0]
}
 8008c76:	bf00      	nop
 8008c78:	46bd      	mov	sp, r7
 8008c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c7e:	4770      	bx	lr

08008c80 <LL_RCC_HSE_IsReady>:
{
 8008c80:	b480      	push	{r7}
 8008c82:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8008c84:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008c8e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008c92:	d101      	bne.n	8008c98 <LL_RCC_HSE_IsReady+0x18>
 8008c94:	2301      	movs	r3, #1
 8008c96:	e000      	b.n	8008c9a <LL_RCC_HSE_IsReady+0x1a>
 8008c98:	2300      	movs	r3, #0
}
 8008c9a:	4618      	mov	r0, r3
 8008c9c:	46bd      	mov	sp, r7
 8008c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ca2:	4770      	bx	lr

08008ca4 <LL_RCC_HSI_Enable>:
{
 8008ca4:	b480      	push	{r7}
 8008ca6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8008ca8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8008cb2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008cb6:	6013      	str	r3, [r2, #0]
}
 8008cb8:	bf00      	nop
 8008cba:	46bd      	mov	sp, r7
 8008cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cc0:	4770      	bx	lr

08008cc2 <LL_RCC_HSI_Disable>:
{
 8008cc2:	b480      	push	{r7}
 8008cc4:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8008cc6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8008cd0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008cd4:	6013      	str	r3, [r2, #0]
}
 8008cd6:	bf00      	nop
 8008cd8:	46bd      	mov	sp, r7
 8008cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cde:	4770      	bx	lr

08008ce0 <LL_RCC_HSI_IsReady>:
{
 8008ce0:	b480      	push	{r7}
 8008ce2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8008ce4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008cee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008cf2:	d101      	bne.n	8008cf8 <LL_RCC_HSI_IsReady+0x18>
 8008cf4:	2301      	movs	r3, #1
 8008cf6:	e000      	b.n	8008cfa <LL_RCC_HSI_IsReady+0x1a>
 8008cf8:	2300      	movs	r3, #0
}
 8008cfa:	4618      	mov	r0, r3
 8008cfc:	46bd      	mov	sp, r7
 8008cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d02:	4770      	bx	lr

08008d04 <LL_RCC_HSI_SetCalibTrimming>:
{
 8008d04:	b480      	push	{r7}
 8008d06:	b083      	sub	sp, #12
 8008d08:	af00      	add	r7, sp, #0
 8008d0a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8008d0c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008d10:	685b      	ldr	r3, [r3, #4]
 8008d12:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	061b      	lsls	r3, r3, #24
 8008d1a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8008d1e:	4313      	orrs	r3, r2
 8008d20:	604b      	str	r3, [r1, #4]
}
 8008d22:	bf00      	nop
 8008d24:	370c      	adds	r7, #12
 8008d26:	46bd      	mov	sp, r7
 8008d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d2c:	4770      	bx	lr

08008d2e <LL_RCC_HSI48_Enable>:
{
 8008d2e:	b480      	push	{r7}
 8008d30:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8008d32:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008d36:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8008d3a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8008d3e:	f043 0301 	orr.w	r3, r3, #1
 8008d42:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
}
 8008d46:	bf00      	nop
 8008d48:	46bd      	mov	sp, r7
 8008d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d4e:	4770      	bx	lr

08008d50 <LL_RCC_HSI48_Disable>:
{
 8008d50:	b480      	push	{r7}
 8008d52:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8008d54:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008d58:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8008d5c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8008d60:	f023 0301 	bic.w	r3, r3, #1
 8008d64:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
}
 8008d68:	bf00      	nop
 8008d6a:	46bd      	mov	sp, r7
 8008d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d70:	4770      	bx	lr

08008d72 <LL_RCC_HSI48_IsReady>:
{
 8008d72:	b480      	push	{r7}
 8008d74:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 8008d76:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008d7a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8008d7e:	f003 0302 	and.w	r3, r3, #2
 8008d82:	2b02      	cmp	r3, #2
 8008d84:	d101      	bne.n	8008d8a <LL_RCC_HSI48_IsReady+0x18>
 8008d86:	2301      	movs	r3, #1
 8008d88:	e000      	b.n	8008d8c <LL_RCC_HSI48_IsReady+0x1a>
 8008d8a:	2300      	movs	r3, #0
}
 8008d8c:	4618      	mov	r0, r3
 8008d8e:	46bd      	mov	sp, r7
 8008d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d94:	4770      	bx	lr

08008d96 <LL_RCC_LSE_Enable>:
{
 8008d96:	b480      	push	{r7}
 8008d98:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8008d9a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008d9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008da2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8008da6:	f043 0301 	orr.w	r3, r3, #1
 8008daa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8008dae:	bf00      	nop
 8008db0:	46bd      	mov	sp, r7
 8008db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008db6:	4770      	bx	lr

08008db8 <LL_RCC_LSE_Disable>:
{
 8008db8:	b480      	push	{r7}
 8008dba:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8008dbc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008dc0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008dc4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8008dc8:	f023 0301 	bic.w	r3, r3, #1
 8008dcc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8008dd0:	bf00      	nop
 8008dd2:	46bd      	mov	sp, r7
 8008dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dd8:	4770      	bx	lr

08008dda <LL_RCC_LSE_EnableBypass>:
{
 8008dda:	b480      	push	{r7}
 8008ddc:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8008dde:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008de2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008de6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8008dea:	f043 0304 	orr.w	r3, r3, #4
 8008dee:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8008df2:	bf00      	nop
 8008df4:	46bd      	mov	sp, r7
 8008df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dfa:	4770      	bx	lr

08008dfc <LL_RCC_LSE_DisableBypass>:
{
 8008dfc:	b480      	push	{r7}
 8008dfe:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8008e00:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008e04:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008e08:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8008e0c:	f023 0304 	bic.w	r3, r3, #4
 8008e10:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8008e14:	bf00      	nop
 8008e16:	46bd      	mov	sp, r7
 8008e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e1c:	4770      	bx	lr

08008e1e <LL_RCC_LSE_IsReady>:
{
 8008e1e:	b480      	push	{r7}
 8008e20:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8008e22:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008e26:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008e2a:	f003 0302 	and.w	r3, r3, #2
 8008e2e:	2b02      	cmp	r3, #2
 8008e30:	d101      	bne.n	8008e36 <LL_RCC_LSE_IsReady+0x18>
 8008e32:	2301      	movs	r3, #1
 8008e34:	e000      	b.n	8008e38 <LL_RCC_LSE_IsReady+0x1a>
 8008e36:	2300      	movs	r3, #0
}
 8008e38:	4618      	mov	r0, r3
 8008e3a:	46bd      	mov	sp, r7
 8008e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e40:	4770      	bx	lr

08008e42 <LL_RCC_LSI1_Enable>:
{
 8008e42:	b480      	push	{r7}
 8008e44:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8008e46:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008e4a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008e4e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8008e52:	f043 0301 	orr.w	r3, r3, #1
 8008e56:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8008e5a:	bf00      	nop
 8008e5c:	46bd      	mov	sp, r7
 8008e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e62:	4770      	bx	lr

08008e64 <LL_RCC_LSI1_Disable>:
{
 8008e64:	b480      	push	{r7}
 8008e66:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8008e68:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008e6c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008e70:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8008e74:	f023 0301 	bic.w	r3, r3, #1
 8008e78:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8008e7c:	bf00      	nop
 8008e7e:	46bd      	mov	sp, r7
 8008e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e84:	4770      	bx	lr

08008e86 <LL_RCC_LSI1_IsReady>:
{
 8008e86:	b480      	push	{r7}
 8008e88:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 8008e8a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008e8e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008e92:	f003 0302 	and.w	r3, r3, #2
 8008e96:	2b02      	cmp	r3, #2
 8008e98:	d101      	bne.n	8008e9e <LL_RCC_LSI1_IsReady+0x18>
 8008e9a:	2301      	movs	r3, #1
 8008e9c:	e000      	b.n	8008ea0 <LL_RCC_LSI1_IsReady+0x1a>
 8008e9e:	2300      	movs	r3, #0
}
 8008ea0:	4618      	mov	r0, r3
 8008ea2:	46bd      	mov	sp, r7
 8008ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ea8:	4770      	bx	lr

08008eaa <LL_RCC_LSI2_Enable>:
{
 8008eaa:	b480      	push	{r7}
 8008eac:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8008eae:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008eb2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008eb6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8008eba:	f043 0304 	orr.w	r3, r3, #4
 8008ebe:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8008ec2:	bf00      	nop
 8008ec4:	46bd      	mov	sp, r7
 8008ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eca:	4770      	bx	lr

08008ecc <LL_RCC_LSI2_Disable>:
{
 8008ecc:	b480      	push	{r7}
 8008ece:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8008ed0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008ed4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008ed8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8008edc:	f023 0304 	bic.w	r3, r3, #4
 8008ee0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8008ee4:	bf00      	nop
 8008ee6:	46bd      	mov	sp, r7
 8008ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eec:	4770      	bx	lr

08008eee <LL_RCC_LSI2_IsReady>:
{
 8008eee:	b480      	push	{r7}
 8008ef0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 8008ef2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008ef6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008efa:	f003 0308 	and.w	r3, r3, #8
 8008efe:	2b08      	cmp	r3, #8
 8008f00:	d101      	bne.n	8008f06 <LL_RCC_LSI2_IsReady+0x18>
 8008f02:	2301      	movs	r3, #1
 8008f04:	e000      	b.n	8008f08 <LL_RCC_LSI2_IsReady+0x1a>
 8008f06:	2300      	movs	r3, #0
}
 8008f08:	4618      	mov	r0, r3
 8008f0a:	46bd      	mov	sp, r7
 8008f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f10:	4770      	bx	lr

08008f12 <LL_RCC_LSI2_SetTrimming>:
{
 8008f12:	b480      	push	{r7}
 8008f14:	b083      	sub	sp, #12
 8008f16:	af00      	add	r7, sp, #0
 8008f18:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 8008f1a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008f1e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008f22:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	021b      	lsls	r3, r3, #8
 8008f2a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8008f2e:	4313      	orrs	r3, r2
 8008f30:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
}
 8008f34:	bf00      	nop
 8008f36:	370c      	adds	r7, #12
 8008f38:	46bd      	mov	sp, r7
 8008f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f3e:	4770      	bx	lr

08008f40 <LL_RCC_MSI_Enable>:
{
 8008f40:	b480      	push	{r7}
 8008f42:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8008f44:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8008f4e:	f043 0301 	orr.w	r3, r3, #1
 8008f52:	6013      	str	r3, [r2, #0]
}
 8008f54:	bf00      	nop
 8008f56:	46bd      	mov	sp, r7
 8008f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f5c:	4770      	bx	lr

08008f5e <LL_RCC_MSI_Disable>:
{
 8008f5e:	b480      	push	{r7}
 8008f60:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8008f62:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008f66:	681b      	ldr	r3, [r3, #0]
 8008f68:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8008f6c:	f023 0301 	bic.w	r3, r3, #1
 8008f70:	6013      	str	r3, [r2, #0]
}
 8008f72:	bf00      	nop
 8008f74:	46bd      	mov	sp, r7
 8008f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f7a:	4770      	bx	lr

08008f7c <LL_RCC_MSI_IsReady>:
{
 8008f7c:	b480      	push	{r7}
 8008f7e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8008f80:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008f84:	681b      	ldr	r3, [r3, #0]
 8008f86:	f003 0302 	and.w	r3, r3, #2
 8008f8a:	2b02      	cmp	r3, #2
 8008f8c:	d101      	bne.n	8008f92 <LL_RCC_MSI_IsReady+0x16>
 8008f8e:	2301      	movs	r3, #1
 8008f90:	e000      	b.n	8008f94 <LL_RCC_MSI_IsReady+0x18>
 8008f92:	2300      	movs	r3, #0
}
 8008f94:	4618      	mov	r0, r3
 8008f96:	46bd      	mov	sp, r7
 8008f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f9c:	4770      	bx	lr

08008f9e <LL_RCC_MSI_SetRange>:
{
 8008f9e:	b480      	push	{r7}
 8008fa0:	b083      	sub	sp, #12
 8008fa2:	af00      	add	r7, sp, #0
 8008fa4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 8008fa6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008faa:	681b      	ldr	r3, [r3, #0]
 8008fac:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008fb0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	4313      	orrs	r3, r2
 8008fb8:	600b      	str	r3, [r1, #0]
}
 8008fba:	bf00      	nop
 8008fbc:	370c      	adds	r7, #12
 8008fbe:	46bd      	mov	sp, r7
 8008fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fc4:	4770      	bx	lr

08008fc6 <LL_RCC_MSI_GetRange>:
{
 8008fc6:	b480      	push	{r7}
 8008fc8:	b083      	sub	sp, #12
 8008fca:	af00      	add	r7, sp, #0
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 8008fcc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008fd6:	607b      	str	r3, [r7, #4]
  if (msiRange > LL_RCC_MSIRANGE_11)
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	2bb0      	cmp	r3, #176	; 0xb0
 8008fdc:	d901      	bls.n	8008fe2 <LL_RCC_MSI_GetRange+0x1c>
    msiRange = LL_RCC_MSIRANGE_11;
 8008fde:	23b0      	movs	r3, #176	; 0xb0
 8008fe0:	607b      	str	r3, [r7, #4]
  return msiRange;
 8008fe2:	687b      	ldr	r3, [r7, #4]
}
 8008fe4:	4618      	mov	r0, r3
 8008fe6:	370c      	adds	r7, #12
 8008fe8:	46bd      	mov	sp, r7
 8008fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fee:	4770      	bx	lr

08008ff0 <LL_RCC_MSI_SetCalibTrimming>:
{
 8008ff0:	b480      	push	{r7}
 8008ff2:	b083      	sub	sp, #12
 8008ff4:	af00      	add	r7, sp, #0
 8008ff6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8008ff8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008ffc:	685b      	ldr	r3, [r3, #4]
 8008ffe:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	021b      	lsls	r3, r3, #8
 8009006:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800900a:	4313      	orrs	r3, r2
 800900c:	604b      	str	r3, [r1, #4]
}
 800900e:	bf00      	nop
 8009010:	370c      	adds	r7, #12
 8009012:	46bd      	mov	sp, r7
 8009014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009018:	4770      	bx	lr

0800901a <LL_RCC_SetSysClkSource>:
{
 800901a:	b480      	push	{r7}
 800901c:	b083      	sub	sp, #12
 800901e:	af00      	add	r7, sp, #0
 8009020:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8009022:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8009026:	689b      	ldr	r3, [r3, #8]
 8009028:	f023 0203 	bic.w	r2, r3, #3
 800902c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	4313      	orrs	r3, r2
 8009034:	608b      	str	r3, [r1, #8]
}
 8009036:	bf00      	nop
 8009038:	370c      	adds	r7, #12
 800903a:	46bd      	mov	sp, r7
 800903c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009040:	4770      	bx	lr

08009042 <LL_RCC_GetSysClkSource>:
{
 8009042:	b480      	push	{r7}
 8009044:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8009046:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800904a:	689b      	ldr	r3, [r3, #8]
 800904c:	f003 030c 	and.w	r3, r3, #12
}
 8009050:	4618      	mov	r0, r3
 8009052:	46bd      	mov	sp, r7
 8009054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009058:	4770      	bx	lr

0800905a <LL_RCC_SetAHBPrescaler>:
{
 800905a:	b480      	push	{r7}
 800905c:	b083      	sub	sp, #12
 800905e:	af00      	add	r7, sp, #0
 8009060:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8009062:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8009066:	689b      	ldr	r3, [r3, #8]
 8009068:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800906c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	4313      	orrs	r3, r2
 8009074:	608b      	str	r3, [r1, #8]
}
 8009076:	bf00      	nop
 8009078:	370c      	adds	r7, #12
 800907a:	46bd      	mov	sp, r7
 800907c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009080:	4770      	bx	lr

08009082 <LL_C2_RCC_SetAHBPrescaler>:
{
 8009082:	b480      	push	{r7}
 8009084:	b083      	sub	sp, #12
 8009086:	af00      	add	r7, sp, #0
 8009088:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 800908a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800908e:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8009092:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8009096:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	4313      	orrs	r3, r2
 800909e:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 80090a2:	bf00      	nop
 80090a4:	370c      	adds	r7, #12
 80090a6:	46bd      	mov	sp, r7
 80090a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090ac:	4770      	bx	lr

080090ae <LL_RCC_SetAHB4Prescaler>:
{
 80090ae:	b480      	push	{r7}
 80090b0:	b083      	sub	sp, #12
 80090b2:	af00      	add	r7, sp, #0
 80090b4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 80090b6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80090ba:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80090be:	f023 020f 	bic.w	r2, r3, #15
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	091b      	lsrs	r3, r3, #4
 80090c6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80090ca:	4313      	orrs	r3, r2
 80090cc:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 80090d0:	bf00      	nop
 80090d2:	370c      	adds	r7, #12
 80090d4:	46bd      	mov	sp, r7
 80090d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090da:	4770      	bx	lr

080090dc <LL_RCC_SetAPB1Prescaler>:
{
 80090dc:	b480      	push	{r7}
 80090de:	b083      	sub	sp, #12
 80090e0:	af00      	add	r7, sp, #0
 80090e2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 80090e4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80090e8:	689b      	ldr	r3, [r3, #8]
 80090ea:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80090ee:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	4313      	orrs	r3, r2
 80090f6:	608b      	str	r3, [r1, #8]
}
 80090f8:	bf00      	nop
 80090fa:	370c      	adds	r7, #12
 80090fc:	46bd      	mov	sp, r7
 80090fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009102:	4770      	bx	lr

08009104 <LL_RCC_SetAPB2Prescaler>:
{
 8009104:	b480      	push	{r7}
 8009106:	b083      	sub	sp, #12
 8009108:	af00      	add	r7, sp, #0
 800910a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 800910c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8009110:	689b      	ldr	r3, [r3, #8]
 8009112:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8009116:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	4313      	orrs	r3, r2
 800911e:	608b      	str	r3, [r1, #8]
}
 8009120:	bf00      	nop
 8009122:	370c      	adds	r7, #12
 8009124:	46bd      	mov	sp, r7
 8009126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800912a:	4770      	bx	lr

0800912c <LL_RCC_GetAHBPrescaler>:
{
 800912c:	b480      	push	{r7}
 800912e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8009130:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8009134:	689b      	ldr	r3, [r3, #8]
 8009136:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 800913a:	4618      	mov	r0, r3
 800913c:	46bd      	mov	sp, r7
 800913e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009142:	4770      	bx	lr

08009144 <LL_RCC_GetAHB4Prescaler>:
{
 8009144:	b480      	push	{r7}
 8009146:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8009148:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800914c:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8009150:	011b      	lsls	r3, r3, #4
 8009152:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8009156:	4618      	mov	r0, r3
 8009158:	46bd      	mov	sp, r7
 800915a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800915e:	4770      	bx	lr

08009160 <LL_RCC_GetAPB1Prescaler>:
{
 8009160:	b480      	push	{r7}
 8009162:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8009164:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8009168:	689b      	ldr	r3, [r3, #8]
 800916a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 800916e:	4618      	mov	r0, r3
 8009170:	46bd      	mov	sp, r7
 8009172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009176:	4770      	bx	lr

08009178 <LL_RCC_GetAPB2Prescaler>:
{
 8009178:	b480      	push	{r7}
 800917a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 800917c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8009180:	689b      	ldr	r3, [r3, #8]
 8009182:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 8009186:	4618      	mov	r0, r3
 8009188:	46bd      	mov	sp, r7
 800918a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800918e:	4770      	bx	lr

08009190 <LL_RCC_PLL_Enable>:
{
 8009190:	b480      	push	{r7}
 8009192:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8009194:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800919e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80091a2:	6013      	str	r3, [r2, #0]
}
 80091a4:	bf00      	nop
 80091a6:	46bd      	mov	sp, r7
 80091a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091ac:	4770      	bx	lr

080091ae <LL_RCC_PLL_Disable>:
{
 80091ae:	b480      	push	{r7}
 80091b0:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 80091b2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80091bc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80091c0:	6013      	str	r3, [r2, #0]
}
 80091c2:	bf00      	nop
 80091c4:	46bd      	mov	sp, r7
 80091c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091ca:	4770      	bx	lr

080091cc <LL_RCC_PLL_IsReady>:
{
 80091cc:	b480      	push	{r7}
 80091ce:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 80091d0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80091d4:	681b      	ldr	r3, [r3, #0]
 80091d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80091da:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80091de:	d101      	bne.n	80091e4 <LL_RCC_PLL_IsReady+0x18>
 80091e0:	2301      	movs	r3, #1
 80091e2:	e000      	b.n	80091e6 <LL_RCC_PLL_IsReady+0x1a>
 80091e4:	2300      	movs	r3, #0
}
 80091e6:	4618      	mov	r0, r3
 80091e8:	46bd      	mov	sp, r7
 80091ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091ee:	4770      	bx	lr

080091f0 <LL_RCC_PLL_GetN>:
{
 80091f0:	b480      	push	{r7}
 80091f2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 80091f4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80091f8:	68db      	ldr	r3, [r3, #12]
 80091fa:	0a1b      	lsrs	r3, r3, #8
 80091fc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 8009200:	4618      	mov	r0, r3
 8009202:	46bd      	mov	sp, r7
 8009204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009208:	4770      	bx	lr

0800920a <LL_RCC_PLL_GetR>:
{
 800920a:	b480      	push	{r7}
 800920c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 800920e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8009212:	68db      	ldr	r3, [r3, #12]
 8009214:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
}
 8009218:	4618      	mov	r0, r3
 800921a:	46bd      	mov	sp, r7
 800921c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009220:	4770      	bx	lr

08009222 <LL_RCC_PLL_GetDivider>:
{
 8009222:	b480      	push	{r7}
 8009224:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8009226:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800922a:	68db      	ldr	r3, [r3, #12]
 800922c:	f003 0370 	and.w	r3, r3, #112	; 0x70
}
 8009230:	4618      	mov	r0, r3
 8009232:	46bd      	mov	sp, r7
 8009234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009238:	4770      	bx	lr

0800923a <LL_RCC_PLL_GetMainSource>:
{
 800923a:	b480      	push	{r7}
 800923c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 800923e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8009242:	68db      	ldr	r3, [r3, #12]
 8009244:	f003 0303 	and.w	r3, r3, #3
}
 8009248:	4618      	mov	r0, r3
 800924a:	46bd      	mov	sp, r7
 800924c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009250:	4770      	bx	lr

08009252 <LL_RCC_IsActiveFlag_HPRE>:
{
 8009252:	b480      	push	{r7}
 8009254:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 8009256:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800925a:	689b      	ldr	r3, [r3, #8]
 800925c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009260:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009264:	d101      	bne.n	800926a <LL_RCC_IsActiveFlag_HPRE+0x18>
 8009266:	2301      	movs	r3, #1
 8009268:	e000      	b.n	800926c <LL_RCC_IsActiveFlag_HPRE+0x1a>
 800926a:	2300      	movs	r3, #0
}
 800926c:	4618      	mov	r0, r3
 800926e:	46bd      	mov	sp, r7
 8009270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009274:	4770      	bx	lr

08009276 <LL_RCC_IsActiveFlag_C2HPRE>:
{
 8009276:	b480      	push	{r7}
 8009278:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 800927a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800927e:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8009282:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009286:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800928a:	d101      	bne.n	8009290 <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 800928c:	2301      	movs	r3, #1
 800928e:	e000      	b.n	8009292 <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 8009290:	2300      	movs	r3, #0
}
 8009292:	4618      	mov	r0, r3
 8009294:	46bd      	mov	sp, r7
 8009296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800929a:	4770      	bx	lr

0800929c <LL_RCC_IsActiveFlag_SHDHPRE>:
{
 800929c:	b480      	push	{r7}
 800929e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 80092a0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80092a4:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80092a8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80092ac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80092b0:	d101      	bne.n	80092b6 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 80092b2:	2301      	movs	r3, #1
 80092b4:	e000      	b.n	80092b8 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 80092b6:	2300      	movs	r3, #0
}
 80092b8:	4618      	mov	r0, r3
 80092ba:	46bd      	mov	sp, r7
 80092bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092c0:	4770      	bx	lr

080092c2 <LL_RCC_IsActiveFlag_PPRE1>:
{
 80092c2:	b480      	push	{r7}
 80092c4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 80092c6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80092ca:	689b      	ldr	r3, [r3, #8]
 80092cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80092d0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80092d4:	d101      	bne.n	80092da <LL_RCC_IsActiveFlag_PPRE1+0x18>
 80092d6:	2301      	movs	r3, #1
 80092d8:	e000      	b.n	80092dc <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 80092da:	2300      	movs	r3, #0
}
 80092dc:	4618      	mov	r0, r3
 80092de:	46bd      	mov	sp, r7
 80092e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092e4:	4770      	bx	lr

080092e6 <LL_RCC_IsActiveFlag_PPRE2>:
{
 80092e6:	b480      	push	{r7}
 80092e8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 80092ea:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80092ee:	689b      	ldr	r3, [r3, #8]
 80092f0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80092f4:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80092f8:	d101      	bne.n	80092fe <LL_RCC_IsActiveFlag_PPRE2+0x18>
 80092fa:	2301      	movs	r3, #1
 80092fc:	e000      	b.n	8009300 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 80092fe:	2300      	movs	r3, #0
}
 8009300:	4618      	mov	r0, r3
 8009302:	46bd      	mov	sp, r7
 8009304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009308:	4770      	bx	lr
	...

0800930c <HAL_RCC_OscConfig>:
  * @note   The PLL is not disabled when used as system clock.
  * @note   The PLL source is not updated when used as PLLSAI1 clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800930c:	b590      	push	{r4, r7, lr}
 800930e:	b08d      	sub	sp, #52	; 0x34
 8009310:	af00      	add	r7, sp, #0
 8009312:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	2b00      	cmp	r3, #0
 8009318:	d101      	bne.n	800931e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800931a:	2301      	movs	r3, #1
 800931c:	e363      	b.n	80099e6 <HAL_RCC_OscConfig+0x6da>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	681b      	ldr	r3, [r3, #0]
 8009322:	f003 0320 	and.w	r3, r3, #32
 8009326:	2b00      	cmp	r3, #0
 8009328:	f000 808d 	beq.w	8009446 <HAL_RCC_OscConfig+0x13a>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800932c:	f7ff fe89 	bl	8009042 <LL_RCC_GetSysClkSource>
 8009330:	62f8      	str	r0, [r7, #44]	; 0x2c
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8009332:	f7ff ff82 	bl	800923a <LL_RCC_PLL_GetMainSource>
 8009336:	62b8      	str	r0, [r7, #40]	; 0x28
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8009338:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800933a:	2b00      	cmp	r3, #0
 800933c:	d005      	beq.n	800934a <HAL_RCC_OscConfig+0x3e>
 800933e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009340:	2b0c      	cmp	r3, #12
 8009342:	d147      	bne.n	80093d4 <HAL_RCC_OscConfig+0xc8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 8009344:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009346:	2b01      	cmp	r3, #1
 8009348:	d144      	bne.n	80093d4 <HAL_RCC_OscConfig+0xc8>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	69db      	ldr	r3, [r3, #28]
 800934e:	2b00      	cmp	r3, #0
 8009350:	d101      	bne.n	8009356 <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 8009352:	2301      	movs	r3, #1
 8009354:	e347      	b.n	80099e6 <HAL_RCC_OscConfig+0x6da>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB4 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 800935a:	f7ff fe34 	bl	8008fc6 <LL_RCC_MSI_GetRange>
 800935e:	4603      	mov	r3, r0
 8009360:	429c      	cmp	r4, r3
 8009362:	d914      	bls.n	800938e <HAL_RCC_OscConfig+0x82>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009368:	4618      	mov	r0, r3
 800936a:	f000 fd2f 	bl	8009dcc <RCC_SetFlashLatencyFromMSIRange>
 800936e:	4603      	mov	r3, r0
 8009370:	2b00      	cmp	r3, #0
 8009372:	d001      	beq.n	8009378 <HAL_RCC_OscConfig+0x6c>
          {
            return HAL_ERROR;
 8009374:	2301      	movs	r3, #1
 8009376:	e336      	b.n	80099e6 <HAL_RCC_OscConfig+0x6da>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800937c:	4618      	mov	r0, r3
 800937e:	f7ff fe0e 	bl	8008f9e <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	6a1b      	ldr	r3, [r3, #32]
 8009386:	4618      	mov	r0, r3
 8009388:	f7ff fe32 	bl	8008ff0 <LL_RCC_MSI_SetCalibTrimming>
 800938c:	e013      	b.n	80093b6 <HAL_RCC_OscConfig+0xaa>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009392:	4618      	mov	r0, r3
 8009394:	f7ff fe03 	bl	8008f9e <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	6a1b      	ldr	r3, [r3, #32]
 800939c:	4618      	mov	r0, r3
 800939e:	f7ff fe27 	bl	8008ff0 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80093a6:	4618      	mov	r0, r3
 80093a8:	f000 fd10 	bl	8009dcc <RCC_SetFlashLatencyFromMSIRange>
 80093ac:	4603      	mov	r3, r0
 80093ae:	2b00      	cmp	r3, #0
 80093b0:	d001      	beq.n	80093b6 <HAL_RCC_OscConfig+0xaa>
          {
            return HAL_ERROR;
 80093b2:	2301      	movs	r3, #1
 80093b4:	e317      	b.n	80099e6 <HAL_RCC_OscConfig+0x6da>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80093b6:	f000 fcc9 	bl	8009d4c <HAL_RCC_GetHCLKFreq>
 80093ba:	4603      	mov	r3, r0
 80093bc:	4aa4      	ldr	r2, [pc, #656]	; (8009650 <HAL_RCC_OscConfig+0x344>)
 80093be:	6013      	str	r3, [r2, #0]

        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80093c0:	4ba4      	ldr	r3, [pc, #656]	; (8009654 <HAL_RCC_OscConfig+0x348>)
 80093c2:	681b      	ldr	r3, [r3, #0]
 80093c4:	4618      	mov	r0, r3
 80093c6:	f7fc fb05 	bl	80059d4 <HAL_InitTick>
 80093ca:	4603      	mov	r3, r0
 80093cc:	2b00      	cmp	r3, #0
 80093ce:	d039      	beq.n	8009444 <HAL_RCC_OscConfig+0x138>
        {
          return HAL_ERROR;
 80093d0:	2301      	movs	r3, #1
 80093d2:	e308      	b.n	80099e6 <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	69db      	ldr	r3, [r3, #28]
 80093d8:	2b00      	cmp	r3, #0
 80093da:	d01e      	beq.n	800941a <HAL_RCC_OscConfig+0x10e>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80093dc:	f7ff fdb0 	bl	8008f40 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 80093e0:	f7fc fb46 	bl	8005a70 <HAL_GetTick>
 80093e4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 80093e6:	e008      	b.n	80093fa <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80093e8:	f7fc fb42 	bl	8005a70 <HAL_GetTick>
 80093ec:	4602      	mov	r2, r0
 80093ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80093f0:	1ad3      	subs	r3, r2, r3
 80093f2:	2b02      	cmp	r3, #2
 80093f4:	d901      	bls.n	80093fa <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80093f6:	2303      	movs	r3, #3
 80093f8:	e2f5      	b.n	80099e6 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() == 0U)
 80093fa:	f7ff fdbf 	bl	8008f7c <LL_RCC_MSI_IsReady>
 80093fe:	4603      	mov	r3, r0
 8009400:	2b00      	cmp	r3, #0
 8009402:	d0f1      	beq.n	80093e8 <HAL_RCC_OscConfig+0xdc>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009408:	4618      	mov	r0, r3
 800940a:	f7ff fdc8 	bl	8008f9e <LL_RCC_MSI_SetRange>
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	6a1b      	ldr	r3, [r3, #32]
 8009412:	4618      	mov	r0, r3
 8009414:	f7ff fdec 	bl	8008ff0 <LL_RCC_MSI_SetCalibTrimming>
 8009418:	e015      	b.n	8009446 <HAL_RCC_OscConfig+0x13a>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800941a:	f7ff fda0 	bl	8008f5e <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 800941e:	f7fc fb27 	bl	8005a70 <HAL_GetTick>
 8009422:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 8009424:	e008      	b.n	8009438 <HAL_RCC_OscConfig+0x12c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8009426:	f7fc fb23 	bl	8005a70 <HAL_GetTick>
 800942a:	4602      	mov	r2, r0
 800942c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800942e:	1ad3      	subs	r3, r2, r3
 8009430:	2b02      	cmp	r3, #2
 8009432:	d901      	bls.n	8009438 <HAL_RCC_OscConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8009434:	2303      	movs	r3, #3
 8009436:	e2d6      	b.n	80099e6 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() != 0U)
 8009438:	f7ff fda0 	bl	8008f7c <LL_RCC_MSI_IsReady>
 800943c:	4603      	mov	r3, r0
 800943e:	2b00      	cmp	r3, #0
 8009440:	d1f1      	bne.n	8009426 <HAL_RCC_OscConfig+0x11a>
 8009442:	e000      	b.n	8009446 <HAL_RCC_OscConfig+0x13a>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8009444:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	681b      	ldr	r3, [r3, #0]
 800944a:	f003 0301 	and.w	r3, r3, #1
 800944e:	2b00      	cmp	r3, #0
 8009450:	d047      	beq.n	80094e2 <HAL_RCC_OscConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009452:	f7ff fdf6 	bl	8009042 <LL_RCC_GetSysClkSource>
 8009456:	6238      	str	r0, [r7, #32]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8009458:	f7ff feef 	bl	800923a <LL_RCC_PLL_GetMainSource>
 800945c:	61f8      	str	r0, [r7, #28]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 800945e:	6a3b      	ldr	r3, [r7, #32]
 8009460:	2b08      	cmp	r3, #8
 8009462:	d005      	beq.n	8009470 <HAL_RCC_OscConfig+0x164>
 8009464:	6a3b      	ldr	r3, [r7, #32]
 8009466:	2b0c      	cmp	r3, #12
 8009468:	d108      	bne.n	800947c <HAL_RCC_OscConfig+0x170>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 800946a:	69fb      	ldr	r3, [r7, #28]
 800946c:	2b03      	cmp	r3, #3
 800946e:	d105      	bne.n	800947c <HAL_RCC_OscConfig+0x170>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	685b      	ldr	r3, [r3, #4]
 8009474:	2b00      	cmp	r3, #0
 8009476:	d134      	bne.n	80094e2 <HAL_RCC_OscConfig+0x1d6>
      {
        return HAL_ERROR;
 8009478:	2301      	movs	r3, #1
 800947a:	e2b4      	b.n	80099e6 <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	685b      	ldr	r3, [r3, #4]
 8009480:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009484:	d102      	bne.n	800948c <HAL_RCC_OscConfig+0x180>
 8009486:	f7ff fbdd 	bl	8008c44 <LL_RCC_HSE_Enable>
 800948a:	e001      	b.n	8009490 <HAL_RCC_OscConfig+0x184>
 800948c:	f7ff fbe9 	bl	8008c62 <LL_RCC_HSE_Disable>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	685b      	ldr	r3, [r3, #4]
 8009494:	2b00      	cmp	r3, #0
 8009496:	d012      	beq.n	80094be <HAL_RCC_OscConfig+0x1b2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009498:	f7fc faea 	bl	8005a70 <HAL_GetTick>
 800949c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 800949e:	e008      	b.n	80094b2 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80094a0:	f7fc fae6 	bl	8005a70 <HAL_GetTick>
 80094a4:	4602      	mov	r2, r0
 80094a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80094a8:	1ad3      	subs	r3, r2, r3
 80094aa:	2b64      	cmp	r3, #100	; 0x64
 80094ac:	d901      	bls.n	80094b2 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 80094ae:	2303      	movs	r3, #3
 80094b0:	e299      	b.n	80099e6 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() == 0U)
 80094b2:	f7ff fbe5 	bl	8008c80 <LL_RCC_HSE_IsReady>
 80094b6:	4603      	mov	r3, r0
 80094b8:	2b00      	cmp	r3, #0
 80094ba:	d0f1      	beq.n	80094a0 <HAL_RCC_OscConfig+0x194>
 80094bc:	e011      	b.n	80094e2 <HAL_RCC_OscConfig+0x1d6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80094be:	f7fc fad7 	bl	8005a70 <HAL_GetTick>
 80094c2:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 80094c4:	e008      	b.n	80094d8 <HAL_RCC_OscConfig+0x1cc>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80094c6:	f7fc fad3 	bl	8005a70 <HAL_GetTick>
 80094ca:	4602      	mov	r2, r0
 80094cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80094ce:	1ad3      	subs	r3, r2, r3
 80094d0:	2b64      	cmp	r3, #100	; 0x64
 80094d2:	d901      	bls.n	80094d8 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 80094d4:	2303      	movs	r3, #3
 80094d6:	e286      	b.n	80099e6 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() != 0U)
 80094d8:	f7ff fbd2 	bl	8008c80 <LL_RCC_HSE_IsReady>
 80094dc:	4603      	mov	r3, r0
 80094de:	2b00      	cmp	r3, #0
 80094e0:	d1f1      	bne.n	80094c6 <HAL_RCC_OscConfig+0x1ba>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	681b      	ldr	r3, [r3, #0]
 80094e6:	f003 0302 	and.w	r3, r3, #2
 80094ea:	2b00      	cmp	r3, #0
 80094ec:	d04c      	beq.n	8009588 <HAL_RCC_OscConfig+0x27c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80094ee:	f7ff fda8 	bl	8009042 <LL_RCC_GetSysClkSource>
 80094f2:	61b8      	str	r0, [r7, #24]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 80094f4:	f7ff fea1 	bl	800923a <LL_RCC_PLL_GetMainSource>
 80094f8:	6178      	str	r0, [r7, #20]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 80094fa:	69bb      	ldr	r3, [r7, #24]
 80094fc:	2b04      	cmp	r3, #4
 80094fe:	d005      	beq.n	800950c <HAL_RCC_OscConfig+0x200>
 8009500:	69bb      	ldr	r3, [r7, #24]
 8009502:	2b0c      	cmp	r3, #12
 8009504:	d10e      	bne.n	8009524 <HAL_RCC_OscConfig+0x218>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 8009506:	697b      	ldr	r3, [r7, #20]
 8009508:	2b02      	cmp	r3, #2
 800950a:	d10b      	bne.n	8009524 <HAL_RCC_OscConfig+0x218>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	68db      	ldr	r3, [r3, #12]
 8009510:	2b00      	cmp	r3, #0
 8009512:	d101      	bne.n	8009518 <HAL_RCC_OscConfig+0x20c>
      {
        return HAL_ERROR;
 8009514:	2301      	movs	r3, #1
 8009516:	e266      	b.n	80099e6 <HAL_RCC_OscConfig+0x6da>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	691b      	ldr	r3, [r3, #16]
 800951c:	4618      	mov	r0, r3
 800951e:	f7ff fbf1 	bl	8008d04 <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8009522:	e031      	b.n	8009588 <HAL_RCC_OscConfig+0x27c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	68db      	ldr	r3, [r3, #12]
 8009528:	2b00      	cmp	r3, #0
 800952a:	d019      	beq.n	8009560 <HAL_RCC_OscConfig+0x254>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800952c:	f7ff fbba 	bl	8008ca4 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009530:	f7fc fa9e 	bl	8005a70 <HAL_GetTick>
 8009534:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 8009536:	e008      	b.n	800954a <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009538:	f7fc fa9a 	bl	8005a70 <HAL_GetTick>
 800953c:	4602      	mov	r2, r0
 800953e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009540:	1ad3      	subs	r3, r2, r3
 8009542:	2b02      	cmp	r3, #2
 8009544:	d901      	bls.n	800954a <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8009546:	2303      	movs	r3, #3
 8009548:	e24d      	b.n	80099e6 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() == 0U)
 800954a:	f7ff fbc9 	bl	8008ce0 <LL_RCC_HSI_IsReady>
 800954e:	4603      	mov	r3, r0
 8009550:	2b00      	cmp	r3, #0
 8009552:	d0f1      	beq.n	8009538 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	691b      	ldr	r3, [r3, #16]
 8009558:	4618      	mov	r0, r3
 800955a:	f7ff fbd3 	bl	8008d04 <LL_RCC_HSI_SetCalibTrimming>
 800955e:	e013      	b.n	8009588 <HAL_RCC_OscConfig+0x27c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009560:	f7ff fbaf 	bl	8008cc2 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009564:	f7fc fa84 	bl	8005a70 <HAL_GetTick>
 8009568:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 800956a:	e008      	b.n	800957e <HAL_RCC_OscConfig+0x272>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800956c:	f7fc fa80 	bl	8005a70 <HAL_GetTick>
 8009570:	4602      	mov	r2, r0
 8009572:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009574:	1ad3      	subs	r3, r2, r3
 8009576:	2b02      	cmp	r3, #2
 8009578:	d901      	bls.n	800957e <HAL_RCC_OscConfig+0x272>
          {
            return HAL_TIMEOUT;
 800957a:	2303      	movs	r3, #3
 800957c:	e233      	b.n	80099e6 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() != 0U)
 800957e:	f7ff fbaf 	bl	8008ce0 <LL_RCC_HSI_IsReady>
 8009582:	4603      	mov	r3, r0
 8009584:	2b00      	cmp	r3, #0
 8009586:	d1f1      	bne.n	800956c <HAL_RCC_OscConfig+0x260>
      }
    }
  }
  /*------------------------------ LSI Configuration (LSI1 or LSI2) -------------------------*/

  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	681b      	ldr	r3, [r3, #0]
 800958c:	f003 0308 	and.w	r3, r3, #8
 8009590:	2b00      	cmp	r3, #0
 8009592:	d106      	bne.n	80095a2 <HAL_RCC_OscConfig+0x296>
      (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2))
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	681b      	ldr	r3, [r3, #0]
 8009598:	f003 0310 	and.w	r3, r3, #16
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 800959c:	2b00      	cmp	r3, #0
 800959e:	f000 80a3 	beq.w	80096e8 <HAL_RCC_OscConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	695b      	ldr	r3, [r3, #20]
 80095a6:	2b00      	cmp	r3, #0
 80095a8:	d076      	beq.n	8009698 <HAL_RCC_OscConfig+0x38c>
    {
      /*------------------------------ LSI2 selected by default (when Switch ON) -------------------------*/
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	681b      	ldr	r3, [r3, #0]
 80095ae:	f003 0310 	and.w	r3, r3, #16
 80095b2:	2b00      	cmp	r3, #0
 80095b4:	d046      	beq.n	8009644 <HAL_RCC_OscConfig+0x338>
      {
        assert_param(IS_RCC_LSI2_CALIBRATION_VALUE(RCC_OscInitStruct->LSI2CalibrationValue));

        /* 1. Check LSI1 state and enable if required */
        if (LL_RCC_LSI1_IsReady() == 0U)
 80095b6:	f7ff fc66 	bl	8008e86 <LL_RCC_LSI1_IsReady>
 80095ba:	4603      	mov	r3, r0
 80095bc:	2b00      	cmp	r3, #0
 80095be:	d113      	bne.n	80095e8 <HAL_RCC_OscConfig+0x2dc>
        {
          /* This is required to enable LSI1 before enabling LSI2 */
          __HAL_RCC_LSI1_ENABLE();
 80095c0:	f7ff fc3f 	bl	8008e42 <LL_RCC_LSI1_Enable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80095c4:	f7fc fa54 	bl	8005a70 <HAL_GetTick>
 80095c8:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till LSI1 is ready */
          while (LL_RCC_LSI1_IsReady() == 0U)
 80095ca:	e008      	b.n	80095de <HAL_RCC_OscConfig+0x2d2>
          {
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 80095cc:	f7fc fa50 	bl	8005a70 <HAL_GetTick>
 80095d0:	4602      	mov	r2, r0
 80095d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095d4:	1ad3      	subs	r3, r2, r3
 80095d6:	2b02      	cmp	r3, #2
 80095d8:	d901      	bls.n	80095de <HAL_RCC_OscConfig+0x2d2>
            {
              return HAL_TIMEOUT;
 80095da:	2303      	movs	r3, #3
 80095dc:	e203      	b.n	80099e6 <HAL_RCC_OscConfig+0x6da>
          while (LL_RCC_LSI1_IsReady() == 0U)
 80095de:	f7ff fc52 	bl	8008e86 <LL_RCC_LSI1_IsReady>
 80095e2:	4603      	mov	r3, r0
 80095e4:	2b00      	cmp	r3, #0
 80095e6:	d0f1      	beq.n	80095cc <HAL_RCC_OscConfig+0x2c0>
            }
          }
        }

        /* 2. Enable the Internal Low Speed oscillator (LSI2) and set trimming value */
        __HAL_RCC_LSI2_ENABLE();
 80095e8:	f7ff fc5f 	bl	8008eaa <LL_RCC_LSI2_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80095ec:	f7fc fa40 	bl	8005a70 <HAL_GetTick>
 80095f0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI2 is ready */
        while (LL_RCC_LSI2_IsReady() == 0U)
 80095f2:	e008      	b.n	8009606 <HAL_RCC_OscConfig+0x2fa>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 80095f4:	f7fc fa3c 	bl	8005a70 <HAL_GetTick>
 80095f8:	4602      	mov	r2, r0
 80095fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095fc:	1ad3      	subs	r3, r2, r3
 80095fe:	2b03      	cmp	r3, #3
 8009600:	d901      	bls.n	8009606 <HAL_RCC_OscConfig+0x2fa>
          {
            return HAL_TIMEOUT;
 8009602:	2303      	movs	r3, #3
 8009604:	e1ef      	b.n	80099e6 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() == 0U)
 8009606:	f7ff fc72 	bl	8008eee <LL_RCC_LSI2_IsReady>
 800960a:	4603      	mov	r3, r0
 800960c:	2b00      	cmp	r3, #0
 800960e:	d0f1      	beq.n	80095f4 <HAL_RCC_OscConfig+0x2e8>
          }
        }
        /* Adjusts the Internal Low Spee oscillator (LSI2) calibration value */
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	699b      	ldr	r3, [r3, #24]
 8009614:	4618      	mov	r0, r3
 8009616:	f7ff fc7c 	bl	8008f12 <LL_RCC_LSI2_SetTrimming>

        /* 3. Disable LSI1 */

        /* LSI1 was initially not enable, require to disable it */
        __HAL_RCC_LSI1_DISABLE();
 800961a:	f7ff fc23 	bl	8008e64 <LL_RCC_LSI1_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800961e:	f7fc fa27 	bl	8005a70 <HAL_GetTick>
 8009622:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI1 is disabled */
        while (LL_RCC_LSI1_IsReady() != 0U)
 8009624:	e008      	b.n	8009638 <HAL_RCC_OscConfig+0x32c>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8009626:	f7fc fa23 	bl	8005a70 <HAL_GetTick>
 800962a:	4602      	mov	r2, r0
 800962c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800962e:	1ad3      	subs	r3, r2, r3
 8009630:	2b02      	cmp	r3, #2
 8009632:	d901      	bls.n	8009638 <HAL_RCC_OscConfig+0x32c>
          {
            return HAL_TIMEOUT;
 8009634:	2303      	movs	r3, #3
 8009636:	e1d6      	b.n	80099e6 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() != 0U)
 8009638:	f7ff fc25 	bl	8008e86 <LL_RCC_LSI1_IsReady>
 800963c:	4603      	mov	r3, r0
 800963e:	2b00      	cmp	r3, #0
 8009640:	d1f1      	bne.n	8009626 <HAL_RCC_OscConfig+0x31a>
 8009642:	e051      	b.n	80096e8 <HAL_RCC_OscConfig+0x3dc>
      else
      {
        /*------------------------------ LSI1 selected (only if LSI2 OFF)-------------------------*/

        /* 1. Enable the Internal Low Speed oscillator (LSI1). */
        __HAL_RCC_LSI1_ENABLE();
 8009644:	f7ff fbfd 	bl	8008e42 <LL_RCC_LSI1_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009648:	f7fc fa12 	bl	8005a70 <HAL_GetTick>
 800964c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI1 is ready */
        while (LL_RCC_LSI1_IsReady() == 0U)
 800964e:	e00c      	b.n	800966a <HAL_RCC_OscConfig+0x35e>
 8009650:	20000038 	.word	0x20000038
 8009654:	2000003c 	.word	0x2000003c
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8009658:	f7fc fa0a 	bl	8005a70 <HAL_GetTick>
 800965c:	4602      	mov	r2, r0
 800965e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009660:	1ad3      	subs	r3, r2, r3
 8009662:	2b02      	cmp	r3, #2
 8009664:	d901      	bls.n	800966a <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 8009666:	2303      	movs	r3, #3
 8009668:	e1bd      	b.n	80099e6 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() == 0U)
 800966a:	f7ff fc0c 	bl	8008e86 <LL_RCC_LSI1_IsReady>
 800966e:	4603      	mov	r3, r0
 8009670:	2b00      	cmp	r3, #0
 8009672:	d0f1      	beq.n	8009658 <HAL_RCC_OscConfig+0x34c>
          }
        }
        /*2. Switch OFF LSI2*/

        /* Disable the Internal Low Speed oscillator (LSI2). */
        __HAL_RCC_LSI2_DISABLE();
 8009674:	f7ff fc2a 	bl	8008ecc <LL_RCC_LSI2_Disable>

        /* Wait till LSI2 is disabled */
        while (LL_RCC_LSI2_IsReady() != 0U)
 8009678:	e008      	b.n	800968c <HAL_RCC_OscConfig+0x380>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 800967a:	f7fc f9f9 	bl	8005a70 <HAL_GetTick>
 800967e:	4602      	mov	r2, r0
 8009680:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009682:	1ad3      	subs	r3, r2, r3
 8009684:	2b03      	cmp	r3, #3
 8009686:	d901      	bls.n	800968c <HAL_RCC_OscConfig+0x380>
          {
            return HAL_TIMEOUT;
 8009688:	2303      	movs	r3, #3
 800968a:	e1ac      	b.n	80099e6 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() != 0U)
 800968c:	f7ff fc2f 	bl	8008eee <LL_RCC_LSI2_IsReady>
 8009690:	4603      	mov	r3, r0
 8009692:	2b00      	cmp	r3, #0
 8009694:	d1f1      	bne.n	800967a <HAL_RCC_OscConfig+0x36e>
 8009696:	e027      	b.n	80096e8 <HAL_RCC_OscConfig+0x3dc>
    }
    else
    {

      /* Disable the Internal Low Speed oscillator (LSI2). */
      __HAL_RCC_LSI2_DISABLE();
 8009698:	f7ff fc18 	bl	8008ecc <LL_RCC_LSI2_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800969c:	f7fc f9e8 	bl	8005a70 <HAL_GetTick>
 80096a0:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI2 is disabled */
      while (LL_RCC_LSI2_IsReady() != 0U)
 80096a2:	e008      	b.n	80096b6 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 80096a4:	f7fc f9e4 	bl	8005a70 <HAL_GetTick>
 80096a8:	4602      	mov	r2, r0
 80096aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096ac:	1ad3      	subs	r3, r2, r3
 80096ae:	2b03      	cmp	r3, #3
 80096b0:	d901      	bls.n	80096b6 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80096b2:	2303      	movs	r3, #3
 80096b4:	e197      	b.n	80099e6 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI2_IsReady() != 0U)
 80096b6:	f7ff fc1a 	bl	8008eee <LL_RCC_LSI2_IsReady>
 80096ba:	4603      	mov	r3, r0
 80096bc:	2b00      	cmp	r3, #0
 80096be:	d1f1      	bne.n	80096a4 <HAL_RCC_OscConfig+0x398>
        }
      }

      /* Disable the Internal Low Speed oscillator (LSI1). */
      __HAL_RCC_LSI1_DISABLE();
 80096c0:	f7ff fbd0 	bl	8008e64 <LL_RCC_LSI1_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80096c4:	f7fc f9d4 	bl	8005a70 <HAL_GetTick>
 80096c8:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI1 is disabled */
      while (LL_RCC_LSI1_IsReady() != 0U)
 80096ca:	e008      	b.n	80096de <HAL_RCC_OscConfig+0x3d2>
      {
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 80096cc:	f7fc f9d0 	bl	8005a70 <HAL_GetTick>
 80096d0:	4602      	mov	r2, r0
 80096d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096d4:	1ad3      	subs	r3, r2, r3
 80096d6:	2b02      	cmp	r3, #2
 80096d8:	d901      	bls.n	80096de <HAL_RCC_OscConfig+0x3d2>
        {
          return HAL_TIMEOUT;
 80096da:	2303      	movs	r3, #3
 80096dc:	e183      	b.n	80099e6 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI1_IsReady() != 0U)
 80096de:	f7ff fbd2 	bl	8008e86 <LL_RCC_LSI1_IsReady>
 80096e2:	4603      	mov	r3, r0
 80096e4:	2b00      	cmp	r3, #0
 80096e6:	d1f1      	bne.n	80096cc <HAL_RCC_OscConfig+0x3c0>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	681b      	ldr	r3, [r3, #0]
 80096ec:	f003 0304 	and.w	r3, r3, #4
 80096f0:	2b00      	cmp	r3, #0
 80096f2:	d05b      	beq.n	80097ac <HAL_RCC_OscConfig+0x4a0>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80096f4:	4ba7      	ldr	r3, [pc, #668]	; (8009994 <HAL_RCC_OscConfig+0x688>)
 80096f6:	681b      	ldr	r3, [r3, #0]
 80096f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80096fc:	2b00      	cmp	r3, #0
 80096fe:	d114      	bne.n	800972a <HAL_RCC_OscConfig+0x41e>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8009700:	f7ff fa70 	bl	8008be4 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009704:	f7fc f9b4 	bl	8005a70 <HAL_GetTick>
 8009708:	6278      	str	r0, [r7, #36]	; 0x24

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800970a:	e008      	b.n	800971e <HAL_RCC_OscConfig+0x412>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800970c:	f7fc f9b0 	bl	8005a70 <HAL_GetTick>
 8009710:	4602      	mov	r2, r0
 8009712:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009714:	1ad3      	subs	r3, r2, r3
 8009716:	2b02      	cmp	r3, #2
 8009718:	d901      	bls.n	800971e <HAL_RCC_OscConfig+0x412>
        {
          return HAL_TIMEOUT;
 800971a:	2303      	movs	r3, #3
 800971c:	e163      	b.n	80099e6 <HAL_RCC_OscConfig+0x6da>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800971e:	4b9d      	ldr	r3, [pc, #628]	; (8009994 <HAL_RCC_OscConfig+0x688>)
 8009720:	681b      	ldr	r3, [r3, #0]
 8009722:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009726:	2b00      	cmp	r3, #0
 8009728:	d0f0      	beq.n	800970c <HAL_RCC_OscConfig+0x400>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	689b      	ldr	r3, [r3, #8]
 800972e:	2b01      	cmp	r3, #1
 8009730:	d102      	bne.n	8009738 <HAL_RCC_OscConfig+0x42c>
 8009732:	f7ff fb30 	bl	8008d96 <LL_RCC_LSE_Enable>
 8009736:	e00c      	b.n	8009752 <HAL_RCC_OscConfig+0x446>
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	689b      	ldr	r3, [r3, #8]
 800973c:	2b05      	cmp	r3, #5
 800973e:	d104      	bne.n	800974a <HAL_RCC_OscConfig+0x43e>
 8009740:	f7ff fb4b 	bl	8008dda <LL_RCC_LSE_EnableBypass>
 8009744:	f7ff fb27 	bl	8008d96 <LL_RCC_LSE_Enable>
 8009748:	e003      	b.n	8009752 <HAL_RCC_OscConfig+0x446>
 800974a:	f7ff fb35 	bl	8008db8 <LL_RCC_LSE_Disable>
 800974e:	f7ff fb55 	bl	8008dfc <LL_RCC_LSE_DisableBypass>

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	689b      	ldr	r3, [r3, #8]
 8009756:	2b00      	cmp	r3, #0
 8009758:	d014      	beq.n	8009784 <HAL_RCC_OscConfig+0x478>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800975a:	f7fc f989 	bl	8005a70 <HAL_GetTick>
 800975e:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 8009760:	e00a      	b.n	8009778 <HAL_RCC_OscConfig+0x46c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009762:	f7fc f985 	bl	8005a70 <HAL_GetTick>
 8009766:	4602      	mov	r2, r0
 8009768:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800976a:	1ad3      	subs	r3, r2, r3
 800976c:	f241 3288 	movw	r2, #5000	; 0x1388
 8009770:	4293      	cmp	r3, r2
 8009772:	d901      	bls.n	8009778 <HAL_RCC_OscConfig+0x46c>
        {
          return HAL_TIMEOUT;
 8009774:	2303      	movs	r3, #3
 8009776:	e136      	b.n	80099e6 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() == 0U)
 8009778:	f7ff fb51 	bl	8008e1e <LL_RCC_LSE_IsReady>
 800977c:	4603      	mov	r3, r0
 800977e:	2b00      	cmp	r3, #0
 8009780:	d0ef      	beq.n	8009762 <HAL_RCC_OscConfig+0x456>
 8009782:	e013      	b.n	80097ac <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009784:	f7fc f974 	bl	8005a70 <HAL_GetTick>
 8009788:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 800978a:	e00a      	b.n	80097a2 <HAL_RCC_OscConfig+0x496>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800978c:	f7fc f970 	bl	8005a70 <HAL_GetTick>
 8009790:	4602      	mov	r2, r0
 8009792:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009794:	1ad3      	subs	r3, r2, r3
 8009796:	f241 3288 	movw	r2, #5000	; 0x1388
 800979a:	4293      	cmp	r3, r2
 800979c:	d901      	bls.n	80097a2 <HAL_RCC_OscConfig+0x496>
        {
          return HAL_TIMEOUT;
 800979e:	2303      	movs	r3, #3
 80097a0:	e121      	b.n	80099e6 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() != 0U)
 80097a2:	f7ff fb3c 	bl	8008e1e <LL_RCC_LSE_IsReady>
 80097a6:	4603      	mov	r3, r0
 80097a8:	2b00      	cmp	r3, #0
 80097aa:	d1ef      	bne.n	800978c <HAL_RCC_OscConfig+0x480>
    }

  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	681b      	ldr	r3, [r3, #0]
 80097b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80097b4:	2b00      	cmp	r3, #0
 80097b6:	d02c      	beq.n	8009812 <HAL_RCC_OscConfig+0x506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80097bc:	2b00      	cmp	r3, #0
 80097be:	d014      	beq.n	80097ea <HAL_RCC_OscConfig+0x4de>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80097c0:	f7ff fab5 	bl	8008d2e <LL_RCC_HSI48_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80097c4:	f7fc f954 	bl	8005a70 <HAL_GetTick>
 80097c8:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (LL_RCC_HSI48_IsReady() == 0U)
 80097ca:	e008      	b.n	80097de <HAL_RCC_OscConfig+0x4d2>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80097cc:	f7fc f950 	bl	8005a70 <HAL_GetTick>
 80097d0:	4602      	mov	r2, r0
 80097d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80097d4:	1ad3      	subs	r3, r2, r3
 80097d6:	2b02      	cmp	r3, #2
 80097d8:	d901      	bls.n	80097de <HAL_RCC_OscConfig+0x4d2>
        {
          return HAL_TIMEOUT;
 80097da:	2303      	movs	r3, #3
 80097dc:	e103      	b.n	80099e6 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() == 0U)
 80097de:	f7ff fac8 	bl	8008d72 <LL_RCC_HSI48_IsReady>
 80097e2:	4603      	mov	r3, r0
 80097e4:	2b00      	cmp	r3, #0
 80097e6:	d0f1      	beq.n	80097cc <HAL_RCC_OscConfig+0x4c0>
 80097e8:	e013      	b.n	8009812 <HAL_RCC_OscConfig+0x506>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80097ea:	f7ff fab1 	bl	8008d50 <LL_RCC_HSI48_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80097ee:	f7fc f93f 	bl	8005a70 <HAL_GetTick>
 80097f2:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is disabled */
      while (LL_RCC_HSI48_IsReady() != 0U)
 80097f4:	e008      	b.n	8009808 <HAL_RCC_OscConfig+0x4fc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80097f6:	f7fc f93b 	bl	8005a70 <HAL_GetTick>
 80097fa:	4602      	mov	r2, r0
 80097fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80097fe:	1ad3      	subs	r3, r2, r3
 8009800:	2b02      	cmp	r3, #2
 8009802:	d901      	bls.n	8009808 <HAL_RCC_OscConfig+0x4fc>
        {
          return HAL_TIMEOUT;
 8009804:	2303      	movs	r3, #3
 8009806:	e0ee      	b.n	80099e6 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() != 0U)
 8009808:	f7ff fab3 	bl	8008d72 <LL_RCC_HSI48_IsReady>
 800980c:	4603      	mov	r3, r0
 800980e:	2b00      	cmp	r3, #0
 8009810:	d1f1      	bne.n	80097f6 <HAL_RCC_OscConfig+0x4ea>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009816:	2b00      	cmp	r3, #0
 8009818:	f000 80e4 	beq.w	80099e4 <HAL_RCC_OscConfig+0x6d8>
  {
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800981c:	f7ff fc11 	bl	8009042 <LL_RCC_GetSysClkSource>
 8009820:	6138      	str	r0, [r7, #16]
    const uint32_t temp_pllconfig = RCC->PLLCFGR;
 8009822:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8009826:	68db      	ldr	r3, [r3, #12]
 8009828:	60fb      	str	r3, [r7, #12]

    /* PLL On ? */
    if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800982e:	2b02      	cmp	r3, #2
 8009830:	f040 80b4 	bne.w	800999c <HAL_RCC_OscConfig+0x690>
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is unchanged */
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009834:	68fb      	ldr	r3, [r7, #12]
 8009836:	f003 0203 	and.w	r2, r3, #3
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800983e:	429a      	cmp	r2, r3
 8009840:	d123      	bne.n	800988a <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8009842:	68fb      	ldr	r3, [r7, #12]
 8009844:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800984c:	429a      	cmp	r2, r3
 800984e:	d11c      	bne.n	800988a <HAL_RCC_OscConfig+0x57e>
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8009850:	68fb      	ldr	r3, [r7, #12]
 8009852:	0a1b      	lsrs	r3, r3, #8
 8009854:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800985c:	429a      	cmp	r2, r3
 800985e:	d114      	bne.n	800988a <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8009860:	68fb      	ldr	r3, [r7, #12]
 8009862:	f403 1278 	and.w	r2, r3, #4063232	; 0x3e0000
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 800986a:	429a      	cmp	r2, r3
 800986c:	d10d      	bne.n	800988a <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800986e:	68fb      	ldr	r3, [r7, #12]
 8009870:	f003 6260 	and.w	r2, r3, #234881024	; 0xe000000
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	6c1b      	ldr	r3, [r3, #64]	; 0x40
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8009878:	429a      	cmp	r2, r3
 800987a:	d106      	bne.n	800988a <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 800987c:	68fb      	ldr	r3, [r7, #12]
 800987e:	f003 4260 	and.w	r2, r3, #3758096384	; 0xe0000000
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	6c5b      	ldr	r3, [r3, #68]	; 0x44
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8009886:	429a      	cmp	r2, r3
 8009888:	d05d      	beq.n	8009946 <HAL_RCC_OscConfig+0x63a>
      {
        /* Check if the PLL is used as system clock or not */
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800988a:	693b      	ldr	r3, [r7, #16]
 800988c:	2b0c      	cmp	r3, #12
 800988e:	d058      	beq.n	8009942 <HAL_RCC_OscConfig+0x636>
        {
#if defined(SAI1)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8009890:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8009894:	681b      	ldr	r3, [r3, #0]
 8009896:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800989a:	2b00      	cmp	r3, #0
 800989c:	d001      	beq.n	80098a2 <HAL_RCC_OscConfig+0x596>

          {
            return HAL_ERROR;
 800989e:	2301      	movs	r3, #1
 80098a0:	e0a1      	b.n	80099e6 <HAL_RCC_OscConfig+0x6da>
          }
          else
#endif /* SAI1 */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80098a2:	f7ff fc84 	bl	80091ae <LL_RCC_PLL_Disable>

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80098a6:	f7fc f8e3 	bl	8005a70 <HAL_GetTick>
 80098aa:	6278      	str	r0, [r7, #36]	; 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80098ac:	e008      	b.n	80098c0 <HAL_RCC_OscConfig+0x5b4>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80098ae:	f7fc f8df 	bl	8005a70 <HAL_GetTick>
 80098b2:	4602      	mov	r2, r0
 80098b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098b6:	1ad3      	subs	r3, r2, r3
 80098b8:	2b02      	cmp	r3, #2
 80098ba:	d901      	bls.n	80098c0 <HAL_RCC_OscConfig+0x5b4>
              {
                return HAL_TIMEOUT;
 80098bc:	2303      	movs	r3, #3
 80098be:	e092      	b.n	80099e6 <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80098c0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80098c4:	681b      	ldr	r3, [r3, #0]
 80098c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80098ca:	2b00      	cmp	r3, #0
 80098cc:	d1ef      	bne.n	80098ae <HAL_RCC_OscConfig+0x5a2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80098ce:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80098d2:	68da      	ldr	r2, [r3, #12]
 80098d4:	4b30      	ldr	r3, [pc, #192]	; (8009998 <HAL_RCC_OscConfig+0x68c>)
 80098d6:	4013      	ands	r3, r2
 80098d8:	687a      	ldr	r2, [r7, #4]
 80098da:	6b11      	ldr	r1, [r2, #48]	; 0x30
 80098dc:	687a      	ldr	r2, [r7, #4]
 80098de:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80098e0:	4311      	orrs	r1, r2
 80098e2:	687a      	ldr	r2, [r7, #4]
 80098e4:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80098e6:	0212      	lsls	r2, r2, #8
 80098e8:	4311      	orrs	r1, r2
 80098ea:	687a      	ldr	r2, [r7, #4]
 80098ec:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80098ee:	4311      	orrs	r1, r2
 80098f0:	687a      	ldr	r2, [r7, #4]
 80098f2:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80098f4:	4311      	orrs	r1, r2
 80098f6:	687a      	ldr	r2, [r7, #4]
 80098f8:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80098fa:	430a      	orrs	r2, r1
 80098fc:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8009900:	4313      	orrs	r3, r2
 8009902:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8009904:	f7ff fc44 	bl	8009190 <LL_RCC_PLL_Enable>

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8009908:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800990c:	68db      	ldr	r3, [r3, #12]
 800990e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8009912:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009916:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8009918:	f7fc f8aa 	bl	8005a70 <HAL_GetTick>
 800991c:	6278      	str	r0, [r7, #36]	; 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800991e:	e008      	b.n	8009932 <HAL_RCC_OscConfig+0x626>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009920:	f7fc f8a6 	bl	8005a70 <HAL_GetTick>
 8009924:	4602      	mov	r2, r0
 8009926:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009928:	1ad3      	subs	r3, r2, r3
 800992a:	2b02      	cmp	r3, #2
 800992c:	d901      	bls.n	8009932 <HAL_RCC_OscConfig+0x626>
              {
                return HAL_TIMEOUT;
 800992e:	2303      	movs	r3, #3
 8009930:	e059      	b.n	80099e6 <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009932:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8009936:	681b      	ldr	r3, [r3, #0]
 8009938:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800993c:	2b00      	cmp	r3, #0
 800993e:	d0ef      	beq.n	8009920 <HAL_RCC_OscConfig+0x614>
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8009940:	e050      	b.n	80099e4 <HAL_RCC_OscConfig+0x6d8>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8009942:	2301      	movs	r3, #1
 8009944:	e04f      	b.n	80099e6 <HAL_RCC_OscConfig+0x6da>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009946:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800994a:	681b      	ldr	r3, [r3, #0]
 800994c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009950:	2b00      	cmp	r3, #0
 8009952:	d147      	bne.n	80099e4 <HAL_RCC_OscConfig+0x6d8>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8009954:	f7ff fc1c 	bl	8009190 <LL_RCC_PLL_Enable>

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8009958:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800995c:	68db      	ldr	r3, [r3, #12]
 800995e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8009962:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009966:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8009968:	f7fc f882 	bl	8005a70 <HAL_GetTick>
 800996c:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till PLL is ready */
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800996e:	e008      	b.n	8009982 <HAL_RCC_OscConfig+0x676>
          {
            if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009970:	f7fc f87e 	bl	8005a70 <HAL_GetTick>
 8009974:	4602      	mov	r2, r0
 8009976:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009978:	1ad3      	subs	r3, r2, r3
 800997a:	2b02      	cmp	r3, #2
 800997c:	d901      	bls.n	8009982 <HAL_RCC_OscConfig+0x676>
            {
              return HAL_TIMEOUT;
 800997e:	2303      	movs	r3, #3
 8009980:	e031      	b.n	80099e6 <HAL_RCC_OscConfig+0x6da>
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009982:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8009986:	681b      	ldr	r3, [r3, #0]
 8009988:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800998c:	2b00      	cmp	r3, #0
 800998e:	d0ef      	beq.n	8009970 <HAL_RCC_OscConfig+0x664>
 8009990:	e028      	b.n	80099e4 <HAL_RCC_OscConfig+0x6d8>
 8009992:	bf00      	nop
 8009994:	58000400 	.word	0x58000400
 8009998:	11c1808c 	.word	0x11c1808c
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800999c:	693b      	ldr	r3, [r7, #16]
 800999e:	2b0c      	cmp	r3, #12
 80099a0:	d01e      	beq.n	80099e0 <HAL_RCC_OscConfig+0x6d4>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80099a2:	f7ff fc04 	bl	80091ae <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80099a6:	f7fc f863 	bl	8005a70 <HAL_GetTick>
 80099aa:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80099ac:	e008      	b.n	80099c0 <HAL_RCC_OscConfig+0x6b4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80099ae:	f7fc f85f 	bl	8005a70 <HAL_GetTick>
 80099b2:	4602      	mov	r2, r0
 80099b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099b6:	1ad3      	subs	r3, r2, r3
 80099b8:	2b02      	cmp	r3, #2
 80099ba:	d901      	bls.n	80099c0 <HAL_RCC_OscConfig+0x6b4>
          {
            return HAL_TIMEOUT;
 80099bc:	2303      	movs	r3, #3
 80099be:	e012      	b.n	80099e6 <HAL_RCC_OscConfig+0x6da>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80099c0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80099c4:	681b      	ldr	r3, [r3, #0]
 80099c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80099ca:	2b00      	cmp	r3, #0
 80099cc:	d1ef      	bne.n	80099ae <HAL_RCC_OscConfig+0x6a2>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
#if defined(SAI1) && defined(USB)
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 80099ce:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80099d2:	68da      	ldr	r2, [r3, #12]
 80099d4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80099d8:	4b05      	ldr	r3, [pc, #20]	; (80099f0 <HAL_RCC_OscConfig+0x6e4>)
 80099da:	4013      	ands	r3, r2
 80099dc:	60cb      	str	r3, [r1, #12]
 80099de:	e001      	b.n	80099e4 <HAL_RCC_OscConfig+0x6d8>
#endif /* SAI1 && USB */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80099e0:	2301      	movs	r3, #1
 80099e2:	e000      	b.n	80099e6 <HAL_RCC_OscConfig+0x6da>
      }
    }
  }
  return HAL_OK;
 80099e4:	2300      	movs	r3, #0
}
 80099e6:	4618      	mov	r0, r3
 80099e8:	3734      	adds	r7, #52	; 0x34
 80099ea:	46bd      	mov	sp, r7
 80099ec:	bd90      	pop	{r4, r7, pc}
 80099ee:	bf00      	nop
 80099f0:	eefefffc 	.word	0xeefefffc

080099f4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80099f4:	b580      	push	{r7, lr}
 80099f6:	b084      	sub	sp, #16
 80099f8:	af00      	add	r7, sp, #0
 80099fa:	6078      	str	r0, [r7, #4]
 80099fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	2b00      	cmp	r3, #0
 8009a02:	d101      	bne.n	8009a08 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8009a04:	2301      	movs	r3, #1
 8009a06:	e12d      	b.n	8009c64 <HAL_RCC_ClockConfig+0x270>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK4) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8009a08:	4b98      	ldr	r3, [pc, #608]	; (8009c6c <HAL_RCC_ClockConfig+0x278>)
 8009a0a:	681b      	ldr	r3, [r3, #0]
 8009a0c:	f003 0307 	and.w	r3, r3, #7
 8009a10:	683a      	ldr	r2, [r7, #0]
 8009a12:	429a      	cmp	r2, r3
 8009a14:	d91b      	bls.n	8009a4e <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009a16:	4b95      	ldr	r3, [pc, #596]	; (8009c6c <HAL_RCC_ClockConfig+0x278>)
 8009a18:	681b      	ldr	r3, [r3, #0]
 8009a1a:	f023 0207 	bic.w	r2, r3, #7
 8009a1e:	4993      	ldr	r1, [pc, #588]	; (8009c6c <HAL_RCC_ClockConfig+0x278>)
 8009a20:	683b      	ldr	r3, [r7, #0]
 8009a22:	4313      	orrs	r3, r2
 8009a24:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009a26:	f7fc f823 	bl	8005a70 <HAL_GetTick>
 8009a2a:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009a2c:	e008      	b.n	8009a40 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8009a2e:	f7fc f81f 	bl	8005a70 <HAL_GetTick>
 8009a32:	4602      	mov	r2, r0
 8009a34:	68fb      	ldr	r3, [r7, #12]
 8009a36:	1ad3      	subs	r3, r2, r3
 8009a38:	2b02      	cmp	r3, #2
 8009a3a:	d901      	bls.n	8009a40 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 8009a3c:	2303      	movs	r3, #3
 8009a3e:	e111      	b.n	8009c64 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009a40:	4b8a      	ldr	r3, [pc, #552]	; (8009c6c <HAL_RCC_ClockConfig+0x278>)
 8009a42:	681b      	ldr	r3, [r3, #0]
 8009a44:	f003 0307 	and.w	r3, r3, #7
 8009a48:	683a      	ldr	r2, [r7, #0]
 8009a4a:	429a      	cmp	r2, r3
 8009a4c:	d1ef      	bne.n	8009a2e <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	681b      	ldr	r3, [r3, #0]
 8009a52:	f003 0302 	and.w	r3, r3, #2
 8009a56:	2b00      	cmp	r3, #0
 8009a58:	d016      	beq.n	8009a88 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	689b      	ldr	r3, [r3, #8]
 8009a5e:	4618      	mov	r0, r3
 8009a60:	f7ff fafb 	bl	800905a <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8009a64:	f7fc f804 	bl	8005a70 <HAL_GetTick>
 8009a68:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8009a6a:	e008      	b.n	8009a7e <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8009a6c:	f7fc f800 	bl	8005a70 <HAL_GetTick>
 8009a70:	4602      	mov	r2, r0
 8009a72:	68fb      	ldr	r3, [r7, #12]
 8009a74:	1ad3      	subs	r3, r2, r3
 8009a76:	2b02      	cmp	r3, #2
 8009a78:	d901      	bls.n	8009a7e <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 8009a7a:	2303      	movs	r3, #3
 8009a7c:	e0f2      	b.n	8009c64 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8009a7e:	f7ff fbe8 	bl	8009252 <LL_RCC_IsActiveFlag_HPRE>
 8009a82:	4603      	mov	r3, r0
 8009a84:	2b00      	cmp	r3, #0
 8009a86:	d0f1      	beq.n	8009a6c <HAL_RCC_ClockConfig+0x78>
      }
    }
  }

  /*-------------------------- HCLK2 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	681b      	ldr	r3, [r3, #0]
 8009a8c:	f003 0320 	and.w	r3, r3, #32
 8009a90:	2b00      	cmp	r3, #0
 8009a92:	d016      	beq.n	8009ac2 <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	695b      	ldr	r3, [r3, #20]
 8009a98:	4618      	mov	r0, r3
 8009a9a:	f7ff faf2 	bl	8009082 <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8009a9e:	f7fb ffe7 	bl	8005a70 <HAL_GetTick>
 8009aa2:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8009aa4:	e008      	b.n	8009ab8 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8009aa6:	f7fb ffe3 	bl	8005a70 <HAL_GetTick>
 8009aaa:	4602      	mov	r2, r0
 8009aac:	68fb      	ldr	r3, [r7, #12]
 8009aae:	1ad3      	subs	r3, r2, r3
 8009ab0:	2b02      	cmp	r3, #2
 8009ab2:	d901      	bls.n	8009ab8 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 8009ab4:	2303      	movs	r3, #3
 8009ab6:	e0d5      	b.n	8009c64 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8009ab8:	f7ff fbdd 	bl	8009276 <LL_RCC_IsActiveFlag_C2HPRE>
 8009abc:	4603      	mov	r3, r0
 8009abe:	2b00      	cmp	r3, #0
 8009ac0:	d0f1      	beq.n	8009aa6 <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }
  /*-------------------------- HCLK4 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	681b      	ldr	r3, [r3, #0]
 8009ac6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009aca:	2b00      	cmp	r3, #0
 8009acc:	d016      	beq.n	8009afc <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK4Divider));
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	699b      	ldr	r3, [r3, #24]
 8009ad2:	4618      	mov	r0, r3
 8009ad4:	f7ff faeb 	bl	80090ae <LL_RCC_SetAHB4Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8009ad8:	f7fb ffca 	bl	8005a70 <HAL_GetTick>
 8009adc:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8009ade:	e008      	b.n	8009af2 <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8009ae0:	f7fb ffc6 	bl	8005a70 <HAL_GetTick>
 8009ae4:	4602      	mov	r2, r0
 8009ae6:	68fb      	ldr	r3, [r7, #12]
 8009ae8:	1ad3      	subs	r3, r2, r3
 8009aea:	2b02      	cmp	r3, #2
 8009aec:	d901      	bls.n	8009af2 <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 8009aee:	2303      	movs	r3, #3
 8009af0:	e0b8      	b.n	8009c64 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8009af2:	f7ff fbd3 	bl	800929c <LL_RCC_IsActiveFlag_SHDHPRE>
 8009af6:	4603      	mov	r3, r0
 8009af8:	2b00      	cmp	r3, #0
 8009afa:	d0f1      	beq.n	8009ae0 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	681b      	ldr	r3, [r3, #0]
 8009b00:	f003 0304 	and.w	r3, r3, #4
 8009b04:	2b00      	cmp	r3, #0
 8009b06:	d016      	beq.n	8009b36 <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	68db      	ldr	r3, [r3, #12]
 8009b0c:	4618      	mov	r0, r3
 8009b0e:	f7ff fae5 	bl	80090dc <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8009b12:	f7fb ffad 	bl	8005a70 <HAL_GetTick>
 8009b16:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8009b18:	e008      	b.n	8009b2c <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8009b1a:	f7fb ffa9 	bl	8005a70 <HAL_GetTick>
 8009b1e:	4602      	mov	r2, r0
 8009b20:	68fb      	ldr	r3, [r7, #12]
 8009b22:	1ad3      	subs	r3, r2, r3
 8009b24:	2b02      	cmp	r3, #2
 8009b26:	d901      	bls.n	8009b2c <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 8009b28:	2303      	movs	r3, #3
 8009b2a:	e09b      	b.n	8009c64 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8009b2c:	f7ff fbc9 	bl	80092c2 <LL_RCC_IsActiveFlag_PPRE1>
 8009b30:	4603      	mov	r3, r0
 8009b32:	2b00      	cmp	r3, #0
 8009b34:	d0f1      	beq.n	8009b1a <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	681b      	ldr	r3, [r3, #0]
 8009b3a:	f003 0308 	and.w	r3, r3, #8
 8009b3e:	2b00      	cmp	r3, #0
 8009b40:	d017      	beq.n	8009b72 <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	691b      	ldr	r3, [r3, #16]
 8009b46:	00db      	lsls	r3, r3, #3
 8009b48:	4618      	mov	r0, r3
 8009b4a:	f7ff fadb 	bl	8009104 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8009b4e:	f7fb ff8f 	bl	8005a70 <HAL_GetTick>
 8009b52:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8009b54:	e008      	b.n	8009b68 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8009b56:	f7fb ff8b 	bl	8005a70 <HAL_GetTick>
 8009b5a:	4602      	mov	r2, r0
 8009b5c:	68fb      	ldr	r3, [r7, #12]
 8009b5e:	1ad3      	subs	r3, r2, r3
 8009b60:	2b02      	cmp	r3, #2
 8009b62:	d901      	bls.n	8009b68 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 8009b64:	2303      	movs	r3, #3
 8009b66:	e07d      	b.n	8009c64 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8009b68:	f7ff fbbd 	bl	80092e6 <LL_RCC_IsActiveFlag_PPRE2>
 8009b6c:	4603      	mov	r3, r0
 8009b6e:	2b00      	cmp	r3, #0
 8009b70:	d0f1      	beq.n	8009b56 <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	681b      	ldr	r3, [r3, #0]
 8009b76:	f003 0301 	and.w	r3, r3, #1
 8009b7a:	2b00      	cmp	r3, #0
 8009b7c:	d043      	beq.n	8009c06 <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	685b      	ldr	r3, [r3, #4]
 8009b82:	2b02      	cmp	r3, #2
 8009b84:	d106      	bne.n	8009b94 <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 8009b86:	f7ff f87b 	bl	8008c80 <LL_RCC_HSE_IsReady>
 8009b8a:	4603      	mov	r3, r0
 8009b8c:	2b00      	cmp	r3, #0
 8009b8e:	d11e      	bne.n	8009bce <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8009b90:	2301      	movs	r3, #1
 8009b92:	e067      	b.n	8009c64 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	685b      	ldr	r3, [r3, #4]
 8009b98:	2b03      	cmp	r3, #3
 8009b9a:	d106      	bne.n	8009baa <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 8009b9c:	f7ff fb16 	bl	80091cc <LL_RCC_PLL_IsReady>
 8009ba0:	4603      	mov	r3, r0
 8009ba2:	2b00      	cmp	r3, #0
 8009ba4:	d113      	bne.n	8009bce <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8009ba6:	2301      	movs	r3, #1
 8009ba8:	e05c      	b.n	8009c64 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	685b      	ldr	r3, [r3, #4]
 8009bae:	2b00      	cmp	r3, #0
 8009bb0:	d106      	bne.n	8009bc0 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 8009bb2:	f7ff f9e3 	bl	8008f7c <LL_RCC_MSI_IsReady>
 8009bb6:	4603      	mov	r3, r0
 8009bb8:	2b00      	cmp	r3, #0
 8009bba:	d108      	bne.n	8009bce <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8009bbc:	2301      	movs	r3, #1
 8009bbe:	e051      	b.n	8009c64 <HAL_RCC_ClockConfig+0x270>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8009bc0:	f7ff f88e 	bl	8008ce0 <LL_RCC_HSI_IsReady>
 8009bc4:	4603      	mov	r3, r0
 8009bc6:	2b00      	cmp	r3, #0
 8009bc8:	d101      	bne.n	8009bce <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8009bca:	2301      	movs	r3, #1
 8009bcc:	e04a      	b.n	8009c64 <HAL_RCC_ClockConfig+0x270>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	685b      	ldr	r3, [r3, #4]
 8009bd2:	4618      	mov	r0, r3
 8009bd4:	f7ff fa21 	bl	800901a <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009bd8:	f7fb ff4a 	bl	8005a70 <HAL_GetTick>
 8009bdc:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009bde:	e00a      	b.n	8009bf6 <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009be0:	f7fb ff46 	bl	8005a70 <HAL_GetTick>
 8009be4:	4602      	mov	r2, r0
 8009be6:	68fb      	ldr	r3, [r7, #12]
 8009be8:	1ad3      	subs	r3, r2, r3
 8009bea:	f241 3288 	movw	r2, #5000	; 0x1388
 8009bee:	4293      	cmp	r3, r2
 8009bf0:	d901      	bls.n	8009bf6 <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 8009bf2:	2303      	movs	r3, #3
 8009bf4:	e036      	b.n	8009c64 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009bf6:	f7ff fa24 	bl	8009042 <LL_RCC_GetSysClkSource>
 8009bfa:	4602      	mov	r2, r0
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	685b      	ldr	r3, [r3, #4]
 8009c00:	009b      	lsls	r3, r3, #2
 8009c02:	429a      	cmp	r2, r3
 8009c04:	d1ec      	bne.n	8009be0 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8009c06:	4b19      	ldr	r3, [pc, #100]	; (8009c6c <HAL_RCC_ClockConfig+0x278>)
 8009c08:	681b      	ldr	r3, [r3, #0]
 8009c0a:	f003 0307 	and.w	r3, r3, #7
 8009c0e:	683a      	ldr	r2, [r7, #0]
 8009c10:	429a      	cmp	r2, r3
 8009c12:	d21b      	bcs.n	8009c4c <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009c14:	4b15      	ldr	r3, [pc, #84]	; (8009c6c <HAL_RCC_ClockConfig+0x278>)
 8009c16:	681b      	ldr	r3, [r3, #0]
 8009c18:	f023 0207 	bic.w	r2, r3, #7
 8009c1c:	4913      	ldr	r1, [pc, #76]	; (8009c6c <HAL_RCC_ClockConfig+0x278>)
 8009c1e:	683b      	ldr	r3, [r7, #0]
 8009c20:	4313      	orrs	r3, r2
 8009c22:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009c24:	f7fb ff24 	bl	8005a70 <HAL_GetTick>
 8009c28:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009c2a:	e008      	b.n	8009c3e <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8009c2c:	f7fb ff20 	bl	8005a70 <HAL_GetTick>
 8009c30:	4602      	mov	r2, r0
 8009c32:	68fb      	ldr	r3, [r7, #12]
 8009c34:	1ad3      	subs	r3, r2, r3
 8009c36:	2b02      	cmp	r3, #2
 8009c38:	d901      	bls.n	8009c3e <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 8009c3a:	2303      	movs	r3, #3
 8009c3c:	e012      	b.n	8009c64 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009c3e:	4b0b      	ldr	r3, [pc, #44]	; (8009c6c <HAL_RCC_ClockConfig+0x278>)
 8009c40:	681b      	ldr	r3, [r3, #0]
 8009c42:	f003 0307 	and.w	r3, r3, #7
 8009c46:	683a      	ldr	r2, [r7, #0]
 8009c48:	429a      	cmp	r2, r3
 8009c4a:	d1ef      	bne.n	8009c2c <HAL_RCC_ClockConfig+0x238>
  }

  /*---------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8009c4c:	f000 f87e 	bl	8009d4c <HAL_RCC_GetHCLKFreq>
 8009c50:	4603      	mov	r3, r0
 8009c52:	4a07      	ldr	r2, [pc, #28]	; (8009c70 <HAL_RCC_ClockConfig+0x27c>)
 8009c54:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(HAL_GetTickPrio());
 8009c56:	f7fb ff17 	bl	8005a88 <HAL_GetTickPrio>
 8009c5a:	4603      	mov	r3, r0
 8009c5c:	4618      	mov	r0, r3
 8009c5e:	f7fb feb9 	bl	80059d4 <HAL_InitTick>
 8009c62:	4603      	mov	r3, r0
}
 8009c64:	4618      	mov	r0, r3
 8009c66:	3710      	adds	r7, #16
 8009c68:	46bd      	mov	sp, r7
 8009c6a:	bd80      	pop	{r7, pc}
 8009c6c:	58004000 	.word	0x58004000
 8009c70:	20000038 	.word	0x20000038

08009c74 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009c74:	b590      	push	{r4, r7, lr}
 8009c76:	b085      	sub	sp, #20
 8009c78:	af00      	add	r7, sp, #0
  uint32_t pllsource;
  uint32_t sysclockfreq;
  uint32_t pllinputfreq;
  const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009c7a:	f7ff f9e2 	bl	8009042 <LL_RCC_GetSysClkSource>
 8009c7e:	6078      	str	r0, [r7, #4]

  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	2b00      	cmp	r3, #0
 8009c84:	d10a      	bne.n	8009c9c <HAL_RCC_GetSysClockFreq+0x28>
  {
    /* Retrieve MSI frequency range in HZ*/
    /* MSI used as system clock source */
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8009c86:	f7ff f99e 	bl	8008fc6 <LL_RCC_MSI_GetRange>
 8009c8a:	4603      	mov	r3, r0
 8009c8c:	091b      	lsrs	r3, r3, #4
 8009c8e:	f003 030f 	and.w	r3, r3, #15
 8009c92:	4a2b      	ldr	r2, [pc, #172]	; (8009d40 <HAL_RCC_GetSysClockFreq+0xcc>)
 8009c94:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009c98:	60fb      	str	r3, [r7, #12]
 8009c9a:	e04b      	b.n	8009d34 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	2b04      	cmp	r3, #4
 8009ca0:	d102      	bne.n	8009ca8 <HAL_RCC_GetSysClockFreq+0x34>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8009ca2:	4b28      	ldr	r3, [pc, #160]	; (8009d44 <HAL_RCC_GetSysClockFreq+0xd0>)
 8009ca4:	60fb      	str	r3, [r7, #12]
 8009ca6:	e045      	b.n	8009d34 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	2b08      	cmp	r3, #8
 8009cac:	d10a      	bne.n	8009cc4 <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8009cae:	f7fe ffb7 	bl	8008c20 <LL_RCC_HSE_IsEnabledDiv2>
 8009cb2:	4603      	mov	r3, r0
 8009cb4:	2b01      	cmp	r3, #1
 8009cb6:	d102      	bne.n	8009cbe <HAL_RCC_GetSysClockFreq+0x4a>
    {
      sysclockfreq = HSE_VALUE / 2U;
 8009cb8:	4b22      	ldr	r3, [pc, #136]	; (8009d44 <HAL_RCC_GetSysClockFreq+0xd0>)
 8009cba:	60fb      	str	r3, [r7, #12]
 8009cbc:	e03a      	b.n	8009d34 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 8009cbe:	4b22      	ldr	r3, [pc, #136]	; (8009d48 <HAL_RCC_GetSysClockFreq+0xd4>)
 8009cc0:	60fb      	str	r3, [r7, #12]
 8009cc2:	e037      	b.n	8009d34 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 8009cc4:	f7ff fab9 	bl	800923a <LL_RCC_PLL_GetMainSource>
 8009cc8:	6038      	str	r0, [r7, #0]
    switch (pllsource)
 8009cca:	683b      	ldr	r3, [r7, #0]
 8009ccc:	2b02      	cmp	r3, #2
 8009cce:	d003      	beq.n	8009cd8 <HAL_RCC_GetSysClockFreq+0x64>
 8009cd0:	683b      	ldr	r3, [r7, #0]
 8009cd2:	2b03      	cmp	r3, #3
 8009cd4:	d003      	beq.n	8009cde <HAL_RCC_GetSysClockFreq+0x6a>
 8009cd6:	e00d      	b.n	8009cf4 <HAL_RCC_GetSysClockFreq+0x80>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 8009cd8:	4b1a      	ldr	r3, [pc, #104]	; (8009d44 <HAL_RCC_GetSysClockFreq+0xd0>)
 8009cda:	60bb      	str	r3, [r7, #8]
        break;
 8009cdc:	e015      	b.n	8009d0a <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8009cde:	f7fe ff9f 	bl	8008c20 <LL_RCC_HSE_IsEnabledDiv2>
 8009ce2:	4603      	mov	r3, r0
 8009ce4:	2b01      	cmp	r3, #1
 8009ce6:	d102      	bne.n	8009cee <HAL_RCC_GetSysClockFreq+0x7a>
        {
          pllinputfreq = HSE_VALUE / 2U;
 8009ce8:	4b16      	ldr	r3, [pc, #88]	; (8009d44 <HAL_RCC_GetSysClockFreq+0xd0>)
 8009cea:	60bb      	str	r3, [r7, #8]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 8009cec:	e00d      	b.n	8009d0a <HAL_RCC_GetSysClockFreq+0x96>
          pllinputfreq = HSE_VALUE;
 8009cee:	4b16      	ldr	r3, [pc, #88]	; (8009d48 <HAL_RCC_GetSysClockFreq+0xd4>)
 8009cf0:	60bb      	str	r3, [r7, #8]
        break;
 8009cf2:	e00a      	b.n	8009d0a <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8009cf4:	f7ff f967 	bl	8008fc6 <LL_RCC_MSI_GetRange>
 8009cf8:	4603      	mov	r3, r0
 8009cfa:	091b      	lsrs	r3, r3, #4
 8009cfc:	f003 030f 	and.w	r3, r3, #15
 8009d00:	4a0f      	ldr	r2, [pc, #60]	; (8009d40 <HAL_RCC_GetSysClockFreq+0xcc>)
 8009d02:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009d06:	60bb      	str	r3, [r7, #8]
        break;
 8009d08:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(),
 8009d0a:	f7ff fa71 	bl	80091f0 <LL_RCC_PLL_GetN>
 8009d0e:	4602      	mov	r2, r0
 8009d10:	68bb      	ldr	r3, [r7, #8]
 8009d12:	fb03 f402 	mul.w	r4, r3, r2
 8009d16:	f7ff fa84 	bl	8009222 <LL_RCC_PLL_GetDivider>
 8009d1a:	4603      	mov	r3, r0
 8009d1c:	091b      	lsrs	r3, r3, #4
 8009d1e:	3301      	adds	r3, #1
 8009d20:	fbb4 f4f3 	udiv	r4, r4, r3
 8009d24:	f7ff fa71 	bl	800920a <LL_RCC_PLL_GetR>
 8009d28:	4603      	mov	r3, r0
 8009d2a:	0f5b      	lsrs	r3, r3, #29
 8009d2c:	3301      	adds	r3, #1
 8009d2e:	fbb4 f3f3 	udiv	r3, r4, r3
 8009d32:	60fb      	str	r3, [r7, #12]
                                             LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 8009d34:	68fb      	ldr	r3, [r7, #12]
}
 8009d36:	4618      	mov	r0, r3
 8009d38:	3714      	adds	r7, #20
 8009d3a:	46bd      	mov	sp, r7
 8009d3c:	bd90      	pop	{r4, r7, pc}
 8009d3e:	bf00      	nop
 8009d40:	080168ec 	.word	0x080168ec
 8009d44:	00f42400 	.word	0x00f42400
 8009d48:	01e84800 	.word	0x01e84800

08009d4c <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009d4c:	b598      	push	{r3, r4, r7, lr}
 8009d4e:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8009d50:	f7ff ff90 	bl	8009c74 <HAL_RCC_GetSysClockFreq>
 8009d54:	4604      	mov	r4, r0
 8009d56:	f7ff f9e9 	bl	800912c <LL_RCC_GetAHBPrescaler>
 8009d5a:	4603      	mov	r3, r0
 8009d5c:	091b      	lsrs	r3, r3, #4
 8009d5e:	f003 030f 	and.w	r3, r3, #15
 8009d62:	4a03      	ldr	r2, [pc, #12]	; (8009d70 <HAL_RCC_GetHCLKFreq+0x24>)
 8009d64:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009d68:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8009d6c:	4618      	mov	r0, r3
 8009d6e:	bd98      	pop	{r3, r4, r7, pc}
 8009d70:	0801688c 	.word	0x0801688c

08009d74 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009d74:	b598      	push	{r3, r4, r7, lr}
 8009d76:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8009d78:	f7ff ffe8 	bl	8009d4c <HAL_RCC_GetHCLKFreq>
 8009d7c:	4604      	mov	r4, r0
 8009d7e:	f7ff f9ef 	bl	8009160 <LL_RCC_GetAPB1Prescaler>
 8009d82:	4603      	mov	r3, r0
 8009d84:	0a1b      	lsrs	r3, r3, #8
 8009d86:	f003 0307 	and.w	r3, r3, #7
 8009d8a:	4a04      	ldr	r2, [pc, #16]	; (8009d9c <HAL_RCC_GetPCLK1Freq+0x28>)
 8009d8c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009d90:	f003 031f 	and.w	r3, r3, #31
 8009d94:	fa24 f303 	lsr.w	r3, r4, r3
}
 8009d98:	4618      	mov	r0, r3
 8009d9a:	bd98      	pop	{r3, r4, r7, pc}
 8009d9c:	080168cc 	.word	0x080168cc

08009da0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8009da0:	b598      	push	{r3, r4, r7, lr}
 8009da2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 8009da4:	f7ff ffd2 	bl	8009d4c <HAL_RCC_GetHCLKFreq>
 8009da8:	4604      	mov	r4, r0
 8009daa:	f7ff f9e5 	bl	8009178 <LL_RCC_GetAPB2Prescaler>
 8009dae:	4603      	mov	r3, r0
 8009db0:	0adb      	lsrs	r3, r3, #11
 8009db2:	f003 0307 	and.w	r3, r3, #7
 8009db6:	4a04      	ldr	r2, [pc, #16]	; (8009dc8 <HAL_RCC_GetPCLK2Freq+0x28>)
 8009db8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009dbc:	f003 031f 	and.w	r3, r3, #31
 8009dc0:	fa24 f303 	lsr.w	r3, r4, r3
}
 8009dc4:	4618      	mov	r0, r3
 8009dc6:	bd98      	pop	{r3, r4, r7, pc}
 8009dc8:	080168cc 	.word	0x080168cc

08009dcc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 8009dcc:	b590      	push	{r4, r7, lr}
 8009dce:	b085      	sub	sp, #20
 8009dd0:	af00      	add	r7, sp, #0
 8009dd2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MSI_CLOCK_RANGE(MSI_Range));

  /* MSI frequency range in Hz */
  if (MSI_Range > RCC_MSIRANGE_11)
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	2bb0      	cmp	r3, #176	; 0xb0
 8009dd8:	d903      	bls.n	8009de2 <RCC_SetFlashLatencyFromMSIRange+0x16>
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 8009dda:	4b15      	ldr	r3, [pc, #84]	; (8009e30 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 8009ddc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009dde:	60fb      	str	r3, [r7, #12]
 8009de0:	e007      	b.n	8009df2 <RCC_SetFlashLatencyFromMSIRange+0x26>
  }
  else
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	091b      	lsrs	r3, r3, #4
 8009de6:	f003 030f 	and.w	r3, r3, #15
 8009dea:	4a11      	ldr	r2, [pc, #68]	; (8009e30 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 8009dec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009df0:	60fb      	str	r3, [r7, #12]
  }

  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 8009df2:	f7ff f9a7 	bl	8009144 <LL_RCC_GetAHB4Prescaler>
 8009df6:	4603      	mov	r3, r0
 8009df8:	091b      	lsrs	r3, r3, #4
 8009dfa:	f003 030f 	and.w	r3, r3, #15
 8009dfe:	4a0d      	ldr	r2, [pc, #52]	; (8009e34 <RCC_SetFlashLatencyFromMSIRange+0x68>)
 8009e00:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009e04:	68fa      	ldr	r2, [r7, #12]
 8009e06:	fbb2 f3f3 	udiv	r3, r2, r3
 8009e0a:	60bb      	str	r3, [r7, #8]

#if defined(PWR_CR1_VOS)
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 8009e0c:	68bb      	ldr	r3, [r7, #8]
 8009e0e:	4a0a      	ldr	r2, [pc, #40]	; (8009e38 <RCC_SetFlashLatencyFromMSIRange+0x6c>)
 8009e10:	fba2 2303 	umull	r2, r3, r2, r3
 8009e14:	0c9c      	lsrs	r4, r3, #18
 8009e16:	f7fe fef5 	bl	8008c04 <HAL_PWREx_GetVoltageRange>
 8009e1a:	4603      	mov	r3, r0
 8009e1c:	4619      	mov	r1, r3
 8009e1e:	4620      	mov	r0, r4
 8009e20:	f000 f80c 	bl	8009e3c <RCC_SetFlashLatency>
 8009e24:	4603      	mov	r3, r0
#else
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), PWR_REGULATOR_VOLTAGE_SCALE1);
#endif /* PWR_CR1_VOS */
}
 8009e26:	4618      	mov	r0, r3
 8009e28:	3714      	adds	r7, #20
 8009e2a:	46bd      	mov	sp, r7
 8009e2c:	bd90      	pop	{r4, r7, pc}
 8009e2e:	bf00      	nop
 8009e30:	080168ec 	.word	0x080168ec
 8009e34:	0801688c 	.word	0x0801688c
 8009e38:	431bde83 	.word	0x431bde83

08009e3c <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8009e3c:	b590      	push	{r4, r7, lr}
 8009e3e:	b093      	sub	sp, #76	; 0x4c
 8009e40:	af00      	add	r7, sp, #0
 8009e42:	6078      	str	r0, [r7, #4]
 8009e44:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 8009e46:	4b37      	ldr	r3, [pc, #220]	; (8009f24 <RCC_SetFlashLatency+0xe8>)
 8009e48:	f107 0428 	add.w	r4, r7, #40	; 0x28
 8009e4c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8009e4e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
 8009e52:	4a35      	ldr	r2, [pc, #212]	; (8009f28 <RCC_SetFlashLatency+0xec>)
 8009e54:	f107 031c 	add.w	r3, r7, #28
 8009e58:	ca07      	ldmia	r2, {r0, r1, r2}
 8009e5a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
#endif /* PWR_CR1_VOS */
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 8009e5e:	4b33      	ldr	r3, [pc, #204]	; (8009f2c <RCC_SetFlashLatency+0xf0>)
 8009e60:	f107 040c 	add.w	r4, r7, #12
 8009e64:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8009e66:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8009e6a:	2300      	movs	r3, #0
 8009e6c:	647b      	str	r3, [r7, #68]	; 0x44
  uint32_t tickstart;

#if defined(PWR_CR1_VOS)
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 8009e6e:	683b      	ldr	r3, [r7, #0]
 8009e70:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009e74:	d11a      	bne.n	8009eac <RCC_SetFlashLatency+0x70>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8009e76:	2300      	movs	r3, #0
 8009e78:	643b      	str	r3, [r7, #64]	; 0x40
 8009e7a:	e013      	b.n	8009ea4 <RCC_SetFlashLatency+0x68>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8009e7c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009e7e:	009b      	lsls	r3, r3, #2
 8009e80:	3348      	adds	r3, #72	; 0x48
 8009e82:	443b      	add	r3, r7
 8009e84:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8009e88:	687a      	ldr	r2, [r7, #4]
 8009e8a:	429a      	cmp	r2, r3
 8009e8c:	d807      	bhi.n	8009e9e <RCC_SetFlashLatency+0x62>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8009e8e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009e90:	009b      	lsls	r3, r3, #2
 8009e92:	3348      	adds	r3, #72	; 0x48
 8009e94:	443b      	add	r3, r7
 8009e96:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8009e9a:	647b      	str	r3, [r7, #68]	; 0x44
        break;
 8009e9c:	e020      	b.n	8009ee0 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8009e9e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009ea0:	3301      	adds	r3, #1
 8009ea2:	643b      	str	r3, [r7, #64]	; 0x40
 8009ea4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009ea6:	2b03      	cmp	r3, #3
 8009ea8:	d9e8      	bls.n	8009e7c <RCC_SetFlashLatency+0x40>
 8009eaa:	e019      	b.n	8009ee0 <RCC_SetFlashLatency+0xa4>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8009eac:	2300      	movs	r3, #0
 8009eae:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009eb0:	e013      	b.n	8009eda <RCC_SetFlashLatency+0x9e>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8009eb2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009eb4:	009b      	lsls	r3, r3, #2
 8009eb6:	3348      	adds	r3, #72	; 0x48
 8009eb8:	443b      	add	r3, r7
 8009eba:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8009ebe:	687a      	ldr	r2, [r7, #4]
 8009ec0:	429a      	cmp	r2, r3
 8009ec2:	d807      	bhi.n	8009ed4 <RCC_SetFlashLatency+0x98>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8009ec4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009ec6:	009b      	lsls	r3, r3, #2
 8009ec8:	3348      	adds	r3, #72	; 0x48
 8009eca:	443b      	add	r3, r7
 8009ecc:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8009ed0:	647b      	str	r3, [r7, #68]	; 0x44
        break;
 8009ed2:	e005      	b.n	8009ee0 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8009ed4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009ed6:	3301      	adds	r3, #1
 8009ed8:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009eda:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009edc:	2b02      	cmp	r3, #2
 8009ede:	d9e8      	bls.n	8009eb2 <RCC_SetFlashLatency+0x76>
      break;
    }
  }
#endif /* PWR_CR1_VOS */

  __HAL_FLASH_SET_LATENCY(latency);
 8009ee0:	4b13      	ldr	r3, [pc, #76]	; (8009f30 <RCC_SetFlashLatency+0xf4>)
 8009ee2:	681b      	ldr	r3, [r3, #0]
 8009ee4:	f023 0207 	bic.w	r2, r3, #7
 8009ee8:	4911      	ldr	r1, [pc, #68]	; (8009f30 <RCC_SetFlashLatency+0xf4>)
 8009eea:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009eec:	4313      	orrs	r3, r2
 8009eee:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8009ef0:	f7fb fdbe 	bl	8005a70 <HAL_GetTick>
 8009ef4:	63b8      	str	r0, [r7, #56]	; 0x38

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8009ef6:	e008      	b.n	8009f0a <RCC_SetFlashLatency+0xce>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8009ef8:	f7fb fdba 	bl	8005a70 <HAL_GetTick>
 8009efc:	4602      	mov	r2, r0
 8009efe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f00:	1ad3      	subs	r3, r2, r3
 8009f02:	2b02      	cmp	r3, #2
 8009f04:	d901      	bls.n	8009f0a <RCC_SetFlashLatency+0xce>
    {
      return HAL_TIMEOUT;
 8009f06:	2303      	movs	r3, #3
 8009f08:	e007      	b.n	8009f1a <RCC_SetFlashLatency+0xde>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8009f0a:	4b09      	ldr	r3, [pc, #36]	; (8009f30 <RCC_SetFlashLatency+0xf4>)
 8009f0c:	681b      	ldr	r3, [r3, #0]
 8009f0e:	f003 0307 	and.w	r3, r3, #7
 8009f12:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009f14:	429a      	cmp	r2, r3
 8009f16:	d1ef      	bne.n	8009ef8 <RCC_SetFlashLatency+0xbc>
    }
  }
  return HAL_OK;
 8009f18:	2300      	movs	r3, #0
}
 8009f1a:	4618      	mov	r0, r3
 8009f1c:	374c      	adds	r7, #76	; 0x4c
 8009f1e:	46bd      	mov	sp, r7
 8009f20:	bd90      	pop	{r4, r7, pc}
 8009f22:	bf00      	nop
 8009f24:	080166c4 	.word	0x080166c4
 8009f28:	080166d4 	.word	0x080166d4
 8009f2c:	080166e0 	.word	0x080166e0
 8009f30:	58004000 	.word	0x58004000

08009f34 <LL_RCC_LSE_IsEnabled>:
{
 8009f34:	b480      	push	{r7}
 8009f36:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 8009f38:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8009f3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009f40:	f003 0301 	and.w	r3, r3, #1
 8009f44:	2b01      	cmp	r3, #1
 8009f46:	d101      	bne.n	8009f4c <LL_RCC_LSE_IsEnabled+0x18>
 8009f48:	2301      	movs	r3, #1
 8009f4a:	e000      	b.n	8009f4e <LL_RCC_LSE_IsEnabled+0x1a>
 8009f4c:	2300      	movs	r3, #0
}
 8009f4e:	4618      	mov	r0, r3
 8009f50:	46bd      	mov	sp, r7
 8009f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f56:	4770      	bx	lr

08009f58 <LL_RCC_LSE_IsReady>:
{
 8009f58:	b480      	push	{r7}
 8009f5a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8009f5c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8009f60:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009f64:	f003 0302 	and.w	r3, r3, #2
 8009f68:	2b02      	cmp	r3, #2
 8009f6a:	d101      	bne.n	8009f70 <LL_RCC_LSE_IsReady+0x18>
 8009f6c:	2301      	movs	r3, #1
 8009f6e:	e000      	b.n	8009f72 <LL_RCC_LSE_IsReady+0x1a>
 8009f70:	2300      	movs	r3, #0
}
 8009f72:	4618      	mov	r0, r3
 8009f74:	46bd      	mov	sp, r7
 8009f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f7a:	4770      	bx	lr

08009f7c <LL_RCC_SetRFWKPClockSource>:
{
 8009f7c:	b480      	push	{r7}
 8009f7e:	b083      	sub	sp, #12
 8009f80:	af00      	add	r7, sp, #0
 8009f82:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 8009f84:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8009f88:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009f8c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8009f90:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	4313      	orrs	r3, r2
 8009f98:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
}
 8009f9c:	bf00      	nop
 8009f9e:	370c      	adds	r7, #12
 8009fa0:	46bd      	mov	sp, r7
 8009fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fa6:	4770      	bx	lr

08009fa8 <LL_RCC_SetSMPSClockSource>:
{
 8009fa8:	b480      	push	{r7}
 8009faa:	b083      	sub	sp, #12
 8009fac:	af00      	add	r7, sp, #0
 8009fae:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 8009fb0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8009fb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009fb6:	f023 0203 	bic.w	r2, r3, #3
 8009fba:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	4313      	orrs	r3, r2
 8009fc2:	624b      	str	r3, [r1, #36]	; 0x24
}
 8009fc4:	bf00      	nop
 8009fc6:	370c      	adds	r7, #12
 8009fc8:	46bd      	mov	sp, r7
 8009fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fce:	4770      	bx	lr

08009fd0 <LL_RCC_SetSMPSPrescaler>:
{
 8009fd0:	b480      	push	{r7}
 8009fd2:	b083      	sub	sp, #12
 8009fd4:	af00      	add	r7, sp, #0
 8009fd6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 8009fd8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8009fdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009fde:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8009fe2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	4313      	orrs	r3, r2
 8009fea:	624b      	str	r3, [r1, #36]	; 0x24
}
 8009fec:	bf00      	nop
 8009fee:	370c      	adds	r7, #12
 8009ff0:	46bd      	mov	sp, r7
 8009ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ff6:	4770      	bx	lr

08009ff8 <LL_RCC_SetUSARTClockSource>:
{
 8009ff8:	b480      	push	{r7}
 8009ffa:	b083      	sub	sp, #12
 8009ffc:	af00      	add	r7, sp, #0
 8009ffe:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 800a000:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a004:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a008:	f023 0203 	bic.w	r2, r3, #3
 800a00c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	4313      	orrs	r3, r2
 800a014:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800a018:	bf00      	nop
 800a01a:	370c      	adds	r7, #12
 800a01c:	46bd      	mov	sp, r7
 800a01e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a022:	4770      	bx	lr

0800a024 <LL_RCC_SetLPUARTClockSource>:
{
 800a024:	b480      	push	{r7}
 800a026:	b083      	sub	sp, #12
 800a028:	af00      	add	r7, sp, #0
 800a02a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 800a02c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a030:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a034:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800a038:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	4313      	orrs	r3, r2
 800a040:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800a044:	bf00      	nop
 800a046:	370c      	adds	r7, #12
 800a048:	46bd      	mov	sp, r7
 800a04a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a04e:	4770      	bx	lr

0800a050 <LL_RCC_SetI2CClockSource>:
{
 800a050:	b480      	push	{r7}
 800a052:	b083      	sub	sp, #12
 800a054:	af00      	add	r7, sp, #0
 800a056:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 800a058:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a05c:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	091b      	lsrs	r3, r3, #4
 800a064:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 800a068:	43db      	mvns	r3, r3
 800a06a:	401a      	ands	r2, r3
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	011b      	lsls	r3, r3, #4
 800a070:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 800a074:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800a078:	4313      	orrs	r3, r2
 800a07a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800a07e:	bf00      	nop
 800a080:	370c      	adds	r7, #12
 800a082:	46bd      	mov	sp, r7
 800a084:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a088:	4770      	bx	lr

0800a08a <LL_RCC_SetLPTIMClockSource>:
{
 800a08a:	b480      	push	{r7}
 800a08c:	b083      	sub	sp, #12
 800a08e:	af00      	add	r7, sp, #0
 800a090:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 800a092:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a096:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	0c1b      	lsrs	r3, r3, #16
 800a09e:	041b      	lsls	r3, r3, #16
 800a0a0:	43db      	mvns	r3, r3
 800a0a2:	401a      	ands	r2, r3
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	041b      	lsls	r3, r3, #16
 800a0a8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800a0ac:	4313      	orrs	r3, r2
 800a0ae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800a0b2:	bf00      	nop
 800a0b4:	370c      	adds	r7, #12
 800a0b6:	46bd      	mov	sp, r7
 800a0b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0bc:	4770      	bx	lr

0800a0be <LL_RCC_SetSAIClockSource>:
{
 800a0be:	b480      	push	{r7}
 800a0c0:	b083      	sub	sp, #12
 800a0c2:	af00      	add	r7, sp, #0
 800a0c4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
 800a0c6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a0ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a0ce:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800a0d2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	4313      	orrs	r3, r2
 800a0da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800a0de:	bf00      	nop
 800a0e0:	370c      	adds	r7, #12
 800a0e2:	46bd      	mov	sp, r7
 800a0e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0e8:	4770      	bx	lr

0800a0ea <LL_RCC_SetRNGClockSource>:
{
 800a0ea:	b480      	push	{r7}
 800a0ec:	b083      	sub	sp, #12
 800a0ee:	af00      	add	r7, sp, #0
 800a0f0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 800a0f2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a0f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a0fa:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 800a0fe:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	4313      	orrs	r3, r2
 800a106:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800a10a:	bf00      	nop
 800a10c:	370c      	adds	r7, #12
 800a10e:	46bd      	mov	sp, r7
 800a110:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a114:	4770      	bx	lr

0800a116 <LL_RCC_SetCLK48ClockSource>:
{
 800a116:	b480      	push	{r7}
 800a118:	b083      	sub	sp, #12
 800a11a:	af00      	add	r7, sp, #0
 800a11c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 800a11e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a122:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a126:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800a12a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	4313      	orrs	r3, r2
 800a132:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800a136:	bf00      	nop
 800a138:	370c      	adds	r7, #12
 800a13a:	46bd      	mov	sp, r7
 800a13c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a140:	4770      	bx	lr

0800a142 <LL_RCC_SetUSBClockSource>:
{
 800a142:	b580      	push	{r7, lr}
 800a144:	b082      	sub	sp, #8
 800a146:	af00      	add	r7, sp, #0
 800a148:	6078      	str	r0, [r7, #4]
  LL_RCC_SetCLK48ClockSource(USBxSource);
 800a14a:	6878      	ldr	r0, [r7, #4]
 800a14c:	f7ff ffe3 	bl	800a116 <LL_RCC_SetCLK48ClockSource>
}
 800a150:	bf00      	nop
 800a152:	3708      	adds	r7, #8
 800a154:	46bd      	mov	sp, r7
 800a156:	bd80      	pop	{r7, pc}

0800a158 <LL_RCC_SetADCClockSource>:
{
 800a158:	b480      	push	{r7}
 800a15a:	b083      	sub	sp, #12
 800a15c:	af00      	add	r7, sp, #0
 800a15e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 800a160:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a164:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a168:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800a16c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	4313      	orrs	r3, r2
 800a174:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800a178:	bf00      	nop
 800a17a:	370c      	adds	r7, #12
 800a17c:	46bd      	mov	sp, r7
 800a17e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a182:	4770      	bx	lr

0800a184 <LL_RCC_SetRTCClockSource>:
{
 800a184:	b480      	push	{r7}
 800a186:	b083      	sub	sp, #12
 800a188:	af00      	add	r7, sp, #0
 800a18a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 800a18c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a190:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a194:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800a198:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	4313      	orrs	r3, r2
 800a1a0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 800a1a4:	bf00      	nop
 800a1a6:	370c      	adds	r7, #12
 800a1a8:	46bd      	mov	sp, r7
 800a1aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1ae:	4770      	bx	lr

0800a1b0 <LL_RCC_GetRTCClockSource>:
{
 800a1b0:	b480      	push	{r7}
 800a1b2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 800a1b4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a1b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a1bc:	f403 7340 	and.w	r3, r3, #768	; 0x300
}
 800a1c0:	4618      	mov	r0, r3
 800a1c2:	46bd      	mov	sp, r7
 800a1c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1c8:	4770      	bx	lr

0800a1ca <LL_RCC_ForceBackupDomainReset>:
{
 800a1ca:	b480      	push	{r7}
 800a1cc:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800a1ce:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a1d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a1d6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800a1da:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a1de:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 800a1e2:	bf00      	nop
 800a1e4:	46bd      	mov	sp, r7
 800a1e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1ea:	4770      	bx	lr

0800a1ec <LL_RCC_ReleaseBackupDomainReset>:
{
 800a1ec:	b480      	push	{r7}
 800a1ee:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800a1f0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a1f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a1f8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800a1fc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a200:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 800a204:	bf00      	nop
 800a206:	46bd      	mov	sp, r7
 800a208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a20c:	4770      	bx	lr

0800a20e <LL_RCC_PLLSAI1_Enable>:
{
 800a20e:	b480      	push	{r7}
 800a210:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 800a212:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a216:	681b      	ldr	r3, [r3, #0]
 800a218:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800a21c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800a220:	6013      	str	r3, [r2, #0]
}
 800a222:	bf00      	nop
 800a224:	46bd      	mov	sp, r7
 800a226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a22a:	4770      	bx	lr

0800a22c <LL_RCC_PLLSAI1_Disable>:
{
 800a22c:	b480      	push	{r7}
 800a22e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 800a230:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a234:	681b      	ldr	r3, [r3, #0]
 800a236:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800a23a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800a23e:	6013      	str	r3, [r2, #0]
}
 800a240:	bf00      	nop
 800a242:	46bd      	mov	sp, r7
 800a244:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a248:	4770      	bx	lr

0800a24a <LL_RCC_PLLSAI1_IsReady>:
{
 800a24a:	b480      	push	{r7}
 800a24c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 800a24e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a252:	681b      	ldr	r3, [r3, #0]
 800a254:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a258:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800a25c:	d101      	bne.n	800a262 <LL_RCC_PLLSAI1_IsReady+0x18>
 800a25e:	2301      	movs	r3, #1
 800a260:	e000      	b.n	800a264 <LL_RCC_PLLSAI1_IsReady+0x1a>
 800a262:	2300      	movs	r3, #0
}
 800a264:	4618      	mov	r0, r3
 800a266:	46bd      	mov	sp, r7
 800a268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a26c:	4770      	bx	lr

0800a26e <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800a26e:	b580      	push	{r7, lr}
 800a270:	b088      	sub	sp, #32
 800a272:	af00      	add	r7, sp, #0
 800a274:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 800a276:	2300      	movs	r3, #0
 800a278:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 800a27a:	2300      	movs	r3, #0
 800a27c:	77bb      	strb	r3, [r7, #30]
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800a27e:	687b      	ldr	r3, [r7, #4]
 800a280:	681b      	ldr	r3, [r3, #0]
 800a282:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a286:	2b00      	cmp	r3, #0
 800a288:	d034      	beq.n	800a2f4 <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a28e:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800a292:	d021      	beq.n	800a2d8 <HAL_RCCEx_PeriphCLKConfig+0x6a>
 800a294:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800a298:	d81b      	bhi.n	800a2d2 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800a29a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800a29e:	d01d      	beq.n	800a2dc <HAL_RCCEx_PeriphCLKConfig+0x6e>
 800a2a0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800a2a4:	d815      	bhi.n	800a2d2 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800a2a6:	2b00      	cmp	r3, #0
 800a2a8:	d00b      	beq.n	800a2c2 <HAL_RCCEx_PeriphCLKConfig+0x54>
 800a2aa:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800a2ae:	d110      	bne.n	800a2d2 <HAL_RCCEx_PeriphCLKConfig+0x64>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1 */
        /* Enable SAI1 Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI1CLK);
 800a2b0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a2b4:	68db      	ldr	r3, [r3, #12]
 800a2b6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800a2ba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a2be:	60d3      	str	r3, [r2, #12]

        /* SAI1 clock source config set later after clock selection check */
        break;
 800a2c0:	e00d      	b.n	800a2de <HAL_RCCEx_PeriphCLKConfig+0x70>

      case RCC_SAI1CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI1 */
        /* PLLSAI1 parameters N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1));
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	3304      	adds	r3, #4
 800a2c6:	4618      	mov	r0, r3
 800a2c8:	f000 f947 	bl	800a55a <RCCEx_PLLSAI1_ConfigNP>
 800a2cc:	4603      	mov	r3, r0
 800a2ce:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 800a2d0:	e005      	b.n	800a2de <HAL_RCCEx_PeriphCLKConfig+0x70>
      case RCC_SAI1CLKSOURCE_HSI:

        break;

      default:
        ret = HAL_ERROR;
 800a2d2:	2301      	movs	r3, #1
 800a2d4:	77fb      	strb	r3, [r7, #31]
        break;
 800a2d6:	e002      	b.n	800a2de <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 800a2d8:	bf00      	nop
 800a2da:	e000      	b.n	800a2de <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 800a2dc:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a2de:	7ffb      	ldrb	r3, [r7, #31]
 800a2e0:	2b00      	cmp	r3, #0
 800a2e2:	d105      	bne.n	800a2f0 <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a2e8:	4618      	mov	r0, r3
 800a2ea:	f7ff fee8 	bl	800a0be <LL_RCC_SetSAIClockSource>
 800a2ee:	e001      	b.n	800a2f4 <HAL_RCCEx_PeriphCLKConfig+0x86>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a2f0:	7ffb      	ldrb	r3, [r7, #31]
 800a2f2:	77bb      	strb	r3, [r7, #30]
    }
  }
#endif /* SAI1 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	681b      	ldr	r3, [r3, #0]
 800a2f8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a2fc:	2b00      	cmp	r3, #0
 800a2fe:	d046      	beq.n	800a38e <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    uint32_t rtcclocksource = LL_RCC_GetRTCClockSource();
 800a300:	f7ff ff56 	bl	800a1b0 <LL_RCC_GetRTCClockSource>
 800a304:	61b8      	str	r0, [r7, #24]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Configure the clock source only if a different source is expected */
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a30a:	69ba      	ldr	r2, [r7, #24]
 800a30c:	429a      	cmp	r2, r3
 800a30e:	d03c      	beq.n	800a38a <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 800a310:	f7fe fc68 	bl	8008be4 <HAL_PWR_EnableBkUpAccess>

      /* If a clock source is not yet selected */
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 800a314:	69bb      	ldr	r3, [r7, #24]
 800a316:	2b00      	cmp	r3, #0
 800a318:	d105      	bne.n	800a326 <HAL_RCCEx_PeriphCLKConfig+0xb8>
      {
        /* Directly set the configuration of the clock source selection */
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a31e:	4618      	mov	r0, r3
 800a320:	f7ff ff30 	bl	800a184 <LL_RCC_SetRTCClockSource>
 800a324:	e02e      	b.n	800a384 <HAL_RCCEx_PeriphCLKConfig+0x116>
      }
      else /* A clock source is already selected */
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 800a326:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a32a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a32e:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        LL_RCC_ForceBackupDomainReset();
 800a330:	f7ff ff4b 	bl	800a1ca <LL_RCC_ForceBackupDomainReset>
        LL_RCC_ReleaseBackupDomainReset();
 800a334:	f7ff ff5a 	bl	800a1ec <LL_RCC_ReleaseBackupDomainReset>

        /* Set the value of the clock source selection */
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 800a338:	697b      	ldr	r3, [r7, #20]
 800a33a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a342:	4313      	orrs	r3, r2
 800a344:	617b      	str	r3, [r7, #20]

        /* Restore the content of BDCR register */
        LL_RCC_WriteReg(BDCR, bdcr);
 800a346:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800a34a:	697b      	ldr	r3, [r7, #20]
 800a34c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
        if (LL_RCC_LSE_IsEnabled() == 1U)
 800a350:	f7ff fdf0 	bl	8009f34 <LL_RCC_LSE_IsEnabled>
 800a354:	4603      	mov	r3, r0
 800a356:	2b01      	cmp	r3, #1
 800a358:	d114      	bne.n	800a384 <HAL_RCCEx_PeriphCLKConfig+0x116>
        {
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800a35a:	f7fb fb89 	bl	8005a70 <HAL_GetTick>
 800a35e:	6138      	str	r0, [r7, #16]

          /* Wait till LSE is ready */
          while (LL_RCC_LSE_IsReady() != 1U)
 800a360:	e00b      	b.n	800a37a <HAL_RCCEx_PeriphCLKConfig+0x10c>
          {
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a362:	f7fb fb85 	bl	8005a70 <HAL_GetTick>
 800a366:	4602      	mov	r2, r0
 800a368:	693b      	ldr	r3, [r7, #16]
 800a36a:	1ad3      	subs	r3, r2, r3
 800a36c:	f241 3288 	movw	r2, #5000	; 0x1388
 800a370:	4293      	cmp	r3, r2
 800a372:	d902      	bls.n	800a37a <HAL_RCCEx_PeriphCLKConfig+0x10c>
            {
              ret = HAL_TIMEOUT;
 800a374:	2303      	movs	r3, #3
 800a376:	77fb      	strb	r3, [r7, #31]
              break;
 800a378:	e004      	b.n	800a384 <HAL_RCCEx_PeriphCLKConfig+0x116>
          while (LL_RCC_LSE_IsReady() != 1U)
 800a37a:	f7ff fded 	bl	8009f58 <LL_RCC_LSE_IsReady>
 800a37e:	4603      	mov	r3, r0
 800a380:	2b01      	cmp	r3, #1
 800a382:	d1ee      	bne.n	800a362 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }

      /* set overall return value */
      status = ret;
 800a384:	7ffb      	ldrb	r3, [r7, #31]
 800a386:	77bb      	strb	r3, [r7, #30]
 800a388:	e001      	b.n	800a38e <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a38a:	7ffb      	ldrb	r3, [r7, #31]
 800a38c:	77bb      	strb	r3, [r7, #30]
    }

  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	681b      	ldr	r3, [r3, #0]
 800a392:	f003 0301 	and.w	r3, r3, #1
 800a396:	2b00      	cmp	r3, #0
 800a398:	d004      	beq.n	800a3a4 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	699b      	ldr	r3, [r3, #24]
 800a39e:	4618      	mov	r0, r3
 800a3a0:	f7ff fe2a 	bl	8009ff8 <LL_RCC_SetUSARTClockSource>
  }

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	681b      	ldr	r3, [r3, #0]
 800a3a8:	f003 0302 	and.w	r3, r3, #2
 800a3ac:	2b00      	cmp	r3, #0
 800a3ae:	d004      	beq.n	800a3ba <HAL_RCCEx_PeriphCLKConfig+0x14c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	69db      	ldr	r3, [r3, #28]
 800a3b4:	4618      	mov	r0, r3
 800a3b6:	f7ff fe35 	bl	800a024 <LL_RCC_SetLPUARTClockSource>
  }
#endif /* LPUART1 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	681b      	ldr	r3, [r3, #0]
 800a3be:	f003 0310 	and.w	r3, r3, #16
 800a3c2:	2b00      	cmp	r3, #0
 800a3c4:	d004      	beq.n	800a3d0 <HAL_RCCEx_PeriphCLKConfig+0x162>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a3ca:	4618      	mov	r0, r3
 800a3cc:	f7ff fe5d 	bl	800a08a <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	681b      	ldr	r3, [r3, #0]
 800a3d4:	f003 0320 	and.w	r3, r3, #32
 800a3d8:	2b00      	cmp	r3, #0
 800a3da:	d004      	beq.n	800a3e6 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a3e0:	4618      	mov	r0, r3
 800a3e2:	f7ff fe52 	bl	800a08a <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	681b      	ldr	r3, [r3, #0]
 800a3ea:	f003 0304 	and.w	r3, r3, #4
 800a3ee:	2b00      	cmp	r3, #0
 800a3f0:	d004      	beq.n	800a3fc <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	6a1b      	ldr	r3, [r3, #32]
 800a3f6:	4618      	mov	r0, r3
 800a3f8:	f7ff fe2a 	bl	800a050 <LL_RCC_SetI2CClockSource>
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	681b      	ldr	r3, [r3, #0]
 800a400:	f003 0308 	and.w	r3, r3, #8
 800a404:	2b00      	cmp	r3, #0
 800a406:	d004      	beq.n	800a412 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a40c:	4618      	mov	r0, r3
 800a40e:	f7ff fe1f 	bl	800a050 <LL_RCC_SetI2CClockSource>
  }
#endif /* I2C3 */

#if defined(USB)
  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	681b      	ldr	r3, [r3, #0]
 800a416:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a41a:	2b00      	cmp	r3, #0
 800a41c:	d022      	beq.n	800a464 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a422:	4618      	mov	r0, r3
 800a424:	f7ff fe8d 	bl	800a142 <LL_RCC_SetUSBClockSource>

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a42c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800a430:	d107      	bne.n	800a442 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_USBCLK);
 800a432:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a436:	68db      	ldr	r3, [r3, #12]
 800a438:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800a43c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a440:	60d3      	str	r3, [r2, #12]
    }
#if defined(SAI1)
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a446:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800a44a:	d10b      	bne.n	800a464 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* PLLSAI1 parameters N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNQ(&(PeriphClkInit->PLLSAI1));
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	3304      	adds	r3, #4
 800a450:	4618      	mov	r0, r3
 800a452:	f000 f8dd 	bl	800a610 <RCCEx_PLLSAI1_ConfigNQ>
 800a456:	4603      	mov	r3, r0
 800a458:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 800a45a:	7ffb      	ldrb	r3, [r7, #31]
 800a45c:	2b00      	cmp	r3, #0
 800a45e:	d001      	beq.n	800a464 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
      {
        /* set overall return value */
        status = ret;
 800a460:	7ffb      	ldrb	r3, [r7, #31]
 800a462:	77bb      	strb	r3, [r7, #30]
#endif /* SAI1 */
  }
#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800a464:	687b      	ldr	r3, [r7, #4]
 800a466:	681b      	ldr	r3, [r3, #0]
 800a468:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800a46c:	2b00      	cmp	r3, #0
 800a46e:	d02b      	beq.n	800a4c8 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a474:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a478:	d008      	beq.n	800a48c <HAL_RCCEx_PeriphCLKConfig+0x21e>
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a47e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a482:	d003      	beq.n	800a48c <HAL_RCCEx_PeriphCLKConfig+0x21e>
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a488:	2b00      	cmp	r3, #0
 800a48a:	d105      	bne.n	800a498 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a490:	4618      	mov	r0, r3
 800a492:	f7ff fe2a 	bl	800a0ea <LL_RCC_SetRNGClockSource>
 800a496:	e00a      	b.n	800a4ae <HAL_RCCEx_PeriphCLKConfig+0x240>
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a49c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a4a0:	60fb      	str	r3, [r7, #12]
 800a4a2:	2000      	movs	r0, #0
 800a4a4:	f7ff fe21 	bl	800a0ea <LL_RCC_SetRNGClockSource>
 800a4a8:	68f8      	ldr	r0, [r7, #12]
 800a4aa:	f7ff fe34 	bl	800a116 <LL_RCC_SetCLK48ClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a4b2:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
 800a4b6:	d107      	bne.n	800a4c8 <HAL_RCCEx_PeriphCLKConfig+0x25a>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 800a4b8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a4bc:	68db      	ldr	r3, [r3, #12]
 800a4be:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800a4c2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a4c6:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	681b      	ldr	r3, [r3, #0]
 800a4cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a4d0:	2b00      	cmp	r3, #0
 800a4d2:	d022      	beq.n	800a51a <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a4d8:	4618      	mov	r0, r3
 800a4da:	f7ff fe3d 	bl	800a158 <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a4e2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a4e6:	d107      	bne.n	800a4f8 <HAL_RCCEx_PeriphCLKConfig+0x28a>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800a4e8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a4ec:	68db      	ldr	r3, [r3, #12]
 800a4ee:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800a4f2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a4f6:	60d3      	str	r3, [r2, #12]
    }

#if defined(SAI1)
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a4fc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800a500:	d10b      	bne.n	800a51a <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      /* PLLSAI1 parameters N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNR(&(PeriphClkInit->PLLSAI1));
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	3304      	adds	r3, #4
 800a506:	4618      	mov	r0, r3
 800a508:	f000 f8dd 	bl	800a6c6 <RCCEx_PLLSAI1_ConfigNR>
 800a50c:	4603      	mov	r3, r0
 800a50e:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 800a510:	7ffb      	ldrb	r3, [r7, #31]
 800a512:	2b00      	cmp	r3, #0
 800a514:	d001      	beq.n	800a51a <HAL_RCCEx_PeriphCLKConfig+0x2ac>
      {
        /* set overall return value */
        status = ret;
 800a516:	7ffb      	ldrb	r3, [r7, #31]
 800a518:	77bb      	strb	r3, [r7, #30]
    }
#endif /* SAI1 */
  }

  /*-------------------------- RFWKP clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	681b      	ldr	r3, [r3, #0]
 800a51e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800a522:	2b00      	cmp	r3, #0
 800a524:	d004      	beq.n	800a530 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RFWKPCLKSOURCE(PeriphClkInit->RFWakeUpClockSelection));

    /* Configure the RFWKP interface clock source */
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a52a:	4618      	mov	r0, r3
 800a52c:	f7ff fd26 	bl	8009f7c <LL_RCC_SetRFWKPClockSource>

  }

#if defined(RCC_SMPS_SUPPORT)
  /*-------------------------- SMPS clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 800a530:	687b      	ldr	r3, [r7, #4]
 800a532:	681b      	ldr	r3, [r3, #0]
 800a534:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800a538:	2b00      	cmp	r3, #0
 800a53a:	d009      	beq.n	800a550 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
    /* Check the parameters */
    assert_param(IS_RCC_SMPSCLKDIV(PeriphClkInit->SmpsDivSelection));
    assert_param(IS_RCC_SMPSCLKSOURCE(PeriphClkInit->SmpsClockSelection));

    /* Configure the SMPS interface clock division factor */
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a540:	4618      	mov	r0, r3
 800a542:	f7ff fd45 	bl	8009fd0 <LL_RCC_SetSMPSPrescaler>

    /* Configure the SMPS interface clock source */
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a54a:	4618      	mov	r0, r3
 800a54c:	f7ff fd2c 	bl	8009fa8 <LL_RCC_SetSMPSClockSource>
  }
#endif /* RCC_SMPS_SUPPORT */

  return status;
 800a550:	7fbb      	ldrb	r3, [r7, #30]
}
 800a552:	4618      	mov	r0, r3
 800a554:	3720      	adds	r7, #32
 800a556:	46bd      	mov	sp, r7
 800a558:	bd80      	pop	{r7, pc}

0800a55a <RCCEx_PLLSAI1_ConfigNP>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800a55a:	b580      	push	{r7, lr}
 800a55c:	b084      	sub	sp, #16
 800a55e:	af00      	add	r7, sp, #0
 800a560:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800a562:	2300      	movs	r3, #0
 800a564:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLSAI1->PLLP));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 800a566:	f7ff fe61 	bl	800a22c <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800a56a:	f7fb fa81 	bl	8005a70 <HAL_GetTick>
 800a56e:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800a570:	e009      	b.n	800a586 <RCCEx_PLLSAI1_ConfigNP+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800a572:	f7fb fa7d 	bl	8005a70 <HAL_GetTick>
 800a576:	4602      	mov	r2, r0
 800a578:	68bb      	ldr	r3, [r7, #8]
 800a57a:	1ad3      	subs	r3, r2, r3
 800a57c:	2b02      	cmp	r3, #2
 800a57e:	d902      	bls.n	800a586 <RCCEx_PLLSAI1_ConfigNP+0x2c>
    {
      status = HAL_TIMEOUT;
 800a580:	2303      	movs	r3, #3
 800a582:	73fb      	strb	r3, [r7, #15]
      break;
 800a584:	e004      	b.n	800a590 <RCCEx_PLLSAI1_ConfigNP+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800a586:	f7ff fe60 	bl	800a24a <LL_RCC_PLLSAI1_IsReady>
 800a58a:	4603      	mov	r3, r0
 800a58c:	2b00      	cmp	r3, #0
 800a58e:	d1f0      	bne.n	800a572 <RCCEx_PLLSAI1_ConfigNP+0x18>
    }
  }

  if (status == HAL_OK)
 800a590:	7bfb      	ldrb	r3, [r7, #15]
 800a592:	2b00      	cmp	r3, #0
 800a594:	d137      	bne.n	800a606 <RCCEx_PLLSAI1_ConfigNP+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800a596:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a59a:	691b      	ldr	r3, [r3, #16]
 800a59c:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	681b      	ldr	r3, [r3, #0]
 800a5a4:	021b      	lsls	r3, r3, #8
 800a5a6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800a5aa:	4313      	orrs	r3, r2
 800a5ac:	610b      	str	r3, [r1, #16]

    /* Configure the PLLSAI1 Division factor P */
    __HAL_RCC_PLLSAI1_DIVP_CONFIG(PLLSAI1->PLLP);
 800a5ae:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a5b2:	691b      	ldr	r3, [r3, #16]
 800a5b4:	f423 1278 	bic.w	r2, r3, #4063232	; 0x3e0000
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	685b      	ldr	r3, [r3, #4]
 800a5bc:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800a5c0:	4313      	orrs	r3, r2
 800a5c2:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 800a5c4:	f7ff fe23 	bl	800a20e <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a5c8:	f7fb fa52 	bl	8005a70 <HAL_GetTick>
 800a5cc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800a5ce:	e009      	b.n	800a5e4 <RCCEx_PLLSAI1_ConfigNP+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800a5d0:	f7fb fa4e 	bl	8005a70 <HAL_GetTick>
 800a5d4:	4602      	mov	r2, r0
 800a5d6:	68bb      	ldr	r3, [r7, #8]
 800a5d8:	1ad3      	subs	r3, r2, r3
 800a5da:	2b02      	cmp	r3, #2
 800a5dc:	d902      	bls.n	800a5e4 <RCCEx_PLLSAI1_ConfigNP+0x8a>
      {
        status = HAL_TIMEOUT;
 800a5de:	2303      	movs	r3, #3
 800a5e0:	73fb      	strb	r3, [r7, #15]
        break;
 800a5e2:	e004      	b.n	800a5ee <RCCEx_PLLSAI1_ConfigNP+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800a5e4:	f7ff fe31 	bl	800a24a <LL_RCC_PLLSAI1_IsReady>
 800a5e8:	4603      	mov	r3, r0
 800a5ea:	2b01      	cmp	r3, #1
 800a5ec:	d1f0      	bne.n	800a5d0 <RCCEx_PLLSAI1_ConfigNP+0x76>
      }
    }

    if (status == HAL_OK)
 800a5ee:	7bfb      	ldrb	r3, [r7, #15]
 800a5f0:	2b00      	cmp	r3, #0
 800a5f2:	d108      	bne.n	800a606 <RCCEx_PLLSAI1_ConfigNP+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 800a5f4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a5f8:	691a      	ldr	r2, [r3, #16]
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	691b      	ldr	r3, [r3, #16]
 800a5fe:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800a602:	4313      	orrs	r3, r2
 800a604:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 800a606:	7bfb      	ldrb	r3, [r7, #15]
}
 800a608:	4618      	mov	r0, r3
 800a60a:	3710      	adds	r7, #16
 800a60c:	46bd      	mov	sp, r7
 800a60e:	bd80      	pop	{r7, pc}

0800a610 <RCCEx_PLLSAI1_ConfigNQ>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800a610:	b580      	push	{r7, lr}
 800a612:	b084      	sub	sp, #16
 800a614:	af00      	add	r7, sp, #0
 800a616:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800a618:	2300      	movs	r3, #0
 800a61a:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLQ_VALUE(PLLSAI1->PLLQ));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 800a61c:	f7ff fe06 	bl	800a22c <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800a620:	f7fb fa26 	bl	8005a70 <HAL_GetTick>
 800a624:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800a626:	e009      	b.n	800a63c <RCCEx_PLLSAI1_ConfigNQ+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800a628:	f7fb fa22 	bl	8005a70 <HAL_GetTick>
 800a62c:	4602      	mov	r2, r0
 800a62e:	68bb      	ldr	r3, [r7, #8]
 800a630:	1ad3      	subs	r3, r2, r3
 800a632:	2b02      	cmp	r3, #2
 800a634:	d902      	bls.n	800a63c <RCCEx_PLLSAI1_ConfigNQ+0x2c>
    {
      status = HAL_TIMEOUT;
 800a636:	2303      	movs	r3, #3
 800a638:	73fb      	strb	r3, [r7, #15]
      break;
 800a63a:	e004      	b.n	800a646 <RCCEx_PLLSAI1_ConfigNQ+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800a63c:	f7ff fe05 	bl	800a24a <LL_RCC_PLLSAI1_IsReady>
 800a640:	4603      	mov	r3, r0
 800a642:	2b00      	cmp	r3, #0
 800a644:	d1f0      	bne.n	800a628 <RCCEx_PLLSAI1_ConfigNQ+0x18>
    }
  }

  if (status == HAL_OK)
 800a646:	7bfb      	ldrb	r3, [r7, #15]
 800a648:	2b00      	cmp	r3, #0
 800a64a:	d137      	bne.n	800a6bc <RCCEx_PLLSAI1_ConfigNQ+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800a64c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a650:	691b      	ldr	r3, [r3, #16]
 800a652:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	681b      	ldr	r3, [r3, #0]
 800a65a:	021b      	lsls	r3, r3, #8
 800a65c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800a660:	4313      	orrs	r3, r2
 800a662:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor Q */
    __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PLLSAI1->PLLQ);
 800a664:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a668:	691b      	ldr	r3, [r3, #16]
 800a66a:	f023 6260 	bic.w	r2, r3, #234881024	; 0xe000000
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	689b      	ldr	r3, [r3, #8]
 800a672:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800a676:	4313      	orrs	r3, r2
 800a678:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 800a67a:	f7ff fdc8 	bl	800a20e <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a67e:	f7fb f9f7 	bl	8005a70 <HAL_GetTick>
 800a682:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800a684:	e009      	b.n	800a69a <RCCEx_PLLSAI1_ConfigNQ+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800a686:	f7fb f9f3 	bl	8005a70 <HAL_GetTick>
 800a68a:	4602      	mov	r2, r0
 800a68c:	68bb      	ldr	r3, [r7, #8]
 800a68e:	1ad3      	subs	r3, r2, r3
 800a690:	2b02      	cmp	r3, #2
 800a692:	d902      	bls.n	800a69a <RCCEx_PLLSAI1_ConfigNQ+0x8a>
      {
        status = HAL_TIMEOUT;
 800a694:	2303      	movs	r3, #3
 800a696:	73fb      	strb	r3, [r7, #15]
        break;
 800a698:	e004      	b.n	800a6a4 <RCCEx_PLLSAI1_ConfigNQ+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800a69a:	f7ff fdd6 	bl	800a24a <LL_RCC_PLLSAI1_IsReady>
 800a69e:	4603      	mov	r3, r0
 800a6a0:	2b01      	cmp	r3, #1
 800a6a2:	d1f0      	bne.n	800a686 <RCCEx_PLLSAI1_ConfigNQ+0x76>
      }
    }

    if (status == HAL_OK)
 800a6a4:	7bfb      	ldrb	r3, [r7, #15]
 800a6a6:	2b00      	cmp	r3, #0
 800a6a8:	d108      	bne.n	800a6bc <RCCEx_PLLSAI1_ConfigNQ+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 800a6aa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a6ae:	691a      	ldr	r2, [r3, #16]
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	691b      	ldr	r3, [r3, #16]
 800a6b4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800a6b8:	4313      	orrs	r3, r2
 800a6ba:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 800a6bc:	7bfb      	ldrb	r3, [r7, #15]
}
 800a6be:	4618      	mov	r0, r3
 800a6c0:	3710      	adds	r7, #16
 800a6c2:	46bd      	mov	sp, r7
 800a6c4:	bd80      	pop	{r7, pc}

0800a6c6 <RCCEx_PLLSAI1_ConfigNR>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800a6c6:	b580      	push	{r7, lr}
 800a6c8:	b084      	sub	sp, #16
 800a6ca:	af00      	add	r7, sp, #0
 800a6cc:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800a6ce:	2300      	movs	r3, #0
 800a6d0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLR_VALUE(PLLSAI1->PLLR));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 800a6d2:	f7ff fdab 	bl	800a22c <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800a6d6:	f7fb f9cb 	bl	8005a70 <HAL_GetTick>
 800a6da:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800a6dc:	e009      	b.n	800a6f2 <RCCEx_PLLSAI1_ConfigNR+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800a6de:	f7fb f9c7 	bl	8005a70 <HAL_GetTick>
 800a6e2:	4602      	mov	r2, r0
 800a6e4:	68bb      	ldr	r3, [r7, #8]
 800a6e6:	1ad3      	subs	r3, r2, r3
 800a6e8:	2b02      	cmp	r3, #2
 800a6ea:	d902      	bls.n	800a6f2 <RCCEx_PLLSAI1_ConfigNR+0x2c>
    {
      status = HAL_TIMEOUT;
 800a6ec:	2303      	movs	r3, #3
 800a6ee:	73fb      	strb	r3, [r7, #15]
      break;
 800a6f0:	e004      	b.n	800a6fc <RCCEx_PLLSAI1_ConfigNR+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800a6f2:	f7ff fdaa 	bl	800a24a <LL_RCC_PLLSAI1_IsReady>
 800a6f6:	4603      	mov	r3, r0
 800a6f8:	2b00      	cmp	r3, #0
 800a6fa:	d1f0      	bne.n	800a6de <RCCEx_PLLSAI1_ConfigNR+0x18>
    }
  }

  if (status == HAL_OK)
 800a6fc:	7bfb      	ldrb	r3, [r7, #15]
 800a6fe:	2b00      	cmp	r3, #0
 800a700:	d137      	bne.n	800a772 <RCCEx_PLLSAI1_ConfigNR+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800a702:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a706:	691b      	ldr	r3, [r3, #16]
 800a708:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	681b      	ldr	r3, [r3, #0]
 800a710:	021b      	lsls	r3, r3, #8
 800a712:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800a716:	4313      	orrs	r3, r2
 800a718:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor R */
    __HAL_RCC_PLLSAI1_DIVR_CONFIG(PLLSAI1->PLLR);
 800a71a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a71e:	691b      	ldr	r3, [r3, #16]
 800a720:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	68db      	ldr	r3, [r3, #12]
 800a728:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800a72c:	4313      	orrs	r3, r2
 800a72e:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 800a730:	f7ff fd6d 	bl	800a20e <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a734:	f7fb f99c 	bl	8005a70 <HAL_GetTick>
 800a738:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800a73a:	e009      	b.n	800a750 <RCCEx_PLLSAI1_ConfigNR+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800a73c:	f7fb f998 	bl	8005a70 <HAL_GetTick>
 800a740:	4602      	mov	r2, r0
 800a742:	68bb      	ldr	r3, [r7, #8]
 800a744:	1ad3      	subs	r3, r2, r3
 800a746:	2b02      	cmp	r3, #2
 800a748:	d902      	bls.n	800a750 <RCCEx_PLLSAI1_ConfigNR+0x8a>
      {
        status = HAL_TIMEOUT;
 800a74a:	2303      	movs	r3, #3
 800a74c:	73fb      	strb	r3, [r7, #15]
        break;
 800a74e:	e004      	b.n	800a75a <RCCEx_PLLSAI1_ConfigNR+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800a750:	f7ff fd7b 	bl	800a24a <LL_RCC_PLLSAI1_IsReady>
 800a754:	4603      	mov	r3, r0
 800a756:	2b01      	cmp	r3, #1
 800a758:	d1f0      	bne.n	800a73c <RCCEx_PLLSAI1_ConfigNR+0x76>
      }
    }

    if (status == HAL_OK)
 800a75a:	7bfb      	ldrb	r3, [r7, #15]
 800a75c:	2b00      	cmp	r3, #0
 800a75e:	d108      	bne.n	800a772 <RCCEx_PLLSAI1_ConfigNR+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 800a760:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a764:	691a      	ldr	r2, [r3, #16]
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	691b      	ldr	r3, [r3, #16]
 800a76a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800a76e:	4313      	orrs	r3, r2
 800a770:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 800a772:	7bfb      	ldrb	r3, [r7, #15]
}
 800a774:	4618      	mov	r0, r3
 800a776:	3710      	adds	r7, #16
 800a778:	46bd      	mov	sp, r7
 800a77a:	bd80      	pop	{r7, pc}

0800a77c <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 800a77c:	b580      	push	{r7, lr}
 800a77e:	b082      	sub	sp, #8
 800a780:	af00      	add	r7, sp, #0
 800a782:	6078      	str	r0, [r7, #4]
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	2b00      	cmp	r3, #0
 800a788:	d101      	bne.n	800a78e <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 800a78a:	2301      	movs	r3, #1
 800a78c:	e027      	b.n	800a7de <HAL_RNG_Init+0x62>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	7a5b      	ldrb	r3, [r3, #9]
 800a792:	b2db      	uxtb	r3, r3
 800a794:	2b00      	cmp	r3, #0
 800a796:	d105      	bne.n	800a7a4 <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	2200      	movs	r2, #0
 800a79c:	721a      	strb	r2, [r3, #8]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 800a79e:	6878      	ldr	r0, [r7, #4]
 800a7a0:	f7f8 feb8 	bl	8003514 <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	2202      	movs	r2, #2
 800a7a8:	725a      	strb	r2, [r3, #9]

  /* Clock Error Detection Configuration */
  MODIFY_REG(hrng->Instance->CR, RNG_CR_CED, hrng->Init.ClockErrorDetection);
 800a7aa:	687b      	ldr	r3, [r7, #4]
 800a7ac:	681b      	ldr	r3, [r3, #0]
 800a7ae:	681b      	ldr	r3, [r3, #0]
 800a7b0:	f023 0120 	bic.w	r1, r3, #32
 800a7b4:	687b      	ldr	r3, [r7, #4]
 800a7b6:	685a      	ldr	r2, [r3, #4]
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	681b      	ldr	r3, [r3, #0]
 800a7bc:	430a      	orrs	r2, r1
 800a7be:	601a      	str	r2, [r3, #0]

  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	681b      	ldr	r3, [r3, #0]
 800a7c4:	681a      	ldr	r2, [r3, #0]
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	681b      	ldr	r3, [r3, #0]
 800a7ca:	f042 0204 	orr.w	r2, r2, #4
 800a7ce:	601a      	str	r2, [r3, #0]

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 800a7d0:	687b      	ldr	r3, [r7, #4]
 800a7d2:	2201      	movs	r2, #1
 800a7d4:	725a      	strb	r2, [r3, #9]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 800a7d6:	687b      	ldr	r3, [r7, #4]
 800a7d8:	2200      	movs	r2, #0
 800a7da:	60da      	str	r2, [r3, #12]

  /* Return function status */
  return HAL_OK;
 800a7dc:	2300      	movs	r3, #0
}
 800a7de:	4618      	mov	r0, r3
 800a7e0:	3708      	adds	r7, #8
 800a7e2:	46bd      	mov	sp, r7
 800a7e4:	bd80      	pop	{r7, pc}

0800a7e6 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800a7e6:	b580      	push	{r7, lr}
 800a7e8:	b082      	sub	sp, #8
 800a7ea:	af00      	add	r7, sp, #0
 800a7ec:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if (hrtc == NULL)
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	2b00      	cmp	r3, #0
 800a7f2:	d101      	bne.n	800a7f8 <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 800a7f4:	2301      	movs	r3, #1
 800a7f6:	e090      	b.n	800a91a <HAL_RTC_Init+0x134>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800a7fe:	b2db      	uxtb	r3, r3
 800a800:	2b00      	cmp	r3, #0
 800a802:	d106      	bne.n	800a812 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	2200      	movs	r2, #0
 800a808:	f883 2020 	strb.w	r2, [r3, #32]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800a80c:	6878      	ldr	r0, [r7, #4]
 800a80e:	f7f8 feab 	bl	8003568 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800a812:	687b      	ldr	r3, [r7, #4]
 800a814:	2202      	movs	r2, #2
 800a816:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	681b      	ldr	r3, [r3, #0]
 800a81e:	22ca      	movs	r2, #202	; 0xca
 800a820:	625a      	str	r2, [r3, #36]	; 0x24
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	681b      	ldr	r3, [r3, #0]
 800a826:	2253      	movs	r2, #83	; 0x53
 800a828:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 800a82a:	6878      	ldr	r0, [r7, #4]
 800a82c:	f000 f89f 	bl	800a96e <RTC_EnterInitMode>
 800a830:	4603      	mov	r3, r0
 800a832:	2b00      	cmp	r3, #0
 800a834:	d009      	beq.n	800a84a <HAL_RTC_Init+0x64>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a836:	687b      	ldr	r3, [r7, #4]
 800a838:	681b      	ldr	r3, [r3, #0]
 800a83a:	22ff      	movs	r2, #255	; 0xff
 800a83c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	2204      	movs	r2, #4
 800a842:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    return HAL_ERROR;
 800a846:	2301      	movs	r3, #1
 800a848:	e067      	b.n	800a91a <HAL_RTC_Init+0x134>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	681b      	ldr	r3, [r3, #0]
 800a84e:	689b      	ldr	r3, [r3, #8]
 800a850:	687a      	ldr	r2, [r7, #4]
 800a852:	6812      	ldr	r2, [r2, #0]
 800a854:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800a858:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a85c:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	681b      	ldr	r3, [r3, #0]
 800a862:	6899      	ldr	r1, [r3, #8]
 800a864:	687b      	ldr	r3, [r7, #4]
 800a866:	685a      	ldr	r2, [r3, #4]
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	691b      	ldr	r3, [r3, #16]
 800a86c:	431a      	orrs	r2, r3
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	699b      	ldr	r3, [r3, #24]
 800a872:	431a      	orrs	r2, r3
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	681b      	ldr	r3, [r3, #0]
 800a878:	430a      	orrs	r2, r1
 800a87a:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800a87c:	687b      	ldr	r3, [r7, #4]
 800a87e:	681b      	ldr	r3, [r3, #0]
 800a880:	687a      	ldr	r2, [r7, #4]
 800a882:	68d2      	ldr	r2, [r2, #12]
 800a884:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 800a886:	687b      	ldr	r3, [r7, #4]
 800a888:	681b      	ldr	r3, [r3, #0]
 800a88a:	6919      	ldr	r1, [r3, #16]
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	689b      	ldr	r3, [r3, #8]
 800a890:	041a      	lsls	r2, r3, #16
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	681b      	ldr	r3, [r3, #0]
 800a896:	430a      	orrs	r2, r1
 800a898:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	681b      	ldr	r3, [r3, #0]
 800a89e:	68da      	ldr	r2, [r3, #12]
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	681b      	ldr	r3, [r3, #0]
 800a8a4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a8a8:	60da      	str	r2, [r3, #12]

#if defined(RTC_OR_ALARMOUTTYPE)
    hrtc->Instance->OR &= (uint32_t)~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	681b      	ldr	r3, [r3, #0]
 800a8ae:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800a8b0:	687b      	ldr	r3, [r7, #4]
 800a8b2:	681b      	ldr	r3, [r3, #0]
 800a8b4:	f022 0203 	bic.w	r2, r2, #3
 800a8b8:	64da      	str	r2, [r3, #76]	; 0x4c
#else
    hrtc->Instance->OR &= (uint32_t)~(RTC_OR_OUT_RMP);
#endif
    hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	681b      	ldr	r3, [r3, #0]
 800a8be:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 800a8c0:	687b      	ldr	r3, [r7, #4]
 800a8c2:	69da      	ldr	r2, [r3, #28]
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	695b      	ldr	r3, [r3, #20]
 800a8c8:	431a      	orrs	r2, r3
 800a8ca:	687b      	ldr	r3, [r7, #4]
 800a8cc:	681b      	ldr	r3, [r3, #0]
 800a8ce:	430a      	orrs	r2, r1
 800a8d0:	64da      	str	r2, [r3, #76]	; 0x4c

    /* If CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	681b      	ldr	r3, [r3, #0]
 800a8d6:	689b      	ldr	r3, [r3, #8]
 800a8d8:	f003 0320 	and.w	r3, r3, #32
 800a8dc:	2b00      	cmp	r3, #0
 800a8de:	d113      	bne.n	800a908 <HAL_RTC_Init+0x122>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800a8e0:	6878      	ldr	r0, [r7, #4]
 800a8e2:	f000 f81e 	bl	800a922 <HAL_RTC_WaitForSynchro>
 800a8e6:	4603      	mov	r3, r0
 800a8e8:	2b00      	cmp	r3, #0
 800a8ea:	d00d      	beq.n	800a908 <HAL_RTC_Init+0x122>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	681b      	ldr	r3, [r3, #0]
 800a8f0:	22ff      	movs	r2, #255	; 0xff
 800a8f2:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	2204      	movs	r2, #4
 800a8f8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	2200      	movs	r2, #0
 800a900:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 800a904:	2301      	movs	r3, #1
 800a906:	e008      	b.n	800a91a <HAL_RTC_Init+0x134>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	681b      	ldr	r3, [r3, #0]
 800a90c:	22ff      	movs	r2, #255	; 0xff
 800a90e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	2201      	movs	r2, #1
 800a914:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    return HAL_OK;
 800a918:	2300      	movs	r3, #0
  }
}
 800a91a:	4618      	mov	r0, r3
 800a91c:	3708      	adds	r7, #8
 800a91e:	46bd      	mov	sp, r7
 800a920:	bd80      	pop	{r7, pc}

0800a922 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800a922:	b580      	push	{r7, lr}
 800a924:	b084      	sub	sp, #16
 800a926:	af00      	add	r7, sp, #0
 800a928:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800a92a:	687b      	ldr	r3, [r7, #4]
 800a92c:	681b      	ldr	r3, [r3, #0]
 800a92e:	68da      	ldr	r2, [r3, #12]
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	681b      	ldr	r3, [r3, #0]
 800a934:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800a938:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 800a93a:	f7fb f899 	bl	8005a70 <HAL_GetTick>
 800a93e:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800a940:	e009      	b.n	800a956 <HAL_RTC_WaitForSynchro+0x34>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800a942:	f7fb f895 	bl	8005a70 <HAL_GetTick>
 800a946:	4602      	mov	r2, r0
 800a948:	68fb      	ldr	r3, [r7, #12]
 800a94a:	1ad3      	subs	r3, r2, r3
 800a94c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800a950:	d901      	bls.n	800a956 <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 800a952:	2303      	movs	r3, #3
 800a954:	e007      	b.n	800a966 <HAL_RTC_WaitForSynchro+0x44>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	681b      	ldr	r3, [r3, #0]
 800a95a:	68db      	ldr	r3, [r3, #12]
 800a95c:	f003 0320 	and.w	r3, r3, #32
 800a960:	2b00      	cmp	r3, #0
 800a962:	d0ee      	beq.n	800a942 <HAL_RTC_WaitForSynchro+0x20>
    }
  }

  return HAL_OK;
 800a964:	2300      	movs	r3, #0
}
 800a966:	4618      	mov	r0, r3
 800a968:	3710      	adds	r7, #16
 800a96a:	46bd      	mov	sp, r7
 800a96c:	bd80      	pop	{r7, pc}

0800a96e <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800a96e:	b580      	push	{r7, lr}
 800a970:	b084      	sub	sp, #16
 800a972:	af00      	add	r7, sp, #0
 800a974:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check if the Initialization mode is set */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800a976:	687b      	ldr	r3, [r7, #4]
 800a978:	681b      	ldr	r3, [r3, #0]
 800a97a:	68db      	ldr	r3, [r3, #12]
 800a97c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a980:	2b00      	cmp	r3, #0
 800a982:	d119      	bne.n	800a9b8 <RTC_EnterInitMode+0x4a>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800a984:	687b      	ldr	r3, [r7, #4]
 800a986:	681b      	ldr	r3, [r3, #0]
 800a988:	f04f 32ff 	mov.w	r2, #4294967295
 800a98c:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 800a98e:	f7fb f86f 	bl	8005a70 <HAL_GetTick>
 800a992:	60f8      	str	r0, [r7, #12]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800a994:	e009      	b.n	800a9aa <RTC_EnterInitMode+0x3c>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 800a996:	f7fb f86b 	bl	8005a70 <HAL_GetTick>
 800a99a:	4602      	mov	r2, r0
 800a99c:	68fb      	ldr	r3, [r7, #12]
 800a99e:	1ad3      	subs	r3, r2, r3
 800a9a0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800a9a4:	d901      	bls.n	800a9aa <RTC_EnterInitMode+0x3c>
      {
        return HAL_TIMEOUT;
 800a9a6:	2303      	movs	r3, #3
 800a9a8:	e007      	b.n	800a9ba <RTC_EnterInitMode+0x4c>
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800a9aa:	687b      	ldr	r3, [r7, #4]
 800a9ac:	681b      	ldr	r3, [r3, #0]
 800a9ae:	68db      	ldr	r3, [r3, #12]
 800a9b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a9b4:	2b00      	cmp	r3, #0
 800a9b6:	d0ee      	beq.n	800a996 <RTC_EnterInitMode+0x28>
      }
    }
  }

  return HAL_OK;
 800a9b8:	2300      	movs	r3, #0
}
 800a9ba:	4618      	mov	r0, r3
 800a9bc:	3710      	adds	r7, #16
 800a9be:	46bd      	mov	sp, r7
 800a9c0:	bd80      	pop	{r7, pc}

0800a9c2 <HAL_RTCEx_EnableBypassShadow>:
  * @note   When the Bypass Shadow is enabled the calendar value are taken
  *         directly from the Calendar counter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_EnableBypassShadow(RTC_HandleTypeDef *hrtc)
{
 800a9c2:	b480      	push	{r7}
 800a9c4:	b083      	sub	sp, #12
 800a9c6:	af00      	add	r7, sp, #0
 800a9c8:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 800a9ca:	687b      	ldr	r3, [r7, #4]
 800a9cc:	f893 3020 	ldrb.w	r3, [r3, #32]
 800a9d0:	2b01      	cmp	r3, #1
 800a9d2:	d101      	bne.n	800a9d8 <HAL_RTCEx_EnableBypassShadow+0x16>
 800a9d4:	2302      	movs	r3, #2
 800a9d6:	e024      	b.n	800aa22 <HAL_RTCEx_EnableBypassShadow+0x60>
 800a9d8:	687b      	ldr	r3, [r7, #4]
 800a9da:	2201      	movs	r2, #1
 800a9dc:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	2202      	movs	r2, #2
 800a9e4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800a9e8:	687b      	ldr	r3, [r7, #4]
 800a9ea:	681b      	ldr	r3, [r3, #0]
 800a9ec:	22ca      	movs	r2, #202	; 0xca
 800a9ee:	625a      	str	r2, [r3, #36]	; 0x24
 800a9f0:	687b      	ldr	r3, [r7, #4]
 800a9f2:	681b      	ldr	r3, [r3, #0]
 800a9f4:	2253      	movs	r2, #83	; 0x53
 800a9f6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the BYPSHAD bit */
  hrtc->Instance->CR |= (uint8_t)RTC_CR_BYPSHAD;
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	681b      	ldr	r3, [r3, #0]
 800a9fc:	689a      	ldr	r2, [r3, #8]
 800a9fe:	687b      	ldr	r3, [r7, #4]
 800aa00:	681b      	ldr	r3, [r3, #0]
 800aa02:	f042 0220 	orr.w	r2, r2, #32
 800aa06:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800aa08:	687b      	ldr	r3, [r7, #4]
 800aa0a:	681b      	ldr	r3, [r3, #0]
 800aa0c:	22ff      	movs	r2, #255	; 0xff
 800aa0e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800aa10:	687b      	ldr	r3, [r7, #4]
 800aa12:	2201      	movs	r2, #1
 800aa14:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800aa18:	687b      	ldr	r3, [r7, #4]
 800aa1a:	2200      	movs	r2, #0
 800aa1c:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 800aa20:	2300      	movs	r3, #0
}
 800aa22:	4618      	mov	r0, r3
 800aa24:	370c      	adds	r7, #12
 800aa26:	46bd      	mov	sp, r7
 800aa28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa2c:	4770      	bx	lr

0800aa2e <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800aa2e:	b580      	push	{r7, lr}
 800aa30:	b084      	sub	sp, #16
 800aa32:	af00      	add	r7, sp, #0
 800aa34:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800aa36:	687b      	ldr	r3, [r7, #4]
 800aa38:	2b00      	cmp	r3, #0
 800aa3a:	d101      	bne.n	800aa40 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800aa3c:	2301      	movs	r3, #1
 800aa3e:	e095      	b.n	800ab6c <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800aa40:	687b      	ldr	r3, [r7, #4]
 800aa42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aa44:	2b00      	cmp	r3, #0
 800aa46:	d108      	bne.n	800aa5a <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	685b      	ldr	r3, [r3, #4]
 800aa4c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800aa50:	d009      	beq.n	800aa66 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800aa52:	687b      	ldr	r3, [r7, #4]
 800aa54:	2200      	movs	r2, #0
 800aa56:	61da      	str	r2, [r3, #28]
 800aa58:	e005      	b.n	800aa66 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800aa5a:	687b      	ldr	r3, [r7, #4]
 800aa5c:	2200      	movs	r2, #0
 800aa5e:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800aa60:	687b      	ldr	r3, [r7, #4]
 800aa62:	2200      	movs	r2, #0
 800aa64:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800aa66:	687b      	ldr	r3, [r7, #4]
 800aa68:	2200      	movs	r2, #0
 800aa6a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800aa72:	b2db      	uxtb	r3, r3
 800aa74:	2b00      	cmp	r3, #0
 800aa76:	d106      	bne.n	800aa86 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800aa78:	687b      	ldr	r3, [r7, #4]
 800aa7a:	2200      	movs	r2, #0
 800aa7c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800aa80:	6878      	ldr	r0, [r7, #4]
 800aa82:	f7f8 fda9 	bl	80035d8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800aa86:	687b      	ldr	r3, [r7, #4]
 800aa88:	2202      	movs	r2, #2
 800aa8a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	681b      	ldr	r3, [r3, #0]
 800aa92:	681a      	ldr	r2, [r3, #0]
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	681b      	ldr	r3, [r3, #0]
 800aa98:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800aa9c:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800aa9e:	687b      	ldr	r3, [r7, #4]
 800aaa0:	68db      	ldr	r3, [r3, #12]
 800aaa2:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800aaa6:	d902      	bls.n	800aaae <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800aaa8:	2300      	movs	r3, #0
 800aaaa:	60fb      	str	r3, [r7, #12]
 800aaac:	e002      	b.n	800aab4 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800aaae:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800aab2:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	68db      	ldr	r3, [r3, #12]
 800aab8:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800aabc:	d007      	beq.n	800aace <HAL_SPI_Init+0xa0>
 800aabe:	687b      	ldr	r3, [r7, #4]
 800aac0:	68db      	ldr	r3, [r3, #12]
 800aac2:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800aac6:	d002      	beq.n	800aace <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	2200      	movs	r2, #0
 800aacc:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800aace:	687b      	ldr	r3, [r7, #4]
 800aad0:	685b      	ldr	r3, [r3, #4]
 800aad2:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	689b      	ldr	r3, [r3, #8]
 800aada:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800aade:	431a      	orrs	r2, r3
 800aae0:	687b      	ldr	r3, [r7, #4]
 800aae2:	691b      	ldr	r3, [r3, #16]
 800aae4:	f003 0302 	and.w	r3, r3, #2
 800aae8:	431a      	orrs	r2, r3
 800aaea:	687b      	ldr	r3, [r7, #4]
 800aaec:	695b      	ldr	r3, [r3, #20]
 800aaee:	f003 0301 	and.w	r3, r3, #1
 800aaf2:	431a      	orrs	r2, r3
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	699b      	ldr	r3, [r3, #24]
 800aaf8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800aafc:	431a      	orrs	r2, r3
 800aafe:	687b      	ldr	r3, [r7, #4]
 800ab00:	69db      	ldr	r3, [r3, #28]
 800ab02:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800ab06:	431a      	orrs	r2, r3
 800ab08:	687b      	ldr	r3, [r7, #4]
 800ab0a:	6a1b      	ldr	r3, [r3, #32]
 800ab0c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ab10:	ea42 0103 	orr.w	r1, r2, r3
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ab18:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	681b      	ldr	r3, [r3, #0]
 800ab20:	430a      	orrs	r2, r1
 800ab22:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	699b      	ldr	r3, [r3, #24]
 800ab28:	0c1b      	lsrs	r3, r3, #16
 800ab2a:	f003 0204 	and.w	r2, r3, #4
 800ab2e:	687b      	ldr	r3, [r7, #4]
 800ab30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ab32:	f003 0310 	and.w	r3, r3, #16
 800ab36:	431a      	orrs	r2, r3
 800ab38:	687b      	ldr	r3, [r7, #4]
 800ab3a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ab3c:	f003 0308 	and.w	r3, r3, #8
 800ab40:	431a      	orrs	r2, r3
 800ab42:	687b      	ldr	r3, [r7, #4]
 800ab44:	68db      	ldr	r3, [r3, #12]
 800ab46:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800ab4a:	ea42 0103 	orr.w	r1, r2, r3
 800ab4e:	68fb      	ldr	r3, [r7, #12]
 800ab50:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	681b      	ldr	r3, [r3, #0]
 800ab58:	430a      	orrs	r2, r1
 800ab5a:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	2200      	movs	r2, #0
 800ab60:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	2201      	movs	r2, #1
 800ab66:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800ab6a:	2300      	movs	r3, #0
}
 800ab6c:	4618      	mov	r0, r3
 800ab6e:	3710      	adds	r7, #16
 800ab70:	46bd      	mov	sp, r7
 800ab72:	bd80      	pop	{r7, pc}

0800ab74 <LL_RCC_GetUSARTClockSource>:
{
 800ab74:	b480      	push	{r7}
 800ab76:	b083      	sub	sp, #12
 800ab78:	af00      	add	r7, sp, #0
 800ab7a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx));
 800ab7c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800ab80:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	4013      	ands	r3, r2
}
 800ab88:	4618      	mov	r0, r3
 800ab8a:	370c      	adds	r7, #12
 800ab8c:	46bd      	mov	sp, r7
 800ab8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab92:	4770      	bx	lr

0800ab94 <LL_RCC_GetLPUARTClockSource>:
{
 800ab94:	b480      	push	{r7}
 800ab96:	b083      	sub	sp, #12
 800ab98:	af00      	add	r7, sp, #0
 800ab9a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 800ab9c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800aba0:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	4013      	ands	r3, r2
}
 800aba8:	4618      	mov	r0, r3
 800abaa:	370c      	adds	r7, #12
 800abac:	46bd      	mov	sp, r7
 800abae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abb2:	4770      	bx	lr

0800abb4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800abb4:	b580      	push	{r7, lr}
 800abb6:	b082      	sub	sp, #8
 800abb8:	af00      	add	r7, sp, #0
 800abba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	2b00      	cmp	r3, #0
 800abc0:	d101      	bne.n	800abc6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800abc2:	2301      	movs	r3, #1
 800abc4:	e042      	b.n	800ac4c <HAL_UART_Init+0x98>
#else
    assert_param(IS_UART_INSTANCE(huart->Instance));
#endif /* LPUART1 */
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800abc6:	687b      	ldr	r3, [r7, #4]
 800abc8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800abcc:	2b00      	cmp	r3, #0
 800abce:	d106      	bne.n	800abde <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800abd0:	687b      	ldr	r3, [r7, #4]
 800abd2:	2200      	movs	r2, #0
 800abd4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800abd8:	6878      	ldr	r0, [r7, #4]
 800abda:	f7f8 fba7 	bl	800332c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800abde:	687b      	ldr	r3, [r7, #4]
 800abe0:	2224      	movs	r2, #36	; 0x24
 800abe2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	681b      	ldr	r3, [r3, #0]
 800abea:	681a      	ldr	r2, [r3, #0]
 800abec:	687b      	ldr	r3, [r7, #4]
 800abee:	681b      	ldr	r3, [r3, #0]
 800abf0:	f022 0201 	bic.w	r2, r2, #1
 800abf4:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800abf6:	6878      	ldr	r0, [r7, #4]
 800abf8:	f000 fbf6 	bl	800b3e8 <UART_SetConfig>
 800abfc:	4603      	mov	r3, r0
 800abfe:	2b01      	cmp	r3, #1
 800ac00:	d101      	bne.n	800ac06 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800ac02:	2301      	movs	r3, #1
 800ac04:	e022      	b.n	800ac4c <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ac0a:	2b00      	cmp	r3, #0
 800ac0c:	d002      	beq.n	800ac14 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800ac0e:	6878      	ldr	r0, [r7, #4]
 800ac10:	f000 fe10 	bl	800b834 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800ac14:	687b      	ldr	r3, [r7, #4]
 800ac16:	681b      	ldr	r3, [r3, #0]
 800ac18:	685a      	ldr	r2, [r3, #4]
 800ac1a:	687b      	ldr	r3, [r7, #4]
 800ac1c:	681b      	ldr	r3, [r3, #0]
 800ac1e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800ac22:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800ac24:	687b      	ldr	r3, [r7, #4]
 800ac26:	681b      	ldr	r3, [r3, #0]
 800ac28:	689a      	ldr	r2, [r3, #8]
 800ac2a:	687b      	ldr	r3, [r7, #4]
 800ac2c:	681b      	ldr	r3, [r3, #0]
 800ac2e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800ac32:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	681b      	ldr	r3, [r3, #0]
 800ac38:	681a      	ldr	r2, [r3, #0]
 800ac3a:	687b      	ldr	r3, [r7, #4]
 800ac3c:	681b      	ldr	r3, [r3, #0]
 800ac3e:	f042 0201 	orr.w	r2, r2, #1
 800ac42:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800ac44:	6878      	ldr	r0, [r7, #4]
 800ac46:	f000 fe97 	bl	800b978 <UART_CheckIdleState>
 800ac4a:	4603      	mov	r3, r0
}
 800ac4c:	4618      	mov	r0, r3
 800ac4e:	3708      	adds	r7, #8
 800ac50:	46bd      	mov	sp, r7
 800ac52:	bd80      	pop	{r7, pc}

0800ac54 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800ac54:	b580      	push	{r7, lr}
 800ac56:	b08a      	sub	sp, #40	; 0x28
 800ac58:	af00      	add	r7, sp, #0
 800ac5a:	60f8      	str	r0, [r7, #12]
 800ac5c:	60b9      	str	r1, [r7, #8]
 800ac5e:	4613      	mov	r3, r2
 800ac60:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800ac62:	68fb      	ldr	r3, [r7, #12]
 800ac64:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ac68:	2b20      	cmp	r3, #32
 800ac6a:	d17a      	bne.n	800ad62 <HAL_UART_Transmit_DMA+0x10e>
  {
    if ((pData == NULL) || (Size == 0U))
 800ac6c:	68bb      	ldr	r3, [r7, #8]
 800ac6e:	2b00      	cmp	r3, #0
 800ac70:	d002      	beq.n	800ac78 <HAL_UART_Transmit_DMA+0x24>
 800ac72:	88fb      	ldrh	r3, [r7, #6]
 800ac74:	2b00      	cmp	r3, #0
 800ac76:	d101      	bne.n	800ac7c <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 800ac78:	2301      	movs	r3, #1
 800ac7a:	e073      	b.n	800ad64 <HAL_UART_Transmit_DMA+0x110>
    }

    __HAL_LOCK(huart);
 800ac7c:	68fb      	ldr	r3, [r7, #12]
 800ac7e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800ac82:	2b01      	cmp	r3, #1
 800ac84:	d101      	bne.n	800ac8a <HAL_UART_Transmit_DMA+0x36>
 800ac86:	2302      	movs	r3, #2
 800ac88:	e06c      	b.n	800ad64 <HAL_UART_Transmit_DMA+0x110>
 800ac8a:	68fb      	ldr	r3, [r7, #12]
 800ac8c:	2201      	movs	r2, #1
 800ac8e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->pTxBuffPtr  = pData;
 800ac92:	68fb      	ldr	r3, [r7, #12]
 800ac94:	68ba      	ldr	r2, [r7, #8]
 800ac96:	651a      	str	r2, [r3, #80]	; 0x50
    huart->TxXferSize  = Size;
 800ac98:	68fb      	ldr	r3, [r7, #12]
 800ac9a:	88fa      	ldrh	r2, [r7, #6]
 800ac9c:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 800aca0:	68fb      	ldr	r3, [r7, #12]
 800aca2:	88fa      	ldrh	r2, [r7, #6]
 800aca4:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800aca8:	68fb      	ldr	r3, [r7, #12]
 800acaa:	2200      	movs	r2, #0
 800acac:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800acb0:	68fb      	ldr	r3, [r7, #12]
 800acb2:	2221      	movs	r2, #33	; 0x21
 800acb4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    if (huart->hdmatx != NULL)
 800acb8:	68fb      	ldr	r3, [r7, #12]
 800acba:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800acbc:	2b00      	cmp	r3, #0
 800acbe:	d02c      	beq.n	800ad1a <HAL_UART_Transmit_DMA+0xc6>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800acc0:	68fb      	ldr	r3, [r7, #12]
 800acc2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800acc4:	4a29      	ldr	r2, [pc, #164]	; (800ad6c <HAL_UART_Transmit_DMA+0x118>)
 800acc6:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800acc8:	68fb      	ldr	r3, [r7, #12]
 800acca:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800accc:	4a28      	ldr	r2, [pc, #160]	; (800ad70 <HAL_UART_Transmit_DMA+0x11c>)
 800acce:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800acd0:	68fb      	ldr	r3, [r7, #12]
 800acd2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800acd4:	4a27      	ldr	r2, [pc, #156]	; (800ad74 <HAL_UART_Transmit_DMA+0x120>)
 800acd6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800acd8:	68fb      	ldr	r3, [r7, #12]
 800acda:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800acdc:	2200      	movs	r2, #0
 800acde:	639a      	str	r2, [r3, #56]	; 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800ace0:	68fb      	ldr	r3, [r7, #12]
 800ace2:	6f98      	ldr	r0, [r3, #120]	; 0x78
 800ace4:	68fb      	ldr	r3, [r7, #12]
 800ace6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ace8:	4619      	mov	r1, r3
 800acea:	68fb      	ldr	r3, [r7, #12]
 800acec:	681b      	ldr	r3, [r3, #0]
 800acee:	3328      	adds	r3, #40	; 0x28
 800acf0:	461a      	mov	r2, r3
 800acf2:	88fb      	ldrh	r3, [r7, #6]
 800acf4:	f7fc fe48 	bl	8007988 <HAL_DMA_Start_IT>
 800acf8:	4603      	mov	r3, r0
 800acfa:	2b00      	cmp	r3, #0
 800acfc:	d00d      	beq.n	800ad1a <HAL_UART_Transmit_DMA+0xc6>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800acfe:	68fb      	ldr	r3, [r7, #12]
 800ad00:	2210      	movs	r2, #16
 800ad02:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        __HAL_UNLOCK(huart);
 800ad06:	68fb      	ldr	r3, [r7, #12]
 800ad08:	2200      	movs	r2, #0
 800ad0a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800ad0e:	68fb      	ldr	r3, [r7, #12]
 800ad10:	2220      	movs	r2, #32
 800ad12:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        return HAL_ERROR;
 800ad16:	2301      	movs	r3, #1
 800ad18:	e024      	b.n	800ad64 <HAL_UART_Transmit_DMA+0x110>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800ad1a:	68fb      	ldr	r3, [r7, #12]
 800ad1c:	681b      	ldr	r3, [r3, #0]
 800ad1e:	2240      	movs	r2, #64	; 0x40
 800ad20:	621a      	str	r2, [r3, #32]

    __HAL_UNLOCK(huart);
 800ad22:	68fb      	ldr	r3, [r7, #12]
 800ad24:	2200      	movs	r2, #0
 800ad26:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800ad2a:	68fb      	ldr	r3, [r7, #12]
 800ad2c:	681b      	ldr	r3, [r3, #0]
 800ad2e:	3308      	adds	r3, #8
 800ad30:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad32:	697b      	ldr	r3, [r7, #20]
 800ad34:	e853 3f00 	ldrex	r3, [r3]
 800ad38:	613b      	str	r3, [r7, #16]
   return(result);
 800ad3a:	693b      	ldr	r3, [r7, #16]
 800ad3c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ad40:	627b      	str	r3, [r7, #36]	; 0x24
 800ad42:	68fb      	ldr	r3, [r7, #12]
 800ad44:	681b      	ldr	r3, [r3, #0]
 800ad46:	3308      	adds	r3, #8
 800ad48:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ad4a:	623a      	str	r2, [r7, #32]
 800ad4c:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad4e:	69f9      	ldr	r1, [r7, #28]
 800ad50:	6a3a      	ldr	r2, [r7, #32]
 800ad52:	e841 2300 	strex	r3, r2, [r1]
 800ad56:	61bb      	str	r3, [r7, #24]
   return(result);
 800ad58:	69bb      	ldr	r3, [r7, #24]
 800ad5a:	2b00      	cmp	r3, #0
 800ad5c:	d1e5      	bne.n	800ad2a <HAL_UART_Transmit_DMA+0xd6>

    return HAL_OK;
 800ad5e:	2300      	movs	r3, #0
 800ad60:	e000      	b.n	800ad64 <HAL_UART_Transmit_DMA+0x110>
  }
  else
  {
    return HAL_BUSY;
 800ad62:	2302      	movs	r3, #2
  }
}
 800ad64:	4618      	mov	r0, r3
 800ad66:	3728      	adds	r7, #40	; 0x28
 800ad68:	46bd      	mov	sp, r7
 800ad6a:	bd80      	pop	{r7, pc}
 800ad6c:	0800bced 	.word	0x0800bced
 800ad70:	0800bd87 	.word	0x0800bd87
 800ad74:	0800bda3 	.word	0x0800bda3

0800ad78 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800ad78:	b580      	push	{r7, lr}
 800ad7a:	b0ba      	sub	sp, #232	; 0xe8
 800ad7c:	af00      	add	r7, sp, #0
 800ad7e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800ad80:	687b      	ldr	r3, [r7, #4]
 800ad82:	681b      	ldr	r3, [r3, #0]
 800ad84:	69db      	ldr	r3, [r3, #28]
 800ad86:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800ad8a:	687b      	ldr	r3, [r7, #4]
 800ad8c:	681b      	ldr	r3, [r3, #0]
 800ad8e:	681b      	ldr	r3, [r3, #0]
 800ad90:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800ad94:	687b      	ldr	r3, [r7, #4]
 800ad96:	681b      	ldr	r3, [r3, #0]
 800ad98:	689b      	ldr	r3, [r3, #8]
 800ad9a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800ad9e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800ada2:	f640 030f 	movw	r3, #2063	; 0x80f
 800ada6:	4013      	ands	r3, r2
 800ada8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 800adac:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800adb0:	2b00      	cmp	r3, #0
 800adb2:	d11b      	bne.n	800adec <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800adb4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800adb8:	f003 0320 	and.w	r3, r3, #32
 800adbc:	2b00      	cmp	r3, #0
 800adbe:	d015      	beq.n	800adec <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800adc0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800adc4:	f003 0320 	and.w	r3, r3, #32
 800adc8:	2b00      	cmp	r3, #0
 800adca:	d105      	bne.n	800add8 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800adcc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800add0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800add4:	2b00      	cmp	r3, #0
 800add6:	d009      	beq.n	800adec <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800add8:	687b      	ldr	r3, [r7, #4]
 800adda:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800addc:	2b00      	cmp	r3, #0
 800adde:	f000 82d6 	beq.w	800b38e <HAL_UART_IRQHandler+0x616>
      {
        huart->RxISR(huart);
 800ade2:	687b      	ldr	r3, [r7, #4]
 800ade4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ade6:	6878      	ldr	r0, [r7, #4]
 800ade8:	4798      	blx	r3
      }
      return;
 800adea:	e2d0      	b.n	800b38e <HAL_UART_IRQHandler+0x616>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800adec:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800adf0:	2b00      	cmp	r3, #0
 800adf2:	f000 811f 	beq.w	800b034 <HAL_UART_IRQHandler+0x2bc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800adf6:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800adfa:	4b8b      	ldr	r3, [pc, #556]	; (800b028 <HAL_UART_IRQHandler+0x2b0>)
 800adfc:	4013      	ands	r3, r2
 800adfe:	2b00      	cmp	r3, #0
 800ae00:	d106      	bne.n	800ae10 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800ae02:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800ae06:	4b89      	ldr	r3, [pc, #548]	; (800b02c <HAL_UART_IRQHandler+0x2b4>)
 800ae08:	4013      	ands	r3, r2
 800ae0a:	2b00      	cmp	r3, #0
 800ae0c:	f000 8112 	beq.w	800b034 <HAL_UART_IRQHandler+0x2bc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800ae10:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ae14:	f003 0301 	and.w	r3, r3, #1
 800ae18:	2b00      	cmp	r3, #0
 800ae1a:	d011      	beq.n	800ae40 <HAL_UART_IRQHandler+0xc8>
 800ae1c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ae20:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ae24:	2b00      	cmp	r3, #0
 800ae26:	d00b      	beq.n	800ae40 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800ae28:	687b      	ldr	r3, [r7, #4]
 800ae2a:	681b      	ldr	r3, [r3, #0]
 800ae2c:	2201      	movs	r2, #1
 800ae2e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800ae30:	687b      	ldr	r3, [r7, #4]
 800ae32:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ae36:	f043 0201 	orr.w	r2, r3, #1
 800ae3a:	687b      	ldr	r3, [r7, #4]
 800ae3c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ae40:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ae44:	f003 0302 	and.w	r3, r3, #2
 800ae48:	2b00      	cmp	r3, #0
 800ae4a:	d011      	beq.n	800ae70 <HAL_UART_IRQHandler+0xf8>
 800ae4c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800ae50:	f003 0301 	and.w	r3, r3, #1
 800ae54:	2b00      	cmp	r3, #0
 800ae56:	d00b      	beq.n	800ae70 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800ae58:	687b      	ldr	r3, [r7, #4]
 800ae5a:	681b      	ldr	r3, [r3, #0]
 800ae5c:	2202      	movs	r2, #2
 800ae5e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ae66:	f043 0204 	orr.w	r2, r3, #4
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ae70:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ae74:	f003 0304 	and.w	r3, r3, #4
 800ae78:	2b00      	cmp	r3, #0
 800ae7a:	d011      	beq.n	800aea0 <HAL_UART_IRQHandler+0x128>
 800ae7c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800ae80:	f003 0301 	and.w	r3, r3, #1
 800ae84:	2b00      	cmp	r3, #0
 800ae86:	d00b      	beq.n	800aea0 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800ae88:	687b      	ldr	r3, [r7, #4]
 800ae8a:	681b      	ldr	r3, [r3, #0]
 800ae8c:	2204      	movs	r2, #4
 800ae8e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800ae90:	687b      	ldr	r3, [r7, #4]
 800ae92:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ae96:	f043 0202 	orr.w	r2, r3, #2
 800ae9a:	687b      	ldr	r3, [r7, #4]
 800ae9c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800aea0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800aea4:	f003 0308 	and.w	r3, r3, #8
 800aea8:	2b00      	cmp	r3, #0
 800aeaa:	d017      	beq.n	800aedc <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800aeac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800aeb0:	f003 0320 	and.w	r3, r3, #32
 800aeb4:	2b00      	cmp	r3, #0
 800aeb6:	d105      	bne.n	800aec4 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800aeb8:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800aebc:	4b5a      	ldr	r3, [pc, #360]	; (800b028 <HAL_UART_IRQHandler+0x2b0>)
 800aebe:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800aec0:	2b00      	cmp	r3, #0
 800aec2:	d00b      	beq.n	800aedc <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800aec4:	687b      	ldr	r3, [r7, #4]
 800aec6:	681b      	ldr	r3, [r3, #0]
 800aec8:	2208      	movs	r2, #8
 800aeca:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800aecc:	687b      	ldr	r3, [r7, #4]
 800aece:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800aed2:	f043 0208 	orr.w	r2, r3, #8
 800aed6:	687b      	ldr	r3, [r7, #4]
 800aed8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800aedc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800aee0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800aee4:	2b00      	cmp	r3, #0
 800aee6:	d012      	beq.n	800af0e <HAL_UART_IRQHandler+0x196>
 800aee8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800aeec:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800aef0:	2b00      	cmp	r3, #0
 800aef2:	d00c      	beq.n	800af0e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800aef4:	687b      	ldr	r3, [r7, #4]
 800aef6:	681b      	ldr	r3, [r3, #0]
 800aef8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800aefc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800aefe:	687b      	ldr	r3, [r7, #4]
 800af00:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800af04:	f043 0220 	orr.w	r2, r3, #32
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800af0e:	687b      	ldr	r3, [r7, #4]
 800af10:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800af14:	2b00      	cmp	r3, #0
 800af16:	f000 823c 	beq.w	800b392 <HAL_UART_IRQHandler+0x61a>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800af1a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800af1e:	f003 0320 	and.w	r3, r3, #32
 800af22:	2b00      	cmp	r3, #0
 800af24:	d013      	beq.n	800af4e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800af26:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800af2a:	f003 0320 	and.w	r3, r3, #32
 800af2e:	2b00      	cmp	r3, #0
 800af30:	d105      	bne.n	800af3e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800af32:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800af36:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800af3a:	2b00      	cmp	r3, #0
 800af3c:	d007      	beq.n	800af4e <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800af3e:	687b      	ldr	r3, [r7, #4]
 800af40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800af42:	2b00      	cmp	r3, #0
 800af44:	d003      	beq.n	800af4e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800af46:	687b      	ldr	r3, [r7, #4]
 800af48:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800af4a:	6878      	ldr	r0, [r7, #4]
 800af4c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800af4e:	687b      	ldr	r3, [r7, #4]
 800af50:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800af54:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	681b      	ldr	r3, [r3, #0]
 800af5c:	689b      	ldr	r3, [r3, #8]
 800af5e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800af62:	2b40      	cmp	r3, #64	; 0x40
 800af64:	d005      	beq.n	800af72 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800af66:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800af6a:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800af6e:	2b00      	cmp	r3, #0
 800af70:	d04f      	beq.n	800b012 <HAL_UART_IRQHandler+0x29a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800af72:	6878      	ldr	r0, [r7, #4]
 800af74:	f000 fe54 	bl	800bc20 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800af78:	687b      	ldr	r3, [r7, #4]
 800af7a:	681b      	ldr	r3, [r3, #0]
 800af7c:	689b      	ldr	r3, [r3, #8]
 800af7e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800af82:	2b40      	cmp	r3, #64	; 0x40
 800af84:	d141      	bne.n	800b00a <HAL_UART_IRQHandler+0x292>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800af86:	687b      	ldr	r3, [r7, #4]
 800af88:	681b      	ldr	r3, [r3, #0]
 800af8a:	3308      	adds	r3, #8
 800af8c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af90:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800af94:	e853 3f00 	ldrex	r3, [r3]
 800af98:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800af9c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800afa0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800afa4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800afa8:	687b      	ldr	r3, [r7, #4]
 800afaa:	681b      	ldr	r3, [r3, #0]
 800afac:	3308      	adds	r3, #8
 800afae:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800afb2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800afb6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800afba:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800afbe:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800afc2:	e841 2300 	strex	r3, r2, [r1]
 800afc6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800afca:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800afce:	2b00      	cmp	r3, #0
 800afd0:	d1d9      	bne.n	800af86 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800afd2:	687b      	ldr	r3, [r7, #4]
 800afd4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800afd6:	2b00      	cmp	r3, #0
 800afd8:	d013      	beq.n	800b002 <HAL_UART_IRQHandler+0x28a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800afda:	687b      	ldr	r3, [r7, #4]
 800afdc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800afde:	4a14      	ldr	r2, [pc, #80]	; (800b030 <HAL_UART_IRQHandler+0x2b8>)
 800afe0:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800afe2:	687b      	ldr	r3, [r7, #4]
 800afe4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800afe6:	4618      	mov	r0, r3
 800afe8:	f7fc fda8 	bl	8007b3c <HAL_DMA_Abort_IT>
 800afec:	4603      	mov	r3, r0
 800afee:	2b00      	cmp	r3, #0
 800aff0:	d017      	beq.n	800b022 <HAL_UART_IRQHandler+0x2aa>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800aff2:	687b      	ldr	r3, [r7, #4]
 800aff4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800aff6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aff8:	687a      	ldr	r2, [r7, #4]
 800affa:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 800affc:	4610      	mov	r0, r2
 800affe:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b000:	e00f      	b.n	800b022 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800b002:	6878      	ldr	r0, [r7, #4]
 800b004:	f000 f9da 	bl	800b3bc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b008:	e00b      	b.n	800b022 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800b00a:	6878      	ldr	r0, [r7, #4]
 800b00c:	f000 f9d6 	bl	800b3bc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b010:	e007      	b.n	800b022 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800b012:	6878      	ldr	r0, [r7, #4]
 800b014:	f000 f9d2 	bl	800b3bc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b018:	687b      	ldr	r3, [r7, #4]
 800b01a:	2200      	movs	r2, #0
 800b01c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 800b020:	e1b7      	b.n	800b392 <HAL_UART_IRQHandler+0x61a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b022:	bf00      	nop
    return;
 800b024:	e1b5      	b.n	800b392 <HAL_UART_IRQHandler+0x61a>
 800b026:	bf00      	nop
 800b028:	10000001 	.word	0x10000001
 800b02c:	04000120 	.word	0x04000120
 800b030:	0800be23 	.word	0x0800be23

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b034:	687b      	ldr	r3, [r7, #4]
 800b036:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b038:	2b01      	cmp	r3, #1
 800b03a:	f040 814a 	bne.w	800b2d2 <HAL_UART_IRQHandler+0x55a>
      &&((isrflags & USART_ISR_IDLE) != 0U)
 800b03e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b042:	f003 0310 	and.w	r3, r3, #16
 800b046:	2b00      	cmp	r3, #0
 800b048:	f000 8143 	beq.w	800b2d2 <HAL_UART_IRQHandler+0x55a>
      &&((cr1its & USART_ISR_IDLE) != 0U))
 800b04c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b050:	f003 0310 	and.w	r3, r3, #16
 800b054:	2b00      	cmp	r3, #0
 800b056:	f000 813c 	beq.w	800b2d2 <HAL_UART_IRQHandler+0x55a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800b05a:	687b      	ldr	r3, [r7, #4]
 800b05c:	681b      	ldr	r3, [r3, #0]
 800b05e:	2210      	movs	r2, #16
 800b060:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b062:	687b      	ldr	r3, [r7, #4]
 800b064:	681b      	ldr	r3, [r3, #0]
 800b066:	689b      	ldr	r3, [r3, #8]
 800b068:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b06c:	2b40      	cmp	r3, #64	; 0x40
 800b06e:	f040 80b5 	bne.w	800b1dc <HAL_UART_IRQHandler+0x464>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800b072:	687b      	ldr	r3, [r7, #4]
 800b074:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b076:	681b      	ldr	r3, [r3, #0]
 800b078:	685b      	ldr	r3, [r3, #4]
 800b07a:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if (  (nb_remaining_rx_data > 0U)
 800b07e:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800b082:	2b00      	cmp	r3, #0
 800b084:	f000 8187 	beq.w	800b396 <HAL_UART_IRQHandler+0x61e>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 800b088:	687b      	ldr	r3, [r7, #4]
 800b08a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800b08e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800b092:	429a      	cmp	r2, r3
 800b094:	f080 817f 	bcs.w	800b396 <HAL_UART_IRQHandler+0x61e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800b098:	687b      	ldr	r3, [r7, #4]
 800b09a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800b09e:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800b0a2:	687b      	ldr	r3, [r7, #4]
 800b0a4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b0a6:	681b      	ldr	r3, [r3, #0]
 800b0a8:	681b      	ldr	r3, [r3, #0]
 800b0aa:	f003 0320 	and.w	r3, r3, #32
 800b0ae:	2b00      	cmp	r3, #0
 800b0b0:	f040 8086 	bne.w	800b1c0 <HAL_UART_IRQHandler+0x448>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	681b      	ldr	r3, [r3, #0]
 800b0b8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b0bc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800b0c0:	e853 3f00 	ldrex	r3, [r3]
 800b0c4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800b0c8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800b0cc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800b0d0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800b0d4:	687b      	ldr	r3, [r7, #4]
 800b0d6:	681b      	ldr	r3, [r3, #0]
 800b0d8:	461a      	mov	r2, r3
 800b0da:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800b0de:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800b0e2:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b0e6:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800b0ea:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800b0ee:	e841 2300 	strex	r3, r2, [r1]
 800b0f2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800b0f6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800b0fa:	2b00      	cmp	r3, #0
 800b0fc:	d1da      	bne.n	800b0b4 <HAL_UART_IRQHandler+0x33c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	681b      	ldr	r3, [r3, #0]
 800b102:	3308      	adds	r3, #8
 800b104:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b106:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800b108:	e853 3f00 	ldrex	r3, [r3]
 800b10c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800b10e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800b110:	f023 0301 	bic.w	r3, r3, #1
 800b114:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800b118:	687b      	ldr	r3, [r7, #4]
 800b11a:	681b      	ldr	r3, [r3, #0]
 800b11c:	3308      	adds	r3, #8
 800b11e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800b122:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800b126:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b128:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800b12a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800b12e:	e841 2300 	strex	r3, r2, [r1]
 800b132:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800b134:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800b136:	2b00      	cmp	r3, #0
 800b138:	d1e1      	bne.n	800b0fe <HAL_UART_IRQHandler+0x386>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b13a:	687b      	ldr	r3, [r7, #4]
 800b13c:	681b      	ldr	r3, [r3, #0]
 800b13e:	3308      	adds	r3, #8
 800b140:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b142:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800b144:	e853 3f00 	ldrex	r3, [r3]
 800b148:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800b14a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b14c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b150:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800b154:	687b      	ldr	r3, [r7, #4]
 800b156:	681b      	ldr	r3, [r3, #0]
 800b158:	3308      	adds	r3, #8
 800b15a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800b15e:	66fa      	str	r2, [r7, #108]	; 0x6c
 800b160:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b162:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800b164:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800b166:	e841 2300 	strex	r3, r2, [r1]
 800b16a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800b16c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b16e:	2b00      	cmp	r3, #0
 800b170:	d1e3      	bne.n	800b13a <HAL_UART_IRQHandler+0x3c2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800b172:	687b      	ldr	r3, [r7, #4]
 800b174:	2220      	movs	r2, #32
 800b176:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b17a:	687b      	ldr	r3, [r7, #4]
 800b17c:	2200      	movs	r2, #0
 800b17e:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b180:	687b      	ldr	r3, [r7, #4]
 800b182:	681b      	ldr	r3, [r3, #0]
 800b184:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b186:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b188:	e853 3f00 	ldrex	r3, [r3]
 800b18c:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800b18e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b190:	f023 0310 	bic.w	r3, r3, #16
 800b194:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800b198:	687b      	ldr	r3, [r7, #4]
 800b19a:	681b      	ldr	r3, [r3, #0]
 800b19c:	461a      	mov	r2, r3
 800b19e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800b1a2:	65bb      	str	r3, [r7, #88]	; 0x58
 800b1a4:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b1a6:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800b1a8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800b1aa:	e841 2300 	strex	r3, r2, [r1]
 800b1ae:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800b1b0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b1b2:	2b00      	cmp	r3, #0
 800b1b4:	d1e4      	bne.n	800b180 <HAL_UART_IRQHandler+0x408>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800b1b6:	687b      	ldr	r3, [r7, #4]
 800b1b8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b1ba:	4618      	mov	r0, r3
 800b1bc:	f7fc fc5f 	bl	8007a7e <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800b1c0:	687b      	ldr	r3, [r7, #4]
 800b1c2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800b1c6:	687b      	ldr	r3, [r7, #4]
 800b1c8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800b1cc:	b29b      	uxth	r3, r3
 800b1ce:	1ad3      	subs	r3, r2, r3
 800b1d0:	b29b      	uxth	r3, r3
 800b1d2:	4619      	mov	r1, r3
 800b1d4:	6878      	ldr	r0, [r7, #4]
 800b1d6:	f000 f8fb 	bl	800b3d0 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800b1da:	e0dc      	b.n	800b396 <HAL_UART_IRQHandler+0x61e>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800b1dc:	687b      	ldr	r3, [r7, #4]
 800b1de:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800b1e2:	687b      	ldr	r3, [r7, #4]
 800b1e4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800b1e8:	b29b      	uxth	r3, r3
 800b1ea:	1ad3      	subs	r3, r2, r3
 800b1ec:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if (  (huart->RxXferCount > 0U)
 800b1f0:	687b      	ldr	r3, [r7, #4]
 800b1f2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800b1f6:	b29b      	uxth	r3, r3
 800b1f8:	2b00      	cmp	r3, #0
 800b1fa:	f000 80ce 	beq.w	800b39a <HAL_UART_IRQHandler+0x622>
          &&(nb_rx_data > 0U) )
 800b1fe:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800b202:	2b00      	cmp	r3, #0
 800b204:	f000 80c9 	beq.w	800b39a <HAL_UART_IRQHandler+0x622>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b208:	687b      	ldr	r3, [r7, #4]
 800b20a:	681b      	ldr	r3, [r3, #0]
 800b20c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b20e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b210:	e853 3f00 	ldrex	r3, [r3]
 800b214:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800b216:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b218:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800b21c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800b220:	687b      	ldr	r3, [r7, #4]
 800b222:	681b      	ldr	r3, [r3, #0]
 800b224:	461a      	mov	r2, r3
 800b226:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800b22a:	647b      	str	r3, [r7, #68]	; 0x44
 800b22c:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b22e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800b230:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800b232:	e841 2300 	strex	r3, r2, [r1]
 800b236:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800b238:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b23a:	2b00      	cmp	r3, #0
 800b23c:	d1e4      	bne.n	800b208 <HAL_UART_IRQHandler+0x490>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b23e:	687b      	ldr	r3, [r7, #4]
 800b240:	681b      	ldr	r3, [r3, #0]
 800b242:	3308      	adds	r3, #8
 800b244:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b246:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b248:	e853 3f00 	ldrex	r3, [r3]
 800b24c:	623b      	str	r3, [r7, #32]
   return(result);
 800b24e:	6a3b      	ldr	r3, [r7, #32]
 800b250:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800b254:	f023 0301 	bic.w	r3, r3, #1
 800b258:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800b25c:	687b      	ldr	r3, [r7, #4]
 800b25e:	681b      	ldr	r3, [r3, #0]
 800b260:	3308      	adds	r3, #8
 800b262:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800b266:	633a      	str	r2, [r7, #48]	; 0x30
 800b268:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b26a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800b26c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b26e:	e841 2300 	strex	r3, r2, [r1]
 800b272:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800b274:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b276:	2b00      	cmp	r3, #0
 800b278:	d1e1      	bne.n	800b23e <HAL_UART_IRQHandler+0x4c6>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800b27a:	687b      	ldr	r3, [r7, #4]
 800b27c:	2220      	movs	r2, #32
 800b27e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b282:	687b      	ldr	r3, [r7, #4]
 800b284:	2200      	movs	r2, #0
 800b286:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800b288:	687b      	ldr	r3, [r7, #4]
 800b28a:	2200      	movs	r2, #0
 800b28c:	671a      	str	r2, [r3, #112]	; 0x70

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b28e:	687b      	ldr	r3, [r7, #4]
 800b290:	681b      	ldr	r3, [r3, #0]
 800b292:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b294:	693b      	ldr	r3, [r7, #16]
 800b296:	e853 3f00 	ldrex	r3, [r3]
 800b29a:	60fb      	str	r3, [r7, #12]
   return(result);
 800b29c:	68fb      	ldr	r3, [r7, #12]
 800b29e:	f023 0310 	bic.w	r3, r3, #16
 800b2a2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800b2a6:	687b      	ldr	r3, [r7, #4]
 800b2a8:	681b      	ldr	r3, [r3, #0]
 800b2aa:	461a      	mov	r2, r3
 800b2ac:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800b2b0:	61fb      	str	r3, [r7, #28]
 800b2b2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b2b4:	69b9      	ldr	r1, [r7, #24]
 800b2b6:	69fa      	ldr	r2, [r7, #28]
 800b2b8:	e841 2300 	strex	r3, r2, [r1]
 800b2bc:	617b      	str	r3, [r7, #20]
   return(result);
 800b2be:	697b      	ldr	r3, [r7, #20]
 800b2c0:	2b00      	cmp	r3, #0
 800b2c2:	d1e4      	bne.n	800b28e <HAL_UART_IRQHandler+0x516>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800b2c4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800b2c8:	4619      	mov	r1, r3
 800b2ca:	6878      	ldr	r0, [r7, #4]
 800b2cc:	f000 f880 	bl	800b3d0 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800b2d0:	e063      	b.n	800b39a <HAL_UART_IRQHandler+0x622>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800b2d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b2d6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800b2da:	2b00      	cmp	r3, #0
 800b2dc:	d00e      	beq.n	800b2fc <HAL_UART_IRQHandler+0x584>
 800b2de:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800b2e2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800b2e6:	2b00      	cmp	r3, #0
 800b2e8:	d008      	beq.n	800b2fc <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800b2ea:	687b      	ldr	r3, [r7, #4]
 800b2ec:	681b      	ldr	r3, [r3, #0]
 800b2ee:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800b2f2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800b2f4:	6878      	ldr	r0, [r7, #4]
 800b2f6:	f000 fdd5 	bl	800bea4 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800b2fa:	e051      	b.n	800b3a0 <HAL_UART_IRQHandler+0x628>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800b2fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b300:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b304:	2b00      	cmp	r3, #0
 800b306:	d014      	beq.n	800b332 <HAL_UART_IRQHandler+0x5ba>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800b308:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b30c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b310:	2b00      	cmp	r3, #0
 800b312:	d105      	bne.n	800b320 <HAL_UART_IRQHandler+0x5a8>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800b314:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800b318:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800b31c:	2b00      	cmp	r3, #0
 800b31e:	d008      	beq.n	800b332 <HAL_UART_IRQHandler+0x5ba>
  {
    if (huart->TxISR != NULL)
 800b320:	687b      	ldr	r3, [r7, #4]
 800b322:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b324:	2b00      	cmp	r3, #0
 800b326:	d03a      	beq.n	800b39e <HAL_UART_IRQHandler+0x626>
    {
      huart->TxISR(huart);
 800b328:	687b      	ldr	r3, [r7, #4]
 800b32a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b32c:	6878      	ldr	r0, [r7, #4]
 800b32e:	4798      	blx	r3
    }
    return;
 800b330:	e035      	b.n	800b39e <HAL_UART_IRQHandler+0x626>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800b332:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b336:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b33a:	2b00      	cmp	r3, #0
 800b33c:	d009      	beq.n	800b352 <HAL_UART_IRQHandler+0x5da>
 800b33e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b342:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b346:	2b00      	cmp	r3, #0
 800b348:	d003      	beq.n	800b352 <HAL_UART_IRQHandler+0x5da>
  {
    UART_EndTransmit_IT(huart);
 800b34a:	6878      	ldr	r0, [r7, #4]
 800b34c:	f000 fd7f 	bl	800be4e <UART_EndTransmit_IT>
    return;
 800b350:	e026      	b.n	800b3a0 <HAL_UART_IRQHandler+0x628>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800b352:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b356:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800b35a:	2b00      	cmp	r3, #0
 800b35c:	d009      	beq.n	800b372 <HAL_UART_IRQHandler+0x5fa>
 800b35e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b362:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800b366:	2b00      	cmp	r3, #0
 800b368:	d003      	beq.n	800b372 <HAL_UART_IRQHandler+0x5fa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800b36a:	6878      	ldr	r0, [r7, #4]
 800b36c:	f000 fdae 	bl	800becc <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800b370:	e016      	b.n	800b3a0 <HAL_UART_IRQHandler+0x628>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800b372:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b376:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800b37a:	2b00      	cmp	r3, #0
 800b37c:	d010      	beq.n	800b3a0 <HAL_UART_IRQHandler+0x628>
 800b37e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b382:	2b00      	cmp	r3, #0
 800b384:	da0c      	bge.n	800b3a0 <HAL_UART_IRQHandler+0x628>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800b386:	6878      	ldr	r0, [r7, #4]
 800b388:	f000 fd96 	bl	800beb8 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800b38c:	e008      	b.n	800b3a0 <HAL_UART_IRQHandler+0x628>
      return;
 800b38e:	bf00      	nop
 800b390:	e006      	b.n	800b3a0 <HAL_UART_IRQHandler+0x628>
    return;
 800b392:	bf00      	nop
 800b394:	e004      	b.n	800b3a0 <HAL_UART_IRQHandler+0x628>
      return;
 800b396:	bf00      	nop
 800b398:	e002      	b.n	800b3a0 <HAL_UART_IRQHandler+0x628>
      return;
 800b39a:	bf00      	nop
 800b39c:	e000      	b.n	800b3a0 <HAL_UART_IRQHandler+0x628>
    return;
 800b39e:	bf00      	nop
  }
}
 800b3a0:	37e8      	adds	r7, #232	; 0xe8
 800b3a2:	46bd      	mov	sp, r7
 800b3a4:	bd80      	pop	{r7, pc}
 800b3a6:	bf00      	nop

0800b3a8 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800b3a8:	b480      	push	{r7}
 800b3aa:	b083      	sub	sp, #12
 800b3ac:	af00      	add	r7, sp, #0
 800b3ae:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800b3b0:	bf00      	nop
 800b3b2:	370c      	adds	r7, #12
 800b3b4:	46bd      	mov	sp, r7
 800b3b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3ba:	4770      	bx	lr

0800b3bc <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800b3bc:	b480      	push	{r7}
 800b3be:	b083      	sub	sp, #12
 800b3c0:	af00      	add	r7, sp, #0
 800b3c2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800b3c4:	bf00      	nop
 800b3c6:	370c      	adds	r7, #12
 800b3c8:	46bd      	mov	sp, r7
 800b3ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3ce:	4770      	bx	lr

0800b3d0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800b3d0:	b480      	push	{r7}
 800b3d2:	b083      	sub	sp, #12
 800b3d4:	af00      	add	r7, sp, #0
 800b3d6:	6078      	str	r0, [r7, #4]
 800b3d8:	460b      	mov	r3, r1
 800b3da:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800b3dc:	bf00      	nop
 800b3de:	370c      	adds	r7, #12
 800b3e0:	46bd      	mov	sp, r7
 800b3e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3e6:	4770      	bx	lr

0800b3e8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b3e8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b3ec:	b08c      	sub	sp, #48	; 0x30
 800b3ee:	af00      	add	r7, sp, #0
 800b3f0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800b3f2:	2300      	movs	r3, #0
 800b3f4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800b3f8:	697b      	ldr	r3, [r7, #20]
 800b3fa:	689a      	ldr	r2, [r3, #8]
 800b3fc:	697b      	ldr	r3, [r7, #20]
 800b3fe:	691b      	ldr	r3, [r3, #16]
 800b400:	431a      	orrs	r2, r3
 800b402:	697b      	ldr	r3, [r7, #20]
 800b404:	695b      	ldr	r3, [r3, #20]
 800b406:	431a      	orrs	r2, r3
 800b408:	697b      	ldr	r3, [r7, #20]
 800b40a:	69db      	ldr	r3, [r3, #28]
 800b40c:	4313      	orrs	r3, r2
 800b40e:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800b410:	697b      	ldr	r3, [r7, #20]
 800b412:	681b      	ldr	r3, [r3, #0]
 800b414:	681a      	ldr	r2, [r3, #0]
 800b416:	4baf      	ldr	r3, [pc, #700]	; (800b6d4 <UART_SetConfig+0x2ec>)
 800b418:	4013      	ands	r3, r2
 800b41a:	697a      	ldr	r2, [r7, #20]
 800b41c:	6812      	ldr	r2, [r2, #0]
 800b41e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800b420:	430b      	orrs	r3, r1
 800b422:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b424:	697b      	ldr	r3, [r7, #20]
 800b426:	681b      	ldr	r3, [r3, #0]
 800b428:	685b      	ldr	r3, [r3, #4]
 800b42a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800b42e:	697b      	ldr	r3, [r7, #20]
 800b430:	68da      	ldr	r2, [r3, #12]
 800b432:	697b      	ldr	r3, [r7, #20]
 800b434:	681b      	ldr	r3, [r3, #0]
 800b436:	430a      	orrs	r2, r1
 800b438:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800b43a:	697b      	ldr	r3, [r7, #20]
 800b43c:	699b      	ldr	r3, [r3, #24]
 800b43e:	62fb      	str	r3, [r7, #44]	; 0x2c

#if defined(LPUART1)
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800b440:	697b      	ldr	r3, [r7, #20]
 800b442:	681b      	ldr	r3, [r3, #0]
 800b444:	4aa4      	ldr	r2, [pc, #656]	; (800b6d8 <UART_SetConfig+0x2f0>)
 800b446:	4293      	cmp	r3, r2
 800b448:	d004      	beq.n	800b454 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800b44a:	697b      	ldr	r3, [r7, #20]
 800b44c:	6a1b      	ldr	r3, [r3, #32]
 800b44e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b450:	4313      	orrs	r3, r2
 800b452:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
#else
  tmpreg |= huart->Init.OneBitSampling;
#endif /* LPUART1 */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800b454:	697b      	ldr	r3, [r7, #20]
 800b456:	681b      	ldr	r3, [r3, #0]
 800b458:	689b      	ldr	r3, [r3, #8]
 800b45a:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 800b45e:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800b462:	697a      	ldr	r2, [r7, #20]
 800b464:	6812      	ldr	r2, [r2, #0]
 800b466:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800b468:	430b      	orrs	r3, r1
 800b46a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800b46c:	697b      	ldr	r3, [r7, #20]
 800b46e:	681b      	ldr	r3, [r3, #0]
 800b470:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b472:	f023 010f 	bic.w	r1, r3, #15
 800b476:	697b      	ldr	r3, [r7, #20]
 800b478:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800b47a:	697b      	ldr	r3, [r7, #20]
 800b47c:	681b      	ldr	r3, [r3, #0]
 800b47e:	430a      	orrs	r2, r1
 800b480:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800b482:	697b      	ldr	r3, [r7, #20]
 800b484:	681b      	ldr	r3, [r3, #0]
 800b486:	4a95      	ldr	r2, [pc, #596]	; (800b6dc <UART_SetConfig+0x2f4>)
 800b488:	4293      	cmp	r3, r2
 800b48a:	d125      	bne.n	800b4d8 <UART_SetConfig+0xf0>
 800b48c:	2003      	movs	r0, #3
 800b48e:	f7ff fb71 	bl	800ab74 <LL_RCC_GetUSARTClockSource>
 800b492:	4603      	mov	r3, r0
 800b494:	2b03      	cmp	r3, #3
 800b496:	d81b      	bhi.n	800b4d0 <UART_SetConfig+0xe8>
 800b498:	a201      	add	r2, pc, #4	; (adr r2, 800b4a0 <UART_SetConfig+0xb8>)
 800b49a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b49e:	bf00      	nop
 800b4a0:	0800b4b1 	.word	0x0800b4b1
 800b4a4:	0800b4c1 	.word	0x0800b4c1
 800b4a8:	0800b4b9 	.word	0x0800b4b9
 800b4ac:	0800b4c9 	.word	0x0800b4c9
 800b4b0:	2301      	movs	r3, #1
 800b4b2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b4b6:	e042      	b.n	800b53e <UART_SetConfig+0x156>
 800b4b8:	2302      	movs	r3, #2
 800b4ba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b4be:	e03e      	b.n	800b53e <UART_SetConfig+0x156>
 800b4c0:	2304      	movs	r3, #4
 800b4c2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b4c6:	e03a      	b.n	800b53e <UART_SetConfig+0x156>
 800b4c8:	2308      	movs	r3, #8
 800b4ca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b4ce:	e036      	b.n	800b53e <UART_SetConfig+0x156>
 800b4d0:	2310      	movs	r3, #16
 800b4d2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b4d6:	e032      	b.n	800b53e <UART_SetConfig+0x156>
 800b4d8:	697b      	ldr	r3, [r7, #20]
 800b4da:	681b      	ldr	r3, [r3, #0]
 800b4dc:	4a7e      	ldr	r2, [pc, #504]	; (800b6d8 <UART_SetConfig+0x2f0>)
 800b4de:	4293      	cmp	r3, r2
 800b4e0:	d12a      	bne.n	800b538 <UART_SetConfig+0x150>
 800b4e2:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 800b4e6:	f7ff fb55 	bl	800ab94 <LL_RCC_GetLPUARTClockSource>
 800b4ea:	4603      	mov	r3, r0
 800b4ec:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800b4f0:	d01a      	beq.n	800b528 <UART_SetConfig+0x140>
 800b4f2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800b4f6:	d81b      	bhi.n	800b530 <UART_SetConfig+0x148>
 800b4f8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b4fc:	d00c      	beq.n	800b518 <UART_SetConfig+0x130>
 800b4fe:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b502:	d815      	bhi.n	800b530 <UART_SetConfig+0x148>
 800b504:	2b00      	cmp	r3, #0
 800b506:	d003      	beq.n	800b510 <UART_SetConfig+0x128>
 800b508:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b50c:	d008      	beq.n	800b520 <UART_SetConfig+0x138>
 800b50e:	e00f      	b.n	800b530 <UART_SetConfig+0x148>
 800b510:	2300      	movs	r3, #0
 800b512:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b516:	e012      	b.n	800b53e <UART_SetConfig+0x156>
 800b518:	2302      	movs	r3, #2
 800b51a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b51e:	e00e      	b.n	800b53e <UART_SetConfig+0x156>
 800b520:	2304      	movs	r3, #4
 800b522:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b526:	e00a      	b.n	800b53e <UART_SetConfig+0x156>
 800b528:	2308      	movs	r3, #8
 800b52a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b52e:	e006      	b.n	800b53e <UART_SetConfig+0x156>
 800b530:	2310      	movs	r3, #16
 800b532:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b536:	e002      	b.n	800b53e <UART_SetConfig+0x156>
 800b538:	2310      	movs	r3, #16
 800b53a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

#if defined(LPUART1)
  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800b53e:	697b      	ldr	r3, [r7, #20]
 800b540:	681b      	ldr	r3, [r3, #0]
 800b542:	4a65      	ldr	r2, [pc, #404]	; (800b6d8 <UART_SetConfig+0x2f0>)
 800b544:	4293      	cmp	r3, r2
 800b546:	f040 8097 	bne.w	800b678 <UART_SetConfig+0x290>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800b54a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800b54e:	2b08      	cmp	r3, #8
 800b550:	d823      	bhi.n	800b59a <UART_SetConfig+0x1b2>
 800b552:	a201      	add	r2, pc, #4	; (adr r2, 800b558 <UART_SetConfig+0x170>)
 800b554:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b558:	0800b57d 	.word	0x0800b57d
 800b55c:	0800b59b 	.word	0x0800b59b
 800b560:	0800b585 	.word	0x0800b585
 800b564:	0800b59b 	.word	0x0800b59b
 800b568:	0800b58b 	.word	0x0800b58b
 800b56c:	0800b59b 	.word	0x0800b59b
 800b570:	0800b59b 	.word	0x0800b59b
 800b574:	0800b59b 	.word	0x0800b59b
 800b578:	0800b593 	.word	0x0800b593
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b57c:	f7fe fbfa 	bl	8009d74 <HAL_RCC_GetPCLK1Freq>
 800b580:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800b582:	e010      	b.n	800b5a6 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b584:	4b56      	ldr	r3, [pc, #344]	; (800b6e0 <UART_SetConfig+0x2f8>)
 800b586:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800b588:	e00d      	b.n	800b5a6 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b58a:	f7fe fb73 	bl	8009c74 <HAL_RCC_GetSysClockFreq>
 800b58e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800b590:	e009      	b.n	800b5a6 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b592:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b596:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800b598:	e005      	b.n	800b5a6 <UART_SetConfig+0x1be>
      default:
        pclk = 0U;
 800b59a:	2300      	movs	r3, #0
 800b59c:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800b59e:	2301      	movs	r3, #1
 800b5a0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800b5a4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800b5a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b5a8:	2b00      	cmp	r3, #0
 800b5aa:	f000 812a 	beq.w	800b802 <UART_SetConfig+0x41a>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800b5ae:	697b      	ldr	r3, [r7, #20]
 800b5b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b5b2:	4a4c      	ldr	r2, [pc, #304]	; (800b6e4 <UART_SetConfig+0x2fc>)
 800b5b4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b5b8:	461a      	mov	r2, r3
 800b5ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b5bc:	fbb3 f3f2 	udiv	r3, r3, r2
 800b5c0:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800b5c2:	697b      	ldr	r3, [r7, #20]
 800b5c4:	685a      	ldr	r2, [r3, #4]
 800b5c6:	4613      	mov	r3, r2
 800b5c8:	005b      	lsls	r3, r3, #1
 800b5ca:	4413      	add	r3, r2
 800b5cc:	69ba      	ldr	r2, [r7, #24]
 800b5ce:	429a      	cmp	r2, r3
 800b5d0:	d305      	bcc.n	800b5de <UART_SetConfig+0x1f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800b5d2:	697b      	ldr	r3, [r7, #20]
 800b5d4:	685b      	ldr	r3, [r3, #4]
 800b5d6:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800b5d8:	69ba      	ldr	r2, [r7, #24]
 800b5da:	429a      	cmp	r2, r3
 800b5dc:	d903      	bls.n	800b5e6 <UART_SetConfig+0x1fe>
      {
        ret = HAL_ERROR;
 800b5de:	2301      	movs	r3, #1
 800b5e0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800b5e4:	e10d      	b.n	800b802 <UART_SetConfig+0x41a>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b5e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b5e8:	2200      	movs	r2, #0
 800b5ea:	60bb      	str	r3, [r7, #8]
 800b5ec:	60fa      	str	r2, [r7, #12]
 800b5ee:	697b      	ldr	r3, [r7, #20]
 800b5f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b5f2:	4a3c      	ldr	r2, [pc, #240]	; (800b6e4 <UART_SetConfig+0x2fc>)
 800b5f4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b5f8:	b29b      	uxth	r3, r3
 800b5fa:	2200      	movs	r2, #0
 800b5fc:	603b      	str	r3, [r7, #0]
 800b5fe:	607a      	str	r2, [r7, #4]
 800b600:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b604:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800b608:	f7f5 fb16 	bl	8000c38 <__aeabi_uldivmod>
 800b60c:	4602      	mov	r2, r0
 800b60e:	460b      	mov	r3, r1
 800b610:	4610      	mov	r0, r2
 800b612:	4619      	mov	r1, r3
 800b614:	f04f 0200 	mov.w	r2, #0
 800b618:	f04f 0300 	mov.w	r3, #0
 800b61c:	020b      	lsls	r3, r1, #8
 800b61e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800b622:	0202      	lsls	r2, r0, #8
 800b624:	6979      	ldr	r1, [r7, #20]
 800b626:	6849      	ldr	r1, [r1, #4]
 800b628:	0849      	lsrs	r1, r1, #1
 800b62a:	2000      	movs	r0, #0
 800b62c:	460c      	mov	r4, r1
 800b62e:	4605      	mov	r5, r0
 800b630:	eb12 0804 	adds.w	r8, r2, r4
 800b634:	eb43 0905 	adc.w	r9, r3, r5
 800b638:	697b      	ldr	r3, [r7, #20]
 800b63a:	685b      	ldr	r3, [r3, #4]
 800b63c:	2200      	movs	r2, #0
 800b63e:	469a      	mov	sl, r3
 800b640:	4693      	mov	fp, r2
 800b642:	4652      	mov	r2, sl
 800b644:	465b      	mov	r3, fp
 800b646:	4640      	mov	r0, r8
 800b648:	4649      	mov	r1, r9
 800b64a:	f7f5 faf5 	bl	8000c38 <__aeabi_uldivmod>
 800b64e:	4602      	mov	r2, r0
 800b650:	460b      	mov	r3, r1
 800b652:	4613      	mov	r3, r2
 800b654:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800b656:	6a3b      	ldr	r3, [r7, #32]
 800b658:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800b65c:	d308      	bcc.n	800b670 <UART_SetConfig+0x288>
 800b65e:	6a3b      	ldr	r3, [r7, #32]
 800b660:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800b664:	d204      	bcs.n	800b670 <UART_SetConfig+0x288>
        {
          huart->Instance->BRR = usartdiv;
 800b666:	697b      	ldr	r3, [r7, #20]
 800b668:	681b      	ldr	r3, [r3, #0]
 800b66a:	6a3a      	ldr	r2, [r7, #32]
 800b66c:	60da      	str	r2, [r3, #12]
 800b66e:	e0c8      	b.n	800b802 <UART_SetConfig+0x41a>
        }
        else
        {
          ret = HAL_ERROR;
 800b670:	2301      	movs	r3, #1
 800b672:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800b676:	e0c4      	b.n	800b802 <UART_SetConfig+0x41a>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b678:	697b      	ldr	r3, [r7, #20]
 800b67a:	69db      	ldr	r3, [r3, #28]
 800b67c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b680:	d16d      	bne.n	800b75e <UART_SetConfig+0x376>
#else
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
#endif /* LPUART1 */
  {
    switch (clocksource)
 800b682:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800b686:	3b01      	subs	r3, #1
 800b688:	2b07      	cmp	r3, #7
 800b68a:	d82d      	bhi.n	800b6e8 <UART_SetConfig+0x300>
 800b68c:	a201      	add	r2, pc, #4	; (adr r2, 800b694 <UART_SetConfig+0x2ac>)
 800b68e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b692:	bf00      	nop
 800b694:	0800b6b5 	.word	0x0800b6b5
 800b698:	0800b6bd 	.word	0x0800b6bd
 800b69c:	0800b6e9 	.word	0x0800b6e9
 800b6a0:	0800b6c3 	.word	0x0800b6c3
 800b6a4:	0800b6e9 	.word	0x0800b6e9
 800b6a8:	0800b6e9 	.word	0x0800b6e9
 800b6ac:	0800b6e9 	.word	0x0800b6e9
 800b6b0:	0800b6cb 	.word	0x0800b6cb
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b6b4:	f7fe fb74 	bl	8009da0 <HAL_RCC_GetPCLK2Freq>
 800b6b8:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800b6ba:	e01b      	b.n	800b6f4 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b6bc:	4b08      	ldr	r3, [pc, #32]	; (800b6e0 <UART_SetConfig+0x2f8>)
 800b6be:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800b6c0:	e018      	b.n	800b6f4 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b6c2:	f7fe fad7 	bl	8009c74 <HAL_RCC_GetSysClockFreq>
 800b6c6:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800b6c8:	e014      	b.n	800b6f4 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b6ca:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b6ce:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800b6d0:	e010      	b.n	800b6f4 <UART_SetConfig+0x30c>
 800b6d2:	bf00      	nop
 800b6d4:	cfff69f3 	.word	0xcfff69f3
 800b6d8:	40008000 	.word	0x40008000
 800b6dc:	40013800 	.word	0x40013800
 800b6e0:	00f42400 	.word	0x00f42400
 800b6e4:	0801692c 	.word	0x0801692c
      default:
        pclk = 0U;
 800b6e8:	2300      	movs	r3, #0
 800b6ea:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800b6ec:	2301      	movs	r3, #1
 800b6ee:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800b6f2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800b6f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b6f6:	2b00      	cmp	r3, #0
 800b6f8:	f000 8083 	beq.w	800b802 <UART_SetConfig+0x41a>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b6fc:	697b      	ldr	r3, [r7, #20]
 800b6fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b700:	4a4a      	ldr	r2, [pc, #296]	; (800b82c <UART_SetConfig+0x444>)
 800b702:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b706:	461a      	mov	r2, r3
 800b708:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b70a:	fbb3 f3f2 	udiv	r3, r3, r2
 800b70e:	005a      	lsls	r2, r3, #1
 800b710:	697b      	ldr	r3, [r7, #20]
 800b712:	685b      	ldr	r3, [r3, #4]
 800b714:	085b      	lsrs	r3, r3, #1
 800b716:	441a      	add	r2, r3
 800b718:	697b      	ldr	r3, [r7, #20]
 800b71a:	685b      	ldr	r3, [r3, #4]
 800b71c:	fbb2 f3f3 	udiv	r3, r2, r3
 800b720:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b722:	6a3b      	ldr	r3, [r7, #32]
 800b724:	2b0f      	cmp	r3, #15
 800b726:	d916      	bls.n	800b756 <UART_SetConfig+0x36e>
 800b728:	6a3b      	ldr	r3, [r7, #32]
 800b72a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b72e:	d212      	bcs.n	800b756 <UART_SetConfig+0x36e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800b730:	6a3b      	ldr	r3, [r7, #32]
 800b732:	b29b      	uxth	r3, r3
 800b734:	f023 030f 	bic.w	r3, r3, #15
 800b738:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800b73a:	6a3b      	ldr	r3, [r7, #32]
 800b73c:	085b      	lsrs	r3, r3, #1
 800b73e:	b29b      	uxth	r3, r3
 800b740:	f003 0307 	and.w	r3, r3, #7
 800b744:	b29a      	uxth	r2, r3
 800b746:	8bfb      	ldrh	r3, [r7, #30]
 800b748:	4313      	orrs	r3, r2
 800b74a:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800b74c:	697b      	ldr	r3, [r7, #20]
 800b74e:	681b      	ldr	r3, [r3, #0]
 800b750:	8bfa      	ldrh	r2, [r7, #30]
 800b752:	60da      	str	r2, [r3, #12]
 800b754:	e055      	b.n	800b802 <UART_SetConfig+0x41a>
      }
      else
      {
        ret = HAL_ERROR;
 800b756:	2301      	movs	r3, #1
 800b758:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800b75c:	e051      	b.n	800b802 <UART_SetConfig+0x41a>
      }
    }
  }
  else
  {
    switch (clocksource)
 800b75e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800b762:	3b01      	subs	r3, #1
 800b764:	2b07      	cmp	r3, #7
 800b766:	d822      	bhi.n	800b7ae <UART_SetConfig+0x3c6>
 800b768:	a201      	add	r2, pc, #4	; (adr r2, 800b770 <UART_SetConfig+0x388>)
 800b76a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b76e:	bf00      	nop
 800b770:	0800b791 	.word	0x0800b791
 800b774:	0800b799 	.word	0x0800b799
 800b778:	0800b7af 	.word	0x0800b7af
 800b77c:	0800b79f 	.word	0x0800b79f
 800b780:	0800b7af 	.word	0x0800b7af
 800b784:	0800b7af 	.word	0x0800b7af
 800b788:	0800b7af 	.word	0x0800b7af
 800b78c:	0800b7a7 	.word	0x0800b7a7
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b790:	f7fe fb06 	bl	8009da0 <HAL_RCC_GetPCLK2Freq>
 800b794:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800b796:	e010      	b.n	800b7ba <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b798:	4b25      	ldr	r3, [pc, #148]	; (800b830 <UART_SetConfig+0x448>)
 800b79a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800b79c:	e00d      	b.n	800b7ba <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b79e:	f7fe fa69 	bl	8009c74 <HAL_RCC_GetSysClockFreq>
 800b7a2:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800b7a4:	e009      	b.n	800b7ba <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b7a6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b7aa:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800b7ac:	e005      	b.n	800b7ba <UART_SetConfig+0x3d2>
      default:
        pclk = 0U;
 800b7ae:	2300      	movs	r3, #0
 800b7b0:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800b7b2:	2301      	movs	r3, #1
 800b7b4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800b7b8:	bf00      	nop
    }

    if (pclk != 0U)
 800b7ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b7bc:	2b00      	cmp	r3, #0
 800b7be:	d020      	beq.n	800b802 <UART_SetConfig+0x41a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b7c0:	697b      	ldr	r3, [r7, #20]
 800b7c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b7c4:	4a19      	ldr	r2, [pc, #100]	; (800b82c <UART_SetConfig+0x444>)
 800b7c6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b7ca:	461a      	mov	r2, r3
 800b7cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b7ce:	fbb3 f2f2 	udiv	r2, r3, r2
 800b7d2:	697b      	ldr	r3, [r7, #20]
 800b7d4:	685b      	ldr	r3, [r3, #4]
 800b7d6:	085b      	lsrs	r3, r3, #1
 800b7d8:	441a      	add	r2, r3
 800b7da:	697b      	ldr	r3, [r7, #20]
 800b7dc:	685b      	ldr	r3, [r3, #4]
 800b7de:	fbb2 f3f3 	udiv	r3, r2, r3
 800b7e2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b7e4:	6a3b      	ldr	r3, [r7, #32]
 800b7e6:	2b0f      	cmp	r3, #15
 800b7e8:	d908      	bls.n	800b7fc <UART_SetConfig+0x414>
 800b7ea:	6a3b      	ldr	r3, [r7, #32]
 800b7ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b7f0:	d204      	bcs.n	800b7fc <UART_SetConfig+0x414>
      {
        huart->Instance->BRR = usartdiv;
 800b7f2:	697b      	ldr	r3, [r7, #20]
 800b7f4:	681b      	ldr	r3, [r3, #0]
 800b7f6:	6a3a      	ldr	r2, [r7, #32]
 800b7f8:	60da      	str	r2, [r3, #12]
 800b7fa:	e002      	b.n	800b802 <UART_SetConfig+0x41a>
      }
      else
      {
        ret = HAL_ERROR;
 800b7fc:	2301      	movs	r3, #1
 800b7fe:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800b802:	697b      	ldr	r3, [r7, #20]
 800b804:	2201      	movs	r2, #1
 800b806:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800b80a:	697b      	ldr	r3, [r7, #20]
 800b80c:	2201      	movs	r2, #1
 800b80e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800b812:	697b      	ldr	r3, [r7, #20]
 800b814:	2200      	movs	r2, #0
 800b816:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 800b818:	697b      	ldr	r3, [r7, #20]
 800b81a:	2200      	movs	r2, #0
 800b81c:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 800b81e:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 800b822:	4618      	mov	r0, r3
 800b824:	3730      	adds	r7, #48	; 0x30
 800b826:	46bd      	mov	sp, r7
 800b828:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b82c:	0801692c 	.word	0x0801692c
 800b830:	00f42400 	.word	0x00f42400

0800b834 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800b834:	b480      	push	{r7}
 800b836:	b083      	sub	sp, #12
 800b838:	af00      	add	r7, sp, #0
 800b83a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800b83c:	687b      	ldr	r3, [r7, #4]
 800b83e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b840:	f003 0301 	and.w	r3, r3, #1
 800b844:	2b00      	cmp	r3, #0
 800b846:	d00a      	beq.n	800b85e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800b848:	687b      	ldr	r3, [r7, #4]
 800b84a:	681b      	ldr	r3, [r3, #0]
 800b84c:	685b      	ldr	r3, [r3, #4]
 800b84e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800b852:	687b      	ldr	r3, [r7, #4]
 800b854:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b856:	687b      	ldr	r3, [r7, #4]
 800b858:	681b      	ldr	r3, [r3, #0]
 800b85a:	430a      	orrs	r2, r1
 800b85c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800b85e:	687b      	ldr	r3, [r7, #4]
 800b860:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b862:	f003 0302 	and.w	r3, r3, #2
 800b866:	2b00      	cmp	r3, #0
 800b868:	d00a      	beq.n	800b880 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800b86a:	687b      	ldr	r3, [r7, #4]
 800b86c:	681b      	ldr	r3, [r3, #0]
 800b86e:	685b      	ldr	r3, [r3, #4]
 800b870:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800b874:	687b      	ldr	r3, [r7, #4]
 800b876:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b878:	687b      	ldr	r3, [r7, #4]
 800b87a:	681b      	ldr	r3, [r3, #0]
 800b87c:	430a      	orrs	r2, r1
 800b87e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800b880:	687b      	ldr	r3, [r7, #4]
 800b882:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b884:	f003 0304 	and.w	r3, r3, #4
 800b888:	2b00      	cmp	r3, #0
 800b88a:	d00a      	beq.n	800b8a2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800b88c:	687b      	ldr	r3, [r7, #4]
 800b88e:	681b      	ldr	r3, [r3, #0]
 800b890:	685b      	ldr	r3, [r3, #4]
 800b892:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800b896:	687b      	ldr	r3, [r7, #4]
 800b898:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800b89a:	687b      	ldr	r3, [r7, #4]
 800b89c:	681b      	ldr	r3, [r3, #0]
 800b89e:	430a      	orrs	r2, r1
 800b8a0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800b8a2:	687b      	ldr	r3, [r7, #4]
 800b8a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b8a6:	f003 0308 	and.w	r3, r3, #8
 800b8aa:	2b00      	cmp	r3, #0
 800b8ac:	d00a      	beq.n	800b8c4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800b8ae:	687b      	ldr	r3, [r7, #4]
 800b8b0:	681b      	ldr	r3, [r3, #0]
 800b8b2:	685b      	ldr	r3, [r3, #4]
 800b8b4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800b8b8:	687b      	ldr	r3, [r7, #4]
 800b8ba:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b8bc:	687b      	ldr	r3, [r7, #4]
 800b8be:	681b      	ldr	r3, [r3, #0]
 800b8c0:	430a      	orrs	r2, r1
 800b8c2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800b8c4:	687b      	ldr	r3, [r7, #4]
 800b8c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b8c8:	f003 0310 	and.w	r3, r3, #16
 800b8cc:	2b00      	cmp	r3, #0
 800b8ce:	d00a      	beq.n	800b8e6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800b8d0:	687b      	ldr	r3, [r7, #4]
 800b8d2:	681b      	ldr	r3, [r3, #0]
 800b8d4:	689b      	ldr	r3, [r3, #8]
 800b8d6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800b8da:	687b      	ldr	r3, [r7, #4]
 800b8dc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800b8de:	687b      	ldr	r3, [r7, #4]
 800b8e0:	681b      	ldr	r3, [r3, #0]
 800b8e2:	430a      	orrs	r2, r1
 800b8e4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800b8e6:	687b      	ldr	r3, [r7, #4]
 800b8e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b8ea:	f003 0320 	and.w	r3, r3, #32
 800b8ee:	2b00      	cmp	r3, #0
 800b8f0:	d00a      	beq.n	800b908 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800b8f2:	687b      	ldr	r3, [r7, #4]
 800b8f4:	681b      	ldr	r3, [r3, #0]
 800b8f6:	689b      	ldr	r3, [r3, #8]
 800b8f8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800b8fc:	687b      	ldr	r3, [r7, #4]
 800b8fe:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800b900:	687b      	ldr	r3, [r7, #4]
 800b902:	681b      	ldr	r3, [r3, #0]
 800b904:	430a      	orrs	r2, r1
 800b906:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800b908:	687b      	ldr	r3, [r7, #4]
 800b90a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b90c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b910:	2b00      	cmp	r3, #0
 800b912:	d01a      	beq.n	800b94a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800b914:	687b      	ldr	r3, [r7, #4]
 800b916:	681b      	ldr	r3, [r3, #0]
 800b918:	685b      	ldr	r3, [r3, #4]
 800b91a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800b91e:	687b      	ldr	r3, [r7, #4]
 800b920:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800b922:	687b      	ldr	r3, [r7, #4]
 800b924:	681b      	ldr	r3, [r3, #0]
 800b926:	430a      	orrs	r2, r1
 800b928:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800b92a:	687b      	ldr	r3, [r7, #4]
 800b92c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b92e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800b932:	d10a      	bne.n	800b94a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800b934:	687b      	ldr	r3, [r7, #4]
 800b936:	681b      	ldr	r3, [r3, #0]
 800b938:	685b      	ldr	r3, [r3, #4]
 800b93a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800b93e:	687b      	ldr	r3, [r7, #4]
 800b940:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800b942:	687b      	ldr	r3, [r7, #4]
 800b944:	681b      	ldr	r3, [r3, #0]
 800b946:	430a      	orrs	r2, r1
 800b948:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800b94a:	687b      	ldr	r3, [r7, #4]
 800b94c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b94e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b952:	2b00      	cmp	r3, #0
 800b954:	d00a      	beq.n	800b96c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800b956:	687b      	ldr	r3, [r7, #4]
 800b958:	681b      	ldr	r3, [r3, #0]
 800b95a:	685b      	ldr	r3, [r3, #4]
 800b95c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800b960:	687b      	ldr	r3, [r7, #4]
 800b962:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800b964:	687b      	ldr	r3, [r7, #4]
 800b966:	681b      	ldr	r3, [r3, #0]
 800b968:	430a      	orrs	r2, r1
 800b96a:	605a      	str	r2, [r3, #4]
  }
}
 800b96c:	bf00      	nop
 800b96e:	370c      	adds	r7, #12
 800b970:	46bd      	mov	sp, r7
 800b972:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b976:	4770      	bx	lr

0800b978 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800b978:	b580      	push	{r7, lr}
 800b97a:	b086      	sub	sp, #24
 800b97c:	af02      	add	r7, sp, #8
 800b97e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b980:	687b      	ldr	r3, [r7, #4]
 800b982:	2200      	movs	r2, #0
 800b984:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800b988:	f7fa f872 	bl	8005a70 <HAL_GetTick>
 800b98c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800b98e:	687b      	ldr	r3, [r7, #4]
 800b990:	681b      	ldr	r3, [r3, #0]
 800b992:	681b      	ldr	r3, [r3, #0]
 800b994:	f003 0308 	and.w	r3, r3, #8
 800b998:	2b08      	cmp	r3, #8
 800b99a:	d10e      	bne.n	800b9ba <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b99c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800b9a0:	9300      	str	r3, [sp, #0]
 800b9a2:	68fb      	ldr	r3, [r7, #12]
 800b9a4:	2200      	movs	r2, #0
 800b9a6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800b9aa:	6878      	ldr	r0, [r7, #4]
 800b9ac:	f000 f82f 	bl	800ba0e <UART_WaitOnFlagUntilTimeout>
 800b9b0:	4603      	mov	r3, r0
 800b9b2:	2b00      	cmp	r3, #0
 800b9b4:	d001      	beq.n	800b9ba <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b9b6:	2303      	movs	r3, #3
 800b9b8:	e025      	b.n	800ba06 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800b9ba:	687b      	ldr	r3, [r7, #4]
 800b9bc:	681b      	ldr	r3, [r3, #0]
 800b9be:	681b      	ldr	r3, [r3, #0]
 800b9c0:	f003 0304 	and.w	r3, r3, #4
 800b9c4:	2b04      	cmp	r3, #4
 800b9c6:	d10e      	bne.n	800b9e6 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b9c8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800b9cc:	9300      	str	r3, [sp, #0]
 800b9ce:	68fb      	ldr	r3, [r7, #12]
 800b9d0:	2200      	movs	r2, #0
 800b9d2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800b9d6:	6878      	ldr	r0, [r7, #4]
 800b9d8:	f000 f819 	bl	800ba0e <UART_WaitOnFlagUntilTimeout>
 800b9dc:	4603      	mov	r3, r0
 800b9de:	2b00      	cmp	r3, #0
 800b9e0:	d001      	beq.n	800b9e6 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b9e2:	2303      	movs	r3, #3
 800b9e4:	e00f      	b.n	800ba06 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800b9e6:	687b      	ldr	r3, [r7, #4]
 800b9e8:	2220      	movs	r2, #32
 800b9ea:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800b9ee:	687b      	ldr	r3, [r7, #4]
 800b9f0:	2220      	movs	r2, #32
 800b9f2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b9f6:	687b      	ldr	r3, [r7, #4]
 800b9f8:	2200      	movs	r2, #0
 800b9fa:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 800b9fc:	687b      	ldr	r3, [r7, #4]
 800b9fe:	2200      	movs	r2, #0
 800ba00:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800ba04:	2300      	movs	r3, #0
}
 800ba06:	4618      	mov	r0, r3
 800ba08:	3710      	adds	r7, #16
 800ba0a:	46bd      	mov	sp, r7
 800ba0c:	bd80      	pop	{r7, pc}

0800ba0e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800ba0e:	b580      	push	{r7, lr}
 800ba10:	b09c      	sub	sp, #112	; 0x70
 800ba12:	af00      	add	r7, sp, #0
 800ba14:	60f8      	str	r0, [r7, #12]
 800ba16:	60b9      	str	r1, [r7, #8]
 800ba18:	603b      	str	r3, [r7, #0]
 800ba1a:	4613      	mov	r3, r2
 800ba1c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ba1e:	e0a9      	b.n	800bb74 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ba20:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800ba22:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ba26:	f000 80a5 	beq.w	800bb74 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ba2a:	f7fa f821 	bl	8005a70 <HAL_GetTick>
 800ba2e:	4602      	mov	r2, r0
 800ba30:	683b      	ldr	r3, [r7, #0]
 800ba32:	1ad3      	subs	r3, r2, r3
 800ba34:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800ba36:	429a      	cmp	r2, r3
 800ba38:	d302      	bcc.n	800ba40 <UART_WaitOnFlagUntilTimeout+0x32>
 800ba3a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800ba3c:	2b00      	cmp	r3, #0
 800ba3e:	d140      	bne.n	800bac2 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800ba40:	68fb      	ldr	r3, [r7, #12]
 800ba42:	681b      	ldr	r3, [r3, #0]
 800ba44:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ba46:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ba48:	e853 3f00 	ldrex	r3, [r3]
 800ba4c:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800ba4e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ba50:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800ba54:	667b      	str	r3, [r7, #100]	; 0x64
 800ba56:	68fb      	ldr	r3, [r7, #12]
 800ba58:	681b      	ldr	r3, [r3, #0]
 800ba5a:	461a      	mov	r2, r3
 800ba5c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800ba5e:	65fb      	str	r3, [r7, #92]	; 0x5c
 800ba60:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ba62:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800ba64:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800ba66:	e841 2300 	strex	r3, r2, [r1]
 800ba6a:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800ba6c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ba6e:	2b00      	cmp	r3, #0
 800ba70:	d1e6      	bne.n	800ba40 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ba72:	68fb      	ldr	r3, [r7, #12]
 800ba74:	681b      	ldr	r3, [r3, #0]
 800ba76:	3308      	adds	r3, #8
 800ba78:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ba7a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ba7c:	e853 3f00 	ldrex	r3, [r3]
 800ba80:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800ba82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ba84:	f023 0301 	bic.w	r3, r3, #1
 800ba88:	663b      	str	r3, [r7, #96]	; 0x60
 800ba8a:	68fb      	ldr	r3, [r7, #12]
 800ba8c:	681b      	ldr	r3, [r3, #0]
 800ba8e:	3308      	adds	r3, #8
 800ba90:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800ba92:	64ba      	str	r2, [r7, #72]	; 0x48
 800ba94:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ba96:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800ba98:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800ba9a:	e841 2300 	strex	r3, r2, [r1]
 800ba9e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800baa0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800baa2:	2b00      	cmp	r3, #0
 800baa4:	d1e5      	bne.n	800ba72 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800baa6:	68fb      	ldr	r3, [r7, #12]
 800baa8:	2220      	movs	r2, #32
 800baaa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800baae:	68fb      	ldr	r3, [r7, #12]
 800bab0:	2220      	movs	r2, #32
 800bab2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800bab6:	68fb      	ldr	r3, [r7, #12]
 800bab8:	2200      	movs	r2, #0
 800baba:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800babe:	2303      	movs	r3, #3
 800bac0:	e069      	b.n	800bb96 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800bac2:	68fb      	ldr	r3, [r7, #12]
 800bac4:	681b      	ldr	r3, [r3, #0]
 800bac6:	681b      	ldr	r3, [r3, #0]
 800bac8:	f003 0304 	and.w	r3, r3, #4
 800bacc:	2b00      	cmp	r3, #0
 800bace:	d051      	beq.n	800bb74 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800bad0:	68fb      	ldr	r3, [r7, #12]
 800bad2:	681b      	ldr	r3, [r3, #0]
 800bad4:	69db      	ldr	r3, [r3, #28]
 800bad6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800bada:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800bade:	d149      	bne.n	800bb74 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800bae0:	68fb      	ldr	r3, [r7, #12]
 800bae2:	681b      	ldr	r3, [r3, #0]
 800bae4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800bae8:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800baea:	68fb      	ldr	r3, [r7, #12]
 800baec:	681b      	ldr	r3, [r3, #0]
 800baee:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800baf0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800baf2:	e853 3f00 	ldrex	r3, [r3]
 800baf6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800baf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bafa:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800bafe:	66fb      	str	r3, [r7, #108]	; 0x6c
 800bb00:	68fb      	ldr	r3, [r7, #12]
 800bb02:	681b      	ldr	r3, [r3, #0]
 800bb04:	461a      	mov	r2, r3
 800bb06:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800bb08:	637b      	str	r3, [r7, #52]	; 0x34
 800bb0a:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bb0c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800bb0e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800bb10:	e841 2300 	strex	r3, r2, [r1]
 800bb14:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800bb16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bb18:	2b00      	cmp	r3, #0
 800bb1a:	d1e6      	bne.n	800baea <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bb1c:	68fb      	ldr	r3, [r7, #12]
 800bb1e:	681b      	ldr	r3, [r3, #0]
 800bb20:	3308      	adds	r3, #8
 800bb22:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bb24:	697b      	ldr	r3, [r7, #20]
 800bb26:	e853 3f00 	ldrex	r3, [r3]
 800bb2a:	613b      	str	r3, [r7, #16]
   return(result);
 800bb2c:	693b      	ldr	r3, [r7, #16]
 800bb2e:	f023 0301 	bic.w	r3, r3, #1
 800bb32:	66bb      	str	r3, [r7, #104]	; 0x68
 800bb34:	68fb      	ldr	r3, [r7, #12]
 800bb36:	681b      	ldr	r3, [r3, #0]
 800bb38:	3308      	adds	r3, #8
 800bb3a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800bb3c:	623a      	str	r2, [r7, #32]
 800bb3e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bb40:	69f9      	ldr	r1, [r7, #28]
 800bb42:	6a3a      	ldr	r2, [r7, #32]
 800bb44:	e841 2300 	strex	r3, r2, [r1]
 800bb48:	61bb      	str	r3, [r7, #24]
   return(result);
 800bb4a:	69bb      	ldr	r3, [r7, #24]
 800bb4c:	2b00      	cmp	r3, #0
 800bb4e:	d1e5      	bne.n	800bb1c <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 800bb50:	68fb      	ldr	r3, [r7, #12]
 800bb52:	2220      	movs	r2, #32
 800bb54:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800bb58:	68fb      	ldr	r3, [r7, #12]
 800bb5a:	2220      	movs	r2, #32
 800bb5c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800bb60:	68fb      	ldr	r3, [r7, #12]
 800bb62:	2220      	movs	r2, #32
 800bb64:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800bb68:	68fb      	ldr	r3, [r7, #12]
 800bb6a:	2200      	movs	r2, #0
 800bb6c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 800bb70:	2303      	movs	r3, #3
 800bb72:	e010      	b.n	800bb96 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800bb74:	68fb      	ldr	r3, [r7, #12]
 800bb76:	681b      	ldr	r3, [r3, #0]
 800bb78:	69da      	ldr	r2, [r3, #28]
 800bb7a:	68bb      	ldr	r3, [r7, #8]
 800bb7c:	4013      	ands	r3, r2
 800bb7e:	68ba      	ldr	r2, [r7, #8]
 800bb80:	429a      	cmp	r2, r3
 800bb82:	bf0c      	ite	eq
 800bb84:	2301      	moveq	r3, #1
 800bb86:	2300      	movne	r3, #0
 800bb88:	b2db      	uxtb	r3, r3
 800bb8a:	461a      	mov	r2, r3
 800bb8c:	79fb      	ldrb	r3, [r7, #7]
 800bb8e:	429a      	cmp	r2, r3
 800bb90:	f43f af46 	beq.w	800ba20 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800bb94:	2300      	movs	r3, #0
}
 800bb96:	4618      	mov	r0, r3
 800bb98:	3770      	adds	r7, #112	; 0x70
 800bb9a:	46bd      	mov	sp, r7
 800bb9c:	bd80      	pop	{r7, pc}

0800bb9e <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800bb9e:	b480      	push	{r7}
 800bba0:	b08f      	sub	sp, #60	; 0x3c
 800bba2:	af00      	add	r7, sp, #0
 800bba4:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800bba6:	687b      	ldr	r3, [r7, #4]
 800bba8:	681b      	ldr	r3, [r3, #0]
 800bbaa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bbac:	6a3b      	ldr	r3, [r7, #32]
 800bbae:	e853 3f00 	ldrex	r3, [r3]
 800bbb2:	61fb      	str	r3, [r7, #28]
   return(result);
 800bbb4:	69fb      	ldr	r3, [r7, #28]
 800bbb6:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800bbba:	637b      	str	r3, [r7, #52]	; 0x34
 800bbbc:	687b      	ldr	r3, [r7, #4]
 800bbbe:	681b      	ldr	r3, [r3, #0]
 800bbc0:	461a      	mov	r2, r3
 800bbc2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bbc4:	62fb      	str	r3, [r7, #44]	; 0x2c
 800bbc6:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bbc8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800bbca:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800bbcc:	e841 2300 	strex	r3, r2, [r1]
 800bbd0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800bbd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bbd4:	2b00      	cmp	r3, #0
 800bbd6:	d1e6      	bne.n	800bba6 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800bbd8:	687b      	ldr	r3, [r7, #4]
 800bbda:	681b      	ldr	r3, [r3, #0]
 800bbdc:	3308      	adds	r3, #8
 800bbde:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bbe0:	68fb      	ldr	r3, [r7, #12]
 800bbe2:	e853 3f00 	ldrex	r3, [r3]
 800bbe6:	60bb      	str	r3, [r7, #8]
   return(result);
 800bbe8:	68bb      	ldr	r3, [r7, #8]
 800bbea:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800bbee:	633b      	str	r3, [r7, #48]	; 0x30
 800bbf0:	687b      	ldr	r3, [r7, #4]
 800bbf2:	681b      	ldr	r3, [r3, #0]
 800bbf4:	3308      	adds	r3, #8
 800bbf6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bbf8:	61ba      	str	r2, [r7, #24]
 800bbfa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bbfc:	6979      	ldr	r1, [r7, #20]
 800bbfe:	69ba      	ldr	r2, [r7, #24]
 800bc00:	e841 2300 	strex	r3, r2, [r1]
 800bc04:	613b      	str	r3, [r7, #16]
   return(result);
 800bc06:	693b      	ldr	r3, [r7, #16]
 800bc08:	2b00      	cmp	r3, #0
 800bc0a:	d1e5      	bne.n	800bbd8 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800bc0c:	687b      	ldr	r3, [r7, #4]
 800bc0e:	2220      	movs	r2, #32
 800bc10:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
}
 800bc14:	bf00      	nop
 800bc16:	373c      	adds	r7, #60	; 0x3c
 800bc18:	46bd      	mov	sp, r7
 800bc1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc1e:	4770      	bx	lr

0800bc20 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800bc20:	b480      	push	{r7}
 800bc22:	b095      	sub	sp, #84	; 0x54
 800bc24:	af00      	add	r7, sp, #0
 800bc26:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800bc28:	687b      	ldr	r3, [r7, #4]
 800bc2a:	681b      	ldr	r3, [r3, #0]
 800bc2c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bc2e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bc30:	e853 3f00 	ldrex	r3, [r3]
 800bc34:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800bc36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc38:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800bc3c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800bc3e:	687b      	ldr	r3, [r7, #4]
 800bc40:	681b      	ldr	r3, [r3, #0]
 800bc42:	461a      	mov	r2, r3
 800bc44:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bc46:	643b      	str	r3, [r7, #64]	; 0x40
 800bc48:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bc4a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800bc4c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800bc4e:	e841 2300 	strex	r3, r2, [r1]
 800bc52:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800bc54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bc56:	2b00      	cmp	r3, #0
 800bc58:	d1e6      	bne.n	800bc28 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800bc5a:	687b      	ldr	r3, [r7, #4]
 800bc5c:	681b      	ldr	r3, [r3, #0]
 800bc5e:	3308      	adds	r3, #8
 800bc60:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bc62:	6a3b      	ldr	r3, [r7, #32]
 800bc64:	e853 3f00 	ldrex	r3, [r3]
 800bc68:	61fb      	str	r3, [r7, #28]
   return(result);
 800bc6a:	69fb      	ldr	r3, [r7, #28]
 800bc6c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800bc70:	f023 0301 	bic.w	r3, r3, #1
 800bc74:	64bb      	str	r3, [r7, #72]	; 0x48
 800bc76:	687b      	ldr	r3, [r7, #4]
 800bc78:	681b      	ldr	r3, [r3, #0]
 800bc7a:	3308      	adds	r3, #8
 800bc7c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800bc7e:	62fa      	str	r2, [r7, #44]	; 0x2c
 800bc80:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bc82:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800bc84:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800bc86:	e841 2300 	strex	r3, r2, [r1]
 800bc8a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800bc8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bc8e:	2b00      	cmp	r3, #0
 800bc90:	d1e3      	bne.n	800bc5a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bc92:	687b      	ldr	r3, [r7, #4]
 800bc94:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800bc96:	2b01      	cmp	r3, #1
 800bc98:	d118      	bne.n	800bccc <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bc9a:	687b      	ldr	r3, [r7, #4]
 800bc9c:	681b      	ldr	r3, [r3, #0]
 800bc9e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bca0:	68fb      	ldr	r3, [r7, #12]
 800bca2:	e853 3f00 	ldrex	r3, [r3]
 800bca6:	60bb      	str	r3, [r7, #8]
   return(result);
 800bca8:	68bb      	ldr	r3, [r7, #8]
 800bcaa:	f023 0310 	bic.w	r3, r3, #16
 800bcae:	647b      	str	r3, [r7, #68]	; 0x44
 800bcb0:	687b      	ldr	r3, [r7, #4]
 800bcb2:	681b      	ldr	r3, [r3, #0]
 800bcb4:	461a      	mov	r2, r3
 800bcb6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800bcb8:	61bb      	str	r3, [r7, #24]
 800bcba:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bcbc:	6979      	ldr	r1, [r7, #20]
 800bcbe:	69ba      	ldr	r2, [r7, #24]
 800bcc0:	e841 2300 	strex	r3, r2, [r1]
 800bcc4:	613b      	str	r3, [r7, #16]
   return(result);
 800bcc6:	693b      	ldr	r3, [r7, #16]
 800bcc8:	2b00      	cmp	r3, #0
 800bcca:	d1e6      	bne.n	800bc9a <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800bccc:	687b      	ldr	r3, [r7, #4]
 800bcce:	2220      	movs	r2, #32
 800bcd0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bcd4:	687b      	ldr	r3, [r7, #4]
 800bcd6:	2200      	movs	r2, #0
 800bcd8:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800bcda:	687b      	ldr	r3, [r7, #4]
 800bcdc:	2200      	movs	r2, #0
 800bcde:	671a      	str	r2, [r3, #112]	; 0x70
}
 800bce0:	bf00      	nop
 800bce2:	3754      	adds	r7, #84	; 0x54
 800bce4:	46bd      	mov	sp, r7
 800bce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcea:	4770      	bx	lr

0800bcec <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800bcec:	b580      	push	{r7, lr}
 800bcee:	b090      	sub	sp, #64	; 0x40
 800bcf0:	af00      	add	r7, sp, #0
 800bcf2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800bcf4:	687b      	ldr	r3, [r7, #4]
 800bcf6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bcf8:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800bcfa:	687b      	ldr	r3, [r7, #4]
 800bcfc:	681b      	ldr	r3, [r3, #0]
 800bcfe:	681b      	ldr	r3, [r3, #0]
 800bd00:	f003 0320 	and.w	r3, r3, #32
 800bd04:	2b00      	cmp	r3, #0
 800bd06:	d137      	bne.n	800bd78 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 800bd08:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bd0a:	2200      	movs	r2, #0
 800bd0c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800bd10:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bd12:	681b      	ldr	r3, [r3, #0]
 800bd14:	3308      	adds	r3, #8
 800bd16:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bd18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bd1a:	e853 3f00 	ldrex	r3, [r3]
 800bd1e:	623b      	str	r3, [r7, #32]
   return(result);
 800bd20:	6a3b      	ldr	r3, [r7, #32]
 800bd22:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800bd26:	63bb      	str	r3, [r7, #56]	; 0x38
 800bd28:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bd2a:	681b      	ldr	r3, [r3, #0]
 800bd2c:	3308      	adds	r3, #8
 800bd2e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800bd30:	633a      	str	r2, [r7, #48]	; 0x30
 800bd32:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bd34:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800bd36:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bd38:	e841 2300 	strex	r3, r2, [r1]
 800bd3c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800bd3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bd40:	2b00      	cmp	r3, #0
 800bd42:	d1e5      	bne.n	800bd10 <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800bd44:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bd46:	681b      	ldr	r3, [r3, #0]
 800bd48:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bd4a:	693b      	ldr	r3, [r7, #16]
 800bd4c:	e853 3f00 	ldrex	r3, [r3]
 800bd50:	60fb      	str	r3, [r7, #12]
   return(result);
 800bd52:	68fb      	ldr	r3, [r7, #12]
 800bd54:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bd58:	637b      	str	r3, [r7, #52]	; 0x34
 800bd5a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bd5c:	681b      	ldr	r3, [r3, #0]
 800bd5e:	461a      	mov	r2, r3
 800bd60:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bd62:	61fb      	str	r3, [r7, #28]
 800bd64:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bd66:	69b9      	ldr	r1, [r7, #24]
 800bd68:	69fa      	ldr	r2, [r7, #28]
 800bd6a:	e841 2300 	strex	r3, r2, [r1]
 800bd6e:	617b      	str	r3, [r7, #20]
   return(result);
 800bd70:	697b      	ldr	r3, [r7, #20]
 800bd72:	2b00      	cmp	r3, #0
 800bd74:	d1e6      	bne.n	800bd44 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800bd76:	e002      	b.n	800bd7e <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800bd78:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800bd7a:	f7f6 fde5 	bl	8002948 <HAL_UART_TxCpltCallback>
}
 800bd7e:	bf00      	nop
 800bd80:	3740      	adds	r7, #64	; 0x40
 800bd82:	46bd      	mov	sp, r7
 800bd84:	bd80      	pop	{r7, pc}

0800bd86 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800bd86:	b580      	push	{r7, lr}
 800bd88:	b084      	sub	sp, #16
 800bd8a:	af00      	add	r7, sp, #0
 800bd8c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800bd8e:	687b      	ldr	r3, [r7, #4]
 800bd90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bd92:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800bd94:	68f8      	ldr	r0, [r7, #12]
 800bd96:	f7ff fb07 	bl	800b3a8 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800bd9a:	bf00      	nop
 800bd9c:	3710      	adds	r7, #16
 800bd9e:	46bd      	mov	sp, r7
 800bda0:	bd80      	pop	{r7, pc}

0800bda2 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800bda2:	b580      	push	{r7, lr}
 800bda4:	b086      	sub	sp, #24
 800bda6:	af00      	add	r7, sp, #0
 800bda8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800bdaa:	687b      	ldr	r3, [r7, #4]
 800bdac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bdae:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800bdb0:	697b      	ldr	r3, [r7, #20]
 800bdb2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800bdb6:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800bdb8:	697b      	ldr	r3, [r7, #20]
 800bdba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bdbe:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800bdc0:	697b      	ldr	r3, [r7, #20]
 800bdc2:	681b      	ldr	r3, [r3, #0]
 800bdc4:	689b      	ldr	r3, [r3, #8]
 800bdc6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bdca:	2b80      	cmp	r3, #128	; 0x80
 800bdcc:	d109      	bne.n	800bde2 <UART_DMAError+0x40>
 800bdce:	693b      	ldr	r3, [r7, #16]
 800bdd0:	2b21      	cmp	r3, #33	; 0x21
 800bdd2:	d106      	bne.n	800bde2 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800bdd4:	697b      	ldr	r3, [r7, #20]
 800bdd6:	2200      	movs	r2, #0
 800bdd8:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    UART_EndTxTransfer(huart);
 800bddc:	6978      	ldr	r0, [r7, #20]
 800bdde:	f7ff fede 	bl	800bb9e <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800bde2:	697b      	ldr	r3, [r7, #20]
 800bde4:	681b      	ldr	r3, [r3, #0]
 800bde6:	689b      	ldr	r3, [r3, #8]
 800bde8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bdec:	2b40      	cmp	r3, #64	; 0x40
 800bdee:	d109      	bne.n	800be04 <UART_DMAError+0x62>
 800bdf0:	68fb      	ldr	r3, [r7, #12]
 800bdf2:	2b22      	cmp	r3, #34	; 0x22
 800bdf4:	d106      	bne.n	800be04 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800bdf6:	697b      	ldr	r3, [r7, #20]
 800bdf8:	2200      	movs	r2, #0
 800bdfa:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    UART_EndRxTransfer(huart);
 800bdfe:	6978      	ldr	r0, [r7, #20]
 800be00:	f7ff ff0e 	bl	800bc20 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800be04:	697b      	ldr	r3, [r7, #20]
 800be06:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800be0a:	f043 0210 	orr.w	r2, r3, #16
 800be0e:	697b      	ldr	r3, [r7, #20]
 800be10:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800be14:	6978      	ldr	r0, [r7, #20]
 800be16:	f7ff fad1 	bl	800b3bc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800be1a:	bf00      	nop
 800be1c:	3718      	adds	r7, #24
 800be1e:	46bd      	mov	sp, r7
 800be20:	bd80      	pop	{r7, pc}

0800be22 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800be22:	b580      	push	{r7, lr}
 800be24:	b084      	sub	sp, #16
 800be26:	af00      	add	r7, sp, #0
 800be28:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800be2a:	687b      	ldr	r3, [r7, #4]
 800be2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800be2e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800be30:	68fb      	ldr	r3, [r7, #12]
 800be32:	2200      	movs	r2, #0
 800be34:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 800be38:	68fb      	ldr	r3, [r7, #12]
 800be3a:	2200      	movs	r2, #0
 800be3c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800be40:	68f8      	ldr	r0, [r7, #12]
 800be42:	f7ff fabb 	bl	800b3bc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800be46:	bf00      	nop
 800be48:	3710      	adds	r7, #16
 800be4a:	46bd      	mov	sp, r7
 800be4c:	bd80      	pop	{r7, pc}

0800be4e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800be4e:	b580      	push	{r7, lr}
 800be50:	b088      	sub	sp, #32
 800be52:	af00      	add	r7, sp, #0
 800be54:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800be56:	687b      	ldr	r3, [r7, #4]
 800be58:	681b      	ldr	r3, [r3, #0]
 800be5a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800be5c:	68fb      	ldr	r3, [r7, #12]
 800be5e:	e853 3f00 	ldrex	r3, [r3]
 800be62:	60bb      	str	r3, [r7, #8]
   return(result);
 800be64:	68bb      	ldr	r3, [r7, #8]
 800be66:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800be6a:	61fb      	str	r3, [r7, #28]
 800be6c:	687b      	ldr	r3, [r7, #4]
 800be6e:	681b      	ldr	r3, [r3, #0]
 800be70:	461a      	mov	r2, r3
 800be72:	69fb      	ldr	r3, [r7, #28]
 800be74:	61bb      	str	r3, [r7, #24]
 800be76:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800be78:	6979      	ldr	r1, [r7, #20]
 800be7a:	69ba      	ldr	r2, [r7, #24]
 800be7c:	e841 2300 	strex	r3, r2, [r1]
 800be80:	613b      	str	r3, [r7, #16]
   return(result);
 800be82:	693b      	ldr	r3, [r7, #16]
 800be84:	2b00      	cmp	r3, #0
 800be86:	d1e6      	bne.n	800be56 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800be88:	687b      	ldr	r3, [r7, #4]
 800be8a:	2220      	movs	r2, #32
 800be8c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800be90:	687b      	ldr	r3, [r7, #4]
 800be92:	2200      	movs	r2, #0
 800be94:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800be96:	6878      	ldr	r0, [r7, #4]
 800be98:	f7f6 fd56 	bl	8002948 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800be9c:	bf00      	nop
 800be9e:	3720      	adds	r7, #32
 800bea0:	46bd      	mov	sp, r7
 800bea2:	bd80      	pop	{r7, pc}

0800bea4 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800bea4:	b480      	push	{r7}
 800bea6:	b083      	sub	sp, #12
 800bea8:	af00      	add	r7, sp, #0
 800beaa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800beac:	bf00      	nop
 800beae:	370c      	adds	r7, #12
 800beb0:	46bd      	mov	sp, r7
 800beb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800beb6:	4770      	bx	lr

0800beb8 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800beb8:	b480      	push	{r7}
 800beba:	b083      	sub	sp, #12
 800bebc:	af00      	add	r7, sp, #0
 800bebe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800bec0:	bf00      	nop
 800bec2:	370c      	adds	r7, #12
 800bec4:	46bd      	mov	sp, r7
 800bec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800beca:	4770      	bx	lr

0800becc <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800becc:	b480      	push	{r7}
 800bece:	b083      	sub	sp, #12
 800bed0:	af00      	add	r7, sp, #0
 800bed2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800bed4:	bf00      	nop
 800bed6:	370c      	adds	r7, #12
 800bed8:	46bd      	mov	sp, r7
 800beda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bede:	4770      	bx	lr

0800bee0 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800bee0:	b480      	push	{r7}
 800bee2:	b085      	sub	sp, #20
 800bee4:	af00      	add	r7, sp, #0
 800bee6:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800bee8:	687b      	ldr	r3, [r7, #4]
 800beea:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800beee:	2b01      	cmp	r3, #1
 800bef0:	d101      	bne.n	800bef6 <HAL_UARTEx_DisableFifoMode+0x16>
 800bef2:	2302      	movs	r3, #2
 800bef4:	e027      	b.n	800bf46 <HAL_UARTEx_DisableFifoMode+0x66>
 800bef6:	687b      	ldr	r3, [r7, #4]
 800bef8:	2201      	movs	r2, #1
 800befa:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800befe:	687b      	ldr	r3, [r7, #4]
 800bf00:	2224      	movs	r2, #36	; 0x24
 800bf02:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800bf06:	687b      	ldr	r3, [r7, #4]
 800bf08:	681b      	ldr	r3, [r3, #0]
 800bf0a:	681b      	ldr	r3, [r3, #0]
 800bf0c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800bf0e:	687b      	ldr	r3, [r7, #4]
 800bf10:	681b      	ldr	r3, [r3, #0]
 800bf12:	681a      	ldr	r2, [r3, #0]
 800bf14:	687b      	ldr	r3, [r7, #4]
 800bf16:	681b      	ldr	r3, [r3, #0]
 800bf18:	f022 0201 	bic.w	r2, r2, #1
 800bf1c:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800bf1e:	68fb      	ldr	r3, [r7, #12]
 800bf20:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800bf24:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800bf26:	687b      	ldr	r3, [r7, #4]
 800bf28:	2200      	movs	r2, #0
 800bf2a:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800bf2c:	687b      	ldr	r3, [r7, #4]
 800bf2e:	681b      	ldr	r3, [r3, #0]
 800bf30:	68fa      	ldr	r2, [r7, #12]
 800bf32:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800bf34:	687b      	ldr	r3, [r7, #4]
 800bf36:	2220      	movs	r2, #32
 800bf38:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800bf3c:	687b      	ldr	r3, [r7, #4]
 800bf3e:	2200      	movs	r2, #0
 800bf40:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800bf44:	2300      	movs	r3, #0
}
 800bf46:	4618      	mov	r0, r3
 800bf48:	3714      	adds	r7, #20
 800bf4a:	46bd      	mov	sp, r7
 800bf4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf50:	4770      	bx	lr

0800bf52 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800bf52:	b580      	push	{r7, lr}
 800bf54:	b084      	sub	sp, #16
 800bf56:	af00      	add	r7, sp, #0
 800bf58:	6078      	str	r0, [r7, #4]
 800bf5a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800bf5c:	687b      	ldr	r3, [r7, #4]
 800bf5e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800bf62:	2b01      	cmp	r3, #1
 800bf64:	d101      	bne.n	800bf6a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800bf66:	2302      	movs	r3, #2
 800bf68:	e02d      	b.n	800bfc6 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800bf6a:	687b      	ldr	r3, [r7, #4]
 800bf6c:	2201      	movs	r2, #1
 800bf6e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800bf72:	687b      	ldr	r3, [r7, #4]
 800bf74:	2224      	movs	r2, #36	; 0x24
 800bf76:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800bf7a:	687b      	ldr	r3, [r7, #4]
 800bf7c:	681b      	ldr	r3, [r3, #0]
 800bf7e:	681b      	ldr	r3, [r3, #0]
 800bf80:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800bf82:	687b      	ldr	r3, [r7, #4]
 800bf84:	681b      	ldr	r3, [r3, #0]
 800bf86:	681a      	ldr	r2, [r3, #0]
 800bf88:	687b      	ldr	r3, [r7, #4]
 800bf8a:	681b      	ldr	r3, [r3, #0]
 800bf8c:	f022 0201 	bic.w	r2, r2, #1
 800bf90:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800bf92:	687b      	ldr	r3, [r7, #4]
 800bf94:	681b      	ldr	r3, [r3, #0]
 800bf96:	689b      	ldr	r3, [r3, #8]
 800bf98:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800bf9c:	687b      	ldr	r3, [r7, #4]
 800bf9e:	681b      	ldr	r3, [r3, #0]
 800bfa0:	683a      	ldr	r2, [r7, #0]
 800bfa2:	430a      	orrs	r2, r1
 800bfa4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800bfa6:	6878      	ldr	r0, [r7, #4]
 800bfa8:	f000 f850 	bl	800c04c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800bfac:	687b      	ldr	r3, [r7, #4]
 800bfae:	681b      	ldr	r3, [r3, #0]
 800bfb0:	68fa      	ldr	r2, [r7, #12]
 800bfb2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800bfb4:	687b      	ldr	r3, [r7, #4]
 800bfb6:	2220      	movs	r2, #32
 800bfb8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800bfbc:	687b      	ldr	r3, [r7, #4]
 800bfbe:	2200      	movs	r2, #0
 800bfc0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800bfc4:	2300      	movs	r3, #0
}
 800bfc6:	4618      	mov	r0, r3
 800bfc8:	3710      	adds	r7, #16
 800bfca:	46bd      	mov	sp, r7
 800bfcc:	bd80      	pop	{r7, pc}

0800bfce <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800bfce:	b580      	push	{r7, lr}
 800bfd0:	b084      	sub	sp, #16
 800bfd2:	af00      	add	r7, sp, #0
 800bfd4:	6078      	str	r0, [r7, #4]
 800bfd6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800bfd8:	687b      	ldr	r3, [r7, #4]
 800bfda:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800bfde:	2b01      	cmp	r3, #1
 800bfe0:	d101      	bne.n	800bfe6 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800bfe2:	2302      	movs	r3, #2
 800bfe4:	e02d      	b.n	800c042 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800bfe6:	687b      	ldr	r3, [r7, #4]
 800bfe8:	2201      	movs	r2, #1
 800bfea:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800bfee:	687b      	ldr	r3, [r7, #4]
 800bff0:	2224      	movs	r2, #36	; 0x24
 800bff2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800bff6:	687b      	ldr	r3, [r7, #4]
 800bff8:	681b      	ldr	r3, [r3, #0]
 800bffa:	681b      	ldr	r3, [r3, #0]
 800bffc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800bffe:	687b      	ldr	r3, [r7, #4]
 800c000:	681b      	ldr	r3, [r3, #0]
 800c002:	681a      	ldr	r2, [r3, #0]
 800c004:	687b      	ldr	r3, [r7, #4]
 800c006:	681b      	ldr	r3, [r3, #0]
 800c008:	f022 0201 	bic.w	r2, r2, #1
 800c00c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800c00e:	687b      	ldr	r3, [r7, #4]
 800c010:	681b      	ldr	r3, [r3, #0]
 800c012:	689b      	ldr	r3, [r3, #8]
 800c014:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800c018:	687b      	ldr	r3, [r7, #4]
 800c01a:	681b      	ldr	r3, [r3, #0]
 800c01c:	683a      	ldr	r2, [r7, #0]
 800c01e:	430a      	orrs	r2, r1
 800c020:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800c022:	6878      	ldr	r0, [r7, #4]
 800c024:	f000 f812 	bl	800c04c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c028:	687b      	ldr	r3, [r7, #4]
 800c02a:	681b      	ldr	r3, [r3, #0]
 800c02c:	68fa      	ldr	r2, [r7, #12]
 800c02e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c030:	687b      	ldr	r3, [r7, #4]
 800c032:	2220      	movs	r2, #32
 800c034:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c038:	687b      	ldr	r3, [r7, #4]
 800c03a:	2200      	movs	r2, #0
 800c03c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800c040:	2300      	movs	r3, #0
}
 800c042:	4618      	mov	r0, r3
 800c044:	3710      	adds	r7, #16
 800c046:	46bd      	mov	sp, r7
 800c048:	bd80      	pop	{r7, pc}
	...

0800c04c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800c04c:	b480      	push	{r7}
 800c04e:	b085      	sub	sp, #20
 800c050:	af00      	add	r7, sp, #0
 800c052:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800c054:	687b      	ldr	r3, [r7, #4]
 800c056:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800c058:	2b00      	cmp	r3, #0
 800c05a:	d108      	bne.n	800c06e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800c05c:	687b      	ldr	r3, [r7, #4]
 800c05e:	2201      	movs	r2, #1
 800c060:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800c064:	687b      	ldr	r3, [r7, #4]
 800c066:	2201      	movs	r2, #1
 800c068:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800c06c:	e031      	b.n	800c0d2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800c06e:	2308      	movs	r3, #8
 800c070:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800c072:	2308      	movs	r3, #8
 800c074:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800c076:	687b      	ldr	r3, [r7, #4]
 800c078:	681b      	ldr	r3, [r3, #0]
 800c07a:	689b      	ldr	r3, [r3, #8]
 800c07c:	0e5b      	lsrs	r3, r3, #25
 800c07e:	b2db      	uxtb	r3, r3
 800c080:	f003 0307 	and.w	r3, r3, #7
 800c084:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800c086:	687b      	ldr	r3, [r7, #4]
 800c088:	681b      	ldr	r3, [r3, #0]
 800c08a:	689b      	ldr	r3, [r3, #8]
 800c08c:	0f5b      	lsrs	r3, r3, #29
 800c08e:	b2db      	uxtb	r3, r3
 800c090:	f003 0307 	and.w	r3, r3, #7
 800c094:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800c096:	7bbb      	ldrb	r3, [r7, #14]
 800c098:	7b3a      	ldrb	r2, [r7, #12]
 800c09a:	4911      	ldr	r1, [pc, #68]	; (800c0e0 <UARTEx_SetNbDataToProcess+0x94>)
 800c09c:	5c8a      	ldrb	r2, [r1, r2]
 800c09e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800c0a2:	7b3a      	ldrb	r2, [r7, #12]
 800c0a4:	490f      	ldr	r1, [pc, #60]	; (800c0e4 <UARTEx_SetNbDataToProcess+0x98>)
 800c0a6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800c0a8:	fb93 f3f2 	sdiv	r3, r3, r2
 800c0ac:	b29a      	uxth	r2, r3
 800c0ae:	687b      	ldr	r3, [r7, #4]
 800c0b0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800c0b4:	7bfb      	ldrb	r3, [r7, #15]
 800c0b6:	7b7a      	ldrb	r2, [r7, #13]
 800c0b8:	4909      	ldr	r1, [pc, #36]	; (800c0e0 <UARTEx_SetNbDataToProcess+0x94>)
 800c0ba:	5c8a      	ldrb	r2, [r1, r2]
 800c0bc:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800c0c0:	7b7a      	ldrb	r2, [r7, #13]
 800c0c2:	4908      	ldr	r1, [pc, #32]	; (800c0e4 <UARTEx_SetNbDataToProcess+0x98>)
 800c0c4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800c0c6:	fb93 f3f2 	sdiv	r3, r3, r2
 800c0ca:	b29a      	uxth	r2, r3
 800c0cc:	687b      	ldr	r3, [r7, #4]
 800c0ce:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800c0d2:	bf00      	nop
 800c0d4:	3714      	adds	r7, #20
 800c0d6:	46bd      	mov	sp, r7
 800c0d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0dc:	4770      	bx	lr
 800c0de:	bf00      	nop
 800c0e0:	08016944 	.word	0x08016944
 800c0e4:	0801694c 	.word	0x0801694c

0800c0e8 <aci_gap_set_non_discoverable>:
 */

#include "ble_gap_aci.h"

tBleStatus aci_gap_set_non_discoverable( void )
{
 800c0e8:	b580      	push	{r7, lr}
 800c0ea:	b088      	sub	sp, #32
 800c0ec:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 800c0ee:	2300      	movs	r3, #0
 800c0f0:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800c0f2:	f107 0308 	add.w	r3, r7, #8
 800c0f6:	2218      	movs	r2, #24
 800c0f8:	2100      	movs	r1, #0
 800c0fa:	4618      	mov	r0, r3
 800c0fc:	f001 fc96 	bl	800da2c <Osal_MemSet>
  rq.ogf = 0x3f;
 800c100:	233f      	movs	r3, #63	; 0x3f
 800c102:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x081;
 800c104:	2381      	movs	r3, #129	; 0x81
 800c106:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800c108:	1dfb      	adds	r3, r7, #7
 800c10a:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800c10c:	2301      	movs	r3, #1
 800c10e:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 800c110:	f107 0308 	add.w	r3, r7, #8
 800c114:	2100      	movs	r1, #0
 800c116:	4618      	mov	r0, r3
 800c118:	f001 fb4c 	bl	800d7b4 <hci_send_req>
 800c11c:	4603      	mov	r3, r0
 800c11e:	2b00      	cmp	r3, #0
 800c120:	da01      	bge.n	800c126 <aci_gap_set_non_discoverable+0x3e>
    return BLE_STATUS_TIMEOUT;
 800c122:	23ff      	movs	r3, #255	; 0xff
 800c124:	e000      	b.n	800c128 <aci_gap_set_non_discoverable+0x40>
  return status;
 800c126:	79fb      	ldrb	r3, [r7, #7]
}
 800c128:	4618      	mov	r0, r3
 800c12a:	3720      	adds	r7, #32
 800c12c:	46bd      	mov	sp, r7
 800c12e:	bd80      	pop	{r7, pc}

0800c130 <aci_gap_set_discoverable>:
                                     const uint8_t* Local_Name,
                                     uint8_t Service_Uuid_length,
                                     const uint8_t* Service_Uuid_List,
                                     uint16_t Slave_Conn_Interval_Min,
                                     uint16_t Slave_Conn_Interval_Max )
{
 800c130:	b5b0      	push	{r4, r5, r7, lr}
 800c132:	b0ce      	sub	sp, #312	; 0x138
 800c134:	af00      	add	r7, sp, #0
 800c136:	4605      	mov	r5, r0
 800c138:	460c      	mov	r4, r1
 800c13a:	4610      	mov	r0, r2
 800c13c:	4619      	mov	r1, r3
 800c13e:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800c142:	f2a3 1331 	subw	r3, r3, #305	; 0x131
 800c146:	462a      	mov	r2, r5
 800c148:	701a      	strb	r2, [r3, #0]
 800c14a:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800c14e:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 800c152:	4622      	mov	r2, r4
 800c154:	801a      	strh	r2, [r3, #0]
 800c156:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800c15a:	f5a3 739b 	sub.w	r3, r3, #310	; 0x136
 800c15e:	4602      	mov	r2, r0
 800c160:	801a      	strh	r2, [r3, #0]
 800c162:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800c166:	f5a3 7399 	sub.w	r3, r3, #306	; 0x132
 800c16a:	460a      	mov	r2, r1
 800c16c:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_discoverable_cp0 *cp0 = (aci_gap_set_discoverable_cp0*)(cmd_buffer);
 800c16e:	f107 0310 	add.w	r3, r7, #16
 800c172:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  aci_gap_set_discoverable_cp1 *cp1 = (aci_gap_set_discoverable_cp1*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)));
 800c176:	f897 314c 	ldrb.w	r3, [r7, #332]	; 0x14c
 800c17a:	3308      	adds	r3, #8
 800c17c:	f107 0210 	add.w	r2, r7, #16
 800c180:	4413      	add	r3, r2
 800c182:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  aci_gap_set_discoverable_cp2 *cp2 = (aci_gap_set_discoverable_cp2*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)) + 1 + Service_Uuid_length * (sizeof(uint8_t)));
 800c186:	f897 214c 	ldrb.w	r2, [r7, #332]	; 0x14c
 800c18a:	f897 3154 	ldrb.w	r3, [r7, #340]	; 0x154
 800c18e:	4413      	add	r3, r2
 800c190:	3309      	adds	r3, #9
 800c192:	f107 0210 	add.w	r2, r7, #16
 800c196:	4413      	add	r3, r2
 800c198:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 800c19c:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800c1a0:	f2a3 1329 	subw	r3, r3, #297	; 0x129
 800c1a4:	2200      	movs	r2, #0
 800c1a6:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800c1a8:	2300      	movs	r3, #0
 800c1aa:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Advertising_Type = Advertising_Type;
 800c1ae:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800c1b2:	f507 729c 	add.w	r2, r7, #312	; 0x138
 800c1b6:	f2a2 1231 	subw	r2, r2, #305	; 0x131
 800c1ba:	7812      	ldrb	r2, [r2, #0]
 800c1bc:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800c1be:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800c1c2:	3301      	adds	r3, #1
 800c1c4:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Advertising_Interval_Min = Advertising_Interval_Min;
 800c1c8:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800c1cc:	f507 729c 	add.w	r2, r7, #312	; 0x138
 800c1d0:	f5a2 729a 	sub.w	r2, r2, #308	; 0x134
 800c1d4:	8812      	ldrh	r2, [r2, #0]
 800c1d6:	f8a3 2001 	strh.w	r2, [r3, #1]
  index_input += 2;
 800c1da:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800c1de:	3302      	adds	r3, #2
 800c1e0:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Advertising_Interval_Max = Advertising_Interval_Max;
 800c1e4:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800c1e8:	f507 729c 	add.w	r2, r7, #312	; 0x138
 800c1ec:	f5a2 729b 	sub.w	r2, r2, #310	; 0x136
 800c1f0:	8812      	ldrh	r2, [r2, #0]
 800c1f2:	f8a3 2003 	strh.w	r2, [r3, #3]
  index_input += 2;
 800c1f6:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800c1fa:	3302      	adds	r3, #2
 800c1fc:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Own_Address_Type = Own_Address_Type;
 800c200:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800c204:	f507 729c 	add.w	r2, r7, #312	; 0x138
 800c208:	f5a2 7299 	sub.w	r2, r2, #306	; 0x132
 800c20c:	7812      	ldrb	r2, [r2, #0]
 800c20e:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 800c210:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800c214:	3301      	adds	r3, #1
 800c216:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Advertising_Filter_Policy = Advertising_Filter_Policy;
 800c21a:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800c21e:	f897 2148 	ldrb.w	r2, [r7, #328]	; 0x148
 800c222:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 800c224:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800c228:	3301      	adds	r3, #1
 800c22a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Local_Name_Length = Local_Name_Length;
 800c22e:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800c232:	f897 214c 	ldrb.w	r2, [r7, #332]	; 0x14c
 800c236:	71da      	strb	r2, [r3, #7]
  index_input += 1;
 800c238:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800c23c:	3301      	adds	r3, #1
 800c23e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  /* var_len_data input */
  {
    Osal_MemCpy( (void*)&cp0->Local_Name, (const void*)Local_Name, Local_Name_Length );
 800c242:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800c246:	3308      	adds	r3, #8
 800c248:	f897 214c 	ldrb.w	r2, [r7, #332]	; 0x14c
 800c24c:	f8d7 1150 	ldr.w	r1, [r7, #336]	; 0x150
 800c250:	4618      	mov	r0, r3
 800c252:	f001 fbdb 	bl	800da0c <Osal_MemCpy>
    index_input += Local_Name_Length;
 800c256:	f897 314c 	ldrb.w	r3, [r7, #332]	; 0x14c
 800c25a:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 800c25e:	4413      	add	r3, r2
 800c260:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
    {
      cp1->Service_Uuid_length = Service_Uuid_length;
 800c264:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800c268:	f897 2154 	ldrb.w	r2, [r7, #340]	; 0x154
 800c26c:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 800c26e:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800c272:	3301      	adds	r3, #1
 800c274:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
    Osal_MemCpy( (void*)&cp1->Service_Uuid_List, (const void*)Service_Uuid_List, Service_Uuid_length );
 800c278:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800c27c:	3301      	adds	r3, #1
 800c27e:	f897 2154 	ldrb.w	r2, [r7, #340]	; 0x154
 800c282:	f8d7 1158 	ldr.w	r1, [r7, #344]	; 0x158
 800c286:	4618      	mov	r0, r3
 800c288:	f001 fbc0 	bl	800da0c <Osal_MemCpy>
    index_input += Service_Uuid_length;
 800c28c:	f897 3154 	ldrb.w	r3, [r7, #340]	; 0x154
 800c290:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 800c294:	4413      	add	r3, r2
 800c296:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
    {
      cp2->Slave_Conn_Interval_Min = Slave_Conn_Interval_Min;
 800c29a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c29e:	f8b7 215c 	ldrh.w	r2, [r7, #348]	; 0x15c
 800c2a2:	801a      	strh	r2, [r3, #0]
    }
    index_input += 2;
 800c2a4:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800c2a8:	3302      	adds	r3, #2
 800c2aa:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
    {
      cp2->Slave_Conn_Interval_Max = Slave_Conn_Interval_Max;
 800c2ae:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c2b2:	f8b7 2160 	ldrh.w	r2, [r7, #352]	; 0x160
 800c2b6:	805a      	strh	r2, [r3, #2]
    }
    index_input += 2;
 800c2b8:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800c2bc:	3302      	adds	r3, #2
 800c2be:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800c2c2:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800c2c6:	2218      	movs	r2, #24
 800c2c8:	2100      	movs	r1, #0
 800c2ca:	4618      	mov	r0, r3
 800c2cc:	f001 fbae 	bl	800da2c <Osal_MemSet>
  rq.ogf = 0x3f;
 800c2d0:	233f      	movs	r3, #63	; 0x3f
 800c2d2:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x083;
 800c2d6:	2383      	movs	r3, #131	; 0x83
 800c2d8:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800c2dc:	f107 0310 	add.w	r3, r7, #16
 800c2e0:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800c2e4:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800c2e8:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 800c2ec:	f107 030f 	add.w	r3, r7, #15
 800c2f0:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 800c2f4:	2301      	movs	r3, #1
 800c2f6:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800c2fa:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800c2fe:	2100      	movs	r1, #0
 800c300:	4618      	mov	r0, r3
 800c302:	f001 fa57 	bl	800d7b4 <hci_send_req>
 800c306:	4603      	mov	r3, r0
 800c308:	2b00      	cmp	r3, #0
 800c30a:	da01      	bge.n	800c310 <aci_gap_set_discoverable+0x1e0>
    return BLE_STATUS_TIMEOUT;
 800c30c:	23ff      	movs	r3, #255	; 0xff
 800c30e:	e004      	b.n	800c31a <aci_gap_set_discoverable+0x1ea>
  return status;
 800c310:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800c314:	f2a3 1329 	subw	r3, r3, #297	; 0x129
 800c318:	781b      	ldrb	r3, [r3, #0]
}
 800c31a:	4618      	mov	r0, r3
 800c31c:	f507 779c 	add.w	r7, r7, #312	; 0x138
 800c320:	46bd      	mov	sp, r7
 800c322:	bdb0      	pop	{r4, r5, r7, pc}

0800c324 <aci_gap_set_io_capability>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_set_io_capability( uint8_t IO_Capability )
{
 800c324:	b580      	push	{r7, lr}
 800c326:	b0cc      	sub	sp, #304	; 0x130
 800c328:	af00      	add	r7, sp, #0
 800c32a:	4602      	mov	r2, r0
 800c32c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c330:	f2a3 1329 	subw	r3, r3, #297	; 0x129
 800c334:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_io_capability_cp0 *cp0 = (aci_gap_set_io_capability_cp0*)(cmd_buffer);
 800c336:	f107 0310 	add.w	r3, r7, #16
 800c33a:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 800c33e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c342:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 800c346:	2200      	movs	r2, #0
 800c348:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800c34a:	2300      	movs	r3, #0
 800c34c:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->IO_Capability = IO_Capability;
 800c350:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c354:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800c358:	f2a2 1229 	subw	r2, r2, #297	; 0x129
 800c35c:	7812      	ldrb	r2, [r2, #0]
 800c35e:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800c360:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800c364:	3301      	adds	r3, #1
 800c366:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800c36a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800c36e:	2218      	movs	r2, #24
 800c370:	2100      	movs	r1, #0
 800c372:	4618      	mov	r0, r3
 800c374:	f001 fb5a 	bl	800da2c <Osal_MemSet>
  rq.ogf = 0x3f;
 800c378:	233f      	movs	r3, #63	; 0x3f
 800c37a:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x085;
 800c37e:	2385      	movs	r3, #133	; 0x85
 800c380:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800c384:	f107 0310 	add.w	r3, r7, #16
 800c388:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800c38c:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800c390:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 800c394:	f107 030f 	add.w	r3, r7, #15
 800c398:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 800c39c:	2301      	movs	r3, #1
 800c39e:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800c3a2:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800c3a6:	2100      	movs	r1, #0
 800c3a8:	4618      	mov	r0, r3
 800c3aa:	f001 fa03 	bl	800d7b4 <hci_send_req>
 800c3ae:	4603      	mov	r3, r0
 800c3b0:	2b00      	cmp	r3, #0
 800c3b2:	da01      	bge.n	800c3b8 <aci_gap_set_io_capability+0x94>
    return BLE_STATUS_TIMEOUT;
 800c3b4:	23ff      	movs	r3, #255	; 0xff
 800c3b6:	e004      	b.n	800c3c2 <aci_gap_set_io_capability+0x9e>
  return status;
 800c3b8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c3bc:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 800c3c0:	781b      	ldrb	r3, [r3, #0]
}
 800c3c2:	4618      	mov	r0, r3
 800c3c4:	f507 7798 	add.w	r7, r7, #304	; 0x130
 800c3c8:	46bd      	mov	sp, r7
 800c3ca:	bd80      	pop	{r7, pc}

0800c3cc <aci_gap_set_authentication_requirement>:
                                                   uint8_t Min_Encryption_Key_Size,
                                                   uint8_t Max_Encryption_Key_Size,
                                                   uint8_t Use_Fixed_Pin,
                                                   uint32_t Fixed_Pin,
                                                   uint8_t Identity_Address_Type )
{
 800c3cc:	b5b0      	push	{r4, r5, r7, lr}
 800c3ce:	b0cc      	sub	sp, #304	; 0x130
 800c3d0:	af00      	add	r7, sp, #0
 800c3d2:	4605      	mov	r5, r0
 800c3d4:	460c      	mov	r4, r1
 800c3d6:	4610      	mov	r0, r2
 800c3d8:	4619      	mov	r1, r3
 800c3da:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c3de:	f2a3 1329 	subw	r3, r3, #297	; 0x129
 800c3e2:	462a      	mov	r2, r5
 800c3e4:	701a      	strb	r2, [r3, #0]
 800c3e6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c3ea:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 800c3ee:	4622      	mov	r2, r4
 800c3f0:	701a      	strb	r2, [r3, #0]
 800c3f2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c3f6:	f2a3 132b 	subw	r3, r3, #299	; 0x12b
 800c3fa:	4602      	mov	r2, r0
 800c3fc:	701a      	strb	r2, [r3, #0]
 800c3fe:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c402:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800c406:	460a      	mov	r2, r1
 800c408:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_authentication_requirement_cp0 *cp0 = (aci_gap_set_authentication_requirement_cp0*)(cmd_buffer);
 800c40a:	f107 0310 	add.w	r3, r7, #16
 800c40e:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 800c412:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c416:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 800c41a:	2200      	movs	r2, #0
 800c41c:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800c41e:	2300      	movs	r3, #0
 800c420:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Bonding_Mode = Bonding_Mode;
 800c424:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c428:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800c42c:	f2a2 1229 	subw	r2, r2, #297	; 0x129
 800c430:	7812      	ldrb	r2, [r2, #0]
 800c432:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800c434:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800c438:	3301      	adds	r3, #1
 800c43a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->MITM_Mode = MITM_Mode;
 800c43e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c442:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800c446:	f5a2 7295 	sub.w	r2, r2, #298	; 0x12a
 800c44a:	7812      	ldrb	r2, [r2, #0]
 800c44c:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800c44e:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800c452:	3301      	adds	r3, #1
 800c454:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->SC_Support = SC_Support;
 800c458:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c45c:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800c460:	f2a2 122b 	subw	r2, r2, #299	; 0x12b
 800c464:	7812      	ldrb	r2, [r2, #0]
 800c466:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800c468:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800c46c:	3301      	adds	r3, #1
 800c46e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->KeyPress_Notification_Support = KeyPress_Notification_Support;
 800c472:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c476:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800c47a:	f5a2 7296 	sub.w	r2, r2, #300	; 0x12c
 800c47e:	7812      	ldrb	r2, [r2, #0]
 800c480:	70da      	strb	r2, [r3, #3]
  index_input += 1;
 800c482:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800c486:	3301      	adds	r3, #1
 800c488:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Min_Encryption_Key_Size = Min_Encryption_Key_Size;
 800c48c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c490:	f897 2140 	ldrb.w	r2, [r7, #320]	; 0x140
 800c494:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 800c496:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800c49a:	3301      	adds	r3, #1
 800c49c:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Max_Encryption_Key_Size = Max_Encryption_Key_Size;
 800c4a0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c4a4:	f897 2144 	ldrb.w	r2, [r7, #324]	; 0x144
 800c4a8:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 800c4aa:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800c4ae:	3301      	adds	r3, #1
 800c4b0:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Use_Fixed_Pin = Use_Fixed_Pin;
 800c4b4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c4b8:	f897 2148 	ldrb.w	r2, [r7, #328]	; 0x148
 800c4bc:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 800c4be:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800c4c2:	3301      	adds	r3, #1
 800c4c4:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Fixed_Pin = Fixed_Pin;
 800c4c8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c4cc:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 800c4d0:	f8c3 2007 	str.w	r2, [r3, #7]
  index_input += 4;
 800c4d4:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800c4d8:	3304      	adds	r3, #4
 800c4da:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Identity_Address_Type = Identity_Address_Type;
 800c4de:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c4e2:	f897 2150 	ldrb.w	r2, [r7, #336]	; 0x150
 800c4e6:	72da      	strb	r2, [r3, #11]
  index_input += 1;
 800c4e8:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800c4ec:	3301      	adds	r3, #1
 800c4ee:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800c4f2:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800c4f6:	2218      	movs	r2, #24
 800c4f8:	2100      	movs	r1, #0
 800c4fa:	4618      	mov	r0, r3
 800c4fc:	f001 fa96 	bl	800da2c <Osal_MemSet>
  rq.ogf = 0x3f;
 800c500:	233f      	movs	r3, #63	; 0x3f
 800c502:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x086;
 800c506:	2386      	movs	r3, #134	; 0x86
 800c508:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800c50c:	f107 0310 	add.w	r3, r7, #16
 800c510:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800c514:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800c518:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 800c51c:	f107 030f 	add.w	r3, r7, #15
 800c520:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 800c524:	2301      	movs	r3, #1
 800c526:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800c52a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800c52e:	2100      	movs	r1, #0
 800c530:	4618      	mov	r0, r3
 800c532:	f001 f93f 	bl	800d7b4 <hci_send_req>
 800c536:	4603      	mov	r3, r0
 800c538:	2b00      	cmp	r3, #0
 800c53a:	da01      	bge.n	800c540 <aci_gap_set_authentication_requirement+0x174>
    return BLE_STATUS_TIMEOUT;
 800c53c:	23ff      	movs	r3, #255	; 0xff
 800c53e:	e004      	b.n	800c54a <aci_gap_set_authentication_requirement+0x17e>
  return status;
 800c540:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c544:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 800c548:	781b      	ldrb	r3, [r3, #0]
}
 800c54a:	4618      	mov	r0, r3
 800c54c:	f507 7798 	add.w	r7, r7, #304	; 0x130
 800c550:	46bd      	mov	sp, r7
 800c552:	bdb0      	pop	{r4, r5, r7, pc}

0800c554 <aci_gap_pass_key_resp>:
  return status;
}

tBleStatus aci_gap_pass_key_resp( uint16_t Connection_Handle,
                                  uint32_t Pass_Key )
{
 800c554:	b580      	push	{r7, lr}
 800c556:	b0cc      	sub	sp, #304	; 0x130
 800c558:	af00      	add	r7, sp, #0
 800c55a:	4602      	mov	r2, r0
 800c55c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c560:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800c564:	6019      	str	r1, [r3, #0]
 800c566:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c56a:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 800c56e:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_pass_key_resp_cp0 *cp0 = (aci_gap_pass_key_resp_cp0*)(cmd_buffer);
 800c570:	f107 0310 	add.w	r3, r7, #16
 800c574:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 800c578:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c57c:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 800c580:	2200      	movs	r2, #0
 800c582:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800c584:	2300      	movs	r3, #0
 800c586:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Connection_Handle = Connection_Handle;
 800c58a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c58e:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800c592:	f5a2 7295 	sub.w	r2, r2, #298	; 0x12a
 800c596:	8812      	ldrh	r2, [r2, #0]
 800c598:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800c59a:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800c59e:	3302      	adds	r3, #2
 800c5a0:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Pass_Key = Pass_Key;
 800c5a4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c5a8:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800c5ac:	f5a2 7298 	sub.w	r2, r2, #304	; 0x130
 800c5b0:	6812      	ldr	r2, [r2, #0]
 800c5b2:	f8c3 2002 	str.w	r2, [r3, #2]
  index_input += 4;
 800c5b6:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800c5ba:	3304      	adds	r3, #4
 800c5bc:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800c5c0:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800c5c4:	2218      	movs	r2, #24
 800c5c6:	2100      	movs	r1, #0
 800c5c8:	4618      	mov	r0, r3
 800c5ca:	f001 fa2f 	bl	800da2c <Osal_MemSet>
  rq.ogf = 0x3f;
 800c5ce:	233f      	movs	r3, #63	; 0x3f
 800c5d0:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x088;
 800c5d4:	2388      	movs	r3, #136	; 0x88
 800c5d6:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800c5da:	f107 0310 	add.w	r3, r7, #16
 800c5de:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800c5e2:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800c5e6:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 800c5ea:	f107 030f 	add.w	r3, r7, #15
 800c5ee:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 800c5f2:	2301      	movs	r3, #1
 800c5f4:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800c5f8:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800c5fc:	2100      	movs	r1, #0
 800c5fe:	4618      	mov	r0, r3
 800c600:	f001 f8d8 	bl	800d7b4 <hci_send_req>
 800c604:	4603      	mov	r3, r0
 800c606:	2b00      	cmp	r3, #0
 800c608:	da01      	bge.n	800c60e <aci_gap_pass_key_resp+0xba>
    return BLE_STATUS_TIMEOUT;
 800c60a:	23ff      	movs	r3, #255	; 0xff
 800c60c:	e004      	b.n	800c618 <aci_gap_pass_key_resp+0xc4>
  return status;
 800c60e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c612:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 800c616:	781b      	ldrb	r3, [r3, #0]
}
 800c618:	4618      	mov	r0, r3
 800c61a:	f507 7798 	add.w	r7, r7, #304	; 0x130
 800c61e:	46bd      	mov	sp, r7
 800c620:	bd80      	pop	{r7, pc}

0800c622 <aci_gap_init>:
                         uint8_t privacy_enabled,
                         uint8_t device_name_char_len,
                         uint16_t* Service_Handle,
                         uint16_t* Dev_Name_Char_Handle,
                         uint16_t* Appearance_Char_Handle )
{
 800c622:	b590      	push	{r4, r7, lr}
 800c624:	b0cd      	sub	sp, #308	; 0x134
 800c626:	af00      	add	r7, sp, #0
 800c628:	4604      	mov	r4, r0
 800c62a:	4608      	mov	r0, r1
 800c62c:	4611      	mov	r1, r2
 800c62e:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800c632:	f5a2 7298 	sub.w	r2, r2, #304	; 0x130
 800c636:	6013      	str	r3, [r2, #0]
 800c638:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c63c:	f2a3 1329 	subw	r3, r3, #297	; 0x129
 800c640:	4622      	mov	r2, r4
 800c642:	701a      	strb	r2, [r3, #0]
 800c644:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c648:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 800c64c:	4602      	mov	r2, r0
 800c64e:	701a      	strb	r2, [r3, #0]
 800c650:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c654:	f2a3 132b 	subw	r3, r3, #299	; 0x12b
 800c658:	460a      	mov	r2, r1
 800c65a:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_init_cp0 *cp0 = (aci_gap_init_cp0*)(cmd_buffer);
 800c65c:	f107 0310 	add.w	r3, r7, #16
 800c660:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  aci_gap_init_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 800c664:	f107 0308 	add.w	r3, r7, #8
 800c668:	2207      	movs	r2, #7
 800c66a:	2100      	movs	r1, #0
 800c66c:	4618      	mov	r0, r3
 800c66e:	f001 f9dd 	bl	800da2c <Osal_MemSet>
  int index_input = 0;
 800c672:	2300      	movs	r3, #0
 800c674:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Role = Role;
 800c678:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c67c:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800c680:	f2a2 1229 	subw	r2, r2, #297	; 0x129
 800c684:	7812      	ldrb	r2, [r2, #0]
 800c686:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800c688:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800c68c:	3301      	adds	r3, #1
 800c68e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->privacy_enabled = privacy_enabled;
 800c692:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c696:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800c69a:	f5a2 7295 	sub.w	r2, r2, #298	; 0x12a
 800c69e:	7812      	ldrb	r2, [r2, #0]
 800c6a0:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800c6a2:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800c6a6:	3301      	adds	r3, #1
 800c6a8:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->device_name_char_len = device_name_char_len;
 800c6ac:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c6b0:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800c6b4:	f2a2 122b 	subw	r2, r2, #299	; 0x12b
 800c6b8:	7812      	ldrb	r2, [r2, #0]
 800c6ba:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800c6bc:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800c6c0:	3301      	adds	r3, #1
 800c6c2:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800c6c6:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800c6ca:	2218      	movs	r2, #24
 800c6cc:	2100      	movs	r1, #0
 800c6ce:	4618      	mov	r0, r3
 800c6d0:	f001 f9ac 	bl	800da2c <Osal_MemSet>
  rq.ogf = 0x3f;
 800c6d4:	233f      	movs	r3, #63	; 0x3f
 800c6d6:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x08a;
 800c6da:	238a      	movs	r3, #138	; 0x8a
 800c6dc:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800c6e0:	f107 0310 	add.w	r3, r7, #16
 800c6e4:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800c6e8:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800c6ec:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &resp;
 800c6f0:	f107 0308 	add.w	r3, r7, #8
 800c6f4:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = sizeof(resp);
 800c6f8:	2307      	movs	r3, #7
 800c6fa:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800c6fe:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800c702:	2100      	movs	r1, #0
 800c704:	4618      	mov	r0, r3
 800c706:	f001 f855 	bl	800d7b4 <hci_send_req>
 800c70a:	4603      	mov	r3, r0
 800c70c:	2b00      	cmp	r3, #0
 800c70e:	da01      	bge.n	800c714 <aci_gap_init+0xf2>
    return BLE_STATUS_TIMEOUT;
 800c710:	23ff      	movs	r3, #255	; 0xff
 800c712:	e02e      	b.n	800c772 <aci_gap_init+0x150>
  if ( resp.Status )
 800c714:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c718:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 800c71c:	781b      	ldrb	r3, [r3, #0]
 800c71e:	2b00      	cmp	r3, #0
 800c720:	d005      	beq.n	800c72e <aci_gap_init+0x10c>
    return resp.Status;
 800c722:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c726:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 800c72a:	781b      	ldrb	r3, [r3, #0]
 800c72c:	e021      	b.n	800c772 <aci_gap_init+0x150>
  *Service_Handle = resp.Service_Handle;
 800c72e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c732:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 800c736:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800c73a:	b29a      	uxth	r2, r3
 800c73c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c740:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800c744:	681b      	ldr	r3, [r3, #0]
 800c746:	801a      	strh	r2, [r3, #0]
  *Dev_Name_Char_Handle = resp.Dev_Name_Char_Handle;
 800c748:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c74c:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 800c750:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 800c754:	b29a      	uxth	r2, r3
 800c756:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 800c75a:	801a      	strh	r2, [r3, #0]
  *Appearance_Char_Handle = resp.Appearance_Char_Handle;
 800c75c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c760:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 800c764:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 800c768:	b29a      	uxth	r2, r3
 800c76a:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 800c76e:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 800c770:	2300      	movs	r3, #0
}
 800c772:	4618      	mov	r0, r3
 800c774:	f507 779a 	add.w	r7, r7, #308	; 0x134
 800c778:	46bd      	mov	sp, r7
 800c77a:	bd90      	pop	{r4, r7, pc}

0800c77c <aci_gap_update_adv_data>:
  return status;
}

tBleStatus aci_gap_update_adv_data( uint8_t AdvDataLen,
                                    const uint8_t* AdvData )
{
 800c77c:	b580      	push	{r7, lr}
 800c77e:	b0cc      	sub	sp, #304	; 0x130
 800c780:	af00      	add	r7, sp, #0
 800c782:	4602      	mov	r2, r0
 800c784:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c788:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800c78c:	6019      	str	r1, [r3, #0]
 800c78e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c792:	f2a3 1329 	subw	r3, r3, #297	; 0x129
 800c796:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_update_adv_data_cp0 *cp0 = (aci_gap_update_adv_data_cp0*)(cmd_buffer);
 800c798:	f107 0310 	add.w	r3, r7, #16
 800c79c:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 800c7a0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c7a4:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 800c7a8:	2200      	movs	r2, #0
 800c7aa:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800c7ac:	2300      	movs	r3, #0
 800c7ae:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->AdvDataLen = AdvDataLen;
 800c7b2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c7b6:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800c7ba:	f2a2 1229 	subw	r2, r2, #297	; 0x129
 800c7be:	7812      	ldrb	r2, [r2, #0]
 800c7c0:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800c7c2:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800c7c6:	3301      	adds	r3, #1
 800c7c8:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemCpy( (void*)&cp0->AdvData, (const void*)AdvData, AdvDataLen );
 800c7cc:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c7d0:	1c58      	adds	r0, r3, #1
 800c7d2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c7d6:	f2a3 1329 	subw	r3, r3, #297	; 0x129
 800c7da:	781a      	ldrb	r2, [r3, #0]
 800c7dc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c7e0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800c7e4:	6819      	ldr	r1, [r3, #0]
 800c7e6:	f001 f911 	bl	800da0c <Osal_MemCpy>
  index_input += AdvDataLen;
 800c7ea:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c7ee:	f2a3 1329 	subw	r3, r3, #297	; 0x129
 800c7f2:	781b      	ldrb	r3, [r3, #0]
 800c7f4:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 800c7f8:	4413      	add	r3, r2
 800c7fa:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800c7fe:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800c802:	2218      	movs	r2, #24
 800c804:	2100      	movs	r1, #0
 800c806:	4618      	mov	r0, r3
 800c808:	f001 f910 	bl	800da2c <Osal_MemSet>
  rq.ogf = 0x3f;
 800c80c:	233f      	movs	r3, #63	; 0x3f
 800c80e:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x08e;
 800c812:	238e      	movs	r3, #142	; 0x8e
 800c814:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800c818:	f107 0310 	add.w	r3, r7, #16
 800c81c:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800c820:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800c824:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 800c828:	f107 030f 	add.w	r3, r7, #15
 800c82c:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 800c830:	2301      	movs	r3, #1
 800c832:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800c836:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800c83a:	2100      	movs	r1, #0
 800c83c:	4618      	mov	r0, r3
 800c83e:	f000 ffb9 	bl	800d7b4 <hci_send_req>
 800c842:	4603      	mov	r3, r0
 800c844:	2b00      	cmp	r3, #0
 800c846:	da01      	bge.n	800c84c <aci_gap_update_adv_data+0xd0>
    return BLE_STATUS_TIMEOUT;
 800c848:	23ff      	movs	r3, #255	; 0xff
 800c84a:	e004      	b.n	800c856 <aci_gap_update_adv_data+0xda>
  return status;
 800c84c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c850:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 800c854:	781b      	ldrb	r3, [r3, #0]
}
 800c856:	4618      	mov	r0, r3
 800c858:	f507 7798 	add.w	r7, r7, #304	; 0x130
 800c85c:	46bd      	mov	sp, r7
 800c85e:	bd80      	pop	{r7, pc}

0800c860 <aci_gap_configure_whitelist>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_configure_whitelist( void )
{
 800c860:	b580      	push	{r7, lr}
 800c862:	b088      	sub	sp, #32
 800c864:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 800c866:	2300      	movs	r3, #0
 800c868:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800c86a:	f107 0308 	add.w	r3, r7, #8
 800c86e:	2218      	movs	r2, #24
 800c870:	2100      	movs	r1, #0
 800c872:	4618      	mov	r0, r3
 800c874:	f001 f8da 	bl	800da2c <Osal_MemSet>
  rq.ogf = 0x3f;
 800c878:	233f      	movs	r3, #63	; 0x3f
 800c87a:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x092;
 800c87c:	2392      	movs	r3, #146	; 0x92
 800c87e:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800c880:	1dfb      	adds	r3, r7, #7
 800c882:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800c884:	2301      	movs	r3, #1
 800c886:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 800c888:	f107 0308 	add.w	r3, r7, #8
 800c88c:	2100      	movs	r1, #0
 800c88e:	4618      	mov	r0, r3
 800c890:	f000 ff90 	bl	800d7b4 <hci_send_req>
 800c894:	4603      	mov	r3, r0
 800c896:	2b00      	cmp	r3, #0
 800c898:	da01      	bge.n	800c89e <aci_gap_configure_whitelist+0x3e>
    return BLE_STATUS_TIMEOUT;
 800c89a:	23ff      	movs	r3, #255	; 0xff
 800c89c:	e000      	b.n	800c8a0 <aci_gap_configure_whitelist+0x40>
  return status;
 800c89e:	79fb      	ldrb	r3, [r7, #7]
}
 800c8a0:	4618      	mov	r0, r3
 800c8a2:	3720      	adds	r7, #32
 800c8a4:	46bd      	mov	sp, r7
 800c8a6:	bd80      	pop	{r7, pc}

0800c8a8 <aci_gap_allow_rebond>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_allow_rebond( uint16_t Connection_Handle )
{
 800c8a8:	b580      	push	{r7, lr}
 800c8aa:	b0cc      	sub	sp, #304	; 0x130
 800c8ac:	af00      	add	r7, sp, #0
 800c8ae:	4602      	mov	r2, r0
 800c8b0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c8b4:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 800c8b8:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_allow_rebond_cp0 *cp0 = (aci_gap_allow_rebond_cp0*)(cmd_buffer);
 800c8ba:	f107 0310 	add.w	r3, r7, #16
 800c8be:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 800c8c2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c8c6:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 800c8ca:	2200      	movs	r2, #0
 800c8cc:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800c8ce:	2300      	movs	r3, #0
 800c8d0:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Connection_Handle = Connection_Handle;
 800c8d4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c8d8:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800c8dc:	f5a2 7295 	sub.w	r2, r2, #298	; 0x12a
 800c8e0:	8812      	ldrh	r2, [r2, #0]
 800c8e2:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800c8e4:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800c8e8:	3302      	adds	r3, #2
 800c8ea:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800c8ee:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800c8f2:	2218      	movs	r2, #24
 800c8f4:	2100      	movs	r1, #0
 800c8f6:	4618      	mov	r0, r3
 800c8f8:	f001 f898 	bl	800da2c <Osal_MemSet>
  rq.ogf = 0x3f;
 800c8fc:	233f      	movs	r3, #63	; 0x3f
 800c8fe:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x095;
 800c902:	2395      	movs	r3, #149	; 0x95
 800c904:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800c908:	f107 0310 	add.w	r3, r7, #16
 800c90c:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800c910:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800c914:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 800c918:	f107 030f 	add.w	r3, r7, #15
 800c91c:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 800c920:	2301      	movs	r3, #1
 800c922:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800c926:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800c92a:	2100      	movs	r1, #0
 800c92c:	4618      	mov	r0, r3
 800c92e:	f000 ff41 	bl	800d7b4 <hci_send_req>
 800c932:	4603      	mov	r3, r0
 800c934:	2b00      	cmp	r3, #0
 800c936:	da01      	bge.n	800c93c <aci_gap_allow_rebond+0x94>
    return BLE_STATUS_TIMEOUT;
 800c938:	23ff      	movs	r3, #255	; 0xff
 800c93a:	e004      	b.n	800c946 <aci_gap_allow_rebond+0x9e>
  return status;
 800c93c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c940:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 800c944:	781b      	ldrb	r3, [r3, #0]
}
 800c946:	4618      	mov	r0, r3
 800c948:	f507 7798 	add.w	r7, r7, #304	; 0x130
 800c94c:	46bd      	mov	sp, r7
 800c94e:	bd80      	pop	{r7, pc}

0800c950 <aci_gap_numeric_comparison_value_confirm_yesno>:
  return status;
}

tBleStatus aci_gap_numeric_comparison_value_confirm_yesno( uint16_t Connection_Handle,
                                                           uint8_t Confirm_Yes_No )
{
 800c950:	b580      	push	{r7, lr}
 800c952:	b0cc      	sub	sp, #304	; 0x130
 800c954:	af00      	add	r7, sp, #0
 800c956:	4602      	mov	r2, r0
 800c958:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c95c:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 800c960:	801a      	strh	r2, [r3, #0]
 800c962:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c966:	f2a3 132b 	subw	r3, r3, #299	; 0x12b
 800c96a:	460a      	mov	r2, r1
 800c96c:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_numeric_comparison_value_confirm_yesno_cp0 *cp0 = (aci_gap_numeric_comparison_value_confirm_yesno_cp0*)(cmd_buffer);
 800c96e:	f107 0310 	add.w	r3, r7, #16
 800c972:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 800c976:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c97a:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 800c97e:	2200      	movs	r2, #0
 800c980:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800c982:	2300      	movs	r3, #0
 800c984:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Connection_Handle = Connection_Handle;
 800c988:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c98c:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800c990:	f5a2 7295 	sub.w	r2, r2, #298	; 0x12a
 800c994:	8812      	ldrh	r2, [r2, #0]
 800c996:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800c998:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800c99c:	3302      	adds	r3, #2
 800c99e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Confirm_Yes_No = Confirm_Yes_No;
 800c9a2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c9a6:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800c9aa:	f2a2 122b 	subw	r2, r2, #299	; 0x12b
 800c9ae:	7812      	ldrb	r2, [r2, #0]
 800c9b0:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800c9b2:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800c9b6:	3301      	adds	r3, #1
 800c9b8:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800c9bc:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800c9c0:	2218      	movs	r2, #24
 800c9c2:	2100      	movs	r1, #0
 800c9c4:	4618      	mov	r0, r3
 800c9c6:	f001 f831 	bl	800da2c <Osal_MemSet>
  rq.ogf = 0x3f;
 800c9ca:	233f      	movs	r3, #63	; 0x3f
 800c9cc:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x0a5;
 800c9d0:	23a5      	movs	r3, #165	; 0xa5
 800c9d2:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800c9d6:	f107 0310 	add.w	r3, r7, #16
 800c9da:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800c9de:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800c9e2:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 800c9e6:	f107 030f 	add.w	r3, r7, #15
 800c9ea:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 800c9ee:	2301      	movs	r3, #1
 800c9f0:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800c9f4:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800c9f8:	2100      	movs	r1, #0
 800c9fa:	4618      	mov	r0, r3
 800c9fc:	f000 feda 	bl	800d7b4 <hci_send_req>
 800ca00:	4603      	mov	r3, r0
 800ca02:	2b00      	cmp	r3, #0
 800ca04:	da01      	bge.n	800ca0a <aci_gap_numeric_comparison_value_confirm_yesno+0xba>
    return BLE_STATUS_TIMEOUT;
 800ca06:	23ff      	movs	r3, #255	; 0xff
 800ca08:	e004      	b.n	800ca14 <aci_gap_numeric_comparison_value_confirm_yesno+0xc4>
  return status;
 800ca0a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ca0e:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 800ca12:	781b      	ldrb	r3, [r3, #0]
}
 800ca14:	4618      	mov	r0, r3
 800ca16:	f507 7798 	add.w	r7, r7, #304	; 0x130
 800ca1a:	46bd      	mov	sp, r7
 800ca1c:	bd80      	pop	{r7, pc}

0800ca1e <aci_gatt_init>:
 */

#include "ble_gatt_aci.h"

tBleStatus aci_gatt_init( void )
{
 800ca1e:	b580      	push	{r7, lr}
 800ca20:	b088      	sub	sp, #32
 800ca22:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 800ca24:	2300      	movs	r3, #0
 800ca26:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800ca28:	f107 0308 	add.w	r3, r7, #8
 800ca2c:	2218      	movs	r2, #24
 800ca2e:	2100      	movs	r1, #0
 800ca30:	4618      	mov	r0, r3
 800ca32:	f000 fffb 	bl	800da2c <Osal_MemSet>
  rq.ogf = 0x3f;
 800ca36:	233f      	movs	r3, #63	; 0x3f
 800ca38:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x101;
 800ca3a:	f240 1301 	movw	r3, #257	; 0x101
 800ca3e:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800ca40:	1dfb      	adds	r3, r7, #7
 800ca42:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800ca44:	2301      	movs	r3, #1
 800ca46:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 800ca48:	f107 0308 	add.w	r3, r7, #8
 800ca4c:	2100      	movs	r1, #0
 800ca4e:	4618      	mov	r0, r3
 800ca50:	f000 feb0 	bl	800d7b4 <hci_send_req>
 800ca54:	4603      	mov	r3, r0
 800ca56:	2b00      	cmp	r3, #0
 800ca58:	da01      	bge.n	800ca5e <aci_gatt_init+0x40>
    return BLE_STATUS_TIMEOUT;
 800ca5a:	23ff      	movs	r3, #255	; 0xff
 800ca5c:	e000      	b.n	800ca60 <aci_gatt_init+0x42>
  return status;
 800ca5e:	79fb      	ldrb	r3, [r7, #7]
}
 800ca60:	4618      	mov	r0, r3
 800ca62:	3720      	adds	r7, #32
 800ca64:	46bd      	mov	sp, r7
 800ca66:	bd80      	pop	{r7, pc}

0800ca68 <aci_gatt_add_service>:
tBleStatus aci_gatt_add_service( uint8_t Service_UUID_Type,
                                 const Service_UUID_t* Service_UUID,
                                 uint8_t Service_Type,
                                 uint8_t Max_Attribute_Records,
                                 uint16_t* Service_Handle )
{
 800ca68:	b590      	push	{r4, r7, lr}
 800ca6a:	b0cf      	sub	sp, #316	; 0x13c
 800ca6c:	af00      	add	r7, sp, #0
 800ca6e:	4604      	mov	r4, r0
 800ca70:	f507 709c 	add.w	r0, r7, #312	; 0x138
 800ca74:	f5a0 709c 	sub.w	r0, r0, #312	; 0x138
 800ca78:	6001      	str	r1, [r0, #0]
 800ca7a:	4610      	mov	r0, r2
 800ca7c:	4619      	mov	r1, r3
 800ca7e:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800ca82:	f2a3 1331 	subw	r3, r3, #305	; 0x131
 800ca86:	4622      	mov	r2, r4
 800ca88:	701a      	strb	r2, [r3, #0]
 800ca8a:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800ca8e:	f5a3 7399 	sub.w	r3, r3, #306	; 0x132
 800ca92:	4602      	mov	r2, r0
 800ca94:	701a      	strb	r2, [r3, #0]
 800ca96:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800ca9a:	f2a3 1333 	subw	r3, r3, #307	; 0x133
 800ca9e:	460a      	mov	r2, r1
 800caa0:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_add_service_cp0 *cp0 = (aci_gatt_add_service_cp0*)(cmd_buffer);
 800caa2:	f107 0310 	add.w	r3, r7, #16
 800caa6:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  aci_gatt_add_service_cp1 *cp1 = (aci_gatt_add_service_cp1*)(cmd_buffer + 1 + (Service_UUID_Type == 1 ? 2 : (Service_UUID_Type == 2 ? 16 : 0)));
 800caaa:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800caae:	f2a3 1331 	subw	r3, r3, #305	; 0x131
 800cab2:	781b      	ldrb	r3, [r3, #0]
 800cab4:	2b01      	cmp	r3, #1
 800cab6:	d00a      	beq.n	800cace <aci_gatt_add_service+0x66>
 800cab8:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800cabc:	f2a3 1331 	subw	r3, r3, #305	; 0x131
 800cac0:	781b      	ldrb	r3, [r3, #0]
 800cac2:	2b02      	cmp	r3, #2
 800cac4:	d101      	bne.n	800caca <aci_gatt_add_service+0x62>
 800cac6:	2311      	movs	r3, #17
 800cac8:	e002      	b.n	800cad0 <aci_gatt_add_service+0x68>
 800caca:	2301      	movs	r3, #1
 800cacc:	e000      	b.n	800cad0 <aci_gatt_add_service+0x68>
 800cace:	2303      	movs	r3, #3
 800cad0:	f107 0210 	add.w	r2, r7, #16
 800cad4:	4413      	add	r3, r2
 800cad6:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  aci_gatt_add_service_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 800cada:	f107 030c 	add.w	r3, r7, #12
 800cade:	2203      	movs	r2, #3
 800cae0:	2100      	movs	r1, #0
 800cae2:	4618      	mov	r0, r3
 800cae4:	f000 ffa2 	bl	800da2c <Osal_MemSet>
  int index_input = 0;
 800cae8:	2300      	movs	r3, #0
 800caea:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Service_UUID_Type = Service_UUID_Type;
 800caee:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800caf2:	f507 729c 	add.w	r2, r7, #312	; 0x138
 800caf6:	f2a2 1231 	subw	r2, r2, #305	; 0x131
 800cafa:	7812      	ldrb	r2, [r2, #0]
 800cafc:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800cafe:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800cb02:	3301      	adds	r3, #1
 800cb04:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  /* var_len_data input */
  {
    uint8_t size;
    switch ( Service_UUID_Type )
 800cb08:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800cb0c:	f2a3 1331 	subw	r3, r3, #305	; 0x131
 800cb10:	781b      	ldrb	r3, [r3, #0]
 800cb12:	2b01      	cmp	r3, #1
 800cb14:	d002      	beq.n	800cb1c <aci_gatt_add_service+0xb4>
 800cb16:	2b02      	cmp	r3, #2
 800cb18:	d004      	beq.n	800cb24 <aci_gatt_add_service+0xbc>
 800cb1a:	e007      	b.n	800cb2c <aci_gatt_add_service+0xc4>
    {
      case 1: size = 2; break;
 800cb1c:	2302      	movs	r3, #2
 800cb1e:	f887 3137 	strb.w	r3, [r7, #311]	; 0x137
 800cb22:	e005      	b.n	800cb30 <aci_gatt_add_service+0xc8>
      case 2: size = 16; break;
 800cb24:	2310      	movs	r3, #16
 800cb26:	f887 3137 	strb.w	r3, [r7, #311]	; 0x137
 800cb2a:	e001      	b.n	800cb30 <aci_gatt_add_service+0xc8>
      default: return BLE_STATUS_ERROR;
 800cb2c:	2397      	movs	r3, #151	; 0x97
 800cb2e:	e06c      	b.n	800cc0a <aci_gatt_add_service+0x1a2>
    }
    Osal_MemCpy( (void*)&cp0->Service_UUID, (const void*)Service_UUID, size );
 800cb30:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800cb34:	1c58      	adds	r0, r3, #1
 800cb36:	f897 2137 	ldrb.w	r2, [r7, #311]	; 0x137
 800cb3a:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800cb3e:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 800cb42:	6819      	ldr	r1, [r3, #0]
 800cb44:	f000 ff62 	bl	800da0c <Osal_MemCpy>
    index_input += size;
 800cb48:	f897 3137 	ldrb.w	r3, [r7, #311]	; 0x137
 800cb4c:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 800cb50:	4413      	add	r3, r2
 800cb52:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
    {
      cp1->Service_Type = Service_Type;
 800cb56:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800cb5a:	f507 729c 	add.w	r2, r7, #312	; 0x138
 800cb5e:	f5a2 7299 	sub.w	r2, r2, #306	; 0x132
 800cb62:	7812      	ldrb	r2, [r2, #0]
 800cb64:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 800cb66:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800cb6a:	3301      	adds	r3, #1
 800cb6c:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
    {
      cp1->Max_Attribute_Records = Max_Attribute_Records;
 800cb70:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800cb74:	f507 729c 	add.w	r2, r7, #312	; 0x138
 800cb78:	f2a2 1233 	subw	r2, r2, #307	; 0x133
 800cb7c:	7812      	ldrb	r2, [r2, #0]
 800cb7e:	705a      	strb	r2, [r3, #1]
    }
    index_input += 1;
 800cb80:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800cb84:	3301      	adds	r3, #1
 800cb86:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800cb8a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800cb8e:	2218      	movs	r2, #24
 800cb90:	2100      	movs	r1, #0
 800cb92:	4618      	mov	r0, r3
 800cb94:	f000 ff4a 	bl	800da2c <Osal_MemSet>
  rq.ogf = 0x3f;
 800cb98:	233f      	movs	r3, #63	; 0x3f
 800cb9a:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x102;
 800cb9e:	f44f 7381 	mov.w	r3, #258	; 0x102
 800cba2:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800cba6:	f107 0310 	add.w	r3, r7, #16
 800cbaa:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800cbae:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800cbb2:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &resp;
 800cbb6:	f107 030c 	add.w	r3, r7, #12
 800cbba:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = sizeof(resp);
 800cbbe:	2303      	movs	r3, #3
 800cbc0:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800cbc4:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800cbc8:	2100      	movs	r1, #0
 800cbca:	4618      	mov	r0, r3
 800cbcc:	f000 fdf2 	bl	800d7b4 <hci_send_req>
 800cbd0:	4603      	mov	r3, r0
 800cbd2:	2b00      	cmp	r3, #0
 800cbd4:	da01      	bge.n	800cbda <aci_gatt_add_service+0x172>
    return BLE_STATUS_TIMEOUT;
 800cbd6:	23ff      	movs	r3, #255	; 0xff
 800cbd8:	e017      	b.n	800cc0a <aci_gatt_add_service+0x1a2>
  if ( resp.Status )
 800cbda:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800cbde:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800cbe2:	781b      	ldrb	r3, [r3, #0]
 800cbe4:	2b00      	cmp	r3, #0
 800cbe6:	d005      	beq.n	800cbf4 <aci_gatt_add_service+0x18c>
    return resp.Status;
 800cbe8:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800cbec:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800cbf0:	781b      	ldrb	r3, [r3, #0]
 800cbf2:	e00a      	b.n	800cc0a <aci_gatt_add_service+0x1a2>
  *Service_Handle = resp.Service_Handle;
 800cbf4:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800cbf8:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800cbfc:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800cc00:	b29a      	uxth	r2, r3
 800cc02:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 800cc06:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 800cc08:	2300      	movs	r3, #0
}
 800cc0a:	4618      	mov	r0, r3
 800cc0c:	f507 779e 	add.w	r7, r7, #316	; 0x13c
 800cc10:	46bd      	mov	sp, r7
 800cc12:	bd90      	pop	{r4, r7, pc}

0800cc14 <aci_gatt_add_char>:
                              uint8_t Security_Permissions,
                              uint8_t GATT_Evt_Mask,
                              uint8_t Enc_Key_Size,
                              uint8_t Is_Variable,
                              uint16_t* Char_Handle )
{
 800cc14:	b590      	push	{r4, r7, lr}
 800cc16:	b0d1      	sub	sp, #324	; 0x144
 800cc18:	af00      	add	r7, sp, #0
 800cc1a:	4604      	mov	r4, r0
 800cc1c:	4608      	mov	r0, r1
 800cc1e:	f507 71a0 	add.w	r1, r7, #320	; 0x140
 800cc22:	f5a1 719c 	sub.w	r1, r1, #312	; 0x138
 800cc26:	600a      	str	r2, [r1, #0]
 800cc28:	4619      	mov	r1, r3
 800cc2a:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800cc2e:	f5a3 7399 	sub.w	r3, r3, #306	; 0x132
 800cc32:	4622      	mov	r2, r4
 800cc34:	801a      	strh	r2, [r3, #0]
 800cc36:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800cc3a:	f2a3 1333 	subw	r3, r3, #307	; 0x133
 800cc3e:	4602      	mov	r2, r0
 800cc40:	701a      	strb	r2, [r3, #0]
 800cc42:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800cc46:	f5a3 739d 	sub.w	r3, r3, #314	; 0x13a
 800cc4a:	460a      	mov	r2, r1
 800cc4c:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_add_char_cp0 *cp0 = (aci_gatt_add_char_cp0*)(cmd_buffer);
 800cc4e:	f107 0318 	add.w	r3, r7, #24
 800cc52:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  aci_gatt_add_char_cp1 *cp1 = (aci_gatt_add_char_cp1*)(cmd_buffer + 2 + 1 + (Char_UUID_Type == 1 ? 2 : (Char_UUID_Type == 2 ? 16 : 0)));
 800cc56:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800cc5a:	f2a3 1333 	subw	r3, r3, #307	; 0x133
 800cc5e:	781b      	ldrb	r3, [r3, #0]
 800cc60:	2b01      	cmp	r3, #1
 800cc62:	d00a      	beq.n	800cc7a <aci_gatt_add_char+0x66>
 800cc64:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800cc68:	f2a3 1333 	subw	r3, r3, #307	; 0x133
 800cc6c:	781b      	ldrb	r3, [r3, #0]
 800cc6e:	2b02      	cmp	r3, #2
 800cc70:	d101      	bne.n	800cc76 <aci_gatt_add_char+0x62>
 800cc72:	2313      	movs	r3, #19
 800cc74:	e002      	b.n	800cc7c <aci_gatt_add_char+0x68>
 800cc76:	2303      	movs	r3, #3
 800cc78:	e000      	b.n	800cc7c <aci_gatt_add_char+0x68>
 800cc7a:	2305      	movs	r3, #5
 800cc7c:	f107 0218 	add.w	r2, r7, #24
 800cc80:	4413      	add	r3, r2
 800cc82:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  aci_gatt_add_char_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 800cc86:	f107 0314 	add.w	r3, r7, #20
 800cc8a:	2203      	movs	r2, #3
 800cc8c:	2100      	movs	r1, #0
 800cc8e:	4618      	mov	r0, r3
 800cc90:	f000 fecc 	bl	800da2c <Osal_MemSet>
  int index_input = 0;
 800cc94:	2300      	movs	r3, #0
 800cc96:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  cp0->Service_Handle = Service_Handle;
 800cc9a:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 800cc9e:	f507 72a0 	add.w	r2, r7, #320	; 0x140
 800cca2:	f5a2 7299 	sub.w	r2, r2, #306	; 0x132
 800cca6:	8812      	ldrh	r2, [r2, #0]
 800cca8:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800ccaa:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800ccae:	3302      	adds	r3, #2
 800ccb0:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  cp0->Char_UUID_Type = Char_UUID_Type;
 800ccb4:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 800ccb8:	f507 72a0 	add.w	r2, r7, #320	; 0x140
 800ccbc:	f2a2 1233 	subw	r2, r2, #307	; 0x133
 800ccc0:	7812      	ldrb	r2, [r2, #0]
 800ccc2:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800ccc4:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800ccc8:	3301      	adds	r3, #1
 800ccca:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  /* var_len_data input */
  {
    uint8_t size;
    switch ( Char_UUID_Type )
 800ccce:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800ccd2:	f2a3 1333 	subw	r3, r3, #307	; 0x133
 800ccd6:	781b      	ldrb	r3, [r3, #0]
 800ccd8:	2b01      	cmp	r3, #1
 800ccda:	d002      	beq.n	800cce2 <aci_gatt_add_char+0xce>
 800ccdc:	2b02      	cmp	r3, #2
 800ccde:	d004      	beq.n	800ccea <aci_gatt_add_char+0xd6>
 800cce0:	e007      	b.n	800ccf2 <aci_gatt_add_char+0xde>
    {
      case 1: size = 2; break;
 800cce2:	2302      	movs	r3, #2
 800cce4:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
 800cce8:	e005      	b.n	800ccf6 <aci_gatt_add_char+0xe2>
      case 2: size = 16; break;
 800ccea:	2310      	movs	r3, #16
 800ccec:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
 800ccf0:	e001      	b.n	800ccf6 <aci_gatt_add_char+0xe2>
      default: return BLE_STATUS_ERROR;
 800ccf2:	2397      	movs	r3, #151	; 0x97
 800ccf4:	e091      	b.n	800ce1a <aci_gatt_add_char+0x206>
    }
    Osal_MemCpy( (void*)&cp0->Char_UUID, (const void*)Char_UUID, size );
 800ccf6:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 800ccfa:	1cd8      	adds	r0, r3, #3
 800ccfc:	f897 213f 	ldrb.w	r2, [r7, #319]	; 0x13f
 800cd00:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800cd04:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 800cd08:	6819      	ldr	r1, [r3, #0]
 800cd0a:	f000 fe7f 	bl	800da0c <Osal_MemCpy>
    index_input += size;
 800cd0e:	f897 313f 	ldrb.w	r3, [r7, #319]	; 0x13f
 800cd12:	f8d7 2130 	ldr.w	r2, [r7, #304]	; 0x130
 800cd16:	4413      	add	r3, r2
 800cd18:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
    {
      cp1->Char_Value_Length = Char_Value_Length;
 800cd1c:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800cd20:	f507 72a0 	add.w	r2, r7, #320	; 0x140
 800cd24:	f5a2 729d 	sub.w	r2, r2, #314	; 0x13a
 800cd28:	8812      	ldrh	r2, [r2, #0]
 800cd2a:	801a      	strh	r2, [r3, #0]
    }
    index_input += 2;
 800cd2c:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800cd30:	3302      	adds	r3, #2
 800cd32:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
    {
      cp1->Char_Properties = Char_Properties;
 800cd36:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800cd3a:	f897 2150 	ldrb.w	r2, [r7, #336]	; 0x150
 800cd3e:	709a      	strb	r2, [r3, #2]
    }
    index_input += 1;
 800cd40:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800cd44:	3301      	adds	r3, #1
 800cd46:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
    {
      cp1->Security_Permissions = Security_Permissions;
 800cd4a:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800cd4e:	f897 2154 	ldrb.w	r2, [r7, #340]	; 0x154
 800cd52:	70da      	strb	r2, [r3, #3]
    }
    index_input += 1;
 800cd54:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800cd58:	3301      	adds	r3, #1
 800cd5a:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
    {
      cp1->GATT_Evt_Mask = GATT_Evt_Mask;
 800cd5e:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800cd62:	f897 2158 	ldrb.w	r2, [r7, #344]	; 0x158
 800cd66:	711a      	strb	r2, [r3, #4]
    }
    index_input += 1;
 800cd68:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800cd6c:	3301      	adds	r3, #1
 800cd6e:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
    {
      cp1->Enc_Key_Size = Enc_Key_Size;
 800cd72:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800cd76:	f897 215c 	ldrb.w	r2, [r7, #348]	; 0x15c
 800cd7a:	715a      	strb	r2, [r3, #5]
    }
    index_input += 1;
 800cd7c:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800cd80:	3301      	adds	r3, #1
 800cd82:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
    {
      cp1->Is_Variable = Is_Variable;
 800cd86:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800cd8a:	f897 2160 	ldrb.w	r2, [r7, #352]	; 0x160
 800cd8e:	719a      	strb	r2, [r3, #6]
    }
    index_input += 1;
 800cd90:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800cd94:	3301      	adds	r3, #1
 800cd96:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800cd9a:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800cd9e:	2218      	movs	r2, #24
 800cda0:	2100      	movs	r1, #0
 800cda2:	4618      	mov	r0, r3
 800cda4:	f000 fe42 	bl	800da2c <Osal_MemSet>
  rq.ogf = 0x3f;
 800cda8:	233f      	movs	r3, #63	; 0x3f
 800cdaa:	f8a7 3118 	strh.w	r3, [r7, #280]	; 0x118
  rq.ocf = 0x104;
 800cdae:	f44f 7382 	mov.w	r3, #260	; 0x104
 800cdb2:	f8a7 311a 	strh.w	r3, [r7, #282]	; 0x11a
  rq.cparam = cmd_buffer;
 800cdb6:	f107 0318 	add.w	r3, r7, #24
 800cdba:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.clen = index_input;
 800cdbe:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800cdc2:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  rq.rparam = &resp;
 800cdc6:	f107 0314 	add.w	r3, r7, #20
 800cdca:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  rq.rlen = sizeof(resp);
 800cdce:	2303      	movs	r3, #3
 800cdd0:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  if ( hci_send_req(&rq, FALSE) < 0 )
 800cdd4:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800cdd8:	2100      	movs	r1, #0
 800cdda:	4618      	mov	r0, r3
 800cddc:	f000 fcea 	bl	800d7b4 <hci_send_req>
 800cde0:	4603      	mov	r3, r0
 800cde2:	2b00      	cmp	r3, #0
 800cde4:	da01      	bge.n	800cdea <aci_gatt_add_char+0x1d6>
    return BLE_STATUS_TIMEOUT;
 800cde6:	23ff      	movs	r3, #255	; 0xff
 800cde8:	e017      	b.n	800ce1a <aci_gatt_add_char+0x206>
  if ( resp.Status )
 800cdea:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800cdee:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800cdf2:	781b      	ldrb	r3, [r3, #0]
 800cdf4:	2b00      	cmp	r3, #0
 800cdf6:	d005      	beq.n	800ce04 <aci_gatt_add_char+0x1f0>
    return resp.Status;
 800cdf8:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800cdfc:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800ce00:	781b      	ldrb	r3, [r3, #0]
 800ce02:	e00a      	b.n	800ce1a <aci_gatt_add_char+0x206>
  *Char_Handle = resp.Char_Handle;
 800ce04:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800ce08:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800ce0c:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800ce10:	b29a      	uxth	r2, r3
 800ce12:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 800ce16:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 800ce18:	2300      	movs	r3, #0
}
 800ce1a:	4618      	mov	r0, r3
 800ce1c:	f507 77a2 	add.w	r7, r7, #324	; 0x144
 800ce20:	46bd      	mov	sp, r7
 800ce22:	bd90      	pop	{r4, r7, pc}

0800ce24 <aci_gatt_update_char_value>:
tBleStatus aci_gatt_update_char_value( uint16_t Service_Handle,
                                       uint16_t Char_Handle,
                                       uint8_t Val_Offset,
                                       uint8_t Char_Value_Length,
                                       const uint8_t* Char_Value )
{
 800ce24:	b5b0      	push	{r4, r5, r7, lr}
 800ce26:	b0cc      	sub	sp, #304	; 0x130
 800ce28:	af00      	add	r7, sp, #0
 800ce2a:	4605      	mov	r5, r0
 800ce2c:	460c      	mov	r4, r1
 800ce2e:	4610      	mov	r0, r2
 800ce30:	4619      	mov	r1, r3
 800ce32:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ce36:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 800ce3a:	462a      	mov	r2, r5
 800ce3c:	801a      	strh	r2, [r3, #0]
 800ce3e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ce42:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800ce46:	4622      	mov	r2, r4
 800ce48:	801a      	strh	r2, [r3, #0]
 800ce4a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ce4e:	f2a3 132d 	subw	r3, r3, #301	; 0x12d
 800ce52:	4602      	mov	r2, r0
 800ce54:	701a      	strb	r2, [r3, #0]
 800ce56:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ce5a:	f5a3 7397 	sub.w	r3, r3, #302	; 0x12e
 800ce5e:	460a      	mov	r2, r1
 800ce60:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_update_char_value_cp0 *cp0 = (aci_gatt_update_char_value_cp0*)(cmd_buffer);
 800ce62:	f107 0310 	add.w	r3, r7, #16
 800ce66:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 800ce6a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ce6e:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 800ce72:	2200      	movs	r2, #0
 800ce74:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800ce76:	2300      	movs	r3, #0
 800ce78:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Service_Handle = Service_Handle;
 800ce7c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800ce80:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800ce84:	f5a2 7295 	sub.w	r2, r2, #298	; 0x12a
 800ce88:	8812      	ldrh	r2, [r2, #0]
 800ce8a:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800ce8c:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800ce90:	3302      	adds	r3, #2
 800ce92:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Char_Handle = Char_Handle;
 800ce96:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800ce9a:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800ce9e:	f5a2 7296 	sub.w	r2, r2, #300	; 0x12c
 800cea2:	8812      	ldrh	r2, [r2, #0]
 800cea4:	805a      	strh	r2, [r3, #2]
  index_input += 2;
 800cea6:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800ceaa:	3302      	adds	r3, #2
 800ceac:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Val_Offset = Val_Offset;
 800ceb0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800ceb4:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800ceb8:	f2a2 122d 	subw	r2, r2, #301	; 0x12d
 800cebc:	7812      	ldrb	r2, [r2, #0]
 800cebe:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 800cec0:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800cec4:	3301      	adds	r3, #1
 800cec6:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Char_Value_Length = Char_Value_Length;
 800ceca:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800cece:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800ced2:	f5a2 7297 	sub.w	r2, r2, #302	; 0x12e
 800ced6:	7812      	ldrb	r2, [r2, #0]
 800ced8:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 800ceda:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800cede:	3301      	adds	r3, #1
 800cee0:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemCpy( (void*)&cp0->Char_Value, (const void*)Char_Value, Char_Value_Length );
 800cee4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800cee8:	1d98      	adds	r0, r3, #6
 800ceea:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ceee:	f5a3 7397 	sub.w	r3, r3, #302	; 0x12e
 800cef2:	781b      	ldrb	r3, [r3, #0]
 800cef4:	461a      	mov	r2, r3
 800cef6:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 800cefa:	f000 fd87 	bl	800da0c <Osal_MemCpy>
  index_input += Char_Value_Length;
 800cefe:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800cf02:	f5a3 7397 	sub.w	r3, r3, #302	; 0x12e
 800cf06:	781b      	ldrb	r3, [r3, #0]
 800cf08:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 800cf0c:	4413      	add	r3, r2
 800cf0e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800cf12:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800cf16:	2218      	movs	r2, #24
 800cf18:	2100      	movs	r1, #0
 800cf1a:	4618      	mov	r0, r3
 800cf1c:	f000 fd86 	bl	800da2c <Osal_MemSet>
  rq.ogf = 0x3f;
 800cf20:	233f      	movs	r3, #63	; 0x3f
 800cf22:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x106;
 800cf26:	f44f 7383 	mov.w	r3, #262	; 0x106
 800cf2a:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800cf2e:	f107 0310 	add.w	r3, r7, #16
 800cf32:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800cf36:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800cf3a:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 800cf3e:	f107 030f 	add.w	r3, r7, #15
 800cf42:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 800cf46:	2301      	movs	r3, #1
 800cf48:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800cf4c:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800cf50:	2100      	movs	r1, #0
 800cf52:	4618      	mov	r0, r3
 800cf54:	f000 fc2e 	bl	800d7b4 <hci_send_req>
 800cf58:	4603      	mov	r3, r0
 800cf5a:	2b00      	cmp	r3, #0
 800cf5c:	da01      	bge.n	800cf62 <aci_gatt_update_char_value+0x13e>
    return BLE_STATUS_TIMEOUT;
 800cf5e:	23ff      	movs	r3, #255	; 0xff
 800cf60:	e004      	b.n	800cf6c <aci_gatt_update_char_value+0x148>
  return status;
 800cf62:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800cf66:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 800cf6a:	781b      	ldrb	r3, [r3, #0]
}
 800cf6c:	4618      	mov	r0, r3
 800cf6e:	f507 7798 	add.w	r7, r7, #304	; 0x130
 800cf72:	46bd      	mov	sp, r7
 800cf74:	bdb0      	pop	{r4, r5, r7, pc}

0800cf76 <aci_hal_write_config_data>:
}

tBleStatus aci_hal_write_config_data( uint8_t Offset,
                                      uint8_t Length,
                                      const uint8_t* Value )
{
 800cf76:	b580      	push	{r7, lr}
 800cf78:	b0cc      	sub	sp, #304	; 0x130
 800cf7a:	af00      	add	r7, sp, #0
 800cf7c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800cf80:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800cf84:	601a      	str	r2, [r3, #0]
 800cf86:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800cf8a:	f2a3 1329 	subw	r3, r3, #297	; 0x129
 800cf8e:	4602      	mov	r2, r0
 800cf90:	701a      	strb	r2, [r3, #0]
 800cf92:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800cf96:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 800cf9a:	460a      	mov	r2, r1
 800cf9c:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_write_config_data_cp0 *cp0 = (aci_hal_write_config_data_cp0*)(cmd_buffer);
 800cf9e:	f107 0310 	add.w	r3, r7, #16
 800cfa2:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 800cfa6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800cfaa:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 800cfae:	2200      	movs	r2, #0
 800cfb0:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800cfb2:	2300      	movs	r3, #0
 800cfb4:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Offset = Offset;
 800cfb8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800cfbc:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800cfc0:	f2a2 1229 	subw	r2, r2, #297	; 0x129
 800cfc4:	7812      	ldrb	r2, [r2, #0]
 800cfc6:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800cfc8:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800cfcc:	3301      	adds	r3, #1
 800cfce:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Length = Length;
 800cfd2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800cfd6:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800cfda:	f5a2 7295 	sub.w	r2, r2, #298	; 0x12a
 800cfde:	7812      	ldrb	r2, [r2, #0]
 800cfe0:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800cfe2:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800cfe6:	3301      	adds	r3, #1
 800cfe8:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemCpy( (void*)&cp0->Value, (const void*)Value, Length );
 800cfec:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800cff0:	1c98      	adds	r0, r3, #2
 800cff2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800cff6:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 800cffa:	781a      	ldrb	r2, [r3, #0]
 800cffc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800d000:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800d004:	6819      	ldr	r1, [r3, #0]
 800d006:	f000 fd01 	bl	800da0c <Osal_MemCpy>
  index_input += Length;
 800d00a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800d00e:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 800d012:	781b      	ldrb	r3, [r3, #0]
 800d014:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 800d018:	4413      	add	r3, r2
 800d01a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800d01e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800d022:	2218      	movs	r2, #24
 800d024:	2100      	movs	r1, #0
 800d026:	4618      	mov	r0, r3
 800d028:	f000 fd00 	bl	800da2c <Osal_MemSet>
  rq.ogf = 0x3f;
 800d02c:	233f      	movs	r3, #63	; 0x3f
 800d02e:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x00c;
 800d032:	230c      	movs	r3, #12
 800d034:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800d038:	f107 0310 	add.w	r3, r7, #16
 800d03c:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800d040:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800d044:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 800d048:	f107 030f 	add.w	r3, r7, #15
 800d04c:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 800d050:	2301      	movs	r3, #1
 800d052:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800d056:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800d05a:	2100      	movs	r1, #0
 800d05c:	4618      	mov	r0, r3
 800d05e:	f000 fba9 	bl	800d7b4 <hci_send_req>
 800d062:	4603      	mov	r3, r0
 800d064:	2b00      	cmp	r3, #0
 800d066:	da01      	bge.n	800d06c <aci_hal_write_config_data+0xf6>
    return BLE_STATUS_TIMEOUT;
 800d068:	23ff      	movs	r3, #255	; 0xff
 800d06a:	e004      	b.n	800d076 <aci_hal_write_config_data+0x100>
  return status;
 800d06c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800d070:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 800d074:	781b      	ldrb	r3, [r3, #0]
}
 800d076:	4618      	mov	r0, r3
 800d078:	f507 7798 	add.w	r7, r7, #304	; 0x130
 800d07c:	46bd      	mov	sp, r7
 800d07e:	bd80      	pop	{r7, pc}

0800d080 <aci_hal_set_tx_power_level>:
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_hal_set_tx_power_level( uint8_t En_High_Power,
                                       uint8_t PA_Level )
{
 800d080:	b580      	push	{r7, lr}
 800d082:	b0cc      	sub	sp, #304	; 0x130
 800d084:	af00      	add	r7, sp, #0
 800d086:	4602      	mov	r2, r0
 800d088:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800d08c:	f2a3 1329 	subw	r3, r3, #297	; 0x129
 800d090:	701a      	strb	r2, [r3, #0]
 800d092:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800d096:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 800d09a:	460a      	mov	r2, r1
 800d09c:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_set_tx_power_level_cp0 *cp0 = (aci_hal_set_tx_power_level_cp0*)(cmd_buffer);
 800d09e:	f107 0310 	add.w	r3, r7, #16
 800d0a2:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 800d0a6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800d0aa:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 800d0ae:	2200      	movs	r2, #0
 800d0b0:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800d0b2:	2300      	movs	r3, #0
 800d0b4:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->En_High_Power = En_High_Power;
 800d0b8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800d0bc:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800d0c0:	f2a2 1229 	subw	r2, r2, #297	; 0x129
 800d0c4:	7812      	ldrb	r2, [r2, #0]
 800d0c6:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800d0c8:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800d0cc:	3301      	adds	r3, #1
 800d0ce:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->PA_Level = PA_Level;
 800d0d2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800d0d6:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800d0da:	f5a2 7295 	sub.w	r2, r2, #298	; 0x12a
 800d0de:	7812      	ldrb	r2, [r2, #0]
 800d0e0:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800d0e2:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800d0e6:	3301      	adds	r3, #1
 800d0e8:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800d0ec:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800d0f0:	2218      	movs	r2, #24
 800d0f2:	2100      	movs	r1, #0
 800d0f4:	4618      	mov	r0, r3
 800d0f6:	f000 fc99 	bl	800da2c <Osal_MemSet>
  rq.ogf = 0x3f;
 800d0fa:	233f      	movs	r3, #63	; 0x3f
 800d0fc:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x00f;
 800d100:	230f      	movs	r3, #15
 800d102:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800d106:	f107 0310 	add.w	r3, r7, #16
 800d10a:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800d10e:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800d112:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 800d116:	f107 030f 	add.w	r3, r7, #15
 800d11a:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 800d11e:	2301      	movs	r3, #1
 800d120:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800d124:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800d128:	2100      	movs	r1, #0
 800d12a:	4618      	mov	r0, r3
 800d12c:	f000 fb42 	bl	800d7b4 <hci_send_req>
 800d130:	4603      	mov	r3, r0
 800d132:	2b00      	cmp	r3, #0
 800d134:	da01      	bge.n	800d13a <aci_hal_set_tx_power_level+0xba>
    return BLE_STATUS_TIMEOUT;
 800d136:	23ff      	movs	r3, #255	; 0xff
 800d138:	e004      	b.n	800d144 <aci_hal_set_tx_power_level+0xc4>
  return status;
 800d13a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800d13e:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 800d142:	781b      	ldrb	r3, [r3, #0]
}
 800d144:	4618      	mov	r0, r3
 800d146:	f507 7798 	add.w	r7, r7, #304	; 0x130
 800d14a:	46bd      	mov	sp, r7
 800d14c:	bd80      	pop	{r7, pc}

0800d14e <aci_hal_set_radio_activity_mask>:
  Osal_MemCpy( (void*)Link_Connection_Handle, (const void*)resp.Link_Connection_Handle, 16 );
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_hal_set_radio_activity_mask( uint16_t Radio_Activity_Mask )
{
 800d14e:	b580      	push	{r7, lr}
 800d150:	b0cc      	sub	sp, #304	; 0x130
 800d152:	af00      	add	r7, sp, #0
 800d154:	4602      	mov	r2, r0
 800d156:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800d15a:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 800d15e:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_set_radio_activity_mask_cp0 *cp0 = (aci_hal_set_radio_activity_mask_cp0*)(cmd_buffer);
 800d160:	f107 0310 	add.w	r3, r7, #16
 800d164:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 800d168:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800d16c:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 800d170:	2200      	movs	r2, #0
 800d172:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800d174:	2300      	movs	r3, #0
 800d176:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Radio_Activity_Mask = Radio_Activity_Mask;
 800d17a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800d17e:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800d182:	f5a2 7295 	sub.w	r2, r2, #298	; 0x12a
 800d186:	8812      	ldrh	r2, [r2, #0]
 800d188:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800d18a:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800d18e:	3302      	adds	r3, #2
 800d190:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800d194:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800d198:	2218      	movs	r2, #24
 800d19a:	2100      	movs	r1, #0
 800d19c:	4618      	mov	r0, r3
 800d19e:	f000 fc45 	bl	800da2c <Osal_MemSet>
  rq.ogf = 0x3f;
 800d1a2:	233f      	movs	r3, #63	; 0x3f
 800d1a4:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x018;
 800d1a8:	2318      	movs	r3, #24
 800d1aa:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800d1ae:	f107 0310 	add.w	r3, r7, #16
 800d1b2:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800d1b6:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800d1ba:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 800d1be:	f107 030f 	add.w	r3, r7, #15
 800d1c2:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 800d1c6:	2301      	movs	r3, #1
 800d1c8:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800d1cc:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800d1d0:	2100      	movs	r1, #0
 800d1d2:	4618      	mov	r0, r3
 800d1d4:	f000 faee 	bl	800d7b4 <hci_send_req>
 800d1d8:	4603      	mov	r3, r0
 800d1da:	2b00      	cmp	r3, #0
 800d1dc:	da01      	bge.n	800d1e2 <aci_hal_set_radio_activity_mask+0x94>
    return BLE_STATUS_TIMEOUT;
 800d1de:	23ff      	movs	r3, #255	; 0xff
 800d1e0:	e004      	b.n	800d1ec <aci_hal_set_radio_activity_mask+0x9e>
  return status;
 800d1e2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800d1e6:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 800d1ea:	781b      	ldrb	r3, [r3, #0]
}
 800d1ec:	4618      	mov	r0, r3
 800d1ee:	f507 7798 	add.w	r7, r7, #304	; 0x130
 800d1f2:	46bd      	mov	sp, r7
 800d1f4:	bd80      	pop	{r7, pc}

0800d1f6 <hci_reset>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus hci_reset( void )
{
 800d1f6:	b580      	push	{r7, lr}
 800d1f8:	b088      	sub	sp, #32
 800d1fa:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 800d1fc:	2300      	movs	r3, #0
 800d1fe:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800d200:	f107 0308 	add.w	r3, r7, #8
 800d204:	2218      	movs	r2, #24
 800d206:	2100      	movs	r1, #0
 800d208:	4618      	mov	r0, r3
 800d20a:	f000 fc0f 	bl	800da2c <Osal_MemSet>
  rq.ogf = 0x03;
 800d20e:	2303      	movs	r3, #3
 800d210:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x003;
 800d212:	2303      	movs	r3, #3
 800d214:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800d216:	1dfb      	adds	r3, r7, #7
 800d218:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800d21a:	2301      	movs	r3, #1
 800d21c:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 800d21e:	f107 0308 	add.w	r3, r7, #8
 800d222:	2100      	movs	r1, #0
 800d224:	4618      	mov	r0, r3
 800d226:	f000 fac5 	bl	800d7b4 <hci_send_req>
 800d22a:	4603      	mov	r3, r0
 800d22c:	2b00      	cmp	r3, #0
 800d22e:	da01      	bge.n	800d234 <hci_reset+0x3e>
    return BLE_STATUS_TIMEOUT;
 800d230:	23ff      	movs	r3, #255	; 0xff
 800d232:	e000      	b.n	800d236 <hci_reset+0x40>
  return status;
 800d234:	79fb      	ldrb	r3, [r7, #7]
}
 800d236:	4618      	mov	r0, r3
 800d238:	3720      	adds	r7, #32
 800d23a:	46bd      	mov	sp, r7
 800d23c:	bd80      	pop	{r7, pc}

0800d23e <hci_le_read_phy>:
}

tBleStatus hci_le_read_phy( uint16_t Connection_Handle,
                            uint8_t* TX_PHY,
                            uint8_t* RX_PHY )
{
 800d23e:	b580      	push	{r7, lr}
 800d240:	b0ce      	sub	sp, #312	; 0x138
 800d242:	af00      	add	r7, sp, #0
 800d244:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800d248:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800d24c:	6019      	str	r1, [r3, #0]
 800d24e:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800d252:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 800d256:	601a      	str	r2, [r3, #0]
 800d258:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800d25c:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 800d260:	4602      	mov	r2, r0
 800d262:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  hci_le_read_phy_cp0 *cp0 = (hci_le_read_phy_cp0*)(cmd_buffer);
 800d264:	f107 0318 	add.w	r3, r7, #24
 800d268:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  hci_le_read_phy_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 800d26c:	f107 0310 	add.w	r3, r7, #16
 800d270:	2205      	movs	r2, #5
 800d272:	2100      	movs	r1, #0
 800d274:	4618      	mov	r0, r3
 800d276:	f000 fbd9 	bl	800da2c <Osal_MemSet>
  int index_input = 0;
 800d27a:	2300      	movs	r3, #0
 800d27c:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  cp0->Connection_Handle = Connection_Handle;
 800d280:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800d284:	f507 729c 	add.w	r2, r7, #312	; 0x138
 800d288:	f5a2 7295 	sub.w	r2, r2, #298	; 0x12a
 800d28c:	8812      	ldrh	r2, [r2, #0]
 800d28e:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800d290:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800d294:	3302      	adds	r3, #2
 800d296:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800d29a:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800d29e:	2218      	movs	r2, #24
 800d2a0:	2100      	movs	r1, #0
 800d2a2:	4618      	mov	r0, r3
 800d2a4:	f000 fbc2 	bl	800da2c <Osal_MemSet>
  rq.ogf = 0x08;
 800d2a8:	2308      	movs	r3, #8
 800d2aa:	f8a7 3118 	strh.w	r3, [r7, #280]	; 0x118
  rq.ocf = 0x030;
 800d2ae:	2330      	movs	r3, #48	; 0x30
 800d2b0:	f8a7 311a 	strh.w	r3, [r7, #282]	; 0x11a
  rq.cparam = cmd_buffer;
 800d2b4:	f107 0318 	add.w	r3, r7, #24
 800d2b8:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.clen = index_input;
 800d2bc:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800d2c0:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  rq.rparam = &resp;
 800d2c4:	f107 0310 	add.w	r3, r7, #16
 800d2c8:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  rq.rlen = sizeof(resp);
 800d2cc:	2305      	movs	r3, #5
 800d2ce:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  if ( hci_send_req(&rq, FALSE) < 0 )
 800d2d2:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800d2d6:	2100      	movs	r1, #0
 800d2d8:	4618      	mov	r0, r3
 800d2da:	f000 fa6b 	bl	800d7b4 <hci_send_req>
 800d2de:	4603      	mov	r3, r0
 800d2e0:	2b00      	cmp	r3, #0
 800d2e2:	da01      	bge.n	800d2e8 <hci_le_read_phy+0xaa>
    return BLE_STATUS_TIMEOUT;
 800d2e4:	23ff      	movs	r3, #255	; 0xff
 800d2e6:	e023      	b.n	800d330 <hci_le_read_phy+0xf2>
  if ( resp.Status )
 800d2e8:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800d2ec:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 800d2f0:	781b      	ldrb	r3, [r3, #0]
 800d2f2:	2b00      	cmp	r3, #0
 800d2f4:	d005      	beq.n	800d302 <hci_le_read_phy+0xc4>
    return resp.Status;
 800d2f6:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800d2fa:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 800d2fe:	781b      	ldrb	r3, [r3, #0]
 800d300:	e016      	b.n	800d330 <hci_le_read_phy+0xf2>
  *TX_PHY = resp.TX_PHY;
 800d302:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800d306:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 800d30a:	78da      	ldrb	r2, [r3, #3]
 800d30c:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800d310:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800d314:	681b      	ldr	r3, [r3, #0]
 800d316:	701a      	strb	r2, [r3, #0]
  *RX_PHY = resp.RX_PHY;
 800d318:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800d31c:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 800d320:	791a      	ldrb	r2, [r3, #4]
 800d322:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800d326:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 800d32a:	681b      	ldr	r3, [r3, #0]
 800d32c:	701a      	strb	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 800d32e:	2300      	movs	r3, #0
}
 800d330:	4618      	mov	r0, r3
 800d332:	f507 779c 	add.w	r7, r7, #312	; 0x138
 800d336:	46bd      	mov	sp, r7
 800d338:	bd80      	pop	{r7, pc}

0800d33a <hci_le_set_default_phy>:

tBleStatus hci_le_set_default_phy( uint8_t ALL_PHYS,
                                   uint8_t TX_PHYS,
                                   uint8_t RX_PHYS )
{
 800d33a:	b590      	push	{r4, r7, lr}
 800d33c:	b0cd      	sub	sp, #308	; 0x134
 800d33e:	af00      	add	r7, sp, #0
 800d340:	4604      	mov	r4, r0
 800d342:	4608      	mov	r0, r1
 800d344:	4611      	mov	r1, r2
 800d346:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800d34a:	f2a3 1329 	subw	r3, r3, #297	; 0x129
 800d34e:	4622      	mov	r2, r4
 800d350:	701a      	strb	r2, [r3, #0]
 800d352:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800d356:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 800d35a:	4602      	mov	r2, r0
 800d35c:	701a      	strb	r2, [r3, #0]
 800d35e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800d362:	f2a3 132b 	subw	r3, r3, #299	; 0x12b
 800d366:	460a      	mov	r2, r1
 800d368:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  hci_le_set_default_phy_cp0 *cp0 = (hci_le_set_default_phy_cp0*)(cmd_buffer);
 800d36a:	f107 0310 	add.w	r3, r7, #16
 800d36e:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 800d372:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800d376:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 800d37a:	2200      	movs	r2, #0
 800d37c:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800d37e:	2300      	movs	r3, #0
 800d380:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->ALL_PHYS = ALL_PHYS;
 800d384:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800d388:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800d38c:	f2a2 1229 	subw	r2, r2, #297	; 0x129
 800d390:	7812      	ldrb	r2, [r2, #0]
 800d392:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800d394:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800d398:	3301      	adds	r3, #1
 800d39a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->TX_PHYS = TX_PHYS;
 800d39e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800d3a2:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800d3a6:	f5a2 7295 	sub.w	r2, r2, #298	; 0x12a
 800d3aa:	7812      	ldrb	r2, [r2, #0]
 800d3ac:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800d3ae:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800d3b2:	3301      	adds	r3, #1
 800d3b4:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->RX_PHYS = RX_PHYS;
 800d3b8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800d3bc:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800d3c0:	f2a2 122b 	subw	r2, r2, #299	; 0x12b
 800d3c4:	7812      	ldrb	r2, [r2, #0]
 800d3c6:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800d3c8:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800d3cc:	3301      	adds	r3, #1
 800d3ce:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800d3d2:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800d3d6:	2218      	movs	r2, #24
 800d3d8:	2100      	movs	r1, #0
 800d3da:	4618      	mov	r0, r3
 800d3dc:	f000 fb26 	bl	800da2c <Osal_MemSet>
  rq.ogf = 0x08;
 800d3e0:	2308      	movs	r3, #8
 800d3e2:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x031;
 800d3e6:	2331      	movs	r3, #49	; 0x31
 800d3e8:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800d3ec:	f107 0310 	add.w	r3, r7, #16
 800d3f0:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800d3f4:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800d3f8:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 800d3fc:	f107 030f 	add.w	r3, r7, #15
 800d400:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 800d404:	2301      	movs	r3, #1
 800d406:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800d40a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800d40e:	2100      	movs	r1, #0
 800d410:	4618      	mov	r0, r3
 800d412:	f000 f9cf 	bl	800d7b4 <hci_send_req>
 800d416:	4603      	mov	r3, r0
 800d418:	2b00      	cmp	r3, #0
 800d41a:	da01      	bge.n	800d420 <hci_le_set_default_phy+0xe6>
    return BLE_STATUS_TIMEOUT;
 800d41c:	23ff      	movs	r3, #255	; 0xff
 800d41e:	e004      	b.n	800d42a <hci_le_set_default_phy+0xf0>
  return status;
 800d420:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800d424:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 800d428:	781b      	ldrb	r3, [r3, #0]
}
 800d42a:	4618      	mov	r0, r3
 800d42c:	f507 779a 	add.w	r7, r7, #308	; 0x134
 800d430:	46bd      	mov	sp, r7
 800d432:	bd90      	pop	{r4, r7, pc}

0800d434 <aci_l2cap_connection_parameter_update_req>:
tBleStatus aci_l2cap_connection_parameter_update_req( uint16_t Connection_Handle,
                                                      uint16_t Conn_Interval_Min,
                                                      uint16_t Conn_Interval_Max,
                                                      uint16_t Slave_latency,
                                                      uint16_t Timeout_Multiplier )
{
 800d434:	b5b0      	push	{r4, r5, r7, lr}
 800d436:	b0cc      	sub	sp, #304	; 0x130
 800d438:	af00      	add	r7, sp, #0
 800d43a:	4605      	mov	r5, r0
 800d43c:	460c      	mov	r4, r1
 800d43e:	4610      	mov	r0, r2
 800d440:	4619      	mov	r1, r3
 800d442:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800d446:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 800d44a:	462a      	mov	r2, r5
 800d44c:	801a      	strh	r2, [r3, #0]
 800d44e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800d452:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800d456:	4622      	mov	r2, r4
 800d458:	801a      	strh	r2, [r3, #0]
 800d45a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800d45e:	f5a3 7397 	sub.w	r3, r3, #302	; 0x12e
 800d462:	4602      	mov	r2, r0
 800d464:	801a      	strh	r2, [r3, #0]
 800d466:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800d46a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800d46e:	460a      	mov	r2, r1
 800d470:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_l2cap_connection_parameter_update_req_cp0 *cp0 = (aci_l2cap_connection_parameter_update_req_cp0*)(cmd_buffer);
 800d472:	f107 0310 	add.w	r3, r7, #16
 800d476:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 800d47a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800d47e:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 800d482:	2200      	movs	r2, #0
 800d484:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800d486:	2300      	movs	r3, #0
 800d488:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Connection_Handle = Connection_Handle;
 800d48c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800d490:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800d494:	f5a2 7295 	sub.w	r2, r2, #298	; 0x12a
 800d498:	8812      	ldrh	r2, [r2, #0]
 800d49a:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800d49c:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800d4a0:	3302      	adds	r3, #2
 800d4a2:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Conn_Interval_Min = Conn_Interval_Min;
 800d4a6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800d4aa:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800d4ae:	f5a2 7296 	sub.w	r2, r2, #300	; 0x12c
 800d4b2:	8812      	ldrh	r2, [r2, #0]
 800d4b4:	805a      	strh	r2, [r3, #2]
  index_input += 2;
 800d4b6:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800d4ba:	3302      	adds	r3, #2
 800d4bc:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Conn_Interval_Max = Conn_Interval_Max;
 800d4c0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800d4c4:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800d4c8:	f5a2 7297 	sub.w	r2, r2, #302	; 0x12e
 800d4cc:	8812      	ldrh	r2, [r2, #0]
 800d4ce:	809a      	strh	r2, [r3, #4]
  index_input += 2;
 800d4d0:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800d4d4:	3302      	adds	r3, #2
 800d4d6:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Slave_latency = Slave_latency;
 800d4da:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800d4de:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800d4e2:	f5a2 7298 	sub.w	r2, r2, #304	; 0x130
 800d4e6:	8812      	ldrh	r2, [r2, #0]
 800d4e8:	80da      	strh	r2, [r3, #6]
  index_input += 2;
 800d4ea:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800d4ee:	3302      	adds	r3, #2
 800d4f0:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Timeout_Multiplier = Timeout_Multiplier;
 800d4f4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800d4f8:	f8b7 2140 	ldrh.w	r2, [r7, #320]	; 0x140
 800d4fc:	811a      	strh	r2, [r3, #8]
  index_input += 2;
 800d4fe:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800d502:	3302      	adds	r3, #2
 800d504:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800d508:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800d50c:	2218      	movs	r2, #24
 800d50e:	2100      	movs	r1, #0
 800d510:	4618      	mov	r0, r3
 800d512:	f000 fa8b 	bl	800da2c <Osal_MemSet>
  rq.ogf = 0x3f;
 800d516:	233f      	movs	r3, #63	; 0x3f
 800d518:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x181;
 800d51c:	f240 1381 	movw	r3, #385	; 0x181
 800d520:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.event = 0x0F;
 800d524:	230f      	movs	r3, #15
 800d526:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
  rq.cparam = cmd_buffer;
 800d52a:	f107 0310 	add.w	r3, r7, #16
 800d52e:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800d532:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800d536:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 800d53a:	f107 030f 	add.w	r3, r7, #15
 800d53e:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 800d542:	2301      	movs	r3, #1
 800d544:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800d548:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800d54c:	2100      	movs	r1, #0
 800d54e:	4618      	mov	r0, r3
 800d550:	f000 f930 	bl	800d7b4 <hci_send_req>
 800d554:	4603      	mov	r3, r0
 800d556:	2b00      	cmp	r3, #0
 800d558:	da01      	bge.n	800d55e <aci_l2cap_connection_parameter_update_req+0x12a>
    return BLE_STATUS_TIMEOUT;
 800d55a:	23ff      	movs	r3, #255	; 0xff
 800d55c:	e004      	b.n	800d568 <aci_l2cap_connection_parameter_update_req+0x134>
  return status;
 800d55e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800d562:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 800d566:	781b      	ldrb	r3, [r3, #0]
}
 800d568:	4618      	mov	r0, r3
 800d56a:	f507 7798 	add.w	r7, r7, #304	; 0x130
 800d56e:	46bd      	mov	sp, r7
 800d570:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800d574 <DbgTrace_TxCpltCallback>:
 * @note   Indicate the end of the transmission of a DBG_TRACE trace buffer to DBG_TRACE USART. If queue
 *         contains new trace data to transmit, start a new transmission.
 * @retval None
 */
static void DbgTrace_TxCpltCallback(void)
{
 800d574:	b580      	push	{r7, lr}
 800d576:	b086      	sub	sp, #24
 800d578:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d57a:	f3ef 8310 	mrs	r3, PRIMASK
 800d57e:	60fb      	str	r3, [r7, #12]
  return(result);
 800d580:	68fb      	ldr	r3, [r7, #12]
#if (DBG_TRACE_USE_CIRCULAR_QUEUE != 0)
  uint8_t* buf;
  uint16_t bufSize;

  BACKUP_PRIMASK();
 800d582:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800d584:	b672      	cpsid	i
}
 800d586:	bf00      	nop

  DISABLE_IRQ();			/**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  /* Remove element just sent to UART */
  CircularQueue_Remove(&MsgDbgTraceQueue,&bufSize);
 800d588:	1cbb      	adds	r3, r7, #2
 800d58a:	4619      	mov	r1, r3
 800d58c:	4812      	ldr	r0, [pc, #72]	; (800d5d8 <DbgTrace_TxCpltCallback+0x64>)
 800d58e:	f001 f8ee 	bl	800e76e <CircularQueue_Remove>

  /* Sense if new data to be sent */
  buf=CircularQueue_Sense(&MsgDbgTraceQueue,&bufSize);
 800d592:	1cbb      	adds	r3, r7, #2
 800d594:	4619      	mov	r1, r3
 800d596:	4810      	ldr	r0, [pc, #64]	; (800d5d8 <DbgTrace_TxCpltCallback+0x64>)
 800d598:	f001 f9da 	bl	800e950 <CircularQueue_Sense>
 800d59c:	6138      	str	r0, [r7, #16]


  if ( buf != NULL) 
 800d59e:	693b      	ldr	r3, [r7, #16]
 800d5a0:	2b00      	cmp	r3, #0
 800d5a2:	d00c      	beq.n	800d5be <DbgTrace_TxCpltCallback+0x4a>
 800d5a4:	697b      	ldr	r3, [r7, #20]
 800d5a6:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d5a8:	68bb      	ldr	r3, [r7, #8]
 800d5aa:	f383 8810 	msr	PRIMASK, r3
}
 800d5ae:	bf00      	nop
  {
    RESTORE_PRIMASK();
    DbgOutputTraces((uint8_t*)buf, bufSize, DbgTrace_TxCpltCallback);
 800d5b0:	887b      	ldrh	r3, [r7, #2]
 800d5b2:	4a0a      	ldr	r2, [pc, #40]	; (800d5dc <DbgTrace_TxCpltCallback+0x68>)
 800d5b4:	4619      	mov	r1, r3
 800d5b6:	6938      	ldr	r0, [r7, #16]
 800d5b8:	f7f3 feab 	bl	8001312 <DbgOutputTraces>

  DbgTracePeripheralReady = SET;

  RESTORE_PRIMASK();
#endif
}
 800d5bc:	e008      	b.n	800d5d0 <DbgTrace_TxCpltCallback+0x5c>
    DbgTracePeripheralReady = SET;
 800d5be:	4b08      	ldr	r3, [pc, #32]	; (800d5e0 <DbgTrace_TxCpltCallback+0x6c>)
 800d5c0:	2201      	movs	r2, #1
 800d5c2:	701a      	strb	r2, [r3, #0]
 800d5c4:	697b      	ldr	r3, [r7, #20]
 800d5c6:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d5c8:	687b      	ldr	r3, [r7, #4]
 800d5ca:	f383 8810 	msr	PRIMASK, r3
}
 800d5ce:	bf00      	nop
}
 800d5d0:	bf00      	nop
 800d5d2:	3718      	adds	r7, #24
 800d5d4:	46bd      	mov	sp, r7
 800d5d6:	bd80      	pop	{r7, pc}
 800d5d8:	200007f8 	.word	0x200007f8
 800d5dc:	0800d575 	.word	0x0800d575
 800d5e0:	20000041 	.word	0x20000041

0800d5e4 <DbgTraceInit>:
#endif

void DbgTraceInit( void )
{
 800d5e4:	b580      	push	{r7, lr}
 800d5e6:	b082      	sub	sp, #8
 800d5e8:	af02      	add	r7, sp, #8
#if (( CFG_DEBUG_TRACE_FULL != 0 ) || ( CFG_DEBUG_TRACE_LIGHT != 0 ))
  DbgOutputInit();
 800d5ea:	f7f3 fe8c 	bl	8001306 <DbgOutputInit>
#if (DBG_TRACE_USE_CIRCULAR_QUEUE != 0)
  CircularQueue_Init(&MsgDbgTraceQueue, MsgDbgTraceQueueBuff, DBG_TRACE_MSG_QUEUE_SIZE, 0, CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG);
 800d5ee:	2302      	movs	r3, #2
 800d5f0:	9300      	str	r3, [sp, #0]
 800d5f2:	2300      	movs	r3, #0
 800d5f4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800d5f8:	4903      	ldr	r1, [pc, #12]	; (800d608 <DbgTraceInit+0x24>)
 800d5fa:	4804      	ldr	r0, [pc, #16]	; (800d60c <DbgTraceInit+0x28>)
 800d5fc:	f000 fe5e 	bl	800e2bc <CircularQueue_Init>
#endif 
#endif
  return;
 800d600:	bf00      	nop
}
 800d602:	46bd      	mov	sp, r7
 800d604:	bd80      	pop	{r7, pc}
 800d606:	bf00      	nop
 800d608:	20000818 	.word	0x20000818
 800d60c:	200007f8 	.word	0x200007f8

0800d610 <_write>:
 * @param	bufsize buffer size
 * @param	...: arguments to be formatted in format string
 * @retval none
 */
size_t _write(int handle, const unsigned char * buf, size_t bufSize)
{
 800d610:	b580      	push	{r7, lr}
 800d612:	b084      	sub	sp, #16
 800d614:	af00      	add	r7, sp, #0
 800d616:	60f8      	str	r0, [r7, #12]
 800d618:	60b9      	str	r1, [r7, #8]
 800d61a:	607a      	str	r2, [r7, #4]
  return ( DbgTraceWrite(handle, buf, bufSize) );
 800d61c:	687a      	ldr	r2, [r7, #4]
 800d61e:	68b9      	ldr	r1, [r7, #8]
 800d620:	68f8      	ldr	r0, [r7, #12]
 800d622:	f000 f805 	bl	800d630 <DbgTraceWrite>
 800d626:	4603      	mov	r3, r0
}
 800d628:	4618      	mov	r0, r3
 800d62a:	3710      	adds	r7, #16
 800d62c:	46bd      	mov	sp, r7
 800d62e:	bd80      	pop	{r7, pc}

0800d630 <DbgTraceWrite>:
 * @param buf buffer to write
 * @param bufsize buffer size
 * @retval Number of elements written
 */
size_t DbgTraceWrite(int handle, const unsigned char * buf, size_t bufSize)
{
 800d630:	b580      	push	{r7, lr}
 800d632:	b08a      	sub	sp, #40	; 0x28
 800d634:	af00      	add	r7, sp, #0
 800d636:	60f8      	str	r0, [r7, #12]
 800d638:	60b9      	str	r1, [r7, #8]
 800d63a:	607a      	str	r2, [r7, #4]
  size_t chars_written = 0;
 800d63c:	2300      	movs	r3, #0
 800d63e:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d640:	f3ef 8310 	mrs	r3, PRIMASK
 800d644:	61bb      	str	r3, [r7, #24]
  return(result);
 800d646:	69bb      	ldr	r3, [r7, #24]
  uint8_t* buffer;

  BACKUP_PRIMASK();
 800d648:	623b      	str	r3, [r7, #32]

  /* Ignore flushes */
  if ( handle == -1 )
 800d64a:	68fb      	ldr	r3, [r7, #12]
 800d64c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d650:	d102      	bne.n	800d658 <DbgTraceWrite+0x28>
  {
    chars_written = ( size_t ) 0;
 800d652:	2300      	movs	r3, #0
 800d654:	627b      	str	r3, [r7, #36]	; 0x24
 800d656:	e037      	b.n	800d6c8 <DbgTraceWrite+0x98>
  }
  /* Only allow stdout/stderr output */
  else if ( ( handle != 1 ) && ( handle != 2 ) )
 800d658:	68fb      	ldr	r3, [r7, #12]
 800d65a:	2b01      	cmp	r3, #1
 800d65c:	d006      	beq.n	800d66c <DbgTraceWrite+0x3c>
 800d65e:	68fb      	ldr	r3, [r7, #12]
 800d660:	2b02      	cmp	r3, #2
 800d662:	d003      	beq.n	800d66c <DbgTraceWrite+0x3c>
  {
    chars_written = ( size_t ) - 1;
 800d664:	f04f 33ff 	mov.w	r3, #4294967295
 800d668:	627b      	str	r3, [r7, #36]	; 0x24
 800d66a:	e02d      	b.n	800d6c8 <DbgTraceWrite+0x98>
  }
  /* Parameters OK, call the low-level character output routine */
  else if (bufSize != 0)
 800d66c:	687b      	ldr	r3, [r7, #4]
 800d66e:	2b00      	cmp	r3, #0
 800d670:	d02a      	beq.n	800d6c8 <DbgTraceWrite+0x98>
  {
    chars_written = bufSize;
 800d672:	687b      	ldr	r3, [r7, #4]
 800d674:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("cpsid i" : : : "memory");
 800d676:	b672      	cpsid	i
}
 800d678:	bf00      	nop
    /* If queue emepty and TX free, send directly */
    /* CS Start */

#if (DBG_TRACE_USE_CIRCULAR_QUEUE != 0)
    DISABLE_IRQ();      /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
    buffer=CircularQueue_Add(&MsgDbgTraceQueue,(uint8_t*)buf, bufSize,1);
 800d67a:	687b      	ldr	r3, [r7, #4]
 800d67c:	b29a      	uxth	r2, r3
 800d67e:	2301      	movs	r3, #1
 800d680:	68b9      	ldr	r1, [r7, #8]
 800d682:	4814      	ldr	r0, [pc, #80]	; (800d6d4 <DbgTraceWrite+0xa4>)
 800d684:	f000 fe4c 	bl	800e320 <CircularQueue_Add>
 800d688:	61f8      	str	r0, [r7, #28]
    if (buffer && DbgTracePeripheralReady)
 800d68a:	69fb      	ldr	r3, [r7, #28]
 800d68c:	2b00      	cmp	r3, #0
 800d68e:	d015      	beq.n	800d6bc <DbgTraceWrite+0x8c>
 800d690:	4b11      	ldr	r3, [pc, #68]	; (800d6d8 <DbgTraceWrite+0xa8>)
 800d692:	781b      	ldrb	r3, [r3, #0]
 800d694:	b2db      	uxtb	r3, r3
 800d696:	2b00      	cmp	r3, #0
 800d698:	d010      	beq.n	800d6bc <DbgTraceWrite+0x8c>
    {
      DbgTracePeripheralReady = RESET;
 800d69a:	4b0f      	ldr	r3, [pc, #60]	; (800d6d8 <DbgTraceWrite+0xa8>)
 800d69c:	2200      	movs	r2, #0
 800d69e:	701a      	strb	r2, [r3, #0]
 800d6a0:	6a3b      	ldr	r3, [r7, #32]
 800d6a2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d6a4:	697b      	ldr	r3, [r7, #20]
 800d6a6:	f383 8810 	msr	PRIMASK, r3
}
 800d6aa:	bf00      	nop
      RESTORE_PRIMASK();
      DbgOutputTraces((uint8_t*)buffer, bufSize, DbgTrace_TxCpltCallback);
 800d6ac:	687b      	ldr	r3, [r7, #4]
 800d6ae:	b29b      	uxth	r3, r3
 800d6b0:	4a0a      	ldr	r2, [pc, #40]	; (800d6dc <DbgTraceWrite+0xac>)
 800d6b2:	4619      	mov	r1, r3
 800d6b4:	69f8      	ldr	r0, [r7, #28]
 800d6b6:	f7f3 fe2c 	bl	8001312 <DbgOutputTraces>
 800d6ba:	e005      	b.n	800d6c8 <DbgTraceWrite+0x98>
 800d6bc:	6a3b      	ldr	r3, [r7, #32]
 800d6be:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d6c0:	693b      	ldr	r3, [r7, #16]
 800d6c2:	f383 8810 	msr	PRIMASK, r3
}
 800d6c6:	bf00      	nop
    DbgOutputTraces((uint8_t*)buf, bufSize, DbgTrace_TxCpltCallback);
    while (!DbgTracePeripheralReady);
#endif
    /* CS END */
  }
  return ( chars_written );
 800d6c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800d6ca:	4618      	mov	r0, r3
 800d6cc:	3728      	adds	r7, #40	; 0x28
 800d6ce:	46bd      	mov	sp, r7
 800d6d0:	bd80      	pop	{r7, pc}
 800d6d2:	bf00      	nop
 800d6d4:	200007f8 	.word	0x200007f8
 800d6d8:	20000041 	.word	0x20000041
 800d6dc:	0800d575 	.word	0x0800d575

0800d6e0 <hci_init>:
static void TlEvtReceived(TL_EvtPacket_t *hcievt);
static void TlInit( TL_CmdPacket_t * p_cmdbuffer );

/* Interface ------- ---------------------------------------------------------*/
void hci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 800d6e0:	b580      	push	{r7, lr}
 800d6e2:	b082      	sub	sp, #8
 800d6e4:	af00      	add	r7, sp, #0
 800d6e6:	6078      	str	r0, [r7, #4]
 800d6e8:	6039      	str	r1, [r7, #0]
  StatusNotCallBackFunction = ((HCI_TL_HciInitConf_t *)pConf)->StatusNotCallBack;
 800d6ea:	683b      	ldr	r3, [r7, #0]
 800d6ec:	685b      	ldr	r3, [r3, #4]
 800d6ee:	4a08      	ldr	r2, [pc, #32]	; (800d710 <hci_init+0x30>)
 800d6f0:	6013      	str	r3, [r2, #0]
  hciContext.UserEvtRx = UserEvtRx;
 800d6f2:	4a08      	ldr	r2, [pc, #32]	; (800d714 <hci_init+0x34>)
 800d6f4:	687b      	ldr	r3, [r7, #4]
 800d6f6:	61d3      	str	r3, [r2, #28]

  hci_register_io_bus (&hciContext.io);
 800d6f8:	4806      	ldr	r0, [pc, #24]	; (800d714 <hci_init+0x34>)
 800d6fa:	f000 f973 	bl	800d9e4 <hci_register_io_bus>

  TlInit((TL_CmdPacket_t *)(((HCI_TL_HciInitConf_t *)pConf)->p_cmdbuffer));
 800d6fe:	683b      	ldr	r3, [r7, #0]
 800d700:	681b      	ldr	r3, [r3, #0]
 800d702:	4618      	mov	r0, r3
 800d704:	f000 f8d4 	bl	800d8b0 <TlInit>

  return;
 800d708:	bf00      	nop
}
 800d70a:	3708      	adds	r7, #8
 800d70c:	46bd      	mov	sp, r7
 800d70e:	bd80      	pop	{r7, pc}
 800d710:	20001840 	.word	0x20001840
 800d714:	20001818 	.word	0x20001818

0800d718 <hci_user_evt_proc>:

void hci_user_evt_proc(void)
{
 800d718:	b580      	push	{r7, lr}
 800d71a:	b084      	sub	sp, #16
 800d71c:	af00      	add	r7, sp, #0
  /**
   * It is more secure to use LST_remove_head()/LST_insert_head() compare to LST_get_next_node()/LST_remove_node()
   * in case the user overwrite the header where the next/prev pointers are located
   */

  if((LST_is_empty(&HciAsynchEventQueue) == FALSE) && (UserEventFlow != HCI_TL_UserEventFlow_Disable))
 800d71e:	4822      	ldr	r0, [pc, #136]	; (800d7a8 <hci_user_evt_proc+0x90>)
 800d720:	f000 fd1e 	bl	800e160 <LST_is_empty>
 800d724:	4603      	mov	r3, r0
 800d726:	2b00      	cmp	r3, #0
 800d728:	d12b      	bne.n	800d782 <hci_user_evt_proc+0x6a>
 800d72a:	4b20      	ldr	r3, [pc, #128]	; (800d7ac <hci_user_evt_proc+0x94>)
 800d72c:	781b      	ldrb	r3, [r3, #0]
 800d72e:	2b00      	cmp	r3, #0
 800d730:	d027      	beq.n	800d782 <hci_user_evt_proc+0x6a>
  {
    LST_remove_head ( &HciAsynchEventQueue, (tListNode **)&phcievtbuffer );
 800d732:	f107 030c 	add.w	r3, r7, #12
 800d736:	4619      	mov	r1, r3
 800d738:	481b      	ldr	r0, [pc, #108]	; (800d7a8 <hci_user_evt_proc+0x90>)
 800d73a:	f000 fda0 	bl	800e27e <LST_remove_head>

    if (hciContext.UserEvtRx != NULL)
 800d73e:	4b1c      	ldr	r3, [pc, #112]	; (800d7b0 <hci_user_evt_proc+0x98>)
 800d740:	69db      	ldr	r3, [r3, #28]
 800d742:	2b00      	cmp	r3, #0
 800d744:	d00c      	beq.n	800d760 <hci_user_evt_proc+0x48>
    {
      UserEvtRxParam.pckt = phcievtbuffer;
 800d746:	68fb      	ldr	r3, [r7, #12]
 800d748:	60bb      	str	r3, [r7, #8]
      UserEvtRxParam.status = HCI_TL_UserEventFlow_Enable;
 800d74a:	2301      	movs	r3, #1
 800d74c:	713b      	strb	r3, [r7, #4]
      hciContext.UserEvtRx((void *)&UserEvtRxParam);
 800d74e:	4b18      	ldr	r3, [pc, #96]	; (800d7b0 <hci_user_evt_proc+0x98>)
 800d750:	69db      	ldr	r3, [r3, #28]
 800d752:	1d3a      	adds	r2, r7, #4
 800d754:	4610      	mov	r0, r2
 800d756:	4798      	blx	r3
      UserEventFlow = UserEvtRxParam.status;
 800d758:	793a      	ldrb	r2, [r7, #4]
 800d75a:	4b14      	ldr	r3, [pc, #80]	; (800d7ac <hci_user_evt_proc+0x94>)
 800d75c:	701a      	strb	r2, [r3, #0]
 800d75e:	e002      	b.n	800d766 <hci_user_evt_proc+0x4e>
    }
    else
    {
      UserEventFlow = HCI_TL_UserEventFlow_Enable;
 800d760:	4b12      	ldr	r3, [pc, #72]	; (800d7ac <hci_user_evt_proc+0x94>)
 800d762:	2201      	movs	r2, #1
 800d764:	701a      	strb	r2, [r3, #0]
    }

    if(UserEventFlow != HCI_TL_UserEventFlow_Disable)
 800d766:	4b11      	ldr	r3, [pc, #68]	; (800d7ac <hci_user_evt_proc+0x94>)
 800d768:	781b      	ldrb	r3, [r3, #0]
 800d76a:	2b00      	cmp	r3, #0
 800d76c:	d004      	beq.n	800d778 <hci_user_evt_proc+0x60>
    {
      TL_MM_EvtDone( phcievtbuffer );
 800d76e:	68fb      	ldr	r3, [r7, #12]
 800d770:	4618      	mov	r0, r3
 800d772:	f001 fc45 	bl	800f000 <TL_MM_EvtDone>
 800d776:	e004      	b.n	800d782 <hci_user_evt_proc+0x6a>
    else
    {
      /**
       * put back the event in the queue
       */
      LST_insert_head ( &HciAsynchEventQueue, (tListNode *)phcievtbuffer );
 800d778:	68fb      	ldr	r3, [r7, #12]
 800d77a:	4619      	mov	r1, r3
 800d77c:	480a      	ldr	r0, [pc, #40]	; (800d7a8 <hci_user_evt_proc+0x90>)
 800d77e:	f000 fd11 	bl	800e1a4 <LST_insert_head>
    }
  }

  if((LST_is_empty(&HciAsynchEventQueue) == FALSE) && (UserEventFlow != HCI_TL_UserEventFlow_Disable))
 800d782:	4809      	ldr	r0, [pc, #36]	; (800d7a8 <hci_user_evt_proc+0x90>)
 800d784:	f000 fcec 	bl	800e160 <LST_is_empty>
 800d788:	4603      	mov	r3, r0
 800d78a:	2b00      	cmp	r3, #0
 800d78c:	d107      	bne.n	800d79e <hci_user_evt_proc+0x86>
 800d78e:	4b07      	ldr	r3, [pc, #28]	; (800d7ac <hci_user_evt_proc+0x94>)
 800d790:	781b      	ldrb	r3, [r3, #0]
 800d792:	2b00      	cmp	r3, #0
 800d794:	d003      	beq.n	800d79e <hci_user_evt_proc+0x86>
  {
    hci_notify_asynch_evt((void*) &HciAsynchEventQueue);
 800d796:	4804      	ldr	r0, [pc, #16]	; (800d7a8 <hci_user_evt_proc+0x90>)
 800d798:	f7f6 ff74 	bl	8004684 <hci_notify_asynch_evt>
  }


  return;
 800d79c:	bf00      	nop
 800d79e:	bf00      	nop
}
 800d7a0:	3710      	adds	r7, #16
 800d7a2:	46bd      	mov	sp, r7
 800d7a4:	bd80      	pop	{r7, pc}
 800d7a6:	bf00      	nop
 800d7a8:	2000036c 	.word	0x2000036c
 800d7ac:	20000378 	.word	0x20000378
 800d7b0:	20001818 	.word	0x20001818

0800d7b4 <hci_send_req>:

  return;
}

int hci_send_req(struct hci_request *p_cmd, uint8_t async)
{
 800d7b4:	b580      	push	{r7, lr}
 800d7b6:	b088      	sub	sp, #32
 800d7b8:	af00      	add	r7, sp, #0
 800d7ba:	6078      	str	r0, [r7, #4]
 800d7bc:	460b      	mov	r3, r1
 800d7be:	70fb      	strb	r3, [r7, #3]
  TL_CsEvt_t    *pcommand_status_event;
  TL_EvtPacket_t *pevtpacket;
  uint8_t hci_cmd_complete_return_parameters_length;
  HCI_TL_CmdStatus_t local_cmd_status;

  NotifyCmdStatus(HCI_TL_CmdBusy);
 800d7c0:	2000      	movs	r0, #0
 800d7c2:	f000 f8cb 	bl	800d95c <NotifyCmdStatus>
  local_cmd_status = HCI_TL_CmdBusy;
 800d7c6:	2300      	movs	r3, #0
 800d7c8:	77fb      	strb	r3, [r7, #31]
  opcode = ((p_cmd->ocf) & 0x03ff) | ((p_cmd->ogf) << 10);
 800d7ca:	687b      	ldr	r3, [r7, #4]
 800d7cc:	885b      	ldrh	r3, [r3, #2]
 800d7ce:	b21b      	sxth	r3, r3
 800d7d0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d7d4:	b21a      	sxth	r2, r3
 800d7d6:	687b      	ldr	r3, [r7, #4]
 800d7d8:	881b      	ldrh	r3, [r3, #0]
 800d7da:	029b      	lsls	r3, r3, #10
 800d7dc:	b21b      	sxth	r3, r3
 800d7de:	4313      	orrs	r3, r2
 800d7e0:	b21b      	sxth	r3, r3
 800d7e2:	83bb      	strh	r3, [r7, #28]
  SendCmd(opcode, p_cmd->clen, p_cmd->cparam);
 800d7e4:	687b      	ldr	r3, [r7, #4]
 800d7e6:	68db      	ldr	r3, [r3, #12]
 800d7e8:	b2d9      	uxtb	r1, r3
 800d7ea:	687b      	ldr	r3, [r7, #4]
 800d7ec:	689a      	ldr	r2, [r3, #8]
 800d7ee:	8bbb      	ldrh	r3, [r7, #28]
 800d7f0:	4618      	mov	r0, r3
 800d7f2:	f000 f88d 	bl	800d910 <SendCmd>

  while(local_cmd_status == HCI_TL_CmdBusy)
 800d7f6:	e04e      	b.n	800d896 <hci_send_req+0xe2>
  {
    hci_cmd_resp_wait(HCI_TL_DEFAULT_TIMEOUT);
 800d7f8:	f248 00e8 	movw	r0, #33000	; 0x80e8
 800d7fc:	f7f6 ff59 	bl	80046b2 <hci_cmd_resp_wait>

    /**
     * Process Cmd Event
     */
    while(LST_is_empty(&HciCmdEventQueue) == FALSE)
 800d800:	e043      	b.n	800d88a <hci_send_req+0xd6>
    {
      LST_remove_head (&HciCmdEventQueue, (tListNode **)&pevtpacket);
 800d802:	f107 030c 	add.w	r3, r7, #12
 800d806:	4619      	mov	r1, r3
 800d808:	4828      	ldr	r0, [pc, #160]	; (800d8ac <hci_send_req+0xf8>)
 800d80a:	f000 fd38 	bl	800e27e <LST_remove_head>

      if(pevtpacket->evtserial.evt.evtcode == TL_BLEEVT_CS_OPCODE)
 800d80e:	68fb      	ldr	r3, [r7, #12]
 800d810:	7a5b      	ldrb	r3, [r3, #9]
 800d812:	2b0f      	cmp	r3, #15
 800d814:	d114      	bne.n	800d840 <hci_send_req+0x8c>
      {
        pcommand_status_event = (TL_CsEvt_t*)pevtpacket->evtserial.evt.payload;
 800d816:	68fb      	ldr	r3, [r7, #12]
 800d818:	330b      	adds	r3, #11
 800d81a:	613b      	str	r3, [r7, #16]
        if(pcommand_status_event->cmdcode == opcode)
 800d81c:	693b      	ldr	r3, [r7, #16]
 800d81e:	885b      	ldrh	r3, [r3, #2]
 800d820:	b29b      	uxth	r3, r3
 800d822:	8bba      	ldrh	r2, [r7, #28]
 800d824:	429a      	cmp	r2, r3
 800d826:	d104      	bne.n	800d832 <hci_send_req+0x7e>
        {
          *(uint8_t *)(p_cmd->rparam) = pcommand_status_event->status;
 800d828:	687b      	ldr	r3, [r7, #4]
 800d82a:	691b      	ldr	r3, [r3, #16]
 800d82c:	693a      	ldr	r2, [r7, #16]
 800d82e:	7812      	ldrb	r2, [r2, #0]
 800d830:	701a      	strb	r2, [r3, #0]
        }

        if(pcommand_status_event->numcmd != 0)
 800d832:	693b      	ldr	r3, [r7, #16]
 800d834:	785b      	ldrb	r3, [r3, #1]
 800d836:	2b00      	cmp	r3, #0
 800d838:	d027      	beq.n	800d88a <hci_send_req+0xd6>
        {
          local_cmd_status = HCI_TL_CmdAvailable;
 800d83a:	2301      	movs	r3, #1
 800d83c:	77fb      	strb	r3, [r7, #31]
 800d83e:	e024      	b.n	800d88a <hci_send_req+0xd6>
        }
      }
      else
      {
        pcommand_complete_event = (TL_CcEvt_t*)pevtpacket->evtserial.evt.payload;
 800d840:	68fb      	ldr	r3, [r7, #12]
 800d842:	330b      	adds	r3, #11
 800d844:	61bb      	str	r3, [r7, #24]

        if(pcommand_complete_event->cmdcode == opcode)
 800d846:	69bb      	ldr	r3, [r7, #24]
 800d848:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800d84c:	b29b      	uxth	r3, r3
 800d84e:	8bba      	ldrh	r2, [r7, #28]
 800d850:	429a      	cmp	r2, r3
 800d852:	d114      	bne.n	800d87e <hci_send_req+0xca>
        {
          hci_cmd_complete_return_parameters_length = pevtpacket->evtserial.evt.plen - TL_EVT_HDR_SIZE;
 800d854:	68fb      	ldr	r3, [r7, #12]
 800d856:	7a9b      	ldrb	r3, [r3, #10]
 800d858:	3b03      	subs	r3, #3
 800d85a:	75fb      	strb	r3, [r7, #23]
          p_cmd->rlen = MIN(hci_cmd_complete_return_parameters_length, p_cmd->rlen);
 800d85c:	687b      	ldr	r3, [r7, #4]
 800d85e:	695a      	ldr	r2, [r3, #20]
 800d860:	7dfb      	ldrb	r3, [r7, #23]
 800d862:	429a      	cmp	r2, r3
 800d864:	bfa8      	it	ge
 800d866:	461a      	movge	r2, r3
 800d868:	687b      	ldr	r3, [r7, #4]
 800d86a:	615a      	str	r2, [r3, #20]
          memcpy(p_cmd->rparam, pcommand_complete_event->payload, p_cmd->rlen);
 800d86c:	687b      	ldr	r3, [r7, #4]
 800d86e:	6918      	ldr	r0, [r3, #16]
 800d870:	69bb      	ldr	r3, [r7, #24]
 800d872:	1cd9      	adds	r1, r3, #3
 800d874:	687b      	ldr	r3, [r7, #4]
 800d876:	695b      	ldr	r3, [r3, #20]
 800d878:	461a      	mov	r2, r3
 800d87a:	f003 f82a 	bl	80108d2 <memcpy>
        }

        if(pcommand_complete_event->numcmd != 0)
 800d87e:	69bb      	ldr	r3, [r7, #24]
 800d880:	781b      	ldrb	r3, [r3, #0]
 800d882:	2b00      	cmp	r3, #0
 800d884:	d001      	beq.n	800d88a <hci_send_req+0xd6>
        {
          local_cmd_status = HCI_TL_CmdAvailable;
 800d886:	2301      	movs	r3, #1
 800d888:	77fb      	strb	r3, [r7, #31]
    while(LST_is_empty(&HciCmdEventQueue) == FALSE)
 800d88a:	4808      	ldr	r0, [pc, #32]	; (800d8ac <hci_send_req+0xf8>)
 800d88c:	f000 fc68 	bl	800e160 <LST_is_empty>
 800d890:	4603      	mov	r3, r0
 800d892:	2b00      	cmp	r3, #0
 800d894:	d0b5      	beq.n	800d802 <hci_send_req+0x4e>
  while(local_cmd_status == HCI_TL_CmdBusy)
 800d896:	7ffb      	ldrb	r3, [r7, #31]
 800d898:	2b00      	cmp	r3, #0
 800d89a:	d0ad      	beq.n	800d7f8 <hci_send_req+0x44>
        }
      }
    }
  }

  NotifyCmdStatus(HCI_TL_CmdAvailable);
 800d89c:	2001      	movs	r0, #1
 800d89e:	f000 f85d 	bl	800d95c <NotifyCmdStatus>

  return 0;
 800d8a2:	2300      	movs	r3, #0
}
 800d8a4:	4618      	mov	r0, r3
 800d8a6:	3720      	adds	r7, #32
 800d8a8:	46bd      	mov	sp, r7
 800d8aa:	bd80      	pop	{r7, pc}
 800d8ac:	20001838 	.word	0x20001838

0800d8b0 <TlInit>:

/* Private functions ---------------------------------------------------------*/
static void TlInit( TL_CmdPacket_t * p_cmdbuffer )
{
 800d8b0:	b580      	push	{r7, lr}
 800d8b2:	b086      	sub	sp, #24
 800d8b4:	af00      	add	r7, sp, #0
 800d8b6:	6078      	str	r0, [r7, #4]
  TL_BLE_InitConf_t Conf;

  /**
   * Always initialize the command event queue
   */
  LST_init_head (&HciCmdEventQueue);
 800d8b8:	480f      	ldr	r0, [pc, #60]	; (800d8f8 <TlInit+0x48>)
 800d8ba:	f000 fc41 	bl	800e140 <LST_init_head>

  pCmdBuffer = p_cmdbuffer;
 800d8be:	4a0f      	ldr	r2, [pc, #60]	; (800d8fc <TlInit+0x4c>)
 800d8c0:	687b      	ldr	r3, [r7, #4]
 800d8c2:	6013      	str	r3, [r2, #0]

  LST_init_head (&HciAsynchEventQueue);
 800d8c4:	480e      	ldr	r0, [pc, #56]	; (800d900 <TlInit+0x50>)
 800d8c6:	f000 fc3b 	bl	800e140 <LST_init_head>

  UserEventFlow = HCI_TL_UserEventFlow_Enable;
 800d8ca:	4b0e      	ldr	r3, [pc, #56]	; (800d904 <TlInit+0x54>)
 800d8cc:	2201      	movs	r2, #1
 800d8ce:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  if (hciContext.io.Init)
 800d8d0:	4b0d      	ldr	r3, [pc, #52]	; (800d908 <TlInit+0x58>)
 800d8d2:	681b      	ldr	r3, [r3, #0]
 800d8d4:	2b00      	cmp	r3, #0
 800d8d6:	d00a      	beq.n	800d8ee <TlInit+0x3e>
  {

    Conf.p_cmdbuffer = (uint8_t *)p_cmdbuffer;
 800d8d8:	687b      	ldr	r3, [r7, #4]
 800d8da:	613b      	str	r3, [r7, #16]
    Conf.IoBusEvtCallBack = TlEvtReceived;
 800d8dc:	4b0b      	ldr	r3, [pc, #44]	; (800d90c <TlInit+0x5c>)
 800d8de:	60bb      	str	r3, [r7, #8]
    hciContext.io.Init(&Conf);
 800d8e0:	4b09      	ldr	r3, [pc, #36]	; (800d908 <TlInit+0x58>)
 800d8e2:	681b      	ldr	r3, [r3, #0]
 800d8e4:	f107 0208 	add.w	r2, r7, #8
 800d8e8:	4610      	mov	r0, r2
 800d8ea:	4798      	blx	r3
  }

  return;
 800d8ec:	bf00      	nop
 800d8ee:	bf00      	nop
}
 800d8f0:	3718      	adds	r7, #24
 800d8f2:	46bd      	mov	sp, r7
 800d8f4:	bd80      	pop	{r7, pc}
 800d8f6:	bf00      	nop
 800d8f8:	20001838 	.word	0x20001838
 800d8fc:	20000374 	.word	0x20000374
 800d900:	2000036c 	.word	0x2000036c
 800d904:	20000378 	.word	0x20000378
 800d908:	20001818 	.word	0x20001818
 800d90c:	0800d99d 	.word	0x0800d99d

0800d910 <SendCmd>:

static void SendCmd(uint16_t opcode, uint8_t plen, void *param)
{
 800d910:	b580      	push	{r7, lr}
 800d912:	b082      	sub	sp, #8
 800d914:	af00      	add	r7, sp, #0
 800d916:	4603      	mov	r3, r0
 800d918:	603a      	str	r2, [r7, #0]
 800d91a:	80fb      	strh	r3, [r7, #6]
 800d91c:	460b      	mov	r3, r1
 800d91e:	717b      	strb	r3, [r7, #5]
  pCmdBuffer->cmdserial.cmd.cmdcode = opcode;
 800d920:	4b0c      	ldr	r3, [pc, #48]	; (800d954 <SendCmd+0x44>)
 800d922:	681b      	ldr	r3, [r3, #0]
 800d924:	88fa      	ldrh	r2, [r7, #6]
 800d926:	f8a3 2009 	strh.w	r2, [r3, #9]
  pCmdBuffer->cmdserial.cmd.plen = plen;
 800d92a:	4b0a      	ldr	r3, [pc, #40]	; (800d954 <SendCmd+0x44>)
 800d92c:	681b      	ldr	r3, [r3, #0]
 800d92e:	797a      	ldrb	r2, [r7, #5]
 800d930:	72da      	strb	r2, [r3, #11]
  memcpy( pCmdBuffer->cmdserial.cmd.payload, param, plen );
 800d932:	4b08      	ldr	r3, [pc, #32]	; (800d954 <SendCmd+0x44>)
 800d934:	681b      	ldr	r3, [r3, #0]
 800d936:	330c      	adds	r3, #12
 800d938:	797a      	ldrb	r2, [r7, #5]
 800d93a:	6839      	ldr	r1, [r7, #0]
 800d93c:	4618      	mov	r0, r3
 800d93e:	f002 ffc8 	bl	80108d2 <memcpy>

  hciContext.io.Send(0,0);
 800d942:	4b05      	ldr	r3, [pc, #20]	; (800d958 <SendCmd+0x48>)
 800d944:	691b      	ldr	r3, [r3, #16]
 800d946:	2100      	movs	r1, #0
 800d948:	2000      	movs	r0, #0
 800d94a:	4798      	blx	r3

  return;
 800d94c:	bf00      	nop
}
 800d94e:	3708      	adds	r7, #8
 800d950:	46bd      	mov	sp, r7
 800d952:	bd80      	pop	{r7, pc}
 800d954:	20000374 	.word	0x20000374
 800d958:	20001818 	.word	0x20001818

0800d95c <NotifyCmdStatus>:

static void NotifyCmdStatus(HCI_TL_CmdStatus_t hcicmdstatus)
{
 800d95c:	b580      	push	{r7, lr}
 800d95e:	b082      	sub	sp, #8
 800d960:	af00      	add	r7, sp, #0
 800d962:	4603      	mov	r3, r0
 800d964:	71fb      	strb	r3, [r7, #7]
  if(hcicmdstatus == HCI_TL_CmdBusy)
 800d966:	79fb      	ldrb	r3, [r7, #7]
 800d968:	2b00      	cmp	r3, #0
 800d96a:	d108      	bne.n	800d97e <NotifyCmdStatus+0x22>
  {
    if(StatusNotCallBackFunction != 0)
 800d96c:	4b0a      	ldr	r3, [pc, #40]	; (800d998 <NotifyCmdStatus+0x3c>)
 800d96e:	681b      	ldr	r3, [r3, #0]
 800d970:	2b00      	cmp	r3, #0
 800d972:	d00d      	beq.n	800d990 <NotifyCmdStatus+0x34>
    {
      StatusNotCallBackFunction(HCI_TL_CmdBusy);
 800d974:	4b08      	ldr	r3, [pc, #32]	; (800d998 <NotifyCmdStatus+0x3c>)
 800d976:	681b      	ldr	r3, [r3, #0]
 800d978:	2000      	movs	r0, #0
 800d97a:	4798      	blx	r3
    {
      StatusNotCallBackFunction(HCI_TL_CmdAvailable);
    }
  }

  return;
 800d97c:	e008      	b.n	800d990 <NotifyCmdStatus+0x34>
    if(StatusNotCallBackFunction != 0)
 800d97e:	4b06      	ldr	r3, [pc, #24]	; (800d998 <NotifyCmdStatus+0x3c>)
 800d980:	681b      	ldr	r3, [r3, #0]
 800d982:	2b00      	cmp	r3, #0
 800d984:	d004      	beq.n	800d990 <NotifyCmdStatus+0x34>
      StatusNotCallBackFunction(HCI_TL_CmdAvailable);
 800d986:	4b04      	ldr	r3, [pc, #16]	; (800d998 <NotifyCmdStatus+0x3c>)
 800d988:	681b      	ldr	r3, [r3, #0]
 800d98a:	2001      	movs	r0, #1
 800d98c:	4798      	blx	r3
  return;
 800d98e:	bf00      	nop
 800d990:	bf00      	nop
}
 800d992:	3708      	adds	r7, #8
 800d994:	46bd      	mov	sp, r7
 800d996:	bd80      	pop	{r7, pc}
 800d998:	20001840 	.word	0x20001840

0800d99c <TlEvtReceived>:

static void TlEvtReceived(TL_EvtPacket_t *hcievt)
{
 800d99c:	b580      	push	{r7, lr}
 800d99e:	b082      	sub	sp, #8
 800d9a0:	af00      	add	r7, sp, #0
 800d9a2:	6078      	str	r0, [r7, #4]
  if ( ((hcievt->evtserial.evt.evtcode) == TL_BLEEVT_CS_OPCODE) || ((hcievt->evtserial.evt.evtcode) == TL_BLEEVT_CC_OPCODE ) )
 800d9a4:	687b      	ldr	r3, [r7, #4]
 800d9a6:	7a5b      	ldrb	r3, [r3, #9]
 800d9a8:	2b0f      	cmp	r3, #15
 800d9aa:	d003      	beq.n	800d9b4 <TlEvtReceived+0x18>
 800d9ac:	687b      	ldr	r3, [r7, #4]
 800d9ae:	7a5b      	ldrb	r3, [r3, #9]
 800d9b0:	2b0e      	cmp	r3, #14
 800d9b2:	d107      	bne.n	800d9c4 <TlEvtReceived+0x28>
  {
    LST_insert_tail(&HciCmdEventQueue, (tListNode *)hcievt);
 800d9b4:	6879      	ldr	r1, [r7, #4]
 800d9b6:	4809      	ldr	r0, [pc, #36]	; (800d9dc <TlEvtReceived+0x40>)
 800d9b8:	f000 fc1a 	bl	800e1f0 <LST_insert_tail>
    hci_cmd_resp_release(0); /**< Notify the application a full Cmd Event has been received */
 800d9bc:	2000      	movs	r0, #0
 800d9be:	f7f6 fe6d 	bl	800469c <hci_cmd_resp_release>
 800d9c2:	e006      	b.n	800d9d2 <TlEvtReceived+0x36>
  }
  else
  {
    LST_insert_tail(&HciAsynchEventQueue, (tListNode *)hcievt);
 800d9c4:	6879      	ldr	r1, [r7, #4]
 800d9c6:	4806      	ldr	r0, [pc, #24]	; (800d9e0 <TlEvtReceived+0x44>)
 800d9c8:	f000 fc12 	bl	800e1f0 <LST_insert_tail>
    hci_notify_asynch_evt((void*) &HciAsynchEventQueue); /**< Notify the application a full HCI event has been received */
 800d9cc:	4804      	ldr	r0, [pc, #16]	; (800d9e0 <TlEvtReceived+0x44>)
 800d9ce:	f7f6 fe59 	bl	8004684 <hci_notify_asynch_evt>
  }

  return;
 800d9d2:	bf00      	nop
}
 800d9d4:	3708      	adds	r7, #8
 800d9d6:	46bd      	mov	sp, r7
 800d9d8:	bd80      	pop	{r7, pc}
 800d9da:	bf00      	nop
 800d9dc:	20001838 	.word	0x20001838
 800d9e0:	2000036c 	.word	0x2000036c

0800d9e4 <hci_register_io_bus>:
#include "hci_tl.h"
#include "tl.h"


void hci_register_io_bus(tHciIO* fops)
{
 800d9e4:	b480      	push	{r7}
 800d9e6:	b083      	sub	sp, #12
 800d9e8:	af00      	add	r7, sp, #0
 800d9ea:	6078      	str	r0, [r7, #4]
  /* Register IO bus services */
  fops->Init    = TL_BLE_Init;
 800d9ec:	687b      	ldr	r3, [r7, #4]
 800d9ee:	4a05      	ldr	r2, [pc, #20]	; (800da04 <hci_register_io_bus+0x20>)
 800d9f0:	601a      	str	r2, [r3, #0]
  fops->Send    = TL_BLE_SendCmd;
 800d9f2:	687b      	ldr	r3, [r7, #4]
 800d9f4:	4a04      	ldr	r2, [pc, #16]	; (800da08 <hci_register_io_bus+0x24>)
 800d9f6:	611a      	str	r2, [r3, #16]

  return;
 800d9f8:	bf00      	nop
}
 800d9fa:	370c      	adds	r7, #12
 800d9fc:	46bd      	mov	sp, r7
 800d9fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da02:	4770      	bx	lr
 800da04:	0800ed79 	.word	0x0800ed79
 800da08:	0800ede1 	.word	0x0800ede1

0800da0c <Osal_MemCpy>:
 * Osal_MemCpy
 * 
 */
 
void* Osal_MemCpy( void *dest, const void *src, unsigned int size )
{
 800da0c:	b580      	push	{r7, lr}
 800da0e:	b084      	sub	sp, #16
 800da10:	af00      	add	r7, sp, #0
 800da12:	60f8      	str	r0, [r7, #12]
 800da14:	60b9      	str	r1, [r7, #8]
 800da16:	607a      	str	r2, [r7, #4]
  return memcpy( dest, src, size ); 
 800da18:	687a      	ldr	r2, [r7, #4]
 800da1a:	68b9      	ldr	r1, [r7, #8]
 800da1c:	68f8      	ldr	r0, [r7, #12]
 800da1e:	f002 ff58 	bl	80108d2 <memcpy>
 800da22:	4603      	mov	r3, r0
}
 800da24:	4618      	mov	r0, r3
 800da26:	3710      	adds	r7, #16
 800da28:	46bd      	mov	sp, r7
 800da2a:	bd80      	pop	{r7, pc}

0800da2c <Osal_MemSet>:
 * Osal_MemSet
 * 
 */
 
void* Osal_MemSet( void *ptr, int value, unsigned int size )
{
 800da2c:	b580      	push	{r7, lr}
 800da2e:	b084      	sub	sp, #16
 800da30:	af00      	add	r7, sp, #0
 800da32:	60f8      	str	r0, [r7, #12]
 800da34:	60b9      	str	r1, [r7, #8]
 800da36:	607a      	str	r2, [r7, #4]
  return memset( ptr, value, size );
 800da38:	687a      	ldr	r2, [r7, #4]
 800da3a:	68b9      	ldr	r1, [r7, #8]
 800da3c:	68f8      	ldr	r0, [r7, #12]
 800da3e:	f002 fec9 	bl	80107d4 <memset>
 800da42:	4603      	mov	r3, r0
}
 800da44:	4618      	mov	r0, r3
 800da46:	3710      	adds	r7, #16
 800da48:	46bd      	mov	sp, r7
 800da4a:	bd80      	pop	{r7, pc}

0800da4c <OTP_Read>:
/* Global variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/

uint8_t * OTP_Read( uint8_t id )
{
 800da4c:	b480      	push	{r7}
 800da4e:	b085      	sub	sp, #20
 800da50:	af00      	add	r7, sp, #0
 800da52:	4603      	mov	r3, r0
 800da54:	71fb      	strb	r3, [r7, #7]
  uint8_t *p_id;

  p_id = (uint8_t*)(CFG_OTP_END_ADRESS - 7) ;
 800da56:	4b0f      	ldr	r3, [pc, #60]	; (800da94 <OTP_Read+0x48>)
 800da58:	60fb      	str	r3, [r7, #12]

  while( ((*( p_id + 7 )) != id) && ( p_id != (uint8_t*)CFG_OTP_BASE_ADDRESS) )
 800da5a:	e002      	b.n	800da62 <OTP_Read+0x16>
  {
    p_id -= 8 ;
 800da5c:	68fb      	ldr	r3, [r7, #12]
 800da5e:	3b08      	subs	r3, #8
 800da60:	60fb      	str	r3, [r7, #12]
  while( ((*( p_id + 7 )) != id) && ( p_id != (uint8_t*)CFG_OTP_BASE_ADDRESS) )
 800da62:	68fb      	ldr	r3, [r7, #12]
 800da64:	3307      	adds	r3, #7
 800da66:	781b      	ldrb	r3, [r3, #0]
 800da68:	79fa      	ldrb	r2, [r7, #7]
 800da6a:	429a      	cmp	r2, r3
 800da6c:	d003      	beq.n	800da76 <OTP_Read+0x2a>
 800da6e:	68fb      	ldr	r3, [r7, #12]
 800da70:	4a09      	ldr	r2, [pc, #36]	; (800da98 <OTP_Read+0x4c>)
 800da72:	4293      	cmp	r3, r2
 800da74:	d1f2      	bne.n	800da5c <OTP_Read+0x10>
  }

  if((*( p_id + 7 )) != id)
 800da76:	68fb      	ldr	r3, [r7, #12]
 800da78:	3307      	adds	r3, #7
 800da7a:	781b      	ldrb	r3, [r3, #0]
 800da7c:	79fa      	ldrb	r2, [r7, #7]
 800da7e:	429a      	cmp	r2, r3
 800da80:	d001      	beq.n	800da86 <OTP_Read+0x3a>
  {
    p_id = 0 ;
 800da82:	2300      	movs	r3, #0
 800da84:	60fb      	str	r3, [r7, #12]
  }

  return p_id ;
 800da86:	68fb      	ldr	r3, [r7, #12]
}
 800da88:	4618      	mov	r0, r3
 800da8a:	3714      	adds	r7, #20
 800da8c:	46bd      	mov	sp, r7
 800da8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da92:	4770      	bx	lr
 800da94:	1fff73f8 	.word	0x1fff73f8
 800da98:	1fff7000 	.word	0x1fff7000

0800da9c <PeerToPeer_Event_Handler>:
 * @brief  Event handler
 * @param  Event: Address of the buffer holding the Event
 * @retval Ack: Return whether the Event has been managed or not
 */
static SVCCTL_EvtAckStatus_t PeerToPeer_Event_Handler(void *Event)
{
 800da9c:	b580      	push	{r7, lr}
 800da9e:	b08a      	sub	sp, #40	; 0x28
 800daa0:	af00      	add	r7, sp, #0
 800daa2:	6078      	str	r0, [r7, #4]
  hci_event_pckt *event_pckt;
  evt_blecore_aci *blecore_evt;
  aci_gatt_attribute_modified_event_rp0    * attribute_modified;
  P2PS_STM_App_Notification_evt_t Notification;

  return_value = SVCCTL_EvtNotAck;
 800daa4:	2300      	movs	r3, #0
 800daa6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  event_pckt = (hci_event_pckt *)(((hci_uart_pckt*)Event)->data);
 800daaa:	687b      	ldr	r3, [r7, #4]
 800daac:	3301      	adds	r3, #1
 800daae:	623b      	str	r3, [r7, #32]

  switch(event_pckt->evt)
 800dab0:	6a3b      	ldr	r3, [r7, #32]
 800dab2:	781b      	ldrb	r3, [r3, #0]
 800dab4:	2bff      	cmp	r3, #255	; 0xff
 800dab6:	d14f      	bne.n	800db58 <PeerToPeer_Event_Handler+0xbc>
  {
    case HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE:
    {
      blecore_evt = (evt_blecore_aci*)event_pckt->data;
 800dab8:	6a3b      	ldr	r3, [r7, #32]
 800daba:	3302      	adds	r3, #2
 800dabc:	61fb      	str	r3, [r7, #28]
      switch(blecore_evt->ecode)
 800dabe:	69fb      	ldr	r3, [r7, #28]
 800dac0:	881b      	ldrh	r3, [r3, #0]
 800dac2:	b29b      	uxth	r3, r3
 800dac4:	461a      	mov	r2, r3
 800dac6:	f640 4301 	movw	r3, #3073	; 0xc01
 800daca:	429a      	cmp	r2, r3
 800dacc:	d140      	bne.n	800db50 <PeerToPeer_Event_Handler+0xb4>
      {
        case ACI_GATT_ATTRIBUTE_MODIFIED_VSEVT_CODE:
       {
          attribute_modified = (aci_gatt_attribute_modified_event_rp0*)blecore_evt->data;
 800dace:	69fb      	ldr	r3, [r7, #28]
 800dad0:	3302      	adds	r3, #2
 800dad2:	61bb      	str	r3, [r7, #24]
            if(attribute_modified->Attr_Handle == (aPeerToPeerContext.P2PNotifyServerToClientCharHdle + 2))
 800dad4:	69bb      	ldr	r3, [r7, #24]
 800dad6:	885b      	ldrh	r3, [r3, #2]
 800dad8:	b29b      	uxth	r3, r3
 800dada:	461a      	mov	r2, r3
 800dadc:	4b22      	ldr	r3, [pc, #136]	; (800db68 <PeerToPeer_Event_Handler+0xcc>)
 800dade:	889b      	ldrh	r3, [r3, #4]
 800dae0:	3302      	adds	r3, #2
 800dae2:	429a      	cmp	r2, r3
 800dae4:	d118      	bne.n	800db18 <PeerToPeer_Event_Handler+0x7c>
            {
              /**
               * Descriptor handle
               */
              return_value = SVCCTL_EvtAckFlowEnable;
 800dae6:	2301      	movs	r3, #1
 800dae8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
              /**
               * Notify to application
               */
              if(attribute_modified->Attr_Data[0] & COMSVC_Notification)
 800daec:	69bb      	ldr	r3, [r7, #24]
 800daee:	7a1b      	ldrb	r3, [r3, #8]
 800daf0:	f003 0301 	and.w	r3, r3, #1
 800daf4:	2b00      	cmp	r3, #0
 800daf6:	d007      	beq.n	800db08 <PeerToPeer_Event_Handler+0x6c>
              {
                Notification.P2P_Evt_Opcode = P2PS_STM__NOTIFY_ENABLED_EVT;
 800daf8:	2300      	movs	r3, #0
 800dafa:	723b      	strb	r3, [r7, #8]
                P2PS_STM_App_Notification(&Notification);
 800dafc:	f107 0308 	add.w	r3, r7, #8
 800db00:	4618      	mov	r0, r3
 800db02:	f7f6 fe19 	bl	8004738 <P2PS_STM_App_Notification>
              Notification.DataTransfered.pPayload=attribute_modified->Attr_Data;
              P2PS_STM_App_Notification(&Notification);
            }
#endif
        }
        break;
 800db06:	e025      	b.n	800db54 <PeerToPeer_Event_Handler+0xb8>
                Notification.P2P_Evt_Opcode = P2PS_STM_NOTIFY_DISABLED_EVT;
 800db08:	2301      	movs	r3, #1
 800db0a:	723b      	strb	r3, [r7, #8]
                P2PS_STM_App_Notification(&Notification);
 800db0c:	f107 0308 	add.w	r3, r7, #8
 800db10:	4618      	mov	r0, r3
 800db12:	f7f6 fe11 	bl	8004738 <P2PS_STM_App_Notification>
        break;
 800db16:	e01d      	b.n	800db54 <PeerToPeer_Event_Handler+0xb8>
            else if(attribute_modified->Attr_Handle == (aPeerToPeerContext.P2PWriteClientToServerCharHdle + 1))
 800db18:	69bb      	ldr	r3, [r7, #24]
 800db1a:	885b      	ldrh	r3, [r3, #2]
 800db1c:	b29b      	uxth	r3, r3
 800db1e:	461a      	mov	r2, r3
 800db20:	4b11      	ldr	r3, [pc, #68]	; (800db68 <PeerToPeer_Event_Handler+0xcc>)
 800db22:	885b      	ldrh	r3, [r3, #2]
 800db24:	3301      	adds	r3, #1
 800db26:	429a      	cmp	r2, r3
 800db28:	d114      	bne.n	800db54 <PeerToPeer_Event_Handler+0xb8>
              BLE_DBG_P2P_STM_MSG("-- GATT : LED CONFIGURATION RECEIVED\n");
 800db2a:	4810      	ldr	r0, [pc, #64]	; (800db6c <PeerToPeer_Event_Handler+0xd0>)
 800db2c:	f002 fd52 	bl	80105d4 <puts>
              Notification.P2P_Evt_Opcode = P2PS_STM_WRITE_EVT;
 800db30:	2303      	movs	r3, #3
 800db32:	723b      	strb	r3, [r7, #8]
              Notification.DataTransfered.Length=attribute_modified->Attr_Data_Length;
 800db34:	69bb      	ldr	r3, [r7, #24]
 800db36:	88db      	ldrh	r3, [r3, #6]
 800db38:	b29b      	uxth	r3, r3
 800db3a:	b2db      	uxtb	r3, r3
 800db3c:	743b      	strb	r3, [r7, #16]
              Notification.DataTransfered.pPayload=attribute_modified->Attr_Data;
 800db3e:	69bb      	ldr	r3, [r7, #24]
 800db40:	3308      	adds	r3, #8
 800db42:	60fb      	str	r3, [r7, #12]
              P2PS_STM_App_Notification(&Notification);  
 800db44:	f107 0308 	add.w	r3, r7, #8
 800db48:	4618      	mov	r0, r3
 800db4a:	f7f6 fdf5 	bl	8004738 <P2PS_STM_App_Notification>
        break;
 800db4e:	e001      	b.n	800db54 <PeerToPeer_Event_Handler+0xb8>

        default:
          break;
 800db50:	bf00      	nop
 800db52:	e002      	b.n	800db5a <PeerToPeer_Event_Handler+0xbe>
        break;
 800db54:	bf00      	nop
      }
    }
    break; /* HCI_HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE_SPECIFIC */
 800db56:	e000      	b.n	800db5a <PeerToPeer_Event_Handler+0xbe>

    default:
      break;
 800db58:	bf00      	nop
  }

  return(return_value);
 800db5a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}/* end SVCCTL_EvtAckStatus_t */
 800db5e:	4618      	mov	r0, r3
 800db60:	3728      	adds	r7, #40	; 0x28
 800db62:	46bd      	mov	sp, r7
 800db64:	bd80      	pop	{r7, pc}
 800db66:	bf00      	nop
 800db68:	2000037c 	.word	0x2000037c
 800db6c:	080166f0 	.word	0x080166f0

0800db70 <P2PS_STM_Init>:
 * @brief  Service initialization
 * @param  None
 * @retval None
 */
void P2PS_STM_Init(void)
{
 800db70:	b580      	push	{r7, lr}
 800db72:	b08a      	sub	sp, #40	; 0x28
 800db74:	af06      	add	r7, sp, #24
  Char_UUID_t  uuid16;

  /**
   *	Register the event handler to the BLE controller
   */
  SVCCTL_RegisterSvcHandler(PeerToPeer_Event_Handler);
 800db76:	484a      	ldr	r0, [pc, #296]	; (800dca0 <P2PS_STM_Init+0x130>)
 800db78:	f001 f850 	bl	800ec1c <SVCCTL_RegisterSvcHandler>
     *                                2 for P2P Write characteristic +
     *                                2 for P2P Notify characteristic +
     *                                1 for client char configuration descriptor +
     *                                
     */
    COPY_P2P_SERVICE_UUID(uuid16.Char_UUID_128);
 800db7c:	238f      	movs	r3, #143	; 0x8f
 800db7e:	703b      	strb	r3, [r7, #0]
 800db80:	23e5      	movs	r3, #229	; 0xe5
 800db82:	707b      	strb	r3, [r7, #1]
 800db84:	23b3      	movs	r3, #179	; 0xb3
 800db86:	70bb      	strb	r3, [r7, #2]
 800db88:	23d5      	movs	r3, #213	; 0xd5
 800db8a:	70fb      	strb	r3, [r7, #3]
 800db8c:	232e      	movs	r3, #46	; 0x2e
 800db8e:	713b      	strb	r3, [r7, #4]
 800db90:	237f      	movs	r3, #127	; 0x7f
 800db92:	717b      	strb	r3, [r7, #5]
 800db94:	234a      	movs	r3, #74	; 0x4a
 800db96:	71bb      	strb	r3, [r7, #6]
 800db98:	2398      	movs	r3, #152	; 0x98
 800db9a:	71fb      	strb	r3, [r7, #7]
 800db9c:	232a      	movs	r3, #42	; 0x2a
 800db9e:	723b      	strb	r3, [r7, #8]
 800dba0:	2348      	movs	r3, #72	; 0x48
 800dba2:	727b      	strb	r3, [r7, #9]
 800dba4:	237a      	movs	r3, #122	; 0x7a
 800dba6:	72bb      	strb	r3, [r7, #10]
 800dba8:	23cc      	movs	r3, #204	; 0xcc
 800dbaa:	72fb      	strb	r3, [r7, #11]
 800dbac:	2340      	movs	r3, #64	; 0x40
 800dbae:	733b      	strb	r3, [r7, #12]
 800dbb0:	23fe      	movs	r3, #254	; 0xfe
 800dbb2:	737b      	strb	r3, [r7, #13]
 800dbb4:	2300      	movs	r3, #0
 800dbb6:	73bb      	strb	r3, [r7, #14]
 800dbb8:	2300      	movs	r3, #0
 800dbba:	73fb      	strb	r3, [r7, #15]
    aci_gatt_add_service(UUID_TYPE_128,
 800dbbc:	4639      	mov	r1, r7
 800dbbe:	4b39      	ldr	r3, [pc, #228]	; (800dca4 <P2PS_STM_Init+0x134>)
 800dbc0:	9300      	str	r3, [sp, #0]
 800dbc2:	2308      	movs	r3, #8
 800dbc4:	2201      	movs	r2, #1
 800dbc6:	2002      	movs	r0, #2
 800dbc8:	f7fe ff4e 	bl	800ca68 <aci_gatt_add_service>
                      &(aPeerToPeerContext.PeerToPeerSvcHdle));

    /**
     *  Add LED Characteristic
     */
    COPY_P2P_WRITE_CHAR_UUID(uuid16.Char_UUID_128);
 800dbcc:	2319      	movs	r3, #25
 800dbce:	703b      	strb	r3, [r7, #0]
 800dbd0:	23ed      	movs	r3, #237	; 0xed
 800dbd2:	707b      	strb	r3, [r7, #1]
 800dbd4:	2382      	movs	r3, #130	; 0x82
 800dbd6:	70bb      	strb	r3, [r7, #2]
 800dbd8:	23ae      	movs	r3, #174	; 0xae
 800dbda:	70fb      	strb	r3, [r7, #3]
 800dbdc:	23ed      	movs	r3, #237	; 0xed
 800dbde:	713b      	strb	r3, [r7, #4]
 800dbe0:	2321      	movs	r3, #33	; 0x21
 800dbe2:	717b      	strb	r3, [r7, #5]
 800dbe4:	234c      	movs	r3, #76	; 0x4c
 800dbe6:	71bb      	strb	r3, [r7, #6]
 800dbe8:	239d      	movs	r3, #157	; 0x9d
 800dbea:	71fb      	strb	r3, [r7, #7]
 800dbec:	2341      	movs	r3, #65	; 0x41
 800dbee:	723b      	strb	r3, [r7, #8]
 800dbf0:	2345      	movs	r3, #69	; 0x45
 800dbf2:	727b      	strb	r3, [r7, #9]
 800dbf4:	2322      	movs	r3, #34	; 0x22
 800dbf6:	72bb      	strb	r3, [r7, #10]
 800dbf8:	238e      	movs	r3, #142	; 0x8e
 800dbfa:	72fb      	strb	r3, [r7, #11]
 800dbfc:	2341      	movs	r3, #65	; 0x41
 800dbfe:	733b      	strb	r3, [r7, #12]
 800dc00:	23fe      	movs	r3, #254	; 0xfe
 800dc02:	737b      	strb	r3, [r7, #13]
 800dc04:	2300      	movs	r3, #0
 800dc06:	73bb      	strb	r3, [r7, #14]
 800dc08:	2300      	movs	r3, #0
 800dc0a:	73fb      	strb	r3, [r7, #15]
    aci_gatt_add_char(aPeerToPeerContext.PeerToPeerSvcHdle,
 800dc0c:	4b25      	ldr	r3, [pc, #148]	; (800dca4 <P2PS_STM_Init+0x134>)
 800dc0e:	8818      	ldrh	r0, [r3, #0]
 800dc10:	463a      	mov	r2, r7
 800dc12:	4b25      	ldr	r3, [pc, #148]	; (800dca8 <P2PS_STM_Init+0x138>)
 800dc14:	9305      	str	r3, [sp, #20]
 800dc16:	2301      	movs	r3, #1
 800dc18:	9304      	str	r3, [sp, #16]
 800dc1a:	230a      	movs	r3, #10
 800dc1c:	9303      	str	r3, [sp, #12]
 800dc1e:	2301      	movs	r3, #1
 800dc20:	9302      	str	r3, [sp, #8]
 800dc22:	2300      	movs	r3, #0
 800dc24:	9301      	str	r3, [sp, #4]
 800dc26:	2306      	movs	r3, #6
 800dc28:	9300      	str	r3, [sp, #0]
 800dc2a:	2380      	movs	r3, #128	; 0x80
 800dc2c:	2102      	movs	r1, #2
 800dc2e:	f7fe fff1 	bl	800cc14 <aci_gatt_add_char>
                      &(aPeerToPeerContext.P2PWriteClientToServerCharHdle));

    /**
     *   Add Button Characteristic
     */
    COPY_P2P_NOTIFY_UUID(uuid16.Char_UUID_128);
 800dc32:	2319      	movs	r3, #25
 800dc34:	703b      	strb	r3, [r7, #0]
 800dc36:	23ed      	movs	r3, #237	; 0xed
 800dc38:	707b      	strb	r3, [r7, #1]
 800dc3a:	2382      	movs	r3, #130	; 0x82
 800dc3c:	70bb      	strb	r3, [r7, #2]
 800dc3e:	23ae      	movs	r3, #174	; 0xae
 800dc40:	70fb      	strb	r3, [r7, #3]
 800dc42:	23ed      	movs	r3, #237	; 0xed
 800dc44:	713b      	strb	r3, [r7, #4]
 800dc46:	2321      	movs	r3, #33	; 0x21
 800dc48:	717b      	strb	r3, [r7, #5]
 800dc4a:	234c      	movs	r3, #76	; 0x4c
 800dc4c:	71bb      	strb	r3, [r7, #6]
 800dc4e:	239d      	movs	r3, #157	; 0x9d
 800dc50:	71fb      	strb	r3, [r7, #7]
 800dc52:	2341      	movs	r3, #65	; 0x41
 800dc54:	723b      	strb	r3, [r7, #8]
 800dc56:	2345      	movs	r3, #69	; 0x45
 800dc58:	727b      	strb	r3, [r7, #9]
 800dc5a:	2322      	movs	r3, #34	; 0x22
 800dc5c:	72bb      	strb	r3, [r7, #10]
 800dc5e:	238e      	movs	r3, #142	; 0x8e
 800dc60:	72fb      	strb	r3, [r7, #11]
 800dc62:	2342      	movs	r3, #66	; 0x42
 800dc64:	733b      	strb	r3, [r7, #12]
 800dc66:	23fe      	movs	r3, #254	; 0xfe
 800dc68:	737b      	strb	r3, [r7, #13]
 800dc6a:	2300      	movs	r3, #0
 800dc6c:	73bb      	strb	r3, [r7, #14]
 800dc6e:	2300      	movs	r3, #0
 800dc70:	73fb      	strb	r3, [r7, #15]
    aci_gatt_add_char(aPeerToPeerContext.PeerToPeerSvcHdle,
 800dc72:	4b0c      	ldr	r3, [pc, #48]	; (800dca4 <P2PS_STM_Init+0x134>)
 800dc74:	8818      	ldrh	r0, [r3, #0]
 800dc76:	463a      	mov	r2, r7
 800dc78:	4b0c      	ldr	r3, [pc, #48]	; (800dcac <P2PS_STM_Init+0x13c>)
 800dc7a:	9305      	str	r3, [sp, #20]
 800dc7c:	2301      	movs	r3, #1
 800dc7e:	9304      	str	r3, [sp, #16]
 800dc80:	230a      	movs	r3, #10
 800dc82:	9303      	str	r3, [sp, #12]
 800dc84:	2301      	movs	r3, #1
 800dc86:	9302      	str	r3, [sp, #8]
 800dc88:	2300      	movs	r3, #0
 800dc8a:	9301      	str	r3, [sp, #4]
 800dc8c:	2310      	movs	r3, #16
 800dc8e:	9300      	str	r3, [sp, #0]
 800dc90:	2380      	movs	r3, #128	; 0x80
 800dc92:	2102      	movs	r1, #2
 800dc94:	f7fe ffbe 	bl	800cc14 <aci_gatt_add_char>
                      0,
                      &(aPeerToPeerContext.RebootReqCharHdle));
#endif    

    
  return;
 800dc98:	bf00      	nop
}
 800dc9a:	3710      	adds	r7, #16
 800dc9c:	46bd      	mov	sp, r7
 800dc9e:	bd80      	pop	{r7, pc}
 800dca0:	0800da9d 	.word	0x0800da9d
 800dca4:	2000037c 	.word	0x2000037c
 800dca8:	2000037e 	.word	0x2000037e
 800dcac:	20000380 	.word	0x20000380

0800dcb0 <P2PS_STM_App_Update_Char>:
 * @param  UUID: UUID of the characteristic
 * @param  Service_Instance: Instance of the service to which the characteristic belongs
 * 
 */
tBleStatus P2PS_STM_App_Update_Char(uint16_t UUID, uint8_t *pPayload) 
{
 800dcb0:	b580      	push	{r7, lr}
 800dcb2:	b086      	sub	sp, #24
 800dcb4:	af02      	add	r7, sp, #8
 800dcb6:	4603      	mov	r3, r0
 800dcb8:	6039      	str	r1, [r7, #0]
 800dcba:	80fb      	strh	r3, [r7, #6]
  tBleStatus result = BLE_STATUS_INVALID_PARAMS;
 800dcbc:	2392      	movs	r3, #146	; 0x92
 800dcbe:	73fb      	strb	r3, [r7, #15]
  switch(UUID)
 800dcc0:	88fb      	ldrh	r3, [r7, #6]
 800dcc2:	f64f 6242 	movw	r2, #65090	; 0xfe42
 800dcc6:	4293      	cmp	r3, r2
 800dcc8:	d10c      	bne.n	800dce4 <P2PS_STM_App_Update_Char+0x34>
  {
    case P2P_NOTIFY_CHAR_UUID:
      
     result = aci_gatt_update_char_value(aPeerToPeerContext.PeerToPeerSvcHdle,
 800dcca:	4b09      	ldr	r3, [pc, #36]	; (800dcf0 <P2PS_STM_App_Update_Char+0x40>)
 800dccc:	8818      	ldrh	r0, [r3, #0]
 800dcce:	4b08      	ldr	r3, [pc, #32]	; (800dcf0 <P2PS_STM_App_Update_Char+0x40>)
 800dcd0:	8899      	ldrh	r1, [r3, #4]
 800dcd2:	683b      	ldr	r3, [r7, #0]
 800dcd4:	9300      	str	r3, [sp, #0]
 800dcd6:	2313      	movs	r3, #19
 800dcd8:	2200      	movs	r2, #0
 800dcda:	f7ff f8a3 	bl	800ce24 <aci_gatt_update_char_value>
 800dcde:	4603      	mov	r3, r0
 800dce0:	73fb      	strb	r3, [r7, #15]
                             aPeerToPeerContext.P2PNotifyServerToClientCharHdle,
                              0, /* charValOffset */
                             19, /* charValueLen */
                             (uint8_t *)  pPayload);
    
      break;
 800dce2:	e000      	b.n	800dce6 <P2PS_STM_App_Update_Char+0x36>

    default:
      break;
 800dce4:	bf00      	nop
  }

  return result;
 800dce6:	7bfb      	ldrb	r3, [r7, #15]
}/* end P2PS_STM_Init() */
 800dce8:	4618      	mov	r0, r3
 800dcea:	3710      	adds	r7, #16
 800dcec:	46bd      	mov	sp, r7
 800dcee:	bd80      	pop	{r7, pc}
 800dcf0:	2000037c 	.word	0x2000037c

0800dcf4 <SHCI_C2_BLE_Init>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_BLE_Init( SHCI_C2_Ble_Init_Cmd_Packet_t *pCmdPacket )
{
 800dcf4:	b580      	push	{r7, lr}
 800dcf6:	b088      	sub	sp, #32
 800dcf8:	af00      	add	r7, sp, #0
 800dcfa:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CS_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 800dcfc:	f107 030c 	add.w	r3, r7, #12
 800dd00:	61fb      	str	r3, [r7, #28]

 shci_send( SHCI_OPCODE_C2_BLE_INIT,
            sizeof( SHCI_C2_Ble_Init_Cmd_Param_t ),
            (uint8_t*)&pCmdPacket->Param,
 800dd02:	687b      	ldr	r3, [r7, #4]
 800dd04:	f103 020c 	add.w	r2, r3, #12
 shci_send( SHCI_OPCODE_C2_BLE_INIT,
 800dd08:	69fb      	ldr	r3, [r7, #28]
 800dd0a:	212c      	movs	r1, #44	; 0x2c
 800dd0c:	f64f 4066 	movw	r0, #64614	; 0xfc66
 800dd10:	f000 f94c 	bl	800dfac <shci_send>
            p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 800dd14:	69fb      	ldr	r3, [r7, #28]
 800dd16:	330b      	adds	r3, #11
 800dd18:	78db      	ldrb	r3, [r3, #3]
}
 800dd1a:	4618      	mov	r0, r3
 800dd1c:	3720      	adds	r7, #32
 800dd1e:	46bd      	mov	sp, r7
 800dd20:	bd80      	pop	{r7, pc}

0800dd22 <SHCI_C2_DEBUG_Init>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_DEBUG_Init( SHCI_C2_DEBUG_Init_Cmd_Packet_t *pCmdPacket  )
{
 800dd22:	b580      	push	{r7, lr}
 800dd24:	b088      	sub	sp, #32
 800dd26:	af00      	add	r7, sp, #0
 800dd28:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CS_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 800dd2a:	f107 030c 	add.w	r3, r7, #12
 800dd2e:	61fb      	str	r3, [r7, #28]

  shci_send( SHCI_OPCODE_C2_DEBUG_INIT,
             sizeof( SHCI_C2_DEBUG_init_Cmd_Param_t ),
             (uint8_t*)&pCmdPacket->Param,
 800dd30:	687b      	ldr	r3, [r7, #4]
 800dd32:	f103 020c 	add.w	r2, r3, #12
  shci_send( SHCI_OPCODE_C2_DEBUG_INIT,
 800dd36:	69fb      	ldr	r3, [r7, #28]
 800dd38:	210f      	movs	r1, #15
 800dd3a:	f64f 4068 	movw	r0, #64616	; 0xfc68
 800dd3e:	f000 f935 	bl	800dfac <shci_send>
             p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 800dd42:	69fb      	ldr	r3, [r7, #28]
 800dd44:	330b      	adds	r3, #11
 800dd46:	78db      	ldrb	r3, [r3, #3]
}
 800dd48:	4618      	mov	r0, r3
 800dd4a:	3720      	adds	r7, #32
 800dd4c:	46bd      	mov	sp, r7
 800dd4e:	bd80      	pop	{r7, pc}

0800dd50 <SHCI_C2_Config>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_Config(SHCI_C2_CONFIG_Cmd_Param_t *pCmdPacket)
{
 800dd50:	b580      	push	{r7, lr}
 800dd52:	b088      	sub	sp, #32
 800dd54:	af00      	add	r7, sp, #0
 800dd56:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CS_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 800dd58:	f107 030c 	add.w	r3, r7, #12
 800dd5c:	61fb      	str	r3, [r7, #28]

  shci_send( SHCI_OPCODE_C2_CONFIG,
 800dd5e:	69fb      	ldr	r3, [r7, #28]
 800dd60:	687a      	ldr	r2, [r7, #4]
 800dd62:	210e      	movs	r1, #14
 800dd64:	f64f 4075 	movw	r0, #64629	; 0xfc75
 800dd68:	f000 f920 	bl	800dfac <shci_send>
             sizeof(SHCI_C2_CONFIG_Cmd_Param_t),
             (uint8_t*)pCmdPacket,
             p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 800dd6c:	69fb      	ldr	r3, [r7, #28]
 800dd6e:	330b      	adds	r3, #11
 800dd70:	78db      	ldrb	r3, [r3, #3]
}
 800dd72:	4618      	mov	r0, r3
 800dd74:	3720      	adds	r7, #32
 800dd76:	46bd      	mov	sp, r7
 800dd78:	bd80      	pop	{r7, pc}
	...

0800dd7c <SHCI_GetWirelessFwInfo>:
 *  Local System COMMAND
 *  These commands are NOT sent to the CPU2
 */

SHCI_CmdStatus_t SHCI_GetWirelessFwInfo( WirelessFwInfo_t* pWirelessInfo )
{
 800dd7c:	b480      	push	{r7}
 800dd7e:	b08b      	sub	sp, #44	; 0x2c
 800dd80:	af00      	add	r7, sp, #0
 800dd82:	6078      	str	r0, [r7, #4]
  uint32_t ipccdba = 0;
 800dd84:	2300      	movs	r3, #0
 800dd86:	613b      	str	r3, [r7, #16]
  MB_RefTable_t * p_RefTable = NULL;
 800dd88:	2300      	movs	r3, #0
 800dd8a:	60fb      	str	r3, [r7, #12]
  uint32_t wireless_firmware_version = 0;
 800dd8c:	2300      	movs	r3, #0
 800dd8e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t wireless_firmware_memorySize = 0;
 800dd90:	2300      	movs	r3, #0
 800dd92:	623b      	str	r3, [r7, #32]
  uint32_t wireless_firmware_infoStack = 0;
 800dd94:	2300      	movs	r3, #0
 800dd96:	61fb      	str	r3, [r7, #28]
  MB_FUS_DeviceInfoTable_t * p_fus_device_info_table = NULL;
 800dd98:	2300      	movs	r3, #0
 800dd9a:	60bb      	str	r3, [r7, #8]
  uint32_t fus_version = 0;
 800dd9c:	2300      	movs	r3, #0
 800dd9e:	61bb      	str	r3, [r7, #24]
  uint32_t fus_memorySize = 0;
 800dda0:	2300      	movs	r3, #0
 800dda2:	617b      	str	r3, [r7, #20]

  ipccdba = READ_BIT( FLASH->IPCCBR, FLASH_IPCCBR_IPCCDBA );
 800dda4:	4b4a      	ldr	r3, [pc, #296]	; (800ded0 <SHCI_GetWirelessFwInfo+0x154>)
 800dda6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800dda8:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800ddac:	613b      	str	r3, [r7, #16]
  /**
   * The Device Info Table mapping depends on which firmware is running on CPU2.
   * If the FUS is running on CPU2, FUS_DEVICE_INFO_TABLE_VALIDITY_KEYWORD shall be written in the table.
   * Otherwise, it means the Wireless Firmware is running on the CPU2
   */
  p_fus_device_info_table = (MB_FUS_DeviceInfoTable_t*)(*(uint32_t*)((ipccdba<<2) + SRAM2A_BASE));
 800ddae:	693b      	ldr	r3, [r7, #16]
 800ddb0:	009b      	lsls	r3, r3, #2
 800ddb2:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 800ddb6:	f503 3340 	add.w	r3, r3, #196608	; 0x30000
 800ddba:	681b      	ldr	r3, [r3, #0]
 800ddbc:	60bb      	str	r3, [r7, #8]

  if(p_fus_device_info_table->DeviceInfoTableState == FUS_DEVICE_INFO_TABLE_VALIDITY_KEYWORD)
 800ddbe:	68bb      	ldr	r3, [r7, #8]
 800ddc0:	681b      	ldr	r3, [r3, #0]
 800ddc2:	4a44      	ldr	r2, [pc, #272]	; (800ded4 <SHCI_GetWirelessFwInfo+0x158>)
 800ddc4:	4293      	cmp	r3, r2
 800ddc6:	d10f      	bne.n	800dde8 <SHCI_GetWirelessFwInfo+0x6c>
    /* The FUS is running on CPU2 */
    /**
     *  Retrieve the WirelessFwInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    wireless_firmware_version =  p_fus_device_info_table->WirelessStackVersion;
 800ddc8:	68bb      	ldr	r3, [r7, #8]
 800ddca:	695b      	ldr	r3, [r3, #20]
 800ddcc:	627b      	str	r3, [r7, #36]	; 0x24
    wireless_firmware_memorySize =  p_fus_device_info_table->WirelessStackMemorySize;
 800ddce:	68bb      	ldr	r3, [r7, #8]
 800ddd0:	699b      	ldr	r3, [r3, #24]
 800ddd2:	623b      	str	r3, [r7, #32]
    wireless_firmware_infoStack =  p_fus_device_info_table->WirelessFirmwareBleInfo;
 800ddd4:	68bb      	ldr	r3, [r7, #8]
 800ddd6:	69db      	ldr	r3, [r3, #28]
 800ddd8:	61fb      	str	r3, [r7, #28]

    /**
     *  Retrieve the FusInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    fus_version =  p_fus_device_info_table->FusVersion;
 800ddda:	68bb      	ldr	r3, [r7, #8]
 800dddc:	68db      	ldr	r3, [r3, #12]
 800ddde:	61bb      	str	r3, [r7, #24]
    fus_memorySize =  p_fus_device_info_table->FusMemorySize;
 800dde0:	68bb      	ldr	r3, [r7, #8]
 800dde2:	691b      	ldr	r3, [r3, #16]
 800dde4:	617b      	str	r3, [r7, #20]
 800dde6:	e01a      	b.n	800de1e <SHCI_GetWirelessFwInfo+0xa2>
  }
  else
  {
    /* The Wireless Firmware is running on CPU2 */
    p_RefTable = (MB_RefTable_t*)((ipccdba<<2) + SRAM2A_BASE);
 800dde8:	693b      	ldr	r3, [r7, #16]
 800ddea:	009b      	lsls	r3, r3, #2
 800ddec:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 800ddf0:	f503 3340 	add.w	r3, r3, #196608	; 0x30000
 800ddf4:	60fb      	str	r3, [r7, #12]

    /**
     *  Retrieve the WirelessFwInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    wireless_firmware_version =  p_RefTable->p_device_info_table->WirelessFwInfoTable.Version;
 800ddf6:	68fb      	ldr	r3, [r7, #12]
 800ddf8:	681b      	ldr	r3, [r3, #0]
 800ddfa:	691b      	ldr	r3, [r3, #16]
 800ddfc:	627b      	str	r3, [r7, #36]	; 0x24
    wireless_firmware_memorySize =  p_RefTable->p_device_info_table->WirelessFwInfoTable.MemorySize;
 800ddfe:	68fb      	ldr	r3, [r7, #12]
 800de00:	681b      	ldr	r3, [r3, #0]
 800de02:	695b      	ldr	r3, [r3, #20]
 800de04:	623b      	str	r3, [r7, #32]
    wireless_firmware_infoStack =  p_RefTable->p_device_info_table->WirelessFwInfoTable.InfoStack;
 800de06:	68fb      	ldr	r3, [r7, #12]
 800de08:	681b      	ldr	r3, [r3, #0]
 800de0a:	699b      	ldr	r3, [r3, #24]
 800de0c:	61fb      	str	r3, [r7, #28]

    /**
     *  Retrieve the FusInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    fus_version =  p_RefTable->p_device_info_table->FusInfoTable.Version;
 800de0e:	68fb      	ldr	r3, [r7, #12]
 800de10:	681b      	ldr	r3, [r3, #0]
 800de12:	685b      	ldr	r3, [r3, #4]
 800de14:	61bb      	str	r3, [r7, #24]
    fus_memorySize =  p_RefTable->p_device_info_table->FusInfoTable.MemorySize;
 800de16:	68fb      	ldr	r3, [r7, #12]
 800de18:	681b      	ldr	r3, [r3, #0]
 800de1a:	689b      	ldr	r3, [r3, #8]
 800de1c:	617b      	str	r3, [r7, #20]

  /**
   *  Retrieve the WirelessFwInfoTable
   *  This table is stored in RAM at startup during the TL (transport layer) initialization
   */
  pWirelessInfo->VersionMajor       = ((wireless_firmware_version & INFO_VERSION_MAJOR_MASK) >> INFO_VERSION_MAJOR_OFFSET);
 800de1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de20:	0e1b      	lsrs	r3, r3, #24
 800de22:	b2da      	uxtb	r2, r3
 800de24:	687b      	ldr	r3, [r7, #4]
 800de26:	701a      	strb	r2, [r3, #0]
  pWirelessInfo->VersionMinor       = ((wireless_firmware_version & INFO_VERSION_MINOR_MASK) >> INFO_VERSION_MINOR_OFFSET);
 800de28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de2a:	0c1b      	lsrs	r3, r3, #16
 800de2c:	b2da      	uxtb	r2, r3
 800de2e:	687b      	ldr	r3, [r7, #4]
 800de30:	705a      	strb	r2, [r3, #1]
  pWirelessInfo->VersionSub         = ((wireless_firmware_version & INFO_VERSION_SUB_MASK) >> INFO_VERSION_SUB_OFFSET);
 800de32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de34:	0a1b      	lsrs	r3, r3, #8
 800de36:	b2da      	uxtb	r2, r3
 800de38:	687b      	ldr	r3, [r7, #4]
 800de3a:	709a      	strb	r2, [r3, #2]
  pWirelessInfo->VersionBranch      = ((wireless_firmware_version & INFO_VERSION_BRANCH_MASK) >> INFO_VERSION_BRANCH_OFFSET);
 800de3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de3e:	091b      	lsrs	r3, r3, #4
 800de40:	b2db      	uxtb	r3, r3
 800de42:	f003 030f 	and.w	r3, r3, #15
 800de46:	b2da      	uxtb	r2, r3
 800de48:	687b      	ldr	r3, [r7, #4]
 800de4a:	70da      	strb	r2, [r3, #3]
  pWirelessInfo->VersionReleaseType = ((wireless_firmware_version & INFO_VERSION_TYPE_MASK) >> INFO_VERSION_TYPE_OFFSET);
 800de4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de4e:	b2db      	uxtb	r3, r3
 800de50:	f003 030f 	and.w	r3, r3, #15
 800de54:	b2da      	uxtb	r2, r3
 800de56:	687b      	ldr	r3, [r7, #4]
 800de58:	711a      	strb	r2, [r3, #4]

  pWirelessInfo->MemorySizeSram2B   = ((wireless_firmware_memorySize & INFO_SIZE_SRAM2B_MASK) >> INFO_SIZE_SRAM2B_OFFSET);
 800de5a:	6a3b      	ldr	r3, [r7, #32]
 800de5c:	0e1b      	lsrs	r3, r3, #24
 800de5e:	b2da      	uxtb	r2, r3
 800de60:	687b      	ldr	r3, [r7, #4]
 800de62:	715a      	strb	r2, [r3, #5]
  pWirelessInfo->MemorySizeSram2A   = ((wireless_firmware_memorySize & INFO_SIZE_SRAM2A_MASK) >> INFO_SIZE_SRAM2A_OFFSET);
 800de64:	6a3b      	ldr	r3, [r7, #32]
 800de66:	0c1b      	lsrs	r3, r3, #16
 800de68:	b2da      	uxtb	r2, r3
 800de6a:	687b      	ldr	r3, [r7, #4]
 800de6c:	719a      	strb	r2, [r3, #6]
  pWirelessInfo->MemorySizeSram1    = ((wireless_firmware_memorySize & INFO_SIZE_SRAM1_MASK) >> INFO_SIZE_SRAM1_OFFSET);
 800de6e:	6a3b      	ldr	r3, [r7, #32]
 800de70:	0a1b      	lsrs	r3, r3, #8
 800de72:	b2da      	uxtb	r2, r3
 800de74:	687b      	ldr	r3, [r7, #4]
 800de76:	71da      	strb	r2, [r3, #7]
  pWirelessInfo->MemorySizeFlash    = ((wireless_firmware_memorySize & INFO_SIZE_FLASH_MASK) >> INFO_SIZE_FLASH_OFFSET);
 800de78:	6a3b      	ldr	r3, [r7, #32]
 800de7a:	b2da      	uxtb	r2, r3
 800de7c:	687b      	ldr	r3, [r7, #4]
 800de7e:	721a      	strb	r2, [r3, #8]

  pWirelessInfo->StackType          = ((wireless_firmware_infoStack & INFO_STACK_TYPE_MASK) >> INFO_STACK_TYPE_OFFSET);
 800de80:	69fb      	ldr	r3, [r7, #28]
 800de82:	b2da      	uxtb	r2, r3
 800de84:	687b      	ldr	r3, [r7, #4]
 800de86:	725a      	strb	r2, [r3, #9]

  /**
   *  Retrieve the FusInfoTable
   *  This table is stored in RAM at startup during the TL (transport layer) initialization
   */
  pWirelessInfo->FusVersionMajor       = ((fus_version & INFO_VERSION_MAJOR_MASK) >> INFO_VERSION_MAJOR_OFFSET);
 800de88:	69bb      	ldr	r3, [r7, #24]
 800de8a:	0e1b      	lsrs	r3, r3, #24
 800de8c:	b2da      	uxtb	r2, r3
 800de8e:	687b      	ldr	r3, [r7, #4]
 800de90:	729a      	strb	r2, [r3, #10]
  pWirelessInfo->FusVersionMinor       = ((fus_version & INFO_VERSION_MINOR_MASK) >> INFO_VERSION_MINOR_OFFSET);
 800de92:	69bb      	ldr	r3, [r7, #24]
 800de94:	0c1b      	lsrs	r3, r3, #16
 800de96:	b2da      	uxtb	r2, r3
 800de98:	687b      	ldr	r3, [r7, #4]
 800de9a:	72da      	strb	r2, [r3, #11]
  pWirelessInfo->FusVersionSub         = ((fus_version & INFO_VERSION_SUB_MASK) >> INFO_VERSION_SUB_OFFSET);
 800de9c:	69bb      	ldr	r3, [r7, #24]
 800de9e:	0a1b      	lsrs	r3, r3, #8
 800dea0:	b2da      	uxtb	r2, r3
 800dea2:	687b      	ldr	r3, [r7, #4]
 800dea4:	731a      	strb	r2, [r3, #12]

  pWirelessInfo->FusMemorySizeSram2B   = ((fus_memorySize & INFO_SIZE_SRAM2B_MASK) >> INFO_SIZE_SRAM2B_OFFSET);
 800dea6:	697b      	ldr	r3, [r7, #20]
 800dea8:	0e1b      	lsrs	r3, r3, #24
 800deaa:	b2da      	uxtb	r2, r3
 800deac:	687b      	ldr	r3, [r7, #4]
 800deae:	735a      	strb	r2, [r3, #13]
  pWirelessInfo->FusMemorySizeSram2A   = ((fus_memorySize & INFO_SIZE_SRAM2A_MASK) >> INFO_SIZE_SRAM2A_OFFSET);
 800deb0:	697b      	ldr	r3, [r7, #20]
 800deb2:	0c1b      	lsrs	r3, r3, #16
 800deb4:	b2da      	uxtb	r2, r3
 800deb6:	687b      	ldr	r3, [r7, #4]
 800deb8:	739a      	strb	r2, [r3, #14]
  pWirelessInfo->FusMemorySizeFlash    = ((fus_memorySize & INFO_SIZE_FLASH_MASK) >> INFO_SIZE_FLASH_OFFSET);
 800deba:	697b      	ldr	r3, [r7, #20]
 800debc:	b2da      	uxtb	r2, r3
 800debe:	687b      	ldr	r3, [r7, #4]
 800dec0:	73da      	strb	r2, [r3, #15]

  return (SHCI_Success);
 800dec2:	2300      	movs	r3, #0
}
 800dec4:	4618      	mov	r0, r3
 800dec6:	372c      	adds	r7, #44	; 0x2c
 800dec8:	46bd      	mov	sp, r7
 800deca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dece:	4770      	bx	lr
 800ded0:	58004000 	.word	0x58004000
 800ded4:	a94656b9 	.word	0xa94656b9

0800ded8 <shci_init>:
static void TlUserEvtReceived(TL_EvtPacket_t *shcievt);
static void TlInit( TL_CmdPacket_t * p_cmdbuffer );

/* Interface ------- ---------------------------------------------------------*/
void shci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 800ded8:	b580      	push	{r7, lr}
 800deda:	b082      	sub	sp, #8
 800dedc:	af00      	add	r7, sp, #0
 800dede:	6078      	str	r0, [r7, #4]
 800dee0:	6039      	str	r1, [r7, #0]
  StatusNotCallBackFunction = ((SHCI_TL_HciInitConf_t *)pConf)->StatusNotCallBack;
 800dee2:	683b      	ldr	r3, [r7, #0]
 800dee4:	685b      	ldr	r3, [r3, #4]
 800dee6:	4a08      	ldr	r2, [pc, #32]	; (800df08 <shci_init+0x30>)
 800dee8:	6013      	str	r3, [r2, #0]
  shciContext.UserEvtRx = UserEvtRx;
 800deea:	4a08      	ldr	r2, [pc, #32]	; (800df0c <shci_init+0x34>)
 800deec:	687b      	ldr	r3, [r7, #4]
 800deee:	61d3      	str	r3, [r2, #28]

  shci_register_io_bus (&shciContext.io);
 800def0:	4806      	ldr	r0, [pc, #24]	; (800df0c <shci_init+0x34>)
 800def2:	f000 f911 	bl	800e118 <shci_register_io_bus>

  TlInit((TL_CmdPacket_t *)(((SHCI_TL_HciInitConf_t *)pConf)->p_cmdbuffer));
 800def6:	683b      	ldr	r3, [r7, #0]
 800def8:	681b      	ldr	r3, [r3, #0]
 800defa:	4618      	mov	r0, r3
 800defc:	f000 f894 	bl	800e028 <TlInit>

  return;
 800df00:	bf00      	nop
}
 800df02:	3708      	adds	r7, #8
 800df04:	46bd      	mov	sp, r7
 800df06:	bd80      	pop	{r7, pc}
 800df08:	20001864 	.word	0x20001864
 800df0c:	20001844 	.word	0x20001844

0800df10 <shci_user_evt_proc>:

void shci_user_evt_proc(void)
{
 800df10:	b580      	push	{r7, lr}
 800df12:	b084      	sub	sp, #16
 800df14:	af00      	add	r7, sp, #0

  /**
   * It is more secure to use LST_remove_head()/LST_insert_head() compare to LST_get_next_node()/LST_remove_node()
   * in case the user overwrite the header where the next/prev pointers are located
   */
  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 800df16:	4822      	ldr	r0, [pc, #136]	; (800dfa0 <shci_user_evt_proc+0x90>)
 800df18:	f000 f922 	bl	800e160 <LST_is_empty>
 800df1c:	4603      	mov	r3, r0
 800df1e:	2b00      	cmp	r3, #0
 800df20:	d12b      	bne.n	800df7a <shci_user_evt_proc+0x6a>
 800df22:	4b20      	ldr	r3, [pc, #128]	; (800dfa4 <shci_user_evt_proc+0x94>)
 800df24:	781b      	ldrb	r3, [r3, #0]
 800df26:	2b00      	cmp	r3, #0
 800df28:	d027      	beq.n	800df7a <shci_user_evt_proc+0x6a>
  {
    LST_remove_head ( &SHciAsynchEventQueue, (tListNode **)&phcievtbuffer );
 800df2a:	f107 030c 	add.w	r3, r7, #12
 800df2e:	4619      	mov	r1, r3
 800df30:	481b      	ldr	r0, [pc, #108]	; (800dfa0 <shci_user_evt_proc+0x90>)
 800df32:	f000 f9a4 	bl	800e27e <LST_remove_head>

    if (shciContext.UserEvtRx != NULL)
 800df36:	4b1c      	ldr	r3, [pc, #112]	; (800dfa8 <shci_user_evt_proc+0x98>)
 800df38:	69db      	ldr	r3, [r3, #28]
 800df3a:	2b00      	cmp	r3, #0
 800df3c:	d00c      	beq.n	800df58 <shci_user_evt_proc+0x48>
    {
      UserEvtRxParam.pckt = phcievtbuffer;
 800df3e:	68fb      	ldr	r3, [r7, #12]
 800df40:	60bb      	str	r3, [r7, #8]
      UserEvtRxParam.status = SHCI_TL_UserEventFlow_Enable;
 800df42:	2301      	movs	r3, #1
 800df44:	713b      	strb	r3, [r7, #4]
      shciContext.UserEvtRx((void *)&UserEvtRxParam);
 800df46:	4b18      	ldr	r3, [pc, #96]	; (800dfa8 <shci_user_evt_proc+0x98>)
 800df48:	69db      	ldr	r3, [r3, #28]
 800df4a:	1d3a      	adds	r2, r7, #4
 800df4c:	4610      	mov	r0, r2
 800df4e:	4798      	blx	r3
      SHCI_TL_UserEventFlow = UserEvtRxParam.status;
 800df50:	793a      	ldrb	r2, [r7, #4]
 800df52:	4b14      	ldr	r3, [pc, #80]	; (800dfa4 <shci_user_evt_proc+0x94>)
 800df54:	701a      	strb	r2, [r3, #0]
 800df56:	e002      	b.n	800df5e <shci_user_evt_proc+0x4e>
    }
    else
    {
      SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 800df58:	4b12      	ldr	r3, [pc, #72]	; (800dfa4 <shci_user_evt_proc+0x94>)
 800df5a:	2201      	movs	r2, #1
 800df5c:	701a      	strb	r2, [r3, #0]
    }

    if(SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable)
 800df5e:	4b11      	ldr	r3, [pc, #68]	; (800dfa4 <shci_user_evt_proc+0x94>)
 800df60:	781b      	ldrb	r3, [r3, #0]
 800df62:	2b00      	cmp	r3, #0
 800df64:	d004      	beq.n	800df70 <shci_user_evt_proc+0x60>
    {
      TL_MM_EvtDone( phcievtbuffer );
 800df66:	68fb      	ldr	r3, [r7, #12]
 800df68:	4618      	mov	r0, r3
 800df6a:	f001 f849 	bl	800f000 <TL_MM_EvtDone>
 800df6e:	e004      	b.n	800df7a <shci_user_evt_proc+0x6a>
    else
    {
      /**
       * put back the event in the queue
       */
      LST_insert_head ( &SHciAsynchEventQueue, (tListNode *)phcievtbuffer );
 800df70:	68fb      	ldr	r3, [r7, #12]
 800df72:	4619      	mov	r1, r3
 800df74:	480a      	ldr	r0, [pc, #40]	; (800dfa0 <shci_user_evt_proc+0x90>)
 800df76:	f000 f915 	bl	800e1a4 <LST_insert_head>
    }
  }

  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 800df7a:	4809      	ldr	r0, [pc, #36]	; (800dfa0 <shci_user_evt_proc+0x90>)
 800df7c:	f000 f8f0 	bl	800e160 <LST_is_empty>
 800df80:	4603      	mov	r3, r0
 800df82:	2b00      	cmp	r3, #0
 800df84:	d107      	bne.n	800df96 <shci_user_evt_proc+0x86>
 800df86:	4b07      	ldr	r3, [pc, #28]	; (800dfa4 <shci_user_evt_proc+0x94>)
 800df88:	781b      	ldrb	r3, [r3, #0]
 800df8a:	2b00      	cmp	r3, #0
 800df8c:	d003      	beq.n	800df96 <shci_user_evt_proc+0x86>
  {
    shci_notify_asynch_evt((void*) &SHciAsynchEventQueue);
 800df8e:	4804      	ldr	r0, [pc, #16]	; (800dfa0 <shci_user_evt_proc+0x90>)
 800df90:	f7f3 fd90 	bl	8001ab4 <shci_notify_asynch_evt>
  }


  return;
 800df94:	bf00      	nop
 800df96:	bf00      	nop
}
 800df98:	3710      	adds	r7, #16
 800df9a:	46bd      	mov	sp, r7
 800df9c:	bd80      	pop	{r7, pc}
 800df9e:	bf00      	nop
 800dfa0:	20000390 	.word	0x20000390
 800dfa4:	200003a0 	.word	0x200003a0
 800dfa8:	20001844 	.word	0x20001844

0800dfac <shci_send>:

  return;
}

void shci_send( uint16_t cmd_code, uint8_t len_cmd_payload, uint8_t * p_cmd_payload, TL_EvtPacket_t * p_rsp )
{
 800dfac:	b580      	push	{r7, lr}
 800dfae:	b084      	sub	sp, #16
 800dfb0:	af00      	add	r7, sp, #0
 800dfb2:	60ba      	str	r2, [r7, #8]
 800dfb4:	607b      	str	r3, [r7, #4]
 800dfb6:	4603      	mov	r3, r0
 800dfb8:	81fb      	strh	r3, [r7, #14]
 800dfba:	460b      	mov	r3, r1
 800dfbc:	737b      	strb	r3, [r7, #13]
  Cmd_SetStatus(SHCI_TL_CmdBusy);
 800dfbe:	2000      	movs	r0, #0
 800dfc0:	f000 f864 	bl	800e08c <Cmd_SetStatus>

  pCmdBuffer->cmdserial.cmd.cmdcode = cmd_code;
 800dfc4:	4b16      	ldr	r3, [pc, #88]	; (800e020 <shci_send+0x74>)
 800dfc6:	681b      	ldr	r3, [r3, #0]
 800dfc8:	89fa      	ldrh	r2, [r7, #14]
 800dfca:	f8a3 2009 	strh.w	r2, [r3, #9]
  pCmdBuffer->cmdserial.cmd.plen = len_cmd_payload;
 800dfce:	4b14      	ldr	r3, [pc, #80]	; (800e020 <shci_send+0x74>)
 800dfd0:	681b      	ldr	r3, [r3, #0]
 800dfd2:	7b7a      	ldrb	r2, [r7, #13]
 800dfd4:	72da      	strb	r2, [r3, #11]

  memcpy(pCmdBuffer->cmdserial.cmd.payload, p_cmd_payload, len_cmd_payload );
 800dfd6:	4b12      	ldr	r3, [pc, #72]	; (800e020 <shci_send+0x74>)
 800dfd8:	681b      	ldr	r3, [r3, #0]
 800dfda:	330c      	adds	r3, #12
 800dfdc:	7b7a      	ldrb	r2, [r7, #13]
 800dfde:	68b9      	ldr	r1, [r7, #8]
 800dfe0:	4618      	mov	r0, r3
 800dfe2:	f002 fc76 	bl	80108d2 <memcpy>

  shciContext.io.Send(0,0);
 800dfe6:	4b0f      	ldr	r3, [pc, #60]	; (800e024 <shci_send+0x78>)
 800dfe8:	691b      	ldr	r3, [r3, #16]
 800dfea:	2100      	movs	r1, #0
 800dfec:	2000      	movs	r0, #0
 800dfee:	4798      	blx	r3

  shci_cmd_resp_wait(SHCI_TL_DEFAULT_TIMEOUT);
 800dff0:	f248 00e8 	movw	r0, #33000	; 0x80e8
 800dff4:	f7f3 fd75 	bl	8001ae2 <shci_cmd_resp_wait>

  /**
   * The command complete of a system command does not have the header
   * It starts immediately with the evtserial field
   */
  memcpy( &(p_rsp->evtserial), pCmdBuffer, ((TL_EvtSerial_t*)pCmdBuffer)->evt.plen + TL_EVT_HDR_SIZE );
 800dff8:	687b      	ldr	r3, [r7, #4]
 800dffa:	f103 0008 	add.w	r0, r3, #8
 800dffe:	4b08      	ldr	r3, [pc, #32]	; (800e020 <shci_send+0x74>)
 800e000:	6819      	ldr	r1, [r3, #0]
 800e002:	4b07      	ldr	r3, [pc, #28]	; (800e020 <shci_send+0x74>)
 800e004:	681b      	ldr	r3, [r3, #0]
 800e006:	789b      	ldrb	r3, [r3, #2]
 800e008:	3303      	adds	r3, #3
 800e00a:	461a      	mov	r2, r3
 800e00c:	f002 fc61 	bl	80108d2 <memcpy>

  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 800e010:	2001      	movs	r0, #1
 800e012:	f000 f83b 	bl	800e08c <Cmd_SetStatus>

  return;
 800e016:	bf00      	nop
}
 800e018:	3710      	adds	r7, #16
 800e01a:	46bd      	mov	sp, r7
 800e01c:	bd80      	pop	{r7, pc}
 800e01e:	bf00      	nop
 800e020:	2000039c 	.word	0x2000039c
 800e024:	20001844 	.word	0x20001844

0800e028 <TlInit>:

/* Private functions ---------------------------------------------------------*/
static void TlInit( TL_CmdPacket_t * p_cmdbuffer )
{
 800e028:	b580      	push	{r7, lr}
 800e02a:	b086      	sub	sp, #24
 800e02c:	af00      	add	r7, sp, #0
 800e02e:	6078      	str	r0, [r7, #4]
  TL_SYS_InitConf_t Conf;

  pCmdBuffer = p_cmdbuffer;
 800e030:	4a10      	ldr	r2, [pc, #64]	; (800e074 <TlInit+0x4c>)
 800e032:	687b      	ldr	r3, [r7, #4]
 800e034:	6013      	str	r3, [r2, #0]

  LST_init_head (&SHciAsynchEventQueue);
 800e036:	4810      	ldr	r0, [pc, #64]	; (800e078 <TlInit+0x50>)
 800e038:	f000 f882 	bl	800e140 <LST_init_head>

  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 800e03c:	2001      	movs	r0, #1
 800e03e:	f000 f825 	bl	800e08c <Cmd_SetStatus>

  SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 800e042:	4b0e      	ldr	r3, [pc, #56]	; (800e07c <TlInit+0x54>)
 800e044:	2201      	movs	r2, #1
 800e046:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  if (shciContext.io.Init)
 800e048:	4b0d      	ldr	r3, [pc, #52]	; (800e080 <TlInit+0x58>)
 800e04a:	681b      	ldr	r3, [r3, #0]
 800e04c:	2b00      	cmp	r3, #0
 800e04e:	d00c      	beq.n	800e06a <TlInit+0x42>
  {

    Conf.p_cmdbuffer = (uint8_t *)p_cmdbuffer;
 800e050:	687b      	ldr	r3, [r7, #4]
 800e052:	617b      	str	r3, [r7, #20]
    Conf.IoBusCallBackCmdEvt = TlCmdEvtReceived;
 800e054:	4b0b      	ldr	r3, [pc, #44]	; (800e084 <TlInit+0x5c>)
 800e056:	60fb      	str	r3, [r7, #12]
    Conf.IoBusCallBackUserEvt = TlUserEvtReceived;
 800e058:	4b0b      	ldr	r3, [pc, #44]	; (800e088 <TlInit+0x60>)
 800e05a:	613b      	str	r3, [r7, #16]
    shciContext.io.Init(&Conf);
 800e05c:	4b08      	ldr	r3, [pc, #32]	; (800e080 <TlInit+0x58>)
 800e05e:	681b      	ldr	r3, [r3, #0]
 800e060:	f107 020c 	add.w	r2, r7, #12
 800e064:	4610      	mov	r0, r2
 800e066:	4798      	blx	r3
  }

  return;
 800e068:	bf00      	nop
 800e06a:	bf00      	nop
}
 800e06c:	3718      	adds	r7, #24
 800e06e:	46bd      	mov	sp, r7
 800e070:	bd80      	pop	{r7, pc}
 800e072:	bf00      	nop
 800e074:	2000039c 	.word	0x2000039c
 800e078:	20000390 	.word	0x20000390
 800e07c:	200003a0 	.word	0x200003a0
 800e080:	20001844 	.word	0x20001844
 800e084:	0800e0dd 	.word	0x0800e0dd
 800e088:	0800e0f5 	.word	0x0800e0f5

0800e08c <Cmd_SetStatus>:

static void Cmd_SetStatus(SHCI_TL_CmdStatus_t shcicmdstatus)
{
 800e08c:	b580      	push	{r7, lr}
 800e08e:	b082      	sub	sp, #8
 800e090:	af00      	add	r7, sp, #0
 800e092:	4603      	mov	r3, r0
 800e094:	71fb      	strb	r3, [r7, #7]
  if(shcicmdstatus == SHCI_TL_CmdBusy)
 800e096:	79fb      	ldrb	r3, [r7, #7]
 800e098:	2b00      	cmp	r3, #0
 800e09a:	d10b      	bne.n	800e0b4 <Cmd_SetStatus+0x28>
  {
    if(StatusNotCallBackFunction != 0)
 800e09c:	4b0d      	ldr	r3, [pc, #52]	; (800e0d4 <Cmd_SetStatus+0x48>)
 800e09e:	681b      	ldr	r3, [r3, #0]
 800e0a0:	2b00      	cmp	r3, #0
 800e0a2:	d003      	beq.n	800e0ac <Cmd_SetStatus+0x20>
    {
      StatusNotCallBackFunction( SHCI_TL_CmdBusy );
 800e0a4:	4b0b      	ldr	r3, [pc, #44]	; (800e0d4 <Cmd_SetStatus+0x48>)
 800e0a6:	681b      	ldr	r3, [r3, #0]
 800e0a8:	2000      	movs	r0, #0
 800e0aa:	4798      	blx	r3
    }
    SHCICmdStatus = SHCI_TL_CmdBusy;
 800e0ac:	4b0a      	ldr	r3, [pc, #40]	; (800e0d8 <Cmd_SetStatus+0x4c>)
 800e0ae:	2200      	movs	r2, #0
 800e0b0:	701a      	strb	r2, [r3, #0]
    {
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
    }
  }

  return;
 800e0b2:	e00b      	b.n	800e0cc <Cmd_SetStatus+0x40>
    SHCICmdStatus = SHCI_TL_CmdAvailable;
 800e0b4:	4b08      	ldr	r3, [pc, #32]	; (800e0d8 <Cmd_SetStatus+0x4c>)
 800e0b6:	2201      	movs	r2, #1
 800e0b8:	701a      	strb	r2, [r3, #0]
    if(StatusNotCallBackFunction != 0)
 800e0ba:	4b06      	ldr	r3, [pc, #24]	; (800e0d4 <Cmd_SetStatus+0x48>)
 800e0bc:	681b      	ldr	r3, [r3, #0]
 800e0be:	2b00      	cmp	r3, #0
 800e0c0:	d004      	beq.n	800e0cc <Cmd_SetStatus+0x40>
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
 800e0c2:	4b04      	ldr	r3, [pc, #16]	; (800e0d4 <Cmd_SetStatus+0x48>)
 800e0c4:	681b      	ldr	r3, [r3, #0]
 800e0c6:	2001      	movs	r0, #1
 800e0c8:	4798      	blx	r3
  return;
 800e0ca:	bf00      	nop
 800e0cc:	bf00      	nop
}
 800e0ce:	3708      	adds	r7, #8
 800e0d0:	46bd      	mov	sp, r7
 800e0d2:	bd80      	pop	{r7, pc}
 800e0d4:	20001864 	.word	0x20001864
 800e0d8:	20000398 	.word	0x20000398

0800e0dc <TlCmdEvtReceived>:

static void TlCmdEvtReceived(TL_EvtPacket_t *shcievt)
{
 800e0dc:	b580      	push	{r7, lr}
 800e0de:	b082      	sub	sp, #8
 800e0e0:	af00      	add	r7, sp, #0
 800e0e2:	6078      	str	r0, [r7, #4]
  (void)(shcievt);
  shci_cmd_resp_release(0); /**< Notify the application the Cmd response has been received */
 800e0e4:	2000      	movs	r0, #0
 800e0e6:	f7f3 fcf1 	bl	8001acc <shci_cmd_resp_release>

  return;
 800e0ea:	bf00      	nop
}
 800e0ec:	3708      	adds	r7, #8
 800e0ee:	46bd      	mov	sp, r7
 800e0f0:	bd80      	pop	{r7, pc}
	...

0800e0f4 <TlUserEvtReceived>:

static void TlUserEvtReceived(TL_EvtPacket_t *shcievt)
{
 800e0f4:	b580      	push	{r7, lr}
 800e0f6:	b082      	sub	sp, #8
 800e0f8:	af00      	add	r7, sp, #0
 800e0fa:	6078      	str	r0, [r7, #4]
  LST_insert_tail(&SHciAsynchEventQueue, (tListNode *)shcievt);
 800e0fc:	6879      	ldr	r1, [r7, #4]
 800e0fe:	4805      	ldr	r0, [pc, #20]	; (800e114 <TlUserEvtReceived+0x20>)
 800e100:	f000 f876 	bl	800e1f0 <LST_insert_tail>
  shci_notify_asynch_evt((void*) &SHciAsynchEventQueue); /**< Notify the application a full HCI event has been received */
 800e104:	4803      	ldr	r0, [pc, #12]	; (800e114 <TlUserEvtReceived+0x20>)
 800e106:	f7f3 fcd5 	bl	8001ab4 <shci_notify_asynch_evt>

  return;
 800e10a:	bf00      	nop
}
 800e10c:	3708      	adds	r7, #8
 800e10e:	46bd      	mov	sp, r7
 800e110:	bd80      	pop	{r7, pc}
 800e112:	bf00      	nop
 800e114:	20000390 	.word	0x20000390

0800e118 <shci_register_io_bus>:
#include "shci_tl.h"
#include "tl.h"


void shci_register_io_bus(tSHciIO* fops)
{
 800e118:	b480      	push	{r7}
 800e11a:	b083      	sub	sp, #12
 800e11c:	af00      	add	r7, sp, #0
 800e11e:	6078      	str	r0, [r7, #4]
  /* Register IO bus services */
  fops->Init    = TL_SYS_Init;
 800e120:	687b      	ldr	r3, [r7, #4]
 800e122:	4a05      	ldr	r2, [pc, #20]	; (800e138 <shci_register_io_bus+0x20>)
 800e124:	601a      	str	r2, [r3, #0]
  fops->Send    = TL_SYS_SendCmd;
 800e126:	687b      	ldr	r3, [r7, #4]
 800e128:	4a04      	ldr	r2, [pc, #16]	; (800e13c <shci_register_io_bus+0x24>)
 800e12a:	611a      	str	r2, [r3, #16]

  return;
 800e12c:	bf00      	nop
}
 800e12e:	370c      	adds	r7, #12
 800e130:	46bd      	mov	sp, r7
 800e132:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e136:	4770      	bx	lr
 800e138:	0800ee8d 	.word	0x0800ee8d
 800e13c:	0800eee1 	.word	0x0800eee1

0800e140 <LST_init_head>:

/******************************************************************************
 * Function Definitions 
 ******************************************************************************/
void LST_init_head (tListNode * listHead)
{
 800e140:	b480      	push	{r7}
 800e142:	b083      	sub	sp, #12
 800e144:	af00      	add	r7, sp, #0
 800e146:	6078      	str	r0, [r7, #4]
  listHead->next = listHead;
 800e148:	687b      	ldr	r3, [r7, #4]
 800e14a:	687a      	ldr	r2, [r7, #4]
 800e14c:	601a      	str	r2, [r3, #0]
  listHead->prev = listHead;
 800e14e:	687b      	ldr	r3, [r7, #4]
 800e150:	687a      	ldr	r2, [r7, #4]
 800e152:	605a      	str	r2, [r3, #4]
}
 800e154:	bf00      	nop
 800e156:	370c      	adds	r7, #12
 800e158:	46bd      	mov	sp, r7
 800e15a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e15e:	4770      	bx	lr

0800e160 <LST_is_empty>:

uint8_t LST_is_empty (tListNode * listHead)
{
 800e160:	b480      	push	{r7}
 800e162:	b087      	sub	sp, #28
 800e164:	af00      	add	r7, sp, #0
 800e166:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e168:	f3ef 8310 	mrs	r3, PRIMASK
 800e16c:	60fb      	str	r3, [r7, #12]
  return(result);
 800e16e:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;
  uint8_t return_value;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800e170:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 800e172:	b672      	cpsid	i
}
 800e174:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  if(listHead->next == listHead)
 800e176:	687b      	ldr	r3, [r7, #4]
 800e178:	681b      	ldr	r3, [r3, #0]
 800e17a:	687a      	ldr	r2, [r7, #4]
 800e17c:	429a      	cmp	r2, r3
 800e17e:	d102      	bne.n	800e186 <LST_is_empty+0x26>
  {
    return_value = TRUE;
 800e180:	2301      	movs	r3, #1
 800e182:	75fb      	strb	r3, [r7, #23]
 800e184:	e001      	b.n	800e18a <LST_is_empty+0x2a>
  }
  else
  {
    return_value = FALSE;
 800e186:	2300      	movs	r3, #0
 800e188:	75fb      	strb	r3, [r7, #23]
 800e18a:	693b      	ldr	r3, [r7, #16]
 800e18c:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e18e:	68bb      	ldr	r3, [r7, #8]
 800e190:	f383 8810 	msr	PRIMASK, r3
}
 800e194:	bf00      	nop
  }
  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/

  return return_value;
 800e196:	7dfb      	ldrb	r3, [r7, #23]
}
 800e198:	4618      	mov	r0, r3
 800e19a:	371c      	adds	r7, #28
 800e19c:	46bd      	mov	sp, r7
 800e19e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1a2:	4770      	bx	lr

0800e1a4 <LST_insert_head>:

void LST_insert_head (tListNode * listHead, tListNode * node)
{
 800e1a4:	b480      	push	{r7}
 800e1a6:	b087      	sub	sp, #28
 800e1a8:	af00      	add	r7, sp, #0
 800e1aa:	6078      	str	r0, [r7, #4]
 800e1ac:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e1ae:	f3ef 8310 	mrs	r3, PRIMASK
 800e1b2:	60fb      	str	r3, [r7, #12]
  return(result);
 800e1b4:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800e1b6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800e1b8:	b672      	cpsid	i
}
 800e1ba:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead->next;
 800e1bc:	687b      	ldr	r3, [r7, #4]
 800e1be:	681a      	ldr	r2, [r3, #0]
 800e1c0:	683b      	ldr	r3, [r7, #0]
 800e1c2:	601a      	str	r2, [r3, #0]
  node->prev = listHead;
 800e1c4:	683b      	ldr	r3, [r7, #0]
 800e1c6:	687a      	ldr	r2, [r7, #4]
 800e1c8:	605a      	str	r2, [r3, #4]
  listHead->next = node;
 800e1ca:	687b      	ldr	r3, [r7, #4]
 800e1cc:	683a      	ldr	r2, [r7, #0]
 800e1ce:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node;
 800e1d0:	683b      	ldr	r3, [r7, #0]
 800e1d2:	681b      	ldr	r3, [r3, #0]
 800e1d4:	683a      	ldr	r2, [r7, #0]
 800e1d6:	605a      	str	r2, [r3, #4]
 800e1d8:	697b      	ldr	r3, [r7, #20]
 800e1da:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e1dc:	693b      	ldr	r3, [r7, #16]
 800e1de:	f383 8810 	msr	PRIMASK, r3
}
 800e1e2:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800e1e4:	bf00      	nop
 800e1e6:	371c      	adds	r7, #28
 800e1e8:	46bd      	mov	sp, r7
 800e1ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1ee:	4770      	bx	lr

0800e1f0 <LST_insert_tail>:


void LST_insert_tail (tListNode * listHead, tListNode * node)
{
 800e1f0:	b480      	push	{r7}
 800e1f2:	b087      	sub	sp, #28
 800e1f4:	af00      	add	r7, sp, #0
 800e1f6:	6078      	str	r0, [r7, #4]
 800e1f8:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e1fa:	f3ef 8310 	mrs	r3, PRIMASK
 800e1fe:	60fb      	str	r3, [r7, #12]
  return(result);
 800e200:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800e202:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800e204:	b672      	cpsid	i
}
 800e206:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead;
 800e208:	683b      	ldr	r3, [r7, #0]
 800e20a:	687a      	ldr	r2, [r7, #4]
 800e20c:	601a      	str	r2, [r3, #0]
  node->prev = listHead->prev;
 800e20e:	687b      	ldr	r3, [r7, #4]
 800e210:	685a      	ldr	r2, [r3, #4]
 800e212:	683b      	ldr	r3, [r7, #0]
 800e214:	605a      	str	r2, [r3, #4]
  listHead->prev = node;
 800e216:	687b      	ldr	r3, [r7, #4]
 800e218:	683a      	ldr	r2, [r7, #0]
 800e21a:	605a      	str	r2, [r3, #4]
  (node->prev)->next = node;
 800e21c:	683b      	ldr	r3, [r7, #0]
 800e21e:	685b      	ldr	r3, [r3, #4]
 800e220:	683a      	ldr	r2, [r7, #0]
 800e222:	601a      	str	r2, [r3, #0]
 800e224:	697b      	ldr	r3, [r7, #20]
 800e226:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e228:	693b      	ldr	r3, [r7, #16]
 800e22a:	f383 8810 	msr	PRIMASK, r3
}
 800e22e:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800e230:	bf00      	nop
 800e232:	371c      	adds	r7, #28
 800e234:	46bd      	mov	sp, r7
 800e236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e23a:	4770      	bx	lr

0800e23c <LST_remove_node>:


void LST_remove_node (tListNode * node)
{
 800e23c:	b480      	push	{r7}
 800e23e:	b087      	sub	sp, #28
 800e240:	af00      	add	r7, sp, #0
 800e242:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e244:	f3ef 8310 	mrs	r3, PRIMASK
 800e248:	60fb      	str	r3, [r7, #12]
  return(result);
 800e24a:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800e24c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800e24e:	b672      	cpsid	i
}
 800e250:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  (node->prev)->next = node->next;
 800e252:	687b      	ldr	r3, [r7, #4]
 800e254:	685b      	ldr	r3, [r3, #4]
 800e256:	687a      	ldr	r2, [r7, #4]
 800e258:	6812      	ldr	r2, [r2, #0]
 800e25a:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node->prev;
 800e25c:	687b      	ldr	r3, [r7, #4]
 800e25e:	681b      	ldr	r3, [r3, #0]
 800e260:	687a      	ldr	r2, [r7, #4]
 800e262:	6852      	ldr	r2, [r2, #4]
 800e264:	605a      	str	r2, [r3, #4]
 800e266:	697b      	ldr	r3, [r7, #20]
 800e268:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e26a:	693b      	ldr	r3, [r7, #16]
 800e26c:	f383 8810 	msr	PRIMASK, r3
}
 800e270:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800e272:	bf00      	nop
 800e274:	371c      	adds	r7, #28
 800e276:	46bd      	mov	sp, r7
 800e278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e27c:	4770      	bx	lr

0800e27e <LST_remove_head>:


void LST_remove_head (tListNode * listHead, tListNode ** node )
{
 800e27e:	b580      	push	{r7, lr}
 800e280:	b086      	sub	sp, #24
 800e282:	af00      	add	r7, sp, #0
 800e284:	6078      	str	r0, [r7, #4]
 800e286:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e288:	f3ef 8310 	mrs	r3, PRIMASK
 800e28c:	60fb      	str	r3, [r7, #12]
  return(result);
 800e28e:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800e290:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800e292:	b672      	cpsid	i
}
 800e294:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  *node = listHead->next;
 800e296:	687b      	ldr	r3, [r7, #4]
 800e298:	681a      	ldr	r2, [r3, #0]
 800e29a:	683b      	ldr	r3, [r7, #0]
 800e29c:	601a      	str	r2, [r3, #0]
  LST_remove_node (listHead->next);
 800e29e:	687b      	ldr	r3, [r7, #4]
 800e2a0:	681b      	ldr	r3, [r3, #0]
 800e2a2:	4618      	mov	r0, r3
 800e2a4:	f7ff ffca 	bl	800e23c <LST_remove_node>
 800e2a8:	697b      	ldr	r3, [r7, #20]
 800e2aa:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e2ac:	693b      	ldr	r3, [r7, #16]
 800e2ae:	f383 8810 	msr	PRIMASK, r3
}
 800e2b2:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800e2b4:	bf00      	nop
 800e2b6:	3718      	adds	r7, #24
 800e2b8:	46bd      	mov	sp, r7
 800e2ba:	bd80      	pop	{r7, pc}

0800e2bc <CircularQueue_Init>:
  * @param  queueSize:  Size of Queue Buffer
  * @param  elementSize: Size of an element in the queue. if =0, the queue will manage variable sizze elements
  * @retval   always 0
  */
int CircularQueue_Init(queue_t *q, uint8_t* queueBuffer, uint32_t queueSize, uint16_t elementSize, uint8_t optionFlags)
{
 800e2bc:	b480      	push	{r7}
 800e2be:	b085      	sub	sp, #20
 800e2c0:	af00      	add	r7, sp, #0
 800e2c2:	60f8      	str	r0, [r7, #12]
 800e2c4:	60b9      	str	r1, [r7, #8]
 800e2c6:	607a      	str	r2, [r7, #4]
 800e2c8:	807b      	strh	r3, [r7, #2]
  q->qBuff = queueBuffer;
 800e2ca:	68fb      	ldr	r3, [r7, #12]
 800e2cc:	68ba      	ldr	r2, [r7, #8]
 800e2ce:	601a      	str	r2, [r3, #0]
  q->first = 0;
 800e2d0:	68fb      	ldr	r3, [r7, #12]
 800e2d2:	2200      	movs	r2, #0
 800e2d4:	60da      	str	r2, [r3, #12]
  q->last = 0; /* queueSize-1; */
 800e2d6:	68fb      	ldr	r3, [r7, #12]
 800e2d8:	2200      	movs	r2, #0
 800e2da:	611a      	str	r2, [r3, #16]
  q->byteCount = 0;
 800e2dc:	68fb      	ldr	r3, [r7, #12]
 800e2de:	2200      	movs	r2, #0
 800e2e0:	615a      	str	r2, [r3, #20]
  q->elementCount = 0;
 800e2e2:	68fb      	ldr	r3, [r7, #12]
 800e2e4:	2200      	movs	r2, #0
 800e2e6:	619a      	str	r2, [r3, #24]
  q->queueMaxSize = queueSize;
 800e2e8:	68fb      	ldr	r3, [r7, #12]
 800e2ea:	687a      	ldr	r2, [r7, #4]
 800e2ec:	605a      	str	r2, [r3, #4]
  q->elementSize = elementSize;
 800e2ee:	68fb      	ldr	r3, [r7, #12]
 800e2f0:	887a      	ldrh	r2, [r7, #2]
 800e2f2:	811a      	strh	r2, [r3, #8]
  q->optionFlags = optionFlags;
 800e2f4:	68fb      	ldr	r3, [r7, #12]
 800e2f6:	7e3a      	ldrb	r2, [r7, #24]
 800e2f8:	771a      	strb	r2, [r3, #28]

   if ((optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG) && q-> elementSize)
 800e2fa:	7e3b      	ldrb	r3, [r7, #24]
 800e2fc:	f003 0302 	and.w	r3, r3, #2
 800e300:	2b00      	cmp	r3, #0
 800e302:	d006      	beq.n	800e312 <CircularQueue_Init+0x56>
 800e304:	68fb      	ldr	r3, [r7, #12]
 800e306:	891b      	ldrh	r3, [r3, #8]
 800e308:	2b00      	cmp	r3, #0
 800e30a:	d002      	beq.n	800e312 <CircularQueue_Init+0x56>
   {
    /* can not deal with splitting at the end of buffer with fixed size element */
    return -1;
 800e30c:	f04f 33ff 	mov.w	r3, #4294967295
 800e310:	e000      	b.n	800e314 <CircularQueue_Init+0x58>
  }
  return 0;
 800e312:	2300      	movs	r3, #0
}
 800e314:	4618      	mov	r0, r3
 800e316:	3714      	adds	r7, #20
 800e318:	46bd      	mov	sp, r7
 800e31a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e31e:	4770      	bx	lr

0800e320 <CircularQueue_Add>:
  * @param  elementSize:  Size of element to be added to the queue. Only used if the queue manage variable size elements
  * @param  nbElements:  number of elements in the in buffer pointed by x
  * @retval  pointer on last element just added to the queue, NULL if the element to be added do not fit in the queue (too big)
  */
uint8_t* CircularQueue_Add(queue_t *q, uint8_t* x, uint16_t elementSize, uint32_t nbElements)
{
 800e320:	b580      	push	{r7, lr}
 800e322:	b08e      	sub	sp, #56	; 0x38
 800e324:	af00      	add	r7, sp, #0
 800e326:	60f8      	str	r0, [r7, #12]
 800e328:	60b9      	str	r1, [r7, #8]
 800e32a:	603b      	str	r3, [r7, #0]
 800e32c:	4613      	mov	r3, r2
 800e32e:	80fb      	strh	r3, [r7, #6]

  uint8_t* ptr = NULL;                      /* fct return ptr to the element freshly added, if no room fct return NULL */
 800e330:	2300      	movs	r3, #0
 800e332:	623b      	str	r3, [r7, #32]
  uint16_t curElementSize = 0;              /* the size of the element currently  stored at q->last position */
 800e334:	2300      	movs	r3, #0
 800e336:	86fb      	strh	r3, [r7, #54]	; 0x36
  uint8_t  elemSizeStorageRoom  = 0 ;       /* Indicate the header (which contain only size) of element in case of varaibale size elemenet (q->elementsize == 0) */
 800e338:	2300      	movs	r3, #0
 800e33a:	77fb      	strb	r3, [r7, #31]
  uint32_t curBuffPosition;                  /* the current position in the queue buffer */
  uint32_t i;                               /* loop counter */
  uint32_t NbBytesToCopy = 0, NbCopiedBytes = 0 ; /* Indicators for copying bytes in queue */
 800e33c:	2300      	movs	r3, #0
 800e33e:	62bb      	str	r3, [r7, #40]	; 0x28
 800e340:	2300      	movs	r3, #0
 800e342:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t eob_free_size;                         /* Eof End of Quque Buffer Free Size */
  uint8_t  wrap_will_occur = 0;                   /* indicate if a wrap around will occurs */
 800e344:	2300      	movs	r3, #0
 800e346:	77bb      	strb	r3, [r7, #30]
  uint8_t  wrapped_element_eob_size;              /* In case of Wrap around, indicat size of parta of elemenet that fit at thened of the queuue  buffer */
  uint16_t overhead = 0;                          /* In case of CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG or CIRCULAR_QUEUE_NO_WRAP_FLAG options, 
 800e348:	2300      	movs	r3, #0
 800e34a:	83bb      	strh	r3, [r7, #28]
                                                     indcate the size overhead that will be generated by adding the element with wrap management (split or no wrap ) */ 
  
  
  elemSizeStorageRoom  = (q->elementSize == 0) ? 2 : 0;
 800e34c:	68fb      	ldr	r3, [r7, #12]
 800e34e:	891b      	ldrh	r3, [r3, #8]
 800e350:	2b00      	cmp	r3, #0
 800e352:	d101      	bne.n	800e358 <CircularQueue_Add+0x38>
 800e354:	2302      	movs	r3, #2
 800e356:	e000      	b.n	800e35a <CircularQueue_Add+0x3a>
 800e358:	2300      	movs	r3, #0
 800e35a:	77fb      	strb	r3, [r7, #31]
  /* retrieve the size of last element sored: the value stored at the beginning of the queue element if element size is variable otherwise take it from fixed element Size member */
  if (q->byteCount)
 800e35c:	68fb      	ldr	r3, [r7, #12]
 800e35e:	695b      	ldr	r3, [r3, #20]
 800e360:	2b00      	cmp	r3, #0
 800e362:	d02a      	beq.n	800e3ba <CircularQueue_Add+0x9a>
  {
    curElementSize = (q->elementSize == 0) ? q->qBuff[q->last] + ((q->qBuff[MOD((q->last+1), q->queueMaxSize)])<<8) + 2 : q->elementSize;
 800e364:	68fb      	ldr	r3, [r7, #12]
 800e366:	891b      	ldrh	r3, [r3, #8]
 800e368:	2b00      	cmp	r3, #0
 800e36a:	d123      	bne.n	800e3b4 <CircularQueue_Add+0x94>
 800e36c:	68fb      	ldr	r3, [r7, #12]
 800e36e:	681a      	ldr	r2, [r3, #0]
 800e370:	68fb      	ldr	r3, [r7, #12]
 800e372:	691b      	ldr	r3, [r3, #16]
 800e374:	4413      	add	r3, r2
 800e376:	781b      	ldrb	r3, [r3, #0]
 800e378:	b29a      	uxth	r2, r3
 800e37a:	68fb      	ldr	r3, [r7, #12]
 800e37c:	6819      	ldr	r1, [r3, #0]
 800e37e:	68fb      	ldr	r3, [r7, #12]
 800e380:	691b      	ldr	r3, [r3, #16]
 800e382:	1c58      	adds	r0, r3, #1
 800e384:	68fb      	ldr	r3, [r7, #12]
 800e386:	685b      	ldr	r3, [r3, #4]
 800e388:	4298      	cmp	r0, r3
 800e38a:	d306      	bcc.n	800e39a <CircularQueue_Add+0x7a>
 800e38c:	68fb      	ldr	r3, [r7, #12]
 800e38e:	6918      	ldr	r0, [r3, #16]
 800e390:	68fb      	ldr	r3, [r7, #12]
 800e392:	685b      	ldr	r3, [r3, #4]
 800e394:	1ac3      	subs	r3, r0, r3
 800e396:	3301      	adds	r3, #1
 800e398:	e002      	b.n	800e3a0 <CircularQueue_Add+0x80>
 800e39a:	68fb      	ldr	r3, [r7, #12]
 800e39c:	691b      	ldr	r3, [r3, #16]
 800e39e:	3301      	adds	r3, #1
 800e3a0:	440b      	add	r3, r1
 800e3a2:	781b      	ldrb	r3, [r3, #0]
 800e3a4:	b29b      	uxth	r3, r3
 800e3a6:	021b      	lsls	r3, r3, #8
 800e3a8:	b29b      	uxth	r3, r3
 800e3aa:	4413      	add	r3, r2
 800e3ac:	b29b      	uxth	r3, r3
 800e3ae:	3302      	adds	r3, #2
 800e3b0:	b29b      	uxth	r3, r3
 800e3b2:	e001      	b.n	800e3b8 <CircularQueue_Add+0x98>
 800e3b4:	68fb      	ldr	r3, [r7, #12]
 800e3b6:	891b      	ldrh	r3, [r3, #8]
 800e3b8:	86fb      	strh	r3, [r7, #54]	; 0x36
  }
  /* if queue element have fixed size , reset the elementSize arg with fixed element size value */
  if (q->elementSize > 0)               
 800e3ba:	68fb      	ldr	r3, [r7, #12]
 800e3bc:	891b      	ldrh	r3, [r3, #8]
 800e3be:	2b00      	cmp	r3, #0
 800e3c0:	d002      	beq.n	800e3c8 <CircularQueue_Add+0xa8>
  {
    elementSize = q->elementSize;
 800e3c2:	68fb      	ldr	r3, [r7, #12]
 800e3c4:	891b      	ldrh	r3, [r3, #8]
 800e3c6:	80fb      	strh	r3, [r7, #6]
  }

   eob_free_size = (q->last >= q->first) ? q->queueMaxSize - (q->last + curElementSize) : 0;
 800e3c8:	68fb      	ldr	r3, [r7, #12]
 800e3ca:	691a      	ldr	r2, [r3, #16]
 800e3cc:	68fb      	ldr	r3, [r7, #12]
 800e3ce:	68db      	ldr	r3, [r3, #12]
 800e3d0:	429a      	cmp	r2, r3
 800e3d2:	d307      	bcc.n	800e3e4 <CircularQueue_Add+0xc4>
 800e3d4:	68fb      	ldr	r3, [r7, #12]
 800e3d6:	685a      	ldr	r2, [r3, #4]
 800e3d8:	68fb      	ldr	r3, [r7, #12]
 800e3da:	6919      	ldr	r1, [r3, #16]
 800e3dc:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800e3de:	440b      	add	r3, r1
 800e3e0:	1ad3      	subs	r3, r2, r3
 800e3e2:	e000      	b.n	800e3e6 <CircularQueue_Add+0xc6>
 800e3e4:	2300      	movs	r3, #0
 800e3e6:	61bb      	str	r3, [r7, #24]

   /* check how many bytes of wrapped element (if anay) are at end of buffer */
   wrapped_element_eob_size = (((elementSize + elemSizeStorageRoom )*nbElements) < eob_free_size) ? 0 : (eob_free_size % (elementSize + elemSizeStorageRoom));
 800e3e8:	88fa      	ldrh	r2, [r7, #6]
 800e3ea:	7ffb      	ldrb	r3, [r7, #31]
 800e3ec:	4413      	add	r3, r2
 800e3ee:	461a      	mov	r2, r3
 800e3f0:	683b      	ldr	r3, [r7, #0]
 800e3f2:	fb02 f303 	mul.w	r3, r2, r3
 800e3f6:	69ba      	ldr	r2, [r7, #24]
 800e3f8:	429a      	cmp	r2, r3
 800e3fa:	d80b      	bhi.n	800e414 <CircularQueue_Add+0xf4>
 800e3fc:	88fa      	ldrh	r2, [r7, #6]
 800e3fe:	7ffb      	ldrb	r3, [r7, #31]
 800e400:	4413      	add	r3, r2
 800e402:	461a      	mov	r2, r3
 800e404:	69bb      	ldr	r3, [r7, #24]
 800e406:	fbb3 f1f2 	udiv	r1, r3, r2
 800e40a:	fb01 f202 	mul.w	r2, r1, r2
 800e40e:	1a9b      	subs	r3, r3, r2
 800e410:	b2db      	uxtb	r3, r3
 800e412:	e000      	b.n	800e416 <CircularQueue_Add+0xf6>
 800e414:	2300      	movs	r3, #0
 800e416:	75fb      	strb	r3, [r7, #23]
   wrap_will_occur  = wrapped_element_eob_size > elemSizeStorageRoom;
 800e418:	7dfa      	ldrb	r2, [r7, #23]
 800e41a:	7ffb      	ldrb	r3, [r7, #31]
 800e41c:	429a      	cmp	r2, r3
 800e41e:	bf8c      	ite	hi
 800e420:	2301      	movhi	r3, #1
 800e422:	2300      	movls	r3, #0
 800e424:	b2db      	uxtb	r3, r3
 800e426:	77bb      	strb	r3, [r7, #30]

   overhead = (wrap_will_occur && (q->optionFlags & CIRCULAR_QUEUE_NO_WRAP_FLAG)) ? wrapped_element_eob_size : overhead;
 800e428:	7fbb      	ldrb	r3, [r7, #30]
 800e42a:	2b00      	cmp	r3, #0
 800e42c:	d008      	beq.n	800e440 <CircularQueue_Add+0x120>
 800e42e:	68fb      	ldr	r3, [r7, #12]
 800e430:	7f1b      	ldrb	r3, [r3, #28]
 800e432:	f003 0301 	and.w	r3, r3, #1
 800e436:	2b00      	cmp	r3, #0
 800e438:	d002      	beq.n	800e440 <CircularQueue_Add+0x120>
 800e43a:	7dfb      	ldrb	r3, [r7, #23]
 800e43c:	b29b      	uxth	r3, r3
 800e43e:	e000      	b.n	800e442 <CircularQueue_Add+0x122>
 800e440:	8bbb      	ldrh	r3, [r7, #28]
 800e442:	83bb      	strh	r3, [r7, #28]
   overhead = (wrap_will_occur && (q->optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG)) ? elemSizeStorageRoom  : overhead;
 800e444:	7fbb      	ldrb	r3, [r7, #30]
 800e446:	2b00      	cmp	r3, #0
 800e448:	d008      	beq.n	800e45c <CircularQueue_Add+0x13c>
 800e44a:	68fb      	ldr	r3, [r7, #12]
 800e44c:	7f1b      	ldrb	r3, [r3, #28]
 800e44e:	f003 0302 	and.w	r3, r3, #2
 800e452:	2b00      	cmp	r3, #0
 800e454:	d002      	beq.n	800e45c <CircularQueue_Add+0x13c>
 800e456:	7ffb      	ldrb	r3, [r7, #31]
 800e458:	b29b      	uxth	r3, r3
 800e45a:	e000      	b.n	800e45e <CircularQueue_Add+0x13e>
 800e45c:	8bbb      	ldrh	r3, [r7, #28]
 800e45e:	83bb      	strh	r3, [r7, #28]
   
   
  /* Store now the elements if ennough room for all elements */
  if (elementSize && ((q->byteCount + ((elementSize + elemSizeStorageRoom )*nbElements) + overhead) <= q->queueMaxSize)) 
 800e460:	88fb      	ldrh	r3, [r7, #6]
 800e462:	2b00      	cmp	r3, #0
 800e464:	f000 817e 	beq.w	800e764 <CircularQueue_Add+0x444>
 800e468:	68fb      	ldr	r3, [r7, #12]
 800e46a:	695a      	ldr	r2, [r3, #20]
 800e46c:	88f9      	ldrh	r1, [r7, #6]
 800e46e:	7ffb      	ldrb	r3, [r7, #31]
 800e470:	440b      	add	r3, r1
 800e472:	4619      	mov	r1, r3
 800e474:	683b      	ldr	r3, [r7, #0]
 800e476:	fb01 f303 	mul.w	r3, r1, r3
 800e47a:	441a      	add	r2, r3
 800e47c:	8bbb      	ldrh	r3, [r7, #28]
 800e47e:	441a      	add	r2, r3
 800e480:	68fb      	ldr	r3, [r7, #12]
 800e482:	685b      	ldr	r3, [r3, #4]
 800e484:	429a      	cmp	r2, r3
 800e486:	f200 816d 	bhi.w	800e764 <CircularQueue_Add+0x444>
  { 
    /* loop to add all elements  */
    for (i=0; i < nbElements; i++) 
 800e48a:	2300      	movs	r3, #0
 800e48c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800e48e:	e14a      	b.n	800e726 <CircularQueue_Add+0x406>
    {
      q->last = MOD ((q->last + curElementSize),q->queueMaxSize);
 800e490:	68fb      	ldr	r3, [r7, #12]
 800e492:	691a      	ldr	r2, [r3, #16]
 800e494:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800e496:	441a      	add	r2, r3
 800e498:	68fb      	ldr	r3, [r7, #12]
 800e49a:	685b      	ldr	r3, [r3, #4]
 800e49c:	429a      	cmp	r2, r3
 800e49e:	d307      	bcc.n	800e4b0 <CircularQueue_Add+0x190>
 800e4a0:	68fb      	ldr	r3, [r7, #12]
 800e4a2:	691a      	ldr	r2, [r3, #16]
 800e4a4:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800e4a6:	441a      	add	r2, r3
 800e4a8:	68fb      	ldr	r3, [r7, #12]
 800e4aa:	685b      	ldr	r3, [r3, #4]
 800e4ac:	1ad3      	subs	r3, r2, r3
 800e4ae:	e003      	b.n	800e4b8 <CircularQueue_Add+0x198>
 800e4b0:	68fb      	ldr	r3, [r7, #12]
 800e4b2:	691a      	ldr	r2, [r3, #16]
 800e4b4:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800e4b6:	4413      	add	r3, r2
 800e4b8:	68fa      	ldr	r2, [r7, #12]
 800e4ba:	6113      	str	r3, [r2, #16]
      curBuffPosition = q->last;
 800e4bc:	68fb      	ldr	r3, [r7, #12]
 800e4be:	691b      	ldr	r3, [r3, #16]
 800e4c0:	633b      	str	r3, [r7, #48]	; 0x30
      
      /* store the element  */
      /* store fisrt the element size if element size is varaible */
      if (q->elementSize == 0) 
 800e4c2:	68fb      	ldr	r3, [r7, #12]
 800e4c4:	891b      	ldrh	r3, [r3, #8]
 800e4c6:	2b00      	cmp	r3, #0
 800e4c8:	d130      	bne.n	800e52c <CircularQueue_Add+0x20c>
      {
        q->qBuff[curBuffPosition++]= elementSize & 0xFF;
 800e4ca:	68fb      	ldr	r3, [r7, #12]
 800e4cc:	681a      	ldr	r2, [r3, #0]
 800e4ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e4d0:	1c59      	adds	r1, r3, #1
 800e4d2:	6339      	str	r1, [r7, #48]	; 0x30
 800e4d4:	4413      	add	r3, r2
 800e4d6:	88fa      	ldrh	r2, [r7, #6]
 800e4d8:	b2d2      	uxtb	r2, r2
 800e4da:	701a      	strb	r2, [r3, #0]
        curBuffPosition = MOD(curBuffPosition, q->queueMaxSize);
 800e4dc:	68fb      	ldr	r3, [r7, #12]
 800e4de:	685b      	ldr	r3, [r3, #4]
 800e4e0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e4e2:	429a      	cmp	r2, r3
 800e4e4:	d304      	bcc.n	800e4f0 <CircularQueue_Add+0x1d0>
 800e4e6:	68fb      	ldr	r3, [r7, #12]
 800e4e8:	685b      	ldr	r3, [r3, #4]
 800e4ea:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e4ec:	1ad3      	subs	r3, r2, r3
 800e4ee:	e000      	b.n	800e4f2 <CircularQueue_Add+0x1d2>
 800e4f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e4f2:	633b      	str	r3, [r7, #48]	; 0x30
        q->qBuff[curBuffPosition++]= (elementSize & 0xFF00) >> 8 ;
 800e4f4:	88fb      	ldrh	r3, [r7, #6]
 800e4f6:	0a1b      	lsrs	r3, r3, #8
 800e4f8:	b298      	uxth	r0, r3
 800e4fa:	68fb      	ldr	r3, [r7, #12]
 800e4fc:	681a      	ldr	r2, [r3, #0]
 800e4fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e500:	1c59      	adds	r1, r3, #1
 800e502:	6339      	str	r1, [r7, #48]	; 0x30
 800e504:	4413      	add	r3, r2
 800e506:	b2c2      	uxtb	r2, r0
 800e508:	701a      	strb	r2, [r3, #0]
        curBuffPosition = MOD(curBuffPosition, q->queueMaxSize);
 800e50a:	68fb      	ldr	r3, [r7, #12]
 800e50c:	685b      	ldr	r3, [r3, #4]
 800e50e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e510:	429a      	cmp	r2, r3
 800e512:	d304      	bcc.n	800e51e <CircularQueue_Add+0x1fe>
 800e514:	68fb      	ldr	r3, [r7, #12]
 800e516:	685b      	ldr	r3, [r3, #4]
 800e518:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e51a:	1ad3      	subs	r3, r2, r3
 800e51c:	e000      	b.n	800e520 <CircularQueue_Add+0x200>
 800e51e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e520:	633b      	str	r3, [r7, #48]	; 0x30
        q->byteCount += 2;
 800e522:	68fb      	ldr	r3, [r7, #12]
 800e524:	695b      	ldr	r3, [r3, #20]
 800e526:	1c9a      	adds	r2, r3, #2
 800e528:	68fb      	ldr	r3, [r7, #12]
 800e52a:	615a      	str	r2, [r3, #20]
      }
      
      /* Identify number of bytes of copy takeing account possible wrap, in this case NbBytesToCopy will contains size that fit at end of the queue buffer */
      NbBytesToCopy = MIN((q->queueMaxSize-curBuffPosition),elementSize);
 800e52c:	88fa      	ldrh	r2, [r7, #6]
 800e52e:	68fb      	ldr	r3, [r7, #12]
 800e530:	6859      	ldr	r1, [r3, #4]
 800e532:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e534:	1acb      	subs	r3, r1, r3
 800e536:	4293      	cmp	r3, r2
 800e538:	bf28      	it	cs
 800e53a:	4613      	movcs	r3, r2
 800e53c:	62bb      	str	r3, [r7, #40]	; 0x28
      /* check if no wrap (NbBytesToCopy == elementSize) or if Wrap and no spsicf option; 
         In thi case part of data will copied at the end of the buffer and the rest a the beggining */
      if ((NbBytesToCopy == elementSize) || ((NbBytesToCopy < elementSize) && (q->optionFlags == CIRCULAR_QUEUE_NO_FLAG)))
 800e53e:	88fb      	ldrh	r3, [r7, #6]
 800e540:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e542:	429a      	cmp	r2, r3
 800e544:	d007      	beq.n	800e556 <CircularQueue_Add+0x236>
 800e546:	88fb      	ldrh	r3, [r7, #6]
 800e548:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e54a:	429a      	cmp	r2, r3
 800e54c:	d225      	bcs.n	800e59a <CircularQueue_Add+0x27a>
 800e54e:	68fb      	ldr	r3, [r7, #12]
 800e550:	7f1b      	ldrb	r3, [r3, #28]
 800e552:	2b00      	cmp	r3, #0
 800e554:	d121      	bne.n	800e59a <CircularQueue_Add+0x27a>
      {
        /* Copy First part (or emtire buffer ) from current position up to the end of the buffer queue (or before if enough room)  */
        memcpy(&q->qBuff[curBuffPosition],&x[i*elementSize],NbBytesToCopy);
 800e556:	68fb      	ldr	r3, [r7, #12]
 800e558:	681a      	ldr	r2, [r3, #0]
 800e55a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e55c:	18d0      	adds	r0, r2, r3
 800e55e:	88fb      	ldrh	r3, [r7, #6]
 800e560:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800e562:	fb02 f303 	mul.w	r3, r2, r3
 800e566:	68ba      	ldr	r2, [r7, #8]
 800e568:	4413      	add	r3, r2
 800e56a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e56c:	4619      	mov	r1, r3
 800e56e:	f002 f9b0 	bl	80108d2 <memcpy>
        /* Adjust bytes count */
        q->byteCount += NbBytesToCopy;
 800e572:	68fb      	ldr	r3, [r7, #12]
 800e574:	695a      	ldr	r2, [r3, #20]
 800e576:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e578:	441a      	add	r2, r3
 800e57a:	68fb      	ldr	r3, [r7, #12]
 800e57c:	615a      	str	r2, [r3, #20]
        /* Wrap */
        curBuffPosition = 0; 
 800e57e:	2300      	movs	r3, #0
 800e580:	633b      	str	r3, [r7, #48]	; 0x30
        /* set NbCopiedBytes bytes with  ampount copied */
        NbCopiedBytes = NbBytesToCopy;
 800e582:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e584:	627b      	str	r3, [r7, #36]	; 0x24
        /* set the rest to copy if wrao , if no wrap will be 0 */
        NbBytesToCopy = elementSize - NbBytesToCopy;
 800e586:	88fa      	ldrh	r2, [r7, #6]
 800e588:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e58a:	1ad3      	subs	r3, r2, r3
 800e58c:	62bb      	str	r3, [r7, #40]	; 0x28
        /* set the current element Size, will be used to calaculate next last position at beggining of loop */
        curElementSize = (elementSize) + elemSizeStorageRoom ;
 800e58e:	7ffb      	ldrb	r3, [r7, #31]
 800e590:	b29a      	uxth	r2, r3
 800e592:	88fb      	ldrh	r3, [r7, #6]
 800e594:	4413      	add	r3, r2
 800e596:	86fb      	strh	r3, [r7, #54]	; 0x36
 800e598:	e0a4      	b.n	800e6e4 <CircularQueue_Add+0x3c4>
      }
      else if (NbBytesToCopy)  /* We have a wrap  to manage */
 800e59a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e59c:	2b00      	cmp	r3, #0
 800e59e:	f000 80a1 	beq.w	800e6e4 <CircularQueue_Add+0x3c4>
      {
       /* case of CIRCULAR_QUEUE_NO_WRAP_FLAG option */
         if (q->optionFlags & CIRCULAR_QUEUE_NO_WRAP_FLAG)
 800e5a2:	68fb      	ldr	r3, [r7, #12]
 800e5a4:	7f1b      	ldrb	r3, [r3, #28]
 800e5a6:	f003 0301 	and.w	r3, r3, #1
 800e5aa:	2b00      	cmp	r3, #0
 800e5ac:	d03a      	beq.n	800e624 <CircularQueue_Add+0x304>
        {
          /* if element size are variable and NO_WRAP option, Invalidate end of buffer setting 0xFFFF size*/
          if (q->elementSize == 0)
 800e5ae:	68fb      	ldr	r3, [r7, #12]
 800e5b0:	891b      	ldrh	r3, [r3, #8]
 800e5b2:	2b00      	cmp	r3, #0
 800e5b4:	d10d      	bne.n	800e5d2 <CircularQueue_Add+0x2b2>
          {
             q->qBuff[curBuffPosition-2] = 0xFF;
 800e5b6:	68fb      	ldr	r3, [r7, #12]
 800e5b8:	681a      	ldr	r2, [r3, #0]
 800e5ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e5bc:	3b02      	subs	r3, #2
 800e5be:	4413      	add	r3, r2
 800e5c0:	22ff      	movs	r2, #255	; 0xff
 800e5c2:	701a      	strb	r2, [r3, #0]
             q->qBuff[curBuffPosition-1] = 0xFF;
 800e5c4:	68fb      	ldr	r3, [r7, #12]
 800e5c6:	681a      	ldr	r2, [r3, #0]
 800e5c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e5ca:	3b01      	subs	r3, #1
 800e5cc:	4413      	add	r3, r2
 800e5ce:	22ff      	movs	r2, #255	; 0xff
 800e5d0:	701a      	strb	r2, [r3, #0]
          }
          q->byteCount += NbBytesToCopy;  /* invalid data at the end of buffer are take into account in byteCount */
 800e5d2:	68fb      	ldr	r3, [r7, #12]
 800e5d4:	695a      	ldr	r2, [r3, #20]
 800e5d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e5d8:	441a      	add	r2, r3
 800e5da:	68fb      	ldr	r3, [r7, #12]
 800e5dc:	615a      	str	r2, [r3, #20]
          /* No bytes coped a the end of buffer */
          NbCopiedBytes = 0;
 800e5de:	2300      	movs	r3, #0
 800e5e0:	627b      	str	r3, [r7, #36]	; 0x24
          /* all element to be copied at the begnning of buffer */
          NbBytesToCopy = elementSize; 
 800e5e2:	88fb      	ldrh	r3, [r7, #6]
 800e5e4:	62bb      	str	r3, [r7, #40]	; 0x28
          /* Wrap */
          curBuffPosition = 0; 
 800e5e6:	2300      	movs	r3, #0
 800e5e8:	633b      	str	r3, [r7, #48]	; 0x30
          /* if variable size element, invalidate end of buffer setting OxFFFF in element header (size) */
          if (q->elementSize == 0)
 800e5ea:	68fb      	ldr	r3, [r7, #12]
 800e5ec:	891b      	ldrh	r3, [r3, #8]
 800e5ee:	2b00      	cmp	r3, #0
 800e5f0:	d16f      	bne.n	800e6d2 <CircularQueue_Add+0x3b2>
          {
            q->qBuff[curBuffPosition++] = NbBytesToCopy & 0xFF;
 800e5f2:	68fb      	ldr	r3, [r7, #12]
 800e5f4:	681a      	ldr	r2, [r3, #0]
 800e5f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e5f8:	1c59      	adds	r1, r3, #1
 800e5fa:	6339      	str	r1, [r7, #48]	; 0x30
 800e5fc:	4413      	add	r3, r2
 800e5fe:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e600:	b2d2      	uxtb	r2, r2
 800e602:	701a      	strb	r2, [r3, #0]
            q->qBuff[curBuffPosition++] = (NbBytesToCopy & 0xFF00) >> 8 ;
 800e604:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e606:	0a18      	lsrs	r0, r3, #8
 800e608:	68fb      	ldr	r3, [r7, #12]
 800e60a:	681a      	ldr	r2, [r3, #0]
 800e60c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e60e:	1c59      	adds	r1, r3, #1
 800e610:	6339      	str	r1, [r7, #48]	; 0x30
 800e612:	4413      	add	r3, r2
 800e614:	b2c2      	uxtb	r2, r0
 800e616:	701a      	strb	r2, [r3, #0]
            q->byteCount += 2;   
 800e618:	68fb      	ldr	r3, [r7, #12]
 800e61a:	695b      	ldr	r3, [r3, #20]
 800e61c:	1c9a      	adds	r2, r3, #2
 800e61e:	68fb      	ldr	r3, [r7, #12]
 800e620:	615a      	str	r2, [r3, #20]
 800e622:	e056      	b.n	800e6d2 <CircularQueue_Add+0x3b2>
          } 
           
        }
        /* case of CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG option */
        else if (q->optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG)
 800e624:	68fb      	ldr	r3, [r7, #12]
 800e626:	7f1b      	ldrb	r3, [r3, #28]
 800e628:	f003 0302 	and.w	r3, r3, #2
 800e62c:	2b00      	cmp	r3, #0
 800e62e:	d050      	beq.n	800e6d2 <CircularQueue_Add+0x3b2>
        {
          if (q->elementSize == 0)
 800e630:	68fb      	ldr	r3, [r7, #12]
 800e632:	891b      	ldrh	r3, [r3, #8]
 800e634:	2b00      	cmp	r3, #0
 800e636:	d14a      	bne.n	800e6ce <CircularQueue_Add+0x3ae>
          {
            /* reset the size of current element to the nb bytes fitting at the end of buffer */
             q->qBuff[curBuffPosition-2] = NbBytesToCopy & 0xFF;
 800e638:	68fb      	ldr	r3, [r7, #12]
 800e63a:	681a      	ldr	r2, [r3, #0]
 800e63c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e63e:	3b02      	subs	r3, #2
 800e640:	4413      	add	r3, r2
 800e642:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e644:	b2d2      	uxtb	r2, r2
 800e646:	701a      	strb	r2, [r3, #0]
             q->qBuff[curBuffPosition-1] = (NbBytesToCopy & 0xFF00) >> 8 ;
 800e648:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e64a:	0a19      	lsrs	r1, r3, #8
 800e64c:	68fb      	ldr	r3, [r7, #12]
 800e64e:	681a      	ldr	r2, [r3, #0]
 800e650:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e652:	3b01      	subs	r3, #1
 800e654:	4413      	add	r3, r2
 800e656:	b2ca      	uxtb	r2, r1
 800e658:	701a      	strb	r2, [r3, #0]
             /* copy the bytes */ 
             memcpy(&q->qBuff[curBuffPosition],&x[i*elementSize],NbBytesToCopy);
 800e65a:	68fb      	ldr	r3, [r7, #12]
 800e65c:	681a      	ldr	r2, [r3, #0]
 800e65e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e660:	18d0      	adds	r0, r2, r3
 800e662:	88fb      	ldrh	r3, [r7, #6]
 800e664:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800e666:	fb02 f303 	mul.w	r3, r2, r3
 800e66a:	68ba      	ldr	r2, [r7, #8]
 800e66c:	4413      	add	r3, r2
 800e66e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e670:	4619      	mov	r1, r3
 800e672:	f002 f92e 	bl	80108d2 <memcpy>
             q->byteCount += NbBytesToCopy; 
 800e676:	68fb      	ldr	r3, [r7, #12]
 800e678:	695a      	ldr	r2, [r3, #20]
 800e67a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e67c:	441a      	add	r2, r3
 800e67e:	68fb      	ldr	r3, [r7, #12]
 800e680:	615a      	str	r2, [r3, #20]
             /* set the number of copied bytes */
             NbCopiedBytes = NbBytesToCopy;             
 800e682:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e684:	627b      	str	r3, [r7, #36]	; 0x24
             /* set rest of data to be copied to begnning of buffer */
             NbBytesToCopy = elementSize - NbBytesToCopy;
 800e686:	88fa      	ldrh	r2, [r7, #6]
 800e688:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e68a:	1ad3      	subs	r3, r2, r3
 800e68c:	62bb      	str	r3, [r7, #40]	; 0x28
             /* one element more dur to split in 2 elements */
             q->elementCount++;
 800e68e:	68fb      	ldr	r3, [r7, #12]
 800e690:	699b      	ldr	r3, [r3, #24]
 800e692:	1c5a      	adds	r2, r3, #1
 800e694:	68fb      	ldr	r3, [r7, #12]
 800e696:	619a      	str	r2, [r3, #24]
             /* Wrap */
             curBuffPosition = 0; 
 800e698:	2300      	movs	r3, #0
 800e69a:	633b      	str	r3, [r7, #48]	; 0x30
             /* Set new size for rest of data */
             q->qBuff[curBuffPosition++] = NbBytesToCopy & 0xFF;
 800e69c:	68fb      	ldr	r3, [r7, #12]
 800e69e:	681a      	ldr	r2, [r3, #0]
 800e6a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e6a2:	1c59      	adds	r1, r3, #1
 800e6a4:	6339      	str	r1, [r7, #48]	; 0x30
 800e6a6:	4413      	add	r3, r2
 800e6a8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e6aa:	b2d2      	uxtb	r2, r2
 800e6ac:	701a      	strb	r2, [r3, #0]
             q->qBuff[curBuffPosition++] = (NbBytesToCopy & 0xFF00) >> 8 ;
 800e6ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e6b0:	0a18      	lsrs	r0, r3, #8
 800e6b2:	68fb      	ldr	r3, [r7, #12]
 800e6b4:	681a      	ldr	r2, [r3, #0]
 800e6b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e6b8:	1c59      	adds	r1, r3, #1
 800e6ba:	6339      	str	r1, [r7, #48]	; 0x30
 800e6bc:	4413      	add	r3, r2
 800e6be:	b2c2      	uxtb	r2, r0
 800e6c0:	701a      	strb	r2, [r3, #0]
             q->byteCount += 2;              
 800e6c2:	68fb      	ldr	r3, [r7, #12]
 800e6c4:	695b      	ldr	r3, [r3, #20]
 800e6c6:	1c9a      	adds	r2, r3, #2
 800e6c8:	68fb      	ldr	r3, [r7, #12]
 800e6ca:	615a      	str	r2, [r3, #20]
 800e6cc:	e001      	b.n	800e6d2 <CircularQueue_Add+0x3b2>
          else
          {
            /* Should not occur */
            /* can not manage split Flag on Fixed size element */
            /* Buffer is corrupted */
            return NULL;
 800e6ce:	2300      	movs	r3, #0
 800e6d0:	e049      	b.n	800e766 <CircularQueue_Add+0x446>
          }
        }
        curElementSize = (NbBytesToCopy) + elemSizeStorageRoom ;
 800e6d2:	7ffb      	ldrb	r3, [r7, #31]
 800e6d4:	b29a      	uxth	r2, r3
 800e6d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e6d8:	b29b      	uxth	r3, r3
 800e6da:	4413      	add	r3, r2
 800e6dc:	86fb      	strh	r3, [r7, #54]	; 0x36
        q->last = 0;        
 800e6de:	68fb      	ldr	r3, [r7, #12]
 800e6e0:	2200      	movs	r2, #0
 800e6e2:	611a      	str	r2, [r3, #16]
      }  
      
      /* some remaning byte to copy */
      if (NbBytesToCopy)      
 800e6e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e6e6:	2b00      	cmp	r3, #0
 800e6e8:	d015      	beq.n	800e716 <CircularQueue_Add+0x3f6>
      {
        memcpy(&q->qBuff[curBuffPosition],&x[(i*elementSize)+NbCopiedBytes],NbBytesToCopy);
 800e6ea:	68fb      	ldr	r3, [r7, #12]
 800e6ec:	681a      	ldr	r2, [r3, #0]
 800e6ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e6f0:	18d0      	adds	r0, r2, r3
 800e6f2:	88fb      	ldrh	r3, [r7, #6]
 800e6f4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800e6f6:	fb03 f202 	mul.w	r2, r3, r2
 800e6fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e6fc:	4413      	add	r3, r2
 800e6fe:	68ba      	ldr	r2, [r7, #8]
 800e700:	4413      	add	r3, r2
 800e702:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e704:	4619      	mov	r1, r3
 800e706:	f002 f8e4 	bl	80108d2 <memcpy>
        q->byteCount += NbBytesToCopy;
 800e70a:	68fb      	ldr	r3, [r7, #12]
 800e70c:	695a      	ldr	r2, [r3, #20]
 800e70e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e710:	441a      	add	r2, r3
 800e712:	68fb      	ldr	r3, [r7, #12]
 800e714:	615a      	str	r2, [r3, #20]
      }      
      
      /* One more element */
      q->elementCount++;
 800e716:	68fb      	ldr	r3, [r7, #12]
 800e718:	699b      	ldr	r3, [r3, #24]
 800e71a:	1c5a      	adds	r2, r3, #1
 800e71c:	68fb      	ldr	r3, [r7, #12]
 800e71e:	619a      	str	r2, [r3, #24]
    for (i=0; i < nbElements; i++) 
 800e720:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e722:	3301      	adds	r3, #1
 800e724:	62fb      	str	r3, [r7, #44]	; 0x2c
 800e726:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800e728:	683b      	ldr	r3, [r7, #0]
 800e72a:	429a      	cmp	r2, r3
 800e72c:	f4ff aeb0 	bcc.w	800e490 <CircularQueue_Add+0x170>
    }
    
    ptr = q->qBuff + (MOD((q->last+elemSizeStorageRoom ),q->queueMaxSize));
 800e730:	68fb      	ldr	r3, [r7, #12]
 800e732:	681a      	ldr	r2, [r3, #0]
 800e734:	68fb      	ldr	r3, [r7, #12]
 800e736:	6919      	ldr	r1, [r3, #16]
 800e738:	7ffb      	ldrb	r3, [r7, #31]
 800e73a:	4419      	add	r1, r3
 800e73c:	68fb      	ldr	r3, [r7, #12]
 800e73e:	685b      	ldr	r3, [r3, #4]
 800e740:	4299      	cmp	r1, r3
 800e742:	d307      	bcc.n	800e754 <CircularQueue_Add+0x434>
 800e744:	68fb      	ldr	r3, [r7, #12]
 800e746:	6919      	ldr	r1, [r3, #16]
 800e748:	7ffb      	ldrb	r3, [r7, #31]
 800e74a:	4419      	add	r1, r3
 800e74c:	68fb      	ldr	r3, [r7, #12]
 800e74e:	685b      	ldr	r3, [r3, #4]
 800e750:	1acb      	subs	r3, r1, r3
 800e752:	e003      	b.n	800e75c <CircularQueue_Add+0x43c>
 800e754:	68fb      	ldr	r3, [r7, #12]
 800e756:	6919      	ldr	r1, [r3, #16]
 800e758:	7ffb      	ldrb	r3, [r7, #31]
 800e75a:	440b      	add	r3, r1
 800e75c:	4413      	add	r3, r2
 800e75e:	623b      	str	r3, [r7, #32]
  /* for Breakpoint only...to remove */
  else
  {
    return NULL;
  }
  return ptr;
 800e760:	6a3b      	ldr	r3, [r7, #32]
 800e762:	e000      	b.n	800e766 <CircularQueue_Add+0x446>
    return NULL;
 800e764:	2300      	movs	r3, #0
}
 800e766:	4618      	mov	r0, r3
 800e768:	3738      	adds	r7, #56	; 0x38
 800e76a:	46bd      	mov	sp, r7
 800e76c:	bd80      	pop	{r7, pc}

0800e76e <CircularQueue_Remove>:
  * @param  q: pointer on queue structure  to be handled
  * @param  elementSize: Pointer to return Size of element to be removed (ignored if NULL)
  * @retval Pointer on removed element. NULL if queue was empty
  */
uint8_t* CircularQueue_Remove(queue_t *q, uint16_t* elementSize)
{
 800e76e:	b480      	push	{r7}
 800e770:	b085      	sub	sp, #20
 800e772:	af00      	add	r7, sp, #0
 800e774:	6078      	str	r0, [r7, #4]
 800e776:	6039      	str	r1, [r7, #0]
  uint8_t  elemSizeStorageRoom = 0;
 800e778:	2300      	movs	r3, #0
 800e77a:	727b      	strb	r3, [r7, #9]
  uint8_t* ptr= NULL;
 800e77c:	2300      	movs	r3, #0
 800e77e:	60fb      	str	r3, [r7, #12]
  elemSizeStorageRoom = (q->elementSize == 0) ? 2 : 0;
 800e780:	687b      	ldr	r3, [r7, #4]
 800e782:	891b      	ldrh	r3, [r3, #8]
 800e784:	2b00      	cmp	r3, #0
 800e786:	d101      	bne.n	800e78c <CircularQueue_Remove+0x1e>
 800e788:	2302      	movs	r3, #2
 800e78a:	e000      	b.n	800e78e <CircularQueue_Remove+0x20>
 800e78c:	2300      	movs	r3, #0
 800e78e:	727b      	strb	r3, [r7, #9]
  uint16_t eltSize = 0;
 800e790:	2300      	movs	r3, #0
 800e792:	817b      	strh	r3, [r7, #10]
  if (q->byteCount > 0) 
 800e794:	687b      	ldr	r3, [r7, #4]
 800e796:	695b      	ldr	r3, [r3, #20]
 800e798:	2b00      	cmp	r3, #0
 800e79a:	f000 80cc 	beq.w	800e936 <CircularQueue_Remove+0x1c8>
  {
    /* retreive element Size */
    eltSize = (q->elementSize == 0) ? q->qBuff[q->first] + ((q->qBuff[MOD((q->first+1), q->queueMaxSize)])<<8) : q->elementSize;
 800e79e:	687b      	ldr	r3, [r7, #4]
 800e7a0:	891b      	ldrh	r3, [r3, #8]
 800e7a2:	2b00      	cmp	r3, #0
 800e7a4:	d121      	bne.n	800e7ea <CircularQueue_Remove+0x7c>
 800e7a6:	687b      	ldr	r3, [r7, #4]
 800e7a8:	681a      	ldr	r2, [r3, #0]
 800e7aa:	687b      	ldr	r3, [r7, #4]
 800e7ac:	68db      	ldr	r3, [r3, #12]
 800e7ae:	4413      	add	r3, r2
 800e7b0:	781b      	ldrb	r3, [r3, #0]
 800e7b2:	b29a      	uxth	r2, r3
 800e7b4:	687b      	ldr	r3, [r7, #4]
 800e7b6:	6819      	ldr	r1, [r3, #0]
 800e7b8:	687b      	ldr	r3, [r7, #4]
 800e7ba:	68db      	ldr	r3, [r3, #12]
 800e7bc:	1c58      	adds	r0, r3, #1
 800e7be:	687b      	ldr	r3, [r7, #4]
 800e7c0:	685b      	ldr	r3, [r3, #4]
 800e7c2:	4298      	cmp	r0, r3
 800e7c4:	d306      	bcc.n	800e7d4 <CircularQueue_Remove+0x66>
 800e7c6:	687b      	ldr	r3, [r7, #4]
 800e7c8:	68d8      	ldr	r0, [r3, #12]
 800e7ca:	687b      	ldr	r3, [r7, #4]
 800e7cc:	685b      	ldr	r3, [r3, #4]
 800e7ce:	1ac3      	subs	r3, r0, r3
 800e7d0:	3301      	adds	r3, #1
 800e7d2:	e002      	b.n	800e7da <CircularQueue_Remove+0x6c>
 800e7d4:	687b      	ldr	r3, [r7, #4]
 800e7d6:	68db      	ldr	r3, [r3, #12]
 800e7d8:	3301      	adds	r3, #1
 800e7da:	440b      	add	r3, r1
 800e7dc:	781b      	ldrb	r3, [r3, #0]
 800e7de:	b29b      	uxth	r3, r3
 800e7e0:	021b      	lsls	r3, r3, #8
 800e7e2:	b29b      	uxth	r3, r3
 800e7e4:	4413      	add	r3, r2
 800e7e6:	b29b      	uxth	r3, r3
 800e7e8:	e001      	b.n	800e7ee <CircularQueue_Remove+0x80>
 800e7ea:	687b      	ldr	r3, [r7, #4]
 800e7ec:	891b      	ldrh	r3, [r3, #8]
 800e7ee:	817b      	strh	r3, [r7, #10]

     if ((q->optionFlags & CIRCULAR_QUEUE_NO_WRAP_FLAG) && !(q->optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG))
 800e7f0:	687b      	ldr	r3, [r7, #4]
 800e7f2:	7f1b      	ldrb	r3, [r3, #28]
 800e7f4:	f003 0301 	and.w	r3, r3, #1
 800e7f8:	2b00      	cmp	r3, #0
 800e7fa:	d057      	beq.n	800e8ac <CircularQueue_Remove+0x13e>
 800e7fc:	687b      	ldr	r3, [r7, #4]
 800e7fe:	7f1b      	ldrb	r3, [r3, #28]
 800e800:	f003 0302 	and.w	r3, r3, #2
 800e804:	2b00      	cmp	r3, #0
 800e806:	d151      	bne.n	800e8ac <CircularQueue_Remove+0x13e>
     {
       if (((eltSize == 0xFFFF) && q->elementSize == 0 ) ||
 800e808:	897b      	ldrh	r3, [r7, #10]
 800e80a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800e80e:	4293      	cmp	r3, r2
 800e810:	d103      	bne.n	800e81a <CircularQueue_Remove+0xac>
 800e812:	687b      	ldr	r3, [r7, #4]
 800e814:	891b      	ldrh	r3, [r3, #8]
 800e816:	2b00      	cmp	r3, #0
 800e818:	d012      	beq.n	800e840 <CircularQueue_Remove+0xd2>
           ((q->first > q->last) && q->elementSize && ((q->queueMaxSize - q->first) < q->elementSize))) 
 800e81a:	687b      	ldr	r3, [r7, #4]
 800e81c:	68da      	ldr	r2, [r3, #12]
 800e81e:	687b      	ldr	r3, [r7, #4]
 800e820:	691b      	ldr	r3, [r3, #16]
       if (((eltSize == 0xFFFF) && q->elementSize == 0 ) ||
 800e822:	429a      	cmp	r2, r3
 800e824:	d942      	bls.n	800e8ac <CircularQueue_Remove+0x13e>
           ((q->first > q->last) && q->elementSize && ((q->queueMaxSize - q->first) < q->elementSize))) 
 800e826:	687b      	ldr	r3, [r7, #4]
 800e828:	891b      	ldrh	r3, [r3, #8]
 800e82a:	2b00      	cmp	r3, #0
 800e82c:	d03e      	beq.n	800e8ac <CircularQueue_Remove+0x13e>
 800e82e:	687b      	ldr	r3, [r7, #4]
 800e830:	685a      	ldr	r2, [r3, #4]
 800e832:	687b      	ldr	r3, [r7, #4]
 800e834:	68db      	ldr	r3, [r3, #12]
 800e836:	1ad3      	subs	r3, r2, r3
 800e838:	687a      	ldr	r2, [r7, #4]
 800e83a:	8912      	ldrh	r2, [r2, #8]
 800e83c:	4293      	cmp	r3, r2
 800e83e:	d235      	bcs.n	800e8ac <CircularQueue_Remove+0x13e>
       {
          /* all data from current position up to the end of buffer are invalid */
          q->byteCount -= (q->queueMaxSize - q->first);
 800e840:	687b      	ldr	r3, [r7, #4]
 800e842:	695a      	ldr	r2, [r3, #20]
 800e844:	687b      	ldr	r3, [r7, #4]
 800e846:	68d9      	ldr	r1, [r3, #12]
 800e848:	687b      	ldr	r3, [r7, #4]
 800e84a:	685b      	ldr	r3, [r3, #4]
 800e84c:	1acb      	subs	r3, r1, r3
 800e84e:	441a      	add	r2, r3
 800e850:	687b      	ldr	r3, [r7, #4]
 800e852:	615a      	str	r2, [r3, #20]
          /* Adjust first element pos */
          q->first = 0;
 800e854:	687b      	ldr	r3, [r7, #4]
 800e856:	2200      	movs	r2, #0
 800e858:	60da      	str	r2, [r3, #12]
          /* retrieve the rigth size after the wrap [if varaible size element] */
          eltSize = (q->elementSize == 0) ? q->qBuff[q->first] + ((q->qBuff[MOD((q->first+1), q->queueMaxSize)])<<8) : q->elementSize;
 800e85a:	687b      	ldr	r3, [r7, #4]
 800e85c:	891b      	ldrh	r3, [r3, #8]
 800e85e:	2b00      	cmp	r3, #0
 800e860:	d121      	bne.n	800e8a6 <CircularQueue_Remove+0x138>
 800e862:	687b      	ldr	r3, [r7, #4]
 800e864:	681a      	ldr	r2, [r3, #0]
 800e866:	687b      	ldr	r3, [r7, #4]
 800e868:	68db      	ldr	r3, [r3, #12]
 800e86a:	4413      	add	r3, r2
 800e86c:	781b      	ldrb	r3, [r3, #0]
 800e86e:	b29a      	uxth	r2, r3
 800e870:	687b      	ldr	r3, [r7, #4]
 800e872:	6819      	ldr	r1, [r3, #0]
 800e874:	687b      	ldr	r3, [r7, #4]
 800e876:	68db      	ldr	r3, [r3, #12]
 800e878:	1c58      	adds	r0, r3, #1
 800e87a:	687b      	ldr	r3, [r7, #4]
 800e87c:	685b      	ldr	r3, [r3, #4]
 800e87e:	4298      	cmp	r0, r3
 800e880:	d306      	bcc.n	800e890 <CircularQueue_Remove+0x122>
 800e882:	687b      	ldr	r3, [r7, #4]
 800e884:	68d8      	ldr	r0, [r3, #12]
 800e886:	687b      	ldr	r3, [r7, #4]
 800e888:	685b      	ldr	r3, [r3, #4]
 800e88a:	1ac3      	subs	r3, r0, r3
 800e88c:	3301      	adds	r3, #1
 800e88e:	e002      	b.n	800e896 <CircularQueue_Remove+0x128>
 800e890:	687b      	ldr	r3, [r7, #4]
 800e892:	68db      	ldr	r3, [r3, #12]
 800e894:	3301      	adds	r3, #1
 800e896:	440b      	add	r3, r1
 800e898:	781b      	ldrb	r3, [r3, #0]
 800e89a:	b29b      	uxth	r3, r3
 800e89c:	021b      	lsls	r3, r3, #8
 800e89e:	b29b      	uxth	r3, r3
 800e8a0:	4413      	add	r3, r2
 800e8a2:	b29b      	uxth	r3, r3
 800e8a4:	e001      	b.n	800e8aa <CircularQueue_Remove+0x13c>
 800e8a6:	687b      	ldr	r3, [r7, #4]
 800e8a8:	891b      	ldrh	r3, [r3, #8]
 800e8aa:	817b      	strh	r3, [r7, #10]
       }
     }

    /* retreive element */
    ptr = q->qBuff + (MOD((q->first + elemSizeStorageRoom), q->queueMaxSize));
 800e8ac:	687b      	ldr	r3, [r7, #4]
 800e8ae:	681a      	ldr	r2, [r3, #0]
 800e8b0:	687b      	ldr	r3, [r7, #4]
 800e8b2:	68d9      	ldr	r1, [r3, #12]
 800e8b4:	7a7b      	ldrb	r3, [r7, #9]
 800e8b6:	4419      	add	r1, r3
 800e8b8:	687b      	ldr	r3, [r7, #4]
 800e8ba:	685b      	ldr	r3, [r3, #4]
 800e8bc:	4299      	cmp	r1, r3
 800e8be:	d307      	bcc.n	800e8d0 <CircularQueue_Remove+0x162>
 800e8c0:	687b      	ldr	r3, [r7, #4]
 800e8c2:	68d9      	ldr	r1, [r3, #12]
 800e8c4:	7a7b      	ldrb	r3, [r7, #9]
 800e8c6:	4419      	add	r1, r3
 800e8c8:	687b      	ldr	r3, [r7, #4]
 800e8ca:	685b      	ldr	r3, [r3, #4]
 800e8cc:	1acb      	subs	r3, r1, r3
 800e8ce:	e003      	b.n	800e8d8 <CircularQueue_Remove+0x16a>
 800e8d0:	687b      	ldr	r3, [r7, #4]
 800e8d2:	68d9      	ldr	r1, [r3, #12]
 800e8d4:	7a7b      	ldrb	r3, [r7, #9]
 800e8d6:	440b      	add	r3, r1
 800e8d8:	4413      	add	r3, r2
 800e8da:	60fb      	str	r3, [r7, #12]

    /* adjust byte count */
    q->byteCount -= (eltSize + elemSizeStorageRoom) ;
 800e8dc:	687b      	ldr	r3, [r7, #4]
 800e8de:	695b      	ldr	r3, [r3, #20]
 800e8e0:	8979      	ldrh	r1, [r7, #10]
 800e8e2:	7a7a      	ldrb	r2, [r7, #9]
 800e8e4:	440a      	add	r2, r1
 800e8e6:	1a9a      	subs	r2, r3, r2
 800e8e8:	687b      	ldr	r3, [r7, #4]
 800e8ea:	615a      	str	r2, [r3, #20]
    
    /* Adjust q->first */
    if (q->byteCount > 0)
 800e8ec:	687b      	ldr	r3, [r7, #4]
 800e8ee:	695b      	ldr	r3, [r3, #20]
 800e8f0:	2b00      	cmp	r3, #0
 800e8f2:	d01b      	beq.n	800e92c <CircularQueue_Remove+0x1be>
    {
      q->first = MOD((q->first+ eltSize + elemSizeStorageRoom ), q->queueMaxSize);
 800e8f4:	687b      	ldr	r3, [r7, #4]
 800e8f6:	68da      	ldr	r2, [r3, #12]
 800e8f8:	897b      	ldrh	r3, [r7, #10]
 800e8fa:	441a      	add	r2, r3
 800e8fc:	7a7b      	ldrb	r3, [r7, #9]
 800e8fe:	441a      	add	r2, r3
 800e900:	687b      	ldr	r3, [r7, #4]
 800e902:	685b      	ldr	r3, [r3, #4]
 800e904:	429a      	cmp	r2, r3
 800e906:	d309      	bcc.n	800e91c <CircularQueue_Remove+0x1ae>
 800e908:	687b      	ldr	r3, [r7, #4]
 800e90a:	68da      	ldr	r2, [r3, #12]
 800e90c:	897b      	ldrh	r3, [r7, #10]
 800e90e:	441a      	add	r2, r3
 800e910:	7a7b      	ldrb	r3, [r7, #9]
 800e912:	441a      	add	r2, r3
 800e914:	687b      	ldr	r3, [r7, #4]
 800e916:	685b      	ldr	r3, [r3, #4]
 800e918:	1ad3      	subs	r3, r2, r3
 800e91a:	e005      	b.n	800e928 <CircularQueue_Remove+0x1ba>
 800e91c:	687b      	ldr	r3, [r7, #4]
 800e91e:	68da      	ldr	r2, [r3, #12]
 800e920:	897b      	ldrh	r3, [r7, #10]
 800e922:	441a      	add	r2, r3
 800e924:	7a7b      	ldrb	r3, [r7, #9]
 800e926:	4413      	add	r3, r2
 800e928:	687a      	ldr	r2, [r7, #4]
 800e92a:	60d3      	str	r3, [r2, #12]
    }    
    /* adjust element count */    
    --q->elementCount;    
 800e92c:	687b      	ldr	r3, [r7, #4]
 800e92e:	699b      	ldr	r3, [r3, #24]
 800e930:	1e5a      	subs	r2, r3, #1
 800e932:	687b      	ldr	r3, [r7, #4]
 800e934:	619a      	str	r2, [r3, #24]
  }
  if (elementSize != NULL)
 800e936:	683b      	ldr	r3, [r7, #0]
 800e938:	2b00      	cmp	r3, #0
 800e93a:	d002      	beq.n	800e942 <CircularQueue_Remove+0x1d4>
  {
    *elementSize = eltSize;
 800e93c:	683b      	ldr	r3, [r7, #0]
 800e93e:	897a      	ldrh	r2, [r7, #10]
 800e940:	801a      	strh	r2, [r3, #0]
  }
  return ptr;
 800e942:	68fb      	ldr	r3, [r7, #12]
}
 800e944:	4618      	mov	r0, r3
 800e946:	3714      	adds	r7, #20
 800e948:	46bd      	mov	sp, r7
 800e94a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e94e:	4770      	bx	lr

0800e950 <CircularQueue_Sense>:
  * @param  q: pointer on queue structure  to be handled
  * @param  elementSize:  Pointer to return Size of element to be removed (ignored if NULL)
  * @retval Pointer on sensed element. NULL if queue was empty
  */
uint8_t* CircularQueue_Sense(queue_t *q, uint16_t* elementSize)
{
 800e950:	b480      	push	{r7}
 800e952:	b087      	sub	sp, #28
 800e954:	af00      	add	r7, sp, #0
 800e956:	6078      	str	r0, [r7, #4]
 800e958:	6039      	str	r1, [r7, #0]
  uint8_t  elemSizeStorageRoom = 0;
 800e95a:	2300      	movs	r3, #0
 800e95c:	72fb      	strb	r3, [r7, #11]
  uint8_t* x= NULL;
 800e95e:	2300      	movs	r3, #0
 800e960:	617b      	str	r3, [r7, #20]
  elemSizeStorageRoom = (q->elementSize == 0) ? 2 : 0;
 800e962:	687b      	ldr	r3, [r7, #4]
 800e964:	891b      	ldrh	r3, [r3, #8]
 800e966:	2b00      	cmp	r3, #0
 800e968:	d101      	bne.n	800e96e <CircularQueue_Sense+0x1e>
 800e96a:	2302      	movs	r3, #2
 800e96c:	e000      	b.n	800e970 <CircularQueue_Sense+0x20>
 800e96e:	2300      	movs	r3, #0
 800e970:	72fb      	strb	r3, [r7, #11]
  uint16_t eltSize = 0;
 800e972:	2300      	movs	r3, #0
 800e974:	827b      	strh	r3, [r7, #18]
  uint32_t FirstElemetPos = 0;
 800e976:	2300      	movs	r3, #0
 800e978:	60fb      	str	r3, [r7, #12]
    
  if (q->byteCount > 0) 
 800e97a:	687b      	ldr	r3, [r7, #4]
 800e97c:	695b      	ldr	r3, [r3, #20]
 800e97e:	2b00      	cmp	r3, #0
 800e980:	f000 8090 	beq.w	800eaa4 <CircularQueue_Sense+0x154>
  {
    FirstElemetPos = q->first;
 800e984:	687b      	ldr	r3, [r7, #4]
 800e986:	68db      	ldr	r3, [r3, #12]
 800e988:	60fb      	str	r3, [r7, #12]
    eltSize = (q->elementSize == 0) ? q->qBuff[q->first] + ((q->qBuff[MOD((q->first+1), q->queueMaxSize)])<<8) : q->elementSize;
 800e98a:	687b      	ldr	r3, [r7, #4]
 800e98c:	891b      	ldrh	r3, [r3, #8]
 800e98e:	2b00      	cmp	r3, #0
 800e990:	d121      	bne.n	800e9d6 <CircularQueue_Sense+0x86>
 800e992:	687b      	ldr	r3, [r7, #4]
 800e994:	681a      	ldr	r2, [r3, #0]
 800e996:	687b      	ldr	r3, [r7, #4]
 800e998:	68db      	ldr	r3, [r3, #12]
 800e99a:	4413      	add	r3, r2
 800e99c:	781b      	ldrb	r3, [r3, #0]
 800e99e:	b29a      	uxth	r2, r3
 800e9a0:	687b      	ldr	r3, [r7, #4]
 800e9a2:	6819      	ldr	r1, [r3, #0]
 800e9a4:	687b      	ldr	r3, [r7, #4]
 800e9a6:	68db      	ldr	r3, [r3, #12]
 800e9a8:	1c58      	adds	r0, r3, #1
 800e9aa:	687b      	ldr	r3, [r7, #4]
 800e9ac:	685b      	ldr	r3, [r3, #4]
 800e9ae:	4298      	cmp	r0, r3
 800e9b0:	d306      	bcc.n	800e9c0 <CircularQueue_Sense+0x70>
 800e9b2:	687b      	ldr	r3, [r7, #4]
 800e9b4:	68d8      	ldr	r0, [r3, #12]
 800e9b6:	687b      	ldr	r3, [r7, #4]
 800e9b8:	685b      	ldr	r3, [r3, #4]
 800e9ba:	1ac3      	subs	r3, r0, r3
 800e9bc:	3301      	adds	r3, #1
 800e9be:	e002      	b.n	800e9c6 <CircularQueue_Sense+0x76>
 800e9c0:	687b      	ldr	r3, [r7, #4]
 800e9c2:	68db      	ldr	r3, [r3, #12]
 800e9c4:	3301      	adds	r3, #1
 800e9c6:	440b      	add	r3, r1
 800e9c8:	781b      	ldrb	r3, [r3, #0]
 800e9ca:	b29b      	uxth	r3, r3
 800e9cc:	021b      	lsls	r3, r3, #8
 800e9ce:	b29b      	uxth	r3, r3
 800e9d0:	4413      	add	r3, r2
 800e9d2:	b29b      	uxth	r3, r3
 800e9d4:	e001      	b.n	800e9da <CircularQueue_Sense+0x8a>
 800e9d6:	687b      	ldr	r3, [r7, #4]
 800e9d8:	891b      	ldrh	r3, [r3, #8]
 800e9da:	827b      	strh	r3, [r7, #18]
    
    if ((q->optionFlags & CIRCULAR_QUEUE_NO_WRAP_FLAG) && !(q->optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG))
 800e9dc:	687b      	ldr	r3, [r7, #4]
 800e9de:	7f1b      	ldrb	r3, [r3, #28]
 800e9e0:	f003 0301 	and.w	r3, r3, #1
 800e9e4:	2b00      	cmp	r3, #0
 800e9e6:	d048      	beq.n	800ea7a <CircularQueue_Sense+0x12a>
 800e9e8:	687b      	ldr	r3, [r7, #4]
 800e9ea:	7f1b      	ldrb	r3, [r3, #28]
 800e9ec:	f003 0302 	and.w	r3, r3, #2
 800e9f0:	2b00      	cmp	r3, #0
 800e9f2:	d142      	bne.n	800ea7a <CircularQueue_Sense+0x12a>
    { 
      if (((eltSize == 0xFFFF) && q->elementSize == 0 ) ||
 800e9f4:	8a7b      	ldrh	r3, [r7, #18]
 800e9f6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800e9fa:	4293      	cmp	r3, r2
 800e9fc:	d103      	bne.n	800ea06 <CircularQueue_Sense+0xb6>
 800e9fe:	687b      	ldr	r3, [r7, #4]
 800ea00:	891b      	ldrh	r3, [r3, #8]
 800ea02:	2b00      	cmp	r3, #0
 800ea04:	d012      	beq.n	800ea2c <CircularQueue_Sense+0xdc>
          ((q->first > q->last) && q->elementSize && ((q->queueMaxSize - q->first) < q->elementSize))) 
 800ea06:	687b      	ldr	r3, [r7, #4]
 800ea08:	68da      	ldr	r2, [r3, #12]
 800ea0a:	687b      	ldr	r3, [r7, #4]
 800ea0c:	691b      	ldr	r3, [r3, #16]
      if (((eltSize == 0xFFFF) && q->elementSize == 0 ) ||
 800ea0e:	429a      	cmp	r2, r3
 800ea10:	d933      	bls.n	800ea7a <CircularQueue_Sense+0x12a>
          ((q->first > q->last) && q->elementSize && ((q->queueMaxSize - q->first) < q->elementSize))) 
 800ea12:	687b      	ldr	r3, [r7, #4]
 800ea14:	891b      	ldrh	r3, [r3, #8]
 800ea16:	2b00      	cmp	r3, #0
 800ea18:	d02f      	beq.n	800ea7a <CircularQueue_Sense+0x12a>
 800ea1a:	687b      	ldr	r3, [r7, #4]
 800ea1c:	685a      	ldr	r2, [r3, #4]
 800ea1e:	687b      	ldr	r3, [r7, #4]
 800ea20:	68db      	ldr	r3, [r3, #12]
 800ea22:	1ad3      	subs	r3, r2, r3
 800ea24:	687a      	ldr	r2, [r7, #4]
 800ea26:	8912      	ldrh	r2, [r2, #8]
 800ea28:	4293      	cmp	r3, r2
 800ea2a:	d226      	bcs.n	800ea7a <CircularQueue_Sense+0x12a>

      {
        /* all data from current position up to the end of buffer are invalid */
        FirstElemetPos = 0; /* wrap to the begiining of buffer */
 800ea2c:	2300      	movs	r3, #0
 800ea2e:	60fb      	str	r3, [r7, #12]

        /* retrieve the rigth size after the wrap [if varaible size element] */
        eltSize = (q->elementSize == 0) ? q->qBuff[FirstElemetPos]+ ((q->qBuff[MOD((FirstElemetPos+1), q->queueMaxSize)])<<8) : q->elementSize;
 800ea30:	687b      	ldr	r3, [r7, #4]
 800ea32:	891b      	ldrh	r3, [r3, #8]
 800ea34:	2b00      	cmp	r3, #0
 800ea36:	d11d      	bne.n	800ea74 <CircularQueue_Sense+0x124>
 800ea38:	687b      	ldr	r3, [r7, #4]
 800ea3a:	681a      	ldr	r2, [r3, #0]
 800ea3c:	68fb      	ldr	r3, [r7, #12]
 800ea3e:	4413      	add	r3, r2
 800ea40:	781b      	ldrb	r3, [r3, #0]
 800ea42:	b29a      	uxth	r2, r3
 800ea44:	687b      	ldr	r3, [r7, #4]
 800ea46:	6819      	ldr	r1, [r3, #0]
 800ea48:	68fb      	ldr	r3, [r7, #12]
 800ea4a:	1c58      	adds	r0, r3, #1
 800ea4c:	687b      	ldr	r3, [r7, #4]
 800ea4e:	685b      	ldr	r3, [r3, #4]
 800ea50:	4298      	cmp	r0, r3
 800ea52:	d305      	bcc.n	800ea60 <CircularQueue_Sense+0x110>
 800ea54:	687b      	ldr	r3, [r7, #4]
 800ea56:	685b      	ldr	r3, [r3, #4]
 800ea58:	68f8      	ldr	r0, [r7, #12]
 800ea5a:	1ac3      	subs	r3, r0, r3
 800ea5c:	3301      	adds	r3, #1
 800ea5e:	e001      	b.n	800ea64 <CircularQueue_Sense+0x114>
 800ea60:	68fb      	ldr	r3, [r7, #12]
 800ea62:	3301      	adds	r3, #1
 800ea64:	440b      	add	r3, r1
 800ea66:	781b      	ldrb	r3, [r3, #0]
 800ea68:	b29b      	uxth	r3, r3
 800ea6a:	021b      	lsls	r3, r3, #8
 800ea6c:	b29b      	uxth	r3, r3
 800ea6e:	4413      	add	r3, r2
 800ea70:	b29b      	uxth	r3, r3
 800ea72:	e001      	b.n	800ea78 <CircularQueue_Sense+0x128>
 800ea74:	687b      	ldr	r3, [r7, #4]
 800ea76:	891b      	ldrh	r3, [r3, #8]
 800ea78:	827b      	strh	r3, [r7, #18]
      }
   }
   /* retrieve element */
    x = q->qBuff + (MOD((FirstElemetPos + elemSizeStorageRoom), q->queueMaxSize));
 800ea7a:	687b      	ldr	r3, [r7, #4]
 800ea7c:	681a      	ldr	r2, [r3, #0]
 800ea7e:	7af9      	ldrb	r1, [r7, #11]
 800ea80:	68fb      	ldr	r3, [r7, #12]
 800ea82:	4419      	add	r1, r3
 800ea84:	687b      	ldr	r3, [r7, #4]
 800ea86:	685b      	ldr	r3, [r3, #4]
 800ea88:	4299      	cmp	r1, r3
 800ea8a:	d306      	bcc.n	800ea9a <CircularQueue_Sense+0x14a>
 800ea8c:	7af9      	ldrb	r1, [r7, #11]
 800ea8e:	68fb      	ldr	r3, [r7, #12]
 800ea90:	4419      	add	r1, r3
 800ea92:	687b      	ldr	r3, [r7, #4]
 800ea94:	685b      	ldr	r3, [r3, #4]
 800ea96:	1acb      	subs	r3, r1, r3
 800ea98:	e002      	b.n	800eaa0 <CircularQueue_Sense+0x150>
 800ea9a:	7af9      	ldrb	r1, [r7, #11]
 800ea9c:	68fb      	ldr	r3, [r7, #12]
 800ea9e:	440b      	add	r3, r1
 800eaa0:	4413      	add	r3, r2
 800eaa2:	617b      	str	r3, [r7, #20]
  }
  if (elementSize != NULL)
 800eaa4:	683b      	ldr	r3, [r7, #0]
 800eaa6:	2b00      	cmp	r3, #0
 800eaa8:	d002      	beq.n	800eab0 <CircularQueue_Sense+0x160>
  {
    *elementSize = eltSize;
 800eaaa:	683b      	ldr	r3, [r7, #0]
 800eaac:	8a7a      	ldrh	r2, [r7, #18]
 800eaae:	801a      	strh	r2, [r3, #0]
  }
  return x;
 800eab0:	697b      	ldr	r3, [r7, #20]
}
 800eab2:	4618      	mov	r0, r3
 800eab4:	371c      	adds	r7, #28
 800eab6:	46bd      	mov	sp, r7
 800eab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eabc:	4770      	bx	lr

0800eabe <BAS_Init>:
/* Private functions ----------------------------------------------------------*/
/* Weak functions ----------------------------------------------------------*/
void BVOPUS_STM_Init(void);

__WEAK void BAS_Init( void )
{
 800eabe:	b480      	push	{r7}
 800eac0:	af00      	add	r7, sp, #0
  return;
 800eac2:	bf00      	nop
}
 800eac4:	46bd      	mov	sp, r7
 800eac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eaca:	4770      	bx	lr

0800eacc <BLS_Init>:

__WEAK void BLS_Init( void )
{
 800eacc:	b480      	push	{r7}
 800eace:	af00      	add	r7, sp, #0
  return;
 800ead0:	bf00      	nop
}
 800ead2:	46bd      	mov	sp, r7
 800ead4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ead8:	4770      	bx	lr

0800eada <CRS_STM_Init>:
__WEAK void CRS_STM_Init( void )
{
 800eada:	b480      	push	{r7}
 800eadc:	af00      	add	r7, sp, #0
  return;
 800eade:	bf00      	nop
}
 800eae0:	46bd      	mov	sp, r7
 800eae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eae6:	4770      	bx	lr

0800eae8 <DIS_Init>:
__WEAK void DIS_Init( void )
{
 800eae8:	b480      	push	{r7}
 800eaea:	af00      	add	r7, sp, #0
  return;
 800eaec:	bf00      	nop
}
 800eaee:	46bd      	mov	sp, r7
 800eaf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eaf4:	4770      	bx	lr

0800eaf6 <EDS_STM_Init>:
__WEAK void EDS_STM_Init( void )
{
 800eaf6:	b480      	push	{r7}
 800eaf8:	af00      	add	r7, sp, #0
  return;
 800eafa:	bf00      	nop
}
 800eafc:	46bd      	mov	sp, r7
 800eafe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb02:	4770      	bx	lr

0800eb04 <HIDS_Init>:
__WEAK void HIDS_Init( void )
{
 800eb04:	b480      	push	{r7}
 800eb06:	af00      	add	r7, sp, #0
  return;
 800eb08:	bf00      	nop
}
 800eb0a:	46bd      	mov	sp, r7
 800eb0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb10:	4770      	bx	lr

0800eb12 <HRS_Init>:
__WEAK void HRS_Init( void )
{
 800eb12:	b480      	push	{r7}
 800eb14:	af00      	add	r7, sp, #0
  return;
 800eb16:	bf00      	nop
}
 800eb18:	46bd      	mov	sp, r7
 800eb1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb1e:	4770      	bx	lr

0800eb20 <HTS_Init>:
__WEAK void HTS_Init( void )
{
 800eb20:	b480      	push	{r7}
 800eb22:	af00      	add	r7, sp, #0
  return;
 800eb24:	bf00      	nop
}
 800eb26:	46bd      	mov	sp, r7
 800eb28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb2c:	4770      	bx	lr

0800eb2e <IAS_Init>:
__WEAK void IAS_Init( void )
{
 800eb2e:	b480      	push	{r7}
 800eb30:	af00      	add	r7, sp, #0
  return;
 800eb32:	bf00      	nop
}
 800eb34:	46bd      	mov	sp, r7
 800eb36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb3a:	4770      	bx	lr

0800eb3c <LLS_Init>:
__WEAK void LLS_Init( void )
{
 800eb3c:	b480      	push	{r7}
 800eb3e:	af00      	add	r7, sp, #0
  return;
 800eb40:	bf00      	nop
}
 800eb42:	46bd      	mov	sp, r7
 800eb44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb48:	4770      	bx	lr

0800eb4a <TPS_Init>:
__WEAK void TPS_Init( void )
{
 800eb4a:	b480      	push	{r7}
 800eb4c:	af00      	add	r7, sp, #0
  return;
 800eb4e:	bf00      	nop
}
 800eb50:	46bd      	mov	sp, r7
 800eb52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb56:	4770      	bx	lr

0800eb58 <MOTENV_STM_Init>:
__WEAK void MOTENV_STM_Init( void )
{
 800eb58:	b480      	push	{r7}
 800eb5a:	af00      	add	r7, sp, #0
  return;
 800eb5c:	bf00      	nop
}
 800eb5e:	46bd      	mov	sp, r7
 800eb60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb64:	4770      	bx	lr

0800eb66 <ZDD_STM_Init>:
__WEAK void P2PS_STM_Init( void )
{
  return;
}
__WEAK void ZDD_STM_Init( void )
{
 800eb66:	b480      	push	{r7}
 800eb68:	af00      	add	r7, sp, #0
  return;
 800eb6a:	bf00      	nop
}
 800eb6c:	46bd      	mov	sp, r7
 800eb6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb72:	4770      	bx	lr

0800eb74 <OTAS_STM_Init>:
__WEAK void OTAS_STM_Init( void )
{
 800eb74:	b480      	push	{r7}
 800eb76:	af00      	add	r7, sp, #0
  return;
 800eb78:	bf00      	nop
}
 800eb7a:	46bd      	mov	sp, r7
 800eb7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb80:	4770      	bx	lr

0800eb82 <MESH_Init>:
__WEAK void MESH_Init( void )
{
 800eb82:	b480      	push	{r7}
 800eb84:	af00      	add	r7, sp, #0
  return;
 800eb86:	bf00      	nop
}
 800eb88:	46bd      	mov	sp, r7
 800eb8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb8e:	4770      	bx	lr

0800eb90 <BVOPUS_STM_Init>:
__WEAK void BVOPUS_STM_Init( void )
{
 800eb90:	b480      	push	{r7}
 800eb92:	af00      	add	r7, sp, #0
  return;
 800eb94:	bf00      	nop
}
 800eb96:	46bd      	mov	sp, r7
 800eb98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb9c:	4770      	bx	lr

0800eb9e <SVCCTL_InitCustomSvc>:
__WEAK void SVCCTL_InitCustomSvc( void )
{
 800eb9e:	b480      	push	{r7}
 800eba0:	af00      	add	r7, sp, #0
  return;
 800eba2:	bf00      	nop
}
 800eba4:	46bd      	mov	sp, r7
 800eba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebaa:	4770      	bx	lr

0800ebac <SVCCTL_Init>:

/* Functions Definition ------------------------------------------------------*/

void SVCCTL_Init( void )
{
 800ebac:	b580      	push	{r7, lr}
 800ebae:	af00      	add	r7, sp, #0
 
  /**
   * Initialize the number of registered Handler
   */
  SVCCTL_EvtHandler.NbreOfRegisteredHandler = 0;
 800ebb0:	4b04      	ldr	r3, [pc, #16]	; (800ebc4 <SVCCTL_Init+0x18>)
 800ebb2:	2200      	movs	r2, #0
 800ebb4:	711a      	strb	r2, [r3, #4]
  SVCCTL_CltHandler.NbreOfRegisteredHandler = 0;
 800ebb6:	4b04      	ldr	r3, [pc, #16]	; (800ebc8 <SVCCTL_Init+0x1c>)
 800ebb8:	2200      	movs	r2, #0
 800ebba:	701a      	strb	r2, [r3, #0]

  /**
   * Add and Initialize requested services
   */
  SVCCTL_SvcInit();
 800ebbc:	f000 f806 	bl	800ebcc <SVCCTL_SvcInit>

  return;
 800ebc0:	bf00      	nop
}
 800ebc2:	bd80      	pop	{r7, pc}
 800ebc4:	20000384 	.word	0x20000384
 800ebc8:	2000038c 	.word	0x2000038c

0800ebcc <SVCCTL_SvcInit>:

__WEAK void SVCCTL_SvcInit(void)
{
 800ebcc:	b580      	push	{r7, lr}
 800ebce:	af00      	add	r7, sp, #0
  BAS_Init();
 800ebd0:	f7ff ff75 	bl	800eabe <BAS_Init>

  BLS_Init();
 800ebd4:	f7ff ff7a 	bl	800eacc <BLS_Init>

  CRS_STM_Init();
 800ebd8:	f7ff ff7f 	bl	800eada <CRS_STM_Init>

  DIS_Init();
 800ebdc:	f7ff ff84 	bl	800eae8 <DIS_Init>

  EDS_STM_Init();
 800ebe0:	f7ff ff89 	bl	800eaf6 <EDS_STM_Init>

  HIDS_Init();
 800ebe4:	f7ff ff8e 	bl	800eb04 <HIDS_Init>

  HRS_Init();
 800ebe8:	f7ff ff93 	bl	800eb12 <HRS_Init>

  HTS_Init();
 800ebec:	f7ff ff98 	bl	800eb20 <HTS_Init>

  IAS_Init();
 800ebf0:	f7ff ff9d 	bl	800eb2e <IAS_Init>

  LLS_Init();
 800ebf4:	f7ff ffa2 	bl	800eb3c <LLS_Init>

  TPS_Init();
 800ebf8:	f7ff ffa7 	bl	800eb4a <TPS_Init>

  MOTENV_STM_Init();
 800ebfc:	f7ff ffac 	bl	800eb58 <MOTENV_STM_Init>

  P2PS_STM_Init();
 800ec00:	f7fe ffb6 	bl	800db70 <P2PS_STM_Init>

  ZDD_STM_Init();
 800ec04:	f7ff ffaf 	bl	800eb66 <ZDD_STM_Init>

  OTAS_STM_Init();
 800ec08:	f7ff ffb4 	bl	800eb74 <OTAS_STM_Init>
  
  BVOPUS_STM_Init();
 800ec0c:	f7ff ffc0 	bl	800eb90 <BVOPUS_STM_Init>

  MESH_Init();
 800ec10:	f7ff ffb7 	bl	800eb82 <MESH_Init>

  SVCCTL_InitCustomSvc();
 800ec14:	f7ff ffc3 	bl	800eb9e <SVCCTL_InitCustomSvc>
  
  return;
 800ec18:	bf00      	nop
}
 800ec1a:	bd80      	pop	{r7, pc}

0800ec1c <SVCCTL_RegisterSvcHandler>:
 * @brief  BLE Controller initialization
 * @param  None
 * @retval None
 */
void SVCCTL_RegisterSvcHandler( SVC_CTL_p_EvtHandler_t pfBLE_SVC_Service_Event_Handler )
{
 800ec1c:	b480      	push	{r7}
 800ec1e:	b083      	sub	sp, #12
 800ec20:	af00      	add	r7, sp, #0
 800ec22:	6078      	str	r0, [r7, #4]
#if (BLE_CFG_SVC_MAX_NBR_CB > 0)
  SVCCTL_EvtHandler.SVCCTL__SvcHandlerTab[SVCCTL_EvtHandler.NbreOfRegisteredHandler] = pfBLE_SVC_Service_Event_Handler;
 800ec24:	4b09      	ldr	r3, [pc, #36]	; (800ec4c <SVCCTL_RegisterSvcHandler+0x30>)
 800ec26:	791b      	ldrb	r3, [r3, #4]
 800ec28:	4619      	mov	r1, r3
 800ec2a:	4a08      	ldr	r2, [pc, #32]	; (800ec4c <SVCCTL_RegisterSvcHandler+0x30>)
 800ec2c:	687b      	ldr	r3, [r7, #4]
 800ec2e:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  SVCCTL_EvtHandler.NbreOfRegisteredHandler++;
 800ec32:	4b06      	ldr	r3, [pc, #24]	; (800ec4c <SVCCTL_RegisterSvcHandler+0x30>)
 800ec34:	791b      	ldrb	r3, [r3, #4]
 800ec36:	3301      	adds	r3, #1
 800ec38:	b2da      	uxtb	r2, r3
 800ec3a:	4b04      	ldr	r3, [pc, #16]	; (800ec4c <SVCCTL_RegisterSvcHandler+0x30>)
 800ec3c:	711a      	strb	r2, [r3, #4]
#else
  (void)(pfBLE_SVC_Service_Event_Handler);
#endif

  return;
 800ec3e:	bf00      	nop
}
 800ec40:	370c      	adds	r7, #12
 800ec42:	46bd      	mov	sp, r7
 800ec44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec48:	4770      	bx	lr
 800ec4a:	bf00      	nop
 800ec4c:	20000384 	.word	0x20000384

0800ec50 <SVCCTL_UserEvtRx>:

  return;
}

__WEAK SVCCTL_UserEvtFlowStatus_t SVCCTL_UserEvtRx( void *pckt )
{
 800ec50:	b580      	push	{r7, lr}
 800ec52:	b086      	sub	sp, #24
 800ec54:	af00      	add	r7, sp, #0
 800ec56:	6078      	str	r0, [r7, #4]
  evt_blecore_aci *blecore_evt;
  SVCCTL_EvtAckStatus_t event_notification_status;
  SVCCTL_UserEvtFlowStatus_t return_status;
  uint8_t index;

  event_pckt = (hci_event_pckt*) ((hci_uart_pckt *) pckt)->data;
 800ec58:	687b      	ldr	r3, [r7, #4]
 800ec5a:	3301      	adds	r3, #1
 800ec5c:	613b      	str	r3, [r7, #16]
  event_notification_status = SVCCTL_EvtNotAck;
 800ec5e:	2300      	movs	r3, #0
 800ec60:	75fb      	strb	r3, [r7, #23]

  switch (event_pckt->evt)
 800ec62:	693b      	ldr	r3, [r7, #16]
 800ec64:	781b      	ldrb	r3, [r3, #0]
 800ec66:	2bff      	cmp	r3, #255	; 0xff
 800ec68:	d125      	bne.n	800ecb6 <SVCCTL_UserEvtRx+0x66>
  {
    case HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE:
    {
      blecore_evt = (evt_blecore_aci*) event_pckt->data;
 800ec6a:	693b      	ldr	r3, [r7, #16]
 800ec6c:	3302      	adds	r3, #2
 800ec6e:	60fb      	str	r3, [r7, #12]

      switch ((blecore_evt->ecode) & SVCCTL_EGID_EVT_MASK)
 800ec70:	68fb      	ldr	r3, [r7, #12]
 800ec72:	881b      	ldrh	r3, [r3, #0]
 800ec74:	b29b      	uxth	r3, r3
 800ec76:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800ec7a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800ec7e:	d118      	bne.n	800ecb2 <SVCCTL_UserEvtRx+0x62>
      {
        case SVCCTL_GATT_EVT_TYPE:
#if (BLE_CFG_SVC_MAX_NBR_CB > 0)
          /* For Service event handler */
          for (index = 0; index < SVCCTL_EvtHandler.NbreOfRegisteredHandler; index++)
 800ec80:	2300      	movs	r3, #0
 800ec82:	757b      	strb	r3, [r7, #21]
 800ec84:	e00d      	b.n	800eca2 <SVCCTL_UserEvtRx+0x52>
          {
            event_notification_status = SVCCTL_EvtHandler.SVCCTL__SvcHandlerTab[index](pckt);
 800ec86:	7d7b      	ldrb	r3, [r7, #21]
 800ec88:	4a1a      	ldr	r2, [pc, #104]	; (800ecf4 <SVCCTL_UserEvtRx+0xa4>)
 800ec8a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ec8e:	6878      	ldr	r0, [r7, #4]
 800ec90:	4798      	blx	r3
 800ec92:	4603      	mov	r3, r0
 800ec94:	75fb      	strb	r3, [r7, #23]
            /**
             * When a GATT event has been acknowledged by a Service, there is no need to call the other registered handlers
             * a GATT event is relevant for only one Service
             */
            if (event_notification_status != SVCCTL_EvtNotAck)
 800ec96:	7dfb      	ldrb	r3, [r7, #23]
 800ec98:	2b00      	cmp	r3, #0
 800ec9a:	d108      	bne.n	800ecae <SVCCTL_UserEvtRx+0x5e>
          for (index = 0; index < SVCCTL_EvtHandler.NbreOfRegisteredHandler; index++)
 800ec9c:	7d7b      	ldrb	r3, [r7, #21]
 800ec9e:	3301      	adds	r3, #1
 800eca0:	757b      	strb	r3, [r7, #21]
 800eca2:	4b14      	ldr	r3, [pc, #80]	; (800ecf4 <SVCCTL_UserEvtRx+0xa4>)
 800eca4:	791b      	ldrb	r3, [r3, #4]
 800eca6:	7d7a      	ldrb	r2, [r7, #21]
 800eca8:	429a      	cmp	r2, r3
 800ecaa:	d3ec      	bcc.n	800ec86 <SVCCTL_UserEvtRx+0x36>
               */
              break;
            }
          }
#endif
          break;
 800ecac:	e002      	b.n	800ecb4 <SVCCTL_UserEvtRx+0x64>
              break;
 800ecae:	bf00      	nop
          break;
 800ecb0:	e000      	b.n	800ecb4 <SVCCTL_UserEvtRx+0x64>

        default:
          break;
 800ecb2:	bf00      	nop
      }
    }
      break; /* HCI_HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE_SPECIFIC */
 800ecb4:	e000      	b.n	800ecb8 <SVCCTL_UserEvtRx+0x68>

    default:
      break;
 800ecb6:	bf00      	nop

  /**
   * When no registered handlers (either Service or Client) has acknowledged the GATT event, it is reported to the application
   * a GAP event is always reported to the applicaiton.
   */
  switch (event_notification_status)
 800ecb8:	7dfb      	ldrb	r3, [r7, #23]
 800ecba:	2b02      	cmp	r3, #2
 800ecbc:	d00f      	beq.n	800ecde <SVCCTL_UserEvtRx+0x8e>
 800ecbe:	2b02      	cmp	r3, #2
 800ecc0:	dc10      	bgt.n	800ece4 <SVCCTL_UserEvtRx+0x94>
 800ecc2:	2b00      	cmp	r3, #0
 800ecc4:	d002      	beq.n	800eccc <SVCCTL_UserEvtRx+0x7c>
 800ecc6:	2b01      	cmp	r3, #1
 800ecc8:	d006      	beq.n	800ecd8 <SVCCTL_UserEvtRx+0x88>
 800ecca:	e00b      	b.n	800ece4 <SVCCTL_UserEvtRx+0x94>
    case SVCCTL_EvtNotAck:
      /**
       *  The event has NOT been managed.
       *  It shall be passed to the application for processing
       */
      return_status = SVCCTL_App_Notification(pckt);
 800eccc:	6878      	ldr	r0, [r7, #4]
 800ecce:	f7f4 feed 	bl	8003aac <SVCCTL_App_Notification>
 800ecd2:	4603      	mov	r3, r0
 800ecd4:	75bb      	strb	r3, [r7, #22]
      break;
 800ecd6:	e008      	b.n	800ecea <SVCCTL_UserEvtRx+0x9a>

    case SVCCTL_EvtAckFlowEnable:
      return_status = SVCCTL_UserEvtFlowEnable;
 800ecd8:	2301      	movs	r3, #1
 800ecda:	75bb      	strb	r3, [r7, #22]
      break;
 800ecdc:	e005      	b.n	800ecea <SVCCTL_UserEvtRx+0x9a>

    case SVCCTL_EvtAckFlowDisable:
      return_status = SVCCTL_UserEvtFlowDisable;
 800ecde:	2300      	movs	r3, #0
 800ece0:	75bb      	strb	r3, [r7, #22]
      break;
 800ece2:	e002      	b.n	800ecea <SVCCTL_UserEvtRx+0x9a>

    default:
      return_status = SVCCTL_UserEvtFlowEnable;
 800ece4:	2301      	movs	r3, #1
 800ece6:	75bb      	strb	r3, [r7, #22]
      break;
 800ece8:	bf00      	nop
  }

  return (return_status);
 800ecea:	7dbb      	ldrb	r3, [r7, #22]
}
 800ecec:	4618      	mov	r0, r3
 800ecee:	3718      	adds	r7, #24
 800ecf0:	46bd      	mov	sp, r7
 800ecf2:	bd80      	pop	{r7, pc}
 800ecf4:	20000384 	.word	0x20000384

0800ecf8 <TL_Enable>:

/******************************************************************************
 * GENERAL
 ******************************************************************************/
void TL_Enable( void )
{
 800ecf8:	b580      	push	{r7, lr}
 800ecfa:	af00      	add	r7, sp, #0
  HW_IPCC_Enable();
 800ecfc:	f7f6 fc12 	bl	8005524 <HW_IPCC_Enable>

  return;
 800ed00:	bf00      	nop
}
 800ed02:	bd80      	pop	{r7, pc}

0800ed04 <TL_Init>:


void TL_Init( void )
{
 800ed04:	b580      	push	{r7, lr}
 800ed06:	af00      	add	r7, sp, #0
  TL_RefTable.p_device_info_table = &TL_DeviceInfoTable;
 800ed08:	4b10      	ldr	r3, [pc, #64]	; (800ed4c <TL_Init+0x48>)
 800ed0a:	4a11      	ldr	r2, [pc, #68]	; (800ed50 <TL_Init+0x4c>)
 800ed0c:	601a      	str	r2, [r3, #0]
  TL_RefTable.p_ble_table = &TL_BleTable;
 800ed0e:	4b0f      	ldr	r3, [pc, #60]	; (800ed4c <TL_Init+0x48>)
 800ed10:	4a10      	ldr	r2, [pc, #64]	; (800ed54 <TL_Init+0x50>)
 800ed12:	605a      	str	r2, [r3, #4]
  TL_RefTable.p_thread_table = &TL_ThreadTable;
 800ed14:	4b0d      	ldr	r3, [pc, #52]	; (800ed4c <TL_Init+0x48>)
 800ed16:	4a10      	ldr	r2, [pc, #64]	; (800ed58 <TL_Init+0x54>)
 800ed18:	609a      	str	r2, [r3, #8]
  TL_RefTable.p_lld_tests_table = &TL_LldTestsTable;
 800ed1a:	4b0c      	ldr	r3, [pc, #48]	; (800ed4c <TL_Init+0x48>)
 800ed1c:	4a0f      	ldr	r2, [pc, #60]	; (800ed5c <TL_Init+0x58>)
 800ed1e:	621a      	str	r2, [r3, #32]
  TL_RefTable.p_ble_lld_table = &TL_BleLldTable;
 800ed20:	4b0a      	ldr	r3, [pc, #40]	; (800ed4c <TL_Init+0x48>)
 800ed22:	4a0f      	ldr	r2, [pc, #60]	; (800ed60 <TL_Init+0x5c>)
 800ed24:	625a      	str	r2, [r3, #36]	; 0x24
  TL_RefTable.p_sys_table = &TL_SysTable;
 800ed26:	4b09      	ldr	r3, [pc, #36]	; (800ed4c <TL_Init+0x48>)
 800ed28:	4a0e      	ldr	r2, [pc, #56]	; (800ed64 <TL_Init+0x60>)
 800ed2a:	60da      	str	r2, [r3, #12]
  TL_RefTable.p_mem_manager_table = &TL_MemManagerTable;
 800ed2c:	4b07      	ldr	r3, [pc, #28]	; (800ed4c <TL_Init+0x48>)
 800ed2e:	4a0e      	ldr	r2, [pc, #56]	; (800ed68 <TL_Init+0x64>)
 800ed30:	611a      	str	r2, [r3, #16]
  TL_RefTable.p_traces_table = &TL_TracesTable;
 800ed32:	4b06      	ldr	r3, [pc, #24]	; (800ed4c <TL_Init+0x48>)
 800ed34:	4a0d      	ldr	r2, [pc, #52]	; (800ed6c <TL_Init+0x68>)
 800ed36:	615a      	str	r2, [r3, #20]
  TL_RefTable.p_mac_802_15_4_table = &TL_Mac_802_15_4_Table;
 800ed38:	4b04      	ldr	r3, [pc, #16]	; (800ed4c <TL_Init+0x48>)
 800ed3a:	4a0d      	ldr	r2, [pc, #52]	; (800ed70 <TL_Init+0x6c>)
 800ed3c:	619a      	str	r2, [r3, #24]
  TL_RefTable.p_zigbee_table = &TL_Zigbee_Table;
 800ed3e:	4b03      	ldr	r3, [pc, #12]	; (800ed4c <TL_Init+0x48>)
 800ed40:	4a0c      	ldr	r2, [pc, #48]	; (800ed74 <TL_Init+0x70>)
 800ed42:	61da      	str	r2, [r3, #28]
  HW_IPCC_Init();
 800ed44:	f7f6 fc02 	bl	800554c <HW_IPCC_Init>

  return;
 800ed48:	bf00      	nop
}
 800ed4a:	bd80      	pop	{r7, pc}
 800ed4c:	20030000 	.word	0x20030000
 800ed50:	20030134 	.word	0x20030134
 800ed54:	20030154 	.word	0x20030154
 800ed58:	20030164 	.word	0x20030164
 800ed5c:	20030174 	.word	0x20030174
 800ed60:	2003017c 	.word	0x2003017c
 800ed64:	20030184 	.word	0x20030184
 800ed68:	2003018c 	.word	0x2003018c
 800ed6c:	200301a8 	.word	0x200301a8
 800ed70:	200301ac 	.word	0x200301ac
 800ed74:	200301b8 	.word	0x200301b8

0800ed78 <TL_BLE_Init>:

/******************************************************************************
 * BLE
 ******************************************************************************/
int32_t TL_BLE_Init( void* pConf )
{
 800ed78:	b580      	push	{r7, lr}
 800ed7a:	b084      	sub	sp, #16
 800ed7c:	af00      	add	r7, sp, #0
 800ed7e:	6078      	str	r0, [r7, #4]
  MB_BleTable_t  * p_bletable;

  TL_BLE_InitConf_t *pInitHciConf = (TL_BLE_InitConf_t *) pConf;
 800ed80:	687b      	ldr	r3, [r7, #4]
 800ed82:	60fb      	str	r3, [r7, #12]

  LST_init_head (&EvtQueue);
 800ed84:	4811      	ldr	r0, [pc, #68]	; (800edcc <TL_BLE_Init+0x54>)
 800ed86:	f7ff f9db 	bl	800e140 <LST_init_head>

  p_bletable = TL_RefTable.p_ble_table;
 800ed8a:	4b11      	ldr	r3, [pc, #68]	; (800edd0 <TL_BLE_Init+0x58>)
 800ed8c:	685b      	ldr	r3, [r3, #4]
 800ed8e:	60bb      	str	r3, [r7, #8]

  p_bletable->pcmd_buffer = pInitHciConf->p_cmdbuffer;
 800ed90:	68fb      	ldr	r3, [r7, #12]
 800ed92:	689a      	ldr	r2, [r3, #8]
 800ed94:	68bb      	ldr	r3, [r7, #8]
 800ed96:	601a      	str	r2, [r3, #0]
  p_bletable->phci_acl_data_buffer = pInitHciConf->p_AclDataBuffer;
 800ed98:	68fb      	ldr	r3, [r7, #12]
 800ed9a:	68da      	ldr	r2, [r3, #12]
 800ed9c:	68bb      	ldr	r3, [r7, #8]
 800ed9e:	60da      	str	r2, [r3, #12]
  p_bletable->pcs_buffer  = (uint8_t*)CsBuffer;
 800eda0:	68bb      	ldr	r3, [r7, #8]
 800eda2:	4a0c      	ldr	r2, [pc, #48]	; (800edd4 <TL_BLE_Init+0x5c>)
 800eda4:	605a      	str	r2, [r3, #4]
  p_bletable->pevt_queue  = (uint8_t*)&EvtQueue;
 800eda6:	68bb      	ldr	r3, [r7, #8]
 800eda8:	4a08      	ldr	r2, [pc, #32]	; (800edcc <TL_BLE_Init+0x54>)
 800edaa:	609a      	str	r2, [r3, #8]

  HW_IPCC_BLE_Init();
 800edac:	f7f6 fbe4 	bl	8005578 <HW_IPCC_BLE_Init>

  BLE_IoBusEvtCallBackFunction = pInitHciConf->IoBusEvtCallBack;
 800edb0:	68fb      	ldr	r3, [r7, #12]
 800edb2:	681b      	ldr	r3, [r3, #0]
 800edb4:	4a08      	ldr	r2, [pc, #32]	; (800edd8 <TL_BLE_Init+0x60>)
 800edb6:	6013      	str	r3, [r2, #0]
  BLE_IoBusAclDataTxAck = pInitHciConf->IoBusAclDataTxAck;
 800edb8:	68fb      	ldr	r3, [r7, #12]
 800edba:	685b      	ldr	r3, [r3, #4]
 800edbc:	4a07      	ldr	r2, [pc, #28]	; (800eddc <TL_BLE_Init+0x64>)
 800edbe:	6013      	str	r3, [r2, #0]

  return 0;
 800edc0:	2300      	movs	r3, #0
}
 800edc2:	4618      	mov	r0, r3
 800edc4:	3710      	adds	r7, #16
 800edc6:	46bd      	mov	sp, r7
 800edc8:	bd80      	pop	{r7, pc}
 800edca:	bf00      	nop
 800edcc:	200301d4 	.word	0x200301d4
 800edd0:	20030000 	.word	0x20030000
 800edd4:	20030a58 	.word	0x20030a58
 800edd8:	20001870 	.word	0x20001870
 800eddc:	20001874 	.word	0x20001874

0800ede0 <TL_BLE_SendCmd>:

int32_t TL_BLE_SendCmd( uint8_t* buffer, uint16_t size )
{
 800ede0:	b580      	push	{r7, lr}
 800ede2:	b082      	sub	sp, #8
 800ede4:	af00      	add	r7, sp, #0
 800ede6:	6078      	str	r0, [r7, #4]
 800ede8:	460b      	mov	r3, r1
 800edea:	807b      	strh	r3, [r7, #2]
  (void)(buffer);
  (void)(size);

  ((TL_CmdPacket_t*)(TL_RefTable.p_ble_table->pcmd_buffer))->cmdserial.type = TL_BLECMD_PKT_TYPE;
 800edec:	4b09      	ldr	r3, [pc, #36]	; (800ee14 <TL_BLE_SendCmd+0x34>)
 800edee:	685b      	ldr	r3, [r3, #4]
 800edf0:	681b      	ldr	r3, [r3, #0]
 800edf2:	2201      	movs	r2, #1
 800edf4:	721a      	strb	r2, [r3, #8]

  OutputDbgTrace(TL_MB_BLE_CMD, TL_RefTable.p_ble_table->pcmd_buffer);
 800edf6:	4b07      	ldr	r3, [pc, #28]	; (800ee14 <TL_BLE_SendCmd+0x34>)
 800edf8:	685b      	ldr	r3, [r3, #4]
 800edfa:	681b      	ldr	r3, [r3, #0]
 800edfc:	4619      	mov	r1, r3
 800edfe:	2001      	movs	r0, #1
 800ee00:	f000 f96c 	bl	800f0dc <OutputDbgTrace>

  HW_IPCC_BLE_SendCmd();
 800ee04:	f7f6 fbc2 	bl	800558c <HW_IPCC_BLE_SendCmd>

  return 0;
 800ee08:	2300      	movs	r3, #0
}
 800ee0a:	4618      	mov	r0, r3
 800ee0c:	3708      	adds	r7, #8
 800ee0e:	46bd      	mov	sp, r7
 800ee10:	bd80      	pop	{r7, pc}
 800ee12:	bf00      	nop
 800ee14:	20030000 	.word	0x20030000

0800ee18 <HW_IPCC_BLE_RxEvtNot>:

void HW_IPCC_BLE_RxEvtNot(void)
{
 800ee18:	b580      	push	{r7, lr}
 800ee1a:	b082      	sub	sp, #8
 800ee1c:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *phcievt;

  while(LST_is_empty(&EvtQueue) == FALSE)
 800ee1e:	e01c      	b.n	800ee5a <HW_IPCC_BLE_RxEvtNot+0x42>
  {
    LST_remove_head (&EvtQueue, (tListNode **)&phcievt);
 800ee20:	1d3b      	adds	r3, r7, #4
 800ee22:	4619      	mov	r1, r3
 800ee24:	4812      	ldr	r0, [pc, #72]	; (800ee70 <HW_IPCC_BLE_RxEvtNot+0x58>)
 800ee26:	f7ff fa2a 	bl	800e27e <LST_remove_head>

    if ( ((phcievt->evtserial.evt.evtcode) == TL_BLEEVT_CS_OPCODE) || ((phcievt->evtserial.evt.evtcode) == TL_BLEEVT_CC_OPCODE ) )
 800ee2a:	687b      	ldr	r3, [r7, #4]
 800ee2c:	7a5b      	ldrb	r3, [r3, #9]
 800ee2e:	2b0f      	cmp	r3, #15
 800ee30:	d003      	beq.n	800ee3a <HW_IPCC_BLE_RxEvtNot+0x22>
 800ee32:	687b      	ldr	r3, [r7, #4]
 800ee34:	7a5b      	ldrb	r3, [r3, #9]
 800ee36:	2b0e      	cmp	r3, #14
 800ee38:	d105      	bne.n	800ee46 <HW_IPCC_BLE_RxEvtNot+0x2e>
    {
      OutputDbgTrace(TL_MB_BLE_CMD_RSP, (uint8_t*)phcievt);
 800ee3a:	687b      	ldr	r3, [r7, #4]
 800ee3c:	4619      	mov	r1, r3
 800ee3e:	2002      	movs	r0, #2
 800ee40:	f000 f94c 	bl	800f0dc <OutputDbgTrace>
 800ee44:	e004      	b.n	800ee50 <HW_IPCC_BLE_RxEvtNot+0x38>
    }
    else
    {
      OutputDbgTrace(TL_MB_BLE_ASYNCH_EVT, (uint8_t*)phcievt);
 800ee46:	687b      	ldr	r3, [r7, #4]
 800ee48:	4619      	mov	r1, r3
 800ee4a:	2003      	movs	r0, #3
 800ee4c:	f000 f946 	bl	800f0dc <OutputDbgTrace>
    }

    BLE_IoBusEvtCallBackFunction(phcievt);
 800ee50:	4b08      	ldr	r3, [pc, #32]	; (800ee74 <HW_IPCC_BLE_RxEvtNot+0x5c>)
 800ee52:	681b      	ldr	r3, [r3, #0]
 800ee54:	687a      	ldr	r2, [r7, #4]
 800ee56:	4610      	mov	r0, r2
 800ee58:	4798      	blx	r3
  while(LST_is_empty(&EvtQueue) == FALSE)
 800ee5a:	4805      	ldr	r0, [pc, #20]	; (800ee70 <HW_IPCC_BLE_RxEvtNot+0x58>)
 800ee5c:	f7ff f980 	bl	800e160 <LST_is_empty>
 800ee60:	4603      	mov	r3, r0
 800ee62:	2b00      	cmp	r3, #0
 800ee64:	d0dc      	beq.n	800ee20 <HW_IPCC_BLE_RxEvtNot+0x8>
  }

  return;
 800ee66:	bf00      	nop
}
 800ee68:	3708      	adds	r7, #8
 800ee6a:	46bd      	mov	sp, r7
 800ee6c:	bd80      	pop	{r7, pc}
 800ee6e:	bf00      	nop
 800ee70:	200301d4 	.word	0x200301d4
 800ee74:	20001870 	.word	0x20001870

0800ee78 <HW_IPCC_BLE_AclDataAckNot>:

  return 0;
}

void HW_IPCC_BLE_AclDataAckNot(void)
{
 800ee78:	b580      	push	{r7, lr}
 800ee7a:	af00      	add	r7, sp, #0
  BLE_IoBusAclDataTxAck( );
 800ee7c:	4b02      	ldr	r3, [pc, #8]	; (800ee88 <HW_IPCC_BLE_AclDataAckNot+0x10>)
 800ee7e:	681b      	ldr	r3, [r3, #0]
 800ee80:	4798      	blx	r3

  return;
 800ee82:	bf00      	nop
}
 800ee84:	bd80      	pop	{r7, pc}
 800ee86:	bf00      	nop
 800ee88:	20001874 	.word	0x20001874

0800ee8c <TL_SYS_Init>:

/******************************************************************************
 * SYSTEM
 ******************************************************************************/
int32_t TL_SYS_Init( void* pConf  )
{
 800ee8c:	b580      	push	{r7, lr}
 800ee8e:	b084      	sub	sp, #16
 800ee90:	af00      	add	r7, sp, #0
 800ee92:	6078      	str	r0, [r7, #4]
  MB_SysTable_t  * p_systable;

  TL_SYS_InitConf_t *pInitHciConf = (TL_SYS_InitConf_t *) pConf;
 800ee94:	687b      	ldr	r3, [r7, #4]
 800ee96:	60fb      	str	r3, [r7, #12]

  LST_init_head (&SystemEvtQueue);
 800ee98:	480d      	ldr	r0, [pc, #52]	; (800eed0 <TL_SYS_Init+0x44>)
 800ee9a:	f7ff f951 	bl	800e140 <LST_init_head>
  p_systable = TL_RefTable.p_sys_table;
 800ee9e:	4b0d      	ldr	r3, [pc, #52]	; (800eed4 <TL_SYS_Init+0x48>)
 800eea0:	68db      	ldr	r3, [r3, #12]
 800eea2:	60bb      	str	r3, [r7, #8]
  p_systable->pcmd_buffer = pInitHciConf->p_cmdbuffer;
 800eea4:	68fb      	ldr	r3, [r7, #12]
 800eea6:	689a      	ldr	r2, [r3, #8]
 800eea8:	68bb      	ldr	r3, [r7, #8]
 800eeaa:	601a      	str	r2, [r3, #0]
  p_systable->sys_queue = (uint8_t*)&SystemEvtQueue;
 800eeac:	68bb      	ldr	r3, [r7, #8]
 800eeae:	4a08      	ldr	r2, [pc, #32]	; (800eed0 <TL_SYS_Init+0x44>)
 800eeb0:	605a      	str	r2, [r3, #4]

  HW_IPCC_SYS_Init();
 800eeb2:	f7f6 fb8d 	bl	80055d0 <HW_IPCC_SYS_Init>

  SYS_CMD_IoBusCallBackFunction = pInitHciConf->IoBusCallBackCmdEvt;
 800eeb6:	68fb      	ldr	r3, [r7, #12]
 800eeb8:	681b      	ldr	r3, [r3, #0]
 800eeba:	4a07      	ldr	r2, [pc, #28]	; (800eed8 <TL_SYS_Init+0x4c>)
 800eebc:	6013      	str	r3, [r2, #0]
  SYS_EVT_IoBusCallBackFunction = pInitHciConf->IoBusCallBackUserEvt;
 800eebe:	68fb      	ldr	r3, [r7, #12]
 800eec0:	685b      	ldr	r3, [r3, #4]
 800eec2:	4a06      	ldr	r2, [pc, #24]	; (800eedc <TL_SYS_Init+0x50>)
 800eec4:	6013      	str	r3, [r2, #0]

  return 0;
 800eec6:	2300      	movs	r3, #0
}
 800eec8:	4618      	mov	r0, r3
 800eeca:	3710      	adds	r7, #16
 800eecc:	46bd      	mov	sp, r7
 800eece:	bd80      	pop	{r7, pc}
 800eed0:	200301dc 	.word	0x200301dc
 800eed4:	20030000 	.word	0x20030000
 800eed8:	20001878 	.word	0x20001878
 800eedc:	2000187c 	.word	0x2000187c

0800eee0 <TL_SYS_SendCmd>:

int32_t TL_SYS_SendCmd( uint8_t* buffer, uint16_t size )
{
 800eee0:	b580      	push	{r7, lr}
 800eee2:	b082      	sub	sp, #8
 800eee4:	af00      	add	r7, sp, #0
 800eee6:	6078      	str	r0, [r7, #4]
 800eee8:	460b      	mov	r3, r1
 800eeea:	807b      	strh	r3, [r7, #2]
  (void)(buffer);
  (void)(size);

  ((TL_CmdPacket_t *)(TL_RefTable.p_sys_table->pcmd_buffer))->cmdserial.type = TL_SYSCMD_PKT_TYPE;
 800eeec:	4b09      	ldr	r3, [pc, #36]	; (800ef14 <TL_SYS_SendCmd+0x34>)
 800eeee:	68db      	ldr	r3, [r3, #12]
 800eef0:	681b      	ldr	r3, [r3, #0]
 800eef2:	2210      	movs	r2, #16
 800eef4:	721a      	strb	r2, [r3, #8]

  OutputDbgTrace(TL_MB_SYS_CMD, TL_RefTable.p_sys_table->pcmd_buffer);
 800eef6:	4b07      	ldr	r3, [pc, #28]	; (800ef14 <TL_SYS_SendCmd+0x34>)
 800eef8:	68db      	ldr	r3, [r3, #12]
 800eefa:	681b      	ldr	r3, [r3, #0]
 800eefc:	4619      	mov	r1, r3
 800eefe:	2004      	movs	r0, #4
 800ef00:	f000 f8ec 	bl	800f0dc <OutputDbgTrace>

  HW_IPCC_SYS_SendCmd();
 800ef04:	f7f6 fb6e 	bl	80055e4 <HW_IPCC_SYS_SendCmd>

  return 0;
 800ef08:	2300      	movs	r3, #0
}
 800ef0a:	4618      	mov	r0, r3
 800ef0c:	3708      	adds	r7, #8
 800ef0e:	46bd      	mov	sp, r7
 800ef10:	bd80      	pop	{r7, pc}
 800ef12:	bf00      	nop
 800ef14:	20030000 	.word	0x20030000

0800ef18 <HW_IPCC_SYS_CmdEvtNot>:

void HW_IPCC_SYS_CmdEvtNot(void)
{
 800ef18:	b580      	push	{r7, lr}
 800ef1a:	af00      	add	r7, sp, #0
  OutputDbgTrace(TL_MB_SYS_CMD_RSP, (uint8_t*)(TL_RefTable.p_sys_table->pcmd_buffer) );
 800ef1c:	4b07      	ldr	r3, [pc, #28]	; (800ef3c <HW_IPCC_SYS_CmdEvtNot+0x24>)
 800ef1e:	68db      	ldr	r3, [r3, #12]
 800ef20:	681b      	ldr	r3, [r3, #0]
 800ef22:	4619      	mov	r1, r3
 800ef24:	2005      	movs	r0, #5
 800ef26:	f000 f8d9 	bl	800f0dc <OutputDbgTrace>

  SYS_CMD_IoBusCallBackFunction( (TL_EvtPacket_t*)(TL_RefTable.p_sys_table->pcmd_buffer) );
 800ef2a:	4b05      	ldr	r3, [pc, #20]	; (800ef40 <HW_IPCC_SYS_CmdEvtNot+0x28>)
 800ef2c:	681b      	ldr	r3, [r3, #0]
 800ef2e:	4a03      	ldr	r2, [pc, #12]	; (800ef3c <HW_IPCC_SYS_CmdEvtNot+0x24>)
 800ef30:	68d2      	ldr	r2, [r2, #12]
 800ef32:	6812      	ldr	r2, [r2, #0]
 800ef34:	4610      	mov	r0, r2
 800ef36:	4798      	blx	r3

  return;
 800ef38:	bf00      	nop
}
 800ef3a:	bd80      	pop	{r7, pc}
 800ef3c:	20030000 	.word	0x20030000
 800ef40:	20001878 	.word	0x20001878

0800ef44 <HW_IPCC_SYS_EvtNot>:

void HW_IPCC_SYS_EvtNot( void )
{
 800ef44:	b580      	push	{r7, lr}
 800ef46:	b082      	sub	sp, #8
 800ef48:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *p_evt;

  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 800ef4a:	e00e      	b.n	800ef6a <HW_IPCC_SYS_EvtNot+0x26>
  {
    LST_remove_head (&SystemEvtQueue, (tListNode **)&p_evt);
 800ef4c:	1d3b      	adds	r3, r7, #4
 800ef4e:	4619      	mov	r1, r3
 800ef50:	480b      	ldr	r0, [pc, #44]	; (800ef80 <HW_IPCC_SYS_EvtNot+0x3c>)
 800ef52:	f7ff f994 	bl	800e27e <LST_remove_head>

    OutputDbgTrace(TL_MB_SYS_ASYNCH_EVT, (uint8_t*)p_evt );
 800ef56:	687b      	ldr	r3, [r7, #4]
 800ef58:	4619      	mov	r1, r3
 800ef5a:	2006      	movs	r0, #6
 800ef5c:	f000 f8be 	bl	800f0dc <OutputDbgTrace>

    SYS_EVT_IoBusCallBackFunction( p_evt );
 800ef60:	4b08      	ldr	r3, [pc, #32]	; (800ef84 <HW_IPCC_SYS_EvtNot+0x40>)
 800ef62:	681b      	ldr	r3, [r3, #0]
 800ef64:	687a      	ldr	r2, [r7, #4]
 800ef66:	4610      	mov	r0, r2
 800ef68:	4798      	blx	r3
  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 800ef6a:	4805      	ldr	r0, [pc, #20]	; (800ef80 <HW_IPCC_SYS_EvtNot+0x3c>)
 800ef6c:	f7ff f8f8 	bl	800e160 <LST_is_empty>
 800ef70:	4603      	mov	r3, r0
 800ef72:	2b00      	cmp	r3, #0
 800ef74:	d0ea      	beq.n	800ef4c <HW_IPCC_SYS_EvtNot+0x8>
  }

  return;
 800ef76:	bf00      	nop
}
 800ef78:	3708      	adds	r7, #8
 800ef7a:	46bd      	mov	sp, r7
 800ef7c:	bd80      	pop	{r7, pc}
 800ef7e:	bf00      	nop
 800ef80:	200301dc 	.word	0x200301dc
 800ef84:	2000187c 	.word	0x2000187c

0800ef88 <TL_MM_Init>:

/******************************************************************************
 * MEMORY MANAGER
 ******************************************************************************/
void TL_MM_Init( TL_MM_Config_t *p_Config )
{
 800ef88:	b580      	push	{r7, lr}
 800ef8a:	b082      	sub	sp, #8
 800ef8c:	af00      	add	r7, sp, #0
 800ef8e:	6078      	str	r0, [r7, #4]
  static MB_MemManagerTable_t  * p_mem_manager_table;

  LST_init_head (&FreeBufQueue);
 800ef90:	4817      	ldr	r0, [pc, #92]	; (800eff0 <TL_MM_Init+0x68>)
 800ef92:	f7ff f8d5 	bl	800e140 <LST_init_head>
  LST_init_head (&LocalFreeBufQueue);
 800ef96:	4817      	ldr	r0, [pc, #92]	; (800eff4 <TL_MM_Init+0x6c>)
 800ef98:	f7ff f8d2 	bl	800e140 <LST_init_head>

  p_mem_manager_table = TL_RefTable.p_mem_manager_table;
 800ef9c:	4b16      	ldr	r3, [pc, #88]	; (800eff8 <TL_MM_Init+0x70>)
 800ef9e:	691b      	ldr	r3, [r3, #16]
 800efa0:	4a16      	ldr	r2, [pc, #88]	; (800effc <TL_MM_Init+0x74>)
 800efa2:	6013      	str	r3, [r2, #0]

  p_mem_manager_table->blepool = p_Config->p_AsynchEvtPool;
 800efa4:	4b15      	ldr	r3, [pc, #84]	; (800effc <TL_MM_Init+0x74>)
 800efa6:	681b      	ldr	r3, [r3, #0]
 800efa8:	687a      	ldr	r2, [r7, #4]
 800efaa:	6892      	ldr	r2, [r2, #8]
 800efac:	609a      	str	r2, [r3, #8]
  p_mem_manager_table->blepoolsize = p_Config->AsynchEvtPoolSize;
 800efae:	4b13      	ldr	r3, [pc, #76]	; (800effc <TL_MM_Init+0x74>)
 800efb0:	681b      	ldr	r3, [r3, #0]
 800efb2:	687a      	ldr	r2, [r7, #4]
 800efb4:	68d2      	ldr	r2, [r2, #12]
 800efb6:	60da      	str	r2, [r3, #12]
  p_mem_manager_table->pevt_free_buffer_queue = (uint8_t*)&FreeBufQueue;
 800efb8:	4b10      	ldr	r3, [pc, #64]	; (800effc <TL_MM_Init+0x74>)
 800efba:	681b      	ldr	r3, [r3, #0]
 800efbc:	4a0c      	ldr	r2, [pc, #48]	; (800eff0 <TL_MM_Init+0x68>)
 800efbe:	611a      	str	r2, [r3, #16]
  p_mem_manager_table->spare_ble_buffer = p_Config->p_BleSpareEvtBuffer;
 800efc0:	4b0e      	ldr	r3, [pc, #56]	; (800effc <TL_MM_Init+0x74>)
 800efc2:	681b      	ldr	r3, [r3, #0]
 800efc4:	687a      	ldr	r2, [r7, #4]
 800efc6:	6812      	ldr	r2, [r2, #0]
 800efc8:	601a      	str	r2, [r3, #0]
  p_mem_manager_table->spare_sys_buffer = p_Config->p_SystemSpareEvtBuffer;
 800efca:	4b0c      	ldr	r3, [pc, #48]	; (800effc <TL_MM_Init+0x74>)
 800efcc:	681b      	ldr	r3, [r3, #0]
 800efce:	687a      	ldr	r2, [r7, #4]
 800efd0:	6852      	ldr	r2, [r2, #4]
 800efd2:	605a      	str	r2, [r3, #4]
  p_mem_manager_table->traces_evt_pool = p_Config->p_TracesEvtPool;
 800efd4:	4b09      	ldr	r3, [pc, #36]	; (800effc <TL_MM_Init+0x74>)
 800efd6:	681b      	ldr	r3, [r3, #0]
 800efd8:	687a      	ldr	r2, [r7, #4]
 800efda:	6912      	ldr	r2, [r2, #16]
 800efdc:	615a      	str	r2, [r3, #20]
  p_mem_manager_table->tracespoolsize = p_Config->TracesEvtPoolSize;
 800efde:	4b07      	ldr	r3, [pc, #28]	; (800effc <TL_MM_Init+0x74>)
 800efe0:	681b      	ldr	r3, [r3, #0]
 800efe2:	687a      	ldr	r2, [r7, #4]
 800efe4:	6952      	ldr	r2, [r2, #20]
 800efe6:	619a      	str	r2, [r3, #24]

  return;
 800efe8:	bf00      	nop
}
 800efea:	3708      	adds	r7, #8
 800efec:	46bd      	mov	sp, r7
 800efee:	bd80      	pop	{r7, pc}
 800eff0:	200301c4 	.word	0x200301c4
 800eff4:	20001868 	.word	0x20001868
 800eff8:	20030000 	.word	0x20030000
 800effc:	20001880 	.word	0x20001880

0800f000 <TL_MM_EvtDone>:

void TL_MM_EvtDone(TL_EvtPacket_t * phcievt)
{
 800f000:	b580      	push	{r7, lr}
 800f002:	b082      	sub	sp, #8
 800f004:	af00      	add	r7, sp, #0
 800f006:	6078      	str	r0, [r7, #4]
  LST_insert_tail(&LocalFreeBufQueue, (tListNode *)phcievt);
 800f008:	6879      	ldr	r1, [r7, #4]
 800f00a:	4807      	ldr	r0, [pc, #28]	; (800f028 <TL_MM_EvtDone+0x28>)
 800f00c:	f7ff f8f0 	bl	800e1f0 <LST_insert_tail>

  OutputDbgTrace(TL_MB_MM_RELEASE_BUFFER, (uint8_t*)phcievt);
 800f010:	6879      	ldr	r1, [r7, #4]
 800f012:	2000      	movs	r0, #0
 800f014:	f000 f862 	bl	800f0dc <OutputDbgTrace>

  HW_IPCC_MM_SendFreeBuf( SendFreeBuf );
 800f018:	4804      	ldr	r0, [pc, #16]	; (800f02c <TL_MM_EvtDone+0x2c>)
 800f01a:	f7f6 fb09 	bl	8005630 <HW_IPCC_MM_SendFreeBuf>

  return;
 800f01e:	bf00      	nop
}
 800f020:	3708      	adds	r7, #8
 800f022:	46bd      	mov	sp, r7
 800f024:	bd80      	pop	{r7, pc}
 800f026:	bf00      	nop
 800f028:	20001868 	.word	0x20001868
 800f02c:	0800f031 	.word	0x0800f031

0800f030 <SendFreeBuf>:

static void SendFreeBuf( void )
{
 800f030:	b580      	push	{r7, lr}
 800f032:	b082      	sub	sp, #8
 800f034:	af00      	add	r7, sp, #0
  tListNode *p_node;

  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 800f036:	e00c      	b.n	800f052 <SendFreeBuf+0x22>
  {
    LST_remove_head( &LocalFreeBufQueue, (tListNode **)&p_node );
 800f038:	1d3b      	adds	r3, r7, #4
 800f03a:	4619      	mov	r1, r3
 800f03c:	480a      	ldr	r0, [pc, #40]	; (800f068 <SendFreeBuf+0x38>)
 800f03e:	f7ff f91e 	bl	800e27e <LST_remove_head>
    LST_insert_tail( (tListNode*)(TL_RefTable.p_mem_manager_table->pevt_free_buffer_queue), p_node );
 800f042:	4b0a      	ldr	r3, [pc, #40]	; (800f06c <SendFreeBuf+0x3c>)
 800f044:	691b      	ldr	r3, [r3, #16]
 800f046:	691b      	ldr	r3, [r3, #16]
 800f048:	687a      	ldr	r2, [r7, #4]
 800f04a:	4611      	mov	r1, r2
 800f04c:	4618      	mov	r0, r3
 800f04e:	f7ff f8cf 	bl	800e1f0 <LST_insert_tail>
  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 800f052:	4805      	ldr	r0, [pc, #20]	; (800f068 <SendFreeBuf+0x38>)
 800f054:	f7ff f884 	bl	800e160 <LST_is_empty>
 800f058:	4603      	mov	r3, r0
 800f05a:	2b00      	cmp	r3, #0
 800f05c:	d0ec      	beq.n	800f038 <SendFreeBuf+0x8>
  }

  return;
 800f05e:	bf00      	nop
}
 800f060:	3708      	adds	r7, #8
 800f062:	46bd      	mov	sp, r7
 800f064:	bd80      	pop	{r7, pc}
 800f066:	bf00      	nop
 800f068:	20001868 	.word	0x20001868
 800f06c:	20030000 	.word	0x20030000

0800f070 <TL_TRACES_Init>:

/******************************************************************************
 * TRACES
 ******************************************************************************/
void TL_TRACES_Init( void )
{
 800f070:	b580      	push	{r7, lr}
 800f072:	af00      	add	r7, sp, #0
  LST_init_head (&TracesEvtQueue);
 800f074:	4805      	ldr	r0, [pc, #20]	; (800f08c <TL_TRACES_Init+0x1c>)
 800f076:	f7ff f863 	bl	800e140 <LST_init_head>

  TL_RefTable.p_traces_table->traces_queue = (uint8_t*)&TracesEvtQueue;
 800f07a:	4b05      	ldr	r3, [pc, #20]	; (800f090 <TL_TRACES_Init+0x20>)
 800f07c:	695b      	ldr	r3, [r3, #20]
 800f07e:	4a03      	ldr	r2, [pc, #12]	; (800f08c <TL_TRACES_Init+0x1c>)
 800f080:	601a      	str	r2, [r3, #0]

  HW_IPCC_TRACES_Init();
 800f082:	f7f6 fb0b 	bl	800569c <HW_IPCC_TRACES_Init>

  return;
 800f086:	bf00      	nop
}
 800f088:	bd80      	pop	{r7, pc}
 800f08a:	bf00      	nop
 800f08c:	200301cc 	.word	0x200301cc
 800f090:	20030000 	.word	0x20030000

0800f094 <HW_IPCC_TRACES_EvtNot>:

void HW_IPCC_TRACES_EvtNot(void)
{
 800f094:	b580      	push	{r7, lr}
 800f096:	b082      	sub	sp, #8
 800f098:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *phcievt;

  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 800f09a:	e008      	b.n	800f0ae <HW_IPCC_TRACES_EvtNot+0x1a>
  {
    LST_remove_head (&TracesEvtQueue, (tListNode **)&phcievt);
 800f09c:	1d3b      	adds	r3, r7, #4
 800f09e:	4619      	mov	r1, r3
 800f0a0:	4808      	ldr	r0, [pc, #32]	; (800f0c4 <HW_IPCC_TRACES_EvtNot+0x30>)
 800f0a2:	f7ff f8ec 	bl	800e27e <LST_remove_head>
    TL_TRACES_EvtReceived( phcievt );
 800f0a6:	687b      	ldr	r3, [r7, #4]
 800f0a8:	4618      	mov	r0, r3
 800f0aa:	f000 f80d 	bl	800f0c8 <TL_TRACES_EvtReceived>
  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 800f0ae:	4805      	ldr	r0, [pc, #20]	; (800f0c4 <HW_IPCC_TRACES_EvtNot+0x30>)
 800f0b0:	f7ff f856 	bl	800e160 <LST_is_empty>
 800f0b4:	4603      	mov	r3, r0
 800f0b6:	2b00      	cmp	r3, #0
 800f0b8:	d0f0      	beq.n	800f09c <HW_IPCC_TRACES_EvtNot+0x8>
  }

  return;
 800f0ba:	bf00      	nop
}
 800f0bc:	3708      	adds	r7, #8
 800f0be:	46bd      	mov	sp, r7
 800f0c0:	bd80      	pop	{r7, pc}
 800f0c2:	bf00      	nop
 800f0c4:	200301cc 	.word	0x200301cc

0800f0c8 <TL_TRACES_EvtReceived>:

__WEAK void TL_TRACES_EvtReceived( TL_EvtPacket_t * hcievt )
{
 800f0c8:	b480      	push	{r7}
 800f0ca:	b083      	sub	sp, #12
 800f0cc:	af00      	add	r7, sp, #0
 800f0ce:	6078      	str	r0, [r7, #4]
  (void)(hcievt);
}
 800f0d0:	bf00      	nop
 800f0d2:	370c      	adds	r7, #12
 800f0d4:	46bd      	mov	sp, r7
 800f0d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0da:	4770      	bx	lr

0800f0dc <OutputDbgTrace>:

/******************************************************************************
 * DEBUG INFORMATION
 ******************************************************************************/
static void OutputDbgTrace(TL_MB_PacketType_t packet_type, uint8_t* buffer)
{
 800f0dc:	b480      	push	{r7}
 800f0de:	b085      	sub	sp, #20
 800f0e0:	af00      	add	r7, sp, #0
 800f0e2:	4603      	mov	r3, r0
 800f0e4:	6039      	str	r1, [r7, #0]
 800f0e6:	71fb      	strb	r3, [r7, #7]
  TL_EvtPacket_t *p_evt_packet;
  TL_CmdPacket_t *p_cmd_packet;

  switch(packet_type)
 800f0e8:	79fb      	ldrb	r3, [r7, #7]
 800f0ea:	2b06      	cmp	r3, #6
 800f0ec:	d845      	bhi.n	800f17a <OutputDbgTrace+0x9e>
 800f0ee:	a201      	add	r2, pc, #4	; (adr r2, 800f0f4 <OutputDbgTrace+0x18>)
 800f0f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f0f4:	0800f111 	.word	0x0800f111
 800f0f8:	0800f135 	.word	0x0800f135
 800f0fc:	0800f13b 	.word	0x0800f13b
 800f100:	0800f14f 	.word	0x0800f14f
 800f104:	0800f15b 	.word	0x0800f15b
 800f108:	0800f161 	.word	0x0800f161
 800f10c:	0800f16f 	.word	0x0800f16f
  {
    case TL_MB_MM_RELEASE_BUFFER:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 800f110:	683b      	ldr	r3, [r7, #0]
 800f112:	60fb      	str	r3, [r7, #12]
      switch(p_evt_packet->evtserial.evt.evtcode)
 800f114:	68fb      	ldr	r3, [r7, #12]
 800f116:	7a5b      	ldrb	r3, [r3, #9]
 800f118:	2bff      	cmp	r3, #255	; 0xff
 800f11a:	d005      	beq.n	800f128 <OutputDbgTrace+0x4c>
 800f11c:	2bff      	cmp	r3, #255	; 0xff
 800f11e:	dc05      	bgt.n	800f12c <OutputDbgTrace+0x50>
 800f120:	2b0e      	cmp	r3, #14
 800f122:	d005      	beq.n	800f130 <OutputDbgTrace+0x54>
 800f124:	2b0f      	cmp	r3, #15
          break;

        default:
          TL_MM_DBG_MSG("mm evt released: 0x%02X", p_evt_packet->evtserial.evt.evtcode);
          TL_MM_DBG_MSG(" buffer addr: 0x%08X", p_evt_packet);
          break;
 800f126:	e001      	b.n	800f12c <OutputDbgTrace+0x50>
          break;
 800f128:	bf00      	nop
 800f12a:	e027      	b.n	800f17c <OutputDbgTrace+0xa0>
          break;
 800f12c:	bf00      	nop
 800f12e:	e025      	b.n	800f17c <OutputDbgTrace+0xa0>
          break;
 800f130:	bf00      	nop
      }

      TL_MM_DBG_MSG("\r\n");
      break;
 800f132:	e023      	b.n	800f17c <OutputDbgTrace+0xa0>

    case TL_MB_BLE_CMD:
      p_cmd_packet = (TL_CmdPacket_t*)buffer;
 800f134:	683b      	ldr	r3, [r7, #0]
 800f136:	60bb      	str	r3, [r7, #8]
        TL_HCI_CMD_DBG_BUF(p_cmd_packet->cmdserial.cmd.payload, p_cmd_packet->cmdserial.cmd.plen, "");
      }
      TL_HCI_CMD_DBG_MSG("\r\n");

      TL_HCI_CMD_DBG_RAW(&p_cmd_packet->cmdserial, p_cmd_packet->cmdserial.cmd.plen+TL_CMD_HDR_SIZE);
      break;
 800f138:	e020      	b.n	800f17c <OutputDbgTrace+0xa0>

    case TL_MB_BLE_CMD_RSP:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 800f13a:	683b      	ldr	r3, [r7, #0]
 800f13c:	60fb      	str	r3, [r7, #12]
      switch(p_evt_packet->evtserial.evt.evtcode)
 800f13e:	68fb      	ldr	r3, [r7, #12]
 800f140:	7a5b      	ldrb	r3, [r3, #9]
 800f142:	2b0e      	cmp	r3, #14
 800f144:	d001      	beq.n	800f14a <OutputDbgTrace+0x6e>
 800f146:	2b0f      	cmp	r3, #15
          }
          break;

        default:
          TL_HCI_CMD_DBG_MSG("unknown ble rsp received: %02X", p_evt_packet->evtserial.evt.evtcode);
          break;
 800f148:	e000      	b.n	800f14c <OutputDbgTrace+0x70>
          break;
 800f14a:	bf00      	nop
      }

      TL_HCI_CMD_DBG_MSG("\r\n");

      TL_HCI_CMD_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 800f14c:	e016      	b.n	800f17c <OutputDbgTrace+0xa0>

    case TL_MB_BLE_ASYNCH_EVT:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 800f14e:	683b      	ldr	r3, [r7, #0]
 800f150:	60fb      	str	r3, [r7, #12]
      if(p_evt_packet->evtserial.evt.evtcode != TL_BLEEVT_VS_OPCODE)
 800f152:	68fb      	ldr	r3, [r7, #12]
 800f154:	7a5b      	ldrb	r3, [r3, #9]
 800f156:	2bff      	cmp	r3, #255	; 0xff
      }

      TL_HCI_EVT_DBG_MSG("\r\n");

      TL_HCI_EVT_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 800f158:	e010      	b.n	800f17c <OutputDbgTrace+0xa0>

    case TL_MB_SYS_CMD:
      p_cmd_packet = (TL_CmdPacket_t*)buffer;
 800f15a:	683b      	ldr	r3, [r7, #0]
 800f15c:	60bb      	str	r3, [r7, #8]
        TL_SHCI_CMD_DBG_BUF(p_cmd_packet->cmdserial.cmd.payload, p_cmd_packet->cmdserial.cmd.plen, "");
      }
      TL_SHCI_CMD_DBG_MSG("\r\n");

      TL_SHCI_CMD_DBG_RAW(&p_cmd_packet->cmdserial, p_cmd_packet->cmdserial.cmd.plen+TL_CMD_HDR_SIZE);
      break;
 800f15e:	e00d      	b.n	800f17c <OutputDbgTrace+0xa0>

    case TL_MB_SYS_CMD_RSP:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 800f160:	683b      	ldr	r3, [r7, #0]
 800f162:	60fb      	str	r3, [r7, #12]
      switch(p_evt_packet->evtserial.evt.evtcode)
 800f164:	68fb      	ldr	r3, [r7, #12]
 800f166:	7a5b      	ldrb	r3, [r3, #9]
 800f168:	2b0e      	cmp	r3, #14
          }
          break;

        default:
          TL_SHCI_CMD_DBG_MSG("unknown sys rsp received: %02X", p_evt_packet->evtserial.evt.evtcode);
          break;
 800f16a:	bf00      	nop
      }

      TL_SHCI_CMD_DBG_MSG("\r\n");

      TL_SHCI_CMD_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 800f16c:	e006      	b.n	800f17c <OutputDbgTrace+0xa0>

    case  TL_MB_SYS_ASYNCH_EVT:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 800f16e:	683b      	ldr	r3, [r7, #0]
 800f170:	60fb      	str	r3, [r7, #12]
      if(p_evt_packet->evtserial.evt.evtcode != TL_BLEEVT_VS_OPCODE)
 800f172:	68fb      	ldr	r3, [r7, #12]
 800f174:	7a5b      	ldrb	r3, [r3, #9]
 800f176:	2bff      	cmp	r3, #255	; 0xff
      }

      TL_SHCI_EVT_DBG_MSG("\r\n");

      TL_SHCI_EVT_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 800f178:	e000      	b.n	800f17c <OutputDbgTrace+0xa0>

    default:
      break;
 800f17a:	bf00      	nop
  }

  return;
 800f17c:	bf00      	nop
}
 800f17e:	3714      	adds	r7, #20
 800f180:	46bd      	mov	sp, r7
 800f182:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f186:	4770      	bx	lr

0800f188 <UTIL_LPM_Init>:

/** @addtogroup TINY_LPM_Exported_function
  * @{
  */
void UTIL_LPM_Init( void )
{
 800f188:	b480      	push	{r7}
 800f18a:	af00      	add	r7, sp, #0
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 800f18c:	4b05      	ldr	r3, [pc, #20]	; (800f1a4 <UTIL_LPM_Init+0x1c>)
 800f18e:	2200      	movs	r2, #0
 800f190:	601a      	str	r2, [r3, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 800f192:	4b05      	ldr	r3, [pc, #20]	; (800f1a8 <UTIL_LPM_Init+0x20>)
 800f194:	2200      	movs	r2, #0
 800f196:	601a      	str	r2, [r3, #0]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 800f198:	bf00      	nop
 800f19a:	46bd      	mov	sp, r7
 800f19c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1a0:	4770      	bx	lr
 800f1a2:	bf00      	nop
 800f1a4:	20001884 	.word	0x20001884
 800f1a8:	20001888 	.word	0x20001888

0800f1ac <UTIL_LPM_SetOffMode>:
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 800f1ac:	b480      	push	{r7}
 800f1ae:	b087      	sub	sp, #28
 800f1b0:	af00      	add	r7, sp, #0
 800f1b2:	6078      	str	r0, [r7, #4]
 800f1b4:	460b      	mov	r3, r1
 800f1b6:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800f1b8:	f3ef 8310 	mrs	r3, PRIMASK
 800f1bc:	613b      	str	r3, [r7, #16]
  return(result);
 800f1be:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 800f1c0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800f1c2:	b672      	cpsid	i
}
 800f1c4:	bf00      	nop
  
  switch(state)
 800f1c6:	78fb      	ldrb	r3, [r7, #3]
 800f1c8:	2b00      	cmp	r3, #0
 800f1ca:	d008      	beq.n	800f1de <UTIL_LPM_SetOffMode+0x32>
 800f1cc:	2b01      	cmp	r3, #1
 800f1ce:	d10e      	bne.n	800f1ee <UTIL_LPM_SetOffMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      OffModeDisable |= lpm_id_bm;
 800f1d0:	4b0d      	ldr	r3, [pc, #52]	; (800f208 <UTIL_LPM_SetOffMode+0x5c>)
 800f1d2:	681a      	ldr	r2, [r3, #0]
 800f1d4:	687b      	ldr	r3, [r7, #4]
 800f1d6:	4313      	orrs	r3, r2
 800f1d8:	4a0b      	ldr	r2, [pc, #44]	; (800f208 <UTIL_LPM_SetOffMode+0x5c>)
 800f1da:	6013      	str	r3, [r2, #0]
      break;
 800f1dc:	e008      	b.n	800f1f0 <UTIL_LPM_SetOffMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      OffModeDisable &= ( ~lpm_id_bm );
 800f1de:	687b      	ldr	r3, [r7, #4]
 800f1e0:	43da      	mvns	r2, r3
 800f1e2:	4b09      	ldr	r3, [pc, #36]	; (800f208 <UTIL_LPM_SetOffMode+0x5c>)
 800f1e4:	681b      	ldr	r3, [r3, #0]
 800f1e6:	4013      	ands	r3, r2
 800f1e8:	4a07      	ldr	r2, [pc, #28]	; (800f208 <UTIL_LPM_SetOffMode+0x5c>)
 800f1ea:	6013      	str	r3, [r2, #0]
      break;
 800f1ec:	e000      	b.n	800f1f0 <UTIL_LPM_SetOffMode+0x44>
    }
  default :
    {
      break;
 800f1ee:	bf00      	nop
 800f1f0:	697b      	ldr	r3, [r7, #20]
 800f1f2:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800f1f4:	68fb      	ldr	r3, [r7, #12]
 800f1f6:	f383 8810 	msr	PRIMASK, r3
}
 800f1fa:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 800f1fc:	bf00      	nop
 800f1fe:	371c      	adds	r7, #28
 800f200:	46bd      	mov	sp, r7
 800f202:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f206:	4770      	bx	lr
 800f208:	20001888 	.word	0x20001888

0800f20c <UTIL_SEQ_Run>:
 * That is the reason why many variables that are used only in that function are declared static.
 * Note: These variables could have been declared static in the function.
 *
 */
void UTIL_SEQ_Run( UTIL_SEQ_bm_t Mask_bm )
{
 800f20c:	b580      	push	{r7, lr}
 800f20e:	b090      	sub	sp, #64	; 0x40
 800f210:	af00      	add	r7, sp, #0
 800f212:	6078      	str	r0, [r7, #4]
  /*
   * When this function is nested, the mask to be applied cannot be larger than the first call
   * The mask is always getting smaller and smaller
   * A copy is made of the mask set by UTIL_SEQ_Run() in case it is called again in the task
   */
  super_mask_backup = SuperMask;
 800f214:	4b73      	ldr	r3, [pc, #460]	; (800f3e4 <UTIL_SEQ_Run+0x1d8>)
 800f216:	681b      	ldr	r3, [r3, #0]
 800f218:	62bb      	str	r3, [r7, #40]	; 0x28
  SuperMask &= Mask_bm;
 800f21a:	4b72      	ldr	r3, [pc, #456]	; (800f3e4 <UTIL_SEQ_Run+0x1d8>)
 800f21c:	681a      	ldr	r2, [r3, #0]
 800f21e:	687b      	ldr	r3, [r7, #4]
 800f220:	4013      	ands	r3, r2
 800f222:	4a70      	ldr	r2, [pc, #448]	; (800f3e4 <UTIL_SEQ_Run+0x1d8>)
 800f224:	6013      	str	r3, [r2, #0]
   * TaskMask that comes from UTIL_SEQ_PauseTask() / UTIL_SEQ_ResumeTask
   * SuperMask that comes from UTIL_SEQ_Run
   * If the waited event is there, exit from  UTIL_SEQ_Run() to return to the
   * waiting task
   */
  local_taskset = TaskSet;
 800f226:	4b70      	ldr	r3, [pc, #448]	; (800f3e8 <UTIL_SEQ_Run+0x1dc>)
 800f228:	681b      	ldr	r3, [r3, #0]
 800f22a:	63bb      	str	r3, [r7, #56]	; 0x38
  local_evtset = EvtSet;
 800f22c:	4b6f      	ldr	r3, [pc, #444]	; (800f3ec <UTIL_SEQ_Run+0x1e0>)
 800f22e:	681b      	ldr	r3, [r3, #0]
 800f230:	637b      	str	r3, [r7, #52]	; 0x34
  local_taskmask = TaskMask;
 800f232:	4b6f      	ldr	r3, [pc, #444]	; (800f3f0 <UTIL_SEQ_Run+0x1e4>)
 800f234:	681b      	ldr	r3, [r3, #0]
 800f236:	633b      	str	r3, [r7, #48]	; 0x30
  local_evtwaited =  EvtWaited;
 800f238:	4b6e      	ldr	r3, [pc, #440]	; (800f3f4 <UTIL_SEQ_Run+0x1e8>)
 800f23a:	681b      	ldr	r3, [r3, #0]
 800f23c:	62fb      	str	r3, [r7, #44]	; 0x2c
  while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 800f23e:	e08d      	b.n	800f35c <UTIL_SEQ_Run+0x150>
  {
    counter = 0U;
 800f240:	2300      	movs	r3, #0
 800f242:	63fb      	str	r3, [r7, #60]	; 0x3c
    /*
     * When a flag is set, the associated bit is set in TaskPrio[counter].priority mask depending
     * on the priority parameter given from UTIL_SEQ_SetTask()
     * The while loop is looking for a flag set from the highest priority maskr to the lower
     */
    while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 800f244:	e002      	b.n	800f24c <UTIL_SEQ_Run+0x40>
    {
      counter++;
 800f246:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f248:	3301      	adds	r3, #1
 800f24a:	63fb      	str	r3, [r7, #60]	; 0x3c
    while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 800f24c:	4a6a      	ldr	r2, [pc, #424]	; (800f3f8 <UTIL_SEQ_Run+0x1ec>)
 800f24e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f250:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800f254:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f256:	401a      	ands	r2, r3
 800f258:	4b62      	ldr	r3, [pc, #392]	; (800f3e4 <UTIL_SEQ_Run+0x1d8>)
 800f25a:	681b      	ldr	r3, [r3, #0]
 800f25c:	4013      	ands	r3, r2
 800f25e:	2b00      	cmp	r3, #0
 800f260:	d0f1      	beq.n	800f246 <UTIL_SEQ_Run+0x3a>
    }

    current_task_set = TaskPrio[counter].priority & local_taskmask & SuperMask;
 800f262:	4a65      	ldr	r2, [pc, #404]	; (800f3f8 <UTIL_SEQ_Run+0x1ec>)
 800f264:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f266:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800f26a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f26c:	401a      	ands	r2, r3
 800f26e:	4b5d      	ldr	r3, [pc, #372]	; (800f3e4 <UTIL_SEQ_Run+0x1d8>)
 800f270:	681b      	ldr	r3, [r3, #0]
 800f272:	4013      	ands	r3, r2
 800f274:	627b      	str	r3, [r7, #36]	; 0x24
     * so that the second one can be executed.
     * Note that the first flag is not removed from the list of pending task but just masked by the round_robin mask
     *
     * In the check below, the round_robin mask is reinitialize in case all pending tasks haven been executed at least once
     */
    if ((TaskPrio[counter].round_robin & current_task_set) == 0U)
 800f276:	4a60      	ldr	r2, [pc, #384]	; (800f3f8 <UTIL_SEQ_Run+0x1ec>)
 800f278:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f27a:	00db      	lsls	r3, r3, #3
 800f27c:	4413      	add	r3, r2
 800f27e:	685a      	ldr	r2, [r3, #4]
 800f280:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f282:	4013      	ands	r3, r2
 800f284:	2b00      	cmp	r3, #0
 800f286:	d106      	bne.n	800f296 <UTIL_SEQ_Run+0x8a>
    {
      TaskPrio[counter].round_robin = UTIL_SEQ_ALL_BIT_SET;
 800f288:	4a5b      	ldr	r2, [pc, #364]	; (800f3f8 <UTIL_SEQ_Run+0x1ec>)
 800f28a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f28c:	00db      	lsls	r3, r3, #3
 800f28e:	4413      	add	r3, r2
 800f290:	f04f 32ff 	mov.w	r2, #4294967295
 800f294:	605a      	str	r2, [r3, #4]
  /*
   * Read the flag index of the task to be executed
	 * Once the index is read, the associated task will be executed even though a higher priority stack is requested
	 * before task execution.
	 */
    CurrentTaskIdx = (SEQ_BitPosition(current_task_set & TaskPrio[counter].round_robin));
 800f296:	4a58      	ldr	r2, [pc, #352]	; (800f3f8 <UTIL_SEQ_Run+0x1ec>)
 800f298:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f29a:	00db      	lsls	r3, r3, #3
 800f29c:	4413      	add	r3, r2
 800f29e:	685a      	ldr	r2, [r3, #4]
 800f2a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f2a2:	4013      	ands	r3, r2
 800f2a4:	4618      	mov	r0, r3
 800f2a6:	f000 f9b3 	bl	800f610 <SEQ_BitPosition>
 800f2aa:	4603      	mov	r3, r0
 800f2ac:	461a      	mov	r2, r3
 800f2ae:	4b53      	ldr	r3, [pc, #332]	; (800f3fc <UTIL_SEQ_Run+0x1f0>)
 800f2b0:	601a      	str	r2, [r3, #0]

    /*
     * remove from the roun_robin mask the task that has been selected to be executed
     */
    TaskPrio[counter].round_robin &= ~(1U << CurrentTaskIdx);
 800f2b2:	4a51      	ldr	r2, [pc, #324]	; (800f3f8 <UTIL_SEQ_Run+0x1ec>)
 800f2b4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f2b6:	00db      	lsls	r3, r3, #3
 800f2b8:	4413      	add	r3, r2
 800f2ba:	685a      	ldr	r2, [r3, #4]
 800f2bc:	4b4f      	ldr	r3, [pc, #316]	; (800f3fc <UTIL_SEQ_Run+0x1f0>)
 800f2be:	681b      	ldr	r3, [r3, #0]
 800f2c0:	2101      	movs	r1, #1
 800f2c2:	fa01 f303 	lsl.w	r3, r1, r3
 800f2c6:	43db      	mvns	r3, r3
 800f2c8:	401a      	ands	r2, r3
 800f2ca:	494b      	ldr	r1, [pc, #300]	; (800f3f8 <UTIL_SEQ_Run+0x1ec>)
 800f2cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f2ce:	00db      	lsls	r3, r3, #3
 800f2d0:	440b      	add	r3, r1
 800f2d2:	605a      	str	r2, [r3, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800f2d4:	f3ef 8310 	mrs	r3, PRIMASK
 800f2d8:	61bb      	str	r3, [r7, #24]
  return(result);
 800f2da:	69bb      	ldr	r3, [r7, #24]

    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800f2dc:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 800f2de:	b672      	cpsid	i
}
 800f2e0:	bf00      	nop
    /* remove from the list or pending task the one that has been selected to be executed */
    TaskSet &= ~(1U << CurrentTaskIdx);
 800f2e2:	4b46      	ldr	r3, [pc, #280]	; (800f3fc <UTIL_SEQ_Run+0x1f0>)
 800f2e4:	681b      	ldr	r3, [r3, #0]
 800f2e6:	2201      	movs	r2, #1
 800f2e8:	fa02 f303 	lsl.w	r3, r2, r3
 800f2ec:	43da      	mvns	r2, r3
 800f2ee:	4b3e      	ldr	r3, [pc, #248]	; (800f3e8 <UTIL_SEQ_Run+0x1dc>)
 800f2f0:	681b      	ldr	r3, [r3, #0]
 800f2f2:	4013      	ands	r3, r2
 800f2f4:	4a3c      	ldr	r2, [pc, #240]	; (800f3e8 <UTIL_SEQ_Run+0x1dc>)
 800f2f6:	6013      	str	r3, [r2, #0]
    /* remove from all priority mask the task that has been selected to be executed */
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 800f2f8:	2302      	movs	r3, #2
 800f2fa:	63fb      	str	r3, [r7, #60]	; 0x3c
 800f2fc:	e013      	b.n	800f326 <UTIL_SEQ_Run+0x11a>
    {
      TaskPrio[counter - 1U].priority &= ~(1U << CurrentTaskIdx);
 800f2fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f300:	3b01      	subs	r3, #1
 800f302:	4a3d      	ldr	r2, [pc, #244]	; (800f3f8 <UTIL_SEQ_Run+0x1ec>)
 800f304:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 800f308:	4b3c      	ldr	r3, [pc, #240]	; (800f3fc <UTIL_SEQ_Run+0x1f0>)
 800f30a:	681b      	ldr	r3, [r3, #0]
 800f30c:	2201      	movs	r2, #1
 800f30e:	fa02 f303 	lsl.w	r3, r2, r3
 800f312:	43da      	mvns	r2, r3
 800f314:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f316:	3b01      	subs	r3, #1
 800f318:	400a      	ands	r2, r1
 800f31a:	4937      	ldr	r1, [pc, #220]	; (800f3f8 <UTIL_SEQ_Run+0x1ec>)
 800f31c:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 800f320:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f322:	3b01      	subs	r3, #1
 800f324:	63fb      	str	r3, [r7, #60]	; 0x3c
 800f326:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f328:	2b00      	cmp	r3, #0
 800f32a:	d1e8      	bne.n	800f2fe <UTIL_SEQ_Run+0xf2>
 800f32c:	6a3b      	ldr	r3, [r7, #32]
 800f32e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800f330:	697b      	ldr	r3, [r7, #20]
 800f332:	f383 8810 	msr	PRIMASK, r3
}
 800f336:	bf00      	nop
    }
    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    /* Execute the task */
    TaskCb[CurrentTaskIdx]( );
 800f338:	4b30      	ldr	r3, [pc, #192]	; (800f3fc <UTIL_SEQ_Run+0x1f0>)
 800f33a:	681b      	ldr	r3, [r3, #0]
 800f33c:	4a30      	ldr	r2, [pc, #192]	; (800f400 <UTIL_SEQ_Run+0x1f4>)
 800f33e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f342:	4798      	blx	r3
    local_taskset = TaskSet;
 800f344:	4b28      	ldr	r3, [pc, #160]	; (800f3e8 <UTIL_SEQ_Run+0x1dc>)
 800f346:	681b      	ldr	r3, [r3, #0]
 800f348:	63bb      	str	r3, [r7, #56]	; 0x38
    local_evtset = EvtSet;
 800f34a:	4b28      	ldr	r3, [pc, #160]	; (800f3ec <UTIL_SEQ_Run+0x1e0>)
 800f34c:	681b      	ldr	r3, [r3, #0]
 800f34e:	637b      	str	r3, [r7, #52]	; 0x34
    local_taskmask = TaskMask;
 800f350:	4b27      	ldr	r3, [pc, #156]	; (800f3f0 <UTIL_SEQ_Run+0x1e4>)
 800f352:	681b      	ldr	r3, [r3, #0]
 800f354:	633b      	str	r3, [r7, #48]	; 0x30
    local_evtwaited = EvtWaited;
 800f356:	4b27      	ldr	r3, [pc, #156]	; (800f3f4 <UTIL_SEQ_Run+0x1e8>)
 800f358:	681b      	ldr	r3, [r3, #0]
 800f35a:	62fb      	str	r3, [r7, #44]	; 0x2c
  while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 800f35c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800f35e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f360:	401a      	ands	r2, r3
 800f362:	4b20      	ldr	r3, [pc, #128]	; (800f3e4 <UTIL_SEQ_Run+0x1d8>)
 800f364:	681b      	ldr	r3, [r3, #0]
 800f366:	4013      	ands	r3, r2
 800f368:	2b00      	cmp	r3, #0
 800f36a:	d005      	beq.n	800f378 <UTIL_SEQ_Run+0x16c>
 800f36c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800f36e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f370:	4013      	ands	r3, r2
 800f372:	2b00      	cmp	r3, #0
 800f374:	f43f af64 	beq.w	800f240 <UTIL_SEQ_Run+0x34>
  }
  //HAL_Delay(200);
  /* the set of CurrentTaskIdx to no task running allows to call WaitEvt in the Pre/Post ilde context */
  CurrentTaskIdx = UTIL_SEQ_NOTASKRUNNING;
 800f378:	4b20      	ldr	r3, [pc, #128]	; (800f3fc <UTIL_SEQ_Run+0x1f0>)
 800f37a:	f04f 32ff 	mov.w	r2, #4294967295
 800f37e:	601a      	str	r2, [r3, #0]
  UTIL_SEQ_PreIdle( );
 800f380:	f000 f938 	bl	800f5f4 <UTIL_SEQ_PreIdle>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800f384:	f3ef 8310 	mrs	r3, PRIMASK
 800f388:	613b      	str	r3, [r7, #16]
  return(result);
 800f38a:	693b      	ldr	r3, [r7, #16]

  UTIL_SEQ_ENTER_CRITICAL_SECTION_IDLE( );
 800f38c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 800f38e:	b672      	cpsid	i
}
 800f390:	bf00      	nop
  local_taskset = TaskSet;
 800f392:	4b15      	ldr	r3, [pc, #84]	; (800f3e8 <UTIL_SEQ_Run+0x1dc>)
 800f394:	681b      	ldr	r3, [r3, #0]
 800f396:	63bb      	str	r3, [r7, #56]	; 0x38
  local_evtset = EvtSet;
 800f398:	4b14      	ldr	r3, [pc, #80]	; (800f3ec <UTIL_SEQ_Run+0x1e0>)
 800f39a:	681b      	ldr	r3, [r3, #0]
 800f39c:	637b      	str	r3, [r7, #52]	; 0x34
  local_taskmask = TaskMask;
 800f39e:	4b14      	ldr	r3, [pc, #80]	; (800f3f0 <UTIL_SEQ_Run+0x1e4>)
 800f3a0:	681b      	ldr	r3, [r3, #0]
 800f3a2:	633b      	str	r3, [r7, #48]	; 0x30
  if ((local_taskset & local_taskmask & SuperMask) == 0U)
 800f3a4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800f3a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f3a8:	401a      	ands	r2, r3
 800f3aa:	4b0e      	ldr	r3, [pc, #56]	; (800f3e4 <UTIL_SEQ_Run+0x1d8>)
 800f3ac:	681b      	ldr	r3, [r3, #0]
 800f3ae:	4013      	ands	r3, r2
 800f3b0:	2b00      	cmp	r3, #0
 800f3b2:	d107      	bne.n	800f3c4 <UTIL_SEQ_Run+0x1b8>
  {
    if ((local_evtset & EvtWaited)== 0U)
 800f3b4:	4b0f      	ldr	r3, [pc, #60]	; (800f3f4 <UTIL_SEQ_Run+0x1e8>)
 800f3b6:	681a      	ldr	r2, [r3, #0]
 800f3b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f3ba:	4013      	ands	r3, r2
 800f3bc:	2b00      	cmp	r3, #0
 800f3be:	d101      	bne.n	800f3c4 <UTIL_SEQ_Run+0x1b8>
    {
      UTIL_SEQ_Idle( );
 800f3c0:	f7f2 fb64 	bl	8001a8c <UTIL_SEQ_Idle>
 800f3c4:	69fb      	ldr	r3, [r7, #28]
 800f3c6:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800f3c8:	68fb      	ldr	r3, [r7, #12]
 800f3ca:	f383 8810 	msr	PRIMASK, r3
}
 800f3ce:	bf00      	nop
    }
  }
  UTIL_SEQ_EXIT_CRITICAL_SECTION_IDLE( );

  UTIL_SEQ_PostIdle( );
 800f3d0:	f000 f917 	bl	800f602 <UTIL_SEQ_PostIdle>

  /* restore the mask from UTIL_SEQ_Run() */
  SuperMask = super_mask_backup;
 800f3d4:	4a03      	ldr	r2, [pc, #12]	; (800f3e4 <UTIL_SEQ_Run+0x1d8>)
 800f3d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f3d8:	6013      	str	r3, [r2, #0]

  return;
 800f3da:	bf00      	nop
}
 800f3dc:	3740      	adds	r7, #64	; 0x40
 800f3de:	46bd      	mov	sp, r7
 800f3e0:	bd80      	pop	{r7, pc}
 800f3e2:	bf00      	nop
 800f3e4:	20000048 	.word	0x20000048
 800f3e8:	2000188c 	.word	0x2000188c
 800f3ec:	20001890 	.word	0x20001890
 800f3f0:	20000044 	.word	0x20000044
 800f3f4:	20001894 	.word	0x20001894
 800f3f8:	2000191c 	.word	0x2000191c
 800f3fc:	20001898 	.word	0x20001898
 800f400:	2000189c 	.word	0x2000189c

0800f404 <UTIL_SEQ_RegTask>:

void UTIL_SEQ_RegTask(UTIL_SEQ_bm_t TaskId_bm, uint32_t Flags, void (*Task)( void ))
{
 800f404:	b580      	push	{r7, lr}
 800f406:	b088      	sub	sp, #32
 800f408:	af00      	add	r7, sp, #0
 800f40a:	60f8      	str	r0, [r7, #12]
 800f40c:	60b9      	str	r1, [r7, #8]
 800f40e:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800f410:	f3ef 8310 	mrs	r3, PRIMASK
 800f414:	617b      	str	r3, [r7, #20]
  return(result);
 800f416:	697b      	ldr	r3, [r7, #20]
  (void)Flags;
  UTIL_SEQ_ENTER_CRITICAL_SECTION();
 800f418:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 800f41a:	b672      	cpsid	i
}
 800f41c:	bf00      	nop

  TaskCb[SEQ_BitPosition(TaskId_bm)] = Task;
 800f41e:	68f8      	ldr	r0, [r7, #12]
 800f420:	f000 f8f6 	bl	800f610 <SEQ_BitPosition>
 800f424:	4603      	mov	r3, r0
 800f426:	4619      	mov	r1, r3
 800f428:	4a06      	ldr	r2, [pc, #24]	; (800f444 <UTIL_SEQ_RegTask+0x40>)
 800f42a:	687b      	ldr	r3, [r7, #4]
 800f42c:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800f430:	69fb      	ldr	r3, [r7, #28]
 800f432:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800f434:	69bb      	ldr	r3, [r7, #24]
 800f436:	f383 8810 	msr	PRIMASK, r3
}
 800f43a:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION();

  return;
 800f43c:	bf00      	nop
}
 800f43e:	3720      	adds	r7, #32
 800f440:	46bd      	mov	sp, r7
 800f442:	bd80      	pop	{r7, pc}
 800f444:	2000189c 	.word	0x2000189c

0800f448 <UTIL_SEQ_SetTask>:

void UTIL_SEQ_SetTask( UTIL_SEQ_bm_t TaskId_bm , uint32_t Task_Prio )
{
 800f448:	b480      	push	{r7}
 800f44a:	b087      	sub	sp, #28
 800f44c:	af00      	add	r7, sp, #0
 800f44e:	6078      	str	r0, [r7, #4]
 800f450:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800f452:	f3ef 8310 	mrs	r3, PRIMASK
 800f456:	60fb      	str	r3, [r7, #12]
  return(result);
 800f458:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800f45a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800f45c:	b672      	cpsid	i
}
 800f45e:	bf00      	nop

  TaskSet |= TaskId_bm;
 800f460:	4b0d      	ldr	r3, [pc, #52]	; (800f498 <UTIL_SEQ_SetTask+0x50>)
 800f462:	681a      	ldr	r2, [r3, #0]
 800f464:	687b      	ldr	r3, [r7, #4]
 800f466:	4313      	orrs	r3, r2
 800f468:	4a0b      	ldr	r2, [pc, #44]	; (800f498 <UTIL_SEQ_SetTask+0x50>)
 800f46a:	6013      	str	r3, [r2, #0]
  TaskPrio[Task_Prio].priority |= TaskId_bm;
 800f46c:	4a0b      	ldr	r2, [pc, #44]	; (800f49c <UTIL_SEQ_SetTask+0x54>)
 800f46e:	683b      	ldr	r3, [r7, #0]
 800f470:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800f474:	687b      	ldr	r3, [r7, #4]
 800f476:	431a      	orrs	r2, r3
 800f478:	4908      	ldr	r1, [pc, #32]	; (800f49c <UTIL_SEQ_SetTask+0x54>)
 800f47a:	683b      	ldr	r3, [r7, #0]
 800f47c:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
 800f480:	697b      	ldr	r3, [r7, #20]
 800f482:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800f484:	693b      	ldr	r3, [r7, #16]
 800f486:	f383 8810 	msr	PRIMASK, r3
}
 800f48a:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 800f48c:	bf00      	nop
}
 800f48e:	371c      	adds	r7, #28
 800f490:	46bd      	mov	sp, r7
 800f492:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f496:	4770      	bx	lr
 800f498:	2000188c 	.word	0x2000188c
 800f49c:	2000191c 	.word	0x2000191c

0800f4a0 <UTIL_SEQ_PauseTask>:
  UTIL_SEQ_EXIT_CRITICAL_SECTION();
  return _status;
}

void UTIL_SEQ_PauseTask( UTIL_SEQ_bm_t TaskId_bm )
{
 800f4a0:	b480      	push	{r7}
 800f4a2:	b087      	sub	sp, #28
 800f4a4:	af00      	add	r7, sp, #0
 800f4a6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800f4a8:	f3ef 8310 	mrs	r3, PRIMASK
 800f4ac:	60fb      	str	r3, [r7, #12]
  return(result);
 800f4ae:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800f4b0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800f4b2:	b672      	cpsid	i
}
 800f4b4:	bf00      	nop

  TaskMask &= (~TaskId_bm);
 800f4b6:	687b      	ldr	r3, [r7, #4]
 800f4b8:	43da      	mvns	r2, r3
 800f4ba:	4b08      	ldr	r3, [pc, #32]	; (800f4dc <UTIL_SEQ_PauseTask+0x3c>)
 800f4bc:	681b      	ldr	r3, [r3, #0]
 800f4be:	4013      	ands	r3, r2
 800f4c0:	4a06      	ldr	r2, [pc, #24]	; (800f4dc <UTIL_SEQ_PauseTask+0x3c>)
 800f4c2:	6013      	str	r3, [r2, #0]
 800f4c4:	697b      	ldr	r3, [r7, #20]
 800f4c6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800f4c8:	693b      	ldr	r3, [r7, #16]
 800f4ca:	f383 8810 	msr	PRIMASK, r3
}
 800f4ce:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 800f4d0:	bf00      	nop
}
 800f4d2:	371c      	adds	r7, #28
 800f4d4:	46bd      	mov	sp, r7
 800f4d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4da:	4770      	bx	lr
 800f4dc:	20000044 	.word	0x20000044

0800f4e0 <UTIL_SEQ_ResumeTask>:
  UTIL_SEQ_EXIT_CRITICAL_SECTION( );
  return _status;
}

void UTIL_SEQ_ResumeTask( UTIL_SEQ_bm_t TaskId_bm )
{
 800f4e0:	b480      	push	{r7}
 800f4e2:	b087      	sub	sp, #28
 800f4e4:	af00      	add	r7, sp, #0
 800f4e6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800f4e8:	f3ef 8310 	mrs	r3, PRIMASK
 800f4ec:	60fb      	str	r3, [r7, #12]
  return(result);
 800f4ee:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800f4f0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800f4f2:	b672      	cpsid	i
}
 800f4f4:	bf00      	nop

  TaskMask |= TaskId_bm;
 800f4f6:	4b09      	ldr	r3, [pc, #36]	; (800f51c <UTIL_SEQ_ResumeTask+0x3c>)
 800f4f8:	681a      	ldr	r2, [r3, #0]
 800f4fa:	687b      	ldr	r3, [r7, #4]
 800f4fc:	4313      	orrs	r3, r2
 800f4fe:	4a07      	ldr	r2, [pc, #28]	; (800f51c <UTIL_SEQ_ResumeTask+0x3c>)
 800f500:	6013      	str	r3, [r2, #0]
 800f502:	697b      	ldr	r3, [r7, #20]
 800f504:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800f506:	693b      	ldr	r3, [r7, #16]
 800f508:	f383 8810 	msr	PRIMASK, r3
}
 800f50c:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 800f50e:	bf00      	nop
}
 800f510:	371c      	adds	r7, #28
 800f512:	46bd      	mov	sp, r7
 800f514:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f518:	4770      	bx	lr
 800f51a:	bf00      	nop
 800f51c:	20000044 	.word	0x20000044

0800f520 <UTIL_SEQ_SetEvt>:

void UTIL_SEQ_SetEvt( UTIL_SEQ_bm_t EvtId_bm )
{
 800f520:	b480      	push	{r7}
 800f522:	b087      	sub	sp, #28
 800f524:	af00      	add	r7, sp, #0
 800f526:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800f528:	f3ef 8310 	mrs	r3, PRIMASK
 800f52c:	60fb      	str	r3, [r7, #12]
  return(result);
 800f52e:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800f530:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800f532:	b672      	cpsid	i
}
 800f534:	bf00      	nop

  EvtSet |= EvtId_bm;
 800f536:	4b09      	ldr	r3, [pc, #36]	; (800f55c <UTIL_SEQ_SetEvt+0x3c>)
 800f538:	681a      	ldr	r2, [r3, #0]
 800f53a:	687b      	ldr	r3, [r7, #4]
 800f53c:	4313      	orrs	r3, r2
 800f53e:	4a07      	ldr	r2, [pc, #28]	; (800f55c <UTIL_SEQ_SetEvt+0x3c>)
 800f540:	6013      	str	r3, [r2, #0]
 800f542:	697b      	ldr	r3, [r7, #20]
 800f544:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800f546:	693b      	ldr	r3, [r7, #16]
 800f548:	f383 8810 	msr	PRIMASK, r3
}
 800f54c:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 800f54e:	bf00      	nop
}
 800f550:	371c      	adds	r7, #28
 800f552:	46bd      	mov	sp, r7
 800f554:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f558:	4770      	bx	lr
 800f55a:	bf00      	nop
 800f55c:	20001890 	.word	0x20001890

0800f560 <UTIL_SEQ_WaitEvt>:

  return;
}

void UTIL_SEQ_WaitEvt(UTIL_SEQ_bm_t EvtId_bm)
{
 800f560:	b580      	push	{r7, lr}
 800f562:	b088      	sub	sp, #32
 800f564:	af00      	add	r7, sp, #0
 800f566:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_bm_t wait_task_idx;
  /*
   * store in local the current_task_id_bm as the global variable CurrentTaskIdx
   * may be overwritten in case there are nested call of UTIL_SEQ_Run()
   */
  current_task_idx = CurrentTaskIdx;
 800f568:	4b1f      	ldr	r3, [pc, #124]	; (800f5e8 <UTIL_SEQ_WaitEvt+0x88>)
 800f56a:	681b      	ldr	r3, [r3, #0]
 800f56c:	61bb      	str	r3, [r7, #24]
  if(UTIL_SEQ_NOTASKRUNNING == CurrentTaskIdx)
 800f56e:	4b1e      	ldr	r3, [pc, #120]	; (800f5e8 <UTIL_SEQ_WaitEvt+0x88>)
 800f570:	681b      	ldr	r3, [r3, #0]
 800f572:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f576:	d102      	bne.n	800f57e <UTIL_SEQ_WaitEvt+0x1e>
  {
    wait_task_idx = 0u;
 800f578:	2300      	movs	r3, #0
 800f57a:	61fb      	str	r3, [r7, #28]
 800f57c:	e005      	b.n	800f58a <UTIL_SEQ_WaitEvt+0x2a>
  }
  else
  {
    wait_task_idx = (uint32_t)1u << CurrentTaskIdx;
 800f57e:	4b1a      	ldr	r3, [pc, #104]	; (800f5e8 <UTIL_SEQ_WaitEvt+0x88>)
 800f580:	681b      	ldr	r3, [r3, #0]
 800f582:	2201      	movs	r2, #1
 800f584:	fa02 f303 	lsl.w	r3, r2, r3
 800f588:	61fb      	str	r3, [r7, #28]
  }

  /* backup the event id that was currently waited */
  event_waited_id_backup = EvtWaited;
 800f58a:	4b18      	ldr	r3, [pc, #96]	; (800f5ec <UTIL_SEQ_WaitEvt+0x8c>)
 800f58c:	681b      	ldr	r3, [r3, #0]
 800f58e:	617b      	str	r3, [r7, #20]
  EvtWaited = EvtId_bm;
 800f590:	4a16      	ldr	r2, [pc, #88]	; (800f5ec <UTIL_SEQ_WaitEvt+0x8c>)
 800f592:	687b      	ldr	r3, [r7, #4]
 800f594:	6013      	str	r3, [r2, #0]
   * The system is waiting only for the last waited event.
   * When it will go out, it will wait again from the previous one.
   * It case it occurs while waiting for the second one, the while loop will exit immediately
   */

  while ((EvtSet & EvtId_bm) == 0U)
 800f596:	e003      	b.n	800f5a0 <UTIL_SEQ_WaitEvt+0x40>
  {
    UTIL_SEQ_EvtIdle(wait_task_idx, EvtId_bm);
 800f598:	6879      	ldr	r1, [r7, #4]
 800f59a:	69f8      	ldr	r0, [r7, #28]
 800f59c:	f7f2 fa7d 	bl	8001a9a <UTIL_SEQ_EvtIdle>
  while ((EvtSet & EvtId_bm) == 0U)
 800f5a0:	4b13      	ldr	r3, [pc, #76]	; (800f5f0 <UTIL_SEQ_WaitEvt+0x90>)
 800f5a2:	681a      	ldr	r2, [r3, #0]
 800f5a4:	687b      	ldr	r3, [r7, #4]
 800f5a6:	4013      	ands	r3, r2
 800f5a8:	2b00      	cmp	r3, #0
 800f5aa:	d0f5      	beq.n	800f598 <UTIL_SEQ_WaitEvt+0x38>
  /*
   * Restore the CurrentTaskIdx that may have been modified by call of UTIL_SEQ_Run() from UTIL_SEQ_EvtIdle()
   * This is required so that a second call of UTIL_SEQ_WaitEvt() in the same process pass the correct current_task_id_bm
   * in the call of UTIL_SEQ_EvtIdle()
   */
  CurrentTaskIdx = current_task_idx;
 800f5ac:	4a0e      	ldr	r2, [pc, #56]	; (800f5e8 <UTIL_SEQ_WaitEvt+0x88>)
 800f5ae:	69bb      	ldr	r3, [r7, #24]
 800f5b0:	6013      	str	r3, [r2, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800f5b2:	f3ef 8310 	mrs	r3, PRIMASK
 800f5b6:	60bb      	str	r3, [r7, #8]
  return(result);
 800f5b8:	68bb      	ldr	r3, [r7, #8]

  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800f5ba:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 800f5bc:	b672      	cpsid	i
}
 800f5be:	bf00      	nop

  EvtSet &= (~EvtId_bm);
 800f5c0:	687b      	ldr	r3, [r7, #4]
 800f5c2:	43da      	mvns	r2, r3
 800f5c4:	4b0a      	ldr	r3, [pc, #40]	; (800f5f0 <UTIL_SEQ_WaitEvt+0x90>)
 800f5c6:	681b      	ldr	r3, [r3, #0]
 800f5c8:	4013      	ands	r3, r2
 800f5ca:	4a09      	ldr	r2, [pc, #36]	; (800f5f0 <UTIL_SEQ_WaitEvt+0x90>)
 800f5cc:	6013      	str	r3, [r2, #0]
 800f5ce:	693b      	ldr	r3, [r7, #16]
 800f5d0:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800f5d2:	68fb      	ldr	r3, [r7, #12]
 800f5d4:	f383 8810 	msr	PRIMASK, r3
}
 800f5d8:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  EvtWaited = event_waited_id_backup;
 800f5da:	4a04      	ldr	r2, [pc, #16]	; (800f5ec <UTIL_SEQ_WaitEvt+0x8c>)
 800f5dc:	697b      	ldr	r3, [r7, #20]
 800f5de:	6013      	str	r3, [r2, #0]
  return;
 800f5e0:	bf00      	nop
}
 800f5e2:	3720      	adds	r7, #32
 800f5e4:	46bd      	mov	sp, r7
 800f5e6:	bd80      	pop	{r7, pc}
 800f5e8:	20001898 	.word	0x20001898
 800f5ec:	20001894 	.word	0x20001894
 800f5f0:	20001890 	.word	0x20001890

0800f5f4 <UTIL_SEQ_PreIdle>:
{
  return;
}

__WEAK void UTIL_SEQ_PreIdle( void )
{
 800f5f4:	b480      	push	{r7}
 800f5f6:	af00      	add	r7, sp, #0
  /*
   * Unless specified by the application, there is nothing to be done
   */
  return;
 800f5f8:	bf00      	nop
}
 800f5fa:	46bd      	mov	sp, r7
 800f5fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f600:	4770      	bx	lr

0800f602 <UTIL_SEQ_PostIdle>:

__WEAK void UTIL_SEQ_PostIdle( void )
{
 800f602:	b480      	push	{r7}
 800f604:	af00      	add	r7, sp, #0
  /*
   * Unless specified by the application, there is nothing to be done
   */
  return;
 800f606:	bf00      	nop
}
 800f608:	46bd      	mov	sp, r7
 800f60a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f60e:	4770      	bx	lr

0800f610 <SEQ_BitPosition>:
 * @brief return the position of the first bit set to 1
 * @param Value 32 bit value
 * @retval bit position
 */
uint8_t SEQ_BitPosition(uint32_t Value)
{
 800f610:	b480      	push	{r7}
 800f612:	b085      	sub	sp, #20
 800f614:	af00      	add	r7, sp, #0
 800f616:	6078      	str	r0, [r7, #4]
uint8_t n = 0U;
 800f618:	2300      	movs	r3, #0
 800f61a:	73fb      	strb	r3, [r7, #15]
uint32_t lvalue = Value;
 800f61c:	687b      	ldr	r3, [r7, #4]
 800f61e:	60bb      	str	r3, [r7, #8]

  if ((lvalue & 0xFFFF0000U) == 0U)  { n  = 16U; lvalue <<= 16U;  }
 800f620:	68bb      	ldr	r3, [r7, #8]
 800f622:	0c1b      	lsrs	r3, r3, #16
 800f624:	041b      	lsls	r3, r3, #16
 800f626:	2b00      	cmp	r3, #0
 800f628:	d104      	bne.n	800f634 <SEQ_BitPosition+0x24>
 800f62a:	2310      	movs	r3, #16
 800f62c:	73fb      	strb	r3, [r7, #15]
 800f62e:	68bb      	ldr	r3, [r7, #8]
 800f630:	041b      	lsls	r3, r3, #16
 800f632:	60bb      	str	r3, [r7, #8]
  if ((lvalue & 0xFF000000U) == 0U)  { n +=  8U; lvalue <<=  8U;  }
 800f634:	68bb      	ldr	r3, [r7, #8]
 800f636:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800f63a:	2b00      	cmp	r3, #0
 800f63c:	d105      	bne.n	800f64a <SEQ_BitPosition+0x3a>
 800f63e:	7bfb      	ldrb	r3, [r7, #15]
 800f640:	3308      	adds	r3, #8
 800f642:	73fb      	strb	r3, [r7, #15]
 800f644:	68bb      	ldr	r3, [r7, #8]
 800f646:	021b      	lsls	r3, r3, #8
 800f648:	60bb      	str	r3, [r7, #8]
  if ((lvalue & 0xF0000000U) == 0U)  { n +=  4U; lvalue <<=  4U;  }
 800f64a:	68bb      	ldr	r3, [r7, #8]
 800f64c:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800f650:	2b00      	cmp	r3, #0
 800f652:	d105      	bne.n	800f660 <SEQ_BitPosition+0x50>
 800f654:	7bfb      	ldrb	r3, [r7, #15]
 800f656:	3304      	adds	r3, #4
 800f658:	73fb      	strb	r3, [r7, #15]
 800f65a:	68bb      	ldr	r3, [r7, #8]
 800f65c:	011b      	lsls	r3, r3, #4
 800f65e:	60bb      	str	r3, [r7, #8]

  n += SEQ_clz_table_4bit[lvalue >> (32-4)];
 800f660:	68bb      	ldr	r3, [r7, #8]
 800f662:	0f1b      	lsrs	r3, r3, #28
 800f664:	4a07      	ldr	r2, [pc, #28]	; (800f684 <SEQ_BitPosition+0x74>)
 800f666:	5cd2      	ldrb	r2, [r2, r3]
 800f668:	7bfb      	ldrb	r3, [r7, #15]
 800f66a:	4413      	add	r3, r2
 800f66c:	73fb      	strb	r3, [r7, #15]

  return (uint8_t)(31U-n);
 800f66e:	7bfb      	ldrb	r3, [r7, #15]
 800f670:	f1c3 031f 	rsb	r3, r3, #31
 800f674:	b2db      	uxtb	r3, r3
}
 800f676:	4618      	mov	r0, r3
 800f678:	3714      	adds	r7, #20
 800f67a:	46bd      	mov	sp, r7
 800f67c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f680:	4770      	bx	lr
 800f682:	bf00      	nop
 800f684:	08016954 	.word	0x08016954

0800f688 <__cvt>:
 800f688:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f68c:	ec55 4b10 	vmov	r4, r5, d0
 800f690:	2d00      	cmp	r5, #0
 800f692:	460e      	mov	r6, r1
 800f694:	4619      	mov	r1, r3
 800f696:	462b      	mov	r3, r5
 800f698:	bfbb      	ittet	lt
 800f69a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800f69e:	461d      	movlt	r5, r3
 800f6a0:	2300      	movge	r3, #0
 800f6a2:	232d      	movlt	r3, #45	; 0x2d
 800f6a4:	700b      	strb	r3, [r1, #0]
 800f6a6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f6a8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800f6ac:	4691      	mov	r9, r2
 800f6ae:	f023 0820 	bic.w	r8, r3, #32
 800f6b2:	bfbc      	itt	lt
 800f6b4:	4622      	movlt	r2, r4
 800f6b6:	4614      	movlt	r4, r2
 800f6b8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800f6bc:	d005      	beq.n	800f6ca <__cvt+0x42>
 800f6be:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800f6c2:	d100      	bne.n	800f6c6 <__cvt+0x3e>
 800f6c4:	3601      	adds	r6, #1
 800f6c6:	2102      	movs	r1, #2
 800f6c8:	e000      	b.n	800f6cc <__cvt+0x44>
 800f6ca:	2103      	movs	r1, #3
 800f6cc:	ab03      	add	r3, sp, #12
 800f6ce:	9301      	str	r3, [sp, #4]
 800f6d0:	ab02      	add	r3, sp, #8
 800f6d2:	9300      	str	r3, [sp, #0]
 800f6d4:	ec45 4b10 	vmov	d0, r4, r5
 800f6d8:	4653      	mov	r3, sl
 800f6da:	4632      	mov	r2, r6
 800f6dc:	f001 f998 	bl	8010a10 <_dtoa_r>
 800f6e0:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800f6e4:	4607      	mov	r7, r0
 800f6e6:	d102      	bne.n	800f6ee <__cvt+0x66>
 800f6e8:	f019 0f01 	tst.w	r9, #1
 800f6ec:	d022      	beq.n	800f734 <__cvt+0xac>
 800f6ee:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800f6f2:	eb07 0906 	add.w	r9, r7, r6
 800f6f6:	d110      	bne.n	800f71a <__cvt+0x92>
 800f6f8:	783b      	ldrb	r3, [r7, #0]
 800f6fa:	2b30      	cmp	r3, #48	; 0x30
 800f6fc:	d10a      	bne.n	800f714 <__cvt+0x8c>
 800f6fe:	2200      	movs	r2, #0
 800f700:	2300      	movs	r3, #0
 800f702:	4620      	mov	r0, r4
 800f704:	4629      	mov	r1, r5
 800f706:	f7f1 f9b7 	bl	8000a78 <__aeabi_dcmpeq>
 800f70a:	b918      	cbnz	r0, 800f714 <__cvt+0x8c>
 800f70c:	f1c6 0601 	rsb	r6, r6, #1
 800f710:	f8ca 6000 	str.w	r6, [sl]
 800f714:	f8da 3000 	ldr.w	r3, [sl]
 800f718:	4499      	add	r9, r3
 800f71a:	2200      	movs	r2, #0
 800f71c:	2300      	movs	r3, #0
 800f71e:	4620      	mov	r0, r4
 800f720:	4629      	mov	r1, r5
 800f722:	f7f1 f9a9 	bl	8000a78 <__aeabi_dcmpeq>
 800f726:	b108      	cbz	r0, 800f72c <__cvt+0xa4>
 800f728:	f8cd 900c 	str.w	r9, [sp, #12]
 800f72c:	2230      	movs	r2, #48	; 0x30
 800f72e:	9b03      	ldr	r3, [sp, #12]
 800f730:	454b      	cmp	r3, r9
 800f732:	d307      	bcc.n	800f744 <__cvt+0xbc>
 800f734:	9b03      	ldr	r3, [sp, #12]
 800f736:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800f738:	1bdb      	subs	r3, r3, r7
 800f73a:	4638      	mov	r0, r7
 800f73c:	6013      	str	r3, [r2, #0]
 800f73e:	b004      	add	sp, #16
 800f740:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f744:	1c59      	adds	r1, r3, #1
 800f746:	9103      	str	r1, [sp, #12]
 800f748:	701a      	strb	r2, [r3, #0]
 800f74a:	e7f0      	b.n	800f72e <__cvt+0xa6>

0800f74c <__exponent>:
 800f74c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f74e:	4603      	mov	r3, r0
 800f750:	2900      	cmp	r1, #0
 800f752:	bfb8      	it	lt
 800f754:	4249      	neglt	r1, r1
 800f756:	f803 2b02 	strb.w	r2, [r3], #2
 800f75a:	bfb4      	ite	lt
 800f75c:	222d      	movlt	r2, #45	; 0x2d
 800f75e:	222b      	movge	r2, #43	; 0x2b
 800f760:	2909      	cmp	r1, #9
 800f762:	7042      	strb	r2, [r0, #1]
 800f764:	dd2a      	ble.n	800f7bc <__exponent+0x70>
 800f766:	f10d 0207 	add.w	r2, sp, #7
 800f76a:	4617      	mov	r7, r2
 800f76c:	260a      	movs	r6, #10
 800f76e:	4694      	mov	ip, r2
 800f770:	fb91 f5f6 	sdiv	r5, r1, r6
 800f774:	fb06 1415 	mls	r4, r6, r5, r1
 800f778:	3430      	adds	r4, #48	; 0x30
 800f77a:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800f77e:	460c      	mov	r4, r1
 800f780:	2c63      	cmp	r4, #99	; 0x63
 800f782:	f102 32ff 	add.w	r2, r2, #4294967295
 800f786:	4629      	mov	r1, r5
 800f788:	dcf1      	bgt.n	800f76e <__exponent+0x22>
 800f78a:	3130      	adds	r1, #48	; 0x30
 800f78c:	f1ac 0402 	sub.w	r4, ip, #2
 800f790:	f802 1c01 	strb.w	r1, [r2, #-1]
 800f794:	1c41      	adds	r1, r0, #1
 800f796:	4622      	mov	r2, r4
 800f798:	42ba      	cmp	r2, r7
 800f79a:	d30a      	bcc.n	800f7b2 <__exponent+0x66>
 800f79c:	f10d 0209 	add.w	r2, sp, #9
 800f7a0:	eba2 020c 	sub.w	r2, r2, ip
 800f7a4:	42bc      	cmp	r4, r7
 800f7a6:	bf88      	it	hi
 800f7a8:	2200      	movhi	r2, #0
 800f7aa:	4413      	add	r3, r2
 800f7ac:	1a18      	subs	r0, r3, r0
 800f7ae:	b003      	add	sp, #12
 800f7b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f7b2:	f812 5b01 	ldrb.w	r5, [r2], #1
 800f7b6:	f801 5f01 	strb.w	r5, [r1, #1]!
 800f7ba:	e7ed      	b.n	800f798 <__exponent+0x4c>
 800f7bc:	2330      	movs	r3, #48	; 0x30
 800f7be:	3130      	adds	r1, #48	; 0x30
 800f7c0:	7083      	strb	r3, [r0, #2]
 800f7c2:	70c1      	strb	r1, [r0, #3]
 800f7c4:	1d03      	adds	r3, r0, #4
 800f7c6:	e7f1      	b.n	800f7ac <__exponent+0x60>

0800f7c8 <_printf_float>:
 800f7c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f7cc:	ed2d 8b02 	vpush	{d8}
 800f7d0:	b08d      	sub	sp, #52	; 0x34
 800f7d2:	460c      	mov	r4, r1
 800f7d4:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800f7d8:	4616      	mov	r6, r2
 800f7da:	461f      	mov	r7, r3
 800f7dc:	4605      	mov	r5, r0
 800f7de:	f001 f801 	bl	80107e4 <_localeconv_r>
 800f7e2:	f8d0 a000 	ldr.w	sl, [r0]
 800f7e6:	4650      	mov	r0, sl
 800f7e8:	f7f0 fd1a 	bl	8000220 <strlen>
 800f7ec:	2300      	movs	r3, #0
 800f7ee:	930a      	str	r3, [sp, #40]	; 0x28
 800f7f0:	6823      	ldr	r3, [r4, #0]
 800f7f2:	9305      	str	r3, [sp, #20]
 800f7f4:	f8d8 3000 	ldr.w	r3, [r8]
 800f7f8:	f894 b018 	ldrb.w	fp, [r4, #24]
 800f7fc:	3307      	adds	r3, #7
 800f7fe:	f023 0307 	bic.w	r3, r3, #7
 800f802:	f103 0208 	add.w	r2, r3, #8
 800f806:	f8c8 2000 	str.w	r2, [r8]
 800f80a:	e9d3 8900 	ldrd	r8, r9, [r3]
 800f80e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800f812:	9307      	str	r3, [sp, #28]
 800f814:	f8cd 8018 	str.w	r8, [sp, #24]
 800f818:	ee08 0a10 	vmov	s16, r0
 800f81c:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 800f820:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f824:	4b9e      	ldr	r3, [pc, #632]	; (800faa0 <_printf_float+0x2d8>)
 800f826:	f04f 32ff 	mov.w	r2, #4294967295
 800f82a:	f7f1 f957 	bl	8000adc <__aeabi_dcmpun>
 800f82e:	bb88      	cbnz	r0, 800f894 <_printf_float+0xcc>
 800f830:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f834:	4b9a      	ldr	r3, [pc, #616]	; (800faa0 <_printf_float+0x2d8>)
 800f836:	f04f 32ff 	mov.w	r2, #4294967295
 800f83a:	f7f1 f931 	bl	8000aa0 <__aeabi_dcmple>
 800f83e:	bb48      	cbnz	r0, 800f894 <_printf_float+0xcc>
 800f840:	2200      	movs	r2, #0
 800f842:	2300      	movs	r3, #0
 800f844:	4640      	mov	r0, r8
 800f846:	4649      	mov	r1, r9
 800f848:	f7f1 f920 	bl	8000a8c <__aeabi_dcmplt>
 800f84c:	b110      	cbz	r0, 800f854 <_printf_float+0x8c>
 800f84e:	232d      	movs	r3, #45	; 0x2d
 800f850:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f854:	4a93      	ldr	r2, [pc, #588]	; (800faa4 <_printf_float+0x2dc>)
 800f856:	4b94      	ldr	r3, [pc, #592]	; (800faa8 <_printf_float+0x2e0>)
 800f858:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800f85c:	bf94      	ite	ls
 800f85e:	4690      	movls	r8, r2
 800f860:	4698      	movhi	r8, r3
 800f862:	2303      	movs	r3, #3
 800f864:	6123      	str	r3, [r4, #16]
 800f866:	9b05      	ldr	r3, [sp, #20]
 800f868:	f023 0304 	bic.w	r3, r3, #4
 800f86c:	6023      	str	r3, [r4, #0]
 800f86e:	f04f 0900 	mov.w	r9, #0
 800f872:	9700      	str	r7, [sp, #0]
 800f874:	4633      	mov	r3, r6
 800f876:	aa0b      	add	r2, sp, #44	; 0x2c
 800f878:	4621      	mov	r1, r4
 800f87a:	4628      	mov	r0, r5
 800f87c:	f000 f9da 	bl	800fc34 <_printf_common>
 800f880:	3001      	adds	r0, #1
 800f882:	f040 8090 	bne.w	800f9a6 <_printf_float+0x1de>
 800f886:	f04f 30ff 	mov.w	r0, #4294967295
 800f88a:	b00d      	add	sp, #52	; 0x34
 800f88c:	ecbd 8b02 	vpop	{d8}
 800f890:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f894:	4642      	mov	r2, r8
 800f896:	464b      	mov	r3, r9
 800f898:	4640      	mov	r0, r8
 800f89a:	4649      	mov	r1, r9
 800f89c:	f7f1 f91e 	bl	8000adc <__aeabi_dcmpun>
 800f8a0:	b140      	cbz	r0, 800f8b4 <_printf_float+0xec>
 800f8a2:	464b      	mov	r3, r9
 800f8a4:	2b00      	cmp	r3, #0
 800f8a6:	bfbc      	itt	lt
 800f8a8:	232d      	movlt	r3, #45	; 0x2d
 800f8aa:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800f8ae:	4a7f      	ldr	r2, [pc, #508]	; (800faac <_printf_float+0x2e4>)
 800f8b0:	4b7f      	ldr	r3, [pc, #508]	; (800fab0 <_printf_float+0x2e8>)
 800f8b2:	e7d1      	b.n	800f858 <_printf_float+0x90>
 800f8b4:	6863      	ldr	r3, [r4, #4]
 800f8b6:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800f8ba:	9206      	str	r2, [sp, #24]
 800f8bc:	1c5a      	adds	r2, r3, #1
 800f8be:	d13f      	bne.n	800f940 <_printf_float+0x178>
 800f8c0:	2306      	movs	r3, #6
 800f8c2:	6063      	str	r3, [r4, #4]
 800f8c4:	9b05      	ldr	r3, [sp, #20]
 800f8c6:	6861      	ldr	r1, [r4, #4]
 800f8c8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800f8cc:	2300      	movs	r3, #0
 800f8ce:	9303      	str	r3, [sp, #12]
 800f8d0:	ab0a      	add	r3, sp, #40	; 0x28
 800f8d2:	e9cd b301 	strd	fp, r3, [sp, #4]
 800f8d6:	ab09      	add	r3, sp, #36	; 0x24
 800f8d8:	ec49 8b10 	vmov	d0, r8, r9
 800f8dc:	9300      	str	r3, [sp, #0]
 800f8de:	6022      	str	r2, [r4, #0]
 800f8e0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800f8e4:	4628      	mov	r0, r5
 800f8e6:	f7ff fecf 	bl	800f688 <__cvt>
 800f8ea:	9b06      	ldr	r3, [sp, #24]
 800f8ec:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f8ee:	2b47      	cmp	r3, #71	; 0x47
 800f8f0:	4680      	mov	r8, r0
 800f8f2:	d108      	bne.n	800f906 <_printf_float+0x13e>
 800f8f4:	1cc8      	adds	r0, r1, #3
 800f8f6:	db02      	blt.n	800f8fe <_printf_float+0x136>
 800f8f8:	6863      	ldr	r3, [r4, #4]
 800f8fa:	4299      	cmp	r1, r3
 800f8fc:	dd41      	ble.n	800f982 <_printf_float+0x1ba>
 800f8fe:	f1ab 0302 	sub.w	r3, fp, #2
 800f902:	fa5f fb83 	uxtb.w	fp, r3
 800f906:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800f90a:	d820      	bhi.n	800f94e <_printf_float+0x186>
 800f90c:	3901      	subs	r1, #1
 800f90e:	465a      	mov	r2, fp
 800f910:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800f914:	9109      	str	r1, [sp, #36]	; 0x24
 800f916:	f7ff ff19 	bl	800f74c <__exponent>
 800f91a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f91c:	1813      	adds	r3, r2, r0
 800f91e:	2a01      	cmp	r2, #1
 800f920:	4681      	mov	r9, r0
 800f922:	6123      	str	r3, [r4, #16]
 800f924:	dc02      	bgt.n	800f92c <_printf_float+0x164>
 800f926:	6822      	ldr	r2, [r4, #0]
 800f928:	07d2      	lsls	r2, r2, #31
 800f92a:	d501      	bpl.n	800f930 <_printf_float+0x168>
 800f92c:	3301      	adds	r3, #1
 800f92e:	6123      	str	r3, [r4, #16]
 800f930:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800f934:	2b00      	cmp	r3, #0
 800f936:	d09c      	beq.n	800f872 <_printf_float+0xaa>
 800f938:	232d      	movs	r3, #45	; 0x2d
 800f93a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f93e:	e798      	b.n	800f872 <_printf_float+0xaa>
 800f940:	9a06      	ldr	r2, [sp, #24]
 800f942:	2a47      	cmp	r2, #71	; 0x47
 800f944:	d1be      	bne.n	800f8c4 <_printf_float+0xfc>
 800f946:	2b00      	cmp	r3, #0
 800f948:	d1bc      	bne.n	800f8c4 <_printf_float+0xfc>
 800f94a:	2301      	movs	r3, #1
 800f94c:	e7b9      	b.n	800f8c2 <_printf_float+0xfa>
 800f94e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800f952:	d118      	bne.n	800f986 <_printf_float+0x1be>
 800f954:	2900      	cmp	r1, #0
 800f956:	6863      	ldr	r3, [r4, #4]
 800f958:	dd0b      	ble.n	800f972 <_printf_float+0x1aa>
 800f95a:	6121      	str	r1, [r4, #16]
 800f95c:	b913      	cbnz	r3, 800f964 <_printf_float+0x19c>
 800f95e:	6822      	ldr	r2, [r4, #0]
 800f960:	07d0      	lsls	r0, r2, #31
 800f962:	d502      	bpl.n	800f96a <_printf_float+0x1a2>
 800f964:	3301      	adds	r3, #1
 800f966:	440b      	add	r3, r1
 800f968:	6123      	str	r3, [r4, #16]
 800f96a:	65a1      	str	r1, [r4, #88]	; 0x58
 800f96c:	f04f 0900 	mov.w	r9, #0
 800f970:	e7de      	b.n	800f930 <_printf_float+0x168>
 800f972:	b913      	cbnz	r3, 800f97a <_printf_float+0x1b2>
 800f974:	6822      	ldr	r2, [r4, #0]
 800f976:	07d2      	lsls	r2, r2, #31
 800f978:	d501      	bpl.n	800f97e <_printf_float+0x1b6>
 800f97a:	3302      	adds	r3, #2
 800f97c:	e7f4      	b.n	800f968 <_printf_float+0x1a0>
 800f97e:	2301      	movs	r3, #1
 800f980:	e7f2      	b.n	800f968 <_printf_float+0x1a0>
 800f982:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800f986:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f988:	4299      	cmp	r1, r3
 800f98a:	db05      	blt.n	800f998 <_printf_float+0x1d0>
 800f98c:	6823      	ldr	r3, [r4, #0]
 800f98e:	6121      	str	r1, [r4, #16]
 800f990:	07d8      	lsls	r0, r3, #31
 800f992:	d5ea      	bpl.n	800f96a <_printf_float+0x1a2>
 800f994:	1c4b      	adds	r3, r1, #1
 800f996:	e7e7      	b.n	800f968 <_printf_float+0x1a0>
 800f998:	2900      	cmp	r1, #0
 800f99a:	bfd4      	ite	le
 800f99c:	f1c1 0202 	rsble	r2, r1, #2
 800f9a0:	2201      	movgt	r2, #1
 800f9a2:	4413      	add	r3, r2
 800f9a4:	e7e0      	b.n	800f968 <_printf_float+0x1a0>
 800f9a6:	6823      	ldr	r3, [r4, #0]
 800f9a8:	055a      	lsls	r2, r3, #21
 800f9aa:	d407      	bmi.n	800f9bc <_printf_float+0x1f4>
 800f9ac:	6923      	ldr	r3, [r4, #16]
 800f9ae:	4642      	mov	r2, r8
 800f9b0:	4631      	mov	r1, r6
 800f9b2:	4628      	mov	r0, r5
 800f9b4:	47b8      	blx	r7
 800f9b6:	3001      	adds	r0, #1
 800f9b8:	d12c      	bne.n	800fa14 <_printf_float+0x24c>
 800f9ba:	e764      	b.n	800f886 <_printf_float+0xbe>
 800f9bc:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800f9c0:	f240 80e0 	bls.w	800fb84 <_printf_float+0x3bc>
 800f9c4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800f9c8:	2200      	movs	r2, #0
 800f9ca:	2300      	movs	r3, #0
 800f9cc:	f7f1 f854 	bl	8000a78 <__aeabi_dcmpeq>
 800f9d0:	2800      	cmp	r0, #0
 800f9d2:	d034      	beq.n	800fa3e <_printf_float+0x276>
 800f9d4:	4a37      	ldr	r2, [pc, #220]	; (800fab4 <_printf_float+0x2ec>)
 800f9d6:	2301      	movs	r3, #1
 800f9d8:	4631      	mov	r1, r6
 800f9da:	4628      	mov	r0, r5
 800f9dc:	47b8      	blx	r7
 800f9de:	3001      	adds	r0, #1
 800f9e0:	f43f af51 	beq.w	800f886 <_printf_float+0xbe>
 800f9e4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800f9e8:	429a      	cmp	r2, r3
 800f9ea:	db02      	blt.n	800f9f2 <_printf_float+0x22a>
 800f9ec:	6823      	ldr	r3, [r4, #0]
 800f9ee:	07d8      	lsls	r0, r3, #31
 800f9f0:	d510      	bpl.n	800fa14 <_printf_float+0x24c>
 800f9f2:	ee18 3a10 	vmov	r3, s16
 800f9f6:	4652      	mov	r2, sl
 800f9f8:	4631      	mov	r1, r6
 800f9fa:	4628      	mov	r0, r5
 800f9fc:	47b8      	blx	r7
 800f9fe:	3001      	adds	r0, #1
 800fa00:	f43f af41 	beq.w	800f886 <_printf_float+0xbe>
 800fa04:	f04f 0800 	mov.w	r8, #0
 800fa08:	f104 091a 	add.w	r9, r4, #26
 800fa0c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fa0e:	3b01      	subs	r3, #1
 800fa10:	4543      	cmp	r3, r8
 800fa12:	dc09      	bgt.n	800fa28 <_printf_float+0x260>
 800fa14:	6823      	ldr	r3, [r4, #0]
 800fa16:	079b      	lsls	r3, r3, #30
 800fa18:	f100 8107 	bmi.w	800fc2a <_printf_float+0x462>
 800fa1c:	68e0      	ldr	r0, [r4, #12]
 800fa1e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800fa20:	4298      	cmp	r0, r3
 800fa22:	bfb8      	it	lt
 800fa24:	4618      	movlt	r0, r3
 800fa26:	e730      	b.n	800f88a <_printf_float+0xc2>
 800fa28:	2301      	movs	r3, #1
 800fa2a:	464a      	mov	r2, r9
 800fa2c:	4631      	mov	r1, r6
 800fa2e:	4628      	mov	r0, r5
 800fa30:	47b8      	blx	r7
 800fa32:	3001      	adds	r0, #1
 800fa34:	f43f af27 	beq.w	800f886 <_printf_float+0xbe>
 800fa38:	f108 0801 	add.w	r8, r8, #1
 800fa3c:	e7e6      	b.n	800fa0c <_printf_float+0x244>
 800fa3e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fa40:	2b00      	cmp	r3, #0
 800fa42:	dc39      	bgt.n	800fab8 <_printf_float+0x2f0>
 800fa44:	4a1b      	ldr	r2, [pc, #108]	; (800fab4 <_printf_float+0x2ec>)
 800fa46:	2301      	movs	r3, #1
 800fa48:	4631      	mov	r1, r6
 800fa4a:	4628      	mov	r0, r5
 800fa4c:	47b8      	blx	r7
 800fa4e:	3001      	adds	r0, #1
 800fa50:	f43f af19 	beq.w	800f886 <_printf_float+0xbe>
 800fa54:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800fa58:	4313      	orrs	r3, r2
 800fa5a:	d102      	bne.n	800fa62 <_printf_float+0x29a>
 800fa5c:	6823      	ldr	r3, [r4, #0]
 800fa5e:	07d9      	lsls	r1, r3, #31
 800fa60:	d5d8      	bpl.n	800fa14 <_printf_float+0x24c>
 800fa62:	ee18 3a10 	vmov	r3, s16
 800fa66:	4652      	mov	r2, sl
 800fa68:	4631      	mov	r1, r6
 800fa6a:	4628      	mov	r0, r5
 800fa6c:	47b8      	blx	r7
 800fa6e:	3001      	adds	r0, #1
 800fa70:	f43f af09 	beq.w	800f886 <_printf_float+0xbe>
 800fa74:	f04f 0900 	mov.w	r9, #0
 800fa78:	f104 0a1a 	add.w	sl, r4, #26
 800fa7c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fa7e:	425b      	negs	r3, r3
 800fa80:	454b      	cmp	r3, r9
 800fa82:	dc01      	bgt.n	800fa88 <_printf_float+0x2c0>
 800fa84:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fa86:	e792      	b.n	800f9ae <_printf_float+0x1e6>
 800fa88:	2301      	movs	r3, #1
 800fa8a:	4652      	mov	r2, sl
 800fa8c:	4631      	mov	r1, r6
 800fa8e:	4628      	mov	r0, r5
 800fa90:	47b8      	blx	r7
 800fa92:	3001      	adds	r0, #1
 800fa94:	f43f aef7 	beq.w	800f886 <_printf_float+0xbe>
 800fa98:	f109 0901 	add.w	r9, r9, #1
 800fa9c:	e7ee      	b.n	800fa7c <_printf_float+0x2b4>
 800fa9e:	bf00      	nop
 800faa0:	7fefffff 	.word	0x7fefffff
 800faa4:	08016964 	.word	0x08016964
 800faa8:	08016968 	.word	0x08016968
 800faac:	0801696c 	.word	0x0801696c
 800fab0:	08016970 	.word	0x08016970
 800fab4:	08016974 	.word	0x08016974
 800fab8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800faba:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800fabc:	429a      	cmp	r2, r3
 800fabe:	bfa8      	it	ge
 800fac0:	461a      	movge	r2, r3
 800fac2:	2a00      	cmp	r2, #0
 800fac4:	4691      	mov	r9, r2
 800fac6:	dc37      	bgt.n	800fb38 <_printf_float+0x370>
 800fac8:	f04f 0b00 	mov.w	fp, #0
 800facc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800fad0:	f104 021a 	add.w	r2, r4, #26
 800fad4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800fad6:	9305      	str	r3, [sp, #20]
 800fad8:	eba3 0309 	sub.w	r3, r3, r9
 800fadc:	455b      	cmp	r3, fp
 800fade:	dc33      	bgt.n	800fb48 <_printf_float+0x380>
 800fae0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800fae4:	429a      	cmp	r2, r3
 800fae6:	db3b      	blt.n	800fb60 <_printf_float+0x398>
 800fae8:	6823      	ldr	r3, [r4, #0]
 800faea:	07da      	lsls	r2, r3, #31
 800faec:	d438      	bmi.n	800fb60 <_printf_float+0x398>
 800faee:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800faf2:	eba2 0903 	sub.w	r9, r2, r3
 800faf6:	9b05      	ldr	r3, [sp, #20]
 800faf8:	1ad2      	subs	r2, r2, r3
 800fafa:	4591      	cmp	r9, r2
 800fafc:	bfa8      	it	ge
 800fafe:	4691      	movge	r9, r2
 800fb00:	f1b9 0f00 	cmp.w	r9, #0
 800fb04:	dc35      	bgt.n	800fb72 <_printf_float+0x3aa>
 800fb06:	f04f 0800 	mov.w	r8, #0
 800fb0a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800fb0e:	f104 0a1a 	add.w	sl, r4, #26
 800fb12:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800fb16:	1a9b      	subs	r3, r3, r2
 800fb18:	eba3 0309 	sub.w	r3, r3, r9
 800fb1c:	4543      	cmp	r3, r8
 800fb1e:	f77f af79 	ble.w	800fa14 <_printf_float+0x24c>
 800fb22:	2301      	movs	r3, #1
 800fb24:	4652      	mov	r2, sl
 800fb26:	4631      	mov	r1, r6
 800fb28:	4628      	mov	r0, r5
 800fb2a:	47b8      	blx	r7
 800fb2c:	3001      	adds	r0, #1
 800fb2e:	f43f aeaa 	beq.w	800f886 <_printf_float+0xbe>
 800fb32:	f108 0801 	add.w	r8, r8, #1
 800fb36:	e7ec      	b.n	800fb12 <_printf_float+0x34a>
 800fb38:	4613      	mov	r3, r2
 800fb3a:	4631      	mov	r1, r6
 800fb3c:	4642      	mov	r2, r8
 800fb3e:	4628      	mov	r0, r5
 800fb40:	47b8      	blx	r7
 800fb42:	3001      	adds	r0, #1
 800fb44:	d1c0      	bne.n	800fac8 <_printf_float+0x300>
 800fb46:	e69e      	b.n	800f886 <_printf_float+0xbe>
 800fb48:	2301      	movs	r3, #1
 800fb4a:	4631      	mov	r1, r6
 800fb4c:	4628      	mov	r0, r5
 800fb4e:	9205      	str	r2, [sp, #20]
 800fb50:	47b8      	blx	r7
 800fb52:	3001      	adds	r0, #1
 800fb54:	f43f ae97 	beq.w	800f886 <_printf_float+0xbe>
 800fb58:	9a05      	ldr	r2, [sp, #20]
 800fb5a:	f10b 0b01 	add.w	fp, fp, #1
 800fb5e:	e7b9      	b.n	800fad4 <_printf_float+0x30c>
 800fb60:	ee18 3a10 	vmov	r3, s16
 800fb64:	4652      	mov	r2, sl
 800fb66:	4631      	mov	r1, r6
 800fb68:	4628      	mov	r0, r5
 800fb6a:	47b8      	blx	r7
 800fb6c:	3001      	adds	r0, #1
 800fb6e:	d1be      	bne.n	800faee <_printf_float+0x326>
 800fb70:	e689      	b.n	800f886 <_printf_float+0xbe>
 800fb72:	9a05      	ldr	r2, [sp, #20]
 800fb74:	464b      	mov	r3, r9
 800fb76:	4442      	add	r2, r8
 800fb78:	4631      	mov	r1, r6
 800fb7a:	4628      	mov	r0, r5
 800fb7c:	47b8      	blx	r7
 800fb7e:	3001      	adds	r0, #1
 800fb80:	d1c1      	bne.n	800fb06 <_printf_float+0x33e>
 800fb82:	e680      	b.n	800f886 <_printf_float+0xbe>
 800fb84:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800fb86:	2a01      	cmp	r2, #1
 800fb88:	dc01      	bgt.n	800fb8e <_printf_float+0x3c6>
 800fb8a:	07db      	lsls	r3, r3, #31
 800fb8c:	d53a      	bpl.n	800fc04 <_printf_float+0x43c>
 800fb8e:	2301      	movs	r3, #1
 800fb90:	4642      	mov	r2, r8
 800fb92:	4631      	mov	r1, r6
 800fb94:	4628      	mov	r0, r5
 800fb96:	47b8      	blx	r7
 800fb98:	3001      	adds	r0, #1
 800fb9a:	f43f ae74 	beq.w	800f886 <_printf_float+0xbe>
 800fb9e:	ee18 3a10 	vmov	r3, s16
 800fba2:	4652      	mov	r2, sl
 800fba4:	4631      	mov	r1, r6
 800fba6:	4628      	mov	r0, r5
 800fba8:	47b8      	blx	r7
 800fbaa:	3001      	adds	r0, #1
 800fbac:	f43f ae6b 	beq.w	800f886 <_printf_float+0xbe>
 800fbb0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800fbb4:	2200      	movs	r2, #0
 800fbb6:	2300      	movs	r3, #0
 800fbb8:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800fbbc:	f7f0 ff5c 	bl	8000a78 <__aeabi_dcmpeq>
 800fbc0:	b9d8      	cbnz	r0, 800fbfa <_printf_float+0x432>
 800fbc2:	f10a 33ff 	add.w	r3, sl, #4294967295
 800fbc6:	f108 0201 	add.w	r2, r8, #1
 800fbca:	4631      	mov	r1, r6
 800fbcc:	4628      	mov	r0, r5
 800fbce:	47b8      	blx	r7
 800fbd0:	3001      	adds	r0, #1
 800fbd2:	d10e      	bne.n	800fbf2 <_printf_float+0x42a>
 800fbd4:	e657      	b.n	800f886 <_printf_float+0xbe>
 800fbd6:	2301      	movs	r3, #1
 800fbd8:	4652      	mov	r2, sl
 800fbda:	4631      	mov	r1, r6
 800fbdc:	4628      	mov	r0, r5
 800fbde:	47b8      	blx	r7
 800fbe0:	3001      	adds	r0, #1
 800fbe2:	f43f ae50 	beq.w	800f886 <_printf_float+0xbe>
 800fbe6:	f108 0801 	add.w	r8, r8, #1
 800fbea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fbec:	3b01      	subs	r3, #1
 800fbee:	4543      	cmp	r3, r8
 800fbf0:	dcf1      	bgt.n	800fbd6 <_printf_float+0x40e>
 800fbf2:	464b      	mov	r3, r9
 800fbf4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800fbf8:	e6da      	b.n	800f9b0 <_printf_float+0x1e8>
 800fbfa:	f04f 0800 	mov.w	r8, #0
 800fbfe:	f104 0a1a 	add.w	sl, r4, #26
 800fc02:	e7f2      	b.n	800fbea <_printf_float+0x422>
 800fc04:	2301      	movs	r3, #1
 800fc06:	4642      	mov	r2, r8
 800fc08:	e7df      	b.n	800fbca <_printf_float+0x402>
 800fc0a:	2301      	movs	r3, #1
 800fc0c:	464a      	mov	r2, r9
 800fc0e:	4631      	mov	r1, r6
 800fc10:	4628      	mov	r0, r5
 800fc12:	47b8      	blx	r7
 800fc14:	3001      	adds	r0, #1
 800fc16:	f43f ae36 	beq.w	800f886 <_printf_float+0xbe>
 800fc1a:	f108 0801 	add.w	r8, r8, #1
 800fc1e:	68e3      	ldr	r3, [r4, #12]
 800fc20:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800fc22:	1a5b      	subs	r3, r3, r1
 800fc24:	4543      	cmp	r3, r8
 800fc26:	dcf0      	bgt.n	800fc0a <_printf_float+0x442>
 800fc28:	e6f8      	b.n	800fa1c <_printf_float+0x254>
 800fc2a:	f04f 0800 	mov.w	r8, #0
 800fc2e:	f104 0919 	add.w	r9, r4, #25
 800fc32:	e7f4      	b.n	800fc1e <_printf_float+0x456>

0800fc34 <_printf_common>:
 800fc34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fc38:	4616      	mov	r6, r2
 800fc3a:	4699      	mov	r9, r3
 800fc3c:	688a      	ldr	r2, [r1, #8]
 800fc3e:	690b      	ldr	r3, [r1, #16]
 800fc40:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800fc44:	4293      	cmp	r3, r2
 800fc46:	bfb8      	it	lt
 800fc48:	4613      	movlt	r3, r2
 800fc4a:	6033      	str	r3, [r6, #0]
 800fc4c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800fc50:	4607      	mov	r7, r0
 800fc52:	460c      	mov	r4, r1
 800fc54:	b10a      	cbz	r2, 800fc5a <_printf_common+0x26>
 800fc56:	3301      	adds	r3, #1
 800fc58:	6033      	str	r3, [r6, #0]
 800fc5a:	6823      	ldr	r3, [r4, #0]
 800fc5c:	0699      	lsls	r1, r3, #26
 800fc5e:	bf42      	ittt	mi
 800fc60:	6833      	ldrmi	r3, [r6, #0]
 800fc62:	3302      	addmi	r3, #2
 800fc64:	6033      	strmi	r3, [r6, #0]
 800fc66:	6825      	ldr	r5, [r4, #0]
 800fc68:	f015 0506 	ands.w	r5, r5, #6
 800fc6c:	d106      	bne.n	800fc7c <_printf_common+0x48>
 800fc6e:	f104 0a19 	add.w	sl, r4, #25
 800fc72:	68e3      	ldr	r3, [r4, #12]
 800fc74:	6832      	ldr	r2, [r6, #0]
 800fc76:	1a9b      	subs	r3, r3, r2
 800fc78:	42ab      	cmp	r3, r5
 800fc7a:	dc26      	bgt.n	800fcca <_printf_common+0x96>
 800fc7c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800fc80:	1e13      	subs	r3, r2, #0
 800fc82:	6822      	ldr	r2, [r4, #0]
 800fc84:	bf18      	it	ne
 800fc86:	2301      	movne	r3, #1
 800fc88:	0692      	lsls	r2, r2, #26
 800fc8a:	d42b      	bmi.n	800fce4 <_printf_common+0xb0>
 800fc8c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800fc90:	4649      	mov	r1, r9
 800fc92:	4638      	mov	r0, r7
 800fc94:	47c0      	blx	r8
 800fc96:	3001      	adds	r0, #1
 800fc98:	d01e      	beq.n	800fcd8 <_printf_common+0xa4>
 800fc9a:	6823      	ldr	r3, [r4, #0]
 800fc9c:	6922      	ldr	r2, [r4, #16]
 800fc9e:	f003 0306 	and.w	r3, r3, #6
 800fca2:	2b04      	cmp	r3, #4
 800fca4:	bf02      	ittt	eq
 800fca6:	68e5      	ldreq	r5, [r4, #12]
 800fca8:	6833      	ldreq	r3, [r6, #0]
 800fcaa:	1aed      	subeq	r5, r5, r3
 800fcac:	68a3      	ldr	r3, [r4, #8]
 800fcae:	bf0c      	ite	eq
 800fcb0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800fcb4:	2500      	movne	r5, #0
 800fcb6:	4293      	cmp	r3, r2
 800fcb8:	bfc4      	itt	gt
 800fcba:	1a9b      	subgt	r3, r3, r2
 800fcbc:	18ed      	addgt	r5, r5, r3
 800fcbe:	2600      	movs	r6, #0
 800fcc0:	341a      	adds	r4, #26
 800fcc2:	42b5      	cmp	r5, r6
 800fcc4:	d11a      	bne.n	800fcfc <_printf_common+0xc8>
 800fcc6:	2000      	movs	r0, #0
 800fcc8:	e008      	b.n	800fcdc <_printf_common+0xa8>
 800fcca:	2301      	movs	r3, #1
 800fccc:	4652      	mov	r2, sl
 800fcce:	4649      	mov	r1, r9
 800fcd0:	4638      	mov	r0, r7
 800fcd2:	47c0      	blx	r8
 800fcd4:	3001      	adds	r0, #1
 800fcd6:	d103      	bne.n	800fce0 <_printf_common+0xac>
 800fcd8:	f04f 30ff 	mov.w	r0, #4294967295
 800fcdc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fce0:	3501      	adds	r5, #1
 800fce2:	e7c6      	b.n	800fc72 <_printf_common+0x3e>
 800fce4:	18e1      	adds	r1, r4, r3
 800fce6:	1c5a      	adds	r2, r3, #1
 800fce8:	2030      	movs	r0, #48	; 0x30
 800fcea:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800fcee:	4422      	add	r2, r4
 800fcf0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800fcf4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800fcf8:	3302      	adds	r3, #2
 800fcfa:	e7c7      	b.n	800fc8c <_printf_common+0x58>
 800fcfc:	2301      	movs	r3, #1
 800fcfe:	4622      	mov	r2, r4
 800fd00:	4649      	mov	r1, r9
 800fd02:	4638      	mov	r0, r7
 800fd04:	47c0      	blx	r8
 800fd06:	3001      	adds	r0, #1
 800fd08:	d0e6      	beq.n	800fcd8 <_printf_common+0xa4>
 800fd0a:	3601      	adds	r6, #1
 800fd0c:	e7d9      	b.n	800fcc2 <_printf_common+0x8e>
	...

0800fd10 <_printf_i>:
 800fd10:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800fd14:	7e0f      	ldrb	r7, [r1, #24]
 800fd16:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800fd18:	2f78      	cmp	r7, #120	; 0x78
 800fd1a:	4691      	mov	r9, r2
 800fd1c:	4680      	mov	r8, r0
 800fd1e:	460c      	mov	r4, r1
 800fd20:	469a      	mov	sl, r3
 800fd22:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800fd26:	d807      	bhi.n	800fd38 <_printf_i+0x28>
 800fd28:	2f62      	cmp	r7, #98	; 0x62
 800fd2a:	d80a      	bhi.n	800fd42 <_printf_i+0x32>
 800fd2c:	2f00      	cmp	r7, #0
 800fd2e:	f000 80d4 	beq.w	800feda <_printf_i+0x1ca>
 800fd32:	2f58      	cmp	r7, #88	; 0x58
 800fd34:	f000 80c0 	beq.w	800feb8 <_printf_i+0x1a8>
 800fd38:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800fd3c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800fd40:	e03a      	b.n	800fdb8 <_printf_i+0xa8>
 800fd42:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800fd46:	2b15      	cmp	r3, #21
 800fd48:	d8f6      	bhi.n	800fd38 <_printf_i+0x28>
 800fd4a:	a101      	add	r1, pc, #4	; (adr r1, 800fd50 <_printf_i+0x40>)
 800fd4c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800fd50:	0800fda9 	.word	0x0800fda9
 800fd54:	0800fdbd 	.word	0x0800fdbd
 800fd58:	0800fd39 	.word	0x0800fd39
 800fd5c:	0800fd39 	.word	0x0800fd39
 800fd60:	0800fd39 	.word	0x0800fd39
 800fd64:	0800fd39 	.word	0x0800fd39
 800fd68:	0800fdbd 	.word	0x0800fdbd
 800fd6c:	0800fd39 	.word	0x0800fd39
 800fd70:	0800fd39 	.word	0x0800fd39
 800fd74:	0800fd39 	.word	0x0800fd39
 800fd78:	0800fd39 	.word	0x0800fd39
 800fd7c:	0800fec1 	.word	0x0800fec1
 800fd80:	0800fde9 	.word	0x0800fde9
 800fd84:	0800fe7b 	.word	0x0800fe7b
 800fd88:	0800fd39 	.word	0x0800fd39
 800fd8c:	0800fd39 	.word	0x0800fd39
 800fd90:	0800fee3 	.word	0x0800fee3
 800fd94:	0800fd39 	.word	0x0800fd39
 800fd98:	0800fde9 	.word	0x0800fde9
 800fd9c:	0800fd39 	.word	0x0800fd39
 800fda0:	0800fd39 	.word	0x0800fd39
 800fda4:	0800fe83 	.word	0x0800fe83
 800fda8:	682b      	ldr	r3, [r5, #0]
 800fdaa:	1d1a      	adds	r2, r3, #4
 800fdac:	681b      	ldr	r3, [r3, #0]
 800fdae:	602a      	str	r2, [r5, #0]
 800fdb0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800fdb4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800fdb8:	2301      	movs	r3, #1
 800fdba:	e09f      	b.n	800fefc <_printf_i+0x1ec>
 800fdbc:	6820      	ldr	r0, [r4, #0]
 800fdbe:	682b      	ldr	r3, [r5, #0]
 800fdc0:	0607      	lsls	r7, r0, #24
 800fdc2:	f103 0104 	add.w	r1, r3, #4
 800fdc6:	6029      	str	r1, [r5, #0]
 800fdc8:	d501      	bpl.n	800fdce <_printf_i+0xbe>
 800fdca:	681e      	ldr	r6, [r3, #0]
 800fdcc:	e003      	b.n	800fdd6 <_printf_i+0xc6>
 800fdce:	0646      	lsls	r6, r0, #25
 800fdd0:	d5fb      	bpl.n	800fdca <_printf_i+0xba>
 800fdd2:	f9b3 6000 	ldrsh.w	r6, [r3]
 800fdd6:	2e00      	cmp	r6, #0
 800fdd8:	da03      	bge.n	800fde2 <_printf_i+0xd2>
 800fdda:	232d      	movs	r3, #45	; 0x2d
 800fddc:	4276      	negs	r6, r6
 800fdde:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800fde2:	485a      	ldr	r0, [pc, #360]	; (800ff4c <_printf_i+0x23c>)
 800fde4:	230a      	movs	r3, #10
 800fde6:	e012      	b.n	800fe0e <_printf_i+0xfe>
 800fde8:	682b      	ldr	r3, [r5, #0]
 800fdea:	6820      	ldr	r0, [r4, #0]
 800fdec:	1d19      	adds	r1, r3, #4
 800fdee:	6029      	str	r1, [r5, #0]
 800fdf0:	0605      	lsls	r5, r0, #24
 800fdf2:	d501      	bpl.n	800fdf8 <_printf_i+0xe8>
 800fdf4:	681e      	ldr	r6, [r3, #0]
 800fdf6:	e002      	b.n	800fdfe <_printf_i+0xee>
 800fdf8:	0641      	lsls	r1, r0, #25
 800fdfa:	d5fb      	bpl.n	800fdf4 <_printf_i+0xe4>
 800fdfc:	881e      	ldrh	r6, [r3, #0]
 800fdfe:	4853      	ldr	r0, [pc, #332]	; (800ff4c <_printf_i+0x23c>)
 800fe00:	2f6f      	cmp	r7, #111	; 0x6f
 800fe02:	bf0c      	ite	eq
 800fe04:	2308      	moveq	r3, #8
 800fe06:	230a      	movne	r3, #10
 800fe08:	2100      	movs	r1, #0
 800fe0a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800fe0e:	6865      	ldr	r5, [r4, #4]
 800fe10:	60a5      	str	r5, [r4, #8]
 800fe12:	2d00      	cmp	r5, #0
 800fe14:	bfa2      	ittt	ge
 800fe16:	6821      	ldrge	r1, [r4, #0]
 800fe18:	f021 0104 	bicge.w	r1, r1, #4
 800fe1c:	6021      	strge	r1, [r4, #0]
 800fe1e:	b90e      	cbnz	r6, 800fe24 <_printf_i+0x114>
 800fe20:	2d00      	cmp	r5, #0
 800fe22:	d04b      	beq.n	800febc <_printf_i+0x1ac>
 800fe24:	4615      	mov	r5, r2
 800fe26:	fbb6 f1f3 	udiv	r1, r6, r3
 800fe2a:	fb03 6711 	mls	r7, r3, r1, r6
 800fe2e:	5dc7      	ldrb	r7, [r0, r7]
 800fe30:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800fe34:	4637      	mov	r7, r6
 800fe36:	42bb      	cmp	r3, r7
 800fe38:	460e      	mov	r6, r1
 800fe3a:	d9f4      	bls.n	800fe26 <_printf_i+0x116>
 800fe3c:	2b08      	cmp	r3, #8
 800fe3e:	d10b      	bne.n	800fe58 <_printf_i+0x148>
 800fe40:	6823      	ldr	r3, [r4, #0]
 800fe42:	07de      	lsls	r6, r3, #31
 800fe44:	d508      	bpl.n	800fe58 <_printf_i+0x148>
 800fe46:	6923      	ldr	r3, [r4, #16]
 800fe48:	6861      	ldr	r1, [r4, #4]
 800fe4a:	4299      	cmp	r1, r3
 800fe4c:	bfde      	ittt	le
 800fe4e:	2330      	movle	r3, #48	; 0x30
 800fe50:	f805 3c01 	strble.w	r3, [r5, #-1]
 800fe54:	f105 35ff 	addle.w	r5, r5, #4294967295
 800fe58:	1b52      	subs	r2, r2, r5
 800fe5a:	6122      	str	r2, [r4, #16]
 800fe5c:	f8cd a000 	str.w	sl, [sp]
 800fe60:	464b      	mov	r3, r9
 800fe62:	aa03      	add	r2, sp, #12
 800fe64:	4621      	mov	r1, r4
 800fe66:	4640      	mov	r0, r8
 800fe68:	f7ff fee4 	bl	800fc34 <_printf_common>
 800fe6c:	3001      	adds	r0, #1
 800fe6e:	d14a      	bne.n	800ff06 <_printf_i+0x1f6>
 800fe70:	f04f 30ff 	mov.w	r0, #4294967295
 800fe74:	b004      	add	sp, #16
 800fe76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fe7a:	6823      	ldr	r3, [r4, #0]
 800fe7c:	f043 0320 	orr.w	r3, r3, #32
 800fe80:	6023      	str	r3, [r4, #0]
 800fe82:	4833      	ldr	r0, [pc, #204]	; (800ff50 <_printf_i+0x240>)
 800fe84:	2778      	movs	r7, #120	; 0x78
 800fe86:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800fe8a:	6823      	ldr	r3, [r4, #0]
 800fe8c:	6829      	ldr	r1, [r5, #0]
 800fe8e:	061f      	lsls	r7, r3, #24
 800fe90:	f851 6b04 	ldr.w	r6, [r1], #4
 800fe94:	d402      	bmi.n	800fe9c <_printf_i+0x18c>
 800fe96:	065f      	lsls	r7, r3, #25
 800fe98:	bf48      	it	mi
 800fe9a:	b2b6      	uxthmi	r6, r6
 800fe9c:	07df      	lsls	r7, r3, #31
 800fe9e:	bf48      	it	mi
 800fea0:	f043 0320 	orrmi.w	r3, r3, #32
 800fea4:	6029      	str	r1, [r5, #0]
 800fea6:	bf48      	it	mi
 800fea8:	6023      	strmi	r3, [r4, #0]
 800feaa:	b91e      	cbnz	r6, 800feb4 <_printf_i+0x1a4>
 800feac:	6823      	ldr	r3, [r4, #0]
 800feae:	f023 0320 	bic.w	r3, r3, #32
 800feb2:	6023      	str	r3, [r4, #0]
 800feb4:	2310      	movs	r3, #16
 800feb6:	e7a7      	b.n	800fe08 <_printf_i+0xf8>
 800feb8:	4824      	ldr	r0, [pc, #144]	; (800ff4c <_printf_i+0x23c>)
 800feba:	e7e4      	b.n	800fe86 <_printf_i+0x176>
 800febc:	4615      	mov	r5, r2
 800febe:	e7bd      	b.n	800fe3c <_printf_i+0x12c>
 800fec0:	682b      	ldr	r3, [r5, #0]
 800fec2:	6826      	ldr	r6, [r4, #0]
 800fec4:	6961      	ldr	r1, [r4, #20]
 800fec6:	1d18      	adds	r0, r3, #4
 800fec8:	6028      	str	r0, [r5, #0]
 800feca:	0635      	lsls	r5, r6, #24
 800fecc:	681b      	ldr	r3, [r3, #0]
 800fece:	d501      	bpl.n	800fed4 <_printf_i+0x1c4>
 800fed0:	6019      	str	r1, [r3, #0]
 800fed2:	e002      	b.n	800feda <_printf_i+0x1ca>
 800fed4:	0670      	lsls	r0, r6, #25
 800fed6:	d5fb      	bpl.n	800fed0 <_printf_i+0x1c0>
 800fed8:	8019      	strh	r1, [r3, #0]
 800feda:	2300      	movs	r3, #0
 800fedc:	6123      	str	r3, [r4, #16]
 800fede:	4615      	mov	r5, r2
 800fee0:	e7bc      	b.n	800fe5c <_printf_i+0x14c>
 800fee2:	682b      	ldr	r3, [r5, #0]
 800fee4:	1d1a      	adds	r2, r3, #4
 800fee6:	602a      	str	r2, [r5, #0]
 800fee8:	681d      	ldr	r5, [r3, #0]
 800feea:	6862      	ldr	r2, [r4, #4]
 800feec:	2100      	movs	r1, #0
 800feee:	4628      	mov	r0, r5
 800fef0:	f7f0 f946 	bl	8000180 <memchr>
 800fef4:	b108      	cbz	r0, 800fefa <_printf_i+0x1ea>
 800fef6:	1b40      	subs	r0, r0, r5
 800fef8:	6060      	str	r0, [r4, #4]
 800fefa:	6863      	ldr	r3, [r4, #4]
 800fefc:	6123      	str	r3, [r4, #16]
 800fefe:	2300      	movs	r3, #0
 800ff00:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ff04:	e7aa      	b.n	800fe5c <_printf_i+0x14c>
 800ff06:	6923      	ldr	r3, [r4, #16]
 800ff08:	462a      	mov	r2, r5
 800ff0a:	4649      	mov	r1, r9
 800ff0c:	4640      	mov	r0, r8
 800ff0e:	47d0      	blx	sl
 800ff10:	3001      	adds	r0, #1
 800ff12:	d0ad      	beq.n	800fe70 <_printf_i+0x160>
 800ff14:	6823      	ldr	r3, [r4, #0]
 800ff16:	079b      	lsls	r3, r3, #30
 800ff18:	d413      	bmi.n	800ff42 <_printf_i+0x232>
 800ff1a:	68e0      	ldr	r0, [r4, #12]
 800ff1c:	9b03      	ldr	r3, [sp, #12]
 800ff1e:	4298      	cmp	r0, r3
 800ff20:	bfb8      	it	lt
 800ff22:	4618      	movlt	r0, r3
 800ff24:	e7a6      	b.n	800fe74 <_printf_i+0x164>
 800ff26:	2301      	movs	r3, #1
 800ff28:	4632      	mov	r2, r6
 800ff2a:	4649      	mov	r1, r9
 800ff2c:	4640      	mov	r0, r8
 800ff2e:	47d0      	blx	sl
 800ff30:	3001      	adds	r0, #1
 800ff32:	d09d      	beq.n	800fe70 <_printf_i+0x160>
 800ff34:	3501      	adds	r5, #1
 800ff36:	68e3      	ldr	r3, [r4, #12]
 800ff38:	9903      	ldr	r1, [sp, #12]
 800ff3a:	1a5b      	subs	r3, r3, r1
 800ff3c:	42ab      	cmp	r3, r5
 800ff3e:	dcf2      	bgt.n	800ff26 <_printf_i+0x216>
 800ff40:	e7eb      	b.n	800ff1a <_printf_i+0x20a>
 800ff42:	2500      	movs	r5, #0
 800ff44:	f104 0619 	add.w	r6, r4, #25
 800ff48:	e7f5      	b.n	800ff36 <_printf_i+0x226>
 800ff4a:	bf00      	nop
 800ff4c:	08016976 	.word	0x08016976
 800ff50:	08016987 	.word	0x08016987

0800ff54 <_scanf_float>:
 800ff54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ff58:	b087      	sub	sp, #28
 800ff5a:	4617      	mov	r7, r2
 800ff5c:	9303      	str	r3, [sp, #12]
 800ff5e:	688b      	ldr	r3, [r1, #8]
 800ff60:	1e5a      	subs	r2, r3, #1
 800ff62:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800ff66:	bf83      	ittte	hi
 800ff68:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800ff6c:	195b      	addhi	r3, r3, r5
 800ff6e:	9302      	strhi	r3, [sp, #8]
 800ff70:	2300      	movls	r3, #0
 800ff72:	bf86      	itte	hi
 800ff74:	f240 135d 	movwhi	r3, #349	; 0x15d
 800ff78:	608b      	strhi	r3, [r1, #8]
 800ff7a:	9302      	strls	r3, [sp, #8]
 800ff7c:	680b      	ldr	r3, [r1, #0]
 800ff7e:	468b      	mov	fp, r1
 800ff80:	2500      	movs	r5, #0
 800ff82:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800ff86:	f84b 3b1c 	str.w	r3, [fp], #28
 800ff8a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800ff8e:	4680      	mov	r8, r0
 800ff90:	460c      	mov	r4, r1
 800ff92:	465e      	mov	r6, fp
 800ff94:	46aa      	mov	sl, r5
 800ff96:	46a9      	mov	r9, r5
 800ff98:	9501      	str	r5, [sp, #4]
 800ff9a:	68a2      	ldr	r2, [r4, #8]
 800ff9c:	b152      	cbz	r2, 800ffb4 <_scanf_float+0x60>
 800ff9e:	683b      	ldr	r3, [r7, #0]
 800ffa0:	781b      	ldrb	r3, [r3, #0]
 800ffa2:	2b4e      	cmp	r3, #78	; 0x4e
 800ffa4:	d864      	bhi.n	8010070 <_scanf_float+0x11c>
 800ffa6:	2b40      	cmp	r3, #64	; 0x40
 800ffa8:	d83c      	bhi.n	8010024 <_scanf_float+0xd0>
 800ffaa:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800ffae:	b2c8      	uxtb	r0, r1
 800ffb0:	280e      	cmp	r0, #14
 800ffb2:	d93a      	bls.n	801002a <_scanf_float+0xd6>
 800ffb4:	f1b9 0f00 	cmp.w	r9, #0
 800ffb8:	d003      	beq.n	800ffc2 <_scanf_float+0x6e>
 800ffba:	6823      	ldr	r3, [r4, #0]
 800ffbc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800ffc0:	6023      	str	r3, [r4, #0]
 800ffc2:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ffc6:	f1ba 0f01 	cmp.w	sl, #1
 800ffca:	f200 8113 	bhi.w	80101f4 <_scanf_float+0x2a0>
 800ffce:	455e      	cmp	r6, fp
 800ffd0:	f200 8105 	bhi.w	80101de <_scanf_float+0x28a>
 800ffd4:	2501      	movs	r5, #1
 800ffd6:	4628      	mov	r0, r5
 800ffd8:	b007      	add	sp, #28
 800ffda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ffde:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800ffe2:	2a0d      	cmp	r2, #13
 800ffe4:	d8e6      	bhi.n	800ffb4 <_scanf_float+0x60>
 800ffe6:	a101      	add	r1, pc, #4	; (adr r1, 800ffec <_scanf_float+0x98>)
 800ffe8:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800ffec:	0801012b 	.word	0x0801012b
 800fff0:	0800ffb5 	.word	0x0800ffb5
 800fff4:	0800ffb5 	.word	0x0800ffb5
 800fff8:	0800ffb5 	.word	0x0800ffb5
 800fffc:	0801018b 	.word	0x0801018b
 8010000:	08010163 	.word	0x08010163
 8010004:	0800ffb5 	.word	0x0800ffb5
 8010008:	0800ffb5 	.word	0x0800ffb5
 801000c:	08010139 	.word	0x08010139
 8010010:	0800ffb5 	.word	0x0800ffb5
 8010014:	0800ffb5 	.word	0x0800ffb5
 8010018:	0800ffb5 	.word	0x0800ffb5
 801001c:	0800ffb5 	.word	0x0800ffb5
 8010020:	080100f1 	.word	0x080100f1
 8010024:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8010028:	e7db      	b.n	800ffe2 <_scanf_float+0x8e>
 801002a:	290e      	cmp	r1, #14
 801002c:	d8c2      	bhi.n	800ffb4 <_scanf_float+0x60>
 801002e:	a001      	add	r0, pc, #4	; (adr r0, 8010034 <_scanf_float+0xe0>)
 8010030:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8010034:	080100e3 	.word	0x080100e3
 8010038:	0800ffb5 	.word	0x0800ffb5
 801003c:	080100e3 	.word	0x080100e3
 8010040:	08010177 	.word	0x08010177
 8010044:	0800ffb5 	.word	0x0800ffb5
 8010048:	08010091 	.word	0x08010091
 801004c:	080100cd 	.word	0x080100cd
 8010050:	080100cd 	.word	0x080100cd
 8010054:	080100cd 	.word	0x080100cd
 8010058:	080100cd 	.word	0x080100cd
 801005c:	080100cd 	.word	0x080100cd
 8010060:	080100cd 	.word	0x080100cd
 8010064:	080100cd 	.word	0x080100cd
 8010068:	080100cd 	.word	0x080100cd
 801006c:	080100cd 	.word	0x080100cd
 8010070:	2b6e      	cmp	r3, #110	; 0x6e
 8010072:	d809      	bhi.n	8010088 <_scanf_float+0x134>
 8010074:	2b60      	cmp	r3, #96	; 0x60
 8010076:	d8b2      	bhi.n	800ffde <_scanf_float+0x8a>
 8010078:	2b54      	cmp	r3, #84	; 0x54
 801007a:	d077      	beq.n	801016c <_scanf_float+0x218>
 801007c:	2b59      	cmp	r3, #89	; 0x59
 801007e:	d199      	bne.n	800ffb4 <_scanf_float+0x60>
 8010080:	2d07      	cmp	r5, #7
 8010082:	d197      	bne.n	800ffb4 <_scanf_float+0x60>
 8010084:	2508      	movs	r5, #8
 8010086:	e029      	b.n	80100dc <_scanf_float+0x188>
 8010088:	2b74      	cmp	r3, #116	; 0x74
 801008a:	d06f      	beq.n	801016c <_scanf_float+0x218>
 801008c:	2b79      	cmp	r3, #121	; 0x79
 801008e:	e7f6      	b.n	801007e <_scanf_float+0x12a>
 8010090:	6821      	ldr	r1, [r4, #0]
 8010092:	05c8      	lsls	r0, r1, #23
 8010094:	d51a      	bpl.n	80100cc <_scanf_float+0x178>
 8010096:	9b02      	ldr	r3, [sp, #8]
 8010098:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 801009c:	6021      	str	r1, [r4, #0]
 801009e:	f109 0901 	add.w	r9, r9, #1
 80100a2:	b11b      	cbz	r3, 80100ac <_scanf_float+0x158>
 80100a4:	3b01      	subs	r3, #1
 80100a6:	3201      	adds	r2, #1
 80100a8:	9302      	str	r3, [sp, #8]
 80100aa:	60a2      	str	r2, [r4, #8]
 80100ac:	68a3      	ldr	r3, [r4, #8]
 80100ae:	3b01      	subs	r3, #1
 80100b0:	60a3      	str	r3, [r4, #8]
 80100b2:	6923      	ldr	r3, [r4, #16]
 80100b4:	3301      	adds	r3, #1
 80100b6:	6123      	str	r3, [r4, #16]
 80100b8:	687b      	ldr	r3, [r7, #4]
 80100ba:	3b01      	subs	r3, #1
 80100bc:	2b00      	cmp	r3, #0
 80100be:	607b      	str	r3, [r7, #4]
 80100c0:	f340 8084 	ble.w	80101cc <_scanf_float+0x278>
 80100c4:	683b      	ldr	r3, [r7, #0]
 80100c6:	3301      	adds	r3, #1
 80100c8:	603b      	str	r3, [r7, #0]
 80100ca:	e766      	b.n	800ff9a <_scanf_float+0x46>
 80100cc:	eb1a 0f05 	cmn.w	sl, r5
 80100d0:	f47f af70 	bne.w	800ffb4 <_scanf_float+0x60>
 80100d4:	6822      	ldr	r2, [r4, #0]
 80100d6:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 80100da:	6022      	str	r2, [r4, #0]
 80100dc:	f806 3b01 	strb.w	r3, [r6], #1
 80100e0:	e7e4      	b.n	80100ac <_scanf_float+0x158>
 80100e2:	6822      	ldr	r2, [r4, #0]
 80100e4:	0610      	lsls	r0, r2, #24
 80100e6:	f57f af65 	bpl.w	800ffb4 <_scanf_float+0x60>
 80100ea:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80100ee:	e7f4      	b.n	80100da <_scanf_float+0x186>
 80100f0:	f1ba 0f00 	cmp.w	sl, #0
 80100f4:	d10e      	bne.n	8010114 <_scanf_float+0x1c0>
 80100f6:	f1b9 0f00 	cmp.w	r9, #0
 80100fa:	d10e      	bne.n	801011a <_scanf_float+0x1c6>
 80100fc:	6822      	ldr	r2, [r4, #0]
 80100fe:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8010102:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8010106:	d108      	bne.n	801011a <_scanf_float+0x1c6>
 8010108:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 801010c:	6022      	str	r2, [r4, #0]
 801010e:	f04f 0a01 	mov.w	sl, #1
 8010112:	e7e3      	b.n	80100dc <_scanf_float+0x188>
 8010114:	f1ba 0f02 	cmp.w	sl, #2
 8010118:	d055      	beq.n	80101c6 <_scanf_float+0x272>
 801011a:	2d01      	cmp	r5, #1
 801011c:	d002      	beq.n	8010124 <_scanf_float+0x1d0>
 801011e:	2d04      	cmp	r5, #4
 8010120:	f47f af48 	bne.w	800ffb4 <_scanf_float+0x60>
 8010124:	3501      	adds	r5, #1
 8010126:	b2ed      	uxtb	r5, r5
 8010128:	e7d8      	b.n	80100dc <_scanf_float+0x188>
 801012a:	f1ba 0f01 	cmp.w	sl, #1
 801012e:	f47f af41 	bne.w	800ffb4 <_scanf_float+0x60>
 8010132:	f04f 0a02 	mov.w	sl, #2
 8010136:	e7d1      	b.n	80100dc <_scanf_float+0x188>
 8010138:	b97d      	cbnz	r5, 801015a <_scanf_float+0x206>
 801013a:	f1b9 0f00 	cmp.w	r9, #0
 801013e:	f47f af3c 	bne.w	800ffba <_scanf_float+0x66>
 8010142:	6822      	ldr	r2, [r4, #0]
 8010144:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8010148:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 801014c:	f47f af39 	bne.w	800ffc2 <_scanf_float+0x6e>
 8010150:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8010154:	6022      	str	r2, [r4, #0]
 8010156:	2501      	movs	r5, #1
 8010158:	e7c0      	b.n	80100dc <_scanf_float+0x188>
 801015a:	2d03      	cmp	r5, #3
 801015c:	d0e2      	beq.n	8010124 <_scanf_float+0x1d0>
 801015e:	2d05      	cmp	r5, #5
 8010160:	e7de      	b.n	8010120 <_scanf_float+0x1cc>
 8010162:	2d02      	cmp	r5, #2
 8010164:	f47f af26 	bne.w	800ffb4 <_scanf_float+0x60>
 8010168:	2503      	movs	r5, #3
 801016a:	e7b7      	b.n	80100dc <_scanf_float+0x188>
 801016c:	2d06      	cmp	r5, #6
 801016e:	f47f af21 	bne.w	800ffb4 <_scanf_float+0x60>
 8010172:	2507      	movs	r5, #7
 8010174:	e7b2      	b.n	80100dc <_scanf_float+0x188>
 8010176:	6822      	ldr	r2, [r4, #0]
 8010178:	0591      	lsls	r1, r2, #22
 801017a:	f57f af1b 	bpl.w	800ffb4 <_scanf_float+0x60>
 801017e:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8010182:	6022      	str	r2, [r4, #0]
 8010184:	f8cd 9004 	str.w	r9, [sp, #4]
 8010188:	e7a8      	b.n	80100dc <_scanf_float+0x188>
 801018a:	6822      	ldr	r2, [r4, #0]
 801018c:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8010190:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8010194:	d006      	beq.n	80101a4 <_scanf_float+0x250>
 8010196:	0550      	lsls	r0, r2, #21
 8010198:	f57f af0c 	bpl.w	800ffb4 <_scanf_float+0x60>
 801019c:	f1b9 0f00 	cmp.w	r9, #0
 80101a0:	f43f af0f 	beq.w	800ffc2 <_scanf_float+0x6e>
 80101a4:	0591      	lsls	r1, r2, #22
 80101a6:	bf58      	it	pl
 80101a8:	9901      	ldrpl	r1, [sp, #4]
 80101aa:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80101ae:	bf58      	it	pl
 80101b0:	eba9 0101 	subpl.w	r1, r9, r1
 80101b4:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 80101b8:	bf58      	it	pl
 80101ba:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80101be:	6022      	str	r2, [r4, #0]
 80101c0:	f04f 0900 	mov.w	r9, #0
 80101c4:	e78a      	b.n	80100dc <_scanf_float+0x188>
 80101c6:	f04f 0a03 	mov.w	sl, #3
 80101ca:	e787      	b.n	80100dc <_scanf_float+0x188>
 80101cc:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80101d0:	4639      	mov	r1, r7
 80101d2:	4640      	mov	r0, r8
 80101d4:	4798      	blx	r3
 80101d6:	2800      	cmp	r0, #0
 80101d8:	f43f aedf 	beq.w	800ff9a <_scanf_float+0x46>
 80101dc:	e6ea      	b.n	800ffb4 <_scanf_float+0x60>
 80101de:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80101e2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80101e6:	463a      	mov	r2, r7
 80101e8:	4640      	mov	r0, r8
 80101ea:	4798      	blx	r3
 80101ec:	6923      	ldr	r3, [r4, #16]
 80101ee:	3b01      	subs	r3, #1
 80101f0:	6123      	str	r3, [r4, #16]
 80101f2:	e6ec      	b.n	800ffce <_scanf_float+0x7a>
 80101f4:	1e6b      	subs	r3, r5, #1
 80101f6:	2b06      	cmp	r3, #6
 80101f8:	d825      	bhi.n	8010246 <_scanf_float+0x2f2>
 80101fa:	2d02      	cmp	r5, #2
 80101fc:	d836      	bhi.n	801026c <_scanf_float+0x318>
 80101fe:	455e      	cmp	r6, fp
 8010200:	f67f aee8 	bls.w	800ffd4 <_scanf_float+0x80>
 8010204:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8010208:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801020c:	463a      	mov	r2, r7
 801020e:	4640      	mov	r0, r8
 8010210:	4798      	blx	r3
 8010212:	6923      	ldr	r3, [r4, #16]
 8010214:	3b01      	subs	r3, #1
 8010216:	6123      	str	r3, [r4, #16]
 8010218:	e7f1      	b.n	80101fe <_scanf_float+0x2aa>
 801021a:	9802      	ldr	r0, [sp, #8]
 801021c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8010220:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8010224:	9002      	str	r0, [sp, #8]
 8010226:	463a      	mov	r2, r7
 8010228:	4640      	mov	r0, r8
 801022a:	4798      	blx	r3
 801022c:	6923      	ldr	r3, [r4, #16]
 801022e:	3b01      	subs	r3, #1
 8010230:	6123      	str	r3, [r4, #16]
 8010232:	f10a 3aff 	add.w	sl, sl, #4294967295
 8010236:	fa5f fa8a 	uxtb.w	sl, sl
 801023a:	f1ba 0f02 	cmp.w	sl, #2
 801023e:	d1ec      	bne.n	801021a <_scanf_float+0x2c6>
 8010240:	3d03      	subs	r5, #3
 8010242:	b2ed      	uxtb	r5, r5
 8010244:	1b76      	subs	r6, r6, r5
 8010246:	6823      	ldr	r3, [r4, #0]
 8010248:	05da      	lsls	r2, r3, #23
 801024a:	d52f      	bpl.n	80102ac <_scanf_float+0x358>
 801024c:	055b      	lsls	r3, r3, #21
 801024e:	d510      	bpl.n	8010272 <_scanf_float+0x31e>
 8010250:	455e      	cmp	r6, fp
 8010252:	f67f aebf 	bls.w	800ffd4 <_scanf_float+0x80>
 8010256:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801025a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801025e:	463a      	mov	r2, r7
 8010260:	4640      	mov	r0, r8
 8010262:	4798      	blx	r3
 8010264:	6923      	ldr	r3, [r4, #16]
 8010266:	3b01      	subs	r3, #1
 8010268:	6123      	str	r3, [r4, #16]
 801026a:	e7f1      	b.n	8010250 <_scanf_float+0x2fc>
 801026c:	46aa      	mov	sl, r5
 801026e:	9602      	str	r6, [sp, #8]
 8010270:	e7df      	b.n	8010232 <_scanf_float+0x2de>
 8010272:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8010276:	6923      	ldr	r3, [r4, #16]
 8010278:	2965      	cmp	r1, #101	; 0x65
 801027a:	f103 33ff 	add.w	r3, r3, #4294967295
 801027e:	f106 35ff 	add.w	r5, r6, #4294967295
 8010282:	6123      	str	r3, [r4, #16]
 8010284:	d00c      	beq.n	80102a0 <_scanf_float+0x34c>
 8010286:	2945      	cmp	r1, #69	; 0x45
 8010288:	d00a      	beq.n	80102a0 <_scanf_float+0x34c>
 801028a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801028e:	463a      	mov	r2, r7
 8010290:	4640      	mov	r0, r8
 8010292:	4798      	blx	r3
 8010294:	6923      	ldr	r3, [r4, #16]
 8010296:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 801029a:	3b01      	subs	r3, #1
 801029c:	1eb5      	subs	r5, r6, #2
 801029e:	6123      	str	r3, [r4, #16]
 80102a0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80102a4:	463a      	mov	r2, r7
 80102a6:	4640      	mov	r0, r8
 80102a8:	4798      	blx	r3
 80102aa:	462e      	mov	r6, r5
 80102ac:	6825      	ldr	r5, [r4, #0]
 80102ae:	f015 0510 	ands.w	r5, r5, #16
 80102b2:	d158      	bne.n	8010366 <_scanf_float+0x412>
 80102b4:	7035      	strb	r5, [r6, #0]
 80102b6:	6823      	ldr	r3, [r4, #0]
 80102b8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80102bc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80102c0:	d11c      	bne.n	80102fc <_scanf_float+0x3a8>
 80102c2:	9b01      	ldr	r3, [sp, #4]
 80102c4:	454b      	cmp	r3, r9
 80102c6:	eba3 0209 	sub.w	r2, r3, r9
 80102ca:	d124      	bne.n	8010316 <_scanf_float+0x3c2>
 80102cc:	2200      	movs	r2, #0
 80102ce:	4659      	mov	r1, fp
 80102d0:	4640      	mov	r0, r8
 80102d2:	f002 fd49 	bl	8012d68 <_strtod_r>
 80102d6:	9b03      	ldr	r3, [sp, #12]
 80102d8:	6821      	ldr	r1, [r4, #0]
 80102da:	681b      	ldr	r3, [r3, #0]
 80102dc:	f011 0f02 	tst.w	r1, #2
 80102e0:	ec57 6b10 	vmov	r6, r7, d0
 80102e4:	f103 0204 	add.w	r2, r3, #4
 80102e8:	d020      	beq.n	801032c <_scanf_float+0x3d8>
 80102ea:	9903      	ldr	r1, [sp, #12]
 80102ec:	600a      	str	r2, [r1, #0]
 80102ee:	681b      	ldr	r3, [r3, #0]
 80102f0:	e9c3 6700 	strd	r6, r7, [r3]
 80102f4:	68e3      	ldr	r3, [r4, #12]
 80102f6:	3301      	adds	r3, #1
 80102f8:	60e3      	str	r3, [r4, #12]
 80102fa:	e66c      	b.n	800ffd6 <_scanf_float+0x82>
 80102fc:	9b04      	ldr	r3, [sp, #16]
 80102fe:	2b00      	cmp	r3, #0
 8010300:	d0e4      	beq.n	80102cc <_scanf_float+0x378>
 8010302:	9905      	ldr	r1, [sp, #20]
 8010304:	230a      	movs	r3, #10
 8010306:	462a      	mov	r2, r5
 8010308:	3101      	adds	r1, #1
 801030a:	4640      	mov	r0, r8
 801030c:	f002 fdb4 	bl	8012e78 <_strtol_r>
 8010310:	9b04      	ldr	r3, [sp, #16]
 8010312:	9e05      	ldr	r6, [sp, #20]
 8010314:	1ac2      	subs	r2, r0, r3
 8010316:	f204 136f 	addw	r3, r4, #367	; 0x16f
 801031a:	429e      	cmp	r6, r3
 801031c:	bf28      	it	cs
 801031e:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8010322:	4912      	ldr	r1, [pc, #72]	; (801036c <_scanf_float+0x418>)
 8010324:	4630      	mov	r0, r6
 8010326:	f000 f95d 	bl	80105e4 <siprintf>
 801032a:	e7cf      	b.n	80102cc <_scanf_float+0x378>
 801032c:	f011 0f04 	tst.w	r1, #4
 8010330:	9903      	ldr	r1, [sp, #12]
 8010332:	600a      	str	r2, [r1, #0]
 8010334:	d1db      	bne.n	80102ee <_scanf_float+0x39a>
 8010336:	f8d3 8000 	ldr.w	r8, [r3]
 801033a:	ee10 2a10 	vmov	r2, s0
 801033e:	ee10 0a10 	vmov	r0, s0
 8010342:	463b      	mov	r3, r7
 8010344:	4639      	mov	r1, r7
 8010346:	f7f0 fbc9 	bl	8000adc <__aeabi_dcmpun>
 801034a:	b128      	cbz	r0, 8010358 <_scanf_float+0x404>
 801034c:	4808      	ldr	r0, [pc, #32]	; (8010370 <_scanf_float+0x41c>)
 801034e:	f000 facf 	bl	80108f0 <nanf>
 8010352:	ed88 0a00 	vstr	s0, [r8]
 8010356:	e7cd      	b.n	80102f4 <_scanf_float+0x3a0>
 8010358:	4630      	mov	r0, r6
 801035a:	4639      	mov	r1, r7
 801035c:	f7f0 fc1c 	bl	8000b98 <__aeabi_d2f>
 8010360:	f8c8 0000 	str.w	r0, [r8]
 8010364:	e7c6      	b.n	80102f4 <_scanf_float+0x3a0>
 8010366:	2500      	movs	r5, #0
 8010368:	e635      	b.n	800ffd6 <_scanf_float+0x82>
 801036a:	bf00      	nop
 801036c:	08016998 	.word	0x08016998
 8010370:	08016d2d 	.word	0x08016d2d

08010374 <std>:
 8010374:	2300      	movs	r3, #0
 8010376:	b510      	push	{r4, lr}
 8010378:	4604      	mov	r4, r0
 801037a:	e9c0 3300 	strd	r3, r3, [r0]
 801037e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8010382:	6083      	str	r3, [r0, #8]
 8010384:	8181      	strh	r1, [r0, #12]
 8010386:	6643      	str	r3, [r0, #100]	; 0x64
 8010388:	81c2      	strh	r2, [r0, #14]
 801038a:	6183      	str	r3, [r0, #24]
 801038c:	4619      	mov	r1, r3
 801038e:	2208      	movs	r2, #8
 8010390:	305c      	adds	r0, #92	; 0x5c
 8010392:	f000 fa1f 	bl	80107d4 <memset>
 8010396:	4b0d      	ldr	r3, [pc, #52]	; (80103cc <std+0x58>)
 8010398:	6263      	str	r3, [r4, #36]	; 0x24
 801039a:	4b0d      	ldr	r3, [pc, #52]	; (80103d0 <std+0x5c>)
 801039c:	62a3      	str	r3, [r4, #40]	; 0x28
 801039e:	4b0d      	ldr	r3, [pc, #52]	; (80103d4 <std+0x60>)
 80103a0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80103a2:	4b0d      	ldr	r3, [pc, #52]	; (80103d8 <std+0x64>)
 80103a4:	6323      	str	r3, [r4, #48]	; 0x30
 80103a6:	4b0d      	ldr	r3, [pc, #52]	; (80103dc <std+0x68>)
 80103a8:	6224      	str	r4, [r4, #32]
 80103aa:	429c      	cmp	r4, r3
 80103ac:	d006      	beq.n	80103bc <std+0x48>
 80103ae:	f103 0268 	add.w	r2, r3, #104	; 0x68
 80103b2:	4294      	cmp	r4, r2
 80103b4:	d002      	beq.n	80103bc <std+0x48>
 80103b6:	33d0      	adds	r3, #208	; 0xd0
 80103b8:	429c      	cmp	r4, r3
 80103ba:	d105      	bne.n	80103c8 <std+0x54>
 80103bc:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80103c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80103c4:	f000 ba82 	b.w	80108cc <__retarget_lock_init_recursive>
 80103c8:	bd10      	pop	{r4, pc}
 80103ca:	bf00      	nop
 80103cc:	08010625 	.word	0x08010625
 80103d0:	08010647 	.word	0x08010647
 80103d4:	0801067f 	.word	0x0801067f
 80103d8:	080106a3 	.word	0x080106a3
 80103dc:	2000192c 	.word	0x2000192c

080103e0 <stdio_exit_handler>:
 80103e0:	4a02      	ldr	r2, [pc, #8]	; (80103ec <stdio_exit_handler+0xc>)
 80103e2:	4903      	ldr	r1, [pc, #12]	; (80103f0 <stdio_exit_handler+0x10>)
 80103e4:	4803      	ldr	r0, [pc, #12]	; (80103f4 <stdio_exit_handler+0x14>)
 80103e6:	f000 b869 	b.w	80104bc <_fwalk_sglue>
 80103ea:	bf00      	nop
 80103ec:	2000004c 	.word	0x2000004c
 80103f0:	080134c1 	.word	0x080134c1
 80103f4:	20000058 	.word	0x20000058

080103f8 <cleanup_stdio>:
 80103f8:	6841      	ldr	r1, [r0, #4]
 80103fa:	4b0c      	ldr	r3, [pc, #48]	; (801042c <cleanup_stdio+0x34>)
 80103fc:	4299      	cmp	r1, r3
 80103fe:	b510      	push	{r4, lr}
 8010400:	4604      	mov	r4, r0
 8010402:	d001      	beq.n	8010408 <cleanup_stdio+0x10>
 8010404:	f003 f85c 	bl	80134c0 <_fflush_r>
 8010408:	68a1      	ldr	r1, [r4, #8]
 801040a:	4b09      	ldr	r3, [pc, #36]	; (8010430 <cleanup_stdio+0x38>)
 801040c:	4299      	cmp	r1, r3
 801040e:	d002      	beq.n	8010416 <cleanup_stdio+0x1e>
 8010410:	4620      	mov	r0, r4
 8010412:	f003 f855 	bl	80134c0 <_fflush_r>
 8010416:	68e1      	ldr	r1, [r4, #12]
 8010418:	4b06      	ldr	r3, [pc, #24]	; (8010434 <cleanup_stdio+0x3c>)
 801041a:	4299      	cmp	r1, r3
 801041c:	d004      	beq.n	8010428 <cleanup_stdio+0x30>
 801041e:	4620      	mov	r0, r4
 8010420:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010424:	f003 b84c 	b.w	80134c0 <_fflush_r>
 8010428:	bd10      	pop	{r4, pc}
 801042a:	bf00      	nop
 801042c:	2000192c 	.word	0x2000192c
 8010430:	20001994 	.word	0x20001994
 8010434:	200019fc 	.word	0x200019fc

08010438 <global_stdio_init.part.0>:
 8010438:	b510      	push	{r4, lr}
 801043a:	4b0b      	ldr	r3, [pc, #44]	; (8010468 <global_stdio_init.part.0+0x30>)
 801043c:	4c0b      	ldr	r4, [pc, #44]	; (801046c <global_stdio_init.part.0+0x34>)
 801043e:	4a0c      	ldr	r2, [pc, #48]	; (8010470 <global_stdio_init.part.0+0x38>)
 8010440:	601a      	str	r2, [r3, #0]
 8010442:	4620      	mov	r0, r4
 8010444:	2200      	movs	r2, #0
 8010446:	2104      	movs	r1, #4
 8010448:	f7ff ff94 	bl	8010374 <std>
 801044c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8010450:	2201      	movs	r2, #1
 8010452:	2109      	movs	r1, #9
 8010454:	f7ff ff8e 	bl	8010374 <std>
 8010458:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 801045c:	2202      	movs	r2, #2
 801045e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010462:	2112      	movs	r1, #18
 8010464:	f7ff bf86 	b.w	8010374 <std>
 8010468:	20001a64 	.word	0x20001a64
 801046c:	2000192c 	.word	0x2000192c
 8010470:	080103e1 	.word	0x080103e1

08010474 <__sfp_lock_acquire>:
 8010474:	4801      	ldr	r0, [pc, #4]	; (801047c <__sfp_lock_acquire+0x8>)
 8010476:	f000 ba2a 	b.w	80108ce <__retarget_lock_acquire_recursive>
 801047a:	bf00      	nop
 801047c:	20001a6d 	.word	0x20001a6d

08010480 <__sfp_lock_release>:
 8010480:	4801      	ldr	r0, [pc, #4]	; (8010488 <__sfp_lock_release+0x8>)
 8010482:	f000 ba25 	b.w	80108d0 <__retarget_lock_release_recursive>
 8010486:	bf00      	nop
 8010488:	20001a6d 	.word	0x20001a6d

0801048c <__sinit>:
 801048c:	b510      	push	{r4, lr}
 801048e:	4604      	mov	r4, r0
 8010490:	f7ff fff0 	bl	8010474 <__sfp_lock_acquire>
 8010494:	6a23      	ldr	r3, [r4, #32]
 8010496:	b11b      	cbz	r3, 80104a0 <__sinit+0x14>
 8010498:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801049c:	f7ff bff0 	b.w	8010480 <__sfp_lock_release>
 80104a0:	4b04      	ldr	r3, [pc, #16]	; (80104b4 <__sinit+0x28>)
 80104a2:	6223      	str	r3, [r4, #32]
 80104a4:	4b04      	ldr	r3, [pc, #16]	; (80104b8 <__sinit+0x2c>)
 80104a6:	681b      	ldr	r3, [r3, #0]
 80104a8:	2b00      	cmp	r3, #0
 80104aa:	d1f5      	bne.n	8010498 <__sinit+0xc>
 80104ac:	f7ff ffc4 	bl	8010438 <global_stdio_init.part.0>
 80104b0:	e7f2      	b.n	8010498 <__sinit+0xc>
 80104b2:	bf00      	nop
 80104b4:	080103f9 	.word	0x080103f9
 80104b8:	20001a64 	.word	0x20001a64

080104bc <_fwalk_sglue>:
 80104bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80104c0:	4607      	mov	r7, r0
 80104c2:	4688      	mov	r8, r1
 80104c4:	4614      	mov	r4, r2
 80104c6:	2600      	movs	r6, #0
 80104c8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80104cc:	f1b9 0901 	subs.w	r9, r9, #1
 80104d0:	d505      	bpl.n	80104de <_fwalk_sglue+0x22>
 80104d2:	6824      	ldr	r4, [r4, #0]
 80104d4:	2c00      	cmp	r4, #0
 80104d6:	d1f7      	bne.n	80104c8 <_fwalk_sglue+0xc>
 80104d8:	4630      	mov	r0, r6
 80104da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80104de:	89ab      	ldrh	r3, [r5, #12]
 80104e0:	2b01      	cmp	r3, #1
 80104e2:	d907      	bls.n	80104f4 <_fwalk_sglue+0x38>
 80104e4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80104e8:	3301      	adds	r3, #1
 80104ea:	d003      	beq.n	80104f4 <_fwalk_sglue+0x38>
 80104ec:	4629      	mov	r1, r5
 80104ee:	4638      	mov	r0, r7
 80104f0:	47c0      	blx	r8
 80104f2:	4306      	orrs	r6, r0
 80104f4:	3568      	adds	r5, #104	; 0x68
 80104f6:	e7e9      	b.n	80104cc <_fwalk_sglue+0x10>

080104f8 <iprintf>:
 80104f8:	b40f      	push	{r0, r1, r2, r3}
 80104fa:	b507      	push	{r0, r1, r2, lr}
 80104fc:	4906      	ldr	r1, [pc, #24]	; (8010518 <iprintf+0x20>)
 80104fe:	ab04      	add	r3, sp, #16
 8010500:	6808      	ldr	r0, [r1, #0]
 8010502:	f853 2b04 	ldr.w	r2, [r3], #4
 8010506:	6881      	ldr	r1, [r0, #8]
 8010508:	9301      	str	r3, [sp, #4]
 801050a:	f002 fe39 	bl	8013180 <_vfiprintf_r>
 801050e:	b003      	add	sp, #12
 8010510:	f85d eb04 	ldr.w	lr, [sp], #4
 8010514:	b004      	add	sp, #16
 8010516:	4770      	bx	lr
 8010518:	200000a4 	.word	0x200000a4

0801051c <putchar>:
 801051c:	4b02      	ldr	r3, [pc, #8]	; (8010528 <putchar+0xc>)
 801051e:	4601      	mov	r1, r0
 8010520:	6818      	ldr	r0, [r3, #0]
 8010522:	6882      	ldr	r2, [r0, #8]
 8010524:	f003 b856 	b.w	80135d4 <_putc_r>
 8010528:	200000a4 	.word	0x200000a4

0801052c <_puts_r>:
 801052c:	6a03      	ldr	r3, [r0, #32]
 801052e:	b570      	push	{r4, r5, r6, lr}
 8010530:	6884      	ldr	r4, [r0, #8]
 8010532:	4605      	mov	r5, r0
 8010534:	460e      	mov	r6, r1
 8010536:	b90b      	cbnz	r3, 801053c <_puts_r+0x10>
 8010538:	f7ff ffa8 	bl	801048c <__sinit>
 801053c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801053e:	07db      	lsls	r3, r3, #31
 8010540:	d405      	bmi.n	801054e <_puts_r+0x22>
 8010542:	89a3      	ldrh	r3, [r4, #12]
 8010544:	0598      	lsls	r0, r3, #22
 8010546:	d402      	bmi.n	801054e <_puts_r+0x22>
 8010548:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801054a:	f000 f9c0 	bl	80108ce <__retarget_lock_acquire_recursive>
 801054e:	89a3      	ldrh	r3, [r4, #12]
 8010550:	0719      	lsls	r1, r3, #28
 8010552:	d513      	bpl.n	801057c <_puts_r+0x50>
 8010554:	6923      	ldr	r3, [r4, #16]
 8010556:	b18b      	cbz	r3, 801057c <_puts_r+0x50>
 8010558:	3e01      	subs	r6, #1
 801055a:	68a3      	ldr	r3, [r4, #8]
 801055c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8010560:	3b01      	subs	r3, #1
 8010562:	60a3      	str	r3, [r4, #8]
 8010564:	b9e9      	cbnz	r1, 80105a2 <_puts_r+0x76>
 8010566:	2b00      	cmp	r3, #0
 8010568:	da2e      	bge.n	80105c8 <_puts_r+0x9c>
 801056a:	4622      	mov	r2, r4
 801056c:	210a      	movs	r1, #10
 801056e:	4628      	mov	r0, r5
 8010570:	f000 f89b 	bl	80106aa <__swbuf_r>
 8010574:	3001      	adds	r0, #1
 8010576:	d007      	beq.n	8010588 <_puts_r+0x5c>
 8010578:	250a      	movs	r5, #10
 801057a:	e007      	b.n	801058c <_puts_r+0x60>
 801057c:	4621      	mov	r1, r4
 801057e:	4628      	mov	r0, r5
 8010580:	f000 f8d0 	bl	8010724 <__swsetup_r>
 8010584:	2800      	cmp	r0, #0
 8010586:	d0e7      	beq.n	8010558 <_puts_r+0x2c>
 8010588:	f04f 35ff 	mov.w	r5, #4294967295
 801058c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801058e:	07da      	lsls	r2, r3, #31
 8010590:	d405      	bmi.n	801059e <_puts_r+0x72>
 8010592:	89a3      	ldrh	r3, [r4, #12]
 8010594:	059b      	lsls	r3, r3, #22
 8010596:	d402      	bmi.n	801059e <_puts_r+0x72>
 8010598:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801059a:	f000 f999 	bl	80108d0 <__retarget_lock_release_recursive>
 801059e:	4628      	mov	r0, r5
 80105a0:	bd70      	pop	{r4, r5, r6, pc}
 80105a2:	2b00      	cmp	r3, #0
 80105a4:	da04      	bge.n	80105b0 <_puts_r+0x84>
 80105a6:	69a2      	ldr	r2, [r4, #24]
 80105a8:	429a      	cmp	r2, r3
 80105aa:	dc06      	bgt.n	80105ba <_puts_r+0x8e>
 80105ac:	290a      	cmp	r1, #10
 80105ae:	d004      	beq.n	80105ba <_puts_r+0x8e>
 80105b0:	6823      	ldr	r3, [r4, #0]
 80105b2:	1c5a      	adds	r2, r3, #1
 80105b4:	6022      	str	r2, [r4, #0]
 80105b6:	7019      	strb	r1, [r3, #0]
 80105b8:	e7cf      	b.n	801055a <_puts_r+0x2e>
 80105ba:	4622      	mov	r2, r4
 80105bc:	4628      	mov	r0, r5
 80105be:	f000 f874 	bl	80106aa <__swbuf_r>
 80105c2:	3001      	adds	r0, #1
 80105c4:	d1c9      	bne.n	801055a <_puts_r+0x2e>
 80105c6:	e7df      	b.n	8010588 <_puts_r+0x5c>
 80105c8:	6823      	ldr	r3, [r4, #0]
 80105ca:	250a      	movs	r5, #10
 80105cc:	1c5a      	adds	r2, r3, #1
 80105ce:	6022      	str	r2, [r4, #0]
 80105d0:	701d      	strb	r5, [r3, #0]
 80105d2:	e7db      	b.n	801058c <_puts_r+0x60>

080105d4 <puts>:
 80105d4:	4b02      	ldr	r3, [pc, #8]	; (80105e0 <puts+0xc>)
 80105d6:	4601      	mov	r1, r0
 80105d8:	6818      	ldr	r0, [r3, #0]
 80105da:	f7ff bfa7 	b.w	801052c <_puts_r>
 80105de:	bf00      	nop
 80105e0:	200000a4 	.word	0x200000a4

080105e4 <siprintf>:
 80105e4:	b40e      	push	{r1, r2, r3}
 80105e6:	b500      	push	{lr}
 80105e8:	b09c      	sub	sp, #112	; 0x70
 80105ea:	ab1d      	add	r3, sp, #116	; 0x74
 80105ec:	9002      	str	r0, [sp, #8]
 80105ee:	9006      	str	r0, [sp, #24]
 80105f0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80105f4:	4809      	ldr	r0, [pc, #36]	; (801061c <siprintf+0x38>)
 80105f6:	9107      	str	r1, [sp, #28]
 80105f8:	9104      	str	r1, [sp, #16]
 80105fa:	4909      	ldr	r1, [pc, #36]	; (8010620 <siprintf+0x3c>)
 80105fc:	f853 2b04 	ldr.w	r2, [r3], #4
 8010600:	9105      	str	r1, [sp, #20]
 8010602:	6800      	ldr	r0, [r0, #0]
 8010604:	9301      	str	r3, [sp, #4]
 8010606:	a902      	add	r1, sp, #8
 8010608:	f002 fc92 	bl	8012f30 <_svfiprintf_r>
 801060c:	9b02      	ldr	r3, [sp, #8]
 801060e:	2200      	movs	r2, #0
 8010610:	701a      	strb	r2, [r3, #0]
 8010612:	b01c      	add	sp, #112	; 0x70
 8010614:	f85d eb04 	ldr.w	lr, [sp], #4
 8010618:	b003      	add	sp, #12
 801061a:	4770      	bx	lr
 801061c:	200000a4 	.word	0x200000a4
 8010620:	ffff0208 	.word	0xffff0208

08010624 <__sread>:
 8010624:	b510      	push	{r4, lr}
 8010626:	460c      	mov	r4, r1
 8010628:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801062c:	f000 f900 	bl	8010830 <_read_r>
 8010630:	2800      	cmp	r0, #0
 8010632:	bfab      	itete	ge
 8010634:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8010636:	89a3      	ldrhlt	r3, [r4, #12]
 8010638:	181b      	addge	r3, r3, r0
 801063a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801063e:	bfac      	ite	ge
 8010640:	6563      	strge	r3, [r4, #84]	; 0x54
 8010642:	81a3      	strhlt	r3, [r4, #12]
 8010644:	bd10      	pop	{r4, pc}

08010646 <__swrite>:
 8010646:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801064a:	461f      	mov	r7, r3
 801064c:	898b      	ldrh	r3, [r1, #12]
 801064e:	05db      	lsls	r3, r3, #23
 8010650:	4605      	mov	r5, r0
 8010652:	460c      	mov	r4, r1
 8010654:	4616      	mov	r6, r2
 8010656:	d505      	bpl.n	8010664 <__swrite+0x1e>
 8010658:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801065c:	2302      	movs	r3, #2
 801065e:	2200      	movs	r2, #0
 8010660:	f000 f8d4 	bl	801080c <_lseek_r>
 8010664:	89a3      	ldrh	r3, [r4, #12]
 8010666:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801066a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801066e:	81a3      	strh	r3, [r4, #12]
 8010670:	4632      	mov	r2, r6
 8010672:	463b      	mov	r3, r7
 8010674:	4628      	mov	r0, r5
 8010676:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801067a:	f000 b8eb 	b.w	8010854 <_write_r>

0801067e <__sseek>:
 801067e:	b510      	push	{r4, lr}
 8010680:	460c      	mov	r4, r1
 8010682:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010686:	f000 f8c1 	bl	801080c <_lseek_r>
 801068a:	1c43      	adds	r3, r0, #1
 801068c:	89a3      	ldrh	r3, [r4, #12]
 801068e:	bf15      	itete	ne
 8010690:	6560      	strne	r0, [r4, #84]	; 0x54
 8010692:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8010696:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801069a:	81a3      	strheq	r3, [r4, #12]
 801069c:	bf18      	it	ne
 801069e:	81a3      	strhne	r3, [r4, #12]
 80106a0:	bd10      	pop	{r4, pc}

080106a2 <__sclose>:
 80106a2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80106a6:	f000 b8a1 	b.w	80107ec <_close_r>

080106aa <__swbuf_r>:
 80106aa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80106ac:	460e      	mov	r6, r1
 80106ae:	4614      	mov	r4, r2
 80106b0:	4605      	mov	r5, r0
 80106b2:	b118      	cbz	r0, 80106bc <__swbuf_r+0x12>
 80106b4:	6a03      	ldr	r3, [r0, #32]
 80106b6:	b90b      	cbnz	r3, 80106bc <__swbuf_r+0x12>
 80106b8:	f7ff fee8 	bl	801048c <__sinit>
 80106bc:	69a3      	ldr	r3, [r4, #24]
 80106be:	60a3      	str	r3, [r4, #8]
 80106c0:	89a3      	ldrh	r3, [r4, #12]
 80106c2:	071a      	lsls	r2, r3, #28
 80106c4:	d525      	bpl.n	8010712 <__swbuf_r+0x68>
 80106c6:	6923      	ldr	r3, [r4, #16]
 80106c8:	b31b      	cbz	r3, 8010712 <__swbuf_r+0x68>
 80106ca:	6823      	ldr	r3, [r4, #0]
 80106cc:	6922      	ldr	r2, [r4, #16]
 80106ce:	1a98      	subs	r0, r3, r2
 80106d0:	6963      	ldr	r3, [r4, #20]
 80106d2:	b2f6      	uxtb	r6, r6
 80106d4:	4283      	cmp	r3, r0
 80106d6:	4637      	mov	r7, r6
 80106d8:	dc04      	bgt.n	80106e4 <__swbuf_r+0x3a>
 80106da:	4621      	mov	r1, r4
 80106dc:	4628      	mov	r0, r5
 80106de:	f002 feef 	bl	80134c0 <_fflush_r>
 80106e2:	b9e0      	cbnz	r0, 801071e <__swbuf_r+0x74>
 80106e4:	68a3      	ldr	r3, [r4, #8]
 80106e6:	3b01      	subs	r3, #1
 80106e8:	60a3      	str	r3, [r4, #8]
 80106ea:	6823      	ldr	r3, [r4, #0]
 80106ec:	1c5a      	adds	r2, r3, #1
 80106ee:	6022      	str	r2, [r4, #0]
 80106f0:	701e      	strb	r6, [r3, #0]
 80106f2:	6962      	ldr	r2, [r4, #20]
 80106f4:	1c43      	adds	r3, r0, #1
 80106f6:	429a      	cmp	r2, r3
 80106f8:	d004      	beq.n	8010704 <__swbuf_r+0x5a>
 80106fa:	89a3      	ldrh	r3, [r4, #12]
 80106fc:	07db      	lsls	r3, r3, #31
 80106fe:	d506      	bpl.n	801070e <__swbuf_r+0x64>
 8010700:	2e0a      	cmp	r6, #10
 8010702:	d104      	bne.n	801070e <__swbuf_r+0x64>
 8010704:	4621      	mov	r1, r4
 8010706:	4628      	mov	r0, r5
 8010708:	f002 feda 	bl	80134c0 <_fflush_r>
 801070c:	b938      	cbnz	r0, 801071e <__swbuf_r+0x74>
 801070e:	4638      	mov	r0, r7
 8010710:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010712:	4621      	mov	r1, r4
 8010714:	4628      	mov	r0, r5
 8010716:	f000 f805 	bl	8010724 <__swsetup_r>
 801071a:	2800      	cmp	r0, #0
 801071c:	d0d5      	beq.n	80106ca <__swbuf_r+0x20>
 801071e:	f04f 37ff 	mov.w	r7, #4294967295
 8010722:	e7f4      	b.n	801070e <__swbuf_r+0x64>

08010724 <__swsetup_r>:
 8010724:	b538      	push	{r3, r4, r5, lr}
 8010726:	4b2a      	ldr	r3, [pc, #168]	; (80107d0 <__swsetup_r+0xac>)
 8010728:	4605      	mov	r5, r0
 801072a:	6818      	ldr	r0, [r3, #0]
 801072c:	460c      	mov	r4, r1
 801072e:	b118      	cbz	r0, 8010738 <__swsetup_r+0x14>
 8010730:	6a03      	ldr	r3, [r0, #32]
 8010732:	b90b      	cbnz	r3, 8010738 <__swsetup_r+0x14>
 8010734:	f7ff feaa 	bl	801048c <__sinit>
 8010738:	89a3      	ldrh	r3, [r4, #12]
 801073a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801073e:	0718      	lsls	r0, r3, #28
 8010740:	d422      	bmi.n	8010788 <__swsetup_r+0x64>
 8010742:	06d9      	lsls	r1, r3, #27
 8010744:	d407      	bmi.n	8010756 <__swsetup_r+0x32>
 8010746:	2309      	movs	r3, #9
 8010748:	602b      	str	r3, [r5, #0]
 801074a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 801074e:	81a3      	strh	r3, [r4, #12]
 8010750:	f04f 30ff 	mov.w	r0, #4294967295
 8010754:	e034      	b.n	80107c0 <__swsetup_r+0x9c>
 8010756:	0758      	lsls	r0, r3, #29
 8010758:	d512      	bpl.n	8010780 <__swsetup_r+0x5c>
 801075a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801075c:	b141      	cbz	r1, 8010770 <__swsetup_r+0x4c>
 801075e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8010762:	4299      	cmp	r1, r3
 8010764:	d002      	beq.n	801076c <__swsetup_r+0x48>
 8010766:	4628      	mov	r0, r5
 8010768:	f000 ff44 	bl	80115f4 <_free_r>
 801076c:	2300      	movs	r3, #0
 801076e:	6363      	str	r3, [r4, #52]	; 0x34
 8010770:	89a3      	ldrh	r3, [r4, #12]
 8010772:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8010776:	81a3      	strh	r3, [r4, #12]
 8010778:	2300      	movs	r3, #0
 801077a:	6063      	str	r3, [r4, #4]
 801077c:	6923      	ldr	r3, [r4, #16]
 801077e:	6023      	str	r3, [r4, #0]
 8010780:	89a3      	ldrh	r3, [r4, #12]
 8010782:	f043 0308 	orr.w	r3, r3, #8
 8010786:	81a3      	strh	r3, [r4, #12]
 8010788:	6923      	ldr	r3, [r4, #16]
 801078a:	b94b      	cbnz	r3, 80107a0 <__swsetup_r+0x7c>
 801078c:	89a3      	ldrh	r3, [r4, #12]
 801078e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8010792:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8010796:	d003      	beq.n	80107a0 <__swsetup_r+0x7c>
 8010798:	4621      	mov	r1, r4
 801079a:	4628      	mov	r0, r5
 801079c:	f002 fede 	bl	801355c <__smakebuf_r>
 80107a0:	89a0      	ldrh	r0, [r4, #12]
 80107a2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80107a6:	f010 0301 	ands.w	r3, r0, #1
 80107aa:	d00a      	beq.n	80107c2 <__swsetup_r+0x9e>
 80107ac:	2300      	movs	r3, #0
 80107ae:	60a3      	str	r3, [r4, #8]
 80107b0:	6963      	ldr	r3, [r4, #20]
 80107b2:	425b      	negs	r3, r3
 80107b4:	61a3      	str	r3, [r4, #24]
 80107b6:	6923      	ldr	r3, [r4, #16]
 80107b8:	b943      	cbnz	r3, 80107cc <__swsetup_r+0xa8>
 80107ba:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80107be:	d1c4      	bne.n	801074a <__swsetup_r+0x26>
 80107c0:	bd38      	pop	{r3, r4, r5, pc}
 80107c2:	0781      	lsls	r1, r0, #30
 80107c4:	bf58      	it	pl
 80107c6:	6963      	ldrpl	r3, [r4, #20]
 80107c8:	60a3      	str	r3, [r4, #8]
 80107ca:	e7f4      	b.n	80107b6 <__swsetup_r+0x92>
 80107cc:	2000      	movs	r0, #0
 80107ce:	e7f7      	b.n	80107c0 <__swsetup_r+0x9c>
 80107d0:	200000a4 	.word	0x200000a4

080107d4 <memset>:
 80107d4:	4402      	add	r2, r0
 80107d6:	4603      	mov	r3, r0
 80107d8:	4293      	cmp	r3, r2
 80107da:	d100      	bne.n	80107de <memset+0xa>
 80107dc:	4770      	bx	lr
 80107de:	f803 1b01 	strb.w	r1, [r3], #1
 80107e2:	e7f9      	b.n	80107d8 <memset+0x4>

080107e4 <_localeconv_r>:
 80107e4:	4800      	ldr	r0, [pc, #0]	; (80107e8 <_localeconv_r+0x4>)
 80107e6:	4770      	bx	lr
 80107e8:	20000198 	.word	0x20000198

080107ec <_close_r>:
 80107ec:	b538      	push	{r3, r4, r5, lr}
 80107ee:	4d06      	ldr	r5, [pc, #24]	; (8010808 <_close_r+0x1c>)
 80107f0:	2300      	movs	r3, #0
 80107f2:	4604      	mov	r4, r0
 80107f4:	4608      	mov	r0, r1
 80107f6:	602b      	str	r3, [r5, #0]
 80107f8:	f7f3 f822 	bl	8003840 <_close>
 80107fc:	1c43      	adds	r3, r0, #1
 80107fe:	d102      	bne.n	8010806 <_close_r+0x1a>
 8010800:	682b      	ldr	r3, [r5, #0]
 8010802:	b103      	cbz	r3, 8010806 <_close_r+0x1a>
 8010804:	6023      	str	r3, [r4, #0]
 8010806:	bd38      	pop	{r3, r4, r5, pc}
 8010808:	20001a68 	.word	0x20001a68

0801080c <_lseek_r>:
 801080c:	b538      	push	{r3, r4, r5, lr}
 801080e:	4d07      	ldr	r5, [pc, #28]	; (801082c <_lseek_r+0x20>)
 8010810:	4604      	mov	r4, r0
 8010812:	4608      	mov	r0, r1
 8010814:	4611      	mov	r1, r2
 8010816:	2200      	movs	r2, #0
 8010818:	602a      	str	r2, [r5, #0]
 801081a:	461a      	mov	r2, r3
 801081c:	f7f3 f837 	bl	800388e <_lseek>
 8010820:	1c43      	adds	r3, r0, #1
 8010822:	d102      	bne.n	801082a <_lseek_r+0x1e>
 8010824:	682b      	ldr	r3, [r5, #0]
 8010826:	b103      	cbz	r3, 801082a <_lseek_r+0x1e>
 8010828:	6023      	str	r3, [r4, #0]
 801082a:	bd38      	pop	{r3, r4, r5, pc}
 801082c:	20001a68 	.word	0x20001a68

08010830 <_read_r>:
 8010830:	b538      	push	{r3, r4, r5, lr}
 8010832:	4d07      	ldr	r5, [pc, #28]	; (8010850 <_read_r+0x20>)
 8010834:	4604      	mov	r4, r0
 8010836:	4608      	mov	r0, r1
 8010838:	4611      	mov	r1, r2
 801083a:	2200      	movs	r2, #0
 801083c:	602a      	str	r2, [r5, #0]
 801083e:	461a      	mov	r2, r3
 8010840:	f7f2 ffe1 	bl	8003806 <_read>
 8010844:	1c43      	adds	r3, r0, #1
 8010846:	d102      	bne.n	801084e <_read_r+0x1e>
 8010848:	682b      	ldr	r3, [r5, #0]
 801084a:	b103      	cbz	r3, 801084e <_read_r+0x1e>
 801084c:	6023      	str	r3, [r4, #0]
 801084e:	bd38      	pop	{r3, r4, r5, pc}
 8010850:	20001a68 	.word	0x20001a68

08010854 <_write_r>:
 8010854:	b538      	push	{r3, r4, r5, lr}
 8010856:	4d07      	ldr	r5, [pc, #28]	; (8010874 <_write_r+0x20>)
 8010858:	4604      	mov	r4, r0
 801085a:	4608      	mov	r0, r1
 801085c:	4611      	mov	r1, r2
 801085e:	2200      	movs	r2, #0
 8010860:	602a      	str	r2, [r5, #0]
 8010862:	461a      	mov	r2, r3
 8010864:	f7fc fed4 	bl	800d610 <_write>
 8010868:	1c43      	adds	r3, r0, #1
 801086a:	d102      	bne.n	8010872 <_write_r+0x1e>
 801086c:	682b      	ldr	r3, [r5, #0]
 801086e:	b103      	cbz	r3, 8010872 <_write_r+0x1e>
 8010870:	6023      	str	r3, [r4, #0]
 8010872:	bd38      	pop	{r3, r4, r5, pc}
 8010874:	20001a68 	.word	0x20001a68

08010878 <__errno>:
 8010878:	4b01      	ldr	r3, [pc, #4]	; (8010880 <__errno+0x8>)
 801087a:	6818      	ldr	r0, [r3, #0]
 801087c:	4770      	bx	lr
 801087e:	bf00      	nop
 8010880:	200000a4 	.word	0x200000a4

08010884 <__libc_init_array>:
 8010884:	b570      	push	{r4, r5, r6, lr}
 8010886:	4d0d      	ldr	r5, [pc, #52]	; (80108bc <__libc_init_array+0x38>)
 8010888:	4c0d      	ldr	r4, [pc, #52]	; (80108c0 <__libc_init_array+0x3c>)
 801088a:	1b64      	subs	r4, r4, r5
 801088c:	10a4      	asrs	r4, r4, #2
 801088e:	2600      	movs	r6, #0
 8010890:	42a6      	cmp	r6, r4
 8010892:	d109      	bne.n	80108a8 <__libc_init_array+0x24>
 8010894:	4d0b      	ldr	r5, [pc, #44]	; (80108c4 <__libc_init_array+0x40>)
 8010896:	4c0c      	ldr	r4, [pc, #48]	; (80108c8 <__libc_init_array+0x44>)
 8010898:	f004 fd34 	bl	8015304 <_init>
 801089c:	1b64      	subs	r4, r4, r5
 801089e:	10a4      	asrs	r4, r4, #2
 80108a0:	2600      	movs	r6, #0
 80108a2:	42a6      	cmp	r6, r4
 80108a4:	d105      	bne.n	80108b2 <__libc_init_array+0x2e>
 80108a6:	bd70      	pop	{r4, r5, r6, pc}
 80108a8:	f855 3b04 	ldr.w	r3, [r5], #4
 80108ac:	4798      	blx	r3
 80108ae:	3601      	adds	r6, #1
 80108b0:	e7ee      	b.n	8010890 <__libc_init_array+0xc>
 80108b2:	f855 3b04 	ldr.w	r3, [r5], #4
 80108b6:	4798      	blx	r3
 80108b8:	3601      	adds	r6, #1
 80108ba:	e7f2      	b.n	80108a2 <__libc_init_array+0x1e>
 80108bc:	08016dc8 	.word	0x08016dc8
 80108c0:	08016dc8 	.word	0x08016dc8
 80108c4:	08016dc8 	.word	0x08016dc8
 80108c8:	08016dcc 	.word	0x08016dcc

080108cc <__retarget_lock_init_recursive>:
 80108cc:	4770      	bx	lr

080108ce <__retarget_lock_acquire_recursive>:
 80108ce:	4770      	bx	lr

080108d0 <__retarget_lock_release_recursive>:
 80108d0:	4770      	bx	lr

080108d2 <memcpy>:
 80108d2:	440a      	add	r2, r1
 80108d4:	4291      	cmp	r1, r2
 80108d6:	f100 33ff 	add.w	r3, r0, #4294967295
 80108da:	d100      	bne.n	80108de <memcpy+0xc>
 80108dc:	4770      	bx	lr
 80108de:	b510      	push	{r4, lr}
 80108e0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80108e4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80108e8:	4291      	cmp	r1, r2
 80108ea:	d1f9      	bne.n	80108e0 <memcpy+0xe>
 80108ec:	bd10      	pop	{r4, pc}
	...

080108f0 <nanf>:
 80108f0:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80108f8 <nanf+0x8>
 80108f4:	4770      	bx	lr
 80108f6:	bf00      	nop
 80108f8:	7fc00000 	.word	0x7fc00000

080108fc <quorem>:
 80108fc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010900:	6903      	ldr	r3, [r0, #16]
 8010902:	690c      	ldr	r4, [r1, #16]
 8010904:	42a3      	cmp	r3, r4
 8010906:	4607      	mov	r7, r0
 8010908:	db7e      	blt.n	8010a08 <quorem+0x10c>
 801090a:	3c01      	subs	r4, #1
 801090c:	f101 0814 	add.w	r8, r1, #20
 8010910:	f100 0514 	add.w	r5, r0, #20
 8010914:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8010918:	9301      	str	r3, [sp, #4]
 801091a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801091e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8010922:	3301      	adds	r3, #1
 8010924:	429a      	cmp	r2, r3
 8010926:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 801092a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 801092e:	fbb2 f6f3 	udiv	r6, r2, r3
 8010932:	d331      	bcc.n	8010998 <quorem+0x9c>
 8010934:	f04f 0e00 	mov.w	lr, #0
 8010938:	4640      	mov	r0, r8
 801093a:	46ac      	mov	ip, r5
 801093c:	46f2      	mov	sl, lr
 801093e:	f850 2b04 	ldr.w	r2, [r0], #4
 8010942:	b293      	uxth	r3, r2
 8010944:	fb06 e303 	mla	r3, r6, r3, lr
 8010948:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 801094c:	0c1a      	lsrs	r2, r3, #16
 801094e:	b29b      	uxth	r3, r3
 8010950:	ebaa 0303 	sub.w	r3, sl, r3
 8010954:	f8dc a000 	ldr.w	sl, [ip]
 8010958:	fa13 f38a 	uxtah	r3, r3, sl
 801095c:	fb06 220e 	mla	r2, r6, lr, r2
 8010960:	9300      	str	r3, [sp, #0]
 8010962:	9b00      	ldr	r3, [sp, #0]
 8010964:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8010968:	b292      	uxth	r2, r2
 801096a:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 801096e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8010972:	f8bd 3000 	ldrh.w	r3, [sp]
 8010976:	4581      	cmp	r9, r0
 8010978:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801097c:	f84c 3b04 	str.w	r3, [ip], #4
 8010980:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8010984:	d2db      	bcs.n	801093e <quorem+0x42>
 8010986:	f855 300b 	ldr.w	r3, [r5, fp]
 801098a:	b92b      	cbnz	r3, 8010998 <quorem+0x9c>
 801098c:	9b01      	ldr	r3, [sp, #4]
 801098e:	3b04      	subs	r3, #4
 8010990:	429d      	cmp	r5, r3
 8010992:	461a      	mov	r2, r3
 8010994:	d32c      	bcc.n	80109f0 <quorem+0xf4>
 8010996:	613c      	str	r4, [r7, #16]
 8010998:	4638      	mov	r0, r7
 801099a:	f001 f9f1 	bl	8011d80 <__mcmp>
 801099e:	2800      	cmp	r0, #0
 80109a0:	db22      	blt.n	80109e8 <quorem+0xec>
 80109a2:	3601      	adds	r6, #1
 80109a4:	4629      	mov	r1, r5
 80109a6:	2000      	movs	r0, #0
 80109a8:	f858 2b04 	ldr.w	r2, [r8], #4
 80109ac:	f8d1 c000 	ldr.w	ip, [r1]
 80109b0:	b293      	uxth	r3, r2
 80109b2:	1ac3      	subs	r3, r0, r3
 80109b4:	0c12      	lsrs	r2, r2, #16
 80109b6:	fa13 f38c 	uxtah	r3, r3, ip
 80109ba:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 80109be:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80109c2:	b29b      	uxth	r3, r3
 80109c4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80109c8:	45c1      	cmp	r9, r8
 80109ca:	f841 3b04 	str.w	r3, [r1], #4
 80109ce:	ea4f 4022 	mov.w	r0, r2, asr #16
 80109d2:	d2e9      	bcs.n	80109a8 <quorem+0xac>
 80109d4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80109d8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80109dc:	b922      	cbnz	r2, 80109e8 <quorem+0xec>
 80109de:	3b04      	subs	r3, #4
 80109e0:	429d      	cmp	r5, r3
 80109e2:	461a      	mov	r2, r3
 80109e4:	d30a      	bcc.n	80109fc <quorem+0x100>
 80109e6:	613c      	str	r4, [r7, #16]
 80109e8:	4630      	mov	r0, r6
 80109ea:	b003      	add	sp, #12
 80109ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80109f0:	6812      	ldr	r2, [r2, #0]
 80109f2:	3b04      	subs	r3, #4
 80109f4:	2a00      	cmp	r2, #0
 80109f6:	d1ce      	bne.n	8010996 <quorem+0x9a>
 80109f8:	3c01      	subs	r4, #1
 80109fa:	e7c9      	b.n	8010990 <quorem+0x94>
 80109fc:	6812      	ldr	r2, [r2, #0]
 80109fe:	3b04      	subs	r3, #4
 8010a00:	2a00      	cmp	r2, #0
 8010a02:	d1f0      	bne.n	80109e6 <quorem+0xea>
 8010a04:	3c01      	subs	r4, #1
 8010a06:	e7eb      	b.n	80109e0 <quorem+0xe4>
 8010a08:	2000      	movs	r0, #0
 8010a0a:	e7ee      	b.n	80109ea <quorem+0xee>
 8010a0c:	0000      	movs	r0, r0
	...

08010a10 <_dtoa_r>:
 8010a10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010a14:	ed2d 8b04 	vpush	{d8-d9}
 8010a18:	69c5      	ldr	r5, [r0, #28]
 8010a1a:	b093      	sub	sp, #76	; 0x4c
 8010a1c:	ed8d 0b02 	vstr	d0, [sp, #8]
 8010a20:	ec57 6b10 	vmov	r6, r7, d0
 8010a24:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8010a28:	9107      	str	r1, [sp, #28]
 8010a2a:	4604      	mov	r4, r0
 8010a2c:	920a      	str	r2, [sp, #40]	; 0x28
 8010a2e:	930d      	str	r3, [sp, #52]	; 0x34
 8010a30:	b975      	cbnz	r5, 8010a50 <_dtoa_r+0x40>
 8010a32:	2010      	movs	r0, #16
 8010a34:	f000 fe2a 	bl	801168c <malloc>
 8010a38:	4602      	mov	r2, r0
 8010a3a:	61e0      	str	r0, [r4, #28]
 8010a3c:	b920      	cbnz	r0, 8010a48 <_dtoa_r+0x38>
 8010a3e:	4bae      	ldr	r3, [pc, #696]	; (8010cf8 <_dtoa_r+0x2e8>)
 8010a40:	21ef      	movs	r1, #239	; 0xef
 8010a42:	48ae      	ldr	r0, [pc, #696]	; (8010cfc <_dtoa_r+0x2ec>)
 8010a44:	f002 fe60 	bl	8013708 <__assert_func>
 8010a48:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8010a4c:	6005      	str	r5, [r0, #0]
 8010a4e:	60c5      	str	r5, [r0, #12]
 8010a50:	69e3      	ldr	r3, [r4, #28]
 8010a52:	6819      	ldr	r1, [r3, #0]
 8010a54:	b151      	cbz	r1, 8010a6c <_dtoa_r+0x5c>
 8010a56:	685a      	ldr	r2, [r3, #4]
 8010a58:	604a      	str	r2, [r1, #4]
 8010a5a:	2301      	movs	r3, #1
 8010a5c:	4093      	lsls	r3, r2
 8010a5e:	608b      	str	r3, [r1, #8]
 8010a60:	4620      	mov	r0, r4
 8010a62:	f000 ff07 	bl	8011874 <_Bfree>
 8010a66:	69e3      	ldr	r3, [r4, #28]
 8010a68:	2200      	movs	r2, #0
 8010a6a:	601a      	str	r2, [r3, #0]
 8010a6c:	1e3b      	subs	r3, r7, #0
 8010a6e:	bfbb      	ittet	lt
 8010a70:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8010a74:	9303      	strlt	r3, [sp, #12]
 8010a76:	2300      	movge	r3, #0
 8010a78:	2201      	movlt	r2, #1
 8010a7a:	bfac      	ite	ge
 8010a7c:	f8c8 3000 	strge.w	r3, [r8]
 8010a80:	f8c8 2000 	strlt.w	r2, [r8]
 8010a84:	4b9e      	ldr	r3, [pc, #632]	; (8010d00 <_dtoa_r+0x2f0>)
 8010a86:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8010a8a:	ea33 0308 	bics.w	r3, r3, r8
 8010a8e:	d11b      	bne.n	8010ac8 <_dtoa_r+0xb8>
 8010a90:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8010a92:	f242 730f 	movw	r3, #9999	; 0x270f
 8010a96:	6013      	str	r3, [r2, #0]
 8010a98:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8010a9c:	4333      	orrs	r3, r6
 8010a9e:	f000 8593 	beq.w	80115c8 <_dtoa_r+0xbb8>
 8010aa2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8010aa4:	b963      	cbnz	r3, 8010ac0 <_dtoa_r+0xb0>
 8010aa6:	4b97      	ldr	r3, [pc, #604]	; (8010d04 <_dtoa_r+0x2f4>)
 8010aa8:	e027      	b.n	8010afa <_dtoa_r+0xea>
 8010aaa:	4b97      	ldr	r3, [pc, #604]	; (8010d08 <_dtoa_r+0x2f8>)
 8010aac:	9300      	str	r3, [sp, #0]
 8010aae:	3308      	adds	r3, #8
 8010ab0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8010ab2:	6013      	str	r3, [r2, #0]
 8010ab4:	9800      	ldr	r0, [sp, #0]
 8010ab6:	b013      	add	sp, #76	; 0x4c
 8010ab8:	ecbd 8b04 	vpop	{d8-d9}
 8010abc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010ac0:	4b90      	ldr	r3, [pc, #576]	; (8010d04 <_dtoa_r+0x2f4>)
 8010ac2:	9300      	str	r3, [sp, #0]
 8010ac4:	3303      	adds	r3, #3
 8010ac6:	e7f3      	b.n	8010ab0 <_dtoa_r+0xa0>
 8010ac8:	ed9d 7b02 	vldr	d7, [sp, #8]
 8010acc:	2200      	movs	r2, #0
 8010ace:	ec51 0b17 	vmov	r0, r1, d7
 8010ad2:	eeb0 8a47 	vmov.f32	s16, s14
 8010ad6:	eef0 8a67 	vmov.f32	s17, s15
 8010ada:	2300      	movs	r3, #0
 8010adc:	f7ef ffcc 	bl	8000a78 <__aeabi_dcmpeq>
 8010ae0:	4681      	mov	r9, r0
 8010ae2:	b160      	cbz	r0, 8010afe <_dtoa_r+0xee>
 8010ae4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8010ae6:	2301      	movs	r3, #1
 8010ae8:	6013      	str	r3, [r2, #0]
 8010aea:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8010aec:	2b00      	cmp	r3, #0
 8010aee:	f000 8568 	beq.w	80115c2 <_dtoa_r+0xbb2>
 8010af2:	4b86      	ldr	r3, [pc, #536]	; (8010d0c <_dtoa_r+0x2fc>)
 8010af4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8010af6:	6013      	str	r3, [r2, #0]
 8010af8:	3b01      	subs	r3, #1
 8010afa:	9300      	str	r3, [sp, #0]
 8010afc:	e7da      	b.n	8010ab4 <_dtoa_r+0xa4>
 8010afe:	aa10      	add	r2, sp, #64	; 0x40
 8010b00:	a911      	add	r1, sp, #68	; 0x44
 8010b02:	4620      	mov	r0, r4
 8010b04:	eeb0 0a48 	vmov.f32	s0, s16
 8010b08:	eef0 0a68 	vmov.f32	s1, s17
 8010b0c:	f001 fa4e 	bl	8011fac <__d2b>
 8010b10:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8010b14:	4682      	mov	sl, r0
 8010b16:	2d00      	cmp	r5, #0
 8010b18:	d07f      	beq.n	8010c1a <_dtoa_r+0x20a>
 8010b1a:	ee18 3a90 	vmov	r3, s17
 8010b1e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8010b22:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8010b26:	ec51 0b18 	vmov	r0, r1, d8
 8010b2a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8010b2e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8010b32:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8010b36:	4619      	mov	r1, r3
 8010b38:	2200      	movs	r2, #0
 8010b3a:	4b75      	ldr	r3, [pc, #468]	; (8010d10 <_dtoa_r+0x300>)
 8010b3c:	f7ef fb7c 	bl	8000238 <__aeabi_dsub>
 8010b40:	a367      	add	r3, pc, #412	; (adr r3, 8010ce0 <_dtoa_r+0x2d0>)
 8010b42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010b46:	f7ef fd2f 	bl	80005a8 <__aeabi_dmul>
 8010b4a:	a367      	add	r3, pc, #412	; (adr r3, 8010ce8 <_dtoa_r+0x2d8>)
 8010b4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010b50:	f7ef fb74 	bl	800023c <__adddf3>
 8010b54:	4606      	mov	r6, r0
 8010b56:	4628      	mov	r0, r5
 8010b58:	460f      	mov	r7, r1
 8010b5a:	f7ef fcbb 	bl	80004d4 <__aeabi_i2d>
 8010b5e:	a364      	add	r3, pc, #400	; (adr r3, 8010cf0 <_dtoa_r+0x2e0>)
 8010b60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010b64:	f7ef fd20 	bl	80005a8 <__aeabi_dmul>
 8010b68:	4602      	mov	r2, r0
 8010b6a:	460b      	mov	r3, r1
 8010b6c:	4630      	mov	r0, r6
 8010b6e:	4639      	mov	r1, r7
 8010b70:	f7ef fb64 	bl	800023c <__adddf3>
 8010b74:	4606      	mov	r6, r0
 8010b76:	460f      	mov	r7, r1
 8010b78:	f7ef ffc6 	bl	8000b08 <__aeabi_d2iz>
 8010b7c:	2200      	movs	r2, #0
 8010b7e:	4683      	mov	fp, r0
 8010b80:	2300      	movs	r3, #0
 8010b82:	4630      	mov	r0, r6
 8010b84:	4639      	mov	r1, r7
 8010b86:	f7ef ff81 	bl	8000a8c <__aeabi_dcmplt>
 8010b8a:	b148      	cbz	r0, 8010ba0 <_dtoa_r+0x190>
 8010b8c:	4658      	mov	r0, fp
 8010b8e:	f7ef fca1 	bl	80004d4 <__aeabi_i2d>
 8010b92:	4632      	mov	r2, r6
 8010b94:	463b      	mov	r3, r7
 8010b96:	f7ef ff6f 	bl	8000a78 <__aeabi_dcmpeq>
 8010b9a:	b908      	cbnz	r0, 8010ba0 <_dtoa_r+0x190>
 8010b9c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8010ba0:	f1bb 0f16 	cmp.w	fp, #22
 8010ba4:	d857      	bhi.n	8010c56 <_dtoa_r+0x246>
 8010ba6:	4b5b      	ldr	r3, [pc, #364]	; (8010d14 <_dtoa_r+0x304>)
 8010ba8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8010bac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010bb0:	ec51 0b18 	vmov	r0, r1, d8
 8010bb4:	f7ef ff6a 	bl	8000a8c <__aeabi_dcmplt>
 8010bb8:	2800      	cmp	r0, #0
 8010bba:	d04e      	beq.n	8010c5a <_dtoa_r+0x24a>
 8010bbc:	f10b 3bff 	add.w	fp, fp, #4294967295
 8010bc0:	2300      	movs	r3, #0
 8010bc2:	930c      	str	r3, [sp, #48]	; 0x30
 8010bc4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8010bc6:	1b5b      	subs	r3, r3, r5
 8010bc8:	1e5a      	subs	r2, r3, #1
 8010bca:	bf45      	ittet	mi
 8010bcc:	f1c3 0301 	rsbmi	r3, r3, #1
 8010bd0:	9305      	strmi	r3, [sp, #20]
 8010bd2:	2300      	movpl	r3, #0
 8010bd4:	2300      	movmi	r3, #0
 8010bd6:	9206      	str	r2, [sp, #24]
 8010bd8:	bf54      	ite	pl
 8010bda:	9305      	strpl	r3, [sp, #20]
 8010bdc:	9306      	strmi	r3, [sp, #24]
 8010bde:	f1bb 0f00 	cmp.w	fp, #0
 8010be2:	db3c      	blt.n	8010c5e <_dtoa_r+0x24e>
 8010be4:	9b06      	ldr	r3, [sp, #24]
 8010be6:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8010bea:	445b      	add	r3, fp
 8010bec:	9306      	str	r3, [sp, #24]
 8010bee:	2300      	movs	r3, #0
 8010bf0:	9308      	str	r3, [sp, #32]
 8010bf2:	9b07      	ldr	r3, [sp, #28]
 8010bf4:	2b09      	cmp	r3, #9
 8010bf6:	d868      	bhi.n	8010cca <_dtoa_r+0x2ba>
 8010bf8:	2b05      	cmp	r3, #5
 8010bfa:	bfc4      	itt	gt
 8010bfc:	3b04      	subgt	r3, #4
 8010bfe:	9307      	strgt	r3, [sp, #28]
 8010c00:	9b07      	ldr	r3, [sp, #28]
 8010c02:	f1a3 0302 	sub.w	r3, r3, #2
 8010c06:	bfcc      	ite	gt
 8010c08:	2500      	movgt	r5, #0
 8010c0a:	2501      	movle	r5, #1
 8010c0c:	2b03      	cmp	r3, #3
 8010c0e:	f200 8085 	bhi.w	8010d1c <_dtoa_r+0x30c>
 8010c12:	e8df f003 	tbb	[pc, r3]
 8010c16:	3b2e      	.short	0x3b2e
 8010c18:	5839      	.short	0x5839
 8010c1a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8010c1e:	441d      	add	r5, r3
 8010c20:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8010c24:	2b20      	cmp	r3, #32
 8010c26:	bfc1      	itttt	gt
 8010c28:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8010c2c:	fa08 f803 	lslgt.w	r8, r8, r3
 8010c30:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8010c34:	fa26 f303 	lsrgt.w	r3, r6, r3
 8010c38:	bfd6      	itet	le
 8010c3a:	f1c3 0320 	rsble	r3, r3, #32
 8010c3e:	ea48 0003 	orrgt.w	r0, r8, r3
 8010c42:	fa06 f003 	lslle.w	r0, r6, r3
 8010c46:	f7ef fc35 	bl	80004b4 <__aeabi_ui2d>
 8010c4a:	2201      	movs	r2, #1
 8010c4c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8010c50:	3d01      	subs	r5, #1
 8010c52:	920e      	str	r2, [sp, #56]	; 0x38
 8010c54:	e76f      	b.n	8010b36 <_dtoa_r+0x126>
 8010c56:	2301      	movs	r3, #1
 8010c58:	e7b3      	b.n	8010bc2 <_dtoa_r+0x1b2>
 8010c5a:	900c      	str	r0, [sp, #48]	; 0x30
 8010c5c:	e7b2      	b.n	8010bc4 <_dtoa_r+0x1b4>
 8010c5e:	9b05      	ldr	r3, [sp, #20]
 8010c60:	eba3 030b 	sub.w	r3, r3, fp
 8010c64:	9305      	str	r3, [sp, #20]
 8010c66:	f1cb 0300 	rsb	r3, fp, #0
 8010c6a:	9308      	str	r3, [sp, #32]
 8010c6c:	2300      	movs	r3, #0
 8010c6e:	930b      	str	r3, [sp, #44]	; 0x2c
 8010c70:	e7bf      	b.n	8010bf2 <_dtoa_r+0x1e2>
 8010c72:	2300      	movs	r3, #0
 8010c74:	9309      	str	r3, [sp, #36]	; 0x24
 8010c76:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010c78:	2b00      	cmp	r3, #0
 8010c7a:	dc52      	bgt.n	8010d22 <_dtoa_r+0x312>
 8010c7c:	2301      	movs	r3, #1
 8010c7e:	9301      	str	r3, [sp, #4]
 8010c80:	9304      	str	r3, [sp, #16]
 8010c82:	461a      	mov	r2, r3
 8010c84:	920a      	str	r2, [sp, #40]	; 0x28
 8010c86:	e00b      	b.n	8010ca0 <_dtoa_r+0x290>
 8010c88:	2301      	movs	r3, #1
 8010c8a:	e7f3      	b.n	8010c74 <_dtoa_r+0x264>
 8010c8c:	2300      	movs	r3, #0
 8010c8e:	9309      	str	r3, [sp, #36]	; 0x24
 8010c90:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010c92:	445b      	add	r3, fp
 8010c94:	9301      	str	r3, [sp, #4]
 8010c96:	3301      	adds	r3, #1
 8010c98:	2b01      	cmp	r3, #1
 8010c9a:	9304      	str	r3, [sp, #16]
 8010c9c:	bfb8      	it	lt
 8010c9e:	2301      	movlt	r3, #1
 8010ca0:	69e0      	ldr	r0, [r4, #28]
 8010ca2:	2100      	movs	r1, #0
 8010ca4:	2204      	movs	r2, #4
 8010ca6:	f102 0614 	add.w	r6, r2, #20
 8010caa:	429e      	cmp	r6, r3
 8010cac:	d93d      	bls.n	8010d2a <_dtoa_r+0x31a>
 8010cae:	6041      	str	r1, [r0, #4]
 8010cb0:	4620      	mov	r0, r4
 8010cb2:	f000 fd9f 	bl	80117f4 <_Balloc>
 8010cb6:	9000      	str	r0, [sp, #0]
 8010cb8:	2800      	cmp	r0, #0
 8010cba:	d139      	bne.n	8010d30 <_dtoa_r+0x320>
 8010cbc:	4b16      	ldr	r3, [pc, #88]	; (8010d18 <_dtoa_r+0x308>)
 8010cbe:	4602      	mov	r2, r0
 8010cc0:	f240 11af 	movw	r1, #431	; 0x1af
 8010cc4:	e6bd      	b.n	8010a42 <_dtoa_r+0x32>
 8010cc6:	2301      	movs	r3, #1
 8010cc8:	e7e1      	b.n	8010c8e <_dtoa_r+0x27e>
 8010cca:	2501      	movs	r5, #1
 8010ccc:	2300      	movs	r3, #0
 8010cce:	9307      	str	r3, [sp, #28]
 8010cd0:	9509      	str	r5, [sp, #36]	; 0x24
 8010cd2:	f04f 33ff 	mov.w	r3, #4294967295
 8010cd6:	9301      	str	r3, [sp, #4]
 8010cd8:	9304      	str	r3, [sp, #16]
 8010cda:	2200      	movs	r2, #0
 8010cdc:	2312      	movs	r3, #18
 8010cde:	e7d1      	b.n	8010c84 <_dtoa_r+0x274>
 8010ce0:	636f4361 	.word	0x636f4361
 8010ce4:	3fd287a7 	.word	0x3fd287a7
 8010ce8:	8b60c8b3 	.word	0x8b60c8b3
 8010cec:	3fc68a28 	.word	0x3fc68a28
 8010cf0:	509f79fb 	.word	0x509f79fb
 8010cf4:	3fd34413 	.word	0x3fd34413
 8010cf8:	080169aa 	.word	0x080169aa
 8010cfc:	080169c1 	.word	0x080169c1
 8010d00:	7ff00000 	.word	0x7ff00000
 8010d04:	080169a6 	.word	0x080169a6
 8010d08:	0801699d 	.word	0x0801699d
 8010d0c:	08016975 	.word	0x08016975
 8010d10:	3ff80000 	.word	0x3ff80000
 8010d14:	08016ab0 	.word	0x08016ab0
 8010d18:	08016a19 	.word	0x08016a19
 8010d1c:	2301      	movs	r3, #1
 8010d1e:	9309      	str	r3, [sp, #36]	; 0x24
 8010d20:	e7d7      	b.n	8010cd2 <_dtoa_r+0x2c2>
 8010d22:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010d24:	9301      	str	r3, [sp, #4]
 8010d26:	9304      	str	r3, [sp, #16]
 8010d28:	e7ba      	b.n	8010ca0 <_dtoa_r+0x290>
 8010d2a:	3101      	adds	r1, #1
 8010d2c:	0052      	lsls	r2, r2, #1
 8010d2e:	e7ba      	b.n	8010ca6 <_dtoa_r+0x296>
 8010d30:	69e3      	ldr	r3, [r4, #28]
 8010d32:	9a00      	ldr	r2, [sp, #0]
 8010d34:	601a      	str	r2, [r3, #0]
 8010d36:	9b04      	ldr	r3, [sp, #16]
 8010d38:	2b0e      	cmp	r3, #14
 8010d3a:	f200 80a8 	bhi.w	8010e8e <_dtoa_r+0x47e>
 8010d3e:	2d00      	cmp	r5, #0
 8010d40:	f000 80a5 	beq.w	8010e8e <_dtoa_r+0x47e>
 8010d44:	f1bb 0f00 	cmp.w	fp, #0
 8010d48:	dd38      	ble.n	8010dbc <_dtoa_r+0x3ac>
 8010d4a:	4bc0      	ldr	r3, [pc, #768]	; (801104c <_dtoa_r+0x63c>)
 8010d4c:	f00b 020f 	and.w	r2, fp, #15
 8010d50:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010d54:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8010d58:	e9d3 6700 	ldrd	r6, r7, [r3]
 8010d5c:	ea4f 182b 	mov.w	r8, fp, asr #4
 8010d60:	d019      	beq.n	8010d96 <_dtoa_r+0x386>
 8010d62:	4bbb      	ldr	r3, [pc, #748]	; (8011050 <_dtoa_r+0x640>)
 8010d64:	ec51 0b18 	vmov	r0, r1, d8
 8010d68:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8010d6c:	f7ef fd46 	bl	80007fc <__aeabi_ddiv>
 8010d70:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010d74:	f008 080f 	and.w	r8, r8, #15
 8010d78:	2503      	movs	r5, #3
 8010d7a:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8011050 <_dtoa_r+0x640>
 8010d7e:	f1b8 0f00 	cmp.w	r8, #0
 8010d82:	d10a      	bne.n	8010d9a <_dtoa_r+0x38a>
 8010d84:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010d88:	4632      	mov	r2, r6
 8010d8a:	463b      	mov	r3, r7
 8010d8c:	f7ef fd36 	bl	80007fc <__aeabi_ddiv>
 8010d90:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010d94:	e02b      	b.n	8010dee <_dtoa_r+0x3de>
 8010d96:	2502      	movs	r5, #2
 8010d98:	e7ef      	b.n	8010d7a <_dtoa_r+0x36a>
 8010d9a:	f018 0f01 	tst.w	r8, #1
 8010d9e:	d008      	beq.n	8010db2 <_dtoa_r+0x3a2>
 8010da0:	4630      	mov	r0, r6
 8010da2:	4639      	mov	r1, r7
 8010da4:	e9d9 2300 	ldrd	r2, r3, [r9]
 8010da8:	f7ef fbfe 	bl	80005a8 <__aeabi_dmul>
 8010dac:	3501      	adds	r5, #1
 8010dae:	4606      	mov	r6, r0
 8010db0:	460f      	mov	r7, r1
 8010db2:	ea4f 0868 	mov.w	r8, r8, asr #1
 8010db6:	f109 0908 	add.w	r9, r9, #8
 8010dba:	e7e0      	b.n	8010d7e <_dtoa_r+0x36e>
 8010dbc:	f000 809f 	beq.w	8010efe <_dtoa_r+0x4ee>
 8010dc0:	f1cb 0600 	rsb	r6, fp, #0
 8010dc4:	4ba1      	ldr	r3, [pc, #644]	; (801104c <_dtoa_r+0x63c>)
 8010dc6:	4fa2      	ldr	r7, [pc, #648]	; (8011050 <_dtoa_r+0x640>)
 8010dc8:	f006 020f 	and.w	r2, r6, #15
 8010dcc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010dd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010dd4:	ec51 0b18 	vmov	r0, r1, d8
 8010dd8:	f7ef fbe6 	bl	80005a8 <__aeabi_dmul>
 8010ddc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010de0:	1136      	asrs	r6, r6, #4
 8010de2:	2300      	movs	r3, #0
 8010de4:	2502      	movs	r5, #2
 8010de6:	2e00      	cmp	r6, #0
 8010de8:	d17e      	bne.n	8010ee8 <_dtoa_r+0x4d8>
 8010dea:	2b00      	cmp	r3, #0
 8010dec:	d1d0      	bne.n	8010d90 <_dtoa_r+0x380>
 8010dee:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8010df0:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8010df4:	2b00      	cmp	r3, #0
 8010df6:	f000 8084 	beq.w	8010f02 <_dtoa_r+0x4f2>
 8010dfa:	4b96      	ldr	r3, [pc, #600]	; (8011054 <_dtoa_r+0x644>)
 8010dfc:	2200      	movs	r2, #0
 8010dfe:	4640      	mov	r0, r8
 8010e00:	4649      	mov	r1, r9
 8010e02:	f7ef fe43 	bl	8000a8c <__aeabi_dcmplt>
 8010e06:	2800      	cmp	r0, #0
 8010e08:	d07b      	beq.n	8010f02 <_dtoa_r+0x4f2>
 8010e0a:	9b04      	ldr	r3, [sp, #16]
 8010e0c:	2b00      	cmp	r3, #0
 8010e0e:	d078      	beq.n	8010f02 <_dtoa_r+0x4f2>
 8010e10:	9b01      	ldr	r3, [sp, #4]
 8010e12:	2b00      	cmp	r3, #0
 8010e14:	dd39      	ble.n	8010e8a <_dtoa_r+0x47a>
 8010e16:	4b90      	ldr	r3, [pc, #576]	; (8011058 <_dtoa_r+0x648>)
 8010e18:	2200      	movs	r2, #0
 8010e1a:	4640      	mov	r0, r8
 8010e1c:	4649      	mov	r1, r9
 8010e1e:	f7ef fbc3 	bl	80005a8 <__aeabi_dmul>
 8010e22:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010e26:	9e01      	ldr	r6, [sp, #4]
 8010e28:	f10b 37ff 	add.w	r7, fp, #4294967295
 8010e2c:	3501      	adds	r5, #1
 8010e2e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8010e32:	4628      	mov	r0, r5
 8010e34:	f7ef fb4e 	bl	80004d4 <__aeabi_i2d>
 8010e38:	4642      	mov	r2, r8
 8010e3a:	464b      	mov	r3, r9
 8010e3c:	f7ef fbb4 	bl	80005a8 <__aeabi_dmul>
 8010e40:	4b86      	ldr	r3, [pc, #536]	; (801105c <_dtoa_r+0x64c>)
 8010e42:	2200      	movs	r2, #0
 8010e44:	f7ef f9fa 	bl	800023c <__adddf3>
 8010e48:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8010e4c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010e50:	9303      	str	r3, [sp, #12]
 8010e52:	2e00      	cmp	r6, #0
 8010e54:	d158      	bne.n	8010f08 <_dtoa_r+0x4f8>
 8010e56:	4b82      	ldr	r3, [pc, #520]	; (8011060 <_dtoa_r+0x650>)
 8010e58:	2200      	movs	r2, #0
 8010e5a:	4640      	mov	r0, r8
 8010e5c:	4649      	mov	r1, r9
 8010e5e:	f7ef f9eb 	bl	8000238 <__aeabi_dsub>
 8010e62:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8010e66:	4680      	mov	r8, r0
 8010e68:	4689      	mov	r9, r1
 8010e6a:	f7ef fe2d 	bl	8000ac8 <__aeabi_dcmpgt>
 8010e6e:	2800      	cmp	r0, #0
 8010e70:	f040 8296 	bne.w	80113a0 <_dtoa_r+0x990>
 8010e74:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8010e78:	4640      	mov	r0, r8
 8010e7a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8010e7e:	4649      	mov	r1, r9
 8010e80:	f7ef fe04 	bl	8000a8c <__aeabi_dcmplt>
 8010e84:	2800      	cmp	r0, #0
 8010e86:	f040 8289 	bne.w	801139c <_dtoa_r+0x98c>
 8010e8a:	ed8d 8b02 	vstr	d8, [sp, #8]
 8010e8e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8010e90:	2b00      	cmp	r3, #0
 8010e92:	f2c0 814e 	blt.w	8011132 <_dtoa_r+0x722>
 8010e96:	f1bb 0f0e 	cmp.w	fp, #14
 8010e9a:	f300 814a 	bgt.w	8011132 <_dtoa_r+0x722>
 8010e9e:	4b6b      	ldr	r3, [pc, #428]	; (801104c <_dtoa_r+0x63c>)
 8010ea0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8010ea4:	e9d3 8900 	ldrd	r8, r9, [r3]
 8010ea8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010eaa:	2b00      	cmp	r3, #0
 8010eac:	f280 80dc 	bge.w	8011068 <_dtoa_r+0x658>
 8010eb0:	9b04      	ldr	r3, [sp, #16]
 8010eb2:	2b00      	cmp	r3, #0
 8010eb4:	f300 80d8 	bgt.w	8011068 <_dtoa_r+0x658>
 8010eb8:	f040 826f 	bne.w	801139a <_dtoa_r+0x98a>
 8010ebc:	4b68      	ldr	r3, [pc, #416]	; (8011060 <_dtoa_r+0x650>)
 8010ebe:	2200      	movs	r2, #0
 8010ec0:	4640      	mov	r0, r8
 8010ec2:	4649      	mov	r1, r9
 8010ec4:	f7ef fb70 	bl	80005a8 <__aeabi_dmul>
 8010ec8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8010ecc:	f7ef fdf2 	bl	8000ab4 <__aeabi_dcmpge>
 8010ed0:	9e04      	ldr	r6, [sp, #16]
 8010ed2:	4637      	mov	r7, r6
 8010ed4:	2800      	cmp	r0, #0
 8010ed6:	f040 8245 	bne.w	8011364 <_dtoa_r+0x954>
 8010eda:	9d00      	ldr	r5, [sp, #0]
 8010edc:	2331      	movs	r3, #49	; 0x31
 8010ede:	f805 3b01 	strb.w	r3, [r5], #1
 8010ee2:	f10b 0b01 	add.w	fp, fp, #1
 8010ee6:	e241      	b.n	801136c <_dtoa_r+0x95c>
 8010ee8:	07f2      	lsls	r2, r6, #31
 8010eea:	d505      	bpl.n	8010ef8 <_dtoa_r+0x4e8>
 8010eec:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010ef0:	f7ef fb5a 	bl	80005a8 <__aeabi_dmul>
 8010ef4:	3501      	adds	r5, #1
 8010ef6:	2301      	movs	r3, #1
 8010ef8:	1076      	asrs	r6, r6, #1
 8010efa:	3708      	adds	r7, #8
 8010efc:	e773      	b.n	8010de6 <_dtoa_r+0x3d6>
 8010efe:	2502      	movs	r5, #2
 8010f00:	e775      	b.n	8010dee <_dtoa_r+0x3de>
 8010f02:	9e04      	ldr	r6, [sp, #16]
 8010f04:	465f      	mov	r7, fp
 8010f06:	e792      	b.n	8010e2e <_dtoa_r+0x41e>
 8010f08:	9900      	ldr	r1, [sp, #0]
 8010f0a:	4b50      	ldr	r3, [pc, #320]	; (801104c <_dtoa_r+0x63c>)
 8010f0c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8010f10:	4431      	add	r1, r6
 8010f12:	9102      	str	r1, [sp, #8]
 8010f14:	9909      	ldr	r1, [sp, #36]	; 0x24
 8010f16:	eeb0 9a47 	vmov.f32	s18, s14
 8010f1a:	eef0 9a67 	vmov.f32	s19, s15
 8010f1e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8010f22:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8010f26:	2900      	cmp	r1, #0
 8010f28:	d044      	beq.n	8010fb4 <_dtoa_r+0x5a4>
 8010f2a:	494e      	ldr	r1, [pc, #312]	; (8011064 <_dtoa_r+0x654>)
 8010f2c:	2000      	movs	r0, #0
 8010f2e:	f7ef fc65 	bl	80007fc <__aeabi_ddiv>
 8010f32:	ec53 2b19 	vmov	r2, r3, d9
 8010f36:	f7ef f97f 	bl	8000238 <__aeabi_dsub>
 8010f3a:	9d00      	ldr	r5, [sp, #0]
 8010f3c:	ec41 0b19 	vmov	d9, r0, r1
 8010f40:	4649      	mov	r1, r9
 8010f42:	4640      	mov	r0, r8
 8010f44:	f7ef fde0 	bl	8000b08 <__aeabi_d2iz>
 8010f48:	4606      	mov	r6, r0
 8010f4a:	f7ef fac3 	bl	80004d4 <__aeabi_i2d>
 8010f4e:	4602      	mov	r2, r0
 8010f50:	460b      	mov	r3, r1
 8010f52:	4640      	mov	r0, r8
 8010f54:	4649      	mov	r1, r9
 8010f56:	f7ef f96f 	bl	8000238 <__aeabi_dsub>
 8010f5a:	3630      	adds	r6, #48	; 0x30
 8010f5c:	f805 6b01 	strb.w	r6, [r5], #1
 8010f60:	ec53 2b19 	vmov	r2, r3, d9
 8010f64:	4680      	mov	r8, r0
 8010f66:	4689      	mov	r9, r1
 8010f68:	f7ef fd90 	bl	8000a8c <__aeabi_dcmplt>
 8010f6c:	2800      	cmp	r0, #0
 8010f6e:	d164      	bne.n	801103a <_dtoa_r+0x62a>
 8010f70:	4642      	mov	r2, r8
 8010f72:	464b      	mov	r3, r9
 8010f74:	4937      	ldr	r1, [pc, #220]	; (8011054 <_dtoa_r+0x644>)
 8010f76:	2000      	movs	r0, #0
 8010f78:	f7ef f95e 	bl	8000238 <__aeabi_dsub>
 8010f7c:	ec53 2b19 	vmov	r2, r3, d9
 8010f80:	f7ef fd84 	bl	8000a8c <__aeabi_dcmplt>
 8010f84:	2800      	cmp	r0, #0
 8010f86:	f040 80b6 	bne.w	80110f6 <_dtoa_r+0x6e6>
 8010f8a:	9b02      	ldr	r3, [sp, #8]
 8010f8c:	429d      	cmp	r5, r3
 8010f8e:	f43f af7c 	beq.w	8010e8a <_dtoa_r+0x47a>
 8010f92:	4b31      	ldr	r3, [pc, #196]	; (8011058 <_dtoa_r+0x648>)
 8010f94:	ec51 0b19 	vmov	r0, r1, d9
 8010f98:	2200      	movs	r2, #0
 8010f9a:	f7ef fb05 	bl	80005a8 <__aeabi_dmul>
 8010f9e:	4b2e      	ldr	r3, [pc, #184]	; (8011058 <_dtoa_r+0x648>)
 8010fa0:	ec41 0b19 	vmov	d9, r0, r1
 8010fa4:	2200      	movs	r2, #0
 8010fa6:	4640      	mov	r0, r8
 8010fa8:	4649      	mov	r1, r9
 8010faa:	f7ef fafd 	bl	80005a8 <__aeabi_dmul>
 8010fae:	4680      	mov	r8, r0
 8010fb0:	4689      	mov	r9, r1
 8010fb2:	e7c5      	b.n	8010f40 <_dtoa_r+0x530>
 8010fb4:	ec51 0b17 	vmov	r0, r1, d7
 8010fb8:	f7ef faf6 	bl	80005a8 <__aeabi_dmul>
 8010fbc:	9b02      	ldr	r3, [sp, #8]
 8010fbe:	9d00      	ldr	r5, [sp, #0]
 8010fc0:	930f      	str	r3, [sp, #60]	; 0x3c
 8010fc2:	ec41 0b19 	vmov	d9, r0, r1
 8010fc6:	4649      	mov	r1, r9
 8010fc8:	4640      	mov	r0, r8
 8010fca:	f7ef fd9d 	bl	8000b08 <__aeabi_d2iz>
 8010fce:	4606      	mov	r6, r0
 8010fd0:	f7ef fa80 	bl	80004d4 <__aeabi_i2d>
 8010fd4:	3630      	adds	r6, #48	; 0x30
 8010fd6:	4602      	mov	r2, r0
 8010fd8:	460b      	mov	r3, r1
 8010fda:	4640      	mov	r0, r8
 8010fdc:	4649      	mov	r1, r9
 8010fde:	f7ef f92b 	bl	8000238 <__aeabi_dsub>
 8010fe2:	f805 6b01 	strb.w	r6, [r5], #1
 8010fe6:	9b02      	ldr	r3, [sp, #8]
 8010fe8:	429d      	cmp	r5, r3
 8010fea:	4680      	mov	r8, r0
 8010fec:	4689      	mov	r9, r1
 8010fee:	f04f 0200 	mov.w	r2, #0
 8010ff2:	d124      	bne.n	801103e <_dtoa_r+0x62e>
 8010ff4:	4b1b      	ldr	r3, [pc, #108]	; (8011064 <_dtoa_r+0x654>)
 8010ff6:	ec51 0b19 	vmov	r0, r1, d9
 8010ffa:	f7ef f91f 	bl	800023c <__adddf3>
 8010ffe:	4602      	mov	r2, r0
 8011000:	460b      	mov	r3, r1
 8011002:	4640      	mov	r0, r8
 8011004:	4649      	mov	r1, r9
 8011006:	f7ef fd5f 	bl	8000ac8 <__aeabi_dcmpgt>
 801100a:	2800      	cmp	r0, #0
 801100c:	d173      	bne.n	80110f6 <_dtoa_r+0x6e6>
 801100e:	ec53 2b19 	vmov	r2, r3, d9
 8011012:	4914      	ldr	r1, [pc, #80]	; (8011064 <_dtoa_r+0x654>)
 8011014:	2000      	movs	r0, #0
 8011016:	f7ef f90f 	bl	8000238 <__aeabi_dsub>
 801101a:	4602      	mov	r2, r0
 801101c:	460b      	mov	r3, r1
 801101e:	4640      	mov	r0, r8
 8011020:	4649      	mov	r1, r9
 8011022:	f7ef fd33 	bl	8000a8c <__aeabi_dcmplt>
 8011026:	2800      	cmp	r0, #0
 8011028:	f43f af2f 	beq.w	8010e8a <_dtoa_r+0x47a>
 801102c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 801102e:	1e6b      	subs	r3, r5, #1
 8011030:	930f      	str	r3, [sp, #60]	; 0x3c
 8011032:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8011036:	2b30      	cmp	r3, #48	; 0x30
 8011038:	d0f8      	beq.n	801102c <_dtoa_r+0x61c>
 801103a:	46bb      	mov	fp, r7
 801103c:	e04a      	b.n	80110d4 <_dtoa_r+0x6c4>
 801103e:	4b06      	ldr	r3, [pc, #24]	; (8011058 <_dtoa_r+0x648>)
 8011040:	f7ef fab2 	bl	80005a8 <__aeabi_dmul>
 8011044:	4680      	mov	r8, r0
 8011046:	4689      	mov	r9, r1
 8011048:	e7bd      	b.n	8010fc6 <_dtoa_r+0x5b6>
 801104a:	bf00      	nop
 801104c:	08016ab0 	.word	0x08016ab0
 8011050:	08016a88 	.word	0x08016a88
 8011054:	3ff00000 	.word	0x3ff00000
 8011058:	40240000 	.word	0x40240000
 801105c:	401c0000 	.word	0x401c0000
 8011060:	40140000 	.word	0x40140000
 8011064:	3fe00000 	.word	0x3fe00000
 8011068:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 801106c:	9d00      	ldr	r5, [sp, #0]
 801106e:	4642      	mov	r2, r8
 8011070:	464b      	mov	r3, r9
 8011072:	4630      	mov	r0, r6
 8011074:	4639      	mov	r1, r7
 8011076:	f7ef fbc1 	bl	80007fc <__aeabi_ddiv>
 801107a:	f7ef fd45 	bl	8000b08 <__aeabi_d2iz>
 801107e:	9001      	str	r0, [sp, #4]
 8011080:	f7ef fa28 	bl	80004d4 <__aeabi_i2d>
 8011084:	4642      	mov	r2, r8
 8011086:	464b      	mov	r3, r9
 8011088:	f7ef fa8e 	bl	80005a8 <__aeabi_dmul>
 801108c:	4602      	mov	r2, r0
 801108e:	460b      	mov	r3, r1
 8011090:	4630      	mov	r0, r6
 8011092:	4639      	mov	r1, r7
 8011094:	f7ef f8d0 	bl	8000238 <__aeabi_dsub>
 8011098:	9e01      	ldr	r6, [sp, #4]
 801109a:	9f04      	ldr	r7, [sp, #16]
 801109c:	3630      	adds	r6, #48	; 0x30
 801109e:	f805 6b01 	strb.w	r6, [r5], #1
 80110a2:	9e00      	ldr	r6, [sp, #0]
 80110a4:	1bae      	subs	r6, r5, r6
 80110a6:	42b7      	cmp	r7, r6
 80110a8:	4602      	mov	r2, r0
 80110aa:	460b      	mov	r3, r1
 80110ac:	d134      	bne.n	8011118 <_dtoa_r+0x708>
 80110ae:	f7ef f8c5 	bl	800023c <__adddf3>
 80110b2:	4642      	mov	r2, r8
 80110b4:	464b      	mov	r3, r9
 80110b6:	4606      	mov	r6, r0
 80110b8:	460f      	mov	r7, r1
 80110ba:	f7ef fd05 	bl	8000ac8 <__aeabi_dcmpgt>
 80110be:	b9c8      	cbnz	r0, 80110f4 <_dtoa_r+0x6e4>
 80110c0:	4642      	mov	r2, r8
 80110c2:	464b      	mov	r3, r9
 80110c4:	4630      	mov	r0, r6
 80110c6:	4639      	mov	r1, r7
 80110c8:	f7ef fcd6 	bl	8000a78 <__aeabi_dcmpeq>
 80110cc:	b110      	cbz	r0, 80110d4 <_dtoa_r+0x6c4>
 80110ce:	9b01      	ldr	r3, [sp, #4]
 80110d0:	07db      	lsls	r3, r3, #31
 80110d2:	d40f      	bmi.n	80110f4 <_dtoa_r+0x6e4>
 80110d4:	4651      	mov	r1, sl
 80110d6:	4620      	mov	r0, r4
 80110d8:	f000 fbcc 	bl	8011874 <_Bfree>
 80110dc:	2300      	movs	r3, #0
 80110de:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80110e0:	702b      	strb	r3, [r5, #0]
 80110e2:	f10b 0301 	add.w	r3, fp, #1
 80110e6:	6013      	str	r3, [r2, #0]
 80110e8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80110ea:	2b00      	cmp	r3, #0
 80110ec:	f43f ace2 	beq.w	8010ab4 <_dtoa_r+0xa4>
 80110f0:	601d      	str	r5, [r3, #0]
 80110f2:	e4df      	b.n	8010ab4 <_dtoa_r+0xa4>
 80110f4:	465f      	mov	r7, fp
 80110f6:	462b      	mov	r3, r5
 80110f8:	461d      	mov	r5, r3
 80110fa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80110fe:	2a39      	cmp	r2, #57	; 0x39
 8011100:	d106      	bne.n	8011110 <_dtoa_r+0x700>
 8011102:	9a00      	ldr	r2, [sp, #0]
 8011104:	429a      	cmp	r2, r3
 8011106:	d1f7      	bne.n	80110f8 <_dtoa_r+0x6e8>
 8011108:	9900      	ldr	r1, [sp, #0]
 801110a:	2230      	movs	r2, #48	; 0x30
 801110c:	3701      	adds	r7, #1
 801110e:	700a      	strb	r2, [r1, #0]
 8011110:	781a      	ldrb	r2, [r3, #0]
 8011112:	3201      	adds	r2, #1
 8011114:	701a      	strb	r2, [r3, #0]
 8011116:	e790      	b.n	801103a <_dtoa_r+0x62a>
 8011118:	4ba3      	ldr	r3, [pc, #652]	; (80113a8 <_dtoa_r+0x998>)
 801111a:	2200      	movs	r2, #0
 801111c:	f7ef fa44 	bl	80005a8 <__aeabi_dmul>
 8011120:	2200      	movs	r2, #0
 8011122:	2300      	movs	r3, #0
 8011124:	4606      	mov	r6, r0
 8011126:	460f      	mov	r7, r1
 8011128:	f7ef fca6 	bl	8000a78 <__aeabi_dcmpeq>
 801112c:	2800      	cmp	r0, #0
 801112e:	d09e      	beq.n	801106e <_dtoa_r+0x65e>
 8011130:	e7d0      	b.n	80110d4 <_dtoa_r+0x6c4>
 8011132:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8011134:	2a00      	cmp	r2, #0
 8011136:	f000 80ca 	beq.w	80112ce <_dtoa_r+0x8be>
 801113a:	9a07      	ldr	r2, [sp, #28]
 801113c:	2a01      	cmp	r2, #1
 801113e:	f300 80ad 	bgt.w	801129c <_dtoa_r+0x88c>
 8011142:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8011144:	2a00      	cmp	r2, #0
 8011146:	f000 80a5 	beq.w	8011294 <_dtoa_r+0x884>
 801114a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 801114e:	9e08      	ldr	r6, [sp, #32]
 8011150:	9d05      	ldr	r5, [sp, #20]
 8011152:	9a05      	ldr	r2, [sp, #20]
 8011154:	441a      	add	r2, r3
 8011156:	9205      	str	r2, [sp, #20]
 8011158:	9a06      	ldr	r2, [sp, #24]
 801115a:	2101      	movs	r1, #1
 801115c:	441a      	add	r2, r3
 801115e:	4620      	mov	r0, r4
 8011160:	9206      	str	r2, [sp, #24]
 8011162:	f000 fc87 	bl	8011a74 <__i2b>
 8011166:	4607      	mov	r7, r0
 8011168:	b165      	cbz	r5, 8011184 <_dtoa_r+0x774>
 801116a:	9b06      	ldr	r3, [sp, #24]
 801116c:	2b00      	cmp	r3, #0
 801116e:	dd09      	ble.n	8011184 <_dtoa_r+0x774>
 8011170:	42ab      	cmp	r3, r5
 8011172:	9a05      	ldr	r2, [sp, #20]
 8011174:	bfa8      	it	ge
 8011176:	462b      	movge	r3, r5
 8011178:	1ad2      	subs	r2, r2, r3
 801117a:	9205      	str	r2, [sp, #20]
 801117c:	9a06      	ldr	r2, [sp, #24]
 801117e:	1aed      	subs	r5, r5, r3
 8011180:	1ad3      	subs	r3, r2, r3
 8011182:	9306      	str	r3, [sp, #24]
 8011184:	9b08      	ldr	r3, [sp, #32]
 8011186:	b1f3      	cbz	r3, 80111c6 <_dtoa_r+0x7b6>
 8011188:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801118a:	2b00      	cmp	r3, #0
 801118c:	f000 80a3 	beq.w	80112d6 <_dtoa_r+0x8c6>
 8011190:	2e00      	cmp	r6, #0
 8011192:	dd10      	ble.n	80111b6 <_dtoa_r+0x7a6>
 8011194:	4639      	mov	r1, r7
 8011196:	4632      	mov	r2, r6
 8011198:	4620      	mov	r0, r4
 801119a:	f000 fd2b 	bl	8011bf4 <__pow5mult>
 801119e:	4652      	mov	r2, sl
 80111a0:	4601      	mov	r1, r0
 80111a2:	4607      	mov	r7, r0
 80111a4:	4620      	mov	r0, r4
 80111a6:	f000 fc7b 	bl	8011aa0 <__multiply>
 80111aa:	4651      	mov	r1, sl
 80111ac:	4680      	mov	r8, r0
 80111ae:	4620      	mov	r0, r4
 80111b0:	f000 fb60 	bl	8011874 <_Bfree>
 80111b4:	46c2      	mov	sl, r8
 80111b6:	9b08      	ldr	r3, [sp, #32]
 80111b8:	1b9a      	subs	r2, r3, r6
 80111ba:	d004      	beq.n	80111c6 <_dtoa_r+0x7b6>
 80111bc:	4651      	mov	r1, sl
 80111be:	4620      	mov	r0, r4
 80111c0:	f000 fd18 	bl	8011bf4 <__pow5mult>
 80111c4:	4682      	mov	sl, r0
 80111c6:	2101      	movs	r1, #1
 80111c8:	4620      	mov	r0, r4
 80111ca:	f000 fc53 	bl	8011a74 <__i2b>
 80111ce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80111d0:	2b00      	cmp	r3, #0
 80111d2:	4606      	mov	r6, r0
 80111d4:	f340 8081 	ble.w	80112da <_dtoa_r+0x8ca>
 80111d8:	461a      	mov	r2, r3
 80111da:	4601      	mov	r1, r0
 80111dc:	4620      	mov	r0, r4
 80111de:	f000 fd09 	bl	8011bf4 <__pow5mult>
 80111e2:	9b07      	ldr	r3, [sp, #28]
 80111e4:	2b01      	cmp	r3, #1
 80111e6:	4606      	mov	r6, r0
 80111e8:	dd7a      	ble.n	80112e0 <_dtoa_r+0x8d0>
 80111ea:	f04f 0800 	mov.w	r8, #0
 80111ee:	6933      	ldr	r3, [r6, #16]
 80111f0:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80111f4:	6918      	ldr	r0, [r3, #16]
 80111f6:	f000 fbef 	bl	80119d8 <__hi0bits>
 80111fa:	f1c0 0020 	rsb	r0, r0, #32
 80111fe:	9b06      	ldr	r3, [sp, #24]
 8011200:	4418      	add	r0, r3
 8011202:	f010 001f 	ands.w	r0, r0, #31
 8011206:	f000 8094 	beq.w	8011332 <_dtoa_r+0x922>
 801120a:	f1c0 0320 	rsb	r3, r0, #32
 801120e:	2b04      	cmp	r3, #4
 8011210:	f340 8085 	ble.w	801131e <_dtoa_r+0x90e>
 8011214:	9b05      	ldr	r3, [sp, #20]
 8011216:	f1c0 001c 	rsb	r0, r0, #28
 801121a:	4403      	add	r3, r0
 801121c:	9305      	str	r3, [sp, #20]
 801121e:	9b06      	ldr	r3, [sp, #24]
 8011220:	4403      	add	r3, r0
 8011222:	4405      	add	r5, r0
 8011224:	9306      	str	r3, [sp, #24]
 8011226:	9b05      	ldr	r3, [sp, #20]
 8011228:	2b00      	cmp	r3, #0
 801122a:	dd05      	ble.n	8011238 <_dtoa_r+0x828>
 801122c:	4651      	mov	r1, sl
 801122e:	461a      	mov	r2, r3
 8011230:	4620      	mov	r0, r4
 8011232:	f000 fd39 	bl	8011ca8 <__lshift>
 8011236:	4682      	mov	sl, r0
 8011238:	9b06      	ldr	r3, [sp, #24]
 801123a:	2b00      	cmp	r3, #0
 801123c:	dd05      	ble.n	801124a <_dtoa_r+0x83a>
 801123e:	4631      	mov	r1, r6
 8011240:	461a      	mov	r2, r3
 8011242:	4620      	mov	r0, r4
 8011244:	f000 fd30 	bl	8011ca8 <__lshift>
 8011248:	4606      	mov	r6, r0
 801124a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801124c:	2b00      	cmp	r3, #0
 801124e:	d072      	beq.n	8011336 <_dtoa_r+0x926>
 8011250:	4631      	mov	r1, r6
 8011252:	4650      	mov	r0, sl
 8011254:	f000 fd94 	bl	8011d80 <__mcmp>
 8011258:	2800      	cmp	r0, #0
 801125a:	da6c      	bge.n	8011336 <_dtoa_r+0x926>
 801125c:	2300      	movs	r3, #0
 801125e:	4651      	mov	r1, sl
 8011260:	220a      	movs	r2, #10
 8011262:	4620      	mov	r0, r4
 8011264:	f000 fb28 	bl	80118b8 <__multadd>
 8011268:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801126a:	f10b 3bff 	add.w	fp, fp, #4294967295
 801126e:	4682      	mov	sl, r0
 8011270:	2b00      	cmp	r3, #0
 8011272:	f000 81b0 	beq.w	80115d6 <_dtoa_r+0xbc6>
 8011276:	2300      	movs	r3, #0
 8011278:	4639      	mov	r1, r7
 801127a:	220a      	movs	r2, #10
 801127c:	4620      	mov	r0, r4
 801127e:	f000 fb1b 	bl	80118b8 <__multadd>
 8011282:	9b01      	ldr	r3, [sp, #4]
 8011284:	2b00      	cmp	r3, #0
 8011286:	4607      	mov	r7, r0
 8011288:	f300 8096 	bgt.w	80113b8 <_dtoa_r+0x9a8>
 801128c:	9b07      	ldr	r3, [sp, #28]
 801128e:	2b02      	cmp	r3, #2
 8011290:	dc59      	bgt.n	8011346 <_dtoa_r+0x936>
 8011292:	e091      	b.n	80113b8 <_dtoa_r+0x9a8>
 8011294:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8011296:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 801129a:	e758      	b.n	801114e <_dtoa_r+0x73e>
 801129c:	9b04      	ldr	r3, [sp, #16]
 801129e:	1e5e      	subs	r6, r3, #1
 80112a0:	9b08      	ldr	r3, [sp, #32]
 80112a2:	42b3      	cmp	r3, r6
 80112a4:	bfbf      	itttt	lt
 80112a6:	9b08      	ldrlt	r3, [sp, #32]
 80112a8:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 80112aa:	9608      	strlt	r6, [sp, #32]
 80112ac:	1af3      	sublt	r3, r6, r3
 80112ae:	bfb4      	ite	lt
 80112b0:	18d2      	addlt	r2, r2, r3
 80112b2:	1b9e      	subge	r6, r3, r6
 80112b4:	9b04      	ldr	r3, [sp, #16]
 80112b6:	bfbc      	itt	lt
 80112b8:	920b      	strlt	r2, [sp, #44]	; 0x2c
 80112ba:	2600      	movlt	r6, #0
 80112bc:	2b00      	cmp	r3, #0
 80112be:	bfb7      	itett	lt
 80112c0:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 80112c4:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 80112c8:	1a9d      	sublt	r5, r3, r2
 80112ca:	2300      	movlt	r3, #0
 80112cc:	e741      	b.n	8011152 <_dtoa_r+0x742>
 80112ce:	9e08      	ldr	r6, [sp, #32]
 80112d0:	9d05      	ldr	r5, [sp, #20]
 80112d2:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80112d4:	e748      	b.n	8011168 <_dtoa_r+0x758>
 80112d6:	9a08      	ldr	r2, [sp, #32]
 80112d8:	e770      	b.n	80111bc <_dtoa_r+0x7ac>
 80112da:	9b07      	ldr	r3, [sp, #28]
 80112dc:	2b01      	cmp	r3, #1
 80112de:	dc19      	bgt.n	8011314 <_dtoa_r+0x904>
 80112e0:	9b02      	ldr	r3, [sp, #8]
 80112e2:	b9bb      	cbnz	r3, 8011314 <_dtoa_r+0x904>
 80112e4:	9b03      	ldr	r3, [sp, #12]
 80112e6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80112ea:	b99b      	cbnz	r3, 8011314 <_dtoa_r+0x904>
 80112ec:	9b03      	ldr	r3, [sp, #12]
 80112ee:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80112f2:	0d1b      	lsrs	r3, r3, #20
 80112f4:	051b      	lsls	r3, r3, #20
 80112f6:	b183      	cbz	r3, 801131a <_dtoa_r+0x90a>
 80112f8:	9b05      	ldr	r3, [sp, #20]
 80112fa:	3301      	adds	r3, #1
 80112fc:	9305      	str	r3, [sp, #20]
 80112fe:	9b06      	ldr	r3, [sp, #24]
 8011300:	3301      	adds	r3, #1
 8011302:	9306      	str	r3, [sp, #24]
 8011304:	f04f 0801 	mov.w	r8, #1
 8011308:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801130a:	2b00      	cmp	r3, #0
 801130c:	f47f af6f 	bne.w	80111ee <_dtoa_r+0x7de>
 8011310:	2001      	movs	r0, #1
 8011312:	e774      	b.n	80111fe <_dtoa_r+0x7ee>
 8011314:	f04f 0800 	mov.w	r8, #0
 8011318:	e7f6      	b.n	8011308 <_dtoa_r+0x8f8>
 801131a:	4698      	mov	r8, r3
 801131c:	e7f4      	b.n	8011308 <_dtoa_r+0x8f8>
 801131e:	d082      	beq.n	8011226 <_dtoa_r+0x816>
 8011320:	9a05      	ldr	r2, [sp, #20]
 8011322:	331c      	adds	r3, #28
 8011324:	441a      	add	r2, r3
 8011326:	9205      	str	r2, [sp, #20]
 8011328:	9a06      	ldr	r2, [sp, #24]
 801132a:	441a      	add	r2, r3
 801132c:	441d      	add	r5, r3
 801132e:	9206      	str	r2, [sp, #24]
 8011330:	e779      	b.n	8011226 <_dtoa_r+0x816>
 8011332:	4603      	mov	r3, r0
 8011334:	e7f4      	b.n	8011320 <_dtoa_r+0x910>
 8011336:	9b04      	ldr	r3, [sp, #16]
 8011338:	2b00      	cmp	r3, #0
 801133a:	dc37      	bgt.n	80113ac <_dtoa_r+0x99c>
 801133c:	9b07      	ldr	r3, [sp, #28]
 801133e:	2b02      	cmp	r3, #2
 8011340:	dd34      	ble.n	80113ac <_dtoa_r+0x99c>
 8011342:	9b04      	ldr	r3, [sp, #16]
 8011344:	9301      	str	r3, [sp, #4]
 8011346:	9b01      	ldr	r3, [sp, #4]
 8011348:	b963      	cbnz	r3, 8011364 <_dtoa_r+0x954>
 801134a:	4631      	mov	r1, r6
 801134c:	2205      	movs	r2, #5
 801134e:	4620      	mov	r0, r4
 8011350:	f000 fab2 	bl	80118b8 <__multadd>
 8011354:	4601      	mov	r1, r0
 8011356:	4606      	mov	r6, r0
 8011358:	4650      	mov	r0, sl
 801135a:	f000 fd11 	bl	8011d80 <__mcmp>
 801135e:	2800      	cmp	r0, #0
 8011360:	f73f adbb 	bgt.w	8010eda <_dtoa_r+0x4ca>
 8011364:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011366:	9d00      	ldr	r5, [sp, #0]
 8011368:	ea6f 0b03 	mvn.w	fp, r3
 801136c:	f04f 0800 	mov.w	r8, #0
 8011370:	4631      	mov	r1, r6
 8011372:	4620      	mov	r0, r4
 8011374:	f000 fa7e 	bl	8011874 <_Bfree>
 8011378:	2f00      	cmp	r7, #0
 801137a:	f43f aeab 	beq.w	80110d4 <_dtoa_r+0x6c4>
 801137e:	f1b8 0f00 	cmp.w	r8, #0
 8011382:	d005      	beq.n	8011390 <_dtoa_r+0x980>
 8011384:	45b8      	cmp	r8, r7
 8011386:	d003      	beq.n	8011390 <_dtoa_r+0x980>
 8011388:	4641      	mov	r1, r8
 801138a:	4620      	mov	r0, r4
 801138c:	f000 fa72 	bl	8011874 <_Bfree>
 8011390:	4639      	mov	r1, r7
 8011392:	4620      	mov	r0, r4
 8011394:	f000 fa6e 	bl	8011874 <_Bfree>
 8011398:	e69c      	b.n	80110d4 <_dtoa_r+0x6c4>
 801139a:	2600      	movs	r6, #0
 801139c:	4637      	mov	r7, r6
 801139e:	e7e1      	b.n	8011364 <_dtoa_r+0x954>
 80113a0:	46bb      	mov	fp, r7
 80113a2:	4637      	mov	r7, r6
 80113a4:	e599      	b.n	8010eda <_dtoa_r+0x4ca>
 80113a6:	bf00      	nop
 80113a8:	40240000 	.word	0x40240000
 80113ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80113ae:	2b00      	cmp	r3, #0
 80113b0:	f000 80c8 	beq.w	8011544 <_dtoa_r+0xb34>
 80113b4:	9b04      	ldr	r3, [sp, #16]
 80113b6:	9301      	str	r3, [sp, #4]
 80113b8:	2d00      	cmp	r5, #0
 80113ba:	dd05      	ble.n	80113c8 <_dtoa_r+0x9b8>
 80113bc:	4639      	mov	r1, r7
 80113be:	462a      	mov	r2, r5
 80113c0:	4620      	mov	r0, r4
 80113c2:	f000 fc71 	bl	8011ca8 <__lshift>
 80113c6:	4607      	mov	r7, r0
 80113c8:	f1b8 0f00 	cmp.w	r8, #0
 80113cc:	d05b      	beq.n	8011486 <_dtoa_r+0xa76>
 80113ce:	6879      	ldr	r1, [r7, #4]
 80113d0:	4620      	mov	r0, r4
 80113d2:	f000 fa0f 	bl	80117f4 <_Balloc>
 80113d6:	4605      	mov	r5, r0
 80113d8:	b928      	cbnz	r0, 80113e6 <_dtoa_r+0x9d6>
 80113da:	4b83      	ldr	r3, [pc, #524]	; (80115e8 <_dtoa_r+0xbd8>)
 80113dc:	4602      	mov	r2, r0
 80113de:	f240 21ef 	movw	r1, #751	; 0x2ef
 80113e2:	f7ff bb2e 	b.w	8010a42 <_dtoa_r+0x32>
 80113e6:	693a      	ldr	r2, [r7, #16]
 80113e8:	3202      	adds	r2, #2
 80113ea:	0092      	lsls	r2, r2, #2
 80113ec:	f107 010c 	add.w	r1, r7, #12
 80113f0:	300c      	adds	r0, #12
 80113f2:	f7ff fa6e 	bl	80108d2 <memcpy>
 80113f6:	2201      	movs	r2, #1
 80113f8:	4629      	mov	r1, r5
 80113fa:	4620      	mov	r0, r4
 80113fc:	f000 fc54 	bl	8011ca8 <__lshift>
 8011400:	9b00      	ldr	r3, [sp, #0]
 8011402:	3301      	adds	r3, #1
 8011404:	9304      	str	r3, [sp, #16]
 8011406:	e9dd 2300 	ldrd	r2, r3, [sp]
 801140a:	4413      	add	r3, r2
 801140c:	9308      	str	r3, [sp, #32]
 801140e:	9b02      	ldr	r3, [sp, #8]
 8011410:	f003 0301 	and.w	r3, r3, #1
 8011414:	46b8      	mov	r8, r7
 8011416:	9306      	str	r3, [sp, #24]
 8011418:	4607      	mov	r7, r0
 801141a:	9b04      	ldr	r3, [sp, #16]
 801141c:	4631      	mov	r1, r6
 801141e:	3b01      	subs	r3, #1
 8011420:	4650      	mov	r0, sl
 8011422:	9301      	str	r3, [sp, #4]
 8011424:	f7ff fa6a 	bl	80108fc <quorem>
 8011428:	4641      	mov	r1, r8
 801142a:	9002      	str	r0, [sp, #8]
 801142c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8011430:	4650      	mov	r0, sl
 8011432:	f000 fca5 	bl	8011d80 <__mcmp>
 8011436:	463a      	mov	r2, r7
 8011438:	9005      	str	r0, [sp, #20]
 801143a:	4631      	mov	r1, r6
 801143c:	4620      	mov	r0, r4
 801143e:	f000 fcbb 	bl	8011db8 <__mdiff>
 8011442:	68c2      	ldr	r2, [r0, #12]
 8011444:	4605      	mov	r5, r0
 8011446:	bb02      	cbnz	r2, 801148a <_dtoa_r+0xa7a>
 8011448:	4601      	mov	r1, r0
 801144a:	4650      	mov	r0, sl
 801144c:	f000 fc98 	bl	8011d80 <__mcmp>
 8011450:	4602      	mov	r2, r0
 8011452:	4629      	mov	r1, r5
 8011454:	4620      	mov	r0, r4
 8011456:	9209      	str	r2, [sp, #36]	; 0x24
 8011458:	f000 fa0c 	bl	8011874 <_Bfree>
 801145c:	9b07      	ldr	r3, [sp, #28]
 801145e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8011460:	9d04      	ldr	r5, [sp, #16]
 8011462:	ea43 0102 	orr.w	r1, r3, r2
 8011466:	9b06      	ldr	r3, [sp, #24]
 8011468:	4319      	orrs	r1, r3
 801146a:	d110      	bne.n	801148e <_dtoa_r+0xa7e>
 801146c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8011470:	d029      	beq.n	80114c6 <_dtoa_r+0xab6>
 8011472:	9b05      	ldr	r3, [sp, #20]
 8011474:	2b00      	cmp	r3, #0
 8011476:	dd02      	ble.n	801147e <_dtoa_r+0xa6e>
 8011478:	9b02      	ldr	r3, [sp, #8]
 801147a:	f103 0931 	add.w	r9, r3, #49	; 0x31
 801147e:	9b01      	ldr	r3, [sp, #4]
 8011480:	f883 9000 	strb.w	r9, [r3]
 8011484:	e774      	b.n	8011370 <_dtoa_r+0x960>
 8011486:	4638      	mov	r0, r7
 8011488:	e7ba      	b.n	8011400 <_dtoa_r+0x9f0>
 801148a:	2201      	movs	r2, #1
 801148c:	e7e1      	b.n	8011452 <_dtoa_r+0xa42>
 801148e:	9b05      	ldr	r3, [sp, #20]
 8011490:	2b00      	cmp	r3, #0
 8011492:	db04      	blt.n	801149e <_dtoa_r+0xa8e>
 8011494:	9907      	ldr	r1, [sp, #28]
 8011496:	430b      	orrs	r3, r1
 8011498:	9906      	ldr	r1, [sp, #24]
 801149a:	430b      	orrs	r3, r1
 801149c:	d120      	bne.n	80114e0 <_dtoa_r+0xad0>
 801149e:	2a00      	cmp	r2, #0
 80114a0:	dded      	ble.n	801147e <_dtoa_r+0xa6e>
 80114a2:	4651      	mov	r1, sl
 80114a4:	2201      	movs	r2, #1
 80114a6:	4620      	mov	r0, r4
 80114a8:	f000 fbfe 	bl	8011ca8 <__lshift>
 80114ac:	4631      	mov	r1, r6
 80114ae:	4682      	mov	sl, r0
 80114b0:	f000 fc66 	bl	8011d80 <__mcmp>
 80114b4:	2800      	cmp	r0, #0
 80114b6:	dc03      	bgt.n	80114c0 <_dtoa_r+0xab0>
 80114b8:	d1e1      	bne.n	801147e <_dtoa_r+0xa6e>
 80114ba:	f019 0f01 	tst.w	r9, #1
 80114be:	d0de      	beq.n	801147e <_dtoa_r+0xa6e>
 80114c0:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80114c4:	d1d8      	bne.n	8011478 <_dtoa_r+0xa68>
 80114c6:	9a01      	ldr	r2, [sp, #4]
 80114c8:	2339      	movs	r3, #57	; 0x39
 80114ca:	7013      	strb	r3, [r2, #0]
 80114cc:	462b      	mov	r3, r5
 80114ce:	461d      	mov	r5, r3
 80114d0:	3b01      	subs	r3, #1
 80114d2:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80114d6:	2a39      	cmp	r2, #57	; 0x39
 80114d8:	d06c      	beq.n	80115b4 <_dtoa_r+0xba4>
 80114da:	3201      	adds	r2, #1
 80114dc:	701a      	strb	r2, [r3, #0]
 80114de:	e747      	b.n	8011370 <_dtoa_r+0x960>
 80114e0:	2a00      	cmp	r2, #0
 80114e2:	dd07      	ble.n	80114f4 <_dtoa_r+0xae4>
 80114e4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80114e8:	d0ed      	beq.n	80114c6 <_dtoa_r+0xab6>
 80114ea:	9a01      	ldr	r2, [sp, #4]
 80114ec:	f109 0301 	add.w	r3, r9, #1
 80114f0:	7013      	strb	r3, [r2, #0]
 80114f2:	e73d      	b.n	8011370 <_dtoa_r+0x960>
 80114f4:	9b04      	ldr	r3, [sp, #16]
 80114f6:	9a08      	ldr	r2, [sp, #32]
 80114f8:	f803 9c01 	strb.w	r9, [r3, #-1]
 80114fc:	4293      	cmp	r3, r2
 80114fe:	d043      	beq.n	8011588 <_dtoa_r+0xb78>
 8011500:	4651      	mov	r1, sl
 8011502:	2300      	movs	r3, #0
 8011504:	220a      	movs	r2, #10
 8011506:	4620      	mov	r0, r4
 8011508:	f000 f9d6 	bl	80118b8 <__multadd>
 801150c:	45b8      	cmp	r8, r7
 801150e:	4682      	mov	sl, r0
 8011510:	f04f 0300 	mov.w	r3, #0
 8011514:	f04f 020a 	mov.w	r2, #10
 8011518:	4641      	mov	r1, r8
 801151a:	4620      	mov	r0, r4
 801151c:	d107      	bne.n	801152e <_dtoa_r+0xb1e>
 801151e:	f000 f9cb 	bl	80118b8 <__multadd>
 8011522:	4680      	mov	r8, r0
 8011524:	4607      	mov	r7, r0
 8011526:	9b04      	ldr	r3, [sp, #16]
 8011528:	3301      	adds	r3, #1
 801152a:	9304      	str	r3, [sp, #16]
 801152c:	e775      	b.n	801141a <_dtoa_r+0xa0a>
 801152e:	f000 f9c3 	bl	80118b8 <__multadd>
 8011532:	4639      	mov	r1, r7
 8011534:	4680      	mov	r8, r0
 8011536:	2300      	movs	r3, #0
 8011538:	220a      	movs	r2, #10
 801153a:	4620      	mov	r0, r4
 801153c:	f000 f9bc 	bl	80118b8 <__multadd>
 8011540:	4607      	mov	r7, r0
 8011542:	e7f0      	b.n	8011526 <_dtoa_r+0xb16>
 8011544:	9b04      	ldr	r3, [sp, #16]
 8011546:	9301      	str	r3, [sp, #4]
 8011548:	9d00      	ldr	r5, [sp, #0]
 801154a:	4631      	mov	r1, r6
 801154c:	4650      	mov	r0, sl
 801154e:	f7ff f9d5 	bl	80108fc <quorem>
 8011552:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8011556:	9b00      	ldr	r3, [sp, #0]
 8011558:	f805 9b01 	strb.w	r9, [r5], #1
 801155c:	1aea      	subs	r2, r5, r3
 801155e:	9b01      	ldr	r3, [sp, #4]
 8011560:	4293      	cmp	r3, r2
 8011562:	dd07      	ble.n	8011574 <_dtoa_r+0xb64>
 8011564:	4651      	mov	r1, sl
 8011566:	2300      	movs	r3, #0
 8011568:	220a      	movs	r2, #10
 801156a:	4620      	mov	r0, r4
 801156c:	f000 f9a4 	bl	80118b8 <__multadd>
 8011570:	4682      	mov	sl, r0
 8011572:	e7ea      	b.n	801154a <_dtoa_r+0xb3a>
 8011574:	9b01      	ldr	r3, [sp, #4]
 8011576:	2b00      	cmp	r3, #0
 8011578:	bfc8      	it	gt
 801157a:	461d      	movgt	r5, r3
 801157c:	9b00      	ldr	r3, [sp, #0]
 801157e:	bfd8      	it	le
 8011580:	2501      	movle	r5, #1
 8011582:	441d      	add	r5, r3
 8011584:	f04f 0800 	mov.w	r8, #0
 8011588:	4651      	mov	r1, sl
 801158a:	2201      	movs	r2, #1
 801158c:	4620      	mov	r0, r4
 801158e:	f000 fb8b 	bl	8011ca8 <__lshift>
 8011592:	4631      	mov	r1, r6
 8011594:	4682      	mov	sl, r0
 8011596:	f000 fbf3 	bl	8011d80 <__mcmp>
 801159a:	2800      	cmp	r0, #0
 801159c:	dc96      	bgt.n	80114cc <_dtoa_r+0xabc>
 801159e:	d102      	bne.n	80115a6 <_dtoa_r+0xb96>
 80115a0:	f019 0f01 	tst.w	r9, #1
 80115a4:	d192      	bne.n	80114cc <_dtoa_r+0xabc>
 80115a6:	462b      	mov	r3, r5
 80115a8:	461d      	mov	r5, r3
 80115aa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80115ae:	2a30      	cmp	r2, #48	; 0x30
 80115b0:	d0fa      	beq.n	80115a8 <_dtoa_r+0xb98>
 80115b2:	e6dd      	b.n	8011370 <_dtoa_r+0x960>
 80115b4:	9a00      	ldr	r2, [sp, #0]
 80115b6:	429a      	cmp	r2, r3
 80115b8:	d189      	bne.n	80114ce <_dtoa_r+0xabe>
 80115ba:	f10b 0b01 	add.w	fp, fp, #1
 80115be:	2331      	movs	r3, #49	; 0x31
 80115c0:	e796      	b.n	80114f0 <_dtoa_r+0xae0>
 80115c2:	4b0a      	ldr	r3, [pc, #40]	; (80115ec <_dtoa_r+0xbdc>)
 80115c4:	f7ff ba99 	b.w	8010afa <_dtoa_r+0xea>
 80115c8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80115ca:	2b00      	cmp	r3, #0
 80115cc:	f47f aa6d 	bne.w	8010aaa <_dtoa_r+0x9a>
 80115d0:	4b07      	ldr	r3, [pc, #28]	; (80115f0 <_dtoa_r+0xbe0>)
 80115d2:	f7ff ba92 	b.w	8010afa <_dtoa_r+0xea>
 80115d6:	9b01      	ldr	r3, [sp, #4]
 80115d8:	2b00      	cmp	r3, #0
 80115da:	dcb5      	bgt.n	8011548 <_dtoa_r+0xb38>
 80115dc:	9b07      	ldr	r3, [sp, #28]
 80115de:	2b02      	cmp	r3, #2
 80115e0:	f73f aeb1 	bgt.w	8011346 <_dtoa_r+0x936>
 80115e4:	e7b0      	b.n	8011548 <_dtoa_r+0xb38>
 80115e6:	bf00      	nop
 80115e8:	08016a19 	.word	0x08016a19
 80115ec:	08016974 	.word	0x08016974
 80115f0:	0801699d 	.word	0x0801699d

080115f4 <_free_r>:
 80115f4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80115f6:	2900      	cmp	r1, #0
 80115f8:	d044      	beq.n	8011684 <_free_r+0x90>
 80115fa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80115fe:	9001      	str	r0, [sp, #4]
 8011600:	2b00      	cmp	r3, #0
 8011602:	f1a1 0404 	sub.w	r4, r1, #4
 8011606:	bfb8      	it	lt
 8011608:	18e4      	addlt	r4, r4, r3
 801160a:	f000 f8e7 	bl	80117dc <__malloc_lock>
 801160e:	4a1e      	ldr	r2, [pc, #120]	; (8011688 <_free_r+0x94>)
 8011610:	9801      	ldr	r0, [sp, #4]
 8011612:	6813      	ldr	r3, [r2, #0]
 8011614:	b933      	cbnz	r3, 8011624 <_free_r+0x30>
 8011616:	6063      	str	r3, [r4, #4]
 8011618:	6014      	str	r4, [r2, #0]
 801161a:	b003      	add	sp, #12
 801161c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8011620:	f000 b8e2 	b.w	80117e8 <__malloc_unlock>
 8011624:	42a3      	cmp	r3, r4
 8011626:	d908      	bls.n	801163a <_free_r+0x46>
 8011628:	6825      	ldr	r5, [r4, #0]
 801162a:	1961      	adds	r1, r4, r5
 801162c:	428b      	cmp	r3, r1
 801162e:	bf01      	itttt	eq
 8011630:	6819      	ldreq	r1, [r3, #0]
 8011632:	685b      	ldreq	r3, [r3, #4]
 8011634:	1949      	addeq	r1, r1, r5
 8011636:	6021      	streq	r1, [r4, #0]
 8011638:	e7ed      	b.n	8011616 <_free_r+0x22>
 801163a:	461a      	mov	r2, r3
 801163c:	685b      	ldr	r3, [r3, #4]
 801163e:	b10b      	cbz	r3, 8011644 <_free_r+0x50>
 8011640:	42a3      	cmp	r3, r4
 8011642:	d9fa      	bls.n	801163a <_free_r+0x46>
 8011644:	6811      	ldr	r1, [r2, #0]
 8011646:	1855      	adds	r5, r2, r1
 8011648:	42a5      	cmp	r5, r4
 801164a:	d10b      	bne.n	8011664 <_free_r+0x70>
 801164c:	6824      	ldr	r4, [r4, #0]
 801164e:	4421      	add	r1, r4
 8011650:	1854      	adds	r4, r2, r1
 8011652:	42a3      	cmp	r3, r4
 8011654:	6011      	str	r1, [r2, #0]
 8011656:	d1e0      	bne.n	801161a <_free_r+0x26>
 8011658:	681c      	ldr	r4, [r3, #0]
 801165a:	685b      	ldr	r3, [r3, #4]
 801165c:	6053      	str	r3, [r2, #4]
 801165e:	440c      	add	r4, r1
 8011660:	6014      	str	r4, [r2, #0]
 8011662:	e7da      	b.n	801161a <_free_r+0x26>
 8011664:	d902      	bls.n	801166c <_free_r+0x78>
 8011666:	230c      	movs	r3, #12
 8011668:	6003      	str	r3, [r0, #0]
 801166a:	e7d6      	b.n	801161a <_free_r+0x26>
 801166c:	6825      	ldr	r5, [r4, #0]
 801166e:	1961      	adds	r1, r4, r5
 8011670:	428b      	cmp	r3, r1
 8011672:	bf04      	itt	eq
 8011674:	6819      	ldreq	r1, [r3, #0]
 8011676:	685b      	ldreq	r3, [r3, #4]
 8011678:	6063      	str	r3, [r4, #4]
 801167a:	bf04      	itt	eq
 801167c:	1949      	addeq	r1, r1, r5
 801167e:	6021      	streq	r1, [r4, #0]
 8011680:	6054      	str	r4, [r2, #4]
 8011682:	e7ca      	b.n	801161a <_free_r+0x26>
 8011684:	b003      	add	sp, #12
 8011686:	bd30      	pop	{r4, r5, pc}
 8011688:	20001a70 	.word	0x20001a70

0801168c <malloc>:
 801168c:	4b02      	ldr	r3, [pc, #8]	; (8011698 <malloc+0xc>)
 801168e:	4601      	mov	r1, r0
 8011690:	6818      	ldr	r0, [r3, #0]
 8011692:	f000 b823 	b.w	80116dc <_malloc_r>
 8011696:	bf00      	nop
 8011698:	200000a4 	.word	0x200000a4

0801169c <sbrk_aligned>:
 801169c:	b570      	push	{r4, r5, r6, lr}
 801169e:	4e0e      	ldr	r6, [pc, #56]	; (80116d8 <sbrk_aligned+0x3c>)
 80116a0:	460c      	mov	r4, r1
 80116a2:	6831      	ldr	r1, [r6, #0]
 80116a4:	4605      	mov	r5, r0
 80116a6:	b911      	cbnz	r1, 80116ae <sbrk_aligned+0x12>
 80116a8:	f002 f816 	bl	80136d8 <_sbrk_r>
 80116ac:	6030      	str	r0, [r6, #0]
 80116ae:	4621      	mov	r1, r4
 80116b0:	4628      	mov	r0, r5
 80116b2:	f002 f811 	bl	80136d8 <_sbrk_r>
 80116b6:	1c43      	adds	r3, r0, #1
 80116b8:	d00a      	beq.n	80116d0 <sbrk_aligned+0x34>
 80116ba:	1cc4      	adds	r4, r0, #3
 80116bc:	f024 0403 	bic.w	r4, r4, #3
 80116c0:	42a0      	cmp	r0, r4
 80116c2:	d007      	beq.n	80116d4 <sbrk_aligned+0x38>
 80116c4:	1a21      	subs	r1, r4, r0
 80116c6:	4628      	mov	r0, r5
 80116c8:	f002 f806 	bl	80136d8 <_sbrk_r>
 80116cc:	3001      	adds	r0, #1
 80116ce:	d101      	bne.n	80116d4 <sbrk_aligned+0x38>
 80116d0:	f04f 34ff 	mov.w	r4, #4294967295
 80116d4:	4620      	mov	r0, r4
 80116d6:	bd70      	pop	{r4, r5, r6, pc}
 80116d8:	20001a74 	.word	0x20001a74

080116dc <_malloc_r>:
 80116dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80116e0:	1ccd      	adds	r5, r1, #3
 80116e2:	f025 0503 	bic.w	r5, r5, #3
 80116e6:	3508      	adds	r5, #8
 80116e8:	2d0c      	cmp	r5, #12
 80116ea:	bf38      	it	cc
 80116ec:	250c      	movcc	r5, #12
 80116ee:	2d00      	cmp	r5, #0
 80116f0:	4607      	mov	r7, r0
 80116f2:	db01      	blt.n	80116f8 <_malloc_r+0x1c>
 80116f4:	42a9      	cmp	r1, r5
 80116f6:	d905      	bls.n	8011704 <_malloc_r+0x28>
 80116f8:	230c      	movs	r3, #12
 80116fa:	603b      	str	r3, [r7, #0]
 80116fc:	2600      	movs	r6, #0
 80116fe:	4630      	mov	r0, r6
 8011700:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011704:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80117d8 <_malloc_r+0xfc>
 8011708:	f000 f868 	bl	80117dc <__malloc_lock>
 801170c:	f8d8 3000 	ldr.w	r3, [r8]
 8011710:	461c      	mov	r4, r3
 8011712:	bb5c      	cbnz	r4, 801176c <_malloc_r+0x90>
 8011714:	4629      	mov	r1, r5
 8011716:	4638      	mov	r0, r7
 8011718:	f7ff ffc0 	bl	801169c <sbrk_aligned>
 801171c:	1c43      	adds	r3, r0, #1
 801171e:	4604      	mov	r4, r0
 8011720:	d155      	bne.n	80117ce <_malloc_r+0xf2>
 8011722:	f8d8 4000 	ldr.w	r4, [r8]
 8011726:	4626      	mov	r6, r4
 8011728:	2e00      	cmp	r6, #0
 801172a:	d145      	bne.n	80117b8 <_malloc_r+0xdc>
 801172c:	2c00      	cmp	r4, #0
 801172e:	d048      	beq.n	80117c2 <_malloc_r+0xe6>
 8011730:	6823      	ldr	r3, [r4, #0]
 8011732:	4631      	mov	r1, r6
 8011734:	4638      	mov	r0, r7
 8011736:	eb04 0903 	add.w	r9, r4, r3
 801173a:	f001 ffcd 	bl	80136d8 <_sbrk_r>
 801173e:	4581      	cmp	r9, r0
 8011740:	d13f      	bne.n	80117c2 <_malloc_r+0xe6>
 8011742:	6821      	ldr	r1, [r4, #0]
 8011744:	1a6d      	subs	r5, r5, r1
 8011746:	4629      	mov	r1, r5
 8011748:	4638      	mov	r0, r7
 801174a:	f7ff ffa7 	bl	801169c <sbrk_aligned>
 801174e:	3001      	adds	r0, #1
 8011750:	d037      	beq.n	80117c2 <_malloc_r+0xe6>
 8011752:	6823      	ldr	r3, [r4, #0]
 8011754:	442b      	add	r3, r5
 8011756:	6023      	str	r3, [r4, #0]
 8011758:	f8d8 3000 	ldr.w	r3, [r8]
 801175c:	2b00      	cmp	r3, #0
 801175e:	d038      	beq.n	80117d2 <_malloc_r+0xf6>
 8011760:	685a      	ldr	r2, [r3, #4]
 8011762:	42a2      	cmp	r2, r4
 8011764:	d12b      	bne.n	80117be <_malloc_r+0xe2>
 8011766:	2200      	movs	r2, #0
 8011768:	605a      	str	r2, [r3, #4]
 801176a:	e00f      	b.n	801178c <_malloc_r+0xb0>
 801176c:	6822      	ldr	r2, [r4, #0]
 801176e:	1b52      	subs	r2, r2, r5
 8011770:	d41f      	bmi.n	80117b2 <_malloc_r+0xd6>
 8011772:	2a0b      	cmp	r2, #11
 8011774:	d917      	bls.n	80117a6 <_malloc_r+0xca>
 8011776:	1961      	adds	r1, r4, r5
 8011778:	42a3      	cmp	r3, r4
 801177a:	6025      	str	r5, [r4, #0]
 801177c:	bf18      	it	ne
 801177e:	6059      	strne	r1, [r3, #4]
 8011780:	6863      	ldr	r3, [r4, #4]
 8011782:	bf08      	it	eq
 8011784:	f8c8 1000 	streq.w	r1, [r8]
 8011788:	5162      	str	r2, [r4, r5]
 801178a:	604b      	str	r3, [r1, #4]
 801178c:	4638      	mov	r0, r7
 801178e:	f104 060b 	add.w	r6, r4, #11
 8011792:	f000 f829 	bl	80117e8 <__malloc_unlock>
 8011796:	f026 0607 	bic.w	r6, r6, #7
 801179a:	1d23      	adds	r3, r4, #4
 801179c:	1af2      	subs	r2, r6, r3
 801179e:	d0ae      	beq.n	80116fe <_malloc_r+0x22>
 80117a0:	1b9b      	subs	r3, r3, r6
 80117a2:	50a3      	str	r3, [r4, r2]
 80117a4:	e7ab      	b.n	80116fe <_malloc_r+0x22>
 80117a6:	42a3      	cmp	r3, r4
 80117a8:	6862      	ldr	r2, [r4, #4]
 80117aa:	d1dd      	bne.n	8011768 <_malloc_r+0x8c>
 80117ac:	f8c8 2000 	str.w	r2, [r8]
 80117b0:	e7ec      	b.n	801178c <_malloc_r+0xb0>
 80117b2:	4623      	mov	r3, r4
 80117b4:	6864      	ldr	r4, [r4, #4]
 80117b6:	e7ac      	b.n	8011712 <_malloc_r+0x36>
 80117b8:	4634      	mov	r4, r6
 80117ba:	6876      	ldr	r6, [r6, #4]
 80117bc:	e7b4      	b.n	8011728 <_malloc_r+0x4c>
 80117be:	4613      	mov	r3, r2
 80117c0:	e7cc      	b.n	801175c <_malloc_r+0x80>
 80117c2:	230c      	movs	r3, #12
 80117c4:	603b      	str	r3, [r7, #0]
 80117c6:	4638      	mov	r0, r7
 80117c8:	f000 f80e 	bl	80117e8 <__malloc_unlock>
 80117cc:	e797      	b.n	80116fe <_malloc_r+0x22>
 80117ce:	6025      	str	r5, [r4, #0]
 80117d0:	e7dc      	b.n	801178c <_malloc_r+0xb0>
 80117d2:	605b      	str	r3, [r3, #4]
 80117d4:	deff      	udf	#255	; 0xff
 80117d6:	bf00      	nop
 80117d8:	20001a70 	.word	0x20001a70

080117dc <__malloc_lock>:
 80117dc:	4801      	ldr	r0, [pc, #4]	; (80117e4 <__malloc_lock+0x8>)
 80117de:	f7ff b876 	b.w	80108ce <__retarget_lock_acquire_recursive>
 80117e2:	bf00      	nop
 80117e4:	20001a6c 	.word	0x20001a6c

080117e8 <__malloc_unlock>:
 80117e8:	4801      	ldr	r0, [pc, #4]	; (80117f0 <__malloc_unlock+0x8>)
 80117ea:	f7ff b871 	b.w	80108d0 <__retarget_lock_release_recursive>
 80117ee:	bf00      	nop
 80117f0:	20001a6c 	.word	0x20001a6c

080117f4 <_Balloc>:
 80117f4:	b570      	push	{r4, r5, r6, lr}
 80117f6:	69c6      	ldr	r6, [r0, #28]
 80117f8:	4604      	mov	r4, r0
 80117fa:	460d      	mov	r5, r1
 80117fc:	b976      	cbnz	r6, 801181c <_Balloc+0x28>
 80117fe:	2010      	movs	r0, #16
 8011800:	f7ff ff44 	bl	801168c <malloc>
 8011804:	4602      	mov	r2, r0
 8011806:	61e0      	str	r0, [r4, #28]
 8011808:	b920      	cbnz	r0, 8011814 <_Balloc+0x20>
 801180a:	4b18      	ldr	r3, [pc, #96]	; (801186c <_Balloc+0x78>)
 801180c:	4818      	ldr	r0, [pc, #96]	; (8011870 <_Balloc+0x7c>)
 801180e:	216b      	movs	r1, #107	; 0x6b
 8011810:	f001 ff7a 	bl	8013708 <__assert_func>
 8011814:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8011818:	6006      	str	r6, [r0, #0]
 801181a:	60c6      	str	r6, [r0, #12]
 801181c:	69e6      	ldr	r6, [r4, #28]
 801181e:	68f3      	ldr	r3, [r6, #12]
 8011820:	b183      	cbz	r3, 8011844 <_Balloc+0x50>
 8011822:	69e3      	ldr	r3, [r4, #28]
 8011824:	68db      	ldr	r3, [r3, #12]
 8011826:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801182a:	b9b8      	cbnz	r0, 801185c <_Balloc+0x68>
 801182c:	2101      	movs	r1, #1
 801182e:	fa01 f605 	lsl.w	r6, r1, r5
 8011832:	1d72      	adds	r2, r6, #5
 8011834:	0092      	lsls	r2, r2, #2
 8011836:	4620      	mov	r0, r4
 8011838:	f001 ff84 	bl	8013744 <_calloc_r>
 801183c:	b160      	cbz	r0, 8011858 <_Balloc+0x64>
 801183e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8011842:	e00e      	b.n	8011862 <_Balloc+0x6e>
 8011844:	2221      	movs	r2, #33	; 0x21
 8011846:	2104      	movs	r1, #4
 8011848:	4620      	mov	r0, r4
 801184a:	f001 ff7b 	bl	8013744 <_calloc_r>
 801184e:	69e3      	ldr	r3, [r4, #28]
 8011850:	60f0      	str	r0, [r6, #12]
 8011852:	68db      	ldr	r3, [r3, #12]
 8011854:	2b00      	cmp	r3, #0
 8011856:	d1e4      	bne.n	8011822 <_Balloc+0x2e>
 8011858:	2000      	movs	r0, #0
 801185a:	bd70      	pop	{r4, r5, r6, pc}
 801185c:	6802      	ldr	r2, [r0, #0]
 801185e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8011862:	2300      	movs	r3, #0
 8011864:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8011868:	e7f7      	b.n	801185a <_Balloc+0x66>
 801186a:	bf00      	nop
 801186c:	080169aa 	.word	0x080169aa
 8011870:	08016a2a 	.word	0x08016a2a

08011874 <_Bfree>:
 8011874:	b570      	push	{r4, r5, r6, lr}
 8011876:	69c6      	ldr	r6, [r0, #28]
 8011878:	4605      	mov	r5, r0
 801187a:	460c      	mov	r4, r1
 801187c:	b976      	cbnz	r6, 801189c <_Bfree+0x28>
 801187e:	2010      	movs	r0, #16
 8011880:	f7ff ff04 	bl	801168c <malloc>
 8011884:	4602      	mov	r2, r0
 8011886:	61e8      	str	r0, [r5, #28]
 8011888:	b920      	cbnz	r0, 8011894 <_Bfree+0x20>
 801188a:	4b09      	ldr	r3, [pc, #36]	; (80118b0 <_Bfree+0x3c>)
 801188c:	4809      	ldr	r0, [pc, #36]	; (80118b4 <_Bfree+0x40>)
 801188e:	218f      	movs	r1, #143	; 0x8f
 8011890:	f001 ff3a 	bl	8013708 <__assert_func>
 8011894:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8011898:	6006      	str	r6, [r0, #0]
 801189a:	60c6      	str	r6, [r0, #12]
 801189c:	b13c      	cbz	r4, 80118ae <_Bfree+0x3a>
 801189e:	69eb      	ldr	r3, [r5, #28]
 80118a0:	6862      	ldr	r2, [r4, #4]
 80118a2:	68db      	ldr	r3, [r3, #12]
 80118a4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80118a8:	6021      	str	r1, [r4, #0]
 80118aa:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80118ae:	bd70      	pop	{r4, r5, r6, pc}
 80118b0:	080169aa 	.word	0x080169aa
 80118b4:	08016a2a 	.word	0x08016a2a

080118b8 <__multadd>:
 80118b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80118bc:	690d      	ldr	r5, [r1, #16]
 80118be:	4607      	mov	r7, r0
 80118c0:	460c      	mov	r4, r1
 80118c2:	461e      	mov	r6, r3
 80118c4:	f101 0c14 	add.w	ip, r1, #20
 80118c8:	2000      	movs	r0, #0
 80118ca:	f8dc 3000 	ldr.w	r3, [ip]
 80118ce:	b299      	uxth	r1, r3
 80118d0:	fb02 6101 	mla	r1, r2, r1, r6
 80118d4:	0c1e      	lsrs	r6, r3, #16
 80118d6:	0c0b      	lsrs	r3, r1, #16
 80118d8:	fb02 3306 	mla	r3, r2, r6, r3
 80118dc:	b289      	uxth	r1, r1
 80118de:	3001      	adds	r0, #1
 80118e0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80118e4:	4285      	cmp	r5, r0
 80118e6:	f84c 1b04 	str.w	r1, [ip], #4
 80118ea:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80118ee:	dcec      	bgt.n	80118ca <__multadd+0x12>
 80118f0:	b30e      	cbz	r6, 8011936 <__multadd+0x7e>
 80118f2:	68a3      	ldr	r3, [r4, #8]
 80118f4:	42ab      	cmp	r3, r5
 80118f6:	dc19      	bgt.n	801192c <__multadd+0x74>
 80118f8:	6861      	ldr	r1, [r4, #4]
 80118fa:	4638      	mov	r0, r7
 80118fc:	3101      	adds	r1, #1
 80118fe:	f7ff ff79 	bl	80117f4 <_Balloc>
 8011902:	4680      	mov	r8, r0
 8011904:	b928      	cbnz	r0, 8011912 <__multadd+0x5a>
 8011906:	4602      	mov	r2, r0
 8011908:	4b0c      	ldr	r3, [pc, #48]	; (801193c <__multadd+0x84>)
 801190a:	480d      	ldr	r0, [pc, #52]	; (8011940 <__multadd+0x88>)
 801190c:	21ba      	movs	r1, #186	; 0xba
 801190e:	f001 fefb 	bl	8013708 <__assert_func>
 8011912:	6922      	ldr	r2, [r4, #16]
 8011914:	3202      	adds	r2, #2
 8011916:	f104 010c 	add.w	r1, r4, #12
 801191a:	0092      	lsls	r2, r2, #2
 801191c:	300c      	adds	r0, #12
 801191e:	f7fe ffd8 	bl	80108d2 <memcpy>
 8011922:	4621      	mov	r1, r4
 8011924:	4638      	mov	r0, r7
 8011926:	f7ff ffa5 	bl	8011874 <_Bfree>
 801192a:	4644      	mov	r4, r8
 801192c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8011930:	3501      	adds	r5, #1
 8011932:	615e      	str	r6, [r3, #20]
 8011934:	6125      	str	r5, [r4, #16]
 8011936:	4620      	mov	r0, r4
 8011938:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801193c:	08016a19 	.word	0x08016a19
 8011940:	08016a2a 	.word	0x08016a2a

08011944 <__s2b>:
 8011944:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011948:	460c      	mov	r4, r1
 801194a:	4615      	mov	r5, r2
 801194c:	461f      	mov	r7, r3
 801194e:	2209      	movs	r2, #9
 8011950:	3308      	adds	r3, #8
 8011952:	4606      	mov	r6, r0
 8011954:	fb93 f3f2 	sdiv	r3, r3, r2
 8011958:	2100      	movs	r1, #0
 801195a:	2201      	movs	r2, #1
 801195c:	429a      	cmp	r2, r3
 801195e:	db09      	blt.n	8011974 <__s2b+0x30>
 8011960:	4630      	mov	r0, r6
 8011962:	f7ff ff47 	bl	80117f4 <_Balloc>
 8011966:	b940      	cbnz	r0, 801197a <__s2b+0x36>
 8011968:	4602      	mov	r2, r0
 801196a:	4b19      	ldr	r3, [pc, #100]	; (80119d0 <__s2b+0x8c>)
 801196c:	4819      	ldr	r0, [pc, #100]	; (80119d4 <__s2b+0x90>)
 801196e:	21d3      	movs	r1, #211	; 0xd3
 8011970:	f001 feca 	bl	8013708 <__assert_func>
 8011974:	0052      	lsls	r2, r2, #1
 8011976:	3101      	adds	r1, #1
 8011978:	e7f0      	b.n	801195c <__s2b+0x18>
 801197a:	9b08      	ldr	r3, [sp, #32]
 801197c:	6143      	str	r3, [r0, #20]
 801197e:	2d09      	cmp	r5, #9
 8011980:	f04f 0301 	mov.w	r3, #1
 8011984:	6103      	str	r3, [r0, #16]
 8011986:	dd16      	ble.n	80119b6 <__s2b+0x72>
 8011988:	f104 0909 	add.w	r9, r4, #9
 801198c:	46c8      	mov	r8, r9
 801198e:	442c      	add	r4, r5
 8011990:	f818 3b01 	ldrb.w	r3, [r8], #1
 8011994:	4601      	mov	r1, r0
 8011996:	3b30      	subs	r3, #48	; 0x30
 8011998:	220a      	movs	r2, #10
 801199a:	4630      	mov	r0, r6
 801199c:	f7ff ff8c 	bl	80118b8 <__multadd>
 80119a0:	45a0      	cmp	r8, r4
 80119a2:	d1f5      	bne.n	8011990 <__s2b+0x4c>
 80119a4:	f1a5 0408 	sub.w	r4, r5, #8
 80119a8:	444c      	add	r4, r9
 80119aa:	1b2d      	subs	r5, r5, r4
 80119ac:	1963      	adds	r3, r4, r5
 80119ae:	42bb      	cmp	r3, r7
 80119b0:	db04      	blt.n	80119bc <__s2b+0x78>
 80119b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80119b6:	340a      	adds	r4, #10
 80119b8:	2509      	movs	r5, #9
 80119ba:	e7f6      	b.n	80119aa <__s2b+0x66>
 80119bc:	f814 3b01 	ldrb.w	r3, [r4], #1
 80119c0:	4601      	mov	r1, r0
 80119c2:	3b30      	subs	r3, #48	; 0x30
 80119c4:	220a      	movs	r2, #10
 80119c6:	4630      	mov	r0, r6
 80119c8:	f7ff ff76 	bl	80118b8 <__multadd>
 80119cc:	e7ee      	b.n	80119ac <__s2b+0x68>
 80119ce:	bf00      	nop
 80119d0:	08016a19 	.word	0x08016a19
 80119d4:	08016a2a 	.word	0x08016a2a

080119d8 <__hi0bits>:
 80119d8:	0c03      	lsrs	r3, r0, #16
 80119da:	041b      	lsls	r3, r3, #16
 80119dc:	b9d3      	cbnz	r3, 8011a14 <__hi0bits+0x3c>
 80119de:	0400      	lsls	r0, r0, #16
 80119e0:	2310      	movs	r3, #16
 80119e2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80119e6:	bf04      	itt	eq
 80119e8:	0200      	lsleq	r0, r0, #8
 80119ea:	3308      	addeq	r3, #8
 80119ec:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80119f0:	bf04      	itt	eq
 80119f2:	0100      	lsleq	r0, r0, #4
 80119f4:	3304      	addeq	r3, #4
 80119f6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80119fa:	bf04      	itt	eq
 80119fc:	0080      	lsleq	r0, r0, #2
 80119fe:	3302      	addeq	r3, #2
 8011a00:	2800      	cmp	r0, #0
 8011a02:	db05      	blt.n	8011a10 <__hi0bits+0x38>
 8011a04:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8011a08:	f103 0301 	add.w	r3, r3, #1
 8011a0c:	bf08      	it	eq
 8011a0e:	2320      	moveq	r3, #32
 8011a10:	4618      	mov	r0, r3
 8011a12:	4770      	bx	lr
 8011a14:	2300      	movs	r3, #0
 8011a16:	e7e4      	b.n	80119e2 <__hi0bits+0xa>

08011a18 <__lo0bits>:
 8011a18:	6803      	ldr	r3, [r0, #0]
 8011a1a:	f013 0207 	ands.w	r2, r3, #7
 8011a1e:	d00c      	beq.n	8011a3a <__lo0bits+0x22>
 8011a20:	07d9      	lsls	r1, r3, #31
 8011a22:	d422      	bmi.n	8011a6a <__lo0bits+0x52>
 8011a24:	079a      	lsls	r2, r3, #30
 8011a26:	bf49      	itett	mi
 8011a28:	085b      	lsrmi	r3, r3, #1
 8011a2a:	089b      	lsrpl	r3, r3, #2
 8011a2c:	6003      	strmi	r3, [r0, #0]
 8011a2e:	2201      	movmi	r2, #1
 8011a30:	bf5c      	itt	pl
 8011a32:	6003      	strpl	r3, [r0, #0]
 8011a34:	2202      	movpl	r2, #2
 8011a36:	4610      	mov	r0, r2
 8011a38:	4770      	bx	lr
 8011a3a:	b299      	uxth	r1, r3
 8011a3c:	b909      	cbnz	r1, 8011a42 <__lo0bits+0x2a>
 8011a3e:	0c1b      	lsrs	r3, r3, #16
 8011a40:	2210      	movs	r2, #16
 8011a42:	b2d9      	uxtb	r1, r3
 8011a44:	b909      	cbnz	r1, 8011a4a <__lo0bits+0x32>
 8011a46:	3208      	adds	r2, #8
 8011a48:	0a1b      	lsrs	r3, r3, #8
 8011a4a:	0719      	lsls	r1, r3, #28
 8011a4c:	bf04      	itt	eq
 8011a4e:	091b      	lsreq	r3, r3, #4
 8011a50:	3204      	addeq	r2, #4
 8011a52:	0799      	lsls	r1, r3, #30
 8011a54:	bf04      	itt	eq
 8011a56:	089b      	lsreq	r3, r3, #2
 8011a58:	3202      	addeq	r2, #2
 8011a5a:	07d9      	lsls	r1, r3, #31
 8011a5c:	d403      	bmi.n	8011a66 <__lo0bits+0x4e>
 8011a5e:	085b      	lsrs	r3, r3, #1
 8011a60:	f102 0201 	add.w	r2, r2, #1
 8011a64:	d003      	beq.n	8011a6e <__lo0bits+0x56>
 8011a66:	6003      	str	r3, [r0, #0]
 8011a68:	e7e5      	b.n	8011a36 <__lo0bits+0x1e>
 8011a6a:	2200      	movs	r2, #0
 8011a6c:	e7e3      	b.n	8011a36 <__lo0bits+0x1e>
 8011a6e:	2220      	movs	r2, #32
 8011a70:	e7e1      	b.n	8011a36 <__lo0bits+0x1e>
	...

08011a74 <__i2b>:
 8011a74:	b510      	push	{r4, lr}
 8011a76:	460c      	mov	r4, r1
 8011a78:	2101      	movs	r1, #1
 8011a7a:	f7ff febb 	bl	80117f4 <_Balloc>
 8011a7e:	4602      	mov	r2, r0
 8011a80:	b928      	cbnz	r0, 8011a8e <__i2b+0x1a>
 8011a82:	4b05      	ldr	r3, [pc, #20]	; (8011a98 <__i2b+0x24>)
 8011a84:	4805      	ldr	r0, [pc, #20]	; (8011a9c <__i2b+0x28>)
 8011a86:	f240 1145 	movw	r1, #325	; 0x145
 8011a8a:	f001 fe3d 	bl	8013708 <__assert_func>
 8011a8e:	2301      	movs	r3, #1
 8011a90:	6144      	str	r4, [r0, #20]
 8011a92:	6103      	str	r3, [r0, #16]
 8011a94:	bd10      	pop	{r4, pc}
 8011a96:	bf00      	nop
 8011a98:	08016a19 	.word	0x08016a19
 8011a9c:	08016a2a 	.word	0x08016a2a

08011aa0 <__multiply>:
 8011aa0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011aa4:	4691      	mov	r9, r2
 8011aa6:	690a      	ldr	r2, [r1, #16]
 8011aa8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8011aac:	429a      	cmp	r2, r3
 8011aae:	bfb8      	it	lt
 8011ab0:	460b      	movlt	r3, r1
 8011ab2:	460c      	mov	r4, r1
 8011ab4:	bfbc      	itt	lt
 8011ab6:	464c      	movlt	r4, r9
 8011ab8:	4699      	movlt	r9, r3
 8011aba:	6927      	ldr	r7, [r4, #16]
 8011abc:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8011ac0:	68a3      	ldr	r3, [r4, #8]
 8011ac2:	6861      	ldr	r1, [r4, #4]
 8011ac4:	eb07 060a 	add.w	r6, r7, sl
 8011ac8:	42b3      	cmp	r3, r6
 8011aca:	b085      	sub	sp, #20
 8011acc:	bfb8      	it	lt
 8011ace:	3101      	addlt	r1, #1
 8011ad0:	f7ff fe90 	bl	80117f4 <_Balloc>
 8011ad4:	b930      	cbnz	r0, 8011ae4 <__multiply+0x44>
 8011ad6:	4602      	mov	r2, r0
 8011ad8:	4b44      	ldr	r3, [pc, #272]	; (8011bec <__multiply+0x14c>)
 8011ada:	4845      	ldr	r0, [pc, #276]	; (8011bf0 <__multiply+0x150>)
 8011adc:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8011ae0:	f001 fe12 	bl	8013708 <__assert_func>
 8011ae4:	f100 0514 	add.w	r5, r0, #20
 8011ae8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8011aec:	462b      	mov	r3, r5
 8011aee:	2200      	movs	r2, #0
 8011af0:	4543      	cmp	r3, r8
 8011af2:	d321      	bcc.n	8011b38 <__multiply+0x98>
 8011af4:	f104 0314 	add.w	r3, r4, #20
 8011af8:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8011afc:	f109 0314 	add.w	r3, r9, #20
 8011b00:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8011b04:	9202      	str	r2, [sp, #8]
 8011b06:	1b3a      	subs	r2, r7, r4
 8011b08:	3a15      	subs	r2, #21
 8011b0a:	f022 0203 	bic.w	r2, r2, #3
 8011b0e:	3204      	adds	r2, #4
 8011b10:	f104 0115 	add.w	r1, r4, #21
 8011b14:	428f      	cmp	r7, r1
 8011b16:	bf38      	it	cc
 8011b18:	2204      	movcc	r2, #4
 8011b1a:	9201      	str	r2, [sp, #4]
 8011b1c:	9a02      	ldr	r2, [sp, #8]
 8011b1e:	9303      	str	r3, [sp, #12]
 8011b20:	429a      	cmp	r2, r3
 8011b22:	d80c      	bhi.n	8011b3e <__multiply+0x9e>
 8011b24:	2e00      	cmp	r6, #0
 8011b26:	dd03      	ble.n	8011b30 <__multiply+0x90>
 8011b28:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8011b2c:	2b00      	cmp	r3, #0
 8011b2e:	d05b      	beq.n	8011be8 <__multiply+0x148>
 8011b30:	6106      	str	r6, [r0, #16]
 8011b32:	b005      	add	sp, #20
 8011b34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011b38:	f843 2b04 	str.w	r2, [r3], #4
 8011b3c:	e7d8      	b.n	8011af0 <__multiply+0x50>
 8011b3e:	f8b3 a000 	ldrh.w	sl, [r3]
 8011b42:	f1ba 0f00 	cmp.w	sl, #0
 8011b46:	d024      	beq.n	8011b92 <__multiply+0xf2>
 8011b48:	f104 0e14 	add.w	lr, r4, #20
 8011b4c:	46a9      	mov	r9, r5
 8011b4e:	f04f 0c00 	mov.w	ip, #0
 8011b52:	f85e 2b04 	ldr.w	r2, [lr], #4
 8011b56:	f8d9 1000 	ldr.w	r1, [r9]
 8011b5a:	fa1f fb82 	uxth.w	fp, r2
 8011b5e:	b289      	uxth	r1, r1
 8011b60:	fb0a 110b 	mla	r1, sl, fp, r1
 8011b64:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8011b68:	f8d9 2000 	ldr.w	r2, [r9]
 8011b6c:	4461      	add	r1, ip
 8011b6e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8011b72:	fb0a c20b 	mla	r2, sl, fp, ip
 8011b76:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8011b7a:	b289      	uxth	r1, r1
 8011b7c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8011b80:	4577      	cmp	r7, lr
 8011b82:	f849 1b04 	str.w	r1, [r9], #4
 8011b86:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8011b8a:	d8e2      	bhi.n	8011b52 <__multiply+0xb2>
 8011b8c:	9a01      	ldr	r2, [sp, #4]
 8011b8e:	f845 c002 	str.w	ip, [r5, r2]
 8011b92:	9a03      	ldr	r2, [sp, #12]
 8011b94:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8011b98:	3304      	adds	r3, #4
 8011b9a:	f1b9 0f00 	cmp.w	r9, #0
 8011b9e:	d021      	beq.n	8011be4 <__multiply+0x144>
 8011ba0:	6829      	ldr	r1, [r5, #0]
 8011ba2:	f104 0c14 	add.w	ip, r4, #20
 8011ba6:	46ae      	mov	lr, r5
 8011ba8:	f04f 0a00 	mov.w	sl, #0
 8011bac:	f8bc b000 	ldrh.w	fp, [ip]
 8011bb0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8011bb4:	fb09 220b 	mla	r2, r9, fp, r2
 8011bb8:	4452      	add	r2, sl
 8011bba:	b289      	uxth	r1, r1
 8011bbc:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8011bc0:	f84e 1b04 	str.w	r1, [lr], #4
 8011bc4:	f85c 1b04 	ldr.w	r1, [ip], #4
 8011bc8:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8011bcc:	f8be 1000 	ldrh.w	r1, [lr]
 8011bd0:	fb09 110a 	mla	r1, r9, sl, r1
 8011bd4:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8011bd8:	4567      	cmp	r7, ip
 8011bda:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8011bde:	d8e5      	bhi.n	8011bac <__multiply+0x10c>
 8011be0:	9a01      	ldr	r2, [sp, #4]
 8011be2:	50a9      	str	r1, [r5, r2]
 8011be4:	3504      	adds	r5, #4
 8011be6:	e799      	b.n	8011b1c <__multiply+0x7c>
 8011be8:	3e01      	subs	r6, #1
 8011bea:	e79b      	b.n	8011b24 <__multiply+0x84>
 8011bec:	08016a19 	.word	0x08016a19
 8011bf0:	08016a2a 	.word	0x08016a2a

08011bf4 <__pow5mult>:
 8011bf4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011bf8:	4615      	mov	r5, r2
 8011bfa:	f012 0203 	ands.w	r2, r2, #3
 8011bfe:	4606      	mov	r6, r0
 8011c00:	460f      	mov	r7, r1
 8011c02:	d007      	beq.n	8011c14 <__pow5mult+0x20>
 8011c04:	4c25      	ldr	r4, [pc, #148]	; (8011c9c <__pow5mult+0xa8>)
 8011c06:	3a01      	subs	r2, #1
 8011c08:	2300      	movs	r3, #0
 8011c0a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8011c0e:	f7ff fe53 	bl	80118b8 <__multadd>
 8011c12:	4607      	mov	r7, r0
 8011c14:	10ad      	asrs	r5, r5, #2
 8011c16:	d03d      	beq.n	8011c94 <__pow5mult+0xa0>
 8011c18:	69f4      	ldr	r4, [r6, #28]
 8011c1a:	b97c      	cbnz	r4, 8011c3c <__pow5mult+0x48>
 8011c1c:	2010      	movs	r0, #16
 8011c1e:	f7ff fd35 	bl	801168c <malloc>
 8011c22:	4602      	mov	r2, r0
 8011c24:	61f0      	str	r0, [r6, #28]
 8011c26:	b928      	cbnz	r0, 8011c34 <__pow5mult+0x40>
 8011c28:	4b1d      	ldr	r3, [pc, #116]	; (8011ca0 <__pow5mult+0xac>)
 8011c2a:	481e      	ldr	r0, [pc, #120]	; (8011ca4 <__pow5mult+0xb0>)
 8011c2c:	f240 11b3 	movw	r1, #435	; 0x1b3
 8011c30:	f001 fd6a 	bl	8013708 <__assert_func>
 8011c34:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8011c38:	6004      	str	r4, [r0, #0]
 8011c3a:	60c4      	str	r4, [r0, #12]
 8011c3c:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8011c40:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8011c44:	b94c      	cbnz	r4, 8011c5a <__pow5mult+0x66>
 8011c46:	f240 2171 	movw	r1, #625	; 0x271
 8011c4a:	4630      	mov	r0, r6
 8011c4c:	f7ff ff12 	bl	8011a74 <__i2b>
 8011c50:	2300      	movs	r3, #0
 8011c52:	f8c8 0008 	str.w	r0, [r8, #8]
 8011c56:	4604      	mov	r4, r0
 8011c58:	6003      	str	r3, [r0, #0]
 8011c5a:	f04f 0900 	mov.w	r9, #0
 8011c5e:	07eb      	lsls	r3, r5, #31
 8011c60:	d50a      	bpl.n	8011c78 <__pow5mult+0x84>
 8011c62:	4639      	mov	r1, r7
 8011c64:	4622      	mov	r2, r4
 8011c66:	4630      	mov	r0, r6
 8011c68:	f7ff ff1a 	bl	8011aa0 <__multiply>
 8011c6c:	4639      	mov	r1, r7
 8011c6e:	4680      	mov	r8, r0
 8011c70:	4630      	mov	r0, r6
 8011c72:	f7ff fdff 	bl	8011874 <_Bfree>
 8011c76:	4647      	mov	r7, r8
 8011c78:	106d      	asrs	r5, r5, #1
 8011c7a:	d00b      	beq.n	8011c94 <__pow5mult+0xa0>
 8011c7c:	6820      	ldr	r0, [r4, #0]
 8011c7e:	b938      	cbnz	r0, 8011c90 <__pow5mult+0x9c>
 8011c80:	4622      	mov	r2, r4
 8011c82:	4621      	mov	r1, r4
 8011c84:	4630      	mov	r0, r6
 8011c86:	f7ff ff0b 	bl	8011aa0 <__multiply>
 8011c8a:	6020      	str	r0, [r4, #0]
 8011c8c:	f8c0 9000 	str.w	r9, [r0]
 8011c90:	4604      	mov	r4, r0
 8011c92:	e7e4      	b.n	8011c5e <__pow5mult+0x6a>
 8011c94:	4638      	mov	r0, r7
 8011c96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011c9a:	bf00      	nop
 8011c9c:	08016b78 	.word	0x08016b78
 8011ca0:	080169aa 	.word	0x080169aa
 8011ca4:	08016a2a 	.word	0x08016a2a

08011ca8 <__lshift>:
 8011ca8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011cac:	460c      	mov	r4, r1
 8011cae:	6849      	ldr	r1, [r1, #4]
 8011cb0:	6923      	ldr	r3, [r4, #16]
 8011cb2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8011cb6:	68a3      	ldr	r3, [r4, #8]
 8011cb8:	4607      	mov	r7, r0
 8011cba:	4691      	mov	r9, r2
 8011cbc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8011cc0:	f108 0601 	add.w	r6, r8, #1
 8011cc4:	42b3      	cmp	r3, r6
 8011cc6:	db0b      	blt.n	8011ce0 <__lshift+0x38>
 8011cc8:	4638      	mov	r0, r7
 8011cca:	f7ff fd93 	bl	80117f4 <_Balloc>
 8011cce:	4605      	mov	r5, r0
 8011cd0:	b948      	cbnz	r0, 8011ce6 <__lshift+0x3e>
 8011cd2:	4602      	mov	r2, r0
 8011cd4:	4b28      	ldr	r3, [pc, #160]	; (8011d78 <__lshift+0xd0>)
 8011cd6:	4829      	ldr	r0, [pc, #164]	; (8011d7c <__lshift+0xd4>)
 8011cd8:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8011cdc:	f001 fd14 	bl	8013708 <__assert_func>
 8011ce0:	3101      	adds	r1, #1
 8011ce2:	005b      	lsls	r3, r3, #1
 8011ce4:	e7ee      	b.n	8011cc4 <__lshift+0x1c>
 8011ce6:	2300      	movs	r3, #0
 8011ce8:	f100 0114 	add.w	r1, r0, #20
 8011cec:	f100 0210 	add.w	r2, r0, #16
 8011cf0:	4618      	mov	r0, r3
 8011cf2:	4553      	cmp	r3, sl
 8011cf4:	db33      	blt.n	8011d5e <__lshift+0xb6>
 8011cf6:	6920      	ldr	r0, [r4, #16]
 8011cf8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8011cfc:	f104 0314 	add.w	r3, r4, #20
 8011d00:	f019 091f 	ands.w	r9, r9, #31
 8011d04:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8011d08:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8011d0c:	d02b      	beq.n	8011d66 <__lshift+0xbe>
 8011d0e:	f1c9 0e20 	rsb	lr, r9, #32
 8011d12:	468a      	mov	sl, r1
 8011d14:	2200      	movs	r2, #0
 8011d16:	6818      	ldr	r0, [r3, #0]
 8011d18:	fa00 f009 	lsl.w	r0, r0, r9
 8011d1c:	4310      	orrs	r0, r2
 8011d1e:	f84a 0b04 	str.w	r0, [sl], #4
 8011d22:	f853 2b04 	ldr.w	r2, [r3], #4
 8011d26:	459c      	cmp	ip, r3
 8011d28:	fa22 f20e 	lsr.w	r2, r2, lr
 8011d2c:	d8f3      	bhi.n	8011d16 <__lshift+0x6e>
 8011d2e:	ebac 0304 	sub.w	r3, ip, r4
 8011d32:	3b15      	subs	r3, #21
 8011d34:	f023 0303 	bic.w	r3, r3, #3
 8011d38:	3304      	adds	r3, #4
 8011d3a:	f104 0015 	add.w	r0, r4, #21
 8011d3e:	4584      	cmp	ip, r0
 8011d40:	bf38      	it	cc
 8011d42:	2304      	movcc	r3, #4
 8011d44:	50ca      	str	r2, [r1, r3]
 8011d46:	b10a      	cbz	r2, 8011d4c <__lshift+0xa4>
 8011d48:	f108 0602 	add.w	r6, r8, #2
 8011d4c:	3e01      	subs	r6, #1
 8011d4e:	4638      	mov	r0, r7
 8011d50:	612e      	str	r6, [r5, #16]
 8011d52:	4621      	mov	r1, r4
 8011d54:	f7ff fd8e 	bl	8011874 <_Bfree>
 8011d58:	4628      	mov	r0, r5
 8011d5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011d5e:	f842 0f04 	str.w	r0, [r2, #4]!
 8011d62:	3301      	adds	r3, #1
 8011d64:	e7c5      	b.n	8011cf2 <__lshift+0x4a>
 8011d66:	3904      	subs	r1, #4
 8011d68:	f853 2b04 	ldr.w	r2, [r3], #4
 8011d6c:	f841 2f04 	str.w	r2, [r1, #4]!
 8011d70:	459c      	cmp	ip, r3
 8011d72:	d8f9      	bhi.n	8011d68 <__lshift+0xc0>
 8011d74:	e7ea      	b.n	8011d4c <__lshift+0xa4>
 8011d76:	bf00      	nop
 8011d78:	08016a19 	.word	0x08016a19
 8011d7c:	08016a2a 	.word	0x08016a2a

08011d80 <__mcmp>:
 8011d80:	b530      	push	{r4, r5, lr}
 8011d82:	6902      	ldr	r2, [r0, #16]
 8011d84:	690c      	ldr	r4, [r1, #16]
 8011d86:	1b12      	subs	r2, r2, r4
 8011d88:	d10e      	bne.n	8011da8 <__mcmp+0x28>
 8011d8a:	f100 0314 	add.w	r3, r0, #20
 8011d8e:	3114      	adds	r1, #20
 8011d90:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8011d94:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8011d98:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8011d9c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8011da0:	42a5      	cmp	r5, r4
 8011da2:	d003      	beq.n	8011dac <__mcmp+0x2c>
 8011da4:	d305      	bcc.n	8011db2 <__mcmp+0x32>
 8011da6:	2201      	movs	r2, #1
 8011da8:	4610      	mov	r0, r2
 8011daa:	bd30      	pop	{r4, r5, pc}
 8011dac:	4283      	cmp	r3, r0
 8011dae:	d3f3      	bcc.n	8011d98 <__mcmp+0x18>
 8011db0:	e7fa      	b.n	8011da8 <__mcmp+0x28>
 8011db2:	f04f 32ff 	mov.w	r2, #4294967295
 8011db6:	e7f7      	b.n	8011da8 <__mcmp+0x28>

08011db8 <__mdiff>:
 8011db8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011dbc:	460c      	mov	r4, r1
 8011dbe:	4606      	mov	r6, r0
 8011dc0:	4611      	mov	r1, r2
 8011dc2:	4620      	mov	r0, r4
 8011dc4:	4690      	mov	r8, r2
 8011dc6:	f7ff ffdb 	bl	8011d80 <__mcmp>
 8011dca:	1e05      	subs	r5, r0, #0
 8011dcc:	d110      	bne.n	8011df0 <__mdiff+0x38>
 8011dce:	4629      	mov	r1, r5
 8011dd0:	4630      	mov	r0, r6
 8011dd2:	f7ff fd0f 	bl	80117f4 <_Balloc>
 8011dd6:	b930      	cbnz	r0, 8011de6 <__mdiff+0x2e>
 8011dd8:	4b3a      	ldr	r3, [pc, #232]	; (8011ec4 <__mdiff+0x10c>)
 8011dda:	4602      	mov	r2, r0
 8011ddc:	f240 2137 	movw	r1, #567	; 0x237
 8011de0:	4839      	ldr	r0, [pc, #228]	; (8011ec8 <__mdiff+0x110>)
 8011de2:	f001 fc91 	bl	8013708 <__assert_func>
 8011de6:	2301      	movs	r3, #1
 8011de8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8011dec:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011df0:	bfa4      	itt	ge
 8011df2:	4643      	movge	r3, r8
 8011df4:	46a0      	movge	r8, r4
 8011df6:	4630      	mov	r0, r6
 8011df8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8011dfc:	bfa6      	itte	ge
 8011dfe:	461c      	movge	r4, r3
 8011e00:	2500      	movge	r5, #0
 8011e02:	2501      	movlt	r5, #1
 8011e04:	f7ff fcf6 	bl	80117f4 <_Balloc>
 8011e08:	b920      	cbnz	r0, 8011e14 <__mdiff+0x5c>
 8011e0a:	4b2e      	ldr	r3, [pc, #184]	; (8011ec4 <__mdiff+0x10c>)
 8011e0c:	4602      	mov	r2, r0
 8011e0e:	f240 2145 	movw	r1, #581	; 0x245
 8011e12:	e7e5      	b.n	8011de0 <__mdiff+0x28>
 8011e14:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8011e18:	6926      	ldr	r6, [r4, #16]
 8011e1a:	60c5      	str	r5, [r0, #12]
 8011e1c:	f104 0914 	add.w	r9, r4, #20
 8011e20:	f108 0514 	add.w	r5, r8, #20
 8011e24:	f100 0e14 	add.w	lr, r0, #20
 8011e28:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8011e2c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8011e30:	f108 0210 	add.w	r2, r8, #16
 8011e34:	46f2      	mov	sl, lr
 8011e36:	2100      	movs	r1, #0
 8011e38:	f859 3b04 	ldr.w	r3, [r9], #4
 8011e3c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8011e40:	fa11 f88b 	uxtah	r8, r1, fp
 8011e44:	b299      	uxth	r1, r3
 8011e46:	0c1b      	lsrs	r3, r3, #16
 8011e48:	eba8 0801 	sub.w	r8, r8, r1
 8011e4c:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8011e50:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8011e54:	fa1f f888 	uxth.w	r8, r8
 8011e58:	1419      	asrs	r1, r3, #16
 8011e5a:	454e      	cmp	r6, r9
 8011e5c:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8011e60:	f84a 3b04 	str.w	r3, [sl], #4
 8011e64:	d8e8      	bhi.n	8011e38 <__mdiff+0x80>
 8011e66:	1b33      	subs	r3, r6, r4
 8011e68:	3b15      	subs	r3, #21
 8011e6a:	f023 0303 	bic.w	r3, r3, #3
 8011e6e:	3304      	adds	r3, #4
 8011e70:	3415      	adds	r4, #21
 8011e72:	42a6      	cmp	r6, r4
 8011e74:	bf38      	it	cc
 8011e76:	2304      	movcc	r3, #4
 8011e78:	441d      	add	r5, r3
 8011e7a:	4473      	add	r3, lr
 8011e7c:	469e      	mov	lr, r3
 8011e7e:	462e      	mov	r6, r5
 8011e80:	4566      	cmp	r6, ip
 8011e82:	d30e      	bcc.n	8011ea2 <__mdiff+0xea>
 8011e84:	f10c 0203 	add.w	r2, ip, #3
 8011e88:	1b52      	subs	r2, r2, r5
 8011e8a:	f022 0203 	bic.w	r2, r2, #3
 8011e8e:	3d03      	subs	r5, #3
 8011e90:	45ac      	cmp	ip, r5
 8011e92:	bf38      	it	cc
 8011e94:	2200      	movcc	r2, #0
 8011e96:	4413      	add	r3, r2
 8011e98:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8011e9c:	b17a      	cbz	r2, 8011ebe <__mdiff+0x106>
 8011e9e:	6107      	str	r7, [r0, #16]
 8011ea0:	e7a4      	b.n	8011dec <__mdiff+0x34>
 8011ea2:	f856 8b04 	ldr.w	r8, [r6], #4
 8011ea6:	fa11 f288 	uxtah	r2, r1, r8
 8011eaa:	1414      	asrs	r4, r2, #16
 8011eac:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8011eb0:	b292      	uxth	r2, r2
 8011eb2:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8011eb6:	f84e 2b04 	str.w	r2, [lr], #4
 8011eba:	1421      	asrs	r1, r4, #16
 8011ebc:	e7e0      	b.n	8011e80 <__mdiff+0xc8>
 8011ebe:	3f01      	subs	r7, #1
 8011ec0:	e7ea      	b.n	8011e98 <__mdiff+0xe0>
 8011ec2:	bf00      	nop
 8011ec4:	08016a19 	.word	0x08016a19
 8011ec8:	08016a2a 	.word	0x08016a2a

08011ecc <__ulp>:
 8011ecc:	b082      	sub	sp, #8
 8011ece:	ed8d 0b00 	vstr	d0, [sp]
 8011ed2:	9a01      	ldr	r2, [sp, #4]
 8011ed4:	4b0f      	ldr	r3, [pc, #60]	; (8011f14 <__ulp+0x48>)
 8011ed6:	4013      	ands	r3, r2
 8011ed8:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8011edc:	2b00      	cmp	r3, #0
 8011ede:	dc08      	bgt.n	8011ef2 <__ulp+0x26>
 8011ee0:	425b      	negs	r3, r3
 8011ee2:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8011ee6:	ea4f 5223 	mov.w	r2, r3, asr #20
 8011eea:	da04      	bge.n	8011ef6 <__ulp+0x2a>
 8011eec:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8011ef0:	4113      	asrs	r3, r2
 8011ef2:	2200      	movs	r2, #0
 8011ef4:	e008      	b.n	8011f08 <__ulp+0x3c>
 8011ef6:	f1a2 0314 	sub.w	r3, r2, #20
 8011efa:	2b1e      	cmp	r3, #30
 8011efc:	bfda      	itte	le
 8011efe:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 8011f02:	40da      	lsrle	r2, r3
 8011f04:	2201      	movgt	r2, #1
 8011f06:	2300      	movs	r3, #0
 8011f08:	4619      	mov	r1, r3
 8011f0a:	4610      	mov	r0, r2
 8011f0c:	ec41 0b10 	vmov	d0, r0, r1
 8011f10:	b002      	add	sp, #8
 8011f12:	4770      	bx	lr
 8011f14:	7ff00000 	.word	0x7ff00000

08011f18 <__b2d>:
 8011f18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011f1c:	6906      	ldr	r6, [r0, #16]
 8011f1e:	f100 0814 	add.w	r8, r0, #20
 8011f22:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8011f26:	1f37      	subs	r7, r6, #4
 8011f28:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8011f2c:	4610      	mov	r0, r2
 8011f2e:	f7ff fd53 	bl	80119d8 <__hi0bits>
 8011f32:	f1c0 0320 	rsb	r3, r0, #32
 8011f36:	280a      	cmp	r0, #10
 8011f38:	600b      	str	r3, [r1, #0]
 8011f3a:	491b      	ldr	r1, [pc, #108]	; (8011fa8 <__b2d+0x90>)
 8011f3c:	dc15      	bgt.n	8011f6a <__b2d+0x52>
 8011f3e:	f1c0 0c0b 	rsb	ip, r0, #11
 8011f42:	fa22 f30c 	lsr.w	r3, r2, ip
 8011f46:	45b8      	cmp	r8, r7
 8011f48:	ea43 0501 	orr.w	r5, r3, r1
 8011f4c:	bf34      	ite	cc
 8011f4e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8011f52:	2300      	movcs	r3, #0
 8011f54:	3015      	adds	r0, #21
 8011f56:	fa02 f000 	lsl.w	r0, r2, r0
 8011f5a:	fa23 f30c 	lsr.w	r3, r3, ip
 8011f5e:	4303      	orrs	r3, r0
 8011f60:	461c      	mov	r4, r3
 8011f62:	ec45 4b10 	vmov	d0, r4, r5
 8011f66:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011f6a:	45b8      	cmp	r8, r7
 8011f6c:	bf3a      	itte	cc
 8011f6e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8011f72:	f1a6 0708 	subcc.w	r7, r6, #8
 8011f76:	2300      	movcs	r3, #0
 8011f78:	380b      	subs	r0, #11
 8011f7a:	d012      	beq.n	8011fa2 <__b2d+0x8a>
 8011f7c:	f1c0 0120 	rsb	r1, r0, #32
 8011f80:	fa23 f401 	lsr.w	r4, r3, r1
 8011f84:	4082      	lsls	r2, r0
 8011f86:	4322      	orrs	r2, r4
 8011f88:	4547      	cmp	r7, r8
 8011f8a:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 8011f8e:	bf8c      	ite	hi
 8011f90:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8011f94:	2200      	movls	r2, #0
 8011f96:	4083      	lsls	r3, r0
 8011f98:	40ca      	lsrs	r2, r1
 8011f9a:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8011f9e:	4313      	orrs	r3, r2
 8011fa0:	e7de      	b.n	8011f60 <__b2d+0x48>
 8011fa2:	ea42 0501 	orr.w	r5, r2, r1
 8011fa6:	e7db      	b.n	8011f60 <__b2d+0x48>
 8011fa8:	3ff00000 	.word	0x3ff00000

08011fac <__d2b>:
 8011fac:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8011fb0:	460f      	mov	r7, r1
 8011fb2:	2101      	movs	r1, #1
 8011fb4:	ec59 8b10 	vmov	r8, r9, d0
 8011fb8:	4616      	mov	r6, r2
 8011fba:	f7ff fc1b 	bl	80117f4 <_Balloc>
 8011fbe:	4604      	mov	r4, r0
 8011fc0:	b930      	cbnz	r0, 8011fd0 <__d2b+0x24>
 8011fc2:	4602      	mov	r2, r0
 8011fc4:	4b24      	ldr	r3, [pc, #144]	; (8012058 <__d2b+0xac>)
 8011fc6:	4825      	ldr	r0, [pc, #148]	; (801205c <__d2b+0xb0>)
 8011fc8:	f240 310f 	movw	r1, #783	; 0x30f
 8011fcc:	f001 fb9c 	bl	8013708 <__assert_func>
 8011fd0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8011fd4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8011fd8:	bb2d      	cbnz	r5, 8012026 <__d2b+0x7a>
 8011fda:	9301      	str	r3, [sp, #4]
 8011fdc:	f1b8 0300 	subs.w	r3, r8, #0
 8011fe0:	d026      	beq.n	8012030 <__d2b+0x84>
 8011fe2:	4668      	mov	r0, sp
 8011fe4:	9300      	str	r3, [sp, #0]
 8011fe6:	f7ff fd17 	bl	8011a18 <__lo0bits>
 8011fea:	e9dd 1200 	ldrd	r1, r2, [sp]
 8011fee:	b1e8      	cbz	r0, 801202c <__d2b+0x80>
 8011ff0:	f1c0 0320 	rsb	r3, r0, #32
 8011ff4:	fa02 f303 	lsl.w	r3, r2, r3
 8011ff8:	430b      	orrs	r3, r1
 8011ffa:	40c2      	lsrs	r2, r0
 8011ffc:	6163      	str	r3, [r4, #20]
 8011ffe:	9201      	str	r2, [sp, #4]
 8012000:	9b01      	ldr	r3, [sp, #4]
 8012002:	61a3      	str	r3, [r4, #24]
 8012004:	2b00      	cmp	r3, #0
 8012006:	bf14      	ite	ne
 8012008:	2202      	movne	r2, #2
 801200a:	2201      	moveq	r2, #1
 801200c:	6122      	str	r2, [r4, #16]
 801200e:	b1bd      	cbz	r5, 8012040 <__d2b+0x94>
 8012010:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8012014:	4405      	add	r5, r0
 8012016:	603d      	str	r5, [r7, #0]
 8012018:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 801201c:	6030      	str	r0, [r6, #0]
 801201e:	4620      	mov	r0, r4
 8012020:	b003      	add	sp, #12
 8012022:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012026:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 801202a:	e7d6      	b.n	8011fda <__d2b+0x2e>
 801202c:	6161      	str	r1, [r4, #20]
 801202e:	e7e7      	b.n	8012000 <__d2b+0x54>
 8012030:	a801      	add	r0, sp, #4
 8012032:	f7ff fcf1 	bl	8011a18 <__lo0bits>
 8012036:	9b01      	ldr	r3, [sp, #4]
 8012038:	6163      	str	r3, [r4, #20]
 801203a:	3020      	adds	r0, #32
 801203c:	2201      	movs	r2, #1
 801203e:	e7e5      	b.n	801200c <__d2b+0x60>
 8012040:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8012044:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8012048:	6038      	str	r0, [r7, #0]
 801204a:	6918      	ldr	r0, [r3, #16]
 801204c:	f7ff fcc4 	bl	80119d8 <__hi0bits>
 8012050:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8012054:	e7e2      	b.n	801201c <__d2b+0x70>
 8012056:	bf00      	nop
 8012058:	08016a19 	.word	0x08016a19
 801205c:	08016a2a 	.word	0x08016a2a

08012060 <__ratio>:
 8012060:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012064:	4688      	mov	r8, r1
 8012066:	4669      	mov	r1, sp
 8012068:	4681      	mov	r9, r0
 801206a:	f7ff ff55 	bl	8011f18 <__b2d>
 801206e:	a901      	add	r1, sp, #4
 8012070:	4640      	mov	r0, r8
 8012072:	ec55 4b10 	vmov	r4, r5, d0
 8012076:	f7ff ff4f 	bl	8011f18 <__b2d>
 801207a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801207e:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8012082:	eba3 0c02 	sub.w	ip, r3, r2
 8012086:	e9dd 3200 	ldrd	r3, r2, [sp]
 801208a:	1a9b      	subs	r3, r3, r2
 801208c:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8012090:	ec51 0b10 	vmov	r0, r1, d0
 8012094:	2b00      	cmp	r3, #0
 8012096:	bfd6      	itet	le
 8012098:	460a      	movle	r2, r1
 801209a:	462a      	movgt	r2, r5
 801209c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80120a0:	468b      	mov	fp, r1
 80120a2:	462f      	mov	r7, r5
 80120a4:	bfd4      	ite	le
 80120a6:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 80120aa:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80120ae:	4620      	mov	r0, r4
 80120b0:	ee10 2a10 	vmov	r2, s0
 80120b4:	465b      	mov	r3, fp
 80120b6:	4639      	mov	r1, r7
 80120b8:	f7ee fba0 	bl	80007fc <__aeabi_ddiv>
 80120bc:	ec41 0b10 	vmov	d0, r0, r1
 80120c0:	b003      	add	sp, #12
 80120c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080120c6 <__copybits>:
 80120c6:	3901      	subs	r1, #1
 80120c8:	b570      	push	{r4, r5, r6, lr}
 80120ca:	1149      	asrs	r1, r1, #5
 80120cc:	6914      	ldr	r4, [r2, #16]
 80120ce:	3101      	adds	r1, #1
 80120d0:	f102 0314 	add.w	r3, r2, #20
 80120d4:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80120d8:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80120dc:	1f05      	subs	r5, r0, #4
 80120de:	42a3      	cmp	r3, r4
 80120e0:	d30c      	bcc.n	80120fc <__copybits+0x36>
 80120e2:	1aa3      	subs	r3, r4, r2
 80120e4:	3b11      	subs	r3, #17
 80120e6:	f023 0303 	bic.w	r3, r3, #3
 80120ea:	3211      	adds	r2, #17
 80120ec:	42a2      	cmp	r2, r4
 80120ee:	bf88      	it	hi
 80120f0:	2300      	movhi	r3, #0
 80120f2:	4418      	add	r0, r3
 80120f4:	2300      	movs	r3, #0
 80120f6:	4288      	cmp	r0, r1
 80120f8:	d305      	bcc.n	8012106 <__copybits+0x40>
 80120fa:	bd70      	pop	{r4, r5, r6, pc}
 80120fc:	f853 6b04 	ldr.w	r6, [r3], #4
 8012100:	f845 6f04 	str.w	r6, [r5, #4]!
 8012104:	e7eb      	b.n	80120de <__copybits+0x18>
 8012106:	f840 3b04 	str.w	r3, [r0], #4
 801210a:	e7f4      	b.n	80120f6 <__copybits+0x30>

0801210c <__any_on>:
 801210c:	f100 0214 	add.w	r2, r0, #20
 8012110:	6900      	ldr	r0, [r0, #16]
 8012112:	114b      	asrs	r3, r1, #5
 8012114:	4298      	cmp	r0, r3
 8012116:	b510      	push	{r4, lr}
 8012118:	db11      	blt.n	801213e <__any_on+0x32>
 801211a:	dd0a      	ble.n	8012132 <__any_on+0x26>
 801211c:	f011 011f 	ands.w	r1, r1, #31
 8012120:	d007      	beq.n	8012132 <__any_on+0x26>
 8012122:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8012126:	fa24 f001 	lsr.w	r0, r4, r1
 801212a:	fa00 f101 	lsl.w	r1, r0, r1
 801212e:	428c      	cmp	r4, r1
 8012130:	d10b      	bne.n	801214a <__any_on+0x3e>
 8012132:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8012136:	4293      	cmp	r3, r2
 8012138:	d803      	bhi.n	8012142 <__any_on+0x36>
 801213a:	2000      	movs	r0, #0
 801213c:	bd10      	pop	{r4, pc}
 801213e:	4603      	mov	r3, r0
 8012140:	e7f7      	b.n	8012132 <__any_on+0x26>
 8012142:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8012146:	2900      	cmp	r1, #0
 8012148:	d0f5      	beq.n	8012136 <__any_on+0x2a>
 801214a:	2001      	movs	r0, #1
 801214c:	e7f6      	b.n	801213c <__any_on+0x30>

0801214e <sulp>:
 801214e:	b570      	push	{r4, r5, r6, lr}
 8012150:	4604      	mov	r4, r0
 8012152:	460d      	mov	r5, r1
 8012154:	ec45 4b10 	vmov	d0, r4, r5
 8012158:	4616      	mov	r6, r2
 801215a:	f7ff feb7 	bl	8011ecc <__ulp>
 801215e:	ec51 0b10 	vmov	r0, r1, d0
 8012162:	b17e      	cbz	r6, 8012184 <sulp+0x36>
 8012164:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8012168:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 801216c:	2b00      	cmp	r3, #0
 801216e:	dd09      	ble.n	8012184 <sulp+0x36>
 8012170:	051b      	lsls	r3, r3, #20
 8012172:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8012176:	2400      	movs	r4, #0
 8012178:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 801217c:	4622      	mov	r2, r4
 801217e:	462b      	mov	r3, r5
 8012180:	f7ee fa12 	bl	80005a8 <__aeabi_dmul>
 8012184:	bd70      	pop	{r4, r5, r6, pc}
	...

08012188 <_strtod_l>:
 8012188:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801218c:	ed2d 8b02 	vpush	{d8}
 8012190:	b09b      	sub	sp, #108	; 0x6c
 8012192:	4604      	mov	r4, r0
 8012194:	9213      	str	r2, [sp, #76]	; 0x4c
 8012196:	2200      	movs	r2, #0
 8012198:	9216      	str	r2, [sp, #88]	; 0x58
 801219a:	460d      	mov	r5, r1
 801219c:	f04f 0800 	mov.w	r8, #0
 80121a0:	f04f 0900 	mov.w	r9, #0
 80121a4:	460a      	mov	r2, r1
 80121a6:	9215      	str	r2, [sp, #84]	; 0x54
 80121a8:	7811      	ldrb	r1, [r2, #0]
 80121aa:	292b      	cmp	r1, #43	; 0x2b
 80121ac:	d04c      	beq.n	8012248 <_strtod_l+0xc0>
 80121ae:	d83a      	bhi.n	8012226 <_strtod_l+0x9e>
 80121b0:	290d      	cmp	r1, #13
 80121b2:	d834      	bhi.n	801221e <_strtod_l+0x96>
 80121b4:	2908      	cmp	r1, #8
 80121b6:	d834      	bhi.n	8012222 <_strtod_l+0x9a>
 80121b8:	2900      	cmp	r1, #0
 80121ba:	d03d      	beq.n	8012238 <_strtod_l+0xb0>
 80121bc:	2200      	movs	r2, #0
 80121be:	920a      	str	r2, [sp, #40]	; 0x28
 80121c0:	9e15      	ldr	r6, [sp, #84]	; 0x54
 80121c2:	7832      	ldrb	r2, [r6, #0]
 80121c4:	2a30      	cmp	r2, #48	; 0x30
 80121c6:	f040 80b4 	bne.w	8012332 <_strtod_l+0x1aa>
 80121ca:	7872      	ldrb	r2, [r6, #1]
 80121cc:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 80121d0:	2a58      	cmp	r2, #88	; 0x58
 80121d2:	d170      	bne.n	80122b6 <_strtod_l+0x12e>
 80121d4:	9302      	str	r3, [sp, #8]
 80121d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80121d8:	9301      	str	r3, [sp, #4]
 80121da:	ab16      	add	r3, sp, #88	; 0x58
 80121dc:	9300      	str	r3, [sp, #0]
 80121de:	4a8e      	ldr	r2, [pc, #568]	; (8012418 <_strtod_l+0x290>)
 80121e0:	ab17      	add	r3, sp, #92	; 0x5c
 80121e2:	a915      	add	r1, sp, #84	; 0x54
 80121e4:	4620      	mov	r0, r4
 80121e6:	f001 fb2b 	bl	8013840 <__gethex>
 80121ea:	f010 070f 	ands.w	r7, r0, #15
 80121ee:	4605      	mov	r5, r0
 80121f0:	d005      	beq.n	80121fe <_strtod_l+0x76>
 80121f2:	2f06      	cmp	r7, #6
 80121f4:	d12a      	bne.n	801224c <_strtod_l+0xc4>
 80121f6:	3601      	adds	r6, #1
 80121f8:	2300      	movs	r3, #0
 80121fa:	9615      	str	r6, [sp, #84]	; 0x54
 80121fc:	930a      	str	r3, [sp, #40]	; 0x28
 80121fe:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8012200:	2b00      	cmp	r3, #0
 8012202:	f040 857f 	bne.w	8012d04 <_strtod_l+0xb7c>
 8012206:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012208:	b1db      	cbz	r3, 8012242 <_strtod_l+0xba>
 801220a:	4642      	mov	r2, r8
 801220c:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8012210:	ec43 2b10 	vmov	d0, r2, r3
 8012214:	b01b      	add	sp, #108	; 0x6c
 8012216:	ecbd 8b02 	vpop	{d8}
 801221a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801221e:	2920      	cmp	r1, #32
 8012220:	d1cc      	bne.n	80121bc <_strtod_l+0x34>
 8012222:	3201      	adds	r2, #1
 8012224:	e7bf      	b.n	80121a6 <_strtod_l+0x1e>
 8012226:	292d      	cmp	r1, #45	; 0x2d
 8012228:	d1c8      	bne.n	80121bc <_strtod_l+0x34>
 801222a:	2101      	movs	r1, #1
 801222c:	910a      	str	r1, [sp, #40]	; 0x28
 801222e:	1c51      	adds	r1, r2, #1
 8012230:	9115      	str	r1, [sp, #84]	; 0x54
 8012232:	7852      	ldrb	r2, [r2, #1]
 8012234:	2a00      	cmp	r2, #0
 8012236:	d1c3      	bne.n	80121c0 <_strtod_l+0x38>
 8012238:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 801223a:	9515      	str	r5, [sp, #84]	; 0x54
 801223c:	2b00      	cmp	r3, #0
 801223e:	f040 855f 	bne.w	8012d00 <_strtod_l+0xb78>
 8012242:	4642      	mov	r2, r8
 8012244:	464b      	mov	r3, r9
 8012246:	e7e3      	b.n	8012210 <_strtod_l+0x88>
 8012248:	2100      	movs	r1, #0
 801224a:	e7ef      	b.n	801222c <_strtod_l+0xa4>
 801224c:	9a16      	ldr	r2, [sp, #88]	; 0x58
 801224e:	b13a      	cbz	r2, 8012260 <_strtod_l+0xd8>
 8012250:	2135      	movs	r1, #53	; 0x35
 8012252:	a818      	add	r0, sp, #96	; 0x60
 8012254:	f7ff ff37 	bl	80120c6 <__copybits>
 8012258:	9916      	ldr	r1, [sp, #88]	; 0x58
 801225a:	4620      	mov	r0, r4
 801225c:	f7ff fb0a 	bl	8011874 <_Bfree>
 8012260:	3f01      	subs	r7, #1
 8012262:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8012264:	2f04      	cmp	r7, #4
 8012266:	d806      	bhi.n	8012276 <_strtod_l+0xee>
 8012268:	e8df f007 	tbb	[pc, r7]
 801226c:	201d0314 	.word	0x201d0314
 8012270:	14          	.byte	0x14
 8012271:	00          	.byte	0x00
 8012272:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 8012276:	05e9      	lsls	r1, r5, #23
 8012278:	bf48      	it	mi
 801227a:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 801227e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8012282:	0d1b      	lsrs	r3, r3, #20
 8012284:	051b      	lsls	r3, r3, #20
 8012286:	2b00      	cmp	r3, #0
 8012288:	d1b9      	bne.n	80121fe <_strtod_l+0x76>
 801228a:	f7fe faf5 	bl	8010878 <__errno>
 801228e:	2322      	movs	r3, #34	; 0x22
 8012290:	6003      	str	r3, [r0, #0]
 8012292:	e7b4      	b.n	80121fe <_strtod_l+0x76>
 8012294:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 8012298:	f202 4233 	addw	r2, r2, #1075	; 0x433
 801229c:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80122a0:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 80122a4:	e7e7      	b.n	8012276 <_strtod_l+0xee>
 80122a6:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8012420 <_strtod_l+0x298>
 80122aa:	e7e4      	b.n	8012276 <_strtod_l+0xee>
 80122ac:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 80122b0:	f04f 38ff 	mov.w	r8, #4294967295
 80122b4:	e7df      	b.n	8012276 <_strtod_l+0xee>
 80122b6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80122b8:	1c5a      	adds	r2, r3, #1
 80122ba:	9215      	str	r2, [sp, #84]	; 0x54
 80122bc:	785b      	ldrb	r3, [r3, #1]
 80122be:	2b30      	cmp	r3, #48	; 0x30
 80122c0:	d0f9      	beq.n	80122b6 <_strtod_l+0x12e>
 80122c2:	2b00      	cmp	r3, #0
 80122c4:	d09b      	beq.n	80121fe <_strtod_l+0x76>
 80122c6:	2301      	movs	r3, #1
 80122c8:	f04f 0a00 	mov.w	sl, #0
 80122cc:	9304      	str	r3, [sp, #16]
 80122ce:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80122d0:	930b      	str	r3, [sp, #44]	; 0x2c
 80122d2:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 80122d6:	46d3      	mov	fp, sl
 80122d8:	220a      	movs	r2, #10
 80122da:	9815      	ldr	r0, [sp, #84]	; 0x54
 80122dc:	7806      	ldrb	r6, [r0, #0]
 80122de:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 80122e2:	b2d9      	uxtb	r1, r3
 80122e4:	2909      	cmp	r1, #9
 80122e6:	d926      	bls.n	8012336 <_strtod_l+0x1ae>
 80122e8:	494c      	ldr	r1, [pc, #304]	; (801241c <_strtod_l+0x294>)
 80122ea:	2201      	movs	r2, #1
 80122ec:	f001 f9c0 	bl	8013670 <strncmp>
 80122f0:	2800      	cmp	r0, #0
 80122f2:	d030      	beq.n	8012356 <_strtod_l+0x1ce>
 80122f4:	2000      	movs	r0, #0
 80122f6:	4632      	mov	r2, r6
 80122f8:	9005      	str	r0, [sp, #20]
 80122fa:	465e      	mov	r6, fp
 80122fc:	4603      	mov	r3, r0
 80122fe:	2a65      	cmp	r2, #101	; 0x65
 8012300:	d001      	beq.n	8012306 <_strtod_l+0x17e>
 8012302:	2a45      	cmp	r2, #69	; 0x45
 8012304:	d113      	bne.n	801232e <_strtod_l+0x1a6>
 8012306:	b91e      	cbnz	r6, 8012310 <_strtod_l+0x188>
 8012308:	9a04      	ldr	r2, [sp, #16]
 801230a:	4302      	orrs	r2, r0
 801230c:	d094      	beq.n	8012238 <_strtod_l+0xb0>
 801230e:	2600      	movs	r6, #0
 8012310:	9d15      	ldr	r5, [sp, #84]	; 0x54
 8012312:	1c6a      	adds	r2, r5, #1
 8012314:	9215      	str	r2, [sp, #84]	; 0x54
 8012316:	786a      	ldrb	r2, [r5, #1]
 8012318:	2a2b      	cmp	r2, #43	; 0x2b
 801231a:	d074      	beq.n	8012406 <_strtod_l+0x27e>
 801231c:	2a2d      	cmp	r2, #45	; 0x2d
 801231e:	d078      	beq.n	8012412 <_strtod_l+0x28a>
 8012320:	f04f 0c00 	mov.w	ip, #0
 8012324:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8012328:	2909      	cmp	r1, #9
 801232a:	d97f      	bls.n	801242c <_strtod_l+0x2a4>
 801232c:	9515      	str	r5, [sp, #84]	; 0x54
 801232e:	2700      	movs	r7, #0
 8012330:	e09e      	b.n	8012470 <_strtod_l+0x2e8>
 8012332:	2300      	movs	r3, #0
 8012334:	e7c8      	b.n	80122c8 <_strtod_l+0x140>
 8012336:	f1bb 0f08 	cmp.w	fp, #8
 801233a:	bfd8      	it	le
 801233c:	9909      	ldrle	r1, [sp, #36]	; 0x24
 801233e:	f100 0001 	add.w	r0, r0, #1
 8012342:	bfda      	itte	le
 8012344:	fb02 3301 	mlale	r3, r2, r1, r3
 8012348:	9309      	strle	r3, [sp, #36]	; 0x24
 801234a:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 801234e:	f10b 0b01 	add.w	fp, fp, #1
 8012352:	9015      	str	r0, [sp, #84]	; 0x54
 8012354:	e7c1      	b.n	80122da <_strtod_l+0x152>
 8012356:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8012358:	1c5a      	adds	r2, r3, #1
 801235a:	9215      	str	r2, [sp, #84]	; 0x54
 801235c:	785a      	ldrb	r2, [r3, #1]
 801235e:	f1bb 0f00 	cmp.w	fp, #0
 8012362:	d037      	beq.n	80123d4 <_strtod_l+0x24c>
 8012364:	9005      	str	r0, [sp, #20]
 8012366:	465e      	mov	r6, fp
 8012368:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 801236c:	2b09      	cmp	r3, #9
 801236e:	d912      	bls.n	8012396 <_strtod_l+0x20e>
 8012370:	2301      	movs	r3, #1
 8012372:	e7c4      	b.n	80122fe <_strtod_l+0x176>
 8012374:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8012376:	1c5a      	adds	r2, r3, #1
 8012378:	9215      	str	r2, [sp, #84]	; 0x54
 801237a:	785a      	ldrb	r2, [r3, #1]
 801237c:	3001      	adds	r0, #1
 801237e:	2a30      	cmp	r2, #48	; 0x30
 8012380:	d0f8      	beq.n	8012374 <_strtod_l+0x1ec>
 8012382:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8012386:	2b08      	cmp	r3, #8
 8012388:	f200 84c1 	bhi.w	8012d0e <_strtod_l+0xb86>
 801238c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801238e:	9005      	str	r0, [sp, #20]
 8012390:	2000      	movs	r0, #0
 8012392:	930b      	str	r3, [sp, #44]	; 0x2c
 8012394:	4606      	mov	r6, r0
 8012396:	3a30      	subs	r2, #48	; 0x30
 8012398:	f100 0301 	add.w	r3, r0, #1
 801239c:	d014      	beq.n	80123c8 <_strtod_l+0x240>
 801239e:	9905      	ldr	r1, [sp, #20]
 80123a0:	4419      	add	r1, r3
 80123a2:	9105      	str	r1, [sp, #20]
 80123a4:	4633      	mov	r3, r6
 80123a6:	eb00 0c06 	add.w	ip, r0, r6
 80123aa:	210a      	movs	r1, #10
 80123ac:	4563      	cmp	r3, ip
 80123ae:	d113      	bne.n	80123d8 <_strtod_l+0x250>
 80123b0:	1833      	adds	r3, r6, r0
 80123b2:	2b08      	cmp	r3, #8
 80123b4:	f106 0601 	add.w	r6, r6, #1
 80123b8:	4406      	add	r6, r0
 80123ba:	dc1a      	bgt.n	80123f2 <_strtod_l+0x26a>
 80123bc:	9909      	ldr	r1, [sp, #36]	; 0x24
 80123be:	230a      	movs	r3, #10
 80123c0:	fb03 2301 	mla	r3, r3, r1, r2
 80123c4:	9309      	str	r3, [sp, #36]	; 0x24
 80123c6:	2300      	movs	r3, #0
 80123c8:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80123ca:	1c51      	adds	r1, r2, #1
 80123cc:	9115      	str	r1, [sp, #84]	; 0x54
 80123ce:	7852      	ldrb	r2, [r2, #1]
 80123d0:	4618      	mov	r0, r3
 80123d2:	e7c9      	b.n	8012368 <_strtod_l+0x1e0>
 80123d4:	4658      	mov	r0, fp
 80123d6:	e7d2      	b.n	801237e <_strtod_l+0x1f6>
 80123d8:	2b08      	cmp	r3, #8
 80123da:	f103 0301 	add.w	r3, r3, #1
 80123de:	dc03      	bgt.n	80123e8 <_strtod_l+0x260>
 80123e0:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80123e2:	434f      	muls	r7, r1
 80123e4:	9709      	str	r7, [sp, #36]	; 0x24
 80123e6:	e7e1      	b.n	80123ac <_strtod_l+0x224>
 80123e8:	2b10      	cmp	r3, #16
 80123ea:	bfd8      	it	le
 80123ec:	fb01 fa0a 	mulle.w	sl, r1, sl
 80123f0:	e7dc      	b.n	80123ac <_strtod_l+0x224>
 80123f2:	2e10      	cmp	r6, #16
 80123f4:	bfdc      	itt	le
 80123f6:	230a      	movle	r3, #10
 80123f8:	fb03 2a0a 	mlale	sl, r3, sl, r2
 80123fc:	e7e3      	b.n	80123c6 <_strtod_l+0x23e>
 80123fe:	2300      	movs	r3, #0
 8012400:	9305      	str	r3, [sp, #20]
 8012402:	2301      	movs	r3, #1
 8012404:	e780      	b.n	8012308 <_strtod_l+0x180>
 8012406:	f04f 0c00 	mov.w	ip, #0
 801240a:	1caa      	adds	r2, r5, #2
 801240c:	9215      	str	r2, [sp, #84]	; 0x54
 801240e:	78aa      	ldrb	r2, [r5, #2]
 8012410:	e788      	b.n	8012324 <_strtod_l+0x19c>
 8012412:	f04f 0c01 	mov.w	ip, #1
 8012416:	e7f8      	b.n	801240a <_strtod_l+0x282>
 8012418:	08016b88 	.word	0x08016b88
 801241c:	08016b84 	.word	0x08016b84
 8012420:	7ff00000 	.word	0x7ff00000
 8012424:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8012426:	1c51      	adds	r1, r2, #1
 8012428:	9115      	str	r1, [sp, #84]	; 0x54
 801242a:	7852      	ldrb	r2, [r2, #1]
 801242c:	2a30      	cmp	r2, #48	; 0x30
 801242e:	d0f9      	beq.n	8012424 <_strtod_l+0x29c>
 8012430:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8012434:	2908      	cmp	r1, #8
 8012436:	f63f af7a 	bhi.w	801232e <_strtod_l+0x1a6>
 801243a:	3a30      	subs	r2, #48	; 0x30
 801243c:	9208      	str	r2, [sp, #32]
 801243e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8012440:	920c      	str	r2, [sp, #48]	; 0x30
 8012442:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8012444:	1c57      	adds	r7, r2, #1
 8012446:	9715      	str	r7, [sp, #84]	; 0x54
 8012448:	7852      	ldrb	r2, [r2, #1]
 801244a:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 801244e:	f1be 0f09 	cmp.w	lr, #9
 8012452:	d938      	bls.n	80124c6 <_strtod_l+0x33e>
 8012454:	990c      	ldr	r1, [sp, #48]	; 0x30
 8012456:	1a7f      	subs	r7, r7, r1
 8012458:	2f08      	cmp	r7, #8
 801245a:	f644 671f 	movw	r7, #19999	; 0x4e1f
 801245e:	dc03      	bgt.n	8012468 <_strtod_l+0x2e0>
 8012460:	9908      	ldr	r1, [sp, #32]
 8012462:	428f      	cmp	r7, r1
 8012464:	bfa8      	it	ge
 8012466:	460f      	movge	r7, r1
 8012468:	f1bc 0f00 	cmp.w	ip, #0
 801246c:	d000      	beq.n	8012470 <_strtod_l+0x2e8>
 801246e:	427f      	negs	r7, r7
 8012470:	2e00      	cmp	r6, #0
 8012472:	d14f      	bne.n	8012514 <_strtod_l+0x38c>
 8012474:	9904      	ldr	r1, [sp, #16]
 8012476:	4301      	orrs	r1, r0
 8012478:	f47f aec1 	bne.w	80121fe <_strtod_l+0x76>
 801247c:	2b00      	cmp	r3, #0
 801247e:	f47f aedb 	bne.w	8012238 <_strtod_l+0xb0>
 8012482:	2a69      	cmp	r2, #105	; 0x69
 8012484:	d029      	beq.n	80124da <_strtod_l+0x352>
 8012486:	dc26      	bgt.n	80124d6 <_strtod_l+0x34e>
 8012488:	2a49      	cmp	r2, #73	; 0x49
 801248a:	d026      	beq.n	80124da <_strtod_l+0x352>
 801248c:	2a4e      	cmp	r2, #78	; 0x4e
 801248e:	f47f aed3 	bne.w	8012238 <_strtod_l+0xb0>
 8012492:	499b      	ldr	r1, [pc, #620]	; (8012700 <_strtod_l+0x578>)
 8012494:	a815      	add	r0, sp, #84	; 0x54
 8012496:	f001 fc13 	bl	8013cc0 <__match>
 801249a:	2800      	cmp	r0, #0
 801249c:	f43f aecc 	beq.w	8012238 <_strtod_l+0xb0>
 80124a0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80124a2:	781b      	ldrb	r3, [r3, #0]
 80124a4:	2b28      	cmp	r3, #40	; 0x28
 80124a6:	d12f      	bne.n	8012508 <_strtod_l+0x380>
 80124a8:	4996      	ldr	r1, [pc, #600]	; (8012704 <_strtod_l+0x57c>)
 80124aa:	aa18      	add	r2, sp, #96	; 0x60
 80124ac:	a815      	add	r0, sp, #84	; 0x54
 80124ae:	f001 fc1b 	bl	8013ce8 <__hexnan>
 80124b2:	2805      	cmp	r0, #5
 80124b4:	d128      	bne.n	8012508 <_strtod_l+0x380>
 80124b6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80124b8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80124bc:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 80124c0:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 80124c4:	e69b      	b.n	80121fe <_strtod_l+0x76>
 80124c6:	9f08      	ldr	r7, [sp, #32]
 80124c8:	210a      	movs	r1, #10
 80124ca:	fb01 2107 	mla	r1, r1, r7, r2
 80124ce:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 80124d2:	9208      	str	r2, [sp, #32]
 80124d4:	e7b5      	b.n	8012442 <_strtod_l+0x2ba>
 80124d6:	2a6e      	cmp	r2, #110	; 0x6e
 80124d8:	e7d9      	b.n	801248e <_strtod_l+0x306>
 80124da:	498b      	ldr	r1, [pc, #556]	; (8012708 <_strtod_l+0x580>)
 80124dc:	a815      	add	r0, sp, #84	; 0x54
 80124de:	f001 fbef 	bl	8013cc0 <__match>
 80124e2:	2800      	cmp	r0, #0
 80124e4:	f43f aea8 	beq.w	8012238 <_strtod_l+0xb0>
 80124e8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80124ea:	4988      	ldr	r1, [pc, #544]	; (801270c <_strtod_l+0x584>)
 80124ec:	3b01      	subs	r3, #1
 80124ee:	a815      	add	r0, sp, #84	; 0x54
 80124f0:	9315      	str	r3, [sp, #84]	; 0x54
 80124f2:	f001 fbe5 	bl	8013cc0 <__match>
 80124f6:	b910      	cbnz	r0, 80124fe <_strtod_l+0x376>
 80124f8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80124fa:	3301      	adds	r3, #1
 80124fc:	9315      	str	r3, [sp, #84]	; 0x54
 80124fe:	f8df 921c 	ldr.w	r9, [pc, #540]	; 801271c <_strtod_l+0x594>
 8012502:	f04f 0800 	mov.w	r8, #0
 8012506:	e67a      	b.n	80121fe <_strtod_l+0x76>
 8012508:	4881      	ldr	r0, [pc, #516]	; (8012710 <_strtod_l+0x588>)
 801250a:	f001 f8f5 	bl	80136f8 <nan>
 801250e:	ec59 8b10 	vmov	r8, r9, d0
 8012512:	e674      	b.n	80121fe <_strtod_l+0x76>
 8012514:	9b05      	ldr	r3, [sp, #20]
 8012516:	9809      	ldr	r0, [sp, #36]	; 0x24
 8012518:	1afb      	subs	r3, r7, r3
 801251a:	f1bb 0f00 	cmp.w	fp, #0
 801251e:	bf08      	it	eq
 8012520:	46b3      	moveq	fp, r6
 8012522:	2e10      	cmp	r6, #16
 8012524:	9308      	str	r3, [sp, #32]
 8012526:	4635      	mov	r5, r6
 8012528:	bfa8      	it	ge
 801252a:	2510      	movge	r5, #16
 801252c:	f7ed ffc2 	bl	80004b4 <__aeabi_ui2d>
 8012530:	2e09      	cmp	r6, #9
 8012532:	4680      	mov	r8, r0
 8012534:	4689      	mov	r9, r1
 8012536:	dd13      	ble.n	8012560 <_strtod_l+0x3d8>
 8012538:	4b76      	ldr	r3, [pc, #472]	; (8012714 <_strtod_l+0x58c>)
 801253a:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 801253e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8012542:	f7ee f831 	bl	80005a8 <__aeabi_dmul>
 8012546:	4680      	mov	r8, r0
 8012548:	4650      	mov	r0, sl
 801254a:	4689      	mov	r9, r1
 801254c:	f7ed ffb2 	bl	80004b4 <__aeabi_ui2d>
 8012550:	4602      	mov	r2, r0
 8012552:	460b      	mov	r3, r1
 8012554:	4640      	mov	r0, r8
 8012556:	4649      	mov	r1, r9
 8012558:	f7ed fe70 	bl	800023c <__adddf3>
 801255c:	4680      	mov	r8, r0
 801255e:	4689      	mov	r9, r1
 8012560:	2e0f      	cmp	r6, #15
 8012562:	dc38      	bgt.n	80125d6 <_strtod_l+0x44e>
 8012564:	9b08      	ldr	r3, [sp, #32]
 8012566:	2b00      	cmp	r3, #0
 8012568:	f43f ae49 	beq.w	80121fe <_strtod_l+0x76>
 801256c:	dd24      	ble.n	80125b8 <_strtod_l+0x430>
 801256e:	2b16      	cmp	r3, #22
 8012570:	dc0b      	bgt.n	801258a <_strtod_l+0x402>
 8012572:	4968      	ldr	r1, [pc, #416]	; (8012714 <_strtod_l+0x58c>)
 8012574:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8012578:	e9d1 0100 	ldrd	r0, r1, [r1]
 801257c:	4642      	mov	r2, r8
 801257e:	464b      	mov	r3, r9
 8012580:	f7ee f812 	bl	80005a8 <__aeabi_dmul>
 8012584:	4680      	mov	r8, r0
 8012586:	4689      	mov	r9, r1
 8012588:	e639      	b.n	80121fe <_strtod_l+0x76>
 801258a:	9a08      	ldr	r2, [sp, #32]
 801258c:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 8012590:	4293      	cmp	r3, r2
 8012592:	db20      	blt.n	80125d6 <_strtod_l+0x44e>
 8012594:	4c5f      	ldr	r4, [pc, #380]	; (8012714 <_strtod_l+0x58c>)
 8012596:	f1c6 060f 	rsb	r6, r6, #15
 801259a:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 801259e:	4642      	mov	r2, r8
 80125a0:	464b      	mov	r3, r9
 80125a2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80125a6:	f7ed ffff 	bl	80005a8 <__aeabi_dmul>
 80125aa:	9b08      	ldr	r3, [sp, #32]
 80125ac:	1b9e      	subs	r6, r3, r6
 80125ae:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 80125b2:	e9d4 2300 	ldrd	r2, r3, [r4]
 80125b6:	e7e3      	b.n	8012580 <_strtod_l+0x3f8>
 80125b8:	9b08      	ldr	r3, [sp, #32]
 80125ba:	3316      	adds	r3, #22
 80125bc:	db0b      	blt.n	80125d6 <_strtod_l+0x44e>
 80125be:	9b05      	ldr	r3, [sp, #20]
 80125c0:	1bdf      	subs	r7, r3, r7
 80125c2:	4b54      	ldr	r3, [pc, #336]	; (8012714 <_strtod_l+0x58c>)
 80125c4:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 80125c8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80125cc:	4640      	mov	r0, r8
 80125ce:	4649      	mov	r1, r9
 80125d0:	f7ee f914 	bl	80007fc <__aeabi_ddiv>
 80125d4:	e7d6      	b.n	8012584 <_strtod_l+0x3fc>
 80125d6:	9b08      	ldr	r3, [sp, #32]
 80125d8:	1b75      	subs	r5, r6, r5
 80125da:	441d      	add	r5, r3
 80125dc:	2d00      	cmp	r5, #0
 80125de:	dd70      	ble.n	80126c2 <_strtod_l+0x53a>
 80125e0:	f015 030f 	ands.w	r3, r5, #15
 80125e4:	d00a      	beq.n	80125fc <_strtod_l+0x474>
 80125e6:	494b      	ldr	r1, [pc, #300]	; (8012714 <_strtod_l+0x58c>)
 80125e8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80125ec:	4642      	mov	r2, r8
 80125ee:	464b      	mov	r3, r9
 80125f0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80125f4:	f7ed ffd8 	bl	80005a8 <__aeabi_dmul>
 80125f8:	4680      	mov	r8, r0
 80125fa:	4689      	mov	r9, r1
 80125fc:	f035 050f 	bics.w	r5, r5, #15
 8012600:	d04d      	beq.n	801269e <_strtod_l+0x516>
 8012602:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 8012606:	dd22      	ble.n	801264e <_strtod_l+0x4c6>
 8012608:	2500      	movs	r5, #0
 801260a:	46ab      	mov	fp, r5
 801260c:	9509      	str	r5, [sp, #36]	; 0x24
 801260e:	9505      	str	r5, [sp, #20]
 8012610:	2322      	movs	r3, #34	; 0x22
 8012612:	f8df 9108 	ldr.w	r9, [pc, #264]	; 801271c <_strtod_l+0x594>
 8012616:	6023      	str	r3, [r4, #0]
 8012618:	f04f 0800 	mov.w	r8, #0
 801261c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801261e:	2b00      	cmp	r3, #0
 8012620:	f43f aded 	beq.w	80121fe <_strtod_l+0x76>
 8012624:	9916      	ldr	r1, [sp, #88]	; 0x58
 8012626:	4620      	mov	r0, r4
 8012628:	f7ff f924 	bl	8011874 <_Bfree>
 801262c:	9905      	ldr	r1, [sp, #20]
 801262e:	4620      	mov	r0, r4
 8012630:	f7ff f920 	bl	8011874 <_Bfree>
 8012634:	4659      	mov	r1, fp
 8012636:	4620      	mov	r0, r4
 8012638:	f7ff f91c 	bl	8011874 <_Bfree>
 801263c:	9909      	ldr	r1, [sp, #36]	; 0x24
 801263e:	4620      	mov	r0, r4
 8012640:	f7ff f918 	bl	8011874 <_Bfree>
 8012644:	4629      	mov	r1, r5
 8012646:	4620      	mov	r0, r4
 8012648:	f7ff f914 	bl	8011874 <_Bfree>
 801264c:	e5d7      	b.n	80121fe <_strtod_l+0x76>
 801264e:	4b32      	ldr	r3, [pc, #200]	; (8012718 <_strtod_l+0x590>)
 8012650:	9304      	str	r3, [sp, #16]
 8012652:	2300      	movs	r3, #0
 8012654:	112d      	asrs	r5, r5, #4
 8012656:	4640      	mov	r0, r8
 8012658:	4649      	mov	r1, r9
 801265a:	469a      	mov	sl, r3
 801265c:	2d01      	cmp	r5, #1
 801265e:	dc21      	bgt.n	80126a4 <_strtod_l+0x51c>
 8012660:	b10b      	cbz	r3, 8012666 <_strtod_l+0x4de>
 8012662:	4680      	mov	r8, r0
 8012664:	4689      	mov	r9, r1
 8012666:	492c      	ldr	r1, [pc, #176]	; (8012718 <_strtod_l+0x590>)
 8012668:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 801266c:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8012670:	4642      	mov	r2, r8
 8012672:	464b      	mov	r3, r9
 8012674:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012678:	f7ed ff96 	bl	80005a8 <__aeabi_dmul>
 801267c:	4b27      	ldr	r3, [pc, #156]	; (801271c <_strtod_l+0x594>)
 801267e:	460a      	mov	r2, r1
 8012680:	400b      	ands	r3, r1
 8012682:	4927      	ldr	r1, [pc, #156]	; (8012720 <_strtod_l+0x598>)
 8012684:	428b      	cmp	r3, r1
 8012686:	4680      	mov	r8, r0
 8012688:	d8be      	bhi.n	8012608 <_strtod_l+0x480>
 801268a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 801268e:	428b      	cmp	r3, r1
 8012690:	bf86      	itte	hi
 8012692:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 8012724 <_strtod_l+0x59c>
 8012696:	f04f 38ff 	movhi.w	r8, #4294967295
 801269a:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 801269e:	2300      	movs	r3, #0
 80126a0:	9304      	str	r3, [sp, #16]
 80126a2:	e07b      	b.n	801279c <_strtod_l+0x614>
 80126a4:	07ea      	lsls	r2, r5, #31
 80126a6:	d505      	bpl.n	80126b4 <_strtod_l+0x52c>
 80126a8:	9b04      	ldr	r3, [sp, #16]
 80126aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80126ae:	f7ed ff7b 	bl	80005a8 <__aeabi_dmul>
 80126b2:	2301      	movs	r3, #1
 80126b4:	9a04      	ldr	r2, [sp, #16]
 80126b6:	3208      	adds	r2, #8
 80126b8:	f10a 0a01 	add.w	sl, sl, #1
 80126bc:	106d      	asrs	r5, r5, #1
 80126be:	9204      	str	r2, [sp, #16]
 80126c0:	e7cc      	b.n	801265c <_strtod_l+0x4d4>
 80126c2:	d0ec      	beq.n	801269e <_strtod_l+0x516>
 80126c4:	426d      	negs	r5, r5
 80126c6:	f015 020f 	ands.w	r2, r5, #15
 80126ca:	d00a      	beq.n	80126e2 <_strtod_l+0x55a>
 80126cc:	4b11      	ldr	r3, [pc, #68]	; (8012714 <_strtod_l+0x58c>)
 80126ce:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80126d2:	4640      	mov	r0, r8
 80126d4:	4649      	mov	r1, r9
 80126d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80126da:	f7ee f88f 	bl	80007fc <__aeabi_ddiv>
 80126de:	4680      	mov	r8, r0
 80126e0:	4689      	mov	r9, r1
 80126e2:	112d      	asrs	r5, r5, #4
 80126e4:	d0db      	beq.n	801269e <_strtod_l+0x516>
 80126e6:	2d1f      	cmp	r5, #31
 80126e8:	dd1e      	ble.n	8012728 <_strtod_l+0x5a0>
 80126ea:	2500      	movs	r5, #0
 80126ec:	46ab      	mov	fp, r5
 80126ee:	9509      	str	r5, [sp, #36]	; 0x24
 80126f0:	9505      	str	r5, [sp, #20]
 80126f2:	2322      	movs	r3, #34	; 0x22
 80126f4:	f04f 0800 	mov.w	r8, #0
 80126f8:	f04f 0900 	mov.w	r9, #0
 80126fc:	6023      	str	r3, [r4, #0]
 80126fe:	e78d      	b.n	801261c <_strtod_l+0x494>
 8012700:	08016971 	.word	0x08016971
 8012704:	08016b9c 	.word	0x08016b9c
 8012708:	08016969 	.word	0x08016969
 801270c:	080169a0 	.word	0x080169a0
 8012710:	08016d2d 	.word	0x08016d2d
 8012714:	08016ab0 	.word	0x08016ab0
 8012718:	08016a88 	.word	0x08016a88
 801271c:	7ff00000 	.word	0x7ff00000
 8012720:	7ca00000 	.word	0x7ca00000
 8012724:	7fefffff 	.word	0x7fefffff
 8012728:	f015 0310 	ands.w	r3, r5, #16
 801272c:	bf18      	it	ne
 801272e:	236a      	movne	r3, #106	; 0x6a
 8012730:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 8012ad4 <_strtod_l+0x94c>
 8012734:	9304      	str	r3, [sp, #16]
 8012736:	4640      	mov	r0, r8
 8012738:	4649      	mov	r1, r9
 801273a:	2300      	movs	r3, #0
 801273c:	07ea      	lsls	r2, r5, #31
 801273e:	d504      	bpl.n	801274a <_strtod_l+0x5c2>
 8012740:	e9da 2300 	ldrd	r2, r3, [sl]
 8012744:	f7ed ff30 	bl	80005a8 <__aeabi_dmul>
 8012748:	2301      	movs	r3, #1
 801274a:	106d      	asrs	r5, r5, #1
 801274c:	f10a 0a08 	add.w	sl, sl, #8
 8012750:	d1f4      	bne.n	801273c <_strtod_l+0x5b4>
 8012752:	b10b      	cbz	r3, 8012758 <_strtod_l+0x5d0>
 8012754:	4680      	mov	r8, r0
 8012756:	4689      	mov	r9, r1
 8012758:	9b04      	ldr	r3, [sp, #16]
 801275a:	b1bb      	cbz	r3, 801278c <_strtod_l+0x604>
 801275c:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8012760:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8012764:	2b00      	cmp	r3, #0
 8012766:	4649      	mov	r1, r9
 8012768:	dd10      	ble.n	801278c <_strtod_l+0x604>
 801276a:	2b1f      	cmp	r3, #31
 801276c:	f340 811e 	ble.w	80129ac <_strtod_l+0x824>
 8012770:	2b34      	cmp	r3, #52	; 0x34
 8012772:	bfde      	ittt	le
 8012774:	f04f 33ff 	movle.w	r3, #4294967295
 8012778:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 801277c:	4093      	lslle	r3, r2
 801277e:	f04f 0800 	mov.w	r8, #0
 8012782:	bfcc      	ite	gt
 8012784:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8012788:	ea03 0901 	andle.w	r9, r3, r1
 801278c:	2200      	movs	r2, #0
 801278e:	2300      	movs	r3, #0
 8012790:	4640      	mov	r0, r8
 8012792:	4649      	mov	r1, r9
 8012794:	f7ee f970 	bl	8000a78 <__aeabi_dcmpeq>
 8012798:	2800      	cmp	r0, #0
 801279a:	d1a6      	bne.n	80126ea <_strtod_l+0x562>
 801279c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801279e:	9300      	str	r3, [sp, #0]
 80127a0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80127a2:	4633      	mov	r3, r6
 80127a4:	465a      	mov	r2, fp
 80127a6:	4620      	mov	r0, r4
 80127a8:	f7ff f8cc 	bl	8011944 <__s2b>
 80127ac:	9009      	str	r0, [sp, #36]	; 0x24
 80127ae:	2800      	cmp	r0, #0
 80127b0:	f43f af2a 	beq.w	8012608 <_strtod_l+0x480>
 80127b4:	9a08      	ldr	r2, [sp, #32]
 80127b6:	9b05      	ldr	r3, [sp, #20]
 80127b8:	2a00      	cmp	r2, #0
 80127ba:	eba3 0307 	sub.w	r3, r3, r7
 80127be:	bfa8      	it	ge
 80127c0:	2300      	movge	r3, #0
 80127c2:	930c      	str	r3, [sp, #48]	; 0x30
 80127c4:	2500      	movs	r5, #0
 80127c6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80127ca:	9312      	str	r3, [sp, #72]	; 0x48
 80127cc:	46ab      	mov	fp, r5
 80127ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80127d0:	4620      	mov	r0, r4
 80127d2:	6859      	ldr	r1, [r3, #4]
 80127d4:	f7ff f80e 	bl	80117f4 <_Balloc>
 80127d8:	9005      	str	r0, [sp, #20]
 80127da:	2800      	cmp	r0, #0
 80127dc:	f43f af18 	beq.w	8012610 <_strtod_l+0x488>
 80127e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80127e2:	691a      	ldr	r2, [r3, #16]
 80127e4:	3202      	adds	r2, #2
 80127e6:	f103 010c 	add.w	r1, r3, #12
 80127ea:	0092      	lsls	r2, r2, #2
 80127ec:	300c      	adds	r0, #12
 80127ee:	f7fe f870 	bl	80108d2 <memcpy>
 80127f2:	ec49 8b10 	vmov	d0, r8, r9
 80127f6:	aa18      	add	r2, sp, #96	; 0x60
 80127f8:	a917      	add	r1, sp, #92	; 0x5c
 80127fa:	4620      	mov	r0, r4
 80127fc:	f7ff fbd6 	bl	8011fac <__d2b>
 8012800:	ec49 8b18 	vmov	d8, r8, r9
 8012804:	9016      	str	r0, [sp, #88]	; 0x58
 8012806:	2800      	cmp	r0, #0
 8012808:	f43f af02 	beq.w	8012610 <_strtod_l+0x488>
 801280c:	2101      	movs	r1, #1
 801280e:	4620      	mov	r0, r4
 8012810:	f7ff f930 	bl	8011a74 <__i2b>
 8012814:	4683      	mov	fp, r0
 8012816:	2800      	cmp	r0, #0
 8012818:	f43f aefa 	beq.w	8012610 <_strtod_l+0x488>
 801281c:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 801281e:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8012820:	2e00      	cmp	r6, #0
 8012822:	bfab      	itete	ge
 8012824:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 8012826:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 8012828:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 801282a:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 801282e:	bfac      	ite	ge
 8012830:	eb06 0a03 	addge.w	sl, r6, r3
 8012834:	1b9f      	sublt	r7, r3, r6
 8012836:	9b04      	ldr	r3, [sp, #16]
 8012838:	1af6      	subs	r6, r6, r3
 801283a:	4416      	add	r6, r2
 801283c:	4ba0      	ldr	r3, [pc, #640]	; (8012ac0 <_strtod_l+0x938>)
 801283e:	3e01      	subs	r6, #1
 8012840:	429e      	cmp	r6, r3
 8012842:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8012846:	f280 80c4 	bge.w	80129d2 <_strtod_l+0x84a>
 801284a:	1b9b      	subs	r3, r3, r6
 801284c:	2b1f      	cmp	r3, #31
 801284e:	eba2 0203 	sub.w	r2, r2, r3
 8012852:	f04f 0101 	mov.w	r1, #1
 8012856:	f300 80b0 	bgt.w	80129ba <_strtod_l+0x832>
 801285a:	fa01 f303 	lsl.w	r3, r1, r3
 801285e:	930e      	str	r3, [sp, #56]	; 0x38
 8012860:	2300      	movs	r3, #0
 8012862:	930d      	str	r3, [sp, #52]	; 0x34
 8012864:	eb0a 0602 	add.w	r6, sl, r2
 8012868:	9b04      	ldr	r3, [sp, #16]
 801286a:	45b2      	cmp	sl, r6
 801286c:	4417      	add	r7, r2
 801286e:	441f      	add	r7, r3
 8012870:	4653      	mov	r3, sl
 8012872:	bfa8      	it	ge
 8012874:	4633      	movge	r3, r6
 8012876:	42bb      	cmp	r3, r7
 8012878:	bfa8      	it	ge
 801287a:	463b      	movge	r3, r7
 801287c:	2b00      	cmp	r3, #0
 801287e:	bfc2      	ittt	gt
 8012880:	1af6      	subgt	r6, r6, r3
 8012882:	1aff      	subgt	r7, r7, r3
 8012884:	ebaa 0a03 	subgt.w	sl, sl, r3
 8012888:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801288a:	2b00      	cmp	r3, #0
 801288c:	dd17      	ble.n	80128be <_strtod_l+0x736>
 801288e:	4659      	mov	r1, fp
 8012890:	461a      	mov	r2, r3
 8012892:	4620      	mov	r0, r4
 8012894:	f7ff f9ae 	bl	8011bf4 <__pow5mult>
 8012898:	4683      	mov	fp, r0
 801289a:	2800      	cmp	r0, #0
 801289c:	f43f aeb8 	beq.w	8012610 <_strtod_l+0x488>
 80128a0:	4601      	mov	r1, r0
 80128a2:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80128a4:	4620      	mov	r0, r4
 80128a6:	f7ff f8fb 	bl	8011aa0 <__multiply>
 80128aa:	900b      	str	r0, [sp, #44]	; 0x2c
 80128ac:	2800      	cmp	r0, #0
 80128ae:	f43f aeaf 	beq.w	8012610 <_strtod_l+0x488>
 80128b2:	9916      	ldr	r1, [sp, #88]	; 0x58
 80128b4:	4620      	mov	r0, r4
 80128b6:	f7fe ffdd 	bl	8011874 <_Bfree>
 80128ba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80128bc:	9316      	str	r3, [sp, #88]	; 0x58
 80128be:	2e00      	cmp	r6, #0
 80128c0:	f300 808c 	bgt.w	80129dc <_strtod_l+0x854>
 80128c4:	9b08      	ldr	r3, [sp, #32]
 80128c6:	2b00      	cmp	r3, #0
 80128c8:	dd08      	ble.n	80128dc <_strtod_l+0x754>
 80128ca:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80128cc:	9905      	ldr	r1, [sp, #20]
 80128ce:	4620      	mov	r0, r4
 80128d0:	f7ff f990 	bl	8011bf4 <__pow5mult>
 80128d4:	9005      	str	r0, [sp, #20]
 80128d6:	2800      	cmp	r0, #0
 80128d8:	f43f ae9a 	beq.w	8012610 <_strtod_l+0x488>
 80128dc:	2f00      	cmp	r7, #0
 80128de:	dd08      	ble.n	80128f2 <_strtod_l+0x76a>
 80128e0:	9905      	ldr	r1, [sp, #20]
 80128e2:	463a      	mov	r2, r7
 80128e4:	4620      	mov	r0, r4
 80128e6:	f7ff f9df 	bl	8011ca8 <__lshift>
 80128ea:	9005      	str	r0, [sp, #20]
 80128ec:	2800      	cmp	r0, #0
 80128ee:	f43f ae8f 	beq.w	8012610 <_strtod_l+0x488>
 80128f2:	f1ba 0f00 	cmp.w	sl, #0
 80128f6:	dd08      	ble.n	801290a <_strtod_l+0x782>
 80128f8:	4659      	mov	r1, fp
 80128fa:	4652      	mov	r2, sl
 80128fc:	4620      	mov	r0, r4
 80128fe:	f7ff f9d3 	bl	8011ca8 <__lshift>
 8012902:	4683      	mov	fp, r0
 8012904:	2800      	cmp	r0, #0
 8012906:	f43f ae83 	beq.w	8012610 <_strtod_l+0x488>
 801290a:	9a05      	ldr	r2, [sp, #20]
 801290c:	9916      	ldr	r1, [sp, #88]	; 0x58
 801290e:	4620      	mov	r0, r4
 8012910:	f7ff fa52 	bl	8011db8 <__mdiff>
 8012914:	4605      	mov	r5, r0
 8012916:	2800      	cmp	r0, #0
 8012918:	f43f ae7a 	beq.w	8012610 <_strtod_l+0x488>
 801291c:	68c3      	ldr	r3, [r0, #12]
 801291e:	930b      	str	r3, [sp, #44]	; 0x2c
 8012920:	2300      	movs	r3, #0
 8012922:	60c3      	str	r3, [r0, #12]
 8012924:	4659      	mov	r1, fp
 8012926:	f7ff fa2b 	bl	8011d80 <__mcmp>
 801292a:	2800      	cmp	r0, #0
 801292c:	da60      	bge.n	80129f0 <_strtod_l+0x868>
 801292e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012930:	ea53 0308 	orrs.w	r3, r3, r8
 8012934:	f040 8084 	bne.w	8012a40 <_strtod_l+0x8b8>
 8012938:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801293c:	2b00      	cmp	r3, #0
 801293e:	d17f      	bne.n	8012a40 <_strtod_l+0x8b8>
 8012940:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8012944:	0d1b      	lsrs	r3, r3, #20
 8012946:	051b      	lsls	r3, r3, #20
 8012948:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 801294c:	d978      	bls.n	8012a40 <_strtod_l+0x8b8>
 801294e:	696b      	ldr	r3, [r5, #20]
 8012950:	b913      	cbnz	r3, 8012958 <_strtod_l+0x7d0>
 8012952:	692b      	ldr	r3, [r5, #16]
 8012954:	2b01      	cmp	r3, #1
 8012956:	dd73      	ble.n	8012a40 <_strtod_l+0x8b8>
 8012958:	4629      	mov	r1, r5
 801295a:	2201      	movs	r2, #1
 801295c:	4620      	mov	r0, r4
 801295e:	f7ff f9a3 	bl	8011ca8 <__lshift>
 8012962:	4659      	mov	r1, fp
 8012964:	4605      	mov	r5, r0
 8012966:	f7ff fa0b 	bl	8011d80 <__mcmp>
 801296a:	2800      	cmp	r0, #0
 801296c:	dd68      	ble.n	8012a40 <_strtod_l+0x8b8>
 801296e:	9904      	ldr	r1, [sp, #16]
 8012970:	4a54      	ldr	r2, [pc, #336]	; (8012ac4 <_strtod_l+0x93c>)
 8012972:	464b      	mov	r3, r9
 8012974:	2900      	cmp	r1, #0
 8012976:	f000 8084 	beq.w	8012a82 <_strtod_l+0x8fa>
 801297a:	ea02 0109 	and.w	r1, r2, r9
 801297e:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8012982:	dc7e      	bgt.n	8012a82 <_strtod_l+0x8fa>
 8012984:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8012988:	f77f aeb3 	ble.w	80126f2 <_strtod_l+0x56a>
 801298c:	4b4e      	ldr	r3, [pc, #312]	; (8012ac8 <_strtod_l+0x940>)
 801298e:	4640      	mov	r0, r8
 8012990:	4649      	mov	r1, r9
 8012992:	2200      	movs	r2, #0
 8012994:	f7ed fe08 	bl	80005a8 <__aeabi_dmul>
 8012998:	4b4a      	ldr	r3, [pc, #296]	; (8012ac4 <_strtod_l+0x93c>)
 801299a:	400b      	ands	r3, r1
 801299c:	4680      	mov	r8, r0
 801299e:	4689      	mov	r9, r1
 80129a0:	2b00      	cmp	r3, #0
 80129a2:	f47f ae3f 	bne.w	8012624 <_strtod_l+0x49c>
 80129a6:	2322      	movs	r3, #34	; 0x22
 80129a8:	6023      	str	r3, [r4, #0]
 80129aa:	e63b      	b.n	8012624 <_strtod_l+0x49c>
 80129ac:	f04f 32ff 	mov.w	r2, #4294967295
 80129b0:	fa02 f303 	lsl.w	r3, r2, r3
 80129b4:	ea03 0808 	and.w	r8, r3, r8
 80129b8:	e6e8      	b.n	801278c <_strtod_l+0x604>
 80129ba:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 80129be:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 80129c2:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 80129c6:	36e2      	adds	r6, #226	; 0xe2
 80129c8:	fa01 f306 	lsl.w	r3, r1, r6
 80129cc:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 80129d0:	e748      	b.n	8012864 <_strtod_l+0x6dc>
 80129d2:	2100      	movs	r1, #0
 80129d4:	2301      	movs	r3, #1
 80129d6:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 80129da:	e743      	b.n	8012864 <_strtod_l+0x6dc>
 80129dc:	9916      	ldr	r1, [sp, #88]	; 0x58
 80129de:	4632      	mov	r2, r6
 80129e0:	4620      	mov	r0, r4
 80129e2:	f7ff f961 	bl	8011ca8 <__lshift>
 80129e6:	9016      	str	r0, [sp, #88]	; 0x58
 80129e8:	2800      	cmp	r0, #0
 80129ea:	f47f af6b 	bne.w	80128c4 <_strtod_l+0x73c>
 80129ee:	e60f      	b.n	8012610 <_strtod_l+0x488>
 80129f0:	46ca      	mov	sl, r9
 80129f2:	d171      	bne.n	8012ad8 <_strtod_l+0x950>
 80129f4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80129f6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80129fa:	b352      	cbz	r2, 8012a52 <_strtod_l+0x8ca>
 80129fc:	4a33      	ldr	r2, [pc, #204]	; (8012acc <_strtod_l+0x944>)
 80129fe:	4293      	cmp	r3, r2
 8012a00:	d12a      	bne.n	8012a58 <_strtod_l+0x8d0>
 8012a02:	9b04      	ldr	r3, [sp, #16]
 8012a04:	4641      	mov	r1, r8
 8012a06:	b1fb      	cbz	r3, 8012a48 <_strtod_l+0x8c0>
 8012a08:	4b2e      	ldr	r3, [pc, #184]	; (8012ac4 <_strtod_l+0x93c>)
 8012a0a:	ea09 0303 	and.w	r3, r9, r3
 8012a0e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8012a12:	f04f 32ff 	mov.w	r2, #4294967295
 8012a16:	d81a      	bhi.n	8012a4e <_strtod_l+0x8c6>
 8012a18:	0d1b      	lsrs	r3, r3, #20
 8012a1a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8012a1e:	fa02 f303 	lsl.w	r3, r2, r3
 8012a22:	4299      	cmp	r1, r3
 8012a24:	d118      	bne.n	8012a58 <_strtod_l+0x8d0>
 8012a26:	4b2a      	ldr	r3, [pc, #168]	; (8012ad0 <_strtod_l+0x948>)
 8012a28:	459a      	cmp	sl, r3
 8012a2a:	d102      	bne.n	8012a32 <_strtod_l+0x8aa>
 8012a2c:	3101      	adds	r1, #1
 8012a2e:	f43f adef 	beq.w	8012610 <_strtod_l+0x488>
 8012a32:	4b24      	ldr	r3, [pc, #144]	; (8012ac4 <_strtod_l+0x93c>)
 8012a34:	ea0a 0303 	and.w	r3, sl, r3
 8012a38:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 8012a3c:	f04f 0800 	mov.w	r8, #0
 8012a40:	9b04      	ldr	r3, [sp, #16]
 8012a42:	2b00      	cmp	r3, #0
 8012a44:	d1a2      	bne.n	801298c <_strtod_l+0x804>
 8012a46:	e5ed      	b.n	8012624 <_strtod_l+0x49c>
 8012a48:	f04f 33ff 	mov.w	r3, #4294967295
 8012a4c:	e7e9      	b.n	8012a22 <_strtod_l+0x89a>
 8012a4e:	4613      	mov	r3, r2
 8012a50:	e7e7      	b.n	8012a22 <_strtod_l+0x89a>
 8012a52:	ea53 0308 	orrs.w	r3, r3, r8
 8012a56:	d08a      	beq.n	801296e <_strtod_l+0x7e6>
 8012a58:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8012a5a:	b1e3      	cbz	r3, 8012a96 <_strtod_l+0x90e>
 8012a5c:	ea13 0f0a 	tst.w	r3, sl
 8012a60:	d0ee      	beq.n	8012a40 <_strtod_l+0x8b8>
 8012a62:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012a64:	9a04      	ldr	r2, [sp, #16]
 8012a66:	4640      	mov	r0, r8
 8012a68:	4649      	mov	r1, r9
 8012a6a:	b1c3      	cbz	r3, 8012a9e <_strtod_l+0x916>
 8012a6c:	f7ff fb6f 	bl	801214e <sulp>
 8012a70:	4602      	mov	r2, r0
 8012a72:	460b      	mov	r3, r1
 8012a74:	ec51 0b18 	vmov	r0, r1, d8
 8012a78:	f7ed fbe0 	bl	800023c <__adddf3>
 8012a7c:	4680      	mov	r8, r0
 8012a7e:	4689      	mov	r9, r1
 8012a80:	e7de      	b.n	8012a40 <_strtod_l+0x8b8>
 8012a82:	4013      	ands	r3, r2
 8012a84:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8012a88:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8012a8c:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8012a90:	f04f 38ff 	mov.w	r8, #4294967295
 8012a94:	e7d4      	b.n	8012a40 <_strtod_l+0x8b8>
 8012a96:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8012a98:	ea13 0f08 	tst.w	r3, r8
 8012a9c:	e7e0      	b.n	8012a60 <_strtod_l+0x8d8>
 8012a9e:	f7ff fb56 	bl	801214e <sulp>
 8012aa2:	4602      	mov	r2, r0
 8012aa4:	460b      	mov	r3, r1
 8012aa6:	ec51 0b18 	vmov	r0, r1, d8
 8012aaa:	f7ed fbc5 	bl	8000238 <__aeabi_dsub>
 8012aae:	2200      	movs	r2, #0
 8012ab0:	2300      	movs	r3, #0
 8012ab2:	4680      	mov	r8, r0
 8012ab4:	4689      	mov	r9, r1
 8012ab6:	f7ed ffdf 	bl	8000a78 <__aeabi_dcmpeq>
 8012aba:	2800      	cmp	r0, #0
 8012abc:	d0c0      	beq.n	8012a40 <_strtod_l+0x8b8>
 8012abe:	e618      	b.n	80126f2 <_strtod_l+0x56a>
 8012ac0:	fffffc02 	.word	0xfffffc02
 8012ac4:	7ff00000 	.word	0x7ff00000
 8012ac8:	39500000 	.word	0x39500000
 8012acc:	000fffff 	.word	0x000fffff
 8012ad0:	7fefffff 	.word	0x7fefffff
 8012ad4:	08016bb0 	.word	0x08016bb0
 8012ad8:	4659      	mov	r1, fp
 8012ada:	4628      	mov	r0, r5
 8012adc:	f7ff fac0 	bl	8012060 <__ratio>
 8012ae0:	ec57 6b10 	vmov	r6, r7, d0
 8012ae4:	ee10 0a10 	vmov	r0, s0
 8012ae8:	2200      	movs	r2, #0
 8012aea:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8012aee:	4639      	mov	r1, r7
 8012af0:	f7ed ffd6 	bl	8000aa0 <__aeabi_dcmple>
 8012af4:	2800      	cmp	r0, #0
 8012af6:	d071      	beq.n	8012bdc <_strtod_l+0xa54>
 8012af8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012afa:	2b00      	cmp	r3, #0
 8012afc:	d17c      	bne.n	8012bf8 <_strtod_l+0xa70>
 8012afe:	f1b8 0f00 	cmp.w	r8, #0
 8012b02:	d15a      	bne.n	8012bba <_strtod_l+0xa32>
 8012b04:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8012b08:	2b00      	cmp	r3, #0
 8012b0a:	d15d      	bne.n	8012bc8 <_strtod_l+0xa40>
 8012b0c:	4b90      	ldr	r3, [pc, #576]	; (8012d50 <_strtod_l+0xbc8>)
 8012b0e:	2200      	movs	r2, #0
 8012b10:	4630      	mov	r0, r6
 8012b12:	4639      	mov	r1, r7
 8012b14:	f7ed ffba 	bl	8000a8c <__aeabi_dcmplt>
 8012b18:	2800      	cmp	r0, #0
 8012b1a:	d15c      	bne.n	8012bd6 <_strtod_l+0xa4e>
 8012b1c:	4630      	mov	r0, r6
 8012b1e:	4639      	mov	r1, r7
 8012b20:	4b8c      	ldr	r3, [pc, #560]	; (8012d54 <_strtod_l+0xbcc>)
 8012b22:	2200      	movs	r2, #0
 8012b24:	f7ed fd40 	bl	80005a8 <__aeabi_dmul>
 8012b28:	4606      	mov	r6, r0
 8012b2a:	460f      	mov	r7, r1
 8012b2c:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8012b30:	9606      	str	r6, [sp, #24]
 8012b32:	9307      	str	r3, [sp, #28]
 8012b34:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8012b38:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8012b3c:	4b86      	ldr	r3, [pc, #536]	; (8012d58 <_strtod_l+0xbd0>)
 8012b3e:	ea0a 0303 	and.w	r3, sl, r3
 8012b42:	930d      	str	r3, [sp, #52]	; 0x34
 8012b44:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8012b46:	4b85      	ldr	r3, [pc, #532]	; (8012d5c <_strtod_l+0xbd4>)
 8012b48:	429a      	cmp	r2, r3
 8012b4a:	f040 8090 	bne.w	8012c6e <_strtod_l+0xae6>
 8012b4e:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 8012b52:	ec49 8b10 	vmov	d0, r8, r9
 8012b56:	f7ff f9b9 	bl	8011ecc <__ulp>
 8012b5a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8012b5e:	ec51 0b10 	vmov	r0, r1, d0
 8012b62:	f7ed fd21 	bl	80005a8 <__aeabi_dmul>
 8012b66:	4642      	mov	r2, r8
 8012b68:	464b      	mov	r3, r9
 8012b6a:	f7ed fb67 	bl	800023c <__adddf3>
 8012b6e:	460b      	mov	r3, r1
 8012b70:	4979      	ldr	r1, [pc, #484]	; (8012d58 <_strtod_l+0xbd0>)
 8012b72:	4a7b      	ldr	r2, [pc, #492]	; (8012d60 <_strtod_l+0xbd8>)
 8012b74:	4019      	ands	r1, r3
 8012b76:	4291      	cmp	r1, r2
 8012b78:	4680      	mov	r8, r0
 8012b7a:	d944      	bls.n	8012c06 <_strtod_l+0xa7e>
 8012b7c:	ee18 2a90 	vmov	r2, s17
 8012b80:	4b78      	ldr	r3, [pc, #480]	; (8012d64 <_strtod_l+0xbdc>)
 8012b82:	429a      	cmp	r2, r3
 8012b84:	d104      	bne.n	8012b90 <_strtod_l+0xa08>
 8012b86:	ee18 3a10 	vmov	r3, s16
 8012b8a:	3301      	adds	r3, #1
 8012b8c:	f43f ad40 	beq.w	8012610 <_strtod_l+0x488>
 8012b90:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 8012d64 <_strtod_l+0xbdc>
 8012b94:	f04f 38ff 	mov.w	r8, #4294967295
 8012b98:	9916      	ldr	r1, [sp, #88]	; 0x58
 8012b9a:	4620      	mov	r0, r4
 8012b9c:	f7fe fe6a 	bl	8011874 <_Bfree>
 8012ba0:	9905      	ldr	r1, [sp, #20]
 8012ba2:	4620      	mov	r0, r4
 8012ba4:	f7fe fe66 	bl	8011874 <_Bfree>
 8012ba8:	4659      	mov	r1, fp
 8012baa:	4620      	mov	r0, r4
 8012bac:	f7fe fe62 	bl	8011874 <_Bfree>
 8012bb0:	4629      	mov	r1, r5
 8012bb2:	4620      	mov	r0, r4
 8012bb4:	f7fe fe5e 	bl	8011874 <_Bfree>
 8012bb8:	e609      	b.n	80127ce <_strtod_l+0x646>
 8012bba:	f1b8 0f01 	cmp.w	r8, #1
 8012bbe:	d103      	bne.n	8012bc8 <_strtod_l+0xa40>
 8012bc0:	f1b9 0f00 	cmp.w	r9, #0
 8012bc4:	f43f ad95 	beq.w	80126f2 <_strtod_l+0x56a>
 8012bc8:	ed9f 7b55 	vldr	d7, [pc, #340]	; 8012d20 <_strtod_l+0xb98>
 8012bcc:	4f60      	ldr	r7, [pc, #384]	; (8012d50 <_strtod_l+0xbc8>)
 8012bce:	ed8d 7b06 	vstr	d7, [sp, #24]
 8012bd2:	2600      	movs	r6, #0
 8012bd4:	e7ae      	b.n	8012b34 <_strtod_l+0x9ac>
 8012bd6:	4f5f      	ldr	r7, [pc, #380]	; (8012d54 <_strtod_l+0xbcc>)
 8012bd8:	2600      	movs	r6, #0
 8012bda:	e7a7      	b.n	8012b2c <_strtod_l+0x9a4>
 8012bdc:	4b5d      	ldr	r3, [pc, #372]	; (8012d54 <_strtod_l+0xbcc>)
 8012bde:	4630      	mov	r0, r6
 8012be0:	4639      	mov	r1, r7
 8012be2:	2200      	movs	r2, #0
 8012be4:	f7ed fce0 	bl	80005a8 <__aeabi_dmul>
 8012be8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012bea:	4606      	mov	r6, r0
 8012bec:	460f      	mov	r7, r1
 8012bee:	2b00      	cmp	r3, #0
 8012bf0:	d09c      	beq.n	8012b2c <_strtod_l+0x9a4>
 8012bf2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8012bf6:	e79d      	b.n	8012b34 <_strtod_l+0x9ac>
 8012bf8:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 8012d28 <_strtod_l+0xba0>
 8012bfc:	ed8d 7b06 	vstr	d7, [sp, #24]
 8012c00:	ec57 6b17 	vmov	r6, r7, d7
 8012c04:	e796      	b.n	8012b34 <_strtod_l+0x9ac>
 8012c06:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 8012c0a:	9b04      	ldr	r3, [sp, #16]
 8012c0c:	46ca      	mov	sl, r9
 8012c0e:	2b00      	cmp	r3, #0
 8012c10:	d1c2      	bne.n	8012b98 <_strtod_l+0xa10>
 8012c12:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8012c16:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8012c18:	0d1b      	lsrs	r3, r3, #20
 8012c1a:	051b      	lsls	r3, r3, #20
 8012c1c:	429a      	cmp	r2, r3
 8012c1e:	d1bb      	bne.n	8012b98 <_strtod_l+0xa10>
 8012c20:	4630      	mov	r0, r6
 8012c22:	4639      	mov	r1, r7
 8012c24:	f7ee f820 	bl	8000c68 <__aeabi_d2lz>
 8012c28:	f7ed fc90 	bl	800054c <__aeabi_l2d>
 8012c2c:	4602      	mov	r2, r0
 8012c2e:	460b      	mov	r3, r1
 8012c30:	4630      	mov	r0, r6
 8012c32:	4639      	mov	r1, r7
 8012c34:	f7ed fb00 	bl	8000238 <__aeabi_dsub>
 8012c38:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8012c3a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8012c3e:	ea43 0308 	orr.w	r3, r3, r8
 8012c42:	4313      	orrs	r3, r2
 8012c44:	4606      	mov	r6, r0
 8012c46:	460f      	mov	r7, r1
 8012c48:	d054      	beq.n	8012cf4 <_strtod_l+0xb6c>
 8012c4a:	a339      	add	r3, pc, #228	; (adr r3, 8012d30 <_strtod_l+0xba8>)
 8012c4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012c50:	f7ed ff1c 	bl	8000a8c <__aeabi_dcmplt>
 8012c54:	2800      	cmp	r0, #0
 8012c56:	f47f ace5 	bne.w	8012624 <_strtod_l+0x49c>
 8012c5a:	a337      	add	r3, pc, #220	; (adr r3, 8012d38 <_strtod_l+0xbb0>)
 8012c5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012c60:	4630      	mov	r0, r6
 8012c62:	4639      	mov	r1, r7
 8012c64:	f7ed ff30 	bl	8000ac8 <__aeabi_dcmpgt>
 8012c68:	2800      	cmp	r0, #0
 8012c6a:	d095      	beq.n	8012b98 <_strtod_l+0xa10>
 8012c6c:	e4da      	b.n	8012624 <_strtod_l+0x49c>
 8012c6e:	9b04      	ldr	r3, [sp, #16]
 8012c70:	b333      	cbz	r3, 8012cc0 <_strtod_l+0xb38>
 8012c72:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8012c74:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8012c78:	d822      	bhi.n	8012cc0 <_strtod_l+0xb38>
 8012c7a:	a331      	add	r3, pc, #196	; (adr r3, 8012d40 <_strtod_l+0xbb8>)
 8012c7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012c80:	4630      	mov	r0, r6
 8012c82:	4639      	mov	r1, r7
 8012c84:	f7ed ff0c 	bl	8000aa0 <__aeabi_dcmple>
 8012c88:	b1a0      	cbz	r0, 8012cb4 <_strtod_l+0xb2c>
 8012c8a:	4639      	mov	r1, r7
 8012c8c:	4630      	mov	r0, r6
 8012c8e:	f7ed ff63 	bl	8000b58 <__aeabi_d2uiz>
 8012c92:	2801      	cmp	r0, #1
 8012c94:	bf38      	it	cc
 8012c96:	2001      	movcc	r0, #1
 8012c98:	f7ed fc0c 	bl	80004b4 <__aeabi_ui2d>
 8012c9c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012c9e:	4606      	mov	r6, r0
 8012ca0:	460f      	mov	r7, r1
 8012ca2:	bb23      	cbnz	r3, 8012cee <_strtod_l+0xb66>
 8012ca4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8012ca8:	9010      	str	r0, [sp, #64]	; 0x40
 8012caa:	9311      	str	r3, [sp, #68]	; 0x44
 8012cac:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8012cb0:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8012cb4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8012cb6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8012cb8:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8012cbc:	1a9b      	subs	r3, r3, r2
 8012cbe:	930f      	str	r3, [sp, #60]	; 0x3c
 8012cc0:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8012cc4:	eeb0 0a48 	vmov.f32	s0, s16
 8012cc8:	eef0 0a68 	vmov.f32	s1, s17
 8012ccc:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8012cd0:	f7ff f8fc 	bl	8011ecc <__ulp>
 8012cd4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8012cd8:	ec53 2b10 	vmov	r2, r3, d0
 8012cdc:	f7ed fc64 	bl	80005a8 <__aeabi_dmul>
 8012ce0:	ec53 2b18 	vmov	r2, r3, d8
 8012ce4:	f7ed faaa 	bl	800023c <__adddf3>
 8012ce8:	4680      	mov	r8, r0
 8012cea:	4689      	mov	r9, r1
 8012cec:	e78d      	b.n	8012c0a <_strtod_l+0xa82>
 8012cee:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 8012cf2:	e7db      	b.n	8012cac <_strtod_l+0xb24>
 8012cf4:	a314      	add	r3, pc, #80	; (adr r3, 8012d48 <_strtod_l+0xbc0>)
 8012cf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012cfa:	f7ed fec7 	bl	8000a8c <__aeabi_dcmplt>
 8012cfe:	e7b3      	b.n	8012c68 <_strtod_l+0xae0>
 8012d00:	2300      	movs	r3, #0
 8012d02:	930a      	str	r3, [sp, #40]	; 0x28
 8012d04:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8012d06:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8012d08:	6013      	str	r3, [r2, #0]
 8012d0a:	f7ff ba7c 	b.w	8012206 <_strtod_l+0x7e>
 8012d0e:	2a65      	cmp	r2, #101	; 0x65
 8012d10:	f43f ab75 	beq.w	80123fe <_strtod_l+0x276>
 8012d14:	2a45      	cmp	r2, #69	; 0x45
 8012d16:	f43f ab72 	beq.w	80123fe <_strtod_l+0x276>
 8012d1a:	2301      	movs	r3, #1
 8012d1c:	f7ff bbaa 	b.w	8012474 <_strtod_l+0x2ec>
 8012d20:	00000000 	.word	0x00000000
 8012d24:	bff00000 	.word	0xbff00000
 8012d28:	00000000 	.word	0x00000000
 8012d2c:	3ff00000 	.word	0x3ff00000
 8012d30:	94a03595 	.word	0x94a03595
 8012d34:	3fdfffff 	.word	0x3fdfffff
 8012d38:	35afe535 	.word	0x35afe535
 8012d3c:	3fe00000 	.word	0x3fe00000
 8012d40:	ffc00000 	.word	0xffc00000
 8012d44:	41dfffff 	.word	0x41dfffff
 8012d48:	94a03595 	.word	0x94a03595
 8012d4c:	3fcfffff 	.word	0x3fcfffff
 8012d50:	3ff00000 	.word	0x3ff00000
 8012d54:	3fe00000 	.word	0x3fe00000
 8012d58:	7ff00000 	.word	0x7ff00000
 8012d5c:	7fe00000 	.word	0x7fe00000
 8012d60:	7c9fffff 	.word	0x7c9fffff
 8012d64:	7fefffff 	.word	0x7fefffff

08012d68 <_strtod_r>:
 8012d68:	4b01      	ldr	r3, [pc, #4]	; (8012d70 <_strtod_r+0x8>)
 8012d6a:	f7ff ba0d 	b.w	8012188 <_strtod_l>
 8012d6e:	bf00      	nop
 8012d70:	200000a8 	.word	0x200000a8

08012d74 <_strtol_l.constprop.0>:
 8012d74:	2b01      	cmp	r3, #1
 8012d76:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012d7a:	d001      	beq.n	8012d80 <_strtol_l.constprop.0+0xc>
 8012d7c:	2b24      	cmp	r3, #36	; 0x24
 8012d7e:	d906      	bls.n	8012d8e <_strtol_l.constprop.0+0x1a>
 8012d80:	f7fd fd7a 	bl	8010878 <__errno>
 8012d84:	2316      	movs	r3, #22
 8012d86:	6003      	str	r3, [r0, #0]
 8012d88:	2000      	movs	r0, #0
 8012d8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012d8e:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8012e74 <_strtol_l.constprop.0+0x100>
 8012d92:	460d      	mov	r5, r1
 8012d94:	462e      	mov	r6, r5
 8012d96:	f815 4b01 	ldrb.w	r4, [r5], #1
 8012d9a:	f81c 7004 	ldrb.w	r7, [ip, r4]
 8012d9e:	f017 0708 	ands.w	r7, r7, #8
 8012da2:	d1f7      	bne.n	8012d94 <_strtol_l.constprop.0+0x20>
 8012da4:	2c2d      	cmp	r4, #45	; 0x2d
 8012da6:	d132      	bne.n	8012e0e <_strtol_l.constprop.0+0x9a>
 8012da8:	782c      	ldrb	r4, [r5, #0]
 8012daa:	2701      	movs	r7, #1
 8012dac:	1cb5      	adds	r5, r6, #2
 8012dae:	2b00      	cmp	r3, #0
 8012db0:	d05b      	beq.n	8012e6a <_strtol_l.constprop.0+0xf6>
 8012db2:	2b10      	cmp	r3, #16
 8012db4:	d109      	bne.n	8012dca <_strtol_l.constprop.0+0x56>
 8012db6:	2c30      	cmp	r4, #48	; 0x30
 8012db8:	d107      	bne.n	8012dca <_strtol_l.constprop.0+0x56>
 8012dba:	782c      	ldrb	r4, [r5, #0]
 8012dbc:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8012dc0:	2c58      	cmp	r4, #88	; 0x58
 8012dc2:	d14d      	bne.n	8012e60 <_strtol_l.constprop.0+0xec>
 8012dc4:	786c      	ldrb	r4, [r5, #1]
 8012dc6:	2310      	movs	r3, #16
 8012dc8:	3502      	adds	r5, #2
 8012dca:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8012dce:	f108 38ff 	add.w	r8, r8, #4294967295
 8012dd2:	f04f 0e00 	mov.w	lr, #0
 8012dd6:	fbb8 f9f3 	udiv	r9, r8, r3
 8012dda:	4676      	mov	r6, lr
 8012ddc:	fb03 8a19 	mls	sl, r3, r9, r8
 8012de0:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8012de4:	f1bc 0f09 	cmp.w	ip, #9
 8012de8:	d816      	bhi.n	8012e18 <_strtol_l.constprop.0+0xa4>
 8012dea:	4664      	mov	r4, ip
 8012dec:	42a3      	cmp	r3, r4
 8012dee:	dd24      	ble.n	8012e3a <_strtol_l.constprop.0+0xc6>
 8012df0:	f1be 3fff 	cmp.w	lr, #4294967295
 8012df4:	d008      	beq.n	8012e08 <_strtol_l.constprop.0+0x94>
 8012df6:	45b1      	cmp	r9, r6
 8012df8:	d31c      	bcc.n	8012e34 <_strtol_l.constprop.0+0xc0>
 8012dfa:	d101      	bne.n	8012e00 <_strtol_l.constprop.0+0x8c>
 8012dfc:	45a2      	cmp	sl, r4
 8012dfe:	db19      	blt.n	8012e34 <_strtol_l.constprop.0+0xc0>
 8012e00:	fb06 4603 	mla	r6, r6, r3, r4
 8012e04:	f04f 0e01 	mov.w	lr, #1
 8012e08:	f815 4b01 	ldrb.w	r4, [r5], #1
 8012e0c:	e7e8      	b.n	8012de0 <_strtol_l.constprop.0+0x6c>
 8012e0e:	2c2b      	cmp	r4, #43	; 0x2b
 8012e10:	bf04      	itt	eq
 8012e12:	782c      	ldrbeq	r4, [r5, #0]
 8012e14:	1cb5      	addeq	r5, r6, #2
 8012e16:	e7ca      	b.n	8012dae <_strtol_l.constprop.0+0x3a>
 8012e18:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8012e1c:	f1bc 0f19 	cmp.w	ip, #25
 8012e20:	d801      	bhi.n	8012e26 <_strtol_l.constprop.0+0xb2>
 8012e22:	3c37      	subs	r4, #55	; 0x37
 8012e24:	e7e2      	b.n	8012dec <_strtol_l.constprop.0+0x78>
 8012e26:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8012e2a:	f1bc 0f19 	cmp.w	ip, #25
 8012e2e:	d804      	bhi.n	8012e3a <_strtol_l.constprop.0+0xc6>
 8012e30:	3c57      	subs	r4, #87	; 0x57
 8012e32:	e7db      	b.n	8012dec <_strtol_l.constprop.0+0x78>
 8012e34:	f04f 3eff 	mov.w	lr, #4294967295
 8012e38:	e7e6      	b.n	8012e08 <_strtol_l.constprop.0+0x94>
 8012e3a:	f1be 3fff 	cmp.w	lr, #4294967295
 8012e3e:	d105      	bne.n	8012e4c <_strtol_l.constprop.0+0xd8>
 8012e40:	2322      	movs	r3, #34	; 0x22
 8012e42:	6003      	str	r3, [r0, #0]
 8012e44:	4646      	mov	r6, r8
 8012e46:	b942      	cbnz	r2, 8012e5a <_strtol_l.constprop.0+0xe6>
 8012e48:	4630      	mov	r0, r6
 8012e4a:	e79e      	b.n	8012d8a <_strtol_l.constprop.0+0x16>
 8012e4c:	b107      	cbz	r7, 8012e50 <_strtol_l.constprop.0+0xdc>
 8012e4e:	4276      	negs	r6, r6
 8012e50:	2a00      	cmp	r2, #0
 8012e52:	d0f9      	beq.n	8012e48 <_strtol_l.constprop.0+0xd4>
 8012e54:	f1be 0f00 	cmp.w	lr, #0
 8012e58:	d000      	beq.n	8012e5c <_strtol_l.constprop.0+0xe8>
 8012e5a:	1e69      	subs	r1, r5, #1
 8012e5c:	6011      	str	r1, [r2, #0]
 8012e5e:	e7f3      	b.n	8012e48 <_strtol_l.constprop.0+0xd4>
 8012e60:	2430      	movs	r4, #48	; 0x30
 8012e62:	2b00      	cmp	r3, #0
 8012e64:	d1b1      	bne.n	8012dca <_strtol_l.constprop.0+0x56>
 8012e66:	2308      	movs	r3, #8
 8012e68:	e7af      	b.n	8012dca <_strtol_l.constprop.0+0x56>
 8012e6a:	2c30      	cmp	r4, #48	; 0x30
 8012e6c:	d0a5      	beq.n	8012dba <_strtol_l.constprop.0+0x46>
 8012e6e:	230a      	movs	r3, #10
 8012e70:	e7ab      	b.n	8012dca <_strtol_l.constprop.0+0x56>
 8012e72:	bf00      	nop
 8012e74:	08016bd9 	.word	0x08016bd9

08012e78 <_strtol_r>:
 8012e78:	f7ff bf7c 	b.w	8012d74 <_strtol_l.constprop.0>

08012e7c <__ssputs_r>:
 8012e7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012e80:	688e      	ldr	r6, [r1, #8]
 8012e82:	461f      	mov	r7, r3
 8012e84:	42be      	cmp	r6, r7
 8012e86:	680b      	ldr	r3, [r1, #0]
 8012e88:	4682      	mov	sl, r0
 8012e8a:	460c      	mov	r4, r1
 8012e8c:	4690      	mov	r8, r2
 8012e8e:	d82c      	bhi.n	8012eea <__ssputs_r+0x6e>
 8012e90:	898a      	ldrh	r2, [r1, #12]
 8012e92:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8012e96:	d026      	beq.n	8012ee6 <__ssputs_r+0x6a>
 8012e98:	6965      	ldr	r5, [r4, #20]
 8012e9a:	6909      	ldr	r1, [r1, #16]
 8012e9c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8012ea0:	eba3 0901 	sub.w	r9, r3, r1
 8012ea4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8012ea8:	1c7b      	adds	r3, r7, #1
 8012eaa:	444b      	add	r3, r9
 8012eac:	106d      	asrs	r5, r5, #1
 8012eae:	429d      	cmp	r5, r3
 8012eb0:	bf38      	it	cc
 8012eb2:	461d      	movcc	r5, r3
 8012eb4:	0553      	lsls	r3, r2, #21
 8012eb6:	d527      	bpl.n	8012f08 <__ssputs_r+0x8c>
 8012eb8:	4629      	mov	r1, r5
 8012eba:	f7fe fc0f 	bl	80116dc <_malloc_r>
 8012ebe:	4606      	mov	r6, r0
 8012ec0:	b360      	cbz	r0, 8012f1c <__ssputs_r+0xa0>
 8012ec2:	6921      	ldr	r1, [r4, #16]
 8012ec4:	464a      	mov	r2, r9
 8012ec6:	f7fd fd04 	bl	80108d2 <memcpy>
 8012eca:	89a3      	ldrh	r3, [r4, #12]
 8012ecc:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8012ed0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8012ed4:	81a3      	strh	r3, [r4, #12]
 8012ed6:	6126      	str	r6, [r4, #16]
 8012ed8:	6165      	str	r5, [r4, #20]
 8012eda:	444e      	add	r6, r9
 8012edc:	eba5 0509 	sub.w	r5, r5, r9
 8012ee0:	6026      	str	r6, [r4, #0]
 8012ee2:	60a5      	str	r5, [r4, #8]
 8012ee4:	463e      	mov	r6, r7
 8012ee6:	42be      	cmp	r6, r7
 8012ee8:	d900      	bls.n	8012eec <__ssputs_r+0x70>
 8012eea:	463e      	mov	r6, r7
 8012eec:	6820      	ldr	r0, [r4, #0]
 8012eee:	4632      	mov	r2, r6
 8012ef0:	4641      	mov	r1, r8
 8012ef2:	f000 fba3 	bl	801363c <memmove>
 8012ef6:	68a3      	ldr	r3, [r4, #8]
 8012ef8:	1b9b      	subs	r3, r3, r6
 8012efa:	60a3      	str	r3, [r4, #8]
 8012efc:	6823      	ldr	r3, [r4, #0]
 8012efe:	4433      	add	r3, r6
 8012f00:	6023      	str	r3, [r4, #0]
 8012f02:	2000      	movs	r0, #0
 8012f04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012f08:	462a      	mov	r2, r5
 8012f0a:	f000 ff9a 	bl	8013e42 <_realloc_r>
 8012f0e:	4606      	mov	r6, r0
 8012f10:	2800      	cmp	r0, #0
 8012f12:	d1e0      	bne.n	8012ed6 <__ssputs_r+0x5a>
 8012f14:	6921      	ldr	r1, [r4, #16]
 8012f16:	4650      	mov	r0, sl
 8012f18:	f7fe fb6c 	bl	80115f4 <_free_r>
 8012f1c:	230c      	movs	r3, #12
 8012f1e:	f8ca 3000 	str.w	r3, [sl]
 8012f22:	89a3      	ldrh	r3, [r4, #12]
 8012f24:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012f28:	81a3      	strh	r3, [r4, #12]
 8012f2a:	f04f 30ff 	mov.w	r0, #4294967295
 8012f2e:	e7e9      	b.n	8012f04 <__ssputs_r+0x88>

08012f30 <_svfiprintf_r>:
 8012f30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012f34:	4698      	mov	r8, r3
 8012f36:	898b      	ldrh	r3, [r1, #12]
 8012f38:	061b      	lsls	r3, r3, #24
 8012f3a:	b09d      	sub	sp, #116	; 0x74
 8012f3c:	4607      	mov	r7, r0
 8012f3e:	460d      	mov	r5, r1
 8012f40:	4614      	mov	r4, r2
 8012f42:	d50e      	bpl.n	8012f62 <_svfiprintf_r+0x32>
 8012f44:	690b      	ldr	r3, [r1, #16]
 8012f46:	b963      	cbnz	r3, 8012f62 <_svfiprintf_r+0x32>
 8012f48:	2140      	movs	r1, #64	; 0x40
 8012f4a:	f7fe fbc7 	bl	80116dc <_malloc_r>
 8012f4e:	6028      	str	r0, [r5, #0]
 8012f50:	6128      	str	r0, [r5, #16]
 8012f52:	b920      	cbnz	r0, 8012f5e <_svfiprintf_r+0x2e>
 8012f54:	230c      	movs	r3, #12
 8012f56:	603b      	str	r3, [r7, #0]
 8012f58:	f04f 30ff 	mov.w	r0, #4294967295
 8012f5c:	e0d0      	b.n	8013100 <_svfiprintf_r+0x1d0>
 8012f5e:	2340      	movs	r3, #64	; 0x40
 8012f60:	616b      	str	r3, [r5, #20]
 8012f62:	2300      	movs	r3, #0
 8012f64:	9309      	str	r3, [sp, #36]	; 0x24
 8012f66:	2320      	movs	r3, #32
 8012f68:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8012f6c:	f8cd 800c 	str.w	r8, [sp, #12]
 8012f70:	2330      	movs	r3, #48	; 0x30
 8012f72:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8013118 <_svfiprintf_r+0x1e8>
 8012f76:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8012f7a:	f04f 0901 	mov.w	r9, #1
 8012f7e:	4623      	mov	r3, r4
 8012f80:	469a      	mov	sl, r3
 8012f82:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012f86:	b10a      	cbz	r2, 8012f8c <_svfiprintf_r+0x5c>
 8012f88:	2a25      	cmp	r2, #37	; 0x25
 8012f8a:	d1f9      	bne.n	8012f80 <_svfiprintf_r+0x50>
 8012f8c:	ebba 0b04 	subs.w	fp, sl, r4
 8012f90:	d00b      	beq.n	8012faa <_svfiprintf_r+0x7a>
 8012f92:	465b      	mov	r3, fp
 8012f94:	4622      	mov	r2, r4
 8012f96:	4629      	mov	r1, r5
 8012f98:	4638      	mov	r0, r7
 8012f9a:	f7ff ff6f 	bl	8012e7c <__ssputs_r>
 8012f9e:	3001      	adds	r0, #1
 8012fa0:	f000 80a9 	beq.w	80130f6 <_svfiprintf_r+0x1c6>
 8012fa4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8012fa6:	445a      	add	r2, fp
 8012fa8:	9209      	str	r2, [sp, #36]	; 0x24
 8012faa:	f89a 3000 	ldrb.w	r3, [sl]
 8012fae:	2b00      	cmp	r3, #0
 8012fb0:	f000 80a1 	beq.w	80130f6 <_svfiprintf_r+0x1c6>
 8012fb4:	2300      	movs	r3, #0
 8012fb6:	f04f 32ff 	mov.w	r2, #4294967295
 8012fba:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012fbe:	f10a 0a01 	add.w	sl, sl, #1
 8012fc2:	9304      	str	r3, [sp, #16]
 8012fc4:	9307      	str	r3, [sp, #28]
 8012fc6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8012fca:	931a      	str	r3, [sp, #104]	; 0x68
 8012fcc:	4654      	mov	r4, sl
 8012fce:	2205      	movs	r2, #5
 8012fd0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012fd4:	4850      	ldr	r0, [pc, #320]	; (8013118 <_svfiprintf_r+0x1e8>)
 8012fd6:	f7ed f8d3 	bl	8000180 <memchr>
 8012fda:	9a04      	ldr	r2, [sp, #16]
 8012fdc:	b9d8      	cbnz	r0, 8013016 <_svfiprintf_r+0xe6>
 8012fde:	06d0      	lsls	r0, r2, #27
 8012fe0:	bf44      	itt	mi
 8012fe2:	2320      	movmi	r3, #32
 8012fe4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8012fe8:	0711      	lsls	r1, r2, #28
 8012fea:	bf44      	itt	mi
 8012fec:	232b      	movmi	r3, #43	; 0x2b
 8012fee:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8012ff2:	f89a 3000 	ldrb.w	r3, [sl]
 8012ff6:	2b2a      	cmp	r3, #42	; 0x2a
 8012ff8:	d015      	beq.n	8013026 <_svfiprintf_r+0xf6>
 8012ffa:	9a07      	ldr	r2, [sp, #28]
 8012ffc:	4654      	mov	r4, sl
 8012ffe:	2000      	movs	r0, #0
 8013000:	f04f 0c0a 	mov.w	ip, #10
 8013004:	4621      	mov	r1, r4
 8013006:	f811 3b01 	ldrb.w	r3, [r1], #1
 801300a:	3b30      	subs	r3, #48	; 0x30
 801300c:	2b09      	cmp	r3, #9
 801300e:	d94d      	bls.n	80130ac <_svfiprintf_r+0x17c>
 8013010:	b1b0      	cbz	r0, 8013040 <_svfiprintf_r+0x110>
 8013012:	9207      	str	r2, [sp, #28]
 8013014:	e014      	b.n	8013040 <_svfiprintf_r+0x110>
 8013016:	eba0 0308 	sub.w	r3, r0, r8
 801301a:	fa09 f303 	lsl.w	r3, r9, r3
 801301e:	4313      	orrs	r3, r2
 8013020:	9304      	str	r3, [sp, #16]
 8013022:	46a2      	mov	sl, r4
 8013024:	e7d2      	b.n	8012fcc <_svfiprintf_r+0x9c>
 8013026:	9b03      	ldr	r3, [sp, #12]
 8013028:	1d19      	adds	r1, r3, #4
 801302a:	681b      	ldr	r3, [r3, #0]
 801302c:	9103      	str	r1, [sp, #12]
 801302e:	2b00      	cmp	r3, #0
 8013030:	bfbb      	ittet	lt
 8013032:	425b      	neglt	r3, r3
 8013034:	f042 0202 	orrlt.w	r2, r2, #2
 8013038:	9307      	strge	r3, [sp, #28]
 801303a:	9307      	strlt	r3, [sp, #28]
 801303c:	bfb8      	it	lt
 801303e:	9204      	strlt	r2, [sp, #16]
 8013040:	7823      	ldrb	r3, [r4, #0]
 8013042:	2b2e      	cmp	r3, #46	; 0x2e
 8013044:	d10c      	bne.n	8013060 <_svfiprintf_r+0x130>
 8013046:	7863      	ldrb	r3, [r4, #1]
 8013048:	2b2a      	cmp	r3, #42	; 0x2a
 801304a:	d134      	bne.n	80130b6 <_svfiprintf_r+0x186>
 801304c:	9b03      	ldr	r3, [sp, #12]
 801304e:	1d1a      	adds	r2, r3, #4
 8013050:	681b      	ldr	r3, [r3, #0]
 8013052:	9203      	str	r2, [sp, #12]
 8013054:	2b00      	cmp	r3, #0
 8013056:	bfb8      	it	lt
 8013058:	f04f 33ff 	movlt.w	r3, #4294967295
 801305c:	3402      	adds	r4, #2
 801305e:	9305      	str	r3, [sp, #20]
 8013060:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8013128 <_svfiprintf_r+0x1f8>
 8013064:	7821      	ldrb	r1, [r4, #0]
 8013066:	2203      	movs	r2, #3
 8013068:	4650      	mov	r0, sl
 801306a:	f7ed f889 	bl	8000180 <memchr>
 801306e:	b138      	cbz	r0, 8013080 <_svfiprintf_r+0x150>
 8013070:	9b04      	ldr	r3, [sp, #16]
 8013072:	eba0 000a 	sub.w	r0, r0, sl
 8013076:	2240      	movs	r2, #64	; 0x40
 8013078:	4082      	lsls	r2, r0
 801307a:	4313      	orrs	r3, r2
 801307c:	3401      	adds	r4, #1
 801307e:	9304      	str	r3, [sp, #16]
 8013080:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013084:	4825      	ldr	r0, [pc, #148]	; (801311c <_svfiprintf_r+0x1ec>)
 8013086:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801308a:	2206      	movs	r2, #6
 801308c:	f7ed f878 	bl	8000180 <memchr>
 8013090:	2800      	cmp	r0, #0
 8013092:	d038      	beq.n	8013106 <_svfiprintf_r+0x1d6>
 8013094:	4b22      	ldr	r3, [pc, #136]	; (8013120 <_svfiprintf_r+0x1f0>)
 8013096:	bb1b      	cbnz	r3, 80130e0 <_svfiprintf_r+0x1b0>
 8013098:	9b03      	ldr	r3, [sp, #12]
 801309a:	3307      	adds	r3, #7
 801309c:	f023 0307 	bic.w	r3, r3, #7
 80130a0:	3308      	adds	r3, #8
 80130a2:	9303      	str	r3, [sp, #12]
 80130a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80130a6:	4433      	add	r3, r6
 80130a8:	9309      	str	r3, [sp, #36]	; 0x24
 80130aa:	e768      	b.n	8012f7e <_svfiprintf_r+0x4e>
 80130ac:	fb0c 3202 	mla	r2, ip, r2, r3
 80130b0:	460c      	mov	r4, r1
 80130b2:	2001      	movs	r0, #1
 80130b4:	e7a6      	b.n	8013004 <_svfiprintf_r+0xd4>
 80130b6:	2300      	movs	r3, #0
 80130b8:	3401      	adds	r4, #1
 80130ba:	9305      	str	r3, [sp, #20]
 80130bc:	4619      	mov	r1, r3
 80130be:	f04f 0c0a 	mov.w	ip, #10
 80130c2:	4620      	mov	r0, r4
 80130c4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80130c8:	3a30      	subs	r2, #48	; 0x30
 80130ca:	2a09      	cmp	r2, #9
 80130cc:	d903      	bls.n	80130d6 <_svfiprintf_r+0x1a6>
 80130ce:	2b00      	cmp	r3, #0
 80130d0:	d0c6      	beq.n	8013060 <_svfiprintf_r+0x130>
 80130d2:	9105      	str	r1, [sp, #20]
 80130d4:	e7c4      	b.n	8013060 <_svfiprintf_r+0x130>
 80130d6:	fb0c 2101 	mla	r1, ip, r1, r2
 80130da:	4604      	mov	r4, r0
 80130dc:	2301      	movs	r3, #1
 80130de:	e7f0      	b.n	80130c2 <_svfiprintf_r+0x192>
 80130e0:	ab03      	add	r3, sp, #12
 80130e2:	9300      	str	r3, [sp, #0]
 80130e4:	462a      	mov	r2, r5
 80130e6:	4b0f      	ldr	r3, [pc, #60]	; (8013124 <_svfiprintf_r+0x1f4>)
 80130e8:	a904      	add	r1, sp, #16
 80130ea:	4638      	mov	r0, r7
 80130ec:	f7fc fb6c 	bl	800f7c8 <_printf_float>
 80130f0:	1c42      	adds	r2, r0, #1
 80130f2:	4606      	mov	r6, r0
 80130f4:	d1d6      	bne.n	80130a4 <_svfiprintf_r+0x174>
 80130f6:	89ab      	ldrh	r3, [r5, #12]
 80130f8:	065b      	lsls	r3, r3, #25
 80130fa:	f53f af2d 	bmi.w	8012f58 <_svfiprintf_r+0x28>
 80130fe:	9809      	ldr	r0, [sp, #36]	; 0x24
 8013100:	b01d      	add	sp, #116	; 0x74
 8013102:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013106:	ab03      	add	r3, sp, #12
 8013108:	9300      	str	r3, [sp, #0]
 801310a:	462a      	mov	r2, r5
 801310c:	4b05      	ldr	r3, [pc, #20]	; (8013124 <_svfiprintf_r+0x1f4>)
 801310e:	a904      	add	r1, sp, #16
 8013110:	4638      	mov	r0, r7
 8013112:	f7fc fdfd 	bl	800fd10 <_printf_i>
 8013116:	e7eb      	b.n	80130f0 <_svfiprintf_r+0x1c0>
 8013118:	08016cd9 	.word	0x08016cd9
 801311c:	08016ce3 	.word	0x08016ce3
 8013120:	0800f7c9 	.word	0x0800f7c9
 8013124:	08012e7d 	.word	0x08012e7d
 8013128:	08016cdf 	.word	0x08016cdf

0801312c <__sfputc_r>:
 801312c:	6893      	ldr	r3, [r2, #8]
 801312e:	3b01      	subs	r3, #1
 8013130:	2b00      	cmp	r3, #0
 8013132:	b410      	push	{r4}
 8013134:	6093      	str	r3, [r2, #8]
 8013136:	da08      	bge.n	801314a <__sfputc_r+0x1e>
 8013138:	6994      	ldr	r4, [r2, #24]
 801313a:	42a3      	cmp	r3, r4
 801313c:	db01      	blt.n	8013142 <__sfputc_r+0x16>
 801313e:	290a      	cmp	r1, #10
 8013140:	d103      	bne.n	801314a <__sfputc_r+0x1e>
 8013142:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013146:	f7fd bab0 	b.w	80106aa <__swbuf_r>
 801314a:	6813      	ldr	r3, [r2, #0]
 801314c:	1c58      	adds	r0, r3, #1
 801314e:	6010      	str	r0, [r2, #0]
 8013150:	7019      	strb	r1, [r3, #0]
 8013152:	4608      	mov	r0, r1
 8013154:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013158:	4770      	bx	lr

0801315a <__sfputs_r>:
 801315a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801315c:	4606      	mov	r6, r0
 801315e:	460f      	mov	r7, r1
 8013160:	4614      	mov	r4, r2
 8013162:	18d5      	adds	r5, r2, r3
 8013164:	42ac      	cmp	r4, r5
 8013166:	d101      	bne.n	801316c <__sfputs_r+0x12>
 8013168:	2000      	movs	r0, #0
 801316a:	e007      	b.n	801317c <__sfputs_r+0x22>
 801316c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013170:	463a      	mov	r2, r7
 8013172:	4630      	mov	r0, r6
 8013174:	f7ff ffda 	bl	801312c <__sfputc_r>
 8013178:	1c43      	adds	r3, r0, #1
 801317a:	d1f3      	bne.n	8013164 <__sfputs_r+0xa>
 801317c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08013180 <_vfiprintf_r>:
 8013180:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013184:	460d      	mov	r5, r1
 8013186:	b09d      	sub	sp, #116	; 0x74
 8013188:	4614      	mov	r4, r2
 801318a:	4698      	mov	r8, r3
 801318c:	4606      	mov	r6, r0
 801318e:	b118      	cbz	r0, 8013198 <_vfiprintf_r+0x18>
 8013190:	6a03      	ldr	r3, [r0, #32]
 8013192:	b90b      	cbnz	r3, 8013198 <_vfiprintf_r+0x18>
 8013194:	f7fd f97a 	bl	801048c <__sinit>
 8013198:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801319a:	07d9      	lsls	r1, r3, #31
 801319c:	d405      	bmi.n	80131aa <_vfiprintf_r+0x2a>
 801319e:	89ab      	ldrh	r3, [r5, #12]
 80131a0:	059a      	lsls	r2, r3, #22
 80131a2:	d402      	bmi.n	80131aa <_vfiprintf_r+0x2a>
 80131a4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80131a6:	f7fd fb92 	bl	80108ce <__retarget_lock_acquire_recursive>
 80131aa:	89ab      	ldrh	r3, [r5, #12]
 80131ac:	071b      	lsls	r3, r3, #28
 80131ae:	d501      	bpl.n	80131b4 <_vfiprintf_r+0x34>
 80131b0:	692b      	ldr	r3, [r5, #16]
 80131b2:	b99b      	cbnz	r3, 80131dc <_vfiprintf_r+0x5c>
 80131b4:	4629      	mov	r1, r5
 80131b6:	4630      	mov	r0, r6
 80131b8:	f7fd fab4 	bl	8010724 <__swsetup_r>
 80131bc:	b170      	cbz	r0, 80131dc <_vfiprintf_r+0x5c>
 80131be:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80131c0:	07dc      	lsls	r4, r3, #31
 80131c2:	d504      	bpl.n	80131ce <_vfiprintf_r+0x4e>
 80131c4:	f04f 30ff 	mov.w	r0, #4294967295
 80131c8:	b01d      	add	sp, #116	; 0x74
 80131ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80131ce:	89ab      	ldrh	r3, [r5, #12]
 80131d0:	0598      	lsls	r0, r3, #22
 80131d2:	d4f7      	bmi.n	80131c4 <_vfiprintf_r+0x44>
 80131d4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80131d6:	f7fd fb7b 	bl	80108d0 <__retarget_lock_release_recursive>
 80131da:	e7f3      	b.n	80131c4 <_vfiprintf_r+0x44>
 80131dc:	2300      	movs	r3, #0
 80131de:	9309      	str	r3, [sp, #36]	; 0x24
 80131e0:	2320      	movs	r3, #32
 80131e2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80131e6:	f8cd 800c 	str.w	r8, [sp, #12]
 80131ea:	2330      	movs	r3, #48	; 0x30
 80131ec:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 80133a0 <_vfiprintf_r+0x220>
 80131f0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80131f4:	f04f 0901 	mov.w	r9, #1
 80131f8:	4623      	mov	r3, r4
 80131fa:	469a      	mov	sl, r3
 80131fc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013200:	b10a      	cbz	r2, 8013206 <_vfiprintf_r+0x86>
 8013202:	2a25      	cmp	r2, #37	; 0x25
 8013204:	d1f9      	bne.n	80131fa <_vfiprintf_r+0x7a>
 8013206:	ebba 0b04 	subs.w	fp, sl, r4
 801320a:	d00b      	beq.n	8013224 <_vfiprintf_r+0xa4>
 801320c:	465b      	mov	r3, fp
 801320e:	4622      	mov	r2, r4
 8013210:	4629      	mov	r1, r5
 8013212:	4630      	mov	r0, r6
 8013214:	f7ff ffa1 	bl	801315a <__sfputs_r>
 8013218:	3001      	adds	r0, #1
 801321a:	f000 80a9 	beq.w	8013370 <_vfiprintf_r+0x1f0>
 801321e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8013220:	445a      	add	r2, fp
 8013222:	9209      	str	r2, [sp, #36]	; 0x24
 8013224:	f89a 3000 	ldrb.w	r3, [sl]
 8013228:	2b00      	cmp	r3, #0
 801322a:	f000 80a1 	beq.w	8013370 <_vfiprintf_r+0x1f0>
 801322e:	2300      	movs	r3, #0
 8013230:	f04f 32ff 	mov.w	r2, #4294967295
 8013234:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8013238:	f10a 0a01 	add.w	sl, sl, #1
 801323c:	9304      	str	r3, [sp, #16]
 801323e:	9307      	str	r3, [sp, #28]
 8013240:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8013244:	931a      	str	r3, [sp, #104]	; 0x68
 8013246:	4654      	mov	r4, sl
 8013248:	2205      	movs	r2, #5
 801324a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801324e:	4854      	ldr	r0, [pc, #336]	; (80133a0 <_vfiprintf_r+0x220>)
 8013250:	f7ec ff96 	bl	8000180 <memchr>
 8013254:	9a04      	ldr	r2, [sp, #16]
 8013256:	b9d8      	cbnz	r0, 8013290 <_vfiprintf_r+0x110>
 8013258:	06d1      	lsls	r1, r2, #27
 801325a:	bf44      	itt	mi
 801325c:	2320      	movmi	r3, #32
 801325e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8013262:	0713      	lsls	r3, r2, #28
 8013264:	bf44      	itt	mi
 8013266:	232b      	movmi	r3, #43	; 0x2b
 8013268:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801326c:	f89a 3000 	ldrb.w	r3, [sl]
 8013270:	2b2a      	cmp	r3, #42	; 0x2a
 8013272:	d015      	beq.n	80132a0 <_vfiprintf_r+0x120>
 8013274:	9a07      	ldr	r2, [sp, #28]
 8013276:	4654      	mov	r4, sl
 8013278:	2000      	movs	r0, #0
 801327a:	f04f 0c0a 	mov.w	ip, #10
 801327e:	4621      	mov	r1, r4
 8013280:	f811 3b01 	ldrb.w	r3, [r1], #1
 8013284:	3b30      	subs	r3, #48	; 0x30
 8013286:	2b09      	cmp	r3, #9
 8013288:	d94d      	bls.n	8013326 <_vfiprintf_r+0x1a6>
 801328a:	b1b0      	cbz	r0, 80132ba <_vfiprintf_r+0x13a>
 801328c:	9207      	str	r2, [sp, #28]
 801328e:	e014      	b.n	80132ba <_vfiprintf_r+0x13a>
 8013290:	eba0 0308 	sub.w	r3, r0, r8
 8013294:	fa09 f303 	lsl.w	r3, r9, r3
 8013298:	4313      	orrs	r3, r2
 801329a:	9304      	str	r3, [sp, #16]
 801329c:	46a2      	mov	sl, r4
 801329e:	e7d2      	b.n	8013246 <_vfiprintf_r+0xc6>
 80132a0:	9b03      	ldr	r3, [sp, #12]
 80132a2:	1d19      	adds	r1, r3, #4
 80132a4:	681b      	ldr	r3, [r3, #0]
 80132a6:	9103      	str	r1, [sp, #12]
 80132a8:	2b00      	cmp	r3, #0
 80132aa:	bfbb      	ittet	lt
 80132ac:	425b      	neglt	r3, r3
 80132ae:	f042 0202 	orrlt.w	r2, r2, #2
 80132b2:	9307      	strge	r3, [sp, #28]
 80132b4:	9307      	strlt	r3, [sp, #28]
 80132b6:	bfb8      	it	lt
 80132b8:	9204      	strlt	r2, [sp, #16]
 80132ba:	7823      	ldrb	r3, [r4, #0]
 80132bc:	2b2e      	cmp	r3, #46	; 0x2e
 80132be:	d10c      	bne.n	80132da <_vfiprintf_r+0x15a>
 80132c0:	7863      	ldrb	r3, [r4, #1]
 80132c2:	2b2a      	cmp	r3, #42	; 0x2a
 80132c4:	d134      	bne.n	8013330 <_vfiprintf_r+0x1b0>
 80132c6:	9b03      	ldr	r3, [sp, #12]
 80132c8:	1d1a      	adds	r2, r3, #4
 80132ca:	681b      	ldr	r3, [r3, #0]
 80132cc:	9203      	str	r2, [sp, #12]
 80132ce:	2b00      	cmp	r3, #0
 80132d0:	bfb8      	it	lt
 80132d2:	f04f 33ff 	movlt.w	r3, #4294967295
 80132d6:	3402      	adds	r4, #2
 80132d8:	9305      	str	r3, [sp, #20]
 80132da:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 80133b0 <_vfiprintf_r+0x230>
 80132de:	7821      	ldrb	r1, [r4, #0]
 80132e0:	2203      	movs	r2, #3
 80132e2:	4650      	mov	r0, sl
 80132e4:	f7ec ff4c 	bl	8000180 <memchr>
 80132e8:	b138      	cbz	r0, 80132fa <_vfiprintf_r+0x17a>
 80132ea:	9b04      	ldr	r3, [sp, #16]
 80132ec:	eba0 000a 	sub.w	r0, r0, sl
 80132f0:	2240      	movs	r2, #64	; 0x40
 80132f2:	4082      	lsls	r2, r0
 80132f4:	4313      	orrs	r3, r2
 80132f6:	3401      	adds	r4, #1
 80132f8:	9304      	str	r3, [sp, #16]
 80132fa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80132fe:	4829      	ldr	r0, [pc, #164]	; (80133a4 <_vfiprintf_r+0x224>)
 8013300:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8013304:	2206      	movs	r2, #6
 8013306:	f7ec ff3b 	bl	8000180 <memchr>
 801330a:	2800      	cmp	r0, #0
 801330c:	d03f      	beq.n	801338e <_vfiprintf_r+0x20e>
 801330e:	4b26      	ldr	r3, [pc, #152]	; (80133a8 <_vfiprintf_r+0x228>)
 8013310:	bb1b      	cbnz	r3, 801335a <_vfiprintf_r+0x1da>
 8013312:	9b03      	ldr	r3, [sp, #12]
 8013314:	3307      	adds	r3, #7
 8013316:	f023 0307 	bic.w	r3, r3, #7
 801331a:	3308      	adds	r3, #8
 801331c:	9303      	str	r3, [sp, #12]
 801331e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013320:	443b      	add	r3, r7
 8013322:	9309      	str	r3, [sp, #36]	; 0x24
 8013324:	e768      	b.n	80131f8 <_vfiprintf_r+0x78>
 8013326:	fb0c 3202 	mla	r2, ip, r2, r3
 801332a:	460c      	mov	r4, r1
 801332c:	2001      	movs	r0, #1
 801332e:	e7a6      	b.n	801327e <_vfiprintf_r+0xfe>
 8013330:	2300      	movs	r3, #0
 8013332:	3401      	adds	r4, #1
 8013334:	9305      	str	r3, [sp, #20]
 8013336:	4619      	mov	r1, r3
 8013338:	f04f 0c0a 	mov.w	ip, #10
 801333c:	4620      	mov	r0, r4
 801333e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013342:	3a30      	subs	r2, #48	; 0x30
 8013344:	2a09      	cmp	r2, #9
 8013346:	d903      	bls.n	8013350 <_vfiprintf_r+0x1d0>
 8013348:	2b00      	cmp	r3, #0
 801334a:	d0c6      	beq.n	80132da <_vfiprintf_r+0x15a>
 801334c:	9105      	str	r1, [sp, #20]
 801334e:	e7c4      	b.n	80132da <_vfiprintf_r+0x15a>
 8013350:	fb0c 2101 	mla	r1, ip, r1, r2
 8013354:	4604      	mov	r4, r0
 8013356:	2301      	movs	r3, #1
 8013358:	e7f0      	b.n	801333c <_vfiprintf_r+0x1bc>
 801335a:	ab03      	add	r3, sp, #12
 801335c:	9300      	str	r3, [sp, #0]
 801335e:	462a      	mov	r2, r5
 8013360:	4b12      	ldr	r3, [pc, #72]	; (80133ac <_vfiprintf_r+0x22c>)
 8013362:	a904      	add	r1, sp, #16
 8013364:	4630      	mov	r0, r6
 8013366:	f7fc fa2f 	bl	800f7c8 <_printf_float>
 801336a:	4607      	mov	r7, r0
 801336c:	1c78      	adds	r0, r7, #1
 801336e:	d1d6      	bne.n	801331e <_vfiprintf_r+0x19e>
 8013370:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8013372:	07d9      	lsls	r1, r3, #31
 8013374:	d405      	bmi.n	8013382 <_vfiprintf_r+0x202>
 8013376:	89ab      	ldrh	r3, [r5, #12]
 8013378:	059a      	lsls	r2, r3, #22
 801337a:	d402      	bmi.n	8013382 <_vfiprintf_r+0x202>
 801337c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801337e:	f7fd faa7 	bl	80108d0 <__retarget_lock_release_recursive>
 8013382:	89ab      	ldrh	r3, [r5, #12]
 8013384:	065b      	lsls	r3, r3, #25
 8013386:	f53f af1d 	bmi.w	80131c4 <_vfiprintf_r+0x44>
 801338a:	9809      	ldr	r0, [sp, #36]	; 0x24
 801338c:	e71c      	b.n	80131c8 <_vfiprintf_r+0x48>
 801338e:	ab03      	add	r3, sp, #12
 8013390:	9300      	str	r3, [sp, #0]
 8013392:	462a      	mov	r2, r5
 8013394:	4b05      	ldr	r3, [pc, #20]	; (80133ac <_vfiprintf_r+0x22c>)
 8013396:	a904      	add	r1, sp, #16
 8013398:	4630      	mov	r0, r6
 801339a:	f7fc fcb9 	bl	800fd10 <_printf_i>
 801339e:	e7e4      	b.n	801336a <_vfiprintf_r+0x1ea>
 80133a0:	08016cd9 	.word	0x08016cd9
 80133a4:	08016ce3 	.word	0x08016ce3
 80133a8:	0800f7c9 	.word	0x0800f7c9
 80133ac:	0801315b 	.word	0x0801315b
 80133b0:	08016cdf 	.word	0x08016cdf

080133b4 <__sflush_r>:
 80133b4:	898a      	ldrh	r2, [r1, #12]
 80133b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80133ba:	4605      	mov	r5, r0
 80133bc:	0710      	lsls	r0, r2, #28
 80133be:	460c      	mov	r4, r1
 80133c0:	d458      	bmi.n	8013474 <__sflush_r+0xc0>
 80133c2:	684b      	ldr	r3, [r1, #4]
 80133c4:	2b00      	cmp	r3, #0
 80133c6:	dc05      	bgt.n	80133d4 <__sflush_r+0x20>
 80133c8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80133ca:	2b00      	cmp	r3, #0
 80133cc:	dc02      	bgt.n	80133d4 <__sflush_r+0x20>
 80133ce:	2000      	movs	r0, #0
 80133d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80133d4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80133d6:	2e00      	cmp	r6, #0
 80133d8:	d0f9      	beq.n	80133ce <__sflush_r+0x1a>
 80133da:	2300      	movs	r3, #0
 80133dc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80133e0:	682f      	ldr	r7, [r5, #0]
 80133e2:	6a21      	ldr	r1, [r4, #32]
 80133e4:	602b      	str	r3, [r5, #0]
 80133e6:	d032      	beq.n	801344e <__sflush_r+0x9a>
 80133e8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80133ea:	89a3      	ldrh	r3, [r4, #12]
 80133ec:	075a      	lsls	r2, r3, #29
 80133ee:	d505      	bpl.n	80133fc <__sflush_r+0x48>
 80133f0:	6863      	ldr	r3, [r4, #4]
 80133f2:	1ac0      	subs	r0, r0, r3
 80133f4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80133f6:	b10b      	cbz	r3, 80133fc <__sflush_r+0x48>
 80133f8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80133fa:	1ac0      	subs	r0, r0, r3
 80133fc:	2300      	movs	r3, #0
 80133fe:	4602      	mov	r2, r0
 8013400:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8013402:	6a21      	ldr	r1, [r4, #32]
 8013404:	4628      	mov	r0, r5
 8013406:	47b0      	blx	r6
 8013408:	1c43      	adds	r3, r0, #1
 801340a:	89a3      	ldrh	r3, [r4, #12]
 801340c:	d106      	bne.n	801341c <__sflush_r+0x68>
 801340e:	6829      	ldr	r1, [r5, #0]
 8013410:	291d      	cmp	r1, #29
 8013412:	d82b      	bhi.n	801346c <__sflush_r+0xb8>
 8013414:	4a29      	ldr	r2, [pc, #164]	; (80134bc <__sflush_r+0x108>)
 8013416:	410a      	asrs	r2, r1
 8013418:	07d6      	lsls	r6, r2, #31
 801341a:	d427      	bmi.n	801346c <__sflush_r+0xb8>
 801341c:	2200      	movs	r2, #0
 801341e:	6062      	str	r2, [r4, #4]
 8013420:	04d9      	lsls	r1, r3, #19
 8013422:	6922      	ldr	r2, [r4, #16]
 8013424:	6022      	str	r2, [r4, #0]
 8013426:	d504      	bpl.n	8013432 <__sflush_r+0x7e>
 8013428:	1c42      	adds	r2, r0, #1
 801342a:	d101      	bne.n	8013430 <__sflush_r+0x7c>
 801342c:	682b      	ldr	r3, [r5, #0]
 801342e:	b903      	cbnz	r3, 8013432 <__sflush_r+0x7e>
 8013430:	6560      	str	r0, [r4, #84]	; 0x54
 8013432:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8013434:	602f      	str	r7, [r5, #0]
 8013436:	2900      	cmp	r1, #0
 8013438:	d0c9      	beq.n	80133ce <__sflush_r+0x1a>
 801343a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801343e:	4299      	cmp	r1, r3
 8013440:	d002      	beq.n	8013448 <__sflush_r+0x94>
 8013442:	4628      	mov	r0, r5
 8013444:	f7fe f8d6 	bl	80115f4 <_free_r>
 8013448:	2000      	movs	r0, #0
 801344a:	6360      	str	r0, [r4, #52]	; 0x34
 801344c:	e7c0      	b.n	80133d0 <__sflush_r+0x1c>
 801344e:	2301      	movs	r3, #1
 8013450:	4628      	mov	r0, r5
 8013452:	47b0      	blx	r6
 8013454:	1c41      	adds	r1, r0, #1
 8013456:	d1c8      	bne.n	80133ea <__sflush_r+0x36>
 8013458:	682b      	ldr	r3, [r5, #0]
 801345a:	2b00      	cmp	r3, #0
 801345c:	d0c5      	beq.n	80133ea <__sflush_r+0x36>
 801345e:	2b1d      	cmp	r3, #29
 8013460:	d001      	beq.n	8013466 <__sflush_r+0xb2>
 8013462:	2b16      	cmp	r3, #22
 8013464:	d101      	bne.n	801346a <__sflush_r+0xb6>
 8013466:	602f      	str	r7, [r5, #0]
 8013468:	e7b1      	b.n	80133ce <__sflush_r+0x1a>
 801346a:	89a3      	ldrh	r3, [r4, #12]
 801346c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013470:	81a3      	strh	r3, [r4, #12]
 8013472:	e7ad      	b.n	80133d0 <__sflush_r+0x1c>
 8013474:	690f      	ldr	r7, [r1, #16]
 8013476:	2f00      	cmp	r7, #0
 8013478:	d0a9      	beq.n	80133ce <__sflush_r+0x1a>
 801347a:	0793      	lsls	r3, r2, #30
 801347c:	680e      	ldr	r6, [r1, #0]
 801347e:	bf08      	it	eq
 8013480:	694b      	ldreq	r3, [r1, #20]
 8013482:	600f      	str	r7, [r1, #0]
 8013484:	bf18      	it	ne
 8013486:	2300      	movne	r3, #0
 8013488:	eba6 0807 	sub.w	r8, r6, r7
 801348c:	608b      	str	r3, [r1, #8]
 801348e:	f1b8 0f00 	cmp.w	r8, #0
 8013492:	dd9c      	ble.n	80133ce <__sflush_r+0x1a>
 8013494:	6a21      	ldr	r1, [r4, #32]
 8013496:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8013498:	4643      	mov	r3, r8
 801349a:	463a      	mov	r2, r7
 801349c:	4628      	mov	r0, r5
 801349e:	47b0      	blx	r6
 80134a0:	2800      	cmp	r0, #0
 80134a2:	dc06      	bgt.n	80134b2 <__sflush_r+0xfe>
 80134a4:	89a3      	ldrh	r3, [r4, #12]
 80134a6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80134aa:	81a3      	strh	r3, [r4, #12]
 80134ac:	f04f 30ff 	mov.w	r0, #4294967295
 80134b0:	e78e      	b.n	80133d0 <__sflush_r+0x1c>
 80134b2:	4407      	add	r7, r0
 80134b4:	eba8 0800 	sub.w	r8, r8, r0
 80134b8:	e7e9      	b.n	801348e <__sflush_r+0xda>
 80134ba:	bf00      	nop
 80134bc:	dfbffffe 	.word	0xdfbffffe

080134c0 <_fflush_r>:
 80134c0:	b538      	push	{r3, r4, r5, lr}
 80134c2:	690b      	ldr	r3, [r1, #16]
 80134c4:	4605      	mov	r5, r0
 80134c6:	460c      	mov	r4, r1
 80134c8:	b913      	cbnz	r3, 80134d0 <_fflush_r+0x10>
 80134ca:	2500      	movs	r5, #0
 80134cc:	4628      	mov	r0, r5
 80134ce:	bd38      	pop	{r3, r4, r5, pc}
 80134d0:	b118      	cbz	r0, 80134da <_fflush_r+0x1a>
 80134d2:	6a03      	ldr	r3, [r0, #32]
 80134d4:	b90b      	cbnz	r3, 80134da <_fflush_r+0x1a>
 80134d6:	f7fc ffd9 	bl	801048c <__sinit>
 80134da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80134de:	2b00      	cmp	r3, #0
 80134e0:	d0f3      	beq.n	80134ca <_fflush_r+0xa>
 80134e2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80134e4:	07d0      	lsls	r0, r2, #31
 80134e6:	d404      	bmi.n	80134f2 <_fflush_r+0x32>
 80134e8:	0599      	lsls	r1, r3, #22
 80134ea:	d402      	bmi.n	80134f2 <_fflush_r+0x32>
 80134ec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80134ee:	f7fd f9ee 	bl	80108ce <__retarget_lock_acquire_recursive>
 80134f2:	4628      	mov	r0, r5
 80134f4:	4621      	mov	r1, r4
 80134f6:	f7ff ff5d 	bl	80133b4 <__sflush_r>
 80134fa:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80134fc:	07da      	lsls	r2, r3, #31
 80134fe:	4605      	mov	r5, r0
 8013500:	d4e4      	bmi.n	80134cc <_fflush_r+0xc>
 8013502:	89a3      	ldrh	r3, [r4, #12]
 8013504:	059b      	lsls	r3, r3, #22
 8013506:	d4e1      	bmi.n	80134cc <_fflush_r+0xc>
 8013508:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801350a:	f7fd f9e1 	bl	80108d0 <__retarget_lock_release_recursive>
 801350e:	e7dd      	b.n	80134cc <_fflush_r+0xc>

08013510 <__swhatbuf_r>:
 8013510:	b570      	push	{r4, r5, r6, lr}
 8013512:	460c      	mov	r4, r1
 8013514:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013518:	2900      	cmp	r1, #0
 801351a:	b096      	sub	sp, #88	; 0x58
 801351c:	4615      	mov	r5, r2
 801351e:	461e      	mov	r6, r3
 8013520:	da0d      	bge.n	801353e <__swhatbuf_r+0x2e>
 8013522:	89a3      	ldrh	r3, [r4, #12]
 8013524:	f013 0f80 	tst.w	r3, #128	; 0x80
 8013528:	f04f 0100 	mov.w	r1, #0
 801352c:	bf0c      	ite	eq
 801352e:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8013532:	2340      	movne	r3, #64	; 0x40
 8013534:	2000      	movs	r0, #0
 8013536:	6031      	str	r1, [r6, #0]
 8013538:	602b      	str	r3, [r5, #0]
 801353a:	b016      	add	sp, #88	; 0x58
 801353c:	bd70      	pop	{r4, r5, r6, pc}
 801353e:	466a      	mov	r2, sp
 8013540:	f000 f8a8 	bl	8013694 <_fstat_r>
 8013544:	2800      	cmp	r0, #0
 8013546:	dbec      	blt.n	8013522 <__swhatbuf_r+0x12>
 8013548:	9901      	ldr	r1, [sp, #4]
 801354a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 801354e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8013552:	4259      	negs	r1, r3
 8013554:	4159      	adcs	r1, r3
 8013556:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801355a:	e7eb      	b.n	8013534 <__swhatbuf_r+0x24>

0801355c <__smakebuf_r>:
 801355c:	898b      	ldrh	r3, [r1, #12]
 801355e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8013560:	079d      	lsls	r5, r3, #30
 8013562:	4606      	mov	r6, r0
 8013564:	460c      	mov	r4, r1
 8013566:	d507      	bpl.n	8013578 <__smakebuf_r+0x1c>
 8013568:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801356c:	6023      	str	r3, [r4, #0]
 801356e:	6123      	str	r3, [r4, #16]
 8013570:	2301      	movs	r3, #1
 8013572:	6163      	str	r3, [r4, #20]
 8013574:	b002      	add	sp, #8
 8013576:	bd70      	pop	{r4, r5, r6, pc}
 8013578:	ab01      	add	r3, sp, #4
 801357a:	466a      	mov	r2, sp
 801357c:	f7ff ffc8 	bl	8013510 <__swhatbuf_r>
 8013580:	9900      	ldr	r1, [sp, #0]
 8013582:	4605      	mov	r5, r0
 8013584:	4630      	mov	r0, r6
 8013586:	f7fe f8a9 	bl	80116dc <_malloc_r>
 801358a:	b948      	cbnz	r0, 80135a0 <__smakebuf_r+0x44>
 801358c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013590:	059a      	lsls	r2, r3, #22
 8013592:	d4ef      	bmi.n	8013574 <__smakebuf_r+0x18>
 8013594:	f023 0303 	bic.w	r3, r3, #3
 8013598:	f043 0302 	orr.w	r3, r3, #2
 801359c:	81a3      	strh	r3, [r4, #12]
 801359e:	e7e3      	b.n	8013568 <__smakebuf_r+0xc>
 80135a0:	89a3      	ldrh	r3, [r4, #12]
 80135a2:	6020      	str	r0, [r4, #0]
 80135a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80135a8:	81a3      	strh	r3, [r4, #12]
 80135aa:	9b00      	ldr	r3, [sp, #0]
 80135ac:	6163      	str	r3, [r4, #20]
 80135ae:	9b01      	ldr	r3, [sp, #4]
 80135b0:	6120      	str	r0, [r4, #16]
 80135b2:	b15b      	cbz	r3, 80135cc <__smakebuf_r+0x70>
 80135b4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80135b8:	4630      	mov	r0, r6
 80135ba:	f000 f87d 	bl	80136b8 <_isatty_r>
 80135be:	b128      	cbz	r0, 80135cc <__smakebuf_r+0x70>
 80135c0:	89a3      	ldrh	r3, [r4, #12]
 80135c2:	f023 0303 	bic.w	r3, r3, #3
 80135c6:	f043 0301 	orr.w	r3, r3, #1
 80135ca:	81a3      	strh	r3, [r4, #12]
 80135cc:	89a3      	ldrh	r3, [r4, #12]
 80135ce:	431d      	orrs	r5, r3
 80135d0:	81a5      	strh	r5, [r4, #12]
 80135d2:	e7cf      	b.n	8013574 <__smakebuf_r+0x18>

080135d4 <_putc_r>:
 80135d4:	b570      	push	{r4, r5, r6, lr}
 80135d6:	460d      	mov	r5, r1
 80135d8:	4614      	mov	r4, r2
 80135da:	4606      	mov	r6, r0
 80135dc:	b118      	cbz	r0, 80135e6 <_putc_r+0x12>
 80135de:	6a03      	ldr	r3, [r0, #32]
 80135e0:	b90b      	cbnz	r3, 80135e6 <_putc_r+0x12>
 80135e2:	f7fc ff53 	bl	801048c <__sinit>
 80135e6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80135e8:	07d8      	lsls	r0, r3, #31
 80135ea:	d405      	bmi.n	80135f8 <_putc_r+0x24>
 80135ec:	89a3      	ldrh	r3, [r4, #12]
 80135ee:	0599      	lsls	r1, r3, #22
 80135f0:	d402      	bmi.n	80135f8 <_putc_r+0x24>
 80135f2:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80135f4:	f7fd f96b 	bl	80108ce <__retarget_lock_acquire_recursive>
 80135f8:	68a3      	ldr	r3, [r4, #8]
 80135fa:	3b01      	subs	r3, #1
 80135fc:	2b00      	cmp	r3, #0
 80135fe:	60a3      	str	r3, [r4, #8]
 8013600:	da05      	bge.n	801360e <_putc_r+0x3a>
 8013602:	69a2      	ldr	r2, [r4, #24]
 8013604:	4293      	cmp	r3, r2
 8013606:	db12      	blt.n	801362e <_putc_r+0x5a>
 8013608:	b2eb      	uxtb	r3, r5
 801360a:	2b0a      	cmp	r3, #10
 801360c:	d00f      	beq.n	801362e <_putc_r+0x5a>
 801360e:	6823      	ldr	r3, [r4, #0]
 8013610:	1c5a      	adds	r2, r3, #1
 8013612:	6022      	str	r2, [r4, #0]
 8013614:	701d      	strb	r5, [r3, #0]
 8013616:	b2ed      	uxtb	r5, r5
 8013618:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801361a:	07da      	lsls	r2, r3, #31
 801361c:	d405      	bmi.n	801362a <_putc_r+0x56>
 801361e:	89a3      	ldrh	r3, [r4, #12]
 8013620:	059b      	lsls	r3, r3, #22
 8013622:	d402      	bmi.n	801362a <_putc_r+0x56>
 8013624:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8013626:	f7fd f953 	bl	80108d0 <__retarget_lock_release_recursive>
 801362a:	4628      	mov	r0, r5
 801362c:	bd70      	pop	{r4, r5, r6, pc}
 801362e:	4629      	mov	r1, r5
 8013630:	4622      	mov	r2, r4
 8013632:	4630      	mov	r0, r6
 8013634:	f7fd f839 	bl	80106aa <__swbuf_r>
 8013638:	4605      	mov	r5, r0
 801363a:	e7ed      	b.n	8013618 <_putc_r+0x44>

0801363c <memmove>:
 801363c:	4288      	cmp	r0, r1
 801363e:	b510      	push	{r4, lr}
 8013640:	eb01 0402 	add.w	r4, r1, r2
 8013644:	d902      	bls.n	801364c <memmove+0x10>
 8013646:	4284      	cmp	r4, r0
 8013648:	4623      	mov	r3, r4
 801364a:	d807      	bhi.n	801365c <memmove+0x20>
 801364c:	1e43      	subs	r3, r0, #1
 801364e:	42a1      	cmp	r1, r4
 8013650:	d008      	beq.n	8013664 <memmove+0x28>
 8013652:	f811 2b01 	ldrb.w	r2, [r1], #1
 8013656:	f803 2f01 	strb.w	r2, [r3, #1]!
 801365a:	e7f8      	b.n	801364e <memmove+0x12>
 801365c:	4402      	add	r2, r0
 801365e:	4601      	mov	r1, r0
 8013660:	428a      	cmp	r2, r1
 8013662:	d100      	bne.n	8013666 <memmove+0x2a>
 8013664:	bd10      	pop	{r4, pc}
 8013666:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801366a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801366e:	e7f7      	b.n	8013660 <memmove+0x24>

08013670 <strncmp>:
 8013670:	b510      	push	{r4, lr}
 8013672:	b16a      	cbz	r2, 8013690 <strncmp+0x20>
 8013674:	3901      	subs	r1, #1
 8013676:	1884      	adds	r4, r0, r2
 8013678:	f810 2b01 	ldrb.w	r2, [r0], #1
 801367c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8013680:	429a      	cmp	r2, r3
 8013682:	d103      	bne.n	801368c <strncmp+0x1c>
 8013684:	42a0      	cmp	r0, r4
 8013686:	d001      	beq.n	801368c <strncmp+0x1c>
 8013688:	2a00      	cmp	r2, #0
 801368a:	d1f5      	bne.n	8013678 <strncmp+0x8>
 801368c:	1ad0      	subs	r0, r2, r3
 801368e:	bd10      	pop	{r4, pc}
 8013690:	4610      	mov	r0, r2
 8013692:	e7fc      	b.n	801368e <strncmp+0x1e>

08013694 <_fstat_r>:
 8013694:	b538      	push	{r3, r4, r5, lr}
 8013696:	4d07      	ldr	r5, [pc, #28]	; (80136b4 <_fstat_r+0x20>)
 8013698:	2300      	movs	r3, #0
 801369a:	4604      	mov	r4, r0
 801369c:	4608      	mov	r0, r1
 801369e:	4611      	mov	r1, r2
 80136a0:	602b      	str	r3, [r5, #0]
 80136a2:	f7f0 f8d9 	bl	8003858 <_fstat>
 80136a6:	1c43      	adds	r3, r0, #1
 80136a8:	d102      	bne.n	80136b0 <_fstat_r+0x1c>
 80136aa:	682b      	ldr	r3, [r5, #0]
 80136ac:	b103      	cbz	r3, 80136b0 <_fstat_r+0x1c>
 80136ae:	6023      	str	r3, [r4, #0]
 80136b0:	bd38      	pop	{r3, r4, r5, pc}
 80136b2:	bf00      	nop
 80136b4:	20001a68 	.word	0x20001a68

080136b8 <_isatty_r>:
 80136b8:	b538      	push	{r3, r4, r5, lr}
 80136ba:	4d06      	ldr	r5, [pc, #24]	; (80136d4 <_isatty_r+0x1c>)
 80136bc:	2300      	movs	r3, #0
 80136be:	4604      	mov	r4, r0
 80136c0:	4608      	mov	r0, r1
 80136c2:	602b      	str	r3, [r5, #0]
 80136c4:	f7f0 f8d8 	bl	8003878 <_isatty>
 80136c8:	1c43      	adds	r3, r0, #1
 80136ca:	d102      	bne.n	80136d2 <_isatty_r+0x1a>
 80136cc:	682b      	ldr	r3, [r5, #0]
 80136ce:	b103      	cbz	r3, 80136d2 <_isatty_r+0x1a>
 80136d0:	6023      	str	r3, [r4, #0]
 80136d2:	bd38      	pop	{r3, r4, r5, pc}
 80136d4:	20001a68 	.word	0x20001a68

080136d8 <_sbrk_r>:
 80136d8:	b538      	push	{r3, r4, r5, lr}
 80136da:	4d06      	ldr	r5, [pc, #24]	; (80136f4 <_sbrk_r+0x1c>)
 80136dc:	2300      	movs	r3, #0
 80136de:	4604      	mov	r4, r0
 80136e0:	4608      	mov	r0, r1
 80136e2:	602b      	str	r3, [r5, #0]
 80136e4:	f7f0 f8e0 	bl	80038a8 <_sbrk>
 80136e8:	1c43      	adds	r3, r0, #1
 80136ea:	d102      	bne.n	80136f2 <_sbrk_r+0x1a>
 80136ec:	682b      	ldr	r3, [r5, #0]
 80136ee:	b103      	cbz	r3, 80136f2 <_sbrk_r+0x1a>
 80136f0:	6023      	str	r3, [r4, #0]
 80136f2:	bd38      	pop	{r3, r4, r5, pc}
 80136f4:	20001a68 	.word	0x20001a68

080136f8 <nan>:
 80136f8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8013700 <nan+0x8>
 80136fc:	4770      	bx	lr
 80136fe:	bf00      	nop
 8013700:	00000000 	.word	0x00000000
 8013704:	7ff80000 	.word	0x7ff80000

08013708 <__assert_func>:
 8013708:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801370a:	4614      	mov	r4, r2
 801370c:	461a      	mov	r2, r3
 801370e:	4b09      	ldr	r3, [pc, #36]	; (8013734 <__assert_func+0x2c>)
 8013710:	681b      	ldr	r3, [r3, #0]
 8013712:	4605      	mov	r5, r0
 8013714:	68d8      	ldr	r0, [r3, #12]
 8013716:	b14c      	cbz	r4, 801372c <__assert_func+0x24>
 8013718:	4b07      	ldr	r3, [pc, #28]	; (8013738 <__assert_func+0x30>)
 801371a:	9100      	str	r1, [sp, #0]
 801371c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8013720:	4906      	ldr	r1, [pc, #24]	; (801373c <__assert_func+0x34>)
 8013722:	462b      	mov	r3, r5
 8013724:	f000 fbca 	bl	8013ebc <fiprintf>
 8013728:	f000 fbda 	bl	8013ee0 <abort>
 801372c:	4b04      	ldr	r3, [pc, #16]	; (8013740 <__assert_func+0x38>)
 801372e:	461c      	mov	r4, r3
 8013730:	e7f3      	b.n	801371a <__assert_func+0x12>
 8013732:	bf00      	nop
 8013734:	200000a4 	.word	0x200000a4
 8013738:	08016cf2 	.word	0x08016cf2
 801373c:	08016cff 	.word	0x08016cff
 8013740:	08016d2d 	.word	0x08016d2d

08013744 <_calloc_r>:
 8013744:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8013746:	fba1 2402 	umull	r2, r4, r1, r2
 801374a:	b94c      	cbnz	r4, 8013760 <_calloc_r+0x1c>
 801374c:	4611      	mov	r1, r2
 801374e:	9201      	str	r2, [sp, #4]
 8013750:	f7fd ffc4 	bl	80116dc <_malloc_r>
 8013754:	9a01      	ldr	r2, [sp, #4]
 8013756:	4605      	mov	r5, r0
 8013758:	b930      	cbnz	r0, 8013768 <_calloc_r+0x24>
 801375a:	4628      	mov	r0, r5
 801375c:	b003      	add	sp, #12
 801375e:	bd30      	pop	{r4, r5, pc}
 8013760:	220c      	movs	r2, #12
 8013762:	6002      	str	r2, [r0, #0]
 8013764:	2500      	movs	r5, #0
 8013766:	e7f8      	b.n	801375a <_calloc_r+0x16>
 8013768:	4621      	mov	r1, r4
 801376a:	f7fd f833 	bl	80107d4 <memset>
 801376e:	e7f4      	b.n	801375a <_calloc_r+0x16>

08013770 <rshift>:
 8013770:	6903      	ldr	r3, [r0, #16]
 8013772:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8013776:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801377a:	ea4f 1261 	mov.w	r2, r1, asr #5
 801377e:	f100 0414 	add.w	r4, r0, #20
 8013782:	dd45      	ble.n	8013810 <rshift+0xa0>
 8013784:	f011 011f 	ands.w	r1, r1, #31
 8013788:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 801378c:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8013790:	d10c      	bne.n	80137ac <rshift+0x3c>
 8013792:	f100 0710 	add.w	r7, r0, #16
 8013796:	4629      	mov	r1, r5
 8013798:	42b1      	cmp	r1, r6
 801379a:	d334      	bcc.n	8013806 <rshift+0x96>
 801379c:	1a9b      	subs	r3, r3, r2
 801379e:	009b      	lsls	r3, r3, #2
 80137a0:	1eea      	subs	r2, r5, #3
 80137a2:	4296      	cmp	r6, r2
 80137a4:	bf38      	it	cc
 80137a6:	2300      	movcc	r3, #0
 80137a8:	4423      	add	r3, r4
 80137aa:	e015      	b.n	80137d8 <rshift+0x68>
 80137ac:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80137b0:	f1c1 0820 	rsb	r8, r1, #32
 80137b4:	40cf      	lsrs	r7, r1
 80137b6:	f105 0e04 	add.w	lr, r5, #4
 80137ba:	46a1      	mov	r9, r4
 80137bc:	4576      	cmp	r6, lr
 80137be:	46f4      	mov	ip, lr
 80137c0:	d815      	bhi.n	80137ee <rshift+0x7e>
 80137c2:	1a9a      	subs	r2, r3, r2
 80137c4:	0092      	lsls	r2, r2, #2
 80137c6:	3a04      	subs	r2, #4
 80137c8:	3501      	adds	r5, #1
 80137ca:	42ae      	cmp	r6, r5
 80137cc:	bf38      	it	cc
 80137ce:	2200      	movcc	r2, #0
 80137d0:	18a3      	adds	r3, r4, r2
 80137d2:	50a7      	str	r7, [r4, r2]
 80137d4:	b107      	cbz	r7, 80137d8 <rshift+0x68>
 80137d6:	3304      	adds	r3, #4
 80137d8:	1b1a      	subs	r2, r3, r4
 80137da:	42a3      	cmp	r3, r4
 80137dc:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80137e0:	bf08      	it	eq
 80137e2:	2300      	moveq	r3, #0
 80137e4:	6102      	str	r2, [r0, #16]
 80137e6:	bf08      	it	eq
 80137e8:	6143      	streq	r3, [r0, #20]
 80137ea:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80137ee:	f8dc c000 	ldr.w	ip, [ip]
 80137f2:	fa0c fc08 	lsl.w	ip, ip, r8
 80137f6:	ea4c 0707 	orr.w	r7, ip, r7
 80137fa:	f849 7b04 	str.w	r7, [r9], #4
 80137fe:	f85e 7b04 	ldr.w	r7, [lr], #4
 8013802:	40cf      	lsrs	r7, r1
 8013804:	e7da      	b.n	80137bc <rshift+0x4c>
 8013806:	f851 cb04 	ldr.w	ip, [r1], #4
 801380a:	f847 cf04 	str.w	ip, [r7, #4]!
 801380e:	e7c3      	b.n	8013798 <rshift+0x28>
 8013810:	4623      	mov	r3, r4
 8013812:	e7e1      	b.n	80137d8 <rshift+0x68>

08013814 <__hexdig_fun>:
 8013814:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8013818:	2b09      	cmp	r3, #9
 801381a:	d802      	bhi.n	8013822 <__hexdig_fun+0xe>
 801381c:	3820      	subs	r0, #32
 801381e:	b2c0      	uxtb	r0, r0
 8013820:	4770      	bx	lr
 8013822:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8013826:	2b05      	cmp	r3, #5
 8013828:	d801      	bhi.n	801382e <__hexdig_fun+0x1a>
 801382a:	3847      	subs	r0, #71	; 0x47
 801382c:	e7f7      	b.n	801381e <__hexdig_fun+0xa>
 801382e:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8013832:	2b05      	cmp	r3, #5
 8013834:	d801      	bhi.n	801383a <__hexdig_fun+0x26>
 8013836:	3827      	subs	r0, #39	; 0x27
 8013838:	e7f1      	b.n	801381e <__hexdig_fun+0xa>
 801383a:	2000      	movs	r0, #0
 801383c:	4770      	bx	lr
	...

08013840 <__gethex>:
 8013840:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013844:	4617      	mov	r7, r2
 8013846:	680a      	ldr	r2, [r1, #0]
 8013848:	b085      	sub	sp, #20
 801384a:	f102 0b02 	add.w	fp, r2, #2
 801384e:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8013852:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8013856:	4681      	mov	r9, r0
 8013858:	468a      	mov	sl, r1
 801385a:	9302      	str	r3, [sp, #8]
 801385c:	32fe      	adds	r2, #254	; 0xfe
 801385e:	eb02 030b 	add.w	r3, r2, fp
 8013862:	46d8      	mov	r8, fp
 8013864:	f81b 0b01 	ldrb.w	r0, [fp], #1
 8013868:	9301      	str	r3, [sp, #4]
 801386a:	2830      	cmp	r0, #48	; 0x30
 801386c:	d0f7      	beq.n	801385e <__gethex+0x1e>
 801386e:	f7ff ffd1 	bl	8013814 <__hexdig_fun>
 8013872:	4604      	mov	r4, r0
 8013874:	2800      	cmp	r0, #0
 8013876:	d138      	bne.n	80138ea <__gethex+0xaa>
 8013878:	49a7      	ldr	r1, [pc, #668]	; (8013b18 <__gethex+0x2d8>)
 801387a:	2201      	movs	r2, #1
 801387c:	4640      	mov	r0, r8
 801387e:	f7ff fef7 	bl	8013670 <strncmp>
 8013882:	4606      	mov	r6, r0
 8013884:	2800      	cmp	r0, #0
 8013886:	d169      	bne.n	801395c <__gethex+0x11c>
 8013888:	f898 0001 	ldrb.w	r0, [r8, #1]
 801388c:	465d      	mov	r5, fp
 801388e:	f7ff ffc1 	bl	8013814 <__hexdig_fun>
 8013892:	2800      	cmp	r0, #0
 8013894:	d064      	beq.n	8013960 <__gethex+0x120>
 8013896:	465a      	mov	r2, fp
 8013898:	7810      	ldrb	r0, [r2, #0]
 801389a:	2830      	cmp	r0, #48	; 0x30
 801389c:	4690      	mov	r8, r2
 801389e:	f102 0201 	add.w	r2, r2, #1
 80138a2:	d0f9      	beq.n	8013898 <__gethex+0x58>
 80138a4:	f7ff ffb6 	bl	8013814 <__hexdig_fun>
 80138a8:	2301      	movs	r3, #1
 80138aa:	fab0 f480 	clz	r4, r0
 80138ae:	0964      	lsrs	r4, r4, #5
 80138b0:	465e      	mov	r6, fp
 80138b2:	9301      	str	r3, [sp, #4]
 80138b4:	4642      	mov	r2, r8
 80138b6:	4615      	mov	r5, r2
 80138b8:	3201      	adds	r2, #1
 80138ba:	7828      	ldrb	r0, [r5, #0]
 80138bc:	f7ff ffaa 	bl	8013814 <__hexdig_fun>
 80138c0:	2800      	cmp	r0, #0
 80138c2:	d1f8      	bne.n	80138b6 <__gethex+0x76>
 80138c4:	4994      	ldr	r1, [pc, #592]	; (8013b18 <__gethex+0x2d8>)
 80138c6:	2201      	movs	r2, #1
 80138c8:	4628      	mov	r0, r5
 80138ca:	f7ff fed1 	bl	8013670 <strncmp>
 80138ce:	b978      	cbnz	r0, 80138f0 <__gethex+0xb0>
 80138d0:	b946      	cbnz	r6, 80138e4 <__gethex+0xa4>
 80138d2:	1c6e      	adds	r6, r5, #1
 80138d4:	4632      	mov	r2, r6
 80138d6:	4615      	mov	r5, r2
 80138d8:	3201      	adds	r2, #1
 80138da:	7828      	ldrb	r0, [r5, #0]
 80138dc:	f7ff ff9a 	bl	8013814 <__hexdig_fun>
 80138e0:	2800      	cmp	r0, #0
 80138e2:	d1f8      	bne.n	80138d6 <__gethex+0x96>
 80138e4:	1b73      	subs	r3, r6, r5
 80138e6:	009e      	lsls	r6, r3, #2
 80138e8:	e004      	b.n	80138f4 <__gethex+0xb4>
 80138ea:	2400      	movs	r4, #0
 80138ec:	4626      	mov	r6, r4
 80138ee:	e7e1      	b.n	80138b4 <__gethex+0x74>
 80138f0:	2e00      	cmp	r6, #0
 80138f2:	d1f7      	bne.n	80138e4 <__gethex+0xa4>
 80138f4:	782b      	ldrb	r3, [r5, #0]
 80138f6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80138fa:	2b50      	cmp	r3, #80	; 0x50
 80138fc:	d13d      	bne.n	801397a <__gethex+0x13a>
 80138fe:	786b      	ldrb	r3, [r5, #1]
 8013900:	2b2b      	cmp	r3, #43	; 0x2b
 8013902:	d02f      	beq.n	8013964 <__gethex+0x124>
 8013904:	2b2d      	cmp	r3, #45	; 0x2d
 8013906:	d031      	beq.n	801396c <__gethex+0x12c>
 8013908:	1c69      	adds	r1, r5, #1
 801390a:	f04f 0b00 	mov.w	fp, #0
 801390e:	7808      	ldrb	r0, [r1, #0]
 8013910:	f7ff ff80 	bl	8013814 <__hexdig_fun>
 8013914:	1e42      	subs	r2, r0, #1
 8013916:	b2d2      	uxtb	r2, r2
 8013918:	2a18      	cmp	r2, #24
 801391a:	d82e      	bhi.n	801397a <__gethex+0x13a>
 801391c:	f1a0 0210 	sub.w	r2, r0, #16
 8013920:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8013924:	f7ff ff76 	bl	8013814 <__hexdig_fun>
 8013928:	f100 3cff 	add.w	ip, r0, #4294967295
 801392c:	fa5f fc8c 	uxtb.w	ip, ip
 8013930:	f1bc 0f18 	cmp.w	ip, #24
 8013934:	d91d      	bls.n	8013972 <__gethex+0x132>
 8013936:	f1bb 0f00 	cmp.w	fp, #0
 801393a:	d000      	beq.n	801393e <__gethex+0xfe>
 801393c:	4252      	negs	r2, r2
 801393e:	4416      	add	r6, r2
 8013940:	f8ca 1000 	str.w	r1, [sl]
 8013944:	b1dc      	cbz	r4, 801397e <__gethex+0x13e>
 8013946:	9b01      	ldr	r3, [sp, #4]
 8013948:	2b00      	cmp	r3, #0
 801394a:	bf14      	ite	ne
 801394c:	f04f 0800 	movne.w	r8, #0
 8013950:	f04f 0806 	moveq.w	r8, #6
 8013954:	4640      	mov	r0, r8
 8013956:	b005      	add	sp, #20
 8013958:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801395c:	4645      	mov	r5, r8
 801395e:	4626      	mov	r6, r4
 8013960:	2401      	movs	r4, #1
 8013962:	e7c7      	b.n	80138f4 <__gethex+0xb4>
 8013964:	f04f 0b00 	mov.w	fp, #0
 8013968:	1ca9      	adds	r1, r5, #2
 801396a:	e7d0      	b.n	801390e <__gethex+0xce>
 801396c:	f04f 0b01 	mov.w	fp, #1
 8013970:	e7fa      	b.n	8013968 <__gethex+0x128>
 8013972:	230a      	movs	r3, #10
 8013974:	fb03 0002 	mla	r0, r3, r2, r0
 8013978:	e7d0      	b.n	801391c <__gethex+0xdc>
 801397a:	4629      	mov	r1, r5
 801397c:	e7e0      	b.n	8013940 <__gethex+0x100>
 801397e:	eba5 0308 	sub.w	r3, r5, r8
 8013982:	3b01      	subs	r3, #1
 8013984:	4621      	mov	r1, r4
 8013986:	2b07      	cmp	r3, #7
 8013988:	dc0a      	bgt.n	80139a0 <__gethex+0x160>
 801398a:	4648      	mov	r0, r9
 801398c:	f7fd ff32 	bl	80117f4 <_Balloc>
 8013990:	4604      	mov	r4, r0
 8013992:	b940      	cbnz	r0, 80139a6 <__gethex+0x166>
 8013994:	4b61      	ldr	r3, [pc, #388]	; (8013b1c <__gethex+0x2dc>)
 8013996:	4602      	mov	r2, r0
 8013998:	21e4      	movs	r1, #228	; 0xe4
 801399a:	4861      	ldr	r0, [pc, #388]	; (8013b20 <__gethex+0x2e0>)
 801399c:	f7ff feb4 	bl	8013708 <__assert_func>
 80139a0:	3101      	adds	r1, #1
 80139a2:	105b      	asrs	r3, r3, #1
 80139a4:	e7ef      	b.n	8013986 <__gethex+0x146>
 80139a6:	f100 0a14 	add.w	sl, r0, #20
 80139aa:	2300      	movs	r3, #0
 80139ac:	495a      	ldr	r1, [pc, #360]	; (8013b18 <__gethex+0x2d8>)
 80139ae:	f8cd a004 	str.w	sl, [sp, #4]
 80139b2:	469b      	mov	fp, r3
 80139b4:	45a8      	cmp	r8, r5
 80139b6:	d342      	bcc.n	8013a3e <__gethex+0x1fe>
 80139b8:	9801      	ldr	r0, [sp, #4]
 80139ba:	f840 bb04 	str.w	fp, [r0], #4
 80139be:	eba0 000a 	sub.w	r0, r0, sl
 80139c2:	1080      	asrs	r0, r0, #2
 80139c4:	6120      	str	r0, [r4, #16]
 80139c6:	ea4f 1840 	mov.w	r8, r0, lsl #5
 80139ca:	4658      	mov	r0, fp
 80139cc:	f7fe f804 	bl	80119d8 <__hi0bits>
 80139d0:	683d      	ldr	r5, [r7, #0]
 80139d2:	eba8 0000 	sub.w	r0, r8, r0
 80139d6:	42a8      	cmp	r0, r5
 80139d8:	dd59      	ble.n	8013a8e <__gethex+0x24e>
 80139da:	eba0 0805 	sub.w	r8, r0, r5
 80139de:	4641      	mov	r1, r8
 80139e0:	4620      	mov	r0, r4
 80139e2:	f7fe fb93 	bl	801210c <__any_on>
 80139e6:	4683      	mov	fp, r0
 80139e8:	b1b8      	cbz	r0, 8013a1a <__gethex+0x1da>
 80139ea:	f108 33ff 	add.w	r3, r8, #4294967295
 80139ee:	1159      	asrs	r1, r3, #5
 80139f0:	f003 021f 	and.w	r2, r3, #31
 80139f4:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 80139f8:	f04f 0b01 	mov.w	fp, #1
 80139fc:	fa0b f202 	lsl.w	r2, fp, r2
 8013a00:	420a      	tst	r2, r1
 8013a02:	d00a      	beq.n	8013a1a <__gethex+0x1da>
 8013a04:	455b      	cmp	r3, fp
 8013a06:	dd06      	ble.n	8013a16 <__gethex+0x1d6>
 8013a08:	f1a8 0102 	sub.w	r1, r8, #2
 8013a0c:	4620      	mov	r0, r4
 8013a0e:	f7fe fb7d 	bl	801210c <__any_on>
 8013a12:	2800      	cmp	r0, #0
 8013a14:	d138      	bne.n	8013a88 <__gethex+0x248>
 8013a16:	f04f 0b02 	mov.w	fp, #2
 8013a1a:	4641      	mov	r1, r8
 8013a1c:	4620      	mov	r0, r4
 8013a1e:	f7ff fea7 	bl	8013770 <rshift>
 8013a22:	4446      	add	r6, r8
 8013a24:	68bb      	ldr	r3, [r7, #8]
 8013a26:	42b3      	cmp	r3, r6
 8013a28:	da41      	bge.n	8013aae <__gethex+0x26e>
 8013a2a:	4621      	mov	r1, r4
 8013a2c:	4648      	mov	r0, r9
 8013a2e:	f7fd ff21 	bl	8011874 <_Bfree>
 8013a32:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8013a34:	2300      	movs	r3, #0
 8013a36:	6013      	str	r3, [r2, #0]
 8013a38:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 8013a3c:	e78a      	b.n	8013954 <__gethex+0x114>
 8013a3e:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 8013a42:	2a2e      	cmp	r2, #46	; 0x2e
 8013a44:	d014      	beq.n	8013a70 <__gethex+0x230>
 8013a46:	2b20      	cmp	r3, #32
 8013a48:	d106      	bne.n	8013a58 <__gethex+0x218>
 8013a4a:	9b01      	ldr	r3, [sp, #4]
 8013a4c:	f843 bb04 	str.w	fp, [r3], #4
 8013a50:	f04f 0b00 	mov.w	fp, #0
 8013a54:	9301      	str	r3, [sp, #4]
 8013a56:	465b      	mov	r3, fp
 8013a58:	7828      	ldrb	r0, [r5, #0]
 8013a5a:	9303      	str	r3, [sp, #12]
 8013a5c:	f7ff feda 	bl	8013814 <__hexdig_fun>
 8013a60:	9b03      	ldr	r3, [sp, #12]
 8013a62:	f000 000f 	and.w	r0, r0, #15
 8013a66:	4098      	lsls	r0, r3
 8013a68:	ea4b 0b00 	orr.w	fp, fp, r0
 8013a6c:	3304      	adds	r3, #4
 8013a6e:	e7a1      	b.n	80139b4 <__gethex+0x174>
 8013a70:	45a8      	cmp	r8, r5
 8013a72:	d8e8      	bhi.n	8013a46 <__gethex+0x206>
 8013a74:	2201      	movs	r2, #1
 8013a76:	4628      	mov	r0, r5
 8013a78:	9303      	str	r3, [sp, #12]
 8013a7a:	f7ff fdf9 	bl	8013670 <strncmp>
 8013a7e:	4926      	ldr	r1, [pc, #152]	; (8013b18 <__gethex+0x2d8>)
 8013a80:	9b03      	ldr	r3, [sp, #12]
 8013a82:	2800      	cmp	r0, #0
 8013a84:	d1df      	bne.n	8013a46 <__gethex+0x206>
 8013a86:	e795      	b.n	80139b4 <__gethex+0x174>
 8013a88:	f04f 0b03 	mov.w	fp, #3
 8013a8c:	e7c5      	b.n	8013a1a <__gethex+0x1da>
 8013a8e:	da0b      	bge.n	8013aa8 <__gethex+0x268>
 8013a90:	eba5 0800 	sub.w	r8, r5, r0
 8013a94:	4621      	mov	r1, r4
 8013a96:	4642      	mov	r2, r8
 8013a98:	4648      	mov	r0, r9
 8013a9a:	f7fe f905 	bl	8011ca8 <__lshift>
 8013a9e:	eba6 0608 	sub.w	r6, r6, r8
 8013aa2:	4604      	mov	r4, r0
 8013aa4:	f100 0a14 	add.w	sl, r0, #20
 8013aa8:	f04f 0b00 	mov.w	fp, #0
 8013aac:	e7ba      	b.n	8013a24 <__gethex+0x1e4>
 8013aae:	687b      	ldr	r3, [r7, #4]
 8013ab0:	42b3      	cmp	r3, r6
 8013ab2:	dd73      	ble.n	8013b9c <__gethex+0x35c>
 8013ab4:	1b9e      	subs	r6, r3, r6
 8013ab6:	42b5      	cmp	r5, r6
 8013ab8:	dc34      	bgt.n	8013b24 <__gethex+0x2e4>
 8013aba:	68fb      	ldr	r3, [r7, #12]
 8013abc:	2b02      	cmp	r3, #2
 8013abe:	d023      	beq.n	8013b08 <__gethex+0x2c8>
 8013ac0:	2b03      	cmp	r3, #3
 8013ac2:	d025      	beq.n	8013b10 <__gethex+0x2d0>
 8013ac4:	2b01      	cmp	r3, #1
 8013ac6:	d115      	bne.n	8013af4 <__gethex+0x2b4>
 8013ac8:	42b5      	cmp	r5, r6
 8013aca:	d113      	bne.n	8013af4 <__gethex+0x2b4>
 8013acc:	2d01      	cmp	r5, #1
 8013ace:	d10b      	bne.n	8013ae8 <__gethex+0x2a8>
 8013ad0:	9a02      	ldr	r2, [sp, #8]
 8013ad2:	687b      	ldr	r3, [r7, #4]
 8013ad4:	6013      	str	r3, [r2, #0]
 8013ad6:	2301      	movs	r3, #1
 8013ad8:	6123      	str	r3, [r4, #16]
 8013ada:	f8ca 3000 	str.w	r3, [sl]
 8013ade:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8013ae0:	f04f 0862 	mov.w	r8, #98	; 0x62
 8013ae4:	601c      	str	r4, [r3, #0]
 8013ae6:	e735      	b.n	8013954 <__gethex+0x114>
 8013ae8:	1e69      	subs	r1, r5, #1
 8013aea:	4620      	mov	r0, r4
 8013aec:	f7fe fb0e 	bl	801210c <__any_on>
 8013af0:	2800      	cmp	r0, #0
 8013af2:	d1ed      	bne.n	8013ad0 <__gethex+0x290>
 8013af4:	4621      	mov	r1, r4
 8013af6:	4648      	mov	r0, r9
 8013af8:	f7fd febc 	bl	8011874 <_Bfree>
 8013afc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8013afe:	2300      	movs	r3, #0
 8013b00:	6013      	str	r3, [r2, #0]
 8013b02:	f04f 0850 	mov.w	r8, #80	; 0x50
 8013b06:	e725      	b.n	8013954 <__gethex+0x114>
 8013b08:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8013b0a:	2b00      	cmp	r3, #0
 8013b0c:	d1f2      	bne.n	8013af4 <__gethex+0x2b4>
 8013b0e:	e7df      	b.n	8013ad0 <__gethex+0x290>
 8013b10:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8013b12:	2b00      	cmp	r3, #0
 8013b14:	d1dc      	bne.n	8013ad0 <__gethex+0x290>
 8013b16:	e7ed      	b.n	8013af4 <__gethex+0x2b4>
 8013b18:	08016b84 	.word	0x08016b84
 8013b1c:	08016a19 	.word	0x08016a19
 8013b20:	08016d2e 	.word	0x08016d2e
 8013b24:	f106 38ff 	add.w	r8, r6, #4294967295
 8013b28:	f1bb 0f00 	cmp.w	fp, #0
 8013b2c:	d133      	bne.n	8013b96 <__gethex+0x356>
 8013b2e:	f1b8 0f00 	cmp.w	r8, #0
 8013b32:	d004      	beq.n	8013b3e <__gethex+0x2fe>
 8013b34:	4641      	mov	r1, r8
 8013b36:	4620      	mov	r0, r4
 8013b38:	f7fe fae8 	bl	801210c <__any_on>
 8013b3c:	4683      	mov	fp, r0
 8013b3e:	ea4f 1268 	mov.w	r2, r8, asr #5
 8013b42:	2301      	movs	r3, #1
 8013b44:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8013b48:	f008 081f 	and.w	r8, r8, #31
 8013b4c:	fa03 f308 	lsl.w	r3, r3, r8
 8013b50:	4213      	tst	r3, r2
 8013b52:	4631      	mov	r1, r6
 8013b54:	4620      	mov	r0, r4
 8013b56:	bf18      	it	ne
 8013b58:	f04b 0b02 	orrne.w	fp, fp, #2
 8013b5c:	1bad      	subs	r5, r5, r6
 8013b5e:	f7ff fe07 	bl	8013770 <rshift>
 8013b62:	687e      	ldr	r6, [r7, #4]
 8013b64:	f04f 0802 	mov.w	r8, #2
 8013b68:	f1bb 0f00 	cmp.w	fp, #0
 8013b6c:	d04a      	beq.n	8013c04 <__gethex+0x3c4>
 8013b6e:	68fb      	ldr	r3, [r7, #12]
 8013b70:	2b02      	cmp	r3, #2
 8013b72:	d016      	beq.n	8013ba2 <__gethex+0x362>
 8013b74:	2b03      	cmp	r3, #3
 8013b76:	d018      	beq.n	8013baa <__gethex+0x36a>
 8013b78:	2b01      	cmp	r3, #1
 8013b7a:	d109      	bne.n	8013b90 <__gethex+0x350>
 8013b7c:	f01b 0f02 	tst.w	fp, #2
 8013b80:	d006      	beq.n	8013b90 <__gethex+0x350>
 8013b82:	f8da 3000 	ldr.w	r3, [sl]
 8013b86:	ea4b 0b03 	orr.w	fp, fp, r3
 8013b8a:	f01b 0f01 	tst.w	fp, #1
 8013b8e:	d10f      	bne.n	8013bb0 <__gethex+0x370>
 8013b90:	f048 0810 	orr.w	r8, r8, #16
 8013b94:	e036      	b.n	8013c04 <__gethex+0x3c4>
 8013b96:	f04f 0b01 	mov.w	fp, #1
 8013b9a:	e7d0      	b.n	8013b3e <__gethex+0x2fe>
 8013b9c:	f04f 0801 	mov.w	r8, #1
 8013ba0:	e7e2      	b.n	8013b68 <__gethex+0x328>
 8013ba2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8013ba4:	f1c3 0301 	rsb	r3, r3, #1
 8013ba8:	930f      	str	r3, [sp, #60]	; 0x3c
 8013baa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8013bac:	2b00      	cmp	r3, #0
 8013bae:	d0ef      	beq.n	8013b90 <__gethex+0x350>
 8013bb0:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8013bb4:	f104 0214 	add.w	r2, r4, #20
 8013bb8:	ea4f 038b 	mov.w	r3, fp, lsl #2
 8013bbc:	9301      	str	r3, [sp, #4]
 8013bbe:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 8013bc2:	2300      	movs	r3, #0
 8013bc4:	4694      	mov	ip, r2
 8013bc6:	f852 1b04 	ldr.w	r1, [r2], #4
 8013bca:	f1b1 3fff 	cmp.w	r1, #4294967295
 8013bce:	d01e      	beq.n	8013c0e <__gethex+0x3ce>
 8013bd0:	3101      	adds	r1, #1
 8013bd2:	f8cc 1000 	str.w	r1, [ip]
 8013bd6:	f1b8 0f02 	cmp.w	r8, #2
 8013bda:	f104 0214 	add.w	r2, r4, #20
 8013bde:	d13d      	bne.n	8013c5c <__gethex+0x41c>
 8013be0:	683b      	ldr	r3, [r7, #0]
 8013be2:	3b01      	subs	r3, #1
 8013be4:	42ab      	cmp	r3, r5
 8013be6:	d10b      	bne.n	8013c00 <__gethex+0x3c0>
 8013be8:	1169      	asrs	r1, r5, #5
 8013bea:	2301      	movs	r3, #1
 8013bec:	f005 051f 	and.w	r5, r5, #31
 8013bf0:	fa03 f505 	lsl.w	r5, r3, r5
 8013bf4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8013bf8:	421d      	tst	r5, r3
 8013bfa:	bf18      	it	ne
 8013bfc:	f04f 0801 	movne.w	r8, #1
 8013c00:	f048 0820 	orr.w	r8, r8, #32
 8013c04:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8013c06:	601c      	str	r4, [r3, #0]
 8013c08:	9b02      	ldr	r3, [sp, #8]
 8013c0a:	601e      	str	r6, [r3, #0]
 8013c0c:	e6a2      	b.n	8013954 <__gethex+0x114>
 8013c0e:	4290      	cmp	r0, r2
 8013c10:	f842 3c04 	str.w	r3, [r2, #-4]
 8013c14:	d8d6      	bhi.n	8013bc4 <__gethex+0x384>
 8013c16:	68a2      	ldr	r2, [r4, #8]
 8013c18:	4593      	cmp	fp, r2
 8013c1a:	db17      	blt.n	8013c4c <__gethex+0x40c>
 8013c1c:	6861      	ldr	r1, [r4, #4]
 8013c1e:	4648      	mov	r0, r9
 8013c20:	3101      	adds	r1, #1
 8013c22:	f7fd fde7 	bl	80117f4 <_Balloc>
 8013c26:	4682      	mov	sl, r0
 8013c28:	b918      	cbnz	r0, 8013c32 <__gethex+0x3f2>
 8013c2a:	4b1b      	ldr	r3, [pc, #108]	; (8013c98 <__gethex+0x458>)
 8013c2c:	4602      	mov	r2, r0
 8013c2e:	2184      	movs	r1, #132	; 0x84
 8013c30:	e6b3      	b.n	801399a <__gethex+0x15a>
 8013c32:	6922      	ldr	r2, [r4, #16]
 8013c34:	3202      	adds	r2, #2
 8013c36:	f104 010c 	add.w	r1, r4, #12
 8013c3a:	0092      	lsls	r2, r2, #2
 8013c3c:	300c      	adds	r0, #12
 8013c3e:	f7fc fe48 	bl	80108d2 <memcpy>
 8013c42:	4621      	mov	r1, r4
 8013c44:	4648      	mov	r0, r9
 8013c46:	f7fd fe15 	bl	8011874 <_Bfree>
 8013c4a:	4654      	mov	r4, sl
 8013c4c:	6922      	ldr	r2, [r4, #16]
 8013c4e:	1c51      	adds	r1, r2, #1
 8013c50:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8013c54:	6121      	str	r1, [r4, #16]
 8013c56:	2101      	movs	r1, #1
 8013c58:	6151      	str	r1, [r2, #20]
 8013c5a:	e7bc      	b.n	8013bd6 <__gethex+0x396>
 8013c5c:	6921      	ldr	r1, [r4, #16]
 8013c5e:	4559      	cmp	r1, fp
 8013c60:	dd0b      	ble.n	8013c7a <__gethex+0x43a>
 8013c62:	2101      	movs	r1, #1
 8013c64:	4620      	mov	r0, r4
 8013c66:	f7ff fd83 	bl	8013770 <rshift>
 8013c6a:	68bb      	ldr	r3, [r7, #8]
 8013c6c:	3601      	adds	r6, #1
 8013c6e:	42b3      	cmp	r3, r6
 8013c70:	f6ff aedb 	blt.w	8013a2a <__gethex+0x1ea>
 8013c74:	f04f 0801 	mov.w	r8, #1
 8013c78:	e7c2      	b.n	8013c00 <__gethex+0x3c0>
 8013c7a:	f015 051f 	ands.w	r5, r5, #31
 8013c7e:	d0f9      	beq.n	8013c74 <__gethex+0x434>
 8013c80:	9b01      	ldr	r3, [sp, #4]
 8013c82:	441a      	add	r2, r3
 8013c84:	f1c5 0520 	rsb	r5, r5, #32
 8013c88:	f852 0c04 	ldr.w	r0, [r2, #-4]
 8013c8c:	f7fd fea4 	bl	80119d8 <__hi0bits>
 8013c90:	42a8      	cmp	r0, r5
 8013c92:	dbe6      	blt.n	8013c62 <__gethex+0x422>
 8013c94:	e7ee      	b.n	8013c74 <__gethex+0x434>
 8013c96:	bf00      	nop
 8013c98:	08016a19 	.word	0x08016a19

08013c9c <L_shift>:
 8013c9c:	f1c2 0208 	rsb	r2, r2, #8
 8013ca0:	0092      	lsls	r2, r2, #2
 8013ca2:	b570      	push	{r4, r5, r6, lr}
 8013ca4:	f1c2 0620 	rsb	r6, r2, #32
 8013ca8:	6843      	ldr	r3, [r0, #4]
 8013caa:	6804      	ldr	r4, [r0, #0]
 8013cac:	fa03 f506 	lsl.w	r5, r3, r6
 8013cb0:	432c      	orrs	r4, r5
 8013cb2:	40d3      	lsrs	r3, r2
 8013cb4:	6004      	str	r4, [r0, #0]
 8013cb6:	f840 3f04 	str.w	r3, [r0, #4]!
 8013cba:	4288      	cmp	r0, r1
 8013cbc:	d3f4      	bcc.n	8013ca8 <L_shift+0xc>
 8013cbe:	bd70      	pop	{r4, r5, r6, pc}

08013cc0 <__match>:
 8013cc0:	b530      	push	{r4, r5, lr}
 8013cc2:	6803      	ldr	r3, [r0, #0]
 8013cc4:	3301      	adds	r3, #1
 8013cc6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8013cca:	b914      	cbnz	r4, 8013cd2 <__match+0x12>
 8013ccc:	6003      	str	r3, [r0, #0]
 8013cce:	2001      	movs	r0, #1
 8013cd0:	bd30      	pop	{r4, r5, pc}
 8013cd2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013cd6:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8013cda:	2d19      	cmp	r5, #25
 8013cdc:	bf98      	it	ls
 8013cde:	3220      	addls	r2, #32
 8013ce0:	42a2      	cmp	r2, r4
 8013ce2:	d0f0      	beq.n	8013cc6 <__match+0x6>
 8013ce4:	2000      	movs	r0, #0
 8013ce6:	e7f3      	b.n	8013cd0 <__match+0x10>

08013ce8 <__hexnan>:
 8013ce8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013cec:	680b      	ldr	r3, [r1, #0]
 8013cee:	6801      	ldr	r1, [r0, #0]
 8013cf0:	115e      	asrs	r6, r3, #5
 8013cf2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8013cf6:	f013 031f 	ands.w	r3, r3, #31
 8013cfa:	b087      	sub	sp, #28
 8013cfc:	bf18      	it	ne
 8013cfe:	3604      	addne	r6, #4
 8013d00:	2500      	movs	r5, #0
 8013d02:	1f37      	subs	r7, r6, #4
 8013d04:	4682      	mov	sl, r0
 8013d06:	4690      	mov	r8, r2
 8013d08:	9301      	str	r3, [sp, #4]
 8013d0a:	f846 5c04 	str.w	r5, [r6, #-4]
 8013d0e:	46b9      	mov	r9, r7
 8013d10:	463c      	mov	r4, r7
 8013d12:	9502      	str	r5, [sp, #8]
 8013d14:	46ab      	mov	fp, r5
 8013d16:	784a      	ldrb	r2, [r1, #1]
 8013d18:	1c4b      	adds	r3, r1, #1
 8013d1a:	9303      	str	r3, [sp, #12]
 8013d1c:	b342      	cbz	r2, 8013d70 <__hexnan+0x88>
 8013d1e:	4610      	mov	r0, r2
 8013d20:	9105      	str	r1, [sp, #20]
 8013d22:	9204      	str	r2, [sp, #16]
 8013d24:	f7ff fd76 	bl	8013814 <__hexdig_fun>
 8013d28:	2800      	cmp	r0, #0
 8013d2a:	d14f      	bne.n	8013dcc <__hexnan+0xe4>
 8013d2c:	9a04      	ldr	r2, [sp, #16]
 8013d2e:	9905      	ldr	r1, [sp, #20]
 8013d30:	2a20      	cmp	r2, #32
 8013d32:	d818      	bhi.n	8013d66 <__hexnan+0x7e>
 8013d34:	9b02      	ldr	r3, [sp, #8]
 8013d36:	459b      	cmp	fp, r3
 8013d38:	dd13      	ble.n	8013d62 <__hexnan+0x7a>
 8013d3a:	454c      	cmp	r4, r9
 8013d3c:	d206      	bcs.n	8013d4c <__hexnan+0x64>
 8013d3e:	2d07      	cmp	r5, #7
 8013d40:	dc04      	bgt.n	8013d4c <__hexnan+0x64>
 8013d42:	462a      	mov	r2, r5
 8013d44:	4649      	mov	r1, r9
 8013d46:	4620      	mov	r0, r4
 8013d48:	f7ff ffa8 	bl	8013c9c <L_shift>
 8013d4c:	4544      	cmp	r4, r8
 8013d4e:	d950      	bls.n	8013df2 <__hexnan+0x10a>
 8013d50:	2300      	movs	r3, #0
 8013d52:	f1a4 0904 	sub.w	r9, r4, #4
 8013d56:	f844 3c04 	str.w	r3, [r4, #-4]
 8013d5a:	f8cd b008 	str.w	fp, [sp, #8]
 8013d5e:	464c      	mov	r4, r9
 8013d60:	461d      	mov	r5, r3
 8013d62:	9903      	ldr	r1, [sp, #12]
 8013d64:	e7d7      	b.n	8013d16 <__hexnan+0x2e>
 8013d66:	2a29      	cmp	r2, #41	; 0x29
 8013d68:	d155      	bne.n	8013e16 <__hexnan+0x12e>
 8013d6a:	3102      	adds	r1, #2
 8013d6c:	f8ca 1000 	str.w	r1, [sl]
 8013d70:	f1bb 0f00 	cmp.w	fp, #0
 8013d74:	d04f      	beq.n	8013e16 <__hexnan+0x12e>
 8013d76:	454c      	cmp	r4, r9
 8013d78:	d206      	bcs.n	8013d88 <__hexnan+0xa0>
 8013d7a:	2d07      	cmp	r5, #7
 8013d7c:	dc04      	bgt.n	8013d88 <__hexnan+0xa0>
 8013d7e:	462a      	mov	r2, r5
 8013d80:	4649      	mov	r1, r9
 8013d82:	4620      	mov	r0, r4
 8013d84:	f7ff ff8a 	bl	8013c9c <L_shift>
 8013d88:	4544      	cmp	r4, r8
 8013d8a:	d934      	bls.n	8013df6 <__hexnan+0x10e>
 8013d8c:	f1a8 0204 	sub.w	r2, r8, #4
 8013d90:	4623      	mov	r3, r4
 8013d92:	f853 1b04 	ldr.w	r1, [r3], #4
 8013d96:	f842 1f04 	str.w	r1, [r2, #4]!
 8013d9a:	429f      	cmp	r7, r3
 8013d9c:	d2f9      	bcs.n	8013d92 <__hexnan+0xaa>
 8013d9e:	1b3b      	subs	r3, r7, r4
 8013da0:	f023 0303 	bic.w	r3, r3, #3
 8013da4:	3304      	adds	r3, #4
 8013da6:	3e03      	subs	r6, #3
 8013da8:	3401      	adds	r4, #1
 8013daa:	42a6      	cmp	r6, r4
 8013dac:	bf38      	it	cc
 8013dae:	2304      	movcc	r3, #4
 8013db0:	4443      	add	r3, r8
 8013db2:	2200      	movs	r2, #0
 8013db4:	f843 2b04 	str.w	r2, [r3], #4
 8013db8:	429f      	cmp	r7, r3
 8013dba:	d2fb      	bcs.n	8013db4 <__hexnan+0xcc>
 8013dbc:	683b      	ldr	r3, [r7, #0]
 8013dbe:	b91b      	cbnz	r3, 8013dc8 <__hexnan+0xe0>
 8013dc0:	4547      	cmp	r7, r8
 8013dc2:	d126      	bne.n	8013e12 <__hexnan+0x12a>
 8013dc4:	2301      	movs	r3, #1
 8013dc6:	603b      	str	r3, [r7, #0]
 8013dc8:	2005      	movs	r0, #5
 8013dca:	e025      	b.n	8013e18 <__hexnan+0x130>
 8013dcc:	3501      	adds	r5, #1
 8013dce:	2d08      	cmp	r5, #8
 8013dd0:	f10b 0b01 	add.w	fp, fp, #1
 8013dd4:	dd06      	ble.n	8013de4 <__hexnan+0xfc>
 8013dd6:	4544      	cmp	r4, r8
 8013dd8:	d9c3      	bls.n	8013d62 <__hexnan+0x7a>
 8013dda:	2300      	movs	r3, #0
 8013ddc:	f844 3c04 	str.w	r3, [r4, #-4]
 8013de0:	2501      	movs	r5, #1
 8013de2:	3c04      	subs	r4, #4
 8013de4:	6822      	ldr	r2, [r4, #0]
 8013de6:	f000 000f 	and.w	r0, r0, #15
 8013dea:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8013dee:	6020      	str	r0, [r4, #0]
 8013df0:	e7b7      	b.n	8013d62 <__hexnan+0x7a>
 8013df2:	2508      	movs	r5, #8
 8013df4:	e7b5      	b.n	8013d62 <__hexnan+0x7a>
 8013df6:	9b01      	ldr	r3, [sp, #4]
 8013df8:	2b00      	cmp	r3, #0
 8013dfa:	d0df      	beq.n	8013dbc <__hexnan+0xd4>
 8013dfc:	f1c3 0320 	rsb	r3, r3, #32
 8013e00:	f04f 32ff 	mov.w	r2, #4294967295
 8013e04:	40da      	lsrs	r2, r3
 8013e06:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8013e0a:	4013      	ands	r3, r2
 8013e0c:	f846 3c04 	str.w	r3, [r6, #-4]
 8013e10:	e7d4      	b.n	8013dbc <__hexnan+0xd4>
 8013e12:	3f04      	subs	r7, #4
 8013e14:	e7d2      	b.n	8013dbc <__hexnan+0xd4>
 8013e16:	2004      	movs	r0, #4
 8013e18:	b007      	add	sp, #28
 8013e1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08013e1e <__ascii_mbtowc>:
 8013e1e:	b082      	sub	sp, #8
 8013e20:	b901      	cbnz	r1, 8013e24 <__ascii_mbtowc+0x6>
 8013e22:	a901      	add	r1, sp, #4
 8013e24:	b142      	cbz	r2, 8013e38 <__ascii_mbtowc+0x1a>
 8013e26:	b14b      	cbz	r3, 8013e3c <__ascii_mbtowc+0x1e>
 8013e28:	7813      	ldrb	r3, [r2, #0]
 8013e2a:	600b      	str	r3, [r1, #0]
 8013e2c:	7812      	ldrb	r2, [r2, #0]
 8013e2e:	1e10      	subs	r0, r2, #0
 8013e30:	bf18      	it	ne
 8013e32:	2001      	movne	r0, #1
 8013e34:	b002      	add	sp, #8
 8013e36:	4770      	bx	lr
 8013e38:	4610      	mov	r0, r2
 8013e3a:	e7fb      	b.n	8013e34 <__ascii_mbtowc+0x16>
 8013e3c:	f06f 0001 	mvn.w	r0, #1
 8013e40:	e7f8      	b.n	8013e34 <__ascii_mbtowc+0x16>

08013e42 <_realloc_r>:
 8013e42:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013e46:	4680      	mov	r8, r0
 8013e48:	4614      	mov	r4, r2
 8013e4a:	460e      	mov	r6, r1
 8013e4c:	b921      	cbnz	r1, 8013e58 <_realloc_r+0x16>
 8013e4e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013e52:	4611      	mov	r1, r2
 8013e54:	f7fd bc42 	b.w	80116dc <_malloc_r>
 8013e58:	b92a      	cbnz	r2, 8013e66 <_realloc_r+0x24>
 8013e5a:	f7fd fbcb 	bl	80115f4 <_free_r>
 8013e5e:	4625      	mov	r5, r4
 8013e60:	4628      	mov	r0, r5
 8013e62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013e66:	f000 f842 	bl	8013eee <_malloc_usable_size_r>
 8013e6a:	4284      	cmp	r4, r0
 8013e6c:	4607      	mov	r7, r0
 8013e6e:	d802      	bhi.n	8013e76 <_realloc_r+0x34>
 8013e70:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8013e74:	d812      	bhi.n	8013e9c <_realloc_r+0x5a>
 8013e76:	4621      	mov	r1, r4
 8013e78:	4640      	mov	r0, r8
 8013e7a:	f7fd fc2f 	bl	80116dc <_malloc_r>
 8013e7e:	4605      	mov	r5, r0
 8013e80:	2800      	cmp	r0, #0
 8013e82:	d0ed      	beq.n	8013e60 <_realloc_r+0x1e>
 8013e84:	42bc      	cmp	r4, r7
 8013e86:	4622      	mov	r2, r4
 8013e88:	4631      	mov	r1, r6
 8013e8a:	bf28      	it	cs
 8013e8c:	463a      	movcs	r2, r7
 8013e8e:	f7fc fd20 	bl	80108d2 <memcpy>
 8013e92:	4631      	mov	r1, r6
 8013e94:	4640      	mov	r0, r8
 8013e96:	f7fd fbad 	bl	80115f4 <_free_r>
 8013e9a:	e7e1      	b.n	8013e60 <_realloc_r+0x1e>
 8013e9c:	4635      	mov	r5, r6
 8013e9e:	e7df      	b.n	8013e60 <_realloc_r+0x1e>

08013ea0 <__ascii_wctomb>:
 8013ea0:	b149      	cbz	r1, 8013eb6 <__ascii_wctomb+0x16>
 8013ea2:	2aff      	cmp	r2, #255	; 0xff
 8013ea4:	bf85      	ittet	hi
 8013ea6:	238a      	movhi	r3, #138	; 0x8a
 8013ea8:	6003      	strhi	r3, [r0, #0]
 8013eaa:	700a      	strbls	r2, [r1, #0]
 8013eac:	f04f 30ff 	movhi.w	r0, #4294967295
 8013eb0:	bf98      	it	ls
 8013eb2:	2001      	movls	r0, #1
 8013eb4:	4770      	bx	lr
 8013eb6:	4608      	mov	r0, r1
 8013eb8:	4770      	bx	lr
	...

08013ebc <fiprintf>:
 8013ebc:	b40e      	push	{r1, r2, r3}
 8013ebe:	b503      	push	{r0, r1, lr}
 8013ec0:	4601      	mov	r1, r0
 8013ec2:	ab03      	add	r3, sp, #12
 8013ec4:	4805      	ldr	r0, [pc, #20]	; (8013edc <fiprintf+0x20>)
 8013ec6:	f853 2b04 	ldr.w	r2, [r3], #4
 8013eca:	6800      	ldr	r0, [r0, #0]
 8013ecc:	9301      	str	r3, [sp, #4]
 8013ece:	f7ff f957 	bl	8013180 <_vfiprintf_r>
 8013ed2:	b002      	add	sp, #8
 8013ed4:	f85d eb04 	ldr.w	lr, [sp], #4
 8013ed8:	b003      	add	sp, #12
 8013eda:	4770      	bx	lr
 8013edc:	200000a4 	.word	0x200000a4

08013ee0 <abort>:
 8013ee0:	b508      	push	{r3, lr}
 8013ee2:	2006      	movs	r0, #6
 8013ee4:	f000 f834 	bl	8013f50 <raise>
 8013ee8:	2001      	movs	r0, #1
 8013eea:	f7ef fc82 	bl	80037f2 <_exit>

08013eee <_malloc_usable_size_r>:
 8013eee:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013ef2:	1f18      	subs	r0, r3, #4
 8013ef4:	2b00      	cmp	r3, #0
 8013ef6:	bfbc      	itt	lt
 8013ef8:	580b      	ldrlt	r3, [r1, r0]
 8013efa:	18c0      	addlt	r0, r0, r3
 8013efc:	4770      	bx	lr

08013efe <_raise_r>:
 8013efe:	291f      	cmp	r1, #31
 8013f00:	b538      	push	{r3, r4, r5, lr}
 8013f02:	4604      	mov	r4, r0
 8013f04:	460d      	mov	r5, r1
 8013f06:	d904      	bls.n	8013f12 <_raise_r+0x14>
 8013f08:	2316      	movs	r3, #22
 8013f0a:	6003      	str	r3, [r0, #0]
 8013f0c:	f04f 30ff 	mov.w	r0, #4294967295
 8013f10:	bd38      	pop	{r3, r4, r5, pc}
 8013f12:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8013f14:	b112      	cbz	r2, 8013f1c <_raise_r+0x1e>
 8013f16:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8013f1a:	b94b      	cbnz	r3, 8013f30 <_raise_r+0x32>
 8013f1c:	4620      	mov	r0, r4
 8013f1e:	f000 f831 	bl	8013f84 <_getpid_r>
 8013f22:	462a      	mov	r2, r5
 8013f24:	4601      	mov	r1, r0
 8013f26:	4620      	mov	r0, r4
 8013f28:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013f2c:	f000 b818 	b.w	8013f60 <_kill_r>
 8013f30:	2b01      	cmp	r3, #1
 8013f32:	d00a      	beq.n	8013f4a <_raise_r+0x4c>
 8013f34:	1c59      	adds	r1, r3, #1
 8013f36:	d103      	bne.n	8013f40 <_raise_r+0x42>
 8013f38:	2316      	movs	r3, #22
 8013f3a:	6003      	str	r3, [r0, #0]
 8013f3c:	2001      	movs	r0, #1
 8013f3e:	e7e7      	b.n	8013f10 <_raise_r+0x12>
 8013f40:	2400      	movs	r4, #0
 8013f42:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8013f46:	4628      	mov	r0, r5
 8013f48:	4798      	blx	r3
 8013f4a:	2000      	movs	r0, #0
 8013f4c:	e7e0      	b.n	8013f10 <_raise_r+0x12>
	...

08013f50 <raise>:
 8013f50:	4b02      	ldr	r3, [pc, #8]	; (8013f5c <raise+0xc>)
 8013f52:	4601      	mov	r1, r0
 8013f54:	6818      	ldr	r0, [r3, #0]
 8013f56:	f7ff bfd2 	b.w	8013efe <_raise_r>
 8013f5a:	bf00      	nop
 8013f5c:	200000a4 	.word	0x200000a4

08013f60 <_kill_r>:
 8013f60:	b538      	push	{r3, r4, r5, lr}
 8013f62:	4d07      	ldr	r5, [pc, #28]	; (8013f80 <_kill_r+0x20>)
 8013f64:	2300      	movs	r3, #0
 8013f66:	4604      	mov	r4, r0
 8013f68:	4608      	mov	r0, r1
 8013f6a:	4611      	mov	r1, r2
 8013f6c:	602b      	str	r3, [r5, #0]
 8013f6e:	f7ef fc30 	bl	80037d2 <_kill>
 8013f72:	1c43      	adds	r3, r0, #1
 8013f74:	d102      	bne.n	8013f7c <_kill_r+0x1c>
 8013f76:	682b      	ldr	r3, [r5, #0]
 8013f78:	b103      	cbz	r3, 8013f7c <_kill_r+0x1c>
 8013f7a:	6023      	str	r3, [r4, #0]
 8013f7c:	bd38      	pop	{r3, r4, r5, pc}
 8013f7e:	bf00      	nop
 8013f80:	20001a68 	.word	0x20001a68

08013f84 <_getpid_r>:
 8013f84:	f7ef bc1d 	b.w	80037c2 <_getpid>

08013f88 <log10>:
 8013f88:	b538      	push	{r3, r4, r5, lr}
 8013f8a:	ed2d 8b02 	vpush	{d8}
 8013f8e:	ec55 4b10 	vmov	r4, r5, d0
 8013f92:	f000 f8b5 	bl	8014100 <__ieee754_log10>
 8013f96:	4622      	mov	r2, r4
 8013f98:	462b      	mov	r3, r5
 8013f9a:	4620      	mov	r0, r4
 8013f9c:	4629      	mov	r1, r5
 8013f9e:	eeb0 8a40 	vmov.f32	s16, s0
 8013fa2:	eef0 8a60 	vmov.f32	s17, s1
 8013fa6:	f7ec fd99 	bl	8000adc <__aeabi_dcmpun>
 8013faa:	b998      	cbnz	r0, 8013fd4 <log10+0x4c>
 8013fac:	2200      	movs	r2, #0
 8013fae:	2300      	movs	r3, #0
 8013fb0:	4620      	mov	r0, r4
 8013fb2:	4629      	mov	r1, r5
 8013fb4:	f7ec fd74 	bl	8000aa0 <__aeabi_dcmple>
 8013fb8:	b160      	cbz	r0, 8013fd4 <log10+0x4c>
 8013fba:	2200      	movs	r2, #0
 8013fbc:	2300      	movs	r3, #0
 8013fbe:	4620      	mov	r0, r4
 8013fc0:	4629      	mov	r1, r5
 8013fc2:	f7ec fd59 	bl	8000a78 <__aeabi_dcmpeq>
 8013fc6:	b160      	cbz	r0, 8013fe2 <log10+0x5a>
 8013fc8:	f7fc fc56 	bl	8010878 <__errno>
 8013fcc:	ed9f 8b0a 	vldr	d8, [pc, #40]	; 8013ff8 <log10+0x70>
 8013fd0:	2322      	movs	r3, #34	; 0x22
 8013fd2:	6003      	str	r3, [r0, #0]
 8013fd4:	eeb0 0a48 	vmov.f32	s0, s16
 8013fd8:	eef0 0a68 	vmov.f32	s1, s17
 8013fdc:	ecbd 8b02 	vpop	{d8}
 8013fe0:	bd38      	pop	{r3, r4, r5, pc}
 8013fe2:	f7fc fc49 	bl	8010878 <__errno>
 8013fe6:	ecbd 8b02 	vpop	{d8}
 8013fea:	2321      	movs	r3, #33	; 0x21
 8013fec:	6003      	str	r3, [r0, #0]
 8013fee:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013ff2:	4803      	ldr	r0, [pc, #12]	; (8014000 <log10+0x78>)
 8013ff4:	f7ff bb80 	b.w	80136f8 <nan>
 8013ff8:	00000000 	.word	0x00000000
 8013ffc:	fff00000 	.word	0xfff00000
 8014000:	08016d2d 	.word	0x08016d2d

08014004 <pow>:
 8014004:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014006:	ed2d 8b02 	vpush	{d8}
 801400a:	eeb0 8a40 	vmov.f32	s16, s0
 801400e:	eef0 8a60 	vmov.f32	s17, s1
 8014012:	ec55 4b11 	vmov	r4, r5, d1
 8014016:	f000 f8ff 	bl	8014218 <__ieee754_pow>
 801401a:	4622      	mov	r2, r4
 801401c:	462b      	mov	r3, r5
 801401e:	4620      	mov	r0, r4
 8014020:	4629      	mov	r1, r5
 8014022:	ec57 6b10 	vmov	r6, r7, d0
 8014026:	f7ec fd59 	bl	8000adc <__aeabi_dcmpun>
 801402a:	2800      	cmp	r0, #0
 801402c:	d13b      	bne.n	80140a6 <pow+0xa2>
 801402e:	ec51 0b18 	vmov	r0, r1, d8
 8014032:	2200      	movs	r2, #0
 8014034:	2300      	movs	r3, #0
 8014036:	f7ec fd1f 	bl	8000a78 <__aeabi_dcmpeq>
 801403a:	b1b8      	cbz	r0, 801406c <pow+0x68>
 801403c:	2200      	movs	r2, #0
 801403e:	2300      	movs	r3, #0
 8014040:	4620      	mov	r0, r4
 8014042:	4629      	mov	r1, r5
 8014044:	f7ec fd18 	bl	8000a78 <__aeabi_dcmpeq>
 8014048:	2800      	cmp	r0, #0
 801404a:	d146      	bne.n	80140da <pow+0xd6>
 801404c:	ec45 4b10 	vmov	d0, r4, r5
 8014050:	f000 f848 	bl	80140e4 <finite>
 8014054:	b338      	cbz	r0, 80140a6 <pow+0xa2>
 8014056:	2200      	movs	r2, #0
 8014058:	2300      	movs	r3, #0
 801405a:	4620      	mov	r0, r4
 801405c:	4629      	mov	r1, r5
 801405e:	f7ec fd15 	bl	8000a8c <__aeabi_dcmplt>
 8014062:	b300      	cbz	r0, 80140a6 <pow+0xa2>
 8014064:	f7fc fc08 	bl	8010878 <__errno>
 8014068:	2322      	movs	r3, #34	; 0x22
 801406a:	e01b      	b.n	80140a4 <pow+0xa0>
 801406c:	ec47 6b10 	vmov	d0, r6, r7
 8014070:	f000 f838 	bl	80140e4 <finite>
 8014074:	b9e0      	cbnz	r0, 80140b0 <pow+0xac>
 8014076:	eeb0 0a48 	vmov.f32	s0, s16
 801407a:	eef0 0a68 	vmov.f32	s1, s17
 801407e:	f000 f831 	bl	80140e4 <finite>
 8014082:	b1a8      	cbz	r0, 80140b0 <pow+0xac>
 8014084:	ec45 4b10 	vmov	d0, r4, r5
 8014088:	f000 f82c 	bl	80140e4 <finite>
 801408c:	b180      	cbz	r0, 80140b0 <pow+0xac>
 801408e:	4632      	mov	r2, r6
 8014090:	463b      	mov	r3, r7
 8014092:	4630      	mov	r0, r6
 8014094:	4639      	mov	r1, r7
 8014096:	f7ec fd21 	bl	8000adc <__aeabi_dcmpun>
 801409a:	2800      	cmp	r0, #0
 801409c:	d0e2      	beq.n	8014064 <pow+0x60>
 801409e:	f7fc fbeb 	bl	8010878 <__errno>
 80140a2:	2321      	movs	r3, #33	; 0x21
 80140a4:	6003      	str	r3, [r0, #0]
 80140a6:	ecbd 8b02 	vpop	{d8}
 80140aa:	ec47 6b10 	vmov	d0, r6, r7
 80140ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80140b0:	2200      	movs	r2, #0
 80140b2:	2300      	movs	r3, #0
 80140b4:	4630      	mov	r0, r6
 80140b6:	4639      	mov	r1, r7
 80140b8:	f7ec fcde 	bl	8000a78 <__aeabi_dcmpeq>
 80140bc:	2800      	cmp	r0, #0
 80140be:	d0f2      	beq.n	80140a6 <pow+0xa2>
 80140c0:	eeb0 0a48 	vmov.f32	s0, s16
 80140c4:	eef0 0a68 	vmov.f32	s1, s17
 80140c8:	f000 f80c 	bl	80140e4 <finite>
 80140cc:	2800      	cmp	r0, #0
 80140ce:	d0ea      	beq.n	80140a6 <pow+0xa2>
 80140d0:	ec45 4b10 	vmov	d0, r4, r5
 80140d4:	f000 f806 	bl	80140e4 <finite>
 80140d8:	e7c3      	b.n	8014062 <pow+0x5e>
 80140da:	4f01      	ldr	r7, [pc, #4]	; (80140e0 <pow+0xdc>)
 80140dc:	2600      	movs	r6, #0
 80140de:	e7e2      	b.n	80140a6 <pow+0xa2>
 80140e0:	3ff00000 	.word	0x3ff00000

080140e4 <finite>:
 80140e4:	b082      	sub	sp, #8
 80140e6:	ed8d 0b00 	vstr	d0, [sp]
 80140ea:	9801      	ldr	r0, [sp, #4]
 80140ec:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 80140f0:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 80140f4:	0fc0      	lsrs	r0, r0, #31
 80140f6:	b002      	add	sp, #8
 80140f8:	4770      	bx	lr
 80140fa:	0000      	movs	r0, r0
 80140fc:	0000      	movs	r0, r0
	...

08014100 <__ieee754_log10>:
 8014100:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014104:	ec55 4b10 	vmov	r4, r5, d0
 8014108:	f5b5 1f80 	cmp.w	r5, #1048576	; 0x100000
 801410c:	462b      	mov	r3, r5
 801410e:	da2f      	bge.n	8014170 <__ieee754_log10+0x70>
 8014110:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
 8014114:	4322      	orrs	r2, r4
 8014116:	d109      	bne.n	801412c <__ieee754_log10+0x2c>
 8014118:	493b      	ldr	r1, [pc, #236]	; (8014208 <__ieee754_log10+0x108>)
 801411a:	2200      	movs	r2, #0
 801411c:	2300      	movs	r3, #0
 801411e:	2000      	movs	r0, #0
 8014120:	f7ec fb6c 	bl	80007fc <__aeabi_ddiv>
 8014124:	ec41 0b10 	vmov	d0, r0, r1
 8014128:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801412c:	2d00      	cmp	r5, #0
 801412e:	da09      	bge.n	8014144 <__ieee754_log10+0x44>
 8014130:	ee10 2a10 	vmov	r2, s0
 8014134:	ee10 0a10 	vmov	r0, s0
 8014138:	4629      	mov	r1, r5
 801413a:	f7ec f87d 	bl	8000238 <__aeabi_dsub>
 801413e:	2200      	movs	r2, #0
 8014140:	2300      	movs	r3, #0
 8014142:	e7ed      	b.n	8014120 <__ieee754_log10+0x20>
 8014144:	4b31      	ldr	r3, [pc, #196]	; (801420c <__ieee754_log10+0x10c>)
 8014146:	2200      	movs	r2, #0
 8014148:	4629      	mov	r1, r5
 801414a:	ee10 0a10 	vmov	r0, s0
 801414e:	f7ec fa2b 	bl	80005a8 <__aeabi_dmul>
 8014152:	f06f 0235 	mvn.w	r2, #53	; 0x35
 8014156:	4604      	mov	r4, r0
 8014158:	460d      	mov	r5, r1
 801415a:	460b      	mov	r3, r1
 801415c:	492c      	ldr	r1, [pc, #176]	; (8014210 <__ieee754_log10+0x110>)
 801415e:	428b      	cmp	r3, r1
 8014160:	dd08      	ble.n	8014174 <__ieee754_log10+0x74>
 8014162:	4622      	mov	r2, r4
 8014164:	462b      	mov	r3, r5
 8014166:	4620      	mov	r0, r4
 8014168:	4629      	mov	r1, r5
 801416a:	f7ec f867 	bl	800023c <__adddf3>
 801416e:	e7d9      	b.n	8014124 <__ieee754_log10+0x24>
 8014170:	2200      	movs	r2, #0
 8014172:	e7f3      	b.n	801415c <__ieee754_log10+0x5c>
 8014174:	1518      	asrs	r0, r3, #20
 8014176:	f2a0 30ff 	subw	r0, r0, #1023	; 0x3ff
 801417a:	4410      	add	r0, r2
 801417c:	ea4f 79d0 	mov.w	r9, r0, lsr #31
 8014180:	eb00 70d0 	add.w	r0, r0, r0, lsr #31
 8014184:	f3c3 0813 	ubfx	r8, r3, #0, #20
 8014188:	f7ec f9a4 	bl	80004d4 <__aeabi_i2d>
 801418c:	f5c9 737f 	rsb	r3, r9, #1020	; 0x3fc
 8014190:	3303      	adds	r3, #3
 8014192:	ea48 5503 	orr.w	r5, r8, r3, lsl #20
 8014196:	ec45 4b10 	vmov	d0, r4, r5
 801419a:	4606      	mov	r6, r0
 801419c:	460f      	mov	r7, r1
 801419e:	f000 fef7 	bl	8014f90 <__ieee754_log>
 80141a2:	a313      	add	r3, pc, #76	; (adr r3, 80141f0 <__ieee754_log10+0xf0>)
 80141a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80141a8:	4630      	mov	r0, r6
 80141aa:	4639      	mov	r1, r7
 80141ac:	ec59 8b10 	vmov	r8, r9, d0
 80141b0:	f7ec f9fa 	bl	80005a8 <__aeabi_dmul>
 80141b4:	a310      	add	r3, pc, #64	; (adr r3, 80141f8 <__ieee754_log10+0xf8>)
 80141b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80141ba:	4604      	mov	r4, r0
 80141bc:	460d      	mov	r5, r1
 80141be:	4640      	mov	r0, r8
 80141c0:	4649      	mov	r1, r9
 80141c2:	f7ec f9f1 	bl	80005a8 <__aeabi_dmul>
 80141c6:	4602      	mov	r2, r0
 80141c8:	460b      	mov	r3, r1
 80141ca:	4620      	mov	r0, r4
 80141cc:	4629      	mov	r1, r5
 80141ce:	f7ec f835 	bl	800023c <__adddf3>
 80141d2:	a30b      	add	r3, pc, #44	; (adr r3, 8014200 <__ieee754_log10+0x100>)
 80141d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80141d8:	4604      	mov	r4, r0
 80141da:	460d      	mov	r5, r1
 80141dc:	4630      	mov	r0, r6
 80141de:	4639      	mov	r1, r7
 80141e0:	f7ec f9e2 	bl	80005a8 <__aeabi_dmul>
 80141e4:	4602      	mov	r2, r0
 80141e6:	460b      	mov	r3, r1
 80141e8:	4620      	mov	r0, r4
 80141ea:	4629      	mov	r1, r5
 80141ec:	e7bd      	b.n	801416a <__ieee754_log10+0x6a>
 80141ee:	bf00      	nop
 80141f0:	11f12b36 	.word	0x11f12b36
 80141f4:	3d59fef3 	.word	0x3d59fef3
 80141f8:	1526e50e 	.word	0x1526e50e
 80141fc:	3fdbcb7b 	.word	0x3fdbcb7b
 8014200:	509f6000 	.word	0x509f6000
 8014204:	3fd34413 	.word	0x3fd34413
 8014208:	c3500000 	.word	0xc3500000
 801420c:	43500000 	.word	0x43500000
 8014210:	7fefffff 	.word	0x7fefffff
 8014214:	00000000 	.word	0x00000000

08014218 <__ieee754_pow>:
 8014218:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801421c:	ed2d 8b06 	vpush	{d8-d10}
 8014220:	b089      	sub	sp, #36	; 0x24
 8014222:	ed8d 1b00 	vstr	d1, [sp]
 8014226:	e9dd 2900 	ldrd	r2, r9, [sp]
 801422a:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 801422e:	ea58 0102 	orrs.w	r1, r8, r2
 8014232:	ec57 6b10 	vmov	r6, r7, d0
 8014236:	d115      	bne.n	8014264 <__ieee754_pow+0x4c>
 8014238:	19b3      	adds	r3, r6, r6
 801423a:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 801423e:	4152      	adcs	r2, r2
 8014240:	4299      	cmp	r1, r3
 8014242:	4b89      	ldr	r3, [pc, #548]	; (8014468 <__ieee754_pow+0x250>)
 8014244:	4193      	sbcs	r3, r2
 8014246:	f080 84d1 	bcs.w	8014bec <__ieee754_pow+0x9d4>
 801424a:	e9dd 2300 	ldrd	r2, r3, [sp]
 801424e:	4630      	mov	r0, r6
 8014250:	4639      	mov	r1, r7
 8014252:	f7eb fff3 	bl	800023c <__adddf3>
 8014256:	ec41 0b10 	vmov	d0, r0, r1
 801425a:	b009      	add	sp, #36	; 0x24
 801425c:	ecbd 8b06 	vpop	{d8-d10}
 8014260:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014264:	4b81      	ldr	r3, [pc, #516]	; (801446c <__ieee754_pow+0x254>)
 8014266:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 801426a:	429c      	cmp	r4, r3
 801426c:	ee10 aa10 	vmov	sl, s0
 8014270:	463d      	mov	r5, r7
 8014272:	dc06      	bgt.n	8014282 <__ieee754_pow+0x6a>
 8014274:	d101      	bne.n	801427a <__ieee754_pow+0x62>
 8014276:	2e00      	cmp	r6, #0
 8014278:	d1e7      	bne.n	801424a <__ieee754_pow+0x32>
 801427a:	4598      	cmp	r8, r3
 801427c:	dc01      	bgt.n	8014282 <__ieee754_pow+0x6a>
 801427e:	d10f      	bne.n	80142a0 <__ieee754_pow+0x88>
 8014280:	b172      	cbz	r2, 80142a0 <__ieee754_pow+0x88>
 8014282:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 8014286:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 801428a:	ea55 050a 	orrs.w	r5, r5, sl
 801428e:	d1dc      	bne.n	801424a <__ieee754_pow+0x32>
 8014290:	e9dd 3200 	ldrd	r3, r2, [sp]
 8014294:	18db      	adds	r3, r3, r3
 8014296:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 801429a:	4152      	adcs	r2, r2
 801429c:	429d      	cmp	r5, r3
 801429e:	e7d0      	b.n	8014242 <__ieee754_pow+0x2a>
 80142a0:	2d00      	cmp	r5, #0
 80142a2:	da3b      	bge.n	801431c <__ieee754_pow+0x104>
 80142a4:	4b72      	ldr	r3, [pc, #456]	; (8014470 <__ieee754_pow+0x258>)
 80142a6:	4598      	cmp	r8, r3
 80142a8:	dc51      	bgt.n	801434e <__ieee754_pow+0x136>
 80142aa:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 80142ae:	4598      	cmp	r8, r3
 80142b0:	f340 84ab 	ble.w	8014c0a <__ieee754_pow+0x9f2>
 80142b4:	ea4f 5328 	mov.w	r3, r8, asr #20
 80142b8:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80142bc:	2b14      	cmp	r3, #20
 80142be:	dd0f      	ble.n	80142e0 <__ieee754_pow+0xc8>
 80142c0:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 80142c4:	fa22 f103 	lsr.w	r1, r2, r3
 80142c8:	fa01 f303 	lsl.w	r3, r1, r3
 80142cc:	4293      	cmp	r3, r2
 80142ce:	f040 849c 	bne.w	8014c0a <__ieee754_pow+0x9f2>
 80142d2:	f001 0101 	and.w	r1, r1, #1
 80142d6:	f1c1 0302 	rsb	r3, r1, #2
 80142da:	9304      	str	r3, [sp, #16]
 80142dc:	b182      	cbz	r2, 8014300 <__ieee754_pow+0xe8>
 80142de:	e05f      	b.n	80143a0 <__ieee754_pow+0x188>
 80142e0:	2a00      	cmp	r2, #0
 80142e2:	d15b      	bne.n	801439c <__ieee754_pow+0x184>
 80142e4:	f1c3 0314 	rsb	r3, r3, #20
 80142e8:	fa48 f103 	asr.w	r1, r8, r3
 80142ec:	fa01 f303 	lsl.w	r3, r1, r3
 80142f0:	4543      	cmp	r3, r8
 80142f2:	f040 8487 	bne.w	8014c04 <__ieee754_pow+0x9ec>
 80142f6:	f001 0101 	and.w	r1, r1, #1
 80142fa:	f1c1 0302 	rsb	r3, r1, #2
 80142fe:	9304      	str	r3, [sp, #16]
 8014300:	4b5c      	ldr	r3, [pc, #368]	; (8014474 <__ieee754_pow+0x25c>)
 8014302:	4598      	cmp	r8, r3
 8014304:	d132      	bne.n	801436c <__ieee754_pow+0x154>
 8014306:	f1b9 0f00 	cmp.w	r9, #0
 801430a:	f280 8477 	bge.w	8014bfc <__ieee754_pow+0x9e4>
 801430e:	4959      	ldr	r1, [pc, #356]	; (8014474 <__ieee754_pow+0x25c>)
 8014310:	4632      	mov	r2, r6
 8014312:	463b      	mov	r3, r7
 8014314:	2000      	movs	r0, #0
 8014316:	f7ec fa71 	bl	80007fc <__aeabi_ddiv>
 801431a:	e79c      	b.n	8014256 <__ieee754_pow+0x3e>
 801431c:	2300      	movs	r3, #0
 801431e:	9304      	str	r3, [sp, #16]
 8014320:	2a00      	cmp	r2, #0
 8014322:	d13d      	bne.n	80143a0 <__ieee754_pow+0x188>
 8014324:	4b51      	ldr	r3, [pc, #324]	; (801446c <__ieee754_pow+0x254>)
 8014326:	4598      	cmp	r8, r3
 8014328:	d1ea      	bne.n	8014300 <__ieee754_pow+0xe8>
 801432a:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 801432e:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8014332:	ea53 030a 	orrs.w	r3, r3, sl
 8014336:	f000 8459 	beq.w	8014bec <__ieee754_pow+0x9d4>
 801433a:	4b4f      	ldr	r3, [pc, #316]	; (8014478 <__ieee754_pow+0x260>)
 801433c:	429c      	cmp	r4, r3
 801433e:	dd08      	ble.n	8014352 <__ieee754_pow+0x13a>
 8014340:	f1b9 0f00 	cmp.w	r9, #0
 8014344:	f2c0 8456 	blt.w	8014bf4 <__ieee754_pow+0x9dc>
 8014348:	e9dd 0100 	ldrd	r0, r1, [sp]
 801434c:	e783      	b.n	8014256 <__ieee754_pow+0x3e>
 801434e:	2302      	movs	r3, #2
 8014350:	e7e5      	b.n	801431e <__ieee754_pow+0x106>
 8014352:	f1b9 0f00 	cmp.w	r9, #0
 8014356:	f04f 0000 	mov.w	r0, #0
 801435a:	f04f 0100 	mov.w	r1, #0
 801435e:	f6bf af7a 	bge.w	8014256 <__ieee754_pow+0x3e>
 8014362:	e9dd 0300 	ldrd	r0, r3, [sp]
 8014366:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 801436a:	e774      	b.n	8014256 <__ieee754_pow+0x3e>
 801436c:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 8014370:	d106      	bne.n	8014380 <__ieee754_pow+0x168>
 8014372:	4632      	mov	r2, r6
 8014374:	463b      	mov	r3, r7
 8014376:	4630      	mov	r0, r6
 8014378:	4639      	mov	r1, r7
 801437a:	f7ec f915 	bl	80005a8 <__aeabi_dmul>
 801437e:	e76a      	b.n	8014256 <__ieee754_pow+0x3e>
 8014380:	4b3e      	ldr	r3, [pc, #248]	; (801447c <__ieee754_pow+0x264>)
 8014382:	4599      	cmp	r9, r3
 8014384:	d10c      	bne.n	80143a0 <__ieee754_pow+0x188>
 8014386:	2d00      	cmp	r5, #0
 8014388:	db0a      	blt.n	80143a0 <__ieee754_pow+0x188>
 801438a:	ec47 6b10 	vmov	d0, r6, r7
 801438e:	b009      	add	sp, #36	; 0x24
 8014390:	ecbd 8b06 	vpop	{d8-d10}
 8014394:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014398:	f000 bd20 	b.w	8014ddc <__ieee754_sqrt>
 801439c:	2300      	movs	r3, #0
 801439e:	9304      	str	r3, [sp, #16]
 80143a0:	ec47 6b10 	vmov	d0, r6, r7
 80143a4:	f000 fc62 	bl	8014c6c <fabs>
 80143a8:	ec51 0b10 	vmov	r0, r1, d0
 80143ac:	f1ba 0f00 	cmp.w	sl, #0
 80143b0:	d129      	bne.n	8014406 <__ieee754_pow+0x1ee>
 80143b2:	b124      	cbz	r4, 80143be <__ieee754_pow+0x1a6>
 80143b4:	4b2f      	ldr	r3, [pc, #188]	; (8014474 <__ieee754_pow+0x25c>)
 80143b6:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 80143ba:	429a      	cmp	r2, r3
 80143bc:	d123      	bne.n	8014406 <__ieee754_pow+0x1ee>
 80143be:	f1b9 0f00 	cmp.w	r9, #0
 80143c2:	da05      	bge.n	80143d0 <__ieee754_pow+0x1b8>
 80143c4:	4602      	mov	r2, r0
 80143c6:	460b      	mov	r3, r1
 80143c8:	2000      	movs	r0, #0
 80143ca:	492a      	ldr	r1, [pc, #168]	; (8014474 <__ieee754_pow+0x25c>)
 80143cc:	f7ec fa16 	bl	80007fc <__aeabi_ddiv>
 80143d0:	2d00      	cmp	r5, #0
 80143d2:	f6bf af40 	bge.w	8014256 <__ieee754_pow+0x3e>
 80143d6:	9b04      	ldr	r3, [sp, #16]
 80143d8:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 80143dc:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 80143e0:	431c      	orrs	r4, r3
 80143e2:	d108      	bne.n	80143f6 <__ieee754_pow+0x1de>
 80143e4:	4602      	mov	r2, r0
 80143e6:	460b      	mov	r3, r1
 80143e8:	4610      	mov	r0, r2
 80143ea:	4619      	mov	r1, r3
 80143ec:	f7eb ff24 	bl	8000238 <__aeabi_dsub>
 80143f0:	4602      	mov	r2, r0
 80143f2:	460b      	mov	r3, r1
 80143f4:	e78f      	b.n	8014316 <__ieee754_pow+0xfe>
 80143f6:	9b04      	ldr	r3, [sp, #16]
 80143f8:	2b01      	cmp	r3, #1
 80143fa:	f47f af2c 	bne.w	8014256 <__ieee754_pow+0x3e>
 80143fe:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8014402:	4619      	mov	r1, r3
 8014404:	e727      	b.n	8014256 <__ieee754_pow+0x3e>
 8014406:	0feb      	lsrs	r3, r5, #31
 8014408:	3b01      	subs	r3, #1
 801440a:	9306      	str	r3, [sp, #24]
 801440c:	9a06      	ldr	r2, [sp, #24]
 801440e:	9b04      	ldr	r3, [sp, #16]
 8014410:	4313      	orrs	r3, r2
 8014412:	d102      	bne.n	801441a <__ieee754_pow+0x202>
 8014414:	4632      	mov	r2, r6
 8014416:	463b      	mov	r3, r7
 8014418:	e7e6      	b.n	80143e8 <__ieee754_pow+0x1d0>
 801441a:	4b19      	ldr	r3, [pc, #100]	; (8014480 <__ieee754_pow+0x268>)
 801441c:	4598      	cmp	r8, r3
 801441e:	f340 80fb 	ble.w	8014618 <__ieee754_pow+0x400>
 8014422:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8014426:	4598      	cmp	r8, r3
 8014428:	4b13      	ldr	r3, [pc, #76]	; (8014478 <__ieee754_pow+0x260>)
 801442a:	dd0c      	ble.n	8014446 <__ieee754_pow+0x22e>
 801442c:	429c      	cmp	r4, r3
 801442e:	dc0f      	bgt.n	8014450 <__ieee754_pow+0x238>
 8014430:	f1b9 0f00 	cmp.w	r9, #0
 8014434:	da0f      	bge.n	8014456 <__ieee754_pow+0x23e>
 8014436:	2000      	movs	r0, #0
 8014438:	b009      	add	sp, #36	; 0x24
 801443a:	ecbd 8b06 	vpop	{d8-d10}
 801443e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014442:	f000 bcc2 	b.w	8014dca <__math_oflow>
 8014446:	429c      	cmp	r4, r3
 8014448:	dbf2      	blt.n	8014430 <__ieee754_pow+0x218>
 801444a:	4b0a      	ldr	r3, [pc, #40]	; (8014474 <__ieee754_pow+0x25c>)
 801444c:	429c      	cmp	r4, r3
 801444e:	dd19      	ble.n	8014484 <__ieee754_pow+0x26c>
 8014450:	f1b9 0f00 	cmp.w	r9, #0
 8014454:	dcef      	bgt.n	8014436 <__ieee754_pow+0x21e>
 8014456:	2000      	movs	r0, #0
 8014458:	b009      	add	sp, #36	; 0x24
 801445a:	ecbd 8b06 	vpop	{d8-d10}
 801445e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014462:	f000 bca9 	b.w	8014db8 <__math_uflow>
 8014466:	bf00      	nop
 8014468:	fff00000 	.word	0xfff00000
 801446c:	7ff00000 	.word	0x7ff00000
 8014470:	433fffff 	.word	0x433fffff
 8014474:	3ff00000 	.word	0x3ff00000
 8014478:	3fefffff 	.word	0x3fefffff
 801447c:	3fe00000 	.word	0x3fe00000
 8014480:	41e00000 	.word	0x41e00000
 8014484:	4b60      	ldr	r3, [pc, #384]	; (8014608 <__ieee754_pow+0x3f0>)
 8014486:	2200      	movs	r2, #0
 8014488:	f7eb fed6 	bl	8000238 <__aeabi_dsub>
 801448c:	a354      	add	r3, pc, #336	; (adr r3, 80145e0 <__ieee754_pow+0x3c8>)
 801448e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014492:	4604      	mov	r4, r0
 8014494:	460d      	mov	r5, r1
 8014496:	f7ec f887 	bl	80005a8 <__aeabi_dmul>
 801449a:	a353      	add	r3, pc, #332	; (adr r3, 80145e8 <__ieee754_pow+0x3d0>)
 801449c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80144a0:	4606      	mov	r6, r0
 80144a2:	460f      	mov	r7, r1
 80144a4:	4620      	mov	r0, r4
 80144a6:	4629      	mov	r1, r5
 80144a8:	f7ec f87e 	bl	80005a8 <__aeabi_dmul>
 80144ac:	4b57      	ldr	r3, [pc, #348]	; (801460c <__ieee754_pow+0x3f4>)
 80144ae:	4682      	mov	sl, r0
 80144b0:	468b      	mov	fp, r1
 80144b2:	2200      	movs	r2, #0
 80144b4:	4620      	mov	r0, r4
 80144b6:	4629      	mov	r1, r5
 80144b8:	f7ec f876 	bl	80005a8 <__aeabi_dmul>
 80144bc:	4602      	mov	r2, r0
 80144be:	460b      	mov	r3, r1
 80144c0:	a14b      	add	r1, pc, #300	; (adr r1, 80145f0 <__ieee754_pow+0x3d8>)
 80144c2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80144c6:	f7eb feb7 	bl	8000238 <__aeabi_dsub>
 80144ca:	4622      	mov	r2, r4
 80144cc:	462b      	mov	r3, r5
 80144ce:	f7ec f86b 	bl	80005a8 <__aeabi_dmul>
 80144d2:	4602      	mov	r2, r0
 80144d4:	460b      	mov	r3, r1
 80144d6:	2000      	movs	r0, #0
 80144d8:	494d      	ldr	r1, [pc, #308]	; (8014610 <__ieee754_pow+0x3f8>)
 80144da:	f7eb fead 	bl	8000238 <__aeabi_dsub>
 80144de:	4622      	mov	r2, r4
 80144e0:	4680      	mov	r8, r0
 80144e2:	4689      	mov	r9, r1
 80144e4:	462b      	mov	r3, r5
 80144e6:	4620      	mov	r0, r4
 80144e8:	4629      	mov	r1, r5
 80144ea:	f7ec f85d 	bl	80005a8 <__aeabi_dmul>
 80144ee:	4602      	mov	r2, r0
 80144f0:	460b      	mov	r3, r1
 80144f2:	4640      	mov	r0, r8
 80144f4:	4649      	mov	r1, r9
 80144f6:	f7ec f857 	bl	80005a8 <__aeabi_dmul>
 80144fa:	a33f      	add	r3, pc, #252	; (adr r3, 80145f8 <__ieee754_pow+0x3e0>)
 80144fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014500:	f7ec f852 	bl	80005a8 <__aeabi_dmul>
 8014504:	4602      	mov	r2, r0
 8014506:	460b      	mov	r3, r1
 8014508:	4650      	mov	r0, sl
 801450a:	4659      	mov	r1, fp
 801450c:	f7eb fe94 	bl	8000238 <__aeabi_dsub>
 8014510:	4602      	mov	r2, r0
 8014512:	460b      	mov	r3, r1
 8014514:	4680      	mov	r8, r0
 8014516:	4689      	mov	r9, r1
 8014518:	4630      	mov	r0, r6
 801451a:	4639      	mov	r1, r7
 801451c:	f7eb fe8e 	bl	800023c <__adddf3>
 8014520:	2000      	movs	r0, #0
 8014522:	4632      	mov	r2, r6
 8014524:	463b      	mov	r3, r7
 8014526:	4604      	mov	r4, r0
 8014528:	460d      	mov	r5, r1
 801452a:	f7eb fe85 	bl	8000238 <__aeabi_dsub>
 801452e:	4602      	mov	r2, r0
 8014530:	460b      	mov	r3, r1
 8014532:	4640      	mov	r0, r8
 8014534:	4649      	mov	r1, r9
 8014536:	f7eb fe7f 	bl	8000238 <__aeabi_dsub>
 801453a:	9b04      	ldr	r3, [sp, #16]
 801453c:	9a06      	ldr	r2, [sp, #24]
 801453e:	3b01      	subs	r3, #1
 8014540:	4313      	orrs	r3, r2
 8014542:	4682      	mov	sl, r0
 8014544:	468b      	mov	fp, r1
 8014546:	f040 81e7 	bne.w	8014918 <__ieee754_pow+0x700>
 801454a:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 8014600 <__ieee754_pow+0x3e8>
 801454e:	eeb0 8a47 	vmov.f32	s16, s14
 8014552:	eef0 8a67 	vmov.f32	s17, s15
 8014556:	e9dd 6700 	ldrd	r6, r7, [sp]
 801455a:	2600      	movs	r6, #0
 801455c:	4632      	mov	r2, r6
 801455e:	463b      	mov	r3, r7
 8014560:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014564:	f7eb fe68 	bl	8000238 <__aeabi_dsub>
 8014568:	4622      	mov	r2, r4
 801456a:	462b      	mov	r3, r5
 801456c:	f7ec f81c 	bl	80005a8 <__aeabi_dmul>
 8014570:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014574:	4680      	mov	r8, r0
 8014576:	4689      	mov	r9, r1
 8014578:	4650      	mov	r0, sl
 801457a:	4659      	mov	r1, fp
 801457c:	f7ec f814 	bl	80005a8 <__aeabi_dmul>
 8014580:	4602      	mov	r2, r0
 8014582:	460b      	mov	r3, r1
 8014584:	4640      	mov	r0, r8
 8014586:	4649      	mov	r1, r9
 8014588:	f7eb fe58 	bl	800023c <__adddf3>
 801458c:	4632      	mov	r2, r6
 801458e:	463b      	mov	r3, r7
 8014590:	4680      	mov	r8, r0
 8014592:	4689      	mov	r9, r1
 8014594:	4620      	mov	r0, r4
 8014596:	4629      	mov	r1, r5
 8014598:	f7ec f806 	bl	80005a8 <__aeabi_dmul>
 801459c:	460b      	mov	r3, r1
 801459e:	4604      	mov	r4, r0
 80145a0:	460d      	mov	r5, r1
 80145a2:	4602      	mov	r2, r0
 80145a4:	4649      	mov	r1, r9
 80145a6:	4640      	mov	r0, r8
 80145a8:	f7eb fe48 	bl	800023c <__adddf3>
 80145ac:	4b19      	ldr	r3, [pc, #100]	; (8014614 <__ieee754_pow+0x3fc>)
 80145ae:	4299      	cmp	r1, r3
 80145b0:	ec45 4b19 	vmov	d9, r4, r5
 80145b4:	4606      	mov	r6, r0
 80145b6:	460f      	mov	r7, r1
 80145b8:	468b      	mov	fp, r1
 80145ba:	f340 82f0 	ble.w	8014b9e <__ieee754_pow+0x986>
 80145be:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 80145c2:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 80145c6:	4303      	orrs	r3, r0
 80145c8:	f000 81e4 	beq.w	8014994 <__ieee754_pow+0x77c>
 80145cc:	ec51 0b18 	vmov	r0, r1, d8
 80145d0:	2200      	movs	r2, #0
 80145d2:	2300      	movs	r3, #0
 80145d4:	f7ec fa5a 	bl	8000a8c <__aeabi_dcmplt>
 80145d8:	3800      	subs	r0, #0
 80145da:	bf18      	it	ne
 80145dc:	2001      	movne	r0, #1
 80145de:	e72b      	b.n	8014438 <__ieee754_pow+0x220>
 80145e0:	60000000 	.word	0x60000000
 80145e4:	3ff71547 	.word	0x3ff71547
 80145e8:	f85ddf44 	.word	0xf85ddf44
 80145ec:	3e54ae0b 	.word	0x3e54ae0b
 80145f0:	55555555 	.word	0x55555555
 80145f4:	3fd55555 	.word	0x3fd55555
 80145f8:	652b82fe 	.word	0x652b82fe
 80145fc:	3ff71547 	.word	0x3ff71547
 8014600:	00000000 	.word	0x00000000
 8014604:	bff00000 	.word	0xbff00000
 8014608:	3ff00000 	.word	0x3ff00000
 801460c:	3fd00000 	.word	0x3fd00000
 8014610:	3fe00000 	.word	0x3fe00000
 8014614:	408fffff 	.word	0x408fffff
 8014618:	4bd5      	ldr	r3, [pc, #852]	; (8014970 <__ieee754_pow+0x758>)
 801461a:	402b      	ands	r3, r5
 801461c:	2200      	movs	r2, #0
 801461e:	b92b      	cbnz	r3, 801462c <__ieee754_pow+0x414>
 8014620:	4bd4      	ldr	r3, [pc, #848]	; (8014974 <__ieee754_pow+0x75c>)
 8014622:	f7eb ffc1 	bl	80005a8 <__aeabi_dmul>
 8014626:	f06f 0234 	mvn.w	r2, #52	; 0x34
 801462a:	460c      	mov	r4, r1
 801462c:	1523      	asrs	r3, r4, #20
 801462e:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8014632:	4413      	add	r3, r2
 8014634:	9305      	str	r3, [sp, #20]
 8014636:	4bd0      	ldr	r3, [pc, #832]	; (8014978 <__ieee754_pow+0x760>)
 8014638:	f3c4 0413 	ubfx	r4, r4, #0, #20
 801463c:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8014640:	429c      	cmp	r4, r3
 8014642:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8014646:	dd08      	ble.n	801465a <__ieee754_pow+0x442>
 8014648:	4bcc      	ldr	r3, [pc, #816]	; (801497c <__ieee754_pow+0x764>)
 801464a:	429c      	cmp	r4, r3
 801464c:	f340 8162 	ble.w	8014914 <__ieee754_pow+0x6fc>
 8014650:	9b05      	ldr	r3, [sp, #20]
 8014652:	3301      	adds	r3, #1
 8014654:	9305      	str	r3, [sp, #20]
 8014656:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 801465a:	2400      	movs	r4, #0
 801465c:	00e3      	lsls	r3, r4, #3
 801465e:	9307      	str	r3, [sp, #28]
 8014660:	4bc7      	ldr	r3, [pc, #796]	; (8014980 <__ieee754_pow+0x768>)
 8014662:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8014666:	ed93 7b00 	vldr	d7, [r3]
 801466a:	4629      	mov	r1, r5
 801466c:	ec53 2b17 	vmov	r2, r3, d7
 8014670:	eeb0 9a47 	vmov.f32	s18, s14
 8014674:	eef0 9a67 	vmov.f32	s19, s15
 8014678:	4682      	mov	sl, r0
 801467a:	f7eb fddd 	bl	8000238 <__aeabi_dsub>
 801467e:	4652      	mov	r2, sl
 8014680:	4606      	mov	r6, r0
 8014682:	460f      	mov	r7, r1
 8014684:	462b      	mov	r3, r5
 8014686:	ec51 0b19 	vmov	r0, r1, d9
 801468a:	f7eb fdd7 	bl	800023c <__adddf3>
 801468e:	4602      	mov	r2, r0
 8014690:	460b      	mov	r3, r1
 8014692:	2000      	movs	r0, #0
 8014694:	49bb      	ldr	r1, [pc, #748]	; (8014984 <__ieee754_pow+0x76c>)
 8014696:	f7ec f8b1 	bl	80007fc <__aeabi_ddiv>
 801469a:	ec41 0b1a 	vmov	d10, r0, r1
 801469e:	4602      	mov	r2, r0
 80146a0:	460b      	mov	r3, r1
 80146a2:	4630      	mov	r0, r6
 80146a4:	4639      	mov	r1, r7
 80146a6:	f7eb ff7f 	bl	80005a8 <__aeabi_dmul>
 80146aa:	2300      	movs	r3, #0
 80146ac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80146b0:	9302      	str	r3, [sp, #8]
 80146b2:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80146b6:	46ab      	mov	fp, r5
 80146b8:	106d      	asrs	r5, r5, #1
 80146ba:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 80146be:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 80146c2:	ec41 0b18 	vmov	d8, r0, r1
 80146c6:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 80146ca:	2200      	movs	r2, #0
 80146cc:	4640      	mov	r0, r8
 80146ce:	4649      	mov	r1, r9
 80146d0:	4614      	mov	r4, r2
 80146d2:	461d      	mov	r5, r3
 80146d4:	f7eb ff68 	bl	80005a8 <__aeabi_dmul>
 80146d8:	4602      	mov	r2, r0
 80146da:	460b      	mov	r3, r1
 80146dc:	4630      	mov	r0, r6
 80146de:	4639      	mov	r1, r7
 80146e0:	f7eb fdaa 	bl	8000238 <__aeabi_dsub>
 80146e4:	ec53 2b19 	vmov	r2, r3, d9
 80146e8:	4606      	mov	r6, r0
 80146ea:	460f      	mov	r7, r1
 80146ec:	4620      	mov	r0, r4
 80146ee:	4629      	mov	r1, r5
 80146f0:	f7eb fda2 	bl	8000238 <__aeabi_dsub>
 80146f4:	4602      	mov	r2, r0
 80146f6:	460b      	mov	r3, r1
 80146f8:	4650      	mov	r0, sl
 80146fa:	4659      	mov	r1, fp
 80146fc:	f7eb fd9c 	bl	8000238 <__aeabi_dsub>
 8014700:	4642      	mov	r2, r8
 8014702:	464b      	mov	r3, r9
 8014704:	f7eb ff50 	bl	80005a8 <__aeabi_dmul>
 8014708:	4602      	mov	r2, r0
 801470a:	460b      	mov	r3, r1
 801470c:	4630      	mov	r0, r6
 801470e:	4639      	mov	r1, r7
 8014710:	f7eb fd92 	bl	8000238 <__aeabi_dsub>
 8014714:	ec53 2b1a 	vmov	r2, r3, d10
 8014718:	f7eb ff46 	bl	80005a8 <__aeabi_dmul>
 801471c:	ec53 2b18 	vmov	r2, r3, d8
 8014720:	ec41 0b19 	vmov	d9, r0, r1
 8014724:	ec51 0b18 	vmov	r0, r1, d8
 8014728:	f7eb ff3e 	bl	80005a8 <__aeabi_dmul>
 801472c:	a37c      	add	r3, pc, #496	; (adr r3, 8014920 <__ieee754_pow+0x708>)
 801472e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014732:	4604      	mov	r4, r0
 8014734:	460d      	mov	r5, r1
 8014736:	f7eb ff37 	bl	80005a8 <__aeabi_dmul>
 801473a:	a37b      	add	r3, pc, #492	; (adr r3, 8014928 <__ieee754_pow+0x710>)
 801473c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014740:	f7eb fd7c 	bl	800023c <__adddf3>
 8014744:	4622      	mov	r2, r4
 8014746:	462b      	mov	r3, r5
 8014748:	f7eb ff2e 	bl	80005a8 <__aeabi_dmul>
 801474c:	a378      	add	r3, pc, #480	; (adr r3, 8014930 <__ieee754_pow+0x718>)
 801474e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014752:	f7eb fd73 	bl	800023c <__adddf3>
 8014756:	4622      	mov	r2, r4
 8014758:	462b      	mov	r3, r5
 801475a:	f7eb ff25 	bl	80005a8 <__aeabi_dmul>
 801475e:	a376      	add	r3, pc, #472	; (adr r3, 8014938 <__ieee754_pow+0x720>)
 8014760:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014764:	f7eb fd6a 	bl	800023c <__adddf3>
 8014768:	4622      	mov	r2, r4
 801476a:	462b      	mov	r3, r5
 801476c:	f7eb ff1c 	bl	80005a8 <__aeabi_dmul>
 8014770:	a373      	add	r3, pc, #460	; (adr r3, 8014940 <__ieee754_pow+0x728>)
 8014772:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014776:	f7eb fd61 	bl	800023c <__adddf3>
 801477a:	4622      	mov	r2, r4
 801477c:	462b      	mov	r3, r5
 801477e:	f7eb ff13 	bl	80005a8 <__aeabi_dmul>
 8014782:	a371      	add	r3, pc, #452	; (adr r3, 8014948 <__ieee754_pow+0x730>)
 8014784:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014788:	f7eb fd58 	bl	800023c <__adddf3>
 801478c:	4622      	mov	r2, r4
 801478e:	4606      	mov	r6, r0
 8014790:	460f      	mov	r7, r1
 8014792:	462b      	mov	r3, r5
 8014794:	4620      	mov	r0, r4
 8014796:	4629      	mov	r1, r5
 8014798:	f7eb ff06 	bl	80005a8 <__aeabi_dmul>
 801479c:	4602      	mov	r2, r0
 801479e:	460b      	mov	r3, r1
 80147a0:	4630      	mov	r0, r6
 80147a2:	4639      	mov	r1, r7
 80147a4:	f7eb ff00 	bl	80005a8 <__aeabi_dmul>
 80147a8:	4642      	mov	r2, r8
 80147aa:	4604      	mov	r4, r0
 80147ac:	460d      	mov	r5, r1
 80147ae:	464b      	mov	r3, r9
 80147b0:	ec51 0b18 	vmov	r0, r1, d8
 80147b4:	f7eb fd42 	bl	800023c <__adddf3>
 80147b8:	ec53 2b19 	vmov	r2, r3, d9
 80147bc:	f7eb fef4 	bl	80005a8 <__aeabi_dmul>
 80147c0:	4622      	mov	r2, r4
 80147c2:	462b      	mov	r3, r5
 80147c4:	f7eb fd3a 	bl	800023c <__adddf3>
 80147c8:	4642      	mov	r2, r8
 80147ca:	4682      	mov	sl, r0
 80147cc:	468b      	mov	fp, r1
 80147ce:	464b      	mov	r3, r9
 80147d0:	4640      	mov	r0, r8
 80147d2:	4649      	mov	r1, r9
 80147d4:	f7eb fee8 	bl	80005a8 <__aeabi_dmul>
 80147d8:	4b6b      	ldr	r3, [pc, #428]	; (8014988 <__ieee754_pow+0x770>)
 80147da:	2200      	movs	r2, #0
 80147dc:	4606      	mov	r6, r0
 80147de:	460f      	mov	r7, r1
 80147e0:	f7eb fd2c 	bl	800023c <__adddf3>
 80147e4:	4652      	mov	r2, sl
 80147e6:	465b      	mov	r3, fp
 80147e8:	f7eb fd28 	bl	800023c <__adddf3>
 80147ec:	2000      	movs	r0, #0
 80147ee:	4604      	mov	r4, r0
 80147f0:	460d      	mov	r5, r1
 80147f2:	4602      	mov	r2, r0
 80147f4:	460b      	mov	r3, r1
 80147f6:	4640      	mov	r0, r8
 80147f8:	4649      	mov	r1, r9
 80147fa:	f7eb fed5 	bl	80005a8 <__aeabi_dmul>
 80147fe:	4b62      	ldr	r3, [pc, #392]	; (8014988 <__ieee754_pow+0x770>)
 8014800:	4680      	mov	r8, r0
 8014802:	4689      	mov	r9, r1
 8014804:	2200      	movs	r2, #0
 8014806:	4620      	mov	r0, r4
 8014808:	4629      	mov	r1, r5
 801480a:	f7eb fd15 	bl	8000238 <__aeabi_dsub>
 801480e:	4632      	mov	r2, r6
 8014810:	463b      	mov	r3, r7
 8014812:	f7eb fd11 	bl	8000238 <__aeabi_dsub>
 8014816:	4602      	mov	r2, r0
 8014818:	460b      	mov	r3, r1
 801481a:	4650      	mov	r0, sl
 801481c:	4659      	mov	r1, fp
 801481e:	f7eb fd0b 	bl	8000238 <__aeabi_dsub>
 8014822:	ec53 2b18 	vmov	r2, r3, d8
 8014826:	f7eb febf 	bl	80005a8 <__aeabi_dmul>
 801482a:	4622      	mov	r2, r4
 801482c:	4606      	mov	r6, r0
 801482e:	460f      	mov	r7, r1
 8014830:	462b      	mov	r3, r5
 8014832:	ec51 0b19 	vmov	r0, r1, d9
 8014836:	f7eb feb7 	bl	80005a8 <__aeabi_dmul>
 801483a:	4602      	mov	r2, r0
 801483c:	460b      	mov	r3, r1
 801483e:	4630      	mov	r0, r6
 8014840:	4639      	mov	r1, r7
 8014842:	f7eb fcfb 	bl	800023c <__adddf3>
 8014846:	4606      	mov	r6, r0
 8014848:	460f      	mov	r7, r1
 801484a:	4602      	mov	r2, r0
 801484c:	460b      	mov	r3, r1
 801484e:	4640      	mov	r0, r8
 8014850:	4649      	mov	r1, r9
 8014852:	f7eb fcf3 	bl	800023c <__adddf3>
 8014856:	a33e      	add	r3, pc, #248	; (adr r3, 8014950 <__ieee754_pow+0x738>)
 8014858:	e9d3 2300 	ldrd	r2, r3, [r3]
 801485c:	2000      	movs	r0, #0
 801485e:	4604      	mov	r4, r0
 8014860:	460d      	mov	r5, r1
 8014862:	f7eb fea1 	bl	80005a8 <__aeabi_dmul>
 8014866:	4642      	mov	r2, r8
 8014868:	ec41 0b18 	vmov	d8, r0, r1
 801486c:	464b      	mov	r3, r9
 801486e:	4620      	mov	r0, r4
 8014870:	4629      	mov	r1, r5
 8014872:	f7eb fce1 	bl	8000238 <__aeabi_dsub>
 8014876:	4602      	mov	r2, r0
 8014878:	460b      	mov	r3, r1
 801487a:	4630      	mov	r0, r6
 801487c:	4639      	mov	r1, r7
 801487e:	f7eb fcdb 	bl	8000238 <__aeabi_dsub>
 8014882:	a335      	add	r3, pc, #212	; (adr r3, 8014958 <__ieee754_pow+0x740>)
 8014884:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014888:	f7eb fe8e 	bl	80005a8 <__aeabi_dmul>
 801488c:	a334      	add	r3, pc, #208	; (adr r3, 8014960 <__ieee754_pow+0x748>)
 801488e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014892:	4606      	mov	r6, r0
 8014894:	460f      	mov	r7, r1
 8014896:	4620      	mov	r0, r4
 8014898:	4629      	mov	r1, r5
 801489a:	f7eb fe85 	bl	80005a8 <__aeabi_dmul>
 801489e:	4602      	mov	r2, r0
 80148a0:	460b      	mov	r3, r1
 80148a2:	4630      	mov	r0, r6
 80148a4:	4639      	mov	r1, r7
 80148a6:	f7eb fcc9 	bl	800023c <__adddf3>
 80148aa:	9a07      	ldr	r2, [sp, #28]
 80148ac:	4b37      	ldr	r3, [pc, #220]	; (801498c <__ieee754_pow+0x774>)
 80148ae:	4413      	add	r3, r2
 80148b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80148b4:	f7eb fcc2 	bl	800023c <__adddf3>
 80148b8:	4682      	mov	sl, r0
 80148ba:	9805      	ldr	r0, [sp, #20]
 80148bc:	468b      	mov	fp, r1
 80148be:	f7eb fe09 	bl	80004d4 <__aeabi_i2d>
 80148c2:	9a07      	ldr	r2, [sp, #28]
 80148c4:	4b32      	ldr	r3, [pc, #200]	; (8014990 <__ieee754_pow+0x778>)
 80148c6:	4413      	add	r3, r2
 80148c8:	e9d3 8900 	ldrd	r8, r9, [r3]
 80148cc:	4606      	mov	r6, r0
 80148ce:	460f      	mov	r7, r1
 80148d0:	4652      	mov	r2, sl
 80148d2:	465b      	mov	r3, fp
 80148d4:	ec51 0b18 	vmov	r0, r1, d8
 80148d8:	f7eb fcb0 	bl	800023c <__adddf3>
 80148dc:	4642      	mov	r2, r8
 80148de:	464b      	mov	r3, r9
 80148e0:	f7eb fcac 	bl	800023c <__adddf3>
 80148e4:	4632      	mov	r2, r6
 80148e6:	463b      	mov	r3, r7
 80148e8:	f7eb fca8 	bl	800023c <__adddf3>
 80148ec:	2000      	movs	r0, #0
 80148ee:	4632      	mov	r2, r6
 80148f0:	463b      	mov	r3, r7
 80148f2:	4604      	mov	r4, r0
 80148f4:	460d      	mov	r5, r1
 80148f6:	f7eb fc9f 	bl	8000238 <__aeabi_dsub>
 80148fa:	4642      	mov	r2, r8
 80148fc:	464b      	mov	r3, r9
 80148fe:	f7eb fc9b 	bl	8000238 <__aeabi_dsub>
 8014902:	ec53 2b18 	vmov	r2, r3, d8
 8014906:	f7eb fc97 	bl	8000238 <__aeabi_dsub>
 801490a:	4602      	mov	r2, r0
 801490c:	460b      	mov	r3, r1
 801490e:	4650      	mov	r0, sl
 8014910:	4659      	mov	r1, fp
 8014912:	e610      	b.n	8014536 <__ieee754_pow+0x31e>
 8014914:	2401      	movs	r4, #1
 8014916:	e6a1      	b.n	801465c <__ieee754_pow+0x444>
 8014918:	ed9f 7b13 	vldr	d7, [pc, #76]	; 8014968 <__ieee754_pow+0x750>
 801491c:	e617      	b.n	801454e <__ieee754_pow+0x336>
 801491e:	bf00      	nop
 8014920:	4a454eef 	.word	0x4a454eef
 8014924:	3fca7e28 	.word	0x3fca7e28
 8014928:	93c9db65 	.word	0x93c9db65
 801492c:	3fcd864a 	.word	0x3fcd864a
 8014930:	a91d4101 	.word	0xa91d4101
 8014934:	3fd17460 	.word	0x3fd17460
 8014938:	518f264d 	.word	0x518f264d
 801493c:	3fd55555 	.word	0x3fd55555
 8014940:	db6fabff 	.word	0xdb6fabff
 8014944:	3fdb6db6 	.word	0x3fdb6db6
 8014948:	33333303 	.word	0x33333303
 801494c:	3fe33333 	.word	0x3fe33333
 8014950:	e0000000 	.word	0xe0000000
 8014954:	3feec709 	.word	0x3feec709
 8014958:	dc3a03fd 	.word	0xdc3a03fd
 801495c:	3feec709 	.word	0x3feec709
 8014960:	145b01f5 	.word	0x145b01f5
 8014964:	be3e2fe0 	.word	0xbe3e2fe0
 8014968:	00000000 	.word	0x00000000
 801496c:	3ff00000 	.word	0x3ff00000
 8014970:	7ff00000 	.word	0x7ff00000
 8014974:	43400000 	.word	0x43400000
 8014978:	0003988e 	.word	0x0003988e
 801497c:	000bb679 	.word	0x000bb679
 8014980:	08016d90 	.word	0x08016d90
 8014984:	3ff00000 	.word	0x3ff00000
 8014988:	40080000 	.word	0x40080000
 801498c:	08016db0 	.word	0x08016db0
 8014990:	08016da0 	.word	0x08016da0
 8014994:	a3b3      	add	r3, pc, #716	; (adr r3, 8014c64 <__ieee754_pow+0xa4c>)
 8014996:	e9d3 2300 	ldrd	r2, r3, [r3]
 801499a:	4640      	mov	r0, r8
 801499c:	4649      	mov	r1, r9
 801499e:	f7eb fc4d 	bl	800023c <__adddf3>
 80149a2:	4622      	mov	r2, r4
 80149a4:	ec41 0b1a 	vmov	d10, r0, r1
 80149a8:	462b      	mov	r3, r5
 80149aa:	4630      	mov	r0, r6
 80149ac:	4639      	mov	r1, r7
 80149ae:	f7eb fc43 	bl	8000238 <__aeabi_dsub>
 80149b2:	4602      	mov	r2, r0
 80149b4:	460b      	mov	r3, r1
 80149b6:	ec51 0b1a 	vmov	r0, r1, d10
 80149ba:	f7ec f885 	bl	8000ac8 <__aeabi_dcmpgt>
 80149be:	2800      	cmp	r0, #0
 80149c0:	f47f ae04 	bne.w	80145cc <__ieee754_pow+0x3b4>
 80149c4:	4aa2      	ldr	r2, [pc, #648]	; (8014c50 <__ieee754_pow+0xa38>)
 80149c6:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80149ca:	4293      	cmp	r3, r2
 80149cc:	f340 8107 	ble.w	8014bde <__ieee754_pow+0x9c6>
 80149d0:	151b      	asrs	r3, r3, #20
 80149d2:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 80149d6:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 80149da:	fa4a fa03 	asr.w	sl, sl, r3
 80149de:	44da      	add	sl, fp
 80149e0:	f3ca 510a 	ubfx	r1, sl, #20, #11
 80149e4:	489b      	ldr	r0, [pc, #620]	; (8014c54 <__ieee754_pow+0xa3c>)
 80149e6:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 80149ea:	4108      	asrs	r0, r1
 80149ec:	ea00 030a 	and.w	r3, r0, sl
 80149f0:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 80149f4:	f1c1 0114 	rsb	r1, r1, #20
 80149f8:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 80149fc:	fa4a fa01 	asr.w	sl, sl, r1
 8014a00:	f1bb 0f00 	cmp.w	fp, #0
 8014a04:	f04f 0200 	mov.w	r2, #0
 8014a08:	4620      	mov	r0, r4
 8014a0a:	4629      	mov	r1, r5
 8014a0c:	bfb8      	it	lt
 8014a0e:	f1ca 0a00 	rsblt	sl, sl, #0
 8014a12:	f7eb fc11 	bl	8000238 <__aeabi_dsub>
 8014a16:	ec41 0b19 	vmov	d9, r0, r1
 8014a1a:	4642      	mov	r2, r8
 8014a1c:	464b      	mov	r3, r9
 8014a1e:	ec51 0b19 	vmov	r0, r1, d9
 8014a22:	f7eb fc0b 	bl	800023c <__adddf3>
 8014a26:	a37a      	add	r3, pc, #488	; (adr r3, 8014c10 <__ieee754_pow+0x9f8>)
 8014a28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014a2c:	2000      	movs	r0, #0
 8014a2e:	4604      	mov	r4, r0
 8014a30:	460d      	mov	r5, r1
 8014a32:	f7eb fdb9 	bl	80005a8 <__aeabi_dmul>
 8014a36:	ec53 2b19 	vmov	r2, r3, d9
 8014a3a:	4606      	mov	r6, r0
 8014a3c:	460f      	mov	r7, r1
 8014a3e:	4620      	mov	r0, r4
 8014a40:	4629      	mov	r1, r5
 8014a42:	f7eb fbf9 	bl	8000238 <__aeabi_dsub>
 8014a46:	4602      	mov	r2, r0
 8014a48:	460b      	mov	r3, r1
 8014a4a:	4640      	mov	r0, r8
 8014a4c:	4649      	mov	r1, r9
 8014a4e:	f7eb fbf3 	bl	8000238 <__aeabi_dsub>
 8014a52:	a371      	add	r3, pc, #452	; (adr r3, 8014c18 <__ieee754_pow+0xa00>)
 8014a54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014a58:	f7eb fda6 	bl	80005a8 <__aeabi_dmul>
 8014a5c:	a370      	add	r3, pc, #448	; (adr r3, 8014c20 <__ieee754_pow+0xa08>)
 8014a5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014a62:	4680      	mov	r8, r0
 8014a64:	4689      	mov	r9, r1
 8014a66:	4620      	mov	r0, r4
 8014a68:	4629      	mov	r1, r5
 8014a6a:	f7eb fd9d 	bl	80005a8 <__aeabi_dmul>
 8014a6e:	4602      	mov	r2, r0
 8014a70:	460b      	mov	r3, r1
 8014a72:	4640      	mov	r0, r8
 8014a74:	4649      	mov	r1, r9
 8014a76:	f7eb fbe1 	bl	800023c <__adddf3>
 8014a7a:	4604      	mov	r4, r0
 8014a7c:	460d      	mov	r5, r1
 8014a7e:	4602      	mov	r2, r0
 8014a80:	460b      	mov	r3, r1
 8014a82:	4630      	mov	r0, r6
 8014a84:	4639      	mov	r1, r7
 8014a86:	f7eb fbd9 	bl	800023c <__adddf3>
 8014a8a:	4632      	mov	r2, r6
 8014a8c:	463b      	mov	r3, r7
 8014a8e:	4680      	mov	r8, r0
 8014a90:	4689      	mov	r9, r1
 8014a92:	f7eb fbd1 	bl	8000238 <__aeabi_dsub>
 8014a96:	4602      	mov	r2, r0
 8014a98:	460b      	mov	r3, r1
 8014a9a:	4620      	mov	r0, r4
 8014a9c:	4629      	mov	r1, r5
 8014a9e:	f7eb fbcb 	bl	8000238 <__aeabi_dsub>
 8014aa2:	4642      	mov	r2, r8
 8014aa4:	4606      	mov	r6, r0
 8014aa6:	460f      	mov	r7, r1
 8014aa8:	464b      	mov	r3, r9
 8014aaa:	4640      	mov	r0, r8
 8014aac:	4649      	mov	r1, r9
 8014aae:	f7eb fd7b 	bl	80005a8 <__aeabi_dmul>
 8014ab2:	a35d      	add	r3, pc, #372	; (adr r3, 8014c28 <__ieee754_pow+0xa10>)
 8014ab4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014ab8:	4604      	mov	r4, r0
 8014aba:	460d      	mov	r5, r1
 8014abc:	f7eb fd74 	bl	80005a8 <__aeabi_dmul>
 8014ac0:	a35b      	add	r3, pc, #364	; (adr r3, 8014c30 <__ieee754_pow+0xa18>)
 8014ac2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014ac6:	f7eb fbb7 	bl	8000238 <__aeabi_dsub>
 8014aca:	4622      	mov	r2, r4
 8014acc:	462b      	mov	r3, r5
 8014ace:	f7eb fd6b 	bl	80005a8 <__aeabi_dmul>
 8014ad2:	a359      	add	r3, pc, #356	; (adr r3, 8014c38 <__ieee754_pow+0xa20>)
 8014ad4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014ad8:	f7eb fbb0 	bl	800023c <__adddf3>
 8014adc:	4622      	mov	r2, r4
 8014ade:	462b      	mov	r3, r5
 8014ae0:	f7eb fd62 	bl	80005a8 <__aeabi_dmul>
 8014ae4:	a356      	add	r3, pc, #344	; (adr r3, 8014c40 <__ieee754_pow+0xa28>)
 8014ae6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014aea:	f7eb fba5 	bl	8000238 <__aeabi_dsub>
 8014aee:	4622      	mov	r2, r4
 8014af0:	462b      	mov	r3, r5
 8014af2:	f7eb fd59 	bl	80005a8 <__aeabi_dmul>
 8014af6:	a354      	add	r3, pc, #336	; (adr r3, 8014c48 <__ieee754_pow+0xa30>)
 8014af8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014afc:	f7eb fb9e 	bl	800023c <__adddf3>
 8014b00:	4622      	mov	r2, r4
 8014b02:	462b      	mov	r3, r5
 8014b04:	f7eb fd50 	bl	80005a8 <__aeabi_dmul>
 8014b08:	4602      	mov	r2, r0
 8014b0a:	460b      	mov	r3, r1
 8014b0c:	4640      	mov	r0, r8
 8014b0e:	4649      	mov	r1, r9
 8014b10:	f7eb fb92 	bl	8000238 <__aeabi_dsub>
 8014b14:	4604      	mov	r4, r0
 8014b16:	460d      	mov	r5, r1
 8014b18:	4602      	mov	r2, r0
 8014b1a:	460b      	mov	r3, r1
 8014b1c:	4640      	mov	r0, r8
 8014b1e:	4649      	mov	r1, r9
 8014b20:	f7eb fd42 	bl	80005a8 <__aeabi_dmul>
 8014b24:	2200      	movs	r2, #0
 8014b26:	ec41 0b19 	vmov	d9, r0, r1
 8014b2a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8014b2e:	4620      	mov	r0, r4
 8014b30:	4629      	mov	r1, r5
 8014b32:	f7eb fb81 	bl	8000238 <__aeabi_dsub>
 8014b36:	4602      	mov	r2, r0
 8014b38:	460b      	mov	r3, r1
 8014b3a:	ec51 0b19 	vmov	r0, r1, d9
 8014b3e:	f7eb fe5d 	bl	80007fc <__aeabi_ddiv>
 8014b42:	4632      	mov	r2, r6
 8014b44:	4604      	mov	r4, r0
 8014b46:	460d      	mov	r5, r1
 8014b48:	463b      	mov	r3, r7
 8014b4a:	4640      	mov	r0, r8
 8014b4c:	4649      	mov	r1, r9
 8014b4e:	f7eb fd2b 	bl	80005a8 <__aeabi_dmul>
 8014b52:	4632      	mov	r2, r6
 8014b54:	463b      	mov	r3, r7
 8014b56:	f7eb fb71 	bl	800023c <__adddf3>
 8014b5a:	4602      	mov	r2, r0
 8014b5c:	460b      	mov	r3, r1
 8014b5e:	4620      	mov	r0, r4
 8014b60:	4629      	mov	r1, r5
 8014b62:	f7eb fb69 	bl	8000238 <__aeabi_dsub>
 8014b66:	4642      	mov	r2, r8
 8014b68:	464b      	mov	r3, r9
 8014b6a:	f7eb fb65 	bl	8000238 <__aeabi_dsub>
 8014b6e:	460b      	mov	r3, r1
 8014b70:	4602      	mov	r2, r0
 8014b72:	4939      	ldr	r1, [pc, #228]	; (8014c58 <__ieee754_pow+0xa40>)
 8014b74:	2000      	movs	r0, #0
 8014b76:	f7eb fb5f 	bl	8000238 <__aeabi_dsub>
 8014b7a:	ec41 0b10 	vmov	d0, r0, r1
 8014b7e:	ee10 3a90 	vmov	r3, s1
 8014b82:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8014b86:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8014b8a:	da2b      	bge.n	8014be4 <__ieee754_pow+0x9cc>
 8014b8c:	4650      	mov	r0, sl
 8014b8e:	f000 f877 	bl	8014c80 <scalbn>
 8014b92:	ec51 0b10 	vmov	r0, r1, d0
 8014b96:	ec53 2b18 	vmov	r2, r3, d8
 8014b9a:	f7ff bbee 	b.w	801437a <__ieee754_pow+0x162>
 8014b9e:	4b2f      	ldr	r3, [pc, #188]	; (8014c5c <__ieee754_pow+0xa44>)
 8014ba0:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8014ba4:	429e      	cmp	r6, r3
 8014ba6:	f77f af0d 	ble.w	80149c4 <__ieee754_pow+0x7ac>
 8014baa:	4b2d      	ldr	r3, [pc, #180]	; (8014c60 <__ieee754_pow+0xa48>)
 8014bac:	440b      	add	r3, r1
 8014bae:	4303      	orrs	r3, r0
 8014bb0:	d009      	beq.n	8014bc6 <__ieee754_pow+0x9ae>
 8014bb2:	ec51 0b18 	vmov	r0, r1, d8
 8014bb6:	2200      	movs	r2, #0
 8014bb8:	2300      	movs	r3, #0
 8014bba:	f7eb ff67 	bl	8000a8c <__aeabi_dcmplt>
 8014bbe:	3800      	subs	r0, #0
 8014bc0:	bf18      	it	ne
 8014bc2:	2001      	movne	r0, #1
 8014bc4:	e448      	b.n	8014458 <__ieee754_pow+0x240>
 8014bc6:	4622      	mov	r2, r4
 8014bc8:	462b      	mov	r3, r5
 8014bca:	f7eb fb35 	bl	8000238 <__aeabi_dsub>
 8014bce:	4642      	mov	r2, r8
 8014bd0:	464b      	mov	r3, r9
 8014bd2:	f7eb ff6f 	bl	8000ab4 <__aeabi_dcmpge>
 8014bd6:	2800      	cmp	r0, #0
 8014bd8:	f43f aef4 	beq.w	80149c4 <__ieee754_pow+0x7ac>
 8014bdc:	e7e9      	b.n	8014bb2 <__ieee754_pow+0x99a>
 8014bde:	f04f 0a00 	mov.w	sl, #0
 8014be2:	e71a      	b.n	8014a1a <__ieee754_pow+0x802>
 8014be4:	ec51 0b10 	vmov	r0, r1, d0
 8014be8:	4619      	mov	r1, r3
 8014bea:	e7d4      	b.n	8014b96 <__ieee754_pow+0x97e>
 8014bec:	491a      	ldr	r1, [pc, #104]	; (8014c58 <__ieee754_pow+0xa40>)
 8014bee:	2000      	movs	r0, #0
 8014bf0:	f7ff bb31 	b.w	8014256 <__ieee754_pow+0x3e>
 8014bf4:	2000      	movs	r0, #0
 8014bf6:	2100      	movs	r1, #0
 8014bf8:	f7ff bb2d 	b.w	8014256 <__ieee754_pow+0x3e>
 8014bfc:	4630      	mov	r0, r6
 8014bfe:	4639      	mov	r1, r7
 8014c00:	f7ff bb29 	b.w	8014256 <__ieee754_pow+0x3e>
 8014c04:	9204      	str	r2, [sp, #16]
 8014c06:	f7ff bb7b 	b.w	8014300 <__ieee754_pow+0xe8>
 8014c0a:	2300      	movs	r3, #0
 8014c0c:	f7ff bb65 	b.w	80142da <__ieee754_pow+0xc2>
 8014c10:	00000000 	.word	0x00000000
 8014c14:	3fe62e43 	.word	0x3fe62e43
 8014c18:	fefa39ef 	.word	0xfefa39ef
 8014c1c:	3fe62e42 	.word	0x3fe62e42
 8014c20:	0ca86c39 	.word	0x0ca86c39
 8014c24:	be205c61 	.word	0xbe205c61
 8014c28:	72bea4d0 	.word	0x72bea4d0
 8014c2c:	3e663769 	.word	0x3e663769
 8014c30:	c5d26bf1 	.word	0xc5d26bf1
 8014c34:	3ebbbd41 	.word	0x3ebbbd41
 8014c38:	af25de2c 	.word	0xaf25de2c
 8014c3c:	3f11566a 	.word	0x3f11566a
 8014c40:	16bebd93 	.word	0x16bebd93
 8014c44:	3f66c16c 	.word	0x3f66c16c
 8014c48:	5555553e 	.word	0x5555553e
 8014c4c:	3fc55555 	.word	0x3fc55555
 8014c50:	3fe00000 	.word	0x3fe00000
 8014c54:	fff00000 	.word	0xfff00000
 8014c58:	3ff00000 	.word	0x3ff00000
 8014c5c:	4090cbff 	.word	0x4090cbff
 8014c60:	3f6f3400 	.word	0x3f6f3400
 8014c64:	652b82fe 	.word	0x652b82fe
 8014c68:	3c971547 	.word	0x3c971547

08014c6c <fabs>:
 8014c6c:	ec51 0b10 	vmov	r0, r1, d0
 8014c70:	ee10 2a10 	vmov	r2, s0
 8014c74:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8014c78:	ec43 2b10 	vmov	d0, r2, r3
 8014c7c:	4770      	bx	lr
	...

08014c80 <scalbn>:
 8014c80:	b570      	push	{r4, r5, r6, lr}
 8014c82:	ec55 4b10 	vmov	r4, r5, d0
 8014c86:	f3c5 510a 	ubfx	r1, r5, #20, #11
 8014c8a:	4606      	mov	r6, r0
 8014c8c:	462b      	mov	r3, r5
 8014c8e:	b999      	cbnz	r1, 8014cb8 <scalbn+0x38>
 8014c90:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8014c94:	4323      	orrs	r3, r4
 8014c96:	d03f      	beq.n	8014d18 <scalbn+0x98>
 8014c98:	4b35      	ldr	r3, [pc, #212]	; (8014d70 <scalbn+0xf0>)
 8014c9a:	4629      	mov	r1, r5
 8014c9c:	ee10 0a10 	vmov	r0, s0
 8014ca0:	2200      	movs	r2, #0
 8014ca2:	f7eb fc81 	bl	80005a8 <__aeabi_dmul>
 8014ca6:	4b33      	ldr	r3, [pc, #204]	; (8014d74 <scalbn+0xf4>)
 8014ca8:	429e      	cmp	r6, r3
 8014caa:	4604      	mov	r4, r0
 8014cac:	460d      	mov	r5, r1
 8014cae:	da10      	bge.n	8014cd2 <scalbn+0x52>
 8014cb0:	a327      	add	r3, pc, #156	; (adr r3, 8014d50 <scalbn+0xd0>)
 8014cb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014cb6:	e01f      	b.n	8014cf8 <scalbn+0x78>
 8014cb8:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8014cbc:	4291      	cmp	r1, r2
 8014cbe:	d10c      	bne.n	8014cda <scalbn+0x5a>
 8014cc0:	ee10 2a10 	vmov	r2, s0
 8014cc4:	4620      	mov	r0, r4
 8014cc6:	4629      	mov	r1, r5
 8014cc8:	f7eb fab8 	bl	800023c <__adddf3>
 8014ccc:	4604      	mov	r4, r0
 8014cce:	460d      	mov	r5, r1
 8014cd0:	e022      	b.n	8014d18 <scalbn+0x98>
 8014cd2:	460b      	mov	r3, r1
 8014cd4:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8014cd8:	3936      	subs	r1, #54	; 0x36
 8014cda:	f24c 3250 	movw	r2, #50000	; 0xc350
 8014cde:	4296      	cmp	r6, r2
 8014ce0:	dd0d      	ble.n	8014cfe <scalbn+0x7e>
 8014ce2:	2d00      	cmp	r5, #0
 8014ce4:	a11c      	add	r1, pc, #112	; (adr r1, 8014d58 <scalbn+0xd8>)
 8014ce6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014cea:	da02      	bge.n	8014cf2 <scalbn+0x72>
 8014cec:	a11c      	add	r1, pc, #112	; (adr r1, 8014d60 <scalbn+0xe0>)
 8014cee:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014cf2:	a319      	add	r3, pc, #100	; (adr r3, 8014d58 <scalbn+0xd8>)
 8014cf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014cf8:	f7eb fc56 	bl	80005a8 <__aeabi_dmul>
 8014cfc:	e7e6      	b.n	8014ccc <scalbn+0x4c>
 8014cfe:	1872      	adds	r2, r6, r1
 8014d00:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8014d04:	428a      	cmp	r2, r1
 8014d06:	dcec      	bgt.n	8014ce2 <scalbn+0x62>
 8014d08:	2a00      	cmp	r2, #0
 8014d0a:	dd08      	ble.n	8014d1e <scalbn+0x9e>
 8014d0c:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8014d10:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8014d14:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8014d18:	ec45 4b10 	vmov	d0, r4, r5
 8014d1c:	bd70      	pop	{r4, r5, r6, pc}
 8014d1e:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8014d22:	da08      	bge.n	8014d36 <scalbn+0xb6>
 8014d24:	2d00      	cmp	r5, #0
 8014d26:	a10a      	add	r1, pc, #40	; (adr r1, 8014d50 <scalbn+0xd0>)
 8014d28:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014d2c:	dac0      	bge.n	8014cb0 <scalbn+0x30>
 8014d2e:	a10e      	add	r1, pc, #56	; (adr r1, 8014d68 <scalbn+0xe8>)
 8014d30:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014d34:	e7bc      	b.n	8014cb0 <scalbn+0x30>
 8014d36:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8014d3a:	3236      	adds	r2, #54	; 0x36
 8014d3c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8014d40:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8014d44:	4620      	mov	r0, r4
 8014d46:	4b0c      	ldr	r3, [pc, #48]	; (8014d78 <scalbn+0xf8>)
 8014d48:	2200      	movs	r2, #0
 8014d4a:	e7d5      	b.n	8014cf8 <scalbn+0x78>
 8014d4c:	f3af 8000 	nop.w
 8014d50:	c2f8f359 	.word	0xc2f8f359
 8014d54:	01a56e1f 	.word	0x01a56e1f
 8014d58:	8800759c 	.word	0x8800759c
 8014d5c:	7e37e43c 	.word	0x7e37e43c
 8014d60:	8800759c 	.word	0x8800759c
 8014d64:	fe37e43c 	.word	0xfe37e43c
 8014d68:	c2f8f359 	.word	0xc2f8f359
 8014d6c:	81a56e1f 	.word	0x81a56e1f
 8014d70:	43500000 	.word	0x43500000
 8014d74:	ffff3cb0 	.word	0xffff3cb0
 8014d78:	3c900000 	.word	0x3c900000

08014d7c <with_errno>:
 8014d7c:	b570      	push	{r4, r5, r6, lr}
 8014d7e:	4604      	mov	r4, r0
 8014d80:	460d      	mov	r5, r1
 8014d82:	4616      	mov	r6, r2
 8014d84:	f7fb fd78 	bl	8010878 <__errno>
 8014d88:	4629      	mov	r1, r5
 8014d8a:	6006      	str	r6, [r0, #0]
 8014d8c:	4620      	mov	r0, r4
 8014d8e:	bd70      	pop	{r4, r5, r6, pc}

08014d90 <xflow>:
 8014d90:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8014d92:	4614      	mov	r4, r2
 8014d94:	461d      	mov	r5, r3
 8014d96:	b108      	cbz	r0, 8014d9c <xflow+0xc>
 8014d98:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8014d9c:	e9cd 2300 	strd	r2, r3, [sp]
 8014da0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014da4:	4620      	mov	r0, r4
 8014da6:	4629      	mov	r1, r5
 8014da8:	f7eb fbfe 	bl	80005a8 <__aeabi_dmul>
 8014dac:	2222      	movs	r2, #34	; 0x22
 8014dae:	b003      	add	sp, #12
 8014db0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8014db4:	f7ff bfe2 	b.w	8014d7c <with_errno>

08014db8 <__math_uflow>:
 8014db8:	b508      	push	{r3, lr}
 8014dba:	2200      	movs	r2, #0
 8014dbc:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8014dc0:	f7ff ffe6 	bl	8014d90 <xflow>
 8014dc4:	ec41 0b10 	vmov	d0, r0, r1
 8014dc8:	bd08      	pop	{r3, pc}

08014dca <__math_oflow>:
 8014dca:	b508      	push	{r3, lr}
 8014dcc:	2200      	movs	r2, #0
 8014dce:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8014dd2:	f7ff ffdd 	bl	8014d90 <xflow>
 8014dd6:	ec41 0b10 	vmov	d0, r0, r1
 8014dda:	bd08      	pop	{r3, pc}

08014ddc <__ieee754_sqrt>:
 8014ddc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014de0:	ec55 4b10 	vmov	r4, r5, d0
 8014de4:	4e67      	ldr	r6, [pc, #412]	; (8014f84 <__ieee754_sqrt+0x1a8>)
 8014de6:	43ae      	bics	r6, r5
 8014de8:	ee10 0a10 	vmov	r0, s0
 8014dec:	ee10 2a10 	vmov	r2, s0
 8014df0:	4629      	mov	r1, r5
 8014df2:	462b      	mov	r3, r5
 8014df4:	d10d      	bne.n	8014e12 <__ieee754_sqrt+0x36>
 8014df6:	f7eb fbd7 	bl	80005a8 <__aeabi_dmul>
 8014dfa:	4602      	mov	r2, r0
 8014dfc:	460b      	mov	r3, r1
 8014dfe:	4620      	mov	r0, r4
 8014e00:	4629      	mov	r1, r5
 8014e02:	f7eb fa1b 	bl	800023c <__adddf3>
 8014e06:	4604      	mov	r4, r0
 8014e08:	460d      	mov	r5, r1
 8014e0a:	ec45 4b10 	vmov	d0, r4, r5
 8014e0e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014e12:	2d00      	cmp	r5, #0
 8014e14:	dc0b      	bgt.n	8014e2e <__ieee754_sqrt+0x52>
 8014e16:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8014e1a:	4326      	orrs	r6, r4
 8014e1c:	d0f5      	beq.n	8014e0a <__ieee754_sqrt+0x2e>
 8014e1e:	b135      	cbz	r5, 8014e2e <__ieee754_sqrt+0x52>
 8014e20:	f7eb fa0a 	bl	8000238 <__aeabi_dsub>
 8014e24:	4602      	mov	r2, r0
 8014e26:	460b      	mov	r3, r1
 8014e28:	f7eb fce8 	bl	80007fc <__aeabi_ddiv>
 8014e2c:	e7eb      	b.n	8014e06 <__ieee754_sqrt+0x2a>
 8014e2e:	1509      	asrs	r1, r1, #20
 8014e30:	f000 808d 	beq.w	8014f4e <__ieee754_sqrt+0x172>
 8014e34:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8014e38:	f2a1 36ff 	subw	r6, r1, #1023	; 0x3ff
 8014e3c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8014e40:	07c9      	lsls	r1, r1, #31
 8014e42:	bf5c      	itt	pl
 8014e44:	005b      	lslpl	r3, r3, #1
 8014e46:	eb03 73d2 	addpl.w	r3, r3, r2, lsr #31
 8014e4a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8014e4e:	bf58      	it	pl
 8014e50:	0052      	lslpl	r2, r2, #1
 8014e52:	2500      	movs	r5, #0
 8014e54:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 8014e58:	1076      	asrs	r6, r6, #1
 8014e5a:	0052      	lsls	r2, r2, #1
 8014e5c:	f04f 0e16 	mov.w	lr, #22
 8014e60:	46ac      	mov	ip, r5
 8014e62:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8014e66:	eb0c 0001 	add.w	r0, ip, r1
 8014e6a:	4298      	cmp	r0, r3
 8014e6c:	bfde      	ittt	le
 8014e6e:	1a1b      	suble	r3, r3, r0
 8014e70:	eb00 0c01 	addle.w	ip, r0, r1
 8014e74:	186d      	addle	r5, r5, r1
 8014e76:	005b      	lsls	r3, r3, #1
 8014e78:	f1be 0e01 	subs.w	lr, lr, #1
 8014e7c:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 8014e80:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8014e84:	ea4f 0242 	mov.w	r2, r2, lsl #1
 8014e88:	d1ed      	bne.n	8014e66 <__ieee754_sqrt+0x8a>
 8014e8a:	4674      	mov	r4, lr
 8014e8c:	2720      	movs	r7, #32
 8014e8e:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8014e92:	4563      	cmp	r3, ip
 8014e94:	eb01 000e 	add.w	r0, r1, lr
 8014e98:	dc02      	bgt.n	8014ea0 <__ieee754_sqrt+0xc4>
 8014e9a:	d113      	bne.n	8014ec4 <__ieee754_sqrt+0xe8>
 8014e9c:	4290      	cmp	r0, r2
 8014e9e:	d811      	bhi.n	8014ec4 <__ieee754_sqrt+0xe8>
 8014ea0:	2800      	cmp	r0, #0
 8014ea2:	eb00 0e01 	add.w	lr, r0, r1
 8014ea6:	da57      	bge.n	8014f58 <__ieee754_sqrt+0x17c>
 8014ea8:	f1be 0f00 	cmp.w	lr, #0
 8014eac:	db54      	blt.n	8014f58 <__ieee754_sqrt+0x17c>
 8014eae:	f10c 0801 	add.w	r8, ip, #1
 8014eb2:	eba3 030c 	sub.w	r3, r3, ip
 8014eb6:	4290      	cmp	r0, r2
 8014eb8:	bf88      	it	hi
 8014eba:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8014ebe:	1a12      	subs	r2, r2, r0
 8014ec0:	440c      	add	r4, r1
 8014ec2:	46c4      	mov	ip, r8
 8014ec4:	005b      	lsls	r3, r3, #1
 8014ec6:	3f01      	subs	r7, #1
 8014ec8:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 8014ecc:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8014ed0:	ea4f 0242 	mov.w	r2, r2, lsl #1
 8014ed4:	d1dd      	bne.n	8014e92 <__ieee754_sqrt+0xb6>
 8014ed6:	4313      	orrs	r3, r2
 8014ed8:	d01b      	beq.n	8014f12 <__ieee754_sqrt+0x136>
 8014eda:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 8014f88 <__ieee754_sqrt+0x1ac>
 8014ede:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 8014f8c <__ieee754_sqrt+0x1b0>
 8014ee2:	e9da 0100 	ldrd	r0, r1, [sl]
 8014ee6:	e9db 2300 	ldrd	r2, r3, [fp]
 8014eea:	f7eb f9a5 	bl	8000238 <__aeabi_dsub>
 8014eee:	e9da 8900 	ldrd	r8, r9, [sl]
 8014ef2:	4602      	mov	r2, r0
 8014ef4:	460b      	mov	r3, r1
 8014ef6:	4640      	mov	r0, r8
 8014ef8:	4649      	mov	r1, r9
 8014efa:	f7eb fdd1 	bl	8000aa0 <__aeabi_dcmple>
 8014efe:	b140      	cbz	r0, 8014f12 <__ieee754_sqrt+0x136>
 8014f00:	f1b4 3fff 	cmp.w	r4, #4294967295
 8014f04:	e9da 0100 	ldrd	r0, r1, [sl]
 8014f08:	e9db 2300 	ldrd	r2, r3, [fp]
 8014f0c:	d126      	bne.n	8014f5c <__ieee754_sqrt+0x180>
 8014f0e:	3501      	adds	r5, #1
 8014f10:	463c      	mov	r4, r7
 8014f12:	106a      	asrs	r2, r5, #1
 8014f14:	0863      	lsrs	r3, r4, #1
 8014f16:	07e9      	lsls	r1, r5, #31
 8014f18:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 8014f1c:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 8014f20:	bf48      	it	mi
 8014f22:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8014f26:	eb02 5506 	add.w	r5, r2, r6, lsl #20
 8014f2a:	461c      	mov	r4, r3
 8014f2c:	e76d      	b.n	8014e0a <__ieee754_sqrt+0x2e>
 8014f2e:	0ad3      	lsrs	r3, r2, #11
 8014f30:	3815      	subs	r0, #21
 8014f32:	0552      	lsls	r2, r2, #21
 8014f34:	2b00      	cmp	r3, #0
 8014f36:	d0fa      	beq.n	8014f2e <__ieee754_sqrt+0x152>
 8014f38:	02dc      	lsls	r4, r3, #11
 8014f3a:	d50a      	bpl.n	8014f52 <__ieee754_sqrt+0x176>
 8014f3c:	f1c1 0420 	rsb	r4, r1, #32
 8014f40:	fa22 f404 	lsr.w	r4, r2, r4
 8014f44:	1e4d      	subs	r5, r1, #1
 8014f46:	408a      	lsls	r2, r1
 8014f48:	4323      	orrs	r3, r4
 8014f4a:	1b41      	subs	r1, r0, r5
 8014f4c:	e772      	b.n	8014e34 <__ieee754_sqrt+0x58>
 8014f4e:	4608      	mov	r0, r1
 8014f50:	e7f0      	b.n	8014f34 <__ieee754_sqrt+0x158>
 8014f52:	005b      	lsls	r3, r3, #1
 8014f54:	3101      	adds	r1, #1
 8014f56:	e7ef      	b.n	8014f38 <__ieee754_sqrt+0x15c>
 8014f58:	46e0      	mov	r8, ip
 8014f5a:	e7aa      	b.n	8014eb2 <__ieee754_sqrt+0xd6>
 8014f5c:	f7eb f96e 	bl	800023c <__adddf3>
 8014f60:	e9da 8900 	ldrd	r8, r9, [sl]
 8014f64:	4602      	mov	r2, r0
 8014f66:	460b      	mov	r3, r1
 8014f68:	4640      	mov	r0, r8
 8014f6a:	4649      	mov	r1, r9
 8014f6c:	f7eb fd8e 	bl	8000a8c <__aeabi_dcmplt>
 8014f70:	b120      	cbz	r0, 8014f7c <__ieee754_sqrt+0x1a0>
 8014f72:	1ca0      	adds	r0, r4, #2
 8014f74:	bf08      	it	eq
 8014f76:	3501      	addeq	r5, #1
 8014f78:	3402      	adds	r4, #2
 8014f7a:	e7ca      	b.n	8014f12 <__ieee754_sqrt+0x136>
 8014f7c:	3401      	adds	r4, #1
 8014f7e:	f024 0401 	bic.w	r4, r4, #1
 8014f82:	e7c6      	b.n	8014f12 <__ieee754_sqrt+0x136>
 8014f84:	7ff00000 	.word	0x7ff00000
 8014f88:	20000218 	.word	0x20000218
 8014f8c:	20000220 	.word	0x20000220

08014f90 <__ieee754_log>:
 8014f90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014f94:	ec51 0b10 	vmov	r0, r1, d0
 8014f98:	ed2d 8b04 	vpush	{d8-d9}
 8014f9c:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8014fa0:	b083      	sub	sp, #12
 8014fa2:	460d      	mov	r5, r1
 8014fa4:	da29      	bge.n	8014ffa <__ieee754_log+0x6a>
 8014fa6:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8014faa:	4303      	orrs	r3, r0
 8014fac:	ee10 2a10 	vmov	r2, s0
 8014fb0:	d10c      	bne.n	8014fcc <__ieee754_log+0x3c>
 8014fb2:	49cf      	ldr	r1, [pc, #828]	; (80152f0 <__ieee754_log+0x360>)
 8014fb4:	2200      	movs	r2, #0
 8014fb6:	2300      	movs	r3, #0
 8014fb8:	2000      	movs	r0, #0
 8014fba:	f7eb fc1f 	bl	80007fc <__aeabi_ddiv>
 8014fbe:	ec41 0b10 	vmov	d0, r0, r1
 8014fc2:	b003      	add	sp, #12
 8014fc4:	ecbd 8b04 	vpop	{d8-d9}
 8014fc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014fcc:	2900      	cmp	r1, #0
 8014fce:	da05      	bge.n	8014fdc <__ieee754_log+0x4c>
 8014fd0:	460b      	mov	r3, r1
 8014fd2:	f7eb f931 	bl	8000238 <__aeabi_dsub>
 8014fd6:	2200      	movs	r2, #0
 8014fd8:	2300      	movs	r3, #0
 8014fda:	e7ee      	b.n	8014fba <__ieee754_log+0x2a>
 8014fdc:	4bc5      	ldr	r3, [pc, #788]	; (80152f4 <__ieee754_log+0x364>)
 8014fde:	2200      	movs	r2, #0
 8014fe0:	f7eb fae2 	bl	80005a8 <__aeabi_dmul>
 8014fe4:	f06f 0335 	mvn.w	r3, #53	; 0x35
 8014fe8:	460d      	mov	r5, r1
 8014fea:	4ac3      	ldr	r2, [pc, #780]	; (80152f8 <__ieee754_log+0x368>)
 8014fec:	4295      	cmp	r5, r2
 8014fee:	dd06      	ble.n	8014ffe <__ieee754_log+0x6e>
 8014ff0:	4602      	mov	r2, r0
 8014ff2:	460b      	mov	r3, r1
 8014ff4:	f7eb f922 	bl	800023c <__adddf3>
 8014ff8:	e7e1      	b.n	8014fbe <__ieee754_log+0x2e>
 8014ffa:	2300      	movs	r3, #0
 8014ffc:	e7f5      	b.n	8014fea <__ieee754_log+0x5a>
 8014ffe:	152c      	asrs	r4, r5, #20
 8015000:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8015004:	f3c5 0513 	ubfx	r5, r5, #0, #20
 8015008:	441c      	add	r4, r3
 801500a:	f505 2315 	add.w	r3, r5, #610304	; 0x95000
 801500e:	f603 7364 	addw	r3, r3, #3940	; 0xf64
 8015012:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8015016:	f083 527f 	eor.w	r2, r3, #1069547520	; 0x3fc00000
 801501a:	f482 1240 	eor.w	r2, r2, #3145728	; 0x300000
 801501e:	ea42 0105 	orr.w	r1, r2, r5
 8015022:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 8015026:	2200      	movs	r2, #0
 8015028:	4bb4      	ldr	r3, [pc, #720]	; (80152fc <__ieee754_log+0x36c>)
 801502a:	f7eb f905 	bl	8000238 <__aeabi_dsub>
 801502e:	1cab      	adds	r3, r5, #2
 8015030:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8015034:	2b02      	cmp	r3, #2
 8015036:	4682      	mov	sl, r0
 8015038:	468b      	mov	fp, r1
 801503a:	f04f 0200 	mov.w	r2, #0
 801503e:	dc53      	bgt.n	80150e8 <__ieee754_log+0x158>
 8015040:	2300      	movs	r3, #0
 8015042:	f7eb fd19 	bl	8000a78 <__aeabi_dcmpeq>
 8015046:	b1d0      	cbz	r0, 801507e <__ieee754_log+0xee>
 8015048:	2c00      	cmp	r4, #0
 801504a:	f000 8122 	beq.w	8015292 <__ieee754_log+0x302>
 801504e:	4620      	mov	r0, r4
 8015050:	f7eb fa40 	bl	80004d4 <__aeabi_i2d>
 8015054:	a390      	add	r3, pc, #576	; (adr r3, 8015298 <__ieee754_log+0x308>)
 8015056:	e9d3 2300 	ldrd	r2, r3, [r3]
 801505a:	4606      	mov	r6, r0
 801505c:	460f      	mov	r7, r1
 801505e:	f7eb faa3 	bl	80005a8 <__aeabi_dmul>
 8015062:	a38f      	add	r3, pc, #572	; (adr r3, 80152a0 <__ieee754_log+0x310>)
 8015064:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015068:	4604      	mov	r4, r0
 801506a:	460d      	mov	r5, r1
 801506c:	4630      	mov	r0, r6
 801506e:	4639      	mov	r1, r7
 8015070:	f7eb fa9a 	bl	80005a8 <__aeabi_dmul>
 8015074:	4602      	mov	r2, r0
 8015076:	460b      	mov	r3, r1
 8015078:	4620      	mov	r0, r4
 801507a:	4629      	mov	r1, r5
 801507c:	e7ba      	b.n	8014ff4 <__ieee754_log+0x64>
 801507e:	a38a      	add	r3, pc, #552	; (adr r3, 80152a8 <__ieee754_log+0x318>)
 8015080:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015084:	4650      	mov	r0, sl
 8015086:	4659      	mov	r1, fp
 8015088:	f7eb fa8e 	bl	80005a8 <__aeabi_dmul>
 801508c:	4602      	mov	r2, r0
 801508e:	460b      	mov	r3, r1
 8015090:	2000      	movs	r0, #0
 8015092:	499b      	ldr	r1, [pc, #620]	; (8015300 <__ieee754_log+0x370>)
 8015094:	f7eb f8d0 	bl	8000238 <__aeabi_dsub>
 8015098:	4652      	mov	r2, sl
 801509a:	4606      	mov	r6, r0
 801509c:	460f      	mov	r7, r1
 801509e:	465b      	mov	r3, fp
 80150a0:	4650      	mov	r0, sl
 80150a2:	4659      	mov	r1, fp
 80150a4:	f7eb fa80 	bl	80005a8 <__aeabi_dmul>
 80150a8:	4602      	mov	r2, r0
 80150aa:	460b      	mov	r3, r1
 80150ac:	4630      	mov	r0, r6
 80150ae:	4639      	mov	r1, r7
 80150b0:	f7eb fa7a 	bl	80005a8 <__aeabi_dmul>
 80150b4:	4606      	mov	r6, r0
 80150b6:	460f      	mov	r7, r1
 80150b8:	b914      	cbnz	r4, 80150c0 <__ieee754_log+0x130>
 80150ba:	4632      	mov	r2, r6
 80150bc:	463b      	mov	r3, r7
 80150be:	e0a2      	b.n	8015206 <__ieee754_log+0x276>
 80150c0:	4620      	mov	r0, r4
 80150c2:	f7eb fa07 	bl	80004d4 <__aeabi_i2d>
 80150c6:	a374      	add	r3, pc, #464	; (adr r3, 8015298 <__ieee754_log+0x308>)
 80150c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80150cc:	4680      	mov	r8, r0
 80150ce:	4689      	mov	r9, r1
 80150d0:	f7eb fa6a 	bl	80005a8 <__aeabi_dmul>
 80150d4:	a372      	add	r3, pc, #456	; (adr r3, 80152a0 <__ieee754_log+0x310>)
 80150d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80150da:	4604      	mov	r4, r0
 80150dc:	460d      	mov	r5, r1
 80150de:	4640      	mov	r0, r8
 80150e0:	4649      	mov	r1, r9
 80150e2:	f7eb fa61 	bl	80005a8 <__aeabi_dmul>
 80150e6:	e0a7      	b.n	8015238 <__ieee754_log+0x2a8>
 80150e8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80150ec:	f7eb f8a6 	bl	800023c <__adddf3>
 80150f0:	4602      	mov	r2, r0
 80150f2:	460b      	mov	r3, r1
 80150f4:	4650      	mov	r0, sl
 80150f6:	4659      	mov	r1, fp
 80150f8:	f7eb fb80 	bl	80007fc <__aeabi_ddiv>
 80150fc:	ec41 0b18 	vmov	d8, r0, r1
 8015100:	4620      	mov	r0, r4
 8015102:	f7eb f9e7 	bl	80004d4 <__aeabi_i2d>
 8015106:	ec53 2b18 	vmov	r2, r3, d8
 801510a:	ec41 0b19 	vmov	d9, r0, r1
 801510e:	ec51 0b18 	vmov	r0, r1, d8
 8015112:	f7eb fa49 	bl	80005a8 <__aeabi_dmul>
 8015116:	f5a5 23c2 	sub.w	r3, r5, #397312	; 0x61000
 801511a:	f2a3 437a 	subw	r3, r3, #1146	; 0x47a
 801511e:	9301      	str	r3, [sp, #4]
 8015120:	4602      	mov	r2, r0
 8015122:	460b      	mov	r3, r1
 8015124:	4680      	mov	r8, r0
 8015126:	4689      	mov	r9, r1
 8015128:	f7eb fa3e 	bl	80005a8 <__aeabi_dmul>
 801512c:	a360      	add	r3, pc, #384	; (adr r3, 80152b0 <__ieee754_log+0x320>)
 801512e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015132:	4606      	mov	r6, r0
 8015134:	460f      	mov	r7, r1
 8015136:	f7eb fa37 	bl	80005a8 <__aeabi_dmul>
 801513a:	a35f      	add	r3, pc, #380	; (adr r3, 80152b8 <__ieee754_log+0x328>)
 801513c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015140:	f7eb f87c 	bl	800023c <__adddf3>
 8015144:	4632      	mov	r2, r6
 8015146:	463b      	mov	r3, r7
 8015148:	f7eb fa2e 	bl	80005a8 <__aeabi_dmul>
 801514c:	a35c      	add	r3, pc, #368	; (adr r3, 80152c0 <__ieee754_log+0x330>)
 801514e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015152:	f7eb f873 	bl	800023c <__adddf3>
 8015156:	4632      	mov	r2, r6
 8015158:	463b      	mov	r3, r7
 801515a:	f7eb fa25 	bl	80005a8 <__aeabi_dmul>
 801515e:	a35a      	add	r3, pc, #360	; (adr r3, 80152c8 <__ieee754_log+0x338>)
 8015160:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015164:	f7eb f86a 	bl	800023c <__adddf3>
 8015168:	4642      	mov	r2, r8
 801516a:	464b      	mov	r3, r9
 801516c:	f7eb fa1c 	bl	80005a8 <__aeabi_dmul>
 8015170:	a357      	add	r3, pc, #348	; (adr r3, 80152d0 <__ieee754_log+0x340>)
 8015172:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015176:	4680      	mov	r8, r0
 8015178:	4689      	mov	r9, r1
 801517a:	4630      	mov	r0, r6
 801517c:	4639      	mov	r1, r7
 801517e:	f7eb fa13 	bl	80005a8 <__aeabi_dmul>
 8015182:	a355      	add	r3, pc, #340	; (adr r3, 80152d8 <__ieee754_log+0x348>)
 8015184:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015188:	f7eb f858 	bl	800023c <__adddf3>
 801518c:	4632      	mov	r2, r6
 801518e:	463b      	mov	r3, r7
 8015190:	f7eb fa0a 	bl	80005a8 <__aeabi_dmul>
 8015194:	a352      	add	r3, pc, #328	; (adr r3, 80152e0 <__ieee754_log+0x350>)
 8015196:	e9d3 2300 	ldrd	r2, r3, [r3]
 801519a:	f7eb f84f 	bl	800023c <__adddf3>
 801519e:	4632      	mov	r2, r6
 80151a0:	463b      	mov	r3, r7
 80151a2:	f7eb fa01 	bl	80005a8 <__aeabi_dmul>
 80151a6:	460b      	mov	r3, r1
 80151a8:	4602      	mov	r2, r0
 80151aa:	4649      	mov	r1, r9
 80151ac:	4640      	mov	r0, r8
 80151ae:	f7eb f845 	bl	800023c <__adddf3>
 80151b2:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
 80151b6:	9b01      	ldr	r3, [sp, #4]
 80151b8:	3551      	adds	r5, #81	; 0x51
 80151ba:	431d      	orrs	r5, r3
 80151bc:	2d00      	cmp	r5, #0
 80151be:	4680      	mov	r8, r0
 80151c0:	4689      	mov	r9, r1
 80151c2:	dd48      	ble.n	8015256 <__ieee754_log+0x2c6>
 80151c4:	4b4e      	ldr	r3, [pc, #312]	; (8015300 <__ieee754_log+0x370>)
 80151c6:	2200      	movs	r2, #0
 80151c8:	4650      	mov	r0, sl
 80151ca:	4659      	mov	r1, fp
 80151cc:	f7eb f9ec 	bl	80005a8 <__aeabi_dmul>
 80151d0:	4652      	mov	r2, sl
 80151d2:	465b      	mov	r3, fp
 80151d4:	f7eb f9e8 	bl	80005a8 <__aeabi_dmul>
 80151d8:	4602      	mov	r2, r0
 80151da:	460b      	mov	r3, r1
 80151dc:	4606      	mov	r6, r0
 80151de:	460f      	mov	r7, r1
 80151e0:	4640      	mov	r0, r8
 80151e2:	4649      	mov	r1, r9
 80151e4:	f7eb f82a 	bl	800023c <__adddf3>
 80151e8:	ec53 2b18 	vmov	r2, r3, d8
 80151ec:	f7eb f9dc 	bl	80005a8 <__aeabi_dmul>
 80151f0:	4680      	mov	r8, r0
 80151f2:	4689      	mov	r9, r1
 80151f4:	b964      	cbnz	r4, 8015210 <__ieee754_log+0x280>
 80151f6:	4602      	mov	r2, r0
 80151f8:	460b      	mov	r3, r1
 80151fa:	4630      	mov	r0, r6
 80151fc:	4639      	mov	r1, r7
 80151fe:	f7eb f81b 	bl	8000238 <__aeabi_dsub>
 8015202:	4602      	mov	r2, r0
 8015204:	460b      	mov	r3, r1
 8015206:	4650      	mov	r0, sl
 8015208:	4659      	mov	r1, fp
 801520a:	f7eb f815 	bl	8000238 <__aeabi_dsub>
 801520e:	e6d6      	b.n	8014fbe <__ieee754_log+0x2e>
 8015210:	a321      	add	r3, pc, #132	; (adr r3, 8015298 <__ieee754_log+0x308>)
 8015212:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015216:	ec51 0b19 	vmov	r0, r1, d9
 801521a:	f7eb f9c5 	bl	80005a8 <__aeabi_dmul>
 801521e:	a320      	add	r3, pc, #128	; (adr r3, 80152a0 <__ieee754_log+0x310>)
 8015220:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015224:	4604      	mov	r4, r0
 8015226:	460d      	mov	r5, r1
 8015228:	ec51 0b19 	vmov	r0, r1, d9
 801522c:	f7eb f9bc 	bl	80005a8 <__aeabi_dmul>
 8015230:	4642      	mov	r2, r8
 8015232:	464b      	mov	r3, r9
 8015234:	f7eb f802 	bl	800023c <__adddf3>
 8015238:	4602      	mov	r2, r0
 801523a:	460b      	mov	r3, r1
 801523c:	4630      	mov	r0, r6
 801523e:	4639      	mov	r1, r7
 8015240:	f7ea fffa 	bl	8000238 <__aeabi_dsub>
 8015244:	4652      	mov	r2, sl
 8015246:	465b      	mov	r3, fp
 8015248:	f7ea fff6 	bl	8000238 <__aeabi_dsub>
 801524c:	4602      	mov	r2, r0
 801524e:	460b      	mov	r3, r1
 8015250:	4620      	mov	r0, r4
 8015252:	4629      	mov	r1, r5
 8015254:	e7d9      	b.n	801520a <__ieee754_log+0x27a>
 8015256:	4602      	mov	r2, r0
 8015258:	460b      	mov	r3, r1
 801525a:	4650      	mov	r0, sl
 801525c:	4659      	mov	r1, fp
 801525e:	f7ea ffeb 	bl	8000238 <__aeabi_dsub>
 8015262:	ec53 2b18 	vmov	r2, r3, d8
 8015266:	f7eb f99f 	bl	80005a8 <__aeabi_dmul>
 801526a:	4606      	mov	r6, r0
 801526c:	460f      	mov	r7, r1
 801526e:	2c00      	cmp	r4, #0
 8015270:	f43f af23 	beq.w	80150ba <__ieee754_log+0x12a>
 8015274:	a308      	add	r3, pc, #32	; (adr r3, 8015298 <__ieee754_log+0x308>)
 8015276:	e9d3 2300 	ldrd	r2, r3, [r3]
 801527a:	ec51 0b19 	vmov	r0, r1, d9
 801527e:	f7eb f993 	bl	80005a8 <__aeabi_dmul>
 8015282:	a307      	add	r3, pc, #28	; (adr r3, 80152a0 <__ieee754_log+0x310>)
 8015284:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015288:	4604      	mov	r4, r0
 801528a:	460d      	mov	r5, r1
 801528c:	ec51 0b19 	vmov	r0, r1, d9
 8015290:	e727      	b.n	80150e2 <__ieee754_log+0x152>
 8015292:	ed9f 0b15 	vldr	d0, [pc, #84]	; 80152e8 <__ieee754_log+0x358>
 8015296:	e694      	b.n	8014fc2 <__ieee754_log+0x32>
 8015298:	fee00000 	.word	0xfee00000
 801529c:	3fe62e42 	.word	0x3fe62e42
 80152a0:	35793c76 	.word	0x35793c76
 80152a4:	3dea39ef 	.word	0x3dea39ef
 80152a8:	55555555 	.word	0x55555555
 80152ac:	3fd55555 	.word	0x3fd55555
 80152b0:	df3e5244 	.word	0xdf3e5244
 80152b4:	3fc2f112 	.word	0x3fc2f112
 80152b8:	96cb03de 	.word	0x96cb03de
 80152bc:	3fc74664 	.word	0x3fc74664
 80152c0:	94229359 	.word	0x94229359
 80152c4:	3fd24924 	.word	0x3fd24924
 80152c8:	55555593 	.word	0x55555593
 80152cc:	3fe55555 	.word	0x3fe55555
 80152d0:	d078c69f 	.word	0xd078c69f
 80152d4:	3fc39a09 	.word	0x3fc39a09
 80152d8:	1d8e78af 	.word	0x1d8e78af
 80152dc:	3fcc71c5 	.word	0x3fcc71c5
 80152e0:	9997fa04 	.word	0x9997fa04
 80152e4:	3fd99999 	.word	0x3fd99999
	...
 80152f0:	c3500000 	.word	0xc3500000
 80152f4:	43500000 	.word	0x43500000
 80152f8:	7fefffff 	.word	0x7fefffff
 80152fc:	3ff00000 	.word	0x3ff00000
 8015300:	3fe00000 	.word	0x3fe00000

08015304 <_init>:
 8015304:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015306:	bf00      	nop
 8015308:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801530a:	bc08      	pop	{r3}
 801530c:	469e      	mov	lr, r3
 801530e:	4770      	bx	lr

08015310 <_fini>:
 8015310:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015312:	bf00      	nop
 8015314:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8015316:	bc08      	pop	{r3}
 8015318:	469e      	mov	lr, r3
 801531a:	4770      	bx	lr
