0.6
2019.1
May 24 2019
15:06:07
C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab8/lab8_1_2/lab8_1_2.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab8/lab8_1_2/lab8_1_2.srcs/sim_1/new/bcd_to_7seg_tb.v,1647587076,verilog,,,,bcd_to_7seg_tb,,,,,,,,
C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab8/lab8_1_2/lab8_1_2.srcs/sources_1/new/bcd_to_7seg.v,1647592275,verilog,,C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab8/lab8_1_2/lab8_1_2.srcs/sim_1/new/bcd_to_7seg_tb.v,,bcd_to_7seg,,,,,,,,
