--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml stopwatch.twx stopwatch.ncd -o stopwatch.twr stopwatch.pcf
-ucf nexys3.ucf

Design file:              stopwatch.ncd
Physical constraint file: stopwatch.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4844 paths analyzed, 734 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.584ns.
--------------------------------------------------------------------------------

Paths for end point ones_seconds_0 (SLICE_X18Y24.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.416ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_1/clk_1hz (FF)
  Destination:          ones_seconds_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.503ns (Levels of Logic = 1)
  Clock Path Skew:      -0.046ns (0.322 - 0.368)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_1/clk_1hz to ones_seconds_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y21.AQ       Tcko                  0.408   clock_1/clk_1hz
                                                       clock_1/clk_1hz
    SLICE_X18Y42.D3      net (fanout=13)       2.234   clock_1/clk_1hz
    SLICE_X18Y42.D       Tilo                  0.203   pauseOn<0>
                                                       _n0309_inv1
    SLICE_X18Y24.CE      net (fanout=1)        1.327   _n0309_inv
    SLICE_X18Y24.CLK     Tceck                 0.331   ones_seconds<3>
                                                       ones_seconds_0
    -------------------------------------------------  ---------------------------
    Total                                      4.503ns (0.942ns logic, 3.561ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.382ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_2/clk_2hz (FF)
  Destination:          ones_seconds_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.546ns (Levels of Logic = 1)
  Clock Path Skew:      -0.037ns (0.322 - 0.359)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_2/clk_2hz to ones_seconds_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y30.BQ      Tcko                  0.391   clock_2/counter<2>
                                                       clock_2/clk_2hz
    SLICE_X18Y42.D4      net (fanout=14)       1.294   clock_2/clk_2hz
    SLICE_X18Y42.D       Tilo                  0.203   pauseOn<0>
                                                       _n0309_inv1
    SLICE_X18Y24.CE      net (fanout=1)        1.327   _n0309_inv
    SLICE_X18Y24.CLK     Tceck                 0.331   ones_seconds<3>
                                                       ones_seconds_0
    -------------------------------------------------  ---------------------------
    Total                                      3.546ns (0.925ns logic, 2.621ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.151ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pauseOn_0 (FF)
  Destination:          ones_seconds_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.785ns (Levels of Logic = 1)
  Clock Path Skew:      -0.029ns (0.409 - 0.438)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pauseOn_0 to ones_seconds_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y42.CQ      Tcko                  0.447   pauseOn<0>
                                                       pauseOn_0
    SLICE_X18Y42.D2      net (fanout=5)        0.477   pauseOn<0>
    SLICE_X18Y42.D       Tilo                  0.203   pauseOn<0>
                                                       _n0309_inv1
    SLICE_X18Y24.CE      net (fanout=1)        1.327   _n0309_inv
    SLICE_X18Y24.CLK     Tceck                 0.331   ones_seconds<3>
                                                       ones_seconds_0
    -------------------------------------------------  ---------------------------
    Total                                      2.785ns (0.981ns logic, 1.804ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------

Paths for end point ones_seconds_2 (SLICE_X18Y24.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.452ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_1/clk_1hz (FF)
  Destination:          ones_seconds_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.467ns (Levels of Logic = 1)
  Clock Path Skew:      -0.046ns (0.322 - 0.368)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_1/clk_1hz to ones_seconds_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y21.AQ       Tcko                  0.408   clock_1/clk_1hz
                                                       clock_1/clk_1hz
    SLICE_X18Y42.D3      net (fanout=13)       2.234   clock_1/clk_1hz
    SLICE_X18Y42.D       Tilo                  0.203   pauseOn<0>
                                                       _n0309_inv1
    SLICE_X18Y24.CE      net (fanout=1)        1.327   _n0309_inv
    SLICE_X18Y24.CLK     Tceck                 0.295   ones_seconds<3>
                                                       ones_seconds_2
    -------------------------------------------------  ---------------------------
    Total                                      4.467ns (0.906ns logic, 3.561ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.418ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_2/clk_2hz (FF)
  Destination:          ones_seconds_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.510ns (Levels of Logic = 1)
  Clock Path Skew:      -0.037ns (0.322 - 0.359)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_2/clk_2hz to ones_seconds_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y30.BQ      Tcko                  0.391   clock_2/counter<2>
                                                       clock_2/clk_2hz
    SLICE_X18Y42.D4      net (fanout=14)       1.294   clock_2/clk_2hz
    SLICE_X18Y42.D       Tilo                  0.203   pauseOn<0>
                                                       _n0309_inv1
    SLICE_X18Y24.CE      net (fanout=1)        1.327   _n0309_inv
    SLICE_X18Y24.CLK     Tceck                 0.295   ones_seconds<3>
                                                       ones_seconds_2
    -------------------------------------------------  ---------------------------
    Total                                      3.510ns (0.889ns logic, 2.621ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pauseOn_0 (FF)
  Destination:          ones_seconds_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.749ns (Levels of Logic = 1)
  Clock Path Skew:      -0.029ns (0.409 - 0.438)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pauseOn_0 to ones_seconds_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y42.CQ      Tcko                  0.447   pauseOn<0>
                                                       pauseOn_0
    SLICE_X18Y42.D2      net (fanout=5)        0.477   pauseOn<0>
    SLICE_X18Y42.D       Tilo                  0.203   pauseOn<0>
                                                       _n0309_inv1
    SLICE_X18Y24.CE      net (fanout=1)        1.327   _n0309_inv
    SLICE_X18Y24.CLK     Tceck                 0.295   ones_seconds<3>
                                                       ones_seconds_2
    -------------------------------------------------  ---------------------------
    Total                                      2.749ns (0.945ns logic, 1.804ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------

Paths for end point ones_seconds_3 (SLICE_X18Y24.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.456ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_1/clk_1hz (FF)
  Destination:          ones_seconds_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.463ns (Levels of Logic = 1)
  Clock Path Skew:      -0.046ns (0.322 - 0.368)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_1/clk_1hz to ones_seconds_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y21.AQ       Tcko                  0.408   clock_1/clk_1hz
                                                       clock_1/clk_1hz
    SLICE_X18Y42.D3      net (fanout=13)       2.234   clock_1/clk_1hz
    SLICE_X18Y42.D       Tilo                  0.203   pauseOn<0>
                                                       _n0309_inv1
    SLICE_X18Y24.CE      net (fanout=1)        1.327   _n0309_inv
    SLICE_X18Y24.CLK     Tceck                 0.291   ones_seconds<3>
                                                       ones_seconds_3
    -------------------------------------------------  ---------------------------
    Total                                      4.463ns (0.902ns logic, 3.561ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.422ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_2/clk_2hz (FF)
  Destination:          ones_seconds_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.506ns (Levels of Logic = 1)
  Clock Path Skew:      -0.037ns (0.322 - 0.359)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_2/clk_2hz to ones_seconds_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y30.BQ      Tcko                  0.391   clock_2/counter<2>
                                                       clock_2/clk_2hz
    SLICE_X18Y42.D4      net (fanout=14)       1.294   clock_2/clk_2hz
    SLICE_X18Y42.D       Tilo                  0.203   pauseOn<0>
                                                       _n0309_inv1
    SLICE_X18Y24.CE      net (fanout=1)        1.327   _n0309_inv
    SLICE_X18Y24.CLK     Tceck                 0.291   ones_seconds<3>
                                                       ones_seconds_3
    -------------------------------------------------  ---------------------------
    Total                                      3.506ns (0.885ns logic, 2.621ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pauseOn_0 (FF)
  Destination:          ones_seconds_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.745ns (Levels of Logic = 1)
  Clock Path Skew:      -0.029ns (0.409 - 0.438)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pauseOn_0 to ones_seconds_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y42.CQ      Tcko                  0.447   pauseOn<0>
                                                       pauseOn_0
    SLICE_X18Y42.D2      net (fanout=5)        0.477   pauseOn<0>
    SLICE_X18Y42.D       Tilo                  0.203   pauseOn<0>
                                                       _n0309_inv1
    SLICE_X18Y24.CE      net (fanout=1)        1.327   _n0309_inv
    SLICE_X18Y24.CLK     Tceck                 0.291   ones_seconds<3>
                                                       ones_seconds_3
    -------------------------------------------------  ---------------------------
    Total                                      2.745ns (0.941ns logic, 1.804ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point tens_seconds_0 (SLICE_X19Y22.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.452ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tens_seconds_0 (FF)
  Destination:          tens_seconds_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.452ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: tens_seconds_0 to tens_seconds_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y22.AQ      Tcko                  0.198   tens_seconds<1>
                                                       tens_seconds_0
    SLICE_X19Y22.A6      net (fanout=4)        0.039   tens_seconds<0>
    SLICE_X19Y22.CLK     Tah         (-Th)    -0.215   tens_seconds<1>
                                                       Mmux_tens_seconds[3]_tens_seconds[3]_mux_54_OUT11
                                                       tens_seconds_0
    -------------------------------------------------  ---------------------------
    Total                                      0.452ns (0.413ns logic, 0.039ns route)
                                                       (91.4% logic, 8.6% route)

--------------------------------------------------------------------------------

Paths for end point clock_750/counter_2 (SLICE_X20Y44.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.457ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_750/counter_2 (FF)
  Destination:          clock_750/counter_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.457ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_750/counter_2 to clock_750/counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y44.DQ      Tcko                  0.200   clock_750/counter<2>
                                                       clock_750/counter_2
    SLICE_X20Y44.D6      net (fanout=20)       0.067   clock_750/counter<2>
    SLICE_X20Y44.CLK     Tah         (-Th)    -0.190   clock_750/counter<2>
                                                       clock_750/counter_2_rstpot
                                                       clock_750/counter_2
    -------------------------------------------------  ---------------------------
    Total                                      0.457ns (0.390ns logic, 0.067ns route)
                                                       (85.3% logic, 14.7% route)

--------------------------------------------------------------------------------

Paths for end point an_toggle_31 (SLICE_X24Y14.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.460ns (requirement - (clock path skew + uncertainty - data path))
  Source:               an_toggle_31 (FF)
  Destination:          an_toggle_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.460ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: an_toggle_31 to an_toggle_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y14.DQ      Tcko                  0.200   an_toggle<31>
                                                       an_toggle_31
    SLICE_X24Y14.D6      net (fanout=3)        0.023   an_toggle<31>
    SLICE_X24Y14.CLK     Tah         (-Th)    -0.237   an_toggle<31>
                                                       an_toggle<31>_rt
                                                       Mcount_an_toggle_xor<31>
                                                       an_toggle_31
    -------------------------------------------------  ---------------------------
    Total                                      0.460ns (0.437ns logic, 0.023ns route)
                                                       (95.0% logic, 5.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: an_toggle<3>/CLK
  Logical resource: an_toggle_0/CK
  Location pin: SLICE_X24Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: an_toggle<3>/CLK
  Logical resource: an_toggle_1/CK
  Location pin: SLICE_X24Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.584|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 4844 paths, 0 nets, and 980 connections

Design statistics:
   Minimum period:   4.584ns{1}   (Maximum frequency: 218.150MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Feb 10 13:12:45 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 222 MB



