library verilog;
use verilog.vl_types.all;
entity lzw_FSK is
    port(
        clk             : in     vl_logic;
        rst             : in     vl_logic;
        data_out        : out    vl_logic
    );
end lzw_FSK;
