#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Thu May 23 16:45:38 2024
# Process ID: 5964
# Current directory: D:/2024SPR/verilog/PipelineCPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11436 D:\2024SPR\verilog\PipelineCPU\PipelineCPU.xpr
# Log file: D:/2024SPR/verilog/PipelineCPU/vivado.log
# Journal file: D:/2024SPR/verilog/PipelineCPU\vivado.jou
# Running On: LAPTOP-MF20BKH7, OS: Windows, CPU Frequency: 3992 MHz, CPU Physical cores: 16, Host memory: 16345 MB
#-----------------------------------------------------------
start_gui
open_project D:/2024SPR/verilog/PipelineCPU/PipelineCPU.xpr
update_compile_order -fileset sources_1
set_property CONFIG.Coe_File {D:/2024SPR/verilog/project_test/uart_tools/testrom.coe} [get_ips InstMem]
generate_target all [get_files  D:/2024SPR/verilog/PipelineCPU/PipelineCPU.srcs/sources_1/ip/InstMem/InstMem.xci]
export_ip_user_files -of_objects [get_files D:/2024SPR/verilog/PipelineCPU/PipelineCPU.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/2024SPR/verilog/PipelineCPU/PipelineCPU.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/2024SPR/verilog/PipelineCPU/PipelineCPU.ip_user_files/sim_scripts -ip_user_files_dir D:/2024SPR/verilog/PipelineCPU/PipelineCPU.ip_user_files -ipstatic_source_dir D:/2024SPR/verilog/PipelineCPU/PipelineCPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/2024SPR/verilog/PipelineCPU/PipelineCPU.cache/compile_simlib/modelsim} {questa=D:/2024SPR/verilog/PipelineCPU/PipelineCPU.cache/compile_simlib/questa} {riviera=D:/2024SPR/verilog/PipelineCPU/PipelineCPU.cache/compile_simlib/riviera} {activehdl=D:/2024SPR/verilog/PipelineCPU/PipelineCPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
launch_simulation
launch_simulation
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
launch_simulation
open_run synth_1 -name synth_1
add_files -fileset constrs_1 -norecurse D:/2024SPR/verilog/SingleCycleCPU/SingleCycleCPU.srcs/constrs_1/new/initialConstrant.xdc
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
