Santosh G. Abraham , Scott A. Mahlke, Automatic and efficient evaluation of memory hierarchies for embedded systems, Proceedings of the 32nd annual ACM/IEEE international symposium on Microarchitecture, p.114-125, November 16-18, 1999, Haifa, Israel
Shail Aditya , B. Ramakrishna Rau , Vinod Kathail, Automatic Architectural Synthesis of VLIW and EPIC Processors, Proceedings of the 12th international symposium on System synthesis, p.107, November 01-04, 1999
Andersen, L. 1994. Program analysis and specialization for the C programming language. Ph.D. thesis, University of Copenhagen.
ANSI. The ansi c standard. www.lysator.liu.se/c/.
Thomas Ball , James R. Larus, Efficient path profiling, Proceedings of the 29th annual ACM/IEEE international symposium on Microarchitecture, p.46-57, December 02-04, 1996, Paris, France
Michael J. Bass , Clayton M. Christensen, Cover story: the future of the microprocessor business, IEEE Spectrum, v.39 n.4, p.34-39, April 2002[doi>10.1109/6.993786]
Doug Burger , James R. Goodman , Alain Kägi, Memory bandwidth limitations of future microprocessors, Proceedings of the 23rd annual international symposium on Computer architecture, p.78-89, May 22-24, 1996, Philadelphia, Pennsylvania, USA[doi>10.1145/232973.232983]
Burks, A., Goldsteind, H., and von Neumann, J. 1987. Preliminary discussion of the logical design of an electronic computing instrument. Papers of John von Neumann.
Brad Calder , Chandra Krintz , Simmi John , Todd Austin, Cache-conscious data placement, Proceedings of the eighth international conference on Architectural support for programming languages and operating systems, p.139-149, October 02-07, 1998, San Jose, California, USA[doi>10.1145/291069.291036]
Carter, J., Hsieh, W., Swanson, M., Zhang, L., Davis, A., Parker, M., Schaelicke, L., Stoller, L., and Tateyama, T. 1998. Memory system support for irregular applications. In Proceedings of the Workshop on Languages, Compilers, and Runtime Systems for Scalable Computers.
Francky Catthoor , Eddy de Greef , Sven Suytack, Custom Memory Management Methodology: Exploration of Memory Organisation for Embedded Multimedia System Design, Kluwer Academic Publishers, Norwell, MA, 1998
Trishul M. Chilimbi , Bob Davidson , James R. Larus, Cache-conscious structure definition, Proceedings of the ACM SIGPLAN 1999 conference on Programming language design and implementation, p.13-24, May 01-04, 1999, Atlanta, Georgia, USA[doi>10.1145/301618.301635]
Trishul M. Chilimbi , Mark D. Hill , James R. Larus, Cache-conscious structure layout, Proceedings of the ACM SIGPLAN 1999 conference on Programming language design and implementation, p.1-12, May 01-04, 1999, Atlanta, Georgia, USA[doi>10.1145/301618.301633]
Trishul M. Chilimbi , Martin Hirzel, Dynamic hot data stream prefetching for general-purpose programs, Proceedings of the ACM SIGPLAN 2002 Conference on Programming language design and implementation, June 17-19, 2002, Berlin, Germany[doi>10.1145/512529.512554]
Harvey G. Cragon, Memory systems and pipelined processors, Jones and Bartlett Publishers, Inc., 1997
Chen Ding , Ken Kennedy, Improving cache performance in dynamic applications through data and computation reorganization at run time, Proceedings of the ACM SIGPLAN 1999 conference on Programming language design and implementation, p.229-241, May 01-04, 1999, Atlanta, Georgia, USA[doi>10.1145/301618.301670]
The Memory Bandwidth Bottleneck and its Amelioration by a Compiler, Proceedings of the 14th International Symposium on Parallel and Distributed Processing, p.181, May 01-05, 2000
DIS. Data intensive systems benchmark suite. www.aaec.com/projectweb/dis/.
John W. C. Fu , Janak H. Patel , Bob L. Janssens, Stride directed prefetching in scalar processors, Proceedings of the 25th annual international symposium on Microarchitecture, p.102-110, December 01-04, 1992, Portland, Oregon, USA
Wen-Mei W. Hwu , Scott A. Mahlke , William Y. Chen , Pohua P. Chang , Nancy J. Warter , Roger A. Bringmann , Roland G. Ouellette , Richard E. Hank , Tokuzo Kiyohara , Grant E. Haab , John G. Holm , Daniel M. Lavery, The superblock: an effective technique for VLIW and superscalar compilation, The Journal of Supercomputing, v.7 n.1-2, p.229-248, May 1993[doi>10.1007/BF01205185]
IPF. The Intel itanium Processor Family. www.intel.com/products/server/processors/server/itanium/ index.htm.
Kathail, V., Schlansker, M., and Rau, B. R. 2000. HPL-PD architecture specification: Version 1.1. Tech. Rep. HPL-9380 (R.1), Hewlett Packard Laboratories. Feb. 2000.
Brian W. Kernighan , Dennis M. Ritchie, The C programming language, Prentice Hall Press, Upper Saddle River, NJ, 1989
Thomas Kistler , Michael Franz, Automated data-member layout of heap objects to improve memory-hierarchy performance, ACM Transactions on Programming Languages and Systems (TOPLAS), v.22 n.3, p.490-505, May 2000[doi>10.1145/353926.353937]
Chidamber Kulkarni , Francky Catthoor , Hugo De Man, Advanced Data Layout Optimization for Multimedia Applications, Proceedings of the 15 IPDPS 2000 Workshops on Parallel and Distributed Processing, p.186-193, May 01-05, 2000
Monica D. Lam , Edward E. Rothberg , Michael E. Wolf, The cache performance and optimizations of blocked algorithms, Proceedings of the fourth international conference on Architectural support for programming languages and operating systems, p.63-74, April 08-11, 1991, Santa Clara, California, USA[doi>10.1145/106972.106981]
P. Z. Lee , Z. M. Kedem, Mapping Nested Loop Algorithms into Multidimensional Systolic Arrays, IEEE Transactions on Parallel and Distributed Systems, v.1 n.1, p.64-76, January 1990[doi>10.1109/71.80125]
Scott A. Mahlke , David C. Lin , William Y. Chen , Richard E. Hank , Roger A. Bringmann, Effective compiler support for predicated execution using the hyperblock, Proceedings of the 25th annual international symposium on Microarchitecture, p.45-54, December 01-04, 1992, Portland, Oregon, USA
Kathryn S. McKinley , Steve Carr , Chau-Wen Tseng, Improving data locality with loop transformations, ACM Transactions on Programming Languages and Systems (TOPLAS), v.18 n.4, p.424-453, July 1996[doi>10.1145/233561.233564]
Nystrom, E., Ju, R., and Hwu, W. 2001. Characterization of repeating data access patterns in integer benchmarks. In Proceedings of the Workshop on Memory Performance Issues. Held in conjunction with the 28th International Symposium on Computer Architecture.
Olden. The olden benchmark suite. www.cs.princeton.edu/∼mcc/olden.html.
Krishna V. Palem , Rodric M. Rabbah , Vincent J. Mooney, III , Pinar Korkmaz , Kiran Puttaswamy, Design space optimization of embedded memory systems via data remapping, Proceedings of the joint conference on Languages, compilers and tools for embedded systems: software and compilers for embedded systems, June 19-21, 2002, Berlin, Germany[doi>10.1145/513829.513836]
P. R. Panda , F. Catthoor , N. D. Dutt , K. Danckaert , E. Brockmeyer , C. Kulkarni , A. Vandercappelle , P. G. Kjeldsberg, Data and memory optimization techniques for embedded systems, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.6 n.2, p.149-206, April 2001[doi>10.1145/375977.375978]
Preeti Ranjan Panda , Nikil D. Dutt , Alexandru Nicolau, Memory data organization for improved cache performance in embedded processor applications, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.2 n.4, p.384-409, Oct. 1997[doi>10.1145/268424.268464]
Erez Petrank , Dror Rawitz, The hardness of cache conscious data placement, Proceedings of the 29th ACM SIGPLAN-SIGACT symposium on Principles of programming languages, p.101-112, January 16-18, 2002, Portland, Oregon[doi>10.1145/503272.503283]
Rau, B. R. and Schlansker, M. 2000. Embedded computing: New directions in architecture and automation. Tech. Rep. HPL-2000-115, Hewlett Packard Laboratories. Sept. 2000.
Robert Schreiber , Shail Aditya , Scott Mahlke , Vinod Kathail , B. Ramakrishna Rau , Darren Cronquist , Mukund Sivaraman, PICO-NPA: High-Level Synthesis of Nonprogrammable Hardware Accelerators, Journal of VLSI Signal Processing Systems, v.31 n.2, p.127-142, June 2002[doi>10.1023/A:1015341305426]
SPEC. The Standard Performance Evaluation Corporation benchmark suite. www.spec.org.
StarCore. Leadership in DSP technology for communication applications. www.starcore-dsp.com/files/SC140pres.pdf.
Bjarne Steensgaard, Points-to analysis in almost linear time, Proceedings of the 23rd ACM SIGPLAN-SIGACT symposium on Principles of programming languages, p.32-41, January 21-24, 1996, St. Petersburg Beach, Florida, USA[doi>10.1145/237721.237727]
Taub, A. 1963. Collected Works of John von Neumann. Macmillan, New York.
Texas Instrument TI-C6 VLIW Processor. TMS320C600: A high performance DSP platform. www.ti.com/sc/docs/products/dsp/c6000/index.htm.
TriMedia. The TriMedia processor cores. www.trimedia.com/products.html.
D. N. Truong , F. Bodin , A. Seznec, Improving Cache Behavior of Dynamically Allocated Data Structures, Proceedings of the 1998 International Conference on Parallel Architectures and Compilation Techniques, p.322, October 12-18, 1998
Youfeng Wu, Efficient discovery of regular stride patterns in irregular programs and its use in compiler prefetching, Proceedings of the ACM SIGPLAN 2002 Conference on Programming language design and implementation, June 17-19, 2002, Berlin, Germany[doi>10.1145/512529.512555]
