# Venture-RISC-V
A Verilog implemented RISC-V processor named "Venture"
Designed to implement the base RV32I Base Integer Instruction Set Version 2.1, outlined in [The RISC-V Instruction Set Manual](https://riscv.org/wp-content/uploads/2019/12/riscv-spec-20191213.pdf). 
