<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_744E9390-8822-46EE-B89E-917D80CD36C7"><title>VCCPRIM_IO(Type-4 PCB)</title><body><section id="SECTION_30CDFF0F-8BAA-484E-8EDD-A2C91944CD57" /><section id="SECTION_Power_Integrity_Processor_Power_Rails_744E9390-8822-46EE-B89E-917D80CD36C7_30CDFF0F-8BAA-484E-8EDD-A2C91944CD57_Settings"><table id="TABLE_Power_Integrity_Processor_Power_Rails_744E9390-8822-46EE-B89E-917D80CD36C7_30CDFF0F-8BAA-484E-8EDD-A2C91944CD57_Settings_1"><title>Reference Layout Design</title><tgroup cols="3"><thead><row><entry>Index</entry><entry>Design Note</entry><entry>Reference Design</entry></row></thead><tbody><row><entry><p>1</p></entry><entry><p>VCCPRIM_IO VRM uses pseudo differential sensing. The power sense line is connected to VCCPRIM_IO_SENSE BGA, and the VSS_VCCPRIM_IO_SENSE line is connected to VSS_VCCPRIM_IO_SENSE BGA (DF9) adjacent to VCCPRIM_IO_SENSE BGA (DF8)</p></entry><entry><p>VCCPRIM_IO_1</p></entry></row><row><entry><p>2</p></entry><entry><p>Route VCCPRIM_IO power plane from VR output inductor to the BGA on primary side. Other layer should be ground.</p></entry><entry><p>VCCPRIM_IO_2</p></entry></row><row><entry><p>3</p></entry><entry><p>VCCPRIM_IO_FLTR should be merged with VCCPRIM_IO after LC filter on secondary side</p><p /></entry><entry><p>VCCPRIM_IO_2</p></entry></row><row><entry><p>4</p></entry><entry><p>Route VCCPRIM_IO_FLTR_CAP from BGA directly down to the capacitor component on bottom layer</p></entry><entry><p /></entry></row></tbody></tgroup></table><fig id="FIG_vccprim_io_1_3"><title>VCCPRIM_IO_1</title><image href="FIG_vccprim_io_1_3.png" scalefit="yes" id="IMG_vccprim_io_1_3_png" /></fig><fig id="FIG_vccprim_io_2_3"><title>VCCPRIM_IO_2</title><image href="FIG_vccprim_io_2_3.png" scalefit="yes" id="IMG_vccprim_io_2_3_png" /></fig><table id="TABLE_Power_Integrity_Processor_Power_Rails_744E9390-8822-46EE-B89E-917D80CD36C7_30CDFF0F-8BAA-484E-8EDD-A2C91944CD57_Settings_2"><title>Notes</title><tgroup cols="1"><thead><row><entry>Note</entry></row></thead><tbody><row><entry><p>Customers can choose capacitors of any form factor if the capacitors meet the recommended parasitic capacitance.</p></entry></row></tbody></tgroup></table><table id="TABLE_Power_Integrity_Processor_Power_Rails_744E9390-8822-46EE-B89E-917D80CD36C7_30CDFF0F-8BAA-484E-8EDD-A2C91944CD57_Settings_3" scale="60"><title>Decoupling Solution And Filter Recommendation</title><tgroup cols="6"><thead><row valign="top"><entry outputclass="rotate90">Component Placement</entry><entry outputclass="rotate90">Form Factor</entry><entry outputclass="rotate90">Value</entry><entry outputclass="rotate90">Quantity</entry><entry outputclass="rotate90">Note</entry><entry outputclass="rotate90">Reference Design</entry></row></thead><tbody><row><entry><p>Secondary side </p></entry><entry><p>0402</p></entry><entry><p>10 uF</p></entry><entry><p>4</p></entry><entry><p>Place right below the VCCPRIM_IO BGA</p><p /></entry><entry><p>VCCPRIM_IO_4,VCCPRIM_IO_5</p></entry></row><row><entry><p>Secondary side</p></entry><entry><p>0603</p></entry><entry><p>22 uF</p></entry><entry><p>1</p></entry><entry><p>Place right below the VCCPRIM_IO BGA</p><p /></entry><entry><p>VCCPRIM_IO_4,VCCPRIM_IO_5</p></entry></row><row><entry><p>Secondary side (Inductor)</p></entry><entry><p>0603</p></entry><entry><p>1 uH/350mOhm</p></entry><entry><p>1</p></entry><entry><p>Inductor component of the LC filter from VCCPRIM_IO_FLTR rail</p></entry><entry><p>VCCPRIM_IO_4,VCCPRIM_IO_5</p></entry></row><row><entry><p>Secondary side</p></entry><entry><p>0402</p></entry><entry><p>10 uF</p></entry><entry><p>1</p></entry><entry><p>Decoupling capacitor placed on VCCPRIM_IO_FLTR rail for LC filtering purpose</p></entry><entry><p>VCCPRIM_IO_4,VCCPRIM_IO_5</p></entry></row><row><entry><p>Secondary side</p></entry><entry><p>0402/0201</p></entry><entry><p>Placeholder</p></entry><entry><p>1</p></entry><entry><p>Place right below the VCCPRIM_IO_FLTR_CAP BGA</p></entry><entry><p>VCCPRIM_IO_4,VCCPRIM_IO_5</p></entry></row></tbody></tgroup></table><fig id="FIG_vccprim_io_4_3"><title>VCCPRIM_IO_4</title><image href="FIG_vccprim_io_4_3.png" scalefit="yes" id="IMG_vccprim_io_4_3_png" /></fig><fig id="FIG_vccprim_io_5_3"><title>VCCPRIM_IO_5</title><image href="FIG_vccprim_io_5_3.png" scalefit="yes" id="IMG_vccprim_io_5_3_png" /></fig></section></body></topic>