#contributor : Aaron , generated by script from template provided by Xilinx
#name : S6_BUFIO2_2CLK
#key:S6_BUFIO2_2CLK
# --

BUFIO2_2CLK #(
   .DIVIDE(2)  // DIVCLK divider (1-8)
)
BUFIO2_2CLK_inst (
   .DIVCLK(DIVCLK),             // 1-bit output: Divided clock output
   .IOCLK(IOCLK),               // 1-bit output: I/O output clock
   .SERDESSTROBE(SERDESSTROBE), // 1-bit output: Output SERDES strobe (connect to ISERDES2/OSERDES2)
   .I(I),                       // 1-bit input: Clock input (connect to IBUFG)
   .IB(IB)                      // 1-bit input: Secondary clock input
);

