============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.28 - v14.20-s067_1
  Generated on:           Mar 26 2019  08:53:46 pm
  Module:                 dsc_mul
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

path   1:

        Pin              Type       Fanout Load Slew Delay Arrival   
                                           (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------
(clock clk_int)        launch                                    0 R 
prg_b
  prg_ab
    ctr4
      out_reg[1]/CLK                               0             0 R 
      out_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
      drc_bufs157/A                                     +0     109   
      drc_bufs157/Y    BUFX2             4 10.5   26   +46     154 R 
    ctr4/out[1] 
    comp4_a/b[1] 
      comp1/b 
        g28/A                                           +0     154   
        g28/Y          INVX1             1  3.4   14   +22     177 F 
        g27/B                                           +0     177   
        g27/YS         HAX1              1  2.7   18   +50     227 R 
      comp1/equal 
      g74/B                                             +0     227   
      g74/Y            AOI21X1           1  1.5   15   +25     252 F 
      drc_bufs76/A                                      +0     252   
      drc_bufs76/Y     BUFX2             1  1.5    2   +33     285 F 
      g73/A                                             +0     285   
      g73/Y            INVX1             1  2.7    0    -0     284 R 
      g72/B                                             +0     284   
      g72/Y            AOI21X1           1  1.5   16   +21     305 F 
      drc_bufs/A                                        +0     305   
      drc_bufs/Y       BUFX2             1  2.6    3   +34     339 F 
      g71/B                                             +0     339   
      g71/Y            OAI21X1           1  2.3   43   +38     378 R 
    comp4_a/a_gt_b 
  prg_ab/sn_out_a 
  min_gate/a 
    g8/B                                                +0     378   
    g8/Y               AND2X1            2  3.9   38   +45     423 R 
  min_gate/y 
prg_b/sn_out 
mul/b 
  g8/B                                                  +0     423   
  g8/Y                 AND2X1            8 32.3  174  +133     556 R 
mul/y 
stoch2bin_out/en 
  g3/A                                                  +0     556   
  g3/Y                 AND2X1            1  5.4   47   +39     595 R 
  g223/A                                                +0     595   
  g223/Y               XOR2X1            1  2.0   42   +37     632 R 
  out_reg[7]/D         DFFSR                            +0     632   
  out_reg[7]/CLK       setup                       0   +84     717 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)            capture                                5000 R 
                       uncertainty                     -50    4950 R 
---------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4233ps 
Start-point  : prg_b/prg_ab/ctr4/out_reg[1]/CLK
End-point    : stoch2bin_out/out_reg[7]/D

path   2:

        Pin              Type       Fanout Load Slew Delay Arrival   
                                           (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------
(clock clk_int)        launch                                    0 R 
prg_b
  prg_ab
    ctr4
      out_reg[1]/CLK                               0             0 R 
      out_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
      drc_bufs157/A                                     +0     109   
      drc_bufs157/Y    BUFX2             4 10.5   26   +46     154 R 
    ctr4/out[1] 
    comp4_a/b[1] 
      comp1/b 
        g28/A                                           +0     154   
        g28/Y          INVX1             1  3.4   14   +22     177 F 
        g27/B                                           +0     177   
        g27/YS         HAX1              1  2.7   18   +50     227 R 
      comp1/equal 
      g74/B                                             +0     227   
      g74/Y            AOI21X1           1  1.5   15   +25     252 F 
      drc_bufs76/A                                      +0     252   
      drc_bufs76/Y     BUFX2             1  1.5    2   +33     285 F 
      g73/A                                             +0     285   
      g73/Y            INVX1             1  2.7    0    -0     284 R 
      g72/B                                             +0     284   
      g72/Y            AOI21X1           1  1.5   16   +21     305 F 
      drc_bufs/A                                        +0     305   
      drc_bufs/Y       BUFX2             1  2.6    3   +34     339 F 
      g71/B                                             +0     339   
      g71/Y            OAI21X1           1  2.3   43   +38     378 R 
    comp4_a/a_gt_b 
  prg_ab/sn_out_a 
  min_gate/a 
    g8/B                                                +0     378   
    g8/Y               AND2X1            2  3.9   38   +45     423 R 
  min_gate/y 
prg_b/sn_out 
mul/b 
  g8/B                                                  +0     423   
  g8/Y                 AND2X1            8 32.3  174  +133     556 R 
mul/y 
stoch2bin_out/en 
  g2/A                                                  +0     556   
  g2/Y                 XOR2X1            1  2.0   41   +54     610 R 
  out_reg[0]/D         DFFSR                            +0     610   
  out_reg[0]/CLK       setup                       0   +84     695 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)            capture                                5000 R 
                       uncertainty                     -50    4950 R 
---------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4255ps 
Start-point  : prg_b/prg_ab/ctr4/out_reg[1]/CLK
End-point    : stoch2bin_out/out_reg[0]/D

path   3:

        Pin              Type       Fanout Load Slew Delay Arrival   
                                           (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------
(clock clk_int)        launch                                    0 R 
prg_b
  prg_ab
    ctr4
      out_reg[1]/CLK                               0             0 R 
      out_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
      drc_bufs157/A                                     +0     109   
      drc_bufs157/Y    BUFX2             4 10.5   26   +46     154 R 
    ctr4/out[1] 
    comp4_a/b[1] 
      comp1/b 
        g28/A                                           +0     154   
        g28/Y          INVX1             1  3.4   14   +22     177 F 
        g27/B                                           +0     177   
        g27/YS         HAX1              1  2.7   18   +50     227 R 
      comp1/equal 
      g74/B                                             +0     227   
      g74/Y            AOI21X1           1  1.5   15   +25     252 F 
      drc_bufs76/A                                      +0     252   
      drc_bufs76/Y     BUFX2             1  1.5    2   +33     285 F 
      g73/A                                             +0     285   
      g73/Y            INVX1             1  2.7    0    -0     284 R 
      g72/B                                             +0     284   
      g72/Y            AOI21X1           1  1.5   16   +21     305 F 
      drc_bufs/A                                        +0     305   
      drc_bufs/Y       BUFX2             1  2.6    3   +34     339 F 
      g71/B                                             +0     339   
      g71/Y            OAI21X1           1  2.3   43   +38     378 R 
    comp4_a/a_gt_b 
  prg_ab/sn_out_a 
  min_gate/a 
    g8/B                                                +0     378   
    g8/Y               AND2X1            2  3.9   38   +45     423 R 
  min_gate/y 
prg_b/sn_out 
mul/b 
  g8/B                                                  +0     423   
  g8/Y                 AND2X1            8 32.3  174  +133     556 R 
mul/y 
stoch2bin_out/en 
  g154/S                                                +0     556   
  g154/Y               MUX2X1            1  1.5   17   +58     614 F 
  g153/A                                                +0     614   
  g153/Y               INVX1             1  2.0    0    +3     617 R 
  out_reg[1]/D         DFFSR                            +0     617   
  out_reg[1]/CLK       setup                       0   +70     687 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)            capture                                5000 R 
                       uncertainty                     -50    4950 R 
---------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4263ps 
Start-point  : prg_b/prg_ab/ctr4/out_reg[1]/CLK
End-point    : stoch2bin_out/out_reg[1]/D

path   4:

        Pin              Type       Fanout Load Slew Delay Arrival   
                                           (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------
(clock clk_int)        launch                                    0 R 
prg_b
  prg_ab
    ctr4
      out_reg[1]/CLK                               0             0 R 
      out_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
      drc_bufs157/A                                     +0     109   
      drc_bufs157/Y    BUFX2             4 10.5   26   +46     154 R 
    ctr4/out[1] 
    comp4_a/b[1] 
      comp1/b 
        g28/A                                           +0     154   
        g28/Y          INVX1             1  3.4   14   +22     177 F 
        g27/B                                           +0     177   
        g27/YS         HAX1              1  2.7   18   +50     227 R 
      comp1/equal 
      g74/B                                             +0     227   
      g74/Y            AOI21X1           1  1.5   15   +25     252 F 
      drc_bufs76/A                                      +0     252   
      drc_bufs76/Y     BUFX2             1  1.5    2   +33     285 F 
      g73/A                                             +0     285   
      g73/Y            INVX1             1  2.7    0    -0     284 R 
      g72/B                                             +0     284   
      g72/Y            AOI21X1           1  1.5   16   +21     305 F 
      drc_bufs/A                                        +0     305   
      drc_bufs/Y       BUFX2             1  2.6    3   +34     339 F 
      g71/B                                             +0     339   
      g71/Y            OAI21X1           1  2.3   43   +38     378 R 
    comp4_a/a_gt_b 
  prg_ab/sn_out_a 
  min_gate/a 
    g8/B                                                +0     378   
    g8/Y               AND2X1            2  3.9   38   +45     423 R 
  min_gate/y 
prg_b/sn_out 
mul/b 
  g8/B                                                  +0     423   
  g8/Y                 AND2X1            8 32.3  174  +133     556 R 
mul/y 
stoch2bin_out/en 
  g150/S                                                +0     556   
  g150/Y               MUX2X1            1  1.5   17   +58     614 F 
  g149/A                                                +0     614   
  g149/Y               INVX1             1  2.0    0    +3     617 R 
  out_reg[2]/D         DFFSR                            +0     617   
  out_reg[2]/CLK       setup                       0   +70     687 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)            capture                                5000 R 
                       uncertainty                     -50    4950 R 
---------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4263ps 
Start-point  : prg_b/prg_ab/ctr4/out_reg[1]/CLK
End-point    : stoch2bin_out/out_reg[2]/D

path   5:

        Pin              Type       Fanout Load Slew Delay Arrival   
                                           (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------
(clock clk_int)        launch                                    0 R 
prg_b
  prg_ab
    ctr4
      out_reg[1]/CLK                               0             0 R 
      out_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
      drc_bufs157/A                                     +0     109   
      drc_bufs157/Y    BUFX2             4 10.5   26   +46     154 R 
    ctr4/out[1] 
    comp4_a/b[1] 
      comp1/b 
        g28/A                                           +0     154   
        g28/Y          INVX1             1  3.4   14   +22     177 F 
        g27/B                                           +0     177   
        g27/YS         HAX1              1  2.7   18   +50     227 R 
      comp1/equal 
      g74/B                                             +0     227   
      g74/Y            AOI21X1           1  1.5   15   +25     252 F 
      drc_bufs76/A                                      +0     252   
      drc_bufs76/Y     BUFX2             1  1.5    2   +33     285 F 
      g73/A                                             +0     285   
      g73/Y            INVX1             1  2.7    0    -0     284 R 
      g72/B                                             +0     284   
      g72/Y            AOI21X1           1  1.5   16   +21     305 F 
      drc_bufs/A                                        +0     305   
      drc_bufs/Y       BUFX2             1  2.6    3   +34     339 F 
      g71/B                                             +0     339   
      g71/Y            OAI21X1           1  2.3   43   +38     378 R 
    comp4_a/a_gt_b 
  prg_ab/sn_out_a 
  min_gate/a 
    g8/B                                                +0     378   
    g8/Y               AND2X1            2  3.9   38   +45     423 R 
  min_gate/y 
prg_b/sn_out 
mul/b 
  g8/B                                                  +0     423   
  g8/Y                 AND2X1            8 32.3  174  +133     556 R 
mul/y 
stoch2bin_out/en 
  g146/S                                                +0     556   
  g146/Y               MUX2X1            1  1.5   17   +58     614 F 
  g145/A                                                +0     614   
  g145/Y               INVX1             1  2.0    0    +3     617 R 
  out_reg[3]/D         DFFSR                            +0     617   
  out_reg[3]/CLK       setup                       0   +70     687 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)            capture                                5000 R 
                       uncertainty                     -50    4950 R 
---------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4263ps 
Start-point  : prg_b/prg_ab/ctr4/out_reg[1]/CLK
End-point    : stoch2bin_out/out_reg[3]/D

path   6:

        Pin              Type       Fanout Load Slew Delay Arrival   
                                           (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------
(clock clk_int)        launch                                    0 R 
prg_b
  prg_ab
    ctr4
      out_reg[1]/CLK                               0             0 R 
      out_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
      drc_bufs157/A                                     +0     109   
      drc_bufs157/Y    BUFX2             4 10.5   26   +46     154 R 
    ctr4/out[1] 
    comp4_a/b[1] 
      comp1/b 
        g28/A                                           +0     154   
        g28/Y          INVX1             1  3.4   14   +22     177 F 
        g27/B                                           +0     177   
        g27/YS         HAX1              1  2.7   18   +50     227 R 
      comp1/equal 
      g74/B                                             +0     227   
      g74/Y            AOI21X1           1  1.5   15   +25     252 F 
      drc_bufs76/A                                      +0     252   
      drc_bufs76/Y     BUFX2             1  1.5    2   +33     285 F 
      g73/A                                             +0     285   
      g73/Y            INVX1             1  2.7    0    -0     284 R 
      g72/B                                             +0     284   
      g72/Y            AOI21X1           1  1.5   16   +21     305 F 
      drc_bufs/A                                        +0     305   
      drc_bufs/Y       BUFX2             1  2.6    3   +34     339 F 
      g71/B                                             +0     339   
      g71/Y            OAI21X1           1  2.3   43   +38     378 R 
    comp4_a/a_gt_b 
  prg_ab/sn_out_a 
  min_gate/a 
    g8/B                                                +0     378   
    g8/Y               AND2X1            2  3.9   38   +45     423 R 
  min_gate/y 
prg_b/sn_out 
mul/b 
  g8/B                                                  +0     423   
  g8/Y                 AND2X1            8 32.3  174  +133     556 R 
mul/y 
stoch2bin_out/en 
  g142/S                                                +0     556   
  g142/Y               MUX2X1            1  1.5   17   +58     614 F 
  g141/A                                                +0     614   
  g141/Y               INVX1             1  2.0    0    +3     617 R 
  out_reg[4]/D         DFFSR                            +0     617   
  out_reg[4]/CLK       setup                       0   +70     687 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)            capture                                5000 R 
                       uncertainty                     -50    4950 R 
---------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4263ps 
Start-point  : prg_b/prg_ab/ctr4/out_reg[1]/CLK
End-point    : stoch2bin_out/out_reg[4]/D

path   7:

        Pin              Type       Fanout Load Slew Delay Arrival   
                                           (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------
(clock clk_int)        launch                                    0 R 
prg_b
  prg_ab
    ctr4
      out_reg[1]/CLK                               0             0 R 
      out_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
      drc_bufs157/A                                     +0     109   
      drc_bufs157/Y    BUFX2             4 10.5   26   +46     154 R 
    ctr4/out[1] 
    comp4_a/b[1] 
      comp1/b 
        g28/A                                           +0     154   
        g28/Y          INVX1             1  3.4   14   +22     177 F 
        g27/B                                           +0     177   
        g27/YS         HAX1              1  2.7   18   +50     227 R 
      comp1/equal 
      g74/B                                             +0     227   
      g74/Y            AOI21X1           1  1.5   15   +25     252 F 
      drc_bufs76/A                                      +0     252   
      drc_bufs76/Y     BUFX2             1  1.5    2   +33     285 F 
      g73/A                                             +0     285   
      g73/Y            INVX1             1  2.7    0    -0     284 R 
      g72/B                                             +0     284   
      g72/Y            AOI21X1           1  1.5   16   +21     305 F 
      drc_bufs/A                                        +0     305   
      drc_bufs/Y       BUFX2             1  2.6    3   +34     339 F 
      g71/B                                             +0     339   
      g71/Y            OAI21X1           1  2.3   43   +38     378 R 
    comp4_a/a_gt_b 
  prg_ab/sn_out_a 
  min_gate/a 
    g8/B                                                +0     378   
    g8/Y               AND2X1            2  3.9   38   +45     423 R 
  min_gate/y 
prg_b/sn_out 
mul/b 
  g8/B                                                  +0     423   
  g8/Y                 AND2X1            8 32.3  174  +133     556 R 
mul/y 
stoch2bin_out/en 
  g138/S                                                +0     556   
  g138/Y               MUX2X1            1  1.5   17   +58     614 F 
  g137/A                                                +0     614   
  g137/Y               INVX1             1  2.0    0    +3     617 R 
  out_reg[5]/D         DFFSR                            +0     617   
  out_reg[5]/CLK       setup                       0   +70     687 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)            capture                                5000 R 
                       uncertainty                     -50    4950 R 
---------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4263ps 
Start-point  : prg_b/prg_ab/ctr4/out_reg[1]/CLK
End-point    : stoch2bin_out/out_reg[5]/D

path   8:

        Pin              Type       Fanout Load Slew Delay Arrival   
                                           (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------
(clock clk_int)        launch                                    0 R 
prg_b
  prg_ab
    ctr4
      out_reg[1]/CLK                               0             0 R 
      out_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
      drc_bufs157/A                                     +0     109   
      drc_bufs157/Y    BUFX2             4 10.5   26   +46     154 R 
    ctr4/out[1] 
    comp4_a/b[1] 
      comp1/b 
        g28/A                                           +0     154   
        g28/Y          INVX1             1  3.4   14   +22     177 F 
        g27/B                                           +0     177   
        g27/YS         HAX1              1  2.7   18   +50     227 R 
      comp1/equal 
      g74/B                                             +0     227   
      g74/Y            AOI21X1           1  1.5   15   +25     252 F 
      drc_bufs76/A                                      +0     252   
      drc_bufs76/Y     BUFX2             1  1.5    2   +33     285 F 
      g73/A                                             +0     285   
      g73/Y            INVX1             1  2.7    0    -0     284 R 
      g72/B                                             +0     284   
      g72/Y            AOI21X1           1  1.5   16   +21     305 F 
      drc_bufs/A                                        +0     305   
      drc_bufs/Y       BUFX2             1  2.6    3   +34     339 F 
      g71/B                                             +0     339   
      g71/Y            OAI21X1           1  2.3   43   +38     378 R 
    comp4_a/a_gt_b 
  prg_ab/sn_out_a 
  min_gate/a 
    g8/B                                                +0     378   
    g8/Y               AND2X1            2  3.9   38   +45     423 R 
  min_gate/y 
prg_b/sn_out 
mul/b 
  g8/B                                                  +0     423   
  g8/Y                 AND2X1            8 32.3  174  +133     556 R 
mul/y 
stoch2bin_out/en 
  g133/S                                                +0     556   
  g133/Y               MUX2X1            1  1.5   17   +58     614 F 
  g132/A                                                +0     614   
  g132/Y               INVX1             1  2.0    0    +3     617 R 
  out_reg[6]/D         DFFSR                            +0     617   
  out_reg[6]/CLK       setup                       0   +70     687 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)            capture                                5000 R 
                       uncertainty                     -50    4950 R 
---------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4263ps 
Start-point  : prg_b/prg_ab/ctr4/out_reg[1]/CLK
End-point    : stoch2bin_out/out_reg[6]/D

path   9:

           Pin                 Type       Fanout Load Slew Delay Arrival   
                                                 (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------
(clock clk_int)              launch                                    0 R 
prg_b
  prg_ab
    ctr4
      out_reg[1]/CLK                                     0             0 R 
      out_reg[1]/Q           DFFSR             1  1.5   10  +109     109 R 
      drc_bufs157/A                                           +0     109   
      drc_bufs157/Y          BUFX2             4 10.5   26   +46     154 R 
    ctr4/out[1] 
    comp4_a/b[1] 
      comp1/b 
        g28/A                                                 +0     154   
        g28/Y                INVX1             1  3.4   14   +22     177 F 
        g27/B                                                 +0     177   
        g27/YS               HAX1              1  2.7   16   +56     233 F 
      comp1/equal 
      g74/B                                                   +0     233   
      g74/Y                  AOI21X1           1  1.5   24   +29     262 R 
      drc_bufs76/A                                            +0     262   
      drc_bufs76/Y           BUFX2             1  1.6    6   +33     295 R 
      g73/A                                                   +0     295   
      g73/Y                  INVX1             1  2.7   14   +16     310 F 
      g72/B                                                   +0     310   
      g72/Y                  AOI21X1           1  1.5   23   +28     339 R 
      drc_bufs/A                                              +0     339   
      drc_bufs/Y             BUFX2             1  2.8    9   +35     373 R 
      g71/B                                                   +0     373   
      g71/Y                  OAI21X1           1  1.8    3   +15     388 F 
    comp4_a/a_gt_b 
  prg_ab/sn_out_a 
  min_gate/a 
    g8/B                                                      +0     388   
    g8/Y                     AND2X1            2  3.3   21   +45     433 F 
  min_gate/y 
prg_b/sn_out 
g5/A                                                          +0     433   
g5/Y                         INVX1             1  2.4    0    +5     438 R 
g4/B                                                          +0     438   
g4/Y                         OR2X1             1 10.0   58   +73     511 R 
ov                           out port                         +0     511 R 
(dsc_mul.sdc_line_15_28_1)   ext delay                      +100     611 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                  capture                                5000 R 
                             uncertainty                     -50    4950 R 
---------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4339ps 
Start-point  : prg_b/prg_ab/ctr4/out_reg[1]/CLK
End-point    : ov

path  10:

        Pin              Type       Fanout Load Slew Delay Arrival   
                                           (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------
(clock clk)            launch                                    0 R 
prg_a
  prg_ab
    ctr4
      out_reg[1]/CLK                               0             0 R 
      out_reg[1]/Q     DFFSR             1  1.5   10  +115     115 F 
      drc_bufs113/A                                     +0     115   
      drc_bufs113/Y    BUFX2             4  9.6   12   +40     155 F 
      g78/A                                             +0     155   
      g78/YC           HAX1              1  3.4   20   +52     207 F 
      g74/B                                             +0     207   
      g74/YC           HAX1              1  3.4   20   +50     257 F 
      g70/B                                             +0     257   
      g70/YS           HAX1              1  2.8   18   +51     308 R 
      g68/A                                             +0     308   
      g68/Y            MUX2X1            1  1.5    9   +22     330 F 
      g67/A                                             +0     330   
      g67/Y            INVX1             1  2.0    0    -0     330 R 
      out_reg[3]/D     DFFSR                            +0     330   
      out_reg[3]/CLK   setup                       0   +70     400 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)            capture                                5000 R 
                       uncertainty                     -50    4950 R 
---------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4550ps 
Start-point  : prg_a/prg_ab/ctr4/out_reg[1]/CLK
End-point    : prg_a/prg_ab/ctr4/out_reg[3]/D
