# Compile of Memory.vhdl was successful with warnings.
# Compile of Memory_tb.vhdl was successful.
# Compile of Processor.vhdl failed with 1 errors.
# Compile of Processor_Pkg.vhdl was successful.
# Compile of ALU.vhdl was successful.
# Compile of tb_ALU.vhd was successful.
# Compile of RegisterFile.vhd was successful.
# Compile of tb_RegisterFile.vhd was successful.
# Compile of tb_Integration.vhd was successful.
# Compile of PC.vhdl was successful.
# Compile of SP.vhdl was successful.
# Compile of ControlUnit.vhdl was successful.
# Compile of PipelineRegisters.vhdl failed with 2 errors.
# Compile of tb_Pipeline.vhdl failed with 6 errors.
# 14 compiles, 3 failed with 9 errors.
# Compile of Memory.vhdl was successful with warnings.
# Compile of Memory_tb.vhdl was successful.
# Compile of Processor.vhdl failed with 1 errors.
# Compile of Processor_Pkg.vhdl was successful.
# Compile of ALU.vhdl was successful.
# Compile of tb_ALU.vhd was successful.
# Compile of RegisterFile.vhd was successful.
# Compile of tb_RegisterFile.vhd was successful.
# Compile of tb_Integration.vhd was successful.
# Compile of PC.vhdl was successful.
# Compile of SP.vhdl was successful.
# Compile of ControlUnit.vhdl was successful.
# Compile of PipelineRegisters.vhdl failed with 2 errors.
# Compile of tb_Pipeline.vhdl failed with 6 errors.
# 14 compiles, 3 failed with 9 errors.
# Compile of Memory.vhdl was successful with warnings.
# Compile of Memory_tb.vhdl was successful.
# Compile of Processor.vhdl failed with 1 errors.
# Compile of Processor_Pkg.vhdl was successful.
# Compile of ALU.vhdl was successful.
# Compile of tb_ALU.vhd was successful.
# Compile of RegisterFile.vhd was successful.
# Compile of tb_RegisterFile.vhd was successful.
# Compile of tb_Integration.vhd was successful.
# Compile of PC.vhdl was successful.
# Compile of SP.vhdl was successful.
# Compile of ControlUnit.vhdl was successful.
# Compile of PipelineRegisters.vhdl failed with 2 errors.
# Compile of tb_Pipeline.vhdl failed with 6 errors.
# 14 compiles, 3 failed with 9 errors.
# Compile of Memory.vhdl was successful with warnings.
# Compile of Memory_tb.vhdl was successful.
# Compile of Processor.vhdl failed with 1 errors.
# Compile of Processor_Pkg.vhdl was successful.
# Compile of ALU.vhdl was successful.
# Compile of tb_ALU.vhd was successful.
# Compile of RegisterFile.vhd was successful.
# Compile of tb_RegisterFile.vhd was successful.
# Compile of tb_Integration.vhd was successful.
# Compile of PC.vhdl was successful.
# Compile of SP.vhdl was successful.
# Compile of ControlUnit.vhdl was successful.
# Compile of PipelineRegisters.vhdl was successful.
# Compile of tb_Pipeline.vhdl was successful.
# 14 compiles, 1 failed with 1 error.
# Compile of Memory.vhdl was successful with warnings.
# Compile of Memory_tb.vhdl was successful.
# Compile of Processor.vhdl failed with 2 errors.
# Compile of Processor_Pkg.vhdl was successful.
# Compile of ALU.vhdl was successful.
# Compile of tb_ALU.vhd was successful.
# Compile of RegisterFile.vhd was successful.
# Compile of tb_RegisterFile.vhd was successful.
# Compile of tb_Integration.vhd was successful.
# Compile of PC.vhdl was successful.
# Compile of SP.vhdl was successful.
# Compile of ControlUnit.vhdl was successful.
# Compile of PipelineRegisters.vhdl was successful.
# Compile of tb_Pipeline.vhdl was successful.
# 14 compiles, 1 failed with 2 errors.
# Compile of Memory.vhdl was successful with warnings.
# Compile of Memory_tb.vhdl was successful.
# Compile of Processor.vhdl was successful.
# Compile of Processor_Pkg.vhdl was successful.
# Compile of ALU.vhdl was successful.
# Compile of tb_ALU.vhd was successful.
# Compile of RegisterFile.vhd was successful.
# Compile of tb_RegisterFile.vhd was successful.
# Compile of tb_Integration.vhd was successful.
# Compile of PC.vhdl was successful.
# Compile of SP.vhdl was successful.
# Compile of ControlUnit.vhdl was successful.
# Compile of PipelineRegisters.vhdl was successful.
# Compile of tb_Pipeline.vhdl was successful.
# 14 compiles, 0 failed with no errors.
vsim -gui work.tb_pipeline
# vsim -gui work.tb_pipeline 
# Start time: 20:06:26 on Dec 18,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_pipeline(behavior)
# Loading work.processor_pkg
# Loading work.processor(structure)
# Loading work.pc(behavior)
# Loading work.if_id_reg(behavior)
# Loading work.controlunit(behavior)
# Loading work.registerfile(behavioral)
# Loading work.id_ex_reg(behavior)
# Loading work.alu(behavioral)
# Loading work.ex_mem_reg(behavior)
# Loading work.memory(behavior)
# Loading work.mem_wb_reg(behavior)
# Trace back: Error QStructure::sort: invalid command name ""
#   <6:C:/mtitcl/vsim/qstructure.tc_:2478: ::QStructure::sort .main_pane.structure 0 descending
#   <5:eval:1: ::QStructure::structsort .main_pane.structure 0 descending
#   <4:eval:1: ::namespace inscope ::QStructure {structsort .main_pane.structure} 0 descending
#   >3:proc:26: ::.main_pane.structure.interior.cs.body.struct sort 0 descending
#   >2:proc:10: ::.main_pane.structure.interior.cs.body.struct _initializeSortColumn
#   <1:eval:1: ::namespace inscope ::vsimwidgets::Hierarchy {::.main_pane.structure.interior.cs.body.struct _initializeSortColumn}
add wave -position insertpoint sim:/tb_pipeline/*
run -all
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_pipeline/uut/U_Memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_pipeline/uut/U_RegFile
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_pipeline/uut/U_RegFile
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /tb_pipeline/uut/U_ALU
# ** Note: --- Starting Pipeline Simulation ---
#    Time: 50 ns  Iteration: 0  Instance: /tb_pipeline
# ** Note: Cycle | PC (Fetch) | Inst (Hex) | ALU Res | RegW | MemW
#    Time: 50 ns  Iteration: 0  Instance: /tb_pipeline
# ** Note: --------------------------------------------------------
#    Time: 50 ns  Iteration: 0  Instance: /tb_pipeline
# ** Note: C0 | 1 | 7804AAAA | 0 | '0' | '0'
#    Time: 60 ns  Iteration: 0  Instance: /tb_pipeline
# ** Note: C1 | 2 | 7808FFFF | 1 | '0' | '0'
#    Time: 70 ns  Iteration: 0  Instance: /tb_pipeline
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -21846 is not in bounds of subtype NATURAL.
#    Time: 80 ns  Iteration: 0  Instance: /tb_pipeline
# ** Note: C2 | 3 | 20000000 | -21846 | '0' | '0'
#    Time: 80 ns  Iteration: 0  Instance: /tb_pipeline
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -2 is not in bounds of subtype NATURAL.
#    Time: 90 ns  Iteration: 0  Instance: /tb_pipeline
# ** Note: C3 | 4 | 39100000 | -1 | '1' | '0'
#    Time: 90 ns  Iteration: 0  Instance: /tb_pipeline
# ** Note: C4 | 5 | 18040000 | 1 | '1' | '0'
#    Time: 100 ns  Iteration: 0  Instance: /tb_pipeline
# ** Note: C5 | 6 | 380C0000 | 0 | '1' | '0'
#    Time: 110 ns  Iteration: 0  Instance: /tb_pipeline
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -2 is not in bounds of subtype NATURAL.
#    Time: 120 ns  Iteration: 0  Instance: /tb_pipeline
# ** Note: C6 | 7 | 30000000 | -2 | '1' | '0'
#    Time: 120 ns  Iteration: 0  Instance: /tb_pipeline
# ** Note: C7 | 8 | 28000000 | 1 | '1' | '0'
#    Time: 130 ns  Iteration: 0  Instance: /tb_pipeline
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -2 is not in bounds of subtype NATURAL.
#    Time: 140 ns  Iteration: 0  Instance: /tb_pipeline
# ** Note: C8 | 9 | 59140000 | -1 | '1' | '0'
#    Time: 140 ns  Iteration: 0  Instance: /tb_pipeline
# ** Note: C9 | 10 | 38180000 | 1 | '1' | '0'
#    Time: 150 ns  Iteration: 0  Instance: /tb_pipeline
# ** Note: C10 | 11 | 18180000 | 0 | '1' | '0'
#    Time: 160 ns  Iteration: 0  Instance: /tb_pipeline
# ** Note: C11 | 12 | 20000000 | 1 | '0' | '0'
#    Time: 170 ns  Iteration: 0  Instance: /tb_pipeline
# ** Note: C12 | 13 | 00000000 | 0 | '1' | '0'
#    Time: 180 ns  Iteration: 0  Instance: /tb_pipeline
# ** Note: C13 | 14 | 00000000 | 0 | '1' | '0'
#    Time: 190 ns  Iteration: 0  Instance: /tb_pipeline
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -2 is not in bounds of subtype NATURAL.
#    Time: 200 ns  Iteration: 0  Instance: /tb_pipeline
# ** Note: C14 | 15 | 00000000 | -1 | '1' | '0'
#    Time: 200 ns  Iteration: 0  Instance: /tb_pipeline
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -2 is not in bounds of subtype NATURAL.
#    Time: 210 ns  Iteration: 0  Instance: /tb_pipeline
# ** Note: C15 | 16 | 00000000 | -1 | '1' | '0'
#    Time: 210 ns  Iteration: 0  Instance: /tb_pipeline
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -2 is not in bounds of subtype NATURAL.
#    Time: 220 ns  Iteration: 0  Instance: /tb_pipeline
# ** Note: C16 | 17 | 00000000 | -1 | '0' | '0'
#    Time: 220 ns  Iteration: 0  Instance: /tb_pipeline
# ** Note: C17 | 18 | 00000000 | 0 | '0' | '0'
#    Time: 230 ns  Iteration: 0  Instance: /tb_pipeline
# ** Note: C18 | 19 | 00000000 | 0 | '0' | '0'
#    Time: 240 ns  Iteration: 0  Instance: /tb_pipeline
# ** Note: C19 | 20 | 00000000 | 0 | '0' | '0'
#    Time: 250 ns  Iteration: 0  Instance: /tb_pipeline
# ** Note: C20 | 21 | 00000000 | 0 | '0' | '0'
#    Time: 260 ns  Iteration: 0  Instance: /tb_pipeline
# ** Note: C21 | 22 | 00000000 | 0 | '0' | '0'
#    Time: 270 ns  Iteration: 0  Instance: /tb_pipeline
# ** Note: C22 | 23 | 00000000 | 0 | '0' | '0'
#    Time: 280 ns  Iteration: 0  Instance: /tb_pipeline
# ** Note: C23 | 24 | 00000000 | 0 | '0' | '0'
#    Time: 290 ns  Iteration: 0  Instance: /tb_pipeline
# ** Note: C24 | 25 | 00000000 | 0 | '0' | '0'
#    Time: 300 ns  Iteration: 0  Instance: /tb_pipeline
# ** Note: C25 | 26 | 00000000 | 0 | '0' | '0'
#    Time: 310 ns  Iteration: 0  Instance: /tb_pipeline
# ** Note: C26 | 27 | 00000000 | 0 | '0' | '0'
#    Time: 320 ns  Iteration: 0  Instance: /tb_pipeline
# ** Note: C27 | 28 | 00000000 | 0 | '0' | '0'
#    Time: 330 ns  Iteration: 0  Instance: /tb_pipeline
# ** Note: C28 | 29 | 00000000 | 0 | '0' | '0'
#    Time: 340 ns  Iteration: 0  Instance: /tb_pipeline
# ** Note: C29 | 30 | 00000000 | 0 | '0' | '0'
#    Time: 350 ns  Iteration: 0  Instance: /tb_pipeline
# ** Note: C30 | 31 | 00000000 | 0 | '0' | '0'
#    Time: 360 ns  Iteration: 0  Instance: /tb_pipeline
# ** Note: --- Simulation Finished ---
#    Time: 360 ns  Iteration: 0  Instance: /tb_pipeline
# Break key hit
# Simulation stop requested.
quit -sim
# End time: 20:14:31 on Dec 18,2025, Elapsed time: 0:08:05
# Errors: 0, Warnings: 19
# Compile of Memory.vhdl was successful with warnings.
# Compile of Memory_tb.vhdl was successful.
# Compile of Processor.vhdl was successful.
# Compile of Processor_Pkg.vhdl was successful.
# Compile of ALU.vhdl was successful.
# Compile of tb_ALU.vhd was successful.
# Compile of RegisterFile.vhd was successful.
# Compile of tb_RegisterFile.vhd was successful.
# Compile of tb_Integration.vhd was successful.
# Compile of PC.vhdl was successful.
# Compile of SP.vhdl was successful.
# Compile of ControlUnit.vhdl was successful.
# Compile of PipelineRegisters.vhdl was successful.
# Compile of tb_Pipeline.vhdl was successful.
# 14 compiles, 0 failed with no errors.
vsim -gui work.tb_pipeline
# vsim -gui work.tb_pipeline 
# Start time: 20:14:58 on Dec 18,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_pipeline(behavior)
# Loading work.processor_pkg
# Loading work.processor(structure)
# Loading work.pc(behavior)
# Loading work.if_id_reg(behavior)
# Loading work.controlunit(behavior)
# Loading work.registerfile(behavioral)
# Loading work.id_ex_reg(behavior)
# Loading work.alu(behavioral)
# Loading work.ex_mem_reg(behavior)
# Loading work.memory(behavior)
# Loading work.mem_wb_reg(behavior)
add wave -position insertpoint sim:/tb_pipeline/*
add wave -position insertpoint sim:/tb_pipeline/uut/U_IF_ID/*
add wave -position insertpoint sim:/tb_pipeline/uut/U_ID_EX/*
add wave -position insertpoint sim:/tb_pipeline/uut/U_EX_MEM/*
add wave -position insertpoint sim:/tb_pipeline/uut/U_MEM_WB/*
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_pipeline/uut/U_Memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_pipeline/uut/U_RegFile
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_pipeline/uut/U_RegFile
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /tb_pipeline/uut/U_ALU
run
run
run
run
# ** Note: --- Starting Pipeline Simulation ---
#    Time: 50 ns  Iteration: 0  Instance: /tb_pipeline
# ** Note: Cycle | PC (Fetch) | Inst (Hex) | ALU Res | RegW | MemW
#    Time: 50 ns  Iteration: 0  Instance: /tb_pipeline
# ** Note: --------------------------------------------------------
#    Time: 50 ns  Iteration: 0  Instance: /tb_pipeline
run
# ** Note: C0 | 1 | 7804AAAA | 0 | '0' | '0'
#    Time: 60 ns  Iteration: 0  Instance: /tb_pipeline
run
# ** Note: C1 | 2 | 7808FFFF | 1 | '0' | '0'
#    Time: 70 ns  Iteration: 0  Instance: /tb_pipeline
run
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -21846 is not in bounds of subtype NATURAL.
#    Time: 80 ns  Iteration: 0  Instance: /tb_pipeline
# ** Note: C2 | 3 | 20000000 | -21846 | '0' | '0'
#    Time: 80 ns  Iteration: 0  Instance: /tb_pipeline
run
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -2 is not in bounds of subtype NATURAL.
#    Time: 90 ns  Iteration: 0  Instance: /tb_pipeline
# ** Note: C3 | 4 | 39100000 | -1 | '1' | '0'
#    Time: 90 ns  Iteration: 0  Instance: /tb_pipeline
run
# ** Note: C4 | 5 | 18040000 | 1 | '1' | '0'
#    Time: 100 ns  Iteration: 0  Instance: /tb_pipeline
run
# ** Note: C5 | 6 | 380C0000 | 0 | '1' | '0'
#    Time: 110 ns  Iteration: 0  Instance: /tb_pipeline
run
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -2 is not in bounds of subtype NATURAL.
#    Time: 120 ns  Iteration: 0  Instance: /tb_pipeline
# ** Note: C6 | 7 | 30000000 | -2 | '1' | '0'
#    Time: 120 ns  Iteration: 0  Instance: /tb_pipeline
run
# ** Note: C7 | 8 | 28000000 | 1 | '1' | '0'
#    Time: 130 ns  Iteration: 0  Instance: /tb_pipeline
run
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -2 is not in bounds of subtype NATURAL.
#    Time: 140 ns  Iteration: 0  Instance: /tb_pipeline
# ** Note: C8 | 9 | 59140000 | -1 | '1' | '0'
#    Time: 140 ns  Iteration: 0  Instance: /tb_pipeline
run
# ** Note: C9 | 10 | 38180000 | 1 | '1' | '0'
#    Time: 150 ns  Iteration: 0  Instance: /tb_pipeline
run
# ** Note: C10 | 11 | 18180000 | 0 | '1' | '0'
#    Time: 160 ns  Iteration: 0  Instance: /tb_pipeline
run
# ** Note: C11 | 12 | 20000000 | 1 | '0' | '0'
#    Time: 170 ns  Iteration: 0  Instance: /tb_pipeline
run
# ** Note: C12 | 13 | 00000000 | 0 | '1' | '0'
#    Time: 180 ns  Iteration: 0  Instance: /tb_pipeline
add wave -position insertpoint sim:/tb_pipeline/uut/U_RegFile/*
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
quit -sim
# End time: 20:28:28 on Dec 18,2025, Elapsed time: 0:13:30
# Errors: 0, Warnings: 10
# Compile of Memory.vhdl was successful with warnings.
# Compile of Memory_tb.vhdl was successful.
# Compile of Processor.vhdl was successful.
# Compile of Processor_Pkg.vhdl was successful.
# Compile of ALU.vhdl was successful.
# Compile of tb_ALU.vhd was successful.
# Compile of RegisterFile.vhd was successful.
# Compile of tb_RegisterFile.vhd was successful.
# Compile of tb_Integration.vhd was successful.
# Compile of PC.vhdl was successful.
# Compile of SP.vhdl was successful.
# Compile of ControlUnit.vhdl was successful.
# Compile of PipelineRegisters.vhdl was successful.
# Compile of tb_Pipeline.vhdl was successful.
# 14 compiles, 0 failed with no errors.
vsim -gui work.tb_pipeline
# vsim -gui work.tb_pipeline 
# Start time: 20:31:02 on Dec 18,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_pipeline(behavior)
# Loading work.processor_pkg
# Loading work.processor(structure)
# Loading work.pc(behavior)
# Loading work.if_id_reg(behavior)
# Loading work.controlunit(behavior)
# Loading work.registerfile(behavioral)
# Loading work.id_ex_reg(behavior)
# Loading work.alu(behavioral)
# Loading work.ex_mem_reg(behavior)
# Loading work.memory(behavior)
# Loading work.mem_wb_reg(behavior)
add wave -position insertpoint sim:/tb_pipeline/*
add wave -position insertpoint sim:/tb_pipeline/uut/U_RegFile/*
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_pipeline/uut/U_Memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_pipeline/uut/U_RegFile
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_pipeline/uut/U_RegFile
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /tb_pipeline/uut/U_ALU
run
run
run
run
# ** Note: --- Starting Pipeline Simulation ---
#    Time: 50 ns  Iteration: 0  Instance: /tb_pipeline
# ** Note: Cycle |  IF  |  ID  |  EX  | MEM |  WB  | Inst(Hex) | ALU Res | RegW | MemW
#    Time: 50 ns  Iteration: 0  Instance: /tb_pipeline
# ** Note: -----------------------------------------------------------------------------
#    Time: 50 ns  Iteration: 0  Instance: /tb_pipeline
run
# ** Note: C0 | 1 | 0 | 0 | 0 | 0 | 78000001 | 00000000 | '0' | '0'
#    Time: 60 ns  Iteration: 0  Instance: /tb_pipeline
run
# ** Note: C1 | 2 | 1 | 0 | 0 | 0 | 7804AAAA | 00000000 | '0' | '0'
#    Time: 70 ns  Iteration: 0  Instance: /tb_pipeline
run
# ** Note: C2 | 3 | 2 | 1 | 0 | 0 | 7808FFFF | 00000001 | '0' | '0'
#    Time: 80 ns  Iteration: 0  Instance: /tb_pipeline
run
# ** Note: C3 | 4 | 3 | 2 | 1 | 0 | 20000000 | FFFFAAAA | '1' | '0'
#    Time: 90 ns  Iteration: 0  Instance: /tb_pipeline
run
# ** Note: C4 | 5 | 4 | 3 | 2 | 1 | 39100000 | FFFFFFFF | '1' | '0'
#    Time: 100 ns  Iteration: 0  Instance: /tb_pipeline
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
run
# ** Note: C5 | 6 | 5 | 4 | 3 | 2 | 18040000 | 00000001 | '1' | '0'
#    Time: 110 ns  Iteration: 0  Instance: /tb_pipeline
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
run
# ** Note: C6 | 7 | 6 | 5 | 4 | 3 | 380C0000 | 00000000 | '1' | '0'
#    Time: 120 ns  Iteration: 0  Instance: /tb_pipeline
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
quit -sim
# End time: 20:43:00 on Dec 18,2025, Elapsed time: 0:11:58
# Errors: 0, Warnings: 6
# Compile of Memory.vhdl was successful with warnings.
# Compile of Memory_tb.vhdl was successful.
# Compile of Processor.vhdl was successful.
# Compile of Processor_Pkg.vhdl was successful.
# Compile of ALU.vhdl was successful.
# Compile of tb_ALU.vhd was successful.
# Compile of RegisterFile.vhd was successful.
# Compile of tb_RegisterFile.vhd was successful.
# Compile of tb_Integration.vhd was successful.
# Compile of PC.vhdl was successful.
# Compile of SP.vhdl was successful.
# Compile of ControlUnit.vhdl was successful.
# Compile of PipelineRegisters.vhdl was successful.
# Compile of tb_Pipeline.vhdl was successful.
# 14 compiles, 0 failed with no errors.
vsim -gui work.tb_pipeline
# vsim -gui work.tb_pipeline 
# Start time: 20:43:14 on Dec 18,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_pipeline(behavior)
# Loading work.processor_pkg
# Loading work.processor(structure)
# Loading work.pc(behavior)
# Loading work.if_id_reg(behavior)
# Loading work.controlunit(behavior)
# Loading work.registerfile(behavioral)
# Loading work.id_ex_reg(behavior)
# Loading work.alu(behavioral)
# Loading work.ex_mem_reg(behavior)
# Loading work.memory(behavior)
# Loading work.mem_wb_reg(behavior)
add wave -position insertpoint sim:/tb_pipeline/*
add wave -position insertpoint sim:/tb_pipeline/uut/U_RegFile/*
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_pipeline/uut/U_Memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_pipeline/uut/U_RegFile
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_pipeline/uut/U_RegFile
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /tb_pipeline/uut/U_ALU
run
run
run
run
# ** Note: --- Starting Pipeline Simulation ---
#    Time: 50 ns  Iteration: 0  Instance: /tb_pipeline
# ** Note: Cycle |  IF  |  ID  |  EX  | MEM |  WB  | Inst(Hex) | ALU Res | RegW | MemW
#    Time: 50 ns  Iteration: 0  Instance: /tb_pipeline
# ** Note: -----------------------------------------------------------------------------
#    Time: 50 ns  Iteration: 0  Instance: /tb_pipeline
run
# ** Note: C0 | 1 | 0 | 0 | 0 | 0 | 78000001 | 00000000 | '0' | '0'
#    Time: 60 ns  Iteration: 0  Instance: /tb_pipeline
run
# ** Note: C1 | 2 | 1 | 0 | 0 | 0 | 7804AAAA | 00000000 | '0' | '0'
#    Time: 70 ns  Iteration: 0  Instance: /tb_pipeline
run
# ** Note: C2 | 3 | 2 | 1 | 0 | 0 | 7808FFFF | 00000001 | '0' | '0'
#    Time: 80 ns  Iteration: 0  Instance: /tb_pipeline
run
# ** Note: C3 | 4 | 3 | 2 | 1 | 0 | 20000000 | 0000AAAA | '1' | '0'
#    Time: 90 ns  Iteration: 0  Instance: /tb_pipeline
run
# ** Note: C4 | 5 | 4 | 3 | 2 | 1 | 39100000 | 0000FFFF | '1' | '0'
#    Time: 100 ns  Iteration: 0  Instance: /tb_pipeline
run
# ** Note: C5 | 6 | 5 | 4 | 3 | 2 | 18040000 | 00000001 | '1' | '0'
#    Time: 110 ns  Iteration: 0  Instance: /tb_pipeline
run
# ** Note: C6 | 7 | 6 | 5 | 4 | 3 | 380C0000 | 00000000 | '1' | '0'
#    Time: 120 ns  Iteration: 0  Instance: /tb_pipeline
run
# ** Note: C7 | 8 | 7 | 6 | 5 | 4 | 30000000 | FFFFFFFE | '1' | '0'
#    Time: 130 ns  Iteration: 0  Instance: /tb_pipeline
run
# ** Note: C8 | 9 | 8 | 7 | 6 | 5 | 28000000 | 00000001 | '1' | '0'
#    Time: 140 ns  Iteration: 0  Instance: /tb_pipeline
run
# ** Note: C9 | 10 | 9 | 8 | 7 | 6 | 59140000 | FFFFFFFF | '1' | '0'
#    Time: 150 ns  Iteration: 0  Instance: /tb_pipeline
run
# ** Note: C10 | 11 | 10 | 9 | 8 | 7 | 38180000 | 00000001 | '1' | '0'
#    Time: 160 ns  Iteration: 0  Instance: /tb_pipeline
quit -sim
# End time: 20:50:04 on Dec 18,2025, Elapsed time: 0:06:50
# Errors: 0, Warnings: 6
# Compile of Memory.vhdl was successful with warnings.
# Compile of Memory_tb.vhdl was successful.
# Compile of Processor.vhdl was successful.
# Compile of Processor_Pkg.vhdl was successful.
# Compile of ALU.vhdl was successful.
# Compile of tb_ALU.vhd was successful.
# Compile of RegisterFile.vhd was successful.
# Compile of tb_RegisterFile.vhd was successful.
# Compile of tb_Integration.vhd was successful.
# Compile of PC.vhdl was successful.
# Compile of SP.vhdl was successful.
# Compile of ControlUnit.vhdl was successful.
# Compile of PipelineRegisters.vhdl was successful.
# Compile of tb_Pipeline.vhdl was successful.
# 14 compiles, 0 failed with no errors.
vsim -gui work.tb_pipeline
# vsim -gui work.tb_pipeline 
# Start time: 20:50:19 on Dec 18,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_pipeline(behavior)
# Loading work.processor_pkg
# Loading work.processor(structure)
# Loading work.pc(behavior)
# Loading work.if_id_reg(behavior)
# Loading work.controlunit(behavior)
# Loading work.registerfile(behavioral)
# Loading work.id_ex_reg(behavior)
# Loading work.alu(behavioral)
# Loading work.ex_mem_reg(behavior)
# Loading work.memory(behavior)
# Loading work.mem_wb_reg(behavior)
add wave -position insertpoint sim:/tb_pipeline/*
add wave -position insertpoint sim:/tb_pipeline/uut/U_RegFile/*
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_pipeline/uut/U_Memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_pipeline/uut/U_RegFile
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_pipeline/uut/U_RegFile
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /tb_pipeline/uut/U_ALU
run
# Compile of tb_Pipeline.vhdl was successful.
run
# Compile of tb_Pipeline.vhdl was successful.
run
run
# ** Note: --- Starting Pipeline Simulation ---
#    Time: 50 ns  Iteration: 0  Instance: /tb_pipeline
# ** Note: Cycle |  IF  |  ID  |  EX  | MEM |  WB  | Inst(Hex) | ALU Res | RegW | MemW
#    Time: 50 ns  Iteration: 0  Instance: /tb_pipeline
# ** Note: -----------------------------------------------------------------------------
#    Time: 50 ns  Iteration: 0  Instance: /tb_pipeline
run
# ** Note: C0 | 1 | 0 | 0 | 0 | 0 | 78000001 | 00000000 | '0' | '0'
#    Time: 60 ns  Iteration: 0  Instance: /tb_pipeline
run
# ** Note: C1 | 2 | 1 | 0 | 0 | 0 | 7804AAAA | 00000000 | '0' | '0'
#    Time: 70 ns  Iteration: 0  Instance: /tb_pipeline
run
# ** Note: C2 | 3 | 2 | 1 | 0 | 0 | 7808FFFF | 00000001 | '0' | '0'
#    Time: 80 ns  Iteration: 0  Instance: /tb_pipeline
run
# ** Note: C3 | 4 | 3 | 2 | 1 | 0 | 20000000 | 0000AAAA | '1' | '0'
#    Time: 90 ns  Iteration: 0  Instance: /tb_pipeline
run
# ** Note: C4 | 5 | 4 | 3 | 2 | 1 | 00000000 | 0000FFFF | '1' | '0'
#    Time: 100 ns  Iteration: 0  Instance: /tb_pipeline
run
# ** Note: C5 | 6 | 5 | 4 | 3 | 2 | 00000000 | 00000001 | '1' | '0'
#    Time: 110 ns  Iteration: 0  Instance: /tb_pipeline
run
# ** Note: C6 | 7 | 6 | 5 | 4 | 3 | 00000000 | 00000001 | '1' | '0'
#    Time: 120 ns  Iteration: 0  Instance: /tb_pipeline
run
# ** Note: C7 | 8 | 7 | 6 | 5 | 4 | 00000000 | 00000001 | '0' | '0'
#    Time: 130 ns  Iteration: 0  Instance: /tb_pipeline
run
# ** Note: C8 | 9 | 8 | 7 | 6 | 5 | 00000000 | 00000001 | '0' | '0'
#    Time: 140 ns  Iteration: 0  Instance: /tb_pipeline
run
# ** Note: C9 | 10 | 9 | 8 | 7 | 6 | 00000000 | 00000001 | '0' | '0'
#    Time: 150 ns  Iteration: 0  Instance: /tb_pipeline
run
# ** Note: C10 | 11 | 10 | 9 | 8 | 7 | 00000000 | 00000001 | '0' | '0'
#    Time: 160 ns  Iteration: 0  Instance: /tb_pipeline
run
# ** Note: C11 | 12 | 11 | 10 | 9 | 8 | 00000000 | 00000001 | '0' | '0'
#    Time: 170 ns  Iteration: 0  Instance: /tb_pipeline
run
# ** Note: C12 | 13 | 12 | 11 | 10 | 9 | 00000000 | 00000001 | '0' | '0'
#    Time: 180 ns  Iteration: 0  Instance: /tb_pipeline
quit -sim
# End time: 20:57:25 on Dec 18,2025, Elapsed time: 0:07:06
# Errors: 0, Warnings: 8
# Compile of Memory.vhdl failed with 1 errors.
# Compile of Memory_tb.vhdl was successful.
# Compile of Processor.vhdl was successful.
# Compile of Processor_Pkg.vhdl was successful.
# Compile of ALU.vhdl was successful.
# Compile of tb_ALU.vhd was successful.
# Compile of RegisterFile.vhd was successful.
# Compile of tb_RegisterFile.vhd was successful.
# Compile of tb_Integration.vhd was successful.
# Compile of PC.vhdl was successful.
# Compile of SP.vhdl was successful.
# Compile of ControlUnit.vhdl was successful.
# Compile of PipelineRegisters.vhdl was successful.
# Compile of tb_Pipeline.vhdl was successful.
# 14 compiles, 1 failed with 1 error.
# Compile of Memory.vhdl was successful with warnings.
# Compile of Memory_tb.vhdl was successful.
# Compile of Processor.vhdl was successful.
# Compile of Processor_Pkg.vhdl was successful.
# Compile of ALU.vhdl was successful.
# Compile of tb_ALU.vhd was successful.
# Compile of RegisterFile.vhd was successful.
# Compile of tb_RegisterFile.vhd was successful.
# Compile of tb_Integration.vhd was successful.
# Compile of PC.vhdl was successful.
# Compile of SP.vhdl was successful.
# Compile of ControlUnit.vhdl was successful.
# Compile of PipelineRegisters.vhdl was successful.
# Compile of tb_Pipeline.vhdl was successful.
# 14 compiles, 0 failed with no errors.
vsim -gui work.tb_pipeline
# vsim -gui work.tb_pipeline 
# Start time: 20:57:54 on Dec 18,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_pipeline(behavior)
# Loading work.processor_pkg
# Loading work.processor(structure)
# Loading work.pc(behavior)
# Loading work.if_id_reg(behavior)
# Loading work.controlunit(behavior)
# Loading work.registerfile(behavioral)
# Loading work.id_ex_reg(behavior)
# Loading work.alu(behavioral)
# Loading work.ex_mem_reg(behavior)
# Loading work.memory(behavior)
# Loading work.mem_wb_reg(behavior)
add wave -position insertpoint sim:/tb_pipeline/*
add wave -position insertpoint sim:/tb_pipeline/uut/U_RegFile/*
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_pipeline/uut/U_Memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_pipeline/uut/U_RegFile
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_pipeline/uut/U_RegFile
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /tb_pipeline/uut/U_ALU
run
# ** Note: --- Starting Pipeline Simulation ---
#    Time: 20 ns  Iteration: 0  Instance: /tb_pipeline
# ** Note: Cycle |  IF  |  ID  |  EX  | MEM |  WB  | Inst(Hex) | ALU Res | RegW | MemW
#    Time: 20 ns  Iteration: 0  Instance: /tb_pipeline
# ** Note: -----------------------------------------------------------------------------
#    Time: 20 ns  Iteration: 0  Instance: /tb_pipeline
run
# ** Note: C0 | 2 | 1 | 0 | 0 | 0 | 7804AAAA | 00000000 | '0' | '0'
#    Time: 30 ns  Iteration: 0  Instance: /tb_pipeline
run
# ** Note: C1 | 3 | 2 | 1 | 0 | 0 | 7808FFFF | 00000001 | '0' | '0'
#    Time: 40 ns  Iteration: 0  Instance: /tb_pipeline
run
# ** Note: C2 | 4 | 3 | 2 | 1 | 0 | 7808FFFF | 0000AAAA | '1' | '0'
#    Time: 50 ns  Iteration: 0  Instance: /tb_pipeline
run
# ** Note: C3 | 5 | 4 | 3 | 2 | 1 | 20000000 | 0000FFFF | '1' | '0'
#    Time: 60 ns  Iteration: 0  Instance: /tb_pipeline
run
# ** Note: C4 | 6 | 5 | 4 | 3 | 2 | 00000000 | 0000FFFF | '1' | '0'
#    Time: 70 ns  Iteration: 0  Instance: /tb_pipeline
run
# ** Note: C5 | 7 | 6 | 5 | 4 | 3 | 00000000 | 00000002 | '1' | '0'
#    Time: 80 ns  Iteration: 0  Instance: /tb_pipeline
run
# ** Note: C6 | 8 | 7 | 6 | 5 | 4 | 00000000 | 00000001 | '1' | '0'
#    Time: 90 ns  Iteration: 0  Instance: /tb_pipeline
run
# ** Note: C7 | 9 | 8 | 7 | 6 | 5 | 00000000 | 00000001 | '0' | '0'
#    Time: 100 ns  Iteration: 0  Instance: /tb_pipeline
run
# ** Note: C8 | 10 | 9 | 8 | 7 | 6 | 00000000 | 00000001 | '0' | '0'
#    Time: 110 ns  Iteration: 0  Instance: /tb_pipeline
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# WARNING: No extended dataflow license exists
quit -sim
# Compile of Memory.vhdl was successful with warnings.
# Compile of Memory_tb.vhdl was successful.
# Compile of Processor.vhdl was successful.
# Compile of Processor_Pkg.vhdl was successful.
# Compile of ALU.vhdl was successful.
# Compile of tb_ALU.vhd was successful.
# Compile of RegisterFile.vhd was successful.
# Compile of tb_RegisterFile.vhd was successful.
# Compile of tb_Integration.vhd was successful.
# Compile of PC.vhdl was successful.
# Compile of SP.vhdl was successful.
# Compile of ControlUnit.vhdl was successful.
# Compile of PipelineRegisters.vhdl was successful.
# Compile of tb_Pipeline.vhdl was successful.
# 14 compiles, 0 failed with no errors.
# End time: 21:03:24 on Dec 18,2025, Elapsed time: 0:05:30
# Errors: 0, Warnings: 8
vsim -gui work.tb_pipeline
# vsim -gui work.tb_pipeline 
# Start time: 21:03:36 on Dec 18,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_pipeline(behavior)
# Loading work.processor_pkg
# Loading work.processor(structure)
# Loading work.pc(behavior)
# Loading work.if_id_reg(behavior)
# Loading work.controlunit(behavior)
# Loading work.registerfile(behavioral)
# Loading work.id_ex_reg(behavior)
# Loading work.alu(behavioral)
# Loading work.ex_mem_reg(behavior)
# Loading work.memory(behavior)
# Loading work.mem_wb_reg(behavior)
add wave -position insertpoint sim:/tb_pipeline/*
add wave -position insertpoint sim:/tb_pipeline/uut/U_RegFile/*
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_pipeline/uut/U_Memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_pipeline/uut/U_RegFile
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_pipeline/uut/U_RegFile
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /tb_pipeline/uut/U_ALU
run
# ** Note: --- Starting Pipeline Simulation ---
#    Time: 20 ns  Iteration: 0  Instance: /tb_pipeline
# ** Note: Cycle |  IF  |  ID  |  EX  | MEM |  WB  | Inst(Hex) | ALU Res | RegW | MemW
#    Time: 20 ns  Iteration: 0  Instance: /tb_pipeline
# ** Note: -----------------------------------------------------------------------------
#    Time: 20 ns  Iteration: 0  Instance: /tb_pipeline
run
# ** Note: C0 | 2 | 1 | 0 | 0 | 0 | 7804AAAA | 00000000 | '0' | '0'
#    Time: 30 ns  Iteration: 0  Instance: /tb_pipeline
run
# ** Note: C1 | 3 | 2 | 1 | 0 | 0 | 7808FFFF | 00000001 | '0' | '0'
#    Time: 40 ns  Iteration: 0  Instance: /tb_pipeline
run
# ** Note: C2 | 4 | 3 | 2 | 1 | 0 | 7808FFFF | 0000AAAA | '1' | '0'
#    Time: 50 ns  Iteration: 0  Instance: /tb_pipeline
run
# ** Note: C3 | 5 | 4 | 3 | 2 | 1 | 20000000 | 0000FFFF | '1' | '0'
#    Time: 60 ns  Iteration: 0  Instance: /tb_pipeline
run
# ** Note: C4 | 6 | 5 | 4 | 3 | 2 | 39100000 | 0000FFFF | '1' | '0'
#    Time: 70 ns  Iteration: 0  Instance: /tb_pipeline
run
# ** Note: C5 | 7 | 6 | 5 | 4 | 3 | 00000000 | 00000002 | '1' | '0'
#    Time: 80 ns  Iteration: 0  Instance: /tb_pipeline
run
# ** Note: C6 | 8 | 7 | 6 | 5 | 4 | 00000000 | 0000AAAA | '1' | '0'
#    Time: 90 ns  Iteration: 0  Instance: /tb_pipeline
run
# ** Note: C7 | 9 | 8 | 7 | 6 | 5 | 00000000 | 00000001 | '1' | '0'
#    Time: 100 ns  Iteration: 0  Instance: /tb_pipeline
run
# ** Note: C8 | 10 | 9 | 8 | 7 | 6 | 00000000 | 00000001 | '0' | '0'
#    Time: 110 ns  Iteration: 0  Instance: /tb_pipeline
