/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/

/*
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/

HEADER
{
	VERSION = 1;
	TIME_UNIT = ns;
	DATA_OFFSET = 0.0;
	DATA_DURATION = 1000.0;
	SIMULATION_TIME = 0.0;
	GRID_PHASE = 0.0;
	GRID_PERIOD = 0.0;
	GRID_DUTY_CYCLE = 50;
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_Clock")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_Reset")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_Op[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_Op[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_Op[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_Op[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_out[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_out[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_out[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_out[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_out[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_out[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_out[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_out[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_out[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_out[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_out[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_out[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_out[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_out[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_out[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_out[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_out[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_out[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_out[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_out[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_out[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_out[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_out[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_out[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_out[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_out[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_out[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_out[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_out[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_out[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_out[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_out[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|sampler")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|gnd")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|vcc")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|unknown")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|devclrn")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|devpor")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|devoe")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[7]~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[27]~50_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst20|LessThan0~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Read_Data_1[30]~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Read_Data_1[28]~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Read_Data_1[26]~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Read_Data_1[25]~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Read_Data_1[24]~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Read_Data_1[23]~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Read_Data_1[22]~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Read_Data_1[21]~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Read_Data_1[20]~11_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Read_Data_1[19]~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Read_Data_1[18]~13_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Read_Data_1[17]~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Array[8][14]~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Read_Data_1[13]~18_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Read_Data_1[6]~25_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Read_Data_1[5]~26_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Read_Data_1[4]~27_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Read_Data_1[3]~28_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Read_Data_1[2]~29_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Array[8][1]~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Array[8][0]~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst8|LPM_MUX_component|auto_generated|result_node[0]~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~78_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst7|LPM_MUX_component|auto_generated|result_node[14]~18_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst7|LPM_MUX_component|auto_generated|result_node[1]~31_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst7|LPM_MUX_component|auto_generated|result_node[0]~32_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|Equal0~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|Equal0~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|Equal0~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|Chen_Kevin_Clock~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|Chen_Kevin_Clock~clk_delay_ctrl_clkout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|Chen_Kevin_Clock~clkctrl_outclk")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|Chen_Kevin_Reset~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[31]~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[5]~7")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[6]~9")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[7]~11")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[8]~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[8]~13")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[9]~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[9]~15")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[10]~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[10]~17")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[11]~19")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[12]~20_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[12]~21")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[13]~23")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[14]~24_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[14]~25")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[15]~26_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[15]~27")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[16]~28_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[16]~29")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[17]~30_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[17]~31")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[18]~32_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[18]~33")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[19]~34_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[19]~35")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[20]~37")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[21]~38_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[21]~39")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[22]~41")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[23]~43")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[24]~44_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[24]~45")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[25]~47")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[26]~48_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[26]~49")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[27]~51")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[28]~52_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[28]~53")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[29]~55")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[30]~56_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[30]~57")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[31]~58_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|Equal0~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[25]~46_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[22]~40_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|Equal0~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|Equal0~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[11]~18_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|Equal0~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[4]~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[2]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|Equal0~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|Equal0~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|Equal0~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[2]~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[2]~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[2]~_emulated_regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[2]~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[2]~1")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[3]~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[3]~3")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[4]~5")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[5]~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[6]~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst20|LessThan0~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst20|LessThan0~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[13]~22_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst20|LessThan0~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst20|LessThan0~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst20|LessThan0~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[23]~42_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[20]~36_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst20|LessThan0~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[29]~54_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst20|LessThan0~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst20|LessThan0~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst20|Mux4~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst20|Mux0~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst10|Chen_Kevin_ALU_Op[1]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst3|Mux3~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst20|Mux2~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst3|Mux0~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst10|Chen_Kevin_ALUSrc~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst20|Mux1~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst20|Chen_Kevin_Instruction[24]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~111_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst7|LPM_MUX_component|auto_generated|result_node[31]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|Chen_Kevin_Reset~clkctrl_outclk")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Decoder0~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Array[8][31]~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Read_Data_1[31]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Read_Data_1[29]~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst3|Chen_Kevin_op[1]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Read_Data_1[15]~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst3|Chen_Kevin_op[0]~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Read_Data_1[9]~22_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst20|Mux3~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst8|LPM_MUX_component|auto_generated|result_node[1]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst8|LPM_MUX_component|auto_generated|result_node[1]~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Read_Data_1[0]~31_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~12_cout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~14")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~16")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~18")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~20")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~22")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~24")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~26")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~27_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~101_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst7|LPM_MUX_component|auto_generated|result_node[7]~25_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Array[8][7]~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Read_Data_1[7]~24_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~28")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~29_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~100_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst7|LPM_MUX_component|auto_generated|result_node[8]~24_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Array[8][8]~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Read_Data_1[8]~23_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~30")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~32")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~33_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~98_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst7|LPM_MUX_component|auto_generated|result_node[10]~22_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Array[8][10]~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Read_Data_1[10]~21_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~34")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~35_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~97_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst7|LPM_MUX_component|auto_generated|result_node[11]~21_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Array[8][11]~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Read_Data_1[11]~20_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~36")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~37_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~96_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst7|LPM_MUX_component|auto_generated|result_node[12]~20_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Array[8][12]~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Read_Data_1[12]~19_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~38")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~40")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~42")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~44")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~45_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~92_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst7|LPM_MUX_component|auto_generated|result_node[16]~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Array[8][16]~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Read_Data_1[16]~15_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~46")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~48")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~50")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~52")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~54")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~56")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~58")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~60")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~62")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~64")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~66")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~67_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst7|LPM_MUX_component|auto_generated|result_node[27]~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst7|LPM_MUX_component|auto_generated|result_node[27]~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Array[8][27]~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Read_Data_1[27]~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~68")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~70")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~72")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~74")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~75_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~77_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~73_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst7|LPM_MUX_component|auto_generated|result_node[30]~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Array[8][30]~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~112_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~71_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~79_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst7|LPM_MUX_component|auto_generated|result_node[29]~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Array[8][29]~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~113_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~69_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~80_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst7|LPM_MUX_component|auto_generated|result_node[28]~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Array[8][28]~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~114_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~81_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst7|LPM_MUX_component|auto_generated|result_node[26]~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Array[8][26]~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~65_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~82_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst7|LPM_MUX_component|auto_generated|result_node[25]~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Array[8][25]~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~63_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~83_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst7|LPM_MUX_component|auto_generated|result_node[24]~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Array[8][24]~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~61_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~84_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst7|LPM_MUX_component|auto_generated|result_node[23]~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Array[8][23]~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~59_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~85_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst7|LPM_MUX_component|auto_generated|result_node[22]~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Array[8][22]~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~57_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~86_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst7|LPM_MUX_component|auto_generated|result_node[21]~11_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Array[8][21]~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~55_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~87_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst7|LPM_MUX_component|auto_generated|result_node[20]~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Array[8][20]~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~53_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~88_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst7|LPM_MUX_component|auto_generated|result_node[19]~13_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Array[8][19]~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~51_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~89_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst7|LPM_MUX_component|auto_generated|result_node[18]~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Array[8][18]~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~49_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~90_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst7|LPM_MUX_component|auto_generated|result_node[17]~15_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Array[8][17]~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~47_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~91_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst7|LPM_MUX_component|auto_generated|result_node[15]~17_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Array[8][15]~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~43_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~93_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Read_Data_1[14]~17_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~41_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~94_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst7|LPM_MUX_component|auto_generated|result_node[13]~19_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Array[8][13]~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~39_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~95_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst7|LPM_MUX_component|auto_generated|result_node[9]~23_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Array[8][9]~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~31_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~99_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst7|LPM_MUX_component|auto_generated|result_node[6]~26_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Array[8][6]~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~25_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~102_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst7|LPM_MUX_component|auto_generated|result_node[5]~27_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Array[8][5]~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~23_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~103_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst7|LPM_MUX_component|auto_generated|result_node[4]~28_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Array[8][4]~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~21_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~104_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst7|LPM_MUX_component|auto_generated|result_node[3]~29_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Array[8][3]~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~19_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~105_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst7|LPM_MUX_component|auto_generated|result_node[2]~30_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Array[8][2]~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~17_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~106_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Read_Data_1[1]~30_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~107_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~15_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~108_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~13_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst8|LPM_MUX_component|auto_generated|result_node[0]~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~109_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~110_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_Clock")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_Reset")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 890.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_Op[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_Op[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_Op[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 50.0;
		LEVEL 1 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_Op[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 140.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 10.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_out[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_out[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_out[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_out[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_out[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_out[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_out[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_out[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_out[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_out[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_out[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_out[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_out[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_out[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_out[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_out[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_out[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_out[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 50.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_out[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_out[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_out[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_out[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_out[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_out[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_out[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_out[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_out[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_out[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_out[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 520.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 310.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_out[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_out[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 50.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 10.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_out[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 50.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 30.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|sampler")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|gnd")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|vcc")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|unknown")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|devclrn")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|devpor")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|devoe")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[7]~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[27]~50_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst20|LessThan0~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Read_Data_1[30]~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Read_Data_1[28]~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Read_Data_1[26]~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Read_Data_1[25]~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Read_Data_1[24]~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Read_Data_1[23]~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Read_Data_1[22]~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Read_Data_1[21]~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Read_Data_1[20]~11_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Read_Data_1[19]~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Read_Data_1[18]~13_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Read_Data_1[17]~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Array[8][14]~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 50.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 870.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Read_Data_1[13]~18_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Read_Data_1[6]~25_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Read_Data_1[5]~26_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Read_Data_1[4]~27_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Read_Data_1[3]~28_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 590.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 290.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Read_Data_1[2]~29_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 270.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 30.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Array[8][1]~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 170.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 30.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Array[8][0]~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 150.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 10.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst8|LPM_MUX_component|auto_generated|result_node[0]~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 50.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 870.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 50.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 870.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~78_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst7|LPM_MUX_component|auto_generated|result_node[14]~18_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 50.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst7|LPM_MUX_component|auto_generated|result_node[1]~31_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 50.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 10.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst7|LPM_MUX_component|auto_generated|result_node[0]~32_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 50.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 30.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|Equal0~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|Equal0~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|Equal0~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|Chen_Kevin_Clock~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|Chen_Kevin_Clock~clk_delay_ctrl_clkout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|Chen_Kevin_Clock~clkctrl_outclk")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|Chen_Kevin_Reset~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 890.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[31]~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
		LEVEL X FOR 40.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 890.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[5]~7")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[6]~9")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[7]~11")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[8]~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[8]~13")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[9]~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[9]~15")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[10]~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[10]~17")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[11]~19")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[12]~20_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[12]~21")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[13]~23")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[14]~24_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[14]~25")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[15]~26_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[15]~27")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[16]~28_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[16]~29")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[17]~30_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[17]~31")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[18]~32_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[18]~33")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[19]~34_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[19]~35")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[20]~37")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[21]~38_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[21]~39")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[22]~41")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[23]~43")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[24]~44_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[24]~45")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[25]~47")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[26]~48_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[26]~49")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[27]~51")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[28]~52_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[28]~53")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[29]~55")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[30]~56_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[30]~57")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[31]~58_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|Equal0~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[25]~46_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[22]~40_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|Equal0~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|Equal0~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[11]~18_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|Equal0~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[4]~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
		LEVEL X FOR 40.0;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 30.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[2]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 50.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 10.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|Equal0~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
		LEVEL X FOR 40.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|Equal0~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
		LEVEL X FOR 40.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|Equal0~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
		LEVEL X FOR 40.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[2]~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 50.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 790.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[2]~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 50.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[2]~_emulated_regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
		LEVEL X FOR 40.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 10.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[2]~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 50.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[2]~1")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 50.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[3]~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 50.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 30.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[3]~3")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 10.0;
		LEVEL X FOR 40.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 10.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[4]~5")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[5]~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[6]~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst20|LessThan0~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst20|LessThan0~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[13]~22_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst20|LessThan0~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst20|LessThan0~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst20|LessThan0~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[23]~42_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[20]~36_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst20|LessThan0~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[29]~54_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst20|LessThan0~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst20|LessThan0~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst20|Mux4~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 50.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 870.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst20|Mux0~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 50.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 870.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst10|Chen_Kevin_ALU_Op[1]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 50.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 870.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst3|Mux3~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 50.0;
		LEVEL 1 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst20|Mux2~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 140.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 10.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst3|Mux0~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 140.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 10.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst10|Chen_Kevin_ALUSrc~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 50.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 870.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst20|Mux1~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst20|Chen_Kevin_Instruction[24]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~111_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst7|LPM_MUX_component|auto_generated|result_node[31]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|Chen_Kevin_Reset~clkctrl_outclk")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 890.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Decoder0~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 50.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 870.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Array[8][31]~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Read_Data_1[31]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Read_Data_1[29]~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst3|Chen_Kevin_op[1]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 50.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 870.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Read_Data_1[15]~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst3|Chen_Kevin_op[0]~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 140.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 10.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 50.0;
		LEVEL 0 FOR 140.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 10.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Read_Data_1[9]~22_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst20|Mux3~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 50.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst8|LPM_MUX_component|auto_generated|result_node[1]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 140.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 10.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst8|LPM_MUX_component|auto_generated|result_node[1]~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 50.0;
		LEVEL 0 FOR 140.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 10.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 50.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Read_Data_1[0]~31_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 150.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 10.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~12_cout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 140.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 10.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~14")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~16")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 140.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 30.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~18")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 140.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~20")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 140.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 10.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~22")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 140.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~24")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 140.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 10.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~26")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 140.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~27_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~101_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst7|LPM_MUX_component|auto_generated|result_node[7]~25_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Array[8][7]~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Read_Data_1[7]~24_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~28")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 140.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 10.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~29_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~100_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst7|LPM_MUX_component|auto_generated|result_node[8]~24_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Array[8][8]~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Read_Data_1[8]~23_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~30")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 140.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~32")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 140.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 10.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~33_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~98_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst7|LPM_MUX_component|auto_generated|result_node[10]~22_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Array[8][10]~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Read_Data_1[10]~21_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~34")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 140.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~35_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~97_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst7|LPM_MUX_component|auto_generated|result_node[11]~21_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Array[8][11]~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Read_Data_1[11]~20_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~36")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 140.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 10.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~37_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~96_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst7|LPM_MUX_component|auto_generated|result_node[12]~20_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Array[8][12]~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Read_Data_1[12]~19_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~38")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 140.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~40")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 140.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 10.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~42")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 140.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~44")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 140.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 10.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~45_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~92_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst7|LPM_MUX_component|auto_generated|result_node[16]~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Array[8][16]~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Read_Data_1[16]~15_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~46")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 140.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~48")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 140.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 10.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~50")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 140.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~52")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 140.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 10.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~54")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 140.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~56")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 140.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 10.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~58")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 140.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~60")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 140.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 10.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~62")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 140.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~64")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 140.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 10.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~66")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 140.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~67_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst7|LPM_MUX_component|auto_generated|result_node[27]~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst7|LPM_MUX_component|auto_generated|result_node[27]~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Array[8][27]~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Read_Data_1[27]~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~68")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 140.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 10.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~70")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 140.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~72")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 140.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 10.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~74")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 140.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~75_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~77_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~73_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst7|LPM_MUX_component|auto_generated|result_node[30]~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Array[8][30]~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~112_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~71_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~79_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst7|LPM_MUX_component|auto_generated|result_node[29]~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Array[8][29]~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~113_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~69_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~80_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst7|LPM_MUX_component|auto_generated|result_node[28]~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Array[8][28]~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~114_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~81_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst7|LPM_MUX_component|auto_generated|result_node[26]~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Array[8][26]~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~65_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~82_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst7|LPM_MUX_component|auto_generated|result_node[25]~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Array[8][25]~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~63_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~83_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst7|LPM_MUX_component|auto_generated|result_node[24]~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Array[8][24]~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~61_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~84_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst7|LPM_MUX_component|auto_generated|result_node[23]~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Array[8][23]~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~59_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~85_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst7|LPM_MUX_component|auto_generated|result_node[22]~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Array[8][22]~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~57_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~86_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst7|LPM_MUX_component|auto_generated|result_node[21]~11_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Array[8][21]~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~55_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~87_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst7|LPM_MUX_component|auto_generated|result_node[20]~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Array[8][20]~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~53_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~88_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst7|LPM_MUX_component|auto_generated|result_node[19]~13_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Array[8][19]~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~51_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~89_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst7|LPM_MUX_component|auto_generated|result_node[18]~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Array[8][18]~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~49_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~90_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst7|LPM_MUX_component|auto_generated|result_node[17]~15_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Array[8][17]~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~47_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~91_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst7|LPM_MUX_component|auto_generated|result_node[15]~17_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Array[8][15]~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~43_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~93_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Read_Data_1[14]~17_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~41_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 50.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~94_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 50.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst7|LPM_MUX_component|auto_generated|result_node[13]~19_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Array[8][13]~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~39_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~95_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst7|LPM_MUX_component|auto_generated|result_node[9]~23_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Array[8][9]~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~31_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~99_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst7|LPM_MUX_component|auto_generated|result_node[6]~26_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Array[8][6]~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~25_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~102_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst7|LPM_MUX_component|auto_generated|result_node[5]~27_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Array[8][5]~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~23_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~103_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst7|LPM_MUX_component|auto_generated|result_node[4]~28_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Array[8][4]~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~21_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~104_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst7|LPM_MUX_component|auto_generated|result_node[3]~29_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 520.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 310.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Array[8][3]~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 590.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 290.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~19_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 520.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 310.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~105_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 520.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 310.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst7|LPM_MUX_component|auto_generated|result_node[2]~30_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Array[8][2]~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 270.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 30.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~17_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~106_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Read_Data_1[1]~30_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 170.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 30.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~107_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 140.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 10.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~15_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 50.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 10.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~108_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 50.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 10.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~13_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 50.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 30.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst8|LPM_MUX_component|auto_generated|result_node[0]~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 50.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~109_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 10.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~110_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 50.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 30.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 140.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 10.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
		LEVEL X FOR 40.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_Clock";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 0;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_Reset";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_Op[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_Op[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 3;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_Op[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 4;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_Op[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 5;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_out[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 6;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_out[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 7;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_out[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 8;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_out[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 9;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_out[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 10;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_out[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 11;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_out[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 12;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_out[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 13;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_out[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 14;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_out[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 15;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_out[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 16;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_out[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 17;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_out[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 18;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_out[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 19;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_out[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 20;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_out[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 21;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_out[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 22;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_out[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 23;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_out[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 24;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_out[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 25;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_out[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 26;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_out[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 27;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_out[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 28;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_out[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 29;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_out[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 30;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_out[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 31;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_out[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 32;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_out[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 33;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_out[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 34;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_out[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 35;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_out[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 36;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|Chen_Kevin_out[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 37;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|sampler";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 38;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|gnd";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 39;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|vcc";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 40;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|unknown";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 41;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|devclrn";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 42;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|devpor";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 43;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|devoe";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 44;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[7]~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 45;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[27]~50_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 46;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst20|LessThan0~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 47;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Read_Data_1[30]~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 48;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Read_Data_1[28]~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 49;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Read_Data_1[26]~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 50;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Read_Data_1[25]~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 51;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Read_Data_1[24]~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 52;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Read_Data_1[23]~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 53;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Read_Data_1[22]~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 54;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Read_Data_1[21]~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 55;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Read_Data_1[20]~11_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 56;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Read_Data_1[19]~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 57;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Read_Data_1[18]~13_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 58;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Read_Data_1[17]~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 59;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Array[8][14]~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 60;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 61;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Read_Data_1[13]~18_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 62;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Read_Data_1[6]~25_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 63;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Read_Data_1[5]~26_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 64;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Read_Data_1[4]~27_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 65;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Read_Data_1[3]~28_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 66;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Read_Data_1[2]~29_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 67;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Array[8][1]~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 68;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Array[8][0]~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 69;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst8|LPM_MUX_component|auto_generated|result_node[0]~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 70;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 71;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~78_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 72;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst7|LPM_MUX_component|auto_generated|result_node[14]~18_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 73;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst7|LPM_MUX_component|auto_generated|result_node[1]~31_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 74;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst7|LPM_MUX_component|auto_generated|result_node[0]~32_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 75;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|Equal0~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 76;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|Equal0~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 77;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|Equal0~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 78;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|Chen_Kevin_Clock~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 79;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|Chen_Kevin_Clock~clk_delay_ctrl_clkout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 80;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|Chen_Kevin_Clock~clkctrl_outclk";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 81;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|Chen_Kevin_Reset~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 82;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[31]~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 83;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[5]~7";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 84;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[6]~9";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 85;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[7]~11";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 86;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[8]~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 87;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[8]~13";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 88;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[9]~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 89;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[9]~15";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 90;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[10]~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 91;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[10]~17";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 92;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[11]~19";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 93;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[12]~20_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 94;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[12]~21";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 95;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[13]~23";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 96;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[14]~24_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 97;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[14]~25";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 98;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[15]~26_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 99;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[15]~27";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 100;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[16]~28_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 101;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[16]~29";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 102;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[17]~30_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 103;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[17]~31";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 104;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[18]~32_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 105;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[18]~33";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 106;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[19]~34_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 107;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[19]~35";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 108;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[20]~37";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 109;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[21]~38_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 110;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[21]~39";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 111;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[22]~41";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 112;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[23]~43";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 113;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[24]~44_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 114;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[24]~45";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 115;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[25]~47";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 116;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[26]~48_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 117;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[26]~49";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 118;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[27]~51";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 119;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[28]~52_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 120;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[28]~53";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 121;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[29]~55";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 122;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[30]~56_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 123;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[30]~57";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 124;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[31]~58_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 125;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|Equal0~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 126;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[25]~46_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 127;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[22]~40_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 128;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|Equal0~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 129;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|Equal0~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 130;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[11]~18_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 131;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|Equal0~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 132;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[4]~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 133;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[2]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 134;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|Equal0~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 135;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|Equal0~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 136;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|Equal0~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 137;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[2]~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 138;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[2]~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 139;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[2]~_emulated_regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 140;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[2]~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 141;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[2]~1";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 142;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[3]~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 143;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[3]~3";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 144;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[4]~5";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 145;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[5]~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 146;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[6]~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 147;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst20|LessThan0~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 148;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst20|LessThan0~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 149;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[13]~22_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 150;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst20|LessThan0~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 151;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst20|LessThan0~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 152;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst20|LessThan0~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 153;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[23]~42_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 154;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[20]~36_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 155;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst20|LessThan0~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 156;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst18|Chen_Kevin_result[29]~54_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 157;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst20|LessThan0~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 158;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst20|LessThan0~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 159;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst20|Mux4~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 160;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst20|Mux0~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 161;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst10|Chen_Kevin_ALU_Op[1]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 162;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst3|Mux3~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 163;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst20|Mux2~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 164;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst3|Mux0~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 165;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst10|Chen_Kevin_ALUSrc~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 166;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst20|Mux1~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 167;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst20|Chen_Kevin_Instruction[24]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 168;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~111_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 169;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst7|LPM_MUX_component|auto_generated|result_node[31]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 170;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|Chen_Kevin_Reset~clkctrl_outclk";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 171;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Decoder0~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 172;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Array[8][31]~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 173;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Read_Data_1[31]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 174;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Read_Data_1[29]~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 175;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst3|Chen_Kevin_op[1]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 176;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 177;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Read_Data_1[15]~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 178;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst3|Chen_Kevin_op[0]~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 179;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 180;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Read_Data_1[9]~22_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 181;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst20|Mux3~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 182;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst8|LPM_MUX_component|auto_generated|result_node[1]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 183;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst8|LPM_MUX_component|auto_generated|result_node[1]~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 184;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 185;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Read_Data_1[0]~31_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 186;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~12_cout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 187;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~14";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 188;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~16";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 189;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~18";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 190;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~20";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 191;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~22";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 192;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~24";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 193;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~26";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 194;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~27_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 195;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~101_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 196;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst7|LPM_MUX_component|auto_generated|result_node[7]~25_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 197;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Array[8][7]~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 198;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Read_Data_1[7]~24_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 199;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~28";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 200;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~29_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 201;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~100_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 202;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst7|LPM_MUX_component|auto_generated|result_node[8]~24_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 203;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Array[8][8]~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 204;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Read_Data_1[8]~23_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 205;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~30";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 206;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~32";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 207;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~33_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 208;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~98_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 209;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst7|LPM_MUX_component|auto_generated|result_node[10]~22_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 210;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Array[8][10]~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 211;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Read_Data_1[10]~21_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 212;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~34";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 213;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~35_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 214;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~97_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 215;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst7|LPM_MUX_component|auto_generated|result_node[11]~21_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 216;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Array[8][11]~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 217;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Read_Data_1[11]~20_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 218;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~36";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 219;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~37_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 220;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~96_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 221;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst7|LPM_MUX_component|auto_generated|result_node[12]~20_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 222;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Array[8][12]~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 223;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Read_Data_1[12]~19_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 224;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~38";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 225;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~40";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 226;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~42";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 227;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~44";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 228;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~45_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 229;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~92_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 230;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst7|LPM_MUX_component|auto_generated|result_node[16]~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 231;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Array[8][16]~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 232;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Read_Data_1[16]~15_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 233;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~46";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 234;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~48";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 235;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~50";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 236;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~52";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 237;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~54";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 238;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~56";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 239;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~58";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 240;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~60";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 241;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~62";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 242;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~64";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 243;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~66";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 244;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~67_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 245;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst7|LPM_MUX_component|auto_generated|result_node[27]~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 246;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst7|LPM_MUX_component|auto_generated|result_node[27]~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 247;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Array[8][27]~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 248;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Read_Data_1[27]~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 249;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~68";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 250;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~70";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 251;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~72";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 252;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~74";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 253;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~75_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 254;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~77_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 255;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~73_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 256;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst7|LPM_MUX_component|auto_generated|result_node[30]~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 257;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Array[8][30]~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 258;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~112_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 259;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~71_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 260;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~79_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 261;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst7|LPM_MUX_component|auto_generated|result_node[29]~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 262;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Array[8][29]~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 263;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~113_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 264;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~69_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 265;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~80_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 266;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst7|LPM_MUX_component|auto_generated|result_node[28]~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 267;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Array[8][28]~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 268;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~114_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 269;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~81_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 270;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst7|LPM_MUX_component|auto_generated|result_node[26]~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 271;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Array[8][26]~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 272;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~65_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 273;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~82_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 274;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst7|LPM_MUX_component|auto_generated|result_node[25]~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 275;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Array[8][25]~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 276;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~63_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 277;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~83_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 278;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst7|LPM_MUX_component|auto_generated|result_node[24]~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 279;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Array[8][24]~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 280;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~61_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 281;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~84_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 282;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst7|LPM_MUX_component|auto_generated|result_node[23]~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 283;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Array[8][23]~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 284;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~59_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 285;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~85_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 286;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst7|LPM_MUX_component|auto_generated|result_node[22]~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 287;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Array[8][22]~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 288;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~57_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 289;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~86_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 290;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst7|LPM_MUX_component|auto_generated|result_node[21]~11_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 291;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Array[8][21]~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 292;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~55_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 293;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~87_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 294;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst7|LPM_MUX_component|auto_generated|result_node[20]~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 295;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Array[8][20]~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 296;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~53_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 297;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~88_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 298;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst7|LPM_MUX_component|auto_generated|result_node[19]~13_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 299;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Array[8][19]~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 300;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~51_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 301;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~89_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 302;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst7|LPM_MUX_component|auto_generated|result_node[18]~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 303;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Array[8][18]~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 304;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~49_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 305;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~90_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 306;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst7|LPM_MUX_component|auto_generated|result_node[17]~15_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 307;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Array[8][17]~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 308;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~47_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 309;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~91_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 310;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst7|LPM_MUX_component|auto_generated|result_node[15]~17_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 311;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Array[8][15]~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 312;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~43_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 313;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~93_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 314;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Read_Data_1[14]~17_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 315;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~41_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 316;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~94_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 317;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst7|LPM_MUX_component|auto_generated|result_node[13]~19_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 318;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Array[8][13]~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 319;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~39_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 320;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~95_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 321;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst7|LPM_MUX_component|auto_generated|result_node[9]~23_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 322;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Array[8][9]~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 323;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~31_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 324;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~99_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 325;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst7|LPM_MUX_component|auto_generated|result_node[6]~26_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 326;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Array[8][6]~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 327;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~25_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 328;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~102_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 329;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst7|LPM_MUX_component|auto_generated|result_node[5]~27_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 330;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Array[8][5]~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 331;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~23_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 332;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~103_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 333;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst7|LPM_MUX_component|auto_generated|result_node[4]~28_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 334;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Array[8][4]~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 335;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~21_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 336;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~104_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 337;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst7|LPM_MUX_component|auto_generated|result_node[3]~29_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 338;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Array[8][3]~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 339;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~19_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 340;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~105_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 341;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst7|LPM_MUX_component|auto_generated|result_node[2]~30_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 342;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Array[8][2]~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 343;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~17_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 344;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~106_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 345;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst|Chen_Kevin_Read_Data_1[1]~30_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 346;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~107_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 347;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~15_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 348;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~108_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 349;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~13_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 350;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst8|LPM_MUX_component|auto_generated|result_node[0]~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 351;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~109_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 352;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst2|Chen_Kevin_LPM_SUBTRACTFunction|LPM_ADD_SUB_component|auto_generated|op_1~110_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 353;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 354;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 355;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 356;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 357;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 358;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 359;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 360;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 361;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 362;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 363;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 364;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 365;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 366;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 367;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 368;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 369;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 370;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 371;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 372;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 373;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 374;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 375;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 376;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 377;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 378;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 379;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 380;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 381;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 382;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 383;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 384;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Chen_Kevin_Single_Cycle_CPU_vlg_vec_tst|i1|inst23|temp[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 385;
	TREE_LEVEL = 0;
}
;
