0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/Marc/Documents/GitHub/FPGAPrototypingByVerilogExamples/3.9.1Hexadecimal_to_sseg_LED/3.9.1Hexadecimal_to_sseg_LED.srcs/sources_1/new/hex_to_sseg_LED.v,1568455866,verilog,,C:/Users/Marc/Documents/GitHub/FPGAPrototypingByVerilogExamples/4.5LedTimeMultiplexingUnit/4.5LedTimeMultiplexingUnit.srcs/sources_1/new/top.v,,hex_to_sseg_LED,,,,,,,,
C:/Users/Marc/Documents/GitHub/FPGAPrototypingByVerilogExamples/4.5LedTimeMultiplexingUnit/4.5LedTimeMultiplexingUnit.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/Marc/Documents/GitHub/FPGAPrototypingByVerilogExamples/4.5LedTimeMultiplexingUnit/4.5LedTimeMultiplexingUnit.srcs/sources_1/new/disp_mux.v,1581190980,verilog,,C:/Users/Marc/Documents/GitHub/FPGAPrototypingByVerilogExamples/3.9.1Hexadecimal_to_sseg_LED/3.9.1Hexadecimal_to_sseg_LED.srcs/sources_1/new/hex_to_sseg_LED.v,,disp_mux,,,,,,,,
C:/Users/Marc/Documents/GitHub/FPGAPrototypingByVerilogExamples/4.5LedTimeMultiplexingUnit/4.5LedTimeMultiplexingUnit.srcs/sources_1/new/test.sv,1581192676,systemVerilog,,,,test,,,,,,,,
C:/Users/Marc/Documents/GitHub/FPGAPrototypingByVerilogExamples/4.5LedTimeMultiplexingUnit/4.5LedTimeMultiplexingUnit.srcs/sources_1/new/top.v,1581192515,verilog,,,,top,,,,,,,,
