'D:\Xilinx\vivado\Vivado\2018.2\data\ip\xilinx\vid_phy_controller_v2_2\hdl\src\verilog\vid_phy_controller_v2_2_sync_block.v'
'D:\Xilinx\vivado\Vivado\2018.2\data\ip\xilinx\vid_phy_controller_v2_2\hdl\src\verilog\vid_phy_controller_v2_2_sync_pulse.v'
'D:\Xilinx\vivado\Vivado\2018.2\data\ip\xilinx\vid_phy_controller_v2_2\hdl\src\verilog\vid_phy_controller_v2_2_cpll_railing.v'
'D:\Xilinx\vivado\Vivado\2018.2\data\ip\xilinx\vid_phy_controller_v2_2\hdl\src\verilog\vid_phy_controller_v2_2_axi4lite.v'
'D:\Xilinx\vivado\Vivado\2018.2\data\ip\xilinx\vid_phy_controller_v2_2\hdl\src\verilog\vid_phy_controller_v2_2_drp_control.v'
'D:\Xilinx\vivado\Vivado\2018.2\data\ip\xilinx\vid_phy_controller_v2_2\hdl\src\verilog\vid_phy_controller_v2_2_drp_control_8series.v'
'D:\Xilinx\vivado\Vivado\2018.2\data\ip\xilinx\vid_phy_controller_v2_2\hdl\src\verilog\vid_phy_controller_v2_2_drp_control_hdmi.v'
'D:\Xilinx\vivado\Vivado\2018.2\data\ip\xilinx\vid_phy_controller_v2_2\hdl\src\verilog\vid_phy_controller_v2_2_interrupts.v'
'D:\Xilinx\vivado\Vivado\2018.2\data\ip\xilinx\vid_phy_controller_v2_2\hdl\src\verilog\vid_phy_controller_v2_2_gtp_common.v'
