#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Wed Nov  2 21:34:07 2022
# Process ID: 38272
# Current directory: D:/EBAZ4205_SDR/Zynq/capture-test/capture-test.runs/impl_1
# Command line: vivado.exe -log ebaz4205_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source ebaz4205_wrapper.tcl -notrace
# Log file: D:/EBAZ4205_SDR/Zynq/capture-test/capture-test.runs/impl_1/ebaz4205_wrapper.vdi
# Journal file: D:/EBAZ4205_SDR/Zynq/capture-test/capture-test.runs/impl_1\vivado.jou
# Running On: DESKTOP-SQGSJV7, OS: Windows, CPU Frequency: 3294 MHz, CPU Physical cores: 16, Host memory: 33741 MB
#-----------------------------------------------------------
source ebaz4205_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/EBAZ4205_SDR/Zynq/axis-capture'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2021.2/data/ip'.
Command: link_design -top ebaz4205_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint 'd:/EBAZ4205_SDR/Zynq/capture-test/capture-test.gen/sources_1/bd/ebaz4205/ip/ebaz4205_dds_compiler_0_0/ebaz4205_dds_compiler_0_0.dcp' for cell 'ebaz4205_i/RF_test_1MHz'
INFO: [Project 1-454] Reading design checkpoint 'd:/EBAZ4205_SDR/Zynq/capture-test/capture-test.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_gpio_0_0/ebaz4205_axi_gpio_0_0.dcp' for cell 'ebaz4205_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/EBAZ4205_SDR/Zynq/capture-test/capture-test.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_gpio_1_0/ebaz4205_axi_gpio_1_0.dcp' for cell 'ebaz4205_i/axi_gpio_dds'
INFO: [Project 1-454] Reading design checkpoint 'd:/EBAZ4205_SDR/Zynq/capture-test/capture-test.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axis_capture_0_4/ebaz4205_axis_capture_0_4.dcp' for cell 'ebaz4205_i/axis_capture_RF'
INFO: [Project 1-454] Reading design checkpoint 'd:/EBAZ4205_SDR/Zynq/capture-test/capture-test.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axis_mux_0_0/ebaz4205_axis_mux_0_0.dcp' for cell 'ebaz4205_i/axis_mux_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/EBAZ4205_SDR/Zynq/capture-test/capture-test.gen/sources_1/bd/ebaz4205/ip/ebaz4205_rst_ENET0_GMII_RX_CLK_0_100M_0/ebaz4205_rst_ENET0_GMII_RX_CLK_0_100M_0.dcp' for cell 'ebaz4205_i/rst_ENET0_GMII_RX_CLK_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'd:/EBAZ4205_SDR/Zynq/capture-test/capture-test.gen/sources_1/bd/ebaz4205/ip/ebaz4205_proc_sys_reset_0_0/ebaz4205_proc_sys_reset_0_0.dcp' for cell 'ebaz4205_i/PS/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/EBAZ4205_SDR/Zynq/capture-test/capture-test.gen/sources_1/bd/ebaz4205/ip/ebaz4205_processing_system7_0_0/ebaz4205_processing_system7_0_0.dcp' for cell 'ebaz4205_i/PS/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/EBAZ4205_SDR/Zynq/capture-test/capture-test.gen/sources_1/bd/ebaz4205/ip/ebaz4205_xbar_0/ebaz4205_xbar_0.dcp' for cell 'ebaz4205_i/PS/ps7_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'd:/EBAZ4205_SDR/Zynq/capture-test/capture-test.gen/sources_1/bd/ebaz4205/ip/ebaz4205_auto_pc_0/ebaz4205_auto_pc_0.dcp' for cell 'ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.148 . Memory (MB): peak = 1453.504 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 55 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/EBAZ4205_SDR/Zynq/capture-test/capture-test.gen/sources_1/bd/ebaz4205/ip/ebaz4205_proc_sys_reset_0_0/ebaz4205_proc_sys_reset_0_0_board.xdc] for cell 'ebaz4205_i/PS/proc_sys_reset_0/U0'
Finished Parsing XDC File [d:/EBAZ4205_SDR/Zynq/capture-test/capture-test.gen/sources_1/bd/ebaz4205/ip/ebaz4205_proc_sys_reset_0_0/ebaz4205_proc_sys_reset_0_0_board.xdc] for cell 'ebaz4205_i/PS/proc_sys_reset_0/U0'
Parsing XDC File [d:/EBAZ4205_SDR/Zynq/capture-test/capture-test.gen/sources_1/bd/ebaz4205/ip/ebaz4205_proc_sys_reset_0_0/ebaz4205_proc_sys_reset_0_0.xdc] for cell 'ebaz4205_i/PS/proc_sys_reset_0/U0'
Finished Parsing XDC File [d:/EBAZ4205_SDR/Zynq/capture-test/capture-test.gen/sources_1/bd/ebaz4205/ip/ebaz4205_proc_sys_reset_0_0/ebaz4205_proc_sys_reset_0_0.xdc] for cell 'ebaz4205_i/PS/proc_sys_reset_0/U0'
Parsing XDC File [d:/EBAZ4205_SDR/Zynq/capture-test/capture-test.gen/sources_1/bd/ebaz4205/ip/ebaz4205_processing_system7_0_0/ebaz4205_processing_system7_0_0.xdc] for cell 'ebaz4205_i/PS/processing_system7_0/inst'
WARNING: [Vivado 12-2489] -input_jitter contains time 0.468750 which will be rounded to 0.469 to ensure it is an integer multiple of 1 picosecond [d:/EBAZ4205_SDR/Zynq/capture-test/capture-test.gen/sources_1/bd/ebaz4205/ip/ebaz4205_processing_system7_0_0/ebaz4205_processing_system7_0_0.xdc:27]
Finished Parsing XDC File [d:/EBAZ4205_SDR/Zynq/capture-test/capture-test.gen/sources_1/bd/ebaz4205/ip/ebaz4205_processing_system7_0_0/ebaz4205_processing_system7_0_0.xdc] for cell 'ebaz4205_i/PS/processing_system7_0/inst'
Parsing XDC File [d:/EBAZ4205_SDR/Zynq/capture-test/capture-test.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_gpio_0_0/ebaz4205_axi_gpio_0_0_board.xdc] for cell 'ebaz4205_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/EBAZ4205_SDR/Zynq/capture-test/capture-test.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_gpio_0_0/ebaz4205_axi_gpio_0_0_board.xdc] for cell 'ebaz4205_i/axi_gpio_0/U0'
Parsing XDC File [d:/EBAZ4205_SDR/Zynq/capture-test/capture-test.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_gpio_0_0/ebaz4205_axi_gpio_0_0.xdc] for cell 'ebaz4205_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/EBAZ4205_SDR/Zynq/capture-test/capture-test.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_gpio_0_0/ebaz4205_axi_gpio_0_0.xdc] for cell 'ebaz4205_i/axi_gpio_0/U0'
Parsing XDC File [d:/EBAZ4205_SDR/Zynq/capture-test/capture-test.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_gpio_1_0/ebaz4205_axi_gpio_1_0_board.xdc] for cell 'ebaz4205_i/axi_gpio_dds/U0'
Finished Parsing XDC File [d:/EBAZ4205_SDR/Zynq/capture-test/capture-test.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_gpio_1_0/ebaz4205_axi_gpio_1_0_board.xdc] for cell 'ebaz4205_i/axi_gpio_dds/U0'
Parsing XDC File [d:/EBAZ4205_SDR/Zynq/capture-test/capture-test.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_gpio_1_0/ebaz4205_axi_gpio_1_0.xdc] for cell 'ebaz4205_i/axi_gpio_dds/U0'
Finished Parsing XDC File [d:/EBAZ4205_SDR/Zynq/capture-test/capture-test.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_gpio_1_0/ebaz4205_axi_gpio_1_0.xdc] for cell 'ebaz4205_i/axi_gpio_dds/U0'
Parsing XDC File [d:/EBAZ4205_SDR/Zynq/capture-test/capture-test.gen/sources_1/bd/ebaz4205/ip/ebaz4205_rst_ENET0_GMII_RX_CLK_0_100M_0/ebaz4205_rst_ENET0_GMII_RX_CLK_0_100M_0_board.xdc] for cell 'ebaz4205_i/rst_ENET0_GMII_RX_CLK_0_100M/U0'
Finished Parsing XDC File [d:/EBAZ4205_SDR/Zynq/capture-test/capture-test.gen/sources_1/bd/ebaz4205/ip/ebaz4205_rst_ENET0_GMII_RX_CLK_0_100M_0/ebaz4205_rst_ENET0_GMII_RX_CLK_0_100M_0_board.xdc] for cell 'ebaz4205_i/rst_ENET0_GMII_RX_CLK_0_100M/U0'
Parsing XDC File [d:/EBAZ4205_SDR/Zynq/capture-test/capture-test.gen/sources_1/bd/ebaz4205/ip/ebaz4205_rst_ENET0_GMII_RX_CLK_0_100M_0/ebaz4205_rst_ENET0_GMII_RX_CLK_0_100M_0.xdc] for cell 'ebaz4205_i/rst_ENET0_GMII_RX_CLK_0_100M/U0'
Finished Parsing XDC File [d:/EBAZ4205_SDR/Zynq/capture-test/capture-test.gen/sources_1/bd/ebaz4205/ip/ebaz4205_rst_ENET0_GMII_RX_CLK_0_100M_0/ebaz4205_rst_ENET0_GMII_RX_CLK_0_100M_0.xdc] for cell 'ebaz4205_i/rst_ENET0_GMII_RX_CLK_0_100M/U0'
Parsing XDC File [D:/EBAZ4205_SDR/Zynq/capture-test/capture-test.srcs/constrs_1/imports/new/ebaz4205.xdc]
Finished Parsing XDC File [D:/EBAZ4205_SDR/Zynq/capture-test/capture-test.srcs/constrs_1/imports/new/ebaz4205.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1453.504 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 

20 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1453.504 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1453.504 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1aad34705

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1677.781 ; gain = 224.277

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 2153ecc60

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.256 . Memory (MB): peak = 1975.785 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 55 cells and removed 90 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1ec90d01c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.303 . Memory (MB): peak = 1975.785 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 19 cells and removed 65 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1833bdb17

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.616 . Memory (MB): peak = 1975.785 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 339 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1833bdb17

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.689 . Memory (MB): peak = 1975.785 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1833bdb17

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.701 . Memory (MB): peak = 1975.785 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1833bdb17

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.723 . Memory (MB): peak = 1975.785 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              55  |              90  |                                              1  |
|  Constant propagation         |              19  |              65  |                                              0  |
|  Sweep                        |               0  |             339  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1975.785 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 18a7aaae3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.873 . Memory (MB): peak = 1975.785 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 18 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 36
Ending PowerOpt Patch Enables Task | Checksum: 18a7aaae3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.096 . Memory (MB): peak = 2079.785 ; gain = 0.000
Ending Power Optimization Task | Checksum: 18a7aaae3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2079.785 ; gain = 104.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 18a7aaae3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2079.785 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2079.785 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 18a7aaae3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2079.785 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 2079.785 ; gain = 626.281
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.092 . Memory (MB): peak = 2079.785 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/EBAZ4205_SDR/Zynq/capture-test/capture-test.runs/impl_1/ebaz4205_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ebaz4205_wrapper_drc_opted.rpt -pb ebaz4205_wrapper_drc_opted.pb -rpx ebaz4205_wrapper_drc_opted.rpx
Command: report_drc -file ebaz4205_wrapper_drc_opted.rpt -pb ebaz4205_wrapper_drc_opted.pb -rpx ebaz4205_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/EBAZ4205_SDR/Zynq/capture-test/capture-test.runs/impl_1/ebaz4205_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2079.785 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: df0106e6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2079.785 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2079.785 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 11b3729af

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.652 . Memory (MB): peak = 2079.785 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1c771f538

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2079.785 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1c771f538

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2079.785 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1c771f538

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2079.785 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 16dc11914

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2079.785 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 112b662cf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2079.785 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 152d91e4e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2079.785 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 71 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 32 nets or LUTs. Breaked 0 LUT, combined 32 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2079.785 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             32  |                    32  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             32  |                    32  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 1374b51bb

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2079.785 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 185c6b428

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2079.785 ; gain = 0.000
Phase 2 Global Placement | Checksum: 185c6b428

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2079.785 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1742cfa65

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2079.785 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a0090cf5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2079.785 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 10b2270cf

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2079.785 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 11c41e0b5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2079.785 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: e15bb10f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2079.785 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: a419cda7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2079.785 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 94e7e1d6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2079.785 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 7782c736

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2079.785 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 154964ce2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2079.785 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 154964ce2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2079.785 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 21ca7d3a0

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.069 | TNS=-28.013 |
Phase 1 Physical Synthesis Initialization | Checksum: 2731438f5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.117 . Memory (MB): peak = 2079.785 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1d1060bba

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.123 . Memory (MB): peak = 2079.785 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 21ca7d3a0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2079.785 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.915. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 265cb3058

Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 2079.785 ; gain = 0.000

Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 2079.785 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 265cb3058

Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 2079.785 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 265cb3058

Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 2079.785 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 265cb3058

Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 2079.785 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 265cb3058

Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 2079.785 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2079.785 ; gain = 0.000

Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 2079.785 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 198f2a59b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 2079.785 ; gain = 0.000
Ending Placer Task | Checksum: c4bdad45

Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 2079.785 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
83 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 2079.785 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.319 . Memory (MB): peak = 2079.785 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/EBAZ4205_SDR/Zynq/capture-test/capture-test.runs/impl_1/ebaz4205_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file ebaz4205_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.106 . Memory (MB): peak = 2079.785 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file ebaz4205_wrapper_utilization_placed.rpt -pb ebaz4205_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file ebaz4205_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2079.785 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 1.00s |  WALL: 0.43s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2079.785 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.915 | TNS=-23.033 |
Phase 1 Physical Synthesis Initialization | Checksum: 1956aff03

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.345 . Memory (MB): peak = 2079.785 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.915 | TNS=-23.033 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1956aff03

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.367 . Memory (MB): peak = 2079.785 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.915 | TNS=-23.033 |
INFO: [Physopt 32-702] Processed net ebaz4205_i/RF_test_1MHz/U0/i_synth/axi_pinc_in[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/gpio_io_o[8].  Re-placed instance ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[23]
INFO: [Physopt 32-735] Processed net ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/gpio_io_o[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.892 | TNS=-22.879 |
INFO: [Physopt 32-663] Processed net ebaz4205_i/RF_test_1MHz/U0/i_synth/axi_pinc_in[23].  Re-placed instance ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[23]
INFO: [Physopt 32-735] Processed net ebaz4205_i/RF_test_1MHz/U0/i_synth/axi_pinc_in[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.885 | TNS=-22.857 |
INFO: [Physopt 32-663] Processed net ebaz4205_i/RF_test_1MHz/U0/i_synth/axi_pinc_in[3].  Re-placed instance ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[3]
INFO: [Physopt 32-735] Processed net ebaz4205_i/RF_test_1MHz/U0/i_synth/axi_pinc_in[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.885 | TNS=-22.833 |
INFO: [Physopt 32-702] Processed net ebaz4205_i/RF_test_1MHz/U0/i_synth/axi_pinc_in[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/gpio_io_o[22]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/gpio_io_o[22]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.883 | TNS=-22.822 |
INFO: [Physopt 32-702] Processed net ebaz4205_i/RF_test_1MHz/U0/i_synth/axi_pinc_in[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/gpio_io_o[25].  Re-placed instance ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]
INFO: [Physopt 32-735] Processed net ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/gpio_io_o[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.882 | TNS=-22.678 |
INFO: [Physopt 32-663] Processed net ebaz4205_i/RF_test_1MHz/U0/i_synth/axi_pinc_in[17].  Re-placed instance ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[17]
INFO: [Physopt 32-735] Processed net ebaz4205_i/RF_test_1MHz/U0/i_synth/axi_pinc_in[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.880 | TNS=-22.676 |
INFO: [Physopt 32-702] Processed net ebaz4205_i/RF_test_1MHz/U0/i_synth/axi_pinc_in[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/gpio_io_o[17].  Re-placed instance ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]
INFO: [Physopt 32-735] Processed net ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/gpio_io_o[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.874 | TNS=-22.536 |
INFO: [Physopt 32-702] Processed net ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/gpio_io_o[22]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/finished_sync_ff1.  Re-placed instance ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/finished_sync_ff1_reg
INFO: [Physopt 32-735] Processed net ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/finished_sync_ff1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.874 | TNS=-22.416 |
INFO: [Physopt 32-702] Processed net ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/finished_sync_ff1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_finished. Replicated 1 times.
INFO: [Physopt 32-735] Processed net ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_finished. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.874 | TNS=-22.405 |
INFO: [Physopt 32-702] Processed net ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_finished_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/RF_test_1MHz/U0/i_synth/axi_pinc_in[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/gpio_io_o[22]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/finished_sync_ff1.  Re-placed instance ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/finished_sync_ff1_reg
INFO: [Physopt 32-735] Processed net ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/finished_sync_ff1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.874 | TNS=-22.396 |
INFO: [Physopt 32-702] Processed net ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/finished_sync_ff1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_finished_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.874 | TNS=-22.396 |
Phase 3 Critical Path Optimization | Checksum: 1956aff03

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2079.785 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.874 | TNS=-22.396 |
INFO: [Physopt 32-702] Processed net ebaz4205_i/RF_test_1MHz/U0/i_synth/axi_pinc_in[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/gpio_io_o[22]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/finished_sync_ff1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_finished_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/RF_test_1MHz/U0/i_synth/axi_pinc_in[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/gpio_io_o[22]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/finished_sync_ff1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_finished_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.874 | TNS=-22.396 |
Phase 4 Critical Path Optimization | Checksum: 1956aff03

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2079.785 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2079.785 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.874 | TNS=-22.396 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.041  |          0.637  |            2  |              0  |                    10  |           0  |           2  |  00:00:02  |
|  Total          |          0.041  |          0.637  |            2  |              0  |                    10  |           0  |           3  |  00:00:02  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2079.785 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 1e78b2ef3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2079.785 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
158 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.326 . Memory (MB): peak = 2079.785 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/EBAZ4205_SDR/Zynq/capture-test/capture-test.runs/impl_1/ebaz4205_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: c7f979fa ConstDB: 0 ShapeSum: ad4b4814 RouteDB: 0
Post Restoration Checksum: NetGraph: f1011210 NumContArr: b06098aa Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 1a161aaba

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2079.785 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1a161aaba

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2079.785 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1a161aaba

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2079.785 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1a161aaba

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2079.785 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1987aa50b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 2086.090 ; gain = 6.305
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.919 | TNS=-23.430| WHS=-0.453 | THS=-40.332|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0315315 %
  Global Horizontal Routing Utilization  = 0.0381434 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2200
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2200
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 11d9ba8b7

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 2091.094 ; gain = 11.309

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 11d9ba8b7

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 2091.094 ; gain = 11.309
Phase 3 Initial Routing | Checksum: 1c0da3aed

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 2122.543 ; gain = 42.758
INFO: [Route 35-580] Design has 30 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+==============+===============+====================================================================================================+
| Launch Clock | Capture Clock | Pin                                                                                                |
+==============+===============+====================================================================================================+
| clk_fpga_0   | clk_fpga_1    | ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[15]/D |
| clk_fpga_0   | clk_fpga_1    | ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[5]/D  |
| clk_fpga_0   | clk_fpga_1    | ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[13]/D |
| clk_fpga_0   | clk_fpga_1    | ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[19]/D |
| clk_fpga_0   | clk_fpga_1    | ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[0]/D  |
+--------------+---------------+----------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 144
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.252 | TNS=-57.570| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 130673961

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2122.543 ; gain = 42.758

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.252 | TNS=-57.172| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 6db2384f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2122.543 ; gain = 42.758
Phase 4 Rip-up And Reroute | Checksum: 6db2384f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2122.543 ; gain = 42.758

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 6e9792b1

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 2122.543 ; gain = 42.758
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.252 | TNS=-57.172| WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 6e9792b1

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 2122.543 ; gain = 42.758

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 6e9792b1

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 2122.543 ; gain = 42.758
Phase 5 Delay and Skew Optimization | Checksum: 6e9792b1

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 2122.543 ; gain = 42.758

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: cf27390d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 2122.543 ; gain = 42.758
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.252 | TNS=-57.172| WHS=0.012  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 6490c512

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 2122.543 ; gain = 42.758
Phase 6 Post Hold Fix | Checksum: 6490c512

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 2122.543 ; gain = 42.758

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.0556 %
  Global Horizontal Routing Utilization  = 1.5579 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 29.7297%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 36.036%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 48.5294%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 42.6471%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 52f37b5d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 2122.543 ; gain = 42.758

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 52f37b5d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 2122.543 ; gain = 42.758

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 11b8420e2

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 2122.543 ; gain = 42.758

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.252 | TNS=-57.172| WHS=0.012  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 11b8420e2

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 2122.543 ; gain = 42.758
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 2122.543 ; gain = 42.758

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
177 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 2122.543 ; gain = 42.758
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.363 . Memory (MB): peak = 2123.992 ; gain = 1.449
INFO: [Common 17-1381] The checkpoint 'D:/EBAZ4205_SDR/Zynq/capture-test/capture-test.runs/impl_1/ebaz4205_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ebaz4205_wrapper_drc_routed.rpt -pb ebaz4205_wrapper_drc_routed.pb -rpx ebaz4205_wrapper_drc_routed.rpx
Command: report_drc -file ebaz4205_wrapper_drc_routed.rpt -pb ebaz4205_wrapper_drc_routed.pb -rpx ebaz4205_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/EBAZ4205_SDR/Zynq/capture-test/capture-test.runs/impl_1/ebaz4205_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file ebaz4205_wrapper_methodology_drc_routed.rpt -pb ebaz4205_wrapper_methodology_drc_routed.pb -rpx ebaz4205_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file ebaz4205_wrapper_methodology_drc_routed.rpt -pb ebaz4205_wrapper_methodology_drc_routed.pb -rpx ebaz4205_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file D:/EBAZ4205_SDR/Zynq/capture-test/capture-test.runs/impl_1/ebaz4205_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file ebaz4205_wrapper_power_routed.rpt -pb ebaz4205_wrapper_power_summary_routed.pb -rpx ebaz4205_wrapper_power_routed.rpx
Command: report_power -file ebaz4205_wrapper_power_routed.rpt -pb ebaz4205_wrapper_power_summary_routed.pb -rpx ebaz4205_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
189 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file ebaz4205_wrapper_route_status.rpt -pb ebaz4205_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file ebaz4205_wrapper_timing_summary_routed.rpt -pb ebaz4205_wrapper_timing_summary_routed.pb -rpx ebaz4205_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file ebaz4205_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file ebaz4205_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file ebaz4205_wrapper_bus_skew_routed.rpt -pb ebaz4205_wrapper_bus_skew_routed.pb -rpx ebaz4205_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force ebaz4205_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./ebaz4205_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2575.738 ; gain = 446.496
source D:/Vivado_projects/EBAZ4205_clock_gen_eth/generate_bin_file.tcl
INFO: [Common 17-206] Exiting Vivado at Wed Nov  2 21:36:11 2022...
