{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 05 17:22:27 2009 " "Info: Processing started: Wed Aug 05 17:22:27 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Overlap -c Overlap " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Overlap -c Overlap" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "overlap.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file overlap.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OVERLAP2-comportamento " "Info: Found design unit 1: OVERLAP2-comportamento" {  } { { "overlap.vhd" "" { Text "C:/Documents and Settings/User/Desktop/brazil-ip-uefs/src/implementacao/overlap/overlap.vhd" 42 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 OVERLAP2 " "Info: Found entity 1: OVERLAP2" {  } { { "overlap.vhd" "" { Text "C:/Documents and Settings/User/Desktop/brazil-ip-uefs/src/implementacao/overlap/overlap.vhd" 33 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "overlap.v(64) " "Warning (10090): Verilog HDL syntax warning at overlap.v(64): extra block comment delimiter characters /* within block comment" {  } { { "overlap.v" "" { Text "C:/Documents and Settings/User/Desktop/brazil-ip-uefs/src/implementacao/overlap/overlap.v" 64 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "overlap.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file overlap.v" { { "Info" "ISGN_ENTITY_NAME" "1 overlap " "Info: Found entity 1: overlap" {  } { { "overlap.v" "" { Text "C:/Documents and Settings/User/Desktop/brazil-ip-uefs/src/implementacao/overlap/overlap.v" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "overlapController.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file overlapController.v" { { "Info" "ISGN_ENTITY_NAME" "1 overlapController " "Info: Found entity 1: overlapController" {  } { { "overlapController.v" "" { Text "C:/Documents and Settings/User/Desktop/brazil-ip-uefs/src/implementacao/overlap/overlapController.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Info: Found entity 1: memory" {  } { { "memory.v" "" { Text "C:/Documents and Settings/User/Desktop/brazil-ip-uefs/src/implementacao/overlap/memory.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_MEMORY_ASSIGNMENT" "mem0 memory.v(23) " "Error (10048): Verilog HDL error at memory.v(23): values cannot be assigned directly to all or part of array \"mem0\" - assignments must be made to individual elements only" {  } { { "memory.v" "" { Text "C:/Documents and Settings/User/Desktop/brazil-ip-uefs/src/implementacao/overlap/memory.v" 23 0 0 } }  } 0 10048 "Verilog HDL error at %2!s!: values cannot be assigned directly to all or part of array \"%1!s!\" - assignments must be made to individual elements only" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_MEMORY_ASSIGNMENT" "mem1 memory.v(24) " "Error (10048): Verilog HDL error at memory.v(24): values cannot be assigned directly to all or part of array \"mem1\" - assignments must be made to individual elements only" {  } { { "memory.v" "" { Text "C:/Documents and Settings/User/Desktop/brazil-ip-uefs/src/implementacao/overlap/memory.v" 24 0 0 } }  } 0 10048 "Verilog HDL error at %2!s!: values cannot be assigned directly to all or part of array \"%1!s!\" - assignments must be made to individual elements only" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "183 " "Error: Peak virtual memory: 183 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Wed Aug 05 17:22:28 2009 " "Error: Processing ended: Wed Aug 05 17:22:28 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
