{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 456, "design__inferred_latch__count": 0, "design__instance__count": 20808, "design__instance__area": 140622, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 38, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 176, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 5, "power__internal__total": 0.015037636272609234, "power__switching__total": 0.006516826804727316, "power__leakage__total": 1.6119150814120076e-07, "power__total": 0.021554624661803246, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.3201820843527494, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.3117347301863765, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.33991665999607645, "timing__setup__ws__corner:nom_tt_025C_1v80": 2.150353289629773, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 198, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 176, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 9, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.3645068516860791, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.34584733278347685, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.3058313688861543, "timing__setup__ws__corner:nom_ss_100C_1v60": -2.4978171349383977, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": -64.4376019670488, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": -2.4978171349383977, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 48, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 6, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 176, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 5, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.2987636056447737, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.29477174313568516, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.12136281212394663, "timing__setup__ws__corner:nom_ff_n40C_1v95": 4.034989345744443, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 260, "design__max_fanout_violation__count": 176, "design__max_cap_violation__count": 10, "clock__skew__worst_hold": -0.29608358269868357, "clock__skew__worst_setup": 0.2907051626149261, "timing__hold__ws": 0.1179908426581893, "timing__setup__ws": -2.963628537573112, "timing__hold__tns": 0, "timing__setup__tns": -79.80669861962637, "timing__hold__wns": 0, "timing__setup__wns": -2.963628537573112, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": Infinity, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 138, "timing__setup_r2r__ws": Infinity, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 446.395 457.115", "design__core__bbox": "5.52 10.88 440.68 446.08", "design__io": 78, "design__die__area": 204054, "design__core__area": 189382, "design__instance__count__stdcell": 20808, "design__instance__area__stdcell": 140622, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.742534, "design__instance__utilization__stdcell": 0.742534, "design__instance__count__stdcell__type:physical__class:welltap": 2673, "design__instance__count__stdcell__type:physical__class:antennacell": 187, "design__instance__count__stdcell__type:physical__class:spacer": 7564, "design__instance__count__stdcell__type:physical__class:misc": 0, "design__instance__count__stdcell__type:logical__class:sequential": 2510, "design__instance__count__stdcell__type:logical__class:buffer": 3545, "design__instance__count__stdcell__type:logical__class:clock_gate": 0, "design__instance__count__stdcell__type:logical__class:misc": 4329, "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__stdcell__type:physical": 10424, "design__instance__count__stdcell__type:logical": 10384, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 76, "design__io__hpwl": 9341041, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 380732, "design__violations": 0, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 2373, "antenna__violating__nets": 50, "antenna__violating__pins": 56, "route__antenna_violation__count": 50, "antenna_diodes_count": 187, "route__net": 10271, "route__net__special": 2, "route__drc_errors__iter:1": 8742, "route__wirelength__iter:1": 471986, "route__drc_errors__iter:2": 3917, "route__wirelength__iter:2": 466992, "route__drc_errors__iter:3": 3775, "route__wirelength__iter:3": 466167, "route__drc_errors__iter:4": 490, "route__wirelength__iter:4": 465589, "route__drc_errors__iter:5": 16, "route__wirelength__iter:5": 465543, "route__drc_errors__iter:6": 1, "route__wirelength__iter:6": 465569, "route__drc_errors__iter:7": 1, "route__wirelength__iter:7": 465569, "route__drc_errors__iter:8": 1, "route__wirelength__iter:8": 465569, "route__drc_errors__iter:9": 1, "route__wirelength__iter:9": 465569, "route__drc_errors__iter:10": 0, "route__wirelength__iter:10": 465573, "route__drc_errors": 0, "route__wirelength": 465573, "route__vias": 85267, "route__vias__singlecut": 85267, "route__vias__multicut": 0, "design__disconnected_pin__count": 12, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 1184.58, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 165, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 165, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 165, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 29, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 176, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 2, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.3157208750467265, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.30791345344984605, "timing__hold__ws__corner:min_tt_025C_1v80": 0.3348327265779295, "timing__setup__ws__corner:min_tt_025C_1v80": 2.411629630920778, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 165, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 127, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 176, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 4, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.3556423867175578, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.33945133775772024, "timing__hold__ws__corner:min_ss_100C_1v60": 0.40460258510997704, "timing__setup__ws__corner:min_ss_100C_1v60": -2.0162112550194573, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": -49.13334589365684, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": -2.0162112550194573, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 42, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 165, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 6, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 176, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 2, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.29608358269868357, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.2907051626149261, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.1179908426581893, "timing__setup__ws__corner:min_ff_n40C_1v95": 4.209870793350963, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 165, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 42, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 176, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 6, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.32574785457721095, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.3192490528964665, "timing__hold__ws__corner:max_tt_025C_1v80": 0.3459591600007949, "timing__setup__ws__corner:max_tt_025C_1v80": 1.8953803507616518, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 165, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 260, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 176, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 10, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.37272272434527093, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.35232348591387846, "timing__hold__ws__corner:max_ss_100C_1v60": 0.196964228280068, "timing__setup__ws__corner:max_ss_100C_1v60": -2.963628537573112, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": -79.80669861962637, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": -2.963628537573112, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 48, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 165, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 13, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 176, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 6, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.30226835778803157, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.3009600709388124, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.12574242003535172, "timing__setup__ws__corner:max_ff_n40C_1v95": 3.862081430642312, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 165, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 165, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79892, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79975, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00107921, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00103763, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000249427, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00103763, "design_powergrid__voltage__worst": 0.00103763, "design_powergrid__voltage__worst__net:VPWR": 1.79892, "design_powergrid__drop__worst": 0.00107921, "design_powergrid__drop__worst__net:VPWR": 0.00107921, "design_powergrid__voltage__worst__net:VGND": 0.00103763, "design_powergrid__drop__worst__net:VGND": 0.00103763, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000255, "ir__drop__worst": 0.00108, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}