Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Thu Feb 13 23:11:55 2025
| Host         : vader running 64-bit Arch Linux
| Command      : report_control_sets -verbose -file reports/control_sets.rpt
| Design       : top
| Device       : xc7vx690t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    67 |
|    Minimum number of control sets                        |    67 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    68 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    67 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |    63 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             213 |           87 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              20 |           10 |
| Yes          | No                    | No                     |            1465 |          604 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             450 |          130 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------+---------------------------------------------------------+------------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal |                      Enable Signal                      |                   Set/Reset Signal                   | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------+---------------------------------------------------------+------------------------------------------------------+------------------+----------------+--------------+
|  clk_ref_BUFG |                                                         |                                                      |                1 |              1 |         1.00 |
|  clk_o_BUFG   |                                                         | SOC/core/Core/MEMWBIR[11]_i_1_n_0                    |                2 |              7 |         3.50 |
|  clk_o_BUFG   | SOC/core/Core/memory_write2                             | SOC/core/Core/Mdu/EXMEMIR[11]_i_3_0[0]               |                3 |             12 |         4.00 |
|  clk_o_BUFG   |                                                         | sys_rst_i_IBUF                                       |                8 |             13 |         1.62 |
|  clk_o_BUFG   | SOC/core/Core/Mdu/E[0]                                  | SOC/core/Core/Mdu/is_different_branch_address_reg[0] |                6 |             26 |         4.33 |
|  clk_o_BUFG   | SOC/core/Core/RegisterBank/registers[7][31]_i_1_n_0     |                                                      |               21 |             32 |         1.52 |
|  clk_o_BUFG   | SOC/core/Core/RegisterBank/registers[2][31]_i_1_n_0     |                                                      |               12 |             32 |         2.67 |
|  clk_o_BUFG   | SOC/core/Core/RegisterBank/registers[1][31]_i_1_n_0     |                                                      |               15 |             32 |         2.13 |
|  clk_o_BUFG   | SOC/core/Core/RegisterBank/registers[28][31]_i_1_n_0    |                                                      |               12 |             32 |         2.67 |
|  clk_o_BUFG   | SOC/core/Core/RegisterBank/registers[31][31]_i_1_n_0    |                                                      |               22 |             32 |         1.45 |
|  clk_o_BUFG   | SOC/core/Core/RegisterBank/registers[26][31]_i_1_n_0    |                                                      |               12 |             32 |         2.67 |
|  clk_o_BUFG   | SOC/core/Core/RegisterBank/registers[30][31]_i_1_n_0    |                                                      |               23 |             32 |         1.39 |
|  clk_o_BUFG   | SOC/core/Core/RegisterBank/registers[27][31]_i_1_n_0    |                                                      |               12 |             32 |         2.67 |
|  clk_o_BUFG   | SOC/core/Core/RegisterBank/registers[29][31]_i_1_n_0    |                                                      |               10 |             32 |         3.20 |
|  clk_o_BUFG   | SOC/core/Core/RegisterBank/registers[12][31]_i_1_n_0    |                                                      |                9 |             32 |         3.56 |
|  clk_o_BUFG   | SOC/core/Core/RegisterBank/registers[11][31]_i_1_n_0    |                                                      |               14 |             32 |         2.29 |
|  clk_o_BUFG   | SOC/core/Core/RegisterBank/registers[10][31]_i_1_n_0    |                                                      |                9 |             32 |         3.56 |
|  clk_o_BUFG   | SOC/core/Core/RegisterBank/registers[24][31]_i_1_n_0    |                                                      |                9 |             32 |         3.56 |
|  clk_o_BUFG   | SOC/core/Core/RegisterBank/registers[5][31]_i_1_n_0     |                                                      |               10 |             32 |         3.20 |
|  clk_o_BUFG   | SOC/core/Core/RegisterBank/registers[8][31]_i_1_n_0     |                                                      |               17 |             32 |         1.88 |
|  clk_o_BUFG   | SOC/core/Core/RegisterBank/registers[9][31]_i_1_n_0     |                                                      |               18 |             32 |         1.78 |
|  clk_o_BUFG   | SOC/core/Core/RegisterBank/registers[3][31]_i_1_n_0     |                                                      |               11 |             32 |         2.91 |
|  clk_o_BUFG   | SOC/core/Core/RegisterBank/registers[6][31]_i_1_n_0     |                                                      |               20 |             32 |         1.60 |
|  clk_o_BUFG   | SOC/core/Core/RegisterBank/registers[4][31]_i_1_n_0     |                                                      |                9 |             32 |         3.56 |
|  clk_o_BUFG   | SOC/core/Core/RegisterBank/registers[19][31]_i_1_n_0    |                                                      |               17 |             32 |         1.88 |
|  clk_o_BUFG   | SOC/core/Core/Mdu/flush_bus_reg[0]                      | SOC/core/Core/Mdu/SR[0]                              |                6 |             32 |         5.33 |
|  clk_o_BUFG   | SOC/core/Core/RegisterBank/registers[14][31]_i_1_n_0    |                                                      |               11 |             32 |         2.91 |
|  clk_o_BUFG   | SOC/core/Core/Mdu/quociente[31]_i_1_n_0                 | sys_rst_i_IBUF                                       |                8 |             32 |         4.00 |
|  clk_o_BUFG   | SOC/core/Core/E[0]                                      | sys_rst_i_IBUF                                       |                5 |             32 |         6.40 |
|  clk_o_BUFG   | SOC/core/Core/Mdu/mul_done                              | sys_rst_i_IBUF                                       |               10 |             32 |         3.20 |
|  clk_o_BUFG   | SOC/core/Core/RegisterBank/registers[16][31]_i_1_n_0    |                                                      |               15 |             32 |         2.13 |
|  clk_o_BUFG   | SOC/core/Core/RegisterBank/registers[18][31]_i_1_n_0    |                                                      |               11 |             32 |         2.91 |
|  clk_o_BUFG   | SOC/core/Core/RegisterBank/registers[22][31]_i_1_n_0    |                                                      |               19 |             32 |         1.68 |
|  clk_o_BUFG   | SOC/core/Core/RegisterBank/registers[13][31]_i_1_n_0    |                                                      |               10 |             32 |         3.20 |
|  clk_o_BUFG   | SOC/core/Core/Mdu/DIV_RD[31]_i_1_n_0                    |                                                      |                9 |             32 |         3.56 |
|  clk_o_BUFG   | SOC/core/Core/RegisterBank/registers[20][31]_i_1_n_0    |                                                      |               13 |             32 |         2.46 |
|  clk_o_BUFG   | SOC/core/Core/RegisterBank/registers[17][31]_i_1_n_0    |                                                      |               15 |             32 |         2.13 |
|  clk_o_BUFG   | SOC/core/Core/RegisterBank/registers[23][31]_i_1_n_0    |                                                      |               22 |             32 |         1.45 |
|  clk_o_BUFG   | SOC/core/Core/Mdu/dividendo[31]_i_1_n_0                 |                                                      |               11 |             32 |         2.91 |
|  clk_o_BUFG   | SOC/core/Core/RegisterBank/registers[25][31]_i_1_n_0    |                                                      |               11 |             32 |         2.91 |
|  clk_o_BUFG   | SOC/core/M1/d_cache_read_data[31]_i_2_n_0               | SOC/core/M1/d_cache_read_data[31]_i_1_n_0            |                5 |             32 |         6.40 |
|  clk_o_BUFG   | SOC/core/M1/i_cache_read_data[31]_i_2_n_0               | SOC/core/M1/i_cache_read_data[31]_i_1_n_0            |                6 |             32 |         5.33 |
|  clk_o_BUFG   | SOC/core/Core/RegisterBank/registers[15][31]_i_1_n_0    |                                                      |               11 |             32 |         2.91 |
|  clk_o_BUFG   | SOC/core/M1/write_data_0                                | SOC/core/M1/write_data[31]_i_1_n_0                   |                9 |             32 |         3.56 |
|  clk_o_BUFG   | SOC/core/Core/RegisterBank/registers[21][31]_i_1_n_0    |                                                      |               12 |             32 |         2.67 |
|  clk_o_BUFG   | SOC/core/Core/Mdu/is_jalr_reg[0]                        | sys_rst_i_IBUF                                       |                9 |             33 |         3.67 |
|  clk_o_BUFG   | SOC/core/Core/Mdu/quociente_msk[31]_i_1_n_0             |                                                      |               11 |             33 |         3.00 |
|  clk_o_BUFG   | SOC/core/Core/Mdu/acumulador[16]_i_1_n_0                |                                                      |               12 |             34 |         2.83 |
|  clk_o_BUFG   | SOC/core/Core/Mdu/is_jal_reg[0]                         |                                                      |               12 |             37 |         3.08 |
|  clk_o_BUFG   | SOC/core/Core/Mdu/IFID_is_compressed_instruction121_out | SOC/core/Core/IFIDIR[31]_i_1_n_0                     |               25 |             41 |         1.64 |
|  clk_o_BUFG   | SOC/core/Core/Mdu/finish_unaligned_pc_reg_0[0]          |                                                      |               16 |             48 |         3.00 |
|  clk_o_BUFG   | SOC/core/M1/response_out                                | sys_rst_i_IBUF                                       |               18 |             52 |         2.89 |
|  clk_o_BUFG   | SOC/core/Core/d_cache_response_reg                      |                                                      |               14 |             56 |         4.00 |
|  clk_o_BUFG   | SOC/core/ICache/cache_tag_reg_0_63_0_0_i_1_n_0          |                                                      |               14 |             56 |         4.00 |
|  clk_o_BUFG   | SOC/core/Core/Mdu/quociente_msk[31]_i_1_n_0             | SOC/core/Core/Mdu/quociente_msk[30]_i_1_n_0          |               20 |             62 |         3.10 |
|  clk_o_BUFG   | SOC/core/Core/Mdu/is_jal_reg_0[0]                       |                                                      |               35 |             64 |         1.83 |
|  clk_o_BUFG   | SOC/core/Core/MEMWBALUOut[31]_i_1_n_0                   |                                                      |               20 |             64 |         3.20 |
|  clk_o_BUFG   | SOC/core/M1/requested_memory_addr_reg[10]_1             |                                                      |               32 |            128 |         4.00 |
|  clk_o_BUFG   | SOC/core/M1/write_request_reg_1                         |                                                      |               32 |            128 |         4.00 |
|  clk_o_BUFG   | SOC/core/M1/requested_memory_addr_reg[12]_0             |                                                      |               32 |            128 |         4.00 |
|  clk_o_BUFG   | SOC/core/M1/write_request_reg_3                         |                                                      |               32 |            128 |         4.00 |
|  clk_o_BUFG   | SOC/core/M1/requested_memory_addr_reg[11]_0             |                                                      |               32 |            128 |         4.00 |
|  clk_o_BUFG   | SOC/core/M1/write_request_reg_2                         |                                                      |               32 |            128 |         4.00 |
|  clk_o_BUFG   | SOC/core/M1/write_request_reg_0                         |                                                      |               32 |            128 |         4.00 |
|  clk_o_BUFG   | SOC/core/M1/requested_memory_addr_reg[10]_0             |                                                      |               32 |            128 |         4.00 |
|  clk_o_BUFG   | SOC/core/Core/Mdu/sys_rst_i[0]                          |                                                      |               46 |            129 |         2.80 |
|  clk_o_BUFG   |                                                         |                                                      |               86 |            212 |         2.47 |
+---------------+---------------------------------------------------------+------------------------------------------------------+------------------+----------------+--------------+


