library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity ROM is 
port(
clk,RD: in std_logic; 
addr: in integer range 0 to 3 ;
Data_out: out std_logic_vector(7 downto 0)
);
end entity;

architecture arc of ROM is
type my_rom is ARRAY(0 to 3)  of std_logic_vector( 7 downto 0);
constant ROM: my_rom := (x"A5",x"B7",x"E9",x"F1");
begin
	process(clk,rd) is 
	begin
		if(RD = '0') then
			Data_out <= (others =>'Z');
		else 
			if (clk'event and clk = '0') then
				Data_out <= ROM(addr);
				end if;
		end if;
	end process;
end arc;