Notice 0: Reading LEF file:  Nangate45/Nangate45.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  Nangate45/Nangate45.lef
Notice 0: 
Reading DEF file: repair_hold1.def
Notice 0: Design: top
Notice 0:     Created 4 pins.
Notice 0:     Created 13 components and 59 component-terminals.
Notice 0:     Created 16 nets and 30 connections.
Notice 0: Finished DEF file: repair_hold1.def
Startpoint: r1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: r3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.02    0.02 ^ i1/Z (BUF_X1)
   0.00    0.02 ^ r1/CK (DFF_X1)
   0.08    0.10 v r1/Q (DFF_X1)
   0.03    0.13 v u2/ZN (AND2_X1)
   0.00    0.13 v r3/D (DFF_X1)
           0.13   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.02    0.02 ^ i1/Z (BUF_X1)
   0.02    0.04 ^ i2/Z (BUF_X1)
   0.02    0.06 ^ i3/Z (BUF_X1)
   0.02    0.08 ^ i4/Z (BUF_X1)
   0.02    0.10 ^ i5/Z (BUF_X1)
   0.02    0.12 ^ i6/Z (BUF_X1)
   0.02    0.14 ^ i7/Z (BUF_X1)
   0.02    0.15 ^ i8/Z (BUF_X1)
   0.00    0.15 ^ r3/CK (DFF_X1)
   0.00    0.15   clock reconvergence pessimism
   0.00    0.16   library hold time
           0.16   data required time
---------------------------------------------------------
           0.16   data required time
          -0.13   data arrival time
---------------------------------------------------------
          -0.03   slack (VIOLATED)


Startpoint: r2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: r3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.02    0.02 ^ i1/Z (BUF_X1)
   0.02    0.04 ^ i2/Z (BUF_X1)
   0.02    0.06 ^ i3/Z (BUF_X1)
   0.02    0.08 ^ i4/Z (BUF_X1)
   0.00    0.08 ^ r2/CK (DFF_X1)
   0.08    0.16 v r2/Q (DFF_X1)
   0.02    0.18 v u1/Z (BUF_X1)
   0.03    0.21 v u2/ZN (AND2_X1)
   0.00    0.21 v r3/D (DFF_X1)
           0.21   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.02    0.02 ^ i1/Z (BUF_X1)
   0.02    0.04 ^ i2/Z (BUF_X1)
   0.02    0.06 ^ i3/Z (BUF_X1)
   0.02    0.08 ^ i4/Z (BUF_X1)
   0.02    0.10 ^ i5/Z (BUF_X1)
   0.02    0.12 ^ i6/Z (BUF_X1)
   0.02    0.14 ^ i7/Z (BUF_X1)
   0.02    0.15 ^ i8/Z (BUF_X1)
   0.00    0.15 ^ r3/CK (DFF_X1)
   0.00    0.15   clock reconvergence pessimism
   0.00    0.16   library hold time
           0.16   data required time
---------------------------------------------------------
           0.16   data required time
          -0.21   data arrival time
---------------------------------------------------------
           0.05   slack (MET)


Inserted 2 hold buffers.
Startpoint: r1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: r3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.02    0.02 ^ i1/Z (BUF_X1)
   0.00    0.02 ^ r1/CK (DFF_X1)
   0.09    0.11 ^ r1/Q (DFF_X1)
   0.02    0.13 ^ hold1/Z (BUF_X2)
   0.03    0.16 ^ u2/ZN (AND2_X1)
   0.02    0.17 ^ hold2/Z (BUF_X2)
   0.00    0.17 ^ r3/D (DFF_X1)
           0.17   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.02    0.02 ^ i1/Z (BUF_X1)
   0.02    0.04 ^ i2/Z (BUF_X1)
   0.02    0.06 ^ i3/Z (BUF_X1)
   0.02    0.08 ^ i4/Z (BUF_X1)
   0.02    0.10 ^ i5/Z (BUF_X1)
   0.02    0.12 ^ i6/Z (BUF_X1)
   0.02    0.14 ^ i7/Z (BUF_X1)
   0.02    0.15 ^ i8/Z (BUF_X1)
   0.00    0.15 ^ r3/CK (DFF_X1)
   0.00    0.15   clock reconvergence pessimism
   0.01    0.16   library hold time
           0.16   data required time
---------------------------------------------------------
           0.16   data required time
          -0.17   data arrival time
---------------------------------------------------------
           0.01   slack (MET)


Startpoint: r2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: r3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.02    0.02 ^ i1/Z (BUF_X1)
   0.02    0.04 ^ i2/Z (BUF_X1)
   0.02    0.06 ^ i3/Z (BUF_X1)
   0.02    0.08 ^ i4/Z (BUF_X1)
   0.00    0.08 ^ r2/CK (DFF_X1)
   0.09    0.17 ^ r2/Q (DFF_X1)
   0.02    0.19 ^ u1/Z (BUF_X1)
   0.03    0.22 ^ u2/ZN (AND2_X1)
   0.02    0.23 ^ hold2/Z (BUF_X2)
   0.00    0.23 ^ r3/D (DFF_X1)
           0.23   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.02    0.02 ^ i1/Z (BUF_X1)
   0.02    0.04 ^ i2/Z (BUF_X1)
   0.02    0.06 ^ i3/Z (BUF_X1)
   0.02    0.08 ^ i4/Z (BUF_X1)
   0.02    0.10 ^ i5/Z (BUF_X1)
   0.02    0.12 ^ i6/Z (BUF_X1)
   0.02    0.14 ^ i7/Z (BUF_X1)
   0.02    0.15 ^ i8/Z (BUF_X1)
   0.00    0.15 ^ r3/CK (DFF_X1)
   0.00    0.15   clock reconvergence pessimism
   0.01    0.16   library hold time
           0.16   data required time
---------------------------------------------------------
           0.16   data required time
          -0.23   data arrival time
---------------------------------------------------------
           0.07   slack (MET)


No differences found.
