[2025-09-17 02:11:45] START suite=qualcomm_srv trace=srv210_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv210_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2494663 heartbeat IPC: 4.009 cumulative IPC: 4.009 (Simulation time: 00 hr 00 min 35 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 4880136 cumulative IPC: 4.098 (Simulation time: 00 hr 01 min 07 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 4880136 cumulative IPC: 4.098 (Simulation time: 00 hr 01 min 07 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 4880137 heartbeat IPC: 4.192 cumulative IPC: 5 (Simulation time: 00 hr 01 min 07 sec)
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 30000007 cycles: 11976948 heartbeat IPC: 1.409 cumulative IPC: 1.409 (Simulation time: 00 hr 02 min 05 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 18625466 heartbeat IPC: 1.504 cumulative IPC: 1.455 (Simulation time: 00 hr 02 min 58 sec)
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 50000007 cycles: 25408843 heartbeat IPC: 1.474 cumulative IPC: 1.461 (Simulation time: 00 hr 03 min 56 sec)
Heartbeat CPU 0 instructions: 60000007 cycles: 32088719 heartbeat IPC: 1.497 cumulative IPC: 1.47 (Simulation time: 00 hr 04 min 53 sec)
Heartbeat CPU 0 instructions: 70000010 cycles: 38706685 heartbeat IPC: 1.511 cumulative IPC: 1.478 (Simulation time: 00 hr 05 min 51 sec)
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 80000011 cycles: 45502271 heartbeat IPC: 1.472 cumulative IPC: 1.477 (Simulation time: 00 hr 06 min 51 sec)
Heartbeat CPU 0 instructions: 90000012 cycles: 52445475 heartbeat IPC: 1.44 cumulative IPC: 1.472 (Simulation time: 00 hr 07 min 50 sec)
Heartbeat CPU 0 instructions: 100000016 cycles: 59230118 heartbeat IPC: 1.474 cumulative IPC: 1.472 (Simulation time: 00 hr 08 min 47 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv210_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000016 cycles: 65982739 heartbeat IPC: 1.481 cumulative IPC: 1.473 (Simulation time: 00 hr 09 min 48 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 67733911 cumulative IPC: 1.476 (Simulation time: 00 hr 10 min 48 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 67733911 cumulative IPC: 1.476 (Simulation time: 00 hr 10 min 48 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv210_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.476 instructions: 100000004 cycles: 67733911
CPU 0 Branch Prediction Accuracy: 93.87% MPKI: 11.44 Average ROB Occupancy at Mispredict: 31.19
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00797
BRANCH_INDIRECT: 0.4248
BRANCH_CONDITIONAL: 10.79
BRANCH_DIRECT_CALL: 0.0043
BRANCH_INDIRECT_CALL: 0.2052
BRANCH_RETURN: 0.01191


====Backend Stall Breakdown====
ROB_STALL: 347775
LQ_STALL: 0
SQ_STALL: 387


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 509.52426
REPLAY_LOAD: 101.14414
NON_REPLAY_LOAD: 33.77729

== Total ==
ADDR_TRANS: 52481
REPLAY_LOAD: 11227
NON_REPLAY_LOAD: 284067

== Counts ==
ADDR_TRANS: 103
REPLAY_LOAD: 111
NON_REPLAY_LOAD: 8410

cpu0->cpu0_STLB TOTAL        ACCESS:    1755836 HIT:    1754004 MISS:       1832 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1755836 HIT:    1754004 MISS:       1832 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 169.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    7963246 HIT:    7766146 MISS:     197100 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7320475 HIT:    7148432 MISS:     172043 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     175094 HIT:     155720 MISS:      19374 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     465322 HIT:     460880 MISS:       4442 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       2355 HIT:       1114 MISS:       1241 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 34.8 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15694649 HIT:    7154172 MISS:    8540477 MSHR_MERGE:    2231455
cpu0->cpu0_L1I LOAD         ACCESS:   15694649 HIT:    7154172 MISS:    8540477 MSHR_MERGE:    2231455
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 11.62 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   27407939 HIT:   25605460 MISS:    1802479 MSHR_MERGE:     613525
cpu0->cpu0_L1D LOAD         ACCESS:   15022441 HIT:   13651783 MISS:    1370658 MSHR_MERGE:     359153
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   12381798 HIT:   11952338 MISS:     429460 MSHR_MERGE:     254366
cpu0->cpu0_L1D TRANSLATION  ACCESS:       3700 HIT:       1339 MISS:       2361 MSHR_MERGE:          6
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 15.89 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13061732 HIT:   11077559 MISS:    1984173 MSHR_MERGE:    1024796
cpu0->cpu0_ITLB LOAD         ACCESS:   13061732 HIT:   11077559 MISS:    1984173 MSHR_MERGE:    1024796
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.067 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   25774212 HIT:   24644608 MISS:    1129604 MSHR_MERGE:     333145
cpu0->cpu0_DTLB LOAD         ACCESS:   25774212 HIT:   24644608 MISS:    1129604 MSHR_MERGE:     333145
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.321 cycles
cpu0->LLC TOTAL        ACCESS:     260241 HIT:     247176 MISS:      13065 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     172041 HIT:     163655 MISS:       8386 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      19374 HIT:      15555 MISS:       3819 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      67585 HIT:      67583 MISS:          2 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       1241 HIT:        383 MISS:        858 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 86.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        796
  ROW_BUFFER_MISS:      12267
  AVG DBUS CONGESTED CYCLE: 3.104
Channel 0 WQ ROW_BUFFER_HIT:          6
  ROW_BUFFER_MISS:        139
  FULL:          0
Channel 0 REFRESHES ISSUED:       5645

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       600550       336223        27970         1224
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            5          511           44          103
  STLB miss resolved @ L2C                0          415          412           20           40
  STLB miss resolved @ LLC                0          136          133          112           61
  STLB miss resolved @ MEM                0            2           39           87          669

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             150138        45762      1472395        15603          230
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           84          716            4           24
  STLB miss resolved @ L2C                0          733          660            8            2
  STLB miss resolved @ LLC                0           69           79           21            1
  STLB miss resolved @ MEM                0            1           15           15          122
[2025-09-17 02:22:33] END   suite=qualcomm_srv trace=srv210_ap (rc=0)
