{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79999,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.8,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 5.05971e-06,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 4.20507e-06,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 1.25628e-07,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 4.20507e-06,
	"finish__design__instance__count__class:timing_repair_buffer": 4,
	"finish__design__instance__area__class:timing_repair_buffer": 23.7728,
	"finish__design__instance__count__class:sequential_cell": 3,
	"finish__design__instance__area__class:sequential_cell": 55.0528,
	"finish__design__instance__count__class:multi_input_combinational_cell": 2,
	"finish__design__instance__area__class:multi_input_combinational_cell": 12.512,
	"finish__design__instance__count": 9,
	"finish__design__instance__area": 91.3376,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 4.1369,
	"finish__clock__skew__setup": 0,
	"finish__clock__skew__hold": 0,
	"finish__timing__drv__max_slew_limit": 0.886193,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.978676,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 3.89576e-06,
	"finish__power__switching__total": 1.59535e-06,
	"finish__power__leakage__total": 4.49542e-11,
	"finish__power__total": 5.49116e-06,
	"finish__design__io": 4,
	"finish__design__die__area": 12731.7,
	"finish__design__core__area": 12011.5,
	"finish__design__instance__count": 156,
	"finish__design__instance__area": 275.264,
	"finish__design__instance__count__stdcell": 156,
	"finish__design__instance__area__stdcell": 275.264,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.0229167,
	"finish__design__instance__utilization__stdcell": 0.0229167,
	"finish__design__rows": 40,
	"finish__design__rows:unithd": 40,
	"finish__design__sites": 9600,
	"finish__design__sites:unithd": 9600,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}