# ğŸ” One-Round AES Encryption Engine (Verilog + ASIC Flow)

This repository contains the complete implementation of a **one-round AES (Advanced Encryption Standard) encryption engine** using **Verilog HDL**, simulated, synthesized, and physically implemented using a full **ASIC design flow**.

---

## ğŸ“Œ Project Overview
AES is a widely adopted symmetric encryption algorithm used for securing data. In this project, the **core operations of AES (AddRoundKey, SubBytes, ShiftRows, MixColumns)** are implemented in Verilog and synthesized into hardware. This design demonstrates how digital encryption engines can be efficiently implemented and validated using VLSI design tools.

---

## ğŸš€ Key Features
- âœ… RTL design of one-round AES in Verilog
- âœ… Simulation using NCLaunch (with built-in testbench)
- âœ… Synthesis using Cadence Genus with .tcl and .sdc files
- âœ… Full Place & Route and layout using Cadence Innovus
- âœ… Power, area, and timing reports generated
- âœ… GDSII and netlist ready for backend use
- âœ… Area comparison and final layout screenshots included

---

## ğŸ›  Tools & Environment
- **Verilog HDL**
- **Cadence NCLaunch** â€“ RTL simulation
- **Cadence Genus** â€“ Logic synthesis
- **Cadence Innovus** â€“ Place & Route, layout generation
- **Red Hat Enterprise Linux** â€“ OS environment

---

## ğŸ“‚ Repository Contents

| File / Folder                  | Description                                          |
|-------------------------------|------------------------------------------------------|
| `aes.v`                       | Verilog HDL code for one-round AES engine           |
| `tb_in_aes.v`                 | Testbench included within AES file for simulation   |
| `aes_one_round_netlist.v`     | Synthesized netlist from Genus                      |
| `aes.tcl`                     | Genus synthesis TCL script                          |
| `aes.sdc`                     | Design constraints for clock and IO timing          |
| `gdsii/`                      | GDS layout output folder                            |
| `screenshots/layout/`         | Final routed layout, placement, and clock reports   |
| `screenshots/area_comparison/`| Area utilization before and after filler insertion  |
| `screenshots/timing_power/`   | Timing and power analysis results from Innovus      |
| `doc/AES_DOCUMENT.pdf`        | Final project report with all chapters and appendix |

---

## ğŸ“Š Highlights
- ğŸ” **Simulation-Verified**: Output matches reference encryption
- ğŸ§  **Synthesized with 0 WNS**: Timing met successfully
- ğŸ§± **Full layout done**: 100% cell density after filler insertion
- ğŸ“¸ **Screenshots added**: PnR, clock, area, power, timing â€” all documented
- ğŸ“ **Layout Output**: DRC-clean and ready for fabrication GDSII

---

## ğŸ“˜ Full Report
The full project report is available in:  
ğŸ“„ `doc/AES_DOCUMENT.pdf`

It includes:
- ğŸ“š Introduction to AES
- ğŸ”¬ Literature Survey
- ğŸ—ï¸ Design Breakdown (with diagrams)
- ğŸ’» Tool Descriptions
- ğŸ“ˆ Simulation and Synthesis Results
- ğŸ§¾ Power, Timing, Area Reports
- ğŸ§© Complete RTL code and screenshots in Appendix

---

## ğŸ‘¨â€ğŸ’» Author
**Karnam Chandu**  
B.Tech â€“ ECE, AVN Institute of Engineering & Technology  
Project submitted as part of VLSI stream under faculty guidance

---



