m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/simulation/modelsim
Eadc_serial_synch
Z1 w1647856173
Z2 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z3 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z4 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z5 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z6 8D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/ADC_Serial_Synch.vhd
Z7 FD:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/ADC_Serial_Synch.vhd
l0
L6
V[LO@QhI`UXHmT?M8maR=[2
!s100 H[T3?YdZTe?RD8afei@050
Z8 OV;C;10.5b;63
31
Z9 !s110 1647856245
!i10b 1
Z10 !s108 1647856245.000000
Z11 !s90 -reportprogress|300|-93|-work|work|D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/ADC_Serial_Synch.vhd|
Z12 !s107 D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/ADC_Serial_Synch.vhd|
!i113 1
Z13 o-93 -work work
Z14 tExplicit 1 CvgOpt 0
Abehavior
R2
R3
R4
R5
DEx4 work 16 adc_serial_synch 0 22 [LO@QhI`UXHmT?M8maR=[2
l32
L25
VLJRTX6UR^k40nBdSSC=l>2
!s100 i=[=miSRNRA`z43bTDn5N0
R8
31
R9
!i10b 1
R10
R11
R12
!i113 1
R13
R14
Eeslam_test_b
Z15 w1647261226
R2
Z16 DPx4 ieee 16 std_logic_textio 0 22 V5TSK`;aJKC<l]CEg1>mz1
Z17 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
R3
R4
R5
R0
Z18 8D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/simulation/modelsim/eslam_test_b.vhd
Z19 FD:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/simulation/modelsim/eslam_test_b.vhd
l0
L10
V1lUjoeJ`lEnAn0@mc?Cz=2
!s100 z]Ln[WP7N6[;HI@B@70K53
R8
31
R9
!i10b 1
R10
Z20 !s90 -reportprogress|300|-93|-work|work|D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/simulation/modelsim/eslam_test_b.vhd|
Z21 !s107 D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/simulation/modelsim/eslam_test_b.vhd|
!i113 1
R13
R14
Aeslam_test_b_arch
R2
R16
R17
R3
R4
R5
DEx4 work 12 eslam_test_b 0 22 1lUjoeJ`lEnAn0@mc?Cz=2
l52
L18
VH0NJ^YzWi>okgIS`G^i];2
!s100 Sl@<R8zMY;0RH@0OAlmI:1
R8
31
R9
!i10b 1
R10
R20
R21
!i113 1
R13
R14
