# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
# Date created = 21:18:46  March 13, 2020
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		projeto02_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone II"
set_global_assignment -name DEVICE EP2C35F672C6
set_global_assignment -name TOP_LEVEL_ENTITY projeto02
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 13.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "21:18:46  MARCH 13, 2020"
set_global_assignment -name LAST_QUARTUS_VERSION 13.0
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name SIMULATION_MODE FUNCTIONAL
set_global_assignment -name VECTOR_OUTPUT_FORMAT VWF
set_global_assignment -name INCREMENTAL_VECTOR_INPUT_SOURCE "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Projeto 02 - FIFO/projeto02.vwf"
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "3.3-V LVTTL"
set_location_assignment PIN_D13 -to clock_27
set_location_assignment PIN_AA14 -to est_maq_fifo[0]
set_location_assignment PIN_Y13 -to est_maq_fifo[1]
set_location_assignment PIN_AA13 -to est_maq_fifo[2]
set_location_assignment PIN_W26 -to KEY3
set_location_assignment PIN_AE23 -to LEDR0
set_location_assignment PIN_AF23 -to LEDR1
set_location_assignment PIN_V13 -to P02HEX0[6]
set_location_assignment PIN_V14 -to P02HEX0[5]
set_location_assignment PIN_AE11 -to P02HEX0[4]
set_location_assignment PIN_AD11 -to P02HEX0[3]
set_location_assignment PIN_AC12 -to P02HEX0[2]
set_location_assignment PIN_AB12 -to P02HEX0[1]
set_location_assignment PIN_AF10 -to P02HEX0[0]
set_location_assignment PIN_AB24 -to P02HEX1[6]
set_location_assignment PIN_AA23 -to P02HEX1[5]
set_location_assignment PIN_AA24 -to P02HEX1[4]
set_location_assignment PIN_Y22 -to P02HEX1[3]
set_location_assignment PIN_W21 -to P02HEX1[2]
set_location_assignment PIN_V21 -to P02HEX1[1]
set_location_assignment PIN_V20 -to P02HEX1[0]
set_location_assignment PIN_Y24 -to P02HEX2[6]
set_location_assignment PIN_AB25 -to P02HEX2[5]
set_location_assignment PIN_AB26 -to P02HEX2[4]
set_location_assignment PIN_AC26 -to P02HEX2[3]
set_location_assignment PIN_AC25 -to P02HEX2[2]
set_location_assignment PIN_V22 -to P02HEX2[1]
set_location_assignment PIN_AB23 -to P02HEX2[0]
set_location_assignment PIN_W24 -to P02HEX3[6]
set_location_assignment PIN_U22 -to P02HEX3[5]
set_location_assignment PIN_Y25 -to P02HEX3[4]
set_location_assignment PIN_Y26 -to P02HEX3[3]
set_location_assignment PIN_AA26 -to P02HEX3[2]
set_location_assignment PIN_AA25 -to P02HEX3[1]
set_location_assignment PIN_Y23 -to P02HEX3[0]
set_location_assignment PIN_T3 -to P02HEX4[6]
set_location_assignment PIN_R6 -to P02HEX4[5]
set_location_assignment PIN_R7 -to P02HEX4[4]
set_location_assignment PIN_T4 -to P02HEX4[3]
set_location_assignment PIN_U2 -to P02HEX4[2]
set_location_assignment PIN_U1 -to P02HEX4[1]
set_location_assignment PIN_U9 -to P02HEX4[0]
set_location_assignment PIN_R3 -to P02HEX5[6]
set_location_assignment PIN_R4 -to P02HEX5[5]
set_location_assignment PIN_R5 -to P02HEX5[4]
set_location_assignment PIN_T9 -to P02HEX5[3]
set_location_assignment PIN_P7 -to P02HEX5[2]
set_location_assignment PIN_P6 -to P02HEX5[1]
set_location_assignment PIN_T2 -to P02HEX5[0]
set_location_assignment PIN_N25 -to SW0
set_location_assignment PIN_N26 -to SW1
set_global_assignment -name MIF_FILE romFIFO.mif
set_global_assignment -name VHDL_FILE divisorClock.vhd
set_global_assignment -name VHDL_FILE SUM_4Bits.vhd
set_global_assignment -name VHDL_FILE SUM_2Bits.vhd
set_global_assignment -name VHDL_FILE SUM_1Bit.vhd
set_global_assignment -name VHDL_FILE romFIFO.vhd
set_global_assignment -name VHDL_FILE reg13Bits.vhd
set_global_assignment -name VHDL_FILE MUX16_1_13Bits.vhd
set_global_assignment -name VHDL_FILE MUX2_1_13Bits.vhd
set_global_assignment -name VHDL_FILE fifo.vhd
set_global_assignment -name VHDL_FILE ffjk.vhd
set_global_assignment -name VHDL_FILE decodificador1X16.vhd
set_global_assignment -name VHDL_FILE datapathFIFO.vhd
set_global_assignment -name VHDL_FILE d7Seg.vhd
set_global_assignment -name VHDL_FILE contador6Bits.vhd
set_global_assignment -name VHDL_FILE contador4Bits.vhd
set_global_assignment -name VHDL_FILE Comparador_4Bits.vhd
set_global_assignment -name VHDL_FILE Comparador.vhd
set_global_assignment -name VHDL_FILE ciBitToBcd.vhd
set_global_assignment -name VHDL_FILE blocoDeControleFIFO.vhd
set_global_assignment -name VHDL_FILE bitToBcd13bitsToD7Seg.vhd
set_global_assignment -name VHDL_FILE bitToBcd13bits.vhd
set_global_assignment -name VHDL_FILE bancoDeRegistrador16X13.vhd
set_global_assignment -name VHDL_FILE projeto02.vhd
set_global_assignment -name VECTOR_WAVEFORM_FILE projeto02.vwf
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top