{
  "module_name": "dce60_resource.c",
  "hash_id": "d4ad0be9ec027c53cc10b3e494b1bed76b63e883795558d272d854647ebddcd5",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/dce60/dce60_resource.c",
  "human_readable_source": " \n\n#include <linux/slab.h>\n\n#include \"dce/dce_6_0_d.h\"\n#include \"dce/dce_6_0_sh_mask.h\"\n\n#include \"dm_services.h\"\n\n#include \"link_encoder.h\"\n#include \"stream_encoder.h\"\n\n#include \"resource.h\"\n#include \"include/irq_service_interface.h\"\n#include \"irq/dce60/irq_service_dce60.h\"\n#include \"dce110/dce110_timing_generator.h\"\n#include \"dce110/dce110_resource.h\"\n#include \"dce60/dce60_timing_generator.h\"\n#include \"dce/dce_mem_input.h\"\n#include \"dce/dce_link_encoder.h\"\n#include \"dce/dce_stream_encoder.h\"\n#include \"dce/dce_ipp.h\"\n#include \"dce/dce_transform.h\"\n#include \"dce/dce_opp.h\"\n#include \"dce/dce_clock_source.h\"\n#include \"dce/dce_audio.h\"\n#include \"dce/dce_hwseq.h\"\n#include \"dce60/dce60_hw_sequencer.h\"\n#include \"dce100/dce100_resource.h\"\n#include \"dce/dce_panel_cntl.h\"\n\n#include \"reg_helper.h\"\n\n#include \"dce/dce_dmcu.h\"\n#include \"dce/dce_aux.h\"\n#include \"dce/dce_abm.h\"\n#include \"dce/dce_i2c.h\"\n \n\n#include \"dce60_resource.h\"\n\n#ifndef mmMC_HUB_RDREQ_DMIF_LIMIT\n#include \"gmc/gmc_6_0_d.h\"\n#include \"gmc/gmc_6_0_sh_mask.h\"\n#endif\n\n#ifndef mmDP_DPHY_INTERNAL_CTRL\n#define mmDP_DPHY_INTERNAL_CTRL                         0x1CDE\n#define mmDP0_DP_DPHY_INTERNAL_CTRL                     0x1CDE\n#define mmDP1_DP_DPHY_INTERNAL_CTRL                     0x1FDE\n#define mmDP2_DP_DPHY_INTERNAL_CTRL                     0x42DE\n#define mmDP3_DP_DPHY_INTERNAL_CTRL                     0x45DE\n#define mmDP4_DP_DPHY_INTERNAL_CTRL                     0x48DE\n#define mmDP5_DP_DPHY_INTERNAL_CTRL                     0x4BDE\n#endif\n\n\n#ifndef mmBIOS_SCRATCH_2\n\t#define mmBIOS_SCRATCH_2 0x05CB\n\t#define mmBIOS_SCRATCH_3 0x05CC\n\t#define mmBIOS_SCRATCH_6 0x05CF\n#endif\n\n#ifndef mmDP_DPHY_FAST_TRAINING\n\t#define mmDP_DPHY_FAST_TRAINING                         0x1CCE\n\t#define mmDP0_DP_DPHY_FAST_TRAINING                     0x1CCE\n\t#define mmDP1_DP_DPHY_FAST_TRAINING                     0x1FCE\n\t#define mmDP2_DP_DPHY_FAST_TRAINING                     0x42CE\n\t#define mmDP3_DP_DPHY_FAST_TRAINING                     0x45CE\n\t#define mmDP4_DP_DPHY_FAST_TRAINING                     0x48CE\n\t#define mmDP5_DP_DPHY_FAST_TRAINING                     0x4BCE\n#endif\n\n\n#ifndef mmHPD_DC_HPD_CONTROL\n\t#define mmHPD_DC_HPD_CONTROL                            0x189A\n\t#define mmHPD0_DC_HPD_CONTROL                           0x189A\n\t#define mmHPD1_DC_HPD_CONTROL                           0x18A2\n\t#define mmHPD2_DC_HPD_CONTROL                           0x18AA\n\t#define mmHPD3_DC_HPD_CONTROL                           0x18B2\n\t#define mmHPD4_DC_HPD_CONTROL                           0x18BA\n\t#define mmHPD5_DC_HPD_CONTROL                           0x18C2\n#endif\n\n#define DCE11_DIG_FE_CNTL 0x4a00\n#define DCE11_DIG_BE_CNTL 0x4a47\n#define DCE11_DP_SEC 0x4ac3\n\nstatic const struct dce110_timing_generator_offsets dce60_tg_offsets[] = {\n\t\t{\n\t\t\t.crtc = (mmCRTC0_CRTC_CONTROL - mmCRTC_CONTROL),\n\t\t\t.dcp =  (mmGRPH_CONTROL - mmGRPH_CONTROL),\n\t\t\t.dmif = (mmDMIF_PG0_DPG_PIPE_ARBITRATION_CONTROL3\n\t\t\t\t\t- mmDPG_PIPE_ARBITRATION_CONTROL3),\n\t\t},\n\t\t{\n\t\t\t.crtc = (mmCRTC1_CRTC_CONTROL - mmCRTC_CONTROL),\n\t\t\t.dcp = (mmDCP1_GRPH_CONTROL - mmGRPH_CONTROL),\n\t\t\t.dmif = (mmDMIF_PG1_DPG_PIPE_ARBITRATION_CONTROL3\n\t\t\t\t\t- mmDPG_PIPE_ARBITRATION_CONTROL3),\n\t\t},\n\t\t{\n\t\t\t.crtc = (mmCRTC2_CRTC_CONTROL - mmCRTC_CONTROL),\n\t\t\t.dcp = (mmDCP2_GRPH_CONTROL - mmGRPH_CONTROL),\n\t\t\t.dmif = (mmDMIF_PG2_DPG_PIPE_ARBITRATION_CONTROL3\n\t\t\t\t\t- mmDPG_PIPE_ARBITRATION_CONTROL3),\n\t\t},\n\t\t{\n\t\t\t.crtc = (mmCRTC3_CRTC_CONTROL - mmCRTC_CONTROL),\n\t\t\t.dcp = (mmDCP3_GRPH_CONTROL - mmGRPH_CONTROL),\n\t\t\t.dmif = (mmDMIF_PG3_DPG_PIPE_ARBITRATION_CONTROL3\n\t\t\t\t\t- mmDPG_PIPE_ARBITRATION_CONTROL3),\n\t\t},\n\t\t{\n\t\t\t.crtc = (mmCRTC4_CRTC_CONTROL - mmCRTC_CONTROL),\n\t\t\t.dcp = (mmDCP4_GRPH_CONTROL - mmGRPH_CONTROL),\n\t\t\t.dmif = (mmDMIF_PG4_DPG_PIPE_ARBITRATION_CONTROL3\n\t\t\t\t\t- mmDPG_PIPE_ARBITRATION_CONTROL3),\n\t\t},\n\t\t{\n\t\t\t.crtc = (mmCRTC5_CRTC_CONTROL - mmCRTC_CONTROL),\n\t\t\t.dcp = (mmDCP5_GRPH_CONTROL - mmGRPH_CONTROL),\n\t\t\t.dmif = (mmDMIF_PG5_DPG_PIPE_ARBITRATION_CONTROL3\n\t\t\t\t\t- mmDPG_PIPE_ARBITRATION_CONTROL3),\n\t\t}\n};\n\n \n#define SR(reg_name)\\\n\t.reg_name = mm ## reg_name\n\n \n#define SRI(reg_name, block, id)\\\n\t.reg_name = mm ## block ## id ## _ ## reg_name\n\n#define ipp_regs(id)\\\n[id] = {\\\n\t\tIPP_COMMON_REG_LIST_DCE_BASE(id)\\\n}\n\nstatic const struct dce_ipp_registers ipp_regs[] = {\n\t\tipp_regs(0),\n\t\tipp_regs(1),\n\t\tipp_regs(2),\n\t\tipp_regs(3),\n\t\tipp_regs(4),\n\t\tipp_regs(5)\n};\n\nstatic const struct dce_ipp_shift ipp_shift = {\n\t\tIPP_DCE60_MASK_SH_LIST_DCE_COMMON_BASE(__SHIFT)\n};\n\nstatic const struct dce_ipp_mask ipp_mask = {\n\t\tIPP_DCE60_MASK_SH_LIST_DCE_COMMON_BASE(_MASK)\n};\n\n#define transform_regs(id)\\\n[id] = {\\\n\t\tXFM_COMMON_REG_LIST_DCE60(id)\\\n}\n\nstatic const struct dce_transform_registers xfm_regs[] = {\n\t\ttransform_regs(0),\n\t\ttransform_regs(1),\n\t\ttransform_regs(2),\n\t\ttransform_regs(3),\n\t\ttransform_regs(4),\n\t\ttransform_regs(5)\n};\n\nstatic const struct dce_transform_shift xfm_shift = {\n\t\tXFM_COMMON_MASK_SH_LIST_DCE60(__SHIFT)\n};\n\nstatic const struct dce_transform_mask xfm_mask = {\n\t\tXFM_COMMON_MASK_SH_LIST_DCE60(_MASK)\n};\n\n#define aux_regs(id)\\\n[id] = {\\\n\tAUX_REG_LIST(id)\\\n}\n\nstatic const struct dce110_link_enc_aux_registers link_enc_aux_regs[] = {\n\taux_regs(0),\n\taux_regs(1),\n\taux_regs(2),\n\taux_regs(3),\n\taux_regs(4),\n\taux_regs(5)\n};\n\n#define hpd_regs(id)\\\n[id] = {\\\n\tHPD_REG_LIST(id)\\\n}\n\nstatic const struct dce110_link_enc_hpd_registers link_enc_hpd_regs[] = {\n\t\thpd_regs(0),\n\t\thpd_regs(1),\n\t\thpd_regs(2),\n\t\thpd_regs(3),\n\t\thpd_regs(4),\n\t\thpd_regs(5)\n};\n\n#define link_regs(id)\\\n[id] = {\\\n\tLE_DCE60_REG_LIST(id)\\\n}\n\nstatic const struct dce110_link_enc_registers link_enc_regs[] = {\n\tlink_regs(0),\n\tlink_regs(1),\n\tlink_regs(2),\n\tlink_regs(3),\n\tlink_regs(4),\n\tlink_regs(5)\n};\n\n#define stream_enc_regs(id)\\\n[id] = {\\\n\tSE_COMMON_REG_LIST_DCE_BASE(id),\\\n\t.AFMT_CNTL = 0,\\\n}\n\nstatic const struct dce110_stream_enc_registers stream_enc_regs[] = {\n\tstream_enc_regs(0),\n\tstream_enc_regs(1),\n\tstream_enc_regs(2),\n\tstream_enc_regs(3),\n\tstream_enc_regs(4),\n\tstream_enc_regs(5)\n};\n\nstatic const struct dce_stream_encoder_shift se_shift = {\n\t\tSE_COMMON_MASK_SH_LIST_DCE80_100(__SHIFT)\n};\n\nstatic const struct dce_stream_encoder_mask se_mask = {\n\t\tSE_COMMON_MASK_SH_LIST_DCE80_100(_MASK)\n};\n\nstatic const struct dce_panel_cntl_registers panel_cntl_regs[] = {\n\t{ DCE_PANEL_CNTL_REG_LIST() }\n};\n\nstatic const struct dce_panel_cntl_shift panel_cntl_shift = {\n\tDCE_PANEL_CNTL_MASK_SH_LIST(__SHIFT)\n};\n\nstatic const struct dce_panel_cntl_mask panel_cntl_mask = {\n\tDCE_PANEL_CNTL_MASK_SH_LIST(_MASK)\n};\n\n#define opp_regs(id)\\\n[id] = {\\\n\tOPP_DCE_60_REG_LIST(id),\\\n}\n\nstatic const struct dce_opp_registers opp_regs[] = {\n\topp_regs(0),\n\topp_regs(1),\n\topp_regs(2),\n\topp_regs(3),\n\topp_regs(4),\n\topp_regs(5)\n};\n\nstatic const struct dce_opp_shift opp_shift = {\n\tOPP_COMMON_MASK_SH_LIST_DCE_60(__SHIFT)\n};\n\nstatic const struct dce_opp_mask opp_mask = {\n\tOPP_COMMON_MASK_SH_LIST_DCE_60(_MASK)\n};\n\nstatic const struct dce110_aux_registers_shift aux_shift = {\n\tDCE10_AUX_MASK_SH_LIST(__SHIFT)\n};\n\nstatic const struct dce110_aux_registers_mask aux_mask = {\n\tDCE10_AUX_MASK_SH_LIST(_MASK)\n};\n\n#define aux_engine_regs(id)\\\n[id] = {\\\n\tAUX_COMMON_REG_LIST(id), \\\n\t.AUX_RESET_MASK = 0 \\\n}\n\nstatic const struct dce110_aux_registers aux_engine_regs[] = {\n\t\taux_engine_regs(0),\n\t\taux_engine_regs(1),\n\t\taux_engine_regs(2),\n\t\taux_engine_regs(3),\n\t\taux_engine_regs(4),\n\t\taux_engine_regs(5)\n};\n\n#define audio_regs(id)\\\n[id] = {\\\n\tAUD_COMMON_REG_LIST(id)\\\n}\n\nstatic const struct dce_audio_registers audio_regs[] = {\n\taudio_regs(0),\n\taudio_regs(1),\n\taudio_regs(2),\n\taudio_regs(3),\n\taudio_regs(4),\n\taudio_regs(5),\n};\n\nstatic const struct dce_audio_shift audio_shift = {\n\t\tAUD_DCE60_MASK_SH_LIST(__SHIFT)\n};\n\nstatic const struct dce_audio_mask audio_mask = {\n\t\tAUD_DCE60_MASK_SH_LIST(_MASK)\n};\n\n#define clk_src_regs(id)\\\n[id] = {\\\n\tCS_COMMON_REG_LIST_DCE_80(id),\\\n}\n\n\nstatic const struct dce110_clk_src_regs clk_src_regs[] = {\n\tclk_src_regs(0),\n\tclk_src_regs(1),\n\tclk_src_regs(2)\n};\n\nstatic const struct dce110_clk_src_shift cs_shift = {\n\t\tCS_COMMON_MASK_SH_LIST_DCE_COMMON_BASE(__SHIFT)\n};\n\nstatic const struct dce110_clk_src_mask cs_mask = {\n\t\tCS_COMMON_MASK_SH_LIST_DCE_COMMON_BASE(_MASK)\n};\n\nstatic const struct bios_registers bios_regs = {\n\t.BIOS_SCRATCH_3 = mmBIOS_SCRATCH_3,\n\t.BIOS_SCRATCH_6 = mmBIOS_SCRATCH_6\n};\n\nstatic const struct resource_caps res_cap = {\n\t\t.num_timing_generator = 6,\n\t\t.num_audio = 6,\n\t\t.num_stream_encoder = 6,\n\t\t.num_pll = 2,\n\t\t.num_ddc = 6,\n};\n\nstatic const struct resource_caps res_cap_61 = {\n\t\t.num_timing_generator = 4,\n\t\t.num_audio = 6,\n\t\t.num_stream_encoder = 6,\n\t\t.num_pll = 3,\n\t\t.num_ddc = 6,\n};\n\nstatic const struct resource_caps res_cap_64 = {\n\t\t.num_timing_generator = 2,\n\t\t.num_audio = 2,\n\t\t.num_stream_encoder = 2,\n\t\t.num_pll = 2,\n\t\t.num_ddc = 2,\n};\n\nstatic const struct dc_plane_cap plane_cap = {\n\t.type = DC_PLANE_TYPE_DCE_RGB,\n\n\t.pixel_format_support = {\n\t\t\t.argb8888 = true,\n\t\t\t.nv12 = false,\n\t\t\t.fp16 = false\n\t},\n\n\t.max_upscale_factor = {\n\t\t\t.argb8888 = 16000,\n\t\t\t.nv12 = 1,\n\t\t\t.fp16 = 1\n\t},\n\n\t.max_downscale_factor = {\n\t\t\t.argb8888 = 250,\n\t\t\t.nv12 = 1,\n\t\t\t.fp16 = 1\n\t}\n};\n\nstatic const struct dce_dmcu_registers dmcu_regs = {\n\t\tDMCU_DCE60_REG_LIST()\n};\n\nstatic const struct dce_dmcu_shift dmcu_shift = {\n\t\tDMCU_MASK_SH_LIST_DCE60(__SHIFT)\n};\n\nstatic const struct dce_dmcu_mask dmcu_mask = {\n\t\tDMCU_MASK_SH_LIST_DCE60(_MASK)\n};\nstatic const struct dce_abm_registers abm_regs = {\n\t\tABM_DCE110_COMMON_REG_LIST()\n};\n\nstatic const struct dce_abm_shift abm_shift = {\n\t\tABM_MASK_SH_LIST_DCE110(__SHIFT)\n};\n\nstatic const struct dce_abm_mask abm_mask = {\n\t\tABM_MASK_SH_LIST_DCE110(_MASK)\n};\n\n#define CTX  ctx\n#define REG(reg) mm ## reg\n\n#ifndef mmCC_DC_HDMI_STRAPS\n#define mmCC_DC_HDMI_STRAPS 0x1918\n#define CC_DC_HDMI_STRAPS__HDMI_DISABLE_MASK 0x40\n#define CC_DC_HDMI_STRAPS__HDMI_DISABLE__SHIFT 0x6\n#define CC_DC_HDMI_STRAPS__AUDIO_STREAM_NUMBER_MASK 0x700\n#define CC_DC_HDMI_STRAPS__AUDIO_STREAM_NUMBER__SHIFT 0x8\n#endif\n\nstatic int map_transmitter_id_to_phy_instance(\n\tenum transmitter transmitter)\n{\n\tswitch (transmitter) {\n\tcase TRANSMITTER_UNIPHY_A:\n\t\treturn 0;\n\tcase TRANSMITTER_UNIPHY_B:\n\t\treturn 1;\n\tcase TRANSMITTER_UNIPHY_C:\n\t\treturn 2;\n\tcase TRANSMITTER_UNIPHY_D:\n\t\treturn 3;\n\tcase TRANSMITTER_UNIPHY_E:\n\t\treturn 4;\n\tcase TRANSMITTER_UNIPHY_F:\n\t\treturn 5;\n\tcase TRANSMITTER_UNIPHY_G:\n\t\treturn 6;\n\tdefault:\n\t\tASSERT(0);\n\t\treturn 0;\n\t}\n}\n\nstatic void read_dce_straps(\n\tstruct dc_context *ctx,\n\tstruct resource_straps *straps)\n{\n\tREG_GET_2(CC_DC_HDMI_STRAPS,\n\t\t\tHDMI_DISABLE, &straps->hdmi_disable,\n\t\t\tAUDIO_STREAM_NUMBER, &straps->audio_stream_number);\n\n\tREG_GET(DC_PINSTRAPS, DC_PINSTRAPS_AUDIO, &straps->dc_pinstraps_audio);\n}\n\nstatic struct audio *create_audio(\n\t\tstruct dc_context *ctx, unsigned int inst)\n{\n\treturn dce60_audio_create(ctx, inst,\n\t\t\t&audio_regs[inst], &audio_shift, &audio_mask);\n}\n\nstatic struct timing_generator *dce60_timing_generator_create(\n\t\tstruct dc_context *ctx,\n\t\tuint32_t instance,\n\t\tconst struct dce110_timing_generator_offsets *offsets)\n{\n\tstruct dce110_timing_generator *tg110 =\n\t\tkzalloc(sizeof(struct dce110_timing_generator), GFP_KERNEL);\n\n\tif (!tg110)\n\t\treturn NULL;\n\n\tdce60_timing_generator_construct(tg110, ctx, instance, offsets);\n\treturn &tg110->base;\n}\n\nstatic struct output_pixel_processor *dce60_opp_create(\n\tstruct dc_context *ctx,\n\tuint32_t inst)\n{\n\tstruct dce110_opp *opp =\n\t\tkzalloc(sizeof(struct dce110_opp), GFP_KERNEL);\n\n\tif (!opp)\n\t\treturn NULL;\n\n\tdce60_opp_construct(opp,\n\t\t\t     ctx, inst, &opp_regs[inst], &opp_shift, &opp_mask);\n\treturn &opp->base;\n}\n\nstatic struct dce_aux *dce60_aux_engine_create(\n\tstruct dc_context *ctx,\n\tuint32_t inst)\n{\n\tstruct aux_engine_dce110 *aux_engine =\n\t\tkzalloc(sizeof(struct aux_engine_dce110), GFP_KERNEL);\n\n\tif (!aux_engine)\n\t\treturn NULL;\n\n\tdce110_aux_engine_construct(aux_engine, ctx, inst,\n\t\t\t\t    SW_AUX_TIMEOUT_PERIOD_MULTIPLIER * AUX_TIMEOUT_PERIOD,\n\t\t\t\t    &aux_engine_regs[inst],\n\t\t\t\t\t&aux_mask,\n\t\t\t\t\t&aux_shift,\n\t\t\t\t\tctx->dc->caps.extended_aux_timeout_support);\n\n\treturn &aux_engine->base;\n}\n#define i2c_inst_regs(id) { I2C_HW_ENGINE_COMMON_REG_LIST(id) }\n\nstatic const struct dce_i2c_registers i2c_hw_regs[] = {\n\t\ti2c_inst_regs(1),\n\t\ti2c_inst_regs(2),\n\t\ti2c_inst_regs(3),\n\t\ti2c_inst_regs(4),\n\t\ti2c_inst_regs(5),\n\t\ti2c_inst_regs(6),\n};\n\nstatic const struct dce_i2c_shift i2c_shifts = {\n\t\tI2C_COMMON_MASK_SH_LIST_DCE_COMMON_BASE(__SHIFT)\n};\n\nstatic const struct dce_i2c_mask i2c_masks = {\n\t\tI2C_COMMON_MASK_SH_LIST_DCE_COMMON_BASE(_MASK)\n};\n\nstatic struct dce_i2c_hw *dce60_i2c_hw_create(\n\tstruct dc_context *ctx,\n\tuint32_t inst)\n{\n\tstruct dce_i2c_hw *dce_i2c_hw =\n\t\tkzalloc(sizeof(struct dce_i2c_hw), GFP_KERNEL);\n\n\tif (!dce_i2c_hw)\n\t\treturn NULL;\n\n\tdce_i2c_hw_construct(dce_i2c_hw, ctx, inst,\n\t\t\t\t    &i2c_hw_regs[inst], &i2c_shifts, &i2c_masks);\n\n\treturn dce_i2c_hw;\n}\n\nstatic struct dce_i2c_sw *dce60_i2c_sw_create(\n\tstruct dc_context *ctx)\n{\n\tstruct dce_i2c_sw *dce_i2c_sw =\n\t\tkzalloc(sizeof(struct dce_i2c_sw), GFP_KERNEL);\n\n\tif (!dce_i2c_sw)\n\t\treturn NULL;\n\n\tdce_i2c_sw_construct(dce_i2c_sw, ctx);\n\n\treturn dce_i2c_sw;\n}\nstatic struct stream_encoder *dce60_stream_encoder_create(\n\tenum engine_id eng_id,\n\tstruct dc_context *ctx)\n{\n\tstruct dce110_stream_encoder *enc110 =\n\t\tkzalloc(sizeof(struct dce110_stream_encoder), GFP_KERNEL);\n\n\tif (!enc110)\n\t\treturn NULL;\n\n\tdce110_stream_encoder_construct(enc110, ctx, ctx->dc_bios, eng_id,\n\t\t\t\t\t&stream_enc_regs[eng_id],\n\t\t\t\t\t&se_shift, &se_mask);\n\treturn &enc110->base;\n}\n\n#define SRII(reg_name, block, id)\\\n\t.reg_name[id] = mm ## block ## id ## _ ## reg_name\n\nstatic const struct dce_hwseq_registers hwseq_reg = {\n\t\tHWSEQ_DCE6_REG_LIST()\n};\n\nstatic const struct dce_hwseq_shift hwseq_shift = {\n\t\tHWSEQ_DCE6_MASK_SH_LIST(__SHIFT)\n};\n\nstatic const struct dce_hwseq_mask hwseq_mask = {\n\t\tHWSEQ_DCE6_MASK_SH_LIST(_MASK)\n};\n\nstatic struct dce_hwseq *dce60_hwseq_create(\n\tstruct dc_context *ctx)\n{\n\tstruct dce_hwseq *hws = kzalloc(sizeof(struct dce_hwseq), GFP_KERNEL);\n\n\tif (hws) {\n\t\thws->ctx = ctx;\n\t\thws->regs = &hwseq_reg;\n\t\thws->shifts = &hwseq_shift;\n\t\thws->masks = &hwseq_mask;\n\t}\n\treturn hws;\n}\n\nstatic const struct resource_create_funcs res_create_funcs = {\n\t.read_dce_straps = read_dce_straps,\n\t.create_audio = create_audio,\n\t.create_stream_encoder = dce60_stream_encoder_create,\n\t.create_hwseq = dce60_hwseq_create,\n};\n\n#define mi_inst_regs(id) { \\\n\tMI_DCE6_REG_LIST(id), \\\n\t.MC_HUB_RDREQ_DMIF_LIMIT = mmMC_HUB_RDREQ_DMIF_LIMIT \\\n}\nstatic const struct dce_mem_input_registers mi_regs[] = {\n\t\tmi_inst_regs(0),\n\t\tmi_inst_regs(1),\n\t\tmi_inst_regs(2),\n\t\tmi_inst_regs(3),\n\t\tmi_inst_regs(4),\n\t\tmi_inst_regs(5),\n};\n\nstatic const struct dce_mem_input_shift mi_shifts = {\n\t\tMI_DCE6_MASK_SH_LIST(__SHIFT),\n\t\t.ENABLE = MC_HUB_RDREQ_DMIF_LIMIT__ENABLE__SHIFT\n};\n\nstatic const struct dce_mem_input_mask mi_masks = {\n\t\tMI_DCE6_MASK_SH_LIST(_MASK),\n\t\t.ENABLE = MC_HUB_RDREQ_DMIF_LIMIT__ENABLE_MASK\n};\n\nstatic struct mem_input *dce60_mem_input_create(\n\tstruct dc_context *ctx,\n\tuint32_t inst)\n{\n\tstruct dce_mem_input *dce_mi = kzalloc(sizeof(struct dce_mem_input),\n\t\t\t\t\t       GFP_KERNEL);\n\n\tif (!dce_mi) {\n\t\tBREAK_TO_DEBUGGER();\n\t\treturn NULL;\n\t}\n\n\tdce60_mem_input_construct(dce_mi, ctx, inst, &mi_regs[inst], &mi_shifts, &mi_masks);\n\tdce_mi->wa.single_head_rdreq_dmif_limit = 2;\n\treturn &dce_mi->base;\n}\n\nstatic void dce60_transform_destroy(struct transform **xfm)\n{\n\tkfree(TO_DCE_TRANSFORM(*xfm));\n\t*xfm = NULL;\n}\n\nstatic struct transform *dce60_transform_create(\n\tstruct dc_context *ctx,\n\tuint32_t inst)\n{\n\tstruct dce_transform *transform =\n\t\tkzalloc(sizeof(struct dce_transform), GFP_KERNEL);\n\n\tif (!transform)\n\t\treturn NULL;\n\n\tdce60_transform_construct(transform, ctx, inst,\n\t\t\t\t&xfm_regs[inst], &xfm_shift, &xfm_mask);\n\ttransform->prescaler_on = false;\n\treturn &transform->base;\n}\n\nstatic const struct encoder_feature_support link_enc_feature = {\n\t\t.max_hdmi_deep_color = COLOR_DEPTH_121212,\n\t\t.max_hdmi_pixel_clock = 297000,\n\t\t.flags.bits.IS_HBR2_CAPABLE = true,\n\t\t.flags.bits.IS_TPS3_CAPABLE = true\n};\n\nstatic struct link_encoder *dce60_link_encoder_create(\n\tstruct dc_context *ctx,\n\tconst struct encoder_init_data *enc_init_data)\n{\n\tstruct dce110_link_encoder *enc110 =\n\t\tkzalloc(sizeof(struct dce110_link_encoder), GFP_KERNEL);\n\tint link_regs_id;\n\n\tif (!enc110)\n\t\treturn NULL;\n\n\tlink_regs_id =\n\t\tmap_transmitter_id_to_phy_instance(enc_init_data->transmitter);\n\n\tdce60_link_encoder_construct(enc110,\n\t\t\t\t      enc_init_data,\n\t\t\t\t      &link_enc_feature,\n\t\t\t\t      &link_enc_regs[link_regs_id],\n\t\t\t\t      &link_enc_aux_regs[enc_init_data->channel - 1],\n\t\t\t\t      &link_enc_hpd_regs[enc_init_data->hpd_source]);\n\treturn &enc110->base;\n}\n\nstatic struct panel_cntl *dce60_panel_cntl_create(const struct panel_cntl_init_data *init_data)\n{\n\tstruct dce_panel_cntl *panel_cntl =\n\t\tkzalloc(sizeof(struct dce_panel_cntl), GFP_KERNEL);\n\n\tif (!panel_cntl)\n\t\treturn NULL;\n\n\tdce_panel_cntl_construct(panel_cntl,\n\t\t\tinit_data,\n\t\t\t&panel_cntl_regs[init_data->inst],\n\t\t\t&panel_cntl_shift,\n\t\t\t&panel_cntl_mask);\n\n\treturn &panel_cntl->base;\n}\n\nstatic struct clock_source *dce60_clock_source_create(\n\tstruct dc_context *ctx,\n\tstruct dc_bios *bios,\n\tenum clock_source_id id,\n\tconst struct dce110_clk_src_regs *regs,\n\tbool dp_clk_src)\n{\n\tstruct dce110_clk_src *clk_src =\n\t\tkzalloc(sizeof(struct dce110_clk_src), GFP_KERNEL);\n\n\tif (!clk_src)\n\t\treturn NULL;\n\n\tif (dce110_clk_src_construct(clk_src, ctx, bios, id,\n\t\t\tregs, &cs_shift, &cs_mask)) {\n\t\tclk_src->base.dp_clk_src = dp_clk_src;\n\t\treturn &clk_src->base;\n\t}\n\n\tkfree(clk_src);\n\tBREAK_TO_DEBUGGER();\n\treturn NULL;\n}\n\nstatic void dce60_clock_source_destroy(struct clock_source **clk_src)\n{\n\tkfree(TO_DCE110_CLK_SRC(*clk_src));\n\t*clk_src = NULL;\n}\n\nstatic struct input_pixel_processor *dce60_ipp_create(\n\tstruct dc_context *ctx, uint32_t inst)\n{\n\tstruct dce_ipp *ipp = kzalloc(sizeof(struct dce_ipp), GFP_KERNEL);\n\n\tif (!ipp) {\n\t\tBREAK_TO_DEBUGGER();\n\t\treturn NULL;\n\t}\n\n\tdce60_ipp_construct(ipp, ctx, inst,\n\t\t\t&ipp_regs[inst], &ipp_shift, &ipp_mask);\n\treturn &ipp->base;\n}\n\nstatic void dce60_resource_destruct(struct dce110_resource_pool *pool)\n{\n\tunsigned int i;\n\n\tfor (i = 0; i < pool->base.pipe_count; i++) {\n\t\tif (pool->base.opps[i] != NULL)\n\t\t\tdce110_opp_destroy(&pool->base.opps[i]);\n\n\t\tif (pool->base.transforms[i] != NULL)\n\t\t\tdce60_transform_destroy(&pool->base.transforms[i]);\n\n\t\tif (pool->base.ipps[i] != NULL)\n\t\t\tdce_ipp_destroy(&pool->base.ipps[i]);\n\n\t\tif (pool->base.mis[i] != NULL) {\n\t\t\tkfree(TO_DCE_MEM_INPUT(pool->base.mis[i]));\n\t\t\tpool->base.mis[i] = NULL;\n\t\t}\n\n\t\tif (pool->base.timing_generators[i] != NULL)\t{\n\t\t\tkfree(DCE110TG_FROM_TG(pool->base.timing_generators[i]));\n\t\t\tpool->base.timing_generators[i] = NULL;\n\t\t}\n\t}\n\n\tfor (i = 0; i < pool->base.res_cap->num_ddc; i++) {\n\t\tif (pool->base.engines[i] != NULL)\n\t\t\tdce110_engine_destroy(&pool->base.engines[i]);\n\t\tif (pool->base.hw_i2cs[i] != NULL) {\n\t\t\tkfree(pool->base.hw_i2cs[i]);\n\t\t\tpool->base.hw_i2cs[i] = NULL;\n\t\t}\n\t\tif (pool->base.sw_i2cs[i] != NULL) {\n\t\t\tkfree(pool->base.sw_i2cs[i]);\n\t\t\tpool->base.sw_i2cs[i] = NULL;\n\t\t}\n\t}\n\n\tfor (i = 0; i < pool->base.stream_enc_count; i++) {\n\t\tif (pool->base.stream_enc[i] != NULL)\n\t\t\tkfree(DCE110STRENC_FROM_STRENC(pool->base.stream_enc[i]));\n\t}\n\n\tfor (i = 0; i < pool->base.clk_src_count; i++) {\n\t\tif (pool->base.clock_sources[i] != NULL) {\n\t\t\tdce60_clock_source_destroy(&pool->base.clock_sources[i]);\n\t\t}\n\t}\n\n\tif (pool->base.abm != NULL)\n\t\t\tdce_abm_destroy(&pool->base.abm);\n\n\tif (pool->base.dmcu != NULL)\n\t\t\tdce_dmcu_destroy(&pool->base.dmcu);\n\n\tif (pool->base.dp_clock_source != NULL)\n\t\tdce60_clock_source_destroy(&pool->base.dp_clock_source);\n\n\tfor (i = 0; i < pool->base.audio_count; i++)\t{\n\t\tif (pool->base.audios[i] != NULL) {\n\t\t\tdce_aud_destroy(&pool->base.audios[i]);\n\t\t}\n\t}\n\n\tif (pool->base.irqs != NULL) {\n\t\tdal_irq_service_destroy(&pool->base.irqs);\n\t}\n}\n\nstatic bool dce60_validate_bandwidth(\n\tstruct dc *dc,\n\tstruct dc_state *context,\n\tbool fast_validate)\n{\n\tint i;\n\tbool at_least_one_pipe = false;\n\n\tfor (i = 0; i < dc->res_pool->pipe_count; i++) {\n\t\tif (context->res_ctx.pipe_ctx[i].stream)\n\t\t\tat_least_one_pipe = true;\n\t}\n\n\tif (at_least_one_pipe) {\n\t\t \n\t\tcontext->bw_ctx.bw.dce.dispclk_khz = 681000;\n\t\tcontext->bw_ctx.bw.dce.yclk_khz = 250000 * MEMORY_TYPE_MULTIPLIER_CZ;\n\t} else {\n\t\tcontext->bw_ctx.bw.dce.dispclk_khz = 0;\n\t\tcontext->bw_ctx.bw.dce.yclk_khz = 0;\n\t}\n\n\treturn true;\n}\n\nstatic bool dce60_validate_surface_sets(\n\t\tstruct dc_state *context)\n{\n\tint i;\n\n\tfor (i = 0; i < context->stream_count; i++) {\n\t\tif (context->stream_status[i].plane_count == 0)\n\t\t\tcontinue;\n\n\t\tif (context->stream_status[i].plane_count > 1)\n\t\t\treturn false;\n\n\t\tif (context->stream_status[i].plane_states[0]->format\n\t\t\t\t>= SURFACE_PIXEL_FORMAT_VIDEO_BEGIN)\n\t\t\treturn false;\n\t}\n\n\treturn true;\n}\n\nstatic enum dc_status dce60_validate_global(\n\t\tstruct dc *dc,\n\t\tstruct dc_state *context)\n{\n\tif (!dce60_validate_surface_sets(context))\n\t\treturn DC_FAIL_SURFACE_VALIDATE;\n\n\treturn DC_OK;\n}\n\nstatic void dce60_destroy_resource_pool(struct resource_pool **pool)\n{\n\tstruct dce110_resource_pool *dce110_pool = TO_DCE110_RES_POOL(*pool);\n\n\tdce60_resource_destruct(dce110_pool);\n\tkfree(dce110_pool);\n\t*pool = NULL;\n}\n\nstatic const struct resource_funcs dce60_res_pool_funcs = {\n\t.destroy = dce60_destroy_resource_pool,\n\t.link_enc_create = dce60_link_encoder_create,\n\t.panel_cntl_create = dce60_panel_cntl_create,\n\t.validate_bandwidth = dce60_validate_bandwidth,\n\t.validate_plane = dce100_validate_plane,\n\t.add_stream_to_ctx = dce100_add_stream_to_ctx,\n\t.validate_global = dce60_validate_global,\n\t.find_first_free_match_stream_enc_for_link = dce100_find_first_free_match_stream_enc_for_link\n};\n\nstatic bool dce60_construct(\n\tuint8_t num_virtual_links,\n\tstruct dc *dc,\n\tstruct dce110_resource_pool *pool)\n{\n\tunsigned int i;\n\tstruct dc_context *ctx = dc->ctx;\n\tstruct dc_bios *bp;\n\n\tctx->dc_bios->regs = &bios_regs;\n\n\tpool->base.res_cap = &res_cap;\n\tpool->base.funcs = &dce60_res_pool_funcs;\n\n\n\t \n\tpool->base.underlay_pipe_index = NO_UNDERLAY_PIPE;\n\tpool->base.pipe_count = res_cap.num_timing_generator;\n\tpool->base.timing_generator_count = res_cap.num_timing_generator;\n\tdc->caps.max_downscale_ratio = 200;\n\tdc->caps.i2c_speed_in_khz = 40;\n\tdc->caps.max_cursor_size = 64;\n\tdc->caps.dual_link_dvi = true;\n\tdc->caps.extended_aux_timeout_support = false;\n\n\t \n\n\tbp = ctx->dc_bios;\n\n\tif (bp->fw_info_valid && bp->fw_info.external_clock_source_frequency_for_dp != 0) {\n\t\tpool->base.dp_clock_source =\n\t\t\t\tdce60_clock_source_create(ctx, bp, CLOCK_SOURCE_ID_EXTERNAL, NULL, true);\n\n\t\tpool->base.clock_sources[0] =\n\t\t\t\tdce60_clock_source_create(ctx, bp, CLOCK_SOURCE_ID_PLL0, &clk_src_regs[0], false);\n\t\tpool->base.clock_sources[1] =\n\t\t\t\tdce60_clock_source_create(ctx, bp, CLOCK_SOURCE_ID_PLL1, &clk_src_regs[1], false);\n\t\tpool->base.clk_src_count = 2;\n\n\t} else {\n\t\tpool->base.dp_clock_source =\n\t\t\t\tdce60_clock_source_create(ctx, bp, CLOCK_SOURCE_ID_PLL0, &clk_src_regs[0], true);\n\n\t\tpool->base.clock_sources[0] =\n\t\t\t\tdce60_clock_source_create(ctx, bp, CLOCK_SOURCE_ID_PLL1, &clk_src_regs[1], false);\n\t\tpool->base.clk_src_count = 1;\n\t}\n\n\tif (pool->base.dp_clock_source == NULL) {\n\t\tdm_error(\"DC: failed to create dp clock source!\\n\");\n\t\tBREAK_TO_DEBUGGER();\n\t\tgoto res_create_fail;\n\t}\n\n\tfor (i = 0; i < pool->base.clk_src_count; i++) {\n\t\tif (pool->base.clock_sources[i] == NULL) {\n\t\t\tdm_error(\"DC: failed to create clock sources!\\n\");\n\t\t\tBREAK_TO_DEBUGGER();\n\t\t\tgoto res_create_fail;\n\t\t}\n\t}\n\n\tpool->base.dmcu = dce_dmcu_create(ctx,\n\t\t\t&dmcu_regs,\n\t\t\t&dmcu_shift,\n\t\t\t&dmcu_mask);\n\tif (pool->base.dmcu == NULL) {\n\t\tdm_error(\"DC: failed to create dmcu!\\n\");\n\t\tBREAK_TO_DEBUGGER();\n\t\tgoto res_create_fail;\n\t}\n\n\tpool->base.abm = dce_abm_create(ctx,\n\t\t\t&abm_regs,\n\t\t\t&abm_shift,\n\t\t\t&abm_mask);\n\tif (pool->base.abm == NULL) {\n\t\tdm_error(\"DC: failed to create abm!\\n\");\n\t\tBREAK_TO_DEBUGGER();\n\t\tgoto res_create_fail;\n\t}\n\n\t{\n\t\tstruct irq_service_init_data init_data;\n\t\tinit_data.ctx = dc->ctx;\n\t\tpool->base.irqs = dal_irq_service_dce60_create(&init_data);\n\t\tif (!pool->base.irqs)\n\t\t\tgoto res_create_fail;\n\t}\n\n\tfor (i = 0; i < pool->base.pipe_count; i++) {\n\t\tpool->base.timing_generators[i] = dce60_timing_generator_create(\n\t\t\t\tctx, i, &dce60_tg_offsets[i]);\n\t\tif (pool->base.timing_generators[i] == NULL) {\n\t\t\tBREAK_TO_DEBUGGER();\n\t\t\tdm_error(\"DC: failed to create tg!\\n\");\n\t\t\tgoto res_create_fail;\n\t\t}\n\n\t\tpool->base.mis[i] = dce60_mem_input_create(ctx, i);\n\t\tif (pool->base.mis[i] == NULL) {\n\t\t\tBREAK_TO_DEBUGGER();\n\t\t\tdm_error(\"DC: failed to create memory input!\\n\");\n\t\t\tgoto res_create_fail;\n\t\t}\n\n\t\tpool->base.ipps[i] = dce60_ipp_create(ctx, i);\n\t\tif (pool->base.ipps[i] == NULL) {\n\t\t\tBREAK_TO_DEBUGGER();\n\t\t\tdm_error(\"DC: failed to create input pixel processor!\\n\");\n\t\t\tgoto res_create_fail;\n\t\t}\n\n\t\tpool->base.transforms[i] = dce60_transform_create(ctx, i);\n\t\tif (pool->base.transforms[i] == NULL) {\n\t\t\tBREAK_TO_DEBUGGER();\n\t\t\tdm_error(\"DC: failed to create transform!\\n\");\n\t\t\tgoto res_create_fail;\n\t\t}\n\n\t\tpool->base.opps[i] = dce60_opp_create(ctx, i);\n\t\tif (pool->base.opps[i] == NULL) {\n\t\t\tBREAK_TO_DEBUGGER();\n\t\t\tdm_error(\"DC: failed to create output pixel processor!\\n\");\n\t\t\tgoto res_create_fail;\n\t\t}\n\t}\n\n\tfor (i = 0; i < pool->base.res_cap->num_ddc; i++) {\n\t\tpool->base.engines[i] = dce60_aux_engine_create(ctx, i);\n\t\tif (pool->base.engines[i] == NULL) {\n\t\t\tBREAK_TO_DEBUGGER();\n\t\t\tdm_error(\n\t\t\t\t\"DC:failed to create aux engine!!\\n\");\n\t\t\tgoto res_create_fail;\n\t\t}\n\t\tpool->base.hw_i2cs[i] = dce60_i2c_hw_create(ctx, i);\n\t\tif (pool->base.hw_i2cs[i] == NULL) {\n\t\t\tBREAK_TO_DEBUGGER();\n\t\t\tdm_error(\n\t\t\t\t\"DC:failed to create i2c engine!!\\n\");\n\t\t\tgoto res_create_fail;\n\t\t}\n\t\tpool->base.sw_i2cs[i] = dce60_i2c_sw_create(ctx);\n\t\tif (pool->base.sw_i2cs[i] == NULL) {\n\t\t\tBREAK_TO_DEBUGGER();\n\t\t\tdm_error(\n\t\t\t\t\"DC:failed to create sw i2c!!\\n\");\n\t\t\tgoto res_create_fail;\n\t\t}\n\t}\n\n\tdc->caps.max_planes =  pool->base.pipe_count;\n\n\tfor (i = 0; i < dc->caps.max_planes; ++i)\n\t\tdc->caps.planes[i] = plane_cap;\n\n\tdc->caps.disable_dp_clk_share = true;\n\n\tif (!resource_construct(num_virtual_links, dc, &pool->base,\n\t\t\t&res_create_funcs))\n\t\tgoto res_create_fail;\n\n\t \n\tdce60_hw_sequencer_construct(dc);\n\n\treturn true;\n\nres_create_fail:\n\tdce60_resource_destruct(pool);\n\treturn false;\n}\n\nstruct resource_pool *dce60_create_resource_pool(\n\tuint8_t num_virtual_links,\n\tstruct dc *dc)\n{\n\tstruct dce110_resource_pool *pool =\n\t\tkzalloc(sizeof(struct dce110_resource_pool), GFP_KERNEL);\n\n\tif (!pool)\n\t\treturn NULL;\n\n\tif (dce60_construct(num_virtual_links, dc, pool))\n\t\treturn &pool->base;\n\n\tkfree(pool);\n\tBREAK_TO_DEBUGGER();\n\treturn NULL;\n}\n\nstatic bool dce61_construct(\n\tuint8_t num_virtual_links,\n\tstruct dc *dc,\n\tstruct dce110_resource_pool *pool)\n{\n\tunsigned int i;\n\tstruct dc_context *ctx = dc->ctx;\n\tstruct dc_bios *bp;\n\n\tctx->dc_bios->regs = &bios_regs;\n\n\tpool->base.res_cap = &res_cap_61;\n\tpool->base.funcs = &dce60_res_pool_funcs;\n\n\n\t \n\tpool->base.underlay_pipe_index = NO_UNDERLAY_PIPE;\n\tpool->base.pipe_count = res_cap_61.num_timing_generator;\n\tpool->base.timing_generator_count = res_cap_61.num_timing_generator;\n\tdc->caps.max_downscale_ratio = 200;\n\tdc->caps.i2c_speed_in_khz = 40;\n\tdc->caps.max_cursor_size = 64;\n\tdc->caps.is_apu = true;\n\n\t \n\n\tbp = ctx->dc_bios;\n\n\tif (bp->fw_info_valid && bp->fw_info.external_clock_source_frequency_for_dp != 0) {\n\t\tpool->base.dp_clock_source =\n\t\t\t\tdce60_clock_source_create(ctx, bp, CLOCK_SOURCE_ID_EXTERNAL, NULL, true);\n\n\t\tpool->base.clock_sources[0] =\n\t\t\t\tdce60_clock_source_create(ctx, bp, CLOCK_SOURCE_ID_PLL0, &clk_src_regs[0], false);\n\t\tpool->base.clock_sources[1] =\n\t\t\t\tdce60_clock_source_create(ctx, bp, CLOCK_SOURCE_ID_PLL1, &clk_src_regs[1], false);\n\t\tpool->base.clock_sources[2] =\n\t\t\t\tdce60_clock_source_create(ctx, bp, CLOCK_SOURCE_ID_PLL2, &clk_src_regs[2], false);\n\t\tpool->base.clk_src_count = 3;\n\n\t} else {\n\t\tpool->base.dp_clock_source =\n\t\t\t\tdce60_clock_source_create(ctx, bp, CLOCK_SOURCE_ID_PLL0, &clk_src_regs[0], true);\n\n\t\tpool->base.clock_sources[0] =\n\t\t\t\tdce60_clock_source_create(ctx, bp, CLOCK_SOURCE_ID_PLL1, &clk_src_regs[1], false);\n\t\tpool->base.clock_sources[1] =\n\t\t\t\tdce60_clock_source_create(ctx, bp, CLOCK_SOURCE_ID_PLL2, &clk_src_regs[2], false);\n\t\tpool->base.clk_src_count = 2;\n\t}\n\n\tif (pool->base.dp_clock_source == NULL) {\n\t\tdm_error(\"DC: failed to create dp clock source!\\n\");\n\t\tBREAK_TO_DEBUGGER();\n\t\tgoto res_create_fail;\n\t}\n\n\tfor (i = 0; i < pool->base.clk_src_count; i++) {\n\t\tif (pool->base.clock_sources[i] == NULL) {\n\t\t\tdm_error(\"DC: failed to create clock sources!\\n\");\n\t\t\tBREAK_TO_DEBUGGER();\n\t\t\tgoto res_create_fail;\n\t\t}\n\t}\n\n\tpool->base.dmcu = dce_dmcu_create(ctx,\n\t\t\t&dmcu_regs,\n\t\t\t&dmcu_shift,\n\t\t\t&dmcu_mask);\n\tif (pool->base.dmcu == NULL) {\n\t\tdm_error(\"DC: failed to create dmcu!\\n\");\n\t\tBREAK_TO_DEBUGGER();\n\t\tgoto res_create_fail;\n\t}\n\n\tpool->base.abm = dce_abm_create(ctx,\n\t\t\t&abm_regs,\n\t\t\t&abm_shift,\n\t\t\t&abm_mask);\n\tif (pool->base.abm == NULL) {\n\t\tdm_error(\"DC: failed to create abm!\\n\");\n\t\tBREAK_TO_DEBUGGER();\n\t\tgoto res_create_fail;\n\t}\n\n\t{\n\t\tstruct irq_service_init_data init_data;\n\t\tinit_data.ctx = dc->ctx;\n\t\tpool->base.irqs = dal_irq_service_dce60_create(&init_data);\n\t\tif (!pool->base.irqs)\n\t\t\tgoto res_create_fail;\n\t}\n\n\tfor (i = 0; i < pool->base.pipe_count; i++) {\n\t\tpool->base.timing_generators[i] = dce60_timing_generator_create(\n\t\t\t\tctx, i, &dce60_tg_offsets[i]);\n\t\tif (pool->base.timing_generators[i] == NULL) {\n\t\t\tBREAK_TO_DEBUGGER();\n\t\t\tdm_error(\"DC: failed to create tg!\\n\");\n\t\t\tgoto res_create_fail;\n\t\t}\n\n\t\tpool->base.mis[i] = dce60_mem_input_create(ctx, i);\n\t\tif (pool->base.mis[i] == NULL) {\n\t\t\tBREAK_TO_DEBUGGER();\n\t\t\tdm_error(\"DC: failed to create memory input!\\n\");\n\t\t\tgoto res_create_fail;\n\t\t}\n\n\t\tpool->base.ipps[i] = dce60_ipp_create(ctx, i);\n\t\tif (pool->base.ipps[i] == NULL) {\n\t\t\tBREAK_TO_DEBUGGER();\n\t\t\tdm_error(\"DC: failed to create input pixel processor!\\n\");\n\t\t\tgoto res_create_fail;\n\t\t}\n\n\t\tpool->base.transforms[i] = dce60_transform_create(ctx, i);\n\t\tif (pool->base.transforms[i] == NULL) {\n\t\t\tBREAK_TO_DEBUGGER();\n\t\t\tdm_error(\"DC: failed to create transform!\\n\");\n\t\t\tgoto res_create_fail;\n\t\t}\n\n\t\tpool->base.opps[i] = dce60_opp_create(ctx, i);\n\t\tif (pool->base.opps[i] == NULL) {\n\t\t\tBREAK_TO_DEBUGGER();\n\t\t\tdm_error(\"DC: failed to create output pixel processor!\\n\");\n\t\t\tgoto res_create_fail;\n\t\t}\n\t}\n\n\tfor (i = 0; i < pool->base.res_cap->num_ddc; i++) {\n\t\tpool->base.engines[i] = dce60_aux_engine_create(ctx, i);\n\t\tif (pool->base.engines[i] == NULL) {\n\t\t\tBREAK_TO_DEBUGGER();\n\t\t\tdm_error(\n\t\t\t\t\"DC:failed to create aux engine!!\\n\");\n\t\t\tgoto res_create_fail;\n\t\t}\n\t\tpool->base.hw_i2cs[i] = dce60_i2c_hw_create(ctx, i);\n\t\tif (pool->base.hw_i2cs[i] == NULL) {\n\t\t\tBREAK_TO_DEBUGGER();\n\t\t\tdm_error(\n\t\t\t\t\"DC:failed to create i2c engine!!\\n\");\n\t\t\tgoto res_create_fail;\n\t\t}\n\t\tpool->base.sw_i2cs[i] = dce60_i2c_sw_create(ctx);\n\t\tif (pool->base.sw_i2cs[i] == NULL) {\n\t\t\tBREAK_TO_DEBUGGER();\n\t\t\tdm_error(\n\t\t\t\t\"DC:failed to create sw i2c!!\\n\");\n\t\t\tgoto res_create_fail;\n\t\t}\n\t}\n\n\tdc->caps.max_planes =  pool->base.pipe_count;\n\n\tfor (i = 0; i < dc->caps.max_planes; ++i)\n\t\tdc->caps.planes[i] = plane_cap;\n\n\tdc->caps.disable_dp_clk_share = true;\n\n\tif (!resource_construct(num_virtual_links, dc, &pool->base,\n\t\t\t&res_create_funcs))\n\t\tgoto res_create_fail;\n\n\t \n\tdce60_hw_sequencer_construct(dc);\n\n\treturn true;\n\nres_create_fail:\n\tdce60_resource_destruct(pool);\n\treturn false;\n}\n\nstruct resource_pool *dce61_create_resource_pool(\n\tuint8_t num_virtual_links,\n\tstruct dc *dc)\n{\n\tstruct dce110_resource_pool *pool =\n\t\tkzalloc(sizeof(struct dce110_resource_pool), GFP_KERNEL);\n\n\tif (!pool)\n\t\treturn NULL;\n\n\tif (dce61_construct(num_virtual_links, dc, pool))\n\t\treturn &pool->base;\n\n\tkfree(pool);\n\tBREAK_TO_DEBUGGER();\n\treturn NULL;\n}\n\nstatic bool dce64_construct(\n\tuint8_t num_virtual_links,\n\tstruct dc *dc,\n\tstruct dce110_resource_pool *pool)\n{\n\tunsigned int i;\n\tstruct dc_context *ctx = dc->ctx;\n\tstruct dc_bios *bp;\n\n\tctx->dc_bios->regs = &bios_regs;\n\n\tpool->base.res_cap = &res_cap_64;\n\tpool->base.funcs = &dce60_res_pool_funcs;\n\n\n\t \n\tpool->base.underlay_pipe_index = NO_UNDERLAY_PIPE;\n\tpool->base.pipe_count = res_cap_64.num_timing_generator;\n\tpool->base.timing_generator_count = res_cap_64.num_timing_generator;\n\tdc->caps.max_downscale_ratio = 200;\n\tdc->caps.i2c_speed_in_khz = 40;\n\tdc->caps.max_cursor_size = 64;\n\tdc->caps.is_apu = true;\n\n\t \n\n\tbp = ctx->dc_bios;\n\n\tif (bp->fw_info_valid && bp->fw_info.external_clock_source_frequency_for_dp != 0) {\n\t\tpool->base.dp_clock_source =\n\t\t\t\tdce60_clock_source_create(ctx, bp, CLOCK_SOURCE_ID_EXTERNAL, NULL, true);\n\n\t\tpool->base.clock_sources[0] =\n\t\t\t\tdce60_clock_source_create(ctx, bp, CLOCK_SOURCE_ID_PLL1, &clk_src_regs[0], false);\n\t\tpool->base.clock_sources[1] =\n\t\t\t\tdce60_clock_source_create(ctx, bp, CLOCK_SOURCE_ID_PLL2, &clk_src_regs[1], false);\n\t\tpool->base.clk_src_count = 2;\n\n\t} else {\n\t\tpool->base.dp_clock_source =\n\t\t\t\tdce60_clock_source_create(ctx, bp, CLOCK_SOURCE_ID_PLL1, &clk_src_regs[0], true);\n\n\t\tpool->base.clock_sources[0] =\n\t\t\t\tdce60_clock_source_create(ctx, bp, CLOCK_SOURCE_ID_PLL2, &clk_src_regs[1], false);\n\t\tpool->base.clk_src_count = 1;\n\t}\n\n\tif (pool->base.dp_clock_source == NULL) {\n\t\tdm_error(\"DC: failed to create dp clock source!\\n\");\n\t\tBREAK_TO_DEBUGGER();\n\t\tgoto res_create_fail;\n\t}\n\n\tfor (i = 0; i < pool->base.clk_src_count; i++) {\n\t\tif (pool->base.clock_sources[i] == NULL) {\n\t\t\tdm_error(\"DC: failed to create clock sources!\\n\");\n\t\t\tBREAK_TO_DEBUGGER();\n\t\t\tgoto res_create_fail;\n\t\t}\n\t}\n\n\tpool->base.dmcu = dce_dmcu_create(ctx,\n\t\t\t&dmcu_regs,\n\t\t\t&dmcu_shift,\n\t\t\t&dmcu_mask);\n\tif (pool->base.dmcu == NULL) {\n\t\tdm_error(\"DC: failed to create dmcu!\\n\");\n\t\tBREAK_TO_DEBUGGER();\n\t\tgoto res_create_fail;\n\t}\n\n\tpool->base.abm = dce_abm_create(ctx,\n\t\t\t&abm_regs,\n\t\t\t&abm_shift,\n\t\t\t&abm_mask);\n\tif (pool->base.abm == NULL) {\n\t\tdm_error(\"DC: failed to create abm!\\n\");\n\t\tBREAK_TO_DEBUGGER();\n\t\tgoto res_create_fail;\n\t}\n\n\t{\n\t\tstruct irq_service_init_data init_data;\n\t\tinit_data.ctx = dc->ctx;\n\t\tpool->base.irqs = dal_irq_service_dce60_create(&init_data);\n\t\tif (!pool->base.irqs)\n\t\t\tgoto res_create_fail;\n\t}\n\n\tfor (i = 0; i < pool->base.pipe_count; i++) {\n\t\tpool->base.timing_generators[i] = dce60_timing_generator_create(\n\t\t\t\tctx, i, &dce60_tg_offsets[i]);\n\t\tif (pool->base.timing_generators[i] == NULL) {\n\t\t\tBREAK_TO_DEBUGGER();\n\t\t\tdm_error(\"DC: failed to create tg!\\n\");\n\t\t\tgoto res_create_fail;\n\t\t}\n\n\t\tpool->base.mis[i] = dce60_mem_input_create(ctx, i);\n\t\tif (pool->base.mis[i] == NULL) {\n\t\t\tBREAK_TO_DEBUGGER();\n\t\t\tdm_error(\"DC: failed to create memory input!\\n\");\n\t\t\tgoto res_create_fail;\n\t\t}\n\n\t\tpool->base.ipps[i] = dce60_ipp_create(ctx, i);\n\t\tif (pool->base.ipps[i] == NULL) {\n\t\t\tBREAK_TO_DEBUGGER();\n\t\t\tdm_error(\"DC: failed to create input pixel processor!\\n\");\n\t\t\tgoto res_create_fail;\n\t\t}\n\n\t\tpool->base.transforms[i] = dce60_transform_create(ctx, i);\n\t\tif (pool->base.transforms[i] == NULL) {\n\t\t\tBREAK_TO_DEBUGGER();\n\t\t\tdm_error(\"DC: failed to create transform!\\n\");\n\t\t\tgoto res_create_fail;\n\t\t}\n\n\t\tpool->base.opps[i] = dce60_opp_create(ctx, i);\n\t\tif (pool->base.opps[i] == NULL) {\n\t\t\tBREAK_TO_DEBUGGER();\n\t\t\tdm_error(\"DC: failed to create output pixel processor!\\n\");\n\t\t\tgoto res_create_fail;\n\t\t}\n\t}\n\n\tfor (i = 0; i < pool->base.res_cap->num_ddc; i++) {\n\t\tpool->base.engines[i] = dce60_aux_engine_create(ctx, i);\n\t\tif (pool->base.engines[i] == NULL) {\n\t\t\tBREAK_TO_DEBUGGER();\n\t\t\tdm_error(\n\t\t\t\t\"DC:failed to create aux engine!!\\n\");\n\t\t\tgoto res_create_fail;\n\t\t}\n\t\tpool->base.hw_i2cs[i] = dce60_i2c_hw_create(ctx, i);\n\t\tif (pool->base.hw_i2cs[i] == NULL) {\n\t\t\tBREAK_TO_DEBUGGER();\n\t\t\tdm_error(\n\t\t\t\t\"DC:failed to create i2c engine!!\\n\");\n\t\t\tgoto res_create_fail;\n\t\t}\n\t\tpool->base.sw_i2cs[i] = dce60_i2c_sw_create(ctx);\n\t\tif (pool->base.sw_i2cs[i] == NULL) {\n\t\t\tBREAK_TO_DEBUGGER();\n\t\t\tdm_error(\n\t\t\t\t\"DC:failed to create sw i2c!!\\n\");\n\t\t\tgoto res_create_fail;\n\t\t}\n\t}\n\n\tdc->caps.max_planes =  pool->base.pipe_count;\n\n\tfor (i = 0; i < dc->caps.max_planes; ++i)\n\t\tdc->caps.planes[i] = plane_cap;\n\n\tdc->caps.disable_dp_clk_share = true;\n\n\tif (!resource_construct(num_virtual_links, dc, &pool->base,\n\t\t\t&res_create_funcs))\n\t\tgoto res_create_fail;\n\n\t \n\tdce60_hw_sequencer_construct(dc);\n\n\treturn true;\n\nres_create_fail:\n\tdce60_resource_destruct(pool);\n\treturn false;\n}\n\nstruct resource_pool *dce64_create_resource_pool(\n\tuint8_t num_virtual_links,\n\tstruct dc *dc)\n{\n\tstruct dce110_resource_pool *pool =\n\t\tkzalloc(sizeof(struct dce110_resource_pool), GFP_KERNEL);\n\n\tif (!pool)\n\t\treturn NULL;\n\n\tif (dce64_construct(num_virtual_links, dc, pool))\n\t\treturn &pool->base;\n\n\tkfree(pool);\n\tBREAK_TO_DEBUGGER();\n\treturn NULL;\n}\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}