INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sdli/Downloads/FINALFINALLab03.xpr/Lab03/Lab03.srcs/sources_1/new/countUD15L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD15L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sdli/Downloads/FINALFINALLab03.xpr/Lab03/Lab03.srcs/sources_1/new/countUD5L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD5L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sdli/Lab06/Lab06.srcs/sources_1/new/pixelAddress.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixelAddress
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sdli/Downloads/test3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testSyncs
INFO: [VRFC 10-311] analyzing module check_the_sync_signals
INFO: [VRFC 10-311] analyzing module check_the_rgb_signals
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sdli/Lab06/Lab06.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
