<!doctype html>
<html>
<head>
<title>RPU_GLBL_CNTL (RPU) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___rpu.html")>RPU Module</a> &gt; RPU_GLBL_CNTL (RPU) Register</p><h1>RPU_GLBL_CNTL (RPU) Register</h1>
<h2>RPU_GLBL_CNTL (RPU) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>RPU_GLBL_CNTL</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x0000000000</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FF9A0000 (RPU)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x00000050</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>Global Control Regiter for RPU</td></tr>
</table>
<p></p>
<h2>RPU_GLBL_CNTL (RPU) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">31:11</td><td class="tooltip grayback">raz<span class="tooltiptext">Read as zero</span></td><td class="hex grayback">0x0</td><td class=grayback>Reserved for future use</td></tr>
<tr valign=top><td>GIC_AXPROT</td><td class="center">10</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>GIC access security setting. This bit is equivalent to AxPROT[1] on AXI bus.<br/>0: All RPU transactions to GIC are secure (reset default).<br/>1: All RPU transactions to GIC are non-secure.<br/>Note: The RPU does not toggle the TZ bit.</td></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center"> 9</td><td class="tooltip grayback">raz<span class="tooltiptext">Read as zero</span></td><td class="hex grayback">0x0</td><td class=grayback>Reserved for future use</td></tr>
<tr valign=top><td>TCM_CLK_CNTL</td><td class="center"> 8</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>TCM clock disable (all TCMs, both RPU processors):<br/>0: TCMs are clocked (reset default).<br/>1: TCM clocks are stopped (gated off)</td></tr>
<tr valign=top><td>TCM_WAIT</td><td class="center"> 7</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Insert Wait states in TCM access:<br/>0: Disable (no wait state inserted, reset default)<br/>1: Enable (insert single cycle wait on every TCM access: ATCM , B0TCM, and B1TCM)</td></tr>
<tr valign=top><td>TCM_COMB</td><td class="center"> 6</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x1</td><td>Combine TCMs of RPU0 and RPU1:<br/>0: Disable (128KB TCMs are visible to each RPU)<br/>1: Enable (256KB TCM is visible to RPU0, reset default)</td></tr>
<tr valign=top><td>TEINIT</td><td class="center"> 5</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Select exception handling state:<br/>0: Arm (reset default)<br/>1: Thumb</td></tr>
<tr valign=top><td>SLCLAMP</td><td class="center"> 4</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x1</td><td>Output clamps for redundant processor:<br/>0: Disable<br/>1: Enable (required for lock-step mode, reset default)</td></tr>
<tr valign=top><td>SLSPLIT</td><td class="center"> 3</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Processor Mode:<br/>0: Lock-step mode (Safety mode, reset default).<br/>1: Dual, split mode (Performance Mode).</td></tr>
<tr valign=top><td>DBGNOCLKSTOP</td><td class="center"> 2</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Clock control when entering standby:<br/>0: clocks are stopped in standby mode (reset default).<br/>1: clocks continue in standby mode (does not assert nCLKSTOPPEDm).</td></tr>
<tr valign=top><td>CFGIE</td><td class="center"> 1</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Instruction fetch endianess:<br/>0: Little-endian (reset default)<br/>1: Big-endian</td></tr>
<tr valign=top><td>CFGEE</td><td class="center"> 0</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Data endianness during exception handling:<br/>0: Little-endian (reset default).<br/>1: Big-endian.</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>