<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1181" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1181{left:776px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t2_1181{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_1181{left:697px;bottom:1141px;letter-spacing:-0.14px;}
#t4_1181{left:70px;bottom:696px;letter-spacing:0.15px;word-spacing:0.02px;}
#t5_1181{left:70px;bottom:674px;letter-spacing:-0.19px;word-spacing:-0.4px;}
#t6_1181{left:70px;bottom:657px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t7_1181{left:70px;bottom:640px;letter-spacing:-0.21px;word-spacing:-0.4px;}
#t8_1181{left:70px;bottom:617px;letter-spacing:-0.18px;word-spacing:-0.52px;}
#t9_1181{left:70px;bottom:600px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#ta_1181{left:70px;bottom:584px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tb_1181{left:70px;bottom:561px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#tc_1181{left:70px;bottom:544px;letter-spacing:-0.19px;word-spacing:-1.09px;}
#td_1181{left:70px;bottom:527px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#te_1181{left:70px;bottom:504px;letter-spacing:-0.14px;word-spacing:-0.8px;}
#tf_1181{left:70px;bottom:487px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tg_1181{left:70px;bottom:470px;letter-spacing:-0.22px;word-spacing:-0.35px;}
#th_1181{left:70px;bottom:434px;letter-spacing:0.15px;word-spacing:0.01px;}
#ti_1181{left:70px;bottom:411px;letter-spacing:-0.15px;word-spacing:-1.01px;}
#tj_1181{left:70px;bottom:394px;letter-spacing:-0.14px;word-spacing:-0.81px;}
#tk_1181{left:70px;bottom:377px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tl_1181{left:70px;bottom:354px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tm_1181{left:70px;bottom:330px;letter-spacing:-0.14px;}
#tn_1181{left:96px;bottom:330px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#to_1181{left:96px;bottom:313px;letter-spacing:-0.14px;word-spacing:-0.56px;}
#tp_1181{left:293px;bottom:320px;}
#tq_1181{left:308px;bottom:313px;letter-spacing:-0.16px;word-spacing:-0.53px;}
#tr_1181{left:96px;bottom:296px;letter-spacing:-0.19px;word-spacing:-0.45px;}
#ts_1181{left:96px;bottom:279px;letter-spacing:-0.16px;}
#tt_1181{left:70px;bottom:255px;letter-spacing:-0.14px;}
#tu_1181{left:96px;bottom:255px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tv_1181{left:70px;bottom:231px;letter-spacing:-0.15px;}
#tw_1181{left:96px;bottom:231px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tx_1181{left:70px;bottom:206px;letter-spacing:-0.13px;}
#ty_1181{left:96px;bottom:206px;letter-spacing:-0.18px;word-spacing:-0.74px;}
#tz_1181{left:96px;bottom:189px;letter-spacing:-0.26px;word-spacing:-0.38px;}
#t10_1181{left:70px;bottom:166px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t11_1181{left:70px;bottom:150px;letter-spacing:-0.21px;word-spacing:-0.39px;}
#t12_1181{left:70px;bottom:133px;letter-spacing:-0.19px;word-spacing:-0.4px;}
#t13_1181{left:70px;bottom:116px;letter-spacing:-0.26px;word-spacing:-0.37px;}
#t14_1181{left:76px;bottom:1039px;letter-spacing:-0.11px;}
#t15_1181{left:197px;bottom:1039px;letter-spacing:-0.11px;}
#t16_1181{left:197px;bottom:1022px;letter-spacing:-0.1px;}
#t17_1181{left:296px;bottom:1022px;letter-spacing:-0.1px;}
#t18_1181{left:368px;bottom:1022px;letter-spacing:-0.1px;}
#t19_1181{left:439px;bottom:1022px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t1a_1181{left:511px;bottom:1022px;letter-spacing:-0.11px;}
#t1b_1181{left:582px;bottom:1022px;letter-spacing:-0.11px;}
#t1c_1181{left:654px;bottom:1022px;letter-spacing:-0.11px;}
#t1d_1181{left:197px;bottom:1007px;letter-spacing:-0.09px;word-spacing:-0.01px;}
#t1e_1181{left:296px;bottom:1007px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1f_1181{left:368px;bottom:1007px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1g_1181{left:439px;bottom:1007px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t1h_1181{left:511px;bottom:1007px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t1i_1181{left:582px;bottom:1007px;letter-spacing:-0.11px;}
#t1j_1181{left:654px;bottom:1007px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1k_1181{left:197px;bottom:991px;letter-spacing:-0.1px;}
#t1l_1181{left:76px;bottom:967px;letter-spacing:-0.13px;}
#t1m_1181{left:197px;bottom:967px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1n_1181{left:197px;bottom:950px;letter-spacing:-0.12px;word-spacing:-0.05px;}
#t1o_1181{left:197px;bottom:933px;letter-spacing:-0.11px;}
#t1p_1181{left:76px;bottom:909px;letter-spacing:-0.11px;}
#t1q_1181{left:197px;bottom:909px;letter-spacing:-0.11px;}
#t1r_1181{left:197px;bottom:892px;letter-spacing:-0.11px;}
#t1s_1181{left:197px;bottom:875px;letter-spacing:-0.11px;word-spacing:-0.6px;}
#t1t_1181{left:197px;bottom:859px;letter-spacing:-0.12px;}
#t1u_1181{left:197px;bottom:842px;letter-spacing:-0.11px;}
#t1v_1181{left:76px;bottom:817px;letter-spacing:-0.16px;}
#t1w_1181{left:197px;bottom:817px;letter-spacing:-0.11px;word-spacing:-0.39px;}
#t1x_1181{left:197px;bottom:800px;letter-spacing:-0.11px;}
#t1y_1181{left:197px;bottom:784px;letter-spacing:-0.11px;word-spacing:-0.47px;}
#t1z_1181{left:197px;bottom:767px;letter-spacing:-0.1px;}
#t20_1181{left:197px;bottom:750px;letter-spacing:-0.11px;}
#t21_1181{left:197px;bottom:733px;letter-spacing:-0.1px;}
#t22_1181{left:307px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.02px;}
#t23_1181{left:79px;bottom:1063px;letter-spacing:-0.13px;word-spacing:0.06px;}
#t24_1181{left:484px;bottom:1063px;letter-spacing:-0.13px;}

.s1_1181{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_1181{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_1181{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_1181{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_1181{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s6_1181{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.s7_1181{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1181" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1181Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1181" style="-webkit-user-select: none;"><object width="935" height="1210" data="1181/1181.svg" type="image/svg+xml" id="pdf1181" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1181" class="t s1_1181">Vol. 3C </span><span id="t2_1181" class="t s1_1181">33-13 </span>
<span id="t3_1181" class="t s2_1181">INTEL® PROCESSOR TRACE </span>
<span id="t4_1181" class="t s3_1181">ToPA STOP </span>
<span id="t5_1181" class="t s4_1181">Each ToPA entry has a STOP bit. If this bit is set, the processor will set the IA32_RTIT_STATUS.Stopped bit when </span>
<span id="t6_1181" class="t s4_1181">the corresponding trace output region is filled. This will clear TriggerEn and thereby cease packet generation. See </span>
<span id="t7_1181" class="t s4_1181">Section 33.2.8.4 for details on IA32_RTIT_STATUS.Stopped. This sequence is known as “ToPA Stop”. </span>
<span id="t8_1181" class="t s4_1181">No TIP.PGD packet will be seen in the output when the ToPA stop occurs, since the disable happens only when the </span>
<span id="t9_1181" class="t s4_1181">region is already full. When this occurs, output ceases after the last byte of the region is filled, which may mean </span>
<span id="ta_1181" class="t s4_1181">that a packet is cut off in the middle. Any packets remaining in internal buffers are lost and cannot be recovered. </span>
<span id="tb_1181" class="t s4_1181">When ToPA stop occurs, the IA32_RTIT_OUTPUT_BASE MSR will hold the base address of the table whose entry </span>
<span id="tc_1181" class="t s4_1181">had STOP=1. IA32_RTIT_OUTPUT_MASK_PTRS.MaskOrTableOffset will hold the index value for that entry, and the </span>
<span id="td_1181" class="t s4_1181">IA32_RTIT_OUTPUT_MASK_PTRS.OutputOffset should be set to the size of the region minus one. </span>
<span id="te_1181" class="t s4_1181">Note that this means the offset pointer is pointing to the next byte after the end of the region, a configuration that </span>
<span id="tf_1181" class="t s4_1181">would produce an operational error if the configuration remained when tracing is re-enabled with </span>
<span id="tg_1181" class="t s4_1181">IA32_RTIT_STATUS.Stopped cleared. </span>
<span id="th_1181" class="t s3_1181">ToPA PMI </span>
<span id="ti_1181" class="t s4_1181">Each ToPA entry has an INT bit. If this bit is set, the processor will signal a performance-monitoring interrupt (PMI) </span>
<span id="tj_1181" class="t s4_1181">when the corresponding trace output region is filled. This interrupt is not precise, and it is thus likely that writes to </span>
<span id="tk_1181" class="t s4_1181">the next region will occur by the time the interrupt is taken. </span>
<span id="tl_1181" class="t s4_1181">The following steps should be taken to configure this interrupt: </span>
<span id="tm_1181" class="t s4_1181">1. </span><span id="tn_1181" class="t s4_1181">Enable PMI via the LVT Performance Monitor register (at MMIO offset 340H in xAPIC mode; via MSR 834H in </span>
<span id="to_1181" class="t s4_1181">x2APIC mode). See the Intel </span>
<span id="tp_1181" class="t s5_1181">® </span>
<span id="tq_1181" class="t s4_1181">64 and IA-32 Architectures Software Developer’s Manual, Volume 3B, for more </span>
<span id="tr_1181" class="t s4_1181">details on this register. For ToPA PMI, set all fields to 0, save for the interrupt vector, which can be selected by </span>
<span id="ts_1181" class="t s4_1181">software. </span>
<span id="tt_1181" class="t s4_1181">2. </span><span id="tu_1181" class="t s4_1181">Set up an interrupt handler to service the interrupt vector that a ToPA PMI can raise. </span>
<span id="tv_1181" class="t s4_1181">3. </span><span id="tw_1181" class="t s4_1181">Set the interrupt flag by executing STI. </span>
<span id="tx_1181" class="t s4_1181">4. </span><span id="ty_1181" class="t s4_1181">Set the INT bit in the ToPA entry of interest and enable packet generation, using the ToPA output option. Thus, </span>
<span id="tz_1181" class="t s4_1181">TraceEn=ToPA=1 in the IA32_RTIT_CTL MSR. </span>
<span id="t10_1181" class="t s4_1181">Once the INT region has been filled with packet output data, the interrupt will be signaled. This PMI can be distin- </span>
<span id="t11_1181" class="t s4_1181">guished from others by checking bit 55 (Trace_ToPA_PMI) of the IA32_PERF_GLOBAL_STATUS MSR (MSR 38EH). </span>
<span id="t12_1181" class="t s4_1181">Once the ToPA PMI handler has serviced the relevant buffer, writing 1 to bit 55 of the MSR at 390H </span>
<span id="t13_1181" class="t s4_1181">(IA32_GLOBAL_STATUS_RESET) clears IA32_PERF_GLOBAL_STATUS.Trace_ToPA_PMI. </span>
<span id="t14_1181" class="t s6_1181">Size </span><span id="t15_1181" class="t s6_1181">Indicates the size of the associated output region. Encodings are: </span>
<span id="t16_1181" class="t s6_1181">0: 4K, 1: 8K, </span><span id="t17_1181" class="t s6_1181">2: 16K, </span><span id="t18_1181" class="t s6_1181">3: 32K, </span><span id="t19_1181" class="t s6_1181">4: 64K, </span><span id="t1a_1181" class="t s6_1181">5: 128K, </span><span id="t1b_1181" class="t s6_1181">6: 256K, </span><span id="t1c_1181" class="t s6_1181">7: 512K, </span>
<span id="t1d_1181" class="t s6_1181">8: 1M, 9: 2M, </span><span id="t1e_1181" class="t s6_1181">10: 4M, </span><span id="t1f_1181" class="t s6_1181">11: 8M, </span><span id="t1g_1181" class="t s6_1181">12: 16M, </span><span id="t1h_1181" class="t s6_1181">13: 32M, </span><span id="t1i_1181" class="t s6_1181">14: 64M, </span><span id="t1j_1181" class="t s6_1181">15: 128M </span>
<span id="t1k_1181" class="t s6_1181">This field is ignored if END=1. </span>
<span id="t1l_1181" class="t s6_1181">STOP </span><span id="t1m_1181" class="t s6_1181">When the output region indicated by this entry is filled, software should disable packet generation. This will be </span>
<span id="t1n_1181" class="t s6_1181">accomplished by setting IA32_RTIT_STATUS.Stopped, which clears TriggerEn. This bit must be 0 if END=1; oth- </span>
<span id="t1o_1181" class="t s6_1181">erwise it is treated as reserved bit violation (see ToPA Errors). </span>
<span id="t1p_1181" class="t s6_1181">INT </span><span id="t1q_1181" class="t s6_1181">When the output region indicated by this entry is filled, signal Perfmon LVT interrupt. </span>
<span id="t1r_1181" class="t s6_1181">Note that if both INT and STOP are set in the same entry, the STOP will happen before the INT. Thus the inter- </span>
<span id="t1s_1181" class="t s6_1181">rupt handler should expect that the IA32_RTIT_STATUS.Stopped bit will be set, and will need to be reset before </span>
<span id="t1t_1181" class="t s6_1181">tracing can be resumed. </span>
<span id="t1u_1181" class="t s6_1181">This bit must be 0 if END=1; otherwise it is treated as reserved bit violation (see ToPA Errors). </span>
<span id="t1v_1181" class="t s6_1181">END </span><span id="t1w_1181" class="t s6_1181">If set, indicates that this is an END entry, and thus the address field points to a table base rather than an output </span>
<span id="t1x_1181" class="t s6_1181">region base. </span>
<span id="t1y_1181" class="t s6_1181">If END=1, INT and STOP must be set to 0; otherwise it is treated as reserved bit violation (see ToPA Errors). The </span>
<span id="t1z_1181" class="t s6_1181">Size field is ignored in this case. </span>
<span id="t20_1181" class="t s6_1181">If the processor supports only a single ToPA output region (see above), END must be set in the second table </span>
<span id="t21_1181" class="t s6_1181">entry. </span>
<span id="t22_1181" class="t s3_1181">Table 33-3. ToPA Table Entry Fields (Contd.) </span>
<span id="t23_1181" class="t s7_1181">ToPA Entry Field </span><span id="t24_1181" class="t s7_1181">Description </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
