module top_module (
    input [7:0] in,
    output reg [2:0] pos 
);

always @* 
begin
  pos = 3'b000; // if no bit is high, output should be zero
  if (in[0]) pos = 3'b001;
  else if (in[1]) pos = 3'b010;
  else if (in[2]) pos = 3'b011;
  else if (in[3]) pos = 3'b100;
  else if (in[4]) pos = 3'b101;
  else if (in[5]) pos = 3'b110;
  else if (in[6]) pos = 3'b111;
  else if (in[7]) pos = 3'b1000;
end
endmodule