-- ==============================================================
-- Generated by Vitis HLS v2023.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity hls_object_green_classification_hls_object_green_classification_Pipeline_PASS_3_5_2_in is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    next_label_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    i_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    min_x_load_1 : IN STD_LOGIC_VECTOR (8 downto 0);
    max_x_load_1 : IN STD_LOGIC_VECTOR (8 downto 0);
    min_y_load_1 : IN STD_LOGIC_VECTOR (7 downto 0);
    max_y_load : IN STD_LOGIC_VECTOR (7 downto 0);
    parent_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    parent_ce0 : OUT STD_LOGIC;
    parent_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    min_x_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    min_x_ce0 : OUT STD_LOGIC;
    min_x_q0 : IN STD_LOGIC_VECTOR (8 downto 0);
    max_x_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    max_x_ce0 : OUT STD_LOGIC;
    max_x_q0 : IN STD_LOGIC_VECTOR (8 downto 0);
    min_y_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    min_y_ce0 : OUT STD_LOGIC;
    min_y_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    max_y_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    max_y_ce0 : OUT STD_LOGIC;
    max_y_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    is_external_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    is_external_ce1 : OUT STD_LOGIC;
    is_external_we1 : OUT STD_LOGIC;
    is_external_d1 : OUT STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of hls_object_green_classification_hls_object_green_classification_Pipeline_PASS_3_5_2_in is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln238_fu_195_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal j_1_reg_280 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln238_fu_201_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln238_reg_289 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln238_reg_289_pp0_iter1_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln238_reg_289_pp0_iter2_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln238_reg_289_pp0_iter3_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln238_reg_289_pp0_iter4_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln238_reg_289_pp0_iter5_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln240_1_fu_206_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln240_1_reg_303 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln240_fu_228_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln240_reg_308 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln240_reg_308_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln240_reg_308_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln240_reg_308_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln240_reg_308_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln242_fu_233_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln242_reg_317 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln242_reg_317_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln242_reg_317_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln242_reg_317_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln242_1_fu_238_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln242_1_reg_326 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln242_1_reg_326_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln242_1_reg_326_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln243_fu_243_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln243_reg_335 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln243_reg_335_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal inside_fu_248_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal inside_reg_344 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal j_fu_64 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln238_fu_212_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_j_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln240_fu_223_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component hls_object_green_classification_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component hls_object_green_classification_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter5_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    j_fu_64_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln238_fu_195_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    j_fu_64 <= add_ln238_fu_212_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    j_fu_64 <= ap_const_lv16_1;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                and_ln240_reg_308 <= and_ln240_fu_228_p2;
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                j_1_reg_280 <= ap_sig_allocacmp_j_1;
                    zext_ln238_reg_289_pp0_iter1_reg(15 downto 0) <= zext_ln238_reg_289(15 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                and_ln240_reg_308_pp0_iter2_reg <= and_ln240_reg_308;
                and_ln240_reg_308_pp0_iter3_reg <= and_ln240_reg_308_pp0_iter2_reg;
                and_ln240_reg_308_pp0_iter4_reg <= and_ln240_reg_308_pp0_iter3_reg;
                and_ln240_reg_308_pp0_iter5_reg <= and_ln240_reg_308_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                icmp_ln242_1_reg_326_pp0_iter4_reg <= icmp_ln242_1_reg_326;
                icmp_ln242_1_reg_326_pp0_iter5_reg <= icmp_ln242_1_reg_326_pp0_iter4_reg;
                icmp_ln242_reg_317_pp0_iter3_reg <= icmp_ln242_reg_317;
                icmp_ln242_reg_317_pp0_iter4_reg <= icmp_ln242_reg_317_pp0_iter3_reg;
                icmp_ln242_reg_317_pp0_iter5_reg <= icmp_ln242_reg_317_pp0_iter4_reg;
                icmp_ln243_reg_335_pp0_iter5_reg <= icmp_ln243_reg_335;
                    zext_ln238_reg_289_pp0_iter2_reg(15 downto 0) <= zext_ln238_reg_289_pp0_iter1_reg(15 downto 0);
                    zext_ln238_reg_289_pp0_iter3_reg(15 downto 0) <= zext_ln238_reg_289_pp0_iter2_reg(15 downto 0);
                    zext_ln238_reg_289_pp0_iter4_reg(15 downto 0) <= zext_ln238_reg_289_pp0_iter3_reg(15 downto 0);
                    zext_ln238_reg_289_pp0_iter5_reg(15 downto 0) <= zext_ln238_reg_289_pp0_iter4_reg(15 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln238_fu_195_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln240_1_reg_303 <= icmp_ln240_1_fu_206_p2;
                    zext_ln238_reg_289(15 downto 0) <= zext_ln238_fu_201_p1(15 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln240_reg_308_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln242_reg_317 = ap_const_lv1_1))) then
                icmp_ln242_1_reg_326 <= icmp_ln242_1_fu_238_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln240_reg_308) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln242_reg_317 <= icmp_ln242_fu_233_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln240_reg_308_pp0_iter3_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln242_1_reg_326 = ap_const_lv1_1) and (icmp_ln242_reg_317_pp0_iter3_reg = ap_const_lv1_1))) then
                icmp_ln243_reg_335 <= icmp_ln243_fu_243_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln240_reg_308_pp0_iter4_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln243_reg_335 = ap_const_lv1_1) and (icmp_ln242_1_reg_326_pp0_iter4_reg = ap_const_lv1_1) and (icmp_ln242_reg_317_pp0_iter4_reg = ap_const_lv1_1))) then
                inside_reg_344 <= inside_fu_248_p2;
            end if;
        end if;
    end process;
    zext_ln238_reg_289(63 downto 16) <= "000000000000000000000000000000000000000000000000";
    zext_ln238_reg_289_pp0_iter1_reg(63 downto 16) <= "000000000000000000000000000000000000000000000000";
    zext_ln238_reg_289_pp0_iter2_reg(63 downto 16) <= "000000000000000000000000000000000000000000000000";
    zext_ln238_reg_289_pp0_iter3_reg(63 downto 16) <= "000000000000000000000000000000000000000000000000";
    zext_ln238_reg_289_pp0_iter4_reg(63 downto 16) <= "000000000000000000000000000000000000000000000000";
    zext_ln238_reg_289_pp0_iter5_reg(63 downto 16) <= "000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln238_fu_212_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_j_1) + unsigned(ap_const_lv16_1));
    and_ln240_fu_228_p2 <= (icmp_ln240_fu_223_p2 and icmp_ln240_1_reg_303);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln238_fu_195_p2)
    begin
        if (((icmp_ln238_fu_195_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter5_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter5_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6)
    begin
        if (((ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_j_1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, j_fu_64, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_j_1 <= ap_const_lv16_1;
        else 
            ap_sig_allocacmp_j_1 <= j_fu_64;
        end if; 
    end process;

    icmp_ln238_fu_195_p2 <= "1" when (ap_sig_allocacmp_j_1 = next_label_5) else "0";
    icmp_ln240_1_fu_206_p2 <= "0" when (i_5 = ap_sig_allocacmp_j_1) else "1";
    icmp_ln240_fu_223_p2 <= "1" when (j_1_reg_280 = parent_q0) else "0";
    icmp_ln242_1_fu_238_p2 <= "1" when (unsigned(max_x_q0) < unsigned(max_x_load_1)) else "0";
    icmp_ln242_fu_233_p2 <= "1" when (unsigned(min_x_q0) > unsigned(min_x_load_1)) else "0";
    icmp_ln243_fu_243_p2 <= "1" when (unsigned(min_y_q0) > unsigned(min_y_load_1)) else "0";
    inside_fu_248_p2 <= "1" when (unsigned(max_y_q0) < unsigned(max_y_load)) else "0";
    is_external_address1 <= zext_ln238_reg_289_pp0_iter5_reg(9 - 1 downto 0);

    is_external_ce1_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            is_external_ce1 <= ap_const_logic_1;
        else 
            is_external_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    is_external_d1 <= ap_const_lv1_0;

    is_external_we1_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001, and_ln240_reg_308_pp0_iter5_reg, icmp_ln242_reg_317_pp0_iter5_reg, icmp_ln242_1_reg_326_pp0_iter5_reg, icmp_ln243_reg_335_pp0_iter5_reg, inside_reg_344)
    begin
        if (((ap_const_lv1_1 = and_ln240_reg_308_pp0_iter5_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (inside_reg_344 = ap_const_lv1_1) and (icmp_ln243_reg_335_pp0_iter5_reg = ap_const_lv1_1) and (icmp_ln242_1_reg_326_pp0_iter5_reg = ap_const_lv1_1) and (icmp_ln242_reg_317_pp0_iter5_reg = ap_const_lv1_1))) then 
            is_external_we1 <= ap_const_logic_1;
        else 
            is_external_we1 <= ap_const_logic_0;
        end if; 
    end process;

    max_x_address0 <= zext_ln238_reg_289_pp0_iter1_reg(9 - 1 downto 0);

    max_x_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            max_x_ce0 <= ap_const_logic_1;
        else 
            max_x_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    max_y_address0 <= zext_ln238_reg_289_pp0_iter3_reg(9 - 1 downto 0);

    max_y_ce0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            max_y_ce0 <= ap_const_logic_1;
        else 
            max_y_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    min_x_address0 <= zext_ln238_reg_289(9 - 1 downto 0);

    min_x_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            min_x_ce0 <= ap_const_logic_1;
        else 
            min_x_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    min_y_address0 <= zext_ln238_reg_289_pp0_iter2_reg(9 - 1 downto 0);

    min_y_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            min_y_ce0 <= ap_const_logic_1;
        else 
            min_y_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    parent_address0 <= zext_ln238_fu_201_p1(9 - 1 downto 0);

    parent_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            parent_ce0 <= ap_const_logic_1;
        else 
            parent_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln238_fu_201_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_j_1),64));
end behav;
