# VLSI Internship â€“ Digital Design Projects

This repository contains digital design tasks completed as part of a VLSI internship using
Verilog and MATLAB Online.

## Projects Included

### 1. Basic ALU Design
- Operations: ADD, SUB, AND, OR, NOT
- Implemented using Verilog
- Includes testbench and simulation output
- Folder: Basic-ALU-Verilog

### 2. Synchronous RAM Design
- Read and write operations
- Implemented using Verilog
- Includes testbench and functional verification
- Folder: Synchronous-RAM-Verilog

### 3. 4-Stage Pipelined Processor
- Stages: IF, ID, EX, WB
- Instructions: ADD, SUB, LOAD
- Simulated using MATLAB
- Folder: 4-STAGE PIPELINED PROCESSOR

### 4. FIR Filter Design
- Digital FIR filter implemented in MATLAB
- Output waveform and performance analysis included
- Folder: FIR FILTER

## Tools Used
- MATLAB Online
- Verilog HDL
- GitHub

## Author
- Name: (karthick raja A)
- Internship Domain: VLSI / Digital Design
