(---------------------------------------------------------------------)
(                                                                     )
(    Allegro Netrev Import Logic                                      )
(                                                                     )
(    Drawing          : LED_FIN.brd                                   )
(    Software Version : 16.6S003                                      )
(    Date/Time        : Tue Sep 10 16:38:03 2013                      )
(                                                                     )
(---------------------------------------------------------------------)


------ Directives ------

RIPUP_ETCH FALSE;
RIPUP_DELETE_FIRST_SEGMENT FALSE;
RIPUP_RETAIN_BONDWIRE FALSE;
RIPUP_SYMBOLS ALWAYS;
Missing symbol has error FALSE;
SCHEMATIC_DIRECTORY 'C:/Users/Sky/Desktop/Srtp/PCB/LED/Netlist';
BOARD_DIRECTORY '';
OLD_BOARD_NAME 'C:/Users/Sky/Desktop/Srtp/PCB/LED/PCB/LED_FIN.brd';
NEW_BOARD_NAME 'C:/Users/Sky/Desktop/Srtp/PCB/LED/PCB/LED_FIN.brd';

CmdLine: netrev -$ -i C:/Users/Sky/Desktop/Srtp/PCB/LED/Netlist -y 1 C:/Users/Sky/Desktop/Srtp/PCB/LED/PCB/#Taaaaai05608.tmp

------ Preparing to read pst files ------

Starting to read C:/Users/Sky/Desktop/Srtp/PCB/LED/Netlist/pstchip.dat 
   Finished reading C:/Users/Sky/Desktop/Srtp/PCB/LED/Netlist/pstchip.dat (00:00:00.09)
Starting to read C:/Users/Sky/Desktop/Srtp/PCB/LED/Netlist/pstxprt.dat 
   Finished reading C:/Users/Sky/Desktop/Srtp/PCB/LED/Netlist/pstxprt.dat (00:00:00.44)
Starting to read C:/Users/Sky/Desktop/Srtp/PCB/LED/Netlist/pstxnet.dat 
   Finished reading C:/Users/Sky/Desktop/Srtp/PCB/LED/Netlist/pstxnet.dat (00:00:00.26)

------ Oversights/Warnings/Errors ------


------ Library Paths ------
MODULEPATH =  . 
           D:/Cadence/SPB_16.6/share/local/pcb/modules 

PSMPATH =  . 
           symbols 
           .. 
           ../symbols 
           D:/Cadence/SPB_16.6/share/local/pcb/symbols 
           D:/Cadence/SPB_16.6/share/pcb/pcb_lib/symbols 
           D:/Cadence/SPB_16.6/share/pcb/allegrolib/symbols 
           D:/CADENCE/MINE/PAKEBAGE/ 
           D:/CADENCE/MINE/PAD/ 

PADPATH =  . 
           symbols 
           .. 
           ../symbols 
           D:/Cadence/SPB_16.6/share/local/pcb/padstacks 
           D:/Cadence/SPB_16.6/share/pcb/pcb_lib/symbols 
           D:/Cadence/SPB_16.6/share/pcb/allegrolib/symbols 
           D:/CADENCE/MINE/PAD/ 


------ Summary Statistics ------


netrev run on Sep 10 16:38:03 2013
   DESIGN NAME : 'LED_FIN'
   PACKAGING ON Sep 10 2012 04:46:09

   COMPILE 'logic'
   CHECK_PIN_NAMES OFF
   CROSS_REFERENCE OFF
   FEEDBACK OFF
   INCREMENTAL OFF
   INTERFACE_TYPE PHYSICAL
   MAX_ERRORS 500
   MERGE_MINIMUM 5
   NET_NAME_CHARS '#%&()*+-./:=>?@[]^_`|'
   NET_NAME_LENGTH 24
   OVERSIGHTS ON
   REPLACE_CHECK OFF
   SINGLE_NODE_NETS ON
   SPLIT_MINIMUM 0
   SUPPRESS   20
   WARNINGS ON

 No error detected
 No oversight detected
 No warning detected

cpu time      0:24:08
elapsed time  0:00:12

