digraph data_path {
  ADD_u10_u10_370_wire [shape=ellipse];
  ADD_u32_u32_276_276_delayed_1_0_254 [shape=ellipse];
  AND_u1_u1_444_wire [shape=ellipse];
  AND_u1_u1_449_wire [shape=ellipse];
  AND_u32_u32_230_230_delayed_1_0_239 [shape=ellipse];
  AND_u32_u32_241_241_delayed_1_0_229 [shape=ellipse];
  CONCAT_u16_u24_463_wire [shape=ellipse];
  CONCAT_u1_u11_473_wire [shape=ellipse];
  CONCAT_u24_u64_467_wire [shape=ellipse];
  CONCAT_u32_u64_470_wire [shape=ellipse];
  CONCAT_u64_u75_474_wire [shape=ellipse];
  CONCAT_u8_u16_461_wire [shape=ellipse];
  CONCAT_u8_u40_466_wire [shape=ellipse];
  EQ_u32_u1_275_wire [shape=ellipse];
  EQ_u8_u1_297_wire [shape=ellipse];
  EQ_u8_u1_306_wire [shape=ellipse];
  EQ_u8_u1_313_wire [shape=ellipse];
  EQ_u8_u1_320_wire [shape=ellipse];
  EQ_u8_u1_326_wire [shape=ellipse];
  EQ_u8_u1_333_wire [shape=ellipse];
  EQ_u8_u1_341_wire [shape=ellipse];
  EQ_u8_u1_347_wire [shape=ellipse];
  EQ_u8_u1_354_wire [shape=ellipse];
  EQ_u8_u1_361_wire [shape=ellipse];
  EQ_u8_u1_367_wire [shape=ellipse];
  EQ_u8_u1_381_wire [shape=ellipse];
  EQ_u8_u1_442_wire [shape=ellipse];
  EQ_u8_u1_447_wire [shape=ellipse];
  LSHR_u32_u32_269_wire [shape=ellipse];
  LSHR_u32_u32_409_wire [shape=ellipse];
  MUX_278_wire [shape=ellipse];
  MUX_284_wire [shape=ellipse];
  MUX_291_wire [shape=ellipse];
  MUX_303_wire [shape=ellipse];
  MUX_309_wire [shape=ellipse];
  MUX_316_wire [shape=ellipse];
  MUX_323_wire [shape=ellipse];
  MUX_329_wire [shape=ellipse];
  MUX_336_wire [shape=ellipse];
  MUX_344_wire [shape=ellipse];
  MUX_350_wire [shape=ellipse];
  MUX_357_wire [shape=ellipse];
  MUX_364_wire [shape=ellipse];
  MUX_373_wire [shape=ellipse];
  NOT_u1_u1_399_399_delayed_1_0_435 [shape=ellipse];
  OR_u32_u32_250_250_delayed_1_0_234 [shape=ellipse];
  OR_u32_u32_285_wire [shape=ellipse];
  OR_u32_u32_301_wire [shape=ellipse];
  OR_u32_u32_310_wire [shape=ellipse];
  OR_u32_u32_317_wire [shape=ellipse];
  OR_u32_u32_330_wire [shape=ellipse];
  OR_u32_u32_331_331_delayed_1_0_293 [shape=ellipse];
  OR_u32_u32_337_wire [shape=ellipse];
  OR_u32_u32_338_wire [shape=ellipse];
  OR_u32_u32_351_wire [shape=ellipse];
  OR_u32_u32_358_wire [shape=ellipse];
  OR_u32_u32_374_wire [shape=ellipse];
  OR_u32_u32_375_wire [shape=ellipse];
  R_ADD_332_wire_constant [shape=ellipse];
  R_BN_446_wire_constant [shape=ellipse];
  R_BZ_441_wire_constant [shape=ellipse];
  R_CALL_366_wire_constant [shape=ellipse];
  R_CMP_360_wire_constant [shape=ellipse];
  R_L_AND_305_wire_constant [shape=ellipse];
  R_L_OR_312_wire_constant [shape=ellipse];
  R_L_SLL_346_wire_constant [shape=ellipse];
  R_L_SRA_380_wire_constant [shape=ellipse];
  R_L_SRL_353_wire_constant [shape=ellipse];
  R_L_XNOR_319_wire_constant [shape=ellipse];
  R_L_XOR_325_wire_constant [shape=ellipse];
  R_SBIR_296_wire_constant [shape=ellipse];
  R_SUB_340_wire_constant [shape=ellipse];
  R_byte_mask_3_bytes_237_wire_constant [shape=ellipse];
  R_minus_1_282_wire_constant [shape=ellipse];
  R_one_1_382_wire_constant [shape=ellipse];
  R_one_32_289_wire_constant [shape=ellipse];
  R_thirty_one_32_408_wire_constant [shape=ellipse];
  R_thirty_two_32_411_wire_constant [shape=ellipse];
  R_zero_1_383_wire_constant [shape=ellipse];
  R_zero_32_276_wire_constant [shape=ellipse];
  R_zero_32_406_wire_constant [shape=ellipse];
  SHL_u32_u32_263_wire [shape=ellipse];
  SUB_u32_u32_286_286_delayed_1_0_259 [shape=ellipse];
  SUB_u32_u32_410_wire [shape=ellipse];
  SUB_u32_u32_413_wire [shape=ellipse];
  UGT_u32_u1_288_wire [shape=ellipse];
  ULT_u32_u1_281_wire [shape=ellipse];
  XOR_u32_u32_259_259_delayed_1_0_244 [shape=ellipse];
  XOR_u32_u32_267_267_delayed_1_0_249 [shape=ellipse];
  bottom_bits_397 [shape=ellipse];
  exec_result_427 [shape=ellipse];
  exec_result_initial_377 [shape=ellipse];
  iexec_rd1_final_357_delayed_1_0_388 [shape=ellipse];
  iexec_rd1_final_364_delayed_1_0_400 [shape=ellipse];
  iexec_rd1_final_415_delayed_1_0_454 [shape=ellipse];
  iexec_rd2_final_358_delayed_1_0_391 [shape=ellipse];
  iexec_rd2_final_369_delayed_1_0_403 [shape=ellipse];
  iexec_rd2_final_418_delayed_1_0_457 [shape=ellipse];
  is_Branch_451 [shape=ellipse];
  is_SRA_385 [shape=ellipse];
  is_rs1_neg_404_delayed_1_0_438 [shape=ellipse];
  is_rs1_neg_431 [shape=ellipse];
  konst_277_wire_constant [shape=ellipse];
  konst_283_wire_constant [shape=ellipse];
  konst_290_wire_constant [shape=ellipse];
  konst_302_wire_constant [shape=ellipse];
  konst_308_wire_constant [shape=ellipse];
  konst_315_wire_constant [shape=ellipse];
  konst_322_wire_constant [shape=ellipse];
  konst_328_wire_constant [shape=ellipse];
  konst_335_wire_constant [shape=ellipse];
  konst_343_wire_constant [shape=ellipse];
  konst_349_wire_constant [shape=ellipse];
  konst_356_wire_constant [shape=ellipse];
  konst_363_wire_constant [shape=ellipse];
  konst_369_wire_constant [shape=ellipse];
  konst_372_wire_constant [shape=ellipse];
  opcode_208 [shape=ellipse];
  program_cnt_224 [shape=ellipse];
  rd_220 [shape=ellipse];
  result_for_SRA_421 [shape=ellipse];
  rs1_imm_212 [shape=ellipse];
  rs2_216 [shape=ellipse];
  top_bits_415 [shape=ellipse];
  type_cast_295_295_delayed_1_0_265 [shape=ellipse];
  type_cast_300_wire [shape=ellipse];
  type_cast_305_305_delayed_1_0_271 [shape=ellipse];
  type_cast_371_wire [shape=ellipse];
  ADD_u10_u10_370_inst [shape=diamond];
program_cnt_224  -> ADD_u10_u10_370_inst;
konst_369_wire_constant  -> ADD_u10_u10_370_inst;
ADD_u10_u10_370_inst -> ADD_u10_u10_370_wire;
  ADD_u32_u32_253_inst [shape=rectangle];
iexec_rd1_final  -> ADD_u32_u32_253_inst;
iexec_rd2_final  -> ADD_u32_u32_253_inst;
ADD_u32_u32_253_inst -> ADD_u32_u32_276_276_delayed_1_0_254;
  AND_u1_u1_444_inst [shape=diamond];
EQ_u8_u1_442_wire  -> AND_u1_u1_444_inst;
NOT_u1_u1_399_399_delayed_1_0_435  -> AND_u1_u1_444_inst;
AND_u1_u1_444_inst -> AND_u1_u1_444_wire;
  AND_u1_u1_449_inst [shape=diamond];
EQ_u8_u1_447_wire  -> AND_u1_u1_449_inst;
is_rs1_neg_404_delayed_1_0_438  -> AND_u1_u1_449_inst;
AND_u1_u1_449_inst -> AND_u1_u1_449_wire;
  AND_u32_u32_228_inst [shape=rectangle];
iexec_rd1_final  -> AND_u32_u32_228_inst;
iexec_rd2_final  -> AND_u32_u32_228_inst;
AND_u32_u32_228_inst -> AND_u32_u32_241_241_delayed_1_0_229;
  AND_u32_u32_238_inst [shape=rectangle];
iexec_rd2_final  -> AND_u32_u32_238_inst;
R_byte_mask_3_bytes_237_wire_constant  -> AND_u32_u32_238_inst;
AND_u32_u32_238_inst -> AND_u32_u32_230_230_delayed_1_0_239;
  CONCAT_u16_u24_463_inst [shape=diamond];
CONCAT_u8_u16_461_wire  -> CONCAT_u16_u24_463_inst;
rs2_216  -> CONCAT_u16_u24_463_inst;
CONCAT_u16_u24_463_inst -> CONCAT_u16_u24_463_wire;
  CONCAT_u1_u11_473_inst [shape=diamond];
is_Branch_451  -> CONCAT_u1_u11_473_inst;
program_cnt_224  -> CONCAT_u1_u11_473_inst;
CONCAT_u1_u11_473_inst -> CONCAT_u1_u11_473_wire;
  CONCAT_u24_u64_467_inst [shape=diamond];
CONCAT_u16_u24_463_wire  -> CONCAT_u24_u64_467_inst;
CONCAT_u8_u40_466_wire  -> CONCAT_u24_u64_467_inst;
CONCAT_u24_u64_467_inst -> CONCAT_u24_u64_467_wire;
  CONCAT_u32_u64_470_inst [shape=diamond];
iexec_rd2_final_418_delayed_1_0_457  -> CONCAT_u32_u64_470_inst;
exec_result_427  -> CONCAT_u32_u64_470_inst;
CONCAT_u32_u64_470_inst -> CONCAT_u32_u64_470_wire;
  CONCAT_u64_u139_475_inst [shape=rectangle];
CONCAT_u24_u64_467_wire  -> CONCAT_u64_u139_475_inst;
CONCAT_u64_u75_474_wire  -> CONCAT_u64_u139_475_inst;
CONCAT_u64_u139_475_inst -> next_dcache_state;
  CONCAT_u64_u75_474_inst [shape=diamond];
CONCAT_u32_u64_470_wire  -> CONCAT_u64_u75_474_inst;
CONCAT_u1_u11_473_wire  -> CONCAT_u64_u75_474_inst;
CONCAT_u64_u75_474_inst -> CONCAT_u64_u75_474_wire;
  CONCAT_u8_u16_461_inst [shape=diamond];
opcode_208  -> CONCAT_u8_u16_461_inst;
rs1_imm_212  -> CONCAT_u8_u16_461_inst;
CONCAT_u8_u16_461_inst -> CONCAT_u8_u16_461_wire;
  CONCAT_u8_u40_466_inst [shape=diamond];
rd_220  -> CONCAT_u8_u40_466_inst;
iexec_rd1_final_415_delayed_1_0_454  -> CONCAT_u8_u40_466_inst;
CONCAT_u8_u40_466_inst -> CONCAT_u8_u40_466_wire;
  EQ_u32_u1_275_inst [shape=diamond];
iexec_rd1_final  -> EQ_u32_u1_275_inst;
iexec_rd2_final  -> EQ_u32_u1_275_inst;
EQ_u32_u1_275_inst -> EQ_u32_u1_275_wire;
  EQ_u8_u1_297_inst [shape=diamond];
opcode_208  -> EQ_u8_u1_297_inst;
R_SBIR_296_wire_constant  -> EQ_u8_u1_297_inst;
EQ_u8_u1_297_inst -> EQ_u8_u1_297_wire;
  EQ_u8_u1_306_inst [shape=diamond];
opcode_208  -> EQ_u8_u1_306_inst;
R_L_AND_305_wire_constant  -> EQ_u8_u1_306_inst;
EQ_u8_u1_306_inst -> EQ_u8_u1_306_wire;
  EQ_u8_u1_313_inst [shape=diamond];
opcode_208  -> EQ_u8_u1_313_inst;
R_L_OR_312_wire_constant  -> EQ_u8_u1_313_inst;
EQ_u8_u1_313_inst -> EQ_u8_u1_313_wire;
  EQ_u8_u1_320_inst [shape=diamond];
opcode_208  -> EQ_u8_u1_320_inst;
R_L_XNOR_319_wire_constant  -> EQ_u8_u1_320_inst;
EQ_u8_u1_320_inst -> EQ_u8_u1_320_wire;
  EQ_u8_u1_326_inst [shape=diamond];
opcode_208  -> EQ_u8_u1_326_inst;
R_L_XOR_325_wire_constant  -> EQ_u8_u1_326_inst;
EQ_u8_u1_326_inst -> EQ_u8_u1_326_wire;
  EQ_u8_u1_333_inst [shape=diamond];
opcode_208  -> EQ_u8_u1_333_inst;
R_ADD_332_wire_constant  -> EQ_u8_u1_333_inst;
EQ_u8_u1_333_inst -> EQ_u8_u1_333_wire;
  EQ_u8_u1_341_inst [shape=diamond];
opcode_208  -> EQ_u8_u1_341_inst;
R_SUB_340_wire_constant  -> EQ_u8_u1_341_inst;
EQ_u8_u1_341_inst -> EQ_u8_u1_341_wire;
  EQ_u8_u1_347_inst [shape=diamond];
opcode_208  -> EQ_u8_u1_347_inst;
R_L_SLL_346_wire_constant  -> EQ_u8_u1_347_inst;
EQ_u8_u1_347_inst -> EQ_u8_u1_347_wire;
  EQ_u8_u1_354_inst [shape=diamond];
opcode_208  -> EQ_u8_u1_354_inst;
R_L_SRL_353_wire_constant  -> EQ_u8_u1_354_inst;
EQ_u8_u1_354_inst -> EQ_u8_u1_354_wire;
  EQ_u8_u1_361_inst [shape=diamond];
opcode_208  -> EQ_u8_u1_361_inst;
R_CMP_360_wire_constant  -> EQ_u8_u1_361_inst;
EQ_u8_u1_361_inst -> EQ_u8_u1_361_wire;
  EQ_u8_u1_367_inst [shape=diamond];
opcode_208  -> EQ_u8_u1_367_inst;
R_CALL_366_wire_constant  -> EQ_u8_u1_367_inst;
EQ_u8_u1_367_inst -> EQ_u8_u1_367_wire;
  EQ_u8_u1_381_inst [shape=diamond];
opcode_208  -> EQ_u8_u1_381_inst;
R_L_SRA_380_wire_constant  -> EQ_u8_u1_381_inst;
EQ_u8_u1_381_inst -> EQ_u8_u1_381_wire;
  EQ_u8_u1_442_inst [shape=diamond];
opcode_208  -> EQ_u8_u1_442_inst;
R_BZ_441_wire_constant  -> EQ_u8_u1_442_inst;
EQ_u8_u1_442_inst -> EQ_u8_u1_442_wire;
  EQ_u8_u1_447_inst [shape=diamond];
opcode_208  -> EQ_u8_u1_447_inst;
R_BN_446_wire_constant  -> EQ_u8_u1_447_inst;
EQ_u8_u1_447_inst -> EQ_u8_u1_447_wire;
  LSHR_u32_u32_269_inst [shape=diamond];
iexec_rd1_final  -> LSHR_u32_u32_269_inst;
iexec_rd2_final  -> LSHR_u32_u32_269_inst;
LSHR_u32_u32_269_inst -> LSHR_u32_u32_269_wire;
  LSHR_u32_u32_396_inst [shape=diamond];
iexec_rd1_final_357_delayed_1_0_388  -> LSHR_u32_u32_396_inst;
iexec_rd2_final_358_delayed_1_0_391  -> LSHR_u32_u32_396_inst;
LSHR_u32_u32_396_inst -> bottom_bits_397;
  LSHR_u32_u32_409_inst [shape=diamond];
iexec_rd1_final_364_delayed_1_0_400  -> LSHR_u32_u32_409_inst;
R_thirty_one_32_408_wire_constant  -> LSHR_u32_u32_409_inst;
LSHR_u32_u32_409_inst -> LSHR_u32_u32_409_wire;
  MUX_278_inst [shape=diamond];
EQ_u32_u1_275_wire  -> MUX_278_inst;
R_zero_32_276_wire_constant  -> MUX_278_inst;
konst_277_wire_constant  -> MUX_278_inst;
MUX_278_inst -> MUX_278_wire;
  MUX_284_inst [shape=diamond];
ULT_u32_u1_281_wire  -> MUX_284_inst;
R_minus_1_282_wire_constant  -> MUX_284_inst;
konst_283_wire_constant  -> MUX_284_inst;
MUX_284_inst -> MUX_284_wire;
  MUX_291_inst [shape=diamond];
UGT_u32_u1_288_wire  -> MUX_291_inst;
R_one_32_289_wire_constant  -> MUX_291_inst;
konst_290_wire_constant  -> MUX_291_inst;
MUX_291_inst -> MUX_291_wire;
  MUX_303_inst [shape=diamond];
EQ_u8_u1_297_wire  -> MUX_303_inst;
OR_u32_u32_301_wire  -> MUX_303_inst;
konst_302_wire_constant  -> MUX_303_inst;
MUX_303_inst -> MUX_303_wire;
  MUX_309_inst [shape=diamond];
EQ_u8_u1_306_wire  -> MUX_309_inst;
AND_u32_u32_241_241_delayed_1_0_229  -> MUX_309_inst;
konst_308_wire_constant  -> MUX_309_inst;
MUX_309_inst -> MUX_309_wire;
  MUX_316_inst [shape=diamond];
EQ_u8_u1_313_wire  -> MUX_316_inst;
OR_u32_u32_250_250_delayed_1_0_234  -> MUX_316_inst;
konst_315_wire_constant  -> MUX_316_inst;
MUX_316_inst -> MUX_316_wire;
  MUX_323_inst [shape=diamond];
EQ_u8_u1_320_wire  -> MUX_323_inst;
XOR_u32_u32_259_259_delayed_1_0_244  -> MUX_323_inst;
konst_322_wire_constant  -> MUX_323_inst;
MUX_323_inst -> MUX_323_wire;
  MUX_329_inst [shape=diamond];
EQ_u8_u1_326_wire  -> MUX_329_inst;
XOR_u32_u32_267_267_delayed_1_0_249  -> MUX_329_inst;
konst_328_wire_constant  -> MUX_329_inst;
MUX_329_inst -> MUX_329_wire;
  MUX_336_inst [shape=diamond];
EQ_u8_u1_333_wire  -> MUX_336_inst;
ADD_u32_u32_276_276_delayed_1_0_254  -> MUX_336_inst;
konst_335_wire_constant  -> MUX_336_inst;
MUX_336_inst -> MUX_336_wire;
  MUX_344_inst [shape=diamond];
EQ_u8_u1_341_wire  -> MUX_344_inst;
SUB_u32_u32_286_286_delayed_1_0_259  -> MUX_344_inst;
konst_343_wire_constant  -> MUX_344_inst;
MUX_344_inst -> MUX_344_wire;
  MUX_350_inst [shape=diamond];
EQ_u8_u1_347_wire  -> MUX_350_inst;
type_cast_295_295_delayed_1_0_265  -> MUX_350_inst;
konst_349_wire_constant  -> MUX_350_inst;
MUX_350_inst -> MUX_350_wire;
  MUX_357_inst [shape=diamond];
EQ_u8_u1_354_wire  -> MUX_357_inst;
type_cast_305_305_delayed_1_0_271  -> MUX_357_inst;
konst_356_wire_constant  -> MUX_357_inst;
MUX_357_inst -> MUX_357_wire;
  MUX_364_inst [shape=diamond];
EQ_u8_u1_361_wire  -> MUX_364_inst;
OR_u32_u32_331_331_delayed_1_0_293  -> MUX_364_inst;
konst_363_wire_constant  -> MUX_364_inst;
MUX_364_inst -> MUX_364_wire;
  MUX_373_inst [shape=diamond];
EQ_u8_u1_367_wire  -> MUX_373_inst;
type_cast_371_wire  -> MUX_373_inst;
konst_372_wire_constant  -> MUX_373_inst;
MUX_373_inst -> MUX_373_wire;
  MUX_384_inst [shape=diamond];
EQ_u8_u1_381_wire  -> MUX_384_inst;
R_one_1_382_wire_constant  -> MUX_384_inst;
R_zero_1_383_wire_constant  -> MUX_384_inst;
MUX_384_inst -> is_SRA_385;
  MUX_426_inst [shape=diamond];
is_SRA_385  -> MUX_426_inst;
result_for_SRA_421  -> MUX_426_inst;
exec_result_initial_377  -> MUX_426_inst;
MUX_426_inst -> exec_result_427;
  NOT_u1_u1_434_inst [shape=rectangle];
is_rs1_neg_431  -> NOT_u1_u1_434_inst;
NOT_u1_u1_434_inst -> NOT_u1_u1_399_399_delayed_1_0_435;
  OR_u1_u1_450_inst [shape=diamond];
AND_u1_u1_444_wire  -> OR_u1_u1_450_inst;
AND_u1_u1_449_wire  -> OR_u1_u1_450_inst;
OR_u1_u1_450_inst -> is_Branch_451;
  OR_u32_u32_233_inst [shape=rectangle];
iexec_rd1_final  -> OR_u32_u32_233_inst;
iexec_rd2_final  -> OR_u32_u32_233_inst;
OR_u32_u32_233_inst -> OR_u32_u32_250_250_delayed_1_0_234;
  OR_u32_u32_285_inst [shape=diamond];
MUX_278_wire  -> OR_u32_u32_285_inst;
MUX_284_wire  -> OR_u32_u32_285_inst;
OR_u32_u32_285_inst -> OR_u32_u32_285_wire;
  OR_u32_u32_292_inst [shape=rectangle];
OR_u32_u32_285_wire  -> OR_u32_u32_292_inst;
MUX_291_wire  -> OR_u32_u32_292_inst;
OR_u32_u32_292_inst -> OR_u32_u32_331_331_delayed_1_0_293;
  OR_u32_u32_301_inst [shape=diamond];
AND_u32_u32_230_230_delayed_1_0_239  -> OR_u32_u32_301_inst;
type_cast_300_wire  -> OR_u32_u32_301_inst;
OR_u32_u32_301_inst -> OR_u32_u32_301_wire;
  OR_u32_u32_310_inst [shape=diamond];
MUX_303_wire  -> OR_u32_u32_310_inst;
MUX_309_wire  -> OR_u32_u32_310_inst;
OR_u32_u32_310_inst -> OR_u32_u32_310_wire;
  OR_u32_u32_317_inst [shape=diamond];
OR_u32_u32_310_wire  -> OR_u32_u32_317_inst;
MUX_316_wire  -> OR_u32_u32_317_inst;
OR_u32_u32_317_inst -> OR_u32_u32_317_wire;
  OR_u32_u32_330_inst [shape=diamond];
MUX_323_wire  -> OR_u32_u32_330_inst;
MUX_329_wire  -> OR_u32_u32_330_inst;
OR_u32_u32_330_inst -> OR_u32_u32_330_wire;
  OR_u32_u32_337_inst [shape=diamond];
OR_u32_u32_330_wire  -> OR_u32_u32_337_inst;
MUX_336_wire  -> OR_u32_u32_337_inst;
OR_u32_u32_337_inst -> OR_u32_u32_337_wire;
  OR_u32_u32_338_inst [shape=diamond];
OR_u32_u32_317_wire  -> OR_u32_u32_338_inst;
OR_u32_u32_337_wire  -> OR_u32_u32_338_inst;
OR_u32_u32_338_inst -> OR_u32_u32_338_wire;
  OR_u32_u32_351_inst [shape=diamond];
MUX_344_wire  -> OR_u32_u32_351_inst;
MUX_350_wire  -> OR_u32_u32_351_inst;
OR_u32_u32_351_inst -> OR_u32_u32_351_wire;
  OR_u32_u32_358_inst [shape=diamond];
OR_u32_u32_351_wire  -> OR_u32_u32_358_inst;
MUX_357_wire  -> OR_u32_u32_358_inst;
OR_u32_u32_358_inst -> OR_u32_u32_358_wire;
  OR_u32_u32_374_inst [shape=diamond];
MUX_364_wire  -> OR_u32_u32_374_inst;
MUX_373_wire  -> OR_u32_u32_374_inst;
OR_u32_u32_374_inst -> OR_u32_u32_374_wire;
  OR_u32_u32_375_inst [shape=diamond];
OR_u32_u32_358_wire  -> OR_u32_u32_375_inst;
OR_u32_u32_374_wire  -> OR_u32_u32_375_inst;
OR_u32_u32_375_inst -> OR_u32_u32_375_wire;
  OR_u32_u32_376_inst [shape=diamond];
OR_u32_u32_338_wire  -> OR_u32_u32_376_inst;
OR_u32_u32_375_wire  -> OR_u32_u32_376_inst;
OR_u32_u32_376_inst -> exec_result_initial_377;
  OR_u32_u32_420_inst [shape=diamond];
top_bits_415  -> OR_u32_u32_420_inst;
bottom_bits_397  -> OR_u32_u32_420_inst;
OR_u32_u32_420_inst -> result_for_SRA_421;
  SHL_u32_u32_263_inst [shape=diamond];
iexec_rd1_final  -> SHL_u32_u32_263_inst;
iexec_rd2_final  -> SHL_u32_u32_263_inst;
SHL_u32_u32_263_inst -> SHL_u32_u32_263_wire;
  SHL_u32_u32_414_inst [shape=diamond];
SUB_u32_u32_410_wire  -> SHL_u32_u32_414_inst;
SUB_u32_u32_413_wire  -> SHL_u32_u32_414_inst;
SHL_u32_u32_414_inst -> top_bits_415;
  SUB_u32_u32_258_inst [shape=rectangle];
iexec_rd1_final  -> SUB_u32_u32_258_inst;
iexec_rd2_final  -> SUB_u32_u32_258_inst;
SUB_u32_u32_258_inst -> SUB_u32_u32_286_286_delayed_1_0_259;
  SUB_u32_u32_410_inst [shape=diamond];
R_zero_32_406_wire_constant  -> SUB_u32_u32_410_inst;
LSHR_u32_u32_409_wire  -> SUB_u32_u32_410_inst;
SUB_u32_u32_410_inst -> SUB_u32_u32_410_wire;
  SUB_u32_u32_413_inst [shape=diamond];
R_thirty_two_32_411_wire_constant  -> SUB_u32_u32_413_inst;
iexec_rd2_final_369_delayed_1_0_403  -> SUB_u32_u32_413_inst;
SUB_u32_u32_413_inst -> SUB_u32_u32_413_wire;
  UGT_u32_u1_288_inst [shape=diamond];
iexec_rd1_final  -> UGT_u32_u1_288_inst;
iexec_rd2_final  -> UGT_u32_u1_288_inst;
UGT_u32_u1_288_inst -> UGT_u32_u1_288_wire;
  ULT_u32_u1_281_inst [shape=diamond];
iexec_rd1_final  -> ULT_u32_u1_281_inst;
iexec_rd2_final  -> ULT_u32_u1_281_inst;
ULT_u32_u1_281_inst -> ULT_u32_u1_281_wire;
  W_iexec_rd1_final_357_delayed_1_0_386_inst [shape=rectangle];
iexec_rd1_final  -> W_iexec_rd1_final_357_delayed_1_0_386_inst;
W_iexec_rd1_final_357_delayed_1_0_386_inst -> iexec_rd1_final_357_delayed_1_0_388;
  W_iexec_rd1_final_364_delayed_1_0_398_inst [shape=rectangle];
iexec_rd1_final  -> W_iexec_rd1_final_364_delayed_1_0_398_inst;
W_iexec_rd1_final_364_delayed_1_0_398_inst -> iexec_rd1_final_364_delayed_1_0_400;
  W_iexec_rd1_final_415_delayed_1_0_452_inst [shape=rectangle];
iexec_rd1_final  -> W_iexec_rd1_final_415_delayed_1_0_452_inst;
W_iexec_rd1_final_415_delayed_1_0_452_inst -> iexec_rd1_final_415_delayed_1_0_454;
  W_iexec_rd2_final_358_delayed_1_0_389_inst [shape=rectangle];
iexec_rd2_final  -> W_iexec_rd2_final_358_delayed_1_0_389_inst;
W_iexec_rd2_final_358_delayed_1_0_389_inst -> iexec_rd2_final_358_delayed_1_0_391;
  W_iexec_rd2_final_369_delayed_1_0_401_inst [shape=rectangle];
iexec_rd2_final  -> W_iexec_rd2_final_369_delayed_1_0_401_inst;
W_iexec_rd2_final_369_delayed_1_0_401_inst -> iexec_rd2_final_369_delayed_1_0_403;
  W_iexec_rd2_final_418_delayed_1_0_455_inst [shape=rectangle];
iexec_rd2_final  -> W_iexec_rd2_final_418_delayed_1_0_455_inst;
W_iexec_rd2_final_418_delayed_1_0_455_inst -> iexec_rd2_final_418_delayed_1_0_457;
  W_is_rs1_neg_404_delayed_1_0_436_inst [shape=rectangle];
is_rs1_neg_431  -> W_is_rs1_neg_404_delayed_1_0_436_inst;
W_is_rs1_neg_404_delayed_1_0_436_inst -> is_rs1_neg_404_delayed_1_0_438;
  XOR_u32_u32_243_inst [shape=rectangle];
iexec_rd1_final  -> XOR_u32_u32_243_inst;
iexec_rd2_final  -> XOR_u32_u32_243_inst;
XOR_u32_u32_243_inst -> XOR_u32_u32_259_259_delayed_1_0_244;
  XOR_u32_u32_248_inst [shape=rectangle];
iexec_rd1_final  -> XOR_u32_u32_248_inst;
iexec_rd2_final  -> XOR_u32_u32_248_inst;
XOR_u32_u32_248_inst -> XOR_u32_u32_267_267_delayed_1_0_249;
  slice_207_inst [shape=rectangle];
iexec_state  -> slice_207_inst;
slice_207_inst -> opcode_208;
  slice_211_inst [shape=rectangle];
iexec_state  -> slice_211_inst;
slice_211_inst -> rs1_imm_212;
  slice_215_inst [shape=rectangle];
iexec_state  -> slice_215_inst;
slice_215_inst -> rs2_216;
  slice_219_inst [shape=rectangle];
iexec_state  -> slice_219_inst;
slice_219_inst -> rd_220;
  slice_223_inst [shape=rectangle];
iexec_state  -> slice_223_inst;
slice_223_inst -> program_cnt_224;
  slice_430_inst [shape=diamond];
iexec_rd1_final  -> slice_430_inst;
slice_430_inst -> is_rs1_neg_431;
  type_cast_264_inst [shape=rectangle];
SHL_u32_u32_263_wire  -> type_cast_264_inst;
type_cast_264_inst -> type_cast_295_295_delayed_1_0_265;
  type_cast_270_inst [shape=rectangle];
LSHR_u32_u32_269_wire  -> type_cast_270_inst;
type_cast_270_inst -> type_cast_305_305_delayed_1_0_271;
  type_cast_300_inst [shape=diamond];
rs1_imm_212  -> type_cast_300_inst;
type_cast_300_inst -> type_cast_300_wire;
  type_cast_371_inst [shape=diamond];
ADD_u10_u10_370_wire  -> type_cast_371_inst;
type_cast_371_inst -> type_cast_371_wire;
}
