[1m[33m> 'Compile Software' step has not yet run.[39m[0m
  Enter 'Y' (yes) to run the following step(s) automatically before continuing to 'Run Software'.

  - Compile Software

Y - yes (default)
c - cancel
[Y/c]:
Info: Running the following targets: sw_compile sw
Info: Compiling Software...
0 1 2 3 4 5 6 7 8 9 
1 2 3 4 5 6 7 8 9 10 
2 3 4 5 6 7 8 9 10 11 
3 4 5 6 7 8 9 10 11 12 
4 5 6 7 8 9 10 11 12 13 
5 6 7 8 9 10 11 12 13 14 
6 7 8 9 10 11 12 13 14 15 
7 8 9 10 11 12 13 14 15 16 
8 9 10 11 12 13 14 15 16 17 
9 10 11 12 13 14 15 16 17 18 
0 1 3 6 10 15 21 28 36 45 
1 3 6 10 15 21 28 36 45 55 
2 5 9 14 20 27 35 44 54 65 
3 7 12 18 25 33 42 52 63 75 
4 9 15 22 30 39 49 60 72 85 
5 11 18 26 35 45 56 68 81 95 
6 13 21 30 40 51 63 76 90 105 
7 15 24 34 45 57 70 84 99 115 
8 17 27 38 50 63 77 92 108 125 
9 19 30 42 55 69 84 100 117 135 
[1m[33m> 'Source code and/or project settings' is more recent than 'Compile Software' step.[39m[0m
  Enter 'Y' (yes) to run the following step(s) automatically before continuing to 'Run Software'.
  Alternatively, you may override the step(s) as up to date if the source code or project setting changes do not affect the step(s) below.

  - Compile Software

Y - yes (default)
s - no, skip above step(s)
o - no, skip and override above step(s) as up to date
c - cancel
[Y/s/o/c]:
[1m[31mError: invalid input.
[39m[0m
[1m[33m> 'Source code and/or project settings' is more recent than 'Compile Software' step.[39m[0m
  Enter 'Y' (yes) to run the following step(s) automatically before continuing to 'Run Software'.
  Alternatively, you may override the step(s) as up to date if the source code or project setting changes do not affect the step(s) below.

  - Compile Software

Y - yes (default)
s - no, skip above step(s)
o - no, skip and override above step(s) as up to date
c - cancel
[Y/s/o/c]:
Info: Running the following targets: sw_compile sw
Info: Compiling Software...
0 1 2 3 4 5 6 7 8 9 
1 2 3 4 5 6 7 8 9 10 
2 3 4 5 6 7 8 9 10 11 
3 4 5 6 7 8 9 10 11 12 
4 5 6 7 8 9 10 11 12 13 
5 6 7 8 9 10 11 12 13 14 
6 7 8 9 10 11 12 13 14 15 
7 8 9 10 11 12 13 14 15 16 
8 9 10 11 12 13 14 15 16 17 
9 10 11 12 13 14 15 16 17 18 
0	1	3	6	10	15	21	28	36	45	
1	3	6	10	15	21	28	36	45	55	
2	5	9	14	20	27	35	44	54	65	
3	7	12	18	25	33	42	52	63	75	
4	9	15	22	30	39	49	60	72	85	
5	11	18	26	35	45	56	68	81	95	
6	13	21	30	40	51	63	76	90	105	
7	15	24	34	45	57	70	84	99	115	
8	17	27	38	50	63	77	92	108	125	
9	19	30	42	55	69	84	100	117	135	
[1m[33m> 'Source code and/or project settings' is more recent than 'Compile Software' step.[39m[0m
  Enter 'Y' (yes) to run the following step(s) automatically before continuing to 'Run Software'.
  Alternatively, you may override the step(s) as up to date if the source code or project setting changes do not affect the step(s) below.

  - Compile Software

Y - yes (default)
s - no, skip above step(s)
o - no, skip and override above step(s) as up to date
c - cancel
[Y/s/o/c]:
Info: Running the following targets: sw_compile sw
Info: Compiling Software...
0	1	2	3	4	5	6	7	8	9	
1	2	3	4	5	6	7	8	9	10	
2	3	4	5	6	7	8	9	10	11	
3	4	5	6	7	8	9	10	11	12	
4	5	6	7	8	9	10	11	12	13	
5	6	7	8	9	10	11	12	13	14	
6	7	8	9	10	11	12	13	14	15	
7	8	9	10	11	12	13	14	15	16	
8	9	10	11	12	13	14	15	16	17	
9	10	11	12	13	14	15	16	17	18	
0	1	3	6	10	15	21	28	36	45	
1	3	6	10	15	21	28	36	45	55	
2	5	9	14	20	27	35	44	54	65	
3	7	12	18	25	33	42	52	63	75	
4	9	15	22	30	39	49	60	72	85	
5	11	18	26	35	45	56	68	81	95	
6	13	21	30	40	51	63	76	90	105	
7	15	24	34	45	57	70	84	99	115	
8	17	27	38	50	63	77	92	108	125	
9	19	30	42	55	69	84	100	117	135	
[1m[33m> 'Source code and/or project settings' is more recent than 'Compile Software' step.[39m[0m
  Enter 'Y' (yes) to run the following step(s) automatically before continuing to 'Run Software'.
  Alternatively, you may override the step(s) as up to date if the source code or project setting changes do not affect the step(s) below.

  - Compile Software

Y - yes (default)
s - no, skip above step(s)
o - no, skip and override above step(s) as up to date
c - cancel
[Y/s/o/c]:
Info: Running the following targets: sw_compile sw
Info: Compiling Software...
main.cpp: In function â€˜int main()â€™:
main.cpp:30:5: error: expected â€˜;â€™ before â€˜row_cumulative_sumâ€™
     row_cumulative_sum(grid);
     ^
Error: Error! Command failed!
Command: '/home/parisa/legup/dependencies/gcc/bin/g++'
Args: '['-O1', '-g', '-pg', '-std=c++11', '-std=gnu++11', '-I/home/parisa/legup/examples/../dependencies/include', '-I/home/parisa/legup/examples/../dependencies/usr/include', '-I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0', '-I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0/x86_64-unknown-linux-gnu', 'main.cpp', '-Wno-attributes', '-Wno-unknown-pragmas', '-I/home/parisa/legup/smarthls-library', '-L/home/parisa/legup/smarthls-library/hls', '-lhls_x86', '-o', 'hls_output/.hls/nested_pipeline.sw_binary', '-fopenmp', '-pthread', '-lm', '-lrt']'
Shell Command: /home/parisa/legup/dependencies/gcc/bin/g++ -O1 -g -pg -std=c++11 -std=gnu++11 -I/home/parisa/legup/examples/../dependencies/include -I/home/parisa/legup/examples/../dependencies/usr/include -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0 -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0/x86_64-unknown-linux-gnu main.cpp -Wno-attributes -Wno-unknown-pragmas -I/home/parisa/legup/smarthls-library -L/home/parisa/legup/smarthls-library/hls -lhls_x86 -o hls_output/.hls/nested_pipeline.sw_binary -fopenmp -pthread -lm -lrt
CWD: 'None'
Return Code: 1
Output: 'main.cpp: In function â€˜int main()â€™:
main.cpp:30:5: error: expected â€˜;â€™ before â€˜row_cumulative_sumâ€™
     row_cumulative_sum(grid);
     ^
'

[1m[33m> 'Source code and/or project settings' is more recent than 'Compile Software' step.[39m[0m
  Enter 'Y' (yes) to run the following step(s) automatically before continuing to 'Run Software'.
  Alternatively, you may override the step(s) as up to date if the source code or project setting changes do not affect the step(s) below.

  - Compile Software

Y - yes (default)
s - no, skip above step(s)
o - no, skip and override above step(s) as up to date
c - cancel
[Y/s/o/c]:
Info: Running the following targets: sw_compile sw
Info: Compiling Software...
0	1	2	3	4	5	6	7	8	9	
1	2	3	4	5	6	7	8	9	10	
2	3	4	5	6	7	8	9	10	11	
3	4	5	6	7	8	9	10	11	12	
4	5	6	7	8	9	10	11	12	13	
5	6	7	8	9	10	11	12	13	14	
6	7	8	9	10	11	12	13	14	15	
7	8	9	10	11	12	13	14	15	16	
8	9	10	11	12	13	14	15	16	17	
9	10	11	12	13	14	15	16	17	18	

0	1	3	6	10	15	21	28	36	45	
1	3	6	10	15	21	28	36	45	55	
2	5	9	14	20	27	35	44	54	65	
3	7	12	18	25	33	42	52	63	75	
4	9	15	22	30	39	49	60	72	85	
5	11	18	26	35	45	56	68	81	95	
6	13	21	30	40	51	63	76	90	105	
7	15	24	34	45	57	70	84	99	115	
8	17	27	38	50	63	77	92	108	125	
9	19	30	42	55	69	84	100	117	135	
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Fri Mar 31 16:23:36 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: row_cumulative_sum
Info: StrengthReduction: Replacing multiply by constant (i32 200) with 2 adders: + (1 << 3) + (1 << 6) + (1 << 7) 
Info: Removing control-flow from function: row_cumulative_sum
Info: Found trip count of: 199
Info: Found trip count of: 200
Info: StrengthReduction: Replacing multiply by constant (i32 200) with 2 adders: + (1 << 3) + (1 << 6) + (1 << 7) 
Info: Pipelining the loop on line 9 of main.cpp with label "for.loop:main.cpp:9:9".
Info: Assigning new label to the loop on line 9 of main.cpp with label "for_loop_main_cpp_9_9"
Info: Done pipelining the loop on line 9 of main.cpp with label "for_loop_main_cpp_9_9".
      Pipeline Initiation Interval (II) = 1. Pipeline length = 3.
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: row_cumulative_sum(int (*) [200]).
Info: Done Scheduling.
Info: Generating RTL for function: row_cumulative_sum(int (*) [200]).
Info: Generating module declaration.
Info: Generating module signals.
Info: Generating pipeline for loop on line 9 of main.cpp with label "for_loop_main_cpp_9_9".
      Pipeline initiation interval = 1.
Info: Running Binding for function: row_cumulative_sum(int (*) [200]).
Info: Generating module datapath.
Info: The pipeline 'for_loop_main_cpp_9_9' never stalls, removing its stall logic.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: row_cumulative_sum_top
Info: Printing RTL to file.
Info: Outputting top-level module: row_cumulative_sum_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/reporting/nested_pipeline/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/nested_pipeline_row_cumulative_sum.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.row_cumulative_sum.rpt.
Info: Running the following targets: cosim
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Fri Mar 31 16:27:06 2023
----------------------------------------------------------------------------
Info: Generating Co-simulation Software Wrapper
Info: Compiling Software...
0	1	2	3	4	5	6	7	8	9	
1	2	3	4	5	6	7	8	9	10	
2	3	4	5	6	7	8	9	10	11	
3	4	5	6	7	8	9	10	11	12	
4	5	6	7	8	9	10	11	12	13	
5	6	7	8	9	10	11	12	13	14	
6	7	8	9	10	11	12	13	14	15	
7	8	9	10	11	12	13	14	15	16	
8	9	10	11	12	13	14	15	16	17	
9	10	11	12	13	14	15	16	17	18	

Gathering inputs/outputs from software execution for row_cumulative_sum function call 1.
0	1	3	6	10	15	21	28	36	45	
1	3	6	10	15	21	28	36	45	55	
2	5	9	14	20	27	35	44	54	65	
3	7	12	18	25	33	42	52	63	75	
4	9	15	22	30	39	49	60	72	85	
5	11	18	26	35	45	56	68	81	95	
6	13	21	30	40	51	63	76	90	105	
7	15	24	34	45	57	70	84	99	115	
8	17	27	38	50	63	77	92	108	125	
9	19	30	42	55	69	84	100	117	135	
Info: Generating Co-simulation RTL testbench
Info: Running RTL simulation
Reading pref.tcl

# 2022.2

# vmap -c
# Model Technology ModelSim Microsemi Pro vmap 2022.2 Lib Mapping Utility 2022.04 Apr 26 2022
# vmap -c 
# Copying /home/shadjis/latest_linux_Libero_SoC/ModelSimPro/modeltech/linuxacoem/../modelsim.ini to modelsim.ini
#  vlib work
#  vmap work ./work
# Model Technology ModelSim Microsemi Pro vmap 2022.2 Lib Mapping Utility 2022.04 Apr 26 2022
# vmap work ./work 
# Modifying modelsim.ini
#  exit
Model Technology ModelSim Microsemi Pro vlog 2022.2 Compiler 2022.04 Apr 26 2022
Start time: 16:27:08 on Mar 31,2023
vlog -sv "+define+MEM_INIT_DIR="/home/parisa/fpga-hls-examples/reporting/nested_pipeline/hls_output/rtl/mem_init/"" /home/parisa/fpga-hls-examples/reporting/nested_pipeline/hls_output/rtl/nested_pipeline_row_cumulative_sum.v cosim_tb.sv 
-- Compiling module row_cumulative_sum_top
-- Compiling module row_cumulative_sum_row_cumulative_sum
-- Compiling module row_cumulative_sum_top_tb
-- Compiling module cosim_tb
-- Compiling module cosim_ram_dual_port
-- Compiling module cosim_ram_dual_port_byte_enabled
-- Compiling module cosim_ram_dual_port_regular

Top level modules:
	cosim_tb
End time: 16:27:09 on Mar 31,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
Reading pref.tcl

# 2022.2

# vsim -suppress 8607 -suppress 2249 -suppress 2685 -suppress 2718 -suppress 3017 -suppress 3722 -suppress 12110 -suppress 8891 "+nowarn8891" -c -do "set StdArithNoWarnings 1; run 1000000000000000ns; exit;" work.cosim_tb 
# Start time: 16:27:10 on Mar 31,2023
# //  ModelSim Microsemi Pro 2022.2 Apr 26 2022 Linux 3.10.0-1160.el7.x86_64
# //
# //  Copyright 1991-2022 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim Microsemi Pro and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.cosim_tb
# Loading work.row_cumulative_sum_top_tb
# Loading work.row_cumulative_sum_top
# Loading work.row_cumulative_sum_row_cumulative_sum
# Loading work.cosim_ram_dual_port
# Loading work.cosim_ram_dual_port_regular
# set StdArithNoWarnings 1
# 1
#  run 1000000000000000ns
# Running SW/HW co-simulation...
# Initializing memory grid at cycle =           0
# Storing memory contents grid at cycle =       40803
#           1 /           1 function calls completed.
# Number of calls:           1
# Cycle latency:       40804
# ** Note: $finish    : cosim_tb.sv(239)
#    Time: 816290 ns  Iteration: 1  Instance: /cosim_tb
# End time: 16:27:12 on Mar 31,2023, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
Info: Verifying RTL simulation
0	1	2	3	4	5	6	7	8	9	
1	2	3	4	5	6	7	8	9	10	
2	3	4	5	6	7	8	9	10	11	
3	4	5	6	7	8	9	10	11	12	
4	5	6	7	8	9	10	11	12	13	
5	6	7	8	9	10	11	12	13	14	
6	7	8	9	10	11	12	13	14	15	
7	8	9	10	11	12	13	14	15	16	
8	9	10	11	12	13	14	15	16	17	
9	10	11	12	13	14	15	16	17	18	

Retrieving hardware outputs from RTL simulation for row_cumulative_sum function call 1.
0	1	3	6	10	15	21	28	36	45	
1	3	6	10	15	21	28	36	45	55	
2	5	9	14	20	27	35	44	54	65	
3	7	12	18	25	33	42	52	63	75	
4	9	15	22	30	39	49	60	72	85	
5	11	18	26	35	45	56	68	81	95	
6	13	21	30	40	51	63	76	90	105	
7	15	24	34	45	57	70	84	99	115	
8	17	27	38	50	63	77	92	108	125	
9	19	30	42	55	69	84	100	117	135	
Number of calls: 1
Cycle latency: 40,804
SW/HW co-simulation: PASS
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Mon Apr  3 09:01:03 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: row_cumulative_sum
Info: StrengthReduction: Replacing multiply by constant (i32 200) with 2 adders: + (1 << 3) + (1 << 6) + (1 << 7) 
Info: Removing control-flow from function: row_cumulative_sum
Info: Found trip count of: 199
Info: Found trip count of: 200
Info: StrengthReduction: Replacing multiply by constant (i32 200) with 2 adders: + (1 << 3) + (1 << 6) + (1 << 7) 
Info: Pipelining the loop on line 9 of main.cpp with label "for.loop:main.cpp:9:9".
Info: Assigning new label to the loop on line 9 of main.cpp with label "for_loop_main_cpp_9_9"
Info: Done pipelining the loop on line 9 of main.cpp with label "for_loop_main_cpp_9_9".
      Pipeline Initiation Interval (II) = 1. Pipeline length = 3.
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: row_cumulative_sum(int (*) [200]).
Info: Done Scheduling.
Info: Generating RTL for function: row_cumulative_sum(int (*) [200]).
Info: Generating module declaration.
Info: Generating module signals.
Info: Generating pipeline for loop on line 9 of main.cpp with label "for_loop_main_cpp_9_9".
      Pipeline initiation interval = 1.
Info: Running Binding for function: row_cumulative_sum(int (*) [200]).
Info: Generating module datapath.
Info: The pipeline 'for_loop_main_cpp_9_9' never stalls, removing its stall logic.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: row_cumulative_sum_top
Info: Printing RTL to file.
Info: Outputting top-level module: row_cumulative_sum_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/reporting/nested_pipeline/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/nested_pipeline_row_cumulative_sum.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.row_cumulative_sum.rpt.
Info: Running the following targets: cosim
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Mon Apr  3 09:01:07 2023
----------------------------------------------------------------------------
Info: Generating Co-simulation Software Wrapper
Info: Compiling Software...
0	1	2	3	4	5	6	7	8	9	
1	2	3	4	5	6	7	8	9	10	
2	3	4	5	6	7	8	9	10	11	
3	4	5	6	7	8	9	10	11	12	
4	5	6	7	8	9	10	11	12	13	
5	6	7	8	9	10	11	12	13	14	
6	7	8	9	10	11	12	13	14	15	
7	8	9	10	11	12	13	14	15	16	
8	9	10	11	12	13	14	15	16	17	
9	10	11	12	13	14	15	16	17	18	

Gathering inputs/outputs from software execution for row_cumulative_sum function call 1.
0	1	3	6	10	15	21	28	36	45	
1	3	6	10	15	21	28	36	45	55	
2	5	9	14	20	27	35	44	54	65	
3	7	12	18	25	33	42	52	63	75	
4	9	15	22	30	39	49	60	72	85	
5	11	18	26	35	45	56	68	81	95	
6	13	21	30	40	51	63	76	90	105	
7	15	24	34	45	57	70	84	99	115	
8	17	27	38	50	63	77	92	108	125	
9	19	30	42	55	69	84	100	117	135	
Info: Generating Co-simulation RTL testbench
Info: Running RTL simulation
Model Technology ModelSim Microsemi Pro vlog 2022.2 Compiler 2022.04 Apr 26 2022
Start time: 09:01:07 on Apr 03,2023
vlog -sv "+define+MEM_INIT_DIR="/home/parisa/fpga-hls-examples/reporting/nested_pipeline/hls_output/rtl/mem_init/"" /home/parisa/fpga-hls-examples/reporting/nested_pipeline/hls_output/rtl/nested_pipeline_row_cumulative_sum.v cosim_tb.sv 
-- Compiling module row_cumulative_sum_top
-- Compiling module row_cumulative_sum_row_cumulative_sum
-- Compiling module row_cumulative_sum_top_tb
-- Compiling module cosim_tb
-- Compiling module cosim_ram_dual_port
-- Compiling module cosim_ram_dual_port_byte_enabled
-- Compiling module cosim_ram_dual_port_regular

Top level modules:
	cosim_tb
End time: 09:01:08 on Apr 03,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
Reading pref.tcl

# 2022.2

# vsim -suppress 8607 -suppress 2249 -suppress 2685 -suppress 2718 -suppress 3017 -suppress 3722 -suppress 12110 -suppress 8891 "+nowarn8891" -c -do "set StdArithNoWarnings 1; run 1000000000000000ns; exit;" work.cosim_tb 
# Start time: 09:01:09 on Apr 03,2023
# //  ModelSim Microsemi Pro 2022.2 Apr 26 2022 Linux 3.10.0-1160.el7.x86_64
# //
# //  Copyright 1991-2022 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim Microsemi Pro and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.cosim_tb
# Loading work.row_cumulative_sum_top_tb
# Loading work.row_cumulative_sum_top
# Loading work.row_cumulative_sum_row_cumulative_sum
# Loading work.cosim_ram_dual_port
# Loading work.cosim_ram_dual_port_regular
# set StdArithNoWarnings 1
# 1
#  run 1000000000000000ns
# Running SW/HW co-simulation...
# Initializing memory grid at cycle =           0
# Storing memory contents grid at cycle =       40803
#           1 /           1 function calls completed.
# Number of calls:           1
# Cycle latency:       40804
# ** Note: $finish    : cosim_tb.sv(239)
#    Time: 816290 ns  Iteration: 1  Instance: /cosim_tb
# End time: 09:01:10 on Apr 03,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Info: Verifying RTL simulation
0	1	2	3	4	5	6	7	8	9	
1	2	3	4	5	6	7	8	9	10	
2	3	4	5	6	7	8	9	10	11	
3	4	5	6	7	8	9	10	11	12	
4	5	6	7	8	9	10	11	12	13	
5	6	7	8	9	10	11	12	13	14	
6	7	8	9	10	11	12	13	14	15	
7	8	9	10	11	12	13	14	15	16	
8	9	10	11	12	13	14	15	16	17	
9	10	11	12	13	14	15	16	17	18	

Retrieving hardware outputs from RTL simulation for row_cumulative_sum function call 1.
0	1	3	6	10	15	21	28	36	45	
1	3	6	10	15	21	28	36	45	55	
2	5	9	14	20	27	35	44	54	65	
3	7	12	18	25	33	42	52	63	75	
4	9	15	22	30	39	49	60	72	85	
5	11	18	26	35	45	56	68	81	95	
6	13	21	30	40	51	63	76	90	105	
7	15	24	34	45	57	70	84	99	115	
8	17	27	38	50	63	77	92	108	125	
9	19	30	42	55	69	84	100	117	135	
Number of calls: 1
Cycle latency: 40,804
SW/HW co-simulation: PASS
