#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xafa310 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xac9320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0xad06b0 .functor NOT 1, L_0xb26590, C4<0>, C4<0>, C4<0>;
L_0xb26370 .functor XOR 2, L_0xb26210, L_0xb262d0, C4<00>, C4<00>;
L_0xb26480 .functor XOR 2, L_0xb26370, L_0xb263e0, C4<00>, C4<00>;
v0xb22c70_0 .net *"_ivl_10", 1 0, L_0xb263e0;  1 drivers
v0xb22d70_0 .net *"_ivl_12", 1 0, L_0xb26480;  1 drivers
v0xb22e50_0 .net *"_ivl_2", 1 0, L_0xb26150;  1 drivers
v0xb22f10_0 .net *"_ivl_4", 1 0, L_0xb26210;  1 drivers
v0xb22ff0_0 .net *"_ivl_6", 1 0, L_0xb262d0;  1 drivers
v0xb23120_0 .net *"_ivl_8", 1 0, L_0xb26370;  1 drivers
v0xb23200_0 .net "a", 0 0, v0xb20b70_0;  1 drivers
v0xb232a0_0 .net "b", 0 0, v0xb20c10_0;  1 drivers
v0xb23340_0 .net "c", 0 0, v0xb20cb0_0;  1 drivers
v0xb233e0_0 .var "clk", 0 0;
v0xb23480_0 .net "d", 0 0, v0xb20df0_0;  1 drivers
v0xb23520_0 .net "out_pos_dut", 0 0, L_0xb25fc0;  1 drivers
v0xb235c0_0 .net "out_pos_ref", 0 0, L_0xb24c00;  1 drivers
v0xb23660_0 .net "out_sop_dut", 0 0, L_0xb25470;  1 drivers
v0xb23700_0 .net "out_sop_ref", 0 0, L_0xafb820;  1 drivers
v0xb237a0_0 .var/2u "stats1", 223 0;
v0xb23840_0 .var/2u "strobe", 0 0;
v0xb239f0_0 .net "tb_match", 0 0, L_0xb26590;  1 drivers
v0xb23ac0_0 .net "tb_mismatch", 0 0, L_0xad06b0;  1 drivers
v0xb23b60_0 .net "wavedrom_enable", 0 0, v0xb210c0_0;  1 drivers
v0xb23c30_0 .net "wavedrom_title", 511 0, v0xb21160_0;  1 drivers
L_0xb26150 .concat [ 1 1 0 0], L_0xb24c00, L_0xafb820;
L_0xb26210 .concat [ 1 1 0 0], L_0xb24c00, L_0xafb820;
L_0xb262d0 .concat [ 1 1 0 0], L_0xb25fc0, L_0xb25470;
L_0xb263e0 .concat [ 1 1 0 0], L_0xb24c00, L_0xafb820;
L_0xb26590 .cmp/eeq 2, L_0xb26150, L_0xb26480;
S_0xacd3e0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0xac9320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xad0a90 .functor AND 1, v0xb20cb0_0, v0xb20df0_0, C4<1>, C4<1>;
L_0xad0e70 .functor NOT 1, v0xb20b70_0, C4<0>, C4<0>, C4<0>;
L_0xad1250 .functor NOT 1, v0xb20c10_0, C4<0>, C4<0>, C4<0>;
L_0xad14d0 .functor AND 1, L_0xad0e70, L_0xad1250, C4<1>, C4<1>;
L_0xae8250 .functor AND 1, L_0xad14d0, v0xb20cb0_0, C4<1>, C4<1>;
L_0xafb820 .functor OR 1, L_0xad0a90, L_0xae8250, C4<0>, C4<0>;
L_0xb24080 .functor NOT 1, v0xb20c10_0, C4<0>, C4<0>, C4<0>;
L_0xb240f0 .functor OR 1, L_0xb24080, v0xb20df0_0, C4<0>, C4<0>;
L_0xb24200 .functor AND 1, v0xb20cb0_0, L_0xb240f0, C4<1>, C4<1>;
L_0xb242c0 .functor NOT 1, v0xb20b70_0, C4<0>, C4<0>, C4<0>;
L_0xb24390 .functor OR 1, L_0xb242c0, v0xb20c10_0, C4<0>, C4<0>;
L_0xb24400 .functor AND 1, L_0xb24200, L_0xb24390, C4<1>, C4<1>;
L_0xb24580 .functor NOT 1, v0xb20c10_0, C4<0>, C4<0>, C4<0>;
L_0xb245f0 .functor OR 1, L_0xb24580, v0xb20df0_0, C4<0>, C4<0>;
L_0xb24510 .functor AND 1, v0xb20cb0_0, L_0xb245f0, C4<1>, C4<1>;
L_0xb24780 .functor NOT 1, v0xb20b70_0, C4<0>, C4<0>, C4<0>;
L_0xb24880 .functor OR 1, L_0xb24780, v0xb20df0_0, C4<0>, C4<0>;
L_0xb24940 .functor AND 1, L_0xb24510, L_0xb24880, C4<1>, C4<1>;
L_0xb24af0 .functor XNOR 1, L_0xb24400, L_0xb24940, C4<0>, C4<0>;
v0xacffe0_0 .net *"_ivl_0", 0 0, L_0xad0a90;  1 drivers
v0xad03e0_0 .net *"_ivl_12", 0 0, L_0xb24080;  1 drivers
v0xad07c0_0 .net *"_ivl_14", 0 0, L_0xb240f0;  1 drivers
v0xad0ba0_0 .net *"_ivl_16", 0 0, L_0xb24200;  1 drivers
v0xad0f80_0 .net *"_ivl_18", 0 0, L_0xb242c0;  1 drivers
v0xad1360_0 .net *"_ivl_2", 0 0, L_0xad0e70;  1 drivers
v0xad15e0_0 .net *"_ivl_20", 0 0, L_0xb24390;  1 drivers
v0xb1f0e0_0 .net *"_ivl_24", 0 0, L_0xb24580;  1 drivers
v0xb1f1c0_0 .net *"_ivl_26", 0 0, L_0xb245f0;  1 drivers
v0xb1f2a0_0 .net *"_ivl_28", 0 0, L_0xb24510;  1 drivers
v0xb1f380_0 .net *"_ivl_30", 0 0, L_0xb24780;  1 drivers
v0xb1f460_0 .net *"_ivl_32", 0 0, L_0xb24880;  1 drivers
v0xb1f540_0 .net *"_ivl_36", 0 0, L_0xb24af0;  1 drivers
L_0x7fcaaf1bd018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xb1f600_0 .net *"_ivl_38", 0 0, L_0x7fcaaf1bd018;  1 drivers
v0xb1f6e0_0 .net *"_ivl_4", 0 0, L_0xad1250;  1 drivers
v0xb1f7c0_0 .net *"_ivl_6", 0 0, L_0xad14d0;  1 drivers
v0xb1f8a0_0 .net *"_ivl_8", 0 0, L_0xae8250;  1 drivers
v0xb1f980_0 .net "a", 0 0, v0xb20b70_0;  alias, 1 drivers
v0xb1fa40_0 .net "b", 0 0, v0xb20c10_0;  alias, 1 drivers
v0xb1fb00_0 .net "c", 0 0, v0xb20cb0_0;  alias, 1 drivers
v0xb1fbc0_0 .net "d", 0 0, v0xb20df0_0;  alias, 1 drivers
v0xb1fc80_0 .net "out_pos", 0 0, L_0xb24c00;  alias, 1 drivers
v0xb1fd40_0 .net "out_sop", 0 0, L_0xafb820;  alias, 1 drivers
v0xb1fe00_0 .net "pos0", 0 0, L_0xb24400;  1 drivers
v0xb1fec0_0 .net "pos1", 0 0, L_0xb24940;  1 drivers
L_0xb24c00 .functor MUXZ 1, L_0x7fcaaf1bd018, L_0xb24400, L_0xb24af0, C4<>;
S_0xb20040 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0xac9320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0xb20b70_0 .var "a", 0 0;
v0xb20c10_0 .var "b", 0 0;
v0xb20cb0_0 .var "c", 0 0;
v0xb20d50_0 .net "clk", 0 0, v0xb233e0_0;  1 drivers
v0xb20df0_0 .var "d", 0 0;
v0xb20ee0_0 .var/2u "fail", 0 0;
v0xb20f80_0 .var/2u "fail1", 0 0;
v0xb21020_0 .net "tb_match", 0 0, L_0xb26590;  alias, 1 drivers
v0xb210c0_0 .var "wavedrom_enable", 0 0;
v0xb21160_0 .var "wavedrom_title", 511 0;
E_0xadbdd0/0 .event negedge, v0xb20d50_0;
E_0xadbdd0/1 .event posedge, v0xb20d50_0;
E_0xadbdd0 .event/or E_0xadbdd0/0, E_0xadbdd0/1;
S_0xb20370 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0xb20040;
 .timescale -12 -12;
v0xb205b0_0 .var/2s "i", 31 0;
E_0xadbc70 .event posedge, v0xb20d50_0;
S_0xb206b0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0xb20040;
 .timescale -12 -12;
v0xb208b0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xb20990 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0xb20040;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xb21340 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0xac9320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xb24db0 .functor AND 1, v0xb20cb0_0, v0xb20df0_0, C4<1>, C4<1>;
L_0xb25060 .functor NOT 1, v0xb20b70_0, C4<0>, C4<0>, C4<0>;
L_0xb250f0 .functor NOT 1, v0xb20c10_0, C4<0>, C4<0>, C4<0>;
L_0xb25270 .functor AND 1, L_0xb25060, L_0xb250f0, C4<1>, C4<1>;
L_0xb253b0 .functor AND 1, L_0xb25270, v0xb20cb0_0, C4<1>, C4<1>;
L_0xb25470 .functor OR 1, L_0xb24db0, L_0xb253b0, C4<0>, C4<0>;
L_0xb25610 .functor NOT 1, v0xb20c10_0, C4<0>, C4<0>, C4<0>;
L_0xb25680 .functor OR 1, L_0xb25610, v0xb20df0_0, C4<0>, C4<0>;
L_0xb25790 .functor AND 1, v0xb20cb0_0, L_0xb25680, C4<1>, C4<1>;
L_0xb25850 .functor NOT 1, v0xb20b70_0, C4<0>, C4<0>, C4<0>;
L_0xb25a30 .functor OR 1, L_0xb25850, v0xb20c10_0, C4<0>, C4<0>;
L_0xb25aa0 .functor AND 1, L_0xb25790, L_0xb25a30, C4<1>, C4<1>;
L_0xb25c20 .functor NOT 1, v0xb20b70_0, C4<0>, C4<0>, C4<0>;
L_0xb25c90 .functor OR 1, L_0xb25c20, v0xb20df0_0, C4<0>, C4<0>;
L_0xb25bb0 .functor AND 1, v0xb20cb0_0, L_0xb25c90, C4<1>, C4<1>;
L_0xb25e20 .functor XNOR 1, L_0xb25aa0, L_0xb25bb0, C4<0>, C4<0>;
v0xb21500_0 .net *"_ivl_0", 0 0, L_0xb24db0;  1 drivers
v0xb215e0_0 .net *"_ivl_12", 0 0, L_0xb25610;  1 drivers
v0xb216c0_0 .net *"_ivl_14", 0 0, L_0xb25680;  1 drivers
v0xb217b0_0 .net *"_ivl_16", 0 0, L_0xb25790;  1 drivers
v0xb21890_0 .net *"_ivl_18", 0 0, L_0xb25850;  1 drivers
v0xb219c0_0 .net *"_ivl_2", 0 0, L_0xb25060;  1 drivers
v0xb21aa0_0 .net *"_ivl_20", 0 0, L_0xb25a30;  1 drivers
v0xb21b80_0 .net *"_ivl_24", 0 0, L_0xb25c20;  1 drivers
v0xb21c60_0 .net *"_ivl_26", 0 0, L_0xb25c90;  1 drivers
v0xb21dd0_0 .net *"_ivl_30", 0 0, L_0xb25e20;  1 drivers
L_0x7fcaaf1bd060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xb21e90_0 .net *"_ivl_32", 0 0, L_0x7fcaaf1bd060;  1 drivers
v0xb21f70_0 .net *"_ivl_4", 0 0, L_0xb250f0;  1 drivers
v0xb22050_0 .net *"_ivl_6", 0 0, L_0xb25270;  1 drivers
v0xb22130_0 .net *"_ivl_8", 0 0, L_0xb253b0;  1 drivers
v0xb22210_0 .net "a", 0 0, v0xb20b70_0;  alias, 1 drivers
v0xb222b0_0 .net "b", 0 0, v0xb20c10_0;  alias, 1 drivers
v0xb223a0_0 .net "c", 0 0, v0xb20cb0_0;  alias, 1 drivers
v0xb225a0_0 .net "d", 0 0, v0xb20df0_0;  alias, 1 drivers
v0xb22690_0 .net "out_pos", 0 0, L_0xb25fc0;  alias, 1 drivers
v0xb22750_0 .net "out_sop", 0 0, L_0xb25470;  alias, 1 drivers
v0xb22810_0 .net "pos0", 0 0, L_0xb25aa0;  1 drivers
v0xb228d0_0 .net "pos1", 0 0, L_0xb25bb0;  1 drivers
L_0xb25fc0 .functor MUXZ 1, L_0x7fcaaf1bd060, L_0xb25aa0, L_0xb25e20, C4<>;
S_0xb22a50 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0xac9320;
 .timescale -12 -12;
E_0xac59f0 .event anyedge, v0xb23840_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xb23840_0;
    %nor/r;
    %assign/vec4 v0xb23840_0, 0;
    %wait E_0xac59f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xb20040;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb20ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb20f80_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xb20040;
T_4 ;
    %wait E_0xadbdd0;
    %load/vec4 v0xb21020_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb20ee0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xb20040;
T_5 ;
    %wait E_0xadbc70;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb20df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb20cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb20c10_0, 0;
    %assign/vec4 v0xb20b70_0, 0;
    %wait E_0xadbc70;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb20df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb20cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb20c10_0, 0;
    %assign/vec4 v0xb20b70_0, 0;
    %wait E_0xadbc70;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb20df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb20cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb20c10_0, 0;
    %assign/vec4 v0xb20b70_0, 0;
    %wait E_0xadbc70;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb20df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb20cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb20c10_0, 0;
    %assign/vec4 v0xb20b70_0, 0;
    %wait E_0xadbc70;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb20df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb20cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb20c10_0, 0;
    %assign/vec4 v0xb20b70_0, 0;
    %wait E_0xadbc70;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb20df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb20cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb20c10_0, 0;
    %assign/vec4 v0xb20b70_0, 0;
    %wait E_0xadbc70;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb20df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb20cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb20c10_0, 0;
    %assign/vec4 v0xb20b70_0, 0;
    %wait E_0xadbc70;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb20df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb20cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb20c10_0, 0;
    %assign/vec4 v0xb20b70_0, 0;
    %wait E_0xadbc70;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb20df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb20cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb20c10_0, 0;
    %assign/vec4 v0xb20b70_0, 0;
    %wait E_0xadbc70;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb20df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb20cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb20c10_0, 0;
    %assign/vec4 v0xb20b70_0, 0;
    %wait E_0xadbc70;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb20df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb20cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb20c10_0, 0;
    %assign/vec4 v0xb20b70_0, 0;
    %wait E_0xadbc70;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb20df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb20cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb20c10_0, 0;
    %assign/vec4 v0xb20b70_0, 0;
    %wait E_0xadbc70;
    %load/vec4 v0xb20ee0_0;
    %store/vec4 v0xb20f80_0, 0, 1;
    %fork t_1, S_0xb20370;
    %jmp t_0;
    .scope S_0xb20370;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xb205b0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0xb205b0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0xadbc70;
    %load/vec4 v0xb205b0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xb20df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb20cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb20c10_0, 0;
    %assign/vec4 v0xb20b70_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xb205b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xb205b0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0xb20040;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xadbdd0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xb20df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb20cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb20c10_0, 0;
    %assign/vec4 v0xb20b70_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0xb20ee0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0xb20f80_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xac9320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb233e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb23840_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xac9320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xb233e0_0;
    %inv;
    %store/vec4 v0xb233e0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xac9320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0xb20d50_0, v0xb23ac0_0, v0xb23200_0, v0xb232a0_0, v0xb23340_0, v0xb23480_0, v0xb23700_0, v0xb23660_0, v0xb235c0_0, v0xb23520_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xac9320;
T_9 ;
    %load/vec4 v0xb237a0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xb237a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xb237a0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0xb237a0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0xb237a0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xb237a0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0xb237a0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xb237a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xb237a0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xb237a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xac9320;
T_10 ;
    %wait E_0xadbdd0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xb237a0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb237a0_0, 4, 32;
    %load/vec4 v0xb239f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xb237a0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb237a0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xb237a0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb237a0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xb23700_0;
    %load/vec4 v0xb23700_0;
    %load/vec4 v0xb23660_0;
    %xor;
    %load/vec4 v0xb23700_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xb237a0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb237a0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xb237a0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb237a0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0xb235c0_0;
    %load/vec4 v0xb235c0_0;
    %load/vec4 v0xb23520_0;
    %xor;
    %load/vec4 v0xb235c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0xb237a0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb237a0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0xb237a0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb237a0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can30_depth0/machine/ece241_2013_q2/iter0/response2/top_module.sv";
