v 20130925 2
C 40000 40000 0 0 0 title-B.sym
C 44500 42600 1 0 0 gnd-1.sym
C 44400 43800 1 270 0 voltage-3.sym
{
T 45100 43600 5 8 0 0 270 0 1
device=VOLTAGE_SOURCE
T 44900 43600 5 10 1 1 0 0 1
refdes=V1
T 45100 43400 5 10 1 1 180 0 1
value=3
}
C 44400 43800 1 0 0 vcc-1.sym
C 44500 44300 1 0 0 gnd-1.sym
C 43500 46100 1 0 0 spice-model-1.sym
{
T 43600 46800 5 10 0 1 0 0 1
device=model
T 43600 46700 5 10 1 1 0 0 1
refdes=A1
T 44800 46400 5 10 1 1 0 0 1
model-name=DTRIGGER
T 44000 46200 5 10 1 1 0 0 1
file=dtrigger.lib
}
N 44600 45800 44600 45900 4
{
T 44800 45700 5 10 1 1 0 0 1
netname=Clock
}
C 45900 42900 1 0 0 d42.sym
{
T 47700 44700 5 10 0 0 0 0 1
device=d-trigger
T 47200 44900 5 10 1 1 0 6 1
refdes=U1
T 46200 42900 5 10 0 1 0 0 1
model-name=DTRIGGER
}
N 45800 44500 45800 45900 4
N 45800 44500 45900 44500 4
N 47500 44500 47900 44500 4
{
T 47700 44200 5 10 1 1 0 0 1
netname=OUT31
}
C 44300 44600 1 0 0 vpulse-1.sym
{
T 45000 44850 5 10 1 1 0 0 1
refdes=V2
T 45000 45450 5 10 0 0 0 0 1
device=vpulse
T 45000 45650 5 10 0 0 0 0 1
footprint=none
T 45200 44950 5 10 0 1 0 0 1
value=pulse 0 3 1 1p 1p 1 2
}
C 49300 42900 1 0 0 d42.sym
{
T 51100 44700 5 10 0 0 0 0 1
device=d-trigger
T 50600 44900 5 10 1 1 0 6 1
refdes=U2
T 49300 42900 5 10 0 1 0 0 1
model-name=DTRIGGER
}
N 50900 44500 51300 44500 4
{
T 51100 44200 5 10 1 1 0 0 1
netname=OUT3
}
N 49300 43500 49000 43500 4
{
T 48800 43200 5 10 1 1 0 0 1
netname=Clock
}
N 45900 43500 45600 43500 4
{
T 45400 43200 5 10 1 1 0 0 1
netname=Clock
}
C 46500 46100 1 0 0 spice-model-1.sym
{
T 46600 46800 5 10 0 1 0 0 1
device=model
T 46600 46700 5 10 1 1 0 0 1
refdes=A2
T 47800 46400 5 10 1 1 0 0 1
model-name=NOR
T 47000 46200 5 10 1 1 0 0 1
file=nor.lib
}
C 43600 44000 1 90 0 resistor-2.sym
{
T 43250 44400 5 10 0 0 90 0 1
device=RESISTOR
T 43700 44500 5 10 1 1 0 0 1
refdes=R1
T 44000 44400 5 10 1 1 180 0 1
value=10k
}
C 43700 42900 1 90 0 capacitor-1.sym
{
T 43000 43100 5 10 0 0 90 0 1
device=CAPACITOR
T 42800 43100 5 10 0 0 90 0 1
symversion=0.1
T 43400 43700 5 10 1 1 180 0 1
refdes=C1
T 43600 43100 5 10 1 1 0 0 1
value=0.1u
}
C 43400 42600 1 0 0 gnd-1.sym
C 43300 44900 1 0 0 vcc-1.sym
N 43500 44000 43500 43800 4
N 43500 43900 43800 43900 4
{
T 43700 43600 5 10 1 1 0 0 1
netname=CLR
}
C 49300 46300 1 0 0 spice-directive-1.sym
{
T 49400 46600 5 10 0 1 0 0 1
device=directive
T 49400 46700 5 10 1 1 0 0 1
refdes=A3
T 49400 46400 5 10 0 1 0 0 1
file=unknown
T 49400 46400 5 10 1 1 0 0 1
value=.ic v(CLR)=0
}
N 50100 42700 50100 42900 4
{
T 50300 42700 5 10 1 1 0 0 1
netname=CLR
}
N 46700 42600 46700 42900 4
{
T 46900 42700 5 10 1 1 0 0 1
netname=CLR
}
N 49100 45200 49200 45200 4
N 49200 45200 49200 44500 4
N 49300 44500 49200 44500 4
N 51100 44500 51100 45900 4
N 51100 45900 45800 45900 4
N 47800 45000 47700 45000 4
N 47700 45000 47700 44500 4
N 47800 45400 47700 45400 4
N 47700 45400 47700 45900 4
C 47800 44700 1 0 0 nor42.sym
{
T 48200 46600 5 10 0 0 0 0 1
device=nor
T 48100 45600 5 10 1 1 0 0 1
refdes=U3
T 47800 44700 5 10 0 1 0 0 1
model-name=NOR
}
