// Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
// Date        : Wed Jun 27 16:04:53 2018
// Host        : nick-laptop running 64-bit Ubuntu 16.04.4 LTS
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_hog_0_4_sim_netlist.v
// Design      : design_1_hog_0_4
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg484-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_computeHistogram0
   (sum_address1,
    CO,
    \tmp_70_reg_2418_reg[0] ,
    DOBDO,
    \tmp_73_reg_2427_reg[0] ,
    \tmp_72_reg_2436_reg[0] ,
    \q0_reg[7] ,
    image_buffer0_1_address0,
    \q0_reg[7]_0 ,
    image_buffer0_2_address0,
    \q0_reg[7]_1 ,
    image_buffer0_3_address0,
    \q0_reg[7]_2 ,
    image_buffer0_4_address0,
    \q0_reg[7]_3 ,
    image_buffer0_5_address0,
    \q0_reg[7]_4 ,
    image_buffer0_6_address0,
    \q0_reg[7]_5 ,
    image_buffer0_7_address0,
    \q0_reg[7]_6 ,
    image_buffer0_8_address0,
    \q0_reg[7]_7 ,
    image_buffer0_9_address0,
    \q0_reg[7]_8 ,
    image_buffer0_10_address0,
    \q0_reg[7]_9 ,
    image_buffer0_11_address0,
    \q0_reg[7]_10 ,
    image_buffer0_12_address0,
    \q0_reg[7]_11 ,
    image_buffer0_13_address0,
    \q0_reg[7]_12 ,
    image_buffer0_14_address0,
    \q0_reg[7]_13 ,
    image_buffer0_15_address0,
    \q0_reg[7]_14 ,
    image_buffer0_16_address0,
    WEA,
    ram_reg,
    \i1_reg_848_reg[1]_0 ,
    D,
    \q1_reg[7] ,
    \q1_reg[6] ,
    \q1_reg[7]_0 ,
    sum_addr_2_reg_1953,
    E,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_2 ,
    \q0_reg[0]_3 ,
    \q1_reg[7]_1 ,
    \q0_reg[0]_4 ,
    \q0_reg[0]_5 ,
    \q0_reg[0]_6 ,
    \q1_reg[7]_2 ,
    \q1_reg[7]_3 ,
    \q0_reg[0]_7 ,
    \q0_reg[0]_8 ,
    \q0_reg[0]_9 ,
    \q0_reg[0]_10 ,
    \q0_reg[0]_11 ,
    image_buffer_16_address1,
    \q0_reg[0]_12 ,
    \q0_reg[0]_13 ,
    descriptor0_V_ce0,
    ADDRARDADDR,
    ap_enable_reg_pp0_iter4,
    ram_reg_0,
    descriptor0_V_we1,
    \q1_reg[0] ,
    image_buffer0_0_address0,
    WEBWE,
    ram_reg_1,
    sum0_we1,
    ap_reg_grp_computeHistogram0_fu_955_ap_start_reg,
    \q0_reg[7]_15 ,
    tmp_75_fu_1766_p2,
    tmp_74_fu_1775_p2,
    \tmp_66_reg_2400_reg[0] ,
    descriptor_V_address1,
    \tmp_33_reg_705_reg[0] ,
    \tmp_28_reg_689_reg[0] ,
    \tmp_26_reg_685_reg[0] ,
    \tmp_28_reg_689_reg[0]_0 ,
    \tmp_31_reg_697_reg[0] ,
    \tmp_28_reg_689_reg[0]_1 ,
    descriptor_V_d1,
    sum_d1,
    ap_clk,
    Q,
    \abs_reg_2393_reg[7]_0 ,
    \ap_pipeline_reg_pp0_iter7_abs2_reg_2377_reg[7] ,
    \ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_0 ,
    S,
    \ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_1 ,
    p_0_in,
    p_0_in_0,
    p_0_in_1,
    p_0_in_2,
    p_0_in_3,
    p_0_in_4,
    p_0_in_5,
    p_0_in_6,
    p_0_in_7,
    p_0_in_8,
    p_0_in_9,
    p_0_in_10,
    p_0_in_11,
    p_0_in_12,
    p_0_in_13,
    p_0_in_14,
    \ap_CS_fsm_reg[9] ,
    ap_reg_grp_computeHistogram0_fu_955_ap_start,
    \ap_CS_fsm_reg[4]_0 ,
    ap_reg_grp_computeHistogram1_fu_987_ap_start,
    \tmp_40_reg_1655_reg[5] ,
    ap_enable_reg_pp0_iter23_reg,
    ap_enable_reg_pp0_iter23_reg_0,
    grp_normalizeHisto0_fu_1019_descriptor_V_ce0,
    grp_normalizeHisto0_fu_1019_sum_address0,
    \tmp1_reg_639_reg[5] ,
    ap_pipeline_reg_pp0_iter7_tmp_reg_618,
    DOADO,
    \ap_pipeline_reg_pp0_iter8_abs2_reg_2377_reg[7] ,
    \ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0 ,
    lut01_ce0,
    \reg_1232_reg[7]_0 ,
    lut12_ce0,
    ADDRBWRADDR,
    lut23_ce0,
    \ap_pipeline_reg_pp0_iter6_tmp_65_reg_2360_reg[7] ,
    lut34_ce0,
    \ap_pipeline_reg_pp0_iter7_tmp_67_reg_2348_reg[7] ,
    ap_rst_n,
    ap_rst_n_inv,
    ram_reg_2,
    ram_reg_3,
    sum_q0,
    \q1_reg[7]_4 ,
    \q1_reg[7]_5 ,
    \q1_reg[7]_6 ,
    \q1_reg[7]_7 ,
    \q1_reg[7]_8 ,
    \q1_reg[7]_9 ,
    \q1_reg[7]_10 ,
    \q1_reg[7]_11 ,
    \q1_reg[7]_12 ,
    \q1_reg[7]_13 ,
    \q1_reg[7]_14 ,
    \q1_reg[7]_15 ,
    \q1_reg[7]_16 ,
    \q1_reg[7]_17 ,
    \q1_reg[7]_18 ,
    \q1_reg[7]_19 ,
    \q0_reg[7]_16 ,
    \q0_reg[7]_17 ,
    \q0_reg[7]_18 ,
    \q0_reg[7]_19 ,
    \q0_reg[7]_20 ,
    \q0_reg[7]_21 ,
    \q0_reg[7]_22 ,
    \q0_reg[7]_23 ,
    \q0_reg[7]_24 ,
    \q0_reg[7]_25 ,
    \q0_reg[7]_26 ,
    \q0_reg[7]_27 ,
    \q0_reg[7]_28 ,
    \q0_reg[7]_29 ,
    \q0_reg[7]_30 ,
    \q0_reg[7]_31 ,
    \q0_reg[7]_32 ,
    \q0_reg[7]_33 );
  output [0:0]sum_address1;
  output [0:0]CO;
  output [0:0]\tmp_70_reg_2418_reg[0] ;
  output [7:0]DOBDO;
  output [0:0]\tmp_73_reg_2427_reg[0] ;
  output [0:0]\tmp_72_reg_2436_reg[0] ;
  output \q0_reg[7] ;
  output [5:0]image_buffer0_1_address0;
  output \q0_reg[7]_0 ;
  output [5:0]image_buffer0_2_address0;
  output \q0_reg[7]_1 ;
  output [5:0]image_buffer0_3_address0;
  output \q0_reg[7]_2 ;
  output [5:0]image_buffer0_4_address0;
  output \q0_reg[7]_3 ;
  output [5:0]image_buffer0_5_address0;
  output \q0_reg[7]_4 ;
  output [5:0]image_buffer0_6_address0;
  output \q0_reg[7]_5 ;
  output [5:0]image_buffer0_7_address0;
  output \q0_reg[7]_6 ;
  output [5:0]image_buffer0_8_address0;
  output \q0_reg[7]_7 ;
  output [5:0]image_buffer0_9_address0;
  output \q0_reg[7]_8 ;
  output [5:0]image_buffer0_10_address0;
  output \q0_reg[7]_9 ;
  output [5:0]image_buffer0_11_address0;
  output \q0_reg[7]_10 ;
  output [5:0]image_buffer0_12_address0;
  output \q0_reg[7]_11 ;
  output [5:0]image_buffer0_13_address0;
  output \q0_reg[7]_12 ;
  output [5:0]image_buffer0_14_address0;
  output \q0_reg[7]_13 ;
  output [5:0]image_buffer0_15_address0;
  output \q0_reg[7]_14 ;
  output [5:0]image_buffer0_16_address0;
  output [0:0]WEA;
  output [0:0]ram_reg;
  output [0:0]\i1_reg_848_reg[1]_0 ;
  output [1:0]D;
  output \q1_reg[7] ;
  output \q1_reg[6] ;
  output \q1_reg[7]_0 ;
  output sum_addr_2_reg_1953;
  output [0:0]E;
  output [0:0]\q0_reg[0] ;
  output [0:0]\q0_reg[0]_0 ;
  output [0:0]\q0_reg[0]_1 ;
  output [0:0]\q0_reg[0]_2 ;
  output [0:0]\q0_reg[0]_3 ;
  output \q1_reg[7]_1 ;
  output [0:0]\q0_reg[0]_4 ;
  output [0:0]\q0_reg[0]_5 ;
  output [0:0]\q0_reg[0]_6 ;
  output \q1_reg[7]_2 ;
  output \q1_reg[7]_3 ;
  output [0:0]\q0_reg[0]_7 ;
  output [0:0]\q0_reg[0]_8 ;
  output [0:0]\q0_reg[0]_9 ;
  output [0:0]\q0_reg[0]_10 ;
  output [0:0]\q0_reg[0]_11 ;
  output [2:0]image_buffer_16_address1;
  output [0:0]\q0_reg[0]_12 ;
  output [0:0]\q0_reg[0]_13 ;
  output descriptor0_V_ce0;
  output [0:0]ADDRARDADDR;
  output ap_enable_reg_pp0_iter4;
  output [6:0]ram_reg_0;
  output descriptor0_V_we1;
  output [0:0]\q1_reg[0] ;
  output [3:0]image_buffer0_0_address0;
  output [0:0]WEBWE;
  output [0:0]ram_reg_1;
  output sum0_we1;
  output ap_reg_grp_computeHistogram0_fu_955_ap_start_reg;
  output [0:0]\q0_reg[7]_15 ;
  output [0:0]tmp_75_fu_1766_p2;
  output [0:0]tmp_74_fu_1775_p2;
  output [6:0]\tmp_66_reg_2400_reg[0] ;
  output [6:0]descriptor_V_address1;
  output [0:0]\tmp_33_reg_705_reg[0] ;
  output [0:0]\tmp_28_reg_689_reg[0] ;
  output [0:0]\tmp_26_reg_685_reg[0] ;
  output [0:0]\tmp_28_reg_689_reg[0]_0 ;
  output [0:0]\tmp_31_reg_697_reg[0] ;
  output [0:0]\tmp_28_reg_689_reg[0]_1 ;
  output [14:0]descriptor_V_d1;
  output [31:0]sum_d1;
  input ap_clk;
  input [7:0]Q;
  input [7:0]\abs_reg_2393_reg[7]_0 ;
  input [7:0]\ap_pipeline_reg_pp0_iter7_abs2_reg_2377_reg[7] ;
  input [7:0]\ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_0 ;
  input [3:0]S;
  input [3:0]\ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_1 ;
  input p_0_in;
  input p_0_in_0;
  input p_0_in_1;
  input p_0_in_2;
  input p_0_in_3;
  input p_0_in_4;
  input p_0_in_5;
  input p_0_in_6;
  input p_0_in_7;
  input p_0_in_8;
  input p_0_in_9;
  input p_0_in_10;
  input p_0_in_11;
  input p_0_in_12;
  input p_0_in_13;
  input p_0_in_14;
  input [2:0]\ap_CS_fsm_reg[9] ;
  input ap_reg_grp_computeHistogram0_fu_955_ap_start;
  input [1:0]\ap_CS_fsm_reg[4]_0 ;
  input ap_reg_grp_computeHistogram1_fu_987_ap_start;
  input [5:0]\tmp_40_reg_1655_reg[5] ;
  input ap_enable_reg_pp0_iter23_reg;
  input ap_enable_reg_pp0_iter23_reg_0;
  input grp_normalizeHisto0_fu_1019_descriptor_V_ce0;
  input grp_normalizeHisto0_fu_1019_sum_address0;
  input [5:0]\tmp1_reg_639_reg[5] ;
  input ap_pipeline_reg_pp0_iter7_tmp_reg_618;
  input [13:0]DOADO;
  input [7:0]\ap_pipeline_reg_pp0_iter8_abs2_reg_2377_reg[7] ;
  input [7:0]\ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0 ;
  input lut01_ce0;
  input [7:0]\reg_1232_reg[7]_0 ;
  input lut12_ce0;
  input [7:0]ADDRBWRADDR;
  input lut23_ce0;
  input [7:0]\ap_pipeline_reg_pp0_iter6_tmp_65_reg_2360_reg[7] ;
  input lut34_ce0;
  input [7:0]\ap_pipeline_reg_pp0_iter7_tmp_67_reg_2348_reg[7] ;
  input ap_rst_n;
  input ap_rst_n_inv;
  input [0:0]ram_reg_2;
  input [2:0]ram_reg_3;
  input [31:0]sum_q0;
  input [7:0]\q1_reg[7]_4 ;
  input [7:0]\q1_reg[7]_5 ;
  input [7:0]\q1_reg[7]_6 ;
  input [7:0]\q1_reg[7]_7 ;
  input [7:0]\q1_reg[7]_8 ;
  input [7:0]\q1_reg[7]_9 ;
  input [7:0]\q1_reg[7]_10 ;
  input [7:0]\q1_reg[7]_11 ;
  input [7:0]\q1_reg[7]_12 ;
  input [7:0]\q1_reg[7]_13 ;
  input [7:0]\q1_reg[7]_14 ;
  input [7:0]\q1_reg[7]_15 ;
  input [7:0]\q1_reg[7]_16 ;
  input [7:0]\q1_reg[7]_17 ;
  input [7:0]\q1_reg[7]_18 ;
  input [7:0]\q1_reg[7]_19 ;
  input [7:0]\q0_reg[7]_16 ;
  input [7:0]\q0_reg[7]_17 ;
  input [7:0]\q0_reg[7]_18 ;
  input [7:0]\q0_reg[7]_19 ;
  input [7:0]\q0_reg[7]_20 ;
  input [7:0]\q0_reg[7]_21 ;
  input [7:0]\q0_reg[7]_22 ;
  input [7:0]\q0_reg[7]_23 ;
  input [7:0]\q0_reg[7]_24 ;
  input [7:0]\q0_reg[7]_25 ;
  input [7:0]\q0_reg[7]_26 ;
  input [7:0]\q0_reg[7]_27 ;
  input [7:0]\q0_reg[7]_28 ;
  input [7:0]\q0_reg[7]_29 ;
  input [7:0]\q0_reg[7]_30 ;
  input [7:0]\q0_reg[7]_31 ;
  input [7:0]\q0_reg[7]_32 ;
  input [7:0]\q0_reg[7]_33 ;

  wire [0:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [0:0]CO;
  wire [1:0]D;
  wire [13:0]DOADO;
  wire [7:0]DOBDO;
  wire [0:0]E;
  wire [7:0]Gx_fu_1589_p2;
  wire [7:0]Gy_fu_1614_p2;
  wire [7:0]Q;
  wire [3:0]S;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire [7:1]abs5_fu_1697_p3;
  wire [7:0]abs5_reg_2377;
  wire abs5_reg_23770;
  wire [7:1]abs_fu_1713_p3;
  wire [7:0]abs_reg_2393;
  wire abs_reg_23930;
  wire [7:0]\abs_reg_2393_reg[7]_0 ;
  wire abscond5_reg_2337;
  wire \abscond5_reg_2337[0]_i_1_n_8 ;
  wire abscond7_reg_2332;
  wire \abscond7_reg_2332[0]_i_1_n_8 ;
  wire \ap_CS_fsm[3]_i_2_n_8 ;
  wire \ap_CS_fsm[8]_i_2_n_8 ;
  wire ap_CS_fsm_pp0_stage0;
  wire [1:0]\ap_CS_fsm_reg[4]_0 ;
  wire [2:0]\ap_CS_fsm_reg[9] ;
  wire \ap_CS_fsm_reg_n_8_[0] ;
  wire ap_CS_fsm_state2;
  wire [4:1]ap_NS_fsm;
  wire ap_clk;
  wire ap_condition_1036;
  wire ap_condition_920;
  wire ap_condition_935;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter00;
  wire ap_enable_reg_pp0_iter0_i_1_n_8;
  wire ap_enable_reg_pp0_iter0_i_4_n_8;
  wire ap_enable_reg_pp0_iter10;
  wire ap_enable_reg_pp0_iter11;
  wire ap_enable_reg_pp0_iter12;
  wire ap_enable_reg_pp0_iter13;
  wire ap_enable_reg_pp0_iter1_i_1_n_8;
  wire ap_enable_reg_pp0_iter1_reg_n_8;
  wire ap_enable_reg_pp0_iter23_reg;
  wire ap_enable_reg_pp0_iter23_reg_0;
  wire ap_enable_reg_pp0_iter2_i_1_n_8;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter7;
  wire ap_enable_reg_pp0_iter8;
  wire ap_enable_reg_pp0_iter9;
  wire [3:3]ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062;
  wire \ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062[0]_i_1_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062[1]_i_1_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062[2]_i_1_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062[2]_i_3_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062_reg_n_8_[0] ;
  wire \ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062_reg_n_8_[1] ;
  wire \ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062_reg_n_8_[2] ;
  wire ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062;
  wire \ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062[0]_i_1_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062[1]_i_1_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062[2]_i_1_n_8 ;
  wire [7:0]ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[0]_i_1_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[0]_i_5_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[0]_i_6_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[0]_i_7_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[0]_i_8_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[1]_i_1_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[1]_i_5_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[1]_i_6_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[1]_i_7_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[1]_i_8_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[2]_i_1_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[2]_i_5_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[2]_i_6_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[2]_i_7_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[2]_i_8_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[3]_i_1_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[3]_i_5_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[3]_i_6_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[3]_i_7_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[3]_i_8_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[4]_i_1_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[4]_i_5_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[4]_i_6_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[4]_i_7_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[4]_i_8_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[5]_i_1_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[5]_i_5_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[5]_i_6_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[5]_i_7_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[5]_i_8_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[6]_i_1_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[6]_i_5_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[6]_i_6_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[6]_i_7_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[6]_i_8_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[7]_i_1_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[7]_i_5_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[7]_i_6_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[7]_i_7_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[7]_i_8_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[0]_i_2_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[0]_i_3_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[0]_i_4_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[1]_i_2_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[1]_i_3_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[1]_i_4_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[2]_i_2_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[2]_i_3_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[2]_i_4_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[3]_i_2_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[3]_i_3_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[3]_i_4_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[4]_i_2_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[4]_i_3_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[4]_i_4_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[5]_i_2_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[5]_i_3_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[5]_i_4_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[6]_i_2_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[6]_i_3_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[6]_i_4_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]_i_2_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]_i_3_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]_i_4_n_8 ;
  wire [7:0]ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[0]_i_1_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[0]_i_2_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[0]_i_3_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[0]_i_4_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[1]_i_1_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[1]_i_2_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[1]_i_3_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[1]_i_4_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[2]_i_1_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[2]_i_2_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[2]_i_3_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[2]_i_4_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[3]_i_1_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[3]_i_2_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[3]_i_3_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[3]_i_4_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[4]_i_1_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[4]_i_2_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[4]_i_3_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[4]_i_4_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[5]_i_1_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[5]_i_2_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[5]_i_3_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[5]_i_4_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[6]_i_1_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[6]_i_2_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[6]_i_3_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[6]_i_4_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[7]_i_1_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[7]_i_2_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[7]_i_3_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[7]_i_4_n_8 ;
  wire [7:0]ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[0]_i_1_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[0]_i_2_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[0]_i_3_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[0]_i_4_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[1]_i_1_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[1]_i_2_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[1]_i_3_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[1]_i_4_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[2]_i_1_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[2]_i_2_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[2]_i_3_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[2]_i_4_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[3]_i_1_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[3]_i_2_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[3]_i_3_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[3]_i_4_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[4]_i_1_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[4]_i_2_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[4]_i_3_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[4]_i_4_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[5]_i_1_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[5]_i_2_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[5]_i_3_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[5]_i_4_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[6]_i_1_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[6]_i_2_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[6]_i_3_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[6]_i_4_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[7]_i_1_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[7]_i_2_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[7]_i_3_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[7]_i_4_n_8 ;
  wire [7:0]ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[0]_i_1_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[0]_i_2_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[0]_i_5_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[0]_i_6_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[0]_i_7_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[0]_i_8_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[1]_i_1_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[1]_i_2_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[1]_i_5_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[1]_i_6_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[1]_i_7_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[1]_i_8_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[2]_i_1_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[2]_i_2_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[2]_i_5_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[2]_i_6_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[2]_i_7_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[2]_i_8_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[3]_i_1_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[3]_i_2_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[3]_i_5_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[3]_i_6_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[3]_i_7_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[3]_i_8_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[4]_i_1_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[4]_i_2_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[4]_i_5_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[4]_i_6_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[4]_i_7_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[4]_i_8_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[5]_i_1_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[5]_i_2_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[5]_i_5_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[5]_i_6_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[5]_i_7_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[5]_i_8_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[6]_i_1_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[6]_i_2_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[6]_i_5_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[6]_i_6_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[6]_i_7_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[6]_i_8_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[7]_i_1_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[7]_i_2_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[7]_i_5_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[7]_i_6_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[7]_i_7_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[7]_i_8_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[0]_i_3_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[0]_i_4_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[1]_i_3_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[1]_i_4_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[2]_i_3_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[2]_i_4_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[3]_i_3_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[3]_i_4_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[4]_i_3_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[4]_i_4_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[5]_i_3_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[5]_i_4_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[6]_i_3_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[6]_i_4_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7]_i_3_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7]_i_4_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter8_bin_index_8_reg_1062[2]_i_1_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter8_bin_index_8_reg_1062_reg_n_8_[2] ;
  wire \ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062[0]_i_1_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062[2]_i_1_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062[2]_i_2_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062_reg_n_8_[0] ;
  wire \ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062_reg_n_8_[2] ;
  wire ap_pipeline_reg_pp0_iter10_exitcond_flatten3_reg_1895;
  wire ap_pipeline_reg_pp0_iter10_tmp_111_reg_2214;
  wire ap_pipeline_reg_pp0_iter10_tmp_113_reg_1948;
  wire ap_pipeline_reg_pp0_iter10_tmp_82_reg_1924;
  wire [1:0]ap_pipeline_reg_pp0_iter10_y_offset_cast_mid2_reg_1938;
  wire ap_pipeline_reg_pp0_iter11_exitcond_flatten3_reg_1895;
  wire \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[0]_srl6_n_8 ;
  wire \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[1]_srl6_n_8 ;
  wire \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[2]_srl6_n_8 ;
  wire \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[3]_srl6_n_8 ;
  wire \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[4]_srl6_n_8 ;
  wire \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[5]_srl6_n_8 ;
  wire \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[6]_srl6_n_8 ;
  wire \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[7]_srl6_n_8 ;
  wire \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[8]_srl6_n_8 ;
  wire \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[9]_srl6_n_8 ;
  wire ap_pipeline_reg_pp0_iter12_exitcond_flatten3_reg_1895;
  wire [9:0]ap_pipeline_reg_pp0_iter12_mag_reg_2342;
  wire ap_pipeline_reg_pp0_iter13_exitcond_flatten3_reg_1895;
  wire ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895;
  wire \ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895[0]_i_1_n_8 ;
  wire \ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895_reg_n_8_[0] ;
  wire \ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895_reg_n_8_[0] ;
  wire ap_pipeline_reg_pp0_iter2_sum_addr_2_reg_1953;
  wire [4:0]ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943;
  wire \ap_pipeline_reg_pp0_iter3_exitcond_flatten3_reg_1895_reg_n_8_[0] ;
  wire ap_pipeline_reg_pp0_iter3_tmp_82_reg_1924;
  wire ap_pipeline_reg_pp0_iter4_exitcond_flatten3_reg_1895;
  wire \ap_pipeline_reg_pp0_iter4_exitcond_flatten3_reg_1895_reg_n_8_[0] ;
  wire ap_pipeline_reg_pp0_iter4_tmp_82_reg_1924;
  wire ap_pipeline_reg_pp0_iter5_abscond5_reg_2337;
  wire ap_pipeline_reg_pp0_iter5_abscond7_reg_2332;
  wire \ap_pipeline_reg_pp0_iter5_exitcond_flatten3_reg_1895_reg_n_8_[0] ;
  wire \ap_pipeline_reg_pp0_iter5_or_cond_reg_2328_reg_n_8_[0] ;
  wire [7:0]ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310;
  wire \ap_pipeline_reg_pp0_iter5_tmp_98_reg_2324_reg_n_8_[0] ;
  wire \ap_pipeline_reg_pp0_iter6_exitcond_flatten3_reg_1895_reg_n_8_[0] ;
  wire \ap_pipeline_reg_pp0_iter6_or_cond_reg_2328_reg_n_8_[0] ;
  wire [7:0]ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg__0;
  wire [7:0]ap_pipeline_reg_pp0_iter6_tmp_103_reg_2348_reg__0;
  wire [7:0]\ap_pipeline_reg_pp0_iter6_tmp_65_reg_2360_reg[7] ;
  wire \ap_pipeline_reg_pp0_iter6_tmp_98_reg_2324_reg_n_8_[0] ;
  wire [7:0]\ap_pipeline_reg_pp0_iter7_abs2_reg_2377_reg[7] ;
  wire [7:0]ap_pipeline_reg_pp0_iter7_abs5_reg_2377;
  wire [7:0]ap_pipeline_reg_pp0_iter7_abs_reg_2393;
  wire [7:0]\ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_0 ;
  wire [3:0]\ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_1 ;
  wire \ap_pipeline_reg_pp0_iter7_exitcond_flatten3_reg_1895_reg_n_8_[0] ;
  wire \ap_pipeline_reg_pp0_iter7_or_cond_reg_2328_reg_n_8_[0] ;
  wire [7:0]ap_pipeline_reg_pp0_iter7_tmp_101_reg_2360_reg__0;
  wire \ap_pipeline_reg_pp0_iter7_tmp_102_reg_2400_reg_n_8_[0] ;
  wire [7:0]ap_pipeline_reg_pp0_iter7_tmp_103_reg_2348_reg__0;
  wire \ap_pipeline_reg_pp0_iter7_tmp_104_reg_2384_reg_n_8_[0] ;
  wire [7:0]\ap_pipeline_reg_pp0_iter7_tmp_67_reg_2348_reg[7] ;
  wire \ap_pipeline_reg_pp0_iter7_tmp_98_reg_2324_reg_n_8_[0] ;
  wire ap_pipeline_reg_pp0_iter7_tmp_reg_618;
  wire [7:0]\ap_pipeline_reg_pp0_iter8_abs2_reg_2377_reg[7] ;
  wire [7:0]ap_pipeline_reg_pp0_iter8_abs5_reg_2377;
  wire [7:0]ap_pipeline_reg_pp0_iter8_abs_reg_2393;
  wire [7:0]\ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0 ;
  wire \ap_pipeline_reg_pp0_iter8_exitcond_flatten3_reg_1895_reg_n_8_[0] ;
  wire \ap_pipeline_reg_pp0_iter8_or_cond_reg_2328_reg_n_8_[0] ;
  wire \ap_pipeline_reg_pp0_iter8_tmp_102_reg_2400_reg_n_8_[0] ;
  wire ap_pipeline_reg_pp0_iter8_tmp_104_reg_2384;
  wire \ap_pipeline_reg_pp0_iter8_tmp_105_reg_2418_reg_n_8_[0] ;
  wire ap_pipeline_reg_pp0_iter8_tmp_106_reg_2409;
  wire \ap_pipeline_reg_pp0_iter8_tmp_98_reg_2324_reg_n_8_[0] ;
  wire ap_pipeline_reg_pp0_iter9_exitcond_flatten3_reg_1895;
  wire ap_pipeline_reg_pp0_iter9_or_cond_reg_2328;
  wire ap_pipeline_reg_pp0_iter9_tmp_102_reg_2400;
  wire ap_pipeline_reg_pp0_iter9_tmp_104_reg_2384;
  wire ap_pipeline_reg_pp0_iter9_tmp_105_reg_2418;
  wire ap_pipeline_reg_pp0_iter9_tmp_106_reg_2409;
  wire ap_pipeline_reg_pp0_iter9_tmp_107_reg_2436;
  wire ap_pipeline_reg_pp0_iter9_tmp_108_reg_2427;
  wire \ap_pipeline_reg_pp0_iter9_tmp_111_reg_2214_reg[0]_srl7_n_8 ;
  wire \ap_pipeline_reg_pp0_iter9_tmp_113_reg_1948_reg[0]_srl8_n_8 ;
  wire \ap_pipeline_reg_pp0_iter9_tmp_82_reg_1924_reg[0]_srl4_n_8 ;
  wire ap_pipeline_reg_pp0_iter9_tmp_98_reg_2324;
  wire \ap_pipeline_reg_pp0_iter9_y_offset_cast_mid2_reg_1938_reg[0]_srl8_n_8 ;
  wire \ap_pipeline_reg_pp0_iter9_y_offset_cast_mid2_reg_1938_reg[1]_srl8_n_8 ;
  wire ap_reg_grp_computeHistogram0_fu_955_ap_start;
  wire ap_reg_grp_computeHistogram0_fu_955_ap_start_reg;
  wire ap_reg_grp_computeHistogram1_fu_987_ap_start;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire bX_reg_881;
  wire \bX_reg_881_reg_n_8_[0] ;
  wire [0:0]blkPosX_mid2_v_v_reg_1919;
  wire \blkPosX_mid2_v_v_reg_1919[0]_i_2_n_8 ;
  wire descriptor0_V_ce0;
  wire descriptor0_V_we1;
  wire [6:0]descriptor_V_addr_2_reg_2470;
  wire \descriptor_V_addr_2_reg_2470[6]_i_1_n_8 ;
  wire [6:0]descriptor_V_address1;
  wire [14:0]descriptor_V_d1;
  wire exitcond_flatten3_fu_1270_p2;
  wire exitcond_flatten3_reg_1895;
  wire \exitcond_flatten3_reg_1895[0]_i_1_n_8 ;
  wire exitcond_flatten_fu_1282_p2;
  wire exitcond_flatten_reg_1904;
  wire \exitcond_flatten_reg_1904[0]_i_1_n_8 ;
  wire grp_computeHistogram0_fu_955_ap_done;
  wire grp_computeHistogram0_fu_955_ap_ready;
  wire grp_computeHistogram0_fu_955_descriptor_V_ce1;
  wire grp_computeHistogram0_fu_955_descriptor_V_we0;
  wire [0:0]grp_computeHistogram0_fu_955_image_buffer_10_address0;
  wire [0:0]grp_computeHistogram0_fu_955_image_buffer_11_address0;
  wire [0:0]grp_computeHistogram0_fu_955_image_buffer_12_address0;
  wire [0:0]grp_computeHistogram0_fu_955_image_buffer_14_address0;
  wire [0:0]grp_computeHistogram0_fu_955_image_buffer_16_address0;
  wire grp_computeHistogram0_fu_955_image_buffer_16_ce1;
  wire [0:0]grp_computeHistogram0_fu_955_image_buffer_1_address0;
  wire [0:0]grp_computeHistogram0_fu_955_image_buffer_2_address0;
  wire [0:0]grp_computeHistogram0_fu_955_image_buffer_3_address0;
  wire [0:0]grp_computeHistogram0_fu_955_image_buffer_6_address0;
  wire [0:0]grp_computeHistogram0_fu_955_image_buffer_7_address0;
  wire [0:0]grp_computeHistogram0_fu_955_image_buffer_8_address0;
  wire grp_computeHistogram0_fu_955_sum_ce1;
  wire grp_fu_1095_p2;
  wire [7:1]grp_fu_1110_p3;
  wire grp_normalizeHisto0_fu_1019_descriptor_V_ce0;
  wire grp_normalizeHisto0_fu_1019_sum_address0;
  wire [1:0]i1_reg_848;
  wire i1_reg_8480;
  wire \i1_reg_848[0]_i_1_n_8 ;
  wire \i1_reg_848[1]_i_1_n_8 ;
  wire [0:0]\i1_reg_848_reg[1]_0 ;
  wire [6:0]i_6_fu_1242_p2;
  wire i_reg_837;
  wire \i_reg_837[6]_i_4_n_8 ;
  wire \i_reg_837[6]_i_5_n_8 ;
  wire [6:0]i_reg_837_reg__0;
  wire [3:0]image_buffer0_0_address0;
  wire [5:0]image_buffer0_10_address0;
  wire [5:0]image_buffer0_11_address0;
  wire [5:0]image_buffer0_12_address0;
  wire [5:0]image_buffer0_13_address0;
  wire [5:0]image_buffer0_14_address0;
  wire [5:0]image_buffer0_15_address0;
  wire [5:0]image_buffer0_16_address0;
  wire [5:0]image_buffer0_1_address0;
  wire [5:0]image_buffer0_2_address0;
  wire [5:0]image_buffer0_3_address0;
  wire [5:0]image_buffer0_4_address0;
  wire [5:0]image_buffer0_5_address0;
  wire [5:0]image_buffer0_6_address0;
  wire [5:0]image_buffer0_7_address0;
  wire [5:0]image_buffer0_8_address0;
  wire [5:0]image_buffer0_9_address0;
  wire [2:0]image_buffer_16_address1;
  wire indvar_flatten2_reg_859;
  wire indvar_flatten2_reg_8590;
  wire \indvar_flatten2_reg_859[8]_i_4_n_8 ;
  wire [8:0]indvar_flatten2_reg_859_reg__0;
  wire [8:0]indvar_flatten_next2_fu_1276_p2;
  wire [8:0]indvar_flatten_next_fu_1294_p3;
  wire \indvar_flatten_reg_870[4]_i_1_n_8 ;
  wire \indvar_flatten_reg_870[7]_i_3_n_8 ;
  wire \indvar_flatten_reg_870[8]_i_2_n_8 ;
  wire [8:0]indvar_flatten_reg_870_reg__0;
  wire lut01_ce0;
  wire lut0_U_n_18;
  wire lut0_U_n_19;
  wire lut0_U_n_20;
  wire lut0_U_n_21;
  wire lut0_U_n_22;
  wire lut0_U_n_23;
  wire lut0_U_n_24;
  wire lut0_U_n_25;
  wire lut12_ce0;
  wire lut1_U_n_10;
  wire lut1_U_n_11;
  wire lut1_U_n_12;
  wire lut1_U_n_13;
  wire lut1_U_n_14;
  wire lut1_U_n_16;
  wire lut1_U_n_17;
  wire lut1_U_n_18;
  wire lut1_U_n_19;
  wire lut1_U_n_20;
  wire lut1_U_n_21;
  wire lut1_U_n_22;
  wire lut1_U_n_23;
  wire lut1_ce0;
  wire lut23_ce0;
  wire lut2_U_n_18;
  wire lut2_U_n_19;
  wire lut2_U_n_20;
  wire lut2_U_n_21;
  wire lut2_U_n_22;
  wire lut2_U_n_23;
  wire lut2_U_n_24;
  wire lut2_U_n_25;
  wire lut2_U_n_26;
  wire lut2_U_n_28;
  wire lut2_U_n_29;
  wire lut2_ce0;
  wire lut34_ce0;
  wire lut3_U_n_8;
  wire lut3_ce0;
  wire [9:1]mag_fu_1677_p3;
  wire [9:0]mag_reg_2342;
  wire \mag_reg_2342[5]_i_2_n_8 ;
  wire \mag_reg_2342[9]_i_3_n_8 ;
  wire \or_cond_reg_2328[0]_i_1_n_8 ;
  wire \or_cond_reg_2328[0]_i_3_n_8 ;
  wire \or_cond_reg_2328_reg_n_8_[0] ;
  wire p_0_in;
  wire p_0_in_0;
  wire p_0_in_1;
  wire p_0_in_10;
  wire p_0_in_11;
  wire p_0_in_12;
  wire p_0_in_13;
  wire p_0_in_14;
  wire p_0_in_2;
  wire p_0_in_3;
  wire p_0_in_4;
  wire p_0_in_5;
  wire p_0_in_6;
  wire p_0_in_7;
  wire p_0_in_8;
  wire p_0_in_9;
  wire [3:3]p_shl3_mid2_fu_1445_p3;
  wire \q0[7]_i_3__0_n_8 ;
  wire \q0[7]_i_3__17_n_8 ;
  wire \q0[7]_i_3__18_n_8 ;
  wire \q0[7]_i_3__19_n_8 ;
  wire \q0[7]_i_3__1_n_8 ;
  wire \q0[7]_i_3__20_n_8 ;
  wire \q0[7]_i_3__3_n_8 ;
  wire \q0[7]_i_3__4_n_8 ;
  wire \q0[7]_i_3__6_n_8 ;
  wire [0:0]\q0_reg[0] ;
  wire [0:0]\q0_reg[0]_0 ;
  wire [0:0]\q0_reg[0]_1 ;
  wire [0:0]\q0_reg[0]_10 ;
  wire [0:0]\q0_reg[0]_11 ;
  wire [0:0]\q0_reg[0]_12 ;
  wire [0:0]\q0_reg[0]_13 ;
  wire [0:0]\q0_reg[0]_2 ;
  wire [0:0]\q0_reg[0]_3 ;
  wire [0:0]\q0_reg[0]_4 ;
  wire [0:0]\q0_reg[0]_5 ;
  wire [0:0]\q0_reg[0]_6 ;
  wire [0:0]\q0_reg[0]_7 ;
  wire [0:0]\q0_reg[0]_8 ;
  wire [0:0]\q0_reg[0]_9 ;
  wire \q0_reg[7] ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire \q0_reg[7]_10 ;
  wire \q0_reg[7]_11 ;
  wire \q0_reg[7]_12 ;
  wire \q0_reg[7]_13 ;
  wire \q0_reg[7]_14 ;
  wire [0:0]\q0_reg[7]_15 ;
  wire [7:0]\q0_reg[7]_16 ;
  wire [7:0]\q0_reg[7]_17 ;
  wire [7:0]\q0_reg[7]_18 ;
  wire [7:0]\q0_reg[7]_19 ;
  wire \q0_reg[7]_2 ;
  wire [7:0]\q0_reg[7]_20 ;
  wire [7:0]\q0_reg[7]_21 ;
  wire [7:0]\q0_reg[7]_22 ;
  wire [7:0]\q0_reg[7]_23 ;
  wire [7:0]\q0_reg[7]_24 ;
  wire [7:0]\q0_reg[7]_25 ;
  wire [7:0]\q0_reg[7]_26 ;
  wire [7:0]\q0_reg[7]_27 ;
  wire [7:0]\q0_reg[7]_28 ;
  wire [7:0]\q0_reg[7]_29 ;
  wire \q0_reg[7]_3 ;
  wire [7:0]\q0_reg[7]_30 ;
  wire [7:0]\q0_reg[7]_31 ;
  wire [7:0]\q0_reg[7]_32 ;
  wire [7:0]\q0_reg[7]_33 ;
  wire \q0_reg[7]_4 ;
  wire \q0_reg[7]_5 ;
  wire \q0_reg[7]_6 ;
  wire \q0_reg[7]_7 ;
  wire \q0_reg[7]_8 ;
  wire \q0_reg[7]_9 ;
  wire [0:0]\q1_reg[0] ;
  wire \q1_reg[6] ;
  wire \q1_reg[7] ;
  wire \q1_reg[7]_0 ;
  wire \q1_reg[7]_1 ;
  wire [7:0]\q1_reg[7]_10 ;
  wire [7:0]\q1_reg[7]_11 ;
  wire [7:0]\q1_reg[7]_12 ;
  wire [7:0]\q1_reg[7]_13 ;
  wire [7:0]\q1_reg[7]_14 ;
  wire [7:0]\q1_reg[7]_15 ;
  wire [7:0]\q1_reg[7]_16 ;
  wire [7:0]\q1_reg[7]_17 ;
  wire [7:0]\q1_reg[7]_18 ;
  wire [7:0]\q1_reg[7]_19 ;
  wire \q1_reg[7]_2 ;
  wire \q1_reg[7]_3 ;
  wire [7:0]\q1_reg[7]_4 ;
  wire [7:0]\q1_reg[7]_5 ;
  wire [7:0]\q1_reg[7]_6 ;
  wire [7:0]\q1_reg[7]_7 ;
  wire [7:0]\q1_reg[7]_8 ;
  wire [7:0]\q1_reg[7]_9 ;
  wire [0:0]ram_reg;
  wire [6:0]ram_reg_0;
  wire ram_reg_0_31_0_0_i_10__1_n_8;
  wire ram_reg_0_31_0_0_i_11_n_8;
  wire ram_reg_0_31_0_0_i_9__0_n_8;
  wire ram_reg_0_31_0_0_i_9__19_n_8;
  wire ram_reg_0_31_0_0_i_9__20_n_8;
  wire ram_reg_0_31_0_0_i_9__21_n_8;
  wire ram_reg_0_31_0_0_i_9__5_n_8;
  wire ram_reg_0_31_0_0_i_9__6_n_8;
  wire ram_reg_0_31_0_0_i_9__8_n_8;
  wire [0:0]ram_reg_1;
  wire [0:0]ram_reg_2;
  wire [2:0]ram_reg_3;
  wire ram_reg_i_10_n_10;
  wire ram_reg_i_10_n_11;
  wire ram_reg_i_10_n_8;
  wire ram_reg_i_10_n_9;
  wire ram_reg_i_11_n_10;
  wire ram_reg_i_11_n_11;
  wire ram_reg_i_11_n_8;
  wire ram_reg_i_11_n_9;
  wire ram_reg_i_14_n_8;
  wire ram_reg_i_15_n_8;
  wire ram_reg_i_16_n_8;
  wire ram_reg_i_17_n_8;
  wire ram_reg_i_18_n_8;
  wire ram_reg_i_19_n_8;
  wire ram_reg_i_20_n_8;
  wire ram_reg_i_21_n_8;
  wire ram_reg_i_22_n_8;
  wire ram_reg_i_23_n_8;
  wire ram_reg_i_24_n_8;
  wire ram_reg_i_25_n_8;
  wire ram_reg_i_26_n_8;
  wire ram_reg_i_27_n_8;
  wire ram_reg_i_28_n_8;
  wire ram_reg_i_29_n_8;
  wire ram_reg_i_30_n_8;
  wire ram_reg_i_31_n_8;
  wire ram_reg_i_32_n_8;
  wire ram_reg_i_33_n_8;
  wire ram_reg_i_34_n_8;
  wire ram_reg_i_35_n_8;
  wire ram_reg_i_36_n_8;
  wire ram_reg_i_37_n_8;
  wire ram_reg_i_38_n_8;
  wire ram_reg_i_39_n_8;
  wire ram_reg_i_40_n_8;
  wire ram_reg_i_41_n_8;
  wire ram_reg_i_42_n_8;
  wire ram_reg_i_43_n_8;
  wire ram_reg_i_44_n_8;
  wire ram_reg_i_45_n_8;
  wire ram_reg_i_46_n_8;
  wire ram_reg_i_4_n_10;
  wire ram_reg_i_4_n_11;
  wire ram_reg_i_4_n_9;
  wire ram_reg_i_5_n_10;
  wire ram_reg_i_5_n_11;
  wire ram_reg_i_5_n_8;
  wire ram_reg_i_5_n_9;
  wire ram_reg_i_6_n_10;
  wire ram_reg_i_6_n_11;
  wire ram_reg_i_6_n_8;
  wire ram_reg_i_6_n_9;
  wire ram_reg_i_7_n_10;
  wire ram_reg_i_7_n_11;
  wire ram_reg_i_7_n_8;
  wire ram_reg_i_7_n_9;
  wire ram_reg_i_8_n_10;
  wire ram_reg_i_8_n_11;
  wire ram_reg_i_8_n_8;
  wire ram_reg_i_8_n_9;
  wire ram_reg_i_9_n_10;
  wire ram_reg_i_9_n_11;
  wire ram_reg_i_9_n_8;
  wire ram_reg_i_9_n_9;
  wire [7:0]reg_1232;
  wire reg_12320;
  wire \reg_1232[0]_i_2_n_8 ;
  wire \reg_1232[0]_i_3_n_8 ;
  wire \reg_1232[0]_i_4_n_8 ;
  wire \reg_1232[0]_i_5_n_8 ;
  wire \reg_1232[4]_i_2_n_8 ;
  wire \reg_1232[5]_i_2_n_8 ;
  wire \reg_1232[7]_i_3_n_8 ;
  wire \reg_1232_reg[0]_i_1_n_10 ;
  wire \reg_1232_reg[0]_i_1_n_11 ;
  wire \reg_1232_reg[0]_i_1_n_8 ;
  wire \reg_1232_reg[0]_i_1_n_9 ;
  wire [7:0]\reg_1232_reg[7]_0 ;
  wire sum0_we1;
  wire sum_addr_2_reg_1953;
  wire sum_addr_2_reg_19530;
  wire [0:0]sum_address1;
  wire [31:0]sum_d1;
  wire [31:0]sum_load_reg_2372;
  wire \sum_load_reg_2372[31]_i_1_n_8 ;
  wire [31:0]sum_q0;
  wire [5:0]\tmp1_reg_639_reg[5] ;
  wire [3:0]tmp5_cast_fu_1849_p1;
  wire \tmp_101_reg_2360[7]_i_1_n_8 ;
  wire [7:0]tmp_101_reg_2360_reg__0;
  wire tmp_102_fu_1723_p2;
  wire \tmp_102_reg_2400_reg_n_8_[0] ;
  wire \tmp_103_reg_2348[7]_i_1_n_8 ;
  wire [7:0]tmp_103_reg_2348_reg__0;
  wire tmp_104_fu_1707_p2;
  wire \tmp_104_reg_2384_reg_n_8_[0] ;
  wire \tmp_105_reg_2418_reg_n_8_[0] ;
  wire \tmp_106_reg_2409_reg_n_8_[0] ;
  wire \tmp_107_reg_2436[0]_i_2_n_8 ;
  wire \tmp_107_reg_2436_reg_n_8_[0] ;
  wire tmp_108_reg_2427;
  wire tmp_109_fu_1775_p2;
  wire tmp_109_reg_2450;
  wire \tmp_109_reg_2450[0]_i_1_n_8 ;
  wire \tmp_109_reg_2450[0]_i_3_n_8 ;
  wire tmp_110_fu_1766_p2;
  wire tmp_110_reg_2445;
  wire \tmp_110_reg_2445[0]_i_1_n_8 ;
  wire \tmp_110_reg_2445[0]_i_3_n_8 ;
  wire tmp_111_reg_2214;
  wire \tmp_111_reg_2214[0]_i_1_n_8 ;
  wire \tmp_113_reg_1948[0]_i_1_n_8 ;
  wire \tmp_113_reg_1948_reg_n_8_[0] ;
  wire [6:0]tmp_115_fu_1859_p2;
  wire [6:0]tmp_115_reg_2465;
  wire \tmp_115_reg_2465[2]_i_2_n_8 ;
  wire \tmp_115_reg_2465[6]_i_1_n_8 ;
  wire \tmp_115_reg_2465[6]_i_3_n_8 ;
  wire [14:0]tmp_118_fu_1872_p2;
  wire \tmp_118_reg_2476[11]_i_2_n_8 ;
  wire \tmp_118_reg_2476[11]_i_4_n_8 ;
  wire \tmp_118_reg_2476[11]_i_5_n_8 ;
  wire \tmp_118_reg_2476[11]_i_6_n_8 ;
  wire \tmp_118_reg_2476[14]_i_1_n_8 ;
  wire \tmp_118_reg_2476[3]_i_2_n_8 ;
  wire \tmp_118_reg_2476[3]_i_3_n_8 ;
  wire \tmp_118_reg_2476[3]_i_4_n_8 ;
  wire \tmp_118_reg_2476[3]_i_5_n_8 ;
  wire \tmp_118_reg_2476[7]_i_2_n_8 ;
  wire \tmp_118_reg_2476[7]_i_3_n_8 ;
  wire \tmp_118_reg_2476[7]_i_4_n_8 ;
  wire \tmp_118_reg_2476[7]_i_5_n_8 ;
  wire \tmp_118_reg_2476_reg[11]_i_1_n_10 ;
  wire \tmp_118_reg_2476_reg[11]_i_1_n_11 ;
  wire \tmp_118_reg_2476_reg[11]_i_1_n_8 ;
  wire \tmp_118_reg_2476_reg[11]_i_1_n_9 ;
  wire \tmp_118_reg_2476_reg[14]_i_2_n_10 ;
  wire \tmp_118_reg_2476_reg[14]_i_2_n_11 ;
  wire \tmp_118_reg_2476_reg[3]_i_1_n_10 ;
  wire \tmp_118_reg_2476_reg[3]_i_1_n_11 ;
  wire \tmp_118_reg_2476_reg[3]_i_1_n_8 ;
  wire \tmp_118_reg_2476_reg[3]_i_1_n_9 ;
  wire \tmp_118_reg_2476_reg[7]_i_1_n_10 ;
  wire \tmp_118_reg_2476_reg[7]_i_1_n_11 ;
  wire \tmp_118_reg_2476_reg[7]_i_1_n_8 ;
  wire \tmp_118_reg_2476_reg[7]_i_1_n_9 ;
  wire [0:0]\tmp_26_reg_685_reg[0] ;
  wire [0:0]\tmp_28_reg_689_reg[0] ;
  wire [0:0]\tmp_28_reg_689_reg[0]_0 ;
  wire [0:0]\tmp_28_reg_689_reg[0]_1 ;
  wire [0:0]\tmp_31_reg_697_reg[0] ;
  wire [0:0]\tmp_33_reg_705_reg[0] ;
  wire [5:0]\tmp_40_reg_1655_reg[5] ;
  wire [6:0]\tmp_66_reg_2400_reg[0] ;
  wire [0:0]\tmp_70_reg_2418_reg[0] ;
  wire [0:0]\tmp_72_reg_2436_reg[0] ;
  wire [0:0]\tmp_73_reg_2427_reg[0] ;
  wire [0:0]tmp_74_fu_1775_p2;
  wire [0:0]tmp_75_fu_1766_p2;
  wire tmp_83_fu_1378_p3;
  wire [7:0]tmp_95_reg_2310;
  wire \tmp_95_reg_2310[3]_i_2_n_8 ;
  wire \tmp_95_reg_2310[3]_i_3_n_8 ;
  wire \tmp_95_reg_2310[3]_i_4_n_8 ;
  wire \tmp_95_reg_2310[3]_i_5_n_8 ;
  wire \tmp_95_reg_2310[7]_i_2_n_8 ;
  wire \tmp_95_reg_2310[7]_i_3_n_8 ;
  wire \tmp_95_reg_2310[7]_i_4_n_8 ;
  wire \tmp_95_reg_2310[7]_i_5_n_8 ;
  wire \tmp_95_reg_2310_reg[3]_i_1_n_10 ;
  wire \tmp_95_reg_2310_reg[3]_i_1_n_11 ;
  wire \tmp_95_reg_2310_reg[3]_i_1_n_8 ;
  wire \tmp_95_reg_2310_reg[3]_i_1_n_9 ;
  wire \tmp_95_reg_2310_reg[7]_i_1_n_10 ;
  wire \tmp_95_reg_2310_reg[7]_i_1_n_11 ;
  wire \tmp_95_reg_2310_reg[7]_i_1_n_8 ;
  wire \tmp_95_reg_2310_reg[7]_i_1_n_9 ;
  wire [9:0]tmp_96_fu_1629_p2;
  wire [9:0]tmp_96_reg_2317;
  wire \tmp_96_reg_2317[3]_i_2_n_8 ;
  wire \tmp_96_reg_2317[3]_i_3_n_8 ;
  wire \tmp_96_reg_2317[3]_i_4_n_8 ;
  wire \tmp_96_reg_2317[3]_i_5_n_8 ;
  wire \tmp_96_reg_2317[7]_i_10_n_8 ;
  wire \tmp_96_reg_2317[7]_i_3_n_8 ;
  wire \tmp_96_reg_2317[7]_i_4_n_8 ;
  wire \tmp_96_reg_2317[7]_i_5_n_8 ;
  wire \tmp_96_reg_2317[7]_i_6_n_8 ;
  wire \tmp_96_reg_2317[7]_i_7_n_8 ;
  wire \tmp_96_reg_2317[7]_i_8_n_8 ;
  wire \tmp_96_reg_2317[7]_i_9_n_8 ;
  wire \tmp_96_reg_2317[9]_i_2_n_8 ;
  wire \tmp_96_reg_2317_reg[3]_i_1_n_10 ;
  wire \tmp_96_reg_2317_reg[3]_i_1_n_11 ;
  wire \tmp_96_reg_2317_reg[3]_i_1_n_8 ;
  wire \tmp_96_reg_2317_reg[3]_i_1_n_9 ;
  wire \tmp_96_reg_2317_reg[7]_i_1_n_10 ;
  wire \tmp_96_reg_2317_reg[7]_i_1_n_11 ;
  wire \tmp_96_reg_2317_reg[7]_i_1_n_8 ;
  wire \tmp_96_reg_2317_reg[7]_i_1_n_9 ;
  wire \tmp_96_reg_2317_reg[7]_i_2_n_10 ;
  wire \tmp_96_reg_2317_reg[7]_i_2_n_11 ;
  wire \tmp_96_reg_2317_reg[7]_i_2_n_8 ;
  wire \tmp_96_reg_2317_reg[7]_i_2_n_9 ;
  wire \tmp_96_reg_2317_reg[9]_i_1_n_11 ;
  wire tmp_98_fu_1641_p3;
  wire \tmp_98_reg_2324[0]_i_1_n_8 ;
  wire \tmp_98_reg_2324_reg[0]_i_3_n_11 ;
  wire \tmp_98_reg_2324_reg[0]_i_4_n_11 ;
  wire \tmp_98_reg_2324_reg_n_8_[0] ;
  wire [4:1]x_2_fu_1469_p2;
  wire [3:1]x_mid2_fu_1403_p3;
  wire \x_mid2_reg_1931[1]_rep_i_1__0_n_8 ;
  wire \x_mid2_reg_1931[1]_rep_i_1_n_8 ;
  wire \x_mid2_reg_1931[2]_rep_i_1__0_n_8 ;
  wire \x_mid2_reg_1931[2]_rep_i_1_n_8 ;
  wire \x_mid2_reg_1931[3]_rep_i_1__0_n_8 ;
  wire \x_mid2_reg_1931[3]_rep_i_1_n_8 ;
  wire x_reg_903;
  wire x_reg_9030;
  wire \x_reg_903_reg_n_8_[1] ;
  wire \x_reg_903_reg_n_8_[2] ;
  wire \x_reg_903_reg_n_8_[3] ;
  wire [4:0]y_mid2_fu_1453_p3;
  wire [4:0]y_mid2_reg_1943;
  wire \y_mid2_reg_1943[1]_i_2_n_8 ;
  wire \y_mid2_reg_1943[2]_i_2_n_8 ;
  wire \y_mid2_reg_1943[2]_i_3_n_8 ;
  wire \y_mid2_reg_1943[3]_i_2_n_8 ;
  wire \y_mid2_reg_1943[3]_i_3_n_8 ;
  wire \y_mid2_reg_1943[4]_i_2_n_8 ;
  wire \y_mid2_reg_1943[4]_i_3_n_8 ;
  wire \y_offset_cast_mid2_reg_1938[0]_i_1_n_8 ;
  wire \y_offset_cast_mid2_reg_1938[1]_i_1_n_8 ;
  wire \y_offset_cast_mid2_reg_1938[1]_i_2_n_8 ;
  wire \y_offset_cast_mid2_reg_1938_reg_n_8_[0] ;
  wire \y_offset_cast_mid2_reg_1938_reg_n_8_[1] ;
  wire [4:0]y_reg_892;
  wire [3:3]NLW_ram_reg_i_4_CO_UNCONNECTED;
  wire [3:2]\NLW_tmp_118_reg_2476_reg[14]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_118_reg_2476_reg[14]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_96_reg_2317_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_96_reg_2317_reg[9]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_98_reg_2324_reg[0]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_98_reg_2324_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_98_reg_2324_reg[0]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_98_reg_2324_reg[0]_i_4_O_UNCONNECTED ;

  LUT3 #(
    .INIT(8'hD2)) 
    \abs5_reg_2377[1]_i_1 
       (.I0(ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310[0]),
        .I1(ap_pipeline_reg_pp0_iter5_abscond7_reg_2332),
        .I2(ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310[1]),
        .O(abs5_fu_1697_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'hF10E)) 
    \abs5_reg_2377[2]_i_1 
       (.I0(ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310[0]),
        .I1(ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310[1]),
        .I2(ap_pipeline_reg_pp0_iter5_abscond7_reg_2332),
        .I3(ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310[2]),
        .O(abs5_fu_1697_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'hFF0100FE)) 
    \abs5_reg_2377[3]_i_1 
       (.I0(ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310[1]),
        .I1(ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310[0]),
        .I2(ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310[2]),
        .I3(ap_pipeline_reg_pp0_iter5_abscond7_reg_2332),
        .I4(ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310[3]),
        .O(abs5_fu_1697_p3[3]));
  LUT6 #(
    .INIT(64'hFFFF00010000FFFE)) 
    \abs5_reg_2377[4]_i_1 
       (.I0(ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310[2]),
        .I1(ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310[0]),
        .I2(ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310[1]),
        .I3(ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310[3]),
        .I4(ap_pipeline_reg_pp0_iter5_abscond7_reg_2332),
        .I5(ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310[4]),
        .O(abs5_fu_1697_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'hF10E)) 
    \abs5_reg_2377[5]_i_1 
       (.I0(lut1_U_n_11),
        .I1(ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310[4]),
        .I2(ap_pipeline_reg_pp0_iter5_abscond7_reg_2332),
        .I3(ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310[5]),
        .O(abs5_fu_1697_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'hFF0100FE)) 
    \abs5_reg_2377[6]_i_1 
       (.I0(ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310[4]),
        .I1(lut1_U_n_11),
        .I2(ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310[5]),
        .I3(ap_pipeline_reg_pp0_iter5_abscond7_reg_2332),
        .I4(ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310[6]),
        .O(abs5_fu_1697_p3[6]));
  LUT6 #(
    .INIT(64'hFF00FF0100FF00FE)) 
    \abs5_reg_2377[7]_i_1 
       (.I0(ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310[4]),
        .I1(lut1_U_n_11),
        .I2(ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310[5]),
        .I3(ap_pipeline_reg_pp0_iter5_abscond7_reg_2332),
        .I4(ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310[6]),
        .I5(ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310[7]),
        .O(abs5_fu_1697_p3[7]));
  FDRE \abs5_reg_2377_reg[0] 
       (.C(ap_clk),
        .CE(abs5_reg_23770),
        .D(ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310[0]),
        .Q(abs5_reg_2377[0]),
        .R(1'b0));
  FDRE \abs5_reg_2377_reg[1] 
       (.C(ap_clk),
        .CE(abs5_reg_23770),
        .D(abs5_fu_1697_p3[1]),
        .Q(abs5_reg_2377[1]),
        .R(1'b0));
  FDRE \abs5_reg_2377_reg[2] 
       (.C(ap_clk),
        .CE(abs5_reg_23770),
        .D(abs5_fu_1697_p3[2]),
        .Q(abs5_reg_2377[2]),
        .R(1'b0));
  FDRE \abs5_reg_2377_reg[3] 
       (.C(ap_clk),
        .CE(abs5_reg_23770),
        .D(abs5_fu_1697_p3[3]),
        .Q(abs5_reg_2377[3]),
        .R(1'b0));
  FDRE \abs5_reg_2377_reg[4] 
       (.C(ap_clk),
        .CE(abs5_reg_23770),
        .D(abs5_fu_1697_p3[4]),
        .Q(abs5_reg_2377[4]),
        .R(1'b0));
  FDRE \abs5_reg_2377_reg[5] 
       (.C(ap_clk),
        .CE(abs5_reg_23770),
        .D(abs5_fu_1697_p3[5]),
        .Q(abs5_reg_2377[5]),
        .R(1'b0));
  FDRE \abs5_reg_2377_reg[6] 
       (.C(ap_clk),
        .CE(abs5_reg_23770),
        .D(abs5_fu_1697_p3[6]),
        .Q(abs5_reg_2377[6]),
        .R(1'b0));
  FDRE \abs5_reg_2377_reg[7] 
       (.C(ap_clk),
        .CE(abs5_reg_23770),
        .D(abs5_fu_1697_p3[7]),
        .Q(abs5_reg_2377[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hD2)) 
    \abs_reg_2393[1]_i_1 
       (.I0(ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310[0]),
        .I1(ap_pipeline_reg_pp0_iter5_abscond5_reg_2337),
        .I2(ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310[1]),
        .O(abs_fu_1713_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'hF10E)) 
    \abs_reg_2393[2]_i_1 
       (.I0(ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310[0]),
        .I1(ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310[1]),
        .I2(ap_pipeline_reg_pp0_iter5_abscond5_reg_2337),
        .I3(ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310[2]),
        .O(abs_fu_1713_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'hFF0100FE)) 
    \abs_reg_2393[3]_i_1 
       (.I0(ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310[1]),
        .I1(ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310[0]),
        .I2(ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310[2]),
        .I3(ap_pipeline_reg_pp0_iter5_abscond5_reg_2337),
        .I4(ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310[3]),
        .O(abs_fu_1713_p3[3]));
  LUT6 #(
    .INIT(64'hFFFF00010000FFFE)) 
    \abs_reg_2393[4]_i_1 
       (.I0(ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310[2]),
        .I1(ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310[0]),
        .I2(ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310[1]),
        .I3(ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310[3]),
        .I4(ap_pipeline_reg_pp0_iter5_abscond5_reg_2337),
        .I5(ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310[4]),
        .O(abs_fu_1713_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'hF10E)) 
    \abs_reg_2393[5]_i_1 
       (.I0(lut1_U_n_11),
        .I1(ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310[4]),
        .I2(ap_pipeline_reg_pp0_iter5_abscond5_reg_2337),
        .I3(ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310[5]),
        .O(abs_fu_1713_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hFF0100FE)) 
    \abs_reg_2393[6]_i_1 
       (.I0(ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310[4]),
        .I1(lut1_U_n_11),
        .I2(ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310[5]),
        .I3(ap_pipeline_reg_pp0_iter5_abscond5_reg_2337),
        .I4(ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310[6]),
        .O(abs_fu_1713_p3[6]));
  LUT6 #(
    .INIT(64'hFF00FF0100FF00FE)) 
    \abs_reg_2393[7]_i_1 
       (.I0(ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310[4]),
        .I1(lut1_U_n_11),
        .I2(ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310[5]),
        .I3(ap_pipeline_reg_pp0_iter5_abscond5_reg_2337),
        .I4(ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310[6]),
        .I5(ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310[7]),
        .O(abs_fu_1713_p3[7]));
  FDRE \abs_reg_2393_reg[0] 
       (.C(ap_clk),
        .CE(abs_reg_23930),
        .D(ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310[0]),
        .Q(abs_reg_2393[0]),
        .R(1'b0));
  FDRE \abs_reg_2393_reg[1] 
       (.C(ap_clk),
        .CE(abs_reg_23930),
        .D(abs_fu_1713_p3[1]),
        .Q(abs_reg_2393[1]),
        .R(1'b0));
  FDRE \abs_reg_2393_reg[2] 
       (.C(ap_clk),
        .CE(abs_reg_23930),
        .D(abs_fu_1713_p3[2]),
        .Q(abs_reg_2393[2]),
        .R(1'b0));
  FDRE \abs_reg_2393_reg[3] 
       (.C(ap_clk),
        .CE(abs_reg_23930),
        .D(abs_fu_1713_p3[3]),
        .Q(abs_reg_2393[3]),
        .R(1'b0));
  FDRE \abs_reg_2393_reg[4] 
       (.C(ap_clk),
        .CE(abs_reg_23930),
        .D(abs_fu_1713_p3[4]),
        .Q(abs_reg_2393[4]),
        .R(1'b0));
  FDRE \abs_reg_2393_reg[5] 
       (.C(ap_clk),
        .CE(abs_reg_23930),
        .D(abs_fu_1713_p3[5]),
        .Q(abs_reg_2393[5]),
        .R(1'b0));
  FDRE \abs_reg_2393_reg[6] 
       (.C(ap_clk),
        .CE(abs_reg_23930),
        .D(abs_fu_1713_p3[6]),
        .Q(abs_reg_2393[6]),
        .R(1'b0));
  FDRE \abs_reg_2393_reg[7] 
       (.C(ap_clk),
        .CE(abs_reg_23930),
        .D(abs_fu_1713_p3[7]),
        .Q(abs_reg_2393[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF5FDFDFDA0000000)) 
    \abscond5_reg_2337[0]_i_1 
       (.I0(reg_12320),
        .I1(\reg_1232[4]_i_2_n_8 ),
        .I2(grp_fu_1095_p2),
        .I3(\tmp_98_reg_2324_reg[0]_i_3_n_11 ),
        .I4(\tmp_98_reg_2324_reg[0]_i_4_n_11 ),
        .I5(abscond5_reg_2337),
        .O(\abscond5_reg_2337[0]_i_1_n_8 ));
  FDRE \abscond5_reg_2337_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\abscond5_reg_2337[0]_i_1_n_8 ),
        .Q(abscond5_reg_2337),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFF7F7F700A0A0A0)) 
    \abscond7_reg_2332[0]_i_1 
       (.I0(reg_12320),
        .I1(\reg_1232[4]_i_2_n_8 ),
        .I2(grp_fu_1095_p2),
        .I3(\tmp_98_reg_2324_reg[0]_i_3_n_11 ),
        .I4(\tmp_98_reg_2324_reg[0]_i_4_n_11 ),
        .I5(abscond7_reg_2332),
        .O(\abscond7_reg_2332[0]_i_1_n_8 ));
  FDRE \abscond7_reg_2332_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\abscond7_reg_2332[0]_i_1_n_8 ),
        .Q(abscond7_reg_2332),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(grp_computeHistogram0_fu_955_ap_ready),
        .I1(ap_reg_grp_computeHistogram0_fu_955_ap_start),
        .I2(\ap_CS_fsm_reg_n_8_[0] ),
        .O(grp_computeHistogram0_fu_955_ap_done));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(grp_computeHistogram0_fu_955_descriptor_V_we0),
        .I1(\ap_CS_fsm_reg_n_8_[0] ),
        .I2(ap_reg_grp_computeHistogram0_fu_955_ap_start),
        .O(ap_NS_fsm[1]));
  LUT4 #(
    .INIT(16'hFFD0)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(i1_reg_848[1]),
        .I1(i1_reg_848[0]),
        .I2(\i1_reg_848_reg[1]_0 ),
        .I3(i1_reg_8480),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'hFF202020)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(i1_reg_848[1]),
        .I1(i1_reg_848[0]),
        .I2(\i1_reg_848_reg[1]_0 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\ap_CS_fsm[3]_i_2_n_8 ),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'hBBB0BBBBBBBBBBBB)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(ap_enable_reg_pp0_iter13),
        .I1(grp_computeHistogram0_fu_955_descriptor_V_ce1),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(grp_computeHistogram0_fu_955_image_buffer_16_ce1),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(ap_enable_reg_pp0_iter1_reg_n_8),
        .O(\ap_CS_fsm[3]_i_2_n_8 ));
  LUT6 #(
    .INIT(64'h00080008CCCC0008)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_8),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(grp_computeHistogram0_fu_955_image_buffer_16_ce1),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(grp_computeHistogram0_fu_955_descriptor_V_ce1),
        .I5(ap_enable_reg_pp0_iter13),
        .O(ap_NS_fsm[4]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(\ap_CS_fsm_reg[9] [0]),
        .I1(\ap_CS_fsm[8]_i_2_n_8 ),
        .I2(\ap_CS_fsm_reg[9] [1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(\ap_CS_fsm_reg[9] [1]),
        .I1(\ap_CS_fsm[8]_i_2_n_8 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hF2F2F2F20000F200)) 
    \ap_CS_fsm[8]_i_2 
       (.I0(\ap_CS_fsm_reg_n_8_[0] ),
        .I1(ap_reg_grp_computeHistogram0_fu_955_ap_start),
        .I2(grp_computeHistogram0_fu_955_ap_ready),
        .I3(\ap_CS_fsm_reg[4]_0 [0]),
        .I4(ap_reg_grp_computeHistogram1_fu_987_ap_start),
        .I5(\ap_CS_fsm_reg[4]_0 [1]),
        .O(\ap_CS_fsm[8]_i_2_n_8 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_computeHistogram0_fu_955_ap_done),
        .Q(\ap_CS_fsm_reg_n_8_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(\i1_reg_848_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(grp_computeHistogram0_fu_955_ap_ready),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h00E0E0E0)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_enable_reg_pp0_iter00),
        .I2(ap_rst_n),
        .I3(exitcond_flatten3_fu_1270_p2),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(ap_enable_reg_pp0_iter0_i_1_n_8));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h20)) 
    ap_enable_reg_pp0_iter0_i_2
       (.I0(\i1_reg_848_reg[1]_0 ),
        .I1(i1_reg_848[0]),
        .I2(i1_reg_848[1]),
        .O(ap_enable_reg_pp0_iter00));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ap_enable_reg_pp0_iter0_i_3
       (.I0(indvar_flatten2_reg_859_reg__0[1]),
        .I1(indvar_flatten2_reg_859_reg__0[5]),
        .I2(indvar_flatten2_reg_859_reg__0[6]),
        .I3(ap_enable_reg_pp0_iter0_i_4_n_8),
        .O(exitcond_flatten3_fu_1270_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    ap_enable_reg_pp0_iter0_i_4
       (.I0(indvar_flatten2_reg_859_reg__0[8]),
        .I1(indvar_flatten2_reg_859_reg__0[3]),
        .I2(indvar_flatten2_reg_859_reg__0[2]),
        .I3(indvar_flatten2_reg_859_reg__0[4]),
        .I4(indvar_flatten2_reg_859_reg__0[0]),
        .I5(indvar_flatten2_reg_859_reg__0[7]),
        .O(ap_enable_reg_pp0_iter0_i_4_n_8));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1_n_8),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter10_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter9),
        .Q(ap_enable_reg_pp0_iter10),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter11_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter10),
        .Q(ap_enable_reg_pp0_iter11),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter12_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter11),
        .Q(ap_enable_reg_pp0_iter12),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter13_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter12),
        .Q(ap_enable_reg_pp0_iter13),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter14_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter13),
        .Q(grp_computeHistogram0_fu_955_descriptor_V_ce1),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hC0C000A0)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_enable_reg_pp0_iter1_reg_n_8),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_rst_n),
        .I3(ap_enable_reg_pp0_iter00),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(ap_enable_reg_pp0_iter1_i_1_n_8));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1_n_8),
        .Q(ap_enable_reg_pp0_iter1_reg_n_8),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'h80)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_enable_reg_pp0_iter1_reg_n_8),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_rst_n),
        .O(ap_enable_reg_pp0_iter2_i_1_n_8));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1_n_8),
        .Q(grp_computeHistogram0_fu_955_image_buffer_16_ce1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_computeHistogram0_fu_955_image_buffer_16_ce1),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter4),
        .Q(ap_enable_reg_pp0_iter5),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter6_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter5),
        .Q(grp_computeHistogram0_fu_955_sum_ce1),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter7_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_computeHistogram0_fu_955_sum_ce1),
        .Q(ap_enable_reg_pp0_iter7),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter8_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter7),
        .Q(ap_enable_reg_pp0_iter8),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter9_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter8),
        .Q(ap_enable_reg_pp0_iter9),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062[0]_i_1 
       (.I0(\ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062_reg_n_8_[0] ),
        .I1(ap_enable_reg_pp0_iter9),
        .I2(\ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062_reg_n_8_[0] ),
        .I3(ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062),
        .O(\ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062[0]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    \ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062[1]_i_1 
       (.I0(\ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062_reg_n_8_[1] ),
        .I1(ap_enable_reg_pp0_iter9),
        .I2(ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062),
        .O(\ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062[1]_i_1_n_8 ));
  LUT6 #(
    .INIT(64'hA8888888A888A888)) 
    \ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062[1]_i_2 
       (.I0(ap_enable_reg_pp0_iter9),
        .I1(\ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062[2]_i_3_n_8 ),
        .I2(\tmp_107_reg_2436_reg_n_8_[0] ),
        .I3(\tmp_109_reg_2450[0]_i_3_n_8 ),
        .I4(\ap_pipeline_reg_pp0_iter8_or_cond_reg_2328_reg_n_8_[0] ),
        .I5(\ap_pipeline_reg_pp0_iter8_tmp_98_reg_2324_reg_n_8_[0] ),
        .O(ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062));
  LUT5 #(
    .INIT(32'hFFAA30AA)) 
    \ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062[2]_i_1 
       (.I0(\ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062_reg_n_8_[2] ),
        .I1(ap_condition_1036),
        .I2(\ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062_reg_n_8_[2] ),
        .I3(ap_enable_reg_pp0_iter9),
        .I4(\ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062[2]_i_3_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062[2]_i_1_n_8 ));
  LUT6 #(
    .INIT(64'h0002000000020002)) 
    \ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062[2]_i_2 
       (.I0(\tmp_107_reg_2436_reg_n_8_[0] ),
        .I1(\ap_pipeline_reg_pp0_iter8_exitcond_flatten3_reg_1895_reg_n_8_[0] ),
        .I2(\ap_pipeline_reg_pp0_iter8_tmp_105_reg_2418_reg_n_8_[0] ),
        .I3(\ap_pipeline_reg_pp0_iter8_tmp_102_reg_2400_reg_n_8_[0] ),
        .I4(\ap_pipeline_reg_pp0_iter8_or_cond_reg_2328_reg_n_8_[0] ),
        .I5(\ap_pipeline_reg_pp0_iter8_tmp_98_reg_2324_reg_n_8_[0] ),
        .O(ap_condition_1036));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062[2]_i_3 
       (.I0(tmp_108_reg_2427),
        .I1(\ap_pipeline_reg_pp0_iter8_exitcond_flatten3_reg_1895_reg_n_8_[0] ),
        .I2(\ap_pipeline_reg_pp0_iter8_tmp_98_reg_2324_reg_n_8_[0] ),
        .I3(ap_pipeline_reg_pp0_iter8_tmp_106_reg_2409),
        .I4(\ap_pipeline_reg_pp0_iter8_or_cond_reg_2328_reg_n_8_[0] ),
        .I5(ap_pipeline_reg_pp0_iter8_tmp_104_reg_2384),
        .O(\ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062[2]_i_3_n_8 ));
  FDRE \ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062[0]_i_1_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062_reg_n_8_[0] ),
        .R(1'b0));
  FDRE \ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062[1]_i_1_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062_reg_n_8_[1] ),
        .R(1'b0));
  FDRE \ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062[2]_i_1_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062_reg_n_8_[2] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062[0]_i_1 
       (.I0(\ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062_reg_n_8_[0] ),
        .I1(ap_condition_935),
        .I2(tmp_109_reg_2450),
        .I3(ap_condition_920),
        .O(\ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062[0]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062[1]_i_1 
       (.I0(\ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062_reg_n_8_[1] ),
        .I1(ap_condition_935),
        .I2(tmp_109_reg_2450),
        .I3(ap_condition_920),
        .O(\ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062[1]_i_1_n_8 ));
  LUT4 #(
    .INIT(16'h0454)) 
    \ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062[2]_i_1 
       (.I0(ap_condition_920),
        .I1(\ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062_reg_n_8_[2] ),
        .I2(ap_condition_935),
        .I3(tmp_109_reg_2450),
        .O(\ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062[2]_i_1_n_8 ));
  LUT6 #(
    .INIT(64'h0001000100000001)) 
    \ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062[2]_i_2 
       (.I0(ap_pipeline_reg_pp0_iter9_tmp_107_reg_2436),
        .I1(ap_pipeline_reg_pp0_iter9_exitcond_flatten3_reg_1895),
        .I2(ap_pipeline_reg_pp0_iter9_tmp_105_reg_2418),
        .I3(ap_pipeline_reg_pp0_iter9_tmp_102_reg_2400),
        .I4(ap_pipeline_reg_pp0_iter9_tmp_98_reg_2324),
        .I5(ap_pipeline_reg_pp0_iter9_or_cond_reg_2328),
        .O(ap_condition_935));
  LUT3 #(
    .INIT(8'h80)) 
    \ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062[3]_i_1 
       (.I0(ap_condition_920),
        .I1(ap_enable_reg_pp0_iter10),
        .I2(tmp_110_reg_2445),
        .O(ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062[3]_i_2 
       (.I0(ap_pipeline_reg_pp0_iter9_tmp_98_reg_2324),
        .I1(ap_pipeline_reg_pp0_iter9_tmp_106_reg_2409),
        .I2(ap_pipeline_reg_pp0_iter9_exitcond_flatten3_reg_1895),
        .I3(ap_pipeline_reg_pp0_iter9_or_cond_reg_2328),
        .I4(ap_pipeline_reg_pp0_iter9_tmp_104_reg_2384),
        .I5(ap_pipeline_reg_pp0_iter9_tmp_108_reg_2427),
        .O(ap_condition_920));
  FDSE \ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(\ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062[0]_i_1_n_8 ),
        .Q(tmp5_cast_fu_1849_p1[0]),
        .S(ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062));
  FDSE \ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(\ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062[1]_i_1_n_8 ),
        .Q(tmp5_cast_fu_1849_p1[1]),
        .S(ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062));
  FDSE \ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(\ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062[2]_i_1_n_8 ),
        .Q(tmp5_cast_fu_1849_p1[2]),
        .S(ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062));
  FDRE \ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ap_condition_920),
        .Q(tmp5_cast_fu_1849_p1[3]),
        .R(ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[0]_i_1 
       (.I0(\q1_reg[7]_4 [0]),
        .I1(\ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895_reg_n_8_[0] ),
        .I2(\q1_reg[7]_5 [0]),
        .I3(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[4]),
        .I4(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[0]_i_2_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[0]_i_1_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[0]_i_5 
       (.I0(\q1_reg[7]_17 [0]),
        .I1(\q1_reg[7]_18 [0]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q1_reg[7]_19 [0]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q1_reg[7]_4 [0]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[0]_i_5_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[0]_i_6 
       (.I0(\q1_reg[7]_13 [0]),
        .I1(\q1_reg[7]_14 [0]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q1_reg[7]_15 [0]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q1_reg[7]_16 [0]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[0]_i_6_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[0]_i_7 
       (.I0(\q1_reg[7]_9 [0]),
        .I1(\q1_reg[7]_10 [0]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q1_reg[7]_11 [0]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q1_reg[7]_12 [0]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[0]_i_7_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[0]_i_8 
       (.I0(\q1_reg[7]_5 [0]),
        .I1(\q1_reg[7]_6 [0]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q1_reg[7]_7 [0]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q1_reg[7]_8 [0]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[0]_i_8_n_8 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[1]_i_1 
       (.I0(\q1_reg[7]_4 [1]),
        .I1(\ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895_reg_n_8_[0] ),
        .I2(\q1_reg[7]_5 [1]),
        .I3(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[4]),
        .I4(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[1]_i_2_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[1]_i_1_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[1]_i_5 
       (.I0(\q1_reg[7]_17 [1]),
        .I1(\q1_reg[7]_18 [1]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q1_reg[7]_19 [1]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q1_reg[7]_4 [1]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[1]_i_5_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[1]_i_6 
       (.I0(\q1_reg[7]_13 [1]),
        .I1(\q1_reg[7]_14 [1]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q1_reg[7]_15 [1]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q1_reg[7]_16 [1]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[1]_i_6_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[1]_i_7 
       (.I0(\q1_reg[7]_9 [1]),
        .I1(\q1_reg[7]_10 [1]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q1_reg[7]_11 [1]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q1_reg[7]_12 [1]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[1]_i_7_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[1]_i_8 
       (.I0(\q1_reg[7]_5 [1]),
        .I1(\q1_reg[7]_6 [1]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q1_reg[7]_7 [1]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q1_reg[7]_8 [1]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[1]_i_8_n_8 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[2]_i_1 
       (.I0(\q1_reg[7]_4 [2]),
        .I1(\ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895_reg_n_8_[0] ),
        .I2(\q1_reg[7]_5 [2]),
        .I3(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[4]),
        .I4(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[2]_i_2_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[2]_i_1_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[2]_i_5 
       (.I0(\q1_reg[7]_17 [2]),
        .I1(\q1_reg[7]_18 [2]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q1_reg[7]_19 [2]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q1_reg[7]_4 [2]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[2]_i_5_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[2]_i_6 
       (.I0(\q1_reg[7]_13 [2]),
        .I1(\q1_reg[7]_14 [2]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q1_reg[7]_15 [2]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q1_reg[7]_16 [2]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[2]_i_6_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[2]_i_7 
       (.I0(\q1_reg[7]_9 [2]),
        .I1(\q1_reg[7]_10 [2]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q1_reg[7]_11 [2]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q1_reg[7]_12 [2]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[2]_i_7_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[2]_i_8 
       (.I0(\q1_reg[7]_5 [2]),
        .I1(\q1_reg[7]_6 [2]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q1_reg[7]_7 [2]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q1_reg[7]_8 [2]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[2]_i_8_n_8 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[3]_i_1 
       (.I0(\q1_reg[7]_4 [3]),
        .I1(\ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895_reg_n_8_[0] ),
        .I2(\q1_reg[7]_5 [3]),
        .I3(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[4]),
        .I4(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[3]_i_2_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[3]_i_1_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[3]_i_5 
       (.I0(\q1_reg[7]_17 [3]),
        .I1(\q1_reg[7]_18 [3]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q1_reg[7]_19 [3]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q1_reg[7]_4 [3]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[3]_i_5_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[3]_i_6 
       (.I0(\q1_reg[7]_13 [3]),
        .I1(\q1_reg[7]_14 [3]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q1_reg[7]_15 [3]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q1_reg[7]_16 [3]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[3]_i_6_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[3]_i_7 
       (.I0(\q1_reg[7]_9 [3]),
        .I1(\q1_reg[7]_10 [3]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q1_reg[7]_11 [3]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q1_reg[7]_12 [3]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[3]_i_7_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[3]_i_8 
       (.I0(\q1_reg[7]_5 [3]),
        .I1(\q1_reg[7]_6 [3]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q1_reg[7]_7 [3]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q1_reg[7]_8 [3]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[3]_i_8_n_8 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[4]_i_1 
       (.I0(\q1_reg[7]_4 [4]),
        .I1(\ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895_reg_n_8_[0] ),
        .I2(\q1_reg[7]_5 [4]),
        .I3(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[4]),
        .I4(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[4]_i_2_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[4]_i_1_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[4]_i_5 
       (.I0(\q1_reg[7]_17 [4]),
        .I1(\q1_reg[7]_18 [4]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q1_reg[7]_19 [4]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q1_reg[7]_4 [4]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[4]_i_5_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[4]_i_6 
       (.I0(\q1_reg[7]_13 [4]),
        .I1(\q1_reg[7]_14 [4]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q1_reg[7]_15 [4]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q1_reg[7]_16 [4]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[4]_i_6_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[4]_i_7 
       (.I0(\q1_reg[7]_9 [4]),
        .I1(\q1_reg[7]_10 [4]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q1_reg[7]_11 [4]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q1_reg[7]_12 [4]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[4]_i_7_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[4]_i_8 
       (.I0(\q1_reg[7]_5 [4]),
        .I1(\q1_reg[7]_6 [4]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q1_reg[7]_7 [4]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q1_reg[7]_8 [4]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[4]_i_8_n_8 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[5]_i_1 
       (.I0(\q1_reg[7]_4 [5]),
        .I1(\ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895_reg_n_8_[0] ),
        .I2(\q1_reg[7]_5 [5]),
        .I3(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[4]),
        .I4(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[5]_i_2_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[5]_i_1_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[5]_i_5 
       (.I0(\q1_reg[7]_17 [5]),
        .I1(\q1_reg[7]_18 [5]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q1_reg[7]_19 [5]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q1_reg[7]_4 [5]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[5]_i_5_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[5]_i_6 
       (.I0(\q1_reg[7]_13 [5]),
        .I1(\q1_reg[7]_14 [5]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q1_reg[7]_15 [5]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q1_reg[7]_16 [5]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[5]_i_6_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[5]_i_7 
       (.I0(\q1_reg[7]_9 [5]),
        .I1(\q1_reg[7]_10 [5]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q1_reg[7]_11 [5]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q1_reg[7]_12 [5]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[5]_i_7_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[5]_i_8 
       (.I0(\q1_reg[7]_5 [5]),
        .I1(\q1_reg[7]_6 [5]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q1_reg[7]_7 [5]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q1_reg[7]_8 [5]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[5]_i_8_n_8 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[6]_i_1 
       (.I0(\q1_reg[7]_4 [6]),
        .I1(\ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895_reg_n_8_[0] ),
        .I2(\q1_reg[7]_5 [6]),
        .I3(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[4]),
        .I4(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[6]_i_2_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[6]_i_1_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[6]_i_5 
       (.I0(\q1_reg[7]_17 [6]),
        .I1(\q1_reg[7]_18 [6]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q1_reg[7]_19 [6]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q1_reg[7]_4 [6]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[6]_i_5_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[6]_i_6 
       (.I0(\q1_reg[7]_13 [6]),
        .I1(\q1_reg[7]_14 [6]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q1_reg[7]_15 [6]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q1_reg[7]_16 [6]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[6]_i_6_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[6]_i_7 
       (.I0(\q1_reg[7]_9 [6]),
        .I1(\q1_reg[7]_10 [6]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q1_reg[7]_11 [6]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q1_reg[7]_12 [6]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[6]_i_7_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[6]_i_8 
       (.I0(\q1_reg[7]_5 [6]),
        .I1(\q1_reg[7]_6 [6]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q1_reg[7]_7 [6]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q1_reg[7]_8 [6]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[6]_i_8_n_8 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[7]_i_1 
       (.I0(\q1_reg[7]_4 [7]),
        .I1(\ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895_reg_n_8_[0] ),
        .I2(\q1_reg[7]_5 [7]),
        .I3(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[4]),
        .I4(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]_i_2_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[7]_i_1_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[7]_i_5 
       (.I0(\q1_reg[7]_17 [7]),
        .I1(\q1_reg[7]_18 [7]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q1_reg[7]_19 [7]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q1_reg[7]_4 [7]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[7]_i_5_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[7]_i_6 
       (.I0(\q1_reg[7]_13 [7]),
        .I1(\q1_reg[7]_14 [7]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q1_reg[7]_15 [7]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q1_reg[7]_16 [7]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[7]_i_6_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[7]_i_7 
       (.I0(\q1_reg[7]_9 [7]),
        .I1(\q1_reg[7]_10 [7]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q1_reg[7]_11 [7]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q1_reg[7]_12 [7]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[7]_i_7_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[7]_i_8 
       (.I0(\q1_reg[7]_5 [7]),
        .I1(\q1_reg[7]_6 [7]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q1_reg[7]_7 [7]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q1_reg[7]_8 [7]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[7]_i_8_n_8 ));
  FDRE \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[0]_i_1_n_8 ),
        .Q(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[0]),
        .R(1'b0));
  MUXF8 \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[0]_i_2 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[0]_i_3_n_8 ),
        .I1(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[0]_i_4_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[0]_i_2_n_8 ),
        .S(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[0]));
  MUXF7 \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[0]_i_3 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[0]_i_5_n_8 ),
        .I1(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[0]_i_6_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[0]_i_3_n_8 ),
        .S(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[3]));
  MUXF7 \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[0]_i_4 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[0]_i_7_n_8 ),
        .I1(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[0]_i_8_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[0]_i_4_n_8 ),
        .S(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[3]));
  FDRE \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[1]_i_1_n_8 ),
        .Q(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[1]),
        .R(1'b0));
  MUXF8 \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[1]_i_2 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[1]_i_3_n_8 ),
        .I1(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[1]_i_4_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[1]_i_2_n_8 ),
        .S(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[0]));
  MUXF7 \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[1]_i_3 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[1]_i_5_n_8 ),
        .I1(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[1]_i_6_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[1]_i_3_n_8 ),
        .S(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[3]));
  MUXF7 \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[1]_i_4 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[1]_i_7_n_8 ),
        .I1(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[1]_i_8_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[1]_i_4_n_8 ),
        .S(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[3]));
  FDRE \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[2]_i_1_n_8 ),
        .Q(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[2]),
        .R(1'b0));
  MUXF8 \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[2]_i_2 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[2]_i_3_n_8 ),
        .I1(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[2]_i_4_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[2]_i_2_n_8 ),
        .S(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[0]));
  MUXF7 \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[2]_i_3 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[2]_i_5_n_8 ),
        .I1(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[2]_i_6_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[2]_i_3_n_8 ),
        .S(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[3]));
  MUXF7 \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[2]_i_4 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[2]_i_7_n_8 ),
        .I1(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[2]_i_8_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[2]_i_4_n_8 ),
        .S(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[3]));
  FDRE \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[3]_i_1_n_8 ),
        .Q(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[3]),
        .R(1'b0));
  MUXF8 \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[3]_i_2 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[3]_i_3_n_8 ),
        .I1(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[3]_i_4_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[3]_i_2_n_8 ),
        .S(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[0]));
  MUXF7 \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[3]_i_3 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[3]_i_5_n_8 ),
        .I1(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[3]_i_6_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[3]_i_3_n_8 ),
        .S(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[3]));
  MUXF7 \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[3]_i_4 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[3]_i_7_n_8 ),
        .I1(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[3]_i_8_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[3]_i_4_n_8 ),
        .S(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[3]));
  FDRE \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[4]_i_1_n_8 ),
        .Q(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[4]),
        .R(1'b0));
  MUXF8 \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[4]_i_2 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[4]_i_3_n_8 ),
        .I1(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[4]_i_4_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[4]_i_2_n_8 ),
        .S(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[0]));
  MUXF7 \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[4]_i_3 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[4]_i_5_n_8 ),
        .I1(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[4]_i_6_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[4]_i_3_n_8 ),
        .S(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[3]));
  MUXF7 \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[4]_i_4 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[4]_i_7_n_8 ),
        .I1(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[4]_i_8_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[4]_i_4_n_8 ),
        .S(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[3]));
  FDRE \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[5]_i_1_n_8 ),
        .Q(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[5]),
        .R(1'b0));
  MUXF8 \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[5]_i_2 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[5]_i_3_n_8 ),
        .I1(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[5]_i_4_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[5]_i_2_n_8 ),
        .S(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[0]));
  MUXF7 \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[5]_i_3 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[5]_i_5_n_8 ),
        .I1(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[5]_i_6_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[5]_i_3_n_8 ),
        .S(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[3]));
  MUXF7 \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[5]_i_4 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[5]_i_7_n_8 ),
        .I1(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[5]_i_8_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[5]_i_4_n_8 ),
        .S(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[3]));
  FDRE \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[6]_i_1_n_8 ),
        .Q(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[6]),
        .R(1'b0));
  MUXF8 \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[6]_i_2 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[6]_i_3_n_8 ),
        .I1(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[6]_i_4_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[6]_i_2_n_8 ),
        .S(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[0]));
  MUXF7 \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[6]_i_3 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[6]_i_5_n_8 ),
        .I1(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[6]_i_6_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[6]_i_3_n_8 ),
        .S(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[3]));
  MUXF7 \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[6]_i_4 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[6]_i_7_n_8 ),
        .I1(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[6]_i_8_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[6]_i_4_n_8 ),
        .S(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[3]));
  FDRE \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[7]_i_1_n_8 ),
        .Q(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[7]),
        .R(1'b0));
  MUXF8 \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]_i_2 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]_i_3_n_8 ),
        .I1(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]_i_4_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]_i_2_n_8 ),
        .S(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[0]));
  MUXF7 \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]_i_3 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[7]_i_5_n_8 ),
        .I1(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[7]_i_6_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]_i_3_n_8 ),
        .S(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[3]));
  MUXF7 \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]_i_4 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[7]_i_7_n_8 ),
        .I1(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[7]_i_8_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]_i_4_n_8 ),
        .S(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[0]_i_1 
       (.I0(\q0_reg[7]_16 [0]),
        .I1(\ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895_reg_n_8_[0] ),
        .I2(\q0_reg[7]_17 [0]),
        .I3(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[4]),
        .I4(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[0]_i_2_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[0]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[0]_i_2 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[0]_i_3_n_8 ),
        .I1(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[3]),
        .I2(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[0]_i_4_n_8 ),
        .I3(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[0]),
        .I4(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[0]_i_3_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[0]_i_2_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[0]_i_3 
       (.I0(\q0_reg[7]_17 [0]),
        .I1(\q0_reg[7]_28 [0]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_24 [0]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_29 [0]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[0]_i_3_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[0]_i_4 
       (.I0(\q0_reg[7]_30 [0]),
        .I1(\q0_reg[7]_31 [0]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_32 [0]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_33 [0]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[0]_i_4_n_8 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[1]_i_1 
       (.I0(\q0_reg[7]_16 [1]),
        .I1(\ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895_reg_n_8_[0] ),
        .I2(\q0_reg[7]_17 [1]),
        .I3(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[4]),
        .I4(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[1]_i_2_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[1]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[1]_i_2 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[1]_i_3_n_8 ),
        .I1(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[3]),
        .I2(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[1]_i_4_n_8 ),
        .I3(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[0]),
        .I4(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[1]_i_3_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[1]_i_2_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[1]_i_3 
       (.I0(\q0_reg[7]_17 [1]),
        .I1(\q0_reg[7]_28 [1]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_24 [1]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_29 [1]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[1]_i_3_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[1]_i_4 
       (.I0(\q0_reg[7]_30 [1]),
        .I1(\q0_reg[7]_31 [1]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_32 [1]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_33 [1]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[1]_i_4_n_8 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[2]_i_1 
       (.I0(\q0_reg[7]_16 [2]),
        .I1(\ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895_reg_n_8_[0] ),
        .I2(\q0_reg[7]_17 [2]),
        .I3(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[4]),
        .I4(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[2]_i_2_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[2]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[2]_i_2 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[2]_i_3_n_8 ),
        .I1(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[3]),
        .I2(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[2]_i_4_n_8 ),
        .I3(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[0]),
        .I4(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[2]_i_3_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[2]_i_2_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[2]_i_3 
       (.I0(\q0_reg[7]_17 [2]),
        .I1(\q0_reg[7]_28 [2]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_24 [2]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_29 [2]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[2]_i_3_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[2]_i_4 
       (.I0(\q0_reg[7]_30 [2]),
        .I1(\q0_reg[7]_31 [2]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_32 [2]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_33 [2]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[2]_i_4_n_8 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[3]_i_1 
       (.I0(\q0_reg[7]_16 [3]),
        .I1(\ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895_reg_n_8_[0] ),
        .I2(\q0_reg[7]_17 [3]),
        .I3(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[4]),
        .I4(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[3]_i_2_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[3]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[3]_i_2 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[3]_i_3_n_8 ),
        .I1(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[3]),
        .I2(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[3]_i_4_n_8 ),
        .I3(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[0]),
        .I4(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[3]_i_3_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[3]_i_2_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[3]_i_3 
       (.I0(\q0_reg[7]_17 [3]),
        .I1(\q0_reg[7]_28 [3]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_24 [3]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_29 [3]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[3]_i_3_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[3]_i_4 
       (.I0(\q0_reg[7]_30 [3]),
        .I1(\q0_reg[7]_31 [3]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_32 [3]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_33 [3]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[3]_i_4_n_8 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[4]_i_1 
       (.I0(\q0_reg[7]_16 [4]),
        .I1(\ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895_reg_n_8_[0] ),
        .I2(\q0_reg[7]_17 [4]),
        .I3(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[4]),
        .I4(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[4]_i_2_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[4]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[4]_i_2 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[4]_i_3_n_8 ),
        .I1(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[3]),
        .I2(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[4]_i_4_n_8 ),
        .I3(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[0]),
        .I4(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[4]_i_3_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[4]_i_2_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[4]_i_3 
       (.I0(\q0_reg[7]_17 [4]),
        .I1(\q0_reg[7]_28 [4]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_24 [4]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_29 [4]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[4]_i_3_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[4]_i_4 
       (.I0(\q0_reg[7]_30 [4]),
        .I1(\q0_reg[7]_31 [4]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_32 [4]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_33 [4]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[4]_i_4_n_8 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[5]_i_1 
       (.I0(\q0_reg[7]_16 [5]),
        .I1(\ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895_reg_n_8_[0] ),
        .I2(\q0_reg[7]_17 [5]),
        .I3(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[4]),
        .I4(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[5]_i_2_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[5]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[5]_i_2 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[5]_i_3_n_8 ),
        .I1(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[3]),
        .I2(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[5]_i_4_n_8 ),
        .I3(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[0]),
        .I4(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[5]_i_3_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[5]_i_2_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[5]_i_3 
       (.I0(\q0_reg[7]_17 [5]),
        .I1(\q0_reg[7]_28 [5]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_24 [5]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_29 [5]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[5]_i_3_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[5]_i_4 
       (.I0(\q0_reg[7]_30 [5]),
        .I1(\q0_reg[7]_31 [5]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_32 [5]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_33 [5]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[5]_i_4_n_8 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[6]_i_1 
       (.I0(\q0_reg[7]_16 [6]),
        .I1(\ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895_reg_n_8_[0] ),
        .I2(\q0_reg[7]_17 [6]),
        .I3(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[4]),
        .I4(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[6]_i_2_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[6]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[6]_i_2 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[6]_i_3_n_8 ),
        .I1(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[3]),
        .I2(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[6]_i_4_n_8 ),
        .I3(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[0]),
        .I4(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[6]_i_3_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[6]_i_2_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[6]_i_3 
       (.I0(\q0_reg[7]_17 [6]),
        .I1(\q0_reg[7]_28 [6]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_24 [6]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_29 [6]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[6]_i_3_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[6]_i_4 
       (.I0(\q0_reg[7]_30 [6]),
        .I1(\q0_reg[7]_31 [6]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_32 [6]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_33 [6]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[6]_i_4_n_8 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[7]_i_1 
       (.I0(\q0_reg[7]_16 [7]),
        .I1(\ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895_reg_n_8_[0] ),
        .I2(\q0_reg[7]_17 [7]),
        .I3(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[4]),
        .I4(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[7]_i_2_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[7]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[7]_i_2 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[7]_i_3_n_8 ),
        .I1(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[3]),
        .I2(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[7]_i_4_n_8 ),
        .I3(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[0]),
        .I4(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7]_i_3_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[7]_i_2_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[7]_i_3 
       (.I0(\q0_reg[7]_17 [7]),
        .I1(\q0_reg[7]_28 [7]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_24 [7]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_29 [7]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[7]_i_3_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[7]_i_4 
       (.I0(\q0_reg[7]_30 [7]),
        .I1(\q0_reg[7]_31 [7]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_32 [7]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_33 [7]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[7]_i_4_n_8 ));
  FDRE \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[0]_i_1_n_8 ),
        .Q(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[0]),
        .R(1'b0));
  FDRE \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[1]_i_1_n_8 ),
        .Q(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[1]),
        .R(1'b0));
  FDRE \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[2]_i_1_n_8 ),
        .Q(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[2]),
        .R(1'b0));
  FDRE \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[3]_i_1_n_8 ),
        .Q(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[3]),
        .R(1'b0));
  FDRE \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[4]_i_1_n_8 ),
        .Q(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[4]),
        .R(1'b0));
  FDRE \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[5]_i_1_n_8 ),
        .Q(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[5]),
        .R(1'b0));
  FDRE \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[6]_i_1_n_8 ),
        .Q(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[6]),
        .R(1'b0));
  FDRE \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[7]_i_1_n_8 ),
        .Q(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[0]_i_1 
       (.I0(\q0_reg[7]_23 [0]),
        .I1(\ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895_reg_n_8_[0] ),
        .I2(\q0_reg[7]_24 [0]),
        .I3(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[4]),
        .I4(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[0]_i_2_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[0]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[0]_i_2 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[0]_i_4_n_8 ),
        .I1(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[0]),
        .I2(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[0]_i_3_n_8 ),
        .I3(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[3]),
        .I4(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[0]_i_4_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[0]_i_2_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[0]_i_3 
       (.I0(\q0_reg[7]_21 [0]),
        .I1(\q0_reg[7]_22 [0]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_20 [0]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_25 [0]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[0]_i_3_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[0]_i_4 
       (.I0(\q0_reg[7]_27 [0]),
        .I1(\q0_reg[7]_16 [0]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_26 [0]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_23 [0]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[0]_i_4_n_8 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[1]_i_1 
       (.I0(\q0_reg[7]_23 [1]),
        .I1(\ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895_reg_n_8_[0] ),
        .I2(\q0_reg[7]_24 [1]),
        .I3(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[4]),
        .I4(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[1]_i_2_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[1]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[1]_i_2 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[1]_i_4_n_8 ),
        .I1(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[0]),
        .I2(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[1]_i_3_n_8 ),
        .I3(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[3]),
        .I4(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[1]_i_4_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[1]_i_2_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[1]_i_3 
       (.I0(\q0_reg[7]_21 [1]),
        .I1(\q0_reg[7]_22 [1]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_20 [1]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_25 [1]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[1]_i_3_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[1]_i_4 
       (.I0(\q0_reg[7]_27 [1]),
        .I1(\q0_reg[7]_16 [1]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_26 [1]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_23 [1]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[1]_i_4_n_8 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[2]_i_1 
       (.I0(\q0_reg[7]_23 [2]),
        .I1(\ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895_reg_n_8_[0] ),
        .I2(\q0_reg[7]_24 [2]),
        .I3(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[4]),
        .I4(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[2]_i_2_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[2]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[2]_i_2 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[2]_i_4_n_8 ),
        .I1(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[0]),
        .I2(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[2]_i_3_n_8 ),
        .I3(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[3]),
        .I4(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[2]_i_4_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[2]_i_2_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[2]_i_3 
       (.I0(\q0_reg[7]_21 [2]),
        .I1(\q0_reg[7]_22 [2]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_20 [2]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_25 [2]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[2]_i_3_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[2]_i_4 
       (.I0(\q0_reg[7]_27 [2]),
        .I1(\q0_reg[7]_16 [2]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_26 [2]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_23 [2]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[2]_i_4_n_8 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[3]_i_1 
       (.I0(\q0_reg[7]_23 [3]),
        .I1(\ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895_reg_n_8_[0] ),
        .I2(\q0_reg[7]_24 [3]),
        .I3(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[4]),
        .I4(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[3]_i_2_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[3]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[3]_i_2 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[3]_i_4_n_8 ),
        .I1(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[0]),
        .I2(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[3]_i_3_n_8 ),
        .I3(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[3]),
        .I4(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[3]_i_4_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[3]_i_2_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[3]_i_3 
       (.I0(\q0_reg[7]_21 [3]),
        .I1(\q0_reg[7]_22 [3]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_20 [3]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_25 [3]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[3]_i_3_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[3]_i_4 
       (.I0(\q0_reg[7]_27 [3]),
        .I1(\q0_reg[7]_16 [3]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_26 [3]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_23 [3]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[3]_i_4_n_8 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[4]_i_1 
       (.I0(\q0_reg[7]_23 [4]),
        .I1(\ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895_reg_n_8_[0] ),
        .I2(\q0_reg[7]_24 [4]),
        .I3(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[4]),
        .I4(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[4]_i_2_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[4]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[4]_i_2 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[4]_i_4_n_8 ),
        .I1(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[0]),
        .I2(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[4]_i_3_n_8 ),
        .I3(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[3]),
        .I4(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[4]_i_4_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[4]_i_2_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[4]_i_3 
       (.I0(\q0_reg[7]_21 [4]),
        .I1(\q0_reg[7]_22 [4]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_20 [4]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_25 [4]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[4]_i_3_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[4]_i_4 
       (.I0(\q0_reg[7]_27 [4]),
        .I1(\q0_reg[7]_16 [4]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_26 [4]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_23 [4]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[4]_i_4_n_8 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[5]_i_1 
       (.I0(\q0_reg[7]_23 [5]),
        .I1(\ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895_reg_n_8_[0] ),
        .I2(\q0_reg[7]_24 [5]),
        .I3(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[4]),
        .I4(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[5]_i_2_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[5]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[5]_i_2 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[5]_i_4_n_8 ),
        .I1(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[0]),
        .I2(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[5]_i_3_n_8 ),
        .I3(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[3]),
        .I4(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[5]_i_4_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[5]_i_2_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[5]_i_3 
       (.I0(\q0_reg[7]_21 [5]),
        .I1(\q0_reg[7]_22 [5]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_20 [5]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_25 [5]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[5]_i_3_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[5]_i_4 
       (.I0(\q0_reg[7]_27 [5]),
        .I1(\q0_reg[7]_16 [5]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_26 [5]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_23 [5]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[5]_i_4_n_8 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[6]_i_1 
       (.I0(\q0_reg[7]_23 [6]),
        .I1(\ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895_reg_n_8_[0] ),
        .I2(\q0_reg[7]_24 [6]),
        .I3(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[4]),
        .I4(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[6]_i_2_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[6]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[6]_i_2 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[6]_i_4_n_8 ),
        .I1(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[0]),
        .I2(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[6]_i_3_n_8 ),
        .I3(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[3]),
        .I4(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[6]_i_4_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[6]_i_2_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[6]_i_3 
       (.I0(\q0_reg[7]_21 [6]),
        .I1(\q0_reg[7]_22 [6]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_20 [6]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_25 [6]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[6]_i_3_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[6]_i_4 
       (.I0(\q0_reg[7]_27 [6]),
        .I1(\q0_reg[7]_16 [6]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_26 [6]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_23 [6]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[6]_i_4_n_8 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[7]_i_1 
       (.I0(\q0_reg[7]_23 [7]),
        .I1(\ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895_reg_n_8_[0] ),
        .I2(\q0_reg[7]_24 [7]),
        .I3(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[4]),
        .I4(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[7]_i_2_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[7]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[7]_i_2 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7]_i_4_n_8 ),
        .I1(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[0]),
        .I2(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[7]_i_3_n_8 ),
        .I3(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[3]),
        .I4(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[7]_i_4_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[7]_i_2_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[7]_i_3 
       (.I0(\q0_reg[7]_21 [7]),
        .I1(\q0_reg[7]_22 [7]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_20 [7]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_25 [7]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[7]_i_3_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[7]_i_4 
       (.I0(\q0_reg[7]_27 [7]),
        .I1(\q0_reg[7]_16 [7]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_26 [7]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_23 [7]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[7]_i_4_n_8 ));
  FDRE \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[0]_i_1_n_8 ),
        .Q(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[0]),
        .R(1'b0));
  FDRE \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[1]_i_1_n_8 ),
        .Q(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[1]),
        .R(1'b0));
  FDRE \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[2]_i_1_n_8 ),
        .Q(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[2]),
        .R(1'b0));
  FDRE \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[3]_i_1_n_8 ),
        .Q(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[3]),
        .R(1'b0));
  FDRE \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[4]_i_1_n_8 ),
        .Q(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[4]),
        .R(1'b0));
  FDRE \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[5]_i_1_n_8 ),
        .Q(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[5]),
        .R(1'b0));
  FDRE \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[6]_i_1_n_8 ),
        .Q(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[6]),
        .R(1'b0));
  FDRE \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[7]_i_1_n_8 ),
        .Q(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[0]_i_1 
       (.I0(\q0_reg[7]_18 [0]),
        .I1(\ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895_reg_n_8_[0] ),
        .I2(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[0]_i_2_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[0]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[0]_i_2 
       (.I0(\q0_reg[7]_19 [0]),
        .I1(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[4]),
        .I2(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[0]_i_3_n_8 ),
        .I3(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[0]),
        .I4(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[0]_i_4_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[0]_i_2_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[0]_i_5 
       (.I0(\q0_reg[7]_25 [0]),
        .I1(\q0_reg[7]_26 [0]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_27 [0]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_16 [0]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[0]_i_5_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[0]_i_6 
       (.I0(\q0_reg[7]_19 [0]),
        .I1(\q0_reg[7]_20 [0]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_21 [0]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_22 [0]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[0]_i_6_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[0]_i_7 
       (.I0(\q0_reg[7]_32 [0]),
        .I1(\q0_reg[7]_33 [0]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_31 [0]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_18 [0]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[0]_i_7_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[0]_i_8 
       (.I0(\q0_reg[7]_24 [0]),
        .I1(\q0_reg[7]_29 [0]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_28 [0]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_30 [0]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[0]_i_8_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[1]_i_1 
       (.I0(\q0_reg[7]_18 [1]),
        .I1(\ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895_reg_n_8_[0] ),
        .I2(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[1]_i_2_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[1]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[1]_i_2 
       (.I0(\q0_reg[7]_19 [1]),
        .I1(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[4]),
        .I2(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[1]_i_3_n_8 ),
        .I3(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[0]),
        .I4(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[1]_i_4_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[1]_i_2_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[1]_i_5 
       (.I0(\q0_reg[7]_25 [1]),
        .I1(\q0_reg[7]_26 [1]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_27 [1]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_16 [1]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[1]_i_5_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[1]_i_6 
       (.I0(\q0_reg[7]_19 [1]),
        .I1(\q0_reg[7]_20 [1]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_21 [1]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_22 [1]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[1]_i_6_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[1]_i_7 
       (.I0(\q0_reg[7]_32 [1]),
        .I1(\q0_reg[7]_33 [1]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_31 [1]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_18 [1]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[1]_i_7_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[1]_i_8 
       (.I0(\q0_reg[7]_24 [1]),
        .I1(\q0_reg[7]_29 [1]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_28 [1]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_30 [1]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[1]_i_8_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[2]_i_1 
       (.I0(\q0_reg[7]_18 [2]),
        .I1(\ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895_reg_n_8_[0] ),
        .I2(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[2]_i_2_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[2]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[2]_i_2 
       (.I0(\q0_reg[7]_19 [2]),
        .I1(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[4]),
        .I2(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[2]_i_3_n_8 ),
        .I3(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[0]),
        .I4(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[2]_i_4_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[2]_i_2_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[2]_i_5 
       (.I0(\q0_reg[7]_25 [2]),
        .I1(\q0_reg[7]_26 [2]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_27 [2]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_16 [2]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[2]_i_5_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[2]_i_6 
       (.I0(\q0_reg[7]_19 [2]),
        .I1(\q0_reg[7]_20 [2]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_21 [2]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_22 [2]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[2]_i_6_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[2]_i_7 
       (.I0(\q0_reg[7]_32 [2]),
        .I1(\q0_reg[7]_33 [2]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_31 [2]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_18 [2]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[2]_i_7_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[2]_i_8 
       (.I0(\q0_reg[7]_24 [2]),
        .I1(\q0_reg[7]_29 [2]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_28 [2]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_30 [2]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[2]_i_8_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[3]_i_1 
       (.I0(\q0_reg[7]_18 [3]),
        .I1(\ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895_reg_n_8_[0] ),
        .I2(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[3]_i_2_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[3]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[3]_i_2 
       (.I0(\q0_reg[7]_19 [3]),
        .I1(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[4]),
        .I2(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[3]_i_3_n_8 ),
        .I3(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[0]),
        .I4(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[3]_i_4_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[3]_i_2_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[3]_i_5 
       (.I0(\q0_reg[7]_25 [3]),
        .I1(\q0_reg[7]_26 [3]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_27 [3]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_16 [3]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[3]_i_5_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[3]_i_6 
       (.I0(\q0_reg[7]_19 [3]),
        .I1(\q0_reg[7]_20 [3]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_21 [3]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_22 [3]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[3]_i_6_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[3]_i_7 
       (.I0(\q0_reg[7]_32 [3]),
        .I1(\q0_reg[7]_33 [3]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_31 [3]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_18 [3]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[3]_i_7_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[3]_i_8 
       (.I0(\q0_reg[7]_24 [3]),
        .I1(\q0_reg[7]_29 [3]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_28 [3]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_30 [3]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[3]_i_8_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[4]_i_1 
       (.I0(\q0_reg[7]_18 [4]),
        .I1(\ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895_reg_n_8_[0] ),
        .I2(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[4]_i_2_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[4]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[4]_i_2 
       (.I0(\q0_reg[7]_19 [4]),
        .I1(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[4]),
        .I2(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[4]_i_3_n_8 ),
        .I3(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[0]),
        .I4(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[4]_i_4_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[4]_i_2_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[4]_i_5 
       (.I0(\q0_reg[7]_25 [4]),
        .I1(\q0_reg[7]_26 [4]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_27 [4]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_16 [4]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[4]_i_5_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[4]_i_6 
       (.I0(\q0_reg[7]_19 [4]),
        .I1(\q0_reg[7]_20 [4]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_21 [4]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_22 [4]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[4]_i_6_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[4]_i_7 
       (.I0(\q0_reg[7]_32 [4]),
        .I1(\q0_reg[7]_33 [4]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_31 [4]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_18 [4]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[4]_i_7_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[4]_i_8 
       (.I0(\q0_reg[7]_24 [4]),
        .I1(\q0_reg[7]_29 [4]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_28 [4]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_30 [4]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[4]_i_8_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[5]_i_1 
       (.I0(\q0_reg[7]_18 [5]),
        .I1(\ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895_reg_n_8_[0] ),
        .I2(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[5]_i_2_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[5]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[5]_i_2 
       (.I0(\q0_reg[7]_19 [5]),
        .I1(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[4]),
        .I2(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[5]_i_3_n_8 ),
        .I3(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[0]),
        .I4(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[5]_i_4_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[5]_i_2_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[5]_i_5 
       (.I0(\q0_reg[7]_25 [5]),
        .I1(\q0_reg[7]_26 [5]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_27 [5]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_16 [5]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[5]_i_5_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[5]_i_6 
       (.I0(\q0_reg[7]_19 [5]),
        .I1(\q0_reg[7]_20 [5]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_21 [5]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_22 [5]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[5]_i_6_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[5]_i_7 
       (.I0(\q0_reg[7]_32 [5]),
        .I1(\q0_reg[7]_33 [5]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_31 [5]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_18 [5]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[5]_i_7_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[5]_i_8 
       (.I0(\q0_reg[7]_24 [5]),
        .I1(\q0_reg[7]_29 [5]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_28 [5]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_30 [5]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[5]_i_8_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[6]_i_1 
       (.I0(\q0_reg[7]_18 [6]),
        .I1(\ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895_reg_n_8_[0] ),
        .I2(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[6]_i_2_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[6]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[6]_i_2 
       (.I0(\q0_reg[7]_19 [6]),
        .I1(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[4]),
        .I2(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[6]_i_3_n_8 ),
        .I3(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[0]),
        .I4(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[6]_i_4_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[6]_i_2_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[6]_i_5 
       (.I0(\q0_reg[7]_25 [6]),
        .I1(\q0_reg[7]_26 [6]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_27 [6]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_16 [6]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[6]_i_5_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[6]_i_6 
       (.I0(\q0_reg[7]_19 [6]),
        .I1(\q0_reg[7]_20 [6]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_21 [6]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_22 [6]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[6]_i_6_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[6]_i_7 
       (.I0(\q0_reg[7]_32 [6]),
        .I1(\q0_reg[7]_33 [6]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_31 [6]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_18 [6]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[6]_i_7_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[6]_i_8 
       (.I0(\q0_reg[7]_24 [6]),
        .I1(\q0_reg[7]_29 [6]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_28 [6]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_30 [6]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[6]_i_8_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[7]_i_1 
       (.I0(\q0_reg[7]_18 [7]),
        .I1(\ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895_reg_n_8_[0] ),
        .I2(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[7]_i_2_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[7]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[7]_i_2 
       (.I0(\q0_reg[7]_19 [7]),
        .I1(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[4]),
        .I2(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7]_i_3_n_8 ),
        .I3(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[0]),
        .I4(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7]_i_4_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[7]_i_2_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[7]_i_5 
       (.I0(\q0_reg[7]_25 [7]),
        .I1(\q0_reg[7]_26 [7]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_27 [7]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_16 [7]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[7]_i_5_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[7]_i_6 
       (.I0(\q0_reg[7]_19 [7]),
        .I1(\q0_reg[7]_20 [7]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_21 [7]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_22 [7]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[7]_i_6_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[7]_i_7 
       (.I0(\q0_reg[7]_32 [7]),
        .I1(\q0_reg[7]_33 [7]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_31 [7]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_18 [7]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[7]_i_7_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[7]_i_8 
       (.I0(\q0_reg[7]_24 [7]),
        .I1(\q0_reg[7]_29 [7]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_28 [7]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_30 [7]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[7]_i_8_n_8 ));
  FDRE \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[0]_i_1_n_8 ),
        .Q(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[0]),
        .R(1'b0));
  MUXF7 \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[0]_i_3 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[0]_i_5_n_8 ),
        .I1(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[0]_i_6_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[0]_i_3_n_8 ),
        .S(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[3]));
  MUXF7 \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[0]_i_4 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[0]_i_7_n_8 ),
        .I1(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[0]_i_8_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[0]_i_4_n_8 ),
        .S(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[3]));
  FDRE \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[1]_i_1_n_8 ),
        .Q(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[1]),
        .R(1'b0));
  MUXF7 \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[1]_i_3 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[1]_i_5_n_8 ),
        .I1(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[1]_i_6_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[1]_i_3_n_8 ),
        .S(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[3]));
  MUXF7 \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[1]_i_4 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[1]_i_7_n_8 ),
        .I1(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[1]_i_8_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[1]_i_4_n_8 ),
        .S(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[3]));
  FDRE \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[2]_i_1_n_8 ),
        .Q(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[2]),
        .R(1'b0));
  MUXF7 \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[2]_i_3 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[2]_i_5_n_8 ),
        .I1(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[2]_i_6_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[2]_i_3_n_8 ),
        .S(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[3]));
  MUXF7 \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[2]_i_4 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[2]_i_7_n_8 ),
        .I1(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[2]_i_8_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[2]_i_4_n_8 ),
        .S(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[3]));
  FDRE \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[3]_i_1_n_8 ),
        .Q(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[3]),
        .R(1'b0));
  MUXF7 \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[3]_i_3 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[3]_i_5_n_8 ),
        .I1(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[3]_i_6_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[3]_i_3_n_8 ),
        .S(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[3]));
  MUXF7 \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[3]_i_4 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[3]_i_7_n_8 ),
        .I1(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[3]_i_8_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[3]_i_4_n_8 ),
        .S(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[3]));
  FDRE \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[4]_i_1_n_8 ),
        .Q(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[4]),
        .R(1'b0));
  MUXF7 \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[4]_i_3 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[4]_i_5_n_8 ),
        .I1(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[4]_i_6_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[4]_i_3_n_8 ),
        .S(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[3]));
  MUXF7 \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[4]_i_4 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[4]_i_7_n_8 ),
        .I1(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[4]_i_8_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[4]_i_4_n_8 ),
        .S(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[3]));
  FDRE \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[5]_i_1_n_8 ),
        .Q(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[5]),
        .R(1'b0));
  MUXF7 \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[5]_i_3 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[5]_i_5_n_8 ),
        .I1(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[5]_i_6_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[5]_i_3_n_8 ),
        .S(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[3]));
  MUXF7 \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[5]_i_4 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[5]_i_7_n_8 ),
        .I1(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[5]_i_8_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[5]_i_4_n_8 ),
        .S(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[3]));
  FDRE \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[6]_i_1_n_8 ),
        .Q(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[6]),
        .R(1'b0));
  MUXF7 \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[6]_i_3 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[6]_i_5_n_8 ),
        .I1(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[6]_i_6_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[6]_i_3_n_8 ),
        .S(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[3]));
  MUXF7 \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[6]_i_4 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[6]_i_7_n_8 ),
        .I1(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[6]_i_8_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[6]_i_4_n_8 ),
        .S(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[3]));
  FDRE \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[7]_i_1_n_8 ),
        .Q(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[7]),
        .R(1'b0));
  MUXF7 \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7]_i_3 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[7]_i_5_n_8 ),
        .I1(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[7]_i_6_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7]_i_3_n_8 ),
        .S(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[3]));
  MUXF7 \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7]_i_4 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[7]_i_7_n_8 ),
        .I1(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[7]_i_8_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7]_i_4_n_8 ),
        .S(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[3]));
  LUT6 #(
    .INIT(64'h222222E222222222)) 
    \ap_phi_precharge_reg_pp0_iter8_bin_index_8_reg_1062[2]_i_1 
       (.I0(\ap_phi_precharge_reg_pp0_iter8_bin_index_8_reg_1062_reg_n_8_[2] ),
        .I1(ap_enable_reg_pp0_iter7),
        .I2(\tmp_104_reg_2384_reg_n_8_[0] ),
        .I3(\ap_pipeline_reg_pp0_iter6_exitcond_flatten3_reg_1895_reg_n_8_[0] ),
        .I4(\ap_pipeline_reg_pp0_iter6_or_cond_reg_2328_reg_n_8_[0] ),
        .I5(\ap_pipeline_reg_pp0_iter6_tmp_98_reg_2324_reg_n_8_[0] ),
        .O(\ap_phi_precharge_reg_pp0_iter8_bin_index_8_reg_1062[2]_i_1_n_8 ));
  FDRE \ap_phi_precharge_reg_pp0_iter8_bin_index_8_reg_1062_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_phi_precharge_reg_pp0_iter8_bin_index_8_reg_1062[2]_i_1_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter8_bin_index_8_reg_1062_reg_n_8_[2] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFCEECCEE)) 
    \ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062[0]_i_1 
       (.I0(\ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062_reg_n_8_[0] ),
        .I1(\ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062[2]_i_2_n_8 ),
        .I2(\tmp_106_reg_2409_reg_n_8_[0] ),
        .I3(ap_enable_reg_pp0_iter8),
        .I4(lut3_U_n_8),
        .O(\ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062[0]_i_1_n_8 ));
  LUT6 #(
    .INIT(64'hFF30222230302222)) 
    \ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062[2]_i_1 
       (.I0(\ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062_reg_n_8_[2] ),
        .I1(\ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062[2]_i_2_n_8 ),
        .I2(\ap_phi_precharge_reg_pp0_iter8_bin_index_8_reg_1062_reg_n_8_[2] ),
        .I3(lut3_U_n_8),
        .I4(ap_enable_reg_pp0_iter8),
        .I5(\tmp_106_reg_2409_reg_n_8_[0] ),
        .O(\ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062[2]_i_1_n_8 ));
  LUT6 #(
    .INIT(64'h0000000000008088)) 
    \ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062[2]_i_2 
       (.I0(\tmp_105_reg_2418_reg_n_8_[0] ),
        .I1(ap_enable_reg_pp0_iter8),
        .I2(\ap_pipeline_reg_pp0_iter7_or_cond_reg_2328_reg_n_8_[0] ),
        .I3(\ap_pipeline_reg_pp0_iter7_tmp_98_reg_2324_reg_n_8_[0] ),
        .I4(\ap_pipeline_reg_pp0_iter7_tmp_102_reg_2400_reg_n_8_[0] ),
        .I5(\ap_pipeline_reg_pp0_iter7_exitcond_flatten3_reg_1895_reg_n_8_[0] ),
        .O(\ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062[2]_i_2_n_8 ));
  FDRE \ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062[0]_i_1_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062_reg_n_8_[0] ),
        .R(1'b0));
  FDRE \ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062[2]_i_1_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062_reg_n_8_[2] ),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter10_exitcond_flatten3_reg_1895_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_pipeline_reg_pp0_iter9_exitcond_flatten3_reg_1895),
        .Q(ap_pipeline_reg_pp0_iter10_exitcond_flatten3_reg_1895),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter10_tmp_111_reg_2214_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter9_tmp_111_reg_2214_reg[0]_srl7_n_8 ),
        .Q(ap_pipeline_reg_pp0_iter10_tmp_111_reg_2214),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter10_tmp_113_reg_1948_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter9_tmp_113_reg_1948_reg[0]_srl8_n_8 ),
        .Q(ap_pipeline_reg_pp0_iter10_tmp_113_reg_1948),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter10_tmp_82_reg_1924_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter9_tmp_82_reg_1924_reg[0]_srl4_n_8 ),
        .Q(ap_pipeline_reg_pp0_iter10_tmp_82_reg_1924),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter10_y_offset_cast_mid2_reg_1938_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter9_y_offset_cast_mid2_reg_1938_reg[0]_srl8_n_8 ),
        .Q(ap_pipeline_reg_pp0_iter10_y_offset_cast_mid2_reg_1938[0]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter10_y_offset_cast_mid2_reg_1938_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter9_y_offset_cast_mid2_reg_1938_reg[1]_srl8_n_8 ),
        .Q(ap_pipeline_reg_pp0_iter10_y_offset_cast_mid2_reg_1938[1]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter11_exitcond_flatten3_reg_1895_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_pipeline_reg_pp0_iter10_exitcond_flatten3_reg_1895),
        .Q(ap_pipeline_reg_pp0_iter11_exitcond_flatten3_reg_1895),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_computeHistogram0_fu_955/ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg " *) 
  (* srl_name = "inst/\grp_computeHistogram0_fu_955/ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[0]_srl6 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(mag_reg_2342[0]),
        .Q(\ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[0]_srl6_n_8 ));
  (* srl_bus_name = "inst/\grp_computeHistogram0_fu_955/ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg " *) 
  (* srl_name = "inst/\grp_computeHistogram0_fu_955/ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[1]_srl6 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[1]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(mag_reg_2342[1]),
        .Q(\ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[1]_srl6_n_8 ));
  (* srl_bus_name = "inst/\grp_computeHistogram0_fu_955/ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg " *) 
  (* srl_name = "inst/\grp_computeHistogram0_fu_955/ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[2]_srl6 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[2]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(mag_reg_2342[2]),
        .Q(\ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[2]_srl6_n_8 ));
  (* srl_bus_name = "inst/\grp_computeHistogram0_fu_955/ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg " *) 
  (* srl_name = "inst/\grp_computeHistogram0_fu_955/ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[3]_srl6 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[3]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(mag_reg_2342[3]),
        .Q(\ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[3]_srl6_n_8 ));
  (* srl_bus_name = "inst/\grp_computeHistogram0_fu_955/ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg " *) 
  (* srl_name = "inst/\grp_computeHistogram0_fu_955/ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[4]_srl6 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[4]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(mag_reg_2342[4]),
        .Q(\ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[4]_srl6_n_8 ));
  (* srl_bus_name = "inst/\grp_computeHistogram0_fu_955/ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg " *) 
  (* srl_name = "inst/\grp_computeHistogram0_fu_955/ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[5]_srl6 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[5]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(mag_reg_2342[5]),
        .Q(\ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[5]_srl6_n_8 ));
  (* srl_bus_name = "inst/\grp_computeHistogram0_fu_955/ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg " *) 
  (* srl_name = "inst/\grp_computeHistogram0_fu_955/ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[6]_srl6 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[6]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(mag_reg_2342[6]),
        .Q(\ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[6]_srl6_n_8 ));
  (* srl_bus_name = "inst/\grp_computeHistogram0_fu_955/ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg " *) 
  (* srl_name = "inst/\grp_computeHistogram0_fu_955/ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[7]_srl6 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[7]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(mag_reg_2342[7]),
        .Q(\ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[7]_srl6_n_8 ));
  (* srl_bus_name = "inst/\grp_computeHistogram0_fu_955/ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg " *) 
  (* srl_name = "inst/\grp_computeHistogram0_fu_955/ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[8]_srl6 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[8]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(mag_reg_2342[8]),
        .Q(\ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[8]_srl6_n_8 ));
  (* srl_bus_name = "inst/\grp_computeHistogram0_fu_955/ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg " *) 
  (* srl_name = "inst/\grp_computeHistogram0_fu_955/ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[9]_srl6 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[9]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(mag_reg_2342[9]),
        .Q(\ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[9]_srl6_n_8 ));
  FDRE \ap_pipeline_reg_pp0_iter12_exitcond_flatten3_reg_1895_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_pipeline_reg_pp0_iter11_exitcond_flatten3_reg_1895),
        .Q(ap_pipeline_reg_pp0_iter12_exitcond_flatten3_reg_1895),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter12_mag_reg_2342_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[0]_srl6_n_8 ),
        .Q(ap_pipeline_reg_pp0_iter12_mag_reg_2342[0]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter12_mag_reg_2342_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[1]_srl6_n_8 ),
        .Q(ap_pipeline_reg_pp0_iter12_mag_reg_2342[1]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter12_mag_reg_2342_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[2]_srl6_n_8 ),
        .Q(ap_pipeline_reg_pp0_iter12_mag_reg_2342[2]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter12_mag_reg_2342_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[3]_srl6_n_8 ),
        .Q(ap_pipeline_reg_pp0_iter12_mag_reg_2342[3]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter12_mag_reg_2342_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[4]_srl6_n_8 ),
        .Q(ap_pipeline_reg_pp0_iter12_mag_reg_2342[4]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter12_mag_reg_2342_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[5]_srl6_n_8 ),
        .Q(ap_pipeline_reg_pp0_iter12_mag_reg_2342[5]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter12_mag_reg_2342_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[6]_srl6_n_8 ),
        .Q(ap_pipeline_reg_pp0_iter12_mag_reg_2342[6]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter12_mag_reg_2342_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[7]_srl6_n_8 ),
        .Q(ap_pipeline_reg_pp0_iter12_mag_reg_2342[7]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter12_mag_reg_2342_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[8]_srl6_n_8 ),
        .Q(ap_pipeline_reg_pp0_iter12_mag_reg_2342[8]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter12_mag_reg_2342_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[9]_srl6_n_8 ),
        .Q(ap_pipeline_reg_pp0_iter12_mag_reg_2342[9]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter13_descriptor_V_addr_2_reg_2470_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(descriptor_V_addr_2_reg_2470[0]),
        .Q(descriptor_V_address1[0]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter13_descriptor_V_addr_2_reg_2470_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(descriptor_V_addr_2_reg_2470[1]),
        .Q(descriptor_V_address1[1]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter13_descriptor_V_addr_2_reg_2470_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(descriptor_V_addr_2_reg_2470[2]),
        .Q(descriptor_V_address1[2]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter13_descriptor_V_addr_2_reg_2470_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(descriptor_V_addr_2_reg_2470[3]),
        .Q(descriptor_V_address1[3]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter13_descriptor_V_addr_2_reg_2470_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(descriptor_V_addr_2_reg_2470[4]),
        .Q(descriptor_V_address1[4]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter13_descriptor_V_addr_2_reg_2470_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(descriptor_V_addr_2_reg_2470[5]),
        .Q(descriptor_V_address1[5]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter13_descriptor_V_addr_2_reg_2470_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(descriptor_V_addr_2_reg_2470[6]),
        .Q(descriptor_V_address1[6]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter13_exitcond_flatten3_reg_1895_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_pipeline_reg_pp0_iter12_exitcond_flatten3_reg_1895),
        .Q(ap_pipeline_reg_pp0_iter13_exitcond_flatten3_reg_1895),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895[0]_i_1 
       (.I0(exitcond_flatten3_reg_1895),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895_reg_n_8_[0] ),
        .O(\ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895[0]_i_1_n_8 ));
  FDRE \ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895[0]_i_1_n_8 ),
        .Q(\ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895_reg_n_8_[0] ),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895_reg_n_8_[0] ),
        .Q(\ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895_reg_n_8_[0] ),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter2_tmp_82_reg_1924_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sum_addr_2_reg_1953),
        .Q(ap_pipeline_reg_pp0_iter2_sum_addr_2_reg_1953),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(y_mid2_reg_1943[0]),
        .Q(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[0]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(y_mid2_reg_1943[1]),
        .Q(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(y_mid2_reg_1943[2]),
        .Q(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(y_mid2_reg_1943[3]),
        .Q(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[3]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(y_mid2_reg_1943[4]),
        .Q(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[4]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_exitcond_flatten3_reg_1895_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895_reg_n_8_[0] ),
        .Q(\ap_pipeline_reg_pp0_iter3_exitcond_flatten3_reg_1895_reg_n_8_[0] ),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_sum_addr_2_reg_1953_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_pipeline_reg_pp0_iter2_sum_addr_2_reg_1953),
        .Q(ap_pipeline_reg_pp0_iter3_tmp_82_reg_1924),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter4_exitcond_flatten3_reg_1895_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter3_exitcond_flatten3_reg_1895_reg_n_8_[0] ),
        .Q(\ap_pipeline_reg_pp0_iter4_exitcond_flatten3_reg_1895_reg_n_8_[0] ),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter4_sum_addr_2_reg_1953_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_pipeline_reg_pp0_iter3_tmp_82_reg_1924),
        .Q(ap_pipeline_reg_pp0_iter4_tmp_82_reg_1924),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter5_abscond5_reg_2337_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(abscond5_reg_2337),
        .Q(ap_pipeline_reg_pp0_iter5_abscond5_reg_2337),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter5_abscond7_reg_2332_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(abscond7_reg_2332),
        .Q(ap_pipeline_reg_pp0_iter5_abscond7_reg_2332),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter5_exitcond_flatten3_reg_1895_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter4_exitcond_flatten3_reg_1895_reg_n_8_[0] ),
        .Q(\ap_pipeline_reg_pp0_iter5_exitcond_flatten3_reg_1895_reg_n_8_[0] ),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter5_or_cond_reg_2328_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\or_cond_reg_2328_reg_n_8_[0] ),
        .Q(\ap_pipeline_reg_pp0_iter5_or_cond_reg_2328_reg_n_8_[0] ),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter5_sum_addr_2_reg_1953_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_pipeline_reg_pp0_iter4_tmp_82_reg_1924),
        .Q(sum_address1),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_95_reg_2310[0]),
        .Q(ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310[0]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_95_reg_2310[1]),
        .Q(ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310[1]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_95_reg_2310[2]),
        .Q(ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310[2]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_95_reg_2310[3]),
        .Q(ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310[3]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_95_reg_2310[4]),
        .Q(ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310[4]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_95_reg_2310[5]),
        .Q(ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310[5]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_95_reg_2310[6]),
        .Q(ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310[6]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_95_reg_2310[7]),
        .Q(ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310[7]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter5_tmp_98_reg_2324_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_98_reg_2324_reg_n_8_[0] ),
        .Q(\ap_pipeline_reg_pp0_iter5_tmp_98_reg_2324_reg_n_8_[0] ),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter6_exitcond_flatten3_reg_1895_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter5_exitcond_flatten3_reg_1895_reg_n_8_[0] ),
        .Q(\ap_pipeline_reg_pp0_iter6_exitcond_flatten3_reg_1895_reg_n_8_[0] ),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter6_or_cond_reg_2328_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter5_or_cond_reg_2328_reg_n_8_[0] ),
        .Q(\ap_pipeline_reg_pp0_iter6_or_cond_reg_2328_reg_n_8_[0] ),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_101_reg_2360_reg__0[0]),
        .Q(ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg__0[0]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_101_reg_2360_reg__0[1]),
        .Q(ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg__0[1]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_101_reg_2360_reg__0[2]),
        .Q(ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg__0[2]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_101_reg_2360_reg__0[3]),
        .Q(ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg__0[3]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_101_reg_2360_reg__0[4]),
        .Q(ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg__0[4]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_101_reg_2360_reg__0[5]),
        .Q(ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg__0[5]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_101_reg_2360_reg__0[6]),
        .Q(ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg__0[6]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_101_reg_2360_reg__0[7]),
        .Q(ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg__0[7]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter6_tmp_103_reg_2348_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_103_reg_2348_reg__0[0]),
        .Q(ap_pipeline_reg_pp0_iter6_tmp_103_reg_2348_reg__0[0]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter6_tmp_103_reg_2348_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_103_reg_2348_reg__0[1]),
        .Q(ap_pipeline_reg_pp0_iter6_tmp_103_reg_2348_reg__0[1]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter6_tmp_103_reg_2348_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_103_reg_2348_reg__0[2]),
        .Q(ap_pipeline_reg_pp0_iter6_tmp_103_reg_2348_reg__0[2]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter6_tmp_103_reg_2348_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_103_reg_2348_reg__0[3]),
        .Q(ap_pipeline_reg_pp0_iter6_tmp_103_reg_2348_reg__0[3]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter6_tmp_103_reg_2348_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_103_reg_2348_reg__0[4]),
        .Q(ap_pipeline_reg_pp0_iter6_tmp_103_reg_2348_reg__0[4]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter6_tmp_103_reg_2348_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_103_reg_2348_reg__0[5]),
        .Q(ap_pipeline_reg_pp0_iter6_tmp_103_reg_2348_reg__0[5]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter6_tmp_103_reg_2348_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_103_reg_2348_reg__0[6]),
        .Q(ap_pipeline_reg_pp0_iter6_tmp_103_reg_2348_reg__0[6]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter6_tmp_103_reg_2348_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_103_reg_2348_reg__0[7]),
        .Q(ap_pipeline_reg_pp0_iter6_tmp_103_reg_2348_reg__0[7]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter6_tmp_98_reg_2324_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter5_tmp_98_reg_2324_reg_n_8_[0] ),
        .Q(\ap_pipeline_reg_pp0_iter6_tmp_98_reg_2324_reg_n_8_[0] ),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_abs5_reg_2377_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(abs5_reg_2377[0]),
        .Q(ap_pipeline_reg_pp0_iter7_abs5_reg_2377[0]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_abs5_reg_2377_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(abs5_reg_2377[1]),
        .Q(ap_pipeline_reg_pp0_iter7_abs5_reg_2377[1]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_abs5_reg_2377_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(abs5_reg_2377[2]),
        .Q(ap_pipeline_reg_pp0_iter7_abs5_reg_2377[2]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_abs5_reg_2377_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(abs5_reg_2377[3]),
        .Q(ap_pipeline_reg_pp0_iter7_abs5_reg_2377[3]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_abs5_reg_2377_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(abs5_reg_2377[4]),
        .Q(ap_pipeline_reg_pp0_iter7_abs5_reg_2377[4]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_abs5_reg_2377_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(abs5_reg_2377[5]),
        .Q(ap_pipeline_reg_pp0_iter7_abs5_reg_2377[5]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_abs5_reg_2377_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(abs5_reg_2377[6]),
        .Q(ap_pipeline_reg_pp0_iter7_abs5_reg_2377[6]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_abs5_reg_2377_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(abs5_reg_2377[7]),
        .Q(ap_pipeline_reg_pp0_iter7_abs5_reg_2377[7]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(abs_reg_2393[0]),
        .Q(ap_pipeline_reg_pp0_iter7_abs_reg_2393[0]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(abs_reg_2393[1]),
        .Q(ap_pipeline_reg_pp0_iter7_abs_reg_2393[1]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(abs_reg_2393[2]),
        .Q(ap_pipeline_reg_pp0_iter7_abs_reg_2393[2]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(abs_reg_2393[3]),
        .Q(ap_pipeline_reg_pp0_iter7_abs_reg_2393[3]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(abs_reg_2393[4]),
        .Q(ap_pipeline_reg_pp0_iter7_abs_reg_2393[4]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(abs_reg_2393[5]),
        .Q(ap_pipeline_reg_pp0_iter7_abs_reg_2393[5]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(abs_reg_2393[6]),
        .Q(ap_pipeline_reg_pp0_iter7_abs_reg_2393[6]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(abs_reg_2393[7]),
        .Q(ap_pipeline_reg_pp0_iter7_abs_reg_2393[7]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_exitcond_flatten3_reg_1895_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter6_exitcond_flatten3_reg_1895_reg_n_8_[0] ),
        .Q(\ap_pipeline_reg_pp0_iter7_exitcond_flatten3_reg_1895_reg_n_8_[0] ),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_or_cond_reg_2328_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter6_or_cond_reg_2328_reg_n_8_[0] ),
        .Q(\ap_pipeline_reg_pp0_iter7_or_cond_reg_2328_reg_n_8_[0] ),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_tmp_101_reg_2360_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg__0[0]),
        .Q(ap_pipeline_reg_pp0_iter7_tmp_101_reg_2360_reg__0[0]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_tmp_101_reg_2360_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg__0[1]),
        .Q(ap_pipeline_reg_pp0_iter7_tmp_101_reg_2360_reg__0[1]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_tmp_101_reg_2360_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg__0[2]),
        .Q(ap_pipeline_reg_pp0_iter7_tmp_101_reg_2360_reg__0[2]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_tmp_101_reg_2360_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg__0[3]),
        .Q(ap_pipeline_reg_pp0_iter7_tmp_101_reg_2360_reg__0[3]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_tmp_101_reg_2360_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg__0[4]),
        .Q(ap_pipeline_reg_pp0_iter7_tmp_101_reg_2360_reg__0[4]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_tmp_101_reg_2360_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg__0[5]),
        .Q(ap_pipeline_reg_pp0_iter7_tmp_101_reg_2360_reg__0[5]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_tmp_101_reg_2360_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg__0[6]),
        .Q(ap_pipeline_reg_pp0_iter7_tmp_101_reg_2360_reg__0[6]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_tmp_101_reg_2360_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg__0[7]),
        .Q(ap_pipeline_reg_pp0_iter7_tmp_101_reg_2360_reg__0[7]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_tmp_102_reg_2400_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_102_reg_2400_reg_n_8_[0] ),
        .Q(\ap_pipeline_reg_pp0_iter7_tmp_102_reg_2400_reg_n_8_[0] ),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_tmp_103_reg_2348_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_pipeline_reg_pp0_iter6_tmp_103_reg_2348_reg__0[0]),
        .Q(ap_pipeline_reg_pp0_iter7_tmp_103_reg_2348_reg__0[0]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_tmp_103_reg_2348_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_pipeline_reg_pp0_iter6_tmp_103_reg_2348_reg__0[1]),
        .Q(ap_pipeline_reg_pp0_iter7_tmp_103_reg_2348_reg__0[1]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_tmp_103_reg_2348_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_pipeline_reg_pp0_iter6_tmp_103_reg_2348_reg__0[2]),
        .Q(ap_pipeline_reg_pp0_iter7_tmp_103_reg_2348_reg__0[2]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_tmp_103_reg_2348_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_pipeline_reg_pp0_iter6_tmp_103_reg_2348_reg__0[3]),
        .Q(ap_pipeline_reg_pp0_iter7_tmp_103_reg_2348_reg__0[3]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_tmp_103_reg_2348_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_pipeline_reg_pp0_iter6_tmp_103_reg_2348_reg__0[4]),
        .Q(ap_pipeline_reg_pp0_iter7_tmp_103_reg_2348_reg__0[4]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_tmp_103_reg_2348_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_pipeline_reg_pp0_iter6_tmp_103_reg_2348_reg__0[5]),
        .Q(ap_pipeline_reg_pp0_iter7_tmp_103_reg_2348_reg__0[5]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_tmp_103_reg_2348_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_pipeline_reg_pp0_iter6_tmp_103_reg_2348_reg__0[6]),
        .Q(ap_pipeline_reg_pp0_iter7_tmp_103_reg_2348_reg__0[6]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_tmp_103_reg_2348_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_pipeline_reg_pp0_iter6_tmp_103_reg_2348_reg__0[7]),
        .Q(ap_pipeline_reg_pp0_iter7_tmp_103_reg_2348_reg__0[7]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_tmp_104_reg_2384_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_104_reg_2384_reg_n_8_[0] ),
        .Q(\ap_pipeline_reg_pp0_iter7_tmp_104_reg_2384_reg_n_8_[0] ),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_tmp_98_reg_2324_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter6_tmp_98_reg_2324_reg_n_8_[0] ),
        .Q(\ap_pipeline_reg_pp0_iter7_tmp_98_reg_2324_reg_n_8_[0] ),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_abs5_reg_2377_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_pipeline_reg_pp0_iter7_abs5_reg_2377[0]),
        .Q(ap_pipeline_reg_pp0_iter8_abs5_reg_2377[0]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_abs5_reg_2377_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_pipeline_reg_pp0_iter7_abs5_reg_2377[1]),
        .Q(ap_pipeline_reg_pp0_iter8_abs5_reg_2377[1]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_abs5_reg_2377_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_pipeline_reg_pp0_iter7_abs5_reg_2377[2]),
        .Q(ap_pipeline_reg_pp0_iter8_abs5_reg_2377[2]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_abs5_reg_2377_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_pipeline_reg_pp0_iter7_abs5_reg_2377[3]),
        .Q(ap_pipeline_reg_pp0_iter8_abs5_reg_2377[3]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_abs5_reg_2377_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_pipeline_reg_pp0_iter7_abs5_reg_2377[4]),
        .Q(ap_pipeline_reg_pp0_iter8_abs5_reg_2377[4]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_abs5_reg_2377_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_pipeline_reg_pp0_iter7_abs5_reg_2377[5]),
        .Q(ap_pipeline_reg_pp0_iter8_abs5_reg_2377[5]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_abs5_reg_2377_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_pipeline_reg_pp0_iter7_abs5_reg_2377[6]),
        .Q(ap_pipeline_reg_pp0_iter8_abs5_reg_2377[6]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_abs5_reg_2377_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_pipeline_reg_pp0_iter7_abs5_reg_2377[7]),
        .Q(ap_pipeline_reg_pp0_iter8_abs5_reg_2377[7]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_pipeline_reg_pp0_iter7_abs_reg_2393[0]),
        .Q(ap_pipeline_reg_pp0_iter8_abs_reg_2393[0]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_pipeline_reg_pp0_iter7_abs_reg_2393[1]),
        .Q(ap_pipeline_reg_pp0_iter8_abs_reg_2393[1]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_pipeline_reg_pp0_iter7_abs_reg_2393[2]),
        .Q(ap_pipeline_reg_pp0_iter8_abs_reg_2393[2]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_pipeline_reg_pp0_iter7_abs_reg_2393[3]),
        .Q(ap_pipeline_reg_pp0_iter8_abs_reg_2393[3]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_pipeline_reg_pp0_iter7_abs_reg_2393[4]),
        .Q(ap_pipeline_reg_pp0_iter8_abs_reg_2393[4]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_pipeline_reg_pp0_iter7_abs_reg_2393[5]),
        .Q(ap_pipeline_reg_pp0_iter8_abs_reg_2393[5]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_pipeline_reg_pp0_iter7_abs_reg_2393[6]),
        .Q(ap_pipeline_reg_pp0_iter8_abs_reg_2393[6]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_pipeline_reg_pp0_iter7_abs_reg_2393[7]),
        .Q(ap_pipeline_reg_pp0_iter8_abs_reg_2393[7]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_exitcond_flatten3_reg_1895_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter7_exitcond_flatten3_reg_1895_reg_n_8_[0] ),
        .Q(\ap_pipeline_reg_pp0_iter8_exitcond_flatten3_reg_1895_reg_n_8_[0] ),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_or_cond_reg_2328_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter7_or_cond_reg_2328_reg_n_8_[0] ),
        .Q(\ap_pipeline_reg_pp0_iter8_or_cond_reg_2328_reg_n_8_[0] ),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_tmp_102_reg_2400_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter7_tmp_102_reg_2400_reg_n_8_[0] ),
        .Q(\ap_pipeline_reg_pp0_iter8_tmp_102_reg_2400_reg_n_8_[0] ),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_tmp_104_reg_2384_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter7_tmp_104_reg_2384_reg_n_8_[0] ),
        .Q(ap_pipeline_reg_pp0_iter8_tmp_104_reg_2384),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_tmp_105_reg_2418_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_105_reg_2418_reg_n_8_[0] ),
        .Q(\ap_pipeline_reg_pp0_iter8_tmp_105_reg_2418_reg_n_8_[0] ),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_tmp_106_reg_2409_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_106_reg_2409_reg_n_8_[0] ),
        .Q(ap_pipeline_reg_pp0_iter8_tmp_106_reg_2409),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_tmp_98_reg_2324_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter7_tmp_98_reg_2324_reg_n_8_[0] ),
        .Q(\ap_pipeline_reg_pp0_iter8_tmp_98_reg_2324_reg_n_8_[0] ),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter9_exitcond_flatten3_reg_1895_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter8_exitcond_flatten3_reg_1895_reg_n_8_[0] ),
        .Q(ap_pipeline_reg_pp0_iter9_exitcond_flatten3_reg_1895),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter9_or_cond_reg_2328_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter8_or_cond_reg_2328_reg_n_8_[0] ),
        .Q(ap_pipeline_reg_pp0_iter9_or_cond_reg_2328),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter9_tmp_102_reg_2400_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter8_tmp_102_reg_2400_reg_n_8_[0] ),
        .Q(ap_pipeline_reg_pp0_iter9_tmp_102_reg_2400),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter9_tmp_104_reg_2384_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_pipeline_reg_pp0_iter8_tmp_104_reg_2384),
        .Q(ap_pipeline_reg_pp0_iter9_tmp_104_reg_2384),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter9_tmp_105_reg_2418_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter8_tmp_105_reg_2418_reg_n_8_[0] ),
        .Q(ap_pipeline_reg_pp0_iter9_tmp_105_reg_2418),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter9_tmp_106_reg_2409_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_pipeline_reg_pp0_iter8_tmp_106_reg_2409),
        .Q(ap_pipeline_reg_pp0_iter9_tmp_106_reg_2409),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter9_tmp_107_reg_2436_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_107_reg_2436_reg_n_8_[0] ),
        .Q(ap_pipeline_reg_pp0_iter9_tmp_107_reg_2436),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter9_tmp_108_reg_2427_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_108_reg_2427),
        .Q(ap_pipeline_reg_pp0_iter9_tmp_108_reg_2427),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_computeHistogram0_fu_955/ap_pipeline_reg_pp0_iter9_tmp_111_reg_2214_reg " *) 
  (* srl_name = "inst/\grp_computeHistogram0_fu_955/ap_pipeline_reg_pp0_iter9_tmp_111_reg_2214_reg[0]_srl7 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter9_tmp_111_reg_2214_reg[0]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(tmp_111_reg_2214),
        .Q(\ap_pipeline_reg_pp0_iter9_tmp_111_reg_2214_reg[0]_srl7_n_8 ));
  (* srl_bus_name = "inst/\grp_computeHistogram0_fu_955/ap_pipeline_reg_pp0_iter9_tmp_113_reg_1948_reg " *) 
  (* srl_name = "inst/\grp_computeHistogram0_fu_955/ap_pipeline_reg_pp0_iter9_tmp_113_reg_1948_reg[0]_srl8 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter9_tmp_113_reg_1948_reg[0]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\tmp_113_reg_1948_reg_n_8_[0] ),
        .Q(\ap_pipeline_reg_pp0_iter9_tmp_113_reg_1948_reg[0]_srl8_n_8 ));
  (* srl_bus_name = "inst/\grp_computeHistogram0_fu_955/ap_pipeline_reg_pp0_iter9_tmp_82_reg_1924_reg " *) 
  (* srl_name = "inst/\grp_computeHistogram0_fu_955/ap_pipeline_reg_pp0_iter9_tmp_82_reg_1924_reg[0]_srl4 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter9_tmp_82_reg_1924_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(sum_address1),
        .Q(\ap_pipeline_reg_pp0_iter9_tmp_82_reg_1924_reg[0]_srl4_n_8 ));
  FDRE \ap_pipeline_reg_pp0_iter9_tmp_98_reg_2324_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter8_tmp_98_reg_2324_reg_n_8_[0] ),
        .Q(ap_pipeline_reg_pp0_iter9_tmp_98_reg_2324),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_computeHistogram0_fu_955/ap_pipeline_reg_pp0_iter9_y_offset_cast_mid2_reg_1938_reg " *) 
  (* srl_name = "inst/\grp_computeHistogram0_fu_955/ap_pipeline_reg_pp0_iter9_y_offset_cast_mid2_reg_1938_reg[0]_srl8 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter9_y_offset_cast_mid2_reg_1938_reg[0]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\y_offset_cast_mid2_reg_1938_reg_n_8_[0] ),
        .Q(\ap_pipeline_reg_pp0_iter9_y_offset_cast_mid2_reg_1938_reg[0]_srl8_n_8 ));
  (* srl_bus_name = "inst/\grp_computeHistogram0_fu_955/ap_pipeline_reg_pp0_iter9_y_offset_cast_mid2_reg_1938_reg " *) 
  (* srl_name = "inst/\grp_computeHistogram0_fu_955/ap_pipeline_reg_pp0_iter9_y_offset_cast_mid2_reg_1938_reg[1]_srl8 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter9_y_offset_cast_mid2_reg_1938_reg[1]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\y_offset_cast_mid2_reg_1938_reg_n_8_[1] ),
        .Q(\ap_pipeline_reg_pp0_iter9_y_offset_cast_mid2_reg_1938_reg[1]_srl8_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    ap_reg_grp_computeHistogram0_fu_955_ap_start_i_1
       (.I0(\ap_CS_fsm_reg[9] [0]),
        .I1(grp_computeHistogram0_fu_955_ap_ready),
        .I2(ap_reg_grp_computeHistogram0_fu_955_ap_start),
        .O(ap_reg_grp_computeHistogram0_fu_955_ap_start_reg));
  LUT5 #(
    .INIT(32'h20002020)) 
    \bX_reg_881[0]_i_1 
       (.I0(i1_reg_848[1]),
        .I1(i1_reg_848[0]),
        .I2(\i1_reg_848_reg[1]_0 ),
        .I3(\ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895_reg_n_8_[0] ),
        .I4(grp_computeHistogram0_fu_955_image_buffer_16_ce1),
        .O(bX_reg_881));
  LUT2 #(
    .INIT(4'h2)) 
    \bX_reg_881[0]_i_2 
       (.I0(grp_computeHistogram0_fu_955_image_buffer_16_ce1),
        .I1(\ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895_reg_n_8_[0] ),
        .O(ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895));
  FDRE \bX_reg_881_reg[0] 
       (.C(ap_clk),
        .CE(ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895),
        .D(blkPosX_mid2_v_v_reg_1919),
        .Q(\bX_reg_881_reg_n_8_[0] ),
        .R(bX_reg_881));
  LUT3 #(
    .INIT(8'h08)) 
    \blkPosX_mid2_v_v_reg_1919[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_8),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(exitcond_flatten3_reg_1895),
        .O(x_reg_9030));
  LUT5 #(
    .INIT(32'h65666A66)) 
    \blkPosX_mid2_v_v_reg_1919[0]_i_2 
       (.I0(exitcond_flatten_reg_1904),
        .I1(\bX_reg_881_reg_n_8_[0] ),
        .I2(\ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895_reg_n_8_[0] ),
        .I3(grp_computeHistogram0_fu_955_image_buffer_16_ce1),
        .I4(blkPosX_mid2_v_v_reg_1919),
        .O(\blkPosX_mid2_v_v_reg_1919[0]_i_2_n_8 ));
  FDRE \blkPosX_mid2_v_v_reg_1919_reg[0] 
       (.C(ap_clk),
        .CE(x_reg_9030),
        .D(\blkPosX_mid2_v_v_reg_1919[0]_i_2_n_8 ),
        .Q(blkPosX_mid2_v_v_reg_1919),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \descriptor_V_addr_2_reg_2470[6]_i_1 
       (.I0(ap_pipeline_reg_pp0_iter11_exitcond_flatten3_reg_1895),
        .O(\descriptor_V_addr_2_reg_2470[6]_i_1_n_8 ));
  FDRE \descriptor_V_addr_2_reg_2470_reg[0] 
       (.C(ap_clk),
        .CE(\descriptor_V_addr_2_reg_2470[6]_i_1_n_8 ),
        .D(tmp_115_reg_2465[0]),
        .Q(descriptor_V_addr_2_reg_2470[0]),
        .R(1'b0));
  FDRE \descriptor_V_addr_2_reg_2470_reg[1] 
       (.C(ap_clk),
        .CE(\descriptor_V_addr_2_reg_2470[6]_i_1_n_8 ),
        .D(tmp_115_reg_2465[1]),
        .Q(descriptor_V_addr_2_reg_2470[1]),
        .R(1'b0));
  FDRE \descriptor_V_addr_2_reg_2470_reg[2] 
       (.C(ap_clk),
        .CE(\descriptor_V_addr_2_reg_2470[6]_i_1_n_8 ),
        .D(tmp_115_reg_2465[2]),
        .Q(descriptor_V_addr_2_reg_2470[2]),
        .R(1'b0));
  FDRE \descriptor_V_addr_2_reg_2470_reg[3] 
       (.C(ap_clk),
        .CE(\descriptor_V_addr_2_reg_2470[6]_i_1_n_8 ),
        .D(tmp_115_reg_2465[3]),
        .Q(descriptor_V_addr_2_reg_2470[3]),
        .R(1'b0));
  FDRE \descriptor_V_addr_2_reg_2470_reg[4] 
       (.C(ap_clk),
        .CE(\descriptor_V_addr_2_reg_2470[6]_i_1_n_8 ),
        .D(tmp_115_reg_2465[4]),
        .Q(descriptor_V_addr_2_reg_2470[4]),
        .R(1'b0));
  FDRE \descriptor_V_addr_2_reg_2470_reg[5] 
       (.C(ap_clk),
        .CE(\descriptor_V_addr_2_reg_2470[6]_i_1_n_8 ),
        .D(tmp_115_reg_2465[5]),
        .Q(descriptor_V_addr_2_reg_2470[5]),
        .R(1'b0));
  FDRE \descriptor_V_addr_2_reg_2470_reg[6] 
       (.C(ap_clk),
        .CE(\descriptor_V_addr_2_reg_2470[6]_i_1_n_8 ),
        .D(tmp_115_reg_2465[6]),
        .Q(descriptor_V_addr_2_reg_2470[6]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \exitcond_flatten3_reg_1895[0]_i_1 
       (.I0(exitcond_flatten3_fu_1270_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(exitcond_flatten3_reg_1895),
        .O(\exitcond_flatten3_reg_1895[0]_i_1_n_8 ));
  FDRE \exitcond_flatten3_reg_1895_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_flatten3_reg_1895[0]_i_1_n_8 ),
        .Q(exitcond_flatten3_reg_1895),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \exitcond_flatten_reg_1904[0]_i_1 
       (.I0(exitcond_flatten_reg_1904),
        .I1(exitcond_flatten3_fu_1270_p2),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(exitcond_flatten_fu_1282_p2),
        .O(\exitcond_flatten_reg_1904[0]_i_1_n_8 ));
  FDRE \exitcond_flatten_reg_1904_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_flatten_reg_1904[0]_i_1_n_8 ),
        .Q(exitcond_flatten_reg_1904),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h0026)) 
    \i1_reg_848[0]_i_1 
       (.I0(i1_reg_848[0]),
        .I1(\i1_reg_848_reg[1]_0 ),
        .I2(i1_reg_848[1]),
        .I3(i1_reg_8480),
        .O(\i1_reg_848[0]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \i1_reg_848[1]_i_1 
       (.I0(i1_reg_848[1]),
        .I1(i1_reg_848[0]),
        .I2(\i1_reg_848_reg[1]_0 ),
        .I3(i1_reg_8480),
        .O(\i1_reg_848[1]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'h00002000)) 
    \i1_reg_848[1]_i_2 
       (.I0(ap_CS_fsm_state2),
        .I1(\i_reg_837[6]_i_4_n_8 ),
        .I2(i_reg_837_reg__0[6]),
        .I3(i_reg_837_reg__0[3]),
        .I4(i_reg_837_reg__0[4]),
        .O(i1_reg_8480));
  FDRE \i1_reg_848_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\i1_reg_848[0]_i_1_n_8 ),
        .Q(i1_reg_848[0]),
        .R(1'b0));
  FDRE \i1_reg_848_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\i1_reg_848[1]_i_1_n_8 ),
        .Q(i1_reg_848[1]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_reg_837[0]_i_1 
       (.I0(i_reg_837_reg__0[0]),
        .O(i_6_fu_1242_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_reg_837[1]_i_1 
       (.I0(i_reg_837_reg__0[0]),
        .I1(i_reg_837_reg__0[1]),
        .O(i_6_fu_1242_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_reg_837[2]_i_1 
       (.I0(i_reg_837_reg__0[2]),
        .I1(i_reg_837_reg__0[1]),
        .I2(i_reg_837_reg__0[0]),
        .O(i_6_fu_1242_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_reg_837[3]_i_1 
       (.I0(i_reg_837_reg__0[3]),
        .I1(i_reg_837_reg__0[0]),
        .I2(i_reg_837_reg__0[1]),
        .I3(i_reg_837_reg__0[2]),
        .O(i_6_fu_1242_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_reg_837[4]_i_1 
       (.I0(i_reg_837_reg__0[4]),
        .I1(i_reg_837_reg__0[2]),
        .I2(i_reg_837_reg__0[1]),
        .I3(i_reg_837_reg__0[0]),
        .I4(i_reg_837_reg__0[3]),
        .O(i_6_fu_1242_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_reg_837[5]_i_1 
       (.I0(i_reg_837_reg__0[5]),
        .I1(i_reg_837_reg__0[3]),
        .I2(i_reg_837_reg__0[0]),
        .I3(i_reg_837_reg__0[1]),
        .I4(i_reg_837_reg__0[2]),
        .I5(i_reg_837_reg__0[4]),
        .O(i_6_fu_1242_p2[5]));
  LUT3 #(
    .INIT(8'h08)) 
    \i_reg_837[6]_i_1 
       (.I0(\ap_CS_fsm_reg_n_8_[0] ),
        .I1(ap_reg_grp_computeHistogram0_fu_955_ap_start),
        .I2(grp_computeHistogram0_fu_955_descriptor_V_we0),
        .O(i_reg_837));
  LUT5 #(
    .INIT(32'hAAAA8AAA)) 
    \i_reg_837[6]_i_2 
       (.I0(ap_CS_fsm_state2),
        .I1(\i_reg_837[6]_i_4_n_8 ),
        .I2(i_reg_837_reg__0[6]),
        .I3(i_reg_837_reg__0[3]),
        .I4(i_reg_837_reg__0[4]),
        .O(grp_computeHistogram0_fu_955_descriptor_V_we0));
  LUT3 #(
    .INIT(8'h6A)) 
    \i_reg_837[6]_i_3 
       (.I0(i_reg_837_reg__0[6]),
        .I1(\i_reg_837[6]_i_5_n_8 ),
        .I2(i_reg_837_reg__0[5]),
        .O(i_6_fu_1242_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \i_reg_837[6]_i_4 
       (.I0(i_reg_837_reg__0[1]),
        .I1(i_reg_837_reg__0[0]),
        .I2(i_reg_837_reg__0[5]),
        .I3(i_reg_837_reg__0[2]),
        .O(\i_reg_837[6]_i_4_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \i_reg_837[6]_i_5 
       (.I0(i_reg_837_reg__0[4]),
        .I1(i_reg_837_reg__0[2]),
        .I2(i_reg_837_reg__0[1]),
        .I3(i_reg_837_reg__0[0]),
        .I4(i_reg_837_reg__0[3]),
        .O(\i_reg_837[6]_i_5_n_8 ));
  FDRE \i_reg_837_reg[0] 
       (.C(ap_clk),
        .CE(grp_computeHistogram0_fu_955_descriptor_V_we0),
        .D(i_6_fu_1242_p2[0]),
        .Q(i_reg_837_reg__0[0]),
        .R(i_reg_837));
  FDRE \i_reg_837_reg[1] 
       (.C(ap_clk),
        .CE(grp_computeHistogram0_fu_955_descriptor_V_we0),
        .D(i_6_fu_1242_p2[1]),
        .Q(i_reg_837_reg__0[1]),
        .R(i_reg_837));
  FDRE \i_reg_837_reg[2] 
       (.C(ap_clk),
        .CE(grp_computeHistogram0_fu_955_descriptor_V_we0),
        .D(i_6_fu_1242_p2[2]),
        .Q(i_reg_837_reg__0[2]),
        .R(i_reg_837));
  FDRE \i_reg_837_reg[3] 
       (.C(ap_clk),
        .CE(grp_computeHistogram0_fu_955_descriptor_V_we0),
        .D(i_6_fu_1242_p2[3]),
        .Q(i_reg_837_reg__0[3]),
        .R(i_reg_837));
  FDRE \i_reg_837_reg[4] 
       (.C(ap_clk),
        .CE(grp_computeHistogram0_fu_955_descriptor_V_we0),
        .D(i_6_fu_1242_p2[4]),
        .Q(i_reg_837_reg__0[4]),
        .R(i_reg_837));
  FDRE \i_reg_837_reg[5] 
       (.C(ap_clk),
        .CE(grp_computeHistogram0_fu_955_descriptor_V_we0),
        .D(i_6_fu_1242_p2[5]),
        .Q(i_reg_837_reg__0[5]),
        .R(i_reg_837));
  FDRE \i_reg_837_reg[6] 
       (.C(ap_clk),
        .CE(grp_computeHistogram0_fu_955_descriptor_V_we0),
        .D(i_6_fu_1242_p2[6]),
        .Q(i_reg_837_reg__0[6]),
        .R(i_reg_837));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten2_reg_859[0]_i_1 
       (.I0(indvar_flatten2_reg_859_reg__0[0]),
        .O(indvar_flatten_next2_fu_1276_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \indvar_flatten2_reg_859[1]_i_1 
       (.I0(indvar_flatten2_reg_859_reg__0[0]),
        .I1(indvar_flatten2_reg_859_reg__0[1]),
        .O(indvar_flatten_next2_fu_1276_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \indvar_flatten2_reg_859[2]_i_1 
       (.I0(indvar_flatten2_reg_859_reg__0[2]),
        .I1(indvar_flatten2_reg_859_reg__0[0]),
        .I2(indvar_flatten2_reg_859_reg__0[1]),
        .O(indvar_flatten_next2_fu_1276_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \indvar_flatten2_reg_859[3]_i_1 
       (.I0(indvar_flatten2_reg_859_reg__0[3]),
        .I1(indvar_flatten2_reg_859_reg__0[1]),
        .I2(indvar_flatten2_reg_859_reg__0[0]),
        .I3(indvar_flatten2_reg_859_reg__0[2]),
        .O(indvar_flatten_next2_fu_1276_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \indvar_flatten2_reg_859[4]_i_1 
       (.I0(indvar_flatten2_reg_859_reg__0[4]),
        .I1(indvar_flatten2_reg_859_reg__0[2]),
        .I2(indvar_flatten2_reg_859_reg__0[0]),
        .I3(indvar_flatten2_reg_859_reg__0[1]),
        .I4(indvar_flatten2_reg_859_reg__0[3]),
        .O(indvar_flatten_next2_fu_1276_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \indvar_flatten2_reg_859[5]_i_1 
       (.I0(indvar_flatten2_reg_859_reg__0[5]),
        .I1(indvar_flatten2_reg_859_reg__0[3]),
        .I2(indvar_flatten2_reg_859_reg__0[1]),
        .I3(indvar_flatten2_reg_859_reg__0[0]),
        .I4(indvar_flatten2_reg_859_reg__0[2]),
        .I5(indvar_flatten2_reg_859_reg__0[4]),
        .O(indvar_flatten_next2_fu_1276_p2[5]));
  LUT2 #(
    .INIT(4'h9)) 
    \indvar_flatten2_reg_859[6]_i_1 
       (.I0(\indvar_flatten2_reg_859[8]_i_4_n_8 ),
        .I1(indvar_flatten2_reg_859_reg__0[6]),
        .O(indvar_flatten_next2_fu_1276_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \indvar_flatten2_reg_859[7]_i_1 
       (.I0(indvar_flatten2_reg_859_reg__0[7]),
        .I1(\indvar_flatten2_reg_859[8]_i_4_n_8 ),
        .I2(indvar_flatten2_reg_859_reg__0[6]),
        .O(indvar_flatten_next2_fu_1276_p2[7]));
  LUT6 #(
    .INIT(64'h0000F70000000000)) 
    \indvar_flatten2_reg_859[8]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(exitcond_flatten3_fu_1270_p2),
        .I3(i1_reg_848[1]),
        .I4(i1_reg_848[0]),
        .I5(\i1_reg_848_reg[1]_0 ),
        .O(indvar_flatten2_reg_859));
  LUT3 #(
    .INIT(8'h08)) 
    \indvar_flatten2_reg_859[8]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(exitcond_flatten3_fu_1270_p2),
        .O(indvar_flatten2_reg_8590));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \indvar_flatten2_reg_859[8]_i_3 
       (.I0(indvar_flatten2_reg_859_reg__0[8]),
        .I1(indvar_flatten2_reg_859_reg__0[6]),
        .I2(\indvar_flatten2_reg_859[8]_i_4_n_8 ),
        .I3(indvar_flatten2_reg_859_reg__0[7]),
        .O(indvar_flatten_next2_fu_1276_p2[8]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \indvar_flatten2_reg_859[8]_i_4 
       (.I0(indvar_flatten2_reg_859_reg__0[4]),
        .I1(indvar_flatten2_reg_859_reg__0[2]),
        .I2(indvar_flatten2_reg_859_reg__0[0]),
        .I3(indvar_flatten2_reg_859_reg__0[1]),
        .I4(indvar_flatten2_reg_859_reg__0[3]),
        .I5(indvar_flatten2_reg_859_reg__0[5]),
        .O(\indvar_flatten2_reg_859[8]_i_4_n_8 ));
  FDRE \indvar_flatten2_reg_859_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten2_reg_8590),
        .D(indvar_flatten_next2_fu_1276_p2[0]),
        .Q(indvar_flatten2_reg_859_reg__0[0]),
        .R(indvar_flatten2_reg_859));
  FDRE \indvar_flatten2_reg_859_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten2_reg_8590),
        .D(indvar_flatten_next2_fu_1276_p2[1]),
        .Q(indvar_flatten2_reg_859_reg__0[1]),
        .R(indvar_flatten2_reg_859));
  FDRE \indvar_flatten2_reg_859_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten2_reg_8590),
        .D(indvar_flatten_next2_fu_1276_p2[2]),
        .Q(indvar_flatten2_reg_859_reg__0[2]),
        .R(indvar_flatten2_reg_859));
  FDRE \indvar_flatten2_reg_859_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten2_reg_8590),
        .D(indvar_flatten_next2_fu_1276_p2[3]),
        .Q(indvar_flatten2_reg_859_reg__0[3]),
        .R(indvar_flatten2_reg_859));
  FDRE \indvar_flatten2_reg_859_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten2_reg_8590),
        .D(indvar_flatten_next2_fu_1276_p2[4]),
        .Q(indvar_flatten2_reg_859_reg__0[4]),
        .R(indvar_flatten2_reg_859));
  FDRE \indvar_flatten2_reg_859_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten2_reg_8590),
        .D(indvar_flatten_next2_fu_1276_p2[5]),
        .Q(indvar_flatten2_reg_859_reg__0[5]),
        .R(indvar_flatten2_reg_859));
  FDRE \indvar_flatten2_reg_859_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten2_reg_8590),
        .D(indvar_flatten_next2_fu_1276_p2[6]),
        .Q(indvar_flatten2_reg_859_reg__0[6]),
        .R(indvar_flatten2_reg_859));
  FDRE \indvar_flatten2_reg_859_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten2_reg_8590),
        .D(indvar_flatten_next2_fu_1276_p2[7]),
        .Q(indvar_flatten2_reg_859_reg__0[7]),
        .R(indvar_flatten2_reg_859));
  FDRE \indvar_flatten2_reg_859_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten2_reg_8590),
        .D(indvar_flatten_next2_fu_1276_p2[8]),
        .Q(indvar_flatten2_reg_859_reg__0[8]),
        .R(indvar_flatten2_reg_859));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten_reg_870[0]_i_1 
       (.I0(indvar_flatten_reg_870_reg__0[0]),
        .O(indvar_flatten_next_fu_1294_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \indvar_flatten_reg_870[1]_i_1 
       (.I0(indvar_flatten_reg_870_reg__0[0]),
        .I1(indvar_flatten_reg_870_reg__0[1]),
        .O(indvar_flatten_next_fu_1294_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \indvar_flatten_reg_870[2]_i_1 
       (.I0(indvar_flatten_reg_870_reg__0[2]),
        .I1(indvar_flatten_reg_870_reg__0[0]),
        .I2(indvar_flatten_reg_870_reg__0[1]),
        .O(indvar_flatten_next_fu_1294_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \indvar_flatten_reg_870[3]_i_1 
       (.I0(indvar_flatten_reg_870_reg__0[3]),
        .I1(indvar_flatten_reg_870_reg__0[1]),
        .I2(indvar_flatten_reg_870_reg__0[0]),
        .I3(indvar_flatten_reg_870_reg__0[2]),
        .O(indvar_flatten_next_fu_1294_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \indvar_flatten_reg_870[4]_i_1 
       (.I0(indvar_flatten_reg_870_reg__0[4]),
        .I1(indvar_flatten_reg_870_reg__0[3]),
        .I2(indvar_flatten_reg_870_reg__0[1]),
        .I3(indvar_flatten_reg_870_reg__0[0]),
        .I4(indvar_flatten_reg_870_reg__0[2]),
        .O(\indvar_flatten_reg_870[4]_i_1_n_8 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \indvar_flatten_reg_870[5]_i_1 
       (.I0(indvar_flatten_reg_870_reg__0[5]),
        .I1(indvar_flatten_reg_870_reg__0[3]),
        .I2(indvar_flatten_reg_870_reg__0[1]),
        .I3(indvar_flatten_reg_870_reg__0[0]),
        .I4(indvar_flatten_reg_870_reg__0[2]),
        .I5(indvar_flatten_reg_870_reg__0[4]),
        .O(indvar_flatten_next_fu_1294_p3[5]));
  LUT2 #(
    .INIT(4'h9)) 
    \indvar_flatten_reg_870[6]_i_1 
       (.I0(\indvar_flatten_reg_870[8]_i_2_n_8 ),
        .I1(indvar_flatten_reg_870_reg__0[6]),
        .O(indvar_flatten_next_fu_1294_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h4144)) 
    \indvar_flatten_reg_870[7]_i_1 
       (.I0(exitcond_flatten_fu_1282_p2),
        .I1(indvar_flatten_reg_870_reg__0[7]),
        .I2(\indvar_flatten_reg_870[8]_i_2_n_8 ),
        .I3(indvar_flatten_reg_870_reg__0[6]),
        .O(indvar_flatten_next_fu_1294_p3[7]));
  LUT4 #(
    .INIT(16'h0001)) 
    \indvar_flatten_reg_870[7]_i_2 
       (.I0(indvar_flatten_reg_870_reg__0[2]),
        .I1(indvar_flatten_reg_870_reg__0[5]),
        .I2(indvar_flatten_reg_870_reg__0[4]),
        .I3(\indvar_flatten_reg_870[7]_i_3_n_8 ),
        .O(exitcond_flatten_fu_1282_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \indvar_flatten_reg_870[7]_i_3 
       (.I0(indvar_flatten_reg_870_reg__0[1]),
        .I1(indvar_flatten_reg_870_reg__0[0]),
        .I2(indvar_flatten_reg_870_reg__0[8]),
        .I3(indvar_flatten_reg_870_reg__0[7]),
        .I4(indvar_flatten_reg_870_reg__0[3]),
        .I5(indvar_flatten_reg_870_reg__0[6]),
        .O(\indvar_flatten_reg_870[7]_i_3_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'hAA6A)) 
    \indvar_flatten_reg_870[8]_i_1 
       (.I0(indvar_flatten_reg_870_reg__0[8]),
        .I1(indvar_flatten_reg_870_reg__0[7]),
        .I2(indvar_flatten_reg_870_reg__0[6]),
        .I3(\indvar_flatten_reg_870[8]_i_2_n_8 ),
        .O(indvar_flatten_next_fu_1294_p3[8]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \indvar_flatten_reg_870[8]_i_2 
       (.I0(indvar_flatten_reg_870_reg__0[4]),
        .I1(indvar_flatten_reg_870_reg__0[2]),
        .I2(indvar_flatten_reg_870_reg__0[0]),
        .I3(indvar_flatten_reg_870_reg__0[1]),
        .I4(indvar_flatten_reg_870_reg__0[3]),
        .I5(indvar_flatten_reg_870_reg__0[5]),
        .O(\indvar_flatten_reg_870[8]_i_2_n_8 ));
  FDRE \indvar_flatten_reg_870_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten2_reg_8590),
        .D(indvar_flatten_next_fu_1294_p3[0]),
        .Q(indvar_flatten_reg_870_reg__0[0]),
        .R(indvar_flatten2_reg_859));
  FDRE \indvar_flatten_reg_870_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten2_reg_8590),
        .D(indvar_flatten_next_fu_1294_p3[1]),
        .Q(indvar_flatten_reg_870_reg__0[1]),
        .R(indvar_flatten2_reg_859));
  FDRE \indvar_flatten_reg_870_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten2_reg_8590),
        .D(indvar_flatten_next_fu_1294_p3[2]),
        .Q(indvar_flatten_reg_870_reg__0[2]),
        .R(indvar_flatten2_reg_859));
  FDRE \indvar_flatten_reg_870_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten2_reg_8590),
        .D(indvar_flatten_next_fu_1294_p3[3]),
        .Q(indvar_flatten_reg_870_reg__0[3]),
        .R(indvar_flatten2_reg_859));
  FDRE \indvar_flatten_reg_870_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten2_reg_8590),
        .D(\indvar_flatten_reg_870[4]_i_1_n_8 ),
        .Q(indvar_flatten_reg_870_reg__0[4]),
        .R(indvar_flatten2_reg_859));
  FDRE \indvar_flatten_reg_870_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten2_reg_8590),
        .D(indvar_flatten_next_fu_1294_p3[5]),
        .Q(indvar_flatten_reg_870_reg__0[5]),
        .R(indvar_flatten2_reg_859));
  FDRE \indvar_flatten_reg_870_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten2_reg_8590),
        .D(indvar_flatten_next_fu_1294_p3[6]),
        .Q(indvar_flatten_reg_870_reg__0[6]),
        .R(indvar_flatten2_reg_859));
  FDRE \indvar_flatten_reg_870_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten2_reg_8590),
        .D(indvar_flatten_next_fu_1294_p3[7]),
        .Q(indvar_flatten_reg_870_reg__0[7]),
        .R(indvar_flatten2_reg_859));
  FDRE \indvar_flatten_reg_870_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten2_reg_8590),
        .D(indvar_flatten_next_fu_1294_p3[8]),
        .Q(indvar_flatten_reg_870_reg__0[8]),
        .R(indvar_flatten2_reg_859));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_computeHistogram0bkb lut0_U
       (.ADDRARDADDR({lut0_U_n_18,lut0_U_n_19,lut0_U_n_20,lut0_U_n_21,lut0_U_n_22,lut0_U_n_23,lut0_U_n_24,lut0_U_n_25}),
        .CO(tmp_104_fu_1707_p2),
        .Q(reg_1232),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter5(ap_enable_reg_pp0_iter5),
        .\ap_pipeline_reg_pp0_iter4_exitcond_flatten3_reg_1895_reg[0] (\ap_pipeline_reg_pp0_iter4_exitcond_flatten3_reg_1895_reg_n_8_[0] ),
        .ap_pipeline_reg_pp0_iter5_abscond5_reg_2337(ap_pipeline_reg_pp0_iter5_abscond5_reg_2337),
        .ap_pipeline_reg_pp0_iter5_abscond7_reg_2332(ap_pipeline_reg_pp0_iter5_abscond7_reg_2332),
        .\ap_pipeline_reg_pp0_iter5_exitcond_flatten3_reg_1895_reg[0] (\ap_pipeline_reg_pp0_iter5_exitcond_flatten3_reg_1895_reg_n_8_[0] ),
        .\ap_pipeline_reg_pp0_iter5_or_cond_reg_2328_reg[0] (\ap_pipeline_reg_pp0_iter5_or_cond_reg_2328_reg_n_8_[0] ),
        .\ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[0] (lut1_U_n_12),
        .\ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[2] (lut1_U_n_11),
        .\ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[4] (lut1_U_n_10),
        .\ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[7] (ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310),
        .\ap_pipeline_reg_pp0_iter5_tmp_98_reg_2324_reg[0] (\ap_pipeline_reg_pp0_iter5_tmp_98_reg_2324_reg_n_8_[0] ),
        .lut01_ce0(lut01_ce0),
        .lut1_ce0(lut1_ce0),
        .\reg_1232_reg[7] (\reg_1232_reg[7]_0 ),
        .sum_ce1(grp_computeHistogram0_fu_955_sum_ce1),
        .\tmp_101_reg_2360_reg[7] (tmp_101_reg_2360_reg__0),
        .\tmp_102_reg_2400_reg[0] (tmp_102_fu_1723_p2),
        .\tmp_103_reg_2348_reg[7] (tmp_103_reg_2348_reg__0),
        .\tmp_66_reg_2400_reg[0] (\tmp_66_reg_2400_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_computeHistogram0cud lut1_U
       (.ADDRARDADDR({lut0_U_n_18,lut0_U_n_19,lut0_U_n_20,lut0_U_n_21,lut0_U_n_22,lut0_U_n_23,lut0_U_n_24,lut0_U_n_25}),
        .ADDRBWRADDR(ADDRBWRADDR),
        .CO(CO),
        .Q(Q),
        .\abs5_reg_2377_reg[6] (lut1_U_n_11),
        .\abs5_reg_2377_reg[7] (abs5_reg_2377),
        .\abs_reg_2393_reg[7] (\abs_reg_2393_reg[7]_0 ),
        .\abs_reg_2393_reg[7]_0 (abs_reg_2393),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter7(ap_enable_reg_pp0_iter7),
        .\ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[5] (ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310[5:0]),
        .\ap_pipeline_reg_pp0_iter6_exitcond_flatten3_reg_1895_reg[0] (\ap_pipeline_reg_pp0_iter6_exitcond_flatten3_reg_1895_reg_n_8_[0] ),
        .\ap_pipeline_reg_pp0_iter6_exitcond_flatten3_reg_1895_reg[0]_0 (lut2_U_n_18),
        .\ap_pipeline_reg_pp0_iter6_or_cond_reg_2328_reg[0] (\ap_pipeline_reg_pp0_iter6_or_cond_reg_2328_reg_n_8_[0] ),
        .\ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg[7] (ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg__0),
        .\ap_pipeline_reg_pp0_iter6_tmp_103_reg_2348_reg[7] (ap_pipeline_reg_pp0_iter6_tmp_103_reg_2348_reg__0),
        .\ap_pipeline_reg_pp0_iter6_tmp_98_reg_2324_reg[0] (\ap_pipeline_reg_pp0_iter6_tmp_98_reg_2324_reg_n_8_[0] ),
        .lut12_ce0(lut12_ce0),
        .lut1_ce0(lut1_ce0),
        .lut2_ce0(lut2_ce0),
        .q0_reg({lut1_U_n_16,lut1_U_n_17,lut1_U_n_18,lut1_U_n_19,lut1_U_n_20,lut1_U_n_21,lut1_U_n_22,lut1_U_n_23}),
        .\tmp_102_reg_2400_reg[0] (\tmp_102_reg_2400_reg_n_8_[0] ),
        .\tmp_104_reg_2384_reg[0] (lut1_U_n_10),
        .\tmp_104_reg_2384_reg[0]_0 (lut1_U_n_12),
        .\tmp_104_reg_2384_reg[0]_1 (\tmp_104_reg_2384_reg_n_8_[0] ),
        .\tmp_105_reg_2418_reg[0] (lut1_U_n_14),
        .\tmp_105_reg_2418_reg[0]_0 (\tmp_105_reg_2418_reg_n_8_[0] ),
        .\tmp_106_reg_2409_reg[0] (lut1_U_n_13),
        .\tmp_106_reg_2409_reg[0]_0 (\tmp_106_reg_2409_reg_n_8_[0] ),
        .\tmp_70_reg_2418_reg[0] (\tmp_70_reg_2418_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_computeHistogram0dEe lut2_U
       (.ADDRARDADDR({lut2_U_n_19,lut2_U_n_20,lut2_U_n_21,lut2_U_n_22,lut2_U_n_23,lut2_U_n_24,lut2_U_n_25,lut2_U_n_26}),
        .DOBDO(DOBDO),
        .Q(ap_pipeline_reg_pp0_iter7_tmp_103_reg_2348_reg__0),
        .S(S),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter8(ap_enable_reg_pp0_iter8),
        .\ap_pipeline_reg_pp0_iter6_exitcond_flatten3_reg_1895_reg[0] (\ap_pipeline_reg_pp0_iter6_exitcond_flatten3_reg_1895_reg_n_8_[0] ),
        .\ap_pipeline_reg_pp0_iter6_or_cond_reg_2328_reg[0] (\ap_pipeline_reg_pp0_iter6_or_cond_reg_2328_reg_n_8_[0] ),
        .\ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg[7] ({lut1_U_n_16,lut1_U_n_17,lut1_U_n_18,lut1_U_n_19,lut1_U_n_20,lut1_U_n_21,lut1_U_n_22,lut1_U_n_23}),
        .\ap_pipeline_reg_pp0_iter6_tmp_65_reg_2360_reg[7] (\ap_pipeline_reg_pp0_iter6_tmp_65_reg_2360_reg[7] ),
        .\ap_pipeline_reg_pp0_iter6_tmp_98_reg_2324_reg[0] (\ap_pipeline_reg_pp0_iter6_tmp_98_reg_2324_reg_n_8_[0] ),
        .\ap_pipeline_reg_pp0_iter7_abs2_reg_2377_reg[7] (\ap_pipeline_reg_pp0_iter7_abs2_reg_2377_reg[7] ),
        .\ap_pipeline_reg_pp0_iter7_abs5_reg_2377_reg[7] (ap_pipeline_reg_pp0_iter7_abs5_reg_2377),
        .\ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7] (\ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_0 ),
        .\ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_0 (\ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_1 ),
        .\ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_1 (ap_pipeline_reg_pp0_iter7_abs_reg_2393),
        .\ap_pipeline_reg_pp0_iter7_exitcond_flatten3_reg_1895_reg[0] (lut3_U_n_8),
        .\ap_pipeline_reg_pp0_iter7_exitcond_flatten3_reg_1895_reg[0]_0 (\ap_pipeline_reg_pp0_iter7_exitcond_flatten3_reg_1895_reg_n_8_[0] ),
        .\ap_pipeline_reg_pp0_iter7_or_cond_reg_2328_reg[0] (\ap_pipeline_reg_pp0_iter7_or_cond_reg_2328_reg_n_8_[0] ),
        .\ap_pipeline_reg_pp0_iter7_or_cond_reg_2328_reg[0]_0 (\tmp_107_reg_2436[0]_i_2_n_8 ),
        .\ap_pipeline_reg_pp0_iter7_tmp_101_reg_2360_reg[7] (ap_pipeline_reg_pp0_iter7_tmp_101_reg_2360_reg__0),
        .\ap_pipeline_reg_pp0_iter7_tmp_102_reg_2400_reg[0] (\ap_pipeline_reg_pp0_iter7_tmp_102_reg_2400_reg_n_8_[0] ),
        .\ap_pipeline_reg_pp0_iter7_tmp_98_reg_2324_reg[0] (\ap_pipeline_reg_pp0_iter7_tmp_98_reg_2324_reg_n_8_[0] ),
        .lut23_ce0(lut23_ce0),
        .lut2_ce0(lut2_ce0),
        .lut3_ce0(lut3_ce0),
        .q0_reg(lut2_U_n_18),
        .\tmp_104_reg_2384_reg[0] (\tmp_104_reg_2384_reg_n_8_[0] ),
        .\tmp_105_reg_2418_reg[0] (\tmp_105_reg_2418_reg_n_8_[0] ),
        .\tmp_106_reg_2409_reg[0] (\tmp_106_reg_2409_reg_n_8_[0] ),
        .\tmp_107_reg_2436_reg[0] (lut2_U_n_29),
        .\tmp_107_reg_2436_reg[0]_0 (\tmp_107_reg_2436_reg_n_8_[0] ),
        .tmp_108_reg_2427(tmp_108_reg_2427),
        .\tmp_108_reg_2427_reg[0] (lut2_U_n_28),
        .\tmp_72_reg_2436_reg[0] (\tmp_72_reg_2436_reg[0] ),
        .\tmp_73_reg_2427_reg[0] (\tmp_73_reg_2427_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_computeHistogram0eOg lut3_U
       (.ADDRARDADDR({lut2_U_n_19,lut2_U_n_20,lut2_U_n_21,lut2_U_n_22,lut2_U_n_23,lut2_U_n_24,lut2_U_n_25,lut2_U_n_26}),
        .Q(ap_pipeline_reg_pp0_iter8_abs5_reg_2377),
        .ap_clk(ap_clk),
        .\ap_pipeline_reg_pp0_iter7_exitcond_flatten3_reg_1895_reg[0] (\ap_pipeline_reg_pp0_iter7_exitcond_flatten3_reg_1895_reg_n_8_[0] ),
        .\ap_pipeline_reg_pp0_iter7_or_cond_reg_2328_reg[0] (\ap_pipeline_reg_pp0_iter7_or_cond_reg_2328_reg_n_8_[0] ),
        .\ap_pipeline_reg_pp0_iter7_tmp_104_reg_2384_reg[0] (\ap_pipeline_reg_pp0_iter7_tmp_104_reg_2384_reg_n_8_[0] ),
        .\ap_pipeline_reg_pp0_iter7_tmp_67_reg_2348_reg[7] (\ap_pipeline_reg_pp0_iter7_tmp_67_reg_2348_reg[7] ),
        .\ap_pipeline_reg_pp0_iter7_tmp_98_reg_2324_reg[0] (\ap_pipeline_reg_pp0_iter7_tmp_98_reg_2324_reg_n_8_[0] ),
        .\ap_pipeline_reg_pp0_iter8_abs2_reg_2377_reg[7] (\ap_pipeline_reg_pp0_iter8_abs2_reg_2377_reg[7] ),
        .\ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7] (\ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0 ),
        .\ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0 (ap_pipeline_reg_pp0_iter8_abs_reg_2393),
        .lut34_ce0(lut34_ce0),
        .lut3_ce0(lut3_ce0),
        .q0_reg(lut3_U_n_8),
        .tmp_109_fu_1775_p2(tmp_109_fu_1775_p2),
        .tmp_110_fu_1766_p2(tmp_110_fu_1766_p2),
        .tmp_74_fu_1775_p2(tmp_74_fu_1775_p2),
        .tmp_75_fu_1766_p2(tmp_75_fu_1766_p2));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \mag_reg_2342[1]_i_1 
       (.I0(tmp_96_reg_2317[9]),
        .I1(tmp_96_reg_2317[0]),
        .I2(tmp_96_reg_2317[1]),
        .O(mag_fu_1677_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h57A8)) 
    \mag_reg_2342[2]_i_1 
       (.I0(tmp_96_reg_2317[9]),
        .I1(tmp_96_reg_2317[0]),
        .I2(tmp_96_reg_2317[1]),
        .I3(tmp_96_reg_2317[2]),
        .O(mag_fu_1677_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h5557AAA8)) 
    \mag_reg_2342[3]_i_1 
       (.I0(tmp_96_reg_2317[9]),
        .I1(tmp_96_reg_2317[1]),
        .I2(tmp_96_reg_2317[0]),
        .I3(tmp_96_reg_2317[2]),
        .I4(tmp_96_reg_2317[3]),
        .O(mag_fu_1677_p3[3]));
  LUT6 #(
    .INIT(64'h55555557AAAAAAA8)) 
    \mag_reg_2342[4]_i_1 
       (.I0(tmp_96_reg_2317[9]),
        .I1(tmp_96_reg_2317[2]),
        .I2(tmp_96_reg_2317[0]),
        .I3(tmp_96_reg_2317[1]),
        .I4(tmp_96_reg_2317[3]),
        .I5(tmp_96_reg_2317[4]),
        .O(mag_fu_1677_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \mag_reg_2342[5]_i_1 
       (.I0(tmp_96_reg_2317[9]),
        .I1(\mag_reg_2342[5]_i_2_n_8 ),
        .I2(tmp_96_reg_2317[5]),
        .O(mag_fu_1677_p3[5]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \mag_reg_2342[5]_i_2 
       (.I0(tmp_96_reg_2317[3]),
        .I1(tmp_96_reg_2317[1]),
        .I2(tmp_96_reg_2317[0]),
        .I3(tmp_96_reg_2317[2]),
        .I4(tmp_96_reg_2317[4]),
        .O(\mag_reg_2342[5]_i_2_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \mag_reg_2342[6]_i_1 
       (.I0(tmp_96_reg_2317[9]),
        .I1(\mag_reg_2342[9]_i_3_n_8 ),
        .I2(tmp_96_reg_2317[6]),
        .O(mag_fu_1677_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h57A8)) 
    \mag_reg_2342[7]_i_1 
       (.I0(tmp_96_reg_2317[9]),
        .I1(\mag_reg_2342[9]_i_3_n_8 ),
        .I2(tmp_96_reg_2317[6]),
        .I3(tmp_96_reg_2317[7]),
        .O(mag_fu_1677_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'h5557AAA8)) 
    \mag_reg_2342[8]_i_1 
       (.I0(tmp_96_reg_2317[9]),
        .I1(tmp_96_reg_2317[6]),
        .I2(\mag_reg_2342[9]_i_3_n_8 ),
        .I3(tmp_96_reg_2317[7]),
        .I4(tmp_96_reg_2317[8]),
        .O(mag_fu_1677_p3[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \mag_reg_2342[9]_i_1 
       (.I0(\ap_pipeline_reg_pp0_iter4_exitcond_flatten3_reg_1895_reg_n_8_[0] ),
        .O(ap_pipeline_reg_pp0_iter4_exitcond_flatten3_reg_1895));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    \mag_reg_2342[9]_i_2 
       (.I0(tmp_96_reg_2317[8]),
        .I1(tmp_96_reg_2317[9]),
        .I2(tmp_96_reg_2317[7]),
        .I3(\mag_reg_2342[9]_i_3_n_8 ),
        .I4(tmp_96_reg_2317[6]),
        .O(mag_fu_1677_p3[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mag_reg_2342[9]_i_3 
       (.I0(tmp_96_reg_2317[4]),
        .I1(tmp_96_reg_2317[2]),
        .I2(tmp_96_reg_2317[0]),
        .I3(tmp_96_reg_2317[1]),
        .I4(tmp_96_reg_2317[3]),
        .I5(tmp_96_reg_2317[5]),
        .O(\mag_reg_2342[9]_i_3_n_8 ));
  FDRE \mag_reg_2342_reg[0] 
       (.C(ap_clk),
        .CE(ap_pipeline_reg_pp0_iter4_exitcond_flatten3_reg_1895),
        .D(tmp_96_reg_2317[0]),
        .Q(mag_reg_2342[0]),
        .R(1'b0));
  FDRE \mag_reg_2342_reg[1] 
       (.C(ap_clk),
        .CE(ap_pipeline_reg_pp0_iter4_exitcond_flatten3_reg_1895),
        .D(mag_fu_1677_p3[1]),
        .Q(mag_reg_2342[1]),
        .R(1'b0));
  FDRE \mag_reg_2342_reg[2] 
       (.C(ap_clk),
        .CE(ap_pipeline_reg_pp0_iter4_exitcond_flatten3_reg_1895),
        .D(mag_fu_1677_p3[2]),
        .Q(mag_reg_2342[2]),
        .R(1'b0));
  FDRE \mag_reg_2342_reg[3] 
       (.C(ap_clk),
        .CE(ap_pipeline_reg_pp0_iter4_exitcond_flatten3_reg_1895),
        .D(mag_fu_1677_p3[3]),
        .Q(mag_reg_2342[3]),
        .R(1'b0));
  FDRE \mag_reg_2342_reg[4] 
       (.C(ap_clk),
        .CE(ap_pipeline_reg_pp0_iter4_exitcond_flatten3_reg_1895),
        .D(mag_fu_1677_p3[4]),
        .Q(mag_reg_2342[4]),
        .R(1'b0));
  FDRE \mag_reg_2342_reg[5] 
       (.C(ap_clk),
        .CE(ap_pipeline_reg_pp0_iter4_exitcond_flatten3_reg_1895),
        .D(mag_fu_1677_p3[5]),
        .Q(mag_reg_2342[5]),
        .R(1'b0));
  FDRE \mag_reg_2342_reg[6] 
       (.C(ap_clk),
        .CE(ap_pipeline_reg_pp0_iter4_exitcond_flatten3_reg_1895),
        .D(mag_fu_1677_p3[6]),
        .Q(mag_reg_2342[6]),
        .R(1'b0));
  FDRE \mag_reg_2342_reg[7] 
       (.C(ap_clk),
        .CE(ap_pipeline_reg_pp0_iter4_exitcond_flatten3_reg_1895),
        .D(mag_fu_1677_p3[7]),
        .Q(mag_reg_2342[7]),
        .R(1'b0));
  FDRE \mag_reg_2342_reg[8] 
       (.C(ap_clk),
        .CE(ap_pipeline_reg_pp0_iter4_exitcond_flatten3_reg_1895),
        .D(mag_fu_1677_p3[8]),
        .Q(mag_reg_2342[8]),
        .R(1'b0));
  FDRE \mag_reg_2342_reg[9] 
       (.C(ap_clk),
        .CE(ap_pipeline_reg_pp0_iter4_exitcond_flatten3_reg_1895),
        .D(mag_fu_1677_p3[9]),
        .Q(mag_reg_2342[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF1110111)) 
    \or_cond_reg_2328[0]_i_1 
       (.I0(\reg_1232[4]_i_2_n_8 ),
        .I1(grp_fu_1095_p2),
        .I2(\tmp_98_reg_2324_reg[0]_i_3_n_11 ),
        .I3(\tmp_98_reg_2324_reg[0]_i_4_n_11 ),
        .I4(\or_cond_reg_2328_reg_n_8_[0] ),
        .O(\or_cond_reg_2328[0]_i_1_n_8 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \or_cond_reg_2328[0]_i_2 
       (.I0(\tmp_98_reg_2324_reg[0]_i_4_n_11 ),
        .I1(\or_cond_reg_2328[0]_i_3_n_8 ),
        .I2(Gy_fu_1614_p2[4]),
        .I3(Gy_fu_1614_p2[5]),
        .I4(Gy_fu_1614_p2[2]),
        .I5(Gy_fu_1614_p2[3]),
        .O(grp_fu_1095_p2));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \or_cond_reg_2328[0]_i_3 
       (.I0(Gy_fu_1614_p2[0]),
        .I1(Gy_fu_1614_p2[6]),
        .I2(Gy_fu_1614_p2[1]),
        .I3(Gy_fu_1614_p2[7]),
        .O(\or_cond_reg_2328[0]_i_3_n_8 ));
  FDRE \or_cond_reg_2328_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\or_cond_reg_2328[0]_i_1_n_8 ),
        .Q(\or_cond_reg_2328_reg_n_8_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'hFD55)) 
    \q0[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter23_reg_0),
        .I1(\q0[7]_i_3__4_n_8 ),
        .I2(ram_reg_0_31_0_0_i_9__19_n_8),
        .I3(\ap_CS_fsm_reg[9] [1]),
        .O(E));
  LUT6 #(
    .INIT(64'h57555F5555555555)) 
    \q0[7]_i_1__0 
       (.I0(ap_enable_reg_pp0_iter23_reg_0),
        .I1(y_mid2_reg_1943[1]),
        .I2(\q0[7]_i_3__6_n_8 ),
        .I3(ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895),
        .I4(y_mid2_reg_1943[0]),
        .I5(\ap_CS_fsm_reg[9] [1]),
        .O(\q0_reg[0] ));
  LUT6 #(
    .INIT(64'h5F555D5555555555)) 
    \q0[7]_i_1__1 
       (.I0(ap_enable_reg_pp0_iter23_reg_0),
        .I1(y_mid2_reg_1943[0]),
        .I2(\q0[7]_i_3__6_n_8 ),
        .I3(ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895),
        .I4(y_mid2_reg_1943[1]),
        .I5(\ap_CS_fsm_reg[9] [1]),
        .O(\q0_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFF5D5555555555)) 
    \q0[7]_i_1__10 
       (.I0(ap_enable_reg_pp0_iter23_reg_0),
        .I1(grp_computeHistogram0_fu_955_image_buffer_16_ce1),
        .I2(\ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895_reg_n_8_[0] ),
        .I3(grp_computeHistogram0_fu_955_image_buffer_16_address0),
        .I4(\q0[7]_i_3__0_n_8 ),
        .I5(\ap_CS_fsm_reg[9] [1]),
        .O(\q0_reg[0]_9 ));
  LUT6 #(
    .INIT(64'hFFFF755555555555)) 
    \q0[7]_i_1__11 
       (.I0(ap_enable_reg_pp0_iter23_reg_0),
        .I1(\q0[7]_i_3__18_n_8 ),
        .I2(ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895),
        .I3(y_mid2_reg_1943[1]),
        .I4(\q0[7]_i_3__4_n_8 ),
        .I5(\ap_CS_fsm_reg[9] [1]),
        .O(\q0_reg[0]_10 ));
  LUT6 #(
    .INIT(64'hFFFF755555555555)) 
    \q0[7]_i_1__12 
       (.I0(ap_enable_reg_pp0_iter23_reg_0),
        .I1(\q0[7]_i_3__6_n_8 ),
        .I2(ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895),
        .I3(y_mid2_reg_1943[1]),
        .I4(\q0[7]_i_3__1_n_8 ),
        .I5(\ap_CS_fsm_reg[9] [1]),
        .O(\q0_reg[0]_11 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'hDF55)) 
    \q0[7]_i_1__13 
       (.I0(ap_enable_reg_pp0_iter23_reg_0),
        .I1(\q0[7]_i_3__3_n_8 ),
        .I2(ram_reg_0_31_0_0_i_9__5_n_8),
        .I3(\ap_CS_fsm_reg[9] [1]),
        .O(\q0_reg[0]_12 ));
  LUT6 #(
    .INIT(64'h55555DDD55555555)) 
    \q0[7]_i_1__14 
       (.I0(ap_enable_reg_pp0_iter23_reg_0),
        .I1(ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895),
        .I2(y_mid2_reg_1943[1]),
        .I3(y_mid2_reg_1943[0]),
        .I4(\q0[7]_i_3__20_n_8 ),
        .I5(\ap_CS_fsm_reg[9] [1]),
        .O(\q0_reg[0]_13 ));
  LUT6 #(
    .INIT(64'hFFFF55D555555555)) 
    \q0[7]_i_1__2 
       (.I0(ap_enable_reg_pp0_iter23_reg_0),
        .I1(\q0[7]_i_3__19_n_8 ),
        .I2(ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895),
        .I3(y_mid2_reg_1943[0]),
        .I4(ram_reg_0_31_0_0_i_9__20_n_8),
        .I5(\ap_CS_fsm_reg[9] [1]),
        .O(\q0_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h5D55FFFF55555555)) 
    \q0[7]_i_1__3 
       (.I0(ap_enable_reg_pp0_iter23_reg_0),
        .I1(grp_computeHistogram0_fu_955_image_buffer_16_ce1),
        .I2(\ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895_reg_n_8_[0] ),
        .I3(grp_computeHistogram0_fu_955_image_buffer_16_address0),
        .I4(ram_reg_0_31_0_0_i_9__8_n_8),
        .I5(\ap_CS_fsm_reg[9] [1]),
        .O(\q0_reg[0]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \q0[7]_i_1__33 
       (.I0(\ap_CS_fsm_reg[9] [1]),
        .I1(grp_computeHistogram0_fu_955_image_buffer_16_ce1),
        .I2(ap_enable_reg_pp0_iter23_reg_0),
        .O(\q0_reg[7]_15 ));
  LUT6 #(
    .INIT(64'hF5D5555555555555)) 
    \q0[7]_i_1__4 
       (.I0(ap_enable_reg_pp0_iter23_reg_0),
        .I1(y_mid2_reg_1943[1]),
        .I2(ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895),
        .I3(y_mid2_reg_1943[0]),
        .I4(\q0[7]_i_3__17_n_8 ),
        .I5(\ap_CS_fsm_reg[9] [1]),
        .O(\q0_reg[0]_3 ));
  LUT6 #(
    .INIT(64'h5F555D5555555555)) 
    \q0[7]_i_1__5 
       (.I0(ap_enable_reg_pp0_iter23_reg_0),
        .I1(y_mid2_reg_1943[0]),
        .I2(\q0[7]_i_3__18_n_8 ),
        .I3(ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895),
        .I4(y_mid2_reg_1943[1]),
        .I5(\ap_CS_fsm_reg[9] [1]),
        .O(\q0_reg[0]_4 ));
  LUT5 #(
    .INIT(32'hDFDD5555)) 
    \q0[7]_i_1__6 
       (.I0(ap_enable_reg_pp0_iter23_reg_0),
        .I1(grp_computeHistogram0_fu_955_image_buffer_6_address0),
        .I2(y_mid2_reg_1943[1]),
        .I3(grp_computeHistogram0_fu_955_image_buffer_7_address0),
        .I4(\ap_CS_fsm_reg[9] [1]),
        .O(\q0_reg[0]_5 ));
  LUT5 #(
    .INIT(32'h75FF5555)) 
    \q0[7]_i_1__7 
       (.I0(ap_enable_reg_pp0_iter23_reg_0),
        .I1(y_mid2_reg_1943[1]),
        .I2(grp_computeHistogram0_fu_955_image_buffer_6_address0),
        .I3(ram_reg_0_31_0_0_i_9__0_n_8),
        .I4(\ap_CS_fsm_reg[9] [1]),
        .O(\q0_reg[0]_6 ));
  LUT6 #(
    .INIT(64'h5555755555555555)) 
    \q0[7]_i_1__8 
       (.I0(ap_enable_reg_pp0_iter23_reg_0),
        .I1(\ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895_reg_n_8_[0] ),
        .I2(grp_computeHistogram0_fu_955_image_buffer_16_ce1),
        .I3(\q0[7]_i_3__17_n_8 ),
        .I4(y_mid2_reg_1943[1]),
        .I5(\ap_CS_fsm_reg[9] [1]),
        .O(\q0_reg[0]_7 ));
  LUT6 #(
    .INIT(64'h7F55555555555555)) 
    \q0[7]_i_1__9 
       (.I0(ap_enable_reg_pp0_iter23_reg_0),
        .I1(y_mid2_reg_1943[1]),
        .I2(y_mid2_reg_1943[0]),
        .I3(\q0[7]_i_3__17_n_8 ),
        .I4(ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895),
        .I5(\ap_CS_fsm_reg[9] [1]),
        .O(\q0_reg[0]_8 ));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \q0[7]_i_3 
       (.I0(y_mid2_reg_1943[0]),
        .I1(grp_computeHistogram0_fu_955_image_buffer_16_ce1),
        .I2(\ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895_reg_n_8_[0] ),
        .I3(y_mid2_reg_1943[2]),
        .I4(y_mid2_reg_1943[4]),
        .I5(y_mid2_reg_1943[3]),
        .O(grp_computeHistogram0_fu_955_image_buffer_7_address0));
  LUT6 #(
    .INIT(64'hF8F00000F0F00000)) 
    \q0[7]_i_3__0 
       (.I0(y_mid2_reg_1943[2]),
        .I1(y_mid2_reg_1943[3]),
        .I2(y_mid2_reg_1943[4]),
        .I3(y_mid2_reg_1943[1]),
        .I4(ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895),
        .I5(y_mid2_reg_1943[0]),
        .O(\q0[7]_i_3__0_n_8 ));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    \q0[7]_i_3__1 
       (.I0(y_mid2_reg_1943[0]),
        .I1(ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895),
        .I2(y_mid2_reg_1943[3]),
        .I3(y_mid2_reg_1943[4]),
        .I4(y_mid2_reg_1943[2]),
        .I5(y_mid2_reg_1943[1]),
        .O(\q0[7]_i_3__1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \q0[7]_i_3__17 
       (.I0(y_mid2_reg_1943[2]),
        .I1(y_mid2_reg_1943[3]),
        .I2(y_mid2_reg_1943[4]),
        .O(\q0[7]_i_3__17_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \q0[7]_i_3__18 
       (.I0(y_mid2_reg_1943[3]),
        .I1(y_mid2_reg_1943[4]),
        .I2(y_mid2_reg_1943[2]),
        .O(\q0[7]_i_3__18_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \q0[7]_i_3__19 
       (.I0(y_mid2_reg_1943[1]),
        .I1(y_mid2_reg_1943[2]),
        .I2(y_mid2_reg_1943[4]),
        .I3(y_mid2_reg_1943[3]),
        .O(\q0[7]_i_3__19_n_8 ));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    \q0[7]_i_3__2 
       (.I0(y_mid2_reg_1943[0]),
        .I1(grp_computeHistogram0_fu_955_image_buffer_16_ce1),
        .I2(\ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895_reg_n_8_[0] ),
        .I3(y_mid2_reg_1943[2]),
        .I4(y_mid2_reg_1943[4]),
        .I5(y_mid2_reg_1943[3]),
        .O(grp_computeHistogram0_fu_955_image_buffer_6_address0));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \q0[7]_i_3__20 
       (.I0(y_mid2_reg_1943[3]),
        .I1(y_mid2_reg_1943[4]),
        .I2(y_mid2_reg_1943[2]),
        .O(\q0[7]_i_3__20_n_8 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \q0[7]_i_3__3 
       (.I0(ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895),
        .I1(y_mid2_reg_1943[0]),
        .I2(y_mid2_reg_1943[1]),
        .I3(y_mid2_reg_1943[2]),
        .I4(y_mid2_reg_1943[3]),
        .I5(y_mid2_reg_1943[4]),
        .O(\q0[7]_i_3__3_n_8 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \q0[7]_i_3__4 
       (.I0(ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895),
        .I1(y_mid2_reg_1943[1]),
        .I2(y_mid2_reg_1943[4]),
        .I3(y_mid2_reg_1943[3]),
        .I4(y_mid2_reg_1943[2]),
        .I5(y_mid2_reg_1943[0]),
        .O(\q0[7]_i_3__4_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    \q0[7]_i_3__5 
       (.I0(y_mid2_reg_1943[1]),
        .I1(y_mid2_reg_1943[0]),
        .I2(y_mid2_reg_1943[2]),
        .I3(y_mid2_reg_1943[4]),
        .I4(y_mid2_reg_1943[3]),
        .O(grp_computeHistogram0_fu_955_image_buffer_16_address0));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \q0[7]_i_3__6 
       (.I0(y_mid2_reg_1943[2]),
        .I1(y_mid2_reg_1943[3]),
        .I2(y_mid2_reg_1943[4]),
        .O(\q0[7]_i_3__6_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \q1[7]_i_1 
       (.I0(\ap_CS_fsm_reg[9] [1]),
        .I1(grp_computeHistogram0_fu_955_image_buffer_16_ce1),
        .O(\q1_reg[0] ));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_15_0_0_i_1__0
       (.I0(image_buffer0_1_address0[4]),
        .I1(image_buffer0_1_address0[5]),
        .I2(p_0_in),
        .O(\q0_reg[7] ));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_15_0_0_i_1__1
       (.I0(image_buffer0_2_address0[4]),
        .I1(image_buffer0_2_address0[5]),
        .I2(p_0_in_0),
        .O(\q0_reg[7]_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_15_0_0_i_1__10
       (.I0(image_buffer0_11_address0[4]),
        .I1(image_buffer0_11_address0[5]),
        .I2(p_0_in_9),
        .O(\q0_reg[7]_9 ));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_15_0_0_i_1__11
       (.I0(image_buffer0_12_address0[4]),
        .I1(image_buffer0_12_address0[5]),
        .I2(p_0_in_10),
        .O(\q0_reg[7]_10 ));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_15_0_0_i_1__12
       (.I0(image_buffer0_13_address0[4]),
        .I1(image_buffer0_13_address0[5]),
        .I2(p_0_in_11),
        .O(\q0_reg[7]_11 ));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_15_0_0_i_1__13
       (.I0(image_buffer0_14_address0[4]),
        .I1(image_buffer0_14_address0[5]),
        .I2(p_0_in_12),
        .O(\q0_reg[7]_12 ));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_15_0_0_i_1__14
       (.I0(image_buffer0_15_address0[4]),
        .I1(image_buffer0_15_address0[5]),
        .I2(p_0_in_13),
        .O(\q0_reg[7]_13 ));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_15_0_0_i_1__15
       (.I0(image_buffer0_16_address0[4]),
        .I1(image_buffer0_16_address0[5]),
        .I2(p_0_in_14),
        .O(\q0_reg[7]_14 ));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_15_0_0_i_1__2
       (.I0(image_buffer0_3_address0[4]),
        .I1(image_buffer0_3_address0[5]),
        .I2(p_0_in_1),
        .O(\q0_reg[7]_1 ));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_15_0_0_i_1__3
       (.I0(image_buffer0_4_address0[4]),
        .I1(image_buffer0_4_address0[5]),
        .I2(p_0_in_2),
        .O(\q0_reg[7]_2 ));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_15_0_0_i_1__4
       (.I0(image_buffer0_5_address0[4]),
        .I1(image_buffer0_5_address0[5]),
        .I2(p_0_in_3),
        .O(\q0_reg[7]_3 ));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_15_0_0_i_1__5
       (.I0(image_buffer0_6_address0[4]),
        .I1(image_buffer0_6_address0[5]),
        .I2(p_0_in_4),
        .O(\q0_reg[7]_4 ));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_15_0_0_i_1__6
       (.I0(image_buffer0_7_address0[4]),
        .I1(image_buffer0_7_address0[5]),
        .I2(p_0_in_5),
        .O(\q0_reg[7]_5 ));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_15_0_0_i_1__7
       (.I0(image_buffer0_8_address0[4]),
        .I1(image_buffer0_8_address0[5]),
        .I2(p_0_in_6),
        .O(\q0_reg[7]_6 ));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_15_0_0_i_1__8
       (.I0(image_buffer0_9_address0[4]),
        .I1(image_buffer0_9_address0[5]),
        .I2(p_0_in_7),
        .O(\q0_reg[7]_7 ));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_15_0_0_i_1__9
       (.I0(image_buffer0_10_address0[4]),
        .I1(image_buffer0_10_address0[5]),
        .I2(p_0_in_8),
        .O(\q0_reg[7]_8 ));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    ram_reg_0_31_0_0_i_10
       (.I0(y_mid2_reg_1943[0]),
        .I1(grp_computeHistogram0_fu_955_image_buffer_16_ce1),
        .I2(\ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895_reg_n_8_[0] ),
        .I3(y_mid2_reg_1943[4]),
        .I4(y_mid2_reg_1943[3]),
        .I5(y_mid2_reg_1943[2]),
        .O(grp_computeHistogram0_fu_955_image_buffer_11_address0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    ram_reg_0_31_0_0_i_10__0
       (.I0(y_mid2_reg_1943[4]),
        .I1(y_mid2_reg_1943[3]),
        .I2(y_mid2_reg_1943[2]),
        .I3(y_mid2_reg_1943[0]),
        .I4(grp_computeHistogram0_fu_955_image_buffer_16_ce1),
        .I5(\ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895_reg_n_8_[0] ),
        .O(grp_computeHistogram0_fu_955_image_buffer_2_address0));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    ram_reg_0_31_0_0_i_10__1
       (.I0(sum_addr_2_reg_1953),
        .I1(image_buffer_16_address1[1]),
        .I2(image_buffer_16_address1[0]),
        .I3(image_buffer_16_address1[2]),
        .O(ram_reg_0_31_0_0_i_10__1_n_8));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    ram_reg_0_31_0_0_i_11
       (.I0(sum_addr_2_reg_1953),
        .I1(image_buffer_16_address1[1]),
        .I2(image_buffer_16_address1[0]),
        .I3(image_buffer_16_address1[2]),
        .O(ram_reg_0_31_0_0_i_11_n_8));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_0_0_i_2
       (.I0(\tmp_40_reg_1655_reg[5] [0]),
        .I1(ap_enable_reg_pp0_iter23_reg),
        .I2(ram_reg_0_31_0_0_i_9__19_n_8),
        .O(image_buffer0_9_address0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_0_0_i_2__0
       (.I0(\tmp_40_reg_1655_reg[5] [0]),
        .I1(ap_enable_reg_pp0_iter23_reg),
        .I2(ram_reg_0_31_0_0_i_9__20_n_8),
        .O(image_buffer0_13_address0[0]));
  LUT3 #(
    .INIT(8'h8B)) 
    ram_reg_0_31_0_0_i_2__1
       (.I0(\tmp_40_reg_1655_reg[5] [0]),
        .I1(ap_enable_reg_pp0_iter23_reg),
        .I2(ram_reg_0_31_0_0_i_9__8_n_8),
        .O(image_buffer0_15_address0[0]));
  LUT3 #(
    .INIT(8'h8B)) 
    ram_reg_0_31_0_0_i_2__10
       (.I0(\tmp_40_reg_1655_reg[5] [0]),
        .I1(ap_enable_reg_pp0_iter23_reg),
        .I2(ram_reg_0_31_0_0_i_9__5_n_8),
        .O(image_buffer0_4_address0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_0_0_i_2__11
       (.I0(\tmp_40_reg_1655_reg[5] [0]),
        .I1(ap_enable_reg_pp0_iter23_reg),
        .I2(grp_computeHistogram0_fu_955_image_buffer_6_address0),
        .O(image_buffer0_6_address0[0]));
  LUT6 #(
    .INIT(64'h8888888B88888888)) 
    ram_reg_0_31_0_0_i_2__12
       (.I0(\tmp_40_reg_1655_reg[5] [0]),
        .I1(ap_enable_reg_pp0_iter23_reg),
        .I2(y_mid2_reg_1943[4]),
        .I3(y_mid2_reg_1943[3]),
        .I4(y_mid2_reg_1943[2]),
        .I5(ram_reg_0_31_0_0_i_9__6_n_8),
        .O(image_buffer0_2_address0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_0_0_i_2__13
       (.I0(\tmp_40_reg_1655_reg[5] [0]),
        .I1(ap_enable_reg_pp0_iter23_reg),
        .I2(grp_computeHistogram0_fu_955_image_buffer_1_address0),
        .O(image_buffer0_1_address0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_0_0_i_2__14
       (.I0(\tmp_40_reg_1655_reg[5] [0]),
        .I1(ap_enable_reg_pp0_iter23_reg),
        .I2(grp_computeHistogram0_fu_955_image_buffer_16_address0),
        .O(image_buffer0_16_address0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_0_0_i_2__2
       (.I0(\tmp_40_reg_1655_reg[5] [0]),
        .I1(ap_enable_reg_pp0_iter23_reg),
        .I2(grp_computeHistogram0_fu_955_image_buffer_3_address0),
        .O(image_buffer0_3_address0[0]));
  LUT3 #(
    .INIT(8'h8B)) 
    ram_reg_0_31_0_0_i_2__3
       (.I0(\tmp_40_reg_1655_reg[5] [0]),
        .I1(ap_enable_reg_pp0_iter23_reg),
        .I2(ram_reg_0_31_0_0_i_9__0_n_8),
        .O(image_buffer0_5_address0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_0_0_i_2__4
       (.I0(\tmp_40_reg_1655_reg[5] [0]),
        .I1(ap_enable_reg_pp0_iter23_reg),
        .I2(grp_computeHistogram0_fu_955_image_buffer_7_address0),
        .O(image_buffer0_7_address0[0]));
  LUT6 #(
    .INIT(64'h8888888888B88888)) 
    ram_reg_0_31_0_0_i_2__5
       (.I0(\tmp_40_reg_1655_reg[5] [0]),
        .I1(ap_enable_reg_pp0_iter23_reg),
        .I2(ram_reg_0_31_0_0_i_9__21_n_8),
        .I3(y_mid2_reg_1943[4]),
        .I4(y_mid2_reg_1943[3]),
        .I5(y_mid2_reg_1943[2]),
        .O(image_buffer0_11_address0[0]));
  LUT6 #(
    .INIT(64'h8888B88888888888)) 
    ram_reg_0_31_0_0_i_2__6
       (.I0(\tmp_40_reg_1655_reg[5] [0]),
        .I1(ap_enable_reg_pp0_iter23_reg),
        .I2(ram_reg_0_31_0_0_i_9__6_n_8),
        .I3(y_mid2_reg_1943[2]),
        .I4(y_mid2_reg_1943[4]),
        .I5(y_mid2_reg_1943[3]),
        .O(image_buffer0_14_address0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_0_0_i_2__7
       (.I0(\tmp_40_reg_1655_reg[5] [0]),
        .I1(ap_enable_reg_pp0_iter23_reg),
        .I2(grp_computeHistogram0_fu_955_image_buffer_12_address0),
        .O(image_buffer0_12_address0[0]));
  LUT6 #(
    .INIT(64'h8888888888B88888)) 
    ram_reg_0_31_0_0_i_2__8
       (.I0(\tmp_40_reg_1655_reg[5] [0]),
        .I1(ap_enable_reg_pp0_iter23_reg),
        .I2(ram_reg_0_31_0_0_i_9__6_n_8),
        .I3(y_mid2_reg_1943[4]),
        .I4(y_mid2_reg_1943[3]),
        .I5(y_mid2_reg_1943[2]),
        .O(image_buffer0_10_address0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_0_0_i_2__9
       (.I0(\tmp_40_reg_1655_reg[5] [0]),
        .I1(ap_enable_reg_pp0_iter23_reg),
        .I2(grp_computeHistogram0_fu_955_image_buffer_8_address0),
        .O(image_buffer0_8_address0[0]));
  LUT4 #(
    .INIT(16'hB88B)) 
    ram_reg_0_31_0_0_i_3
       (.I0(\tmp_40_reg_1655_reg[5] [1]),
        .I1(ap_enable_reg_pp0_iter23_reg),
        .I2(\q1_reg[7] ),
        .I3(ram_reg_0_31_0_0_i_9__19_n_8),
        .O(image_buffer0_9_address0[1]));
  LUT4 #(
    .INIT(16'hB88B)) 
    ram_reg_0_31_0_0_i_3__0
       (.I0(\tmp_40_reg_1655_reg[5] [1]),
        .I1(ap_enable_reg_pp0_iter23_reg),
        .I2(\q1_reg[7] ),
        .I3(ram_reg_0_31_0_0_i_9__20_n_8),
        .O(image_buffer0_13_address0[1]));
  LUT4 #(
    .INIT(16'h8BB8)) 
    ram_reg_0_31_0_0_i_3__1
       (.I0(\tmp_40_reg_1655_reg[5] [1]),
        .I1(ap_enable_reg_pp0_iter23_reg),
        .I2(\q1_reg[7] ),
        .I3(ram_reg_0_31_0_0_i_9__8_n_8),
        .O(image_buffer0_15_address0[1]));
  LUT4 #(
    .INIT(16'hB88B)) 
    ram_reg_0_31_0_0_i_3__10
       (.I0(\tmp_40_reg_1655_reg[5] [1]),
        .I1(ap_enable_reg_pp0_iter23_reg),
        .I2(image_buffer_16_address1[0]),
        .I3(grp_computeHistogram0_fu_955_image_buffer_6_address0),
        .O(image_buffer0_6_address0[1]));
  LUT4 #(
    .INIT(16'h8BB8)) 
    ram_reg_0_31_0_0_i_3__11
       (.I0(\tmp_40_reg_1655_reg[5] [1]),
        .I1(ap_enable_reg_pp0_iter23_reg),
        .I2(image_buffer_16_address1[0]),
        .I3(ram_reg_0_31_0_0_i_9__5_n_8),
        .O(image_buffer0_4_address0[1]));
  LUT4 #(
    .INIT(16'hB88B)) 
    ram_reg_0_31_0_0_i_3__12
       (.I0(\tmp_40_reg_1655_reg[5] [1]),
        .I1(ap_enable_reg_pp0_iter23_reg),
        .I2(image_buffer_16_address1[0]),
        .I3(grp_computeHistogram0_fu_955_image_buffer_2_address0),
        .O(image_buffer0_2_address0[1]));
  LUT4 #(
    .INIT(16'hB88B)) 
    ram_reg_0_31_0_0_i_3__13
       (.I0(\tmp_40_reg_1655_reg[5] [1]),
        .I1(ap_enable_reg_pp0_iter23_reg),
        .I2(image_buffer_16_address1[0]),
        .I3(grp_computeHistogram0_fu_955_image_buffer_1_address0),
        .O(image_buffer0_1_address0[1]));
  LUT4 #(
    .INIT(16'hB88B)) 
    ram_reg_0_31_0_0_i_3__14
       (.I0(\tmp_40_reg_1655_reg[5] [1]),
        .I1(ap_enable_reg_pp0_iter23_reg),
        .I2(image_buffer_16_address1[0]),
        .I3(grp_computeHistogram0_fu_955_image_buffer_16_address0),
        .O(image_buffer0_16_address0[1]));
  LUT4 #(
    .INIT(16'hB88B)) 
    ram_reg_0_31_0_0_i_3__2
       (.I0(\tmp_40_reg_1655_reg[5] [1]),
        .I1(ap_enable_reg_pp0_iter23_reg),
        .I2(\q1_reg[7] ),
        .I3(grp_computeHistogram0_fu_955_image_buffer_3_address0),
        .O(image_buffer0_3_address0[1]));
  LUT4 #(
    .INIT(16'hB88B)) 
    ram_reg_0_31_0_0_i_3__3
       (.I0(\tmp_40_reg_1655_reg[5] [1]),
        .I1(ap_enable_reg_pp0_iter23_reg),
        .I2(\q1_reg[7]_1 ),
        .I3(grp_computeHistogram0_fu_955_image_buffer_7_address0),
        .O(image_buffer0_7_address0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_0_0_i_3__31
       (.I0(\tmp_40_reg_1655_reg[5] [1]),
        .I1(ap_enable_reg_pp0_iter23_reg),
        .I2(image_buffer_16_address1[0]),
        .O(image_buffer0_0_address0[0]));
  LUT4 #(
    .INIT(16'h8BB8)) 
    ram_reg_0_31_0_0_i_3__4
       (.I0(\tmp_40_reg_1655_reg[5] [1]),
        .I1(ap_enable_reg_pp0_iter23_reg),
        .I2(\q1_reg[7] ),
        .I3(ram_reg_0_31_0_0_i_9__0_n_8),
        .O(image_buffer0_5_address0[1]));
  LUT4 #(
    .INIT(16'hB88B)) 
    ram_reg_0_31_0_0_i_3__5
       (.I0(\tmp_40_reg_1655_reg[5] [1]),
        .I1(ap_enable_reg_pp0_iter23_reg),
        .I2(\q1_reg[7]_1 ),
        .I3(grp_computeHistogram0_fu_955_image_buffer_11_address0),
        .O(image_buffer0_11_address0[1]));
  LUT4 #(
    .INIT(16'hB88B)) 
    ram_reg_0_31_0_0_i_3__6
       (.I0(\tmp_40_reg_1655_reg[5] [1]),
        .I1(ap_enable_reg_pp0_iter23_reg),
        .I2(\q1_reg[7]_1 ),
        .I3(grp_computeHistogram0_fu_955_image_buffer_14_address0),
        .O(image_buffer0_14_address0[1]));
  LUT4 #(
    .INIT(16'hB88B)) 
    ram_reg_0_31_0_0_i_3__7
       (.I0(\tmp_40_reg_1655_reg[5] [1]),
        .I1(ap_enable_reg_pp0_iter23_reg),
        .I2(\q1_reg[7]_1 ),
        .I3(grp_computeHistogram0_fu_955_image_buffer_12_address0),
        .O(image_buffer0_12_address0[1]));
  LUT4 #(
    .INIT(16'hB88B)) 
    ram_reg_0_31_0_0_i_3__8
       (.I0(\tmp_40_reg_1655_reg[5] [1]),
        .I1(ap_enable_reg_pp0_iter23_reg),
        .I2(\q1_reg[7]_1 ),
        .I3(grp_computeHistogram0_fu_955_image_buffer_10_address0),
        .O(image_buffer0_10_address0[1]));
  LUT4 #(
    .INIT(16'hB88B)) 
    ram_reg_0_31_0_0_i_3__9
       (.I0(\tmp_40_reg_1655_reg[5] [1]),
        .I1(ap_enable_reg_pp0_iter23_reg),
        .I2(image_buffer_16_address1[0]),
        .I3(grp_computeHistogram0_fu_955_image_buffer_8_address0),
        .O(image_buffer0_8_address0[1]));
  LUT5 #(
    .INIT(32'hB88BBB88)) 
    ram_reg_0_31_0_0_i_4
       (.I0(\tmp_40_reg_1655_reg[5] [2]),
        .I1(ap_enable_reg_pp0_iter23_reg),
        .I2(ram_reg_0_31_0_0_i_9__19_n_8),
        .I3(\q1_reg[6] ),
        .I4(\q1_reg[7] ),
        .O(image_buffer0_9_address0[2]));
  LUT5 #(
    .INIT(32'hB88BBB88)) 
    ram_reg_0_31_0_0_i_4__0
       (.I0(\tmp_40_reg_1655_reg[5] [2]),
        .I1(ap_enable_reg_pp0_iter23_reg),
        .I2(ram_reg_0_31_0_0_i_9__20_n_8),
        .I3(\q1_reg[6] ),
        .I4(\q1_reg[7] ),
        .O(image_buffer0_13_address0[2]));
  LUT5 #(
    .INIT(32'h8BBBB888)) 
    ram_reg_0_31_0_0_i_4__1
       (.I0(\tmp_40_reg_1655_reg[5] [2]),
        .I1(ap_enable_reg_pp0_iter23_reg),
        .I2(\q1_reg[7] ),
        .I3(ram_reg_0_31_0_0_i_9__8_n_8),
        .I4(\q1_reg[6] ),
        .O(image_buffer0_15_address0[2]));
  LUT5 #(
    .INIT(32'h8BBBB888)) 
    ram_reg_0_31_0_0_i_4__10
       (.I0(\tmp_40_reg_1655_reg[5] [2]),
        .I1(ap_enable_reg_pp0_iter23_reg),
        .I2(image_buffer_16_address1[0]),
        .I3(ram_reg_0_31_0_0_i_9__5_n_8),
        .I4(image_buffer_16_address1[1]),
        .O(image_buffer0_4_address0[2]));
  LUT5 #(
    .INIT(32'hB88BBB88)) 
    ram_reg_0_31_0_0_i_4__11
       (.I0(\tmp_40_reg_1655_reg[5] [2]),
        .I1(ap_enable_reg_pp0_iter23_reg),
        .I2(grp_computeHistogram0_fu_955_image_buffer_6_address0),
        .I3(image_buffer_16_address1[1]),
        .I4(image_buffer_16_address1[0]),
        .O(image_buffer0_6_address0[2]));
  LUT5 #(
    .INIT(32'hB88BBB88)) 
    ram_reg_0_31_0_0_i_4__12
       (.I0(\tmp_40_reg_1655_reg[5] [2]),
        .I1(ap_enable_reg_pp0_iter23_reg),
        .I2(grp_computeHistogram0_fu_955_image_buffer_2_address0),
        .I3(image_buffer_16_address1[1]),
        .I4(image_buffer_16_address1[0]),
        .O(image_buffer0_2_address0[2]));
  LUT5 #(
    .INIT(32'hB88BBB88)) 
    ram_reg_0_31_0_0_i_4__13
       (.I0(\tmp_40_reg_1655_reg[5] [2]),
        .I1(ap_enable_reg_pp0_iter23_reg),
        .I2(grp_computeHistogram0_fu_955_image_buffer_1_address0),
        .I3(image_buffer_16_address1[1]),
        .I4(image_buffer_16_address1[0]),
        .O(image_buffer0_1_address0[2]));
  LUT5 #(
    .INIT(32'hB88BBB88)) 
    ram_reg_0_31_0_0_i_4__14
       (.I0(\tmp_40_reg_1655_reg[5] [2]),
        .I1(ap_enable_reg_pp0_iter23_reg),
        .I2(grp_computeHistogram0_fu_955_image_buffer_16_address0),
        .I3(image_buffer_16_address1[1]),
        .I4(image_buffer_16_address1[0]),
        .O(image_buffer0_16_address0[2]));
  LUT5 #(
    .INIT(32'hB88BBB88)) 
    ram_reg_0_31_0_0_i_4__2
       (.I0(\tmp_40_reg_1655_reg[5] [2]),
        .I1(ap_enable_reg_pp0_iter23_reg),
        .I2(grp_computeHistogram0_fu_955_image_buffer_3_address0),
        .I3(\q1_reg[6] ),
        .I4(\q1_reg[7] ),
        .O(image_buffer0_3_address0[2]));
  LUT5 #(
    .INIT(32'h8BBBB888)) 
    ram_reg_0_31_0_0_i_4__3
       (.I0(\tmp_40_reg_1655_reg[5] [2]),
        .I1(ap_enable_reg_pp0_iter23_reg),
        .I2(\q1_reg[7] ),
        .I3(ram_reg_0_31_0_0_i_9__0_n_8),
        .I4(\q1_reg[6] ),
        .O(image_buffer0_5_address0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_0_0_i_4__31
       (.I0(\tmp_40_reg_1655_reg[5] [2]),
        .I1(ap_enable_reg_pp0_iter23_reg),
        .I2(image_buffer_16_address1[1]),
        .O(image_buffer0_0_address0[1]));
  LUT5 #(
    .INIT(32'hB88BBB88)) 
    ram_reg_0_31_0_0_i_4__4
       (.I0(\tmp_40_reg_1655_reg[5] [2]),
        .I1(ap_enable_reg_pp0_iter23_reg),
        .I2(grp_computeHistogram0_fu_955_image_buffer_7_address0),
        .I3(\q1_reg[7]_3 ),
        .I4(\q1_reg[7]_1 ),
        .O(image_buffer0_7_address0[2]));
  LUT5 #(
    .INIT(32'hB88BBB88)) 
    ram_reg_0_31_0_0_i_4__5
       (.I0(\tmp_40_reg_1655_reg[5] [2]),
        .I1(ap_enable_reg_pp0_iter23_reg),
        .I2(grp_computeHistogram0_fu_955_image_buffer_11_address0),
        .I3(\q1_reg[7]_3 ),
        .I4(\q1_reg[7]_1 ),
        .O(image_buffer0_11_address0[2]));
  LUT5 #(
    .INIT(32'hB88BBB88)) 
    ram_reg_0_31_0_0_i_4__6
       (.I0(\tmp_40_reg_1655_reg[5] [2]),
        .I1(ap_enable_reg_pp0_iter23_reg),
        .I2(grp_computeHistogram0_fu_955_image_buffer_14_address0),
        .I3(\q1_reg[7]_3 ),
        .I4(\q1_reg[7]_1 ),
        .O(image_buffer0_14_address0[2]));
  LUT5 #(
    .INIT(32'hB88BBB88)) 
    ram_reg_0_31_0_0_i_4__7
       (.I0(\tmp_40_reg_1655_reg[5] [2]),
        .I1(ap_enable_reg_pp0_iter23_reg),
        .I2(grp_computeHistogram0_fu_955_image_buffer_12_address0),
        .I3(\q1_reg[7]_3 ),
        .I4(\q1_reg[7]_1 ),
        .O(image_buffer0_12_address0[2]));
  LUT5 #(
    .INIT(32'hB88BBB88)) 
    ram_reg_0_31_0_0_i_4__8
       (.I0(\tmp_40_reg_1655_reg[5] [2]),
        .I1(ap_enable_reg_pp0_iter23_reg),
        .I2(grp_computeHistogram0_fu_955_image_buffer_10_address0),
        .I3(\q1_reg[7]_3 ),
        .I4(\q1_reg[7]_1 ),
        .O(image_buffer0_10_address0[2]));
  LUT5 #(
    .INIT(32'hB88BBB88)) 
    ram_reg_0_31_0_0_i_4__9
       (.I0(\tmp_40_reg_1655_reg[5] [2]),
        .I1(ap_enable_reg_pp0_iter23_reg),
        .I2(grp_computeHistogram0_fu_955_image_buffer_8_address0),
        .I3(image_buffer_16_address1[1]),
        .I4(image_buffer_16_address1[0]),
        .O(image_buffer0_8_address0[2]));
  LUT6 #(
    .INIT(64'hB88BBB88BB88BB88)) 
    ram_reg_0_31_0_0_i_5
       (.I0(\tmp_40_reg_1655_reg[5] [3]),
        .I1(ap_enable_reg_pp0_iter23_reg),
        .I2(ram_reg_0_31_0_0_i_9__19_n_8),
        .I3(\q1_reg[7]_0 ),
        .I4(\q1_reg[7] ),
        .I5(\q1_reg[6] ),
        .O(image_buffer0_9_address0[3]));
  LUT6 #(
    .INIT(64'hB88BBB88BB88BB88)) 
    ram_reg_0_31_0_0_i_5__0
       (.I0(\tmp_40_reg_1655_reg[5] [3]),
        .I1(ap_enable_reg_pp0_iter23_reg),
        .I2(ram_reg_0_31_0_0_i_9__20_n_8),
        .I3(\q1_reg[7]_0 ),
        .I4(\q1_reg[7] ),
        .I5(\q1_reg[6] ),
        .O(image_buffer0_13_address0[3]));
  LUT6 #(
    .INIT(64'h8BBBBBBBB8888888)) 
    ram_reg_0_31_0_0_i_5__1
       (.I0(\tmp_40_reg_1655_reg[5] [3]),
        .I1(ap_enable_reg_pp0_iter23_reg),
        .I2(\q1_reg[7] ),
        .I3(\q1_reg[6] ),
        .I4(ram_reg_0_31_0_0_i_9__8_n_8),
        .I5(\q1_reg[7]_0 ),
        .O(image_buffer0_15_address0[3]));
  LUT6 #(
    .INIT(64'h8BBBBBBBB8888888)) 
    ram_reg_0_31_0_0_i_5__10
       (.I0(\tmp_40_reg_1655_reg[5] [3]),
        .I1(ap_enable_reg_pp0_iter23_reg),
        .I2(image_buffer_16_address1[0]),
        .I3(image_buffer_16_address1[1]),
        .I4(ram_reg_0_31_0_0_i_9__5_n_8),
        .I5(image_buffer_16_address1[2]),
        .O(image_buffer0_4_address0[3]));
  LUT6 #(
    .INIT(64'hB88BBB88BB88BB88)) 
    ram_reg_0_31_0_0_i_5__11
       (.I0(\tmp_40_reg_1655_reg[5] [3]),
        .I1(ap_enable_reg_pp0_iter23_reg),
        .I2(grp_computeHistogram0_fu_955_image_buffer_6_address0),
        .I3(image_buffer_16_address1[2]),
        .I4(image_buffer_16_address1[0]),
        .I5(image_buffer_16_address1[1]),
        .O(image_buffer0_6_address0[3]));
  LUT6 #(
    .INIT(64'hB88BBB88BB88BB88)) 
    ram_reg_0_31_0_0_i_5__12
       (.I0(\tmp_40_reg_1655_reg[5] [3]),
        .I1(ap_enable_reg_pp0_iter23_reg),
        .I2(grp_computeHistogram0_fu_955_image_buffer_2_address0),
        .I3(image_buffer_16_address1[2]),
        .I4(image_buffer_16_address1[0]),
        .I5(image_buffer_16_address1[1]),
        .O(image_buffer0_2_address0[3]));
  LUT6 #(
    .INIT(64'hB88BBB88BB88BB88)) 
    ram_reg_0_31_0_0_i_5__13
       (.I0(\tmp_40_reg_1655_reg[5] [3]),
        .I1(ap_enable_reg_pp0_iter23_reg),
        .I2(grp_computeHistogram0_fu_955_image_buffer_1_address0),
        .I3(image_buffer_16_address1[2]),
        .I4(image_buffer_16_address1[0]),
        .I5(image_buffer_16_address1[1]),
        .O(image_buffer0_1_address0[3]));
  LUT6 #(
    .INIT(64'hB88BBB88BB88BB88)) 
    ram_reg_0_31_0_0_i_5__14
       (.I0(\tmp_40_reg_1655_reg[5] [3]),
        .I1(ap_enable_reg_pp0_iter23_reg),
        .I2(grp_computeHistogram0_fu_955_image_buffer_16_address0),
        .I3(image_buffer_16_address1[2]),
        .I4(image_buffer_16_address1[0]),
        .I5(image_buffer_16_address1[1]),
        .O(image_buffer0_16_address0[3]));
  LUT6 #(
    .INIT(64'hB88BBB88BB88BB88)) 
    ram_reg_0_31_0_0_i_5__2
       (.I0(\tmp_40_reg_1655_reg[5] [3]),
        .I1(ap_enable_reg_pp0_iter23_reg),
        .I2(grp_computeHistogram0_fu_955_image_buffer_3_address0),
        .I3(\q1_reg[7]_0 ),
        .I4(\q1_reg[7] ),
        .I5(\q1_reg[6] ),
        .O(image_buffer0_3_address0[3]));
  LUT6 #(
    .INIT(64'h8BBBBBBBB8888888)) 
    ram_reg_0_31_0_0_i_5__3
       (.I0(\tmp_40_reg_1655_reg[5] [3]),
        .I1(ap_enable_reg_pp0_iter23_reg),
        .I2(\q1_reg[7] ),
        .I3(\q1_reg[6] ),
        .I4(ram_reg_0_31_0_0_i_9__0_n_8),
        .I5(\q1_reg[7]_0 ),
        .O(image_buffer0_5_address0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_0_0_i_5__31
       (.I0(\tmp_40_reg_1655_reg[5] [3]),
        .I1(ap_enable_reg_pp0_iter23_reg),
        .I2(image_buffer_16_address1[2]),
        .O(image_buffer0_0_address0[2]));
  LUT6 #(
    .INIT(64'hB88BBB88BB88BB88)) 
    ram_reg_0_31_0_0_i_5__4
       (.I0(\tmp_40_reg_1655_reg[5] [3]),
        .I1(ap_enable_reg_pp0_iter23_reg),
        .I2(grp_computeHistogram0_fu_955_image_buffer_7_address0),
        .I3(\q1_reg[7]_2 ),
        .I4(\q1_reg[7]_1 ),
        .I5(\q1_reg[7]_3 ),
        .O(image_buffer0_7_address0[3]));
  LUT6 #(
    .INIT(64'hB88BBB88BB88BB88)) 
    ram_reg_0_31_0_0_i_5__5
       (.I0(\tmp_40_reg_1655_reg[5] [3]),
        .I1(ap_enable_reg_pp0_iter23_reg),
        .I2(grp_computeHistogram0_fu_955_image_buffer_11_address0),
        .I3(\q1_reg[7]_2 ),
        .I4(\q1_reg[7]_1 ),
        .I5(\q1_reg[7]_3 ),
        .O(image_buffer0_11_address0[3]));
  LUT6 #(
    .INIT(64'hB88BBB88BB88BB88)) 
    ram_reg_0_31_0_0_i_5__6
       (.I0(\tmp_40_reg_1655_reg[5] [3]),
        .I1(ap_enable_reg_pp0_iter23_reg),
        .I2(grp_computeHistogram0_fu_955_image_buffer_14_address0),
        .I3(\q1_reg[7]_2 ),
        .I4(\q1_reg[7]_1 ),
        .I5(\q1_reg[7]_3 ),
        .O(image_buffer0_14_address0[3]));
  LUT6 #(
    .INIT(64'hB88BBB88BB88BB88)) 
    ram_reg_0_31_0_0_i_5__7
       (.I0(\tmp_40_reg_1655_reg[5] [3]),
        .I1(ap_enable_reg_pp0_iter23_reg),
        .I2(grp_computeHistogram0_fu_955_image_buffer_12_address0),
        .I3(\q1_reg[7]_2 ),
        .I4(\q1_reg[7]_1 ),
        .I5(\q1_reg[7]_3 ),
        .O(image_buffer0_12_address0[3]));
  LUT6 #(
    .INIT(64'hB88BBB88BB88BB88)) 
    ram_reg_0_31_0_0_i_5__8
       (.I0(\tmp_40_reg_1655_reg[5] [3]),
        .I1(ap_enable_reg_pp0_iter23_reg),
        .I2(grp_computeHistogram0_fu_955_image_buffer_10_address0),
        .I3(\q1_reg[7]_2 ),
        .I4(\q1_reg[7]_1 ),
        .I5(\q1_reg[7]_3 ),
        .O(image_buffer0_10_address0[3]));
  LUT6 #(
    .INIT(64'hB88BBB88BB88BB88)) 
    ram_reg_0_31_0_0_i_5__9
       (.I0(\tmp_40_reg_1655_reg[5] [3]),
        .I1(ap_enable_reg_pp0_iter23_reg),
        .I2(grp_computeHistogram0_fu_955_image_buffer_8_address0),
        .I3(image_buffer_16_address1[2]),
        .I4(image_buffer_16_address1[0]),
        .I5(image_buffer_16_address1[1]),
        .O(image_buffer0_8_address0[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_31_0_0_i_6
       (.I0(\tmp_40_reg_1655_reg[5] [4]),
        .I1(ap_enable_reg_pp0_iter23_reg),
        .I2(sum_addr_2_reg_1953),
        .I3(ram_reg_0_31_0_0_i_9__19_n_8),
        .I4(ram_reg_0_31_0_0_i_10__1_n_8),
        .O(image_buffer0_9_address0[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_31_0_0_i_6__0
       (.I0(\tmp_40_reg_1655_reg[5] [4]),
        .I1(ap_enable_reg_pp0_iter23_reg),
        .I2(sum_addr_2_reg_1953),
        .I3(ram_reg_0_31_0_0_i_9__20_n_8),
        .I4(ram_reg_0_31_0_0_i_10__1_n_8),
        .O(image_buffer0_13_address0[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_31_0_0_i_6__1
       (.I0(\tmp_40_reg_1655_reg[5] [4]),
        .I1(ap_enable_reg_pp0_iter23_reg),
        .I2(ram_reg_0_31_0_0_i_10__1_n_8),
        .I3(ram_reg_0_31_0_0_i_9__8_n_8),
        .I4(sum_addr_2_reg_1953),
        .O(image_buffer0_15_address0[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_31_0_0_i_6__10
       (.I0(\tmp_40_reg_1655_reg[5] [4]),
        .I1(ap_enable_reg_pp0_iter23_reg),
        .I2(ram_reg_0_31_0_0_i_10__1_n_8),
        .I3(ram_reg_0_31_0_0_i_9__5_n_8),
        .I4(sum_addr_2_reg_1953),
        .O(image_buffer0_4_address0[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_31_0_0_i_6__11
       (.I0(\tmp_40_reg_1655_reg[5] [4]),
        .I1(ap_enable_reg_pp0_iter23_reg),
        .I2(sum_addr_2_reg_1953),
        .I3(grp_computeHistogram0_fu_955_image_buffer_6_address0),
        .I4(ram_reg_0_31_0_0_i_10__1_n_8),
        .O(image_buffer0_6_address0[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_31_0_0_i_6__12
       (.I0(\tmp_40_reg_1655_reg[5] [4]),
        .I1(ap_enable_reg_pp0_iter23_reg),
        .I2(sum_addr_2_reg_1953),
        .I3(grp_computeHistogram0_fu_955_image_buffer_2_address0),
        .I4(ram_reg_0_31_0_0_i_10__1_n_8),
        .O(image_buffer0_2_address0[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_31_0_0_i_6__13
       (.I0(\tmp_40_reg_1655_reg[5] [4]),
        .I1(ap_enable_reg_pp0_iter23_reg),
        .I2(sum_addr_2_reg_1953),
        .I3(grp_computeHistogram0_fu_955_image_buffer_1_address0),
        .I4(ram_reg_0_31_0_0_i_10__1_n_8),
        .O(image_buffer0_1_address0[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_31_0_0_i_6__14
       (.I0(\tmp_40_reg_1655_reg[5] [4]),
        .I1(ap_enable_reg_pp0_iter23_reg),
        .I2(sum_addr_2_reg_1953),
        .I3(grp_computeHistogram0_fu_955_image_buffer_16_address0),
        .I4(ram_reg_0_31_0_0_i_10__1_n_8),
        .O(image_buffer0_16_address0[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_31_0_0_i_6__2
       (.I0(\tmp_40_reg_1655_reg[5] [4]),
        .I1(ap_enable_reg_pp0_iter23_reg),
        .I2(sum_addr_2_reg_1953),
        .I3(grp_computeHistogram0_fu_955_image_buffer_3_address0),
        .I4(ram_reg_0_31_0_0_i_10__1_n_8),
        .O(image_buffer0_3_address0[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_31_0_0_i_6__3
       (.I0(\tmp_40_reg_1655_reg[5] [4]),
        .I1(ap_enable_reg_pp0_iter23_reg),
        .I2(ram_reg_0_31_0_0_i_10__1_n_8),
        .I3(ram_reg_0_31_0_0_i_9__0_n_8),
        .I4(sum_addr_2_reg_1953),
        .O(image_buffer0_5_address0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_0_0_i_6__31
       (.I0(\tmp_40_reg_1655_reg[5] [4]),
        .I1(ap_enable_reg_pp0_iter23_reg),
        .I2(sum_addr_2_reg_1953),
        .O(image_buffer0_0_address0[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_31_0_0_i_6__4
       (.I0(\tmp_40_reg_1655_reg[5] [4]),
        .I1(ap_enable_reg_pp0_iter23_reg),
        .I2(sum_addr_2_reg_1953),
        .I3(grp_computeHistogram0_fu_955_image_buffer_7_address0),
        .I4(ram_reg_0_31_0_0_i_10__1_n_8),
        .O(image_buffer0_7_address0[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_31_0_0_i_6__5
       (.I0(\tmp_40_reg_1655_reg[5] [4]),
        .I1(ap_enable_reg_pp0_iter23_reg),
        .I2(sum_addr_2_reg_1953),
        .I3(grp_computeHistogram0_fu_955_image_buffer_11_address0),
        .I4(ram_reg_0_31_0_0_i_10__1_n_8),
        .O(image_buffer0_11_address0[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_31_0_0_i_6__6
       (.I0(\tmp_40_reg_1655_reg[5] [4]),
        .I1(ap_enable_reg_pp0_iter23_reg),
        .I2(sum_addr_2_reg_1953),
        .I3(grp_computeHistogram0_fu_955_image_buffer_14_address0),
        .I4(ram_reg_0_31_0_0_i_10__1_n_8),
        .O(image_buffer0_14_address0[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_31_0_0_i_6__7
       (.I0(\tmp_40_reg_1655_reg[5] [4]),
        .I1(ap_enable_reg_pp0_iter23_reg),
        .I2(sum_addr_2_reg_1953),
        .I3(grp_computeHistogram0_fu_955_image_buffer_12_address0),
        .I4(ram_reg_0_31_0_0_i_10__1_n_8),
        .O(image_buffer0_12_address0[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_31_0_0_i_6__8
       (.I0(\tmp_40_reg_1655_reg[5] [4]),
        .I1(ap_enable_reg_pp0_iter23_reg),
        .I2(sum_addr_2_reg_1953),
        .I3(grp_computeHistogram0_fu_955_image_buffer_10_address0),
        .I4(ram_reg_0_31_0_0_i_10__1_n_8),
        .O(image_buffer0_10_address0[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_31_0_0_i_6__9
       (.I0(\tmp_40_reg_1655_reg[5] [4]),
        .I1(ap_enable_reg_pp0_iter23_reg),
        .I2(sum_addr_2_reg_1953),
        .I3(grp_computeHistogram0_fu_955_image_buffer_8_address0),
        .I4(ram_reg_0_31_0_0_i_10__1_n_8),
        .O(image_buffer0_8_address0[4]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h888B)) 
    ram_reg_0_31_0_0_i_8
       (.I0(\tmp_40_reg_1655_reg[5] [5]),
        .I1(ap_enable_reg_pp0_iter23_reg),
        .I2(ram_reg_0_31_0_0_i_9__19_n_8),
        .I3(ram_reg_0_31_0_0_i_11_n_8),
        .O(image_buffer0_9_address0[5]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h888B)) 
    ram_reg_0_31_0_0_i_8__0
       (.I0(\tmp_40_reg_1655_reg[5] [5]),
        .I1(ap_enable_reg_pp0_iter23_reg),
        .I2(ram_reg_0_31_0_0_i_9__20_n_8),
        .I3(ram_reg_0_31_0_0_i_11_n_8),
        .O(image_buffer0_13_address0[5]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h88B8)) 
    ram_reg_0_31_0_0_i_8__1
       (.I0(\tmp_40_reg_1655_reg[5] [5]),
        .I1(ap_enable_reg_pp0_iter23_reg),
        .I2(ram_reg_0_31_0_0_i_9__8_n_8),
        .I3(ram_reg_0_31_0_0_i_11_n_8),
        .O(image_buffer0_15_address0[5]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h88B8)) 
    ram_reg_0_31_0_0_i_8__10
       (.I0(\tmp_40_reg_1655_reg[5] [5]),
        .I1(ap_enable_reg_pp0_iter23_reg),
        .I2(ram_reg_0_31_0_0_i_9__5_n_8),
        .I3(ram_reg_0_31_0_0_i_11_n_8),
        .O(image_buffer0_4_address0[5]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h888B)) 
    ram_reg_0_31_0_0_i_8__11
       (.I0(\tmp_40_reg_1655_reg[5] [5]),
        .I1(ap_enable_reg_pp0_iter23_reg),
        .I2(grp_computeHistogram0_fu_955_image_buffer_6_address0),
        .I3(ram_reg_0_31_0_0_i_11_n_8),
        .O(image_buffer0_6_address0[5]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h888B)) 
    ram_reg_0_31_0_0_i_8__12
       (.I0(\tmp_40_reg_1655_reg[5] [5]),
        .I1(ap_enable_reg_pp0_iter23_reg),
        .I2(grp_computeHistogram0_fu_955_image_buffer_2_address0),
        .I3(ram_reg_0_31_0_0_i_11_n_8),
        .O(image_buffer0_2_address0[5]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h888B)) 
    ram_reg_0_31_0_0_i_8__13
       (.I0(\tmp_40_reg_1655_reg[5] [5]),
        .I1(ap_enable_reg_pp0_iter23_reg),
        .I2(grp_computeHistogram0_fu_955_image_buffer_1_address0),
        .I3(ram_reg_0_31_0_0_i_11_n_8),
        .O(image_buffer0_1_address0[5]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h888B)) 
    ram_reg_0_31_0_0_i_8__14
       (.I0(\tmp_40_reg_1655_reg[5] [5]),
        .I1(ap_enable_reg_pp0_iter23_reg),
        .I2(grp_computeHistogram0_fu_955_image_buffer_16_address0),
        .I3(ram_reg_0_31_0_0_i_11_n_8),
        .O(image_buffer0_16_address0[5]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h888B)) 
    ram_reg_0_31_0_0_i_8__2
       (.I0(\tmp_40_reg_1655_reg[5] [5]),
        .I1(ap_enable_reg_pp0_iter23_reg),
        .I2(grp_computeHistogram0_fu_955_image_buffer_3_address0),
        .I3(ram_reg_0_31_0_0_i_11_n_8),
        .O(image_buffer0_3_address0[5]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h88B8)) 
    ram_reg_0_31_0_0_i_8__3
       (.I0(\tmp_40_reg_1655_reg[5] [5]),
        .I1(ap_enable_reg_pp0_iter23_reg),
        .I2(ram_reg_0_31_0_0_i_9__0_n_8),
        .I3(ram_reg_0_31_0_0_i_11_n_8),
        .O(image_buffer0_5_address0[5]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h888B)) 
    ram_reg_0_31_0_0_i_8__4
       (.I0(\tmp_40_reg_1655_reg[5] [5]),
        .I1(ap_enable_reg_pp0_iter23_reg),
        .I2(grp_computeHistogram0_fu_955_image_buffer_7_address0),
        .I3(ram_reg_0_31_0_0_i_11_n_8),
        .O(image_buffer0_7_address0[5]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h888B)) 
    ram_reg_0_31_0_0_i_8__5
       (.I0(\tmp_40_reg_1655_reg[5] [5]),
        .I1(ap_enable_reg_pp0_iter23_reg),
        .I2(grp_computeHistogram0_fu_955_image_buffer_11_address0),
        .I3(ram_reg_0_31_0_0_i_11_n_8),
        .O(image_buffer0_11_address0[5]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h888B)) 
    ram_reg_0_31_0_0_i_8__6
       (.I0(\tmp_40_reg_1655_reg[5] [5]),
        .I1(ap_enable_reg_pp0_iter23_reg),
        .I2(grp_computeHistogram0_fu_955_image_buffer_14_address0),
        .I3(ram_reg_0_31_0_0_i_11_n_8),
        .O(image_buffer0_14_address0[5]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h888B)) 
    ram_reg_0_31_0_0_i_8__7
       (.I0(\tmp_40_reg_1655_reg[5] [5]),
        .I1(ap_enable_reg_pp0_iter23_reg),
        .I2(grp_computeHistogram0_fu_955_image_buffer_12_address0),
        .I3(ram_reg_0_31_0_0_i_11_n_8),
        .O(image_buffer0_12_address0[5]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h888B)) 
    ram_reg_0_31_0_0_i_8__8
       (.I0(\tmp_40_reg_1655_reg[5] [5]),
        .I1(ap_enable_reg_pp0_iter23_reg),
        .I2(grp_computeHistogram0_fu_955_image_buffer_10_address0),
        .I3(ram_reg_0_31_0_0_i_11_n_8),
        .O(image_buffer0_10_address0[5]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h888B)) 
    ram_reg_0_31_0_0_i_8__9
       (.I0(\tmp_40_reg_1655_reg[5] [5]),
        .I1(ap_enable_reg_pp0_iter23_reg),
        .I2(grp_computeHistogram0_fu_955_image_buffer_8_address0),
        .I3(ram_reg_0_31_0_0_i_11_n_8),
        .O(image_buffer0_8_address0[5]));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    ram_reg_0_31_0_0_i_9
       (.I0(y_mid2_reg_1943[4]),
        .I1(y_mid2_reg_1943[3]),
        .I2(y_mid2_reg_1943[2]),
        .I3(y_mid2_reg_1943[0]),
        .I4(grp_computeHistogram0_fu_955_image_buffer_16_ce1),
        .I5(\ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895_reg_n_8_[0] ),
        .O(grp_computeHistogram0_fu_955_image_buffer_3_address0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBF7F)) 
    ram_reg_0_31_0_0_i_9__0
       (.I0(y_mid2_reg_1943[1]),
        .I1(y_mid2_reg_1943[0]),
        .I2(ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895),
        .I3(y_mid2_reg_1943[2]),
        .I4(y_mid2_reg_1943[4]),
        .I5(y_mid2_reg_1943[3]),
        .O(ram_reg_0_31_0_0_i_9__0_n_8));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    ram_reg_0_31_0_0_i_9__1
       (.I0(y_mid2_reg_1943[0]),
        .I1(grp_computeHistogram0_fu_955_image_buffer_16_ce1),
        .I2(\ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895_reg_n_8_[0] ),
        .I3(y_mid2_reg_1943[2]),
        .I4(y_mid2_reg_1943[4]),
        .I5(y_mid2_reg_1943[3]),
        .O(grp_computeHistogram0_fu_955_image_buffer_14_address0));
  LUT6 #(
    .INIT(64'h0008000000000800)) 
    ram_reg_0_31_0_0_i_9__19
       (.I0(y_mid2_reg_1943[0]),
        .I1(ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895),
        .I2(y_mid2_reg_1943[4]),
        .I3(y_mid2_reg_1943[3]),
        .I4(y_mid2_reg_1943[2]),
        .I5(y_mid2_reg_1943[1]),
        .O(ram_reg_0_31_0_0_i_9__19_n_8));
  LUT6 #(
    .INIT(64'h0000044000000000)) 
    ram_reg_0_31_0_0_i_9__2
       (.I0(y_mid2_reg_1943[0]),
        .I1(ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895),
        .I2(y_mid2_reg_1943[1]),
        .I3(y_mid2_reg_1943[2]),
        .I4(y_mid2_reg_1943[4]),
        .I5(y_mid2_reg_1943[3]),
        .O(grp_computeHistogram0_fu_955_image_buffer_12_address0));
  LUT6 #(
    .INIT(64'h0000088000000000)) 
    ram_reg_0_31_0_0_i_9__20
       (.I0(y_mid2_reg_1943[0]),
        .I1(ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895),
        .I2(y_mid2_reg_1943[1]),
        .I3(y_mid2_reg_1943[2]),
        .I4(y_mid2_reg_1943[4]),
        .I5(y_mid2_reg_1943[3]),
        .O(ram_reg_0_31_0_0_i_9__20_n_8));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_31_0_0_i_9__21
       (.I0(\ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895_reg_n_8_[0] ),
        .I1(grp_computeHistogram0_fu_955_image_buffer_16_ce1),
        .I2(y_mid2_reg_1943[0]),
        .O(ram_reg_0_31_0_0_i_9__21_n_8));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    ram_reg_0_31_0_0_i_9__3
       (.I0(y_mid2_reg_1943[0]),
        .I1(grp_computeHistogram0_fu_955_image_buffer_16_ce1),
        .I2(\ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895_reg_n_8_[0] ),
        .I3(y_mid2_reg_1943[4]),
        .I4(y_mid2_reg_1943[3]),
        .I5(y_mid2_reg_1943[2]),
        .O(grp_computeHistogram0_fu_955_image_buffer_10_address0));
  LUT6 #(
    .INIT(64'h0004000000000400)) 
    ram_reg_0_31_0_0_i_9__4
       (.I0(y_mid2_reg_1943[0]),
        .I1(ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895),
        .I2(y_mid2_reg_1943[4]),
        .I3(y_mid2_reg_1943[3]),
        .I4(y_mid2_reg_1943[2]),
        .I5(y_mid2_reg_1943[1]),
        .O(grp_computeHistogram0_fu_955_image_buffer_8_address0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFDF)) 
    ram_reg_0_31_0_0_i_9__5
       (.I0(y_mid2_reg_1943[1]),
        .I1(y_mid2_reg_1943[0]),
        .I2(ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895),
        .I3(y_mid2_reg_1943[2]),
        .I4(y_mid2_reg_1943[4]),
        .I5(y_mid2_reg_1943[3]),
        .O(ram_reg_0_31_0_0_i_9__5_n_8));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h04)) 
    ram_reg_0_31_0_0_i_9__6
       (.I0(\ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895_reg_n_8_[0] ),
        .I1(grp_computeHistogram0_fu_955_image_buffer_16_ce1),
        .I2(y_mid2_reg_1943[0]),
        .O(ram_reg_0_31_0_0_i_9__6_n_8));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_0_31_0_0_i_9__7
       (.I0(y_mid2_reg_1943[0]),
        .I1(y_mid2_reg_1943[2]),
        .I2(y_mid2_reg_1943[3]),
        .I3(y_mid2_reg_1943[4]),
        .I4(y_mid2_reg_1943[1]),
        .O(grp_computeHistogram0_fu_955_image_buffer_1_address0));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h373F3F3F)) 
    ram_reg_0_31_0_0_i_9__8
       (.I0(y_mid2_reg_1943[0]),
        .I1(ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895),
        .I2(y_mid2_reg_1943[4]),
        .I3(y_mid2_reg_1943[3]),
        .I4(y_mid2_reg_1943[2]),
        .O(ram_reg_0_31_0_0_i_9__8_n_8));
  LUT5 #(
    .INIT(32'hB8B8B888)) 
    ram_reg_i_1
       (.I0(grp_normalizeHisto0_fu_1019_descriptor_V_ce0),
        .I1(\ap_CS_fsm_reg[9] [2]),
        .I2(\ap_CS_fsm_reg[9] [1]),
        .I3(ap_enable_reg_pp0_iter12),
        .I4(ap_CS_fsm_state2),
        .O(descriptor0_V_ce0));
  CARRY4 ram_reg_i_10
       (.CI(ram_reg_i_11_n_8),
        .CO({ram_reg_i_10_n_8,ram_reg_i_10_n_9,ram_reg_i_10_n_10,ram_reg_i_10_n_11}),
        .CYINIT(1'b0),
        .DI(sum_load_reg_2372[7:4]),
        .O(sum_d1[7:4]),
        .S({ram_reg_i_39_n_8,ram_reg_i_40_n_8,ram_reg_i_41_n_8,ram_reg_i_42_n_8}));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_10__1
       (.I0(\ap_CS_fsm_reg[9] [1]),
        .I1(grp_computeHistogram0_fu_955_descriptor_V_we0),
        .O(WEA));
  CARRY4 ram_reg_i_11
       (.CI(1'b0),
        .CO({ram_reg_i_11_n_8,ram_reg_i_11_n_9,ram_reg_i_11_n_10,ram_reg_i_11_n_11}),
        .CYINIT(1'b0),
        .DI(sum_load_reg_2372[3:0]),
        .O(sum_d1[3:0]),
        .S({ram_reg_i_43_n_8,ram_reg_i_44_n_8,ram_reg_i_45_n_8,ram_reg_i_46_n_8}));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_11__1
       (.I0(\ap_CS_fsm_reg[9] [1]),
        .I1(grp_computeHistogram0_fu_955_descriptor_V_ce1),
        .O(WEBWE));
  LUT4 #(
    .INIT(16'hA200)) 
    ram_reg_i_12
       (.I0(\ap_CS_fsm_reg[9] [1]),
        .I1(i1_reg_848[1]),
        .I2(i1_reg_848[0]),
        .I3(\i1_reg_848_reg[1]_0 ),
        .O(ram_reg));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_13__0
       (.I0(\ap_CS_fsm_reg[9] [1]),
        .I1(grp_computeHistogram0_fu_955_sum_ce1),
        .O(ram_reg_1));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_i_14
       (.I0(sum_load_reg_2372[30]),
        .I1(sum_load_reg_2372[31]),
        .O(ram_reg_i_14_n_8));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_i_15
       (.I0(sum_load_reg_2372[29]),
        .I1(sum_load_reg_2372[30]),
        .O(ram_reg_i_15_n_8));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_i_16
       (.I0(sum_load_reg_2372[28]),
        .I1(sum_load_reg_2372[29]),
        .O(ram_reg_i_16_n_8));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_i_17
       (.I0(sum_load_reg_2372[27]),
        .I1(sum_load_reg_2372[28]),
        .O(ram_reg_i_17_n_8));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_i_18
       (.I0(sum_load_reg_2372[26]),
        .I1(sum_load_reg_2372[27]),
        .O(ram_reg_i_18_n_8));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_i_19
       (.I0(sum_load_reg_2372[25]),
        .I1(sum_load_reg_2372[26]),
        .O(ram_reg_i_19_n_8));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_i_20
       (.I0(sum_load_reg_2372[24]),
        .I1(sum_load_reg_2372[25]),
        .O(ram_reg_i_20_n_8));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_i_21
       (.I0(sum_load_reg_2372[23]),
        .I1(sum_load_reg_2372[24]),
        .O(ram_reg_i_21_n_8));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_i_22
       (.I0(sum_load_reg_2372[22]),
        .I1(sum_load_reg_2372[23]),
        .O(ram_reg_i_22_n_8));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_i_23
       (.I0(sum_load_reg_2372[21]),
        .I1(sum_load_reg_2372[22]),
        .O(ram_reg_i_23_n_8));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_i_24
       (.I0(sum_load_reg_2372[20]),
        .I1(sum_load_reg_2372[21]),
        .O(ram_reg_i_24_n_8));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_i_25
       (.I0(sum_load_reg_2372[19]),
        .I1(sum_load_reg_2372[20]),
        .O(ram_reg_i_25_n_8));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_i_26
       (.I0(sum_load_reg_2372[18]),
        .I1(sum_load_reg_2372[19]),
        .O(ram_reg_i_26_n_8));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_i_27
       (.I0(sum_load_reg_2372[17]),
        .I1(sum_load_reg_2372[18]),
        .O(ram_reg_i_27_n_8));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_i_28
       (.I0(sum_load_reg_2372[16]),
        .I1(sum_load_reg_2372[17]),
        .O(ram_reg_i_28_n_8));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_i_29
       (.I0(sum_load_reg_2372[15]),
        .I1(sum_load_reg_2372[16]),
        .O(ram_reg_i_29_n_8));
  LUT3 #(
    .INIT(8'h20)) 
    ram_reg_i_2__0
       (.I0(\ap_CS_fsm_reg[9] [1]),
        .I1(ap_pipeline_reg_pp0_iter13_exitcond_flatten3_reg_1895),
        .I2(grp_computeHistogram0_fu_955_descriptor_V_ce1),
        .O(descriptor0_V_we1));
  LUT3 #(
    .INIT(8'h20)) 
    ram_reg_i_2__3
       (.I0(\ap_CS_fsm_reg[9] [1]),
        .I1(\ap_pipeline_reg_pp0_iter5_exitcond_flatten3_reg_1895_reg_n_8_[0] ),
        .I2(grp_computeHistogram0_fu_955_sum_ce1),
        .O(sum0_we1));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_i_30
       (.I0(sum_load_reg_2372[14]),
        .I1(sum_load_reg_2372[15]),
        .O(ram_reg_i_30_n_8));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_i_31
       (.I0(sum_load_reg_2372[13]),
        .I1(sum_load_reg_2372[14]),
        .O(ram_reg_i_31_n_8));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_i_32
       (.I0(sum_load_reg_2372[12]),
        .I1(sum_load_reg_2372[13]),
        .O(ram_reg_i_32_n_8));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_i_33
       (.I0(sum_load_reg_2372[11]),
        .I1(sum_load_reg_2372[12]),
        .O(ram_reg_i_33_n_8));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_34
       (.I0(mag_reg_2342[9]),
        .O(ram_reg_i_34_n_8));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_i_35
       (.I0(sum_load_reg_2372[10]),
        .I1(sum_load_reg_2372[11]),
        .O(ram_reg_i_35_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_36
       (.I0(mag_reg_2342[9]),
        .I1(sum_load_reg_2372[10]),
        .O(ram_reg_i_36_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_37
       (.I0(mag_reg_2342[9]),
        .I1(sum_load_reg_2372[9]),
        .O(ram_reg_i_37_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_38
       (.I0(sum_load_reg_2372[8]),
        .I1(mag_reg_2342[8]),
        .O(ram_reg_i_38_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_39
       (.I0(sum_load_reg_2372[7]),
        .I1(mag_reg_2342[7]),
        .O(ram_reg_i_39_n_8));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_3__1
       (.I0(grp_normalizeHisto0_fu_1019_sum_address0),
        .I1(\ap_CS_fsm_reg[9] [2]),
        .I2(ap_pipeline_reg_pp0_iter3_tmp_82_reg_1924),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(i1_reg_848[0]),
        .O(ADDRARDADDR));
  LUT6 #(
    .INIT(64'h8F808F8F8F808080)) 
    ram_reg_i_3__2
       (.I0(\tmp1_reg_639_reg[5] [5]),
        .I1(ap_pipeline_reg_pp0_iter7_tmp_reg_618),
        .I2(\ap_CS_fsm_reg[9] [2]),
        .I3(tmp_115_reg_2465[6]),
        .I4(ap_enable_reg_pp0_iter12),
        .I5(i_reg_837_reg__0[6]),
        .O(ram_reg_0[6]));
  CARRY4 ram_reg_i_4
       (.CI(ram_reg_i_5_n_8),
        .CO({NLW_ram_reg_i_4_CO_UNCONNECTED[3],ram_reg_i_4_n_9,ram_reg_i_4_n_10,ram_reg_i_4_n_11}),
        .CYINIT(1'b0),
        .DI({1'b0,sum_load_reg_2372[29:27]}),
        .O(sum_d1[31:28]),
        .S({ram_reg_i_14_n_8,ram_reg_i_15_n_8,ram_reg_i_16_n_8,ram_reg_i_17_n_8}));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_40
       (.I0(sum_load_reg_2372[6]),
        .I1(mag_reg_2342[6]),
        .O(ram_reg_i_40_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_41
       (.I0(sum_load_reg_2372[5]),
        .I1(mag_reg_2342[5]),
        .O(ram_reg_i_41_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_42
       (.I0(sum_load_reg_2372[4]),
        .I1(mag_reg_2342[4]),
        .O(ram_reg_i_42_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_43
       (.I0(sum_load_reg_2372[3]),
        .I1(mag_reg_2342[3]),
        .O(ram_reg_i_43_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_44
       (.I0(sum_load_reg_2372[2]),
        .I1(mag_reg_2342[2]),
        .O(ram_reg_i_44_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_45
       (.I0(sum_load_reg_2372[1]),
        .I1(mag_reg_2342[1]),
        .O(ram_reg_i_45_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_46
       (.I0(sum_load_reg_2372[0]),
        .I1(mag_reg_2342[0]),
        .O(ram_reg_i_46_n_8));
  LUT6 #(
    .INIT(64'h6F606F6F6F606060)) 
    ram_reg_i_4__1
       (.I0(ap_pipeline_reg_pp0_iter7_tmp_reg_618),
        .I1(\tmp1_reg_639_reg[5] [5]),
        .I2(\ap_CS_fsm_reg[9] [2]),
        .I3(tmp_115_reg_2465[5]),
        .I4(ap_enable_reg_pp0_iter12),
        .I5(i_reg_837_reg__0[5]),
        .O(ram_reg_0[5]));
  CARRY4 ram_reg_i_5
       (.CI(ram_reg_i_6_n_8),
        .CO({ram_reg_i_5_n_8,ram_reg_i_5_n_9,ram_reg_i_5_n_10,ram_reg_i_5_n_11}),
        .CYINIT(1'b0),
        .DI(sum_load_reg_2372[26:23]),
        .O(sum_d1[27:24]),
        .S({ram_reg_i_18_n_8,ram_reg_i_19_n_8,ram_reg_i_20_n_8,ram_reg_i_21_n_8}));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_5__1
       (.I0(\tmp1_reg_639_reg[5] [4]),
        .I1(\ap_CS_fsm_reg[9] [2]),
        .I2(tmp_115_reg_2465[4]),
        .I3(ap_enable_reg_pp0_iter12),
        .I4(i_reg_837_reg__0[4]),
        .O(ram_reg_0[4]));
  CARRY4 ram_reg_i_6
       (.CI(ram_reg_i_7_n_8),
        .CO({ram_reg_i_6_n_8,ram_reg_i_6_n_9,ram_reg_i_6_n_10,ram_reg_i_6_n_11}),
        .CYINIT(1'b0),
        .DI(sum_load_reg_2372[22:19]),
        .O(sum_d1[23:20]),
        .S({ram_reg_i_22_n_8,ram_reg_i_23_n_8,ram_reg_i_24_n_8,ram_reg_i_25_n_8}));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_6__1
       (.I0(\tmp1_reg_639_reg[5] [3]),
        .I1(\ap_CS_fsm_reg[9] [2]),
        .I2(tmp_115_reg_2465[3]),
        .I3(ap_enable_reg_pp0_iter12),
        .I4(i_reg_837_reg__0[3]),
        .O(ram_reg_0[3]));
  CARRY4 ram_reg_i_7
       (.CI(ram_reg_i_8_n_8),
        .CO({ram_reg_i_7_n_8,ram_reg_i_7_n_9,ram_reg_i_7_n_10,ram_reg_i_7_n_11}),
        .CYINIT(1'b0),
        .DI(sum_load_reg_2372[18:15]),
        .O(sum_d1[19:16]),
        .S({ram_reg_i_26_n_8,ram_reg_i_27_n_8,ram_reg_i_28_n_8,ram_reg_i_29_n_8}));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_7__1
       (.I0(\tmp1_reg_639_reg[5] [2]),
        .I1(\ap_CS_fsm_reg[9] [2]),
        .I2(tmp_115_reg_2465[2]),
        .I3(ap_enable_reg_pp0_iter12),
        .I4(i_reg_837_reg__0[2]),
        .O(ram_reg_0[2]));
  CARRY4 ram_reg_i_8
       (.CI(ram_reg_i_9_n_8),
        .CO({ram_reg_i_8_n_8,ram_reg_i_8_n_9,ram_reg_i_8_n_10,ram_reg_i_8_n_11}),
        .CYINIT(1'b0),
        .DI(sum_load_reg_2372[14:11]),
        .O(sum_d1[15:12]),
        .S({ram_reg_i_30_n_8,ram_reg_i_31_n_8,ram_reg_i_32_n_8,ram_reg_i_33_n_8}));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_8__1
       (.I0(\tmp1_reg_639_reg[5] [1]),
        .I1(\ap_CS_fsm_reg[9] [2]),
        .I2(tmp_115_reg_2465[1]),
        .I3(ap_enable_reg_pp0_iter12),
        .I4(i_reg_837_reg__0[1]),
        .O(ram_reg_0[1]));
  CARRY4 ram_reg_i_9
       (.CI(ram_reg_i_10_n_8),
        .CO({ram_reg_i_9_n_8,ram_reg_i_9_n_9,ram_reg_i_9_n_10,ram_reg_i_9_n_11}),
        .CYINIT(1'b0),
        .DI({sum_load_reg_2372[10],ram_reg_i_34_n_8,mag_reg_2342[9],sum_load_reg_2372[8]}),
        .O(sum_d1[11:8]),
        .S({ram_reg_i_35_n_8,ram_reg_i_36_n_8,ram_reg_i_37_n_8,ram_reg_i_38_n_8}));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_9__1
       (.I0(\tmp1_reg_639_reg[5] [0]),
        .I1(\ap_CS_fsm_reg[9] [2]),
        .I2(tmp_115_reg_2465[0]),
        .I3(ap_enable_reg_pp0_iter12),
        .I4(i_reg_837_reg__0[0]),
        .O(ram_reg_0[0]));
  LUT2 #(
    .INIT(4'h9)) 
    \reg_1232[0]_i_2 
       (.I0(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[3]),
        .I1(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[3]),
        .O(\reg_1232[0]_i_2_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \reg_1232[0]_i_3 
       (.I0(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[2]),
        .I1(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[2]),
        .O(\reg_1232[0]_i_3_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \reg_1232[0]_i_4 
       (.I0(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[1]),
        .I1(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[1]),
        .O(\reg_1232[0]_i_4_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \reg_1232[0]_i_5 
       (.I0(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[0]),
        .I1(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[0]),
        .O(\reg_1232[0]_i_5_n_8 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \reg_1232[1]_i_1 
       (.I0(Gx_fu_1589_p2[1]),
        .I1(\reg_1232[4]_i_2_n_8 ),
        .I2(Gx_fu_1589_p2[0]),
        .O(grp_fu_1110_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h999A)) 
    \reg_1232[2]_i_1 
       (.I0(Gx_fu_1589_p2[2]),
        .I1(\reg_1232[4]_i_2_n_8 ),
        .I2(Gx_fu_1589_p2[1]),
        .I3(Gx_fu_1589_p2[0]),
        .O(grp_fu_1110_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'h9999999A)) 
    \reg_1232[3]_i_1 
       (.I0(Gx_fu_1589_p2[3]),
        .I1(\reg_1232[4]_i_2_n_8 ),
        .I2(Gx_fu_1589_p2[2]),
        .I3(Gx_fu_1589_p2[0]),
        .I4(Gx_fu_1589_p2[1]),
        .O(grp_fu_1110_p3[3]));
  LUT6 #(
    .INIT(64'h999999999999999A)) 
    \reg_1232[4]_i_1 
       (.I0(Gx_fu_1589_p2[4]),
        .I1(\reg_1232[4]_i_2_n_8 ),
        .I2(Gx_fu_1589_p2[3]),
        .I3(Gx_fu_1589_p2[1]),
        .I4(Gx_fu_1589_p2[0]),
        .I5(Gx_fu_1589_p2[2]),
        .O(grp_fu_1110_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'hAA8A)) 
    \reg_1232[4]_i_2 
       (.I0(\tmp_98_reg_2324_reg[0]_i_3_n_11 ),
        .I1(Gx_fu_1589_p2[7]),
        .I2(\reg_1232[7]_i_3_n_8 ),
        .I3(Gx_fu_1589_p2[6]),
        .O(\reg_1232[4]_i_2_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \reg_1232[5]_i_1 
       (.I0(\tmp_98_reg_2324_reg[0]_i_3_n_11 ),
        .I1(\reg_1232[5]_i_2_n_8 ),
        .I2(Gx_fu_1589_p2[5]),
        .O(grp_fu_1110_p3[5]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \reg_1232[5]_i_2 
       (.I0(Gx_fu_1589_p2[4]),
        .I1(Gx_fu_1589_p2[2]),
        .I2(Gx_fu_1589_p2[0]),
        .I3(Gx_fu_1589_p2[1]),
        .I4(Gx_fu_1589_p2[3]),
        .O(\reg_1232[5]_i_2_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \reg_1232[6]_i_1 
       (.I0(Gx_fu_1589_p2[6]),
        .I1(\reg_1232[7]_i_3_n_8 ),
        .I2(\tmp_98_reg_2324_reg[0]_i_3_n_11 ),
        .O(grp_fu_1110_p3[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \reg_1232[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(\ap_pipeline_reg_pp0_iter3_exitcond_flatten3_reg_1895_reg_n_8_[0] ),
        .O(reg_12320));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'hAA59)) 
    \reg_1232[7]_i_2 
       (.I0(Gx_fu_1589_p2[7]),
        .I1(\reg_1232[7]_i_3_n_8 ),
        .I2(Gx_fu_1589_p2[6]),
        .I3(\tmp_98_reg_2324_reg[0]_i_3_n_11 ),
        .O(grp_fu_1110_p3[7]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \reg_1232[7]_i_3 
       (.I0(Gx_fu_1589_p2[5]),
        .I1(Gx_fu_1589_p2[3]),
        .I2(Gx_fu_1589_p2[1]),
        .I3(Gx_fu_1589_p2[0]),
        .I4(Gx_fu_1589_p2[2]),
        .I5(Gx_fu_1589_p2[4]),
        .O(\reg_1232[7]_i_3_n_8 ));
  FDRE \reg_1232_reg[0] 
       (.C(ap_clk),
        .CE(reg_12320),
        .D(Gx_fu_1589_p2[0]),
        .Q(reg_1232[0]),
        .R(1'b0));
  CARRY4 \reg_1232_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\reg_1232_reg[0]_i_1_n_8 ,\reg_1232_reg[0]_i_1_n_9 ,\reg_1232_reg[0]_i_1_n_10 ,\reg_1232_reg[0]_i_1_n_11 }),
        .CYINIT(1'b1),
        .DI(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[3:0]),
        .O(Gx_fu_1589_p2[3:0]),
        .S({\reg_1232[0]_i_2_n_8 ,\reg_1232[0]_i_3_n_8 ,\reg_1232[0]_i_4_n_8 ,\reg_1232[0]_i_5_n_8 }));
  FDRE \reg_1232_reg[1] 
       (.C(ap_clk),
        .CE(reg_12320),
        .D(grp_fu_1110_p3[1]),
        .Q(reg_1232[1]),
        .R(1'b0));
  FDRE \reg_1232_reg[2] 
       (.C(ap_clk),
        .CE(reg_12320),
        .D(grp_fu_1110_p3[2]),
        .Q(reg_1232[2]),
        .R(1'b0));
  FDRE \reg_1232_reg[3] 
       (.C(ap_clk),
        .CE(reg_12320),
        .D(grp_fu_1110_p3[3]),
        .Q(reg_1232[3]),
        .R(1'b0));
  FDRE \reg_1232_reg[4] 
       (.C(ap_clk),
        .CE(reg_12320),
        .D(grp_fu_1110_p3[4]),
        .Q(reg_1232[4]),
        .R(1'b0));
  FDRE \reg_1232_reg[5] 
       (.C(ap_clk),
        .CE(reg_12320),
        .D(grp_fu_1110_p3[5]),
        .Q(reg_1232[5]),
        .R(1'b0));
  FDRE \reg_1232_reg[6] 
       (.C(ap_clk),
        .CE(reg_12320),
        .D(grp_fu_1110_p3[6]),
        .Q(reg_1232[6]),
        .R(1'b0));
  FDRE \reg_1232_reg[7] 
       (.C(ap_clk),
        .CE(reg_12320),
        .D(grp_fu_1110_p3[7]),
        .Q(reg_1232[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \sum_load_reg_2372[31]_i_1 
       (.I0(ap_enable_reg_pp0_iter5),
        .I1(\ap_pipeline_reg_pp0_iter4_exitcond_flatten3_reg_1895_reg_n_8_[0] ),
        .O(\sum_load_reg_2372[31]_i_1_n_8 ));
  FDRE \sum_load_reg_2372_reg[0] 
       (.C(ap_clk),
        .CE(\sum_load_reg_2372[31]_i_1_n_8 ),
        .D(sum_q0[0]),
        .Q(sum_load_reg_2372[0]),
        .R(1'b0));
  FDRE \sum_load_reg_2372_reg[10] 
       (.C(ap_clk),
        .CE(\sum_load_reg_2372[31]_i_1_n_8 ),
        .D(sum_q0[10]),
        .Q(sum_load_reg_2372[10]),
        .R(1'b0));
  FDRE \sum_load_reg_2372_reg[11] 
       (.C(ap_clk),
        .CE(\sum_load_reg_2372[31]_i_1_n_8 ),
        .D(sum_q0[11]),
        .Q(sum_load_reg_2372[11]),
        .R(1'b0));
  FDRE \sum_load_reg_2372_reg[12] 
       (.C(ap_clk),
        .CE(\sum_load_reg_2372[31]_i_1_n_8 ),
        .D(sum_q0[12]),
        .Q(sum_load_reg_2372[12]),
        .R(1'b0));
  FDRE \sum_load_reg_2372_reg[13] 
       (.C(ap_clk),
        .CE(\sum_load_reg_2372[31]_i_1_n_8 ),
        .D(sum_q0[13]),
        .Q(sum_load_reg_2372[13]),
        .R(1'b0));
  FDRE \sum_load_reg_2372_reg[14] 
       (.C(ap_clk),
        .CE(\sum_load_reg_2372[31]_i_1_n_8 ),
        .D(sum_q0[14]),
        .Q(sum_load_reg_2372[14]),
        .R(1'b0));
  FDRE \sum_load_reg_2372_reg[15] 
       (.C(ap_clk),
        .CE(\sum_load_reg_2372[31]_i_1_n_8 ),
        .D(sum_q0[15]),
        .Q(sum_load_reg_2372[15]),
        .R(1'b0));
  FDRE \sum_load_reg_2372_reg[16] 
       (.C(ap_clk),
        .CE(\sum_load_reg_2372[31]_i_1_n_8 ),
        .D(sum_q0[16]),
        .Q(sum_load_reg_2372[16]),
        .R(1'b0));
  FDRE \sum_load_reg_2372_reg[17] 
       (.C(ap_clk),
        .CE(\sum_load_reg_2372[31]_i_1_n_8 ),
        .D(sum_q0[17]),
        .Q(sum_load_reg_2372[17]),
        .R(1'b0));
  FDRE \sum_load_reg_2372_reg[18] 
       (.C(ap_clk),
        .CE(\sum_load_reg_2372[31]_i_1_n_8 ),
        .D(sum_q0[18]),
        .Q(sum_load_reg_2372[18]),
        .R(1'b0));
  FDRE \sum_load_reg_2372_reg[19] 
       (.C(ap_clk),
        .CE(\sum_load_reg_2372[31]_i_1_n_8 ),
        .D(sum_q0[19]),
        .Q(sum_load_reg_2372[19]),
        .R(1'b0));
  FDRE \sum_load_reg_2372_reg[1] 
       (.C(ap_clk),
        .CE(\sum_load_reg_2372[31]_i_1_n_8 ),
        .D(sum_q0[1]),
        .Q(sum_load_reg_2372[1]),
        .R(1'b0));
  FDRE \sum_load_reg_2372_reg[20] 
       (.C(ap_clk),
        .CE(\sum_load_reg_2372[31]_i_1_n_8 ),
        .D(sum_q0[20]),
        .Q(sum_load_reg_2372[20]),
        .R(1'b0));
  FDRE \sum_load_reg_2372_reg[21] 
       (.C(ap_clk),
        .CE(\sum_load_reg_2372[31]_i_1_n_8 ),
        .D(sum_q0[21]),
        .Q(sum_load_reg_2372[21]),
        .R(1'b0));
  FDRE \sum_load_reg_2372_reg[22] 
       (.C(ap_clk),
        .CE(\sum_load_reg_2372[31]_i_1_n_8 ),
        .D(sum_q0[22]),
        .Q(sum_load_reg_2372[22]),
        .R(1'b0));
  FDRE \sum_load_reg_2372_reg[23] 
       (.C(ap_clk),
        .CE(\sum_load_reg_2372[31]_i_1_n_8 ),
        .D(sum_q0[23]),
        .Q(sum_load_reg_2372[23]),
        .R(1'b0));
  FDRE \sum_load_reg_2372_reg[24] 
       (.C(ap_clk),
        .CE(\sum_load_reg_2372[31]_i_1_n_8 ),
        .D(sum_q0[24]),
        .Q(sum_load_reg_2372[24]),
        .R(1'b0));
  FDRE \sum_load_reg_2372_reg[25] 
       (.C(ap_clk),
        .CE(\sum_load_reg_2372[31]_i_1_n_8 ),
        .D(sum_q0[25]),
        .Q(sum_load_reg_2372[25]),
        .R(1'b0));
  FDRE \sum_load_reg_2372_reg[26] 
       (.C(ap_clk),
        .CE(\sum_load_reg_2372[31]_i_1_n_8 ),
        .D(sum_q0[26]),
        .Q(sum_load_reg_2372[26]),
        .R(1'b0));
  FDRE \sum_load_reg_2372_reg[27] 
       (.C(ap_clk),
        .CE(\sum_load_reg_2372[31]_i_1_n_8 ),
        .D(sum_q0[27]),
        .Q(sum_load_reg_2372[27]),
        .R(1'b0));
  FDRE \sum_load_reg_2372_reg[28] 
       (.C(ap_clk),
        .CE(\sum_load_reg_2372[31]_i_1_n_8 ),
        .D(sum_q0[28]),
        .Q(sum_load_reg_2372[28]),
        .R(1'b0));
  FDRE \sum_load_reg_2372_reg[29] 
       (.C(ap_clk),
        .CE(\sum_load_reg_2372[31]_i_1_n_8 ),
        .D(sum_q0[29]),
        .Q(sum_load_reg_2372[29]),
        .R(1'b0));
  FDRE \sum_load_reg_2372_reg[2] 
       (.C(ap_clk),
        .CE(\sum_load_reg_2372[31]_i_1_n_8 ),
        .D(sum_q0[2]),
        .Q(sum_load_reg_2372[2]),
        .R(1'b0));
  FDRE \sum_load_reg_2372_reg[30] 
       (.C(ap_clk),
        .CE(\sum_load_reg_2372[31]_i_1_n_8 ),
        .D(sum_q0[30]),
        .Q(sum_load_reg_2372[30]),
        .R(1'b0));
  FDRE \sum_load_reg_2372_reg[31] 
       (.C(ap_clk),
        .CE(\sum_load_reg_2372[31]_i_1_n_8 ),
        .D(sum_q0[31]),
        .Q(sum_load_reg_2372[31]),
        .R(1'b0));
  FDRE \sum_load_reg_2372_reg[3] 
       (.C(ap_clk),
        .CE(\sum_load_reg_2372[31]_i_1_n_8 ),
        .D(sum_q0[3]),
        .Q(sum_load_reg_2372[3]),
        .R(1'b0));
  FDRE \sum_load_reg_2372_reg[4] 
       (.C(ap_clk),
        .CE(\sum_load_reg_2372[31]_i_1_n_8 ),
        .D(sum_q0[4]),
        .Q(sum_load_reg_2372[4]),
        .R(1'b0));
  FDRE \sum_load_reg_2372_reg[5] 
       (.C(ap_clk),
        .CE(\sum_load_reg_2372[31]_i_1_n_8 ),
        .D(sum_q0[5]),
        .Q(sum_load_reg_2372[5]),
        .R(1'b0));
  FDRE \sum_load_reg_2372_reg[6] 
       (.C(ap_clk),
        .CE(\sum_load_reg_2372[31]_i_1_n_8 ),
        .D(sum_q0[6]),
        .Q(sum_load_reg_2372[6]),
        .R(1'b0));
  FDRE \sum_load_reg_2372_reg[7] 
       (.C(ap_clk),
        .CE(\sum_load_reg_2372[31]_i_1_n_8 ),
        .D(sum_q0[7]),
        .Q(sum_load_reg_2372[7]),
        .R(1'b0));
  FDRE \sum_load_reg_2372_reg[8] 
       (.C(ap_clk),
        .CE(\sum_load_reg_2372[31]_i_1_n_8 ),
        .D(sum_q0[8]),
        .Q(sum_load_reg_2372[8]),
        .R(1'b0));
  FDRE \sum_load_reg_2372_reg[9] 
       (.C(ap_clk),
        .CE(\sum_load_reg_2372[31]_i_1_n_8 ),
        .D(sum_q0[9]),
        .Q(sum_load_reg_2372[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h0D)) 
    \tmp_101_reg_2360[7]_i_1 
       (.I0(\tmp_98_reg_2324_reg_n_8_[0] ),
        .I1(\or_cond_reg_2328_reg_n_8_[0] ),
        .I2(\ap_pipeline_reg_pp0_iter4_exitcond_flatten3_reg_1895_reg_n_8_[0] ),
        .O(\tmp_101_reg_2360[7]_i_1_n_8 ));
  FDRE \tmp_101_reg_2360_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_101_reg_2360[7]_i_1_n_8 ),
        .D(reg_1232[0]),
        .Q(tmp_101_reg_2360_reg__0[0]),
        .R(1'b0));
  FDRE \tmp_101_reg_2360_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_101_reg_2360[7]_i_1_n_8 ),
        .D(reg_1232[1]),
        .Q(tmp_101_reg_2360_reg__0[1]),
        .R(1'b0));
  FDRE \tmp_101_reg_2360_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_101_reg_2360[7]_i_1_n_8 ),
        .D(reg_1232[2]),
        .Q(tmp_101_reg_2360_reg__0[2]),
        .R(1'b0));
  FDRE \tmp_101_reg_2360_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_101_reg_2360[7]_i_1_n_8 ),
        .D(reg_1232[3]),
        .Q(tmp_101_reg_2360_reg__0[3]),
        .R(1'b0));
  FDRE \tmp_101_reg_2360_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_101_reg_2360[7]_i_1_n_8 ),
        .D(reg_1232[4]),
        .Q(tmp_101_reg_2360_reg__0[4]),
        .R(1'b0));
  FDRE \tmp_101_reg_2360_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_101_reg_2360[7]_i_1_n_8 ),
        .D(reg_1232[5]),
        .Q(tmp_101_reg_2360_reg__0[5]),
        .R(1'b0));
  FDRE \tmp_101_reg_2360_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_101_reg_2360[7]_i_1_n_8 ),
        .D(reg_1232[6]),
        .Q(tmp_101_reg_2360_reg__0[6]),
        .R(1'b0));
  FDRE \tmp_101_reg_2360_reg[7] 
       (.C(ap_clk),
        .CE(\tmp_101_reg_2360[7]_i_1_n_8 ),
        .D(reg_1232[7]),
        .Q(tmp_101_reg_2360_reg__0[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h0B)) 
    \tmp_102_reg_2400[0]_i_1 
       (.I0(\ap_pipeline_reg_pp0_iter5_or_cond_reg_2328_reg_n_8_[0] ),
        .I1(\ap_pipeline_reg_pp0_iter5_tmp_98_reg_2324_reg_n_8_[0] ),
        .I2(\ap_pipeline_reg_pp0_iter5_exitcond_flatten3_reg_1895_reg_n_8_[0] ),
        .O(abs_reg_23930));
  FDRE \tmp_102_reg_2400_reg[0] 
       (.C(ap_clk),
        .CE(abs_reg_23930),
        .D(tmp_102_fu_1723_p2),
        .Q(\tmp_102_reg_2400_reg_n_8_[0] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h02)) 
    \tmp_103_reg_2348[7]_i_1 
       (.I0(\tmp_98_reg_2324_reg_n_8_[0] ),
        .I1(\ap_pipeline_reg_pp0_iter4_exitcond_flatten3_reg_1895_reg_n_8_[0] ),
        .I2(\or_cond_reg_2328_reg_n_8_[0] ),
        .O(\tmp_103_reg_2348[7]_i_1_n_8 ));
  FDRE \tmp_103_reg_2348_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_103_reg_2348[7]_i_1_n_8 ),
        .D(reg_1232[0]),
        .Q(tmp_103_reg_2348_reg__0[0]),
        .R(1'b0));
  FDRE \tmp_103_reg_2348_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_103_reg_2348[7]_i_1_n_8 ),
        .D(reg_1232[1]),
        .Q(tmp_103_reg_2348_reg__0[1]),
        .R(1'b0));
  FDRE \tmp_103_reg_2348_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_103_reg_2348[7]_i_1_n_8 ),
        .D(reg_1232[2]),
        .Q(tmp_103_reg_2348_reg__0[2]),
        .R(1'b0));
  FDRE \tmp_103_reg_2348_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_103_reg_2348[7]_i_1_n_8 ),
        .D(reg_1232[3]),
        .Q(tmp_103_reg_2348_reg__0[3]),
        .R(1'b0));
  FDRE \tmp_103_reg_2348_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_103_reg_2348[7]_i_1_n_8 ),
        .D(reg_1232[4]),
        .Q(tmp_103_reg_2348_reg__0[4]),
        .R(1'b0));
  FDRE \tmp_103_reg_2348_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_103_reg_2348[7]_i_1_n_8 ),
        .D(reg_1232[5]),
        .Q(tmp_103_reg_2348_reg__0[5]),
        .R(1'b0));
  FDRE \tmp_103_reg_2348_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_103_reg_2348[7]_i_1_n_8 ),
        .D(reg_1232[6]),
        .Q(tmp_103_reg_2348_reg__0[6]),
        .R(1'b0));
  FDRE \tmp_103_reg_2348_reg[7] 
       (.C(ap_clk),
        .CE(\tmp_103_reg_2348[7]_i_1_n_8 ),
        .D(reg_1232[7]),
        .Q(tmp_103_reg_2348_reg__0[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h02)) 
    \tmp_104_reg_2384[0]_i_1 
       (.I0(\ap_pipeline_reg_pp0_iter5_tmp_98_reg_2324_reg_n_8_[0] ),
        .I1(\ap_pipeline_reg_pp0_iter5_or_cond_reg_2328_reg_n_8_[0] ),
        .I2(\ap_pipeline_reg_pp0_iter5_exitcond_flatten3_reg_1895_reg_n_8_[0] ),
        .O(abs5_reg_23770));
  FDRE \tmp_104_reg_2384_reg[0] 
       (.C(ap_clk),
        .CE(abs5_reg_23770),
        .D(tmp_104_fu_1707_p2),
        .Q(\tmp_104_reg_2384_reg_n_8_[0] ),
        .R(1'b0));
  FDRE \tmp_105_reg_2418_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(lut1_U_n_14),
        .Q(\tmp_105_reg_2418_reg_n_8_[0] ),
        .R(1'b0));
  FDRE \tmp_106_reg_2409_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(lut1_U_n_13),
        .Q(\tmp_106_reg_2409_reg_n_8_[0] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    \tmp_107_reg_2436[0]_i_2 
       (.I0(\ap_pipeline_reg_pp0_iter7_or_cond_reg_2328_reg_n_8_[0] ),
        .I1(\ap_pipeline_reg_pp0_iter7_tmp_98_reg_2324_reg_n_8_[0] ),
        .I2(\ap_pipeline_reg_pp0_iter7_tmp_102_reg_2400_reg_n_8_[0] ),
        .I3(\ap_pipeline_reg_pp0_iter7_exitcond_flatten3_reg_1895_reg_n_8_[0] ),
        .I4(\tmp_105_reg_2418_reg_n_8_[0] ),
        .O(\tmp_107_reg_2436[0]_i_2_n_8 ));
  FDRE \tmp_107_reg_2436_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(lut2_U_n_29),
        .Q(\tmp_107_reg_2436_reg_n_8_[0] ),
        .R(1'b0));
  FDRE \tmp_108_reg_2427_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(lut2_U_n_28),
        .Q(tmp_108_reg_2427),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFBFAF000080A0)) 
    \tmp_109_reg_2450[0]_i_1 
       (.I0(tmp_109_fu_1775_p2),
        .I1(\ap_pipeline_reg_pp0_iter8_or_cond_reg_2328_reg_n_8_[0] ),
        .I2(\tmp_109_reg_2450[0]_i_3_n_8 ),
        .I3(\ap_pipeline_reg_pp0_iter8_tmp_98_reg_2324_reg_n_8_[0] ),
        .I4(\tmp_107_reg_2436_reg_n_8_[0] ),
        .I5(tmp_109_reg_2450),
        .O(\tmp_109_reg_2450[0]_i_1_n_8 ));
  LUT3 #(
    .INIT(8'h01)) 
    \tmp_109_reg_2450[0]_i_3 
       (.I0(\ap_pipeline_reg_pp0_iter8_tmp_102_reg_2400_reg_n_8_[0] ),
        .I1(\ap_pipeline_reg_pp0_iter8_tmp_105_reg_2418_reg_n_8_[0] ),
        .I2(\ap_pipeline_reg_pp0_iter8_exitcond_flatten3_reg_1895_reg_n_8_[0] ),
        .O(\tmp_109_reg_2450[0]_i_3_n_8 ));
  FDRE \tmp_109_reg_2450_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_109_reg_2450[0]_i_1_n_8 ),
        .Q(tmp_109_reg_2450),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_110_reg_2445[0]_i_1 
       (.I0(tmp_110_fu_1766_p2),
        .I1(\tmp_110_reg_2445[0]_i_3_n_8 ),
        .I2(tmp_108_reg_2427),
        .I3(tmp_110_reg_2445),
        .O(\tmp_110_reg_2445[0]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'h00000100)) 
    \tmp_110_reg_2445[0]_i_3 
       (.I0(ap_pipeline_reg_pp0_iter8_tmp_104_reg_2384),
        .I1(\ap_pipeline_reg_pp0_iter8_or_cond_reg_2328_reg_n_8_[0] ),
        .I2(ap_pipeline_reg_pp0_iter8_tmp_106_reg_2409),
        .I3(\ap_pipeline_reg_pp0_iter8_tmp_98_reg_2324_reg_n_8_[0] ),
        .I4(\ap_pipeline_reg_pp0_iter8_exitcond_flatten3_reg_1895_reg_n_8_[0] ),
        .O(\tmp_110_reg_2445[0]_i_3_n_8 ));
  FDRE \tmp_110_reg_2445_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_110_reg_2445[0]_i_1_n_8 ),
        .Q(tmp_110_reg_2445),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_111_reg_2214[0]_i_1 
       (.I0(tmp_111_reg_2214),
        .I1(\ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895_reg_n_8_[0] ),
        .I2(image_buffer_16_address1[2]),
        .O(\tmp_111_reg_2214[0]_i_1_n_8 ));
  FDRE \tmp_111_reg_2214_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_111_reg_2214[0]_i_1_n_8 ),
        .Q(tmp_111_reg_2214),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAAAA0CAA)) 
    \tmp_113_reg_1948[0]_i_1 
       (.I0(\tmp_113_reg_1948_reg_n_8_[0] ),
        .I1(p_shl3_mid2_fu_1445_p3),
        .I2(exitcond_flatten_reg_1904),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(exitcond_flatten3_reg_1895),
        .O(\tmp_113_reg_1948[0]_i_1_n_8 ));
  FDRE \tmp_113_reg_1948_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_113_reg_1948[0]_i_1_n_8 ),
        .Q(\tmp_113_reg_1948_reg_n_8_[0] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_115_reg_2465[0]_i_1 
       (.I0(tmp5_cast_fu_1849_p1[0]),
        .I1(ap_pipeline_reg_pp0_iter10_y_offset_cast_mid2_reg_1938[0]),
        .O(tmp_115_fu_1859_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'h78878778)) 
    \tmp_115_reg_2465[1]_i_1 
       (.I0(tmp5_cast_fu_1849_p1[0]),
        .I1(ap_pipeline_reg_pp0_iter10_y_offset_cast_mid2_reg_1938[0]),
        .I2(ap_pipeline_reg_pp0_iter10_tmp_111_reg_2214),
        .I3(ap_pipeline_reg_pp0_iter10_y_offset_cast_mid2_reg_1938[1]),
        .I4(tmp5_cast_fu_1849_p1[1]),
        .O(tmp_115_fu_1859_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'h69999666)) 
    \tmp_115_reg_2465[2]_i_1 
       (.I0(\tmp_115_reg_2465[2]_i_2_n_8 ),
        .I1(tmp5_cast_fu_1849_p1[2]),
        .I2(ap_pipeline_reg_pp0_iter10_tmp_111_reg_2214),
        .I3(ap_pipeline_reg_pp0_iter10_y_offset_cast_mid2_reg_1938[1]),
        .I4(ap_pipeline_reg_pp0_iter10_tmp_82_reg_1924),
        .O(tmp_115_fu_1859_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'hF6606060)) 
    \tmp_115_reg_2465[2]_i_2 
       (.I0(ap_pipeline_reg_pp0_iter10_y_offset_cast_mid2_reg_1938[1]),
        .I1(ap_pipeline_reg_pp0_iter10_tmp_111_reg_2214),
        .I2(tmp5_cast_fu_1849_p1[1]),
        .I3(tmp5_cast_fu_1849_p1[0]),
        .I4(ap_pipeline_reg_pp0_iter10_y_offset_cast_mid2_reg_1938[0]),
        .O(\tmp_115_reg_2465[2]_i_2_n_8 ));
  LUT6 #(
    .INIT(64'h6996969696969696)) 
    \tmp_115_reg_2465[3]_i_1 
       (.I0(\tmp_115_reg_2465[6]_i_3_n_8 ),
        .I1(tmp5_cast_fu_1849_p1[3]),
        .I2(ap_pipeline_reg_pp0_iter10_tmp_113_reg_1948),
        .I3(ap_pipeline_reg_pp0_iter10_tmp_82_reg_1924),
        .I4(ap_pipeline_reg_pp0_iter10_tmp_111_reg_2214),
        .I5(ap_pipeline_reg_pp0_iter10_y_offset_cast_mid2_reg_1938[1]),
        .O(tmp_115_fu_1859_p2[3]));
  LUT6 #(
    .INIT(64'h80FF15AA15AA7F00)) 
    \tmp_115_reg_2465[4]_i_1 
       (.I0(\tmp_115_reg_2465[6]_i_3_n_8 ),
        .I1(ap_pipeline_reg_pp0_iter10_tmp_82_reg_1924),
        .I2(ap_pipeline_reg_pp0_iter10_y_offset_cast_mid2_reg_1938[1]),
        .I3(ap_pipeline_reg_pp0_iter10_tmp_111_reg_2214),
        .I4(ap_pipeline_reg_pp0_iter10_tmp_113_reg_1948),
        .I5(tmp5_cast_fu_1849_p1[3]),
        .O(tmp_115_fu_1859_p2[4]));
  LUT6 #(
    .INIT(64'h0117FFFFFCC00000)) 
    \tmp_115_reg_2465[5]_i_1 
       (.I0(ap_pipeline_reg_pp0_iter10_y_offset_cast_mid2_reg_1938[1]),
        .I1(\tmp_115_reg_2465[6]_i_3_n_8 ),
        .I2(ap_pipeline_reg_pp0_iter10_tmp_113_reg_1948),
        .I3(tmp5_cast_fu_1849_p1[3]),
        .I4(ap_pipeline_reg_pp0_iter10_tmp_111_reg_2214),
        .I5(ap_pipeline_reg_pp0_iter10_tmp_82_reg_1924),
        .O(tmp_115_fu_1859_p2[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_115_reg_2465[6]_i_1 
       (.I0(ap_pipeline_reg_pp0_iter10_exitcond_flatten3_reg_1895),
        .O(\tmp_115_reg_2465[6]_i_1_n_8 ));
  LUT6 #(
    .INIT(64'hCCC8C88000000000)) 
    \tmp_115_reg_2465[6]_i_2 
       (.I0(ap_pipeline_reg_pp0_iter10_y_offset_cast_mid2_reg_1938[1]),
        .I1(ap_pipeline_reg_pp0_iter10_tmp_82_reg_1924),
        .I2(\tmp_115_reg_2465[6]_i_3_n_8 ),
        .I3(ap_pipeline_reg_pp0_iter10_tmp_113_reg_1948),
        .I4(tmp5_cast_fu_1849_p1[3]),
        .I5(ap_pipeline_reg_pp0_iter10_tmp_111_reg_2214),
        .O(tmp_115_fu_1859_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'hBEEE2888)) 
    \tmp_115_reg_2465[6]_i_3 
       (.I0(tmp5_cast_fu_1849_p1[2]),
        .I1(ap_pipeline_reg_pp0_iter10_tmp_82_reg_1924),
        .I2(ap_pipeline_reg_pp0_iter10_y_offset_cast_mid2_reg_1938[1]),
        .I3(ap_pipeline_reg_pp0_iter10_tmp_111_reg_2214),
        .I4(\tmp_115_reg_2465[2]_i_2_n_8 ),
        .O(\tmp_115_reg_2465[6]_i_3_n_8 ));
  FDRE \tmp_115_reg_2465_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_115_reg_2465[6]_i_1_n_8 ),
        .D(tmp_115_fu_1859_p2[0]),
        .Q(tmp_115_reg_2465[0]),
        .R(1'b0));
  FDRE \tmp_115_reg_2465_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_115_reg_2465[6]_i_1_n_8 ),
        .D(tmp_115_fu_1859_p2[1]),
        .Q(tmp_115_reg_2465[1]),
        .R(1'b0));
  FDRE \tmp_115_reg_2465_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_115_reg_2465[6]_i_1_n_8 ),
        .D(tmp_115_fu_1859_p2[2]),
        .Q(tmp_115_reg_2465[2]),
        .R(1'b0));
  FDRE \tmp_115_reg_2465_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_115_reg_2465[6]_i_1_n_8 ),
        .D(tmp_115_fu_1859_p2[3]),
        .Q(tmp_115_reg_2465[3]),
        .R(1'b0));
  FDRE \tmp_115_reg_2465_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_115_reg_2465[6]_i_1_n_8 ),
        .D(tmp_115_fu_1859_p2[4]),
        .Q(tmp_115_reg_2465[4]),
        .R(1'b0));
  FDRE \tmp_115_reg_2465_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_115_reg_2465[6]_i_1_n_8 ),
        .D(tmp_115_fu_1859_p2[5]),
        .Q(tmp_115_reg_2465[5]),
        .R(1'b0));
  FDRE \tmp_115_reg_2465_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_115_reg_2465[6]_i_1_n_8 ),
        .D(tmp_115_fu_1859_p2[6]),
        .Q(tmp_115_reg_2465[6]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_118_reg_2476[11]_i_2 
       (.I0(ap_pipeline_reg_pp0_iter12_mag_reg_2342[9]),
        .O(\tmp_118_reg_2476[11]_i_2_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_118_reg_2476[11]_i_4 
       (.I0(ap_pipeline_reg_pp0_iter12_mag_reg_2342[9]),
        .I1(DOADO[10]),
        .O(\tmp_118_reg_2476[11]_i_4_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_118_reg_2476[11]_i_5 
       (.I0(ap_pipeline_reg_pp0_iter12_mag_reg_2342[9]),
        .I1(DOADO[9]),
        .O(\tmp_118_reg_2476[11]_i_5_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_118_reg_2476[11]_i_6 
       (.I0(DOADO[8]),
        .I1(ap_pipeline_reg_pp0_iter12_mag_reg_2342[8]),
        .O(\tmp_118_reg_2476[11]_i_6_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_118_reg_2476[14]_i_1 
       (.I0(ap_pipeline_reg_pp0_iter12_exitcond_flatten3_reg_1895),
        .O(\tmp_118_reg_2476[14]_i_1_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_118_reg_2476[3]_i_2 
       (.I0(DOADO[3]),
        .I1(ap_pipeline_reg_pp0_iter12_mag_reg_2342[3]),
        .O(\tmp_118_reg_2476[3]_i_2_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_118_reg_2476[3]_i_3 
       (.I0(DOADO[2]),
        .I1(ap_pipeline_reg_pp0_iter12_mag_reg_2342[2]),
        .O(\tmp_118_reg_2476[3]_i_3_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_118_reg_2476[3]_i_4 
       (.I0(DOADO[1]),
        .I1(ap_pipeline_reg_pp0_iter12_mag_reg_2342[1]),
        .O(\tmp_118_reg_2476[3]_i_4_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_118_reg_2476[3]_i_5 
       (.I0(DOADO[0]),
        .I1(ap_pipeline_reg_pp0_iter12_mag_reg_2342[0]),
        .O(\tmp_118_reg_2476[3]_i_5_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_118_reg_2476[7]_i_2 
       (.I0(DOADO[7]),
        .I1(ap_pipeline_reg_pp0_iter12_mag_reg_2342[7]),
        .O(\tmp_118_reg_2476[7]_i_2_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_118_reg_2476[7]_i_3 
       (.I0(DOADO[6]),
        .I1(ap_pipeline_reg_pp0_iter12_mag_reg_2342[6]),
        .O(\tmp_118_reg_2476[7]_i_3_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_118_reg_2476[7]_i_4 
       (.I0(DOADO[5]),
        .I1(ap_pipeline_reg_pp0_iter12_mag_reg_2342[5]),
        .O(\tmp_118_reg_2476[7]_i_4_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_118_reg_2476[7]_i_5 
       (.I0(DOADO[4]),
        .I1(ap_pipeline_reg_pp0_iter12_mag_reg_2342[4]),
        .O(\tmp_118_reg_2476[7]_i_5_n_8 ));
  FDRE \tmp_118_reg_2476_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_118_reg_2476[14]_i_1_n_8 ),
        .D(tmp_118_fu_1872_p2[0]),
        .Q(descriptor_V_d1[0]),
        .R(1'b0));
  FDRE \tmp_118_reg_2476_reg[10] 
       (.C(ap_clk),
        .CE(\tmp_118_reg_2476[14]_i_1_n_8 ),
        .D(tmp_118_fu_1872_p2[10]),
        .Q(descriptor_V_d1[10]),
        .R(1'b0));
  FDRE \tmp_118_reg_2476_reg[11] 
       (.C(ap_clk),
        .CE(\tmp_118_reg_2476[14]_i_1_n_8 ),
        .D(tmp_118_fu_1872_p2[11]),
        .Q(descriptor_V_d1[11]),
        .R(1'b0));
  CARRY4 \tmp_118_reg_2476_reg[11]_i_1 
       (.CI(\tmp_118_reg_2476_reg[7]_i_1_n_8 ),
        .CO({\tmp_118_reg_2476_reg[11]_i_1_n_8 ,\tmp_118_reg_2476_reg[11]_i_1_n_9 ,\tmp_118_reg_2476_reg[11]_i_1_n_10 ,\tmp_118_reg_2476_reg[11]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI({DOADO[10],\tmp_118_reg_2476[11]_i_2_n_8 ,ap_pipeline_reg_pp0_iter12_mag_reg_2342[9],DOADO[8]}),
        .O(tmp_118_fu_1872_p2[11:8]),
        .S({ram_reg_2,\tmp_118_reg_2476[11]_i_4_n_8 ,\tmp_118_reg_2476[11]_i_5_n_8 ,\tmp_118_reg_2476[11]_i_6_n_8 }));
  FDRE \tmp_118_reg_2476_reg[12] 
       (.C(ap_clk),
        .CE(\tmp_118_reg_2476[14]_i_1_n_8 ),
        .D(tmp_118_fu_1872_p2[12]),
        .Q(descriptor_V_d1[12]),
        .R(1'b0));
  FDRE \tmp_118_reg_2476_reg[13] 
       (.C(ap_clk),
        .CE(\tmp_118_reg_2476[14]_i_1_n_8 ),
        .D(tmp_118_fu_1872_p2[13]),
        .Q(descriptor_V_d1[13]),
        .R(1'b0));
  FDRE \tmp_118_reg_2476_reg[14] 
       (.C(ap_clk),
        .CE(\tmp_118_reg_2476[14]_i_1_n_8 ),
        .D(tmp_118_fu_1872_p2[14]),
        .Q(descriptor_V_d1[14]),
        .R(1'b0));
  CARRY4 \tmp_118_reg_2476_reg[14]_i_2 
       (.CI(\tmp_118_reg_2476_reg[11]_i_1_n_8 ),
        .CO({\NLW_tmp_118_reg_2476_reg[14]_i_2_CO_UNCONNECTED [3:2],\tmp_118_reg_2476_reg[14]_i_2_n_10 ,\tmp_118_reg_2476_reg[14]_i_2_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,DOADO[12:11]}),
        .O({\NLW_tmp_118_reg_2476_reg[14]_i_2_O_UNCONNECTED [3],tmp_118_fu_1872_p2[14:12]}),
        .S({1'b0,ram_reg_3}));
  FDRE \tmp_118_reg_2476_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_118_reg_2476[14]_i_1_n_8 ),
        .D(tmp_118_fu_1872_p2[1]),
        .Q(descriptor_V_d1[1]),
        .R(1'b0));
  FDRE \tmp_118_reg_2476_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_118_reg_2476[14]_i_1_n_8 ),
        .D(tmp_118_fu_1872_p2[2]),
        .Q(descriptor_V_d1[2]),
        .R(1'b0));
  FDRE \tmp_118_reg_2476_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_118_reg_2476[14]_i_1_n_8 ),
        .D(tmp_118_fu_1872_p2[3]),
        .Q(descriptor_V_d1[3]),
        .R(1'b0));
  CARRY4 \tmp_118_reg_2476_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp_118_reg_2476_reg[3]_i_1_n_8 ,\tmp_118_reg_2476_reg[3]_i_1_n_9 ,\tmp_118_reg_2476_reg[3]_i_1_n_10 ,\tmp_118_reg_2476_reg[3]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI(DOADO[3:0]),
        .O(tmp_118_fu_1872_p2[3:0]),
        .S({\tmp_118_reg_2476[3]_i_2_n_8 ,\tmp_118_reg_2476[3]_i_3_n_8 ,\tmp_118_reg_2476[3]_i_4_n_8 ,\tmp_118_reg_2476[3]_i_5_n_8 }));
  FDRE \tmp_118_reg_2476_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_118_reg_2476[14]_i_1_n_8 ),
        .D(tmp_118_fu_1872_p2[4]),
        .Q(descriptor_V_d1[4]),
        .R(1'b0));
  FDRE \tmp_118_reg_2476_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_118_reg_2476[14]_i_1_n_8 ),
        .D(tmp_118_fu_1872_p2[5]),
        .Q(descriptor_V_d1[5]),
        .R(1'b0));
  FDRE \tmp_118_reg_2476_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_118_reg_2476[14]_i_1_n_8 ),
        .D(tmp_118_fu_1872_p2[6]),
        .Q(descriptor_V_d1[6]),
        .R(1'b0));
  FDRE \tmp_118_reg_2476_reg[7] 
       (.C(ap_clk),
        .CE(\tmp_118_reg_2476[14]_i_1_n_8 ),
        .D(tmp_118_fu_1872_p2[7]),
        .Q(descriptor_V_d1[7]),
        .R(1'b0));
  CARRY4 \tmp_118_reg_2476_reg[7]_i_1 
       (.CI(\tmp_118_reg_2476_reg[3]_i_1_n_8 ),
        .CO({\tmp_118_reg_2476_reg[7]_i_1_n_8 ,\tmp_118_reg_2476_reg[7]_i_1_n_9 ,\tmp_118_reg_2476_reg[7]_i_1_n_10 ,\tmp_118_reg_2476_reg[7]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI(DOADO[7:4]),
        .O(tmp_118_fu_1872_p2[7:4]),
        .S({\tmp_118_reg_2476[7]_i_2_n_8 ,\tmp_118_reg_2476[7]_i_3_n_8 ,\tmp_118_reg_2476[7]_i_4_n_8 ,\tmp_118_reg_2476[7]_i_5_n_8 }));
  FDRE \tmp_118_reg_2476_reg[8] 
       (.C(ap_clk),
        .CE(\tmp_118_reg_2476[14]_i_1_n_8 ),
        .D(tmp_118_fu_1872_p2[8]),
        .Q(descriptor_V_d1[8]),
        .R(1'b0));
  FDRE \tmp_118_reg_2476_reg[9] 
       (.C(ap_clk),
        .CE(\tmp_118_reg_2476[14]_i_1_n_8 ),
        .D(tmp_118_fu_1872_p2[9]),
        .Q(descriptor_V_d1[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_26_reg_685[0]_i_17 
       (.I0(DOADO[13]),
        .O(\tmp_26_reg_685_reg[0] ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_26_reg_685[0]_i_24 
       (.I0(DOADO[13]),
        .O(\tmp_28_reg_689_reg[0] ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_26_reg_685[0]_i_9 
       (.I0(DOADO[13]),
        .O(\tmp_28_reg_689_reg[0]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_29_reg_693[0]_i_11 
       (.I0(DOADO[13]),
        .O(\tmp_28_reg_689_reg[0]_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_31_reg_697[0]_i_8 
       (.I0(DOADO[13]),
        .O(\tmp_31_reg_697_reg[0] ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_32_reg_701[0]_i_6 
       (.I0(DOADO[13]),
        .O(\tmp_33_reg_705_reg[0] ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_82_reg_1924[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(exitcond_flatten3_reg_1895),
        .O(sum_addr_2_reg_19530));
  FDRE \tmp_82_reg_1924_reg[0] 
       (.C(ap_clk),
        .CE(sum_addr_2_reg_19530),
        .D(\blkPosX_mid2_v_v_reg_1919[0]_i_2_n_8 ),
        .Q(sum_addr_2_reg_1953),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_95_reg_2310[3]_i_2 
       (.I0(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[3]),
        .I1(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[3]),
        .O(\tmp_95_reg_2310[3]_i_2_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_95_reg_2310[3]_i_3 
       (.I0(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[2]),
        .I1(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[2]),
        .O(\tmp_95_reg_2310[3]_i_3_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_95_reg_2310[3]_i_4 
       (.I0(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[1]),
        .I1(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[1]),
        .O(\tmp_95_reg_2310[3]_i_4_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_95_reg_2310[3]_i_5 
       (.I0(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[0]),
        .I1(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[0]),
        .O(\tmp_95_reg_2310[3]_i_5_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_95_reg_2310[7]_i_2 
       (.I0(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[7]),
        .I1(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[7]),
        .O(\tmp_95_reg_2310[7]_i_2_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_95_reg_2310[7]_i_3 
       (.I0(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[6]),
        .I1(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[6]),
        .O(\tmp_95_reg_2310[7]_i_3_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_95_reg_2310[7]_i_4 
       (.I0(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[5]),
        .I1(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[5]),
        .O(\tmp_95_reg_2310[7]_i_4_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_95_reg_2310[7]_i_5 
       (.I0(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[4]),
        .I1(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[4]),
        .O(\tmp_95_reg_2310[7]_i_5_n_8 ));
  FDRE \tmp_95_reg_2310_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_98_reg_2324[0]_i_1_n_8 ),
        .D(Gy_fu_1614_p2[0]),
        .Q(tmp_95_reg_2310[0]),
        .R(1'b0));
  FDRE \tmp_95_reg_2310_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_98_reg_2324[0]_i_1_n_8 ),
        .D(Gy_fu_1614_p2[1]),
        .Q(tmp_95_reg_2310[1]),
        .R(1'b0));
  FDRE \tmp_95_reg_2310_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_98_reg_2324[0]_i_1_n_8 ),
        .D(Gy_fu_1614_p2[2]),
        .Q(tmp_95_reg_2310[2]),
        .R(1'b0));
  FDRE \tmp_95_reg_2310_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_98_reg_2324[0]_i_1_n_8 ),
        .D(Gy_fu_1614_p2[3]),
        .Q(tmp_95_reg_2310[3]),
        .R(1'b0));
  CARRY4 \tmp_95_reg_2310_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp_95_reg_2310_reg[3]_i_1_n_8 ,\tmp_95_reg_2310_reg[3]_i_1_n_9 ,\tmp_95_reg_2310_reg[3]_i_1_n_10 ,\tmp_95_reg_2310_reg[3]_i_1_n_11 }),
        .CYINIT(1'b1),
        .DI(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[3:0]),
        .O(Gy_fu_1614_p2[3:0]),
        .S({\tmp_95_reg_2310[3]_i_2_n_8 ,\tmp_95_reg_2310[3]_i_3_n_8 ,\tmp_95_reg_2310[3]_i_4_n_8 ,\tmp_95_reg_2310[3]_i_5_n_8 }));
  FDRE \tmp_95_reg_2310_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_98_reg_2324[0]_i_1_n_8 ),
        .D(Gy_fu_1614_p2[4]),
        .Q(tmp_95_reg_2310[4]),
        .R(1'b0));
  FDRE \tmp_95_reg_2310_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_98_reg_2324[0]_i_1_n_8 ),
        .D(Gy_fu_1614_p2[5]),
        .Q(tmp_95_reg_2310[5]),
        .R(1'b0));
  FDRE \tmp_95_reg_2310_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_98_reg_2324[0]_i_1_n_8 ),
        .D(Gy_fu_1614_p2[6]),
        .Q(tmp_95_reg_2310[6]),
        .R(1'b0));
  FDRE \tmp_95_reg_2310_reg[7] 
       (.C(ap_clk),
        .CE(\tmp_98_reg_2324[0]_i_1_n_8 ),
        .D(Gy_fu_1614_p2[7]),
        .Q(tmp_95_reg_2310[7]),
        .R(1'b0));
  CARRY4 \tmp_95_reg_2310_reg[7]_i_1 
       (.CI(\tmp_95_reg_2310_reg[3]_i_1_n_8 ),
        .CO({\tmp_95_reg_2310_reg[7]_i_1_n_8 ,\tmp_95_reg_2310_reg[7]_i_1_n_9 ,\tmp_95_reg_2310_reg[7]_i_1_n_10 ,\tmp_95_reg_2310_reg[7]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[7:4]),
        .O(Gy_fu_1614_p2[7:4]),
        .S({\tmp_95_reg_2310[7]_i_2_n_8 ,\tmp_95_reg_2310[7]_i_3_n_8 ,\tmp_95_reg_2310[7]_i_4_n_8 ,\tmp_95_reg_2310[7]_i_5_n_8 }));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_96_reg_2317[3]_i_2 
       (.I0(Gx_fu_1589_p2[3]),
        .I1(Gy_fu_1614_p2[3]),
        .O(\tmp_96_reg_2317[3]_i_2_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_96_reg_2317[3]_i_3 
       (.I0(Gx_fu_1589_p2[2]),
        .I1(Gy_fu_1614_p2[2]),
        .O(\tmp_96_reg_2317[3]_i_3_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_96_reg_2317[3]_i_4 
       (.I0(Gx_fu_1589_p2[1]),
        .I1(Gy_fu_1614_p2[1]),
        .O(\tmp_96_reg_2317[3]_i_4_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_96_reg_2317[3]_i_5 
       (.I0(Gx_fu_1589_p2[0]),
        .I1(Gy_fu_1614_p2[0]),
        .O(\tmp_96_reg_2317[3]_i_5_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_96_reg_2317[7]_i_10 
       (.I0(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[4]),
        .I1(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[4]),
        .O(\tmp_96_reg_2317[7]_i_10_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_96_reg_2317[7]_i_3 
       (.I0(Gx_fu_1589_p2[7]),
        .I1(Gy_fu_1614_p2[7]),
        .O(\tmp_96_reg_2317[7]_i_3_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_96_reg_2317[7]_i_4 
       (.I0(Gx_fu_1589_p2[6]),
        .I1(Gy_fu_1614_p2[6]),
        .O(\tmp_96_reg_2317[7]_i_4_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_96_reg_2317[7]_i_5 
       (.I0(Gx_fu_1589_p2[5]),
        .I1(Gy_fu_1614_p2[5]),
        .O(\tmp_96_reg_2317[7]_i_5_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_96_reg_2317[7]_i_6 
       (.I0(Gx_fu_1589_p2[4]),
        .I1(Gy_fu_1614_p2[4]),
        .O(\tmp_96_reg_2317[7]_i_6_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_96_reg_2317[7]_i_7 
       (.I0(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[7]),
        .I1(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[7]),
        .O(\tmp_96_reg_2317[7]_i_7_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_96_reg_2317[7]_i_8 
       (.I0(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[6]),
        .I1(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[6]),
        .O(\tmp_96_reg_2317[7]_i_8_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_96_reg_2317[7]_i_9 
       (.I0(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[5]),
        .I1(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[5]),
        .O(\tmp_96_reg_2317[7]_i_9_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_96_reg_2317[9]_i_2 
       (.I0(\tmp_98_reg_2324_reg[0]_i_3_n_11 ),
        .I1(\tmp_98_reg_2324_reg[0]_i_4_n_11 ),
        .O(\tmp_96_reg_2317[9]_i_2_n_8 ));
  FDRE \tmp_96_reg_2317_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_98_reg_2324[0]_i_1_n_8 ),
        .D(tmp_96_fu_1629_p2[0]),
        .Q(tmp_96_reg_2317[0]),
        .R(1'b0));
  FDRE \tmp_96_reg_2317_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_98_reg_2324[0]_i_1_n_8 ),
        .D(tmp_96_fu_1629_p2[1]),
        .Q(tmp_96_reg_2317[1]),
        .R(1'b0));
  FDRE \tmp_96_reg_2317_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_98_reg_2324[0]_i_1_n_8 ),
        .D(tmp_96_fu_1629_p2[2]),
        .Q(tmp_96_reg_2317[2]),
        .R(1'b0));
  FDRE \tmp_96_reg_2317_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_98_reg_2324[0]_i_1_n_8 ),
        .D(tmp_96_fu_1629_p2[3]),
        .Q(tmp_96_reg_2317[3]),
        .R(1'b0));
  CARRY4 \tmp_96_reg_2317_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp_96_reg_2317_reg[3]_i_1_n_8 ,\tmp_96_reg_2317_reg[3]_i_1_n_9 ,\tmp_96_reg_2317_reg[3]_i_1_n_10 ,\tmp_96_reg_2317_reg[3]_i_1_n_11 }),
        .CYINIT(1'b1),
        .DI(Gx_fu_1589_p2[3:0]),
        .O(tmp_96_fu_1629_p2[3:0]),
        .S({\tmp_96_reg_2317[3]_i_2_n_8 ,\tmp_96_reg_2317[3]_i_3_n_8 ,\tmp_96_reg_2317[3]_i_4_n_8 ,\tmp_96_reg_2317[3]_i_5_n_8 }));
  FDRE \tmp_96_reg_2317_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_98_reg_2324[0]_i_1_n_8 ),
        .D(tmp_96_fu_1629_p2[4]),
        .Q(tmp_96_reg_2317[4]),
        .R(1'b0));
  FDRE \tmp_96_reg_2317_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_98_reg_2324[0]_i_1_n_8 ),
        .D(tmp_96_fu_1629_p2[5]),
        .Q(tmp_96_reg_2317[5]),
        .R(1'b0));
  FDRE \tmp_96_reg_2317_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_98_reg_2324[0]_i_1_n_8 ),
        .D(tmp_96_fu_1629_p2[6]),
        .Q(tmp_96_reg_2317[6]),
        .R(1'b0));
  FDRE \tmp_96_reg_2317_reg[7] 
       (.C(ap_clk),
        .CE(\tmp_98_reg_2324[0]_i_1_n_8 ),
        .D(tmp_96_fu_1629_p2[7]),
        .Q(tmp_96_reg_2317[7]),
        .R(1'b0));
  CARRY4 \tmp_96_reg_2317_reg[7]_i_1 
       (.CI(\tmp_96_reg_2317_reg[3]_i_1_n_8 ),
        .CO({\tmp_96_reg_2317_reg[7]_i_1_n_8 ,\tmp_96_reg_2317_reg[7]_i_1_n_9 ,\tmp_96_reg_2317_reg[7]_i_1_n_10 ,\tmp_96_reg_2317_reg[7]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI(Gx_fu_1589_p2[7:4]),
        .O(tmp_96_fu_1629_p2[7:4]),
        .S({\tmp_96_reg_2317[7]_i_3_n_8 ,\tmp_96_reg_2317[7]_i_4_n_8 ,\tmp_96_reg_2317[7]_i_5_n_8 ,\tmp_96_reg_2317[7]_i_6_n_8 }));
  CARRY4 \tmp_96_reg_2317_reg[7]_i_2 
       (.CI(\reg_1232_reg[0]_i_1_n_8 ),
        .CO({\tmp_96_reg_2317_reg[7]_i_2_n_8 ,\tmp_96_reg_2317_reg[7]_i_2_n_9 ,\tmp_96_reg_2317_reg[7]_i_2_n_10 ,\tmp_96_reg_2317_reg[7]_i_2_n_11 }),
        .CYINIT(1'b0),
        .DI(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[7:4]),
        .O(Gx_fu_1589_p2[7:4]),
        .S({\tmp_96_reg_2317[7]_i_7_n_8 ,\tmp_96_reg_2317[7]_i_8_n_8 ,\tmp_96_reg_2317[7]_i_9_n_8 ,\tmp_96_reg_2317[7]_i_10_n_8 }));
  FDRE \tmp_96_reg_2317_reg[8] 
       (.C(ap_clk),
        .CE(\tmp_98_reg_2324[0]_i_1_n_8 ),
        .D(tmp_96_fu_1629_p2[8]),
        .Q(tmp_96_reg_2317[8]),
        .R(1'b0));
  FDRE \tmp_96_reg_2317_reg[9] 
       (.C(ap_clk),
        .CE(\tmp_98_reg_2324[0]_i_1_n_8 ),
        .D(tmp_96_fu_1629_p2[9]),
        .Q(tmp_96_reg_2317[9]),
        .R(1'b0));
  CARRY4 \tmp_96_reg_2317_reg[9]_i_1 
       (.CI(\tmp_96_reg_2317_reg[7]_i_1_n_8 ),
        .CO({\NLW_tmp_96_reg_2317_reg[9]_i_1_CO_UNCONNECTED [3:1],\tmp_96_reg_2317_reg[9]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\tmp_98_reg_2324_reg[0]_i_3_n_11 }),
        .O({\NLW_tmp_96_reg_2317_reg[9]_i_1_O_UNCONNECTED [3:2],tmp_96_fu_1629_p2[9:8]}),
        .S({1'b0,1'b0,1'b1,\tmp_96_reg_2317[9]_i_2_n_8 }));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_98_reg_2324[0]_i_1 
       (.I0(\ap_pipeline_reg_pp0_iter3_exitcond_flatten3_reg_1895_reg_n_8_[0] ),
        .O(\tmp_98_reg_2324[0]_i_1_n_8 ));
  LUT2 #(
    .INIT(4'h7)) 
    \tmp_98_reg_2324[0]_i_2 
       (.I0(\tmp_98_reg_2324_reg[0]_i_3_n_11 ),
        .I1(\tmp_98_reg_2324_reg[0]_i_4_n_11 ),
        .O(tmp_98_fu_1641_p3));
  FDRE \tmp_98_reg_2324_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_98_reg_2324[0]_i_1_n_8 ),
        .D(tmp_98_fu_1641_p3),
        .Q(\tmp_98_reg_2324_reg_n_8_[0] ),
        .R(1'b0));
  CARRY4 \tmp_98_reg_2324_reg[0]_i_3 
       (.CI(\tmp_96_reg_2317_reg[7]_i_2_n_8 ),
        .CO({\NLW_tmp_98_reg_2324_reg[0]_i_3_CO_UNCONNECTED [3:1],\tmp_98_reg_2324_reg[0]_i_3_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_98_reg_2324_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \tmp_98_reg_2324_reg[0]_i_4 
       (.CI(\tmp_95_reg_2310_reg[7]_i_1_n_8 ),
        .CO({\NLW_tmp_98_reg_2324_reg[0]_i_4_CO_UNCONNECTED [3:1],\tmp_98_reg_2324_reg[0]_i_4_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_98_reg_2324_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \x_mid2_reg_1931[1]_i_1 
       (.I0(\x_reg_903_reg_n_8_[1] ),
        .I1(tmp_83_fu_1378_p3),
        .I2(exitcond_flatten_reg_1904),
        .O(x_mid2_fu_1403_p3[1]));
  LUT3 #(
    .INIT(8'h02)) 
    \x_mid2_reg_1931[1]_rep_i_1 
       (.I0(\x_reg_903_reg_n_8_[1] ),
        .I1(tmp_83_fu_1378_p3),
        .I2(exitcond_flatten_reg_1904),
        .O(\x_mid2_reg_1931[1]_rep_i_1_n_8 ));
  LUT3 #(
    .INIT(8'h02)) 
    \x_mid2_reg_1931[1]_rep_i_1__0 
       (.I0(\x_reg_903_reg_n_8_[1] ),
        .I1(tmp_83_fu_1378_p3),
        .I2(exitcond_flatten_reg_1904),
        .O(\x_mid2_reg_1931[1]_rep_i_1__0_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \x_mid2_reg_1931[2]_i_1 
       (.I0(\x_reg_903_reg_n_8_[2] ),
        .I1(tmp_83_fu_1378_p3),
        .I2(exitcond_flatten_reg_1904),
        .O(x_mid2_fu_1403_p3[2]));
  LUT3 #(
    .INIT(8'h02)) 
    \x_mid2_reg_1931[2]_rep_i_1 
       (.I0(\x_reg_903_reg_n_8_[2] ),
        .I1(tmp_83_fu_1378_p3),
        .I2(exitcond_flatten_reg_1904),
        .O(\x_mid2_reg_1931[2]_rep_i_1_n_8 ));
  LUT3 #(
    .INIT(8'h02)) 
    \x_mid2_reg_1931[2]_rep_i_1__0 
       (.I0(\x_reg_903_reg_n_8_[2] ),
        .I1(tmp_83_fu_1378_p3),
        .I2(exitcond_flatten_reg_1904),
        .O(\x_mid2_reg_1931[2]_rep_i_1__0_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \x_mid2_reg_1931[3]_i_1 
       (.I0(\x_reg_903_reg_n_8_[3] ),
        .I1(tmp_83_fu_1378_p3),
        .I2(exitcond_flatten_reg_1904),
        .O(x_mid2_fu_1403_p3[3]));
  LUT3 #(
    .INIT(8'h02)) 
    \x_mid2_reg_1931[3]_rep_i_1 
       (.I0(\x_reg_903_reg_n_8_[3] ),
        .I1(tmp_83_fu_1378_p3),
        .I2(exitcond_flatten_reg_1904),
        .O(\x_mid2_reg_1931[3]_rep_i_1_n_8 ));
  LUT3 #(
    .INIT(8'h02)) 
    \x_mid2_reg_1931[3]_rep_i_1__0 
       (.I0(\x_reg_903_reg_n_8_[3] ),
        .I1(tmp_83_fu_1378_p3),
        .I2(exitcond_flatten_reg_1904),
        .O(\x_mid2_reg_1931[3]_rep_i_1__0_n_8 ));
  (* ORIG_CELL_NAME = "x_mid2_reg_1931_reg[1]" *) 
  FDRE \x_mid2_reg_1931_reg[1] 
       (.C(ap_clk),
        .CE(sum_addr_2_reg_19530),
        .D(x_mid2_fu_1403_p3[1]),
        .Q(image_buffer_16_address1[0]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "x_mid2_reg_1931_reg[1]" *) 
  FDRE \x_mid2_reg_1931_reg[1]_rep 
       (.C(ap_clk),
        .CE(sum_addr_2_reg_19530),
        .D(\x_mid2_reg_1931[1]_rep_i_1_n_8 ),
        .Q(\q1_reg[7]_1 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "x_mid2_reg_1931_reg[1]" *) 
  FDRE \x_mid2_reg_1931_reg[1]_rep__0 
       (.C(ap_clk),
        .CE(sum_addr_2_reg_19530),
        .D(\x_mid2_reg_1931[1]_rep_i_1__0_n_8 ),
        .Q(\q1_reg[7] ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "x_mid2_reg_1931_reg[2]" *) 
  FDRE \x_mid2_reg_1931_reg[2] 
       (.C(ap_clk),
        .CE(sum_addr_2_reg_19530),
        .D(x_mid2_fu_1403_p3[2]),
        .Q(image_buffer_16_address1[1]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "x_mid2_reg_1931_reg[2]" *) 
  FDRE \x_mid2_reg_1931_reg[2]_rep 
       (.C(ap_clk),
        .CE(sum_addr_2_reg_19530),
        .D(\x_mid2_reg_1931[2]_rep_i_1_n_8 ),
        .Q(\q1_reg[7]_3 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "x_mid2_reg_1931_reg[2]" *) 
  FDRE \x_mid2_reg_1931_reg[2]_rep__0 
       (.C(ap_clk),
        .CE(sum_addr_2_reg_19530),
        .D(\x_mid2_reg_1931[2]_rep_i_1__0_n_8 ),
        .Q(\q1_reg[6] ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "x_mid2_reg_1931_reg[3]" *) 
  FDRE \x_mid2_reg_1931_reg[3] 
       (.C(ap_clk),
        .CE(sum_addr_2_reg_19530),
        .D(x_mid2_fu_1403_p3[3]),
        .Q(image_buffer_16_address1[2]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "x_mid2_reg_1931_reg[3]" *) 
  FDRE \x_mid2_reg_1931_reg[3]_rep 
       (.C(ap_clk),
        .CE(sum_addr_2_reg_19530),
        .D(\x_mid2_reg_1931[3]_rep_i_1_n_8 ),
        .Q(\q1_reg[7]_2 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "x_mid2_reg_1931_reg[3]" *) 
  FDRE \x_mid2_reg_1931_reg[3]_rep__0 
       (.C(ap_clk),
        .CE(sum_addr_2_reg_19530),
        .D(\x_mid2_reg_1931[3]_rep_i_1__0_n_8 ),
        .Q(\q1_reg[7]_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \x_reg_903[1]_i_1 
       (.I0(exitcond_flatten_reg_1904),
        .I1(tmp_83_fu_1378_p3),
        .I2(\x_reg_903_reg_n_8_[1] ),
        .O(x_2_fu_1469_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h0102)) 
    \x_reg_903[2]_i_1 
       (.I0(\x_reg_903_reg_n_8_[1] ),
        .I1(exitcond_flatten_reg_1904),
        .I2(tmp_83_fu_1378_p3),
        .I3(\x_reg_903_reg_n_8_[2] ),
        .O(x_2_fu_1469_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h0006000A)) 
    \x_reg_903[3]_i_1 
       (.I0(\x_reg_903_reg_n_8_[3] ),
        .I1(\x_reg_903_reg_n_8_[2] ),
        .I2(tmp_83_fu_1378_p3),
        .I3(exitcond_flatten_reg_1904),
        .I4(\x_reg_903_reg_n_8_[1] ),
        .O(x_2_fu_1469_p2[3]));
  LUT6 #(
    .INIT(64'h2000202020202020)) 
    \x_reg_903[4]_i_1 
       (.I0(i1_reg_848[1]),
        .I1(i1_reg_848[0]),
        .I2(\i1_reg_848_reg[1]_0 ),
        .I3(exitcond_flatten3_reg_1895),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(ap_enable_reg_pp0_iter1_reg_n_8),
        .O(x_reg_903));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    \x_reg_903[4]_i_2 
       (.I0(\x_reg_903_reg_n_8_[3] ),
        .I1(\x_reg_903_reg_n_8_[2] ),
        .I2(tmp_83_fu_1378_p3),
        .I3(exitcond_flatten_reg_1904),
        .I4(\x_reg_903_reg_n_8_[1] ),
        .O(x_2_fu_1469_p2[4]));
  FDRE \x_reg_903_reg[1] 
       (.C(ap_clk),
        .CE(x_reg_9030),
        .D(x_2_fu_1469_p2[1]),
        .Q(\x_reg_903_reg_n_8_[1] ),
        .R(x_reg_903));
  FDRE \x_reg_903_reg[2] 
       (.C(ap_clk),
        .CE(x_reg_9030),
        .D(x_2_fu_1469_p2[2]),
        .Q(\x_reg_903_reg_n_8_[2] ),
        .R(x_reg_903));
  FDRE \x_reg_903_reg[3] 
       (.C(ap_clk),
        .CE(x_reg_9030),
        .D(x_2_fu_1469_p2[3]),
        .Q(\x_reg_903_reg_n_8_[3] ),
        .R(x_reg_903));
  FDRE \x_reg_903_reg[4] 
       (.C(ap_clk),
        .CE(x_reg_9030),
        .D(x_2_fu_1469_p2[4]),
        .Q(tmp_83_fu_1378_p3),
        .R(x_reg_903));
  LUT6 #(
    .INIT(64'h000000005565AA6A)) 
    \y_mid2_reg_1943[0]_i_1 
       (.I0(tmp_83_fu_1378_p3),
        .I1(y_mid2_reg_1943[0]),
        .I2(grp_computeHistogram0_fu_955_image_buffer_16_ce1),
        .I3(\ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895_reg_n_8_[0] ),
        .I4(y_reg_892[0]),
        .I5(exitcond_flatten_reg_1904),
        .O(y_mid2_fu_1453_p3[0]));
  LUT6 #(
    .INIT(64'h2121211111112111)) 
    \y_mid2_reg_1943[1]_i_1 
       (.I0(\y_mid2_reg_1943[1]_i_2_n_8 ),
        .I1(exitcond_flatten_reg_1904),
        .I2(tmp_83_fu_1378_p3),
        .I3(y_reg_892[0]),
        .I4(ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895),
        .I5(y_mid2_reg_1943[0]),
        .O(y_mid2_fu_1453_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h04F7)) 
    \y_mid2_reg_1943[1]_i_2 
       (.I0(y_mid2_reg_1943[1]),
        .I1(grp_computeHistogram0_fu_955_image_buffer_16_ce1),
        .I2(\ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895_reg_n_8_[0] ),
        .I3(y_reg_892[1]),
        .O(\y_mid2_reg_1943[1]_i_2_n_8 ));
  LUT6 #(
    .INIT(64'hAABAFFBF55450040)) 
    \y_mid2_reg_1943[2]_i_1 
       (.I0(exitcond_flatten_reg_1904),
        .I1(y_mid2_reg_1943[2]),
        .I2(grp_computeHistogram0_fu_955_image_buffer_16_ce1),
        .I3(\ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895_reg_n_8_[0] ),
        .I4(y_reg_892[2]),
        .I5(\y_mid2_reg_1943[2]_i_2_n_8 ),
        .O(y_mid2_fu_1453_p3[2]));
  LUT6 #(
    .INIT(64'hA0A0C0000000C000)) 
    \y_mid2_reg_1943[2]_i_2 
       (.I0(y_mid2_reg_1943[0]),
        .I1(y_reg_892[0]),
        .I2(\y_mid2_reg_1943[2]_i_3_n_8 ),
        .I3(y_reg_892[1]),
        .I4(ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895),
        .I5(y_mid2_reg_1943[1]),
        .O(\y_mid2_reg_1943[2]_i_2_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \y_mid2_reg_1943[2]_i_3 
       (.I0(tmp_83_fu_1378_p3),
        .I1(exitcond_flatten_reg_1904),
        .O(\y_mid2_reg_1943[2]_i_3_n_8 ));
  LUT6 #(
    .INIT(64'h0707070808080708)) 
    \y_mid2_reg_1943[3]_i_1 
       (.I0(\y_mid2_reg_1943[3]_i_2_n_8 ),
        .I1(tmp_83_fu_1378_p3),
        .I2(exitcond_flatten_reg_1904),
        .I3(y_reg_892[3]),
        .I4(ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895),
        .I5(y_mid2_reg_1943[3]),
        .O(y_mid2_fu_1453_p3[3]));
  LUT6 #(
    .INIT(64'h8A800A0080800000)) 
    \y_mid2_reg_1943[3]_i_2 
       (.I0(\y_mid2_reg_1943[3]_i_3_n_8 ),
        .I1(y_mid2_reg_1943[1]),
        .I2(ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895),
        .I3(y_reg_892[1]),
        .I4(y_mid2_reg_1943[0]),
        .I5(y_reg_892[0]),
        .O(\y_mid2_reg_1943[3]_i_2_n_8 ));
  LUT5 #(
    .INIT(32'h0000BA8A)) 
    \y_mid2_reg_1943[3]_i_3 
       (.I0(y_reg_892[2]),
        .I1(\ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895_reg_n_8_[0] ),
        .I2(grp_computeHistogram0_fu_955_image_buffer_16_ce1),
        .I3(y_mid2_reg_1943[2]),
        .I4(exitcond_flatten_reg_1904),
        .O(\y_mid2_reg_1943[3]_i_3_n_8 ));
  LUT6 #(
    .INIT(64'h0B0B0B0808080B08)) 
    \y_mid2_reg_1943[4]_i_1 
       (.I0(\y_mid2_reg_1943[4]_i_2_n_8 ),
        .I1(tmp_83_fu_1378_p3),
        .I2(exitcond_flatten_reg_1904),
        .I3(y_reg_892[4]),
        .I4(ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895),
        .I5(y_mid2_reg_1943[4]),
        .O(y_mid2_fu_1453_p3[4]));
  LUT6 #(
    .INIT(64'h8788878787888888)) 
    \y_mid2_reg_1943[4]_i_2 
       (.I0(\y_mid2_reg_1943[4]_i_3_n_8 ),
        .I1(\y_mid2_reg_1943[3]_i_2_n_8 ),
        .I2(exitcond_flatten_reg_1904),
        .I3(y_mid2_reg_1943[4]),
        .I4(ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895),
        .I5(y_reg_892[4]),
        .O(\y_mid2_reg_1943[4]_i_2_n_8 ));
  LUT5 #(
    .INIT(32'h45444044)) 
    \y_mid2_reg_1943[4]_i_3 
       (.I0(exitcond_flatten_reg_1904),
        .I1(y_reg_892[3]),
        .I2(\ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895_reg_n_8_[0] ),
        .I3(grp_computeHistogram0_fu_955_image_buffer_16_ce1),
        .I4(y_mid2_reg_1943[3]),
        .O(\y_mid2_reg_1943[4]_i_3_n_8 ));
  FDRE \y_mid2_reg_1943_reg[0] 
       (.C(ap_clk),
        .CE(x_reg_9030),
        .D(y_mid2_fu_1453_p3[0]),
        .Q(y_mid2_reg_1943[0]),
        .R(1'b0));
  FDRE \y_mid2_reg_1943_reg[1] 
       (.C(ap_clk),
        .CE(x_reg_9030),
        .D(y_mid2_fu_1453_p3[1]),
        .Q(y_mid2_reg_1943[1]),
        .R(1'b0));
  FDRE \y_mid2_reg_1943_reg[2] 
       (.C(ap_clk),
        .CE(x_reg_9030),
        .D(y_mid2_fu_1453_p3[2]),
        .Q(y_mid2_reg_1943[2]),
        .R(1'b0));
  FDRE \y_mid2_reg_1943_reg[3] 
       (.C(ap_clk),
        .CE(x_reg_9030),
        .D(y_mid2_fu_1453_p3[3]),
        .Q(y_mid2_reg_1943[3]),
        .R(1'b0));
  FDRE \y_mid2_reg_1943_reg[4] 
       (.C(ap_clk),
        .CE(x_reg_9030),
        .D(y_mid2_fu_1453_p3[4]),
        .Q(y_mid2_reg_1943[4]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAAAA0CAA)) 
    \y_offset_cast_mid2_reg_1938[0]_i_1 
       (.I0(\y_offset_cast_mid2_reg_1938_reg_n_8_[0] ),
        .I1(p_shl3_mid2_fu_1445_p3),
        .I2(exitcond_flatten_reg_1904),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(exitcond_flatten3_reg_1895),
        .O(\y_offset_cast_mid2_reg_1938[0]_i_1_n_8 ));
  LUT6 #(
    .INIT(64'hDF20DFDFDF202020)) 
    \y_offset_cast_mid2_reg_1938[0]_i_2 
       (.I0(tmp_83_fu_1378_p3),
        .I1(exitcond_flatten_reg_1904),
        .I2(\y_mid2_reg_1943[3]_i_2_n_8 ),
        .I3(y_mid2_reg_1943[3]),
        .I4(ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895),
        .I5(y_reg_892[3]),
        .O(p_shl3_mid2_fu_1445_p3));
  LUT6 #(
    .INIT(64'h0000FC0CAAAAAAAA)) 
    \y_offset_cast_mid2_reg_1938[1]_i_1 
       (.I0(\y_offset_cast_mid2_reg_1938_reg_n_8_[1] ),
        .I1(\y_offset_cast_mid2_reg_1938[1]_i_2_n_8 ),
        .I2(tmp_83_fu_1378_p3),
        .I3(\y_mid2_reg_1943[4]_i_2_n_8 ),
        .I4(exitcond_flatten_reg_1904),
        .I5(sum_addr_2_reg_19530),
        .O(\y_offset_cast_mid2_reg_1938[1]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \y_offset_cast_mid2_reg_1938[1]_i_2 
       (.I0(y_mid2_reg_1943[4]),
        .I1(grp_computeHistogram0_fu_955_image_buffer_16_ce1),
        .I2(\ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895_reg_n_8_[0] ),
        .I3(y_reg_892[4]),
        .O(\y_offset_cast_mid2_reg_1938[1]_i_2_n_8 ));
  FDRE \y_offset_cast_mid2_reg_1938_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\y_offset_cast_mid2_reg_1938[0]_i_1_n_8 ),
        .Q(\y_offset_cast_mid2_reg_1938_reg_n_8_[0] ),
        .R(1'b0));
  FDRE \y_offset_cast_mid2_reg_1938_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\y_offset_cast_mid2_reg_1938[1]_i_1_n_8 ),
        .Q(\y_offset_cast_mid2_reg_1938_reg_n_8_[1] ),
        .R(1'b0));
  FDRE \y_reg_892_reg[0] 
       (.C(ap_clk),
        .CE(ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895),
        .D(y_mid2_reg_1943[0]),
        .Q(y_reg_892[0]),
        .R(bX_reg_881));
  FDRE \y_reg_892_reg[1] 
       (.C(ap_clk),
        .CE(ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895),
        .D(y_mid2_reg_1943[1]),
        .Q(y_reg_892[1]),
        .R(bX_reg_881));
  FDRE \y_reg_892_reg[2] 
       (.C(ap_clk),
        .CE(ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895),
        .D(y_mid2_reg_1943[2]),
        .Q(y_reg_892[2]),
        .R(bX_reg_881));
  FDRE \y_reg_892_reg[3] 
       (.C(ap_clk),
        .CE(ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895),
        .D(y_mid2_reg_1943[3]),
        .Q(y_reg_892[3]),
        .R(bX_reg_881));
  FDRE \y_reg_892_reg[4] 
       (.C(ap_clk),
        .CE(ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895),
        .D(y_mid2_reg_1943[4]),
        .Q(y_reg_892[4]),
        .R(bX_reg_881));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_computeHistogram0bkb
   (\tmp_66_reg_2400_reg[0] ,
    lut1_ce0,
    CO,
    \tmp_102_reg_2400_reg[0] ,
    ADDRARDADDR,
    ap_clk,
    lut01_ce0,
    Q,
    \reg_1232_reg[7] ,
    ap_pipeline_reg_pp0_iter5_abscond5_reg_2337,
    \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[7] ,
    \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[0] ,
    ap_pipeline_reg_pp0_iter5_abscond7_reg_2332,
    \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[2] ,
    \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[4] ,
    \ap_pipeline_reg_pp0_iter5_or_cond_reg_2328_reg[0] ,
    \ap_pipeline_reg_pp0_iter5_tmp_98_reg_2324_reg[0] ,
    \ap_pipeline_reg_pp0_iter5_exitcond_flatten3_reg_1895_reg[0] ,
    sum_ce1,
    \tmp_103_reg_2348_reg[7] ,
    \tmp_101_reg_2360_reg[7] ,
    ap_enable_reg_pp0_iter5,
    \ap_pipeline_reg_pp0_iter4_exitcond_flatten3_reg_1895_reg[0] );
  output [6:0]\tmp_66_reg_2400_reg[0] ;
  output lut1_ce0;
  output [0:0]CO;
  output [0:0]\tmp_102_reg_2400_reg[0] ;
  output [7:0]ADDRARDADDR;
  input ap_clk;
  input lut01_ce0;
  input [7:0]Q;
  input [7:0]\reg_1232_reg[7] ;
  input ap_pipeline_reg_pp0_iter5_abscond5_reg_2337;
  input [7:0]\ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[7] ;
  input \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[0] ;
  input ap_pipeline_reg_pp0_iter5_abscond7_reg_2332;
  input \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[2] ;
  input \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[4] ;
  input \ap_pipeline_reg_pp0_iter5_or_cond_reg_2328_reg[0] ;
  input \ap_pipeline_reg_pp0_iter5_tmp_98_reg_2324_reg[0] ;
  input \ap_pipeline_reg_pp0_iter5_exitcond_flatten3_reg_1895_reg[0] ;
  input sum_ce1;
  input [7:0]\tmp_103_reg_2348_reg[7] ;
  input [7:0]\tmp_101_reg_2360_reg[7] ;
  input ap_enable_reg_pp0_iter5;
  input \ap_pipeline_reg_pp0_iter4_exitcond_flatten3_reg_1895_reg[0] ;

  wire [7:0]ADDRARDADDR;
  wire [0:0]CO;
  wire [7:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter5;
  wire \ap_pipeline_reg_pp0_iter4_exitcond_flatten3_reg_1895_reg[0] ;
  wire ap_pipeline_reg_pp0_iter5_abscond5_reg_2337;
  wire ap_pipeline_reg_pp0_iter5_abscond7_reg_2332;
  wire \ap_pipeline_reg_pp0_iter5_exitcond_flatten3_reg_1895_reg[0] ;
  wire \ap_pipeline_reg_pp0_iter5_or_cond_reg_2328_reg[0] ;
  wire \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[0] ;
  wire \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[2] ;
  wire \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[4] ;
  wire [7:0]\ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[7] ;
  wire \ap_pipeline_reg_pp0_iter5_tmp_98_reg_2324_reg[0] ;
  wire lut01_ce0;
  wire lut1_ce0;
  wire [7:0]\reg_1232_reg[7] ;
  wire sum_ce1;
  wire [7:0]\tmp_101_reg_2360_reg[7] ;
  wire [0:0]\tmp_102_reg_2400_reg[0] ;
  wire [7:0]\tmp_103_reg_2348_reg[7] ;
  wire [6:0]\tmp_66_reg_2400_reg[0] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_computeHistogram0bkb_rom computeHistogram0bkb_rom_U
       (.ADDRARDADDR(ADDRARDADDR),
        .CO(CO),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter5(ap_enable_reg_pp0_iter5),
        .\ap_pipeline_reg_pp0_iter4_exitcond_flatten3_reg_1895_reg[0] (\ap_pipeline_reg_pp0_iter4_exitcond_flatten3_reg_1895_reg[0] ),
        .ap_pipeline_reg_pp0_iter5_abscond5_reg_2337(ap_pipeline_reg_pp0_iter5_abscond5_reg_2337),
        .ap_pipeline_reg_pp0_iter5_abscond7_reg_2332(ap_pipeline_reg_pp0_iter5_abscond7_reg_2332),
        .\ap_pipeline_reg_pp0_iter5_exitcond_flatten3_reg_1895_reg[0] (\ap_pipeline_reg_pp0_iter5_exitcond_flatten3_reg_1895_reg[0] ),
        .\ap_pipeline_reg_pp0_iter5_or_cond_reg_2328_reg[0] (\ap_pipeline_reg_pp0_iter5_or_cond_reg_2328_reg[0] ),
        .\ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[0] (\ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[0] ),
        .\ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[2] (\ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[2] ),
        .\ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[4] (\ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[4] ),
        .\ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[7] (\ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[7] ),
        .\ap_pipeline_reg_pp0_iter5_tmp_98_reg_2324_reg[0] (\ap_pipeline_reg_pp0_iter5_tmp_98_reg_2324_reg[0] ),
        .lut01_ce0(lut01_ce0),
        .lut1_ce0(lut1_ce0),
        .\reg_1232_reg[7] (\reg_1232_reg[7] ),
        .sum_ce1(sum_ce1),
        .\tmp_101_reg_2360_reg[7] (\tmp_101_reg_2360_reg[7] ),
        .\tmp_102_reg_2400_reg[0] (\tmp_102_reg_2400_reg[0] ),
        .\tmp_103_reg_2348_reg[7] (\tmp_103_reg_2348_reg[7] ),
        .\tmp_66_reg_2400_reg[0] (\tmp_66_reg_2400_reg[0] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_computeHistogram0bkb_rom
   (\tmp_66_reg_2400_reg[0] ,
    lut1_ce0,
    CO,
    \tmp_102_reg_2400_reg[0] ,
    ADDRARDADDR,
    ap_clk,
    lut01_ce0,
    Q,
    \reg_1232_reg[7] ,
    ap_pipeline_reg_pp0_iter5_abscond5_reg_2337,
    \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[7] ,
    \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[0] ,
    ap_pipeline_reg_pp0_iter5_abscond7_reg_2332,
    \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[2] ,
    \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[4] ,
    \ap_pipeline_reg_pp0_iter5_or_cond_reg_2328_reg[0] ,
    \ap_pipeline_reg_pp0_iter5_tmp_98_reg_2324_reg[0] ,
    \ap_pipeline_reg_pp0_iter5_exitcond_flatten3_reg_1895_reg[0] ,
    sum_ce1,
    \tmp_103_reg_2348_reg[7] ,
    \tmp_101_reg_2360_reg[7] ,
    ap_enable_reg_pp0_iter5,
    \ap_pipeline_reg_pp0_iter4_exitcond_flatten3_reg_1895_reg[0] );
  output [6:0]\tmp_66_reg_2400_reg[0] ;
  output lut1_ce0;
  output [0:0]CO;
  output [0:0]\tmp_102_reg_2400_reg[0] ;
  output [7:0]ADDRARDADDR;
  input ap_clk;
  input lut01_ce0;
  input [7:0]Q;
  input [7:0]\reg_1232_reg[7] ;
  input ap_pipeline_reg_pp0_iter5_abscond5_reg_2337;
  input [7:0]\ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[7] ;
  input \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[0] ;
  input ap_pipeline_reg_pp0_iter5_abscond7_reg_2332;
  input \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[2] ;
  input \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[4] ;
  input \ap_pipeline_reg_pp0_iter5_or_cond_reg_2328_reg[0] ;
  input \ap_pipeline_reg_pp0_iter5_tmp_98_reg_2324_reg[0] ;
  input \ap_pipeline_reg_pp0_iter5_exitcond_flatten3_reg_1895_reg[0] ;
  input sum_ce1;
  input [7:0]\tmp_103_reg_2348_reg[7] ;
  input [7:0]\tmp_101_reg_2360_reg[7] ;
  input ap_enable_reg_pp0_iter5;
  input \ap_pipeline_reg_pp0_iter4_exitcond_flatten3_reg_1895_reg[0] ;

  wire [7:0]ADDRARDADDR;
  wire [0:0]CO;
  wire [7:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter5;
  wire \ap_pipeline_reg_pp0_iter4_exitcond_flatten3_reg_1895_reg[0] ;
  wire ap_pipeline_reg_pp0_iter5_abscond5_reg_2337;
  wire ap_pipeline_reg_pp0_iter5_abscond7_reg_2332;
  wire \ap_pipeline_reg_pp0_iter5_exitcond_flatten3_reg_1895_reg[0] ;
  wire \ap_pipeline_reg_pp0_iter5_or_cond_reg_2328_reg[0] ;
  wire \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[0] ;
  wire \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[2] ;
  wire \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[4] ;
  wire [7:0]\ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[7] ;
  wire \ap_pipeline_reg_pp0_iter5_tmp_98_reg_2324_reg[0] ;
  wire lut01_ce0;
  wire lut0_ce0;
  wire [6:0]lut0_q0;
  wire lut1_ce0;
  wire [7:0]\reg_1232_reg[7] ;
  wire sum_ce1;
  wire [7:0]\tmp_101_reg_2360_reg[7] ;
  wire \tmp_102_reg_2400[0]_i_10_n_8 ;
  wire \tmp_102_reg_2400[0]_i_3_n_8 ;
  wire \tmp_102_reg_2400[0]_i_4_n_8 ;
  wire \tmp_102_reg_2400[0]_i_5_n_8 ;
  wire \tmp_102_reg_2400[0]_i_6_n_8 ;
  wire \tmp_102_reg_2400[0]_i_7_n_8 ;
  wire \tmp_102_reg_2400[0]_i_8_n_8 ;
  wire \tmp_102_reg_2400[0]_i_9_n_8 ;
  wire [0:0]\tmp_102_reg_2400_reg[0] ;
  wire \tmp_102_reg_2400_reg[0]_i_2_n_10 ;
  wire \tmp_102_reg_2400_reg[0]_i_2_n_11 ;
  wire \tmp_102_reg_2400_reg[0]_i_2_n_9 ;
  wire [7:0]\tmp_103_reg_2348_reg[7] ;
  wire \tmp_104_reg_2384[0]_i_10_n_8 ;
  wire \tmp_104_reg_2384[0]_i_3_n_8 ;
  wire \tmp_104_reg_2384[0]_i_4_n_8 ;
  wire \tmp_104_reg_2384[0]_i_5_n_8 ;
  wire \tmp_104_reg_2384[0]_i_6_n_8 ;
  wire \tmp_104_reg_2384[0]_i_7_n_8 ;
  wire \tmp_104_reg_2384[0]_i_8_n_8 ;
  wire \tmp_104_reg_2384[0]_i_9_n_8 ;
  wire \tmp_104_reg_2384_reg[0]_i_2_n_10 ;
  wire \tmp_104_reg_2384_reg[0]_i_2_n_11 ;
  wire \tmp_104_reg_2384_reg[0]_i_2_n_9 ;
  wire [6:0]\tmp_66_reg_2400_reg[0] ;
  wire [15:7]NLW_q0_reg_DOADO_UNCONNECTED;
  wire [15:7]NLW_q0_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPBDOP_UNCONNECTED;
  wire [3:0]\NLW_tmp_102_reg_2400_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_104_reg_2384_reg[0]_i_2_O_UNCONNECTED ;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1792" *) 
  (* RTL_RAM_NAME = "q0" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "6" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0005000500040004000300030003000200020002000100010001000000000000),
    .INIT_01(256'h000B000A000A000A000900090009000800080007000700070006000600060005),
    .INIT_02(256'h001100100010000F000F000F000E000E000E000D000D000D000C000C000B000B),
    .INIT_03(256'h0016001600160015001500150014001400130013001300120012001200110011),
    .INIT_04(256'h001C001C001B001B001B001A001A001A00190019001900180018001700170017),
    .INIT_05(256'h0022002200210021002100200020001F001F001F001E001E001E001D001D001D),
    .INIT_06(256'h0028002700270027002600260026002500250025002400240023002300230022),
    .INIT_07(256'h002E002D002D002D002C002C002B002B002B002A002A002A0029002900290028),
    .INIT_08(256'h00330033003300320032003200310031003100300030002F002F002F002E002E),
    .INIT_09(256'h0039003900390038003800370037003700360036003600350035003500340034),
    .INIT_0A(256'h003F003F003E003E003E003D003D003D003C003C003B003B003B003A003A003A),
    .INIT_0B(256'h004500450044004400430043004300420042004200410041004100400040003F),
    .INIT_0C(256'h004B004A004A004A004900490049004800480047004700470046004600460045),
    .INIT_0D(256'h005100500050004F004F004F004E004E004E004D004D004D004C004C004B004B),
    .INIT_0E(256'h0056005600560055005500550054005400530053005300520052005200510051),
    .INIT_0F(256'h005C005C005B005B005B005A005A005A00590059005900580058005700570057),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q0_reg
       (.ADDRARDADDR({1'b0,1'b0,Q,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,\reg_1232_reg[7] ,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q0_reg_DOADO_UNCONNECTED[15:7],lut0_q0}),
        .DOBDO({NLW_q0_reg_DOBDO_UNCONNECTED[15:7],\tmp_66_reg_2400_reg[0] }),
        .DOPADOP(NLW_q0_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q0_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(lut0_ce0),
        .ENBWREN(lut01_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h001000DF00000000)) 
    q0_reg_i_1
       (.I0(CO),
        .I1(\ap_pipeline_reg_pp0_iter5_or_cond_reg_2328_reg[0] ),
        .I2(\ap_pipeline_reg_pp0_iter5_tmp_98_reg_2324_reg[0] ),
        .I3(\ap_pipeline_reg_pp0_iter5_exitcond_flatten3_reg_1895_reg[0] ),
        .I4(\tmp_102_reg_2400_reg[0] ),
        .I5(sum_ce1),
        .O(lut1_ce0));
  LUT6 #(
    .INIT(64'hAAAAAAEFAAAAAA20)) 
    q0_reg_i_10
       (.I0(\tmp_103_reg_2348_reg[7] [0]),
        .I1(\ap_pipeline_reg_pp0_iter5_or_cond_reg_2328_reg[0] ),
        .I2(\ap_pipeline_reg_pp0_iter5_tmp_98_reg_2324_reg[0] ),
        .I3(\ap_pipeline_reg_pp0_iter5_exitcond_flatten3_reg_1895_reg[0] ),
        .I4(\tmp_102_reg_2400_reg[0] ),
        .I5(\tmp_101_reg_2360_reg[7] [0]),
        .O(ADDRARDADDR[0]));
  LUT2 #(
    .INIT(4'h2)) 
    q0_reg_i_1__2
       (.I0(ap_enable_reg_pp0_iter5),
        .I1(\ap_pipeline_reg_pp0_iter4_exitcond_flatten3_reg_1895_reg[0] ),
        .O(lut0_ce0));
  LUT6 #(
    .INIT(64'hAAAAAAEFAAAAAA20)) 
    q0_reg_i_3
       (.I0(\tmp_103_reg_2348_reg[7] [7]),
        .I1(\ap_pipeline_reg_pp0_iter5_or_cond_reg_2328_reg[0] ),
        .I2(\ap_pipeline_reg_pp0_iter5_tmp_98_reg_2324_reg[0] ),
        .I3(\ap_pipeline_reg_pp0_iter5_exitcond_flatten3_reg_1895_reg[0] ),
        .I4(\tmp_102_reg_2400_reg[0] ),
        .I5(\tmp_101_reg_2360_reg[7] [7]),
        .O(ADDRARDADDR[7]));
  LUT6 #(
    .INIT(64'hAAAAAAEFAAAAAA20)) 
    q0_reg_i_4
       (.I0(\tmp_103_reg_2348_reg[7] [6]),
        .I1(\ap_pipeline_reg_pp0_iter5_or_cond_reg_2328_reg[0] ),
        .I2(\ap_pipeline_reg_pp0_iter5_tmp_98_reg_2324_reg[0] ),
        .I3(\ap_pipeline_reg_pp0_iter5_exitcond_flatten3_reg_1895_reg[0] ),
        .I4(\tmp_102_reg_2400_reg[0] ),
        .I5(\tmp_101_reg_2360_reg[7] [6]),
        .O(ADDRARDADDR[6]));
  LUT6 #(
    .INIT(64'hAAAAAAEFAAAAAA20)) 
    q0_reg_i_5
       (.I0(\tmp_103_reg_2348_reg[7] [5]),
        .I1(\ap_pipeline_reg_pp0_iter5_or_cond_reg_2328_reg[0] ),
        .I2(\ap_pipeline_reg_pp0_iter5_tmp_98_reg_2324_reg[0] ),
        .I3(\ap_pipeline_reg_pp0_iter5_exitcond_flatten3_reg_1895_reg[0] ),
        .I4(\tmp_102_reg_2400_reg[0] ),
        .I5(\tmp_101_reg_2360_reg[7] [5]),
        .O(ADDRARDADDR[5]));
  LUT6 #(
    .INIT(64'hAAAAAAEFAAAAAA20)) 
    q0_reg_i_6
       (.I0(\tmp_103_reg_2348_reg[7] [4]),
        .I1(\ap_pipeline_reg_pp0_iter5_or_cond_reg_2328_reg[0] ),
        .I2(\ap_pipeline_reg_pp0_iter5_tmp_98_reg_2324_reg[0] ),
        .I3(\ap_pipeline_reg_pp0_iter5_exitcond_flatten3_reg_1895_reg[0] ),
        .I4(\tmp_102_reg_2400_reg[0] ),
        .I5(\tmp_101_reg_2360_reg[7] [4]),
        .O(ADDRARDADDR[4]));
  LUT6 #(
    .INIT(64'hAAAAAAEFAAAAAA20)) 
    q0_reg_i_7
       (.I0(\tmp_103_reg_2348_reg[7] [3]),
        .I1(\ap_pipeline_reg_pp0_iter5_or_cond_reg_2328_reg[0] ),
        .I2(\ap_pipeline_reg_pp0_iter5_tmp_98_reg_2324_reg[0] ),
        .I3(\ap_pipeline_reg_pp0_iter5_exitcond_flatten3_reg_1895_reg[0] ),
        .I4(\tmp_102_reg_2400_reg[0] ),
        .I5(\tmp_101_reg_2360_reg[7] [3]),
        .O(ADDRARDADDR[3]));
  LUT6 #(
    .INIT(64'hAAAAAAEFAAAAAA20)) 
    q0_reg_i_8
       (.I0(\tmp_103_reg_2348_reg[7] [2]),
        .I1(\ap_pipeline_reg_pp0_iter5_or_cond_reg_2328_reg[0] ),
        .I2(\ap_pipeline_reg_pp0_iter5_tmp_98_reg_2324_reg[0] ),
        .I3(\ap_pipeline_reg_pp0_iter5_exitcond_flatten3_reg_1895_reg[0] ),
        .I4(\tmp_102_reg_2400_reg[0] ),
        .I5(\tmp_101_reg_2360_reg[7] [2]),
        .O(ADDRARDADDR[2]));
  LUT6 #(
    .INIT(64'hAAAAAAEFAAAAAA20)) 
    q0_reg_i_9
       (.I0(\tmp_103_reg_2348_reg[7] [1]),
        .I1(\ap_pipeline_reg_pp0_iter5_or_cond_reg_2328_reg[0] ),
        .I2(\ap_pipeline_reg_pp0_iter5_tmp_98_reg_2324_reg[0] ),
        .I3(\ap_pipeline_reg_pp0_iter5_exitcond_flatten3_reg_1895_reg[0] ),
        .I4(\tmp_102_reg_2400_reg[0] ),
        .I5(\tmp_101_reg_2360_reg[7] [1]),
        .O(ADDRARDADDR[1]));
  LUT5 #(
    .INIT(32'h85202085)) 
    \tmp_102_reg_2400[0]_i_10 
       (.I0(lut0_q0[0]),
        .I1(ap_pipeline_reg_pp0_iter5_abscond5_reg_2337),
        .I2(\ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[7] [0]),
        .I3(lut0_q0[1]),
        .I4(\ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[7] [1]),
        .O(\tmp_102_reg_2400[0]_i_10_n_8 ));
  LUT5 #(
    .INIT(32'h400B0000)) 
    \tmp_102_reg_2400[0]_i_3 
       (.I0(ap_pipeline_reg_pp0_iter5_abscond5_reg_2337),
        .I1(\ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[4] ),
        .I2(\ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[7] [7]),
        .I3(\ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[7] [6]),
        .I4(lut0_q0[6]),
        .O(\tmp_102_reg_2400[0]_i_3_n_8 ));
  LUT6 #(
    .INIT(64'h55DCEAAF4000008C)) 
    \tmp_102_reg_2400[0]_i_4 
       (.I0(ap_pipeline_reg_pp0_iter5_abscond5_reg_2337),
        .I1(lut0_q0[4]),
        .I2(\ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[2] ),
        .I3(\ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[7] [4]),
        .I4(\ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[7] [5]),
        .I5(lut0_q0[5]),
        .O(\tmp_102_reg_2400[0]_i_4_n_8 ));
  LUT6 #(
    .INIT(64'h55DCEAAF4000008C)) 
    \tmp_102_reg_2400[0]_i_5 
       (.I0(ap_pipeline_reg_pp0_iter5_abscond5_reg_2337),
        .I1(lut0_q0[2]),
        .I2(\ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[0] ),
        .I3(\ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[7] [2]),
        .I4(\ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[7] [3]),
        .I5(lut0_q0[3]),
        .O(\tmp_102_reg_2400[0]_i_5_n_8 ));
  LUT5 #(
    .INIT(32'h3ACF000A)) 
    \tmp_102_reg_2400[0]_i_6 
       (.I0(lut0_q0[0]),
        .I1(ap_pipeline_reg_pp0_iter5_abscond5_reg_2337),
        .I2(\ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[7] [0]),
        .I3(\ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[7] [1]),
        .I4(lut0_q0[1]),
        .O(\tmp_102_reg_2400[0]_i_6_n_8 ));
  LUT5 #(
    .INIT(32'h09096081)) 
    \tmp_102_reg_2400[0]_i_7 
       (.I0(lut0_q0[6]),
        .I1(\ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[7] [6]),
        .I2(\ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[7] [7]),
        .I3(\ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[4] ),
        .I4(ap_pipeline_reg_pp0_iter5_abscond5_reg_2337),
        .O(\tmp_102_reg_2400[0]_i_7_n_8 ));
  LUT6 #(
    .INIT(64'h82141482960000C3)) 
    \tmp_102_reg_2400[0]_i_8 
       (.I0(ap_pipeline_reg_pp0_iter5_abscond5_reg_2337),
        .I1(\ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[7] [5]),
        .I2(lut0_q0[5]),
        .I3(lut0_q0[4]),
        .I4(\ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[7] [4]),
        .I5(\ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[2] ),
        .O(\tmp_102_reg_2400[0]_i_8_n_8 ));
  LUT6 #(
    .INIT(64'h82141482960000C3)) 
    \tmp_102_reg_2400[0]_i_9 
       (.I0(ap_pipeline_reg_pp0_iter5_abscond5_reg_2337),
        .I1(\ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[7] [3]),
        .I2(lut0_q0[3]),
        .I3(lut0_q0[2]),
        .I4(\ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[7] [2]),
        .I5(\ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[0] ),
        .O(\tmp_102_reg_2400[0]_i_9_n_8 ));
  CARRY4 \tmp_102_reg_2400_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\tmp_102_reg_2400_reg[0] ,\tmp_102_reg_2400_reg[0]_i_2_n_9 ,\tmp_102_reg_2400_reg[0]_i_2_n_10 ,\tmp_102_reg_2400_reg[0]_i_2_n_11 }),
        .CYINIT(1'b0),
        .DI({\tmp_102_reg_2400[0]_i_3_n_8 ,\tmp_102_reg_2400[0]_i_4_n_8 ,\tmp_102_reg_2400[0]_i_5_n_8 ,\tmp_102_reg_2400[0]_i_6_n_8 }),
        .O(\NLW_tmp_102_reg_2400_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_102_reg_2400[0]_i_7_n_8 ,\tmp_102_reg_2400[0]_i_8_n_8 ,\tmp_102_reg_2400[0]_i_9_n_8 ,\tmp_102_reg_2400[0]_i_10_n_8 }));
  LUT5 #(
    .INIT(32'h85202085)) 
    \tmp_104_reg_2384[0]_i_10 
       (.I0(lut0_q0[0]),
        .I1(ap_pipeline_reg_pp0_iter5_abscond7_reg_2332),
        .I2(\ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[7] [0]),
        .I3(lut0_q0[1]),
        .I4(\ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[7] [1]),
        .O(\tmp_104_reg_2384[0]_i_10_n_8 ));
  LUT5 #(
    .INIT(32'h400B0000)) 
    \tmp_104_reg_2384[0]_i_3 
       (.I0(ap_pipeline_reg_pp0_iter5_abscond7_reg_2332),
        .I1(\ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[4] ),
        .I2(\ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[7] [7]),
        .I3(\ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[7] [6]),
        .I4(lut0_q0[6]),
        .O(\tmp_104_reg_2384[0]_i_3_n_8 ));
  LUT6 #(
    .INIT(64'h55DCEAAF4000008C)) 
    \tmp_104_reg_2384[0]_i_4 
       (.I0(ap_pipeline_reg_pp0_iter5_abscond7_reg_2332),
        .I1(lut0_q0[4]),
        .I2(\ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[2] ),
        .I3(\ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[7] [4]),
        .I4(\ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[7] [5]),
        .I5(lut0_q0[5]),
        .O(\tmp_104_reg_2384[0]_i_4_n_8 ));
  LUT6 #(
    .INIT(64'h55DCEAAF4000008C)) 
    \tmp_104_reg_2384[0]_i_5 
       (.I0(ap_pipeline_reg_pp0_iter5_abscond7_reg_2332),
        .I1(lut0_q0[2]),
        .I2(\ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[0] ),
        .I3(\ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[7] [2]),
        .I4(\ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[7] [3]),
        .I5(lut0_q0[3]),
        .O(\tmp_104_reg_2384[0]_i_5_n_8 ));
  LUT5 #(
    .INIT(32'h3ACF000A)) 
    \tmp_104_reg_2384[0]_i_6 
       (.I0(lut0_q0[0]),
        .I1(ap_pipeline_reg_pp0_iter5_abscond7_reg_2332),
        .I2(\ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[7] [0]),
        .I3(\ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[7] [1]),
        .I4(lut0_q0[1]),
        .O(\tmp_104_reg_2384[0]_i_6_n_8 ));
  LUT5 #(
    .INIT(32'h09096081)) 
    \tmp_104_reg_2384[0]_i_7 
       (.I0(lut0_q0[6]),
        .I1(\ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[7] [6]),
        .I2(\ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[7] [7]),
        .I3(\ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[4] ),
        .I4(ap_pipeline_reg_pp0_iter5_abscond7_reg_2332),
        .O(\tmp_104_reg_2384[0]_i_7_n_8 ));
  LUT6 #(
    .INIT(64'h82141482960000C3)) 
    \tmp_104_reg_2384[0]_i_8 
       (.I0(ap_pipeline_reg_pp0_iter5_abscond7_reg_2332),
        .I1(\ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[7] [5]),
        .I2(lut0_q0[5]),
        .I3(lut0_q0[4]),
        .I4(\ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[7] [4]),
        .I5(\ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[2] ),
        .O(\tmp_104_reg_2384[0]_i_8_n_8 ));
  LUT6 #(
    .INIT(64'h82141482960000C3)) 
    \tmp_104_reg_2384[0]_i_9 
       (.I0(ap_pipeline_reg_pp0_iter5_abscond7_reg_2332),
        .I1(\ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[7] [3]),
        .I2(lut0_q0[3]),
        .I3(lut0_q0[2]),
        .I4(\ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[7] [2]),
        .I5(\ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[0] ),
        .O(\tmp_104_reg_2384[0]_i_9_n_8 ));
  CARRY4 \tmp_104_reg_2384_reg[0]_i_2 
       (.CI(1'b0),
        .CO({CO,\tmp_104_reg_2384_reg[0]_i_2_n_9 ,\tmp_104_reg_2384_reg[0]_i_2_n_10 ,\tmp_104_reg_2384_reg[0]_i_2_n_11 }),
        .CYINIT(1'b0),
        .DI({\tmp_104_reg_2384[0]_i_3_n_8 ,\tmp_104_reg_2384[0]_i_4_n_8 ,\tmp_104_reg_2384[0]_i_5_n_8 ,\tmp_104_reg_2384[0]_i_6_n_8 }),
        .O(\NLW_tmp_104_reg_2384_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_104_reg_2384[0]_i_7_n_8 ,\tmp_104_reg_2384[0]_i_8_n_8 ,\tmp_104_reg_2384[0]_i_9_n_8 ,\tmp_104_reg_2384[0]_i_10_n_8 }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_computeHistogram0cud
   (CO,
    \tmp_70_reg_2418_reg[0] ,
    \tmp_104_reg_2384_reg[0] ,
    \abs5_reg_2377_reg[6] ,
    \tmp_104_reg_2384_reg[0]_0 ,
    \tmp_106_reg_2409_reg[0] ,
    \tmp_105_reg_2418_reg[0] ,
    lut2_ce0,
    q0_reg,
    ap_clk,
    lut1_ce0,
    lut12_ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    Q,
    \abs_reg_2393_reg[7] ,
    \ap_pipeline_reg_pp0_iter6_exitcond_flatten3_reg_1895_reg[0] ,
    \ap_pipeline_reg_pp0_iter6_tmp_98_reg_2324_reg[0] ,
    \tmp_102_reg_2400_reg[0] ,
    \ap_pipeline_reg_pp0_iter6_or_cond_reg_2328_reg[0] ,
    \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[5] ,
    \tmp_104_reg_2384_reg[0]_1 ,
    \tmp_106_reg_2409_reg[0]_0 ,
    \tmp_105_reg_2418_reg[0]_0 ,
    \abs5_reg_2377_reg[7] ,
    \abs_reg_2393_reg[7]_0 ,
    ap_enable_reg_pp0_iter7,
    \ap_pipeline_reg_pp0_iter6_exitcond_flatten3_reg_1895_reg[0]_0 ,
    \ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg[7] ,
    \ap_pipeline_reg_pp0_iter6_tmp_103_reg_2348_reg[7] );
  output [0:0]CO;
  output [0:0]\tmp_70_reg_2418_reg[0] ;
  output \tmp_104_reg_2384_reg[0] ;
  output \abs5_reg_2377_reg[6] ;
  output \tmp_104_reg_2384_reg[0]_0 ;
  output \tmp_106_reg_2409_reg[0] ;
  output \tmp_105_reg_2418_reg[0] ;
  output lut2_ce0;
  output [7:0]q0_reg;
  input ap_clk;
  input lut1_ce0;
  input lut12_ce0;
  input [7:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]Q;
  input [7:0]\abs_reg_2393_reg[7] ;
  input \ap_pipeline_reg_pp0_iter6_exitcond_flatten3_reg_1895_reg[0] ;
  input \ap_pipeline_reg_pp0_iter6_tmp_98_reg_2324_reg[0] ;
  input \tmp_102_reg_2400_reg[0] ;
  input \ap_pipeline_reg_pp0_iter6_or_cond_reg_2328_reg[0] ;
  input [5:0]\ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[5] ;
  input \tmp_104_reg_2384_reg[0]_1 ;
  input \tmp_106_reg_2409_reg[0]_0 ;
  input \tmp_105_reg_2418_reg[0]_0 ;
  input [7:0]\abs5_reg_2377_reg[7] ;
  input [7:0]\abs_reg_2393_reg[7]_0 ;
  input ap_enable_reg_pp0_iter7;
  input \ap_pipeline_reg_pp0_iter6_exitcond_flatten3_reg_1895_reg[0]_0 ;
  input [7:0]\ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg[7] ;
  input [7:0]\ap_pipeline_reg_pp0_iter6_tmp_103_reg_2348_reg[7] ;

  wire [7:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [0:0]CO;
  wire [7:0]Q;
  wire \abs5_reg_2377_reg[6] ;
  wire [7:0]\abs5_reg_2377_reg[7] ;
  wire [7:0]\abs_reg_2393_reg[7] ;
  wire [7:0]\abs_reg_2393_reg[7]_0 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter7;
  wire [5:0]\ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[5] ;
  wire \ap_pipeline_reg_pp0_iter6_exitcond_flatten3_reg_1895_reg[0] ;
  wire \ap_pipeline_reg_pp0_iter6_exitcond_flatten3_reg_1895_reg[0]_0 ;
  wire \ap_pipeline_reg_pp0_iter6_or_cond_reg_2328_reg[0] ;
  wire [7:0]\ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg[7] ;
  wire [7:0]\ap_pipeline_reg_pp0_iter6_tmp_103_reg_2348_reg[7] ;
  wire \ap_pipeline_reg_pp0_iter6_tmp_98_reg_2324_reg[0] ;
  wire lut12_ce0;
  wire lut1_ce0;
  wire lut2_ce0;
  wire [7:0]q0_reg;
  wire \tmp_102_reg_2400_reg[0] ;
  wire \tmp_104_reg_2384_reg[0] ;
  wire \tmp_104_reg_2384_reg[0]_0 ;
  wire \tmp_104_reg_2384_reg[0]_1 ;
  wire \tmp_105_reg_2418_reg[0] ;
  wire \tmp_105_reg_2418_reg[0]_0 ;
  wire \tmp_106_reg_2409_reg[0] ;
  wire \tmp_106_reg_2409_reg[0]_0 ;
  wire [0:0]\tmp_70_reg_2418_reg[0] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_computeHistogram0cud_rom computeHistogram0cud_rom_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .CO(CO),
        .Q(Q),
        .\abs5_reg_2377_reg[6] (\abs5_reg_2377_reg[6] ),
        .\abs5_reg_2377_reg[7] (\abs5_reg_2377_reg[7] ),
        .\abs_reg_2393_reg[7] (\abs_reg_2393_reg[7] ),
        .\abs_reg_2393_reg[7]_0 (\abs_reg_2393_reg[7]_0 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter7(ap_enable_reg_pp0_iter7),
        .\ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[5] (\ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[5] ),
        .\ap_pipeline_reg_pp0_iter6_exitcond_flatten3_reg_1895_reg[0] (\ap_pipeline_reg_pp0_iter6_exitcond_flatten3_reg_1895_reg[0] ),
        .\ap_pipeline_reg_pp0_iter6_exitcond_flatten3_reg_1895_reg[0]_0 (\ap_pipeline_reg_pp0_iter6_exitcond_flatten3_reg_1895_reg[0]_0 ),
        .\ap_pipeline_reg_pp0_iter6_or_cond_reg_2328_reg[0] (\ap_pipeline_reg_pp0_iter6_or_cond_reg_2328_reg[0] ),
        .\ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg[7] (\ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg[7] ),
        .\ap_pipeline_reg_pp0_iter6_tmp_103_reg_2348_reg[7] (\ap_pipeline_reg_pp0_iter6_tmp_103_reg_2348_reg[7] ),
        .\ap_pipeline_reg_pp0_iter6_tmp_98_reg_2324_reg[0] (\ap_pipeline_reg_pp0_iter6_tmp_98_reg_2324_reg[0] ),
        .lut12_ce0(lut12_ce0),
        .lut1_ce0(lut1_ce0),
        .lut2_ce0(lut2_ce0),
        .q0_reg_0(q0_reg),
        .\tmp_102_reg_2400_reg[0] (\tmp_102_reg_2400_reg[0] ),
        .\tmp_104_reg_2384_reg[0] (\tmp_104_reg_2384_reg[0] ),
        .\tmp_104_reg_2384_reg[0]_0 (\tmp_104_reg_2384_reg[0]_0 ),
        .\tmp_104_reg_2384_reg[0]_1 (\tmp_104_reg_2384_reg[0]_1 ),
        .\tmp_105_reg_2418_reg[0] (\tmp_105_reg_2418_reg[0] ),
        .\tmp_105_reg_2418_reg[0]_0 (\tmp_105_reg_2418_reg[0]_0 ),
        .\tmp_106_reg_2409_reg[0] (\tmp_106_reg_2409_reg[0] ),
        .\tmp_106_reg_2409_reg[0]_0 (\tmp_106_reg_2409_reg[0]_0 ),
        .\tmp_70_reg_2418_reg[0] (\tmp_70_reg_2418_reg[0] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_computeHistogram0cud_rom
   (CO,
    \tmp_70_reg_2418_reg[0] ,
    \tmp_104_reg_2384_reg[0] ,
    \abs5_reg_2377_reg[6] ,
    \tmp_104_reg_2384_reg[0]_0 ,
    \tmp_106_reg_2409_reg[0] ,
    \tmp_105_reg_2418_reg[0] ,
    lut2_ce0,
    q0_reg_0,
    ap_clk,
    lut1_ce0,
    lut12_ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    Q,
    \abs_reg_2393_reg[7] ,
    \ap_pipeline_reg_pp0_iter6_exitcond_flatten3_reg_1895_reg[0] ,
    \ap_pipeline_reg_pp0_iter6_tmp_98_reg_2324_reg[0] ,
    \tmp_102_reg_2400_reg[0] ,
    \ap_pipeline_reg_pp0_iter6_or_cond_reg_2328_reg[0] ,
    \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[5] ,
    \tmp_104_reg_2384_reg[0]_1 ,
    \tmp_106_reg_2409_reg[0]_0 ,
    \tmp_105_reg_2418_reg[0]_0 ,
    \abs5_reg_2377_reg[7] ,
    \abs_reg_2393_reg[7]_0 ,
    ap_enable_reg_pp0_iter7,
    \ap_pipeline_reg_pp0_iter6_exitcond_flatten3_reg_1895_reg[0]_0 ,
    \ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg[7] ,
    \ap_pipeline_reg_pp0_iter6_tmp_103_reg_2348_reg[7] );
  output [0:0]CO;
  output [0:0]\tmp_70_reg_2418_reg[0] ;
  output \tmp_104_reg_2384_reg[0] ;
  output \abs5_reg_2377_reg[6] ;
  output \tmp_104_reg_2384_reg[0]_0 ;
  output \tmp_106_reg_2409_reg[0] ;
  output \tmp_105_reg_2418_reg[0] ;
  output lut2_ce0;
  output [7:0]q0_reg_0;
  input ap_clk;
  input lut1_ce0;
  input lut12_ce0;
  input [7:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]Q;
  input [7:0]\abs_reg_2393_reg[7] ;
  input \ap_pipeline_reg_pp0_iter6_exitcond_flatten3_reg_1895_reg[0] ;
  input \ap_pipeline_reg_pp0_iter6_tmp_98_reg_2324_reg[0] ;
  input \tmp_102_reg_2400_reg[0] ;
  input \ap_pipeline_reg_pp0_iter6_or_cond_reg_2328_reg[0] ;
  input [5:0]\ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[5] ;
  input \tmp_104_reg_2384_reg[0]_1 ;
  input \tmp_106_reg_2409_reg[0]_0 ;
  input \tmp_105_reg_2418_reg[0]_0 ;
  input [7:0]\abs5_reg_2377_reg[7] ;
  input [7:0]\abs_reg_2393_reg[7]_0 ;
  input ap_enable_reg_pp0_iter7;
  input \ap_pipeline_reg_pp0_iter6_exitcond_flatten3_reg_1895_reg[0]_0 ;
  input [7:0]\ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg[7] ;
  input [7:0]\ap_pipeline_reg_pp0_iter6_tmp_103_reg_2348_reg[7] ;

  wire [7:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [0:0]CO;
  wire [7:0]Q;
  wire \abs5_reg_2377_reg[6] ;
  wire [7:0]\abs5_reg_2377_reg[7] ;
  wire [7:0]\abs_reg_2393_reg[7] ;
  wire [7:0]\abs_reg_2393_reg[7]_0 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter7;
  wire [5:0]\ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[5] ;
  wire \ap_pipeline_reg_pp0_iter6_exitcond_flatten3_reg_1895_reg[0] ;
  wire \ap_pipeline_reg_pp0_iter6_exitcond_flatten3_reg_1895_reg[0]_0 ;
  wire \ap_pipeline_reg_pp0_iter6_or_cond_reg_2328_reg[0] ;
  wire [7:0]\ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg[7] ;
  wire [7:0]\ap_pipeline_reg_pp0_iter6_tmp_103_reg_2348_reg[7] ;
  wire \ap_pipeline_reg_pp0_iter6_tmp_98_reg_2324_reg[0] ;
  wire [7:0]\grp_computeHistogram1_fu_987/lut12_q0 ;
  wire lut12_ce0;
  wire lut1_ce0;
  wire [7:0]lut1_q0;
  wire lut2_ce0;
  wire [7:0]q0_reg_0;
  wire q0_reg_i_20_n_10;
  wire q0_reg_i_20_n_11;
  wire q0_reg_i_20_n_9;
  wire q0_reg_i_21__1_n_8;
  wire q0_reg_i_23_n_10;
  wire q0_reg_i_23_n_11;
  wire q0_reg_i_23_n_9;
  wire q0_reg_i_25_n_8;
  wire q0_reg_i_26_n_8;
  wire q0_reg_i_27_n_8;
  wire q0_reg_i_28_n_8;
  wire q0_reg_i_29_n_8;
  wire q0_reg_i_30_n_8;
  wire q0_reg_i_31_n_8;
  wire q0_reg_i_32_n_8;
  wire q0_reg_i_33__0_n_8;
  wire q0_reg_i_34__0_n_8;
  wire q0_reg_i_35__0_n_8;
  wire q0_reg_i_36__0_n_8;
  wire q0_reg_i_37_n_8;
  wire q0_reg_i_38_n_8;
  wire q0_reg_i_39_n_8;
  wire q0_reg_i_40_n_8;
  wire \tmp_102_reg_2400_reg[0] ;
  wire \tmp_104_reg_2384_reg[0] ;
  wire \tmp_104_reg_2384_reg[0]_0 ;
  wire \tmp_104_reg_2384_reg[0]_1 ;
  wire tmp_105_fu_1740_p2;
  wire \tmp_105_reg_2418[0]_i_10_n_8 ;
  wire \tmp_105_reg_2418[0]_i_3_n_8 ;
  wire \tmp_105_reg_2418[0]_i_4_n_8 ;
  wire \tmp_105_reg_2418[0]_i_5_n_8 ;
  wire \tmp_105_reg_2418[0]_i_6_n_8 ;
  wire \tmp_105_reg_2418[0]_i_7_n_8 ;
  wire \tmp_105_reg_2418[0]_i_8_n_8 ;
  wire \tmp_105_reg_2418[0]_i_9_n_8 ;
  wire \tmp_105_reg_2418_reg[0] ;
  wire \tmp_105_reg_2418_reg[0]_0 ;
  wire \tmp_105_reg_2418_reg[0]_i_2_n_10 ;
  wire \tmp_105_reg_2418_reg[0]_i_2_n_11 ;
  wire \tmp_105_reg_2418_reg[0]_i_2_n_9 ;
  wire tmp_106_fu_1735_p2;
  wire \tmp_106_reg_2409_reg[0] ;
  wire \tmp_106_reg_2409_reg[0]_0 ;
  wire \tmp_70_reg_2418[0]_i_10_n_8 ;
  wire \tmp_70_reg_2418[0]_i_3_n_8 ;
  wire \tmp_70_reg_2418[0]_i_4_n_8 ;
  wire \tmp_70_reg_2418[0]_i_5_n_8 ;
  wire \tmp_70_reg_2418[0]_i_6_n_8 ;
  wire \tmp_70_reg_2418[0]_i_7_n_8 ;
  wire \tmp_70_reg_2418[0]_i_8_n_8 ;
  wire \tmp_70_reg_2418[0]_i_9_n_8 ;
  wire [0:0]\tmp_70_reg_2418_reg[0] ;
  wire \tmp_70_reg_2418_reg[0]_i_2_n_10 ;
  wire \tmp_70_reg_2418_reg[0]_i_2_n_11 ;
  wire \tmp_70_reg_2418_reg[0]_i_2_n_9 ;
  wire [15:8]NLW_q0_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_q0_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPBDOP_UNCONNECTED;
  wire [3:0]NLW_q0_reg_i_20_O_UNCONNECTED;
  wire [3:0]NLW_q0_reg_i_23_O_UNCONNECTED;
  wire [3:0]\NLW_tmp_105_reg_2418_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_70_reg_2418_reg[0]_i_2_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'hFFFE)) 
    \abs5_reg_2377[7]_i_2 
       (.I0(\ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[5] [2]),
        .I1(\ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[5] [0]),
        .I2(\ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[5] [1]),
        .I3(\ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[5] [3]),
        .O(\abs5_reg_2377_reg[6] ));
  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "q0" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h000C000B000A000A000900080007000600050005000400030002000100000000),
    .INIT_01(256'h001A00190018001700160015001400140013001200110010000F000F000E000D),
    .INIT_02(256'h002700260025002400240023002200210020001F001F001E001D001C001B001A),
    .INIT_03(256'h003400340033003200310030002F002E002E002D002C002B002A002900290028),
    .INIT_04(256'h004200410040003F003E003E003D003C003B003A003900390038003700360035),
    .INIT_05(256'h004F004E004E004D004C004B004A004900480048004700460045004400430043),
    .INIT_06(256'h005D005C005B005A005900580058005700560055005400530053005200510050),
    .INIT_07(256'h006A006900680068006700660065006400630062006200610060005F005E005D),
    .INIT_08(256'h0077007700760075007400730072007200710070006F006E006D006D006C006B),
    .INIT_09(256'h0085008400830082008200810080007F007E007D007C007C007B007A00790078),
    .INIT_0A(256'h0092009100910090008F008E008D008C008C008B008A00890088008700870086),
    .INIT_0B(256'h00A0009F009E009D009C009C009B009A00990098009700960096009500940093),
    .INIT_0C(256'h00AD00AC00AB00AB00AA00A900A800A700A600A600A500A400A300A200A100A1),
    .INIT_0D(256'h00BB00BA00B900B800B700B600B600B500B400B300B200B100B100B000AF00AE),
    .INIT_0E(256'h00C800C700C600C500C500C400C300C200C100C000C000BF00BE00BD00BC00BB),
    .INIT_0F(256'h00D500D500D400D300D200D100D000D000CF00CE00CD00CC00CB00CB00CA00C9),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q0_reg
       (.ADDRARDADDR({1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q0_reg_DOADO_UNCONNECTED[15:8],lut1_q0}),
        .DOBDO({NLW_q0_reg_DOBDO_UNCONNECTED[15:8],\grp_computeHistogram1_fu_987/lut12_q0 }),
        .DOPADOP(NLW_q0_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q0_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(lut1_ce0),
        .ENBWREN(lut12_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'hAC)) 
    q0_reg_i_10__0
       (.I0(\ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg[7] [0]),
        .I1(\ap_pipeline_reg_pp0_iter6_tmp_103_reg_2348_reg[7] [0]),
        .I2(q0_reg_i_21__1_n_8),
        .O(q0_reg_0[0]));
  LUT4 #(
    .INIT(16'hAA08)) 
    q0_reg_i_1__0
       (.I0(ap_enable_reg_pp0_iter7),
        .I1(\ap_pipeline_reg_pp0_iter6_exitcond_flatten3_reg_1895_reg[0]_0 ),
        .I2(tmp_106_fu_1735_p2),
        .I3(q0_reg_i_21__1_n_8),
        .O(lut2_ce0));
  CARRY4 q0_reg_i_20
       (.CI(1'b0),
        .CO({tmp_106_fu_1735_p2,q0_reg_i_20_n_9,q0_reg_i_20_n_10,q0_reg_i_20_n_11}),
        .CYINIT(1'b0),
        .DI({q0_reg_i_25_n_8,q0_reg_i_26_n_8,q0_reg_i_27_n_8,q0_reg_i_28_n_8}),
        .O(NLW_q0_reg_i_20_O_UNCONNECTED[3:0]),
        .S({q0_reg_i_29_n_8,q0_reg_i_30_n_8,q0_reg_i_31_n_8,q0_reg_i_32_n_8}));
  LUT5 #(
    .INIT(32'h00000501)) 
    q0_reg_i_21__1
       (.I0(\ap_pipeline_reg_pp0_iter6_exitcond_flatten3_reg_1895_reg[0] ),
        .I1(\ap_pipeline_reg_pp0_iter6_tmp_98_reg_2324_reg[0] ),
        .I2(\tmp_102_reg_2400_reg[0] ),
        .I3(\ap_pipeline_reg_pp0_iter6_or_cond_reg_2328_reg[0] ),
        .I4(tmp_105_fu_1740_p2),
        .O(q0_reg_i_21__1_n_8));
  CARRY4 q0_reg_i_23
       (.CI(1'b0),
        .CO({CO,q0_reg_i_23_n_9,q0_reg_i_23_n_10,q0_reg_i_23_n_11}),
        .CYINIT(1'b0),
        .DI({q0_reg_i_33__0_n_8,q0_reg_i_34__0_n_8,q0_reg_i_35__0_n_8,q0_reg_i_36__0_n_8}),
        .O(NLW_q0_reg_i_23_O_UNCONNECTED[3:0]),
        .S({q0_reg_i_37_n_8,q0_reg_i_38_n_8,q0_reg_i_39_n_8,q0_reg_i_40_n_8}));
  LUT4 #(
    .INIT(16'h2F02)) 
    q0_reg_i_25
       (.I0(lut1_q0[6]),
        .I1(\abs5_reg_2377_reg[7] [6]),
        .I2(\abs5_reg_2377_reg[7] [7]),
        .I3(lut1_q0[7]),
        .O(q0_reg_i_25_n_8));
  LUT4 #(
    .INIT(16'h2F02)) 
    q0_reg_i_26
       (.I0(lut1_q0[4]),
        .I1(\abs5_reg_2377_reg[7] [4]),
        .I2(\abs5_reg_2377_reg[7] [5]),
        .I3(lut1_q0[5]),
        .O(q0_reg_i_26_n_8));
  LUT4 #(
    .INIT(16'h2F02)) 
    q0_reg_i_27
       (.I0(lut1_q0[2]),
        .I1(\abs5_reg_2377_reg[7] [2]),
        .I2(\abs5_reg_2377_reg[7] [3]),
        .I3(lut1_q0[3]),
        .O(q0_reg_i_27_n_8));
  LUT4 #(
    .INIT(16'h2F02)) 
    q0_reg_i_28
       (.I0(lut1_q0[0]),
        .I1(\abs5_reg_2377_reg[7] [0]),
        .I2(\abs5_reg_2377_reg[7] [1]),
        .I3(lut1_q0[1]),
        .O(q0_reg_i_28_n_8));
  LUT4 #(
    .INIT(16'h9009)) 
    q0_reg_i_29
       (.I0(lut1_q0[6]),
        .I1(\abs5_reg_2377_reg[7] [6]),
        .I2(lut1_q0[7]),
        .I3(\abs5_reg_2377_reg[7] [7]),
        .O(q0_reg_i_29_n_8));
  LUT4 #(
    .INIT(16'h9009)) 
    q0_reg_i_30
       (.I0(lut1_q0[4]),
        .I1(\abs5_reg_2377_reg[7] [4]),
        .I2(lut1_q0[5]),
        .I3(\abs5_reg_2377_reg[7] [5]),
        .O(q0_reg_i_30_n_8));
  LUT4 #(
    .INIT(16'h9009)) 
    q0_reg_i_31
       (.I0(lut1_q0[2]),
        .I1(\abs5_reg_2377_reg[7] [2]),
        .I2(lut1_q0[3]),
        .I3(\abs5_reg_2377_reg[7] [3]),
        .O(q0_reg_i_31_n_8));
  LUT4 #(
    .INIT(16'h9009)) 
    q0_reg_i_32
       (.I0(lut1_q0[0]),
        .I1(\abs5_reg_2377_reg[7] [0]),
        .I2(lut1_q0[1]),
        .I3(\abs5_reg_2377_reg[7] [1]),
        .O(q0_reg_i_32_n_8));
  LUT4 #(
    .INIT(16'h2F02)) 
    q0_reg_i_33__0
       (.I0(\grp_computeHistogram1_fu_987/lut12_q0 [6]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(\grp_computeHistogram1_fu_987/lut12_q0 [7]),
        .O(q0_reg_i_33__0_n_8));
  LUT4 #(
    .INIT(16'h2F02)) 
    q0_reg_i_34__0
       (.I0(\grp_computeHistogram1_fu_987/lut12_q0 [4]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(\grp_computeHistogram1_fu_987/lut12_q0 [5]),
        .O(q0_reg_i_34__0_n_8));
  LUT4 #(
    .INIT(16'h2F02)) 
    q0_reg_i_35__0
       (.I0(\grp_computeHistogram1_fu_987/lut12_q0 [2]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(\grp_computeHistogram1_fu_987/lut12_q0 [3]),
        .O(q0_reg_i_35__0_n_8));
  LUT4 #(
    .INIT(16'h2F02)) 
    q0_reg_i_36__0
       (.I0(\grp_computeHistogram1_fu_987/lut12_q0 [0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\grp_computeHistogram1_fu_987/lut12_q0 [1]),
        .O(q0_reg_i_36__0_n_8));
  LUT4 #(
    .INIT(16'h9009)) 
    q0_reg_i_37
       (.I0(\grp_computeHistogram1_fu_987/lut12_q0 [6]),
        .I1(Q[6]),
        .I2(\grp_computeHistogram1_fu_987/lut12_q0 [7]),
        .I3(Q[7]),
        .O(q0_reg_i_37_n_8));
  LUT4 #(
    .INIT(16'h9009)) 
    q0_reg_i_38
       (.I0(\grp_computeHistogram1_fu_987/lut12_q0 [4]),
        .I1(Q[4]),
        .I2(\grp_computeHistogram1_fu_987/lut12_q0 [5]),
        .I3(Q[5]),
        .O(q0_reg_i_38_n_8));
  LUT4 #(
    .INIT(16'h9009)) 
    q0_reg_i_39
       (.I0(\grp_computeHistogram1_fu_987/lut12_q0 [2]),
        .I1(Q[2]),
        .I2(\grp_computeHistogram1_fu_987/lut12_q0 [3]),
        .I3(Q[3]),
        .O(q0_reg_i_39_n_8));
  LUT3 #(
    .INIT(8'hAC)) 
    q0_reg_i_3__0
       (.I0(\ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg[7] [7]),
        .I1(\ap_pipeline_reg_pp0_iter6_tmp_103_reg_2348_reg[7] [7]),
        .I2(q0_reg_i_21__1_n_8),
        .O(q0_reg_0[7]));
  LUT4 #(
    .INIT(16'h9009)) 
    q0_reg_i_40
       (.I0(\grp_computeHistogram1_fu_987/lut12_q0 [0]),
        .I1(Q[0]),
        .I2(\grp_computeHistogram1_fu_987/lut12_q0 [1]),
        .I3(Q[1]),
        .O(q0_reg_i_40_n_8));
  LUT3 #(
    .INIT(8'hAC)) 
    q0_reg_i_4__0
       (.I0(\ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg[7] [6]),
        .I1(\ap_pipeline_reg_pp0_iter6_tmp_103_reg_2348_reg[7] [6]),
        .I2(q0_reg_i_21__1_n_8),
        .O(q0_reg_0[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    q0_reg_i_5__0
       (.I0(\ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg[7] [5]),
        .I1(\ap_pipeline_reg_pp0_iter6_tmp_103_reg_2348_reg[7] [5]),
        .I2(q0_reg_i_21__1_n_8),
        .O(q0_reg_0[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    q0_reg_i_6__0
       (.I0(\ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg[7] [4]),
        .I1(\ap_pipeline_reg_pp0_iter6_tmp_103_reg_2348_reg[7] [4]),
        .I2(q0_reg_i_21__1_n_8),
        .O(q0_reg_0[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    q0_reg_i_7__0
       (.I0(\ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg[7] [3]),
        .I1(\ap_pipeline_reg_pp0_iter6_tmp_103_reg_2348_reg[7] [3]),
        .I2(q0_reg_i_21__1_n_8),
        .O(q0_reg_0[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    q0_reg_i_8__0
       (.I0(\ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg[7] [2]),
        .I1(\ap_pipeline_reg_pp0_iter6_tmp_103_reg_2348_reg[7] [2]),
        .I2(q0_reg_i_21__1_n_8),
        .O(q0_reg_0[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    q0_reg_i_9__0
       (.I0(\ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg[7] [1]),
        .I1(\ap_pipeline_reg_pp0_iter6_tmp_103_reg_2348_reg[7] [1]),
        .I2(q0_reg_i_21__1_n_8),
        .O(q0_reg_0[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tmp_104_reg_2384[0]_i_11 
       (.I0(\ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[5] [4]),
        .I1(\ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[5] [2]),
        .I2(\ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[5] [0]),
        .I3(\ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[5] [1]),
        .I4(\ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[5] [3]),
        .I5(\ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[5] [5]),
        .O(\tmp_104_reg_2384_reg[0] ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_104_reg_2384[0]_i_12 
       (.I0(\ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[5] [0]),
        .I1(\ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[5] [1]),
        .O(\tmp_104_reg_2384_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFBFA0000080A)) 
    \tmp_105_reg_2418[0]_i_1 
       (.I0(tmp_105_fu_1740_p2),
        .I1(\ap_pipeline_reg_pp0_iter6_or_cond_reg_2328_reg[0] ),
        .I2(\tmp_102_reg_2400_reg[0] ),
        .I3(\ap_pipeline_reg_pp0_iter6_tmp_98_reg_2324_reg[0] ),
        .I4(\ap_pipeline_reg_pp0_iter6_exitcond_flatten3_reg_1895_reg[0] ),
        .I5(\tmp_105_reg_2418_reg[0]_0 ),
        .O(\tmp_105_reg_2418_reg[0] ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_105_reg_2418[0]_i_10 
       (.I0(lut1_q0[0]),
        .I1(\abs_reg_2393_reg[7]_0 [0]),
        .I2(lut1_q0[1]),
        .I3(\abs_reg_2393_reg[7]_0 [1]),
        .O(\tmp_105_reg_2418[0]_i_10_n_8 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_105_reg_2418[0]_i_3 
       (.I0(lut1_q0[6]),
        .I1(\abs_reg_2393_reg[7]_0 [6]),
        .I2(\abs_reg_2393_reg[7]_0 [7]),
        .I3(lut1_q0[7]),
        .O(\tmp_105_reg_2418[0]_i_3_n_8 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_105_reg_2418[0]_i_4 
       (.I0(lut1_q0[4]),
        .I1(\abs_reg_2393_reg[7]_0 [4]),
        .I2(\abs_reg_2393_reg[7]_0 [5]),
        .I3(lut1_q0[5]),
        .O(\tmp_105_reg_2418[0]_i_4_n_8 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_105_reg_2418[0]_i_5 
       (.I0(lut1_q0[2]),
        .I1(\abs_reg_2393_reg[7]_0 [2]),
        .I2(\abs_reg_2393_reg[7]_0 [3]),
        .I3(lut1_q0[3]),
        .O(\tmp_105_reg_2418[0]_i_5_n_8 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_105_reg_2418[0]_i_6 
       (.I0(lut1_q0[0]),
        .I1(\abs_reg_2393_reg[7]_0 [0]),
        .I2(\abs_reg_2393_reg[7]_0 [1]),
        .I3(lut1_q0[1]),
        .O(\tmp_105_reg_2418[0]_i_6_n_8 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_105_reg_2418[0]_i_7 
       (.I0(lut1_q0[6]),
        .I1(\abs_reg_2393_reg[7]_0 [6]),
        .I2(lut1_q0[7]),
        .I3(\abs_reg_2393_reg[7]_0 [7]),
        .O(\tmp_105_reg_2418[0]_i_7_n_8 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_105_reg_2418[0]_i_8 
       (.I0(lut1_q0[4]),
        .I1(\abs_reg_2393_reg[7]_0 [4]),
        .I2(lut1_q0[5]),
        .I3(\abs_reg_2393_reg[7]_0 [5]),
        .O(\tmp_105_reg_2418[0]_i_8_n_8 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_105_reg_2418[0]_i_9 
       (.I0(lut1_q0[2]),
        .I1(\abs_reg_2393_reg[7]_0 [2]),
        .I2(lut1_q0[3]),
        .I3(\abs_reg_2393_reg[7]_0 [3]),
        .O(\tmp_105_reg_2418[0]_i_9_n_8 ));
  CARRY4 \tmp_105_reg_2418_reg[0]_i_2 
       (.CI(1'b0),
        .CO({tmp_105_fu_1740_p2,\tmp_105_reg_2418_reg[0]_i_2_n_9 ,\tmp_105_reg_2418_reg[0]_i_2_n_10 ,\tmp_105_reg_2418_reg[0]_i_2_n_11 }),
        .CYINIT(1'b0),
        .DI({\tmp_105_reg_2418[0]_i_3_n_8 ,\tmp_105_reg_2418[0]_i_4_n_8 ,\tmp_105_reg_2418[0]_i_5_n_8 ,\tmp_105_reg_2418[0]_i_6_n_8 }),
        .O(\NLW_tmp_105_reg_2418_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_105_reg_2418[0]_i_7_n_8 ,\tmp_105_reg_2418[0]_i_8_n_8 ,\tmp_105_reg_2418[0]_i_9_n_8 ,\tmp_105_reg_2418[0]_i_10_n_8 }));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \tmp_106_reg_2409[0]_i_1 
       (.I0(tmp_106_fu_1735_p2),
        .I1(\ap_pipeline_reg_pp0_iter6_exitcond_flatten3_reg_1895_reg[0] ),
        .I2(\ap_pipeline_reg_pp0_iter6_or_cond_reg_2328_reg[0] ),
        .I3(\ap_pipeline_reg_pp0_iter6_tmp_98_reg_2324_reg[0] ),
        .I4(\tmp_104_reg_2384_reg[0]_1 ),
        .I5(\tmp_106_reg_2409_reg[0]_0 ),
        .O(\tmp_106_reg_2409_reg[0] ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_70_reg_2418[0]_i_10 
       (.I0(\grp_computeHistogram1_fu_987/lut12_q0 [0]),
        .I1(\abs_reg_2393_reg[7] [0]),
        .I2(\grp_computeHistogram1_fu_987/lut12_q0 [1]),
        .I3(\abs_reg_2393_reg[7] [1]),
        .O(\tmp_70_reg_2418[0]_i_10_n_8 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_70_reg_2418[0]_i_3 
       (.I0(\grp_computeHistogram1_fu_987/lut12_q0 [6]),
        .I1(\abs_reg_2393_reg[7] [6]),
        .I2(\abs_reg_2393_reg[7] [7]),
        .I3(\grp_computeHistogram1_fu_987/lut12_q0 [7]),
        .O(\tmp_70_reg_2418[0]_i_3_n_8 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_70_reg_2418[0]_i_4 
       (.I0(\grp_computeHistogram1_fu_987/lut12_q0 [4]),
        .I1(\abs_reg_2393_reg[7] [4]),
        .I2(\abs_reg_2393_reg[7] [5]),
        .I3(\grp_computeHistogram1_fu_987/lut12_q0 [5]),
        .O(\tmp_70_reg_2418[0]_i_4_n_8 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_70_reg_2418[0]_i_5 
       (.I0(\grp_computeHistogram1_fu_987/lut12_q0 [2]),
        .I1(\abs_reg_2393_reg[7] [2]),
        .I2(\abs_reg_2393_reg[7] [3]),
        .I3(\grp_computeHistogram1_fu_987/lut12_q0 [3]),
        .O(\tmp_70_reg_2418[0]_i_5_n_8 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_70_reg_2418[0]_i_6 
       (.I0(\grp_computeHistogram1_fu_987/lut12_q0 [0]),
        .I1(\abs_reg_2393_reg[7] [0]),
        .I2(\abs_reg_2393_reg[7] [1]),
        .I3(\grp_computeHistogram1_fu_987/lut12_q0 [1]),
        .O(\tmp_70_reg_2418[0]_i_6_n_8 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_70_reg_2418[0]_i_7 
       (.I0(\grp_computeHistogram1_fu_987/lut12_q0 [6]),
        .I1(\abs_reg_2393_reg[7] [6]),
        .I2(\grp_computeHistogram1_fu_987/lut12_q0 [7]),
        .I3(\abs_reg_2393_reg[7] [7]),
        .O(\tmp_70_reg_2418[0]_i_7_n_8 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_70_reg_2418[0]_i_8 
       (.I0(\grp_computeHistogram1_fu_987/lut12_q0 [4]),
        .I1(\abs_reg_2393_reg[7] [4]),
        .I2(\grp_computeHistogram1_fu_987/lut12_q0 [5]),
        .I3(\abs_reg_2393_reg[7] [5]),
        .O(\tmp_70_reg_2418[0]_i_8_n_8 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_70_reg_2418[0]_i_9 
       (.I0(\grp_computeHistogram1_fu_987/lut12_q0 [2]),
        .I1(\abs_reg_2393_reg[7] [2]),
        .I2(\grp_computeHistogram1_fu_987/lut12_q0 [3]),
        .I3(\abs_reg_2393_reg[7] [3]),
        .O(\tmp_70_reg_2418[0]_i_9_n_8 ));
  CARRY4 \tmp_70_reg_2418_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\tmp_70_reg_2418_reg[0] ,\tmp_70_reg_2418_reg[0]_i_2_n_9 ,\tmp_70_reg_2418_reg[0]_i_2_n_10 ,\tmp_70_reg_2418_reg[0]_i_2_n_11 }),
        .CYINIT(1'b0),
        .DI({\tmp_70_reg_2418[0]_i_3_n_8 ,\tmp_70_reg_2418[0]_i_4_n_8 ,\tmp_70_reg_2418[0]_i_5_n_8 ,\tmp_70_reg_2418[0]_i_6_n_8 }),
        .O(\NLW_tmp_70_reg_2418_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_70_reg_2418[0]_i_7_n_8 ,\tmp_70_reg_2418[0]_i_8_n_8 ,\tmp_70_reg_2418[0]_i_9_n_8 ,\tmp_70_reg_2418[0]_i_10_n_8 }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_computeHistogram0dEe
   (DOBDO,
    \tmp_73_reg_2427_reg[0] ,
    \tmp_72_reg_2436_reg[0] ,
    q0_reg,
    ADDRARDADDR,
    lut3_ce0,
    \tmp_108_reg_2427_reg[0] ,
    \tmp_107_reg_2436_reg[0] ,
    ap_clk,
    lut2_ce0,
    lut23_ce0,
    \ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg[7] ,
    \ap_pipeline_reg_pp0_iter6_tmp_65_reg_2360_reg[7] ,
    \ap_pipeline_reg_pp0_iter7_abs2_reg_2377_reg[7] ,
    \ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7] ,
    S,
    \ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_0 ,
    \ap_pipeline_reg_pp0_iter6_exitcond_flatten3_reg_1895_reg[0] ,
    \ap_pipeline_reg_pp0_iter6_or_cond_reg_2328_reg[0] ,
    \ap_pipeline_reg_pp0_iter6_tmp_98_reg_2324_reg[0] ,
    \tmp_104_reg_2384_reg[0] ,
    Q,
    \ap_pipeline_reg_pp0_iter7_tmp_101_reg_2360_reg[7] ,
    \ap_pipeline_reg_pp0_iter7_exitcond_flatten3_reg_1895_reg[0] ,
    \tmp_106_reg_2409_reg[0] ,
    ap_enable_reg_pp0_iter8,
    \tmp_105_reg_2418_reg[0] ,
    \ap_pipeline_reg_pp0_iter7_exitcond_flatten3_reg_1895_reg[0]_0 ,
    \ap_pipeline_reg_pp0_iter7_tmp_102_reg_2400_reg[0] ,
    \ap_pipeline_reg_pp0_iter7_tmp_98_reg_2324_reg[0] ,
    \ap_pipeline_reg_pp0_iter7_or_cond_reg_2328_reg[0] ,
    \ap_pipeline_reg_pp0_iter7_abs5_reg_2377_reg[7] ,
    \ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_1 ,
    tmp_108_reg_2427,
    \tmp_107_reg_2436_reg[0]_0 ,
    \ap_pipeline_reg_pp0_iter7_or_cond_reg_2328_reg[0]_0 );
  output [7:0]DOBDO;
  output [0:0]\tmp_73_reg_2427_reg[0] ;
  output [0:0]\tmp_72_reg_2436_reg[0] ;
  output q0_reg;
  output [7:0]ADDRARDADDR;
  output lut3_ce0;
  output \tmp_108_reg_2427_reg[0] ;
  output \tmp_107_reg_2436_reg[0] ;
  input ap_clk;
  input lut2_ce0;
  input lut23_ce0;
  input [7:0]\ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg[7] ;
  input [7:0]\ap_pipeline_reg_pp0_iter6_tmp_65_reg_2360_reg[7] ;
  input [7:0]\ap_pipeline_reg_pp0_iter7_abs2_reg_2377_reg[7] ;
  input [7:0]\ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7] ;
  input [3:0]S;
  input [3:0]\ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_0 ;
  input \ap_pipeline_reg_pp0_iter6_exitcond_flatten3_reg_1895_reg[0] ;
  input \ap_pipeline_reg_pp0_iter6_or_cond_reg_2328_reg[0] ;
  input \ap_pipeline_reg_pp0_iter6_tmp_98_reg_2324_reg[0] ;
  input \tmp_104_reg_2384_reg[0] ;
  input [7:0]Q;
  input [7:0]\ap_pipeline_reg_pp0_iter7_tmp_101_reg_2360_reg[7] ;
  input \ap_pipeline_reg_pp0_iter7_exitcond_flatten3_reg_1895_reg[0] ;
  input \tmp_106_reg_2409_reg[0] ;
  input ap_enable_reg_pp0_iter8;
  input \tmp_105_reg_2418_reg[0] ;
  input \ap_pipeline_reg_pp0_iter7_exitcond_flatten3_reg_1895_reg[0]_0 ;
  input \ap_pipeline_reg_pp0_iter7_tmp_102_reg_2400_reg[0] ;
  input \ap_pipeline_reg_pp0_iter7_tmp_98_reg_2324_reg[0] ;
  input \ap_pipeline_reg_pp0_iter7_or_cond_reg_2328_reg[0] ;
  input [7:0]\ap_pipeline_reg_pp0_iter7_abs5_reg_2377_reg[7] ;
  input [7:0]\ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_1 ;
  input tmp_108_reg_2427;
  input \tmp_107_reg_2436_reg[0]_0 ;
  input \ap_pipeline_reg_pp0_iter7_or_cond_reg_2328_reg[0]_0 ;

  wire [7:0]ADDRARDADDR;
  wire [7:0]DOBDO;
  wire [7:0]Q;
  wire [3:0]S;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter8;
  wire \ap_pipeline_reg_pp0_iter6_exitcond_flatten3_reg_1895_reg[0] ;
  wire \ap_pipeline_reg_pp0_iter6_or_cond_reg_2328_reg[0] ;
  wire [7:0]\ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg[7] ;
  wire [7:0]\ap_pipeline_reg_pp0_iter6_tmp_65_reg_2360_reg[7] ;
  wire \ap_pipeline_reg_pp0_iter6_tmp_98_reg_2324_reg[0] ;
  wire [7:0]\ap_pipeline_reg_pp0_iter7_abs2_reg_2377_reg[7] ;
  wire [7:0]\ap_pipeline_reg_pp0_iter7_abs5_reg_2377_reg[7] ;
  wire [7:0]\ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7] ;
  wire [3:0]\ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_0 ;
  wire [7:0]\ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_1 ;
  wire \ap_pipeline_reg_pp0_iter7_exitcond_flatten3_reg_1895_reg[0] ;
  wire \ap_pipeline_reg_pp0_iter7_exitcond_flatten3_reg_1895_reg[0]_0 ;
  wire \ap_pipeline_reg_pp0_iter7_or_cond_reg_2328_reg[0] ;
  wire \ap_pipeline_reg_pp0_iter7_or_cond_reg_2328_reg[0]_0 ;
  wire [7:0]\ap_pipeline_reg_pp0_iter7_tmp_101_reg_2360_reg[7] ;
  wire \ap_pipeline_reg_pp0_iter7_tmp_102_reg_2400_reg[0] ;
  wire \ap_pipeline_reg_pp0_iter7_tmp_98_reg_2324_reg[0] ;
  wire lut23_ce0;
  wire lut2_ce0;
  wire lut3_ce0;
  wire q0_reg;
  wire \tmp_104_reg_2384_reg[0] ;
  wire \tmp_105_reg_2418_reg[0] ;
  wire \tmp_106_reg_2409_reg[0] ;
  wire \tmp_107_reg_2436_reg[0] ;
  wire \tmp_107_reg_2436_reg[0]_0 ;
  wire tmp_108_reg_2427;
  wire \tmp_108_reg_2427_reg[0] ;
  wire [0:0]\tmp_72_reg_2436_reg[0] ;
  wire [0:0]\tmp_73_reg_2427_reg[0] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_computeHistogram0dEe_rom computeHistogram0dEe_rom_U
       (.ADDRARDADDR(ADDRARDADDR),
        .DOBDO(DOBDO),
        .Q(Q),
        .S(S),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter8(ap_enable_reg_pp0_iter8),
        .\ap_pipeline_reg_pp0_iter6_exitcond_flatten3_reg_1895_reg[0] (\ap_pipeline_reg_pp0_iter6_exitcond_flatten3_reg_1895_reg[0] ),
        .\ap_pipeline_reg_pp0_iter6_or_cond_reg_2328_reg[0] (\ap_pipeline_reg_pp0_iter6_or_cond_reg_2328_reg[0] ),
        .\ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg[7] (\ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg[7] ),
        .\ap_pipeline_reg_pp0_iter6_tmp_65_reg_2360_reg[7] (\ap_pipeline_reg_pp0_iter6_tmp_65_reg_2360_reg[7] ),
        .\ap_pipeline_reg_pp0_iter6_tmp_98_reg_2324_reg[0] (\ap_pipeline_reg_pp0_iter6_tmp_98_reg_2324_reg[0] ),
        .\ap_pipeline_reg_pp0_iter7_abs2_reg_2377_reg[7] (\ap_pipeline_reg_pp0_iter7_abs2_reg_2377_reg[7] ),
        .\ap_pipeline_reg_pp0_iter7_abs5_reg_2377_reg[7] (\ap_pipeline_reg_pp0_iter7_abs5_reg_2377_reg[7] ),
        .\ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7] (\ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7] ),
        .\ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_0 (\ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_0 ),
        .\ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_1 (\ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_1 ),
        .\ap_pipeline_reg_pp0_iter7_exitcond_flatten3_reg_1895_reg[0] (\ap_pipeline_reg_pp0_iter7_exitcond_flatten3_reg_1895_reg[0] ),
        .\ap_pipeline_reg_pp0_iter7_exitcond_flatten3_reg_1895_reg[0]_0 (\ap_pipeline_reg_pp0_iter7_exitcond_flatten3_reg_1895_reg[0]_0 ),
        .\ap_pipeline_reg_pp0_iter7_or_cond_reg_2328_reg[0] (\ap_pipeline_reg_pp0_iter7_or_cond_reg_2328_reg[0] ),
        .\ap_pipeline_reg_pp0_iter7_or_cond_reg_2328_reg[0]_0 (\ap_pipeline_reg_pp0_iter7_or_cond_reg_2328_reg[0]_0 ),
        .\ap_pipeline_reg_pp0_iter7_tmp_101_reg_2360_reg[7] (\ap_pipeline_reg_pp0_iter7_tmp_101_reg_2360_reg[7] ),
        .\ap_pipeline_reg_pp0_iter7_tmp_102_reg_2400_reg[0] (\ap_pipeline_reg_pp0_iter7_tmp_102_reg_2400_reg[0] ),
        .\ap_pipeline_reg_pp0_iter7_tmp_98_reg_2324_reg[0] (\ap_pipeline_reg_pp0_iter7_tmp_98_reg_2324_reg[0] ),
        .lut23_ce0(lut23_ce0),
        .lut2_ce0(lut2_ce0),
        .lut3_ce0(lut3_ce0),
        .q0_reg_0(q0_reg),
        .\tmp_104_reg_2384_reg[0] (\tmp_104_reg_2384_reg[0] ),
        .\tmp_105_reg_2418_reg[0] (\tmp_105_reg_2418_reg[0] ),
        .\tmp_106_reg_2409_reg[0] (\tmp_106_reg_2409_reg[0] ),
        .\tmp_107_reg_2436_reg[0] (\tmp_107_reg_2436_reg[0] ),
        .\tmp_107_reg_2436_reg[0]_0 (\tmp_107_reg_2436_reg[0]_0 ),
        .tmp_108_reg_2427(tmp_108_reg_2427),
        .\tmp_108_reg_2427_reg[0] (\tmp_108_reg_2427_reg[0] ),
        .\tmp_72_reg_2436_reg[0] (\tmp_72_reg_2436_reg[0] ),
        .\tmp_73_reg_2427_reg[0] (\tmp_73_reg_2427_reg[0] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_computeHistogram0dEe_rom
   (DOBDO,
    \tmp_73_reg_2427_reg[0] ,
    \tmp_72_reg_2436_reg[0] ,
    q0_reg_0,
    ADDRARDADDR,
    lut3_ce0,
    \tmp_108_reg_2427_reg[0] ,
    \tmp_107_reg_2436_reg[0] ,
    ap_clk,
    lut2_ce0,
    lut23_ce0,
    \ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg[7] ,
    \ap_pipeline_reg_pp0_iter6_tmp_65_reg_2360_reg[7] ,
    \ap_pipeline_reg_pp0_iter7_abs2_reg_2377_reg[7] ,
    \ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7] ,
    S,
    \ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_0 ,
    \ap_pipeline_reg_pp0_iter6_exitcond_flatten3_reg_1895_reg[0] ,
    \ap_pipeline_reg_pp0_iter6_or_cond_reg_2328_reg[0] ,
    \ap_pipeline_reg_pp0_iter6_tmp_98_reg_2324_reg[0] ,
    \tmp_104_reg_2384_reg[0] ,
    Q,
    \ap_pipeline_reg_pp0_iter7_tmp_101_reg_2360_reg[7] ,
    \ap_pipeline_reg_pp0_iter7_exitcond_flatten3_reg_1895_reg[0] ,
    \tmp_106_reg_2409_reg[0] ,
    ap_enable_reg_pp0_iter8,
    \tmp_105_reg_2418_reg[0] ,
    \ap_pipeline_reg_pp0_iter7_exitcond_flatten3_reg_1895_reg[0]_0 ,
    \ap_pipeline_reg_pp0_iter7_tmp_102_reg_2400_reg[0] ,
    \ap_pipeline_reg_pp0_iter7_tmp_98_reg_2324_reg[0] ,
    \ap_pipeline_reg_pp0_iter7_or_cond_reg_2328_reg[0] ,
    \ap_pipeline_reg_pp0_iter7_abs5_reg_2377_reg[7] ,
    \ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_1 ,
    tmp_108_reg_2427,
    \tmp_107_reg_2436_reg[0]_0 ,
    \ap_pipeline_reg_pp0_iter7_or_cond_reg_2328_reg[0]_0 );
  output [7:0]DOBDO;
  output [0:0]\tmp_73_reg_2427_reg[0] ;
  output [0:0]\tmp_72_reg_2436_reg[0] ;
  output q0_reg_0;
  output [7:0]ADDRARDADDR;
  output lut3_ce0;
  output \tmp_108_reg_2427_reg[0] ;
  output \tmp_107_reg_2436_reg[0] ;
  input ap_clk;
  input lut2_ce0;
  input lut23_ce0;
  input [7:0]\ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg[7] ;
  input [7:0]\ap_pipeline_reg_pp0_iter6_tmp_65_reg_2360_reg[7] ;
  input [7:0]\ap_pipeline_reg_pp0_iter7_abs2_reg_2377_reg[7] ;
  input [7:0]\ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7] ;
  input [3:0]S;
  input [3:0]\ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_0 ;
  input \ap_pipeline_reg_pp0_iter6_exitcond_flatten3_reg_1895_reg[0] ;
  input \ap_pipeline_reg_pp0_iter6_or_cond_reg_2328_reg[0] ;
  input \ap_pipeline_reg_pp0_iter6_tmp_98_reg_2324_reg[0] ;
  input \tmp_104_reg_2384_reg[0] ;
  input [7:0]Q;
  input [7:0]\ap_pipeline_reg_pp0_iter7_tmp_101_reg_2360_reg[7] ;
  input \ap_pipeline_reg_pp0_iter7_exitcond_flatten3_reg_1895_reg[0] ;
  input \tmp_106_reg_2409_reg[0] ;
  input ap_enable_reg_pp0_iter8;
  input \tmp_105_reg_2418_reg[0] ;
  input \ap_pipeline_reg_pp0_iter7_exitcond_flatten3_reg_1895_reg[0]_0 ;
  input \ap_pipeline_reg_pp0_iter7_tmp_102_reg_2400_reg[0] ;
  input \ap_pipeline_reg_pp0_iter7_tmp_98_reg_2324_reg[0] ;
  input \ap_pipeline_reg_pp0_iter7_or_cond_reg_2328_reg[0] ;
  input [7:0]\ap_pipeline_reg_pp0_iter7_abs5_reg_2377_reg[7] ;
  input [7:0]\ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_1 ;
  input tmp_108_reg_2427;
  input \tmp_107_reg_2436_reg[0]_0 ;
  input \ap_pipeline_reg_pp0_iter7_or_cond_reg_2328_reg[0]_0 ;

  wire [7:0]ADDRARDADDR;
  wire [7:0]DOBDO;
  wire [7:0]Q;
  wire [3:0]S;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter8;
  wire \ap_pipeline_reg_pp0_iter6_exitcond_flatten3_reg_1895_reg[0] ;
  wire \ap_pipeline_reg_pp0_iter6_or_cond_reg_2328_reg[0] ;
  wire [7:0]\ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg[7] ;
  wire [7:0]\ap_pipeline_reg_pp0_iter6_tmp_65_reg_2360_reg[7] ;
  wire \ap_pipeline_reg_pp0_iter6_tmp_98_reg_2324_reg[0] ;
  wire [7:0]\ap_pipeline_reg_pp0_iter7_abs2_reg_2377_reg[7] ;
  wire [7:0]\ap_pipeline_reg_pp0_iter7_abs5_reg_2377_reg[7] ;
  wire [7:0]\ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7] ;
  wire [3:0]\ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_0 ;
  wire [7:0]\ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_1 ;
  wire \ap_pipeline_reg_pp0_iter7_exitcond_flatten3_reg_1895_reg[0] ;
  wire \ap_pipeline_reg_pp0_iter7_exitcond_flatten3_reg_1895_reg[0]_0 ;
  wire \ap_pipeline_reg_pp0_iter7_or_cond_reg_2328_reg[0] ;
  wire \ap_pipeline_reg_pp0_iter7_or_cond_reg_2328_reg[0]_0 ;
  wire [7:0]\ap_pipeline_reg_pp0_iter7_tmp_101_reg_2360_reg[7] ;
  wire \ap_pipeline_reg_pp0_iter7_tmp_102_reg_2400_reg[0] ;
  wire \ap_pipeline_reg_pp0_iter7_tmp_98_reg_2324_reg[0] ;
  wire [8:8]\grp_computeHistogram1_fu_987/lut23_q0 ;
  wire lut23_ce0;
  wire lut2_ce0;
  wire [8:0]lut2_q0;
  wire lut3_ce0;
  wire q0_reg_0;
  wire q0_reg_i_21_n_8;
  wire q0_reg_i_25__0_n_10;
  wire q0_reg_i_25__0_n_11;
  wire q0_reg_i_25__0_n_8;
  wire q0_reg_i_25__0_n_9;
  wire q0_reg_i_26__0_n_8;
  wire q0_reg_i_27__0_n_10;
  wire q0_reg_i_27__0_n_11;
  wire q0_reg_i_27__0_n_8;
  wire q0_reg_i_27__0_n_9;
  wire q0_reg_i_28__0_n_8;
  wire q0_reg_i_29__0_n_8;
  wire q0_reg_i_30__0_n_8;
  wire q0_reg_i_31__0_n_8;
  wire q0_reg_i_32__0_n_8;
  wire q0_reg_i_33_n_8;
  wire q0_reg_i_34_n_8;
  wire q0_reg_i_35_n_8;
  wire q0_reg_i_36_n_8;
  wire q0_reg_i_37__0_n_8;
  wire q0_reg_i_38__0_n_8;
  wire q0_reg_i_39__0_n_8;
  wire q0_reg_i_40__0_n_8;
  wire \tmp_104_reg_2384_reg[0] ;
  wire \tmp_105_reg_2418_reg[0] ;
  wire \tmp_106_reg_2409_reg[0] ;
  wire tmp_107_fu_1757_p2;
  wire \tmp_107_reg_2436[0]_i_10_n_8 ;
  wire \tmp_107_reg_2436[0]_i_11_n_8 ;
  wire \tmp_107_reg_2436[0]_i_12_n_8 ;
  wire \tmp_107_reg_2436[0]_i_13_n_8 ;
  wire \tmp_107_reg_2436[0]_i_5_n_8 ;
  wire \tmp_107_reg_2436[0]_i_6_n_8 ;
  wire \tmp_107_reg_2436[0]_i_7_n_8 ;
  wire \tmp_107_reg_2436[0]_i_8_n_8 ;
  wire \tmp_107_reg_2436[0]_i_9_n_8 ;
  wire \tmp_107_reg_2436_reg[0] ;
  wire \tmp_107_reg_2436_reg[0]_0 ;
  wire \tmp_107_reg_2436_reg[0]_i_4_n_10 ;
  wire \tmp_107_reg_2436_reg[0]_i_4_n_11 ;
  wire \tmp_107_reg_2436_reg[0]_i_4_n_8 ;
  wire \tmp_107_reg_2436_reg[0]_i_4_n_9 ;
  wire tmp_108_fu_1748_p2;
  wire tmp_108_reg_2427;
  wire \tmp_108_reg_2427_reg[0] ;
  wire \tmp_72_reg_2436[0]_i_5_n_8 ;
  wire \tmp_72_reg_2436[0]_i_6_n_8 ;
  wire \tmp_72_reg_2436[0]_i_7_n_8 ;
  wire \tmp_72_reg_2436[0]_i_8_n_8 ;
  wire \tmp_72_reg_2436[0]_i_9_n_8 ;
  wire [0:0]\tmp_72_reg_2436_reg[0] ;
  wire \tmp_72_reg_2436_reg[0]_i_4_n_10 ;
  wire \tmp_72_reg_2436_reg[0]_i_4_n_11 ;
  wire \tmp_72_reg_2436_reg[0]_i_4_n_8 ;
  wire \tmp_72_reg_2436_reg[0]_i_4_n_9 ;
  wire [0:0]\tmp_73_reg_2427_reg[0] ;
  wire [15:9]NLW_q0_reg_DOADO_UNCONNECTED;
  wire [15:9]NLW_q0_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPBDOP_UNCONNECTED;
  wire [3:1]NLW_q0_reg_i_20__0_CO_UNCONNECTED;
  wire [3:0]NLW_q0_reg_i_20__0_O_UNCONNECTED;
  wire [3:1]NLW_q0_reg_i_23__0_CO_UNCONNECTED;
  wire [3:0]NLW_q0_reg_i_23__0_O_UNCONNECTED;
  wire [3:0]NLW_q0_reg_i_25__0_O_UNCONNECTED;
  wire [3:0]NLW_q0_reg_i_27__0_O_UNCONNECTED;
  wire [3:1]\NLW_tmp_107_reg_2436_reg[0]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_107_reg_2436_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_107_reg_2436_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_72_reg_2436_reg[0]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_72_reg_2436_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_72_reg_2436_reg[0]_i_4_O_UNCONNECTED ;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2304" *) 
  (* RTL_RAM_NAME = "q0" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "8" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h001900180016001400130011000F000D000C000A000800060005000300010000),
    .INIT_01(256'h0035003300320030002E002C002B002900270026002400220020001F001D001B),
    .INIT_02(256'h0051004F004D004C004A00480046004500430041003F003E003C003A00390037),
    .INIT_03(256'h006C006B006900670066006400620060005F005D005B00590058005600540053),
    .INIT_04(256'h00880086008500830081007F007E007C007A007900770075007300720070006E),
    .INIT_05(256'h00A400A200A0009F009D009B009900980096009400930091008F008D008C008A),
    .INIT_06(256'h00BF00BE00BC00BA00B900B700B500B300B200B000AE00AC00AB00A900A700A6),
    .INIT_07(256'h00DB00D900D800D600D400D200D100CF00CD00CC00CA00C800C600C500C300C1),
    .INIT_08(256'h00F700F500F300F200F000EE00EC00EB00E900E700E600E400E200E000DF00DD),
    .INIT_09(256'h01120111010F010D010C010A0108010601050103010100FF00FE00FC00FA00F9),
    .INIT_0A(256'h012E012C012B012901270126012401220120011F011D011B0119011801160114),
    .INIT_0B(256'h014A01480146014501430141013F013E013C013A013901370135013301320130),
    .INIT_0C(256'h0166016401620160015F015D015B015901580156015401520151014F014D014C),
    .INIT_0D(256'h0181017F017E017C017A017901770175017301720170016E016C016B01690167),
    .INIT_0E(256'h019D019B019901980196019401920191018F018D018C018A0188018601850183),
    .INIT_0F(256'h01B901B701B501B301B201B001AE01AC01AB01A901A701A501A401A201A0019F),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q0_reg
       (.ADDRARDADDR({1'b0,1'b0,\ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg[7] ,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,\ap_pipeline_reg_pp0_iter6_tmp_65_reg_2360_reg[7] ,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q0_reg_DOADO_UNCONNECTED[15:9],lut2_q0}),
        .DOBDO({NLW_q0_reg_DOBDO_UNCONNECTED[15:9],\grp_computeHistogram1_fu_987/lut23_q0 ,DOBDO}),
        .DOPADOP(NLW_q0_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q0_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(lut2_ce0),
        .ENBWREN(lut23_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'hB8)) 
    q0_reg_i_10__1
       (.I0(Q[0]),
        .I1(q0_reg_i_21_n_8),
        .I2(\ap_pipeline_reg_pp0_iter7_tmp_101_reg_2360_reg[7] [0]),
        .O(ADDRARDADDR[0]));
  LUT4 #(
    .INIT(16'h0010)) 
    q0_reg_i_19__1
       (.I0(\ap_pipeline_reg_pp0_iter6_exitcond_flatten3_reg_1895_reg[0] ),
        .I1(\ap_pipeline_reg_pp0_iter6_or_cond_reg_2328_reg[0] ),
        .I2(\ap_pipeline_reg_pp0_iter6_tmp_98_reg_2324_reg[0] ),
        .I3(\tmp_104_reg_2384_reg[0] ),
        .O(q0_reg_0));
  LUT5 #(
    .INIT(32'h02FF0000)) 
    q0_reg_i_1__1
       (.I0(\ap_pipeline_reg_pp0_iter7_exitcond_flatten3_reg_1895_reg[0] ),
        .I1(\tmp_106_reg_2409_reg[0] ),
        .I2(tmp_108_fu_1748_p2),
        .I3(q0_reg_i_21_n_8),
        .I4(ap_enable_reg_pp0_iter8),
        .O(lut3_ce0));
  CARRY4 q0_reg_i_20__0
       (.CI(q0_reg_i_25__0_n_8),
        .CO({NLW_q0_reg_i_20__0_CO_UNCONNECTED[3:1],tmp_108_fu_1748_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,lut2_q0[8]}),
        .O(NLW_q0_reg_i_20__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,q0_reg_i_26__0_n_8}));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFEFFFE)) 
    q0_reg_i_21
       (.I0(\tmp_105_reg_2418_reg[0] ),
        .I1(\ap_pipeline_reg_pp0_iter7_exitcond_flatten3_reg_1895_reg[0]_0 ),
        .I2(\ap_pipeline_reg_pp0_iter7_tmp_102_reg_2400_reg[0] ),
        .I3(\ap_pipeline_reg_pp0_iter7_tmp_98_reg_2324_reg[0] ),
        .I4(\ap_pipeline_reg_pp0_iter7_or_cond_reg_2328_reg[0] ),
        .I5(tmp_107_fu_1757_p2),
        .O(q0_reg_i_21_n_8));
  CARRY4 q0_reg_i_23__0
       (.CI(q0_reg_i_27__0_n_8),
        .CO({NLW_q0_reg_i_23__0_CO_UNCONNECTED[3:1],\tmp_73_reg_2427_reg[0] }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\grp_computeHistogram1_fu_987/lut23_q0 }),
        .O(NLW_q0_reg_i_23__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,q0_reg_i_28__0_n_8}));
  CARRY4 q0_reg_i_25__0
       (.CI(1'b0),
        .CO({q0_reg_i_25__0_n_8,q0_reg_i_25__0_n_9,q0_reg_i_25__0_n_10,q0_reg_i_25__0_n_11}),
        .CYINIT(1'b0),
        .DI({q0_reg_i_29__0_n_8,q0_reg_i_30__0_n_8,q0_reg_i_31__0_n_8,q0_reg_i_32__0_n_8}),
        .O(NLW_q0_reg_i_25__0_O_UNCONNECTED[3:0]),
        .S({q0_reg_i_33_n_8,q0_reg_i_34_n_8,q0_reg_i_35_n_8,q0_reg_i_36_n_8}));
  LUT1 #(
    .INIT(2'h1)) 
    q0_reg_i_26__0
       (.I0(lut2_q0[8]),
        .O(q0_reg_i_26__0_n_8));
  CARRY4 q0_reg_i_27__0
       (.CI(1'b0),
        .CO({q0_reg_i_27__0_n_8,q0_reg_i_27__0_n_9,q0_reg_i_27__0_n_10,q0_reg_i_27__0_n_11}),
        .CYINIT(1'b0),
        .DI({q0_reg_i_37__0_n_8,q0_reg_i_38__0_n_8,q0_reg_i_39__0_n_8,q0_reg_i_40__0_n_8}),
        .O(NLW_q0_reg_i_27__0_O_UNCONNECTED[3:0]),
        .S(S));
  LUT1 #(
    .INIT(2'h1)) 
    q0_reg_i_28__0
       (.I0(\grp_computeHistogram1_fu_987/lut23_q0 ),
        .O(q0_reg_i_28__0_n_8));
  LUT4 #(
    .INIT(16'h22B2)) 
    q0_reg_i_29__0
       (.I0(lut2_q0[7]),
        .I1(\ap_pipeline_reg_pp0_iter7_abs5_reg_2377_reg[7] [7]),
        .I2(lut2_q0[6]),
        .I3(\ap_pipeline_reg_pp0_iter7_abs5_reg_2377_reg[7] [6]),
        .O(q0_reg_i_29__0_n_8));
  LUT4 #(
    .INIT(16'h22B2)) 
    q0_reg_i_30__0
       (.I0(lut2_q0[5]),
        .I1(\ap_pipeline_reg_pp0_iter7_abs5_reg_2377_reg[7] [5]),
        .I2(lut2_q0[4]),
        .I3(\ap_pipeline_reg_pp0_iter7_abs5_reg_2377_reg[7] [4]),
        .O(q0_reg_i_30__0_n_8));
  LUT4 #(
    .INIT(16'h22B2)) 
    q0_reg_i_31__0
       (.I0(lut2_q0[3]),
        .I1(\ap_pipeline_reg_pp0_iter7_abs5_reg_2377_reg[7] [3]),
        .I2(lut2_q0[2]),
        .I3(\ap_pipeline_reg_pp0_iter7_abs5_reg_2377_reg[7] [2]),
        .O(q0_reg_i_31__0_n_8));
  LUT4 #(
    .INIT(16'h22B2)) 
    q0_reg_i_32__0
       (.I0(lut2_q0[1]),
        .I1(\ap_pipeline_reg_pp0_iter7_abs5_reg_2377_reg[7] [1]),
        .I2(lut2_q0[0]),
        .I3(\ap_pipeline_reg_pp0_iter7_abs5_reg_2377_reg[7] [0]),
        .O(q0_reg_i_32__0_n_8));
  LUT4 #(
    .INIT(16'h9009)) 
    q0_reg_i_33
       (.I0(\ap_pipeline_reg_pp0_iter7_abs5_reg_2377_reg[7] [7]),
        .I1(lut2_q0[7]),
        .I2(\ap_pipeline_reg_pp0_iter7_abs5_reg_2377_reg[7] [6]),
        .I3(lut2_q0[6]),
        .O(q0_reg_i_33_n_8));
  LUT4 #(
    .INIT(16'h9009)) 
    q0_reg_i_34
       (.I0(\ap_pipeline_reg_pp0_iter7_abs5_reg_2377_reg[7] [5]),
        .I1(lut2_q0[5]),
        .I2(\ap_pipeline_reg_pp0_iter7_abs5_reg_2377_reg[7] [4]),
        .I3(lut2_q0[4]),
        .O(q0_reg_i_34_n_8));
  LUT4 #(
    .INIT(16'h9009)) 
    q0_reg_i_35
       (.I0(\ap_pipeline_reg_pp0_iter7_abs5_reg_2377_reg[7] [3]),
        .I1(lut2_q0[3]),
        .I2(\ap_pipeline_reg_pp0_iter7_abs5_reg_2377_reg[7] [2]),
        .I3(lut2_q0[2]),
        .O(q0_reg_i_35_n_8));
  LUT4 #(
    .INIT(16'h9009)) 
    q0_reg_i_36
       (.I0(\ap_pipeline_reg_pp0_iter7_abs5_reg_2377_reg[7] [1]),
        .I1(lut2_q0[1]),
        .I2(\ap_pipeline_reg_pp0_iter7_abs5_reg_2377_reg[7] [0]),
        .I3(lut2_q0[0]),
        .O(q0_reg_i_36_n_8));
  LUT4 #(
    .INIT(16'h22B2)) 
    q0_reg_i_37__0
       (.I0(DOBDO[7]),
        .I1(\ap_pipeline_reg_pp0_iter7_abs2_reg_2377_reg[7] [7]),
        .I2(DOBDO[6]),
        .I3(\ap_pipeline_reg_pp0_iter7_abs2_reg_2377_reg[7] [6]),
        .O(q0_reg_i_37__0_n_8));
  LUT4 #(
    .INIT(16'h22B2)) 
    q0_reg_i_38__0
       (.I0(DOBDO[5]),
        .I1(\ap_pipeline_reg_pp0_iter7_abs2_reg_2377_reg[7] [5]),
        .I2(DOBDO[4]),
        .I3(\ap_pipeline_reg_pp0_iter7_abs2_reg_2377_reg[7] [4]),
        .O(q0_reg_i_38__0_n_8));
  LUT4 #(
    .INIT(16'h22B2)) 
    q0_reg_i_39__0
       (.I0(DOBDO[3]),
        .I1(\ap_pipeline_reg_pp0_iter7_abs2_reg_2377_reg[7] [3]),
        .I2(DOBDO[2]),
        .I3(\ap_pipeline_reg_pp0_iter7_abs2_reg_2377_reg[7] [2]),
        .O(q0_reg_i_39__0_n_8));
  LUT3 #(
    .INIT(8'hB8)) 
    q0_reg_i_3__1
       (.I0(Q[7]),
        .I1(q0_reg_i_21_n_8),
        .I2(\ap_pipeline_reg_pp0_iter7_tmp_101_reg_2360_reg[7] [7]),
        .O(ADDRARDADDR[7]));
  LUT4 #(
    .INIT(16'h22B2)) 
    q0_reg_i_40__0
       (.I0(DOBDO[1]),
        .I1(\ap_pipeline_reg_pp0_iter7_abs2_reg_2377_reg[7] [1]),
        .I2(DOBDO[0]),
        .I3(\ap_pipeline_reg_pp0_iter7_abs2_reg_2377_reg[7] [0]),
        .O(q0_reg_i_40__0_n_8));
  LUT3 #(
    .INIT(8'hB8)) 
    q0_reg_i_4__1
       (.I0(Q[6]),
        .I1(q0_reg_i_21_n_8),
        .I2(\ap_pipeline_reg_pp0_iter7_tmp_101_reg_2360_reg[7] [6]),
        .O(ADDRARDADDR[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    q0_reg_i_5__1
       (.I0(Q[5]),
        .I1(q0_reg_i_21_n_8),
        .I2(\ap_pipeline_reg_pp0_iter7_tmp_101_reg_2360_reg[7] [5]),
        .O(ADDRARDADDR[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    q0_reg_i_6__1
       (.I0(Q[4]),
        .I1(q0_reg_i_21_n_8),
        .I2(\ap_pipeline_reg_pp0_iter7_tmp_101_reg_2360_reg[7] [4]),
        .O(ADDRARDADDR[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    q0_reg_i_7__1
       (.I0(Q[3]),
        .I1(q0_reg_i_21_n_8),
        .I2(\ap_pipeline_reg_pp0_iter7_tmp_101_reg_2360_reg[7] [3]),
        .O(ADDRARDADDR[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    q0_reg_i_8__1
       (.I0(Q[2]),
        .I1(q0_reg_i_21_n_8),
        .I2(\ap_pipeline_reg_pp0_iter7_tmp_101_reg_2360_reg[7] [2]),
        .O(ADDRARDADDR[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    q0_reg_i_9__1
       (.I0(Q[1]),
        .I1(q0_reg_i_21_n_8),
        .I2(\ap_pipeline_reg_pp0_iter7_tmp_101_reg_2360_reg[7] [1]),
        .O(ADDRARDADDR[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_107_reg_2436[0]_i_1 
       (.I0(\tmp_107_reg_2436_reg[0]_0 ),
        .I1(\ap_pipeline_reg_pp0_iter7_or_cond_reg_2328_reg[0]_0 ),
        .I2(tmp_107_fu_1757_p2),
        .O(\tmp_107_reg_2436_reg[0] ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_107_reg_2436[0]_i_10 
       (.I0(\ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_1 [7]),
        .I1(lut2_q0[7]),
        .I2(\ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_1 [6]),
        .I3(lut2_q0[6]),
        .O(\tmp_107_reg_2436[0]_i_10_n_8 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_107_reg_2436[0]_i_11 
       (.I0(\ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_1 [5]),
        .I1(lut2_q0[5]),
        .I2(\ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_1 [4]),
        .I3(lut2_q0[4]),
        .O(\tmp_107_reg_2436[0]_i_11_n_8 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_107_reg_2436[0]_i_12 
       (.I0(\ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_1 [3]),
        .I1(lut2_q0[3]),
        .I2(\ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_1 [2]),
        .I3(lut2_q0[2]),
        .O(\tmp_107_reg_2436[0]_i_12_n_8 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_107_reg_2436[0]_i_13 
       (.I0(\ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_1 [1]),
        .I1(lut2_q0[1]),
        .I2(\ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_1 [0]),
        .I3(lut2_q0[0]),
        .O(\tmp_107_reg_2436[0]_i_13_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_107_reg_2436[0]_i_5 
       (.I0(lut2_q0[8]),
        .O(\tmp_107_reg_2436[0]_i_5_n_8 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_107_reg_2436[0]_i_6 
       (.I0(lut2_q0[7]),
        .I1(\ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_1 [7]),
        .I2(lut2_q0[6]),
        .I3(\ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_1 [6]),
        .O(\tmp_107_reg_2436[0]_i_6_n_8 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_107_reg_2436[0]_i_7 
       (.I0(lut2_q0[5]),
        .I1(\ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_1 [5]),
        .I2(lut2_q0[4]),
        .I3(\ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_1 [4]),
        .O(\tmp_107_reg_2436[0]_i_7_n_8 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_107_reg_2436[0]_i_8 
       (.I0(lut2_q0[3]),
        .I1(\ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_1 [3]),
        .I2(lut2_q0[2]),
        .I3(\ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_1 [2]),
        .O(\tmp_107_reg_2436[0]_i_8_n_8 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_107_reg_2436[0]_i_9 
       (.I0(lut2_q0[1]),
        .I1(\ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_1 [1]),
        .I2(lut2_q0[0]),
        .I3(\ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_1 [0]),
        .O(\tmp_107_reg_2436[0]_i_9_n_8 ));
  CARRY4 \tmp_107_reg_2436_reg[0]_i_3 
       (.CI(\tmp_107_reg_2436_reg[0]_i_4_n_8 ),
        .CO({\NLW_tmp_107_reg_2436_reg[0]_i_3_CO_UNCONNECTED [3:1],tmp_107_fu_1757_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,lut2_q0[8]}),
        .O(\NLW_tmp_107_reg_2436_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\tmp_107_reg_2436[0]_i_5_n_8 }));
  CARRY4 \tmp_107_reg_2436_reg[0]_i_4 
       (.CI(1'b0),
        .CO({\tmp_107_reg_2436_reg[0]_i_4_n_8 ,\tmp_107_reg_2436_reg[0]_i_4_n_9 ,\tmp_107_reg_2436_reg[0]_i_4_n_10 ,\tmp_107_reg_2436_reg[0]_i_4_n_11 }),
        .CYINIT(1'b0),
        .DI({\tmp_107_reg_2436[0]_i_6_n_8 ,\tmp_107_reg_2436[0]_i_7_n_8 ,\tmp_107_reg_2436[0]_i_8_n_8 ,\tmp_107_reg_2436[0]_i_9_n_8 }),
        .O(\NLW_tmp_107_reg_2436_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\tmp_107_reg_2436[0]_i_10_n_8 ,\tmp_107_reg_2436[0]_i_11_n_8 ,\tmp_107_reg_2436[0]_i_12_n_8 ,\tmp_107_reg_2436[0]_i_13_n_8 }));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_108_reg_2427[0]_i_1 
       (.I0(tmp_108_fu_1748_p2),
        .I1(\ap_pipeline_reg_pp0_iter7_exitcond_flatten3_reg_1895_reg[0] ),
        .I2(\tmp_106_reg_2409_reg[0] ),
        .I3(tmp_108_reg_2427),
        .O(\tmp_108_reg_2427_reg[0] ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_72_reg_2436[0]_i_5 
       (.I0(\grp_computeHistogram1_fu_987/lut23_q0 ),
        .O(\tmp_72_reg_2436[0]_i_5_n_8 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_72_reg_2436[0]_i_6 
       (.I0(DOBDO[7]),
        .I1(\ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7] [7]),
        .I2(DOBDO[6]),
        .I3(\ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7] [6]),
        .O(\tmp_72_reg_2436[0]_i_6_n_8 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_72_reg_2436[0]_i_7 
       (.I0(DOBDO[5]),
        .I1(\ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7] [5]),
        .I2(DOBDO[4]),
        .I3(\ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7] [4]),
        .O(\tmp_72_reg_2436[0]_i_7_n_8 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_72_reg_2436[0]_i_8 
       (.I0(DOBDO[3]),
        .I1(\ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7] [3]),
        .I2(DOBDO[2]),
        .I3(\ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7] [2]),
        .O(\tmp_72_reg_2436[0]_i_8_n_8 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_72_reg_2436[0]_i_9 
       (.I0(DOBDO[1]),
        .I1(\ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7] [1]),
        .I2(DOBDO[0]),
        .I3(\ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7] [0]),
        .O(\tmp_72_reg_2436[0]_i_9_n_8 ));
  CARRY4 \tmp_72_reg_2436_reg[0]_i_3 
       (.CI(\tmp_72_reg_2436_reg[0]_i_4_n_8 ),
        .CO({\NLW_tmp_72_reg_2436_reg[0]_i_3_CO_UNCONNECTED [3:1],\tmp_72_reg_2436_reg[0] }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\grp_computeHistogram1_fu_987/lut23_q0 }),
        .O(\NLW_tmp_72_reg_2436_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\tmp_72_reg_2436[0]_i_5_n_8 }));
  CARRY4 \tmp_72_reg_2436_reg[0]_i_4 
       (.CI(1'b0),
        .CO({\tmp_72_reg_2436_reg[0]_i_4_n_8 ,\tmp_72_reg_2436_reg[0]_i_4_n_9 ,\tmp_72_reg_2436_reg[0]_i_4_n_10 ,\tmp_72_reg_2436_reg[0]_i_4_n_11 }),
        .CYINIT(1'b0),
        .DI({\tmp_72_reg_2436[0]_i_6_n_8 ,\tmp_72_reg_2436[0]_i_7_n_8 ,\tmp_72_reg_2436[0]_i_8_n_8 ,\tmp_72_reg_2436[0]_i_9_n_8 }),
        .O(\NLW_tmp_72_reg_2436_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S(\ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_computeHistogram0eOg
   (q0_reg,
    tmp_75_fu_1766_p2,
    tmp_74_fu_1775_p2,
    tmp_110_fu_1766_p2,
    tmp_109_fu_1775_p2,
    ap_clk,
    lut3_ce0,
    lut34_ce0,
    ADDRARDADDR,
    \ap_pipeline_reg_pp0_iter7_tmp_67_reg_2348_reg[7] ,
    \ap_pipeline_reg_pp0_iter7_exitcond_flatten3_reg_1895_reg[0] ,
    \ap_pipeline_reg_pp0_iter7_tmp_104_reg_2384_reg[0] ,
    \ap_pipeline_reg_pp0_iter7_tmp_98_reg_2324_reg[0] ,
    \ap_pipeline_reg_pp0_iter7_or_cond_reg_2328_reg[0] ,
    \ap_pipeline_reg_pp0_iter8_abs2_reg_2377_reg[7] ,
    \ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7] ,
    Q,
    \ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0 );
  output q0_reg;
  output [0:0]tmp_75_fu_1766_p2;
  output [0:0]tmp_74_fu_1775_p2;
  output [0:0]tmp_110_fu_1766_p2;
  output [0:0]tmp_109_fu_1775_p2;
  input ap_clk;
  input lut3_ce0;
  input lut34_ce0;
  input [7:0]ADDRARDADDR;
  input [7:0]\ap_pipeline_reg_pp0_iter7_tmp_67_reg_2348_reg[7] ;
  input \ap_pipeline_reg_pp0_iter7_exitcond_flatten3_reg_1895_reg[0] ;
  input \ap_pipeline_reg_pp0_iter7_tmp_104_reg_2384_reg[0] ;
  input \ap_pipeline_reg_pp0_iter7_tmp_98_reg_2324_reg[0] ;
  input \ap_pipeline_reg_pp0_iter7_or_cond_reg_2328_reg[0] ;
  input [7:0]\ap_pipeline_reg_pp0_iter8_abs2_reg_2377_reg[7] ;
  input [7:0]\ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7] ;
  input [7:0]Q;
  input [7:0]\ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0 ;

  wire [7:0]ADDRARDADDR;
  wire [7:0]Q;
  wire ap_clk;
  wire \ap_pipeline_reg_pp0_iter7_exitcond_flatten3_reg_1895_reg[0] ;
  wire \ap_pipeline_reg_pp0_iter7_or_cond_reg_2328_reg[0] ;
  wire \ap_pipeline_reg_pp0_iter7_tmp_104_reg_2384_reg[0] ;
  wire [7:0]\ap_pipeline_reg_pp0_iter7_tmp_67_reg_2348_reg[7] ;
  wire \ap_pipeline_reg_pp0_iter7_tmp_98_reg_2324_reg[0] ;
  wire [7:0]\ap_pipeline_reg_pp0_iter8_abs2_reg_2377_reg[7] ;
  wire [7:0]\ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7] ;
  wire [7:0]\ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0 ;
  wire lut34_ce0;
  wire lut3_ce0;
  wire q0_reg;
  wire [0:0]tmp_109_fu_1775_p2;
  wire [0:0]tmp_110_fu_1766_p2;
  wire [0:0]tmp_74_fu_1775_p2;
  wire [0:0]tmp_75_fu_1766_p2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_computeHistogram0eOg_rom computeHistogram0eOg_rom_U
       (.ADDRARDADDR(ADDRARDADDR),
        .Q(Q),
        .ap_clk(ap_clk),
        .\ap_pipeline_reg_pp0_iter7_exitcond_flatten3_reg_1895_reg[0] (\ap_pipeline_reg_pp0_iter7_exitcond_flatten3_reg_1895_reg[0] ),
        .\ap_pipeline_reg_pp0_iter7_or_cond_reg_2328_reg[0] (\ap_pipeline_reg_pp0_iter7_or_cond_reg_2328_reg[0] ),
        .\ap_pipeline_reg_pp0_iter7_tmp_104_reg_2384_reg[0] (\ap_pipeline_reg_pp0_iter7_tmp_104_reg_2384_reg[0] ),
        .\ap_pipeline_reg_pp0_iter7_tmp_67_reg_2348_reg[7] (\ap_pipeline_reg_pp0_iter7_tmp_67_reg_2348_reg[7] ),
        .\ap_pipeline_reg_pp0_iter7_tmp_98_reg_2324_reg[0] (\ap_pipeline_reg_pp0_iter7_tmp_98_reg_2324_reg[0] ),
        .\ap_pipeline_reg_pp0_iter8_abs2_reg_2377_reg[7] (\ap_pipeline_reg_pp0_iter8_abs2_reg_2377_reg[7] ),
        .\ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7] (\ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7] ),
        .\ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0 (\ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0 ),
        .lut34_ce0(lut34_ce0),
        .lut3_ce0(lut3_ce0),
        .q0_reg_0(q0_reg),
        .tmp_109_fu_1775_p2(tmp_109_fu_1775_p2),
        .tmp_110_fu_1766_p2(tmp_110_fu_1766_p2),
        .tmp_74_fu_1775_p2(tmp_74_fu_1775_p2),
        .tmp_75_fu_1766_p2(tmp_75_fu_1766_p2));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_computeHistogram0eOg_rom
   (q0_reg_0,
    tmp_75_fu_1766_p2,
    tmp_74_fu_1775_p2,
    tmp_110_fu_1766_p2,
    tmp_109_fu_1775_p2,
    ap_clk,
    lut3_ce0,
    lut34_ce0,
    ADDRARDADDR,
    \ap_pipeline_reg_pp0_iter7_tmp_67_reg_2348_reg[7] ,
    \ap_pipeline_reg_pp0_iter7_exitcond_flatten3_reg_1895_reg[0] ,
    \ap_pipeline_reg_pp0_iter7_tmp_104_reg_2384_reg[0] ,
    \ap_pipeline_reg_pp0_iter7_tmp_98_reg_2324_reg[0] ,
    \ap_pipeline_reg_pp0_iter7_or_cond_reg_2328_reg[0] ,
    \ap_pipeline_reg_pp0_iter8_abs2_reg_2377_reg[7] ,
    \ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7] ,
    Q,
    \ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0 );
  output q0_reg_0;
  output [0:0]tmp_75_fu_1766_p2;
  output [0:0]tmp_74_fu_1775_p2;
  output [0:0]tmp_110_fu_1766_p2;
  output [0:0]tmp_109_fu_1775_p2;
  input ap_clk;
  input lut3_ce0;
  input lut34_ce0;
  input [7:0]ADDRARDADDR;
  input [7:0]\ap_pipeline_reg_pp0_iter7_tmp_67_reg_2348_reg[7] ;
  input \ap_pipeline_reg_pp0_iter7_exitcond_flatten3_reg_1895_reg[0] ;
  input \ap_pipeline_reg_pp0_iter7_tmp_104_reg_2384_reg[0] ;
  input \ap_pipeline_reg_pp0_iter7_tmp_98_reg_2324_reg[0] ;
  input \ap_pipeline_reg_pp0_iter7_or_cond_reg_2328_reg[0] ;
  input [7:0]\ap_pipeline_reg_pp0_iter8_abs2_reg_2377_reg[7] ;
  input [7:0]\ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7] ;
  input [7:0]Q;
  input [7:0]\ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0 ;

  wire [7:0]ADDRARDADDR;
  wire [7:0]Q;
  wire ap_clk;
  wire \ap_pipeline_reg_pp0_iter7_exitcond_flatten3_reg_1895_reg[0] ;
  wire \ap_pipeline_reg_pp0_iter7_or_cond_reg_2328_reg[0] ;
  wire \ap_pipeline_reg_pp0_iter7_tmp_104_reg_2384_reg[0] ;
  wire [7:0]\ap_pipeline_reg_pp0_iter7_tmp_67_reg_2348_reg[7] ;
  wire \ap_pipeline_reg_pp0_iter7_tmp_98_reg_2324_reg[0] ;
  wire [7:0]\ap_pipeline_reg_pp0_iter8_abs2_reg_2377_reg[7] ;
  wire [7:0]\ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7] ;
  wire [7:0]\ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0 ;
  wire [10:0]\grp_computeHistogram1_fu_987/lut34_q0 ;
  wire lut34_ce0;
  wire lut3_ce0;
  wire [10:0]lut3_q0;
  wire q0_reg_0;
  wire [0:0]tmp_109_fu_1775_p2;
  wire \tmp_109_reg_2450[0]_i_10_n_8 ;
  wire \tmp_109_reg_2450[0]_i_11_n_8 ;
  wire \tmp_109_reg_2450[0]_i_12_n_8 ;
  wire \tmp_109_reg_2450[0]_i_13_n_8 ;
  wire \tmp_109_reg_2450[0]_i_14_n_8 ;
  wire \tmp_109_reg_2450[0]_i_15_n_8 ;
  wire \tmp_109_reg_2450[0]_i_5_n_8 ;
  wire \tmp_109_reg_2450[0]_i_6_n_8 ;
  wire \tmp_109_reg_2450[0]_i_7_n_8 ;
  wire \tmp_109_reg_2450[0]_i_8_n_8 ;
  wire \tmp_109_reg_2450[0]_i_9_n_8 ;
  wire \tmp_109_reg_2450_reg[0]_i_2_n_11 ;
  wire \tmp_109_reg_2450_reg[0]_i_4_n_10 ;
  wire \tmp_109_reg_2450_reg[0]_i_4_n_11 ;
  wire \tmp_109_reg_2450_reg[0]_i_4_n_8 ;
  wire \tmp_109_reg_2450_reg[0]_i_4_n_9 ;
  wire [0:0]tmp_110_fu_1766_p2;
  wire \tmp_110_reg_2445[0]_i_10_n_8 ;
  wire \tmp_110_reg_2445[0]_i_11_n_8 ;
  wire \tmp_110_reg_2445[0]_i_12_n_8 ;
  wire \tmp_110_reg_2445[0]_i_13_n_8 ;
  wire \tmp_110_reg_2445[0]_i_14_n_8 ;
  wire \tmp_110_reg_2445[0]_i_15_n_8 ;
  wire \tmp_110_reg_2445[0]_i_5_n_8 ;
  wire \tmp_110_reg_2445[0]_i_6_n_8 ;
  wire \tmp_110_reg_2445[0]_i_7_n_8 ;
  wire \tmp_110_reg_2445[0]_i_8_n_8 ;
  wire \tmp_110_reg_2445[0]_i_9_n_8 ;
  wire \tmp_110_reg_2445_reg[0]_i_2_n_11 ;
  wire \tmp_110_reg_2445_reg[0]_i_4_n_10 ;
  wire \tmp_110_reg_2445_reg[0]_i_4_n_11 ;
  wire \tmp_110_reg_2445_reg[0]_i_4_n_8 ;
  wire \tmp_110_reg_2445_reg[0]_i_4_n_9 ;
  wire [0:0]tmp_74_fu_1775_p2;
  wire \tmp_74_reg_2450[0]_i_10_n_8 ;
  wire \tmp_74_reg_2450[0]_i_11_n_8 ;
  wire \tmp_74_reg_2450[0]_i_12_n_8 ;
  wire \tmp_74_reg_2450[0]_i_13_n_8 ;
  wire \tmp_74_reg_2450[0]_i_14_n_8 ;
  wire \tmp_74_reg_2450[0]_i_15_n_8 ;
  wire \tmp_74_reg_2450[0]_i_5_n_8 ;
  wire \tmp_74_reg_2450[0]_i_6_n_8 ;
  wire \tmp_74_reg_2450[0]_i_7_n_8 ;
  wire \tmp_74_reg_2450[0]_i_8_n_8 ;
  wire \tmp_74_reg_2450[0]_i_9_n_8 ;
  wire \tmp_74_reg_2450_reg[0]_i_2_n_11 ;
  wire \tmp_74_reg_2450_reg[0]_i_4_n_10 ;
  wire \tmp_74_reg_2450_reg[0]_i_4_n_11 ;
  wire \tmp_74_reg_2450_reg[0]_i_4_n_8 ;
  wire \tmp_74_reg_2450_reg[0]_i_4_n_9 ;
  wire [0:0]tmp_75_fu_1766_p2;
  wire \tmp_75_reg_2445[0]_i_10_n_8 ;
  wire \tmp_75_reg_2445[0]_i_11_n_8 ;
  wire \tmp_75_reg_2445[0]_i_12_n_8 ;
  wire \tmp_75_reg_2445[0]_i_13_n_8 ;
  wire \tmp_75_reg_2445[0]_i_14_n_8 ;
  wire \tmp_75_reg_2445[0]_i_15_n_8 ;
  wire \tmp_75_reg_2445[0]_i_5_n_8 ;
  wire \tmp_75_reg_2445[0]_i_6_n_8 ;
  wire \tmp_75_reg_2445[0]_i_7_n_8 ;
  wire \tmp_75_reg_2445[0]_i_8_n_8 ;
  wire \tmp_75_reg_2445[0]_i_9_n_8 ;
  wire \tmp_75_reg_2445_reg[0]_i_2_n_11 ;
  wire \tmp_75_reg_2445_reg[0]_i_4_n_10 ;
  wire \tmp_75_reg_2445_reg[0]_i_4_n_11 ;
  wire \tmp_75_reg_2445_reg[0]_i_4_n_8 ;
  wire \tmp_75_reg_2445_reg[0]_i_4_n_9 ;
  wire [15:11]NLW_q0_reg_DOADO_UNCONNECTED;
  wire [15:11]NLW_q0_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPBDOP_UNCONNECTED;
  wire [3:2]\NLW_tmp_109_reg_2450_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_109_reg_2450_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_109_reg_2450_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:2]\NLW_tmp_110_reg_2445_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_110_reg_2445_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_110_reg_2445_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:2]\NLW_tmp_74_reg_2450_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_74_reg_2450_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_74_reg_2450_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:2]\NLW_tmp_75_reg_2445_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_75_reg_2445_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_75_reg_2445_reg[0]_i_4_O_UNCONNECTED ;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2816" *) 
  (* RTL_RAM_NAME = "q0" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "10" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0055004F00490044003E00380033002D00270022001C00160011000B00050000),
    .INIT_01(256'h00AF00AA00A4009E00990093008D00880082007C00770071006B00660060005A),
    .INIT_02(256'h010A010400FF00F900F300EE00E800E200DD00D700D100CC00C600C000BB00B5),
    .INIT_03(256'h0165015F01590154014E01480143013D01370132012C01260121011B01150110),
    .INIT_04(256'h01BF01BA01B401AE01A901A3019D01980192018C01870181017B01760170016A),
    .INIT_05(256'h021A0214020F0209020301FE01F801F201ED01E701E101DC01D601D001CB01C5),
    .INIT_06(256'h0275026F026A0264025E02590253024D02480242023C02360231022B02250220),
    .INIT_07(256'h02D002CA02C402BF02B902B302AE02A802A2029D02970291028C02860280027B),
    .INIT_08(256'h032A0325031F03190314030E0308030302FD02F702F202EC02E602E102DB02D5),
    .INIT_09(256'h0385037F037A0374036E03690363035D03580352034C03470341033B03360330),
    .INIT_0A(256'h03E003DA03D403CF03C903C303BE03B803B203AD03A703A1039C03960390038B),
    .INIT_0B(256'h043A0435042F04290424041E04180413040D0407040203FC03F603F103EB03E5),
    .INIT_0C(256'h04950490048A0484047E04790473046D04680462045C04570451044B04460440),
    .INIT_0D(256'h04F004EA04E504DF04D904D404CE04C804C304BD04B704B204AC04A604A1049B),
    .INIT_0E(256'h054B0545053F053A0534052E05290523051D05180512050C0507050104FB04F6),
    .INIT_0F(256'h05A505A0059A0594058F05890583057E05780572056D05670561055C05560550),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q0_reg
       (.ADDRARDADDR({1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,\ap_pipeline_reg_pp0_iter7_tmp_67_reg_2348_reg[7] ,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q0_reg_DOADO_UNCONNECTED[15:11],lut3_q0}),
        .DOBDO({NLW_q0_reg_DOBDO_UNCONNECTED[15:11],\grp_computeHistogram1_fu_987/lut34_q0 }),
        .DOPADOP(NLW_q0_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q0_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(lut3_ce0),
        .ENBWREN(lut34_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h0010)) 
    q0_reg_i_19
       (.I0(\ap_pipeline_reg_pp0_iter7_exitcond_flatten3_reg_1895_reg[0] ),
        .I1(\ap_pipeline_reg_pp0_iter7_tmp_104_reg_2384_reg[0] ),
        .I2(\ap_pipeline_reg_pp0_iter7_tmp_98_reg_2324_reg[0] ),
        .I3(\ap_pipeline_reg_pp0_iter7_or_cond_reg_2328_reg[0] ),
        .O(q0_reg_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_109_reg_2450[0]_i_10 
       (.I0(lut3_q0[2]),
        .I1(\ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0 [2]),
        .I2(\ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0 [3]),
        .I3(lut3_q0[3]),
        .O(\tmp_109_reg_2450[0]_i_10_n_8 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_109_reg_2450[0]_i_11 
       (.I0(lut3_q0[0]),
        .I1(\ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0 [0]),
        .I2(\ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0 [1]),
        .I3(lut3_q0[1]),
        .O(\tmp_109_reg_2450[0]_i_11_n_8 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_109_reg_2450[0]_i_12 
       (.I0(lut3_q0[6]),
        .I1(\ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0 [6]),
        .I2(lut3_q0[7]),
        .I3(\ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0 [7]),
        .O(\tmp_109_reg_2450[0]_i_12_n_8 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_109_reg_2450[0]_i_13 
       (.I0(lut3_q0[4]),
        .I1(\ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0 [4]),
        .I2(lut3_q0[5]),
        .I3(\ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0 [5]),
        .O(\tmp_109_reg_2450[0]_i_13_n_8 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_109_reg_2450[0]_i_14 
       (.I0(lut3_q0[2]),
        .I1(\ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0 [2]),
        .I2(lut3_q0[3]),
        .I3(\ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0 [3]),
        .O(\tmp_109_reg_2450[0]_i_14_n_8 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_109_reg_2450[0]_i_15 
       (.I0(lut3_q0[0]),
        .I1(\ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0 [0]),
        .I2(lut3_q0[1]),
        .I3(\ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0 [1]),
        .O(\tmp_109_reg_2450[0]_i_15_n_8 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_109_reg_2450[0]_i_5 
       (.I0(lut3_q0[8]),
        .I1(lut3_q0[9]),
        .O(\tmp_109_reg_2450[0]_i_5_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_109_reg_2450[0]_i_6 
       (.I0(lut3_q0[10]),
        .O(\tmp_109_reg_2450[0]_i_6_n_8 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_109_reg_2450[0]_i_7 
       (.I0(lut3_q0[8]),
        .I1(lut3_q0[9]),
        .O(\tmp_109_reg_2450[0]_i_7_n_8 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_109_reg_2450[0]_i_8 
       (.I0(lut3_q0[6]),
        .I1(\ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0 [6]),
        .I2(\ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0 [7]),
        .I3(lut3_q0[7]),
        .O(\tmp_109_reg_2450[0]_i_8_n_8 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_109_reg_2450[0]_i_9 
       (.I0(lut3_q0[4]),
        .I1(\ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0 [4]),
        .I2(\ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0 [5]),
        .I3(lut3_q0[5]),
        .O(\tmp_109_reg_2450[0]_i_9_n_8 ));
  CARRY4 \tmp_109_reg_2450_reg[0]_i_2 
       (.CI(\tmp_109_reg_2450_reg[0]_i_4_n_8 ),
        .CO({\NLW_tmp_109_reg_2450_reg[0]_i_2_CO_UNCONNECTED [3:2],tmp_109_fu_1775_p2,\tmp_109_reg_2450_reg[0]_i_2_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,lut3_q0[10],\tmp_109_reg_2450[0]_i_5_n_8 }),
        .O(\NLW_tmp_109_reg_2450_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\tmp_109_reg_2450[0]_i_6_n_8 ,\tmp_109_reg_2450[0]_i_7_n_8 }));
  CARRY4 \tmp_109_reg_2450_reg[0]_i_4 
       (.CI(1'b0),
        .CO({\tmp_109_reg_2450_reg[0]_i_4_n_8 ,\tmp_109_reg_2450_reg[0]_i_4_n_9 ,\tmp_109_reg_2450_reg[0]_i_4_n_10 ,\tmp_109_reg_2450_reg[0]_i_4_n_11 }),
        .CYINIT(1'b0),
        .DI({\tmp_109_reg_2450[0]_i_8_n_8 ,\tmp_109_reg_2450[0]_i_9_n_8 ,\tmp_109_reg_2450[0]_i_10_n_8 ,\tmp_109_reg_2450[0]_i_11_n_8 }),
        .O(\NLW_tmp_109_reg_2450_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\tmp_109_reg_2450[0]_i_12_n_8 ,\tmp_109_reg_2450[0]_i_13_n_8 ,\tmp_109_reg_2450[0]_i_14_n_8 ,\tmp_109_reg_2450[0]_i_15_n_8 }));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_110_reg_2445[0]_i_10 
       (.I0(lut3_q0[2]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(lut3_q0[3]),
        .O(\tmp_110_reg_2445[0]_i_10_n_8 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_110_reg_2445[0]_i_11 
       (.I0(lut3_q0[0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(lut3_q0[1]),
        .O(\tmp_110_reg_2445[0]_i_11_n_8 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_110_reg_2445[0]_i_12 
       (.I0(lut3_q0[6]),
        .I1(Q[6]),
        .I2(lut3_q0[7]),
        .I3(Q[7]),
        .O(\tmp_110_reg_2445[0]_i_12_n_8 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_110_reg_2445[0]_i_13 
       (.I0(lut3_q0[4]),
        .I1(Q[4]),
        .I2(lut3_q0[5]),
        .I3(Q[5]),
        .O(\tmp_110_reg_2445[0]_i_13_n_8 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_110_reg_2445[0]_i_14 
       (.I0(lut3_q0[2]),
        .I1(Q[2]),
        .I2(lut3_q0[3]),
        .I3(Q[3]),
        .O(\tmp_110_reg_2445[0]_i_14_n_8 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_110_reg_2445[0]_i_15 
       (.I0(lut3_q0[0]),
        .I1(Q[0]),
        .I2(lut3_q0[1]),
        .I3(Q[1]),
        .O(\tmp_110_reg_2445[0]_i_15_n_8 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_110_reg_2445[0]_i_5 
       (.I0(lut3_q0[8]),
        .I1(lut3_q0[9]),
        .O(\tmp_110_reg_2445[0]_i_5_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_110_reg_2445[0]_i_6 
       (.I0(lut3_q0[10]),
        .O(\tmp_110_reg_2445[0]_i_6_n_8 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_110_reg_2445[0]_i_7 
       (.I0(lut3_q0[8]),
        .I1(lut3_q0[9]),
        .O(\tmp_110_reg_2445[0]_i_7_n_8 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_110_reg_2445[0]_i_8 
       (.I0(lut3_q0[6]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(lut3_q0[7]),
        .O(\tmp_110_reg_2445[0]_i_8_n_8 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_110_reg_2445[0]_i_9 
       (.I0(lut3_q0[4]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(lut3_q0[5]),
        .O(\tmp_110_reg_2445[0]_i_9_n_8 ));
  CARRY4 \tmp_110_reg_2445_reg[0]_i_2 
       (.CI(\tmp_110_reg_2445_reg[0]_i_4_n_8 ),
        .CO({\NLW_tmp_110_reg_2445_reg[0]_i_2_CO_UNCONNECTED [3:2],tmp_110_fu_1766_p2,\tmp_110_reg_2445_reg[0]_i_2_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,lut3_q0[10],\tmp_110_reg_2445[0]_i_5_n_8 }),
        .O(\NLW_tmp_110_reg_2445_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\tmp_110_reg_2445[0]_i_6_n_8 ,\tmp_110_reg_2445[0]_i_7_n_8 }));
  CARRY4 \tmp_110_reg_2445_reg[0]_i_4 
       (.CI(1'b0),
        .CO({\tmp_110_reg_2445_reg[0]_i_4_n_8 ,\tmp_110_reg_2445_reg[0]_i_4_n_9 ,\tmp_110_reg_2445_reg[0]_i_4_n_10 ,\tmp_110_reg_2445_reg[0]_i_4_n_11 }),
        .CYINIT(1'b0),
        .DI({\tmp_110_reg_2445[0]_i_8_n_8 ,\tmp_110_reg_2445[0]_i_9_n_8 ,\tmp_110_reg_2445[0]_i_10_n_8 ,\tmp_110_reg_2445[0]_i_11_n_8 }),
        .O(\NLW_tmp_110_reg_2445_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\tmp_110_reg_2445[0]_i_12_n_8 ,\tmp_110_reg_2445[0]_i_13_n_8 ,\tmp_110_reg_2445[0]_i_14_n_8 ,\tmp_110_reg_2445[0]_i_15_n_8 }));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_74_reg_2450[0]_i_10 
       (.I0(\grp_computeHistogram1_fu_987/lut34_q0 [2]),
        .I1(\ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7] [2]),
        .I2(\ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7] [3]),
        .I3(\grp_computeHistogram1_fu_987/lut34_q0 [3]),
        .O(\tmp_74_reg_2450[0]_i_10_n_8 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_74_reg_2450[0]_i_11 
       (.I0(\grp_computeHistogram1_fu_987/lut34_q0 [0]),
        .I1(\ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7] [0]),
        .I2(\ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7] [1]),
        .I3(\grp_computeHistogram1_fu_987/lut34_q0 [1]),
        .O(\tmp_74_reg_2450[0]_i_11_n_8 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_74_reg_2450[0]_i_12 
       (.I0(\grp_computeHistogram1_fu_987/lut34_q0 [6]),
        .I1(\ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7] [6]),
        .I2(\grp_computeHistogram1_fu_987/lut34_q0 [7]),
        .I3(\ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7] [7]),
        .O(\tmp_74_reg_2450[0]_i_12_n_8 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_74_reg_2450[0]_i_13 
       (.I0(\grp_computeHistogram1_fu_987/lut34_q0 [4]),
        .I1(\ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7] [4]),
        .I2(\grp_computeHistogram1_fu_987/lut34_q0 [5]),
        .I3(\ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7] [5]),
        .O(\tmp_74_reg_2450[0]_i_13_n_8 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_74_reg_2450[0]_i_14 
       (.I0(\grp_computeHistogram1_fu_987/lut34_q0 [2]),
        .I1(\ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7] [2]),
        .I2(\grp_computeHistogram1_fu_987/lut34_q0 [3]),
        .I3(\ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7] [3]),
        .O(\tmp_74_reg_2450[0]_i_14_n_8 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_74_reg_2450[0]_i_15 
       (.I0(\grp_computeHistogram1_fu_987/lut34_q0 [0]),
        .I1(\ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7] [0]),
        .I2(\grp_computeHistogram1_fu_987/lut34_q0 [1]),
        .I3(\ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7] [1]),
        .O(\tmp_74_reg_2450[0]_i_15_n_8 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_74_reg_2450[0]_i_5 
       (.I0(\grp_computeHistogram1_fu_987/lut34_q0 [8]),
        .I1(\grp_computeHistogram1_fu_987/lut34_q0 [9]),
        .O(\tmp_74_reg_2450[0]_i_5_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_74_reg_2450[0]_i_6 
       (.I0(\grp_computeHistogram1_fu_987/lut34_q0 [10]),
        .O(\tmp_74_reg_2450[0]_i_6_n_8 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_74_reg_2450[0]_i_7 
       (.I0(\grp_computeHistogram1_fu_987/lut34_q0 [8]),
        .I1(\grp_computeHistogram1_fu_987/lut34_q0 [9]),
        .O(\tmp_74_reg_2450[0]_i_7_n_8 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_74_reg_2450[0]_i_8 
       (.I0(\grp_computeHistogram1_fu_987/lut34_q0 [6]),
        .I1(\ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7] [6]),
        .I2(\ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7] [7]),
        .I3(\grp_computeHistogram1_fu_987/lut34_q0 [7]),
        .O(\tmp_74_reg_2450[0]_i_8_n_8 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_74_reg_2450[0]_i_9 
       (.I0(\grp_computeHistogram1_fu_987/lut34_q0 [4]),
        .I1(\ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7] [4]),
        .I2(\ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7] [5]),
        .I3(\grp_computeHistogram1_fu_987/lut34_q0 [5]),
        .O(\tmp_74_reg_2450[0]_i_9_n_8 ));
  CARRY4 \tmp_74_reg_2450_reg[0]_i_2 
       (.CI(\tmp_74_reg_2450_reg[0]_i_4_n_8 ),
        .CO({\NLW_tmp_74_reg_2450_reg[0]_i_2_CO_UNCONNECTED [3:2],tmp_74_fu_1775_p2,\tmp_74_reg_2450_reg[0]_i_2_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\grp_computeHistogram1_fu_987/lut34_q0 [10],\tmp_74_reg_2450[0]_i_5_n_8 }),
        .O(\NLW_tmp_74_reg_2450_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\tmp_74_reg_2450[0]_i_6_n_8 ,\tmp_74_reg_2450[0]_i_7_n_8 }));
  CARRY4 \tmp_74_reg_2450_reg[0]_i_4 
       (.CI(1'b0),
        .CO({\tmp_74_reg_2450_reg[0]_i_4_n_8 ,\tmp_74_reg_2450_reg[0]_i_4_n_9 ,\tmp_74_reg_2450_reg[0]_i_4_n_10 ,\tmp_74_reg_2450_reg[0]_i_4_n_11 }),
        .CYINIT(1'b0),
        .DI({\tmp_74_reg_2450[0]_i_8_n_8 ,\tmp_74_reg_2450[0]_i_9_n_8 ,\tmp_74_reg_2450[0]_i_10_n_8 ,\tmp_74_reg_2450[0]_i_11_n_8 }),
        .O(\NLW_tmp_74_reg_2450_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\tmp_74_reg_2450[0]_i_12_n_8 ,\tmp_74_reg_2450[0]_i_13_n_8 ,\tmp_74_reg_2450[0]_i_14_n_8 ,\tmp_74_reg_2450[0]_i_15_n_8 }));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_75_reg_2445[0]_i_10 
       (.I0(\grp_computeHistogram1_fu_987/lut34_q0 [2]),
        .I1(\ap_pipeline_reg_pp0_iter8_abs2_reg_2377_reg[7] [2]),
        .I2(\ap_pipeline_reg_pp0_iter8_abs2_reg_2377_reg[7] [3]),
        .I3(\grp_computeHistogram1_fu_987/lut34_q0 [3]),
        .O(\tmp_75_reg_2445[0]_i_10_n_8 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_75_reg_2445[0]_i_11 
       (.I0(\grp_computeHistogram1_fu_987/lut34_q0 [0]),
        .I1(\ap_pipeline_reg_pp0_iter8_abs2_reg_2377_reg[7] [0]),
        .I2(\ap_pipeline_reg_pp0_iter8_abs2_reg_2377_reg[7] [1]),
        .I3(\grp_computeHistogram1_fu_987/lut34_q0 [1]),
        .O(\tmp_75_reg_2445[0]_i_11_n_8 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_75_reg_2445[0]_i_12 
       (.I0(\grp_computeHistogram1_fu_987/lut34_q0 [6]),
        .I1(\ap_pipeline_reg_pp0_iter8_abs2_reg_2377_reg[7] [6]),
        .I2(\grp_computeHistogram1_fu_987/lut34_q0 [7]),
        .I3(\ap_pipeline_reg_pp0_iter8_abs2_reg_2377_reg[7] [7]),
        .O(\tmp_75_reg_2445[0]_i_12_n_8 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_75_reg_2445[0]_i_13 
       (.I0(\grp_computeHistogram1_fu_987/lut34_q0 [4]),
        .I1(\ap_pipeline_reg_pp0_iter8_abs2_reg_2377_reg[7] [4]),
        .I2(\grp_computeHistogram1_fu_987/lut34_q0 [5]),
        .I3(\ap_pipeline_reg_pp0_iter8_abs2_reg_2377_reg[7] [5]),
        .O(\tmp_75_reg_2445[0]_i_13_n_8 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_75_reg_2445[0]_i_14 
       (.I0(\grp_computeHistogram1_fu_987/lut34_q0 [2]),
        .I1(\ap_pipeline_reg_pp0_iter8_abs2_reg_2377_reg[7] [2]),
        .I2(\grp_computeHistogram1_fu_987/lut34_q0 [3]),
        .I3(\ap_pipeline_reg_pp0_iter8_abs2_reg_2377_reg[7] [3]),
        .O(\tmp_75_reg_2445[0]_i_14_n_8 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_75_reg_2445[0]_i_15 
       (.I0(\grp_computeHistogram1_fu_987/lut34_q0 [0]),
        .I1(\ap_pipeline_reg_pp0_iter8_abs2_reg_2377_reg[7] [0]),
        .I2(\grp_computeHistogram1_fu_987/lut34_q0 [1]),
        .I3(\ap_pipeline_reg_pp0_iter8_abs2_reg_2377_reg[7] [1]),
        .O(\tmp_75_reg_2445[0]_i_15_n_8 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_75_reg_2445[0]_i_5 
       (.I0(\grp_computeHistogram1_fu_987/lut34_q0 [8]),
        .I1(\grp_computeHistogram1_fu_987/lut34_q0 [9]),
        .O(\tmp_75_reg_2445[0]_i_5_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_75_reg_2445[0]_i_6 
       (.I0(\grp_computeHistogram1_fu_987/lut34_q0 [10]),
        .O(\tmp_75_reg_2445[0]_i_6_n_8 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_75_reg_2445[0]_i_7 
       (.I0(\grp_computeHistogram1_fu_987/lut34_q0 [8]),
        .I1(\grp_computeHistogram1_fu_987/lut34_q0 [9]),
        .O(\tmp_75_reg_2445[0]_i_7_n_8 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_75_reg_2445[0]_i_8 
       (.I0(\grp_computeHistogram1_fu_987/lut34_q0 [6]),
        .I1(\ap_pipeline_reg_pp0_iter8_abs2_reg_2377_reg[7] [6]),
        .I2(\ap_pipeline_reg_pp0_iter8_abs2_reg_2377_reg[7] [7]),
        .I3(\grp_computeHistogram1_fu_987/lut34_q0 [7]),
        .O(\tmp_75_reg_2445[0]_i_8_n_8 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_75_reg_2445[0]_i_9 
       (.I0(\grp_computeHistogram1_fu_987/lut34_q0 [4]),
        .I1(\ap_pipeline_reg_pp0_iter8_abs2_reg_2377_reg[7] [4]),
        .I2(\ap_pipeline_reg_pp0_iter8_abs2_reg_2377_reg[7] [5]),
        .I3(\grp_computeHistogram1_fu_987/lut34_q0 [5]),
        .O(\tmp_75_reg_2445[0]_i_9_n_8 ));
  CARRY4 \tmp_75_reg_2445_reg[0]_i_2 
       (.CI(\tmp_75_reg_2445_reg[0]_i_4_n_8 ),
        .CO({\NLW_tmp_75_reg_2445_reg[0]_i_2_CO_UNCONNECTED [3:2],tmp_75_fu_1766_p2,\tmp_75_reg_2445_reg[0]_i_2_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\grp_computeHistogram1_fu_987/lut34_q0 [10],\tmp_75_reg_2445[0]_i_5_n_8 }),
        .O(\NLW_tmp_75_reg_2445_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\tmp_75_reg_2445[0]_i_6_n_8 ,\tmp_75_reg_2445[0]_i_7_n_8 }));
  CARRY4 \tmp_75_reg_2445_reg[0]_i_4 
       (.CI(1'b0),
        .CO({\tmp_75_reg_2445_reg[0]_i_4_n_8 ,\tmp_75_reg_2445_reg[0]_i_4_n_9 ,\tmp_75_reg_2445_reg[0]_i_4_n_10 ,\tmp_75_reg_2445_reg[0]_i_4_n_11 }),
        .CYINIT(1'b0),
        .DI({\tmp_75_reg_2445[0]_i_8_n_8 ,\tmp_75_reg_2445[0]_i_9_n_8 ,\tmp_75_reg_2445[0]_i_10_n_8 ,\tmp_75_reg_2445[0]_i_11_n_8 }),
        .O(\NLW_tmp_75_reg_2445_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\tmp_75_reg_2445[0]_i_12_n_8 ,\tmp_75_reg_2445[0]_i_13_n_8 ,\tmp_75_reg_2445[0]_i_14_n_8 ,\tmp_75_reg_2445[0]_i_15_n_8 }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_computeHistogram1
   (ap_enable_reg_pp0_iter4,
    sum_addr_1_reg_1953,
    ADDRBWRADDR,
    lut23_ce0,
    q0_reg,
    q0_reg_0,
    lut34_ce0,
    S,
    Q,
    \tmp_72_reg_2436_reg[0]_0 ,
    \ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0 ,
    \tmp_79_reg_2214_reg[0]_0 ,
    q0_reg_7__s_port_,
    image_buffer1_0_address0,
    \q0_reg[7]_0 ,
    image_buffer1_1_address0,
    \q0_reg[7]_1 ,
    image_buffer1_2_address0,
    \q0_reg[7]_2 ,
    image_buffer1_3_address0,
    \q0_reg[7]_3 ,
    image_buffer1_4_address0,
    \q0_reg[7]_4 ,
    image_buffer1_5_address0,
    \q0_reg[7]_5 ,
    image_buffer1_6_address0,
    \q0_reg[7]_6 ,
    image_buffer1_7_address0,
    \q0_reg[7]_7 ,
    image_buffer1_8_address0,
    \q0_reg[7]_8 ,
    image_buffer1_9_address0,
    \q0_reg[7]_9 ,
    image_buffer1_10_address0,
    \q0_reg[7]_10 ,
    image_buffer1_11_address0,
    \q0_reg[7]_11 ,
    image_buffer1_12_address0,
    \q0_reg[7]_12 ,
    image_buffer1_13_address0,
    \q0_reg[7]_13 ,
    image_buffer1_14_address0,
    \q0_reg[7]_14 ,
    image_buffer1_15_address0,
    \q0_reg[7]_15 ,
    image_buffer1_16_address0,
    WEA,
    ram_reg,
    \ap_CS_fsm_reg[0]_0 ,
    \q1_reg[7] ,
    \q1_reg[6] ,
    \q1_reg[7]_0 ,
    E,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_2 ,
    \q0_reg[0]_3 ,
    \q1_reg[7]_1 ,
    \q0_reg[0]_4 ,
    \q0_reg[0]_5 ,
    \q0_reg[0]_6 ,
    \q1_reg[7]_2 ,
    \q1_reg[7]_3 ,
    \q0_reg[0]_7 ,
    \q0_reg[0]_8 ,
    \q0_reg[0]_9 ,
    \q0_reg[0]_10 ,
    \q0_reg[0]_11 ,
    \q0_reg[0]_12 ,
    \q0_reg[0]_13 ,
    descriptor1_V_ce0,
    ADDRARDADDR,
    ram_reg_0,
    descriptor1_V_we1,
    \q1_reg[7]_4 ,
    WEBWE,
    ram_reg_1,
    sum1_we1,
    ap_reg_grp_computeHistogram1_fu_987_ap_start_reg,
    \q0_reg[7]_16 ,
    \ap_pipeline_reg_pp0_iter7_abs2_reg_2377_reg[7]_0 ,
    \tmp_75_reg_2445_reg[0]_0 ,
    \ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_0 ,
    \tmp_74_reg_2450_reg[0]_0 ,
    ram_reg_2,
    \tmp_17_reg_705_reg[0] ,
    \tmp_6_reg_677_reg[0] ,
    \tmp_12_reg_689_reg[0] ,
    \tmp_12_reg_689_reg[0]_0 ,
    \tmp_15_reg_697_reg[0] ,
    \tmp_12_reg_689_reg[0]_1 ,
    ram_reg_3,
    sum_d1,
    \tmp_67_reg_2348_reg[7]_0 ,
    lut12_ce0,
    q0_reg_1,
    lut01_ce0,
    ap_rst_n_inv,
    ap_clk,
    CO,
    q0_reg_2,
    q0_reg_3,
    DOBDO,
    ap_rst_n,
    tmp_75_fu_1766_p2,
    q0_reg_4,
    tmp_74_fu_1775_p2,
    ap_enable_reg_pp1_iter23_reg,
    \tmp_s_reg_1732_reg[5] ,
    ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708,
    ap_enable_reg_pp1_iter23_reg_0,
    \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[4]__0 ,
    \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ,
    p_0_in,
    p_0_in_0,
    p_0_in_1,
    p_0_in_2,
    p_0_in_3,
    p_0_in_4,
    p_0_in_5,
    p_0_in_6,
    p_0_in_7,
    p_0_in_8,
    p_0_in_9,
    p_0_in_10,
    p_0_in_11,
    p_0_in_12,
    p_0_in_13,
    \ap_CS_fsm_reg[9] ,
    grp_normalizeHisto1_fu_1026_descriptor_V_ce0,
    grp_normalizeHisto1_fu_1026_sum_address0,
    \tmp1_reg_639_reg[5] ,
    ap_pipeline_reg_pp0_iter7_tmp_reg_618,
    ap_reg_grp_computeHistogram1_fu_987_ap_start,
    DOADO,
    ram_reg_4,
    ram_reg_5,
    D,
    \q1_reg[7]_5 ,
    \q1_reg[7]_6 ,
    \q1_reg[7]_7 ,
    \q1_reg[7]_8 ,
    \q1_reg[7]_9 ,
    \q1_reg[7]_10 ,
    \q1_reg[7]_11 ,
    \q1_reg[7]_12 ,
    \q1_reg[7]_13 ,
    \q1_reg[7]_14 ,
    \q1_reg[7]_15 ,
    \q1_reg[7]_16 ,
    \q1_reg[7]_17 ,
    \q1_reg[7]_18 ,
    \q1_reg[7]_19 ,
    \q1_reg[7]_20 ,
    \q0_reg[7]_17 ,
    \q0_reg[7]_18 ,
    \q0_reg[7]_19 ,
    \q0_reg[7]_20 ,
    \q0_reg[7]_21 ,
    \q0_reg[7]_22 ,
    \q0_reg[7]_23 ,
    \q0_reg[7]_24 ,
    \q0_reg[7]_25 ,
    \q0_reg[7]_26 ,
    \q0_reg[7]_27 ,
    \q0_reg[7]_28 ,
    \q0_reg[7]_29 ,
    \q0_reg[7]_30 ,
    \q0_reg[7]_31 ,
    \q0_reg[7]_32 ,
    \q0_reg[7]_33 ,
    \q0_reg[7]_34 ,
    q0_reg_5);
  output ap_enable_reg_pp0_iter4;
  output sum_addr_1_reg_1953;
  output [0:0]ADDRBWRADDR;
  output lut23_ce0;
  output [7:0]q0_reg;
  output [7:0]q0_reg_0;
  output lut34_ce0;
  output [3:0]S;
  output [7:0]Q;
  output [3:0]\tmp_72_reg_2436_reg[0]_0 ;
  output [7:0]\ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0 ;
  output [2:0]\tmp_79_reg_2214_reg[0]_0 ;
  output q0_reg_7__s_port_;
  output [3:0]image_buffer1_0_address0;
  output \q0_reg[7]_0 ;
  output [5:0]image_buffer1_1_address0;
  output \q0_reg[7]_1 ;
  output [5:0]image_buffer1_2_address0;
  output \q0_reg[7]_2 ;
  output [5:0]image_buffer1_3_address0;
  output \q0_reg[7]_3 ;
  output [5:0]image_buffer1_4_address0;
  output \q0_reg[7]_4 ;
  output [5:0]image_buffer1_5_address0;
  output \q0_reg[7]_5 ;
  output [5:0]image_buffer1_6_address0;
  output \q0_reg[7]_6 ;
  output [5:0]image_buffer1_7_address0;
  output \q0_reg[7]_7 ;
  output [5:0]image_buffer1_8_address0;
  output \q0_reg[7]_8 ;
  output [5:0]image_buffer1_9_address0;
  output \q0_reg[7]_9 ;
  output [5:0]image_buffer1_10_address0;
  output \q0_reg[7]_10 ;
  output [5:0]image_buffer1_11_address0;
  output \q0_reg[7]_11 ;
  output [5:0]image_buffer1_12_address0;
  output \q0_reg[7]_12 ;
  output [5:0]image_buffer1_13_address0;
  output \q0_reg[7]_13 ;
  output [5:0]image_buffer1_14_address0;
  output \q0_reg[7]_14 ;
  output [5:0]image_buffer1_15_address0;
  output \q0_reg[7]_15 ;
  output [5:0]image_buffer1_16_address0;
  output [0:0]WEA;
  output [0:0]ram_reg;
  output [2:0]\ap_CS_fsm_reg[0]_0 ;
  output \q1_reg[7] ;
  output \q1_reg[6] ;
  output \q1_reg[7]_0 ;
  output [0:0]E;
  output [0:0]\q0_reg[0] ;
  output [0:0]\q0_reg[0]_0 ;
  output [0:0]\q0_reg[0]_1 ;
  output [0:0]\q0_reg[0]_2 ;
  output [0:0]\q0_reg[0]_3 ;
  output \q1_reg[7]_1 ;
  output [0:0]\q0_reg[0]_4 ;
  output [0:0]\q0_reg[0]_5 ;
  output [0:0]\q0_reg[0]_6 ;
  output \q1_reg[7]_2 ;
  output \q1_reg[7]_3 ;
  output [0:0]\q0_reg[0]_7 ;
  output [0:0]\q0_reg[0]_8 ;
  output [0:0]\q0_reg[0]_9 ;
  output [0:0]\q0_reg[0]_10 ;
  output [0:0]\q0_reg[0]_11 ;
  output [0:0]\q0_reg[0]_12 ;
  output [0:0]\q0_reg[0]_13 ;
  output descriptor1_V_ce0;
  output [0:0]ADDRARDADDR;
  output [6:0]ram_reg_0;
  output descriptor1_V_we1;
  output [0:0]\q1_reg[7]_4 ;
  output [0:0]WEBWE;
  output [0:0]ram_reg_1;
  output sum1_we1;
  output ap_reg_grp_computeHistogram1_fu_987_ap_start_reg;
  output [0:0]\q0_reg[7]_16 ;
  output [7:0]\ap_pipeline_reg_pp0_iter7_abs2_reg_2377_reg[7]_0 ;
  output [7:0]\tmp_75_reg_2445_reg[0]_0 ;
  output [7:0]\ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_0 ;
  output [7:0]\tmp_74_reg_2450_reg[0]_0 ;
  output [6:0]ram_reg_2;
  output [0:0]\tmp_17_reg_705_reg[0] ;
  output [0:0]\tmp_6_reg_677_reg[0] ;
  output [0:0]\tmp_12_reg_689_reg[0] ;
  output [0:0]\tmp_12_reg_689_reg[0]_0 ;
  output [0:0]\tmp_15_reg_697_reg[0] ;
  output [0:0]\tmp_12_reg_689_reg[0]_1 ;
  output [14:0]ram_reg_3;
  output [31:0]sum_d1;
  output [7:0]\tmp_67_reg_2348_reg[7]_0 ;
  output lut12_ce0;
  output [7:0]q0_reg_1;
  output lut01_ce0;
  input ap_rst_n_inv;
  input ap_clk;
  input [0:0]CO;
  input [0:0]q0_reg_2;
  input [0:0]q0_reg_3;
  input [7:0]DOBDO;
  input ap_rst_n;
  input [0:0]tmp_75_fu_1766_p2;
  input [0:0]q0_reg_4;
  input [0:0]tmp_74_fu_1775_p2;
  input ap_enable_reg_pp1_iter23_reg;
  input [5:0]\tmp_s_reg_1732_reg[5] ;
  input [0:0]ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708;
  input ap_enable_reg_pp1_iter23_reg_0;
  input \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[4]__0 ;
  input \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ;
  input p_0_in;
  input p_0_in_0;
  input p_0_in_1;
  input p_0_in_2;
  input p_0_in_3;
  input p_0_in_4;
  input p_0_in_5;
  input p_0_in_6;
  input p_0_in_7;
  input p_0_in_8;
  input p_0_in_9;
  input p_0_in_10;
  input p_0_in_11;
  input p_0_in_12;
  input p_0_in_13;
  input [2:0]\ap_CS_fsm_reg[9] ;
  input grp_normalizeHisto1_fu_1026_descriptor_V_ce0;
  input grp_normalizeHisto1_fu_1026_sum_address0;
  input [5:0]\tmp1_reg_639_reg[5] ;
  input ap_pipeline_reg_pp0_iter7_tmp_reg_618;
  input ap_reg_grp_computeHistogram1_fu_987_ap_start;
  input [13:0]DOADO;
  input [0:0]ram_reg_4;
  input [2:0]ram_reg_5;
  input [31:0]D;
  input [7:0]\q1_reg[7]_5 ;
  input [7:0]\q1_reg[7]_6 ;
  input [7:0]\q1_reg[7]_7 ;
  input [7:0]\q1_reg[7]_8 ;
  input [7:0]\q1_reg[7]_9 ;
  input [7:0]\q1_reg[7]_10 ;
  input [7:0]\q1_reg[7]_11 ;
  input [7:0]\q1_reg[7]_12 ;
  input [7:0]\q1_reg[7]_13 ;
  input [7:0]\q1_reg[7]_14 ;
  input [7:0]\q1_reg[7]_15 ;
  input [7:0]\q1_reg[7]_16 ;
  input [7:0]\q1_reg[7]_17 ;
  input [7:0]\q1_reg[7]_18 ;
  input [7:0]\q1_reg[7]_19 ;
  input [7:0]\q1_reg[7]_20 ;
  input [7:0]\q0_reg[7]_17 ;
  input [7:0]\q0_reg[7]_18 ;
  input [7:0]\q0_reg[7]_19 ;
  input [7:0]\q0_reg[7]_20 ;
  input [7:0]\q0_reg[7]_21 ;
  input [7:0]\q0_reg[7]_22 ;
  input [7:0]\q0_reg[7]_23 ;
  input [7:0]\q0_reg[7]_24 ;
  input [7:0]\q0_reg[7]_25 ;
  input [7:0]\q0_reg[7]_26 ;
  input [7:0]\q0_reg[7]_27 ;
  input [7:0]\q0_reg[7]_28 ;
  input [7:0]\q0_reg[7]_29 ;
  input [7:0]\q0_reg[7]_30 ;
  input [7:0]\q0_reg[7]_31 ;
  input [7:0]\q0_reg[7]_32 ;
  input [7:0]\q0_reg[7]_33 ;
  input [7:0]\q0_reg[7]_34 ;
  input [6:0]q0_reg_5;

  wire [0:0]ADDRARDADDR;
  wire [0:0]ADDRBWRADDR;
  wire [0:0]CO;
  wire [31:0]D;
  wire [13:0]DOADO;
  wire [7:0]DOBDO;
  wire [0:0]E;
  wire [7:0]Gx_fu_1589_p2;
  wire [7:0]Gy_fu_1614_p2;
  wire [7:0]Q;
  wire [3:0]S;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire [7:1]abs2_fu_1697_p3;
  wire abs2_reg_23770;
  wire \abs2_reg_2377[7]_i_2_n_8 ;
  wire [7:1]abs_fu_1713_p3;
  wire abs_reg_23930;
  wire abscond1_reg_2337;
  wire \abscond1_reg_2337[0]_i_1_n_8 ;
  wire abscond3_reg_2332;
  wire \abscond3_reg_2332[0]_i_1_n_8 ;
  wire \ap_CS_fsm[3]_i_2__0_n_8 ;
  wire ap_CS_fsm_pp0_stage0;
  wire [2:0]\ap_CS_fsm_reg[0]_0 ;
  wire [2:0]\ap_CS_fsm_reg[9] ;
  wire ap_CS_fsm_state2;
  wire [4:1]ap_NS_fsm;
  wire ap_clk;
  wire ap_condition_1036;
  wire ap_condition_920;
  wire ap_condition_935;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter00;
  wire ap_enable_reg_pp0_iter0_i_1__0_n_8;
  wire ap_enable_reg_pp0_iter0_i_4__0_n_8;
  wire ap_enable_reg_pp0_iter10;
  wire ap_enable_reg_pp0_iter11;
  wire ap_enable_reg_pp0_iter12;
  wire ap_enable_reg_pp0_iter13;
  wire ap_enable_reg_pp0_iter1_i_1__0_n_8;
  wire ap_enable_reg_pp0_iter1_reg_n_8;
  wire ap_enable_reg_pp0_iter2_i_1__0_n_8;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter7;
  wire ap_enable_reg_pp0_iter8;
  wire ap_enable_reg_pp0_iter9;
  wire ap_enable_reg_pp1_iter23_reg;
  wire ap_enable_reg_pp1_iter23_reg_0;
  wire [3:3]ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062;
  wire \ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062[0]_i_1__0_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062[1]_i_1__0_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062[2]_i_1__0_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062[2]_i_3__0_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062_reg_n_8_[0] ;
  wire \ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062_reg_n_8_[1] ;
  wire \ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062_reg_n_8_[2] ;
  wire ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062;
  wire \ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062[0]_i_1__0_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062[1]_i_1__0_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062[2]_i_1__0_n_8 ;
  wire [7:0]ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[0]_i_1_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[0]_i_5_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[0]_i_6_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[0]_i_7_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[0]_i_8_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[1]_i_1_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[1]_i_5_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[1]_i_6_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[1]_i_7_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[1]_i_8_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[2]_i_1_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[2]_i_5_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[2]_i_6_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[2]_i_7_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[2]_i_8_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[3]_i_1_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[3]_i_5_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[3]_i_6_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[3]_i_7_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[3]_i_8_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[4]_i_1_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[4]_i_5_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[4]_i_6_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[4]_i_7_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[4]_i_8_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[5]_i_1_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[5]_i_5_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[5]_i_6_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[5]_i_7_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[5]_i_8_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[6]_i_1_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[6]_i_5_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[6]_i_6_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[6]_i_7_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[6]_i_8_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[7]_i_1_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[7]_i_5_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[7]_i_6_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[7]_i_7_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[7]_i_8_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[0]_i_2_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[0]_i_3_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[0]_i_4_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[1]_i_2_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[1]_i_3_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[1]_i_4_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[2]_i_2_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[2]_i_3_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[2]_i_4_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[3]_i_2_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[3]_i_3_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[3]_i_4_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[4]_i_2_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[4]_i_3_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[4]_i_4_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[5]_i_2_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[5]_i_3_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[5]_i_4_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[6]_i_2_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[6]_i_3_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[6]_i_4_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]_i_2_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]_i_3_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]_i_4_n_8 ;
  wire [7:0]ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[0]_i_1_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[0]_i_2_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[0]_i_3_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[0]_i_4_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[1]_i_1_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[1]_i_2_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[1]_i_3_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[1]_i_4_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[2]_i_1_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[2]_i_2_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[2]_i_3_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[2]_i_4_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[3]_i_1_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[3]_i_2_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[3]_i_3_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[3]_i_4_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[4]_i_1_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[4]_i_2_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[4]_i_3_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[4]_i_4_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[5]_i_1_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[5]_i_2_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[5]_i_3_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[5]_i_4_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[6]_i_1_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[6]_i_2_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[6]_i_3_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[6]_i_4_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[7]_i_1_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[7]_i_2_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[7]_i_3_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[7]_i_4_n_8 ;
  wire [7:0]ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[0]_i_1_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[0]_i_2_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[0]_i_3_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[0]_i_4_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[1]_i_1_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[1]_i_2_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[1]_i_3_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[1]_i_4_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[2]_i_1_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[2]_i_2_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[2]_i_3_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[2]_i_4_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[3]_i_1_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[3]_i_2_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[3]_i_3_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[3]_i_4_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[4]_i_1_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[4]_i_2_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[4]_i_3_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[4]_i_4_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[5]_i_1_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[5]_i_2_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[5]_i_3_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[5]_i_4_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[6]_i_1_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[6]_i_2_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[6]_i_3_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[6]_i_4_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[7]_i_1_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[7]_i_2_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[7]_i_3_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[7]_i_4_n_8 ;
  wire [7:0]ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[0]_i_1__0_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[0]_i_2__0_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[0]_i_5__0_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[0]_i_6__0_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[0]_i_7__0_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[0]_i_8__0_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[1]_i_1__0_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[1]_i_2__0_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[1]_i_5__0_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[1]_i_6__0_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[1]_i_7__0_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[1]_i_8__0_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[2]_i_1__0_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[2]_i_2__0_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[2]_i_5__0_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[2]_i_6__0_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[2]_i_7__0_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[2]_i_8__0_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[3]_i_1__0_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[3]_i_2__0_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[3]_i_5__0_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[3]_i_6__0_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[3]_i_7__0_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[3]_i_8__0_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[4]_i_1__0_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[4]_i_2__0_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[4]_i_5__0_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[4]_i_6__0_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[4]_i_7__0_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[4]_i_8__0_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[5]_i_1__0_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[5]_i_2__0_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[5]_i_5__0_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[5]_i_6__0_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[5]_i_7__0_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[5]_i_8__0_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[6]_i_1__0_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[6]_i_2__0_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[6]_i_5__0_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[6]_i_6__0_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[6]_i_7__0_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[6]_i_8__0_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[7]_i_1__0_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[7]_i_2__0_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[7]_i_5__0_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[7]_i_6__0_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[7]_i_7__0_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[7]_i_8__0_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[0]_i_3__0_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[0]_i_4__0_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[1]_i_3__0_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[1]_i_4__0_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[2]_i_3__0_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[2]_i_4__0_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[3]_i_3__0_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[3]_i_4__0_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[4]_i_3__0_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[4]_i_4__0_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[5]_i_3__0_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[5]_i_4__0_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[6]_i_3__0_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[6]_i_4__0_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7]_i_3__0_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7]_i_4__0_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter8_bin_index_8_reg_1062[2]_i_1__0_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter8_bin_index_8_reg_1062_reg_n_8_[2] ;
  wire \ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062[0]_i_1__0_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062[2]_i_1__0_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062[2]_i_2__0_n_8 ;
  wire \ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062_reg_n_8_[0] ;
  wire \ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062_reg_n_8_[2] ;
  wire ap_pipeline_reg_pp0_iter10_exitcond_flatten2_reg_1895;
  wire ap_pipeline_reg_pp0_iter10_tmp_52_reg_1924;
  wire ap_pipeline_reg_pp0_iter10_tmp_79_reg_2214;
  wire ap_pipeline_reg_pp0_iter10_tmp_80_reg_1948;
  wire [1:0]ap_pipeline_reg_pp0_iter10_y_offset_cast_mid2_reg_1938;
  wire ap_pipeline_reg_pp0_iter11_exitcond_flatten2_reg_1895;
  wire \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[0]_srl6_n_8 ;
  wire \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[1]_srl6_n_8 ;
  wire \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[2]_srl6_n_8 ;
  wire \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[3]_srl6_n_8 ;
  wire \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[4]_srl6_n_8 ;
  wire \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[5]_srl6_n_8 ;
  wire \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[6]_srl6_n_8 ;
  wire \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[7]_srl6_n_8 ;
  wire \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[8]_srl6_n_8 ;
  wire \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[9]_srl6_n_8 ;
  wire ap_pipeline_reg_pp0_iter12_exitcond_flatten2_reg_1895;
  wire [9:0]ap_pipeline_reg_pp0_iter12_mag_reg_2342;
  wire ap_pipeline_reg_pp0_iter13_exitcond_flatten2_reg_1895;
  wire ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895;
  wire \ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895[0]_i_1_n_8 ;
  wire \ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895_reg_n_8_[0] ;
  wire \ap_pipeline_reg_pp0_iter2_exitcond_flatten2_reg_1895_reg_n_8_[0] ;
  wire ap_pipeline_reg_pp0_iter2_sum_addr_1_reg_1953;
  wire [4:0]ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943;
  wire \ap_pipeline_reg_pp0_iter3_exitcond_flatten2_reg_1895_reg_n_8_[0] ;
  wire ap_pipeline_reg_pp0_iter3_tmp_52_reg_1924;
  wire ap_pipeline_reg_pp0_iter4_exitcond_flatten2_reg_1895;
  wire \ap_pipeline_reg_pp0_iter4_exitcond_flatten2_reg_1895_reg_n_8_[0] ;
  wire ap_pipeline_reg_pp0_iter4_tmp_52_reg_1924;
  wire ap_pipeline_reg_pp0_iter5_abscond1_reg_2337;
  wire ap_pipeline_reg_pp0_iter5_abscond3_reg_2332;
  wire \ap_pipeline_reg_pp0_iter5_exitcond_flatten2_reg_1895_reg_n_8_[0] ;
  wire \ap_pipeline_reg_pp0_iter5_or_cond_reg_2328_reg_n_8_[0] ;
  wire [7:0]ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310;
  wire \ap_pipeline_reg_pp0_iter5_tmp_78_reg_2324_reg_n_8_[0] ;
  wire \ap_pipeline_reg_pp0_iter6_exitcond_flatten2_reg_1895_reg_n_8_[0] ;
  wire \ap_pipeline_reg_pp0_iter6_or_cond_reg_2328_reg_n_8_[0] ;
  wire [7:0]ap_pipeline_reg_pp0_iter6_tmp_65_reg_2360_reg__0;
  wire [7:0]ap_pipeline_reg_pp0_iter6_tmp_67_reg_2348_reg__0;
  wire \ap_pipeline_reg_pp0_iter6_tmp_78_reg_2324_reg_n_8_[0] ;
  wire [7:0]\ap_pipeline_reg_pp0_iter7_abs2_reg_2377_reg[7]_0 ;
  wire [7:0]\ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_0 ;
  wire \ap_pipeline_reg_pp0_iter7_exitcond_flatten2_reg_1895_reg_n_8_[0] ;
  wire \ap_pipeline_reg_pp0_iter7_or_cond_reg_2328_reg_n_8_[0] ;
  wire [7:0]ap_pipeline_reg_pp0_iter7_tmp_65_reg_2360_reg__0;
  wire \ap_pipeline_reg_pp0_iter7_tmp_66_reg_2400_reg_n_8_[0] ;
  wire [7:0]ap_pipeline_reg_pp0_iter7_tmp_67_reg_2348_reg__0;
  wire \ap_pipeline_reg_pp0_iter7_tmp_69_reg_2384_reg_n_8_[0] ;
  wire \ap_pipeline_reg_pp0_iter7_tmp_78_reg_2324_reg_n_8_[0] ;
  wire ap_pipeline_reg_pp0_iter7_tmp_reg_618;
  wire [7:0]\ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0 ;
  wire \ap_pipeline_reg_pp0_iter8_exitcond_flatten2_reg_1895_reg_n_8_[0] ;
  wire \ap_pipeline_reg_pp0_iter8_or_cond_reg_2328_reg_n_8_[0] ;
  wire \ap_pipeline_reg_pp0_iter8_tmp_66_reg_2400_reg_n_8_[0] ;
  wire ap_pipeline_reg_pp0_iter8_tmp_69_reg_2384;
  wire \ap_pipeline_reg_pp0_iter8_tmp_70_reg_2418_reg_n_8_[0] ;
  wire ap_pipeline_reg_pp0_iter8_tmp_71_reg_2409;
  wire \ap_pipeline_reg_pp0_iter8_tmp_78_reg_2324_reg_n_8_[0] ;
  wire ap_pipeline_reg_pp0_iter9_exitcond_flatten2_reg_1895;
  wire ap_pipeline_reg_pp0_iter9_or_cond_reg_2328;
  wire \ap_pipeline_reg_pp0_iter9_tmp_52_reg_1924_reg[0]_srl4_n_8 ;
  wire ap_pipeline_reg_pp0_iter9_tmp_66_reg_2400;
  wire ap_pipeline_reg_pp0_iter9_tmp_69_reg_2384;
  wire ap_pipeline_reg_pp0_iter9_tmp_70_reg_2418;
  wire ap_pipeline_reg_pp0_iter9_tmp_71_reg_2409;
  wire ap_pipeline_reg_pp0_iter9_tmp_72_reg_2436;
  wire ap_pipeline_reg_pp0_iter9_tmp_73_reg_2427;
  wire ap_pipeline_reg_pp0_iter9_tmp_78_reg_2324;
  wire \ap_pipeline_reg_pp0_iter9_tmp_79_reg_2214_reg[0]_srl7_n_8 ;
  wire \ap_pipeline_reg_pp0_iter9_tmp_80_reg_1948_reg[0]_srl8_n_8 ;
  wire \ap_pipeline_reg_pp0_iter9_y_offset_cast_mid2_reg_1938_reg[0]_srl8_n_8 ;
  wire \ap_pipeline_reg_pp0_iter9_y_offset_cast_mid2_reg_1938_reg[1]_srl8_n_8 ;
  wire [0:0]ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708;
  wire \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ;
  wire \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[4]__0 ;
  wire ap_reg_grp_computeHistogram1_fu_987_ap_start;
  wire ap_reg_grp_computeHistogram1_fu_987_ap_start_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire bX_reg_881;
  wire \bX_reg_881_reg_n_8_[0] ;
  wire [0:0]blkPosX_mid2_v_v_reg_1919;
  wire \blkPosX_mid2_v_v_reg_1919[0]_i_2__0_n_8 ;
  wire descriptor1_V_ce0;
  wire descriptor1_V_we1;
  wire [6:0]descriptor_V_addr_1_reg_2470;
  wire \descriptor_V_addr_1_reg_2470[6]_i_1_n_8 ;
  wire exitcond_flatten2_fu_1270_p2;
  wire exitcond_flatten2_reg_1895;
  wire \exitcond_flatten2_reg_1895[0]_i_1_n_8 ;
  wire exitcond_flatten_fu_1282_p2;
  wire exitcond_flatten_reg_1904;
  wire \exitcond_flatten_reg_1904[0]_i_1__0_n_8 ;
  wire grp_computeHistogram1_fu_987_ap_done;
  wire grp_computeHistogram1_fu_987_descriptor_V_ce1;
  wire grp_computeHistogram1_fu_987_descriptor_V_we0;
  wire [0:0]grp_computeHistogram1_fu_987_image_buffer_10_address0;
  wire [0:0]grp_computeHistogram1_fu_987_image_buffer_11_address0;
  wire [0:0]grp_computeHistogram1_fu_987_image_buffer_12_address0;
  wire [0:0]grp_computeHistogram1_fu_987_image_buffer_14_address0;
  wire [0:0]grp_computeHistogram1_fu_987_image_buffer_16_address0;
  wire grp_computeHistogram1_fu_987_image_buffer_16_ce1;
  wire [0:0]grp_computeHistogram1_fu_987_image_buffer_1_address0;
  wire [0:0]grp_computeHistogram1_fu_987_image_buffer_2_address0;
  wire [0:0]grp_computeHistogram1_fu_987_image_buffer_3_address0;
  wire [0:0]grp_computeHistogram1_fu_987_image_buffer_6_address0;
  wire [0:0]grp_computeHistogram1_fu_987_image_buffer_7_address0;
  wire [0:0]grp_computeHistogram1_fu_987_image_buffer_8_address0;
  wire grp_computeHistogram1_fu_987_sum_ce1;
  wire grp_fu_1095_p2;
  wire [7:1]grp_fu_1110_p3;
  wire grp_normalizeHisto1_fu_1026_descriptor_V_ce0;
  wire grp_normalizeHisto1_fu_1026_sum_address0;
  wire [1:0]i1_reg_848;
  wire i1_reg_8480;
  wire \i1_reg_848[0]_i_1__0_n_8 ;
  wire \i1_reg_848[1]_i_1__0_n_8 ;
  wire [6:0]i_4_fu_1242_p2;
  wire i_reg_837;
  wire \i_reg_837[6]_i_4__0_n_8 ;
  wire \i_reg_837[6]_i_5__0_n_8 ;
  wire [6:0]i_reg_837_reg;
  wire [3:0]image_buffer1_0_address0;
  wire [5:0]image_buffer1_10_address0;
  wire [5:0]image_buffer1_11_address0;
  wire [5:0]image_buffer1_12_address0;
  wire [5:0]image_buffer1_13_address0;
  wire [5:0]image_buffer1_14_address0;
  wire [5:0]image_buffer1_15_address0;
  wire [5:0]image_buffer1_16_address0;
  wire [5:0]image_buffer1_1_address0;
  wire [5:0]image_buffer1_2_address0;
  wire [5:0]image_buffer1_3_address0;
  wire [5:0]image_buffer1_4_address0;
  wire [5:0]image_buffer1_5_address0;
  wire [5:0]image_buffer1_6_address0;
  wire [5:0]image_buffer1_7_address0;
  wire [5:0]image_buffer1_8_address0;
  wire [5:0]image_buffer1_9_address0;
  wire indvar_flatten1_reg_859;
  wire indvar_flatten1_reg_8590;
  wire \indvar_flatten1_reg_859[8]_i_4_n_8 ;
  wire [8:0]indvar_flatten1_reg_859_reg__0;
  wire [8:0]indvar_flatten_next1_fu_1276_p2;
  wire [8:0]indvar_flatten_next_fu_1294_p3;
  wire \indvar_flatten_reg_870[4]_i_1__0_n_8 ;
  wire \indvar_flatten_reg_870[7]_i_3__0_n_8 ;
  wire \indvar_flatten_reg_870[8]_i_2__0_n_8 ;
  wire [8:0]indvar_flatten_reg_870_reg;
  wire lut01_ce0;
  wire lut12_ce0;
  wire lut23_ce0;
  wire lut34_ce0;
  wire [9:1]mag_fu_1677_p3;
  wire [9:0]mag_reg_2342;
  wire \mag_reg_2342[5]_i_2__0_n_8 ;
  wire \mag_reg_2342[9]_i_3__0_n_8 ;
  wire \or_cond_reg_2328[0]_i_1__0_n_8 ;
  wire \or_cond_reg_2328[0]_i_3__0_n_8 ;
  wire \or_cond_reg_2328_reg_n_8_[0] ;
  wire p_0_in;
  wire p_0_in_0;
  wire p_0_in_1;
  wire p_0_in_10;
  wire p_0_in_11;
  wire p_0_in_12;
  wire p_0_in_13;
  wire p_0_in_2;
  wire p_0_in_3;
  wire p_0_in_4;
  wire p_0_in_5;
  wire p_0_in_6;
  wire p_0_in_7;
  wire p_0_in_8;
  wire p_0_in_9;
  wire [3:3]p_shl8_mid2_fu_1445_p3;
  wire \q0[7]_i_3__11_n_8 ;
  wire \q0[7]_i_3__12_n_8 ;
  wire \q0[7]_i_3__14_n_8 ;
  wire \q0[7]_i_3__21_n_8 ;
  wire \q0[7]_i_3__22_n_8 ;
  wire \q0[7]_i_3__23_n_8 ;
  wire \q0[7]_i_3__24_n_8 ;
  wire \q0[7]_i_3__8_n_8 ;
  wire \q0[7]_i_3__9_n_8 ;
  wire [7:0]q0_reg;
  wire [0:0]\q0_reg[0] ;
  wire [0:0]\q0_reg[0]_0 ;
  wire [0:0]\q0_reg[0]_1 ;
  wire [0:0]\q0_reg[0]_10 ;
  wire [0:0]\q0_reg[0]_11 ;
  wire [0:0]\q0_reg[0]_12 ;
  wire [0:0]\q0_reg[0]_13 ;
  wire [0:0]\q0_reg[0]_2 ;
  wire [0:0]\q0_reg[0]_3 ;
  wire [0:0]\q0_reg[0]_4 ;
  wire [0:0]\q0_reg[0]_5 ;
  wire [0:0]\q0_reg[0]_6 ;
  wire [0:0]\q0_reg[0]_7 ;
  wire [0:0]\q0_reg[0]_8 ;
  wire [0:0]\q0_reg[0]_9 ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire \q0_reg[7]_10 ;
  wire \q0_reg[7]_11 ;
  wire \q0_reg[7]_12 ;
  wire \q0_reg[7]_13 ;
  wire \q0_reg[7]_14 ;
  wire \q0_reg[7]_15 ;
  wire [0:0]\q0_reg[7]_16 ;
  wire [7:0]\q0_reg[7]_17 ;
  wire [7:0]\q0_reg[7]_18 ;
  wire [7:0]\q0_reg[7]_19 ;
  wire \q0_reg[7]_2 ;
  wire [7:0]\q0_reg[7]_20 ;
  wire [7:0]\q0_reg[7]_21 ;
  wire [7:0]\q0_reg[7]_22 ;
  wire [7:0]\q0_reg[7]_23 ;
  wire [7:0]\q0_reg[7]_24 ;
  wire [7:0]\q0_reg[7]_25 ;
  wire [7:0]\q0_reg[7]_26 ;
  wire [7:0]\q0_reg[7]_27 ;
  wire [7:0]\q0_reg[7]_28 ;
  wire [7:0]\q0_reg[7]_29 ;
  wire \q0_reg[7]_3 ;
  wire [7:0]\q0_reg[7]_30 ;
  wire [7:0]\q0_reg[7]_31 ;
  wire [7:0]\q0_reg[7]_32 ;
  wire [7:0]\q0_reg[7]_33 ;
  wire [7:0]\q0_reg[7]_34 ;
  wire \q0_reg[7]_4 ;
  wire \q0_reg[7]_5 ;
  wire \q0_reg[7]_6 ;
  wire \q0_reg[7]_7 ;
  wire \q0_reg[7]_8 ;
  wire \q0_reg[7]_9 ;
  wire [7:0]q0_reg_0;
  wire [7:0]q0_reg_1;
  wire [0:0]q0_reg_2;
  wire [0:0]q0_reg_3;
  wire [0:0]q0_reg_4;
  wire [6:0]q0_reg_5;
  wire q0_reg_7__s_net_1;
  wire q0_reg_i_22__1_n_8;
  wire q0_reg_i_22_n_8;
  wire q0_reg_i_24__0_n_8;
  wire q0_reg_i_24_n_8;
  wire \q1_reg[6] ;
  wire \q1_reg[7] ;
  wire \q1_reg[7]_0 ;
  wire \q1_reg[7]_1 ;
  wire [7:0]\q1_reg[7]_10 ;
  wire [7:0]\q1_reg[7]_11 ;
  wire [7:0]\q1_reg[7]_12 ;
  wire [7:0]\q1_reg[7]_13 ;
  wire [7:0]\q1_reg[7]_14 ;
  wire [7:0]\q1_reg[7]_15 ;
  wire [7:0]\q1_reg[7]_16 ;
  wire [7:0]\q1_reg[7]_17 ;
  wire [7:0]\q1_reg[7]_18 ;
  wire [7:0]\q1_reg[7]_19 ;
  wire \q1_reg[7]_2 ;
  wire [7:0]\q1_reg[7]_20 ;
  wire \q1_reg[7]_3 ;
  wire [0:0]\q1_reg[7]_4 ;
  wire [7:0]\q1_reg[7]_5 ;
  wire [7:0]\q1_reg[7]_6 ;
  wire [7:0]\q1_reg[7]_7 ;
  wire [7:0]\q1_reg[7]_8 ;
  wire [7:0]\q1_reg[7]_9 ;
  wire [0:0]ram_reg;
  wire [6:0]ram_reg_0;
  wire ram_reg_0_31_0_0_i_10__4_n_8;
  wire ram_reg_0_31_0_0_i_11__0_n_8;
  wire ram_reg_0_31_0_0_i_9__10_n_8;
  wire ram_reg_0_31_0_0_i_9__15_n_8;
  wire ram_reg_0_31_0_0_i_9__16_n_8;
  wire ram_reg_0_31_0_0_i_9__18_n_8;
  wire ram_reg_0_31_0_0_i_9__22_n_8;
  wire ram_reg_0_31_0_0_i_9__23_n_8;
  wire ram_reg_0_31_0_0_i_9__24_n_8;
  wire [0:0]ram_reg_1;
  wire [6:0]ram_reg_2;
  wire [14:0]ram_reg_3;
  wire [0:0]ram_reg_4;
  wire [2:0]ram_reg_5;
  wire ram_reg_i_10_n_10;
  wire ram_reg_i_10_n_11;
  wire ram_reg_i_10_n_8;
  wire ram_reg_i_10_n_9;
  wire ram_reg_i_11_n_10;
  wire ram_reg_i_11_n_11;
  wire ram_reg_i_11_n_8;
  wire ram_reg_i_11_n_9;
  wire ram_reg_i_14__0_n_8;
  wire ram_reg_i_15__0_n_8;
  wire ram_reg_i_16__0_n_8;
  wire ram_reg_i_17__0_n_8;
  wire ram_reg_i_18__0_n_8;
  wire ram_reg_i_19__0_n_8;
  wire ram_reg_i_20__0_n_8;
  wire ram_reg_i_21__0_n_8;
  wire ram_reg_i_22__0_n_8;
  wire ram_reg_i_23__0_n_8;
  wire ram_reg_i_24__0_n_8;
  wire ram_reg_i_25__0_n_8;
  wire ram_reg_i_26__0_n_8;
  wire ram_reg_i_27__0_n_8;
  wire ram_reg_i_28__0_n_8;
  wire ram_reg_i_29__0_n_8;
  wire ram_reg_i_30__0_n_8;
  wire ram_reg_i_31__0_n_8;
  wire ram_reg_i_32__0_n_8;
  wire ram_reg_i_33__0_n_8;
  wire ram_reg_i_34_n_8;
  wire ram_reg_i_35__0_n_8;
  wire ram_reg_i_36__0_n_8;
  wire ram_reg_i_37_n_8;
  wire ram_reg_i_38_n_8;
  wire ram_reg_i_39_n_8;
  wire ram_reg_i_40_n_8;
  wire ram_reg_i_41_n_8;
  wire ram_reg_i_42_n_8;
  wire ram_reg_i_43_n_8;
  wire ram_reg_i_44_n_8;
  wire ram_reg_i_45_n_8;
  wire ram_reg_i_46_n_8;
  wire ram_reg_i_4_n_10;
  wire ram_reg_i_4_n_11;
  wire ram_reg_i_4_n_9;
  wire ram_reg_i_5_n_10;
  wire ram_reg_i_5_n_11;
  wire ram_reg_i_5_n_8;
  wire ram_reg_i_5_n_9;
  wire ram_reg_i_6_n_10;
  wire ram_reg_i_6_n_11;
  wire ram_reg_i_6_n_8;
  wire ram_reg_i_6_n_9;
  wire ram_reg_i_7_n_10;
  wire ram_reg_i_7_n_11;
  wire ram_reg_i_7_n_8;
  wire ram_reg_i_7_n_9;
  wire ram_reg_i_8_n_10;
  wire ram_reg_i_8_n_11;
  wire ram_reg_i_8_n_8;
  wire ram_reg_i_8_n_9;
  wire ram_reg_i_9_n_10;
  wire ram_reg_i_9_n_11;
  wire ram_reg_i_9_n_8;
  wire ram_reg_i_9_n_9;
  wire reg_12320;
  wire \reg_1232[0]_i_2__0_n_8 ;
  wire \reg_1232[0]_i_3__0_n_8 ;
  wire \reg_1232[0]_i_4__0_n_8 ;
  wire \reg_1232[0]_i_5__0_n_8 ;
  wire \reg_1232[4]_i_2__0_n_8 ;
  wire \reg_1232[5]_i_2__0_n_8 ;
  wire \reg_1232[7]_i_3__0_n_8 ;
  wire \reg_1232_reg[0]_i_1__0_n_10 ;
  wire \reg_1232_reg[0]_i_1__0_n_11 ;
  wire \reg_1232_reg[0]_i_1__0_n_8 ;
  wire \reg_1232_reg[0]_i_1__0_n_9 ;
  wire sum1_we1;
  wire sum_addr_1_reg_1953;
  wire sum_addr_1_reg_19530;
  wire [31:0]sum_d1;
  wire [31:0]sum_load_reg_2372;
  wire \sum_load_reg_2372[31]_i_1__0_n_8 ;
  wire [5:0]\tmp1_reg_639_reg[5] ;
  wire [3:0]tmp5_cast_fu_1849_p1;
  wire [0:0]\tmp_12_reg_689_reg[0] ;
  wire [0:0]\tmp_12_reg_689_reg[0]_0 ;
  wire [0:0]\tmp_12_reg_689_reg[0]_1 ;
  wire [0:0]\tmp_15_reg_697_reg[0] ;
  wire [0:0]\tmp_17_reg_705_reg[0] ;
  wire tmp_53_fu_1378_p3;
  wire [9:0]tmp_60_fu_1629_p2;
  wire [9:0]tmp_60_reg_2317;
  wire \tmp_60_reg_2317[3]_i_2_n_8 ;
  wire \tmp_60_reg_2317[3]_i_3_n_8 ;
  wire \tmp_60_reg_2317[3]_i_4_n_8 ;
  wire \tmp_60_reg_2317[3]_i_5_n_8 ;
  wire \tmp_60_reg_2317[7]_i_10_n_8 ;
  wire \tmp_60_reg_2317[7]_i_3_n_8 ;
  wire \tmp_60_reg_2317[7]_i_4_n_8 ;
  wire \tmp_60_reg_2317[7]_i_5_n_8 ;
  wire \tmp_60_reg_2317[7]_i_6_n_8 ;
  wire \tmp_60_reg_2317[7]_i_7_n_8 ;
  wire \tmp_60_reg_2317[7]_i_8_n_8 ;
  wire \tmp_60_reg_2317[7]_i_9_n_8 ;
  wire \tmp_60_reg_2317[9]_i_2_n_8 ;
  wire \tmp_60_reg_2317_reg[3]_i_1_n_10 ;
  wire \tmp_60_reg_2317_reg[3]_i_1_n_11 ;
  wire \tmp_60_reg_2317_reg[3]_i_1_n_8 ;
  wire \tmp_60_reg_2317_reg[3]_i_1_n_9 ;
  wire \tmp_60_reg_2317_reg[7]_i_1_n_10 ;
  wire \tmp_60_reg_2317_reg[7]_i_1_n_11 ;
  wire \tmp_60_reg_2317_reg[7]_i_1_n_8 ;
  wire \tmp_60_reg_2317_reg[7]_i_1_n_9 ;
  wire \tmp_60_reg_2317_reg[7]_i_2_n_10 ;
  wire \tmp_60_reg_2317_reg[7]_i_2_n_11 ;
  wire \tmp_60_reg_2317_reg[7]_i_2_n_8 ;
  wire \tmp_60_reg_2317_reg[7]_i_2_n_9 ;
  wire \tmp_60_reg_2317_reg[9]_i_1_n_11 ;
  wire \tmp_65_reg_2360[7]_i_1_n_8 ;
  wire [7:0]tmp_65_reg_2360_reg__0;
  wire tmp_66_fu_1723_p2;
  wire \tmp_66_reg_2400[0]_i_10_n_8 ;
  wire \tmp_66_reg_2400[0]_i_3_n_8 ;
  wire \tmp_66_reg_2400[0]_i_4_n_8 ;
  wire \tmp_66_reg_2400[0]_i_5_n_8 ;
  wire \tmp_66_reg_2400[0]_i_6_n_8 ;
  wire \tmp_66_reg_2400[0]_i_7_n_8 ;
  wire \tmp_66_reg_2400[0]_i_8_n_8 ;
  wire \tmp_66_reg_2400[0]_i_9_n_8 ;
  wire \tmp_66_reg_2400_reg[0]_i_2_n_10 ;
  wire \tmp_66_reg_2400_reg[0]_i_2_n_11 ;
  wire \tmp_66_reg_2400_reg[0]_i_2_n_9 ;
  wire \tmp_66_reg_2400_reg_n_8_[0] ;
  wire \tmp_67_reg_2348[7]_i_1_n_8 ;
  wire [7:0]\tmp_67_reg_2348_reg[7]_0 ;
  wire [7:0]tmp_67_reg_2348_reg__0;
  wire tmp_69_fu_1707_p2;
  wire \tmp_69_reg_2384[0]_i_10_n_8 ;
  wire \tmp_69_reg_2384[0]_i_11_n_8 ;
  wire \tmp_69_reg_2384[0]_i_12_n_8 ;
  wire \tmp_69_reg_2384[0]_i_3_n_8 ;
  wire \tmp_69_reg_2384[0]_i_4_n_8 ;
  wire \tmp_69_reg_2384[0]_i_5_n_8 ;
  wire \tmp_69_reg_2384[0]_i_6_n_8 ;
  wire \tmp_69_reg_2384[0]_i_7_n_8 ;
  wire \tmp_69_reg_2384[0]_i_8_n_8 ;
  wire \tmp_69_reg_2384[0]_i_9_n_8 ;
  wire \tmp_69_reg_2384_reg[0]_i_2_n_10 ;
  wire \tmp_69_reg_2384_reg[0]_i_2_n_11 ;
  wire \tmp_69_reg_2384_reg[0]_i_2_n_9 ;
  wire \tmp_69_reg_2384_reg_n_8_[0] ;
  wire [0:0]\tmp_6_reg_677_reg[0] ;
  wire \tmp_70_reg_2418[0]_i_1_n_8 ;
  wire \tmp_70_reg_2418_reg_n_8_[0] ;
  wire \tmp_71_reg_2409[0]_i_1_n_8 ;
  wire \tmp_71_reg_2409_reg_n_8_[0] ;
  wire \tmp_72_reg_2436[0]_i_1_n_8 ;
  wire \tmp_72_reg_2436[0]_i_2_n_8 ;
  wire [3:0]\tmp_72_reg_2436_reg[0]_0 ;
  wire \tmp_72_reg_2436_reg_n_8_[0] ;
  wire tmp_73_reg_2427;
  wire \tmp_73_reg_2427[0]_i_1_n_8 ;
  wire [0:0]tmp_74_fu_1775_p2;
  wire tmp_74_reg_2450;
  wire \tmp_74_reg_2450[0]_i_1_n_8 ;
  wire \tmp_74_reg_2450[0]_i_3_n_8 ;
  wire [7:0]\tmp_74_reg_2450_reg[0]_0 ;
  wire [0:0]tmp_75_fu_1766_p2;
  wire tmp_75_reg_2445;
  wire \tmp_75_reg_2445[0]_i_1_n_8 ;
  wire \tmp_75_reg_2445[0]_i_3_n_8 ;
  wire [7:0]\tmp_75_reg_2445_reg[0]_0 ;
  wire [7:0]tmp_77_reg_2310;
  wire \tmp_77_reg_2310[3]_i_2_n_8 ;
  wire \tmp_77_reg_2310[3]_i_3_n_8 ;
  wire \tmp_77_reg_2310[3]_i_4_n_8 ;
  wire \tmp_77_reg_2310[3]_i_5_n_8 ;
  wire \tmp_77_reg_2310[7]_i_2_n_8 ;
  wire \tmp_77_reg_2310[7]_i_3_n_8 ;
  wire \tmp_77_reg_2310[7]_i_4_n_8 ;
  wire \tmp_77_reg_2310[7]_i_5_n_8 ;
  wire \tmp_77_reg_2310_reg[3]_i_1_n_10 ;
  wire \tmp_77_reg_2310_reg[3]_i_1_n_11 ;
  wire \tmp_77_reg_2310_reg[3]_i_1_n_8 ;
  wire \tmp_77_reg_2310_reg[3]_i_1_n_9 ;
  wire \tmp_77_reg_2310_reg[7]_i_1_n_10 ;
  wire \tmp_77_reg_2310_reg[7]_i_1_n_11 ;
  wire \tmp_77_reg_2310_reg[7]_i_1_n_8 ;
  wire \tmp_77_reg_2310_reg[7]_i_1_n_9 ;
  wire tmp_78_fu_1641_p3;
  wire \tmp_78_reg_2324[0]_i_1_n_8 ;
  wire \tmp_78_reg_2324_reg[0]_i_3_n_11 ;
  wire \tmp_78_reg_2324_reg[0]_i_4_n_11 ;
  wire \tmp_78_reg_2324_reg_n_8_[0] ;
  wire tmp_79_reg_2214;
  wire \tmp_79_reg_2214[0]_i_1_n_8 ;
  wire [2:0]\tmp_79_reg_2214_reg[0]_0 ;
  wire \tmp_80_reg_1948[0]_i_1_n_8 ;
  wire \tmp_80_reg_1948_reg_n_8_[0] ;
  wire [6:0]tmp_82_fu_1859_p2;
  wire [6:0]tmp_82_reg_2465;
  wire \tmp_82_reg_2465[2]_i_2_n_8 ;
  wire \tmp_82_reg_2465[6]_i_1_n_8 ;
  wire \tmp_82_reg_2465[6]_i_3_n_8 ;
  wire [14:0]tmp_85_fu_1872_p2;
  wire \tmp_85_reg_2476[11]_i_2_n_8 ;
  wire \tmp_85_reg_2476[11]_i_4_n_8 ;
  wire \tmp_85_reg_2476[11]_i_5_n_8 ;
  wire \tmp_85_reg_2476[11]_i_6_n_8 ;
  wire \tmp_85_reg_2476[14]_i_1_n_8 ;
  wire \tmp_85_reg_2476[3]_i_2_n_8 ;
  wire \tmp_85_reg_2476[3]_i_3_n_8 ;
  wire \tmp_85_reg_2476[3]_i_4_n_8 ;
  wire \tmp_85_reg_2476[3]_i_5_n_8 ;
  wire \tmp_85_reg_2476[7]_i_2_n_8 ;
  wire \tmp_85_reg_2476[7]_i_3_n_8 ;
  wire \tmp_85_reg_2476[7]_i_4_n_8 ;
  wire \tmp_85_reg_2476[7]_i_5_n_8 ;
  wire \tmp_85_reg_2476_reg[11]_i_1_n_10 ;
  wire \tmp_85_reg_2476_reg[11]_i_1_n_11 ;
  wire \tmp_85_reg_2476_reg[11]_i_1_n_8 ;
  wire \tmp_85_reg_2476_reg[11]_i_1_n_9 ;
  wire \tmp_85_reg_2476_reg[14]_i_2_n_10 ;
  wire \tmp_85_reg_2476_reg[14]_i_2_n_11 ;
  wire \tmp_85_reg_2476_reg[3]_i_1_n_10 ;
  wire \tmp_85_reg_2476_reg[3]_i_1_n_11 ;
  wire \tmp_85_reg_2476_reg[3]_i_1_n_8 ;
  wire \tmp_85_reg_2476_reg[3]_i_1_n_9 ;
  wire \tmp_85_reg_2476_reg[7]_i_1_n_10 ;
  wire \tmp_85_reg_2476_reg[7]_i_1_n_11 ;
  wire \tmp_85_reg_2476_reg[7]_i_1_n_8 ;
  wire \tmp_85_reg_2476_reg[7]_i_1_n_9 ;
  wire [5:0]\tmp_s_reg_1732_reg[5] ;
  wire [4:1]x_1_fu_1469_p2;
  wire [3:1]x_mid2_fu_1403_p3;
  wire \x_mid2_reg_1931[1]_rep_i_1__1_n_8 ;
  wire \x_mid2_reg_1931[1]_rep_i_1__2_n_8 ;
  wire \x_mid2_reg_1931[2]_rep_i_1__1_n_8 ;
  wire \x_mid2_reg_1931[2]_rep_i_1__2_n_8 ;
  wire \x_mid2_reg_1931[3]_rep_i_1__1_n_8 ;
  wire \x_mid2_reg_1931[3]_rep_i_1__2_n_8 ;
  wire x_reg_903;
  wire x_reg_9030;
  wire \x_reg_903_reg_n_8_[1] ;
  wire \x_reg_903_reg_n_8_[2] ;
  wire \x_reg_903_reg_n_8_[3] ;
  wire [4:0]y_mid2_fu_1453_p3;
  wire [4:0]y_mid2_reg_1943;
  wire \y_mid2_reg_1943[1]_i_2__0_n_8 ;
  wire \y_mid2_reg_1943[2]_i_2__0_n_8 ;
  wire \y_mid2_reg_1943[2]_i_3__0_n_8 ;
  wire \y_mid2_reg_1943[3]_i_2__0_n_8 ;
  wire \y_mid2_reg_1943[3]_i_3__0_n_8 ;
  wire \y_mid2_reg_1943[4]_i_2__0_n_8 ;
  wire \y_mid2_reg_1943[4]_i_3__0_n_8 ;
  wire \y_offset_cast_mid2_reg_1938[0]_i_1__0_n_8 ;
  wire \y_offset_cast_mid2_reg_1938[1]_i_1__0_n_8 ;
  wire \y_offset_cast_mid2_reg_1938[1]_i_2__0_n_8 ;
  wire \y_offset_cast_mid2_reg_1938_reg_n_8_[0] ;
  wire \y_offset_cast_mid2_reg_1938_reg_n_8_[1] ;
  wire [4:0]y_reg_892;
  wire [3:3]NLW_ram_reg_i_4_CO_UNCONNECTED;
  wire [3:1]\NLW_tmp_60_reg_2317_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_60_reg_2317_reg[9]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_66_reg_2400_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_69_reg_2384_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_78_reg_2324_reg[0]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_78_reg_2324_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_78_reg_2324_reg[0]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_78_reg_2324_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:2]\NLW_tmp_85_reg_2476_reg[14]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_85_reg_2476_reg[14]_i_2_O_UNCONNECTED ;

  assign q0_reg_7__s_port_ = q0_reg_7__s_net_1;
  LUT3 #(
    .INIT(8'hD2)) 
    \abs2_reg_2377[1]_i_1 
       (.I0(ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310[0]),
        .I1(ap_pipeline_reg_pp0_iter5_abscond3_reg_2332),
        .I2(ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310[1]),
        .O(abs2_fu_1697_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'hF10E)) 
    \abs2_reg_2377[2]_i_1 
       (.I0(ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310[0]),
        .I1(ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310[1]),
        .I2(ap_pipeline_reg_pp0_iter5_abscond3_reg_2332),
        .I3(ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310[2]),
        .O(abs2_fu_1697_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'hFF0100FE)) 
    \abs2_reg_2377[3]_i_1 
       (.I0(ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310[1]),
        .I1(ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310[0]),
        .I2(ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310[2]),
        .I3(ap_pipeline_reg_pp0_iter5_abscond3_reg_2332),
        .I4(ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310[3]),
        .O(abs2_fu_1697_p3[3]));
  LUT6 #(
    .INIT(64'hFFFF00010000FFFE)) 
    \abs2_reg_2377[4]_i_1 
       (.I0(ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310[2]),
        .I1(ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310[0]),
        .I2(ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310[1]),
        .I3(ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310[3]),
        .I4(ap_pipeline_reg_pp0_iter5_abscond3_reg_2332),
        .I5(ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310[4]),
        .O(abs2_fu_1697_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'hF10E)) 
    \abs2_reg_2377[5]_i_1 
       (.I0(\abs2_reg_2377[7]_i_2_n_8 ),
        .I1(ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310[4]),
        .I2(ap_pipeline_reg_pp0_iter5_abscond3_reg_2332),
        .I3(ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310[5]),
        .O(abs2_fu_1697_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'hFF0100FE)) 
    \abs2_reg_2377[6]_i_1 
       (.I0(ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310[4]),
        .I1(\abs2_reg_2377[7]_i_2_n_8 ),
        .I2(ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310[5]),
        .I3(ap_pipeline_reg_pp0_iter5_abscond3_reg_2332),
        .I4(ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310[6]),
        .O(abs2_fu_1697_p3[6]));
  LUT6 #(
    .INIT(64'hFF00FF0100FF00FE)) 
    \abs2_reg_2377[7]_i_1 
       (.I0(ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310[4]),
        .I1(\abs2_reg_2377[7]_i_2_n_8 ),
        .I2(ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310[5]),
        .I3(ap_pipeline_reg_pp0_iter5_abscond3_reg_2332),
        .I4(ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310[6]),
        .I5(ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310[7]),
        .O(abs2_fu_1697_p3[7]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \abs2_reg_2377[7]_i_2 
       (.I0(ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310[2]),
        .I1(ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310[0]),
        .I2(ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310[1]),
        .I3(ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310[3]),
        .O(\abs2_reg_2377[7]_i_2_n_8 ));
  FDRE \abs2_reg_2377_reg[0] 
       (.C(ap_clk),
        .CE(abs2_reg_23770),
        .D(ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310[0]),
        .Q(\ap_pipeline_reg_pp0_iter7_abs2_reg_2377_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \abs2_reg_2377_reg[1] 
       (.C(ap_clk),
        .CE(abs2_reg_23770),
        .D(abs2_fu_1697_p3[1]),
        .Q(\ap_pipeline_reg_pp0_iter7_abs2_reg_2377_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \abs2_reg_2377_reg[2] 
       (.C(ap_clk),
        .CE(abs2_reg_23770),
        .D(abs2_fu_1697_p3[2]),
        .Q(\ap_pipeline_reg_pp0_iter7_abs2_reg_2377_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \abs2_reg_2377_reg[3] 
       (.C(ap_clk),
        .CE(abs2_reg_23770),
        .D(abs2_fu_1697_p3[3]),
        .Q(\ap_pipeline_reg_pp0_iter7_abs2_reg_2377_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \abs2_reg_2377_reg[4] 
       (.C(ap_clk),
        .CE(abs2_reg_23770),
        .D(abs2_fu_1697_p3[4]),
        .Q(\ap_pipeline_reg_pp0_iter7_abs2_reg_2377_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \abs2_reg_2377_reg[5] 
       (.C(ap_clk),
        .CE(abs2_reg_23770),
        .D(abs2_fu_1697_p3[5]),
        .Q(\ap_pipeline_reg_pp0_iter7_abs2_reg_2377_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \abs2_reg_2377_reg[6] 
       (.C(ap_clk),
        .CE(abs2_reg_23770),
        .D(abs2_fu_1697_p3[6]),
        .Q(\ap_pipeline_reg_pp0_iter7_abs2_reg_2377_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \abs2_reg_2377_reg[7] 
       (.C(ap_clk),
        .CE(abs2_reg_23770),
        .D(abs2_fu_1697_p3[7]),
        .Q(\ap_pipeline_reg_pp0_iter7_abs2_reg_2377_reg[7]_0 [7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \abs_reg_2393[1]_i_1__0 
       (.I0(ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310[0]),
        .I1(ap_pipeline_reg_pp0_iter5_abscond1_reg_2337),
        .I2(ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310[1]),
        .O(abs_fu_1713_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'hF10E)) 
    \abs_reg_2393[2]_i_1__0 
       (.I0(ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310[0]),
        .I1(ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310[1]),
        .I2(ap_pipeline_reg_pp0_iter5_abscond1_reg_2337),
        .I3(ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310[2]),
        .O(abs_fu_1713_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'hFF0100FE)) 
    \abs_reg_2393[3]_i_1__0 
       (.I0(ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310[1]),
        .I1(ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310[0]),
        .I2(ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310[2]),
        .I3(ap_pipeline_reg_pp0_iter5_abscond1_reg_2337),
        .I4(ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310[3]),
        .O(abs_fu_1713_p3[3]));
  LUT6 #(
    .INIT(64'hFFFF00010000FFFE)) 
    \abs_reg_2393[4]_i_1__0 
       (.I0(ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310[2]),
        .I1(ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310[0]),
        .I2(ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310[1]),
        .I3(ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310[3]),
        .I4(ap_pipeline_reg_pp0_iter5_abscond1_reg_2337),
        .I5(ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310[4]),
        .O(abs_fu_1713_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'hF10E)) 
    \abs_reg_2393[5]_i_1__0 
       (.I0(\abs2_reg_2377[7]_i_2_n_8 ),
        .I1(ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310[4]),
        .I2(ap_pipeline_reg_pp0_iter5_abscond1_reg_2337),
        .I3(ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310[5]),
        .O(abs_fu_1713_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'hFF0100FE)) 
    \abs_reg_2393[6]_i_1__0 
       (.I0(ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310[4]),
        .I1(\abs2_reg_2377[7]_i_2_n_8 ),
        .I2(ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310[5]),
        .I3(ap_pipeline_reg_pp0_iter5_abscond1_reg_2337),
        .I4(ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310[6]),
        .O(abs_fu_1713_p3[6]));
  LUT6 #(
    .INIT(64'hFF00FF0100FF00FE)) 
    \abs_reg_2393[7]_i_1__0 
       (.I0(ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310[4]),
        .I1(\abs2_reg_2377[7]_i_2_n_8 ),
        .I2(ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310[5]),
        .I3(ap_pipeline_reg_pp0_iter5_abscond1_reg_2337),
        .I4(ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310[6]),
        .I5(ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310[7]),
        .O(abs_fu_1713_p3[7]));
  FDRE \abs_reg_2393_reg[0] 
       (.C(ap_clk),
        .CE(abs_reg_23930),
        .D(ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310[0]),
        .Q(\ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \abs_reg_2393_reg[1] 
       (.C(ap_clk),
        .CE(abs_reg_23930),
        .D(abs_fu_1713_p3[1]),
        .Q(\ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \abs_reg_2393_reg[2] 
       (.C(ap_clk),
        .CE(abs_reg_23930),
        .D(abs_fu_1713_p3[2]),
        .Q(\ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \abs_reg_2393_reg[3] 
       (.C(ap_clk),
        .CE(abs_reg_23930),
        .D(abs_fu_1713_p3[3]),
        .Q(\ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \abs_reg_2393_reg[4] 
       (.C(ap_clk),
        .CE(abs_reg_23930),
        .D(abs_fu_1713_p3[4]),
        .Q(\ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \abs_reg_2393_reg[5] 
       (.C(ap_clk),
        .CE(abs_reg_23930),
        .D(abs_fu_1713_p3[5]),
        .Q(\ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \abs_reg_2393_reg[6] 
       (.C(ap_clk),
        .CE(abs_reg_23930),
        .D(abs_fu_1713_p3[6]),
        .Q(\ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \abs_reg_2393_reg[7] 
       (.C(ap_clk),
        .CE(abs_reg_23930),
        .D(abs_fu_1713_p3[7]),
        .Q(\ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_0 [7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF5FDFDFDA0000000)) 
    \abscond1_reg_2337[0]_i_1 
       (.I0(reg_12320),
        .I1(\reg_1232[4]_i_2__0_n_8 ),
        .I2(grp_fu_1095_p2),
        .I3(\tmp_78_reg_2324_reg[0]_i_3_n_11 ),
        .I4(\tmp_78_reg_2324_reg[0]_i_4_n_11 ),
        .I5(abscond1_reg_2337),
        .O(\abscond1_reg_2337[0]_i_1_n_8 ));
  FDRE \abscond1_reg_2337_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\abscond1_reg_2337[0]_i_1_n_8 ),
        .Q(abscond1_reg_2337),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFF7F7F700A0A0A0)) 
    \abscond3_reg_2332[0]_i_1 
       (.I0(reg_12320),
        .I1(\reg_1232[4]_i_2__0_n_8 ),
        .I2(grp_fu_1095_p2),
        .I3(\tmp_78_reg_2324_reg[0]_i_3_n_11 ),
        .I4(\tmp_78_reg_2324_reg[0]_i_4_n_11 ),
        .I5(abscond3_reg_2332),
        .O(\abscond3_reg_2332[0]_i_1_n_8 ));
  FDRE \abscond3_reg_2332_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\abscond3_reg_2332[0]_i_1_n_8 ),
        .Q(abscond3_reg_2332),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(\ap_CS_fsm_reg[0]_0 [2]),
        .I1(ap_reg_grp_computeHistogram1_fu_987_ap_start),
        .I2(\ap_CS_fsm_reg[0]_0 [0]),
        .O(grp_computeHistogram1_fu_987_ap_done));
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(grp_computeHistogram1_fu_987_descriptor_V_we0),
        .I1(\ap_CS_fsm_reg[0]_0 [0]),
        .I2(ap_reg_grp_computeHistogram1_fu_987_ap_start),
        .O(ap_NS_fsm[1]));
  LUT4 #(
    .INIT(16'hFFD0)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(i1_reg_848[1]),
        .I1(i1_reg_848[0]),
        .I2(\ap_CS_fsm_reg[0]_0 [1]),
        .I3(i1_reg_8480),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'hFF202020)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(i1_reg_848[1]),
        .I1(i1_reg_848[0]),
        .I2(\ap_CS_fsm_reg[0]_0 [1]),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\ap_CS_fsm[3]_i_2__0_n_8 ),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'hBBB0BBBBBBBBBBBB)) 
    \ap_CS_fsm[3]_i_2__0 
       (.I0(ap_enable_reg_pp0_iter13),
        .I1(grp_computeHistogram1_fu_987_descriptor_V_ce1),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(grp_computeHistogram1_fu_987_image_buffer_16_ce1),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(ap_enable_reg_pp0_iter1_reg_n_8),
        .O(\ap_CS_fsm[3]_i_2__0_n_8 ));
  LUT6 #(
    .INIT(64'h00080008CCCC0008)) 
    \ap_CS_fsm[4]_i_1__0 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_8),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(grp_computeHistogram1_fu_987_image_buffer_16_ce1),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(grp_computeHistogram1_fu_987_descriptor_V_ce1),
        .I5(ap_enable_reg_pp0_iter13),
        .O(ap_NS_fsm[4]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_computeHistogram1_fu_987_ap_done),
        .Q(\ap_CS_fsm_reg[0]_0 [0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(\ap_CS_fsm_reg[0]_0 [1]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(\ap_CS_fsm_reg[0]_0 [2]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h00E0E0E0)) 
    ap_enable_reg_pp0_iter0_i_1__0
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_enable_reg_pp0_iter00),
        .I2(ap_rst_n),
        .I3(exitcond_flatten2_fu_1270_p2),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(ap_enable_reg_pp0_iter0_i_1__0_n_8));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'h20)) 
    ap_enable_reg_pp0_iter0_i_2__0
       (.I0(\ap_CS_fsm_reg[0]_0 [1]),
        .I1(i1_reg_848[0]),
        .I2(i1_reg_848[1]),
        .O(ap_enable_reg_pp0_iter00));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ap_enable_reg_pp0_iter0_i_3__0
       (.I0(indvar_flatten1_reg_859_reg__0[1]),
        .I1(indvar_flatten1_reg_859_reg__0[5]),
        .I2(indvar_flatten1_reg_859_reg__0[6]),
        .I3(ap_enable_reg_pp0_iter0_i_4__0_n_8),
        .O(exitcond_flatten2_fu_1270_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    ap_enable_reg_pp0_iter0_i_4__0
       (.I0(indvar_flatten1_reg_859_reg__0[8]),
        .I1(indvar_flatten1_reg_859_reg__0[3]),
        .I2(indvar_flatten1_reg_859_reg__0[2]),
        .I3(indvar_flatten1_reg_859_reg__0[4]),
        .I4(indvar_flatten1_reg_859_reg__0[0]),
        .I5(indvar_flatten1_reg_859_reg__0[7]),
        .O(ap_enable_reg_pp0_iter0_i_4__0_n_8));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__0_n_8),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter10_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter9),
        .Q(ap_enable_reg_pp0_iter10),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter11_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter10),
        .Q(ap_enable_reg_pp0_iter11),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter12_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter11),
        .Q(ap_enable_reg_pp0_iter12),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter13_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter12),
        .Q(ap_enable_reg_pp0_iter13),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter14_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter13),
        .Q(grp_computeHistogram1_fu_987_descriptor_V_ce1),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'hC0C000A0)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(ap_enable_reg_pp0_iter1_reg_n_8),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_rst_n),
        .I3(ap_enable_reg_pp0_iter00),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(ap_enable_reg_pp0_iter1_i_1__0_n_8));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__0_n_8),
        .Q(ap_enable_reg_pp0_iter1_reg_n_8),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'h80)) 
    ap_enable_reg_pp0_iter2_i_1__0
       (.I0(ap_enable_reg_pp0_iter1_reg_n_8),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_rst_n),
        .O(ap_enable_reg_pp0_iter2_i_1__0_n_8));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__0_n_8),
        .Q(grp_computeHistogram1_fu_987_image_buffer_16_ce1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_computeHistogram1_fu_987_image_buffer_16_ce1),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter4),
        .Q(ap_enable_reg_pp0_iter5),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter6_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter5),
        .Q(grp_computeHistogram1_fu_987_sum_ce1),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter7_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_computeHistogram1_fu_987_sum_ce1),
        .Q(ap_enable_reg_pp0_iter7),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter8_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter7),
        .Q(ap_enable_reg_pp0_iter8),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter9_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter8),
        .Q(ap_enable_reg_pp0_iter9),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062[0]_i_1__0 
       (.I0(\ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062_reg_n_8_[0] ),
        .I1(ap_enable_reg_pp0_iter9),
        .I2(\ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062_reg_n_8_[0] ),
        .I3(ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062),
        .O(\ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062[0]_i_1__0_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    \ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062[1]_i_1__0 
       (.I0(\ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062_reg_n_8_[1] ),
        .I1(ap_enable_reg_pp0_iter9),
        .I2(ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062),
        .O(\ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062[1]_i_1__0_n_8 ));
  LUT6 #(
    .INIT(64'hA8888888A888A888)) 
    \ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062[1]_i_2__0 
       (.I0(ap_enable_reg_pp0_iter9),
        .I1(\ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062[2]_i_3__0_n_8 ),
        .I2(\tmp_72_reg_2436_reg_n_8_[0] ),
        .I3(\tmp_74_reg_2450[0]_i_3_n_8 ),
        .I4(\ap_pipeline_reg_pp0_iter8_or_cond_reg_2328_reg_n_8_[0] ),
        .I5(\ap_pipeline_reg_pp0_iter8_tmp_78_reg_2324_reg_n_8_[0] ),
        .O(ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062));
  LUT5 #(
    .INIT(32'hFFAA30AA)) 
    \ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062[2]_i_1__0 
       (.I0(\ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062_reg_n_8_[2] ),
        .I1(ap_condition_1036),
        .I2(\ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062_reg_n_8_[2] ),
        .I3(ap_enable_reg_pp0_iter9),
        .I4(\ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062[2]_i_3__0_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062[2]_i_1__0_n_8 ));
  LUT6 #(
    .INIT(64'h0002000000020002)) 
    \ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062[2]_i_2__0 
       (.I0(\tmp_72_reg_2436_reg_n_8_[0] ),
        .I1(\ap_pipeline_reg_pp0_iter8_exitcond_flatten2_reg_1895_reg_n_8_[0] ),
        .I2(\ap_pipeline_reg_pp0_iter8_tmp_70_reg_2418_reg_n_8_[0] ),
        .I3(\ap_pipeline_reg_pp0_iter8_tmp_66_reg_2400_reg_n_8_[0] ),
        .I4(\ap_pipeline_reg_pp0_iter8_or_cond_reg_2328_reg_n_8_[0] ),
        .I5(\ap_pipeline_reg_pp0_iter8_tmp_78_reg_2324_reg_n_8_[0] ),
        .O(ap_condition_1036));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062[2]_i_3__0 
       (.I0(tmp_73_reg_2427),
        .I1(\ap_pipeline_reg_pp0_iter8_exitcond_flatten2_reg_1895_reg_n_8_[0] ),
        .I2(\ap_pipeline_reg_pp0_iter8_tmp_78_reg_2324_reg_n_8_[0] ),
        .I3(ap_pipeline_reg_pp0_iter8_tmp_71_reg_2409),
        .I4(\ap_pipeline_reg_pp0_iter8_or_cond_reg_2328_reg_n_8_[0] ),
        .I5(ap_pipeline_reg_pp0_iter8_tmp_69_reg_2384),
        .O(\ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062[2]_i_3__0_n_8 ));
  FDRE \ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062[0]_i_1__0_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062_reg_n_8_[0] ),
        .R(1'b0));
  FDRE \ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062[1]_i_1__0_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062_reg_n_8_[1] ),
        .R(1'b0));
  FDRE \ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062[2]_i_1__0_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062_reg_n_8_[2] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062[0]_i_1__0 
       (.I0(\ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062_reg_n_8_[0] ),
        .I1(ap_condition_935),
        .I2(tmp_74_reg_2450),
        .I3(ap_condition_920),
        .O(\ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062[0]_i_1__0_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062[1]_i_1__0 
       (.I0(\ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062_reg_n_8_[1] ),
        .I1(ap_condition_935),
        .I2(tmp_74_reg_2450),
        .I3(ap_condition_920),
        .O(\ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062[1]_i_1__0_n_8 ));
  LUT4 #(
    .INIT(16'h0454)) 
    \ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062[2]_i_1__0 
       (.I0(ap_condition_920),
        .I1(\ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062_reg_n_8_[2] ),
        .I2(ap_condition_935),
        .I3(tmp_74_reg_2450),
        .O(\ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062[2]_i_1__0_n_8 ));
  LUT6 #(
    .INIT(64'h0001000100000001)) 
    \ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062[2]_i_2__0 
       (.I0(ap_pipeline_reg_pp0_iter9_tmp_72_reg_2436),
        .I1(ap_pipeline_reg_pp0_iter9_exitcond_flatten2_reg_1895),
        .I2(ap_pipeline_reg_pp0_iter9_tmp_70_reg_2418),
        .I3(ap_pipeline_reg_pp0_iter9_tmp_66_reg_2400),
        .I4(ap_pipeline_reg_pp0_iter9_tmp_78_reg_2324),
        .I5(ap_pipeline_reg_pp0_iter9_or_cond_reg_2328),
        .O(ap_condition_935));
  LUT3 #(
    .INIT(8'h80)) 
    \ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062[3]_i_1__0 
       (.I0(ap_condition_920),
        .I1(ap_enable_reg_pp0_iter10),
        .I2(tmp_75_reg_2445),
        .O(ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062[3]_i_2__0 
       (.I0(ap_pipeline_reg_pp0_iter9_tmp_78_reg_2324),
        .I1(ap_pipeline_reg_pp0_iter9_tmp_71_reg_2409),
        .I2(ap_pipeline_reg_pp0_iter9_exitcond_flatten2_reg_1895),
        .I3(ap_pipeline_reg_pp0_iter9_or_cond_reg_2328),
        .I4(ap_pipeline_reg_pp0_iter9_tmp_69_reg_2384),
        .I5(ap_pipeline_reg_pp0_iter9_tmp_73_reg_2427),
        .O(ap_condition_920));
  FDSE \ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(\ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062[0]_i_1__0_n_8 ),
        .Q(tmp5_cast_fu_1849_p1[0]),
        .S(ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062));
  FDSE \ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(\ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062[1]_i_1__0_n_8 ),
        .Q(tmp5_cast_fu_1849_p1[1]),
        .S(ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062));
  FDSE \ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(\ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062[2]_i_1__0_n_8 ),
        .Q(tmp5_cast_fu_1849_p1[2]),
        .S(ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062));
  FDRE \ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ap_condition_920),
        .Q(tmp5_cast_fu_1849_p1[3]),
        .R(ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[0]_i_1 
       (.I0(\q1_reg[7]_5 [0]),
        .I1(\ap_pipeline_reg_pp0_iter2_exitcond_flatten2_reg_1895_reg_n_8_[0] ),
        .I2(\q1_reg[7]_6 [0]),
        .I3(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[4]),
        .I4(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[0]_i_2_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[0]_i_1_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[0]_i_5 
       (.I0(\q1_reg[7]_18 [0]),
        .I1(\q1_reg[7]_19 [0]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q1_reg[7]_20 [0]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q1_reg[7]_5 [0]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[0]_i_5_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[0]_i_6 
       (.I0(\q1_reg[7]_14 [0]),
        .I1(\q1_reg[7]_15 [0]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q1_reg[7]_16 [0]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q1_reg[7]_17 [0]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[0]_i_6_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[0]_i_7 
       (.I0(\q1_reg[7]_10 [0]),
        .I1(\q1_reg[7]_11 [0]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q1_reg[7]_12 [0]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q1_reg[7]_13 [0]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[0]_i_7_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[0]_i_8 
       (.I0(\q1_reg[7]_6 [0]),
        .I1(\q1_reg[7]_7 [0]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q1_reg[7]_8 [0]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q1_reg[7]_9 [0]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[0]_i_8_n_8 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[1]_i_1 
       (.I0(\q1_reg[7]_5 [1]),
        .I1(\ap_pipeline_reg_pp0_iter2_exitcond_flatten2_reg_1895_reg_n_8_[0] ),
        .I2(\q1_reg[7]_6 [1]),
        .I3(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[4]),
        .I4(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[1]_i_2_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[1]_i_1_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[1]_i_5 
       (.I0(\q1_reg[7]_18 [1]),
        .I1(\q1_reg[7]_19 [1]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q1_reg[7]_20 [1]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q1_reg[7]_5 [1]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[1]_i_5_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[1]_i_6 
       (.I0(\q1_reg[7]_14 [1]),
        .I1(\q1_reg[7]_15 [1]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q1_reg[7]_16 [1]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q1_reg[7]_17 [1]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[1]_i_6_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[1]_i_7 
       (.I0(\q1_reg[7]_10 [1]),
        .I1(\q1_reg[7]_11 [1]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q1_reg[7]_12 [1]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q1_reg[7]_13 [1]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[1]_i_7_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[1]_i_8 
       (.I0(\q1_reg[7]_6 [1]),
        .I1(\q1_reg[7]_7 [1]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q1_reg[7]_8 [1]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q1_reg[7]_9 [1]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[1]_i_8_n_8 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[2]_i_1 
       (.I0(\q1_reg[7]_5 [2]),
        .I1(\ap_pipeline_reg_pp0_iter2_exitcond_flatten2_reg_1895_reg_n_8_[0] ),
        .I2(\q1_reg[7]_6 [2]),
        .I3(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[4]),
        .I4(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[2]_i_2_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[2]_i_1_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[2]_i_5 
       (.I0(\q1_reg[7]_18 [2]),
        .I1(\q1_reg[7]_19 [2]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q1_reg[7]_20 [2]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q1_reg[7]_5 [2]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[2]_i_5_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[2]_i_6 
       (.I0(\q1_reg[7]_14 [2]),
        .I1(\q1_reg[7]_15 [2]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q1_reg[7]_16 [2]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q1_reg[7]_17 [2]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[2]_i_6_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[2]_i_7 
       (.I0(\q1_reg[7]_10 [2]),
        .I1(\q1_reg[7]_11 [2]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q1_reg[7]_12 [2]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q1_reg[7]_13 [2]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[2]_i_7_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[2]_i_8 
       (.I0(\q1_reg[7]_6 [2]),
        .I1(\q1_reg[7]_7 [2]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q1_reg[7]_8 [2]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q1_reg[7]_9 [2]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[2]_i_8_n_8 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[3]_i_1 
       (.I0(\q1_reg[7]_5 [3]),
        .I1(\ap_pipeline_reg_pp0_iter2_exitcond_flatten2_reg_1895_reg_n_8_[0] ),
        .I2(\q1_reg[7]_6 [3]),
        .I3(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[4]),
        .I4(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[3]_i_2_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[3]_i_1_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[3]_i_5 
       (.I0(\q1_reg[7]_18 [3]),
        .I1(\q1_reg[7]_19 [3]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q1_reg[7]_20 [3]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q1_reg[7]_5 [3]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[3]_i_5_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[3]_i_6 
       (.I0(\q1_reg[7]_14 [3]),
        .I1(\q1_reg[7]_15 [3]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q1_reg[7]_16 [3]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q1_reg[7]_17 [3]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[3]_i_6_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[3]_i_7 
       (.I0(\q1_reg[7]_10 [3]),
        .I1(\q1_reg[7]_11 [3]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q1_reg[7]_12 [3]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q1_reg[7]_13 [3]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[3]_i_7_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[3]_i_8 
       (.I0(\q1_reg[7]_6 [3]),
        .I1(\q1_reg[7]_7 [3]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q1_reg[7]_8 [3]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q1_reg[7]_9 [3]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[3]_i_8_n_8 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[4]_i_1 
       (.I0(\q1_reg[7]_5 [4]),
        .I1(\ap_pipeline_reg_pp0_iter2_exitcond_flatten2_reg_1895_reg_n_8_[0] ),
        .I2(\q1_reg[7]_6 [4]),
        .I3(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[4]),
        .I4(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[4]_i_2_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[4]_i_1_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[4]_i_5 
       (.I0(\q1_reg[7]_18 [4]),
        .I1(\q1_reg[7]_19 [4]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q1_reg[7]_20 [4]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q1_reg[7]_5 [4]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[4]_i_5_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[4]_i_6 
       (.I0(\q1_reg[7]_14 [4]),
        .I1(\q1_reg[7]_15 [4]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q1_reg[7]_16 [4]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q1_reg[7]_17 [4]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[4]_i_6_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[4]_i_7 
       (.I0(\q1_reg[7]_10 [4]),
        .I1(\q1_reg[7]_11 [4]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q1_reg[7]_12 [4]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q1_reg[7]_13 [4]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[4]_i_7_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[4]_i_8 
       (.I0(\q1_reg[7]_6 [4]),
        .I1(\q1_reg[7]_7 [4]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q1_reg[7]_8 [4]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q1_reg[7]_9 [4]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[4]_i_8_n_8 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[5]_i_1 
       (.I0(\q1_reg[7]_5 [5]),
        .I1(\ap_pipeline_reg_pp0_iter2_exitcond_flatten2_reg_1895_reg_n_8_[0] ),
        .I2(\q1_reg[7]_6 [5]),
        .I3(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[4]),
        .I4(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[5]_i_2_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[5]_i_1_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[5]_i_5 
       (.I0(\q1_reg[7]_18 [5]),
        .I1(\q1_reg[7]_19 [5]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q1_reg[7]_20 [5]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q1_reg[7]_5 [5]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[5]_i_5_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[5]_i_6 
       (.I0(\q1_reg[7]_14 [5]),
        .I1(\q1_reg[7]_15 [5]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q1_reg[7]_16 [5]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q1_reg[7]_17 [5]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[5]_i_6_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[5]_i_7 
       (.I0(\q1_reg[7]_10 [5]),
        .I1(\q1_reg[7]_11 [5]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q1_reg[7]_12 [5]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q1_reg[7]_13 [5]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[5]_i_7_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[5]_i_8 
       (.I0(\q1_reg[7]_6 [5]),
        .I1(\q1_reg[7]_7 [5]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q1_reg[7]_8 [5]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q1_reg[7]_9 [5]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[5]_i_8_n_8 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[6]_i_1 
       (.I0(\q1_reg[7]_5 [6]),
        .I1(\ap_pipeline_reg_pp0_iter2_exitcond_flatten2_reg_1895_reg_n_8_[0] ),
        .I2(\q1_reg[7]_6 [6]),
        .I3(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[4]),
        .I4(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[6]_i_2_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[6]_i_1_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[6]_i_5 
       (.I0(\q1_reg[7]_18 [6]),
        .I1(\q1_reg[7]_19 [6]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q1_reg[7]_20 [6]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q1_reg[7]_5 [6]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[6]_i_5_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[6]_i_6 
       (.I0(\q1_reg[7]_14 [6]),
        .I1(\q1_reg[7]_15 [6]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q1_reg[7]_16 [6]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q1_reg[7]_17 [6]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[6]_i_6_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[6]_i_7 
       (.I0(\q1_reg[7]_10 [6]),
        .I1(\q1_reg[7]_11 [6]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q1_reg[7]_12 [6]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q1_reg[7]_13 [6]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[6]_i_7_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[6]_i_8 
       (.I0(\q1_reg[7]_6 [6]),
        .I1(\q1_reg[7]_7 [6]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q1_reg[7]_8 [6]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q1_reg[7]_9 [6]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[6]_i_8_n_8 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[7]_i_1 
       (.I0(\q1_reg[7]_5 [7]),
        .I1(\ap_pipeline_reg_pp0_iter2_exitcond_flatten2_reg_1895_reg_n_8_[0] ),
        .I2(\q1_reg[7]_6 [7]),
        .I3(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[4]),
        .I4(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]_i_2_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[7]_i_1_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[7]_i_5 
       (.I0(\q1_reg[7]_18 [7]),
        .I1(\q1_reg[7]_19 [7]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q1_reg[7]_20 [7]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q1_reg[7]_5 [7]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[7]_i_5_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[7]_i_6 
       (.I0(\q1_reg[7]_14 [7]),
        .I1(\q1_reg[7]_15 [7]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q1_reg[7]_16 [7]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q1_reg[7]_17 [7]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[7]_i_6_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[7]_i_7 
       (.I0(\q1_reg[7]_10 [7]),
        .I1(\q1_reg[7]_11 [7]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q1_reg[7]_12 [7]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q1_reg[7]_13 [7]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[7]_i_7_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[7]_i_8 
       (.I0(\q1_reg[7]_6 [7]),
        .I1(\q1_reg[7]_7 [7]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q1_reg[7]_8 [7]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q1_reg[7]_9 [7]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[7]_i_8_n_8 ));
  FDRE \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[0]_i_1_n_8 ),
        .Q(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[0]),
        .R(1'b0));
  MUXF8 \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[0]_i_2 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[0]_i_3_n_8 ),
        .I1(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[0]_i_4_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[0]_i_2_n_8 ),
        .S(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[0]));
  MUXF7 \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[0]_i_3 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[0]_i_5_n_8 ),
        .I1(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[0]_i_6_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[0]_i_3_n_8 ),
        .S(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[3]));
  MUXF7 \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[0]_i_4 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[0]_i_7_n_8 ),
        .I1(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[0]_i_8_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[0]_i_4_n_8 ),
        .S(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[3]));
  FDRE \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[1]_i_1_n_8 ),
        .Q(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[1]),
        .R(1'b0));
  MUXF8 \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[1]_i_2 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[1]_i_3_n_8 ),
        .I1(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[1]_i_4_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[1]_i_2_n_8 ),
        .S(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[0]));
  MUXF7 \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[1]_i_3 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[1]_i_5_n_8 ),
        .I1(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[1]_i_6_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[1]_i_3_n_8 ),
        .S(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[3]));
  MUXF7 \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[1]_i_4 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[1]_i_7_n_8 ),
        .I1(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[1]_i_8_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[1]_i_4_n_8 ),
        .S(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[3]));
  FDRE \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[2]_i_1_n_8 ),
        .Q(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[2]),
        .R(1'b0));
  MUXF8 \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[2]_i_2 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[2]_i_3_n_8 ),
        .I1(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[2]_i_4_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[2]_i_2_n_8 ),
        .S(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[0]));
  MUXF7 \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[2]_i_3 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[2]_i_5_n_8 ),
        .I1(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[2]_i_6_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[2]_i_3_n_8 ),
        .S(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[3]));
  MUXF7 \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[2]_i_4 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[2]_i_7_n_8 ),
        .I1(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[2]_i_8_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[2]_i_4_n_8 ),
        .S(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[3]));
  FDRE \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[3]_i_1_n_8 ),
        .Q(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[3]),
        .R(1'b0));
  MUXF8 \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[3]_i_2 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[3]_i_3_n_8 ),
        .I1(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[3]_i_4_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[3]_i_2_n_8 ),
        .S(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[0]));
  MUXF7 \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[3]_i_3 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[3]_i_5_n_8 ),
        .I1(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[3]_i_6_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[3]_i_3_n_8 ),
        .S(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[3]));
  MUXF7 \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[3]_i_4 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[3]_i_7_n_8 ),
        .I1(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[3]_i_8_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[3]_i_4_n_8 ),
        .S(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[3]));
  FDRE \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[4]_i_1_n_8 ),
        .Q(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[4]),
        .R(1'b0));
  MUXF8 \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[4]_i_2 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[4]_i_3_n_8 ),
        .I1(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[4]_i_4_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[4]_i_2_n_8 ),
        .S(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[0]));
  MUXF7 \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[4]_i_3 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[4]_i_5_n_8 ),
        .I1(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[4]_i_6_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[4]_i_3_n_8 ),
        .S(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[3]));
  MUXF7 \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[4]_i_4 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[4]_i_7_n_8 ),
        .I1(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[4]_i_8_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[4]_i_4_n_8 ),
        .S(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[3]));
  FDRE \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[5]_i_1_n_8 ),
        .Q(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[5]),
        .R(1'b0));
  MUXF8 \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[5]_i_2 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[5]_i_3_n_8 ),
        .I1(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[5]_i_4_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[5]_i_2_n_8 ),
        .S(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[0]));
  MUXF7 \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[5]_i_3 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[5]_i_5_n_8 ),
        .I1(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[5]_i_6_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[5]_i_3_n_8 ),
        .S(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[3]));
  MUXF7 \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[5]_i_4 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[5]_i_7_n_8 ),
        .I1(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[5]_i_8_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[5]_i_4_n_8 ),
        .S(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[3]));
  FDRE \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[6]_i_1_n_8 ),
        .Q(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[6]),
        .R(1'b0));
  MUXF8 \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[6]_i_2 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[6]_i_3_n_8 ),
        .I1(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[6]_i_4_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[6]_i_2_n_8 ),
        .S(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[0]));
  MUXF7 \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[6]_i_3 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[6]_i_5_n_8 ),
        .I1(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[6]_i_6_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[6]_i_3_n_8 ),
        .S(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[3]));
  MUXF7 \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[6]_i_4 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[6]_i_7_n_8 ),
        .I1(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[6]_i_8_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[6]_i_4_n_8 ),
        .S(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[3]));
  FDRE \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[7]_i_1_n_8 ),
        .Q(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[7]),
        .R(1'b0));
  MUXF8 \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]_i_2 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]_i_3_n_8 ),
        .I1(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]_i_4_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]_i_2_n_8 ),
        .S(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[0]));
  MUXF7 \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]_i_3 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[7]_i_5_n_8 ),
        .I1(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[7]_i_6_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]_i_3_n_8 ),
        .S(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[3]));
  MUXF7 \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]_i_4 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[7]_i_7_n_8 ),
        .I1(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[7]_i_8_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]_i_4_n_8 ),
        .S(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[0]_i_1 
       (.I0(\q0_reg[7]_17 [0]),
        .I1(\ap_pipeline_reg_pp0_iter2_exitcond_flatten2_reg_1895_reg_n_8_[0] ),
        .I2(\q0_reg[7]_18 [0]),
        .I3(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[4]),
        .I4(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[0]_i_2_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[0]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[0]_i_2 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[0]_i_3_n_8 ),
        .I1(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[3]),
        .I2(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[0]_i_4_n_8 ),
        .I3(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[0]),
        .I4(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[0]_i_3__0_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[0]_i_2_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[0]_i_3 
       (.I0(\q0_reg[7]_18 [0]),
        .I1(\q0_reg[7]_29 [0]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_25 [0]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_30 [0]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[0]_i_3_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[0]_i_4 
       (.I0(\q0_reg[7]_31 [0]),
        .I1(\q0_reg[7]_32 [0]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_33 [0]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_34 [0]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[0]_i_4_n_8 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[1]_i_1 
       (.I0(\q0_reg[7]_17 [1]),
        .I1(\ap_pipeline_reg_pp0_iter2_exitcond_flatten2_reg_1895_reg_n_8_[0] ),
        .I2(\q0_reg[7]_18 [1]),
        .I3(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[4]),
        .I4(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[1]_i_2_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[1]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[1]_i_2 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[1]_i_3_n_8 ),
        .I1(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[3]),
        .I2(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[1]_i_4_n_8 ),
        .I3(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[0]),
        .I4(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[1]_i_3__0_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[1]_i_2_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[1]_i_3 
       (.I0(\q0_reg[7]_18 [1]),
        .I1(\q0_reg[7]_29 [1]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_25 [1]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_30 [1]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[1]_i_3_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[1]_i_4 
       (.I0(\q0_reg[7]_31 [1]),
        .I1(\q0_reg[7]_32 [1]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_33 [1]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_34 [1]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[1]_i_4_n_8 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[2]_i_1 
       (.I0(\q0_reg[7]_17 [2]),
        .I1(\ap_pipeline_reg_pp0_iter2_exitcond_flatten2_reg_1895_reg_n_8_[0] ),
        .I2(\q0_reg[7]_18 [2]),
        .I3(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[4]),
        .I4(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[2]_i_2_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[2]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[2]_i_2 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[2]_i_3_n_8 ),
        .I1(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[3]),
        .I2(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[2]_i_4_n_8 ),
        .I3(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[0]),
        .I4(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[2]_i_3__0_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[2]_i_2_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[2]_i_3 
       (.I0(\q0_reg[7]_18 [2]),
        .I1(\q0_reg[7]_29 [2]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_25 [2]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_30 [2]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[2]_i_3_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[2]_i_4 
       (.I0(\q0_reg[7]_31 [2]),
        .I1(\q0_reg[7]_32 [2]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_33 [2]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_34 [2]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[2]_i_4_n_8 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[3]_i_1 
       (.I0(\q0_reg[7]_17 [3]),
        .I1(\ap_pipeline_reg_pp0_iter2_exitcond_flatten2_reg_1895_reg_n_8_[0] ),
        .I2(\q0_reg[7]_18 [3]),
        .I3(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[4]),
        .I4(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[3]_i_2_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[3]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[3]_i_2 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[3]_i_3_n_8 ),
        .I1(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[3]),
        .I2(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[3]_i_4_n_8 ),
        .I3(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[0]),
        .I4(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[3]_i_3__0_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[3]_i_2_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[3]_i_3 
       (.I0(\q0_reg[7]_18 [3]),
        .I1(\q0_reg[7]_29 [3]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_25 [3]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_30 [3]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[3]_i_3_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[3]_i_4 
       (.I0(\q0_reg[7]_31 [3]),
        .I1(\q0_reg[7]_32 [3]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_33 [3]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_34 [3]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[3]_i_4_n_8 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[4]_i_1 
       (.I0(\q0_reg[7]_17 [4]),
        .I1(\ap_pipeline_reg_pp0_iter2_exitcond_flatten2_reg_1895_reg_n_8_[0] ),
        .I2(\q0_reg[7]_18 [4]),
        .I3(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[4]),
        .I4(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[4]_i_2_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[4]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[4]_i_2 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[4]_i_3_n_8 ),
        .I1(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[3]),
        .I2(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[4]_i_4_n_8 ),
        .I3(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[0]),
        .I4(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[4]_i_3__0_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[4]_i_2_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[4]_i_3 
       (.I0(\q0_reg[7]_18 [4]),
        .I1(\q0_reg[7]_29 [4]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_25 [4]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_30 [4]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[4]_i_3_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[4]_i_4 
       (.I0(\q0_reg[7]_31 [4]),
        .I1(\q0_reg[7]_32 [4]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_33 [4]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_34 [4]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[4]_i_4_n_8 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[5]_i_1 
       (.I0(\q0_reg[7]_17 [5]),
        .I1(\ap_pipeline_reg_pp0_iter2_exitcond_flatten2_reg_1895_reg_n_8_[0] ),
        .I2(\q0_reg[7]_18 [5]),
        .I3(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[4]),
        .I4(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[5]_i_2_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[5]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[5]_i_2 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[5]_i_3_n_8 ),
        .I1(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[3]),
        .I2(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[5]_i_4_n_8 ),
        .I3(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[0]),
        .I4(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[5]_i_3__0_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[5]_i_2_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[5]_i_3 
       (.I0(\q0_reg[7]_18 [5]),
        .I1(\q0_reg[7]_29 [5]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_25 [5]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_30 [5]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[5]_i_3_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[5]_i_4 
       (.I0(\q0_reg[7]_31 [5]),
        .I1(\q0_reg[7]_32 [5]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_33 [5]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_34 [5]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[5]_i_4_n_8 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[6]_i_1 
       (.I0(\q0_reg[7]_17 [6]),
        .I1(\ap_pipeline_reg_pp0_iter2_exitcond_flatten2_reg_1895_reg_n_8_[0] ),
        .I2(\q0_reg[7]_18 [6]),
        .I3(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[4]),
        .I4(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[6]_i_2_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[6]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[6]_i_2 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[6]_i_3_n_8 ),
        .I1(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[3]),
        .I2(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[6]_i_4_n_8 ),
        .I3(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[0]),
        .I4(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[6]_i_3__0_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[6]_i_2_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[6]_i_3 
       (.I0(\q0_reg[7]_18 [6]),
        .I1(\q0_reg[7]_29 [6]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_25 [6]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_30 [6]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[6]_i_3_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[6]_i_4 
       (.I0(\q0_reg[7]_31 [6]),
        .I1(\q0_reg[7]_32 [6]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_33 [6]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_34 [6]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[6]_i_4_n_8 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[7]_i_1 
       (.I0(\q0_reg[7]_17 [7]),
        .I1(\ap_pipeline_reg_pp0_iter2_exitcond_flatten2_reg_1895_reg_n_8_[0] ),
        .I2(\q0_reg[7]_18 [7]),
        .I3(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[4]),
        .I4(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[7]_i_2_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[7]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[7]_i_2 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[7]_i_3_n_8 ),
        .I1(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[3]),
        .I2(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[7]_i_4_n_8 ),
        .I3(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[0]),
        .I4(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7]_i_3__0_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[7]_i_2_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[7]_i_3 
       (.I0(\q0_reg[7]_18 [7]),
        .I1(\q0_reg[7]_29 [7]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_25 [7]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_30 [7]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[7]_i_3_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[7]_i_4 
       (.I0(\q0_reg[7]_31 [7]),
        .I1(\q0_reg[7]_32 [7]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_33 [7]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_34 [7]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[7]_i_4_n_8 ));
  FDRE \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[0]_i_1_n_8 ),
        .Q(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[0]),
        .R(1'b0));
  FDRE \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[1]_i_1_n_8 ),
        .Q(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[1]),
        .R(1'b0));
  FDRE \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[2]_i_1_n_8 ),
        .Q(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[2]),
        .R(1'b0));
  FDRE \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[3]_i_1_n_8 ),
        .Q(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[3]),
        .R(1'b0));
  FDRE \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[4]_i_1_n_8 ),
        .Q(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[4]),
        .R(1'b0));
  FDRE \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[5]_i_1_n_8 ),
        .Q(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[5]),
        .R(1'b0));
  FDRE \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[6]_i_1_n_8 ),
        .Q(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[6]),
        .R(1'b0));
  FDRE \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[7]_i_1_n_8 ),
        .Q(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[0]_i_1 
       (.I0(\q0_reg[7]_24 [0]),
        .I1(\ap_pipeline_reg_pp0_iter2_exitcond_flatten2_reg_1895_reg_n_8_[0] ),
        .I2(\q0_reg[7]_25 [0]),
        .I3(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[4]),
        .I4(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[0]_i_2_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[0]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[0]_i_2 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[0]_i_4__0_n_8 ),
        .I1(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[0]),
        .I2(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[0]_i_3_n_8 ),
        .I3(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[3]),
        .I4(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[0]_i_4_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[0]_i_2_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[0]_i_3 
       (.I0(\q0_reg[7]_22 [0]),
        .I1(\q0_reg[7]_23 [0]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_21 [0]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_26 [0]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[0]_i_3_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[0]_i_4 
       (.I0(\q0_reg[7]_28 [0]),
        .I1(\q0_reg[7]_17 [0]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_27 [0]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_24 [0]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[0]_i_4_n_8 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[1]_i_1 
       (.I0(\q0_reg[7]_24 [1]),
        .I1(\ap_pipeline_reg_pp0_iter2_exitcond_flatten2_reg_1895_reg_n_8_[0] ),
        .I2(\q0_reg[7]_25 [1]),
        .I3(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[4]),
        .I4(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[1]_i_2_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[1]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[1]_i_2 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[1]_i_4__0_n_8 ),
        .I1(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[0]),
        .I2(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[1]_i_3_n_8 ),
        .I3(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[3]),
        .I4(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[1]_i_4_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[1]_i_2_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[1]_i_3 
       (.I0(\q0_reg[7]_22 [1]),
        .I1(\q0_reg[7]_23 [1]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_21 [1]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_26 [1]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[1]_i_3_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[1]_i_4 
       (.I0(\q0_reg[7]_28 [1]),
        .I1(\q0_reg[7]_17 [1]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_27 [1]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_24 [1]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[1]_i_4_n_8 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[2]_i_1 
       (.I0(\q0_reg[7]_24 [2]),
        .I1(\ap_pipeline_reg_pp0_iter2_exitcond_flatten2_reg_1895_reg_n_8_[0] ),
        .I2(\q0_reg[7]_25 [2]),
        .I3(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[4]),
        .I4(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[2]_i_2_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[2]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[2]_i_2 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[2]_i_4__0_n_8 ),
        .I1(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[0]),
        .I2(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[2]_i_3_n_8 ),
        .I3(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[3]),
        .I4(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[2]_i_4_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[2]_i_2_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[2]_i_3 
       (.I0(\q0_reg[7]_22 [2]),
        .I1(\q0_reg[7]_23 [2]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_21 [2]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_26 [2]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[2]_i_3_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[2]_i_4 
       (.I0(\q0_reg[7]_28 [2]),
        .I1(\q0_reg[7]_17 [2]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_27 [2]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_24 [2]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[2]_i_4_n_8 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[3]_i_1 
       (.I0(\q0_reg[7]_24 [3]),
        .I1(\ap_pipeline_reg_pp0_iter2_exitcond_flatten2_reg_1895_reg_n_8_[0] ),
        .I2(\q0_reg[7]_25 [3]),
        .I3(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[4]),
        .I4(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[3]_i_2_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[3]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[3]_i_2 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[3]_i_4__0_n_8 ),
        .I1(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[0]),
        .I2(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[3]_i_3_n_8 ),
        .I3(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[3]),
        .I4(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[3]_i_4_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[3]_i_2_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[3]_i_3 
       (.I0(\q0_reg[7]_22 [3]),
        .I1(\q0_reg[7]_23 [3]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_21 [3]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_26 [3]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[3]_i_3_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[3]_i_4 
       (.I0(\q0_reg[7]_28 [3]),
        .I1(\q0_reg[7]_17 [3]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_27 [3]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_24 [3]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[3]_i_4_n_8 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[4]_i_1 
       (.I0(\q0_reg[7]_24 [4]),
        .I1(\ap_pipeline_reg_pp0_iter2_exitcond_flatten2_reg_1895_reg_n_8_[0] ),
        .I2(\q0_reg[7]_25 [4]),
        .I3(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[4]),
        .I4(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[4]_i_2_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[4]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[4]_i_2 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[4]_i_4__0_n_8 ),
        .I1(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[0]),
        .I2(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[4]_i_3_n_8 ),
        .I3(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[3]),
        .I4(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[4]_i_4_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[4]_i_2_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[4]_i_3 
       (.I0(\q0_reg[7]_22 [4]),
        .I1(\q0_reg[7]_23 [4]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_21 [4]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_26 [4]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[4]_i_3_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[4]_i_4 
       (.I0(\q0_reg[7]_28 [4]),
        .I1(\q0_reg[7]_17 [4]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_27 [4]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_24 [4]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[4]_i_4_n_8 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[5]_i_1 
       (.I0(\q0_reg[7]_24 [5]),
        .I1(\ap_pipeline_reg_pp0_iter2_exitcond_flatten2_reg_1895_reg_n_8_[0] ),
        .I2(\q0_reg[7]_25 [5]),
        .I3(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[4]),
        .I4(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[5]_i_2_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[5]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[5]_i_2 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[5]_i_4__0_n_8 ),
        .I1(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[0]),
        .I2(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[5]_i_3_n_8 ),
        .I3(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[3]),
        .I4(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[5]_i_4_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[5]_i_2_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[5]_i_3 
       (.I0(\q0_reg[7]_22 [5]),
        .I1(\q0_reg[7]_23 [5]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_21 [5]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_26 [5]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[5]_i_3_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[5]_i_4 
       (.I0(\q0_reg[7]_28 [5]),
        .I1(\q0_reg[7]_17 [5]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_27 [5]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_24 [5]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[5]_i_4_n_8 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[6]_i_1 
       (.I0(\q0_reg[7]_24 [6]),
        .I1(\ap_pipeline_reg_pp0_iter2_exitcond_flatten2_reg_1895_reg_n_8_[0] ),
        .I2(\q0_reg[7]_25 [6]),
        .I3(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[4]),
        .I4(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[6]_i_2_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[6]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[6]_i_2 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[6]_i_4__0_n_8 ),
        .I1(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[0]),
        .I2(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[6]_i_3_n_8 ),
        .I3(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[3]),
        .I4(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[6]_i_4_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[6]_i_2_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[6]_i_3 
       (.I0(\q0_reg[7]_22 [6]),
        .I1(\q0_reg[7]_23 [6]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_21 [6]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_26 [6]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[6]_i_3_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[6]_i_4 
       (.I0(\q0_reg[7]_28 [6]),
        .I1(\q0_reg[7]_17 [6]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_27 [6]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_24 [6]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[6]_i_4_n_8 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[7]_i_1 
       (.I0(\q0_reg[7]_24 [7]),
        .I1(\ap_pipeline_reg_pp0_iter2_exitcond_flatten2_reg_1895_reg_n_8_[0] ),
        .I2(\q0_reg[7]_25 [7]),
        .I3(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[4]),
        .I4(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[7]_i_2_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[7]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[7]_i_2 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7]_i_4__0_n_8 ),
        .I1(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[0]),
        .I2(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[7]_i_3_n_8 ),
        .I3(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[3]),
        .I4(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[7]_i_4_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[7]_i_2_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[7]_i_3 
       (.I0(\q0_reg[7]_22 [7]),
        .I1(\q0_reg[7]_23 [7]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_21 [7]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_26 [7]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[7]_i_3_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[7]_i_4 
       (.I0(\q0_reg[7]_28 [7]),
        .I1(\q0_reg[7]_17 [7]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_27 [7]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_24 [7]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[7]_i_4_n_8 ));
  FDRE \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[0]_i_1_n_8 ),
        .Q(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[0]),
        .R(1'b0));
  FDRE \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[1]_i_1_n_8 ),
        .Q(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[1]),
        .R(1'b0));
  FDRE \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[2]_i_1_n_8 ),
        .Q(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[2]),
        .R(1'b0));
  FDRE \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[3]_i_1_n_8 ),
        .Q(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[3]),
        .R(1'b0));
  FDRE \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[4]_i_1_n_8 ),
        .Q(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[4]),
        .R(1'b0));
  FDRE \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[5]_i_1_n_8 ),
        .Q(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[5]),
        .R(1'b0));
  FDRE \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[6]_i_1_n_8 ),
        .Q(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[6]),
        .R(1'b0));
  FDRE \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[7]_i_1_n_8 ),
        .Q(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[0]_i_1__0 
       (.I0(\q0_reg[7]_19 [0]),
        .I1(\ap_pipeline_reg_pp0_iter2_exitcond_flatten2_reg_1895_reg_n_8_[0] ),
        .I2(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[0]_i_2__0_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[0]_i_1__0_n_8 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[0]_i_2__0 
       (.I0(\q0_reg[7]_20 [0]),
        .I1(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[4]),
        .I2(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[0]_i_3__0_n_8 ),
        .I3(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[0]),
        .I4(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[0]_i_4__0_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[0]_i_2__0_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[0]_i_5__0 
       (.I0(\q0_reg[7]_26 [0]),
        .I1(\q0_reg[7]_27 [0]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_28 [0]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_17 [0]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[0]_i_5__0_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[0]_i_6__0 
       (.I0(\q0_reg[7]_20 [0]),
        .I1(\q0_reg[7]_21 [0]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_22 [0]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_23 [0]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[0]_i_6__0_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[0]_i_7__0 
       (.I0(\q0_reg[7]_33 [0]),
        .I1(\q0_reg[7]_34 [0]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_32 [0]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_19 [0]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[0]_i_7__0_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[0]_i_8__0 
       (.I0(\q0_reg[7]_25 [0]),
        .I1(\q0_reg[7]_30 [0]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_29 [0]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_31 [0]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[0]_i_8__0_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[1]_i_1__0 
       (.I0(\q0_reg[7]_19 [1]),
        .I1(\ap_pipeline_reg_pp0_iter2_exitcond_flatten2_reg_1895_reg_n_8_[0] ),
        .I2(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[1]_i_2__0_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[1]_i_1__0_n_8 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[1]_i_2__0 
       (.I0(\q0_reg[7]_20 [1]),
        .I1(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[4]),
        .I2(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[1]_i_3__0_n_8 ),
        .I3(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[0]),
        .I4(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[1]_i_4__0_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[1]_i_2__0_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[1]_i_5__0 
       (.I0(\q0_reg[7]_26 [1]),
        .I1(\q0_reg[7]_27 [1]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_28 [1]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_17 [1]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[1]_i_5__0_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[1]_i_6__0 
       (.I0(\q0_reg[7]_20 [1]),
        .I1(\q0_reg[7]_21 [1]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_22 [1]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_23 [1]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[1]_i_6__0_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[1]_i_7__0 
       (.I0(\q0_reg[7]_33 [1]),
        .I1(\q0_reg[7]_34 [1]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_32 [1]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_19 [1]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[1]_i_7__0_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[1]_i_8__0 
       (.I0(\q0_reg[7]_25 [1]),
        .I1(\q0_reg[7]_30 [1]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_29 [1]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_31 [1]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[1]_i_8__0_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[2]_i_1__0 
       (.I0(\q0_reg[7]_19 [2]),
        .I1(\ap_pipeline_reg_pp0_iter2_exitcond_flatten2_reg_1895_reg_n_8_[0] ),
        .I2(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[2]_i_2__0_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[2]_i_1__0_n_8 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[2]_i_2__0 
       (.I0(\q0_reg[7]_20 [2]),
        .I1(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[4]),
        .I2(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[2]_i_3__0_n_8 ),
        .I3(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[0]),
        .I4(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[2]_i_4__0_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[2]_i_2__0_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[2]_i_5__0 
       (.I0(\q0_reg[7]_26 [2]),
        .I1(\q0_reg[7]_27 [2]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_28 [2]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_17 [2]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[2]_i_5__0_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[2]_i_6__0 
       (.I0(\q0_reg[7]_20 [2]),
        .I1(\q0_reg[7]_21 [2]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_22 [2]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_23 [2]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[2]_i_6__0_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[2]_i_7__0 
       (.I0(\q0_reg[7]_33 [2]),
        .I1(\q0_reg[7]_34 [2]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_32 [2]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_19 [2]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[2]_i_7__0_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[2]_i_8__0 
       (.I0(\q0_reg[7]_25 [2]),
        .I1(\q0_reg[7]_30 [2]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_29 [2]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_31 [2]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[2]_i_8__0_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[3]_i_1__0 
       (.I0(\q0_reg[7]_19 [3]),
        .I1(\ap_pipeline_reg_pp0_iter2_exitcond_flatten2_reg_1895_reg_n_8_[0] ),
        .I2(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[3]_i_2__0_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[3]_i_1__0_n_8 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[3]_i_2__0 
       (.I0(\q0_reg[7]_20 [3]),
        .I1(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[4]),
        .I2(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[3]_i_3__0_n_8 ),
        .I3(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[0]),
        .I4(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[3]_i_4__0_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[3]_i_2__0_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[3]_i_5__0 
       (.I0(\q0_reg[7]_26 [3]),
        .I1(\q0_reg[7]_27 [3]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_28 [3]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_17 [3]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[3]_i_5__0_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[3]_i_6__0 
       (.I0(\q0_reg[7]_20 [3]),
        .I1(\q0_reg[7]_21 [3]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_22 [3]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_23 [3]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[3]_i_6__0_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[3]_i_7__0 
       (.I0(\q0_reg[7]_33 [3]),
        .I1(\q0_reg[7]_34 [3]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_32 [3]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_19 [3]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[3]_i_7__0_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[3]_i_8__0 
       (.I0(\q0_reg[7]_25 [3]),
        .I1(\q0_reg[7]_30 [3]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_29 [3]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_31 [3]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[3]_i_8__0_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[4]_i_1__0 
       (.I0(\q0_reg[7]_19 [4]),
        .I1(\ap_pipeline_reg_pp0_iter2_exitcond_flatten2_reg_1895_reg_n_8_[0] ),
        .I2(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[4]_i_2__0_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[4]_i_1__0_n_8 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[4]_i_2__0 
       (.I0(\q0_reg[7]_20 [4]),
        .I1(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[4]),
        .I2(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[4]_i_3__0_n_8 ),
        .I3(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[0]),
        .I4(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[4]_i_4__0_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[4]_i_2__0_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[4]_i_5__0 
       (.I0(\q0_reg[7]_26 [4]),
        .I1(\q0_reg[7]_27 [4]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_28 [4]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_17 [4]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[4]_i_5__0_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[4]_i_6__0 
       (.I0(\q0_reg[7]_20 [4]),
        .I1(\q0_reg[7]_21 [4]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_22 [4]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_23 [4]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[4]_i_6__0_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[4]_i_7__0 
       (.I0(\q0_reg[7]_33 [4]),
        .I1(\q0_reg[7]_34 [4]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_32 [4]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_19 [4]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[4]_i_7__0_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[4]_i_8__0 
       (.I0(\q0_reg[7]_25 [4]),
        .I1(\q0_reg[7]_30 [4]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_29 [4]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_31 [4]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[4]_i_8__0_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[5]_i_1__0 
       (.I0(\q0_reg[7]_19 [5]),
        .I1(\ap_pipeline_reg_pp0_iter2_exitcond_flatten2_reg_1895_reg_n_8_[0] ),
        .I2(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[5]_i_2__0_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[5]_i_1__0_n_8 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[5]_i_2__0 
       (.I0(\q0_reg[7]_20 [5]),
        .I1(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[4]),
        .I2(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[5]_i_3__0_n_8 ),
        .I3(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[0]),
        .I4(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[5]_i_4__0_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[5]_i_2__0_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[5]_i_5__0 
       (.I0(\q0_reg[7]_26 [5]),
        .I1(\q0_reg[7]_27 [5]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_28 [5]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_17 [5]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[5]_i_5__0_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[5]_i_6__0 
       (.I0(\q0_reg[7]_20 [5]),
        .I1(\q0_reg[7]_21 [5]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_22 [5]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_23 [5]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[5]_i_6__0_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[5]_i_7__0 
       (.I0(\q0_reg[7]_33 [5]),
        .I1(\q0_reg[7]_34 [5]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_32 [5]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_19 [5]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[5]_i_7__0_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[5]_i_8__0 
       (.I0(\q0_reg[7]_25 [5]),
        .I1(\q0_reg[7]_30 [5]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_29 [5]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_31 [5]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[5]_i_8__0_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[6]_i_1__0 
       (.I0(\q0_reg[7]_19 [6]),
        .I1(\ap_pipeline_reg_pp0_iter2_exitcond_flatten2_reg_1895_reg_n_8_[0] ),
        .I2(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[6]_i_2__0_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[6]_i_1__0_n_8 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[6]_i_2__0 
       (.I0(\q0_reg[7]_20 [6]),
        .I1(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[4]),
        .I2(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[6]_i_3__0_n_8 ),
        .I3(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[0]),
        .I4(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[6]_i_4__0_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[6]_i_2__0_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[6]_i_5__0 
       (.I0(\q0_reg[7]_26 [6]),
        .I1(\q0_reg[7]_27 [6]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_28 [6]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_17 [6]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[6]_i_5__0_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[6]_i_6__0 
       (.I0(\q0_reg[7]_20 [6]),
        .I1(\q0_reg[7]_21 [6]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_22 [6]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_23 [6]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[6]_i_6__0_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[6]_i_7__0 
       (.I0(\q0_reg[7]_33 [6]),
        .I1(\q0_reg[7]_34 [6]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_32 [6]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_19 [6]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[6]_i_7__0_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[6]_i_8__0 
       (.I0(\q0_reg[7]_25 [6]),
        .I1(\q0_reg[7]_30 [6]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_29 [6]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_31 [6]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[6]_i_8__0_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[7]_i_1__0 
       (.I0(\q0_reg[7]_19 [7]),
        .I1(\ap_pipeline_reg_pp0_iter2_exitcond_flatten2_reg_1895_reg_n_8_[0] ),
        .I2(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[7]_i_2__0_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[7]_i_1__0_n_8 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[7]_i_2__0 
       (.I0(\q0_reg[7]_20 [7]),
        .I1(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[4]),
        .I2(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7]_i_3__0_n_8 ),
        .I3(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[0]),
        .I4(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7]_i_4__0_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[7]_i_2__0_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[7]_i_5__0 
       (.I0(\q0_reg[7]_26 [7]),
        .I1(\q0_reg[7]_27 [7]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_28 [7]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_17 [7]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[7]_i_5__0_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[7]_i_6__0 
       (.I0(\q0_reg[7]_20 [7]),
        .I1(\q0_reg[7]_21 [7]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_22 [7]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_23 [7]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[7]_i_6__0_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[7]_i_7__0 
       (.I0(\q0_reg[7]_33 [7]),
        .I1(\q0_reg[7]_34 [7]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_32 [7]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_19 [7]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[7]_i_7__0_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[7]_i_8__0 
       (.I0(\q0_reg[7]_25 [7]),
        .I1(\q0_reg[7]_30 [7]),
        .I2(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .I3(\q0_reg[7]_29 [7]),
        .I4(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .I5(\q0_reg[7]_31 [7]),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[7]_i_8__0_n_8 ));
  FDRE \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[0]_i_1__0_n_8 ),
        .Q(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[0]),
        .R(1'b0));
  MUXF7 \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[0]_i_3__0 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[0]_i_5__0_n_8 ),
        .I1(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[0]_i_6__0_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[0]_i_3__0_n_8 ),
        .S(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[3]));
  MUXF7 \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[0]_i_4__0 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[0]_i_7__0_n_8 ),
        .I1(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[0]_i_8__0_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[0]_i_4__0_n_8 ),
        .S(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[3]));
  FDRE \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[1]_i_1__0_n_8 ),
        .Q(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[1]),
        .R(1'b0));
  MUXF7 \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[1]_i_3__0 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[1]_i_5__0_n_8 ),
        .I1(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[1]_i_6__0_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[1]_i_3__0_n_8 ),
        .S(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[3]));
  MUXF7 \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[1]_i_4__0 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[1]_i_7__0_n_8 ),
        .I1(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[1]_i_8__0_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[1]_i_4__0_n_8 ),
        .S(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[3]));
  FDRE \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[2]_i_1__0_n_8 ),
        .Q(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[2]),
        .R(1'b0));
  MUXF7 \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[2]_i_3__0 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[2]_i_5__0_n_8 ),
        .I1(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[2]_i_6__0_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[2]_i_3__0_n_8 ),
        .S(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[3]));
  MUXF7 \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[2]_i_4__0 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[2]_i_7__0_n_8 ),
        .I1(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[2]_i_8__0_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[2]_i_4__0_n_8 ),
        .S(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[3]));
  FDRE \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[3]_i_1__0_n_8 ),
        .Q(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[3]),
        .R(1'b0));
  MUXF7 \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[3]_i_3__0 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[3]_i_5__0_n_8 ),
        .I1(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[3]_i_6__0_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[3]_i_3__0_n_8 ),
        .S(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[3]));
  MUXF7 \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[3]_i_4__0 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[3]_i_7__0_n_8 ),
        .I1(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[3]_i_8__0_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[3]_i_4__0_n_8 ),
        .S(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[3]));
  FDRE \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[4]_i_1__0_n_8 ),
        .Q(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[4]),
        .R(1'b0));
  MUXF7 \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[4]_i_3__0 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[4]_i_5__0_n_8 ),
        .I1(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[4]_i_6__0_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[4]_i_3__0_n_8 ),
        .S(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[3]));
  MUXF7 \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[4]_i_4__0 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[4]_i_7__0_n_8 ),
        .I1(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[4]_i_8__0_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[4]_i_4__0_n_8 ),
        .S(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[3]));
  FDRE \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[5]_i_1__0_n_8 ),
        .Q(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[5]),
        .R(1'b0));
  MUXF7 \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[5]_i_3__0 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[5]_i_5__0_n_8 ),
        .I1(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[5]_i_6__0_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[5]_i_3__0_n_8 ),
        .S(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[3]));
  MUXF7 \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[5]_i_4__0 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[5]_i_7__0_n_8 ),
        .I1(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[5]_i_8__0_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[5]_i_4__0_n_8 ),
        .S(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[3]));
  FDRE \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[6]_i_1__0_n_8 ),
        .Q(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[6]),
        .R(1'b0));
  MUXF7 \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[6]_i_3__0 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[6]_i_5__0_n_8 ),
        .I1(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[6]_i_6__0_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[6]_i_3__0_n_8 ),
        .S(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[3]));
  MUXF7 \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[6]_i_4__0 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[6]_i_7__0_n_8 ),
        .I1(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[6]_i_8__0_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[6]_i_4__0_n_8 ),
        .S(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[3]));
  FDRE \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[7]_i_1__0_n_8 ),
        .Q(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[7]),
        .R(1'b0));
  MUXF7 \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7]_i_3__0 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[7]_i_5__0_n_8 ),
        .I1(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[7]_i_6__0_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7]_i_3__0_n_8 ),
        .S(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[3]));
  MUXF7 \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7]_i_4__0 
       (.I0(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[7]_i_7__0_n_8 ),
        .I1(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[7]_i_8__0_n_8 ),
        .O(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7]_i_4__0_n_8 ),
        .S(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[3]));
  LUT6 #(
    .INIT(64'h222222E222222222)) 
    \ap_phi_precharge_reg_pp0_iter8_bin_index_8_reg_1062[2]_i_1__0 
       (.I0(\ap_phi_precharge_reg_pp0_iter8_bin_index_8_reg_1062_reg_n_8_[2] ),
        .I1(ap_enable_reg_pp0_iter7),
        .I2(\tmp_69_reg_2384_reg_n_8_[0] ),
        .I3(\ap_pipeline_reg_pp0_iter6_exitcond_flatten2_reg_1895_reg_n_8_[0] ),
        .I4(\ap_pipeline_reg_pp0_iter6_or_cond_reg_2328_reg_n_8_[0] ),
        .I5(\ap_pipeline_reg_pp0_iter6_tmp_78_reg_2324_reg_n_8_[0] ),
        .O(\ap_phi_precharge_reg_pp0_iter8_bin_index_8_reg_1062[2]_i_1__0_n_8 ));
  FDRE \ap_phi_precharge_reg_pp0_iter8_bin_index_8_reg_1062_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_phi_precharge_reg_pp0_iter8_bin_index_8_reg_1062[2]_i_1__0_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter8_bin_index_8_reg_1062_reg_n_8_[2] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFCEECCEE)) 
    \ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062[0]_i_1__0 
       (.I0(\ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062_reg_n_8_[0] ),
        .I1(\ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062[2]_i_2__0_n_8 ),
        .I2(\tmp_71_reg_2409_reg_n_8_[0] ),
        .I3(ap_enable_reg_pp0_iter8),
        .I4(q0_reg_i_22_n_8),
        .O(\ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062[0]_i_1__0_n_8 ));
  LUT6 #(
    .INIT(64'hFF30222230302222)) 
    \ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062[2]_i_1__0 
       (.I0(\ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062_reg_n_8_[2] ),
        .I1(\ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062[2]_i_2__0_n_8 ),
        .I2(\ap_phi_precharge_reg_pp0_iter8_bin_index_8_reg_1062_reg_n_8_[2] ),
        .I3(q0_reg_i_22_n_8),
        .I4(ap_enable_reg_pp0_iter8),
        .I5(\tmp_71_reg_2409_reg_n_8_[0] ),
        .O(\ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062[2]_i_1__0_n_8 ));
  LUT6 #(
    .INIT(64'h0000000000008088)) 
    \ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062[2]_i_2__0 
       (.I0(\tmp_70_reg_2418_reg_n_8_[0] ),
        .I1(ap_enable_reg_pp0_iter8),
        .I2(\ap_pipeline_reg_pp0_iter7_or_cond_reg_2328_reg_n_8_[0] ),
        .I3(\ap_pipeline_reg_pp0_iter7_tmp_78_reg_2324_reg_n_8_[0] ),
        .I4(\ap_pipeline_reg_pp0_iter7_tmp_66_reg_2400_reg_n_8_[0] ),
        .I5(\ap_pipeline_reg_pp0_iter7_exitcond_flatten2_reg_1895_reg_n_8_[0] ),
        .O(\ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062[2]_i_2__0_n_8 ));
  FDRE \ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062[0]_i_1__0_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062_reg_n_8_[0] ),
        .R(1'b0));
  FDRE \ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062[2]_i_1__0_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062_reg_n_8_[2] ),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter10_exitcond_flatten2_reg_1895_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_pipeline_reg_pp0_iter9_exitcond_flatten2_reg_1895),
        .Q(ap_pipeline_reg_pp0_iter10_exitcond_flatten2_reg_1895),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter10_tmp_52_reg_1924_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter9_tmp_52_reg_1924_reg[0]_srl4_n_8 ),
        .Q(ap_pipeline_reg_pp0_iter10_tmp_52_reg_1924),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter10_tmp_79_reg_2214_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter9_tmp_79_reg_2214_reg[0]_srl7_n_8 ),
        .Q(ap_pipeline_reg_pp0_iter10_tmp_79_reg_2214),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter10_tmp_80_reg_1948_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter9_tmp_80_reg_1948_reg[0]_srl8_n_8 ),
        .Q(ap_pipeline_reg_pp0_iter10_tmp_80_reg_1948),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter10_y_offset_cast_mid2_reg_1938_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter9_y_offset_cast_mid2_reg_1938_reg[0]_srl8_n_8 ),
        .Q(ap_pipeline_reg_pp0_iter10_y_offset_cast_mid2_reg_1938[0]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter10_y_offset_cast_mid2_reg_1938_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter9_y_offset_cast_mid2_reg_1938_reg[1]_srl8_n_8 ),
        .Q(ap_pipeline_reg_pp0_iter10_y_offset_cast_mid2_reg_1938[1]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter11_exitcond_flatten2_reg_1895_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_pipeline_reg_pp0_iter10_exitcond_flatten2_reg_1895),
        .Q(ap_pipeline_reg_pp0_iter11_exitcond_flatten2_reg_1895),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_computeHistogram1_fu_987/ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg " *) 
  (* srl_name = "inst/\grp_computeHistogram1_fu_987/ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[0]_srl6 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(mag_reg_2342[0]),
        .Q(\ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[0]_srl6_n_8 ));
  (* srl_bus_name = "inst/\grp_computeHistogram1_fu_987/ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg " *) 
  (* srl_name = "inst/\grp_computeHistogram1_fu_987/ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[1]_srl6 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[1]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(mag_reg_2342[1]),
        .Q(\ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[1]_srl6_n_8 ));
  (* srl_bus_name = "inst/\grp_computeHistogram1_fu_987/ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg " *) 
  (* srl_name = "inst/\grp_computeHistogram1_fu_987/ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[2]_srl6 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[2]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(mag_reg_2342[2]),
        .Q(\ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[2]_srl6_n_8 ));
  (* srl_bus_name = "inst/\grp_computeHistogram1_fu_987/ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg " *) 
  (* srl_name = "inst/\grp_computeHistogram1_fu_987/ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[3]_srl6 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[3]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(mag_reg_2342[3]),
        .Q(\ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[3]_srl6_n_8 ));
  (* srl_bus_name = "inst/\grp_computeHistogram1_fu_987/ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg " *) 
  (* srl_name = "inst/\grp_computeHistogram1_fu_987/ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[4]_srl6 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[4]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(mag_reg_2342[4]),
        .Q(\ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[4]_srl6_n_8 ));
  (* srl_bus_name = "inst/\grp_computeHistogram1_fu_987/ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg " *) 
  (* srl_name = "inst/\grp_computeHistogram1_fu_987/ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[5]_srl6 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[5]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(mag_reg_2342[5]),
        .Q(\ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[5]_srl6_n_8 ));
  (* srl_bus_name = "inst/\grp_computeHistogram1_fu_987/ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg " *) 
  (* srl_name = "inst/\grp_computeHistogram1_fu_987/ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[6]_srl6 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[6]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(mag_reg_2342[6]),
        .Q(\ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[6]_srl6_n_8 ));
  (* srl_bus_name = "inst/\grp_computeHistogram1_fu_987/ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg " *) 
  (* srl_name = "inst/\grp_computeHistogram1_fu_987/ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[7]_srl6 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[7]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(mag_reg_2342[7]),
        .Q(\ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[7]_srl6_n_8 ));
  (* srl_bus_name = "inst/\grp_computeHistogram1_fu_987/ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg " *) 
  (* srl_name = "inst/\grp_computeHistogram1_fu_987/ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[8]_srl6 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[8]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(mag_reg_2342[8]),
        .Q(\ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[8]_srl6_n_8 ));
  (* srl_bus_name = "inst/\grp_computeHistogram1_fu_987/ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg " *) 
  (* srl_name = "inst/\grp_computeHistogram1_fu_987/ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[9]_srl6 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[9]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(mag_reg_2342[9]),
        .Q(\ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[9]_srl6_n_8 ));
  FDRE \ap_pipeline_reg_pp0_iter12_exitcond_flatten2_reg_1895_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_pipeline_reg_pp0_iter11_exitcond_flatten2_reg_1895),
        .Q(ap_pipeline_reg_pp0_iter12_exitcond_flatten2_reg_1895),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter12_mag_reg_2342_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[0]_srl6_n_8 ),
        .Q(ap_pipeline_reg_pp0_iter12_mag_reg_2342[0]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter12_mag_reg_2342_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[1]_srl6_n_8 ),
        .Q(ap_pipeline_reg_pp0_iter12_mag_reg_2342[1]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter12_mag_reg_2342_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[2]_srl6_n_8 ),
        .Q(ap_pipeline_reg_pp0_iter12_mag_reg_2342[2]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter12_mag_reg_2342_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[3]_srl6_n_8 ),
        .Q(ap_pipeline_reg_pp0_iter12_mag_reg_2342[3]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter12_mag_reg_2342_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[4]_srl6_n_8 ),
        .Q(ap_pipeline_reg_pp0_iter12_mag_reg_2342[4]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter12_mag_reg_2342_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[5]_srl6_n_8 ),
        .Q(ap_pipeline_reg_pp0_iter12_mag_reg_2342[5]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter12_mag_reg_2342_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[6]_srl6_n_8 ),
        .Q(ap_pipeline_reg_pp0_iter12_mag_reg_2342[6]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter12_mag_reg_2342_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[7]_srl6_n_8 ),
        .Q(ap_pipeline_reg_pp0_iter12_mag_reg_2342[7]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter12_mag_reg_2342_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[8]_srl6_n_8 ),
        .Q(ap_pipeline_reg_pp0_iter12_mag_reg_2342[8]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter12_mag_reg_2342_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[9]_srl6_n_8 ),
        .Q(ap_pipeline_reg_pp0_iter12_mag_reg_2342[9]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter13_descriptor_V_addr_1_reg_2470_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(descriptor_V_addr_1_reg_2470[0]),
        .Q(ram_reg_2[0]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter13_descriptor_V_addr_1_reg_2470_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(descriptor_V_addr_1_reg_2470[1]),
        .Q(ram_reg_2[1]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter13_descriptor_V_addr_1_reg_2470_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(descriptor_V_addr_1_reg_2470[2]),
        .Q(ram_reg_2[2]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter13_descriptor_V_addr_1_reg_2470_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(descriptor_V_addr_1_reg_2470[3]),
        .Q(ram_reg_2[3]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter13_descriptor_V_addr_1_reg_2470_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(descriptor_V_addr_1_reg_2470[4]),
        .Q(ram_reg_2[4]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter13_descriptor_V_addr_1_reg_2470_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(descriptor_V_addr_1_reg_2470[5]),
        .Q(ram_reg_2[5]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter13_descriptor_V_addr_1_reg_2470_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(descriptor_V_addr_1_reg_2470[6]),
        .Q(ram_reg_2[6]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter13_exitcond_flatten2_reg_1895_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_pipeline_reg_pp0_iter12_exitcond_flatten2_reg_1895),
        .Q(ap_pipeline_reg_pp0_iter13_exitcond_flatten2_reg_1895),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895[0]_i_1 
       (.I0(exitcond_flatten2_reg_1895),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895_reg_n_8_[0] ),
        .O(\ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895[0]_i_1_n_8 ));
  FDRE \ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895[0]_i_1_n_8 ),
        .Q(\ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895_reg_n_8_[0] ),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter2_exitcond_flatten2_reg_1895_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895_reg_n_8_[0] ),
        .Q(\ap_pipeline_reg_pp0_iter2_exitcond_flatten2_reg_1895_reg_n_8_[0] ),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter2_tmp_52_reg_1924_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sum_addr_1_reg_1953),
        .Q(ap_pipeline_reg_pp0_iter2_sum_addr_1_reg_1953),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(y_mid2_reg_1943[0]),
        .Q(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[0]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(y_mid2_reg_1943[1]),
        .Q(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[1]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(y_mid2_reg_1943[2]),
        .Q(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[2]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(y_mid2_reg_1943[3]),
        .Q(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[3]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(y_mid2_reg_1943[4]),
        .Q(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943[4]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_exitcond_flatten2_reg_1895_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter2_exitcond_flatten2_reg_1895_reg_n_8_[0] ),
        .Q(\ap_pipeline_reg_pp0_iter3_exitcond_flatten2_reg_1895_reg_n_8_[0] ),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_sum_addr_1_reg_1953_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_pipeline_reg_pp0_iter2_sum_addr_1_reg_1953),
        .Q(ap_pipeline_reg_pp0_iter3_tmp_52_reg_1924),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter4_exitcond_flatten2_reg_1895_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter3_exitcond_flatten2_reg_1895_reg_n_8_[0] ),
        .Q(\ap_pipeline_reg_pp0_iter4_exitcond_flatten2_reg_1895_reg_n_8_[0] ),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter4_sum_addr_1_reg_1953_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_pipeline_reg_pp0_iter3_tmp_52_reg_1924),
        .Q(ap_pipeline_reg_pp0_iter4_tmp_52_reg_1924),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter5_abscond1_reg_2337_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(abscond1_reg_2337),
        .Q(ap_pipeline_reg_pp0_iter5_abscond1_reg_2337),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter5_abscond3_reg_2332_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(abscond3_reg_2332),
        .Q(ap_pipeline_reg_pp0_iter5_abscond3_reg_2332),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter5_exitcond_flatten2_reg_1895_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter4_exitcond_flatten2_reg_1895_reg_n_8_[0] ),
        .Q(\ap_pipeline_reg_pp0_iter5_exitcond_flatten2_reg_1895_reg_n_8_[0] ),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter5_or_cond_reg_2328_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\or_cond_reg_2328_reg_n_8_[0] ),
        .Q(\ap_pipeline_reg_pp0_iter5_or_cond_reg_2328_reg_n_8_[0] ),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter5_sum_addr_1_reg_1953_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_pipeline_reg_pp0_iter4_tmp_52_reg_1924),
        .Q(ADDRBWRADDR),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_77_reg_2310[0]),
        .Q(ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310[0]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_77_reg_2310[1]),
        .Q(ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310[1]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_77_reg_2310[2]),
        .Q(ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310[2]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_77_reg_2310[3]),
        .Q(ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310[3]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_77_reg_2310[4]),
        .Q(ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310[4]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_77_reg_2310[5]),
        .Q(ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310[5]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_77_reg_2310[6]),
        .Q(ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310[6]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_77_reg_2310[7]),
        .Q(ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310[7]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter5_tmp_78_reg_2324_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_78_reg_2324_reg_n_8_[0] ),
        .Q(\ap_pipeline_reg_pp0_iter5_tmp_78_reg_2324_reg_n_8_[0] ),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter6_exitcond_flatten2_reg_1895_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter5_exitcond_flatten2_reg_1895_reg_n_8_[0] ),
        .Q(\ap_pipeline_reg_pp0_iter6_exitcond_flatten2_reg_1895_reg_n_8_[0] ),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter6_or_cond_reg_2328_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter5_or_cond_reg_2328_reg_n_8_[0] ),
        .Q(\ap_pipeline_reg_pp0_iter6_or_cond_reg_2328_reg_n_8_[0] ),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter6_tmp_65_reg_2360_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_65_reg_2360_reg__0[0]),
        .Q(ap_pipeline_reg_pp0_iter6_tmp_65_reg_2360_reg__0[0]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter6_tmp_65_reg_2360_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_65_reg_2360_reg__0[1]),
        .Q(ap_pipeline_reg_pp0_iter6_tmp_65_reg_2360_reg__0[1]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter6_tmp_65_reg_2360_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_65_reg_2360_reg__0[2]),
        .Q(ap_pipeline_reg_pp0_iter6_tmp_65_reg_2360_reg__0[2]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter6_tmp_65_reg_2360_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_65_reg_2360_reg__0[3]),
        .Q(ap_pipeline_reg_pp0_iter6_tmp_65_reg_2360_reg__0[3]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter6_tmp_65_reg_2360_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_65_reg_2360_reg__0[4]),
        .Q(ap_pipeline_reg_pp0_iter6_tmp_65_reg_2360_reg__0[4]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter6_tmp_65_reg_2360_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_65_reg_2360_reg__0[5]),
        .Q(ap_pipeline_reg_pp0_iter6_tmp_65_reg_2360_reg__0[5]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter6_tmp_65_reg_2360_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_65_reg_2360_reg__0[6]),
        .Q(ap_pipeline_reg_pp0_iter6_tmp_65_reg_2360_reg__0[6]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter6_tmp_65_reg_2360_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_65_reg_2360_reg__0[7]),
        .Q(ap_pipeline_reg_pp0_iter6_tmp_65_reg_2360_reg__0[7]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter6_tmp_67_reg_2348_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_67_reg_2348_reg__0[0]),
        .Q(ap_pipeline_reg_pp0_iter6_tmp_67_reg_2348_reg__0[0]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter6_tmp_67_reg_2348_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_67_reg_2348_reg__0[1]),
        .Q(ap_pipeline_reg_pp0_iter6_tmp_67_reg_2348_reg__0[1]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter6_tmp_67_reg_2348_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_67_reg_2348_reg__0[2]),
        .Q(ap_pipeline_reg_pp0_iter6_tmp_67_reg_2348_reg__0[2]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter6_tmp_67_reg_2348_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_67_reg_2348_reg__0[3]),
        .Q(ap_pipeline_reg_pp0_iter6_tmp_67_reg_2348_reg__0[3]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter6_tmp_67_reg_2348_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_67_reg_2348_reg__0[4]),
        .Q(ap_pipeline_reg_pp0_iter6_tmp_67_reg_2348_reg__0[4]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter6_tmp_67_reg_2348_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_67_reg_2348_reg__0[5]),
        .Q(ap_pipeline_reg_pp0_iter6_tmp_67_reg_2348_reg__0[5]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter6_tmp_67_reg_2348_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_67_reg_2348_reg__0[6]),
        .Q(ap_pipeline_reg_pp0_iter6_tmp_67_reg_2348_reg__0[6]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter6_tmp_67_reg_2348_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_67_reg_2348_reg__0[7]),
        .Q(ap_pipeline_reg_pp0_iter6_tmp_67_reg_2348_reg__0[7]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter6_tmp_78_reg_2324_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter5_tmp_78_reg_2324_reg_n_8_[0] ),
        .Q(\ap_pipeline_reg_pp0_iter6_tmp_78_reg_2324_reg_n_8_[0] ),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_abs2_reg_2377_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter7_abs2_reg_2377_reg[7]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_abs2_reg_2377_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter7_abs2_reg_2377_reg[7]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_abs2_reg_2377_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter7_abs2_reg_2377_reg[7]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_abs2_reg_2377_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter7_abs2_reg_2377_reg[7]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_abs2_reg_2377_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter7_abs2_reg_2377_reg[7]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_abs2_reg_2377_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter7_abs2_reg_2377_reg[7]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_abs2_reg_2377_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter7_abs2_reg_2377_reg[7]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_abs2_reg_2377_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter7_abs2_reg_2377_reg[7]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_0 [0]),
        .Q(\ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_0 [1]),
        .Q(\ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_0 [2]),
        .Q(\ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_0 [3]),
        .Q(\ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_0 [4]),
        .Q(\ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_0 [5]),
        .Q(\ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_0 [6]),
        .Q(\ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_0 [7]),
        .Q(\ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_exitcond_flatten2_reg_1895_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter6_exitcond_flatten2_reg_1895_reg_n_8_[0] ),
        .Q(\ap_pipeline_reg_pp0_iter7_exitcond_flatten2_reg_1895_reg_n_8_[0] ),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_or_cond_reg_2328_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter6_or_cond_reg_2328_reg_n_8_[0] ),
        .Q(\ap_pipeline_reg_pp0_iter7_or_cond_reg_2328_reg_n_8_[0] ),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_tmp_65_reg_2360_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_pipeline_reg_pp0_iter6_tmp_65_reg_2360_reg__0[0]),
        .Q(ap_pipeline_reg_pp0_iter7_tmp_65_reg_2360_reg__0[0]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_tmp_65_reg_2360_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_pipeline_reg_pp0_iter6_tmp_65_reg_2360_reg__0[1]),
        .Q(ap_pipeline_reg_pp0_iter7_tmp_65_reg_2360_reg__0[1]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_tmp_65_reg_2360_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_pipeline_reg_pp0_iter6_tmp_65_reg_2360_reg__0[2]),
        .Q(ap_pipeline_reg_pp0_iter7_tmp_65_reg_2360_reg__0[2]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_tmp_65_reg_2360_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_pipeline_reg_pp0_iter6_tmp_65_reg_2360_reg__0[3]),
        .Q(ap_pipeline_reg_pp0_iter7_tmp_65_reg_2360_reg__0[3]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_tmp_65_reg_2360_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_pipeline_reg_pp0_iter6_tmp_65_reg_2360_reg__0[4]),
        .Q(ap_pipeline_reg_pp0_iter7_tmp_65_reg_2360_reg__0[4]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_tmp_65_reg_2360_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_pipeline_reg_pp0_iter6_tmp_65_reg_2360_reg__0[5]),
        .Q(ap_pipeline_reg_pp0_iter7_tmp_65_reg_2360_reg__0[5]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_tmp_65_reg_2360_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_pipeline_reg_pp0_iter6_tmp_65_reg_2360_reg__0[6]),
        .Q(ap_pipeline_reg_pp0_iter7_tmp_65_reg_2360_reg__0[6]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_tmp_65_reg_2360_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_pipeline_reg_pp0_iter6_tmp_65_reg_2360_reg__0[7]),
        .Q(ap_pipeline_reg_pp0_iter7_tmp_65_reg_2360_reg__0[7]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_tmp_66_reg_2400_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_66_reg_2400_reg_n_8_[0] ),
        .Q(\ap_pipeline_reg_pp0_iter7_tmp_66_reg_2400_reg_n_8_[0] ),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_tmp_67_reg_2348_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_pipeline_reg_pp0_iter6_tmp_67_reg_2348_reg__0[0]),
        .Q(ap_pipeline_reg_pp0_iter7_tmp_67_reg_2348_reg__0[0]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_tmp_67_reg_2348_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_pipeline_reg_pp0_iter6_tmp_67_reg_2348_reg__0[1]),
        .Q(ap_pipeline_reg_pp0_iter7_tmp_67_reg_2348_reg__0[1]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_tmp_67_reg_2348_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_pipeline_reg_pp0_iter6_tmp_67_reg_2348_reg__0[2]),
        .Q(ap_pipeline_reg_pp0_iter7_tmp_67_reg_2348_reg__0[2]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_tmp_67_reg_2348_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_pipeline_reg_pp0_iter6_tmp_67_reg_2348_reg__0[3]),
        .Q(ap_pipeline_reg_pp0_iter7_tmp_67_reg_2348_reg__0[3]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_tmp_67_reg_2348_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_pipeline_reg_pp0_iter6_tmp_67_reg_2348_reg__0[4]),
        .Q(ap_pipeline_reg_pp0_iter7_tmp_67_reg_2348_reg__0[4]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_tmp_67_reg_2348_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_pipeline_reg_pp0_iter6_tmp_67_reg_2348_reg__0[5]),
        .Q(ap_pipeline_reg_pp0_iter7_tmp_67_reg_2348_reg__0[5]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_tmp_67_reg_2348_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_pipeline_reg_pp0_iter6_tmp_67_reg_2348_reg__0[6]),
        .Q(ap_pipeline_reg_pp0_iter7_tmp_67_reg_2348_reg__0[6]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_tmp_67_reg_2348_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_pipeline_reg_pp0_iter6_tmp_67_reg_2348_reg__0[7]),
        .Q(ap_pipeline_reg_pp0_iter7_tmp_67_reg_2348_reg__0[7]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_tmp_69_reg_2384_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_69_reg_2384_reg_n_8_[0] ),
        .Q(\ap_pipeline_reg_pp0_iter7_tmp_69_reg_2384_reg_n_8_[0] ),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_tmp_78_reg_2324_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter6_tmp_78_reg_2324_reg_n_8_[0] ),
        .Q(\ap_pipeline_reg_pp0_iter7_tmp_78_reg_2324_reg_n_8_[0] ),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_abs2_reg_2377_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(\tmp_75_reg_2445_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_abs2_reg_2377_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(\tmp_75_reg_2445_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_abs2_reg_2377_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(\tmp_75_reg_2445_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_abs2_reg_2377_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(\tmp_75_reg_2445_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_abs2_reg_2377_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(\tmp_75_reg_2445_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_abs2_reg_2377_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[5]),
        .Q(\tmp_75_reg_2445_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_abs2_reg_2377_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[6]),
        .Q(\tmp_75_reg_2445_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_abs2_reg_2377_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[7]),
        .Q(\tmp_75_reg_2445_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0 [0]),
        .Q(\tmp_74_reg_2450_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0 [1]),
        .Q(\tmp_74_reg_2450_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0 [2]),
        .Q(\tmp_74_reg_2450_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0 [3]),
        .Q(\tmp_74_reg_2450_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0 [4]),
        .Q(\tmp_74_reg_2450_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0 [5]),
        .Q(\tmp_74_reg_2450_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0 [6]),
        .Q(\tmp_74_reg_2450_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0 [7]),
        .Q(\tmp_74_reg_2450_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_exitcond_flatten2_reg_1895_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter7_exitcond_flatten2_reg_1895_reg_n_8_[0] ),
        .Q(\ap_pipeline_reg_pp0_iter8_exitcond_flatten2_reg_1895_reg_n_8_[0] ),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_or_cond_reg_2328_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter7_or_cond_reg_2328_reg_n_8_[0] ),
        .Q(\ap_pipeline_reg_pp0_iter8_or_cond_reg_2328_reg_n_8_[0] ),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_tmp_66_reg_2400_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter7_tmp_66_reg_2400_reg_n_8_[0] ),
        .Q(\ap_pipeline_reg_pp0_iter8_tmp_66_reg_2400_reg_n_8_[0] ),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_tmp_69_reg_2384_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter7_tmp_69_reg_2384_reg_n_8_[0] ),
        .Q(ap_pipeline_reg_pp0_iter8_tmp_69_reg_2384),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_tmp_70_reg_2418_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_70_reg_2418_reg_n_8_[0] ),
        .Q(\ap_pipeline_reg_pp0_iter8_tmp_70_reg_2418_reg_n_8_[0] ),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_tmp_71_reg_2409_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_71_reg_2409_reg_n_8_[0] ),
        .Q(ap_pipeline_reg_pp0_iter8_tmp_71_reg_2409),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_tmp_78_reg_2324_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter7_tmp_78_reg_2324_reg_n_8_[0] ),
        .Q(\ap_pipeline_reg_pp0_iter8_tmp_78_reg_2324_reg_n_8_[0] ),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter9_exitcond_flatten2_reg_1895_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter8_exitcond_flatten2_reg_1895_reg_n_8_[0] ),
        .Q(ap_pipeline_reg_pp0_iter9_exitcond_flatten2_reg_1895),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter9_or_cond_reg_2328_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter8_or_cond_reg_2328_reg_n_8_[0] ),
        .Q(ap_pipeline_reg_pp0_iter9_or_cond_reg_2328),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_computeHistogram1_fu_987/ap_pipeline_reg_pp0_iter9_tmp_52_reg_1924_reg " *) 
  (* srl_name = "inst/\grp_computeHistogram1_fu_987/ap_pipeline_reg_pp0_iter9_tmp_52_reg_1924_reg[0]_srl4 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter9_tmp_52_reg_1924_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ADDRBWRADDR),
        .Q(\ap_pipeline_reg_pp0_iter9_tmp_52_reg_1924_reg[0]_srl4_n_8 ));
  FDRE \ap_pipeline_reg_pp0_iter9_tmp_66_reg_2400_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter8_tmp_66_reg_2400_reg_n_8_[0] ),
        .Q(ap_pipeline_reg_pp0_iter9_tmp_66_reg_2400),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter9_tmp_69_reg_2384_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_pipeline_reg_pp0_iter8_tmp_69_reg_2384),
        .Q(ap_pipeline_reg_pp0_iter9_tmp_69_reg_2384),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter9_tmp_70_reg_2418_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter8_tmp_70_reg_2418_reg_n_8_[0] ),
        .Q(ap_pipeline_reg_pp0_iter9_tmp_70_reg_2418),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter9_tmp_71_reg_2409_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_pipeline_reg_pp0_iter8_tmp_71_reg_2409),
        .Q(ap_pipeline_reg_pp0_iter9_tmp_71_reg_2409),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter9_tmp_72_reg_2436_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_72_reg_2436_reg_n_8_[0] ),
        .Q(ap_pipeline_reg_pp0_iter9_tmp_72_reg_2436),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter9_tmp_73_reg_2427_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_73_reg_2427),
        .Q(ap_pipeline_reg_pp0_iter9_tmp_73_reg_2427),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter9_tmp_78_reg_2324_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter8_tmp_78_reg_2324_reg_n_8_[0] ),
        .Q(ap_pipeline_reg_pp0_iter9_tmp_78_reg_2324),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_computeHistogram1_fu_987/ap_pipeline_reg_pp0_iter9_tmp_79_reg_2214_reg " *) 
  (* srl_name = "inst/\grp_computeHistogram1_fu_987/ap_pipeline_reg_pp0_iter9_tmp_79_reg_2214_reg[0]_srl7 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter9_tmp_79_reg_2214_reg[0]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(tmp_79_reg_2214),
        .Q(\ap_pipeline_reg_pp0_iter9_tmp_79_reg_2214_reg[0]_srl7_n_8 ));
  (* srl_bus_name = "inst/\grp_computeHistogram1_fu_987/ap_pipeline_reg_pp0_iter9_tmp_80_reg_1948_reg " *) 
  (* srl_name = "inst/\grp_computeHistogram1_fu_987/ap_pipeline_reg_pp0_iter9_tmp_80_reg_1948_reg[0]_srl8 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter9_tmp_80_reg_1948_reg[0]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\tmp_80_reg_1948_reg_n_8_[0] ),
        .Q(\ap_pipeline_reg_pp0_iter9_tmp_80_reg_1948_reg[0]_srl8_n_8 ));
  (* srl_bus_name = "inst/\grp_computeHistogram1_fu_987/ap_pipeline_reg_pp0_iter9_y_offset_cast_mid2_reg_1938_reg " *) 
  (* srl_name = "inst/\grp_computeHistogram1_fu_987/ap_pipeline_reg_pp0_iter9_y_offset_cast_mid2_reg_1938_reg[0]_srl8 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter9_y_offset_cast_mid2_reg_1938_reg[0]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\y_offset_cast_mid2_reg_1938_reg_n_8_[0] ),
        .Q(\ap_pipeline_reg_pp0_iter9_y_offset_cast_mid2_reg_1938_reg[0]_srl8_n_8 ));
  (* srl_bus_name = "inst/\grp_computeHistogram1_fu_987/ap_pipeline_reg_pp0_iter9_y_offset_cast_mid2_reg_1938_reg " *) 
  (* srl_name = "inst/\grp_computeHistogram1_fu_987/ap_pipeline_reg_pp0_iter9_y_offset_cast_mid2_reg_1938_reg[1]_srl8 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter9_y_offset_cast_mid2_reg_1938_reg[1]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\y_offset_cast_mid2_reg_1938_reg_n_8_[1] ),
        .Q(\ap_pipeline_reg_pp0_iter9_y_offset_cast_mid2_reg_1938_reg[1]_srl8_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    ap_reg_grp_computeHistogram1_fu_987_ap_start_i_1
       (.I0(\ap_CS_fsm_reg[9] [0]),
        .I1(\ap_CS_fsm_reg[0]_0 [2]),
        .I2(ap_reg_grp_computeHistogram1_fu_987_ap_start),
        .O(ap_reg_grp_computeHistogram1_fu_987_ap_start_reg));
  LUT5 #(
    .INIT(32'h20002020)) 
    \bX_reg_881[0]_i_1__0 
       (.I0(i1_reg_848[1]),
        .I1(i1_reg_848[0]),
        .I2(\ap_CS_fsm_reg[0]_0 [1]),
        .I3(\ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895_reg_n_8_[0] ),
        .I4(grp_computeHistogram1_fu_987_image_buffer_16_ce1),
        .O(bX_reg_881));
  LUT2 #(
    .INIT(4'h2)) 
    \bX_reg_881[0]_i_2__0 
       (.I0(grp_computeHistogram1_fu_987_image_buffer_16_ce1),
        .I1(\ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895_reg_n_8_[0] ),
        .O(ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895));
  FDRE \bX_reg_881_reg[0] 
       (.C(ap_clk),
        .CE(ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895),
        .D(blkPosX_mid2_v_v_reg_1919),
        .Q(\bX_reg_881_reg_n_8_[0] ),
        .R(bX_reg_881));
  LUT3 #(
    .INIT(8'h08)) 
    \blkPosX_mid2_v_v_reg_1919[0]_i_1__0 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_8),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(exitcond_flatten2_reg_1895),
        .O(x_reg_9030));
  LUT5 #(
    .INIT(32'h65666A66)) 
    \blkPosX_mid2_v_v_reg_1919[0]_i_2__0 
       (.I0(exitcond_flatten_reg_1904),
        .I1(\bX_reg_881_reg_n_8_[0] ),
        .I2(\ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895_reg_n_8_[0] ),
        .I3(grp_computeHistogram1_fu_987_image_buffer_16_ce1),
        .I4(blkPosX_mid2_v_v_reg_1919),
        .O(\blkPosX_mid2_v_v_reg_1919[0]_i_2__0_n_8 ));
  FDRE \blkPosX_mid2_v_v_reg_1919_reg[0] 
       (.C(ap_clk),
        .CE(x_reg_9030),
        .D(\blkPosX_mid2_v_v_reg_1919[0]_i_2__0_n_8 ),
        .Q(blkPosX_mid2_v_v_reg_1919),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \descriptor_V_addr_1_reg_2470[6]_i_1 
       (.I0(ap_pipeline_reg_pp0_iter11_exitcond_flatten2_reg_1895),
        .O(\descriptor_V_addr_1_reg_2470[6]_i_1_n_8 ));
  FDRE \descriptor_V_addr_1_reg_2470_reg[0] 
       (.C(ap_clk),
        .CE(\descriptor_V_addr_1_reg_2470[6]_i_1_n_8 ),
        .D(tmp_82_reg_2465[0]),
        .Q(descriptor_V_addr_1_reg_2470[0]),
        .R(1'b0));
  FDRE \descriptor_V_addr_1_reg_2470_reg[1] 
       (.C(ap_clk),
        .CE(\descriptor_V_addr_1_reg_2470[6]_i_1_n_8 ),
        .D(tmp_82_reg_2465[1]),
        .Q(descriptor_V_addr_1_reg_2470[1]),
        .R(1'b0));
  FDRE \descriptor_V_addr_1_reg_2470_reg[2] 
       (.C(ap_clk),
        .CE(\descriptor_V_addr_1_reg_2470[6]_i_1_n_8 ),
        .D(tmp_82_reg_2465[2]),
        .Q(descriptor_V_addr_1_reg_2470[2]),
        .R(1'b0));
  FDRE \descriptor_V_addr_1_reg_2470_reg[3] 
       (.C(ap_clk),
        .CE(\descriptor_V_addr_1_reg_2470[6]_i_1_n_8 ),
        .D(tmp_82_reg_2465[3]),
        .Q(descriptor_V_addr_1_reg_2470[3]),
        .R(1'b0));
  FDRE \descriptor_V_addr_1_reg_2470_reg[4] 
       (.C(ap_clk),
        .CE(\descriptor_V_addr_1_reg_2470[6]_i_1_n_8 ),
        .D(tmp_82_reg_2465[4]),
        .Q(descriptor_V_addr_1_reg_2470[4]),
        .R(1'b0));
  FDRE \descriptor_V_addr_1_reg_2470_reg[5] 
       (.C(ap_clk),
        .CE(\descriptor_V_addr_1_reg_2470[6]_i_1_n_8 ),
        .D(tmp_82_reg_2465[5]),
        .Q(descriptor_V_addr_1_reg_2470[5]),
        .R(1'b0));
  FDRE \descriptor_V_addr_1_reg_2470_reg[6] 
       (.C(ap_clk),
        .CE(\descriptor_V_addr_1_reg_2470[6]_i_1_n_8 ),
        .D(tmp_82_reg_2465[6]),
        .Q(descriptor_V_addr_1_reg_2470[6]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \exitcond_flatten2_reg_1895[0]_i_1 
       (.I0(exitcond_flatten2_fu_1270_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(exitcond_flatten2_reg_1895),
        .O(\exitcond_flatten2_reg_1895[0]_i_1_n_8 ));
  FDRE \exitcond_flatten2_reg_1895_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_flatten2_reg_1895[0]_i_1_n_8 ),
        .Q(exitcond_flatten2_reg_1895),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \exitcond_flatten_reg_1904[0]_i_1__0 
       (.I0(exitcond_flatten_reg_1904),
        .I1(exitcond_flatten2_fu_1270_p2),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(exitcond_flatten_fu_1282_p2),
        .O(\exitcond_flatten_reg_1904[0]_i_1__0_n_8 ));
  FDRE \exitcond_flatten_reg_1904_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_flatten_reg_1904[0]_i_1__0_n_8 ),
        .Q(exitcond_flatten_reg_1904),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h0026)) 
    \i1_reg_848[0]_i_1__0 
       (.I0(i1_reg_848[0]),
        .I1(\ap_CS_fsm_reg[0]_0 [1]),
        .I2(i1_reg_848[1]),
        .I3(i1_reg_8480),
        .O(\i1_reg_848[0]_i_1__0_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \i1_reg_848[1]_i_1__0 
       (.I0(i1_reg_848[1]),
        .I1(i1_reg_848[0]),
        .I2(\ap_CS_fsm_reg[0]_0 [1]),
        .I3(i1_reg_8480),
        .O(\i1_reg_848[1]_i_1__0_n_8 ));
  LUT5 #(
    .INIT(32'h00002000)) 
    \i1_reg_848[1]_i_2__0 
       (.I0(ap_CS_fsm_state2),
        .I1(\i_reg_837[6]_i_4__0_n_8 ),
        .I2(i_reg_837_reg[6]),
        .I3(i_reg_837_reg[3]),
        .I4(i_reg_837_reg[4]),
        .O(i1_reg_8480));
  FDRE \i1_reg_848_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\i1_reg_848[0]_i_1__0_n_8 ),
        .Q(i1_reg_848[0]),
        .R(1'b0));
  FDRE \i1_reg_848_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\i1_reg_848[1]_i_1__0_n_8 ),
        .Q(i1_reg_848[1]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_reg_837[0]_i_1__0 
       (.I0(i_reg_837_reg[0]),
        .O(i_4_fu_1242_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_reg_837[1]_i_1__0 
       (.I0(i_reg_837_reg[0]),
        .I1(i_reg_837_reg[1]),
        .O(i_4_fu_1242_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_reg_837[2]_i_1__0 
       (.I0(i_reg_837_reg[2]),
        .I1(i_reg_837_reg[1]),
        .I2(i_reg_837_reg[0]),
        .O(i_4_fu_1242_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_reg_837[3]_i_1__0 
       (.I0(i_reg_837_reg[3]),
        .I1(i_reg_837_reg[0]),
        .I2(i_reg_837_reg[1]),
        .I3(i_reg_837_reg[2]),
        .O(i_4_fu_1242_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_reg_837[4]_i_1__0 
       (.I0(i_reg_837_reg[4]),
        .I1(i_reg_837_reg[2]),
        .I2(i_reg_837_reg[1]),
        .I3(i_reg_837_reg[0]),
        .I4(i_reg_837_reg[3]),
        .O(i_4_fu_1242_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_reg_837[5]_i_1__0 
       (.I0(i_reg_837_reg[5]),
        .I1(i_reg_837_reg[3]),
        .I2(i_reg_837_reg[0]),
        .I3(i_reg_837_reg[1]),
        .I4(i_reg_837_reg[2]),
        .I5(i_reg_837_reg[4]),
        .O(i_4_fu_1242_p2[5]));
  LUT3 #(
    .INIT(8'h08)) 
    \i_reg_837[6]_i_1__0 
       (.I0(\ap_CS_fsm_reg[0]_0 [0]),
        .I1(ap_reg_grp_computeHistogram1_fu_987_ap_start),
        .I2(grp_computeHistogram1_fu_987_descriptor_V_we0),
        .O(i_reg_837));
  LUT5 #(
    .INIT(32'hAAAA8AAA)) 
    \i_reg_837[6]_i_2__0 
       (.I0(ap_CS_fsm_state2),
        .I1(\i_reg_837[6]_i_4__0_n_8 ),
        .I2(i_reg_837_reg[6]),
        .I3(i_reg_837_reg[3]),
        .I4(i_reg_837_reg[4]),
        .O(grp_computeHistogram1_fu_987_descriptor_V_we0));
  LUT3 #(
    .INIT(8'h6A)) 
    \i_reg_837[6]_i_3__0 
       (.I0(i_reg_837_reg[6]),
        .I1(\i_reg_837[6]_i_5__0_n_8 ),
        .I2(i_reg_837_reg[5]),
        .O(i_4_fu_1242_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \i_reg_837[6]_i_4__0 
       (.I0(i_reg_837_reg[1]),
        .I1(i_reg_837_reg[0]),
        .I2(i_reg_837_reg[5]),
        .I3(i_reg_837_reg[2]),
        .O(\i_reg_837[6]_i_4__0_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \i_reg_837[6]_i_5__0 
       (.I0(i_reg_837_reg[4]),
        .I1(i_reg_837_reg[2]),
        .I2(i_reg_837_reg[1]),
        .I3(i_reg_837_reg[0]),
        .I4(i_reg_837_reg[3]),
        .O(\i_reg_837[6]_i_5__0_n_8 ));
  FDRE \i_reg_837_reg[0] 
       (.C(ap_clk),
        .CE(grp_computeHistogram1_fu_987_descriptor_V_we0),
        .D(i_4_fu_1242_p2[0]),
        .Q(i_reg_837_reg[0]),
        .R(i_reg_837));
  FDRE \i_reg_837_reg[1] 
       (.C(ap_clk),
        .CE(grp_computeHistogram1_fu_987_descriptor_V_we0),
        .D(i_4_fu_1242_p2[1]),
        .Q(i_reg_837_reg[1]),
        .R(i_reg_837));
  FDRE \i_reg_837_reg[2] 
       (.C(ap_clk),
        .CE(grp_computeHistogram1_fu_987_descriptor_V_we0),
        .D(i_4_fu_1242_p2[2]),
        .Q(i_reg_837_reg[2]),
        .R(i_reg_837));
  FDRE \i_reg_837_reg[3] 
       (.C(ap_clk),
        .CE(grp_computeHistogram1_fu_987_descriptor_V_we0),
        .D(i_4_fu_1242_p2[3]),
        .Q(i_reg_837_reg[3]),
        .R(i_reg_837));
  FDRE \i_reg_837_reg[4] 
       (.C(ap_clk),
        .CE(grp_computeHistogram1_fu_987_descriptor_V_we0),
        .D(i_4_fu_1242_p2[4]),
        .Q(i_reg_837_reg[4]),
        .R(i_reg_837));
  FDRE \i_reg_837_reg[5] 
       (.C(ap_clk),
        .CE(grp_computeHistogram1_fu_987_descriptor_V_we0),
        .D(i_4_fu_1242_p2[5]),
        .Q(i_reg_837_reg[5]),
        .R(i_reg_837));
  FDRE \i_reg_837_reg[6] 
       (.C(ap_clk),
        .CE(grp_computeHistogram1_fu_987_descriptor_V_we0),
        .D(i_4_fu_1242_p2[6]),
        .Q(i_reg_837_reg[6]),
        .R(i_reg_837));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten1_reg_859[0]_i_1 
       (.I0(indvar_flatten1_reg_859_reg__0[0]),
        .O(indvar_flatten_next1_fu_1276_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \indvar_flatten1_reg_859[1]_i_1 
       (.I0(indvar_flatten1_reg_859_reg__0[0]),
        .I1(indvar_flatten1_reg_859_reg__0[1]),
        .O(indvar_flatten_next1_fu_1276_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \indvar_flatten1_reg_859[2]_i_1 
       (.I0(indvar_flatten1_reg_859_reg__0[2]),
        .I1(indvar_flatten1_reg_859_reg__0[0]),
        .I2(indvar_flatten1_reg_859_reg__0[1]),
        .O(indvar_flatten_next1_fu_1276_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \indvar_flatten1_reg_859[3]_i_1 
       (.I0(indvar_flatten1_reg_859_reg__0[3]),
        .I1(indvar_flatten1_reg_859_reg__0[1]),
        .I2(indvar_flatten1_reg_859_reg__0[0]),
        .I3(indvar_flatten1_reg_859_reg__0[2]),
        .O(indvar_flatten_next1_fu_1276_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \indvar_flatten1_reg_859[4]_i_1 
       (.I0(indvar_flatten1_reg_859_reg__0[4]),
        .I1(indvar_flatten1_reg_859_reg__0[2]),
        .I2(indvar_flatten1_reg_859_reg__0[0]),
        .I3(indvar_flatten1_reg_859_reg__0[1]),
        .I4(indvar_flatten1_reg_859_reg__0[3]),
        .O(indvar_flatten_next1_fu_1276_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \indvar_flatten1_reg_859[5]_i_1 
       (.I0(indvar_flatten1_reg_859_reg__0[5]),
        .I1(indvar_flatten1_reg_859_reg__0[3]),
        .I2(indvar_flatten1_reg_859_reg__0[1]),
        .I3(indvar_flatten1_reg_859_reg__0[0]),
        .I4(indvar_flatten1_reg_859_reg__0[2]),
        .I5(indvar_flatten1_reg_859_reg__0[4]),
        .O(indvar_flatten_next1_fu_1276_p2[5]));
  LUT2 #(
    .INIT(4'h9)) 
    \indvar_flatten1_reg_859[6]_i_1 
       (.I0(\indvar_flatten1_reg_859[8]_i_4_n_8 ),
        .I1(indvar_flatten1_reg_859_reg__0[6]),
        .O(indvar_flatten_next1_fu_1276_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \indvar_flatten1_reg_859[7]_i_1 
       (.I0(indvar_flatten1_reg_859_reg__0[7]),
        .I1(\indvar_flatten1_reg_859[8]_i_4_n_8 ),
        .I2(indvar_flatten1_reg_859_reg__0[6]),
        .O(indvar_flatten_next1_fu_1276_p2[7]));
  LUT6 #(
    .INIT(64'h0000F70000000000)) 
    \indvar_flatten1_reg_859[8]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(exitcond_flatten2_fu_1270_p2),
        .I3(i1_reg_848[1]),
        .I4(i1_reg_848[0]),
        .I5(\ap_CS_fsm_reg[0]_0 [1]),
        .O(indvar_flatten1_reg_859));
  LUT3 #(
    .INIT(8'h08)) 
    \indvar_flatten1_reg_859[8]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(exitcond_flatten2_fu_1270_p2),
        .O(indvar_flatten1_reg_8590));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \indvar_flatten1_reg_859[8]_i_3 
       (.I0(indvar_flatten1_reg_859_reg__0[8]),
        .I1(indvar_flatten1_reg_859_reg__0[6]),
        .I2(\indvar_flatten1_reg_859[8]_i_4_n_8 ),
        .I3(indvar_flatten1_reg_859_reg__0[7]),
        .O(indvar_flatten_next1_fu_1276_p2[8]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \indvar_flatten1_reg_859[8]_i_4 
       (.I0(indvar_flatten1_reg_859_reg__0[4]),
        .I1(indvar_flatten1_reg_859_reg__0[2]),
        .I2(indvar_flatten1_reg_859_reg__0[0]),
        .I3(indvar_flatten1_reg_859_reg__0[1]),
        .I4(indvar_flatten1_reg_859_reg__0[3]),
        .I5(indvar_flatten1_reg_859_reg__0[5]),
        .O(\indvar_flatten1_reg_859[8]_i_4_n_8 ));
  FDRE \indvar_flatten1_reg_859_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten1_reg_8590),
        .D(indvar_flatten_next1_fu_1276_p2[0]),
        .Q(indvar_flatten1_reg_859_reg__0[0]),
        .R(indvar_flatten1_reg_859));
  FDRE \indvar_flatten1_reg_859_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten1_reg_8590),
        .D(indvar_flatten_next1_fu_1276_p2[1]),
        .Q(indvar_flatten1_reg_859_reg__0[1]),
        .R(indvar_flatten1_reg_859));
  FDRE \indvar_flatten1_reg_859_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten1_reg_8590),
        .D(indvar_flatten_next1_fu_1276_p2[2]),
        .Q(indvar_flatten1_reg_859_reg__0[2]),
        .R(indvar_flatten1_reg_859));
  FDRE \indvar_flatten1_reg_859_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten1_reg_8590),
        .D(indvar_flatten_next1_fu_1276_p2[3]),
        .Q(indvar_flatten1_reg_859_reg__0[3]),
        .R(indvar_flatten1_reg_859));
  FDRE \indvar_flatten1_reg_859_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten1_reg_8590),
        .D(indvar_flatten_next1_fu_1276_p2[4]),
        .Q(indvar_flatten1_reg_859_reg__0[4]),
        .R(indvar_flatten1_reg_859));
  FDRE \indvar_flatten1_reg_859_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten1_reg_8590),
        .D(indvar_flatten_next1_fu_1276_p2[5]),
        .Q(indvar_flatten1_reg_859_reg__0[5]),
        .R(indvar_flatten1_reg_859));
  FDRE \indvar_flatten1_reg_859_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten1_reg_8590),
        .D(indvar_flatten_next1_fu_1276_p2[6]),
        .Q(indvar_flatten1_reg_859_reg__0[6]),
        .R(indvar_flatten1_reg_859));
  FDRE \indvar_flatten1_reg_859_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten1_reg_8590),
        .D(indvar_flatten_next1_fu_1276_p2[7]),
        .Q(indvar_flatten1_reg_859_reg__0[7]),
        .R(indvar_flatten1_reg_859));
  FDRE \indvar_flatten1_reg_859_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten1_reg_8590),
        .D(indvar_flatten_next1_fu_1276_p2[8]),
        .Q(indvar_flatten1_reg_859_reg__0[8]),
        .R(indvar_flatten1_reg_859));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten_reg_870[0]_i_1__0 
       (.I0(indvar_flatten_reg_870_reg[0]),
        .O(indvar_flatten_next_fu_1294_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \indvar_flatten_reg_870[1]_i_1__0 
       (.I0(indvar_flatten_reg_870_reg[0]),
        .I1(indvar_flatten_reg_870_reg[1]),
        .O(indvar_flatten_next_fu_1294_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \indvar_flatten_reg_870[2]_i_1__0 
       (.I0(indvar_flatten_reg_870_reg[2]),
        .I1(indvar_flatten_reg_870_reg[0]),
        .I2(indvar_flatten_reg_870_reg[1]),
        .O(indvar_flatten_next_fu_1294_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \indvar_flatten_reg_870[3]_i_1__0 
       (.I0(indvar_flatten_reg_870_reg[3]),
        .I1(indvar_flatten_reg_870_reg[1]),
        .I2(indvar_flatten_reg_870_reg[0]),
        .I3(indvar_flatten_reg_870_reg[2]),
        .O(indvar_flatten_next_fu_1294_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \indvar_flatten_reg_870[4]_i_1__0 
       (.I0(indvar_flatten_reg_870_reg[4]),
        .I1(indvar_flatten_reg_870_reg[3]),
        .I2(indvar_flatten_reg_870_reg[1]),
        .I3(indvar_flatten_reg_870_reg[0]),
        .I4(indvar_flatten_reg_870_reg[2]),
        .O(\indvar_flatten_reg_870[4]_i_1__0_n_8 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \indvar_flatten_reg_870[5]_i_1__0 
       (.I0(indvar_flatten_reg_870_reg[5]),
        .I1(indvar_flatten_reg_870_reg[3]),
        .I2(indvar_flatten_reg_870_reg[1]),
        .I3(indvar_flatten_reg_870_reg[0]),
        .I4(indvar_flatten_reg_870_reg[2]),
        .I5(indvar_flatten_reg_870_reg[4]),
        .O(indvar_flatten_next_fu_1294_p3[5]));
  LUT2 #(
    .INIT(4'h9)) 
    \indvar_flatten_reg_870[6]_i_1__0 
       (.I0(\indvar_flatten_reg_870[8]_i_2__0_n_8 ),
        .I1(indvar_flatten_reg_870_reg[6]),
        .O(indvar_flatten_next_fu_1294_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h4144)) 
    \indvar_flatten_reg_870[7]_i_1__0 
       (.I0(exitcond_flatten_fu_1282_p2),
        .I1(indvar_flatten_reg_870_reg[7]),
        .I2(\indvar_flatten_reg_870[8]_i_2__0_n_8 ),
        .I3(indvar_flatten_reg_870_reg[6]),
        .O(indvar_flatten_next_fu_1294_p3[7]));
  LUT4 #(
    .INIT(16'h0001)) 
    \indvar_flatten_reg_870[7]_i_2__0 
       (.I0(indvar_flatten_reg_870_reg[2]),
        .I1(indvar_flatten_reg_870_reg[5]),
        .I2(indvar_flatten_reg_870_reg[4]),
        .I3(\indvar_flatten_reg_870[7]_i_3__0_n_8 ),
        .O(exitcond_flatten_fu_1282_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \indvar_flatten_reg_870[7]_i_3__0 
       (.I0(indvar_flatten_reg_870_reg[1]),
        .I1(indvar_flatten_reg_870_reg[0]),
        .I2(indvar_flatten_reg_870_reg[8]),
        .I3(indvar_flatten_reg_870_reg[7]),
        .I4(indvar_flatten_reg_870_reg[3]),
        .I5(indvar_flatten_reg_870_reg[6]),
        .O(\indvar_flatten_reg_870[7]_i_3__0_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'hAA6A)) 
    \indvar_flatten_reg_870[8]_i_1__0 
       (.I0(indvar_flatten_reg_870_reg[8]),
        .I1(indvar_flatten_reg_870_reg[7]),
        .I2(indvar_flatten_reg_870_reg[6]),
        .I3(\indvar_flatten_reg_870[8]_i_2__0_n_8 ),
        .O(indvar_flatten_next_fu_1294_p3[8]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \indvar_flatten_reg_870[8]_i_2__0 
       (.I0(indvar_flatten_reg_870_reg[4]),
        .I1(indvar_flatten_reg_870_reg[2]),
        .I2(indvar_flatten_reg_870_reg[0]),
        .I3(indvar_flatten_reg_870_reg[1]),
        .I4(indvar_flatten_reg_870_reg[3]),
        .I5(indvar_flatten_reg_870_reg[5]),
        .O(\indvar_flatten_reg_870[8]_i_2__0_n_8 ));
  FDRE \indvar_flatten_reg_870_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten1_reg_8590),
        .D(indvar_flatten_next_fu_1294_p3[0]),
        .Q(indvar_flatten_reg_870_reg[0]),
        .R(indvar_flatten1_reg_859));
  FDRE \indvar_flatten_reg_870_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten1_reg_8590),
        .D(indvar_flatten_next_fu_1294_p3[1]),
        .Q(indvar_flatten_reg_870_reg[1]),
        .R(indvar_flatten1_reg_859));
  FDRE \indvar_flatten_reg_870_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten1_reg_8590),
        .D(indvar_flatten_next_fu_1294_p3[2]),
        .Q(indvar_flatten_reg_870_reg[2]),
        .R(indvar_flatten1_reg_859));
  FDRE \indvar_flatten_reg_870_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten1_reg_8590),
        .D(indvar_flatten_next_fu_1294_p3[3]),
        .Q(indvar_flatten_reg_870_reg[3]),
        .R(indvar_flatten1_reg_859));
  FDRE \indvar_flatten_reg_870_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten1_reg_8590),
        .D(\indvar_flatten_reg_870[4]_i_1__0_n_8 ),
        .Q(indvar_flatten_reg_870_reg[4]),
        .R(indvar_flatten1_reg_859));
  FDRE \indvar_flatten_reg_870_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten1_reg_8590),
        .D(indvar_flatten_next_fu_1294_p3[5]),
        .Q(indvar_flatten_reg_870_reg[5]),
        .R(indvar_flatten1_reg_859));
  FDRE \indvar_flatten_reg_870_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten1_reg_8590),
        .D(indvar_flatten_next_fu_1294_p3[6]),
        .Q(indvar_flatten_reg_870_reg[6]),
        .R(indvar_flatten1_reg_859));
  FDRE \indvar_flatten_reg_870_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten1_reg_8590),
        .D(indvar_flatten_next_fu_1294_p3[7]),
        .Q(indvar_flatten_reg_870_reg[7]),
        .R(indvar_flatten1_reg_859));
  FDRE \indvar_flatten_reg_870_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten1_reg_8590),
        .D(indvar_flatten_next_fu_1294_p3[8]),
        .Q(indvar_flatten_reg_870_reg[8]),
        .R(indvar_flatten1_reg_859));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \mag_reg_2342[1]_i_1__0 
       (.I0(tmp_60_reg_2317[9]),
        .I1(tmp_60_reg_2317[0]),
        .I2(tmp_60_reg_2317[1]),
        .O(mag_fu_1677_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h57A8)) 
    \mag_reg_2342[2]_i_1__0 
       (.I0(tmp_60_reg_2317[9]),
        .I1(tmp_60_reg_2317[0]),
        .I2(tmp_60_reg_2317[1]),
        .I3(tmp_60_reg_2317[2]),
        .O(mag_fu_1677_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'h5557AAA8)) 
    \mag_reg_2342[3]_i_1__0 
       (.I0(tmp_60_reg_2317[9]),
        .I1(tmp_60_reg_2317[1]),
        .I2(tmp_60_reg_2317[0]),
        .I3(tmp_60_reg_2317[2]),
        .I4(tmp_60_reg_2317[3]),
        .O(mag_fu_1677_p3[3]));
  LUT6 #(
    .INIT(64'h55555557AAAAAAA8)) 
    \mag_reg_2342[4]_i_1__0 
       (.I0(tmp_60_reg_2317[9]),
        .I1(tmp_60_reg_2317[2]),
        .I2(tmp_60_reg_2317[0]),
        .I3(tmp_60_reg_2317[1]),
        .I4(tmp_60_reg_2317[3]),
        .I5(tmp_60_reg_2317[4]),
        .O(mag_fu_1677_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \mag_reg_2342[5]_i_1__0 
       (.I0(tmp_60_reg_2317[9]),
        .I1(\mag_reg_2342[5]_i_2__0_n_8 ),
        .I2(tmp_60_reg_2317[5]),
        .O(mag_fu_1677_p3[5]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \mag_reg_2342[5]_i_2__0 
       (.I0(tmp_60_reg_2317[3]),
        .I1(tmp_60_reg_2317[1]),
        .I2(tmp_60_reg_2317[0]),
        .I3(tmp_60_reg_2317[2]),
        .I4(tmp_60_reg_2317[4]),
        .O(\mag_reg_2342[5]_i_2__0_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \mag_reg_2342[6]_i_1__0 
       (.I0(tmp_60_reg_2317[9]),
        .I1(\mag_reg_2342[9]_i_3__0_n_8 ),
        .I2(tmp_60_reg_2317[6]),
        .O(mag_fu_1677_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h57A8)) 
    \mag_reg_2342[7]_i_1__0 
       (.I0(tmp_60_reg_2317[9]),
        .I1(\mag_reg_2342[9]_i_3__0_n_8 ),
        .I2(tmp_60_reg_2317[6]),
        .I3(tmp_60_reg_2317[7]),
        .O(mag_fu_1677_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'h5557AAA8)) 
    \mag_reg_2342[8]_i_1__0 
       (.I0(tmp_60_reg_2317[9]),
        .I1(tmp_60_reg_2317[6]),
        .I2(\mag_reg_2342[9]_i_3__0_n_8 ),
        .I3(tmp_60_reg_2317[7]),
        .I4(tmp_60_reg_2317[8]),
        .O(mag_fu_1677_p3[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \mag_reg_2342[9]_i_1__0 
       (.I0(\ap_pipeline_reg_pp0_iter4_exitcond_flatten2_reg_1895_reg_n_8_[0] ),
        .O(ap_pipeline_reg_pp0_iter4_exitcond_flatten2_reg_1895));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    \mag_reg_2342[9]_i_2__0 
       (.I0(tmp_60_reg_2317[8]),
        .I1(tmp_60_reg_2317[9]),
        .I2(tmp_60_reg_2317[7]),
        .I3(\mag_reg_2342[9]_i_3__0_n_8 ),
        .I4(tmp_60_reg_2317[6]),
        .O(mag_fu_1677_p3[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mag_reg_2342[9]_i_3__0 
       (.I0(tmp_60_reg_2317[4]),
        .I1(tmp_60_reg_2317[2]),
        .I2(tmp_60_reg_2317[0]),
        .I3(tmp_60_reg_2317[1]),
        .I4(tmp_60_reg_2317[3]),
        .I5(tmp_60_reg_2317[5]),
        .O(\mag_reg_2342[9]_i_3__0_n_8 ));
  FDRE \mag_reg_2342_reg[0] 
       (.C(ap_clk),
        .CE(ap_pipeline_reg_pp0_iter4_exitcond_flatten2_reg_1895),
        .D(tmp_60_reg_2317[0]),
        .Q(mag_reg_2342[0]),
        .R(1'b0));
  FDRE \mag_reg_2342_reg[1] 
       (.C(ap_clk),
        .CE(ap_pipeline_reg_pp0_iter4_exitcond_flatten2_reg_1895),
        .D(mag_fu_1677_p3[1]),
        .Q(mag_reg_2342[1]),
        .R(1'b0));
  FDRE \mag_reg_2342_reg[2] 
       (.C(ap_clk),
        .CE(ap_pipeline_reg_pp0_iter4_exitcond_flatten2_reg_1895),
        .D(mag_fu_1677_p3[2]),
        .Q(mag_reg_2342[2]),
        .R(1'b0));
  FDRE \mag_reg_2342_reg[3] 
       (.C(ap_clk),
        .CE(ap_pipeline_reg_pp0_iter4_exitcond_flatten2_reg_1895),
        .D(mag_fu_1677_p3[3]),
        .Q(mag_reg_2342[3]),
        .R(1'b0));
  FDRE \mag_reg_2342_reg[4] 
       (.C(ap_clk),
        .CE(ap_pipeline_reg_pp0_iter4_exitcond_flatten2_reg_1895),
        .D(mag_fu_1677_p3[4]),
        .Q(mag_reg_2342[4]),
        .R(1'b0));
  FDRE \mag_reg_2342_reg[5] 
       (.C(ap_clk),
        .CE(ap_pipeline_reg_pp0_iter4_exitcond_flatten2_reg_1895),
        .D(mag_fu_1677_p3[5]),
        .Q(mag_reg_2342[5]),
        .R(1'b0));
  FDRE \mag_reg_2342_reg[6] 
       (.C(ap_clk),
        .CE(ap_pipeline_reg_pp0_iter4_exitcond_flatten2_reg_1895),
        .D(mag_fu_1677_p3[6]),
        .Q(mag_reg_2342[6]),
        .R(1'b0));
  FDRE \mag_reg_2342_reg[7] 
       (.C(ap_clk),
        .CE(ap_pipeline_reg_pp0_iter4_exitcond_flatten2_reg_1895),
        .D(mag_fu_1677_p3[7]),
        .Q(mag_reg_2342[7]),
        .R(1'b0));
  FDRE \mag_reg_2342_reg[8] 
       (.C(ap_clk),
        .CE(ap_pipeline_reg_pp0_iter4_exitcond_flatten2_reg_1895),
        .D(mag_fu_1677_p3[8]),
        .Q(mag_reg_2342[8]),
        .R(1'b0));
  FDRE \mag_reg_2342_reg[9] 
       (.C(ap_clk),
        .CE(ap_pipeline_reg_pp0_iter4_exitcond_flatten2_reg_1895),
        .D(mag_fu_1677_p3[9]),
        .Q(mag_reg_2342[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF1110111)) 
    \or_cond_reg_2328[0]_i_1__0 
       (.I0(\reg_1232[4]_i_2__0_n_8 ),
        .I1(grp_fu_1095_p2),
        .I2(\tmp_78_reg_2324_reg[0]_i_3_n_11 ),
        .I3(\tmp_78_reg_2324_reg[0]_i_4_n_11 ),
        .I4(\or_cond_reg_2328_reg_n_8_[0] ),
        .O(\or_cond_reg_2328[0]_i_1__0_n_8 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \or_cond_reg_2328[0]_i_2__0 
       (.I0(\tmp_78_reg_2324_reg[0]_i_4_n_11 ),
        .I1(\or_cond_reg_2328[0]_i_3__0_n_8 ),
        .I2(Gy_fu_1614_p2[4]),
        .I3(Gy_fu_1614_p2[5]),
        .I4(Gy_fu_1614_p2[2]),
        .I5(Gy_fu_1614_p2[3]),
        .O(grp_fu_1095_p2));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \or_cond_reg_2328[0]_i_3__0 
       (.I0(Gy_fu_1614_p2[0]),
        .I1(Gy_fu_1614_p2[6]),
        .I2(Gy_fu_1614_p2[1]),
        .I3(Gy_fu_1614_p2[7]),
        .O(\or_cond_reg_2328[0]_i_3__0_n_8 ));
  FDRE \or_cond_reg_2328_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\or_cond_reg_2328[0]_i_1__0_n_8 ),
        .Q(\or_cond_reg_2328_reg_n_8_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'hFEAA)) 
    \q0[7]_i_1__15 
       (.I0(ap_enable_reg_pp1_iter23_reg_0),
        .I1(\q0[7]_i_3__12_n_8 ),
        .I2(ram_reg_0_31_0_0_i_9__22_n_8),
        .I3(\ap_CS_fsm_reg[9] [1]),
        .O(E));
  LUT6 #(
    .INIT(64'hABAAAFAAAAAAAAAA)) 
    \q0[7]_i_1__16 
       (.I0(ap_enable_reg_pp1_iter23_reg_0),
        .I1(y_mid2_reg_1943[1]),
        .I2(\q0[7]_i_3__14_n_8 ),
        .I3(ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895),
        .I4(y_mid2_reg_1943[0]),
        .I5(\ap_CS_fsm_reg[9] [1]),
        .O(\q0_reg[0] ));
  LUT6 #(
    .INIT(64'hAFAAAEAAAAAAAAAA)) 
    \q0[7]_i_1__17 
       (.I0(ap_enable_reg_pp1_iter23_reg_0),
        .I1(y_mid2_reg_1943[0]),
        .I2(\q0[7]_i_3__14_n_8 ),
        .I3(ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895),
        .I4(y_mid2_reg_1943[1]),
        .I5(\ap_CS_fsm_reg[9] [1]),
        .O(\q0_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFAAEAAAAAAAAA)) 
    \q0[7]_i_1__18 
       (.I0(ap_enable_reg_pp1_iter23_reg_0),
        .I1(\q0[7]_i_3__23_n_8 ),
        .I2(ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895),
        .I3(y_mid2_reg_1943[0]),
        .I4(ram_reg_0_31_0_0_i_9__23_n_8),
        .I5(\ap_CS_fsm_reg[9] [1]),
        .O(\q0_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hAEAAFFFFAAAAAAAA)) 
    \q0[7]_i_1__19 
       (.I0(ap_enable_reg_pp1_iter23_reg_0),
        .I1(grp_computeHistogram1_fu_987_image_buffer_16_ce1),
        .I2(\ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895_reg_n_8_[0] ),
        .I3(grp_computeHistogram1_fu_987_image_buffer_16_address0),
        .I4(ram_reg_0_31_0_0_i_9__18_n_8),
        .I5(\ap_CS_fsm_reg[9] [1]),
        .O(\q0_reg[0]_2 ));
  LUT6 #(
    .INIT(64'hFAEAAAAAAAAAAAAA)) 
    \q0[7]_i_1__20 
       (.I0(ap_enable_reg_pp1_iter23_reg_0),
        .I1(y_mid2_reg_1943[1]),
        .I2(ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895),
        .I3(y_mid2_reg_1943[0]),
        .I4(\q0[7]_i_3__21_n_8 ),
        .I5(\ap_CS_fsm_reg[9] [1]),
        .O(\q0_reg[0]_3 ));
  LUT6 #(
    .INIT(64'hAFAAAEAAAAAAAAAA)) 
    \q0[7]_i_1__21 
       (.I0(ap_enable_reg_pp1_iter23_reg_0),
        .I1(y_mid2_reg_1943[0]),
        .I2(\q0[7]_i_3__22_n_8 ),
        .I3(ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895),
        .I4(y_mid2_reg_1943[1]),
        .I5(\ap_CS_fsm_reg[9] [1]),
        .O(\q0_reg[0]_4 ));
  LUT5 #(
    .INIT(32'hEFEEAAAA)) 
    \q0[7]_i_1__22 
       (.I0(ap_enable_reg_pp1_iter23_reg_0),
        .I1(grp_computeHistogram1_fu_987_image_buffer_6_address0),
        .I2(y_mid2_reg_1943[1]),
        .I3(grp_computeHistogram1_fu_987_image_buffer_7_address0),
        .I4(\ap_CS_fsm_reg[9] [1]),
        .O(\q0_reg[0]_5 ));
  LUT5 #(
    .INIT(32'hBAFFAAAA)) 
    \q0[7]_i_1__23 
       (.I0(ap_enable_reg_pp1_iter23_reg_0),
        .I1(y_mid2_reg_1943[1]),
        .I2(grp_computeHistogram1_fu_987_image_buffer_6_address0),
        .I3(ram_reg_0_31_0_0_i_9__10_n_8),
        .I4(\ap_CS_fsm_reg[9] [1]),
        .O(\q0_reg[0]_6 ));
  LUT6 #(
    .INIT(64'hAAAABAAAAAAAAAAA)) 
    \q0[7]_i_1__24 
       (.I0(ap_enable_reg_pp1_iter23_reg_0),
        .I1(\ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895_reg_n_8_[0] ),
        .I2(grp_computeHistogram1_fu_987_image_buffer_16_ce1),
        .I3(\q0[7]_i_3__21_n_8 ),
        .I4(y_mid2_reg_1943[1]),
        .I5(\ap_CS_fsm_reg[9] [1]),
        .O(\q0_reg[0]_7 ));
  LUT6 #(
    .INIT(64'hBFAAAAAAAAAAAAAA)) 
    \q0[7]_i_1__25 
       (.I0(ap_enable_reg_pp1_iter23_reg_0),
        .I1(y_mid2_reg_1943[1]),
        .I2(y_mid2_reg_1943[0]),
        .I3(\q0[7]_i_3__21_n_8 ),
        .I4(ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895),
        .I5(\ap_CS_fsm_reg[9] [1]),
        .O(\q0_reg[0]_8 ));
  LUT6 #(
    .INIT(64'hFFFFAEAAAAAAAAAA)) 
    \q0[7]_i_1__26 
       (.I0(ap_enable_reg_pp1_iter23_reg_0),
        .I1(grp_computeHistogram1_fu_987_image_buffer_16_ce1),
        .I2(\ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895_reg_n_8_[0] ),
        .I3(grp_computeHistogram1_fu_987_image_buffer_16_address0),
        .I4(\q0[7]_i_3__8_n_8 ),
        .I5(\ap_CS_fsm_reg[9] [1]),
        .O(\q0_reg[0]_9 ));
  LUT6 #(
    .INIT(64'hFFFFBAAAAAAAAAAA)) 
    \q0[7]_i_1__27 
       (.I0(ap_enable_reg_pp1_iter23_reg_0),
        .I1(\q0[7]_i_3__22_n_8 ),
        .I2(ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895),
        .I3(y_mid2_reg_1943[1]),
        .I4(\q0[7]_i_3__12_n_8 ),
        .I5(\ap_CS_fsm_reg[9] [1]),
        .O(\q0_reg[0]_10 ));
  LUT6 #(
    .INIT(64'hFFFFBAAAAAAAAAAA)) 
    \q0[7]_i_1__28 
       (.I0(ap_enable_reg_pp1_iter23_reg_0),
        .I1(\q0[7]_i_3__14_n_8 ),
        .I2(ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895),
        .I3(y_mid2_reg_1943[1]),
        .I4(\q0[7]_i_3__9_n_8 ),
        .I5(\ap_CS_fsm_reg[9] [1]),
        .O(\q0_reg[0]_11 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'hEFAA)) 
    \q0[7]_i_1__29 
       (.I0(ap_enable_reg_pp1_iter23_reg_0),
        .I1(\q0[7]_i_3__11_n_8 ),
        .I2(ram_reg_0_31_0_0_i_9__15_n_8),
        .I3(\ap_CS_fsm_reg[9] [1]),
        .O(\q0_reg[0]_12 ));
  LUT6 #(
    .INIT(64'hAAAAAEEEAAAAAAAA)) 
    \q0[7]_i_1__30 
       (.I0(ap_enable_reg_pp1_iter23_reg_0),
        .I1(ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895),
        .I2(y_mid2_reg_1943[1]),
        .I3(y_mid2_reg_1943[0]),
        .I4(\q0[7]_i_3__24_n_8 ),
        .I5(\ap_CS_fsm_reg[9] [1]),
        .O(\q0_reg[0]_13 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \q0[7]_i_1__34 
       (.I0(\ap_CS_fsm_reg[9] [1]),
        .I1(grp_computeHistogram1_fu_987_image_buffer_16_ce1),
        .I2(ap_enable_reg_pp1_iter23_reg_0),
        .O(\q0_reg[7]_16 ));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    \q0[7]_i_3__10 
       (.I0(y_mid2_reg_1943[0]),
        .I1(grp_computeHistogram1_fu_987_image_buffer_16_ce1),
        .I2(\ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895_reg_n_8_[0] ),
        .I3(y_mid2_reg_1943[2]),
        .I4(y_mid2_reg_1943[4]),
        .I5(y_mid2_reg_1943[3]),
        .O(grp_computeHistogram1_fu_987_image_buffer_6_address0));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \q0[7]_i_3__11 
       (.I0(ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895),
        .I1(y_mid2_reg_1943[0]),
        .I2(y_mid2_reg_1943[1]),
        .I3(y_mid2_reg_1943[2]),
        .I4(y_mid2_reg_1943[3]),
        .I5(y_mid2_reg_1943[4]),
        .O(\q0[7]_i_3__11_n_8 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \q0[7]_i_3__12 
       (.I0(ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895),
        .I1(y_mid2_reg_1943[1]),
        .I2(y_mid2_reg_1943[4]),
        .I3(y_mid2_reg_1943[3]),
        .I4(y_mid2_reg_1943[2]),
        .I5(y_mid2_reg_1943[0]),
        .O(\q0[7]_i_3__12_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    \q0[7]_i_3__13 
       (.I0(y_mid2_reg_1943[1]),
        .I1(y_mid2_reg_1943[0]),
        .I2(y_mid2_reg_1943[2]),
        .I3(y_mid2_reg_1943[4]),
        .I4(y_mid2_reg_1943[3]),
        .O(grp_computeHistogram1_fu_987_image_buffer_16_address0));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \q0[7]_i_3__14 
       (.I0(y_mid2_reg_1943[2]),
        .I1(y_mid2_reg_1943[3]),
        .I2(y_mid2_reg_1943[4]),
        .O(\q0[7]_i_3__14_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \q0[7]_i_3__21 
       (.I0(y_mid2_reg_1943[2]),
        .I1(y_mid2_reg_1943[3]),
        .I2(y_mid2_reg_1943[4]),
        .O(\q0[7]_i_3__21_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \q0[7]_i_3__22 
       (.I0(y_mid2_reg_1943[3]),
        .I1(y_mid2_reg_1943[4]),
        .I2(y_mid2_reg_1943[2]),
        .O(\q0[7]_i_3__22_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \q0[7]_i_3__23 
       (.I0(y_mid2_reg_1943[1]),
        .I1(y_mid2_reg_1943[2]),
        .I2(y_mid2_reg_1943[4]),
        .I3(y_mid2_reg_1943[3]),
        .O(\q0[7]_i_3__23_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \q0[7]_i_3__24 
       (.I0(y_mid2_reg_1943[3]),
        .I1(y_mid2_reg_1943[4]),
        .I2(y_mid2_reg_1943[2]),
        .O(\q0[7]_i_3__24_n_8 ));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \q0[7]_i_3__7 
       (.I0(y_mid2_reg_1943[0]),
        .I1(grp_computeHistogram1_fu_987_image_buffer_16_ce1),
        .I2(\ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895_reg_n_8_[0] ),
        .I3(y_mid2_reg_1943[2]),
        .I4(y_mid2_reg_1943[4]),
        .I5(y_mid2_reg_1943[3]),
        .O(grp_computeHistogram1_fu_987_image_buffer_7_address0));
  LUT6 #(
    .INIT(64'hF8F00000F0F00000)) 
    \q0[7]_i_3__8 
       (.I0(y_mid2_reg_1943[2]),
        .I1(y_mid2_reg_1943[3]),
        .I2(y_mid2_reg_1943[4]),
        .I3(y_mid2_reg_1943[1]),
        .I4(ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895),
        .I5(y_mid2_reg_1943[0]),
        .O(\q0[7]_i_3__8_n_8 ));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    \q0[7]_i_3__9 
       (.I0(y_mid2_reg_1943[0]),
        .I1(ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895),
        .I2(y_mid2_reg_1943[3]),
        .I3(y_mid2_reg_1943[4]),
        .I4(y_mid2_reg_1943[2]),
        .I5(y_mid2_reg_1943[1]),
        .O(\q0[7]_i_3__9_n_8 ));
  LUT6 #(
    .INIT(64'hAAAAAAEFAAAAAA20)) 
    q0_reg_i_11
       (.I0(tmp_67_reg_2348_reg__0[7]),
        .I1(\ap_pipeline_reg_pp0_iter5_or_cond_reg_2328_reg_n_8_[0] ),
        .I2(\ap_pipeline_reg_pp0_iter5_tmp_78_reg_2324_reg_n_8_[0] ),
        .I3(\ap_pipeline_reg_pp0_iter5_exitcond_flatten2_reg_1895_reg_n_8_[0] ),
        .I4(tmp_66_fu_1723_p2),
        .I5(tmp_65_reg_2360_reg__0[7]),
        .O(q0_reg_1[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    q0_reg_i_11__0
       (.I0(ap_pipeline_reg_pp0_iter6_tmp_65_reg_2360_reg__0[7]),
        .I1(ap_pipeline_reg_pp0_iter6_tmp_67_reg_2348_reg__0[7]),
        .I2(q0_reg_i_24__0_n_8),
        .O(q0_reg[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    q0_reg_i_11__1
       (.I0(ap_pipeline_reg_pp0_iter7_tmp_67_reg_2348_reg__0[7]),
        .I1(q0_reg_i_24_n_8),
        .I2(ap_pipeline_reg_pp0_iter7_tmp_65_reg_2360_reg__0[7]),
        .O(q0_reg_0[7]));
  LUT6 #(
    .INIT(64'hAAAAAAEFAAAAAA20)) 
    q0_reg_i_12
       (.I0(tmp_67_reg_2348_reg__0[6]),
        .I1(\ap_pipeline_reg_pp0_iter5_or_cond_reg_2328_reg_n_8_[0] ),
        .I2(\ap_pipeline_reg_pp0_iter5_tmp_78_reg_2324_reg_n_8_[0] ),
        .I3(\ap_pipeline_reg_pp0_iter5_exitcond_flatten2_reg_1895_reg_n_8_[0] ),
        .I4(tmp_66_fu_1723_p2),
        .I5(tmp_65_reg_2360_reg__0[6]),
        .O(q0_reg_1[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    q0_reg_i_12__0
       (.I0(ap_pipeline_reg_pp0_iter6_tmp_65_reg_2360_reg__0[6]),
        .I1(ap_pipeline_reg_pp0_iter6_tmp_67_reg_2348_reg__0[6]),
        .I2(q0_reg_i_24__0_n_8),
        .O(q0_reg[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    q0_reg_i_12__1
       (.I0(ap_pipeline_reg_pp0_iter7_tmp_67_reg_2348_reg__0[6]),
        .I1(q0_reg_i_24_n_8),
        .I2(ap_pipeline_reg_pp0_iter7_tmp_65_reg_2360_reg__0[6]),
        .O(q0_reg_0[6]));
  LUT6 #(
    .INIT(64'hAAAAAAEFAAAAAA20)) 
    q0_reg_i_13
       (.I0(tmp_67_reg_2348_reg__0[5]),
        .I1(\ap_pipeline_reg_pp0_iter5_or_cond_reg_2328_reg_n_8_[0] ),
        .I2(\ap_pipeline_reg_pp0_iter5_tmp_78_reg_2324_reg_n_8_[0] ),
        .I3(\ap_pipeline_reg_pp0_iter5_exitcond_flatten2_reg_1895_reg_n_8_[0] ),
        .I4(tmp_66_fu_1723_p2),
        .I5(tmp_65_reg_2360_reg__0[5]),
        .O(q0_reg_1[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    q0_reg_i_13__0
       (.I0(ap_pipeline_reg_pp0_iter6_tmp_65_reg_2360_reg__0[5]),
        .I1(ap_pipeline_reg_pp0_iter6_tmp_67_reg_2348_reg__0[5]),
        .I2(q0_reg_i_24__0_n_8),
        .O(q0_reg[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    q0_reg_i_13__1
       (.I0(ap_pipeline_reg_pp0_iter7_tmp_67_reg_2348_reg__0[5]),
        .I1(q0_reg_i_24_n_8),
        .I2(ap_pipeline_reg_pp0_iter7_tmp_65_reg_2360_reg__0[5]),
        .O(q0_reg_0[5]));
  LUT6 #(
    .INIT(64'hAAAAAAEFAAAAAA20)) 
    q0_reg_i_14
       (.I0(tmp_67_reg_2348_reg__0[4]),
        .I1(\ap_pipeline_reg_pp0_iter5_or_cond_reg_2328_reg_n_8_[0] ),
        .I2(\ap_pipeline_reg_pp0_iter5_tmp_78_reg_2324_reg_n_8_[0] ),
        .I3(\ap_pipeline_reg_pp0_iter5_exitcond_flatten2_reg_1895_reg_n_8_[0] ),
        .I4(tmp_66_fu_1723_p2),
        .I5(tmp_65_reg_2360_reg__0[4]),
        .O(q0_reg_1[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    q0_reg_i_14__0
       (.I0(ap_pipeline_reg_pp0_iter6_tmp_65_reg_2360_reg__0[4]),
        .I1(ap_pipeline_reg_pp0_iter6_tmp_67_reg_2348_reg__0[4]),
        .I2(q0_reg_i_24__0_n_8),
        .O(q0_reg[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    q0_reg_i_14__1
       (.I0(ap_pipeline_reg_pp0_iter7_tmp_67_reg_2348_reg__0[4]),
        .I1(q0_reg_i_24_n_8),
        .I2(ap_pipeline_reg_pp0_iter7_tmp_65_reg_2360_reg__0[4]),
        .O(q0_reg_0[4]));
  LUT6 #(
    .INIT(64'hAAAAAAEFAAAAAA20)) 
    q0_reg_i_15
       (.I0(tmp_67_reg_2348_reg__0[3]),
        .I1(\ap_pipeline_reg_pp0_iter5_or_cond_reg_2328_reg_n_8_[0] ),
        .I2(\ap_pipeline_reg_pp0_iter5_tmp_78_reg_2324_reg_n_8_[0] ),
        .I3(\ap_pipeline_reg_pp0_iter5_exitcond_flatten2_reg_1895_reg_n_8_[0] ),
        .I4(tmp_66_fu_1723_p2),
        .I5(tmp_65_reg_2360_reg__0[3]),
        .O(q0_reg_1[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    q0_reg_i_15__0
       (.I0(ap_pipeline_reg_pp0_iter6_tmp_65_reg_2360_reg__0[3]),
        .I1(ap_pipeline_reg_pp0_iter6_tmp_67_reg_2348_reg__0[3]),
        .I2(q0_reg_i_24__0_n_8),
        .O(q0_reg[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    q0_reg_i_15__1
       (.I0(ap_pipeline_reg_pp0_iter7_tmp_67_reg_2348_reg__0[3]),
        .I1(q0_reg_i_24_n_8),
        .I2(ap_pipeline_reg_pp0_iter7_tmp_65_reg_2360_reg__0[3]),
        .O(q0_reg_0[3]));
  LUT6 #(
    .INIT(64'hAAAAAAEFAAAAAA20)) 
    q0_reg_i_16
       (.I0(tmp_67_reg_2348_reg__0[2]),
        .I1(\ap_pipeline_reg_pp0_iter5_or_cond_reg_2328_reg_n_8_[0] ),
        .I2(\ap_pipeline_reg_pp0_iter5_tmp_78_reg_2324_reg_n_8_[0] ),
        .I3(\ap_pipeline_reg_pp0_iter5_exitcond_flatten2_reg_1895_reg_n_8_[0] ),
        .I4(tmp_66_fu_1723_p2),
        .I5(tmp_65_reg_2360_reg__0[2]),
        .O(q0_reg_1[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    q0_reg_i_16__0
       (.I0(ap_pipeline_reg_pp0_iter6_tmp_65_reg_2360_reg__0[2]),
        .I1(ap_pipeline_reg_pp0_iter6_tmp_67_reg_2348_reg__0[2]),
        .I2(q0_reg_i_24__0_n_8),
        .O(q0_reg[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    q0_reg_i_16__1
       (.I0(ap_pipeline_reg_pp0_iter7_tmp_67_reg_2348_reg__0[2]),
        .I1(q0_reg_i_24_n_8),
        .I2(ap_pipeline_reg_pp0_iter7_tmp_65_reg_2360_reg__0[2]),
        .O(q0_reg_0[2]));
  LUT6 #(
    .INIT(64'hAAAAAAEFAAAAAA20)) 
    q0_reg_i_17
       (.I0(tmp_67_reg_2348_reg__0[1]),
        .I1(\ap_pipeline_reg_pp0_iter5_or_cond_reg_2328_reg_n_8_[0] ),
        .I2(\ap_pipeline_reg_pp0_iter5_tmp_78_reg_2324_reg_n_8_[0] ),
        .I3(\ap_pipeline_reg_pp0_iter5_exitcond_flatten2_reg_1895_reg_n_8_[0] ),
        .I4(tmp_66_fu_1723_p2),
        .I5(tmp_65_reg_2360_reg__0[1]),
        .O(q0_reg_1[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    q0_reg_i_17__0
       (.I0(ap_pipeline_reg_pp0_iter6_tmp_65_reg_2360_reg__0[1]),
        .I1(ap_pipeline_reg_pp0_iter6_tmp_67_reg_2348_reg__0[1]),
        .I2(q0_reg_i_24__0_n_8),
        .O(q0_reg[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    q0_reg_i_17__1
       (.I0(ap_pipeline_reg_pp0_iter7_tmp_67_reg_2348_reg__0[1]),
        .I1(q0_reg_i_24_n_8),
        .I2(ap_pipeline_reg_pp0_iter7_tmp_65_reg_2360_reg__0[1]),
        .O(q0_reg_0[1]));
  LUT6 #(
    .INIT(64'hAAAAAAEFAAAAAA20)) 
    q0_reg_i_18
       (.I0(tmp_67_reg_2348_reg__0[0]),
        .I1(\ap_pipeline_reg_pp0_iter5_or_cond_reg_2328_reg_n_8_[0] ),
        .I2(\ap_pipeline_reg_pp0_iter5_tmp_78_reg_2324_reg_n_8_[0] ),
        .I3(\ap_pipeline_reg_pp0_iter5_exitcond_flatten2_reg_1895_reg_n_8_[0] ),
        .I4(tmp_66_fu_1723_p2),
        .I5(tmp_65_reg_2360_reg__0[0]),
        .O(q0_reg_1[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    q0_reg_i_18__0
       (.I0(ap_pipeline_reg_pp0_iter6_tmp_65_reg_2360_reg__0[0]),
        .I1(ap_pipeline_reg_pp0_iter6_tmp_67_reg_2348_reg__0[0]),
        .I2(q0_reg_i_24__0_n_8),
        .O(q0_reg[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    q0_reg_i_18__1
       (.I0(ap_pipeline_reg_pp0_iter7_tmp_67_reg_2348_reg__0[0]),
        .I1(q0_reg_i_24_n_8),
        .I2(ap_pipeline_reg_pp0_iter7_tmp_65_reg_2360_reg__0[0]),
        .O(q0_reg_0[0]));
  LUT6 #(
    .INIT(64'h001000DF00000000)) 
    q0_reg_i_2
       (.I0(tmp_69_fu_1707_p2),
        .I1(\ap_pipeline_reg_pp0_iter5_or_cond_reg_2328_reg_n_8_[0] ),
        .I2(\ap_pipeline_reg_pp0_iter5_tmp_78_reg_2324_reg_n_8_[0] ),
        .I3(\ap_pipeline_reg_pp0_iter5_exitcond_flatten2_reg_1895_reg_n_8_[0] ),
        .I4(tmp_66_fu_1723_p2),
        .I5(grp_computeHistogram1_fu_987_sum_ce1),
        .O(lut12_ce0));
  LUT4 #(
    .INIT(16'h0010)) 
    q0_reg_i_22
       (.I0(\ap_pipeline_reg_pp0_iter7_exitcond_flatten2_reg_1895_reg_n_8_[0] ),
        .I1(\ap_pipeline_reg_pp0_iter7_tmp_69_reg_2384_reg_n_8_[0] ),
        .I2(\ap_pipeline_reg_pp0_iter7_tmp_78_reg_2324_reg_n_8_[0] ),
        .I3(\ap_pipeline_reg_pp0_iter7_or_cond_reg_2328_reg_n_8_[0] ),
        .O(q0_reg_i_22_n_8));
  LUT4 #(
    .INIT(16'h0010)) 
    q0_reg_i_22__1
       (.I0(\ap_pipeline_reg_pp0_iter6_exitcond_flatten2_reg_1895_reg_n_8_[0] ),
        .I1(\ap_pipeline_reg_pp0_iter6_or_cond_reg_2328_reg_n_8_[0] ),
        .I2(\ap_pipeline_reg_pp0_iter6_tmp_78_reg_2324_reg_n_8_[0] ),
        .I3(\tmp_69_reg_2384_reg_n_8_[0] ),
        .O(q0_reg_i_22__1_n_8));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFEFFFE)) 
    q0_reg_i_24
       (.I0(\tmp_70_reg_2418_reg_n_8_[0] ),
        .I1(\ap_pipeline_reg_pp0_iter7_exitcond_flatten2_reg_1895_reg_n_8_[0] ),
        .I2(\ap_pipeline_reg_pp0_iter7_tmp_66_reg_2400_reg_n_8_[0] ),
        .I3(\ap_pipeline_reg_pp0_iter7_tmp_78_reg_2324_reg_n_8_[0] ),
        .I4(\ap_pipeline_reg_pp0_iter7_or_cond_reg_2328_reg_n_8_[0] ),
        .I5(q0_reg_3),
        .O(q0_reg_i_24_n_8));
  LUT5 #(
    .INIT(32'h00000501)) 
    q0_reg_i_24__0
       (.I0(\ap_pipeline_reg_pp0_iter6_exitcond_flatten2_reg_1895_reg_n_8_[0] ),
        .I1(\ap_pipeline_reg_pp0_iter6_tmp_78_reg_2324_reg_n_8_[0] ),
        .I2(\tmp_66_reg_2400_reg_n_8_[0] ),
        .I3(\ap_pipeline_reg_pp0_iter6_or_cond_reg_2328_reg_n_8_[0] ),
        .I4(q0_reg_4),
        .O(q0_reg_i_24__0_n_8));
  LUT4 #(
    .INIT(16'hAA08)) 
    q0_reg_i_2__0
       (.I0(ap_enable_reg_pp0_iter7),
        .I1(q0_reg_i_22__1_n_8),
        .I2(CO),
        .I3(q0_reg_i_24__0_n_8),
        .O(lut23_ce0));
  LUT5 #(
    .INIT(32'h02FF0000)) 
    q0_reg_i_2__1
       (.I0(q0_reg_i_22_n_8),
        .I1(\tmp_71_reg_2409_reg_n_8_[0] ),
        .I2(q0_reg_2),
        .I3(q0_reg_i_24_n_8),
        .I4(ap_enable_reg_pp0_iter8),
        .O(lut34_ce0));
  LUT2 #(
    .INIT(4'h2)) 
    q0_reg_i_2__2
       (.I0(ap_enable_reg_pp0_iter5),
        .I1(\ap_pipeline_reg_pp0_iter4_exitcond_flatten2_reg_1895_reg_n_8_[0] ),
        .O(lut01_ce0));
  LUT4 #(
    .INIT(16'h9009)) 
    q0_reg_i_41
       (.I0(Q[7]),
        .I1(DOBDO[7]),
        .I2(Q[6]),
        .I3(DOBDO[6]),
        .O(S[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    q0_reg_i_42
       (.I0(Q[5]),
        .I1(DOBDO[5]),
        .I2(Q[4]),
        .I3(DOBDO[4]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    q0_reg_i_43
       (.I0(Q[3]),
        .I1(DOBDO[3]),
        .I2(Q[2]),
        .I3(DOBDO[2]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    q0_reg_i_44
       (.I0(Q[1]),
        .I1(DOBDO[1]),
        .I2(Q[0]),
        .I3(DOBDO[0]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \q1[7]_i_1__0 
       (.I0(\ap_CS_fsm_reg[9] [1]),
        .I1(grp_computeHistogram1_fu_987_image_buffer_16_ce1),
        .O(\q1_reg[7]_4 ));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    ram_reg_0_15_0_0_i_1__17
       (.I0(image_buffer1_0_address0[3]),
        .I1(ap_enable_reg_pp1_iter23_reg),
        .I2(\tmp_s_reg_1732_reg[5] [5]),
        .I3(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708),
        .I4(ap_enable_reg_pp1_iter23_reg_0),
        .I5(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[4]__0 ),
        .O(q0_reg_7__s_net_1));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_15_0_0_i_1__18
       (.I0(image_buffer1_1_address0[4]),
        .I1(image_buffer1_1_address0[5]),
        .I2(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ),
        .O(\q0_reg[7]_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_15_0_0_i_1__19
       (.I0(image_buffer1_2_address0[4]),
        .I1(image_buffer1_2_address0[5]),
        .I2(p_0_in),
        .O(\q0_reg[7]_1 ));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_15_0_0_i_1__20
       (.I0(image_buffer1_3_address0[4]),
        .I1(image_buffer1_3_address0[5]),
        .I2(p_0_in_0),
        .O(\q0_reg[7]_2 ));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_15_0_0_i_1__21
       (.I0(image_buffer1_4_address0[4]),
        .I1(image_buffer1_4_address0[5]),
        .I2(p_0_in_1),
        .O(\q0_reg[7]_3 ));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_15_0_0_i_1__22
       (.I0(image_buffer1_5_address0[4]),
        .I1(image_buffer1_5_address0[5]),
        .I2(p_0_in_2),
        .O(\q0_reg[7]_4 ));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_15_0_0_i_1__23
       (.I0(image_buffer1_6_address0[4]),
        .I1(image_buffer1_6_address0[5]),
        .I2(p_0_in_3),
        .O(\q0_reg[7]_5 ));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_15_0_0_i_1__24
       (.I0(image_buffer1_7_address0[4]),
        .I1(image_buffer1_7_address0[5]),
        .I2(p_0_in_4),
        .O(\q0_reg[7]_6 ));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_15_0_0_i_1__25
       (.I0(image_buffer1_8_address0[4]),
        .I1(image_buffer1_8_address0[5]),
        .I2(p_0_in_5),
        .O(\q0_reg[7]_7 ));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_15_0_0_i_1__26
       (.I0(image_buffer1_9_address0[4]),
        .I1(image_buffer1_9_address0[5]),
        .I2(p_0_in_6),
        .O(\q0_reg[7]_8 ));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_15_0_0_i_1__27
       (.I0(image_buffer1_10_address0[4]),
        .I1(image_buffer1_10_address0[5]),
        .I2(p_0_in_7),
        .O(\q0_reg[7]_9 ));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_15_0_0_i_1__28
       (.I0(image_buffer1_11_address0[4]),
        .I1(image_buffer1_11_address0[5]),
        .I2(p_0_in_8),
        .O(\q0_reg[7]_10 ));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_15_0_0_i_1__29
       (.I0(image_buffer1_12_address0[4]),
        .I1(image_buffer1_12_address0[5]),
        .I2(p_0_in_9),
        .O(\q0_reg[7]_11 ));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_15_0_0_i_1__30
       (.I0(image_buffer1_13_address0[4]),
        .I1(image_buffer1_13_address0[5]),
        .I2(p_0_in_10),
        .O(\q0_reg[7]_12 ));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_15_0_0_i_1__31
       (.I0(image_buffer1_14_address0[4]),
        .I1(image_buffer1_14_address0[5]),
        .I2(p_0_in_11),
        .O(\q0_reg[7]_13 ));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_15_0_0_i_1__32
       (.I0(image_buffer1_15_address0[4]),
        .I1(image_buffer1_15_address0[5]),
        .I2(p_0_in_12),
        .O(\q0_reg[7]_14 ));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_15_0_0_i_1__33
       (.I0(image_buffer1_16_address0[4]),
        .I1(image_buffer1_16_address0[5]),
        .I2(p_0_in_13),
        .O(\q0_reg[7]_15 ));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    ram_reg_0_31_0_0_i_10__2
       (.I0(y_mid2_reg_1943[0]),
        .I1(grp_computeHistogram1_fu_987_image_buffer_16_ce1),
        .I2(\ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895_reg_n_8_[0] ),
        .I3(y_mid2_reg_1943[4]),
        .I4(y_mid2_reg_1943[3]),
        .I5(y_mid2_reg_1943[2]),
        .O(grp_computeHistogram1_fu_987_image_buffer_11_address0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    ram_reg_0_31_0_0_i_10__3
       (.I0(y_mid2_reg_1943[4]),
        .I1(y_mid2_reg_1943[3]),
        .I2(y_mid2_reg_1943[2]),
        .I3(y_mid2_reg_1943[0]),
        .I4(grp_computeHistogram1_fu_987_image_buffer_16_ce1),
        .I5(\ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895_reg_n_8_[0] ),
        .O(grp_computeHistogram1_fu_987_image_buffer_2_address0));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    ram_reg_0_31_0_0_i_10__4
       (.I0(sum_addr_1_reg_1953),
        .I1(\tmp_79_reg_2214_reg[0]_0 [1]),
        .I2(\tmp_79_reg_2214_reg[0]_0 [0]),
        .I3(\tmp_79_reg_2214_reg[0]_0 [2]),
        .O(ram_reg_0_31_0_0_i_10__4_n_8));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    ram_reg_0_31_0_0_i_11__0
       (.I0(sum_addr_1_reg_1953),
        .I1(\tmp_79_reg_2214_reg[0]_0 [1]),
        .I2(\tmp_79_reg_2214_reg[0]_0 [0]),
        .I3(\tmp_79_reg_2214_reg[0]_0 [2]),
        .O(ram_reg_0_31_0_0_i_11__0_n_8));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_0_0_i_2__15
       (.I0(\tmp_s_reg_1732_reg[5] [0]),
        .I1(ap_enable_reg_pp1_iter23_reg),
        .I2(ram_reg_0_31_0_0_i_9__22_n_8),
        .O(image_buffer1_9_address0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_0_0_i_2__16
       (.I0(\tmp_s_reg_1732_reg[5] [0]),
        .I1(ap_enable_reg_pp1_iter23_reg),
        .I2(ram_reg_0_31_0_0_i_9__23_n_8),
        .O(image_buffer1_13_address0[0]));
  LUT3 #(
    .INIT(8'h8B)) 
    ram_reg_0_31_0_0_i_2__17
       (.I0(\tmp_s_reg_1732_reg[5] [0]),
        .I1(ap_enable_reg_pp1_iter23_reg),
        .I2(ram_reg_0_31_0_0_i_9__18_n_8),
        .O(image_buffer1_15_address0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_0_0_i_2__18
       (.I0(\tmp_s_reg_1732_reg[5] [0]),
        .I1(ap_enable_reg_pp1_iter23_reg),
        .I2(grp_computeHistogram1_fu_987_image_buffer_3_address0),
        .O(image_buffer1_3_address0[0]));
  LUT3 #(
    .INIT(8'h8B)) 
    ram_reg_0_31_0_0_i_2__19
       (.I0(\tmp_s_reg_1732_reg[5] [0]),
        .I1(ap_enable_reg_pp1_iter23_reg),
        .I2(ram_reg_0_31_0_0_i_9__10_n_8),
        .O(image_buffer1_5_address0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_0_0_i_2__20
       (.I0(\tmp_s_reg_1732_reg[5] [0]),
        .I1(ap_enable_reg_pp1_iter23_reg),
        .I2(grp_computeHistogram1_fu_987_image_buffer_7_address0),
        .O(image_buffer1_7_address0[0]));
  LUT6 #(
    .INIT(64'h8888888888B88888)) 
    ram_reg_0_31_0_0_i_2__21
       (.I0(\tmp_s_reg_1732_reg[5] [0]),
        .I1(ap_enable_reg_pp1_iter23_reg),
        .I2(ram_reg_0_31_0_0_i_9__24_n_8),
        .I3(y_mid2_reg_1943[4]),
        .I4(y_mid2_reg_1943[3]),
        .I5(y_mid2_reg_1943[2]),
        .O(image_buffer1_11_address0[0]));
  LUT6 #(
    .INIT(64'h8888B88888888888)) 
    ram_reg_0_31_0_0_i_2__22
       (.I0(\tmp_s_reg_1732_reg[5] [0]),
        .I1(ap_enable_reg_pp1_iter23_reg),
        .I2(ram_reg_0_31_0_0_i_9__16_n_8),
        .I3(y_mid2_reg_1943[2]),
        .I4(y_mid2_reg_1943[4]),
        .I5(y_mid2_reg_1943[3]),
        .O(image_buffer1_14_address0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_0_0_i_2__23
       (.I0(\tmp_s_reg_1732_reg[5] [0]),
        .I1(ap_enable_reg_pp1_iter23_reg),
        .I2(grp_computeHistogram1_fu_987_image_buffer_12_address0),
        .O(image_buffer1_12_address0[0]));
  LUT6 #(
    .INIT(64'h8888888888B88888)) 
    ram_reg_0_31_0_0_i_2__24
       (.I0(\tmp_s_reg_1732_reg[5] [0]),
        .I1(ap_enable_reg_pp1_iter23_reg),
        .I2(ram_reg_0_31_0_0_i_9__16_n_8),
        .I3(y_mid2_reg_1943[4]),
        .I4(y_mid2_reg_1943[3]),
        .I5(y_mid2_reg_1943[2]),
        .O(image_buffer1_10_address0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_0_0_i_2__25
       (.I0(\tmp_s_reg_1732_reg[5] [0]),
        .I1(ap_enable_reg_pp1_iter23_reg),
        .I2(grp_computeHistogram1_fu_987_image_buffer_8_address0),
        .O(image_buffer1_8_address0[0]));
  LUT3 #(
    .INIT(8'h8B)) 
    ram_reg_0_31_0_0_i_2__26
       (.I0(\tmp_s_reg_1732_reg[5] [0]),
        .I1(ap_enable_reg_pp1_iter23_reg),
        .I2(ram_reg_0_31_0_0_i_9__15_n_8),
        .O(image_buffer1_4_address0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_0_0_i_2__27
       (.I0(\tmp_s_reg_1732_reg[5] [0]),
        .I1(ap_enable_reg_pp1_iter23_reg),
        .I2(grp_computeHistogram1_fu_987_image_buffer_6_address0),
        .O(image_buffer1_6_address0[0]));
  LUT6 #(
    .INIT(64'h8888888B88888888)) 
    ram_reg_0_31_0_0_i_2__28
       (.I0(\tmp_s_reg_1732_reg[5] [0]),
        .I1(ap_enable_reg_pp1_iter23_reg),
        .I2(y_mid2_reg_1943[4]),
        .I3(y_mid2_reg_1943[3]),
        .I4(y_mid2_reg_1943[2]),
        .I5(ram_reg_0_31_0_0_i_9__16_n_8),
        .O(image_buffer1_2_address0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_0_0_i_2__29
       (.I0(\tmp_s_reg_1732_reg[5] [0]),
        .I1(ap_enable_reg_pp1_iter23_reg),
        .I2(grp_computeHistogram1_fu_987_image_buffer_1_address0),
        .O(image_buffer1_1_address0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_0_0_i_2__30
       (.I0(\tmp_s_reg_1732_reg[5] [0]),
        .I1(ap_enable_reg_pp1_iter23_reg),
        .I2(grp_computeHistogram1_fu_987_image_buffer_16_address0),
        .O(image_buffer1_16_address0[0]));
  LUT4 #(
    .INIT(16'hB88B)) 
    ram_reg_0_31_0_0_i_3__15
       (.I0(\tmp_s_reg_1732_reg[5] [1]),
        .I1(ap_enable_reg_pp1_iter23_reg),
        .I2(\q1_reg[7] ),
        .I3(ram_reg_0_31_0_0_i_9__22_n_8),
        .O(image_buffer1_9_address0[1]));
  LUT4 #(
    .INIT(16'hB88B)) 
    ram_reg_0_31_0_0_i_3__16
       (.I0(\tmp_s_reg_1732_reg[5] [1]),
        .I1(ap_enable_reg_pp1_iter23_reg),
        .I2(\q1_reg[7] ),
        .I3(ram_reg_0_31_0_0_i_9__23_n_8),
        .O(image_buffer1_13_address0[1]));
  LUT4 #(
    .INIT(16'h8BB8)) 
    ram_reg_0_31_0_0_i_3__17
       (.I0(\tmp_s_reg_1732_reg[5] [1]),
        .I1(ap_enable_reg_pp1_iter23_reg),
        .I2(\q1_reg[7] ),
        .I3(ram_reg_0_31_0_0_i_9__18_n_8),
        .O(image_buffer1_15_address0[1]));
  LUT4 #(
    .INIT(16'hB88B)) 
    ram_reg_0_31_0_0_i_3__18
       (.I0(\tmp_s_reg_1732_reg[5] [1]),
        .I1(ap_enable_reg_pp1_iter23_reg),
        .I2(\q1_reg[7] ),
        .I3(grp_computeHistogram1_fu_987_image_buffer_3_address0),
        .O(image_buffer1_3_address0[1]));
  LUT4 #(
    .INIT(16'hB88B)) 
    ram_reg_0_31_0_0_i_3__19
       (.I0(\tmp_s_reg_1732_reg[5] [1]),
        .I1(ap_enable_reg_pp1_iter23_reg),
        .I2(\q1_reg[7]_1 ),
        .I3(grp_computeHistogram1_fu_987_image_buffer_7_address0),
        .O(image_buffer1_7_address0[1]));
  LUT4 #(
    .INIT(16'h8BB8)) 
    ram_reg_0_31_0_0_i_3__20
       (.I0(\tmp_s_reg_1732_reg[5] [1]),
        .I1(ap_enable_reg_pp1_iter23_reg),
        .I2(\q1_reg[7] ),
        .I3(ram_reg_0_31_0_0_i_9__10_n_8),
        .O(image_buffer1_5_address0[1]));
  LUT4 #(
    .INIT(16'hB88B)) 
    ram_reg_0_31_0_0_i_3__21
       (.I0(\tmp_s_reg_1732_reg[5] [1]),
        .I1(ap_enable_reg_pp1_iter23_reg),
        .I2(\q1_reg[7]_1 ),
        .I3(grp_computeHistogram1_fu_987_image_buffer_11_address0),
        .O(image_buffer1_11_address0[1]));
  LUT4 #(
    .INIT(16'hB88B)) 
    ram_reg_0_31_0_0_i_3__22
       (.I0(\tmp_s_reg_1732_reg[5] [1]),
        .I1(ap_enable_reg_pp1_iter23_reg),
        .I2(\q1_reg[7]_1 ),
        .I3(grp_computeHistogram1_fu_987_image_buffer_14_address0),
        .O(image_buffer1_14_address0[1]));
  LUT4 #(
    .INIT(16'hB88B)) 
    ram_reg_0_31_0_0_i_3__23
       (.I0(\tmp_s_reg_1732_reg[5] [1]),
        .I1(ap_enable_reg_pp1_iter23_reg),
        .I2(\q1_reg[7]_1 ),
        .I3(grp_computeHistogram1_fu_987_image_buffer_12_address0),
        .O(image_buffer1_12_address0[1]));
  LUT4 #(
    .INIT(16'hB88B)) 
    ram_reg_0_31_0_0_i_3__24
       (.I0(\tmp_s_reg_1732_reg[5] [1]),
        .I1(ap_enable_reg_pp1_iter23_reg),
        .I2(\q1_reg[7]_1 ),
        .I3(grp_computeHistogram1_fu_987_image_buffer_10_address0),
        .O(image_buffer1_10_address0[1]));
  LUT4 #(
    .INIT(16'hB88B)) 
    ram_reg_0_31_0_0_i_3__25
       (.I0(\tmp_s_reg_1732_reg[5] [1]),
        .I1(ap_enable_reg_pp1_iter23_reg),
        .I2(\tmp_79_reg_2214_reg[0]_0 [0]),
        .I3(grp_computeHistogram1_fu_987_image_buffer_8_address0),
        .O(image_buffer1_8_address0[1]));
  LUT4 #(
    .INIT(16'hB88B)) 
    ram_reg_0_31_0_0_i_3__26
       (.I0(\tmp_s_reg_1732_reg[5] [1]),
        .I1(ap_enable_reg_pp1_iter23_reg),
        .I2(\tmp_79_reg_2214_reg[0]_0 [0]),
        .I3(grp_computeHistogram1_fu_987_image_buffer_6_address0),
        .O(image_buffer1_6_address0[1]));
  LUT4 #(
    .INIT(16'h8BB8)) 
    ram_reg_0_31_0_0_i_3__27
       (.I0(\tmp_s_reg_1732_reg[5] [1]),
        .I1(ap_enable_reg_pp1_iter23_reg),
        .I2(\tmp_79_reg_2214_reg[0]_0 [0]),
        .I3(ram_reg_0_31_0_0_i_9__15_n_8),
        .O(image_buffer1_4_address0[1]));
  LUT4 #(
    .INIT(16'hB88B)) 
    ram_reg_0_31_0_0_i_3__28
       (.I0(\tmp_s_reg_1732_reg[5] [1]),
        .I1(ap_enable_reg_pp1_iter23_reg),
        .I2(\tmp_79_reg_2214_reg[0]_0 [0]),
        .I3(grp_computeHistogram1_fu_987_image_buffer_2_address0),
        .O(image_buffer1_2_address0[1]));
  LUT4 #(
    .INIT(16'hB88B)) 
    ram_reg_0_31_0_0_i_3__29
       (.I0(\tmp_s_reg_1732_reg[5] [1]),
        .I1(ap_enable_reg_pp1_iter23_reg),
        .I2(\tmp_79_reg_2214_reg[0]_0 [0]),
        .I3(grp_computeHistogram1_fu_987_image_buffer_1_address0),
        .O(image_buffer1_1_address0[1]));
  LUT4 #(
    .INIT(16'hB88B)) 
    ram_reg_0_31_0_0_i_3__30
       (.I0(\tmp_s_reg_1732_reg[5] [1]),
        .I1(ap_enable_reg_pp1_iter23_reg),
        .I2(\tmp_79_reg_2214_reg[0]_0 [0]),
        .I3(grp_computeHistogram1_fu_987_image_buffer_16_address0),
        .O(image_buffer1_16_address0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_0_0_i_3__32
       (.I0(\tmp_s_reg_1732_reg[5] [1]),
        .I1(ap_enable_reg_pp1_iter23_reg),
        .I2(\tmp_79_reg_2214_reg[0]_0 [0]),
        .O(image_buffer1_0_address0[0]));
  LUT5 #(
    .INIT(32'hB88BBB88)) 
    ram_reg_0_31_0_0_i_4__15
       (.I0(\tmp_s_reg_1732_reg[5] [2]),
        .I1(ap_enable_reg_pp1_iter23_reg),
        .I2(ram_reg_0_31_0_0_i_9__22_n_8),
        .I3(\q1_reg[6] ),
        .I4(\q1_reg[7] ),
        .O(image_buffer1_9_address0[2]));
  LUT5 #(
    .INIT(32'hB88BBB88)) 
    ram_reg_0_31_0_0_i_4__16
       (.I0(\tmp_s_reg_1732_reg[5] [2]),
        .I1(ap_enable_reg_pp1_iter23_reg),
        .I2(ram_reg_0_31_0_0_i_9__23_n_8),
        .I3(\q1_reg[6] ),
        .I4(\q1_reg[7] ),
        .O(image_buffer1_13_address0[2]));
  LUT5 #(
    .INIT(32'h8BBBB888)) 
    ram_reg_0_31_0_0_i_4__17
       (.I0(\tmp_s_reg_1732_reg[5] [2]),
        .I1(ap_enable_reg_pp1_iter23_reg),
        .I2(\q1_reg[7] ),
        .I3(ram_reg_0_31_0_0_i_9__18_n_8),
        .I4(\q1_reg[6] ),
        .O(image_buffer1_15_address0[2]));
  LUT5 #(
    .INIT(32'hB88BBB88)) 
    ram_reg_0_31_0_0_i_4__18
       (.I0(\tmp_s_reg_1732_reg[5] [2]),
        .I1(ap_enable_reg_pp1_iter23_reg),
        .I2(grp_computeHistogram1_fu_987_image_buffer_3_address0),
        .I3(\q1_reg[6] ),
        .I4(\q1_reg[7] ),
        .O(image_buffer1_3_address0[2]));
  LUT5 #(
    .INIT(32'h8BBBB888)) 
    ram_reg_0_31_0_0_i_4__19
       (.I0(\tmp_s_reg_1732_reg[5] [2]),
        .I1(ap_enable_reg_pp1_iter23_reg),
        .I2(\q1_reg[7] ),
        .I3(ram_reg_0_31_0_0_i_9__10_n_8),
        .I4(\q1_reg[6] ),
        .O(image_buffer1_5_address0[2]));
  LUT5 #(
    .INIT(32'hB88BBB88)) 
    ram_reg_0_31_0_0_i_4__20
       (.I0(\tmp_s_reg_1732_reg[5] [2]),
        .I1(ap_enable_reg_pp1_iter23_reg),
        .I2(grp_computeHistogram1_fu_987_image_buffer_7_address0),
        .I3(\q1_reg[7]_3 ),
        .I4(\q1_reg[7]_1 ),
        .O(image_buffer1_7_address0[2]));
  LUT5 #(
    .INIT(32'hB88BBB88)) 
    ram_reg_0_31_0_0_i_4__21
       (.I0(\tmp_s_reg_1732_reg[5] [2]),
        .I1(ap_enable_reg_pp1_iter23_reg),
        .I2(grp_computeHistogram1_fu_987_image_buffer_11_address0),
        .I3(\q1_reg[7]_3 ),
        .I4(\q1_reg[7]_1 ),
        .O(image_buffer1_11_address0[2]));
  LUT5 #(
    .INIT(32'hB88BBB88)) 
    ram_reg_0_31_0_0_i_4__22
       (.I0(\tmp_s_reg_1732_reg[5] [2]),
        .I1(ap_enable_reg_pp1_iter23_reg),
        .I2(grp_computeHistogram1_fu_987_image_buffer_14_address0),
        .I3(\q1_reg[7]_3 ),
        .I4(\q1_reg[7]_1 ),
        .O(image_buffer1_14_address0[2]));
  LUT5 #(
    .INIT(32'hB88BBB88)) 
    ram_reg_0_31_0_0_i_4__23
       (.I0(\tmp_s_reg_1732_reg[5] [2]),
        .I1(ap_enable_reg_pp1_iter23_reg),
        .I2(grp_computeHistogram1_fu_987_image_buffer_12_address0),
        .I3(\q1_reg[7]_3 ),
        .I4(\q1_reg[7]_1 ),
        .O(image_buffer1_12_address0[2]));
  LUT5 #(
    .INIT(32'hB88BBB88)) 
    ram_reg_0_31_0_0_i_4__24
       (.I0(\tmp_s_reg_1732_reg[5] [2]),
        .I1(ap_enable_reg_pp1_iter23_reg),
        .I2(grp_computeHistogram1_fu_987_image_buffer_10_address0),
        .I3(\q1_reg[7]_3 ),
        .I4(\q1_reg[7]_1 ),
        .O(image_buffer1_10_address0[2]));
  LUT5 #(
    .INIT(32'hB88BBB88)) 
    ram_reg_0_31_0_0_i_4__25
       (.I0(\tmp_s_reg_1732_reg[5] [2]),
        .I1(ap_enable_reg_pp1_iter23_reg),
        .I2(grp_computeHistogram1_fu_987_image_buffer_8_address0),
        .I3(\tmp_79_reg_2214_reg[0]_0 [1]),
        .I4(\tmp_79_reg_2214_reg[0]_0 [0]),
        .O(image_buffer1_8_address0[2]));
  LUT5 #(
    .INIT(32'h8BBBB888)) 
    ram_reg_0_31_0_0_i_4__26
       (.I0(\tmp_s_reg_1732_reg[5] [2]),
        .I1(ap_enable_reg_pp1_iter23_reg),
        .I2(\tmp_79_reg_2214_reg[0]_0 [0]),
        .I3(ram_reg_0_31_0_0_i_9__15_n_8),
        .I4(\tmp_79_reg_2214_reg[0]_0 [1]),
        .O(image_buffer1_4_address0[2]));
  LUT5 #(
    .INIT(32'hB88BBB88)) 
    ram_reg_0_31_0_0_i_4__27
       (.I0(\tmp_s_reg_1732_reg[5] [2]),
        .I1(ap_enable_reg_pp1_iter23_reg),
        .I2(grp_computeHistogram1_fu_987_image_buffer_6_address0),
        .I3(\tmp_79_reg_2214_reg[0]_0 [1]),
        .I4(\tmp_79_reg_2214_reg[0]_0 [0]),
        .O(image_buffer1_6_address0[2]));
  LUT5 #(
    .INIT(32'hB88BBB88)) 
    ram_reg_0_31_0_0_i_4__28
       (.I0(\tmp_s_reg_1732_reg[5] [2]),
        .I1(ap_enable_reg_pp1_iter23_reg),
        .I2(grp_computeHistogram1_fu_987_image_buffer_2_address0),
        .I3(\tmp_79_reg_2214_reg[0]_0 [1]),
        .I4(\tmp_79_reg_2214_reg[0]_0 [0]),
        .O(image_buffer1_2_address0[2]));
  LUT5 #(
    .INIT(32'hB88BBB88)) 
    ram_reg_0_31_0_0_i_4__29
       (.I0(\tmp_s_reg_1732_reg[5] [2]),
        .I1(ap_enable_reg_pp1_iter23_reg),
        .I2(grp_computeHistogram1_fu_987_image_buffer_1_address0),
        .I3(\tmp_79_reg_2214_reg[0]_0 [1]),
        .I4(\tmp_79_reg_2214_reg[0]_0 [0]),
        .O(image_buffer1_1_address0[2]));
  LUT5 #(
    .INIT(32'hB88BBB88)) 
    ram_reg_0_31_0_0_i_4__30
       (.I0(\tmp_s_reg_1732_reg[5] [2]),
        .I1(ap_enable_reg_pp1_iter23_reg),
        .I2(grp_computeHistogram1_fu_987_image_buffer_16_address0),
        .I3(\tmp_79_reg_2214_reg[0]_0 [1]),
        .I4(\tmp_79_reg_2214_reg[0]_0 [0]),
        .O(image_buffer1_16_address0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_0_0_i_4__32
       (.I0(\tmp_s_reg_1732_reg[5] [2]),
        .I1(ap_enable_reg_pp1_iter23_reg),
        .I2(\tmp_79_reg_2214_reg[0]_0 [1]),
        .O(image_buffer1_0_address0[1]));
  LUT6 #(
    .INIT(64'hB88BBB88BB88BB88)) 
    ram_reg_0_31_0_0_i_5__15
       (.I0(\tmp_s_reg_1732_reg[5] [3]),
        .I1(ap_enable_reg_pp1_iter23_reg),
        .I2(ram_reg_0_31_0_0_i_9__22_n_8),
        .I3(\q1_reg[7]_0 ),
        .I4(\q1_reg[7] ),
        .I5(\q1_reg[6] ),
        .O(image_buffer1_9_address0[3]));
  LUT6 #(
    .INIT(64'hB88BBB88BB88BB88)) 
    ram_reg_0_31_0_0_i_5__16
       (.I0(\tmp_s_reg_1732_reg[5] [3]),
        .I1(ap_enable_reg_pp1_iter23_reg),
        .I2(ram_reg_0_31_0_0_i_9__23_n_8),
        .I3(\q1_reg[7]_0 ),
        .I4(\q1_reg[7] ),
        .I5(\q1_reg[6] ),
        .O(image_buffer1_13_address0[3]));
  LUT6 #(
    .INIT(64'h8BBBBBBBB8888888)) 
    ram_reg_0_31_0_0_i_5__17
       (.I0(\tmp_s_reg_1732_reg[5] [3]),
        .I1(ap_enable_reg_pp1_iter23_reg),
        .I2(\q1_reg[7] ),
        .I3(\q1_reg[6] ),
        .I4(ram_reg_0_31_0_0_i_9__18_n_8),
        .I5(\q1_reg[7]_0 ),
        .O(image_buffer1_15_address0[3]));
  LUT6 #(
    .INIT(64'hB88BBB88BB88BB88)) 
    ram_reg_0_31_0_0_i_5__18
       (.I0(\tmp_s_reg_1732_reg[5] [3]),
        .I1(ap_enable_reg_pp1_iter23_reg),
        .I2(grp_computeHistogram1_fu_987_image_buffer_3_address0),
        .I3(\q1_reg[7]_0 ),
        .I4(\q1_reg[7] ),
        .I5(\q1_reg[6] ),
        .O(image_buffer1_3_address0[3]));
  LUT6 #(
    .INIT(64'h8BBBBBBBB8888888)) 
    ram_reg_0_31_0_0_i_5__19
       (.I0(\tmp_s_reg_1732_reg[5] [3]),
        .I1(ap_enable_reg_pp1_iter23_reg),
        .I2(\q1_reg[7] ),
        .I3(\q1_reg[6] ),
        .I4(ram_reg_0_31_0_0_i_9__10_n_8),
        .I5(\q1_reg[7]_0 ),
        .O(image_buffer1_5_address0[3]));
  LUT6 #(
    .INIT(64'hB88BBB88BB88BB88)) 
    ram_reg_0_31_0_0_i_5__20
       (.I0(\tmp_s_reg_1732_reg[5] [3]),
        .I1(ap_enable_reg_pp1_iter23_reg),
        .I2(grp_computeHistogram1_fu_987_image_buffer_7_address0),
        .I3(\q1_reg[7]_2 ),
        .I4(\q1_reg[7]_1 ),
        .I5(\q1_reg[7]_3 ),
        .O(image_buffer1_7_address0[3]));
  LUT6 #(
    .INIT(64'hB88BBB88BB88BB88)) 
    ram_reg_0_31_0_0_i_5__21
       (.I0(\tmp_s_reg_1732_reg[5] [3]),
        .I1(ap_enable_reg_pp1_iter23_reg),
        .I2(grp_computeHistogram1_fu_987_image_buffer_11_address0),
        .I3(\q1_reg[7]_2 ),
        .I4(\q1_reg[7]_1 ),
        .I5(\q1_reg[7]_3 ),
        .O(image_buffer1_11_address0[3]));
  LUT6 #(
    .INIT(64'hB88BBB88BB88BB88)) 
    ram_reg_0_31_0_0_i_5__22
       (.I0(\tmp_s_reg_1732_reg[5] [3]),
        .I1(ap_enable_reg_pp1_iter23_reg),
        .I2(grp_computeHistogram1_fu_987_image_buffer_14_address0),
        .I3(\q1_reg[7]_2 ),
        .I4(\q1_reg[7]_1 ),
        .I5(\q1_reg[7]_3 ),
        .O(image_buffer1_14_address0[3]));
  LUT6 #(
    .INIT(64'hB88BBB88BB88BB88)) 
    ram_reg_0_31_0_0_i_5__23
       (.I0(\tmp_s_reg_1732_reg[5] [3]),
        .I1(ap_enable_reg_pp1_iter23_reg),
        .I2(grp_computeHistogram1_fu_987_image_buffer_12_address0),
        .I3(\q1_reg[7]_2 ),
        .I4(\q1_reg[7]_1 ),
        .I5(\q1_reg[7]_3 ),
        .O(image_buffer1_12_address0[3]));
  LUT6 #(
    .INIT(64'hB88BBB88BB88BB88)) 
    ram_reg_0_31_0_0_i_5__24
       (.I0(\tmp_s_reg_1732_reg[5] [3]),
        .I1(ap_enable_reg_pp1_iter23_reg),
        .I2(grp_computeHistogram1_fu_987_image_buffer_10_address0),
        .I3(\q1_reg[7]_2 ),
        .I4(\q1_reg[7]_1 ),
        .I5(\q1_reg[7]_3 ),
        .O(image_buffer1_10_address0[3]));
  LUT6 #(
    .INIT(64'hB88BBB88BB88BB88)) 
    ram_reg_0_31_0_0_i_5__25
       (.I0(\tmp_s_reg_1732_reg[5] [3]),
        .I1(ap_enable_reg_pp1_iter23_reg),
        .I2(grp_computeHistogram1_fu_987_image_buffer_8_address0),
        .I3(\tmp_79_reg_2214_reg[0]_0 [2]),
        .I4(\tmp_79_reg_2214_reg[0]_0 [0]),
        .I5(\tmp_79_reg_2214_reg[0]_0 [1]),
        .O(image_buffer1_8_address0[3]));
  LUT6 #(
    .INIT(64'h8BBBBBBBB8888888)) 
    ram_reg_0_31_0_0_i_5__26
       (.I0(\tmp_s_reg_1732_reg[5] [3]),
        .I1(ap_enable_reg_pp1_iter23_reg),
        .I2(\tmp_79_reg_2214_reg[0]_0 [0]),
        .I3(\tmp_79_reg_2214_reg[0]_0 [1]),
        .I4(ram_reg_0_31_0_0_i_9__15_n_8),
        .I5(\tmp_79_reg_2214_reg[0]_0 [2]),
        .O(image_buffer1_4_address0[3]));
  LUT6 #(
    .INIT(64'hB88BBB88BB88BB88)) 
    ram_reg_0_31_0_0_i_5__27
       (.I0(\tmp_s_reg_1732_reg[5] [3]),
        .I1(ap_enable_reg_pp1_iter23_reg),
        .I2(grp_computeHistogram1_fu_987_image_buffer_6_address0),
        .I3(\tmp_79_reg_2214_reg[0]_0 [2]),
        .I4(\tmp_79_reg_2214_reg[0]_0 [0]),
        .I5(\tmp_79_reg_2214_reg[0]_0 [1]),
        .O(image_buffer1_6_address0[3]));
  LUT6 #(
    .INIT(64'hB88BBB88BB88BB88)) 
    ram_reg_0_31_0_0_i_5__28
       (.I0(\tmp_s_reg_1732_reg[5] [3]),
        .I1(ap_enable_reg_pp1_iter23_reg),
        .I2(grp_computeHistogram1_fu_987_image_buffer_2_address0),
        .I3(\tmp_79_reg_2214_reg[0]_0 [2]),
        .I4(\tmp_79_reg_2214_reg[0]_0 [0]),
        .I5(\tmp_79_reg_2214_reg[0]_0 [1]),
        .O(image_buffer1_2_address0[3]));
  LUT6 #(
    .INIT(64'hB88BBB88BB88BB88)) 
    ram_reg_0_31_0_0_i_5__29
       (.I0(\tmp_s_reg_1732_reg[5] [3]),
        .I1(ap_enable_reg_pp1_iter23_reg),
        .I2(grp_computeHistogram1_fu_987_image_buffer_1_address0),
        .I3(\tmp_79_reg_2214_reg[0]_0 [2]),
        .I4(\tmp_79_reg_2214_reg[0]_0 [0]),
        .I5(\tmp_79_reg_2214_reg[0]_0 [1]),
        .O(image_buffer1_1_address0[3]));
  LUT6 #(
    .INIT(64'hB88BBB88BB88BB88)) 
    ram_reg_0_31_0_0_i_5__30
       (.I0(\tmp_s_reg_1732_reg[5] [3]),
        .I1(ap_enable_reg_pp1_iter23_reg),
        .I2(grp_computeHistogram1_fu_987_image_buffer_16_address0),
        .I3(\tmp_79_reg_2214_reg[0]_0 [2]),
        .I4(\tmp_79_reg_2214_reg[0]_0 [0]),
        .I5(\tmp_79_reg_2214_reg[0]_0 [1]),
        .O(image_buffer1_16_address0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_0_0_i_5__32
       (.I0(\tmp_s_reg_1732_reg[5] [3]),
        .I1(ap_enable_reg_pp1_iter23_reg),
        .I2(\tmp_79_reg_2214_reg[0]_0 [2]),
        .O(image_buffer1_0_address0[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_31_0_0_i_6__15
       (.I0(\tmp_s_reg_1732_reg[5] [4]),
        .I1(ap_enable_reg_pp1_iter23_reg),
        .I2(sum_addr_1_reg_1953),
        .I3(ram_reg_0_31_0_0_i_9__22_n_8),
        .I4(ram_reg_0_31_0_0_i_10__4_n_8),
        .O(image_buffer1_9_address0[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_31_0_0_i_6__16
       (.I0(\tmp_s_reg_1732_reg[5] [4]),
        .I1(ap_enable_reg_pp1_iter23_reg),
        .I2(sum_addr_1_reg_1953),
        .I3(ram_reg_0_31_0_0_i_9__23_n_8),
        .I4(ram_reg_0_31_0_0_i_10__4_n_8),
        .O(image_buffer1_13_address0[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_31_0_0_i_6__17
       (.I0(\tmp_s_reg_1732_reg[5] [4]),
        .I1(ap_enable_reg_pp1_iter23_reg),
        .I2(ram_reg_0_31_0_0_i_10__4_n_8),
        .I3(ram_reg_0_31_0_0_i_9__18_n_8),
        .I4(sum_addr_1_reg_1953),
        .O(image_buffer1_15_address0[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_31_0_0_i_6__18
       (.I0(\tmp_s_reg_1732_reg[5] [4]),
        .I1(ap_enable_reg_pp1_iter23_reg),
        .I2(sum_addr_1_reg_1953),
        .I3(grp_computeHistogram1_fu_987_image_buffer_3_address0),
        .I4(ram_reg_0_31_0_0_i_10__4_n_8),
        .O(image_buffer1_3_address0[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_31_0_0_i_6__19
       (.I0(\tmp_s_reg_1732_reg[5] [4]),
        .I1(ap_enable_reg_pp1_iter23_reg),
        .I2(ram_reg_0_31_0_0_i_10__4_n_8),
        .I3(ram_reg_0_31_0_0_i_9__10_n_8),
        .I4(sum_addr_1_reg_1953),
        .O(image_buffer1_5_address0[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_31_0_0_i_6__20
       (.I0(\tmp_s_reg_1732_reg[5] [4]),
        .I1(ap_enable_reg_pp1_iter23_reg),
        .I2(sum_addr_1_reg_1953),
        .I3(grp_computeHistogram1_fu_987_image_buffer_7_address0),
        .I4(ram_reg_0_31_0_0_i_10__4_n_8),
        .O(image_buffer1_7_address0[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_31_0_0_i_6__21
       (.I0(\tmp_s_reg_1732_reg[5] [4]),
        .I1(ap_enable_reg_pp1_iter23_reg),
        .I2(sum_addr_1_reg_1953),
        .I3(grp_computeHistogram1_fu_987_image_buffer_11_address0),
        .I4(ram_reg_0_31_0_0_i_10__4_n_8),
        .O(image_buffer1_11_address0[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_31_0_0_i_6__22
       (.I0(\tmp_s_reg_1732_reg[5] [4]),
        .I1(ap_enable_reg_pp1_iter23_reg),
        .I2(sum_addr_1_reg_1953),
        .I3(grp_computeHistogram1_fu_987_image_buffer_14_address0),
        .I4(ram_reg_0_31_0_0_i_10__4_n_8),
        .O(image_buffer1_14_address0[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_31_0_0_i_6__23
       (.I0(\tmp_s_reg_1732_reg[5] [4]),
        .I1(ap_enable_reg_pp1_iter23_reg),
        .I2(sum_addr_1_reg_1953),
        .I3(grp_computeHistogram1_fu_987_image_buffer_12_address0),
        .I4(ram_reg_0_31_0_0_i_10__4_n_8),
        .O(image_buffer1_12_address0[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_31_0_0_i_6__24
       (.I0(\tmp_s_reg_1732_reg[5] [4]),
        .I1(ap_enable_reg_pp1_iter23_reg),
        .I2(sum_addr_1_reg_1953),
        .I3(grp_computeHistogram1_fu_987_image_buffer_10_address0),
        .I4(ram_reg_0_31_0_0_i_10__4_n_8),
        .O(image_buffer1_10_address0[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_31_0_0_i_6__25
       (.I0(\tmp_s_reg_1732_reg[5] [4]),
        .I1(ap_enable_reg_pp1_iter23_reg),
        .I2(sum_addr_1_reg_1953),
        .I3(grp_computeHistogram1_fu_987_image_buffer_8_address0),
        .I4(ram_reg_0_31_0_0_i_10__4_n_8),
        .O(image_buffer1_8_address0[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_31_0_0_i_6__26
       (.I0(\tmp_s_reg_1732_reg[5] [4]),
        .I1(ap_enable_reg_pp1_iter23_reg),
        .I2(ram_reg_0_31_0_0_i_10__4_n_8),
        .I3(ram_reg_0_31_0_0_i_9__15_n_8),
        .I4(sum_addr_1_reg_1953),
        .O(image_buffer1_4_address0[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_31_0_0_i_6__27
       (.I0(\tmp_s_reg_1732_reg[5] [4]),
        .I1(ap_enable_reg_pp1_iter23_reg),
        .I2(sum_addr_1_reg_1953),
        .I3(grp_computeHistogram1_fu_987_image_buffer_6_address0),
        .I4(ram_reg_0_31_0_0_i_10__4_n_8),
        .O(image_buffer1_6_address0[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_31_0_0_i_6__28
       (.I0(\tmp_s_reg_1732_reg[5] [4]),
        .I1(ap_enable_reg_pp1_iter23_reg),
        .I2(sum_addr_1_reg_1953),
        .I3(grp_computeHistogram1_fu_987_image_buffer_2_address0),
        .I4(ram_reg_0_31_0_0_i_10__4_n_8),
        .O(image_buffer1_2_address0[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_31_0_0_i_6__29
       (.I0(\tmp_s_reg_1732_reg[5] [4]),
        .I1(ap_enable_reg_pp1_iter23_reg),
        .I2(sum_addr_1_reg_1953),
        .I3(grp_computeHistogram1_fu_987_image_buffer_1_address0),
        .I4(ram_reg_0_31_0_0_i_10__4_n_8),
        .O(image_buffer1_1_address0[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_31_0_0_i_6__30
       (.I0(\tmp_s_reg_1732_reg[5] [4]),
        .I1(ap_enable_reg_pp1_iter23_reg),
        .I2(sum_addr_1_reg_1953),
        .I3(grp_computeHistogram1_fu_987_image_buffer_16_address0),
        .I4(ram_reg_0_31_0_0_i_10__4_n_8),
        .O(image_buffer1_16_address0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_0_0_i_6__32
       (.I0(\tmp_s_reg_1732_reg[5] [4]),
        .I1(ap_enable_reg_pp1_iter23_reg),
        .I2(sum_addr_1_reg_1953),
        .O(image_buffer1_0_address0[3]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h888B)) 
    ram_reg_0_31_0_0_i_8__15
       (.I0(\tmp_s_reg_1732_reg[5] [5]),
        .I1(ap_enable_reg_pp1_iter23_reg),
        .I2(ram_reg_0_31_0_0_i_9__22_n_8),
        .I3(ram_reg_0_31_0_0_i_11__0_n_8),
        .O(image_buffer1_9_address0[5]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h888B)) 
    ram_reg_0_31_0_0_i_8__16
       (.I0(\tmp_s_reg_1732_reg[5] [5]),
        .I1(ap_enable_reg_pp1_iter23_reg),
        .I2(ram_reg_0_31_0_0_i_9__23_n_8),
        .I3(ram_reg_0_31_0_0_i_11__0_n_8),
        .O(image_buffer1_13_address0[5]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'h88B8)) 
    ram_reg_0_31_0_0_i_8__17
       (.I0(\tmp_s_reg_1732_reg[5] [5]),
        .I1(ap_enable_reg_pp1_iter23_reg),
        .I2(ram_reg_0_31_0_0_i_9__18_n_8),
        .I3(ram_reg_0_31_0_0_i_11__0_n_8),
        .O(image_buffer1_15_address0[5]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'h888B)) 
    ram_reg_0_31_0_0_i_8__18
       (.I0(\tmp_s_reg_1732_reg[5] [5]),
        .I1(ap_enable_reg_pp1_iter23_reg),
        .I2(grp_computeHistogram1_fu_987_image_buffer_3_address0),
        .I3(ram_reg_0_31_0_0_i_11__0_n_8),
        .O(image_buffer1_3_address0[5]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h88B8)) 
    ram_reg_0_31_0_0_i_8__19
       (.I0(\tmp_s_reg_1732_reg[5] [5]),
        .I1(ap_enable_reg_pp1_iter23_reg),
        .I2(ram_reg_0_31_0_0_i_9__10_n_8),
        .I3(ram_reg_0_31_0_0_i_11__0_n_8),
        .O(image_buffer1_5_address0[5]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'h888B)) 
    ram_reg_0_31_0_0_i_8__20
       (.I0(\tmp_s_reg_1732_reg[5] [5]),
        .I1(ap_enable_reg_pp1_iter23_reg),
        .I2(grp_computeHistogram1_fu_987_image_buffer_7_address0),
        .I3(ram_reg_0_31_0_0_i_11__0_n_8),
        .O(image_buffer1_7_address0[5]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'h888B)) 
    ram_reg_0_31_0_0_i_8__21
       (.I0(\tmp_s_reg_1732_reg[5] [5]),
        .I1(ap_enable_reg_pp1_iter23_reg),
        .I2(grp_computeHistogram1_fu_987_image_buffer_11_address0),
        .I3(ram_reg_0_31_0_0_i_11__0_n_8),
        .O(image_buffer1_11_address0[5]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'h888B)) 
    ram_reg_0_31_0_0_i_8__22
       (.I0(\tmp_s_reg_1732_reg[5] [5]),
        .I1(ap_enable_reg_pp1_iter23_reg),
        .I2(grp_computeHistogram1_fu_987_image_buffer_14_address0),
        .I3(ram_reg_0_31_0_0_i_11__0_n_8),
        .O(image_buffer1_14_address0[5]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'h888B)) 
    ram_reg_0_31_0_0_i_8__23
       (.I0(\tmp_s_reg_1732_reg[5] [5]),
        .I1(ap_enable_reg_pp1_iter23_reg),
        .I2(grp_computeHistogram1_fu_987_image_buffer_12_address0),
        .I3(ram_reg_0_31_0_0_i_11__0_n_8),
        .O(image_buffer1_12_address0[5]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h888B)) 
    ram_reg_0_31_0_0_i_8__24
       (.I0(\tmp_s_reg_1732_reg[5] [5]),
        .I1(ap_enable_reg_pp1_iter23_reg),
        .I2(grp_computeHistogram1_fu_987_image_buffer_10_address0),
        .I3(ram_reg_0_31_0_0_i_11__0_n_8),
        .O(image_buffer1_10_address0[5]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'h888B)) 
    ram_reg_0_31_0_0_i_8__25
       (.I0(\tmp_s_reg_1732_reg[5] [5]),
        .I1(ap_enable_reg_pp1_iter23_reg),
        .I2(grp_computeHistogram1_fu_987_image_buffer_8_address0),
        .I3(ram_reg_0_31_0_0_i_11__0_n_8),
        .O(image_buffer1_8_address0[5]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h88B8)) 
    ram_reg_0_31_0_0_i_8__26
       (.I0(\tmp_s_reg_1732_reg[5] [5]),
        .I1(ap_enable_reg_pp1_iter23_reg),
        .I2(ram_reg_0_31_0_0_i_9__15_n_8),
        .I3(ram_reg_0_31_0_0_i_11__0_n_8),
        .O(image_buffer1_4_address0[5]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h888B)) 
    ram_reg_0_31_0_0_i_8__27
       (.I0(\tmp_s_reg_1732_reg[5] [5]),
        .I1(ap_enable_reg_pp1_iter23_reg),
        .I2(grp_computeHistogram1_fu_987_image_buffer_6_address0),
        .I3(ram_reg_0_31_0_0_i_11__0_n_8),
        .O(image_buffer1_6_address0[5]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'h888B)) 
    ram_reg_0_31_0_0_i_8__28
       (.I0(\tmp_s_reg_1732_reg[5] [5]),
        .I1(ap_enable_reg_pp1_iter23_reg),
        .I2(grp_computeHistogram1_fu_987_image_buffer_2_address0),
        .I3(ram_reg_0_31_0_0_i_11__0_n_8),
        .O(image_buffer1_2_address0[5]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h888B)) 
    ram_reg_0_31_0_0_i_8__29
       (.I0(\tmp_s_reg_1732_reg[5] [5]),
        .I1(ap_enable_reg_pp1_iter23_reg),
        .I2(grp_computeHistogram1_fu_987_image_buffer_1_address0),
        .I3(ram_reg_0_31_0_0_i_11__0_n_8),
        .O(image_buffer1_1_address0[5]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h888B)) 
    ram_reg_0_31_0_0_i_8__30
       (.I0(\tmp_s_reg_1732_reg[5] [5]),
        .I1(ap_enable_reg_pp1_iter23_reg),
        .I2(grp_computeHistogram1_fu_987_image_buffer_16_address0),
        .I3(ram_reg_0_31_0_0_i_11__0_n_8),
        .O(image_buffer1_16_address0[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBF7F)) 
    ram_reg_0_31_0_0_i_9__10
       (.I0(y_mid2_reg_1943[1]),
        .I1(y_mid2_reg_1943[0]),
        .I2(ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895),
        .I3(y_mid2_reg_1943[2]),
        .I4(y_mid2_reg_1943[4]),
        .I5(y_mid2_reg_1943[3]),
        .O(ram_reg_0_31_0_0_i_9__10_n_8));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    ram_reg_0_31_0_0_i_9__11
       (.I0(y_mid2_reg_1943[0]),
        .I1(grp_computeHistogram1_fu_987_image_buffer_16_ce1),
        .I2(\ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895_reg_n_8_[0] ),
        .I3(y_mid2_reg_1943[2]),
        .I4(y_mid2_reg_1943[4]),
        .I5(y_mid2_reg_1943[3]),
        .O(grp_computeHistogram1_fu_987_image_buffer_14_address0));
  LUT6 #(
    .INIT(64'h0000044000000000)) 
    ram_reg_0_31_0_0_i_9__12
       (.I0(y_mid2_reg_1943[0]),
        .I1(ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895),
        .I2(y_mid2_reg_1943[1]),
        .I3(y_mid2_reg_1943[2]),
        .I4(y_mid2_reg_1943[4]),
        .I5(y_mid2_reg_1943[3]),
        .O(grp_computeHistogram1_fu_987_image_buffer_12_address0));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    ram_reg_0_31_0_0_i_9__13
       (.I0(y_mid2_reg_1943[0]),
        .I1(grp_computeHistogram1_fu_987_image_buffer_16_ce1),
        .I2(\ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895_reg_n_8_[0] ),
        .I3(y_mid2_reg_1943[4]),
        .I4(y_mid2_reg_1943[3]),
        .I5(y_mid2_reg_1943[2]),
        .O(grp_computeHistogram1_fu_987_image_buffer_10_address0));
  LUT6 #(
    .INIT(64'h0004000000000400)) 
    ram_reg_0_31_0_0_i_9__14
       (.I0(y_mid2_reg_1943[0]),
        .I1(ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895),
        .I2(y_mid2_reg_1943[4]),
        .I3(y_mid2_reg_1943[3]),
        .I4(y_mid2_reg_1943[2]),
        .I5(y_mid2_reg_1943[1]),
        .O(grp_computeHistogram1_fu_987_image_buffer_8_address0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFDF)) 
    ram_reg_0_31_0_0_i_9__15
       (.I0(y_mid2_reg_1943[1]),
        .I1(y_mid2_reg_1943[0]),
        .I2(ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895),
        .I3(y_mid2_reg_1943[2]),
        .I4(y_mid2_reg_1943[4]),
        .I5(y_mid2_reg_1943[3]),
        .O(ram_reg_0_31_0_0_i_9__15_n_8));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'h04)) 
    ram_reg_0_31_0_0_i_9__16
       (.I0(\ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895_reg_n_8_[0] ),
        .I1(grp_computeHistogram1_fu_987_image_buffer_16_ce1),
        .I2(y_mid2_reg_1943[0]),
        .O(ram_reg_0_31_0_0_i_9__16_n_8));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_0_31_0_0_i_9__17
       (.I0(y_mid2_reg_1943[0]),
        .I1(y_mid2_reg_1943[2]),
        .I2(y_mid2_reg_1943[3]),
        .I3(y_mid2_reg_1943[4]),
        .I4(y_mid2_reg_1943[1]),
        .O(grp_computeHistogram1_fu_987_image_buffer_1_address0));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'h373F3F3F)) 
    ram_reg_0_31_0_0_i_9__18
       (.I0(y_mid2_reg_1943[0]),
        .I1(ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895),
        .I2(y_mid2_reg_1943[4]),
        .I3(y_mid2_reg_1943[3]),
        .I4(y_mid2_reg_1943[2]),
        .O(ram_reg_0_31_0_0_i_9__18_n_8));
  LUT6 #(
    .INIT(64'h0008000000000800)) 
    ram_reg_0_31_0_0_i_9__22
       (.I0(y_mid2_reg_1943[0]),
        .I1(ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895),
        .I2(y_mid2_reg_1943[4]),
        .I3(y_mid2_reg_1943[3]),
        .I4(y_mid2_reg_1943[2]),
        .I5(y_mid2_reg_1943[1]),
        .O(ram_reg_0_31_0_0_i_9__22_n_8));
  LUT6 #(
    .INIT(64'h0000088000000000)) 
    ram_reg_0_31_0_0_i_9__23
       (.I0(y_mid2_reg_1943[0]),
        .I1(ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895),
        .I2(y_mid2_reg_1943[1]),
        .I3(y_mid2_reg_1943[2]),
        .I4(y_mid2_reg_1943[4]),
        .I5(y_mid2_reg_1943[3]),
        .O(ram_reg_0_31_0_0_i_9__23_n_8));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_31_0_0_i_9__24
       (.I0(\ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895_reg_n_8_[0] ),
        .I1(grp_computeHistogram1_fu_987_image_buffer_16_ce1),
        .I2(y_mid2_reg_1943[0]),
        .O(ram_reg_0_31_0_0_i_9__24_n_8));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    ram_reg_0_31_0_0_i_9__9
       (.I0(y_mid2_reg_1943[4]),
        .I1(y_mid2_reg_1943[3]),
        .I2(y_mid2_reg_1943[2]),
        .I3(y_mid2_reg_1943[0]),
        .I4(grp_computeHistogram1_fu_987_image_buffer_16_ce1),
        .I5(\ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895_reg_n_8_[0] ),
        .O(grp_computeHistogram1_fu_987_image_buffer_3_address0));
  CARRY4 ram_reg_i_10
       (.CI(ram_reg_i_11_n_8),
        .CO({ram_reg_i_10_n_8,ram_reg_i_10_n_9,ram_reg_i_10_n_10,ram_reg_i_10_n_11}),
        .CYINIT(1'b0),
        .DI(sum_load_reg_2372[7:4]),
        .O(sum_d1[7:4]),
        .S({ram_reg_i_39_n_8,ram_reg_i_40_n_8,ram_reg_i_41_n_8,ram_reg_i_42_n_8}));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_10__2
       (.I0(\ap_CS_fsm_reg[9] [1]),
        .I1(grp_computeHistogram1_fu_987_descriptor_V_we0),
        .O(WEA));
  CARRY4 ram_reg_i_11
       (.CI(1'b0),
        .CO({ram_reg_i_11_n_8,ram_reg_i_11_n_9,ram_reg_i_11_n_10,ram_reg_i_11_n_11}),
        .CYINIT(1'b0),
        .DI(sum_load_reg_2372[3:0]),
        .O(sum_d1[3:0]),
        .S({ram_reg_i_43_n_8,ram_reg_i_44_n_8,ram_reg_i_45_n_8,ram_reg_i_46_n_8}));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_11__0
       (.I0(\ap_CS_fsm_reg[9] [1]),
        .I1(grp_computeHistogram1_fu_987_descriptor_V_ce1),
        .O(WEBWE));
  LUT4 #(
    .INIT(16'hA200)) 
    ram_reg_i_12__0
       (.I0(\ap_CS_fsm_reg[9] [1]),
        .I1(i1_reg_848[1]),
        .I2(i1_reg_848[0]),
        .I3(\ap_CS_fsm_reg[0]_0 [1]),
        .O(ram_reg));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_13
       (.I0(\ap_CS_fsm_reg[9] [1]),
        .I1(grp_computeHistogram1_fu_987_sum_ce1),
        .O(ram_reg_1));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_i_14__0
       (.I0(sum_load_reg_2372[30]),
        .I1(sum_load_reg_2372[31]),
        .O(ram_reg_i_14__0_n_8));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_i_15__0
       (.I0(sum_load_reg_2372[29]),
        .I1(sum_load_reg_2372[30]),
        .O(ram_reg_i_15__0_n_8));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_i_16__0
       (.I0(sum_load_reg_2372[28]),
        .I1(sum_load_reg_2372[29]),
        .O(ram_reg_i_16__0_n_8));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_i_17__0
       (.I0(sum_load_reg_2372[27]),
        .I1(sum_load_reg_2372[28]),
        .O(ram_reg_i_17__0_n_8));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_i_18__0
       (.I0(sum_load_reg_2372[26]),
        .I1(sum_load_reg_2372[27]),
        .O(ram_reg_i_18__0_n_8));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_i_19__0
       (.I0(sum_load_reg_2372[25]),
        .I1(sum_load_reg_2372[26]),
        .O(ram_reg_i_19__0_n_8));
  LUT5 #(
    .INIT(32'hB8B8B888)) 
    ram_reg_i_1__1
       (.I0(grp_normalizeHisto1_fu_1026_descriptor_V_ce0),
        .I1(\ap_CS_fsm_reg[9] [2]),
        .I2(\ap_CS_fsm_reg[9] [1]),
        .I3(ap_enable_reg_pp0_iter12),
        .I4(ap_CS_fsm_state2),
        .O(descriptor1_V_ce0));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_i_20__0
       (.I0(sum_load_reg_2372[24]),
        .I1(sum_load_reg_2372[25]),
        .O(ram_reg_i_20__0_n_8));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_i_21__0
       (.I0(sum_load_reg_2372[23]),
        .I1(sum_load_reg_2372[24]),
        .O(ram_reg_i_21__0_n_8));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_i_22__0
       (.I0(sum_load_reg_2372[22]),
        .I1(sum_load_reg_2372[23]),
        .O(ram_reg_i_22__0_n_8));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_i_23__0
       (.I0(sum_load_reg_2372[21]),
        .I1(sum_load_reg_2372[22]),
        .O(ram_reg_i_23__0_n_8));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_i_24__0
       (.I0(sum_load_reg_2372[20]),
        .I1(sum_load_reg_2372[21]),
        .O(ram_reg_i_24__0_n_8));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_i_25__0
       (.I0(sum_load_reg_2372[19]),
        .I1(sum_load_reg_2372[20]),
        .O(ram_reg_i_25__0_n_8));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_i_26__0
       (.I0(sum_load_reg_2372[18]),
        .I1(sum_load_reg_2372[19]),
        .O(ram_reg_i_26__0_n_8));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_i_27__0
       (.I0(sum_load_reg_2372[17]),
        .I1(sum_load_reg_2372[18]),
        .O(ram_reg_i_27__0_n_8));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_i_28__0
       (.I0(sum_load_reg_2372[16]),
        .I1(sum_load_reg_2372[17]),
        .O(ram_reg_i_28__0_n_8));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_i_29__0
       (.I0(sum_load_reg_2372[15]),
        .I1(sum_load_reg_2372[16]),
        .O(ram_reg_i_29__0_n_8));
  LUT3 #(
    .INIT(8'h20)) 
    ram_reg_i_2__1
       (.I0(\ap_CS_fsm_reg[9] [1]),
        .I1(ap_pipeline_reg_pp0_iter13_exitcond_flatten2_reg_1895),
        .I2(grp_computeHistogram1_fu_987_descriptor_V_ce1),
        .O(descriptor1_V_we1));
  LUT3 #(
    .INIT(8'h20)) 
    ram_reg_i_2__2
       (.I0(\ap_CS_fsm_reg[9] [1]),
        .I1(\ap_pipeline_reg_pp0_iter5_exitcond_flatten2_reg_1895_reg_n_8_[0] ),
        .I2(grp_computeHistogram1_fu_987_sum_ce1),
        .O(sum1_we1));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_i_30__0
       (.I0(sum_load_reg_2372[14]),
        .I1(sum_load_reg_2372[15]),
        .O(ram_reg_i_30__0_n_8));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_i_31__0
       (.I0(sum_load_reg_2372[13]),
        .I1(sum_load_reg_2372[14]),
        .O(ram_reg_i_31__0_n_8));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_i_32__0
       (.I0(sum_load_reg_2372[12]),
        .I1(sum_load_reg_2372[13]),
        .O(ram_reg_i_32__0_n_8));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_i_33__0
       (.I0(sum_load_reg_2372[11]),
        .I1(sum_load_reg_2372[12]),
        .O(ram_reg_i_33__0_n_8));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_34
       (.I0(mag_reg_2342[9]),
        .O(ram_reg_i_34_n_8));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_i_35__0
       (.I0(sum_load_reg_2372[10]),
        .I1(sum_load_reg_2372[11]),
        .O(ram_reg_i_35__0_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_36__0
       (.I0(mag_reg_2342[9]),
        .I1(sum_load_reg_2372[10]),
        .O(ram_reg_i_36__0_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_37
       (.I0(mag_reg_2342[9]),
        .I1(sum_load_reg_2372[9]),
        .O(ram_reg_i_37_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_38
       (.I0(sum_load_reg_2372[8]),
        .I1(mag_reg_2342[8]),
        .O(ram_reg_i_38_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_39
       (.I0(sum_load_reg_2372[7]),
        .I1(mag_reg_2342[7]),
        .O(ram_reg_i_39_n_8));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_3__3
       (.I0(grp_normalizeHisto1_fu_1026_sum_address0),
        .I1(\ap_CS_fsm_reg[9] [2]),
        .I2(ap_pipeline_reg_pp0_iter3_tmp_52_reg_1924),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(i1_reg_848[0]),
        .O(ADDRARDADDR));
  LUT6 #(
    .INIT(64'h8F808F8F8F808080)) 
    ram_reg_i_3__4
       (.I0(\tmp1_reg_639_reg[5] [5]),
        .I1(ap_pipeline_reg_pp0_iter7_tmp_reg_618),
        .I2(\ap_CS_fsm_reg[9] [2]),
        .I3(tmp_82_reg_2465[6]),
        .I4(ap_enable_reg_pp0_iter12),
        .I5(i_reg_837_reg[6]),
        .O(ram_reg_0[6]));
  CARRY4 ram_reg_i_4
       (.CI(ram_reg_i_5_n_8),
        .CO({NLW_ram_reg_i_4_CO_UNCONNECTED[3],ram_reg_i_4_n_9,ram_reg_i_4_n_10,ram_reg_i_4_n_11}),
        .CYINIT(1'b0),
        .DI({1'b0,sum_load_reg_2372[29:27]}),
        .O(sum_d1[31:28]),
        .S({ram_reg_i_14__0_n_8,ram_reg_i_15__0_n_8,ram_reg_i_16__0_n_8,ram_reg_i_17__0_n_8}));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_40
       (.I0(sum_load_reg_2372[6]),
        .I1(mag_reg_2342[6]),
        .O(ram_reg_i_40_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_41
       (.I0(sum_load_reg_2372[5]),
        .I1(mag_reg_2342[5]),
        .O(ram_reg_i_41_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_42
       (.I0(sum_load_reg_2372[4]),
        .I1(mag_reg_2342[4]),
        .O(ram_reg_i_42_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_43
       (.I0(sum_load_reg_2372[3]),
        .I1(mag_reg_2342[3]),
        .O(ram_reg_i_43_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_44
       (.I0(sum_load_reg_2372[2]),
        .I1(mag_reg_2342[2]),
        .O(ram_reg_i_44_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_45
       (.I0(sum_load_reg_2372[1]),
        .I1(mag_reg_2342[1]),
        .O(ram_reg_i_45_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_46
       (.I0(sum_load_reg_2372[0]),
        .I1(mag_reg_2342[0]),
        .O(ram_reg_i_46_n_8));
  LUT6 #(
    .INIT(64'h6F606F6F6F606060)) 
    ram_reg_i_4__2
       (.I0(ap_pipeline_reg_pp0_iter7_tmp_reg_618),
        .I1(\tmp1_reg_639_reg[5] [5]),
        .I2(\ap_CS_fsm_reg[9] [2]),
        .I3(tmp_82_reg_2465[5]),
        .I4(ap_enable_reg_pp0_iter12),
        .I5(i_reg_837_reg[5]),
        .O(ram_reg_0[5]));
  CARRY4 ram_reg_i_5
       (.CI(ram_reg_i_6_n_8),
        .CO({ram_reg_i_5_n_8,ram_reg_i_5_n_9,ram_reg_i_5_n_10,ram_reg_i_5_n_11}),
        .CYINIT(1'b0),
        .DI(sum_load_reg_2372[26:23]),
        .O(sum_d1[27:24]),
        .S({ram_reg_i_18__0_n_8,ram_reg_i_19__0_n_8,ram_reg_i_20__0_n_8,ram_reg_i_21__0_n_8}));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_5__2
       (.I0(\tmp1_reg_639_reg[5] [4]),
        .I1(\ap_CS_fsm_reg[9] [2]),
        .I2(tmp_82_reg_2465[4]),
        .I3(ap_enable_reg_pp0_iter12),
        .I4(i_reg_837_reg[4]),
        .O(ram_reg_0[4]));
  CARRY4 ram_reg_i_6
       (.CI(ram_reg_i_7_n_8),
        .CO({ram_reg_i_6_n_8,ram_reg_i_6_n_9,ram_reg_i_6_n_10,ram_reg_i_6_n_11}),
        .CYINIT(1'b0),
        .DI(sum_load_reg_2372[22:19]),
        .O(sum_d1[23:20]),
        .S({ram_reg_i_22__0_n_8,ram_reg_i_23__0_n_8,ram_reg_i_24__0_n_8,ram_reg_i_25__0_n_8}));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_6__2
       (.I0(\tmp1_reg_639_reg[5] [3]),
        .I1(\ap_CS_fsm_reg[9] [2]),
        .I2(tmp_82_reg_2465[3]),
        .I3(ap_enable_reg_pp0_iter12),
        .I4(i_reg_837_reg[3]),
        .O(ram_reg_0[3]));
  CARRY4 ram_reg_i_7
       (.CI(ram_reg_i_8_n_8),
        .CO({ram_reg_i_7_n_8,ram_reg_i_7_n_9,ram_reg_i_7_n_10,ram_reg_i_7_n_11}),
        .CYINIT(1'b0),
        .DI(sum_load_reg_2372[18:15]),
        .O(sum_d1[19:16]),
        .S({ram_reg_i_26__0_n_8,ram_reg_i_27__0_n_8,ram_reg_i_28__0_n_8,ram_reg_i_29__0_n_8}));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_7__2
       (.I0(\tmp1_reg_639_reg[5] [2]),
        .I1(\ap_CS_fsm_reg[9] [2]),
        .I2(tmp_82_reg_2465[2]),
        .I3(ap_enable_reg_pp0_iter12),
        .I4(i_reg_837_reg[2]),
        .O(ram_reg_0[2]));
  CARRY4 ram_reg_i_8
       (.CI(ram_reg_i_9_n_8),
        .CO({ram_reg_i_8_n_8,ram_reg_i_8_n_9,ram_reg_i_8_n_10,ram_reg_i_8_n_11}),
        .CYINIT(1'b0),
        .DI(sum_load_reg_2372[14:11]),
        .O(sum_d1[15:12]),
        .S({ram_reg_i_30__0_n_8,ram_reg_i_31__0_n_8,ram_reg_i_32__0_n_8,ram_reg_i_33__0_n_8}));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_8__2
       (.I0(\tmp1_reg_639_reg[5] [1]),
        .I1(\ap_CS_fsm_reg[9] [2]),
        .I2(tmp_82_reg_2465[1]),
        .I3(ap_enable_reg_pp0_iter12),
        .I4(i_reg_837_reg[1]),
        .O(ram_reg_0[1]));
  CARRY4 ram_reg_i_9
       (.CI(ram_reg_i_10_n_8),
        .CO({ram_reg_i_9_n_8,ram_reg_i_9_n_9,ram_reg_i_9_n_10,ram_reg_i_9_n_11}),
        .CYINIT(1'b0),
        .DI({sum_load_reg_2372[10],ram_reg_i_34_n_8,mag_reg_2342[9],sum_load_reg_2372[8]}),
        .O(sum_d1[11:8]),
        .S({ram_reg_i_35__0_n_8,ram_reg_i_36__0_n_8,ram_reg_i_37_n_8,ram_reg_i_38_n_8}));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_9__2
       (.I0(\tmp1_reg_639_reg[5] [0]),
        .I1(\ap_CS_fsm_reg[9] [2]),
        .I2(tmp_82_reg_2465[0]),
        .I3(ap_enable_reg_pp0_iter12),
        .I4(i_reg_837_reg[0]),
        .O(ram_reg_0[0]));
  LUT2 #(
    .INIT(4'h9)) 
    \reg_1232[0]_i_2__0 
       (.I0(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[3]),
        .I1(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[3]),
        .O(\reg_1232[0]_i_2__0_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \reg_1232[0]_i_3__0 
       (.I0(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[2]),
        .I1(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[2]),
        .O(\reg_1232[0]_i_3__0_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \reg_1232[0]_i_4__0 
       (.I0(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[1]),
        .I1(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[1]),
        .O(\reg_1232[0]_i_4__0_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \reg_1232[0]_i_5__0 
       (.I0(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[0]),
        .I1(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[0]),
        .O(\reg_1232[0]_i_5__0_n_8 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \reg_1232[1]_i_1__0 
       (.I0(Gx_fu_1589_p2[1]),
        .I1(\reg_1232[4]_i_2__0_n_8 ),
        .I2(Gx_fu_1589_p2[0]),
        .O(grp_fu_1110_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h999A)) 
    \reg_1232[2]_i_1__0 
       (.I0(Gx_fu_1589_p2[2]),
        .I1(\reg_1232[4]_i_2__0_n_8 ),
        .I2(Gx_fu_1589_p2[1]),
        .I3(Gx_fu_1589_p2[0]),
        .O(grp_fu_1110_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'h9999999A)) 
    \reg_1232[3]_i_1__0 
       (.I0(Gx_fu_1589_p2[3]),
        .I1(\reg_1232[4]_i_2__0_n_8 ),
        .I2(Gx_fu_1589_p2[2]),
        .I3(Gx_fu_1589_p2[0]),
        .I4(Gx_fu_1589_p2[1]),
        .O(grp_fu_1110_p3[3]));
  LUT6 #(
    .INIT(64'h999999999999999A)) 
    \reg_1232[4]_i_1__0 
       (.I0(Gx_fu_1589_p2[4]),
        .I1(\reg_1232[4]_i_2__0_n_8 ),
        .I2(Gx_fu_1589_p2[3]),
        .I3(Gx_fu_1589_p2[1]),
        .I4(Gx_fu_1589_p2[0]),
        .I5(Gx_fu_1589_p2[2]),
        .O(grp_fu_1110_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'hAA8A)) 
    \reg_1232[4]_i_2__0 
       (.I0(\tmp_78_reg_2324_reg[0]_i_3_n_11 ),
        .I1(Gx_fu_1589_p2[7]),
        .I2(\reg_1232[7]_i_3__0_n_8 ),
        .I3(Gx_fu_1589_p2[6]),
        .O(\reg_1232[4]_i_2__0_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \reg_1232[5]_i_1__0 
       (.I0(\tmp_78_reg_2324_reg[0]_i_3_n_11 ),
        .I1(\reg_1232[5]_i_2__0_n_8 ),
        .I2(Gx_fu_1589_p2[5]),
        .O(grp_fu_1110_p3[5]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \reg_1232[5]_i_2__0 
       (.I0(Gx_fu_1589_p2[4]),
        .I1(Gx_fu_1589_p2[2]),
        .I2(Gx_fu_1589_p2[0]),
        .I3(Gx_fu_1589_p2[1]),
        .I4(Gx_fu_1589_p2[3]),
        .O(\reg_1232[5]_i_2__0_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \reg_1232[6]_i_1__0 
       (.I0(Gx_fu_1589_p2[6]),
        .I1(\reg_1232[7]_i_3__0_n_8 ),
        .I2(\tmp_78_reg_2324_reg[0]_i_3_n_11 ),
        .O(grp_fu_1110_p3[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \reg_1232[7]_i_1__0 
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(\ap_pipeline_reg_pp0_iter3_exitcond_flatten2_reg_1895_reg_n_8_[0] ),
        .O(reg_12320));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'hAA59)) 
    \reg_1232[7]_i_2__0 
       (.I0(Gx_fu_1589_p2[7]),
        .I1(\reg_1232[7]_i_3__0_n_8 ),
        .I2(Gx_fu_1589_p2[6]),
        .I3(\tmp_78_reg_2324_reg[0]_i_3_n_11 ),
        .O(grp_fu_1110_p3[7]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \reg_1232[7]_i_3__0 
       (.I0(Gx_fu_1589_p2[5]),
        .I1(Gx_fu_1589_p2[3]),
        .I2(Gx_fu_1589_p2[1]),
        .I3(Gx_fu_1589_p2[0]),
        .I4(Gx_fu_1589_p2[2]),
        .I5(Gx_fu_1589_p2[4]),
        .O(\reg_1232[7]_i_3__0_n_8 ));
  FDRE \reg_1232_reg[0] 
       (.C(ap_clk),
        .CE(reg_12320),
        .D(Gx_fu_1589_p2[0]),
        .Q(\tmp_67_reg_2348_reg[7]_0 [0]),
        .R(1'b0));
  CARRY4 \reg_1232_reg[0]_i_1__0 
       (.CI(1'b0),
        .CO({\reg_1232_reg[0]_i_1__0_n_8 ,\reg_1232_reg[0]_i_1__0_n_9 ,\reg_1232_reg[0]_i_1__0_n_10 ,\reg_1232_reg[0]_i_1__0_n_11 }),
        .CYINIT(1'b1),
        .DI(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[3:0]),
        .O(Gx_fu_1589_p2[3:0]),
        .S({\reg_1232[0]_i_2__0_n_8 ,\reg_1232[0]_i_3__0_n_8 ,\reg_1232[0]_i_4__0_n_8 ,\reg_1232[0]_i_5__0_n_8 }));
  FDRE \reg_1232_reg[1] 
       (.C(ap_clk),
        .CE(reg_12320),
        .D(grp_fu_1110_p3[1]),
        .Q(\tmp_67_reg_2348_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \reg_1232_reg[2] 
       (.C(ap_clk),
        .CE(reg_12320),
        .D(grp_fu_1110_p3[2]),
        .Q(\tmp_67_reg_2348_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \reg_1232_reg[3] 
       (.C(ap_clk),
        .CE(reg_12320),
        .D(grp_fu_1110_p3[3]),
        .Q(\tmp_67_reg_2348_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \reg_1232_reg[4] 
       (.C(ap_clk),
        .CE(reg_12320),
        .D(grp_fu_1110_p3[4]),
        .Q(\tmp_67_reg_2348_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \reg_1232_reg[5] 
       (.C(ap_clk),
        .CE(reg_12320),
        .D(grp_fu_1110_p3[5]),
        .Q(\tmp_67_reg_2348_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \reg_1232_reg[6] 
       (.C(ap_clk),
        .CE(reg_12320),
        .D(grp_fu_1110_p3[6]),
        .Q(\tmp_67_reg_2348_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \reg_1232_reg[7] 
       (.C(ap_clk),
        .CE(reg_12320),
        .D(grp_fu_1110_p3[7]),
        .Q(\tmp_67_reg_2348_reg[7]_0 [7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \sum_load_reg_2372[31]_i_1__0 
       (.I0(ap_enable_reg_pp0_iter5),
        .I1(\ap_pipeline_reg_pp0_iter4_exitcond_flatten2_reg_1895_reg_n_8_[0] ),
        .O(\sum_load_reg_2372[31]_i_1__0_n_8 ));
  FDRE \sum_load_reg_2372_reg[0] 
       (.C(ap_clk),
        .CE(\sum_load_reg_2372[31]_i_1__0_n_8 ),
        .D(D[0]),
        .Q(sum_load_reg_2372[0]),
        .R(1'b0));
  FDRE \sum_load_reg_2372_reg[10] 
       (.C(ap_clk),
        .CE(\sum_load_reg_2372[31]_i_1__0_n_8 ),
        .D(D[10]),
        .Q(sum_load_reg_2372[10]),
        .R(1'b0));
  FDRE \sum_load_reg_2372_reg[11] 
       (.C(ap_clk),
        .CE(\sum_load_reg_2372[31]_i_1__0_n_8 ),
        .D(D[11]),
        .Q(sum_load_reg_2372[11]),
        .R(1'b0));
  FDRE \sum_load_reg_2372_reg[12] 
       (.C(ap_clk),
        .CE(\sum_load_reg_2372[31]_i_1__0_n_8 ),
        .D(D[12]),
        .Q(sum_load_reg_2372[12]),
        .R(1'b0));
  FDRE \sum_load_reg_2372_reg[13] 
       (.C(ap_clk),
        .CE(\sum_load_reg_2372[31]_i_1__0_n_8 ),
        .D(D[13]),
        .Q(sum_load_reg_2372[13]),
        .R(1'b0));
  FDRE \sum_load_reg_2372_reg[14] 
       (.C(ap_clk),
        .CE(\sum_load_reg_2372[31]_i_1__0_n_8 ),
        .D(D[14]),
        .Q(sum_load_reg_2372[14]),
        .R(1'b0));
  FDRE \sum_load_reg_2372_reg[15] 
       (.C(ap_clk),
        .CE(\sum_load_reg_2372[31]_i_1__0_n_8 ),
        .D(D[15]),
        .Q(sum_load_reg_2372[15]),
        .R(1'b0));
  FDRE \sum_load_reg_2372_reg[16] 
       (.C(ap_clk),
        .CE(\sum_load_reg_2372[31]_i_1__0_n_8 ),
        .D(D[16]),
        .Q(sum_load_reg_2372[16]),
        .R(1'b0));
  FDRE \sum_load_reg_2372_reg[17] 
       (.C(ap_clk),
        .CE(\sum_load_reg_2372[31]_i_1__0_n_8 ),
        .D(D[17]),
        .Q(sum_load_reg_2372[17]),
        .R(1'b0));
  FDRE \sum_load_reg_2372_reg[18] 
       (.C(ap_clk),
        .CE(\sum_load_reg_2372[31]_i_1__0_n_8 ),
        .D(D[18]),
        .Q(sum_load_reg_2372[18]),
        .R(1'b0));
  FDRE \sum_load_reg_2372_reg[19] 
       (.C(ap_clk),
        .CE(\sum_load_reg_2372[31]_i_1__0_n_8 ),
        .D(D[19]),
        .Q(sum_load_reg_2372[19]),
        .R(1'b0));
  FDRE \sum_load_reg_2372_reg[1] 
       (.C(ap_clk),
        .CE(\sum_load_reg_2372[31]_i_1__0_n_8 ),
        .D(D[1]),
        .Q(sum_load_reg_2372[1]),
        .R(1'b0));
  FDRE \sum_load_reg_2372_reg[20] 
       (.C(ap_clk),
        .CE(\sum_load_reg_2372[31]_i_1__0_n_8 ),
        .D(D[20]),
        .Q(sum_load_reg_2372[20]),
        .R(1'b0));
  FDRE \sum_load_reg_2372_reg[21] 
       (.C(ap_clk),
        .CE(\sum_load_reg_2372[31]_i_1__0_n_8 ),
        .D(D[21]),
        .Q(sum_load_reg_2372[21]),
        .R(1'b0));
  FDRE \sum_load_reg_2372_reg[22] 
       (.C(ap_clk),
        .CE(\sum_load_reg_2372[31]_i_1__0_n_8 ),
        .D(D[22]),
        .Q(sum_load_reg_2372[22]),
        .R(1'b0));
  FDRE \sum_load_reg_2372_reg[23] 
       (.C(ap_clk),
        .CE(\sum_load_reg_2372[31]_i_1__0_n_8 ),
        .D(D[23]),
        .Q(sum_load_reg_2372[23]),
        .R(1'b0));
  FDRE \sum_load_reg_2372_reg[24] 
       (.C(ap_clk),
        .CE(\sum_load_reg_2372[31]_i_1__0_n_8 ),
        .D(D[24]),
        .Q(sum_load_reg_2372[24]),
        .R(1'b0));
  FDRE \sum_load_reg_2372_reg[25] 
       (.C(ap_clk),
        .CE(\sum_load_reg_2372[31]_i_1__0_n_8 ),
        .D(D[25]),
        .Q(sum_load_reg_2372[25]),
        .R(1'b0));
  FDRE \sum_load_reg_2372_reg[26] 
       (.C(ap_clk),
        .CE(\sum_load_reg_2372[31]_i_1__0_n_8 ),
        .D(D[26]),
        .Q(sum_load_reg_2372[26]),
        .R(1'b0));
  FDRE \sum_load_reg_2372_reg[27] 
       (.C(ap_clk),
        .CE(\sum_load_reg_2372[31]_i_1__0_n_8 ),
        .D(D[27]),
        .Q(sum_load_reg_2372[27]),
        .R(1'b0));
  FDRE \sum_load_reg_2372_reg[28] 
       (.C(ap_clk),
        .CE(\sum_load_reg_2372[31]_i_1__0_n_8 ),
        .D(D[28]),
        .Q(sum_load_reg_2372[28]),
        .R(1'b0));
  FDRE \sum_load_reg_2372_reg[29] 
       (.C(ap_clk),
        .CE(\sum_load_reg_2372[31]_i_1__0_n_8 ),
        .D(D[29]),
        .Q(sum_load_reg_2372[29]),
        .R(1'b0));
  FDRE \sum_load_reg_2372_reg[2] 
       (.C(ap_clk),
        .CE(\sum_load_reg_2372[31]_i_1__0_n_8 ),
        .D(D[2]),
        .Q(sum_load_reg_2372[2]),
        .R(1'b0));
  FDRE \sum_load_reg_2372_reg[30] 
       (.C(ap_clk),
        .CE(\sum_load_reg_2372[31]_i_1__0_n_8 ),
        .D(D[30]),
        .Q(sum_load_reg_2372[30]),
        .R(1'b0));
  FDRE \sum_load_reg_2372_reg[31] 
       (.C(ap_clk),
        .CE(\sum_load_reg_2372[31]_i_1__0_n_8 ),
        .D(D[31]),
        .Q(sum_load_reg_2372[31]),
        .R(1'b0));
  FDRE \sum_load_reg_2372_reg[3] 
       (.C(ap_clk),
        .CE(\sum_load_reg_2372[31]_i_1__0_n_8 ),
        .D(D[3]),
        .Q(sum_load_reg_2372[3]),
        .R(1'b0));
  FDRE \sum_load_reg_2372_reg[4] 
       (.C(ap_clk),
        .CE(\sum_load_reg_2372[31]_i_1__0_n_8 ),
        .D(D[4]),
        .Q(sum_load_reg_2372[4]),
        .R(1'b0));
  FDRE \sum_load_reg_2372_reg[5] 
       (.C(ap_clk),
        .CE(\sum_load_reg_2372[31]_i_1__0_n_8 ),
        .D(D[5]),
        .Q(sum_load_reg_2372[5]),
        .R(1'b0));
  FDRE \sum_load_reg_2372_reg[6] 
       (.C(ap_clk),
        .CE(\sum_load_reg_2372[31]_i_1__0_n_8 ),
        .D(D[6]),
        .Q(sum_load_reg_2372[6]),
        .R(1'b0));
  FDRE \sum_load_reg_2372_reg[7] 
       (.C(ap_clk),
        .CE(\sum_load_reg_2372[31]_i_1__0_n_8 ),
        .D(D[7]),
        .Q(sum_load_reg_2372[7]),
        .R(1'b0));
  FDRE \sum_load_reg_2372_reg[8] 
       (.C(ap_clk),
        .CE(\sum_load_reg_2372[31]_i_1__0_n_8 ),
        .D(D[8]),
        .Q(sum_load_reg_2372[8]),
        .R(1'b0));
  FDRE \sum_load_reg_2372_reg[9] 
       (.C(ap_clk),
        .CE(\sum_load_reg_2372[31]_i_1__0_n_8 ),
        .D(D[9]),
        .Q(sum_load_reg_2372[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_10_reg_685[0]_i_17 
       (.I0(DOADO[13]),
        .O(\tmp_12_reg_689_reg[0] ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_10_reg_685[0]_i_24 
       (.I0(DOADO[13]),
        .O(\tmp_6_reg_677_reg[0] ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_10_reg_685[0]_i_9 
       (.I0(DOADO[13]),
        .O(\tmp_12_reg_689_reg[0]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_13_reg_693[0]_i_11 
       (.I0(DOADO[13]),
        .O(\tmp_12_reg_689_reg[0]_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_15_reg_697[0]_i_8 
       (.I0(DOADO[13]),
        .O(\tmp_15_reg_697_reg[0] ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_16_reg_701[0]_i_6 
       (.I0(DOADO[13]),
        .O(\tmp_17_reg_705_reg[0] ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_52_reg_1924[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(exitcond_flatten2_reg_1895),
        .O(sum_addr_1_reg_19530));
  FDRE \tmp_52_reg_1924_reg[0] 
       (.C(ap_clk),
        .CE(sum_addr_1_reg_19530),
        .D(\blkPosX_mid2_v_v_reg_1919[0]_i_2__0_n_8 ),
        .Q(sum_addr_1_reg_1953),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_60_reg_2317[3]_i_2 
       (.I0(Gx_fu_1589_p2[3]),
        .I1(Gy_fu_1614_p2[3]),
        .O(\tmp_60_reg_2317[3]_i_2_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_60_reg_2317[3]_i_3 
       (.I0(Gx_fu_1589_p2[2]),
        .I1(Gy_fu_1614_p2[2]),
        .O(\tmp_60_reg_2317[3]_i_3_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_60_reg_2317[3]_i_4 
       (.I0(Gx_fu_1589_p2[1]),
        .I1(Gy_fu_1614_p2[1]),
        .O(\tmp_60_reg_2317[3]_i_4_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_60_reg_2317[3]_i_5 
       (.I0(Gx_fu_1589_p2[0]),
        .I1(Gy_fu_1614_p2[0]),
        .O(\tmp_60_reg_2317[3]_i_5_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_60_reg_2317[7]_i_10 
       (.I0(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[4]),
        .I1(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[4]),
        .O(\tmp_60_reg_2317[7]_i_10_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_60_reg_2317[7]_i_3 
       (.I0(Gx_fu_1589_p2[7]),
        .I1(Gy_fu_1614_p2[7]),
        .O(\tmp_60_reg_2317[7]_i_3_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_60_reg_2317[7]_i_4 
       (.I0(Gx_fu_1589_p2[6]),
        .I1(Gy_fu_1614_p2[6]),
        .O(\tmp_60_reg_2317[7]_i_4_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_60_reg_2317[7]_i_5 
       (.I0(Gx_fu_1589_p2[5]),
        .I1(Gy_fu_1614_p2[5]),
        .O(\tmp_60_reg_2317[7]_i_5_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_60_reg_2317[7]_i_6 
       (.I0(Gx_fu_1589_p2[4]),
        .I1(Gy_fu_1614_p2[4]),
        .O(\tmp_60_reg_2317[7]_i_6_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_60_reg_2317[7]_i_7 
       (.I0(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[7]),
        .I1(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[7]),
        .O(\tmp_60_reg_2317[7]_i_7_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_60_reg_2317[7]_i_8 
       (.I0(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[6]),
        .I1(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[6]),
        .O(\tmp_60_reg_2317[7]_i_8_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_60_reg_2317[7]_i_9 
       (.I0(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[5]),
        .I1(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[5]),
        .O(\tmp_60_reg_2317[7]_i_9_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_60_reg_2317[9]_i_2 
       (.I0(\tmp_78_reg_2324_reg[0]_i_3_n_11 ),
        .I1(\tmp_78_reg_2324_reg[0]_i_4_n_11 ),
        .O(\tmp_60_reg_2317[9]_i_2_n_8 ));
  FDRE \tmp_60_reg_2317_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_78_reg_2324[0]_i_1_n_8 ),
        .D(tmp_60_fu_1629_p2[0]),
        .Q(tmp_60_reg_2317[0]),
        .R(1'b0));
  FDRE \tmp_60_reg_2317_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_78_reg_2324[0]_i_1_n_8 ),
        .D(tmp_60_fu_1629_p2[1]),
        .Q(tmp_60_reg_2317[1]),
        .R(1'b0));
  FDRE \tmp_60_reg_2317_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_78_reg_2324[0]_i_1_n_8 ),
        .D(tmp_60_fu_1629_p2[2]),
        .Q(tmp_60_reg_2317[2]),
        .R(1'b0));
  FDRE \tmp_60_reg_2317_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_78_reg_2324[0]_i_1_n_8 ),
        .D(tmp_60_fu_1629_p2[3]),
        .Q(tmp_60_reg_2317[3]),
        .R(1'b0));
  CARRY4 \tmp_60_reg_2317_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp_60_reg_2317_reg[3]_i_1_n_8 ,\tmp_60_reg_2317_reg[3]_i_1_n_9 ,\tmp_60_reg_2317_reg[3]_i_1_n_10 ,\tmp_60_reg_2317_reg[3]_i_1_n_11 }),
        .CYINIT(1'b1),
        .DI(Gx_fu_1589_p2[3:0]),
        .O(tmp_60_fu_1629_p2[3:0]),
        .S({\tmp_60_reg_2317[3]_i_2_n_8 ,\tmp_60_reg_2317[3]_i_3_n_8 ,\tmp_60_reg_2317[3]_i_4_n_8 ,\tmp_60_reg_2317[3]_i_5_n_8 }));
  FDRE \tmp_60_reg_2317_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_78_reg_2324[0]_i_1_n_8 ),
        .D(tmp_60_fu_1629_p2[4]),
        .Q(tmp_60_reg_2317[4]),
        .R(1'b0));
  FDRE \tmp_60_reg_2317_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_78_reg_2324[0]_i_1_n_8 ),
        .D(tmp_60_fu_1629_p2[5]),
        .Q(tmp_60_reg_2317[5]),
        .R(1'b0));
  FDRE \tmp_60_reg_2317_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_78_reg_2324[0]_i_1_n_8 ),
        .D(tmp_60_fu_1629_p2[6]),
        .Q(tmp_60_reg_2317[6]),
        .R(1'b0));
  FDRE \tmp_60_reg_2317_reg[7] 
       (.C(ap_clk),
        .CE(\tmp_78_reg_2324[0]_i_1_n_8 ),
        .D(tmp_60_fu_1629_p2[7]),
        .Q(tmp_60_reg_2317[7]),
        .R(1'b0));
  CARRY4 \tmp_60_reg_2317_reg[7]_i_1 
       (.CI(\tmp_60_reg_2317_reg[3]_i_1_n_8 ),
        .CO({\tmp_60_reg_2317_reg[7]_i_1_n_8 ,\tmp_60_reg_2317_reg[7]_i_1_n_9 ,\tmp_60_reg_2317_reg[7]_i_1_n_10 ,\tmp_60_reg_2317_reg[7]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI(Gx_fu_1589_p2[7:4]),
        .O(tmp_60_fu_1629_p2[7:4]),
        .S({\tmp_60_reg_2317[7]_i_3_n_8 ,\tmp_60_reg_2317[7]_i_4_n_8 ,\tmp_60_reg_2317[7]_i_5_n_8 ,\tmp_60_reg_2317[7]_i_6_n_8 }));
  CARRY4 \tmp_60_reg_2317_reg[7]_i_2 
       (.CI(\reg_1232_reg[0]_i_1__0_n_8 ),
        .CO({\tmp_60_reg_2317_reg[7]_i_2_n_8 ,\tmp_60_reg_2317_reg[7]_i_2_n_9 ,\tmp_60_reg_2317_reg[7]_i_2_n_10 ,\tmp_60_reg_2317_reg[7]_i_2_n_11 }),
        .CYINIT(1'b0),
        .DI(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[7:4]),
        .O(Gx_fu_1589_p2[7:4]),
        .S({\tmp_60_reg_2317[7]_i_7_n_8 ,\tmp_60_reg_2317[7]_i_8_n_8 ,\tmp_60_reg_2317[7]_i_9_n_8 ,\tmp_60_reg_2317[7]_i_10_n_8 }));
  FDRE \tmp_60_reg_2317_reg[8] 
       (.C(ap_clk),
        .CE(\tmp_78_reg_2324[0]_i_1_n_8 ),
        .D(tmp_60_fu_1629_p2[8]),
        .Q(tmp_60_reg_2317[8]),
        .R(1'b0));
  FDRE \tmp_60_reg_2317_reg[9] 
       (.C(ap_clk),
        .CE(\tmp_78_reg_2324[0]_i_1_n_8 ),
        .D(tmp_60_fu_1629_p2[9]),
        .Q(tmp_60_reg_2317[9]),
        .R(1'b0));
  CARRY4 \tmp_60_reg_2317_reg[9]_i_1 
       (.CI(\tmp_60_reg_2317_reg[7]_i_1_n_8 ),
        .CO({\NLW_tmp_60_reg_2317_reg[9]_i_1_CO_UNCONNECTED [3:1],\tmp_60_reg_2317_reg[9]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\tmp_78_reg_2324_reg[0]_i_3_n_11 }),
        .O({\NLW_tmp_60_reg_2317_reg[9]_i_1_O_UNCONNECTED [3:2],tmp_60_fu_1629_p2[9:8]}),
        .S({1'b0,1'b0,1'b1,\tmp_60_reg_2317[9]_i_2_n_8 }));
  LUT3 #(
    .INIT(8'h0D)) 
    \tmp_65_reg_2360[7]_i_1 
       (.I0(\tmp_78_reg_2324_reg_n_8_[0] ),
        .I1(\or_cond_reg_2328_reg_n_8_[0] ),
        .I2(\ap_pipeline_reg_pp0_iter4_exitcond_flatten2_reg_1895_reg_n_8_[0] ),
        .O(\tmp_65_reg_2360[7]_i_1_n_8 ));
  FDRE \tmp_65_reg_2360_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_65_reg_2360[7]_i_1_n_8 ),
        .D(\tmp_67_reg_2348_reg[7]_0 [0]),
        .Q(tmp_65_reg_2360_reg__0[0]),
        .R(1'b0));
  FDRE \tmp_65_reg_2360_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_65_reg_2360[7]_i_1_n_8 ),
        .D(\tmp_67_reg_2348_reg[7]_0 [1]),
        .Q(tmp_65_reg_2360_reg__0[1]),
        .R(1'b0));
  FDRE \tmp_65_reg_2360_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_65_reg_2360[7]_i_1_n_8 ),
        .D(\tmp_67_reg_2348_reg[7]_0 [2]),
        .Q(tmp_65_reg_2360_reg__0[2]),
        .R(1'b0));
  FDRE \tmp_65_reg_2360_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_65_reg_2360[7]_i_1_n_8 ),
        .D(\tmp_67_reg_2348_reg[7]_0 [3]),
        .Q(tmp_65_reg_2360_reg__0[3]),
        .R(1'b0));
  FDRE \tmp_65_reg_2360_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_65_reg_2360[7]_i_1_n_8 ),
        .D(\tmp_67_reg_2348_reg[7]_0 [4]),
        .Q(tmp_65_reg_2360_reg__0[4]),
        .R(1'b0));
  FDRE \tmp_65_reg_2360_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_65_reg_2360[7]_i_1_n_8 ),
        .D(\tmp_67_reg_2348_reg[7]_0 [5]),
        .Q(tmp_65_reg_2360_reg__0[5]),
        .R(1'b0));
  FDRE \tmp_65_reg_2360_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_65_reg_2360[7]_i_1_n_8 ),
        .D(\tmp_67_reg_2348_reg[7]_0 [6]),
        .Q(tmp_65_reg_2360_reg__0[6]),
        .R(1'b0));
  FDRE \tmp_65_reg_2360_reg[7] 
       (.C(ap_clk),
        .CE(\tmp_65_reg_2360[7]_i_1_n_8 ),
        .D(\tmp_67_reg_2348_reg[7]_0 [7]),
        .Q(tmp_65_reg_2360_reg__0[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h0B)) 
    \tmp_66_reg_2400[0]_i_1 
       (.I0(\ap_pipeline_reg_pp0_iter5_or_cond_reg_2328_reg_n_8_[0] ),
        .I1(\ap_pipeline_reg_pp0_iter5_tmp_78_reg_2324_reg_n_8_[0] ),
        .I2(\ap_pipeline_reg_pp0_iter5_exitcond_flatten2_reg_1895_reg_n_8_[0] ),
        .O(abs_reg_23930));
  LUT5 #(
    .INIT(32'h85202085)) 
    \tmp_66_reg_2400[0]_i_10 
       (.I0(q0_reg_5[0]),
        .I1(ap_pipeline_reg_pp0_iter5_abscond1_reg_2337),
        .I2(ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310[0]),
        .I3(q0_reg_5[1]),
        .I4(ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310[1]),
        .O(\tmp_66_reg_2400[0]_i_10_n_8 ));
  LUT5 #(
    .INIT(32'h400B0000)) 
    \tmp_66_reg_2400[0]_i_3 
       (.I0(ap_pipeline_reg_pp0_iter5_abscond1_reg_2337),
        .I1(\tmp_69_reg_2384[0]_i_11_n_8 ),
        .I2(ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310[7]),
        .I3(ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310[6]),
        .I4(q0_reg_5[6]),
        .O(\tmp_66_reg_2400[0]_i_3_n_8 ));
  LUT6 #(
    .INIT(64'h55DCEAAF4000008C)) 
    \tmp_66_reg_2400[0]_i_4 
       (.I0(ap_pipeline_reg_pp0_iter5_abscond1_reg_2337),
        .I1(q0_reg_5[4]),
        .I2(\abs2_reg_2377[7]_i_2_n_8 ),
        .I3(ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310[4]),
        .I4(ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310[5]),
        .I5(q0_reg_5[5]),
        .O(\tmp_66_reg_2400[0]_i_4_n_8 ));
  LUT6 #(
    .INIT(64'h55DCEAAF4000008C)) 
    \tmp_66_reg_2400[0]_i_5 
       (.I0(ap_pipeline_reg_pp0_iter5_abscond1_reg_2337),
        .I1(q0_reg_5[2]),
        .I2(\tmp_69_reg_2384[0]_i_12_n_8 ),
        .I3(ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310[2]),
        .I4(ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310[3]),
        .I5(q0_reg_5[3]),
        .O(\tmp_66_reg_2400[0]_i_5_n_8 ));
  LUT5 #(
    .INIT(32'h3ACF000A)) 
    \tmp_66_reg_2400[0]_i_6 
       (.I0(q0_reg_5[0]),
        .I1(ap_pipeline_reg_pp0_iter5_abscond1_reg_2337),
        .I2(ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310[0]),
        .I3(ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310[1]),
        .I4(q0_reg_5[1]),
        .O(\tmp_66_reg_2400[0]_i_6_n_8 ));
  LUT5 #(
    .INIT(32'h09096081)) 
    \tmp_66_reg_2400[0]_i_7 
       (.I0(q0_reg_5[6]),
        .I1(ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310[6]),
        .I2(ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310[7]),
        .I3(\tmp_69_reg_2384[0]_i_11_n_8 ),
        .I4(ap_pipeline_reg_pp0_iter5_abscond1_reg_2337),
        .O(\tmp_66_reg_2400[0]_i_7_n_8 ));
  LUT6 #(
    .INIT(64'h82141482960000C3)) 
    \tmp_66_reg_2400[0]_i_8 
       (.I0(ap_pipeline_reg_pp0_iter5_abscond1_reg_2337),
        .I1(ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310[5]),
        .I2(q0_reg_5[5]),
        .I3(q0_reg_5[4]),
        .I4(ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310[4]),
        .I5(\abs2_reg_2377[7]_i_2_n_8 ),
        .O(\tmp_66_reg_2400[0]_i_8_n_8 ));
  LUT6 #(
    .INIT(64'h82141482960000C3)) 
    \tmp_66_reg_2400[0]_i_9 
       (.I0(ap_pipeline_reg_pp0_iter5_abscond1_reg_2337),
        .I1(ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310[3]),
        .I2(q0_reg_5[3]),
        .I3(q0_reg_5[2]),
        .I4(ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310[2]),
        .I5(\tmp_69_reg_2384[0]_i_12_n_8 ),
        .O(\tmp_66_reg_2400[0]_i_9_n_8 ));
  FDRE \tmp_66_reg_2400_reg[0] 
       (.C(ap_clk),
        .CE(abs_reg_23930),
        .D(tmp_66_fu_1723_p2),
        .Q(\tmp_66_reg_2400_reg_n_8_[0] ),
        .R(1'b0));
  CARRY4 \tmp_66_reg_2400_reg[0]_i_2 
       (.CI(1'b0),
        .CO({tmp_66_fu_1723_p2,\tmp_66_reg_2400_reg[0]_i_2_n_9 ,\tmp_66_reg_2400_reg[0]_i_2_n_10 ,\tmp_66_reg_2400_reg[0]_i_2_n_11 }),
        .CYINIT(1'b0),
        .DI({\tmp_66_reg_2400[0]_i_3_n_8 ,\tmp_66_reg_2400[0]_i_4_n_8 ,\tmp_66_reg_2400[0]_i_5_n_8 ,\tmp_66_reg_2400[0]_i_6_n_8 }),
        .O(\NLW_tmp_66_reg_2400_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_66_reg_2400[0]_i_7_n_8 ,\tmp_66_reg_2400[0]_i_8_n_8 ,\tmp_66_reg_2400[0]_i_9_n_8 ,\tmp_66_reg_2400[0]_i_10_n_8 }));
  LUT3 #(
    .INIT(8'h02)) 
    \tmp_67_reg_2348[7]_i_1 
       (.I0(\tmp_78_reg_2324_reg_n_8_[0] ),
        .I1(\ap_pipeline_reg_pp0_iter4_exitcond_flatten2_reg_1895_reg_n_8_[0] ),
        .I2(\or_cond_reg_2328_reg_n_8_[0] ),
        .O(\tmp_67_reg_2348[7]_i_1_n_8 ));
  FDRE \tmp_67_reg_2348_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_67_reg_2348[7]_i_1_n_8 ),
        .D(\tmp_67_reg_2348_reg[7]_0 [0]),
        .Q(tmp_67_reg_2348_reg__0[0]),
        .R(1'b0));
  FDRE \tmp_67_reg_2348_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_67_reg_2348[7]_i_1_n_8 ),
        .D(\tmp_67_reg_2348_reg[7]_0 [1]),
        .Q(tmp_67_reg_2348_reg__0[1]),
        .R(1'b0));
  FDRE \tmp_67_reg_2348_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_67_reg_2348[7]_i_1_n_8 ),
        .D(\tmp_67_reg_2348_reg[7]_0 [2]),
        .Q(tmp_67_reg_2348_reg__0[2]),
        .R(1'b0));
  FDRE \tmp_67_reg_2348_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_67_reg_2348[7]_i_1_n_8 ),
        .D(\tmp_67_reg_2348_reg[7]_0 [3]),
        .Q(tmp_67_reg_2348_reg__0[3]),
        .R(1'b0));
  FDRE \tmp_67_reg_2348_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_67_reg_2348[7]_i_1_n_8 ),
        .D(\tmp_67_reg_2348_reg[7]_0 [4]),
        .Q(tmp_67_reg_2348_reg__0[4]),
        .R(1'b0));
  FDRE \tmp_67_reg_2348_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_67_reg_2348[7]_i_1_n_8 ),
        .D(\tmp_67_reg_2348_reg[7]_0 [5]),
        .Q(tmp_67_reg_2348_reg__0[5]),
        .R(1'b0));
  FDRE \tmp_67_reg_2348_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_67_reg_2348[7]_i_1_n_8 ),
        .D(\tmp_67_reg_2348_reg[7]_0 [6]),
        .Q(tmp_67_reg_2348_reg__0[6]),
        .R(1'b0));
  FDRE \tmp_67_reg_2348_reg[7] 
       (.C(ap_clk),
        .CE(\tmp_67_reg_2348[7]_i_1_n_8 ),
        .D(\tmp_67_reg_2348_reg[7]_0 [7]),
        .Q(tmp_67_reg_2348_reg__0[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h02)) 
    \tmp_69_reg_2384[0]_i_1 
       (.I0(\ap_pipeline_reg_pp0_iter5_tmp_78_reg_2324_reg_n_8_[0] ),
        .I1(\ap_pipeline_reg_pp0_iter5_or_cond_reg_2328_reg_n_8_[0] ),
        .I2(\ap_pipeline_reg_pp0_iter5_exitcond_flatten2_reg_1895_reg_n_8_[0] ),
        .O(abs2_reg_23770));
  LUT5 #(
    .INIT(32'h85202085)) 
    \tmp_69_reg_2384[0]_i_10 
       (.I0(q0_reg_5[0]),
        .I1(ap_pipeline_reg_pp0_iter5_abscond3_reg_2332),
        .I2(ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310[0]),
        .I3(q0_reg_5[1]),
        .I4(ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310[1]),
        .O(\tmp_69_reg_2384[0]_i_10_n_8 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tmp_69_reg_2384[0]_i_11 
       (.I0(ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310[4]),
        .I1(ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310[2]),
        .I2(ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310[0]),
        .I3(ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310[1]),
        .I4(ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310[3]),
        .I5(ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310[5]),
        .O(\tmp_69_reg_2384[0]_i_11_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_69_reg_2384[0]_i_12 
       (.I0(ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310[0]),
        .I1(ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310[1]),
        .O(\tmp_69_reg_2384[0]_i_12_n_8 ));
  LUT5 #(
    .INIT(32'h400B0000)) 
    \tmp_69_reg_2384[0]_i_3 
       (.I0(ap_pipeline_reg_pp0_iter5_abscond3_reg_2332),
        .I1(\tmp_69_reg_2384[0]_i_11_n_8 ),
        .I2(ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310[7]),
        .I3(ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310[6]),
        .I4(q0_reg_5[6]),
        .O(\tmp_69_reg_2384[0]_i_3_n_8 ));
  LUT6 #(
    .INIT(64'h55DCEAAF4000008C)) 
    \tmp_69_reg_2384[0]_i_4 
       (.I0(ap_pipeline_reg_pp0_iter5_abscond3_reg_2332),
        .I1(q0_reg_5[4]),
        .I2(\abs2_reg_2377[7]_i_2_n_8 ),
        .I3(ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310[4]),
        .I4(ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310[5]),
        .I5(q0_reg_5[5]),
        .O(\tmp_69_reg_2384[0]_i_4_n_8 ));
  LUT6 #(
    .INIT(64'h55DCEAAF4000008C)) 
    \tmp_69_reg_2384[0]_i_5 
       (.I0(ap_pipeline_reg_pp0_iter5_abscond3_reg_2332),
        .I1(q0_reg_5[2]),
        .I2(\tmp_69_reg_2384[0]_i_12_n_8 ),
        .I3(ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310[2]),
        .I4(ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310[3]),
        .I5(q0_reg_5[3]),
        .O(\tmp_69_reg_2384[0]_i_5_n_8 ));
  LUT5 #(
    .INIT(32'h3ACF000A)) 
    \tmp_69_reg_2384[0]_i_6 
       (.I0(q0_reg_5[0]),
        .I1(ap_pipeline_reg_pp0_iter5_abscond3_reg_2332),
        .I2(ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310[0]),
        .I3(ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310[1]),
        .I4(q0_reg_5[1]),
        .O(\tmp_69_reg_2384[0]_i_6_n_8 ));
  LUT5 #(
    .INIT(32'h09096081)) 
    \tmp_69_reg_2384[0]_i_7 
       (.I0(q0_reg_5[6]),
        .I1(ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310[6]),
        .I2(ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310[7]),
        .I3(\tmp_69_reg_2384[0]_i_11_n_8 ),
        .I4(ap_pipeline_reg_pp0_iter5_abscond3_reg_2332),
        .O(\tmp_69_reg_2384[0]_i_7_n_8 ));
  LUT6 #(
    .INIT(64'h82141482960000C3)) 
    \tmp_69_reg_2384[0]_i_8 
       (.I0(ap_pipeline_reg_pp0_iter5_abscond3_reg_2332),
        .I1(ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310[5]),
        .I2(q0_reg_5[5]),
        .I3(q0_reg_5[4]),
        .I4(ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310[4]),
        .I5(\abs2_reg_2377[7]_i_2_n_8 ),
        .O(\tmp_69_reg_2384[0]_i_8_n_8 ));
  LUT6 #(
    .INIT(64'h82141482960000C3)) 
    \tmp_69_reg_2384[0]_i_9 
       (.I0(ap_pipeline_reg_pp0_iter5_abscond3_reg_2332),
        .I1(ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310[3]),
        .I2(q0_reg_5[3]),
        .I3(q0_reg_5[2]),
        .I4(ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310[2]),
        .I5(\tmp_69_reg_2384[0]_i_12_n_8 ),
        .O(\tmp_69_reg_2384[0]_i_9_n_8 ));
  FDRE \tmp_69_reg_2384_reg[0] 
       (.C(ap_clk),
        .CE(abs2_reg_23770),
        .D(tmp_69_fu_1707_p2),
        .Q(\tmp_69_reg_2384_reg_n_8_[0] ),
        .R(1'b0));
  CARRY4 \tmp_69_reg_2384_reg[0]_i_2 
       (.CI(1'b0),
        .CO({tmp_69_fu_1707_p2,\tmp_69_reg_2384_reg[0]_i_2_n_9 ,\tmp_69_reg_2384_reg[0]_i_2_n_10 ,\tmp_69_reg_2384_reg[0]_i_2_n_11 }),
        .CYINIT(1'b0),
        .DI({\tmp_69_reg_2384[0]_i_3_n_8 ,\tmp_69_reg_2384[0]_i_4_n_8 ,\tmp_69_reg_2384[0]_i_5_n_8 ,\tmp_69_reg_2384[0]_i_6_n_8 }),
        .O(\NLW_tmp_69_reg_2384_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_69_reg_2384[0]_i_7_n_8 ,\tmp_69_reg_2384[0]_i_8_n_8 ,\tmp_69_reg_2384[0]_i_9_n_8 ,\tmp_69_reg_2384[0]_i_10_n_8 }));
  LUT6 #(
    .INIT(64'hFFFFFBFA0000080A)) 
    \tmp_70_reg_2418[0]_i_1 
       (.I0(q0_reg_4),
        .I1(\ap_pipeline_reg_pp0_iter6_or_cond_reg_2328_reg_n_8_[0] ),
        .I2(\tmp_66_reg_2400_reg_n_8_[0] ),
        .I3(\ap_pipeline_reg_pp0_iter6_tmp_78_reg_2324_reg_n_8_[0] ),
        .I4(\ap_pipeline_reg_pp0_iter6_exitcond_flatten2_reg_1895_reg_n_8_[0] ),
        .I5(\tmp_70_reg_2418_reg_n_8_[0] ),
        .O(\tmp_70_reg_2418[0]_i_1_n_8 ));
  FDRE \tmp_70_reg_2418_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_70_reg_2418[0]_i_1_n_8 ),
        .Q(\tmp_70_reg_2418_reg_n_8_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \tmp_71_reg_2409[0]_i_1 
       (.I0(CO),
        .I1(\ap_pipeline_reg_pp0_iter6_exitcond_flatten2_reg_1895_reg_n_8_[0] ),
        .I2(\ap_pipeline_reg_pp0_iter6_or_cond_reg_2328_reg_n_8_[0] ),
        .I3(\ap_pipeline_reg_pp0_iter6_tmp_78_reg_2324_reg_n_8_[0] ),
        .I4(\tmp_69_reg_2384_reg_n_8_[0] ),
        .I5(\tmp_71_reg_2409_reg_n_8_[0] ),
        .O(\tmp_71_reg_2409[0]_i_1_n_8 ));
  FDRE \tmp_71_reg_2409_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_71_reg_2409[0]_i_1_n_8 ),
        .Q(\tmp_71_reg_2409_reg_n_8_[0] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_72_reg_2436[0]_i_1 
       (.I0(\tmp_72_reg_2436_reg_n_8_[0] ),
        .I1(\tmp_72_reg_2436[0]_i_2_n_8 ),
        .I2(q0_reg_3),
        .O(\tmp_72_reg_2436[0]_i_1_n_8 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_72_reg_2436[0]_i_10 
       (.I0(\ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0 [7]),
        .I1(DOBDO[7]),
        .I2(\ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0 [6]),
        .I3(DOBDO[6]),
        .O(\tmp_72_reg_2436_reg[0]_0 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_72_reg_2436[0]_i_11 
       (.I0(\ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0 [5]),
        .I1(DOBDO[5]),
        .I2(\ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0 [4]),
        .I3(DOBDO[4]),
        .O(\tmp_72_reg_2436_reg[0]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_72_reg_2436[0]_i_12 
       (.I0(\ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0 [3]),
        .I1(DOBDO[3]),
        .I2(\ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0 [2]),
        .I3(DOBDO[2]),
        .O(\tmp_72_reg_2436_reg[0]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_72_reg_2436[0]_i_13 
       (.I0(\ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0 [1]),
        .I1(DOBDO[1]),
        .I2(\ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0 [0]),
        .I3(DOBDO[0]),
        .O(\tmp_72_reg_2436_reg[0]_0 [0]));
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    \tmp_72_reg_2436[0]_i_2 
       (.I0(\ap_pipeline_reg_pp0_iter7_or_cond_reg_2328_reg_n_8_[0] ),
        .I1(\ap_pipeline_reg_pp0_iter7_tmp_78_reg_2324_reg_n_8_[0] ),
        .I2(\ap_pipeline_reg_pp0_iter7_tmp_66_reg_2400_reg_n_8_[0] ),
        .I3(\ap_pipeline_reg_pp0_iter7_exitcond_flatten2_reg_1895_reg_n_8_[0] ),
        .I4(\tmp_70_reg_2418_reg_n_8_[0] ),
        .O(\tmp_72_reg_2436[0]_i_2_n_8 ));
  FDRE \tmp_72_reg_2436_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_72_reg_2436[0]_i_1_n_8 ),
        .Q(\tmp_72_reg_2436_reg_n_8_[0] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_73_reg_2427[0]_i_1 
       (.I0(q0_reg_2),
        .I1(q0_reg_i_22_n_8),
        .I2(\tmp_71_reg_2409_reg_n_8_[0] ),
        .I3(tmp_73_reg_2427),
        .O(\tmp_73_reg_2427[0]_i_1_n_8 ));
  FDRE \tmp_73_reg_2427_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_73_reg_2427[0]_i_1_n_8 ),
        .Q(tmp_73_reg_2427),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFBFAF000080A0)) 
    \tmp_74_reg_2450[0]_i_1 
       (.I0(tmp_74_fu_1775_p2),
        .I1(\ap_pipeline_reg_pp0_iter8_or_cond_reg_2328_reg_n_8_[0] ),
        .I2(\tmp_74_reg_2450[0]_i_3_n_8 ),
        .I3(\ap_pipeline_reg_pp0_iter8_tmp_78_reg_2324_reg_n_8_[0] ),
        .I4(\tmp_72_reg_2436_reg_n_8_[0] ),
        .I5(tmp_74_reg_2450),
        .O(\tmp_74_reg_2450[0]_i_1_n_8 ));
  LUT3 #(
    .INIT(8'h01)) 
    \tmp_74_reg_2450[0]_i_3 
       (.I0(\ap_pipeline_reg_pp0_iter8_tmp_66_reg_2400_reg_n_8_[0] ),
        .I1(\ap_pipeline_reg_pp0_iter8_tmp_70_reg_2418_reg_n_8_[0] ),
        .I2(\ap_pipeline_reg_pp0_iter8_exitcond_flatten2_reg_1895_reg_n_8_[0] ),
        .O(\tmp_74_reg_2450[0]_i_3_n_8 ));
  FDRE \tmp_74_reg_2450_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_74_reg_2450[0]_i_1_n_8 ),
        .Q(tmp_74_reg_2450),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_75_reg_2445[0]_i_1 
       (.I0(tmp_75_fu_1766_p2),
        .I1(\tmp_75_reg_2445[0]_i_3_n_8 ),
        .I2(tmp_73_reg_2427),
        .I3(tmp_75_reg_2445),
        .O(\tmp_75_reg_2445[0]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'h00000100)) 
    \tmp_75_reg_2445[0]_i_3 
       (.I0(ap_pipeline_reg_pp0_iter8_tmp_69_reg_2384),
        .I1(\ap_pipeline_reg_pp0_iter8_or_cond_reg_2328_reg_n_8_[0] ),
        .I2(ap_pipeline_reg_pp0_iter8_tmp_71_reg_2409),
        .I3(\ap_pipeline_reg_pp0_iter8_tmp_78_reg_2324_reg_n_8_[0] ),
        .I4(\ap_pipeline_reg_pp0_iter8_exitcond_flatten2_reg_1895_reg_n_8_[0] ),
        .O(\tmp_75_reg_2445[0]_i_3_n_8 ));
  FDRE \tmp_75_reg_2445_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_75_reg_2445[0]_i_1_n_8 ),
        .Q(tmp_75_reg_2445),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_77_reg_2310[3]_i_2 
       (.I0(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[3]),
        .I1(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[3]),
        .O(\tmp_77_reg_2310[3]_i_2_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_77_reg_2310[3]_i_3 
       (.I0(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[2]),
        .I1(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[2]),
        .O(\tmp_77_reg_2310[3]_i_3_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_77_reg_2310[3]_i_4 
       (.I0(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[1]),
        .I1(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[1]),
        .O(\tmp_77_reg_2310[3]_i_4_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_77_reg_2310[3]_i_5 
       (.I0(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[0]),
        .I1(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[0]),
        .O(\tmp_77_reg_2310[3]_i_5_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_77_reg_2310[7]_i_2 
       (.I0(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[7]),
        .I1(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[7]),
        .O(\tmp_77_reg_2310[7]_i_2_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_77_reg_2310[7]_i_3 
       (.I0(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[6]),
        .I1(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[6]),
        .O(\tmp_77_reg_2310[7]_i_3_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_77_reg_2310[7]_i_4 
       (.I0(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[5]),
        .I1(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[5]),
        .O(\tmp_77_reg_2310[7]_i_4_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_77_reg_2310[7]_i_5 
       (.I0(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[4]),
        .I1(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[4]),
        .O(\tmp_77_reg_2310[7]_i_5_n_8 ));
  FDRE \tmp_77_reg_2310_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_78_reg_2324[0]_i_1_n_8 ),
        .D(Gy_fu_1614_p2[0]),
        .Q(tmp_77_reg_2310[0]),
        .R(1'b0));
  FDRE \tmp_77_reg_2310_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_78_reg_2324[0]_i_1_n_8 ),
        .D(Gy_fu_1614_p2[1]),
        .Q(tmp_77_reg_2310[1]),
        .R(1'b0));
  FDRE \tmp_77_reg_2310_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_78_reg_2324[0]_i_1_n_8 ),
        .D(Gy_fu_1614_p2[2]),
        .Q(tmp_77_reg_2310[2]),
        .R(1'b0));
  FDRE \tmp_77_reg_2310_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_78_reg_2324[0]_i_1_n_8 ),
        .D(Gy_fu_1614_p2[3]),
        .Q(tmp_77_reg_2310[3]),
        .R(1'b0));
  CARRY4 \tmp_77_reg_2310_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp_77_reg_2310_reg[3]_i_1_n_8 ,\tmp_77_reg_2310_reg[3]_i_1_n_9 ,\tmp_77_reg_2310_reg[3]_i_1_n_10 ,\tmp_77_reg_2310_reg[3]_i_1_n_11 }),
        .CYINIT(1'b1),
        .DI(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[3:0]),
        .O(Gy_fu_1614_p2[3:0]),
        .S({\tmp_77_reg_2310[3]_i_2_n_8 ,\tmp_77_reg_2310[3]_i_3_n_8 ,\tmp_77_reg_2310[3]_i_4_n_8 ,\tmp_77_reg_2310[3]_i_5_n_8 }));
  FDRE \tmp_77_reg_2310_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_78_reg_2324[0]_i_1_n_8 ),
        .D(Gy_fu_1614_p2[4]),
        .Q(tmp_77_reg_2310[4]),
        .R(1'b0));
  FDRE \tmp_77_reg_2310_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_78_reg_2324[0]_i_1_n_8 ),
        .D(Gy_fu_1614_p2[5]),
        .Q(tmp_77_reg_2310[5]),
        .R(1'b0));
  FDRE \tmp_77_reg_2310_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_78_reg_2324[0]_i_1_n_8 ),
        .D(Gy_fu_1614_p2[6]),
        .Q(tmp_77_reg_2310[6]),
        .R(1'b0));
  FDRE \tmp_77_reg_2310_reg[7] 
       (.C(ap_clk),
        .CE(\tmp_78_reg_2324[0]_i_1_n_8 ),
        .D(Gy_fu_1614_p2[7]),
        .Q(tmp_77_reg_2310[7]),
        .R(1'b0));
  CARRY4 \tmp_77_reg_2310_reg[7]_i_1 
       (.CI(\tmp_77_reg_2310_reg[3]_i_1_n_8 ),
        .CO({\tmp_77_reg_2310_reg[7]_i_1_n_8 ,\tmp_77_reg_2310_reg[7]_i_1_n_9 ,\tmp_77_reg_2310_reg[7]_i_1_n_10 ,\tmp_77_reg_2310_reg[7]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI(ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[7:4]),
        .O(Gy_fu_1614_p2[7:4]),
        .S({\tmp_77_reg_2310[7]_i_2_n_8 ,\tmp_77_reg_2310[7]_i_3_n_8 ,\tmp_77_reg_2310[7]_i_4_n_8 ,\tmp_77_reg_2310[7]_i_5_n_8 }));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_78_reg_2324[0]_i_1 
       (.I0(\ap_pipeline_reg_pp0_iter3_exitcond_flatten2_reg_1895_reg_n_8_[0] ),
        .O(\tmp_78_reg_2324[0]_i_1_n_8 ));
  LUT2 #(
    .INIT(4'h7)) 
    \tmp_78_reg_2324[0]_i_2 
       (.I0(\tmp_78_reg_2324_reg[0]_i_3_n_11 ),
        .I1(\tmp_78_reg_2324_reg[0]_i_4_n_11 ),
        .O(tmp_78_fu_1641_p3));
  FDRE \tmp_78_reg_2324_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_78_reg_2324[0]_i_1_n_8 ),
        .D(tmp_78_fu_1641_p3),
        .Q(\tmp_78_reg_2324_reg_n_8_[0] ),
        .R(1'b0));
  CARRY4 \tmp_78_reg_2324_reg[0]_i_3 
       (.CI(\tmp_60_reg_2317_reg[7]_i_2_n_8 ),
        .CO({\NLW_tmp_78_reg_2324_reg[0]_i_3_CO_UNCONNECTED [3:1],\tmp_78_reg_2324_reg[0]_i_3_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_78_reg_2324_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \tmp_78_reg_2324_reg[0]_i_4 
       (.CI(\tmp_77_reg_2310_reg[7]_i_1_n_8 ),
        .CO({\NLW_tmp_78_reg_2324_reg[0]_i_4_CO_UNCONNECTED [3:1],\tmp_78_reg_2324_reg[0]_i_4_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_78_reg_2324_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_79_reg_2214[0]_i_1 
       (.I0(tmp_79_reg_2214),
        .I1(\ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895_reg_n_8_[0] ),
        .I2(\tmp_79_reg_2214_reg[0]_0 [2]),
        .O(\tmp_79_reg_2214[0]_i_1_n_8 ));
  FDRE \tmp_79_reg_2214_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_79_reg_2214[0]_i_1_n_8 ),
        .Q(tmp_79_reg_2214),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAAAA0CAA)) 
    \tmp_80_reg_1948[0]_i_1 
       (.I0(\tmp_80_reg_1948_reg_n_8_[0] ),
        .I1(p_shl8_mid2_fu_1445_p3),
        .I2(exitcond_flatten_reg_1904),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(exitcond_flatten2_reg_1895),
        .O(\tmp_80_reg_1948[0]_i_1_n_8 ));
  FDRE \tmp_80_reg_1948_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_80_reg_1948[0]_i_1_n_8 ),
        .Q(\tmp_80_reg_1948_reg_n_8_[0] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_82_reg_2465[0]_i_1 
       (.I0(tmp5_cast_fu_1849_p1[0]),
        .I1(ap_pipeline_reg_pp0_iter10_y_offset_cast_mid2_reg_1938[0]),
        .O(tmp_82_fu_1859_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'h78878778)) 
    \tmp_82_reg_2465[1]_i_1 
       (.I0(tmp5_cast_fu_1849_p1[0]),
        .I1(ap_pipeline_reg_pp0_iter10_y_offset_cast_mid2_reg_1938[0]),
        .I2(ap_pipeline_reg_pp0_iter10_tmp_79_reg_2214),
        .I3(ap_pipeline_reg_pp0_iter10_y_offset_cast_mid2_reg_1938[1]),
        .I4(tmp5_cast_fu_1849_p1[1]),
        .O(tmp_82_fu_1859_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'h69999666)) 
    \tmp_82_reg_2465[2]_i_1 
       (.I0(\tmp_82_reg_2465[2]_i_2_n_8 ),
        .I1(tmp5_cast_fu_1849_p1[2]),
        .I2(ap_pipeline_reg_pp0_iter10_tmp_79_reg_2214),
        .I3(ap_pipeline_reg_pp0_iter10_y_offset_cast_mid2_reg_1938[1]),
        .I4(ap_pipeline_reg_pp0_iter10_tmp_52_reg_1924),
        .O(tmp_82_fu_1859_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'hF6606060)) 
    \tmp_82_reg_2465[2]_i_2 
       (.I0(ap_pipeline_reg_pp0_iter10_y_offset_cast_mid2_reg_1938[1]),
        .I1(ap_pipeline_reg_pp0_iter10_tmp_79_reg_2214),
        .I2(tmp5_cast_fu_1849_p1[1]),
        .I3(tmp5_cast_fu_1849_p1[0]),
        .I4(ap_pipeline_reg_pp0_iter10_y_offset_cast_mid2_reg_1938[0]),
        .O(\tmp_82_reg_2465[2]_i_2_n_8 ));
  LUT6 #(
    .INIT(64'h6996969696969696)) 
    \tmp_82_reg_2465[3]_i_1 
       (.I0(\tmp_82_reg_2465[6]_i_3_n_8 ),
        .I1(tmp5_cast_fu_1849_p1[3]),
        .I2(ap_pipeline_reg_pp0_iter10_tmp_80_reg_1948),
        .I3(ap_pipeline_reg_pp0_iter10_tmp_52_reg_1924),
        .I4(ap_pipeline_reg_pp0_iter10_tmp_79_reg_2214),
        .I5(ap_pipeline_reg_pp0_iter10_y_offset_cast_mid2_reg_1938[1]),
        .O(tmp_82_fu_1859_p2[3]));
  LUT6 #(
    .INIT(64'h80FF15AA15AA7F00)) 
    \tmp_82_reg_2465[4]_i_1 
       (.I0(\tmp_82_reg_2465[6]_i_3_n_8 ),
        .I1(ap_pipeline_reg_pp0_iter10_tmp_52_reg_1924),
        .I2(ap_pipeline_reg_pp0_iter10_y_offset_cast_mid2_reg_1938[1]),
        .I3(ap_pipeline_reg_pp0_iter10_tmp_79_reg_2214),
        .I4(ap_pipeline_reg_pp0_iter10_tmp_80_reg_1948),
        .I5(tmp5_cast_fu_1849_p1[3]),
        .O(tmp_82_fu_1859_p2[4]));
  LUT6 #(
    .INIT(64'h0117FFFFFCC00000)) 
    \tmp_82_reg_2465[5]_i_1 
       (.I0(ap_pipeline_reg_pp0_iter10_y_offset_cast_mid2_reg_1938[1]),
        .I1(\tmp_82_reg_2465[6]_i_3_n_8 ),
        .I2(ap_pipeline_reg_pp0_iter10_tmp_80_reg_1948),
        .I3(tmp5_cast_fu_1849_p1[3]),
        .I4(ap_pipeline_reg_pp0_iter10_tmp_79_reg_2214),
        .I5(ap_pipeline_reg_pp0_iter10_tmp_52_reg_1924),
        .O(tmp_82_fu_1859_p2[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_82_reg_2465[6]_i_1 
       (.I0(ap_pipeline_reg_pp0_iter10_exitcond_flatten2_reg_1895),
        .O(\tmp_82_reg_2465[6]_i_1_n_8 ));
  LUT6 #(
    .INIT(64'hCCC8C88000000000)) 
    \tmp_82_reg_2465[6]_i_2 
       (.I0(ap_pipeline_reg_pp0_iter10_y_offset_cast_mid2_reg_1938[1]),
        .I1(ap_pipeline_reg_pp0_iter10_tmp_52_reg_1924),
        .I2(\tmp_82_reg_2465[6]_i_3_n_8 ),
        .I3(ap_pipeline_reg_pp0_iter10_tmp_80_reg_1948),
        .I4(tmp5_cast_fu_1849_p1[3]),
        .I5(ap_pipeline_reg_pp0_iter10_tmp_79_reg_2214),
        .O(tmp_82_fu_1859_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'hBEEE2888)) 
    \tmp_82_reg_2465[6]_i_3 
       (.I0(tmp5_cast_fu_1849_p1[2]),
        .I1(ap_pipeline_reg_pp0_iter10_tmp_52_reg_1924),
        .I2(ap_pipeline_reg_pp0_iter10_y_offset_cast_mid2_reg_1938[1]),
        .I3(ap_pipeline_reg_pp0_iter10_tmp_79_reg_2214),
        .I4(\tmp_82_reg_2465[2]_i_2_n_8 ),
        .O(\tmp_82_reg_2465[6]_i_3_n_8 ));
  FDRE \tmp_82_reg_2465_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_82_reg_2465[6]_i_1_n_8 ),
        .D(tmp_82_fu_1859_p2[0]),
        .Q(tmp_82_reg_2465[0]),
        .R(1'b0));
  FDRE \tmp_82_reg_2465_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_82_reg_2465[6]_i_1_n_8 ),
        .D(tmp_82_fu_1859_p2[1]),
        .Q(tmp_82_reg_2465[1]),
        .R(1'b0));
  FDRE \tmp_82_reg_2465_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_82_reg_2465[6]_i_1_n_8 ),
        .D(tmp_82_fu_1859_p2[2]),
        .Q(tmp_82_reg_2465[2]),
        .R(1'b0));
  FDRE \tmp_82_reg_2465_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_82_reg_2465[6]_i_1_n_8 ),
        .D(tmp_82_fu_1859_p2[3]),
        .Q(tmp_82_reg_2465[3]),
        .R(1'b0));
  FDRE \tmp_82_reg_2465_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_82_reg_2465[6]_i_1_n_8 ),
        .D(tmp_82_fu_1859_p2[4]),
        .Q(tmp_82_reg_2465[4]),
        .R(1'b0));
  FDRE \tmp_82_reg_2465_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_82_reg_2465[6]_i_1_n_8 ),
        .D(tmp_82_fu_1859_p2[5]),
        .Q(tmp_82_reg_2465[5]),
        .R(1'b0));
  FDRE \tmp_82_reg_2465_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_82_reg_2465[6]_i_1_n_8 ),
        .D(tmp_82_fu_1859_p2[6]),
        .Q(tmp_82_reg_2465[6]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_85_reg_2476[11]_i_2 
       (.I0(ap_pipeline_reg_pp0_iter12_mag_reg_2342[9]),
        .O(\tmp_85_reg_2476[11]_i_2_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_85_reg_2476[11]_i_4 
       (.I0(ap_pipeline_reg_pp0_iter12_mag_reg_2342[9]),
        .I1(DOADO[10]),
        .O(\tmp_85_reg_2476[11]_i_4_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_85_reg_2476[11]_i_5 
       (.I0(ap_pipeline_reg_pp0_iter12_mag_reg_2342[9]),
        .I1(DOADO[9]),
        .O(\tmp_85_reg_2476[11]_i_5_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_85_reg_2476[11]_i_6 
       (.I0(DOADO[8]),
        .I1(ap_pipeline_reg_pp0_iter12_mag_reg_2342[8]),
        .O(\tmp_85_reg_2476[11]_i_6_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_85_reg_2476[14]_i_1 
       (.I0(ap_pipeline_reg_pp0_iter12_exitcond_flatten2_reg_1895),
        .O(\tmp_85_reg_2476[14]_i_1_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_85_reg_2476[3]_i_2 
       (.I0(DOADO[3]),
        .I1(ap_pipeline_reg_pp0_iter12_mag_reg_2342[3]),
        .O(\tmp_85_reg_2476[3]_i_2_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_85_reg_2476[3]_i_3 
       (.I0(DOADO[2]),
        .I1(ap_pipeline_reg_pp0_iter12_mag_reg_2342[2]),
        .O(\tmp_85_reg_2476[3]_i_3_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_85_reg_2476[3]_i_4 
       (.I0(DOADO[1]),
        .I1(ap_pipeline_reg_pp0_iter12_mag_reg_2342[1]),
        .O(\tmp_85_reg_2476[3]_i_4_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_85_reg_2476[3]_i_5 
       (.I0(DOADO[0]),
        .I1(ap_pipeline_reg_pp0_iter12_mag_reg_2342[0]),
        .O(\tmp_85_reg_2476[3]_i_5_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_85_reg_2476[7]_i_2 
       (.I0(DOADO[7]),
        .I1(ap_pipeline_reg_pp0_iter12_mag_reg_2342[7]),
        .O(\tmp_85_reg_2476[7]_i_2_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_85_reg_2476[7]_i_3 
       (.I0(DOADO[6]),
        .I1(ap_pipeline_reg_pp0_iter12_mag_reg_2342[6]),
        .O(\tmp_85_reg_2476[7]_i_3_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_85_reg_2476[7]_i_4 
       (.I0(DOADO[5]),
        .I1(ap_pipeline_reg_pp0_iter12_mag_reg_2342[5]),
        .O(\tmp_85_reg_2476[7]_i_4_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_85_reg_2476[7]_i_5 
       (.I0(DOADO[4]),
        .I1(ap_pipeline_reg_pp0_iter12_mag_reg_2342[4]),
        .O(\tmp_85_reg_2476[7]_i_5_n_8 ));
  FDRE \tmp_85_reg_2476_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_85_reg_2476[14]_i_1_n_8 ),
        .D(tmp_85_fu_1872_p2[0]),
        .Q(ram_reg_3[0]),
        .R(1'b0));
  FDRE \tmp_85_reg_2476_reg[10] 
       (.C(ap_clk),
        .CE(\tmp_85_reg_2476[14]_i_1_n_8 ),
        .D(tmp_85_fu_1872_p2[10]),
        .Q(ram_reg_3[10]),
        .R(1'b0));
  FDRE \tmp_85_reg_2476_reg[11] 
       (.C(ap_clk),
        .CE(\tmp_85_reg_2476[14]_i_1_n_8 ),
        .D(tmp_85_fu_1872_p2[11]),
        .Q(ram_reg_3[11]),
        .R(1'b0));
  CARRY4 \tmp_85_reg_2476_reg[11]_i_1 
       (.CI(\tmp_85_reg_2476_reg[7]_i_1_n_8 ),
        .CO({\tmp_85_reg_2476_reg[11]_i_1_n_8 ,\tmp_85_reg_2476_reg[11]_i_1_n_9 ,\tmp_85_reg_2476_reg[11]_i_1_n_10 ,\tmp_85_reg_2476_reg[11]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI({DOADO[10],\tmp_85_reg_2476[11]_i_2_n_8 ,ap_pipeline_reg_pp0_iter12_mag_reg_2342[9],DOADO[8]}),
        .O(tmp_85_fu_1872_p2[11:8]),
        .S({ram_reg_4,\tmp_85_reg_2476[11]_i_4_n_8 ,\tmp_85_reg_2476[11]_i_5_n_8 ,\tmp_85_reg_2476[11]_i_6_n_8 }));
  FDRE \tmp_85_reg_2476_reg[12] 
       (.C(ap_clk),
        .CE(\tmp_85_reg_2476[14]_i_1_n_8 ),
        .D(tmp_85_fu_1872_p2[12]),
        .Q(ram_reg_3[12]),
        .R(1'b0));
  FDRE \tmp_85_reg_2476_reg[13] 
       (.C(ap_clk),
        .CE(\tmp_85_reg_2476[14]_i_1_n_8 ),
        .D(tmp_85_fu_1872_p2[13]),
        .Q(ram_reg_3[13]),
        .R(1'b0));
  FDRE \tmp_85_reg_2476_reg[14] 
       (.C(ap_clk),
        .CE(\tmp_85_reg_2476[14]_i_1_n_8 ),
        .D(tmp_85_fu_1872_p2[14]),
        .Q(ram_reg_3[14]),
        .R(1'b0));
  CARRY4 \tmp_85_reg_2476_reg[14]_i_2 
       (.CI(\tmp_85_reg_2476_reg[11]_i_1_n_8 ),
        .CO({\NLW_tmp_85_reg_2476_reg[14]_i_2_CO_UNCONNECTED [3:2],\tmp_85_reg_2476_reg[14]_i_2_n_10 ,\tmp_85_reg_2476_reg[14]_i_2_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,DOADO[12:11]}),
        .O({\NLW_tmp_85_reg_2476_reg[14]_i_2_O_UNCONNECTED [3],tmp_85_fu_1872_p2[14:12]}),
        .S({1'b0,ram_reg_5}));
  FDRE \tmp_85_reg_2476_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_85_reg_2476[14]_i_1_n_8 ),
        .D(tmp_85_fu_1872_p2[1]),
        .Q(ram_reg_3[1]),
        .R(1'b0));
  FDRE \tmp_85_reg_2476_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_85_reg_2476[14]_i_1_n_8 ),
        .D(tmp_85_fu_1872_p2[2]),
        .Q(ram_reg_3[2]),
        .R(1'b0));
  FDRE \tmp_85_reg_2476_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_85_reg_2476[14]_i_1_n_8 ),
        .D(tmp_85_fu_1872_p2[3]),
        .Q(ram_reg_3[3]),
        .R(1'b0));
  CARRY4 \tmp_85_reg_2476_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp_85_reg_2476_reg[3]_i_1_n_8 ,\tmp_85_reg_2476_reg[3]_i_1_n_9 ,\tmp_85_reg_2476_reg[3]_i_1_n_10 ,\tmp_85_reg_2476_reg[3]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI(DOADO[3:0]),
        .O(tmp_85_fu_1872_p2[3:0]),
        .S({\tmp_85_reg_2476[3]_i_2_n_8 ,\tmp_85_reg_2476[3]_i_3_n_8 ,\tmp_85_reg_2476[3]_i_4_n_8 ,\tmp_85_reg_2476[3]_i_5_n_8 }));
  FDRE \tmp_85_reg_2476_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_85_reg_2476[14]_i_1_n_8 ),
        .D(tmp_85_fu_1872_p2[4]),
        .Q(ram_reg_3[4]),
        .R(1'b0));
  FDRE \tmp_85_reg_2476_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_85_reg_2476[14]_i_1_n_8 ),
        .D(tmp_85_fu_1872_p2[5]),
        .Q(ram_reg_3[5]),
        .R(1'b0));
  FDRE \tmp_85_reg_2476_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_85_reg_2476[14]_i_1_n_8 ),
        .D(tmp_85_fu_1872_p2[6]),
        .Q(ram_reg_3[6]),
        .R(1'b0));
  FDRE \tmp_85_reg_2476_reg[7] 
       (.C(ap_clk),
        .CE(\tmp_85_reg_2476[14]_i_1_n_8 ),
        .D(tmp_85_fu_1872_p2[7]),
        .Q(ram_reg_3[7]),
        .R(1'b0));
  CARRY4 \tmp_85_reg_2476_reg[7]_i_1 
       (.CI(\tmp_85_reg_2476_reg[3]_i_1_n_8 ),
        .CO({\tmp_85_reg_2476_reg[7]_i_1_n_8 ,\tmp_85_reg_2476_reg[7]_i_1_n_9 ,\tmp_85_reg_2476_reg[7]_i_1_n_10 ,\tmp_85_reg_2476_reg[7]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI(DOADO[7:4]),
        .O(tmp_85_fu_1872_p2[7:4]),
        .S({\tmp_85_reg_2476[7]_i_2_n_8 ,\tmp_85_reg_2476[7]_i_3_n_8 ,\tmp_85_reg_2476[7]_i_4_n_8 ,\tmp_85_reg_2476[7]_i_5_n_8 }));
  FDRE \tmp_85_reg_2476_reg[8] 
       (.C(ap_clk),
        .CE(\tmp_85_reg_2476[14]_i_1_n_8 ),
        .D(tmp_85_fu_1872_p2[8]),
        .Q(ram_reg_3[8]),
        .R(1'b0));
  FDRE \tmp_85_reg_2476_reg[9] 
       (.C(ap_clk),
        .CE(\tmp_85_reg_2476[14]_i_1_n_8 ),
        .D(tmp_85_fu_1872_p2[9]),
        .Q(ram_reg_3[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \x_mid2_reg_1931[1]_i_1__0 
       (.I0(\x_reg_903_reg_n_8_[1] ),
        .I1(tmp_53_fu_1378_p3),
        .I2(exitcond_flatten_reg_1904),
        .O(x_mid2_fu_1403_p3[1]));
  LUT3 #(
    .INIT(8'h02)) 
    \x_mid2_reg_1931[1]_rep_i_1__1 
       (.I0(\x_reg_903_reg_n_8_[1] ),
        .I1(tmp_53_fu_1378_p3),
        .I2(exitcond_flatten_reg_1904),
        .O(\x_mid2_reg_1931[1]_rep_i_1__1_n_8 ));
  LUT3 #(
    .INIT(8'h02)) 
    \x_mid2_reg_1931[1]_rep_i_1__2 
       (.I0(\x_reg_903_reg_n_8_[1] ),
        .I1(tmp_53_fu_1378_p3),
        .I2(exitcond_flatten_reg_1904),
        .O(\x_mid2_reg_1931[1]_rep_i_1__2_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \x_mid2_reg_1931[2]_i_1__0 
       (.I0(\x_reg_903_reg_n_8_[2] ),
        .I1(tmp_53_fu_1378_p3),
        .I2(exitcond_flatten_reg_1904),
        .O(x_mid2_fu_1403_p3[2]));
  LUT3 #(
    .INIT(8'h02)) 
    \x_mid2_reg_1931[2]_rep_i_1__1 
       (.I0(\x_reg_903_reg_n_8_[2] ),
        .I1(tmp_53_fu_1378_p3),
        .I2(exitcond_flatten_reg_1904),
        .O(\x_mid2_reg_1931[2]_rep_i_1__1_n_8 ));
  LUT3 #(
    .INIT(8'h02)) 
    \x_mid2_reg_1931[2]_rep_i_1__2 
       (.I0(\x_reg_903_reg_n_8_[2] ),
        .I1(tmp_53_fu_1378_p3),
        .I2(exitcond_flatten_reg_1904),
        .O(\x_mid2_reg_1931[2]_rep_i_1__2_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \x_mid2_reg_1931[3]_i_1__0 
       (.I0(\x_reg_903_reg_n_8_[3] ),
        .I1(tmp_53_fu_1378_p3),
        .I2(exitcond_flatten_reg_1904),
        .O(x_mid2_fu_1403_p3[3]));
  LUT3 #(
    .INIT(8'h02)) 
    \x_mid2_reg_1931[3]_rep_i_1__1 
       (.I0(\x_reg_903_reg_n_8_[3] ),
        .I1(tmp_53_fu_1378_p3),
        .I2(exitcond_flatten_reg_1904),
        .O(\x_mid2_reg_1931[3]_rep_i_1__1_n_8 ));
  LUT3 #(
    .INIT(8'h02)) 
    \x_mid2_reg_1931[3]_rep_i_1__2 
       (.I0(\x_reg_903_reg_n_8_[3] ),
        .I1(tmp_53_fu_1378_p3),
        .I2(exitcond_flatten_reg_1904),
        .O(\x_mid2_reg_1931[3]_rep_i_1__2_n_8 ));
  (* ORIG_CELL_NAME = "x_mid2_reg_1931_reg[1]" *) 
  FDRE \x_mid2_reg_1931_reg[1] 
       (.C(ap_clk),
        .CE(sum_addr_1_reg_19530),
        .D(x_mid2_fu_1403_p3[1]),
        .Q(\tmp_79_reg_2214_reg[0]_0 [0]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "x_mid2_reg_1931_reg[1]" *) 
  FDRE \x_mid2_reg_1931_reg[1]_rep 
       (.C(ap_clk),
        .CE(sum_addr_1_reg_19530),
        .D(\x_mid2_reg_1931[1]_rep_i_1__1_n_8 ),
        .Q(\q1_reg[7]_1 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "x_mid2_reg_1931_reg[1]" *) 
  FDRE \x_mid2_reg_1931_reg[1]_rep__0 
       (.C(ap_clk),
        .CE(sum_addr_1_reg_19530),
        .D(\x_mid2_reg_1931[1]_rep_i_1__2_n_8 ),
        .Q(\q1_reg[7] ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "x_mid2_reg_1931_reg[2]" *) 
  FDRE \x_mid2_reg_1931_reg[2] 
       (.C(ap_clk),
        .CE(sum_addr_1_reg_19530),
        .D(x_mid2_fu_1403_p3[2]),
        .Q(\tmp_79_reg_2214_reg[0]_0 [1]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "x_mid2_reg_1931_reg[2]" *) 
  FDRE \x_mid2_reg_1931_reg[2]_rep 
       (.C(ap_clk),
        .CE(sum_addr_1_reg_19530),
        .D(\x_mid2_reg_1931[2]_rep_i_1__1_n_8 ),
        .Q(\q1_reg[7]_3 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "x_mid2_reg_1931_reg[2]" *) 
  FDRE \x_mid2_reg_1931_reg[2]_rep__0 
       (.C(ap_clk),
        .CE(sum_addr_1_reg_19530),
        .D(\x_mid2_reg_1931[2]_rep_i_1__2_n_8 ),
        .Q(\q1_reg[6] ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "x_mid2_reg_1931_reg[3]" *) 
  FDRE \x_mid2_reg_1931_reg[3] 
       (.C(ap_clk),
        .CE(sum_addr_1_reg_19530),
        .D(x_mid2_fu_1403_p3[3]),
        .Q(\tmp_79_reg_2214_reg[0]_0 [2]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "x_mid2_reg_1931_reg[3]" *) 
  FDRE \x_mid2_reg_1931_reg[3]_rep 
       (.C(ap_clk),
        .CE(sum_addr_1_reg_19530),
        .D(\x_mid2_reg_1931[3]_rep_i_1__1_n_8 ),
        .Q(\q1_reg[7]_2 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "x_mid2_reg_1931_reg[3]" *) 
  FDRE \x_mid2_reg_1931_reg[3]_rep__0 
       (.C(ap_clk),
        .CE(sum_addr_1_reg_19530),
        .D(\x_mid2_reg_1931[3]_rep_i_1__2_n_8 ),
        .Q(\q1_reg[7]_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \x_reg_903[1]_i_1__0 
       (.I0(exitcond_flatten_reg_1904),
        .I1(tmp_53_fu_1378_p3),
        .I2(\x_reg_903_reg_n_8_[1] ),
        .O(x_1_fu_1469_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h0102)) 
    \x_reg_903[2]_i_1__0 
       (.I0(\x_reg_903_reg_n_8_[1] ),
        .I1(exitcond_flatten_reg_1904),
        .I2(tmp_53_fu_1378_p3),
        .I3(\x_reg_903_reg_n_8_[2] ),
        .O(x_1_fu_1469_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'h0006000A)) 
    \x_reg_903[3]_i_1__0 
       (.I0(\x_reg_903_reg_n_8_[3] ),
        .I1(\x_reg_903_reg_n_8_[2] ),
        .I2(tmp_53_fu_1378_p3),
        .I3(exitcond_flatten_reg_1904),
        .I4(\x_reg_903_reg_n_8_[1] ),
        .O(x_1_fu_1469_p2[3]));
  LUT6 #(
    .INIT(64'h2000202020202020)) 
    \x_reg_903[4]_i_1__0 
       (.I0(i1_reg_848[1]),
        .I1(i1_reg_848[0]),
        .I2(\ap_CS_fsm_reg[0]_0 [1]),
        .I3(exitcond_flatten2_reg_1895),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(ap_enable_reg_pp0_iter1_reg_n_8),
        .O(x_reg_903));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    \x_reg_903[4]_i_2__0 
       (.I0(\x_reg_903_reg_n_8_[3] ),
        .I1(\x_reg_903_reg_n_8_[2] ),
        .I2(tmp_53_fu_1378_p3),
        .I3(exitcond_flatten_reg_1904),
        .I4(\x_reg_903_reg_n_8_[1] ),
        .O(x_1_fu_1469_p2[4]));
  FDRE \x_reg_903_reg[1] 
       (.C(ap_clk),
        .CE(x_reg_9030),
        .D(x_1_fu_1469_p2[1]),
        .Q(\x_reg_903_reg_n_8_[1] ),
        .R(x_reg_903));
  FDRE \x_reg_903_reg[2] 
       (.C(ap_clk),
        .CE(x_reg_9030),
        .D(x_1_fu_1469_p2[2]),
        .Q(\x_reg_903_reg_n_8_[2] ),
        .R(x_reg_903));
  FDRE \x_reg_903_reg[3] 
       (.C(ap_clk),
        .CE(x_reg_9030),
        .D(x_1_fu_1469_p2[3]),
        .Q(\x_reg_903_reg_n_8_[3] ),
        .R(x_reg_903));
  FDRE \x_reg_903_reg[4] 
       (.C(ap_clk),
        .CE(x_reg_9030),
        .D(x_1_fu_1469_p2[4]),
        .Q(tmp_53_fu_1378_p3),
        .R(x_reg_903));
  LUT6 #(
    .INIT(64'h000000005565AA6A)) 
    \y_mid2_reg_1943[0]_i_1__0 
       (.I0(tmp_53_fu_1378_p3),
        .I1(y_mid2_reg_1943[0]),
        .I2(grp_computeHistogram1_fu_987_image_buffer_16_ce1),
        .I3(\ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895_reg_n_8_[0] ),
        .I4(y_reg_892[0]),
        .I5(exitcond_flatten_reg_1904),
        .O(y_mid2_fu_1453_p3[0]));
  LUT6 #(
    .INIT(64'h2121211111112111)) 
    \y_mid2_reg_1943[1]_i_1__0 
       (.I0(\y_mid2_reg_1943[1]_i_2__0_n_8 ),
        .I1(exitcond_flatten_reg_1904),
        .I2(tmp_53_fu_1378_p3),
        .I3(y_reg_892[0]),
        .I4(ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895),
        .I5(y_mid2_reg_1943[0]),
        .O(y_mid2_fu_1453_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h04F7)) 
    \y_mid2_reg_1943[1]_i_2__0 
       (.I0(y_mid2_reg_1943[1]),
        .I1(grp_computeHistogram1_fu_987_image_buffer_16_ce1),
        .I2(\ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895_reg_n_8_[0] ),
        .I3(y_reg_892[1]),
        .O(\y_mid2_reg_1943[1]_i_2__0_n_8 ));
  LUT6 #(
    .INIT(64'hAABAFFBF55450040)) 
    \y_mid2_reg_1943[2]_i_1__0 
       (.I0(exitcond_flatten_reg_1904),
        .I1(y_mid2_reg_1943[2]),
        .I2(grp_computeHistogram1_fu_987_image_buffer_16_ce1),
        .I3(\ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895_reg_n_8_[0] ),
        .I4(y_reg_892[2]),
        .I5(\y_mid2_reg_1943[2]_i_2__0_n_8 ),
        .O(y_mid2_fu_1453_p3[2]));
  LUT6 #(
    .INIT(64'hA0A0C0000000C000)) 
    \y_mid2_reg_1943[2]_i_2__0 
       (.I0(y_mid2_reg_1943[0]),
        .I1(y_reg_892[0]),
        .I2(\y_mid2_reg_1943[2]_i_3__0_n_8 ),
        .I3(y_reg_892[1]),
        .I4(ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895),
        .I5(y_mid2_reg_1943[1]),
        .O(\y_mid2_reg_1943[2]_i_2__0_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \y_mid2_reg_1943[2]_i_3__0 
       (.I0(tmp_53_fu_1378_p3),
        .I1(exitcond_flatten_reg_1904),
        .O(\y_mid2_reg_1943[2]_i_3__0_n_8 ));
  LUT6 #(
    .INIT(64'h0707070808080708)) 
    \y_mid2_reg_1943[3]_i_1__0 
       (.I0(\y_mid2_reg_1943[3]_i_2__0_n_8 ),
        .I1(tmp_53_fu_1378_p3),
        .I2(exitcond_flatten_reg_1904),
        .I3(y_reg_892[3]),
        .I4(ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895),
        .I5(y_mid2_reg_1943[3]),
        .O(y_mid2_fu_1453_p3[3]));
  LUT6 #(
    .INIT(64'h8A800A0080800000)) 
    \y_mid2_reg_1943[3]_i_2__0 
       (.I0(\y_mid2_reg_1943[3]_i_3__0_n_8 ),
        .I1(y_mid2_reg_1943[1]),
        .I2(ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895),
        .I3(y_reg_892[1]),
        .I4(y_mid2_reg_1943[0]),
        .I5(y_reg_892[0]),
        .O(\y_mid2_reg_1943[3]_i_2__0_n_8 ));
  LUT5 #(
    .INIT(32'h0000BA8A)) 
    \y_mid2_reg_1943[3]_i_3__0 
       (.I0(y_reg_892[2]),
        .I1(\ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895_reg_n_8_[0] ),
        .I2(grp_computeHistogram1_fu_987_image_buffer_16_ce1),
        .I3(y_mid2_reg_1943[2]),
        .I4(exitcond_flatten_reg_1904),
        .O(\y_mid2_reg_1943[3]_i_3__0_n_8 ));
  LUT6 #(
    .INIT(64'h0B0B0B0808080B08)) 
    \y_mid2_reg_1943[4]_i_1__0 
       (.I0(\y_mid2_reg_1943[4]_i_2__0_n_8 ),
        .I1(tmp_53_fu_1378_p3),
        .I2(exitcond_flatten_reg_1904),
        .I3(y_reg_892[4]),
        .I4(ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895),
        .I5(y_mid2_reg_1943[4]),
        .O(y_mid2_fu_1453_p3[4]));
  LUT6 #(
    .INIT(64'h8788878787888888)) 
    \y_mid2_reg_1943[4]_i_2__0 
       (.I0(\y_mid2_reg_1943[4]_i_3__0_n_8 ),
        .I1(\y_mid2_reg_1943[3]_i_2__0_n_8 ),
        .I2(exitcond_flatten_reg_1904),
        .I3(y_mid2_reg_1943[4]),
        .I4(ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895),
        .I5(y_reg_892[4]),
        .O(\y_mid2_reg_1943[4]_i_2__0_n_8 ));
  LUT5 #(
    .INIT(32'h45444044)) 
    \y_mid2_reg_1943[4]_i_3__0 
       (.I0(exitcond_flatten_reg_1904),
        .I1(y_reg_892[3]),
        .I2(\ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895_reg_n_8_[0] ),
        .I3(grp_computeHistogram1_fu_987_image_buffer_16_ce1),
        .I4(y_mid2_reg_1943[3]),
        .O(\y_mid2_reg_1943[4]_i_3__0_n_8 ));
  FDRE \y_mid2_reg_1943_reg[0] 
       (.C(ap_clk),
        .CE(x_reg_9030),
        .D(y_mid2_fu_1453_p3[0]),
        .Q(y_mid2_reg_1943[0]),
        .R(1'b0));
  FDRE \y_mid2_reg_1943_reg[1] 
       (.C(ap_clk),
        .CE(x_reg_9030),
        .D(y_mid2_fu_1453_p3[1]),
        .Q(y_mid2_reg_1943[1]),
        .R(1'b0));
  FDRE \y_mid2_reg_1943_reg[2] 
       (.C(ap_clk),
        .CE(x_reg_9030),
        .D(y_mid2_fu_1453_p3[2]),
        .Q(y_mid2_reg_1943[2]),
        .R(1'b0));
  FDRE \y_mid2_reg_1943_reg[3] 
       (.C(ap_clk),
        .CE(x_reg_9030),
        .D(y_mid2_fu_1453_p3[3]),
        .Q(y_mid2_reg_1943[3]),
        .R(1'b0));
  FDRE \y_mid2_reg_1943_reg[4] 
       (.C(ap_clk),
        .CE(x_reg_9030),
        .D(y_mid2_fu_1453_p3[4]),
        .Q(y_mid2_reg_1943[4]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAAAA0CAA)) 
    \y_offset_cast_mid2_reg_1938[0]_i_1__0 
       (.I0(\y_offset_cast_mid2_reg_1938_reg_n_8_[0] ),
        .I1(p_shl8_mid2_fu_1445_p3),
        .I2(exitcond_flatten_reg_1904),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(exitcond_flatten2_reg_1895),
        .O(\y_offset_cast_mid2_reg_1938[0]_i_1__0_n_8 ));
  LUT6 #(
    .INIT(64'hDF20DFDFDF202020)) 
    \y_offset_cast_mid2_reg_1938[0]_i_2__0 
       (.I0(tmp_53_fu_1378_p3),
        .I1(exitcond_flatten_reg_1904),
        .I2(\y_mid2_reg_1943[3]_i_2__0_n_8 ),
        .I3(y_mid2_reg_1943[3]),
        .I4(ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895),
        .I5(y_reg_892[3]),
        .O(p_shl8_mid2_fu_1445_p3));
  LUT6 #(
    .INIT(64'h0000FC0CAAAAAAAA)) 
    \y_offset_cast_mid2_reg_1938[1]_i_1__0 
       (.I0(\y_offset_cast_mid2_reg_1938_reg_n_8_[1] ),
        .I1(\y_offset_cast_mid2_reg_1938[1]_i_2__0_n_8 ),
        .I2(tmp_53_fu_1378_p3),
        .I3(\y_mid2_reg_1943[4]_i_2__0_n_8 ),
        .I4(exitcond_flatten_reg_1904),
        .I5(sum_addr_1_reg_19530),
        .O(\y_offset_cast_mid2_reg_1938[1]_i_1__0_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \y_offset_cast_mid2_reg_1938[1]_i_2__0 
       (.I0(y_mid2_reg_1943[4]),
        .I1(grp_computeHistogram1_fu_987_image_buffer_16_ce1),
        .I2(\ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895_reg_n_8_[0] ),
        .I3(y_reg_892[4]),
        .O(\y_offset_cast_mid2_reg_1938[1]_i_2__0_n_8 ));
  FDRE \y_offset_cast_mid2_reg_1938_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\y_offset_cast_mid2_reg_1938[0]_i_1__0_n_8 ),
        .Q(\y_offset_cast_mid2_reg_1938_reg_n_8_[0] ),
        .R(1'b0));
  FDRE \y_offset_cast_mid2_reg_1938_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\y_offset_cast_mid2_reg_1938[1]_i_1__0_n_8 ),
        .Q(\y_offset_cast_mid2_reg_1938_reg_n_8_[1] ),
        .R(1'b0));
  FDRE \y_reg_892_reg[0] 
       (.C(ap_clk),
        .CE(ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895),
        .D(y_mid2_reg_1943[0]),
        .Q(y_reg_892[0]),
        .R(bX_reg_881));
  FDRE \y_reg_892_reg[1] 
       (.C(ap_clk),
        .CE(ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895),
        .D(y_mid2_reg_1943[1]),
        .Q(y_reg_892[1]),
        .R(bX_reg_881));
  FDRE \y_reg_892_reg[2] 
       (.C(ap_clk),
        .CE(ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895),
        .D(y_mid2_reg_1943[2]),
        .Q(y_reg_892[2]),
        .R(bX_reg_881));
  FDRE \y_reg_892_reg[3] 
       (.C(ap_clk),
        .CE(ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895),
        .D(y_mid2_reg_1943[3]),
        .Q(y_reg_892[3]),
        .R(bX_reg_881));
  FDRE \y_reg_892_reg[4] 
       (.C(ap_clk),
        .CE(ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895),
        .D(y_mid2_reg_1943[4]),
        .Q(y_reg_892[4]),
        .R(bX_reg_881));
endmodule

(* CHECK_LICENSE_TYPE = "design_1_hog_0_4,hog,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "hog,Vivado 2016.4" *) 
(* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_CONTROL_BUS_AWADDR,
    s_axi_CONTROL_BUS_AWVALID,
    s_axi_CONTROL_BUS_AWREADY,
    s_axi_CONTROL_BUS_WDATA,
    s_axi_CONTROL_BUS_WSTRB,
    s_axi_CONTROL_BUS_WVALID,
    s_axi_CONTROL_BUS_WREADY,
    s_axi_CONTROL_BUS_BRESP,
    s_axi_CONTROL_BUS_BVALID,
    s_axi_CONTROL_BUS_BREADY,
    s_axi_CONTROL_BUS_ARADDR,
    s_axi_CONTROL_BUS_ARVALID,
    s_axi_CONTROL_BUS_ARREADY,
    s_axi_CONTROL_BUS_RDATA,
    s_axi_CONTROL_BUS_RRESP,
    s_axi_CONTROL_BUS_RVALID,
    s_axi_CONTROL_BUS_RREADY,
    s_axi_SPECS_AWADDR,
    s_axi_SPECS_AWVALID,
    s_axi_SPECS_AWREADY,
    s_axi_SPECS_WDATA,
    s_axi_SPECS_WSTRB,
    s_axi_SPECS_WVALID,
    s_axi_SPECS_WREADY,
    s_axi_SPECS_BRESP,
    s_axi_SPECS_BVALID,
    s_axi_SPECS_BREADY,
    s_axi_SPECS_ARADDR,
    s_axi_SPECS_ARVALID,
    s_axi_SPECS_ARREADY,
    s_axi_SPECS_RDATA,
    s_axi_SPECS_RRESP,
    s_axi_SPECS_RVALID,
    s_axi_SPECS_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    m_axi_INPUT_IMAGE_AWADDR,
    m_axi_INPUT_IMAGE_AWLEN,
    m_axi_INPUT_IMAGE_AWSIZE,
    m_axi_INPUT_IMAGE_AWBURST,
    m_axi_INPUT_IMAGE_AWLOCK,
    m_axi_INPUT_IMAGE_AWREGION,
    m_axi_INPUT_IMAGE_AWCACHE,
    m_axi_INPUT_IMAGE_AWPROT,
    m_axi_INPUT_IMAGE_AWQOS,
    m_axi_INPUT_IMAGE_AWVALID,
    m_axi_INPUT_IMAGE_AWREADY,
    m_axi_INPUT_IMAGE_WDATA,
    m_axi_INPUT_IMAGE_WSTRB,
    m_axi_INPUT_IMAGE_WLAST,
    m_axi_INPUT_IMAGE_WVALID,
    m_axi_INPUT_IMAGE_WREADY,
    m_axi_INPUT_IMAGE_BRESP,
    m_axi_INPUT_IMAGE_BVALID,
    m_axi_INPUT_IMAGE_BREADY,
    m_axi_INPUT_IMAGE_ARADDR,
    m_axi_INPUT_IMAGE_ARLEN,
    m_axi_INPUT_IMAGE_ARSIZE,
    m_axi_INPUT_IMAGE_ARBURST,
    m_axi_INPUT_IMAGE_ARLOCK,
    m_axi_INPUT_IMAGE_ARREGION,
    m_axi_INPUT_IMAGE_ARCACHE,
    m_axi_INPUT_IMAGE_ARPROT,
    m_axi_INPUT_IMAGE_ARQOS,
    m_axi_INPUT_IMAGE_ARVALID,
    m_axi_INPUT_IMAGE_ARREADY,
    m_axi_INPUT_IMAGE_RDATA,
    m_axi_INPUT_IMAGE_RRESP,
    m_axi_INPUT_IMAGE_RLAST,
    m_axi_INPUT_IMAGE_RVALID,
    m_axi_INPUT_IMAGE_RREADY);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS AWADDR" *) input [4:0]s_axi_CONTROL_BUS_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS AWVALID" *) input s_axi_CONTROL_BUS_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS AWREADY" *) output s_axi_CONTROL_BUS_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS WDATA" *) input [31:0]s_axi_CONTROL_BUS_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS WSTRB" *) input [3:0]s_axi_CONTROL_BUS_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS WVALID" *) input s_axi_CONTROL_BUS_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS WREADY" *) output s_axi_CONTROL_BUS_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS BRESP" *) output [1:0]s_axi_CONTROL_BUS_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS BVALID" *) output s_axi_CONTROL_BUS_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS BREADY" *) input s_axi_CONTROL_BUS_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS ARADDR" *) input [4:0]s_axi_CONTROL_BUS_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS ARVALID" *) input s_axi_CONTROL_BUS_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS ARREADY" *) output s_axi_CONTROL_BUS_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS RDATA" *) output [31:0]s_axi_CONTROL_BUS_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS RRESP" *) output [1:0]s_axi_CONTROL_BUS_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS RVALID" *) output s_axi_CONTROL_BUS_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS RREADY" *) input s_axi_CONTROL_BUS_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_SPECS AWADDR" *) input [4:0]s_axi_SPECS_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_SPECS AWVALID" *) input s_axi_SPECS_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_SPECS AWREADY" *) output s_axi_SPECS_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_SPECS WDATA" *) input [31:0]s_axi_SPECS_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_SPECS WSTRB" *) input [3:0]s_axi_SPECS_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_SPECS WVALID" *) input s_axi_SPECS_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_SPECS WREADY" *) output s_axi_SPECS_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_SPECS BRESP" *) output [1:0]s_axi_SPECS_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_SPECS BVALID" *) output s_axi_SPECS_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_SPECS BREADY" *) input s_axi_SPECS_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_SPECS ARADDR" *) input [4:0]s_axi_SPECS_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_SPECS ARVALID" *) input s_axi_SPECS_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_SPECS ARREADY" *) output s_axi_SPECS_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_SPECS RDATA" *) output [31:0]s_axi_SPECS_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_SPECS RRESP" *) output [1:0]s_axi_SPECS_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_SPECS RVALID" *) output s_axi_SPECS_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_SPECS RREADY" *) input s_axi_SPECS_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_INPUT_IMAGE AWADDR" *) output [31:0]m_axi_INPUT_IMAGE_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_INPUT_IMAGE AWLEN" *) output [7:0]m_axi_INPUT_IMAGE_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_INPUT_IMAGE AWSIZE" *) output [2:0]m_axi_INPUT_IMAGE_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_INPUT_IMAGE AWBURST" *) output [1:0]m_axi_INPUT_IMAGE_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_INPUT_IMAGE AWLOCK" *) output [1:0]m_axi_INPUT_IMAGE_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_INPUT_IMAGE AWREGION" *) output [3:0]m_axi_INPUT_IMAGE_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_INPUT_IMAGE AWCACHE" *) output [3:0]m_axi_INPUT_IMAGE_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_INPUT_IMAGE AWPROT" *) output [2:0]m_axi_INPUT_IMAGE_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_INPUT_IMAGE AWQOS" *) output [3:0]m_axi_INPUT_IMAGE_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_INPUT_IMAGE AWVALID" *) output m_axi_INPUT_IMAGE_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_INPUT_IMAGE AWREADY" *) input m_axi_INPUT_IMAGE_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_INPUT_IMAGE WDATA" *) output [31:0]m_axi_INPUT_IMAGE_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_INPUT_IMAGE WSTRB" *) output [3:0]m_axi_INPUT_IMAGE_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_INPUT_IMAGE WLAST" *) output m_axi_INPUT_IMAGE_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_INPUT_IMAGE WVALID" *) output m_axi_INPUT_IMAGE_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_INPUT_IMAGE WREADY" *) input m_axi_INPUT_IMAGE_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_INPUT_IMAGE BRESP" *) input [1:0]m_axi_INPUT_IMAGE_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_INPUT_IMAGE BVALID" *) input m_axi_INPUT_IMAGE_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_INPUT_IMAGE BREADY" *) output m_axi_INPUT_IMAGE_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_INPUT_IMAGE ARADDR" *) output [31:0]m_axi_INPUT_IMAGE_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_INPUT_IMAGE ARLEN" *) output [7:0]m_axi_INPUT_IMAGE_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_INPUT_IMAGE ARSIZE" *) output [2:0]m_axi_INPUT_IMAGE_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_INPUT_IMAGE ARBURST" *) output [1:0]m_axi_INPUT_IMAGE_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_INPUT_IMAGE ARLOCK" *) output [1:0]m_axi_INPUT_IMAGE_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_INPUT_IMAGE ARREGION" *) output [3:0]m_axi_INPUT_IMAGE_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_INPUT_IMAGE ARCACHE" *) output [3:0]m_axi_INPUT_IMAGE_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_INPUT_IMAGE ARPROT" *) output [2:0]m_axi_INPUT_IMAGE_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_INPUT_IMAGE ARQOS" *) output [3:0]m_axi_INPUT_IMAGE_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_INPUT_IMAGE ARVALID" *) output m_axi_INPUT_IMAGE_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_INPUT_IMAGE ARREADY" *) input m_axi_INPUT_IMAGE_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_INPUT_IMAGE RDATA" *) input [31:0]m_axi_INPUT_IMAGE_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_INPUT_IMAGE RRESP" *) input [1:0]m_axi_INPUT_IMAGE_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_INPUT_IMAGE RLAST" *) input m_axi_INPUT_IMAGE_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_INPUT_IMAGE RVALID" *) input m_axi_INPUT_IMAGE_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_INPUT_IMAGE RREADY" *) output m_axi_INPUT_IMAGE_RREADY;

  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [31:0]m_axi_INPUT_IMAGE_ARADDR;
  wire [1:0]m_axi_INPUT_IMAGE_ARBURST;
  wire [3:0]m_axi_INPUT_IMAGE_ARCACHE;
  wire [7:0]m_axi_INPUT_IMAGE_ARLEN;
  wire [1:0]m_axi_INPUT_IMAGE_ARLOCK;
  wire [2:0]m_axi_INPUT_IMAGE_ARPROT;
  wire [3:0]m_axi_INPUT_IMAGE_ARQOS;
  wire m_axi_INPUT_IMAGE_ARREADY;
  wire [3:0]m_axi_INPUT_IMAGE_ARREGION;
  wire [2:0]m_axi_INPUT_IMAGE_ARSIZE;
  wire m_axi_INPUT_IMAGE_ARVALID;
  wire [31:0]m_axi_INPUT_IMAGE_AWADDR;
  wire [1:0]m_axi_INPUT_IMAGE_AWBURST;
  wire [3:0]m_axi_INPUT_IMAGE_AWCACHE;
  wire [7:0]m_axi_INPUT_IMAGE_AWLEN;
  wire [1:0]m_axi_INPUT_IMAGE_AWLOCK;
  wire [2:0]m_axi_INPUT_IMAGE_AWPROT;
  wire [3:0]m_axi_INPUT_IMAGE_AWQOS;
  wire m_axi_INPUT_IMAGE_AWREADY;
  wire [3:0]m_axi_INPUT_IMAGE_AWREGION;
  wire [2:0]m_axi_INPUT_IMAGE_AWSIZE;
  wire m_axi_INPUT_IMAGE_AWVALID;
  wire m_axi_INPUT_IMAGE_BREADY;
  wire [1:0]m_axi_INPUT_IMAGE_BRESP;
  wire m_axi_INPUT_IMAGE_BVALID;
  wire [31:0]m_axi_INPUT_IMAGE_RDATA;
  wire m_axi_INPUT_IMAGE_RLAST;
  wire m_axi_INPUT_IMAGE_RREADY;
  wire [1:0]m_axi_INPUT_IMAGE_RRESP;
  wire m_axi_INPUT_IMAGE_RVALID;
  wire [31:0]m_axi_INPUT_IMAGE_WDATA;
  wire m_axi_INPUT_IMAGE_WLAST;
  wire m_axi_INPUT_IMAGE_WREADY;
  wire [3:0]m_axi_INPUT_IMAGE_WSTRB;
  wire m_axi_INPUT_IMAGE_WVALID;
  wire [4:0]s_axi_CONTROL_BUS_ARADDR;
  wire s_axi_CONTROL_BUS_ARREADY;
  wire s_axi_CONTROL_BUS_ARVALID;
  wire [4:0]s_axi_CONTROL_BUS_AWADDR;
  wire s_axi_CONTROL_BUS_AWREADY;
  wire s_axi_CONTROL_BUS_AWVALID;
  wire s_axi_CONTROL_BUS_BREADY;
  wire [1:0]s_axi_CONTROL_BUS_BRESP;
  wire s_axi_CONTROL_BUS_BVALID;
  wire [31:0]s_axi_CONTROL_BUS_RDATA;
  wire s_axi_CONTROL_BUS_RREADY;
  wire [1:0]s_axi_CONTROL_BUS_RRESP;
  wire s_axi_CONTROL_BUS_RVALID;
  wire [31:0]s_axi_CONTROL_BUS_WDATA;
  wire s_axi_CONTROL_BUS_WREADY;
  wire [3:0]s_axi_CONTROL_BUS_WSTRB;
  wire s_axi_CONTROL_BUS_WVALID;
  wire [4:0]s_axi_SPECS_ARADDR;
  wire s_axi_SPECS_ARREADY;
  wire s_axi_SPECS_ARVALID;
  wire [4:0]s_axi_SPECS_AWADDR;
  wire s_axi_SPECS_AWREADY;
  wire s_axi_SPECS_AWVALID;
  wire s_axi_SPECS_BREADY;
  wire [1:0]s_axi_SPECS_BRESP;
  wire s_axi_SPECS_BVALID;
  wire [31:0]s_axi_SPECS_RDATA;
  wire s_axi_SPECS_RREADY;
  wire [1:0]s_axi_SPECS_RRESP;
  wire s_axi_SPECS_RVALID;
  wire [31:0]s_axi_SPECS_WDATA;
  wire s_axi_SPECS_WREADY;
  wire [3:0]s_axi_SPECS_WSTRB;
  wire s_axi_SPECS_WVALID;
  wire [0:0]NLW_inst_m_axi_INPUT_IMAGE_ARID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_INPUT_IMAGE_ARUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_INPUT_IMAGE_AWID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_INPUT_IMAGE_AWUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_INPUT_IMAGE_WID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_INPUT_IMAGE_WUSER_UNCONNECTED;

  (* C_M_AXI_DATA_WIDTH = "32" *) 
  (* C_M_AXI_INPUT_IMAGE_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_INPUT_IMAGE_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_INPUT_IMAGE_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_INPUT_IMAGE_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_INPUT_IMAGE_CACHE_VALUE = "3" *) 
  (* C_M_AXI_INPUT_IMAGE_DATA_WIDTH = "32" *) 
  (* C_M_AXI_INPUT_IMAGE_ID_WIDTH = "1" *) 
  (* C_M_AXI_INPUT_IMAGE_PROT_VALUE = "0" *) 
  (* C_M_AXI_INPUT_IMAGE_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_INPUT_IMAGE_USER_VALUE = "0" *) 
  (* C_M_AXI_INPUT_IMAGE_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_INPUT_IMAGE_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_CONTROL_BUS_ADDR_WIDTH = "5" *) 
  (* C_S_AXI_CONTROL_BUS_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_BUS_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_SPECS_ADDR_WIDTH = "5" *) 
  (* C_S_AXI_SPECS_DATA_WIDTH = "32" *) 
  (* C_S_AXI_SPECS_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* ap_ST_fsm_pp0_stage0 = "12'b000000001000" *) 
  (* ap_ST_fsm_pp1_stage0 = "12'b000000100000" *) 
  (* ap_ST_fsm_pp2_stage0 = "12'b010000000000" *) 
  (* ap_ST_fsm_state1 = "12'b000000000001" *) 
  (* ap_ST_fsm_state2 = "12'b000000000010" *) 
  (* ap_ST_fsm_state28 = "12'b000000010000" *) 
  (* ap_ST_fsm_state3 = "12'b000000000100" *) 
  (* ap_ST_fsm_state53 = "12'b000001000000" *) 
  (* ap_ST_fsm_state54 = "12'b000010000000" *) 
  (* ap_ST_fsm_state55 = "12'b000100000000" *) 
  (* ap_ST_fsm_state56 = "12'b001000000000" *) 
  (* ap_ST_fsm_state65 = "12'b100000000000" *) 
  (* ap_const_int64_8 = "8" *) 
  (* ap_const_lv10_0 = "10'b0000000000" *) 
  (* ap_const_lv10_1 = "10'b0000000001" *) 
  (* ap_const_lv10_22 = "10'b0000100010" *) 
  (* ap_const_lv10_264 = "10'b1001100100" *) 
  (* ap_const_lv22_788 = "22'b0000000000011110001000" *) 
  (* ap_const_lv26_3FFFFF2 = "26'b11111111111111111111110010" *) 
  (* ap_const_lv2_0 = "2'b00" *) 
  (* ap_const_lv32_0 = "0" *) 
  (* ap_const_lv32_1 = "1" *) 
  (* ap_const_lv32_10 = "16" *) 
  (* ap_const_lv32_14 = "20" *) 
  (* ap_const_lv32_1F = "31" *) 
  (* ap_const_lv32_2 = "2" *) 
  (* ap_const_lv32_22 = "34" *) 
  (* ap_const_lv32_3 = "3" *) 
  (* ap_const_lv32_4 = "4" *) 
  (* ap_const_lv32_5 = "5" *) 
  (* ap_const_lv32_6 = "6" *) 
  (* ap_const_lv32_7 = "7" *) 
  (* ap_const_lv32_8 = "8" *) 
  (* ap_const_lv32_9 = "9" *) 
  (* ap_const_lv32_A = "10" *) 
  (* ap_const_lv32_B = "11" *) 
  (* ap_const_lv33_21 = "33'b000000000000000000000000000100001" *) 
  (* ap_const_lv3_0 = "3'b000" *) 
  (* ap_const_lv4_0 = "4'b0000" *) 
  (* ap_const_lv5_0 = "5'b00000" *) 
  (* ap_const_lv5_1 = "5'b00001" *) 
  (* ap_const_lv5_10 = "5'b10000" *) 
  (* ap_const_lv5_2 = "5'b00010" *) 
  (* ap_const_lv5_3 = "5'b00011" *) 
  (* ap_const_lv5_4 = "5'b00100" *) 
  (* ap_const_lv5_5 = "5'b00101" *) 
  (* ap_const_lv5_6 = "5'b00110" *) 
  (* ap_const_lv5_7 = "5'b00111" *) 
  (* ap_const_lv5_8 = "5'b01000" *) 
  (* ap_const_lv5_9 = "5'b01001" *) 
  (* ap_const_lv5_A = "5'b01010" *) 
  (* ap_const_lv5_B = "5'b01011" *) 
  (* ap_const_lv5_C = "5'b01100" *) 
  (* ap_const_lv5_D = "5'b01101" *) 
  (* ap_const_lv5_E = "5'b01110" *) 
  (* ap_const_lv5_F = "5'b01111" *) 
  (* ap_const_lv64_0 = "64'b0000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_const_lv64_1 = "64'b0000000000000000000000000000000000000000000000000000000000000001" *) 
  (* ap_const_lv64_2 = "64'b0000000000000000000000000000000000000000000000000000000000000010" *) 
  (* ap_const_lv64_3 = "64'b0000000000000000000000000000000000000000000000000000000000000011" *) 
  (* ap_const_lv6_0 = "6'b000000" *) 
  (* ap_const_lv6_1 = "6'b000001" *) 
  (* ap_const_lv6_22 = "6'b100010" *) 
  (* ap_const_lv7_0 = "7'b0000000" *) 
  (* ap_const_lv7_1 = "7'b0000001" *) 
  (* ap_const_lv7_48 = "7'b1001000" *) 
  (* ap_const_lv8_0 = "8'b00000000" *) 
  (* ap_const_lv8_48 = "8'b01001000" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .interrupt(interrupt),
        .m_axi_INPUT_IMAGE_ARADDR(m_axi_INPUT_IMAGE_ARADDR),
        .m_axi_INPUT_IMAGE_ARBURST(m_axi_INPUT_IMAGE_ARBURST),
        .m_axi_INPUT_IMAGE_ARCACHE(m_axi_INPUT_IMAGE_ARCACHE),
        .m_axi_INPUT_IMAGE_ARID(NLW_inst_m_axi_INPUT_IMAGE_ARID_UNCONNECTED[0]),
        .m_axi_INPUT_IMAGE_ARLEN(m_axi_INPUT_IMAGE_ARLEN),
        .m_axi_INPUT_IMAGE_ARLOCK(m_axi_INPUT_IMAGE_ARLOCK),
        .m_axi_INPUT_IMAGE_ARPROT(m_axi_INPUT_IMAGE_ARPROT),
        .m_axi_INPUT_IMAGE_ARQOS(m_axi_INPUT_IMAGE_ARQOS),
        .m_axi_INPUT_IMAGE_ARREADY(m_axi_INPUT_IMAGE_ARREADY),
        .m_axi_INPUT_IMAGE_ARREGION(m_axi_INPUT_IMAGE_ARREGION),
        .m_axi_INPUT_IMAGE_ARSIZE(m_axi_INPUT_IMAGE_ARSIZE),
        .m_axi_INPUT_IMAGE_ARUSER(NLW_inst_m_axi_INPUT_IMAGE_ARUSER_UNCONNECTED[0]),
        .m_axi_INPUT_IMAGE_ARVALID(m_axi_INPUT_IMAGE_ARVALID),
        .m_axi_INPUT_IMAGE_AWADDR(m_axi_INPUT_IMAGE_AWADDR),
        .m_axi_INPUT_IMAGE_AWBURST(m_axi_INPUT_IMAGE_AWBURST),
        .m_axi_INPUT_IMAGE_AWCACHE(m_axi_INPUT_IMAGE_AWCACHE),
        .m_axi_INPUT_IMAGE_AWID(NLW_inst_m_axi_INPUT_IMAGE_AWID_UNCONNECTED[0]),
        .m_axi_INPUT_IMAGE_AWLEN(m_axi_INPUT_IMAGE_AWLEN),
        .m_axi_INPUT_IMAGE_AWLOCK(m_axi_INPUT_IMAGE_AWLOCK),
        .m_axi_INPUT_IMAGE_AWPROT(m_axi_INPUT_IMAGE_AWPROT),
        .m_axi_INPUT_IMAGE_AWQOS(m_axi_INPUT_IMAGE_AWQOS),
        .m_axi_INPUT_IMAGE_AWREADY(m_axi_INPUT_IMAGE_AWREADY),
        .m_axi_INPUT_IMAGE_AWREGION(m_axi_INPUT_IMAGE_AWREGION),
        .m_axi_INPUT_IMAGE_AWSIZE(m_axi_INPUT_IMAGE_AWSIZE),
        .m_axi_INPUT_IMAGE_AWUSER(NLW_inst_m_axi_INPUT_IMAGE_AWUSER_UNCONNECTED[0]),
        .m_axi_INPUT_IMAGE_AWVALID(m_axi_INPUT_IMAGE_AWVALID),
        .m_axi_INPUT_IMAGE_BID(1'b0),
        .m_axi_INPUT_IMAGE_BREADY(m_axi_INPUT_IMAGE_BREADY),
        .m_axi_INPUT_IMAGE_BRESP(m_axi_INPUT_IMAGE_BRESP),
        .m_axi_INPUT_IMAGE_BUSER(1'b0),
        .m_axi_INPUT_IMAGE_BVALID(m_axi_INPUT_IMAGE_BVALID),
        .m_axi_INPUT_IMAGE_RDATA(m_axi_INPUT_IMAGE_RDATA),
        .m_axi_INPUT_IMAGE_RID(1'b0),
        .m_axi_INPUT_IMAGE_RLAST(m_axi_INPUT_IMAGE_RLAST),
        .m_axi_INPUT_IMAGE_RREADY(m_axi_INPUT_IMAGE_RREADY),
        .m_axi_INPUT_IMAGE_RRESP(m_axi_INPUT_IMAGE_RRESP),
        .m_axi_INPUT_IMAGE_RUSER(1'b0),
        .m_axi_INPUT_IMAGE_RVALID(m_axi_INPUT_IMAGE_RVALID),
        .m_axi_INPUT_IMAGE_WDATA(m_axi_INPUT_IMAGE_WDATA),
        .m_axi_INPUT_IMAGE_WID(NLW_inst_m_axi_INPUT_IMAGE_WID_UNCONNECTED[0]),
        .m_axi_INPUT_IMAGE_WLAST(m_axi_INPUT_IMAGE_WLAST),
        .m_axi_INPUT_IMAGE_WREADY(m_axi_INPUT_IMAGE_WREADY),
        .m_axi_INPUT_IMAGE_WSTRB(m_axi_INPUT_IMAGE_WSTRB),
        .m_axi_INPUT_IMAGE_WUSER(NLW_inst_m_axi_INPUT_IMAGE_WUSER_UNCONNECTED[0]),
        .m_axi_INPUT_IMAGE_WVALID(m_axi_INPUT_IMAGE_WVALID),
        .s_axi_CONTROL_BUS_ARADDR(s_axi_CONTROL_BUS_ARADDR),
        .s_axi_CONTROL_BUS_ARREADY(s_axi_CONTROL_BUS_ARREADY),
        .s_axi_CONTROL_BUS_ARVALID(s_axi_CONTROL_BUS_ARVALID),
        .s_axi_CONTROL_BUS_AWADDR(s_axi_CONTROL_BUS_AWADDR),
        .s_axi_CONTROL_BUS_AWREADY(s_axi_CONTROL_BUS_AWREADY),
        .s_axi_CONTROL_BUS_AWVALID(s_axi_CONTROL_BUS_AWVALID),
        .s_axi_CONTROL_BUS_BREADY(s_axi_CONTROL_BUS_BREADY),
        .s_axi_CONTROL_BUS_BRESP(s_axi_CONTROL_BUS_BRESP),
        .s_axi_CONTROL_BUS_BVALID(s_axi_CONTROL_BUS_BVALID),
        .s_axi_CONTROL_BUS_RDATA(s_axi_CONTROL_BUS_RDATA),
        .s_axi_CONTROL_BUS_RREADY(s_axi_CONTROL_BUS_RREADY),
        .s_axi_CONTROL_BUS_RRESP(s_axi_CONTROL_BUS_RRESP),
        .s_axi_CONTROL_BUS_RVALID(s_axi_CONTROL_BUS_RVALID),
        .s_axi_CONTROL_BUS_WDATA(s_axi_CONTROL_BUS_WDATA),
        .s_axi_CONTROL_BUS_WREADY(s_axi_CONTROL_BUS_WREADY),
        .s_axi_CONTROL_BUS_WSTRB(s_axi_CONTROL_BUS_WSTRB),
        .s_axi_CONTROL_BUS_WVALID(s_axi_CONTROL_BUS_WVALID),
        .s_axi_SPECS_ARADDR(s_axi_SPECS_ARADDR),
        .s_axi_SPECS_ARREADY(s_axi_SPECS_ARREADY),
        .s_axi_SPECS_ARVALID(s_axi_SPECS_ARVALID),
        .s_axi_SPECS_AWADDR(s_axi_SPECS_AWADDR),
        .s_axi_SPECS_AWREADY(s_axi_SPECS_AWREADY),
        .s_axi_SPECS_AWVALID(s_axi_SPECS_AWVALID),
        .s_axi_SPECS_BREADY(s_axi_SPECS_BREADY),
        .s_axi_SPECS_BRESP(s_axi_SPECS_BRESP),
        .s_axi_SPECS_BVALID(s_axi_SPECS_BVALID),
        .s_axi_SPECS_RDATA(s_axi_SPECS_RDATA),
        .s_axi_SPECS_RREADY(s_axi_SPECS_RREADY),
        .s_axi_SPECS_RRESP(s_axi_SPECS_RRESP),
        .s_axi_SPECS_RVALID(s_axi_SPECS_RVALID),
        .s_axi_SPECS_WDATA(s_axi_SPECS_WDATA),
        .s_axi_SPECS_WREADY(s_axi_SPECS_WREADY),
        .s_axi_SPECS_WSTRB(s_axi_SPECS_WSTRB),
        .s_axi_SPECS_WVALID(s_axi_SPECS_WVALID));
endmodule

(* C_M_AXI_DATA_WIDTH = "32" *) (* C_M_AXI_INPUT_IMAGE_ADDR_WIDTH = "32" *) (* C_M_AXI_INPUT_IMAGE_ARUSER_WIDTH = "1" *) 
(* C_M_AXI_INPUT_IMAGE_AWUSER_WIDTH = "1" *) (* C_M_AXI_INPUT_IMAGE_BUSER_WIDTH = "1" *) (* C_M_AXI_INPUT_IMAGE_CACHE_VALUE = "3" *) 
(* C_M_AXI_INPUT_IMAGE_DATA_WIDTH = "32" *) (* C_M_AXI_INPUT_IMAGE_ID_WIDTH = "1" *) (* C_M_AXI_INPUT_IMAGE_PROT_VALUE = "0" *) 
(* C_M_AXI_INPUT_IMAGE_RUSER_WIDTH = "1" *) (* C_M_AXI_INPUT_IMAGE_USER_VALUE = "0" *) (* C_M_AXI_INPUT_IMAGE_WSTRB_WIDTH = "4" *) 
(* C_M_AXI_INPUT_IMAGE_WUSER_WIDTH = "1" *) (* C_M_AXI_WSTRB_WIDTH = "4" *) (* C_S_AXI_CONTROL_BUS_ADDR_WIDTH = "5" *) 
(* C_S_AXI_CONTROL_BUS_DATA_WIDTH = "32" *) (* C_S_AXI_CONTROL_BUS_WSTRB_WIDTH = "4" *) (* C_S_AXI_DATA_WIDTH = "32" *) 
(* C_S_AXI_SPECS_ADDR_WIDTH = "5" *) (* C_S_AXI_SPECS_DATA_WIDTH = "32" *) (* C_S_AXI_SPECS_WSTRB_WIDTH = "4" *) 
(* C_S_AXI_WSTRB_WIDTH = "4" *) (* ap_ST_fsm_pp0_stage0 = "12'b000000001000" *) (* ap_ST_fsm_pp1_stage0 = "12'b000000100000" *) 
(* ap_ST_fsm_pp2_stage0 = "12'b010000000000" *) (* ap_ST_fsm_state1 = "12'b000000000001" *) (* ap_ST_fsm_state2 = "12'b000000000010" *) 
(* ap_ST_fsm_state28 = "12'b000000010000" *) (* ap_ST_fsm_state3 = "12'b000000000100" *) (* ap_ST_fsm_state53 = "12'b000001000000" *) 
(* ap_ST_fsm_state54 = "12'b000010000000" *) (* ap_ST_fsm_state55 = "12'b000100000000" *) (* ap_ST_fsm_state56 = "12'b001000000000" *) 
(* ap_ST_fsm_state65 = "12'b100000000000" *) (* ap_const_int64_8 = "8" *) (* ap_const_lv10_0 = "10'b0000000000" *) 
(* ap_const_lv10_1 = "10'b0000000001" *) (* ap_const_lv10_22 = "10'b0000100010" *) (* ap_const_lv10_264 = "10'b1001100100" *) 
(* ap_const_lv22_788 = "22'b0000000000011110001000" *) (* ap_const_lv26_3FFFFF2 = "26'b11111111111111111111110010" *) (* ap_const_lv2_0 = "2'b00" *) 
(* ap_const_lv32_0 = "0" *) (* ap_const_lv32_1 = "1" *) (* ap_const_lv32_10 = "16" *) 
(* ap_const_lv32_14 = "20" *) (* ap_const_lv32_1F = "31" *) (* ap_const_lv32_2 = "2" *) 
(* ap_const_lv32_22 = "34" *) (* ap_const_lv32_3 = "3" *) (* ap_const_lv32_4 = "4" *) 
(* ap_const_lv32_5 = "5" *) (* ap_const_lv32_6 = "6" *) (* ap_const_lv32_7 = "7" *) 
(* ap_const_lv32_8 = "8" *) (* ap_const_lv32_9 = "9" *) (* ap_const_lv32_A = "10" *) 
(* ap_const_lv32_B = "11" *) (* ap_const_lv33_21 = "33'b000000000000000000000000000100001" *) (* ap_const_lv3_0 = "3'b000" *) 
(* ap_const_lv4_0 = "4'b0000" *) (* ap_const_lv5_0 = "5'b00000" *) (* ap_const_lv5_1 = "5'b00001" *) 
(* ap_const_lv5_10 = "5'b10000" *) (* ap_const_lv5_2 = "5'b00010" *) (* ap_const_lv5_3 = "5'b00011" *) 
(* ap_const_lv5_4 = "5'b00100" *) (* ap_const_lv5_5 = "5'b00101" *) (* ap_const_lv5_6 = "5'b00110" *) 
(* ap_const_lv5_7 = "5'b00111" *) (* ap_const_lv5_8 = "5'b01000" *) (* ap_const_lv5_9 = "5'b01001" *) 
(* ap_const_lv5_A = "5'b01010" *) (* ap_const_lv5_B = "5'b01011" *) (* ap_const_lv5_C = "5'b01100" *) 
(* ap_const_lv5_D = "5'b01101" *) (* ap_const_lv5_E = "5'b01110" *) (* ap_const_lv5_F = "5'b01111" *) 
(* ap_const_lv64_0 = "64'b0000000000000000000000000000000000000000000000000000000000000000" *) (* ap_const_lv64_1 = "64'b0000000000000000000000000000000000000000000000000000000000000001" *) (* ap_const_lv64_2 = "64'b0000000000000000000000000000000000000000000000000000000000000010" *) 
(* ap_const_lv64_3 = "64'b0000000000000000000000000000000000000000000000000000000000000011" *) (* ap_const_lv6_0 = "6'b000000" *) (* ap_const_lv6_1 = "6'b000001" *) 
(* ap_const_lv6_22 = "6'b100010" *) (* ap_const_lv7_0 = "7'b0000000" *) (* ap_const_lv7_1 = "7'b0000001" *) 
(* ap_const_lv7_48 = "7'b1001000" *) (* ap_const_lv8_0 = "8'b00000000" *) (* ap_const_lv8_48 = "8'b01001000" *) 
(* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog
   (ap_clk,
    ap_rst_n,
    m_axi_INPUT_IMAGE_AWVALID,
    m_axi_INPUT_IMAGE_AWREADY,
    m_axi_INPUT_IMAGE_AWADDR,
    m_axi_INPUT_IMAGE_AWID,
    m_axi_INPUT_IMAGE_AWLEN,
    m_axi_INPUT_IMAGE_AWSIZE,
    m_axi_INPUT_IMAGE_AWBURST,
    m_axi_INPUT_IMAGE_AWLOCK,
    m_axi_INPUT_IMAGE_AWCACHE,
    m_axi_INPUT_IMAGE_AWPROT,
    m_axi_INPUT_IMAGE_AWQOS,
    m_axi_INPUT_IMAGE_AWREGION,
    m_axi_INPUT_IMAGE_AWUSER,
    m_axi_INPUT_IMAGE_WVALID,
    m_axi_INPUT_IMAGE_WREADY,
    m_axi_INPUT_IMAGE_WDATA,
    m_axi_INPUT_IMAGE_WSTRB,
    m_axi_INPUT_IMAGE_WLAST,
    m_axi_INPUT_IMAGE_WID,
    m_axi_INPUT_IMAGE_WUSER,
    m_axi_INPUT_IMAGE_ARVALID,
    m_axi_INPUT_IMAGE_ARREADY,
    m_axi_INPUT_IMAGE_ARADDR,
    m_axi_INPUT_IMAGE_ARID,
    m_axi_INPUT_IMAGE_ARLEN,
    m_axi_INPUT_IMAGE_ARSIZE,
    m_axi_INPUT_IMAGE_ARBURST,
    m_axi_INPUT_IMAGE_ARLOCK,
    m_axi_INPUT_IMAGE_ARCACHE,
    m_axi_INPUT_IMAGE_ARPROT,
    m_axi_INPUT_IMAGE_ARQOS,
    m_axi_INPUT_IMAGE_ARREGION,
    m_axi_INPUT_IMAGE_ARUSER,
    m_axi_INPUT_IMAGE_RVALID,
    m_axi_INPUT_IMAGE_RREADY,
    m_axi_INPUT_IMAGE_RDATA,
    m_axi_INPUT_IMAGE_RLAST,
    m_axi_INPUT_IMAGE_RID,
    m_axi_INPUT_IMAGE_RUSER,
    m_axi_INPUT_IMAGE_RRESP,
    m_axi_INPUT_IMAGE_BVALID,
    m_axi_INPUT_IMAGE_BREADY,
    m_axi_INPUT_IMAGE_BRESP,
    m_axi_INPUT_IMAGE_BID,
    m_axi_INPUT_IMAGE_BUSER,
    s_axi_CONTROL_BUS_AWVALID,
    s_axi_CONTROL_BUS_AWREADY,
    s_axi_CONTROL_BUS_AWADDR,
    s_axi_CONTROL_BUS_WVALID,
    s_axi_CONTROL_BUS_WREADY,
    s_axi_CONTROL_BUS_WDATA,
    s_axi_CONTROL_BUS_WSTRB,
    s_axi_CONTROL_BUS_ARVALID,
    s_axi_CONTROL_BUS_ARREADY,
    s_axi_CONTROL_BUS_ARADDR,
    s_axi_CONTROL_BUS_RVALID,
    s_axi_CONTROL_BUS_RREADY,
    s_axi_CONTROL_BUS_RDATA,
    s_axi_CONTROL_BUS_RRESP,
    s_axi_CONTROL_BUS_BVALID,
    s_axi_CONTROL_BUS_BREADY,
    s_axi_CONTROL_BUS_BRESP,
    interrupt,
    s_axi_SPECS_AWVALID,
    s_axi_SPECS_AWREADY,
    s_axi_SPECS_AWADDR,
    s_axi_SPECS_WVALID,
    s_axi_SPECS_WREADY,
    s_axi_SPECS_WDATA,
    s_axi_SPECS_WSTRB,
    s_axi_SPECS_ARVALID,
    s_axi_SPECS_ARREADY,
    s_axi_SPECS_ARADDR,
    s_axi_SPECS_RVALID,
    s_axi_SPECS_RREADY,
    s_axi_SPECS_RDATA,
    s_axi_SPECS_RRESP,
    s_axi_SPECS_BVALID,
    s_axi_SPECS_BREADY,
    s_axi_SPECS_BRESP);
  input ap_clk;
  input ap_rst_n;
  output m_axi_INPUT_IMAGE_AWVALID;
  input m_axi_INPUT_IMAGE_AWREADY;
  output [31:0]m_axi_INPUT_IMAGE_AWADDR;
  output [0:0]m_axi_INPUT_IMAGE_AWID;
  output [7:0]m_axi_INPUT_IMAGE_AWLEN;
  output [2:0]m_axi_INPUT_IMAGE_AWSIZE;
  output [1:0]m_axi_INPUT_IMAGE_AWBURST;
  output [1:0]m_axi_INPUT_IMAGE_AWLOCK;
  output [3:0]m_axi_INPUT_IMAGE_AWCACHE;
  output [2:0]m_axi_INPUT_IMAGE_AWPROT;
  output [3:0]m_axi_INPUT_IMAGE_AWQOS;
  output [3:0]m_axi_INPUT_IMAGE_AWREGION;
  output [0:0]m_axi_INPUT_IMAGE_AWUSER;
  output m_axi_INPUT_IMAGE_WVALID;
  input m_axi_INPUT_IMAGE_WREADY;
  output [31:0]m_axi_INPUT_IMAGE_WDATA;
  output [3:0]m_axi_INPUT_IMAGE_WSTRB;
  output m_axi_INPUT_IMAGE_WLAST;
  output [0:0]m_axi_INPUT_IMAGE_WID;
  output [0:0]m_axi_INPUT_IMAGE_WUSER;
  output m_axi_INPUT_IMAGE_ARVALID;
  input m_axi_INPUT_IMAGE_ARREADY;
  output [31:0]m_axi_INPUT_IMAGE_ARADDR;
  output [0:0]m_axi_INPUT_IMAGE_ARID;
  output [7:0]m_axi_INPUT_IMAGE_ARLEN;
  output [2:0]m_axi_INPUT_IMAGE_ARSIZE;
  output [1:0]m_axi_INPUT_IMAGE_ARBURST;
  output [1:0]m_axi_INPUT_IMAGE_ARLOCK;
  output [3:0]m_axi_INPUT_IMAGE_ARCACHE;
  output [2:0]m_axi_INPUT_IMAGE_ARPROT;
  output [3:0]m_axi_INPUT_IMAGE_ARQOS;
  output [3:0]m_axi_INPUT_IMAGE_ARREGION;
  output [0:0]m_axi_INPUT_IMAGE_ARUSER;
  input m_axi_INPUT_IMAGE_RVALID;
  output m_axi_INPUT_IMAGE_RREADY;
  input [31:0]m_axi_INPUT_IMAGE_RDATA;
  input m_axi_INPUT_IMAGE_RLAST;
  input [0:0]m_axi_INPUT_IMAGE_RID;
  input [0:0]m_axi_INPUT_IMAGE_RUSER;
  input [1:0]m_axi_INPUT_IMAGE_RRESP;
  input m_axi_INPUT_IMAGE_BVALID;
  output m_axi_INPUT_IMAGE_BREADY;
  input [1:0]m_axi_INPUT_IMAGE_BRESP;
  input [0:0]m_axi_INPUT_IMAGE_BID;
  input [0:0]m_axi_INPUT_IMAGE_BUSER;
  input s_axi_CONTROL_BUS_AWVALID;
  output s_axi_CONTROL_BUS_AWREADY;
  input [4:0]s_axi_CONTROL_BUS_AWADDR;
  input s_axi_CONTROL_BUS_WVALID;
  output s_axi_CONTROL_BUS_WREADY;
  input [31:0]s_axi_CONTROL_BUS_WDATA;
  input [3:0]s_axi_CONTROL_BUS_WSTRB;
  input s_axi_CONTROL_BUS_ARVALID;
  output s_axi_CONTROL_BUS_ARREADY;
  input [4:0]s_axi_CONTROL_BUS_ARADDR;
  output s_axi_CONTROL_BUS_RVALID;
  input s_axi_CONTROL_BUS_RREADY;
  output [31:0]s_axi_CONTROL_BUS_RDATA;
  output [1:0]s_axi_CONTROL_BUS_RRESP;
  output s_axi_CONTROL_BUS_BVALID;
  input s_axi_CONTROL_BUS_BREADY;
  output [1:0]s_axi_CONTROL_BUS_BRESP;
  output interrupt;
  input s_axi_SPECS_AWVALID;
  output s_axi_SPECS_AWREADY;
  input [4:0]s_axi_SPECS_AWADDR;
  input s_axi_SPECS_WVALID;
  output s_axi_SPECS_WREADY;
  input [31:0]s_axi_SPECS_WDATA;
  input [3:0]s_axi_SPECS_WSTRB;
  input s_axi_SPECS_ARVALID;
  output s_axi_SPECS_ARREADY;
  input [4:0]s_axi_SPECS_ARADDR;
  output s_axi_SPECS_RVALID;
  input s_axi_SPECS_RREADY;
  output [31:0]s_axi_SPECS_RDATA;
  output [1:0]s_axi_SPECS_RRESP;
  output s_axi_SPECS_BVALID;
  input s_axi_SPECS_BREADY;
  output [1:0]s_axi_SPECS_BRESP;

  wire \<const0> ;
  wire \<const1> ;
  wire [7:0]INPUT_IMAGE_RDATA;
  wire INPUT_IMAGE_RREADY;
  wire [31:0]INPUT_IMAGE_addr_1_reg_1717;
  wire INPUT_IMAGE_addr_1_reg_17170;
  wire \INPUT_IMAGE_addr_1_reg_1717[11]_i_2_n_8 ;
  wire \INPUT_IMAGE_addr_1_reg_1717[11]_i_3_n_8 ;
  wire \INPUT_IMAGE_addr_1_reg_1717[11]_i_4_n_8 ;
  wire \INPUT_IMAGE_addr_1_reg_1717[11]_i_5_n_8 ;
  wire \INPUT_IMAGE_addr_1_reg_1717[11]_i_6_n_8 ;
  wire \INPUT_IMAGE_addr_1_reg_1717[11]_i_7_n_8 ;
  wire \INPUT_IMAGE_addr_1_reg_1717[11]_i_8_n_8 ;
  wire \INPUT_IMAGE_addr_1_reg_1717[11]_i_9_n_8 ;
  wire \INPUT_IMAGE_addr_1_reg_1717[15]_i_2_n_8 ;
  wire \INPUT_IMAGE_addr_1_reg_1717[15]_i_3_n_8 ;
  wire \INPUT_IMAGE_addr_1_reg_1717[15]_i_4_n_8 ;
  wire \INPUT_IMAGE_addr_1_reg_1717[15]_i_5_n_8 ;
  wire \INPUT_IMAGE_addr_1_reg_1717[15]_i_6_n_8 ;
  wire \INPUT_IMAGE_addr_1_reg_1717[15]_i_7_n_8 ;
  wire \INPUT_IMAGE_addr_1_reg_1717[15]_i_8_n_8 ;
  wire \INPUT_IMAGE_addr_1_reg_1717[15]_i_9_n_8 ;
  wire \INPUT_IMAGE_addr_1_reg_1717[19]_i_2_n_8 ;
  wire \INPUT_IMAGE_addr_1_reg_1717[19]_i_3_n_8 ;
  wire \INPUT_IMAGE_addr_1_reg_1717[19]_i_4_n_8 ;
  wire \INPUT_IMAGE_addr_1_reg_1717[19]_i_5_n_8 ;
  wire \INPUT_IMAGE_addr_1_reg_1717[19]_i_6_n_8 ;
  wire \INPUT_IMAGE_addr_1_reg_1717[19]_i_7_n_8 ;
  wire \INPUT_IMAGE_addr_1_reg_1717[19]_i_8_n_8 ;
  wire \INPUT_IMAGE_addr_1_reg_1717[19]_i_9_n_8 ;
  wire \INPUT_IMAGE_addr_1_reg_1717[23]_i_2_n_8 ;
  wire \INPUT_IMAGE_addr_1_reg_1717[23]_i_3_n_8 ;
  wire \INPUT_IMAGE_addr_1_reg_1717[23]_i_4_n_8 ;
  wire \INPUT_IMAGE_addr_1_reg_1717[23]_i_5_n_8 ;
  wire \INPUT_IMAGE_addr_1_reg_1717[23]_i_6_n_8 ;
  wire \INPUT_IMAGE_addr_1_reg_1717[23]_i_7_n_8 ;
  wire \INPUT_IMAGE_addr_1_reg_1717[23]_i_8_n_8 ;
  wire \INPUT_IMAGE_addr_1_reg_1717[23]_i_9_n_8 ;
  wire \INPUT_IMAGE_addr_1_reg_1717[27]_i_2_n_8 ;
  wire \INPUT_IMAGE_addr_1_reg_1717[27]_i_3_n_8 ;
  wire \INPUT_IMAGE_addr_1_reg_1717[27]_i_4_n_8 ;
  wire \INPUT_IMAGE_addr_1_reg_1717[27]_i_5_n_8 ;
  wire \INPUT_IMAGE_addr_1_reg_1717[27]_i_6_n_8 ;
  wire \INPUT_IMAGE_addr_1_reg_1717[27]_i_7_n_8 ;
  wire \INPUT_IMAGE_addr_1_reg_1717[27]_i_8_n_8 ;
  wire \INPUT_IMAGE_addr_1_reg_1717[27]_i_9_n_8 ;
  wire \INPUT_IMAGE_addr_1_reg_1717[31]_i_2_n_8 ;
  wire \INPUT_IMAGE_addr_1_reg_1717[31]_i_3_n_8 ;
  wire \INPUT_IMAGE_addr_1_reg_1717[31]_i_4_n_8 ;
  wire \INPUT_IMAGE_addr_1_reg_1717[31]_i_5_n_8 ;
  wire \INPUT_IMAGE_addr_1_reg_1717[31]_i_6_n_8 ;
  wire \INPUT_IMAGE_addr_1_reg_1717[31]_i_7_n_8 ;
  wire \INPUT_IMAGE_addr_1_reg_1717[31]_i_8_n_8 ;
  wire \INPUT_IMAGE_addr_1_reg_1717[3]_i_2_n_8 ;
  wire \INPUT_IMAGE_addr_1_reg_1717[3]_i_3_n_8 ;
  wire \INPUT_IMAGE_addr_1_reg_1717[3]_i_4_n_8 ;
  wire \INPUT_IMAGE_addr_1_reg_1717[3]_i_5_n_8 ;
  wire \INPUT_IMAGE_addr_1_reg_1717[3]_i_6_n_8 ;
  wire \INPUT_IMAGE_addr_1_reg_1717[3]_i_7_n_8 ;
  wire \INPUT_IMAGE_addr_1_reg_1717[3]_i_8_n_8 ;
  wire \INPUT_IMAGE_addr_1_reg_1717[7]_i_2_n_8 ;
  wire \INPUT_IMAGE_addr_1_reg_1717[7]_i_3_n_8 ;
  wire \INPUT_IMAGE_addr_1_reg_1717[7]_i_4_n_8 ;
  wire \INPUT_IMAGE_addr_1_reg_1717[7]_i_5_n_8 ;
  wire \INPUT_IMAGE_addr_1_reg_1717[7]_i_6_n_8 ;
  wire \INPUT_IMAGE_addr_1_reg_1717[7]_i_7_n_8 ;
  wire \INPUT_IMAGE_addr_1_reg_1717[7]_i_8_n_8 ;
  wire \INPUT_IMAGE_addr_1_reg_1717[7]_i_9_n_8 ;
  wire \INPUT_IMAGE_addr_1_reg_1717_reg[11]_i_1_n_10 ;
  wire \INPUT_IMAGE_addr_1_reg_1717_reg[11]_i_1_n_11 ;
  wire \INPUT_IMAGE_addr_1_reg_1717_reg[11]_i_1_n_8 ;
  wire \INPUT_IMAGE_addr_1_reg_1717_reg[11]_i_1_n_9 ;
  wire \INPUT_IMAGE_addr_1_reg_1717_reg[15]_i_1_n_10 ;
  wire \INPUT_IMAGE_addr_1_reg_1717_reg[15]_i_1_n_11 ;
  wire \INPUT_IMAGE_addr_1_reg_1717_reg[15]_i_1_n_8 ;
  wire \INPUT_IMAGE_addr_1_reg_1717_reg[15]_i_1_n_9 ;
  wire \INPUT_IMAGE_addr_1_reg_1717_reg[19]_i_1_n_10 ;
  wire \INPUT_IMAGE_addr_1_reg_1717_reg[19]_i_1_n_11 ;
  wire \INPUT_IMAGE_addr_1_reg_1717_reg[19]_i_1_n_8 ;
  wire \INPUT_IMAGE_addr_1_reg_1717_reg[19]_i_1_n_9 ;
  wire \INPUT_IMAGE_addr_1_reg_1717_reg[23]_i_1_n_10 ;
  wire \INPUT_IMAGE_addr_1_reg_1717_reg[23]_i_1_n_11 ;
  wire \INPUT_IMAGE_addr_1_reg_1717_reg[23]_i_1_n_8 ;
  wire \INPUT_IMAGE_addr_1_reg_1717_reg[23]_i_1_n_9 ;
  wire \INPUT_IMAGE_addr_1_reg_1717_reg[27]_i_1_n_10 ;
  wire \INPUT_IMAGE_addr_1_reg_1717_reg[27]_i_1_n_11 ;
  wire \INPUT_IMAGE_addr_1_reg_1717_reg[27]_i_1_n_8 ;
  wire \INPUT_IMAGE_addr_1_reg_1717_reg[27]_i_1_n_9 ;
  wire \INPUT_IMAGE_addr_1_reg_1717_reg[31]_i_1_n_10 ;
  wire \INPUT_IMAGE_addr_1_reg_1717_reg[31]_i_1_n_11 ;
  wire \INPUT_IMAGE_addr_1_reg_1717_reg[31]_i_1_n_9 ;
  wire \INPUT_IMAGE_addr_1_reg_1717_reg[3]_i_1_n_10 ;
  wire \INPUT_IMAGE_addr_1_reg_1717_reg[3]_i_1_n_11 ;
  wire \INPUT_IMAGE_addr_1_reg_1717_reg[3]_i_1_n_8 ;
  wire \INPUT_IMAGE_addr_1_reg_1717_reg[3]_i_1_n_9 ;
  wire \INPUT_IMAGE_addr_1_reg_1717_reg[7]_i_1_n_10 ;
  wire \INPUT_IMAGE_addr_1_reg_1717_reg[7]_i_1_n_11 ;
  wire \INPUT_IMAGE_addr_1_reg_1717_reg[7]_i_1_n_8 ;
  wire \INPUT_IMAGE_addr_1_reg_1717_reg[7]_i_1_n_9 ;
  wire [31:0]INPUT_IMAGE_addr_reg_1645;
  wire INPUT_IMAGE_addr_reg_16450;
  wire \INPUT_IMAGE_addr_reg_1645[11]_i_2_n_8 ;
  wire \INPUT_IMAGE_addr_reg_1645[11]_i_3_n_8 ;
  wire \INPUT_IMAGE_addr_reg_1645[11]_i_4_n_8 ;
  wire \INPUT_IMAGE_addr_reg_1645[11]_i_5_n_8 ;
  wire \INPUT_IMAGE_addr_reg_1645[15]_i_2_n_8 ;
  wire \INPUT_IMAGE_addr_reg_1645[15]_i_3_n_8 ;
  wire \INPUT_IMAGE_addr_reg_1645[15]_i_4_n_8 ;
  wire \INPUT_IMAGE_addr_reg_1645[15]_i_5_n_8 ;
  wire \INPUT_IMAGE_addr_reg_1645[19]_i_2_n_8 ;
  wire \INPUT_IMAGE_addr_reg_1645[19]_i_3_n_8 ;
  wire \INPUT_IMAGE_addr_reg_1645[19]_i_4_n_8 ;
  wire \INPUT_IMAGE_addr_reg_1645[19]_i_5_n_8 ;
  wire \INPUT_IMAGE_addr_reg_1645[23]_i_2_n_8 ;
  wire \INPUT_IMAGE_addr_reg_1645[23]_i_3_n_8 ;
  wire \INPUT_IMAGE_addr_reg_1645[23]_i_4_n_8 ;
  wire \INPUT_IMAGE_addr_reg_1645[23]_i_5_n_8 ;
  wire \INPUT_IMAGE_addr_reg_1645[27]_i_2_n_8 ;
  wire \INPUT_IMAGE_addr_reg_1645[27]_i_3_n_8 ;
  wire \INPUT_IMAGE_addr_reg_1645[27]_i_4_n_8 ;
  wire \INPUT_IMAGE_addr_reg_1645[27]_i_5_n_8 ;
  wire \INPUT_IMAGE_addr_reg_1645[31]_i_3_n_8 ;
  wire \INPUT_IMAGE_addr_reg_1645[31]_i_4_n_8 ;
  wire \INPUT_IMAGE_addr_reg_1645[31]_i_5_n_8 ;
  wire \INPUT_IMAGE_addr_reg_1645[31]_i_6_n_8 ;
  wire \INPUT_IMAGE_addr_reg_1645[3]_i_2_n_8 ;
  wire \INPUT_IMAGE_addr_reg_1645[3]_i_3_n_8 ;
  wire \INPUT_IMAGE_addr_reg_1645[3]_i_4_n_8 ;
  wire \INPUT_IMAGE_addr_reg_1645[3]_i_5_n_8 ;
  wire \INPUT_IMAGE_addr_reg_1645[7]_i_2_n_8 ;
  wire \INPUT_IMAGE_addr_reg_1645[7]_i_3_n_8 ;
  wire \INPUT_IMAGE_addr_reg_1645[7]_i_4_n_8 ;
  wire \INPUT_IMAGE_addr_reg_1645[7]_i_5_n_8 ;
  wire \INPUT_IMAGE_addr_reg_1645_reg[11]_i_1_n_10 ;
  wire \INPUT_IMAGE_addr_reg_1645_reg[11]_i_1_n_11 ;
  wire \INPUT_IMAGE_addr_reg_1645_reg[11]_i_1_n_8 ;
  wire \INPUT_IMAGE_addr_reg_1645_reg[11]_i_1_n_9 ;
  wire \INPUT_IMAGE_addr_reg_1645_reg[15]_i_1_n_10 ;
  wire \INPUT_IMAGE_addr_reg_1645_reg[15]_i_1_n_11 ;
  wire \INPUT_IMAGE_addr_reg_1645_reg[15]_i_1_n_8 ;
  wire \INPUT_IMAGE_addr_reg_1645_reg[15]_i_1_n_9 ;
  wire \INPUT_IMAGE_addr_reg_1645_reg[19]_i_1_n_10 ;
  wire \INPUT_IMAGE_addr_reg_1645_reg[19]_i_1_n_11 ;
  wire \INPUT_IMAGE_addr_reg_1645_reg[19]_i_1_n_8 ;
  wire \INPUT_IMAGE_addr_reg_1645_reg[19]_i_1_n_9 ;
  wire \INPUT_IMAGE_addr_reg_1645_reg[23]_i_1_n_10 ;
  wire \INPUT_IMAGE_addr_reg_1645_reg[23]_i_1_n_11 ;
  wire \INPUT_IMAGE_addr_reg_1645_reg[23]_i_1_n_8 ;
  wire \INPUT_IMAGE_addr_reg_1645_reg[23]_i_1_n_9 ;
  wire \INPUT_IMAGE_addr_reg_1645_reg[27]_i_1_n_10 ;
  wire \INPUT_IMAGE_addr_reg_1645_reg[27]_i_1_n_11 ;
  wire \INPUT_IMAGE_addr_reg_1645_reg[27]_i_1_n_8 ;
  wire \INPUT_IMAGE_addr_reg_1645_reg[27]_i_1_n_9 ;
  wire \INPUT_IMAGE_addr_reg_1645_reg[31]_i_2_n_10 ;
  wire \INPUT_IMAGE_addr_reg_1645_reg[31]_i_2_n_11 ;
  wire \INPUT_IMAGE_addr_reg_1645_reg[31]_i_2_n_9 ;
  wire \INPUT_IMAGE_addr_reg_1645_reg[3]_i_1_n_10 ;
  wire \INPUT_IMAGE_addr_reg_1645_reg[3]_i_1_n_11 ;
  wire \INPUT_IMAGE_addr_reg_1645_reg[3]_i_1_n_8 ;
  wire \INPUT_IMAGE_addr_reg_1645_reg[3]_i_1_n_9 ;
  wire \INPUT_IMAGE_addr_reg_1645_reg[7]_i_1_n_10 ;
  wire \INPUT_IMAGE_addr_reg_1645_reg[7]_i_1_n_11 ;
  wire \INPUT_IMAGE_addr_reg_1645_reg[7]_i_1_n_8 ;
  wire \INPUT_IMAGE_addr_reg_1645_reg[7]_i_1_n_9 ;
  wire I_RREADY2;
  wire [7:0]abs2_reg_2377;
  wire [7:0]abs_reg_2393;
  wire \ap_CS_fsm[10]_i_2_n_8 ;
  wire \ap_CS_fsm[11]_i_3_n_8 ;
  wire \ap_CS_fsm[11]_i_4_n_8 ;
  wire \ap_CS_fsm[11]_i_5_n_8 ;
  wire \ap_CS_fsm[4]_i_2_n_8 ;
  wire \ap_CS_fsm[6]_i_2_n_8 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp1_stage0;
  wire ap_CS_fsm_pp2_stage0;
  wire \ap_CS_fsm_reg_n_8_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state28;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state3_0;
  wire ap_CS_fsm_state3_1;
  wire ap_CS_fsm_state53;
  wire ap_CS_fsm_state54;
  wire ap_CS_fsm_state55;
  wire ap_CS_fsm_state56;
  wire ap_CS_fsm_state65;
  wire [11:0]ap_NS_fsm;
  wire ap_NS_fsm5;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter10;
  wire ap_enable_reg_pp0_iter10_reg_r_n_8;
  wire ap_enable_reg_pp0_iter11_reg_r_n_8;
  wire ap_enable_reg_pp0_iter12_reg_r_n_8;
  wire ap_enable_reg_pp0_iter13_reg_r_n_8;
  wire ap_enable_reg_pp0_iter13_reg_srl12___ap_enable_reg_pp0_iter13_reg_r_n_8;
  wire ap_enable_reg_pp0_iter14_reg_ap_enable_reg_pp0_iter14_reg_r_n_8;
  wire ap_enable_reg_pp0_iter14_reg_gate_n_8;
  wire ap_enable_reg_pp0_iter14_reg_r_n_8;
  wire ap_enable_reg_pp0_iter15;
  wire ap_enable_reg_pp0_iter20_reg_srl5___ap_enable_reg_pp0_iter6_reg_r_n_8;
  wire ap_enable_reg_pp0_iter21_reg_ap_enable_reg_pp0_iter7_reg_r_n_8;
  wire ap_enable_reg_pp0_iter21_reg_gate_n_8;
  wire ap_enable_reg_pp0_iter22;
  wire ap_enable_reg_pp0_iter23_reg_n_8;
  wire ap_enable_reg_pp0_iter2_reg_r_n_8;
  wire ap_enable_reg_pp0_iter3_reg_r_n_8;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter4_2;
  wire ap_enable_reg_pp0_iter4_reg_r_n_8;
  wire ap_enable_reg_pp0_iter5_reg_r_n_8;
  wire ap_enable_reg_pp0_iter6_reg_r_n_8;
  wire ap_enable_reg_pp0_iter7_reg_r_n_8;
  wire ap_enable_reg_pp0_iter8_reg_r_n_8;
  wire ap_enable_reg_pp0_iter9_reg_r_n_8;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter1;
  wire ap_enable_reg_pp1_iter10;
  wire ap_enable_reg_pp1_iter10_reg_r_n_8;
  wire ap_enable_reg_pp1_iter11_reg_r_n_8;
  wire ap_enable_reg_pp1_iter12_reg_r_n_8;
  wire ap_enable_reg_pp1_iter13_reg_r_n_8;
  wire ap_enable_reg_pp1_iter13_reg_srl12___ap_enable_reg_pp1_iter13_reg_r_n_8;
  wire ap_enable_reg_pp1_iter14_reg_ap_enable_reg_pp1_iter14_reg_r_n_8;
  wire ap_enable_reg_pp1_iter14_reg_gate_n_8;
  wire ap_enable_reg_pp1_iter14_reg_r_n_8;
  wire ap_enable_reg_pp1_iter15;
  wire ap_enable_reg_pp1_iter20_reg_srl5___ap_enable_reg_pp1_iter6_reg_r_n_8;
  wire ap_enable_reg_pp1_iter21_reg_ap_enable_reg_pp1_iter7_reg_r_n_8;
  wire ap_enable_reg_pp1_iter21_reg_gate_n_8;
  wire ap_enable_reg_pp1_iter22;
  wire ap_enable_reg_pp1_iter23_reg_n_8;
  wire ap_enable_reg_pp1_iter2_reg_r_n_8;
  wire ap_enable_reg_pp1_iter3_reg_r_n_8;
  wire ap_enable_reg_pp1_iter4_reg_r_n_8;
  wire ap_enable_reg_pp1_iter5_reg_r_n_8;
  wire ap_enable_reg_pp1_iter6_reg_r_n_8;
  wire ap_enable_reg_pp1_iter7_reg_r_n_8;
  wire ap_enable_reg_pp1_iter8_reg_r_n_8;
  wire ap_enable_reg_pp1_iter9_reg_r_n_8;
  wire ap_enable_reg_pp2_iter0;
  wire ap_enable_reg_pp2_iter00;
  wire ap_enable_reg_pp2_iter1;
  wire ap_enable_reg_pp2_iter10;
  wire ap_enable_reg_pp2_iter2;
  wire ap_enable_reg_pp2_iter4_reg_srl2___grp_normalizeHisto0_fu_1019_ap_enable_reg_pp0_iter3_reg_r_n_8;
  wire ap_enable_reg_pp2_iter5_reg_grp_normalizeHisto0_fu_1019_ap_enable_reg_pp0_iter4_reg_r_n_8;
  wire ap_enable_reg_pp2_iter6;
  wire ap_enable_reg_pp2_iter7;
  wire \ap_pipeline_reg_pp0_iter11_exitcond_flatten_reg_1588_reg[0]_srl10_n_8 ;
  wire ap_pipeline_reg_pp0_iter12_exitcond_flatten_reg_1588;
  wire ap_pipeline_reg_pp0_iter13_exitcond_flatten_reg_1588;
  wire ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1588;
  wire [5:0]ap_pipeline_reg_pp0_iter1_indvar_mid2_reg_1597;
  wire [4:0]ap_pipeline_reg_pp0_iter1_tmp_mid2_v_v_reg_1602;
  wire \ap_pipeline_reg_pp0_iter21_tmp_45_t_reg_1631_reg[0]_srl10_n_8 ;
  wire \ap_pipeline_reg_pp0_iter21_tmp_45_t_reg_1631_reg[1]_srl10_n_8 ;
  wire \ap_pipeline_reg_pp0_iter21_tmp_45_t_reg_1631_reg[2]_srl10_n_8 ;
  wire \ap_pipeline_reg_pp0_iter21_tmp_45_t_reg_1631_reg[3]_srl10_n_8 ;
  wire \ap_pipeline_reg_pp0_iter21_tmp_45_t_reg_1631_reg[4]_srl10_n_8 ;
  wire [4:0]ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631;
  wire \ap_pipeline_reg_pp0_iter6_indvar_mid2_reg_1597_reg[0]_srl5_n_8 ;
  wire \ap_pipeline_reg_pp0_iter6_indvar_mid2_reg_1597_reg[1]_srl5_n_8 ;
  wire \ap_pipeline_reg_pp0_iter6_indvar_mid2_reg_1597_reg[2]_srl5_n_8 ;
  wire \ap_pipeline_reg_pp0_iter6_indvar_mid2_reg_1597_reg[3]_srl5_n_8 ;
  wire \ap_pipeline_reg_pp0_iter6_indvar_mid2_reg_1597_reg[4]_srl5_n_8 ;
  wire \ap_pipeline_reg_pp0_iter6_indvar_mid2_reg_1597_reg[5]_srl5_n_8 ;
  wire \ap_pipeline_reg_pp0_iter6_tmp_mid2_v_v_reg_1602_reg[0]_srl5_n_8 ;
  wire \ap_pipeline_reg_pp0_iter6_tmp_mid2_v_v_reg_1602_reg[1]_srl5_n_8 ;
  wire \ap_pipeline_reg_pp0_iter6_tmp_mid2_v_v_reg_1602_reg[2]_srl5_n_8 ;
  wire \ap_pipeline_reg_pp0_iter6_tmp_mid2_v_v_reg_1602_reg[3]_srl5_n_8 ;
  wire \ap_pipeline_reg_pp0_iter6_tmp_mid2_v_v_reg_1602_reg[4]_srl5_n_8 ;
  wire [7:0]ap_pipeline_reg_pp0_iter7_abs2_reg_2377;
  wire [7:0]ap_pipeline_reg_pp0_iter7_abs_reg_2393;
  wire [5:0]ap_pipeline_reg_pp0_iter7_indvar_mid2_reg_1597;
  wire [4:0]ap_pipeline_reg_pp0_iter7_tmp_mid2_v_v_reg_1602;
  wire ap_pipeline_reg_pp0_iter7_tmp_reg_618;
  wire ap_pipeline_reg_pp0_iter7_tmp_reg_618_4;
  wire [7:0]ap_pipeline_reg_pp0_iter8_abs2_reg_2377;
  wire [7:0]ap_pipeline_reg_pp0_iter8_abs_reg_2393;
  wire [4:0]ap_pipeline_reg_pp0_iter8_tmp_mid2_v_v_reg_1602;
  wire \ap_pipeline_reg_pp1_iter10_exitcond_flatten1_reg_1665_reg[0]_srl9_n_8 ;
  wire ap_pipeline_reg_pp1_iter11_exitcond_flatten1_reg_1665;
  wire ap_pipeline_reg_pp1_iter12_exitcond_flatten1_reg_1665;
  wire ap_pipeline_reg_pp1_iter13_exitcond_flatten1_reg_1665;
  wire [31:0]ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717;
  wire ap_pipeline_reg_pp1_iter1_exitcond_flatten1_reg_1665;
  wire [5:0]ap_pipeline_reg_pp1_iter1_indvar1_mid2_reg_1674;
  wire [4:0]ap_pipeline_reg_pp1_iter1_p_sum2_cast_mid2_v_v_s_reg_1679;
  wire \ap_pipeline_reg_pp1_iter21_tmp_52_t_reg_1708_reg[0]_srl10_n_8 ;
  wire \ap_pipeline_reg_pp1_iter21_tmp_52_t_reg_1708_reg[1]_srl10_n_8 ;
  wire \ap_pipeline_reg_pp1_iter21_tmp_52_t_reg_1708_reg[2]_srl10_n_8 ;
  wire \ap_pipeline_reg_pp1_iter21_tmp_52_t_reg_1708_reg[3]_srl10_n_8 ;
  wire \ap_pipeline_reg_pp1_iter21_tmp_52_t_reg_1708_reg[4]_srl10_n_8 ;
  wire [4:0]ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708;
  wire \ap_pipeline_reg_pp1_iter6_indvar1_mid2_reg_1674_reg[0]_srl5_n_8 ;
  wire \ap_pipeline_reg_pp1_iter6_indvar1_mid2_reg_1674_reg[1]_srl5_n_8 ;
  wire \ap_pipeline_reg_pp1_iter6_indvar1_mid2_reg_1674_reg[2]_srl5_n_8 ;
  wire \ap_pipeline_reg_pp1_iter6_indvar1_mid2_reg_1674_reg[3]_srl5_n_8 ;
  wire \ap_pipeline_reg_pp1_iter6_indvar1_mid2_reg_1674_reg[4]_srl5_n_8 ;
  wire \ap_pipeline_reg_pp1_iter6_indvar1_mid2_reg_1674_reg[5]_srl5_n_8 ;
  wire \ap_pipeline_reg_pp1_iter6_p_sum2_cast_mid2_v_v_s_reg_1679_reg[0]_srl5_n_8 ;
  wire \ap_pipeline_reg_pp1_iter6_p_sum2_cast_mid2_v_v_s_reg_1679_reg[1]_srl5_n_8 ;
  wire \ap_pipeline_reg_pp1_iter6_p_sum2_cast_mid2_v_v_s_reg_1679_reg[2]_srl5_n_8 ;
  wire \ap_pipeline_reg_pp1_iter6_p_sum2_cast_mid2_v_v_s_reg_1679_reg[3]_srl5_n_8 ;
  wire \ap_pipeline_reg_pp1_iter6_p_sum2_cast_mid2_v_v_s_reg_1679_reg[4]_srl5_n_8 ;
  wire [5:0]ap_pipeline_reg_pp1_iter7_indvar1_mid2_reg_1674;
  wire ap_pipeline_reg_pp2_iter1_tmp_i_reg_1748;
  wire \ap_pipeline_reg_pp2_iter1_tmp_i_reg_1748[0]_i_1_n_8 ;
  wire \ap_pipeline_reg_pp2_iter3_tmp_i_reg_1748_reg[0]_srl2_n_8 ;
  wire ap_pipeline_reg_pp2_iter4_tmp_i_reg_1748;
  wire ap_pipeline_reg_pp2_iter5_tmp_i_reg_1748;
  wire ap_pipeline_reg_pp2_iter6_tmp_i_reg_1748;
  wire ap_reg_grp_computeHistogram0_fu_955_ap_start;
  wire ap_reg_grp_computeHistogram1_fu_987_ap_start;
  wire ap_reg_grp_normalizeHisto0_fu_1019_ap_start;
  wire ap_reg_grp_normalizeHisto1_fu_1026_ap_start;
  wire ap_reg_ioackin_INPUT_IMAGE_ARREADY;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \classify_0_reg_931[0]_i_2_n_8 ;
  wire \classify_0_reg_931[0]_i_4_n_8 ;
  wire \classify_0_reg_931[0]_i_5_n_8 ;
  wire \classify_0_reg_931[0]_i_6_n_8 ;
  wire \classify_0_reg_931[0]_i_7_n_8 ;
  wire \classify_0_reg_931[12]_i_2_n_8 ;
  wire \classify_0_reg_931[12]_i_3_n_8 ;
  wire \classify_0_reg_931[12]_i_4_n_8 ;
  wire \classify_0_reg_931[12]_i_5_n_8 ;
  wire \classify_0_reg_931[16]_i_2_n_8 ;
  wire \classify_0_reg_931[16]_i_3_n_8 ;
  wire \classify_0_reg_931[16]_i_4_n_8 ;
  wire \classify_0_reg_931[16]_i_5_n_8 ;
  wire \classify_0_reg_931[20]_i_2_n_8 ;
  wire \classify_0_reg_931[20]_i_3_n_8 ;
  wire \classify_0_reg_931[20]_i_4_n_8 ;
  wire \classify_0_reg_931[20]_i_5_n_8 ;
  wire \classify_0_reg_931[24]_i_2_n_8 ;
  wire \classify_0_reg_931[24]_i_3_n_8 ;
  wire \classify_0_reg_931[4]_i_2_n_8 ;
  wire \classify_0_reg_931[4]_i_3_n_8 ;
  wire \classify_0_reg_931[4]_i_4_n_8 ;
  wire \classify_0_reg_931[4]_i_5_n_8 ;
  wire \classify_0_reg_931[8]_i_2_n_8 ;
  wire \classify_0_reg_931[8]_i_3_n_8 ;
  wire \classify_0_reg_931[8]_i_4_n_8 ;
  wire \classify_0_reg_931[8]_i_5_n_8 ;
  wire [25:0]classify_0_reg_931_reg;
  wire \classify_0_reg_931_reg[0]_i_3_n_10 ;
  wire \classify_0_reg_931_reg[0]_i_3_n_11 ;
  wire \classify_0_reg_931_reg[0]_i_3_n_12 ;
  wire \classify_0_reg_931_reg[0]_i_3_n_13 ;
  wire \classify_0_reg_931_reg[0]_i_3_n_14 ;
  wire \classify_0_reg_931_reg[0]_i_3_n_15 ;
  wire \classify_0_reg_931_reg[0]_i_3_n_8 ;
  wire \classify_0_reg_931_reg[0]_i_3_n_9 ;
  wire \classify_0_reg_931_reg[12]_i_1_n_10 ;
  wire \classify_0_reg_931_reg[12]_i_1_n_11 ;
  wire \classify_0_reg_931_reg[12]_i_1_n_12 ;
  wire \classify_0_reg_931_reg[12]_i_1_n_13 ;
  wire \classify_0_reg_931_reg[12]_i_1_n_14 ;
  wire \classify_0_reg_931_reg[12]_i_1_n_15 ;
  wire \classify_0_reg_931_reg[12]_i_1_n_8 ;
  wire \classify_0_reg_931_reg[12]_i_1_n_9 ;
  wire \classify_0_reg_931_reg[16]_i_1_n_10 ;
  wire \classify_0_reg_931_reg[16]_i_1_n_11 ;
  wire \classify_0_reg_931_reg[16]_i_1_n_12 ;
  wire \classify_0_reg_931_reg[16]_i_1_n_13 ;
  wire \classify_0_reg_931_reg[16]_i_1_n_14 ;
  wire \classify_0_reg_931_reg[16]_i_1_n_15 ;
  wire \classify_0_reg_931_reg[16]_i_1_n_8 ;
  wire \classify_0_reg_931_reg[16]_i_1_n_9 ;
  wire \classify_0_reg_931_reg[20]_i_1_n_10 ;
  wire \classify_0_reg_931_reg[20]_i_1_n_11 ;
  wire \classify_0_reg_931_reg[20]_i_1_n_12 ;
  wire \classify_0_reg_931_reg[20]_i_1_n_13 ;
  wire \classify_0_reg_931_reg[20]_i_1_n_14 ;
  wire \classify_0_reg_931_reg[20]_i_1_n_15 ;
  wire \classify_0_reg_931_reg[20]_i_1_n_8 ;
  wire \classify_0_reg_931_reg[20]_i_1_n_9 ;
  wire \classify_0_reg_931_reg[24]_i_1_n_11 ;
  wire \classify_0_reg_931_reg[24]_i_1_n_14 ;
  wire \classify_0_reg_931_reg[24]_i_1_n_15 ;
  wire \classify_0_reg_931_reg[4]_i_1_n_10 ;
  wire \classify_0_reg_931_reg[4]_i_1_n_11 ;
  wire \classify_0_reg_931_reg[4]_i_1_n_12 ;
  wire \classify_0_reg_931_reg[4]_i_1_n_13 ;
  wire \classify_0_reg_931_reg[4]_i_1_n_14 ;
  wire \classify_0_reg_931_reg[4]_i_1_n_15 ;
  wire \classify_0_reg_931_reg[4]_i_1_n_8 ;
  wire \classify_0_reg_931_reg[4]_i_1_n_9 ;
  wire \classify_0_reg_931_reg[8]_i_1_n_10 ;
  wire \classify_0_reg_931_reg[8]_i_1_n_11 ;
  wire \classify_0_reg_931_reg[8]_i_1_n_12 ;
  wire \classify_0_reg_931_reg[8]_i_1_n_13 ;
  wire \classify_0_reg_931_reg[8]_i_1_n_14 ;
  wire \classify_0_reg_931_reg[8]_i_1_n_15 ;
  wire \classify_0_reg_931_reg[8]_i_1_n_8 ;
  wire \classify_0_reg_931_reg[8]_i_1_n_9 ;
  wire clear;
  wire descriptor0_V_U_n_23;
  wire descriptor0_V_U_n_24;
  wire descriptor0_V_U_n_25;
  wire descriptor0_V_U_n_26;
  wire descriptor0_V_U_n_27;
  wire descriptor0_V_U_n_28;
  wire descriptor0_V_U_n_29;
  wire descriptor0_V_U_n_30;
  wire descriptor0_V_U_n_31;
  wire descriptor0_V_U_n_32;
  wire descriptor0_V_U_n_33;
  wire descriptor0_V_U_n_34;
  wire descriptor0_V_U_n_35;
  wire descriptor0_V_U_n_36;
  wire descriptor0_V_U_n_39;
  wire descriptor0_V_U_n_40;
  wire descriptor0_V_U_n_41;
  wire descriptor0_V_U_n_42;
  wire descriptor0_V_U_n_43;
  wire [6:0]descriptor0_V_address0;
  wire descriptor0_V_ce0;
  wire descriptor0_V_ce1;
  wire [14:0]descriptor0_V_q0;
  wire descriptor0_V_we0;
  wire descriptor0_V_we1;
  wire descriptor1_V_U_n_23;
  wire descriptor1_V_U_n_25;
  wire descriptor1_V_U_n_26;
  wire descriptor1_V_U_n_27;
  wire descriptor1_V_U_n_28;
  wire descriptor1_V_U_n_29;
  wire descriptor1_V_U_n_30;
  wire descriptor1_V_U_n_31;
  wire descriptor1_V_U_n_32;
  wire descriptor1_V_U_n_33;
  wire descriptor1_V_U_n_34;
  wire descriptor1_V_U_n_35;
  wire descriptor1_V_U_n_36;
  wire descriptor1_V_U_n_37;
  wire descriptor1_V_U_n_39;
  wire descriptor1_V_U_n_40;
  wire descriptor1_V_U_n_41;
  wire descriptor1_V_U_n_42;
  wire descriptor1_V_U_n_43;
  wire descriptor1_V_U_n_44;
  wire descriptor1_V_U_n_45;
  wire descriptor1_V_U_n_46;
  wire descriptor1_V_U_n_47;
  wire [6:0]descriptor1_V_address0;
  wire descriptor1_V_ce0;
  wire descriptor1_V_ce1;
  wire [14:0]descriptor1_V_q0;
  wire descriptor1_V_we0;
  wire descriptor1_V_we1;
  wire exitcond_flatten1_fu_1257_p2;
  wire \exitcond_flatten1_reg_1665[0]_i_2_n_8 ;
  wire \exitcond_flatten1_reg_1665[0]_i_3_n_8 ;
  wire \exitcond_flatten1_reg_1665_reg_n_8_[0] ;
  wire exitcond_flatten_fu_1081_p2;
  wire \exitcond_flatten_reg_1588[0]_i_2_n_8 ;
  wire \exitcond_flatten_reg_1588[0]_i_3_n_8 ;
  wire \exitcond_flatten_reg_1588_reg_n_8_[0] ;
  wire [6:0]grp_computeHistogram0_fu_955_descriptor_V_address1;
  wire [14:0]grp_computeHistogram0_fu_955_descriptor_V_d1;
  wire [3:1]grp_computeHistogram0_fu_955_image_buffer_16_address1;
  wire grp_computeHistogram0_fu_955_n_105;
  wire grp_computeHistogram0_fu_955_n_112;
  wire grp_computeHistogram0_fu_955_n_119;
  wire grp_computeHistogram0_fu_955_n_126;
  wire grp_computeHistogram0_fu_955_n_138;
  wire grp_computeHistogram0_fu_955_n_139;
  wire grp_computeHistogram0_fu_955_n_140;
  wire grp_computeHistogram0_fu_955_n_148;
  wire grp_computeHistogram0_fu_955_n_152;
  wire grp_computeHistogram0_fu_955_n_153;
  wire grp_computeHistogram0_fu_955_n_183;
  wire grp_computeHistogram0_fu_955_n_201;
  wire grp_computeHistogram0_fu_955_n_202;
  wire grp_computeHistogram0_fu_955_n_203;
  wire grp_computeHistogram0_fu_955_n_204;
  wire grp_computeHistogram0_fu_955_n_205;
  wire grp_computeHistogram0_fu_955_n_206;
  wire grp_computeHistogram0_fu_955_n_21;
  wire grp_computeHistogram0_fu_955_n_28;
  wire grp_computeHistogram0_fu_955_n_35;
  wire grp_computeHistogram0_fu_955_n_42;
  wire grp_computeHistogram0_fu_955_n_49;
  wire grp_computeHistogram0_fu_955_n_56;
  wire grp_computeHistogram0_fu_955_n_63;
  wire grp_computeHistogram0_fu_955_n_70;
  wire grp_computeHistogram0_fu_955_n_77;
  wire grp_computeHistogram0_fu_955_n_84;
  wire grp_computeHistogram0_fu_955_n_91;
  wire grp_computeHistogram0_fu_955_n_98;
  wire grp_computeHistogram0_fu_955_sum_address1;
  wire [31:0]grp_computeHistogram0_fu_955_sum_d1;
  wire grp_computeHistogram1_fu_987_ap_ready;
  wire [6:0]grp_computeHistogram1_fu_987_descriptor_V_address1;
  wire [14:0]grp_computeHistogram1_fu_987_descriptor_V_d1;
  wire [3:1]grp_computeHistogram1_fu_987_image_buffer_16_address1;
  wire grp_computeHistogram1_fu_987_n_103;
  wire grp_computeHistogram1_fu_987_n_110;
  wire grp_computeHistogram1_fu_987_n_117;
  wire grp_computeHistogram1_fu_987_n_12;
  wire grp_computeHistogram1_fu_987_n_124;
  wire grp_computeHistogram1_fu_987_n_13;
  wire grp_computeHistogram1_fu_987_n_131;
  wire grp_computeHistogram1_fu_987_n_138;
  wire grp_computeHistogram1_fu_987_n_14;
  wire grp_computeHistogram1_fu_987_n_145;
  wire grp_computeHistogram1_fu_987_n_15;
  wire grp_computeHistogram1_fu_987_n_152;
  wire grp_computeHistogram1_fu_987_n_159;
  wire grp_computeHistogram1_fu_987_n_16;
  wire grp_computeHistogram1_fu_987_n_166;
  wire grp_computeHistogram1_fu_987_n_17;
  wire grp_computeHistogram1_fu_987_n_177;
  wire grp_computeHistogram1_fu_987_n_178;
  wire grp_computeHistogram1_fu_987_n_179;
  wire grp_computeHistogram1_fu_987_n_18;
  wire grp_computeHistogram1_fu_987_n_180;
  wire grp_computeHistogram1_fu_987_n_187;
  wire grp_computeHistogram1_fu_987_n_19;
  wire grp_computeHistogram1_fu_987_n_191;
  wire grp_computeHistogram1_fu_987_n_192;
  wire grp_computeHistogram1_fu_987_n_20;
  wire grp_computeHistogram1_fu_987_n_21;
  wire grp_computeHistogram1_fu_987_n_214;
  wire grp_computeHistogram1_fu_987_n_22;
  wire grp_computeHistogram1_fu_987_n_23;
  wire grp_computeHistogram1_fu_987_n_24;
  wire grp_computeHistogram1_fu_987_n_25;
  wire grp_computeHistogram1_fu_987_n_255;
  wire grp_computeHistogram1_fu_987_n_256;
  wire grp_computeHistogram1_fu_987_n_257;
  wire grp_computeHistogram1_fu_987_n_258;
  wire grp_computeHistogram1_fu_987_n_259;
  wire grp_computeHistogram1_fu_987_n_26;
  wire grp_computeHistogram1_fu_987_n_260;
  wire grp_computeHistogram1_fu_987_n_27;
  wire grp_computeHistogram1_fu_987_n_29;
  wire grp_computeHistogram1_fu_987_n_30;
  wire grp_computeHistogram1_fu_987_n_31;
  wire grp_computeHistogram1_fu_987_n_317;
  wire grp_computeHistogram1_fu_987_n_318;
  wire grp_computeHistogram1_fu_987_n_319;
  wire grp_computeHistogram1_fu_987_n_32;
  wire grp_computeHistogram1_fu_987_n_320;
  wire grp_computeHistogram1_fu_987_n_321;
  wire grp_computeHistogram1_fu_987_n_322;
  wire grp_computeHistogram1_fu_987_n_323;
  wire grp_computeHistogram1_fu_987_n_324;
  wire grp_computeHistogram1_fu_987_n_41;
  wire grp_computeHistogram1_fu_987_n_42;
  wire grp_computeHistogram1_fu_987_n_43;
  wire grp_computeHistogram1_fu_987_n_44;
  wire grp_computeHistogram1_fu_987_n_56;
  wire grp_computeHistogram1_fu_987_n_61;
  wire grp_computeHistogram1_fu_987_n_68;
  wire grp_computeHistogram1_fu_987_n_75;
  wire grp_computeHistogram1_fu_987_n_82;
  wire grp_computeHistogram1_fu_987_n_89;
  wire grp_computeHistogram1_fu_987_n_96;
  wire grp_computeHistogram1_fu_987_sum_address1;
  wire [31:0]grp_computeHistogram1_fu_987_sum_d1;
  wire [9:0]grp_fu_1127_p2;
  wire [5:0]grp_fu_1181_p2;
  wire [9:0]grp_fu_1303_p2;
  wire [5:0]grp_fu_1357_p2;
  wire grp_normalizeHisto0_fu_1019_ap_ready;
  wire [4:0]grp_normalizeHisto0_fu_1019_descriptor_V_address0;
  wire grp_normalizeHisto0_fu_1019_descriptor_V_ce0;
  wire grp_normalizeHisto0_fu_1019_n_23;
  wire grp_normalizeHisto0_fu_1019_n_24;
  wire grp_normalizeHisto0_fu_1019_n_25;
  wire grp_normalizeHisto0_fu_1019_n_26;
  wire grp_normalizeHisto0_fu_1019_n_27;
  wire grp_normalizeHisto0_fu_1019_n_28;
  wire grp_normalizeHisto0_fu_1019_n_29;
  wire grp_normalizeHisto0_fu_1019_n_30;
  wire grp_normalizeHisto0_fu_1019_n_31;
  wire grp_normalizeHisto0_fu_1019_n_32;
  wire grp_normalizeHisto0_fu_1019_n_33;
  wire grp_normalizeHisto0_fu_1019_n_62;
  wire grp_normalizeHisto0_fu_1019_n_63;
  wire grp_normalizeHisto0_fu_1019_n_64;
  wire grp_normalizeHisto0_fu_1019_n_65;
  wire grp_normalizeHisto0_fu_1019_n_66;
  wire grp_normalizeHisto0_fu_1019_n_67;
  wire grp_normalizeHisto0_fu_1019_n_68;
  wire grp_normalizeHisto0_fu_1019_n_69;
  wire grp_normalizeHisto0_fu_1019_n_70;
  wire grp_normalizeHisto0_fu_1019_n_71;
  wire grp_normalizeHisto0_fu_1019_n_72;
  wire grp_normalizeHisto0_fu_1019_n_73;
  wire grp_normalizeHisto0_fu_1019_n_74;
  wire grp_normalizeHisto0_fu_1019_n_75;
  wire grp_normalizeHisto0_fu_1019_n_76;
  wire grp_normalizeHisto0_fu_1019_n_77;
  wire grp_normalizeHisto0_fu_1019_n_78;
  wire grp_normalizeHisto0_fu_1019_n_79;
  wire grp_normalizeHisto0_fu_1019_n_80;
  wire grp_normalizeHisto0_fu_1019_n_81;
  wire grp_normalizeHisto0_fu_1019_n_82;
  wire grp_normalizeHisto0_fu_1019_n_83;
  wire grp_normalizeHisto0_fu_1019_n_84;
  wire grp_normalizeHisto0_fu_1019_n_85;
  wire grp_normalizeHisto0_fu_1019_n_89;
  wire grp_normalizeHisto0_fu_1019_n_90;
  wire grp_normalizeHisto0_fu_1019_n_91;
  wire [6:0]grp_normalizeHisto0_fu_1019_normalized_V_address1;
  wire [8:4]grp_normalizeHisto0_fu_1019_normalized_V_d1;
  wire grp_normalizeHisto0_fu_1019_sum_address0;
  wire [4:0]grp_normalizeHisto1_fu_1026_descriptor_V_address0;
  wire grp_normalizeHisto1_fu_1026_descriptor_V_ce0;
  wire grp_normalizeHisto1_fu_1026_n_100;
  wire grp_normalizeHisto1_fu_1026_n_101;
  wire grp_normalizeHisto1_fu_1026_n_102;
  wire grp_normalizeHisto1_fu_1026_n_103;
  wire grp_normalizeHisto1_fu_1026_n_104;
  wire grp_normalizeHisto1_fu_1026_n_105;
  wire grp_normalizeHisto1_fu_1026_n_106;
  wire grp_normalizeHisto1_fu_1026_n_107;
  wire grp_normalizeHisto1_fu_1026_n_108;
  wire grp_normalizeHisto1_fu_1026_n_109;
  wire grp_normalizeHisto1_fu_1026_n_110;
  wire grp_normalizeHisto1_fu_1026_n_111;
  wire grp_normalizeHisto1_fu_1026_n_112;
  wire grp_normalizeHisto1_fu_1026_n_113;
  wire grp_normalizeHisto1_fu_1026_n_114;
  wire grp_normalizeHisto1_fu_1026_n_145;
  wire grp_normalizeHisto1_fu_1026_n_146;
  wire grp_normalizeHisto1_fu_1026_n_147;
  wire grp_normalizeHisto1_fu_1026_n_153;
  wire grp_normalizeHisto1_fu_1026_n_154;
  wire grp_normalizeHisto1_fu_1026_n_157;
  wire grp_normalizeHisto1_fu_1026_n_23;
  wire grp_normalizeHisto1_fu_1026_n_24;
  wire grp_normalizeHisto1_fu_1026_n_25;
  wire grp_normalizeHisto1_fu_1026_n_26;
  wire grp_normalizeHisto1_fu_1026_n_27;
  wire grp_normalizeHisto1_fu_1026_n_57;
  wire grp_normalizeHisto1_fu_1026_n_86;
  wire grp_normalizeHisto1_fu_1026_n_87;
  wire grp_normalizeHisto1_fu_1026_n_88;
  wire grp_normalizeHisto1_fu_1026_n_89;
  wire grp_normalizeHisto1_fu_1026_n_90;
  wire grp_normalizeHisto1_fu_1026_n_91;
  wire grp_normalizeHisto1_fu_1026_n_92;
  wire grp_normalizeHisto1_fu_1026_n_93;
  wire grp_normalizeHisto1_fu_1026_n_94;
  wire grp_normalizeHisto1_fu_1026_n_95;
  wire grp_normalizeHisto1_fu_1026_n_96;
  wire grp_normalizeHisto1_fu_1026_n_97;
  wire grp_normalizeHisto1_fu_1026_n_98;
  wire grp_normalizeHisto1_fu_1026_n_99;
  wire [6:0]grp_normalizeHisto1_fu_1026_normalized_V_address1;
  wire [8:4]grp_normalizeHisto1_fu_1026_normalized_V_d1;
  wire grp_normalizeHisto1_fu_1026_sum_address0;
  wire hog_INPUT_IMAGE_m_axi_U_n_10;
  wire hog_INPUT_IMAGE_m_axi_U_n_100;
  wire hog_INPUT_IMAGE_m_axi_U_n_101;
  wire hog_INPUT_IMAGE_m_axi_U_n_102;
  wire hog_INPUT_IMAGE_m_axi_U_n_103;
  wire hog_INPUT_IMAGE_m_axi_U_n_104;
  wire hog_INPUT_IMAGE_m_axi_U_n_12;
  wire hog_INPUT_IMAGE_m_axi_U_n_139;
  wire hog_INPUT_IMAGE_m_axi_U_n_140;
  wire hog_INPUT_IMAGE_m_axi_U_n_143;
  wire hog_INPUT_IMAGE_m_axi_U_n_146;
  wire hog_INPUT_IMAGE_m_axi_U_n_147;
  wire hog_INPUT_IMAGE_m_axi_U_n_149;
  wire hog_INPUT_IMAGE_m_axi_U_n_15;
  wire hog_INPUT_IMAGE_m_axi_U_n_150;
  wire hog_INPUT_IMAGE_m_axi_U_n_153;
  wire hog_INPUT_IMAGE_m_axi_U_n_154;
  wire hog_INPUT_IMAGE_m_axi_U_n_41;
  wire hog_INPUT_IMAGE_m_axi_U_n_54;
  wire hog_INPUT_IMAGE_m_axi_U_n_65;
  wire hog_INPUT_IMAGE_m_axi_U_n_66;
  wire hog_INPUT_IMAGE_m_axi_U_n_67;
  wire hog_INPUT_IMAGE_m_axi_U_n_68;
  wire hog_INPUT_IMAGE_m_axi_U_n_69;
  wire hog_INPUT_IMAGE_m_axi_U_n_70;
  wire hog_INPUT_IMAGE_m_axi_U_n_71;
  wire hog_INPUT_IMAGE_m_axi_U_n_72;
  wire hog_INPUT_IMAGE_m_axi_U_n_73;
  wire hog_INPUT_IMAGE_m_axi_U_n_74;
  wire hog_INPUT_IMAGE_m_axi_U_n_75;
  wire hog_INPUT_IMAGE_m_axi_U_n_76;
  wire hog_INPUT_IMAGE_m_axi_U_n_77;
  wire hog_INPUT_IMAGE_m_axi_U_n_78;
  wire hog_INPUT_IMAGE_m_axi_U_n_79;
  wire hog_INPUT_IMAGE_m_axi_U_n_8;
  wire hog_INPUT_IMAGE_m_axi_U_n_80;
  wire hog_INPUT_IMAGE_m_axi_U_n_81;
  wire hog_INPUT_IMAGE_m_axi_U_n_82;
  wire hog_INPUT_IMAGE_m_axi_U_n_83;
  wire hog_INPUT_IMAGE_m_axi_U_n_84;
  wire hog_INPUT_IMAGE_m_axi_U_n_85;
  wire hog_INPUT_IMAGE_m_axi_U_n_86;
  wire hog_INPUT_IMAGE_m_axi_U_n_87;
  wire hog_INPUT_IMAGE_m_axi_U_n_88;
  wire hog_INPUT_IMAGE_m_axi_U_n_89;
  wire hog_INPUT_IMAGE_m_axi_U_n_90;
  wire hog_INPUT_IMAGE_m_axi_U_n_91;
  wire hog_INPUT_IMAGE_m_axi_U_n_92;
  wire hog_INPUT_IMAGE_m_axi_U_n_93;
  wire hog_INPUT_IMAGE_m_axi_U_n_94;
  wire hog_INPUT_IMAGE_m_axi_U_n_95;
  wire hog_INPUT_IMAGE_m_axi_U_n_96;
  wire hog_INPUT_IMAGE_m_axi_U_n_97;
  wire hog_INPUT_IMAGE_m_axi_U_n_98;
  wire hog_INPUT_IMAGE_m_axi_U_n_99;
  wire hog_SPECS_s_axi_U_n_10;
  wire hog_SPECS_s_axi_U_n_11;
  wire hog_SPECS_s_axi_U_n_12;
  wire hog_SPECS_s_axi_U_n_13;
  wire hog_SPECS_s_axi_U_n_14;
  wire hog_SPECS_s_axi_U_n_15;
  wire hog_SPECS_s_axi_U_n_16;
  wire hog_SPECS_s_axi_U_n_17;
  wire hog_SPECS_s_axi_U_n_18;
  wire hog_SPECS_s_axi_U_n_19;
  wire hog_SPECS_s_axi_U_n_20;
  wire hog_SPECS_s_axi_U_n_21;
  wire hog_SPECS_s_axi_U_n_22;
  wire hog_SPECS_s_axi_U_n_23;
  wire hog_SPECS_s_axi_U_n_24;
  wire hog_SPECS_s_axi_U_n_25;
  wire hog_SPECS_s_axi_U_n_26;
  wire hog_SPECS_s_axi_U_n_27;
  wire hog_SPECS_s_axi_U_n_28;
  wire hog_SPECS_s_axi_U_n_29;
  wire hog_SPECS_s_axi_U_n_30;
  wire hog_SPECS_s_axi_U_n_31;
  wire hog_SPECS_s_axi_U_n_32;
  wire hog_SPECS_s_axi_U_n_33;
  wire hog_SPECS_s_axi_U_n_34;
  wire hog_SPECS_s_axi_U_n_35;
  wire hog_SPECS_s_axi_U_n_36;
  wire hog_SPECS_s_axi_U_n_37;
  wire hog_SPECS_s_axi_U_n_38;
  wire hog_SPECS_s_axi_U_n_39;
  wire hog_SPECS_s_axi_U_n_40;
  wire hog_SPECS_s_axi_U_n_41;
  wire hog_SPECS_s_axi_U_n_42;
  wire hog_SPECS_s_axi_U_n_43;
  wire hog_SPECS_s_axi_U_n_44;
  wire hog_SPECS_s_axi_U_n_45;
  wire hog_SPECS_s_axi_U_n_46;
  wire hog_SPECS_s_axi_U_n_47;
  wire hog_SPECS_s_axi_U_n_48;
  wire hog_SPECS_s_axi_U_n_49;
  wire hog_SPECS_s_axi_U_n_50;
  wire hog_SPECS_s_axi_U_n_51;
  wire hog_SPECS_s_axi_U_n_52;
  wire hog_SPECS_s_axi_U_n_53;
  wire hog_SPECS_s_axi_U_n_54;
  wire hog_SPECS_s_axi_U_n_55;
  wire hog_SPECS_s_axi_U_n_56;
  wire hog_SPECS_s_axi_U_n_57;
  wire hog_SPECS_s_axi_U_n_58;
  wire hog_SPECS_s_axi_U_n_59;
  wire hog_SPECS_s_axi_U_n_60;
  wire hog_SPECS_s_axi_U_n_61;
  wire hog_SPECS_s_axi_U_n_62;
  wire hog_SPECS_s_axi_U_n_63;
  wire hog_SPECS_s_axi_U_n_64;
  wire hog_SPECS_s_axi_U_n_65;
  wire hog_SPECS_s_axi_U_n_66;
  wire hog_SPECS_s_axi_U_n_67;
  wire hog_SPECS_s_axi_U_n_68;
  wire hog_SPECS_s_axi_U_n_69;
  wire hog_SPECS_s_axi_U_n_70;
  wire hog_SPECS_s_axi_U_n_71;
  wire hog_SPECS_s_axi_U_n_8;
  wire hog_SPECS_s_axi_U_n_9;
  wire \hog_image_buffer0_0_ram_U/p_0_in ;
  wire \hog_image_buffer0_0_ram_U/p_0_in_35 ;
  wire \hog_image_buffer0_0_ram_U/p_0_in_36 ;
  wire \hog_image_buffer0_1_ram_U/p_0_in ;
  wire \hog_image_buffer0_1_ram_U/p_0_in_10 ;
  wire \hog_image_buffer0_1_ram_U/p_0_in_11 ;
  wire \hog_image_buffer0_1_ram_U/p_0_in_12 ;
  wire \hog_image_buffer0_1_ram_U/p_0_in_13 ;
  wire \hog_image_buffer0_1_ram_U/p_0_in_14 ;
  wire \hog_image_buffer0_1_ram_U/p_0_in_15 ;
  wire \hog_image_buffer0_1_ram_U/p_0_in_16 ;
  wire \hog_image_buffer0_1_ram_U/p_0_in_17 ;
  wire \hog_image_buffer0_1_ram_U/p_0_in_18 ;
  wire \hog_image_buffer0_1_ram_U/p_0_in_19 ;
  wire \hog_image_buffer0_1_ram_U/p_0_in_20 ;
  wire \hog_image_buffer0_1_ram_U/p_0_in_21 ;
  wire \hog_image_buffer0_1_ram_U/p_0_in_22 ;
  wire \hog_image_buffer0_1_ram_U/p_0_in_23 ;
  wire \hog_image_buffer0_1_ram_U/p_0_in_24 ;
  wire \hog_image_buffer0_1_ram_U/p_0_in_25 ;
  wire \hog_image_buffer0_1_ram_U/p_0_in_26 ;
  wire \hog_image_buffer0_1_ram_U/p_0_in_27 ;
  wire \hog_image_buffer0_1_ram_U/p_0_in_28 ;
  wire \hog_image_buffer0_1_ram_U/p_0_in_29 ;
  wire \hog_image_buffer0_1_ram_U/p_0_in_30 ;
  wire \hog_image_buffer0_1_ram_U/p_0_in_31 ;
  wire \hog_image_buffer0_1_ram_U/p_0_in_32 ;
  wire \hog_image_buffer0_1_ram_U/p_0_in_33 ;
  wire \hog_image_buffer0_1_ram_U/p_0_in_34 ;
  wire \hog_image_buffer0_1_ram_U/p_0_in_5 ;
  wire \hog_image_buffer0_1_ram_U/p_0_in_6 ;
  wire \hog_image_buffer0_1_ram_U/p_0_in_7 ;
  wire \hog_image_buffer0_1_ram_U/p_0_in_8 ;
  wire \hog_image_buffer0_1_ram_U/p_0_in_9 ;
  wire hog_mul_10s_10s_2CeG_U59_n_10;
  wire hog_mul_10s_10s_2CeG_U59_n_11;
  wire hog_mul_10s_10s_2CeG_U59_n_12;
  wire hog_mul_10s_10s_2CeG_U59_n_13;
  wire hog_mul_10s_10s_2CeG_U59_n_14;
  wire hog_mul_10s_10s_2CeG_U59_n_15;
  wire hog_mul_10s_10s_2CeG_U59_n_16;
  wire hog_mul_10s_10s_2CeG_U59_n_17;
  wire hog_mul_10s_10s_2CeG_U59_n_18;
  wire hog_mul_10s_10s_2CeG_U59_n_19;
  wire hog_mul_10s_10s_2CeG_U59_n_20;
  wire hog_mul_10s_10s_2CeG_U59_n_21;
  wire hog_mul_10s_10s_2CeG_U59_n_22;
  wire hog_mul_10s_10s_2CeG_U59_n_23;
  wire hog_mul_10s_10s_2CeG_U59_n_24;
  wire hog_mul_10s_10s_2CeG_U59_n_25;
  wire hog_mul_10s_10s_2CeG_U59_n_26;
  wire hog_mul_10s_10s_2CeG_U59_n_27;
  wire hog_mul_10s_10s_2CeG_U59_n_8;
  wire hog_mul_10s_10s_2CeG_U59_n_9;
  wire [31:0]\hog_mul_32s_5ns_3Bew_MulnS_1_U/buff2_reg ;
  wire i4_reg_909;
  wire i4_reg_9090;
  wire \i4_reg_909_reg_n_8_[0] ;
  wire \i4_reg_909_reg_n_8_[1] ;
  wire \i4_reg_909_reg_n_8_[2] ;
  wire \i4_reg_909_reg_n_8_[3] ;
  wire \i4_reg_909_reg_n_8_[4] ;
  wire [6:0]i_3_fu_1458_p2;
  wire \i_3_reg_1752[3]_i_1_n_8 ;
  wire \i_3_reg_1752[5]_i_2_n_8 ;
  wire \i_3_reg_1752[6]_i_1_n_8 ;
  wire \i_3_reg_1752[6]_i_3_n_8 ;
  wire [6:0]i_3_reg_1752_reg__0;
  wire [2:0]i_i_cast_fu_1464_p1;
  wire i_i_phi_fu_947_p41;
  wire i_i_reg_943;
  wire \i_i_reg_943_reg_n_8_[0] ;
  wire \i_i_reg_943_reg_n_8_[1] ;
  wire \i_i_reg_943_reg_n_8_[2] ;
  wire \i_i_reg_943_reg_n_8_[3] ;
  wire \i_i_reg_943_reg_n_8_[4] ;
  wire \i_i_reg_943_reg_n_8_[5] ;
  wire \i_i_reg_943_reg_n_8_[6] ;
  wire i_reg_875;
  wire i_reg_8750;
  wire \i_reg_875_reg_n_8_[0] ;
  wire \i_reg_875_reg_n_8_[1] ;
  wire \i_reg_875_reg_n_8_[2] ;
  wire \i_reg_875_reg_n_8_[3] ;
  wire \i_reg_875_reg_n_8_[4] ;
  wire [31:0]image0;
  wire [31:0]image02_sum7_fu_1379_p2;
  wire [31:0]image02_sum_fu_1207_p2;
  wire [5:0]image_buffer0_0_address0;
  wire image_buffer0_0_ce0;
  wire [7:0]image_buffer0_0_q0;
  wire [5:0]image_buffer0_10_address0;
  wire image_buffer0_10_ce0;
  wire [7:0]image_buffer0_10_q0;
  wire [7:0]image_buffer0_10_q1;
  wire [5:0]image_buffer0_11_address0;
  wire image_buffer0_11_ce0;
  wire [7:0]image_buffer0_11_q0;
  wire [7:0]image_buffer0_11_q1;
  wire [5:0]image_buffer0_12_address0;
  wire image_buffer0_12_ce0;
  wire [7:0]image_buffer0_12_q0;
  wire [7:0]image_buffer0_12_q1;
  wire [5:0]image_buffer0_13_address0;
  wire image_buffer0_13_ce0;
  wire [7:0]image_buffer0_13_q0;
  wire [7:0]image_buffer0_13_q1;
  wire [5:0]image_buffer0_14_address0;
  wire image_buffer0_14_ce0;
  wire [7:0]image_buffer0_14_q0;
  wire [7:0]image_buffer0_14_q1;
  wire [5:0]image_buffer0_15_address0;
  wire image_buffer0_15_ce0;
  wire image_buffer0_15_ce1;
  wire [7:0]image_buffer0_15_q0;
  wire [7:0]image_buffer0_15_q1;
  wire [5:0]image_buffer0_16_address0;
  wire image_buffer0_16_ce0;
  wire [7:0]image_buffer0_16_q0;
  wire [7:0]image_buffer0_16_q1;
  wire [7:0]image_buffer0_17_q0;
  wire [5:0]image_buffer0_1_address0;
  wire image_buffer0_1_ce0;
  wire [7:0]image_buffer0_1_q0;
  wire [7:0]image_buffer0_1_q1;
  wire [5:0]image_buffer0_2_address0;
  wire image_buffer0_2_ce0;
  wire [7:0]image_buffer0_2_q0;
  wire [7:0]image_buffer0_2_q1;
  wire [5:0]image_buffer0_3_address0;
  wire image_buffer0_3_ce0;
  wire [7:0]image_buffer0_3_q0;
  wire [7:0]image_buffer0_3_q1;
  wire [5:0]image_buffer0_4_address0;
  wire image_buffer0_4_ce0;
  wire [7:0]image_buffer0_4_q0;
  wire [7:0]image_buffer0_4_q1;
  wire [5:0]image_buffer0_5_address0;
  wire image_buffer0_5_ce0;
  wire [7:0]image_buffer0_5_q0;
  wire [7:0]image_buffer0_5_q1;
  wire [5:0]image_buffer0_6_address0;
  wire image_buffer0_6_ce0;
  wire [7:0]image_buffer0_6_q0;
  wire [7:0]image_buffer0_6_q1;
  wire [5:0]image_buffer0_7_address0;
  wire image_buffer0_7_ce0;
  wire [7:0]image_buffer0_7_q0;
  wire [7:0]image_buffer0_7_q1;
  wire [5:0]image_buffer0_8_address0;
  wire image_buffer0_8_ce0;
  wire [7:0]image_buffer0_8_q0;
  wire [7:0]image_buffer0_8_q1;
  wire [5:0]image_buffer0_9_address0;
  wire image_buffer0_9_ce0;
  wire [7:0]image_buffer0_9_q0;
  wire [7:0]image_buffer0_9_q1;
  wire image_buffer1_0_U_n_9;
  wire [5:0]image_buffer1_0_address0;
  wire image_buffer1_0_ce0;
  wire [7:0]image_buffer1_0_q0;
  wire [5:0]image_buffer1_10_address0;
  wire image_buffer1_10_ce0;
  wire [7:0]image_buffer1_10_q0;
  wire [7:0]image_buffer1_10_q1;
  wire [5:0]image_buffer1_11_address0;
  wire image_buffer1_11_ce0;
  wire [7:0]image_buffer1_11_q0;
  wire [7:0]image_buffer1_11_q1;
  wire [5:0]image_buffer1_12_address0;
  wire image_buffer1_12_ce0;
  wire [7:0]image_buffer1_12_q0;
  wire [7:0]image_buffer1_12_q1;
  wire [5:0]image_buffer1_13_address0;
  wire image_buffer1_13_ce0;
  wire [7:0]image_buffer1_13_q0;
  wire [7:0]image_buffer1_13_q1;
  wire [5:0]image_buffer1_14_address0;
  wire image_buffer1_14_ce0;
  wire [7:0]image_buffer1_14_q0;
  wire [7:0]image_buffer1_14_q1;
  wire [5:0]image_buffer1_15_address0;
  wire image_buffer1_15_ce0;
  wire [7:0]image_buffer1_15_q0;
  wire [7:0]image_buffer1_15_q1;
  wire [5:0]image_buffer1_16_address0;
  wire image_buffer1_16_ce0;
  wire image_buffer1_16_ce1;
  wire [7:0]image_buffer1_16_q0;
  wire [7:0]image_buffer1_16_q1;
  wire [7:0]image_buffer1_17_q0;
  wire [5:0]image_buffer1_1_address0;
  wire image_buffer1_1_ce0;
  wire [7:0]image_buffer1_1_q0;
  wire [7:0]image_buffer1_1_q1;
  wire [5:0]image_buffer1_2_address0;
  wire image_buffer1_2_ce0;
  wire [7:0]image_buffer1_2_q0;
  wire [7:0]image_buffer1_2_q1;
  wire [5:0]image_buffer1_3_address0;
  wire image_buffer1_3_ce0;
  wire [7:0]image_buffer1_3_q0;
  wire [7:0]image_buffer1_3_q1;
  wire [5:0]image_buffer1_4_address0;
  wire image_buffer1_4_ce0;
  wire [7:0]image_buffer1_4_q0;
  wire [7:0]image_buffer1_4_q1;
  wire [5:0]image_buffer1_5_address0;
  wire image_buffer1_5_ce0;
  wire [7:0]image_buffer1_5_q0;
  wire [7:0]image_buffer1_5_q1;
  wire [5:0]image_buffer1_6_address0;
  wire image_buffer1_6_ce0;
  wire [7:0]image_buffer1_6_q0;
  wire [7:0]image_buffer1_6_q1;
  wire [5:0]image_buffer1_7_address0;
  wire image_buffer1_7_ce0;
  wire [7:0]image_buffer1_7_q0;
  wire [7:0]image_buffer1_7_q1;
  wire [5:0]image_buffer1_8_address0;
  wire image_buffer1_8_ce0;
  wire [7:0]image_buffer1_8_q0;
  wire [7:0]image_buffer1_8_q1;
  wire [5:0]image_buffer1_9_address0;
  wire image_buffer1_9_ce0;
  wire [7:0]image_buffer1_9_q0;
  wire [7:0]image_buffer1_9_q1;
  wire [5:0]indvar1_mid2_fu_1275_p3;
  wire [5:0]indvar1_mid2_reg_1674;
  wire \indvar1_mid2_reg_1674[5]_i_3_n_8 ;
  wire \indvar1_mid2_reg_1674[5]_i_4_n_8 ;
  wire indvar1_reg_920;
  wire \indvar1_reg_920[1]_i_1_n_8 ;
  wire \indvar1_reg_920_reg_n_8_[1] ;
  wire \indvar1_reg_920_reg_n_8_[5] ;
  wire [8:1]indvar_flatten8_phi_fu_901_p4;
  wire [9:0]indvar_flatten8_reg_897;
  wire [8:0]indvar_flatten_next9_fu_1263_p2;
  wire \indvar_flatten_next9_reg_1669[2]_i_2_n_8 ;
  wire \indvar_flatten_next9_reg_1669[3]_i_2_n_8 ;
  wire \indvar_flatten_next9_reg_1669[4]_i_2_n_8 ;
  wire \indvar_flatten_next9_reg_1669[5]_i_1_n_8 ;
  wire \indvar_flatten_next9_reg_1669[6]_i_1_n_8 ;
  wire \indvar_flatten_next9_reg_1669[7]_i_2_n_8 ;
  wire \indvar_flatten_next9_reg_1669[9]_i_2_n_8 ;
  wire \indvar_flatten_next9_reg_1669[9]_i_3_n_8 ;
  wire \indvar_flatten_next9_reg_1669[9]_i_4_n_8 ;
  wire \indvar_flatten_next9_reg_1669[9]_i_5_n_8 ;
  wire [9:0]indvar_flatten_next9_reg_1669_reg__0;
  wire [8:0]indvar_flatten_next_fu_1087_p2;
  wire \indvar_flatten_next_reg_1592[2]_i_2_n_8 ;
  wire \indvar_flatten_next_reg_1592[3]_i_2_n_8 ;
  wire \indvar_flatten_next_reg_1592[4]_i_2_n_8 ;
  wire \indvar_flatten_next_reg_1592[5]_i_1_n_8 ;
  wire \indvar_flatten_next_reg_1592[6]_i_1_n_8 ;
  wire \indvar_flatten_next_reg_1592[7]_i_2_n_8 ;
  wire \indvar_flatten_next_reg_1592[9]_i_2_n_8 ;
  wire \indvar_flatten_next_reg_1592[9]_i_3_n_8 ;
  wire \indvar_flatten_next_reg_1592[9]_i_4_n_8 ;
  wire \indvar_flatten_next_reg_1592[9]_i_5_n_8 ;
  wire [9:0]indvar_flatten_next_reg_1592_reg__0;
  wire [8:1]indvar_flatten_phi_fu_867_p4;
  wire [9:0]indvar_flatten_reg_863;
  wire [5:0]indvar_mid2_fu_1099_p3;
  wire [5:0]indvar_mid2_reg_1597;
  wire \indvar_mid2_reg_1597[5]_i_3_n_8 ;
  wire \indvar_mid2_reg_1597[5]_i_4_n_8 ;
  wire [5:0]indvar_next1_fu_1297_p2;
  wire [5:0]indvar_next_fu_1121_p2;
  wire indvar_reg_886;
  wire \indvar_reg_886[1]_i_1_n_8 ;
  wire \indvar_reg_886_reg_n_8_[1] ;
  wire \indvar_reg_886_reg_n_8_[5] ;
  wire int_specs_ce1;
  wire interrupt;
  wire lut01_ce0;
  wire [6:0]lut01_q0;
  wire lut12_ce0;
  wire lut23_ce0;
  wire [7:0]lut23_q0;
  wire lut34_ce0;
  wire [31:2]\^m_axi_INPUT_IMAGE_ARADDR ;
  wire [3:0]\^m_axi_INPUT_IMAGE_ARLEN ;
  wire m_axi_INPUT_IMAGE_ARREADY;
  wire m_axi_INPUT_IMAGE_ARVALID;
  wire [31:0]m_axi_INPUT_IMAGE_RDATA;
  wire m_axi_INPUT_IMAGE_RLAST;
  wire m_axi_INPUT_IMAGE_RREADY;
  wire [1:0]m_axi_INPUT_IMAGE_RRESP;
  wire m_axi_INPUT_IMAGE_RVALID;
  wire normalized0_V_ce0;
  wire [9:0]normalized0_V_load_reg_1782;
  wire normalized0_V_we1;
  wire normalized1_V_U_n_18;
  wire [9:0]normalized1_V_load_reg_1792;
  wire normalized1_V_we1;
  wire [10:4]offset_assign_cast_reg_1742;
  wire \offset_assign_cast_reg_1742_reg[4]_i_2_n_8 ;
  wire \offset_assign_cast_reg_1742_reg[5]_i_2_n_8 ;
  wire \offset_assign_cast_reg_1742_reg[5]_i_3_n_8 ;
  wire p_0_in;
  wire p_19_in;
  wire p_22_in;
  wire [14:3]p_shl2_cast_fu_415_p1;
  wire [14:3]p_shl5_cast_fu_415_p1;
  wire [5:1]p_shl6_cast_mid2_fu_1331_p1;
  wire [31:0]p_sum1_cast_mid2_v_fu_1199_p2;
  wire [31:0]p_sum1_cast_mid2_v_reg_1635;
  wire p_sum1_cast_mid2_v_reg_16350;
  wire [31:0]p_sum2_cast_mid2_v_v_2_reg_1712;
  wire p_sum2_cast_mid2_v_v_2_reg_17120;
  wire [4:1]p_sum2_cast_mid2_v_v_s_fu_1289_p3;
  wire \p_sum2_cast_mid2_v_v_s_reg_1679[0]_i_1_n_8 ;
  wire \p_sum2_cast_mid2_v_v_s_reg_1679[1]_i_2_n_8 ;
  wire \p_sum2_cast_mid2_v_v_s_reg_1679[3]_i_2_n_8 ;
  wire \p_sum2_cast_mid2_v_v_s_reg_1679[4]_i_2_n_8 ;
  wire \p_sum2_cast_mid2_v_v_s_reg_1679[4]_i_3_n_8 ;
  wire [4:0]p_sum2_cast_mid2_v_v_s_reg_1679_reg__0;
  wire r_V_1_reg_1822_reg_n_114;
  wire r_V_1_reg_1822_reg_n_115;
  wire r_V_1_reg_1822_reg_n_116;
  wire r_V_1_reg_1822_reg_n_117;
  wire r_V_1_reg_1822_reg_n_118;
  wire r_V_1_reg_1822_reg_n_119;
  wire r_V_1_reg_1822_reg_n_120;
  wire r_V_1_reg_1822_reg_n_121;
  wire r_V_1_reg_1822_reg_n_122;
  wire r_V_1_reg_1822_reg_n_123;
  wire r_V_1_reg_1822_reg_n_124;
  wire r_V_1_reg_1822_reg_n_125;
  wire r_V_1_reg_1822_reg_n_126;
  wire r_V_1_reg_1822_reg_n_127;
  wire r_V_1_reg_1822_reg_n_128;
  wire r_V_1_reg_1822_reg_n_129;
  wire r_V_1_reg_1822_reg_n_130;
  wire r_V_1_reg_1822_reg_n_131;
  wire r_V_1_reg_1822_reg_n_132;
  wire r_V_1_reg_1822_reg_n_133;
  wire r_V_1_reg_1822_reg_n_134;
  wire r_V_1_reg_1822_reg_n_135;
  wire r_V_1_reg_1822_reg_n_136;
  wire r_V_1_reg_1822_reg_n_137;
  wire r_V_1_reg_1822_reg_n_138;
  wire r_V_1_reg_1822_reg_n_139;
  wire r_V_1_reg_1822_reg_n_140;
  wire r_V_1_reg_1822_reg_n_141;
  wire r_V_1_reg_1822_reg_n_142;
  wire r_V_1_reg_1822_reg_n_143;
  wire r_V_1_reg_1822_reg_n_144;
  wire r_V_1_reg_1822_reg_n_145;
  wire r_V_1_reg_1822_reg_n_146;
  wire r_V_1_reg_1822_reg_n_147;
  wire r_V_1_reg_1822_reg_n_148;
  wire r_V_1_reg_1822_reg_n_149;
  wire r_V_1_reg_1822_reg_n_150;
  wire r_V_1_reg_1822_reg_n_151;
  wire r_V_1_reg_1822_reg_n_152;
  wire r_V_1_reg_1822_reg_n_153;
  wire r_V_1_reg_1822_reg_n_154;
  wire r_V_1_reg_1822_reg_n_155;
  wire r_V_1_reg_1822_reg_n_156;
  wire r_V_1_reg_1822_reg_n_157;
  wire r_V_1_reg_1822_reg_n_158;
  wire r_V_1_reg_1822_reg_n_159;
  wire r_V_1_reg_1822_reg_n_160;
  wire r_V_1_reg_1822_reg_n_161;
  wire \rdata_reg[0]_i_2_n_8 ;
  wire \rdata_reg[10]_i_2_n_8 ;
  wire \rdata_reg[11]_i_2_n_8 ;
  wire \rdata_reg[12]_i_2_n_8 ;
  wire \rdata_reg[13]_i_2_n_8 ;
  wire \rdata_reg[14]_i_2_n_8 ;
  wire \rdata_reg[15]_i_2_n_8 ;
  wire \rdata_reg[16]_i_2_n_8 ;
  wire \rdata_reg[17]_i_2_n_8 ;
  wire \rdata_reg[18]_i_2_n_8 ;
  wire \rdata_reg[19]_i_2_n_8 ;
  wire \rdata_reg[1]_i_2_n_8 ;
  wire \rdata_reg[20]_i_2_n_8 ;
  wire \rdata_reg[21]_i_2_n_8 ;
  wire \rdata_reg[22]_i_2_n_8 ;
  wire \rdata_reg[23]_i_2_n_8 ;
  wire \rdata_reg[24]_i_2_n_8 ;
  wire \rdata_reg[25]_i_2_n_8 ;
  wire \rdata_reg[26]_i_2_n_8 ;
  wire \rdata_reg[27]_i_2_n_8 ;
  wire \rdata_reg[28]_i_2_n_8 ;
  wire \rdata_reg[29]_i_2_n_8 ;
  wire \rdata_reg[2]_i_2_n_8 ;
  wire \rdata_reg[30]_i_2_n_8 ;
  wire \rdata_reg[31]_i_3_n_8 ;
  wire \rdata_reg[31]_i_4_n_8 ;
  wire \rdata_reg[3]_i_2_n_8 ;
  wire \rdata_reg[4]_i_2_n_8 ;
  wire \rdata_reg[5]_i_2_n_8 ;
  wire \rdata_reg[6]_i_2_n_8 ;
  wire \rdata_reg[7]_i_2_n_8 ;
  wire \rdata_reg[8]_i_2_n_8 ;
  wire \rdata_reg[9]_i_2_n_8 ;
  wire [7:0]reg_1033;
  wire [7:0]reg_1232;
  wire [4:0]s_axi_CONTROL_BUS_ARADDR;
  wire s_axi_CONTROL_BUS_ARREADY;
  wire s_axi_CONTROL_BUS_ARVALID;
  wire [4:0]s_axi_CONTROL_BUS_AWADDR;
  wire s_axi_CONTROL_BUS_AWREADY;
  wire s_axi_CONTROL_BUS_AWVALID;
  wire s_axi_CONTROL_BUS_BREADY;
  wire s_axi_CONTROL_BUS_BVALID;
  wire [31:0]s_axi_CONTROL_BUS_RDATA;
  wire s_axi_CONTROL_BUS_RREADY;
  wire s_axi_CONTROL_BUS_RVALID;
  wire [31:0]s_axi_CONTROL_BUS_WDATA;
  wire s_axi_CONTROL_BUS_WREADY;
  wire [3:0]s_axi_CONTROL_BUS_WSTRB;
  wire s_axi_CONTROL_BUS_WVALID;
  wire [4:0]s_axi_SPECS_ARADDR;
  wire s_axi_SPECS_ARREADY;
  wire s_axi_SPECS_ARVALID;
  wire [4:0]s_axi_SPECS_AWADDR;
  wire s_axi_SPECS_AWREADY;
  wire s_axi_SPECS_AWVALID;
  wire s_axi_SPECS_BREADY;
  wire s_axi_SPECS_BVALID;
  wire [31:0]s_axi_SPECS_RDATA;
  wire s_axi_SPECS_RREADY;
  wire s_axi_SPECS_RVALID;
  wire [31:0]s_axi_SPECS_WDATA;
  wire s_axi_SPECS_WREADY;
  wire [3:0]s_axi_SPECS_WSTRB;
  wire s_axi_SPECS_WVALID;
  wire sel;
  wire specs_ce0;
  wire [31:0]specs_load_reg_1570;
  wire [31:0]specs_q0;
  wire sum0_address0;
  wire sum0_ce0;
  wire sum0_ce1;
  wire [31:0]sum0_q0;
  wire sum0_we0;
  wire sum0_we1;
  wire sum1_address0;
  wire sum1_ce0;
  wire sum1_ce1;
  wire [31:0]sum1_q0;
  wire sum1_we0;
  wire sum1_we1;
  wire sum_addr_1_reg_1953;
  wire sum_addr_2_reg_1953;
  wire [5:5]tmp1_reg_639;
  wire [5:5]tmp1_reg_639_3;
  wire [31:0]tmp3_cast_reg_1660;
  wire \tmp3_cast_reg_1660[12]_i_2_n_8 ;
  wire \tmp3_cast_reg_1660[12]_i_3_n_8 ;
  wire \tmp3_cast_reg_1660[12]_i_4_n_8 ;
  wire \tmp3_cast_reg_1660[12]_i_5_n_8 ;
  wire \tmp3_cast_reg_1660[16]_i_2_n_8 ;
  wire \tmp3_cast_reg_1660[16]_i_3_n_8 ;
  wire \tmp3_cast_reg_1660[16]_i_4_n_8 ;
  wire \tmp3_cast_reg_1660[16]_i_5_n_8 ;
  wire \tmp3_cast_reg_1660[20]_i_2_n_8 ;
  wire \tmp3_cast_reg_1660[20]_i_3_n_8 ;
  wire \tmp3_cast_reg_1660[20]_i_4_n_8 ;
  wire \tmp3_cast_reg_1660[20]_i_5_n_8 ;
  wire \tmp3_cast_reg_1660[24]_i_2_n_8 ;
  wire \tmp3_cast_reg_1660[24]_i_3_n_8 ;
  wire \tmp3_cast_reg_1660[24]_i_4_n_8 ;
  wire \tmp3_cast_reg_1660[24]_i_5_n_8 ;
  wire \tmp3_cast_reg_1660[28]_i_2_n_8 ;
  wire \tmp3_cast_reg_1660[28]_i_3_n_8 ;
  wire \tmp3_cast_reg_1660[28]_i_4_n_8 ;
  wire \tmp3_cast_reg_1660[28]_i_5_n_8 ;
  wire \tmp3_cast_reg_1660[31]_i_2_n_8 ;
  wire \tmp3_cast_reg_1660[31]_i_3_n_8 ;
  wire \tmp3_cast_reg_1660[31]_i_4_n_8 ;
  wire \tmp3_cast_reg_1660[4]_i_2_n_8 ;
  wire \tmp3_cast_reg_1660[4]_i_3_n_8 ;
  wire \tmp3_cast_reg_1660[4]_i_4_n_8 ;
  wire \tmp3_cast_reg_1660[4]_i_5_n_8 ;
  wire \tmp3_cast_reg_1660[8]_i_2_n_8 ;
  wire \tmp3_cast_reg_1660[8]_i_3_n_8 ;
  wire \tmp3_cast_reg_1660[8]_i_4_n_8 ;
  wire \tmp3_cast_reg_1660[8]_i_5_n_8 ;
  wire \tmp3_cast_reg_1660_reg[12]_i_1_n_10 ;
  wire \tmp3_cast_reg_1660_reg[12]_i_1_n_11 ;
  wire \tmp3_cast_reg_1660_reg[12]_i_1_n_8 ;
  wire \tmp3_cast_reg_1660_reg[12]_i_1_n_9 ;
  wire \tmp3_cast_reg_1660_reg[16]_i_1_n_10 ;
  wire \tmp3_cast_reg_1660_reg[16]_i_1_n_11 ;
  wire \tmp3_cast_reg_1660_reg[16]_i_1_n_8 ;
  wire \tmp3_cast_reg_1660_reg[16]_i_1_n_9 ;
  wire \tmp3_cast_reg_1660_reg[20]_i_1_n_10 ;
  wire \tmp3_cast_reg_1660_reg[20]_i_1_n_11 ;
  wire \tmp3_cast_reg_1660_reg[20]_i_1_n_8 ;
  wire \tmp3_cast_reg_1660_reg[20]_i_1_n_9 ;
  wire \tmp3_cast_reg_1660_reg[24]_i_1_n_10 ;
  wire \tmp3_cast_reg_1660_reg[24]_i_1_n_11 ;
  wire \tmp3_cast_reg_1660_reg[24]_i_1_n_8 ;
  wire \tmp3_cast_reg_1660_reg[24]_i_1_n_9 ;
  wire \tmp3_cast_reg_1660_reg[28]_i_1_n_10 ;
  wire \tmp3_cast_reg_1660_reg[28]_i_1_n_11 ;
  wire \tmp3_cast_reg_1660_reg[28]_i_1_n_8 ;
  wire \tmp3_cast_reg_1660_reg[28]_i_1_n_9 ;
  wire \tmp3_cast_reg_1660_reg[31]_i_1_n_10 ;
  wire \tmp3_cast_reg_1660_reg[31]_i_1_n_11 ;
  wire \tmp3_cast_reg_1660_reg[4]_i_1_n_10 ;
  wire \tmp3_cast_reg_1660_reg[4]_i_1_n_11 ;
  wire \tmp3_cast_reg_1660_reg[4]_i_1_n_8 ;
  wire \tmp3_cast_reg_1660_reg[4]_i_1_n_9 ;
  wire \tmp3_cast_reg_1660_reg[8]_i_1_n_10 ;
  wire \tmp3_cast_reg_1660_reg[8]_i_1_n_11 ;
  wire \tmp3_cast_reg_1660_reg[8]_i_1_n_8 ;
  wire \tmp3_cast_reg_1660_reg[8]_i_1_n_9 ;
  wire [31:0]tmp3_fu_1248_p2;
  wire [7:3]tmp7_fu_1468_p2;
  wire [7:0]tmp7_reg_1757;
  wire \tmp7_reg_1757[4]_i_1_n_8 ;
  wire \tmp7_reg_1757[7]_i_3_n_8 ;
  wire [29:2]tmp_11_fu_490_p2;
  wire tmp_13_fu_516_p2;
  wire tmp_16_fu_565_p2;
  wire tmp_16_reg_7010;
  wire [29:2]tmp_23_fu_419_p2;
  wire tmp_24_fu_443_p2;
  wire tmp_31_fu_546_p2;
  wire [31:0]tmp_35_cast_reg_1582;
  wire \tmp_35_cast_reg_1582_reg[10]_i_2_n_8 ;
  wire \tmp_35_cast_reg_1582_reg[11]_i_2_n_8 ;
  wire \tmp_35_cast_reg_1582_reg[12]_i_2_n_8 ;
  wire \tmp_35_cast_reg_1582_reg[13]_i_2_n_8 ;
  wire \tmp_35_cast_reg_1582_reg[14]_i_2_n_8 ;
  wire \tmp_35_cast_reg_1582_reg[15]_i_2_n_8 ;
  wire \tmp_35_cast_reg_1582_reg[16]_i_2_n_8 ;
  wire \tmp_35_cast_reg_1582_reg[17]_i_2_n_8 ;
  wire \tmp_35_cast_reg_1582_reg[18]_i_2_n_8 ;
  wire \tmp_35_cast_reg_1582_reg[19]_i_2_n_8 ;
  wire \tmp_35_cast_reg_1582_reg[20]_i_2_n_8 ;
  wire \tmp_35_cast_reg_1582_reg[21]_i_2_n_8 ;
  wire \tmp_35_cast_reg_1582_reg[22]_i_2_n_8 ;
  wire \tmp_35_cast_reg_1582_reg[23]_i_2_n_8 ;
  wire \tmp_35_cast_reg_1582_reg[24]_i_2_n_8 ;
  wire \tmp_35_cast_reg_1582_reg[25]_i_2_n_8 ;
  wire \tmp_35_cast_reg_1582_reg[26]_i_2_n_8 ;
  wire \tmp_35_cast_reg_1582_reg[27]_i_2_n_8 ;
  wire \tmp_35_cast_reg_1582_reg[28]_i_2_n_8 ;
  wire \tmp_35_cast_reg_1582_reg[29]_i_2_n_8 ;
  wire \tmp_35_cast_reg_1582_reg[2]_i_2_n_8 ;
  wire \tmp_35_cast_reg_1582_reg[30]_i_2_n_8 ;
  wire \tmp_35_cast_reg_1582_reg[31]_i_2_n_8 ;
  wire \tmp_35_cast_reg_1582_reg[3]_i_2_n_8 ;
  wire \tmp_35_cast_reg_1582_reg[4]_i_2_n_8 ;
  wire \tmp_35_cast_reg_1582_reg[5]_i_2_n_8 ;
  wire \tmp_35_cast_reg_1582_reg[6]_i_2_n_8 ;
  wire \tmp_35_cast_reg_1582_reg[7]_i_2_n_8 ;
  wire \tmp_35_cast_reg_1582_reg[8]_i_2_n_8 ;
  wire \tmp_35_cast_reg_1582_reg[9]_i_2_n_8 ;
  wire [9:0]tmp_38_fu_1164_p2;
  wire [9:0]tmp_38_reg_1615;
  wire \tmp_38_reg_1615[3]_i_2_n_8 ;
  wire \tmp_38_reg_1615[3]_i_3_n_8 ;
  wire \tmp_38_reg_1615[3]_i_4_n_8 ;
  wire \tmp_38_reg_1615[3]_i_5_n_8 ;
  wire \tmp_38_reg_1615[7]_i_2_n_8 ;
  wire \tmp_38_reg_1615[7]_i_3_n_8 ;
  wire \tmp_38_reg_1615[7]_i_4_n_8 ;
  wire \tmp_38_reg_1615[7]_i_5_n_8 ;
  wire \tmp_38_reg_1615[9]_i_3_n_8 ;
  wire \tmp_38_reg_1615[9]_i_4_n_8 ;
  wire \tmp_38_reg_1615_reg[3]_i_1_n_10 ;
  wire \tmp_38_reg_1615_reg[3]_i_1_n_11 ;
  wire \tmp_38_reg_1615_reg[3]_i_1_n_8 ;
  wire \tmp_38_reg_1615_reg[3]_i_1_n_9 ;
  wire \tmp_38_reg_1615_reg[7]_i_1_n_10 ;
  wire \tmp_38_reg_1615_reg[7]_i_1_n_11 ;
  wire \tmp_38_reg_1615_reg[7]_i_1_n_8 ;
  wire \tmp_38_reg_1615_reg[7]_i_1_n_9 ;
  wire \tmp_38_reg_1615_reg[9]_i_2_n_11 ;
  wire [5:0]tmp_40_reg_1655;
  wire [10:6]tmp_42_fu_1438_p4;
  wire [9:0]tmp_43_fu_1348_p2;
  wire [9:0]tmp_43_reg_1697;
  wire \tmp_43_reg_1697[3]_i_2_n_8 ;
  wire \tmp_43_reg_1697[3]_i_3_n_8 ;
  wire \tmp_43_reg_1697[3]_i_4_n_8 ;
  wire \tmp_43_reg_1697[3]_i_5_n_8 ;
  wire \tmp_43_reg_1697[7]_i_2_n_8 ;
  wire \tmp_43_reg_1697[7]_i_3_n_8 ;
  wire \tmp_43_reg_1697[7]_i_4_n_8 ;
  wire \tmp_43_reg_1697[7]_i_5_n_8 ;
  wire \tmp_43_reg_1697[9]_i_3_n_8 ;
  wire \tmp_43_reg_1697[9]_i_4_n_8 ;
  wire \tmp_43_reg_1697_reg[3]_i_1_n_10 ;
  wire \tmp_43_reg_1697_reg[3]_i_1_n_11 ;
  wire \tmp_43_reg_1697_reg[3]_i_1_n_8 ;
  wire \tmp_43_reg_1697_reg[3]_i_1_n_9 ;
  wire \tmp_43_reg_1697_reg[7]_i_1_n_10 ;
  wire \tmp_43_reg_1697_reg[7]_i_1_n_11 ;
  wire \tmp_43_reg_1697_reg[7]_i_1_n_8 ;
  wire \tmp_43_reg_1697_reg[7]_i_1_n_9 ;
  wire \tmp_43_reg_1697_reg[9]_i_2_n_11 ;
  wire tmp_44_reg_18270;
  wire tmp_44_reg_1827_reg_i_10_n_8;
  wire tmp_44_reg_1827_reg_i_11_n_8;
  wire tmp_44_reg_1827_reg_i_12_n_8;
  wire tmp_44_reg_1827_reg_i_13_n_8;
  wire tmp_44_reg_1827_reg_i_14_n_8;
  wire tmp_44_reg_1827_reg_i_15_n_8;
  wire tmp_44_reg_1827_reg_i_16_n_8;
  wire tmp_44_reg_1827_reg_i_17_n_8;
  wire tmp_44_reg_1827_reg_i_18_n_8;
  wire tmp_44_reg_1827_reg_i_19_n_8;
  wire tmp_44_reg_1827_reg_i_20_n_8;
  wire tmp_44_reg_1827_reg_i_21_n_8;
  wire tmp_44_reg_1827_reg_i_2_n_8;
  wire tmp_44_reg_1827_reg_i_3_n_8;
  wire tmp_44_reg_1827_reg_i_4_n_8;
  wire tmp_44_reg_1827_reg_i_5_n_8;
  wire tmp_44_reg_1827_reg_i_6_n_8;
  wire tmp_44_reg_1827_reg_i_7_n_8;
  wire tmp_44_reg_1827_reg_i_8_n_8;
  wire tmp_44_reg_1827_reg_i_9_n_8;
  wire tmp_44_reg_1827_reg_n_100;
  wire tmp_44_reg_1827_reg_n_101;
  wire tmp_44_reg_1827_reg_n_102;
  wire tmp_44_reg_1827_reg_n_103;
  wire tmp_44_reg_1827_reg_n_104;
  wire tmp_44_reg_1827_reg_n_105;
  wire tmp_44_reg_1827_reg_n_106;
  wire tmp_44_reg_1827_reg_n_107;
  wire tmp_44_reg_1827_reg_n_108;
  wire tmp_44_reg_1827_reg_n_109;
  wire tmp_44_reg_1827_reg_n_110;
  wire tmp_44_reg_1827_reg_n_111;
  wire tmp_44_reg_1827_reg_n_112;
  wire tmp_44_reg_1827_reg_n_113;
  wire tmp_44_reg_1827_reg_n_94;
  wire tmp_44_reg_1827_reg_n_95;
  wire tmp_44_reg_1827_reg_n_96;
  wire tmp_44_reg_1827_reg_n_97;
  wire tmp_44_reg_1827_reg_n_98;
  wire tmp_44_reg_1827_reg_n_99;
  wire \tmp_45_reg_1651[0]_i_2_n_8 ;
  wire \tmp_45_reg_1651[0]_i_3_n_8 ;
  wire \tmp_45_reg_1651_reg_n_8_[0] ;
  wire [4:0]tmp_45_t_reg_1631;
  wire [9:0]tmp_49_reg_1723;
  wire \tmp_50_reg_1728[0]_i_2_n_8 ;
  wire \tmp_50_reg_1728[0]_i_3_n_8 ;
  wire \tmp_50_reg_1728_reg_n_8_[0] ;
  wire [4:0]tmp_52_t_reg_1708;
  wire tmp_6_fu_402_p2;
  wire tmp_70_fu_1740_p2;
  wire tmp_71_fu_1735_p2;
  wire tmp_72_fu_1757_p2;
  wire tmp_73_fu_1748_p2;
  wire tmp_74_fu_1775_p2;
  wire tmp_75_fu_1766_p2;
  wire [29:2]tmp_7_fu_419_p2;
  wire tmp_8_fu_443_p2;
  wire [29:2]tmp_9_fu_449_p2;
  wire [31:0]tmp_cast_reg_1576;
  wire tmp_i_fu_1452_p2;
  wire tmp_i_reg_1748;
  wire \tmp_i_reg_1748[0]_i_1_n_8 ;
  wire [4:1]tmp_mid2_v_v_fu_1113_p3;
  wire \tmp_mid2_v_v_reg_1602[0]_i_1_n_8 ;
  wire \tmp_mid2_v_v_reg_1602[1]_i_2_n_8 ;
  wire \tmp_mid2_v_v_reg_1602[3]_i_2_n_8 ;
  wire \tmp_mid2_v_v_reg_1602[4]_i_2_n_8 ;
  wire \tmp_mid2_v_v_reg_1602[4]_i_3_n_8 ;
  wire [4:0]tmp_mid2_v_v_reg_1602_reg__0;
  wire [9:0]tmp_reg_1640;
  wire [5:0]tmp_s_reg_1732;
  wire [9:0]weights_load_1_reg_1797;
  wire [9:0]weights_load_reg_1787;
  wire [3:3]\NLW_INPUT_IMAGE_addr_1_reg_1717_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_INPUT_IMAGE_addr_reg_1645_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_classify_0_reg_931_reg[24]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_classify_0_reg_931_reg[24]_i_1_O_UNCONNECTED ;
  wire NLW_r_V_1_reg_1822_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_r_V_1_reg_1822_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_r_V_1_reg_1822_reg_OVERFLOW_UNCONNECTED;
  wire NLW_r_V_1_reg_1822_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_r_V_1_reg_1822_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_r_V_1_reg_1822_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_r_V_1_reg_1822_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_r_V_1_reg_1822_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_r_V_1_reg_1822_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_r_V_1_reg_1822_reg_P_UNCONNECTED;
  wire [3:2]\NLW_tmp3_cast_reg_1660_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp3_cast_reg_1660_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_38_reg_1615_reg[9]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_38_reg_1615_reg[9]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_43_reg_1697_reg[9]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_43_reg_1697_reg[9]_i_2_O_UNCONNECTED ;
  wire NLW_tmp_44_reg_1827_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_44_reg_1827_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_44_reg_1827_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_44_reg_1827_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_44_reg_1827_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_44_reg_1827_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_44_reg_1827_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_44_reg_1827_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_44_reg_1827_reg_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_tmp_44_reg_1827_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp_44_reg_1827_reg_PCOUT_UNCONNECTED;

  assign m_axi_INPUT_IMAGE_ARADDR[31:2] = \^m_axi_INPUT_IMAGE_ARADDR [31:2];
  assign m_axi_INPUT_IMAGE_ARADDR[1] = \<const0> ;
  assign m_axi_INPUT_IMAGE_ARADDR[0] = \<const0> ;
  assign m_axi_INPUT_IMAGE_ARBURST[1] = \<const0> ;
  assign m_axi_INPUT_IMAGE_ARBURST[0] = \<const1> ;
  assign m_axi_INPUT_IMAGE_ARCACHE[3] = \<const0> ;
  assign m_axi_INPUT_IMAGE_ARCACHE[2] = \<const0> ;
  assign m_axi_INPUT_IMAGE_ARCACHE[1] = \<const1> ;
  assign m_axi_INPUT_IMAGE_ARCACHE[0] = \<const1> ;
  assign m_axi_INPUT_IMAGE_ARID[0] = \<const0> ;
  assign m_axi_INPUT_IMAGE_ARLEN[7] = \<const0> ;
  assign m_axi_INPUT_IMAGE_ARLEN[6] = \<const0> ;
  assign m_axi_INPUT_IMAGE_ARLEN[5] = \<const0> ;
  assign m_axi_INPUT_IMAGE_ARLEN[4] = \<const0> ;
  assign m_axi_INPUT_IMAGE_ARLEN[3:0] = \^m_axi_INPUT_IMAGE_ARLEN [3:0];
  assign m_axi_INPUT_IMAGE_ARLOCK[1] = \<const0> ;
  assign m_axi_INPUT_IMAGE_ARLOCK[0] = \<const0> ;
  assign m_axi_INPUT_IMAGE_ARPROT[2] = \<const0> ;
  assign m_axi_INPUT_IMAGE_ARPROT[1] = \<const0> ;
  assign m_axi_INPUT_IMAGE_ARPROT[0] = \<const0> ;
  assign m_axi_INPUT_IMAGE_ARQOS[3] = \<const0> ;
  assign m_axi_INPUT_IMAGE_ARQOS[2] = \<const0> ;
  assign m_axi_INPUT_IMAGE_ARQOS[1] = \<const0> ;
  assign m_axi_INPUT_IMAGE_ARQOS[0] = \<const0> ;
  assign m_axi_INPUT_IMAGE_ARREGION[3] = \<const0> ;
  assign m_axi_INPUT_IMAGE_ARREGION[2] = \<const0> ;
  assign m_axi_INPUT_IMAGE_ARREGION[1] = \<const0> ;
  assign m_axi_INPUT_IMAGE_ARREGION[0] = \<const0> ;
  assign m_axi_INPUT_IMAGE_ARSIZE[2] = \<const0> ;
  assign m_axi_INPUT_IMAGE_ARSIZE[1] = \<const1> ;
  assign m_axi_INPUT_IMAGE_ARSIZE[0] = \<const0> ;
  assign m_axi_INPUT_IMAGE_ARUSER[0] = \<const0> ;
  assign m_axi_INPUT_IMAGE_AWADDR[31] = \<const0> ;
  assign m_axi_INPUT_IMAGE_AWADDR[30] = \<const0> ;
  assign m_axi_INPUT_IMAGE_AWADDR[29] = \<const0> ;
  assign m_axi_INPUT_IMAGE_AWADDR[28] = \<const0> ;
  assign m_axi_INPUT_IMAGE_AWADDR[27] = \<const0> ;
  assign m_axi_INPUT_IMAGE_AWADDR[26] = \<const0> ;
  assign m_axi_INPUT_IMAGE_AWADDR[25] = \<const0> ;
  assign m_axi_INPUT_IMAGE_AWADDR[24] = \<const0> ;
  assign m_axi_INPUT_IMAGE_AWADDR[23] = \<const0> ;
  assign m_axi_INPUT_IMAGE_AWADDR[22] = \<const0> ;
  assign m_axi_INPUT_IMAGE_AWADDR[21] = \<const0> ;
  assign m_axi_INPUT_IMAGE_AWADDR[20] = \<const0> ;
  assign m_axi_INPUT_IMAGE_AWADDR[19] = \<const0> ;
  assign m_axi_INPUT_IMAGE_AWADDR[18] = \<const0> ;
  assign m_axi_INPUT_IMAGE_AWADDR[17] = \<const0> ;
  assign m_axi_INPUT_IMAGE_AWADDR[16] = \<const0> ;
  assign m_axi_INPUT_IMAGE_AWADDR[15] = \<const0> ;
  assign m_axi_INPUT_IMAGE_AWADDR[14] = \<const0> ;
  assign m_axi_INPUT_IMAGE_AWADDR[13] = \<const0> ;
  assign m_axi_INPUT_IMAGE_AWADDR[12] = \<const0> ;
  assign m_axi_INPUT_IMAGE_AWADDR[11] = \<const0> ;
  assign m_axi_INPUT_IMAGE_AWADDR[10] = \<const0> ;
  assign m_axi_INPUT_IMAGE_AWADDR[9] = \<const0> ;
  assign m_axi_INPUT_IMAGE_AWADDR[8] = \<const0> ;
  assign m_axi_INPUT_IMAGE_AWADDR[7] = \<const0> ;
  assign m_axi_INPUT_IMAGE_AWADDR[6] = \<const0> ;
  assign m_axi_INPUT_IMAGE_AWADDR[5] = \<const0> ;
  assign m_axi_INPUT_IMAGE_AWADDR[4] = \<const0> ;
  assign m_axi_INPUT_IMAGE_AWADDR[3] = \<const0> ;
  assign m_axi_INPUT_IMAGE_AWADDR[2] = \<const0> ;
  assign m_axi_INPUT_IMAGE_AWADDR[1] = \<const0> ;
  assign m_axi_INPUT_IMAGE_AWADDR[0] = \<const0> ;
  assign m_axi_INPUT_IMAGE_AWBURST[1] = \<const0> ;
  assign m_axi_INPUT_IMAGE_AWBURST[0] = \<const1> ;
  assign m_axi_INPUT_IMAGE_AWCACHE[3] = \<const0> ;
  assign m_axi_INPUT_IMAGE_AWCACHE[2] = \<const0> ;
  assign m_axi_INPUT_IMAGE_AWCACHE[1] = \<const1> ;
  assign m_axi_INPUT_IMAGE_AWCACHE[0] = \<const1> ;
  assign m_axi_INPUT_IMAGE_AWID[0] = \<const0> ;
  assign m_axi_INPUT_IMAGE_AWLEN[7] = \<const0> ;
  assign m_axi_INPUT_IMAGE_AWLEN[6] = \<const0> ;
  assign m_axi_INPUT_IMAGE_AWLEN[5] = \<const0> ;
  assign m_axi_INPUT_IMAGE_AWLEN[4] = \<const0> ;
  assign m_axi_INPUT_IMAGE_AWLEN[3] = \<const0> ;
  assign m_axi_INPUT_IMAGE_AWLEN[2] = \<const0> ;
  assign m_axi_INPUT_IMAGE_AWLEN[1] = \<const0> ;
  assign m_axi_INPUT_IMAGE_AWLEN[0] = \<const0> ;
  assign m_axi_INPUT_IMAGE_AWLOCK[1] = \<const0> ;
  assign m_axi_INPUT_IMAGE_AWLOCK[0] = \<const0> ;
  assign m_axi_INPUT_IMAGE_AWPROT[2] = \<const0> ;
  assign m_axi_INPUT_IMAGE_AWPROT[1] = \<const0> ;
  assign m_axi_INPUT_IMAGE_AWPROT[0] = \<const0> ;
  assign m_axi_INPUT_IMAGE_AWQOS[3] = \<const0> ;
  assign m_axi_INPUT_IMAGE_AWQOS[2] = \<const0> ;
  assign m_axi_INPUT_IMAGE_AWQOS[1] = \<const0> ;
  assign m_axi_INPUT_IMAGE_AWQOS[0] = \<const0> ;
  assign m_axi_INPUT_IMAGE_AWREGION[3] = \<const0> ;
  assign m_axi_INPUT_IMAGE_AWREGION[2] = \<const0> ;
  assign m_axi_INPUT_IMAGE_AWREGION[1] = \<const0> ;
  assign m_axi_INPUT_IMAGE_AWREGION[0] = \<const0> ;
  assign m_axi_INPUT_IMAGE_AWSIZE[2] = \<const0> ;
  assign m_axi_INPUT_IMAGE_AWSIZE[1] = \<const1> ;
  assign m_axi_INPUT_IMAGE_AWSIZE[0] = \<const0> ;
  assign m_axi_INPUT_IMAGE_AWUSER[0] = \<const0> ;
  assign m_axi_INPUT_IMAGE_AWVALID = \<const0> ;
  assign m_axi_INPUT_IMAGE_BREADY = \<const1> ;
  assign m_axi_INPUT_IMAGE_WDATA[31] = \<const0> ;
  assign m_axi_INPUT_IMAGE_WDATA[30] = \<const0> ;
  assign m_axi_INPUT_IMAGE_WDATA[29] = \<const0> ;
  assign m_axi_INPUT_IMAGE_WDATA[28] = \<const0> ;
  assign m_axi_INPUT_IMAGE_WDATA[27] = \<const0> ;
  assign m_axi_INPUT_IMAGE_WDATA[26] = \<const0> ;
  assign m_axi_INPUT_IMAGE_WDATA[25] = \<const0> ;
  assign m_axi_INPUT_IMAGE_WDATA[24] = \<const0> ;
  assign m_axi_INPUT_IMAGE_WDATA[23] = \<const0> ;
  assign m_axi_INPUT_IMAGE_WDATA[22] = \<const0> ;
  assign m_axi_INPUT_IMAGE_WDATA[21] = \<const0> ;
  assign m_axi_INPUT_IMAGE_WDATA[20] = \<const0> ;
  assign m_axi_INPUT_IMAGE_WDATA[19] = \<const0> ;
  assign m_axi_INPUT_IMAGE_WDATA[18] = \<const0> ;
  assign m_axi_INPUT_IMAGE_WDATA[17] = \<const0> ;
  assign m_axi_INPUT_IMAGE_WDATA[16] = \<const0> ;
  assign m_axi_INPUT_IMAGE_WDATA[15] = \<const0> ;
  assign m_axi_INPUT_IMAGE_WDATA[14] = \<const0> ;
  assign m_axi_INPUT_IMAGE_WDATA[13] = \<const0> ;
  assign m_axi_INPUT_IMAGE_WDATA[12] = \<const0> ;
  assign m_axi_INPUT_IMAGE_WDATA[11] = \<const0> ;
  assign m_axi_INPUT_IMAGE_WDATA[10] = \<const0> ;
  assign m_axi_INPUT_IMAGE_WDATA[9] = \<const0> ;
  assign m_axi_INPUT_IMAGE_WDATA[8] = \<const0> ;
  assign m_axi_INPUT_IMAGE_WDATA[7] = \<const0> ;
  assign m_axi_INPUT_IMAGE_WDATA[6] = \<const0> ;
  assign m_axi_INPUT_IMAGE_WDATA[5] = \<const0> ;
  assign m_axi_INPUT_IMAGE_WDATA[4] = \<const0> ;
  assign m_axi_INPUT_IMAGE_WDATA[3] = \<const0> ;
  assign m_axi_INPUT_IMAGE_WDATA[2] = \<const0> ;
  assign m_axi_INPUT_IMAGE_WDATA[1] = \<const0> ;
  assign m_axi_INPUT_IMAGE_WDATA[0] = \<const0> ;
  assign m_axi_INPUT_IMAGE_WID[0] = \<const0> ;
  assign m_axi_INPUT_IMAGE_WLAST = \<const0> ;
  assign m_axi_INPUT_IMAGE_WSTRB[3] = \<const0> ;
  assign m_axi_INPUT_IMAGE_WSTRB[2] = \<const0> ;
  assign m_axi_INPUT_IMAGE_WSTRB[1] = \<const0> ;
  assign m_axi_INPUT_IMAGE_WSTRB[0] = \<const0> ;
  assign m_axi_INPUT_IMAGE_WUSER[0] = \<const0> ;
  assign m_axi_INPUT_IMAGE_WVALID = \<const0> ;
  assign s_axi_CONTROL_BUS_BRESP[1] = \<const0> ;
  assign s_axi_CONTROL_BUS_BRESP[0] = \<const0> ;
  assign s_axi_CONTROL_BUS_RRESP[1] = \<const0> ;
  assign s_axi_CONTROL_BUS_RRESP[0] = \<const0> ;
  assign s_axi_SPECS_BRESP[1] = \<const0> ;
  assign s_axi_SPECS_BRESP[0] = \<const0> ;
  assign s_axi_SPECS_RRESP[1] = \<const0> ;
  assign s_axi_SPECS_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* HLUTNM = "lutpair10" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \INPUT_IMAGE_addr_1_reg_1717[11]_i_2 
       (.I0(p_sum2_cast_mid2_v_v_2_reg_1712[10]),
        .I1(tmp_cast_reg_1576[10]),
        .I2(tmp3_cast_reg_1660[10]),
        .O(\INPUT_IMAGE_addr_1_reg_1717[11]_i_2_n_8 ));
  (* HLUTNM = "lutpair9" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \INPUT_IMAGE_addr_1_reg_1717[11]_i_3 
       (.I0(p_sum2_cast_mid2_v_v_2_reg_1712[9]),
        .I1(tmp_cast_reg_1576[9]),
        .I2(tmp3_cast_reg_1660[9]),
        .O(\INPUT_IMAGE_addr_1_reg_1717[11]_i_3_n_8 ));
  (* HLUTNM = "lutpair8" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \INPUT_IMAGE_addr_1_reg_1717[11]_i_4 
       (.I0(p_sum2_cast_mid2_v_v_2_reg_1712[8]),
        .I1(tmp_cast_reg_1576[8]),
        .I2(tmp3_cast_reg_1660[8]),
        .O(\INPUT_IMAGE_addr_1_reg_1717[11]_i_4_n_8 ));
  (* HLUTNM = "lutpair7" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \INPUT_IMAGE_addr_1_reg_1717[11]_i_5 
       (.I0(p_sum2_cast_mid2_v_v_2_reg_1712[7]),
        .I1(tmp_cast_reg_1576[7]),
        .I2(tmp3_cast_reg_1660[7]),
        .O(\INPUT_IMAGE_addr_1_reg_1717[11]_i_5_n_8 ));
  (* HLUTNM = "lutpair11" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \INPUT_IMAGE_addr_1_reg_1717[11]_i_6 
       (.I0(p_sum2_cast_mid2_v_v_2_reg_1712[11]),
        .I1(tmp_cast_reg_1576[11]),
        .I2(tmp3_cast_reg_1660[11]),
        .I3(\INPUT_IMAGE_addr_1_reg_1717[11]_i_2_n_8 ),
        .O(\INPUT_IMAGE_addr_1_reg_1717[11]_i_6_n_8 ));
  (* HLUTNM = "lutpair10" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \INPUT_IMAGE_addr_1_reg_1717[11]_i_7 
       (.I0(p_sum2_cast_mid2_v_v_2_reg_1712[10]),
        .I1(tmp_cast_reg_1576[10]),
        .I2(tmp3_cast_reg_1660[10]),
        .I3(\INPUT_IMAGE_addr_1_reg_1717[11]_i_3_n_8 ),
        .O(\INPUT_IMAGE_addr_1_reg_1717[11]_i_7_n_8 ));
  (* HLUTNM = "lutpair9" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \INPUT_IMAGE_addr_1_reg_1717[11]_i_8 
       (.I0(p_sum2_cast_mid2_v_v_2_reg_1712[9]),
        .I1(tmp_cast_reg_1576[9]),
        .I2(tmp3_cast_reg_1660[9]),
        .I3(\INPUT_IMAGE_addr_1_reg_1717[11]_i_4_n_8 ),
        .O(\INPUT_IMAGE_addr_1_reg_1717[11]_i_8_n_8 ));
  (* HLUTNM = "lutpair8" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \INPUT_IMAGE_addr_1_reg_1717[11]_i_9 
       (.I0(p_sum2_cast_mid2_v_v_2_reg_1712[8]),
        .I1(tmp_cast_reg_1576[8]),
        .I2(tmp3_cast_reg_1660[8]),
        .I3(\INPUT_IMAGE_addr_1_reg_1717[11]_i_5_n_8 ),
        .O(\INPUT_IMAGE_addr_1_reg_1717[11]_i_9_n_8 ));
  (* HLUTNM = "lutpair14" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \INPUT_IMAGE_addr_1_reg_1717[15]_i_2 
       (.I0(p_sum2_cast_mid2_v_v_2_reg_1712[14]),
        .I1(tmp_cast_reg_1576[14]),
        .I2(tmp3_cast_reg_1660[14]),
        .O(\INPUT_IMAGE_addr_1_reg_1717[15]_i_2_n_8 ));
  (* HLUTNM = "lutpair13" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \INPUT_IMAGE_addr_1_reg_1717[15]_i_3 
       (.I0(p_sum2_cast_mid2_v_v_2_reg_1712[13]),
        .I1(tmp_cast_reg_1576[13]),
        .I2(tmp3_cast_reg_1660[13]),
        .O(\INPUT_IMAGE_addr_1_reg_1717[15]_i_3_n_8 ));
  (* HLUTNM = "lutpair12" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \INPUT_IMAGE_addr_1_reg_1717[15]_i_4 
       (.I0(p_sum2_cast_mid2_v_v_2_reg_1712[12]),
        .I1(tmp_cast_reg_1576[12]),
        .I2(tmp3_cast_reg_1660[12]),
        .O(\INPUT_IMAGE_addr_1_reg_1717[15]_i_4_n_8 ));
  (* HLUTNM = "lutpair11" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \INPUT_IMAGE_addr_1_reg_1717[15]_i_5 
       (.I0(p_sum2_cast_mid2_v_v_2_reg_1712[11]),
        .I1(tmp_cast_reg_1576[11]),
        .I2(tmp3_cast_reg_1660[11]),
        .O(\INPUT_IMAGE_addr_1_reg_1717[15]_i_5_n_8 ));
  (* HLUTNM = "lutpair15" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \INPUT_IMAGE_addr_1_reg_1717[15]_i_6 
       (.I0(p_sum2_cast_mid2_v_v_2_reg_1712[15]),
        .I1(tmp_cast_reg_1576[15]),
        .I2(tmp3_cast_reg_1660[15]),
        .I3(\INPUT_IMAGE_addr_1_reg_1717[15]_i_2_n_8 ),
        .O(\INPUT_IMAGE_addr_1_reg_1717[15]_i_6_n_8 ));
  (* HLUTNM = "lutpair14" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \INPUT_IMAGE_addr_1_reg_1717[15]_i_7 
       (.I0(p_sum2_cast_mid2_v_v_2_reg_1712[14]),
        .I1(tmp_cast_reg_1576[14]),
        .I2(tmp3_cast_reg_1660[14]),
        .I3(\INPUT_IMAGE_addr_1_reg_1717[15]_i_3_n_8 ),
        .O(\INPUT_IMAGE_addr_1_reg_1717[15]_i_7_n_8 ));
  (* HLUTNM = "lutpair13" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \INPUT_IMAGE_addr_1_reg_1717[15]_i_8 
       (.I0(p_sum2_cast_mid2_v_v_2_reg_1712[13]),
        .I1(tmp_cast_reg_1576[13]),
        .I2(tmp3_cast_reg_1660[13]),
        .I3(\INPUT_IMAGE_addr_1_reg_1717[15]_i_4_n_8 ),
        .O(\INPUT_IMAGE_addr_1_reg_1717[15]_i_8_n_8 ));
  (* HLUTNM = "lutpair12" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \INPUT_IMAGE_addr_1_reg_1717[15]_i_9 
       (.I0(p_sum2_cast_mid2_v_v_2_reg_1712[12]),
        .I1(tmp_cast_reg_1576[12]),
        .I2(tmp3_cast_reg_1660[12]),
        .I3(\INPUT_IMAGE_addr_1_reg_1717[15]_i_5_n_8 ),
        .O(\INPUT_IMAGE_addr_1_reg_1717[15]_i_9_n_8 ));
  (* HLUTNM = "lutpair18" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \INPUT_IMAGE_addr_1_reg_1717[19]_i_2 
       (.I0(p_sum2_cast_mid2_v_v_2_reg_1712[18]),
        .I1(tmp_cast_reg_1576[18]),
        .I2(tmp3_cast_reg_1660[18]),
        .O(\INPUT_IMAGE_addr_1_reg_1717[19]_i_2_n_8 ));
  (* HLUTNM = "lutpair17" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \INPUT_IMAGE_addr_1_reg_1717[19]_i_3 
       (.I0(p_sum2_cast_mid2_v_v_2_reg_1712[17]),
        .I1(tmp_cast_reg_1576[17]),
        .I2(tmp3_cast_reg_1660[17]),
        .O(\INPUT_IMAGE_addr_1_reg_1717[19]_i_3_n_8 ));
  (* HLUTNM = "lutpair16" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \INPUT_IMAGE_addr_1_reg_1717[19]_i_4 
       (.I0(p_sum2_cast_mid2_v_v_2_reg_1712[16]),
        .I1(tmp_cast_reg_1576[16]),
        .I2(tmp3_cast_reg_1660[16]),
        .O(\INPUT_IMAGE_addr_1_reg_1717[19]_i_4_n_8 ));
  (* HLUTNM = "lutpair15" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \INPUT_IMAGE_addr_1_reg_1717[19]_i_5 
       (.I0(p_sum2_cast_mid2_v_v_2_reg_1712[15]),
        .I1(tmp_cast_reg_1576[15]),
        .I2(tmp3_cast_reg_1660[15]),
        .O(\INPUT_IMAGE_addr_1_reg_1717[19]_i_5_n_8 ));
  (* HLUTNM = "lutpair19" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \INPUT_IMAGE_addr_1_reg_1717[19]_i_6 
       (.I0(p_sum2_cast_mid2_v_v_2_reg_1712[19]),
        .I1(tmp_cast_reg_1576[19]),
        .I2(tmp3_cast_reg_1660[19]),
        .I3(\INPUT_IMAGE_addr_1_reg_1717[19]_i_2_n_8 ),
        .O(\INPUT_IMAGE_addr_1_reg_1717[19]_i_6_n_8 ));
  (* HLUTNM = "lutpair18" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \INPUT_IMAGE_addr_1_reg_1717[19]_i_7 
       (.I0(p_sum2_cast_mid2_v_v_2_reg_1712[18]),
        .I1(tmp_cast_reg_1576[18]),
        .I2(tmp3_cast_reg_1660[18]),
        .I3(\INPUT_IMAGE_addr_1_reg_1717[19]_i_3_n_8 ),
        .O(\INPUT_IMAGE_addr_1_reg_1717[19]_i_7_n_8 ));
  (* HLUTNM = "lutpair17" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \INPUT_IMAGE_addr_1_reg_1717[19]_i_8 
       (.I0(p_sum2_cast_mid2_v_v_2_reg_1712[17]),
        .I1(tmp_cast_reg_1576[17]),
        .I2(tmp3_cast_reg_1660[17]),
        .I3(\INPUT_IMAGE_addr_1_reg_1717[19]_i_4_n_8 ),
        .O(\INPUT_IMAGE_addr_1_reg_1717[19]_i_8_n_8 ));
  (* HLUTNM = "lutpair16" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \INPUT_IMAGE_addr_1_reg_1717[19]_i_9 
       (.I0(p_sum2_cast_mid2_v_v_2_reg_1712[16]),
        .I1(tmp_cast_reg_1576[16]),
        .I2(tmp3_cast_reg_1660[16]),
        .I3(\INPUT_IMAGE_addr_1_reg_1717[19]_i_5_n_8 ),
        .O(\INPUT_IMAGE_addr_1_reg_1717[19]_i_9_n_8 ));
  (* HLUTNM = "lutpair22" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \INPUT_IMAGE_addr_1_reg_1717[23]_i_2 
       (.I0(p_sum2_cast_mid2_v_v_2_reg_1712[22]),
        .I1(tmp_cast_reg_1576[22]),
        .I2(tmp3_cast_reg_1660[22]),
        .O(\INPUT_IMAGE_addr_1_reg_1717[23]_i_2_n_8 ));
  (* HLUTNM = "lutpair21" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \INPUT_IMAGE_addr_1_reg_1717[23]_i_3 
       (.I0(p_sum2_cast_mid2_v_v_2_reg_1712[21]),
        .I1(tmp_cast_reg_1576[21]),
        .I2(tmp3_cast_reg_1660[21]),
        .O(\INPUT_IMAGE_addr_1_reg_1717[23]_i_3_n_8 ));
  (* HLUTNM = "lutpair20" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \INPUT_IMAGE_addr_1_reg_1717[23]_i_4 
       (.I0(p_sum2_cast_mid2_v_v_2_reg_1712[20]),
        .I1(tmp_cast_reg_1576[20]),
        .I2(tmp3_cast_reg_1660[20]),
        .O(\INPUT_IMAGE_addr_1_reg_1717[23]_i_4_n_8 ));
  (* HLUTNM = "lutpair19" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \INPUT_IMAGE_addr_1_reg_1717[23]_i_5 
       (.I0(p_sum2_cast_mid2_v_v_2_reg_1712[19]),
        .I1(tmp_cast_reg_1576[19]),
        .I2(tmp3_cast_reg_1660[19]),
        .O(\INPUT_IMAGE_addr_1_reg_1717[23]_i_5_n_8 ));
  (* HLUTNM = "lutpair23" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \INPUT_IMAGE_addr_1_reg_1717[23]_i_6 
       (.I0(p_sum2_cast_mid2_v_v_2_reg_1712[23]),
        .I1(tmp_cast_reg_1576[23]),
        .I2(tmp3_cast_reg_1660[23]),
        .I3(\INPUT_IMAGE_addr_1_reg_1717[23]_i_2_n_8 ),
        .O(\INPUT_IMAGE_addr_1_reg_1717[23]_i_6_n_8 ));
  (* HLUTNM = "lutpair22" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \INPUT_IMAGE_addr_1_reg_1717[23]_i_7 
       (.I0(p_sum2_cast_mid2_v_v_2_reg_1712[22]),
        .I1(tmp_cast_reg_1576[22]),
        .I2(tmp3_cast_reg_1660[22]),
        .I3(\INPUT_IMAGE_addr_1_reg_1717[23]_i_3_n_8 ),
        .O(\INPUT_IMAGE_addr_1_reg_1717[23]_i_7_n_8 ));
  (* HLUTNM = "lutpair21" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \INPUT_IMAGE_addr_1_reg_1717[23]_i_8 
       (.I0(p_sum2_cast_mid2_v_v_2_reg_1712[21]),
        .I1(tmp_cast_reg_1576[21]),
        .I2(tmp3_cast_reg_1660[21]),
        .I3(\INPUT_IMAGE_addr_1_reg_1717[23]_i_4_n_8 ),
        .O(\INPUT_IMAGE_addr_1_reg_1717[23]_i_8_n_8 ));
  (* HLUTNM = "lutpair20" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \INPUT_IMAGE_addr_1_reg_1717[23]_i_9 
       (.I0(p_sum2_cast_mid2_v_v_2_reg_1712[20]),
        .I1(tmp_cast_reg_1576[20]),
        .I2(tmp3_cast_reg_1660[20]),
        .I3(\INPUT_IMAGE_addr_1_reg_1717[23]_i_5_n_8 ),
        .O(\INPUT_IMAGE_addr_1_reg_1717[23]_i_9_n_8 ));
  (* HLUTNM = "lutpair26" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \INPUT_IMAGE_addr_1_reg_1717[27]_i_2 
       (.I0(p_sum2_cast_mid2_v_v_2_reg_1712[26]),
        .I1(tmp_cast_reg_1576[26]),
        .I2(tmp3_cast_reg_1660[26]),
        .O(\INPUT_IMAGE_addr_1_reg_1717[27]_i_2_n_8 ));
  (* HLUTNM = "lutpair25" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \INPUT_IMAGE_addr_1_reg_1717[27]_i_3 
       (.I0(p_sum2_cast_mid2_v_v_2_reg_1712[25]),
        .I1(tmp_cast_reg_1576[25]),
        .I2(tmp3_cast_reg_1660[25]),
        .O(\INPUT_IMAGE_addr_1_reg_1717[27]_i_3_n_8 ));
  (* HLUTNM = "lutpair24" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \INPUT_IMAGE_addr_1_reg_1717[27]_i_4 
       (.I0(p_sum2_cast_mid2_v_v_2_reg_1712[24]),
        .I1(tmp_cast_reg_1576[24]),
        .I2(tmp3_cast_reg_1660[24]),
        .O(\INPUT_IMAGE_addr_1_reg_1717[27]_i_4_n_8 ));
  (* HLUTNM = "lutpair23" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \INPUT_IMAGE_addr_1_reg_1717[27]_i_5 
       (.I0(p_sum2_cast_mid2_v_v_2_reg_1712[23]),
        .I1(tmp_cast_reg_1576[23]),
        .I2(tmp3_cast_reg_1660[23]),
        .O(\INPUT_IMAGE_addr_1_reg_1717[27]_i_5_n_8 ));
  (* HLUTNM = "lutpair27" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \INPUT_IMAGE_addr_1_reg_1717[27]_i_6 
       (.I0(p_sum2_cast_mid2_v_v_2_reg_1712[27]),
        .I1(tmp_cast_reg_1576[27]),
        .I2(tmp3_cast_reg_1660[27]),
        .I3(\INPUT_IMAGE_addr_1_reg_1717[27]_i_2_n_8 ),
        .O(\INPUT_IMAGE_addr_1_reg_1717[27]_i_6_n_8 ));
  (* HLUTNM = "lutpair26" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \INPUT_IMAGE_addr_1_reg_1717[27]_i_7 
       (.I0(p_sum2_cast_mid2_v_v_2_reg_1712[26]),
        .I1(tmp_cast_reg_1576[26]),
        .I2(tmp3_cast_reg_1660[26]),
        .I3(\INPUT_IMAGE_addr_1_reg_1717[27]_i_3_n_8 ),
        .O(\INPUT_IMAGE_addr_1_reg_1717[27]_i_7_n_8 ));
  (* HLUTNM = "lutpair25" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \INPUT_IMAGE_addr_1_reg_1717[27]_i_8 
       (.I0(p_sum2_cast_mid2_v_v_2_reg_1712[25]),
        .I1(tmp_cast_reg_1576[25]),
        .I2(tmp3_cast_reg_1660[25]),
        .I3(\INPUT_IMAGE_addr_1_reg_1717[27]_i_4_n_8 ),
        .O(\INPUT_IMAGE_addr_1_reg_1717[27]_i_8_n_8 ));
  (* HLUTNM = "lutpair24" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \INPUT_IMAGE_addr_1_reg_1717[27]_i_9 
       (.I0(p_sum2_cast_mid2_v_v_2_reg_1712[24]),
        .I1(tmp_cast_reg_1576[24]),
        .I2(tmp3_cast_reg_1660[24]),
        .I3(\INPUT_IMAGE_addr_1_reg_1717[27]_i_5_n_8 ),
        .O(\INPUT_IMAGE_addr_1_reg_1717[27]_i_9_n_8 ));
  (* HLUTNM = "lutpair29" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \INPUT_IMAGE_addr_1_reg_1717[31]_i_2 
       (.I0(p_sum2_cast_mid2_v_v_2_reg_1712[29]),
        .I1(tmp_cast_reg_1576[29]),
        .I2(tmp3_cast_reg_1660[29]),
        .O(\INPUT_IMAGE_addr_1_reg_1717[31]_i_2_n_8 ));
  (* HLUTNM = "lutpair28" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \INPUT_IMAGE_addr_1_reg_1717[31]_i_3 
       (.I0(p_sum2_cast_mid2_v_v_2_reg_1712[28]),
        .I1(tmp_cast_reg_1576[28]),
        .I2(tmp3_cast_reg_1660[28]),
        .O(\INPUT_IMAGE_addr_1_reg_1717[31]_i_3_n_8 ));
  (* HLUTNM = "lutpair27" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \INPUT_IMAGE_addr_1_reg_1717[31]_i_4 
       (.I0(p_sum2_cast_mid2_v_v_2_reg_1712[27]),
        .I1(tmp_cast_reg_1576[27]),
        .I2(tmp3_cast_reg_1660[27]),
        .O(\INPUT_IMAGE_addr_1_reg_1717[31]_i_4_n_8 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \INPUT_IMAGE_addr_1_reg_1717[31]_i_5 
       (.I0(tmp3_cast_reg_1660[30]),
        .I1(tmp_cast_reg_1576[30]),
        .I2(p_sum2_cast_mid2_v_v_2_reg_1712[30]),
        .I3(tmp_cast_reg_1576[31]),
        .I4(p_sum2_cast_mid2_v_v_2_reg_1712[31]),
        .I5(tmp3_cast_reg_1660[31]),
        .O(\INPUT_IMAGE_addr_1_reg_1717[31]_i_5_n_8 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \INPUT_IMAGE_addr_1_reg_1717[31]_i_6 
       (.I0(\INPUT_IMAGE_addr_1_reg_1717[31]_i_2_n_8 ),
        .I1(tmp_cast_reg_1576[30]),
        .I2(p_sum2_cast_mid2_v_v_2_reg_1712[30]),
        .I3(tmp3_cast_reg_1660[30]),
        .O(\INPUT_IMAGE_addr_1_reg_1717[31]_i_6_n_8 ));
  (* HLUTNM = "lutpair29" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \INPUT_IMAGE_addr_1_reg_1717[31]_i_7 
       (.I0(p_sum2_cast_mid2_v_v_2_reg_1712[29]),
        .I1(tmp_cast_reg_1576[29]),
        .I2(tmp3_cast_reg_1660[29]),
        .I3(\INPUT_IMAGE_addr_1_reg_1717[31]_i_3_n_8 ),
        .O(\INPUT_IMAGE_addr_1_reg_1717[31]_i_7_n_8 ));
  (* HLUTNM = "lutpair28" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \INPUT_IMAGE_addr_1_reg_1717[31]_i_8 
       (.I0(p_sum2_cast_mid2_v_v_2_reg_1712[28]),
        .I1(tmp_cast_reg_1576[28]),
        .I2(tmp3_cast_reg_1660[28]),
        .I3(\INPUT_IMAGE_addr_1_reg_1717[31]_i_4_n_8 ),
        .O(\INPUT_IMAGE_addr_1_reg_1717[31]_i_8_n_8 ));
  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \INPUT_IMAGE_addr_1_reg_1717[3]_i_2 
       (.I0(p_sum2_cast_mid2_v_v_2_reg_1712[2]),
        .I1(tmp_cast_reg_1576[2]),
        .I2(tmp3_cast_reg_1660[2]),
        .O(\INPUT_IMAGE_addr_1_reg_1717[3]_i_2_n_8 ));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \INPUT_IMAGE_addr_1_reg_1717[3]_i_3 
       (.I0(p_sum2_cast_mid2_v_v_2_reg_1712[1]),
        .I1(tmp_cast_reg_1576[1]),
        .I2(tmp3_cast_reg_1660[1]),
        .O(\INPUT_IMAGE_addr_1_reg_1717[3]_i_3_n_8 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \INPUT_IMAGE_addr_1_reg_1717[3]_i_4 
       (.I0(p_sum2_cast_mid2_v_v_2_reg_1712[0]),
        .I1(tmp_cast_reg_1576[0]),
        .I2(tmp3_cast_reg_1660[0]),
        .O(\INPUT_IMAGE_addr_1_reg_1717[3]_i_4_n_8 ));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \INPUT_IMAGE_addr_1_reg_1717[3]_i_5 
       (.I0(p_sum2_cast_mid2_v_v_2_reg_1712[3]),
        .I1(tmp_cast_reg_1576[3]),
        .I2(tmp3_cast_reg_1660[3]),
        .I3(\INPUT_IMAGE_addr_1_reg_1717[3]_i_2_n_8 ),
        .O(\INPUT_IMAGE_addr_1_reg_1717[3]_i_5_n_8 ));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \INPUT_IMAGE_addr_1_reg_1717[3]_i_6 
       (.I0(p_sum2_cast_mid2_v_v_2_reg_1712[2]),
        .I1(tmp_cast_reg_1576[2]),
        .I2(tmp3_cast_reg_1660[2]),
        .I3(\INPUT_IMAGE_addr_1_reg_1717[3]_i_3_n_8 ),
        .O(\INPUT_IMAGE_addr_1_reg_1717[3]_i_6_n_8 ));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \INPUT_IMAGE_addr_1_reg_1717[3]_i_7 
       (.I0(p_sum2_cast_mid2_v_v_2_reg_1712[1]),
        .I1(tmp_cast_reg_1576[1]),
        .I2(tmp3_cast_reg_1660[1]),
        .I3(\INPUT_IMAGE_addr_1_reg_1717[3]_i_4_n_8 ),
        .O(\INPUT_IMAGE_addr_1_reg_1717[3]_i_7_n_8 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \INPUT_IMAGE_addr_1_reg_1717[3]_i_8 
       (.I0(p_sum2_cast_mid2_v_v_2_reg_1712[0]),
        .I1(tmp_cast_reg_1576[0]),
        .I2(tmp3_cast_reg_1660[0]),
        .O(\INPUT_IMAGE_addr_1_reg_1717[3]_i_8_n_8 ));
  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \INPUT_IMAGE_addr_1_reg_1717[7]_i_2 
       (.I0(p_sum2_cast_mid2_v_v_2_reg_1712[6]),
        .I1(tmp_cast_reg_1576[6]),
        .I2(tmp3_cast_reg_1660[6]),
        .O(\INPUT_IMAGE_addr_1_reg_1717[7]_i_2_n_8 ));
  (* HLUTNM = "lutpair5" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \INPUT_IMAGE_addr_1_reg_1717[7]_i_3 
       (.I0(p_sum2_cast_mid2_v_v_2_reg_1712[5]),
        .I1(tmp_cast_reg_1576[5]),
        .I2(tmp3_cast_reg_1660[5]),
        .O(\INPUT_IMAGE_addr_1_reg_1717[7]_i_3_n_8 ));
  (* HLUTNM = "lutpair4" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \INPUT_IMAGE_addr_1_reg_1717[7]_i_4 
       (.I0(p_sum2_cast_mid2_v_v_2_reg_1712[4]),
        .I1(tmp_cast_reg_1576[4]),
        .I2(tmp3_cast_reg_1660[4]),
        .O(\INPUT_IMAGE_addr_1_reg_1717[7]_i_4_n_8 ));
  (* HLUTNM = "lutpair3" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \INPUT_IMAGE_addr_1_reg_1717[7]_i_5 
       (.I0(p_sum2_cast_mid2_v_v_2_reg_1712[3]),
        .I1(tmp_cast_reg_1576[3]),
        .I2(tmp3_cast_reg_1660[3]),
        .O(\INPUT_IMAGE_addr_1_reg_1717[7]_i_5_n_8 ));
  (* HLUTNM = "lutpair7" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \INPUT_IMAGE_addr_1_reg_1717[7]_i_6 
       (.I0(p_sum2_cast_mid2_v_v_2_reg_1712[7]),
        .I1(tmp_cast_reg_1576[7]),
        .I2(tmp3_cast_reg_1660[7]),
        .I3(\INPUT_IMAGE_addr_1_reg_1717[7]_i_2_n_8 ),
        .O(\INPUT_IMAGE_addr_1_reg_1717[7]_i_6_n_8 ));
  (* HLUTNM = "lutpair6" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \INPUT_IMAGE_addr_1_reg_1717[7]_i_7 
       (.I0(p_sum2_cast_mid2_v_v_2_reg_1712[6]),
        .I1(tmp_cast_reg_1576[6]),
        .I2(tmp3_cast_reg_1660[6]),
        .I3(\INPUT_IMAGE_addr_1_reg_1717[7]_i_3_n_8 ),
        .O(\INPUT_IMAGE_addr_1_reg_1717[7]_i_7_n_8 ));
  (* HLUTNM = "lutpair5" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \INPUT_IMAGE_addr_1_reg_1717[7]_i_8 
       (.I0(p_sum2_cast_mid2_v_v_2_reg_1712[5]),
        .I1(tmp_cast_reg_1576[5]),
        .I2(tmp3_cast_reg_1660[5]),
        .I3(\INPUT_IMAGE_addr_1_reg_1717[7]_i_4_n_8 ),
        .O(\INPUT_IMAGE_addr_1_reg_1717[7]_i_8_n_8 ));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \INPUT_IMAGE_addr_1_reg_1717[7]_i_9 
       (.I0(p_sum2_cast_mid2_v_v_2_reg_1712[4]),
        .I1(tmp_cast_reg_1576[4]),
        .I2(tmp3_cast_reg_1660[4]),
        .I3(\INPUT_IMAGE_addr_1_reg_1717[7]_i_5_n_8 ),
        .O(\INPUT_IMAGE_addr_1_reg_1717[7]_i_9_n_8 ));
  FDRE \INPUT_IMAGE_addr_1_reg_1717_reg[0] 
       (.C(ap_clk),
        .CE(INPUT_IMAGE_addr_1_reg_17170),
        .D(image02_sum7_fu_1379_p2[0]),
        .Q(INPUT_IMAGE_addr_1_reg_1717[0]),
        .R(1'b0));
  FDRE \INPUT_IMAGE_addr_1_reg_1717_reg[10] 
       (.C(ap_clk),
        .CE(INPUT_IMAGE_addr_1_reg_17170),
        .D(image02_sum7_fu_1379_p2[10]),
        .Q(INPUT_IMAGE_addr_1_reg_1717[10]),
        .R(1'b0));
  FDRE \INPUT_IMAGE_addr_1_reg_1717_reg[11] 
       (.C(ap_clk),
        .CE(INPUT_IMAGE_addr_1_reg_17170),
        .D(image02_sum7_fu_1379_p2[11]),
        .Q(INPUT_IMAGE_addr_1_reg_1717[11]),
        .R(1'b0));
  CARRY4 \INPUT_IMAGE_addr_1_reg_1717_reg[11]_i_1 
       (.CI(\INPUT_IMAGE_addr_1_reg_1717_reg[7]_i_1_n_8 ),
        .CO({\INPUT_IMAGE_addr_1_reg_1717_reg[11]_i_1_n_8 ,\INPUT_IMAGE_addr_1_reg_1717_reg[11]_i_1_n_9 ,\INPUT_IMAGE_addr_1_reg_1717_reg[11]_i_1_n_10 ,\INPUT_IMAGE_addr_1_reg_1717_reg[11]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI({\INPUT_IMAGE_addr_1_reg_1717[11]_i_2_n_8 ,\INPUT_IMAGE_addr_1_reg_1717[11]_i_3_n_8 ,\INPUT_IMAGE_addr_1_reg_1717[11]_i_4_n_8 ,\INPUT_IMAGE_addr_1_reg_1717[11]_i_5_n_8 }),
        .O(image02_sum7_fu_1379_p2[11:8]),
        .S({\INPUT_IMAGE_addr_1_reg_1717[11]_i_6_n_8 ,\INPUT_IMAGE_addr_1_reg_1717[11]_i_7_n_8 ,\INPUT_IMAGE_addr_1_reg_1717[11]_i_8_n_8 ,\INPUT_IMAGE_addr_1_reg_1717[11]_i_9_n_8 }));
  FDRE \INPUT_IMAGE_addr_1_reg_1717_reg[12] 
       (.C(ap_clk),
        .CE(INPUT_IMAGE_addr_1_reg_17170),
        .D(image02_sum7_fu_1379_p2[12]),
        .Q(INPUT_IMAGE_addr_1_reg_1717[12]),
        .R(1'b0));
  FDRE \INPUT_IMAGE_addr_1_reg_1717_reg[13] 
       (.C(ap_clk),
        .CE(INPUT_IMAGE_addr_1_reg_17170),
        .D(image02_sum7_fu_1379_p2[13]),
        .Q(INPUT_IMAGE_addr_1_reg_1717[13]),
        .R(1'b0));
  FDRE \INPUT_IMAGE_addr_1_reg_1717_reg[14] 
       (.C(ap_clk),
        .CE(INPUT_IMAGE_addr_1_reg_17170),
        .D(image02_sum7_fu_1379_p2[14]),
        .Q(INPUT_IMAGE_addr_1_reg_1717[14]),
        .R(1'b0));
  FDRE \INPUT_IMAGE_addr_1_reg_1717_reg[15] 
       (.C(ap_clk),
        .CE(INPUT_IMAGE_addr_1_reg_17170),
        .D(image02_sum7_fu_1379_p2[15]),
        .Q(INPUT_IMAGE_addr_1_reg_1717[15]),
        .R(1'b0));
  CARRY4 \INPUT_IMAGE_addr_1_reg_1717_reg[15]_i_1 
       (.CI(\INPUT_IMAGE_addr_1_reg_1717_reg[11]_i_1_n_8 ),
        .CO({\INPUT_IMAGE_addr_1_reg_1717_reg[15]_i_1_n_8 ,\INPUT_IMAGE_addr_1_reg_1717_reg[15]_i_1_n_9 ,\INPUT_IMAGE_addr_1_reg_1717_reg[15]_i_1_n_10 ,\INPUT_IMAGE_addr_1_reg_1717_reg[15]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI({\INPUT_IMAGE_addr_1_reg_1717[15]_i_2_n_8 ,\INPUT_IMAGE_addr_1_reg_1717[15]_i_3_n_8 ,\INPUT_IMAGE_addr_1_reg_1717[15]_i_4_n_8 ,\INPUT_IMAGE_addr_1_reg_1717[15]_i_5_n_8 }),
        .O(image02_sum7_fu_1379_p2[15:12]),
        .S({\INPUT_IMAGE_addr_1_reg_1717[15]_i_6_n_8 ,\INPUT_IMAGE_addr_1_reg_1717[15]_i_7_n_8 ,\INPUT_IMAGE_addr_1_reg_1717[15]_i_8_n_8 ,\INPUT_IMAGE_addr_1_reg_1717[15]_i_9_n_8 }));
  FDRE \INPUT_IMAGE_addr_1_reg_1717_reg[16] 
       (.C(ap_clk),
        .CE(INPUT_IMAGE_addr_1_reg_17170),
        .D(image02_sum7_fu_1379_p2[16]),
        .Q(INPUT_IMAGE_addr_1_reg_1717[16]),
        .R(1'b0));
  FDRE \INPUT_IMAGE_addr_1_reg_1717_reg[17] 
       (.C(ap_clk),
        .CE(INPUT_IMAGE_addr_1_reg_17170),
        .D(image02_sum7_fu_1379_p2[17]),
        .Q(INPUT_IMAGE_addr_1_reg_1717[17]),
        .R(1'b0));
  FDRE \INPUT_IMAGE_addr_1_reg_1717_reg[18] 
       (.C(ap_clk),
        .CE(INPUT_IMAGE_addr_1_reg_17170),
        .D(image02_sum7_fu_1379_p2[18]),
        .Q(INPUT_IMAGE_addr_1_reg_1717[18]),
        .R(1'b0));
  FDRE \INPUT_IMAGE_addr_1_reg_1717_reg[19] 
       (.C(ap_clk),
        .CE(INPUT_IMAGE_addr_1_reg_17170),
        .D(image02_sum7_fu_1379_p2[19]),
        .Q(INPUT_IMAGE_addr_1_reg_1717[19]),
        .R(1'b0));
  CARRY4 \INPUT_IMAGE_addr_1_reg_1717_reg[19]_i_1 
       (.CI(\INPUT_IMAGE_addr_1_reg_1717_reg[15]_i_1_n_8 ),
        .CO({\INPUT_IMAGE_addr_1_reg_1717_reg[19]_i_1_n_8 ,\INPUT_IMAGE_addr_1_reg_1717_reg[19]_i_1_n_9 ,\INPUT_IMAGE_addr_1_reg_1717_reg[19]_i_1_n_10 ,\INPUT_IMAGE_addr_1_reg_1717_reg[19]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI({\INPUT_IMAGE_addr_1_reg_1717[19]_i_2_n_8 ,\INPUT_IMAGE_addr_1_reg_1717[19]_i_3_n_8 ,\INPUT_IMAGE_addr_1_reg_1717[19]_i_4_n_8 ,\INPUT_IMAGE_addr_1_reg_1717[19]_i_5_n_8 }),
        .O(image02_sum7_fu_1379_p2[19:16]),
        .S({\INPUT_IMAGE_addr_1_reg_1717[19]_i_6_n_8 ,\INPUT_IMAGE_addr_1_reg_1717[19]_i_7_n_8 ,\INPUT_IMAGE_addr_1_reg_1717[19]_i_8_n_8 ,\INPUT_IMAGE_addr_1_reg_1717[19]_i_9_n_8 }));
  FDRE \INPUT_IMAGE_addr_1_reg_1717_reg[1] 
       (.C(ap_clk),
        .CE(INPUT_IMAGE_addr_1_reg_17170),
        .D(image02_sum7_fu_1379_p2[1]),
        .Q(INPUT_IMAGE_addr_1_reg_1717[1]),
        .R(1'b0));
  FDRE \INPUT_IMAGE_addr_1_reg_1717_reg[20] 
       (.C(ap_clk),
        .CE(INPUT_IMAGE_addr_1_reg_17170),
        .D(image02_sum7_fu_1379_p2[20]),
        .Q(INPUT_IMAGE_addr_1_reg_1717[20]),
        .R(1'b0));
  FDRE \INPUT_IMAGE_addr_1_reg_1717_reg[21] 
       (.C(ap_clk),
        .CE(INPUT_IMAGE_addr_1_reg_17170),
        .D(image02_sum7_fu_1379_p2[21]),
        .Q(INPUT_IMAGE_addr_1_reg_1717[21]),
        .R(1'b0));
  FDRE \INPUT_IMAGE_addr_1_reg_1717_reg[22] 
       (.C(ap_clk),
        .CE(INPUT_IMAGE_addr_1_reg_17170),
        .D(image02_sum7_fu_1379_p2[22]),
        .Q(INPUT_IMAGE_addr_1_reg_1717[22]),
        .R(1'b0));
  FDRE \INPUT_IMAGE_addr_1_reg_1717_reg[23] 
       (.C(ap_clk),
        .CE(INPUT_IMAGE_addr_1_reg_17170),
        .D(image02_sum7_fu_1379_p2[23]),
        .Q(INPUT_IMAGE_addr_1_reg_1717[23]),
        .R(1'b0));
  CARRY4 \INPUT_IMAGE_addr_1_reg_1717_reg[23]_i_1 
       (.CI(\INPUT_IMAGE_addr_1_reg_1717_reg[19]_i_1_n_8 ),
        .CO({\INPUT_IMAGE_addr_1_reg_1717_reg[23]_i_1_n_8 ,\INPUT_IMAGE_addr_1_reg_1717_reg[23]_i_1_n_9 ,\INPUT_IMAGE_addr_1_reg_1717_reg[23]_i_1_n_10 ,\INPUT_IMAGE_addr_1_reg_1717_reg[23]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI({\INPUT_IMAGE_addr_1_reg_1717[23]_i_2_n_8 ,\INPUT_IMAGE_addr_1_reg_1717[23]_i_3_n_8 ,\INPUT_IMAGE_addr_1_reg_1717[23]_i_4_n_8 ,\INPUT_IMAGE_addr_1_reg_1717[23]_i_5_n_8 }),
        .O(image02_sum7_fu_1379_p2[23:20]),
        .S({\INPUT_IMAGE_addr_1_reg_1717[23]_i_6_n_8 ,\INPUT_IMAGE_addr_1_reg_1717[23]_i_7_n_8 ,\INPUT_IMAGE_addr_1_reg_1717[23]_i_8_n_8 ,\INPUT_IMAGE_addr_1_reg_1717[23]_i_9_n_8 }));
  FDRE \INPUT_IMAGE_addr_1_reg_1717_reg[24] 
       (.C(ap_clk),
        .CE(INPUT_IMAGE_addr_1_reg_17170),
        .D(image02_sum7_fu_1379_p2[24]),
        .Q(INPUT_IMAGE_addr_1_reg_1717[24]),
        .R(1'b0));
  FDRE \INPUT_IMAGE_addr_1_reg_1717_reg[25] 
       (.C(ap_clk),
        .CE(INPUT_IMAGE_addr_1_reg_17170),
        .D(image02_sum7_fu_1379_p2[25]),
        .Q(INPUT_IMAGE_addr_1_reg_1717[25]),
        .R(1'b0));
  FDRE \INPUT_IMAGE_addr_1_reg_1717_reg[26] 
       (.C(ap_clk),
        .CE(INPUT_IMAGE_addr_1_reg_17170),
        .D(image02_sum7_fu_1379_p2[26]),
        .Q(INPUT_IMAGE_addr_1_reg_1717[26]),
        .R(1'b0));
  FDRE \INPUT_IMAGE_addr_1_reg_1717_reg[27] 
       (.C(ap_clk),
        .CE(INPUT_IMAGE_addr_1_reg_17170),
        .D(image02_sum7_fu_1379_p2[27]),
        .Q(INPUT_IMAGE_addr_1_reg_1717[27]),
        .R(1'b0));
  CARRY4 \INPUT_IMAGE_addr_1_reg_1717_reg[27]_i_1 
       (.CI(\INPUT_IMAGE_addr_1_reg_1717_reg[23]_i_1_n_8 ),
        .CO({\INPUT_IMAGE_addr_1_reg_1717_reg[27]_i_1_n_8 ,\INPUT_IMAGE_addr_1_reg_1717_reg[27]_i_1_n_9 ,\INPUT_IMAGE_addr_1_reg_1717_reg[27]_i_1_n_10 ,\INPUT_IMAGE_addr_1_reg_1717_reg[27]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI({\INPUT_IMAGE_addr_1_reg_1717[27]_i_2_n_8 ,\INPUT_IMAGE_addr_1_reg_1717[27]_i_3_n_8 ,\INPUT_IMAGE_addr_1_reg_1717[27]_i_4_n_8 ,\INPUT_IMAGE_addr_1_reg_1717[27]_i_5_n_8 }),
        .O(image02_sum7_fu_1379_p2[27:24]),
        .S({\INPUT_IMAGE_addr_1_reg_1717[27]_i_6_n_8 ,\INPUT_IMAGE_addr_1_reg_1717[27]_i_7_n_8 ,\INPUT_IMAGE_addr_1_reg_1717[27]_i_8_n_8 ,\INPUT_IMAGE_addr_1_reg_1717[27]_i_9_n_8 }));
  FDRE \INPUT_IMAGE_addr_1_reg_1717_reg[28] 
       (.C(ap_clk),
        .CE(INPUT_IMAGE_addr_1_reg_17170),
        .D(image02_sum7_fu_1379_p2[28]),
        .Q(INPUT_IMAGE_addr_1_reg_1717[28]),
        .R(1'b0));
  FDRE \INPUT_IMAGE_addr_1_reg_1717_reg[29] 
       (.C(ap_clk),
        .CE(INPUT_IMAGE_addr_1_reg_17170),
        .D(image02_sum7_fu_1379_p2[29]),
        .Q(INPUT_IMAGE_addr_1_reg_1717[29]),
        .R(1'b0));
  FDRE \INPUT_IMAGE_addr_1_reg_1717_reg[2] 
       (.C(ap_clk),
        .CE(INPUT_IMAGE_addr_1_reg_17170),
        .D(image02_sum7_fu_1379_p2[2]),
        .Q(INPUT_IMAGE_addr_1_reg_1717[2]),
        .R(1'b0));
  FDRE \INPUT_IMAGE_addr_1_reg_1717_reg[30] 
       (.C(ap_clk),
        .CE(INPUT_IMAGE_addr_1_reg_17170),
        .D(image02_sum7_fu_1379_p2[30]),
        .Q(INPUT_IMAGE_addr_1_reg_1717[30]),
        .R(1'b0));
  FDRE \INPUT_IMAGE_addr_1_reg_1717_reg[31] 
       (.C(ap_clk),
        .CE(INPUT_IMAGE_addr_1_reg_17170),
        .D(image02_sum7_fu_1379_p2[31]),
        .Q(INPUT_IMAGE_addr_1_reg_1717[31]),
        .R(1'b0));
  CARRY4 \INPUT_IMAGE_addr_1_reg_1717_reg[31]_i_1 
       (.CI(\INPUT_IMAGE_addr_1_reg_1717_reg[27]_i_1_n_8 ),
        .CO({\NLW_INPUT_IMAGE_addr_1_reg_1717_reg[31]_i_1_CO_UNCONNECTED [3],\INPUT_IMAGE_addr_1_reg_1717_reg[31]_i_1_n_9 ,\INPUT_IMAGE_addr_1_reg_1717_reg[31]_i_1_n_10 ,\INPUT_IMAGE_addr_1_reg_1717_reg[31]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,\INPUT_IMAGE_addr_1_reg_1717[31]_i_2_n_8 ,\INPUT_IMAGE_addr_1_reg_1717[31]_i_3_n_8 ,\INPUT_IMAGE_addr_1_reg_1717[31]_i_4_n_8 }),
        .O(image02_sum7_fu_1379_p2[31:28]),
        .S({\INPUT_IMAGE_addr_1_reg_1717[31]_i_5_n_8 ,\INPUT_IMAGE_addr_1_reg_1717[31]_i_6_n_8 ,\INPUT_IMAGE_addr_1_reg_1717[31]_i_7_n_8 ,\INPUT_IMAGE_addr_1_reg_1717[31]_i_8_n_8 }));
  FDRE \INPUT_IMAGE_addr_1_reg_1717_reg[3] 
       (.C(ap_clk),
        .CE(INPUT_IMAGE_addr_1_reg_17170),
        .D(image02_sum7_fu_1379_p2[3]),
        .Q(INPUT_IMAGE_addr_1_reg_1717[3]),
        .R(1'b0));
  CARRY4 \INPUT_IMAGE_addr_1_reg_1717_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\INPUT_IMAGE_addr_1_reg_1717_reg[3]_i_1_n_8 ,\INPUT_IMAGE_addr_1_reg_1717_reg[3]_i_1_n_9 ,\INPUT_IMAGE_addr_1_reg_1717_reg[3]_i_1_n_10 ,\INPUT_IMAGE_addr_1_reg_1717_reg[3]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI({\INPUT_IMAGE_addr_1_reg_1717[3]_i_2_n_8 ,\INPUT_IMAGE_addr_1_reg_1717[3]_i_3_n_8 ,\INPUT_IMAGE_addr_1_reg_1717[3]_i_4_n_8 ,1'b0}),
        .O(image02_sum7_fu_1379_p2[3:0]),
        .S({\INPUT_IMAGE_addr_1_reg_1717[3]_i_5_n_8 ,\INPUT_IMAGE_addr_1_reg_1717[3]_i_6_n_8 ,\INPUT_IMAGE_addr_1_reg_1717[3]_i_7_n_8 ,\INPUT_IMAGE_addr_1_reg_1717[3]_i_8_n_8 }));
  FDRE \INPUT_IMAGE_addr_1_reg_1717_reg[4] 
       (.C(ap_clk),
        .CE(INPUT_IMAGE_addr_1_reg_17170),
        .D(image02_sum7_fu_1379_p2[4]),
        .Q(INPUT_IMAGE_addr_1_reg_1717[4]),
        .R(1'b0));
  FDRE \INPUT_IMAGE_addr_1_reg_1717_reg[5] 
       (.C(ap_clk),
        .CE(INPUT_IMAGE_addr_1_reg_17170),
        .D(image02_sum7_fu_1379_p2[5]),
        .Q(INPUT_IMAGE_addr_1_reg_1717[5]),
        .R(1'b0));
  FDRE \INPUT_IMAGE_addr_1_reg_1717_reg[6] 
       (.C(ap_clk),
        .CE(INPUT_IMAGE_addr_1_reg_17170),
        .D(image02_sum7_fu_1379_p2[6]),
        .Q(INPUT_IMAGE_addr_1_reg_1717[6]),
        .R(1'b0));
  FDRE \INPUT_IMAGE_addr_1_reg_1717_reg[7] 
       (.C(ap_clk),
        .CE(INPUT_IMAGE_addr_1_reg_17170),
        .D(image02_sum7_fu_1379_p2[7]),
        .Q(INPUT_IMAGE_addr_1_reg_1717[7]),
        .R(1'b0));
  CARRY4 \INPUT_IMAGE_addr_1_reg_1717_reg[7]_i_1 
       (.CI(\INPUT_IMAGE_addr_1_reg_1717_reg[3]_i_1_n_8 ),
        .CO({\INPUT_IMAGE_addr_1_reg_1717_reg[7]_i_1_n_8 ,\INPUT_IMAGE_addr_1_reg_1717_reg[7]_i_1_n_9 ,\INPUT_IMAGE_addr_1_reg_1717_reg[7]_i_1_n_10 ,\INPUT_IMAGE_addr_1_reg_1717_reg[7]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI({\INPUT_IMAGE_addr_1_reg_1717[7]_i_2_n_8 ,\INPUT_IMAGE_addr_1_reg_1717[7]_i_3_n_8 ,\INPUT_IMAGE_addr_1_reg_1717[7]_i_4_n_8 ,\INPUT_IMAGE_addr_1_reg_1717[7]_i_5_n_8 }),
        .O(image02_sum7_fu_1379_p2[7:4]),
        .S({\INPUT_IMAGE_addr_1_reg_1717[7]_i_6_n_8 ,\INPUT_IMAGE_addr_1_reg_1717[7]_i_7_n_8 ,\INPUT_IMAGE_addr_1_reg_1717[7]_i_8_n_8 ,\INPUT_IMAGE_addr_1_reg_1717[7]_i_9_n_8 }));
  FDRE \INPUT_IMAGE_addr_1_reg_1717_reg[8] 
       (.C(ap_clk),
        .CE(INPUT_IMAGE_addr_1_reg_17170),
        .D(image02_sum7_fu_1379_p2[8]),
        .Q(INPUT_IMAGE_addr_1_reg_1717[8]),
        .R(1'b0));
  FDRE \INPUT_IMAGE_addr_1_reg_1717_reg[9] 
       (.C(ap_clk),
        .CE(INPUT_IMAGE_addr_1_reg_17170),
        .D(image02_sum7_fu_1379_p2[9]),
        .Q(INPUT_IMAGE_addr_1_reg_1717[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \INPUT_IMAGE_addr_reg_1645[11]_i_2 
       (.I0(p_sum1_cast_mid2_v_reg_1635[11]),
        .I1(tmp_cast_reg_1576[11]),
        .O(\INPUT_IMAGE_addr_reg_1645[11]_i_2_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \INPUT_IMAGE_addr_reg_1645[11]_i_3 
       (.I0(p_sum1_cast_mid2_v_reg_1635[10]),
        .I1(tmp_cast_reg_1576[10]),
        .O(\INPUT_IMAGE_addr_reg_1645[11]_i_3_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \INPUT_IMAGE_addr_reg_1645[11]_i_4 
       (.I0(p_sum1_cast_mid2_v_reg_1635[9]),
        .I1(tmp_cast_reg_1576[9]),
        .O(\INPUT_IMAGE_addr_reg_1645[11]_i_4_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \INPUT_IMAGE_addr_reg_1645[11]_i_5 
       (.I0(p_sum1_cast_mid2_v_reg_1635[8]),
        .I1(tmp_cast_reg_1576[8]),
        .O(\INPUT_IMAGE_addr_reg_1645[11]_i_5_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \INPUT_IMAGE_addr_reg_1645[15]_i_2 
       (.I0(p_sum1_cast_mid2_v_reg_1635[15]),
        .I1(tmp_cast_reg_1576[15]),
        .O(\INPUT_IMAGE_addr_reg_1645[15]_i_2_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \INPUT_IMAGE_addr_reg_1645[15]_i_3 
       (.I0(p_sum1_cast_mid2_v_reg_1635[14]),
        .I1(tmp_cast_reg_1576[14]),
        .O(\INPUT_IMAGE_addr_reg_1645[15]_i_3_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \INPUT_IMAGE_addr_reg_1645[15]_i_4 
       (.I0(p_sum1_cast_mid2_v_reg_1635[13]),
        .I1(tmp_cast_reg_1576[13]),
        .O(\INPUT_IMAGE_addr_reg_1645[15]_i_4_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \INPUT_IMAGE_addr_reg_1645[15]_i_5 
       (.I0(p_sum1_cast_mid2_v_reg_1635[12]),
        .I1(tmp_cast_reg_1576[12]),
        .O(\INPUT_IMAGE_addr_reg_1645[15]_i_5_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \INPUT_IMAGE_addr_reg_1645[19]_i_2 
       (.I0(p_sum1_cast_mid2_v_reg_1635[19]),
        .I1(tmp_cast_reg_1576[19]),
        .O(\INPUT_IMAGE_addr_reg_1645[19]_i_2_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \INPUT_IMAGE_addr_reg_1645[19]_i_3 
       (.I0(p_sum1_cast_mid2_v_reg_1635[18]),
        .I1(tmp_cast_reg_1576[18]),
        .O(\INPUT_IMAGE_addr_reg_1645[19]_i_3_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \INPUT_IMAGE_addr_reg_1645[19]_i_4 
       (.I0(p_sum1_cast_mid2_v_reg_1635[17]),
        .I1(tmp_cast_reg_1576[17]),
        .O(\INPUT_IMAGE_addr_reg_1645[19]_i_4_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \INPUT_IMAGE_addr_reg_1645[19]_i_5 
       (.I0(p_sum1_cast_mid2_v_reg_1635[16]),
        .I1(tmp_cast_reg_1576[16]),
        .O(\INPUT_IMAGE_addr_reg_1645[19]_i_5_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \INPUT_IMAGE_addr_reg_1645[23]_i_2 
       (.I0(p_sum1_cast_mid2_v_reg_1635[23]),
        .I1(tmp_cast_reg_1576[23]),
        .O(\INPUT_IMAGE_addr_reg_1645[23]_i_2_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \INPUT_IMAGE_addr_reg_1645[23]_i_3 
       (.I0(p_sum1_cast_mid2_v_reg_1635[22]),
        .I1(tmp_cast_reg_1576[22]),
        .O(\INPUT_IMAGE_addr_reg_1645[23]_i_3_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \INPUT_IMAGE_addr_reg_1645[23]_i_4 
       (.I0(p_sum1_cast_mid2_v_reg_1635[21]),
        .I1(tmp_cast_reg_1576[21]),
        .O(\INPUT_IMAGE_addr_reg_1645[23]_i_4_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \INPUT_IMAGE_addr_reg_1645[23]_i_5 
       (.I0(p_sum1_cast_mid2_v_reg_1635[20]),
        .I1(tmp_cast_reg_1576[20]),
        .O(\INPUT_IMAGE_addr_reg_1645[23]_i_5_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \INPUT_IMAGE_addr_reg_1645[27]_i_2 
       (.I0(p_sum1_cast_mid2_v_reg_1635[27]),
        .I1(tmp_cast_reg_1576[27]),
        .O(\INPUT_IMAGE_addr_reg_1645[27]_i_2_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \INPUT_IMAGE_addr_reg_1645[27]_i_3 
       (.I0(p_sum1_cast_mid2_v_reg_1635[26]),
        .I1(tmp_cast_reg_1576[26]),
        .O(\INPUT_IMAGE_addr_reg_1645[27]_i_3_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \INPUT_IMAGE_addr_reg_1645[27]_i_4 
       (.I0(p_sum1_cast_mid2_v_reg_1635[25]),
        .I1(tmp_cast_reg_1576[25]),
        .O(\INPUT_IMAGE_addr_reg_1645[27]_i_4_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \INPUT_IMAGE_addr_reg_1645[27]_i_5 
       (.I0(p_sum1_cast_mid2_v_reg_1635[24]),
        .I1(tmp_cast_reg_1576[24]),
        .O(\INPUT_IMAGE_addr_reg_1645[27]_i_5_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \INPUT_IMAGE_addr_reg_1645[31]_i_3 
       (.I0(p_sum1_cast_mid2_v_reg_1635[31]),
        .I1(tmp_cast_reg_1576[31]),
        .O(\INPUT_IMAGE_addr_reg_1645[31]_i_3_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \INPUT_IMAGE_addr_reg_1645[31]_i_4 
       (.I0(p_sum1_cast_mid2_v_reg_1635[30]),
        .I1(tmp_cast_reg_1576[30]),
        .O(\INPUT_IMAGE_addr_reg_1645[31]_i_4_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \INPUT_IMAGE_addr_reg_1645[31]_i_5 
       (.I0(p_sum1_cast_mid2_v_reg_1635[29]),
        .I1(tmp_cast_reg_1576[29]),
        .O(\INPUT_IMAGE_addr_reg_1645[31]_i_5_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \INPUT_IMAGE_addr_reg_1645[31]_i_6 
       (.I0(p_sum1_cast_mid2_v_reg_1635[28]),
        .I1(tmp_cast_reg_1576[28]),
        .O(\INPUT_IMAGE_addr_reg_1645[31]_i_6_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \INPUT_IMAGE_addr_reg_1645[3]_i_2 
       (.I0(p_sum1_cast_mid2_v_reg_1635[3]),
        .I1(tmp_cast_reg_1576[3]),
        .O(\INPUT_IMAGE_addr_reg_1645[3]_i_2_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \INPUT_IMAGE_addr_reg_1645[3]_i_3 
       (.I0(p_sum1_cast_mid2_v_reg_1635[2]),
        .I1(tmp_cast_reg_1576[2]),
        .O(\INPUT_IMAGE_addr_reg_1645[3]_i_3_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \INPUT_IMAGE_addr_reg_1645[3]_i_4 
       (.I0(p_sum1_cast_mid2_v_reg_1635[1]),
        .I1(tmp_cast_reg_1576[1]),
        .O(\INPUT_IMAGE_addr_reg_1645[3]_i_4_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \INPUT_IMAGE_addr_reg_1645[3]_i_5 
       (.I0(p_sum1_cast_mid2_v_reg_1635[0]),
        .I1(tmp_cast_reg_1576[0]),
        .O(\INPUT_IMAGE_addr_reg_1645[3]_i_5_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \INPUT_IMAGE_addr_reg_1645[7]_i_2 
       (.I0(p_sum1_cast_mid2_v_reg_1635[7]),
        .I1(tmp_cast_reg_1576[7]),
        .O(\INPUT_IMAGE_addr_reg_1645[7]_i_2_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \INPUT_IMAGE_addr_reg_1645[7]_i_3 
       (.I0(p_sum1_cast_mid2_v_reg_1635[6]),
        .I1(tmp_cast_reg_1576[6]),
        .O(\INPUT_IMAGE_addr_reg_1645[7]_i_3_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \INPUT_IMAGE_addr_reg_1645[7]_i_4 
       (.I0(p_sum1_cast_mid2_v_reg_1635[5]),
        .I1(tmp_cast_reg_1576[5]),
        .O(\INPUT_IMAGE_addr_reg_1645[7]_i_4_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \INPUT_IMAGE_addr_reg_1645[7]_i_5 
       (.I0(p_sum1_cast_mid2_v_reg_1635[4]),
        .I1(tmp_cast_reg_1576[4]),
        .O(\INPUT_IMAGE_addr_reg_1645[7]_i_5_n_8 ));
  FDRE \INPUT_IMAGE_addr_reg_1645_reg[0] 
       (.C(ap_clk),
        .CE(INPUT_IMAGE_addr_reg_16450),
        .D(image02_sum_fu_1207_p2[0]),
        .Q(INPUT_IMAGE_addr_reg_1645[0]),
        .R(1'b0));
  FDRE \INPUT_IMAGE_addr_reg_1645_reg[10] 
       (.C(ap_clk),
        .CE(INPUT_IMAGE_addr_reg_16450),
        .D(image02_sum_fu_1207_p2[10]),
        .Q(INPUT_IMAGE_addr_reg_1645[10]),
        .R(1'b0));
  FDRE \INPUT_IMAGE_addr_reg_1645_reg[11] 
       (.C(ap_clk),
        .CE(INPUT_IMAGE_addr_reg_16450),
        .D(image02_sum_fu_1207_p2[11]),
        .Q(INPUT_IMAGE_addr_reg_1645[11]),
        .R(1'b0));
  CARRY4 \INPUT_IMAGE_addr_reg_1645_reg[11]_i_1 
       (.CI(\INPUT_IMAGE_addr_reg_1645_reg[7]_i_1_n_8 ),
        .CO({\INPUT_IMAGE_addr_reg_1645_reg[11]_i_1_n_8 ,\INPUT_IMAGE_addr_reg_1645_reg[11]_i_1_n_9 ,\INPUT_IMAGE_addr_reg_1645_reg[11]_i_1_n_10 ,\INPUT_IMAGE_addr_reg_1645_reg[11]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI(p_sum1_cast_mid2_v_reg_1635[11:8]),
        .O(image02_sum_fu_1207_p2[11:8]),
        .S({\INPUT_IMAGE_addr_reg_1645[11]_i_2_n_8 ,\INPUT_IMAGE_addr_reg_1645[11]_i_3_n_8 ,\INPUT_IMAGE_addr_reg_1645[11]_i_4_n_8 ,\INPUT_IMAGE_addr_reg_1645[11]_i_5_n_8 }));
  FDRE \INPUT_IMAGE_addr_reg_1645_reg[12] 
       (.C(ap_clk),
        .CE(INPUT_IMAGE_addr_reg_16450),
        .D(image02_sum_fu_1207_p2[12]),
        .Q(INPUT_IMAGE_addr_reg_1645[12]),
        .R(1'b0));
  FDRE \INPUT_IMAGE_addr_reg_1645_reg[13] 
       (.C(ap_clk),
        .CE(INPUT_IMAGE_addr_reg_16450),
        .D(image02_sum_fu_1207_p2[13]),
        .Q(INPUT_IMAGE_addr_reg_1645[13]),
        .R(1'b0));
  FDRE \INPUT_IMAGE_addr_reg_1645_reg[14] 
       (.C(ap_clk),
        .CE(INPUT_IMAGE_addr_reg_16450),
        .D(image02_sum_fu_1207_p2[14]),
        .Q(INPUT_IMAGE_addr_reg_1645[14]),
        .R(1'b0));
  FDRE \INPUT_IMAGE_addr_reg_1645_reg[15] 
       (.C(ap_clk),
        .CE(INPUT_IMAGE_addr_reg_16450),
        .D(image02_sum_fu_1207_p2[15]),
        .Q(INPUT_IMAGE_addr_reg_1645[15]),
        .R(1'b0));
  CARRY4 \INPUT_IMAGE_addr_reg_1645_reg[15]_i_1 
       (.CI(\INPUT_IMAGE_addr_reg_1645_reg[11]_i_1_n_8 ),
        .CO({\INPUT_IMAGE_addr_reg_1645_reg[15]_i_1_n_8 ,\INPUT_IMAGE_addr_reg_1645_reg[15]_i_1_n_9 ,\INPUT_IMAGE_addr_reg_1645_reg[15]_i_1_n_10 ,\INPUT_IMAGE_addr_reg_1645_reg[15]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI(p_sum1_cast_mid2_v_reg_1635[15:12]),
        .O(image02_sum_fu_1207_p2[15:12]),
        .S({\INPUT_IMAGE_addr_reg_1645[15]_i_2_n_8 ,\INPUT_IMAGE_addr_reg_1645[15]_i_3_n_8 ,\INPUT_IMAGE_addr_reg_1645[15]_i_4_n_8 ,\INPUT_IMAGE_addr_reg_1645[15]_i_5_n_8 }));
  FDRE \INPUT_IMAGE_addr_reg_1645_reg[16] 
       (.C(ap_clk),
        .CE(INPUT_IMAGE_addr_reg_16450),
        .D(image02_sum_fu_1207_p2[16]),
        .Q(INPUT_IMAGE_addr_reg_1645[16]),
        .R(1'b0));
  FDRE \INPUT_IMAGE_addr_reg_1645_reg[17] 
       (.C(ap_clk),
        .CE(INPUT_IMAGE_addr_reg_16450),
        .D(image02_sum_fu_1207_p2[17]),
        .Q(INPUT_IMAGE_addr_reg_1645[17]),
        .R(1'b0));
  FDRE \INPUT_IMAGE_addr_reg_1645_reg[18] 
       (.C(ap_clk),
        .CE(INPUT_IMAGE_addr_reg_16450),
        .D(image02_sum_fu_1207_p2[18]),
        .Q(INPUT_IMAGE_addr_reg_1645[18]),
        .R(1'b0));
  FDRE \INPUT_IMAGE_addr_reg_1645_reg[19] 
       (.C(ap_clk),
        .CE(INPUT_IMAGE_addr_reg_16450),
        .D(image02_sum_fu_1207_p2[19]),
        .Q(INPUT_IMAGE_addr_reg_1645[19]),
        .R(1'b0));
  CARRY4 \INPUT_IMAGE_addr_reg_1645_reg[19]_i_1 
       (.CI(\INPUT_IMAGE_addr_reg_1645_reg[15]_i_1_n_8 ),
        .CO({\INPUT_IMAGE_addr_reg_1645_reg[19]_i_1_n_8 ,\INPUT_IMAGE_addr_reg_1645_reg[19]_i_1_n_9 ,\INPUT_IMAGE_addr_reg_1645_reg[19]_i_1_n_10 ,\INPUT_IMAGE_addr_reg_1645_reg[19]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI(p_sum1_cast_mid2_v_reg_1635[19:16]),
        .O(image02_sum_fu_1207_p2[19:16]),
        .S({\INPUT_IMAGE_addr_reg_1645[19]_i_2_n_8 ,\INPUT_IMAGE_addr_reg_1645[19]_i_3_n_8 ,\INPUT_IMAGE_addr_reg_1645[19]_i_4_n_8 ,\INPUT_IMAGE_addr_reg_1645[19]_i_5_n_8 }));
  FDRE \INPUT_IMAGE_addr_reg_1645_reg[1] 
       (.C(ap_clk),
        .CE(INPUT_IMAGE_addr_reg_16450),
        .D(image02_sum_fu_1207_p2[1]),
        .Q(INPUT_IMAGE_addr_reg_1645[1]),
        .R(1'b0));
  FDRE \INPUT_IMAGE_addr_reg_1645_reg[20] 
       (.C(ap_clk),
        .CE(INPUT_IMAGE_addr_reg_16450),
        .D(image02_sum_fu_1207_p2[20]),
        .Q(INPUT_IMAGE_addr_reg_1645[20]),
        .R(1'b0));
  FDRE \INPUT_IMAGE_addr_reg_1645_reg[21] 
       (.C(ap_clk),
        .CE(INPUT_IMAGE_addr_reg_16450),
        .D(image02_sum_fu_1207_p2[21]),
        .Q(INPUT_IMAGE_addr_reg_1645[21]),
        .R(1'b0));
  FDRE \INPUT_IMAGE_addr_reg_1645_reg[22] 
       (.C(ap_clk),
        .CE(INPUT_IMAGE_addr_reg_16450),
        .D(image02_sum_fu_1207_p2[22]),
        .Q(INPUT_IMAGE_addr_reg_1645[22]),
        .R(1'b0));
  FDRE \INPUT_IMAGE_addr_reg_1645_reg[23] 
       (.C(ap_clk),
        .CE(INPUT_IMAGE_addr_reg_16450),
        .D(image02_sum_fu_1207_p2[23]),
        .Q(INPUT_IMAGE_addr_reg_1645[23]),
        .R(1'b0));
  CARRY4 \INPUT_IMAGE_addr_reg_1645_reg[23]_i_1 
       (.CI(\INPUT_IMAGE_addr_reg_1645_reg[19]_i_1_n_8 ),
        .CO({\INPUT_IMAGE_addr_reg_1645_reg[23]_i_1_n_8 ,\INPUT_IMAGE_addr_reg_1645_reg[23]_i_1_n_9 ,\INPUT_IMAGE_addr_reg_1645_reg[23]_i_1_n_10 ,\INPUT_IMAGE_addr_reg_1645_reg[23]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI(p_sum1_cast_mid2_v_reg_1635[23:20]),
        .O(image02_sum_fu_1207_p2[23:20]),
        .S({\INPUT_IMAGE_addr_reg_1645[23]_i_2_n_8 ,\INPUT_IMAGE_addr_reg_1645[23]_i_3_n_8 ,\INPUT_IMAGE_addr_reg_1645[23]_i_4_n_8 ,\INPUT_IMAGE_addr_reg_1645[23]_i_5_n_8 }));
  FDRE \INPUT_IMAGE_addr_reg_1645_reg[24] 
       (.C(ap_clk),
        .CE(INPUT_IMAGE_addr_reg_16450),
        .D(image02_sum_fu_1207_p2[24]),
        .Q(INPUT_IMAGE_addr_reg_1645[24]),
        .R(1'b0));
  FDRE \INPUT_IMAGE_addr_reg_1645_reg[25] 
       (.C(ap_clk),
        .CE(INPUT_IMAGE_addr_reg_16450),
        .D(image02_sum_fu_1207_p2[25]),
        .Q(INPUT_IMAGE_addr_reg_1645[25]),
        .R(1'b0));
  FDRE \INPUT_IMAGE_addr_reg_1645_reg[26] 
       (.C(ap_clk),
        .CE(INPUT_IMAGE_addr_reg_16450),
        .D(image02_sum_fu_1207_p2[26]),
        .Q(INPUT_IMAGE_addr_reg_1645[26]),
        .R(1'b0));
  FDRE \INPUT_IMAGE_addr_reg_1645_reg[27] 
       (.C(ap_clk),
        .CE(INPUT_IMAGE_addr_reg_16450),
        .D(image02_sum_fu_1207_p2[27]),
        .Q(INPUT_IMAGE_addr_reg_1645[27]),
        .R(1'b0));
  CARRY4 \INPUT_IMAGE_addr_reg_1645_reg[27]_i_1 
       (.CI(\INPUT_IMAGE_addr_reg_1645_reg[23]_i_1_n_8 ),
        .CO({\INPUT_IMAGE_addr_reg_1645_reg[27]_i_1_n_8 ,\INPUT_IMAGE_addr_reg_1645_reg[27]_i_1_n_9 ,\INPUT_IMAGE_addr_reg_1645_reg[27]_i_1_n_10 ,\INPUT_IMAGE_addr_reg_1645_reg[27]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI(p_sum1_cast_mid2_v_reg_1635[27:24]),
        .O(image02_sum_fu_1207_p2[27:24]),
        .S({\INPUT_IMAGE_addr_reg_1645[27]_i_2_n_8 ,\INPUT_IMAGE_addr_reg_1645[27]_i_3_n_8 ,\INPUT_IMAGE_addr_reg_1645[27]_i_4_n_8 ,\INPUT_IMAGE_addr_reg_1645[27]_i_5_n_8 }));
  FDRE \INPUT_IMAGE_addr_reg_1645_reg[28] 
       (.C(ap_clk),
        .CE(INPUT_IMAGE_addr_reg_16450),
        .D(image02_sum_fu_1207_p2[28]),
        .Q(INPUT_IMAGE_addr_reg_1645[28]),
        .R(1'b0));
  FDRE \INPUT_IMAGE_addr_reg_1645_reg[29] 
       (.C(ap_clk),
        .CE(INPUT_IMAGE_addr_reg_16450),
        .D(image02_sum_fu_1207_p2[29]),
        .Q(INPUT_IMAGE_addr_reg_1645[29]),
        .R(1'b0));
  FDRE \INPUT_IMAGE_addr_reg_1645_reg[2] 
       (.C(ap_clk),
        .CE(INPUT_IMAGE_addr_reg_16450),
        .D(image02_sum_fu_1207_p2[2]),
        .Q(INPUT_IMAGE_addr_reg_1645[2]),
        .R(1'b0));
  FDRE \INPUT_IMAGE_addr_reg_1645_reg[30] 
       (.C(ap_clk),
        .CE(INPUT_IMAGE_addr_reg_16450),
        .D(image02_sum_fu_1207_p2[30]),
        .Q(INPUT_IMAGE_addr_reg_1645[30]),
        .R(1'b0));
  FDRE \INPUT_IMAGE_addr_reg_1645_reg[31] 
       (.C(ap_clk),
        .CE(INPUT_IMAGE_addr_reg_16450),
        .D(image02_sum_fu_1207_p2[31]),
        .Q(INPUT_IMAGE_addr_reg_1645[31]),
        .R(1'b0));
  CARRY4 \INPUT_IMAGE_addr_reg_1645_reg[31]_i_2 
       (.CI(\INPUT_IMAGE_addr_reg_1645_reg[27]_i_1_n_8 ),
        .CO({\NLW_INPUT_IMAGE_addr_reg_1645_reg[31]_i_2_CO_UNCONNECTED [3],\INPUT_IMAGE_addr_reg_1645_reg[31]_i_2_n_9 ,\INPUT_IMAGE_addr_reg_1645_reg[31]_i_2_n_10 ,\INPUT_IMAGE_addr_reg_1645_reg[31]_i_2_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_sum1_cast_mid2_v_reg_1635[30:28]}),
        .O(image02_sum_fu_1207_p2[31:28]),
        .S({\INPUT_IMAGE_addr_reg_1645[31]_i_3_n_8 ,\INPUT_IMAGE_addr_reg_1645[31]_i_4_n_8 ,\INPUT_IMAGE_addr_reg_1645[31]_i_5_n_8 ,\INPUT_IMAGE_addr_reg_1645[31]_i_6_n_8 }));
  FDRE \INPUT_IMAGE_addr_reg_1645_reg[3] 
       (.C(ap_clk),
        .CE(INPUT_IMAGE_addr_reg_16450),
        .D(image02_sum_fu_1207_p2[3]),
        .Q(INPUT_IMAGE_addr_reg_1645[3]),
        .R(1'b0));
  CARRY4 \INPUT_IMAGE_addr_reg_1645_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\INPUT_IMAGE_addr_reg_1645_reg[3]_i_1_n_8 ,\INPUT_IMAGE_addr_reg_1645_reg[3]_i_1_n_9 ,\INPUT_IMAGE_addr_reg_1645_reg[3]_i_1_n_10 ,\INPUT_IMAGE_addr_reg_1645_reg[3]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI(p_sum1_cast_mid2_v_reg_1635[3:0]),
        .O(image02_sum_fu_1207_p2[3:0]),
        .S({\INPUT_IMAGE_addr_reg_1645[3]_i_2_n_8 ,\INPUT_IMAGE_addr_reg_1645[3]_i_3_n_8 ,\INPUT_IMAGE_addr_reg_1645[3]_i_4_n_8 ,\INPUT_IMAGE_addr_reg_1645[3]_i_5_n_8 }));
  FDRE \INPUT_IMAGE_addr_reg_1645_reg[4] 
       (.C(ap_clk),
        .CE(INPUT_IMAGE_addr_reg_16450),
        .D(image02_sum_fu_1207_p2[4]),
        .Q(INPUT_IMAGE_addr_reg_1645[4]),
        .R(1'b0));
  FDRE \INPUT_IMAGE_addr_reg_1645_reg[5] 
       (.C(ap_clk),
        .CE(INPUT_IMAGE_addr_reg_16450),
        .D(image02_sum_fu_1207_p2[5]),
        .Q(INPUT_IMAGE_addr_reg_1645[5]),
        .R(1'b0));
  FDRE \INPUT_IMAGE_addr_reg_1645_reg[6] 
       (.C(ap_clk),
        .CE(INPUT_IMAGE_addr_reg_16450),
        .D(image02_sum_fu_1207_p2[6]),
        .Q(INPUT_IMAGE_addr_reg_1645[6]),
        .R(1'b0));
  FDRE \INPUT_IMAGE_addr_reg_1645_reg[7] 
       (.C(ap_clk),
        .CE(INPUT_IMAGE_addr_reg_16450),
        .D(image02_sum_fu_1207_p2[7]),
        .Q(INPUT_IMAGE_addr_reg_1645[7]),
        .R(1'b0));
  CARRY4 \INPUT_IMAGE_addr_reg_1645_reg[7]_i_1 
       (.CI(\INPUT_IMAGE_addr_reg_1645_reg[3]_i_1_n_8 ),
        .CO({\INPUT_IMAGE_addr_reg_1645_reg[7]_i_1_n_8 ,\INPUT_IMAGE_addr_reg_1645_reg[7]_i_1_n_9 ,\INPUT_IMAGE_addr_reg_1645_reg[7]_i_1_n_10 ,\INPUT_IMAGE_addr_reg_1645_reg[7]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI(p_sum1_cast_mid2_v_reg_1635[7:4]),
        .O(image02_sum_fu_1207_p2[7:4]),
        .S({\INPUT_IMAGE_addr_reg_1645[7]_i_2_n_8 ,\INPUT_IMAGE_addr_reg_1645[7]_i_3_n_8 ,\INPUT_IMAGE_addr_reg_1645[7]_i_4_n_8 ,\INPUT_IMAGE_addr_reg_1645[7]_i_5_n_8 }));
  FDRE \INPUT_IMAGE_addr_reg_1645_reg[8] 
       (.C(ap_clk),
        .CE(INPUT_IMAGE_addr_reg_16450),
        .D(image02_sum_fu_1207_p2[8]),
        .Q(INPUT_IMAGE_addr_reg_1645[8]),
        .R(1'b0));
  FDRE \INPUT_IMAGE_addr_reg_1645_reg[9] 
       (.C(ap_clk),
        .CE(INPUT_IMAGE_addr_reg_16450),
        .D(image02_sum_fu_1207_p2[9]),
        .Q(INPUT_IMAGE_addr_reg_1645[9]),
        .R(1'b0));
  VCC VCC
       (.P(\<const1> ));
  LUT5 #(
    .INIT(32'h4F444444)) 
    \ap_CS_fsm[10]_i_2 
       (.I0(ap_enable_reg_pp2_iter6),
        .I1(ap_enable_reg_pp2_iter7),
        .I2(ap_enable_reg_pp2_iter1),
        .I3(ap_enable_reg_pp2_iter0),
        .I4(tmp_i_fu_1452_p2),
        .O(\ap_CS_fsm[10]_i_2_n_8 ));
  LUT6 #(
    .INIT(64'h00800080AAAA0080)) 
    \ap_CS_fsm[11]_i_1 
       (.I0(ap_CS_fsm_pp2_stage0),
        .I1(tmp_i_fu_1452_p2),
        .I2(ap_enable_reg_pp2_iter0),
        .I3(ap_enable_reg_pp2_iter1),
        .I4(ap_enable_reg_pp2_iter7),
        .I5(ap_enable_reg_pp2_iter6),
        .O(ap_NS_fsm[11]));
  LUT5 #(
    .INIT(32'h00000010)) 
    \ap_CS_fsm[11]_i_2 
       (.I0(i_i_cast_fu_1464_p1[0]),
        .I1(\ap_CS_fsm[11]_i_3_n_8 ),
        .I2(\ap_CS_fsm[11]_i_4_n_8 ),
        .I3(i_i_cast_fu_1464_p1[2]),
        .I4(\ap_CS_fsm[11]_i_5_n_8 ),
        .O(tmp_i_fu_1452_p2));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \ap_CS_fsm[11]_i_3 
       (.I0(\i_i_reg_943_reg_n_8_[4] ),
        .I1(tmp_i_reg_1748),
        .I2(ap_enable_reg_pp2_iter1),
        .I3(ap_CS_fsm_pp2_stage0),
        .I4(i_3_reg_1752_reg__0[4]),
        .O(\ap_CS_fsm[11]_i_3_n_8 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \ap_CS_fsm[11]_i_4 
       (.I0(i_3_reg_1752_reg__0[6]),
        .I1(tmp_i_reg_1748),
        .I2(ap_enable_reg_pp2_iter1),
        .I3(ap_CS_fsm_pp2_stage0),
        .I4(\i_i_reg_943_reg_n_8_[6] ),
        .O(\ap_CS_fsm[11]_i_4_n_8 ));
  LUT6 #(
    .INIT(64'hFFFFEFEFFFFAEFEA)) 
    \ap_CS_fsm[11]_i_5 
       (.I0(tmp7_fu_1468_p2[3]),
        .I1(i_3_reg_1752_reg__0[1]),
        .I2(i_i_phi_fu_947_p41),
        .I3(\i_i_reg_943_reg_n_8_[1] ),
        .I4(i_3_reg_1752_reg__0[5]),
        .I5(\i_i_reg_943_reg_n_8_[5] ),
        .O(\ap_CS_fsm[11]_i_5_n_8 ));
  LUT2 #(
    .INIT(4'hB)) 
    \ap_CS_fsm[4]_i_2 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_enable_reg_pp0_iter0),
        .O(\ap_CS_fsm[4]_i_2_n_8 ));
  LUT2 #(
    .INIT(4'hB)) 
    \ap_CS_fsm[6]_i_2 
       (.I0(ap_enable_reg_pp1_iter1),
        .I1(ap_enable_reg_pp1_iter0),
        .O(\ap_CS_fsm[6]_i_2_n_8 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_8_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[10]),
        .Q(ap_CS_fsm_pp2_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[11]),
        .Q(ap_CS_fsm_state65),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state2),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state28),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_pp1_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state53),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state54),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state55),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_state56),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(hog_INPUT_IMAGE_m_axi_U_n_147),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  FDRE ap_enable_reg_pp0_iter10_reg_r
       (.C(ap_clk),
        .CE(ap_NS_fsm5),
        .D(ap_enable_reg_pp0_iter9_reg_r_n_8),
        .Q(ap_enable_reg_pp0_iter10_reg_r_n_8),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp0_iter11_reg_r
       (.C(ap_clk),
        .CE(ap_NS_fsm5),
        .D(ap_enable_reg_pp0_iter10_reg_r_n_8),
        .Q(ap_enable_reg_pp0_iter11_reg_r_n_8),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp0_iter12_reg_r
       (.C(ap_clk),
        .CE(ap_NS_fsm5),
        .D(ap_enable_reg_pp0_iter11_reg_r_n_8),
        .Q(ap_enable_reg_pp0_iter12_reg_r_n_8),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp0_iter13_reg_r
       (.C(ap_clk),
        .CE(ap_NS_fsm5),
        .D(ap_enable_reg_pp0_iter12_reg_r_n_8),
        .Q(ap_enable_reg_pp0_iter13_reg_r_n_8),
        .R(ap_rst_n_inv));
  (* srl_name = "inst/ap_enable_reg_pp0_iter13_reg_srl12___ap_enable_reg_pp0_iter13_reg_r" *) 
  SRL16E #(
    .INIT(16'h0000)) 
    ap_enable_reg_pp0_iter13_reg_srl12___ap_enable_reg_pp0_iter13_reg_r
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_NS_fsm5),
        .CLK(ap_clk),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter13_reg_srl12___ap_enable_reg_pp0_iter13_reg_r_n_8));
  FDRE ap_enable_reg_pp0_iter14_reg_ap_enable_reg_pp0_iter14_reg_r
       (.C(ap_clk),
        .CE(ap_NS_fsm5),
        .D(ap_enable_reg_pp0_iter13_reg_srl12___ap_enable_reg_pp0_iter13_reg_r_n_8),
        .Q(ap_enable_reg_pp0_iter14_reg_ap_enable_reg_pp0_iter14_reg_r_n_8),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp0_iter14_reg_gate
       (.I0(ap_enable_reg_pp0_iter14_reg_ap_enable_reg_pp0_iter14_reg_r_n_8),
        .I1(ap_enable_reg_pp0_iter14_reg_r_n_8),
        .O(ap_enable_reg_pp0_iter14_reg_gate_n_8));
  FDRE ap_enable_reg_pp0_iter14_reg_r
       (.C(ap_clk),
        .CE(ap_NS_fsm5),
        .D(ap_enable_reg_pp0_iter13_reg_r_n_8),
        .Q(ap_enable_reg_pp0_iter14_reg_r_n_8),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp0_iter15_reg
       (.C(ap_clk),
        .CE(ap_NS_fsm5),
        .D(ap_enable_reg_pp0_iter14_reg_gate_n_8),
        .Q(ap_enable_reg_pp0_iter15),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(hog_INPUT_IMAGE_m_axi_U_n_146),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  (* srl_name = "inst/ap_enable_reg_pp0_iter20_reg_srl5___ap_enable_reg_pp0_iter6_reg_r" *) 
  SRL16E #(
    .INIT(16'h0000)) 
    ap_enable_reg_pp0_iter20_reg_srl5___ap_enable_reg_pp0_iter6_reg_r
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_NS_fsm5),
        .CLK(ap_clk),
        .D(ap_enable_reg_pp0_iter15),
        .Q(ap_enable_reg_pp0_iter20_reg_srl5___ap_enable_reg_pp0_iter6_reg_r_n_8));
  FDRE ap_enable_reg_pp0_iter21_reg_ap_enable_reg_pp0_iter7_reg_r
       (.C(ap_clk),
        .CE(ap_NS_fsm5),
        .D(ap_enable_reg_pp0_iter20_reg_srl5___ap_enable_reg_pp0_iter6_reg_r_n_8),
        .Q(ap_enable_reg_pp0_iter21_reg_ap_enable_reg_pp0_iter7_reg_r_n_8),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp0_iter21_reg_gate
       (.I0(ap_enable_reg_pp0_iter21_reg_ap_enable_reg_pp0_iter7_reg_r_n_8),
        .I1(ap_enable_reg_pp0_iter7_reg_r_n_8),
        .O(ap_enable_reg_pp0_iter21_reg_gate_n_8));
  FDRE ap_enable_reg_pp0_iter22_reg
       (.C(ap_clk),
        .CE(ap_NS_fsm5),
        .D(ap_enable_reg_pp0_iter21_reg_gate_n_8),
        .Q(ap_enable_reg_pp0_iter22),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter23_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(hog_INPUT_IMAGE_m_axi_U_n_99),
        .Q(ap_enable_reg_pp0_iter23_reg_n_8),
        .R(1'b0));
  FDRE ap_enable_reg_pp0_iter2_reg_r
       (.C(ap_clk),
        .CE(ap_NS_fsm5),
        .D(1'b1),
        .Q(ap_enable_reg_pp0_iter2_reg_r_n_8),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp0_iter3_reg_r
       (.C(ap_clk),
        .CE(ap_NS_fsm5),
        .D(ap_enable_reg_pp0_iter2_reg_r_n_8),
        .Q(ap_enable_reg_pp0_iter3_reg_r_n_8),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp0_iter4_reg_r
       (.C(ap_clk),
        .CE(ap_NS_fsm5),
        .D(ap_enable_reg_pp0_iter3_reg_r_n_8),
        .Q(ap_enable_reg_pp0_iter4_reg_r_n_8),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp0_iter5_reg_r
       (.C(ap_clk),
        .CE(ap_NS_fsm5),
        .D(ap_enable_reg_pp0_iter4_reg_r_n_8),
        .Q(ap_enable_reg_pp0_iter5_reg_r_n_8),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp0_iter6_reg_r
       (.C(ap_clk),
        .CE(ap_NS_fsm5),
        .D(ap_enable_reg_pp0_iter5_reg_r_n_8),
        .Q(ap_enable_reg_pp0_iter6_reg_r_n_8),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp0_iter7_reg_r
       (.C(ap_clk),
        .CE(ap_NS_fsm5),
        .D(ap_enable_reg_pp0_iter6_reg_r_n_8),
        .Q(ap_enable_reg_pp0_iter7_reg_r_n_8),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp0_iter8_reg_r
       (.C(ap_clk),
        .CE(ap_NS_fsm5),
        .D(ap_enable_reg_pp0_iter7_reg_r_n_8),
        .Q(ap_enable_reg_pp0_iter8_reg_r_n_8),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp0_iter9_reg_r
       (.C(ap_clk),
        .CE(ap_NS_fsm5),
        .D(ap_enable_reg_pp0_iter8_reg_r_n_8),
        .Q(ap_enable_reg_pp0_iter9_reg_r_n_8),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(hog_INPUT_IMAGE_m_axi_U_n_153),
        .Q(ap_enable_reg_pp1_iter0),
        .R(1'b0));
  FDRE ap_enable_reg_pp1_iter10_reg_r
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(ap_enable_reg_pp1_iter9_reg_r_n_8),
        .Q(ap_enable_reg_pp1_iter10_reg_r_n_8),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp1_iter11_reg_r
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(ap_enable_reg_pp1_iter10_reg_r_n_8),
        .Q(ap_enable_reg_pp1_iter11_reg_r_n_8),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp1_iter12_reg_r
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(ap_enable_reg_pp1_iter11_reg_r_n_8),
        .Q(ap_enable_reg_pp1_iter12_reg_r_n_8),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp1_iter13_reg_r
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(ap_enable_reg_pp1_iter12_reg_r_n_8),
        .Q(ap_enable_reg_pp1_iter13_reg_r_n_8),
        .R(ap_rst_n_inv));
  (* srl_name = "inst/ap_enable_reg_pp1_iter13_reg_srl12___ap_enable_reg_pp1_iter13_reg_r" *) 
  SRL16E #(
    .INIT(16'h0000)) 
    ap_enable_reg_pp1_iter13_reg_srl12___ap_enable_reg_pp1_iter13_reg_r
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(I_RREADY2),
        .CLK(ap_clk),
        .D(ap_enable_reg_pp1_iter1),
        .Q(ap_enable_reg_pp1_iter13_reg_srl12___ap_enable_reg_pp1_iter13_reg_r_n_8));
  FDRE ap_enable_reg_pp1_iter14_reg_ap_enable_reg_pp1_iter14_reg_r
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(ap_enable_reg_pp1_iter13_reg_srl12___ap_enable_reg_pp1_iter13_reg_r_n_8),
        .Q(ap_enable_reg_pp1_iter14_reg_ap_enable_reg_pp1_iter14_reg_r_n_8),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp1_iter14_reg_gate
       (.I0(ap_enable_reg_pp1_iter14_reg_ap_enable_reg_pp1_iter14_reg_r_n_8),
        .I1(ap_enable_reg_pp1_iter14_reg_r_n_8),
        .O(ap_enable_reg_pp1_iter14_reg_gate_n_8));
  FDRE ap_enable_reg_pp1_iter14_reg_r
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(ap_enable_reg_pp1_iter13_reg_r_n_8),
        .Q(ap_enable_reg_pp1_iter14_reg_r_n_8),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp1_iter15_reg
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(ap_enable_reg_pp1_iter14_reg_gate_n_8),
        .Q(ap_enable_reg_pp1_iter15),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(hog_INPUT_IMAGE_m_axi_U_n_154),
        .Q(ap_enable_reg_pp1_iter1),
        .R(ap_rst_n_inv));
  (* srl_name = "inst/ap_enable_reg_pp1_iter20_reg_srl5___ap_enable_reg_pp1_iter6_reg_r" *) 
  SRL16E #(
    .INIT(16'h0000)) 
    ap_enable_reg_pp1_iter20_reg_srl5___ap_enable_reg_pp1_iter6_reg_r
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(I_RREADY2),
        .CLK(ap_clk),
        .D(ap_enable_reg_pp1_iter15),
        .Q(ap_enable_reg_pp1_iter20_reg_srl5___ap_enable_reg_pp1_iter6_reg_r_n_8));
  FDRE ap_enable_reg_pp1_iter21_reg_ap_enable_reg_pp1_iter7_reg_r
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(ap_enable_reg_pp1_iter20_reg_srl5___ap_enable_reg_pp1_iter6_reg_r_n_8),
        .Q(ap_enable_reg_pp1_iter21_reg_ap_enable_reg_pp1_iter7_reg_r_n_8),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp1_iter21_reg_gate
       (.I0(ap_enable_reg_pp1_iter21_reg_ap_enable_reg_pp1_iter7_reg_r_n_8),
        .I1(ap_enable_reg_pp1_iter7_reg_r_n_8),
        .O(ap_enable_reg_pp1_iter21_reg_gate_n_8));
  FDRE ap_enable_reg_pp1_iter22_reg
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(ap_enable_reg_pp1_iter21_reg_gate_n_8),
        .Q(ap_enable_reg_pp1_iter22),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter23_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(hog_INPUT_IMAGE_m_axi_U_n_100),
        .Q(ap_enable_reg_pp1_iter23_reg_n_8),
        .R(1'b0));
  FDRE ap_enable_reg_pp1_iter2_reg_r
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(1'b1),
        .Q(ap_enable_reg_pp1_iter2_reg_r_n_8),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp1_iter3_reg_r
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(ap_enable_reg_pp1_iter2_reg_r_n_8),
        .Q(ap_enable_reg_pp1_iter3_reg_r_n_8),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp1_iter4_reg_r
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(ap_enable_reg_pp1_iter3_reg_r_n_8),
        .Q(ap_enable_reg_pp1_iter4_reg_r_n_8),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp1_iter5_reg_r
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(ap_enable_reg_pp1_iter4_reg_r_n_8),
        .Q(ap_enable_reg_pp1_iter5_reg_r_n_8),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp1_iter6_reg_r
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(ap_enable_reg_pp1_iter5_reg_r_n_8),
        .Q(ap_enable_reg_pp1_iter6_reg_r_n_8),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp1_iter7_reg_r
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(ap_enable_reg_pp1_iter6_reg_r_n_8),
        .Q(ap_enable_reg_pp1_iter7_reg_r_n_8),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp1_iter8_reg_r
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(ap_enable_reg_pp1_iter7_reg_r_n_8),
        .Q(ap_enable_reg_pp1_iter8_reg_r_n_8),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp1_iter9_reg_r
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(ap_enable_reg_pp1_iter8_reg_r_n_8),
        .Q(ap_enable_reg_pp1_iter9_reg_r_n_8),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp2_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_normalizeHisto1_fu_1026_n_154),
        .Q(ap_enable_reg_pp2_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp2_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_normalizeHisto1_fu_1026_n_157),
        .Q(ap_enable_reg_pp2_iter1),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp2_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp2_iter1),
        .Q(ap_enable_reg_pp2_iter2),
        .R(ap_rst_n_inv));
  (* srl_name = "inst/ap_enable_reg_pp2_iter4_reg_srl2___grp_normalizeHisto0_fu_1019_ap_enable_reg_pp0_iter3_reg_r" *) 
  SRL16E #(
    .INIT(16'h0000)) 
    ap_enable_reg_pp2_iter4_reg_srl2___grp_normalizeHisto0_fu_1019_ap_enable_reg_pp0_iter3_reg_r
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ap_enable_reg_pp2_iter2),
        .Q(ap_enable_reg_pp2_iter4_reg_srl2___grp_normalizeHisto0_fu_1019_ap_enable_reg_pp0_iter3_reg_r_n_8));
  FDRE ap_enable_reg_pp2_iter5_reg_grp_normalizeHisto0_fu_1019_ap_enable_reg_pp0_iter4_reg_r
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp2_iter4_reg_srl2___grp_normalizeHisto0_fu_1019_ap_enable_reg_pp0_iter3_reg_r_n_8),
        .Q(ap_enable_reg_pp2_iter5_reg_grp_normalizeHisto0_fu_1019_ap_enable_reg_pp0_iter4_reg_r_n_8),
        .R(1'b0));
  FDRE ap_enable_reg_pp2_iter6_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_normalizeHisto0_fu_1019_n_91),
        .Q(ap_enable_reg_pp2_iter6),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp2_iter7_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp2_iter6),
        .Q(ap_enable_reg_pp2_iter7),
        .R(ap_rst_n_inv));
  (* srl_bus_name = "inst/\ap_pipeline_reg_pp0_iter11_exitcond_flatten_reg_1588_reg " *) 
  (* srl_name = "inst/\ap_pipeline_reg_pp0_iter11_exitcond_flatten_reg_1588_reg[0]_srl10 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter11_exitcond_flatten_reg_1588_reg[0]_srl10 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_NS_fsm5),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1588),
        .Q(\ap_pipeline_reg_pp0_iter11_exitcond_flatten_reg_1588_reg[0]_srl10_n_8 ));
  FDRE \ap_pipeline_reg_pp0_iter12_exitcond_flatten_reg_1588_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_NS_fsm5),
        .D(\ap_pipeline_reg_pp0_iter11_exitcond_flatten_reg_1588_reg[0]_srl10_n_8 ),
        .Q(ap_pipeline_reg_pp0_iter12_exitcond_flatten_reg_1588),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter13_exitcond_flatten_reg_1588_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm5),
        .D(ap_pipeline_reg_pp0_iter12_exitcond_flatten_reg_1588),
        .Q(ap_pipeline_reg_pp0_iter13_exitcond_flatten_reg_1588),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1588_reg[0] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\exitcond_flatten_reg_1588_reg_n_8_[0] ),
        .Q(ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1588),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter1_indvar_mid2_reg_1597_reg[0] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(indvar_mid2_reg_1597[0]),
        .Q(ap_pipeline_reg_pp0_iter1_indvar_mid2_reg_1597[0]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter1_indvar_mid2_reg_1597_reg[1] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(indvar_mid2_reg_1597[1]),
        .Q(ap_pipeline_reg_pp0_iter1_indvar_mid2_reg_1597[1]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter1_indvar_mid2_reg_1597_reg[2] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(indvar_mid2_reg_1597[2]),
        .Q(ap_pipeline_reg_pp0_iter1_indvar_mid2_reg_1597[2]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter1_indvar_mid2_reg_1597_reg[3] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(indvar_mid2_reg_1597[3]),
        .Q(ap_pipeline_reg_pp0_iter1_indvar_mid2_reg_1597[3]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter1_indvar_mid2_reg_1597_reg[4] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(indvar_mid2_reg_1597[4]),
        .Q(ap_pipeline_reg_pp0_iter1_indvar_mid2_reg_1597[4]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter1_indvar_mid2_reg_1597_reg[5] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(indvar_mid2_reg_1597[5]),
        .Q(ap_pipeline_reg_pp0_iter1_indvar_mid2_reg_1597[5]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter1_tmp_mid2_v_v_reg_1602_reg[0] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(tmp_mid2_v_v_reg_1602_reg__0[0]),
        .Q(ap_pipeline_reg_pp0_iter1_tmp_mid2_v_v_reg_1602[0]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter1_tmp_mid2_v_v_reg_1602_reg[1] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(tmp_mid2_v_v_reg_1602_reg__0[1]),
        .Q(ap_pipeline_reg_pp0_iter1_tmp_mid2_v_v_reg_1602[1]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter1_tmp_mid2_v_v_reg_1602_reg[2] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(tmp_mid2_v_v_reg_1602_reg__0[2]),
        .Q(ap_pipeline_reg_pp0_iter1_tmp_mid2_v_v_reg_1602[2]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter1_tmp_mid2_v_v_reg_1602_reg[3] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(tmp_mid2_v_v_reg_1602_reg__0[3]),
        .Q(ap_pipeline_reg_pp0_iter1_tmp_mid2_v_v_reg_1602[3]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter1_tmp_mid2_v_v_reg_1602_reg[4] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(tmp_mid2_v_v_reg_1602_reg__0[4]),
        .Q(ap_pipeline_reg_pp0_iter1_tmp_mid2_v_v_reg_1602[4]),
        .R(1'b0));
  (* srl_bus_name = "inst/\ap_pipeline_reg_pp0_iter21_tmp_45_t_reg_1631_reg " *) 
  (* srl_name = "inst/\ap_pipeline_reg_pp0_iter21_tmp_45_t_reg_1631_reg[0]_srl10 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter21_tmp_45_t_reg_1631_reg[0]_srl10 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_NS_fsm5),
        .CLK(ap_clk),
        .D(tmp_45_t_reg_1631[0]),
        .Q(\ap_pipeline_reg_pp0_iter21_tmp_45_t_reg_1631_reg[0]_srl10_n_8 ));
  (* srl_bus_name = "inst/\ap_pipeline_reg_pp0_iter21_tmp_45_t_reg_1631_reg " *) 
  (* srl_name = "inst/\ap_pipeline_reg_pp0_iter21_tmp_45_t_reg_1631_reg[1]_srl10 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter21_tmp_45_t_reg_1631_reg[1]_srl10 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_NS_fsm5),
        .CLK(ap_clk),
        .D(tmp_45_t_reg_1631[1]),
        .Q(\ap_pipeline_reg_pp0_iter21_tmp_45_t_reg_1631_reg[1]_srl10_n_8 ));
  (* srl_bus_name = "inst/\ap_pipeline_reg_pp0_iter21_tmp_45_t_reg_1631_reg " *) 
  (* srl_name = "inst/\ap_pipeline_reg_pp0_iter21_tmp_45_t_reg_1631_reg[2]_srl10 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter21_tmp_45_t_reg_1631_reg[2]_srl10 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_NS_fsm5),
        .CLK(ap_clk),
        .D(tmp_45_t_reg_1631[2]),
        .Q(\ap_pipeline_reg_pp0_iter21_tmp_45_t_reg_1631_reg[2]_srl10_n_8 ));
  (* srl_bus_name = "inst/\ap_pipeline_reg_pp0_iter21_tmp_45_t_reg_1631_reg " *) 
  (* srl_name = "inst/\ap_pipeline_reg_pp0_iter21_tmp_45_t_reg_1631_reg[3]_srl10 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter21_tmp_45_t_reg_1631_reg[3]_srl10 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_NS_fsm5),
        .CLK(ap_clk),
        .D(tmp_45_t_reg_1631[3]),
        .Q(\ap_pipeline_reg_pp0_iter21_tmp_45_t_reg_1631_reg[3]_srl10_n_8 ));
  (* srl_bus_name = "inst/\ap_pipeline_reg_pp0_iter21_tmp_45_t_reg_1631_reg " *) 
  (* srl_name = "inst/\ap_pipeline_reg_pp0_iter21_tmp_45_t_reg_1631_reg[4]_srl10 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter21_tmp_45_t_reg_1631_reg[4]_srl10 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_NS_fsm5),
        .CLK(ap_clk),
        .D(tmp_45_t_reg_1631[4]),
        .Q(\ap_pipeline_reg_pp0_iter21_tmp_45_t_reg_1631_reg[4]_srl10_n_8 ));
  FDRE \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_NS_fsm5),
        .D(\ap_pipeline_reg_pp0_iter21_tmp_45_t_reg_1631_reg[0]_srl10_n_8 ),
        .Q(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631[0]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_NS_fsm5),
        .D(\ap_pipeline_reg_pp0_iter21_tmp_45_t_reg_1631_reg[1]_srl10_n_8 ),
        .Q(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631[1]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_NS_fsm5),
        .D(\ap_pipeline_reg_pp0_iter21_tmp_45_t_reg_1631_reg[2]_srl10_n_8 ),
        .Q(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631[2]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_NS_fsm5),
        .D(\ap_pipeline_reg_pp0_iter21_tmp_45_t_reg_1631_reg[3]_srl10_n_8 ),
        .Q(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631[3]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_NS_fsm5),
        .D(\ap_pipeline_reg_pp0_iter21_tmp_45_t_reg_1631_reg[4]_srl10_n_8 ),
        .Q(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631[4]),
        .R(1'b0));
  (* srl_bus_name = "inst/\ap_pipeline_reg_pp0_iter6_indvar_mid2_reg_1597_reg " *) 
  (* srl_name = "inst/\ap_pipeline_reg_pp0_iter6_indvar_mid2_reg_1597_reg[0]_srl5 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter6_indvar_mid2_reg_1597_reg[0]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_NS_fsm5),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter1_indvar_mid2_reg_1597[0]),
        .Q(\ap_pipeline_reg_pp0_iter6_indvar_mid2_reg_1597_reg[0]_srl5_n_8 ));
  (* srl_bus_name = "inst/\ap_pipeline_reg_pp0_iter6_indvar_mid2_reg_1597_reg " *) 
  (* srl_name = "inst/\ap_pipeline_reg_pp0_iter6_indvar_mid2_reg_1597_reg[1]_srl5 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter6_indvar_mid2_reg_1597_reg[1]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_NS_fsm5),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter1_indvar_mid2_reg_1597[1]),
        .Q(\ap_pipeline_reg_pp0_iter6_indvar_mid2_reg_1597_reg[1]_srl5_n_8 ));
  (* srl_bus_name = "inst/\ap_pipeline_reg_pp0_iter6_indvar_mid2_reg_1597_reg " *) 
  (* srl_name = "inst/\ap_pipeline_reg_pp0_iter6_indvar_mid2_reg_1597_reg[2]_srl5 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter6_indvar_mid2_reg_1597_reg[2]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_NS_fsm5),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter1_indvar_mid2_reg_1597[2]),
        .Q(\ap_pipeline_reg_pp0_iter6_indvar_mid2_reg_1597_reg[2]_srl5_n_8 ));
  (* srl_bus_name = "inst/\ap_pipeline_reg_pp0_iter6_indvar_mid2_reg_1597_reg " *) 
  (* srl_name = "inst/\ap_pipeline_reg_pp0_iter6_indvar_mid2_reg_1597_reg[3]_srl5 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter6_indvar_mid2_reg_1597_reg[3]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_NS_fsm5),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter1_indvar_mid2_reg_1597[3]),
        .Q(\ap_pipeline_reg_pp0_iter6_indvar_mid2_reg_1597_reg[3]_srl5_n_8 ));
  (* srl_bus_name = "inst/\ap_pipeline_reg_pp0_iter6_indvar_mid2_reg_1597_reg " *) 
  (* srl_name = "inst/\ap_pipeline_reg_pp0_iter6_indvar_mid2_reg_1597_reg[4]_srl5 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter6_indvar_mid2_reg_1597_reg[4]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_NS_fsm5),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter1_indvar_mid2_reg_1597[4]),
        .Q(\ap_pipeline_reg_pp0_iter6_indvar_mid2_reg_1597_reg[4]_srl5_n_8 ));
  (* srl_bus_name = "inst/\ap_pipeline_reg_pp0_iter6_indvar_mid2_reg_1597_reg " *) 
  (* srl_name = "inst/\ap_pipeline_reg_pp0_iter6_indvar_mid2_reg_1597_reg[5]_srl5 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter6_indvar_mid2_reg_1597_reg[5]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_NS_fsm5),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter1_indvar_mid2_reg_1597[5]),
        .Q(\ap_pipeline_reg_pp0_iter6_indvar_mid2_reg_1597_reg[5]_srl5_n_8 ));
  (* srl_bus_name = "inst/\ap_pipeline_reg_pp0_iter6_tmp_mid2_v_v_reg_1602_reg " *) 
  (* srl_name = "inst/\ap_pipeline_reg_pp0_iter6_tmp_mid2_v_v_reg_1602_reg[0]_srl5 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter6_tmp_mid2_v_v_reg_1602_reg[0]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_NS_fsm5),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter1_tmp_mid2_v_v_reg_1602[0]),
        .Q(\ap_pipeline_reg_pp0_iter6_tmp_mid2_v_v_reg_1602_reg[0]_srl5_n_8 ));
  (* srl_bus_name = "inst/\ap_pipeline_reg_pp0_iter6_tmp_mid2_v_v_reg_1602_reg " *) 
  (* srl_name = "inst/\ap_pipeline_reg_pp0_iter6_tmp_mid2_v_v_reg_1602_reg[1]_srl5 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter6_tmp_mid2_v_v_reg_1602_reg[1]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_NS_fsm5),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter1_tmp_mid2_v_v_reg_1602[1]),
        .Q(\ap_pipeline_reg_pp0_iter6_tmp_mid2_v_v_reg_1602_reg[1]_srl5_n_8 ));
  (* srl_bus_name = "inst/\ap_pipeline_reg_pp0_iter6_tmp_mid2_v_v_reg_1602_reg " *) 
  (* srl_name = "inst/\ap_pipeline_reg_pp0_iter6_tmp_mid2_v_v_reg_1602_reg[2]_srl5 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter6_tmp_mid2_v_v_reg_1602_reg[2]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_NS_fsm5),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter1_tmp_mid2_v_v_reg_1602[2]),
        .Q(\ap_pipeline_reg_pp0_iter6_tmp_mid2_v_v_reg_1602_reg[2]_srl5_n_8 ));
  (* srl_bus_name = "inst/\ap_pipeline_reg_pp0_iter6_tmp_mid2_v_v_reg_1602_reg " *) 
  (* srl_name = "inst/\ap_pipeline_reg_pp0_iter6_tmp_mid2_v_v_reg_1602_reg[3]_srl5 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter6_tmp_mid2_v_v_reg_1602_reg[3]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_NS_fsm5),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter1_tmp_mid2_v_v_reg_1602[3]),
        .Q(\ap_pipeline_reg_pp0_iter6_tmp_mid2_v_v_reg_1602_reg[3]_srl5_n_8 ));
  (* srl_bus_name = "inst/\ap_pipeline_reg_pp0_iter6_tmp_mid2_v_v_reg_1602_reg " *) 
  (* srl_name = "inst/\ap_pipeline_reg_pp0_iter6_tmp_mid2_v_v_reg_1602_reg[4]_srl5 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter6_tmp_mid2_v_v_reg_1602_reg[4]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_NS_fsm5),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter1_tmp_mid2_v_v_reg_1602[4]),
        .Q(\ap_pipeline_reg_pp0_iter6_tmp_mid2_v_v_reg_1602_reg[4]_srl5_n_8 ));
  FDRE \ap_pipeline_reg_pp0_iter7_indvar_mid2_reg_1597_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_NS_fsm5),
        .D(\ap_pipeline_reg_pp0_iter6_indvar_mid2_reg_1597_reg[0]_srl5_n_8 ),
        .Q(ap_pipeline_reg_pp0_iter7_indvar_mid2_reg_1597[0]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_indvar_mid2_reg_1597_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_NS_fsm5),
        .D(\ap_pipeline_reg_pp0_iter6_indvar_mid2_reg_1597_reg[1]_srl5_n_8 ),
        .Q(ap_pipeline_reg_pp0_iter7_indvar_mid2_reg_1597[1]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_indvar_mid2_reg_1597_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_NS_fsm5),
        .D(\ap_pipeline_reg_pp0_iter6_indvar_mid2_reg_1597_reg[2]_srl5_n_8 ),
        .Q(ap_pipeline_reg_pp0_iter7_indvar_mid2_reg_1597[2]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_indvar_mid2_reg_1597_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_NS_fsm5),
        .D(\ap_pipeline_reg_pp0_iter6_indvar_mid2_reg_1597_reg[3]_srl5_n_8 ),
        .Q(ap_pipeline_reg_pp0_iter7_indvar_mid2_reg_1597[3]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_indvar_mid2_reg_1597_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_NS_fsm5),
        .D(\ap_pipeline_reg_pp0_iter6_indvar_mid2_reg_1597_reg[4]_srl5_n_8 ),
        .Q(ap_pipeline_reg_pp0_iter7_indvar_mid2_reg_1597[4]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_indvar_mid2_reg_1597_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_NS_fsm5),
        .D(\ap_pipeline_reg_pp0_iter6_indvar_mid2_reg_1597_reg[5]_srl5_n_8 ),
        .Q(ap_pipeline_reg_pp0_iter7_indvar_mid2_reg_1597[5]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_tmp_mid2_v_v_reg_1602_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_NS_fsm5),
        .D(\ap_pipeline_reg_pp0_iter6_tmp_mid2_v_v_reg_1602_reg[0]_srl5_n_8 ),
        .Q(ap_pipeline_reg_pp0_iter7_tmp_mid2_v_v_reg_1602[0]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_tmp_mid2_v_v_reg_1602_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_NS_fsm5),
        .D(\ap_pipeline_reg_pp0_iter6_tmp_mid2_v_v_reg_1602_reg[1]_srl5_n_8 ),
        .Q(ap_pipeline_reg_pp0_iter7_tmp_mid2_v_v_reg_1602[1]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_tmp_mid2_v_v_reg_1602_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_NS_fsm5),
        .D(\ap_pipeline_reg_pp0_iter6_tmp_mid2_v_v_reg_1602_reg[2]_srl5_n_8 ),
        .Q(ap_pipeline_reg_pp0_iter7_tmp_mid2_v_v_reg_1602[2]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_tmp_mid2_v_v_reg_1602_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_NS_fsm5),
        .D(\ap_pipeline_reg_pp0_iter6_tmp_mid2_v_v_reg_1602_reg[3]_srl5_n_8 ),
        .Q(ap_pipeline_reg_pp0_iter7_tmp_mid2_v_v_reg_1602[3]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_tmp_mid2_v_v_reg_1602_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_NS_fsm5),
        .D(\ap_pipeline_reg_pp0_iter6_tmp_mid2_v_v_reg_1602_reg[4]_srl5_n_8 ),
        .Q(ap_pipeline_reg_pp0_iter7_tmp_mid2_v_v_reg_1602[4]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_tmp_mid2_v_v_reg_1602_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm5),
        .D(ap_pipeline_reg_pp0_iter7_tmp_mid2_v_v_reg_1602[0]),
        .Q(ap_pipeline_reg_pp0_iter8_tmp_mid2_v_v_reg_1602[0]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_tmp_mid2_v_v_reg_1602_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm5),
        .D(ap_pipeline_reg_pp0_iter7_tmp_mid2_v_v_reg_1602[1]),
        .Q(ap_pipeline_reg_pp0_iter8_tmp_mid2_v_v_reg_1602[1]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_tmp_mid2_v_v_reg_1602_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm5),
        .D(ap_pipeline_reg_pp0_iter7_tmp_mid2_v_v_reg_1602[2]),
        .Q(ap_pipeline_reg_pp0_iter8_tmp_mid2_v_v_reg_1602[2]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_tmp_mid2_v_v_reg_1602_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm5),
        .D(ap_pipeline_reg_pp0_iter7_tmp_mid2_v_v_reg_1602[3]),
        .Q(ap_pipeline_reg_pp0_iter8_tmp_mid2_v_v_reg_1602[3]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_tmp_mid2_v_v_reg_1602_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm5),
        .D(ap_pipeline_reg_pp0_iter7_tmp_mid2_v_v_reg_1602[4]),
        .Q(ap_pipeline_reg_pp0_iter8_tmp_mid2_v_v_reg_1602[4]),
        .R(1'b0));
  (* srl_bus_name = "inst/\ap_pipeline_reg_pp1_iter10_exitcond_flatten1_reg_1665_reg " *) 
  (* srl_name = "inst/\ap_pipeline_reg_pp1_iter10_exitcond_flatten1_reg_1665_reg[0]_srl9 " *) 
  SRL16E \ap_pipeline_reg_pp1_iter10_exitcond_flatten1_reg_1665_reg[0]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(I_RREADY2),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp1_iter1_exitcond_flatten1_reg_1665),
        .Q(\ap_pipeline_reg_pp1_iter10_exitcond_flatten1_reg_1665_reg[0]_srl9_n_8 ));
  FDRE \ap_pipeline_reg_pp1_iter11_exitcond_flatten1_reg_1665_reg[0]__0 
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(\ap_pipeline_reg_pp1_iter10_exitcond_flatten1_reg_1665_reg[0]_srl9_n_8 ),
        .Q(ap_pipeline_reg_pp1_iter11_exitcond_flatten1_reg_1665),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp1_iter12_exitcond_flatten1_reg_1665_reg[0] 
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(ap_pipeline_reg_pp1_iter11_exitcond_flatten1_reg_1665),
        .Q(ap_pipeline_reg_pp1_iter12_exitcond_flatten1_reg_1665),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp1_iter13_exitcond_flatten1_reg_1665_reg[0] 
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(ap_pipeline_reg_pp1_iter12_exitcond_flatten1_reg_1665),
        .Q(ap_pipeline_reg_pp1_iter13_exitcond_flatten1_reg_1665),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[0] 
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(INPUT_IMAGE_addr_1_reg_1717[0]),
        .Q(ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717[0]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[10] 
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(INPUT_IMAGE_addr_1_reg_1717[10]),
        .Q(ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717[10]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[11] 
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(INPUT_IMAGE_addr_1_reg_1717[11]),
        .Q(ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717[11]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[12] 
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(INPUT_IMAGE_addr_1_reg_1717[12]),
        .Q(ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717[12]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[13] 
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(INPUT_IMAGE_addr_1_reg_1717[13]),
        .Q(ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717[13]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[14] 
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(INPUT_IMAGE_addr_1_reg_1717[14]),
        .Q(ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717[14]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[15] 
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(INPUT_IMAGE_addr_1_reg_1717[15]),
        .Q(ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717[15]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[16] 
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(INPUT_IMAGE_addr_1_reg_1717[16]),
        .Q(ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717[16]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[17] 
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(INPUT_IMAGE_addr_1_reg_1717[17]),
        .Q(ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717[17]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[18] 
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(INPUT_IMAGE_addr_1_reg_1717[18]),
        .Q(ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717[18]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[19] 
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(INPUT_IMAGE_addr_1_reg_1717[19]),
        .Q(ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717[19]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[1] 
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(INPUT_IMAGE_addr_1_reg_1717[1]),
        .Q(ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717[1]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[20] 
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(INPUT_IMAGE_addr_1_reg_1717[20]),
        .Q(ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717[20]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[21] 
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(INPUT_IMAGE_addr_1_reg_1717[21]),
        .Q(ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717[21]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[22] 
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(INPUT_IMAGE_addr_1_reg_1717[22]),
        .Q(ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717[22]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[23] 
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(INPUT_IMAGE_addr_1_reg_1717[23]),
        .Q(ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717[23]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[24] 
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(INPUT_IMAGE_addr_1_reg_1717[24]),
        .Q(ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717[24]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[25] 
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(INPUT_IMAGE_addr_1_reg_1717[25]),
        .Q(ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717[25]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[26] 
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(INPUT_IMAGE_addr_1_reg_1717[26]),
        .Q(ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717[26]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[27] 
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(INPUT_IMAGE_addr_1_reg_1717[27]),
        .Q(ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717[27]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[28] 
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(INPUT_IMAGE_addr_1_reg_1717[28]),
        .Q(ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717[28]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[29] 
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(INPUT_IMAGE_addr_1_reg_1717[29]),
        .Q(ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717[29]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[2] 
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(INPUT_IMAGE_addr_1_reg_1717[2]),
        .Q(ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717[2]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[30] 
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(INPUT_IMAGE_addr_1_reg_1717[30]),
        .Q(ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717[30]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[31] 
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(INPUT_IMAGE_addr_1_reg_1717[31]),
        .Q(ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717[31]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[3] 
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(INPUT_IMAGE_addr_1_reg_1717[3]),
        .Q(ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717[3]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[4] 
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(INPUT_IMAGE_addr_1_reg_1717[4]),
        .Q(ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717[4]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[5] 
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(INPUT_IMAGE_addr_1_reg_1717[5]),
        .Q(ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717[5]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[6] 
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(INPUT_IMAGE_addr_1_reg_1717[6]),
        .Q(ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717[6]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[7] 
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(INPUT_IMAGE_addr_1_reg_1717[7]),
        .Q(ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717[7]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[8] 
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(INPUT_IMAGE_addr_1_reg_1717[8]),
        .Q(ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717[8]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[9] 
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(INPUT_IMAGE_addr_1_reg_1717[9]),
        .Q(ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717[9]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp1_iter1_exitcond_flatten1_reg_1665_reg[0] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\exitcond_flatten1_reg_1665_reg_n_8_[0] ),
        .Q(ap_pipeline_reg_pp1_iter1_exitcond_flatten1_reg_1665),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp1_iter1_indvar1_mid2_reg_1674_reg[0] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(indvar1_mid2_reg_1674[0]),
        .Q(ap_pipeline_reg_pp1_iter1_indvar1_mid2_reg_1674[0]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp1_iter1_indvar1_mid2_reg_1674_reg[1] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(indvar1_mid2_reg_1674[1]),
        .Q(ap_pipeline_reg_pp1_iter1_indvar1_mid2_reg_1674[1]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp1_iter1_indvar1_mid2_reg_1674_reg[2] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(indvar1_mid2_reg_1674[2]),
        .Q(ap_pipeline_reg_pp1_iter1_indvar1_mid2_reg_1674[2]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp1_iter1_indvar1_mid2_reg_1674_reg[3] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(indvar1_mid2_reg_1674[3]),
        .Q(ap_pipeline_reg_pp1_iter1_indvar1_mid2_reg_1674[3]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp1_iter1_indvar1_mid2_reg_1674_reg[4] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(indvar1_mid2_reg_1674[4]),
        .Q(ap_pipeline_reg_pp1_iter1_indvar1_mid2_reg_1674[4]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp1_iter1_indvar1_mid2_reg_1674_reg[5] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(indvar1_mid2_reg_1674[5]),
        .Q(ap_pipeline_reg_pp1_iter1_indvar1_mid2_reg_1674[5]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp1_iter1_p_sum2_cast_mid2_v_v_s_reg_1679_reg[0] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(p_sum2_cast_mid2_v_v_s_reg_1679_reg__0[0]),
        .Q(ap_pipeline_reg_pp1_iter1_p_sum2_cast_mid2_v_v_s_reg_1679[0]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp1_iter1_p_sum2_cast_mid2_v_v_s_reg_1679_reg[1] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(p_sum2_cast_mid2_v_v_s_reg_1679_reg__0[1]),
        .Q(ap_pipeline_reg_pp1_iter1_p_sum2_cast_mid2_v_v_s_reg_1679[1]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp1_iter1_p_sum2_cast_mid2_v_v_s_reg_1679_reg[2] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(p_sum2_cast_mid2_v_v_s_reg_1679_reg__0[2]),
        .Q(ap_pipeline_reg_pp1_iter1_p_sum2_cast_mid2_v_v_s_reg_1679[2]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp1_iter1_p_sum2_cast_mid2_v_v_s_reg_1679_reg[3] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(p_sum2_cast_mid2_v_v_s_reg_1679_reg__0[3]),
        .Q(ap_pipeline_reg_pp1_iter1_p_sum2_cast_mid2_v_v_s_reg_1679[3]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp1_iter1_p_sum2_cast_mid2_v_v_s_reg_1679_reg[4] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(p_sum2_cast_mid2_v_v_s_reg_1679_reg__0[4]),
        .Q(ap_pipeline_reg_pp1_iter1_p_sum2_cast_mid2_v_v_s_reg_1679[4]),
        .R(1'b0));
  (* srl_bus_name = "inst/\ap_pipeline_reg_pp1_iter21_tmp_52_t_reg_1708_reg " *) 
  (* srl_name = "inst/\ap_pipeline_reg_pp1_iter21_tmp_52_t_reg_1708_reg[0]_srl10 " *) 
  SRL16E \ap_pipeline_reg_pp1_iter21_tmp_52_t_reg_1708_reg[0]_srl10 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(I_RREADY2),
        .CLK(ap_clk),
        .D(tmp_52_t_reg_1708[0]),
        .Q(\ap_pipeline_reg_pp1_iter21_tmp_52_t_reg_1708_reg[0]_srl10_n_8 ));
  (* srl_bus_name = "inst/\ap_pipeline_reg_pp1_iter21_tmp_52_t_reg_1708_reg " *) 
  (* srl_name = "inst/\ap_pipeline_reg_pp1_iter21_tmp_52_t_reg_1708_reg[1]_srl10 " *) 
  SRL16E \ap_pipeline_reg_pp1_iter21_tmp_52_t_reg_1708_reg[1]_srl10 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(I_RREADY2),
        .CLK(ap_clk),
        .D(tmp_52_t_reg_1708[1]),
        .Q(\ap_pipeline_reg_pp1_iter21_tmp_52_t_reg_1708_reg[1]_srl10_n_8 ));
  (* srl_bus_name = "inst/\ap_pipeline_reg_pp1_iter21_tmp_52_t_reg_1708_reg " *) 
  (* srl_name = "inst/\ap_pipeline_reg_pp1_iter21_tmp_52_t_reg_1708_reg[2]_srl10 " *) 
  SRL16E \ap_pipeline_reg_pp1_iter21_tmp_52_t_reg_1708_reg[2]_srl10 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(I_RREADY2),
        .CLK(ap_clk),
        .D(tmp_52_t_reg_1708[2]),
        .Q(\ap_pipeline_reg_pp1_iter21_tmp_52_t_reg_1708_reg[2]_srl10_n_8 ));
  (* srl_bus_name = "inst/\ap_pipeline_reg_pp1_iter21_tmp_52_t_reg_1708_reg " *) 
  (* srl_name = "inst/\ap_pipeline_reg_pp1_iter21_tmp_52_t_reg_1708_reg[3]_srl10 " *) 
  SRL16E \ap_pipeline_reg_pp1_iter21_tmp_52_t_reg_1708_reg[3]_srl10 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(I_RREADY2),
        .CLK(ap_clk),
        .D(tmp_52_t_reg_1708[3]),
        .Q(\ap_pipeline_reg_pp1_iter21_tmp_52_t_reg_1708_reg[3]_srl10_n_8 ));
  (* srl_bus_name = "inst/\ap_pipeline_reg_pp1_iter21_tmp_52_t_reg_1708_reg " *) 
  (* srl_name = "inst/\ap_pipeline_reg_pp1_iter21_tmp_52_t_reg_1708_reg[4]_srl10 " *) 
  SRL16E \ap_pipeline_reg_pp1_iter21_tmp_52_t_reg_1708_reg[4]_srl10 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(I_RREADY2),
        .CLK(ap_clk),
        .D(tmp_52_t_reg_1708[4]),
        .Q(\ap_pipeline_reg_pp1_iter21_tmp_52_t_reg_1708_reg[4]_srl10_n_8 ));
  FDRE \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(\ap_pipeline_reg_pp1_iter21_tmp_52_t_reg_1708_reg[0]_srl10_n_8 ),
        .Q(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[0]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[1]__0 
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(\ap_pipeline_reg_pp1_iter21_tmp_52_t_reg_1708_reg[1]_srl10_n_8 ),
        .Q(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[1]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[2]__0 
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(\ap_pipeline_reg_pp1_iter21_tmp_52_t_reg_1708_reg[2]_srl10_n_8 ),
        .Q(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[2]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[3]__0 
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(\ap_pipeline_reg_pp1_iter21_tmp_52_t_reg_1708_reg[3]_srl10_n_8 ),
        .Q(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[3]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[4]__0 
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(\ap_pipeline_reg_pp1_iter21_tmp_52_t_reg_1708_reg[4]_srl10_n_8 ),
        .Q(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[4]),
        .R(1'b0));
  (* srl_bus_name = "inst/\ap_pipeline_reg_pp1_iter6_indvar1_mid2_reg_1674_reg " *) 
  (* srl_name = "inst/\ap_pipeline_reg_pp1_iter6_indvar1_mid2_reg_1674_reg[0]_srl5 " *) 
  SRL16E \ap_pipeline_reg_pp1_iter6_indvar1_mid2_reg_1674_reg[0]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(I_RREADY2),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp1_iter1_indvar1_mid2_reg_1674[0]),
        .Q(\ap_pipeline_reg_pp1_iter6_indvar1_mid2_reg_1674_reg[0]_srl5_n_8 ));
  (* srl_bus_name = "inst/\ap_pipeline_reg_pp1_iter6_indvar1_mid2_reg_1674_reg " *) 
  (* srl_name = "inst/\ap_pipeline_reg_pp1_iter6_indvar1_mid2_reg_1674_reg[1]_srl5 " *) 
  SRL16E \ap_pipeline_reg_pp1_iter6_indvar1_mid2_reg_1674_reg[1]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(I_RREADY2),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp1_iter1_indvar1_mid2_reg_1674[1]),
        .Q(\ap_pipeline_reg_pp1_iter6_indvar1_mid2_reg_1674_reg[1]_srl5_n_8 ));
  (* srl_bus_name = "inst/\ap_pipeline_reg_pp1_iter6_indvar1_mid2_reg_1674_reg " *) 
  (* srl_name = "inst/\ap_pipeline_reg_pp1_iter6_indvar1_mid2_reg_1674_reg[2]_srl5 " *) 
  SRL16E \ap_pipeline_reg_pp1_iter6_indvar1_mid2_reg_1674_reg[2]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(I_RREADY2),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp1_iter1_indvar1_mid2_reg_1674[2]),
        .Q(\ap_pipeline_reg_pp1_iter6_indvar1_mid2_reg_1674_reg[2]_srl5_n_8 ));
  (* srl_bus_name = "inst/\ap_pipeline_reg_pp1_iter6_indvar1_mid2_reg_1674_reg " *) 
  (* srl_name = "inst/\ap_pipeline_reg_pp1_iter6_indvar1_mid2_reg_1674_reg[3]_srl5 " *) 
  SRL16E \ap_pipeline_reg_pp1_iter6_indvar1_mid2_reg_1674_reg[3]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(I_RREADY2),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp1_iter1_indvar1_mid2_reg_1674[3]),
        .Q(\ap_pipeline_reg_pp1_iter6_indvar1_mid2_reg_1674_reg[3]_srl5_n_8 ));
  (* srl_bus_name = "inst/\ap_pipeline_reg_pp1_iter6_indvar1_mid2_reg_1674_reg " *) 
  (* srl_name = "inst/\ap_pipeline_reg_pp1_iter6_indvar1_mid2_reg_1674_reg[4]_srl5 " *) 
  SRL16E \ap_pipeline_reg_pp1_iter6_indvar1_mid2_reg_1674_reg[4]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(I_RREADY2),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp1_iter1_indvar1_mid2_reg_1674[4]),
        .Q(\ap_pipeline_reg_pp1_iter6_indvar1_mid2_reg_1674_reg[4]_srl5_n_8 ));
  (* srl_bus_name = "inst/\ap_pipeline_reg_pp1_iter6_indvar1_mid2_reg_1674_reg " *) 
  (* srl_name = "inst/\ap_pipeline_reg_pp1_iter6_indvar1_mid2_reg_1674_reg[5]_srl5 " *) 
  SRL16E \ap_pipeline_reg_pp1_iter6_indvar1_mid2_reg_1674_reg[5]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(I_RREADY2),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp1_iter1_indvar1_mid2_reg_1674[5]),
        .Q(\ap_pipeline_reg_pp1_iter6_indvar1_mid2_reg_1674_reg[5]_srl5_n_8 ));
  (* srl_bus_name = "inst/\ap_pipeline_reg_pp1_iter6_p_sum2_cast_mid2_v_v_s_reg_1679_reg " *) 
  (* srl_name = "inst/\ap_pipeline_reg_pp1_iter6_p_sum2_cast_mid2_v_v_s_reg_1679_reg[0]_srl5 " *) 
  SRL16E \ap_pipeline_reg_pp1_iter6_p_sum2_cast_mid2_v_v_s_reg_1679_reg[0]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(I_RREADY2),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp1_iter1_p_sum2_cast_mid2_v_v_s_reg_1679[0]),
        .Q(\ap_pipeline_reg_pp1_iter6_p_sum2_cast_mid2_v_v_s_reg_1679_reg[0]_srl5_n_8 ));
  (* srl_bus_name = "inst/\ap_pipeline_reg_pp1_iter6_p_sum2_cast_mid2_v_v_s_reg_1679_reg " *) 
  (* srl_name = "inst/\ap_pipeline_reg_pp1_iter6_p_sum2_cast_mid2_v_v_s_reg_1679_reg[1]_srl5 " *) 
  SRL16E \ap_pipeline_reg_pp1_iter6_p_sum2_cast_mid2_v_v_s_reg_1679_reg[1]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(I_RREADY2),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp1_iter1_p_sum2_cast_mid2_v_v_s_reg_1679[1]),
        .Q(\ap_pipeline_reg_pp1_iter6_p_sum2_cast_mid2_v_v_s_reg_1679_reg[1]_srl5_n_8 ));
  (* srl_bus_name = "inst/\ap_pipeline_reg_pp1_iter6_p_sum2_cast_mid2_v_v_s_reg_1679_reg " *) 
  (* srl_name = "inst/\ap_pipeline_reg_pp1_iter6_p_sum2_cast_mid2_v_v_s_reg_1679_reg[2]_srl5 " *) 
  SRL16E \ap_pipeline_reg_pp1_iter6_p_sum2_cast_mid2_v_v_s_reg_1679_reg[2]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(I_RREADY2),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp1_iter1_p_sum2_cast_mid2_v_v_s_reg_1679[2]),
        .Q(\ap_pipeline_reg_pp1_iter6_p_sum2_cast_mid2_v_v_s_reg_1679_reg[2]_srl5_n_8 ));
  (* srl_bus_name = "inst/\ap_pipeline_reg_pp1_iter6_p_sum2_cast_mid2_v_v_s_reg_1679_reg " *) 
  (* srl_name = "inst/\ap_pipeline_reg_pp1_iter6_p_sum2_cast_mid2_v_v_s_reg_1679_reg[3]_srl5 " *) 
  SRL16E \ap_pipeline_reg_pp1_iter6_p_sum2_cast_mid2_v_v_s_reg_1679_reg[3]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(I_RREADY2),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp1_iter1_p_sum2_cast_mid2_v_v_s_reg_1679[3]),
        .Q(\ap_pipeline_reg_pp1_iter6_p_sum2_cast_mid2_v_v_s_reg_1679_reg[3]_srl5_n_8 ));
  (* srl_bus_name = "inst/\ap_pipeline_reg_pp1_iter6_p_sum2_cast_mid2_v_v_s_reg_1679_reg " *) 
  (* srl_name = "inst/\ap_pipeline_reg_pp1_iter6_p_sum2_cast_mid2_v_v_s_reg_1679_reg[4]_srl5 " *) 
  SRL16E \ap_pipeline_reg_pp1_iter6_p_sum2_cast_mid2_v_v_s_reg_1679_reg[4]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(I_RREADY2),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp1_iter1_p_sum2_cast_mid2_v_v_s_reg_1679[4]),
        .Q(\ap_pipeline_reg_pp1_iter6_p_sum2_cast_mid2_v_v_s_reg_1679_reg[4]_srl5_n_8 ));
  FDRE \ap_pipeline_reg_pp1_iter7_indvar1_mid2_reg_1674_reg[0]__0 
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(\ap_pipeline_reg_pp1_iter6_indvar1_mid2_reg_1674_reg[0]_srl5_n_8 ),
        .Q(ap_pipeline_reg_pp1_iter7_indvar1_mid2_reg_1674[0]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp1_iter7_indvar1_mid2_reg_1674_reg[1]__0 
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(\ap_pipeline_reg_pp1_iter6_indvar1_mid2_reg_1674_reg[1]_srl5_n_8 ),
        .Q(ap_pipeline_reg_pp1_iter7_indvar1_mid2_reg_1674[1]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp1_iter7_indvar1_mid2_reg_1674_reg[2]__0 
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(\ap_pipeline_reg_pp1_iter6_indvar1_mid2_reg_1674_reg[2]_srl5_n_8 ),
        .Q(ap_pipeline_reg_pp1_iter7_indvar1_mid2_reg_1674[2]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp1_iter7_indvar1_mid2_reg_1674_reg[3]__0 
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(\ap_pipeline_reg_pp1_iter6_indvar1_mid2_reg_1674_reg[3]_srl5_n_8 ),
        .Q(ap_pipeline_reg_pp1_iter7_indvar1_mid2_reg_1674[3]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp1_iter7_indvar1_mid2_reg_1674_reg[4]__0 
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(\ap_pipeline_reg_pp1_iter6_indvar1_mid2_reg_1674_reg[4]_srl5_n_8 ),
        .Q(ap_pipeline_reg_pp1_iter7_indvar1_mid2_reg_1674[4]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp1_iter7_indvar1_mid2_reg_1674_reg[5]__0 
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(\ap_pipeline_reg_pp1_iter6_indvar1_mid2_reg_1674_reg[5]_srl5_n_8 ),
        .Q(ap_pipeline_reg_pp1_iter7_indvar1_mid2_reg_1674[5]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp1_iter7_p_sum2_cast_mid2_v_v_s_reg_1679_reg[0]__0 
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(\ap_pipeline_reg_pp1_iter6_p_sum2_cast_mid2_v_v_s_reg_1679_reg[0]_srl5_n_8 ),
        .Q(p_shl6_cast_mid2_fu_1331_p1[1]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp1_iter7_p_sum2_cast_mid2_v_v_s_reg_1679_reg[1]__0 
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(\ap_pipeline_reg_pp1_iter6_p_sum2_cast_mid2_v_v_s_reg_1679_reg[1]_srl5_n_8 ),
        .Q(p_shl6_cast_mid2_fu_1331_p1[2]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp1_iter7_p_sum2_cast_mid2_v_v_s_reg_1679_reg[2]__0 
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(\ap_pipeline_reg_pp1_iter6_p_sum2_cast_mid2_v_v_s_reg_1679_reg[2]_srl5_n_8 ),
        .Q(p_shl6_cast_mid2_fu_1331_p1[3]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp1_iter7_p_sum2_cast_mid2_v_v_s_reg_1679_reg[3]__0 
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(\ap_pipeline_reg_pp1_iter6_p_sum2_cast_mid2_v_v_s_reg_1679_reg[3]_srl5_n_8 ),
        .Q(p_shl6_cast_mid2_fu_1331_p1[4]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp1_iter7_p_sum2_cast_mid2_v_v_s_reg_1679_reg[4]__0 
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(\ap_pipeline_reg_pp1_iter6_p_sum2_cast_mid2_v_v_s_reg_1679_reg[4]_srl5_n_8 ),
        .Q(p_shl6_cast_mid2_fu_1331_p1[5]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_pipeline_reg_pp2_iter1_tmp_i_reg_1748[0]_i_1 
       (.I0(tmp_i_reg_1748),
        .I1(ap_CS_fsm_pp2_stage0),
        .I2(ap_pipeline_reg_pp2_iter1_tmp_i_reg_1748),
        .O(\ap_pipeline_reg_pp2_iter1_tmp_i_reg_1748[0]_i_1_n_8 ));
  FDRE \ap_pipeline_reg_pp2_iter1_tmp_i_reg_1748_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp2_iter1_tmp_i_reg_1748[0]_i_1_n_8 ),
        .Q(ap_pipeline_reg_pp2_iter1_tmp_i_reg_1748),
        .R(1'b0));
  (* srl_bus_name = "inst/\ap_pipeline_reg_pp2_iter3_tmp_i_reg_1748_reg " *) 
  (* srl_name = "inst/\ap_pipeline_reg_pp2_iter3_tmp_i_reg_1748_reg[0]_srl2 " *) 
  SRL16E \ap_pipeline_reg_pp2_iter3_tmp_i_reg_1748_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp2_iter1_tmp_i_reg_1748),
        .Q(\ap_pipeline_reg_pp2_iter3_tmp_i_reg_1748_reg[0]_srl2_n_8 ));
  FDRE \ap_pipeline_reg_pp2_iter4_tmp_i_reg_1748_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp2_iter3_tmp_i_reg_1748_reg[0]_srl2_n_8 ),
        .Q(ap_pipeline_reg_pp2_iter4_tmp_i_reg_1748),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp2_iter5_tmp_i_reg_1748_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_pipeline_reg_pp2_iter4_tmp_i_reg_1748),
        .Q(ap_pipeline_reg_pp2_iter5_tmp_i_reg_1748),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp2_iter6_tmp_i_reg_1748_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_pipeline_reg_pp2_iter5_tmp_i_reg_1748),
        .Q(ap_pipeline_reg_pp2_iter6_tmp_i_reg_1748),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_reg_grp_computeHistogram0_fu_955_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_computeHistogram0_fu_955_n_183),
        .Q(ap_reg_grp_computeHistogram0_fu_955_ap_start),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_reg_grp_computeHistogram1_fu_987_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_computeHistogram1_fu_987_n_214),
        .Q(ap_reg_grp_computeHistogram1_fu_987_ap_start),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_reg_grp_normalizeHisto0_fu_1019_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_normalizeHisto0_fu_1019_n_90),
        .Q(ap_reg_grp_normalizeHisto0_fu_1019_ap_start),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_reg_grp_normalizeHisto1_fu_1026_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_normalizeHisto1_fu_1026_n_153),
        .Q(ap_reg_grp_normalizeHisto1_fu_1026_ap_start),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_reg_ioackin_INPUT_IMAGE_ARREADY_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(hog_INPUT_IMAGE_m_axi_U_n_139),
        .Q(ap_reg_ioackin_INPUT_IMAGE_ARREADY),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \classify_0_reg_931[0]_i_2 
       (.I0(ap_enable_reg_pp2_iter7),
        .I1(ap_pipeline_reg_pp2_iter6_tmp_i_reg_1748),
        .O(\classify_0_reg_931[0]_i_2_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \classify_0_reg_931[0]_i_4 
       (.I0(tmp_44_reg_1827_reg_n_110),
        .I1(classify_0_reg_931_reg[3]),
        .O(\classify_0_reg_931[0]_i_4_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \classify_0_reg_931[0]_i_5 
       (.I0(tmp_44_reg_1827_reg_n_111),
        .I1(classify_0_reg_931_reg[2]),
        .O(\classify_0_reg_931[0]_i_5_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \classify_0_reg_931[0]_i_6 
       (.I0(tmp_44_reg_1827_reg_n_112),
        .I1(classify_0_reg_931_reg[1]),
        .O(\classify_0_reg_931[0]_i_6_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \classify_0_reg_931[0]_i_7 
       (.I0(tmp_44_reg_1827_reg_n_113),
        .I1(classify_0_reg_931_reg[0]),
        .O(\classify_0_reg_931[0]_i_7_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \classify_0_reg_931[12]_i_2 
       (.I0(tmp_44_reg_1827_reg_n_98),
        .I1(classify_0_reg_931_reg[15]),
        .O(\classify_0_reg_931[12]_i_2_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \classify_0_reg_931[12]_i_3 
       (.I0(tmp_44_reg_1827_reg_n_99),
        .I1(classify_0_reg_931_reg[14]),
        .O(\classify_0_reg_931[12]_i_3_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \classify_0_reg_931[12]_i_4 
       (.I0(tmp_44_reg_1827_reg_n_100),
        .I1(classify_0_reg_931_reg[13]),
        .O(\classify_0_reg_931[12]_i_4_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \classify_0_reg_931[12]_i_5 
       (.I0(tmp_44_reg_1827_reg_n_101),
        .I1(classify_0_reg_931_reg[12]),
        .O(\classify_0_reg_931[12]_i_5_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \classify_0_reg_931[16]_i_2 
       (.I0(tmp_44_reg_1827_reg_n_94),
        .I1(classify_0_reg_931_reg[19]),
        .O(\classify_0_reg_931[16]_i_2_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \classify_0_reg_931[16]_i_3 
       (.I0(tmp_44_reg_1827_reg_n_95),
        .I1(classify_0_reg_931_reg[18]),
        .O(\classify_0_reg_931[16]_i_3_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \classify_0_reg_931[16]_i_4 
       (.I0(tmp_44_reg_1827_reg_n_96),
        .I1(classify_0_reg_931_reg[17]),
        .O(\classify_0_reg_931[16]_i_4_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \classify_0_reg_931[16]_i_5 
       (.I0(tmp_44_reg_1827_reg_n_97),
        .I1(classify_0_reg_931_reg[16]),
        .O(\classify_0_reg_931[16]_i_5_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \classify_0_reg_931[20]_i_2 
       (.I0(tmp_44_reg_1827_reg_n_94),
        .I1(classify_0_reg_931_reg[23]),
        .O(\classify_0_reg_931[20]_i_2_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \classify_0_reg_931[20]_i_3 
       (.I0(tmp_44_reg_1827_reg_n_94),
        .I1(classify_0_reg_931_reg[22]),
        .O(\classify_0_reg_931[20]_i_3_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \classify_0_reg_931[20]_i_4 
       (.I0(tmp_44_reg_1827_reg_n_94),
        .I1(classify_0_reg_931_reg[21]),
        .O(\classify_0_reg_931[20]_i_4_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \classify_0_reg_931[20]_i_5 
       (.I0(tmp_44_reg_1827_reg_n_94),
        .I1(classify_0_reg_931_reg[20]),
        .O(\classify_0_reg_931[20]_i_5_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \classify_0_reg_931[24]_i_2 
       (.I0(classify_0_reg_931_reg[25]),
        .I1(tmp_44_reg_1827_reg_n_94),
        .O(\classify_0_reg_931[24]_i_2_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \classify_0_reg_931[24]_i_3 
       (.I0(tmp_44_reg_1827_reg_n_94),
        .I1(classify_0_reg_931_reg[24]),
        .O(\classify_0_reg_931[24]_i_3_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \classify_0_reg_931[4]_i_2 
       (.I0(tmp_44_reg_1827_reg_n_106),
        .I1(classify_0_reg_931_reg[7]),
        .O(\classify_0_reg_931[4]_i_2_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \classify_0_reg_931[4]_i_3 
       (.I0(tmp_44_reg_1827_reg_n_107),
        .I1(classify_0_reg_931_reg[6]),
        .O(\classify_0_reg_931[4]_i_3_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \classify_0_reg_931[4]_i_4 
       (.I0(tmp_44_reg_1827_reg_n_108),
        .I1(classify_0_reg_931_reg[5]),
        .O(\classify_0_reg_931[4]_i_4_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \classify_0_reg_931[4]_i_5 
       (.I0(tmp_44_reg_1827_reg_n_109),
        .I1(classify_0_reg_931_reg[4]),
        .O(\classify_0_reg_931[4]_i_5_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \classify_0_reg_931[8]_i_2 
       (.I0(tmp_44_reg_1827_reg_n_102),
        .I1(classify_0_reg_931_reg[11]),
        .O(\classify_0_reg_931[8]_i_2_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \classify_0_reg_931[8]_i_3 
       (.I0(tmp_44_reg_1827_reg_n_103),
        .I1(classify_0_reg_931_reg[10]),
        .O(\classify_0_reg_931[8]_i_3_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \classify_0_reg_931[8]_i_4 
       (.I0(tmp_44_reg_1827_reg_n_104),
        .I1(classify_0_reg_931_reg[9]),
        .O(\classify_0_reg_931[8]_i_4_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \classify_0_reg_931[8]_i_5 
       (.I0(tmp_44_reg_1827_reg_n_105),
        .I1(classify_0_reg_931_reg[8]),
        .O(\classify_0_reg_931[8]_i_5_n_8 ));
  FDRE \classify_0_reg_931_reg[0] 
       (.C(ap_clk),
        .CE(\classify_0_reg_931[0]_i_2_n_8 ),
        .D(\classify_0_reg_931_reg[0]_i_3_n_15 ),
        .Q(classify_0_reg_931_reg[0]),
        .R(clear));
  CARRY4 \classify_0_reg_931_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\classify_0_reg_931_reg[0]_i_3_n_8 ,\classify_0_reg_931_reg[0]_i_3_n_9 ,\classify_0_reg_931_reg[0]_i_3_n_10 ,\classify_0_reg_931_reg[0]_i_3_n_11 }),
        .CYINIT(1'b0),
        .DI({tmp_44_reg_1827_reg_n_110,tmp_44_reg_1827_reg_n_111,tmp_44_reg_1827_reg_n_112,tmp_44_reg_1827_reg_n_113}),
        .O({\classify_0_reg_931_reg[0]_i_3_n_12 ,\classify_0_reg_931_reg[0]_i_3_n_13 ,\classify_0_reg_931_reg[0]_i_3_n_14 ,\classify_0_reg_931_reg[0]_i_3_n_15 }),
        .S({\classify_0_reg_931[0]_i_4_n_8 ,\classify_0_reg_931[0]_i_5_n_8 ,\classify_0_reg_931[0]_i_6_n_8 ,\classify_0_reg_931[0]_i_7_n_8 }));
  FDSE \classify_0_reg_931_reg[10] 
       (.C(ap_clk),
        .CE(\classify_0_reg_931[0]_i_2_n_8 ),
        .D(\classify_0_reg_931_reg[8]_i_1_n_13 ),
        .Q(classify_0_reg_931_reg[10]),
        .S(clear));
  FDSE \classify_0_reg_931_reg[11] 
       (.C(ap_clk),
        .CE(\classify_0_reg_931[0]_i_2_n_8 ),
        .D(\classify_0_reg_931_reg[8]_i_1_n_12 ),
        .Q(classify_0_reg_931_reg[11]),
        .S(clear));
  FDSE \classify_0_reg_931_reg[12] 
       (.C(ap_clk),
        .CE(\classify_0_reg_931[0]_i_2_n_8 ),
        .D(\classify_0_reg_931_reg[12]_i_1_n_15 ),
        .Q(classify_0_reg_931_reg[12]),
        .S(clear));
  CARRY4 \classify_0_reg_931_reg[12]_i_1 
       (.CI(\classify_0_reg_931_reg[8]_i_1_n_8 ),
        .CO({\classify_0_reg_931_reg[12]_i_1_n_8 ,\classify_0_reg_931_reg[12]_i_1_n_9 ,\classify_0_reg_931_reg[12]_i_1_n_10 ,\classify_0_reg_931_reg[12]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI({tmp_44_reg_1827_reg_n_98,tmp_44_reg_1827_reg_n_99,tmp_44_reg_1827_reg_n_100,tmp_44_reg_1827_reg_n_101}),
        .O({\classify_0_reg_931_reg[12]_i_1_n_12 ,\classify_0_reg_931_reg[12]_i_1_n_13 ,\classify_0_reg_931_reg[12]_i_1_n_14 ,\classify_0_reg_931_reg[12]_i_1_n_15 }),
        .S({\classify_0_reg_931[12]_i_2_n_8 ,\classify_0_reg_931[12]_i_3_n_8 ,\classify_0_reg_931[12]_i_4_n_8 ,\classify_0_reg_931[12]_i_5_n_8 }));
  FDSE \classify_0_reg_931_reg[13] 
       (.C(ap_clk),
        .CE(\classify_0_reg_931[0]_i_2_n_8 ),
        .D(\classify_0_reg_931_reg[12]_i_1_n_14 ),
        .Q(classify_0_reg_931_reg[13]),
        .S(clear));
  FDSE \classify_0_reg_931_reg[14] 
       (.C(ap_clk),
        .CE(\classify_0_reg_931[0]_i_2_n_8 ),
        .D(\classify_0_reg_931_reg[12]_i_1_n_13 ),
        .Q(classify_0_reg_931_reg[14]),
        .S(clear));
  FDSE \classify_0_reg_931_reg[15] 
       (.C(ap_clk),
        .CE(\classify_0_reg_931[0]_i_2_n_8 ),
        .D(\classify_0_reg_931_reg[12]_i_1_n_12 ),
        .Q(classify_0_reg_931_reg[15]),
        .S(clear));
  FDSE \classify_0_reg_931_reg[16] 
       (.C(ap_clk),
        .CE(\classify_0_reg_931[0]_i_2_n_8 ),
        .D(\classify_0_reg_931_reg[16]_i_1_n_15 ),
        .Q(classify_0_reg_931_reg[16]),
        .S(clear));
  CARRY4 \classify_0_reg_931_reg[16]_i_1 
       (.CI(\classify_0_reg_931_reg[12]_i_1_n_8 ),
        .CO({\classify_0_reg_931_reg[16]_i_1_n_8 ,\classify_0_reg_931_reg[16]_i_1_n_9 ,\classify_0_reg_931_reg[16]_i_1_n_10 ,\classify_0_reg_931_reg[16]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI({tmp_44_reg_1827_reg_n_94,tmp_44_reg_1827_reg_n_95,tmp_44_reg_1827_reg_n_96,tmp_44_reg_1827_reg_n_97}),
        .O({\classify_0_reg_931_reg[16]_i_1_n_12 ,\classify_0_reg_931_reg[16]_i_1_n_13 ,\classify_0_reg_931_reg[16]_i_1_n_14 ,\classify_0_reg_931_reg[16]_i_1_n_15 }),
        .S({\classify_0_reg_931[16]_i_2_n_8 ,\classify_0_reg_931[16]_i_3_n_8 ,\classify_0_reg_931[16]_i_4_n_8 ,\classify_0_reg_931[16]_i_5_n_8 }));
  FDSE \classify_0_reg_931_reg[17] 
       (.C(ap_clk),
        .CE(\classify_0_reg_931[0]_i_2_n_8 ),
        .D(\classify_0_reg_931_reg[16]_i_1_n_14 ),
        .Q(classify_0_reg_931_reg[17]),
        .S(clear));
  FDSE \classify_0_reg_931_reg[18] 
       (.C(ap_clk),
        .CE(\classify_0_reg_931[0]_i_2_n_8 ),
        .D(\classify_0_reg_931_reg[16]_i_1_n_13 ),
        .Q(classify_0_reg_931_reg[18]),
        .S(clear));
  FDSE \classify_0_reg_931_reg[19] 
       (.C(ap_clk),
        .CE(\classify_0_reg_931[0]_i_2_n_8 ),
        .D(\classify_0_reg_931_reg[16]_i_1_n_12 ),
        .Q(classify_0_reg_931_reg[19]),
        .S(clear));
  FDSE \classify_0_reg_931_reg[1] 
       (.C(ap_clk),
        .CE(\classify_0_reg_931[0]_i_2_n_8 ),
        .D(\classify_0_reg_931_reg[0]_i_3_n_14 ),
        .Q(classify_0_reg_931_reg[1]),
        .S(clear));
  FDSE \classify_0_reg_931_reg[20] 
       (.C(ap_clk),
        .CE(\classify_0_reg_931[0]_i_2_n_8 ),
        .D(\classify_0_reg_931_reg[20]_i_1_n_15 ),
        .Q(classify_0_reg_931_reg[20]),
        .S(clear));
  CARRY4 \classify_0_reg_931_reg[20]_i_1 
       (.CI(\classify_0_reg_931_reg[16]_i_1_n_8 ),
        .CO({\classify_0_reg_931_reg[20]_i_1_n_8 ,\classify_0_reg_931_reg[20]_i_1_n_9 ,\classify_0_reg_931_reg[20]_i_1_n_10 ,\classify_0_reg_931_reg[20]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI({tmp_44_reg_1827_reg_n_94,tmp_44_reg_1827_reg_n_94,tmp_44_reg_1827_reg_n_94,tmp_44_reg_1827_reg_n_94}),
        .O({\classify_0_reg_931_reg[20]_i_1_n_12 ,\classify_0_reg_931_reg[20]_i_1_n_13 ,\classify_0_reg_931_reg[20]_i_1_n_14 ,\classify_0_reg_931_reg[20]_i_1_n_15 }),
        .S({\classify_0_reg_931[20]_i_2_n_8 ,\classify_0_reg_931[20]_i_3_n_8 ,\classify_0_reg_931[20]_i_4_n_8 ,\classify_0_reg_931[20]_i_5_n_8 }));
  FDSE \classify_0_reg_931_reg[21] 
       (.C(ap_clk),
        .CE(\classify_0_reg_931[0]_i_2_n_8 ),
        .D(\classify_0_reg_931_reg[20]_i_1_n_14 ),
        .Q(classify_0_reg_931_reg[21]),
        .S(clear));
  FDSE \classify_0_reg_931_reg[22] 
       (.C(ap_clk),
        .CE(\classify_0_reg_931[0]_i_2_n_8 ),
        .D(\classify_0_reg_931_reg[20]_i_1_n_13 ),
        .Q(classify_0_reg_931_reg[22]),
        .S(clear));
  FDSE \classify_0_reg_931_reg[23] 
       (.C(ap_clk),
        .CE(\classify_0_reg_931[0]_i_2_n_8 ),
        .D(\classify_0_reg_931_reg[20]_i_1_n_12 ),
        .Q(classify_0_reg_931_reg[23]),
        .S(clear));
  FDSE \classify_0_reg_931_reg[24] 
       (.C(ap_clk),
        .CE(\classify_0_reg_931[0]_i_2_n_8 ),
        .D(\classify_0_reg_931_reg[24]_i_1_n_15 ),
        .Q(classify_0_reg_931_reg[24]),
        .S(clear));
  CARRY4 \classify_0_reg_931_reg[24]_i_1 
       (.CI(\classify_0_reg_931_reg[20]_i_1_n_8 ),
        .CO({\NLW_classify_0_reg_931_reg[24]_i_1_CO_UNCONNECTED [3:1],\classify_0_reg_931_reg[24]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp_44_reg_1827_reg_n_94}),
        .O({\NLW_classify_0_reg_931_reg[24]_i_1_O_UNCONNECTED [3:2],\classify_0_reg_931_reg[24]_i_1_n_14 ,\classify_0_reg_931_reg[24]_i_1_n_15 }),
        .S({1'b0,1'b0,\classify_0_reg_931[24]_i_2_n_8 ,\classify_0_reg_931[24]_i_3_n_8 }));
  FDSE \classify_0_reg_931_reg[25] 
       (.C(ap_clk),
        .CE(\classify_0_reg_931[0]_i_2_n_8 ),
        .D(\classify_0_reg_931_reg[24]_i_1_n_14 ),
        .Q(classify_0_reg_931_reg[25]),
        .S(clear));
  FDRE \classify_0_reg_931_reg[2] 
       (.C(ap_clk),
        .CE(\classify_0_reg_931[0]_i_2_n_8 ),
        .D(\classify_0_reg_931_reg[0]_i_3_n_13 ),
        .Q(classify_0_reg_931_reg[2]),
        .R(clear));
  FDRE \classify_0_reg_931_reg[3] 
       (.C(ap_clk),
        .CE(\classify_0_reg_931[0]_i_2_n_8 ),
        .D(\classify_0_reg_931_reg[0]_i_3_n_12 ),
        .Q(classify_0_reg_931_reg[3]),
        .R(clear));
  FDSE \classify_0_reg_931_reg[4] 
       (.C(ap_clk),
        .CE(\classify_0_reg_931[0]_i_2_n_8 ),
        .D(\classify_0_reg_931_reg[4]_i_1_n_15 ),
        .Q(classify_0_reg_931_reg[4]),
        .S(clear));
  CARRY4 \classify_0_reg_931_reg[4]_i_1 
       (.CI(\classify_0_reg_931_reg[0]_i_3_n_8 ),
        .CO({\classify_0_reg_931_reg[4]_i_1_n_8 ,\classify_0_reg_931_reg[4]_i_1_n_9 ,\classify_0_reg_931_reg[4]_i_1_n_10 ,\classify_0_reg_931_reg[4]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI({tmp_44_reg_1827_reg_n_106,tmp_44_reg_1827_reg_n_107,tmp_44_reg_1827_reg_n_108,tmp_44_reg_1827_reg_n_109}),
        .O({\classify_0_reg_931_reg[4]_i_1_n_12 ,\classify_0_reg_931_reg[4]_i_1_n_13 ,\classify_0_reg_931_reg[4]_i_1_n_14 ,\classify_0_reg_931_reg[4]_i_1_n_15 }),
        .S({\classify_0_reg_931[4]_i_2_n_8 ,\classify_0_reg_931[4]_i_3_n_8 ,\classify_0_reg_931[4]_i_4_n_8 ,\classify_0_reg_931[4]_i_5_n_8 }));
  FDSE \classify_0_reg_931_reg[5] 
       (.C(ap_clk),
        .CE(\classify_0_reg_931[0]_i_2_n_8 ),
        .D(\classify_0_reg_931_reg[4]_i_1_n_14 ),
        .Q(classify_0_reg_931_reg[5]),
        .S(clear));
  FDSE \classify_0_reg_931_reg[6] 
       (.C(ap_clk),
        .CE(\classify_0_reg_931[0]_i_2_n_8 ),
        .D(\classify_0_reg_931_reg[4]_i_1_n_13 ),
        .Q(classify_0_reg_931_reg[6]),
        .S(clear));
  FDSE \classify_0_reg_931_reg[7] 
       (.C(ap_clk),
        .CE(\classify_0_reg_931[0]_i_2_n_8 ),
        .D(\classify_0_reg_931_reg[4]_i_1_n_12 ),
        .Q(classify_0_reg_931_reg[7]),
        .S(clear));
  FDSE \classify_0_reg_931_reg[8] 
       (.C(ap_clk),
        .CE(\classify_0_reg_931[0]_i_2_n_8 ),
        .D(\classify_0_reg_931_reg[8]_i_1_n_15 ),
        .Q(classify_0_reg_931_reg[8]),
        .S(clear));
  CARRY4 \classify_0_reg_931_reg[8]_i_1 
       (.CI(\classify_0_reg_931_reg[4]_i_1_n_8 ),
        .CO({\classify_0_reg_931_reg[8]_i_1_n_8 ,\classify_0_reg_931_reg[8]_i_1_n_9 ,\classify_0_reg_931_reg[8]_i_1_n_10 ,\classify_0_reg_931_reg[8]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI({tmp_44_reg_1827_reg_n_102,tmp_44_reg_1827_reg_n_103,tmp_44_reg_1827_reg_n_104,tmp_44_reg_1827_reg_n_105}),
        .O({\classify_0_reg_931_reg[8]_i_1_n_12 ,\classify_0_reg_931_reg[8]_i_1_n_13 ,\classify_0_reg_931_reg[8]_i_1_n_14 ,\classify_0_reg_931_reg[8]_i_1_n_15 }),
        .S({\classify_0_reg_931[8]_i_2_n_8 ,\classify_0_reg_931[8]_i_3_n_8 ,\classify_0_reg_931[8]_i_4_n_8 ,\classify_0_reg_931[8]_i_5_n_8 }));
  FDSE \classify_0_reg_931_reg[9] 
       (.C(ap_clk),
        .CE(\classify_0_reg_931[0]_i_2_n_8 ),
        .D(\classify_0_reg_931_reg[8]_i_1_n_14 ),
        .Q(classify_0_reg_931_reg[9]),
        .S(clear));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_descriptor0_V descriptor0_V_U
       (.ADDRARDADDR(descriptor0_V_address0),
        .CO(grp_normalizeHisto0_fu_1019_n_62),
        .DI({grp_normalizeHisto0_fu_1019_n_30,grp_normalizeHisto0_fu_1019_n_31,grp_normalizeHisto0_fu_1019_n_32}),
        .DOADO(descriptor0_V_q0),
        .O({grp_normalizeHisto0_fu_1019_n_63,grp_normalizeHisto0_fu_1019_n_64,grp_normalizeHisto0_fu_1019_n_65}),
        .Q(grp_computeHistogram0_fu_955_descriptor_V_address1),
        .S({descriptor0_V_U_n_23,descriptor0_V_U_n_24,descriptor0_V_U_n_25}),
        .WEA(descriptor0_V_we0),
        .WEBWE(descriptor0_V_ce1),
        .ap_clk(ap_clk),
        .descriptor0_V_ce0(descriptor0_V_ce0),
        .descriptor0_V_we1(descriptor0_V_we1),
        .p_shl5_cast_fu_415_p1(p_shl5_cast_fu_415_p1),
        .ram_reg(grp_computeHistogram0_fu_955_n_203),
        .ram_reg_0({grp_computeHistogram0_fu_955_n_205,grp_normalizeHisto0_fu_1019_n_24}),
        .\tmp_118_reg_2476_reg[11] (descriptor0_V_U_n_39),
        .\tmp_118_reg_2476_reg[14] ({descriptor0_V_U_n_40,descriptor0_V_U_n_41,descriptor0_V_U_n_42}),
        .\tmp_118_reg_2476_reg[14]_0 (grp_computeHistogram0_fu_955_descriptor_V_d1),
        .tmp_23_fu_419_p2(tmp_23_fu_419_p2),
        .\tmp_26_reg_685_reg[0] (tmp_24_fu_443_p2),
        .\tmp_28_reg_689_reg[0] (descriptor0_V_U_n_34),
        .\tmp_28_reg_689_reg[0]_0 (descriptor0_V_U_n_36),
        .\tmp_28_reg_689_reg[0]_1 (descriptor0_V_U_n_43),
        .\tmp_29_reg_693_reg[0] ({descriptor0_V_U_n_26,descriptor0_V_U_n_27,descriptor0_V_U_n_28}),
        .\tmp_29_reg_693_reg[0]_0 (descriptor0_V_U_n_33),
        .\tmp_31_reg_697_reg[0] (tmp_31_fu_546_p2),
        .\tmp_33_reg_705_reg[0] ({descriptor0_V_U_n_29,descriptor0_V_U_n_30,descriptor0_V_U_n_31}),
        .\tmp_33_reg_705_reg[0]_0 (descriptor0_V_U_n_32),
        .\tmp_33_reg_705_reg[0]_1 (descriptor0_V_U_n_35),
        .\tmp_35_reg_650_reg[10] ({grp_normalizeHisto0_fu_1019_n_70,grp_normalizeHisto0_fu_1019_n_71,grp_normalizeHisto0_fu_1019_n_72,grp_normalizeHisto0_fu_1019_n_73}),
        .\tmp_35_reg_650_reg[14] ({grp_normalizeHisto0_fu_1019_n_74,grp_normalizeHisto0_fu_1019_n_75,grp_normalizeHisto0_fu_1019_n_76,grp_normalizeHisto0_fu_1019_n_77}),
        .\tmp_35_reg_650_reg[18] ({grp_normalizeHisto0_fu_1019_n_78,grp_normalizeHisto0_fu_1019_n_79,grp_normalizeHisto0_fu_1019_n_80,grp_normalizeHisto0_fu_1019_n_81}),
        .\tmp_35_reg_650_reg[22] ({grp_normalizeHisto0_fu_1019_n_82,grp_normalizeHisto0_fu_1019_n_83,grp_normalizeHisto0_fu_1019_n_84,grp_normalizeHisto0_fu_1019_n_85}),
        .\tmp_35_reg_650_reg[26] ({grp_normalizeHisto0_fu_1019_n_25,grp_normalizeHisto0_fu_1019_n_26,grp_normalizeHisto0_fu_1019_n_27,grp_normalizeHisto0_fu_1019_n_28}),
        .\tmp_35_reg_650_reg[26]_0 (grp_normalizeHisto0_fu_1019_n_29),
        .\tmp_35_reg_650_reg[26]_1 (grp_normalizeHisto0_fu_1019_n_33),
        .\tmp_35_reg_650_reg[6] ({grp_normalizeHisto0_fu_1019_n_66,grp_normalizeHisto0_fu_1019_n_67,grp_normalizeHisto0_fu_1019_n_68,grp_normalizeHisto0_fu_1019_n_69}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_descriptor0_V_0 descriptor1_V_U
       (.ADDRARDADDR(descriptor1_V_address0),
        .CO(descriptor1_V_U_n_23),
        .DI({grp_normalizeHisto1_fu_1026_n_145,grp_normalizeHisto1_fu_1026_n_146,grp_normalizeHisto1_fu_1026_n_147}),
        .DOADO(descriptor1_V_q0),
        .O({grp_normalizeHisto1_fu_1026_n_110,grp_normalizeHisto1_fu_1026_n_111,grp_normalizeHisto1_fu_1026_n_112,grp_normalizeHisto1_fu_1026_n_113}),
        .Q(grp_computeHistogram1_fu_987_descriptor_V_address1),
        .S(grp_computeHistogram1_fu_987_n_257),
        .WEA(descriptor1_V_we0),
        .WEBWE(descriptor1_V_ce1),
        .ap_clk(ap_clk),
        .descriptor1_V_ce0(descriptor1_V_ce0),
        .descriptor1_V_we1(descriptor1_V_we1),
        .p_shl2_cast_fu_415_p1(p_shl2_cast_fu_415_p1),
        .ram_reg(grp_computeHistogram1_fu_987_n_258),
        .ram_reg_0(grp_computeHistogram1_fu_987_n_259),
        .ram_reg_1(grp_computeHistogram1_fu_987_n_260),
        .\tmp_10_reg_685_reg[0] (descriptor1_V_U_n_39),
        .\tmp_10_reg_685_reg[0]_0 (grp_normalizeHisto1_fu_1026_n_23),
        .tmp_11_fu_490_p2(tmp_11_fu_490_p2),
        .\tmp_12_reg_689_reg[0] (tmp_8_fu_443_p2),
        .\tmp_12_reg_689_reg[0]_0 (descriptor1_V_U_n_43),
        .\tmp_12_reg_689_reg[0]_1 (grp_normalizeHisto1_fu_1026_n_27),
        .\tmp_13_reg_693_reg[0] ({descriptor1_V_U_n_28,descriptor1_V_U_n_29,descriptor1_V_U_n_30}),
        .\tmp_13_reg_693_reg[0]_0 (descriptor1_V_U_n_35),
        .\tmp_13_reg_693_reg[0]_1 (descriptor1_V_U_n_42),
        .\tmp_13_reg_693_reg[0]_2 (grp_normalizeHisto1_fu_1026_n_26),
        .\tmp_15_reg_697_reg[0] (descriptor1_V_U_n_41),
        .\tmp_15_reg_697_reg[0]_0 (grp_normalizeHisto1_fu_1026_n_25),
        .tmp_16_reg_7010(tmp_16_reg_7010),
        .\tmp_16_reg_701_reg[0] (descriptor1_V_U_n_40),
        .\tmp_16_reg_701_reg[0]_0 (grp_normalizeHisto1_fu_1026_n_24),
        .\tmp_17_reg_705_reg[0] ({descriptor1_V_U_n_25,descriptor1_V_U_n_26,descriptor1_V_U_n_27}),
        .\tmp_17_reg_705_reg[0]_0 ({descriptor1_V_U_n_31,descriptor1_V_U_n_32,descriptor1_V_U_n_33}),
        .\tmp_17_reg_705_reg[0]_1 (descriptor1_V_U_n_34),
        .\tmp_17_reg_705_reg[0]_2 (descriptor1_V_U_n_37),
        .\tmp_5_reg_650_reg[10] ({grp_normalizeHisto1_fu_1026_n_94,grp_normalizeHisto1_fu_1026_n_95,grp_normalizeHisto1_fu_1026_n_96,grp_normalizeHisto1_fu_1026_n_97}),
        .\tmp_5_reg_650_reg[14] ({grp_normalizeHisto1_fu_1026_n_98,grp_normalizeHisto1_fu_1026_n_99,grp_normalizeHisto1_fu_1026_n_100,grp_normalizeHisto1_fu_1026_n_101}),
        .\tmp_5_reg_650_reg[18] ({grp_normalizeHisto1_fu_1026_n_102,grp_normalizeHisto1_fu_1026_n_103,grp_normalizeHisto1_fu_1026_n_104,grp_normalizeHisto1_fu_1026_n_105}),
        .\tmp_5_reg_650_reg[22] ({grp_normalizeHisto1_fu_1026_n_106,grp_normalizeHisto1_fu_1026_n_107,grp_normalizeHisto1_fu_1026_n_108,grp_normalizeHisto1_fu_1026_n_109}),
        .\tmp_5_reg_650_reg[24] (tmp_13_fu_516_p2),
        .\tmp_5_reg_650_reg[26] (grp_normalizeHisto1_fu_1026_n_114),
        .\tmp_5_reg_650_reg[26]_0 (grp_normalizeHisto1_fu_1026_n_57),
        .\tmp_5_reg_650_reg[26]_1 (grp_normalizeHisto1_fu_1026_n_86),
        .\tmp_5_reg_650_reg[26]_2 (tmp_6_fu_402_p2),
        .\tmp_5_reg_650_reg[26]_3 (tmp_16_fu_565_p2),
        .\tmp_5_reg_650_reg[2] ({grp_normalizeHisto1_fu_1026_n_87,grp_normalizeHisto1_fu_1026_n_88,grp_normalizeHisto1_fu_1026_n_89}),
        .\tmp_5_reg_650_reg[6] ({grp_normalizeHisto1_fu_1026_n_90,grp_normalizeHisto1_fu_1026_n_91,grp_normalizeHisto1_fu_1026_n_92,grp_normalizeHisto1_fu_1026_n_93}),
        .\tmp_6_reg_677_reg[0] (descriptor1_V_U_n_36),
        .tmp_7_fu_419_p2(tmp_7_fu_419_p2),
        .\tmp_85_reg_2476_reg[11] (descriptor1_V_U_n_44),
        .\tmp_85_reg_2476_reg[14] ({descriptor1_V_U_n_45,descriptor1_V_U_n_46,descriptor1_V_U_n_47}),
        .\tmp_85_reg_2476_reg[14]_0 (grp_computeHistogram1_fu_987_descriptor_V_d1),
        .tmp_9_fu_449_p2(tmp_9_fu_449_p2));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \exitcond_flatten1_reg_1665[0]_i_1 
       (.I0(indvar_flatten8_phi_fu_901_p4[4]),
        .I1(indvar_flatten8_phi_fu_901_p4[3]),
        .I2(indvar_flatten8_phi_fu_901_p4[7]),
        .I3(indvar_flatten8_phi_fu_901_p4[8]),
        .I4(\exitcond_flatten1_reg_1665[0]_i_2_n_8 ),
        .I5(\exitcond_flatten1_reg_1665[0]_i_3_n_8 ),
        .O(exitcond_flatten1_fu_1257_p2));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \exitcond_flatten1_reg_1665[0]_i_2 
       (.I0(indvar_flatten8_reg_897[1]),
        .I1(indvar_flatten_next9_reg_1669_reg__0[1]),
        .I2(indvar_flatten8_reg_897[0]),
        .I3(\p_sum2_cast_mid2_v_v_s_reg_1679[4]_i_3_n_8 ),
        .I4(indvar_flatten_next9_reg_1669_reg__0[0]),
        .O(\exitcond_flatten1_reg_1665[0]_i_2_n_8 ));
  LUT6 #(
    .INIT(64'hBABFFAFFBFBFFFFF)) 
    \exitcond_flatten1_reg_1665[0]_i_3 
       (.I0(\indvar_flatten_next9_reg_1669[9]_i_4_n_8 ),
        .I1(indvar_flatten_next9_reg_1669_reg__0[9]),
        .I2(\p_sum2_cast_mid2_v_v_s_reg_1679[4]_i_3_n_8 ),
        .I3(indvar_flatten8_reg_897[9]),
        .I4(indvar_flatten_next9_reg_1669_reg__0[2]),
        .I5(indvar_flatten8_reg_897[2]),
        .O(\exitcond_flatten1_reg_1665[0]_i_3_n_8 ));
  FDRE \exitcond_flatten1_reg_1665_reg[0] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(exitcond_flatten1_fu_1257_p2),
        .Q(\exitcond_flatten1_reg_1665_reg_n_8_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \exitcond_flatten_reg_1588[0]_i_1 
       (.I0(indvar_flatten_phi_fu_867_p4[3]),
        .I1(indvar_flatten_phi_fu_867_p4[4]),
        .I2(indvar_flatten_phi_fu_867_p4[7]),
        .I3(indvar_flatten_phi_fu_867_p4[8]),
        .I4(\exitcond_flatten_reg_1588[0]_i_2_n_8 ),
        .I5(\exitcond_flatten_reg_1588[0]_i_3_n_8 ),
        .O(exitcond_flatten_fu_1081_p2));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \exitcond_flatten_reg_1588[0]_i_2 
       (.I0(indvar_flatten_reg_863[1]),
        .I1(indvar_flatten_next_reg_1592_reg__0[1]),
        .I2(indvar_flatten_reg_863[0]),
        .I3(\tmp_mid2_v_v_reg_1602[4]_i_3_n_8 ),
        .I4(indvar_flatten_next_reg_1592_reg__0[0]),
        .O(\exitcond_flatten_reg_1588[0]_i_2_n_8 ));
  LUT6 #(
    .INIT(64'hBABFFAFFBFBFFFFF)) 
    \exitcond_flatten_reg_1588[0]_i_3 
       (.I0(\indvar_flatten_next_reg_1592[9]_i_4_n_8 ),
        .I1(indvar_flatten_next_reg_1592_reg__0[9]),
        .I2(\tmp_mid2_v_v_reg_1602[4]_i_3_n_8 ),
        .I3(indvar_flatten_reg_863[9]),
        .I4(indvar_flatten_next_reg_1592_reg__0[2]),
        .I5(indvar_flatten_reg_863[2]),
        .O(\exitcond_flatten_reg_1588[0]_i_3_n_8 ));
  FDRE \exitcond_flatten_reg_1588_reg[0] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(exitcond_flatten_fu_1081_p2),
        .Q(\exitcond_flatten_reg_1588_reg_n_8_[0] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_computeHistogram0 grp_computeHistogram0_fu_955
       (.ADDRARDADDR(sum0_address0),
        .ADDRBWRADDR({grp_computeHistogram1_fu_987_n_317,grp_computeHistogram1_fu_987_n_318,grp_computeHistogram1_fu_987_n_319,grp_computeHistogram1_fu_987_n_320,grp_computeHistogram1_fu_987_n_321,grp_computeHistogram1_fu_987_n_322,grp_computeHistogram1_fu_987_n_323,grp_computeHistogram1_fu_987_n_324}),
        .CO(tmp_71_fu_1735_p2),
        .D(ap_NS_fsm[8:7]),
        .DOADO({descriptor0_V_q0[14],descriptor0_V_q0[12:0]}),
        .DOBDO(lut23_q0),
        .E(image_buffer0_9_ce0),
        .Q(abs2_reg_2377),
        .S({grp_computeHistogram1_fu_987_n_29,grp_computeHistogram1_fu_987_n_30,grp_computeHistogram1_fu_987_n_31,grp_computeHistogram1_fu_987_n_32}),
        .WEA(descriptor0_V_we0),
        .WEBWE(descriptor0_V_ce1),
        .\abs_reg_2393_reg[7]_0 (abs_reg_2393),
        .\ap_CS_fsm_reg[4]_0 ({grp_computeHistogram1_fu_987_ap_ready,grp_computeHistogram1_fu_987_n_177}),
        .\ap_CS_fsm_reg[9] ({ap_CS_fsm_state56,ap_CS_fsm_state54,ap_CS_fsm_state53}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter23_reg(ap_enable_reg_pp0_iter23_reg_n_8),
        .ap_enable_reg_pp0_iter23_reg_0(hog_INPUT_IMAGE_m_axi_U_n_15),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .\ap_pipeline_reg_pp0_iter6_tmp_65_reg_2360_reg[7] ({grp_computeHistogram1_fu_987_n_12,grp_computeHistogram1_fu_987_n_13,grp_computeHistogram1_fu_987_n_14,grp_computeHistogram1_fu_987_n_15,grp_computeHistogram1_fu_987_n_16,grp_computeHistogram1_fu_987_n_17,grp_computeHistogram1_fu_987_n_18,grp_computeHistogram1_fu_987_n_19}),
        .\ap_pipeline_reg_pp0_iter7_abs2_reg_2377_reg[7] (ap_pipeline_reg_pp0_iter7_abs2_reg_2377),
        .\ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_0 (ap_pipeline_reg_pp0_iter7_abs_reg_2393),
        .\ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_1 ({grp_computeHistogram1_fu_987_n_41,grp_computeHistogram1_fu_987_n_42,grp_computeHistogram1_fu_987_n_43,grp_computeHistogram1_fu_987_n_44}),
        .\ap_pipeline_reg_pp0_iter7_tmp_67_reg_2348_reg[7] ({grp_computeHistogram1_fu_987_n_20,grp_computeHistogram1_fu_987_n_21,grp_computeHistogram1_fu_987_n_22,grp_computeHistogram1_fu_987_n_23,grp_computeHistogram1_fu_987_n_24,grp_computeHistogram1_fu_987_n_25,grp_computeHistogram1_fu_987_n_26,grp_computeHistogram1_fu_987_n_27}),
        .ap_pipeline_reg_pp0_iter7_tmp_reg_618(ap_pipeline_reg_pp0_iter7_tmp_reg_618),
        .\ap_pipeline_reg_pp0_iter8_abs2_reg_2377_reg[7] (ap_pipeline_reg_pp0_iter8_abs2_reg_2377),
        .\ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0 (ap_pipeline_reg_pp0_iter8_abs_reg_2393),
        .ap_reg_grp_computeHistogram0_fu_955_ap_start(ap_reg_grp_computeHistogram0_fu_955_ap_start),
        .ap_reg_grp_computeHistogram0_fu_955_ap_start_reg(grp_computeHistogram0_fu_955_n_183),
        .ap_reg_grp_computeHistogram1_fu_987_ap_start(ap_reg_grp_computeHistogram1_fu_987_ap_start),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .descriptor0_V_ce0(descriptor0_V_ce0),
        .descriptor0_V_we1(descriptor0_V_we1),
        .descriptor_V_address1(grp_computeHistogram0_fu_955_descriptor_V_address1),
        .descriptor_V_d1(grp_computeHistogram0_fu_955_descriptor_V_d1),
        .grp_normalizeHisto0_fu_1019_descriptor_V_ce0(grp_normalizeHisto0_fu_1019_descriptor_V_ce0),
        .grp_normalizeHisto0_fu_1019_sum_address0(grp_normalizeHisto0_fu_1019_sum_address0),
        .\i1_reg_848_reg[1]_0 (ap_CS_fsm_state3_0),
        .image_buffer0_0_address0(image_buffer0_0_address0[4:1]),
        .image_buffer0_10_address0(image_buffer0_10_address0),
        .image_buffer0_11_address0(image_buffer0_11_address0),
        .image_buffer0_12_address0(image_buffer0_12_address0),
        .image_buffer0_13_address0(image_buffer0_13_address0),
        .image_buffer0_14_address0(image_buffer0_14_address0),
        .image_buffer0_15_address0(image_buffer0_15_address0),
        .image_buffer0_16_address0(image_buffer0_16_address0),
        .image_buffer0_1_address0(image_buffer0_1_address0),
        .image_buffer0_2_address0(image_buffer0_2_address0),
        .image_buffer0_3_address0(image_buffer0_3_address0),
        .image_buffer0_4_address0(image_buffer0_4_address0),
        .image_buffer0_5_address0(image_buffer0_5_address0),
        .image_buffer0_6_address0(image_buffer0_6_address0),
        .image_buffer0_7_address0(image_buffer0_7_address0),
        .image_buffer0_8_address0(image_buffer0_8_address0),
        .image_buffer0_9_address0(image_buffer0_9_address0),
        .image_buffer_16_address1(grp_computeHistogram0_fu_955_image_buffer_16_address1),
        .lut01_ce0(lut01_ce0),
        .lut12_ce0(lut12_ce0),
        .lut23_ce0(lut23_ce0),
        .lut34_ce0(lut34_ce0),
        .p_0_in(\hog_image_buffer0_1_ram_U/p_0_in_28 ),
        .p_0_in_0(\hog_image_buffer0_1_ram_U/p_0_in_30 ),
        .p_0_in_1(\hog_image_buffer0_1_ram_U/p_0_in_29 ),
        .p_0_in_10(\hog_image_buffer0_1_ram_U/p_0_in_21 ),
        .p_0_in_11(\hog_image_buffer0_1_ram_U/p_0_in_25 ),
        .p_0_in_12(\hog_image_buffer0_1_ram_U/p_0_in_22 ),
        .p_0_in_13(\hog_image_buffer0_1_ram_U/p_0_in_26 ),
        .p_0_in_14(\hog_image_buffer0_1_ram_U/p_0_in_27 ),
        .p_0_in_2(\hog_image_buffer0_1_ram_U/p_0_in_19 ),
        .p_0_in_3(\hog_image_buffer0_1_ram_U/p_0_in_23 ),
        .p_0_in_4(\hog_image_buffer0_1_ram_U/p_0_in_20 ),
        .p_0_in_5(\hog_image_buffer0_1_ram_U/p_0_in_24 ),
        .p_0_in_6(\hog_image_buffer0_1_ram_U/p_0_in_33 ),
        .p_0_in_7(\hog_image_buffer0_1_ram_U/p_0_in_34 ),
        .p_0_in_8(\hog_image_buffer0_1_ram_U/p_0_in_32 ),
        .p_0_in_9(\hog_image_buffer0_1_ram_U/p_0_in_31 ),
        .\q0_reg[0] (image_buffer0_10_ce0),
        .\q0_reg[0]_0 (image_buffer0_11_ce0),
        .\q0_reg[0]_1 (image_buffer0_13_ce0),
        .\q0_reg[0]_10 (image_buffer0_8_ce0),
        .\q0_reg[0]_11 (image_buffer0_12_ce0),
        .\q0_reg[0]_12 (image_buffer0_4_ce0),
        .\q0_reg[0]_13 (image_buffer0_14_ce0),
        .\q0_reg[0]_2 (image_buffer0_15_ce0),
        .\q0_reg[0]_3 (image_buffer0_3_ce0),
        .\q0_reg[0]_4 (image_buffer0_7_ce0),
        .\q0_reg[0]_5 (image_buffer0_6_ce0),
        .\q0_reg[0]_6 (image_buffer0_5_ce0),
        .\q0_reg[0]_7 (image_buffer0_1_ce0),
        .\q0_reg[0]_8 (image_buffer0_2_ce0),
        .\q0_reg[0]_9 (image_buffer0_16_ce0),
        .\q0_reg[7] (grp_computeHistogram0_fu_955_n_21),
        .\q0_reg[7]_0 (grp_computeHistogram0_fu_955_n_28),
        .\q0_reg[7]_1 (grp_computeHistogram0_fu_955_n_35),
        .\q0_reg[7]_10 (grp_computeHistogram0_fu_955_n_98),
        .\q0_reg[7]_11 (grp_computeHistogram0_fu_955_n_105),
        .\q0_reg[7]_12 (grp_computeHistogram0_fu_955_n_112),
        .\q0_reg[7]_13 (grp_computeHistogram0_fu_955_n_119),
        .\q0_reg[7]_14 (grp_computeHistogram0_fu_955_n_126),
        .\q0_reg[7]_15 (image_buffer0_0_ce0),
        .\q0_reg[7]_16 (image_buffer0_2_q0),
        .\q0_reg[7]_17 (image_buffer0_17_q0),
        .\q0_reg[7]_18 (image_buffer0_1_q0),
        .\q0_reg[7]_19 (image_buffer0_16_q0),
        .\q0_reg[7]_2 (grp_computeHistogram0_fu_955_n_42),
        .\q0_reg[7]_20 (image_buffer0_12_q0),
        .\q0_reg[7]_21 (image_buffer0_14_q0),
        .\q0_reg[7]_22 (image_buffer0_10_q0),
        .\q0_reg[7]_23 (image_buffer0_0_q0),
        .\q0_reg[7]_24 (image_buffer0_15_q0),
        .\q0_reg[7]_25 (image_buffer0_8_q0),
        .\q0_reg[7]_26 (image_buffer0_4_q0),
        .\q0_reg[7]_27 (image_buffer0_6_q0),
        .\q0_reg[7]_28 (image_buffer0_13_q0),
        .\q0_reg[7]_29 (image_buffer0_11_q0),
        .\q0_reg[7]_3 (grp_computeHistogram0_fu_955_n_49),
        .\q0_reg[7]_30 (image_buffer0_9_q0),
        .\q0_reg[7]_31 (image_buffer0_5_q0),
        .\q0_reg[7]_32 (image_buffer0_7_q0),
        .\q0_reg[7]_33 (image_buffer0_3_q0),
        .\q0_reg[7]_4 (grp_computeHistogram0_fu_955_n_56),
        .\q0_reg[7]_5 (grp_computeHistogram0_fu_955_n_63),
        .\q0_reg[7]_6 (grp_computeHistogram0_fu_955_n_70),
        .\q0_reg[7]_7 (grp_computeHistogram0_fu_955_n_77),
        .\q0_reg[7]_8 (grp_computeHistogram0_fu_955_n_84),
        .\q0_reg[7]_9 (grp_computeHistogram0_fu_955_n_91),
        .\q1_reg[0] (image_buffer0_15_ce1),
        .\q1_reg[6] (grp_computeHistogram0_fu_955_n_139),
        .\q1_reg[7] (grp_computeHistogram0_fu_955_n_138),
        .\q1_reg[7]_0 (grp_computeHistogram0_fu_955_n_140),
        .\q1_reg[7]_1 (grp_computeHistogram0_fu_955_n_148),
        .\q1_reg[7]_10 (image_buffer0_4_q1),
        .\q1_reg[7]_11 (image_buffer0_6_q1),
        .\q1_reg[7]_12 (image_buffer0_2_q1),
        .\q1_reg[7]_13 (image_buffer0_15_q1),
        .\q1_reg[7]_14 (image_buffer0_11_q1),
        .\q1_reg[7]_15 (image_buffer0_13_q1),
        .\q1_reg[7]_16 (image_buffer0_9_q1),
        .\q1_reg[7]_17 (image_buffer0_7_q1),
        .\q1_reg[7]_18 (image_buffer0_3_q1),
        .\q1_reg[7]_19 (image_buffer0_5_q1),
        .\q1_reg[7]_2 (grp_computeHistogram0_fu_955_n_152),
        .\q1_reg[7]_3 (grp_computeHistogram0_fu_955_n_153),
        .\q1_reg[7]_4 (image_buffer0_1_q1),
        .\q1_reg[7]_5 (image_buffer0_16_q1),
        .\q1_reg[7]_6 (image_buffer0_12_q1),
        .\q1_reg[7]_7 (image_buffer0_14_q1),
        .\q1_reg[7]_8 (image_buffer0_10_q1),
        .\q1_reg[7]_9 (image_buffer0_8_q1),
        .ram_reg(sum0_we0),
        .ram_reg_0(descriptor0_V_address0),
        .ram_reg_1(sum0_ce1),
        .ram_reg_2(descriptor0_V_U_n_39),
        .ram_reg_3({descriptor0_V_U_n_40,descriptor0_V_U_n_41,descriptor0_V_U_n_42}),
        .\reg_1232_reg[7]_0 (reg_1232),
        .sum0_we1(sum0_we1),
        .sum_addr_2_reg_1953(sum_addr_2_reg_1953),
        .sum_address1(grp_computeHistogram0_fu_955_sum_address1),
        .sum_d1(grp_computeHistogram0_fu_955_sum_d1),
        .sum_q0(sum0_q0),
        .\tmp1_reg_639_reg[5] ({tmp1_reg_639,grp_normalizeHisto0_fu_1019_descriptor_V_address0}),
        .\tmp_26_reg_685_reg[0] (grp_computeHistogram0_fu_955_n_203),
        .\tmp_28_reg_689_reg[0] (grp_computeHistogram0_fu_955_n_202),
        .\tmp_28_reg_689_reg[0]_0 (grp_computeHistogram0_fu_955_n_204),
        .\tmp_28_reg_689_reg[0]_1 (grp_computeHistogram0_fu_955_n_206),
        .\tmp_31_reg_697_reg[0] (grp_computeHistogram0_fu_955_n_205),
        .\tmp_33_reg_705_reg[0] (grp_computeHistogram0_fu_955_n_201),
        .\tmp_40_reg_1655_reg[5] (tmp_40_reg_1655),
        .\tmp_66_reg_2400_reg[0] (lut01_q0),
        .\tmp_70_reg_2418_reg[0] (tmp_70_fu_1740_p2),
        .\tmp_72_reg_2436_reg[0] (tmp_72_fu_1757_p2),
        .\tmp_73_reg_2427_reg[0] (tmp_73_fu_1748_p2),
        .tmp_74_fu_1775_p2(tmp_74_fu_1775_p2),
        .tmp_75_fu_1766_p2(tmp_75_fu_1766_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_computeHistogram1 grp_computeHistogram1_fu_987
       (.ADDRARDADDR(sum1_address0),
        .ADDRBWRADDR(grp_computeHistogram1_fu_987_sum_address1),
        .CO(tmp_71_fu_1735_p2),
        .D(sum1_q0),
        .DOADO({descriptor1_V_q0[14],descriptor1_V_q0[12:0]}),
        .DOBDO(lut23_q0),
        .E(image_buffer1_9_ce0),
        .Q(ap_pipeline_reg_pp0_iter7_abs2_reg_2377),
        .S({grp_computeHistogram1_fu_987_n_29,grp_computeHistogram1_fu_987_n_30,grp_computeHistogram1_fu_987_n_31,grp_computeHistogram1_fu_987_n_32}),
        .WEA(descriptor1_V_we0),
        .WEBWE(descriptor1_V_ce1),
        .\ap_CS_fsm_reg[0]_0 ({grp_computeHistogram1_fu_987_ap_ready,ap_CS_fsm_state3_1,grp_computeHistogram1_fu_987_n_177}),
        .\ap_CS_fsm_reg[9] ({ap_CS_fsm_state56,ap_CS_fsm_state54,ap_CS_fsm_state53}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4_2),
        .ap_enable_reg_pp1_iter23_reg(ap_enable_reg_pp1_iter23_reg_n_8),
        .ap_enable_reg_pp1_iter23_reg_0(hog_INPUT_IMAGE_m_axi_U_n_41),
        .\ap_pipeline_reg_pp0_iter7_abs2_reg_2377_reg[7]_0 (abs2_reg_2377),
        .\ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_0 (abs_reg_2393),
        .ap_pipeline_reg_pp0_iter7_tmp_reg_618(ap_pipeline_reg_pp0_iter7_tmp_reg_618_4),
        .\ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0 (ap_pipeline_reg_pp0_iter7_abs_reg_2393),
        .ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[0]),
        .\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 (hog_INPUT_IMAGE_m_axi_U_n_96),
        .\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[4]__0 (image_buffer1_0_U_n_9),
        .ap_reg_grp_computeHistogram1_fu_987_ap_start(ap_reg_grp_computeHistogram1_fu_987_ap_start),
        .ap_reg_grp_computeHistogram1_fu_987_ap_start_reg(grp_computeHistogram1_fu_987_n_214),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .descriptor1_V_ce0(descriptor1_V_ce0),
        .descriptor1_V_we1(descriptor1_V_we1),
        .grp_normalizeHisto1_fu_1026_descriptor_V_ce0(grp_normalizeHisto1_fu_1026_descriptor_V_ce0),
        .grp_normalizeHisto1_fu_1026_sum_address0(grp_normalizeHisto1_fu_1026_sum_address0),
        .image_buffer1_0_address0(image_buffer1_0_address0[4:1]),
        .image_buffer1_10_address0(image_buffer1_10_address0),
        .image_buffer1_11_address0(image_buffer1_11_address0),
        .image_buffer1_12_address0(image_buffer1_12_address0),
        .image_buffer1_13_address0(image_buffer1_13_address0),
        .image_buffer1_14_address0(image_buffer1_14_address0),
        .image_buffer1_15_address0(image_buffer1_15_address0),
        .image_buffer1_16_address0(image_buffer1_16_address0),
        .image_buffer1_1_address0(image_buffer1_1_address0),
        .image_buffer1_2_address0(image_buffer1_2_address0),
        .image_buffer1_3_address0(image_buffer1_3_address0),
        .image_buffer1_4_address0(image_buffer1_4_address0),
        .image_buffer1_5_address0(image_buffer1_5_address0),
        .image_buffer1_6_address0(image_buffer1_6_address0),
        .image_buffer1_7_address0(image_buffer1_7_address0),
        .image_buffer1_8_address0(image_buffer1_8_address0),
        .image_buffer1_9_address0(image_buffer1_9_address0),
        .lut01_ce0(lut01_ce0),
        .lut12_ce0(lut12_ce0),
        .lut23_ce0(lut23_ce0),
        .lut34_ce0(lut34_ce0),
        .p_0_in(\hog_image_buffer0_1_ram_U/p_0_in ),
        .p_0_in_0(\hog_image_buffer0_1_ram_U/p_0_in_18 ),
        .p_0_in_1(\hog_image_buffer0_1_ram_U/p_0_in_5 ),
        .p_0_in_10(\hog_image_buffer0_1_ram_U/p_0_in_13 ),
        .p_0_in_11(\hog_image_buffer0_1_ram_U/p_0_in_10 ),
        .p_0_in_12(\hog_image_buffer0_1_ram_U/p_0_in_12 ),
        .p_0_in_13(\hog_image_buffer0_1_ram_U/p_0_in_11 ),
        .p_0_in_2(\hog_image_buffer0_1_ram_U/p_0_in_17 ),
        .p_0_in_3(\hog_image_buffer0_1_ram_U/p_0_in_6 ),
        .p_0_in_4(\hog_image_buffer0_1_ram_U/p_0_in_16 ),
        .p_0_in_5(\hog_image_buffer0_1_ram_U/p_0_in_7 ),
        .p_0_in_6(\hog_image_buffer0_1_ram_U/p_0_in_15 ),
        .p_0_in_7(\hog_image_buffer0_1_ram_U/p_0_in_8 ),
        .p_0_in_8(\hog_image_buffer0_1_ram_U/p_0_in_14 ),
        .p_0_in_9(\hog_image_buffer0_1_ram_U/p_0_in_9 ),
        .q0_reg({grp_computeHistogram1_fu_987_n_12,grp_computeHistogram1_fu_987_n_13,grp_computeHistogram1_fu_987_n_14,grp_computeHistogram1_fu_987_n_15,grp_computeHistogram1_fu_987_n_16,grp_computeHistogram1_fu_987_n_17,grp_computeHistogram1_fu_987_n_18,grp_computeHistogram1_fu_987_n_19}),
        .\q0_reg[0] (image_buffer1_10_ce0),
        .\q0_reg[0]_0 (image_buffer1_11_ce0),
        .\q0_reg[0]_1 (image_buffer1_13_ce0),
        .\q0_reg[0]_10 (image_buffer1_8_ce0),
        .\q0_reg[0]_11 (image_buffer1_12_ce0),
        .\q0_reg[0]_12 (image_buffer1_4_ce0),
        .\q0_reg[0]_13 (image_buffer1_14_ce0),
        .\q0_reg[0]_2 (image_buffer1_15_ce0),
        .\q0_reg[0]_3 (image_buffer1_3_ce0),
        .\q0_reg[0]_4 (image_buffer1_7_ce0),
        .\q0_reg[0]_5 (image_buffer1_6_ce0),
        .\q0_reg[0]_6 (image_buffer1_5_ce0),
        .\q0_reg[0]_7 (image_buffer1_1_ce0),
        .\q0_reg[0]_8 (image_buffer1_2_ce0),
        .\q0_reg[0]_9 (image_buffer1_16_ce0),
        .\q0_reg[7]_0 (grp_computeHistogram1_fu_987_n_61),
        .\q0_reg[7]_1 (grp_computeHistogram1_fu_987_n_68),
        .\q0_reg[7]_10 (grp_computeHistogram1_fu_987_n_131),
        .\q0_reg[7]_11 (grp_computeHistogram1_fu_987_n_138),
        .\q0_reg[7]_12 (grp_computeHistogram1_fu_987_n_145),
        .\q0_reg[7]_13 (grp_computeHistogram1_fu_987_n_152),
        .\q0_reg[7]_14 (grp_computeHistogram1_fu_987_n_159),
        .\q0_reg[7]_15 (grp_computeHistogram1_fu_987_n_166),
        .\q0_reg[7]_16 (image_buffer1_0_ce0),
        .\q0_reg[7]_17 (image_buffer1_2_q0),
        .\q0_reg[7]_18 (image_buffer1_17_q0),
        .\q0_reg[7]_19 (image_buffer1_1_q0),
        .\q0_reg[7]_2 (grp_computeHistogram1_fu_987_n_75),
        .\q0_reg[7]_20 (image_buffer1_16_q0),
        .\q0_reg[7]_21 (image_buffer1_12_q0),
        .\q0_reg[7]_22 (image_buffer1_14_q0),
        .\q0_reg[7]_23 (image_buffer1_10_q0),
        .\q0_reg[7]_24 (image_buffer1_0_q0),
        .\q0_reg[7]_25 (image_buffer1_15_q0),
        .\q0_reg[7]_26 (image_buffer1_8_q0),
        .\q0_reg[7]_27 (image_buffer1_4_q0),
        .\q0_reg[7]_28 (image_buffer1_6_q0),
        .\q0_reg[7]_29 (image_buffer1_13_q0),
        .\q0_reg[7]_3 (grp_computeHistogram1_fu_987_n_82),
        .\q0_reg[7]_30 (image_buffer1_11_q0),
        .\q0_reg[7]_31 (image_buffer1_9_q0),
        .\q0_reg[7]_32 (image_buffer1_5_q0),
        .\q0_reg[7]_33 (image_buffer1_7_q0),
        .\q0_reg[7]_34 (image_buffer1_3_q0),
        .\q0_reg[7]_4 (grp_computeHistogram1_fu_987_n_89),
        .\q0_reg[7]_5 (grp_computeHistogram1_fu_987_n_96),
        .\q0_reg[7]_6 (grp_computeHistogram1_fu_987_n_103),
        .\q0_reg[7]_7 (grp_computeHistogram1_fu_987_n_110),
        .\q0_reg[7]_8 (grp_computeHistogram1_fu_987_n_117),
        .\q0_reg[7]_9 (grp_computeHistogram1_fu_987_n_124),
        .q0_reg_0({grp_computeHistogram1_fu_987_n_20,grp_computeHistogram1_fu_987_n_21,grp_computeHistogram1_fu_987_n_22,grp_computeHistogram1_fu_987_n_23,grp_computeHistogram1_fu_987_n_24,grp_computeHistogram1_fu_987_n_25,grp_computeHistogram1_fu_987_n_26,grp_computeHistogram1_fu_987_n_27}),
        .q0_reg_1({grp_computeHistogram1_fu_987_n_317,grp_computeHistogram1_fu_987_n_318,grp_computeHistogram1_fu_987_n_319,grp_computeHistogram1_fu_987_n_320,grp_computeHistogram1_fu_987_n_321,grp_computeHistogram1_fu_987_n_322,grp_computeHistogram1_fu_987_n_323,grp_computeHistogram1_fu_987_n_324}),
        .q0_reg_2(tmp_73_fu_1748_p2),
        .q0_reg_3(tmp_72_fu_1757_p2),
        .q0_reg_4(tmp_70_fu_1740_p2),
        .q0_reg_5(lut01_q0),
        .q0_reg_7__s_port_(grp_computeHistogram1_fu_987_n_56),
        .\q1_reg[6] (grp_computeHistogram1_fu_987_n_179),
        .\q1_reg[7] (grp_computeHistogram1_fu_987_n_178),
        .\q1_reg[7]_0 (grp_computeHistogram1_fu_987_n_180),
        .\q1_reg[7]_1 (grp_computeHistogram1_fu_987_n_187),
        .\q1_reg[7]_10 (image_buffer1_8_q1),
        .\q1_reg[7]_11 (image_buffer1_4_q1),
        .\q1_reg[7]_12 (image_buffer1_6_q1),
        .\q1_reg[7]_13 (image_buffer1_2_q1),
        .\q1_reg[7]_14 (image_buffer1_15_q1),
        .\q1_reg[7]_15 (image_buffer1_11_q1),
        .\q1_reg[7]_16 (image_buffer1_13_q1),
        .\q1_reg[7]_17 (image_buffer1_9_q1),
        .\q1_reg[7]_18 (image_buffer1_7_q1),
        .\q1_reg[7]_19 (image_buffer1_3_q1),
        .\q1_reg[7]_2 (grp_computeHistogram1_fu_987_n_191),
        .\q1_reg[7]_20 (image_buffer1_5_q1),
        .\q1_reg[7]_3 (grp_computeHistogram1_fu_987_n_192),
        .\q1_reg[7]_4 (image_buffer1_16_ce1),
        .\q1_reg[7]_5 (image_buffer1_1_q1),
        .\q1_reg[7]_6 (image_buffer1_16_q1),
        .\q1_reg[7]_7 (image_buffer1_12_q1),
        .\q1_reg[7]_8 (image_buffer1_14_q1),
        .\q1_reg[7]_9 (image_buffer1_10_q1),
        .ram_reg(sum1_we0),
        .ram_reg_0(descriptor1_V_address0),
        .ram_reg_1(sum1_ce1),
        .ram_reg_2(grp_computeHistogram1_fu_987_descriptor_V_address1),
        .ram_reg_3(grp_computeHistogram1_fu_987_descriptor_V_d1),
        .ram_reg_4(descriptor1_V_U_n_44),
        .ram_reg_5({descriptor1_V_U_n_45,descriptor1_V_U_n_46,descriptor1_V_U_n_47}),
        .sum1_we1(sum1_we1),
        .sum_addr_1_reg_1953(sum_addr_1_reg_1953),
        .sum_d1(grp_computeHistogram1_fu_987_sum_d1),
        .\tmp1_reg_639_reg[5] ({tmp1_reg_639_3,grp_normalizeHisto1_fu_1026_descriptor_V_address0}),
        .\tmp_12_reg_689_reg[0] (grp_computeHistogram1_fu_987_n_257),
        .\tmp_12_reg_689_reg[0]_0 (grp_computeHistogram1_fu_987_n_258),
        .\tmp_12_reg_689_reg[0]_1 (grp_computeHistogram1_fu_987_n_260),
        .\tmp_15_reg_697_reg[0] (grp_computeHistogram1_fu_987_n_259),
        .\tmp_17_reg_705_reg[0] (grp_computeHistogram1_fu_987_n_255),
        .\tmp_67_reg_2348_reg[7]_0 (reg_1232),
        .\tmp_6_reg_677_reg[0] (grp_computeHistogram1_fu_987_n_256),
        .\tmp_72_reg_2436_reg[0]_0 ({grp_computeHistogram1_fu_987_n_41,grp_computeHistogram1_fu_987_n_42,grp_computeHistogram1_fu_987_n_43,grp_computeHistogram1_fu_987_n_44}),
        .tmp_74_fu_1775_p2(tmp_74_fu_1775_p2),
        .\tmp_74_reg_2450_reg[0]_0 (ap_pipeline_reg_pp0_iter8_abs_reg_2393),
        .tmp_75_fu_1766_p2(tmp_75_fu_1766_p2),
        .\tmp_75_reg_2445_reg[0]_0 (ap_pipeline_reg_pp0_iter8_abs2_reg_2377),
        .\tmp_79_reg_2214_reg[0]_0 (grp_computeHistogram1_fu_987_image_buffer_16_address1),
        .\tmp_s_reg_1732_reg[5] (tmp_s_reg_1732));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_normalizeHisto0 grp_normalizeHisto0_fu_1019
       (.CO(grp_normalizeHisto0_fu_1019_n_62),
        .DI({grp_normalizeHisto0_fu_1019_n_30,grp_normalizeHisto0_fu_1019_n_31,grp_normalizeHisto0_fu_1019_n_32}),
        .DIADI(grp_normalizeHisto0_fu_1019_normalized_V_d1),
        .DOADO(descriptor0_V_q0),
        .O({grp_normalizeHisto0_fu_1019_n_63,grp_normalizeHisto0_fu_1019_n_64,grp_normalizeHisto0_fu_1019_n_65}),
        .Q({ap_CS_fsm_state56,ap_CS_fsm_state55,ap_CS_fsm_state54}),
        .S({grp_computeHistogram0_fu_955_n_204,descriptor0_V_U_n_43}),
        .WEA(normalized0_V_we1),
        .\ap_CS_fsm_reg[0]_0 ({grp_normalizeHisto0_fu_1019_ap_ready,grp_normalizeHisto0_fu_1019_n_89}),
        .\ap_CS_fsm_reg[2]_0 (ap_CS_fsm_state3_0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .ap_enable_reg_pp0_iter8_reg_0(grp_normalizeHisto0_fu_1019_n_23),
        .ap_enable_reg_pp2_iter5_reg_grp_normalizeHisto0_fu_1019_ap_enable_reg_pp0_iter4_reg_r(ap_enable_reg_pp2_iter5_reg_grp_normalizeHisto0_fu_1019_ap_enable_reg_pp0_iter4_reg_r_n_8),
        .ap_enable_reg_pp2_iter6_reg(grp_normalizeHisto0_fu_1019_n_91),
        .ap_pipeline_reg_pp0_iter7_tmp_reg_618(ap_pipeline_reg_pp0_iter7_tmp_reg_618),
        .ap_reg_grp_normalizeHisto0_fu_1019_ap_start(ap_reg_grp_normalizeHisto0_fu_1019_ap_start),
        .ap_reg_grp_normalizeHisto0_fu_1019_ap_start_reg(grp_normalizeHisto0_fu_1019_n_90),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_normalizeHisto0_fu_1019_descriptor_V_ce0(grp_normalizeHisto0_fu_1019_descriptor_V_ce0),
        .grp_normalizeHisto0_fu_1019_sum_address0(grp_normalizeHisto0_fu_1019_sum_address0),
        .ram_reg(grp_normalizeHisto0_fu_1019_normalized_V_address1),
        .ram_reg_0(tmp_24_fu_443_p2),
        .ram_reg_1(tmp_31_fu_546_p2),
        .ram_reg_10({descriptor0_V_U_n_23,descriptor0_V_U_n_24,descriptor0_V_U_n_25}),
        .ram_reg_11(descriptor0_V_U_n_35),
        .ram_reg_2(descriptor0_V_U_n_34),
        .ram_reg_3(grp_computeHistogram0_fu_955_n_202),
        .ram_reg_4({descriptor0_V_U_n_26,descriptor0_V_U_n_27,descriptor0_V_U_n_28}),
        .ram_reg_5(descriptor0_V_U_n_33),
        .ram_reg_6(grp_computeHistogram0_fu_955_n_206),
        .ram_reg_7({descriptor0_V_U_n_29,descriptor0_V_U_n_30,descriptor0_V_U_n_31}),
        .ram_reg_8(descriptor0_V_U_n_32),
        .ram_reg_9(grp_computeHistogram0_fu_955_n_201),
        .sum0_ce0(sum0_ce0),
        .sum_q0(sum0_q0),
        .\tmp_21_reg_660_reg[5]_0 ({tmp1_reg_639,grp_normalizeHisto0_fu_1019_descriptor_V_address0}),
        .tmp_23_fu_419_p2(tmp_23_fu_419_p2),
        .\tmp_28_reg_689_reg[0]_0 (grp_normalizeHisto0_fu_1019_n_33),
        .\tmp_31_reg_697_reg[0]_0 (grp_normalizeHisto0_fu_1019_n_24),
        .\tmp_31_reg_697_reg[0]_1 ({grp_normalizeHisto0_fu_1019_n_25,grp_normalizeHisto0_fu_1019_n_26,grp_normalizeHisto0_fu_1019_n_27,grp_normalizeHisto0_fu_1019_n_28}),
        .\tmp_31_reg_697_reg[0]_2 (grp_normalizeHisto0_fu_1019_n_29),
        .\tmp_31_reg_697_reg[0]_3 ({grp_normalizeHisto0_fu_1019_n_66,grp_normalizeHisto0_fu_1019_n_67,grp_normalizeHisto0_fu_1019_n_68,grp_normalizeHisto0_fu_1019_n_69}),
        .\tmp_31_reg_697_reg[0]_4 ({grp_normalizeHisto0_fu_1019_n_70,grp_normalizeHisto0_fu_1019_n_71,grp_normalizeHisto0_fu_1019_n_72,grp_normalizeHisto0_fu_1019_n_73}),
        .\tmp_31_reg_697_reg[0]_5 ({grp_normalizeHisto0_fu_1019_n_74,grp_normalizeHisto0_fu_1019_n_75,grp_normalizeHisto0_fu_1019_n_76,grp_normalizeHisto0_fu_1019_n_77}),
        .\tmp_31_reg_697_reg[0]_6 ({grp_normalizeHisto0_fu_1019_n_78,grp_normalizeHisto0_fu_1019_n_79,grp_normalizeHisto0_fu_1019_n_80,grp_normalizeHisto0_fu_1019_n_81}),
        .\tmp_31_reg_697_reg[0]_7 ({grp_normalizeHisto0_fu_1019_n_82,grp_normalizeHisto0_fu_1019_n_83,grp_normalizeHisto0_fu_1019_n_84,grp_normalizeHisto0_fu_1019_n_85}),
        .\tmp_33_reg_705_reg[0]_0 (p_shl5_cast_fu_415_p1),
        .\tmp_35_reg_650_reg[5]_0 (descriptor0_V_U_n_36));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_normalizeHisto1 grp_normalizeHisto1_fu_1026
       (.CO(descriptor1_V_U_n_23),
        .D(sum1_q0),
        .DI({grp_normalizeHisto1_fu_1026_n_145,grp_normalizeHisto1_fu_1026_n_146,grp_normalizeHisto1_fu_1026_n_147}),
        .DIADI(grp_normalizeHisto1_fu_1026_normalized_V_d1),
        .DOADO(descriptor1_V_q0),
        .E(ap_enable_reg_pp2_iter00),
        .O({grp_normalizeHisto1_fu_1026_n_110,grp_normalizeHisto1_fu_1026_n_111,grp_normalizeHisto1_fu_1026_n_112,grp_normalizeHisto1_fu_1026_n_113}),
        .Q({ap_CS_fsm_pp2_stage0,ap_CS_fsm_state56,ap_CS_fsm_state55,ap_CS_fsm_state54}),
        .SR(i_i_reg_943),
        .WEA(normalized1_V_we1),
        .\ap_CS_fsm_reg[10] (ap_NS_fsm[10:9]),
        .\ap_CS_fsm_reg[2]_0 (ap_CS_fsm_state3_1),
        .\ap_CS_fsm_reg[2]_1 ({grp_normalizeHisto0_fu_1019_ap_ready,grp_normalizeHisto0_fu_1019_n_89}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4_2),
        .ap_enable_reg_pp0_iter7_reg_r(grp_normalizeHisto0_fu_1019_n_23),
        .ap_enable_reg_pp2_iter0(ap_enable_reg_pp2_iter0),
        .ap_enable_reg_pp2_iter0_reg(grp_normalizeHisto1_fu_1026_n_154),
        .ap_enable_reg_pp2_iter1(ap_enable_reg_pp2_iter1),
        .ap_enable_reg_pp2_iter1_reg(grp_normalizeHisto1_fu_1026_n_157),
        .ap_enable_reg_pp2_iter6_reg(\ap_CS_fsm[10]_i_2_n_8 ),
        .ap_enable_reg_pp2_iter7(ap_enable_reg_pp2_iter7),
        .ap_pipeline_reg_pp0_iter7_tmp_reg_618(ap_pipeline_reg_pp0_iter7_tmp_reg_618_4),
        .ap_pipeline_reg_pp2_iter6_tmp_i_reg_1748(ap_pipeline_reg_pp2_iter6_tmp_i_reg_1748),
        .ap_reg_grp_normalizeHisto0_fu_1019_ap_start(ap_reg_grp_normalizeHisto0_fu_1019_ap_start),
        .ap_reg_grp_normalizeHisto1_fu_1026_ap_start(ap_reg_grp_normalizeHisto1_fu_1026_ap_start),
        .ap_reg_grp_normalizeHisto1_fu_1026_ap_start_reg(grp_normalizeHisto1_fu_1026_n_153),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .clear(clear),
        .grp_normalizeHisto1_fu_1026_descriptor_V_ce0(grp_normalizeHisto1_fu_1026_descriptor_V_ce0),
        .grp_normalizeHisto1_fu_1026_sum_address0(grp_normalizeHisto1_fu_1026_sum_address0),
        .ram_reg(grp_normalizeHisto1_fu_1026_n_23),
        .ram_reg_0(grp_normalizeHisto1_fu_1026_n_24),
        .ram_reg_1(grp_normalizeHisto1_fu_1026_n_25),
        .ram_reg_10(descriptor1_V_U_n_34),
        .ram_reg_11(grp_computeHistogram1_fu_987_n_255),
        .ram_reg_12({descriptor1_V_U_n_25,descriptor1_V_U_n_26,descriptor1_V_U_n_27}),
        .ram_reg_13(descriptor1_V_U_n_37),
        .ram_reg_14(tmp_8_fu_443_p2),
        .ram_reg_2(grp_normalizeHisto1_fu_1026_n_26),
        .ram_reg_3(grp_normalizeHisto1_fu_1026_n_27),
        .ram_reg_4(grp_normalizeHisto1_fu_1026_normalized_V_address1),
        .ram_reg_5(descriptor1_V_U_n_36),
        .ram_reg_6(grp_computeHistogram1_fu_987_n_256),
        .ram_reg_7({descriptor1_V_U_n_28,descriptor1_V_U_n_29,descriptor1_V_U_n_30}),
        .ram_reg_8(descriptor1_V_U_n_35),
        .ram_reg_9({descriptor1_V_U_n_31,descriptor1_V_U_n_32,descriptor1_V_U_n_33}),
        .sum1_ce0(sum1_ce0),
        .\tmp_10_reg_685_reg[0]_0 (descriptor1_V_U_n_39),
        .tmp_11_fu_490_p2(tmp_11_fu_490_p2),
        .\tmp_12_reg_689_reg[0]_0 (grp_normalizeHisto1_fu_1026_n_57),
        .\tmp_12_reg_689_reg[0]_1 (grp_normalizeHisto1_fu_1026_n_86),
        .\tmp_12_reg_689_reg[0]_2 (descriptor1_V_U_n_43),
        .\tmp_13_reg_693_reg[0]_0 (tmp_13_fu_516_p2),
        .\tmp_13_reg_693_reg[0]_1 (descriptor1_V_U_n_42),
        .\tmp_15_reg_697_reg[0]_0 ({grp_normalizeHisto1_fu_1026_n_87,grp_normalizeHisto1_fu_1026_n_88,grp_normalizeHisto1_fu_1026_n_89}),
        .\tmp_15_reg_697_reg[0]_1 ({grp_normalizeHisto1_fu_1026_n_90,grp_normalizeHisto1_fu_1026_n_91,grp_normalizeHisto1_fu_1026_n_92,grp_normalizeHisto1_fu_1026_n_93}),
        .\tmp_15_reg_697_reg[0]_2 ({grp_normalizeHisto1_fu_1026_n_94,grp_normalizeHisto1_fu_1026_n_95,grp_normalizeHisto1_fu_1026_n_96,grp_normalizeHisto1_fu_1026_n_97}),
        .\tmp_15_reg_697_reg[0]_3 ({grp_normalizeHisto1_fu_1026_n_98,grp_normalizeHisto1_fu_1026_n_99,grp_normalizeHisto1_fu_1026_n_100,grp_normalizeHisto1_fu_1026_n_101}),
        .\tmp_15_reg_697_reg[0]_4 ({grp_normalizeHisto1_fu_1026_n_102,grp_normalizeHisto1_fu_1026_n_103,grp_normalizeHisto1_fu_1026_n_104,grp_normalizeHisto1_fu_1026_n_105}),
        .\tmp_15_reg_697_reg[0]_5 ({grp_normalizeHisto1_fu_1026_n_106,grp_normalizeHisto1_fu_1026_n_107,grp_normalizeHisto1_fu_1026_n_108,grp_normalizeHisto1_fu_1026_n_109}),
        .\tmp_15_reg_697_reg[0]_6 (grp_normalizeHisto1_fu_1026_n_114),
        .\tmp_15_reg_697_reg[0]_7 (descriptor1_V_U_n_41),
        .tmp_16_reg_7010(tmp_16_reg_7010),
        .\tmp_16_reg_701_reg[0]_0 (descriptor1_V_U_n_40),
        .\tmp_17_reg_705_reg[0]_0 (p_shl2_cast_fu_415_p1),
        .\tmp_17_reg_705_reg[0]_1 (tmp_16_fu_565_p2),
        .\tmp_4_reg_660_reg[5]_0 ({tmp1_reg_639_3,grp_normalizeHisto1_fu_1026_descriptor_V_address0}),
        .\tmp_6_reg_677_reg[0]_0 (tmp_6_fu_402_p2),
        .tmp_7_fu_419_p2(tmp_7_fu_419_p2),
        .tmp_9_fu_449_p2(tmp_9_fu_449_p2),
        .tmp_i_fu_1452_p2(tmp_i_fu_1452_p2),
        .tmp_i_reg_1748(tmp_i_reg_1748));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_CONTROL_BUS_s_axi hog_CONTROL_BUS_s_axi_U
       (.D(ap_NS_fsm[1:0]),
        .Q({ap_CS_fsm_state65,ap_CS_fsm_state55,ap_CS_fsm_state2,\ap_CS_fsm_reg_n_8_[0] }),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ce0(specs_ce0),
        .image0(image0),
        .interrupt(interrupt),
        .s_axi_CONTROL_BUS_ARADDR(s_axi_CONTROL_BUS_ARADDR),
        .s_axi_CONTROL_BUS_ARREADY(s_axi_CONTROL_BUS_ARREADY),
        .s_axi_CONTROL_BUS_ARVALID(s_axi_CONTROL_BUS_ARVALID),
        .s_axi_CONTROL_BUS_AWADDR(s_axi_CONTROL_BUS_AWADDR),
        .s_axi_CONTROL_BUS_AWREADY(s_axi_CONTROL_BUS_AWREADY),
        .s_axi_CONTROL_BUS_AWVALID(s_axi_CONTROL_BUS_AWVALID),
        .s_axi_CONTROL_BUS_BREADY(s_axi_CONTROL_BUS_BREADY),
        .s_axi_CONTROL_BUS_BVALID(s_axi_CONTROL_BUS_BVALID),
        .s_axi_CONTROL_BUS_RDATA(s_axi_CONTROL_BUS_RDATA),
        .s_axi_CONTROL_BUS_RREADY(s_axi_CONTROL_BUS_RREADY),
        .s_axi_CONTROL_BUS_RVALID(s_axi_CONTROL_BUS_RVALID),
        .s_axi_CONTROL_BUS_WDATA(s_axi_CONTROL_BUS_WDATA),
        .s_axi_CONTROL_BUS_WREADY(s_axi_CONTROL_BUS_WREADY),
        .s_axi_CONTROL_BUS_WSTRB(s_axi_CONTROL_BUS_WSTRB),
        .s_axi_CONTROL_BUS_WVALID(s_axi_CONTROL_BUS_WVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_INPUT_IMAGE_m_axi hog_INPUT_IMAGE_m_axi_U
       (.ARLEN(\^m_axi_INPUT_IMAGE_ARLEN ),
        .D(ap_NS_fsm[6:3]),
        .E(p_sum1_cast_mid2_v_reg_16350),
        .INPUT_IMAGE_RREADY(INPUT_IMAGE_RREADY),
        .\INPUT_IMAGE_addr_1_reg_1717_reg[0] (INPUT_IMAGE_addr_1_reg_17170),
        .\INPUT_IMAGE_addr_reg_1645_reg[0] (INPUT_IMAGE_addr_reg_16450),
        .\INPUT_IMAGE_addr_reg_1645_reg[31] (INPUT_IMAGE_addr_reg_1645),
        .I_RDATA(INPUT_IMAGE_RDATA),
        .I_RREADY2(I_RREADY2),
        .Q(tmp_40_reg_1655[5:4]),
        .SR(i_reg_875),
        .\ap_CS_fsm_reg[3] (hog_INPUT_IMAGE_m_axi_U_n_15),
        .\ap_CS_fsm_reg[5] (hog_INPUT_IMAGE_m_axi_U_n_41),
        .\ap_CS_fsm_reg[5]_0 ({ap_CS_fsm_pp1_stage0,ap_CS_fsm_state28,ap_CS_fsm_pp0_stage0,ap_CS_fsm_state3}),
        .ap_NS_fsm5(ap_NS_fsm5),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(hog_INPUT_IMAGE_m_axi_U_n_147),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter15(ap_enable_reg_pp0_iter15),
        .ap_enable_reg_pp0_iter1_reg(hog_INPUT_IMAGE_m_axi_U_n_146),
        .ap_enable_reg_pp0_iter1_reg_0(\ap_CS_fsm[4]_i_2_n_8 ),
        .ap_enable_reg_pp0_iter22(ap_enable_reg_pp0_iter22),
        .ap_enable_reg_pp0_iter23_reg(hog_INPUT_IMAGE_m_axi_U_n_99),
        .ap_enable_reg_pp0_iter23_reg_0(ap_enable_reg_pp0_iter23_reg_n_8),
        .ap_enable_reg_pp1_iter0(ap_enable_reg_pp1_iter0),
        .ap_enable_reg_pp1_iter0_reg(hog_INPUT_IMAGE_m_axi_U_n_153),
        .ap_enable_reg_pp1_iter1(ap_enable_reg_pp1_iter1),
        .ap_enable_reg_pp1_iter15(ap_enable_reg_pp1_iter15),
        .ap_enable_reg_pp1_iter1_reg(hog_INPUT_IMAGE_m_axi_U_n_154),
        .ap_enable_reg_pp1_iter1_reg_0(\ap_CS_fsm[6]_i_2_n_8 ),
        .ap_enable_reg_pp1_iter22(ap_enable_reg_pp1_iter22),
        .ap_enable_reg_pp1_iter23_reg(hog_INPUT_IMAGE_m_axi_U_n_100),
        .ap_enable_reg_pp1_iter23_reg_0(ap_enable_reg_pp1_iter23_reg_n_8),
        .ap_pipeline_reg_pp0_iter12_exitcond_flatten_reg_1588(ap_pipeline_reg_pp0_iter12_exitcond_flatten_reg_1588),
        .ap_pipeline_reg_pp0_iter13_exitcond_flatten_reg_1588(ap_pipeline_reg_pp0_iter13_exitcond_flatten_reg_1588),
        .ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631),
        .ap_pipeline_reg_pp1_iter11_exitcond_flatten1_reg_1665(ap_pipeline_reg_pp1_iter11_exitcond_flatten1_reg_1665),
        .ap_pipeline_reg_pp1_iter12_exitcond_flatten1_reg_1665(ap_pipeline_reg_pp1_iter12_exitcond_flatten1_reg_1665),
        .ap_pipeline_reg_pp1_iter13_exitcond_flatten1_reg_1665(ap_pipeline_reg_pp1_iter13_exitcond_flatten1_reg_1665),
        .\ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[31] (ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717),
        .ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708),
        .ap_reg_ioackin_INPUT_IMAGE_ARREADY(ap_reg_ioackin_INPUT_IMAGE_ARREADY),
        .ap_reg_ioackin_INPUT_IMAGE_ARREADY_reg(hog_INPUT_IMAGE_m_axi_U_n_139),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .exitcond_flatten1_fu_1257_p2(exitcond_flatten1_fu_1257_p2),
        .\exitcond_flatten1_reg_1665_reg[0] (\exitcond_flatten1_reg_1665_reg_n_8_[0] ),
        .exitcond_flatten_fu_1081_p2(exitcond_flatten_fu_1081_p2),
        .\exitcond_flatten_reg_1588_reg[0] (\exitcond_flatten_reg_1588_reg_n_8_[0] ),
        .image_buffer0_10_address0(image_buffer0_10_address0[5]),
        .image_buffer0_11_address0(image_buffer0_11_address0[5]),
        .image_buffer0_12_address0(image_buffer0_12_address0[5]),
        .image_buffer0_13_address0(image_buffer0_13_address0[5]),
        .image_buffer0_14_address0(image_buffer0_14_address0[5]),
        .image_buffer0_15_address0(image_buffer0_15_address0[5]),
        .image_buffer0_16_address0(image_buffer0_16_address0[5]),
        .image_buffer0_1_address0(image_buffer0_1_address0[5]),
        .image_buffer0_2_address0(image_buffer0_2_address0[5]),
        .image_buffer0_3_address0(image_buffer0_3_address0[5]),
        .image_buffer0_4_address0(image_buffer0_4_address0[5]),
        .image_buffer0_5_address0(image_buffer0_5_address0[5]),
        .image_buffer0_6_address0(image_buffer0_6_address0[5]),
        .image_buffer0_7_address0(image_buffer0_7_address0[5]),
        .image_buffer0_8_address0(image_buffer0_8_address0[5]),
        .image_buffer0_9_address0(image_buffer0_9_address0[5]),
        .image_buffer1_0_address0(image_buffer1_0_address0[5]),
        .image_buffer1_10_address0(image_buffer1_10_address0[5]),
        .image_buffer1_11_address0(image_buffer1_11_address0[5]),
        .image_buffer1_12_address0(image_buffer1_12_address0[5]),
        .image_buffer1_13_address0(image_buffer1_13_address0[5]),
        .image_buffer1_14_address0(image_buffer1_14_address0[5]),
        .image_buffer1_15_address0(image_buffer1_15_address0[5]),
        .image_buffer1_16_address0(image_buffer1_16_address0[5]),
        .image_buffer1_1_address0(image_buffer1_1_address0[5]),
        .image_buffer1_2_address0(image_buffer1_2_address0[5]),
        .image_buffer1_3_address0(image_buffer1_3_address0[5]),
        .image_buffer1_4_address0(image_buffer1_4_address0[5]),
        .image_buffer1_5_address0(image_buffer1_5_address0[5]),
        .image_buffer1_6_address0(image_buffer1_6_address0[5]),
        .image_buffer1_7_address0(image_buffer1_7_address0[5]),
        .image_buffer1_8_address0(image_buffer1_8_address0[5]),
        .image_buffer1_9_address0(image_buffer1_9_address0[5]),
        .\indvar1_mid2_reg_1674_reg[0] (ap_enable_reg_pp1_iter10),
        .\indvar1_reg_920_reg[0] (hog_INPUT_IMAGE_m_axi_U_n_150),
        .\indvar1_reg_920_reg[0]_0 (indvar1_reg_920),
        .\indvar_flatten8_reg_897_reg[0] (i4_reg_9090),
        .\indvar_flatten8_reg_897_reg[0]_0 (i4_reg_909),
        .\indvar_flatten_next9_reg_1669_reg[0] (hog_INPUT_IMAGE_m_axi_U_n_149),
        .\indvar_flatten_next9_reg_1669_reg[1] (\indvar1_mid2_reg_1674[5]_i_3_n_8 ),
        .\indvar_flatten_next_reg_1592_reg[0] (sel),
        .\indvar_flatten_next_reg_1592_reg[1] (\indvar_mid2_reg_1597[5]_i_3_n_8 ),
        .\indvar_flatten_reg_863_reg[0] (i_reg_8750),
        .\indvar_mid2_reg_1597_reg[0] (ap_enable_reg_pp0_iter10),
        .\indvar_reg_886_reg[0] (hog_INPUT_IMAGE_m_axi_U_n_143),
        .\indvar_reg_886_reg[0]_0 (indvar_reg_886),
        .m_axi_INPUT_IMAGE_ARADDR(\^m_axi_INPUT_IMAGE_ARADDR ),
        .m_axi_INPUT_IMAGE_ARREADY(m_axi_INPUT_IMAGE_ARREADY),
        .m_axi_INPUT_IMAGE_ARVALID(m_axi_INPUT_IMAGE_ARVALID),
        .m_axi_INPUT_IMAGE_RLAST({m_axi_INPUT_IMAGE_RLAST,m_axi_INPUT_IMAGE_RDATA}),
        .m_axi_INPUT_IMAGE_RREADY(m_axi_INPUT_IMAGE_RREADY),
        .m_axi_INPUT_IMAGE_RRESP(m_axi_INPUT_IMAGE_RRESP),
        .m_axi_INPUT_IMAGE_RVALID(m_axi_INPUT_IMAGE_RVALID),
        .p_0_in(\hog_image_buffer0_0_ram_U/p_0_in_36 ),
        .p_0_in_0(\hog_image_buffer0_0_ram_U/p_0_in_35 ),
        .p_0_in_1(\hog_image_buffer0_0_ram_U/p_0_in ),
        .p_0_in_10(\hog_image_buffer0_1_ram_U/p_0_in_26 ),
        .p_0_in_11(\hog_image_buffer0_1_ram_U/p_0_in_25 ),
        .p_0_in_12(\hog_image_buffer0_1_ram_U/p_0_in_24 ),
        .p_0_in_13(\hog_image_buffer0_1_ram_U/p_0_in_23 ),
        .p_0_in_14(\hog_image_buffer0_1_ram_U/p_0_in_22 ),
        .p_0_in_15(\hog_image_buffer0_1_ram_U/p_0_in_21 ),
        .p_0_in_16(\hog_image_buffer0_1_ram_U/p_0_in_20 ),
        .p_0_in_17(\hog_image_buffer0_1_ram_U/p_0_in_19 ),
        .p_0_in_18(\hog_image_buffer0_1_ram_U/p_0_in_18 ),
        .p_0_in_19(\hog_image_buffer0_1_ram_U/p_0_in_17 ),
        .p_0_in_2(\hog_image_buffer0_1_ram_U/p_0_in_34 ),
        .p_0_in_20(\hog_image_buffer0_1_ram_U/p_0_in_16 ),
        .p_0_in_21(\hog_image_buffer0_1_ram_U/p_0_in_15 ),
        .p_0_in_22(\hog_image_buffer0_1_ram_U/p_0_in_14 ),
        .p_0_in_23(\hog_image_buffer0_1_ram_U/p_0_in_13 ),
        .p_0_in_24(\hog_image_buffer0_1_ram_U/p_0_in_12 ),
        .p_0_in_25(\hog_image_buffer0_1_ram_U/p_0_in_11 ),
        .p_0_in_26(\hog_image_buffer0_1_ram_U/p_0_in_10 ),
        .p_0_in_27(\hog_image_buffer0_1_ram_U/p_0_in_9 ),
        .p_0_in_28(\hog_image_buffer0_1_ram_U/p_0_in_8 ),
        .p_0_in_29(\hog_image_buffer0_1_ram_U/p_0_in_7 ),
        .p_0_in_3(\hog_image_buffer0_1_ram_U/p_0_in_33 ),
        .p_0_in_30(\hog_image_buffer0_1_ram_U/p_0_in_6 ),
        .p_0_in_31(\hog_image_buffer0_1_ram_U/p_0_in_5 ),
        .p_0_in_32(\hog_image_buffer0_1_ram_U/p_0_in ),
        .p_0_in_4(\hog_image_buffer0_1_ram_U/p_0_in_32 ),
        .p_0_in_5(\hog_image_buffer0_1_ram_U/p_0_in_31 ),
        .p_0_in_6(\hog_image_buffer0_1_ram_U/p_0_in_30 ),
        .p_0_in_7(\hog_image_buffer0_1_ram_U/p_0_in_29 ),
        .p_0_in_8(\hog_image_buffer0_1_ram_U/p_0_in_28 ),
        .p_0_in_9(\hog_image_buffer0_1_ram_U/p_0_in_27 ),
        .p_19_in(p_19_in),
        .p_22_in(p_22_in),
        .\p_sum2_cast_mid2_v_v_2_reg_1712_reg[0] (p_sum2_cast_mid2_v_v_2_reg_17120),
        .\q0_reg[0] (hog_INPUT_IMAGE_m_axi_U_n_96),
        .\q0_reg[0]_0 (hog_INPUT_IMAGE_m_axi_U_n_101),
        .\q0_reg[0]_1 (hog_INPUT_IMAGE_m_axi_U_n_102),
        .\q0_reg[0]_2 (hog_INPUT_IMAGE_m_axi_U_n_103),
        .\q0_reg[0]_3 (hog_INPUT_IMAGE_m_axi_U_n_104),
        .\q0_reg[7] (hog_INPUT_IMAGE_m_axi_U_n_8),
        .\q0_reg[7]_0 (hog_INPUT_IMAGE_m_axi_U_n_10),
        .\q0_reg[7]_1 (hog_INPUT_IMAGE_m_axi_U_n_12),
        .\q0_reg[7]_2 (hog_INPUT_IMAGE_m_axi_U_n_54),
        .\q1_reg[0] (hog_INPUT_IMAGE_m_axi_U_n_65),
        .\q1_reg[0]_0 (hog_INPUT_IMAGE_m_axi_U_n_66),
        .\q1_reg[0]_1 (hog_INPUT_IMAGE_m_axi_U_n_67),
        .\q1_reg[0]_10 (hog_INPUT_IMAGE_m_axi_U_n_76),
        .\q1_reg[0]_11 (hog_INPUT_IMAGE_m_axi_U_n_77),
        .\q1_reg[0]_12 (hog_INPUT_IMAGE_m_axi_U_n_78),
        .\q1_reg[0]_13 (hog_INPUT_IMAGE_m_axi_U_n_79),
        .\q1_reg[0]_14 (hog_INPUT_IMAGE_m_axi_U_n_80),
        .\q1_reg[0]_15 (hog_INPUT_IMAGE_m_axi_U_n_81),
        .\q1_reg[0]_16 (hog_INPUT_IMAGE_m_axi_U_n_82),
        .\q1_reg[0]_17 (hog_INPUT_IMAGE_m_axi_U_n_83),
        .\q1_reg[0]_18 (hog_INPUT_IMAGE_m_axi_U_n_84),
        .\q1_reg[0]_19 (hog_INPUT_IMAGE_m_axi_U_n_85),
        .\q1_reg[0]_2 (hog_INPUT_IMAGE_m_axi_U_n_68),
        .\q1_reg[0]_20 (hog_INPUT_IMAGE_m_axi_U_n_86),
        .\q1_reg[0]_21 (hog_INPUT_IMAGE_m_axi_U_n_87),
        .\q1_reg[0]_22 (hog_INPUT_IMAGE_m_axi_U_n_88),
        .\q1_reg[0]_23 (hog_INPUT_IMAGE_m_axi_U_n_89),
        .\q1_reg[0]_24 (hog_INPUT_IMAGE_m_axi_U_n_90),
        .\q1_reg[0]_25 (hog_INPUT_IMAGE_m_axi_U_n_91),
        .\q1_reg[0]_26 (hog_INPUT_IMAGE_m_axi_U_n_92),
        .\q1_reg[0]_27 (hog_INPUT_IMAGE_m_axi_U_n_93),
        .\q1_reg[0]_28 (hog_INPUT_IMAGE_m_axi_U_n_94),
        .\q1_reg[0]_29 (hog_INPUT_IMAGE_m_axi_U_n_95),
        .\q1_reg[0]_3 (hog_INPUT_IMAGE_m_axi_U_n_69),
        .\q1_reg[0]_30 (hog_INPUT_IMAGE_m_axi_U_n_97),
        .\q1_reg[0]_4 (hog_INPUT_IMAGE_m_axi_U_n_70),
        .\q1_reg[0]_5 (hog_INPUT_IMAGE_m_axi_U_n_71),
        .\q1_reg[0]_6 (hog_INPUT_IMAGE_m_axi_U_n_72),
        .\q1_reg[0]_7 (hog_INPUT_IMAGE_m_axi_U_n_73),
        .\q1_reg[0]_8 (hog_INPUT_IMAGE_m_axi_U_n_74),
        .\q1_reg[0]_9 (hog_INPUT_IMAGE_m_axi_U_n_75),
        .\tmp_45_reg_1651_reg[0] (hog_INPUT_IMAGE_m_axi_U_n_140),
        .\tmp_45_reg_1651_reg[0]_0 (\tmp_45_reg_1651_reg_n_8_[0] ),
        .\tmp_49_reg_1723_reg[3] (\tmp_50_reg_1728[0]_i_3_n_8 ),
        .\tmp_49_reg_1723_reg[7] (\tmp_50_reg_1728[0]_i_2_n_8 ),
        .\tmp_50_reg_1728_reg[0] (hog_INPUT_IMAGE_m_axi_U_n_98),
        .\tmp_50_reg_1728_reg[0]_0 (\tmp_50_reg_1728_reg_n_8_[0] ),
        .\tmp_reg_1640_reg[6] (\tmp_45_reg_1651[0]_i_2_n_8 ),
        .\tmp_s_reg_1732_reg[5] (tmp_s_reg_1732[5:4]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_SPECS_s_axi hog_SPECS_s_axi_U
       (.D(specs_q0),
        .DIADI(classify_0_reg_931_reg),
        .DOADO({hog_SPECS_s_axi_U_n_8,hog_SPECS_s_axi_U_n_9,hog_SPECS_s_axi_U_n_10,hog_SPECS_s_axi_U_n_11,hog_SPECS_s_axi_U_n_12,hog_SPECS_s_axi_U_n_13,hog_SPECS_s_axi_U_n_14,hog_SPECS_s_axi_U_n_15,hog_SPECS_s_axi_U_n_16,hog_SPECS_s_axi_U_n_17,hog_SPECS_s_axi_U_n_18,hog_SPECS_s_axi_U_n_19,hog_SPECS_s_axi_U_n_20,hog_SPECS_s_axi_U_n_21,hog_SPECS_s_axi_U_n_22,hog_SPECS_s_axi_U_n_23,hog_SPECS_s_axi_U_n_24,hog_SPECS_s_axi_U_n_25,hog_SPECS_s_axi_U_n_26,hog_SPECS_s_axi_U_n_27,hog_SPECS_s_axi_U_n_28,hog_SPECS_s_axi_U_n_29,hog_SPECS_s_axi_U_n_30,hog_SPECS_s_axi_U_n_31,hog_SPECS_s_axi_U_n_32,hog_SPECS_s_axi_U_n_33,hog_SPECS_s_axi_U_n_34,hog_SPECS_s_axi_U_n_35,hog_SPECS_s_axi_U_n_36,hog_SPECS_s_axi_U_n_37,hog_SPECS_s_axi_U_n_38,hog_SPECS_s_axi_U_n_39}),
        .DOBDO({hog_SPECS_s_axi_U_n_40,hog_SPECS_s_axi_U_n_41,hog_SPECS_s_axi_U_n_42,hog_SPECS_s_axi_U_n_43,hog_SPECS_s_axi_U_n_44,hog_SPECS_s_axi_U_n_45,hog_SPECS_s_axi_U_n_46,hog_SPECS_s_axi_U_n_47,hog_SPECS_s_axi_U_n_48,hog_SPECS_s_axi_U_n_49,hog_SPECS_s_axi_U_n_50,hog_SPECS_s_axi_U_n_51,hog_SPECS_s_axi_U_n_52,hog_SPECS_s_axi_U_n_53,hog_SPECS_s_axi_U_n_54,hog_SPECS_s_axi_U_n_55,hog_SPECS_s_axi_U_n_56,hog_SPECS_s_axi_U_n_57,hog_SPECS_s_axi_U_n_58,hog_SPECS_s_axi_U_n_59,hog_SPECS_s_axi_U_n_60,hog_SPECS_s_axi_U_n_61,hog_SPECS_s_axi_U_n_62,hog_SPECS_s_axi_U_n_63,hog_SPECS_s_axi_U_n_64,hog_SPECS_s_axi_U_n_65,hog_SPECS_s_axi_U_n_66,hog_SPECS_s_axi_U_n_67,hog_SPECS_s_axi_U_n_68,hog_SPECS_s_axi_U_n_69,hog_SPECS_s_axi_U_n_70,hog_SPECS_s_axi_U_n_71}),
        .Q({ap_CS_fsm_state65,ap_CS_fsm_state55,ap_CS_fsm_state2}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .int_specs_ce1(int_specs_ce1),
        .\offset_assign_cast_reg_1742_reg[4]_i_2 (\offset_assign_cast_reg_1742_reg[4]_i_2_n_8 ),
        .\offset_assign_cast_reg_1742_reg[5]_i_2 (\offset_assign_cast_reg_1742_reg[5]_i_2_n_8 ),
        .\offset_assign_cast_reg_1742_reg[5]_i_3 (\offset_assign_cast_reg_1742_reg[5]_i_3_n_8 ),
        .\rdata_reg[0]_i_2 (\rdata_reg[0]_i_2_n_8 ),
        .\rdata_reg[10]_i_2 (\rdata_reg[10]_i_2_n_8 ),
        .\rdata_reg[11]_i_2 (\rdata_reg[11]_i_2_n_8 ),
        .\rdata_reg[12]_i_2 (\rdata_reg[12]_i_2_n_8 ),
        .\rdata_reg[13]_i_2 (\rdata_reg[13]_i_2_n_8 ),
        .\rdata_reg[14]_i_2 (\rdata_reg[14]_i_2_n_8 ),
        .\rdata_reg[15]_i_2 (\rdata_reg[15]_i_2_n_8 ),
        .\rdata_reg[16]_i_2 (\rdata_reg[16]_i_2_n_8 ),
        .\rdata_reg[17]_i_2 (\rdata_reg[17]_i_2_n_8 ),
        .\rdata_reg[18]_i_2 (\rdata_reg[18]_i_2_n_8 ),
        .\rdata_reg[19]_i_2 (\rdata_reg[19]_i_2_n_8 ),
        .\rdata_reg[1]_i_2 (\rdata_reg[1]_i_2_n_8 ),
        .\rdata_reg[20]_i_2 (\rdata_reg[20]_i_2_n_8 ),
        .\rdata_reg[21]_i_2 (\rdata_reg[21]_i_2_n_8 ),
        .\rdata_reg[22]_i_2 (\rdata_reg[22]_i_2_n_8 ),
        .\rdata_reg[23]_i_2 (\rdata_reg[23]_i_2_n_8 ),
        .\rdata_reg[24]_i_2 (\rdata_reg[24]_i_2_n_8 ),
        .\rdata_reg[25]_i_2 (\rdata_reg[25]_i_2_n_8 ),
        .\rdata_reg[26]_i_2 (\rdata_reg[26]_i_2_n_8 ),
        .\rdata_reg[27]_i_2 (\rdata_reg[27]_i_2_n_8 ),
        .\rdata_reg[28]_i_2 (\rdata_reg[28]_i_2_n_8 ),
        .\rdata_reg[29]_i_2 (\rdata_reg[29]_i_2_n_8 ),
        .\rdata_reg[2]_i_2 (\rdata_reg[2]_i_2_n_8 ),
        .\rdata_reg[30]_i_2 (\rdata_reg[30]_i_2_n_8 ),
        .\rdata_reg[31]_i_3 (\rdata_reg[31]_i_3_n_8 ),
        .\rdata_reg[31]_i_4 (\rdata_reg[31]_i_4_n_8 ),
        .\rdata_reg[3]_i_2 (\rdata_reg[3]_i_2_n_8 ),
        .\rdata_reg[4]_i_2 (\rdata_reg[4]_i_2_n_8 ),
        .\rdata_reg[5]_i_2 (\rdata_reg[5]_i_2_n_8 ),
        .\rdata_reg[6]_i_2 (\rdata_reg[6]_i_2_n_8 ),
        .\rdata_reg[7]_i_2 (\rdata_reg[7]_i_2_n_8 ),
        .\rdata_reg[8]_i_2 (\rdata_reg[8]_i_2_n_8 ),
        .\rdata_reg[9]_i_2 (\rdata_reg[9]_i_2_n_8 ),
        .s_axi_SPECS_ARADDR(s_axi_SPECS_ARADDR[4:2]),
        .s_axi_SPECS_ARREADY(s_axi_SPECS_ARREADY),
        .s_axi_SPECS_ARVALID(s_axi_SPECS_ARVALID),
        .s_axi_SPECS_AWADDR(s_axi_SPECS_AWADDR[4:2]),
        .s_axi_SPECS_AWREADY(s_axi_SPECS_AWREADY),
        .s_axi_SPECS_AWVALID(s_axi_SPECS_AWVALID),
        .s_axi_SPECS_BREADY(s_axi_SPECS_BREADY),
        .s_axi_SPECS_BVALID(s_axi_SPECS_BVALID),
        .s_axi_SPECS_RDATA(s_axi_SPECS_RDATA),
        .s_axi_SPECS_RREADY(s_axi_SPECS_RREADY),
        .s_axi_SPECS_RVALID(s_axi_SPECS_RVALID),
        .s_axi_SPECS_WDATA(s_axi_SPECS_WDATA),
        .s_axi_SPECS_WREADY(s_axi_SPECS_WREADY),
        .s_axi_SPECS_WSTRB(s_axi_SPECS_WSTRB),
        .s_axi_SPECS_WVALID(s_axi_SPECS_WVALID),
        .tmp_34_fu_1432_p2(tmp_42_fu_1438_p4),
        .\tmp_35_cast_reg_1582_reg[10]_i_2 (\tmp_35_cast_reg_1582_reg[10]_i_2_n_8 ),
        .\tmp_35_cast_reg_1582_reg[11]_i_2 (\tmp_35_cast_reg_1582_reg[11]_i_2_n_8 ),
        .\tmp_35_cast_reg_1582_reg[12]_i_2 (\tmp_35_cast_reg_1582_reg[12]_i_2_n_8 ),
        .\tmp_35_cast_reg_1582_reg[13]_i_2 (\tmp_35_cast_reg_1582_reg[13]_i_2_n_8 ),
        .\tmp_35_cast_reg_1582_reg[14]_i_2 (\tmp_35_cast_reg_1582_reg[14]_i_2_n_8 ),
        .\tmp_35_cast_reg_1582_reg[15]_i_2 (\tmp_35_cast_reg_1582_reg[15]_i_2_n_8 ),
        .\tmp_35_cast_reg_1582_reg[16]_i_2 (\tmp_35_cast_reg_1582_reg[16]_i_2_n_8 ),
        .\tmp_35_cast_reg_1582_reg[17]_i_2 (\tmp_35_cast_reg_1582_reg[17]_i_2_n_8 ),
        .\tmp_35_cast_reg_1582_reg[18]_i_2 (\tmp_35_cast_reg_1582_reg[18]_i_2_n_8 ),
        .\tmp_35_cast_reg_1582_reg[19]_i_2 (\tmp_35_cast_reg_1582_reg[19]_i_2_n_8 ),
        .\tmp_35_cast_reg_1582_reg[20]_i_2 (\tmp_35_cast_reg_1582_reg[20]_i_2_n_8 ),
        .\tmp_35_cast_reg_1582_reg[21]_i_2 (\tmp_35_cast_reg_1582_reg[21]_i_2_n_8 ),
        .\tmp_35_cast_reg_1582_reg[22]_i_2 (\tmp_35_cast_reg_1582_reg[22]_i_2_n_8 ),
        .\tmp_35_cast_reg_1582_reg[23]_i_2 (\tmp_35_cast_reg_1582_reg[23]_i_2_n_8 ),
        .\tmp_35_cast_reg_1582_reg[24]_i_2 (\tmp_35_cast_reg_1582_reg[24]_i_2_n_8 ),
        .\tmp_35_cast_reg_1582_reg[25]_i_2 (\tmp_35_cast_reg_1582_reg[25]_i_2_n_8 ),
        .\tmp_35_cast_reg_1582_reg[26]_i_2 (\tmp_35_cast_reg_1582_reg[26]_i_2_n_8 ),
        .\tmp_35_cast_reg_1582_reg[27]_i_2 (\tmp_35_cast_reg_1582_reg[27]_i_2_n_8 ),
        .\tmp_35_cast_reg_1582_reg[28]_i_2 (\tmp_35_cast_reg_1582_reg[28]_i_2_n_8 ),
        .\tmp_35_cast_reg_1582_reg[29]_i_2 (\tmp_35_cast_reg_1582_reg[29]_i_2_n_8 ),
        .\tmp_35_cast_reg_1582_reg[2]_i_2 (\tmp_35_cast_reg_1582_reg[2]_i_2_n_8 ),
        .\tmp_35_cast_reg_1582_reg[30]_i_2 (\tmp_35_cast_reg_1582_reg[30]_i_2_n_8 ),
        .\tmp_35_cast_reg_1582_reg[31]_i_2 (\tmp_35_cast_reg_1582_reg[31]_i_2_n_8 ),
        .\tmp_35_cast_reg_1582_reg[3]_i_2 (\tmp_35_cast_reg_1582_reg[3]_i_2_n_8 ),
        .\tmp_35_cast_reg_1582_reg[4]_i_2 (\tmp_35_cast_reg_1582_reg[4]_i_2_n_8 ),
        .\tmp_35_cast_reg_1582_reg[5]_i_2 (\tmp_35_cast_reg_1582_reg[5]_i_2_n_8 ),
        .\tmp_35_cast_reg_1582_reg[6]_i_2 (\tmp_35_cast_reg_1582_reg[6]_i_2_n_8 ),
        .\tmp_35_cast_reg_1582_reg[7]_i_2 (\tmp_35_cast_reg_1582_reg[7]_i_2_n_8 ),
        .\tmp_35_cast_reg_1582_reg[8]_i_2 (\tmp_35_cast_reg_1582_reg[8]_i_2_n_8 ),
        .\tmp_35_cast_reg_1582_reg[9]_i_2 (\tmp_35_cast_reg_1582_reg[9]_i_2_n_8 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_mul_10s_10s_2CeG hog_mul_10s_10s_2CeG_U59
       (.in0(weights_load_1_reg_1797),
        .out({hog_mul_10s_10s_2CeG_U59_n_8,hog_mul_10s_10s_2CeG_U59_n_9,hog_mul_10s_10s_2CeG_U59_n_10,hog_mul_10s_10s_2CeG_U59_n_11,hog_mul_10s_10s_2CeG_U59_n_12,hog_mul_10s_10s_2CeG_U59_n_13,hog_mul_10s_10s_2CeG_U59_n_14,hog_mul_10s_10s_2CeG_U59_n_15,hog_mul_10s_10s_2CeG_U59_n_16,hog_mul_10s_10s_2CeG_U59_n_17}),
        .r_V_1_reg_1822_reg({hog_mul_10s_10s_2CeG_U59_n_18,hog_mul_10s_10s_2CeG_U59_n_19,hog_mul_10s_10s_2CeG_U59_n_20,hog_mul_10s_10s_2CeG_U59_n_21,hog_mul_10s_10s_2CeG_U59_n_22,hog_mul_10s_10s_2CeG_U59_n_23,hog_mul_10s_10s_2CeG_U59_n_24,hog_mul_10s_10s_2CeG_U59_n_25,hog_mul_10s_10s_2CeG_U59_n_26,hog_mul_10s_10s_2CeG_U59_n_27}),
        .ram_reg(normalized1_V_load_reg_1792));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_mul_32s_5ns_3Bew hog_mul_32s_5ns_3Bew_U54
       (.D(p_sum1_cast_mid2_v_fu_1199_p2),
        .Q(ap_pipeline_reg_pp0_iter8_tmp_mid2_v_v_reg_1602),
        .ap_clk(ap_clk),
        .p_22_in(p_22_in),
        .\specs_load_reg_1570_reg[31] (specs_load_reg_1570),
        .\tmp_35_cast_reg_1582_reg[31] (tmp_35_cast_reg_1582));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_mul_32s_5ns_3Bew_1 hog_mul_32s_5ns_3Bew_U57
       (.D(\hog_mul_32s_5ns_3Bew_MulnS_1_U/buff2_reg ),
        .Q(specs_load_reg_1570),
        .ap_clk(ap_clk),
        .p_19_in(p_19_in),
        .p_shl6_cast_mid2_fu_1331_p1(p_shl6_cast_mid2_fu_1331_p1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_mul_mul_10ns_DeQ hog_mul_mul_10ns_DeQ_U60
       (.P(tmp_45_t_reg_1631),
        .Q(tmp_38_reg_1615),
        .ap_NS_fsm5(ap_NS_fsm5),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .p_22_in(p_22_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_mul_mul_10ns_DeQ_2 hog_mul_mul_10ns_DeQ_U61
       (.I_RREADY2(I_RREADY2),
        .P(tmp_52_t_reg_1708),
        .Q(tmp_43_reg_1697),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .p_19_in(p_19_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_urem_10ns_7nsAem hog_urem_10ns_7nsAem_U53
       (.Q(indvar_flatten_reg_863),
        .\ap_CS_fsm_reg[3] (ap_CS_fsm_pp0_stage0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .dout(grp_fu_1127_p2),
        .\exitcond_flatten_reg_1588_reg[0] (\exitcond_flatten_reg_1588_reg_n_8_[0] ),
        .\indvar_flatten_next_reg_1592_reg[9] (indvar_flatten_next_reg_1592_reg__0),
        .\loop[4].remd_tmp_reg[5][3]__0 ({indvar_flatten_phi_fu_867_p4[8:7],indvar_flatten_phi_fu_867_p4[4:3],indvar_flatten_phi_fu_867_p4[1]}),
        .p_22_in(p_22_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_urem_10ns_7nsAem_3 hog_urem_10ns_7nsAem_U55
       (.Q(tmp_38_reg_1615),
        .ap_clk(ap_clk),
        .dout(grp_fu_1181_p2),
        .p_22_in(p_22_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_urem_10ns_7nsAem_4 hog_urem_10ns_7nsAem_U56
       (.Q(indvar_flatten8_reg_897),
        .\ap_CS_fsm_reg[5] (ap_CS_fsm_pp1_stage0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter1(ap_enable_reg_pp1_iter1),
        .dout(grp_fu_1303_p2),
        .\exitcond_flatten1_reg_1665_reg[0] (\exitcond_flatten1_reg_1665_reg_n_8_[0] ),
        .\indvar_flatten_next9_reg_1669_reg[9] (indvar_flatten_next9_reg_1669_reg__0),
        .\loop[4].remd_tmp_reg[5][3]__0 ({indvar_flatten8_phi_fu_901_p4[8:7],indvar_flatten8_phi_fu_901_p4[4:3],indvar_flatten8_phi_fu_901_p4[1]}),
        .p_19_in(p_19_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_urem_10ns_7nsAem_5 hog_urem_10ns_7nsAem_U58
       (.Q(tmp_43_reg_1697),
        .ap_clk(ap_clk),
        .p_19_in(p_19_in),
        .\tmp_s_reg_1732_reg[5] (grp_fu_1357_p2));
  FDRE \i4_reg_909_reg[0] 
       (.C(ap_clk),
        .CE(i4_reg_9090),
        .D(p_sum2_cast_mid2_v_v_s_reg_1679_reg__0[0]),
        .Q(\i4_reg_909_reg_n_8_[0] ),
        .R(i4_reg_909));
  FDRE \i4_reg_909_reg[1] 
       (.C(ap_clk),
        .CE(i4_reg_9090),
        .D(p_sum2_cast_mid2_v_v_s_reg_1679_reg__0[1]),
        .Q(\i4_reg_909_reg_n_8_[1] ),
        .R(i4_reg_909));
  FDRE \i4_reg_909_reg[2] 
       (.C(ap_clk),
        .CE(i4_reg_9090),
        .D(p_sum2_cast_mid2_v_v_s_reg_1679_reg__0[2]),
        .Q(\i4_reg_909_reg_n_8_[2] ),
        .R(i4_reg_909));
  FDRE \i4_reg_909_reg[3] 
       (.C(ap_clk),
        .CE(i4_reg_9090),
        .D(p_sum2_cast_mid2_v_v_s_reg_1679_reg__0[3]),
        .Q(\i4_reg_909_reg_n_8_[3] ),
        .R(i4_reg_909));
  FDRE \i4_reg_909_reg[4] 
       (.C(ap_clk),
        .CE(i4_reg_9090),
        .D(p_sum2_cast_mid2_v_v_s_reg_1679_reg__0[4]),
        .Q(\i4_reg_909_reg_n_8_[4] ),
        .R(i4_reg_909));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    \i_3_reg_1752[0]_i_1 
       (.I0(i_3_reg_1752_reg__0[0]),
        .I1(ap_CS_fsm_pp2_stage0),
        .I2(ap_enable_reg_pp2_iter1),
        .I3(tmp_i_reg_1748),
        .I4(\i_i_reg_943_reg_n_8_[0] ),
        .O(i_3_fu_1458_p2[0]));
  LUT5 #(
    .INIT(32'h553CAA3C)) 
    \i_3_reg_1752[1]_i_1 
       (.I0(i_3_reg_1752_reg__0[0]),
        .I1(\i_i_reg_943_reg_n_8_[0] ),
        .I2(\i_i_reg_943_reg_n_8_[1] ),
        .I3(i_i_phi_fu_947_p41),
        .I4(i_3_reg_1752_reg__0[1]),
        .O(i_3_fu_1458_p2[1]));
  LUT6 #(
    .INIT(64'h57F7A70758F8A808)) 
    \i_3_reg_1752[2]_i_1 
       (.I0(i_i_cast_fu_1464_p1[0]),
        .I1(\i_i_reg_943_reg_n_8_[1] ),
        .I2(i_i_phi_fu_947_p41),
        .I3(i_3_reg_1752_reg__0[1]),
        .I4(i_3_reg_1752_reg__0[2]),
        .I5(\i_i_reg_943_reg_n_8_[2] ),
        .O(i_3_fu_1458_p2[2]));
  LUT6 #(
    .INIT(64'h551555D5AAEAAA2A)) 
    \i_3_reg_1752[3]_i_1 
       (.I0(\i_i_reg_943_reg_n_8_[3] ),
        .I1(ap_CS_fsm_pp2_stage0),
        .I2(ap_enable_reg_pp2_iter1),
        .I3(tmp_i_reg_1748),
        .I4(i_3_reg_1752_reg__0[3]),
        .I5(\i_3_reg_1752[6]_i_3_n_8 ),
        .O(\i_3_reg_1752[3]_i_1_n_8 ));
  LUT6 #(
    .INIT(64'h5A335ACCAACCAACC)) 
    \i_3_reg_1752[4]_i_1 
       (.I0(i_3_reg_1752_reg__0[4]),
        .I1(\i_i_reg_943_reg_n_8_[4] ),
        .I2(i_3_reg_1752_reg__0[3]),
        .I3(i_i_phi_fu_947_p41),
        .I4(\i_i_reg_943_reg_n_8_[3] ),
        .I5(\i_3_reg_1752[6]_i_3_n_8 ),
        .O(i_3_fu_1458_p2[4]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \i_3_reg_1752[5]_i_1 
       (.I0(\i_i_reg_943_reg_n_8_[5] ),
        .I1(i_i_phi_fu_947_p41),
        .I2(i_3_reg_1752_reg__0[5]),
        .I3(\i_3_reg_1752[5]_i_2_n_8 ),
        .I4(\i_3_reg_1752[6]_i_3_n_8 ),
        .O(i_3_fu_1458_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT5 #(
    .INIT(32'h3F553FFF)) 
    \i_3_reg_1752[5]_i_2 
       (.I0(\i_i_reg_943_reg_n_8_[3] ),
        .I1(i_3_reg_1752_reg__0[3]),
        .I2(i_3_reg_1752_reg__0[4]),
        .I3(i_i_phi_fu_947_p41),
        .I4(\i_i_reg_943_reg_n_8_[4] ),
        .O(\i_3_reg_1752[5]_i_2_n_8 ));
  LUT2 #(
    .INIT(4'h8)) 
    \i_3_reg_1752[6]_i_1 
       (.I0(ap_CS_fsm_pp2_stage0),
        .I1(ap_enable_reg_pp2_iter0),
        .O(\i_3_reg_1752[6]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \i_3_reg_1752[6]_i_2 
       (.I0(\i_i_reg_943_reg_n_8_[6] ),
        .I1(i_i_phi_fu_947_p41),
        .I2(i_3_reg_1752_reg__0[6]),
        .I3(\tmp7_reg_1757[7]_i_3_n_8 ),
        .I4(\i_3_reg_1752[6]_i_3_n_8 ),
        .O(i_3_fu_1458_p2[6]));
  LUT6 #(
    .INIT(64'hC0AAC00000000000)) 
    \i_3_reg_1752[6]_i_3 
       (.I0(\i_i_reg_943_reg_n_8_[2] ),
        .I1(i_3_reg_1752_reg__0[2]),
        .I2(i_3_reg_1752_reg__0[1]),
        .I3(i_i_phi_fu_947_p41),
        .I4(\i_i_reg_943_reg_n_8_[1] ),
        .I5(i_i_cast_fu_1464_p1[0]),
        .O(\i_3_reg_1752[6]_i_3_n_8 ));
  FDRE \i_3_reg_1752_reg[0] 
       (.C(ap_clk),
        .CE(\i_3_reg_1752[6]_i_1_n_8 ),
        .D(i_3_fu_1458_p2[0]),
        .Q(i_3_reg_1752_reg__0[0]),
        .R(1'b0));
  FDRE \i_3_reg_1752_reg[1] 
       (.C(ap_clk),
        .CE(\i_3_reg_1752[6]_i_1_n_8 ),
        .D(i_3_fu_1458_p2[1]),
        .Q(i_3_reg_1752_reg__0[1]),
        .R(1'b0));
  FDRE \i_3_reg_1752_reg[2] 
       (.C(ap_clk),
        .CE(\i_3_reg_1752[6]_i_1_n_8 ),
        .D(i_3_fu_1458_p2[2]),
        .Q(i_3_reg_1752_reg__0[2]),
        .R(1'b0));
  FDRE \i_3_reg_1752_reg[3] 
       (.C(ap_clk),
        .CE(\i_3_reg_1752[6]_i_1_n_8 ),
        .D(\i_3_reg_1752[3]_i_1_n_8 ),
        .Q(i_3_reg_1752_reg__0[3]),
        .R(1'b0));
  FDRE \i_3_reg_1752_reg[4] 
       (.C(ap_clk),
        .CE(\i_3_reg_1752[6]_i_1_n_8 ),
        .D(i_3_fu_1458_p2[4]),
        .Q(i_3_reg_1752_reg__0[4]),
        .R(1'b0));
  FDRE \i_3_reg_1752_reg[5] 
       (.C(ap_clk),
        .CE(\i_3_reg_1752[6]_i_1_n_8 ),
        .D(i_3_fu_1458_p2[5]),
        .Q(i_3_reg_1752_reg__0[5]),
        .R(1'b0));
  FDRE \i_3_reg_1752_reg[6] 
       (.C(ap_clk),
        .CE(\i_3_reg_1752[6]_i_1_n_8 ),
        .D(i_3_fu_1458_p2[6]),
        .Q(i_3_reg_1752_reg__0[6]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h40)) 
    \i_i_reg_943[6]_i_2 
       (.I0(tmp_i_reg_1748),
        .I1(ap_enable_reg_pp2_iter1),
        .I2(ap_CS_fsm_pp2_stage0),
        .O(i_i_phi_fu_947_p41));
  FDRE \i_i_reg_943_reg[0] 
       (.C(ap_clk),
        .CE(i_i_phi_fu_947_p41),
        .D(i_3_reg_1752_reg__0[0]),
        .Q(\i_i_reg_943_reg_n_8_[0] ),
        .R(i_i_reg_943));
  FDRE \i_i_reg_943_reg[1] 
       (.C(ap_clk),
        .CE(i_i_phi_fu_947_p41),
        .D(i_3_reg_1752_reg__0[1]),
        .Q(\i_i_reg_943_reg_n_8_[1] ),
        .R(i_i_reg_943));
  FDRE \i_i_reg_943_reg[2] 
       (.C(ap_clk),
        .CE(i_i_phi_fu_947_p41),
        .D(i_3_reg_1752_reg__0[2]),
        .Q(\i_i_reg_943_reg_n_8_[2] ),
        .R(i_i_reg_943));
  FDRE \i_i_reg_943_reg[3] 
       (.C(ap_clk),
        .CE(i_i_phi_fu_947_p41),
        .D(i_3_reg_1752_reg__0[3]),
        .Q(\i_i_reg_943_reg_n_8_[3] ),
        .R(i_i_reg_943));
  FDRE \i_i_reg_943_reg[4] 
       (.C(ap_clk),
        .CE(i_i_phi_fu_947_p41),
        .D(i_3_reg_1752_reg__0[4]),
        .Q(\i_i_reg_943_reg_n_8_[4] ),
        .R(i_i_reg_943));
  FDRE \i_i_reg_943_reg[5] 
       (.C(ap_clk),
        .CE(i_i_phi_fu_947_p41),
        .D(i_3_reg_1752_reg__0[5]),
        .Q(\i_i_reg_943_reg_n_8_[5] ),
        .R(i_i_reg_943));
  FDRE \i_i_reg_943_reg[6] 
       (.C(ap_clk),
        .CE(i_i_phi_fu_947_p41),
        .D(i_3_reg_1752_reg__0[6]),
        .Q(\i_i_reg_943_reg_n_8_[6] ),
        .R(i_i_reg_943));
  FDRE \i_reg_875_reg[0] 
       (.C(ap_clk),
        .CE(i_reg_8750),
        .D(tmp_mid2_v_v_reg_1602_reg__0[0]),
        .Q(\i_reg_875_reg_n_8_[0] ),
        .R(i_reg_875));
  FDRE \i_reg_875_reg[1] 
       (.C(ap_clk),
        .CE(i_reg_8750),
        .D(tmp_mid2_v_v_reg_1602_reg__0[1]),
        .Q(\i_reg_875_reg_n_8_[1] ),
        .R(i_reg_875));
  FDRE \i_reg_875_reg[2] 
       (.C(ap_clk),
        .CE(i_reg_8750),
        .D(tmp_mid2_v_v_reg_1602_reg__0[2]),
        .Q(\i_reg_875_reg_n_8_[2] ),
        .R(i_reg_875));
  FDRE \i_reg_875_reg[3] 
       (.C(ap_clk),
        .CE(i_reg_8750),
        .D(tmp_mid2_v_v_reg_1602_reg__0[3]),
        .Q(\i_reg_875_reg_n_8_[3] ),
        .R(i_reg_875));
  FDRE \i_reg_875_reg[4] 
       (.C(ap_clk),
        .CE(i_reg_8750),
        .D(tmp_mid2_v_v_reg_1602_reg__0[4]),
        .Q(\i_reg_875_reg_n_8_[4] ),
        .R(i_reg_875));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_0 image_buffer0_0_U
       (.E(image_buffer0_0_ce0),
        .Q(reg_1033),
        .ap_clk(ap_clk),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] (image_buffer0_0_q0),
        .image_buffer0_0_address0(image_buffer0_0_address0),
        .p_0_in(\hog_image_buffer0_0_ram_U/p_0_in_36 ),
        .\tmp_40_reg_1655_reg[4] (hog_INPUT_IMAGE_m_axi_U_n_8),
        .\tmp_40_reg_1655_reg[5] (hog_INPUT_IMAGE_m_axi_U_n_101));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1 image_buffer0_10_U
       (.E(image_buffer0_10_ce0),
        .Q(reg_1033),
        .\ap_CS_fsm_reg[7] (image_buffer0_15_ce1),
        .ap_clk(ap_clk),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] (image_buffer0_10_q1),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] (image_buffer0_10_q0),
        .\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 (hog_INPUT_IMAGE_m_axi_U_n_74),
        .image_buffer0_10_address0(image_buffer0_10_address0),
        .p_0_in(\hog_image_buffer0_1_ram_U/p_0_in_32 ),
        .sum_addr_2_reg_1953(sum_addr_2_reg_1953),
        .\tmp_40_reg_1655_reg[4] (grp_computeHistogram0_fu_955_n_84),
        .\x_mid2_reg_1931_reg[1]_rep (grp_computeHistogram0_fu_955_n_148),
        .\x_mid2_reg_1931_reg[2]_rep (grp_computeHistogram0_fu_955_n_153),
        .\x_mid2_reg_1931_reg[3]_rep (grp_computeHistogram0_fu_955_n_152));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_6 image_buffer0_11_U
       (.E(image_buffer0_11_ce0),
        .Q(reg_1033),
        .\ap_CS_fsm_reg[7] (image_buffer0_15_ce1),
        .ap_clk(ap_clk),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] (image_buffer0_11_q1),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] (image_buffer0_11_q0),
        .\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 (hog_INPUT_IMAGE_m_axi_U_n_71),
        .image_buffer0_11_address0(image_buffer0_11_address0),
        .p_0_in(\hog_image_buffer0_1_ram_U/p_0_in_31 ),
        .sum_addr_2_reg_1953(sum_addr_2_reg_1953),
        .\tmp_40_reg_1655_reg[4] (grp_computeHistogram0_fu_955_n_91),
        .\x_mid2_reg_1931_reg[1]_rep (grp_computeHistogram0_fu_955_n_148),
        .\x_mid2_reg_1931_reg[2]_rep (grp_computeHistogram0_fu_955_n_153),
        .\x_mid2_reg_1931_reg[3]_rep (grp_computeHistogram0_fu_955_n_152));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_7 image_buffer0_12_U
       (.E(image_buffer0_12_ce0),
        .Q(reg_1033),
        .\ap_CS_fsm_reg[7] (image_buffer0_15_ce1),
        .ap_clk(ap_clk),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] (image_buffer0_12_q1),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] (image_buffer0_12_q0),
        .\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 (hog_INPUT_IMAGE_m_axi_U_n_73),
        .image_buffer0_12_address0(image_buffer0_12_address0),
        .p_0_in(\hog_image_buffer0_1_ram_U/p_0_in_21 ),
        .sum_addr_2_reg_1953(sum_addr_2_reg_1953),
        .\tmp_40_reg_1655_reg[4] (grp_computeHistogram0_fu_955_n_98),
        .\x_mid2_reg_1931_reg[1]_rep (grp_computeHistogram0_fu_955_n_148),
        .\x_mid2_reg_1931_reg[2]_rep (grp_computeHistogram0_fu_955_n_153),
        .\x_mid2_reg_1931_reg[3]_rep (grp_computeHistogram0_fu_955_n_152));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_8 image_buffer0_13_U
       (.E(image_buffer0_13_ce0),
        .Q(reg_1033),
        .\ap_CS_fsm_reg[7] (image_buffer0_15_ce1),
        .ap_clk(ap_clk),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] (image_buffer0_13_q1),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] (image_buffer0_13_q0),
        .\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 (hog_INPUT_IMAGE_m_axi_U_n_66),
        .image_buffer0_13_address0(image_buffer0_13_address0),
        .p_0_in(\hog_image_buffer0_1_ram_U/p_0_in_25 ),
        .sum_addr_2_reg_1953(sum_addr_2_reg_1953),
        .\tmp_40_reg_1655_reg[4] (grp_computeHistogram0_fu_955_n_105),
        .\x_mid2_reg_1931_reg[1]_rep__0 (grp_computeHistogram0_fu_955_n_138),
        .\x_mid2_reg_1931_reg[2]_rep__0 (grp_computeHistogram0_fu_955_n_139),
        .\x_mid2_reg_1931_reg[3]_rep__0 (grp_computeHistogram0_fu_955_n_140));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_9 image_buffer0_14_U
       (.E(image_buffer0_14_ce0),
        .Q(reg_1033),
        .\ap_CS_fsm_reg[7] (image_buffer0_15_ce1),
        .ap_clk(ap_clk),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] (image_buffer0_14_q1),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] (image_buffer0_14_q0),
        .\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 (hog_INPUT_IMAGE_m_axi_U_n_72),
        .image_buffer0_14_address0(image_buffer0_14_address0),
        .p_0_in(\hog_image_buffer0_1_ram_U/p_0_in_22 ),
        .sum_addr_2_reg_1953(sum_addr_2_reg_1953),
        .\tmp_40_reg_1655_reg[4] (grp_computeHistogram0_fu_955_n_112),
        .\x_mid2_reg_1931_reg[1]_rep (grp_computeHistogram0_fu_955_n_148),
        .\x_mid2_reg_1931_reg[2]_rep (grp_computeHistogram0_fu_955_n_153),
        .\x_mid2_reg_1931_reg[3]_rep (grp_computeHistogram0_fu_955_n_152));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_10 image_buffer0_15_U
       (.E(image_buffer0_15_ce0),
        .Q(reg_1033),
        .\ap_CS_fsm_reg[7] (image_buffer0_15_ce1),
        .ap_clk(ap_clk),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] (image_buffer0_15_q1),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] (image_buffer0_15_q0),
        .\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 (hog_INPUT_IMAGE_m_axi_U_n_67),
        .image_buffer0_15_address0(image_buffer0_15_address0),
        .p_0_in(\hog_image_buffer0_1_ram_U/p_0_in_26 ),
        .sum_addr_2_reg_1953(sum_addr_2_reg_1953),
        .\tmp_40_reg_1655_reg[4] (grp_computeHistogram0_fu_955_n_119),
        .\x_mid2_reg_1931_reg[1]_rep__0 (grp_computeHistogram0_fu_955_n_138),
        .\x_mid2_reg_1931_reg[2]_rep__0 (grp_computeHistogram0_fu_955_n_139),
        .\x_mid2_reg_1931_reg[3]_rep__0 (grp_computeHistogram0_fu_955_n_140));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_11 image_buffer0_16_U
       (.E(image_buffer0_16_ce0),
        .Q(reg_1033),
        .\ap_CS_fsm_reg[7] (image_buffer0_15_ce1),
        .ap_clk(ap_clk),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] (image_buffer0_16_q1),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7] (image_buffer0_16_q0),
        .\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[2]__0 (hog_INPUT_IMAGE_m_axi_U_n_80),
        .image_buffer0_16_address0(image_buffer0_16_address0),
        .image_buffer_16_address1(grp_computeHistogram0_fu_955_image_buffer_16_address1),
        .p_0_in(\hog_image_buffer0_1_ram_U/p_0_in_27 ),
        .sum_addr_2_reg_1953(sum_addr_2_reg_1953),
        .\tmp_40_reg_1655_reg[4] (grp_computeHistogram0_fu_955_n_126));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_0_12 image_buffer0_17_U
       (.E(image_buffer0_0_ce0),
        .Q(reg_1033),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter23_reg(ap_enable_reg_pp0_iter23_reg_n_8),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] (image_buffer0_17_q0),
        .image_buffer0_0_address0({image_buffer0_0_address0[5],image_buffer0_0_address0[0]}),
        .p_0_in(\hog_image_buffer0_0_ram_U/p_0_in_35 ),
        .\tmp_40_reg_1655_reg[4] (image_buffer0_0_address0[4:1]),
        .\tmp_40_reg_1655_reg[4]_0 (hog_INPUT_IMAGE_m_axi_U_n_10),
        .\tmp_40_reg_1655_reg[5] (hog_INPUT_IMAGE_m_axi_U_n_102),
        .\tmp_40_reg_1655_reg[5]_0 ({tmp_40_reg_1655[5],tmp_40_reg_1655[0]}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_13 image_buffer0_1_U
       (.E(image_buffer0_1_ce0),
        .Q(reg_1033),
        .\ap_CS_fsm_reg[7] (image_buffer0_15_ce1),
        .ap_clk(ap_clk),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] (image_buffer0_1_q1),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7] (image_buffer0_1_q0),
        .\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 (hog_INPUT_IMAGE_m_axi_U_n_79),
        .image_buffer0_1_address0(image_buffer0_1_address0),
        .image_buffer_16_address1(grp_computeHistogram0_fu_955_image_buffer_16_address1),
        .p_0_in(\hog_image_buffer0_1_ram_U/p_0_in_28 ),
        .sum_addr_2_reg_1953(sum_addr_2_reg_1953),
        .\tmp_40_reg_1655_reg[4] (grp_computeHistogram0_fu_955_n_21));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_14 image_buffer0_2_U
       (.E(image_buffer0_2_ce0),
        .Q(reg_1033),
        .\ap_CS_fsm_reg[7] (image_buffer0_15_ce1),
        .ap_clk(ap_clk),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] (image_buffer0_2_q1),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] (image_buffer0_2_q0),
        .\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 (hog_INPUT_IMAGE_m_axi_U_n_78),
        .image_buffer0_2_address0(image_buffer0_2_address0),
        .image_buffer_16_address1(grp_computeHistogram0_fu_955_image_buffer_16_address1),
        .p_0_in(\hog_image_buffer0_1_ram_U/p_0_in_30 ),
        .sum_addr_2_reg_1953(sum_addr_2_reg_1953),
        .\tmp_40_reg_1655_reg[4] (grp_computeHistogram0_fu_955_n_28));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_15 image_buffer0_3_U
       (.E(image_buffer0_3_ce0),
        .Q(reg_1033),
        .\ap_CS_fsm_reg[7] (image_buffer0_15_ce1),
        .ap_clk(ap_clk),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] (image_buffer0_3_q1),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] (image_buffer0_3_q0),
        .\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 (hog_INPUT_IMAGE_m_axi_U_n_68),
        .image_buffer0_3_address0(image_buffer0_3_address0),
        .p_0_in(\hog_image_buffer0_1_ram_U/p_0_in_29 ),
        .sum_addr_2_reg_1953(sum_addr_2_reg_1953),
        .\tmp_40_reg_1655_reg[4] (grp_computeHistogram0_fu_955_n_35),
        .\x_mid2_reg_1931_reg[1]_rep__0 (grp_computeHistogram0_fu_955_n_138),
        .\x_mid2_reg_1931_reg[2]_rep__0 (grp_computeHistogram0_fu_955_n_139),
        .\x_mid2_reg_1931_reg[3]_rep__0 (grp_computeHistogram0_fu_955_n_140));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_16 image_buffer0_4_U
       (.E(image_buffer0_4_ce0),
        .Q(reg_1033),
        .\ap_CS_fsm_reg[7] (image_buffer0_15_ce1),
        .ap_clk(ap_clk),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] (image_buffer0_4_q1),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] (image_buffer0_4_q0),
        .\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 (hog_INPUT_IMAGE_m_axi_U_n_76),
        .image_buffer0_4_address0(image_buffer0_4_address0),
        .image_buffer_16_address1(grp_computeHistogram0_fu_955_image_buffer_16_address1),
        .p_0_in(\hog_image_buffer0_1_ram_U/p_0_in_19 ),
        .sum_addr_2_reg_1953(sum_addr_2_reg_1953),
        .\tmp_40_reg_1655_reg[4] (grp_computeHistogram0_fu_955_n_42));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_17 image_buffer0_5_U
       (.E(image_buffer0_5_ce0),
        .Q(reg_1033),
        .\ap_CS_fsm_reg[7] (image_buffer0_15_ce1),
        .ap_clk(ap_clk),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] (image_buffer0_5_q1),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] (image_buffer0_5_q0),
        .\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 (hog_INPUT_IMAGE_m_axi_U_n_69),
        .image_buffer0_5_address0(image_buffer0_5_address0),
        .p_0_in(\hog_image_buffer0_1_ram_U/p_0_in_23 ),
        .sum_addr_2_reg_1953(sum_addr_2_reg_1953),
        .\tmp_40_reg_1655_reg[4] (grp_computeHistogram0_fu_955_n_49),
        .\x_mid2_reg_1931_reg[1]_rep__0 (grp_computeHistogram0_fu_955_n_138),
        .\x_mid2_reg_1931_reg[2]_rep__0 (grp_computeHistogram0_fu_955_n_139),
        .\x_mid2_reg_1931_reg[3]_rep__0 (grp_computeHistogram0_fu_955_n_140));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_18 image_buffer0_6_U
       (.E(image_buffer0_6_ce0),
        .Q(reg_1033),
        .\ap_CS_fsm_reg[7] (image_buffer0_15_ce1),
        .ap_clk(ap_clk),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] (image_buffer0_6_q1),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] (image_buffer0_6_q0),
        .\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 (hog_INPUT_IMAGE_m_axi_U_n_77),
        .image_buffer0_6_address0(image_buffer0_6_address0),
        .image_buffer_16_address1(grp_computeHistogram0_fu_955_image_buffer_16_address1),
        .p_0_in(\hog_image_buffer0_1_ram_U/p_0_in_20 ),
        .sum_addr_2_reg_1953(sum_addr_2_reg_1953),
        .\tmp_40_reg_1655_reg[4] (grp_computeHistogram0_fu_955_n_56));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_19 image_buffer0_7_U
       (.E(image_buffer0_7_ce0),
        .Q(reg_1033),
        .\ap_CS_fsm_reg[7] (image_buffer0_15_ce1),
        .ap_clk(ap_clk),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] (image_buffer0_7_q1),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] (image_buffer0_7_q0),
        .\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 (hog_INPUT_IMAGE_m_axi_U_n_70),
        .image_buffer0_7_address0(image_buffer0_7_address0),
        .p_0_in(\hog_image_buffer0_1_ram_U/p_0_in_24 ),
        .sum_addr_2_reg_1953(sum_addr_2_reg_1953),
        .\tmp_40_reg_1655_reg[4] (grp_computeHistogram0_fu_955_n_63),
        .\x_mid2_reg_1931_reg[1]_rep (grp_computeHistogram0_fu_955_n_148),
        .\x_mid2_reg_1931_reg[1]_rep__0 (grp_computeHistogram0_fu_955_n_138),
        .\x_mid2_reg_1931_reg[2]_rep (grp_computeHistogram0_fu_955_n_153),
        .\x_mid2_reg_1931_reg[2]_rep__0 (grp_computeHistogram0_fu_955_n_139),
        .\x_mid2_reg_1931_reg[3]_rep (grp_computeHistogram0_fu_955_n_152),
        .\x_mid2_reg_1931_reg[3]_rep__0 (grp_computeHistogram0_fu_955_n_140));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_20 image_buffer0_8_U
       (.E(image_buffer0_8_ce0),
        .Q(reg_1033),
        .\ap_CS_fsm_reg[7] (image_buffer0_15_ce1),
        .ap_clk(ap_clk),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] (image_buffer0_8_q1),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] (image_buffer0_8_q0),
        .\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 (hog_INPUT_IMAGE_m_axi_U_n_75),
        .image_buffer0_8_address0(image_buffer0_8_address0),
        .image_buffer_16_address1(grp_computeHistogram0_fu_955_image_buffer_16_address1),
        .p_0_in(\hog_image_buffer0_1_ram_U/p_0_in_33 ),
        .sum_addr_2_reg_1953(sum_addr_2_reg_1953),
        .\tmp_40_reg_1655_reg[4] (grp_computeHistogram0_fu_955_n_70),
        .\x_mid2_reg_1931_reg[1]_rep (grp_computeHistogram0_fu_955_n_148),
        .\x_mid2_reg_1931_reg[2]_rep (grp_computeHistogram0_fu_955_n_153),
        .\x_mid2_reg_1931_reg[3]_rep (grp_computeHistogram0_fu_955_n_152));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_21 image_buffer0_9_U
       (.E(image_buffer0_9_ce0),
        .Q(reg_1033),
        .\ap_CS_fsm_reg[7] (image_buffer0_15_ce1),
        .ap_clk(ap_clk),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] (image_buffer0_9_q1),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] (image_buffer0_9_q0),
        .\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 (hog_INPUT_IMAGE_m_axi_U_n_65),
        .image_buffer0_9_address0(image_buffer0_9_address0),
        .image_buffer_16_address1(grp_computeHistogram0_fu_955_image_buffer_16_address1[3:2]),
        .p_0_in(\hog_image_buffer0_1_ram_U/p_0_in_34 ),
        .sum_addr_2_reg_1953(sum_addr_2_reg_1953),
        .\tmp_40_reg_1655_reg[4] (grp_computeHistogram0_fu_955_n_77),
        .\x_mid2_reg_1931_reg[1]_rep__0 (grp_computeHistogram0_fu_955_n_138),
        .\x_mid2_reg_1931_reg[2]_rep__0 (grp_computeHistogram0_fu_955_n_139),
        .\x_mid2_reg_1931_reg[3]_rep__0 (grp_computeHistogram0_fu_955_n_140));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_0_22 image_buffer1_0_U
       (.E(image_buffer1_0_ce0),
        .Q(reg_1033),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter23_reg(grp_computeHistogram1_fu_987_n_56),
        .ap_enable_reg_pp1_iter23_reg_0(ap_enable_reg_pp1_iter23_reg_n_8),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] (image_buffer1_0_q0),
        .ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[4:1]),
        .\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[4]__0 (hog_INPUT_IMAGE_m_axi_U_n_104),
        .\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[4]__0_0 (hog_INPUT_IMAGE_m_axi_U_n_54),
        .image_buffer1_0_address0(image_buffer1_0_address0[4:0]),
        .\q0_reg[7] (image_buffer1_0_address0[5]),
        .\q0_reg[7]_0 (image_buffer1_0_U_n_9),
        .\tmp_s_reg_1732_reg[5] (tmp_s_reg_1732[5]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_23 image_buffer1_10_U
       (.E(image_buffer1_10_ce0),
        .Q(reg_1033),
        .\ap_CS_fsm_reg[7] (image_buffer1_16_ce1),
        .ap_clk(ap_clk),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] (image_buffer1_10_q1),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] (image_buffer1_10_q0),
        .\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 (hog_INPUT_IMAGE_m_axi_U_n_90),
        .image_buffer1_10_address0(image_buffer1_10_address0),
        .p_0_in(\hog_image_buffer0_1_ram_U/p_0_in_8 ),
        .sum_addr_1_reg_1953(sum_addr_1_reg_1953),
        .\tmp_s_reg_1732_reg[4] (grp_computeHistogram1_fu_987_n_124),
        .\x_mid2_reg_1931_reg[1]_rep (grp_computeHistogram1_fu_987_n_187),
        .\x_mid2_reg_1931_reg[2]_rep (grp_computeHistogram1_fu_987_n_192),
        .\x_mid2_reg_1931_reg[3]_rep (grp_computeHistogram1_fu_987_n_191));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_24 image_buffer1_11_U
       (.E(image_buffer1_11_ce0),
        .Q(reg_1033),
        .\ap_CS_fsm_reg[7] (image_buffer1_16_ce1),
        .ap_clk(ap_clk),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] (image_buffer1_11_q1),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] (image_buffer1_11_q0),
        .\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 (hog_INPUT_IMAGE_m_axi_U_n_87),
        .image_buffer1_11_address0(image_buffer1_11_address0),
        .p_0_in(\hog_image_buffer0_1_ram_U/p_0_in_14 ),
        .sum_addr_1_reg_1953(sum_addr_1_reg_1953),
        .\tmp_s_reg_1732_reg[4] (grp_computeHistogram1_fu_987_n_131),
        .\x_mid2_reg_1931_reg[1]_rep (grp_computeHistogram1_fu_987_n_187),
        .\x_mid2_reg_1931_reg[2]_rep (grp_computeHistogram1_fu_987_n_192),
        .\x_mid2_reg_1931_reg[3]_rep (grp_computeHistogram1_fu_987_n_191));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_25 image_buffer1_12_U
       (.E(image_buffer1_12_ce0),
        .Q(reg_1033),
        .\ap_CS_fsm_reg[7] (image_buffer1_16_ce1),
        .ap_clk(ap_clk),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] (image_buffer1_12_q1),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] (image_buffer1_12_q0),
        .\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 (hog_INPUT_IMAGE_m_axi_U_n_89),
        .image_buffer1_12_address0(image_buffer1_12_address0),
        .p_0_in(\hog_image_buffer0_1_ram_U/p_0_in_9 ),
        .sum_addr_1_reg_1953(sum_addr_1_reg_1953),
        .\tmp_s_reg_1732_reg[4] (grp_computeHistogram1_fu_987_n_138),
        .\x_mid2_reg_1931_reg[1]_rep (grp_computeHistogram1_fu_987_n_187),
        .\x_mid2_reg_1931_reg[2]_rep (grp_computeHistogram1_fu_987_n_192),
        .\x_mid2_reg_1931_reg[3]_rep (grp_computeHistogram1_fu_987_n_191));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_26 image_buffer1_13_U
       (.E(image_buffer1_13_ce0),
        .Q(reg_1033),
        .\ap_CS_fsm_reg[7] (image_buffer1_16_ce1),
        .ap_clk(ap_clk),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] (image_buffer1_13_q1),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] (image_buffer1_13_q0),
        .\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 (hog_INPUT_IMAGE_m_axi_U_n_82),
        .image_buffer1_13_address0(image_buffer1_13_address0),
        .p_0_in(\hog_image_buffer0_1_ram_U/p_0_in_13 ),
        .sum_addr_1_reg_1953(sum_addr_1_reg_1953),
        .\tmp_s_reg_1732_reg[4] (grp_computeHistogram1_fu_987_n_145),
        .\x_mid2_reg_1931_reg[1]_rep__0 (grp_computeHistogram1_fu_987_n_178),
        .\x_mid2_reg_1931_reg[2]_rep__0 (grp_computeHistogram1_fu_987_n_179),
        .\x_mid2_reg_1931_reg[3]_rep__0 (grp_computeHistogram1_fu_987_n_180));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_27 image_buffer1_14_U
       (.E(image_buffer1_14_ce0),
        .Q(reg_1033),
        .\ap_CS_fsm_reg[7] (image_buffer1_16_ce1),
        .ap_clk(ap_clk),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] (image_buffer1_14_q1),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] (image_buffer1_14_q0),
        .\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 (hog_INPUT_IMAGE_m_axi_U_n_88),
        .image_buffer1_14_address0(image_buffer1_14_address0),
        .p_0_in(\hog_image_buffer0_1_ram_U/p_0_in_10 ),
        .sum_addr_1_reg_1953(sum_addr_1_reg_1953),
        .\tmp_s_reg_1732_reg[4] (grp_computeHistogram1_fu_987_n_152),
        .\x_mid2_reg_1931_reg[1]_rep (grp_computeHistogram1_fu_987_n_187),
        .\x_mid2_reg_1931_reg[2]_rep (grp_computeHistogram1_fu_987_n_192),
        .\x_mid2_reg_1931_reg[3]_rep (grp_computeHistogram1_fu_987_n_191));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_28 image_buffer1_15_U
       (.E(image_buffer1_15_ce0),
        .Q(reg_1033),
        .\ap_CS_fsm_reg[7] (image_buffer1_16_ce1),
        .ap_clk(ap_clk),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] (image_buffer1_15_q1),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] (image_buffer1_15_q0),
        .\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 (hog_INPUT_IMAGE_m_axi_U_n_83),
        .image_buffer1_15_address0(image_buffer1_15_address0),
        .p_0_in(\hog_image_buffer0_1_ram_U/p_0_in_12 ),
        .sum_addr_1_reg_1953(sum_addr_1_reg_1953),
        .\tmp_s_reg_1732_reg[4] (grp_computeHistogram1_fu_987_n_159),
        .\x_mid2_reg_1931_reg[1]_rep__0 (grp_computeHistogram1_fu_987_n_178),
        .\x_mid2_reg_1931_reg[2]_rep__0 (grp_computeHistogram1_fu_987_n_179),
        .\x_mid2_reg_1931_reg[3]_rep__0 (grp_computeHistogram1_fu_987_n_180));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_29 image_buffer1_16_U
       (.E(image_buffer1_16_ce0),
        .Q(reg_1033),
        .\ap_CS_fsm_reg[7] (image_buffer1_16_ce1),
        .ap_clk(ap_clk),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] (image_buffer1_16_q1),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7] (image_buffer1_16_q0),
        .\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[2]__0 (hog_INPUT_IMAGE_m_axi_U_n_97),
        .image_buffer1_16_address0(image_buffer1_16_address0),
        .p_0_in(\hog_image_buffer0_1_ram_U/p_0_in_11 ),
        .sum_addr_1_reg_1953(sum_addr_1_reg_1953),
        .\tmp_s_reg_1732_reg[4] (grp_computeHistogram1_fu_987_n_166),
        .\x_mid2_reg_1931_reg[3] (grp_computeHistogram1_fu_987_image_buffer_16_address1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_0_30 image_buffer1_17_U
       (.E(image_buffer1_0_ce0),
        .Q(reg_1033),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter23_reg(image_buffer1_0_address0[5:1]),
        .ap_enable_reg_pp1_iter23_reg_0(ap_enable_reg_pp1_iter23_reg_n_8),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] (image_buffer1_17_q0),
        .image_buffer1_0_address0(image_buffer1_0_address0[0]),
        .p_0_in(\hog_image_buffer0_0_ram_U/p_0_in ),
        .\tmp_s_reg_1732_reg[0] (tmp_s_reg_1732[0]),
        .\tmp_s_reg_1732_reg[4] (hog_INPUT_IMAGE_m_axi_U_n_12),
        .\tmp_s_reg_1732_reg[5] (hog_INPUT_IMAGE_m_axi_U_n_103));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_31 image_buffer1_1_U
       (.E(image_buffer1_1_ce0),
        .Q(reg_1033),
        .\ap_CS_fsm_reg[7] (image_buffer1_16_ce1),
        .ap_clk(ap_clk),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] (image_buffer1_1_q1),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7] (image_buffer1_1_q0),
        .\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 (hog_INPUT_IMAGE_m_axi_U_n_95),
        .\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0_0 (hog_INPUT_IMAGE_m_axi_U_n_96),
        .image_buffer1_1_address0(image_buffer1_1_address0),
        .sum_addr_1_reg_1953(sum_addr_1_reg_1953),
        .\tmp_s_reg_1732_reg[4] (grp_computeHistogram1_fu_987_n_61),
        .\x_mid2_reg_1931_reg[3] (grp_computeHistogram1_fu_987_image_buffer_16_address1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_32 image_buffer1_2_U
       (.E(image_buffer1_2_ce0),
        .Q(reg_1033),
        .\ap_CS_fsm_reg[7] (image_buffer1_16_ce1),
        .ap_clk(ap_clk),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] (image_buffer1_2_q1),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] (image_buffer1_2_q0),
        .\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 (hog_INPUT_IMAGE_m_axi_U_n_94),
        .image_buffer1_2_address0(image_buffer1_2_address0),
        .p_0_in(\hog_image_buffer0_1_ram_U/p_0_in ),
        .sum_addr_1_reg_1953(sum_addr_1_reg_1953),
        .\tmp_s_reg_1732_reg[4] (grp_computeHistogram1_fu_987_n_68),
        .\x_mid2_reg_1931_reg[3] (grp_computeHistogram1_fu_987_image_buffer_16_address1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_33 image_buffer1_3_U
       (.E(image_buffer1_3_ce0),
        .Q(reg_1033),
        .\ap_CS_fsm_reg[7] (image_buffer1_16_ce1),
        .ap_clk(ap_clk),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] (image_buffer1_3_q1),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] (image_buffer1_3_q0),
        .\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 (hog_INPUT_IMAGE_m_axi_U_n_84),
        .image_buffer1_3_address0(image_buffer1_3_address0),
        .p_0_in(\hog_image_buffer0_1_ram_U/p_0_in_18 ),
        .sum_addr_1_reg_1953(sum_addr_1_reg_1953),
        .\tmp_s_reg_1732_reg[4] (grp_computeHistogram1_fu_987_n_75),
        .\x_mid2_reg_1931_reg[1]_rep__0 (grp_computeHistogram1_fu_987_n_178),
        .\x_mid2_reg_1931_reg[2]_rep__0 (grp_computeHistogram1_fu_987_n_179),
        .\x_mid2_reg_1931_reg[3]_rep__0 (grp_computeHistogram1_fu_987_n_180));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_34 image_buffer1_4_U
       (.E(image_buffer1_4_ce0),
        .Q(reg_1033),
        .\ap_CS_fsm_reg[7] (image_buffer1_16_ce1),
        .ap_clk(ap_clk),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] (image_buffer1_4_q1),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] (image_buffer1_4_q0),
        .\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 (hog_INPUT_IMAGE_m_axi_U_n_92),
        .image_buffer1_4_address0(image_buffer1_4_address0),
        .p_0_in(\hog_image_buffer0_1_ram_U/p_0_in_5 ),
        .sum_addr_1_reg_1953(sum_addr_1_reg_1953),
        .\tmp_s_reg_1732_reg[4] (grp_computeHistogram1_fu_987_n_82),
        .\x_mid2_reg_1931_reg[3] (grp_computeHistogram1_fu_987_image_buffer_16_address1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_35 image_buffer1_5_U
       (.E(image_buffer1_5_ce0),
        .Q(reg_1033),
        .\ap_CS_fsm_reg[7] (image_buffer1_16_ce1),
        .ap_clk(ap_clk),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] (image_buffer1_5_q1),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] (image_buffer1_5_q0),
        .\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 (hog_INPUT_IMAGE_m_axi_U_n_85),
        .image_buffer1_5_address0(image_buffer1_5_address0),
        .p_0_in(\hog_image_buffer0_1_ram_U/p_0_in_17 ),
        .sum_addr_1_reg_1953(sum_addr_1_reg_1953),
        .\tmp_s_reg_1732_reg[4] (grp_computeHistogram1_fu_987_n_89),
        .\x_mid2_reg_1931_reg[1]_rep__0 (grp_computeHistogram1_fu_987_n_178),
        .\x_mid2_reg_1931_reg[2]_rep__0 (grp_computeHistogram1_fu_987_n_179),
        .\x_mid2_reg_1931_reg[3]_rep__0 (grp_computeHistogram1_fu_987_n_180));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_36 image_buffer1_6_U
       (.E(image_buffer1_6_ce0),
        .Q(reg_1033),
        .\ap_CS_fsm_reg[7] (image_buffer1_16_ce1),
        .ap_clk(ap_clk),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] (image_buffer1_6_q1),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] (image_buffer1_6_q0),
        .\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 (hog_INPUT_IMAGE_m_axi_U_n_93),
        .image_buffer1_6_address0(image_buffer1_6_address0),
        .p_0_in(\hog_image_buffer0_1_ram_U/p_0_in_6 ),
        .sum_addr_1_reg_1953(sum_addr_1_reg_1953),
        .\tmp_s_reg_1732_reg[4] (grp_computeHistogram1_fu_987_n_96),
        .\x_mid2_reg_1931_reg[3] (grp_computeHistogram1_fu_987_image_buffer_16_address1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_37 image_buffer1_7_U
       (.E(image_buffer1_7_ce0),
        .Q(reg_1033),
        .\ap_CS_fsm_reg[7] (image_buffer1_16_ce1),
        .ap_clk(ap_clk),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] (image_buffer1_7_q1),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] (image_buffer1_7_q0),
        .\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 (hog_INPUT_IMAGE_m_axi_U_n_86),
        .image_buffer1_7_address0(image_buffer1_7_address0),
        .p_0_in(\hog_image_buffer0_1_ram_U/p_0_in_16 ),
        .sum_addr_1_reg_1953(sum_addr_1_reg_1953),
        .\tmp_s_reg_1732_reg[4] (grp_computeHistogram1_fu_987_n_103),
        .\x_mid2_reg_1931_reg[1]_rep (grp_computeHistogram1_fu_987_n_187),
        .\x_mid2_reg_1931_reg[1]_rep__0 (grp_computeHistogram1_fu_987_n_178),
        .\x_mid2_reg_1931_reg[2]_rep (grp_computeHistogram1_fu_987_n_192),
        .\x_mid2_reg_1931_reg[2]_rep__0 (grp_computeHistogram1_fu_987_n_179),
        .\x_mid2_reg_1931_reg[3]_rep (grp_computeHistogram1_fu_987_n_191),
        .\x_mid2_reg_1931_reg[3]_rep__0 (grp_computeHistogram1_fu_987_n_180));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_38 image_buffer1_8_U
       (.E(image_buffer1_8_ce0),
        .Q(reg_1033),
        .\ap_CS_fsm_reg[7] (image_buffer1_16_ce1),
        .ap_clk(ap_clk),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] (image_buffer1_8_q1),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] (image_buffer1_8_q0),
        .\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 (hog_INPUT_IMAGE_m_axi_U_n_91),
        .image_buffer1_8_address0(image_buffer1_8_address0),
        .p_0_in(\hog_image_buffer0_1_ram_U/p_0_in_7 ),
        .sum_addr_1_reg_1953(sum_addr_1_reg_1953),
        .\tmp_s_reg_1732_reg[4] (grp_computeHistogram1_fu_987_n_110),
        .\x_mid2_reg_1931_reg[1]_rep (grp_computeHistogram1_fu_987_n_187),
        .\x_mid2_reg_1931_reg[2]_rep (grp_computeHistogram1_fu_987_n_192),
        .\x_mid2_reg_1931_reg[3] (grp_computeHistogram1_fu_987_image_buffer_16_address1),
        .\x_mid2_reg_1931_reg[3]_rep (grp_computeHistogram1_fu_987_n_191));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_39 image_buffer1_9_U
       (.E(image_buffer1_9_ce0),
        .Q(reg_1033),
        .\ap_CS_fsm_reg[7] (image_buffer1_16_ce1),
        .ap_clk(ap_clk),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] (image_buffer1_9_q1),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] (image_buffer1_9_q0),
        .\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 (hog_INPUT_IMAGE_m_axi_U_n_81),
        .image_buffer1_9_address0(image_buffer1_9_address0),
        .p_0_in(\hog_image_buffer0_1_ram_U/p_0_in_15 ),
        .sum_addr_1_reg_1953(sum_addr_1_reg_1953),
        .\tmp_s_reg_1732_reg[4] (grp_computeHistogram1_fu_987_n_117),
        .\x_mid2_reg_1931_reg[1]_rep__0 (grp_computeHistogram1_fu_987_n_178),
        .\x_mid2_reg_1931_reg[2]_rep__0 (grp_computeHistogram1_fu_987_n_179),
        .\x_mid2_reg_1931_reg[3] (grp_computeHistogram1_fu_987_image_buffer_16_address1[3:2]),
        .\x_mid2_reg_1931_reg[3]_rep__0 (grp_computeHistogram1_fu_987_n_180));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
    \indvar1_mid2_reg_1674[1]_i_1 
       (.I0(\indvar1_reg_920_reg_n_8_[1] ),
        .I1(indvar1_mid2_fu_1275_p3[4]),
        .I2(indvar1_mid2_fu_1275_p3[3]),
        .I3(indvar1_mid2_fu_1275_p3[0]),
        .I4(indvar1_mid2_fu_1275_p3[2]),
        .I5(\indvar1_reg_920_reg_n_8_[5] ),
        .O(indvar1_mid2_fu_1275_p3[1]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA2)) 
    \indvar1_mid2_reg_1674[5]_i_2 
       (.I0(\indvar1_reg_920_reg_n_8_[5] ),
        .I1(\indvar1_reg_920_reg_n_8_[1] ),
        .I2(indvar1_mid2_fu_1275_p3[2]),
        .I3(indvar1_mid2_fu_1275_p3[0]),
        .I4(indvar1_mid2_fu_1275_p3[3]),
        .I5(indvar1_mid2_fu_1275_p3[4]),
        .O(indvar1_mid2_fu_1275_p3[5]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \indvar1_mid2_reg_1674[5]_i_3 
       (.I0(indvar_flatten8_phi_fu_901_p4[1]),
        .I1(indvar_flatten8_phi_fu_901_p4[4]),
        .I2(\indvar1_mid2_reg_1674[5]_i_4_n_8 ),
        .I3(\exitcond_flatten1_reg_1665[0]_i_3_n_8 ),
        .I4(indvar_flatten8_phi_fu_901_p4[3]),
        .I5(indvar_flatten8_phi_fu_901_p4[8]),
        .O(\indvar1_mid2_reg_1674[5]_i_3_n_8 ));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \indvar1_mid2_reg_1674[5]_i_4 
       (.I0(indvar_flatten8_reg_897[7]),
        .I1(indvar_flatten_next9_reg_1669_reg__0[7]),
        .I2(indvar_flatten8_reg_897[0]),
        .I3(\p_sum2_cast_mid2_v_v_s_reg_1679[4]_i_3_n_8 ),
        .I4(indvar_flatten_next9_reg_1669_reg__0[0]),
        .O(\indvar1_mid2_reg_1674[5]_i_4_n_8 ));
  FDRE \indvar1_mid2_reg_1674_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter10),
        .D(indvar1_mid2_fu_1275_p3[0]),
        .Q(indvar1_mid2_reg_1674[0]),
        .R(1'b0));
  FDRE \indvar1_mid2_reg_1674_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter10),
        .D(indvar1_mid2_fu_1275_p3[1]),
        .Q(indvar1_mid2_reg_1674[1]),
        .R(1'b0));
  FDRE \indvar1_mid2_reg_1674_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter10),
        .D(indvar1_mid2_fu_1275_p3[2]),
        .Q(indvar1_mid2_reg_1674[2]),
        .R(1'b0));
  FDRE \indvar1_mid2_reg_1674_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter10),
        .D(indvar1_mid2_fu_1275_p3[3]),
        .Q(indvar1_mid2_reg_1674[3]),
        .R(1'b0));
  FDRE \indvar1_mid2_reg_1674_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter10),
        .D(indvar1_mid2_fu_1275_p3[4]),
        .Q(indvar1_mid2_reg_1674[4]),
        .R(1'b0));
  FDRE \indvar1_mid2_reg_1674_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter10),
        .D(indvar1_mid2_fu_1275_p3[5]),
        .Q(indvar1_mid2_reg_1674[5]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \indvar1_reg_920[0]_i_1 
       (.I0(indvar1_mid2_fu_1275_p3[0]),
        .O(indvar_next1_fu_1297_p2[0]));
  LUT6 #(
    .INIT(64'h55AA55A855AA55AA)) 
    \indvar1_reg_920[1]_i_1 
       (.I0(\indvar1_reg_920_reg_n_8_[1] ),
        .I1(indvar1_mid2_fu_1275_p3[4]),
        .I2(indvar1_mid2_fu_1275_p3[3]),
        .I3(indvar1_mid2_fu_1275_p3[0]),
        .I4(indvar1_mid2_fu_1275_p3[2]),
        .I5(\indvar1_reg_920_reg_n_8_[5] ),
        .O(\indvar1_reg_920[1]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \indvar1_reg_920[2]_i_1 
       (.I0(indvar1_mid2_fu_1275_p3[2]),
        .I1(\indvar1_reg_920_reg_n_8_[1] ),
        .I2(indvar1_mid2_fu_1275_p3[0]),
        .O(indvar_next1_fu_1297_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \indvar1_reg_920[3]_i_1 
       (.I0(indvar1_mid2_fu_1275_p3[3]),
        .I1(indvar1_mid2_fu_1275_p3[0]),
        .I2(\indvar1_reg_920_reg_n_8_[1] ),
        .I3(indvar1_mid2_fu_1275_p3[2]),
        .O(indvar_next1_fu_1297_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \indvar1_reg_920[4]_i_1 
       (.I0(indvar1_mid2_fu_1275_p3[4]),
        .I1(indvar1_mid2_fu_1275_p3[2]),
        .I2(\indvar1_reg_920_reg_n_8_[1] ),
        .I3(indvar1_mid2_fu_1275_p3[0]),
        .I4(indvar1_mid2_fu_1275_p3[3]),
        .O(indvar_next1_fu_1297_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAA8AA)) 
    \indvar1_reg_920[5]_i_3 
       (.I0(\indvar1_reg_920_reg_n_8_[5] ),
        .I1(indvar1_mid2_fu_1275_p3[3]),
        .I2(indvar1_mid2_fu_1275_p3[0]),
        .I3(\indvar1_reg_920_reg_n_8_[1] ),
        .I4(indvar1_mid2_fu_1275_p3[2]),
        .I5(indvar1_mid2_fu_1275_p3[4]),
        .O(indvar_next1_fu_1297_p2[5]));
  FDRE \indvar1_reg_920_reg[0] 
       (.C(ap_clk),
        .CE(hog_INPUT_IMAGE_m_axi_U_n_150),
        .D(indvar_next1_fu_1297_p2[0]),
        .Q(indvar1_mid2_fu_1275_p3[0]),
        .R(indvar1_reg_920));
  FDRE \indvar1_reg_920_reg[1] 
       (.C(ap_clk),
        .CE(hog_INPUT_IMAGE_m_axi_U_n_150),
        .D(\indvar1_reg_920[1]_i_1_n_8 ),
        .Q(\indvar1_reg_920_reg_n_8_[1] ),
        .R(indvar1_reg_920));
  FDRE \indvar1_reg_920_reg[2] 
       (.C(ap_clk),
        .CE(hog_INPUT_IMAGE_m_axi_U_n_150),
        .D(indvar_next1_fu_1297_p2[2]),
        .Q(indvar1_mid2_fu_1275_p3[2]),
        .R(indvar1_reg_920));
  FDRE \indvar1_reg_920_reg[3] 
       (.C(ap_clk),
        .CE(hog_INPUT_IMAGE_m_axi_U_n_150),
        .D(indvar_next1_fu_1297_p2[3]),
        .Q(indvar1_mid2_fu_1275_p3[3]),
        .R(indvar1_reg_920));
  FDRE \indvar1_reg_920_reg[4] 
       (.C(ap_clk),
        .CE(hog_INPUT_IMAGE_m_axi_U_n_150),
        .D(indvar_next1_fu_1297_p2[4]),
        .Q(indvar1_mid2_fu_1275_p3[4]),
        .R(indvar1_reg_920));
  FDRE \indvar1_reg_920_reg[5] 
       (.C(ap_clk),
        .CE(hog_INPUT_IMAGE_m_axi_U_n_150),
        .D(indvar_next1_fu_1297_p2[5]),
        .Q(\indvar1_reg_920_reg_n_8_[5] ),
        .R(indvar1_reg_920));
  FDRE \indvar_flatten8_reg_897_reg[0] 
       (.C(ap_clk),
        .CE(i4_reg_9090),
        .D(indvar_flatten_next9_reg_1669_reg__0[0]),
        .Q(indvar_flatten8_reg_897[0]),
        .R(i4_reg_909));
  FDRE \indvar_flatten8_reg_897_reg[1] 
       (.C(ap_clk),
        .CE(i4_reg_9090),
        .D(indvar_flatten_next9_reg_1669_reg__0[1]),
        .Q(indvar_flatten8_reg_897[1]),
        .R(i4_reg_909));
  FDRE \indvar_flatten8_reg_897_reg[2] 
       (.C(ap_clk),
        .CE(i4_reg_9090),
        .D(indvar_flatten_next9_reg_1669_reg__0[2]),
        .Q(indvar_flatten8_reg_897[2]),
        .R(i4_reg_909));
  FDRE \indvar_flatten8_reg_897_reg[3] 
       (.C(ap_clk),
        .CE(i4_reg_9090),
        .D(indvar_flatten_next9_reg_1669_reg__0[3]),
        .Q(indvar_flatten8_reg_897[3]),
        .R(i4_reg_909));
  FDRE \indvar_flatten8_reg_897_reg[4] 
       (.C(ap_clk),
        .CE(i4_reg_9090),
        .D(indvar_flatten_next9_reg_1669_reg__0[4]),
        .Q(indvar_flatten8_reg_897[4]),
        .R(i4_reg_909));
  FDRE \indvar_flatten8_reg_897_reg[5] 
       (.C(ap_clk),
        .CE(i4_reg_9090),
        .D(indvar_flatten_next9_reg_1669_reg__0[5]),
        .Q(indvar_flatten8_reg_897[5]),
        .R(i4_reg_909));
  FDRE \indvar_flatten8_reg_897_reg[6] 
       (.C(ap_clk),
        .CE(i4_reg_9090),
        .D(indvar_flatten_next9_reg_1669_reg__0[6]),
        .Q(indvar_flatten8_reg_897[6]),
        .R(i4_reg_909));
  FDRE \indvar_flatten8_reg_897_reg[7] 
       (.C(ap_clk),
        .CE(i4_reg_9090),
        .D(indvar_flatten_next9_reg_1669_reg__0[7]),
        .Q(indvar_flatten8_reg_897[7]),
        .R(i4_reg_909));
  FDRE \indvar_flatten8_reg_897_reg[8] 
       (.C(ap_clk),
        .CE(i4_reg_9090),
        .D(indvar_flatten_next9_reg_1669_reg__0[8]),
        .Q(indvar_flatten8_reg_897[8]),
        .R(i4_reg_909));
  FDRE \indvar_flatten8_reg_897_reg[9] 
       (.C(ap_clk),
        .CE(i4_reg_9090),
        .D(indvar_flatten_next9_reg_1669_reg__0[9]),
        .Q(indvar_flatten8_reg_897[9]),
        .R(i4_reg_909));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    \indvar_flatten_next9_reg_1669[0]_i_1 
       (.I0(indvar_flatten_next9_reg_1669_reg__0[0]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(\exitcond_flatten1_reg_1665_reg_n_8_[0] ),
        .I4(indvar_flatten8_reg_897[0]),
        .O(indvar_flatten_next9_fu_1263_p2[0]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \indvar_flatten_next9_reg_1669[1]_i_1 
       (.I0(indvar_flatten8_reg_897[1]),
        .I1(indvar_flatten_next9_reg_1669_reg__0[1]),
        .I2(indvar_flatten8_reg_897[0]),
        .I3(\p_sum2_cast_mid2_v_v_s_reg_1679[4]_i_3_n_8 ),
        .I4(indvar_flatten_next9_reg_1669_reg__0[0]),
        .O(indvar_flatten_next9_fu_1263_p2[1]));
  LUT6 #(
    .INIT(64'h9A955A5595955555)) 
    \indvar_flatten_next9_reg_1669[2]_i_1 
       (.I0(\indvar_flatten_next9_reg_1669[2]_i_2_n_8 ),
        .I1(indvar_flatten_next9_reg_1669_reg__0[0]),
        .I2(\p_sum2_cast_mid2_v_v_s_reg_1679[4]_i_3_n_8 ),
        .I3(indvar_flatten8_reg_897[0]),
        .I4(indvar_flatten_next9_reg_1669_reg__0[1]),
        .I5(indvar_flatten8_reg_897[1]),
        .O(indvar_flatten_next9_fu_1263_p2[2]));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    \indvar_flatten_next9_reg_1669[2]_i_2 
       (.I0(indvar_flatten_next9_reg_1669_reg__0[2]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(\exitcond_flatten1_reg_1665_reg_n_8_[0] ),
        .I4(indvar_flatten8_reg_897[2]),
        .O(\indvar_flatten_next9_reg_1669[2]_i_2_n_8 ));
  LUT6 #(
    .INIT(64'hFF1D33D1CC2E00E2)) 
    \indvar_flatten_next9_reg_1669[3]_i_1 
       (.I0(indvar_flatten8_reg_897[2]),
        .I1(\p_sum2_cast_mid2_v_v_s_reg_1679[4]_i_3_n_8 ),
        .I2(indvar_flatten_next9_reg_1669_reg__0[2]),
        .I3(\indvar_flatten_next9_reg_1669[3]_i_2_n_8 ),
        .I4(indvar_flatten_next9_reg_1669_reg__0[3]),
        .I5(indvar_flatten8_reg_897[3]),
        .O(indvar_flatten_next9_fu_1263_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT5 #(
    .INIT(32'h335FFF5F)) 
    \indvar_flatten_next9_reg_1669[3]_i_2 
       (.I0(indvar_flatten8_reg_897[1]),
        .I1(indvar_flatten_next9_reg_1669_reg__0[1]),
        .I2(indvar_flatten8_reg_897[0]),
        .I3(\p_sum2_cast_mid2_v_v_s_reg_1679[4]_i_3_n_8 ),
        .I4(indvar_flatten_next9_reg_1669_reg__0[0]),
        .O(\indvar_flatten_next9_reg_1669[3]_i_2_n_8 ));
  LUT6 #(
    .INIT(64'h45557555BAAA8AAA)) 
    \indvar_flatten_next9_reg_1669[4]_i_1 
       (.I0(indvar_flatten8_reg_897[4]),
        .I1(\exitcond_flatten1_reg_1665_reg_n_8_[0] ),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(indvar_flatten_next9_reg_1669_reg__0[4]),
        .I5(\indvar_flatten_next9_reg_1669[4]_i_2_n_8 ),
        .O(indvar_flatten_next9_fu_1263_p2[4]));
  LUT6 #(
    .INIT(64'h0C000A0A0C000000)) 
    \indvar_flatten_next9_reg_1669[4]_i_2 
       (.I0(indvar_flatten8_reg_897[3]),
        .I1(indvar_flatten_next9_reg_1669_reg__0[3]),
        .I2(\indvar_flatten_next9_reg_1669[3]_i_2_n_8 ),
        .I3(indvar_flatten_next9_reg_1669_reg__0[2]),
        .I4(\p_sum2_cast_mid2_v_v_s_reg_1679[4]_i_3_n_8 ),
        .I5(indvar_flatten8_reg_897[2]),
        .O(\indvar_flatten_next9_reg_1669[4]_i_2_n_8 ));
  LUT6 #(
    .INIT(64'h45557555BAAA8AAA)) 
    \indvar_flatten_next9_reg_1669[5]_i_1 
       (.I0(indvar_flatten8_reg_897[5]),
        .I1(\exitcond_flatten1_reg_1665_reg_n_8_[0] ),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(indvar_flatten_next9_reg_1669_reg__0[5]),
        .I5(\indvar_flatten_next9_reg_1669[9]_i_5_n_8 ),
        .O(\indvar_flatten_next9_reg_1669[5]_i_1_n_8 ));
  LUT6 #(
    .INIT(64'h3C553CAACCAACCAA)) 
    \indvar_flatten_next9_reg_1669[6]_i_1 
       (.I0(indvar_flatten8_reg_897[6]),
        .I1(indvar_flatten_next9_reg_1669_reg__0[6]),
        .I2(indvar_flatten_next9_reg_1669_reg__0[5]),
        .I3(\p_sum2_cast_mid2_v_v_s_reg_1679[4]_i_3_n_8 ),
        .I4(indvar_flatten8_reg_897[5]),
        .I5(\indvar_flatten_next9_reg_1669[9]_i_5_n_8 ),
        .O(\indvar_flatten_next9_reg_1669[6]_i_1_n_8 ));
  LUT6 #(
    .INIT(64'h999AAA9AAAAAAAAA)) 
    \indvar_flatten_next9_reg_1669[7]_i_1 
       (.I0(indvar_flatten8_phi_fu_901_p4[7]),
        .I1(\indvar_flatten_next9_reg_1669[7]_i_2_n_8 ),
        .I2(indvar_flatten8_reg_897[6]),
        .I3(\p_sum2_cast_mid2_v_v_s_reg_1679[4]_i_3_n_8 ),
        .I4(indvar_flatten_next9_reg_1669_reg__0[6]),
        .I5(\indvar_flatten_next9_reg_1669[9]_i_5_n_8 ),
        .O(indvar_flatten_next9_fu_1263_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    \indvar_flatten_next9_reg_1669[7]_i_2 
       (.I0(indvar_flatten_next9_reg_1669_reg__0[5]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(\exitcond_flatten1_reg_1665_reg_n_8_[0] ),
        .I4(indvar_flatten8_reg_897[5]),
        .O(\indvar_flatten_next9_reg_1669[7]_i_2_n_8 ));
  LUT6 #(
    .INIT(64'hE2E21DE2E2E2E2E2)) 
    \indvar_flatten_next9_reg_1669[8]_i_1 
       (.I0(indvar_flatten8_reg_897[8]),
        .I1(\p_sum2_cast_mid2_v_v_s_reg_1679[4]_i_3_n_8 ),
        .I2(indvar_flatten_next9_reg_1669_reg__0[8]),
        .I3(\indvar_flatten_next9_reg_1669[9]_i_5_n_8 ),
        .I4(\indvar_flatten_next9_reg_1669[9]_i_4_n_8 ),
        .I5(indvar_flatten8_phi_fu_901_p4[7]),
        .O(indvar_flatten_next9_fu_1263_p2[8]));
  LUT5 #(
    .INIT(32'h59555555)) 
    \indvar_flatten_next9_reg_1669[9]_i_2 
       (.I0(\indvar_flatten_next9_reg_1669[9]_i_3_n_8 ),
        .I1(indvar_flatten8_phi_fu_901_p4[7]),
        .I2(\indvar_flatten_next9_reg_1669[9]_i_4_n_8 ),
        .I3(\indvar_flatten_next9_reg_1669[9]_i_5_n_8 ),
        .I4(indvar_flatten8_phi_fu_901_p4[8]),
        .O(\indvar_flatten_next9_reg_1669[9]_i_2_n_8 ));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    \indvar_flatten_next9_reg_1669[9]_i_3 
       (.I0(indvar_flatten_next9_reg_1669_reg__0[9]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(\exitcond_flatten1_reg_1665_reg_n_8_[0] ),
        .I4(indvar_flatten8_reg_897[9]),
        .O(\indvar_flatten_next9_reg_1669[9]_i_3_n_8 ));
  LUT5 #(
    .INIT(32'h335FFF5F)) 
    \indvar_flatten_next9_reg_1669[9]_i_4 
       (.I0(indvar_flatten8_reg_897[5]),
        .I1(indvar_flatten_next9_reg_1669_reg__0[5]),
        .I2(indvar_flatten8_reg_897[6]),
        .I3(\p_sum2_cast_mid2_v_v_s_reg_1679[4]_i_3_n_8 ),
        .I4(indvar_flatten_next9_reg_1669_reg__0[6]),
        .O(\indvar_flatten_next9_reg_1669[9]_i_4_n_8 ));
  LUT6 #(
    .INIT(64'hBAAA8AAA00000000)) 
    \indvar_flatten_next9_reg_1669[9]_i_5 
       (.I0(indvar_flatten8_reg_897[4]),
        .I1(\exitcond_flatten1_reg_1665_reg_n_8_[0] ),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(indvar_flatten_next9_reg_1669_reg__0[4]),
        .I5(\indvar_flatten_next9_reg_1669[4]_i_2_n_8 ),
        .O(\indvar_flatten_next9_reg_1669[9]_i_5_n_8 ));
  FDRE \indvar_flatten_next9_reg_1669_reg[0] 
       (.C(ap_clk),
        .CE(hog_INPUT_IMAGE_m_axi_U_n_149),
        .D(indvar_flatten_next9_fu_1263_p2[0]),
        .Q(indvar_flatten_next9_reg_1669_reg__0[0]),
        .R(1'b0));
  FDRE \indvar_flatten_next9_reg_1669_reg[1] 
       (.C(ap_clk),
        .CE(hog_INPUT_IMAGE_m_axi_U_n_149),
        .D(indvar_flatten_next9_fu_1263_p2[1]),
        .Q(indvar_flatten_next9_reg_1669_reg__0[1]),
        .R(1'b0));
  FDRE \indvar_flatten_next9_reg_1669_reg[2] 
       (.C(ap_clk),
        .CE(hog_INPUT_IMAGE_m_axi_U_n_149),
        .D(indvar_flatten_next9_fu_1263_p2[2]),
        .Q(indvar_flatten_next9_reg_1669_reg__0[2]),
        .R(1'b0));
  FDRE \indvar_flatten_next9_reg_1669_reg[3] 
       (.C(ap_clk),
        .CE(hog_INPUT_IMAGE_m_axi_U_n_149),
        .D(indvar_flatten_next9_fu_1263_p2[3]),
        .Q(indvar_flatten_next9_reg_1669_reg__0[3]),
        .R(1'b0));
  FDRE \indvar_flatten_next9_reg_1669_reg[4] 
       (.C(ap_clk),
        .CE(hog_INPUT_IMAGE_m_axi_U_n_149),
        .D(indvar_flatten_next9_fu_1263_p2[4]),
        .Q(indvar_flatten_next9_reg_1669_reg__0[4]),
        .R(1'b0));
  FDRE \indvar_flatten_next9_reg_1669_reg[5] 
       (.C(ap_clk),
        .CE(hog_INPUT_IMAGE_m_axi_U_n_149),
        .D(\indvar_flatten_next9_reg_1669[5]_i_1_n_8 ),
        .Q(indvar_flatten_next9_reg_1669_reg__0[5]),
        .R(1'b0));
  FDRE \indvar_flatten_next9_reg_1669_reg[6] 
       (.C(ap_clk),
        .CE(hog_INPUT_IMAGE_m_axi_U_n_149),
        .D(\indvar_flatten_next9_reg_1669[6]_i_1_n_8 ),
        .Q(indvar_flatten_next9_reg_1669_reg__0[6]),
        .R(1'b0));
  FDRE \indvar_flatten_next9_reg_1669_reg[7] 
       (.C(ap_clk),
        .CE(hog_INPUT_IMAGE_m_axi_U_n_149),
        .D(indvar_flatten_next9_fu_1263_p2[7]),
        .Q(indvar_flatten_next9_reg_1669_reg__0[7]),
        .R(1'b0));
  FDRE \indvar_flatten_next9_reg_1669_reg[8] 
       (.C(ap_clk),
        .CE(hog_INPUT_IMAGE_m_axi_U_n_149),
        .D(indvar_flatten_next9_fu_1263_p2[8]),
        .Q(indvar_flatten_next9_reg_1669_reg__0[8]),
        .R(1'b0));
  FDRE \indvar_flatten_next9_reg_1669_reg[9] 
       (.C(ap_clk),
        .CE(hog_INPUT_IMAGE_m_axi_U_n_149),
        .D(\indvar_flatten_next9_reg_1669[9]_i_2_n_8 ),
        .Q(indvar_flatten_next9_reg_1669_reg__0[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    \indvar_flatten_next_reg_1592[0]_i_1 
       (.I0(indvar_flatten_next_reg_1592_reg__0[0]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\exitcond_flatten_reg_1588_reg_n_8_[0] ),
        .I4(indvar_flatten_reg_863[0]),
        .O(indvar_flatten_next_fu_1087_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \indvar_flatten_next_reg_1592[1]_i_1 
       (.I0(indvar_flatten_reg_863[1]),
        .I1(indvar_flatten_next_reg_1592_reg__0[1]),
        .I2(indvar_flatten_reg_863[0]),
        .I3(\tmp_mid2_v_v_reg_1602[4]_i_3_n_8 ),
        .I4(indvar_flatten_next_reg_1592_reg__0[0]),
        .O(indvar_flatten_next_fu_1087_p2[1]));
  LUT6 #(
    .INIT(64'h9A955A5595955555)) 
    \indvar_flatten_next_reg_1592[2]_i_1 
       (.I0(\indvar_flatten_next_reg_1592[2]_i_2_n_8 ),
        .I1(indvar_flatten_next_reg_1592_reg__0[0]),
        .I2(\tmp_mid2_v_v_reg_1602[4]_i_3_n_8 ),
        .I3(indvar_flatten_reg_863[0]),
        .I4(indvar_flatten_next_reg_1592_reg__0[1]),
        .I5(indvar_flatten_reg_863[1]),
        .O(indvar_flatten_next_fu_1087_p2[2]));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    \indvar_flatten_next_reg_1592[2]_i_2 
       (.I0(indvar_flatten_next_reg_1592_reg__0[2]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\exitcond_flatten_reg_1588_reg_n_8_[0] ),
        .I4(indvar_flatten_reg_863[2]),
        .O(\indvar_flatten_next_reg_1592[2]_i_2_n_8 ));
  LUT6 #(
    .INIT(64'hFF1D33D1CC2E00E2)) 
    \indvar_flatten_next_reg_1592[3]_i_1 
       (.I0(indvar_flatten_reg_863[2]),
        .I1(\tmp_mid2_v_v_reg_1602[4]_i_3_n_8 ),
        .I2(indvar_flatten_next_reg_1592_reg__0[2]),
        .I3(\indvar_flatten_next_reg_1592[3]_i_2_n_8 ),
        .I4(indvar_flatten_next_reg_1592_reg__0[3]),
        .I5(indvar_flatten_reg_863[3]),
        .O(indvar_flatten_next_fu_1087_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT5 #(
    .INIT(32'h335FFF5F)) 
    \indvar_flatten_next_reg_1592[3]_i_2 
       (.I0(indvar_flatten_reg_863[1]),
        .I1(indvar_flatten_next_reg_1592_reg__0[1]),
        .I2(indvar_flatten_reg_863[0]),
        .I3(\tmp_mid2_v_v_reg_1602[4]_i_3_n_8 ),
        .I4(indvar_flatten_next_reg_1592_reg__0[0]),
        .O(\indvar_flatten_next_reg_1592[3]_i_2_n_8 ));
  LUT6 #(
    .INIT(64'h45557555BAAA8AAA)) 
    \indvar_flatten_next_reg_1592[4]_i_1 
       (.I0(indvar_flatten_reg_863[4]),
        .I1(\exitcond_flatten_reg_1588_reg_n_8_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(indvar_flatten_next_reg_1592_reg__0[4]),
        .I5(\indvar_flatten_next_reg_1592[4]_i_2_n_8 ),
        .O(indvar_flatten_next_fu_1087_p2[4]));
  LUT6 #(
    .INIT(64'h0C000A0A0C000000)) 
    \indvar_flatten_next_reg_1592[4]_i_2 
       (.I0(indvar_flatten_reg_863[3]),
        .I1(indvar_flatten_next_reg_1592_reg__0[3]),
        .I2(\indvar_flatten_next_reg_1592[3]_i_2_n_8 ),
        .I3(indvar_flatten_next_reg_1592_reg__0[2]),
        .I4(\tmp_mid2_v_v_reg_1602[4]_i_3_n_8 ),
        .I5(indvar_flatten_reg_863[2]),
        .O(\indvar_flatten_next_reg_1592[4]_i_2_n_8 ));
  LUT6 #(
    .INIT(64'h45557555BAAA8AAA)) 
    \indvar_flatten_next_reg_1592[5]_i_1 
       (.I0(indvar_flatten_reg_863[5]),
        .I1(\exitcond_flatten_reg_1588_reg_n_8_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(indvar_flatten_next_reg_1592_reg__0[5]),
        .I5(\indvar_flatten_next_reg_1592[9]_i_5_n_8 ),
        .O(\indvar_flatten_next_reg_1592[5]_i_1_n_8 ));
  LUT6 #(
    .INIT(64'h3C553CAACCAACCAA)) 
    \indvar_flatten_next_reg_1592[6]_i_1 
       (.I0(indvar_flatten_reg_863[6]),
        .I1(indvar_flatten_next_reg_1592_reg__0[6]),
        .I2(indvar_flatten_next_reg_1592_reg__0[5]),
        .I3(\tmp_mid2_v_v_reg_1602[4]_i_3_n_8 ),
        .I4(indvar_flatten_reg_863[5]),
        .I5(\indvar_flatten_next_reg_1592[9]_i_5_n_8 ),
        .O(\indvar_flatten_next_reg_1592[6]_i_1_n_8 ));
  LUT6 #(
    .INIT(64'h999AAA9AAAAAAAAA)) 
    \indvar_flatten_next_reg_1592[7]_i_1 
       (.I0(indvar_flatten_phi_fu_867_p4[7]),
        .I1(\indvar_flatten_next_reg_1592[7]_i_2_n_8 ),
        .I2(indvar_flatten_reg_863[6]),
        .I3(\tmp_mid2_v_v_reg_1602[4]_i_3_n_8 ),
        .I4(indvar_flatten_next_reg_1592_reg__0[6]),
        .I5(\indvar_flatten_next_reg_1592[9]_i_5_n_8 ),
        .O(indvar_flatten_next_fu_1087_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    \indvar_flatten_next_reg_1592[7]_i_2 
       (.I0(indvar_flatten_next_reg_1592_reg__0[5]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\exitcond_flatten_reg_1588_reg_n_8_[0] ),
        .I4(indvar_flatten_reg_863[5]),
        .O(\indvar_flatten_next_reg_1592[7]_i_2_n_8 ));
  LUT6 #(
    .INIT(64'hE2E21DE2E2E2E2E2)) 
    \indvar_flatten_next_reg_1592[8]_i_1 
       (.I0(indvar_flatten_reg_863[8]),
        .I1(\tmp_mid2_v_v_reg_1602[4]_i_3_n_8 ),
        .I2(indvar_flatten_next_reg_1592_reg__0[8]),
        .I3(\indvar_flatten_next_reg_1592[9]_i_5_n_8 ),
        .I4(\indvar_flatten_next_reg_1592[9]_i_4_n_8 ),
        .I5(indvar_flatten_phi_fu_867_p4[7]),
        .O(indvar_flatten_next_fu_1087_p2[8]));
  LUT5 #(
    .INIT(32'h59555555)) 
    \indvar_flatten_next_reg_1592[9]_i_2 
       (.I0(\indvar_flatten_next_reg_1592[9]_i_3_n_8 ),
        .I1(indvar_flatten_phi_fu_867_p4[7]),
        .I2(\indvar_flatten_next_reg_1592[9]_i_4_n_8 ),
        .I3(\indvar_flatten_next_reg_1592[9]_i_5_n_8 ),
        .I4(indvar_flatten_phi_fu_867_p4[8]),
        .O(\indvar_flatten_next_reg_1592[9]_i_2_n_8 ));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    \indvar_flatten_next_reg_1592[9]_i_3 
       (.I0(indvar_flatten_next_reg_1592_reg__0[9]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\exitcond_flatten_reg_1588_reg_n_8_[0] ),
        .I4(indvar_flatten_reg_863[9]),
        .O(\indvar_flatten_next_reg_1592[9]_i_3_n_8 ));
  LUT5 #(
    .INIT(32'h335FFF5F)) 
    \indvar_flatten_next_reg_1592[9]_i_4 
       (.I0(indvar_flatten_reg_863[5]),
        .I1(indvar_flatten_next_reg_1592_reg__0[5]),
        .I2(indvar_flatten_reg_863[6]),
        .I3(\tmp_mid2_v_v_reg_1602[4]_i_3_n_8 ),
        .I4(indvar_flatten_next_reg_1592_reg__0[6]),
        .O(\indvar_flatten_next_reg_1592[9]_i_4_n_8 ));
  LUT6 #(
    .INIT(64'hBAAA8AAA00000000)) 
    \indvar_flatten_next_reg_1592[9]_i_5 
       (.I0(indvar_flatten_reg_863[4]),
        .I1(\exitcond_flatten_reg_1588_reg_n_8_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(indvar_flatten_next_reg_1592_reg__0[4]),
        .I5(\indvar_flatten_next_reg_1592[4]_i_2_n_8 ),
        .O(\indvar_flatten_next_reg_1592[9]_i_5_n_8 ));
  FDRE \indvar_flatten_next_reg_1592_reg[0] 
       (.C(ap_clk),
        .CE(sel),
        .D(indvar_flatten_next_fu_1087_p2[0]),
        .Q(indvar_flatten_next_reg_1592_reg__0[0]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_1592_reg[1] 
       (.C(ap_clk),
        .CE(sel),
        .D(indvar_flatten_next_fu_1087_p2[1]),
        .Q(indvar_flatten_next_reg_1592_reg__0[1]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_1592_reg[2] 
       (.C(ap_clk),
        .CE(sel),
        .D(indvar_flatten_next_fu_1087_p2[2]),
        .Q(indvar_flatten_next_reg_1592_reg__0[2]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_1592_reg[3] 
       (.C(ap_clk),
        .CE(sel),
        .D(indvar_flatten_next_fu_1087_p2[3]),
        .Q(indvar_flatten_next_reg_1592_reg__0[3]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_1592_reg[4] 
       (.C(ap_clk),
        .CE(sel),
        .D(indvar_flatten_next_fu_1087_p2[4]),
        .Q(indvar_flatten_next_reg_1592_reg__0[4]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_1592_reg[5] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten_next_reg_1592[5]_i_1_n_8 ),
        .Q(indvar_flatten_next_reg_1592_reg__0[5]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_1592_reg[6] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten_next_reg_1592[6]_i_1_n_8 ),
        .Q(indvar_flatten_next_reg_1592_reg__0[6]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_1592_reg[7] 
       (.C(ap_clk),
        .CE(sel),
        .D(indvar_flatten_next_fu_1087_p2[7]),
        .Q(indvar_flatten_next_reg_1592_reg__0[7]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_1592_reg[8] 
       (.C(ap_clk),
        .CE(sel),
        .D(indvar_flatten_next_fu_1087_p2[8]),
        .Q(indvar_flatten_next_reg_1592_reg__0[8]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_1592_reg[9] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten_next_reg_1592[9]_i_2_n_8 ),
        .Q(indvar_flatten_next_reg_1592_reg__0[9]),
        .R(1'b0));
  FDRE \indvar_flatten_reg_863_reg[0] 
       (.C(ap_clk),
        .CE(i_reg_8750),
        .D(indvar_flatten_next_reg_1592_reg__0[0]),
        .Q(indvar_flatten_reg_863[0]),
        .R(i_reg_875));
  FDRE \indvar_flatten_reg_863_reg[1] 
       (.C(ap_clk),
        .CE(i_reg_8750),
        .D(indvar_flatten_next_reg_1592_reg__0[1]),
        .Q(indvar_flatten_reg_863[1]),
        .R(i_reg_875));
  FDRE \indvar_flatten_reg_863_reg[2] 
       (.C(ap_clk),
        .CE(i_reg_8750),
        .D(indvar_flatten_next_reg_1592_reg__0[2]),
        .Q(indvar_flatten_reg_863[2]),
        .R(i_reg_875));
  FDRE \indvar_flatten_reg_863_reg[3] 
       (.C(ap_clk),
        .CE(i_reg_8750),
        .D(indvar_flatten_next_reg_1592_reg__0[3]),
        .Q(indvar_flatten_reg_863[3]),
        .R(i_reg_875));
  FDRE \indvar_flatten_reg_863_reg[4] 
       (.C(ap_clk),
        .CE(i_reg_8750),
        .D(indvar_flatten_next_reg_1592_reg__0[4]),
        .Q(indvar_flatten_reg_863[4]),
        .R(i_reg_875));
  FDRE \indvar_flatten_reg_863_reg[5] 
       (.C(ap_clk),
        .CE(i_reg_8750),
        .D(indvar_flatten_next_reg_1592_reg__0[5]),
        .Q(indvar_flatten_reg_863[5]),
        .R(i_reg_875));
  FDRE \indvar_flatten_reg_863_reg[6] 
       (.C(ap_clk),
        .CE(i_reg_8750),
        .D(indvar_flatten_next_reg_1592_reg__0[6]),
        .Q(indvar_flatten_reg_863[6]),
        .R(i_reg_875));
  FDRE \indvar_flatten_reg_863_reg[7] 
       (.C(ap_clk),
        .CE(i_reg_8750),
        .D(indvar_flatten_next_reg_1592_reg__0[7]),
        .Q(indvar_flatten_reg_863[7]),
        .R(i_reg_875));
  FDRE \indvar_flatten_reg_863_reg[8] 
       (.C(ap_clk),
        .CE(i_reg_8750),
        .D(indvar_flatten_next_reg_1592_reg__0[8]),
        .Q(indvar_flatten_reg_863[8]),
        .R(i_reg_875));
  FDRE \indvar_flatten_reg_863_reg[9] 
       (.C(ap_clk),
        .CE(i_reg_8750),
        .D(indvar_flatten_next_reg_1592_reg__0[9]),
        .Q(indvar_flatten_reg_863[9]),
        .R(i_reg_875));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
    \indvar_mid2_reg_1597[1]_i_1 
       (.I0(\indvar_reg_886_reg_n_8_[1] ),
        .I1(indvar_mid2_fu_1099_p3[4]),
        .I2(indvar_mid2_fu_1099_p3[3]),
        .I3(indvar_mid2_fu_1099_p3[0]),
        .I4(indvar_mid2_fu_1099_p3[2]),
        .I5(\indvar_reg_886_reg_n_8_[5] ),
        .O(indvar_mid2_fu_1099_p3[1]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA2)) 
    \indvar_mid2_reg_1597[5]_i_2 
       (.I0(\indvar_reg_886_reg_n_8_[5] ),
        .I1(\indvar_reg_886_reg_n_8_[1] ),
        .I2(indvar_mid2_fu_1099_p3[2]),
        .I3(indvar_mid2_fu_1099_p3[0]),
        .I4(indvar_mid2_fu_1099_p3[3]),
        .I5(indvar_mid2_fu_1099_p3[4]),
        .O(indvar_mid2_fu_1099_p3[5]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \indvar_mid2_reg_1597[5]_i_3 
       (.I0(indvar_flatten_phi_fu_867_p4[1]),
        .I1(indvar_flatten_phi_fu_867_p4[4]),
        .I2(\indvar_mid2_reg_1597[5]_i_4_n_8 ),
        .I3(\exitcond_flatten_reg_1588[0]_i_3_n_8 ),
        .I4(indvar_flatten_phi_fu_867_p4[3]),
        .I5(indvar_flatten_phi_fu_867_p4[8]),
        .O(\indvar_mid2_reg_1597[5]_i_3_n_8 ));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \indvar_mid2_reg_1597[5]_i_4 
       (.I0(indvar_flatten_reg_863[7]),
        .I1(indvar_flatten_next_reg_1592_reg__0[7]),
        .I2(indvar_flatten_reg_863[0]),
        .I3(\tmp_mid2_v_v_reg_1602[4]_i_3_n_8 ),
        .I4(indvar_flatten_next_reg_1592_reg__0[0]),
        .O(\indvar_mid2_reg_1597[5]_i_4_n_8 ));
  FDRE \indvar_mid2_reg_1597_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(indvar_mid2_fu_1099_p3[0]),
        .Q(indvar_mid2_reg_1597[0]),
        .R(1'b0));
  FDRE \indvar_mid2_reg_1597_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(indvar_mid2_fu_1099_p3[1]),
        .Q(indvar_mid2_reg_1597[1]),
        .R(1'b0));
  FDRE \indvar_mid2_reg_1597_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(indvar_mid2_fu_1099_p3[2]),
        .Q(indvar_mid2_reg_1597[2]),
        .R(1'b0));
  FDRE \indvar_mid2_reg_1597_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(indvar_mid2_fu_1099_p3[3]),
        .Q(indvar_mid2_reg_1597[3]),
        .R(1'b0));
  FDRE \indvar_mid2_reg_1597_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(indvar_mid2_fu_1099_p3[4]),
        .Q(indvar_mid2_reg_1597[4]),
        .R(1'b0));
  FDRE \indvar_mid2_reg_1597_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(indvar_mid2_fu_1099_p3[5]),
        .Q(indvar_mid2_reg_1597[5]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_reg_886[0]_i_1 
       (.I0(indvar_mid2_fu_1099_p3[0]),
        .O(indvar_next_fu_1121_p2[0]));
  LUT6 #(
    .INIT(64'h55AA55A855AA55AA)) 
    \indvar_reg_886[1]_i_1 
       (.I0(\indvar_reg_886_reg_n_8_[1] ),
        .I1(indvar_mid2_fu_1099_p3[4]),
        .I2(indvar_mid2_fu_1099_p3[3]),
        .I3(indvar_mid2_fu_1099_p3[0]),
        .I4(indvar_mid2_fu_1099_p3[2]),
        .I5(\indvar_reg_886_reg_n_8_[5] ),
        .O(\indvar_reg_886[1]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \indvar_reg_886[2]_i_1 
       (.I0(indvar_mid2_fu_1099_p3[2]),
        .I1(\indvar_reg_886_reg_n_8_[1] ),
        .I2(indvar_mid2_fu_1099_p3[0]),
        .O(indvar_next_fu_1121_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \indvar_reg_886[3]_i_1 
       (.I0(indvar_mid2_fu_1099_p3[3]),
        .I1(indvar_mid2_fu_1099_p3[0]),
        .I2(\indvar_reg_886_reg_n_8_[1] ),
        .I3(indvar_mid2_fu_1099_p3[2]),
        .O(indvar_next_fu_1121_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \indvar_reg_886[4]_i_1 
       (.I0(indvar_mid2_fu_1099_p3[4]),
        .I1(indvar_mid2_fu_1099_p3[2]),
        .I2(\indvar_reg_886_reg_n_8_[1] ),
        .I3(indvar_mid2_fu_1099_p3[0]),
        .I4(indvar_mid2_fu_1099_p3[3]),
        .O(indvar_next_fu_1121_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAA8AA)) 
    \indvar_reg_886[5]_i_3 
       (.I0(\indvar_reg_886_reg_n_8_[5] ),
        .I1(indvar_mid2_fu_1099_p3[3]),
        .I2(indvar_mid2_fu_1099_p3[0]),
        .I3(\indvar_reg_886_reg_n_8_[1] ),
        .I4(indvar_mid2_fu_1099_p3[2]),
        .I5(indvar_mid2_fu_1099_p3[4]),
        .O(indvar_next_fu_1121_p2[5]));
  FDRE \indvar_reg_886_reg[0] 
       (.C(ap_clk),
        .CE(hog_INPUT_IMAGE_m_axi_U_n_143),
        .D(indvar_next_fu_1121_p2[0]),
        .Q(indvar_mid2_fu_1099_p3[0]),
        .R(indvar_reg_886));
  FDRE \indvar_reg_886_reg[1] 
       (.C(ap_clk),
        .CE(hog_INPUT_IMAGE_m_axi_U_n_143),
        .D(\indvar_reg_886[1]_i_1_n_8 ),
        .Q(\indvar_reg_886_reg_n_8_[1] ),
        .R(indvar_reg_886));
  FDRE \indvar_reg_886_reg[2] 
       (.C(ap_clk),
        .CE(hog_INPUT_IMAGE_m_axi_U_n_143),
        .D(indvar_next_fu_1121_p2[2]),
        .Q(indvar_mid2_fu_1099_p3[2]),
        .R(indvar_reg_886));
  FDRE \indvar_reg_886_reg[3] 
       (.C(ap_clk),
        .CE(hog_INPUT_IMAGE_m_axi_U_n_143),
        .D(indvar_next_fu_1121_p2[3]),
        .Q(indvar_mid2_fu_1099_p3[3]),
        .R(indvar_reg_886));
  FDRE \indvar_reg_886_reg[4] 
       (.C(ap_clk),
        .CE(hog_INPUT_IMAGE_m_axi_U_n_143),
        .D(indvar_next_fu_1121_p2[4]),
        .Q(indvar_mid2_fu_1099_p3[4]),
        .R(indvar_reg_886));
  FDRE \indvar_reg_886_reg[5] 
       (.C(ap_clk),
        .CE(hog_INPUT_IMAGE_m_axi_U_n_143),
        .D(indvar_next_fu_1121_p2[5]),
        .Q(\indvar_reg_886_reg_n_8_[5] ),
        .R(indvar_reg_886));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_normalized0_V normalized0_V_U
       (.D(normalized0_V_load_reg_1782),
        .DIADI(grp_normalizeHisto0_fu_1019_normalized_V_d1),
        .Q({\i_i_reg_943_reg_n_8_[6] ,\i_i_reg_943_reg_n_8_[5] ,\i_i_reg_943_reg_n_8_[4] ,\i_i_reg_943_reg_n_8_[3] ,\i_i_reg_943_reg_n_8_[2] ,\i_i_reg_943_reg_n_8_[1] ,\i_i_reg_943_reg_n_8_[0] }),
        .WEA(normalized0_V_we1),
        .ap_clk(ap_clk),
        .\ap_pipeline_reg_pp0_iter9_tmp_21_reg_660_reg[6] (grp_normalizeHisto0_fu_1019_normalized_V_address1),
        .\ap_pipeline_reg_pp2_iter1_tmp_i_reg_1748_reg[0] (normalized1_V_U_n_18),
        .normalized0_V_ce0(normalized0_V_ce0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_normalized0_V_40 normalized1_V_U
       (.DIADI(grp_normalizeHisto1_fu_1026_normalized_V_d1),
        .Q({\i_i_reg_943_reg_n_8_[6] ,\i_i_reg_943_reg_n_8_[5] ,\i_i_reg_943_reg_n_8_[4] ,\i_i_reg_943_reg_n_8_[3] ,\i_i_reg_943_reg_n_8_[2] ,\i_i_reg_943_reg_n_8_[1] ,\i_i_reg_943_reg_n_8_[0] }),
        .WEA(normalized1_V_we1),
        .ap_clk(ap_clk),
        .\ap_pipeline_reg_pp0_iter9_tmp_4_reg_660_reg[6] (grp_normalizeHisto1_fu_1026_normalized_V_address1),
        .ap_pipeline_reg_pp2_iter1_tmp_i_reg_1748(ap_pipeline_reg_pp2_iter1_tmp_i_reg_1748),
        .normalized0_V_ce0(normalized0_V_ce0),
        .r_V_1_reg_1822_reg(normalized1_V_load_reg_1792),
        .ram_reg(normalized1_V_U_n_18));
  FDRE \offset_assign_cast_reg_1742_reg[10] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp2_iter00),
        .D(tmp_42_fu_1438_p4[10]),
        .Q(offset_assign_cast_reg_1742[10]),
        .R(1'b0));
  FDRE \offset_assign_cast_reg_1742_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp2_iter00),
        .D(specs_q0[0]),
        .Q(offset_assign_cast_reg_1742[4]),
        .R(1'b0));
  FDRE \offset_assign_cast_reg_1742_reg[4]_i_2 
       (.C(ap_clk),
        .CE(\offset_assign_cast_reg_1742_reg[5]_i_2_n_8 ),
        .D(hog_SPECS_s_axi_U_n_39),
        .Q(\offset_assign_cast_reg_1742_reg[4]_i_2_n_8 ),
        .R(1'b0));
  FDRE \offset_assign_cast_reg_1742_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp2_iter00),
        .D(specs_q0[1]),
        .Q(offset_assign_cast_reg_1742[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \offset_assign_cast_reg_1742_reg[5]_i_2 
       (.C(ap_clk),
        .CE(1'b1),
        .D(specs_ce0),
        .Q(\offset_assign_cast_reg_1742_reg[5]_i_2_n_8 ),
        .R(1'b0));
  FDRE \offset_assign_cast_reg_1742_reg[5]_i_3 
       (.C(ap_clk),
        .CE(\offset_assign_cast_reg_1742_reg[5]_i_2_n_8 ),
        .D(hog_SPECS_s_axi_U_n_38),
        .Q(\offset_assign_cast_reg_1742_reg[5]_i_3_n_8 ),
        .R(1'b0));
  FDRE \offset_assign_cast_reg_1742_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp2_iter00),
        .D(tmp_42_fu_1438_p4[6]),
        .Q(offset_assign_cast_reg_1742[6]),
        .R(1'b0));
  FDRE \offset_assign_cast_reg_1742_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp2_iter00),
        .D(tmp_42_fu_1438_p4[7]),
        .Q(offset_assign_cast_reg_1742[7]),
        .R(1'b0));
  FDRE \offset_assign_cast_reg_1742_reg[8] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp2_iter00),
        .D(tmp_42_fu_1438_p4[8]),
        .Q(offset_assign_cast_reg_1742[8]),
        .R(1'b0));
  FDRE \offset_assign_cast_reg_1742_reg[9] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp2_iter00),
        .D(tmp_42_fu_1438_p4[9]),
        .Q(offset_assign_cast_reg_1742[9]),
        .R(1'b0));
  FDRE \p_sum1_cast_mid2_v_reg_1635_reg[0] 
       (.C(ap_clk),
        .CE(p_sum1_cast_mid2_v_reg_16350),
        .D(p_sum1_cast_mid2_v_fu_1199_p2[0]),
        .Q(p_sum1_cast_mid2_v_reg_1635[0]),
        .R(1'b0));
  FDRE \p_sum1_cast_mid2_v_reg_1635_reg[10] 
       (.C(ap_clk),
        .CE(p_sum1_cast_mid2_v_reg_16350),
        .D(p_sum1_cast_mid2_v_fu_1199_p2[10]),
        .Q(p_sum1_cast_mid2_v_reg_1635[10]),
        .R(1'b0));
  FDRE \p_sum1_cast_mid2_v_reg_1635_reg[11] 
       (.C(ap_clk),
        .CE(p_sum1_cast_mid2_v_reg_16350),
        .D(p_sum1_cast_mid2_v_fu_1199_p2[11]),
        .Q(p_sum1_cast_mid2_v_reg_1635[11]),
        .R(1'b0));
  FDRE \p_sum1_cast_mid2_v_reg_1635_reg[12] 
       (.C(ap_clk),
        .CE(p_sum1_cast_mid2_v_reg_16350),
        .D(p_sum1_cast_mid2_v_fu_1199_p2[12]),
        .Q(p_sum1_cast_mid2_v_reg_1635[12]),
        .R(1'b0));
  FDRE \p_sum1_cast_mid2_v_reg_1635_reg[13] 
       (.C(ap_clk),
        .CE(p_sum1_cast_mid2_v_reg_16350),
        .D(p_sum1_cast_mid2_v_fu_1199_p2[13]),
        .Q(p_sum1_cast_mid2_v_reg_1635[13]),
        .R(1'b0));
  FDRE \p_sum1_cast_mid2_v_reg_1635_reg[14] 
       (.C(ap_clk),
        .CE(p_sum1_cast_mid2_v_reg_16350),
        .D(p_sum1_cast_mid2_v_fu_1199_p2[14]),
        .Q(p_sum1_cast_mid2_v_reg_1635[14]),
        .R(1'b0));
  FDRE \p_sum1_cast_mid2_v_reg_1635_reg[15] 
       (.C(ap_clk),
        .CE(p_sum1_cast_mid2_v_reg_16350),
        .D(p_sum1_cast_mid2_v_fu_1199_p2[15]),
        .Q(p_sum1_cast_mid2_v_reg_1635[15]),
        .R(1'b0));
  FDRE \p_sum1_cast_mid2_v_reg_1635_reg[16] 
       (.C(ap_clk),
        .CE(p_sum1_cast_mid2_v_reg_16350),
        .D(p_sum1_cast_mid2_v_fu_1199_p2[16]),
        .Q(p_sum1_cast_mid2_v_reg_1635[16]),
        .R(1'b0));
  FDRE \p_sum1_cast_mid2_v_reg_1635_reg[17] 
       (.C(ap_clk),
        .CE(p_sum1_cast_mid2_v_reg_16350),
        .D(p_sum1_cast_mid2_v_fu_1199_p2[17]),
        .Q(p_sum1_cast_mid2_v_reg_1635[17]),
        .R(1'b0));
  FDRE \p_sum1_cast_mid2_v_reg_1635_reg[18] 
       (.C(ap_clk),
        .CE(p_sum1_cast_mid2_v_reg_16350),
        .D(p_sum1_cast_mid2_v_fu_1199_p2[18]),
        .Q(p_sum1_cast_mid2_v_reg_1635[18]),
        .R(1'b0));
  FDRE \p_sum1_cast_mid2_v_reg_1635_reg[19] 
       (.C(ap_clk),
        .CE(p_sum1_cast_mid2_v_reg_16350),
        .D(p_sum1_cast_mid2_v_fu_1199_p2[19]),
        .Q(p_sum1_cast_mid2_v_reg_1635[19]),
        .R(1'b0));
  FDRE \p_sum1_cast_mid2_v_reg_1635_reg[1] 
       (.C(ap_clk),
        .CE(p_sum1_cast_mid2_v_reg_16350),
        .D(p_sum1_cast_mid2_v_fu_1199_p2[1]),
        .Q(p_sum1_cast_mid2_v_reg_1635[1]),
        .R(1'b0));
  FDRE \p_sum1_cast_mid2_v_reg_1635_reg[20] 
       (.C(ap_clk),
        .CE(p_sum1_cast_mid2_v_reg_16350),
        .D(p_sum1_cast_mid2_v_fu_1199_p2[20]),
        .Q(p_sum1_cast_mid2_v_reg_1635[20]),
        .R(1'b0));
  FDRE \p_sum1_cast_mid2_v_reg_1635_reg[21] 
       (.C(ap_clk),
        .CE(p_sum1_cast_mid2_v_reg_16350),
        .D(p_sum1_cast_mid2_v_fu_1199_p2[21]),
        .Q(p_sum1_cast_mid2_v_reg_1635[21]),
        .R(1'b0));
  FDRE \p_sum1_cast_mid2_v_reg_1635_reg[22] 
       (.C(ap_clk),
        .CE(p_sum1_cast_mid2_v_reg_16350),
        .D(p_sum1_cast_mid2_v_fu_1199_p2[22]),
        .Q(p_sum1_cast_mid2_v_reg_1635[22]),
        .R(1'b0));
  FDRE \p_sum1_cast_mid2_v_reg_1635_reg[23] 
       (.C(ap_clk),
        .CE(p_sum1_cast_mid2_v_reg_16350),
        .D(p_sum1_cast_mid2_v_fu_1199_p2[23]),
        .Q(p_sum1_cast_mid2_v_reg_1635[23]),
        .R(1'b0));
  FDRE \p_sum1_cast_mid2_v_reg_1635_reg[24] 
       (.C(ap_clk),
        .CE(p_sum1_cast_mid2_v_reg_16350),
        .D(p_sum1_cast_mid2_v_fu_1199_p2[24]),
        .Q(p_sum1_cast_mid2_v_reg_1635[24]),
        .R(1'b0));
  FDRE \p_sum1_cast_mid2_v_reg_1635_reg[25] 
       (.C(ap_clk),
        .CE(p_sum1_cast_mid2_v_reg_16350),
        .D(p_sum1_cast_mid2_v_fu_1199_p2[25]),
        .Q(p_sum1_cast_mid2_v_reg_1635[25]),
        .R(1'b0));
  FDRE \p_sum1_cast_mid2_v_reg_1635_reg[26] 
       (.C(ap_clk),
        .CE(p_sum1_cast_mid2_v_reg_16350),
        .D(p_sum1_cast_mid2_v_fu_1199_p2[26]),
        .Q(p_sum1_cast_mid2_v_reg_1635[26]),
        .R(1'b0));
  FDRE \p_sum1_cast_mid2_v_reg_1635_reg[27] 
       (.C(ap_clk),
        .CE(p_sum1_cast_mid2_v_reg_16350),
        .D(p_sum1_cast_mid2_v_fu_1199_p2[27]),
        .Q(p_sum1_cast_mid2_v_reg_1635[27]),
        .R(1'b0));
  FDRE \p_sum1_cast_mid2_v_reg_1635_reg[28] 
       (.C(ap_clk),
        .CE(p_sum1_cast_mid2_v_reg_16350),
        .D(p_sum1_cast_mid2_v_fu_1199_p2[28]),
        .Q(p_sum1_cast_mid2_v_reg_1635[28]),
        .R(1'b0));
  FDRE \p_sum1_cast_mid2_v_reg_1635_reg[29] 
       (.C(ap_clk),
        .CE(p_sum1_cast_mid2_v_reg_16350),
        .D(p_sum1_cast_mid2_v_fu_1199_p2[29]),
        .Q(p_sum1_cast_mid2_v_reg_1635[29]),
        .R(1'b0));
  FDRE \p_sum1_cast_mid2_v_reg_1635_reg[2] 
       (.C(ap_clk),
        .CE(p_sum1_cast_mid2_v_reg_16350),
        .D(p_sum1_cast_mid2_v_fu_1199_p2[2]),
        .Q(p_sum1_cast_mid2_v_reg_1635[2]),
        .R(1'b0));
  FDRE \p_sum1_cast_mid2_v_reg_1635_reg[30] 
       (.C(ap_clk),
        .CE(p_sum1_cast_mid2_v_reg_16350),
        .D(p_sum1_cast_mid2_v_fu_1199_p2[30]),
        .Q(p_sum1_cast_mid2_v_reg_1635[30]),
        .R(1'b0));
  FDRE \p_sum1_cast_mid2_v_reg_1635_reg[31] 
       (.C(ap_clk),
        .CE(p_sum1_cast_mid2_v_reg_16350),
        .D(p_sum1_cast_mid2_v_fu_1199_p2[31]),
        .Q(p_sum1_cast_mid2_v_reg_1635[31]),
        .R(1'b0));
  FDRE \p_sum1_cast_mid2_v_reg_1635_reg[3] 
       (.C(ap_clk),
        .CE(p_sum1_cast_mid2_v_reg_16350),
        .D(p_sum1_cast_mid2_v_fu_1199_p2[3]),
        .Q(p_sum1_cast_mid2_v_reg_1635[3]),
        .R(1'b0));
  FDRE \p_sum1_cast_mid2_v_reg_1635_reg[4] 
       (.C(ap_clk),
        .CE(p_sum1_cast_mid2_v_reg_16350),
        .D(p_sum1_cast_mid2_v_fu_1199_p2[4]),
        .Q(p_sum1_cast_mid2_v_reg_1635[4]),
        .R(1'b0));
  FDRE \p_sum1_cast_mid2_v_reg_1635_reg[5] 
       (.C(ap_clk),
        .CE(p_sum1_cast_mid2_v_reg_16350),
        .D(p_sum1_cast_mid2_v_fu_1199_p2[5]),
        .Q(p_sum1_cast_mid2_v_reg_1635[5]),
        .R(1'b0));
  FDRE \p_sum1_cast_mid2_v_reg_1635_reg[6] 
       (.C(ap_clk),
        .CE(p_sum1_cast_mid2_v_reg_16350),
        .D(p_sum1_cast_mid2_v_fu_1199_p2[6]),
        .Q(p_sum1_cast_mid2_v_reg_1635[6]),
        .R(1'b0));
  FDRE \p_sum1_cast_mid2_v_reg_1635_reg[7] 
       (.C(ap_clk),
        .CE(p_sum1_cast_mid2_v_reg_16350),
        .D(p_sum1_cast_mid2_v_fu_1199_p2[7]),
        .Q(p_sum1_cast_mid2_v_reg_1635[7]),
        .R(1'b0));
  FDRE \p_sum1_cast_mid2_v_reg_1635_reg[8] 
       (.C(ap_clk),
        .CE(p_sum1_cast_mid2_v_reg_16350),
        .D(p_sum1_cast_mid2_v_fu_1199_p2[8]),
        .Q(p_sum1_cast_mid2_v_reg_1635[8]),
        .R(1'b0));
  FDRE \p_sum1_cast_mid2_v_reg_1635_reg[9] 
       (.C(ap_clk),
        .CE(p_sum1_cast_mid2_v_reg_16350),
        .D(p_sum1_cast_mid2_v_fu_1199_p2[9]),
        .Q(p_sum1_cast_mid2_v_reg_1635[9]),
        .R(1'b0));
  FDRE \p_sum2_cast_mid2_v_v_2_reg_1712_reg[0] 
       (.C(ap_clk),
        .CE(p_sum2_cast_mid2_v_v_2_reg_17120),
        .D(\hog_mul_32s_5ns_3Bew_MulnS_1_U/buff2_reg [0]),
        .Q(p_sum2_cast_mid2_v_v_2_reg_1712[0]),
        .R(1'b0));
  FDRE \p_sum2_cast_mid2_v_v_2_reg_1712_reg[10] 
       (.C(ap_clk),
        .CE(p_sum2_cast_mid2_v_v_2_reg_17120),
        .D(\hog_mul_32s_5ns_3Bew_MulnS_1_U/buff2_reg [10]),
        .Q(p_sum2_cast_mid2_v_v_2_reg_1712[10]),
        .R(1'b0));
  FDRE \p_sum2_cast_mid2_v_v_2_reg_1712_reg[11] 
       (.C(ap_clk),
        .CE(p_sum2_cast_mid2_v_v_2_reg_17120),
        .D(\hog_mul_32s_5ns_3Bew_MulnS_1_U/buff2_reg [11]),
        .Q(p_sum2_cast_mid2_v_v_2_reg_1712[11]),
        .R(1'b0));
  FDRE \p_sum2_cast_mid2_v_v_2_reg_1712_reg[12] 
       (.C(ap_clk),
        .CE(p_sum2_cast_mid2_v_v_2_reg_17120),
        .D(\hog_mul_32s_5ns_3Bew_MulnS_1_U/buff2_reg [12]),
        .Q(p_sum2_cast_mid2_v_v_2_reg_1712[12]),
        .R(1'b0));
  FDRE \p_sum2_cast_mid2_v_v_2_reg_1712_reg[13] 
       (.C(ap_clk),
        .CE(p_sum2_cast_mid2_v_v_2_reg_17120),
        .D(\hog_mul_32s_5ns_3Bew_MulnS_1_U/buff2_reg [13]),
        .Q(p_sum2_cast_mid2_v_v_2_reg_1712[13]),
        .R(1'b0));
  FDRE \p_sum2_cast_mid2_v_v_2_reg_1712_reg[14] 
       (.C(ap_clk),
        .CE(p_sum2_cast_mid2_v_v_2_reg_17120),
        .D(\hog_mul_32s_5ns_3Bew_MulnS_1_U/buff2_reg [14]),
        .Q(p_sum2_cast_mid2_v_v_2_reg_1712[14]),
        .R(1'b0));
  FDRE \p_sum2_cast_mid2_v_v_2_reg_1712_reg[15] 
       (.C(ap_clk),
        .CE(p_sum2_cast_mid2_v_v_2_reg_17120),
        .D(\hog_mul_32s_5ns_3Bew_MulnS_1_U/buff2_reg [15]),
        .Q(p_sum2_cast_mid2_v_v_2_reg_1712[15]),
        .R(1'b0));
  FDRE \p_sum2_cast_mid2_v_v_2_reg_1712_reg[16] 
       (.C(ap_clk),
        .CE(p_sum2_cast_mid2_v_v_2_reg_17120),
        .D(\hog_mul_32s_5ns_3Bew_MulnS_1_U/buff2_reg [16]),
        .Q(p_sum2_cast_mid2_v_v_2_reg_1712[16]),
        .R(1'b0));
  FDRE \p_sum2_cast_mid2_v_v_2_reg_1712_reg[17] 
       (.C(ap_clk),
        .CE(p_sum2_cast_mid2_v_v_2_reg_17120),
        .D(\hog_mul_32s_5ns_3Bew_MulnS_1_U/buff2_reg [17]),
        .Q(p_sum2_cast_mid2_v_v_2_reg_1712[17]),
        .R(1'b0));
  FDRE \p_sum2_cast_mid2_v_v_2_reg_1712_reg[18] 
       (.C(ap_clk),
        .CE(p_sum2_cast_mid2_v_v_2_reg_17120),
        .D(\hog_mul_32s_5ns_3Bew_MulnS_1_U/buff2_reg [18]),
        .Q(p_sum2_cast_mid2_v_v_2_reg_1712[18]),
        .R(1'b0));
  FDRE \p_sum2_cast_mid2_v_v_2_reg_1712_reg[19] 
       (.C(ap_clk),
        .CE(p_sum2_cast_mid2_v_v_2_reg_17120),
        .D(\hog_mul_32s_5ns_3Bew_MulnS_1_U/buff2_reg [19]),
        .Q(p_sum2_cast_mid2_v_v_2_reg_1712[19]),
        .R(1'b0));
  FDRE \p_sum2_cast_mid2_v_v_2_reg_1712_reg[1] 
       (.C(ap_clk),
        .CE(p_sum2_cast_mid2_v_v_2_reg_17120),
        .D(\hog_mul_32s_5ns_3Bew_MulnS_1_U/buff2_reg [1]),
        .Q(p_sum2_cast_mid2_v_v_2_reg_1712[1]),
        .R(1'b0));
  FDRE \p_sum2_cast_mid2_v_v_2_reg_1712_reg[20] 
       (.C(ap_clk),
        .CE(p_sum2_cast_mid2_v_v_2_reg_17120),
        .D(\hog_mul_32s_5ns_3Bew_MulnS_1_U/buff2_reg [20]),
        .Q(p_sum2_cast_mid2_v_v_2_reg_1712[20]),
        .R(1'b0));
  FDRE \p_sum2_cast_mid2_v_v_2_reg_1712_reg[21] 
       (.C(ap_clk),
        .CE(p_sum2_cast_mid2_v_v_2_reg_17120),
        .D(\hog_mul_32s_5ns_3Bew_MulnS_1_U/buff2_reg [21]),
        .Q(p_sum2_cast_mid2_v_v_2_reg_1712[21]),
        .R(1'b0));
  FDRE \p_sum2_cast_mid2_v_v_2_reg_1712_reg[22] 
       (.C(ap_clk),
        .CE(p_sum2_cast_mid2_v_v_2_reg_17120),
        .D(\hog_mul_32s_5ns_3Bew_MulnS_1_U/buff2_reg [22]),
        .Q(p_sum2_cast_mid2_v_v_2_reg_1712[22]),
        .R(1'b0));
  FDRE \p_sum2_cast_mid2_v_v_2_reg_1712_reg[23] 
       (.C(ap_clk),
        .CE(p_sum2_cast_mid2_v_v_2_reg_17120),
        .D(\hog_mul_32s_5ns_3Bew_MulnS_1_U/buff2_reg [23]),
        .Q(p_sum2_cast_mid2_v_v_2_reg_1712[23]),
        .R(1'b0));
  FDRE \p_sum2_cast_mid2_v_v_2_reg_1712_reg[24] 
       (.C(ap_clk),
        .CE(p_sum2_cast_mid2_v_v_2_reg_17120),
        .D(\hog_mul_32s_5ns_3Bew_MulnS_1_U/buff2_reg [24]),
        .Q(p_sum2_cast_mid2_v_v_2_reg_1712[24]),
        .R(1'b0));
  FDRE \p_sum2_cast_mid2_v_v_2_reg_1712_reg[25] 
       (.C(ap_clk),
        .CE(p_sum2_cast_mid2_v_v_2_reg_17120),
        .D(\hog_mul_32s_5ns_3Bew_MulnS_1_U/buff2_reg [25]),
        .Q(p_sum2_cast_mid2_v_v_2_reg_1712[25]),
        .R(1'b0));
  FDRE \p_sum2_cast_mid2_v_v_2_reg_1712_reg[26] 
       (.C(ap_clk),
        .CE(p_sum2_cast_mid2_v_v_2_reg_17120),
        .D(\hog_mul_32s_5ns_3Bew_MulnS_1_U/buff2_reg [26]),
        .Q(p_sum2_cast_mid2_v_v_2_reg_1712[26]),
        .R(1'b0));
  FDRE \p_sum2_cast_mid2_v_v_2_reg_1712_reg[27] 
       (.C(ap_clk),
        .CE(p_sum2_cast_mid2_v_v_2_reg_17120),
        .D(\hog_mul_32s_5ns_3Bew_MulnS_1_U/buff2_reg [27]),
        .Q(p_sum2_cast_mid2_v_v_2_reg_1712[27]),
        .R(1'b0));
  FDRE \p_sum2_cast_mid2_v_v_2_reg_1712_reg[28] 
       (.C(ap_clk),
        .CE(p_sum2_cast_mid2_v_v_2_reg_17120),
        .D(\hog_mul_32s_5ns_3Bew_MulnS_1_U/buff2_reg [28]),
        .Q(p_sum2_cast_mid2_v_v_2_reg_1712[28]),
        .R(1'b0));
  FDRE \p_sum2_cast_mid2_v_v_2_reg_1712_reg[29] 
       (.C(ap_clk),
        .CE(p_sum2_cast_mid2_v_v_2_reg_17120),
        .D(\hog_mul_32s_5ns_3Bew_MulnS_1_U/buff2_reg [29]),
        .Q(p_sum2_cast_mid2_v_v_2_reg_1712[29]),
        .R(1'b0));
  FDRE \p_sum2_cast_mid2_v_v_2_reg_1712_reg[2] 
       (.C(ap_clk),
        .CE(p_sum2_cast_mid2_v_v_2_reg_17120),
        .D(\hog_mul_32s_5ns_3Bew_MulnS_1_U/buff2_reg [2]),
        .Q(p_sum2_cast_mid2_v_v_2_reg_1712[2]),
        .R(1'b0));
  FDRE \p_sum2_cast_mid2_v_v_2_reg_1712_reg[30] 
       (.C(ap_clk),
        .CE(p_sum2_cast_mid2_v_v_2_reg_17120),
        .D(\hog_mul_32s_5ns_3Bew_MulnS_1_U/buff2_reg [30]),
        .Q(p_sum2_cast_mid2_v_v_2_reg_1712[30]),
        .R(1'b0));
  FDRE \p_sum2_cast_mid2_v_v_2_reg_1712_reg[31] 
       (.C(ap_clk),
        .CE(p_sum2_cast_mid2_v_v_2_reg_17120),
        .D(\hog_mul_32s_5ns_3Bew_MulnS_1_U/buff2_reg [31]),
        .Q(p_sum2_cast_mid2_v_v_2_reg_1712[31]),
        .R(1'b0));
  FDRE \p_sum2_cast_mid2_v_v_2_reg_1712_reg[3] 
       (.C(ap_clk),
        .CE(p_sum2_cast_mid2_v_v_2_reg_17120),
        .D(\hog_mul_32s_5ns_3Bew_MulnS_1_U/buff2_reg [3]),
        .Q(p_sum2_cast_mid2_v_v_2_reg_1712[3]),
        .R(1'b0));
  FDRE \p_sum2_cast_mid2_v_v_2_reg_1712_reg[4] 
       (.C(ap_clk),
        .CE(p_sum2_cast_mid2_v_v_2_reg_17120),
        .D(\hog_mul_32s_5ns_3Bew_MulnS_1_U/buff2_reg [4]),
        .Q(p_sum2_cast_mid2_v_v_2_reg_1712[4]),
        .R(1'b0));
  FDRE \p_sum2_cast_mid2_v_v_2_reg_1712_reg[5] 
       (.C(ap_clk),
        .CE(p_sum2_cast_mid2_v_v_2_reg_17120),
        .D(\hog_mul_32s_5ns_3Bew_MulnS_1_U/buff2_reg [5]),
        .Q(p_sum2_cast_mid2_v_v_2_reg_1712[5]),
        .R(1'b0));
  FDRE \p_sum2_cast_mid2_v_v_2_reg_1712_reg[6] 
       (.C(ap_clk),
        .CE(p_sum2_cast_mid2_v_v_2_reg_17120),
        .D(\hog_mul_32s_5ns_3Bew_MulnS_1_U/buff2_reg [6]),
        .Q(p_sum2_cast_mid2_v_v_2_reg_1712[6]),
        .R(1'b0));
  FDRE \p_sum2_cast_mid2_v_v_2_reg_1712_reg[7] 
       (.C(ap_clk),
        .CE(p_sum2_cast_mid2_v_v_2_reg_17120),
        .D(\hog_mul_32s_5ns_3Bew_MulnS_1_U/buff2_reg [7]),
        .Q(p_sum2_cast_mid2_v_v_2_reg_1712[7]),
        .R(1'b0));
  FDRE \p_sum2_cast_mid2_v_v_2_reg_1712_reg[8] 
       (.C(ap_clk),
        .CE(p_sum2_cast_mid2_v_v_2_reg_17120),
        .D(\hog_mul_32s_5ns_3Bew_MulnS_1_U/buff2_reg [8]),
        .Q(p_sum2_cast_mid2_v_v_2_reg_1712[8]),
        .R(1'b0));
  FDRE \p_sum2_cast_mid2_v_v_2_reg_1712_reg[9] 
       (.C(ap_clk),
        .CE(p_sum2_cast_mid2_v_v_2_reg_17120),
        .D(\hog_mul_32s_5ns_3Bew_MulnS_1_U/buff2_reg [9]),
        .Q(p_sum2_cast_mid2_v_v_2_reg_1712[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h656666666A666666)) 
    \p_sum2_cast_mid2_v_v_s_reg_1679[0]_i_1 
       (.I0(\p_sum2_cast_mid2_v_v_s_reg_1679[1]_i_2_n_8 ),
        .I1(\i4_reg_909_reg_n_8_[0] ),
        .I2(\exitcond_flatten1_reg_1665_reg_n_8_[0] ),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(ap_CS_fsm_pp1_stage0),
        .I5(p_sum2_cast_mid2_v_v_s_reg_1679_reg__0[0]),
        .O(\p_sum2_cast_mid2_v_v_s_reg_1679[0]_i_1_n_8 ));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \p_sum2_cast_mid2_v_v_s_reg_1679[1]_i_1 
       (.I0(\p_sum2_cast_mid2_v_v_s_reg_1679[1]_i_2_n_8 ),
        .I1(p_sum2_cast_mid2_v_v_s_reg_1679_reg__0[0]),
        .I2(\i4_reg_909_reg_n_8_[0] ),
        .I3(\i4_reg_909_reg_n_8_[1] ),
        .I4(\p_sum2_cast_mid2_v_v_s_reg_1679[4]_i_3_n_8 ),
        .I5(p_sum2_cast_mid2_v_v_s_reg_1679_reg__0[1]),
        .O(p_sum2_cast_mid2_v_v_s_fu_1289_p3[1]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \p_sum2_cast_mid2_v_v_s_reg_1679[1]_i_2 
       (.I0(indvar1_mid2_fu_1275_p3[4]),
        .I1(indvar1_mid2_fu_1275_p3[3]),
        .I2(indvar1_mid2_fu_1275_p3[0]),
        .I3(indvar1_mid2_fu_1275_p3[2]),
        .I4(\indvar1_reg_920_reg_n_8_[1] ),
        .I5(\indvar1_reg_920_reg_n_8_[5] ),
        .O(\p_sum2_cast_mid2_v_v_s_reg_1679[1]_i_2_n_8 ));
  LUT6 #(
    .INIT(64'h9A99999995999999)) 
    \p_sum2_cast_mid2_v_v_s_reg_1679[2]_i_1 
       (.I0(\p_sum2_cast_mid2_v_v_s_reg_1679[3]_i_2_n_8 ),
        .I1(\i4_reg_909_reg_n_8_[2] ),
        .I2(\exitcond_flatten1_reg_1665_reg_n_8_[0] ),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(ap_CS_fsm_pp1_stage0),
        .I5(p_sum2_cast_mid2_v_v_s_reg_1679_reg__0[2]),
        .O(p_sum2_cast_mid2_v_v_s_fu_1289_p3[2]));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \p_sum2_cast_mid2_v_v_s_reg_1679[3]_i_1 
       (.I0(p_sum2_cast_mid2_v_v_s_reg_1679_reg__0[2]),
        .I1(\i4_reg_909_reg_n_8_[2] ),
        .I2(\p_sum2_cast_mid2_v_v_s_reg_1679[3]_i_2_n_8 ),
        .I3(\i4_reg_909_reg_n_8_[3] ),
        .I4(\p_sum2_cast_mid2_v_v_s_reg_1679[4]_i_3_n_8 ),
        .I5(p_sum2_cast_mid2_v_v_s_reg_1679_reg__0[3]),
        .O(p_sum2_cast_mid2_v_v_s_fu_1289_p3[3]));
  LUT6 #(
    .INIT(64'h77775FFFFFFF5FFF)) 
    \p_sum2_cast_mid2_v_v_s_reg_1679[3]_i_2 
       (.I0(\p_sum2_cast_mid2_v_v_s_reg_1679[1]_i_2_n_8 ),
        .I1(p_sum2_cast_mid2_v_v_s_reg_1679_reg__0[0]),
        .I2(\i4_reg_909_reg_n_8_[0] ),
        .I3(\i4_reg_909_reg_n_8_[1] ),
        .I4(\p_sum2_cast_mid2_v_v_s_reg_1679[4]_i_3_n_8 ),
        .I5(p_sum2_cast_mid2_v_v_s_reg_1679_reg__0[1]),
        .O(\p_sum2_cast_mid2_v_v_s_reg_1679[3]_i_2_n_8 ));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \p_sum2_cast_mid2_v_v_s_reg_1679[4]_i_1 
       (.I0(p_sum2_cast_mid2_v_v_s_reg_1679_reg__0[3]),
        .I1(\i4_reg_909_reg_n_8_[3] ),
        .I2(\p_sum2_cast_mid2_v_v_s_reg_1679[4]_i_2_n_8 ),
        .I3(\i4_reg_909_reg_n_8_[4] ),
        .I4(\p_sum2_cast_mid2_v_v_s_reg_1679[4]_i_3_n_8 ),
        .I5(p_sum2_cast_mid2_v_v_s_reg_1679_reg__0[4]),
        .O(p_sum2_cast_mid2_v_v_s_fu_1289_p3[4]));
  LUT6 #(
    .INIT(64'hBABBBBBBBFBBBBBB)) 
    \p_sum2_cast_mid2_v_v_s_reg_1679[4]_i_2 
       (.I0(\p_sum2_cast_mid2_v_v_s_reg_1679[3]_i_2_n_8 ),
        .I1(\i4_reg_909_reg_n_8_[2] ),
        .I2(\exitcond_flatten1_reg_1665_reg_n_8_[0] ),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(ap_CS_fsm_pp1_stage0),
        .I5(p_sum2_cast_mid2_v_v_s_reg_1679_reg__0[2]),
        .O(\p_sum2_cast_mid2_v_v_s_reg_1679[4]_i_2_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \p_sum2_cast_mid2_v_v_s_reg_1679[4]_i_3 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(\exitcond_flatten1_reg_1665_reg_n_8_[0] ),
        .O(\p_sum2_cast_mid2_v_v_s_reg_1679[4]_i_3_n_8 ));
  FDRE \p_sum2_cast_mid2_v_v_s_reg_1679_reg[0] 
       (.C(ap_clk),
        .CE(hog_INPUT_IMAGE_m_axi_U_n_150),
        .D(\p_sum2_cast_mid2_v_v_s_reg_1679[0]_i_1_n_8 ),
        .Q(p_sum2_cast_mid2_v_v_s_reg_1679_reg__0[0]),
        .R(1'b0));
  FDRE \p_sum2_cast_mid2_v_v_s_reg_1679_reg[1] 
       (.C(ap_clk),
        .CE(hog_INPUT_IMAGE_m_axi_U_n_150),
        .D(p_sum2_cast_mid2_v_v_s_fu_1289_p3[1]),
        .Q(p_sum2_cast_mid2_v_v_s_reg_1679_reg__0[1]),
        .R(1'b0));
  FDRE \p_sum2_cast_mid2_v_v_s_reg_1679_reg[2] 
       (.C(ap_clk),
        .CE(hog_INPUT_IMAGE_m_axi_U_n_150),
        .D(p_sum2_cast_mid2_v_v_s_fu_1289_p3[2]),
        .Q(p_sum2_cast_mid2_v_v_s_reg_1679_reg__0[2]),
        .R(1'b0));
  FDRE \p_sum2_cast_mid2_v_v_s_reg_1679_reg[3] 
       (.C(ap_clk),
        .CE(hog_INPUT_IMAGE_m_axi_U_n_150),
        .D(p_sum2_cast_mid2_v_v_s_fu_1289_p3[3]),
        .Q(p_sum2_cast_mid2_v_v_s_reg_1679_reg__0[3]),
        .R(1'b0));
  FDRE \p_sum2_cast_mid2_v_v_s_reg_1679_reg[4] 
       (.C(ap_clk),
        .CE(hog_INPUT_IMAGE_m_axi_U_n_150),
        .D(p_sum2_cast_mid2_v_v_s_fu_1289_p3[4]),
        .Q(p_sum2_cast_mid2_v_v_s_reg_1679_reg__0[4]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    r_V_1_reg_1822_reg
       (.A({hog_mul_10s_10s_2CeG_U59_n_8,hog_mul_10s_10s_2CeG_U59_n_8,hog_mul_10s_10s_2CeG_U59_n_8,hog_mul_10s_10s_2CeG_U59_n_8,hog_mul_10s_10s_2CeG_U59_n_8,hog_mul_10s_10s_2CeG_U59_n_8,hog_mul_10s_10s_2CeG_U59_n_8,hog_mul_10s_10s_2CeG_U59_n_8,hog_mul_10s_10s_2CeG_U59_n_8,hog_mul_10s_10s_2CeG_U59_n_8,hog_mul_10s_10s_2CeG_U59_n_8,hog_mul_10s_10s_2CeG_U59_n_8,hog_mul_10s_10s_2CeG_U59_n_8,hog_mul_10s_10s_2CeG_U59_n_8,hog_mul_10s_10s_2CeG_U59_n_8,hog_mul_10s_10s_2CeG_U59_n_8,hog_mul_10s_10s_2CeG_U59_n_8,hog_mul_10s_10s_2CeG_U59_n_8,hog_mul_10s_10s_2CeG_U59_n_8,hog_mul_10s_10s_2CeG_U59_n_8,hog_mul_10s_10s_2CeG_U59_n_8,hog_mul_10s_10s_2CeG_U59_n_9,hog_mul_10s_10s_2CeG_U59_n_10,hog_mul_10s_10s_2CeG_U59_n_11,hog_mul_10s_10s_2CeG_U59_n_12,hog_mul_10s_10s_2CeG_U59_n_13,hog_mul_10s_10s_2CeG_U59_n_14,hog_mul_10s_10s_2CeG_U59_n_15,hog_mul_10s_10s_2CeG_U59_n_16,hog_mul_10s_10s_2CeG_U59_n_17}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_r_V_1_reg_1822_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({hog_mul_10s_10s_2CeG_U59_n_18,hog_mul_10s_10s_2CeG_U59_n_18,hog_mul_10s_10s_2CeG_U59_n_18,hog_mul_10s_10s_2CeG_U59_n_18,hog_mul_10s_10s_2CeG_U59_n_18,hog_mul_10s_10s_2CeG_U59_n_18,hog_mul_10s_10s_2CeG_U59_n_18,hog_mul_10s_10s_2CeG_U59_n_18,hog_mul_10s_10s_2CeG_U59_n_18,hog_mul_10s_10s_2CeG_U59_n_19,hog_mul_10s_10s_2CeG_U59_n_20,hog_mul_10s_10s_2CeG_U59_n_21,hog_mul_10s_10s_2CeG_U59_n_22,hog_mul_10s_10s_2CeG_U59_n_23,hog_mul_10s_10s_2CeG_U59_n_24,hog_mul_10s_10s_2CeG_U59_n_25,hog_mul_10s_10s_2CeG_U59_n_26,hog_mul_10s_10s_2CeG_U59_n_27}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_r_V_1_reg_1822_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_r_V_1_reg_1822_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_r_V_1_reg_1822_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(p_0_in),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_r_V_1_reg_1822_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_r_V_1_reg_1822_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_r_V_1_reg_1822_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_r_V_1_reg_1822_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_r_V_1_reg_1822_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({r_V_1_reg_1822_reg_n_114,r_V_1_reg_1822_reg_n_115,r_V_1_reg_1822_reg_n_116,r_V_1_reg_1822_reg_n_117,r_V_1_reg_1822_reg_n_118,r_V_1_reg_1822_reg_n_119,r_V_1_reg_1822_reg_n_120,r_V_1_reg_1822_reg_n_121,r_V_1_reg_1822_reg_n_122,r_V_1_reg_1822_reg_n_123,r_V_1_reg_1822_reg_n_124,r_V_1_reg_1822_reg_n_125,r_V_1_reg_1822_reg_n_126,r_V_1_reg_1822_reg_n_127,r_V_1_reg_1822_reg_n_128,r_V_1_reg_1822_reg_n_129,r_V_1_reg_1822_reg_n_130,r_V_1_reg_1822_reg_n_131,r_V_1_reg_1822_reg_n_132,r_V_1_reg_1822_reg_n_133,r_V_1_reg_1822_reg_n_134,r_V_1_reg_1822_reg_n_135,r_V_1_reg_1822_reg_n_136,r_V_1_reg_1822_reg_n_137,r_V_1_reg_1822_reg_n_138,r_V_1_reg_1822_reg_n_139,r_V_1_reg_1822_reg_n_140,r_V_1_reg_1822_reg_n_141,r_V_1_reg_1822_reg_n_142,r_V_1_reg_1822_reg_n_143,r_V_1_reg_1822_reg_n_144,r_V_1_reg_1822_reg_n_145,r_V_1_reg_1822_reg_n_146,r_V_1_reg_1822_reg_n_147,r_V_1_reg_1822_reg_n_148,r_V_1_reg_1822_reg_n_149,r_V_1_reg_1822_reg_n_150,r_V_1_reg_1822_reg_n_151,r_V_1_reg_1822_reg_n_152,r_V_1_reg_1822_reg_n_153,r_V_1_reg_1822_reg_n_154,r_V_1_reg_1822_reg_n_155,r_V_1_reg_1822_reg_n_156,r_V_1_reg_1822_reg_n_157,r_V_1_reg_1822_reg_n_158,r_V_1_reg_1822_reg_n_159,r_V_1_reg_1822_reg_n_160,r_V_1_reg_1822_reg_n_161}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_r_V_1_reg_1822_reg_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    r_V_1_reg_1822_reg_i_1
       (.I0(ap_pipeline_reg_pp2_iter4_tmp_i_reg_1748),
        .O(p_0_in));
  FDRE \rdata_reg[0]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_8 ),
        .D(hog_SPECS_s_axi_U_n_71),
        .Q(\rdata_reg[0]_i_2_n_8 ),
        .R(1'b0));
  FDRE \rdata_reg[10]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_8 ),
        .D(hog_SPECS_s_axi_U_n_61),
        .Q(\rdata_reg[10]_i_2_n_8 ),
        .R(1'b0));
  FDRE \rdata_reg[11]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_8 ),
        .D(hog_SPECS_s_axi_U_n_60),
        .Q(\rdata_reg[11]_i_2_n_8 ),
        .R(1'b0));
  FDRE \rdata_reg[12]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_8 ),
        .D(hog_SPECS_s_axi_U_n_59),
        .Q(\rdata_reg[12]_i_2_n_8 ),
        .R(1'b0));
  FDRE \rdata_reg[13]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_8 ),
        .D(hog_SPECS_s_axi_U_n_58),
        .Q(\rdata_reg[13]_i_2_n_8 ),
        .R(1'b0));
  FDRE \rdata_reg[14]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_8 ),
        .D(hog_SPECS_s_axi_U_n_57),
        .Q(\rdata_reg[14]_i_2_n_8 ),
        .R(1'b0));
  FDRE \rdata_reg[15]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_8 ),
        .D(hog_SPECS_s_axi_U_n_56),
        .Q(\rdata_reg[15]_i_2_n_8 ),
        .R(1'b0));
  FDRE \rdata_reg[16]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_8 ),
        .D(hog_SPECS_s_axi_U_n_55),
        .Q(\rdata_reg[16]_i_2_n_8 ),
        .R(1'b0));
  FDRE \rdata_reg[17]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_8 ),
        .D(hog_SPECS_s_axi_U_n_54),
        .Q(\rdata_reg[17]_i_2_n_8 ),
        .R(1'b0));
  FDRE \rdata_reg[18]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_8 ),
        .D(hog_SPECS_s_axi_U_n_53),
        .Q(\rdata_reg[18]_i_2_n_8 ),
        .R(1'b0));
  FDRE \rdata_reg[19]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_8 ),
        .D(hog_SPECS_s_axi_U_n_52),
        .Q(\rdata_reg[19]_i_2_n_8 ),
        .R(1'b0));
  FDRE \rdata_reg[1]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_8 ),
        .D(hog_SPECS_s_axi_U_n_70),
        .Q(\rdata_reg[1]_i_2_n_8 ),
        .R(1'b0));
  FDRE \rdata_reg[20]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_8 ),
        .D(hog_SPECS_s_axi_U_n_51),
        .Q(\rdata_reg[20]_i_2_n_8 ),
        .R(1'b0));
  FDRE \rdata_reg[21]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_8 ),
        .D(hog_SPECS_s_axi_U_n_50),
        .Q(\rdata_reg[21]_i_2_n_8 ),
        .R(1'b0));
  FDRE \rdata_reg[22]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_8 ),
        .D(hog_SPECS_s_axi_U_n_49),
        .Q(\rdata_reg[22]_i_2_n_8 ),
        .R(1'b0));
  FDRE \rdata_reg[23]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_8 ),
        .D(hog_SPECS_s_axi_U_n_48),
        .Q(\rdata_reg[23]_i_2_n_8 ),
        .R(1'b0));
  FDRE \rdata_reg[24]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_8 ),
        .D(hog_SPECS_s_axi_U_n_47),
        .Q(\rdata_reg[24]_i_2_n_8 ),
        .R(1'b0));
  FDRE \rdata_reg[25]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_8 ),
        .D(hog_SPECS_s_axi_U_n_46),
        .Q(\rdata_reg[25]_i_2_n_8 ),
        .R(1'b0));
  FDRE \rdata_reg[26]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_8 ),
        .D(hog_SPECS_s_axi_U_n_45),
        .Q(\rdata_reg[26]_i_2_n_8 ),
        .R(1'b0));
  FDRE \rdata_reg[27]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_8 ),
        .D(hog_SPECS_s_axi_U_n_44),
        .Q(\rdata_reg[27]_i_2_n_8 ),
        .R(1'b0));
  FDRE \rdata_reg[28]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_8 ),
        .D(hog_SPECS_s_axi_U_n_43),
        .Q(\rdata_reg[28]_i_2_n_8 ),
        .R(1'b0));
  FDRE \rdata_reg[29]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_8 ),
        .D(hog_SPECS_s_axi_U_n_42),
        .Q(\rdata_reg[29]_i_2_n_8 ),
        .R(1'b0));
  FDRE \rdata_reg[2]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_8 ),
        .D(hog_SPECS_s_axi_U_n_69),
        .Q(\rdata_reg[2]_i_2_n_8 ),
        .R(1'b0));
  FDRE \rdata_reg[30]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_8 ),
        .D(hog_SPECS_s_axi_U_n_41),
        .Q(\rdata_reg[30]_i_2_n_8 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rdata_reg[31]_i_3 
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_specs_ce1),
        .Q(\rdata_reg[31]_i_3_n_8 ),
        .R(1'b0));
  FDRE \rdata_reg[31]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_8 ),
        .D(hog_SPECS_s_axi_U_n_40),
        .Q(\rdata_reg[31]_i_4_n_8 ),
        .R(1'b0));
  FDRE \rdata_reg[3]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_8 ),
        .D(hog_SPECS_s_axi_U_n_68),
        .Q(\rdata_reg[3]_i_2_n_8 ),
        .R(1'b0));
  FDRE \rdata_reg[4]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_8 ),
        .D(hog_SPECS_s_axi_U_n_67),
        .Q(\rdata_reg[4]_i_2_n_8 ),
        .R(1'b0));
  FDRE \rdata_reg[5]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_8 ),
        .D(hog_SPECS_s_axi_U_n_66),
        .Q(\rdata_reg[5]_i_2_n_8 ),
        .R(1'b0));
  FDRE \rdata_reg[6]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_8 ),
        .D(hog_SPECS_s_axi_U_n_65),
        .Q(\rdata_reg[6]_i_2_n_8 ),
        .R(1'b0));
  FDRE \rdata_reg[7]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_8 ),
        .D(hog_SPECS_s_axi_U_n_64),
        .Q(\rdata_reg[7]_i_2_n_8 ),
        .R(1'b0));
  FDRE \rdata_reg[8]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_8 ),
        .D(hog_SPECS_s_axi_U_n_63),
        .Q(\rdata_reg[8]_i_2_n_8 ),
        .R(1'b0));
  FDRE \rdata_reg[9]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_8 ),
        .D(hog_SPECS_s_axi_U_n_62),
        .Q(\rdata_reg[9]_i_2_n_8 ),
        .R(1'b0));
  FDRE \reg_1033_reg[0] 
       (.C(ap_clk),
        .CE(INPUT_IMAGE_RREADY),
        .D(INPUT_IMAGE_RDATA[0]),
        .Q(reg_1033[0]),
        .R(1'b0));
  FDRE \reg_1033_reg[1] 
       (.C(ap_clk),
        .CE(INPUT_IMAGE_RREADY),
        .D(INPUT_IMAGE_RDATA[1]),
        .Q(reg_1033[1]),
        .R(1'b0));
  FDRE \reg_1033_reg[2] 
       (.C(ap_clk),
        .CE(INPUT_IMAGE_RREADY),
        .D(INPUT_IMAGE_RDATA[2]),
        .Q(reg_1033[2]),
        .R(1'b0));
  FDRE \reg_1033_reg[3] 
       (.C(ap_clk),
        .CE(INPUT_IMAGE_RREADY),
        .D(INPUT_IMAGE_RDATA[3]),
        .Q(reg_1033[3]),
        .R(1'b0));
  FDRE \reg_1033_reg[4] 
       (.C(ap_clk),
        .CE(INPUT_IMAGE_RREADY),
        .D(INPUT_IMAGE_RDATA[4]),
        .Q(reg_1033[4]),
        .R(1'b0));
  FDRE \reg_1033_reg[5] 
       (.C(ap_clk),
        .CE(INPUT_IMAGE_RREADY),
        .D(INPUT_IMAGE_RDATA[5]),
        .Q(reg_1033[5]),
        .R(1'b0));
  FDRE \reg_1033_reg[6] 
       (.C(ap_clk),
        .CE(INPUT_IMAGE_RREADY),
        .D(INPUT_IMAGE_RDATA[6]),
        .Q(reg_1033[6]),
        .R(1'b0));
  FDRE \reg_1033_reg[7] 
       (.C(ap_clk),
        .CE(INPUT_IMAGE_RREADY),
        .D(INPUT_IMAGE_RDATA[7]),
        .Q(reg_1033[7]),
        .R(1'b0));
  FDRE \specs_load_reg_1570_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(specs_q0[0]),
        .Q(specs_load_reg_1570[0]),
        .R(1'b0));
  FDRE \specs_load_reg_1570_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(specs_q0[10]),
        .Q(specs_load_reg_1570[10]),
        .R(1'b0));
  FDRE \specs_load_reg_1570_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(specs_q0[11]),
        .Q(specs_load_reg_1570[11]),
        .R(1'b0));
  FDRE \specs_load_reg_1570_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(specs_q0[12]),
        .Q(specs_load_reg_1570[12]),
        .R(1'b0));
  FDRE \specs_load_reg_1570_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(specs_q0[13]),
        .Q(specs_load_reg_1570[13]),
        .R(1'b0));
  FDRE \specs_load_reg_1570_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(specs_q0[14]),
        .Q(specs_load_reg_1570[14]),
        .R(1'b0));
  FDRE \specs_load_reg_1570_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(specs_q0[15]),
        .Q(specs_load_reg_1570[15]),
        .R(1'b0));
  FDRE \specs_load_reg_1570_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(specs_q0[16]),
        .Q(specs_load_reg_1570[16]),
        .R(1'b0));
  FDRE \specs_load_reg_1570_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(specs_q0[17]),
        .Q(specs_load_reg_1570[17]),
        .R(1'b0));
  FDRE \specs_load_reg_1570_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(specs_q0[18]),
        .Q(specs_load_reg_1570[18]),
        .R(1'b0));
  FDRE \specs_load_reg_1570_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(specs_q0[19]),
        .Q(specs_load_reg_1570[19]),
        .R(1'b0));
  FDRE \specs_load_reg_1570_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(specs_q0[1]),
        .Q(specs_load_reg_1570[1]),
        .R(1'b0));
  FDRE \specs_load_reg_1570_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(specs_q0[20]),
        .Q(specs_load_reg_1570[20]),
        .R(1'b0));
  FDRE \specs_load_reg_1570_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(specs_q0[21]),
        .Q(specs_load_reg_1570[21]),
        .R(1'b0));
  FDRE \specs_load_reg_1570_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(specs_q0[22]),
        .Q(specs_load_reg_1570[22]),
        .R(1'b0));
  FDRE \specs_load_reg_1570_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(specs_q0[23]),
        .Q(specs_load_reg_1570[23]),
        .R(1'b0));
  FDRE \specs_load_reg_1570_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(specs_q0[24]),
        .Q(specs_load_reg_1570[24]),
        .R(1'b0));
  FDRE \specs_load_reg_1570_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(specs_q0[25]),
        .Q(specs_load_reg_1570[25]),
        .R(1'b0));
  FDRE \specs_load_reg_1570_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(specs_q0[26]),
        .Q(specs_load_reg_1570[26]),
        .R(1'b0));
  FDRE \specs_load_reg_1570_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(specs_q0[27]),
        .Q(specs_load_reg_1570[27]),
        .R(1'b0));
  FDRE \specs_load_reg_1570_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(specs_q0[28]),
        .Q(specs_load_reg_1570[28]),
        .R(1'b0));
  FDRE \specs_load_reg_1570_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(specs_q0[29]),
        .Q(specs_load_reg_1570[29]),
        .R(1'b0));
  FDRE \specs_load_reg_1570_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(specs_q0[2]),
        .Q(specs_load_reg_1570[2]),
        .R(1'b0));
  FDRE \specs_load_reg_1570_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(specs_q0[30]),
        .Q(specs_load_reg_1570[30]),
        .R(1'b0));
  FDRE \specs_load_reg_1570_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(specs_q0[31]),
        .Q(specs_load_reg_1570[31]),
        .R(1'b0));
  FDRE \specs_load_reg_1570_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(specs_q0[3]),
        .Q(specs_load_reg_1570[3]),
        .R(1'b0));
  FDRE \specs_load_reg_1570_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(specs_q0[4]),
        .Q(specs_load_reg_1570[4]),
        .R(1'b0));
  FDRE \specs_load_reg_1570_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(specs_q0[5]),
        .Q(specs_load_reg_1570[5]),
        .R(1'b0));
  FDRE \specs_load_reg_1570_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(specs_q0[6]),
        .Q(specs_load_reg_1570[6]),
        .R(1'b0));
  FDRE \specs_load_reg_1570_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(specs_q0[7]),
        .Q(specs_load_reg_1570[7]),
        .R(1'b0));
  FDRE \specs_load_reg_1570_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(specs_q0[8]),
        .Q(specs_load_reg_1570[8]),
        .R(1'b0));
  FDRE \specs_load_reg_1570_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(specs_q0[9]),
        .Q(specs_load_reg_1570[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_sum0 sum0_U
       (.ADDRARDADDR(sum0_address0),
        .\ap_CS_fsm_reg[7] (sum0_we0),
        .\ap_CS_fsm_reg[7]_0 (sum0_ce1),
        .ap_clk(ap_clk),
        .sum0_ce0(sum0_ce0),
        .sum0_we1(sum0_we1),
        .sum_address1(grp_computeHistogram0_fu_955_sum_address1),
        .sum_d1(grp_computeHistogram0_fu_955_sum_d1),
        .sum_q0(sum0_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_sum0_41 sum1_U
       (.ADDRARDADDR(sum1_address0),
        .ADDRBWRADDR(grp_computeHistogram1_fu_987_sum_address1),
        .D(sum1_q0),
        .\ap_CS_fsm_reg[7] (sum1_we0),
        .\ap_CS_fsm_reg[7]_0 (sum1_ce1),
        .ap_clk(ap_clk),
        .sum1_ce0(sum1_ce0),
        .sum1_we1(sum1_we1),
        .sum_d1(grp_computeHistogram1_fu_987_sum_d1));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp3_cast_reg_1660[0]_i_1 
       (.I0(tmp_35_cast_reg_1582[0]),
        .O(tmp3_fu_1248_p2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp3_cast_reg_1660[12]_i_2 
       (.I0(tmp_35_cast_reg_1582[12]),
        .O(\tmp3_cast_reg_1660[12]_i_2_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp3_cast_reg_1660[12]_i_3 
       (.I0(tmp_35_cast_reg_1582[11]),
        .O(\tmp3_cast_reg_1660[12]_i_3_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp3_cast_reg_1660[12]_i_4 
       (.I0(tmp_35_cast_reg_1582[10]),
        .O(\tmp3_cast_reg_1660[12]_i_4_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp3_cast_reg_1660[12]_i_5 
       (.I0(tmp_35_cast_reg_1582[9]),
        .O(\tmp3_cast_reg_1660[12]_i_5_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp3_cast_reg_1660[16]_i_2 
       (.I0(tmp_35_cast_reg_1582[16]),
        .O(\tmp3_cast_reg_1660[16]_i_2_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp3_cast_reg_1660[16]_i_3 
       (.I0(tmp_35_cast_reg_1582[15]),
        .O(\tmp3_cast_reg_1660[16]_i_3_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp3_cast_reg_1660[16]_i_4 
       (.I0(tmp_35_cast_reg_1582[14]),
        .O(\tmp3_cast_reg_1660[16]_i_4_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp3_cast_reg_1660[16]_i_5 
       (.I0(tmp_35_cast_reg_1582[13]),
        .O(\tmp3_cast_reg_1660[16]_i_5_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp3_cast_reg_1660[20]_i_2 
       (.I0(tmp_35_cast_reg_1582[20]),
        .O(\tmp3_cast_reg_1660[20]_i_2_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp3_cast_reg_1660[20]_i_3 
       (.I0(tmp_35_cast_reg_1582[19]),
        .O(\tmp3_cast_reg_1660[20]_i_3_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp3_cast_reg_1660[20]_i_4 
       (.I0(tmp_35_cast_reg_1582[18]),
        .O(\tmp3_cast_reg_1660[20]_i_4_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp3_cast_reg_1660[20]_i_5 
       (.I0(tmp_35_cast_reg_1582[17]),
        .O(\tmp3_cast_reg_1660[20]_i_5_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp3_cast_reg_1660[24]_i_2 
       (.I0(tmp_35_cast_reg_1582[24]),
        .O(\tmp3_cast_reg_1660[24]_i_2_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp3_cast_reg_1660[24]_i_3 
       (.I0(tmp_35_cast_reg_1582[23]),
        .O(\tmp3_cast_reg_1660[24]_i_3_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp3_cast_reg_1660[24]_i_4 
       (.I0(tmp_35_cast_reg_1582[22]),
        .O(\tmp3_cast_reg_1660[24]_i_4_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp3_cast_reg_1660[24]_i_5 
       (.I0(tmp_35_cast_reg_1582[21]),
        .O(\tmp3_cast_reg_1660[24]_i_5_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp3_cast_reg_1660[28]_i_2 
       (.I0(tmp_35_cast_reg_1582[28]),
        .O(\tmp3_cast_reg_1660[28]_i_2_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp3_cast_reg_1660[28]_i_3 
       (.I0(tmp_35_cast_reg_1582[27]),
        .O(\tmp3_cast_reg_1660[28]_i_3_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp3_cast_reg_1660[28]_i_4 
       (.I0(tmp_35_cast_reg_1582[26]),
        .O(\tmp3_cast_reg_1660[28]_i_4_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp3_cast_reg_1660[28]_i_5 
       (.I0(tmp_35_cast_reg_1582[25]),
        .O(\tmp3_cast_reg_1660[28]_i_5_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp3_cast_reg_1660[31]_i_2 
       (.I0(tmp_35_cast_reg_1582[31]),
        .O(\tmp3_cast_reg_1660[31]_i_2_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp3_cast_reg_1660[31]_i_3 
       (.I0(tmp_35_cast_reg_1582[30]),
        .O(\tmp3_cast_reg_1660[31]_i_3_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp3_cast_reg_1660[31]_i_4 
       (.I0(tmp_35_cast_reg_1582[29]),
        .O(\tmp3_cast_reg_1660[31]_i_4_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp3_cast_reg_1660[4]_i_2 
       (.I0(tmp_35_cast_reg_1582[4]),
        .O(\tmp3_cast_reg_1660[4]_i_2_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp3_cast_reg_1660[4]_i_3 
       (.I0(tmp_35_cast_reg_1582[3]),
        .O(\tmp3_cast_reg_1660[4]_i_3_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp3_cast_reg_1660[4]_i_4 
       (.I0(tmp_35_cast_reg_1582[2]),
        .O(\tmp3_cast_reg_1660[4]_i_4_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp3_cast_reg_1660[4]_i_5 
       (.I0(tmp_35_cast_reg_1582[1]),
        .O(\tmp3_cast_reg_1660[4]_i_5_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp3_cast_reg_1660[8]_i_2 
       (.I0(tmp_35_cast_reg_1582[8]),
        .O(\tmp3_cast_reg_1660[8]_i_2_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp3_cast_reg_1660[8]_i_3 
       (.I0(tmp_35_cast_reg_1582[7]),
        .O(\tmp3_cast_reg_1660[8]_i_3_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp3_cast_reg_1660[8]_i_4 
       (.I0(tmp_35_cast_reg_1582[6]),
        .O(\tmp3_cast_reg_1660[8]_i_4_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp3_cast_reg_1660[8]_i_5 
       (.I0(tmp_35_cast_reg_1582[5]),
        .O(\tmp3_cast_reg_1660[8]_i_5_n_8 ));
  FDRE \tmp3_cast_reg_1660_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(tmp3_fu_1248_p2[0]),
        .Q(tmp3_cast_reg_1660[0]),
        .R(1'b0));
  FDRE \tmp3_cast_reg_1660_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(tmp3_fu_1248_p2[10]),
        .Q(tmp3_cast_reg_1660[10]),
        .R(1'b0));
  FDRE \tmp3_cast_reg_1660_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(tmp3_fu_1248_p2[11]),
        .Q(tmp3_cast_reg_1660[11]),
        .R(1'b0));
  FDRE \tmp3_cast_reg_1660_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(tmp3_fu_1248_p2[12]),
        .Q(tmp3_cast_reg_1660[12]),
        .R(1'b0));
  CARRY4 \tmp3_cast_reg_1660_reg[12]_i_1 
       (.CI(\tmp3_cast_reg_1660_reg[8]_i_1_n_8 ),
        .CO({\tmp3_cast_reg_1660_reg[12]_i_1_n_8 ,\tmp3_cast_reg_1660_reg[12]_i_1_n_9 ,\tmp3_cast_reg_1660_reg[12]_i_1_n_10 ,\tmp3_cast_reg_1660_reg[12]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp3_fu_1248_p2[12:9]),
        .S({\tmp3_cast_reg_1660[12]_i_2_n_8 ,\tmp3_cast_reg_1660[12]_i_3_n_8 ,\tmp3_cast_reg_1660[12]_i_4_n_8 ,\tmp3_cast_reg_1660[12]_i_5_n_8 }));
  FDRE \tmp3_cast_reg_1660_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(tmp3_fu_1248_p2[13]),
        .Q(tmp3_cast_reg_1660[13]),
        .R(1'b0));
  FDRE \tmp3_cast_reg_1660_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(tmp3_fu_1248_p2[14]),
        .Q(tmp3_cast_reg_1660[14]),
        .R(1'b0));
  FDRE \tmp3_cast_reg_1660_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(tmp3_fu_1248_p2[15]),
        .Q(tmp3_cast_reg_1660[15]),
        .R(1'b0));
  FDRE \tmp3_cast_reg_1660_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(tmp3_fu_1248_p2[16]),
        .Q(tmp3_cast_reg_1660[16]),
        .R(1'b0));
  CARRY4 \tmp3_cast_reg_1660_reg[16]_i_1 
       (.CI(\tmp3_cast_reg_1660_reg[12]_i_1_n_8 ),
        .CO({\tmp3_cast_reg_1660_reg[16]_i_1_n_8 ,\tmp3_cast_reg_1660_reg[16]_i_1_n_9 ,\tmp3_cast_reg_1660_reg[16]_i_1_n_10 ,\tmp3_cast_reg_1660_reg[16]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp3_fu_1248_p2[16:13]),
        .S({\tmp3_cast_reg_1660[16]_i_2_n_8 ,\tmp3_cast_reg_1660[16]_i_3_n_8 ,\tmp3_cast_reg_1660[16]_i_4_n_8 ,\tmp3_cast_reg_1660[16]_i_5_n_8 }));
  FDRE \tmp3_cast_reg_1660_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(tmp3_fu_1248_p2[17]),
        .Q(tmp3_cast_reg_1660[17]),
        .R(1'b0));
  FDRE \tmp3_cast_reg_1660_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(tmp3_fu_1248_p2[18]),
        .Q(tmp3_cast_reg_1660[18]),
        .R(1'b0));
  FDRE \tmp3_cast_reg_1660_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(tmp3_fu_1248_p2[19]),
        .Q(tmp3_cast_reg_1660[19]),
        .R(1'b0));
  FDRE \tmp3_cast_reg_1660_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(tmp3_fu_1248_p2[1]),
        .Q(tmp3_cast_reg_1660[1]),
        .R(1'b0));
  FDRE \tmp3_cast_reg_1660_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(tmp3_fu_1248_p2[20]),
        .Q(tmp3_cast_reg_1660[20]),
        .R(1'b0));
  CARRY4 \tmp3_cast_reg_1660_reg[20]_i_1 
       (.CI(\tmp3_cast_reg_1660_reg[16]_i_1_n_8 ),
        .CO({\tmp3_cast_reg_1660_reg[20]_i_1_n_8 ,\tmp3_cast_reg_1660_reg[20]_i_1_n_9 ,\tmp3_cast_reg_1660_reg[20]_i_1_n_10 ,\tmp3_cast_reg_1660_reg[20]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp3_fu_1248_p2[20:17]),
        .S({\tmp3_cast_reg_1660[20]_i_2_n_8 ,\tmp3_cast_reg_1660[20]_i_3_n_8 ,\tmp3_cast_reg_1660[20]_i_4_n_8 ,\tmp3_cast_reg_1660[20]_i_5_n_8 }));
  FDRE \tmp3_cast_reg_1660_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(tmp3_fu_1248_p2[21]),
        .Q(tmp3_cast_reg_1660[21]),
        .R(1'b0));
  FDRE \tmp3_cast_reg_1660_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(tmp3_fu_1248_p2[22]),
        .Q(tmp3_cast_reg_1660[22]),
        .R(1'b0));
  FDRE \tmp3_cast_reg_1660_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(tmp3_fu_1248_p2[23]),
        .Q(tmp3_cast_reg_1660[23]),
        .R(1'b0));
  FDRE \tmp3_cast_reg_1660_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(tmp3_fu_1248_p2[24]),
        .Q(tmp3_cast_reg_1660[24]),
        .R(1'b0));
  CARRY4 \tmp3_cast_reg_1660_reg[24]_i_1 
       (.CI(\tmp3_cast_reg_1660_reg[20]_i_1_n_8 ),
        .CO({\tmp3_cast_reg_1660_reg[24]_i_1_n_8 ,\tmp3_cast_reg_1660_reg[24]_i_1_n_9 ,\tmp3_cast_reg_1660_reg[24]_i_1_n_10 ,\tmp3_cast_reg_1660_reg[24]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp3_fu_1248_p2[24:21]),
        .S({\tmp3_cast_reg_1660[24]_i_2_n_8 ,\tmp3_cast_reg_1660[24]_i_3_n_8 ,\tmp3_cast_reg_1660[24]_i_4_n_8 ,\tmp3_cast_reg_1660[24]_i_5_n_8 }));
  FDRE \tmp3_cast_reg_1660_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(tmp3_fu_1248_p2[25]),
        .Q(tmp3_cast_reg_1660[25]),
        .R(1'b0));
  FDRE \tmp3_cast_reg_1660_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(tmp3_fu_1248_p2[26]),
        .Q(tmp3_cast_reg_1660[26]),
        .R(1'b0));
  FDRE \tmp3_cast_reg_1660_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(tmp3_fu_1248_p2[27]),
        .Q(tmp3_cast_reg_1660[27]),
        .R(1'b0));
  FDRE \tmp3_cast_reg_1660_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(tmp3_fu_1248_p2[28]),
        .Q(tmp3_cast_reg_1660[28]),
        .R(1'b0));
  CARRY4 \tmp3_cast_reg_1660_reg[28]_i_1 
       (.CI(\tmp3_cast_reg_1660_reg[24]_i_1_n_8 ),
        .CO({\tmp3_cast_reg_1660_reg[28]_i_1_n_8 ,\tmp3_cast_reg_1660_reg[28]_i_1_n_9 ,\tmp3_cast_reg_1660_reg[28]_i_1_n_10 ,\tmp3_cast_reg_1660_reg[28]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp3_fu_1248_p2[28:25]),
        .S({\tmp3_cast_reg_1660[28]_i_2_n_8 ,\tmp3_cast_reg_1660[28]_i_3_n_8 ,\tmp3_cast_reg_1660[28]_i_4_n_8 ,\tmp3_cast_reg_1660[28]_i_5_n_8 }));
  FDRE \tmp3_cast_reg_1660_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(tmp3_fu_1248_p2[29]),
        .Q(tmp3_cast_reg_1660[29]),
        .R(1'b0));
  FDRE \tmp3_cast_reg_1660_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(tmp3_fu_1248_p2[2]),
        .Q(tmp3_cast_reg_1660[2]),
        .R(1'b0));
  FDRE \tmp3_cast_reg_1660_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(tmp3_fu_1248_p2[30]),
        .Q(tmp3_cast_reg_1660[30]),
        .R(1'b0));
  FDRE \tmp3_cast_reg_1660_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(tmp3_fu_1248_p2[31]),
        .Q(tmp3_cast_reg_1660[31]),
        .R(1'b0));
  CARRY4 \tmp3_cast_reg_1660_reg[31]_i_1 
       (.CI(\tmp3_cast_reg_1660_reg[28]_i_1_n_8 ),
        .CO({\NLW_tmp3_cast_reg_1660_reg[31]_i_1_CO_UNCONNECTED [3:2],\tmp3_cast_reg_1660_reg[31]_i_1_n_10 ,\tmp3_cast_reg_1660_reg[31]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp3_cast_reg_1660_reg[31]_i_1_O_UNCONNECTED [3],tmp3_fu_1248_p2[31:29]}),
        .S({1'b0,\tmp3_cast_reg_1660[31]_i_2_n_8 ,\tmp3_cast_reg_1660[31]_i_3_n_8 ,\tmp3_cast_reg_1660[31]_i_4_n_8 }));
  FDRE \tmp3_cast_reg_1660_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(tmp3_fu_1248_p2[3]),
        .Q(tmp3_cast_reg_1660[3]),
        .R(1'b0));
  FDRE \tmp3_cast_reg_1660_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(tmp3_fu_1248_p2[4]),
        .Q(tmp3_cast_reg_1660[4]),
        .R(1'b0));
  CARRY4 \tmp3_cast_reg_1660_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\tmp3_cast_reg_1660_reg[4]_i_1_n_8 ,\tmp3_cast_reg_1660_reg[4]_i_1_n_9 ,\tmp3_cast_reg_1660_reg[4]_i_1_n_10 ,\tmp3_cast_reg_1660_reg[4]_i_1_n_11 }),
        .CYINIT(tmp_35_cast_reg_1582[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp3_fu_1248_p2[4:1]),
        .S({\tmp3_cast_reg_1660[4]_i_2_n_8 ,\tmp3_cast_reg_1660[4]_i_3_n_8 ,\tmp3_cast_reg_1660[4]_i_4_n_8 ,\tmp3_cast_reg_1660[4]_i_5_n_8 }));
  FDRE \tmp3_cast_reg_1660_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(tmp3_fu_1248_p2[5]),
        .Q(tmp3_cast_reg_1660[5]),
        .R(1'b0));
  FDRE \tmp3_cast_reg_1660_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(tmp3_fu_1248_p2[6]),
        .Q(tmp3_cast_reg_1660[6]),
        .R(1'b0));
  FDRE \tmp3_cast_reg_1660_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(tmp3_fu_1248_p2[7]),
        .Q(tmp3_cast_reg_1660[7]),
        .R(1'b0));
  FDRE \tmp3_cast_reg_1660_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(tmp3_fu_1248_p2[8]),
        .Q(tmp3_cast_reg_1660[8]),
        .R(1'b0));
  CARRY4 \tmp3_cast_reg_1660_reg[8]_i_1 
       (.CI(\tmp3_cast_reg_1660_reg[4]_i_1_n_8 ),
        .CO({\tmp3_cast_reg_1660_reg[8]_i_1_n_8 ,\tmp3_cast_reg_1660_reg[8]_i_1_n_9 ,\tmp3_cast_reg_1660_reg[8]_i_1_n_10 ,\tmp3_cast_reg_1660_reg[8]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp_35_cast_reg_1582[5]}),
        .O(tmp3_fu_1248_p2[8:5]),
        .S({\tmp3_cast_reg_1660[8]_i_2_n_8 ,\tmp3_cast_reg_1660[8]_i_3_n_8 ,\tmp3_cast_reg_1660[8]_i_4_n_8 ,\tmp3_cast_reg_1660[8]_i_5_n_8 }));
  FDRE \tmp3_cast_reg_1660_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(tmp3_fu_1248_p2[9]),
        .Q(tmp3_cast_reg_1660[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \tmp7_reg_1757[0]_i_1 
       (.I0(\i_i_reg_943_reg_n_8_[0] ),
        .I1(tmp_i_reg_1748),
        .I2(ap_enable_reg_pp2_iter1),
        .I3(ap_CS_fsm_pp2_stage0),
        .I4(i_3_reg_1752_reg__0[0]),
        .O(i_i_cast_fu_1464_p1[0]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \tmp7_reg_1757[1]_i_1 
       (.I0(i_3_reg_1752_reg__0[1]),
        .I1(tmp_i_reg_1748),
        .I2(ap_enable_reg_pp2_iter1),
        .I3(ap_CS_fsm_pp2_stage0),
        .I4(\i_i_reg_943_reg_n_8_[1] ),
        .O(i_i_cast_fu_1464_p1[1]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \tmp7_reg_1757[2]_i_1 
       (.I0(i_3_reg_1752_reg__0[2]),
        .I1(tmp_i_reg_1748),
        .I2(ap_enable_reg_pp2_iter1),
        .I3(ap_CS_fsm_pp2_stage0),
        .I4(\i_i_reg_943_reg_n_8_[2] ),
        .O(i_i_cast_fu_1464_p1[2]));
  LUT5 #(
    .INIT(32'h1000DFFF)) 
    \tmp7_reg_1757[3]_i_1 
       (.I0(i_3_reg_1752_reg__0[3]),
        .I1(tmp_i_reg_1748),
        .I2(ap_enable_reg_pp2_iter1),
        .I3(ap_CS_fsm_pp2_stage0),
        .I4(\i_i_reg_943_reg_n_8_[3] ),
        .O(tmp7_fu_1468_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT5 #(
    .INIT(32'h3C553CAA)) 
    \tmp7_reg_1757[4]_i_1 
       (.I0(\i_i_reg_943_reg_n_8_[3] ),
        .I1(i_3_reg_1752_reg__0[3]),
        .I2(i_3_reg_1752_reg__0[4]),
        .I3(i_i_phi_fu_947_p41),
        .I4(\i_i_reg_943_reg_n_8_[4] ),
        .O(\tmp7_reg_1757[4]_i_1_n_8 ));
  LUT6 #(
    .INIT(64'hB847B88BB874B8B8)) 
    \tmp7_reg_1757[5]_i_1 
       (.I0(i_3_reg_1752_reg__0[5]),
        .I1(i_i_phi_fu_947_p41),
        .I2(\i_i_reg_943_reg_n_8_[5] ),
        .I3(tmp7_fu_1468_p2[3]),
        .I4(i_3_reg_1752_reg__0[4]),
        .I5(\i_i_reg_943_reg_n_8_[4] ),
        .O(tmp7_fu_1468_p2[5]));
  LUT6 #(
    .INIT(64'h551555D5AAEAAA2A)) 
    \tmp7_reg_1757[6]_i_1 
       (.I0(\i_i_reg_943_reg_n_8_[6] ),
        .I1(ap_CS_fsm_pp2_stage0),
        .I2(ap_enable_reg_pp2_iter1),
        .I3(tmp_i_reg_1748),
        .I4(i_3_reg_1752_reg__0[6]),
        .I5(\tmp7_reg_1757[7]_i_3_n_8 ),
        .O(tmp7_fu_1468_p2[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp7_reg_1757[7]_i_1 
       (.I0(ap_CS_fsm_pp2_stage0),
        .I1(tmp_i_fu_1452_p2),
        .O(ap_enable_reg_pp2_iter10));
  LUT6 #(
    .INIT(64'hAAEAAA2AFFFFFFFF)) 
    \tmp7_reg_1757[7]_i_2 
       (.I0(\i_i_reg_943_reg_n_8_[6] ),
        .I1(ap_CS_fsm_pp2_stage0),
        .I2(ap_enable_reg_pp2_iter1),
        .I3(tmp_i_reg_1748),
        .I4(i_3_reg_1752_reg__0[6]),
        .I5(\tmp7_reg_1757[7]_i_3_n_8 ),
        .O(tmp7_fu_1468_p2[7]));
  LUT6 #(
    .INIT(64'hF3F3F5FFFFFFF5FF)) 
    \tmp7_reg_1757[7]_i_3 
       (.I0(\i_i_reg_943_reg_n_8_[4] ),
        .I1(i_3_reg_1752_reg__0[4]),
        .I2(tmp7_fu_1468_p2[3]),
        .I3(\i_i_reg_943_reg_n_8_[5] ),
        .I4(i_i_phi_fu_947_p41),
        .I5(i_3_reg_1752_reg__0[5]),
        .O(\tmp7_reg_1757[7]_i_3_n_8 ));
  FDRE \tmp7_reg_1757_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp2_iter10),
        .D(i_i_cast_fu_1464_p1[0]),
        .Q(tmp7_reg_1757[0]),
        .R(1'b0));
  FDRE \tmp7_reg_1757_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp2_iter10),
        .D(i_i_cast_fu_1464_p1[1]),
        .Q(tmp7_reg_1757[1]),
        .R(1'b0));
  FDRE \tmp7_reg_1757_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp2_iter10),
        .D(i_i_cast_fu_1464_p1[2]),
        .Q(tmp7_reg_1757[2]),
        .R(1'b0));
  FDRE \tmp7_reg_1757_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp2_iter10),
        .D(tmp7_fu_1468_p2[3]),
        .Q(tmp7_reg_1757[3]),
        .R(1'b0));
  FDRE \tmp7_reg_1757_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp2_iter10),
        .D(\tmp7_reg_1757[4]_i_1_n_8 ),
        .Q(tmp7_reg_1757[4]),
        .R(1'b0));
  FDRE \tmp7_reg_1757_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp2_iter10),
        .D(tmp7_fu_1468_p2[5]),
        .Q(tmp7_reg_1757[5]),
        .R(1'b0));
  FDRE \tmp7_reg_1757_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp2_iter10),
        .D(tmp7_fu_1468_p2[6]),
        .Q(tmp7_reg_1757[6]),
        .R(1'b0));
  FDRE \tmp7_reg_1757_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp2_iter10),
        .D(tmp7_fu_1468_p2[7]),
        .Q(tmp7_reg_1757[7]),
        .R(1'b0));
  FDRE \tmp_35_cast_reg_1582_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(specs_q0[0]),
        .Q(tmp_35_cast_reg_1582[0]),
        .R(1'b0));
  FDRE \tmp_35_cast_reg_1582_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(specs_q0[10]),
        .Q(tmp_35_cast_reg_1582[10]),
        .R(1'b0));
  FDRE \tmp_35_cast_reg_1582_reg[10]_i_2 
       (.C(ap_clk),
        .CE(\offset_assign_cast_reg_1742_reg[5]_i_2_n_8 ),
        .D(hog_SPECS_s_axi_U_n_29),
        .Q(\tmp_35_cast_reg_1582_reg[10]_i_2_n_8 ),
        .R(1'b0));
  FDRE \tmp_35_cast_reg_1582_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(specs_q0[11]),
        .Q(tmp_35_cast_reg_1582[11]),
        .R(1'b0));
  FDRE \tmp_35_cast_reg_1582_reg[11]_i_2 
       (.C(ap_clk),
        .CE(\offset_assign_cast_reg_1742_reg[5]_i_2_n_8 ),
        .D(hog_SPECS_s_axi_U_n_28),
        .Q(\tmp_35_cast_reg_1582_reg[11]_i_2_n_8 ),
        .R(1'b0));
  FDRE \tmp_35_cast_reg_1582_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(specs_q0[12]),
        .Q(tmp_35_cast_reg_1582[12]),
        .R(1'b0));
  FDRE \tmp_35_cast_reg_1582_reg[12]_i_2 
       (.C(ap_clk),
        .CE(\offset_assign_cast_reg_1742_reg[5]_i_2_n_8 ),
        .D(hog_SPECS_s_axi_U_n_27),
        .Q(\tmp_35_cast_reg_1582_reg[12]_i_2_n_8 ),
        .R(1'b0));
  FDRE \tmp_35_cast_reg_1582_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(specs_q0[13]),
        .Q(tmp_35_cast_reg_1582[13]),
        .R(1'b0));
  FDRE \tmp_35_cast_reg_1582_reg[13]_i_2 
       (.C(ap_clk),
        .CE(\offset_assign_cast_reg_1742_reg[5]_i_2_n_8 ),
        .D(hog_SPECS_s_axi_U_n_26),
        .Q(\tmp_35_cast_reg_1582_reg[13]_i_2_n_8 ),
        .R(1'b0));
  FDRE \tmp_35_cast_reg_1582_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(specs_q0[14]),
        .Q(tmp_35_cast_reg_1582[14]),
        .R(1'b0));
  FDRE \tmp_35_cast_reg_1582_reg[14]_i_2 
       (.C(ap_clk),
        .CE(\offset_assign_cast_reg_1742_reg[5]_i_2_n_8 ),
        .D(hog_SPECS_s_axi_U_n_25),
        .Q(\tmp_35_cast_reg_1582_reg[14]_i_2_n_8 ),
        .R(1'b0));
  FDRE \tmp_35_cast_reg_1582_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(specs_q0[15]),
        .Q(tmp_35_cast_reg_1582[15]),
        .R(1'b0));
  FDRE \tmp_35_cast_reg_1582_reg[15]_i_2 
       (.C(ap_clk),
        .CE(\offset_assign_cast_reg_1742_reg[5]_i_2_n_8 ),
        .D(hog_SPECS_s_axi_U_n_24),
        .Q(\tmp_35_cast_reg_1582_reg[15]_i_2_n_8 ),
        .R(1'b0));
  FDRE \tmp_35_cast_reg_1582_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(specs_q0[16]),
        .Q(tmp_35_cast_reg_1582[16]),
        .R(1'b0));
  FDRE \tmp_35_cast_reg_1582_reg[16]_i_2 
       (.C(ap_clk),
        .CE(\offset_assign_cast_reg_1742_reg[5]_i_2_n_8 ),
        .D(hog_SPECS_s_axi_U_n_23),
        .Q(\tmp_35_cast_reg_1582_reg[16]_i_2_n_8 ),
        .R(1'b0));
  FDRE \tmp_35_cast_reg_1582_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(specs_q0[17]),
        .Q(tmp_35_cast_reg_1582[17]),
        .R(1'b0));
  FDRE \tmp_35_cast_reg_1582_reg[17]_i_2 
       (.C(ap_clk),
        .CE(\offset_assign_cast_reg_1742_reg[5]_i_2_n_8 ),
        .D(hog_SPECS_s_axi_U_n_22),
        .Q(\tmp_35_cast_reg_1582_reg[17]_i_2_n_8 ),
        .R(1'b0));
  FDRE \tmp_35_cast_reg_1582_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(specs_q0[18]),
        .Q(tmp_35_cast_reg_1582[18]),
        .R(1'b0));
  FDRE \tmp_35_cast_reg_1582_reg[18]_i_2 
       (.C(ap_clk),
        .CE(\offset_assign_cast_reg_1742_reg[5]_i_2_n_8 ),
        .D(hog_SPECS_s_axi_U_n_21),
        .Q(\tmp_35_cast_reg_1582_reg[18]_i_2_n_8 ),
        .R(1'b0));
  FDRE \tmp_35_cast_reg_1582_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(specs_q0[19]),
        .Q(tmp_35_cast_reg_1582[19]),
        .R(1'b0));
  FDRE \tmp_35_cast_reg_1582_reg[19]_i_2 
       (.C(ap_clk),
        .CE(\offset_assign_cast_reg_1742_reg[5]_i_2_n_8 ),
        .D(hog_SPECS_s_axi_U_n_20),
        .Q(\tmp_35_cast_reg_1582_reg[19]_i_2_n_8 ),
        .R(1'b0));
  FDRE \tmp_35_cast_reg_1582_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(specs_q0[1]),
        .Q(tmp_35_cast_reg_1582[1]),
        .R(1'b0));
  FDRE \tmp_35_cast_reg_1582_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(specs_q0[20]),
        .Q(tmp_35_cast_reg_1582[20]),
        .R(1'b0));
  FDRE \tmp_35_cast_reg_1582_reg[20]_i_2 
       (.C(ap_clk),
        .CE(\offset_assign_cast_reg_1742_reg[5]_i_2_n_8 ),
        .D(hog_SPECS_s_axi_U_n_19),
        .Q(\tmp_35_cast_reg_1582_reg[20]_i_2_n_8 ),
        .R(1'b0));
  FDRE \tmp_35_cast_reg_1582_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(specs_q0[21]),
        .Q(tmp_35_cast_reg_1582[21]),
        .R(1'b0));
  FDRE \tmp_35_cast_reg_1582_reg[21]_i_2 
       (.C(ap_clk),
        .CE(\offset_assign_cast_reg_1742_reg[5]_i_2_n_8 ),
        .D(hog_SPECS_s_axi_U_n_18),
        .Q(\tmp_35_cast_reg_1582_reg[21]_i_2_n_8 ),
        .R(1'b0));
  FDRE \tmp_35_cast_reg_1582_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(specs_q0[22]),
        .Q(tmp_35_cast_reg_1582[22]),
        .R(1'b0));
  FDRE \tmp_35_cast_reg_1582_reg[22]_i_2 
       (.C(ap_clk),
        .CE(\offset_assign_cast_reg_1742_reg[5]_i_2_n_8 ),
        .D(hog_SPECS_s_axi_U_n_17),
        .Q(\tmp_35_cast_reg_1582_reg[22]_i_2_n_8 ),
        .R(1'b0));
  FDRE \tmp_35_cast_reg_1582_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(specs_q0[23]),
        .Q(tmp_35_cast_reg_1582[23]),
        .R(1'b0));
  FDRE \tmp_35_cast_reg_1582_reg[23]_i_2 
       (.C(ap_clk),
        .CE(\offset_assign_cast_reg_1742_reg[5]_i_2_n_8 ),
        .D(hog_SPECS_s_axi_U_n_16),
        .Q(\tmp_35_cast_reg_1582_reg[23]_i_2_n_8 ),
        .R(1'b0));
  FDRE \tmp_35_cast_reg_1582_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(specs_q0[24]),
        .Q(tmp_35_cast_reg_1582[24]),
        .R(1'b0));
  FDRE \tmp_35_cast_reg_1582_reg[24]_i_2 
       (.C(ap_clk),
        .CE(\offset_assign_cast_reg_1742_reg[5]_i_2_n_8 ),
        .D(hog_SPECS_s_axi_U_n_15),
        .Q(\tmp_35_cast_reg_1582_reg[24]_i_2_n_8 ),
        .R(1'b0));
  FDRE \tmp_35_cast_reg_1582_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(specs_q0[25]),
        .Q(tmp_35_cast_reg_1582[25]),
        .R(1'b0));
  FDRE \tmp_35_cast_reg_1582_reg[25]_i_2 
       (.C(ap_clk),
        .CE(\offset_assign_cast_reg_1742_reg[5]_i_2_n_8 ),
        .D(hog_SPECS_s_axi_U_n_14),
        .Q(\tmp_35_cast_reg_1582_reg[25]_i_2_n_8 ),
        .R(1'b0));
  FDRE \tmp_35_cast_reg_1582_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(specs_q0[26]),
        .Q(tmp_35_cast_reg_1582[26]),
        .R(1'b0));
  FDRE \tmp_35_cast_reg_1582_reg[26]_i_2 
       (.C(ap_clk),
        .CE(\offset_assign_cast_reg_1742_reg[5]_i_2_n_8 ),
        .D(hog_SPECS_s_axi_U_n_13),
        .Q(\tmp_35_cast_reg_1582_reg[26]_i_2_n_8 ),
        .R(1'b0));
  FDRE \tmp_35_cast_reg_1582_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(specs_q0[27]),
        .Q(tmp_35_cast_reg_1582[27]),
        .R(1'b0));
  FDRE \tmp_35_cast_reg_1582_reg[27]_i_2 
       (.C(ap_clk),
        .CE(\offset_assign_cast_reg_1742_reg[5]_i_2_n_8 ),
        .D(hog_SPECS_s_axi_U_n_12),
        .Q(\tmp_35_cast_reg_1582_reg[27]_i_2_n_8 ),
        .R(1'b0));
  FDRE \tmp_35_cast_reg_1582_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(specs_q0[28]),
        .Q(tmp_35_cast_reg_1582[28]),
        .R(1'b0));
  FDRE \tmp_35_cast_reg_1582_reg[28]_i_2 
       (.C(ap_clk),
        .CE(\offset_assign_cast_reg_1742_reg[5]_i_2_n_8 ),
        .D(hog_SPECS_s_axi_U_n_11),
        .Q(\tmp_35_cast_reg_1582_reg[28]_i_2_n_8 ),
        .R(1'b0));
  FDRE \tmp_35_cast_reg_1582_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(specs_q0[29]),
        .Q(tmp_35_cast_reg_1582[29]),
        .R(1'b0));
  FDRE \tmp_35_cast_reg_1582_reg[29]_i_2 
       (.C(ap_clk),
        .CE(\offset_assign_cast_reg_1742_reg[5]_i_2_n_8 ),
        .D(hog_SPECS_s_axi_U_n_10),
        .Q(\tmp_35_cast_reg_1582_reg[29]_i_2_n_8 ),
        .R(1'b0));
  FDRE \tmp_35_cast_reg_1582_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(specs_q0[2]),
        .Q(tmp_35_cast_reg_1582[2]),
        .R(1'b0));
  FDRE \tmp_35_cast_reg_1582_reg[2]_i_2 
       (.C(ap_clk),
        .CE(\offset_assign_cast_reg_1742_reg[5]_i_2_n_8 ),
        .D(hog_SPECS_s_axi_U_n_37),
        .Q(\tmp_35_cast_reg_1582_reg[2]_i_2_n_8 ),
        .R(1'b0));
  FDRE \tmp_35_cast_reg_1582_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(specs_q0[30]),
        .Q(tmp_35_cast_reg_1582[30]),
        .R(1'b0));
  FDRE \tmp_35_cast_reg_1582_reg[30]_i_2 
       (.C(ap_clk),
        .CE(\offset_assign_cast_reg_1742_reg[5]_i_2_n_8 ),
        .D(hog_SPECS_s_axi_U_n_9),
        .Q(\tmp_35_cast_reg_1582_reg[30]_i_2_n_8 ),
        .R(1'b0));
  FDRE \tmp_35_cast_reg_1582_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(specs_q0[31]),
        .Q(tmp_35_cast_reg_1582[31]),
        .R(1'b0));
  FDRE \tmp_35_cast_reg_1582_reg[31]_i_2 
       (.C(ap_clk),
        .CE(\offset_assign_cast_reg_1742_reg[5]_i_2_n_8 ),
        .D(hog_SPECS_s_axi_U_n_8),
        .Q(\tmp_35_cast_reg_1582_reg[31]_i_2_n_8 ),
        .R(1'b0));
  FDRE \tmp_35_cast_reg_1582_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(specs_q0[3]),
        .Q(tmp_35_cast_reg_1582[3]),
        .R(1'b0));
  FDRE \tmp_35_cast_reg_1582_reg[3]_i_2 
       (.C(ap_clk),
        .CE(\offset_assign_cast_reg_1742_reg[5]_i_2_n_8 ),
        .D(hog_SPECS_s_axi_U_n_36),
        .Q(\tmp_35_cast_reg_1582_reg[3]_i_2_n_8 ),
        .R(1'b0));
  FDRE \tmp_35_cast_reg_1582_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(specs_q0[4]),
        .Q(tmp_35_cast_reg_1582[4]),
        .R(1'b0));
  FDRE \tmp_35_cast_reg_1582_reg[4]_i_2 
       (.C(ap_clk),
        .CE(\offset_assign_cast_reg_1742_reg[5]_i_2_n_8 ),
        .D(hog_SPECS_s_axi_U_n_35),
        .Q(\tmp_35_cast_reg_1582_reg[4]_i_2_n_8 ),
        .R(1'b0));
  FDRE \tmp_35_cast_reg_1582_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(specs_q0[5]),
        .Q(tmp_35_cast_reg_1582[5]),
        .R(1'b0));
  FDRE \tmp_35_cast_reg_1582_reg[5]_i_2 
       (.C(ap_clk),
        .CE(\offset_assign_cast_reg_1742_reg[5]_i_2_n_8 ),
        .D(hog_SPECS_s_axi_U_n_34),
        .Q(\tmp_35_cast_reg_1582_reg[5]_i_2_n_8 ),
        .R(1'b0));
  FDRE \tmp_35_cast_reg_1582_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(specs_q0[6]),
        .Q(tmp_35_cast_reg_1582[6]),
        .R(1'b0));
  FDRE \tmp_35_cast_reg_1582_reg[6]_i_2 
       (.C(ap_clk),
        .CE(\offset_assign_cast_reg_1742_reg[5]_i_2_n_8 ),
        .D(hog_SPECS_s_axi_U_n_33),
        .Q(\tmp_35_cast_reg_1582_reg[6]_i_2_n_8 ),
        .R(1'b0));
  FDRE \tmp_35_cast_reg_1582_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(specs_q0[7]),
        .Q(tmp_35_cast_reg_1582[7]),
        .R(1'b0));
  FDRE \tmp_35_cast_reg_1582_reg[7]_i_2 
       (.C(ap_clk),
        .CE(\offset_assign_cast_reg_1742_reg[5]_i_2_n_8 ),
        .D(hog_SPECS_s_axi_U_n_32),
        .Q(\tmp_35_cast_reg_1582_reg[7]_i_2_n_8 ),
        .R(1'b0));
  FDRE \tmp_35_cast_reg_1582_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(specs_q0[8]),
        .Q(tmp_35_cast_reg_1582[8]),
        .R(1'b0));
  FDRE \tmp_35_cast_reg_1582_reg[8]_i_2 
       (.C(ap_clk),
        .CE(\offset_assign_cast_reg_1742_reg[5]_i_2_n_8 ),
        .D(hog_SPECS_s_axi_U_n_31),
        .Q(\tmp_35_cast_reg_1582_reg[8]_i_2_n_8 ),
        .R(1'b0));
  FDRE \tmp_35_cast_reg_1582_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(specs_q0[9]),
        .Q(tmp_35_cast_reg_1582[9]),
        .R(1'b0));
  FDRE \tmp_35_cast_reg_1582_reg[9]_i_2 
       (.C(ap_clk),
        .CE(\offset_assign_cast_reg_1742_reg[5]_i_2_n_8 ),
        .D(hog_SPECS_s_axi_U_n_30),
        .Q(\tmp_35_cast_reg_1582_reg[9]_i_2_n_8 ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_38_reg_1615[3]_i_2 
       (.I0(ap_pipeline_reg_pp0_iter7_tmp_mid2_v_v_reg_1602[2]),
        .I1(ap_pipeline_reg_pp0_iter7_indvar_mid2_reg_1597[3]),
        .O(\tmp_38_reg_1615[3]_i_2_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_38_reg_1615[3]_i_3 
       (.I0(ap_pipeline_reg_pp0_iter7_tmp_mid2_v_v_reg_1602[1]),
        .I1(ap_pipeline_reg_pp0_iter7_indvar_mid2_reg_1597[2]),
        .O(\tmp_38_reg_1615[3]_i_3_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_38_reg_1615[3]_i_4 
       (.I0(ap_pipeline_reg_pp0_iter7_tmp_mid2_v_v_reg_1602[0]),
        .I1(ap_pipeline_reg_pp0_iter7_indvar_mid2_reg_1597[1]),
        .O(\tmp_38_reg_1615[3]_i_4_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp_38_reg_1615[3]_i_5 
       (.I0(ap_pipeline_reg_pp0_iter7_indvar_mid2_reg_1597[0]),
        .O(\tmp_38_reg_1615[3]_i_5_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp_38_reg_1615[7]_i_2 
       (.I0(ap_pipeline_reg_pp0_iter7_tmp_mid2_v_v_reg_1602[2]),
        .O(\tmp_38_reg_1615[7]_i_2_n_8 ));
  LUT3 #(
    .INIT(8'h78)) 
    \tmp_38_reg_1615[7]_i_3 
       (.I0(ap_pipeline_reg_pp0_iter7_tmp_mid2_v_v_reg_1602[0]),
        .I1(ap_pipeline_reg_pp0_iter7_indvar_mid2_reg_1597[5]),
        .I2(ap_pipeline_reg_pp0_iter7_tmp_mid2_v_v_reg_1602[1]),
        .O(\tmp_38_reg_1615[7]_i_3_n_8 ));
  LUT3 #(
    .INIT(8'h96)) 
    \tmp_38_reg_1615[7]_i_4 
       (.I0(ap_pipeline_reg_pp0_iter7_indvar_mid2_reg_1597[5]),
        .I1(ap_pipeline_reg_pp0_iter7_tmp_mid2_v_v_reg_1602[0]),
        .I2(ap_pipeline_reg_pp0_iter7_tmp_mid2_v_v_reg_1602[4]),
        .O(\tmp_38_reg_1615[7]_i_4_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_38_reg_1615[7]_i_5 
       (.I0(ap_pipeline_reg_pp0_iter7_tmp_mid2_v_v_reg_1602[3]),
        .I1(ap_pipeline_reg_pp0_iter7_indvar_mid2_reg_1597[4]),
        .O(\tmp_38_reg_1615[7]_i_5_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp_38_reg_1615[9]_i_3 
       (.I0(ap_pipeline_reg_pp0_iter7_tmp_mid2_v_v_reg_1602[4]),
        .O(\tmp_38_reg_1615[9]_i_3_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp_38_reg_1615[9]_i_4 
       (.I0(ap_pipeline_reg_pp0_iter7_tmp_mid2_v_v_reg_1602[3]),
        .O(\tmp_38_reg_1615[9]_i_4_n_8 ));
  FDRE \tmp_38_reg_1615_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm5),
        .D(tmp_38_fu_1164_p2[0]),
        .Q(tmp_38_reg_1615[0]),
        .R(1'b0));
  FDRE \tmp_38_reg_1615_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm5),
        .D(tmp_38_fu_1164_p2[1]),
        .Q(tmp_38_reg_1615[1]),
        .R(1'b0));
  FDRE \tmp_38_reg_1615_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm5),
        .D(tmp_38_fu_1164_p2[2]),
        .Q(tmp_38_reg_1615[2]),
        .R(1'b0));
  FDRE \tmp_38_reg_1615_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm5),
        .D(tmp_38_fu_1164_p2[3]),
        .Q(tmp_38_reg_1615[3]),
        .R(1'b0));
  CARRY4 \tmp_38_reg_1615_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp_38_reg_1615_reg[3]_i_1_n_8 ,\tmp_38_reg_1615_reg[3]_i_1_n_9 ,\tmp_38_reg_1615_reg[3]_i_1_n_10 ,\tmp_38_reg_1615_reg[3]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI({ap_pipeline_reg_pp0_iter7_tmp_mid2_v_v_reg_1602[2:0],1'b0}),
        .O(tmp_38_fu_1164_p2[3:0]),
        .S({\tmp_38_reg_1615[3]_i_2_n_8 ,\tmp_38_reg_1615[3]_i_3_n_8 ,\tmp_38_reg_1615[3]_i_4_n_8 ,\tmp_38_reg_1615[3]_i_5_n_8 }));
  FDRE \tmp_38_reg_1615_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm5),
        .D(tmp_38_fu_1164_p2[4]),
        .Q(tmp_38_reg_1615[4]),
        .R(1'b0));
  FDRE \tmp_38_reg_1615_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm5),
        .D(tmp_38_fu_1164_p2[5]),
        .Q(tmp_38_reg_1615[5]),
        .R(1'b0));
  FDRE \tmp_38_reg_1615_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm5),
        .D(tmp_38_fu_1164_p2[6]),
        .Q(tmp_38_reg_1615[6]),
        .R(1'b0));
  FDRE \tmp_38_reg_1615_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm5),
        .D(tmp_38_fu_1164_p2[7]),
        .Q(tmp_38_reg_1615[7]),
        .R(1'b0));
  CARRY4 \tmp_38_reg_1615_reg[7]_i_1 
       (.CI(\tmp_38_reg_1615_reg[3]_i_1_n_8 ),
        .CO({\tmp_38_reg_1615_reg[7]_i_1_n_8 ,\tmp_38_reg_1615_reg[7]_i_1_n_9 ,\tmp_38_reg_1615_reg[7]_i_1_n_10 ,\tmp_38_reg_1615_reg[7]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,ap_pipeline_reg_pp0_iter7_tmp_mid2_v_v_reg_1602[1],ap_pipeline_reg_pp0_iter7_tmp_mid2_v_v_reg_1602[4:3]}),
        .O(tmp_38_fu_1164_p2[7:4]),
        .S({\tmp_38_reg_1615[7]_i_2_n_8 ,\tmp_38_reg_1615[7]_i_3_n_8 ,\tmp_38_reg_1615[7]_i_4_n_8 ,\tmp_38_reg_1615[7]_i_5_n_8 }));
  FDRE \tmp_38_reg_1615_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm5),
        .D(tmp_38_fu_1164_p2[8]),
        .Q(tmp_38_reg_1615[8]),
        .R(1'b0));
  FDRE \tmp_38_reg_1615_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm5),
        .D(tmp_38_fu_1164_p2[9]),
        .Q(tmp_38_reg_1615[9]),
        .R(1'b0));
  CARRY4 \tmp_38_reg_1615_reg[9]_i_2 
       (.CI(\tmp_38_reg_1615_reg[7]_i_1_n_8 ),
        .CO({\NLW_tmp_38_reg_1615_reg[9]_i_2_CO_UNCONNECTED [3:1],\tmp_38_reg_1615_reg[9]_i_2_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_38_reg_1615_reg[9]_i_2_O_UNCONNECTED [3:2],tmp_38_fu_1164_p2[9:8]}),
        .S({1'b0,1'b0,\tmp_38_reg_1615[9]_i_3_n_8 ,\tmp_38_reg_1615[9]_i_4_n_8 }));
  FDRE \tmp_40_reg_1655_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm5),
        .D(grp_fu_1181_p2[0]),
        .Q(tmp_40_reg_1655[0]),
        .R(1'b0));
  FDRE \tmp_40_reg_1655_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm5),
        .D(grp_fu_1181_p2[1]),
        .Q(tmp_40_reg_1655[1]),
        .R(1'b0));
  FDRE \tmp_40_reg_1655_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm5),
        .D(grp_fu_1181_p2[2]),
        .Q(tmp_40_reg_1655[2]),
        .R(1'b0));
  FDRE \tmp_40_reg_1655_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm5),
        .D(grp_fu_1181_p2[3]),
        .Q(tmp_40_reg_1655[3]),
        .R(1'b0));
  FDRE \tmp_40_reg_1655_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm5),
        .D(grp_fu_1181_p2[4]),
        .Q(tmp_40_reg_1655[4]),
        .R(1'b0));
  FDRE \tmp_40_reg_1655_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm5),
        .D(grp_fu_1181_p2[5]),
        .Q(tmp_40_reg_1655[5]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_43_reg_1697[3]_i_2 
       (.I0(p_shl6_cast_mid2_fu_1331_p1[3]),
        .I1(ap_pipeline_reg_pp1_iter7_indvar1_mid2_reg_1674[3]),
        .O(\tmp_43_reg_1697[3]_i_2_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_43_reg_1697[3]_i_3 
       (.I0(p_shl6_cast_mid2_fu_1331_p1[2]),
        .I1(ap_pipeline_reg_pp1_iter7_indvar1_mid2_reg_1674[2]),
        .O(\tmp_43_reg_1697[3]_i_3_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_43_reg_1697[3]_i_4 
       (.I0(p_shl6_cast_mid2_fu_1331_p1[1]),
        .I1(ap_pipeline_reg_pp1_iter7_indvar1_mid2_reg_1674[1]),
        .O(\tmp_43_reg_1697[3]_i_4_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp_43_reg_1697[3]_i_5 
       (.I0(ap_pipeline_reg_pp1_iter7_indvar1_mid2_reg_1674[0]),
        .O(\tmp_43_reg_1697[3]_i_5_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp_43_reg_1697[7]_i_2 
       (.I0(p_shl6_cast_mid2_fu_1331_p1[3]),
        .O(\tmp_43_reg_1697[7]_i_2_n_8 ));
  LUT3 #(
    .INIT(8'h78)) 
    \tmp_43_reg_1697[7]_i_3 
       (.I0(p_shl6_cast_mid2_fu_1331_p1[1]),
        .I1(ap_pipeline_reg_pp1_iter7_indvar1_mid2_reg_1674[5]),
        .I2(p_shl6_cast_mid2_fu_1331_p1[2]),
        .O(\tmp_43_reg_1697[7]_i_3_n_8 ));
  LUT3 #(
    .INIT(8'h96)) 
    \tmp_43_reg_1697[7]_i_4 
       (.I0(ap_pipeline_reg_pp1_iter7_indvar1_mid2_reg_1674[5]),
        .I1(p_shl6_cast_mid2_fu_1331_p1[1]),
        .I2(p_shl6_cast_mid2_fu_1331_p1[5]),
        .O(\tmp_43_reg_1697[7]_i_4_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_43_reg_1697[7]_i_5 
       (.I0(p_shl6_cast_mid2_fu_1331_p1[4]),
        .I1(ap_pipeline_reg_pp1_iter7_indvar1_mid2_reg_1674[4]),
        .O(\tmp_43_reg_1697[7]_i_5_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp_43_reg_1697[9]_i_3 
       (.I0(p_shl6_cast_mid2_fu_1331_p1[5]),
        .O(\tmp_43_reg_1697[9]_i_3_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp_43_reg_1697[9]_i_4 
       (.I0(p_shl6_cast_mid2_fu_1331_p1[4]),
        .O(\tmp_43_reg_1697[9]_i_4_n_8 ));
  FDRE \tmp_43_reg_1697_reg[0] 
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(tmp_43_fu_1348_p2[0]),
        .Q(tmp_43_reg_1697[0]),
        .R(1'b0));
  FDRE \tmp_43_reg_1697_reg[1] 
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(tmp_43_fu_1348_p2[1]),
        .Q(tmp_43_reg_1697[1]),
        .R(1'b0));
  FDRE \tmp_43_reg_1697_reg[2] 
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(tmp_43_fu_1348_p2[2]),
        .Q(tmp_43_reg_1697[2]),
        .R(1'b0));
  FDRE \tmp_43_reg_1697_reg[3] 
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(tmp_43_fu_1348_p2[3]),
        .Q(tmp_43_reg_1697[3]),
        .R(1'b0));
  CARRY4 \tmp_43_reg_1697_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp_43_reg_1697_reg[3]_i_1_n_8 ,\tmp_43_reg_1697_reg[3]_i_1_n_9 ,\tmp_43_reg_1697_reg[3]_i_1_n_10 ,\tmp_43_reg_1697_reg[3]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI({p_shl6_cast_mid2_fu_1331_p1[3:1],1'b0}),
        .O(tmp_43_fu_1348_p2[3:0]),
        .S({\tmp_43_reg_1697[3]_i_2_n_8 ,\tmp_43_reg_1697[3]_i_3_n_8 ,\tmp_43_reg_1697[3]_i_4_n_8 ,\tmp_43_reg_1697[3]_i_5_n_8 }));
  FDRE \tmp_43_reg_1697_reg[4] 
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(tmp_43_fu_1348_p2[4]),
        .Q(tmp_43_reg_1697[4]),
        .R(1'b0));
  FDRE \tmp_43_reg_1697_reg[5] 
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(tmp_43_fu_1348_p2[5]),
        .Q(tmp_43_reg_1697[5]),
        .R(1'b0));
  FDRE \tmp_43_reg_1697_reg[6] 
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(tmp_43_fu_1348_p2[6]),
        .Q(tmp_43_reg_1697[6]),
        .R(1'b0));
  FDRE \tmp_43_reg_1697_reg[7] 
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(tmp_43_fu_1348_p2[7]),
        .Q(tmp_43_reg_1697[7]),
        .R(1'b0));
  CARRY4 \tmp_43_reg_1697_reg[7]_i_1 
       (.CI(\tmp_43_reg_1697_reg[3]_i_1_n_8 ),
        .CO({\tmp_43_reg_1697_reg[7]_i_1_n_8 ,\tmp_43_reg_1697_reg[7]_i_1_n_9 ,\tmp_43_reg_1697_reg[7]_i_1_n_10 ,\tmp_43_reg_1697_reg[7]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_shl6_cast_mid2_fu_1331_p1[2],p_shl6_cast_mid2_fu_1331_p1[5:4]}),
        .O(tmp_43_fu_1348_p2[7:4]),
        .S({\tmp_43_reg_1697[7]_i_2_n_8 ,\tmp_43_reg_1697[7]_i_3_n_8 ,\tmp_43_reg_1697[7]_i_4_n_8 ,\tmp_43_reg_1697[7]_i_5_n_8 }));
  FDRE \tmp_43_reg_1697_reg[8] 
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(tmp_43_fu_1348_p2[8]),
        .Q(tmp_43_reg_1697[8]),
        .R(1'b0));
  FDRE \tmp_43_reg_1697_reg[9] 
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(tmp_43_fu_1348_p2[9]),
        .Q(tmp_43_reg_1697[9]),
        .R(1'b0));
  CARRY4 \tmp_43_reg_1697_reg[9]_i_2 
       (.CI(\tmp_43_reg_1697_reg[7]_i_1_n_8 ),
        .CO({\NLW_tmp_43_reg_1697_reg[9]_i_2_CO_UNCONNECTED [3:1],\tmp_43_reg_1697_reg[9]_i_2_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_43_reg_1697_reg[9]_i_2_O_UNCONNECTED [3:2],tmp_43_fu_1348_p2[9:8]}),
        .S({1'b0,1'b0,\tmp_43_reg_1697[9]_i_3_n_8 ,\tmp_43_reg_1697[9]_i_4_n_8 }));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_44_reg_1827_reg
       (.A({tmp_44_reg_1827_reg_i_12_n_8,tmp_44_reg_1827_reg_i_12_n_8,tmp_44_reg_1827_reg_i_12_n_8,tmp_44_reg_1827_reg_i_12_n_8,tmp_44_reg_1827_reg_i_12_n_8,tmp_44_reg_1827_reg_i_12_n_8,tmp_44_reg_1827_reg_i_12_n_8,tmp_44_reg_1827_reg_i_12_n_8,tmp_44_reg_1827_reg_i_12_n_8,tmp_44_reg_1827_reg_i_12_n_8,tmp_44_reg_1827_reg_i_12_n_8,tmp_44_reg_1827_reg_i_12_n_8,tmp_44_reg_1827_reg_i_12_n_8,tmp_44_reg_1827_reg_i_12_n_8,tmp_44_reg_1827_reg_i_12_n_8,tmp_44_reg_1827_reg_i_12_n_8,tmp_44_reg_1827_reg_i_12_n_8,tmp_44_reg_1827_reg_i_12_n_8,tmp_44_reg_1827_reg_i_12_n_8,tmp_44_reg_1827_reg_i_12_n_8,tmp_44_reg_1827_reg_i_12_n_8,tmp_44_reg_1827_reg_i_13_n_8,tmp_44_reg_1827_reg_i_14_n_8,tmp_44_reg_1827_reg_i_15_n_8,tmp_44_reg_1827_reg_i_16_n_8,tmp_44_reg_1827_reg_i_17_n_8,tmp_44_reg_1827_reg_i_18_n_8,tmp_44_reg_1827_reg_i_19_n_8,tmp_44_reg_1827_reg_i_20_n_8,tmp_44_reg_1827_reg_i_21_n_8}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_44_reg_1827_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({tmp_44_reg_1827_reg_i_2_n_8,tmp_44_reg_1827_reg_i_2_n_8,tmp_44_reg_1827_reg_i_2_n_8,tmp_44_reg_1827_reg_i_2_n_8,tmp_44_reg_1827_reg_i_2_n_8,tmp_44_reg_1827_reg_i_2_n_8,tmp_44_reg_1827_reg_i_2_n_8,tmp_44_reg_1827_reg_i_2_n_8,tmp_44_reg_1827_reg_i_2_n_8,tmp_44_reg_1827_reg_i_3_n_8,tmp_44_reg_1827_reg_i_4_n_8,tmp_44_reg_1827_reg_i_5_n_8,tmp_44_reg_1827_reg_i_6_n_8,tmp_44_reg_1827_reg_i_7_n_8,tmp_44_reg_1827_reg_i_8_n_8,tmp_44_reg_1827_reg_i_9_n_8,tmp_44_reg_1827_reg_i_10_n_8,tmp_44_reg_1827_reg_i_11_n_8}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_44_reg_1827_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_44_reg_1827_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_44_reg_1827_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(tmp_44_reg_18270),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_44_reg_1827_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_44_reg_1827_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_44_reg_1827_reg_P_UNCONNECTED[47:20],tmp_44_reg_1827_reg_n_94,tmp_44_reg_1827_reg_n_95,tmp_44_reg_1827_reg_n_96,tmp_44_reg_1827_reg_n_97,tmp_44_reg_1827_reg_n_98,tmp_44_reg_1827_reg_n_99,tmp_44_reg_1827_reg_n_100,tmp_44_reg_1827_reg_n_101,tmp_44_reg_1827_reg_n_102,tmp_44_reg_1827_reg_n_103,tmp_44_reg_1827_reg_n_104,tmp_44_reg_1827_reg_n_105,tmp_44_reg_1827_reg_n_106,tmp_44_reg_1827_reg_n_107,tmp_44_reg_1827_reg_n_108,tmp_44_reg_1827_reg_n_109,tmp_44_reg_1827_reg_n_110,tmp_44_reg_1827_reg_n_111,tmp_44_reg_1827_reg_n_112,tmp_44_reg_1827_reg_n_113}),
        .PATTERNBDETECT(NLW_tmp_44_reg_1827_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_44_reg_1827_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({r_V_1_reg_1822_reg_n_114,r_V_1_reg_1822_reg_n_115,r_V_1_reg_1822_reg_n_116,r_V_1_reg_1822_reg_n_117,r_V_1_reg_1822_reg_n_118,r_V_1_reg_1822_reg_n_119,r_V_1_reg_1822_reg_n_120,r_V_1_reg_1822_reg_n_121,r_V_1_reg_1822_reg_n_122,r_V_1_reg_1822_reg_n_123,r_V_1_reg_1822_reg_n_124,r_V_1_reg_1822_reg_n_125,r_V_1_reg_1822_reg_n_126,r_V_1_reg_1822_reg_n_127,r_V_1_reg_1822_reg_n_128,r_V_1_reg_1822_reg_n_129,r_V_1_reg_1822_reg_n_130,r_V_1_reg_1822_reg_n_131,r_V_1_reg_1822_reg_n_132,r_V_1_reg_1822_reg_n_133,r_V_1_reg_1822_reg_n_134,r_V_1_reg_1822_reg_n_135,r_V_1_reg_1822_reg_n_136,r_V_1_reg_1822_reg_n_137,r_V_1_reg_1822_reg_n_138,r_V_1_reg_1822_reg_n_139,r_V_1_reg_1822_reg_n_140,r_V_1_reg_1822_reg_n_141,r_V_1_reg_1822_reg_n_142,r_V_1_reg_1822_reg_n_143,r_V_1_reg_1822_reg_n_144,r_V_1_reg_1822_reg_n_145,r_V_1_reg_1822_reg_n_146,r_V_1_reg_1822_reg_n_147,r_V_1_reg_1822_reg_n_148,r_V_1_reg_1822_reg_n_149,r_V_1_reg_1822_reg_n_150,r_V_1_reg_1822_reg_n_151,r_V_1_reg_1822_reg_n_152,r_V_1_reg_1822_reg_n_153,r_V_1_reg_1822_reg_n_154,r_V_1_reg_1822_reg_n_155,r_V_1_reg_1822_reg_n_156,r_V_1_reg_1822_reg_n_157,r_V_1_reg_1822_reg_n_158,r_V_1_reg_1822_reg_n_159,r_V_1_reg_1822_reg_n_160,r_V_1_reg_1822_reg_n_161}),
        .PCOUT(NLW_tmp_44_reg_1827_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(ap_rst_n_inv),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(ap_rst_n_inv),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(ap_rst_n_inv),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_44_reg_1827_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_44_reg_1827_reg_i_1
       (.I0(ap_enable_reg_pp2_iter6),
        .I1(ap_pipeline_reg_pp2_iter5_tmp_i_reg_1748),
        .O(tmp_44_reg_18270));
  FDRE tmp_44_reg_1827_reg_i_10
       (.C(ap_clk),
        .CE(1'b1),
        .D(normalized0_V_load_reg_1782[1]),
        .Q(tmp_44_reg_1827_reg_i_10_n_8),
        .R(1'b0));
  FDRE tmp_44_reg_1827_reg_i_11
       (.C(ap_clk),
        .CE(1'b1),
        .D(normalized0_V_load_reg_1782[0]),
        .Q(tmp_44_reg_1827_reg_i_11_n_8),
        .R(1'b0));
  FDRE tmp_44_reg_1827_reg_i_12
       (.C(ap_clk),
        .CE(1'b1),
        .D(weights_load_reg_1787[9]),
        .Q(tmp_44_reg_1827_reg_i_12_n_8),
        .R(1'b0));
  FDRE tmp_44_reg_1827_reg_i_13
       (.C(ap_clk),
        .CE(1'b1),
        .D(weights_load_reg_1787[8]),
        .Q(tmp_44_reg_1827_reg_i_13_n_8),
        .R(1'b0));
  FDRE tmp_44_reg_1827_reg_i_14
       (.C(ap_clk),
        .CE(1'b1),
        .D(weights_load_reg_1787[7]),
        .Q(tmp_44_reg_1827_reg_i_14_n_8),
        .R(1'b0));
  FDRE tmp_44_reg_1827_reg_i_15
       (.C(ap_clk),
        .CE(1'b1),
        .D(weights_load_reg_1787[6]),
        .Q(tmp_44_reg_1827_reg_i_15_n_8),
        .R(1'b0));
  FDRE tmp_44_reg_1827_reg_i_16
       (.C(ap_clk),
        .CE(1'b1),
        .D(weights_load_reg_1787[5]),
        .Q(tmp_44_reg_1827_reg_i_16_n_8),
        .R(1'b0));
  FDRE tmp_44_reg_1827_reg_i_17
       (.C(ap_clk),
        .CE(1'b1),
        .D(weights_load_reg_1787[4]),
        .Q(tmp_44_reg_1827_reg_i_17_n_8),
        .R(1'b0));
  FDRE tmp_44_reg_1827_reg_i_18
       (.C(ap_clk),
        .CE(1'b1),
        .D(weights_load_reg_1787[3]),
        .Q(tmp_44_reg_1827_reg_i_18_n_8),
        .R(1'b0));
  FDRE tmp_44_reg_1827_reg_i_19
       (.C(ap_clk),
        .CE(1'b1),
        .D(weights_load_reg_1787[2]),
        .Q(tmp_44_reg_1827_reg_i_19_n_8),
        .R(1'b0));
  FDRE tmp_44_reg_1827_reg_i_2
       (.C(ap_clk),
        .CE(1'b1),
        .D(normalized0_V_load_reg_1782[9]),
        .Q(tmp_44_reg_1827_reg_i_2_n_8),
        .R(1'b0));
  FDRE tmp_44_reg_1827_reg_i_20
       (.C(ap_clk),
        .CE(1'b1),
        .D(weights_load_reg_1787[1]),
        .Q(tmp_44_reg_1827_reg_i_20_n_8),
        .R(1'b0));
  FDRE tmp_44_reg_1827_reg_i_21
       (.C(ap_clk),
        .CE(1'b1),
        .D(weights_load_reg_1787[0]),
        .Q(tmp_44_reg_1827_reg_i_21_n_8),
        .R(1'b0));
  FDRE tmp_44_reg_1827_reg_i_3
       (.C(ap_clk),
        .CE(1'b1),
        .D(normalized0_V_load_reg_1782[8]),
        .Q(tmp_44_reg_1827_reg_i_3_n_8),
        .R(1'b0));
  FDRE tmp_44_reg_1827_reg_i_4
       (.C(ap_clk),
        .CE(1'b1),
        .D(normalized0_V_load_reg_1782[7]),
        .Q(tmp_44_reg_1827_reg_i_4_n_8),
        .R(1'b0));
  FDRE tmp_44_reg_1827_reg_i_5
       (.C(ap_clk),
        .CE(1'b1),
        .D(normalized0_V_load_reg_1782[6]),
        .Q(tmp_44_reg_1827_reg_i_5_n_8),
        .R(1'b0));
  FDRE tmp_44_reg_1827_reg_i_6
       (.C(ap_clk),
        .CE(1'b1),
        .D(normalized0_V_load_reg_1782[5]),
        .Q(tmp_44_reg_1827_reg_i_6_n_8),
        .R(1'b0));
  FDRE tmp_44_reg_1827_reg_i_7
       (.C(ap_clk),
        .CE(1'b1),
        .D(normalized0_V_load_reg_1782[4]),
        .Q(tmp_44_reg_1827_reg_i_7_n_8),
        .R(1'b0));
  FDRE tmp_44_reg_1827_reg_i_8
       (.C(ap_clk),
        .CE(1'b1),
        .D(normalized0_V_load_reg_1782[3]),
        .Q(tmp_44_reg_1827_reg_i_8_n_8),
        .R(1'b0));
  FDRE tmp_44_reg_1827_reg_i_9
       (.C(ap_clk),
        .CE(1'b1),
        .D(normalized0_V_load_reg_1782[2]),
        .Q(tmp_44_reg_1827_reg_i_9_n_8),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tmp_45_reg_1651[0]_i_2 
       (.I0(tmp_reg_1640[6]),
        .I1(tmp_reg_1640[9]),
        .I2(tmp_reg_1640[4]),
        .I3(tmp_reg_1640[7]),
        .I4(\tmp_45_reg_1651[0]_i_3_n_8 ),
        .O(\tmp_45_reg_1651[0]_i_2_n_8 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tmp_45_reg_1651[0]_i_3 
       (.I0(tmp_reg_1640[3]),
        .I1(tmp_reg_1640[1]),
        .I2(tmp_reg_1640[5]),
        .I3(tmp_reg_1640[8]),
        .I4(tmp_reg_1640[0]),
        .I5(tmp_reg_1640[2]),
        .O(\tmp_45_reg_1651[0]_i_3_n_8 ));
  FDRE \tmp_45_reg_1651_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(hog_INPUT_IMAGE_m_axi_U_n_140),
        .Q(\tmp_45_reg_1651_reg_n_8_[0] ),
        .R(1'b0));
  FDRE \tmp_49_reg_1723_reg[0] 
       (.C(ap_clk),
        .CE(INPUT_IMAGE_addr_1_reg_17170),
        .D(grp_fu_1303_p2[0]),
        .Q(tmp_49_reg_1723[0]),
        .R(1'b0));
  FDRE \tmp_49_reg_1723_reg[1] 
       (.C(ap_clk),
        .CE(INPUT_IMAGE_addr_1_reg_17170),
        .D(grp_fu_1303_p2[1]),
        .Q(tmp_49_reg_1723[1]),
        .R(1'b0));
  FDRE \tmp_49_reg_1723_reg[2] 
       (.C(ap_clk),
        .CE(INPUT_IMAGE_addr_1_reg_17170),
        .D(grp_fu_1303_p2[2]),
        .Q(tmp_49_reg_1723[2]),
        .R(1'b0));
  FDRE \tmp_49_reg_1723_reg[3] 
       (.C(ap_clk),
        .CE(INPUT_IMAGE_addr_1_reg_17170),
        .D(grp_fu_1303_p2[3]),
        .Q(tmp_49_reg_1723[3]),
        .R(1'b0));
  FDRE \tmp_49_reg_1723_reg[4] 
       (.C(ap_clk),
        .CE(INPUT_IMAGE_addr_1_reg_17170),
        .D(grp_fu_1303_p2[4]),
        .Q(tmp_49_reg_1723[4]),
        .R(1'b0));
  FDRE \tmp_49_reg_1723_reg[5] 
       (.C(ap_clk),
        .CE(INPUT_IMAGE_addr_1_reg_17170),
        .D(grp_fu_1303_p2[5]),
        .Q(tmp_49_reg_1723[5]),
        .R(1'b0));
  FDRE \tmp_49_reg_1723_reg[6] 
       (.C(ap_clk),
        .CE(INPUT_IMAGE_addr_1_reg_17170),
        .D(grp_fu_1303_p2[6]),
        .Q(tmp_49_reg_1723[6]),
        .R(1'b0));
  FDRE \tmp_49_reg_1723_reg[7] 
       (.C(ap_clk),
        .CE(INPUT_IMAGE_addr_1_reg_17170),
        .D(grp_fu_1303_p2[7]),
        .Q(tmp_49_reg_1723[7]),
        .R(1'b0));
  FDRE \tmp_49_reg_1723_reg[8] 
       (.C(ap_clk),
        .CE(INPUT_IMAGE_addr_1_reg_17170),
        .D(grp_fu_1303_p2[8]),
        .Q(tmp_49_reg_1723[8]),
        .R(1'b0));
  FDRE \tmp_49_reg_1723_reg[9] 
       (.C(ap_clk),
        .CE(INPUT_IMAGE_addr_1_reg_17170),
        .D(grp_fu_1303_p2[9]),
        .Q(tmp_49_reg_1723[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_50_reg_1728[0]_i_2 
       (.I0(tmp_49_reg_1723[7]),
        .I1(tmp_49_reg_1723[4]),
        .I2(tmp_49_reg_1723[9]),
        .I3(tmp_49_reg_1723[6]),
        .O(\tmp_50_reg_1728[0]_i_2_n_8 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tmp_50_reg_1728[0]_i_3 
       (.I0(tmp_49_reg_1723[3]),
        .I1(tmp_49_reg_1723[1]),
        .I2(tmp_49_reg_1723[5]),
        .I3(tmp_49_reg_1723[8]),
        .I4(tmp_49_reg_1723[0]),
        .I5(tmp_49_reg_1723[2]),
        .O(\tmp_50_reg_1728[0]_i_3_n_8 ));
  FDRE \tmp_50_reg_1728_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(hog_INPUT_IMAGE_m_axi_U_n_98),
        .Q(\tmp_50_reg_1728_reg_n_8_[0] ),
        .R(1'b0));
  FDRE \tmp_cast_reg_1576_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(image0[0]),
        .Q(tmp_cast_reg_1576[0]),
        .R(1'b0));
  FDRE \tmp_cast_reg_1576_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(image0[10]),
        .Q(tmp_cast_reg_1576[10]),
        .R(1'b0));
  FDRE \tmp_cast_reg_1576_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(image0[11]),
        .Q(tmp_cast_reg_1576[11]),
        .R(1'b0));
  FDRE \tmp_cast_reg_1576_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(image0[12]),
        .Q(tmp_cast_reg_1576[12]),
        .R(1'b0));
  FDRE \tmp_cast_reg_1576_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(image0[13]),
        .Q(tmp_cast_reg_1576[13]),
        .R(1'b0));
  FDRE \tmp_cast_reg_1576_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(image0[14]),
        .Q(tmp_cast_reg_1576[14]),
        .R(1'b0));
  FDRE \tmp_cast_reg_1576_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(image0[15]),
        .Q(tmp_cast_reg_1576[15]),
        .R(1'b0));
  FDRE \tmp_cast_reg_1576_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(image0[16]),
        .Q(tmp_cast_reg_1576[16]),
        .R(1'b0));
  FDRE \tmp_cast_reg_1576_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(image0[17]),
        .Q(tmp_cast_reg_1576[17]),
        .R(1'b0));
  FDRE \tmp_cast_reg_1576_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(image0[18]),
        .Q(tmp_cast_reg_1576[18]),
        .R(1'b0));
  FDRE \tmp_cast_reg_1576_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(image0[19]),
        .Q(tmp_cast_reg_1576[19]),
        .R(1'b0));
  FDRE \tmp_cast_reg_1576_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(image0[1]),
        .Q(tmp_cast_reg_1576[1]),
        .R(1'b0));
  FDRE \tmp_cast_reg_1576_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(image0[20]),
        .Q(tmp_cast_reg_1576[20]),
        .R(1'b0));
  FDRE \tmp_cast_reg_1576_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(image0[21]),
        .Q(tmp_cast_reg_1576[21]),
        .R(1'b0));
  FDRE \tmp_cast_reg_1576_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(image0[22]),
        .Q(tmp_cast_reg_1576[22]),
        .R(1'b0));
  FDRE \tmp_cast_reg_1576_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(image0[23]),
        .Q(tmp_cast_reg_1576[23]),
        .R(1'b0));
  FDRE \tmp_cast_reg_1576_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(image0[24]),
        .Q(tmp_cast_reg_1576[24]),
        .R(1'b0));
  FDRE \tmp_cast_reg_1576_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(image0[25]),
        .Q(tmp_cast_reg_1576[25]),
        .R(1'b0));
  FDRE \tmp_cast_reg_1576_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(image0[26]),
        .Q(tmp_cast_reg_1576[26]),
        .R(1'b0));
  FDRE \tmp_cast_reg_1576_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(image0[27]),
        .Q(tmp_cast_reg_1576[27]),
        .R(1'b0));
  FDRE \tmp_cast_reg_1576_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(image0[28]),
        .Q(tmp_cast_reg_1576[28]),
        .R(1'b0));
  FDRE \tmp_cast_reg_1576_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(image0[29]),
        .Q(tmp_cast_reg_1576[29]),
        .R(1'b0));
  FDRE \tmp_cast_reg_1576_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(image0[2]),
        .Q(tmp_cast_reg_1576[2]),
        .R(1'b0));
  FDRE \tmp_cast_reg_1576_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(image0[30]),
        .Q(tmp_cast_reg_1576[30]),
        .R(1'b0));
  FDRE \tmp_cast_reg_1576_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(image0[31]),
        .Q(tmp_cast_reg_1576[31]),
        .R(1'b0));
  FDRE \tmp_cast_reg_1576_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(image0[3]),
        .Q(tmp_cast_reg_1576[3]),
        .R(1'b0));
  FDRE \tmp_cast_reg_1576_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(image0[4]),
        .Q(tmp_cast_reg_1576[4]),
        .R(1'b0));
  FDRE \tmp_cast_reg_1576_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(image0[5]),
        .Q(tmp_cast_reg_1576[5]),
        .R(1'b0));
  FDRE \tmp_cast_reg_1576_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(image0[6]),
        .Q(tmp_cast_reg_1576[6]),
        .R(1'b0));
  FDRE \tmp_cast_reg_1576_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(image0[7]),
        .Q(tmp_cast_reg_1576[7]),
        .R(1'b0));
  FDRE \tmp_cast_reg_1576_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(image0[8]),
        .Q(tmp_cast_reg_1576[8]),
        .R(1'b0));
  FDRE \tmp_cast_reg_1576_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(image0[9]),
        .Q(tmp_cast_reg_1576[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_i_reg_1748[0]_i_1 
       (.I0(tmp_i_fu_1452_p2),
        .I1(ap_CS_fsm_pp2_stage0),
        .I2(tmp_i_reg_1748),
        .O(\tmp_i_reg_1748[0]_i_1_n_8 ));
  FDRE \tmp_i_reg_1748_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_i_reg_1748[0]_i_1_n_8 ),
        .Q(tmp_i_reg_1748),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h656666666A666666)) 
    \tmp_mid2_v_v_reg_1602[0]_i_1 
       (.I0(\tmp_mid2_v_v_reg_1602[1]_i_2_n_8 ),
        .I1(\i_reg_875_reg_n_8_[0] ),
        .I2(\exitcond_flatten_reg_1588_reg_n_8_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(tmp_mid2_v_v_reg_1602_reg__0[0]),
        .O(\tmp_mid2_v_v_reg_1602[0]_i_1_n_8 ));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \tmp_mid2_v_v_reg_1602[1]_i_1 
       (.I0(\tmp_mid2_v_v_reg_1602[1]_i_2_n_8 ),
        .I1(tmp_mid2_v_v_reg_1602_reg__0[0]),
        .I2(\i_reg_875_reg_n_8_[0] ),
        .I3(\i_reg_875_reg_n_8_[1] ),
        .I4(\tmp_mid2_v_v_reg_1602[4]_i_3_n_8 ),
        .I5(tmp_mid2_v_v_reg_1602_reg__0[1]),
        .O(tmp_mid2_v_v_fu_1113_p3[1]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \tmp_mid2_v_v_reg_1602[1]_i_2 
       (.I0(indvar_mid2_fu_1099_p3[4]),
        .I1(indvar_mid2_fu_1099_p3[3]),
        .I2(indvar_mid2_fu_1099_p3[0]),
        .I3(indvar_mid2_fu_1099_p3[2]),
        .I4(\indvar_reg_886_reg_n_8_[1] ),
        .I5(\indvar_reg_886_reg_n_8_[5] ),
        .O(\tmp_mid2_v_v_reg_1602[1]_i_2_n_8 ));
  LUT6 #(
    .INIT(64'h9A99999995999999)) 
    \tmp_mid2_v_v_reg_1602[2]_i_1 
       (.I0(\tmp_mid2_v_v_reg_1602[3]_i_2_n_8 ),
        .I1(\i_reg_875_reg_n_8_[2] ),
        .I2(\exitcond_flatten_reg_1588_reg_n_8_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(tmp_mid2_v_v_reg_1602_reg__0[2]),
        .O(tmp_mid2_v_v_fu_1113_p3[2]));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \tmp_mid2_v_v_reg_1602[3]_i_1 
       (.I0(tmp_mid2_v_v_reg_1602_reg__0[2]),
        .I1(\i_reg_875_reg_n_8_[2] ),
        .I2(\tmp_mid2_v_v_reg_1602[3]_i_2_n_8 ),
        .I3(\i_reg_875_reg_n_8_[3] ),
        .I4(\tmp_mid2_v_v_reg_1602[4]_i_3_n_8 ),
        .I5(tmp_mid2_v_v_reg_1602_reg__0[3]),
        .O(tmp_mid2_v_v_fu_1113_p3[3]));
  LUT6 #(
    .INIT(64'h77775FFFFFFF5FFF)) 
    \tmp_mid2_v_v_reg_1602[3]_i_2 
       (.I0(\tmp_mid2_v_v_reg_1602[1]_i_2_n_8 ),
        .I1(tmp_mid2_v_v_reg_1602_reg__0[0]),
        .I2(\i_reg_875_reg_n_8_[0] ),
        .I3(\i_reg_875_reg_n_8_[1] ),
        .I4(\tmp_mid2_v_v_reg_1602[4]_i_3_n_8 ),
        .I5(tmp_mid2_v_v_reg_1602_reg__0[1]),
        .O(\tmp_mid2_v_v_reg_1602[3]_i_2_n_8 ));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \tmp_mid2_v_v_reg_1602[4]_i_1 
       (.I0(tmp_mid2_v_v_reg_1602_reg__0[3]),
        .I1(\i_reg_875_reg_n_8_[3] ),
        .I2(\tmp_mid2_v_v_reg_1602[4]_i_2_n_8 ),
        .I3(\i_reg_875_reg_n_8_[4] ),
        .I4(\tmp_mid2_v_v_reg_1602[4]_i_3_n_8 ),
        .I5(tmp_mid2_v_v_reg_1602_reg__0[4]),
        .O(tmp_mid2_v_v_fu_1113_p3[4]));
  LUT6 #(
    .INIT(64'hBABBBBBBBFBBBBBB)) 
    \tmp_mid2_v_v_reg_1602[4]_i_2 
       (.I0(\tmp_mid2_v_v_reg_1602[3]_i_2_n_8 ),
        .I1(\i_reg_875_reg_n_8_[2] ),
        .I2(\exitcond_flatten_reg_1588_reg_n_8_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(tmp_mid2_v_v_reg_1602_reg__0[2]),
        .O(\tmp_mid2_v_v_reg_1602[4]_i_2_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \tmp_mid2_v_v_reg_1602[4]_i_3 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\exitcond_flatten_reg_1588_reg_n_8_[0] ),
        .O(\tmp_mid2_v_v_reg_1602[4]_i_3_n_8 ));
  FDRE \tmp_mid2_v_v_reg_1602_reg[0] 
       (.C(ap_clk),
        .CE(hog_INPUT_IMAGE_m_axi_U_n_143),
        .D(\tmp_mid2_v_v_reg_1602[0]_i_1_n_8 ),
        .Q(tmp_mid2_v_v_reg_1602_reg__0[0]),
        .R(1'b0));
  FDRE \tmp_mid2_v_v_reg_1602_reg[1] 
       (.C(ap_clk),
        .CE(hog_INPUT_IMAGE_m_axi_U_n_143),
        .D(tmp_mid2_v_v_fu_1113_p3[1]),
        .Q(tmp_mid2_v_v_reg_1602_reg__0[1]),
        .R(1'b0));
  FDRE \tmp_mid2_v_v_reg_1602_reg[2] 
       (.C(ap_clk),
        .CE(hog_INPUT_IMAGE_m_axi_U_n_143),
        .D(tmp_mid2_v_v_fu_1113_p3[2]),
        .Q(tmp_mid2_v_v_reg_1602_reg__0[2]),
        .R(1'b0));
  FDRE \tmp_mid2_v_v_reg_1602_reg[3] 
       (.C(ap_clk),
        .CE(hog_INPUT_IMAGE_m_axi_U_n_143),
        .D(tmp_mid2_v_v_fu_1113_p3[3]),
        .Q(tmp_mid2_v_v_reg_1602_reg__0[3]),
        .R(1'b0));
  FDRE \tmp_mid2_v_v_reg_1602_reg[4] 
       (.C(ap_clk),
        .CE(hog_INPUT_IMAGE_m_axi_U_n_143),
        .D(tmp_mid2_v_v_fu_1113_p3[4]),
        .Q(tmp_mid2_v_v_reg_1602_reg__0[4]),
        .R(1'b0));
  FDRE \tmp_reg_1640_reg[0] 
       (.C(ap_clk),
        .CE(p_sum1_cast_mid2_v_reg_16350),
        .D(grp_fu_1127_p2[0]),
        .Q(tmp_reg_1640[0]),
        .R(1'b0));
  FDRE \tmp_reg_1640_reg[1] 
       (.C(ap_clk),
        .CE(p_sum1_cast_mid2_v_reg_16350),
        .D(grp_fu_1127_p2[1]),
        .Q(tmp_reg_1640[1]),
        .R(1'b0));
  FDRE \tmp_reg_1640_reg[2] 
       (.C(ap_clk),
        .CE(p_sum1_cast_mid2_v_reg_16350),
        .D(grp_fu_1127_p2[2]),
        .Q(tmp_reg_1640[2]),
        .R(1'b0));
  FDRE \tmp_reg_1640_reg[3] 
       (.C(ap_clk),
        .CE(p_sum1_cast_mid2_v_reg_16350),
        .D(grp_fu_1127_p2[3]),
        .Q(tmp_reg_1640[3]),
        .R(1'b0));
  FDRE \tmp_reg_1640_reg[4] 
       (.C(ap_clk),
        .CE(p_sum1_cast_mid2_v_reg_16350),
        .D(grp_fu_1127_p2[4]),
        .Q(tmp_reg_1640[4]),
        .R(1'b0));
  FDRE \tmp_reg_1640_reg[5] 
       (.C(ap_clk),
        .CE(p_sum1_cast_mid2_v_reg_16350),
        .D(grp_fu_1127_p2[5]),
        .Q(tmp_reg_1640[5]),
        .R(1'b0));
  FDRE \tmp_reg_1640_reg[6] 
       (.C(ap_clk),
        .CE(p_sum1_cast_mid2_v_reg_16350),
        .D(grp_fu_1127_p2[6]),
        .Q(tmp_reg_1640[6]),
        .R(1'b0));
  FDRE \tmp_reg_1640_reg[7] 
       (.C(ap_clk),
        .CE(p_sum1_cast_mid2_v_reg_16350),
        .D(grp_fu_1127_p2[7]),
        .Q(tmp_reg_1640[7]),
        .R(1'b0));
  FDRE \tmp_reg_1640_reg[8] 
       (.C(ap_clk),
        .CE(p_sum1_cast_mid2_v_reg_16350),
        .D(grp_fu_1127_p2[8]),
        .Q(tmp_reg_1640[8]),
        .R(1'b0));
  FDRE \tmp_reg_1640_reg[9] 
       (.C(ap_clk),
        .CE(p_sum1_cast_mid2_v_reg_16350),
        .D(grp_fu_1127_p2[9]),
        .Q(tmp_reg_1640[9]),
        .R(1'b0));
  FDRE \tmp_s_reg_1732_reg[0] 
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(grp_fu_1357_p2[0]),
        .Q(tmp_s_reg_1732[0]),
        .R(1'b0));
  FDRE \tmp_s_reg_1732_reg[1] 
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(grp_fu_1357_p2[1]),
        .Q(tmp_s_reg_1732[1]),
        .R(1'b0));
  FDRE \tmp_s_reg_1732_reg[2] 
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(grp_fu_1357_p2[2]),
        .Q(tmp_s_reg_1732[2]),
        .R(1'b0));
  FDRE \tmp_s_reg_1732_reg[3] 
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(grp_fu_1357_p2[3]),
        .Q(tmp_s_reg_1732[3]),
        .R(1'b0));
  FDRE \tmp_s_reg_1732_reg[4] 
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(grp_fu_1357_p2[4]),
        .Q(tmp_s_reg_1732[4]),
        .R(1'b0));
  FDRE \tmp_s_reg_1732_reg[5] 
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(grp_fu_1357_p2[5]),
        .Q(tmp_s_reg_1732[5]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_weights weights_U
       (.D(weights_load_reg_1787),
        .Q({\i_i_reg_943_reg_n_8_[6] ,\i_i_reg_943_reg_n_8_[5] ,\i_i_reg_943_reg_n_8_[4] ,\i_i_reg_943_reg_n_8_[3] ,\i_i_reg_943_reg_n_8_[2] ,\i_i_reg_943_reg_n_8_[1] ,\i_i_reg_943_reg_n_8_[0] }),
        .\ap_CS_fsm_reg[10] (ap_CS_fsm_pp2_stage0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp2_iter1(ap_enable_reg_pp2_iter1),
        .ap_enable_reg_pp2_iter2(ap_enable_reg_pp2_iter2),
        .ap_pipeline_reg_pp2_iter1_tmp_i_reg_1748(ap_pipeline_reg_pp2_iter1_tmp_i_reg_1748),
        .in0(weights_load_1_reg_1797),
        .normalized0_V_ce0(normalized0_V_ce0),
        .\offset_assign_cast_reg_1742_reg[10] (offset_assign_cast_reg_1742),
        .\tmp7_reg_1757_reg[7] (tmp7_reg_1757));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_CONTROL_BUS_s_axi
   (ce0,
    D,
    s_axi_CONTROL_BUS_RVALID,
    s_axi_CONTROL_BUS_BVALID,
    s_axi_CONTROL_BUS_AWREADY,
    s_axi_CONTROL_BUS_ARREADY,
    image0,
    s_axi_CONTROL_BUS_RDATA,
    s_axi_CONTROL_BUS_WREADY,
    interrupt,
    Q,
    ap_rst_n,
    s_axi_CONTROL_BUS_ARVALID,
    s_axi_CONTROL_BUS_ARADDR,
    s_axi_CONTROL_BUS_AWVALID,
    ap_rst_n_inv,
    ap_clk,
    s_axi_CONTROL_BUS_AWADDR,
    s_axi_CONTROL_BUS_WDATA,
    s_axi_CONTROL_BUS_WSTRB,
    s_axi_CONTROL_BUS_RREADY,
    s_axi_CONTROL_BUS_WVALID,
    s_axi_CONTROL_BUS_BREADY);
  output ce0;
  output [1:0]D;
  output s_axi_CONTROL_BUS_RVALID;
  output s_axi_CONTROL_BUS_BVALID;
  output s_axi_CONTROL_BUS_AWREADY;
  output s_axi_CONTROL_BUS_ARREADY;
  output [31:0]image0;
  output [31:0]s_axi_CONTROL_BUS_RDATA;
  output s_axi_CONTROL_BUS_WREADY;
  output interrupt;
  input [3:0]Q;
  input ap_rst_n;
  input s_axi_CONTROL_BUS_ARVALID;
  input [4:0]s_axi_CONTROL_BUS_ARADDR;
  input s_axi_CONTROL_BUS_AWVALID;
  input ap_rst_n_inv;
  input ap_clk;
  input [4:0]s_axi_CONTROL_BUS_AWADDR;
  input [31:0]s_axi_CONTROL_BUS_WDATA;
  input [3:0]s_axi_CONTROL_BUS_WSTRB;
  input s_axi_CONTROL_BUS_RREADY;
  input s_axi_CONTROL_BUS_WVALID;
  input s_axi_CONTROL_BUS_BREADY;

  wire [1:0]D;
  wire [3:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ce0;
  wire [31:0]image0;
  wire int_ap_done;
  wire int_ap_done_i_1_n_8;
  wire int_ap_done_i_2_n_8;
  wire int_ap_start3_out;
  wire int_ap_start_i_1_n_8;
  wire int_auto_restart_i_1_n_8;
  wire int_auto_restart_reg_n_8;
  wire int_gie_i_1_n_8;
  wire int_gie_reg_n_8;
  wire \int_ier[0]_i_1_n_8 ;
  wire \int_ier[1]_i_1_n_8 ;
  wire \int_ier[1]_i_2_n_8 ;
  wire \int_ier_reg_n_8_[0] ;
  wire \int_image0[0]_i_1_n_8 ;
  wire \int_image0[10]_i_1_n_8 ;
  wire \int_image0[11]_i_1_n_8 ;
  wire \int_image0[12]_i_1_n_8 ;
  wire \int_image0[13]_i_1_n_8 ;
  wire \int_image0[14]_i_1_n_8 ;
  wire \int_image0[15]_i_1_n_8 ;
  wire \int_image0[16]_i_1_n_8 ;
  wire \int_image0[17]_i_1_n_8 ;
  wire \int_image0[18]_i_1_n_8 ;
  wire \int_image0[19]_i_1_n_8 ;
  wire \int_image0[1]_i_1_n_8 ;
  wire \int_image0[20]_i_1_n_8 ;
  wire \int_image0[21]_i_1_n_8 ;
  wire \int_image0[22]_i_1_n_8 ;
  wire \int_image0[23]_i_1_n_8 ;
  wire \int_image0[24]_i_1_n_8 ;
  wire \int_image0[25]_i_1_n_8 ;
  wire \int_image0[26]_i_1_n_8 ;
  wire \int_image0[27]_i_1_n_8 ;
  wire \int_image0[28]_i_1_n_8 ;
  wire \int_image0[29]_i_1_n_8 ;
  wire \int_image0[2]_i_1_n_8 ;
  wire \int_image0[30]_i_1_n_8 ;
  wire \int_image0[31]_i_1_n_8 ;
  wire \int_image0[31]_i_2_n_8 ;
  wire \int_image0[31]_i_3_n_8 ;
  wire \int_image0[3]_i_1_n_8 ;
  wire \int_image0[4]_i_1_n_8 ;
  wire \int_image0[5]_i_1_n_8 ;
  wire \int_image0[6]_i_1_n_8 ;
  wire \int_image0[7]_i_1_n_8 ;
  wire \int_image0[8]_i_1_n_8 ;
  wire \int_image0[9]_i_1_n_8 ;
  wire int_isr6_out;
  wire \int_isr[0]_i_1_n_8 ;
  wire \int_isr[1]_i_1_n_8 ;
  wire \int_isr_reg_n_8_[0] ;
  wire interrupt;
  wire p_0_in;
  wire p_1_in;
  wire [7:0]rdata;
  wire \rdata[0]_i_2_n_8 ;
  wire \rdata[0]_i_3_n_8 ;
  wire \rdata[10]_i_1_n_8 ;
  wire \rdata[11]_i_1_n_8 ;
  wire \rdata[12]_i_1_n_8 ;
  wire \rdata[13]_i_1_n_8 ;
  wire \rdata[14]_i_1_n_8 ;
  wire \rdata[15]_i_1_n_8 ;
  wire \rdata[16]_i_1_n_8 ;
  wire \rdata[17]_i_1_n_8 ;
  wire \rdata[18]_i_1_n_8 ;
  wire \rdata[19]_i_1_n_8 ;
  wire \rdata[1]_i_2_n_8 ;
  wire \rdata[1]_i_3_n_8 ;
  wire \rdata[20]_i_1_n_8 ;
  wire \rdata[21]_i_1_n_8 ;
  wire \rdata[22]_i_1_n_8 ;
  wire \rdata[23]_i_1_n_8 ;
  wire \rdata[24]_i_1_n_8 ;
  wire \rdata[25]_i_1_n_8 ;
  wire \rdata[26]_i_1_n_8 ;
  wire \rdata[27]_i_1_n_8 ;
  wire \rdata[28]_i_1_n_8 ;
  wire \rdata[29]_i_1_n_8 ;
  wire \rdata[30]_i_1_n_8 ;
  wire \rdata[31]_i_1__0_n_8 ;
  wire \rdata[31]_i_2__0_n_8 ;
  wire \rdata[31]_i_3_n_8 ;
  wire \rdata[4]_i_1_n_8 ;
  wire \rdata[5]_i_1_n_8 ;
  wire \rdata[6]_i_1_n_8 ;
  wire \rdata[7]_i_2_n_8 ;
  wire \rdata[8]_i_1_n_8 ;
  wire \rdata[9]_i_1_n_8 ;
  wire \rstate[0]_i_1_n_8 ;
  wire [4:0]s_axi_CONTROL_BUS_ARADDR;
  wire s_axi_CONTROL_BUS_ARREADY;
  wire s_axi_CONTROL_BUS_ARVALID;
  wire [4:0]s_axi_CONTROL_BUS_AWADDR;
  wire s_axi_CONTROL_BUS_AWREADY;
  wire s_axi_CONTROL_BUS_AWVALID;
  wire s_axi_CONTROL_BUS_BREADY;
  wire s_axi_CONTROL_BUS_BVALID;
  wire [31:0]s_axi_CONTROL_BUS_RDATA;
  wire s_axi_CONTROL_BUS_RREADY;
  wire s_axi_CONTROL_BUS_RVALID;
  wire [31:0]s_axi_CONTROL_BUS_WDATA;
  wire s_axi_CONTROL_BUS_WREADY;
  wire [3:0]s_axi_CONTROL_BUS_WSTRB;
  wire s_axi_CONTROL_BUS_WVALID;
  wire \waddr[4]_i_1__0_n_8 ;
  wire \waddr_reg_n_8_[0] ;
  wire \waddr_reg_n_8_[1] ;
  wire \waddr_reg_n_8_[2] ;
  wire \waddr_reg_n_8_[3] ;
  wire \waddr_reg_n_8_[4] ;
  wire [1:0]wstate;
  wire \wstate[0]_i_1_n_8 ;
  wire \wstate[1]_i_1_n_8 ;

  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(Q[3]),
        .I1(ap_start),
        .I2(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[1]_i_1__3 
       (.I0(ap_start),
        .I1(Q[0]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hFFEFFF00)) 
    int_ap_done_i_1
       (.I0(s_axi_CONTROL_BUS_ARADDR[4]),
        .I1(s_axi_CONTROL_BUS_ARADDR[3]),
        .I2(int_ap_done_i_2_n_8),
        .I3(Q[3]),
        .I4(int_ap_done),
        .O(int_ap_done_i_1_n_8));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    int_ap_done_i_2
       (.I0(s_axi_CONTROL_BUS_ARADDR[0]),
        .I1(ap_rst_n),
        .I2(s_axi_CONTROL_BUS_ARVALID),
        .I3(s_axi_CONTROL_BUS_RVALID),
        .I4(s_axi_CONTROL_BUS_ARADDR[1]),
        .I5(s_axi_CONTROL_BUS_ARADDR[2]),
        .O(int_ap_done_i_2_n_8));
  FDRE int_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_done_i_1_n_8),
        .Q(int_ap_done),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFBF8)) 
    int_ap_start_i_1
       (.I0(int_auto_restart_reg_n_8),
        .I1(Q[3]),
        .I2(int_ap_start3_out),
        .I3(ap_start),
        .O(int_ap_start_i_1_n_8));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    int_ap_start_i_2
       (.I0(s_axi_CONTROL_BUS_WDATA[0]),
        .I1(\waddr_reg_n_8_[3] ),
        .I2(\int_ier[1]_i_2_n_8 ),
        .I3(\waddr_reg_n_8_[2] ),
        .I4(s_axi_CONTROL_BUS_WSTRB[0]),
        .O(int_ap_start3_out));
  FDRE int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_8),
        .Q(ap_start),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    int_auto_restart_i_1
       (.I0(s_axi_CONTROL_BUS_WDATA[7]),
        .I1(\waddr_reg_n_8_[2] ),
        .I2(\int_ier[1]_i_2_n_8 ),
        .I3(\waddr_reg_n_8_[3] ),
        .I4(s_axi_CONTROL_BUS_WSTRB[0]),
        .I5(int_auto_restart_reg_n_8),
        .O(int_auto_restart_i_1_n_8));
  FDRE int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_8),
        .Q(int_auto_restart_reg_n_8),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    int_gie_i_1
       (.I0(s_axi_CONTROL_BUS_WDATA[0]),
        .I1(\waddr_reg_n_8_[2] ),
        .I2(\int_ier[1]_i_2_n_8 ),
        .I3(\waddr_reg_n_8_[3] ),
        .I4(s_axi_CONTROL_BUS_WSTRB[0]),
        .I5(int_gie_reg_n_8),
        .O(int_gie_i_1_n_8));
  FDRE int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_8),
        .Q(int_gie_reg_n_8),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hEFFFFFFF20000000)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[0]),
        .I1(\waddr_reg_n_8_[2] ),
        .I2(\int_ier[1]_i_2_n_8 ),
        .I3(\waddr_reg_n_8_[3] ),
        .I4(s_axi_CONTROL_BUS_WSTRB[0]),
        .I5(\int_ier_reg_n_8_[0] ),
        .O(\int_ier[0]_i_1_n_8 ));
  LUT6 #(
    .INIT(64'hEFFFFFFF20000000)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[1]),
        .I1(\waddr_reg_n_8_[2] ),
        .I2(\int_ier[1]_i_2_n_8 ),
        .I3(\waddr_reg_n_8_[3] ),
        .I4(s_axi_CONTROL_BUS_WSTRB[0]),
        .I5(p_0_in),
        .O(\int_ier[1]_i_1_n_8 ));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \int_ier[1]_i_2 
       (.I0(wstate[1]),
        .I1(s_axi_CONTROL_BUS_WVALID),
        .I2(\waddr_reg_n_8_[0] ),
        .I3(\waddr_reg_n_8_[1] ),
        .I4(wstate[0]),
        .I5(\waddr_reg_n_8_[4] ),
        .O(\int_ier[1]_i_2_n_8 ));
  FDRE \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_8 ),
        .Q(\int_ier_reg_n_8_[0] ),
        .R(ap_rst_n_inv));
  FDRE \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_8 ),
        .Q(p_0_in),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_image0[0]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[0]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(image0[0]),
        .O(\int_image0[0]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_image0[10]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[10]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(image0[10]),
        .O(\int_image0[10]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_image0[11]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[11]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(image0[11]),
        .O(\int_image0[11]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_image0[12]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[12]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(image0[12]),
        .O(\int_image0[12]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_image0[13]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[13]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(image0[13]),
        .O(\int_image0[13]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_image0[14]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[14]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(image0[14]),
        .O(\int_image0[14]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_image0[15]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[15]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(image0[15]),
        .O(\int_image0[15]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_image0[16]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[16]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(image0[16]),
        .O(\int_image0[16]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_image0[17]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[17]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(image0[17]),
        .O(\int_image0[17]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_image0[18]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[18]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(image0[18]),
        .O(\int_image0[18]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_image0[19]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[19]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(image0[19]),
        .O(\int_image0[19]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_image0[1]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[1]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(image0[1]),
        .O(\int_image0[1]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_image0[20]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[20]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(image0[20]),
        .O(\int_image0[20]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_image0[21]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[21]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(image0[21]),
        .O(\int_image0[21]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_image0[22]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[22]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(image0[22]),
        .O(\int_image0[22]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_image0[23]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[23]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(image0[23]),
        .O(\int_image0[23]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_image0[24]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[24]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(image0[24]),
        .O(\int_image0[24]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_image0[25]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[25]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(image0[25]),
        .O(\int_image0[25]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_image0[26]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[26]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(image0[26]),
        .O(\int_image0[26]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_image0[27]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[27]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(image0[27]),
        .O(\int_image0[27]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_image0[28]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[28]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(image0[28]),
        .O(\int_image0[28]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_image0[29]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[29]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(image0[29]),
        .O(\int_image0[29]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_image0[2]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[2]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(image0[2]),
        .O(\int_image0[2]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_image0[30]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[30]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(image0[30]),
        .O(\int_image0[30]_i_1_n_8 ));
  LUT4 #(
    .INIT(16'h0040)) 
    \int_image0[31]_i_1 
       (.I0(\waddr_reg_n_8_[3] ),
        .I1(\int_image0[31]_i_3_n_8 ),
        .I2(\waddr_reg_n_8_[4] ),
        .I3(\waddr_reg_n_8_[2] ),
        .O(\int_image0[31]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_image0[31]_i_2 
       (.I0(s_axi_CONTROL_BUS_WDATA[31]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(image0[31]),
        .O(\int_image0[31]_i_2_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'h00000200)) 
    \int_image0[31]_i_3 
       (.I0(wstate[0]),
        .I1(\waddr_reg_n_8_[1] ),
        .I2(\waddr_reg_n_8_[0] ),
        .I3(s_axi_CONTROL_BUS_WVALID),
        .I4(wstate[1]),
        .O(\int_image0[31]_i_3_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_image0[3]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[3]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(image0[3]),
        .O(\int_image0[3]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_image0[4]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[4]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(image0[4]),
        .O(\int_image0[4]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_image0[5]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[5]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(image0[5]),
        .O(\int_image0[5]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_image0[6]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[6]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(image0[6]),
        .O(\int_image0[6]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_image0[7]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[7]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(image0[7]),
        .O(\int_image0[7]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_image0[8]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[8]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(image0[8]),
        .O(\int_image0[8]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_image0[9]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[9]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(image0[9]),
        .O(\int_image0[9]_i_1_n_8 ));
  FDRE \int_image0_reg[0] 
       (.C(ap_clk),
        .CE(\int_image0[31]_i_1_n_8 ),
        .D(\int_image0[0]_i_1_n_8 ),
        .Q(image0[0]),
        .R(ap_rst_n_inv));
  FDRE \int_image0_reg[10] 
       (.C(ap_clk),
        .CE(\int_image0[31]_i_1_n_8 ),
        .D(\int_image0[10]_i_1_n_8 ),
        .Q(image0[10]),
        .R(ap_rst_n_inv));
  FDRE \int_image0_reg[11] 
       (.C(ap_clk),
        .CE(\int_image0[31]_i_1_n_8 ),
        .D(\int_image0[11]_i_1_n_8 ),
        .Q(image0[11]),
        .R(ap_rst_n_inv));
  FDRE \int_image0_reg[12] 
       (.C(ap_clk),
        .CE(\int_image0[31]_i_1_n_8 ),
        .D(\int_image0[12]_i_1_n_8 ),
        .Q(image0[12]),
        .R(ap_rst_n_inv));
  FDRE \int_image0_reg[13] 
       (.C(ap_clk),
        .CE(\int_image0[31]_i_1_n_8 ),
        .D(\int_image0[13]_i_1_n_8 ),
        .Q(image0[13]),
        .R(ap_rst_n_inv));
  FDRE \int_image0_reg[14] 
       (.C(ap_clk),
        .CE(\int_image0[31]_i_1_n_8 ),
        .D(\int_image0[14]_i_1_n_8 ),
        .Q(image0[14]),
        .R(ap_rst_n_inv));
  FDRE \int_image0_reg[15] 
       (.C(ap_clk),
        .CE(\int_image0[31]_i_1_n_8 ),
        .D(\int_image0[15]_i_1_n_8 ),
        .Q(image0[15]),
        .R(ap_rst_n_inv));
  FDRE \int_image0_reg[16] 
       (.C(ap_clk),
        .CE(\int_image0[31]_i_1_n_8 ),
        .D(\int_image0[16]_i_1_n_8 ),
        .Q(image0[16]),
        .R(ap_rst_n_inv));
  FDRE \int_image0_reg[17] 
       (.C(ap_clk),
        .CE(\int_image0[31]_i_1_n_8 ),
        .D(\int_image0[17]_i_1_n_8 ),
        .Q(image0[17]),
        .R(ap_rst_n_inv));
  FDRE \int_image0_reg[18] 
       (.C(ap_clk),
        .CE(\int_image0[31]_i_1_n_8 ),
        .D(\int_image0[18]_i_1_n_8 ),
        .Q(image0[18]),
        .R(ap_rst_n_inv));
  FDRE \int_image0_reg[19] 
       (.C(ap_clk),
        .CE(\int_image0[31]_i_1_n_8 ),
        .D(\int_image0[19]_i_1_n_8 ),
        .Q(image0[19]),
        .R(ap_rst_n_inv));
  FDRE \int_image0_reg[1] 
       (.C(ap_clk),
        .CE(\int_image0[31]_i_1_n_8 ),
        .D(\int_image0[1]_i_1_n_8 ),
        .Q(image0[1]),
        .R(ap_rst_n_inv));
  FDRE \int_image0_reg[20] 
       (.C(ap_clk),
        .CE(\int_image0[31]_i_1_n_8 ),
        .D(\int_image0[20]_i_1_n_8 ),
        .Q(image0[20]),
        .R(ap_rst_n_inv));
  FDRE \int_image0_reg[21] 
       (.C(ap_clk),
        .CE(\int_image0[31]_i_1_n_8 ),
        .D(\int_image0[21]_i_1_n_8 ),
        .Q(image0[21]),
        .R(ap_rst_n_inv));
  FDRE \int_image0_reg[22] 
       (.C(ap_clk),
        .CE(\int_image0[31]_i_1_n_8 ),
        .D(\int_image0[22]_i_1_n_8 ),
        .Q(image0[22]),
        .R(ap_rst_n_inv));
  FDRE \int_image0_reg[23] 
       (.C(ap_clk),
        .CE(\int_image0[31]_i_1_n_8 ),
        .D(\int_image0[23]_i_1_n_8 ),
        .Q(image0[23]),
        .R(ap_rst_n_inv));
  FDRE \int_image0_reg[24] 
       (.C(ap_clk),
        .CE(\int_image0[31]_i_1_n_8 ),
        .D(\int_image0[24]_i_1_n_8 ),
        .Q(image0[24]),
        .R(ap_rst_n_inv));
  FDRE \int_image0_reg[25] 
       (.C(ap_clk),
        .CE(\int_image0[31]_i_1_n_8 ),
        .D(\int_image0[25]_i_1_n_8 ),
        .Q(image0[25]),
        .R(ap_rst_n_inv));
  FDRE \int_image0_reg[26] 
       (.C(ap_clk),
        .CE(\int_image0[31]_i_1_n_8 ),
        .D(\int_image0[26]_i_1_n_8 ),
        .Q(image0[26]),
        .R(ap_rst_n_inv));
  FDRE \int_image0_reg[27] 
       (.C(ap_clk),
        .CE(\int_image0[31]_i_1_n_8 ),
        .D(\int_image0[27]_i_1_n_8 ),
        .Q(image0[27]),
        .R(ap_rst_n_inv));
  FDRE \int_image0_reg[28] 
       (.C(ap_clk),
        .CE(\int_image0[31]_i_1_n_8 ),
        .D(\int_image0[28]_i_1_n_8 ),
        .Q(image0[28]),
        .R(ap_rst_n_inv));
  FDRE \int_image0_reg[29] 
       (.C(ap_clk),
        .CE(\int_image0[31]_i_1_n_8 ),
        .D(\int_image0[29]_i_1_n_8 ),
        .Q(image0[29]),
        .R(ap_rst_n_inv));
  FDRE \int_image0_reg[2] 
       (.C(ap_clk),
        .CE(\int_image0[31]_i_1_n_8 ),
        .D(\int_image0[2]_i_1_n_8 ),
        .Q(image0[2]),
        .R(ap_rst_n_inv));
  FDRE \int_image0_reg[30] 
       (.C(ap_clk),
        .CE(\int_image0[31]_i_1_n_8 ),
        .D(\int_image0[30]_i_1_n_8 ),
        .Q(image0[30]),
        .R(ap_rst_n_inv));
  FDRE \int_image0_reg[31] 
       (.C(ap_clk),
        .CE(\int_image0[31]_i_1_n_8 ),
        .D(\int_image0[31]_i_2_n_8 ),
        .Q(image0[31]),
        .R(ap_rst_n_inv));
  FDRE \int_image0_reg[3] 
       (.C(ap_clk),
        .CE(\int_image0[31]_i_1_n_8 ),
        .D(\int_image0[3]_i_1_n_8 ),
        .Q(image0[3]),
        .R(ap_rst_n_inv));
  FDRE \int_image0_reg[4] 
       (.C(ap_clk),
        .CE(\int_image0[31]_i_1_n_8 ),
        .D(\int_image0[4]_i_1_n_8 ),
        .Q(image0[4]),
        .R(ap_rst_n_inv));
  FDRE \int_image0_reg[5] 
       (.C(ap_clk),
        .CE(\int_image0[31]_i_1_n_8 ),
        .D(\int_image0[5]_i_1_n_8 ),
        .Q(image0[5]),
        .R(ap_rst_n_inv));
  FDRE \int_image0_reg[6] 
       (.C(ap_clk),
        .CE(\int_image0[31]_i_1_n_8 ),
        .D(\int_image0[6]_i_1_n_8 ),
        .Q(image0[6]),
        .R(ap_rst_n_inv));
  FDRE \int_image0_reg[7] 
       (.C(ap_clk),
        .CE(\int_image0[31]_i_1_n_8 ),
        .D(\int_image0[7]_i_1_n_8 ),
        .Q(image0[7]),
        .R(ap_rst_n_inv));
  FDRE \int_image0_reg[8] 
       (.C(ap_clk),
        .CE(\int_image0[31]_i_1_n_8 ),
        .D(\int_image0[8]_i_1_n_8 ),
        .Q(image0[8]),
        .R(ap_rst_n_inv));
  FDRE \int_image0_reg[9] 
       (.C(ap_clk),
        .CE(\int_image0[31]_i_1_n_8 ),
        .D(\int_image0[9]_i_1_n_8 ),
        .Q(image0[9]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[0]),
        .I1(int_isr6_out),
        .I2(Q[3]),
        .I3(\int_ier_reg_n_8_[0] ),
        .I4(\int_isr_reg_n_8_[0] ),
        .O(\int_isr[0]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \int_isr[0]_i_2 
       (.I0(\waddr_reg_n_8_[2] ),
        .I1(\int_ier[1]_i_2_n_8 ),
        .I2(\waddr_reg_n_8_[3] ),
        .I3(s_axi_CONTROL_BUS_WSTRB[0]),
        .O(int_isr6_out));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[1]),
        .I1(int_isr6_out),
        .I2(Q[3]),
        .I3(p_0_in),
        .I4(p_1_in),
        .O(\int_isr[1]_i_1_n_8 ));
  FDRE \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_8 ),
        .Q(\int_isr_reg_n_8_[0] ),
        .R(ap_rst_n_inv));
  FDRE \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_8 ),
        .Q(p_1_in),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hE0)) 
    interrupt_INST_0
       (.I0(p_1_in),
        .I1(\int_isr_reg_n_8_[0] ),
        .I2(int_gie_reg_n_8),
        .O(interrupt));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'hFFFFFEEE)) 
    \offset_assign_cast_reg_1742[5]_i_4 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(ap_start),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(ce0));
  LUT6 #(
    .INIT(64'h8F808F8F8F808080)) 
    \rdata[0]_i_1 
       (.I0(\rdata[7]_i_2_n_8 ),
        .I1(image0[0]),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\rdata[0]_i_2_n_8 ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\rdata[0]_i_3_n_8 ),
        .O(rdata[0]));
  LUT5 #(
    .INIT(32'h000B0008)) 
    \rdata[0]_i_2 
       (.I0(\int_isr_reg_n_8_[0] ),
        .I1(s_axi_CONTROL_BUS_ARADDR[2]),
        .I2(s_axi_CONTROL_BUS_ARADDR[0]),
        .I3(s_axi_CONTROL_BUS_ARADDR[1]),
        .I4(\int_ier_reg_n_8_[0] ),
        .O(\rdata[0]_i_2_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT5 #(
    .INIT(32'h000E0002)) 
    \rdata[0]_i_3 
       (.I0(ap_start),
        .I1(s_axi_CONTROL_BUS_ARADDR[2]),
        .I2(s_axi_CONTROL_BUS_ARADDR[1]),
        .I3(s_axi_CONTROL_BUS_ARADDR[0]),
        .I4(int_gie_reg_n_8),
        .O(\rdata[0]_i_3_n_8 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \rdata[10]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR[3]),
        .I1(s_axi_CONTROL_BUS_ARADDR[0]),
        .I2(s_axi_CONTROL_BUS_ARADDR[1]),
        .I3(s_axi_CONTROL_BUS_ARADDR[2]),
        .I4(image0[10]),
        .O(\rdata[10]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \rdata[11]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR[3]),
        .I1(s_axi_CONTROL_BUS_ARADDR[0]),
        .I2(s_axi_CONTROL_BUS_ARADDR[1]),
        .I3(s_axi_CONTROL_BUS_ARADDR[2]),
        .I4(image0[11]),
        .O(\rdata[11]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \rdata[12]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR[3]),
        .I1(s_axi_CONTROL_BUS_ARADDR[0]),
        .I2(s_axi_CONTROL_BUS_ARADDR[1]),
        .I3(s_axi_CONTROL_BUS_ARADDR[2]),
        .I4(image0[12]),
        .O(\rdata[12]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \rdata[13]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR[3]),
        .I1(s_axi_CONTROL_BUS_ARADDR[0]),
        .I2(s_axi_CONTROL_BUS_ARADDR[1]),
        .I3(s_axi_CONTROL_BUS_ARADDR[2]),
        .I4(image0[13]),
        .O(\rdata[13]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \rdata[14]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR[3]),
        .I1(s_axi_CONTROL_BUS_ARADDR[0]),
        .I2(s_axi_CONTROL_BUS_ARADDR[1]),
        .I3(s_axi_CONTROL_BUS_ARADDR[2]),
        .I4(image0[14]),
        .O(\rdata[14]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \rdata[15]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR[3]),
        .I1(s_axi_CONTROL_BUS_ARADDR[0]),
        .I2(s_axi_CONTROL_BUS_ARADDR[1]),
        .I3(s_axi_CONTROL_BUS_ARADDR[2]),
        .I4(image0[15]),
        .O(\rdata[15]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \rdata[16]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR[3]),
        .I1(s_axi_CONTROL_BUS_ARADDR[0]),
        .I2(s_axi_CONTROL_BUS_ARADDR[1]),
        .I3(s_axi_CONTROL_BUS_ARADDR[2]),
        .I4(image0[16]),
        .O(\rdata[16]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \rdata[17]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR[3]),
        .I1(s_axi_CONTROL_BUS_ARADDR[0]),
        .I2(s_axi_CONTROL_BUS_ARADDR[1]),
        .I3(s_axi_CONTROL_BUS_ARADDR[2]),
        .I4(image0[17]),
        .O(\rdata[17]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \rdata[18]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR[3]),
        .I1(s_axi_CONTROL_BUS_ARADDR[0]),
        .I2(s_axi_CONTROL_BUS_ARADDR[1]),
        .I3(s_axi_CONTROL_BUS_ARADDR[2]),
        .I4(image0[18]),
        .O(\rdata[18]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \rdata[19]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR[3]),
        .I1(s_axi_CONTROL_BUS_ARADDR[0]),
        .I2(s_axi_CONTROL_BUS_ARADDR[1]),
        .I3(s_axi_CONTROL_BUS_ARADDR[2]),
        .I4(image0[19]),
        .O(\rdata[19]_i_1_n_8 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \rdata[1]_i_1 
       (.I0(\rdata[7]_i_2_n_8 ),
        .I1(image0[1]),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\rdata[1]_i_2_n_8 ),
        .O(rdata[1]));
  LUT6 #(
    .INIT(64'hA0CF0000A0C00000)) 
    \rdata[1]_i_2 
       (.I0(p_1_in),
        .I1(p_0_in),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(s_axi_CONTROL_BUS_ARADDR[2]),
        .I4(\rdata[1]_i_3_n_8 ),
        .I5(int_ap_done),
        .O(\rdata[1]_i_2_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \rdata[1]_i_3 
       (.I0(s_axi_CONTROL_BUS_ARADDR[1]),
        .I1(s_axi_CONTROL_BUS_ARADDR[0]),
        .O(\rdata[1]_i_3_n_8 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \rdata[20]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR[3]),
        .I1(s_axi_CONTROL_BUS_ARADDR[0]),
        .I2(s_axi_CONTROL_BUS_ARADDR[1]),
        .I3(s_axi_CONTROL_BUS_ARADDR[2]),
        .I4(image0[20]),
        .O(\rdata[20]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \rdata[21]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR[3]),
        .I1(s_axi_CONTROL_BUS_ARADDR[0]),
        .I2(s_axi_CONTROL_BUS_ARADDR[1]),
        .I3(s_axi_CONTROL_BUS_ARADDR[2]),
        .I4(image0[21]),
        .O(\rdata[21]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \rdata[22]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR[3]),
        .I1(s_axi_CONTROL_BUS_ARADDR[0]),
        .I2(s_axi_CONTROL_BUS_ARADDR[1]),
        .I3(s_axi_CONTROL_BUS_ARADDR[2]),
        .I4(image0[22]),
        .O(\rdata[22]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \rdata[23]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR[3]),
        .I1(s_axi_CONTROL_BUS_ARADDR[0]),
        .I2(s_axi_CONTROL_BUS_ARADDR[1]),
        .I3(s_axi_CONTROL_BUS_ARADDR[2]),
        .I4(image0[23]),
        .O(\rdata[23]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \rdata[24]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR[3]),
        .I1(s_axi_CONTROL_BUS_ARADDR[0]),
        .I2(s_axi_CONTROL_BUS_ARADDR[1]),
        .I3(s_axi_CONTROL_BUS_ARADDR[2]),
        .I4(image0[24]),
        .O(\rdata[24]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \rdata[25]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR[3]),
        .I1(s_axi_CONTROL_BUS_ARADDR[0]),
        .I2(s_axi_CONTROL_BUS_ARADDR[1]),
        .I3(s_axi_CONTROL_BUS_ARADDR[2]),
        .I4(image0[25]),
        .O(\rdata[25]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \rdata[26]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR[3]),
        .I1(s_axi_CONTROL_BUS_ARADDR[0]),
        .I2(s_axi_CONTROL_BUS_ARADDR[1]),
        .I3(s_axi_CONTROL_BUS_ARADDR[2]),
        .I4(image0[26]),
        .O(\rdata[26]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \rdata[27]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR[3]),
        .I1(s_axi_CONTROL_BUS_ARADDR[0]),
        .I2(s_axi_CONTROL_BUS_ARADDR[1]),
        .I3(s_axi_CONTROL_BUS_ARADDR[2]),
        .I4(image0[27]),
        .O(\rdata[27]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \rdata[28]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR[3]),
        .I1(s_axi_CONTROL_BUS_ARADDR[0]),
        .I2(s_axi_CONTROL_BUS_ARADDR[1]),
        .I3(s_axi_CONTROL_BUS_ARADDR[2]),
        .I4(image0[28]),
        .O(\rdata[28]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \rdata[29]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR[3]),
        .I1(s_axi_CONTROL_BUS_ARADDR[0]),
        .I2(s_axi_CONTROL_BUS_ARADDR[1]),
        .I3(s_axi_CONTROL_BUS_ARADDR[2]),
        .I4(image0[29]),
        .O(\rdata[29]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT5 #(
    .INIT(32'h80B08080)) 
    \rdata[2]_i_1 
       (.I0(image0[2]),
        .I1(s_axi_CONTROL_BUS_ARADDR[4]),
        .I2(\rdata[7]_i_2_n_8 ),
        .I3(ap_start),
        .I4(Q[0]),
        .O(rdata[2]));
  LUT5 #(
    .INIT(32'h00010000)) 
    \rdata[30]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR[3]),
        .I1(s_axi_CONTROL_BUS_ARADDR[0]),
        .I2(s_axi_CONTROL_BUS_ARADDR[1]),
        .I3(s_axi_CONTROL_BUS_ARADDR[2]),
        .I4(image0[30]),
        .O(\rdata[30]_i_1_n_8 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \rdata[31]_i_1__0 
       (.I0(ap_rst_n),
        .I1(s_axi_CONTROL_BUS_ARVALID),
        .I2(s_axi_CONTROL_BUS_RVALID),
        .I3(s_axi_CONTROL_BUS_ARADDR[4]),
        .O(\rdata[31]_i_1__0_n_8 ));
  LUT3 #(
    .INIT(8'h40)) 
    \rdata[31]_i_2__0 
       (.I0(s_axi_CONTROL_BUS_RVALID),
        .I1(s_axi_CONTROL_BUS_ARVALID),
        .I2(ap_rst_n),
        .O(\rdata[31]_i_2__0_n_8 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \rdata[31]_i_3 
       (.I0(s_axi_CONTROL_BUS_ARADDR[3]),
        .I1(s_axi_CONTROL_BUS_ARADDR[0]),
        .I2(s_axi_CONTROL_BUS_ARADDR[1]),
        .I3(s_axi_CONTROL_BUS_ARADDR[2]),
        .I4(image0[31]),
        .O(\rdata[31]_i_3_n_8 ));
  LUT4 #(
    .INIT(16'hB080)) 
    \rdata[3]_i_1 
       (.I0(image0[3]),
        .I1(s_axi_CONTROL_BUS_ARADDR[4]),
        .I2(\rdata[7]_i_2_n_8 ),
        .I3(Q[3]),
        .O(rdata[3]));
  LUT5 #(
    .INIT(32'h00010000)) 
    \rdata[4]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR[3]),
        .I1(s_axi_CONTROL_BUS_ARADDR[0]),
        .I2(s_axi_CONTROL_BUS_ARADDR[1]),
        .I3(s_axi_CONTROL_BUS_ARADDR[2]),
        .I4(image0[4]),
        .O(\rdata[4]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \rdata[5]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR[3]),
        .I1(s_axi_CONTROL_BUS_ARADDR[0]),
        .I2(s_axi_CONTROL_BUS_ARADDR[1]),
        .I3(s_axi_CONTROL_BUS_ARADDR[2]),
        .I4(image0[5]),
        .O(\rdata[5]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \rdata[6]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR[3]),
        .I1(s_axi_CONTROL_BUS_ARADDR[0]),
        .I2(s_axi_CONTROL_BUS_ARADDR[1]),
        .I3(s_axi_CONTROL_BUS_ARADDR[2]),
        .I4(image0[6]),
        .O(\rdata[6]_i_1_n_8 ));
  LUT4 #(
    .INIT(16'hB080)) 
    \rdata[7]_i_1 
       (.I0(image0[7]),
        .I1(s_axi_CONTROL_BUS_ARADDR[4]),
        .I2(\rdata[7]_i_2_n_8 ),
        .I3(int_auto_restart_reg_n_8),
        .O(rdata[7]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \rdata[7]_i_2 
       (.I0(s_axi_CONTROL_BUS_ARADDR[2]),
        .I1(s_axi_CONTROL_BUS_ARADDR[1]),
        .I2(s_axi_CONTROL_BUS_ARADDR[0]),
        .I3(s_axi_CONTROL_BUS_ARADDR[3]),
        .O(\rdata[7]_i_2_n_8 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \rdata[8]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR[3]),
        .I1(s_axi_CONTROL_BUS_ARADDR[0]),
        .I2(s_axi_CONTROL_BUS_ARADDR[1]),
        .I3(s_axi_CONTROL_BUS_ARADDR[2]),
        .I4(image0[8]),
        .O(\rdata[8]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \rdata[9]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR[3]),
        .I1(s_axi_CONTROL_BUS_ARADDR[0]),
        .I2(s_axi_CONTROL_BUS_ARADDR[1]),
        .I3(s_axi_CONTROL_BUS_ARADDR[2]),
        .I4(image0[9]),
        .O(\rdata[9]_i_1_n_8 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2__0_n_8 ),
        .D(rdata[0]),
        .Q(s_axi_CONTROL_BUS_RDATA[0]),
        .R(1'b0));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2__0_n_8 ),
        .D(\rdata[10]_i_1_n_8 ),
        .Q(s_axi_CONTROL_BUS_RDATA[10]),
        .R(\rdata[31]_i_1__0_n_8 ));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2__0_n_8 ),
        .D(\rdata[11]_i_1_n_8 ),
        .Q(s_axi_CONTROL_BUS_RDATA[11]),
        .R(\rdata[31]_i_1__0_n_8 ));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2__0_n_8 ),
        .D(\rdata[12]_i_1_n_8 ),
        .Q(s_axi_CONTROL_BUS_RDATA[12]),
        .R(\rdata[31]_i_1__0_n_8 ));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2__0_n_8 ),
        .D(\rdata[13]_i_1_n_8 ),
        .Q(s_axi_CONTROL_BUS_RDATA[13]),
        .R(\rdata[31]_i_1__0_n_8 ));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2__0_n_8 ),
        .D(\rdata[14]_i_1_n_8 ),
        .Q(s_axi_CONTROL_BUS_RDATA[14]),
        .R(\rdata[31]_i_1__0_n_8 ));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2__0_n_8 ),
        .D(\rdata[15]_i_1_n_8 ),
        .Q(s_axi_CONTROL_BUS_RDATA[15]),
        .R(\rdata[31]_i_1__0_n_8 ));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2__0_n_8 ),
        .D(\rdata[16]_i_1_n_8 ),
        .Q(s_axi_CONTROL_BUS_RDATA[16]),
        .R(\rdata[31]_i_1__0_n_8 ));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2__0_n_8 ),
        .D(\rdata[17]_i_1_n_8 ),
        .Q(s_axi_CONTROL_BUS_RDATA[17]),
        .R(\rdata[31]_i_1__0_n_8 ));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2__0_n_8 ),
        .D(\rdata[18]_i_1_n_8 ),
        .Q(s_axi_CONTROL_BUS_RDATA[18]),
        .R(\rdata[31]_i_1__0_n_8 ));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2__0_n_8 ),
        .D(\rdata[19]_i_1_n_8 ),
        .Q(s_axi_CONTROL_BUS_RDATA[19]),
        .R(\rdata[31]_i_1__0_n_8 ));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2__0_n_8 ),
        .D(rdata[1]),
        .Q(s_axi_CONTROL_BUS_RDATA[1]),
        .R(1'b0));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2__0_n_8 ),
        .D(\rdata[20]_i_1_n_8 ),
        .Q(s_axi_CONTROL_BUS_RDATA[20]),
        .R(\rdata[31]_i_1__0_n_8 ));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2__0_n_8 ),
        .D(\rdata[21]_i_1_n_8 ),
        .Q(s_axi_CONTROL_BUS_RDATA[21]),
        .R(\rdata[31]_i_1__0_n_8 ));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2__0_n_8 ),
        .D(\rdata[22]_i_1_n_8 ),
        .Q(s_axi_CONTROL_BUS_RDATA[22]),
        .R(\rdata[31]_i_1__0_n_8 ));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2__0_n_8 ),
        .D(\rdata[23]_i_1_n_8 ),
        .Q(s_axi_CONTROL_BUS_RDATA[23]),
        .R(\rdata[31]_i_1__0_n_8 ));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2__0_n_8 ),
        .D(\rdata[24]_i_1_n_8 ),
        .Q(s_axi_CONTROL_BUS_RDATA[24]),
        .R(\rdata[31]_i_1__0_n_8 ));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2__0_n_8 ),
        .D(\rdata[25]_i_1_n_8 ),
        .Q(s_axi_CONTROL_BUS_RDATA[25]),
        .R(\rdata[31]_i_1__0_n_8 ));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2__0_n_8 ),
        .D(\rdata[26]_i_1_n_8 ),
        .Q(s_axi_CONTROL_BUS_RDATA[26]),
        .R(\rdata[31]_i_1__0_n_8 ));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2__0_n_8 ),
        .D(\rdata[27]_i_1_n_8 ),
        .Q(s_axi_CONTROL_BUS_RDATA[27]),
        .R(\rdata[31]_i_1__0_n_8 ));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2__0_n_8 ),
        .D(\rdata[28]_i_1_n_8 ),
        .Q(s_axi_CONTROL_BUS_RDATA[28]),
        .R(\rdata[31]_i_1__0_n_8 ));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2__0_n_8 ),
        .D(\rdata[29]_i_1_n_8 ),
        .Q(s_axi_CONTROL_BUS_RDATA[29]),
        .R(\rdata[31]_i_1__0_n_8 ));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2__0_n_8 ),
        .D(rdata[2]),
        .Q(s_axi_CONTROL_BUS_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2__0_n_8 ),
        .D(\rdata[30]_i_1_n_8 ),
        .Q(s_axi_CONTROL_BUS_RDATA[30]),
        .R(\rdata[31]_i_1__0_n_8 ));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2__0_n_8 ),
        .D(\rdata[31]_i_3_n_8 ),
        .Q(s_axi_CONTROL_BUS_RDATA[31]),
        .R(\rdata[31]_i_1__0_n_8 ));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2__0_n_8 ),
        .D(rdata[3]),
        .Q(s_axi_CONTROL_BUS_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2__0_n_8 ),
        .D(\rdata[4]_i_1_n_8 ),
        .Q(s_axi_CONTROL_BUS_RDATA[4]),
        .R(\rdata[31]_i_1__0_n_8 ));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2__0_n_8 ),
        .D(\rdata[5]_i_1_n_8 ),
        .Q(s_axi_CONTROL_BUS_RDATA[5]),
        .R(\rdata[31]_i_1__0_n_8 ));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2__0_n_8 ),
        .D(\rdata[6]_i_1_n_8 ),
        .Q(s_axi_CONTROL_BUS_RDATA[6]),
        .R(\rdata[31]_i_1__0_n_8 ));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2__0_n_8 ),
        .D(rdata[7]),
        .Q(s_axi_CONTROL_BUS_RDATA[7]),
        .R(1'b0));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2__0_n_8 ),
        .D(\rdata[8]_i_1_n_8 ),
        .Q(s_axi_CONTROL_BUS_RDATA[8]),
        .R(\rdata[31]_i_1__0_n_8 ));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2__0_n_8 ),
        .D(\rdata[9]_i_1_n_8 ),
        .Q(s_axi_CONTROL_BUS_RDATA[9]),
        .R(\rdata[31]_i_1__0_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \rstate[0]_i_1 
       (.I0(s_axi_CONTROL_BUS_RREADY),
        .I1(s_axi_CONTROL_BUS_RVALID),
        .I2(s_axi_CONTROL_BUS_ARVALID),
        .O(\rstate[0]_i_1_n_8 ));
  FDRE \rstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rstate[0]_i_1_n_8 ),
        .Q(s_axi_CONTROL_BUS_RVALID),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'h2)) 
    s_axi_CONTROL_BUS_ARREADY_INST_0
       (.I0(ap_rst_n),
        .I1(s_axi_CONTROL_BUS_RVALID),
        .O(s_axi_CONTROL_BUS_ARREADY));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'h10)) 
    s_axi_CONTROL_BUS_AWREADY_INST_0
       (.I0(wstate[1]),
        .I1(wstate[0]),
        .I2(ap_rst_n),
        .O(s_axi_CONTROL_BUS_AWREADY));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'h2)) 
    s_axi_CONTROL_BUS_BVALID_INST_0
       (.I0(wstate[1]),
        .I1(wstate[0]),
        .O(s_axi_CONTROL_BUS_BVALID));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'h2)) 
    s_axi_CONTROL_BUS_WREADY_INST_0
       (.I0(wstate[0]),
        .I1(wstate[1]),
        .O(s_axi_CONTROL_BUS_WREADY));
  LUT4 #(
    .INIT(16'h0400)) 
    \waddr[4]_i_1__0 
       (.I0(wstate[1]),
        .I1(s_axi_CONTROL_BUS_AWVALID),
        .I2(wstate[0]),
        .I3(ap_rst_n),
        .O(\waddr[4]_i_1__0_n_8 ));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(\waddr[4]_i_1__0_n_8 ),
        .D(s_axi_CONTROL_BUS_AWADDR[0]),
        .Q(\waddr_reg_n_8_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(\waddr[4]_i_1__0_n_8 ),
        .D(s_axi_CONTROL_BUS_AWADDR[1]),
        .Q(\waddr_reg_n_8_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(\waddr[4]_i_1__0_n_8 ),
        .D(s_axi_CONTROL_BUS_AWADDR[2]),
        .Q(\waddr_reg_n_8_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(\waddr[4]_i_1__0_n_8 ),
        .D(s_axi_CONTROL_BUS_AWADDR[3]),
        .Q(\waddr_reg_n_8_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(\waddr[4]_i_1__0_n_8 ),
        .D(s_axi_CONTROL_BUS_AWADDR[4]),
        .Q(\waddr_reg_n_8_[4] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'h002E)) 
    \wstate[0]_i_1 
       (.I0(s_axi_CONTROL_BUS_AWVALID),
        .I1(wstate[0]),
        .I2(s_axi_CONTROL_BUS_WVALID),
        .I3(wstate[1]),
        .O(\wstate[0]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'h3044)) 
    \wstate[1]_i_1 
       (.I0(s_axi_CONTROL_BUS_BREADY),
        .I1(wstate[1]),
        .I2(s_axi_CONTROL_BUS_WVALID),
        .I3(wstate[0]),
        .O(\wstate[1]_i_1_n_8 ));
  FDRE \wstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wstate[0]_i_1_n_8 ),
        .Q(wstate[0]),
        .R(ap_rst_n_inv));
  FDRE \wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wstate[1]_i_1_n_8 ),
        .Q(wstate[1]),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_INPUT_IMAGE_m_axi
   (\q0_reg[7] ,
    p_0_in,
    \q0_reg[7]_0 ,
    p_0_in_0,
    \q0_reg[7]_1 ,
    p_0_in_1,
    p_0_in_2,
    \ap_CS_fsm_reg[3] ,
    p_0_in_3,
    p_0_in_4,
    p_0_in_5,
    p_0_in_6,
    p_0_in_7,
    p_0_in_8,
    D,
    INPUT_IMAGE_RREADY,
    E,
    ap_NS_fsm5,
    \INPUT_IMAGE_addr_reg_1645_reg[0] ,
    \indvar_flatten_reg_863_reg[0] ,
    p_22_in,
    p_0_in_9,
    p_0_in_10,
    p_0_in_11,
    p_0_in_12,
    p_0_in_13,
    p_0_in_14,
    p_0_in_15,
    p_0_in_16,
    p_0_in_17,
    \ap_CS_fsm_reg[5] ,
    \p_sum2_cast_mid2_v_v_2_reg_1712_reg[0] ,
    \INPUT_IMAGE_addr_1_reg_1717_reg[0] ,
    I_RREADY2,
    \indvar_flatten8_reg_897_reg[0] ,
    p_19_in,
    p_0_in_18,
    p_0_in_19,
    p_0_in_20,
    p_0_in_21,
    p_0_in_22,
    p_0_in_23,
    p_0_in_24,
    \q0_reg[7]_2 ,
    p_0_in_25,
    p_0_in_26,
    p_0_in_27,
    p_0_in_28,
    p_0_in_29,
    p_0_in_30,
    p_0_in_31,
    p_0_in_32,
    ap_rst_n_inv,
    m_axi_INPUT_IMAGE_RREADY,
    \q1_reg[0] ,
    \q1_reg[0]_0 ,
    \q1_reg[0]_1 ,
    \q1_reg[0]_2 ,
    \q1_reg[0]_3 ,
    \q1_reg[0]_4 ,
    \q1_reg[0]_5 ,
    \q1_reg[0]_6 ,
    \q1_reg[0]_7 ,
    \q1_reg[0]_8 ,
    \q1_reg[0]_9 ,
    \q1_reg[0]_10 ,
    \q1_reg[0]_11 ,
    \q1_reg[0]_12 ,
    \q1_reg[0]_13 ,
    \q1_reg[0]_14 ,
    \q1_reg[0]_15 ,
    \q1_reg[0]_16 ,
    \q1_reg[0]_17 ,
    \q1_reg[0]_18 ,
    \q1_reg[0]_19 ,
    \q1_reg[0]_20 ,
    \q1_reg[0]_21 ,
    \q1_reg[0]_22 ,
    \q1_reg[0]_23 ,
    \q1_reg[0]_24 ,
    \q1_reg[0]_25 ,
    \q1_reg[0]_26 ,
    \q1_reg[0]_27 ,
    \q1_reg[0]_28 ,
    \q1_reg[0]_29 ,
    \q0_reg[0] ,
    \q1_reg[0]_30 ,
    \tmp_50_reg_1728_reg[0] ,
    ap_enable_reg_pp0_iter23_reg,
    ap_enable_reg_pp1_iter23_reg,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_2 ,
    \q0_reg[0]_3 ,
    m_axi_INPUT_IMAGE_ARADDR,
    ARLEN,
    ap_reg_ioackin_INPUT_IMAGE_ARREADY_reg,
    \tmp_45_reg_1651_reg[0] ,
    SR,
    \indvar_flatten_next_reg_1592_reg[0] ,
    \indvar_reg_886_reg[0] ,
    \indvar_reg_886_reg[0]_0 ,
    \indvar_mid2_reg_1597_reg[0] ,
    ap_enable_reg_pp0_iter1_reg,
    ap_enable_reg_pp0_iter0_reg,
    \indvar_flatten8_reg_897_reg[0]_0 ,
    \indvar_flatten_next9_reg_1669_reg[0] ,
    \indvar1_reg_920_reg[0] ,
    \indvar1_reg_920_reg[0]_0 ,
    \indvar1_mid2_reg_1674_reg[0] ,
    ap_enable_reg_pp1_iter0_reg,
    ap_enable_reg_pp1_iter1_reg,
    I_RDATA,
    m_axi_INPUT_IMAGE_ARVALID,
    Q,
    ap_enable_reg_pp0_iter23_reg_0,
    \tmp_s_reg_1732_reg[5] ,
    ap_enable_reg_pp1_iter23_reg_0,
    ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631,
    ap_enable_reg_pp0_iter22,
    \tmp_45_reg_1651_reg[0]_0 ,
    ap_enable_reg_pp0_iter15,
    \ap_CS_fsm_reg[5]_0 ,
    exitcond_flatten_fu_1081_p2,
    ap_enable_reg_pp0_iter1_reg_0,
    ap_enable_reg_pp0_iter0,
    ap_enable_reg_pp0_iter1,
    ap_enable_reg_pp1_iter22,
    ap_pipeline_reg_pp0_iter12_exitcond_flatten_reg_1588,
    ap_reg_ioackin_INPUT_IMAGE_ARREADY,
    ap_pipeline_reg_pp0_iter13_exitcond_flatten_reg_1588,
    \exitcond_flatten_reg_1588_reg[0] ,
    exitcond_flatten1_fu_1257_p2,
    ap_enable_reg_pp1_iter1_reg_0,
    ap_enable_reg_pp1_iter0,
    ap_enable_reg_pp1_iter1,
    ap_pipeline_reg_pp1_iter11_exitcond_flatten1_reg_1665,
    ap_pipeline_reg_pp1_iter12_exitcond_flatten1_reg_1665,
    ap_enable_reg_pp1_iter15,
    \tmp_50_reg_1728_reg[0]_0 ,
    \exitcond_flatten1_reg_1665_reg[0] ,
    ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708,
    \INPUT_IMAGE_addr_reg_1645_reg[31] ,
    \ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[31] ,
    ap_rst_n,
    m_axi_INPUT_IMAGE_RVALID,
    image_buffer0_9_address0,
    image_buffer0_13_address0,
    image_buffer0_15_address0,
    image_buffer0_3_address0,
    image_buffer0_5_address0,
    image_buffer0_7_address0,
    image_buffer0_11_address0,
    image_buffer0_14_address0,
    image_buffer0_12_address0,
    image_buffer0_10_address0,
    image_buffer0_8_address0,
    image_buffer0_4_address0,
    image_buffer0_6_address0,
    image_buffer0_2_address0,
    image_buffer0_1_address0,
    image_buffer0_16_address0,
    image_buffer1_9_address0,
    image_buffer1_13_address0,
    image_buffer1_15_address0,
    image_buffer1_3_address0,
    image_buffer1_5_address0,
    image_buffer1_7_address0,
    image_buffer1_11_address0,
    image_buffer1_14_address0,
    image_buffer1_12_address0,
    image_buffer1_10_address0,
    image_buffer1_8_address0,
    image_buffer1_4_address0,
    image_buffer1_6_address0,
    image_buffer1_2_address0,
    image_buffer1_1_address0,
    image_buffer1_16_address0,
    \tmp_49_reg_1723_reg[7] ,
    \tmp_49_reg_1723_reg[3] ,
    ap_pipeline_reg_pp1_iter13_exitcond_flatten1_reg_1665,
    image_buffer1_0_address0,
    \tmp_reg_1640_reg[6] ,
    \indvar_flatten_next_reg_1592_reg[1] ,
    \indvar_flatten_next9_reg_1669_reg[1] ,
    ap_clk,
    m_axi_INPUT_IMAGE_RLAST,
    m_axi_INPUT_IMAGE_RRESP,
    m_axi_INPUT_IMAGE_ARREADY);
  output \q0_reg[7] ;
  output p_0_in;
  output \q0_reg[7]_0 ;
  output p_0_in_0;
  output \q0_reg[7]_1 ;
  output p_0_in_1;
  output p_0_in_2;
  output \ap_CS_fsm_reg[3] ;
  output p_0_in_3;
  output p_0_in_4;
  output p_0_in_5;
  output p_0_in_6;
  output p_0_in_7;
  output p_0_in_8;
  output [3:0]D;
  output INPUT_IMAGE_RREADY;
  output [0:0]E;
  output ap_NS_fsm5;
  output [0:0]\INPUT_IMAGE_addr_reg_1645_reg[0] ;
  output [0:0]\indvar_flatten_reg_863_reg[0] ;
  output p_22_in;
  output p_0_in_9;
  output p_0_in_10;
  output p_0_in_11;
  output p_0_in_12;
  output p_0_in_13;
  output p_0_in_14;
  output p_0_in_15;
  output p_0_in_16;
  output p_0_in_17;
  output \ap_CS_fsm_reg[5] ;
  output [0:0]\p_sum2_cast_mid2_v_v_2_reg_1712_reg[0] ;
  output [0:0]\INPUT_IMAGE_addr_1_reg_1717_reg[0] ;
  output I_RREADY2;
  output [0:0]\indvar_flatten8_reg_897_reg[0] ;
  output p_19_in;
  output p_0_in_18;
  output p_0_in_19;
  output p_0_in_20;
  output p_0_in_21;
  output p_0_in_22;
  output p_0_in_23;
  output p_0_in_24;
  output \q0_reg[7]_2 ;
  output p_0_in_25;
  output p_0_in_26;
  output p_0_in_27;
  output p_0_in_28;
  output p_0_in_29;
  output p_0_in_30;
  output p_0_in_31;
  output p_0_in_32;
  output ap_rst_n_inv;
  output m_axi_INPUT_IMAGE_RREADY;
  output \q1_reg[0] ;
  output \q1_reg[0]_0 ;
  output \q1_reg[0]_1 ;
  output \q1_reg[0]_2 ;
  output \q1_reg[0]_3 ;
  output \q1_reg[0]_4 ;
  output \q1_reg[0]_5 ;
  output \q1_reg[0]_6 ;
  output \q1_reg[0]_7 ;
  output \q1_reg[0]_8 ;
  output \q1_reg[0]_9 ;
  output \q1_reg[0]_10 ;
  output \q1_reg[0]_11 ;
  output \q1_reg[0]_12 ;
  output \q1_reg[0]_13 ;
  output \q1_reg[0]_14 ;
  output \q1_reg[0]_15 ;
  output \q1_reg[0]_16 ;
  output \q1_reg[0]_17 ;
  output \q1_reg[0]_18 ;
  output \q1_reg[0]_19 ;
  output \q1_reg[0]_20 ;
  output \q1_reg[0]_21 ;
  output \q1_reg[0]_22 ;
  output \q1_reg[0]_23 ;
  output \q1_reg[0]_24 ;
  output \q1_reg[0]_25 ;
  output \q1_reg[0]_26 ;
  output \q1_reg[0]_27 ;
  output \q1_reg[0]_28 ;
  output \q1_reg[0]_29 ;
  output \q0_reg[0] ;
  output \q1_reg[0]_30 ;
  output \tmp_50_reg_1728_reg[0] ;
  output ap_enable_reg_pp0_iter23_reg;
  output ap_enable_reg_pp1_iter23_reg;
  output \q0_reg[0]_0 ;
  output \q0_reg[0]_1 ;
  output \q0_reg[0]_2 ;
  output \q0_reg[0]_3 ;
  output [29:0]m_axi_INPUT_IMAGE_ARADDR;
  output [3:0]ARLEN;
  output ap_reg_ioackin_INPUT_IMAGE_ARREADY_reg;
  output \tmp_45_reg_1651_reg[0] ;
  output [0:0]SR;
  output [0:0]\indvar_flatten_next_reg_1592_reg[0] ;
  output [0:0]\indvar_reg_886_reg[0] ;
  output [0:0]\indvar_reg_886_reg[0]_0 ;
  output [0:0]\indvar_mid2_reg_1597_reg[0] ;
  output ap_enable_reg_pp0_iter1_reg;
  output ap_enable_reg_pp0_iter0_reg;
  output [0:0]\indvar_flatten8_reg_897_reg[0]_0 ;
  output [0:0]\indvar_flatten_next9_reg_1669_reg[0] ;
  output [0:0]\indvar1_reg_920_reg[0] ;
  output [0:0]\indvar1_reg_920_reg[0]_0 ;
  output [0:0]\indvar1_mid2_reg_1674_reg[0] ;
  output ap_enable_reg_pp1_iter0_reg;
  output ap_enable_reg_pp1_iter1_reg;
  output [7:0]I_RDATA;
  output m_axi_INPUT_IMAGE_ARVALID;
  input [1:0]Q;
  input ap_enable_reg_pp0_iter23_reg_0;
  input [1:0]\tmp_s_reg_1732_reg[5] ;
  input ap_enable_reg_pp1_iter23_reg_0;
  input [4:0]ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631;
  input ap_enable_reg_pp0_iter22;
  input \tmp_45_reg_1651_reg[0]_0 ;
  input ap_enable_reg_pp0_iter15;
  input [3:0]\ap_CS_fsm_reg[5]_0 ;
  input exitcond_flatten_fu_1081_p2;
  input ap_enable_reg_pp0_iter1_reg_0;
  input ap_enable_reg_pp0_iter0;
  input ap_enable_reg_pp0_iter1;
  input ap_enable_reg_pp1_iter22;
  input ap_pipeline_reg_pp0_iter12_exitcond_flatten_reg_1588;
  input ap_reg_ioackin_INPUT_IMAGE_ARREADY;
  input ap_pipeline_reg_pp0_iter13_exitcond_flatten_reg_1588;
  input \exitcond_flatten_reg_1588_reg[0] ;
  input exitcond_flatten1_fu_1257_p2;
  input ap_enable_reg_pp1_iter1_reg_0;
  input ap_enable_reg_pp1_iter0;
  input ap_enable_reg_pp1_iter1;
  input ap_pipeline_reg_pp1_iter11_exitcond_flatten1_reg_1665;
  input ap_pipeline_reg_pp1_iter12_exitcond_flatten1_reg_1665;
  input ap_enable_reg_pp1_iter15;
  input \tmp_50_reg_1728_reg[0]_0 ;
  input \exitcond_flatten1_reg_1665_reg[0] ;
  input [4:0]ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708;
  input [31:0]\INPUT_IMAGE_addr_reg_1645_reg[31] ;
  input [31:0]\ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[31] ;
  input ap_rst_n;
  input m_axi_INPUT_IMAGE_RVALID;
  input [0:0]image_buffer0_9_address0;
  input [0:0]image_buffer0_13_address0;
  input [0:0]image_buffer0_15_address0;
  input [0:0]image_buffer0_3_address0;
  input [0:0]image_buffer0_5_address0;
  input [0:0]image_buffer0_7_address0;
  input [0:0]image_buffer0_11_address0;
  input [0:0]image_buffer0_14_address0;
  input [0:0]image_buffer0_12_address0;
  input [0:0]image_buffer0_10_address0;
  input [0:0]image_buffer0_8_address0;
  input [0:0]image_buffer0_4_address0;
  input [0:0]image_buffer0_6_address0;
  input [0:0]image_buffer0_2_address0;
  input [0:0]image_buffer0_1_address0;
  input [0:0]image_buffer0_16_address0;
  input [0:0]image_buffer1_9_address0;
  input [0:0]image_buffer1_13_address0;
  input [0:0]image_buffer1_15_address0;
  input [0:0]image_buffer1_3_address0;
  input [0:0]image_buffer1_5_address0;
  input [0:0]image_buffer1_7_address0;
  input [0:0]image_buffer1_11_address0;
  input [0:0]image_buffer1_14_address0;
  input [0:0]image_buffer1_12_address0;
  input [0:0]image_buffer1_10_address0;
  input [0:0]image_buffer1_8_address0;
  input [0:0]image_buffer1_4_address0;
  input [0:0]image_buffer1_6_address0;
  input [0:0]image_buffer1_2_address0;
  input [0:0]image_buffer1_1_address0;
  input [0:0]image_buffer1_16_address0;
  input \tmp_49_reg_1723_reg[7] ;
  input \tmp_49_reg_1723_reg[3] ;
  input ap_pipeline_reg_pp1_iter13_exitcond_flatten1_reg_1665;
  input [0:0]image_buffer1_0_address0;
  input \tmp_reg_1640_reg[6] ;
  input \indvar_flatten_next_reg_1592_reg[1] ;
  input \indvar_flatten_next9_reg_1669_reg[1] ;
  input ap_clk;
  input [32:0]m_axi_INPUT_IMAGE_RLAST;
  input [1:0]m_axi_INPUT_IMAGE_RRESP;
  input m_axi_INPUT_IMAGE_ARREADY;

  wire [3:0]ARLEN;
  wire [3:0]D;
  wire [0:0]E;
  wire INPUT_IMAGE_RREADY;
  wire [0:0]\INPUT_IMAGE_addr_1_reg_1717_reg[0] ;
  wire [0:0]\INPUT_IMAGE_addr_reg_1645_reg[0] ;
  wire [31:0]\INPUT_IMAGE_addr_reg_1645_reg[31] ;
  wire [7:0]I_RDATA;
  wire I_RREADY2;
  wire [1:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[5] ;
  wire [3:0]\ap_CS_fsm_reg[5]_0 ;
  wire ap_NS_fsm5;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter15;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter22;
  wire ap_enable_reg_pp0_iter23_reg;
  wire ap_enable_reg_pp0_iter23_reg_0;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_reg;
  wire ap_enable_reg_pp1_iter1;
  wire ap_enable_reg_pp1_iter15;
  wire ap_enable_reg_pp1_iter1_reg;
  wire ap_enable_reg_pp1_iter1_reg_0;
  wire ap_enable_reg_pp1_iter22;
  wire ap_enable_reg_pp1_iter23_reg;
  wire ap_enable_reg_pp1_iter23_reg_0;
  wire ap_pipeline_reg_pp0_iter12_exitcond_flatten_reg_1588;
  wire ap_pipeline_reg_pp0_iter13_exitcond_flatten_reg_1588;
  wire [4:0]ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631;
  wire ap_pipeline_reg_pp1_iter11_exitcond_flatten1_reg_1665;
  wire ap_pipeline_reg_pp1_iter12_exitcond_flatten1_reg_1665;
  wire ap_pipeline_reg_pp1_iter13_exitcond_flatten1_reg_1665;
  wire [31:0]\ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[31] ;
  wire [4:0]ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708;
  wire ap_reg_ioackin_INPUT_IMAGE_ARREADY;
  wire ap_reg_ioackin_INPUT_IMAGE_ARREADY_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire exitcond_flatten1_fu_1257_p2;
  wire \exitcond_flatten1_reg_1665_reg[0] ;
  wire exitcond_flatten_fu_1081_p2;
  wire \exitcond_flatten_reg_1588_reg[0] ;
  wire [0:0]image_buffer0_10_address0;
  wire [0:0]image_buffer0_11_address0;
  wire [0:0]image_buffer0_12_address0;
  wire [0:0]image_buffer0_13_address0;
  wire [0:0]image_buffer0_14_address0;
  wire [0:0]image_buffer0_15_address0;
  wire [0:0]image_buffer0_16_address0;
  wire [0:0]image_buffer0_1_address0;
  wire [0:0]image_buffer0_2_address0;
  wire [0:0]image_buffer0_3_address0;
  wire [0:0]image_buffer0_4_address0;
  wire [0:0]image_buffer0_5_address0;
  wire [0:0]image_buffer0_6_address0;
  wire [0:0]image_buffer0_7_address0;
  wire [0:0]image_buffer0_8_address0;
  wire [0:0]image_buffer0_9_address0;
  wire [0:0]image_buffer1_0_address0;
  wire [0:0]image_buffer1_10_address0;
  wire [0:0]image_buffer1_11_address0;
  wire [0:0]image_buffer1_12_address0;
  wire [0:0]image_buffer1_13_address0;
  wire [0:0]image_buffer1_14_address0;
  wire [0:0]image_buffer1_15_address0;
  wire [0:0]image_buffer1_16_address0;
  wire [0:0]image_buffer1_1_address0;
  wire [0:0]image_buffer1_2_address0;
  wire [0:0]image_buffer1_3_address0;
  wire [0:0]image_buffer1_4_address0;
  wire [0:0]image_buffer1_5_address0;
  wire [0:0]image_buffer1_6_address0;
  wire [0:0]image_buffer1_7_address0;
  wire [0:0]image_buffer1_8_address0;
  wire [0:0]image_buffer1_9_address0;
  wire [0:0]\indvar1_mid2_reg_1674_reg[0] ;
  wire [0:0]\indvar1_reg_920_reg[0] ;
  wire [0:0]\indvar1_reg_920_reg[0]_0 ;
  wire [0:0]\indvar_flatten8_reg_897_reg[0] ;
  wire [0:0]\indvar_flatten8_reg_897_reg[0]_0 ;
  wire [0:0]\indvar_flatten_next9_reg_1669_reg[0] ;
  wire \indvar_flatten_next9_reg_1669_reg[1] ;
  wire [0:0]\indvar_flatten_next_reg_1592_reg[0] ;
  wire \indvar_flatten_next_reg_1592_reg[1] ;
  wire [0:0]\indvar_flatten_reg_863_reg[0] ;
  wire [0:0]\indvar_mid2_reg_1597_reg[0] ;
  wire [0:0]\indvar_reg_886_reg[0] ;
  wire [0:0]\indvar_reg_886_reg[0]_0 ;
  wire [29:0]m_axi_INPUT_IMAGE_ARADDR;
  wire m_axi_INPUT_IMAGE_ARREADY;
  wire m_axi_INPUT_IMAGE_ARVALID;
  wire [32:0]m_axi_INPUT_IMAGE_RLAST;
  wire m_axi_INPUT_IMAGE_RREADY;
  wire [1:0]m_axi_INPUT_IMAGE_RRESP;
  wire m_axi_INPUT_IMAGE_RVALID;
  wire p_0_in;
  wire p_0_in_0;
  wire p_0_in_1;
  wire p_0_in_10;
  wire p_0_in_11;
  wire p_0_in_12;
  wire p_0_in_13;
  wire p_0_in_14;
  wire p_0_in_15;
  wire p_0_in_16;
  wire p_0_in_17;
  wire p_0_in_18;
  wire p_0_in_19;
  wire p_0_in_2;
  wire p_0_in_20;
  wire p_0_in_21;
  wire p_0_in_22;
  wire p_0_in_23;
  wire p_0_in_24;
  wire p_0_in_25;
  wire p_0_in_26;
  wire p_0_in_27;
  wire p_0_in_28;
  wire p_0_in_29;
  wire p_0_in_3;
  wire p_0_in_30;
  wire p_0_in_31;
  wire p_0_in_32;
  wire p_0_in_4;
  wire p_0_in_5;
  wire p_0_in_6;
  wire p_0_in_7;
  wire p_0_in_8;
  wire p_0_in_9;
  wire p_19_in;
  wire p_22_in;
  wire [0:0]\p_sum2_cast_mid2_v_v_2_reg_1712_reg[0] ;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire \q0_reg[0]_3 ;
  wire \q0_reg[7] ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire \q0_reg[7]_2 ;
  wire \q1_reg[0] ;
  wire \q1_reg[0]_0 ;
  wire \q1_reg[0]_1 ;
  wire \q1_reg[0]_10 ;
  wire \q1_reg[0]_11 ;
  wire \q1_reg[0]_12 ;
  wire \q1_reg[0]_13 ;
  wire \q1_reg[0]_14 ;
  wire \q1_reg[0]_15 ;
  wire \q1_reg[0]_16 ;
  wire \q1_reg[0]_17 ;
  wire \q1_reg[0]_18 ;
  wire \q1_reg[0]_19 ;
  wire \q1_reg[0]_2 ;
  wire \q1_reg[0]_20 ;
  wire \q1_reg[0]_21 ;
  wire \q1_reg[0]_22 ;
  wire \q1_reg[0]_23 ;
  wire \q1_reg[0]_24 ;
  wire \q1_reg[0]_25 ;
  wire \q1_reg[0]_26 ;
  wire \q1_reg[0]_27 ;
  wire \q1_reg[0]_28 ;
  wire \q1_reg[0]_29 ;
  wire \q1_reg[0]_3 ;
  wire \q1_reg[0]_30 ;
  wire \q1_reg[0]_4 ;
  wire \q1_reg[0]_5 ;
  wire \q1_reg[0]_6 ;
  wire \q1_reg[0]_7 ;
  wire \q1_reg[0]_8 ;
  wire \q1_reg[0]_9 ;
  wire \tmp_45_reg_1651_reg[0] ;
  wire \tmp_45_reg_1651_reg[0]_0 ;
  wire \tmp_49_reg_1723_reg[3] ;
  wire \tmp_49_reg_1723_reg[7] ;
  wire \tmp_50_reg_1728_reg[0] ;
  wire \tmp_50_reg_1728_reg[0]_0 ;
  wire \tmp_reg_1640_reg[6] ;
  wire [1:0]\tmp_s_reg_1732_reg[5] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_INPUT_IMAGE_m_axi_read bus_read
       (.D(D),
        .E(E),
        .\INPUT_IMAGE_addr_1_reg_1717_reg[0] (\INPUT_IMAGE_addr_1_reg_1717_reg[0] ),
        .\INPUT_IMAGE_addr_reg_1645_reg[0] (\INPUT_IMAGE_addr_reg_1645_reg[0] ),
        .\INPUT_IMAGE_addr_reg_1645_reg[31] (\INPUT_IMAGE_addr_reg_1645_reg[31] ),
        .I_RDATA(I_RDATA),
        .I_RREADY2(I_RREADY2),
        .Q(Q),
        .SR(ap_rst_n_inv),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3] ),
        .\ap_CS_fsm_reg[5] (\ap_CS_fsm_reg[5] ),
        .\ap_CS_fsm_reg[5]_0 (\ap_CS_fsm_reg[5]_0 ),
        .ap_NS_fsm5(ap_NS_fsm5),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter15(ap_enable_reg_pp0_iter15),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1_reg_0),
        .ap_enable_reg_pp0_iter22(ap_enable_reg_pp0_iter22),
        .ap_enable_reg_pp0_iter23_reg(ap_enable_reg_pp0_iter23_reg),
        .ap_enable_reg_pp0_iter23_reg_0(ap_enable_reg_pp0_iter23_reg_0),
        .ap_enable_reg_pp1_iter0(ap_enable_reg_pp1_iter0),
        .ap_enable_reg_pp1_iter0_reg(ap_enable_reg_pp1_iter0_reg),
        .ap_enable_reg_pp1_iter1(ap_enable_reg_pp1_iter1),
        .ap_enable_reg_pp1_iter15(ap_enable_reg_pp1_iter15),
        .ap_enable_reg_pp1_iter1_reg(ap_enable_reg_pp1_iter1_reg),
        .ap_enable_reg_pp1_iter1_reg_0(ap_enable_reg_pp1_iter1_reg_0),
        .ap_enable_reg_pp1_iter22(ap_enable_reg_pp1_iter22),
        .ap_enable_reg_pp1_iter23_reg(ap_enable_reg_pp1_iter23_reg),
        .ap_enable_reg_pp1_iter23_reg_0(ap_enable_reg_pp1_iter23_reg_0),
        .ap_pipeline_reg_pp0_iter12_exitcond_flatten_reg_1588(ap_pipeline_reg_pp0_iter12_exitcond_flatten_reg_1588),
        .ap_pipeline_reg_pp0_iter13_exitcond_flatten_reg_1588(ap_pipeline_reg_pp0_iter13_exitcond_flatten_reg_1588),
        .ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631),
        .ap_pipeline_reg_pp1_iter11_exitcond_flatten1_reg_1665(ap_pipeline_reg_pp1_iter11_exitcond_flatten1_reg_1665),
        .ap_pipeline_reg_pp1_iter12_exitcond_flatten1_reg_1665(ap_pipeline_reg_pp1_iter12_exitcond_flatten1_reg_1665),
        .ap_pipeline_reg_pp1_iter13_exitcond_flatten1_reg_1665(ap_pipeline_reg_pp1_iter13_exitcond_flatten1_reg_1665),
        .\ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[31] (\ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[31] ),
        .ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708),
        .ap_reg_ioackin_INPUT_IMAGE_ARREADY(ap_reg_ioackin_INPUT_IMAGE_ARREADY),
        .ap_reg_ioackin_INPUT_IMAGE_ARREADY_reg(ap_reg_ioackin_INPUT_IMAGE_ARREADY_reg),
        .ap_rst_n(ap_rst_n),
        .exitcond_flatten1_fu_1257_p2(exitcond_flatten1_fu_1257_p2),
        .\exitcond_flatten1_reg_1665_reg[0] (\exitcond_flatten1_reg_1665_reg[0] ),
        .exitcond_flatten_fu_1081_p2(exitcond_flatten_fu_1081_p2),
        .\exitcond_flatten_reg_1588_reg[0] (\exitcond_flatten_reg_1588_reg[0] ),
        .image_buffer0_10_address0(image_buffer0_10_address0),
        .image_buffer0_11_address0(image_buffer0_11_address0),
        .image_buffer0_12_address0(image_buffer0_12_address0),
        .image_buffer0_13_address0(image_buffer0_13_address0),
        .image_buffer0_14_address0(image_buffer0_14_address0),
        .image_buffer0_15_address0(image_buffer0_15_address0),
        .image_buffer0_16_address0(image_buffer0_16_address0),
        .image_buffer0_1_address0(image_buffer0_1_address0),
        .image_buffer0_2_address0(image_buffer0_2_address0),
        .image_buffer0_3_address0(image_buffer0_3_address0),
        .image_buffer0_4_address0(image_buffer0_4_address0),
        .image_buffer0_5_address0(image_buffer0_5_address0),
        .image_buffer0_6_address0(image_buffer0_6_address0),
        .image_buffer0_7_address0(image_buffer0_7_address0),
        .image_buffer0_8_address0(image_buffer0_8_address0),
        .image_buffer0_9_address0(image_buffer0_9_address0),
        .image_buffer1_0_address0(image_buffer1_0_address0),
        .image_buffer1_10_address0(image_buffer1_10_address0),
        .image_buffer1_11_address0(image_buffer1_11_address0),
        .image_buffer1_12_address0(image_buffer1_12_address0),
        .image_buffer1_13_address0(image_buffer1_13_address0),
        .image_buffer1_14_address0(image_buffer1_14_address0),
        .image_buffer1_15_address0(image_buffer1_15_address0),
        .image_buffer1_16_address0(image_buffer1_16_address0),
        .image_buffer1_1_address0(image_buffer1_1_address0),
        .image_buffer1_2_address0(image_buffer1_2_address0),
        .image_buffer1_3_address0(image_buffer1_3_address0),
        .image_buffer1_4_address0(image_buffer1_4_address0),
        .image_buffer1_5_address0(image_buffer1_5_address0),
        .image_buffer1_6_address0(image_buffer1_6_address0),
        .image_buffer1_7_address0(image_buffer1_7_address0),
        .image_buffer1_8_address0(image_buffer1_8_address0),
        .image_buffer1_9_address0(image_buffer1_9_address0),
        .\indvar1_mid2_reg_1674_reg[0] (\indvar1_mid2_reg_1674_reg[0] ),
        .\indvar1_reg_920_reg[0] (\indvar1_reg_920_reg[0] ),
        .\indvar1_reg_920_reg[0]_0 (\indvar1_reg_920_reg[0]_0 ),
        .\indvar_flatten8_reg_897_reg[0] (\indvar_flatten8_reg_897_reg[0] ),
        .\indvar_flatten8_reg_897_reg[0]_0 (\indvar_flatten8_reg_897_reg[0]_0 ),
        .\indvar_flatten_next9_reg_1669_reg[0] (\indvar_flatten_next9_reg_1669_reg[0] ),
        .\indvar_flatten_next9_reg_1669_reg[1] (\indvar_flatten_next9_reg_1669_reg[1] ),
        .\indvar_flatten_next_reg_1592_reg[0] (\indvar_flatten_next_reg_1592_reg[0] ),
        .\indvar_flatten_next_reg_1592_reg[1] (\indvar_flatten_next_reg_1592_reg[1] ),
        .\indvar_flatten_reg_863_reg[0] (\indvar_flatten_reg_863_reg[0] ),
        .\indvar_flatten_reg_863_reg[0]_0 (SR),
        .\indvar_mid2_reg_1597_reg[0] (\indvar_mid2_reg_1597_reg[0] ),
        .\indvar_reg_886_reg[0] (\indvar_reg_886_reg[0] ),
        .\indvar_reg_886_reg[0]_0 (\indvar_reg_886_reg[0]_0 ),
        .m_axi_INPUT_IMAGE_ARADDR(m_axi_INPUT_IMAGE_ARADDR),
        .\m_axi_INPUT_IMAGE_ARLEN[3] (ARLEN),
        .m_axi_INPUT_IMAGE_ARREADY(m_axi_INPUT_IMAGE_ARREADY),
        .m_axi_INPUT_IMAGE_ARVALID(m_axi_INPUT_IMAGE_ARVALID),
        .m_axi_INPUT_IMAGE_RLAST(m_axi_INPUT_IMAGE_RLAST),
        .m_axi_INPUT_IMAGE_RREADY(m_axi_INPUT_IMAGE_RREADY),
        .m_axi_INPUT_IMAGE_RRESP(m_axi_INPUT_IMAGE_RRESP),
        .m_axi_INPUT_IMAGE_RVALID(m_axi_INPUT_IMAGE_RVALID),
        .p_0_in(p_0_in),
        .p_0_in_0(p_0_in_0),
        .p_0_in_1(p_0_in_1),
        .p_0_in_10(p_0_in_10),
        .p_0_in_11(p_0_in_11),
        .p_0_in_12(p_0_in_12),
        .p_0_in_13(p_0_in_13),
        .p_0_in_14(p_0_in_14),
        .p_0_in_15(p_0_in_15),
        .p_0_in_16(p_0_in_16),
        .p_0_in_17(p_0_in_17),
        .p_0_in_18(p_0_in_18),
        .p_0_in_19(p_0_in_19),
        .p_0_in_2(p_0_in_2),
        .p_0_in_20(p_0_in_20),
        .p_0_in_21(p_0_in_21),
        .p_0_in_22(p_0_in_22),
        .p_0_in_23(p_0_in_23),
        .p_0_in_24(p_0_in_24),
        .p_0_in_25(p_0_in_25),
        .p_0_in_26(p_0_in_26),
        .p_0_in_27(p_0_in_27),
        .p_0_in_28(p_0_in_28),
        .p_0_in_29(p_0_in_29),
        .p_0_in_3(p_0_in_3),
        .p_0_in_30(p_0_in_30),
        .p_0_in_31(p_0_in_31),
        .p_0_in_32(p_0_in_32),
        .p_0_in_4(p_0_in_4),
        .p_0_in_5(p_0_in_5),
        .p_0_in_6(p_0_in_6),
        .p_0_in_7(p_0_in_7),
        .p_0_in_8(p_0_in_8),
        .p_0_in_9(p_0_in_9),
        .p_19_in(p_19_in),
        .p_22_in(p_22_in),
        .\p_sum2_cast_mid2_v_v_2_reg_1712_reg[0] (\p_sum2_cast_mid2_v_v_2_reg_1712_reg[0] ),
        .\q0_reg[0] (\q0_reg[0] ),
        .\q0_reg[0]_0 (\q0_reg[0]_0 ),
        .\q0_reg[0]_1 (\q0_reg[0]_1 ),
        .\q0_reg[0]_2 (\q0_reg[0]_2 ),
        .\q0_reg[0]_3 (\q0_reg[0]_3 ),
        .\q0_reg[7] (\q0_reg[7] ),
        .\q0_reg[7]_0 (\q0_reg[7]_0 ),
        .\q0_reg[7]_1 (\q0_reg[7]_1 ),
        .\q0_reg[7]_2 (\q0_reg[7]_2 ),
        .\q1_reg[0] (\q1_reg[0] ),
        .\q1_reg[0]_0 (\q1_reg[0]_0 ),
        .\q1_reg[0]_1 (\q1_reg[0]_1 ),
        .\q1_reg[0]_10 (\q1_reg[0]_10 ),
        .\q1_reg[0]_11 (\q1_reg[0]_11 ),
        .\q1_reg[0]_12 (\q1_reg[0]_12 ),
        .\q1_reg[0]_13 (\q1_reg[0]_13 ),
        .\q1_reg[0]_14 (\q1_reg[0]_14 ),
        .\q1_reg[0]_15 (\q1_reg[0]_15 ),
        .\q1_reg[0]_16 (\q1_reg[0]_16 ),
        .\q1_reg[0]_17 (\q1_reg[0]_17 ),
        .\q1_reg[0]_18 (\q1_reg[0]_18 ),
        .\q1_reg[0]_19 (\q1_reg[0]_19 ),
        .\q1_reg[0]_2 (\q1_reg[0]_2 ),
        .\q1_reg[0]_20 (\q1_reg[0]_20 ),
        .\q1_reg[0]_21 (\q1_reg[0]_21 ),
        .\q1_reg[0]_22 (\q1_reg[0]_22 ),
        .\q1_reg[0]_23 (\q1_reg[0]_23 ),
        .\q1_reg[0]_24 (\q1_reg[0]_24 ),
        .\q1_reg[0]_25 (\q1_reg[0]_25 ),
        .\q1_reg[0]_26 (\q1_reg[0]_26 ),
        .\q1_reg[0]_27 (\q1_reg[0]_27 ),
        .\q1_reg[0]_28 (\q1_reg[0]_28 ),
        .\q1_reg[0]_29 (\q1_reg[0]_29 ),
        .\q1_reg[0]_3 (\q1_reg[0]_3 ),
        .\q1_reg[0]_30 (\q1_reg[0]_30 ),
        .\q1_reg[0]_4 (\q1_reg[0]_4 ),
        .\q1_reg[0]_5 (\q1_reg[0]_5 ),
        .\q1_reg[0]_6 (\q1_reg[0]_6 ),
        .\q1_reg[0]_7 (\q1_reg[0]_7 ),
        .\q1_reg[0]_8 (\q1_reg[0]_8 ),
        .\q1_reg[0]_9 (\q1_reg[0]_9 ),
        .\reg_1033_reg[0] (INPUT_IMAGE_RREADY),
        .\tmp_45_reg_1651_reg[0] (\tmp_45_reg_1651_reg[0] ),
        .\tmp_45_reg_1651_reg[0]_0 (\tmp_45_reg_1651_reg[0]_0 ),
        .\tmp_49_reg_1723_reg[3] (\tmp_49_reg_1723_reg[3] ),
        .\tmp_49_reg_1723_reg[7] (\tmp_49_reg_1723_reg[7] ),
        .\tmp_50_reg_1728_reg[0] (\tmp_50_reg_1728_reg[0] ),
        .\tmp_50_reg_1728_reg[0]_0 (\tmp_50_reg_1728_reg[0]_0 ),
        .\tmp_reg_1640_reg[6] (\tmp_reg_1640_reg[6] ),
        .\tmp_s_reg_1732_reg[5] (\tmp_s_reg_1732_reg[5] ));
endmodule

(* ORIG_REF_NAME = "hog_INPUT_IMAGE_m_axi_buffer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_INPUT_IMAGE_m_axi_buffer__parameterized0
   (m_axi_INPUT_IMAGE_RREADY,
    beat_valid,
    \dout_buf_reg[0]_0 ,
    D,
    \bus_wide_gen.data_buf_reg[31] ,
    E,
    \bus_wide_gen.data_buf_reg[31]_0 ,
    \bus_wide_gen.len_cnt_reg[0] ,
    \bus_wide_gen.len_cnt_reg[0]_0 ,
    \bus_wide_gen.len_cnt_reg[0]_1 ,
    \bus_wide_gen.len_cnt_reg[0]_2 ,
    \bus_wide_gen.rdata_valid_t_reg ,
    full_n_reg_0,
    ap_clk,
    m_axi_INPUT_IMAGE_RLAST,
    m_axi_INPUT_IMAGE_RRESP,
    m_axi_INPUT_IMAGE_RVALID,
    ap_rst_n,
    last_split,
    s_ready_t_reg,
    Q,
    \q_reg[11] ,
    \bus_wide_gen.len_cnt_reg[4] ,
    burst_valid,
    \bus_wide_gen.rdata_valid_t_reg_0 ,
    rdata_ack_t,
    \bus_wide_gen.split_cnt_buf_reg[0] ,
    \bus_wide_gen.split_cnt_buf_reg[1] ,
    \bus_wide_gen.split_cnt_buf_reg[0]_0 ,
    \bus_wide_gen.len_cnt_reg[7] );
  output m_axi_INPUT_IMAGE_RREADY;
  output beat_valid;
  output \dout_buf_reg[0]_0 ;
  output [31:0]D;
  output \bus_wide_gen.data_buf_reg[31] ;
  output [0:0]E;
  output \bus_wide_gen.data_buf_reg[31]_0 ;
  output \bus_wide_gen.len_cnt_reg[0] ;
  output \bus_wide_gen.len_cnt_reg[0]_0 ;
  output \bus_wide_gen.len_cnt_reg[0]_1 ;
  output \bus_wide_gen.len_cnt_reg[0]_2 ;
  output \bus_wide_gen.rdata_valid_t_reg ;
  output [0:0]full_n_reg_0;
  input ap_clk;
  input [32:0]m_axi_INPUT_IMAGE_RLAST;
  input [1:0]m_axi_INPUT_IMAGE_RRESP;
  input m_axi_INPUT_IMAGE_RVALID;
  input ap_rst_n;
  input last_split;
  input s_ready_t_reg;
  input [23:0]Q;
  input [1:0]\q_reg[11] ;
  input \bus_wide_gen.len_cnt_reg[4] ;
  input burst_valid;
  input \bus_wide_gen.rdata_valid_t_reg_0 ;
  input rdata_ack_t;
  input \bus_wide_gen.split_cnt_buf_reg[0] ;
  input \bus_wide_gen.split_cnt_buf_reg[1] ;
  input \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  input [7:0]\bus_wide_gen.len_cnt_reg[7] ;

  wire [31:0]D;
  wire [0:0]E;
  wire [23:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire beat_valid;
  wire burst_valid;
  wire \bus_wide_gen.data_buf[0]_i_2_n_8 ;
  wire \bus_wide_gen.data_buf[10]_i_2_n_8 ;
  wire \bus_wide_gen.data_buf[11]_i_2_n_8 ;
  wire \bus_wide_gen.data_buf[12]_i_2_n_8 ;
  wire \bus_wide_gen.data_buf[13]_i_2_n_8 ;
  wire \bus_wide_gen.data_buf[14]_i_2_n_8 ;
  wire \bus_wide_gen.data_buf[15]_i_2_n_8 ;
  wire \bus_wide_gen.data_buf[16]_i_2_n_8 ;
  wire \bus_wide_gen.data_buf[17]_i_2_n_8 ;
  wire \bus_wide_gen.data_buf[18]_i_2_n_8 ;
  wire \bus_wide_gen.data_buf[19]_i_2_n_8 ;
  wire \bus_wide_gen.data_buf[1]_i_2_n_8 ;
  wire \bus_wide_gen.data_buf[20]_i_2_n_8 ;
  wire \bus_wide_gen.data_buf[21]_i_2_n_8 ;
  wire \bus_wide_gen.data_buf[22]_i_2_n_8 ;
  wire \bus_wide_gen.data_buf[23]_i_2_n_8 ;
  wire \bus_wide_gen.data_buf[2]_i_2_n_8 ;
  wire \bus_wide_gen.data_buf[31]_i_4_n_8 ;
  wire \bus_wide_gen.data_buf[31]_i_6_n_8 ;
  wire \bus_wide_gen.data_buf[3]_i_2_n_8 ;
  wire \bus_wide_gen.data_buf[4]_i_2_n_8 ;
  wire \bus_wide_gen.data_buf[5]_i_2_n_8 ;
  wire \bus_wide_gen.data_buf[6]_i_2_n_8 ;
  wire \bus_wide_gen.data_buf[7]_i_2_n_8 ;
  wire \bus_wide_gen.data_buf[8]_i_2_n_8 ;
  wire \bus_wide_gen.data_buf[9]_i_2_n_8 ;
  wire \bus_wide_gen.data_buf_reg[31] ;
  wire \bus_wide_gen.data_buf_reg[31]_0 ;
  wire \bus_wide_gen.len_cnt_reg[0] ;
  wire \bus_wide_gen.len_cnt_reg[0]_0 ;
  wire \bus_wide_gen.len_cnt_reg[0]_1 ;
  wire \bus_wide_gen.len_cnt_reg[0]_2 ;
  wire \bus_wide_gen.len_cnt_reg[4] ;
  wire [7:0]\bus_wide_gen.len_cnt_reg[7] ;
  wire \bus_wide_gen.rdata_valid_t_reg ;
  wire \bus_wide_gen.rdata_valid_t_reg_0 ;
  wire \bus_wide_gen.split_cnt_buf_reg[0] ;
  wire \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  wire \bus_wide_gen.split_cnt_buf_reg[1] ;
  wire \dout_buf[0]_i_1_n_8 ;
  wire \dout_buf[10]_i_1_n_8 ;
  wire \dout_buf[11]_i_1_n_8 ;
  wire \dout_buf[12]_i_1_n_8 ;
  wire \dout_buf[13]_i_1_n_8 ;
  wire \dout_buf[14]_i_1_n_8 ;
  wire \dout_buf[15]_i_1_n_8 ;
  wire \dout_buf[16]_i_1_n_8 ;
  wire \dout_buf[17]_i_1_n_8 ;
  wire \dout_buf[18]_i_1_n_8 ;
  wire \dout_buf[19]_i_1_n_8 ;
  wire \dout_buf[1]_i_1_n_8 ;
  wire \dout_buf[20]_i_1_n_8 ;
  wire \dout_buf[21]_i_1_n_8 ;
  wire \dout_buf[22]_i_1_n_8 ;
  wire \dout_buf[23]_i_1_n_8 ;
  wire \dout_buf[24]_i_1_n_8 ;
  wire \dout_buf[25]_i_1_n_8 ;
  wire \dout_buf[26]_i_1_n_8 ;
  wire \dout_buf[27]_i_1_n_8 ;
  wire \dout_buf[28]_i_1_n_8 ;
  wire \dout_buf[29]_i_1_n_8 ;
  wire \dout_buf[2]_i_1_n_8 ;
  wire \dout_buf[30]_i_1_n_8 ;
  wire \dout_buf[31]_i_1_n_8 ;
  wire \dout_buf[34]_i_1_n_8 ;
  wire \dout_buf[3]_i_1_n_8 ;
  wire \dout_buf[4]_i_1_n_8 ;
  wire \dout_buf[5]_i_1_n_8 ;
  wire \dout_buf[6]_i_1_n_8 ;
  wire \dout_buf[7]_i_1_n_8 ;
  wire \dout_buf[8]_i_1_n_8 ;
  wire \dout_buf[9]_i_1_n_8 ;
  wire \dout_buf_reg[0]_0 ;
  wire \dout_buf_reg_n_8_[0] ;
  wire \dout_buf_reg_n_8_[10] ;
  wire \dout_buf_reg_n_8_[11] ;
  wire \dout_buf_reg_n_8_[12] ;
  wire \dout_buf_reg_n_8_[13] ;
  wire \dout_buf_reg_n_8_[14] ;
  wire \dout_buf_reg_n_8_[15] ;
  wire \dout_buf_reg_n_8_[16] ;
  wire \dout_buf_reg_n_8_[17] ;
  wire \dout_buf_reg_n_8_[18] ;
  wire \dout_buf_reg_n_8_[19] ;
  wire \dout_buf_reg_n_8_[1] ;
  wire \dout_buf_reg_n_8_[20] ;
  wire \dout_buf_reg_n_8_[21] ;
  wire \dout_buf_reg_n_8_[22] ;
  wire \dout_buf_reg_n_8_[23] ;
  wire \dout_buf_reg_n_8_[24] ;
  wire \dout_buf_reg_n_8_[25] ;
  wire \dout_buf_reg_n_8_[26] ;
  wire \dout_buf_reg_n_8_[27] ;
  wire \dout_buf_reg_n_8_[28] ;
  wire \dout_buf_reg_n_8_[29] ;
  wire \dout_buf_reg_n_8_[2] ;
  wire \dout_buf_reg_n_8_[30] ;
  wire \dout_buf_reg_n_8_[31] ;
  wire \dout_buf_reg_n_8_[3] ;
  wire \dout_buf_reg_n_8_[4] ;
  wire \dout_buf_reg_n_8_[5] ;
  wire \dout_buf_reg_n_8_[6] ;
  wire \dout_buf_reg_n_8_[7] ;
  wire \dout_buf_reg_n_8_[8] ;
  wire \dout_buf_reg_n_8_[9] ;
  wire dout_valid_i_1_n_8;
  wire empty_n_i_1_n_8;
  wire empty_n_i_2__0_n_8;
  wire empty_n_i_3_n_8;
  wire empty_n_reg_n_8;
  wire full_n_i_1_n_8;
  wire full_n_i_2__1_n_8;
  wire full_n_i_3__1_n_8;
  wire [0:0]full_n_reg_0;
  wire last_split;
  wire [32:0]m_axi_INPUT_IMAGE_RLAST;
  wire m_axi_INPUT_IMAGE_RREADY;
  wire [1:0]m_axi_INPUT_IMAGE_RRESP;
  wire m_axi_INPUT_IMAGE_RVALID;
  wire mem_reg_i_10_n_8;
  wire mem_reg_i_9_n_8;
  wire mem_reg_n_40;
  wire mem_reg_n_41;
  wire pop;
  wire push;
  wire [34:0]q_buf;
  wire [1:0]\q_reg[11] ;
  wire \q_tmp_reg_n_8_[0] ;
  wire \q_tmp_reg_n_8_[10] ;
  wire \q_tmp_reg_n_8_[11] ;
  wire \q_tmp_reg_n_8_[12] ;
  wire \q_tmp_reg_n_8_[13] ;
  wire \q_tmp_reg_n_8_[14] ;
  wire \q_tmp_reg_n_8_[15] ;
  wire \q_tmp_reg_n_8_[16] ;
  wire \q_tmp_reg_n_8_[17] ;
  wire \q_tmp_reg_n_8_[18] ;
  wire \q_tmp_reg_n_8_[19] ;
  wire \q_tmp_reg_n_8_[1] ;
  wire \q_tmp_reg_n_8_[20] ;
  wire \q_tmp_reg_n_8_[21] ;
  wire \q_tmp_reg_n_8_[22] ;
  wire \q_tmp_reg_n_8_[23] ;
  wire \q_tmp_reg_n_8_[24] ;
  wire \q_tmp_reg_n_8_[25] ;
  wire \q_tmp_reg_n_8_[26] ;
  wire \q_tmp_reg_n_8_[27] ;
  wire \q_tmp_reg_n_8_[28] ;
  wire \q_tmp_reg_n_8_[29] ;
  wire \q_tmp_reg_n_8_[2] ;
  wire \q_tmp_reg_n_8_[30] ;
  wire \q_tmp_reg_n_8_[31] ;
  wire \q_tmp_reg_n_8_[34] ;
  wire \q_tmp_reg_n_8_[3] ;
  wire \q_tmp_reg_n_8_[4] ;
  wire \q_tmp_reg_n_8_[5] ;
  wire \q_tmp_reg_n_8_[6] ;
  wire \q_tmp_reg_n_8_[7] ;
  wire \q_tmp_reg_n_8_[8] ;
  wire \q_tmp_reg_n_8_[9] ;
  wire \raddr[1]_i_1_n_8 ;
  wire \raddr[2]_i_1_n_8 ;
  wire \raddr[3]_i_1_n_8 ;
  wire \raddr[4]_i_1_n_8 ;
  wire \raddr[6]_i_1_n_8 ;
  wire \raddr[7]_i_2_n_8 ;
  wire \raddr_reg_n_8_[0] ;
  wire \raddr_reg_n_8_[1] ;
  wire \raddr_reg_n_8_[2] ;
  wire \raddr_reg_n_8_[3] ;
  wire \raddr_reg_n_8_[4] ;
  wire \raddr_reg_n_8_[5] ;
  wire \raddr_reg_n_8_[6] ;
  wire \raddr_reg_n_8_[7] ;
  wire rdata_ack_t;
  wire [7:0]rnext;
  wire s_ready_t_reg;
  wire show_ahead0;
  wire show_ahead_reg_n_8;
  wire \usedw[0]_i_1_n_8 ;
  wire \usedw[4]_i_2_n_8 ;
  wire \usedw[4]_i_3_n_8 ;
  wire \usedw[4]_i_4_n_8 ;
  wire \usedw[4]_i_5_n_8 ;
  wire \usedw[4]_i_6_n_8 ;
  wire \usedw[7]_i_1_n_8 ;
  wire \usedw[7]_i_3_n_8 ;
  wire \usedw[7]_i_4_n_8 ;
  wire \usedw[7]_i_5_n_8 ;
  wire \usedw_reg[4]_i_1_n_10 ;
  wire \usedw_reg[4]_i_1_n_11 ;
  wire \usedw_reg[4]_i_1_n_12 ;
  wire \usedw_reg[4]_i_1_n_13 ;
  wire \usedw_reg[4]_i_1_n_14 ;
  wire \usedw_reg[4]_i_1_n_15 ;
  wire \usedw_reg[4]_i_1_n_8 ;
  wire \usedw_reg[4]_i_1_n_9 ;
  wire \usedw_reg[7]_i_2_n_10 ;
  wire \usedw_reg[7]_i_2_n_11 ;
  wire \usedw_reg[7]_i_2_n_13 ;
  wire \usedw_reg[7]_i_2_n_14 ;
  wire \usedw_reg[7]_i_2_n_15 ;
  wire [7:0]usedw_reg__0;
  wire [7:0]waddr;
  wire \waddr[0]_i_1_n_8 ;
  wire \waddr[1]_i_1_n_8 ;
  wire \waddr[2]_i_1__0_n_8 ;
  wire \waddr[3]_i_1__0_n_8 ;
  wire \waddr[4]_i_1_n_8 ;
  wire \waddr[5]_i_1_n_8 ;
  wire \waddr[6]_i_1_n_8 ;
  wire \waddr[6]_i_2_n_8 ;
  wire \waddr[7]_i_2_n_8 ;
  wire \waddr[7]_i_3_n_8 ;
  wire \waddr[7]_i_4_n_8 ;
  wire [1:1]NLW_mem_reg_DOPBDOP_UNCONNECTED;
  wire [3:2]\NLW_usedw_reg[7]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_usedw_reg[7]_i_2_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \bus_wide_gen.data_buf[0]_i_1 
       (.I0(\dout_buf_reg_n_8_[0] ),
        .I1(s_ready_t_reg),
        .I2(Q[0]),
        .I3(\bus_wide_gen.data_buf[31]_i_6_n_8 ),
        .I4(\bus_wide_gen.data_buf[0]_i_2_n_8 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bus_wide_gen.data_buf[0]_i_2 
       (.I0(\dout_buf_reg_n_8_[24] ),
        .I1(\dout_buf_reg_n_8_[8] ),
        .I2(\q_reg[11] [0]),
        .I3(\dout_buf_reg_n_8_[16] ),
        .I4(\q_reg[11] [1]),
        .I5(\dout_buf_reg_n_8_[0] ),
        .O(\bus_wide_gen.data_buf[0]_i_2_n_8 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \bus_wide_gen.data_buf[10]_i_1 
       (.I0(\dout_buf_reg_n_8_[10] ),
        .I1(s_ready_t_reg),
        .I2(Q[10]),
        .I3(\bus_wide_gen.data_buf[31]_i_6_n_8 ),
        .I4(\bus_wide_gen.data_buf[10]_i_2_n_8 ),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \bus_wide_gen.data_buf[10]_i_2 
       (.I0(\dout_buf_reg_n_8_[18] ),
        .I1(\q_reg[11] [0]),
        .I2(\dout_buf_reg_n_8_[26] ),
        .I3(\q_reg[11] [1]),
        .I4(\dout_buf_reg_n_8_[10] ),
        .O(\bus_wide_gen.data_buf[10]_i_2_n_8 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \bus_wide_gen.data_buf[11]_i_1 
       (.I0(\dout_buf_reg_n_8_[11] ),
        .I1(s_ready_t_reg),
        .I2(Q[11]),
        .I3(\bus_wide_gen.data_buf[31]_i_6_n_8 ),
        .I4(\bus_wide_gen.data_buf[11]_i_2_n_8 ),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \bus_wide_gen.data_buf[11]_i_2 
       (.I0(\dout_buf_reg_n_8_[19] ),
        .I1(\q_reg[11] [0]),
        .I2(\dout_buf_reg_n_8_[27] ),
        .I3(\q_reg[11] [1]),
        .I4(\dout_buf_reg_n_8_[11] ),
        .O(\bus_wide_gen.data_buf[11]_i_2_n_8 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \bus_wide_gen.data_buf[12]_i_1 
       (.I0(\dout_buf_reg_n_8_[12] ),
        .I1(s_ready_t_reg),
        .I2(Q[12]),
        .I3(\bus_wide_gen.data_buf[31]_i_6_n_8 ),
        .I4(\bus_wide_gen.data_buf[12]_i_2_n_8 ),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \bus_wide_gen.data_buf[12]_i_2 
       (.I0(\dout_buf_reg_n_8_[20] ),
        .I1(\q_reg[11] [0]),
        .I2(\dout_buf_reg_n_8_[28] ),
        .I3(\q_reg[11] [1]),
        .I4(\dout_buf_reg_n_8_[12] ),
        .O(\bus_wide_gen.data_buf[12]_i_2_n_8 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \bus_wide_gen.data_buf[13]_i_1 
       (.I0(\dout_buf_reg_n_8_[13] ),
        .I1(s_ready_t_reg),
        .I2(Q[13]),
        .I3(\bus_wide_gen.data_buf[31]_i_6_n_8 ),
        .I4(\bus_wide_gen.data_buf[13]_i_2_n_8 ),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \bus_wide_gen.data_buf[13]_i_2 
       (.I0(\dout_buf_reg_n_8_[21] ),
        .I1(\q_reg[11] [0]),
        .I2(\dout_buf_reg_n_8_[29] ),
        .I3(\q_reg[11] [1]),
        .I4(\dout_buf_reg_n_8_[13] ),
        .O(\bus_wide_gen.data_buf[13]_i_2_n_8 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \bus_wide_gen.data_buf[14]_i_1 
       (.I0(\dout_buf_reg_n_8_[14] ),
        .I1(s_ready_t_reg),
        .I2(Q[14]),
        .I3(\bus_wide_gen.data_buf[31]_i_6_n_8 ),
        .I4(\bus_wide_gen.data_buf[14]_i_2_n_8 ),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \bus_wide_gen.data_buf[14]_i_2 
       (.I0(\dout_buf_reg_n_8_[22] ),
        .I1(\q_reg[11] [0]),
        .I2(\dout_buf_reg_n_8_[30] ),
        .I3(\q_reg[11] [1]),
        .I4(\dout_buf_reg_n_8_[14] ),
        .O(\bus_wide_gen.data_buf[14]_i_2_n_8 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \bus_wide_gen.data_buf[15]_i_1 
       (.I0(\dout_buf_reg_n_8_[15] ),
        .I1(s_ready_t_reg),
        .I2(Q[15]),
        .I3(\bus_wide_gen.data_buf[31]_i_6_n_8 ),
        .I4(\bus_wide_gen.data_buf[15]_i_2_n_8 ),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \bus_wide_gen.data_buf[15]_i_2 
       (.I0(\dout_buf_reg_n_8_[23] ),
        .I1(\q_reg[11] [0]),
        .I2(\dout_buf_reg_n_8_[31] ),
        .I3(\q_reg[11] [1]),
        .I4(\dout_buf_reg_n_8_[15] ),
        .O(\bus_wide_gen.data_buf[15]_i_2_n_8 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \bus_wide_gen.data_buf[16]_i_1 
       (.I0(\dout_buf_reg_n_8_[16] ),
        .I1(s_ready_t_reg),
        .I2(Q[16]),
        .I3(\bus_wide_gen.data_buf[31]_i_6_n_8 ),
        .I4(\bus_wide_gen.data_buf[16]_i_2_n_8 ),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \bus_wide_gen.data_buf[16]_i_2 
       (.I0(\dout_buf_reg_n_8_[24] ),
        .I1(\q_reg[11] [0]),
        .I2(\dout_buf_reg_n_8_[16] ),
        .I3(\q_reg[11] [1]),
        .O(\bus_wide_gen.data_buf[16]_i_2_n_8 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \bus_wide_gen.data_buf[17]_i_1 
       (.I0(\dout_buf_reg_n_8_[17] ),
        .I1(s_ready_t_reg),
        .I2(Q[17]),
        .I3(\bus_wide_gen.data_buf[31]_i_6_n_8 ),
        .I4(\bus_wide_gen.data_buf[17]_i_2_n_8 ),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \bus_wide_gen.data_buf[17]_i_2 
       (.I0(\dout_buf_reg_n_8_[25] ),
        .I1(\q_reg[11] [0]),
        .I2(\dout_buf_reg_n_8_[17] ),
        .I3(\q_reg[11] [1]),
        .O(\bus_wide_gen.data_buf[17]_i_2_n_8 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \bus_wide_gen.data_buf[18]_i_1 
       (.I0(\dout_buf_reg_n_8_[18] ),
        .I1(s_ready_t_reg),
        .I2(Q[18]),
        .I3(\bus_wide_gen.data_buf[31]_i_6_n_8 ),
        .I4(\bus_wide_gen.data_buf[18]_i_2_n_8 ),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \bus_wide_gen.data_buf[18]_i_2 
       (.I0(\dout_buf_reg_n_8_[26] ),
        .I1(\q_reg[11] [0]),
        .I2(\dout_buf_reg_n_8_[18] ),
        .I3(\q_reg[11] [1]),
        .O(\bus_wide_gen.data_buf[18]_i_2_n_8 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \bus_wide_gen.data_buf[19]_i_1 
       (.I0(\dout_buf_reg_n_8_[19] ),
        .I1(s_ready_t_reg),
        .I2(Q[19]),
        .I3(\bus_wide_gen.data_buf[31]_i_6_n_8 ),
        .I4(\bus_wide_gen.data_buf[19]_i_2_n_8 ),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \bus_wide_gen.data_buf[19]_i_2 
       (.I0(\dout_buf_reg_n_8_[27] ),
        .I1(\q_reg[11] [0]),
        .I2(\dout_buf_reg_n_8_[19] ),
        .I3(\q_reg[11] [1]),
        .O(\bus_wide_gen.data_buf[19]_i_2_n_8 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \bus_wide_gen.data_buf[1]_i_1 
       (.I0(\dout_buf_reg_n_8_[1] ),
        .I1(s_ready_t_reg),
        .I2(Q[1]),
        .I3(\bus_wide_gen.data_buf[31]_i_6_n_8 ),
        .I4(\bus_wide_gen.data_buf[1]_i_2_n_8 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bus_wide_gen.data_buf[1]_i_2 
       (.I0(\dout_buf_reg_n_8_[25] ),
        .I1(\dout_buf_reg_n_8_[9] ),
        .I2(\q_reg[11] [0]),
        .I3(\dout_buf_reg_n_8_[17] ),
        .I4(\q_reg[11] [1]),
        .I5(\dout_buf_reg_n_8_[1] ),
        .O(\bus_wide_gen.data_buf[1]_i_2_n_8 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \bus_wide_gen.data_buf[20]_i_1 
       (.I0(\dout_buf_reg_n_8_[20] ),
        .I1(s_ready_t_reg),
        .I2(Q[20]),
        .I3(\bus_wide_gen.data_buf[31]_i_6_n_8 ),
        .I4(\bus_wide_gen.data_buf[20]_i_2_n_8 ),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \bus_wide_gen.data_buf[20]_i_2 
       (.I0(\dout_buf_reg_n_8_[28] ),
        .I1(\q_reg[11] [0]),
        .I2(\dout_buf_reg_n_8_[20] ),
        .I3(\q_reg[11] [1]),
        .O(\bus_wide_gen.data_buf[20]_i_2_n_8 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \bus_wide_gen.data_buf[21]_i_1 
       (.I0(\dout_buf_reg_n_8_[21] ),
        .I1(s_ready_t_reg),
        .I2(Q[21]),
        .I3(\bus_wide_gen.data_buf[31]_i_6_n_8 ),
        .I4(\bus_wide_gen.data_buf[21]_i_2_n_8 ),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \bus_wide_gen.data_buf[21]_i_2 
       (.I0(\dout_buf_reg_n_8_[29] ),
        .I1(\q_reg[11] [0]),
        .I2(\dout_buf_reg_n_8_[21] ),
        .I3(\q_reg[11] [1]),
        .O(\bus_wide_gen.data_buf[21]_i_2_n_8 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \bus_wide_gen.data_buf[22]_i_1 
       (.I0(\dout_buf_reg_n_8_[22] ),
        .I1(s_ready_t_reg),
        .I2(Q[22]),
        .I3(\bus_wide_gen.data_buf[31]_i_6_n_8 ),
        .I4(\bus_wide_gen.data_buf[22]_i_2_n_8 ),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \bus_wide_gen.data_buf[22]_i_2 
       (.I0(\dout_buf_reg_n_8_[30] ),
        .I1(\q_reg[11] [0]),
        .I2(\dout_buf_reg_n_8_[22] ),
        .I3(\q_reg[11] [1]),
        .O(\bus_wide_gen.data_buf[22]_i_2_n_8 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \bus_wide_gen.data_buf[23]_i_1 
       (.I0(\dout_buf_reg_n_8_[23] ),
        .I1(s_ready_t_reg),
        .I2(Q[23]),
        .I3(\bus_wide_gen.data_buf[31]_i_6_n_8 ),
        .I4(\bus_wide_gen.data_buf[23]_i_2_n_8 ),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \bus_wide_gen.data_buf[23]_i_2 
       (.I0(\dout_buf_reg_n_8_[31] ),
        .I1(\q_reg[11] [0]),
        .I2(\dout_buf_reg_n_8_[23] ),
        .I3(\q_reg[11] [1]),
        .O(\bus_wide_gen.data_buf[23]_i_2_n_8 ));
  LUT5 #(
    .INIT(32'h88008B00)) 
    \bus_wide_gen.data_buf[24]_i_1 
       (.I0(s_ready_t_reg),
        .I1(\bus_wide_gen.data_buf[31]_i_6_n_8 ),
        .I2(\q_reg[11] [1]),
        .I3(\dout_buf_reg_n_8_[24] ),
        .I4(\q_reg[11] [0]),
        .O(D[24]));
  LUT5 #(
    .INIT(32'h88008B00)) 
    \bus_wide_gen.data_buf[25]_i_1 
       (.I0(s_ready_t_reg),
        .I1(\bus_wide_gen.data_buf[31]_i_6_n_8 ),
        .I2(\q_reg[11] [1]),
        .I3(\dout_buf_reg_n_8_[25] ),
        .I4(\q_reg[11] [0]),
        .O(D[25]));
  LUT5 #(
    .INIT(32'h88008B00)) 
    \bus_wide_gen.data_buf[26]_i_1 
       (.I0(s_ready_t_reg),
        .I1(\bus_wide_gen.data_buf[31]_i_6_n_8 ),
        .I2(\q_reg[11] [1]),
        .I3(\dout_buf_reg_n_8_[26] ),
        .I4(\q_reg[11] [0]),
        .O(D[26]));
  LUT5 #(
    .INIT(32'h88008B00)) 
    \bus_wide_gen.data_buf[27]_i_1 
       (.I0(s_ready_t_reg),
        .I1(\bus_wide_gen.data_buf[31]_i_6_n_8 ),
        .I2(\q_reg[11] [1]),
        .I3(\dout_buf_reg_n_8_[27] ),
        .I4(\q_reg[11] [0]),
        .O(D[27]));
  LUT5 #(
    .INIT(32'h88008B00)) 
    \bus_wide_gen.data_buf[28]_i_1 
       (.I0(s_ready_t_reg),
        .I1(\bus_wide_gen.data_buf[31]_i_6_n_8 ),
        .I2(\q_reg[11] [1]),
        .I3(\dout_buf_reg_n_8_[28] ),
        .I4(\q_reg[11] [0]),
        .O(D[28]));
  LUT5 #(
    .INIT(32'h88008B00)) 
    \bus_wide_gen.data_buf[29]_i_1 
       (.I0(s_ready_t_reg),
        .I1(\bus_wide_gen.data_buf[31]_i_6_n_8 ),
        .I2(\q_reg[11] [1]),
        .I3(\dout_buf_reg_n_8_[29] ),
        .I4(\q_reg[11] [0]),
        .O(D[29]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \bus_wide_gen.data_buf[2]_i_1 
       (.I0(\dout_buf_reg_n_8_[2] ),
        .I1(s_ready_t_reg),
        .I2(Q[2]),
        .I3(\bus_wide_gen.data_buf[31]_i_6_n_8 ),
        .I4(\bus_wide_gen.data_buf[2]_i_2_n_8 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bus_wide_gen.data_buf[2]_i_2 
       (.I0(\dout_buf_reg_n_8_[26] ),
        .I1(\dout_buf_reg_n_8_[10] ),
        .I2(\q_reg[11] [0]),
        .I3(\dout_buf_reg_n_8_[18] ),
        .I4(\q_reg[11] [1]),
        .I5(\dout_buf_reg_n_8_[2] ),
        .O(\bus_wide_gen.data_buf[2]_i_2_n_8 ));
  LUT5 #(
    .INIT(32'h88008B00)) 
    \bus_wide_gen.data_buf[30]_i_1 
       (.I0(s_ready_t_reg),
        .I1(\bus_wide_gen.data_buf[31]_i_6_n_8 ),
        .I2(\q_reg[11] [1]),
        .I3(\dout_buf_reg_n_8_[30] ),
        .I4(\q_reg[11] [0]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT5 #(
    .INIT(32'hFDFD00FD)) 
    \bus_wide_gen.data_buf[31]_i_1 
       (.I0(\bus_wide_gen.split_cnt_buf_reg[0] ),
        .I1(\bus_wide_gen.data_buf[31]_i_4_n_8 ),
        .I2(beat_valid),
        .I3(\bus_wide_gen.rdata_valid_t_reg_0 ),
        .I4(rdata_ack_t),
        .O(E));
  LUT5 #(
    .INIT(32'h88008B00)) 
    \bus_wide_gen.data_buf[31]_i_2 
       (.I0(s_ready_t_reg),
        .I1(\bus_wide_gen.data_buf[31]_i_6_n_8 ),
        .I2(\q_reg[11] [1]),
        .I3(\dout_buf_reg_n_8_[31] ),
        .I4(\q_reg[11] [0]),
        .O(D[31]));
  LUT3 #(
    .INIT(8'hEF)) 
    \bus_wide_gen.data_buf[31]_i_4 
       (.I0(\bus_wide_gen.split_cnt_buf_reg[1] ),
        .I1(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I2(\bus_wide_gen.data_buf_reg[31]_0 ),
        .O(\bus_wide_gen.data_buf[31]_i_4_n_8 ));
  LUT6 #(
    .INIT(64'hFFBFFFBFFFFFFFBF)) 
    \bus_wide_gen.data_buf[31]_i_6 
       (.I0(\bus_wide_gen.len_cnt_reg[4] ),
        .I1(beat_valid),
        .I2(burst_valid),
        .I3(\bus_wide_gen.data_buf_reg[31] ),
        .I4(\bus_wide_gen.rdata_valid_t_reg_0 ),
        .I5(rdata_ack_t),
        .O(\bus_wide_gen.data_buf[31]_i_6_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \bus_wide_gen.data_buf[31]_i_7 
       (.I0(\bus_wide_gen.len_cnt_reg[0]_1 ),
        .I1(\bus_wide_gen.len_cnt_reg[7] [2]),
        .I2(\bus_wide_gen.len_cnt_reg[7] [3]),
        .I3(\bus_wide_gen.len_cnt_reg[7] [0]),
        .I4(\bus_wide_gen.len_cnt_reg[7] [1]),
        .O(\bus_wide_gen.data_buf_reg[31]_0 ));
  LUT6 #(
    .INIT(64'hE6EAECEEF6FAFCFE)) 
    \bus_wide_gen.data_buf[31]_i_8 
       (.I0(\bus_wide_gen.split_cnt_buf_reg[1] ),
        .I1(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I2(\bus_wide_gen.data_buf_reg[31]_0 ),
        .I3(\q_reg[11] [1]),
        .I4(\q_reg[11] [0]),
        .I5(beat_valid),
        .O(\bus_wide_gen.data_buf_reg[31] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \bus_wide_gen.data_buf[3]_i_1 
       (.I0(\dout_buf_reg_n_8_[3] ),
        .I1(s_ready_t_reg),
        .I2(Q[3]),
        .I3(\bus_wide_gen.data_buf[31]_i_6_n_8 ),
        .I4(\bus_wide_gen.data_buf[3]_i_2_n_8 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bus_wide_gen.data_buf[3]_i_2 
       (.I0(\dout_buf_reg_n_8_[27] ),
        .I1(\dout_buf_reg_n_8_[11] ),
        .I2(\q_reg[11] [0]),
        .I3(\dout_buf_reg_n_8_[19] ),
        .I4(\q_reg[11] [1]),
        .I5(\dout_buf_reg_n_8_[3] ),
        .O(\bus_wide_gen.data_buf[3]_i_2_n_8 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \bus_wide_gen.data_buf[4]_i_1 
       (.I0(\dout_buf_reg_n_8_[4] ),
        .I1(s_ready_t_reg),
        .I2(Q[4]),
        .I3(\bus_wide_gen.data_buf[31]_i_6_n_8 ),
        .I4(\bus_wide_gen.data_buf[4]_i_2_n_8 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bus_wide_gen.data_buf[4]_i_2 
       (.I0(\dout_buf_reg_n_8_[28] ),
        .I1(\dout_buf_reg_n_8_[12] ),
        .I2(\q_reg[11] [0]),
        .I3(\dout_buf_reg_n_8_[20] ),
        .I4(\q_reg[11] [1]),
        .I5(\dout_buf_reg_n_8_[4] ),
        .O(\bus_wide_gen.data_buf[4]_i_2_n_8 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \bus_wide_gen.data_buf[5]_i_1 
       (.I0(\dout_buf_reg_n_8_[5] ),
        .I1(s_ready_t_reg),
        .I2(Q[5]),
        .I3(\bus_wide_gen.data_buf[31]_i_6_n_8 ),
        .I4(\bus_wide_gen.data_buf[5]_i_2_n_8 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bus_wide_gen.data_buf[5]_i_2 
       (.I0(\dout_buf_reg_n_8_[29] ),
        .I1(\dout_buf_reg_n_8_[13] ),
        .I2(\q_reg[11] [0]),
        .I3(\dout_buf_reg_n_8_[21] ),
        .I4(\q_reg[11] [1]),
        .I5(\dout_buf_reg_n_8_[5] ),
        .O(\bus_wide_gen.data_buf[5]_i_2_n_8 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \bus_wide_gen.data_buf[6]_i_1 
       (.I0(\dout_buf_reg_n_8_[6] ),
        .I1(s_ready_t_reg),
        .I2(Q[6]),
        .I3(\bus_wide_gen.data_buf[31]_i_6_n_8 ),
        .I4(\bus_wide_gen.data_buf[6]_i_2_n_8 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bus_wide_gen.data_buf[6]_i_2 
       (.I0(\dout_buf_reg_n_8_[30] ),
        .I1(\dout_buf_reg_n_8_[14] ),
        .I2(\q_reg[11] [0]),
        .I3(\dout_buf_reg_n_8_[22] ),
        .I4(\q_reg[11] [1]),
        .I5(\dout_buf_reg_n_8_[6] ),
        .O(\bus_wide_gen.data_buf[6]_i_2_n_8 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \bus_wide_gen.data_buf[7]_i_1 
       (.I0(\dout_buf_reg_n_8_[7] ),
        .I1(s_ready_t_reg),
        .I2(Q[7]),
        .I3(\bus_wide_gen.data_buf[31]_i_6_n_8 ),
        .I4(\bus_wide_gen.data_buf[7]_i_2_n_8 ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bus_wide_gen.data_buf[7]_i_2 
       (.I0(\dout_buf_reg_n_8_[31] ),
        .I1(\dout_buf_reg_n_8_[15] ),
        .I2(\q_reg[11] [0]),
        .I3(\dout_buf_reg_n_8_[23] ),
        .I4(\q_reg[11] [1]),
        .I5(\dout_buf_reg_n_8_[7] ),
        .O(\bus_wide_gen.data_buf[7]_i_2_n_8 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \bus_wide_gen.data_buf[8]_i_1 
       (.I0(\dout_buf_reg_n_8_[8] ),
        .I1(s_ready_t_reg),
        .I2(Q[8]),
        .I3(\bus_wide_gen.data_buf[31]_i_6_n_8 ),
        .I4(\bus_wide_gen.data_buf[8]_i_2_n_8 ),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \bus_wide_gen.data_buf[8]_i_2 
       (.I0(\dout_buf_reg_n_8_[16] ),
        .I1(\q_reg[11] [0]),
        .I2(\dout_buf_reg_n_8_[24] ),
        .I3(\q_reg[11] [1]),
        .I4(\dout_buf_reg_n_8_[8] ),
        .O(\bus_wide_gen.data_buf[8]_i_2_n_8 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \bus_wide_gen.data_buf[9]_i_1 
       (.I0(\dout_buf_reg_n_8_[9] ),
        .I1(s_ready_t_reg),
        .I2(Q[9]),
        .I3(\bus_wide_gen.data_buf[31]_i_6_n_8 ),
        .I4(\bus_wide_gen.data_buf[9]_i_2_n_8 ),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \bus_wide_gen.data_buf[9]_i_2 
       (.I0(\dout_buf_reg_n_8_[17] ),
        .I1(\q_reg[11] [0]),
        .I2(\dout_buf_reg_n_8_[25] ),
        .I3(\q_reg[11] [1]),
        .I4(\dout_buf_reg_n_8_[9] ),
        .O(\bus_wide_gen.data_buf[9]_i_2_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT5 #(
    .INIT(32'hEF22FFFF)) 
    \bus_wide_gen.rdata_valid_t_i_1 
       (.I0(beat_valid),
        .I1(\bus_wide_gen.data_buf[31]_i_4_n_8 ),
        .I2(rdata_ack_t),
        .I3(\bus_wide_gen.rdata_valid_t_reg_0 ),
        .I4(\bus_wide_gen.split_cnt_buf_reg[0] ),
        .O(\bus_wide_gen.rdata_valid_t_reg ));
  LUT5 #(
    .INIT(32'h33323333)) 
    \bus_wide_gen.split_cnt_buf[1]_i_2 
       (.I0(\bus_wide_gen.split_cnt_buf_reg[1] ),
        .I1(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I2(\bus_wide_gen.len_cnt_reg[0]_0 ),
        .I3(\bus_wide_gen.len_cnt_reg[0]_1 ),
        .I4(\q_reg[11] [0]),
        .O(\bus_wide_gen.len_cnt_reg[0]_2 ));
  LUT5 #(
    .INIT(32'hAAABAAAA)) 
    \bus_wide_gen.split_cnt_buf[1]_i_3 
       (.I0(\bus_wide_gen.split_cnt_buf_reg[1] ),
        .I1(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I2(\bus_wide_gen.len_cnt_reg[0]_0 ),
        .I3(\bus_wide_gen.len_cnt_reg[0]_1 ),
        .I4(\q_reg[11] [1]),
        .O(\bus_wide_gen.len_cnt_reg[0] ));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.ARVALID_Dummy_i_1 
       (.I0(ap_rst_n),
        .O(\dout_buf_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(\q_tmp_reg_n_8_[0] ),
        .I1(q_buf[0]),
        .I2(show_ahead_reg_n_8),
        .O(\dout_buf[0]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(\q_tmp_reg_n_8_[10] ),
        .I1(q_buf[10]),
        .I2(show_ahead_reg_n_8),
        .O(\dout_buf[10]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(\q_tmp_reg_n_8_[11] ),
        .I1(q_buf[11]),
        .I2(show_ahead_reg_n_8),
        .O(\dout_buf[11]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(\q_tmp_reg_n_8_[12] ),
        .I1(q_buf[12]),
        .I2(show_ahead_reg_n_8),
        .O(\dout_buf[12]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(\q_tmp_reg_n_8_[13] ),
        .I1(q_buf[13]),
        .I2(show_ahead_reg_n_8),
        .O(\dout_buf[13]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(\q_tmp_reg_n_8_[14] ),
        .I1(q_buf[14]),
        .I2(show_ahead_reg_n_8),
        .O(\dout_buf[14]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(\q_tmp_reg_n_8_[15] ),
        .I1(q_buf[15]),
        .I2(show_ahead_reg_n_8),
        .O(\dout_buf[15]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(\q_tmp_reg_n_8_[16] ),
        .I1(q_buf[16]),
        .I2(show_ahead_reg_n_8),
        .O(\dout_buf[16]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_1 
       (.I0(\q_tmp_reg_n_8_[17] ),
        .I1(q_buf[17]),
        .I2(show_ahead_reg_n_8),
        .O(\dout_buf[17]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[18]_i_1 
       (.I0(\q_tmp_reg_n_8_[18] ),
        .I1(q_buf[18]),
        .I2(show_ahead_reg_n_8),
        .O(\dout_buf[18]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[19]_i_1 
       (.I0(\q_tmp_reg_n_8_[19] ),
        .I1(q_buf[19]),
        .I2(show_ahead_reg_n_8),
        .O(\dout_buf[19]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(\q_tmp_reg_n_8_[1] ),
        .I1(q_buf[1]),
        .I2(show_ahead_reg_n_8),
        .O(\dout_buf[1]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[20]_i_1 
       (.I0(\q_tmp_reg_n_8_[20] ),
        .I1(q_buf[20]),
        .I2(show_ahead_reg_n_8),
        .O(\dout_buf[20]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[21]_i_1 
       (.I0(\q_tmp_reg_n_8_[21] ),
        .I1(q_buf[21]),
        .I2(show_ahead_reg_n_8),
        .O(\dout_buf[21]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[22]_i_1 
       (.I0(\q_tmp_reg_n_8_[22] ),
        .I1(q_buf[22]),
        .I2(show_ahead_reg_n_8),
        .O(\dout_buf[22]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[23]_i_1 
       (.I0(\q_tmp_reg_n_8_[23] ),
        .I1(q_buf[23]),
        .I2(show_ahead_reg_n_8),
        .O(\dout_buf[23]_i_1_n_8 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[24]_i_1 
       (.I0(\q_tmp_reg_n_8_[24] ),
        .I1(q_buf[24]),
        .I2(show_ahead_reg_n_8),
        .O(\dout_buf[24]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[25]_i_1 
       (.I0(\q_tmp_reg_n_8_[25] ),
        .I1(q_buf[25]),
        .I2(show_ahead_reg_n_8),
        .O(\dout_buf[25]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[26]_i_1 
       (.I0(\q_tmp_reg_n_8_[26] ),
        .I1(q_buf[26]),
        .I2(show_ahead_reg_n_8),
        .O(\dout_buf[26]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[27]_i_1 
       (.I0(\q_tmp_reg_n_8_[27] ),
        .I1(q_buf[27]),
        .I2(show_ahead_reg_n_8),
        .O(\dout_buf[27]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[28]_i_1 
       (.I0(\q_tmp_reg_n_8_[28] ),
        .I1(q_buf[28]),
        .I2(show_ahead_reg_n_8),
        .O(\dout_buf[28]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[29]_i_1 
       (.I0(\q_tmp_reg_n_8_[29] ),
        .I1(q_buf[29]),
        .I2(show_ahead_reg_n_8),
        .O(\dout_buf[29]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(\q_tmp_reg_n_8_[2] ),
        .I1(q_buf[2]),
        .I2(show_ahead_reg_n_8),
        .O(\dout_buf[2]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[30]_i_1 
       (.I0(\q_tmp_reg_n_8_[30] ),
        .I1(q_buf[30]),
        .I2(show_ahead_reg_n_8),
        .O(\dout_buf[30]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[31]_i_1 
       (.I0(\q_tmp_reg_n_8_[31] ),
        .I1(q_buf[31]),
        .I2(show_ahead_reg_n_8),
        .O(\dout_buf[31]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[34]_i_1 
       (.I0(\q_tmp_reg_n_8_[34] ),
        .I1(q_buf[34]),
        .I2(show_ahead_reg_n_8),
        .O(\dout_buf[34]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(\q_tmp_reg_n_8_[3] ),
        .I1(q_buf[3]),
        .I2(show_ahead_reg_n_8),
        .O(\dout_buf[3]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(\q_tmp_reg_n_8_[4] ),
        .I1(q_buf[4]),
        .I2(show_ahead_reg_n_8),
        .O(\dout_buf[4]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(\q_tmp_reg_n_8_[5] ),
        .I1(q_buf[5]),
        .I2(show_ahead_reg_n_8),
        .O(\dout_buf[5]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(\q_tmp_reg_n_8_[6] ),
        .I1(q_buf[6]),
        .I2(show_ahead_reg_n_8),
        .O(\dout_buf[6]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(\q_tmp_reg_n_8_[7] ),
        .I1(q_buf[7]),
        .I2(show_ahead_reg_n_8),
        .O(\dout_buf[7]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(\q_tmp_reg_n_8_[8] ),
        .I1(q_buf[8]),
        .I2(show_ahead_reg_n_8),
        .O(\dout_buf[8]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(\q_tmp_reg_n_8_[9] ),
        .I1(q_buf[9]),
        .I2(show_ahead_reg_n_8),
        .O(\dout_buf[9]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_8 ),
        .Q(\dout_buf_reg_n_8_[0] ),
        .R(\dout_buf_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_8 ),
        .Q(\dout_buf_reg_n_8_[10] ),
        .R(\dout_buf_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_8 ),
        .Q(\dout_buf_reg_n_8_[11] ),
        .R(\dout_buf_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_8 ),
        .Q(\dout_buf_reg_n_8_[12] ),
        .R(\dout_buf_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_8 ),
        .Q(\dout_buf_reg_n_8_[13] ),
        .R(\dout_buf_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_8 ),
        .Q(\dout_buf_reg_n_8_[14] ),
        .R(\dout_buf_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_8 ),
        .Q(\dout_buf_reg_n_8_[15] ),
        .R(\dout_buf_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_8 ),
        .Q(\dout_buf_reg_n_8_[16] ),
        .R(\dout_buf_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_1_n_8 ),
        .Q(\dout_buf_reg_n_8_[17] ),
        .R(\dout_buf_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[18]_i_1_n_8 ),
        .Q(\dout_buf_reg_n_8_[18] ),
        .R(\dout_buf_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[19]_i_1_n_8 ),
        .Q(\dout_buf_reg_n_8_[19] ),
        .R(\dout_buf_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_8 ),
        .Q(\dout_buf_reg_n_8_[1] ),
        .R(\dout_buf_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[20]_i_1_n_8 ),
        .Q(\dout_buf_reg_n_8_[20] ),
        .R(\dout_buf_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[21]_i_1_n_8 ),
        .Q(\dout_buf_reg_n_8_[21] ),
        .R(\dout_buf_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[22]_i_1_n_8 ),
        .Q(\dout_buf_reg_n_8_[22] ),
        .R(\dout_buf_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[23]_i_1_n_8 ),
        .Q(\dout_buf_reg_n_8_[23] ),
        .R(\dout_buf_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[24]_i_1_n_8 ),
        .Q(\dout_buf_reg_n_8_[24] ),
        .R(\dout_buf_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[25]_i_1_n_8 ),
        .Q(\dout_buf_reg_n_8_[25] ),
        .R(\dout_buf_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[26]_i_1_n_8 ),
        .Q(\dout_buf_reg_n_8_[26] ),
        .R(\dout_buf_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[27]_i_1_n_8 ),
        .Q(\dout_buf_reg_n_8_[27] ),
        .R(\dout_buf_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[28]_i_1_n_8 ),
        .Q(\dout_buf_reg_n_8_[28] ),
        .R(\dout_buf_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[29]_i_1_n_8 ),
        .Q(\dout_buf_reg_n_8_[29] ),
        .R(\dout_buf_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_8 ),
        .Q(\dout_buf_reg_n_8_[2] ),
        .R(\dout_buf_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[30]_i_1_n_8 ),
        .Q(\dout_buf_reg_n_8_[30] ),
        .R(\dout_buf_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[31]_i_1_n_8 ),
        .Q(\dout_buf_reg_n_8_[31] ),
        .R(\dout_buf_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[34]_i_1_n_8 ),
        .Q(full_n_reg_0),
        .R(\dout_buf_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_8 ),
        .Q(\dout_buf_reg_n_8_[3] ),
        .R(\dout_buf_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_8 ),
        .Q(\dout_buf_reg_n_8_[4] ),
        .R(\dout_buf_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_8 ),
        .Q(\dout_buf_reg_n_8_[5] ),
        .R(\dout_buf_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_8 ),
        .Q(\dout_buf_reg_n_8_[6] ),
        .R(\dout_buf_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_8 ),
        .Q(\dout_buf_reg_n_8_[7] ),
        .R(\dout_buf_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_8 ),
        .Q(\dout_buf_reg_n_8_[8] ),
        .R(\dout_buf_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_8 ),
        .Q(\dout_buf_reg_n_8_[9] ),
        .R(\dout_buf_reg[0]_0 ));
  LUT3 #(
    .INIT(8'hF2)) 
    dout_valid_i_1
       (.I0(beat_valid),
        .I1(last_split),
        .I2(empty_n_reg_n_8),
        .O(dout_valid_i_1_n_8));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1_n_8),
        .Q(beat_valid),
        .R(\dout_buf_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFDFDFDF0FD0D0D0)) 
    empty_n_i_1
       (.I0(usedw_reg__0[0]),
        .I1(empty_n_i_2__0_n_8),
        .I2(pop),
        .I3(m_axi_INPUT_IMAGE_RREADY),
        .I4(m_axi_INPUT_IMAGE_RVALID),
        .I5(empty_n_reg_n_8),
        .O(empty_n_i_1_n_8));
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_2__0
       (.I0(usedw_reg__0[5]),
        .I1(usedw_reg__0[3]),
        .I2(usedw_reg__0[2]),
        .I3(empty_n_i_3_n_8),
        .O(empty_n_i_2__0_n_8));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_3
       (.I0(usedw_reg__0[7]),
        .I1(usedw_reg__0[6]),
        .I2(usedw_reg__0[1]),
        .I3(usedw_reg__0[4]),
        .O(empty_n_i_3_n_8));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFFFFFF)) 
    empty_n_i_6
       (.I0(\bus_wide_gen.len_cnt_reg[7] [5]),
        .I1(\bus_wide_gen.len_cnt_reg[7] [4]),
        .I2(\bus_wide_gen.len_cnt_reg[7] [7]),
        .I3(beat_valid),
        .I4(\bus_wide_gen.len_cnt_reg[7] [6]),
        .I5(burst_valid),
        .O(\bus_wide_gen.len_cnt_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_8
       (.I0(\bus_wide_gen.len_cnt_reg[7] [1]),
        .I1(\bus_wide_gen.len_cnt_reg[7] [0]),
        .I2(\bus_wide_gen.len_cnt_reg[7] [3]),
        .I3(\bus_wide_gen.len_cnt_reg[7] [2]),
        .O(\bus_wide_gen.len_cnt_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_8),
        .Q(empty_n_reg_n_8),
        .R(\dout_buf_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hFBFFF3F3)) 
    full_n_i_1
       (.I0(full_n_i_2__1_n_8),
        .I1(ap_rst_n),
        .I2(pop),
        .I3(m_axi_INPUT_IMAGE_RVALID),
        .I4(m_axi_INPUT_IMAGE_RREADY),
        .O(full_n_i_1_n_8));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    full_n_i_2__1
       (.I0(usedw_reg__0[4]),
        .I1(usedw_reg__0[3]),
        .I2(usedw_reg__0[5]),
        .I3(usedw_reg__0[2]),
        .I4(full_n_i_3__1_n_8),
        .O(full_n_i_2__1_n_8));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3__1
       (.I0(usedw_reg__0[7]),
        .I1(usedw_reg__0[6]),
        .I2(usedw_reg__0[1]),
        .I3(usedw_reg__0[0]),
        .O(full_n_i_3__1_n_8));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_8),
        .Q(m_axi_INPUT_IMAGE_RREADY),
        .R(1'b0));
  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p3_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p3_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8960" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "34" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,rnext,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,waddr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(m_axi_INPUT_IMAGE_RLAST[15:0]),
        .DIBDI(m_axi_INPUT_IMAGE_RLAST[31:16]),
        .DIPADIP(m_axi_INPUT_IMAGE_RRESP),
        .DIPBDIP({1'b1,m_axi_INPUT_IMAGE_RLAST[32]}),
        .DOADO(q_buf[15:0]),
        .DOBDO(q_buf[31:16]),
        .DOPADOP({mem_reg_n_40,mem_reg_n_41}),
        .DOPBDOP({NLW_mem_reg_DOPBDOP_UNCONNECTED[1],q_buf[34]}),
        .ENARDEN(1'b1),
        .ENBWREN(m_axi_INPUT_IMAGE_RREADY),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({m_axi_INPUT_IMAGE_RVALID,m_axi_INPUT_IMAGE_RVALID,m_axi_INPUT_IMAGE_RVALID,m_axi_INPUT_IMAGE_RVALID}));
  LUT4 #(
    .INIT(16'h7F80)) 
    mem_reg_i_1
       (.I0(mem_reg_i_9_n_8),
        .I1(\raddr_reg_n_8_[6] ),
        .I2(pop),
        .I3(\raddr_reg_n_8_[7] ),
        .O(rnext[7]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    mem_reg_i_10
       (.I0(\raddr_reg_n_8_[2] ),
        .I1(\raddr_reg_n_8_[1] ),
        .I2(\raddr_reg_n_8_[0] ),
        .I3(\raddr_reg_n_8_[3] ),
        .I4(\raddr_reg_n_8_[4] ),
        .O(mem_reg_i_10_n_8));
  LUT3 #(
    .INIT(8'h78)) 
    mem_reg_i_2
       (.I0(mem_reg_i_9_n_8),
        .I1(pop),
        .I2(\raddr_reg_n_8_[6] ),
        .O(rnext[6]));
  LUT3 #(
    .INIT(8'h9A)) 
    mem_reg_i_3
       (.I0(\raddr_reg_n_8_[5] ),
        .I1(mem_reg_i_10_n_8),
        .I2(pop),
        .O(rnext[5]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    mem_reg_i_4
       (.I0(\raddr_reg_n_8_[2] ),
        .I1(\raddr_reg_n_8_[1] ),
        .I2(\raddr_reg_n_8_[0] ),
        .I3(\raddr_reg_n_8_[3] ),
        .I4(pop),
        .I5(\raddr_reg_n_8_[4] ),
        .O(rnext[4]));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    mem_reg_i_5
       (.I0(\raddr_reg_n_8_[0] ),
        .I1(\raddr_reg_n_8_[1] ),
        .I2(\raddr_reg_n_8_[2] ),
        .I3(pop),
        .I4(\raddr_reg_n_8_[3] ),
        .O(rnext[3]));
  LUT4 #(
    .INIT(16'h7F80)) 
    mem_reg_i_6
       (.I0(\raddr_reg_n_8_[1] ),
        .I1(\raddr_reg_n_8_[0] ),
        .I2(pop),
        .I3(\raddr_reg_n_8_[2] ),
        .O(rnext[2]));
  LUT3 #(
    .INIT(8'h78)) 
    mem_reg_i_7
       (.I0(\raddr_reg_n_8_[0] ),
        .I1(pop),
        .I2(\raddr_reg_n_8_[1] ),
        .O(rnext[1]));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_i_8
       (.I0(\raddr_reg_n_8_[0] ),
        .I1(pop),
        .O(rnext[0]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    mem_reg_i_9
       (.I0(\raddr_reg_n_8_[5] ),
        .I1(\raddr_reg_n_8_[4] ),
        .I2(\raddr_reg_n_8_[3] ),
        .I3(\raddr_reg_n_8_[0] ),
        .I4(\raddr_reg_n_8_[1] ),
        .I5(\raddr_reg_n_8_[2] ),
        .O(mem_reg_i_9_n_8));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_INPUT_IMAGE_RLAST[0]),
        .Q(\q_tmp_reg_n_8_[0] ),
        .R(\dout_buf_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_INPUT_IMAGE_RLAST[10]),
        .Q(\q_tmp_reg_n_8_[10] ),
        .R(\dout_buf_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_INPUT_IMAGE_RLAST[11]),
        .Q(\q_tmp_reg_n_8_[11] ),
        .R(\dout_buf_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_INPUT_IMAGE_RLAST[12]),
        .Q(\q_tmp_reg_n_8_[12] ),
        .R(\dout_buf_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_INPUT_IMAGE_RLAST[13]),
        .Q(\q_tmp_reg_n_8_[13] ),
        .R(\dout_buf_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_INPUT_IMAGE_RLAST[14]),
        .Q(\q_tmp_reg_n_8_[14] ),
        .R(\dout_buf_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_INPUT_IMAGE_RLAST[15]),
        .Q(\q_tmp_reg_n_8_[15] ),
        .R(\dout_buf_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[16] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_INPUT_IMAGE_RLAST[16]),
        .Q(\q_tmp_reg_n_8_[16] ),
        .R(\dout_buf_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_INPUT_IMAGE_RLAST[17]),
        .Q(\q_tmp_reg_n_8_[17] ),
        .R(\dout_buf_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[18] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_INPUT_IMAGE_RLAST[18]),
        .Q(\q_tmp_reg_n_8_[18] ),
        .R(\dout_buf_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[19] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_INPUT_IMAGE_RLAST[19]),
        .Q(\q_tmp_reg_n_8_[19] ),
        .R(\dout_buf_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_INPUT_IMAGE_RLAST[1]),
        .Q(\q_tmp_reg_n_8_[1] ),
        .R(\dout_buf_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[20] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_INPUT_IMAGE_RLAST[20]),
        .Q(\q_tmp_reg_n_8_[20] ),
        .R(\dout_buf_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[21] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_INPUT_IMAGE_RLAST[21]),
        .Q(\q_tmp_reg_n_8_[21] ),
        .R(\dout_buf_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[22] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_INPUT_IMAGE_RLAST[22]),
        .Q(\q_tmp_reg_n_8_[22] ),
        .R(\dout_buf_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[23] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_INPUT_IMAGE_RLAST[23]),
        .Q(\q_tmp_reg_n_8_[23] ),
        .R(\dout_buf_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[24] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_INPUT_IMAGE_RLAST[24]),
        .Q(\q_tmp_reg_n_8_[24] ),
        .R(\dout_buf_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[25] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_INPUT_IMAGE_RLAST[25]),
        .Q(\q_tmp_reg_n_8_[25] ),
        .R(\dout_buf_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[26] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_INPUT_IMAGE_RLAST[26]),
        .Q(\q_tmp_reg_n_8_[26] ),
        .R(\dout_buf_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[27] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_INPUT_IMAGE_RLAST[27]),
        .Q(\q_tmp_reg_n_8_[27] ),
        .R(\dout_buf_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[28] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_INPUT_IMAGE_RLAST[28]),
        .Q(\q_tmp_reg_n_8_[28] ),
        .R(\dout_buf_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[29] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_INPUT_IMAGE_RLAST[29]),
        .Q(\q_tmp_reg_n_8_[29] ),
        .R(\dout_buf_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_INPUT_IMAGE_RLAST[2]),
        .Q(\q_tmp_reg_n_8_[2] ),
        .R(\dout_buf_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[30] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_INPUT_IMAGE_RLAST[30]),
        .Q(\q_tmp_reg_n_8_[30] ),
        .R(\dout_buf_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[31] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_INPUT_IMAGE_RLAST[31]),
        .Q(\q_tmp_reg_n_8_[31] ),
        .R(\dout_buf_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[34] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_INPUT_IMAGE_RLAST[32]),
        .Q(\q_tmp_reg_n_8_[34] ),
        .R(\dout_buf_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_INPUT_IMAGE_RLAST[3]),
        .Q(\q_tmp_reg_n_8_[3] ),
        .R(\dout_buf_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_INPUT_IMAGE_RLAST[4]),
        .Q(\q_tmp_reg_n_8_[4] ),
        .R(\dout_buf_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_INPUT_IMAGE_RLAST[5]),
        .Q(\q_tmp_reg_n_8_[5] ),
        .R(\dout_buf_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_INPUT_IMAGE_RLAST[6]),
        .Q(\q_tmp_reg_n_8_[6] ),
        .R(\dout_buf_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_INPUT_IMAGE_RLAST[7]),
        .Q(\q_tmp_reg_n_8_[7] ),
        .R(\dout_buf_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_INPUT_IMAGE_RLAST[8]),
        .Q(\q_tmp_reg_n_8_[8] ),
        .R(\dout_buf_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_INPUT_IMAGE_RLAST[9]),
        .Q(\q_tmp_reg_n_8_[9] ),
        .R(\dout_buf_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \raddr[1]_i_1 
       (.I0(\raddr_reg_n_8_[0] ),
        .I1(\raddr_reg_n_8_[1] ),
        .O(\raddr[1]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \raddr[2]_i_1 
       (.I0(\raddr_reg_n_8_[2] ),
        .I1(\raddr_reg_n_8_[1] ),
        .I2(\raddr_reg_n_8_[0] ),
        .O(\raddr[2]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \raddr[3]_i_1 
       (.I0(\raddr_reg_n_8_[3] ),
        .I1(\raddr_reg_n_8_[0] ),
        .I2(\raddr_reg_n_8_[1] ),
        .I3(\raddr_reg_n_8_[2] ),
        .O(\raddr[3]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \raddr[4]_i_1 
       (.I0(\raddr_reg_n_8_[4] ),
        .I1(\raddr_reg_n_8_[2] ),
        .I2(\raddr_reg_n_8_[1] ),
        .I3(\raddr_reg_n_8_[0] ),
        .I4(\raddr_reg_n_8_[3] ),
        .O(\raddr[4]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \raddr[6]_i_1 
       (.I0(\raddr_reg_n_8_[6] ),
        .I1(mem_reg_i_9_n_8),
        .O(\raddr[6]_i_1_n_8 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \raddr[7]_i_1 
       (.I0(empty_n_reg_n_8),
        .I1(last_split),
        .I2(beat_valid),
        .O(pop));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \raddr[7]_i_2 
       (.I0(\raddr_reg_n_8_[7] ),
        .I1(mem_reg_i_9_n_8),
        .I2(\raddr_reg_n_8_[6] ),
        .O(\raddr[7]_i_2_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(\raddr_reg_n_8_[0] ),
        .R(\dout_buf_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[1]_i_1_n_8 ),
        .Q(\raddr_reg_n_8_[1] ),
        .R(\dout_buf_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[2]_i_1_n_8 ),
        .Q(\raddr_reg_n_8_[2] ),
        .R(\dout_buf_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[3]_i_1_n_8 ),
        .Q(\raddr_reg_n_8_[3] ),
        .R(\dout_buf_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[4]_i_1_n_8 ),
        .Q(\raddr_reg_n_8_[4] ),
        .R(\dout_buf_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(\raddr_reg_n_8_[5] ),
        .R(\dout_buf_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[6]_i_1_n_8 ),
        .Q(\raddr_reg_n_8_[6] ),
        .R(\dout_buf_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[7]_i_2_n_8 ),
        .Q(\raddr_reg_n_8_[7] ),
        .R(\dout_buf_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h00009000)) 
    show_ahead_i_1
       (.I0(pop),
        .I1(usedw_reg__0[0]),
        .I2(m_axi_INPUT_IMAGE_RREADY),
        .I3(m_axi_INPUT_IMAGE_RVALID),
        .I4(empty_n_i_2__0_n_8),
        .O(show_ahead0));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead_reg_n_8),
        .R(\dout_buf_reg[0]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1 
       (.I0(usedw_reg__0[0]),
        .O(\usedw[0]_i_1_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[4]_i_2 
       (.I0(usedw_reg__0[1]),
        .O(\usedw[4]_i_2_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[4]_i_3 
       (.I0(usedw_reg__0[3]),
        .I1(usedw_reg__0[4]),
        .O(\usedw[4]_i_3_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[4]_i_4 
       (.I0(usedw_reg__0[2]),
        .I1(usedw_reg__0[3]),
        .O(\usedw[4]_i_4_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[4]_i_5 
       (.I0(usedw_reg__0[1]),
        .I1(usedw_reg__0[2]),
        .O(\usedw[4]_i_5_n_8 ));
  LUT4 #(
    .INIT(16'h6555)) 
    \usedw[4]_i_6 
       (.I0(usedw_reg__0[1]),
        .I1(pop),
        .I2(m_axi_INPUT_IMAGE_RREADY),
        .I3(m_axi_INPUT_IMAGE_RVALID),
        .O(\usedw[4]_i_6_n_8 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \usedw[7]_i_1 
       (.I0(pop),
        .I1(m_axi_INPUT_IMAGE_RVALID),
        .I2(m_axi_INPUT_IMAGE_RREADY),
        .O(\usedw[7]_i_1_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[7]_i_3 
       (.I0(usedw_reg__0[6]),
        .I1(usedw_reg__0[7]),
        .O(\usedw[7]_i_3_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[7]_i_4 
       (.I0(usedw_reg__0[5]),
        .I1(usedw_reg__0[6]),
        .O(\usedw[7]_i_4_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[7]_i_5 
       (.I0(usedw_reg__0[4]),
        .I1(usedw_reg__0[5]),
        .O(\usedw[7]_i_5_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_8 ),
        .D(\usedw[0]_i_1_n_8 ),
        .Q(usedw_reg__0[0]),
        .R(\dout_buf_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_8 ),
        .D(\usedw_reg[4]_i_1_n_15 ),
        .Q(usedw_reg__0[1]),
        .R(\dout_buf_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_8 ),
        .D(\usedw_reg[4]_i_1_n_14 ),
        .Q(usedw_reg__0[2]),
        .R(\dout_buf_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_8 ),
        .D(\usedw_reg[4]_i_1_n_13 ),
        .Q(usedw_reg__0[3]),
        .R(\dout_buf_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_8 ),
        .D(\usedw_reg[4]_i_1_n_12 ),
        .Q(usedw_reg__0[4]),
        .R(\dout_buf_reg[0]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \usedw_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\usedw_reg[4]_i_1_n_8 ,\usedw_reg[4]_i_1_n_9 ,\usedw_reg[4]_i_1_n_10 ,\usedw_reg[4]_i_1_n_11 }),
        .CYINIT(usedw_reg__0[0]),
        .DI({usedw_reg__0[3:1],\usedw[4]_i_2_n_8 }),
        .O({\usedw_reg[4]_i_1_n_12 ,\usedw_reg[4]_i_1_n_13 ,\usedw_reg[4]_i_1_n_14 ,\usedw_reg[4]_i_1_n_15 }),
        .S({\usedw[4]_i_3_n_8 ,\usedw[4]_i_4_n_8 ,\usedw[4]_i_5_n_8 ,\usedw[4]_i_6_n_8 }));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_8 ),
        .D(\usedw_reg[7]_i_2_n_15 ),
        .Q(usedw_reg__0[5]),
        .R(\dout_buf_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_8 ),
        .D(\usedw_reg[7]_i_2_n_14 ),
        .Q(usedw_reg__0[6]),
        .R(\dout_buf_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_8 ),
        .D(\usedw_reg[7]_i_2_n_13 ),
        .Q(usedw_reg__0[7]),
        .R(\dout_buf_reg[0]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \usedw_reg[7]_i_2 
       (.CI(\usedw_reg[4]_i_1_n_8 ),
        .CO({\NLW_usedw_reg[7]_i_2_CO_UNCONNECTED [3:2],\usedw_reg[7]_i_2_n_10 ,\usedw_reg[7]_i_2_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,usedw_reg__0[5:4]}),
        .O({\NLW_usedw_reg[7]_i_2_O_UNCONNECTED [3],\usedw_reg[7]_i_2_n_13 ,\usedw_reg[7]_i_2_n_14 ,\usedw_reg[7]_i_2_n_15 }),
        .S({1'b0,\usedw[7]_i_3_n_8 ,\usedw[7]_i_4_n_8 ,\usedw[7]_i_5_n_8 }));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \waddr[0]_i_1 
       (.I0(waddr[0]),
        .O(\waddr[0]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr[1]_i_1 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .O(\waddr[1]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \waddr[2]_i_1__0 
       (.I0(waddr[2]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .O(\waddr[2]_i_1__0_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \waddr[3]_i_1__0 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[3]_i_1__0_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \waddr[4]_i_1 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .O(\waddr[4]_i_1_n_8 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[5]_i_1 
       (.I0(waddr[5]),
        .I1(waddr[3]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(waddr[4]),
        .O(\waddr[5]_i_1_n_8 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[6]_i_1 
       (.I0(waddr[6]),
        .I1(waddr[4]),
        .I2(waddr[2]),
        .I3(\waddr[6]_i_2_n_8 ),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[6]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_2 
       (.I0(waddr[1]),
        .I1(waddr[0]),
        .O(\waddr[6]_i_2_n_8 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[7]_i_1 
       (.I0(m_axi_INPUT_IMAGE_RREADY),
        .I1(m_axi_INPUT_IMAGE_RVALID),
        .O(push));
  LUT4 #(
    .INIT(16'hB8CC)) 
    \waddr[7]_i_2 
       (.I0(\waddr[7]_i_3_n_8 ),
        .I1(waddr[7]),
        .I2(\waddr[7]_i_4_n_8 ),
        .I3(waddr[6]),
        .O(\waddr[7]_i_2_n_8 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[7]_i_3 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_3_n_8 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \waddr[7]_i_4 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_4_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1_n_8 ),
        .Q(waddr[0]),
        .R(\dout_buf_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1_n_8 ),
        .Q(waddr[1]),
        .R(\dout_buf_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1__0_n_8 ),
        .Q(waddr[2]),
        .R(\dout_buf_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1__0_n_8 ),
        .Q(waddr[3]),
        .R(\dout_buf_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1_n_8 ),
        .Q(waddr[4]),
        .R(\dout_buf_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1_n_8 ),
        .Q(waddr[5]),
        .R(\dout_buf_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1_n_8 ),
        .Q(waddr[6]),
        .R(\dout_buf_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_2_n_8 ),
        .Q(waddr[7]),
        .R(\dout_buf_reg[0]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_INPUT_IMAGE_m_axi_fifo
   (burst_valid,
    \bus_wide_gen.len_cnt_reg[7] ,
    last_split,
    Q,
    \could_multi_bursts.loop_cnt_reg[5] ,
    rreq_handling_reg,
    \sect_addr_buf_reg[0] ,
    \could_multi_bursts.araddr_buf_reg[31] ,
    \sect_len_buf_reg[3] ,
    next_loop,
    \sect_len_buf_reg[0] ,
    \sect_len_buf_reg[1] ,
    \sect_len_buf_reg[2] ,
    \sect_len_buf_reg[3]_0 ,
    \sect_len_buf_reg[4] ,
    \sect_len_buf_reg[5] ,
    \sect_len_buf_reg[6] ,
    \sect_len_buf_reg[7] ,
    \sect_len_buf_reg[8] ,
    \sect_len_buf_reg[9] ,
    in,
    \could_multi_bursts.sect_handling_reg ,
    \bus_wide_gen.rdata_valid_t_reg ,
    \pout_reg[2]_0 ,
    invalid_len_event_reg,
    E,
    fifo_burst_ready,
    \sect_cnt_reg[0] ,
    rreq_handling_reg_0,
    SR,
    ap_clk,
    ap_rst_n,
    \bus_wide_gen.len_cnt_reg[5] ,
    \bus_wide_gen.len_cnt_reg[1] ,
    \bus_wide_gen.split_cnt_buf_reg[0] ,
    \bus_wide_gen.split_cnt_buf_reg[1] ,
    CO,
    \sect_addr_buf_reg[1] ,
    \end_addr_buf_reg[31] ,
    \start_addr_buf_reg[11] ,
    \end_addr_buf_reg[11] ,
    \beat_len_buf_reg[9] ,
    \sect_len_buf_reg[9]_0 ,
    \sect_end_buf_reg[1] ,
    \sect_end_buf_reg[0] ,
    \could_multi_bursts.sect_handling_reg_0 ,
    rreq_handling_reg_1,
    \bus_wide_gen.split_cnt_buf_reg[1]_0 ,
    \bus_wide_gen.split_cnt_buf_reg[1]_1 ,
    \bus_wide_gen.rdata_valid_t_reg_0 ,
    \bus_wide_gen.len_cnt_reg[3] ,
    \bus_wide_gen.len_cnt_reg[2] ,
    fifo_rreq_valid,
    invalid_len_event,
    m_axi_INPUT_IMAGE_ARVALID,
    m_axi_INPUT_IMAGE_ARREADY,
    fifo_rctl_ready,
    \could_multi_bursts.loop_cnt_reg[5]_0 ,
    O,
    fifo_rreq_valid_buf_reg);
  output burst_valid;
  output [0:0]\bus_wide_gen.len_cnt_reg[7] ;
  output last_split;
  output [1:0]Q;
  output [0:0]\could_multi_bursts.loop_cnt_reg[5] ;
  output rreq_handling_reg;
  output [0:0]\sect_addr_buf_reg[0] ;
  output \could_multi_bursts.araddr_buf_reg[31] ;
  output \sect_len_buf_reg[3] ;
  output next_loop;
  output \sect_len_buf_reg[0] ;
  output \sect_len_buf_reg[1] ;
  output \sect_len_buf_reg[2] ;
  output \sect_len_buf_reg[3]_0 ;
  output \sect_len_buf_reg[4] ;
  output \sect_len_buf_reg[5] ;
  output \sect_len_buf_reg[6] ;
  output \sect_len_buf_reg[7] ;
  output \sect_len_buf_reg[8] ;
  output \sect_len_buf_reg[9] ;
  output [3:0]in;
  output \could_multi_bursts.sect_handling_reg ;
  output \bus_wide_gen.rdata_valid_t_reg ;
  output \pout_reg[2]_0 ;
  output invalid_len_event_reg;
  output [0:0]E;
  output fifo_burst_ready;
  output \sect_cnt_reg[0] ;
  output rreq_handling_reg_0;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input \bus_wide_gen.len_cnt_reg[5] ;
  input \bus_wide_gen.len_cnt_reg[1] ;
  input \bus_wide_gen.split_cnt_buf_reg[0] ;
  input \bus_wide_gen.split_cnt_buf_reg[1] ;
  input [0:0]CO;
  input [1:0]\sect_addr_buf_reg[1] ;
  input [0:0]\end_addr_buf_reg[31] ;
  input [9:0]\start_addr_buf_reg[11] ;
  input [9:0]\end_addr_buf_reg[11] ;
  input [9:0]\beat_len_buf_reg[9] ;
  input [9:0]\sect_len_buf_reg[9]_0 ;
  input \sect_end_buf_reg[1] ;
  input \sect_end_buf_reg[0] ;
  input \could_multi_bursts.sect_handling_reg_0 ;
  input rreq_handling_reg_1;
  input \bus_wide_gen.split_cnt_buf_reg[1]_0 ;
  input \bus_wide_gen.split_cnt_buf_reg[1]_1 ;
  input \bus_wide_gen.rdata_valid_t_reg_0 ;
  input [3:0]\bus_wide_gen.len_cnt_reg[3] ;
  input \bus_wide_gen.len_cnt_reg[2] ;
  input fifo_rreq_valid;
  input invalid_len_event;
  input m_axi_INPUT_IMAGE_ARVALID;
  input m_axi_INPUT_IMAGE_ARREADY;
  input fifo_rctl_ready;
  input [5:0]\could_multi_bursts.loop_cnt_reg[5]_0 ;
  input [0:0]O;
  input fifo_rreq_valid_buf_reg;

  wire [0:0]CO;
  wire [0:0]E;
  wire [0:0]O;
  wire [1:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [9:0]\beat_len_buf_reg[9] ;
  wire burst_valid;
  wire \bus_wide_gen.len_cnt_reg[1] ;
  wire \bus_wide_gen.len_cnt_reg[2] ;
  wire [3:0]\bus_wide_gen.len_cnt_reg[3] ;
  wire \bus_wide_gen.len_cnt_reg[5] ;
  wire [0:0]\bus_wide_gen.len_cnt_reg[7] ;
  wire \bus_wide_gen.rdata_valid_t_reg ;
  wire \bus_wide_gen.rdata_valid_t_reg_0 ;
  wire \bus_wide_gen.split_cnt_buf_reg[0] ;
  wire \bus_wide_gen.split_cnt_buf_reg[1] ;
  wire \bus_wide_gen.split_cnt_buf_reg[1]_0 ;
  wire \bus_wide_gen.split_cnt_buf_reg[1]_1 ;
  wire \could_multi_bursts.araddr_buf_reg[31] ;
  wire \could_multi_bursts.arlen_buf[3]_i_2_n_8 ;
  wire \could_multi_bursts.arlen_buf[3]_i_3_n_8 ;
  wire [0:0]\could_multi_bursts.loop_cnt_reg[5] ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg[5]_0 ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire data_vld_i_1_n_8;
  wire data_vld_reg_n_8;
  wire empty_n_i_2_n_8;
  wire empty_n_i_3__0_n_8;
  wire empty_n_i_4_n_8;
  wire empty_n_i_7_n_8;
  wire [9:0]\end_addr_buf_reg[11] ;
  wire [0:0]\end_addr_buf_reg[31] ;
  wire fifo_burst_ready;
  wire fifo_rctl_ready;
  wire fifo_rreq_valid;
  wire fifo_rreq_valid_buf_reg;
  wire full_n_i_1_n_8;
  wire full_n_i_2_n_8;
  wire full_n_i_3_n_8;
  wire full_n_i_4_n_8;
  wire [3:0]in;
  wire invalid_len_event;
  wire invalid_len_event_reg;
  wire last_split;
  wire m_axi_INPUT_IMAGE_ARREADY;
  wire m_axi_INPUT_IMAGE_ARVALID;
  wire \mem_reg[4][0]_srl5_n_8 ;
  wire \mem_reg[4][10]_srl5_n_8 ;
  wire \mem_reg[4][11]_srl5_n_8 ;
  wire \mem_reg[4][1]_srl5_n_8 ;
  wire \mem_reg[4][2]_srl5_n_8 ;
  wire \mem_reg[4][3]_srl5_n_8 ;
  wire \mem_reg[4][8]_srl5_n_8 ;
  wire \mem_reg[4][9]_srl5_n_8 ;
  wire next_loop;
  wire pop0;
  wire \pout[0]_i_1__0_n_8 ;
  wire \pout[1]_i_1_n_8 ;
  wire \pout[2]_i_1_n_8 ;
  wire \pout_reg[2]_0 ;
  wire \pout_reg_n_8_[0] ;
  wire \pout_reg_n_8_[1] ;
  wire \pout_reg_n_8_[2] ;
  wire \q_reg_n_8_[0] ;
  wire \q_reg_n_8_[1] ;
  wire \q_reg_n_8_[2] ;
  wire \q_reg_n_8_[3] ;
  wire rreq_handling_reg;
  wire rreq_handling_reg_0;
  wire rreq_handling_reg_1;
  wire [0:0]\sect_addr_buf_reg[0] ;
  wire [1:0]\sect_addr_buf_reg[1] ;
  wire \sect_cnt_reg[0] ;
  wire \sect_end_buf_reg[0] ;
  wire \sect_end_buf_reg[1] ;
  wire \sect_len_buf_reg[0] ;
  wire \sect_len_buf_reg[1] ;
  wire \sect_len_buf_reg[2] ;
  wire \sect_len_buf_reg[3] ;
  wire \sect_len_buf_reg[3]_0 ;
  wire \sect_len_buf_reg[4] ;
  wire \sect_len_buf_reg[5] ;
  wire \sect_len_buf_reg[6] ;
  wire \sect_len_buf_reg[7] ;
  wire \sect_len_buf_reg[8] ;
  wire \sect_len_buf_reg[9] ;
  wire [9:0]\sect_len_buf_reg[9]_0 ;
  wire [9:0]\start_addr_buf_reg[11] ;
  wire [1:0]tail_split;
  wire [11:8]tmp_burst_info;

  LUT5 #(
    .INIT(32'hBEEEFFAE)) 
    \bus_wide_gen.data_buf[31]_i_3 
       (.I0(\bus_wide_gen.len_cnt_reg[2] ),
        .I1(\bus_wide_gen.split_cnt_buf_reg[0] ),
        .I2(Q[0]),
        .I3(\bus_wide_gen.split_cnt_buf_reg[1] ),
        .I4(Q[1]),
        .O(\bus_wide_gen.rdata_valid_t_reg ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \bus_wide_gen.len_cnt[7]_i_1 
       (.I0(empty_n_i_2_n_8),
        .I1(last_split),
        .I2(ap_rst_n),
        .O(\bus_wide_gen.len_cnt_reg[7] ));
  LUT6 #(
    .INIT(64'h0000000002F80104)) 
    \bus_wide_gen.len_cnt[7]_i_2 
       (.I0(tail_split[1]),
        .I1(tail_split[0]),
        .I2(empty_n_i_2_n_8),
        .I3(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .I4(\bus_wide_gen.split_cnt_buf_reg[1]_1 ),
        .I5(\bus_wide_gen.rdata_valid_t_reg_0 ),
        .O(last_split));
  LUT5 #(
    .INIT(32'hD0000000)) 
    \could_multi_bursts.araddr_buf[31]_i_1 
       (.I0(m_axi_INPUT_IMAGE_ARVALID),
        .I1(m_axi_INPUT_IMAGE_ARREADY),
        .I2(fifo_burst_ready),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .I4(fifo_rctl_ready),
        .O(next_loop));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.araddr_buf[31]_i_3 
       (.I0(\could_multi_bursts.loop_cnt_reg[5]_0 [1]),
        .I1(\could_multi_bursts.loop_cnt_reg[5]_0 [0]),
        .I2(\could_multi_bursts.loop_cnt_reg[5]_0 [2]),
        .I3(\could_multi_bursts.loop_cnt_reg[5]_0 [3]),
        .I4(\could_multi_bursts.loop_cnt_reg[5]_0 [4]),
        .I5(\could_multi_bursts.loop_cnt_reg[5]_0 [5]),
        .O(\could_multi_bursts.araddr_buf_reg[31] ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \could_multi_bursts.arlen_buf[0]_i_1 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_2_n_8 ),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3_n_8 ),
        .I2(\sect_len_buf_reg[9]_0 [0]),
        .O(in[0]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \could_multi_bursts.arlen_buf[1]_i_1 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_2_n_8 ),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3_n_8 ),
        .I2(\sect_len_buf_reg[9]_0 [1]),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \could_multi_bursts.arlen_buf[2]_i_1 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_2_n_8 ),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3_n_8 ),
        .I2(\sect_len_buf_reg[9]_0 [2]),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \could_multi_bursts.arlen_buf[3]_i_1 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_2_n_8 ),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3_n_8 ),
        .I2(\sect_len_buf_reg[9]_0 [3]),
        .O(in[3]));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \could_multi_bursts.arlen_buf[3]_i_2 
       (.I0(\sect_len_buf_reg[9]_0 [7]),
        .I1(\could_multi_bursts.loop_cnt_reg[5]_0 [3]),
        .I2(\could_multi_bursts.loop_cnt_reg[5]_0 [4]),
        .I3(\sect_len_buf_reg[9]_0 [8]),
        .I4(\could_multi_bursts.loop_cnt_reg[5]_0 [5]),
        .I5(\sect_len_buf_reg[9]_0 [9]),
        .O(\could_multi_bursts.arlen_buf[3]_i_2_n_8 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \could_multi_bursts.arlen_buf[3]_i_3 
       (.I0(\sect_len_buf_reg[9]_0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg[5]_0 [0]),
        .I2(\could_multi_bursts.loop_cnt_reg[5]_0 [1]),
        .I3(\sect_len_buf_reg[9]_0 [5]),
        .I4(\could_multi_bursts.loop_cnt_reg[5]_0 [2]),
        .I5(\sect_len_buf_reg[9]_0 [6]),
        .O(\could_multi_bursts.arlen_buf[3]_i_3_n_8 ));
  LUT2 #(
    .INIT(4'h7)) 
    \could_multi_bursts.loop_cnt[5]_i_1 
       (.I0(ap_rst_n),
        .I1(rreq_handling_reg),
        .O(\could_multi_bursts.loop_cnt_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT5 #(
    .INIT(32'hFFE0FFF0)) 
    \could_multi_bursts.sect_handling_i_1 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_2_n_8 ),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3_n_8 ),
        .I2(\could_multi_bursts.sect_handling_reg_0 ),
        .I3(rreq_handling_reg_1),
        .I4(next_loop),
        .O(\could_multi_bursts.sect_handling_reg ));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFF0000)) 
    data_vld_i_1
       (.I0(\pout_reg_n_8_[2] ),
        .I1(\pout_reg_n_8_[1] ),
        .I2(\pout_reg_n_8_[0] ),
        .I3(full_n_i_4_n_8),
        .I4(next_loop),
        .I5(data_vld_reg_n_8),
        .O(data_vld_i_1_n_8));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1_n_8),
        .Q(data_vld_reg_n_8),
        .R(SR));
  LUT5 #(
    .INIT(32'h0004FFFF)) 
    empty_n_i_1__0
       (.I0(empty_n_i_2_n_8),
        .I1(empty_n_i_3__0_n_8),
        .I2(empty_n_i_4_n_8),
        .I3(\bus_wide_gen.rdata_valid_t_reg_0 ),
        .I4(burst_valid),
        .O(pop0));
  LUT6 #(
    .INIT(64'hEFFEFFFFFFFFEFFE)) 
    empty_n_i_2
       (.I0(\bus_wide_gen.len_cnt_reg[5] ),
        .I1(empty_n_i_7_n_8),
        .I2(\q_reg_n_8_[0] ),
        .I3(\bus_wide_gen.len_cnt_reg[3] [0]),
        .I4(\q_reg_n_8_[1] ),
        .I5(\bus_wide_gen.len_cnt_reg[3] [1]),
        .O(empty_n_i_2_n_8));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT5 #(
    .INIT(32'hEF00FFFF)) 
    empty_n_i_2__1
       (.I0(\could_multi_bursts.arlen_buf[3]_i_2_n_8 ),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3_n_8 ),
        .I2(next_loop),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .I4(rreq_handling_reg_1),
        .O(rreq_handling_reg));
  LUT6 #(
    .INIT(64'hAAAAAAAA55555559)) 
    empty_n_i_3__0
       (.I0(tail_split[1]),
        .I1(Q[1]),
        .I2(\bus_wide_gen.len_cnt_reg[5] ),
        .I3(\bus_wide_gen.len_cnt_reg[1] ),
        .I4(\bus_wide_gen.split_cnt_buf_reg[0] ),
        .I5(\bus_wide_gen.split_cnt_buf_reg[1] ),
        .O(empty_n_i_3__0_n_8));
  LUT6 #(
    .INIT(64'h5555AAAA5555AAA6)) 
    empty_n_i_4
       (.I0(tail_split[0]),
        .I1(Q[0]),
        .I2(\bus_wide_gen.len_cnt_reg[5] ),
        .I3(\bus_wide_gen.len_cnt_reg[1] ),
        .I4(\bus_wide_gen.split_cnt_buf_reg[0] ),
        .I5(\bus_wide_gen.split_cnt_buf_reg[1] ),
        .O(empty_n_i_4_n_8));
  LUT4 #(
    .INIT(16'h6FF6)) 
    empty_n_i_7
       (.I0(\q_reg_n_8_[3] ),
        .I1(\bus_wide_gen.len_cnt_reg[3] [3]),
        .I2(\q_reg_n_8_[2] ),
        .I3(\bus_wide_gen.len_cnt_reg[3] [2]),
        .O(empty_n_i_7_n_8));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(pop0),
        .D(data_vld_reg_n_8),
        .Q(burst_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE00FFFF)) 
    full_n_i_1
       (.I0(\pout_reg_n_8_[2] ),
        .I1(full_n_i_2_n_8),
        .I2(full_n_i_3_n_8),
        .I3(fifo_burst_ready),
        .I4(ap_rst_n),
        .I5(full_n_i_4_n_8),
        .O(full_n_i_1_n_8));
  LUT2 #(
    .INIT(4'h7)) 
    full_n_i_2
       (.I0(\pout_reg_n_8_[0] ),
        .I1(\pout_reg_n_8_[1] ),
        .O(full_n_i_2_n_8));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    full_n_i_3
       (.I0(pop0),
        .I1(next_loop),
        .I2(data_vld_reg_n_8),
        .O(full_n_i_3_n_8));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT2 #(
    .INIT(4'h8)) 
    full_n_i_4
       (.I0(data_vld_reg_n_8),
        .I1(pop0),
        .O(full_n_i_4_n_8));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_8),
        .Q(fifo_burst_ready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    invalid_len_event_i_2
       (.I0(rreq_handling_reg_1),
        .I1(rreq_handling_reg),
        .I2(\end_addr_buf_reg[31] ),
        .O(invalid_len_event_reg));
  (* srl_bus_name = "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(next_loop),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[4][0]_srl5_n_8 ));
  (* srl_bus_name = "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][10]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(next_loop),
        .CLK(ap_clk),
        .D(tmp_burst_info[10]),
        .Q(\mem_reg[4][10]_srl5_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][10]_srl5_i_1__0 
       (.I0(\could_multi_bursts.araddr_buf_reg[31] ),
        .I1(\sect_addr_buf_reg[1] [0]),
        .O(tmp_burst_info[10]));
  (* srl_bus_name = "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][11]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(next_loop),
        .CLK(ap_clk),
        .D(tmp_burst_info[11]),
        .Q(\mem_reg[4][11]_srl5_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[4][11]_srl5_i_1 
       (.I0(\sect_addr_buf_reg[1] [1]),
        .I1(\could_multi_bursts.araddr_buf_reg[31] ),
        .I2(O),
        .O(tmp_burst_info[11]));
  (* srl_bus_name = "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(next_loop),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[4][1]_srl5_n_8 ));
  (* srl_bus_name = "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(next_loop),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[4][2]_srl5_n_8 ));
  (* srl_bus_name = "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(next_loop),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[4][3]_srl5_n_8 ));
  (* srl_bus_name = "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(next_loop),
        .CLK(ap_clk),
        .D(tmp_burst_info[8]),
        .Q(\mem_reg[4][8]_srl5_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \mem_reg[4][8]_srl5_i_1__0 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_2_n_8 ),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3_n_8 ),
        .I2(\sect_end_buf_reg[0] ),
        .O(tmp_burst_info[8]));
  (* srl_bus_name = "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(next_loop),
        .CLK(ap_clk),
        .D(tmp_burst_info[9]),
        .Q(\mem_reg[4][9]_srl5_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \mem_reg[4][9]_srl5_i_1__0 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_2_n_8 ),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3_n_8 ),
        .I2(\sect_end_buf_reg[1] ),
        .O(tmp_burst_info[9]));
  LUT6 #(
    .INIT(64'hD728D728D728D720)) 
    \pout[0]_i_1__0 
       (.I0(data_vld_reg_n_8),
        .I1(pop0),
        .I2(next_loop),
        .I3(\pout_reg_n_8_[0] ),
        .I4(\pout_reg_n_8_[1] ),
        .I5(\pout_reg_n_8_[2] ),
        .O(\pout[0]_i_1__0_n_8 ));
  LUT6 #(
    .INIT(64'hDFF72008DFF72000)) 
    \pout[1]_i_1 
       (.I0(data_vld_reg_n_8),
        .I1(pop0),
        .I2(next_loop),
        .I3(\pout_reg_n_8_[0] ),
        .I4(\pout_reg_n_8_[1] ),
        .I5(\pout_reg_n_8_[2] ),
        .O(\pout[1]_i_1_n_8 ));
  LUT6 #(
    .INIT(64'hDFFFFFF720000000)) 
    \pout[2]_i_1 
       (.I0(data_vld_reg_n_8),
        .I1(pop0),
        .I2(next_loop),
        .I3(\pout_reg_n_8_[0] ),
        .I4(\pout_reg_n_8_[1] ),
        .I5(\pout_reg_n_8_[2] ),
        .O(\pout[2]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT5 #(
    .INIT(32'h0000D000)) 
    \pout[2]_i_2 
       (.I0(\end_addr_buf_reg[31] ),
        .I1(rreq_handling_reg),
        .I2(rreq_handling_reg_1),
        .I3(fifo_rreq_valid),
        .I4(invalid_len_event),
        .O(\pout_reg[2]_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1__0_n_8 ),
        .Q(\pout_reg_n_8_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_8 ),
        .Q(\pout_reg_n_8_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_8 ),
        .Q(\pout_reg_n_8_[2] ),
        .R(SR));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][0]_srl5_n_8 ),
        .Q(\q_reg_n_8_[0] ),
        .R(SR));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][10]_srl5_n_8 ),
        .Q(Q[0]),
        .R(SR));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][11]_srl5_n_8 ),
        .Q(Q[1]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][1]_srl5_n_8 ),
        .Q(\q_reg_n_8_[1] ),
        .R(SR));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][2]_srl5_n_8 ),
        .Q(\q_reg_n_8_[2] ),
        .R(SR));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][3]_srl5_n_8 ),
        .Q(\q_reg_n_8_[3] ),
        .R(SR));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][8]_srl5_n_8 ),
        .Q(tail_split[0]),
        .R(SR));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][9]_srl5_n_8 ),
        .Q(tail_split[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT5 #(
    .INIT(32'hAEAE0CAE)) 
    rreq_handling_i_1
       (.I0(rreq_handling_reg_1),
        .I1(fifo_rreq_valid_buf_reg),
        .I2(invalid_len_event),
        .I3(\end_addr_buf_reg[31] ),
        .I4(rreq_handling_reg),
        .O(rreq_handling_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \sect_addr_buf[11]_i_1 
       (.I0(rreq_handling_reg),
        .I1(CO),
        .I2(ap_rst_n),
        .O(\sect_addr_buf_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sect_addr_buf[31]_i_1 
       (.I0(rreq_handling_reg),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT5 #(
    .INIT(32'h55557775)) 
    \sect_cnt[0]_i_1 
       (.I0(rreq_handling_reg),
        .I1(rreq_handling_reg_1),
        .I2(fifo_rreq_valid_buf_reg),
        .I3(fifo_rreq_valid),
        .I4(invalid_len_event),
        .O(\sect_cnt_reg[0] ));
  LUT6 #(
    .INIT(64'hCFFFC1F10F3F0131)) 
    \sect_len_buf[0]_i_1 
       (.I0(rreq_handling_reg),
        .I1(\end_addr_buf_reg[31] ),
        .I2(CO),
        .I3(\start_addr_buf_reg[11] [0]),
        .I4(\end_addr_buf_reg[11] [0]),
        .I5(\beat_len_buf_reg[9] [0]),
        .O(\sect_len_buf_reg[0] ));
  LUT6 #(
    .INIT(64'hCFC10F01FFF13F31)) 
    \sect_len_buf[1]_i_1 
       (.I0(rreq_handling_reg),
        .I1(\end_addr_buf_reg[31] ),
        .I2(CO),
        .I3(\end_addr_buf_reg[11] [1]),
        .I4(\beat_len_buf_reg[9] [1]),
        .I5(\start_addr_buf_reg[11] [1]),
        .O(\sect_len_buf_reg[1] ));
  LUT6 #(
    .INIT(64'hCFFFC1F10F3F0131)) 
    \sect_len_buf[2]_i_1 
       (.I0(rreq_handling_reg),
        .I1(\end_addr_buf_reg[31] ),
        .I2(CO),
        .I3(\start_addr_buf_reg[11] [2]),
        .I4(\end_addr_buf_reg[11] [2]),
        .I5(\beat_len_buf_reg[9] [2]),
        .O(\sect_len_buf_reg[2] ));
  LUT6 #(
    .INIT(64'hCFC10F01FFF13F31)) 
    \sect_len_buf[3]_i_1 
       (.I0(rreq_handling_reg),
        .I1(\end_addr_buf_reg[31] ),
        .I2(CO),
        .I3(\end_addr_buf_reg[11] [3]),
        .I4(\beat_len_buf_reg[9] [3]),
        .I5(\start_addr_buf_reg[11] [3]),
        .O(\sect_len_buf_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hCFFFC1F10F3F0131)) 
    \sect_len_buf[4]_i_1 
       (.I0(rreq_handling_reg),
        .I1(\end_addr_buf_reg[31] ),
        .I2(CO),
        .I3(\start_addr_buf_reg[11] [4]),
        .I4(\end_addr_buf_reg[11] [4]),
        .I5(\beat_len_buf_reg[9] [4]),
        .O(\sect_len_buf_reg[4] ));
  LUT6 #(
    .INIT(64'hCFC10F01FFF13F31)) 
    \sect_len_buf[5]_i_1 
       (.I0(rreq_handling_reg),
        .I1(\end_addr_buf_reg[31] ),
        .I2(CO),
        .I3(\end_addr_buf_reg[11] [5]),
        .I4(\beat_len_buf_reg[9] [5]),
        .I5(\start_addr_buf_reg[11] [5]),
        .O(\sect_len_buf_reg[5] ));
  LUT6 #(
    .INIT(64'hCFFFC1F10F3F0131)) 
    \sect_len_buf[6]_i_1 
       (.I0(rreq_handling_reg),
        .I1(\end_addr_buf_reg[31] ),
        .I2(CO),
        .I3(\start_addr_buf_reg[11] [6]),
        .I4(\end_addr_buf_reg[11] [6]),
        .I5(\beat_len_buf_reg[9] [6]),
        .O(\sect_len_buf_reg[6] ));
  LUT6 #(
    .INIT(64'hCFC10F01FFF13F31)) 
    \sect_len_buf[7]_i_1 
       (.I0(rreq_handling_reg),
        .I1(\end_addr_buf_reg[31] ),
        .I2(CO),
        .I3(\end_addr_buf_reg[11] [7]),
        .I4(\beat_len_buf_reg[9] [7]),
        .I5(\start_addr_buf_reg[11] [7]),
        .O(\sect_len_buf_reg[7] ));
  LUT6 #(
    .INIT(64'hCFFFC1F10F3F0131)) 
    \sect_len_buf[8]_i_1 
       (.I0(rreq_handling_reg),
        .I1(\end_addr_buf_reg[31] ),
        .I2(CO),
        .I3(\start_addr_buf_reg[11] [8]),
        .I4(\end_addr_buf_reg[11] [8]),
        .I5(\beat_len_buf_reg[9] [8]),
        .O(\sect_len_buf_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sect_len_buf[9]_i_1 
       (.I0(rreq_handling_reg),
        .O(\sect_len_buf_reg[3] ));
  LUT6 #(
    .INIT(64'hCFFFC1F10F3F0131)) 
    \sect_len_buf[9]_i_2 
       (.I0(rreq_handling_reg),
        .I1(\end_addr_buf_reg[31] ),
        .I2(CO),
        .I3(\start_addr_buf_reg[11] [9]),
        .I4(\end_addr_buf_reg[11] [9]),
        .I5(\beat_len_buf_reg[9] [9]),
        .O(\sect_len_buf_reg[9] ));
endmodule

(* ORIG_REF_NAME = "hog_INPUT_IMAGE_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_INPUT_IMAGE_m_axi_fifo__parameterized3
   (fifo_rreq_valid,
    \q0_reg[7] ,
    p_0_in,
    \q0_reg[7]_0 ,
    p_0_in_0,
    \q0_reg[7]_1 ,
    p_0_in_1,
    p_0_in_2,
    \ap_CS_fsm_reg[3] ,
    p_0_in_3,
    p_0_in_4,
    p_0_in_5,
    p_0_in_6,
    p_0_in_7,
    p_0_in_8,
    D,
    \reg_1033_reg[0] ,
    E,
    \INPUT_IMAGE_addr_reg_1645_reg[0] ,
    \indvar_flatten_reg_863_reg[0] ,
    p_22_in,
    p_0_in_9,
    p_0_in_10,
    p_0_in_11,
    p_0_in_12,
    p_0_in_13,
    p_0_in_14,
    p_0_in_15,
    p_0_in_16,
    p_0_in_17,
    INPUT_IMAGE_ARREADY,
    \ap_CS_fsm_reg[5] ,
    \p_sum2_cast_mid2_v_v_2_reg_1712_reg[0] ,
    \INPUT_IMAGE_addr_1_reg_1717_reg[0] ,
    \indvar_flatten8_reg_897_reg[0] ,
    p_19_in,
    p_0_in_18,
    p_0_in_19,
    p_0_in_20,
    p_0_in_21,
    p_0_in_22,
    p_0_in_23,
    p_0_in_24,
    \q0_reg[7]_2 ,
    p_0_in_25,
    p_0_in_26,
    p_0_in_27,
    p_0_in_28,
    p_0_in_29,
    p_0_in_30,
    p_0_in_31,
    p_0_in_32,
    \q1_reg[0] ,
    \q1_reg[0]_0 ,
    \q1_reg[0]_1 ,
    \q1_reg[0]_2 ,
    \q1_reg[0]_3 ,
    \q1_reg[0]_4 ,
    \q1_reg[0]_5 ,
    \q1_reg[0]_6 ,
    \q1_reg[0]_7 ,
    \q1_reg[0]_8 ,
    \q1_reg[0]_9 ,
    \q1_reg[0]_10 ,
    \q1_reg[0]_11 ,
    \q1_reg[0]_12 ,
    \q1_reg[0]_13 ,
    \q1_reg[0]_14 ,
    \q1_reg[0]_15 ,
    \q1_reg[0]_16 ,
    \q1_reg[0]_17 ,
    \q1_reg[0]_18 ,
    \q1_reg[0]_19 ,
    \q1_reg[0]_20 ,
    \q1_reg[0]_21 ,
    \q1_reg[0]_22 ,
    \q1_reg[0]_23 ,
    \q1_reg[0]_24 ,
    \q1_reg[0]_25 ,
    \q1_reg[0]_26 ,
    \q1_reg[0]_27 ,
    \q1_reg[0]_28 ,
    \q1_reg[0]_29 ,
    \q0_reg[0] ,
    \q1_reg[0]_30 ,
    \tmp_50_reg_1728_reg[0] ,
    ap_enable_reg_pp0_iter23_reg,
    ap_enable_reg_pp1_iter23_reg,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_2 ,
    \q0_reg[0]_3 ,
    \tmp_45_reg_1651_reg[0] ,
    \indvar_flatten_reg_863_reg[0]_0 ,
    \indvar_flatten_next_reg_1592_reg[0] ,
    \indvar_reg_886_reg[0] ,
    \indvar_reg_886_reg[0]_0 ,
    \indvar_mid2_reg_1597_reg[0] ,
    ap_enable_reg_pp0_iter1_reg,
    ap_enable_reg_pp0_iter0_reg,
    \indvar_flatten8_reg_897_reg[0]_0 ,
    \indvar_flatten_next9_reg_1669_reg[0] ,
    \indvar1_reg_920_reg[0] ,
    \indvar1_reg_920_reg[0]_0 ,
    \indvar1_mid2_reg_1674_reg[0] ,
    ap_enable_reg_pp1_iter0_reg,
    ap_enable_reg_pp1_iter1_reg,
    \start_addr_buf_reg[31] ,
    \align_len_reg[0] ,
    S,
    invalid_len_event_reg,
    \align_len_reg[4] ,
    fifo_rreq_valid_buf_reg,
    fifo_rreq_valid_buf_reg_0,
    O,
    \sect_cnt_reg[7] ,
    \sect_cnt_reg[11] ,
    \sect_cnt_reg[15] ,
    \sect_cnt_reg[19] ,
    invalid_len_event_reg_0,
    fifo_rreq_valid_buf_reg_1,
    ap_rst_n_0,
    ap_clk,
    Q,
    ap_enable_reg_pp0_iter23_reg_0,
    \tmp_s_reg_1732_reg[5] ,
    ap_enable_reg_pp1_iter23_reg_0,
    ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631,
    \ap_CS_fsm_reg[5]_0 ,
    ap_enable_reg_pp0_iter22,
    exitcond_flatten_fu_1081_p2,
    ap_enable_reg_pp0_iter1_reg_0,
    ap_enable_reg_pp0_iter0,
    ap_enable_reg_pp0_iter1,
    ap_enable_reg_pp1_iter22,
    ap_pipeline_reg_pp0_iter12_exitcond_flatten_reg_1588,
    ap_pipeline_reg_pp0_iter13_exitcond_flatten_reg_1588,
    \exitcond_flatten_reg_1588_reg[0] ,
    \tmp_45_reg_1651_reg[0]_0 ,
    ap_enable_reg_pp0_iter15,
    ap_reg_ioackin_INPUT_IMAGE_ARREADY,
    \state_reg[0] ,
    exitcond_flatten1_fu_1257_p2,
    ap_enable_reg_pp1_iter1_reg_0,
    ap_enable_reg_pp1_iter0,
    ap_enable_reg_pp1_iter1,
    ap_pipeline_reg_pp1_iter11_exitcond_flatten1_reg_1665,
    ap_pipeline_reg_pp1_iter12_exitcond_flatten1_reg_1665,
    \exitcond_flatten1_reg_1665_reg[0] ,
    ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708,
    \tmp_50_reg_1728_reg[0]_0 ,
    ap_enable_reg_pp1_iter15,
    image_buffer0_9_address0,
    image_buffer0_13_address0,
    image_buffer0_15_address0,
    image_buffer0_3_address0,
    image_buffer0_5_address0,
    image_buffer0_7_address0,
    image_buffer0_11_address0,
    image_buffer0_14_address0,
    image_buffer0_12_address0,
    image_buffer0_10_address0,
    image_buffer0_8_address0,
    image_buffer0_4_address0,
    image_buffer0_6_address0,
    image_buffer0_2_address0,
    image_buffer0_1_address0,
    image_buffer0_16_address0,
    image_buffer1_9_address0,
    image_buffer1_13_address0,
    image_buffer1_15_address0,
    image_buffer1_3_address0,
    image_buffer1_5_address0,
    image_buffer1_7_address0,
    image_buffer1_11_address0,
    image_buffer1_14_address0,
    image_buffer1_12_address0,
    image_buffer1_10_address0,
    image_buffer1_8_address0,
    image_buffer1_4_address0,
    image_buffer1_6_address0,
    image_buffer1_2_address0,
    image_buffer1_1_address0,
    image_buffer1_16_address0,
    \tmp_49_reg_1723_reg[7] ,
    \tmp_49_reg_1723_reg[3] ,
    ap_pipeline_reg_pp1_iter13_exitcond_flatten1_reg_1665,
    ap_rst_n,
    image_buffer1_0_address0,
    \tmp_reg_1640_reg[6] ,
    \indvar_flatten_next_reg_1592_reg[1] ,
    \indvar_flatten_next9_reg_1669_reg[1] ,
    sect_cnt_reg,
    \start_addr_reg[31] ,
    invalid_len_event,
    fifo_rreq_valid_buf_reg_2,
    rreq_handling_reg,
    \could_multi_bursts.sect_handling_reg ,
    \end_addr_buf_reg[31] ,
    push,
    \end_addr_buf_reg[31]_0 ,
    rreq_handling_reg_0,
    in,
    rreq_handling_reg_1);
  output fifo_rreq_valid;
  output \q0_reg[7] ;
  output p_0_in;
  output \q0_reg[7]_0 ;
  output p_0_in_0;
  output \q0_reg[7]_1 ;
  output p_0_in_1;
  output p_0_in_2;
  output \ap_CS_fsm_reg[3] ;
  output p_0_in_3;
  output p_0_in_4;
  output p_0_in_5;
  output p_0_in_6;
  output p_0_in_7;
  output p_0_in_8;
  output [3:0]D;
  output \reg_1033_reg[0] ;
  output [0:0]E;
  output [0:0]\INPUT_IMAGE_addr_reg_1645_reg[0] ;
  output [0:0]\indvar_flatten_reg_863_reg[0] ;
  output p_22_in;
  output p_0_in_9;
  output p_0_in_10;
  output p_0_in_11;
  output p_0_in_12;
  output p_0_in_13;
  output p_0_in_14;
  output p_0_in_15;
  output p_0_in_16;
  output p_0_in_17;
  output INPUT_IMAGE_ARREADY;
  output \ap_CS_fsm_reg[5] ;
  output [0:0]\p_sum2_cast_mid2_v_v_2_reg_1712_reg[0] ;
  output [0:0]\INPUT_IMAGE_addr_1_reg_1717_reg[0] ;
  output [0:0]\indvar_flatten8_reg_897_reg[0] ;
  output p_19_in;
  output p_0_in_18;
  output p_0_in_19;
  output p_0_in_20;
  output p_0_in_21;
  output p_0_in_22;
  output p_0_in_23;
  output p_0_in_24;
  output \q0_reg[7]_2 ;
  output p_0_in_25;
  output p_0_in_26;
  output p_0_in_27;
  output p_0_in_28;
  output p_0_in_29;
  output p_0_in_30;
  output p_0_in_31;
  output p_0_in_32;
  output \q1_reg[0] ;
  output \q1_reg[0]_0 ;
  output \q1_reg[0]_1 ;
  output \q1_reg[0]_2 ;
  output \q1_reg[0]_3 ;
  output \q1_reg[0]_4 ;
  output \q1_reg[0]_5 ;
  output \q1_reg[0]_6 ;
  output \q1_reg[0]_7 ;
  output \q1_reg[0]_8 ;
  output \q1_reg[0]_9 ;
  output \q1_reg[0]_10 ;
  output \q1_reg[0]_11 ;
  output \q1_reg[0]_12 ;
  output \q1_reg[0]_13 ;
  output \q1_reg[0]_14 ;
  output \q1_reg[0]_15 ;
  output \q1_reg[0]_16 ;
  output \q1_reg[0]_17 ;
  output \q1_reg[0]_18 ;
  output \q1_reg[0]_19 ;
  output \q1_reg[0]_20 ;
  output \q1_reg[0]_21 ;
  output \q1_reg[0]_22 ;
  output \q1_reg[0]_23 ;
  output \q1_reg[0]_24 ;
  output \q1_reg[0]_25 ;
  output \q1_reg[0]_26 ;
  output \q1_reg[0]_27 ;
  output \q1_reg[0]_28 ;
  output \q1_reg[0]_29 ;
  output \q0_reg[0] ;
  output \q1_reg[0]_30 ;
  output \tmp_50_reg_1728_reg[0] ;
  output ap_enable_reg_pp0_iter23_reg;
  output ap_enable_reg_pp1_iter23_reg;
  output \q0_reg[0]_0 ;
  output \q0_reg[0]_1 ;
  output \q0_reg[0]_2 ;
  output \q0_reg[0]_3 ;
  output \tmp_45_reg_1651_reg[0] ;
  output [0:0]\indvar_flatten_reg_863_reg[0]_0 ;
  output [0:0]\indvar_flatten_next_reg_1592_reg[0] ;
  output [0:0]\indvar_reg_886_reg[0] ;
  output [0:0]\indvar_reg_886_reg[0]_0 ;
  output [0:0]\indvar_mid2_reg_1597_reg[0] ;
  output ap_enable_reg_pp0_iter1_reg;
  output ap_enable_reg_pp0_iter0_reg;
  output [0:0]\indvar_flatten8_reg_897_reg[0]_0 ;
  output [0:0]\indvar_flatten_next9_reg_1669_reg[0] ;
  output [0:0]\indvar1_reg_920_reg[0] ;
  output [0:0]\indvar1_reg_920_reg[0]_0 ;
  output [0:0]\indvar1_mid2_reg_1674_reg[0] ;
  output ap_enable_reg_pp1_iter0_reg;
  output ap_enable_reg_pp1_iter1_reg;
  output [0:0]\start_addr_buf_reg[31] ;
  output [0:0]\align_len_reg[0] ;
  output [0:0]S;
  output [33:0]invalid_len_event_reg;
  output [0:0]\align_len_reg[4] ;
  output [3:0]fifo_rreq_valid_buf_reg;
  output [2:0]fifo_rreq_valid_buf_reg_0;
  output [3:0]O;
  output [3:0]\sect_cnt_reg[7] ;
  output [3:0]\sect_cnt_reg[11] ;
  output [3:0]\sect_cnt_reg[15] ;
  output [3:0]\sect_cnt_reg[19] ;
  output invalid_len_event_reg_0;
  output fifo_rreq_valid_buf_reg_1;
  input ap_rst_n_0;
  input ap_clk;
  input [1:0]Q;
  input ap_enable_reg_pp0_iter23_reg_0;
  input [1:0]\tmp_s_reg_1732_reg[5] ;
  input ap_enable_reg_pp1_iter23_reg_0;
  input [4:0]ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631;
  input [3:0]\ap_CS_fsm_reg[5]_0 ;
  input ap_enable_reg_pp0_iter22;
  input exitcond_flatten_fu_1081_p2;
  input ap_enable_reg_pp0_iter1_reg_0;
  input ap_enable_reg_pp0_iter0;
  input ap_enable_reg_pp0_iter1;
  input ap_enable_reg_pp1_iter22;
  input ap_pipeline_reg_pp0_iter12_exitcond_flatten_reg_1588;
  input ap_pipeline_reg_pp0_iter13_exitcond_flatten_reg_1588;
  input \exitcond_flatten_reg_1588_reg[0] ;
  input \tmp_45_reg_1651_reg[0]_0 ;
  input ap_enable_reg_pp0_iter15;
  input ap_reg_ioackin_INPUT_IMAGE_ARREADY;
  input [0:0]\state_reg[0] ;
  input exitcond_flatten1_fu_1257_p2;
  input ap_enable_reg_pp1_iter1_reg_0;
  input ap_enable_reg_pp1_iter0;
  input ap_enable_reg_pp1_iter1;
  input ap_pipeline_reg_pp1_iter11_exitcond_flatten1_reg_1665;
  input ap_pipeline_reg_pp1_iter12_exitcond_flatten1_reg_1665;
  input \exitcond_flatten1_reg_1665_reg[0] ;
  input [4:0]ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708;
  input \tmp_50_reg_1728_reg[0]_0 ;
  input ap_enable_reg_pp1_iter15;
  input [0:0]image_buffer0_9_address0;
  input [0:0]image_buffer0_13_address0;
  input [0:0]image_buffer0_15_address0;
  input [0:0]image_buffer0_3_address0;
  input [0:0]image_buffer0_5_address0;
  input [0:0]image_buffer0_7_address0;
  input [0:0]image_buffer0_11_address0;
  input [0:0]image_buffer0_14_address0;
  input [0:0]image_buffer0_12_address0;
  input [0:0]image_buffer0_10_address0;
  input [0:0]image_buffer0_8_address0;
  input [0:0]image_buffer0_4_address0;
  input [0:0]image_buffer0_6_address0;
  input [0:0]image_buffer0_2_address0;
  input [0:0]image_buffer0_1_address0;
  input [0:0]image_buffer0_16_address0;
  input [0:0]image_buffer1_9_address0;
  input [0:0]image_buffer1_13_address0;
  input [0:0]image_buffer1_15_address0;
  input [0:0]image_buffer1_3_address0;
  input [0:0]image_buffer1_5_address0;
  input [0:0]image_buffer1_7_address0;
  input [0:0]image_buffer1_11_address0;
  input [0:0]image_buffer1_14_address0;
  input [0:0]image_buffer1_12_address0;
  input [0:0]image_buffer1_10_address0;
  input [0:0]image_buffer1_8_address0;
  input [0:0]image_buffer1_4_address0;
  input [0:0]image_buffer1_6_address0;
  input [0:0]image_buffer1_2_address0;
  input [0:0]image_buffer1_1_address0;
  input [0:0]image_buffer1_16_address0;
  input \tmp_49_reg_1723_reg[7] ;
  input \tmp_49_reg_1723_reg[3] ;
  input ap_pipeline_reg_pp1_iter13_exitcond_flatten1_reg_1665;
  input ap_rst_n;
  input [0:0]image_buffer1_0_address0;
  input \tmp_reg_1640_reg[6] ;
  input \indvar_flatten_next_reg_1592_reg[1] ;
  input \indvar_flatten_next9_reg_1669_reg[1] ;
  input [19:0]sect_cnt_reg;
  input [19:0]\start_addr_reg[31] ;
  input invalid_len_event;
  input fifo_rreq_valid_buf_reg_2;
  input rreq_handling_reg;
  input \could_multi_bursts.sect_handling_reg ;
  input [0:0]\end_addr_buf_reg[31] ;
  input push;
  input [19:0]\end_addr_buf_reg[31]_0 ;
  input rreq_handling_reg_0;
  input [31:0]in;
  input rreq_handling_reg_1;

  wire [3:0]D;
  wire [0:0]E;
  wire INPUT_IMAGE_ARREADY;
  wire [0:0]\INPUT_IMAGE_addr_1_reg_1717_reg[0] ;
  wire [0:0]\INPUT_IMAGE_addr_reg_1645_reg[0] ;
  wire [3:0]O;
  wire [1:0]Q;
  wire [0:0]S;
  wire [0:0]\align_len_reg[0] ;
  wire [0:0]\align_len_reg[4] ;
  wire \ap_CS_fsm[3]_i_2__1_n_8 ;
  wire \ap_CS_fsm[5]_i_2_n_8 ;
  wire \ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[5] ;
  wire [3:0]\ap_CS_fsm_reg[5]_0 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter15;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter22;
  wire ap_enable_reg_pp0_iter23_reg;
  wire ap_enable_reg_pp0_iter23_reg_0;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_reg;
  wire ap_enable_reg_pp1_iter1;
  wire ap_enable_reg_pp1_iter15;
  wire ap_enable_reg_pp1_iter1_reg;
  wire ap_enable_reg_pp1_iter1_reg_0;
  wire ap_enable_reg_pp1_iter22;
  wire ap_enable_reg_pp1_iter23_reg;
  wire ap_enable_reg_pp1_iter23_reg_0;
  wire ap_pipeline_reg_pp0_iter12_exitcond_flatten_reg_1588;
  wire ap_pipeline_reg_pp0_iter13_exitcond_flatten_reg_1588;
  wire [4:0]ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631;
  wire ap_pipeline_reg_pp1_iter11_exitcond_flatten1_reg_1665;
  wire ap_pipeline_reg_pp1_iter12_exitcond_flatten1_reg_1665;
  wire ap_pipeline_reg_pp1_iter13_exitcond_flatten1_reg_1665;
  wire [4:0]ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708;
  wire ap_reg_ioackin_INPUT_IMAGE_ARREADY;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire \could_multi_bursts.sect_handling_reg ;
  wire data_vld_i_1__0_n_8;
  wire data_vld_reg_n_8;
  wire [0:0]\end_addr_buf_reg[31] ;
  wire [19:0]\end_addr_buf_reg[31]_0 ;
  wire exitcond_flatten1_fu_1257_p2;
  wire \exitcond_flatten1_reg_1665_reg[0] ;
  wire exitcond_flatten_fu_1081_p2;
  wire \exitcond_flatten_reg_1588_reg[0] ;
  wire fifo_rreq_valid;
  wire [3:0]fifo_rreq_valid_buf_reg;
  wire [2:0]fifo_rreq_valid_buf_reg_0;
  wire fifo_rreq_valid_buf_reg_1;
  wire fifo_rreq_valid_buf_reg_2;
  wire full_n_i_1_n_8;
  wire full_n_i_2__0_n_8;
  wire full_n_i_3__0_n_8;
  wire full_n_i_4__0_n_8;
  wire full_n_i_5_n_8;
  wire [0:0]image_buffer0_10_address0;
  wire [0:0]image_buffer0_11_address0;
  wire [0:0]image_buffer0_12_address0;
  wire [0:0]image_buffer0_13_address0;
  wire [0:0]image_buffer0_14_address0;
  wire [0:0]image_buffer0_15_address0;
  wire [0:0]image_buffer0_16_address0;
  wire [0:0]image_buffer0_1_address0;
  wire [0:0]image_buffer0_2_address0;
  wire [0:0]image_buffer0_3_address0;
  wire [0:0]image_buffer0_4_address0;
  wire [0:0]image_buffer0_5_address0;
  wire [0:0]image_buffer0_6_address0;
  wire [0:0]image_buffer0_7_address0;
  wire [0:0]image_buffer0_8_address0;
  wire [0:0]image_buffer0_9_address0;
  wire [0:0]image_buffer1_0_address0;
  wire [0:0]image_buffer1_10_address0;
  wire [0:0]image_buffer1_11_address0;
  wire [0:0]image_buffer1_12_address0;
  wire [0:0]image_buffer1_13_address0;
  wire [0:0]image_buffer1_14_address0;
  wire [0:0]image_buffer1_15_address0;
  wire [0:0]image_buffer1_16_address0;
  wire [0:0]image_buffer1_1_address0;
  wire [0:0]image_buffer1_2_address0;
  wire [0:0]image_buffer1_3_address0;
  wire [0:0]image_buffer1_4_address0;
  wire [0:0]image_buffer1_5_address0;
  wire [0:0]image_buffer1_6_address0;
  wire [0:0]image_buffer1_7_address0;
  wire [0:0]image_buffer1_8_address0;
  wire [0:0]image_buffer1_9_address0;
  wire [31:0]in;
  wire [0:0]\indvar1_mid2_reg_1674_reg[0] ;
  wire [0:0]\indvar1_reg_920_reg[0] ;
  wire [0:0]\indvar1_reg_920_reg[0]_0 ;
  wire [0:0]\indvar_flatten8_reg_897_reg[0] ;
  wire [0:0]\indvar_flatten8_reg_897_reg[0]_0 ;
  wire [0:0]\indvar_flatten_next9_reg_1669_reg[0] ;
  wire \indvar_flatten_next9_reg_1669_reg[1] ;
  wire [0:0]\indvar_flatten_next_reg_1592_reg[0] ;
  wire \indvar_flatten_next_reg_1592_reg[1] ;
  wire [0:0]\indvar_flatten_reg_863_reg[0] ;
  wire [0:0]\indvar_flatten_reg_863_reg[0]_0 ;
  wire [0:0]\indvar_mid2_reg_1597_reg[0] ;
  wire [0:0]\indvar_reg_886_reg[0] ;
  wire [0:0]\indvar_reg_886_reg[0]_0 ;
  wire invalid_len_event;
  wire [33:0]invalid_len_event_reg;
  wire invalid_len_event_reg_0;
  wire \loop[5].remd_tmp[6][5]_i_3__0_n_8 ;
  wire \loop[5].remd_tmp[6][5]_i_3_n_8 ;
  wire \mem_reg[4][0]_srl5_n_8 ;
  wire \mem_reg[4][10]_srl5_n_8 ;
  wire \mem_reg[4][11]_srl5_n_8 ;
  wire \mem_reg[4][12]_srl5_n_8 ;
  wire \mem_reg[4][13]_srl5_n_8 ;
  wire \mem_reg[4][14]_srl5_n_8 ;
  wire \mem_reg[4][15]_srl5_n_8 ;
  wire \mem_reg[4][16]_srl5_n_8 ;
  wire \mem_reg[4][17]_srl5_n_8 ;
  wire \mem_reg[4][18]_srl5_n_8 ;
  wire \mem_reg[4][19]_srl5_n_8 ;
  wire \mem_reg[4][1]_srl5_n_8 ;
  wire \mem_reg[4][20]_srl5_n_8 ;
  wire \mem_reg[4][21]_srl5_n_8 ;
  wire \mem_reg[4][22]_srl5_n_8 ;
  wire \mem_reg[4][23]_srl5_n_8 ;
  wire \mem_reg[4][24]_srl5_n_8 ;
  wire \mem_reg[4][25]_srl5_n_8 ;
  wire \mem_reg[4][26]_srl5_n_8 ;
  wire \mem_reg[4][27]_srl5_n_8 ;
  wire \mem_reg[4][28]_srl5_n_8 ;
  wire \mem_reg[4][29]_srl5_n_8 ;
  wire \mem_reg[4][2]_srl5_n_8 ;
  wire \mem_reg[4][30]_srl5_n_8 ;
  wire \mem_reg[4][31]_srl5_n_8 ;
  wire \mem_reg[4][33]_srl5_n_8 ;
  wire \mem_reg[4][37]_srl5_n_8 ;
  wire \mem_reg[4][3]_srl5_n_8 ;
  wire \mem_reg[4][4]_srl5_n_8 ;
  wire \mem_reg[4][5]_srl5_n_8 ;
  wire \mem_reg[4][6]_srl5_n_8 ;
  wire \mem_reg[4][7]_srl5_n_8 ;
  wire \mem_reg[4][8]_srl5_n_8 ;
  wire \mem_reg[4][9]_srl5_n_8 ;
  wire p_0_in;
  wire p_0_in_0;
  wire p_0_in_1;
  wire p_0_in_10;
  wire p_0_in_11;
  wire p_0_in_12;
  wire p_0_in_13;
  wire p_0_in_14;
  wire p_0_in_15;
  wire p_0_in_16;
  wire p_0_in_17;
  wire p_0_in_18;
  wire p_0_in_19;
  wire p_0_in_2;
  wire p_0_in_20;
  wire p_0_in_21;
  wire p_0_in_22;
  wire p_0_in_23;
  wire p_0_in_24;
  wire p_0_in_25;
  wire p_0_in_26;
  wire p_0_in_27;
  wire p_0_in_28;
  wire p_0_in_29;
  wire p_0_in_3;
  wire p_0_in_30;
  wire p_0_in_31;
  wire p_0_in_32;
  wire p_0_in_4;
  wire p_0_in_5;
  wire p_0_in_6;
  wire p_0_in_7;
  wire p_0_in_8;
  wire p_0_in_9;
  wire p_19_in;
  wire p_22_in;
  wire [0:0]\p_sum2_cast_mid2_v_v_2_reg_1712_reg[0] ;
  wire pop0;
  wire \pout[0]_i_1_n_8 ;
  wire \pout[1]_i_1_n_8 ;
  wire \pout[2]_i_1_n_8 ;
  wire \pout_reg_n_8_[0] ;
  wire \pout_reg_n_8_[1] ;
  wire \pout_reg_n_8_[2] ;
  wire push;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire \q0_reg[0]_3 ;
  wire \q0_reg[7] ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire \q0_reg[7]_2 ;
  wire \q1_reg[0] ;
  wire \q1_reg[0]_0 ;
  wire \q1_reg[0]_1 ;
  wire \q1_reg[0]_10 ;
  wire \q1_reg[0]_11 ;
  wire \q1_reg[0]_12 ;
  wire \q1_reg[0]_13 ;
  wire \q1_reg[0]_14 ;
  wire \q1_reg[0]_15 ;
  wire \q1_reg[0]_16 ;
  wire \q1_reg[0]_17 ;
  wire \q1_reg[0]_18 ;
  wire \q1_reg[0]_19 ;
  wire \q1_reg[0]_2 ;
  wire \q1_reg[0]_20 ;
  wire \q1_reg[0]_21 ;
  wire \q1_reg[0]_22 ;
  wire \q1_reg[0]_23 ;
  wire \q1_reg[0]_24 ;
  wire \q1_reg[0]_25 ;
  wire \q1_reg[0]_26 ;
  wire \q1_reg[0]_27 ;
  wire \q1_reg[0]_28 ;
  wire \q1_reg[0]_29 ;
  wire \q1_reg[0]_3 ;
  wire \q1_reg[0]_30 ;
  wire \q1_reg[0]_4 ;
  wire \q1_reg[0]_5 ;
  wire \q1_reg[0]_6 ;
  wire \q1_reg[0]_7 ;
  wire \q1_reg[0]_8 ;
  wire \q1_reg[0]_9 ;
  wire ram_reg_0_31_0_0_i_7__31_n_8;
  wire \reg_1033_reg[0] ;
  wire rreq_handling_reg;
  wire rreq_handling_reg_0;
  wire rreq_handling_reg_1;
  wire \sect_cnt[0]_i_3_n_8 ;
  wire \sect_cnt[0]_i_4_n_8 ;
  wire \sect_cnt[0]_i_5_n_8 ;
  wire \sect_cnt[0]_i_6_n_8 ;
  wire \sect_cnt[12]_i_2_n_8 ;
  wire \sect_cnt[12]_i_3_n_8 ;
  wire \sect_cnt[12]_i_4_n_8 ;
  wire \sect_cnt[12]_i_5_n_8 ;
  wire \sect_cnt[16]_i_2_n_8 ;
  wire \sect_cnt[16]_i_3_n_8 ;
  wire \sect_cnt[16]_i_4_n_8 ;
  wire \sect_cnt[16]_i_5_n_8 ;
  wire \sect_cnt[4]_i_2_n_8 ;
  wire \sect_cnt[4]_i_3_n_8 ;
  wire \sect_cnt[4]_i_4_n_8 ;
  wire \sect_cnt[4]_i_5_n_8 ;
  wire \sect_cnt[8]_i_2_n_8 ;
  wire \sect_cnt[8]_i_3_n_8 ;
  wire \sect_cnt[8]_i_4_n_8 ;
  wire \sect_cnt[8]_i_5_n_8 ;
  wire [19:0]sect_cnt_reg;
  wire \sect_cnt_reg[0]_i_2_n_10 ;
  wire \sect_cnt_reg[0]_i_2_n_11 ;
  wire \sect_cnt_reg[0]_i_2_n_8 ;
  wire \sect_cnt_reg[0]_i_2_n_9 ;
  wire [3:0]\sect_cnt_reg[11] ;
  wire \sect_cnt_reg[12]_i_1_n_10 ;
  wire \sect_cnt_reg[12]_i_1_n_11 ;
  wire \sect_cnt_reg[12]_i_1_n_8 ;
  wire \sect_cnt_reg[12]_i_1_n_9 ;
  wire [3:0]\sect_cnt_reg[15] ;
  wire \sect_cnt_reg[16]_i_1_n_10 ;
  wire \sect_cnt_reg[16]_i_1_n_11 ;
  wire \sect_cnt_reg[16]_i_1_n_9 ;
  wire [3:0]\sect_cnt_reg[19] ;
  wire \sect_cnt_reg[4]_i_1_n_10 ;
  wire \sect_cnt_reg[4]_i_1_n_11 ;
  wire \sect_cnt_reg[4]_i_1_n_8 ;
  wire \sect_cnt_reg[4]_i_1_n_9 ;
  wire [3:0]\sect_cnt_reg[7] ;
  wire \sect_cnt_reg[8]_i_1_n_10 ;
  wire \sect_cnt_reg[8]_i_1_n_11 ;
  wire \sect_cnt_reg[8]_i_1_n_8 ;
  wire \sect_cnt_reg[8]_i_1_n_9 ;
  wire \start_addr_buf[31]_i_2_n_8 ;
  wire [0:0]\start_addr_buf_reg[31] ;
  wire [19:0]\start_addr_reg[31] ;
  wire [0:0]\state_reg[0] ;
  wire \tmp_45_reg_1651_reg[0] ;
  wire \tmp_45_reg_1651_reg[0]_0 ;
  wire \tmp_49_reg_1723_reg[3] ;
  wire \tmp_49_reg_1723_reg[7] ;
  wire \tmp_50_reg_1728_reg[0] ;
  wire \tmp_50_reg_1728_reg[0]_0 ;
  wire \tmp_reg_1640_reg[6] ;
  wire [1:0]\tmp_s_reg_1732_reg[5] ;
  wire [3:3]\NLW_sect_cnt_reg[16]_i_1_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \INPUT_IMAGE_addr_reg_1645[31]_i_1 
       (.I0(ap_pipeline_reg_pp0_iter13_exitcond_flatten_reg_1588),
        .I1(\loop[5].remd_tmp[6][5]_i_3_n_8 ),
        .O(\INPUT_IMAGE_addr_reg_1645_reg[0] ));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry_i_1
       (.I0(invalid_len_event_reg[33]),
        .O(S));
  LUT1 #(
    .INIT(2'h1)) 
    \align_len[4]_i_1 
       (.I0(invalid_len_event_reg[32]),
        .O(\align_len_reg[4] ));
  LUT6 #(
    .INIT(64'hFEAAFEFEAAAAAAAA)) 
    \ap_CS_fsm[3]_i_1__1 
       (.I0(\ap_CS_fsm_reg[5]_0 [0]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(ap_enable_reg_pp0_iter22),
        .I3(\ap_CS_fsm[3]_i_2__1_n_8 ),
        .I4(exitcond_flatten_fu_1081_p2),
        .I5(\ap_CS_fsm_reg[5]_0 [1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \ap_CS_fsm[3]_i_2__1 
       (.I0(\loop[5].remd_tmp[6][5]_i_3_n_8 ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_enable_reg_pp0_iter1),
        .O(\ap_CS_fsm[3]_i_2__1_n_8 ));
  LUT6 #(
    .INIT(64'h000800AA00080008)) 
    \ap_CS_fsm[4]_i_1__1 
       (.I0(\ap_CS_fsm_reg[5]_0 [1]),
        .I1(exitcond_flatten_fu_1081_p2),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(\loop[5].remd_tmp[6][5]_i_3_n_8 ),
        .I4(ap_enable_reg_pp0_iter22),
        .I5(ap_enable_reg_pp0_iter23_reg_0),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hEFAAEFEFAAAAAAAA)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(\ap_CS_fsm_reg[5]_0 [2]),
        .I1(ap_enable_reg_pp1_iter22),
        .I2(\ap_CS_fsm_reg[5] ),
        .I3(\ap_CS_fsm[5]_i_2_n_8 ),
        .I4(exitcond_flatten1_fu_1257_p2),
        .I5(\ap_CS_fsm_reg[5]_0 [3]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \ap_CS_fsm[5]_i_2 
       (.I0(\loop[5].remd_tmp[6][5]_i_3__0_n_8 ),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(ap_enable_reg_pp1_iter1),
        .O(\ap_CS_fsm[5]_i_2_n_8 ));
  LUT6 #(
    .INIT(64'h0008000800AA0008)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(\ap_CS_fsm_reg[5]_0 [3]),
        .I1(exitcond_flatten1_fu_1257_p2),
        .I2(ap_enable_reg_pp1_iter1_reg_0),
        .I3(\loop[5].remd_tmp[6][5]_i_3__0_n_8 ),
        .I4(ap_enable_reg_pp1_iter23_reg_0),
        .I5(ap_enable_reg_pp1_iter22),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hDDD00000FFF00000)) 
    ap_enable_reg_pp0_iter0_i_1__3
       (.I0(\ap_CS_fsm_reg[5]_0 [1]),
        .I1(\loop[5].remd_tmp[6][5]_i_3_n_8 ),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\ap_CS_fsm_reg[5]_0 [0]),
        .I4(ap_rst_n),
        .I5(\indvar_flatten_next_reg_1592_reg[1] ),
        .O(ap_enable_reg_pp0_iter0_reg));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT5 #(
    .INIT(32'h02DF0202)) 
    ap_enable_reg_pp0_iter1_i_1__3
       (.I0(\ap_CS_fsm_reg[5]_0 [1]),
        .I1(\loop[5].remd_tmp[6][5]_i_3_n_8 ),
        .I2(\indvar_flatten_next_reg_1592_reg[1] ),
        .I3(\ap_CS_fsm_reg[5]_0 [0]),
        .I4(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter1_reg));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT5 #(
    .INIT(32'h00C0A0A0)) 
    ap_enable_reg_pp0_iter23_i_1
       (.I0(ap_enable_reg_pp0_iter22),
        .I1(ap_enable_reg_pp0_iter23_reg_0),
        .I2(ap_rst_n),
        .I3(\ap_CS_fsm_reg[5]_0 [0]),
        .I4(\loop[5].remd_tmp[6][5]_i_3_n_8 ),
        .O(ap_enable_reg_pp0_iter23_reg));
  LUT6 #(
    .INIT(64'hDDD00000FFF00000)) 
    ap_enable_reg_pp1_iter0_i_1
       (.I0(\ap_CS_fsm_reg[5]_0 [3]),
        .I1(\loop[5].remd_tmp[6][5]_i_3__0_n_8 ),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(\ap_CS_fsm_reg[5]_0 [2]),
        .I4(ap_rst_n),
        .I5(\indvar_flatten_next9_reg_1669_reg[1] ),
        .O(ap_enable_reg_pp1_iter0_reg));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT5 #(
    .INIT(32'h02DF0202)) 
    ap_enable_reg_pp1_iter1_i_1
       (.I0(\ap_CS_fsm_reg[5]_0 [3]),
        .I1(\loop[5].remd_tmp[6][5]_i_3__0_n_8 ),
        .I2(\indvar_flatten_next9_reg_1669_reg[1] ),
        .I3(\ap_CS_fsm_reg[5]_0 [2]),
        .I4(ap_enable_reg_pp1_iter1),
        .O(ap_enable_reg_pp1_iter1_reg));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT5 #(
    .INIT(32'h00C0A0A0)) 
    ap_enable_reg_pp1_iter23_i_1
       (.I0(ap_enable_reg_pp1_iter22),
        .I1(ap_enable_reg_pp1_iter23_reg_0),
        .I2(ap_rst_n),
        .I3(\ap_CS_fsm_reg[5]_0 [2]),
        .I4(\loop[5].remd_tmp[6][5]_i_3__0_n_8 ),
        .O(ap_enable_reg_pp1_iter23_reg));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFF0000)) 
    data_vld_i_1__0
       (.I0(\pout_reg_n_8_[2] ),
        .I1(\pout_reg_n_8_[1] ),
        .I2(\pout_reg_n_8_[0] ),
        .I3(full_n_i_4__0_n_8),
        .I4(push),
        .I5(data_vld_reg_n_8),
        .O(data_vld_i_1__0_n_8));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__0_n_8),
        .Q(data_vld_reg_n_8),
        .R(ap_rst_n_0));
  LUT5 #(
    .INIT(32'hBFFFBFBF)) 
    empty_n_i_1
       (.I0(invalid_len_event),
        .I1(fifo_rreq_valid),
        .I2(rreq_handling_reg),
        .I3(\could_multi_bursts.sect_handling_reg ),
        .I4(\end_addr_buf_reg[31] ),
        .O(pop0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(pop0),
        .D(data_vld_reg_n_8),
        .Q(fifo_rreq_valid),
        .R(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT5 #(
    .INIT(32'hCAAACACA)) 
    fifo_rreq_valid_buf_i_1
       (.I0(fifo_rreq_valid),
        .I1(fifo_rreq_valid_buf_reg_2),
        .I2(rreq_handling_reg),
        .I3(\could_multi_bursts.sect_handling_reg ),
        .I4(\end_addr_buf_reg[31] ),
        .O(fifo_rreq_valid_buf_reg_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE00FFFF)) 
    full_n_i_1
       (.I0(\pout_reg_n_8_[2] ),
        .I1(full_n_i_2__0_n_8),
        .I2(full_n_i_3__0_n_8),
        .I3(INPUT_IMAGE_ARREADY),
        .I4(ap_rst_n),
        .I5(full_n_i_4__0_n_8),
        .O(full_n_i_1_n_8));
  LUT2 #(
    .INIT(4'h7)) 
    full_n_i_2__0
       (.I0(\pout_reg_n_8_[0] ),
        .I1(\pout_reg_n_8_[1] ),
        .O(full_n_i_2__0_n_8));
  LUT6 #(
    .INIT(64'hF7FFFFFFF7FFF7FF)) 
    full_n_i_3__0
       (.I0(push),
        .I1(data_vld_reg_n_8),
        .I2(full_n_i_5_n_8),
        .I3(rreq_handling_reg),
        .I4(\could_multi_bursts.sect_handling_reg ),
        .I5(\end_addr_buf_reg[31] ),
        .O(full_n_i_3__0_n_8));
  LUT6 #(
    .INIT(64'h8AAAAAAA8AAA8AAA)) 
    full_n_i_4__0
       (.I0(data_vld_reg_n_8),
        .I1(invalid_len_event),
        .I2(fifo_rreq_valid),
        .I3(rreq_handling_reg),
        .I4(\could_multi_bursts.sect_handling_reg ),
        .I5(\end_addr_buf_reg[31] ),
        .O(full_n_i_4__0_n_8));
  LUT2 #(
    .INIT(4'hB)) 
    full_n_i_5
       (.I0(invalid_len_event),
        .I1(fifo_rreq_valid),
        .O(full_n_i_5_n_8));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_8),
        .Q(INPUT_IMAGE_ARREADY),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT5 #(
    .INIT(32'hFFBF0000)) 
    \i4_reg_909[4]_i_1 
       (.I0(\exitcond_flatten1_reg_1665_reg[0] ),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(\ap_CS_fsm_reg[5]_0 [3]),
        .I3(\loop[5].remd_tmp[6][5]_i_3__0_n_8 ),
        .I4(\ap_CS_fsm_reg[5]_0 [2]),
        .O(\indvar_flatten8_reg_897_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \i4_reg_909[4]_i_2 
       (.I0(\exitcond_flatten1_reg_1665_reg[0] ),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(\ap_CS_fsm_reg[5]_0 [3]),
        .I3(\loop[5].remd_tmp[6][5]_i_3__0_n_8 ),
        .O(\indvar_flatten8_reg_897_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT5 #(
    .INIT(32'hFFBF0000)) 
    \i_reg_875[4]_i_1 
       (.I0(\exitcond_flatten_reg_1588_reg[0] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\ap_CS_fsm_reg[5]_0 [1]),
        .I3(\loop[5].remd_tmp[6][5]_i_3_n_8 ),
        .I4(\ap_CS_fsm_reg[5]_0 [0]),
        .O(\indvar_flatten_reg_863_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \i_reg_875[4]_i_2 
       (.I0(\exitcond_flatten_reg_1588_reg[0] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\ap_CS_fsm_reg[5]_0 [1]),
        .I3(\loop[5].remd_tmp[6][5]_i_3_n_8 ),
        .O(\indvar_flatten_reg_863_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \indvar1_mid2_reg_1674[5]_i_1 
       (.I0(\ap_CS_fsm_reg[5]_0 [3]),
        .I1(\loop[5].remd_tmp[6][5]_i_3__0_n_8 ),
        .I2(\indvar_flatten_next9_reg_1669_reg[1] ),
        .O(\indvar1_mid2_reg_1674_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT5 #(
    .INIT(32'hF0D0F0F0)) 
    \indvar1_reg_920[5]_i_1 
       (.I0(\ap_CS_fsm_reg[5]_0 [3]),
        .I1(\loop[5].remd_tmp[6][5]_i_3__0_n_8 ),
        .I2(\ap_CS_fsm_reg[5]_0 [2]),
        .I3(\indvar_flatten_next9_reg_1669_reg[1] ),
        .I4(ap_enable_reg_pp1_iter0),
        .O(\indvar1_reg_920_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \indvar1_reg_920[5]_i_2 
       (.I0(\ap_CS_fsm_reg[5]_0 [3]),
        .I1(\loop[5].remd_tmp[6][5]_i_3__0_n_8 ),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(\indvar_flatten_next9_reg_1669_reg[1] ),
        .O(\indvar1_reg_920_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \indvar_flatten_next9_reg_1669[9]_i_1 
       (.I0(\ap_CS_fsm_reg[5]_0 [3]),
        .I1(\loop[5].remd_tmp[6][5]_i_3__0_n_8 ),
        .I2(ap_enable_reg_pp1_iter0),
        .O(\indvar_flatten_next9_reg_1669_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \indvar_flatten_next_reg_1592[9]_i_1 
       (.I0(\ap_CS_fsm_reg[5]_0 [1]),
        .I1(\loop[5].remd_tmp[6][5]_i_3_n_8 ),
        .I2(ap_enable_reg_pp0_iter0),
        .O(\indvar_flatten_next_reg_1592_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \indvar_mid2_reg_1597[5]_i_1 
       (.I0(\ap_CS_fsm_reg[5]_0 [1]),
        .I1(\loop[5].remd_tmp[6][5]_i_3_n_8 ),
        .I2(\indvar_flatten_next_reg_1592_reg[1] ),
        .O(\indvar_mid2_reg_1597_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT5 #(
    .INIT(32'hF0D0F0F0)) 
    \indvar_reg_886[5]_i_1 
       (.I0(\ap_CS_fsm_reg[5]_0 [1]),
        .I1(\loop[5].remd_tmp[6][5]_i_3_n_8 ),
        .I2(\ap_CS_fsm_reg[5]_0 [0]),
        .I3(\indvar_flatten_next_reg_1592_reg[1] ),
        .I4(ap_enable_reg_pp0_iter0),
        .O(\indvar_reg_886_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \indvar_reg_886[5]_i_2 
       (.I0(\ap_CS_fsm_reg[5]_0 [1]),
        .I1(\loop[5].remd_tmp[6][5]_i_3_n_8 ),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\indvar_flatten_next_reg_1592_reg[1] ),
        .O(\indvar_reg_886_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFF101F00001010)) 
    invalid_len_event_i_1
       (.I0(invalid_len_event_reg[32]),
        .I1(invalid_len_event_reg[33]),
        .I2(fifo_rreq_valid),
        .I3(fifo_rreq_valid_buf_reg_2),
        .I4(rreq_handling_reg_0),
        .I5(invalid_len_event),
        .O(invalid_len_event_reg_0));
  LUT4 #(
    .INIT(16'h9009)) 
    last_sect_carry__0_i_1
       (.I0(\end_addr_buf_reg[31]_0 [19]),
        .I1(sect_cnt_reg[19]),
        .I2(\end_addr_buf_reg[31]_0 [18]),
        .I3(sect_cnt_reg[18]),
        .O(fifo_rreq_valid_buf_reg_0[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2
       (.I0(\end_addr_buf_reg[31]_0 [17]),
        .I1(sect_cnt_reg[17]),
        .I2(sect_cnt_reg[16]),
        .I3(\end_addr_buf_reg[31]_0 [16]),
        .I4(sect_cnt_reg[15]),
        .I5(\end_addr_buf_reg[31]_0 [15]),
        .O(fifo_rreq_valid_buf_reg_0[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3
       (.I0(sect_cnt_reg[12]),
        .I1(\end_addr_buf_reg[31]_0 [12]),
        .I2(sect_cnt_reg[13]),
        .I3(\end_addr_buf_reg[31]_0 [13]),
        .I4(\end_addr_buf_reg[31]_0 [14]),
        .I5(sect_cnt_reg[14]),
        .O(fifo_rreq_valid_buf_reg_0[0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1
       (.I0(\end_addr_buf_reg[31]_0 [11]),
        .I1(sect_cnt_reg[11]),
        .I2(sect_cnt_reg[9]),
        .I3(\end_addr_buf_reg[31]_0 [9]),
        .I4(sect_cnt_reg[10]),
        .I5(\end_addr_buf_reg[31]_0 [10]),
        .O(fifo_rreq_valid_buf_reg[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2
       (.I0(sect_cnt_reg[7]),
        .I1(\end_addr_buf_reg[31]_0 [7]),
        .I2(sect_cnt_reg[6]),
        .I3(\end_addr_buf_reg[31]_0 [6]),
        .I4(\end_addr_buf_reg[31]_0 [8]),
        .I5(sect_cnt_reg[8]),
        .O(fifo_rreq_valid_buf_reg[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3
       (.I0(\end_addr_buf_reg[31]_0 [5]),
        .I1(sect_cnt_reg[5]),
        .I2(sect_cnt_reg[3]),
        .I3(\end_addr_buf_reg[31]_0 [3]),
        .I4(sect_cnt_reg[4]),
        .I5(\end_addr_buf_reg[31]_0 [4]),
        .O(fifo_rreq_valid_buf_reg[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4
       (.I0(\end_addr_buf_reg[31]_0 [1]),
        .I1(sect_cnt_reg[1]),
        .I2(sect_cnt_reg[2]),
        .I3(\end_addr_buf_reg[31]_0 [2]),
        .I4(sect_cnt_reg[0]),
        .I5(\end_addr_buf_reg[31]_0 [0]),
        .O(fifo_rreq_valid_buf_reg[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \loop[5].remd_tmp[6][5]_i_1 
       (.I0(\ap_CS_fsm_reg[5]_0 [1]),
        .I1(\loop[5].remd_tmp[6][5]_i_3_n_8 ),
        .O(p_22_in));
  LUT2 #(
    .INIT(4'h2)) 
    \loop[5].remd_tmp[6][5]_i_1__0 
       (.I0(\ap_CS_fsm_reg[5]_0 [3]),
        .I1(\loop[5].remd_tmp[6][5]_i_3__0_n_8 ),
        .O(p_19_in));
  LUT6 #(
    .INIT(64'h0008FFFF00080008)) 
    \loop[5].remd_tmp[6][5]_i_3 
       (.I0(\tmp_45_reg_1651_reg[0]_0 ),
        .I1(ap_enable_reg_pp0_iter15),
        .I2(INPUT_IMAGE_ARREADY),
        .I3(ap_reg_ioackin_INPUT_IMAGE_ARREADY),
        .I4(\state_reg[0] ),
        .I5(ap_enable_reg_pp0_iter22),
        .O(\loop[5].remd_tmp[6][5]_i_3_n_8 ));
  LUT6 #(
    .INIT(64'h0008FFFF00080008)) 
    \loop[5].remd_tmp[6][5]_i_3__0 
       (.I0(\tmp_50_reg_1728_reg[0]_0 ),
        .I1(ap_enable_reg_pp1_iter15),
        .I2(INPUT_IMAGE_ARREADY),
        .I3(ap_reg_ioackin_INPUT_IMAGE_ARREADY),
        .I4(\state_reg[0] ),
        .I5(ap_enable_reg_pp1_iter22),
        .O(\loop[5].remd_tmp[6][5]_i_3__0_n_8 ));
  (* srl_bus_name = "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[4][0]_srl5_n_8 ));
  (* srl_bus_name = "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][10]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\mem_reg[4][10]_srl5_n_8 ));
  (* srl_bus_name = "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][11]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\mem_reg[4][11]_srl5_n_8 ));
  (* srl_bus_name = "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][12]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\mem_reg[4][12]_srl5_n_8 ));
  (* srl_bus_name = "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][13]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\mem_reg[4][13]_srl5_n_8 ));
  (* srl_bus_name = "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][14]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\mem_reg[4][14]_srl5_n_8 ));
  (* srl_bus_name = "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][15]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\mem_reg[4][15]_srl5_n_8 ));
  (* srl_bus_name = "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][16]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][16]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\mem_reg[4][16]_srl5_n_8 ));
  (* srl_bus_name = "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][17]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][17]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\mem_reg[4][17]_srl5_n_8 ));
  (* srl_bus_name = "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][18]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][18]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\mem_reg[4][18]_srl5_n_8 ));
  (* srl_bus_name = "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][19]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][19]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\mem_reg[4][19]_srl5_n_8 ));
  (* srl_bus_name = "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[4][1]_srl5_n_8 ));
  (* srl_bus_name = "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][20]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][20]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\mem_reg[4][20]_srl5_n_8 ));
  (* srl_bus_name = "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][21]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][21]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\mem_reg[4][21]_srl5_n_8 ));
  (* srl_bus_name = "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][22]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][22]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\mem_reg[4][22]_srl5_n_8 ));
  (* srl_bus_name = "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][23]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][23]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\mem_reg[4][23]_srl5_n_8 ));
  (* srl_bus_name = "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][24]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][24]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\mem_reg[4][24]_srl5_n_8 ));
  (* srl_bus_name = "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][25]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][25]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\mem_reg[4][25]_srl5_n_8 ));
  (* srl_bus_name = "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][26]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][26]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\mem_reg[4][26]_srl5_n_8 ));
  (* srl_bus_name = "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][27]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][27]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\mem_reg[4][27]_srl5_n_8 ));
  (* srl_bus_name = "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][28]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][28]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\mem_reg[4][28]_srl5_n_8 ));
  (* srl_bus_name = "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][29]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][29]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\mem_reg[4][29]_srl5_n_8 ));
  (* srl_bus_name = "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[4][2]_srl5_n_8 ));
  (* srl_bus_name = "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][30]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][30]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(\mem_reg[4][30]_srl5_n_8 ));
  (* srl_bus_name = "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][31]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][31]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\mem_reg[4][31]_srl5_n_8 ));
  (* srl_bus_name = "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][33]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][33]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][33]_srl5_n_8 ));
  (* srl_bus_name = "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][37]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][37]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][37]_srl5_n_8 ));
  (* srl_bus_name = "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[4][3]_srl5_n_8 ));
  (* srl_bus_name = "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][4]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\mem_reg[4][4]_srl5_n_8 ));
  (* srl_bus_name = "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][5]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\mem_reg[4][5]_srl5_n_8 ));
  (* srl_bus_name = "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][6]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\mem_reg[4][6]_srl5_n_8 ));
  (* srl_bus_name = "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][7]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\mem_reg[4][7]_srl5_n_8 ));
  (* srl_bus_name = "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\mem_reg[4][8]_srl5_n_8 ));
  (* srl_bus_name = "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\mem_reg[4][9]_srl5_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \p_sum2_cast_mid2_v_v_2_reg_1712[31]_i_1 
       (.I0(ap_pipeline_reg_pp1_iter11_exitcond_flatten1_reg_1665),
        .I1(\loop[5].remd_tmp[6][5]_i_3__0_n_8 ),
        .O(\p_sum2_cast_mid2_v_v_2_reg_1712_reg[0] ));
  LUT6 #(
    .INIT(64'h0FF0FFFFF00E0000)) 
    \pout[0]_i_1 
       (.I0(\pout_reg_n_8_[2] ),
        .I1(\pout_reg_n_8_[1] ),
        .I2(push),
        .I3(rreq_handling_reg_1),
        .I4(data_vld_reg_n_8),
        .I5(\pout_reg_n_8_[0] ),
        .O(\pout[0]_i_1_n_8 ));
  LUT6 #(
    .INIT(64'h7FFD80027FFD8000)) 
    \pout[1]_i_1 
       (.I0(data_vld_reg_n_8),
        .I1(rreq_handling_reg_1),
        .I2(push),
        .I3(\pout_reg_n_8_[0] ),
        .I4(\pout_reg_n_8_[1] ),
        .I5(\pout_reg_n_8_[2] ),
        .O(\pout[1]_i_1_n_8 ));
  LUT6 #(
    .INIT(64'h7FFFFFFD80000000)) 
    \pout[2]_i_1 
       (.I0(data_vld_reg_n_8),
        .I1(rreq_handling_reg_1),
        .I2(push),
        .I3(\pout_reg_n_8_[0] ),
        .I4(\pout_reg_n_8_[1] ),
        .I5(\pout_reg_n_8_[2] ),
        .O(\pout[2]_i_1_n_8 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_8 ),
        .Q(\pout_reg_n_8_[0] ),
        .R(ap_rst_n_0));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_8 ),
        .Q(\pout_reg_n_8_[1] ),
        .R(ap_rst_n_0));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_8 ),
        .Q(\pout_reg_n_8_[2] ),
        .R(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \q0[7]_i_3__15 
       (.I0(\loop[5].remd_tmp[6][5]_i_3_n_8 ),
        .I1(ap_enable_reg_pp0_iter23_reg_0),
        .O(\ap_CS_fsm_reg[3] ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \q0[7]_i_3__16 
       (.I0(\ap_CS_fsm_reg[5] ),
        .I1(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[4]),
        .I2(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[2]),
        .I3(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[3]),
        .I4(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[1]),
        .I5(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[0]),
        .O(\q0_reg[7]_2 ));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][0]_srl5_n_8 ),
        .Q(invalid_len_event_reg[0]),
        .R(ap_rst_n_0));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][10]_srl5_n_8 ),
        .Q(invalid_len_event_reg[10]),
        .R(ap_rst_n_0));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][11]_srl5_n_8 ),
        .Q(invalid_len_event_reg[11]),
        .R(ap_rst_n_0));
  FDRE \q_reg[12] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][12]_srl5_n_8 ),
        .Q(invalid_len_event_reg[12]),
        .R(ap_rst_n_0));
  FDRE \q_reg[13] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][13]_srl5_n_8 ),
        .Q(invalid_len_event_reg[13]),
        .R(ap_rst_n_0));
  FDRE \q_reg[14] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][14]_srl5_n_8 ),
        .Q(invalid_len_event_reg[14]),
        .R(ap_rst_n_0));
  FDRE \q_reg[15] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][15]_srl5_n_8 ),
        .Q(invalid_len_event_reg[15]),
        .R(ap_rst_n_0));
  FDRE \q_reg[16] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][16]_srl5_n_8 ),
        .Q(invalid_len_event_reg[16]),
        .R(ap_rst_n_0));
  FDRE \q_reg[17] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][17]_srl5_n_8 ),
        .Q(invalid_len_event_reg[17]),
        .R(ap_rst_n_0));
  FDRE \q_reg[18] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][18]_srl5_n_8 ),
        .Q(invalid_len_event_reg[18]),
        .R(ap_rst_n_0));
  FDRE \q_reg[19] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][19]_srl5_n_8 ),
        .Q(invalid_len_event_reg[19]),
        .R(ap_rst_n_0));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][1]_srl5_n_8 ),
        .Q(invalid_len_event_reg[1]),
        .R(ap_rst_n_0));
  FDRE \q_reg[20] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][20]_srl5_n_8 ),
        .Q(invalid_len_event_reg[20]),
        .R(ap_rst_n_0));
  FDRE \q_reg[21] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][21]_srl5_n_8 ),
        .Q(invalid_len_event_reg[21]),
        .R(ap_rst_n_0));
  FDRE \q_reg[22] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][22]_srl5_n_8 ),
        .Q(invalid_len_event_reg[22]),
        .R(ap_rst_n_0));
  FDRE \q_reg[23] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][23]_srl5_n_8 ),
        .Q(invalid_len_event_reg[23]),
        .R(ap_rst_n_0));
  FDRE \q_reg[24] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][24]_srl5_n_8 ),
        .Q(invalid_len_event_reg[24]),
        .R(ap_rst_n_0));
  FDRE \q_reg[25] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][25]_srl5_n_8 ),
        .Q(invalid_len_event_reg[25]),
        .R(ap_rst_n_0));
  FDRE \q_reg[26] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][26]_srl5_n_8 ),
        .Q(invalid_len_event_reg[26]),
        .R(ap_rst_n_0));
  FDRE \q_reg[27] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][27]_srl5_n_8 ),
        .Q(invalid_len_event_reg[27]),
        .R(ap_rst_n_0));
  FDRE \q_reg[28] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][28]_srl5_n_8 ),
        .Q(invalid_len_event_reg[28]),
        .R(ap_rst_n_0));
  FDRE \q_reg[29] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][29]_srl5_n_8 ),
        .Q(invalid_len_event_reg[29]),
        .R(ap_rst_n_0));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][2]_srl5_n_8 ),
        .Q(invalid_len_event_reg[2]),
        .R(ap_rst_n_0));
  FDRE \q_reg[30] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][30]_srl5_n_8 ),
        .Q(invalid_len_event_reg[30]),
        .R(ap_rst_n_0));
  FDRE \q_reg[31] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][31]_srl5_n_8 ),
        .Q(invalid_len_event_reg[31]),
        .R(ap_rst_n_0));
  FDRE \q_reg[33] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][33]_srl5_n_8 ),
        .Q(invalid_len_event_reg[32]),
        .R(ap_rst_n_0));
  FDRE \q_reg[37] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][37]_srl5_n_8 ),
        .Q(invalid_len_event_reg[33]),
        .R(ap_rst_n_0));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][3]_srl5_n_8 ),
        .Q(invalid_len_event_reg[3]),
        .R(ap_rst_n_0));
  FDRE \q_reg[4] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][4]_srl5_n_8 ),
        .Q(invalid_len_event_reg[4]),
        .R(ap_rst_n_0));
  FDRE \q_reg[5] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][5]_srl5_n_8 ),
        .Q(invalid_len_event_reg[5]),
        .R(ap_rst_n_0));
  FDRE \q_reg[6] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][6]_srl5_n_8 ),
        .Q(invalid_len_event_reg[6]),
        .R(ap_rst_n_0));
  FDRE \q_reg[7] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][7]_srl5_n_8 ),
        .Q(invalid_len_event_reg[7]),
        .R(ap_rst_n_0));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][8]_srl5_n_8 ),
        .Q(invalid_len_event_reg[8]),
        .R(ap_rst_n_0));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][9]_srl5_n_8 ),
        .Q(invalid_len_event_reg[9]),
        .R(ap_rst_n_0));
  LUT4 #(
    .INIT(16'h4000)) 
    ram_reg_0_15_0_0_i_1
       (.I0(Q[0]),
        .I1(ap_enable_reg_pp0_iter23_reg_0),
        .I2(Q[1]),
        .I3(p_0_in),
        .O(\q0_reg[7] ));
  LUT4 #(
    .INIT(16'h4000)) 
    ram_reg_0_15_0_0_i_1__16
       (.I0(Q[0]),
        .I1(ap_enable_reg_pp0_iter23_reg_0),
        .I2(Q[1]),
        .I3(p_0_in_0),
        .O(\q0_reg[7]_0 ));
  LUT4 #(
    .INIT(16'h4000)) 
    ram_reg_0_15_0_0_i_1__34
       (.I0(\tmp_s_reg_1732_reg[5] [0]),
        .I1(ap_enable_reg_pp1_iter23_reg_0),
        .I2(\tmp_s_reg_1732_reg[5] [1]),
        .I3(p_0_in_1),
        .O(\q0_reg[7]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_15_0_0_i_2
       (.I0(ap_enable_reg_pp1_iter23_reg_0),
        .I1(\loop[5].remd_tmp[6][5]_i_3__0_n_8 ),
        .O(\ap_CS_fsm_reg[5] ));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_31_0_0_i_1
       (.I0(p_0_in_2),
        .I1(image_buffer0_9_address0),
        .O(\q1_reg[0] ));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_31_0_0_i_1__0
       (.I0(p_0_in_11),
        .I1(image_buffer0_13_address0),
        .O(\q1_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_31_0_0_i_1__1
       (.I0(p_0_in_10),
        .I1(image_buffer0_15_address0),
        .O(\q1_reg[0]_1 ));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_31_0_0_i_1__10
       (.I0(p_0_in_17),
        .I1(image_buffer0_4_address0),
        .O(\q1_reg[0]_10 ));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_31_0_0_i_1__11
       (.I0(p_0_in_16),
        .I1(image_buffer0_6_address0),
        .O(\q1_reg[0]_11 ));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_31_0_0_i_1__12
       (.I0(p_0_in_6),
        .I1(image_buffer0_2_address0),
        .O(\q1_reg[0]_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_31_0_0_i_1__13
       (.I0(p_0_in_8),
        .I1(image_buffer0_1_address0),
        .O(\q1_reg[0]_13 ));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_31_0_0_i_1__14
       (.I0(p_0_in_9),
        .I1(image_buffer0_16_address0),
        .O(\q1_reg[0]_14 ));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_31_0_0_i_1__15
       (.I0(p_0_in_21),
        .I1(image_buffer1_9_address0),
        .O(\q1_reg[0]_15 ));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_31_0_0_i_1__16
       (.I0(p_0_in_23),
        .I1(image_buffer1_13_address0),
        .O(\q1_reg[0]_16 ));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_31_0_0_i_1__17
       (.I0(p_0_in_24),
        .I1(image_buffer1_15_address0),
        .O(\q1_reg[0]_17 ));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_31_0_0_i_1__18
       (.I0(p_0_in_18),
        .I1(image_buffer1_3_address0),
        .O(\q1_reg[0]_18 ));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_31_0_0_i_1__19
       (.I0(p_0_in_19),
        .I1(image_buffer1_5_address0),
        .O(\q1_reg[0]_19 ));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_31_0_0_i_1__2
       (.I0(p_0_in_7),
        .I1(image_buffer0_3_address0),
        .O(\q1_reg[0]_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_31_0_0_i_1__20
       (.I0(p_0_in_20),
        .I1(image_buffer1_7_address0),
        .O(\q1_reg[0]_20 ));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_31_0_0_i_1__21
       (.I0(p_0_in_22),
        .I1(image_buffer1_11_address0),
        .O(\q1_reg[0]_21 ));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_31_0_0_i_1__22
       (.I0(p_0_in_26),
        .I1(image_buffer1_14_address0),
        .O(\q1_reg[0]_22 ));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_31_0_0_i_1__23
       (.I0(p_0_in_27),
        .I1(image_buffer1_12_address0),
        .O(\q1_reg[0]_23 ));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_31_0_0_i_1__24
       (.I0(p_0_in_28),
        .I1(image_buffer1_10_address0),
        .O(\q1_reg[0]_24 ));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_31_0_0_i_1__25
       (.I0(p_0_in_29),
        .I1(image_buffer1_8_address0),
        .O(\q1_reg[0]_25 ));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_31_0_0_i_1__26
       (.I0(p_0_in_31),
        .I1(image_buffer1_4_address0),
        .O(\q1_reg[0]_26 ));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_31_0_0_i_1__27
       (.I0(p_0_in_30),
        .I1(image_buffer1_6_address0),
        .O(\q1_reg[0]_27 ));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_31_0_0_i_1__28
       (.I0(p_0_in_32),
        .I1(image_buffer1_2_address0),
        .O(\q1_reg[0]_28 ));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_31_0_0_i_1__29
       (.I0(\q0_reg[0] ),
        .I1(image_buffer1_1_address0),
        .O(\q1_reg[0]_29 ));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_31_0_0_i_1__3
       (.I0(p_0_in_13),
        .I1(image_buffer0_5_address0),
        .O(\q1_reg[0]_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_31_0_0_i_1__30
       (.I0(p_0_in_25),
        .I1(image_buffer1_16_address0),
        .O(\q1_reg[0]_30 ));
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_0_31_0_0_i_1__31
       (.I0(p_0_in),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter23_reg_0),
        .O(\q0_reg[0]_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_0_31_0_0_i_1__32
       (.I0(p_0_in_0),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter23_reg_0),
        .O(\q0_reg[0]_1 ));
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_0_31_0_0_i_1__33
       (.I0(p_0_in_1),
        .I1(\tmp_s_reg_1732_reg[5] [1]),
        .I2(ap_enable_reg_pp1_iter23_reg_0),
        .O(\q0_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    ram_reg_0_31_0_0_i_1__34
       (.I0(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[4]),
        .I1(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[2]),
        .I2(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[3]),
        .I3(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[1]),
        .I4(ram_reg_0_31_0_0_i_7__31_n_8),
        .I5(image_buffer1_0_address0),
        .O(\q0_reg[0]_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_31_0_0_i_1__4
       (.I0(p_0_in_12),
        .I1(image_buffer0_7_address0),
        .O(\q1_reg[0]_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_31_0_0_i_1__5
       (.I0(p_0_in_5),
        .I1(image_buffer0_11_address0),
        .O(\q1_reg[0]_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_31_0_0_i_1__6
       (.I0(p_0_in_14),
        .I1(image_buffer0_14_address0),
        .O(\q1_reg[0]_6 ));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_31_0_0_i_1__7
       (.I0(p_0_in_15),
        .I1(image_buffer0_12_address0),
        .O(\q1_reg[0]_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_31_0_0_i_1__8
       (.I0(p_0_in_4),
        .I1(image_buffer0_10_address0),
        .O(\q1_reg[0]_8 ));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_31_0_0_i_1__9
       (.I0(p_0_in_3),
        .I1(image_buffer0_8_address0),
        .O(\q1_reg[0]_9 ));
  LUT6 #(
    .INIT(64'h00000000FFFE0000)) 
    ram_reg_0_31_0_0_i_2__31
       (.I0(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631[2]),
        .I1(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631[0]),
        .I2(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631[1]),
        .I3(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631[3]),
        .I4(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631[4]),
        .I5(\ap_CS_fsm_reg[3] ),
        .O(p_0_in_0));
  LUT6 #(
    .INIT(64'hCCCCCCC800000000)) 
    ram_reg_0_31_0_0_i_2__32
       (.I0(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[0]),
        .I1(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[4]),
        .I2(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[1]),
        .I3(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[3]),
        .I4(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[2]),
        .I5(\ap_CS_fsm_reg[5] ),
        .O(p_0_in_1));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    ram_reg_0_31_0_0_i_7
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631[0]),
        .I2(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631[4]),
        .I3(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631[2]),
        .I4(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631[3]),
        .I5(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631[1]),
        .O(p_0_in_2));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    ram_reg_0_31_0_0_i_7__0
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631[0]),
        .I2(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631[4]),
        .I3(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631[2]),
        .I4(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631[3]),
        .I5(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631[1]),
        .O(p_0_in_3));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    ram_reg_0_31_0_0_i_7__1
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631[0]),
        .I2(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631[1]),
        .I3(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631[4]),
        .I4(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631[2]),
        .I5(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631[3]),
        .O(p_0_in_4));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    ram_reg_0_31_0_0_i_7__10
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631[0]),
        .I2(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631[1]),
        .I3(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631[3]),
        .I4(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631[2]),
        .I5(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631[4]),
        .O(p_0_in_12));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    ram_reg_0_31_0_0_i_7__11
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631[0]),
        .I2(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631[3]),
        .I3(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631[2]),
        .I4(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631[4]),
        .I5(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631[1]),
        .O(p_0_in_13));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    ram_reg_0_31_0_0_i_7__12
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631[0]),
        .I2(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631[1]),
        .I3(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631[2]),
        .I4(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631[4]),
        .I5(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631[3]),
        .O(p_0_in_14));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    ram_reg_0_31_0_0_i_7__13
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631[0]),
        .I2(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631[2]),
        .I3(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631[4]),
        .I4(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631[3]),
        .I5(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631[1]),
        .O(p_0_in_15));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    ram_reg_0_31_0_0_i_7__14
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631[0]),
        .I2(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631[1]),
        .I3(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631[3]),
        .I4(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631[2]),
        .I5(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631[4]),
        .O(p_0_in_16));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    ram_reg_0_31_0_0_i_7__15
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631[0]),
        .I2(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631[3]),
        .I3(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631[2]),
        .I4(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631[4]),
        .I5(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631[1]),
        .O(p_0_in_17));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    ram_reg_0_31_0_0_i_7__16
       (.I0(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[0]),
        .I1(\ap_CS_fsm_reg[5] ),
        .I2(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[4]),
        .I3(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[1]),
        .I4(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[2]),
        .I5(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[3]),
        .O(p_0_in_18));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    ram_reg_0_31_0_0_i_7__17
       (.I0(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[0]),
        .I1(\ap_CS_fsm_reg[5] ),
        .I2(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[3]),
        .I3(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[2]),
        .I4(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[4]),
        .I5(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[1]),
        .O(p_0_in_19));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    ram_reg_0_31_0_0_i_7__18
       (.I0(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[0]),
        .I1(\ap_CS_fsm_reg[5] ),
        .I2(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[1]),
        .I3(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[3]),
        .I4(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[2]),
        .I5(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[4]),
        .O(p_0_in_20));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    ram_reg_0_31_0_0_i_7__19
       (.I0(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[0]),
        .I1(\ap_CS_fsm_reg[5] ),
        .I2(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[2]),
        .I3(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[3]),
        .I4(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[1]),
        .I5(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[4]),
        .O(p_0_in_21));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    ram_reg_0_31_0_0_i_7__2
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631[0]),
        .I2(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631[1]),
        .I3(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631[4]),
        .I4(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631[2]),
        .I5(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631[3]),
        .O(p_0_in_5));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    ram_reg_0_31_0_0_i_7__20
       (.I0(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[0]),
        .I1(\ap_CS_fsm_reg[5] ),
        .I2(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[2]),
        .I3(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[3]),
        .I4(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[4]),
        .I5(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[1]),
        .O(p_0_in_22));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    ram_reg_0_31_0_0_i_7__21
       (.I0(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[0]),
        .I1(\ap_CS_fsm_reg[5] ),
        .I2(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[2]),
        .I3(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[4]),
        .I4(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[3]),
        .I5(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[1]),
        .O(p_0_in_23));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    ram_reg_0_31_0_0_i_7__22
       (.I0(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[0]),
        .I1(\ap_CS_fsm_reg[5] ),
        .I2(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[1]),
        .I3(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[2]),
        .I4(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[4]),
        .I5(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[3]),
        .O(p_0_in_24));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    ram_reg_0_31_0_0_i_7__23
       (.I0(\ap_CS_fsm_reg[5] ),
        .I1(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[2]),
        .I2(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[3]),
        .I3(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[1]),
        .I4(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[4]),
        .I5(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[0]),
        .O(p_0_in_25));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    ram_reg_0_31_0_0_i_7__24
       (.I0(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[0]),
        .I1(\ap_CS_fsm_reg[5] ),
        .I2(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[1]),
        .I3(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[2]),
        .I4(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[4]),
        .I5(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[3]),
        .O(p_0_in_26));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    ram_reg_0_31_0_0_i_7__25
       (.I0(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[0]),
        .I1(\ap_CS_fsm_reg[5] ),
        .I2(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[2]),
        .I3(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[4]),
        .I4(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[3]),
        .I5(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[1]),
        .O(p_0_in_27));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    ram_reg_0_31_0_0_i_7__26
       (.I0(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[0]),
        .I1(\ap_CS_fsm_reg[5] ),
        .I2(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[2]),
        .I3(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[3]),
        .I4(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[4]),
        .I5(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[1]),
        .O(p_0_in_28));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    ram_reg_0_31_0_0_i_7__27
       (.I0(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[0]),
        .I1(\ap_CS_fsm_reg[5] ),
        .I2(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[2]),
        .I3(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[3]),
        .I4(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[1]),
        .I5(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[4]),
        .O(p_0_in_29));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    ram_reg_0_31_0_0_i_7__28
       (.I0(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[0]),
        .I1(\ap_CS_fsm_reg[5] ),
        .I2(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[1]),
        .I3(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[3]),
        .I4(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[2]),
        .I5(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[4]),
        .O(p_0_in_30));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    ram_reg_0_31_0_0_i_7__29
       (.I0(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[0]),
        .I1(\ap_CS_fsm_reg[5] ),
        .I2(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[3]),
        .I3(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[2]),
        .I4(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[4]),
        .I5(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[1]),
        .O(p_0_in_31));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    ram_reg_0_31_0_0_i_7__3
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631[0]),
        .I2(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631[1]),
        .I3(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631[3]),
        .I4(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631[4]),
        .I5(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631[2]),
        .O(p_0_in_6));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    ram_reg_0_31_0_0_i_7__30
       (.I0(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[0]),
        .I1(\ap_CS_fsm_reg[5] ),
        .I2(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[4]),
        .I3(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[1]),
        .I4(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[2]),
        .I5(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[3]),
        .O(p_0_in_32));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_31_0_0_i_7__31
       (.I0(\ap_CS_fsm_reg[5] ),
        .I1(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[0]),
        .O(ram_reg_0_31_0_0_i_7__31_n_8));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    ram_reg_0_31_0_0_i_7__32
       (.I0(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[0]),
        .I1(\ap_CS_fsm_reg[5] ),
        .I2(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[1]),
        .I3(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[3]),
        .I4(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[2]),
        .I5(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[4]),
        .O(\q0_reg[0] ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    ram_reg_0_31_0_0_i_7__4
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631[0]),
        .I2(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631[1]),
        .I3(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631[3]),
        .I4(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631[4]),
        .I5(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631[2]),
        .O(p_0_in_7));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    ram_reg_0_31_0_0_i_7__5
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631[0]),
        .I2(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631[3]),
        .I3(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631[4]),
        .I4(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631[2]),
        .I5(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631[1]),
        .O(p_0_in_8));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_0_31_0_0_i_7__6
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631[0]),
        .I2(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631[3]),
        .I3(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631[4]),
        .I4(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631[2]),
        .I5(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631[1]),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    ram_reg_0_31_0_0_i_7__7
       (.I0(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631[2]),
        .I1(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631[0]),
        .I2(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631[1]),
        .I3(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631[3]),
        .I4(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631[4]),
        .I5(\ap_CS_fsm_reg[3] ),
        .O(p_0_in_9));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    ram_reg_0_31_0_0_i_7__8
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631[0]),
        .I2(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631[1]),
        .I3(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631[2]),
        .I4(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631[4]),
        .I5(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631[3]),
        .O(p_0_in_10));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    ram_reg_0_31_0_0_i_7__9
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631[0]),
        .I2(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631[2]),
        .I3(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631[4]),
        .I4(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631[3]),
        .I5(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631[1]),
        .O(p_0_in_11));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \reg_1033[7]_i_1 
       (.I0(\loop[5].remd_tmp[6][5]_i_3_n_8 ),
        .I1(ap_enable_reg_pp0_iter22),
        .I2(\loop[5].remd_tmp[6][5]_i_3__0_n_8 ),
        .I3(ap_enable_reg_pp1_iter22),
        .O(\reg_1033_reg[0] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[0]_i_3 
       (.I0(sect_cnt_reg[3]),
        .I1(\start_addr_buf[31]_i_2_n_8 ),
        .I2(\start_addr_reg[31] [3]),
        .O(\sect_cnt[0]_i_3_n_8 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[0]_i_4 
       (.I0(sect_cnt_reg[2]),
        .I1(\start_addr_buf[31]_i_2_n_8 ),
        .I2(\start_addr_reg[31] [2]),
        .O(\sect_cnt[0]_i_4_n_8 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[0]_i_5 
       (.I0(sect_cnt_reg[1]),
        .I1(\start_addr_buf[31]_i_2_n_8 ),
        .I2(\start_addr_reg[31] [1]),
        .O(\sect_cnt[0]_i_5_n_8 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \sect_cnt[0]_i_6 
       (.I0(\start_addr_reg[31] [0]),
        .I1(sect_cnt_reg[0]),
        .I2(\start_addr_buf[31]_i_2_n_8 ),
        .O(\sect_cnt[0]_i_6_n_8 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_2 
       (.I0(sect_cnt_reg[15]),
        .I1(\start_addr_buf[31]_i_2_n_8 ),
        .I2(\start_addr_reg[31] [15]),
        .O(\sect_cnt[12]_i_2_n_8 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_3 
       (.I0(sect_cnt_reg[14]),
        .I1(\start_addr_buf[31]_i_2_n_8 ),
        .I2(\start_addr_reg[31] [14]),
        .O(\sect_cnt[12]_i_3_n_8 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_4 
       (.I0(sect_cnt_reg[13]),
        .I1(\start_addr_buf[31]_i_2_n_8 ),
        .I2(\start_addr_reg[31] [13]),
        .O(\sect_cnt[12]_i_4_n_8 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_5 
       (.I0(sect_cnt_reg[12]),
        .I1(\start_addr_buf[31]_i_2_n_8 ),
        .I2(\start_addr_reg[31] [12]),
        .O(\sect_cnt[12]_i_5_n_8 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_2 
       (.I0(sect_cnt_reg[19]),
        .I1(\start_addr_buf[31]_i_2_n_8 ),
        .I2(\start_addr_reg[31] [19]),
        .O(\sect_cnt[16]_i_2_n_8 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_3 
       (.I0(sect_cnt_reg[18]),
        .I1(\start_addr_buf[31]_i_2_n_8 ),
        .I2(\start_addr_reg[31] [18]),
        .O(\sect_cnt[16]_i_3_n_8 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_4 
       (.I0(sect_cnt_reg[17]),
        .I1(\start_addr_buf[31]_i_2_n_8 ),
        .I2(\start_addr_reg[31] [17]),
        .O(\sect_cnt[16]_i_4_n_8 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_5 
       (.I0(sect_cnt_reg[16]),
        .I1(\start_addr_buf[31]_i_2_n_8 ),
        .I2(\start_addr_reg[31] [16]),
        .O(\sect_cnt[16]_i_5_n_8 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_2 
       (.I0(sect_cnt_reg[7]),
        .I1(\start_addr_buf[31]_i_2_n_8 ),
        .I2(\start_addr_reg[31] [7]),
        .O(\sect_cnt[4]_i_2_n_8 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_3 
       (.I0(sect_cnt_reg[6]),
        .I1(\start_addr_buf[31]_i_2_n_8 ),
        .I2(\start_addr_reg[31] [6]),
        .O(\sect_cnt[4]_i_3_n_8 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_4 
       (.I0(sect_cnt_reg[5]),
        .I1(\start_addr_buf[31]_i_2_n_8 ),
        .I2(\start_addr_reg[31] [5]),
        .O(\sect_cnt[4]_i_4_n_8 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_5 
       (.I0(sect_cnt_reg[4]),
        .I1(\start_addr_buf[31]_i_2_n_8 ),
        .I2(\start_addr_reg[31] [4]),
        .O(\sect_cnt[4]_i_5_n_8 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_2 
       (.I0(sect_cnt_reg[11]),
        .I1(\start_addr_buf[31]_i_2_n_8 ),
        .I2(\start_addr_reg[31] [11]),
        .O(\sect_cnt[8]_i_2_n_8 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_3 
       (.I0(sect_cnt_reg[10]),
        .I1(\start_addr_buf[31]_i_2_n_8 ),
        .I2(\start_addr_reg[31] [10]),
        .O(\sect_cnt[8]_i_3_n_8 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_4 
       (.I0(sect_cnt_reg[9]),
        .I1(\start_addr_buf[31]_i_2_n_8 ),
        .I2(\start_addr_reg[31] [9]),
        .O(\sect_cnt[8]_i_4_n_8 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_5 
       (.I0(sect_cnt_reg[8]),
        .I1(\start_addr_buf[31]_i_2_n_8 ),
        .I2(\start_addr_reg[31] [8]),
        .O(\sect_cnt[8]_i_5_n_8 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_cnt_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\sect_cnt_reg[0]_i_2_n_8 ,\sect_cnt_reg[0]_i_2_n_9 ,\sect_cnt_reg[0]_i_2_n_10 ,\sect_cnt_reg[0]_i_2_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\start_addr_buf[31]_i_2_n_8 }),
        .O(O),
        .S({\sect_cnt[0]_i_3_n_8 ,\sect_cnt[0]_i_4_n_8 ,\sect_cnt[0]_i_5_n_8 ,\sect_cnt[0]_i_6_n_8 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_cnt_reg[12]_i_1 
       (.CI(\sect_cnt_reg[8]_i_1_n_8 ),
        .CO({\sect_cnt_reg[12]_i_1_n_8 ,\sect_cnt_reg[12]_i_1_n_9 ,\sect_cnt_reg[12]_i_1_n_10 ,\sect_cnt_reg[12]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\sect_cnt_reg[15] ),
        .S({\sect_cnt[12]_i_2_n_8 ,\sect_cnt[12]_i_3_n_8 ,\sect_cnt[12]_i_4_n_8 ,\sect_cnt[12]_i_5_n_8 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_cnt_reg[16]_i_1 
       (.CI(\sect_cnt_reg[12]_i_1_n_8 ),
        .CO({\NLW_sect_cnt_reg[16]_i_1_CO_UNCONNECTED [3],\sect_cnt_reg[16]_i_1_n_9 ,\sect_cnt_reg[16]_i_1_n_10 ,\sect_cnt_reg[16]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\sect_cnt_reg[19] ),
        .S({\sect_cnt[16]_i_2_n_8 ,\sect_cnt[16]_i_3_n_8 ,\sect_cnt[16]_i_4_n_8 ,\sect_cnt[16]_i_5_n_8 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_cnt_reg[4]_i_1 
       (.CI(\sect_cnt_reg[0]_i_2_n_8 ),
        .CO({\sect_cnt_reg[4]_i_1_n_8 ,\sect_cnt_reg[4]_i_1_n_9 ,\sect_cnt_reg[4]_i_1_n_10 ,\sect_cnt_reg[4]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\sect_cnt_reg[7] ),
        .S({\sect_cnt[4]_i_2_n_8 ,\sect_cnt[4]_i_3_n_8 ,\sect_cnt[4]_i_4_n_8 ,\sect_cnt[4]_i_5_n_8 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_cnt_reg[8]_i_1 
       (.CI(\sect_cnt_reg[4]_i_1_n_8 ),
        .CO({\sect_cnt_reg[8]_i_1_n_8 ,\sect_cnt_reg[8]_i_1_n_9 ,\sect_cnt_reg[8]_i_1_n_10 ,\sect_cnt_reg[8]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\sect_cnt_reg[11] ),
        .S({\sect_cnt[8]_i_2_n_8 ,\sect_cnt[8]_i_3_n_8 ,\sect_cnt[8]_i_4_n_8 ,\sect_cnt[8]_i_5_n_8 }));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT4 #(
    .INIT(16'h08AA)) 
    \start_addr[31]_i_1 
       (.I0(fifo_rreq_valid),
        .I1(\end_addr_buf_reg[31] ),
        .I2(\could_multi_bursts.sect_handling_reg ),
        .I3(rreq_handling_reg),
        .O(\align_len_reg[0] ));
  LUT1 #(
    .INIT(2'h1)) 
    \start_addr_buf[31]_i_1 
       (.I0(\start_addr_buf[31]_i_2_n_8 ),
        .O(\start_addr_buf_reg[31] ));
  LUT6 #(
    .INIT(64'hFFABABABFFABFFAB)) 
    \start_addr_buf[31]_i_2 
       (.I0(invalid_len_event),
        .I1(fifo_rreq_valid),
        .I2(fifo_rreq_valid_buf_reg_2),
        .I3(rreq_handling_reg),
        .I4(\could_multi_bursts.sect_handling_reg ),
        .I5(\end_addr_buf_reg[31] ),
        .O(\start_addr_buf[31]_i_2_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT4 #(
    .INIT(16'hE0F1)) 
    \tmp_45_reg_1651[0]_i_1 
       (.I0(ap_pipeline_reg_pp0_iter13_exitcond_flatten_reg_1588),
        .I1(\loop[5].remd_tmp[6][5]_i_3_n_8 ),
        .I2(\tmp_45_reg_1651_reg[0]_0 ),
        .I3(\tmp_reg_1640_reg[6] ),
        .O(\tmp_45_reg_1651_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_49_reg_1723[9]_i_1 
       (.I0(ap_pipeline_reg_pp1_iter12_exitcond_flatten1_reg_1665),
        .I1(\loop[5].remd_tmp[6][5]_i_3__0_n_8 ),
        .O(\INPUT_IMAGE_addr_1_reg_1717_reg[0] ));
  LUT5 #(
    .INIT(32'hAAAAAA03)) 
    \tmp_50_reg_1728[0]_i_1 
       (.I0(\tmp_50_reg_1728_reg[0]_0 ),
        .I1(\tmp_49_reg_1723_reg[7] ),
        .I2(\tmp_49_reg_1723_reg[3] ),
        .I3(ap_pipeline_reg_pp1_iter13_exitcond_flatten1_reg_1665),
        .I4(\loop[5].remd_tmp[6][5]_i_3__0_n_8 ),
        .O(\tmp_50_reg_1728_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_reg_1640[9]_i_1 
       (.I0(ap_pipeline_reg_pp0_iter12_exitcond_flatten_reg_1588),
        .I1(\loop[5].remd_tmp[6][5]_i_3_n_8 ),
        .O(E));
endmodule

(* ORIG_REF_NAME = "hog_INPUT_IMAGE_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_INPUT_IMAGE_m_axi_fifo__parameterized4
   (fifo_rctl_ready,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    SR,
    ap_clk,
    next_loop,
    \dout_buf_reg[34] ,
    beat_valid,
    \could_multi_bursts.sect_handling_reg ,
    fifo_burst_ready,
    m_axi_INPUT_IMAGE_ARREADY,
    m_axi_INPUT_IMAGE_ARVALID,
    ap_rst_n);
  output fifo_rctl_ready;
  output \could_multi_bursts.ARVALID_Dummy_reg ;
  input [0:0]SR;
  input ap_clk;
  input next_loop;
  input [0:0]\dout_buf_reg[34] ;
  input beat_valid;
  input \could_multi_bursts.sect_handling_reg ;
  input fifo_burst_ready;
  input m_axi_INPUT_IMAGE_ARREADY;
  input m_axi_INPUT_IMAGE_ARVALID;
  input ap_rst_n;

  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire beat_valid;
  wire \could_multi_bursts.ARVALID_Dummy_reg ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire data_vld_i_1__1_n_8;
  wire data_vld_reg_n_8;
  wire [0:0]\dout_buf_reg[34] ;
  wire empty_n_i_1__1_n_8;
  wire empty_n_reg_n_8;
  wire fifo_burst_ready;
  wire fifo_rctl_ready;
  wire full_n_i_1_n_8;
  wire full_n_i_2__2_n_8;
  wire m_axi_INPUT_IMAGE_ARREADY;
  wire m_axi_INPUT_IMAGE_ARVALID;
  wire next_loop;
  wire \pout[0]_i_1_n_8 ;
  wire \pout[1]_i_1_n_8 ;
  wire \pout[2]_i_1_n_8 ;
  wire \pout[3]_i_1_n_8 ;
  wire \pout[3]_i_2_n_8 ;
  wire \pout[3]_i_3_n_8 ;
  wire \pout[3]_i_4_n_8 ;
  wire [3:0]pout_reg__0;

  LUT5 #(
    .INIT(32'h80FF8080)) 
    \could_multi_bursts.ARVALID_Dummy_i_2 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.sect_handling_reg ),
        .I2(fifo_burst_ready),
        .I3(m_axi_INPUT_IMAGE_ARREADY),
        .I4(m_axi_INPUT_IMAGE_ARVALID),
        .O(\could_multi_bursts.ARVALID_Dummy_reg ));
  LUT6 #(
    .INIT(64'hBAFAFAFABABABABA)) 
    data_vld_i_1__1
       (.I0(next_loop),
        .I1(\pout[3]_i_3_n_8 ),
        .I2(data_vld_reg_n_8),
        .I3(beat_valid),
        .I4(\dout_buf_reg[34] ),
        .I5(empty_n_reg_n_8),
        .O(data_vld_i_1__1_n_8));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__1_n_8),
        .Q(data_vld_reg_n_8),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT4 #(
    .INIT(16'hAEEE)) 
    empty_n_i_1__1
       (.I0(data_vld_reg_n_8),
        .I1(empty_n_reg_n_8),
        .I2(\dout_buf_reg[34] ),
        .I3(beat_valid),
        .O(empty_n_i_1__1_n_8));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__1_n_8),
        .Q(empty_n_reg_n_8),
        .R(SR));
  LUT6 #(
    .INIT(64'hFBBBBBBBFBFBFBFB)) 
    full_n_i_1
       (.I0(full_n_i_2__2_n_8),
        .I1(ap_rst_n),
        .I2(data_vld_reg_n_8),
        .I3(beat_valid),
        .I4(\dout_buf_reg[34] ),
        .I5(empty_n_reg_n_8),
        .O(full_n_i_1_n_8));
  LUT6 #(
    .INIT(64'h8AAAAAAAAAAAAAAA)) 
    full_n_i_2__2
       (.I0(fifo_rctl_ready),
        .I1(pout_reg__0[1]),
        .I2(pout_reg__0[3]),
        .I3(pout_reg__0[2]),
        .I4(\pout[3]_i_4_n_8 ),
        .I5(pout_reg__0[0]),
        .O(full_n_i_2__2_n_8));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_8),
        .Q(fifo_rctl_ready),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1 
       (.I0(pout_reg__0[0]),
        .O(\pout[0]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \pout[1]_i_1 
       (.I0(\pout[3]_i_4_n_8 ),
        .I1(pout_reg__0[0]),
        .I2(pout_reg__0[1]),
        .O(\pout[1]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \pout[2]_i_1 
       (.I0(pout_reg__0[2]),
        .I1(pout_reg__0[1]),
        .I2(pout_reg__0[0]),
        .I3(\pout[3]_i_4_n_8 ),
        .O(\pout[2]_i_1_n_8 ));
  LUT6 #(
    .INIT(64'h0888000059990000)) 
    \pout[3]_i_1 
       (.I0(next_loop),
        .I1(empty_n_reg_n_8),
        .I2(\dout_buf_reg[34] ),
        .I3(beat_valid),
        .I4(data_vld_reg_n_8),
        .I5(\pout[3]_i_3_n_8 ),
        .O(\pout[3]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \pout[3]_i_2 
       (.I0(pout_reg__0[3]),
        .I1(pout_reg__0[2]),
        .I2(pout_reg__0[1]),
        .I3(\pout[3]_i_4_n_8 ),
        .I4(pout_reg__0[0]),
        .O(\pout[3]_i_2_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \pout[3]_i_3 
       (.I0(pout_reg__0[0]),
        .I1(pout_reg__0[1]),
        .I2(pout_reg__0[3]),
        .I3(pout_reg__0[2]),
        .O(\pout[3]_i_3_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT5 #(
    .INIT(32'h08880000)) 
    \pout[3]_i_4 
       (.I0(next_loop),
        .I1(data_vld_reg_n_8),
        .I2(beat_valid),
        .I3(\dout_buf_reg[34] ),
        .I4(empty_n_reg_n_8),
        .O(\pout[3]_i_4_n_8 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_8 ),
        .D(\pout[0]_i_1_n_8 ),
        .Q(pout_reg__0[0]),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_8 ),
        .D(\pout[1]_i_1_n_8 ),
        .Q(pout_reg__0[1]),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_8 ),
        .D(\pout[2]_i_1_n_8 ),
        .Q(pout_reg__0[2]),
        .R(SR));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_8 ),
        .D(\pout[3]_i_2_n_8 ),
        .Q(pout_reg__0[3]),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_INPUT_IMAGE_m_axi_read
   (\q0_reg[7] ,
    p_0_in,
    \q0_reg[7]_0 ,
    p_0_in_0,
    \q0_reg[7]_1 ,
    p_0_in_1,
    p_0_in_2,
    \ap_CS_fsm_reg[3] ,
    p_0_in_3,
    p_0_in_4,
    p_0_in_5,
    p_0_in_6,
    p_0_in_7,
    p_0_in_8,
    D,
    \reg_1033_reg[0] ,
    E,
    ap_NS_fsm5,
    \INPUT_IMAGE_addr_reg_1645_reg[0] ,
    \indvar_flatten_reg_863_reg[0] ,
    p_22_in,
    p_0_in_9,
    p_0_in_10,
    p_0_in_11,
    p_0_in_12,
    p_0_in_13,
    p_0_in_14,
    p_0_in_15,
    p_0_in_16,
    p_0_in_17,
    \ap_CS_fsm_reg[5] ,
    \p_sum2_cast_mid2_v_v_2_reg_1712_reg[0] ,
    \INPUT_IMAGE_addr_1_reg_1717_reg[0] ,
    I_RREADY2,
    \indvar_flatten8_reg_897_reg[0] ,
    p_19_in,
    p_0_in_18,
    p_0_in_19,
    p_0_in_20,
    p_0_in_21,
    p_0_in_22,
    p_0_in_23,
    p_0_in_24,
    \q0_reg[7]_2 ,
    p_0_in_25,
    p_0_in_26,
    p_0_in_27,
    p_0_in_28,
    p_0_in_29,
    p_0_in_30,
    p_0_in_31,
    p_0_in_32,
    SR,
    m_axi_INPUT_IMAGE_RREADY,
    \q1_reg[0] ,
    \q1_reg[0]_0 ,
    \q1_reg[0]_1 ,
    \q1_reg[0]_2 ,
    \q1_reg[0]_3 ,
    \q1_reg[0]_4 ,
    \q1_reg[0]_5 ,
    \q1_reg[0]_6 ,
    \q1_reg[0]_7 ,
    \q1_reg[0]_8 ,
    \q1_reg[0]_9 ,
    \q1_reg[0]_10 ,
    \q1_reg[0]_11 ,
    \q1_reg[0]_12 ,
    \q1_reg[0]_13 ,
    \q1_reg[0]_14 ,
    \q1_reg[0]_15 ,
    \q1_reg[0]_16 ,
    \q1_reg[0]_17 ,
    \q1_reg[0]_18 ,
    \q1_reg[0]_19 ,
    \q1_reg[0]_20 ,
    \q1_reg[0]_21 ,
    \q1_reg[0]_22 ,
    \q1_reg[0]_23 ,
    \q1_reg[0]_24 ,
    \q1_reg[0]_25 ,
    \q1_reg[0]_26 ,
    \q1_reg[0]_27 ,
    \q1_reg[0]_28 ,
    \q1_reg[0]_29 ,
    \q0_reg[0] ,
    \q1_reg[0]_30 ,
    \tmp_50_reg_1728_reg[0] ,
    ap_enable_reg_pp0_iter23_reg,
    ap_enable_reg_pp1_iter23_reg,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_2 ,
    \q0_reg[0]_3 ,
    m_axi_INPUT_IMAGE_ARADDR,
    \m_axi_INPUT_IMAGE_ARLEN[3] ,
    ap_reg_ioackin_INPUT_IMAGE_ARREADY_reg,
    \tmp_45_reg_1651_reg[0] ,
    \indvar_flatten_reg_863_reg[0]_0 ,
    \indvar_flatten_next_reg_1592_reg[0] ,
    \indvar_reg_886_reg[0] ,
    \indvar_reg_886_reg[0]_0 ,
    \indvar_mid2_reg_1597_reg[0] ,
    ap_enable_reg_pp0_iter1_reg,
    ap_enable_reg_pp0_iter0_reg,
    \indvar_flatten8_reg_897_reg[0]_0 ,
    \indvar_flatten_next9_reg_1669_reg[0] ,
    \indvar1_reg_920_reg[0] ,
    \indvar1_reg_920_reg[0]_0 ,
    \indvar1_mid2_reg_1674_reg[0] ,
    ap_enable_reg_pp1_iter0_reg,
    ap_enable_reg_pp1_iter1_reg,
    I_RDATA,
    m_axi_INPUT_IMAGE_ARVALID,
    Q,
    ap_enable_reg_pp0_iter23_reg_0,
    \tmp_s_reg_1732_reg[5] ,
    ap_enable_reg_pp1_iter23_reg_0,
    ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631,
    ap_enable_reg_pp0_iter22,
    \tmp_45_reg_1651_reg[0]_0 ,
    ap_enable_reg_pp0_iter15,
    \ap_CS_fsm_reg[5]_0 ,
    exitcond_flatten_fu_1081_p2,
    ap_enable_reg_pp0_iter1_reg_0,
    ap_enable_reg_pp0_iter0,
    ap_enable_reg_pp0_iter1,
    ap_enable_reg_pp1_iter22,
    ap_pipeline_reg_pp0_iter12_exitcond_flatten_reg_1588,
    ap_reg_ioackin_INPUT_IMAGE_ARREADY,
    ap_pipeline_reg_pp0_iter13_exitcond_flatten_reg_1588,
    \exitcond_flatten_reg_1588_reg[0] ,
    exitcond_flatten1_fu_1257_p2,
    ap_enable_reg_pp1_iter1_reg_0,
    ap_enable_reg_pp1_iter0,
    ap_enable_reg_pp1_iter1,
    ap_pipeline_reg_pp1_iter11_exitcond_flatten1_reg_1665,
    ap_pipeline_reg_pp1_iter12_exitcond_flatten1_reg_1665,
    ap_enable_reg_pp1_iter15,
    \tmp_50_reg_1728_reg[0]_0 ,
    \exitcond_flatten1_reg_1665_reg[0] ,
    ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708,
    \INPUT_IMAGE_addr_reg_1645_reg[31] ,
    \ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[31] ,
    ap_rst_n,
    m_axi_INPUT_IMAGE_RVALID,
    image_buffer0_9_address0,
    image_buffer0_13_address0,
    image_buffer0_15_address0,
    image_buffer0_3_address0,
    image_buffer0_5_address0,
    image_buffer0_7_address0,
    image_buffer0_11_address0,
    image_buffer0_14_address0,
    image_buffer0_12_address0,
    image_buffer0_10_address0,
    image_buffer0_8_address0,
    image_buffer0_4_address0,
    image_buffer0_6_address0,
    image_buffer0_2_address0,
    image_buffer0_1_address0,
    image_buffer0_16_address0,
    image_buffer1_9_address0,
    image_buffer1_13_address0,
    image_buffer1_15_address0,
    image_buffer1_3_address0,
    image_buffer1_5_address0,
    image_buffer1_7_address0,
    image_buffer1_11_address0,
    image_buffer1_14_address0,
    image_buffer1_12_address0,
    image_buffer1_10_address0,
    image_buffer1_8_address0,
    image_buffer1_4_address0,
    image_buffer1_6_address0,
    image_buffer1_2_address0,
    image_buffer1_1_address0,
    image_buffer1_16_address0,
    \tmp_49_reg_1723_reg[7] ,
    \tmp_49_reg_1723_reg[3] ,
    ap_pipeline_reg_pp1_iter13_exitcond_flatten1_reg_1665,
    image_buffer1_0_address0,
    \tmp_reg_1640_reg[6] ,
    \indvar_flatten_next_reg_1592_reg[1] ,
    \indvar_flatten_next9_reg_1669_reg[1] ,
    ap_clk,
    m_axi_INPUT_IMAGE_RLAST,
    m_axi_INPUT_IMAGE_RRESP,
    m_axi_INPUT_IMAGE_ARREADY);
  output \q0_reg[7] ;
  output p_0_in;
  output \q0_reg[7]_0 ;
  output p_0_in_0;
  output \q0_reg[7]_1 ;
  output p_0_in_1;
  output p_0_in_2;
  output \ap_CS_fsm_reg[3] ;
  output p_0_in_3;
  output p_0_in_4;
  output p_0_in_5;
  output p_0_in_6;
  output p_0_in_7;
  output p_0_in_8;
  output [3:0]D;
  output \reg_1033_reg[0] ;
  output [0:0]E;
  output ap_NS_fsm5;
  output [0:0]\INPUT_IMAGE_addr_reg_1645_reg[0] ;
  output [0:0]\indvar_flatten_reg_863_reg[0] ;
  output p_22_in;
  output p_0_in_9;
  output p_0_in_10;
  output p_0_in_11;
  output p_0_in_12;
  output p_0_in_13;
  output p_0_in_14;
  output p_0_in_15;
  output p_0_in_16;
  output p_0_in_17;
  output \ap_CS_fsm_reg[5] ;
  output [0:0]\p_sum2_cast_mid2_v_v_2_reg_1712_reg[0] ;
  output [0:0]\INPUT_IMAGE_addr_1_reg_1717_reg[0] ;
  output I_RREADY2;
  output [0:0]\indvar_flatten8_reg_897_reg[0] ;
  output p_19_in;
  output p_0_in_18;
  output p_0_in_19;
  output p_0_in_20;
  output p_0_in_21;
  output p_0_in_22;
  output p_0_in_23;
  output p_0_in_24;
  output \q0_reg[7]_2 ;
  output p_0_in_25;
  output p_0_in_26;
  output p_0_in_27;
  output p_0_in_28;
  output p_0_in_29;
  output p_0_in_30;
  output p_0_in_31;
  output p_0_in_32;
  output [0:0]SR;
  output m_axi_INPUT_IMAGE_RREADY;
  output \q1_reg[0] ;
  output \q1_reg[0]_0 ;
  output \q1_reg[0]_1 ;
  output \q1_reg[0]_2 ;
  output \q1_reg[0]_3 ;
  output \q1_reg[0]_4 ;
  output \q1_reg[0]_5 ;
  output \q1_reg[0]_6 ;
  output \q1_reg[0]_7 ;
  output \q1_reg[0]_8 ;
  output \q1_reg[0]_9 ;
  output \q1_reg[0]_10 ;
  output \q1_reg[0]_11 ;
  output \q1_reg[0]_12 ;
  output \q1_reg[0]_13 ;
  output \q1_reg[0]_14 ;
  output \q1_reg[0]_15 ;
  output \q1_reg[0]_16 ;
  output \q1_reg[0]_17 ;
  output \q1_reg[0]_18 ;
  output \q1_reg[0]_19 ;
  output \q1_reg[0]_20 ;
  output \q1_reg[0]_21 ;
  output \q1_reg[0]_22 ;
  output \q1_reg[0]_23 ;
  output \q1_reg[0]_24 ;
  output \q1_reg[0]_25 ;
  output \q1_reg[0]_26 ;
  output \q1_reg[0]_27 ;
  output \q1_reg[0]_28 ;
  output \q1_reg[0]_29 ;
  output \q0_reg[0] ;
  output \q1_reg[0]_30 ;
  output \tmp_50_reg_1728_reg[0] ;
  output ap_enable_reg_pp0_iter23_reg;
  output ap_enable_reg_pp1_iter23_reg;
  output \q0_reg[0]_0 ;
  output \q0_reg[0]_1 ;
  output \q0_reg[0]_2 ;
  output \q0_reg[0]_3 ;
  output [29:0]m_axi_INPUT_IMAGE_ARADDR;
  output [3:0]\m_axi_INPUT_IMAGE_ARLEN[3] ;
  output ap_reg_ioackin_INPUT_IMAGE_ARREADY_reg;
  output \tmp_45_reg_1651_reg[0] ;
  output [0:0]\indvar_flatten_reg_863_reg[0]_0 ;
  output [0:0]\indvar_flatten_next_reg_1592_reg[0] ;
  output [0:0]\indvar_reg_886_reg[0] ;
  output [0:0]\indvar_reg_886_reg[0]_0 ;
  output [0:0]\indvar_mid2_reg_1597_reg[0] ;
  output ap_enable_reg_pp0_iter1_reg;
  output ap_enable_reg_pp0_iter0_reg;
  output [0:0]\indvar_flatten8_reg_897_reg[0]_0 ;
  output [0:0]\indvar_flatten_next9_reg_1669_reg[0] ;
  output [0:0]\indvar1_reg_920_reg[0] ;
  output [0:0]\indvar1_reg_920_reg[0]_0 ;
  output [0:0]\indvar1_mid2_reg_1674_reg[0] ;
  output ap_enable_reg_pp1_iter0_reg;
  output ap_enable_reg_pp1_iter1_reg;
  output [7:0]I_RDATA;
  output m_axi_INPUT_IMAGE_ARVALID;
  input [1:0]Q;
  input ap_enable_reg_pp0_iter23_reg_0;
  input [1:0]\tmp_s_reg_1732_reg[5] ;
  input ap_enable_reg_pp1_iter23_reg_0;
  input [4:0]ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631;
  input ap_enable_reg_pp0_iter22;
  input \tmp_45_reg_1651_reg[0]_0 ;
  input ap_enable_reg_pp0_iter15;
  input [3:0]\ap_CS_fsm_reg[5]_0 ;
  input exitcond_flatten_fu_1081_p2;
  input ap_enable_reg_pp0_iter1_reg_0;
  input ap_enable_reg_pp0_iter0;
  input ap_enable_reg_pp0_iter1;
  input ap_enable_reg_pp1_iter22;
  input ap_pipeline_reg_pp0_iter12_exitcond_flatten_reg_1588;
  input ap_reg_ioackin_INPUT_IMAGE_ARREADY;
  input ap_pipeline_reg_pp0_iter13_exitcond_flatten_reg_1588;
  input \exitcond_flatten_reg_1588_reg[0] ;
  input exitcond_flatten1_fu_1257_p2;
  input ap_enable_reg_pp1_iter1_reg_0;
  input ap_enable_reg_pp1_iter0;
  input ap_enable_reg_pp1_iter1;
  input ap_pipeline_reg_pp1_iter11_exitcond_flatten1_reg_1665;
  input ap_pipeline_reg_pp1_iter12_exitcond_flatten1_reg_1665;
  input ap_enable_reg_pp1_iter15;
  input \tmp_50_reg_1728_reg[0]_0 ;
  input \exitcond_flatten1_reg_1665_reg[0] ;
  input [4:0]ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708;
  input [31:0]\INPUT_IMAGE_addr_reg_1645_reg[31] ;
  input [31:0]\ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[31] ;
  input ap_rst_n;
  input m_axi_INPUT_IMAGE_RVALID;
  input [0:0]image_buffer0_9_address0;
  input [0:0]image_buffer0_13_address0;
  input [0:0]image_buffer0_15_address0;
  input [0:0]image_buffer0_3_address0;
  input [0:0]image_buffer0_5_address0;
  input [0:0]image_buffer0_7_address0;
  input [0:0]image_buffer0_11_address0;
  input [0:0]image_buffer0_14_address0;
  input [0:0]image_buffer0_12_address0;
  input [0:0]image_buffer0_10_address0;
  input [0:0]image_buffer0_8_address0;
  input [0:0]image_buffer0_4_address0;
  input [0:0]image_buffer0_6_address0;
  input [0:0]image_buffer0_2_address0;
  input [0:0]image_buffer0_1_address0;
  input [0:0]image_buffer0_16_address0;
  input [0:0]image_buffer1_9_address0;
  input [0:0]image_buffer1_13_address0;
  input [0:0]image_buffer1_15_address0;
  input [0:0]image_buffer1_3_address0;
  input [0:0]image_buffer1_5_address0;
  input [0:0]image_buffer1_7_address0;
  input [0:0]image_buffer1_11_address0;
  input [0:0]image_buffer1_14_address0;
  input [0:0]image_buffer1_12_address0;
  input [0:0]image_buffer1_10_address0;
  input [0:0]image_buffer1_8_address0;
  input [0:0]image_buffer1_4_address0;
  input [0:0]image_buffer1_6_address0;
  input [0:0]image_buffer1_2_address0;
  input [0:0]image_buffer1_1_address0;
  input [0:0]image_buffer1_16_address0;
  input \tmp_49_reg_1723_reg[7] ;
  input \tmp_49_reg_1723_reg[3] ;
  input ap_pipeline_reg_pp1_iter13_exitcond_flatten1_reg_1665;
  input [0:0]image_buffer1_0_address0;
  input \tmp_reg_1640_reg[6] ;
  input \indvar_flatten_next_reg_1592_reg[1] ;
  input \indvar_flatten_next9_reg_1669_reg[1] ;
  input ap_clk;
  input [32:0]m_axi_INPUT_IMAGE_RLAST;
  input [1:0]m_axi_INPUT_IMAGE_RRESP;
  input m_axi_INPUT_IMAGE_ARREADY;

  wire [3:0]D;
  wire [0:0]E;
  wire INPUT_IMAGE_ARREADY;
  wire [0:0]\INPUT_IMAGE_addr_1_reg_1717_reg[0] ;
  wire [0:0]\INPUT_IMAGE_addr_reg_1645_reg[0] ;
  wire [31:0]\INPUT_IMAGE_addr_reg_1645_reg[31] ;
  wire [7:0]I_RDATA;
  wire I_RREADY2;
  wire [1:0]Q;
  wire [0:0]SR;
  wire align_len;
  wire align_len0_carry_n_11;
  wire align_len0_carry_n_14;
  wire align_len0_carry_n_15;
  wire \align_len_reg_n_8_[0] ;
  wire \align_len_reg_n_8_[31] ;
  wire \align_len_reg_n_8_[4] ;
  wire \align_len_reg_n_8_[5] ;
  wire \ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[5] ;
  wire [3:0]\ap_CS_fsm_reg[5]_0 ;
  wire ap_NS_fsm5;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter15;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter22;
  wire ap_enable_reg_pp0_iter23_reg;
  wire ap_enable_reg_pp0_iter23_reg_0;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_reg;
  wire ap_enable_reg_pp1_iter1;
  wire ap_enable_reg_pp1_iter15;
  wire ap_enable_reg_pp1_iter1_reg;
  wire ap_enable_reg_pp1_iter1_reg_0;
  wire ap_enable_reg_pp1_iter22;
  wire ap_enable_reg_pp1_iter23_reg;
  wire ap_enable_reg_pp1_iter23_reg_0;
  wire ap_pipeline_reg_pp0_iter12_exitcond_flatten_reg_1588;
  wire ap_pipeline_reg_pp0_iter13_exitcond_flatten_reg_1588;
  wire [4:0]ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631;
  wire ap_pipeline_reg_pp1_iter11_exitcond_flatten1_reg_1665;
  wire ap_pipeline_reg_pp1_iter12_exitcond_flatten1_reg_1665;
  wire ap_pipeline_reg_pp1_iter13_exitcond_flatten1_reg_1665;
  wire [31:0]\ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[31] ;
  wire [4:0]ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708;
  wire ap_reg_ioackin_INPUT_IMAGE_ARREADY;
  wire ap_reg_ioackin_INPUT_IMAGE_ARREADY_reg;
  wire ap_rst_n;
  wire [31:2]araddr_tmp;
  wire [3:0]arlen_tmp;
  wire \beat_len_buf[1]_i_2_n_8 ;
  wire \beat_len_buf[1]_i_3_n_8 ;
  wire \beat_len_buf[1]_i_4_n_8 ;
  wire \beat_len_buf[1]_i_5_n_8 ;
  wire \beat_len_buf[5]_i_2_n_8 ;
  wire \beat_len_buf[5]_i_3_n_8 ;
  wire \beat_len_buf[5]_i_4_n_8 ;
  wire \beat_len_buf[5]_i_5_n_8 ;
  wire \beat_len_buf[9]_i_2_n_8 ;
  wire \beat_len_buf[9]_i_3_n_8 ;
  wire \beat_len_buf[9]_i_4_n_8 ;
  wire \beat_len_buf[9]_i_5_n_8 ;
  wire \beat_len_buf_reg[1]_i_1_n_10 ;
  wire \beat_len_buf_reg[1]_i_1_n_11 ;
  wire \beat_len_buf_reg[1]_i_1_n_12 ;
  wire \beat_len_buf_reg[1]_i_1_n_13 ;
  wire \beat_len_buf_reg[1]_i_1_n_8 ;
  wire \beat_len_buf_reg[1]_i_1_n_9 ;
  wire \beat_len_buf_reg[5]_i_1_n_10 ;
  wire \beat_len_buf_reg[5]_i_1_n_11 ;
  wire \beat_len_buf_reg[5]_i_1_n_12 ;
  wire \beat_len_buf_reg[5]_i_1_n_13 ;
  wire \beat_len_buf_reg[5]_i_1_n_14 ;
  wire \beat_len_buf_reg[5]_i_1_n_15 ;
  wire \beat_len_buf_reg[5]_i_1_n_8 ;
  wire \beat_len_buf_reg[5]_i_1_n_9 ;
  wire \beat_len_buf_reg[9]_i_1_n_10 ;
  wire \beat_len_buf_reg[9]_i_1_n_11 ;
  wire \beat_len_buf_reg[9]_i_1_n_12 ;
  wire \beat_len_buf_reg[9]_i_1_n_13 ;
  wire \beat_len_buf_reg[9]_i_1_n_14 ;
  wire \beat_len_buf_reg[9]_i_1_n_15 ;
  wire \beat_len_buf_reg[9]_i_1_n_9 ;
  wire \beat_len_buf_reg_n_8_[0] ;
  wire \beat_len_buf_reg_n_8_[1] ;
  wire \beat_len_buf_reg_n_8_[2] ;
  wire \beat_len_buf_reg_n_8_[3] ;
  wire \beat_len_buf_reg_n_8_[4] ;
  wire \beat_len_buf_reg_n_8_[5] ;
  wire \beat_len_buf_reg_n_8_[6] ;
  wire \beat_len_buf_reg_n_8_[7] ;
  wire \beat_len_buf_reg_n_8_[8] ;
  wire \beat_len_buf_reg_n_8_[9] ;
  wire beat_valid;
  wire buff_rdata_n_11;
  wire buff_rdata_n_12;
  wire buff_rdata_n_13;
  wire buff_rdata_n_14;
  wire buff_rdata_n_15;
  wire buff_rdata_n_16;
  wire buff_rdata_n_17;
  wire buff_rdata_n_18;
  wire buff_rdata_n_19;
  wire buff_rdata_n_20;
  wire buff_rdata_n_21;
  wire buff_rdata_n_22;
  wire buff_rdata_n_23;
  wire buff_rdata_n_24;
  wire buff_rdata_n_25;
  wire buff_rdata_n_26;
  wire buff_rdata_n_27;
  wire buff_rdata_n_28;
  wire buff_rdata_n_29;
  wire buff_rdata_n_30;
  wire buff_rdata_n_31;
  wire buff_rdata_n_32;
  wire buff_rdata_n_33;
  wire buff_rdata_n_34;
  wire buff_rdata_n_35;
  wire buff_rdata_n_36;
  wire buff_rdata_n_37;
  wire buff_rdata_n_38;
  wire buff_rdata_n_39;
  wire buff_rdata_n_40;
  wire buff_rdata_n_41;
  wire buff_rdata_n_42;
  wire buff_rdata_n_43;
  wire buff_rdata_n_44;
  wire buff_rdata_n_45;
  wire buff_rdata_n_46;
  wire buff_rdata_n_47;
  wire buff_rdata_n_48;
  wire buff_rdata_n_49;
  wire buff_rdata_n_50;
  wire [11:10]burst_pack;
  wire burst_valid;
  wire \bus_wide_gen.data_buf[31]_i_9_n_8 ;
  wire \bus_wide_gen.data_buf_reg_n_8_[10] ;
  wire \bus_wide_gen.data_buf_reg_n_8_[11] ;
  wire \bus_wide_gen.data_buf_reg_n_8_[12] ;
  wire \bus_wide_gen.data_buf_reg_n_8_[13] ;
  wire \bus_wide_gen.data_buf_reg_n_8_[14] ;
  wire \bus_wide_gen.data_buf_reg_n_8_[15] ;
  wire \bus_wide_gen.data_buf_reg_n_8_[16] ;
  wire \bus_wide_gen.data_buf_reg_n_8_[17] ;
  wire \bus_wide_gen.data_buf_reg_n_8_[18] ;
  wire \bus_wide_gen.data_buf_reg_n_8_[19] ;
  wire \bus_wide_gen.data_buf_reg_n_8_[20] ;
  wire \bus_wide_gen.data_buf_reg_n_8_[21] ;
  wire \bus_wide_gen.data_buf_reg_n_8_[22] ;
  wire \bus_wide_gen.data_buf_reg_n_8_[23] ;
  wire \bus_wide_gen.data_buf_reg_n_8_[24] ;
  wire \bus_wide_gen.data_buf_reg_n_8_[25] ;
  wire \bus_wide_gen.data_buf_reg_n_8_[26] ;
  wire \bus_wide_gen.data_buf_reg_n_8_[27] ;
  wire \bus_wide_gen.data_buf_reg_n_8_[28] ;
  wire \bus_wide_gen.data_buf_reg_n_8_[29] ;
  wire \bus_wide_gen.data_buf_reg_n_8_[30] ;
  wire \bus_wide_gen.data_buf_reg_n_8_[31] ;
  wire \bus_wide_gen.data_buf_reg_n_8_[8] ;
  wire \bus_wide_gen.data_buf_reg_n_8_[9] ;
  wire \bus_wide_gen.fifo_burst_n_13 ;
  wire \bus_wide_gen.fifo_burst_n_14 ;
  wire \bus_wide_gen.fifo_burst_n_15 ;
  wire \bus_wide_gen.fifo_burst_n_16 ;
  wire \bus_wide_gen.fifo_burst_n_17 ;
  wire \bus_wide_gen.fifo_burst_n_19 ;
  wire \bus_wide_gen.fifo_burst_n_20 ;
  wire \bus_wide_gen.fifo_burst_n_21 ;
  wire \bus_wide_gen.fifo_burst_n_22 ;
  wire \bus_wide_gen.fifo_burst_n_23 ;
  wire \bus_wide_gen.fifo_burst_n_24 ;
  wire \bus_wide_gen.fifo_burst_n_25 ;
  wire \bus_wide_gen.fifo_burst_n_26 ;
  wire \bus_wide_gen.fifo_burst_n_27 ;
  wire \bus_wide_gen.fifo_burst_n_28 ;
  wire \bus_wide_gen.fifo_burst_n_33 ;
  wire \bus_wide_gen.fifo_burst_n_34 ;
  wire \bus_wide_gen.fifo_burst_n_35 ;
  wire \bus_wide_gen.fifo_burst_n_36 ;
  wire \bus_wide_gen.fifo_burst_n_39 ;
  wire \bus_wide_gen.fifo_burst_n_40 ;
  wire \bus_wide_gen.fifo_burst_n_9 ;
  wire \bus_wide_gen.len_cnt[7]_i_4_n_8 ;
  wire [7:0]\bus_wide_gen.len_cnt_reg__0 ;
  wire \bus_wide_gen.rdata_valid_t_reg_n_8 ;
  wire \bus_wide_gen.split_cnt_buf[0]_i_1_n_8 ;
  wire \bus_wide_gen.split_cnt_buf[1]_i_1_n_8 ;
  wire \bus_wide_gen.split_cnt_buf_reg_n_8_[0] ;
  wire \bus_wide_gen.split_cnt_buf_reg_n_8_[1] ;
  wire \could_multi_bursts.araddr_buf[12]_i_3_n_8 ;
  wire \could_multi_bursts.araddr_buf[12]_i_4_n_8 ;
  wire \could_multi_bursts.araddr_buf[12]_i_5_n_8 ;
  wire \could_multi_bursts.araddr_buf[12]_i_6_n_8 ;
  wire \could_multi_bursts.araddr_buf[16]_i_3_n_8 ;
  wire \could_multi_bursts.araddr_buf[16]_i_4_n_8 ;
  wire \could_multi_bursts.araddr_buf[16]_i_5_n_8 ;
  wire \could_multi_bursts.araddr_buf[16]_i_6_n_8 ;
  wire \could_multi_bursts.araddr_buf[20]_i_3_n_8 ;
  wire \could_multi_bursts.araddr_buf[20]_i_4_n_8 ;
  wire \could_multi_bursts.araddr_buf[20]_i_5_n_8 ;
  wire \could_multi_bursts.araddr_buf[20]_i_6_n_8 ;
  wire \could_multi_bursts.araddr_buf[24]_i_3_n_8 ;
  wire \could_multi_bursts.araddr_buf[24]_i_4_n_8 ;
  wire \could_multi_bursts.araddr_buf[24]_i_5_n_8 ;
  wire \could_multi_bursts.araddr_buf[24]_i_6_n_8 ;
  wire \could_multi_bursts.araddr_buf[28]_i_3_n_8 ;
  wire \could_multi_bursts.araddr_buf[28]_i_4_n_8 ;
  wire \could_multi_bursts.araddr_buf[28]_i_5_n_8 ;
  wire \could_multi_bursts.araddr_buf[28]_i_6_n_8 ;
  wire \could_multi_bursts.araddr_buf[31]_i_5_n_8 ;
  wire \could_multi_bursts.araddr_buf[31]_i_6_n_8 ;
  wire \could_multi_bursts.araddr_buf[31]_i_7_n_8 ;
  wire \could_multi_bursts.araddr_buf[4]_i_3_n_8 ;
  wire \could_multi_bursts.araddr_buf[4]_i_4_n_8 ;
  wire \could_multi_bursts.araddr_buf[4]_i_5_n_8 ;
  wire \could_multi_bursts.araddr_buf[8]_i_3_n_8 ;
  wire \could_multi_bursts.araddr_buf[8]_i_4_n_8 ;
  wire \could_multi_bursts.araddr_buf[8]_i_5_n_8 ;
  wire \could_multi_bursts.araddr_buf[8]_i_6_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_10 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_11 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_12 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_13 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_14 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_15 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_10 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_11 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_12 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_13 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_14 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_15 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_10 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_11 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_12 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_13 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_14 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_15 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_10 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_11 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_12 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_13 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_14 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_15 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_10 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_11 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_12 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_13 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_14 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_15 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_4_n_10 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_4_n_11 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_4_n_13 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_4_n_14 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_4_n_15 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_10 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_11 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_12 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_13 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_14 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_15 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_10 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_11 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_12 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_13 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_14 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_15 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_9 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg__0 ;
  wire \could_multi_bursts.sect_handling_reg_n_8 ;
  wire [34:34]data_pack;
  wire \end_addr_buf_reg_n_8_[0] ;
  wire \end_addr_buf_reg_n_8_[10] ;
  wire \end_addr_buf_reg_n_8_[11] ;
  wire \end_addr_buf_reg_n_8_[12] ;
  wire \end_addr_buf_reg_n_8_[13] ;
  wire \end_addr_buf_reg_n_8_[14] ;
  wire \end_addr_buf_reg_n_8_[15] ;
  wire \end_addr_buf_reg_n_8_[16] ;
  wire \end_addr_buf_reg_n_8_[17] ;
  wire \end_addr_buf_reg_n_8_[18] ;
  wire \end_addr_buf_reg_n_8_[19] ;
  wire \end_addr_buf_reg_n_8_[1] ;
  wire \end_addr_buf_reg_n_8_[20] ;
  wire \end_addr_buf_reg_n_8_[21] ;
  wire \end_addr_buf_reg_n_8_[22] ;
  wire \end_addr_buf_reg_n_8_[23] ;
  wire \end_addr_buf_reg_n_8_[24] ;
  wire \end_addr_buf_reg_n_8_[25] ;
  wire \end_addr_buf_reg_n_8_[26] ;
  wire \end_addr_buf_reg_n_8_[27] ;
  wire \end_addr_buf_reg_n_8_[28] ;
  wire \end_addr_buf_reg_n_8_[29] ;
  wire \end_addr_buf_reg_n_8_[2] ;
  wire \end_addr_buf_reg_n_8_[30] ;
  wire \end_addr_buf_reg_n_8_[31] ;
  wire \end_addr_buf_reg_n_8_[3] ;
  wire \end_addr_buf_reg_n_8_[4] ;
  wire \end_addr_buf_reg_n_8_[5] ;
  wire \end_addr_buf_reg_n_8_[6] ;
  wire \end_addr_buf_reg_n_8_[7] ;
  wire \end_addr_buf_reg_n_8_[8] ;
  wire \end_addr_buf_reg_n_8_[9] ;
  wire end_addr_carry__0_i_1_n_8;
  wire end_addr_carry__0_i_2_n_8;
  wire end_addr_carry__0_i_3_n_8;
  wire end_addr_carry__0_i_4_n_8;
  wire end_addr_carry__0_n_10;
  wire end_addr_carry__0_n_11;
  wire end_addr_carry__0_n_12;
  wire end_addr_carry__0_n_13;
  wire end_addr_carry__0_n_14;
  wire end_addr_carry__0_n_15;
  wire end_addr_carry__0_n_8;
  wire end_addr_carry__0_n_9;
  wire end_addr_carry__1_i_1_n_8;
  wire end_addr_carry__1_i_2_n_8;
  wire end_addr_carry__1_i_3_n_8;
  wire end_addr_carry__1_i_4_n_8;
  wire end_addr_carry__1_n_10;
  wire end_addr_carry__1_n_11;
  wire end_addr_carry__1_n_12;
  wire end_addr_carry__1_n_13;
  wire end_addr_carry__1_n_14;
  wire end_addr_carry__1_n_15;
  wire end_addr_carry__1_n_8;
  wire end_addr_carry__1_n_9;
  wire end_addr_carry__2_i_1_n_8;
  wire end_addr_carry__2_i_2_n_8;
  wire end_addr_carry__2_i_3_n_8;
  wire end_addr_carry__2_i_4_n_8;
  wire end_addr_carry__2_n_10;
  wire end_addr_carry__2_n_11;
  wire end_addr_carry__2_n_12;
  wire end_addr_carry__2_n_13;
  wire end_addr_carry__2_n_14;
  wire end_addr_carry__2_n_15;
  wire end_addr_carry__2_n_8;
  wire end_addr_carry__2_n_9;
  wire end_addr_carry__3_i_1_n_8;
  wire end_addr_carry__3_i_2_n_8;
  wire end_addr_carry__3_i_3_n_8;
  wire end_addr_carry__3_i_4_n_8;
  wire end_addr_carry__3_n_10;
  wire end_addr_carry__3_n_11;
  wire end_addr_carry__3_n_12;
  wire end_addr_carry__3_n_13;
  wire end_addr_carry__3_n_14;
  wire end_addr_carry__3_n_15;
  wire end_addr_carry__3_n_8;
  wire end_addr_carry__3_n_9;
  wire end_addr_carry__4_i_1_n_8;
  wire end_addr_carry__4_i_2_n_8;
  wire end_addr_carry__4_i_3_n_8;
  wire end_addr_carry__4_i_4_n_8;
  wire end_addr_carry__4_n_10;
  wire end_addr_carry__4_n_11;
  wire end_addr_carry__4_n_12;
  wire end_addr_carry__4_n_13;
  wire end_addr_carry__4_n_14;
  wire end_addr_carry__4_n_15;
  wire end_addr_carry__4_n_8;
  wire end_addr_carry__4_n_9;
  wire end_addr_carry__5_i_1_n_8;
  wire end_addr_carry__5_i_2_n_8;
  wire end_addr_carry__5_i_3_n_8;
  wire end_addr_carry__5_i_4_n_8;
  wire end_addr_carry__5_n_10;
  wire end_addr_carry__5_n_11;
  wire end_addr_carry__5_n_12;
  wire end_addr_carry__5_n_13;
  wire end_addr_carry__5_n_14;
  wire end_addr_carry__5_n_15;
  wire end_addr_carry__5_n_8;
  wire end_addr_carry__5_n_9;
  wire end_addr_carry__6_i_1_n_8;
  wire end_addr_carry__6_i_2_n_8;
  wire end_addr_carry__6_i_3_n_8;
  wire end_addr_carry__6_i_4_n_8;
  wire end_addr_carry__6_n_10;
  wire end_addr_carry__6_n_11;
  wire end_addr_carry__6_n_12;
  wire end_addr_carry__6_n_13;
  wire end_addr_carry__6_n_14;
  wire end_addr_carry__6_n_15;
  wire end_addr_carry__6_n_9;
  wire end_addr_carry_i_1_n_8;
  wire end_addr_carry_i_2_n_8;
  wire end_addr_carry_i_3_n_8;
  wire end_addr_carry_i_4_n_8;
  wire end_addr_carry_n_10;
  wire end_addr_carry_n_11;
  wire end_addr_carry_n_12;
  wire end_addr_carry_n_13;
  wire end_addr_carry_n_14;
  wire end_addr_carry_n_15;
  wire end_addr_carry_n_8;
  wire end_addr_carry_n_9;
  wire exitcond_flatten1_fu_1257_p2;
  wire \exitcond_flatten1_reg_1665_reg[0] ;
  wire exitcond_flatten_fu_1081_p2;
  wire \exitcond_flatten_reg_1588_reg[0] ;
  wire fifo_burst_ready;
  wire fifo_rctl_n_9;
  wire fifo_rctl_ready;
  wire [37:33]fifo_rreq_data;
  wire fifo_rreq_n_120;
  wire fifo_rreq_n_123;
  wire fifo_rreq_n_124;
  wire fifo_rreq_n_125;
  wire fifo_rreq_n_126;
  wire fifo_rreq_n_127;
  wire fifo_rreq_n_128;
  wire fifo_rreq_n_129;
  wire fifo_rreq_n_130;
  wire fifo_rreq_n_131;
  wire fifo_rreq_n_132;
  wire fifo_rreq_n_133;
  wire fifo_rreq_n_134;
  wire fifo_rreq_n_135;
  wire fifo_rreq_n_136;
  wire fifo_rreq_n_137;
  wire fifo_rreq_n_138;
  wire fifo_rreq_n_139;
  wire fifo_rreq_n_140;
  wire fifo_rreq_n_141;
  wire fifo_rreq_n_142;
  wire fifo_rreq_n_143;
  wire fifo_rreq_n_144;
  wire fifo_rreq_n_145;
  wire fifo_rreq_n_146;
  wire fifo_rreq_n_147;
  wire fifo_rreq_n_148;
  wire fifo_rreq_n_149;
  wire fifo_rreq_n_150;
  wire fifo_rreq_n_151;
  wire fifo_rreq_n_152;
  wire fifo_rreq_n_153;
  wire fifo_rreq_n_154;
  wire fifo_rreq_n_155;
  wire fifo_rreq_n_156;
  wire fifo_rreq_n_157;
  wire fifo_rreq_n_158;
  wire fifo_rreq_n_159;
  wire fifo_rreq_n_160;
  wire fifo_rreq_n_161;
  wire fifo_rreq_n_162;
  wire fifo_rreq_n_163;
  wire fifo_rreq_n_164;
  wire fifo_rreq_n_165;
  wire fifo_rreq_n_166;
  wire fifo_rreq_n_167;
  wire fifo_rreq_n_168;
  wire fifo_rreq_n_169;
  wire fifo_rreq_n_170;
  wire fifo_rreq_n_171;
  wire fifo_rreq_n_172;
  wire fifo_rreq_n_173;
  wire fifo_rreq_n_174;
  wire fifo_rreq_n_175;
  wire fifo_rreq_n_176;
  wire fifo_rreq_n_177;
  wire fifo_rreq_n_178;
  wire fifo_rreq_n_179;
  wire fifo_rreq_n_180;
  wire fifo_rreq_n_181;
  wire fifo_rreq_n_182;
  wire fifo_rreq_n_183;
  wire fifo_rreq_n_184;
  wire fifo_rreq_valid;
  wire fifo_rreq_valid_buf_reg_n_8;
  wire first_sect;
  wire first_sect_carry__0_i_1_n_8;
  wire first_sect_carry__0_i_2_n_8;
  wire first_sect_carry__0_i_3_n_8;
  wire first_sect_carry__0_n_10;
  wire first_sect_carry__0_n_11;
  wire first_sect_carry_i_1_n_8;
  wire first_sect_carry_i_2_n_8;
  wire first_sect_carry_i_3_n_8;
  wire first_sect_carry_i_4_n_8;
  wire first_sect_carry_n_10;
  wire first_sect_carry_n_11;
  wire first_sect_carry_n_8;
  wire first_sect_carry_n_9;
  wire [0:0]image_buffer0_10_address0;
  wire [0:0]image_buffer0_11_address0;
  wire [0:0]image_buffer0_12_address0;
  wire [0:0]image_buffer0_13_address0;
  wire [0:0]image_buffer0_14_address0;
  wire [0:0]image_buffer0_15_address0;
  wire [0:0]image_buffer0_16_address0;
  wire [0:0]image_buffer0_1_address0;
  wire [0:0]image_buffer0_2_address0;
  wire [0:0]image_buffer0_3_address0;
  wire [0:0]image_buffer0_4_address0;
  wire [0:0]image_buffer0_5_address0;
  wire [0:0]image_buffer0_6_address0;
  wire [0:0]image_buffer0_7_address0;
  wire [0:0]image_buffer0_8_address0;
  wire [0:0]image_buffer0_9_address0;
  wire [0:0]image_buffer1_0_address0;
  wire [0:0]image_buffer1_10_address0;
  wire [0:0]image_buffer1_11_address0;
  wire [0:0]image_buffer1_12_address0;
  wire [0:0]image_buffer1_13_address0;
  wire [0:0]image_buffer1_14_address0;
  wire [0:0]image_buffer1_15_address0;
  wire [0:0]image_buffer1_16_address0;
  wire [0:0]image_buffer1_1_address0;
  wire [0:0]image_buffer1_2_address0;
  wire [0:0]image_buffer1_3_address0;
  wire [0:0]image_buffer1_4_address0;
  wire [0:0]image_buffer1_5_address0;
  wire [0:0]image_buffer1_6_address0;
  wire [0:0]image_buffer1_7_address0;
  wire [0:0]image_buffer1_8_address0;
  wire [0:0]image_buffer1_9_address0;
  wire [0:0]\indvar1_mid2_reg_1674_reg[0] ;
  wire [0:0]\indvar1_reg_920_reg[0] ;
  wire [0:0]\indvar1_reg_920_reg[0]_0 ;
  wire [0:0]\indvar_flatten8_reg_897_reg[0] ;
  wire [0:0]\indvar_flatten8_reg_897_reg[0]_0 ;
  wire [0:0]\indvar_flatten_next9_reg_1669_reg[0] ;
  wire \indvar_flatten_next9_reg_1669_reg[1] ;
  wire [0:0]\indvar_flatten_next_reg_1592_reg[0] ;
  wire \indvar_flatten_next_reg_1592_reg[1] ;
  wire [0:0]\indvar_flatten_reg_863_reg[0] ;
  wire [0:0]\indvar_flatten_reg_863_reg[0]_0 ;
  wire [0:0]\indvar_mid2_reg_1597_reg[0] ;
  wire [0:0]\indvar_reg_886_reg[0] ;
  wire [0:0]\indvar_reg_886_reg[0]_0 ;
  wire invalid_len_event;
  wire last_sect;
  wire last_sect_carry__0_n_10;
  wire last_sect_carry__0_n_11;
  wire last_sect_carry_n_10;
  wire last_sect_carry_n_11;
  wire last_sect_carry_n_8;
  wire last_sect_carry_n_9;
  wire last_split;
  wire [29:0]m_axi_INPUT_IMAGE_ARADDR;
  wire [3:0]\m_axi_INPUT_IMAGE_ARLEN[3] ;
  wire m_axi_INPUT_IMAGE_ARREADY;
  wire m_axi_INPUT_IMAGE_ARVALID;
  wire [32:0]m_axi_INPUT_IMAGE_RLAST;
  wire m_axi_INPUT_IMAGE_RREADY;
  wire [1:0]m_axi_INPUT_IMAGE_RRESP;
  wire m_axi_INPUT_IMAGE_RVALID;
  wire next_loop;
  wire next_rreq;
  wire p_0_in;
  wire p_0_in_0;
  wire p_0_in_1;
  wire p_0_in_10;
  wire p_0_in_11;
  wire p_0_in_12;
  wire p_0_in_13;
  wire p_0_in_14;
  wire p_0_in_15;
  wire p_0_in_16;
  wire p_0_in_17;
  wire p_0_in_18;
  wire p_0_in_19;
  wire p_0_in_2;
  wire p_0_in_20;
  wire p_0_in_21;
  wire p_0_in_22;
  wire p_0_in_23;
  wire p_0_in_24;
  wire p_0_in_25;
  wire p_0_in_26;
  wire p_0_in_27;
  wire p_0_in_28;
  wire p_0_in_29;
  wire p_0_in_3;
  wire p_0_in_30;
  wire p_0_in_31;
  wire p_0_in_32;
  wire [5:0]p_0_in_33;
  wire p_0_in_4;
  wire p_0_in_5;
  wire p_0_in_6;
  wire p_0_in_7;
  wire p_0_in_8;
  wire p_0_in_9;
  wire [7:0]p_0_in__0;
  wire p_15_in;
  wire p_19_in;
  wire p_22_in;
  wire [0:0]\p_sum2_cast_mid2_v_v_2_reg_1712_reg[0] ;
  wire push;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire \q0_reg[0]_3 ;
  wire \q0_reg[7] ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire \q0_reg[7]_2 ;
  wire \q1_reg[0] ;
  wire \q1_reg[0]_0 ;
  wire \q1_reg[0]_1 ;
  wire \q1_reg[0]_10 ;
  wire \q1_reg[0]_11 ;
  wire \q1_reg[0]_12 ;
  wire \q1_reg[0]_13 ;
  wire \q1_reg[0]_14 ;
  wire \q1_reg[0]_15 ;
  wire \q1_reg[0]_16 ;
  wire \q1_reg[0]_17 ;
  wire \q1_reg[0]_18 ;
  wire \q1_reg[0]_19 ;
  wire \q1_reg[0]_2 ;
  wire \q1_reg[0]_20 ;
  wire \q1_reg[0]_21 ;
  wire \q1_reg[0]_22 ;
  wire \q1_reg[0]_23 ;
  wire \q1_reg[0]_24 ;
  wire \q1_reg[0]_25 ;
  wire \q1_reg[0]_26 ;
  wire \q1_reg[0]_27 ;
  wire \q1_reg[0]_28 ;
  wire \q1_reg[0]_29 ;
  wire \q1_reg[0]_3 ;
  wire \q1_reg[0]_30 ;
  wire \q1_reg[0]_4 ;
  wire \q1_reg[0]_5 ;
  wire \q1_reg[0]_6 ;
  wire \q1_reg[0]_7 ;
  wire \q1_reg[0]_8 ;
  wire \q1_reg[0]_9 ;
  wire rdata_ack_t;
  wire \reg_1033_reg[0] ;
  wire rreq_handling_reg_n_8;
  wire rs_rdata_n_12;
  wire rs_rdata_n_13;
  wire rs_rdata_n_14;
  wire rs_rdata_n_15;
  wire rs_rdata_n_16;
  wire rs_rdata_n_17;
  wire rs_rdata_n_18;
  wire rs_rdata_n_19;
  wire rs_rdata_n_20;
  wire rs_rdata_n_21;
  wire rs_rdata_n_22;
  wire rs_rdata_n_23;
  wire rs_rdata_n_24;
  wire rs_rdata_n_25;
  wire rs_rdata_n_26;
  wire rs_rdata_n_27;
  wire rs_rdata_n_28;
  wire rs_rdata_n_29;
  wire rs_rdata_n_30;
  wire rs_rdata_n_31;
  wire rs_rdata_n_32;
  wire rs_rdata_n_33;
  wire rs_rdata_n_34;
  wire rs_rdata_n_35;
  wire rs_rdata_n_36;
  wire rs_rdata_n_37;
  wire rs_rdata_n_38;
  wire rs_rdata_n_39;
  wire rs_rdata_n_40;
  wire rs_rdata_n_41;
  wire rs_rdata_n_42;
  wire rs_rdata_n_43;
  wire rs_rdata_n_44;
  wire rs_rdata_n_46;
  wire rs_rdata_n_9;
  wire [7:0]s_data;
  wire \sect_addr_buf[0]_i_1_n_8 ;
  wire \sect_addr_buf[10]_i_1_n_8 ;
  wire \sect_addr_buf[11]_i_2_n_8 ;
  wire \sect_addr_buf[12]_i_1_n_8 ;
  wire \sect_addr_buf[13]_i_1_n_8 ;
  wire \sect_addr_buf[14]_i_1_n_8 ;
  wire \sect_addr_buf[15]_i_1_n_8 ;
  wire \sect_addr_buf[16]_i_1_n_8 ;
  wire \sect_addr_buf[17]_i_1_n_8 ;
  wire \sect_addr_buf[18]_i_1_n_8 ;
  wire \sect_addr_buf[19]_i_1_n_8 ;
  wire \sect_addr_buf[1]_i_1_n_8 ;
  wire \sect_addr_buf[20]_i_1_n_8 ;
  wire \sect_addr_buf[21]_i_1_n_8 ;
  wire \sect_addr_buf[22]_i_1_n_8 ;
  wire \sect_addr_buf[23]_i_1_n_8 ;
  wire \sect_addr_buf[24]_i_1_n_8 ;
  wire \sect_addr_buf[25]_i_1_n_8 ;
  wire \sect_addr_buf[26]_i_1_n_8 ;
  wire \sect_addr_buf[27]_i_1_n_8 ;
  wire \sect_addr_buf[28]_i_1_n_8 ;
  wire \sect_addr_buf[29]_i_1_n_8 ;
  wire \sect_addr_buf[2]_i_1_n_8 ;
  wire \sect_addr_buf[30]_i_1_n_8 ;
  wire \sect_addr_buf[31]_i_2_n_8 ;
  wire \sect_addr_buf[3]_i_1_n_8 ;
  wire \sect_addr_buf[4]_i_1_n_8 ;
  wire \sect_addr_buf[5]_i_1_n_8 ;
  wire \sect_addr_buf[6]_i_1_n_8 ;
  wire \sect_addr_buf[7]_i_1_n_8 ;
  wire \sect_addr_buf[8]_i_1_n_8 ;
  wire \sect_addr_buf[9]_i_1_n_8 ;
  wire \sect_addr_buf_reg_n_8_[0] ;
  wire \sect_addr_buf_reg_n_8_[10] ;
  wire \sect_addr_buf_reg_n_8_[11] ;
  wire \sect_addr_buf_reg_n_8_[12] ;
  wire \sect_addr_buf_reg_n_8_[13] ;
  wire \sect_addr_buf_reg_n_8_[14] ;
  wire \sect_addr_buf_reg_n_8_[15] ;
  wire \sect_addr_buf_reg_n_8_[16] ;
  wire \sect_addr_buf_reg_n_8_[17] ;
  wire \sect_addr_buf_reg_n_8_[18] ;
  wire \sect_addr_buf_reg_n_8_[19] ;
  wire \sect_addr_buf_reg_n_8_[1] ;
  wire \sect_addr_buf_reg_n_8_[20] ;
  wire \sect_addr_buf_reg_n_8_[21] ;
  wire \sect_addr_buf_reg_n_8_[22] ;
  wire \sect_addr_buf_reg_n_8_[23] ;
  wire \sect_addr_buf_reg_n_8_[24] ;
  wire \sect_addr_buf_reg_n_8_[25] ;
  wire \sect_addr_buf_reg_n_8_[26] ;
  wire \sect_addr_buf_reg_n_8_[27] ;
  wire \sect_addr_buf_reg_n_8_[28] ;
  wire \sect_addr_buf_reg_n_8_[29] ;
  wire \sect_addr_buf_reg_n_8_[2] ;
  wire \sect_addr_buf_reg_n_8_[30] ;
  wire \sect_addr_buf_reg_n_8_[31] ;
  wire \sect_addr_buf_reg_n_8_[3] ;
  wire \sect_addr_buf_reg_n_8_[4] ;
  wire \sect_addr_buf_reg_n_8_[5] ;
  wire \sect_addr_buf_reg_n_8_[6] ;
  wire \sect_addr_buf_reg_n_8_[7] ;
  wire \sect_addr_buf_reg_n_8_[8] ;
  wire \sect_addr_buf_reg_n_8_[9] ;
  wire [19:0]sect_cnt_reg;
  wire \sect_end_buf[0]_i_1_n_8 ;
  wire \sect_end_buf[1]_i_1_n_8 ;
  wire \sect_end_buf_reg_n_8_[0] ;
  wire \sect_end_buf_reg_n_8_[1] ;
  wire \sect_len_buf_reg_n_8_[0] ;
  wire \sect_len_buf_reg_n_8_[1] ;
  wire \sect_len_buf_reg_n_8_[2] ;
  wire \sect_len_buf_reg_n_8_[3] ;
  wire \sect_len_buf_reg_n_8_[4] ;
  wire \sect_len_buf_reg_n_8_[5] ;
  wire \sect_len_buf_reg_n_8_[6] ;
  wire \sect_len_buf_reg_n_8_[7] ;
  wire \sect_len_buf_reg_n_8_[8] ;
  wire \sect_len_buf_reg_n_8_[9] ;
  wire \start_addr_buf_reg_n_8_[0] ;
  wire \start_addr_buf_reg_n_8_[10] ;
  wire \start_addr_buf_reg_n_8_[11] ;
  wire \start_addr_buf_reg_n_8_[12] ;
  wire \start_addr_buf_reg_n_8_[13] ;
  wire \start_addr_buf_reg_n_8_[14] ;
  wire \start_addr_buf_reg_n_8_[15] ;
  wire \start_addr_buf_reg_n_8_[16] ;
  wire \start_addr_buf_reg_n_8_[17] ;
  wire \start_addr_buf_reg_n_8_[18] ;
  wire \start_addr_buf_reg_n_8_[19] ;
  wire \start_addr_buf_reg_n_8_[1] ;
  wire \start_addr_buf_reg_n_8_[20] ;
  wire \start_addr_buf_reg_n_8_[21] ;
  wire \start_addr_buf_reg_n_8_[22] ;
  wire \start_addr_buf_reg_n_8_[23] ;
  wire \start_addr_buf_reg_n_8_[24] ;
  wire \start_addr_buf_reg_n_8_[25] ;
  wire \start_addr_buf_reg_n_8_[26] ;
  wire \start_addr_buf_reg_n_8_[27] ;
  wire \start_addr_buf_reg_n_8_[28] ;
  wire \start_addr_buf_reg_n_8_[29] ;
  wire \start_addr_buf_reg_n_8_[2] ;
  wire \start_addr_buf_reg_n_8_[30] ;
  wire \start_addr_buf_reg_n_8_[31] ;
  wire \start_addr_buf_reg_n_8_[3] ;
  wire \start_addr_buf_reg_n_8_[4] ;
  wire \start_addr_buf_reg_n_8_[5] ;
  wire \start_addr_buf_reg_n_8_[6] ;
  wire \start_addr_buf_reg_n_8_[7] ;
  wire \start_addr_buf_reg_n_8_[8] ;
  wire \start_addr_buf_reg_n_8_[9] ;
  wire \start_addr_reg_n_8_[0] ;
  wire \start_addr_reg_n_8_[10] ;
  wire \start_addr_reg_n_8_[11] ;
  wire \start_addr_reg_n_8_[12] ;
  wire \start_addr_reg_n_8_[13] ;
  wire \start_addr_reg_n_8_[14] ;
  wire \start_addr_reg_n_8_[15] ;
  wire \start_addr_reg_n_8_[16] ;
  wire \start_addr_reg_n_8_[17] ;
  wire \start_addr_reg_n_8_[18] ;
  wire \start_addr_reg_n_8_[19] ;
  wire \start_addr_reg_n_8_[1] ;
  wire \start_addr_reg_n_8_[20] ;
  wire \start_addr_reg_n_8_[21] ;
  wire \start_addr_reg_n_8_[22] ;
  wire \start_addr_reg_n_8_[23] ;
  wire \start_addr_reg_n_8_[24] ;
  wire \start_addr_reg_n_8_[25] ;
  wire \start_addr_reg_n_8_[26] ;
  wire \start_addr_reg_n_8_[27] ;
  wire \start_addr_reg_n_8_[28] ;
  wire \start_addr_reg_n_8_[29] ;
  wire \start_addr_reg_n_8_[2] ;
  wire \start_addr_reg_n_8_[30] ;
  wire \start_addr_reg_n_8_[31] ;
  wire \start_addr_reg_n_8_[3] ;
  wire \start_addr_reg_n_8_[4] ;
  wire \start_addr_reg_n_8_[5] ;
  wire \start_addr_reg_n_8_[6] ;
  wire \start_addr_reg_n_8_[7] ;
  wire \start_addr_reg_n_8_[8] ;
  wire \start_addr_reg_n_8_[9] ;
  wire \tmp_45_reg_1651_reg[0] ;
  wire \tmp_45_reg_1651_reg[0]_0 ;
  wire \tmp_49_reg_1723_reg[3] ;
  wire \tmp_49_reg_1723_reg[7] ;
  wire \tmp_50_reg_1728_reg[0] ;
  wire \tmp_50_reg_1728_reg[0]_0 ;
  wire \tmp_reg_1640_reg[6] ;
  wire [1:0]\tmp_s_reg_1732_reg[5] ;
  wire [3:1]NLW_align_len0_carry_CO_UNCONNECTED;
  wire [3:2]NLW_align_len0_carry_O_UNCONNECTED;
  wire [1:0]\NLW_beat_len_buf_reg[1]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_beat_len_buf_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_O_UNCONNECTED ;
  wire [3:3]NLW_end_addr_carry__6_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_first_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_last_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry
       (.CI(1'b0),
        .CO({NLW_align_len0_carry_CO_UNCONNECTED[3:1],align_len0_carry_n_11}),
        .CYINIT(fifo_rreq_data[33]),
        .DI({1'b0,1'b0,1'b0,fifo_rreq_data[37]}),
        .O({NLW_align_len0_carry_O_UNCONNECTED[3:2],align_len0_carry_n_14,align_len0_carry_n_15}),
        .S({1'b0,1'b0,1'b1,fifo_rreq_n_120}));
  FDRE \align_len_reg[0] 
       (.C(ap_clk),
        .CE(align_len),
        .D(1'b1),
        .Q(\align_len_reg_n_8_[0] ),
        .R(SR));
  FDRE \align_len_reg[31] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry_n_14),
        .Q(\align_len_reg_n_8_[31] ),
        .R(SR));
  FDRE \align_len_reg[4] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_155),
        .Q(\align_len_reg_n_8_[4] ),
        .R(SR));
  FDRE \align_len_reg[5] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry_n_15),
        .Q(\align_len_reg_n_8_[5] ),
        .R(SR));
  LUT1 #(
    .INIT(2'h2)) 
    \beat_len_buf[1]_i_2 
       (.I0(\align_len_reg_n_8_[4] ),
        .O(\beat_len_buf[1]_i_2_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \beat_len_buf[1]_i_3 
       (.I0(\align_len_reg_n_8_[4] ),
        .O(\beat_len_buf[1]_i_3_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \beat_len_buf[1]_i_4 
       (.I0(\align_len_reg_n_8_[4] ),
        .I1(\start_addr_reg_n_8_[1] ),
        .O(\beat_len_buf[1]_i_4_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \beat_len_buf[1]_i_5 
       (.I0(\align_len_reg_n_8_[0] ),
        .I1(\start_addr_reg_n_8_[0] ),
        .O(\beat_len_buf[1]_i_5_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \beat_len_buf[5]_i_2 
       (.I0(\align_len_reg_n_8_[31] ),
        .O(\beat_len_buf[5]_i_2_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \beat_len_buf[5]_i_3 
       (.I0(\align_len_reg_n_8_[31] ),
        .O(\beat_len_buf[5]_i_3_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \beat_len_buf[5]_i_4 
       (.I0(\align_len_reg_n_8_[5] ),
        .O(\beat_len_buf[5]_i_4_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \beat_len_buf[5]_i_5 
       (.I0(\align_len_reg_n_8_[4] ),
        .O(\beat_len_buf[5]_i_5_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \beat_len_buf[9]_i_2 
       (.I0(\align_len_reg_n_8_[31] ),
        .O(\beat_len_buf[9]_i_2_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \beat_len_buf[9]_i_3 
       (.I0(\align_len_reg_n_8_[31] ),
        .O(\beat_len_buf[9]_i_3_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \beat_len_buf[9]_i_4 
       (.I0(\align_len_reg_n_8_[31] ),
        .O(\beat_len_buf[9]_i_4_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \beat_len_buf[9]_i_5 
       (.I0(\align_len_reg_n_8_[31] ),
        .O(\beat_len_buf[9]_i_5_n_8 ));
  FDRE \beat_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\beat_len_buf_reg[1]_i_1_n_13 ),
        .Q(\beat_len_buf_reg_n_8_[0] ),
        .R(SR));
  FDRE \beat_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\beat_len_buf_reg[1]_i_1_n_12 ),
        .Q(\beat_len_buf_reg_n_8_[1] ),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \beat_len_buf_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\beat_len_buf_reg[1]_i_1_n_8 ,\beat_len_buf_reg[1]_i_1_n_9 ,\beat_len_buf_reg[1]_i_1_n_10 ,\beat_len_buf_reg[1]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\align_len_reg_n_8_[4] ,\align_len_reg_n_8_[0] }),
        .O({\beat_len_buf_reg[1]_i_1_n_12 ,\beat_len_buf_reg[1]_i_1_n_13 ,\NLW_beat_len_buf_reg[1]_i_1_O_UNCONNECTED [1:0]}),
        .S({\beat_len_buf[1]_i_2_n_8 ,\beat_len_buf[1]_i_3_n_8 ,\beat_len_buf[1]_i_4_n_8 ,\beat_len_buf[1]_i_5_n_8 }));
  FDRE \beat_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\beat_len_buf_reg[5]_i_1_n_15 ),
        .Q(\beat_len_buf_reg_n_8_[2] ),
        .R(SR));
  FDRE \beat_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\beat_len_buf_reg[5]_i_1_n_14 ),
        .Q(\beat_len_buf_reg_n_8_[3] ),
        .R(SR));
  FDRE \beat_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\beat_len_buf_reg[5]_i_1_n_13 ),
        .Q(\beat_len_buf_reg_n_8_[4] ),
        .R(SR));
  FDRE \beat_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\beat_len_buf_reg[5]_i_1_n_12 ),
        .Q(\beat_len_buf_reg_n_8_[5] ),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \beat_len_buf_reg[5]_i_1 
       (.CI(\beat_len_buf_reg[1]_i_1_n_8 ),
        .CO({\beat_len_buf_reg[5]_i_1_n_8 ,\beat_len_buf_reg[5]_i_1_n_9 ,\beat_len_buf_reg[5]_i_1_n_10 ,\beat_len_buf_reg[5]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\beat_len_buf_reg[5]_i_1_n_12 ,\beat_len_buf_reg[5]_i_1_n_13 ,\beat_len_buf_reg[5]_i_1_n_14 ,\beat_len_buf_reg[5]_i_1_n_15 }),
        .S({\beat_len_buf[5]_i_2_n_8 ,\beat_len_buf[5]_i_3_n_8 ,\beat_len_buf[5]_i_4_n_8 ,\beat_len_buf[5]_i_5_n_8 }));
  FDRE \beat_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\beat_len_buf_reg[9]_i_1_n_15 ),
        .Q(\beat_len_buf_reg_n_8_[6] ),
        .R(SR));
  FDRE \beat_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\beat_len_buf_reg[9]_i_1_n_14 ),
        .Q(\beat_len_buf_reg_n_8_[7] ),
        .R(SR));
  FDRE \beat_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\beat_len_buf_reg[9]_i_1_n_13 ),
        .Q(\beat_len_buf_reg_n_8_[8] ),
        .R(SR));
  FDRE \beat_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\beat_len_buf_reg[9]_i_1_n_12 ),
        .Q(\beat_len_buf_reg_n_8_[9] ),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \beat_len_buf_reg[9]_i_1 
       (.CI(\beat_len_buf_reg[5]_i_1_n_8 ),
        .CO({\NLW_beat_len_buf_reg[9]_i_1_CO_UNCONNECTED [3],\beat_len_buf_reg[9]_i_1_n_9 ,\beat_len_buf_reg[9]_i_1_n_10 ,\beat_len_buf_reg[9]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\beat_len_buf_reg[9]_i_1_n_12 ,\beat_len_buf_reg[9]_i_1_n_13 ,\beat_len_buf_reg[9]_i_1_n_14 ,\beat_len_buf_reg[9]_i_1_n_15 }),
        .S({\beat_len_buf[9]_i_2_n_8 ,\beat_len_buf[9]_i_3_n_8 ,\beat_len_buf[9]_i_4_n_8 ,\beat_len_buf[9]_i_5_n_8 }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_INPUT_IMAGE_m_axi_buffer__parameterized0 buff_rdata
       (.D({buff_rdata_n_11,buff_rdata_n_12,buff_rdata_n_13,buff_rdata_n_14,buff_rdata_n_15,buff_rdata_n_16,buff_rdata_n_17,buff_rdata_n_18,buff_rdata_n_19,buff_rdata_n_20,buff_rdata_n_21,buff_rdata_n_22,buff_rdata_n_23,buff_rdata_n_24,buff_rdata_n_25,buff_rdata_n_26,buff_rdata_n_27,buff_rdata_n_28,buff_rdata_n_29,buff_rdata_n_30,buff_rdata_n_31,buff_rdata_n_32,buff_rdata_n_33,buff_rdata_n_34,buff_rdata_n_35,buff_rdata_n_36,buff_rdata_n_37,buff_rdata_n_38,buff_rdata_n_39,buff_rdata_n_40,buff_rdata_n_41,buff_rdata_n_42}),
        .E(buff_rdata_n_44),
        .Q({\bus_wide_gen.data_buf_reg_n_8_[31] ,\bus_wide_gen.data_buf_reg_n_8_[30] ,\bus_wide_gen.data_buf_reg_n_8_[29] ,\bus_wide_gen.data_buf_reg_n_8_[28] ,\bus_wide_gen.data_buf_reg_n_8_[27] ,\bus_wide_gen.data_buf_reg_n_8_[26] ,\bus_wide_gen.data_buf_reg_n_8_[25] ,\bus_wide_gen.data_buf_reg_n_8_[24] ,\bus_wide_gen.data_buf_reg_n_8_[23] ,\bus_wide_gen.data_buf_reg_n_8_[22] ,\bus_wide_gen.data_buf_reg_n_8_[21] ,\bus_wide_gen.data_buf_reg_n_8_[20] ,\bus_wide_gen.data_buf_reg_n_8_[19] ,\bus_wide_gen.data_buf_reg_n_8_[18] ,\bus_wide_gen.data_buf_reg_n_8_[17] ,\bus_wide_gen.data_buf_reg_n_8_[16] ,\bus_wide_gen.data_buf_reg_n_8_[15] ,\bus_wide_gen.data_buf_reg_n_8_[14] ,\bus_wide_gen.data_buf_reg_n_8_[13] ,\bus_wide_gen.data_buf_reg_n_8_[12] ,\bus_wide_gen.data_buf_reg_n_8_[11] ,\bus_wide_gen.data_buf_reg_n_8_[10] ,\bus_wide_gen.data_buf_reg_n_8_[9] ,\bus_wide_gen.data_buf_reg_n_8_[8] }),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .beat_valid(beat_valid),
        .burst_valid(burst_valid),
        .\bus_wide_gen.data_buf_reg[31] (buff_rdata_n_43),
        .\bus_wide_gen.data_buf_reg[31]_0 (buff_rdata_n_45),
        .\bus_wide_gen.len_cnt_reg[0] (buff_rdata_n_46),
        .\bus_wide_gen.len_cnt_reg[0]_0 (buff_rdata_n_47),
        .\bus_wide_gen.len_cnt_reg[0]_1 (buff_rdata_n_48),
        .\bus_wide_gen.len_cnt_reg[0]_2 (buff_rdata_n_49),
        .\bus_wide_gen.len_cnt_reg[4] (\bus_wide_gen.data_buf[31]_i_9_n_8 ),
        .\bus_wide_gen.len_cnt_reg[7] (\bus_wide_gen.len_cnt_reg__0 ),
        .\bus_wide_gen.rdata_valid_t_reg (buff_rdata_n_50),
        .\bus_wide_gen.rdata_valid_t_reg_0 (\bus_wide_gen.rdata_valid_t_reg_n_8 ),
        .\bus_wide_gen.split_cnt_buf_reg[0] (\bus_wide_gen.fifo_burst_n_34 ),
        .\bus_wide_gen.split_cnt_buf_reg[0]_0 (\bus_wide_gen.split_cnt_buf_reg_n_8_[0] ),
        .\bus_wide_gen.split_cnt_buf_reg[1] (\bus_wide_gen.split_cnt_buf_reg_n_8_[1] ),
        .\dout_buf_reg[0]_0 (SR),
        .full_n_reg_0(data_pack),
        .last_split(last_split),
        .m_axi_INPUT_IMAGE_RLAST(m_axi_INPUT_IMAGE_RLAST),
        .m_axi_INPUT_IMAGE_RREADY(m_axi_INPUT_IMAGE_RREADY),
        .m_axi_INPUT_IMAGE_RRESP(m_axi_INPUT_IMAGE_RRESP),
        .m_axi_INPUT_IMAGE_RVALID(m_axi_INPUT_IMAGE_RVALID),
        .\q_reg[11] (burst_pack),
        .rdata_ack_t(rdata_ack_t),
        .s_ready_t_reg(rs_rdata_n_44));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \bus_wide_gen.data_buf[31]_i_9 
       (.I0(buff_rdata_n_47),
        .I1(\bus_wide_gen.len_cnt_reg__0 [4]),
        .I2(\bus_wide_gen.len_cnt_reg__0 [5]),
        .I3(\bus_wide_gen.len_cnt_reg__0 [6]),
        .I4(\bus_wide_gen.len_cnt_reg__0 [7]),
        .O(\bus_wide_gen.data_buf[31]_i_9_n_8 ));
  FDRE \bus_wide_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(buff_rdata_n_44),
        .D(buff_rdata_n_42),
        .Q(s_data[0]),
        .R(SR));
  FDRE \bus_wide_gen.data_buf_reg[10] 
       (.C(ap_clk),
        .CE(buff_rdata_n_44),
        .D(buff_rdata_n_32),
        .Q(\bus_wide_gen.data_buf_reg_n_8_[10] ),
        .R(SR));
  FDRE \bus_wide_gen.data_buf_reg[11] 
       (.C(ap_clk),
        .CE(buff_rdata_n_44),
        .D(buff_rdata_n_31),
        .Q(\bus_wide_gen.data_buf_reg_n_8_[11] ),
        .R(SR));
  FDRE \bus_wide_gen.data_buf_reg[12] 
       (.C(ap_clk),
        .CE(buff_rdata_n_44),
        .D(buff_rdata_n_30),
        .Q(\bus_wide_gen.data_buf_reg_n_8_[12] ),
        .R(SR));
  FDRE \bus_wide_gen.data_buf_reg[13] 
       (.C(ap_clk),
        .CE(buff_rdata_n_44),
        .D(buff_rdata_n_29),
        .Q(\bus_wide_gen.data_buf_reg_n_8_[13] ),
        .R(SR));
  FDRE \bus_wide_gen.data_buf_reg[14] 
       (.C(ap_clk),
        .CE(buff_rdata_n_44),
        .D(buff_rdata_n_28),
        .Q(\bus_wide_gen.data_buf_reg_n_8_[14] ),
        .R(SR));
  FDRE \bus_wide_gen.data_buf_reg[15] 
       (.C(ap_clk),
        .CE(buff_rdata_n_44),
        .D(buff_rdata_n_27),
        .Q(\bus_wide_gen.data_buf_reg_n_8_[15] ),
        .R(SR));
  FDRE \bus_wide_gen.data_buf_reg[16] 
       (.C(ap_clk),
        .CE(buff_rdata_n_44),
        .D(buff_rdata_n_26),
        .Q(\bus_wide_gen.data_buf_reg_n_8_[16] ),
        .R(SR));
  FDRE \bus_wide_gen.data_buf_reg[17] 
       (.C(ap_clk),
        .CE(buff_rdata_n_44),
        .D(buff_rdata_n_25),
        .Q(\bus_wide_gen.data_buf_reg_n_8_[17] ),
        .R(SR));
  FDRE \bus_wide_gen.data_buf_reg[18] 
       (.C(ap_clk),
        .CE(buff_rdata_n_44),
        .D(buff_rdata_n_24),
        .Q(\bus_wide_gen.data_buf_reg_n_8_[18] ),
        .R(SR));
  FDRE \bus_wide_gen.data_buf_reg[19] 
       (.C(ap_clk),
        .CE(buff_rdata_n_44),
        .D(buff_rdata_n_23),
        .Q(\bus_wide_gen.data_buf_reg_n_8_[19] ),
        .R(SR));
  FDRE \bus_wide_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(buff_rdata_n_44),
        .D(buff_rdata_n_41),
        .Q(s_data[1]),
        .R(SR));
  FDRE \bus_wide_gen.data_buf_reg[20] 
       (.C(ap_clk),
        .CE(buff_rdata_n_44),
        .D(buff_rdata_n_22),
        .Q(\bus_wide_gen.data_buf_reg_n_8_[20] ),
        .R(SR));
  FDRE \bus_wide_gen.data_buf_reg[21] 
       (.C(ap_clk),
        .CE(buff_rdata_n_44),
        .D(buff_rdata_n_21),
        .Q(\bus_wide_gen.data_buf_reg_n_8_[21] ),
        .R(SR));
  FDRE \bus_wide_gen.data_buf_reg[22] 
       (.C(ap_clk),
        .CE(buff_rdata_n_44),
        .D(buff_rdata_n_20),
        .Q(\bus_wide_gen.data_buf_reg_n_8_[22] ),
        .R(SR));
  FDRE \bus_wide_gen.data_buf_reg[23] 
       (.C(ap_clk),
        .CE(buff_rdata_n_44),
        .D(buff_rdata_n_19),
        .Q(\bus_wide_gen.data_buf_reg_n_8_[23] ),
        .R(SR));
  FDRE \bus_wide_gen.data_buf_reg[24] 
       (.C(ap_clk),
        .CE(buff_rdata_n_44),
        .D(buff_rdata_n_18),
        .Q(\bus_wide_gen.data_buf_reg_n_8_[24] ),
        .R(SR));
  FDRE \bus_wide_gen.data_buf_reg[25] 
       (.C(ap_clk),
        .CE(buff_rdata_n_44),
        .D(buff_rdata_n_17),
        .Q(\bus_wide_gen.data_buf_reg_n_8_[25] ),
        .R(SR));
  FDRE \bus_wide_gen.data_buf_reg[26] 
       (.C(ap_clk),
        .CE(buff_rdata_n_44),
        .D(buff_rdata_n_16),
        .Q(\bus_wide_gen.data_buf_reg_n_8_[26] ),
        .R(SR));
  FDRE \bus_wide_gen.data_buf_reg[27] 
       (.C(ap_clk),
        .CE(buff_rdata_n_44),
        .D(buff_rdata_n_15),
        .Q(\bus_wide_gen.data_buf_reg_n_8_[27] ),
        .R(SR));
  FDRE \bus_wide_gen.data_buf_reg[28] 
       (.C(ap_clk),
        .CE(buff_rdata_n_44),
        .D(buff_rdata_n_14),
        .Q(\bus_wide_gen.data_buf_reg_n_8_[28] ),
        .R(SR));
  FDRE \bus_wide_gen.data_buf_reg[29] 
       (.C(ap_clk),
        .CE(buff_rdata_n_44),
        .D(buff_rdata_n_13),
        .Q(\bus_wide_gen.data_buf_reg_n_8_[29] ),
        .R(SR));
  FDRE \bus_wide_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(buff_rdata_n_44),
        .D(buff_rdata_n_40),
        .Q(s_data[2]),
        .R(SR));
  FDRE \bus_wide_gen.data_buf_reg[30] 
       (.C(ap_clk),
        .CE(buff_rdata_n_44),
        .D(buff_rdata_n_12),
        .Q(\bus_wide_gen.data_buf_reg_n_8_[30] ),
        .R(SR));
  FDRE \bus_wide_gen.data_buf_reg[31] 
       (.C(ap_clk),
        .CE(buff_rdata_n_44),
        .D(buff_rdata_n_11),
        .Q(\bus_wide_gen.data_buf_reg_n_8_[31] ),
        .R(SR));
  FDRE \bus_wide_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(buff_rdata_n_44),
        .D(buff_rdata_n_39),
        .Q(s_data[3]),
        .R(SR));
  FDRE \bus_wide_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(buff_rdata_n_44),
        .D(buff_rdata_n_38),
        .Q(s_data[4]),
        .R(SR));
  FDRE \bus_wide_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(buff_rdata_n_44),
        .D(buff_rdata_n_37),
        .Q(s_data[5]),
        .R(SR));
  FDRE \bus_wide_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(buff_rdata_n_44),
        .D(buff_rdata_n_36),
        .Q(s_data[6]),
        .R(SR));
  FDRE \bus_wide_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(buff_rdata_n_44),
        .D(buff_rdata_n_35),
        .Q(s_data[7]),
        .R(SR));
  FDRE \bus_wide_gen.data_buf_reg[8] 
       (.C(ap_clk),
        .CE(buff_rdata_n_44),
        .D(buff_rdata_n_34),
        .Q(\bus_wide_gen.data_buf_reg_n_8_[8] ),
        .R(SR));
  FDRE \bus_wide_gen.data_buf_reg[9] 
       (.C(ap_clk),
        .CE(buff_rdata_n_44),
        .D(buff_rdata_n_33),
        .Q(\bus_wide_gen.data_buf_reg_n_8_[9] ),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_INPUT_IMAGE_m_axi_fifo \bus_wide_gen.fifo_burst 
       (.CO(first_sect),
        .E(p_15_in),
        .O(\could_multi_bursts.araddr_buf_reg[4]_i_2_n_15 ),
        .Q(burst_pack),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\beat_len_buf_reg[9] ({\beat_len_buf_reg_n_8_[9] ,\beat_len_buf_reg_n_8_[8] ,\beat_len_buf_reg_n_8_[7] ,\beat_len_buf_reg_n_8_[6] ,\beat_len_buf_reg_n_8_[5] ,\beat_len_buf_reg_n_8_[4] ,\beat_len_buf_reg_n_8_[3] ,\beat_len_buf_reg_n_8_[2] ,\beat_len_buf_reg_n_8_[1] ,\beat_len_buf_reg_n_8_[0] }),
        .burst_valid(burst_valid),
        .\bus_wide_gen.len_cnt_reg[1] (buff_rdata_n_47),
        .\bus_wide_gen.len_cnt_reg[2] (buff_rdata_n_45),
        .\bus_wide_gen.len_cnt_reg[3] (\bus_wide_gen.len_cnt_reg__0 [3:0]),
        .\bus_wide_gen.len_cnt_reg[5] (buff_rdata_n_48),
        .\bus_wide_gen.len_cnt_reg[7] (\bus_wide_gen.fifo_burst_n_9 ),
        .\bus_wide_gen.rdata_valid_t_reg (\bus_wide_gen.fifo_burst_n_34 ),
        .\bus_wide_gen.rdata_valid_t_reg_0 (rs_rdata_n_46),
        .\bus_wide_gen.split_cnt_buf_reg[0] (\bus_wide_gen.split_cnt_buf_reg_n_8_[0] ),
        .\bus_wide_gen.split_cnt_buf_reg[1] (\bus_wide_gen.split_cnt_buf_reg_n_8_[1] ),
        .\bus_wide_gen.split_cnt_buf_reg[1]_0 (buff_rdata_n_49),
        .\bus_wide_gen.split_cnt_buf_reg[1]_1 (buff_rdata_n_46),
        .\could_multi_bursts.araddr_buf_reg[31] (\bus_wide_gen.fifo_burst_n_16 ),
        .\could_multi_bursts.loop_cnt_reg[5] (\bus_wide_gen.fifo_burst_n_13 ),
        .\could_multi_bursts.loop_cnt_reg[5]_0 (\could_multi_bursts.loop_cnt_reg__0 ),
        .\could_multi_bursts.sect_handling_reg (\bus_wide_gen.fifo_burst_n_33 ),
        .\could_multi_bursts.sect_handling_reg_0 (\could_multi_bursts.sect_handling_reg_n_8 ),
        .\end_addr_buf_reg[11] ({\end_addr_buf_reg_n_8_[11] ,\end_addr_buf_reg_n_8_[10] ,\end_addr_buf_reg_n_8_[9] ,\end_addr_buf_reg_n_8_[8] ,\end_addr_buf_reg_n_8_[7] ,\end_addr_buf_reg_n_8_[6] ,\end_addr_buf_reg_n_8_[5] ,\end_addr_buf_reg_n_8_[4] ,\end_addr_buf_reg_n_8_[3] ,\end_addr_buf_reg_n_8_[2] }),
        .\end_addr_buf_reg[31] (last_sect),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_rctl_ready(fifo_rctl_ready),
        .fifo_rreq_valid(fifo_rreq_valid),
        .fifo_rreq_valid_buf_reg(fifo_rreq_valid_buf_reg_n_8),
        .in(arlen_tmp),
        .invalid_len_event(invalid_len_event),
        .invalid_len_event_reg(\bus_wide_gen.fifo_burst_n_36 ),
        .last_split(last_split),
        .m_axi_INPUT_IMAGE_ARREADY(m_axi_INPUT_IMAGE_ARREADY),
        .m_axi_INPUT_IMAGE_ARVALID(m_axi_INPUT_IMAGE_ARVALID),
        .next_loop(next_loop),
        .\pout_reg[2]_0 (\bus_wide_gen.fifo_burst_n_35 ),
        .rreq_handling_reg(\bus_wide_gen.fifo_burst_n_14 ),
        .rreq_handling_reg_0(\bus_wide_gen.fifo_burst_n_40 ),
        .rreq_handling_reg_1(rreq_handling_reg_n_8),
        .\sect_addr_buf_reg[0] (\bus_wide_gen.fifo_burst_n_15 ),
        .\sect_addr_buf_reg[1] ({\sect_addr_buf_reg_n_8_[1] ,\sect_addr_buf_reg_n_8_[0] }),
        .\sect_cnt_reg[0] (\bus_wide_gen.fifo_burst_n_39 ),
        .\sect_end_buf_reg[0] (\sect_end_buf_reg_n_8_[0] ),
        .\sect_end_buf_reg[1] (\sect_end_buf_reg_n_8_[1] ),
        .\sect_len_buf_reg[0] (\bus_wide_gen.fifo_burst_n_19 ),
        .\sect_len_buf_reg[1] (\bus_wide_gen.fifo_burst_n_20 ),
        .\sect_len_buf_reg[2] (\bus_wide_gen.fifo_burst_n_21 ),
        .\sect_len_buf_reg[3] (\bus_wide_gen.fifo_burst_n_17 ),
        .\sect_len_buf_reg[3]_0 (\bus_wide_gen.fifo_burst_n_22 ),
        .\sect_len_buf_reg[4] (\bus_wide_gen.fifo_burst_n_23 ),
        .\sect_len_buf_reg[5] (\bus_wide_gen.fifo_burst_n_24 ),
        .\sect_len_buf_reg[6] (\bus_wide_gen.fifo_burst_n_25 ),
        .\sect_len_buf_reg[7] (\bus_wide_gen.fifo_burst_n_26 ),
        .\sect_len_buf_reg[8] (\bus_wide_gen.fifo_burst_n_27 ),
        .\sect_len_buf_reg[9] (\bus_wide_gen.fifo_burst_n_28 ),
        .\sect_len_buf_reg[9]_0 ({\sect_len_buf_reg_n_8_[9] ,\sect_len_buf_reg_n_8_[8] ,\sect_len_buf_reg_n_8_[7] ,\sect_len_buf_reg_n_8_[6] ,\sect_len_buf_reg_n_8_[5] ,\sect_len_buf_reg_n_8_[4] ,\sect_len_buf_reg_n_8_[3] ,\sect_len_buf_reg_n_8_[2] ,\sect_len_buf_reg_n_8_[1] ,\sect_len_buf_reg_n_8_[0] }),
        .\start_addr_buf_reg[11] ({\start_addr_buf_reg_n_8_[11] ,\start_addr_buf_reg_n_8_[10] ,\start_addr_buf_reg_n_8_[9] ,\start_addr_buf_reg_n_8_[8] ,\start_addr_buf_reg_n_8_[7] ,\start_addr_buf_reg_n_8_[6] ,\start_addr_buf_reg_n_8_[5] ,\start_addr_buf_reg_n_8_[4] ,\start_addr_buf_reg_n_8_[3] ,\start_addr_buf_reg_n_8_[2] }));
  LUT1 #(
    .INIT(2'h1)) 
    \bus_wide_gen.len_cnt[0]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_wide_gen.len_cnt[1]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [0]),
        .I1(\bus_wide_gen.len_cnt_reg__0 [1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \bus_wide_gen.len_cnt[2]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [2]),
        .I1(\bus_wide_gen.len_cnt_reg__0 [1]),
        .I2(\bus_wide_gen.len_cnt_reg__0 [0]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \bus_wide_gen.len_cnt[3]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [3]),
        .I1(\bus_wide_gen.len_cnt_reg__0 [0]),
        .I2(\bus_wide_gen.len_cnt_reg__0 [1]),
        .I3(\bus_wide_gen.len_cnt_reg__0 [2]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \bus_wide_gen.len_cnt[4]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [4]),
        .I1(\bus_wide_gen.len_cnt_reg__0 [2]),
        .I2(\bus_wide_gen.len_cnt_reg__0 [1]),
        .I3(\bus_wide_gen.len_cnt_reg__0 [0]),
        .I4(\bus_wide_gen.len_cnt_reg__0 [3]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \bus_wide_gen.len_cnt[5]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [5]),
        .I1(\bus_wide_gen.len_cnt_reg__0 [3]),
        .I2(\bus_wide_gen.len_cnt_reg__0 [0]),
        .I3(\bus_wide_gen.len_cnt_reg__0 [1]),
        .I4(\bus_wide_gen.len_cnt_reg__0 [2]),
        .I5(\bus_wide_gen.len_cnt_reg__0 [4]),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_wide_gen.len_cnt[6]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [6]),
        .I1(\bus_wide_gen.len_cnt[7]_i_4_n_8 ),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \bus_wide_gen.len_cnt[7]_i_3 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [7]),
        .I1(\bus_wide_gen.len_cnt[7]_i_4_n_8 ),
        .I2(\bus_wide_gen.len_cnt_reg__0 [6]),
        .O(p_0_in__0[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \bus_wide_gen.len_cnt[7]_i_4 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [5]),
        .I1(\bus_wide_gen.len_cnt_reg__0 [3]),
        .I2(\bus_wide_gen.len_cnt_reg__0 [0]),
        .I3(\bus_wide_gen.len_cnt_reg__0 [1]),
        .I4(\bus_wide_gen.len_cnt_reg__0 [2]),
        .I5(\bus_wide_gen.len_cnt_reg__0 [4]),
        .O(\bus_wide_gen.len_cnt[7]_i_4_n_8 ));
  FDRE \bus_wide_gen.len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(last_split),
        .D(p_0_in__0[0]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [0]),
        .R(\bus_wide_gen.fifo_burst_n_9 ));
  FDRE \bus_wide_gen.len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(last_split),
        .D(p_0_in__0[1]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [1]),
        .R(\bus_wide_gen.fifo_burst_n_9 ));
  FDRE \bus_wide_gen.len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(last_split),
        .D(p_0_in__0[2]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [2]),
        .R(\bus_wide_gen.fifo_burst_n_9 ));
  FDRE \bus_wide_gen.len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(last_split),
        .D(p_0_in__0[3]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [3]),
        .R(\bus_wide_gen.fifo_burst_n_9 ));
  FDRE \bus_wide_gen.len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(last_split),
        .D(p_0_in__0[4]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [4]),
        .R(\bus_wide_gen.fifo_burst_n_9 ));
  FDRE \bus_wide_gen.len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(last_split),
        .D(p_0_in__0[5]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [5]),
        .R(\bus_wide_gen.fifo_burst_n_9 ));
  FDRE \bus_wide_gen.len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(last_split),
        .D(p_0_in__0[6]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [6]),
        .R(\bus_wide_gen.fifo_burst_n_9 ));
  FDRE \bus_wide_gen.len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(last_split),
        .D(p_0_in__0[7]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [7]),
        .R(\bus_wide_gen.fifo_burst_n_9 ));
  FDRE \bus_wide_gen.rdata_valid_t_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_rdata_n_50),
        .Q(\bus_wide_gen.rdata_valid_t_reg_n_8 ),
        .R(SR));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \bus_wide_gen.split_cnt_buf[0]_i_1 
       (.I0(\bus_wide_gen.split_cnt_buf_reg_n_8_[0] ),
        .I1(buff_rdata_n_44),
        .I2(buff_rdata_n_49),
        .I3(ap_rst_n),
        .I4(last_split),
        .O(\bus_wide_gen.split_cnt_buf[0]_i_1_n_8 ));
  LUT6 #(
    .INIT(64'h00000000E22E0000)) 
    \bus_wide_gen.split_cnt_buf[1]_i_1 
       (.I0(\bus_wide_gen.split_cnt_buf_reg_n_8_[1] ),
        .I1(buff_rdata_n_44),
        .I2(buff_rdata_n_49),
        .I3(buff_rdata_n_46),
        .I4(ap_rst_n),
        .I5(last_split),
        .O(\bus_wide_gen.split_cnt_buf[1]_i_1_n_8 ));
  FDRE \bus_wide_gen.split_cnt_buf_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.split_cnt_buf[0]_i_1_n_8 ),
        .Q(\bus_wide_gen.split_cnt_buf_reg_n_8_[0] ),
        .R(1'b0));
  FDRE \bus_wide_gen.split_cnt_buf_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.split_cnt_buf[1]_i_1_n_8 ),
        .Q(\bus_wide_gen.split_cnt_buf_reg_n_8_[1] ),
        .R(1'b0));
  FDRE \could_multi_bursts.ARVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_9),
        .Q(m_axi_INPUT_IMAGE_ARVALID),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[10]_i_1 
       (.I0(\sect_addr_buf_reg_n_8_[10] ),
        .I1(\bus_wide_gen.fifo_burst_n_16 ),
        .I2(\could_multi_bursts.araddr_buf_reg[12]_i_2_n_14 ),
        .O(araddr_tmp[10]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[11]_i_1 
       (.I0(\sect_addr_buf_reg_n_8_[11] ),
        .I1(\bus_wide_gen.fifo_burst_n_16 ),
        .I2(\could_multi_bursts.araddr_buf_reg[12]_i_2_n_13 ),
        .O(araddr_tmp[11]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[12]_i_1 
       (.I0(\sect_addr_buf_reg_n_8_[12] ),
        .I1(\bus_wide_gen.fifo_burst_n_16 ),
        .I2(\could_multi_bursts.araddr_buf_reg[12]_i_2_n_12 ),
        .O(araddr_tmp[12]));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[12]_i_3 
       (.I0(m_axi_INPUT_IMAGE_ARADDR[10]),
        .O(\could_multi_bursts.araddr_buf[12]_i_3_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[12]_i_4 
       (.I0(m_axi_INPUT_IMAGE_ARADDR[9]),
        .O(\could_multi_bursts.araddr_buf[12]_i_4_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[12]_i_5 
       (.I0(m_axi_INPUT_IMAGE_ARADDR[8]),
        .O(\could_multi_bursts.araddr_buf[12]_i_5_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[12]_i_6 
       (.I0(m_axi_INPUT_IMAGE_ARADDR[7]),
        .O(\could_multi_bursts.araddr_buf[12]_i_6_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[13]_i_1 
       (.I0(\sect_addr_buf_reg_n_8_[13] ),
        .I1(\bus_wide_gen.fifo_burst_n_16 ),
        .I2(\could_multi_bursts.araddr_buf_reg[16]_i_2_n_15 ),
        .O(araddr_tmp[13]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[14]_i_1 
       (.I0(\sect_addr_buf_reg_n_8_[14] ),
        .I1(\bus_wide_gen.fifo_burst_n_16 ),
        .I2(\could_multi_bursts.araddr_buf_reg[16]_i_2_n_14 ),
        .O(araddr_tmp[14]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[15]_i_1 
       (.I0(\sect_addr_buf_reg_n_8_[15] ),
        .I1(\bus_wide_gen.fifo_burst_n_16 ),
        .I2(\could_multi_bursts.araddr_buf_reg[16]_i_2_n_13 ),
        .O(araddr_tmp[15]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[16]_i_1 
       (.I0(\sect_addr_buf_reg_n_8_[16] ),
        .I1(\bus_wide_gen.fifo_burst_n_16 ),
        .I2(\could_multi_bursts.araddr_buf_reg[16]_i_2_n_12 ),
        .O(araddr_tmp[16]));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[16]_i_3 
       (.I0(m_axi_INPUT_IMAGE_ARADDR[14]),
        .O(\could_multi_bursts.araddr_buf[16]_i_3_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[16]_i_4 
       (.I0(m_axi_INPUT_IMAGE_ARADDR[13]),
        .O(\could_multi_bursts.araddr_buf[16]_i_4_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[16]_i_5 
       (.I0(m_axi_INPUT_IMAGE_ARADDR[12]),
        .O(\could_multi_bursts.araddr_buf[16]_i_5_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[16]_i_6 
       (.I0(m_axi_INPUT_IMAGE_ARADDR[11]),
        .O(\could_multi_bursts.araddr_buf[16]_i_6_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[17]_i_1 
       (.I0(\sect_addr_buf_reg_n_8_[17] ),
        .I1(\bus_wide_gen.fifo_burst_n_16 ),
        .I2(\could_multi_bursts.araddr_buf_reg[20]_i_2_n_15 ),
        .O(araddr_tmp[17]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[18]_i_1 
       (.I0(\sect_addr_buf_reg_n_8_[18] ),
        .I1(\bus_wide_gen.fifo_burst_n_16 ),
        .I2(\could_multi_bursts.araddr_buf_reg[20]_i_2_n_14 ),
        .O(araddr_tmp[18]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[19]_i_1 
       (.I0(\sect_addr_buf_reg_n_8_[19] ),
        .I1(\bus_wide_gen.fifo_burst_n_16 ),
        .I2(\could_multi_bursts.araddr_buf_reg[20]_i_2_n_13 ),
        .O(araddr_tmp[19]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[20]_i_1 
       (.I0(\sect_addr_buf_reg_n_8_[20] ),
        .I1(\bus_wide_gen.fifo_burst_n_16 ),
        .I2(\could_multi_bursts.araddr_buf_reg[20]_i_2_n_12 ),
        .O(araddr_tmp[20]));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[20]_i_3 
       (.I0(m_axi_INPUT_IMAGE_ARADDR[18]),
        .O(\could_multi_bursts.araddr_buf[20]_i_3_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[20]_i_4 
       (.I0(m_axi_INPUT_IMAGE_ARADDR[17]),
        .O(\could_multi_bursts.araddr_buf[20]_i_4_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[20]_i_5 
       (.I0(m_axi_INPUT_IMAGE_ARADDR[16]),
        .O(\could_multi_bursts.araddr_buf[20]_i_5_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[20]_i_6 
       (.I0(m_axi_INPUT_IMAGE_ARADDR[15]),
        .O(\could_multi_bursts.araddr_buf[20]_i_6_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[21]_i_1 
       (.I0(\sect_addr_buf_reg_n_8_[21] ),
        .I1(\bus_wide_gen.fifo_burst_n_16 ),
        .I2(\could_multi_bursts.araddr_buf_reg[24]_i_2_n_15 ),
        .O(araddr_tmp[21]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[22]_i_1 
       (.I0(\sect_addr_buf_reg_n_8_[22] ),
        .I1(\bus_wide_gen.fifo_burst_n_16 ),
        .I2(\could_multi_bursts.araddr_buf_reg[24]_i_2_n_14 ),
        .O(araddr_tmp[22]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[23]_i_1 
       (.I0(\sect_addr_buf_reg_n_8_[23] ),
        .I1(\bus_wide_gen.fifo_burst_n_16 ),
        .I2(\could_multi_bursts.araddr_buf_reg[24]_i_2_n_13 ),
        .O(araddr_tmp[23]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[24]_i_1 
       (.I0(\sect_addr_buf_reg_n_8_[24] ),
        .I1(\bus_wide_gen.fifo_burst_n_16 ),
        .I2(\could_multi_bursts.araddr_buf_reg[24]_i_2_n_12 ),
        .O(araddr_tmp[24]));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[24]_i_3 
       (.I0(m_axi_INPUT_IMAGE_ARADDR[22]),
        .O(\could_multi_bursts.araddr_buf[24]_i_3_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[24]_i_4 
       (.I0(m_axi_INPUT_IMAGE_ARADDR[21]),
        .O(\could_multi_bursts.araddr_buf[24]_i_4_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[24]_i_5 
       (.I0(m_axi_INPUT_IMAGE_ARADDR[20]),
        .O(\could_multi_bursts.araddr_buf[24]_i_5_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[24]_i_6 
       (.I0(m_axi_INPUT_IMAGE_ARADDR[19]),
        .O(\could_multi_bursts.araddr_buf[24]_i_6_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[25]_i_1 
       (.I0(\sect_addr_buf_reg_n_8_[25] ),
        .I1(\bus_wide_gen.fifo_burst_n_16 ),
        .I2(\could_multi_bursts.araddr_buf_reg[28]_i_2_n_15 ),
        .O(araddr_tmp[25]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[26]_i_1 
       (.I0(\sect_addr_buf_reg_n_8_[26] ),
        .I1(\bus_wide_gen.fifo_burst_n_16 ),
        .I2(\could_multi_bursts.araddr_buf_reg[28]_i_2_n_14 ),
        .O(araddr_tmp[26]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[27]_i_1 
       (.I0(\sect_addr_buf_reg_n_8_[27] ),
        .I1(\bus_wide_gen.fifo_burst_n_16 ),
        .I2(\could_multi_bursts.araddr_buf_reg[28]_i_2_n_13 ),
        .O(araddr_tmp[27]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[28]_i_1 
       (.I0(\sect_addr_buf_reg_n_8_[28] ),
        .I1(\bus_wide_gen.fifo_burst_n_16 ),
        .I2(\could_multi_bursts.araddr_buf_reg[28]_i_2_n_12 ),
        .O(araddr_tmp[28]));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[28]_i_3 
       (.I0(m_axi_INPUT_IMAGE_ARADDR[26]),
        .O(\could_multi_bursts.araddr_buf[28]_i_3_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[28]_i_4 
       (.I0(m_axi_INPUT_IMAGE_ARADDR[25]),
        .O(\could_multi_bursts.araddr_buf[28]_i_4_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[28]_i_5 
       (.I0(m_axi_INPUT_IMAGE_ARADDR[24]),
        .O(\could_multi_bursts.araddr_buf[28]_i_5_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[28]_i_6 
       (.I0(m_axi_INPUT_IMAGE_ARADDR[23]),
        .O(\could_multi_bursts.araddr_buf[28]_i_6_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[29]_i_1 
       (.I0(\sect_addr_buf_reg_n_8_[29] ),
        .I1(\bus_wide_gen.fifo_burst_n_16 ),
        .I2(\could_multi_bursts.araddr_buf_reg[31]_i_4_n_15 ),
        .O(araddr_tmp[29]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[2]_i_1 
       (.I0(\sect_addr_buf_reg_n_8_[2] ),
        .I1(\bus_wide_gen.fifo_burst_n_16 ),
        .I2(\could_multi_bursts.araddr_buf_reg[4]_i_2_n_14 ),
        .O(araddr_tmp[2]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[30]_i_1 
       (.I0(\sect_addr_buf_reg_n_8_[30] ),
        .I1(\bus_wide_gen.fifo_burst_n_16 ),
        .I2(\could_multi_bursts.araddr_buf_reg[31]_i_4_n_14 ),
        .O(araddr_tmp[30]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[31]_i_2 
       (.I0(\sect_addr_buf_reg_n_8_[31] ),
        .I1(\bus_wide_gen.fifo_burst_n_16 ),
        .I2(\could_multi_bursts.araddr_buf_reg[31]_i_4_n_13 ),
        .O(araddr_tmp[31]));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[31]_i_5 
       (.I0(m_axi_INPUT_IMAGE_ARADDR[29]),
        .O(\could_multi_bursts.araddr_buf[31]_i_5_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[31]_i_6 
       (.I0(m_axi_INPUT_IMAGE_ARADDR[28]),
        .O(\could_multi_bursts.araddr_buf[31]_i_6_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[31]_i_7 
       (.I0(m_axi_INPUT_IMAGE_ARADDR[27]),
        .O(\could_multi_bursts.araddr_buf[31]_i_7_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[3]_i_1 
       (.I0(\sect_addr_buf_reg_n_8_[3] ),
        .I1(\bus_wide_gen.fifo_burst_n_16 ),
        .I2(\could_multi_bursts.araddr_buf_reg[4]_i_2_n_13 ),
        .O(araddr_tmp[3]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[4]_i_1 
       (.I0(\sect_addr_buf_reg_n_8_[4] ),
        .I1(\bus_wide_gen.fifo_burst_n_16 ),
        .I2(\could_multi_bursts.araddr_buf_reg[4]_i_2_n_12 ),
        .O(araddr_tmp[4]));
  LUT4 #(
    .INIT(16'h956A)) 
    \could_multi_bursts.araddr_buf[4]_i_3 
       (.I0(m_axi_INPUT_IMAGE_ARADDR[2]),
        .I1(\m_axi_INPUT_IMAGE_ARLEN[3] [0]),
        .I2(\m_axi_INPUT_IMAGE_ARLEN[3] [1]),
        .I3(\m_axi_INPUT_IMAGE_ARLEN[3] [2]),
        .O(\could_multi_bursts.araddr_buf[4]_i_3_n_8 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.araddr_buf[4]_i_4 
       (.I0(m_axi_INPUT_IMAGE_ARADDR[1]),
        .I1(\m_axi_INPUT_IMAGE_ARLEN[3] [1]),
        .I2(\m_axi_INPUT_IMAGE_ARLEN[3] [0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_4_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.araddr_buf[4]_i_5 
       (.I0(m_axi_INPUT_IMAGE_ARADDR[0]),
        .I1(\m_axi_INPUT_IMAGE_ARLEN[3] [0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_5_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[5]_i_1 
       (.I0(\sect_addr_buf_reg_n_8_[5] ),
        .I1(\bus_wide_gen.fifo_burst_n_16 ),
        .I2(\could_multi_bursts.araddr_buf_reg[8]_i_2_n_15 ),
        .O(araddr_tmp[5]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[6]_i_1 
       (.I0(\sect_addr_buf_reg_n_8_[6] ),
        .I1(\bus_wide_gen.fifo_burst_n_16 ),
        .I2(\could_multi_bursts.araddr_buf_reg[8]_i_2_n_14 ),
        .O(araddr_tmp[6]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[7]_i_1 
       (.I0(\sect_addr_buf_reg_n_8_[7] ),
        .I1(\bus_wide_gen.fifo_burst_n_16 ),
        .I2(\could_multi_bursts.araddr_buf_reg[8]_i_2_n_13 ),
        .O(araddr_tmp[7]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[8]_i_1 
       (.I0(\sect_addr_buf_reg_n_8_[8] ),
        .I1(\bus_wide_gen.fifo_burst_n_16 ),
        .I2(\could_multi_bursts.araddr_buf_reg[8]_i_2_n_12 ),
        .O(araddr_tmp[8]));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[8]_i_3 
       (.I0(m_axi_INPUT_IMAGE_ARADDR[6]),
        .O(\could_multi_bursts.araddr_buf[8]_i_3_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[8]_i_4 
       (.I0(m_axi_INPUT_IMAGE_ARADDR[5]),
        .O(\could_multi_bursts.araddr_buf[8]_i_4_n_8 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.araddr_buf[8]_i_5 
       (.I0(m_axi_INPUT_IMAGE_ARADDR[4]),
        .I1(\m_axi_INPUT_IMAGE_ARLEN[3] [2]),
        .I2(\m_axi_INPUT_IMAGE_ARLEN[3] [1]),
        .I3(\m_axi_INPUT_IMAGE_ARLEN[3] [0]),
        .I4(\m_axi_INPUT_IMAGE_ARLEN[3] [3]),
        .O(\could_multi_bursts.araddr_buf[8]_i_5_n_8 ));
  LUT5 #(
    .INIT(32'h95556AAA)) 
    \could_multi_bursts.araddr_buf[8]_i_6 
       (.I0(m_axi_INPUT_IMAGE_ARADDR[3]),
        .I1(\m_axi_INPUT_IMAGE_ARLEN[3] [2]),
        .I2(\m_axi_INPUT_IMAGE_ARLEN[3] [1]),
        .I3(\m_axi_INPUT_IMAGE_ARLEN[3] [0]),
        .I4(\m_axi_INPUT_IMAGE_ARLEN[3] [3]),
        .O(\could_multi_bursts.araddr_buf[8]_i_6_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[9]_i_1 
       (.I0(\sect_addr_buf_reg_n_8_[9] ),
        .I1(\bus_wide_gen.fifo_burst_n_16 ),
        .I2(\could_multi_bursts.araddr_buf_reg[12]_i_2_n_15 ),
        .O(araddr_tmp[9]));
  FDRE \could_multi_bursts.araddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(araddr_tmp[10]),
        .Q(m_axi_INPUT_IMAGE_ARADDR[8]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(araddr_tmp[11]),
        .Q(m_axi_INPUT_IMAGE_ARADDR[9]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(araddr_tmp[12]),
        .Q(m_axi_INPUT_IMAGE_ARADDR[10]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[12]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[8]_i_2_n_8 ),
        .CO({\could_multi_bursts.araddr_buf_reg[12]_i_2_n_8 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_9 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_10 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m_axi_INPUT_IMAGE_ARADDR[8:7]}),
        .O({\could_multi_bursts.araddr_buf_reg[12]_i_2_n_12 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_13 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_14 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_15 }),
        .S({\could_multi_bursts.araddr_buf[12]_i_3_n_8 ,\could_multi_bursts.araddr_buf[12]_i_4_n_8 ,\could_multi_bursts.araddr_buf[12]_i_5_n_8 ,\could_multi_bursts.araddr_buf[12]_i_6_n_8 }));
  FDRE \could_multi_bursts.araddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(araddr_tmp[13]),
        .Q(m_axi_INPUT_IMAGE_ARADDR[11]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(araddr_tmp[14]),
        .Q(m_axi_INPUT_IMAGE_ARADDR[12]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(araddr_tmp[15]),
        .Q(m_axi_INPUT_IMAGE_ARADDR[13]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(araddr_tmp[16]),
        .Q(m_axi_INPUT_IMAGE_ARADDR[14]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[16]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[12]_i_2_n_8 ),
        .CO({\could_multi_bursts.araddr_buf_reg[16]_i_2_n_8 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_9 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_10 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.araddr_buf_reg[16]_i_2_n_12 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_13 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_14 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_15 }),
        .S({\could_multi_bursts.araddr_buf[16]_i_3_n_8 ,\could_multi_bursts.araddr_buf[16]_i_4_n_8 ,\could_multi_bursts.araddr_buf[16]_i_5_n_8 ,\could_multi_bursts.araddr_buf[16]_i_6_n_8 }));
  FDRE \could_multi_bursts.araddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(araddr_tmp[17]),
        .Q(m_axi_INPUT_IMAGE_ARADDR[15]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(araddr_tmp[18]),
        .Q(m_axi_INPUT_IMAGE_ARADDR[16]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(araddr_tmp[19]),
        .Q(m_axi_INPUT_IMAGE_ARADDR[17]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(araddr_tmp[20]),
        .Q(m_axi_INPUT_IMAGE_ARADDR[18]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[20]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[16]_i_2_n_8 ),
        .CO({\could_multi_bursts.araddr_buf_reg[20]_i_2_n_8 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_9 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_10 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.araddr_buf_reg[20]_i_2_n_12 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_13 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_14 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_15 }),
        .S({\could_multi_bursts.araddr_buf[20]_i_3_n_8 ,\could_multi_bursts.araddr_buf[20]_i_4_n_8 ,\could_multi_bursts.araddr_buf[20]_i_5_n_8 ,\could_multi_bursts.araddr_buf[20]_i_6_n_8 }));
  FDRE \could_multi_bursts.araddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(araddr_tmp[21]),
        .Q(m_axi_INPUT_IMAGE_ARADDR[19]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(araddr_tmp[22]),
        .Q(m_axi_INPUT_IMAGE_ARADDR[20]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(araddr_tmp[23]),
        .Q(m_axi_INPUT_IMAGE_ARADDR[21]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(araddr_tmp[24]),
        .Q(m_axi_INPUT_IMAGE_ARADDR[22]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[24]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[20]_i_2_n_8 ),
        .CO({\could_multi_bursts.araddr_buf_reg[24]_i_2_n_8 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_9 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_10 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.araddr_buf_reg[24]_i_2_n_12 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_13 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_14 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_15 }),
        .S({\could_multi_bursts.araddr_buf[24]_i_3_n_8 ,\could_multi_bursts.araddr_buf[24]_i_4_n_8 ,\could_multi_bursts.araddr_buf[24]_i_5_n_8 ,\could_multi_bursts.araddr_buf[24]_i_6_n_8 }));
  FDRE \could_multi_bursts.araddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(araddr_tmp[25]),
        .Q(m_axi_INPUT_IMAGE_ARADDR[23]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(araddr_tmp[26]),
        .Q(m_axi_INPUT_IMAGE_ARADDR[24]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(araddr_tmp[27]),
        .Q(m_axi_INPUT_IMAGE_ARADDR[25]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(araddr_tmp[28]),
        .Q(m_axi_INPUT_IMAGE_ARADDR[26]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[28]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[24]_i_2_n_8 ),
        .CO({\could_multi_bursts.araddr_buf_reg[28]_i_2_n_8 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_9 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_10 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.araddr_buf_reg[28]_i_2_n_12 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_13 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_14 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_15 }),
        .S({\could_multi_bursts.araddr_buf[28]_i_3_n_8 ,\could_multi_bursts.araddr_buf[28]_i_4_n_8 ,\could_multi_bursts.araddr_buf[28]_i_5_n_8 ,\could_multi_bursts.araddr_buf[28]_i_6_n_8 }));
  FDRE \could_multi_bursts.araddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(araddr_tmp[29]),
        .Q(m_axi_INPUT_IMAGE_ARADDR[27]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(araddr_tmp[2]),
        .Q(m_axi_INPUT_IMAGE_ARADDR[0]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(araddr_tmp[30]),
        .Q(m_axi_INPUT_IMAGE_ARADDR[28]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(araddr_tmp[31]),
        .Q(m_axi_INPUT_IMAGE_ARADDR[29]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[31]_i_4 
       (.CI(\could_multi_bursts.araddr_buf_reg[28]_i_2_n_8 ),
        .CO({\NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_CO_UNCONNECTED [3:2],\could_multi_bursts.araddr_buf_reg[31]_i_4_n_10 ,\could_multi_bursts.araddr_buf_reg[31]_i_4_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_O_UNCONNECTED [3],\could_multi_bursts.araddr_buf_reg[31]_i_4_n_13 ,\could_multi_bursts.araddr_buf_reg[31]_i_4_n_14 ,\could_multi_bursts.araddr_buf_reg[31]_i_4_n_15 }),
        .S({1'b0,\could_multi_bursts.araddr_buf[31]_i_5_n_8 ,\could_multi_bursts.araddr_buf[31]_i_6_n_8 ,\could_multi_bursts.araddr_buf[31]_i_7_n_8 }));
  FDRE \could_multi_bursts.araddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(araddr_tmp[3]),
        .Q(m_axi_INPUT_IMAGE_ARADDR[1]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(araddr_tmp[4]),
        .Q(m_axi_INPUT_IMAGE_ARADDR[2]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\could_multi_bursts.araddr_buf_reg[4]_i_2_n_8 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_9 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_10 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_11 }),
        .CYINIT(1'b0),
        .DI({m_axi_INPUT_IMAGE_ARADDR[2:0],1'b0}),
        .O({\could_multi_bursts.araddr_buf_reg[4]_i_2_n_12 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_13 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_14 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_15 }),
        .S({\could_multi_bursts.araddr_buf[4]_i_3_n_8 ,\could_multi_bursts.araddr_buf[4]_i_4_n_8 ,\could_multi_bursts.araddr_buf[4]_i_5_n_8 ,1'b0}));
  FDRE \could_multi_bursts.araddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(araddr_tmp[5]),
        .Q(m_axi_INPUT_IMAGE_ARADDR[3]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(araddr_tmp[6]),
        .Q(m_axi_INPUT_IMAGE_ARADDR[4]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(araddr_tmp[7]),
        .Q(m_axi_INPUT_IMAGE_ARADDR[5]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(araddr_tmp[8]),
        .Q(m_axi_INPUT_IMAGE_ARADDR[6]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[8]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[4]_i_2_n_8 ),
        .CO({\could_multi_bursts.araddr_buf_reg[8]_i_2_n_8 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_9 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_10 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_11 }),
        .CYINIT(1'b0),
        .DI(m_axi_INPUT_IMAGE_ARADDR[6:3]),
        .O({\could_multi_bursts.araddr_buf_reg[8]_i_2_n_12 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_13 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_14 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_15 }),
        .S({\could_multi_bursts.araddr_buf[8]_i_3_n_8 ,\could_multi_bursts.araddr_buf[8]_i_4_n_8 ,\could_multi_bursts.araddr_buf[8]_i_5_n_8 ,\could_multi_bursts.araddr_buf[8]_i_6_n_8 }));
  FDRE \could_multi_bursts.araddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(araddr_tmp[9]),
        .Q(m_axi_INPUT_IMAGE_ARADDR[7]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(arlen_tmp[0]),
        .Q(\m_axi_INPUT_IMAGE_ARLEN[3] [0]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(arlen_tmp[1]),
        .Q(\m_axi_INPUT_IMAGE_ARLEN[3] [1]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(arlen_tmp[2]),
        .Q(\m_axi_INPUT_IMAGE_ARLEN[3] [2]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(arlen_tmp[3]),
        .Q(\m_axi_INPUT_IMAGE_ARLEN[3] [3]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .O(p_0_in_33[0]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .O(p_0_in_33[1]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \could_multi_bursts.loop_cnt[2]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .O(p_0_in_33[2]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \could_multi_bursts.loop_cnt[3]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .O(p_0_in_33[3]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.loop_cnt[4]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I4(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .O(p_0_in_33[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \could_multi_bursts.loop_cnt[5]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [5]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I4(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I5(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .O(p_0_in_33[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(p_0_in_33[0]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .R(\bus_wide_gen.fifo_burst_n_13 ));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(p_0_in_33[1]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .R(\bus_wide_gen.fifo_burst_n_13 ));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(p_0_in_33[2]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .R(\bus_wide_gen.fifo_burst_n_13 ));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(p_0_in_33[3]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .R(\bus_wide_gen.fifo_burst_n_13 ));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(p_0_in_33[4]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .R(\bus_wide_gen.fifo_burst_n_13 ));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(p_0_in_33[5]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [5]),
        .R(\bus_wide_gen.fifo_burst_n_13 ));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_33 ),
        .Q(\could_multi_bursts.sect_handling_reg_n_8 ),
        .R(SR));
  FDRE \end_addr_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry_n_15),
        .Q(\end_addr_buf_reg_n_8_[0] ),
        .R(SR));
  FDRE \end_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__1_n_13),
        .Q(\end_addr_buf_reg_n_8_[10] ),
        .R(SR));
  FDRE \end_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__1_n_12),
        .Q(\end_addr_buf_reg_n_8_[11] ),
        .R(SR));
  FDRE \end_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__2_n_15),
        .Q(\end_addr_buf_reg_n_8_[12] ),
        .R(SR));
  FDRE \end_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__2_n_14),
        .Q(\end_addr_buf_reg_n_8_[13] ),
        .R(SR));
  FDRE \end_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__2_n_13),
        .Q(\end_addr_buf_reg_n_8_[14] ),
        .R(SR));
  FDRE \end_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__2_n_12),
        .Q(\end_addr_buf_reg_n_8_[15] ),
        .R(SR));
  FDRE \end_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__3_n_15),
        .Q(\end_addr_buf_reg_n_8_[16] ),
        .R(SR));
  FDRE \end_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__3_n_14),
        .Q(\end_addr_buf_reg_n_8_[17] ),
        .R(SR));
  FDRE \end_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__3_n_13),
        .Q(\end_addr_buf_reg_n_8_[18] ),
        .R(SR));
  FDRE \end_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__3_n_12),
        .Q(\end_addr_buf_reg_n_8_[19] ),
        .R(SR));
  FDRE \end_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry_n_14),
        .Q(\end_addr_buf_reg_n_8_[1] ),
        .R(SR));
  FDRE \end_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__4_n_15),
        .Q(\end_addr_buf_reg_n_8_[20] ),
        .R(SR));
  FDRE \end_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__4_n_14),
        .Q(\end_addr_buf_reg_n_8_[21] ),
        .R(SR));
  FDRE \end_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__4_n_13),
        .Q(\end_addr_buf_reg_n_8_[22] ),
        .R(SR));
  FDRE \end_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__4_n_12),
        .Q(\end_addr_buf_reg_n_8_[23] ),
        .R(SR));
  FDRE \end_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__5_n_15),
        .Q(\end_addr_buf_reg_n_8_[24] ),
        .R(SR));
  FDRE \end_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__5_n_14),
        .Q(\end_addr_buf_reg_n_8_[25] ),
        .R(SR));
  FDRE \end_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__5_n_13),
        .Q(\end_addr_buf_reg_n_8_[26] ),
        .R(SR));
  FDRE \end_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__5_n_12),
        .Q(\end_addr_buf_reg_n_8_[27] ),
        .R(SR));
  FDRE \end_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__6_n_15),
        .Q(\end_addr_buf_reg_n_8_[28] ),
        .R(SR));
  FDRE \end_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__6_n_14),
        .Q(\end_addr_buf_reg_n_8_[29] ),
        .R(SR));
  FDRE \end_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry_n_13),
        .Q(\end_addr_buf_reg_n_8_[2] ),
        .R(SR));
  FDRE \end_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__6_n_13),
        .Q(\end_addr_buf_reg_n_8_[30] ),
        .R(SR));
  FDRE \end_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__6_n_12),
        .Q(\end_addr_buf_reg_n_8_[31] ),
        .R(SR));
  FDRE \end_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry_n_12),
        .Q(\end_addr_buf_reg_n_8_[3] ),
        .R(SR));
  FDRE \end_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__0_n_15),
        .Q(\end_addr_buf_reg_n_8_[4] ),
        .R(SR));
  FDRE \end_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__0_n_14),
        .Q(\end_addr_buf_reg_n_8_[5] ),
        .R(SR));
  FDRE \end_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__0_n_13),
        .Q(\end_addr_buf_reg_n_8_[6] ),
        .R(SR));
  FDRE \end_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__0_n_12),
        .Q(\end_addr_buf_reg_n_8_[7] ),
        .R(SR));
  FDRE \end_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__1_n_15),
        .Q(\end_addr_buf_reg_n_8_[8] ),
        .R(SR));
  FDRE \end_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__1_n_14),
        .Q(\end_addr_buf_reg_n_8_[9] ),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry
       (.CI(1'b0),
        .CO({end_addr_carry_n_8,end_addr_carry_n_9,end_addr_carry_n_10,end_addr_carry_n_11}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_8_[3] ,\start_addr_reg_n_8_[2] ,\start_addr_reg_n_8_[1] ,\start_addr_reg_n_8_[0] }),
        .O({end_addr_carry_n_12,end_addr_carry_n_13,end_addr_carry_n_14,end_addr_carry_n_15}),
        .S({end_addr_carry_i_1_n_8,end_addr_carry_i_2_n_8,end_addr_carry_i_3_n_8,end_addr_carry_i_4_n_8}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__0
       (.CI(end_addr_carry_n_8),
        .CO({end_addr_carry__0_n_8,end_addr_carry__0_n_9,end_addr_carry__0_n_10,end_addr_carry__0_n_11}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_8_[7] ,\start_addr_reg_n_8_[6] ,\start_addr_reg_n_8_[5] ,\start_addr_reg_n_8_[4] }),
        .O({end_addr_carry__0_n_12,end_addr_carry__0_n_13,end_addr_carry__0_n_14,end_addr_carry__0_n_15}),
        .S({end_addr_carry__0_i_1_n_8,end_addr_carry__0_i_2_n_8,end_addr_carry__0_i_3_n_8,end_addr_carry__0_i_4_n_8}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_1
       (.I0(\start_addr_reg_n_8_[7] ),
        .I1(\align_len_reg_n_8_[31] ),
        .O(end_addr_carry__0_i_1_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_2
       (.I0(\start_addr_reg_n_8_[6] ),
        .I1(\align_len_reg_n_8_[31] ),
        .O(end_addr_carry__0_i_2_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_3
       (.I0(\start_addr_reg_n_8_[5] ),
        .I1(\align_len_reg_n_8_[5] ),
        .O(end_addr_carry__0_i_3_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_4
       (.I0(\start_addr_reg_n_8_[4] ),
        .I1(\align_len_reg_n_8_[4] ),
        .O(end_addr_carry__0_i_4_n_8));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__1
       (.CI(end_addr_carry__0_n_8),
        .CO({end_addr_carry__1_n_8,end_addr_carry__1_n_9,end_addr_carry__1_n_10,end_addr_carry__1_n_11}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_8_[11] ,\start_addr_reg_n_8_[10] ,\start_addr_reg_n_8_[9] ,\start_addr_reg_n_8_[8] }),
        .O({end_addr_carry__1_n_12,end_addr_carry__1_n_13,end_addr_carry__1_n_14,end_addr_carry__1_n_15}),
        .S({end_addr_carry__1_i_1_n_8,end_addr_carry__1_i_2_n_8,end_addr_carry__1_i_3_n_8,end_addr_carry__1_i_4_n_8}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_1
       (.I0(\start_addr_reg_n_8_[11] ),
        .I1(\align_len_reg_n_8_[31] ),
        .O(end_addr_carry__1_i_1_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_2
       (.I0(\start_addr_reg_n_8_[10] ),
        .I1(\align_len_reg_n_8_[31] ),
        .O(end_addr_carry__1_i_2_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_3
       (.I0(\start_addr_reg_n_8_[9] ),
        .I1(\align_len_reg_n_8_[31] ),
        .O(end_addr_carry__1_i_3_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_4
       (.I0(\start_addr_reg_n_8_[8] ),
        .I1(\align_len_reg_n_8_[31] ),
        .O(end_addr_carry__1_i_4_n_8));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__2
       (.CI(end_addr_carry__1_n_8),
        .CO({end_addr_carry__2_n_8,end_addr_carry__2_n_9,end_addr_carry__2_n_10,end_addr_carry__2_n_11}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_8_[15] ,\start_addr_reg_n_8_[14] ,\start_addr_reg_n_8_[13] ,\start_addr_reg_n_8_[12] }),
        .O({end_addr_carry__2_n_12,end_addr_carry__2_n_13,end_addr_carry__2_n_14,end_addr_carry__2_n_15}),
        .S({end_addr_carry__2_i_1_n_8,end_addr_carry__2_i_2_n_8,end_addr_carry__2_i_3_n_8,end_addr_carry__2_i_4_n_8}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_1
       (.I0(\start_addr_reg_n_8_[15] ),
        .I1(\align_len_reg_n_8_[31] ),
        .O(end_addr_carry__2_i_1_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_2
       (.I0(\start_addr_reg_n_8_[14] ),
        .I1(\align_len_reg_n_8_[31] ),
        .O(end_addr_carry__2_i_2_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_3
       (.I0(\start_addr_reg_n_8_[13] ),
        .I1(\align_len_reg_n_8_[31] ),
        .O(end_addr_carry__2_i_3_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_4
       (.I0(\start_addr_reg_n_8_[12] ),
        .I1(\align_len_reg_n_8_[31] ),
        .O(end_addr_carry__2_i_4_n_8));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__3
       (.CI(end_addr_carry__2_n_8),
        .CO({end_addr_carry__3_n_8,end_addr_carry__3_n_9,end_addr_carry__3_n_10,end_addr_carry__3_n_11}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_8_[19] ,\start_addr_reg_n_8_[18] ,\start_addr_reg_n_8_[17] ,\start_addr_reg_n_8_[16] }),
        .O({end_addr_carry__3_n_12,end_addr_carry__3_n_13,end_addr_carry__3_n_14,end_addr_carry__3_n_15}),
        .S({end_addr_carry__3_i_1_n_8,end_addr_carry__3_i_2_n_8,end_addr_carry__3_i_3_n_8,end_addr_carry__3_i_4_n_8}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_1
       (.I0(\start_addr_reg_n_8_[19] ),
        .I1(\align_len_reg_n_8_[31] ),
        .O(end_addr_carry__3_i_1_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_2
       (.I0(\start_addr_reg_n_8_[18] ),
        .I1(\align_len_reg_n_8_[31] ),
        .O(end_addr_carry__3_i_2_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_3
       (.I0(\start_addr_reg_n_8_[17] ),
        .I1(\align_len_reg_n_8_[31] ),
        .O(end_addr_carry__3_i_3_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_4
       (.I0(\start_addr_reg_n_8_[16] ),
        .I1(\align_len_reg_n_8_[31] ),
        .O(end_addr_carry__3_i_4_n_8));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__4
       (.CI(end_addr_carry__3_n_8),
        .CO({end_addr_carry__4_n_8,end_addr_carry__4_n_9,end_addr_carry__4_n_10,end_addr_carry__4_n_11}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_8_[23] ,\start_addr_reg_n_8_[22] ,\start_addr_reg_n_8_[21] ,\start_addr_reg_n_8_[20] }),
        .O({end_addr_carry__4_n_12,end_addr_carry__4_n_13,end_addr_carry__4_n_14,end_addr_carry__4_n_15}),
        .S({end_addr_carry__4_i_1_n_8,end_addr_carry__4_i_2_n_8,end_addr_carry__4_i_3_n_8,end_addr_carry__4_i_4_n_8}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_1
       (.I0(\start_addr_reg_n_8_[23] ),
        .I1(\align_len_reg_n_8_[31] ),
        .O(end_addr_carry__4_i_1_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_2
       (.I0(\start_addr_reg_n_8_[22] ),
        .I1(\align_len_reg_n_8_[31] ),
        .O(end_addr_carry__4_i_2_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_3
       (.I0(\start_addr_reg_n_8_[21] ),
        .I1(\align_len_reg_n_8_[31] ),
        .O(end_addr_carry__4_i_3_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_4
       (.I0(\start_addr_reg_n_8_[20] ),
        .I1(\align_len_reg_n_8_[31] ),
        .O(end_addr_carry__4_i_4_n_8));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__5
       (.CI(end_addr_carry__4_n_8),
        .CO({end_addr_carry__5_n_8,end_addr_carry__5_n_9,end_addr_carry__5_n_10,end_addr_carry__5_n_11}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_8_[27] ,\start_addr_reg_n_8_[26] ,\start_addr_reg_n_8_[25] ,\start_addr_reg_n_8_[24] }),
        .O({end_addr_carry__5_n_12,end_addr_carry__5_n_13,end_addr_carry__5_n_14,end_addr_carry__5_n_15}),
        .S({end_addr_carry__5_i_1_n_8,end_addr_carry__5_i_2_n_8,end_addr_carry__5_i_3_n_8,end_addr_carry__5_i_4_n_8}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_1
       (.I0(\start_addr_reg_n_8_[27] ),
        .I1(\align_len_reg_n_8_[31] ),
        .O(end_addr_carry__5_i_1_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_2
       (.I0(\start_addr_reg_n_8_[26] ),
        .I1(\align_len_reg_n_8_[31] ),
        .O(end_addr_carry__5_i_2_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_3
       (.I0(\start_addr_reg_n_8_[25] ),
        .I1(\align_len_reg_n_8_[31] ),
        .O(end_addr_carry__5_i_3_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_4
       (.I0(\start_addr_reg_n_8_[24] ),
        .I1(\align_len_reg_n_8_[31] ),
        .O(end_addr_carry__5_i_4_n_8));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__6
       (.CI(end_addr_carry__5_n_8),
        .CO({NLW_end_addr_carry__6_CO_UNCONNECTED[3],end_addr_carry__6_n_9,end_addr_carry__6_n_10,end_addr_carry__6_n_11}),
        .CYINIT(1'b0),
        .DI({1'b0,\start_addr_reg_n_8_[30] ,\start_addr_reg_n_8_[29] ,\start_addr_reg_n_8_[28] }),
        .O({end_addr_carry__6_n_12,end_addr_carry__6_n_13,end_addr_carry__6_n_14,end_addr_carry__6_n_15}),
        .S({end_addr_carry__6_i_1_n_8,end_addr_carry__6_i_2_n_8,end_addr_carry__6_i_3_n_8,end_addr_carry__6_i_4_n_8}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_1
       (.I0(\start_addr_reg_n_8_[31] ),
        .I1(\align_len_reg_n_8_[31] ),
        .O(end_addr_carry__6_i_1_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_2
       (.I0(\start_addr_reg_n_8_[30] ),
        .I1(\align_len_reg_n_8_[31] ),
        .O(end_addr_carry__6_i_2_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_3
       (.I0(\start_addr_reg_n_8_[29] ),
        .I1(\align_len_reg_n_8_[31] ),
        .O(end_addr_carry__6_i_3_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_4
       (.I0(\start_addr_reg_n_8_[28] ),
        .I1(\align_len_reg_n_8_[31] ),
        .O(end_addr_carry__6_i_4_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_1
       (.I0(\start_addr_reg_n_8_[3] ),
        .I1(\align_len_reg_n_8_[4] ),
        .O(end_addr_carry_i_1_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_2
       (.I0(\start_addr_reg_n_8_[2] ),
        .I1(\align_len_reg_n_8_[4] ),
        .O(end_addr_carry_i_2_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_3
       (.I0(\start_addr_reg_n_8_[1] ),
        .I1(\align_len_reg_n_8_[4] ),
        .O(end_addr_carry_i_3_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_4
       (.I0(\start_addr_reg_n_8_[0] ),
        .I1(\align_len_reg_n_8_[0] ),
        .O(end_addr_carry_i_4_n_8));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_INPUT_IMAGE_m_axi_fifo__parameterized4 fifo_rctl
       (.SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .beat_valid(beat_valid),
        .\could_multi_bursts.ARVALID_Dummy_reg (fifo_rctl_n_9),
        .\could_multi_bursts.sect_handling_reg (\could_multi_bursts.sect_handling_reg_n_8 ),
        .\dout_buf_reg[34] (data_pack),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_rctl_ready(fifo_rctl_ready),
        .m_axi_INPUT_IMAGE_ARREADY(m_axi_INPUT_IMAGE_ARREADY),
        .m_axi_INPUT_IMAGE_ARVALID(m_axi_INPUT_IMAGE_ARVALID),
        .next_loop(next_loop));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_INPUT_IMAGE_m_axi_fifo__parameterized3 fifo_rreq
       (.D(D),
        .E(E),
        .INPUT_IMAGE_ARREADY(INPUT_IMAGE_ARREADY),
        .\INPUT_IMAGE_addr_1_reg_1717_reg[0] (\INPUT_IMAGE_addr_1_reg_1717_reg[0] ),
        .\INPUT_IMAGE_addr_reg_1645_reg[0] (\INPUT_IMAGE_addr_reg_1645_reg[0] ),
        .O({fifo_rreq_n_163,fifo_rreq_n_164,fifo_rreq_n_165,fifo_rreq_n_166}),
        .Q(Q),
        .S(fifo_rreq_n_120),
        .\align_len_reg[0] (align_len),
        .\align_len_reg[4] (fifo_rreq_n_155),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3] ),
        .\ap_CS_fsm_reg[5] (\ap_CS_fsm_reg[5] ),
        .\ap_CS_fsm_reg[5]_0 (\ap_CS_fsm_reg[5]_0 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter15(ap_enable_reg_pp0_iter15),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1_reg_0),
        .ap_enable_reg_pp0_iter22(ap_enable_reg_pp0_iter22),
        .ap_enable_reg_pp0_iter23_reg(ap_enable_reg_pp0_iter23_reg),
        .ap_enable_reg_pp0_iter23_reg_0(ap_enable_reg_pp0_iter23_reg_0),
        .ap_enable_reg_pp1_iter0(ap_enable_reg_pp1_iter0),
        .ap_enable_reg_pp1_iter0_reg(ap_enable_reg_pp1_iter0_reg),
        .ap_enable_reg_pp1_iter1(ap_enable_reg_pp1_iter1),
        .ap_enable_reg_pp1_iter15(ap_enable_reg_pp1_iter15),
        .ap_enable_reg_pp1_iter1_reg(ap_enable_reg_pp1_iter1_reg),
        .ap_enable_reg_pp1_iter1_reg_0(ap_enable_reg_pp1_iter1_reg_0),
        .ap_enable_reg_pp1_iter22(ap_enable_reg_pp1_iter22),
        .ap_enable_reg_pp1_iter23_reg(ap_enable_reg_pp1_iter23_reg),
        .ap_enable_reg_pp1_iter23_reg_0(ap_enable_reg_pp1_iter23_reg_0),
        .ap_pipeline_reg_pp0_iter12_exitcond_flatten_reg_1588(ap_pipeline_reg_pp0_iter12_exitcond_flatten_reg_1588),
        .ap_pipeline_reg_pp0_iter13_exitcond_flatten_reg_1588(ap_pipeline_reg_pp0_iter13_exitcond_flatten_reg_1588),
        .ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631),
        .ap_pipeline_reg_pp1_iter11_exitcond_flatten1_reg_1665(ap_pipeline_reg_pp1_iter11_exitcond_flatten1_reg_1665),
        .ap_pipeline_reg_pp1_iter12_exitcond_flatten1_reg_1665(ap_pipeline_reg_pp1_iter12_exitcond_flatten1_reg_1665),
        .ap_pipeline_reg_pp1_iter13_exitcond_flatten1_reg_1665(ap_pipeline_reg_pp1_iter13_exitcond_flatten1_reg_1665),
        .ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708),
        .ap_reg_ioackin_INPUT_IMAGE_ARREADY(ap_reg_ioackin_INPUT_IMAGE_ARREADY),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(SR),
        .\could_multi_bursts.sect_handling_reg (\bus_wide_gen.fifo_burst_n_14 ),
        .\end_addr_buf_reg[31] (last_sect),
        .\end_addr_buf_reg[31]_0 ({\end_addr_buf_reg_n_8_[31] ,\end_addr_buf_reg_n_8_[30] ,\end_addr_buf_reg_n_8_[29] ,\end_addr_buf_reg_n_8_[28] ,\end_addr_buf_reg_n_8_[27] ,\end_addr_buf_reg_n_8_[26] ,\end_addr_buf_reg_n_8_[25] ,\end_addr_buf_reg_n_8_[24] ,\end_addr_buf_reg_n_8_[23] ,\end_addr_buf_reg_n_8_[22] ,\end_addr_buf_reg_n_8_[21] ,\end_addr_buf_reg_n_8_[20] ,\end_addr_buf_reg_n_8_[19] ,\end_addr_buf_reg_n_8_[18] ,\end_addr_buf_reg_n_8_[17] ,\end_addr_buf_reg_n_8_[16] ,\end_addr_buf_reg_n_8_[15] ,\end_addr_buf_reg_n_8_[14] ,\end_addr_buf_reg_n_8_[13] ,\end_addr_buf_reg_n_8_[12] }),
        .exitcond_flatten1_fu_1257_p2(exitcond_flatten1_fu_1257_p2),
        .\exitcond_flatten1_reg_1665_reg[0] (\exitcond_flatten1_reg_1665_reg[0] ),
        .exitcond_flatten_fu_1081_p2(exitcond_flatten_fu_1081_p2),
        .\exitcond_flatten_reg_1588_reg[0] (\exitcond_flatten_reg_1588_reg[0] ),
        .fifo_rreq_valid(fifo_rreq_valid),
        .fifo_rreq_valid_buf_reg({fifo_rreq_n_156,fifo_rreq_n_157,fifo_rreq_n_158,fifo_rreq_n_159}),
        .fifo_rreq_valid_buf_reg_0({fifo_rreq_n_160,fifo_rreq_n_161,fifo_rreq_n_162}),
        .fifo_rreq_valid_buf_reg_1(fifo_rreq_n_184),
        .fifo_rreq_valid_buf_reg_2(fifo_rreq_valid_buf_reg_n_8),
        .image_buffer0_10_address0(image_buffer0_10_address0),
        .image_buffer0_11_address0(image_buffer0_11_address0),
        .image_buffer0_12_address0(image_buffer0_12_address0),
        .image_buffer0_13_address0(image_buffer0_13_address0),
        .image_buffer0_14_address0(image_buffer0_14_address0),
        .image_buffer0_15_address0(image_buffer0_15_address0),
        .image_buffer0_16_address0(image_buffer0_16_address0),
        .image_buffer0_1_address0(image_buffer0_1_address0),
        .image_buffer0_2_address0(image_buffer0_2_address0),
        .image_buffer0_3_address0(image_buffer0_3_address0),
        .image_buffer0_4_address0(image_buffer0_4_address0),
        .image_buffer0_5_address0(image_buffer0_5_address0),
        .image_buffer0_6_address0(image_buffer0_6_address0),
        .image_buffer0_7_address0(image_buffer0_7_address0),
        .image_buffer0_8_address0(image_buffer0_8_address0),
        .image_buffer0_9_address0(image_buffer0_9_address0),
        .image_buffer1_0_address0(image_buffer1_0_address0),
        .image_buffer1_10_address0(image_buffer1_10_address0),
        .image_buffer1_11_address0(image_buffer1_11_address0),
        .image_buffer1_12_address0(image_buffer1_12_address0),
        .image_buffer1_13_address0(image_buffer1_13_address0),
        .image_buffer1_14_address0(image_buffer1_14_address0),
        .image_buffer1_15_address0(image_buffer1_15_address0),
        .image_buffer1_16_address0(image_buffer1_16_address0),
        .image_buffer1_1_address0(image_buffer1_1_address0),
        .image_buffer1_2_address0(image_buffer1_2_address0),
        .image_buffer1_3_address0(image_buffer1_3_address0),
        .image_buffer1_4_address0(image_buffer1_4_address0),
        .image_buffer1_5_address0(image_buffer1_5_address0),
        .image_buffer1_6_address0(image_buffer1_6_address0),
        .image_buffer1_7_address0(image_buffer1_7_address0),
        .image_buffer1_8_address0(image_buffer1_8_address0),
        .image_buffer1_9_address0(image_buffer1_9_address0),
        .in({rs_rdata_n_12,rs_rdata_n_13,rs_rdata_n_14,rs_rdata_n_15,rs_rdata_n_16,rs_rdata_n_17,rs_rdata_n_18,rs_rdata_n_19,rs_rdata_n_20,rs_rdata_n_21,rs_rdata_n_22,rs_rdata_n_23,rs_rdata_n_24,rs_rdata_n_25,rs_rdata_n_26,rs_rdata_n_27,rs_rdata_n_28,rs_rdata_n_29,rs_rdata_n_30,rs_rdata_n_31,rs_rdata_n_32,rs_rdata_n_33,rs_rdata_n_34,rs_rdata_n_35,rs_rdata_n_36,rs_rdata_n_37,rs_rdata_n_38,rs_rdata_n_39,rs_rdata_n_40,rs_rdata_n_41,rs_rdata_n_42,rs_rdata_n_43}),
        .\indvar1_mid2_reg_1674_reg[0] (\indvar1_mid2_reg_1674_reg[0] ),
        .\indvar1_reg_920_reg[0] (\indvar1_reg_920_reg[0] ),
        .\indvar1_reg_920_reg[0]_0 (\indvar1_reg_920_reg[0]_0 ),
        .\indvar_flatten8_reg_897_reg[0] (\indvar_flatten8_reg_897_reg[0] ),
        .\indvar_flatten8_reg_897_reg[0]_0 (\indvar_flatten8_reg_897_reg[0]_0 ),
        .\indvar_flatten_next9_reg_1669_reg[0] (\indvar_flatten_next9_reg_1669_reg[0] ),
        .\indvar_flatten_next9_reg_1669_reg[1] (\indvar_flatten_next9_reg_1669_reg[1] ),
        .\indvar_flatten_next_reg_1592_reg[0] (\indvar_flatten_next_reg_1592_reg[0] ),
        .\indvar_flatten_next_reg_1592_reg[1] (\indvar_flatten_next_reg_1592_reg[1] ),
        .\indvar_flatten_reg_863_reg[0] (\indvar_flatten_reg_863_reg[0] ),
        .\indvar_flatten_reg_863_reg[0]_0 (\indvar_flatten_reg_863_reg[0]_0 ),
        .\indvar_mid2_reg_1597_reg[0] (\indvar_mid2_reg_1597_reg[0] ),
        .\indvar_reg_886_reg[0] (\indvar_reg_886_reg[0] ),
        .\indvar_reg_886_reg[0]_0 (\indvar_reg_886_reg[0]_0 ),
        .invalid_len_event(invalid_len_event),
        .invalid_len_event_reg({fifo_rreq_data[37],fifo_rreq_data[33],fifo_rreq_n_123,fifo_rreq_n_124,fifo_rreq_n_125,fifo_rreq_n_126,fifo_rreq_n_127,fifo_rreq_n_128,fifo_rreq_n_129,fifo_rreq_n_130,fifo_rreq_n_131,fifo_rreq_n_132,fifo_rreq_n_133,fifo_rreq_n_134,fifo_rreq_n_135,fifo_rreq_n_136,fifo_rreq_n_137,fifo_rreq_n_138,fifo_rreq_n_139,fifo_rreq_n_140,fifo_rreq_n_141,fifo_rreq_n_142,fifo_rreq_n_143,fifo_rreq_n_144,fifo_rreq_n_145,fifo_rreq_n_146,fifo_rreq_n_147,fifo_rreq_n_148,fifo_rreq_n_149,fifo_rreq_n_150,fifo_rreq_n_151,fifo_rreq_n_152,fifo_rreq_n_153,fifo_rreq_n_154}),
        .invalid_len_event_reg_0(fifo_rreq_n_183),
        .p_0_in(p_0_in),
        .p_0_in_0(p_0_in_0),
        .p_0_in_1(p_0_in_1),
        .p_0_in_10(p_0_in_10),
        .p_0_in_11(p_0_in_11),
        .p_0_in_12(p_0_in_12),
        .p_0_in_13(p_0_in_13),
        .p_0_in_14(p_0_in_14),
        .p_0_in_15(p_0_in_15),
        .p_0_in_16(p_0_in_16),
        .p_0_in_17(p_0_in_17),
        .p_0_in_18(p_0_in_18),
        .p_0_in_19(p_0_in_19),
        .p_0_in_2(p_0_in_2),
        .p_0_in_20(p_0_in_20),
        .p_0_in_21(p_0_in_21),
        .p_0_in_22(p_0_in_22),
        .p_0_in_23(p_0_in_23),
        .p_0_in_24(p_0_in_24),
        .p_0_in_25(p_0_in_25),
        .p_0_in_26(p_0_in_26),
        .p_0_in_27(p_0_in_27),
        .p_0_in_28(p_0_in_28),
        .p_0_in_29(p_0_in_29),
        .p_0_in_3(p_0_in_3),
        .p_0_in_30(p_0_in_30),
        .p_0_in_31(p_0_in_31),
        .p_0_in_32(p_0_in_32),
        .p_0_in_4(p_0_in_4),
        .p_0_in_5(p_0_in_5),
        .p_0_in_6(p_0_in_6),
        .p_0_in_7(p_0_in_7),
        .p_0_in_8(p_0_in_8),
        .p_0_in_9(p_0_in_9),
        .p_19_in(p_19_in),
        .p_22_in(p_22_in),
        .\p_sum2_cast_mid2_v_v_2_reg_1712_reg[0] (\p_sum2_cast_mid2_v_v_2_reg_1712_reg[0] ),
        .push(push),
        .\q0_reg[0] (\q0_reg[0] ),
        .\q0_reg[0]_0 (\q0_reg[0]_0 ),
        .\q0_reg[0]_1 (\q0_reg[0]_1 ),
        .\q0_reg[0]_2 (\q0_reg[0]_2 ),
        .\q0_reg[0]_3 (\q0_reg[0]_3 ),
        .\q0_reg[7] (\q0_reg[7] ),
        .\q0_reg[7]_0 (\q0_reg[7]_0 ),
        .\q0_reg[7]_1 (\q0_reg[7]_1 ),
        .\q0_reg[7]_2 (\q0_reg[7]_2 ),
        .\q1_reg[0] (\q1_reg[0] ),
        .\q1_reg[0]_0 (\q1_reg[0]_0 ),
        .\q1_reg[0]_1 (\q1_reg[0]_1 ),
        .\q1_reg[0]_10 (\q1_reg[0]_10 ),
        .\q1_reg[0]_11 (\q1_reg[0]_11 ),
        .\q1_reg[0]_12 (\q1_reg[0]_12 ),
        .\q1_reg[0]_13 (\q1_reg[0]_13 ),
        .\q1_reg[0]_14 (\q1_reg[0]_14 ),
        .\q1_reg[0]_15 (\q1_reg[0]_15 ),
        .\q1_reg[0]_16 (\q1_reg[0]_16 ),
        .\q1_reg[0]_17 (\q1_reg[0]_17 ),
        .\q1_reg[0]_18 (\q1_reg[0]_18 ),
        .\q1_reg[0]_19 (\q1_reg[0]_19 ),
        .\q1_reg[0]_2 (\q1_reg[0]_2 ),
        .\q1_reg[0]_20 (\q1_reg[0]_20 ),
        .\q1_reg[0]_21 (\q1_reg[0]_21 ),
        .\q1_reg[0]_22 (\q1_reg[0]_22 ),
        .\q1_reg[0]_23 (\q1_reg[0]_23 ),
        .\q1_reg[0]_24 (\q1_reg[0]_24 ),
        .\q1_reg[0]_25 (\q1_reg[0]_25 ),
        .\q1_reg[0]_26 (\q1_reg[0]_26 ),
        .\q1_reg[0]_27 (\q1_reg[0]_27 ),
        .\q1_reg[0]_28 (\q1_reg[0]_28 ),
        .\q1_reg[0]_29 (\q1_reg[0]_29 ),
        .\q1_reg[0]_3 (\q1_reg[0]_3 ),
        .\q1_reg[0]_30 (\q1_reg[0]_30 ),
        .\q1_reg[0]_4 (\q1_reg[0]_4 ),
        .\q1_reg[0]_5 (\q1_reg[0]_5 ),
        .\q1_reg[0]_6 (\q1_reg[0]_6 ),
        .\q1_reg[0]_7 (\q1_reg[0]_7 ),
        .\q1_reg[0]_8 (\q1_reg[0]_8 ),
        .\q1_reg[0]_9 (\q1_reg[0]_9 ),
        .\reg_1033_reg[0] (\reg_1033_reg[0] ),
        .rreq_handling_reg(rreq_handling_reg_n_8),
        .rreq_handling_reg_0(\bus_wide_gen.fifo_burst_n_36 ),
        .rreq_handling_reg_1(\bus_wide_gen.fifo_burst_n_35 ),
        .sect_cnt_reg(sect_cnt_reg),
        .\sect_cnt_reg[11] ({fifo_rreq_n_171,fifo_rreq_n_172,fifo_rreq_n_173,fifo_rreq_n_174}),
        .\sect_cnt_reg[15] ({fifo_rreq_n_175,fifo_rreq_n_176,fifo_rreq_n_177,fifo_rreq_n_178}),
        .\sect_cnt_reg[19] ({fifo_rreq_n_179,fifo_rreq_n_180,fifo_rreq_n_181,fifo_rreq_n_182}),
        .\sect_cnt_reg[7] ({fifo_rreq_n_167,fifo_rreq_n_168,fifo_rreq_n_169,fifo_rreq_n_170}),
        .\start_addr_buf_reg[31] (next_rreq),
        .\start_addr_reg[31] ({\start_addr_reg_n_8_[31] ,\start_addr_reg_n_8_[30] ,\start_addr_reg_n_8_[29] ,\start_addr_reg_n_8_[28] ,\start_addr_reg_n_8_[27] ,\start_addr_reg_n_8_[26] ,\start_addr_reg_n_8_[25] ,\start_addr_reg_n_8_[24] ,\start_addr_reg_n_8_[23] ,\start_addr_reg_n_8_[22] ,\start_addr_reg_n_8_[21] ,\start_addr_reg_n_8_[20] ,\start_addr_reg_n_8_[19] ,\start_addr_reg_n_8_[18] ,\start_addr_reg_n_8_[17] ,\start_addr_reg_n_8_[16] ,\start_addr_reg_n_8_[15] ,\start_addr_reg_n_8_[14] ,\start_addr_reg_n_8_[13] ,\start_addr_reg_n_8_[12] }),
        .\state_reg[0] (rs_rdata_n_9),
        .\tmp_45_reg_1651_reg[0] (\tmp_45_reg_1651_reg[0] ),
        .\tmp_45_reg_1651_reg[0]_0 (\tmp_45_reg_1651_reg[0]_0 ),
        .\tmp_49_reg_1723_reg[3] (\tmp_49_reg_1723_reg[3] ),
        .\tmp_49_reg_1723_reg[7] (\tmp_49_reg_1723_reg[7] ),
        .\tmp_50_reg_1728_reg[0] (\tmp_50_reg_1728_reg[0] ),
        .\tmp_50_reg_1728_reg[0]_0 (\tmp_50_reg_1728_reg[0]_0 ),
        .\tmp_reg_1640_reg[6] (\tmp_reg_1640_reg[6] ),
        .\tmp_s_reg_1732_reg[5] (\tmp_s_reg_1732_reg[5] ));
  FDRE fifo_rreq_valid_buf_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rreq_n_184),
        .Q(fifo_rreq_valid_buf_reg_n_8),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_8,first_sect_carry_n_9,first_sect_carry_n_10,first_sect_carry_n_11}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1_n_8,first_sect_carry_i_2_n_8,first_sect_carry_i_3_n_8,first_sect_carry_i_4_n_8}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_8),
        .CO({NLW_first_sect_carry__0_CO_UNCONNECTED[3],first_sect,first_sect_carry__0_n_10,first_sect_carry__0_n_11}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,first_sect_carry__0_i_1_n_8,first_sect_carry__0_i_2_n_8,first_sect_carry__0_i_3_n_8}));
  LUT4 #(
    .INIT(16'h9009)) 
    first_sect_carry__0_i_1
       (.I0(\start_addr_buf_reg_n_8_[31] ),
        .I1(sect_cnt_reg[19]),
        .I2(\start_addr_buf_reg_n_8_[30] ),
        .I3(sect_cnt_reg[18]),
        .O(first_sect_carry__0_i_1_n_8));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2
       (.I0(\start_addr_buf_reg_n_8_[29] ),
        .I1(sect_cnt_reg[17]),
        .I2(sect_cnt_reg[15]),
        .I3(\start_addr_buf_reg_n_8_[27] ),
        .I4(sect_cnt_reg[16]),
        .I5(\start_addr_buf_reg_n_8_[28] ),
        .O(first_sect_carry__0_i_2_n_8));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3
       (.I0(sect_cnt_reg[14]),
        .I1(\start_addr_buf_reg_n_8_[26] ),
        .I2(sect_cnt_reg[12]),
        .I3(\start_addr_buf_reg_n_8_[24] ),
        .I4(\start_addr_buf_reg_n_8_[25] ),
        .I5(sect_cnt_reg[13]),
        .O(first_sect_carry__0_i_3_n_8));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1
       (.I0(\start_addr_buf_reg_n_8_[23] ),
        .I1(sect_cnt_reg[11]),
        .I2(sect_cnt_reg[9]),
        .I3(\start_addr_buf_reg_n_8_[21] ),
        .I4(sect_cnt_reg[10]),
        .I5(\start_addr_buf_reg_n_8_[22] ),
        .O(first_sect_carry_i_1_n_8));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2
       (.I0(sect_cnt_reg[8]),
        .I1(\start_addr_buf_reg_n_8_[20] ),
        .I2(sect_cnt_reg[6]),
        .I3(\start_addr_buf_reg_n_8_[18] ),
        .I4(\start_addr_buf_reg_n_8_[19] ),
        .I5(sect_cnt_reg[7]),
        .O(first_sect_carry_i_2_n_8));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3
       (.I0(\start_addr_buf_reg_n_8_[17] ),
        .I1(sect_cnt_reg[5]),
        .I2(sect_cnt_reg[4]),
        .I3(\start_addr_buf_reg_n_8_[16] ),
        .I4(sect_cnt_reg[3]),
        .I5(\start_addr_buf_reg_n_8_[15] ),
        .O(first_sect_carry_i_3_n_8));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4
       (.I0(\start_addr_buf_reg_n_8_[13] ),
        .I1(sect_cnt_reg[1]),
        .I2(sect_cnt_reg[2]),
        .I3(\start_addr_buf_reg_n_8_[14] ),
        .I4(sect_cnt_reg[0]),
        .I5(\start_addr_buf_reg_n_8_[12] ),
        .O(first_sect_carry_i_4_n_8));
  FDRE invalid_len_event_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rreq_n_183),
        .Q(invalid_len_event),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_8,last_sect_carry_n_9,last_sect_carry_n_10,last_sect_carry_n_11}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({fifo_rreq_n_156,fifo_rreq_n_157,fifo_rreq_n_158,fifo_rreq_n_159}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_8),
        .CO({NLW_last_sect_carry__0_CO_UNCONNECTED[3],last_sect,last_sect_carry__0_n_10,last_sect_carry__0_n_11}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,fifo_rreq_n_160,fifo_rreq_n_161,fifo_rreq_n_162}));
  FDRE rreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_40 ),
        .Q(rreq_handling_reg_n_8),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_INPUT_IMAGE_m_axi_reg_slice rs_rdata
       (.INPUT_IMAGE_ARREADY(INPUT_IMAGE_ARREADY),
        .\INPUT_IMAGE_addr_reg_1645_reg[31] (\INPUT_IMAGE_addr_reg_1645_reg[31] ),
        .I_RDATA(I_RDATA),
        .I_RREADY2(I_RREADY2),
        .Q(rs_rdata_n_9),
        .ap_NS_fsm5(ap_NS_fsm5),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter15(ap_enable_reg_pp0_iter15),
        .ap_enable_reg_pp0_iter22(ap_enable_reg_pp0_iter22),
        .ap_enable_reg_pp0_iter22_reg(\reg_1033_reg[0] ),
        .ap_enable_reg_pp1_iter15(ap_enable_reg_pp1_iter15),
        .ap_enable_reg_pp1_iter22(ap_enable_reg_pp1_iter22),
        .\ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[31] (\ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[31] ),
        .ap_reg_ioackin_INPUT_IMAGE_ARREADY(ap_reg_ioackin_INPUT_IMAGE_ARREADY),
        .ap_reg_ioackin_INPUT_IMAGE_ARREADY_reg(ap_reg_ioackin_INPUT_IMAGE_ARREADY_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(SR),
        .\bus_wide_gen.data_buf_reg[0] (rs_rdata_n_44),
        .\bus_wide_gen.data_buf_reg[7] (s_data),
        .\bus_wide_gen.len_cnt_reg[0] (rs_rdata_n_46),
        .\bus_wide_gen.rdata_valid_t_reg (\bus_wide_gen.rdata_valid_t_reg_n_8 ),
        .\bus_wide_gen.split_cnt_buf_reg[1] (buff_rdata_n_43),
        .in({rs_rdata_n_12,rs_rdata_n_13,rs_rdata_n_14,rs_rdata_n_15,rs_rdata_n_16,rs_rdata_n_17,rs_rdata_n_18,rs_rdata_n_19,rs_rdata_n_20,rs_rdata_n_21,rs_rdata_n_22,rs_rdata_n_23,rs_rdata_n_24,rs_rdata_n_25,rs_rdata_n_26,rs_rdata_n_27,rs_rdata_n_28,rs_rdata_n_29,rs_rdata_n_30,rs_rdata_n_31,rs_rdata_n_32,rs_rdata_n_33,rs_rdata_n_34,rs_rdata_n_35,rs_rdata_n_36,rs_rdata_n_37,rs_rdata_n_38,rs_rdata_n_39,rs_rdata_n_40,rs_rdata_n_41,rs_rdata_n_42,rs_rdata_n_43}),
        .push(push),
        .rdata_ack_t(rdata_ack_t),
        .\tmp_45_reg_1651_reg[0] (\tmp_45_reg_1651_reg[0]_0 ),
        .\tmp_50_reg_1728_reg[0] (\tmp_50_reg_1728_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[0]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_8_[0] ),
        .O(\sect_addr_buf[0]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_8_[10] ),
        .O(\sect_addr_buf[10]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_8_[11] ),
        .O(\sect_addr_buf[11]_i_2_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1 
       (.I0(\start_addr_buf_reg_n_8_[12] ),
        .I1(first_sect),
        .I2(sect_cnt_reg[0]),
        .O(\sect_addr_buf[12]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1 
       (.I0(\start_addr_buf_reg_n_8_[13] ),
        .I1(first_sect),
        .I2(sect_cnt_reg[1]),
        .O(\sect_addr_buf[13]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1 
       (.I0(\start_addr_buf_reg_n_8_[14] ),
        .I1(first_sect),
        .I2(sect_cnt_reg[2]),
        .O(\sect_addr_buf[14]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1 
       (.I0(\start_addr_buf_reg_n_8_[15] ),
        .I1(first_sect),
        .I2(sect_cnt_reg[3]),
        .O(\sect_addr_buf[15]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1 
       (.I0(\start_addr_buf_reg_n_8_[16] ),
        .I1(first_sect),
        .I2(sect_cnt_reg[4]),
        .O(\sect_addr_buf[16]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1 
       (.I0(\start_addr_buf_reg_n_8_[17] ),
        .I1(first_sect),
        .I2(sect_cnt_reg[5]),
        .O(\sect_addr_buf[17]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1 
       (.I0(\start_addr_buf_reg_n_8_[18] ),
        .I1(first_sect),
        .I2(sect_cnt_reg[6]),
        .O(\sect_addr_buf[18]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1 
       (.I0(\start_addr_buf_reg_n_8_[19] ),
        .I1(first_sect),
        .I2(sect_cnt_reg[7]),
        .O(\sect_addr_buf[19]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[1]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_8_[1] ),
        .O(\sect_addr_buf[1]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1 
       (.I0(\start_addr_buf_reg_n_8_[20] ),
        .I1(first_sect),
        .I2(sect_cnt_reg[8]),
        .O(\sect_addr_buf[20]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1 
       (.I0(\start_addr_buf_reg_n_8_[21] ),
        .I1(first_sect),
        .I2(sect_cnt_reg[9]),
        .O(\sect_addr_buf[21]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1 
       (.I0(\start_addr_buf_reg_n_8_[22] ),
        .I1(first_sect),
        .I2(sect_cnt_reg[10]),
        .O(\sect_addr_buf[22]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1 
       (.I0(\start_addr_buf_reg_n_8_[23] ),
        .I1(first_sect),
        .I2(sect_cnt_reg[11]),
        .O(\sect_addr_buf[23]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1 
       (.I0(\start_addr_buf_reg_n_8_[24] ),
        .I1(first_sect),
        .I2(sect_cnt_reg[12]),
        .O(\sect_addr_buf[24]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1 
       (.I0(\start_addr_buf_reg_n_8_[25] ),
        .I1(first_sect),
        .I2(sect_cnt_reg[13]),
        .O(\sect_addr_buf[25]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1 
       (.I0(\start_addr_buf_reg_n_8_[26] ),
        .I1(first_sect),
        .I2(sect_cnt_reg[14]),
        .O(\sect_addr_buf[26]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1 
       (.I0(\start_addr_buf_reg_n_8_[27] ),
        .I1(first_sect),
        .I2(sect_cnt_reg[15]),
        .O(\sect_addr_buf[27]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1 
       (.I0(\start_addr_buf_reg_n_8_[28] ),
        .I1(first_sect),
        .I2(sect_cnt_reg[16]),
        .O(\sect_addr_buf[28]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1 
       (.I0(\start_addr_buf_reg_n_8_[29] ),
        .I1(first_sect),
        .I2(sect_cnt_reg[17]),
        .O(\sect_addr_buf[29]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_8_[2] ),
        .O(\sect_addr_buf[2]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1 
       (.I0(\start_addr_buf_reg_n_8_[30] ),
        .I1(first_sect),
        .I2(sect_cnt_reg[18]),
        .O(\sect_addr_buf[30]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_2 
       (.I0(\start_addr_buf_reg_n_8_[31] ),
        .I1(first_sect),
        .I2(sect_cnt_reg[19]),
        .O(\sect_addr_buf[31]_i_2_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_8_[3] ),
        .O(\sect_addr_buf[3]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_8_[4] ),
        .O(\sect_addr_buf[4]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_8_[5] ),
        .O(\sect_addr_buf[5]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_8_[6] ),
        .O(\sect_addr_buf[6]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_8_[7] ),
        .O(\sect_addr_buf[7]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_8_[8] ),
        .O(\sect_addr_buf[8]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_8_[9] ),
        .O(\sect_addr_buf[9]_i_1_n_8 ));
  FDRE \sect_addr_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_addr_buf[0]_i_1_n_8 ),
        .Q(\sect_addr_buf_reg_n_8_[0] ),
        .R(\bus_wide_gen.fifo_burst_n_15 ));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_addr_buf[10]_i_1_n_8 ),
        .Q(\sect_addr_buf_reg_n_8_[10] ),
        .R(\bus_wide_gen.fifo_burst_n_15 ));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_addr_buf[11]_i_2_n_8 ),
        .Q(\sect_addr_buf_reg_n_8_[11] ),
        .R(\bus_wide_gen.fifo_burst_n_15 ));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_addr_buf[12]_i_1_n_8 ),
        .Q(\sect_addr_buf_reg_n_8_[12] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_addr_buf[13]_i_1_n_8 ),
        .Q(\sect_addr_buf_reg_n_8_[13] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_addr_buf[14]_i_1_n_8 ),
        .Q(\sect_addr_buf_reg_n_8_[14] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_addr_buf[15]_i_1_n_8 ),
        .Q(\sect_addr_buf_reg_n_8_[15] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_addr_buf[16]_i_1_n_8 ),
        .Q(\sect_addr_buf_reg_n_8_[16] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_addr_buf[17]_i_1_n_8 ),
        .Q(\sect_addr_buf_reg_n_8_[17] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_addr_buf[18]_i_1_n_8 ),
        .Q(\sect_addr_buf_reg_n_8_[18] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_addr_buf[19]_i_1_n_8 ),
        .Q(\sect_addr_buf_reg_n_8_[19] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_addr_buf[1]_i_1_n_8 ),
        .Q(\sect_addr_buf_reg_n_8_[1] ),
        .R(\bus_wide_gen.fifo_burst_n_15 ));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_addr_buf[20]_i_1_n_8 ),
        .Q(\sect_addr_buf_reg_n_8_[20] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_addr_buf[21]_i_1_n_8 ),
        .Q(\sect_addr_buf_reg_n_8_[21] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_addr_buf[22]_i_1_n_8 ),
        .Q(\sect_addr_buf_reg_n_8_[22] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_addr_buf[23]_i_1_n_8 ),
        .Q(\sect_addr_buf_reg_n_8_[23] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_addr_buf[24]_i_1_n_8 ),
        .Q(\sect_addr_buf_reg_n_8_[24] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_addr_buf[25]_i_1_n_8 ),
        .Q(\sect_addr_buf_reg_n_8_[25] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_addr_buf[26]_i_1_n_8 ),
        .Q(\sect_addr_buf_reg_n_8_[26] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_addr_buf[27]_i_1_n_8 ),
        .Q(\sect_addr_buf_reg_n_8_[27] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_addr_buf[28]_i_1_n_8 ),
        .Q(\sect_addr_buf_reg_n_8_[28] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_addr_buf[29]_i_1_n_8 ),
        .Q(\sect_addr_buf_reg_n_8_[29] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_addr_buf[2]_i_1_n_8 ),
        .Q(\sect_addr_buf_reg_n_8_[2] ),
        .R(\bus_wide_gen.fifo_burst_n_15 ));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_addr_buf[30]_i_1_n_8 ),
        .Q(\sect_addr_buf_reg_n_8_[30] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_addr_buf[31]_i_2_n_8 ),
        .Q(\sect_addr_buf_reg_n_8_[31] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_addr_buf[3]_i_1_n_8 ),
        .Q(\sect_addr_buf_reg_n_8_[3] ),
        .R(\bus_wide_gen.fifo_burst_n_15 ));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_addr_buf[4]_i_1_n_8 ),
        .Q(\sect_addr_buf_reg_n_8_[4] ),
        .R(\bus_wide_gen.fifo_burst_n_15 ));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_addr_buf[5]_i_1_n_8 ),
        .Q(\sect_addr_buf_reg_n_8_[5] ),
        .R(\bus_wide_gen.fifo_burst_n_15 ));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_addr_buf[6]_i_1_n_8 ),
        .Q(\sect_addr_buf_reg_n_8_[6] ),
        .R(\bus_wide_gen.fifo_burst_n_15 ));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_addr_buf[7]_i_1_n_8 ),
        .Q(\sect_addr_buf_reg_n_8_[7] ),
        .R(\bus_wide_gen.fifo_burst_n_15 ));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_addr_buf[8]_i_1_n_8 ),
        .Q(\sect_addr_buf_reg_n_8_[8] ),
        .R(\bus_wide_gen.fifo_burst_n_15 ));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_addr_buf[9]_i_1_n_8 ),
        .Q(\sect_addr_buf_reg_n_8_[9] ),
        .R(\bus_wide_gen.fifo_burst_n_15 ));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_39 ),
        .D(fifo_rreq_n_166),
        .Q(sect_cnt_reg[0]),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_39 ),
        .D(fifo_rreq_n_172),
        .Q(sect_cnt_reg[10]),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_39 ),
        .D(fifo_rreq_n_171),
        .Q(sect_cnt_reg[11]),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_39 ),
        .D(fifo_rreq_n_178),
        .Q(sect_cnt_reg[12]),
        .R(SR));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_39 ),
        .D(fifo_rreq_n_177),
        .Q(sect_cnt_reg[13]),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_39 ),
        .D(fifo_rreq_n_176),
        .Q(sect_cnt_reg[14]),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_39 ),
        .D(fifo_rreq_n_175),
        .Q(sect_cnt_reg[15]),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_39 ),
        .D(fifo_rreq_n_182),
        .Q(sect_cnt_reg[16]),
        .R(SR));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_39 ),
        .D(fifo_rreq_n_181),
        .Q(sect_cnt_reg[17]),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_39 ),
        .D(fifo_rreq_n_180),
        .Q(sect_cnt_reg[18]),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_39 ),
        .D(fifo_rreq_n_179),
        .Q(sect_cnt_reg[19]),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_39 ),
        .D(fifo_rreq_n_165),
        .Q(sect_cnt_reg[1]),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_39 ),
        .D(fifo_rreq_n_164),
        .Q(sect_cnt_reg[2]),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_39 ),
        .D(fifo_rreq_n_163),
        .Q(sect_cnt_reg[3]),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_39 ),
        .D(fifo_rreq_n_170),
        .Q(sect_cnt_reg[4]),
        .R(SR));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_39 ),
        .D(fifo_rreq_n_169),
        .Q(sect_cnt_reg[5]),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_39 ),
        .D(fifo_rreq_n_168),
        .Q(sect_cnt_reg[6]),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_39 ),
        .D(fifo_rreq_n_167),
        .Q(sect_cnt_reg[7]),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_39 ),
        .D(fifo_rreq_n_174),
        .Q(sect_cnt_reg[8]),
        .R(SR));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_39 ),
        .D(fifo_rreq_n_173),
        .Q(sect_cnt_reg[9]),
        .R(SR));
  LUT4 #(
    .INIT(16'hFB0B)) 
    \sect_end_buf[0]_i_1 
       (.I0(\end_addr_buf_reg_n_8_[0] ),
        .I1(last_sect),
        .I2(\bus_wide_gen.fifo_burst_n_14 ),
        .I3(\sect_end_buf_reg_n_8_[0] ),
        .O(\sect_end_buf[0]_i_1_n_8 ));
  LUT4 #(
    .INIT(16'hFB0B)) 
    \sect_end_buf[1]_i_1 
       (.I0(\end_addr_buf_reg_n_8_[1] ),
        .I1(last_sect),
        .I2(\bus_wide_gen.fifo_burst_n_14 ),
        .I3(\sect_end_buf_reg_n_8_[1] ),
        .O(\sect_end_buf[1]_i_1_n_8 ));
  FDRE \sect_end_buf_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sect_end_buf[0]_i_1_n_8 ),
        .Q(\sect_end_buf_reg_n_8_[0] ),
        .R(SR));
  FDRE \sect_end_buf_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sect_end_buf[1]_i_1_n_8 ),
        .Q(\sect_end_buf_reg_n_8_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_17 ),
        .D(\bus_wide_gen.fifo_burst_n_19 ),
        .Q(\sect_len_buf_reg_n_8_[0] ),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_17 ),
        .D(\bus_wide_gen.fifo_burst_n_20 ),
        .Q(\sect_len_buf_reg_n_8_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_17 ),
        .D(\bus_wide_gen.fifo_burst_n_21 ),
        .Q(\sect_len_buf_reg_n_8_[2] ),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_17 ),
        .D(\bus_wide_gen.fifo_burst_n_22 ),
        .Q(\sect_len_buf_reg_n_8_[3] ),
        .R(SR));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_17 ),
        .D(\bus_wide_gen.fifo_burst_n_23 ),
        .Q(\sect_len_buf_reg_n_8_[4] ),
        .R(SR));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_17 ),
        .D(\bus_wide_gen.fifo_burst_n_24 ),
        .Q(\sect_len_buf_reg_n_8_[5] ),
        .R(SR));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_17 ),
        .D(\bus_wide_gen.fifo_burst_n_25 ),
        .Q(\sect_len_buf_reg_n_8_[6] ),
        .R(SR));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_17 ),
        .D(\bus_wide_gen.fifo_burst_n_26 ),
        .Q(\sect_len_buf_reg_n_8_[7] ),
        .R(SR));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_17 ),
        .D(\bus_wide_gen.fifo_burst_n_27 ),
        .Q(\sect_len_buf_reg_n_8_[8] ),
        .R(SR));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_17 ),
        .D(\bus_wide_gen.fifo_burst_n_28 ),
        .Q(\sect_len_buf_reg_n_8_[9] ),
        .R(SR));
  FDRE \start_addr_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_8_[0] ),
        .Q(\start_addr_buf_reg_n_8_[0] ),
        .R(SR));
  FDRE \start_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_8_[10] ),
        .Q(\start_addr_buf_reg_n_8_[10] ),
        .R(SR));
  FDRE \start_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_8_[11] ),
        .Q(\start_addr_buf_reg_n_8_[11] ),
        .R(SR));
  FDRE \start_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_8_[12] ),
        .Q(\start_addr_buf_reg_n_8_[12] ),
        .R(SR));
  FDRE \start_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_8_[13] ),
        .Q(\start_addr_buf_reg_n_8_[13] ),
        .R(SR));
  FDRE \start_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_8_[14] ),
        .Q(\start_addr_buf_reg_n_8_[14] ),
        .R(SR));
  FDRE \start_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_8_[15] ),
        .Q(\start_addr_buf_reg_n_8_[15] ),
        .R(SR));
  FDRE \start_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_8_[16] ),
        .Q(\start_addr_buf_reg_n_8_[16] ),
        .R(SR));
  FDRE \start_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_8_[17] ),
        .Q(\start_addr_buf_reg_n_8_[17] ),
        .R(SR));
  FDRE \start_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_8_[18] ),
        .Q(\start_addr_buf_reg_n_8_[18] ),
        .R(SR));
  FDRE \start_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_8_[19] ),
        .Q(\start_addr_buf_reg_n_8_[19] ),
        .R(SR));
  FDRE \start_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_8_[1] ),
        .Q(\start_addr_buf_reg_n_8_[1] ),
        .R(SR));
  FDRE \start_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_8_[20] ),
        .Q(\start_addr_buf_reg_n_8_[20] ),
        .R(SR));
  FDRE \start_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_8_[21] ),
        .Q(\start_addr_buf_reg_n_8_[21] ),
        .R(SR));
  FDRE \start_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_8_[22] ),
        .Q(\start_addr_buf_reg_n_8_[22] ),
        .R(SR));
  FDRE \start_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_8_[23] ),
        .Q(\start_addr_buf_reg_n_8_[23] ),
        .R(SR));
  FDRE \start_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_8_[24] ),
        .Q(\start_addr_buf_reg_n_8_[24] ),
        .R(SR));
  FDRE \start_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_8_[25] ),
        .Q(\start_addr_buf_reg_n_8_[25] ),
        .R(SR));
  FDRE \start_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_8_[26] ),
        .Q(\start_addr_buf_reg_n_8_[26] ),
        .R(SR));
  FDRE \start_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_8_[27] ),
        .Q(\start_addr_buf_reg_n_8_[27] ),
        .R(SR));
  FDRE \start_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_8_[28] ),
        .Q(\start_addr_buf_reg_n_8_[28] ),
        .R(SR));
  FDRE \start_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_8_[29] ),
        .Q(\start_addr_buf_reg_n_8_[29] ),
        .R(SR));
  FDRE \start_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_8_[2] ),
        .Q(\start_addr_buf_reg_n_8_[2] ),
        .R(SR));
  FDRE \start_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_8_[30] ),
        .Q(\start_addr_buf_reg_n_8_[30] ),
        .R(SR));
  FDRE \start_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_8_[31] ),
        .Q(\start_addr_buf_reg_n_8_[31] ),
        .R(SR));
  FDRE \start_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_8_[3] ),
        .Q(\start_addr_buf_reg_n_8_[3] ),
        .R(SR));
  FDRE \start_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_8_[4] ),
        .Q(\start_addr_buf_reg_n_8_[4] ),
        .R(SR));
  FDRE \start_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_8_[5] ),
        .Q(\start_addr_buf_reg_n_8_[5] ),
        .R(SR));
  FDRE \start_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_8_[6] ),
        .Q(\start_addr_buf_reg_n_8_[6] ),
        .R(SR));
  FDRE \start_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_8_[7] ),
        .Q(\start_addr_buf_reg_n_8_[7] ),
        .R(SR));
  FDRE \start_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_8_[8] ),
        .Q(\start_addr_buf_reg_n_8_[8] ),
        .R(SR));
  FDRE \start_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_8_[9] ),
        .Q(\start_addr_buf_reg_n_8_[9] ),
        .R(SR));
  FDRE \start_addr_reg[0] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_154),
        .Q(\start_addr_reg_n_8_[0] ),
        .R(SR));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_144),
        .Q(\start_addr_reg_n_8_[10] ),
        .R(SR));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_143),
        .Q(\start_addr_reg_n_8_[11] ),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_142),
        .Q(\start_addr_reg_n_8_[12] ),
        .R(SR));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_141),
        .Q(\start_addr_reg_n_8_[13] ),
        .R(SR));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_140),
        .Q(\start_addr_reg_n_8_[14] ),
        .R(SR));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_139),
        .Q(\start_addr_reg_n_8_[15] ),
        .R(SR));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_138),
        .Q(\start_addr_reg_n_8_[16] ),
        .R(SR));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_137),
        .Q(\start_addr_reg_n_8_[17] ),
        .R(SR));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_136),
        .Q(\start_addr_reg_n_8_[18] ),
        .R(SR));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_135),
        .Q(\start_addr_reg_n_8_[19] ),
        .R(SR));
  FDRE \start_addr_reg[1] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_153),
        .Q(\start_addr_reg_n_8_[1] ),
        .R(SR));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_134),
        .Q(\start_addr_reg_n_8_[20] ),
        .R(SR));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_133),
        .Q(\start_addr_reg_n_8_[21] ),
        .R(SR));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_132),
        .Q(\start_addr_reg_n_8_[22] ),
        .R(SR));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_131),
        .Q(\start_addr_reg_n_8_[23] ),
        .R(SR));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_130),
        .Q(\start_addr_reg_n_8_[24] ),
        .R(SR));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_129),
        .Q(\start_addr_reg_n_8_[25] ),
        .R(SR));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_128),
        .Q(\start_addr_reg_n_8_[26] ),
        .R(SR));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_127),
        .Q(\start_addr_reg_n_8_[27] ),
        .R(SR));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_126),
        .Q(\start_addr_reg_n_8_[28] ),
        .R(SR));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_125),
        .Q(\start_addr_reg_n_8_[29] ),
        .R(SR));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_152),
        .Q(\start_addr_reg_n_8_[2] ),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_124),
        .Q(\start_addr_reg_n_8_[30] ),
        .R(SR));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_123),
        .Q(\start_addr_reg_n_8_[31] ),
        .R(SR));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_151),
        .Q(\start_addr_reg_n_8_[3] ),
        .R(SR));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_150),
        .Q(\start_addr_reg_n_8_[4] ),
        .R(SR));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_149),
        .Q(\start_addr_reg_n_8_[5] ),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_148),
        .Q(\start_addr_reg_n_8_[6] ),
        .R(SR));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_147),
        .Q(\start_addr_reg_n_8_[7] ),
        .R(SR));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_146),
        .Q(\start_addr_reg_n_8_[8] ),
        .R(SR));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_145),
        .Q(\start_addr_reg_n_8_[9] ),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_INPUT_IMAGE_m_axi_reg_slice
   (rdata_ack_t,
    Q,
    ap_NS_fsm5,
    I_RREADY2,
    in,
    \bus_wide_gen.data_buf_reg[0] ,
    ap_reg_ioackin_INPUT_IMAGE_ARREADY_reg,
    \bus_wide_gen.len_cnt_reg[0] ,
    push,
    I_RDATA,
    ap_rst_n_0,
    ap_clk,
    ap_enable_reg_pp0_iter22,
    \tmp_45_reg_1651_reg[0] ,
    ap_enable_reg_pp0_iter15,
    ap_reg_ioackin_INPUT_IMAGE_ARREADY,
    INPUT_IMAGE_ARREADY,
    ap_enable_reg_pp1_iter22,
    ap_enable_reg_pp1_iter15,
    \tmp_50_reg_1728_reg[0] ,
    \INPUT_IMAGE_addr_reg_1645_reg[31] ,
    \ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[31] ,
    \bus_wide_gen.rdata_valid_t_reg ,
    \bus_wide_gen.split_cnt_buf_reg[1] ,
    ap_rst_n,
    ap_enable_reg_pp0_iter22_reg,
    \bus_wide_gen.data_buf_reg[7] );
  output rdata_ack_t;
  output [0:0]Q;
  output ap_NS_fsm5;
  output I_RREADY2;
  output [31:0]in;
  output \bus_wide_gen.data_buf_reg[0] ;
  output ap_reg_ioackin_INPUT_IMAGE_ARREADY_reg;
  output \bus_wide_gen.len_cnt_reg[0] ;
  output push;
  output [7:0]I_RDATA;
  input ap_rst_n_0;
  input ap_clk;
  input ap_enable_reg_pp0_iter22;
  input \tmp_45_reg_1651_reg[0] ;
  input ap_enable_reg_pp0_iter15;
  input ap_reg_ioackin_INPUT_IMAGE_ARREADY;
  input INPUT_IMAGE_ARREADY;
  input ap_enable_reg_pp1_iter22;
  input ap_enable_reg_pp1_iter15;
  input \tmp_50_reg_1728_reg[0] ;
  input [31:0]\INPUT_IMAGE_addr_reg_1645_reg[31] ;
  input [31:0]\ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[31] ;
  input \bus_wide_gen.rdata_valid_t_reg ;
  input \bus_wide_gen.split_cnt_buf_reg[1] ;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter22_reg;
  input [7:0]\bus_wide_gen.data_buf_reg[7] ;

  wire INPUT_IMAGE_ARREADY;
  wire [31:0]\INPUT_IMAGE_addr_reg_1645_reg[31] ;
  wire [7:0]I_RDATA;
  wire I_RREADY2;
  wire [0:0]Q;
  wire ap_NS_fsm5;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter15;
  wire ap_enable_reg_pp0_iter22;
  wire ap_enable_reg_pp0_iter22_reg;
  wire ap_enable_reg_pp1_iter15;
  wire ap_enable_reg_pp1_iter22;
  wire [31:0]\ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[31] ;
  wire ap_reg_ioackin_INPUT_IMAGE_ARREADY;
  wire ap_reg_ioackin_INPUT_IMAGE_ARREADY_reg;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire \bus_wide_gen.data_buf_reg[0] ;
  wire [7:0]\bus_wide_gen.data_buf_reg[7] ;
  wire \bus_wide_gen.len_cnt_reg[0] ;
  wire \bus_wide_gen.rdata_valid_t_reg ;
  wire \bus_wide_gen.split_cnt_buf_reg[1] ;
  wire \data_p1[0]_i_1_n_8 ;
  wire \data_p1[1]_i_1_n_8 ;
  wire \data_p1[2]_i_1_n_8 ;
  wire \data_p1[3]_i_1_n_8 ;
  wire \data_p1[4]_i_1_n_8 ;
  wire \data_p1[5]_i_1_n_8 ;
  wire \data_p1[6]_i_1_n_8 ;
  wire \data_p1[7]_i_2_n_8 ;
  wire [7:0]data_p2;
  wire [31:0]in;
  wire load_p1;
  wire load_p2;
  wire \mem_reg[4][0]_srl5_i_3_n_8 ;
  wire \mem_reg[4][0]_srl5_i_4_n_8 ;
  wire push;
  wire rdata_ack_t;
  wire s_ready_t_i_1_n_8;
  wire [1:1]state;
  wire \state[0]_i_1_n_8 ;
  wire \state[1]_i_1_n_8 ;
  wire \tmp_45_reg_1651_reg[0] ;
  wire \tmp_50_reg_1728_reg[0] ;

  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'h80)) 
    ap_reg_ioackin_INPUT_IMAGE_ARREADY_i_1
       (.I0(ap_rst_n),
        .I1(ap_reg_ioackin_INPUT_IMAGE_ARREADY),
        .I2(\mem_reg[4][0]_srl5_i_3_n_8 ),
        .O(ap_reg_ioackin_INPUT_IMAGE_ARREADY_reg));
  LUT3 #(
    .INIT(8'h0B)) 
    \bus_wide_gen.data_buf[31]_i_5 
       (.I0(rdata_ack_t),
        .I1(\bus_wide_gen.rdata_valid_t_reg ),
        .I2(\bus_wide_gen.split_cnt_buf_reg[1] ),
        .O(\bus_wide_gen.data_buf_reg[0] ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[0]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[7] [0]),
        .I1(state),
        .I2(Q),
        .I3(data_p2[0]),
        .O(\data_p1[0]_i_1_n_8 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[1]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[7] [1]),
        .I1(state),
        .I2(Q),
        .I3(data_p2[1]),
        .O(\data_p1[1]_i_1_n_8 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[2]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[7] [2]),
        .I1(state),
        .I2(Q),
        .I3(data_p2[2]),
        .O(\data_p1[2]_i_1_n_8 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[3]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[7] [3]),
        .I1(state),
        .I2(Q),
        .I3(data_p2[3]),
        .O(\data_p1[3]_i_1_n_8 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[4]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[7] [4]),
        .I1(state),
        .I2(Q),
        .I3(data_p2[4]),
        .O(\data_p1[4]_i_1_n_8 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[5]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[7] [5]),
        .I1(state),
        .I2(Q),
        .I3(data_p2[5]),
        .O(\data_p1[5]_i_1_n_8 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[6]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[7] [6]),
        .I1(state),
        .I2(Q),
        .I3(data_p2[6]),
        .O(\data_p1[6]_i_1_n_8 ));
  LUT4 #(
    .INIT(16'hD088)) 
    \data_p1[7]_i_1 
       (.I0(Q),
        .I1(ap_enable_reg_pp0_iter22_reg),
        .I2(\bus_wide_gen.rdata_valid_t_reg ),
        .I3(state),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[7]_i_2 
       (.I0(\bus_wide_gen.data_buf_reg[7] [7]),
        .I1(state),
        .I2(Q),
        .I3(data_p2[7]),
        .O(\data_p1[7]_i_2_n_8 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1_n_8 ),
        .Q(I_RDATA[0]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1_n_8 ),
        .Q(I_RDATA[1]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1_n_8 ),
        .Q(I_RDATA[2]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1_n_8 ),
        .Q(I_RDATA[3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1_n_8 ),
        .Q(I_RDATA[4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1_n_8 ),
        .Q(I_RDATA[5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1_n_8 ),
        .Q(I_RDATA[6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_2_n_8 ),
        .Q(I_RDATA[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[7]_i_1 
       (.I0(rdata_ack_t),
        .I1(\bus_wide_gen.rdata_valid_t_reg ),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_wide_gen.data_buf_reg[7] [0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_wide_gen.data_buf_reg[7] [1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_wide_gen.data_buf_reg[7] [2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_wide_gen.data_buf_reg[7] [3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_wide_gen.data_buf_reg[7] [4]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_wide_gen.data_buf_reg[7] [5]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_wide_gen.data_buf_reg[7] [6]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_wide_gen.data_buf_reg[7] [7]),
        .Q(data_p2[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT2 #(
    .INIT(4'h2)) 
    empty_n_i_5
       (.I0(\bus_wide_gen.rdata_valid_t_reg ),
        .I1(rdata_ack_t),
        .O(\bus_wide_gen.len_cnt_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \mem_reg[4][0]_srl5_i_1 
       (.I0(\mem_reg[4][0]_srl5_i_3_n_8 ),
        .I1(ap_reg_ioackin_INPUT_IMAGE_ARREADY),
        .I2(INPUT_IMAGE_ARREADY),
        .O(push));
  LUT6 #(
    .INIT(64'hEAAAEAEA2AAA2A2A)) 
    \mem_reg[4][0]_srl5_i_2 
       (.I0(\INPUT_IMAGE_addr_reg_1645_reg[31] [0]),
        .I1(ap_enable_reg_pp1_iter15),
        .I2(\tmp_50_reg_1728_reg[0] ),
        .I3(Q),
        .I4(ap_enable_reg_pp1_iter22),
        .I5(\ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[31] [0]),
        .O(in[0]));
  LUT5 #(
    .INIT(32'h08AAAAAA)) 
    \mem_reg[4][0]_srl5_i_3 
       (.I0(\mem_reg[4][0]_srl5_i_4_n_8 ),
        .I1(ap_enable_reg_pp0_iter22),
        .I2(Q),
        .I3(\tmp_45_reg_1651_reg[0] ),
        .I4(ap_enable_reg_pp0_iter15),
        .O(\mem_reg[4][0]_srl5_i_3_n_8 ));
  LUT4 #(
    .INIT(16'h7F77)) 
    \mem_reg[4][0]_srl5_i_4 
       (.I0(ap_enable_reg_pp1_iter15),
        .I1(\tmp_50_reg_1728_reg[0] ),
        .I2(Q),
        .I3(ap_enable_reg_pp1_iter22),
        .O(\mem_reg[4][0]_srl5_i_4_n_8 ));
  LUT6 #(
    .INIT(64'hEAAAEAEA2AAA2A2A)) 
    \mem_reg[4][10]_srl5_i_1 
       (.I0(\INPUT_IMAGE_addr_reg_1645_reg[31] [10]),
        .I1(ap_enable_reg_pp1_iter15),
        .I2(\tmp_50_reg_1728_reg[0] ),
        .I3(Q),
        .I4(ap_enable_reg_pp1_iter22),
        .I5(\ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[31] [10]),
        .O(in[10]));
  LUT6 #(
    .INIT(64'hEAAAEAEA2AAA2A2A)) 
    \mem_reg[4][11]_srl5_i_1__0 
       (.I0(\INPUT_IMAGE_addr_reg_1645_reg[31] [11]),
        .I1(ap_enable_reg_pp1_iter15),
        .I2(\tmp_50_reg_1728_reg[0] ),
        .I3(Q),
        .I4(ap_enable_reg_pp1_iter22),
        .I5(\ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[31] [11]),
        .O(in[11]));
  LUT6 #(
    .INIT(64'hEAAAEAEA2AAA2A2A)) 
    \mem_reg[4][12]_srl5_i_1 
       (.I0(\INPUT_IMAGE_addr_reg_1645_reg[31] [12]),
        .I1(ap_enable_reg_pp1_iter15),
        .I2(\tmp_50_reg_1728_reg[0] ),
        .I3(Q),
        .I4(ap_enable_reg_pp1_iter22),
        .I5(\ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[31] [12]),
        .O(in[12]));
  LUT6 #(
    .INIT(64'hEAAAEAEA2AAA2A2A)) 
    \mem_reg[4][13]_srl5_i_1 
       (.I0(\INPUT_IMAGE_addr_reg_1645_reg[31] [13]),
        .I1(ap_enable_reg_pp1_iter15),
        .I2(\tmp_50_reg_1728_reg[0] ),
        .I3(Q),
        .I4(ap_enable_reg_pp1_iter22),
        .I5(\ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[31] [13]),
        .O(in[13]));
  LUT6 #(
    .INIT(64'hEAAAEAEA2AAA2A2A)) 
    \mem_reg[4][14]_srl5_i_1 
       (.I0(\INPUT_IMAGE_addr_reg_1645_reg[31] [14]),
        .I1(ap_enable_reg_pp1_iter15),
        .I2(\tmp_50_reg_1728_reg[0] ),
        .I3(Q),
        .I4(ap_enable_reg_pp1_iter22),
        .I5(\ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[31] [14]),
        .O(in[14]));
  LUT6 #(
    .INIT(64'hEAAAEAEA2AAA2A2A)) 
    \mem_reg[4][15]_srl5_i_1 
       (.I0(\INPUT_IMAGE_addr_reg_1645_reg[31] [15]),
        .I1(ap_enable_reg_pp1_iter15),
        .I2(\tmp_50_reg_1728_reg[0] ),
        .I3(Q),
        .I4(ap_enable_reg_pp1_iter22),
        .I5(\ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[31] [15]),
        .O(in[15]));
  LUT6 #(
    .INIT(64'hEAAAEAEA2AAA2A2A)) 
    \mem_reg[4][16]_srl5_i_1 
       (.I0(\INPUT_IMAGE_addr_reg_1645_reg[31] [16]),
        .I1(ap_enable_reg_pp1_iter15),
        .I2(\tmp_50_reg_1728_reg[0] ),
        .I3(Q),
        .I4(ap_enable_reg_pp1_iter22),
        .I5(\ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[31] [16]),
        .O(in[16]));
  LUT6 #(
    .INIT(64'hEAAAEAEA2AAA2A2A)) 
    \mem_reg[4][17]_srl5_i_1 
       (.I0(\INPUT_IMAGE_addr_reg_1645_reg[31] [17]),
        .I1(ap_enable_reg_pp1_iter15),
        .I2(\tmp_50_reg_1728_reg[0] ),
        .I3(Q),
        .I4(ap_enable_reg_pp1_iter22),
        .I5(\ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[31] [17]),
        .O(in[17]));
  LUT6 #(
    .INIT(64'hEAAAEAEA2AAA2A2A)) 
    \mem_reg[4][18]_srl5_i_1 
       (.I0(\INPUT_IMAGE_addr_reg_1645_reg[31] [18]),
        .I1(ap_enable_reg_pp1_iter15),
        .I2(\tmp_50_reg_1728_reg[0] ),
        .I3(Q),
        .I4(ap_enable_reg_pp1_iter22),
        .I5(\ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[31] [18]),
        .O(in[18]));
  LUT6 #(
    .INIT(64'hEAAAEAEA2AAA2A2A)) 
    \mem_reg[4][19]_srl5_i_1 
       (.I0(\INPUT_IMAGE_addr_reg_1645_reg[31] [19]),
        .I1(ap_enable_reg_pp1_iter15),
        .I2(\tmp_50_reg_1728_reg[0] ),
        .I3(Q),
        .I4(ap_enable_reg_pp1_iter22),
        .I5(\ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[31] [19]),
        .O(in[19]));
  LUT6 #(
    .INIT(64'hEAAAEAEA2AAA2A2A)) 
    \mem_reg[4][1]_srl5_i_1 
       (.I0(\INPUT_IMAGE_addr_reg_1645_reg[31] [1]),
        .I1(ap_enable_reg_pp1_iter15),
        .I2(\tmp_50_reg_1728_reg[0] ),
        .I3(Q),
        .I4(ap_enable_reg_pp1_iter22),
        .I5(\ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[31] [1]),
        .O(in[1]));
  LUT6 #(
    .INIT(64'hEAAAEAEA2AAA2A2A)) 
    \mem_reg[4][20]_srl5_i_1 
       (.I0(\INPUT_IMAGE_addr_reg_1645_reg[31] [20]),
        .I1(ap_enable_reg_pp1_iter15),
        .I2(\tmp_50_reg_1728_reg[0] ),
        .I3(Q),
        .I4(ap_enable_reg_pp1_iter22),
        .I5(\ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[31] [20]),
        .O(in[20]));
  LUT6 #(
    .INIT(64'hEAAAEAEA2AAA2A2A)) 
    \mem_reg[4][21]_srl5_i_1 
       (.I0(\INPUT_IMAGE_addr_reg_1645_reg[31] [21]),
        .I1(ap_enable_reg_pp1_iter15),
        .I2(\tmp_50_reg_1728_reg[0] ),
        .I3(Q),
        .I4(ap_enable_reg_pp1_iter22),
        .I5(\ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[31] [21]),
        .O(in[21]));
  LUT6 #(
    .INIT(64'hEAAAEAEA2AAA2A2A)) 
    \mem_reg[4][22]_srl5_i_1 
       (.I0(\INPUT_IMAGE_addr_reg_1645_reg[31] [22]),
        .I1(ap_enable_reg_pp1_iter15),
        .I2(\tmp_50_reg_1728_reg[0] ),
        .I3(Q),
        .I4(ap_enable_reg_pp1_iter22),
        .I5(\ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[31] [22]),
        .O(in[22]));
  LUT6 #(
    .INIT(64'hEAAAEAEA2AAA2A2A)) 
    \mem_reg[4][23]_srl5_i_1 
       (.I0(\INPUT_IMAGE_addr_reg_1645_reg[31] [23]),
        .I1(ap_enable_reg_pp1_iter15),
        .I2(\tmp_50_reg_1728_reg[0] ),
        .I3(Q),
        .I4(ap_enable_reg_pp1_iter22),
        .I5(\ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[31] [23]),
        .O(in[23]));
  LUT6 #(
    .INIT(64'hEAAAEAEA2AAA2A2A)) 
    \mem_reg[4][24]_srl5_i_1 
       (.I0(\INPUT_IMAGE_addr_reg_1645_reg[31] [24]),
        .I1(ap_enable_reg_pp1_iter15),
        .I2(\tmp_50_reg_1728_reg[0] ),
        .I3(Q),
        .I4(ap_enable_reg_pp1_iter22),
        .I5(\ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[31] [24]),
        .O(in[24]));
  LUT6 #(
    .INIT(64'hEAAAEAEA2AAA2A2A)) 
    \mem_reg[4][25]_srl5_i_1 
       (.I0(\INPUT_IMAGE_addr_reg_1645_reg[31] [25]),
        .I1(ap_enable_reg_pp1_iter15),
        .I2(\tmp_50_reg_1728_reg[0] ),
        .I3(Q),
        .I4(ap_enable_reg_pp1_iter22),
        .I5(\ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[31] [25]),
        .O(in[25]));
  LUT6 #(
    .INIT(64'hEAAAEAEA2AAA2A2A)) 
    \mem_reg[4][26]_srl5_i_1 
       (.I0(\INPUT_IMAGE_addr_reg_1645_reg[31] [26]),
        .I1(ap_enable_reg_pp1_iter15),
        .I2(\tmp_50_reg_1728_reg[0] ),
        .I3(Q),
        .I4(ap_enable_reg_pp1_iter22),
        .I5(\ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[31] [26]),
        .O(in[26]));
  LUT6 #(
    .INIT(64'hEAAAEAEA2AAA2A2A)) 
    \mem_reg[4][27]_srl5_i_1 
       (.I0(\INPUT_IMAGE_addr_reg_1645_reg[31] [27]),
        .I1(ap_enable_reg_pp1_iter15),
        .I2(\tmp_50_reg_1728_reg[0] ),
        .I3(Q),
        .I4(ap_enable_reg_pp1_iter22),
        .I5(\ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[31] [27]),
        .O(in[27]));
  LUT6 #(
    .INIT(64'hEAAAEAEA2AAA2A2A)) 
    \mem_reg[4][28]_srl5_i_1 
       (.I0(\INPUT_IMAGE_addr_reg_1645_reg[31] [28]),
        .I1(ap_enable_reg_pp1_iter15),
        .I2(\tmp_50_reg_1728_reg[0] ),
        .I3(Q),
        .I4(ap_enable_reg_pp1_iter22),
        .I5(\ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[31] [28]),
        .O(in[28]));
  LUT6 #(
    .INIT(64'hEAAAEAEA2AAA2A2A)) 
    \mem_reg[4][29]_srl5_i_1 
       (.I0(\INPUT_IMAGE_addr_reg_1645_reg[31] [29]),
        .I1(ap_enable_reg_pp1_iter15),
        .I2(\tmp_50_reg_1728_reg[0] ),
        .I3(Q),
        .I4(ap_enable_reg_pp1_iter22),
        .I5(\ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[31] [29]),
        .O(in[29]));
  LUT6 #(
    .INIT(64'hEAAAEAEA2AAA2A2A)) 
    \mem_reg[4][2]_srl5_i_1 
       (.I0(\INPUT_IMAGE_addr_reg_1645_reg[31] [2]),
        .I1(ap_enable_reg_pp1_iter15),
        .I2(\tmp_50_reg_1728_reg[0] ),
        .I3(Q),
        .I4(ap_enable_reg_pp1_iter22),
        .I5(\ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[31] [2]),
        .O(in[2]));
  LUT6 #(
    .INIT(64'hEAAAEAEA2AAA2A2A)) 
    \mem_reg[4][30]_srl5_i_1 
       (.I0(\INPUT_IMAGE_addr_reg_1645_reg[31] [30]),
        .I1(ap_enable_reg_pp1_iter15),
        .I2(\tmp_50_reg_1728_reg[0] ),
        .I3(Q),
        .I4(ap_enable_reg_pp1_iter22),
        .I5(\ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[31] [30]),
        .O(in[30]));
  LUT6 #(
    .INIT(64'hEAAAEAEA2AAA2A2A)) 
    \mem_reg[4][31]_srl5_i_1 
       (.I0(\INPUT_IMAGE_addr_reg_1645_reg[31] [31]),
        .I1(ap_enable_reg_pp1_iter15),
        .I2(\tmp_50_reg_1728_reg[0] ),
        .I3(Q),
        .I4(ap_enable_reg_pp1_iter22),
        .I5(\ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[31] [31]),
        .O(in[31]));
  LUT6 #(
    .INIT(64'hEAAAEAEA2AAA2A2A)) 
    \mem_reg[4][3]_srl5_i_1 
       (.I0(\INPUT_IMAGE_addr_reg_1645_reg[31] [3]),
        .I1(ap_enable_reg_pp1_iter15),
        .I2(\tmp_50_reg_1728_reg[0] ),
        .I3(Q),
        .I4(ap_enable_reg_pp1_iter22),
        .I5(\ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[31] [3]),
        .O(in[3]));
  LUT6 #(
    .INIT(64'hEAAAEAEA2AAA2A2A)) 
    \mem_reg[4][4]_srl5_i_1 
       (.I0(\INPUT_IMAGE_addr_reg_1645_reg[31] [4]),
        .I1(ap_enable_reg_pp1_iter15),
        .I2(\tmp_50_reg_1728_reg[0] ),
        .I3(Q),
        .I4(ap_enable_reg_pp1_iter22),
        .I5(\ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[31] [4]),
        .O(in[4]));
  LUT6 #(
    .INIT(64'hEAAAEAEA2AAA2A2A)) 
    \mem_reg[4][5]_srl5_i_1 
       (.I0(\INPUT_IMAGE_addr_reg_1645_reg[31] [5]),
        .I1(ap_enable_reg_pp1_iter15),
        .I2(\tmp_50_reg_1728_reg[0] ),
        .I3(Q),
        .I4(ap_enable_reg_pp1_iter22),
        .I5(\ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[31] [5]),
        .O(in[5]));
  LUT6 #(
    .INIT(64'hEAAAEAEA2AAA2A2A)) 
    \mem_reg[4][6]_srl5_i_1 
       (.I0(\INPUT_IMAGE_addr_reg_1645_reg[31] [6]),
        .I1(ap_enable_reg_pp1_iter15),
        .I2(\tmp_50_reg_1728_reg[0] ),
        .I3(Q),
        .I4(ap_enable_reg_pp1_iter22),
        .I5(\ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[31] [6]),
        .O(in[6]));
  LUT6 #(
    .INIT(64'hEAAAEAEA2AAA2A2A)) 
    \mem_reg[4][7]_srl5_i_1 
       (.I0(\INPUT_IMAGE_addr_reg_1645_reg[31] [7]),
        .I1(ap_enable_reg_pp1_iter15),
        .I2(\tmp_50_reg_1728_reg[0] ),
        .I3(Q),
        .I4(ap_enable_reg_pp1_iter22),
        .I5(\ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[31] [7]),
        .O(in[7]));
  LUT6 #(
    .INIT(64'hEAAAEAEA2AAA2A2A)) 
    \mem_reg[4][8]_srl5_i_1 
       (.I0(\INPUT_IMAGE_addr_reg_1645_reg[31] [8]),
        .I1(ap_enable_reg_pp1_iter15),
        .I2(\tmp_50_reg_1728_reg[0] ),
        .I3(Q),
        .I4(ap_enable_reg_pp1_iter22),
        .I5(\ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[31] [8]),
        .O(in[8]));
  LUT6 #(
    .INIT(64'hEAAAEAEA2AAA2A2A)) 
    \mem_reg[4][9]_srl5_i_1 
       (.I0(\INPUT_IMAGE_addr_reg_1645_reg[31] [9]),
        .I1(ap_enable_reg_pp1_iter15),
        .I2(\tmp_50_reg_1728_reg[0] ),
        .I3(Q),
        .I4(ap_enable_reg_pp1_iter22),
        .I5(\ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[31] [9]),
        .O(in[9]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT5 #(
    .INIT(32'hDFFF0FC0)) 
    s_ready_t_i_1
       (.I0(\bus_wide_gen.rdata_valid_t_reg ),
        .I1(ap_enable_reg_pp0_iter22_reg),
        .I2(Q),
        .I3(state),
        .I4(rdata_ack_t),
        .O(s_ready_t_i_1_n_8));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1_n_8),
        .Q(rdata_ack_t),
        .R(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT5 #(
    .INIT(32'hE0CCECCC)) 
    \state[0]_i_1 
       (.I0(rdata_ack_t),
        .I1(Q),
        .I2(\bus_wide_gen.rdata_valid_t_reg ),
        .I3(state),
        .I4(ap_enable_reg_pp0_iter22_reg),
        .O(\state[0]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT4 #(
    .INIT(16'hF4FF)) 
    \state[1]_i_1 
       (.I0(\bus_wide_gen.rdata_valid_t_reg ),
        .I1(state),
        .I2(ap_enable_reg_pp0_iter22_reg),
        .I3(Q),
        .O(\state[1]_i_1_n_8 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_8 ),
        .Q(Q),
        .R(ap_rst_n_0));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_8 ),
        .Q(state),
        .S(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hDDD0DDDDDDDDDDDD)) 
    \tmp_38_reg_1615[9]_i_1 
       (.I0(ap_enable_reg_pp0_iter22),
        .I1(Q),
        .I2(ap_reg_ioackin_INPUT_IMAGE_ARREADY),
        .I3(INPUT_IMAGE_ARREADY),
        .I4(ap_enable_reg_pp0_iter15),
        .I5(\tmp_45_reg_1651_reg[0] ),
        .O(ap_NS_fsm5));
  LUT6 #(
    .INIT(64'hDDD0DDDDDDDDDDDD)) 
    \tmp_43_reg_1697[9]_i_1 
       (.I0(ap_enable_reg_pp1_iter22),
        .I1(Q),
        .I2(ap_reg_ioackin_INPUT_IMAGE_ARREADY),
        .I3(INPUT_IMAGE_ARREADY),
        .I4(ap_enable_reg_pp1_iter15),
        .I5(\tmp_50_reg_1728_reg[0] ),
        .O(I_RREADY2));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_SPECS_s_axi
   (DOADO,
    DOBDO,
    D,
    s_axi_SPECS_AWREADY,
    s_axi_SPECS_RVALID,
    s_axi_SPECS_ARREADY,
    s_axi_SPECS_RDATA,
    tmp_34_fu_1432_p2,
    int_specs_ce1,
    s_axi_SPECS_WREADY,
    s_axi_SPECS_BVALID,
    ap_clk,
    DIADI,
    s_axi_SPECS_WDATA,
    Q,
    ap_rst_n_inv,
    \offset_assign_cast_reg_1742_reg[5]_i_2 ,
    \offset_assign_cast_reg_1742_reg[4]_i_2 ,
    \offset_assign_cast_reg_1742_reg[5]_i_3 ,
    \tmp_35_cast_reg_1582_reg[2]_i_2 ,
    \tmp_35_cast_reg_1582_reg[3]_i_2 ,
    \tmp_35_cast_reg_1582_reg[4]_i_2 ,
    \tmp_35_cast_reg_1582_reg[5]_i_2 ,
    \tmp_35_cast_reg_1582_reg[6]_i_2 ,
    \tmp_35_cast_reg_1582_reg[7]_i_2 ,
    \tmp_35_cast_reg_1582_reg[8]_i_2 ,
    \tmp_35_cast_reg_1582_reg[9]_i_2 ,
    \tmp_35_cast_reg_1582_reg[10]_i_2 ,
    \tmp_35_cast_reg_1582_reg[11]_i_2 ,
    \tmp_35_cast_reg_1582_reg[12]_i_2 ,
    \tmp_35_cast_reg_1582_reg[13]_i_2 ,
    \tmp_35_cast_reg_1582_reg[14]_i_2 ,
    \tmp_35_cast_reg_1582_reg[15]_i_2 ,
    \tmp_35_cast_reg_1582_reg[16]_i_2 ,
    \tmp_35_cast_reg_1582_reg[17]_i_2 ,
    \tmp_35_cast_reg_1582_reg[18]_i_2 ,
    \tmp_35_cast_reg_1582_reg[19]_i_2 ,
    \tmp_35_cast_reg_1582_reg[20]_i_2 ,
    \tmp_35_cast_reg_1582_reg[21]_i_2 ,
    \tmp_35_cast_reg_1582_reg[22]_i_2 ,
    \tmp_35_cast_reg_1582_reg[23]_i_2 ,
    \tmp_35_cast_reg_1582_reg[24]_i_2 ,
    \tmp_35_cast_reg_1582_reg[25]_i_2 ,
    \tmp_35_cast_reg_1582_reg[26]_i_2 ,
    \tmp_35_cast_reg_1582_reg[27]_i_2 ,
    \tmp_35_cast_reg_1582_reg[28]_i_2 ,
    \tmp_35_cast_reg_1582_reg[29]_i_2 ,
    \tmp_35_cast_reg_1582_reg[30]_i_2 ,
    \tmp_35_cast_reg_1582_reg[31]_i_2 ,
    \rdata_reg[31]_i_3 ,
    \rdata_reg[0]_i_2 ,
    \rdata_reg[1]_i_2 ,
    \rdata_reg[2]_i_2 ,
    \rdata_reg[3]_i_2 ,
    \rdata_reg[4]_i_2 ,
    \rdata_reg[5]_i_2 ,
    \rdata_reg[6]_i_2 ,
    \rdata_reg[7]_i_2 ,
    \rdata_reg[8]_i_2 ,
    \rdata_reg[9]_i_2 ,
    \rdata_reg[10]_i_2 ,
    \rdata_reg[11]_i_2 ,
    \rdata_reg[12]_i_2 ,
    \rdata_reg[13]_i_2 ,
    \rdata_reg[14]_i_2 ,
    \rdata_reg[15]_i_2 ,
    \rdata_reg[16]_i_2 ,
    \rdata_reg[17]_i_2 ,
    \rdata_reg[18]_i_2 ,
    \rdata_reg[19]_i_2 ,
    \rdata_reg[20]_i_2 ,
    \rdata_reg[21]_i_2 ,
    \rdata_reg[22]_i_2 ,
    \rdata_reg[23]_i_2 ,
    \rdata_reg[24]_i_2 ,
    \rdata_reg[25]_i_2 ,
    \rdata_reg[26]_i_2 ,
    \rdata_reg[27]_i_2 ,
    \rdata_reg[28]_i_2 ,
    \rdata_reg[29]_i_2 ,
    \rdata_reg[30]_i_2 ,
    \rdata_reg[31]_i_4 ,
    s_axi_SPECS_AWADDR,
    s_axi_SPECS_WVALID,
    ap_rst_n,
    s_axi_SPECS_AWVALID,
    s_axi_SPECS_WSTRB,
    s_axi_SPECS_BREADY,
    s_axi_SPECS_ARADDR,
    s_axi_SPECS_ARVALID,
    s_axi_SPECS_RREADY);
  output [31:0]DOADO;
  output [31:0]DOBDO;
  output [31:0]D;
  output s_axi_SPECS_AWREADY;
  output s_axi_SPECS_RVALID;
  output s_axi_SPECS_ARREADY;
  output [31:0]s_axi_SPECS_RDATA;
  output [4:0]tmp_34_fu_1432_p2;
  output int_specs_ce1;
  output s_axi_SPECS_WREADY;
  output s_axi_SPECS_BVALID;
  input ap_clk;
  input [25:0]DIADI;
  input [31:0]s_axi_SPECS_WDATA;
  input [2:0]Q;
  input ap_rst_n_inv;
  input \offset_assign_cast_reg_1742_reg[5]_i_2 ;
  input \offset_assign_cast_reg_1742_reg[4]_i_2 ;
  input \offset_assign_cast_reg_1742_reg[5]_i_3 ;
  input \tmp_35_cast_reg_1582_reg[2]_i_2 ;
  input \tmp_35_cast_reg_1582_reg[3]_i_2 ;
  input \tmp_35_cast_reg_1582_reg[4]_i_2 ;
  input \tmp_35_cast_reg_1582_reg[5]_i_2 ;
  input \tmp_35_cast_reg_1582_reg[6]_i_2 ;
  input \tmp_35_cast_reg_1582_reg[7]_i_2 ;
  input \tmp_35_cast_reg_1582_reg[8]_i_2 ;
  input \tmp_35_cast_reg_1582_reg[9]_i_2 ;
  input \tmp_35_cast_reg_1582_reg[10]_i_2 ;
  input \tmp_35_cast_reg_1582_reg[11]_i_2 ;
  input \tmp_35_cast_reg_1582_reg[12]_i_2 ;
  input \tmp_35_cast_reg_1582_reg[13]_i_2 ;
  input \tmp_35_cast_reg_1582_reg[14]_i_2 ;
  input \tmp_35_cast_reg_1582_reg[15]_i_2 ;
  input \tmp_35_cast_reg_1582_reg[16]_i_2 ;
  input \tmp_35_cast_reg_1582_reg[17]_i_2 ;
  input \tmp_35_cast_reg_1582_reg[18]_i_2 ;
  input \tmp_35_cast_reg_1582_reg[19]_i_2 ;
  input \tmp_35_cast_reg_1582_reg[20]_i_2 ;
  input \tmp_35_cast_reg_1582_reg[21]_i_2 ;
  input \tmp_35_cast_reg_1582_reg[22]_i_2 ;
  input \tmp_35_cast_reg_1582_reg[23]_i_2 ;
  input \tmp_35_cast_reg_1582_reg[24]_i_2 ;
  input \tmp_35_cast_reg_1582_reg[25]_i_2 ;
  input \tmp_35_cast_reg_1582_reg[26]_i_2 ;
  input \tmp_35_cast_reg_1582_reg[27]_i_2 ;
  input \tmp_35_cast_reg_1582_reg[28]_i_2 ;
  input \tmp_35_cast_reg_1582_reg[29]_i_2 ;
  input \tmp_35_cast_reg_1582_reg[30]_i_2 ;
  input \tmp_35_cast_reg_1582_reg[31]_i_2 ;
  input \rdata_reg[31]_i_3 ;
  input \rdata_reg[0]_i_2 ;
  input \rdata_reg[1]_i_2 ;
  input \rdata_reg[2]_i_2 ;
  input \rdata_reg[3]_i_2 ;
  input \rdata_reg[4]_i_2 ;
  input \rdata_reg[5]_i_2 ;
  input \rdata_reg[6]_i_2 ;
  input \rdata_reg[7]_i_2 ;
  input \rdata_reg[8]_i_2 ;
  input \rdata_reg[9]_i_2 ;
  input \rdata_reg[10]_i_2 ;
  input \rdata_reg[11]_i_2 ;
  input \rdata_reg[12]_i_2 ;
  input \rdata_reg[13]_i_2 ;
  input \rdata_reg[14]_i_2 ;
  input \rdata_reg[15]_i_2 ;
  input \rdata_reg[16]_i_2 ;
  input \rdata_reg[17]_i_2 ;
  input \rdata_reg[18]_i_2 ;
  input \rdata_reg[19]_i_2 ;
  input \rdata_reg[20]_i_2 ;
  input \rdata_reg[21]_i_2 ;
  input \rdata_reg[22]_i_2 ;
  input \rdata_reg[23]_i_2 ;
  input \rdata_reg[24]_i_2 ;
  input \rdata_reg[25]_i_2 ;
  input \rdata_reg[26]_i_2 ;
  input \rdata_reg[27]_i_2 ;
  input \rdata_reg[28]_i_2 ;
  input \rdata_reg[29]_i_2 ;
  input \rdata_reg[30]_i_2 ;
  input \rdata_reg[31]_i_4 ;
  input [2:0]s_axi_SPECS_AWADDR;
  input s_axi_SPECS_WVALID;
  input ap_rst_n;
  input s_axi_SPECS_AWVALID;
  input [3:0]s_axi_SPECS_WSTRB;
  input s_axi_SPECS_BREADY;
  input [2:0]s_axi_SPECS_ARADDR;
  input s_axi_SPECS_ARVALID;
  input s_axi_SPECS_RREADY;

  wire [31:0]D;
  wire [25:0]DIADI;
  wire [31:0]DOADO;
  wire [31:0]DOBDO;
  wire [2:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ar_hs;
  wire aw_hs;
  wire int_specs_ce1;
  wire [31:0]int_specs_q1;
  wire int_specs_read;
  wire int_specs_read0;
  wire int_specs_write_i_1_n_8;
  wire int_specs_write_reg_n_8;
  wire \offset_assign_cast_reg_1742_reg[4]_i_2 ;
  wire \offset_assign_cast_reg_1742_reg[5]_i_2 ;
  wire \offset_assign_cast_reg_1742_reg[5]_i_3 ;
  wire [1:0]p_0_in;
  wire \rdata_reg[0]_i_2 ;
  wire \rdata_reg[10]_i_2 ;
  wire \rdata_reg[11]_i_2 ;
  wire \rdata_reg[12]_i_2 ;
  wire \rdata_reg[13]_i_2 ;
  wire \rdata_reg[14]_i_2 ;
  wire \rdata_reg[15]_i_2 ;
  wire \rdata_reg[16]_i_2 ;
  wire \rdata_reg[17]_i_2 ;
  wire \rdata_reg[18]_i_2 ;
  wire \rdata_reg[19]_i_2 ;
  wire \rdata_reg[1]_i_2 ;
  wire \rdata_reg[20]_i_2 ;
  wire \rdata_reg[21]_i_2 ;
  wire \rdata_reg[22]_i_2 ;
  wire \rdata_reg[23]_i_2 ;
  wire \rdata_reg[24]_i_2 ;
  wire \rdata_reg[25]_i_2 ;
  wire \rdata_reg[26]_i_2 ;
  wire \rdata_reg[27]_i_2 ;
  wire \rdata_reg[28]_i_2 ;
  wire \rdata_reg[29]_i_2 ;
  wire \rdata_reg[2]_i_2 ;
  wire \rdata_reg[30]_i_2 ;
  wire \rdata_reg[31]_i_3 ;
  wire \rdata_reg[31]_i_4 ;
  wire \rdata_reg[3]_i_2 ;
  wire \rdata_reg[4]_i_2 ;
  wire \rdata_reg[5]_i_2 ;
  wire \rdata_reg[6]_i_2 ;
  wire \rdata_reg[7]_i_2 ;
  wire \rdata_reg[8]_i_2 ;
  wire \rdata_reg[9]_i_2 ;
  wire rstate;
  wire \rstate[0]_i_1__0_n_8 ;
  wire [2:0]s_axi_SPECS_ARADDR;
  wire s_axi_SPECS_ARREADY;
  wire s_axi_SPECS_ARVALID;
  wire [2:0]s_axi_SPECS_AWADDR;
  wire s_axi_SPECS_AWREADY;
  wire s_axi_SPECS_AWVALID;
  wire s_axi_SPECS_BREADY;
  wire s_axi_SPECS_BVALID;
  wire [31:0]s_axi_SPECS_RDATA;
  wire s_axi_SPECS_RREADY;
  wire s_axi_SPECS_RVALID;
  wire [31:0]s_axi_SPECS_WDATA;
  wire s_axi_SPECS_WREADY;
  wire [3:0]s_axi_SPECS_WSTRB;
  wire s_axi_SPECS_WVALID;
  wire [4:0]tmp_34_fu_1432_p2;
  wire \tmp_35_cast_reg_1582_reg[10]_i_2 ;
  wire \tmp_35_cast_reg_1582_reg[11]_i_2 ;
  wire \tmp_35_cast_reg_1582_reg[12]_i_2 ;
  wire \tmp_35_cast_reg_1582_reg[13]_i_2 ;
  wire \tmp_35_cast_reg_1582_reg[14]_i_2 ;
  wire \tmp_35_cast_reg_1582_reg[15]_i_2 ;
  wire \tmp_35_cast_reg_1582_reg[16]_i_2 ;
  wire \tmp_35_cast_reg_1582_reg[17]_i_2 ;
  wire \tmp_35_cast_reg_1582_reg[18]_i_2 ;
  wire \tmp_35_cast_reg_1582_reg[19]_i_2 ;
  wire \tmp_35_cast_reg_1582_reg[20]_i_2 ;
  wire \tmp_35_cast_reg_1582_reg[21]_i_2 ;
  wire \tmp_35_cast_reg_1582_reg[22]_i_2 ;
  wire \tmp_35_cast_reg_1582_reg[23]_i_2 ;
  wire \tmp_35_cast_reg_1582_reg[24]_i_2 ;
  wire \tmp_35_cast_reg_1582_reg[25]_i_2 ;
  wire \tmp_35_cast_reg_1582_reg[26]_i_2 ;
  wire \tmp_35_cast_reg_1582_reg[27]_i_2 ;
  wire \tmp_35_cast_reg_1582_reg[28]_i_2 ;
  wire \tmp_35_cast_reg_1582_reg[29]_i_2 ;
  wire \tmp_35_cast_reg_1582_reg[2]_i_2 ;
  wire \tmp_35_cast_reg_1582_reg[30]_i_2 ;
  wire \tmp_35_cast_reg_1582_reg[31]_i_2 ;
  wire \tmp_35_cast_reg_1582_reg[3]_i_2 ;
  wire \tmp_35_cast_reg_1582_reg[4]_i_2 ;
  wire \tmp_35_cast_reg_1582_reg[5]_i_2 ;
  wire \tmp_35_cast_reg_1582_reg[6]_i_2 ;
  wire \tmp_35_cast_reg_1582_reg[7]_i_2 ;
  wire \tmp_35_cast_reg_1582_reg[8]_i_2 ;
  wire \tmp_35_cast_reg_1582_reg[9]_i_2 ;
  wire \waddr[2]_i_1_n_8 ;
  wire \waddr[3]_i_1_n_8 ;
  wire [1:0]wstate;
  wire \wstate[0]_i_1__0_n_8 ;
  wire \wstate[1]_i_1__0_n_8 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_SPECS_s_axi_ram int_specs
       (.D(D),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .int_specs_write_reg(int_specs_write_reg_n_8),
        .\offset_assign_cast_reg_1742_reg[4]_i_2 (\offset_assign_cast_reg_1742_reg[4]_i_2 ),
        .\offset_assign_cast_reg_1742_reg[5]_i_2 (\offset_assign_cast_reg_1742_reg[5]_i_2 ),
        .\offset_assign_cast_reg_1742_reg[5]_i_3 (\offset_assign_cast_reg_1742_reg[5]_i_3 ),
        .p_0_in(p_0_in),
        .\rdata_reg[0]_i_2 (\rdata_reg[0]_i_2 ),
        .\rdata_reg[10]_i_2 (\rdata_reg[10]_i_2 ),
        .\rdata_reg[11]_i_2 (\rdata_reg[11]_i_2 ),
        .\rdata_reg[12]_i_2 (\rdata_reg[12]_i_2 ),
        .\rdata_reg[13]_i_2 (\rdata_reg[13]_i_2 ),
        .\rdata_reg[14]_i_2 (\rdata_reg[14]_i_2 ),
        .\rdata_reg[15]_i_2 (\rdata_reg[15]_i_2 ),
        .\rdata_reg[16]_i_2 (\rdata_reg[16]_i_2 ),
        .\rdata_reg[17]_i_2 (\rdata_reg[17]_i_2 ),
        .\rdata_reg[18]_i_2 (\rdata_reg[18]_i_2 ),
        .\rdata_reg[19]_i_2 (\rdata_reg[19]_i_2 ),
        .\rdata_reg[1]_i_2 (\rdata_reg[1]_i_2 ),
        .\rdata_reg[20]_i_2 (\rdata_reg[20]_i_2 ),
        .\rdata_reg[21]_i_2 (\rdata_reg[21]_i_2 ),
        .\rdata_reg[22]_i_2 (\rdata_reg[22]_i_2 ),
        .\rdata_reg[23]_i_2 (\rdata_reg[23]_i_2 ),
        .\rdata_reg[24]_i_2 (\rdata_reg[24]_i_2 ),
        .\rdata_reg[25]_i_2 (\rdata_reg[25]_i_2 ),
        .\rdata_reg[26]_i_2 (\rdata_reg[26]_i_2 ),
        .\rdata_reg[27]_i_2 (\rdata_reg[27]_i_2 ),
        .\rdata_reg[28]_i_2 (\rdata_reg[28]_i_2 ),
        .\rdata_reg[29]_i_2 (\rdata_reg[29]_i_2 ),
        .\rdata_reg[2]_i_2 (\rdata_reg[2]_i_2 ),
        .\rdata_reg[30]_i_2 (\rdata_reg[30]_i_2 ),
        .\rdata_reg[31] (int_specs_q1),
        .\rdata_reg[31]_i_3 (\rdata_reg[31]_i_3 ),
        .\rdata_reg[31]_i_4 (\rdata_reg[31]_i_4 ),
        .\rdata_reg[3]_i_2 (\rdata_reg[3]_i_2 ),
        .\rdata_reg[4]_i_2 (\rdata_reg[4]_i_2 ),
        .\rdata_reg[5]_i_2 (\rdata_reg[5]_i_2 ),
        .\rdata_reg[6]_i_2 (\rdata_reg[6]_i_2 ),
        .\rdata_reg[7]_i_2 (\rdata_reg[7]_i_2 ),
        .\rdata_reg[8]_i_2 (\rdata_reg[8]_i_2 ),
        .\rdata_reg[9]_i_2 (\rdata_reg[9]_i_2 ),
        .rstate(rstate),
        .s_axi_SPECS_ARADDR(s_axi_SPECS_ARADDR[1:0]),
        .s_axi_SPECS_ARVALID(s_axi_SPECS_ARVALID),
        .s_axi_SPECS_WDATA(s_axi_SPECS_WDATA),
        .s_axi_SPECS_WSTRB(s_axi_SPECS_WSTRB),
        .s_axi_SPECS_WVALID(s_axi_SPECS_WVALID),
        .tmp_34_fu_1432_p2(tmp_34_fu_1432_p2),
        .\tmp_35_cast_reg_1582_reg[10]_i_2 (\tmp_35_cast_reg_1582_reg[10]_i_2 ),
        .\tmp_35_cast_reg_1582_reg[11]_i_2 (\tmp_35_cast_reg_1582_reg[11]_i_2 ),
        .\tmp_35_cast_reg_1582_reg[12]_i_2 (\tmp_35_cast_reg_1582_reg[12]_i_2 ),
        .\tmp_35_cast_reg_1582_reg[13]_i_2 (\tmp_35_cast_reg_1582_reg[13]_i_2 ),
        .\tmp_35_cast_reg_1582_reg[14]_i_2 (\tmp_35_cast_reg_1582_reg[14]_i_2 ),
        .\tmp_35_cast_reg_1582_reg[15]_i_2 (\tmp_35_cast_reg_1582_reg[15]_i_2 ),
        .\tmp_35_cast_reg_1582_reg[16]_i_2 (\tmp_35_cast_reg_1582_reg[16]_i_2 ),
        .\tmp_35_cast_reg_1582_reg[17]_i_2 (\tmp_35_cast_reg_1582_reg[17]_i_2 ),
        .\tmp_35_cast_reg_1582_reg[18]_i_2 (\tmp_35_cast_reg_1582_reg[18]_i_2 ),
        .\tmp_35_cast_reg_1582_reg[19]_i_2 (\tmp_35_cast_reg_1582_reg[19]_i_2 ),
        .\tmp_35_cast_reg_1582_reg[20]_i_2 (\tmp_35_cast_reg_1582_reg[20]_i_2 ),
        .\tmp_35_cast_reg_1582_reg[21]_i_2 (\tmp_35_cast_reg_1582_reg[21]_i_2 ),
        .\tmp_35_cast_reg_1582_reg[22]_i_2 (\tmp_35_cast_reg_1582_reg[22]_i_2 ),
        .\tmp_35_cast_reg_1582_reg[23]_i_2 (\tmp_35_cast_reg_1582_reg[23]_i_2 ),
        .\tmp_35_cast_reg_1582_reg[24]_i_2 (\tmp_35_cast_reg_1582_reg[24]_i_2 ),
        .\tmp_35_cast_reg_1582_reg[25]_i_2 (\tmp_35_cast_reg_1582_reg[25]_i_2 ),
        .\tmp_35_cast_reg_1582_reg[26]_i_2 (\tmp_35_cast_reg_1582_reg[26]_i_2 ),
        .\tmp_35_cast_reg_1582_reg[27]_i_2 (\tmp_35_cast_reg_1582_reg[27]_i_2 ),
        .\tmp_35_cast_reg_1582_reg[28]_i_2 (\tmp_35_cast_reg_1582_reg[28]_i_2 ),
        .\tmp_35_cast_reg_1582_reg[29]_i_2 (\tmp_35_cast_reg_1582_reg[29]_i_2 ),
        .\tmp_35_cast_reg_1582_reg[2]_i_2 (\tmp_35_cast_reg_1582_reg[2]_i_2 ),
        .\tmp_35_cast_reg_1582_reg[30]_i_2 (\tmp_35_cast_reg_1582_reg[30]_i_2 ),
        .\tmp_35_cast_reg_1582_reg[31]_i_2 (\tmp_35_cast_reg_1582_reg[31]_i_2 ),
        .\tmp_35_cast_reg_1582_reg[3]_i_2 (\tmp_35_cast_reg_1582_reg[3]_i_2 ),
        .\tmp_35_cast_reg_1582_reg[4]_i_2 (\tmp_35_cast_reg_1582_reg[4]_i_2 ),
        .\tmp_35_cast_reg_1582_reg[5]_i_2 (\tmp_35_cast_reg_1582_reg[5]_i_2 ),
        .\tmp_35_cast_reg_1582_reg[6]_i_2 (\tmp_35_cast_reg_1582_reg[6]_i_2 ),
        .\tmp_35_cast_reg_1582_reg[7]_i_2 (\tmp_35_cast_reg_1582_reg[7]_i_2 ),
        .\tmp_35_cast_reg_1582_reg[8]_i_2 (\tmp_35_cast_reg_1582_reg[8]_i_2 ),
        .\tmp_35_cast_reg_1582_reg[9]_i_2 (\tmp_35_cast_reg_1582_reg[9]_i_2 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    int_specs_read_i_1
       (.I0(ap_rst_n),
        .I1(rstate),
        .I2(s_axi_SPECS_ARVALID),
        .I3(s_axi_SPECS_ARADDR[2]),
        .O(int_specs_read0));
  FDRE int_specs_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_specs_read0),
        .Q(int_specs_read),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h8F88)) 
    int_specs_write_i_1
       (.I0(s_axi_SPECS_AWADDR[2]),
        .I1(aw_hs),
        .I2(s_axi_SPECS_WVALID),
        .I3(int_specs_write_reg_n_8),
        .O(int_specs_write_i_1_n_8));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    int_specs_write_i_2
       (.I0(s_axi_SPECS_AWVALID),
        .I1(wstate[0]),
        .I2(wstate[1]),
        .I3(ap_rst_n),
        .O(aw_hs));
  FDRE int_specs_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_specs_write_i_1_n_8),
        .Q(int_specs_write_reg_n_8),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h20)) 
    \rdata[31]_i_1 
       (.I0(s_axi_SPECS_ARVALID),
        .I1(rstate),
        .I2(ap_rst_n),
        .O(ar_hs));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT5 #(
    .INIT(32'hFF202020)) 
    \rdata[31]_i_5 
       (.I0(ap_rst_n),
        .I1(rstate),
        .I2(s_axi_SPECS_ARVALID),
        .I3(s_axi_SPECS_WVALID),
        .I4(int_specs_write_reg_n_8),
        .O(int_specs_ce1));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(int_specs_read),
        .D(int_specs_q1[0]),
        .Q(s_axi_SPECS_RDATA[0]),
        .R(ar_hs));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(int_specs_read),
        .D(int_specs_q1[10]),
        .Q(s_axi_SPECS_RDATA[10]),
        .R(ar_hs));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(int_specs_read),
        .D(int_specs_q1[11]),
        .Q(s_axi_SPECS_RDATA[11]),
        .R(ar_hs));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(int_specs_read),
        .D(int_specs_q1[12]),
        .Q(s_axi_SPECS_RDATA[12]),
        .R(ar_hs));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(int_specs_read),
        .D(int_specs_q1[13]),
        .Q(s_axi_SPECS_RDATA[13]),
        .R(ar_hs));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(int_specs_read),
        .D(int_specs_q1[14]),
        .Q(s_axi_SPECS_RDATA[14]),
        .R(ar_hs));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(int_specs_read),
        .D(int_specs_q1[15]),
        .Q(s_axi_SPECS_RDATA[15]),
        .R(ar_hs));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(int_specs_read),
        .D(int_specs_q1[16]),
        .Q(s_axi_SPECS_RDATA[16]),
        .R(ar_hs));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(int_specs_read),
        .D(int_specs_q1[17]),
        .Q(s_axi_SPECS_RDATA[17]),
        .R(ar_hs));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(int_specs_read),
        .D(int_specs_q1[18]),
        .Q(s_axi_SPECS_RDATA[18]),
        .R(ar_hs));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(int_specs_read),
        .D(int_specs_q1[19]),
        .Q(s_axi_SPECS_RDATA[19]),
        .R(ar_hs));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(int_specs_read),
        .D(int_specs_q1[1]),
        .Q(s_axi_SPECS_RDATA[1]),
        .R(ar_hs));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(int_specs_read),
        .D(int_specs_q1[20]),
        .Q(s_axi_SPECS_RDATA[20]),
        .R(ar_hs));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(int_specs_read),
        .D(int_specs_q1[21]),
        .Q(s_axi_SPECS_RDATA[21]),
        .R(ar_hs));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(int_specs_read),
        .D(int_specs_q1[22]),
        .Q(s_axi_SPECS_RDATA[22]),
        .R(ar_hs));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(int_specs_read),
        .D(int_specs_q1[23]),
        .Q(s_axi_SPECS_RDATA[23]),
        .R(ar_hs));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(int_specs_read),
        .D(int_specs_q1[24]),
        .Q(s_axi_SPECS_RDATA[24]),
        .R(ar_hs));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(int_specs_read),
        .D(int_specs_q1[25]),
        .Q(s_axi_SPECS_RDATA[25]),
        .R(ar_hs));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(int_specs_read),
        .D(int_specs_q1[26]),
        .Q(s_axi_SPECS_RDATA[26]),
        .R(ar_hs));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(int_specs_read),
        .D(int_specs_q1[27]),
        .Q(s_axi_SPECS_RDATA[27]),
        .R(ar_hs));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(int_specs_read),
        .D(int_specs_q1[28]),
        .Q(s_axi_SPECS_RDATA[28]),
        .R(ar_hs));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(int_specs_read),
        .D(int_specs_q1[29]),
        .Q(s_axi_SPECS_RDATA[29]),
        .R(ar_hs));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(int_specs_read),
        .D(int_specs_q1[2]),
        .Q(s_axi_SPECS_RDATA[2]),
        .R(ar_hs));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(int_specs_read),
        .D(int_specs_q1[30]),
        .Q(s_axi_SPECS_RDATA[30]),
        .R(ar_hs));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(int_specs_read),
        .D(int_specs_q1[31]),
        .Q(s_axi_SPECS_RDATA[31]),
        .R(ar_hs));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(int_specs_read),
        .D(int_specs_q1[3]),
        .Q(s_axi_SPECS_RDATA[3]),
        .R(ar_hs));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(int_specs_read),
        .D(int_specs_q1[4]),
        .Q(s_axi_SPECS_RDATA[4]),
        .R(ar_hs));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(int_specs_read),
        .D(int_specs_q1[5]),
        .Q(s_axi_SPECS_RDATA[5]),
        .R(ar_hs));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(int_specs_read),
        .D(int_specs_q1[6]),
        .Q(s_axi_SPECS_RDATA[6]),
        .R(ar_hs));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(int_specs_read),
        .D(int_specs_q1[7]),
        .Q(s_axi_SPECS_RDATA[7]),
        .R(ar_hs));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(int_specs_read),
        .D(int_specs_q1[8]),
        .Q(s_axi_SPECS_RDATA[8]),
        .R(ar_hs));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(int_specs_read),
        .D(int_specs_q1[9]),
        .Q(s_axi_SPECS_RDATA[9]),
        .R(ar_hs));
  LUT4 #(
    .INIT(16'hDFD0)) 
    \rstate[0]_i_1__0 
       (.I0(s_axi_SPECS_RREADY),
        .I1(int_specs_read),
        .I2(rstate),
        .I3(s_axi_SPECS_ARVALID),
        .O(\rstate[0]_i_1__0_n_8 ));
  FDRE \rstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rstate[0]_i_1__0_n_8 ),
        .Q(rstate),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT2 #(
    .INIT(4'h2)) 
    s_axi_SPECS_ARREADY_INST_0
       (.I0(ap_rst_n),
        .I1(rstate),
        .O(s_axi_SPECS_ARREADY));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'h02)) 
    s_axi_SPECS_AWREADY_INST_0
       (.I0(ap_rst_n),
        .I1(wstate[1]),
        .I2(wstate[0]),
        .O(s_axi_SPECS_AWREADY));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT2 #(
    .INIT(4'h2)) 
    s_axi_SPECS_BVALID_INST_0
       (.I0(wstate[1]),
        .I1(wstate[0]),
        .O(s_axi_SPECS_BVALID));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT2 #(
    .INIT(4'h2)) 
    s_axi_SPECS_RVALID_INST_0
       (.I0(rstate),
        .I1(int_specs_read),
        .O(s_axi_SPECS_RVALID));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT2 #(
    .INIT(4'h2)) 
    s_axi_SPECS_WREADY_INST_0
       (.I0(wstate[0]),
        .I1(wstate[1]),
        .O(s_axi_SPECS_WREADY));
  LUT6 #(
    .INIT(64'hFFFBFFFF00080000)) 
    \waddr[2]_i_1 
       (.I0(s_axi_SPECS_AWADDR[0]),
        .I1(s_axi_SPECS_AWVALID),
        .I2(wstate[0]),
        .I3(wstate[1]),
        .I4(ap_rst_n),
        .I5(p_0_in[0]),
        .O(\waddr[2]_i_1_n_8 ));
  LUT6 #(
    .INIT(64'hFFFBFFFF00080000)) 
    \waddr[3]_i_1 
       (.I0(s_axi_SPECS_AWADDR[1]),
        .I1(s_axi_SPECS_AWVALID),
        .I2(wstate[0]),
        .I3(wstate[1]),
        .I4(ap_rst_n),
        .I5(p_0_in[1]),
        .O(\waddr[3]_i_1_n_8 ));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\waddr[2]_i_1_n_8 ),
        .Q(p_0_in[0]),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\waddr[3]_i_1_n_8 ),
        .Q(p_0_in[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT4 #(
    .INIT(16'h0454)) 
    \wstate[0]_i_1__0 
       (.I0(wstate[1]),
        .I1(s_axi_SPECS_AWVALID),
        .I2(wstate[0]),
        .I3(s_axi_SPECS_WVALID),
        .O(\wstate[0]_i_1__0_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT4 #(
    .INIT(16'h0838)) 
    \wstate[1]_i_1__0 
       (.I0(s_axi_SPECS_WVALID),
        .I1(wstate[0]),
        .I2(wstate[1]),
        .I3(s_axi_SPECS_BREADY),
        .O(\wstate[1]_i_1__0_n_8 ));
  FDRE \wstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wstate[0]_i_1__0_n_8 ),
        .Q(wstate[0]),
        .R(ap_rst_n_inv));
  FDRE \wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wstate[1]_i_1__0_n_8 ),
        .Q(wstate[1]),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_SPECS_s_axi_ram
   (DOADO,
    DOBDO,
    D,
    \rdata_reg[31] ,
    tmp_34_fu_1432_p2,
    ap_clk,
    DIADI,
    s_axi_SPECS_WDATA,
    Q,
    \offset_assign_cast_reg_1742_reg[5]_i_2 ,
    \offset_assign_cast_reg_1742_reg[4]_i_2 ,
    \offset_assign_cast_reg_1742_reg[5]_i_3 ,
    \tmp_35_cast_reg_1582_reg[2]_i_2 ,
    \tmp_35_cast_reg_1582_reg[3]_i_2 ,
    \tmp_35_cast_reg_1582_reg[4]_i_2 ,
    \tmp_35_cast_reg_1582_reg[5]_i_2 ,
    \tmp_35_cast_reg_1582_reg[6]_i_2 ,
    \tmp_35_cast_reg_1582_reg[7]_i_2 ,
    \tmp_35_cast_reg_1582_reg[8]_i_2 ,
    \tmp_35_cast_reg_1582_reg[9]_i_2 ,
    \tmp_35_cast_reg_1582_reg[10]_i_2 ,
    \tmp_35_cast_reg_1582_reg[11]_i_2 ,
    \tmp_35_cast_reg_1582_reg[12]_i_2 ,
    \tmp_35_cast_reg_1582_reg[13]_i_2 ,
    \tmp_35_cast_reg_1582_reg[14]_i_2 ,
    \tmp_35_cast_reg_1582_reg[15]_i_2 ,
    \tmp_35_cast_reg_1582_reg[16]_i_2 ,
    \tmp_35_cast_reg_1582_reg[17]_i_2 ,
    \tmp_35_cast_reg_1582_reg[18]_i_2 ,
    \tmp_35_cast_reg_1582_reg[19]_i_2 ,
    \tmp_35_cast_reg_1582_reg[20]_i_2 ,
    \tmp_35_cast_reg_1582_reg[21]_i_2 ,
    \tmp_35_cast_reg_1582_reg[22]_i_2 ,
    \tmp_35_cast_reg_1582_reg[23]_i_2 ,
    \tmp_35_cast_reg_1582_reg[24]_i_2 ,
    \tmp_35_cast_reg_1582_reg[25]_i_2 ,
    \tmp_35_cast_reg_1582_reg[26]_i_2 ,
    \tmp_35_cast_reg_1582_reg[27]_i_2 ,
    \tmp_35_cast_reg_1582_reg[28]_i_2 ,
    \tmp_35_cast_reg_1582_reg[29]_i_2 ,
    \tmp_35_cast_reg_1582_reg[30]_i_2 ,
    \tmp_35_cast_reg_1582_reg[31]_i_2 ,
    \rdata_reg[31]_i_3 ,
    \rdata_reg[0]_i_2 ,
    \rdata_reg[1]_i_2 ,
    \rdata_reg[2]_i_2 ,
    \rdata_reg[3]_i_2 ,
    \rdata_reg[4]_i_2 ,
    \rdata_reg[5]_i_2 ,
    \rdata_reg[6]_i_2 ,
    \rdata_reg[7]_i_2 ,
    \rdata_reg[8]_i_2 ,
    \rdata_reg[9]_i_2 ,
    \rdata_reg[10]_i_2 ,
    \rdata_reg[11]_i_2 ,
    \rdata_reg[12]_i_2 ,
    \rdata_reg[13]_i_2 ,
    \rdata_reg[14]_i_2 ,
    \rdata_reg[15]_i_2 ,
    \rdata_reg[16]_i_2 ,
    \rdata_reg[17]_i_2 ,
    \rdata_reg[18]_i_2 ,
    \rdata_reg[19]_i_2 ,
    \rdata_reg[20]_i_2 ,
    \rdata_reg[21]_i_2 ,
    \rdata_reg[22]_i_2 ,
    \rdata_reg[23]_i_2 ,
    \rdata_reg[24]_i_2 ,
    \rdata_reg[25]_i_2 ,
    \rdata_reg[26]_i_2 ,
    \rdata_reg[27]_i_2 ,
    \rdata_reg[28]_i_2 ,
    \rdata_reg[29]_i_2 ,
    \rdata_reg[30]_i_2 ,
    \rdata_reg[31]_i_4 ,
    s_axi_SPECS_WSTRB,
    int_specs_write_reg,
    s_axi_SPECS_WVALID,
    s_axi_SPECS_ARADDR,
    s_axi_SPECS_ARVALID,
    rstate,
    ap_rst_n,
    p_0_in);
  output [31:0]DOADO;
  output [31:0]DOBDO;
  output [31:0]D;
  output [31:0]\rdata_reg[31] ;
  output [4:0]tmp_34_fu_1432_p2;
  input ap_clk;
  input [25:0]DIADI;
  input [31:0]s_axi_SPECS_WDATA;
  input [2:0]Q;
  input \offset_assign_cast_reg_1742_reg[5]_i_2 ;
  input \offset_assign_cast_reg_1742_reg[4]_i_2 ;
  input \offset_assign_cast_reg_1742_reg[5]_i_3 ;
  input \tmp_35_cast_reg_1582_reg[2]_i_2 ;
  input \tmp_35_cast_reg_1582_reg[3]_i_2 ;
  input \tmp_35_cast_reg_1582_reg[4]_i_2 ;
  input \tmp_35_cast_reg_1582_reg[5]_i_2 ;
  input \tmp_35_cast_reg_1582_reg[6]_i_2 ;
  input \tmp_35_cast_reg_1582_reg[7]_i_2 ;
  input \tmp_35_cast_reg_1582_reg[8]_i_2 ;
  input \tmp_35_cast_reg_1582_reg[9]_i_2 ;
  input \tmp_35_cast_reg_1582_reg[10]_i_2 ;
  input \tmp_35_cast_reg_1582_reg[11]_i_2 ;
  input \tmp_35_cast_reg_1582_reg[12]_i_2 ;
  input \tmp_35_cast_reg_1582_reg[13]_i_2 ;
  input \tmp_35_cast_reg_1582_reg[14]_i_2 ;
  input \tmp_35_cast_reg_1582_reg[15]_i_2 ;
  input \tmp_35_cast_reg_1582_reg[16]_i_2 ;
  input \tmp_35_cast_reg_1582_reg[17]_i_2 ;
  input \tmp_35_cast_reg_1582_reg[18]_i_2 ;
  input \tmp_35_cast_reg_1582_reg[19]_i_2 ;
  input \tmp_35_cast_reg_1582_reg[20]_i_2 ;
  input \tmp_35_cast_reg_1582_reg[21]_i_2 ;
  input \tmp_35_cast_reg_1582_reg[22]_i_2 ;
  input \tmp_35_cast_reg_1582_reg[23]_i_2 ;
  input \tmp_35_cast_reg_1582_reg[24]_i_2 ;
  input \tmp_35_cast_reg_1582_reg[25]_i_2 ;
  input \tmp_35_cast_reg_1582_reg[26]_i_2 ;
  input \tmp_35_cast_reg_1582_reg[27]_i_2 ;
  input \tmp_35_cast_reg_1582_reg[28]_i_2 ;
  input \tmp_35_cast_reg_1582_reg[29]_i_2 ;
  input \tmp_35_cast_reg_1582_reg[30]_i_2 ;
  input \tmp_35_cast_reg_1582_reg[31]_i_2 ;
  input \rdata_reg[31]_i_3 ;
  input \rdata_reg[0]_i_2 ;
  input \rdata_reg[1]_i_2 ;
  input \rdata_reg[2]_i_2 ;
  input \rdata_reg[3]_i_2 ;
  input \rdata_reg[4]_i_2 ;
  input \rdata_reg[5]_i_2 ;
  input \rdata_reg[6]_i_2 ;
  input \rdata_reg[7]_i_2 ;
  input \rdata_reg[8]_i_2 ;
  input \rdata_reg[9]_i_2 ;
  input \rdata_reg[10]_i_2 ;
  input \rdata_reg[11]_i_2 ;
  input \rdata_reg[12]_i_2 ;
  input \rdata_reg[13]_i_2 ;
  input \rdata_reg[14]_i_2 ;
  input \rdata_reg[15]_i_2 ;
  input \rdata_reg[16]_i_2 ;
  input \rdata_reg[17]_i_2 ;
  input \rdata_reg[18]_i_2 ;
  input \rdata_reg[19]_i_2 ;
  input \rdata_reg[20]_i_2 ;
  input \rdata_reg[21]_i_2 ;
  input \rdata_reg[22]_i_2 ;
  input \rdata_reg[23]_i_2 ;
  input \rdata_reg[24]_i_2 ;
  input \rdata_reg[25]_i_2 ;
  input \rdata_reg[26]_i_2 ;
  input \rdata_reg[27]_i_2 ;
  input \rdata_reg[28]_i_2 ;
  input \rdata_reg[29]_i_2 ;
  input \rdata_reg[30]_i_2 ;
  input \rdata_reg[31]_i_4 ;
  input [3:0]s_axi_SPECS_WSTRB;
  input int_specs_write_reg;
  input s_axi_SPECS_WVALID;
  input [1:0]s_axi_SPECS_ARADDR;
  input s_axi_SPECS_ARVALID;
  input rstate;
  input ap_rst_n;
  input [1:0]p_0_in;

  wire [31:0]D;
  wire [25:0]DIADI;
  wire [31:0]DOADO;
  wire [31:0]DOBDO;
  wire [2:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire \gen_write[1].mem_reg_i_5_n_8 ;
  wire \gen_write[1].mem_reg_i_6_n_8 ;
  wire \gen_write[1].mem_reg_i_7_n_8 ;
  wire \gen_write[1].mem_reg_i_8_n_8 ;
  wire [1:0]int_specs_address1;
  wire int_specs_write_reg;
  wire \offset_assign_cast_reg_1742[10]_i_4_n_8 ;
  wire \offset_assign_cast_reg_1742[9]_i_2_n_8 ;
  wire \offset_assign_cast_reg_1742[9]_i_3_n_8 ;
  wire \offset_assign_cast_reg_1742[9]_i_4_n_8 ;
  wire \offset_assign_cast_reg_1742[9]_i_5_n_8 ;
  wire \offset_assign_cast_reg_1742[9]_i_6_n_8 ;
  wire \offset_assign_cast_reg_1742[9]_i_7_n_8 ;
  wire \offset_assign_cast_reg_1742[9]_i_8_n_8 ;
  wire \offset_assign_cast_reg_1742_reg[4]_i_2 ;
  wire \offset_assign_cast_reg_1742_reg[5]_i_2 ;
  wire \offset_assign_cast_reg_1742_reg[5]_i_3 ;
  wire \offset_assign_cast_reg_1742_reg[9]_i_1_n_10 ;
  wire \offset_assign_cast_reg_1742_reg[9]_i_1_n_11 ;
  wire \offset_assign_cast_reg_1742_reg[9]_i_1_n_8 ;
  wire \offset_assign_cast_reg_1742_reg[9]_i_1_n_9 ;
  wire [1:0]p_0_in;
  wire \rdata_reg[0]_i_2 ;
  wire \rdata_reg[10]_i_2 ;
  wire \rdata_reg[11]_i_2 ;
  wire \rdata_reg[12]_i_2 ;
  wire \rdata_reg[13]_i_2 ;
  wire \rdata_reg[14]_i_2 ;
  wire \rdata_reg[15]_i_2 ;
  wire \rdata_reg[16]_i_2 ;
  wire \rdata_reg[17]_i_2 ;
  wire \rdata_reg[18]_i_2 ;
  wire \rdata_reg[19]_i_2 ;
  wire \rdata_reg[1]_i_2 ;
  wire \rdata_reg[20]_i_2 ;
  wire \rdata_reg[21]_i_2 ;
  wire \rdata_reg[22]_i_2 ;
  wire \rdata_reg[23]_i_2 ;
  wire \rdata_reg[24]_i_2 ;
  wire \rdata_reg[25]_i_2 ;
  wire \rdata_reg[26]_i_2 ;
  wire \rdata_reg[27]_i_2 ;
  wire \rdata_reg[28]_i_2 ;
  wire \rdata_reg[29]_i_2 ;
  wire \rdata_reg[2]_i_2 ;
  wire \rdata_reg[30]_i_2 ;
  wire [31:0]\rdata_reg[31] ;
  wire \rdata_reg[31]_i_3 ;
  wire \rdata_reg[31]_i_4 ;
  wire \rdata_reg[3]_i_2 ;
  wire \rdata_reg[4]_i_2 ;
  wire \rdata_reg[5]_i_2 ;
  wire \rdata_reg[6]_i_2 ;
  wire \rdata_reg[7]_i_2 ;
  wire \rdata_reg[8]_i_2 ;
  wire \rdata_reg[9]_i_2 ;
  wire rstate;
  wire [1:0]s_axi_SPECS_ARADDR;
  wire s_axi_SPECS_ARVALID;
  wire [31:0]s_axi_SPECS_WDATA;
  wire [3:0]s_axi_SPECS_WSTRB;
  wire s_axi_SPECS_WVALID;
  wire [1:0]specs_address0;
  wire [4:0]tmp_34_fu_1432_p2;
  wire \tmp_35_cast_reg_1582_reg[10]_i_2 ;
  wire \tmp_35_cast_reg_1582_reg[11]_i_2 ;
  wire \tmp_35_cast_reg_1582_reg[12]_i_2 ;
  wire \tmp_35_cast_reg_1582_reg[13]_i_2 ;
  wire \tmp_35_cast_reg_1582_reg[14]_i_2 ;
  wire \tmp_35_cast_reg_1582_reg[15]_i_2 ;
  wire \tmp_35_cast_reg_1582_reg[16]_i_2 ;
  wire \tmp_35_cast_reg_1582_reg[17]_i_2 ;
  wire \tmp_35_cast_reg_1582_reg[18]_i_2 ;
  wire \tmp_35_cast_reg_1582_reg[19]_i_2 ;
  wire \tmp_35_cast_reg_1582_reg[20]_i_2 ;
  wire \tmp_35_cast_reg_1582_reg[21]_i_2 ;
  wire \tmp_35_cast_reg_1582_reg[22]_i_2 ;
  wire \tmp_35_cast_reg_1582_reg[23]_i_2 ;
  wire \tmp_35_cast_reg_1582_reg[24]_i_2 ;
  wire \tmp_35_cast_reg_1582_reg[25]_i_2 ;
  wire \tmp_35_cast_reg_1582_reg[26]_i_2 ;
  wire \tmp_35_cast_reg_1582_reg[27]_i_2 ;
  wire \tmp_35_cast_reg_1582_reg[28]_i_2 ;
  wire \tmp_35_cast_reg_1582_reg[29]_i_2 ;
  wire \tmp_35_cast_reg_1582_reg[2]_i_2 ;
  wire \tmp_35_cast_reg_1582_reg[30]_i_2 ;
  wire \tmp_35_cast_reg_1582_reg[31]_i_2 ;
  wire \tmp_35_cast_reg_1582_reg[3]_i_2 ;
  wire \tmp_35_cast_reg_1582_reg[4]_i_2 ;
  wire \tmp_35_cast_reg_1582_reg[5]_i_2 ;
  wire \tmp_35_cast_reg_1582_reg[6]_i_2 ;
  wire \tmp_35_cast_reg_1582_reg[7]_i_2 ;
  wire \tmp_35_cast_reg_1582_reg[8]_i_2 ;
  wire \tmp_35_cast_reg_1582_reg[9]_i_2 ;
  wire \NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED ;
  wire [3:0]\NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED ;
  wire [3:0]\NLW_offset_assign_cast_reg_1742_reg[10]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_offset_assign_cast_reg_1742_reg[10]_i_2_O_UNCONNECTED ;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "gen_write[1].mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "3" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \gen_write[1].mem_reg 
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,specs_address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,int_specs_address1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(\NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED ),
        .DIADI({DIADI[25],DIADI[25],DIADI[25],DIADI[25],DIADI[25],DIADI[25],DIADI}),
        .DIBDI(s_axi_SPECS_WDATA),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .DOPADOP(\NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(\NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED ),
        .WEA({Q[2],Q[2],Q[2],Q[2]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_write[1].mem_reg_i_5_n_8 ,\gen_write[1].mem_reg_i_6_n_8 ,\gen_write[1].mem_reg_i_7_n_8 ,\gen_write[1].mem_reg_i_8_n_8 }));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_write[1].mem_reg_i_1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(specs_address0[1]));
  LUT3 #(
    .INIT(8'hAB)) 
    \gen_write[1].mem_reg_i_2 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(specs_address0[0]));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \gen_write[1].mem_reg_i_3 
       (.I0(s_axi_SPECS_ARADDR[1]),
        .I1(s_axi_SPECS_ARVALID),
        .I2(rstate),
        .I3(ap_rst_n),
        .I4(p_0_in[1]),
        .O(int_specs_address1[1]));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \gen_write[1].mem_reg_i_4 
       (.I0(s_axi_SPECS_ARADDR[0]),
        .I1(s_axi_SPECS_ARVALID),
        .I2(rstate),
        .I3(ap_rst_n),
        .I4(p_0_in[0]),
        .O(int_specs_address1[0]));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_i_5 
       (.I0(s_axi_SPECS_WSTRB[3]),
        .I1(int_specs_write_reg),
        .I2(s_axi_SPECS_WVALID),
        .O(\gen_write[1].mem_reg_i_5_n_8 ));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_i_6 
       (.I0(s_axi_SPECS_WSTRB[2]),
        .I1(int_specs_write_reg),
        .I2(s_axi_SPECS_WVALID),
        .O(\gen_write[1].mem_reg_i_6_n_8 ));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_i_7 
       (.I0(s_axi_SPECS_WSTRB[1]),
        .I1(int_specs_write_reg),
        .I2(s_axi_SPECS_WVALID),
        .O(\gen_write[1].mem_reg_i_7_n_8 ));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_i_8 
       (.I0(s_axi_SPECS_WSTRB[0]),
        .I1(int_specs_write_reg),
        .I2(s_axi_SPECS_WVALID),
        .O(\gen_write[1].mem_reg_i_8_n_8 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \offset_assign_cast_reg_1742[10]_i_4 
       (.I0(\tmp_35_cast_reg_1582_reg[6]_i_2 ),
        .I1(DOADO[6]),
        .I2(\tmp_35_cast_reg_1582_reg[3]_i_2 ),
        .I3(\offset_assign_cast_reg_1742_reg[5]_i_2 ),
        .I4(DOADO[3]),
        .O(\offset_assign_cast_reg_1742[10]_i_4_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \offset_assign_cast_reg_1742[4]_i_1 
       (.I0(DOADO[0]),
        .I1(\offset_assign_cast_reg_1742_reg[5]_i_2 ),
        .I2(\offset_assign_cast_reg_1742_reg[4]_i_2 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \offset_assign_cast_reg_1742[5]_i_1 
       (.I0(DOADO[1]),
        .I1(\offset_assign_cast_reg_1742_reg[5]_i_2 ),
        .I2(\offset_assign_cast_reg_1742_reg[5]_i_3 ),
        .O(D[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \offset_assign_cast_reg_1742[9]_i_2 
       (.I0(DOADO[5]),
        .I1(\offset_assign_cast_reg_1742_reg[5]_i_2 ),
        .I2(\tmp_35_cast_reg_1582_reg[5]_i_2 ),
        .O(\offset_assign_cast_reg_1742[9]_i_2_n_8 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \offset_assign_cast_reg_1742[9]_i_3 
       (.I0(DOADO[4]),
        .I1(\offset_assign_cast_reg_1742_reg[5]_i_2 ),
        .I2(\tmp_35_cast_reg_1582_reg[4]_i_2 ),
        .O(\offset_assign_cast_reg_1742[9]_i_3_n_8 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \offset_assign_cast_reg_1742[9]_i_4 
       (.I0(DOADO[3]),
        .I1(\offset_assign_cast_reg_1742_reg[5]_i_2 ),
        .I2(\tmp_35_cast_reg_1582_reg[3]_i_2 ),
        .O(\offset_assign_cast_reg_1742[9]_i_4_n_8 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \offset_assign_cast_reg_1742[9]_i_5 
       (.I0(\tmp_35_cast_reg_1582_reg[5]_i_2 ),
        .I1(DOADO[5]),
        .I2(\tmp_35_cast_reg_1582_reg[2]_i_2 ),
        .I3(\offset_assign_cast_reg_1742_reg[5]_i_2 ),
        .I4(DOADO[2]),
        .O(\offset_assign_cast_reg_1742[9]_i_5_n_8 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \offset_assign_cast_reg_1742[9]_i_6 
       (.I0(\tmp_35_cast_reg_1582_reg[4]_i_2 ),
        .I1(DOADO[4]),
        .I2(\offset_assign_cast_reg_1742_reg[5]_i_3 ),
        .I3(\offset_assign_cast_reg_1742_reg[5]_i_2 ),
        .I4(DOADO[1]),
        .O(\offset_assign_cast_reg_1742[9]_i_6_n_8 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \offset_assign_cast_reg_1742[9]_i_7 
       (.I0(\tmp_35_cast_reg_1582_reg[3]_i_2 ),
        .I1(DOADO[3]),
        .I2(\offset_assign_cast_reg_1742_reg[4]_i_2 ),
        .I3(\offset_assign_cast_reg_1742_reg[5]_i_2 ),
        .I4(DOADO[0]),
        .O(\offset_assign_cast_reg_1742[9]_i_7_n_8 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \offset_assign_cast_reg_1742[9]_i_8 
       (.I0(DOADO[2]),
        .I1(\offset_assign_cast_reg_1742_reg[5]_i_2 ),
        .I2(\tmp_35_cast_reg_1582_reg[2]_i_2 ),
        .O(\offset_assign_cast_reg_1742[9]_i_8_n_8 ));
  CARRY4 \offset_assign_cast_reg_1742_reg[10]_i_2 
       (.CI(\offset_assign_cast_reg_1742_reg[9]_i_1_n_8 ),
        .CO(\NLW_offset_assign_cast_reg_1742_reg[10]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_offset_assign_cast_reg_1742_reg[10]_i_2_O_UNCONNECTED [3:1],tmp_34_fu_1432_p2[4]}),
        .S({1'b0,1'b0,1'b0,\offset_assign_cast_reg_1742[10]_i_4_n_8 }));
  CARRY4 \offset_assign_cast_reg_1742_reg[9]_i_1 
       (.CI(1'b0),
        .CO({\offset_assign_cast_reg_1742_reg[9]_i_1_n_8 ,\offset_assign_cast_reg_1742_reg[9]_i_1_n_9 ,\offset_assign_cast_reg_1742_reg[9]_i_1_n_10 ,\offset_assign_cast_reg_1742_reg[9]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI({\offset_assign_cast_reg_1742[9]_i_2_n_8 ,\offset_assign_cast_reg_1742[9]_i_3_n_8 ,\offset_assign_cast_reg_1742[9]_i_4_n_8 ,1'b0}),
        .O(tmp_34_fu_1432_p2[3:0]),
        .S({\offset_assign_cast_reg_1742[9]_i_5_n_8 ,\offset_assign_cast_reg_1742[9]_i_6_n_8 ,\offset_assign_cast_reg_1742[9]_i_7_n_8 ,\offset_assign_cast_reg_1742[9]_i_8_n_8 }));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[0]_i_1__0 
       (.I0(DOBDO[0]),
        .I1(\rdata_reg[31]_i_3 ),
        .I2(\rdata_reg[0]_i_2 ),
        .O(\rdata_reg[31] [0]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[10]_i_1__0 
       (.I0(DOBDO[10]),
        .I1(\rdata_reg[31]_i_3 ),
        .I2(\rdata_reg[10]_i_2 ),
        .O(\rdata_reg[31] [10]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[11]_i_1__0 
       (.I0(DOBDO[11]),
        .I1(\rdata_reg[31]_i_3 ),
        .I2(\rdata_reg[11]_i_2 ),
        .O(\rdata_reg[31] [11]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[12]_i_1__0 
       (.I0(DOBDO[12]),
        .I1(\rdata_reg[31]_i_3 ),
        .I2(\rdata_reg[12]_i_2 ),
        .O(\rdata_reg[31] [12]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[13]_i_1__0 
       (.I0(DOBDO[13]),
        .I1(\rdata_reg[31]_i_3 ),
        .I2(\rdata_reg[13]_i_2 ),
        .O(\rdata_reg[31] [13]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[14]_i_1__0 
       (.I0(DOBDO[14]),
        .I1(\rdata_reg[31]_i_3 ),
        .I2(\rdata_reg[14]_i_2 ),
        .O(\rdata_reg[31] [14]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[15]_i_1__0 
       (.I0(DOBDO[15]),
        .I1(\rdata_reg[31]_i_3 ),
        .I2(\rdata_reg[15]_i_2 ),
        .O(\rdata_reg[31] [15]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[16]_i_1__0 
       (.I0(DOBDO[16]),
        .I1(\rdata_reg[31]_i_3 ),
        .I2(\rdata_reg[16]_i_2 ),
        .O(\rdata_reg[31] [16]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[17]_i_1__0 
       (.I0(DOBDO[17]),
        .I1(\rdata_reg[31]_i_3 ),
        .I2(\rdata_reg[17]_i_2 ),
        .O(\rdata_reg[31] [17]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[18]_i_1__0 
       (.I0(DOBDO[18]),
        .I1(\rdata_reg[31]_i_3 ),
        .I2(\rdata_reg[18]_i_2 ),
        .O(\rdata_reg[31] [18]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[19]_i_1__0 
       (.I0(DOBDO[19]),
        .I1(\rdata_reg[31]_i_3 ),
        .I2(\rdata_reg[19]_i_2 ),
        .O(\rdata_reg[31] [19]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[1]_i_1__0 
       (.I0(DOBDO[1]),
        .I1(\rdata_reg[31]_i_3 ),
        .I2(\rdata_reg[1]_i_2 ),
        .O(\rdata_reg[31] [1]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[20]_i_1__0 
       (.I0(DOBDO[20]),
        .I1(\rdata_reg[31]_i_3 ),
        .I2(\rdata_reg[20]_i_2 ),
        .O(\rdata_reg[31] [20]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[21]_i_1__0 
       (.I0(DOBDO[21]),
        .I1(\rdata_reg[31]_i_3 ),
        .I2(\rdata_reg[21]_i_2 ),
        .O(\rdata_reg[31] [21]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[22]_i_1__0 
       (.I0(DOBDO[22]),
        .I1(\rdata_reg[31]_i_3 ),
        .I2(\rdata_reg[22]_i_2 ),
        .O(\rdata_reg[31] [22]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[23]_i_1__0 
       (.I0(DOBDO[23]),
        .I1(\rdata_reg[31]_i_3 ),
        .I2(\rdata_reg[23]_i_2 ),
        .O(\rdata_reg[31] [23]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[24]_i_1__0 
       (.I0(DOBDO[24]),
        .I1(\rdata_reg[31]_i_3 ),
        .I2(\rdata_reg[24]_i_2 ),
        .O(\rdata_reg[31] [24]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[25]_i_1__0 
       (.I0(DOBDO[25]),
        .I1(\rdata_reg[31]_i_3 ),
        .I2(\rdata_reg[25]_i_2 ),
        .O(\rdata_reg[31] [25]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[26]_i_1__0 
       (.I0(DOBDO[26]),
        .I1(\rdata_reg[31]_i_3 ),
        .I2(\rdata_reg[26]_i_2 ),
        .O(\rdata_reg[31] [26]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[27]_i_1__0 
       (.I0(DOBDO[27]),
        .I1(\rdata_reg[31]_i_3 ),
        .I2(\rdata_reg[27]_i_2 ),
        .O(\rdata_reg[31] [27]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[28]_i_1__0 
       (.I0(DOBDO[28]),
        .I1(\rdata_reg[31]_i_3 ),
        .I2(\rdata_reg[28]_i_2 ),
        .O(\rdata_reg[31] [28]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[29]_i_1__0 
       (.I0(DOBDO[29]),
        .I1(\rdata_reg[31]_i_3 ),
        .I2(\rdata_reg[29]_i_2 ),
        .O(\rdata_reg[31] [29]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[2]_i_1__0 
       (.I0(DOBDO[2]),
        .I1(\rdata_reg[31]_i_3 ),
        .I2(\rdata_reg[2]_i_2 ),
        .O(\rdata_reg[31] [2]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[30]_i_1__0 
       (.I0(DOBDO[30]),
        .I1(\rdata_reg[31]_i_3 ),
        .I2(\rdata_reg[30]_i_2 ),
        .O(\rdata_reg[31] [30]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[31]_i_2 
       (.I0(DOBDO[31]),
        .I1(\rdata_reg[31]_i_3 ),
        .I2(\rdata_reg[31]_i_4 ),
        .O(\rdata_reg[31] [31]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[3]_i_1__0 
       (.I0(DOBDO[3]),
        .I1(\rdata_reg[31]_i_3 ),
        .I2(\rdata_reg[3]_i_2 ),
        .O(\rdata_reg[31] [3]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[4]_i_1__0 
       (.I0(DOBDO[4]),
        .I1(\rdata_reg[31]_i_3 ),
        .I2(\rdata_reg[4]_i_2 ),
        .O(\rdata_reg[31] [4]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[5]_i_1__0 
       (.I0(DOBDO[5]),
        .I1(\rdata_reg[31]_i_3 ),
        .I2(\rdata_reg[5]_i_2 ),
        .O(\rdata_reg[31] [5]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[6]_i_1__0 
       (.I0(DOBDO[6]),
        .I1(\rdata_reg[31]_i_3 ),
        .I2(\rdata_reg[6]_i_2 ),
        .O(\rdata_reg[31] [6]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[7]_i_1__0 
       (.I0(DOBDO[7]),
        .I1(\rdata_reg[31]_i_3 ),
        .I2(\rdata_reg[7]_i_2 ),
        .O(\rdata_reg[31] [7]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[8]_i_1__0 
       (.I0(DOBDO[8]),
        .I1(\rdata_reg[31]_i_3 ),
        .I2(\rdata_reg[8]_i_2 ),
        .O(\rdata_reg[31] [8]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[9]_i_1__0 
       (.I0(DOBDO[9]),
        .I1(\rdata_reg[31]_i_3 ),
        .I2(\rdata_reg[9]_i_2 ),
        .O(\rdata_reg[31] [9]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_35_cast_reg_1582[10]_i_1 
       (.I0(DOADO[10]),
        .I1(\offset_assign_cast_reg_1742_reg[5]_i_2 ),
        .I2(\tmp_35_cast_reg_1582_reg[10]_i_2 ),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_35_cast_reg_1582[11]_i_1 
       (.I0(DOADO[11]),
        .I1(\offset_assign_cast_reg_1742_reg[5]_i_2 ),
        .I2(\tmp_35_cast_reg_1582_reg[11]_i_2 ),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_35_cast_reg_1582[12]_i_1 
       (.I0(DOADO[12]),
        .I1(\offset_assign_cast_reg_1742_reg[5]_i_2 ),
        .I2(\tmp_35_cast_reg_1582_reg[12]_i_2 ),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_35_cast_reg_1582[13]_i_1 
       (.I0(DOADO[13]),
        .I1(\offset_assign_cast_reg_1742_reg[5]_i_2 ),
        .I2(\tmp_35_cast_reg_1582_reg[13]_i_2 ),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_35_cast_reg_1582[14]_i_1 
       (.I0(DOADO[14]),
        .I1(\offset_assign_cast_reg_1742_reg[5]_i_2 ),
        .I2(\tmp_35_cast_reg_1582_reg[14]_i_2 ),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_35_cast_reg_1582[15]_i_1 
       (.I0(DOADO[15]),
        .I1(\offset_assign_cast_reg_1742_reg[5]_i_2 ),
        .I2(\tmp_35_cast_reg_1582_reg[15]_i_2 ),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_35_cast_reg_1582[16]_i_1 
       (.I0(DOADO[16]),
        .I1(\offset_assign_cast_reg_1742_reg[5]_i_2 ),
        .I2(\tmp_35_cast_reg_1582_reg[16]_i_2 ),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_35_cast_reg_1582[17]_i_1 
       (.I0(DOADO[17]),
        .I1(\offset_assign_cast_reg_1742_reg[5]_i_2 ),
        .I2(\tmp_35_cast_reg_1582_reg[17]_i_2 ),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_35_cast_reg_1582[18]_i_1 
       (.I0(DOADO[18]),
        .I1(\offset_assign_cast_reg_1742_reg[5]_i_2 ),
        .I2(\tmp_35_cast_reg_1582_reg[18]_i_2 ),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_35_cast_reg_1582[19]_i_1 
       (.I0(DOADO[19]),
        .I1(\offset_assign_cast_reg_1742_reg[5]_i_2 ),
        .I2(\tmp_35_cast_reg_1582_reg[19]_i_2 ),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_35_cast_reg_1582[20]_i_1 
       (.I0(DOADO[20]),
        .I1(\offset_assign_cast_reg_1742_reg[5]_i_2 ),
        .I2(\tmp_35_cast_reg_1582_reg[20]_i_2 ),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_35_cast_reg_1582[21]_i_1 
       (.I0(DOADO[21]),
        .I1(\offset_assign_cast_reg_1742_reg[5]_i_2 ),
        .I2(\tmp_35_cast_reg_1582_reg[21]_i_2 ),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_35_cast_reg_1582[22]_i_1 
       (.I0(DOADO[22]),
        .I1(\offset_assign_cast_reg_1742_reg[5]_i_2 ),
        .I2(\tmp_35_cast_reg_1582_reg[22]_i_2 ),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_35_cast_reg_1582[23]_i_1 
       (.I0(DOADO[23]),
        .I1(\offset_assign_cast_reg_1742_reg[5]_i_2 ),
        .I2(\tmp_35_cast_reg_1582_reg[23]_i_2 ),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_35_cast_reg_1582[24]_i_1 
       (.I0(DOADO[24]),
        .I1(\offset_assign_cast_reg_1742_reg[5]_i_2 ),
        .I2(\tmp_35_cast_reg_1582_reg[24]_i_2 ),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_35_cast_reg_1582[25]_i_1 
       (.I0(DOADO[25]),
        .I1(\offset_assign_cast_reg_1742_reg[5]_i_2 ),
        .I2(\tmp_35_cast_reg_1582_reg[25]_i_2 ),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_35_cast_reg_1582[26]_i_1 
       (.I0(DOADO[26]),
        .I1(\offset_assign_cast_reg_1742_reg[5]_i_2 ),
        .I2(\tmp_35_cast_reg_1582_reg[26]_i_2 ),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_35_cast_reg_1582[27]_i_1 
       (.I0(DOADO[27]),
        .I1(\offset_assign_cast_reg_1742_reg[5]_i_2 ),
        .I2(\tmp_35_cast_reg_1582_reg[27]_i_2 ),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_35_cast_reg_1582[28]_i_1 
       (.I0(DOADO[28]),
        .I1(\offset_assign_cast_reg_1742_reg[5]_i_2 ),
        .I2(\tmp_35_cast_reg_1582_reg[28]_i_2 ),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_35_cast_reg_1582[29]_i_1 
       (.I0(DOADO[29]),
        .I1(\offset_assign_cast_reg_1742_reg[5]_i_2 ),
        .I2(\tmp_35_cast_reg_1582_reg[29]_i_2 ),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_35_cast_reg_1582[2]_i_1 
       (.I0(DOADO[2]),
        .I1(\offset_assign_cast_reg_1742_reg[5]_i_2 ),
        .I2(\tmp_35_cast_reg_1582_reg[2]_i_2 ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_35_cast_reg_1582[30]_i_1 
       (.I0(DOADO[30]),
        .I1(\offset_assign_cast_reg_1742_reg[5]_i_2 ),
        .I2(\tmp_35_cast_reg_1582_reg[30]_i_2 ),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_35_cast_reg_1582[31]_i_1 
       (.I0(DOADO[31]),
        .I1(\offset_assign_cast_reg_1742_reg[5]_i_2 ),
        .I2(\tmp_35_cast_reg_1582_reg[31]_i_2 ),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_35_cast_reg_1582[3]_i_1 
       (.I0(DOADO[3]),
        .I1(\offset_assign_cast_reg_1742_reg[5]_i_2 ),
        .I2(\tmp_35_cast_reg_1582_reg[3]_i_2 ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_35_cast_reg_1582[4]_i_1 
       (.I0(DOADO[4]),
        .I1(\offset_assign_cast_reg_1742_reg[5]_i_2 ),
        .I2(\tmp_35_cast_reg_1582_reg[4]_i_2 ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_35_cast_reg_1582[5]_i_1 
       (.I0(DOADO[5]),
        .I1(\offset_assign_cast_reg_1742_reg[5]_i_2 ),
        .I2(\tmp_35_cast_reg_1582_reg[5]_i_2 ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_35_cast_reg_1582[6]_i_1 
       (.I0(DOADO[6]),
        .I1(\offset_assign_cast_reg_1742_reg[5]_i_2 ),
        .I2(\tmp_35_cast_reg_1582_reg[6]_i_2 ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_35_cast_reg_1582[7]_i_1 
       (.I0(DOADO[7]),
        .I1(\offset_assign_cast_reg_1742_reg[5]_i_2 ),
        .I2(\tmp_35_cast_reg_1582_reg[7]_i_2 ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_35_cast_reg_1582[8]_i_1 
       (.I0(DOADO[8]),
        .I1(\offset_assign_cast_reg_1742_reg[5]_i_2 ),
        .I2(\tmp_35_cast_reg_1582_reg[8]_i_2 ),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_35_cast_reg_1582[9]_i_1 
       (.I0(DOADO[9]),
        .I1(\offset_assign_cast_reg_1742_reg[5]_i_2 ),
        .I2(\tmp_35_cast_reg_1582_reg[9]_i_2 ),
        .O(D[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_descriptor0_V
   (DOADO,
    S,
    \tmp_29_reg_693_reg[0] ,
    \tmp_33_reg_705_reg[0] ,
    \tmp_33_reg_705_reg[0]_0 ,
    \tmp_29_reg_693_reg[0]_0 ,
    \tmp_28_reg_689_reg[0] ,
    \tmp_33_reg_705_reg[0]_1 ,
    \tmp_28_reg_689_reg[0]_0 ,
    \tmp_26_reg_685_reg[0] ,
    \tmp_31_reg_697_reg[0] ,
    \tmp_118_reg_2476_reg[11] ,
    \tmp_118_reg_2476_reg[14] ,
    \tmp_28_reg_689_reg[0]_1 ,
    ap_clk,
    descriptor0_V_ce0,
    descriptor0_V_we1,
    ADDRARDADDR,
    Q,
    \tmp_118_reg_2476_reg[14]_0 ,
    WEA,
    WEBWE,
    O,
    tmp_23_fu_419_p2,
    p_shl5_cast_fu_415_p1,
    \tmp_35_reg_650_reg[6] ,
    \tmp_35_reg_650_reg[10] ,
    \tmp_35_reg_650_reg[14] ,
    CO,
    \tmp_35_reg_650_reg[18] ,
    \tmp_35_reg_650_reg[22] ,
    \tmp_35_reg_650_reg[26] ,
    \tmp_35_reg_650_reg[26]_0 ,
    DI,
    ram_reg,
    ram_reg_0,
    \tmp_35_reg_650_reg[26]_1 );
  output [14:0]DOADO;
  output [2:0]S;
  output [2:0]\tmp_29_reg_693_reg[0] ;
  output [2:0]\tmp_33_reg_705_reg[0] ;
  output [0:0]\tmp_33_reg_705_reg[0]_0 ;
  output [0:0]\tmp_29_reg_693_reg[0]_0 ;
  output [0:0]\tmp_28_reg_689_reg[0] ;
  output [0:0]\tmp_33_reg_705_reg[0]_1 ;
  output [0:0]\tmp_28_reg_689_reg[0]_0 ;
  output [0:0]\tmp_26_reg_685_reg[0] ;
  output [0:0]\tmp_31_reg_697_reg[0] ;
  output [0:0]\tmp_118_reg_2476_reg[11] ;
  output [2:0]\tmp_118_reg_2476_reg[14] ;
  output [0:0]\tmp_28_reg_689_reg[0]_1 ;
  input ap_clk;
  input descriptor0_V_ce0;
  input descriptor0_V_we1;
  input [6:0]ADDRARDADDR;
  input [6:0]Q;
  input [14:0]\tmp_118_reg_2476_reg[14]_0 ;
  input [0:0]WEA;
  input [0:0]WEBWE;
  input [2:0]O;
  input [27:0]tmp_23_fu_419_p2;
  input [11:0]p_shl5_cast_fu_415_p1;
  input [3:0]\tmp_35_reg_650_reg[6] ;
  input [3:0]\tmp_35_reg_650_reg[10] ;
  input [3:0]\tmp_35_reg_650_reg[14] ;
  input [0:0]CO;
  input [3:0]\tmp_35_reg_650_reg[18] ;
  input [3:0]\tmp_35_reg_650_reg[22] ;
  input [3:0]\tmp_35_reg_650_reg[26] ;
  input [0:0]\tmp_35_reg_650_reg[26]_0 ;
  input [2:0]DI;
  input [0:0]ram_reg;
  input [1:0]ram_reg_0;
  input [0:0]\tmp_35_reg_650_reg[26]_1 ;

  wire [6:0]ADDRARDADDR;
  wire [0:0]CO;
  wire [2:0]DI;
  wire [14:0]DOADO;
  wire [2:0]O;
  wire [6:0]Q;
  wire [2:0]S;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire descriptor0_V_ce0;
  wire descriptor0_V_we1;
  wire [11:0]p_shl5_cast_fu_415_p1;
  wire [0:0]ram_reg;
  wire [1:0]ram_reg_0;
  wire [0:0]\tmp_118_reg_2476_reg[11] ;
  wire [2:0]\tmp_118_reg_2476_reg[14] ;
  wire [14:0]\tmp_118_reg_2476_reg[14]_0 ;
  wire [27:0]tmp_23_fu_419_p2;
  wire [0:0]\tmp_26_reg_685_reg[0] ;
  wire [0:0]\tmp_28_reg_689_reg[0] ;
  wire [0:0]\tmp_28_reg_689_reg[0]_0 ;
  wire [0:0]\tmp_28_reg_689_reg[0]_1 ;
  wire [2:0]\tmp_29_reg_693_reg[0] ;
  wire [0:0]\tmp_29_reg_693_reg[0]_0 ;
  wire [0:0]\tmp_31_reg_697_reg[0] ;
  wire [2:0]\tmp_33_reg_705_reg[0] ;
  wire [0:0]\tmp_33_reg_705_reg[0]_0 ;
  wire [0:0]\tmp_33_reg_705_reg[0]_1 ;
  wire [3:0]\tmp_35_reg_650_reg[10] ;
  wire [3:0]\tmp_35_reg_650_reg[14] ;
  wire [3:0]\tmp_35_reg_650_reg[18] ;
  wire [3:0]\tmp_35_reg_650_reg[22] ;
  wire [3:0]\tmp_35_reg_650_reg[26] ;
  wire [0:0]\tmp_35_reg_650_reg[26]_0 ;
  wire [0:0]\tmp_35_reg_650_reg[26]_1 ;
  wire [3:0]\tmp_35_reg_650_reg[6] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_descriptor0_V_ram_88 hog_descriptor0_V_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .CO(CO),
        .DI(DI),
        .DOADO(DOADO),
        .O(O),
        .Q(Q),
        .S(S),
        .WEA(WEA),
        .WEBWE(WEBWE),
        .ap_clk(ap_clk),
        .descriptor0_V_ce0(descriptor0_V_ce0),
        .descriptor0_V_we1(descriptor0_V_we1),
        .p_shl5_cast_fu_415_p1(p_shl5_cast_fu_415_p1),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .\tmp_118_reg_2476_reg[11] (\tmp_118_reg_2476_reg[11] ),
        .\tmp_118_reg_2476_reg[14] (\tmp_118_reg_2476_reg[14] ),
        .\tmp_118_reg_2476_reg[14]_0 (\tmp_118_reg_2476_reg[14]_0 ),
        .tmp_23_fu_419_p2(tmp_23_fu_419_p2),
        .\tmp_26_reg_685_reg[0] (\tmp_26_reg_685_reg[0] ),
        .\tmp_28_reg_689_reg[0] (\tmp_28_reg_689_reg[0] ),
        .\tmp_28_reg_689_reg[0]_0 (\tmp_28_reg_689_reg[0]_0 ),
        .\tmp_28_reg_689_reg[0]_1 (\tmp_28_reg_689_reg[0]_1 ),
        .\tmp_29_reg_693_reg[0] (\tmp_29_reg_693_reg[0] ),
        .\tmp_29_reg_693_reg[0]_0 (\tmp_29_reg_693_reg[0]_0 ),
        .\tmp_31_reg_697_reg[0] (\tmp_31_reg_697_reg[0] ),
        .\tmp_33_reg_705_reg[0] (\tmp_33_reg_705_reg[0] ),
        .\tmp_33_reg_705_reg[0]_0 (\tmp_33_reg_705_reg[0]_0 ),
        .\tmp_33_reg_705_reg[0]_1 (\tmp_33_reg_705_reg[0]_1 ),
        .\tmp_35_reg_650_reg[10] (\tmp_35_reg_650_reg[10] ),
        .\tmp_35_reg_650_reg[14] (\tmp_35_reg_650_reg[14] ),
        .\tmp_35_reg_650_reg[18] (\tmp_35_reg_650_reg[18] ),
        .\tmp_35_reg_650_reg[22] (\tmp_35_reg_650_reg[22] ),
        .\tmp_35_reg_650_reg[26] (\tmp_35_reg_650_reg[26] ),
        .\tmp_35_reg_650_reg[26]_0 (\tmp_35_reg_650_reg[26]_0 ),
        .\tmp_35_reg_650_reg[26]_1 (\tmp_35_reg_650_reg[26]_1 ),
        .\tmp_35_reg_650_reg[6] (\tmp_35_reg_650_reg[6] ));
endmodule

(* ORIG_REF_NAME = "hog_descriptor0_V" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_descriptor0_V_0
   (DOADO,
    CO,
    \tmp_12_reg_689_reg[0] ,
    \tmp_17_reg_705_reg[0] ,
    \tmp_13_reg_693_reg[0] ,
    \tmp_17_reg_705_reg[0]_0 ,
    \tmp_17_reg_705_reg[0]_1 ,
    \tmp_13_reg_693_reg[0]_0 ,
    \tmp_6_reg_677_reg[0] ,
    \tmp_17_reg_705_reg[0]_2 ,
    tmp_16_reg_7010,
    \tmp_10_reg_685_reg[0] ,
    \tmp_16_reg_701_reg[0] ,
    \tmp_15_reg_697_reg[0] ,
    \tmp_13_reg_693_reg[0]_1 ,
    \tmp_12_reg_689_reg[0]_0 ,
    \tmp_85_reg_2476_reg[11] ,
    \tmp_85_reg_2476_reg[14] ,
    ap_clk,
    descriptor1_V_ce0,
    descriptor1_V_we1,
    ADDRARDADDR,
    Q,
    \tmp_85_reg_2476_reg[14]_0 ,
    WEA,
    WEBWE,
    DI,
    S,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    O,
    \tmp_5_reg_650_reg[26] ,
    tmp_11_fu_490_p2,
    \tmp_5_reg_650_reg[2] ,
    tmp_9_fu_449_p2,
    tmp_7_fu_419_p2,
    p_shl2_cast_fu_415_p1,
    \tmp_5_reg_650_reg[6] ,
    \tmp_5_reg_650_reg[10] ,
    \tmp_5_reg_650_reg[14] ,
    \tmp_5_reg_650_reg[26]_0 ,
    \tmp_5_reg_650_reg[26]_1 ,
    \tmp_5_reg_650_reg[18] ,
    \tmp_5_reg_650_reg[22] ,
    \tmp_5_reg_650_reg[26]_2 ,
    \tmp_5_reg_650_reg[24] ,
    \tmp_10_reg_685_reg[0]_0 ,
    \tmp_5_reg_650_reg[26]_3 ,
    \tmp_16_reg_701_reg[0]_0 ,
    \tmp_15_reg_697_reg[0]_0 ,
    \tmp_13_reg_693_reg[0]_2 ,
    \tmp_12_reg_689_reg[0]_1 );
  output [14:0]DOADO;
  output [0:0]CO;
  output [0:0]\tmp_12_reg_689_reg[0] ;
  output [2:0]\tmp_17_reg_705_reg[0] ;
  output [2:0]\tmp_13_reg_693_reg[0] ;
  output [2:0]\tmp_17_reg_705_reg[0]_0 ;
  output [0:0]\tmp_17_reg_705_reg[0]_1 ;
  output [0:0]\tmp_13_reg_693_reg[0]_0 ;
  output [0:0]\tmp_6_reg_677_reg[0] ;
  output [0:0]\tmp_17_reg_705_reg[0]_2 ;
  output tmp_16_reg_7010;
  output \tmp_10_reg_685_reg[0] ;
  output \tmp_16_reg_701_reg[0] ;
  output \tmp_15_reg_697_reg[0] ;
  output \tmp_13_reg_693_reg[0]_1 ;
  output \tmp_12_reg_689_reg[0]_0 ;
  output [0:0]\tmp_85_reg_2476_reg[11] ;
  output [2:0]\tmp_85_reg_2476_reg[14] ;
  input ap_clk;
  input descriptor1_V_ce0;
  input descriptor1_V_we1;
  input [6:0]ADDRARDADDR;
  input [6:0]Q;
  input [14:0]\tmp_85_reg_2476_reg[14]_0 ;
  input [0:0]WEA;
  input [0:0]WEBWE;
  input [2:0]DI;
  input [0:0]S;
  input [0:0]ram_reg;
  input [0:0]ram_reg_0;
  input [0:0]ram_reg_1;
  input [3:0]O;
  input [0:0]\tmp_5_reg_650_reg[26] ;
  input [27:0]tmp_11_fu_490_p2;
  input [2:0]\tmp_5_reg_650_reg[2] ;
  input [27:0]tmp_9_fu_449_p2;
  input [27:0]tmp_7_fu_419_p2;
  input [11:0]p_shl2_cast_fu_415_p1;
  input [3:0]\tmp_5_reg_650_reg[6] ;
  input [3:0]\tmp_5_reg_650_reg[10] ;
  input [3:0]\tmp_5_reg_650_reg[14] ;
  input [0:0]\tmp_5_reg_650_reg[26]_0 ;
  input [0:0]\tmp_5_reg_650_reg[26]_1 ;
  input [3:0]\tmp_5_reg_650_reg[18] ;
  input [3:0]\tmp_5_reg_650_reg[22] ;
  input [0:0]\tmp_5_reg_650_reg[26]_2 ;
  input [0:0]\tmp_5_reg_650_reg[24] ;
  input \tmp_10_reg_685_reg[0]_0 ;
  input [0:0]\tmp_5_reg_650_reg[26]_3 ;
  input \tmp_16_reg_701_reg[0]_0 ;
  input \tmp_15_reg_697_reg[0]_0 ;
  input \tmp_13_reg_693_reg[0]_2 ;
  input \tmp_12_reg_689_reg[0]_1 ;

  wire [6:0]ADDRARDADDR;
  wire [0:0]CO;
  wire [2:0]DI;
  wire [14:0]DOADO;
  wire [3:0]O;
  wire [6:0]Q;
  wire [0:0]S;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire descriptor1_V_ce0;
  wire descriptor1_V_we1;
  wire [11:0]p_shl2_cast_fu_415_p1;
  wire [0:0]ram_reg;
  wire [0:0]ram_reg_0;
  wire [0:0]ram_reg_1;
  wire \tmp_10_reg_685_reg[0] ;
  wire \tmp_10_reg_685_reg[0]_0 ;
  wire [27:0]tmp_11_fu_490_p2;
  wire [0:0]\tmp_12_reg_689_reg[0] ;
  wire \tmp_12_reg_689_reg[0]_0 ;
  wire \tmp_12_reg_689_reg[0]_1 ;
  wire [2:0]\tmp_13_reg_693_reg[0] ;
  wire [0:0]\tmp_13_reg_693_reg[0]_0 ;
  wire \tmp_13_reg_693_reg[0]_1 ;
  wire \tmp_13_reg_693_reg[0]_2 ;
  wire \tmp_15_reg_697_reg[0] ;
  wire \tmp_15_reg_697_reg[0]_0 ;
  wire tmp_16_reg_7010;
  wire \tmp_16_reg_701_reg[0] ;
  wire \tmp_16_reg_701_reg[0]_0 ;
  wire [2:0]\tmp_17_reg_705_reg[0] ;
  wire [2:0]\tmp_17_reg_705_reg[0]_0 ;
  wire [0:0]\tmp_17_reg_705_reg[0]_1 ;
  wire [0:0]\tmp_17_reg_705_reg[0]_2 ;
  wire [3:0]\tmp_5_reg_650_reg[10] ;
  wire [3:0]\tmp_5_reg_650_reg[14] ;
  wire [3:0]\tmp_5_reg_650_reg[18] ;
  wire [3:0]\tmp_5_reg_650_reg[22] ;
  wire [0:0]\tmp_5_reg_650_reg[24] ;
  wire [0:0]\tmp_5_reg_650_reg[26] ;
  wire [0:0]\tmp_5_reg_650_reg[26]_0 ;
  wire [0:0]\tmp_5_reg_650_reg[26]_1 ;
  wire [0:0]\tmp_5_reg_650_reg[26]_2 ;
  wire [0:0]\tmp_5_reg_650_reg[26]_3 ;
  wire [2:0]\tmp_5_reg_650_reg[2] ;
  wire [3:0]\tmp_5_reg_650_reg[6] ;
  wire [0:0]\tmp_6_reg_677_reg[0] ;
  wire [27:0]tmp_7_fu_419_p2;
  wire [0:0]\tmp_85_reg_2476_reg[11] ;
  wire [2:0]\tmp_85_reg_2476_reg[14] ;
  wire [14:0]\tmp_85_reg_2476_reg[14]_0 ;
  wire [27:0]tmp_9_fu_449_p2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_descriptor0_V_ram hog_descriptor0_V_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .CO(CO),
        .DI(DI),
        .DOADO(DOADO),
        .O(O),
        .Q(Q),
        .S(S),
        .WEA(WEA),
        .WEBWE(WEBWE),
        .ap_clk(ap_clk),
        .descriptor1_V_ce0(descriptor1_V_ce0),
        .descriptor1_V_we1(descriptor1_V_we1),
        .p_shl2_cast_fu_415_p1(p_shl2_cast_fu_415_p1),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .\tmp_10_reg_685_reg[0] (\tmp_10_reg_685_reg[0] ),
        .\tmp_10_reg_685_reg[0]_0 (\tmp_10_reg_685_reg[0]_0 ),
        .tmp_11_fu_490_p2(tmp_11_fu_490_p2),
        .\tmp_12_reg_689_reg[0] (\tmp_12_reg_689_reg[0] ),
        .\tmp_12_reg_689_reg[0]_0 (\tmp_12_reg_689_reg[0]_0 ),
        .\tmp_12_reg_689_reg[0]_1 (\tmp_12_reg_689_reg[0]_1 ),
        .\tmp_13_reg_693_reg[0] (\tmp_13_reg_693_reg[0] ),
        .\tmp_13_reg_693_reg[0]_0 (\tmp_13_reg_693_reg[0]_0 ),
        .\tmp_13_reg_693_reg[0]_1 (\tmp_13_reg_693_reg[0]_1 ),
        .\tmp_13_reg_693_reg[0]_2 (\tmp_13_reg_693_reg[0]_2 ),
        .\tmp_15_reg_697_reg[0] (\tmp_15_reg_697_reg[0] ),
        .\tmp_15_reg_697_reg[0]_0 (\tmp_15_reg_697_reg[0]_0 ),
        .tmp_16_reg_7010(tmp_16_reg_7010),
        .\tmp_16_reg_701_reg[0] (\tmp_16_reg_701_reg[0] ),
        .\tmp_16_reg_701_reg[0]_0 (\tmp_16_reg_701_reg[0]_0 ),
        .\tmp_17_reg_705_reg[0] (\tmp_17_reg_705_reg[0] ),
        .\tmp_17_reg_705_reg[0]_0 (\tmp_17_reg_705_reg[0]_0 ),
        .\tmp_17_reg_705_reg[0]_1 (\tmp_17_reg_705_reg[0]_1 ),
        .\tmp_17_reg_705_reg[0]_2 (\tmp_17_reg_705_reg[0]_2 ),
        .\tmp_5_reg_650_reg[10] (\tmp_5_reg_650_reg[10] ),
        .\tmp_5_reg_650_reg[14] (\tmp_5_reg_650_reg[14] ),
        .\tmp_5_reg_650_reg[18] (\tmp_5_reg_650_reg[18] ),
        .\tmp_5_reg_650_reg[22] (\tmp_5_reg_650_reg[22] ),
        .\tmp_5_reg_650_reg[24] (\tmp_5_reg_650_reg[24] ),
        .\tmp_5_reg_650_reg[26] (\tmp_5_reg_650_reg[26] ),
        .\tmp_5_reg_650_reg[26]_0 (\tmp_5_reg_650_reg[26]_0 ),
        .\tmp_5_reg_650_reg[26]_1 (\tmp_5_reg_650_reg[26]_1 ),
        .\tmp_5_reg_650_reg[26]_2 (\tmp_5_reg_650_reg[26]_2 ),
        .\tmp_5_reg_650_reg[26]_3 (\tmp_5_reg_650_reg[26]_3 ),
        .\tmp_5_reg_650_reg[2] (\tmp_5_reg_650_reg[2] ),
        .\tmp_5_reg_650_reg[6] (\tmp_5_reg_650_reg[6] ),
        .\tmp_6_reg_677_reg[0] (\tmp_6_reg_677_reg[0] ),
        .tmp_7_fu_419_p2(tmp_7_fu_419_p2),
        .\tmp_85_reg_2476_reg[11] (\tmp_85_reg_2476_reg[11] ),
        .\tmp_85_reg_2476_reg[14] (\tmp_85_reg_2476_reg[14] ),
        .\tmp_85_reg_2476_reg[14]_0 (\tmp_85_reg_2476_reg[14]_0 ),
        .tmp_9_fu_449_p2(tmp_9_fu_449_p2));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_descriptor0_V_ram
   (DOADO,
    CO,
    \tmp_12_reg_689_reg[0] ,
    \tmp_17_reg_705_reg[0] ,
    \tmp_13_reg_693_reg[0] ,
    \tmp_17_reg_705_reg[0]_0 ,
    \tmp_17_reg_705_reg[0]_1 ,
    \tmp_13_reg_693_reg[0]_0 ,
    \tmp_6_reg_677_reg[0] ,
    \tmp_17_reg_705_reg[0]_2 ,
    tmp_16_reg_7010,
    \tmp_10_reg_685_reg[0] ,
    \tmp_16_reg_701_reg[0] ,
    \tmp_15_reg_697_reg[0] ,
    \tmp_13_reg_693_reg[0]_1 ,
    \tmp_12_reg_689_reg[0]_0 ,
    \tmp_85_reg_2476_reg[11] ,
    \tmp_85_reg_2476_reg[14] ,
    ap_clk,
    descriptor1_V_ce0,
    descriptor1_V_we1,
    ADDRARDADDR,
    Q,
    \tmp_85_reg_2476_reg[14]_0 ,
    WEA,
    WEBWE,
    DI,
    S,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    O,
    \tmp_5_reg_650_reg[26] ,
    tmp_11_fu_490_p2,
    \tmp_5_reg_650_reg[2] ,
    tmp_9_fu_449_p2,
    tmp_7_fu_419_p2,
    p_shl2_cast_fu_415_p1,
    \tmp_5_reg_650_reg[6] ,
    \tmp_5_reg_650_reg[10] ,
    \tmp_5_reg_650_reg[14] ,
    \tmp_5_reg_650_reg[26]_0 ,
    \tmp_5_reg_650_reg[26]_1 ,
    \tmp_5_reg_650_reg[18] ,
    \tmp_5_reg_650_reg[22] ,
    \tmp_5_reg_650_reg[26]_2 ,
    \tmp_5_reg_650_reg[24] ,
    \tmp_10_reg_685_reg[0]_0 ,
    \tmp_5_reg_650_reg[26]_3 ,
    \tmp_16_reg_701_reg[0]_0 ,
    \tmp_15_reg_697_reg[0]_0 ,
    \tmp_13_reg_693_reg[0]_2 ,
    \tmp_12_reg_689_reg[0]_1 );
  output [14:0]DOADO;
  output [0:0]CO;
  output [0:0]\tmp_12_reg_689_reg[0] ;
  output [2:0]\tmp_17_reg_705_reg[0] ;
  output [2:0]\tmp_13_reg_693_reg[0] ;
  output [2:0]\tmp_17_reg_705_reg[0]_0 ;
  output [0:0]\tmp_17_reg_705_reg[0]_1 ;
  output [0:0]\tmp_13_reg_693_reg[0]_0 ;
  output [0:0]\tmp_6_reg_677_reg[0] ;
  output [0:0]\tmp_17_reg_705_reg[0]_2 ;
  output tmp_16_reg_7010;
  output \tmp_10_reg_685_reg[0] ;
  output \tmp_16_reg_701_reg[0] ;
  output \tmp_15_reg_697_reg[0] ;
  output \tmp_13_reg_693_reg[0]_1 ;
  output \tmp_12_reg_689_reg[0]_0 ;
  output [0:0]\tmp_85_reg_2476_reg[11] ;
  output [2:0]\tmp_85_reg_2476_reg[14] ;
  input ap_clk;
  input descriptor1_V_ce0;
  input descriptor1_V_we1;
  input [6:0]ADDRARDADDR;
  input [6:0]Q;
  input [14:0]\tmp_85_reg_2476_reg[14]_0 ;
  input [0:0]WEA;
  input [0:0]WEBWE;
  input [2:0]DI;
  input [0:0]S;
  input [0:0]ram_reg_0;
  input [0:0]ram_reg_1;
  input [0:0]ram_reg_2;
  input [3:0]O;
  input [0:0]\tmp_5_reg_650_reg[26] ;
  input [27:0]tmp_11_fu_490_p2;
  input [2:0]\tmp_5_reg_650_reg[2] ;
  input [27:0]tmp_9_fu_449_p2;
  input [27:0]tmp_7_fu_419_p2;
  input [11:0]p_shl2_cast_fu_415_p1;
  input [3:0]\tmp_5_reg_650_reg[6] ;
  input [3:0]\tmp_5_reg_650_reg[10] ;
  input [3:0]\tmp_5_reg_650_reg[14] ;
  input [0:0]\tmp_5_reg_650_reg[26]_0 ;
  input [0:0]\tmp_5_reg_650_reg[26]_1 ;
  input [3:0]\tmp_5_reg_650_reg[18] ;
  input [3:0]\tmp_5_reg_650_reg[22] ;
  input [0:0]\tmp_5_reg_650_reg[26]_2 ;
  input [0:0]\tmp_5_reg_650_reg[24] ;
  input \tmp_10_reg_685_reg[0]_0 ;
  input [0:0]\tmp_5_reg_650_reg[26]_3 ;
  input \tmp_16_reg_701_reg[0]_0 ;
  input \tmp_15_reg_697_reg[0]_0 ;
  input \tmp_13_reg_693_reg[0]_2 ;
  input \tmp_12_reg_689_reg[0]_1 ;

  wire [6:0]ADDRARDADDR;
  wire [0:0]CO;
  wire [2:0]DI;
  wire [14:0]DOADO;
  wire [3:0]O;
  wire [6:0]Q;
  wire [0:0]S;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire descriptor1_V_ce0;
  wire descriptor1_V_we1;
  wire \grp_normalizeHisto1_fu_1026/tmp_10_fu_473_p2 ;
  wire \grp_normalizeHisto1_fu_1026/tmp_12_fu_510_p2 ;
  wire \grp_normalizeHisto1_fu_1026/tmp_15_fu_546_p2 ;
  wire \grp_normalizeHisto1_fu_1026/tmp_15_reg_6970 ;
  wire [11:0]p_shl2_cast_fu_415_p1;
  wire [0:0]ram_reg_0;
  wire [0:0]ram_reg_1;
  wire [0:0]ram_reg_2;
  wire \tmp_10_reg_685[0]_i_100_n_8 ;
  wire \tmp_10_reg_685[0]_i_101_n_8 ;
  wire \tmp_10_reg_685[0]_i_102_n_8 ;
  wire \tmp_10_reg_685[0]_i_103_n_8 ;
  wire \tmp_10_reg_685[0]_i_104_n_8 ;
  wire \tmp_10_reg_685[0]_i_105_n_8 ;
  wire \tmp_10_reg_685[0]_i_106_n_8 ;
  wire \tmp_10_reg_685[0]_i_107_n_8 ;
  wire \tmp_10_reg_685[0]_i_10_n_8 ;
  wire \tmp_10_reg_685[0]_i_118_n_8 ;
  wire \tmp_10_reg_685[0]_i_119_n_8 ;
  wire \tmp_10_reg_685[0]_i_11_n_8 ;
  wire \tmp_10_reg_685[0]_i_120_n_8 ;
  wire \tmp_10_reg_685[0]_i_121_n_8 ;
  wire \tmp_10_reg_685[0]_i_122_n_8 ;
  wire \tmp_10_reg_685[0]_i_123_n_8 ;
  wire \tmp_10_reg_685[0]_i_124_n_8 ;
  wire \tmp_10_reg_685[0]_i_125_n_8 ;
  wire \tmp_10_reg_685[0]_i_12_n_8 ;
  wire \tmp_10_reg_685[0]_i_139_n_8 ;
  wire \tmp_10_reg_685[0]_i_140_n_8 ;
  wire \tmp_10_reg_685[0]_i_141_n_8 ;
  wire \tmp_10_reg_685[0]_i_142_n_8 ;
  wire \tmp_10_reg_685[0]_i_143_n_8 ;
  wire \tmp_10_reg_685[0]_i_14_n_8 ;
  wire \tmp_10_reg_685[0]_i_15_n_8 ;
  wire \tmp_10_reg_685[0]_i_16_n_8 ;
  wire \tmp_10_reg_685[0]_i_18_n_8 ;
  wire \tmp_10_reg_685[0]_i_19_n_8 ;
  wire \tmp_10_reg_685[0]_i_20_n_8 ;
  wire \tmp_10_reg_685[0]_i_28_n_8 ;
  wire \tmp_10_reg_685[0]_i_29_n_8 ;
  wire \tmp_10_reg_685[0]_i_30_n_8 ;
  wire \tmp_10_reg_685[0]_i_31_n_8 ;
  wire \tmp_10_reg_685[0]_i_32_n_8 ;
  wire \tmp_10_reg_685[0]_i_33_n_8 ;
  wire \tmp_10_reg_685[0]_i_34_n_8 ;
  wire \tmp_10_reg_685[0]_i_35_n_8 ;
  wire \tmp_10_reg_685[0]_i_39_n_8 ;
  wire \tmp_10_reg_685[0]_i_40_n_8 ;
  wire \tmp_10_reg_685[0]_i_41_n_8 ;
  wire \tmp_10_reg_685[0]_i_42_n_8 ;
  wire \tmp_10_reg_685[0]_i_43_n_8 ;
  wire \tmp_10_reg_685[0]_i_44_n_8 ;
  wire \tmp_10_reg_685[0]_i_45_n_8 ;
  wire \tmp_10_reg_685[0]_i_46_n_8 ;
  wire \tmp_10_reg_685[0]_i_59_n_8 ;
  wire \tmp_10_reg_685[0]_i_60_n_8 ;
  wire \tmp_10_reg_685[0]_i_61_n_8 ;
  wire \tmp_10_reg_685[0]_i_62_n_8 ;
  wire \tmp_10_reg_685[0]_i_63_n_8 ;
  wire \tmp_10_reg_685[0]_i_64_n_8 ;
  wire \tmp_10_reg_685[0]_i_65_n_8 ;
  wire \tmp_10_reg_685[0]_i_66_n_8 ;
  wire \tmp_10_reg_685[0]_i_6_n_8 ;
  wire \tmp_10_reg_685[0]_i_76_n_8 ;
  wire \tmp_10_reg_685[0]_i_77_n_8 ;
  wire \tmp_10_reg_685[0]_i_78_n_8 ;
  wire \tmp_10_reg_685[0]_i_79_n_8 ;
  wire \tmp_10_reg_685[0]_i_7_n_8 ;
  wire \tmp_10_reg_685[0]_i_80_n_8 ;
  wire \tmp_10_reg_685[0]_i_81_n_8 ;
  wire \tmp_10_reg_685[0]_i_82_n_8 ;
  wire \tmp_10_reg_685[0]_i_83_n_8 ;
  wire \tmp_10_reg_685[0]_i_8_n_8 ;
  wire \tmp_10_reg_685_reg[0] ;
  wire \tmp_10_reg_685_reg[0]_0 ;
  wire \tmp_10_reg_685_reg[0]_i_13_n_10 ;
  wire \tmp_10_reg_685_reg[0]_i_13_n_11 ;
  wire \tmp_10_reg_685_reg[0]_i_13_n_8 ;
  wire \tmp_10_reg_685_reg[0]_i_13_n_9 ;
  wire \tmp_10_reg_685_reg[0]_i_27_n_10 ;
  wire \tmp_10_reg_685_reg[0]_i_27_n_11 ;
  wire \tmp_10_reg_685_reg[0]_i_27_n_8 ;
  wire \tmp_10_reg_685_reg[0]_i_27_n_9 ;
  wire \tmp_10_reg_685_reg[0]_i_2_n_10 ;
  wire \tmp_10_reg_685_reg[0]_i_2_n_11 ;
  wire \tmp_10_reg_685_reg[0]_i_2_n_9 ;
  wire \tmp_10_reg_685_reg[0]_i_38_n_10 ;
  wire \tmp_10_reg_685_reg[0]_i_38_n_11 ;
  wire \tmp_10_reg_685_reg[0]_i_38_n_8 ;
  wire \tmp_10_reg_685_reg[0]_i_38_n_9 ;
  wire \tmp_10_reg_685_reg[0]_i_3_n_10 ;
  wire \tmp_10_reg_685_reg[0]_i_3_n_11 ;
  wire \tmp_10_reg_685_reg[0]_i_3_n_9 ;
  wire \tmp_10_reg_685_reg[0]_i_58_n_10 ;
  wire \tmp_10_reg_685_reg[0]_i_58_n_11 ;
  wire \tmp_10_reg_685_reg[0]_i_58_n_8 ;
  wire \tmp_10_reg_685_reg[0]_i_58_n_9 ;
  wire \tmp_10_reg_685_reg[0]_i_5_n_10 ;
  wire \tmp_10_reg_685_reg[0]_i_5_n_11 ;
  wire \tmp_10_reg_685_reg[0]_i_5_n_8 ;
  wire \tmp_10_reg_685_reg[0]_i_5_n_9 ;
  wire \tmp_10_reg_685_reg[0]_i_75_n_10 ;
  wire \tmp_10_reg_685_reg[0]_i_75_n_11 ;
  wire \tmp_10_reg_685_reg[0]_i_75_n_8 ;
  wire \tmp_10_reg_685_reg[0]_i_75_n_9 ;
  wire \tmp_10_reg_685_reg[0]_i_91_n_10 ;
  wire \tmp_10_reg_685_reg[0]_i_91_n_11 ;
  wire \tmp_10_reg_685_reg[0]_i_91_n_9 ;
  wire [27:0]tmp_11_fu_490_p2;
  wire [0:0]\tmp_12_reg_689_reg[0] ;
  wire \tmp_12_reg_689_reg[0]_0 ;
  wire \tmp_12_reg_689_reg[0]_1 ;
  wire \tmp_13_reg_693[0]_i_10_n_8 ;
  wire \tmp_13_reg_693[0]_i_12_n_8 ;
  wire \tmp_13_reg_693[0]_i_13_n_8 ;
  wire \tmp_13_reg_693[0]_i_24_n_8 ;
  wire \tmp_13_reg_693[0]_i_25_n_8 ;
  wire \tmp_13_reg_693[0]_i_26_n_8 ;
  wire \tmp_13_reg_693[0]_i_27_n_8 ;
  wire \tmp_13_reg_693[0]_i_28_n_8 ;
  wire \tmp_13_reg_693[0]_i_29_n_8 ;
  wire \tmp_13_reg_693[0]_i_30_n_8 ;
  wire \tmp_13_reg_693[0]_i_31_n_8 ;
  wire \tmp_13_reg_693[0]_i_44_n_8 ;
  wire \tmp_13_reg_693[0]_i_45_n_8 ;
  wire \tmp_13_reg_693[0]_i_46_n_8 ;
  wire \tmp_13_reg_693[0]_i_47_n_8 ;
  wire \tmp_13_reg_693[0]_i_48_n_8 ;
  wire \tmp_13_reg_693[0]_i_49_n_8 ;
  wire \tmp_13_reg_693[0]_i_50_n_8 ;
  wire \tmp_13_reg_693[0]_i_51_n_8 ;
  wire \tmp_13_reg_693[0]_i_66_n_8 ;
  wire \tmp_13_reg_693[0]_i_67_n_8 ;
  wire \tmp_13_reg_693[0]_i_68_n_8 ;
  wire \tmp_13_reg_693[0]_i_69_n_8 ;
  wire \tmp_13_reg_693[0]_i_70_n_8 ;
  wire \tmp_13_reg_693[0]_i_71_n_8 ;
  wire \tmp_13_reg_693[0]_i_72_n_8 ;
  wire \tmp_13_reg_693[0]_i_73_n_8 ;
  wire \tmp_13_reg_693[0]_i_9_n_8 ;
  wire [2:0]\tmp_13_reg_693_reg[0] ;
  wire [0:0]\tmp_13_reg_693_reg[0]_0 ;
  wire \tmp_13_reg_693_reg[0]_1 ;
  wire \tmp_13_reg_693_reg[0]_2 ;
  wire \tmp_13_reg_693_reg[0]_i_23_n_10 ;
  wire \tmp_13_reg_693_reg[0]_i_23_n_11 ;
  wire \tmp_13_reg_693_reg[0]_i_23_n_8 ;
  wire \tmp_13_reg_693_reg[0]_i_23_n_9 ;
  wire \tmp_13_reg_693_reg[0]_i_3_n_10 ;
  wire \tmp_13_reg_693_reg[0]_i_3_n_11 ;
  wire \tmp_13_reg_693_reg[0]_i_43_n_10 ;
  wire \tmp_13_reg_693_reg[0]_i_43_n_11 ;
  wire \tmp_13_reg_693_reg[0]_i_43_n_8 ;
  wire \tmp_13_reg_693_reg[0]_i_43_n_9 ;
  wire \tmp_13_reg_693_reg[0]_i_8_n_10 ;
  wire \tmp_13_reg_693_reg[0]_i_8_n_11 ;
  wire \tmp_13_reg_693_reg[0]_i_8_n_8 ;
  wire \tmp_13_reg_693_reg[0]_i_8_n_9 ;
  wire \tmp_15_reg_697[0]_i_10_n_8 ;
  wire \tmp_15_reg_697[0]_i_11_n_8 ;
  wire \tmp_15_reg_697[0]_i_13_n_8 ;
  wire \tmp_15_reg_697[0]_i_14_n_8 ;
  wire \tmp_15_reg_697[0]_i_15_n_8 ;
  wire \tmp_15_reg_697[0]_i_16_n_8 ;
  wire \tmp_15_reg_697[0]_i_17_n_8 ;
  wire \tmp_15_reg_697[0]_i_18_n_8 ;
  wire \tmp_15_reg_697[0]_i_19_n_8 ;
  wire \tmp_15_reg_697[0]_i_20_n_8 ;
  wire \tmp_15_reg_697[0]_i_24_n_8 ;
  wire \tmp_15_reg_697[0]_i_25_n_8 ;
  wire \tmp_15_reg_697[0]_i_26_n_8 ;
  wire \tmp_15_reg_697[0]_i_27_n_8 ;
  wire \tmp_15_reg_697[0]_i_28_n_8 ;
  wire \tmp_15_reg_697[0]_i_29_n_8 ;
  wire \tmp_15_reg_697[0]_i_30_n_8 ;
  wire \tmp_15_reg_697[0]_i_31_n_8 ;
  wire \tmp_15_reg_697[0]_i_38_n_8 ;
  wire \tmp_15_reg_697[0]_i_39_n_8 ;
  wire \tmp_15_reg_697[0]_i_40_n_8 ;
  wire \tmp_15_reg_697[0]_i_41_n_8 ;
  wire \tmp_15_reg_697[0]_i_42_n_8 ;
  wire \tmp_15_reg_697[0]_i_43_n_8 ;
  wire \tmp_15_reg_697[0]_i_44_n_8 ;
  wire \tmp_15_reg_697[0]_i_45_n_8 ;
  wire \tmp_15_reg_697[0]_i_5_n_8 ;
  wire \tmp_15_reg_697[0]_i_6_n_8 ;
  wire \tmp_15_reg_697[0]_i_7_n_8 ;
  wire \tmp_15_reg_697[0]_i_9_n_8 ;
  wire \tmp_15_reg_697_reg[0] ;
  wire \tmp_15_reg_697_reg[0]_0 ;
  wire \tmp_15_reg_697_reg[0]_i_12_n_10 ;
  wire \tmp_15_reg_697_reg[0]_i_12_n_11 ;
  wire \tmp_15_reg_697_reg[0]_i_12_n_8 ;
  wire \tmp_15_reg_697_reg[0]_i_12_n_9 ;
  wire \tmp_15_reg_697_reg[0]_i_23_n_10 ;
  wire \tmp_15_reg_697_reg[0]_i_23_n_11 ;
  wire \tmp_15_reg_697_reg[0]_i_23_n_8 ;
  wire \tmp_15_reg_697_reg[0]_i_23_n_9 ;
  wire \tmp_15_reg_697_reg[0]_i_2_n_10 ;
  wire \tmp_15_reg_697_reg[0]_i_2_n_11 ;
  wire \tmp_15_reg_697_reg[0]_i_2_n_9 ;
  wire \tmp_15_reg_697_reg[0]_i_4_n_10 ;
  wire \tmp_15_reg_697_reg[0]_i_4_n_11 ;
  wire \tmp_15_reg_697_reg[0]_i_4_n_8 ;
  wire \tmp_15_reg_697_reg[0]_i_4_n_9 ;
  wire tmp_16_reg_7010;
  wire \tmp_16_reg_701_reg[0] ;
  wire \tmp_16_reg_701_reg[0]_0 ;
  wire [2:0]\tmp_17_reg_705_reg[0] ;
  wire [2:0]\tmp_17_reg_705_reg[0]_0 ;
  wire [0:0]\tmp_17_reg_705_reg[0]_1 ;
  wire [0:0]\tmp_17_reg_705_reg[0]_2 ;
  wire [3:0]\tmp_5_reg_650_reg[10] ;
  wire [3:0]\tmp_5_reg_650_reg[14] ;
  wire [3:0]\tmp_5_reg_650_reg[18] ;
  wire [3:0]\tmp_5_reg_650_reg[22] ;
  wire [0:0]\tmp_5_reg_650_reg[24] ;
  wire [0:0]\tmp_5_reg_650_reg[26] ;
  wire [0:0]\tmp_5_reg_650_reg[26]_0 ;
  wire [0:0]\tmp_5_reg_650_reg[26]_1 ;
  wire [0:0]\tmp_5_reg_650_reg[26]_2 ;
  wire [0:0]\tmp_5_reg_650_reg[26]_3 ;
  wire [2:0]\tmp_5_reg_650_reg[2] ;
  wire [3:0]\tmp_5_reg_650_reg[6] ;
  wire [0:0]\tmp_6_reg_677_reg[0] ;
  wire [27:0]tmp_7_fu_419_p2;
  wire [0:0]\tmp_85_reg_2476_reg[11] ;
  wire [2:0]\tmp_85_reg_2476_reg[14] ;
  wire [14:0]\tmp_85_reg_2476_reg[14]_0 ;
  wire [27:0]tmp_9_fu_449_p2;
  wire [15:15]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [3:0]\NLW_tmp_10_reg_685_reg[0]_i_13_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_10_reg_685_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_10_reg_685_reg[0]_i_27_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_10_reg_685_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_10_reg_685_reg[0]_i_38_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_10_reg_685_reg[0]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_10_reg_685_reg[0]_i_58_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_10_reg_685_reg[0]_i_75_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_10_reg_685_reg[0]_i_91_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_13_reg_693_reg[0]_i_23_O_UNCONNECTED ;
  wire [3:3]\NLW_tmp_13_reg_693_reg[0]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_13_reg_693_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_13_reg_693_reg[0]_i_43_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_13_reg_693_reg[0]_i_8_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_15_reg_697_reg[0]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_15_reg_697_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_15_reg_697_reg[0]_i_23_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_15_reg_697_reg[0]_i_4_O_UNCONNECTED ;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d15" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d15" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1080" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "14" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,Q,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,\tmp_85_reg_2476_reg[14]_0 }),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15],DOADO}),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(descriptor1_V_ce0),
        .ENBWREN(descriptor1_V_we1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,WEBWE,WEBWE}));
  LUT4 #(
    .INIT(16'hFE02)) 
    \tmp_10_reg_685[0]_i_1 
       (.I0(\grp_normalizeHisto1_fu_1026/tmp_10_fu_473_p2 ),
        .I1(\tmp_12_reg_689_reg[0] ),
        .I2(\tmp_5_reg_650_reg[26]_2 ),
        .I3(\tmp_10_reg_685_reg[0]_0 ),
        .O(\tmp_10_reg_685_reg[0] ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_10_reg_685[0]_i_10 
       (.I0(\tmp_5_reg_650_reg[26]_1 ),
        .I1(DOADO[14]),
        .O(\tmp_10_reg_685[0]_i_10_n_8 ));
  LUT4 #(
    .INIT(16'h40F4)) 
    \tmp_10_reg_685[0]_i_100 
       (.I0(tmp_9_fu_449_p2[6]),
        .I1(DOADO[6]),
        .I2(DOADO[7]),
        .I3(tmp_9_fu_449_p2[7]),
        .O(\tmp_10_reg_685[0]_i_100_n_8 ));
  LUT4 #(
    .INIT(16'h40F4)) 
    \tmp_10_reg_685[0]_i_101 
       (.I0(tmp_9_fu_449_p2[4]),
        .I1(DOADO[4]),
        .I2(DOADO[5]),
        .I3(tmp_9_fu_449_p2[5]),
        .O(\tmp_10_reg_685[0]_i_101_n_8 ));
  LUT4 #(
    .INIT(16'h40F4)) 
    \tmp_10_reg_685[0]_i_102 
       (.I0(tmp_9_fu_449_p2[2]),
        .I1(DOADO[2]),
        .I2(DOADO[3]),
        .I3(tmp_9_fu_449_p2[3]),
        .O(\tmp_10_reg_685[0]_i_102_n_8 ));
  LUT4 #(
    .INIT(16'h7130)) 
    \tmp_10_reg_685[0]_i_103 
       (.I0(tmp_9_fu_449_p2[0]),
        .I1(tmp_9_fu_449_p2[1]),
        .I2(DOADO[1]),
        .I3(DOADO[0]),
        .O(\tmp_10_reg_685[0]_i_103_n_8 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \tmp_10_reg_685[0]_i_104 
       (.I0(tmp_9_fu_449_p2[6]),
        .I1(DOADO[7]),
        .I2(tmp_9_fu_449_p2[7]),
        .I3(DOADO[6]),
        .O(\tmp_10_reg_685[0]_i_104_n_8 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \tmp_10_reg_685[0]_i_105 
       (.I0(tmp_9_fu_449_p2[4]),
        .I1(DOADO[5]),
        .I2(tmp_9_fu_449_p2[5]),
        .I3(DOADO[4]),
        .O(\tmp_10_reg_685[0]_i_105_n_8 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \tmp_10_reg_685[0]_i_106 
       (.I0(tmp_9_fu_449_p2[2]),
        .I1(DOADO[3]),
        .I2(tmp_9_fu_449_p2[3]),
        .I3(DOADO[2]),
        .O(\tmp_10_reg_685[0]_i_106_n_8 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \tmp_10_reg_685[0]_i_107 
       (.I0(tmp_9_fu_449_p2[0]),
        .I1(tmp_9_fu_449_p2[1]),
        .I2(DOADO[0]),
        .I3(DOADO[1]),
        .O(\tmp_10_reg_685[0]_i_107_n_8 ));
  LUT3 #(
    .INIT(8'h81)) 
    \tmp_10_reg_685[0]_i_11 
       (.I0(tmp_9_fu_449_p2[26]),
        .I1(tmp_9_fu_449_p2[27]),
        .I2(DOADO[14]),
        .O(\tmp_10_reg_685[0]_i_11_n_8 ));
  LUT4 #(
    .INIT(16'h40F4)) 
    \tmp_10_reg_685[0]_i_118 
       (.I0(tmp_7_fu_419_p2[6]),
        .I1(DOADO[6]),
        .I2(DOADO[7]),
        .I3(tmp_7_fu_419_p2[7]),
        .O(\tmp_10_reg_685[0]_i_118_n_8 ));
  LUT4 #(
    .INIT(16'h40F4)) 
    \tmp_10_reg_685[0]_i_119 
       (.I0(tmp_7_fu_419_p2[4]),
        .I1(DOADO[4]),
        .I2(DOADO[5]),
        .I3(tmp_7_fu_419_p2[5]),
        .O(\tmp_10_reg_685[0]_i_119_n_8 ));
  LUT3 #(
    .INIT(8'h81)) 
    \tmp_10_reg_685[0]_i_12 
       (.I0(tmp_9_fu_449_p2[24]),
        .I1(tmp_9_fu_449_p2[25]),
        .I2(DOADO[14]),
        .O(\tmp_10_reg_685[0]_i_12_n_8 ));
  LUT4 #(
    .INIT(16'h40F4)) 
    \tmp_10_reg_685[0]_i_120 
       (.I0(tmp_7_fu_419_p2[2]),
        .I1(DOADO[2]),
        .I2(DOADO[3]),
        .I3(tmp_7_fu_419_p2[3]),
        .O(\tmp_10_reg_685[0]_i_120_n_8 ));
  LUT4 #(
    .INIT(16'h7130)) 
    \tmp_10_reg_685[0]_i_121 
       (.I0(tmp_7_fu_419_p2[0]),
        .I1(tmp_7_fu_419_p2[1]),
        .I2(DOADO[1]),
        .I3(DOADO[0]),
        .O(\tmp_10_reg_685[0]_i_121_n_8 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \tmp_10_reg_685[0]_i_122 
       (.I0(DOADO[6]),
        .I1(tmp_7_fu_419_p2[7]),
        .I2(DOADO[7]),
        .I3(tmp_7_fu_419_p2[6]),
        .O(\tmp_10_reg_685[0]_i_122_n_8 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \tmp_10_reg_685[0]_i_123 
       (.I0(DOADO[4]),
        .I1(tmp_7_fu_419_p2[5]),
        .I2(DOADO[5]),
        .I3(tmp_7_fu_419_p2[4]),
        .O(\tmp_10_reg_685[0]_i_123_n_8 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \tmp_10_reg_685[0]_i_124 
       (.I0(DOADO[2]),
        .I1(tmp_7_fu_419_p2[3]),
        .I2(DOADO[3]),
        .I3(tmp_7_fu_419_p2[2]),
        .O(\tmp_10_reg_685[0]_i_124_n_8 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \tmp_10_reg_685[0]_i_125 
       (.I0(tmp_7_fu_419_p2[0]),
        .I1(tmp_7_fu_419_p2[1]),
        .I2(DOADO[0]),
        .I3(DOADO[1]),
        .O(\tmp_10_reg_685[0]_i_125_n_8 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \tmp_10_reg_685[0]_i_139 
       (.I0(p_shl2_cast_fu_415_p1[0]),
        .I1(DOADO[1]),
        .I2(DOADO[0]),
        .O(\tmp_10_reg_685[0]_i_139_n_8 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_10_reg_685[0]_i_14 
       (.I0(\tmp_5_reg_650_reg[26]_0 ),
        .I1(DOADO[14]),
        .O(\tmp_10_reg_685[0]_i_14_n_8 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \tmp_10_reg_685[0]_i_140 
       (.I0(DOADO[6]),
        .I1(DOADO[7]),
        .I2(p_shl2_cast_fu_415_p1[6]),
        .I3(p_shl2_cast_fu_415_p1[5]),
        .O(\tmp_10_reg_685[0]_i_140_n_8 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \tmp_10_reg_685[0]_i_141 
       (.I0(DOADO[4]),
        .I1(p_shl2_cast_fu_415_p1[4]),
        .I2(p_shl2_cast_fu_415_p1[3]),
        .I3(DOADO[5]),
        .O(\tmp_10_reg_685[0]_i_141_n_8 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \tmp_10_reg_685[0]_i_142 
       (.I0(DOADO[2]),
        .I1(DOADO[3]),
        .I2(p_shl2_cast_fu_415_p1[2]),
        .I3(p_shl2_cast_fu_415_p1[1]),
        .O(\tmp_10_reg_685[0]_i_142_n_8 ));
  LUT3 #(
    .INIT(8'h21)) 
    \tmp_10_reg_685[0]_i_143 
       (.I0(p_shl2_cast_fu_415_p1[0]),
        .I1(DOADO[0]),
        .I2(DOADO[1]),
        .O(\tmp_10_reg_685[0]_i_143_n_8 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_10_reg_685[0]_i_15 
       (.I0(tmp_7_fu_419_p2[27]),
        .I1(tmp_7_fu_419_p2[26]),
        .I2(DOADO[14]),
        .O(\tmp_10_reg_685[0]_i_15_n_8 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_10_reg_685[0]_i_16 
       (.I0(tmp_7_fu_419_p2[25]),
        .I1(tmp_7_fu_419_p2[24]),
        .I2(DOADO[14]),
        .O(\tmp_10_reg_685[0]_i_16_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_10_reg_685[0]_i_18 
       (.I0(\tmp_5_reg_650_reg[26]_0 ),
        .I1(DOADO[14]),
        .O(\tmp_10_reg_685[0]_i_18_n_8 ));
  LUT3 #(
    .INIT(8'h81)) 
    \tmp_10_reg_685[0]_i_19 
       (.I0(tmp_7_fu_419_p2[26]),
        .I1(tmp_7_fu_419_p2[27]),
        .I2(DOADO[14]),
        .O(\tmp_10_reg_685[0]_i_19_n_8 ));
  LUT3 #(
    .INIT(8'h81)) 
    \tmp_10_reg_685[0]_i_20 
       (.I0(tmp_7_fu_419_p2[24]),
        .I1(tmp_7_fu_419_p2[25]),
        .I2(DOADO[14]),
        .O(\tmp_10_reg_685[0]_i_20_n_8 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_10_reg_685[0]_i_28 
       (.I0(tmp_9_fu_449_p2[23]),
        .I1(tmp_9_fu_449_p2[22]),
        .I2(DOADO[14]),
        .O(\tmp_10_reg_685[0]_i_28_n_8 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_10_reg_685[0]_i_29 
       (.I0(tmp_9_fu_449_p2[21]),
        .I1(tmp_9_fu_449_p2[20]),
        .I2(DOADO[14]),
        .O(\tmp_10_reg_685[0]_i_29_n_8 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_10_reg_685[0]_i_30 
       (.I0(tmp_9_fu_449_p2[19]),
        .I1(tmp_9_fu_449_p2[18]),
        .I2(DOADO[14]),
        .O(\tmp_10_reg_685[0]_i_30_n_8 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_10_reg_685[0]_i_31 
       (.I0(tmp_9_fu_449_p2[17]),
        .I1(tmp_9_fu_449_p2[16]),
        .I2(DOADO[14]),
        .O(\tmp_10_reg_685[0]_i_31_n_8 ));
  LUT3 #(
    .INIT(8'h81)) 
    \tmp_10_reg_685[0]_i_32 
       (.I0(tmp_9_fu_449_p2[22]),
        .I1(tmp_9_fu_449_p2[23]),
        .I2(DOADO[14]),
        .O(\tmp_10_reg_685[0]_i_32_n_8 ));
  LUT3 #(
    .INIT(8'h81)) 
    \tmp_10_reg_685[0]_i_33 
       (.I0(tmp_9_fu_449_p2[20]),
        .I1(tmp_9_fu_449_p2[21]),
        .I2(DOADO[14]),
        .O(\tmp_10_reg_685[0]_i_33_n_8 ));
  LUT3 #(
    .INIT(8'h81)) 
    \tmp_10_reg_685[0]_i_34 
       (.I0(tmp_9_fu_449_p2[18]),
        .I1(tmp_9_fu_449_p2[19]),
        .I2(DOADO[14]),
        .O(\tmp_10_reg_685[0]_i_34_n_8 ));
  LUT3 #(
    .INIT(8'h81)) 
    \tmp_10_reg_685[0]_i_35 
       (.I0(tmp_9_fu_449_p2[16]),
        .I1(tmp_9_fu_449_p2[17]),
        .I2(DOADO[14]),
        .O(\tmp_10_reg_685[0]_i_35_n_8 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_10_reg_685[0]_i_39 
       (.I0(tmp_7_fu_419_p2[23]),
        .I1(tmp_7_fu_419_p2[22]),
        .I2(DOADO[14]),
        .O(\tmp_10_reg_685[0]_i_39_n_8 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_10_reg_685[0]_i_40 
       (.I0(tmp_7_fu_419_p2[21]),
        .I1(tmp_7_fu_419_p2[20]),
        .I2(DOADO[14]),
        .O(\tmp_10_reg_685[0]_i_40_n_8 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_10_reg_685[0]_i_41 
       (.I0(tmp_7_fu_419_p2[19]),
        .I1(tmp_7_fu_419_p2[18]),
        .I2(DOADO[14]),
        .O(\tmp_10_reg_685[0]_i_41_n_8 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_10_reg_685[0]_i_42 
       (.I0(tmp_7_fu_419_p2[17]),
        .I1(tmp_7_fu_419_p2[16]),
        .I2(DOADO[14]),
        .O(\tmp_10_reg_685[0]_i_42_n_8 ));
  LUT3 #(
    .INIT(8'h81)) 
    \tmp_10_reg_685[0]_i_43 
       (.I0(tmp_7_fu_419_p2[22]),
        .I1(tmp_7_fu_419_p2[23]),
        .I2(DOADO[14]),
        .O(\tmp_10_reg_685[0]_i_43_n_8 ));
  LUT3 #(
    .INIT(8'h81)) 
    \tmp_10_reg_685[0]_i_44 
       (.I0(tmp_7_fu_419_p2[20]),
        .I1(tmp_7_fu_419_p2[21]),
        .I2(DOADO[14]),
        .O(\tmp_10_reg_685[0]_i_44_n_8 ));
  LUT3 #(
    .INIT(8'h81)) 
    \tmp_10_reg_685[0]_i_45 
       (.I0(tmp_7_fu_419_p2[18]),
        .I1(tmp_7_fu_419_p2[19]),
        .I2(DOADO[14]),
        .O(\tmp_10_reg_685[0]_i_45_n_8 ));
  LUT3 #(
    .INIT(8'h81)) 
    \tmp_10_reg_685[0]_i_46 
       (.I0(tmp_7_fu_419_p2[16]),
        .I1(tmp_7_fu_419_p2[17]),
        .I2(DOADO[14]),
        .O(\tmp_10_reg_685[0]_i_46_n_8 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_10_reg_685[0]_i_59 
       (.I0(tmp_9_fu_449_p2[15]),
        .I1(tmp_9_fu_449_p2[14]),
        .I2(DOADO[14]),
        .O(\tmp_10_reg_685[0]_i_59_n_8 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_10_reg_685[0]_i_6 
       (.I0(\tmp_5_reg_650_reg[26]_1 ),
        .I1(DOADO[14]),
        .O(\tmp_10_reg_685[0]_i_6_n_8 ));
  LUT4 #(
    .INIT(16'h7130)) 
    \tmp_10_reg_685[0]_i_60 
       (.I0(tmp_9_fu_449_p2[12]),
        .I1(tmp_9_fu_449_p2[13]),
        .I2(DOADO[13]),
        .I3(DOADO[12]),
        .O(\tmp_10_reg_685[0]_i_60_n_8 ));
  LUT4 #(
    .INIT(16'h7130)) 
    \tmp_10_reg_685[0]_i_61 
       (.I0(tmp_9_fu_449_p2[10]),
        .I1(tmp_9_fu_449_p2[11]),
        .I2(DOADO[11]),
        .I3(DOADO[10]),
        .O(\tmp_10_reg_685[0]_i_61_n_8 ));
  LUT4 #(
    .INIT(16'h40F4)) 
    \tmp_10_reg_685[0]_i_62 
       (.I0(tmp_9_fu_449_p2[8]),
        .I1(DOADO[8]),
        .I2(DOADO[9]),
        .I3(tmp_9_fu_449_p2[9]),
        .O(\tmp_10_reg_685[0]_i_62_n_8 ));
  LUT3 #(
    .INIT(8'h81)) 
    \tmp_10_reg_685[0]_i_63 
       (.I0(tmp_9_fu_449_p2[14]),
        .I1(tmp_9_fu_449_p2[15]),
        .I2(DOADO[14]),
        .O(\tmp_10_reg_685[0]_i_63_n_8 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \tmp_10_reg_685[0]_i_64 
       (.I0(tmp_9_fu_449_p2[12]),
        .I1(tmp_9_fu_449_p2[13]),
        .I2(DOADO[12]),
        .I3(DOADO[13]),
        .O(\tmp_10_reg_685[0]_i_64_n_8 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \tmp_10_reg_685[0]_i_65 
       (.I0(tmp_9_fu_449_p2[10]),
        .I1(tmp_9_fu_449_p2[11]),
        .I2(DOADO[10]),
        .I3(DOADO[11]),
        .O(\tmp_10_reg_685[0]_i_65_n_8 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \tmp_10_reg_685[0]_i_66 
       (.I0(tmp_9_fu_449_p2[8]),
        .I1(DOADO[9]),
        .I2(tmp_9_fu_449_p2[9]),
        .I3(DOADO[8]),
        .O(\tmp_10_reg_685[0]_i_66_n_8 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_10_reg_685[0]_i_7 
       (.I0(tmp_9_fu_449_p2[27]),
        .I1(tmp_9_fu_449_p2[26]),
        .I2(DOADO[14]),
        .O(\tmp_10_reg_685[0]_i_7_n_8 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_10_reg_685[0]_i_76 
       (.I0(tmp_7_fu_419_p2[15]),
        .I1(tmp_7_fu_419_p2[14]),
        .I2(DOADO[14]),
        .O(\tmp_10_reg_685[0]_i_76_n_8 ));
  LUT4 #(
    .INIT(16'h7130)) 
    \tmp_10_reg_685[0]_i_77 
       (.I0(tmp_7_fu_419_p2[12]),
        .I1(tmp_7_fu_419_p2[13]),
        .I2(DOADO[13]),
        .I3(DOADO[12]),
        .O(\tmp_10_reg_685[0]_i_77_n_8 ));
  LUT4 #(
    .INIT(16'h7130)) 
    \tmp_10_reg_685[0]_i_78 
       (.I0(tmp_7_fu_419_p2[10]),
        .I1(tmp_7_fu_419_p2[11]),
        .I2(DOADO[11]),
        .I3(DOADO[10]),
        .O(\tmp_10_reg_685[0]_i_78_n_8 ));
  LUT4 #(
    .INIT(16'h40F4)) 
    \tmp_10_reg_685[0]_i_79 
       (.I0(tmp_7_fu_419_p2[8]),
        .I1(DOADO[8]),
        .I2(DOADO[9]),
        .I3(tmp_7_fu_419_p2[9]),
        .O(\tmp_10_reg_685[0]_i_79_n_8 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_10_reg_685[0]_i_8 
       (.I0(tmp_9_fu_449_p2[25]),
        .I1(tmp_9_fu_449_p2[24]),
        .I2(DOADO[14]),
        .O(\tmp_10_reg_685[0]_i_8_n_8 ));
  LUT3 #(
    .INIT(8'h81)) 
    \tmp_10_reg_685[0]_i_80 
       (.I0(tmp_7_fu_419_p2[14]),
        .I1(tmp_7_fu_419_p2[15]),
        .I2(DOADO[14]),
        .O(\tmp_10_reg_685[0]_i_80_n_8 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \tmp_10_reg_685[0]_i_81 
       (.I0(tmp_7_fu_419_p2[12]),
        .I1(tmp_7_fu_419_p2[13]),
        .I2(DOADO[12]),
        .I3(DOADO[13]),
        .O(\tmp_10_reg_685[0]_i_81_n_8 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \tmp_10_reg_685[0]_i_82 
       (.I0(tmp_7_fu_419_p2[10]),
        .I1(tmp_7_fu_419_p2[11]),
        .I2(DOADO[10]),
        .I3(DOADO[11]),
        .O(\tmp_10_reg_685[0]_i_82_n_8 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \tmp_10_reg_685[0]_i_83 
       (.I0(DOADO[8]),
        .I1(tmp_7_fu_419_p2[9]),
        .I2(DOADO[9]),
        .I3(tmp_7_fu_419_p2[8]),
        .O(\tmp_10_reg_685[0]_i_83_n_8 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \tmp_10_reg_685[0]_i_99 
       (.I0(DOADO[8]),
        .I1(DOADO[9]),
        .I2(p_shl2_cast_fu_415_p1[8]),
        .I3(p_shl2_cast_fu_415_p1[7]),
        .O(\tmp_6_reg_677_reg[0] ));
  CARRY4 \tmp_10_reg_685_reg[0]_i_13 
       (.CI(\tmp_10_reg_685_reg[0]_i_38_n_8 ),
        .CO({\tmp_10_reg_685_reg[0]_i_13_n_8 ,\tmp_10_reg_685_reg[0]_i_13_n_9 ,\tmp_10_reg_685_reg[0]_i_13_n_10 ,\tmp_10_reg_685_reg[0]_i_13_n_11 }),
        .CYINIT(1'b0),
        .DI({\tmp_10_reg_685[0]_i_39_n_8 ,\tmp_10_reg_685[0]_i_40_n_8 ,\tmp_10_reg_685[0]_i_41_n_8 ,\tmp_10_reg_685[0]_i_42_n_8 }),
        .O(\NLW_tmp_10_reg_685_reg[0]_i_13_O_UNCONNECTED [3:0]),
        .S({\tmp_10_reg_685[0]_i_43_n_8 ,\tmp_10_reg_685[0]_i_44_n_8 ,\tmp_10_reg_685[0]_i_45_n_8 ,\tmp_10_reg_685[0]_i_46_n_8 }));
  CARRY4 \tmp_10_reg_685_reg[0]_i_2 
       (.CI(\tmp_10_reg_685_reg[0]_i_5_n_8 ),
        .CO({\grp_normalizeHisto1_fu_1026/tmp_10_fu_473_p2 ,\tmp_10_reg_685_reg[0]_i_2_n_9 ,\tmp_10_reg_685_reg[0]_i_2_n_10 ,\tmp_10_reg_685_reg[0]_i_2_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,\tmp_10_reg_685[0]_i_6_n_8 ,\tmp_10_reg_685[0]_i_7_n_8 ,\tmp_10_reg_685[0]_i_8_n_8 }),
        .O(\NLW_tmp_10_reg_685_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({ram_reg_0,\tmp_10_reg_685[0]_i_10_n_8 ,\tmp_10_reg_685[0]_i_11_n_8 ,\tmp_10_reg_685[0]_i_12_n_8 }));
  CARRY4 \tmp_10_reg_685_reg[0]_i_27 
       (.CI(\tmp_10_reg_685_reg[0]_i_58_n_8 ),
        .CO({\tmp_10_reg_685_reg[0]_i_27_n_8 ,\tmp_10_reg_685_reg[0]_i_27_n_9 ,\tmp_10_reg_685_reg[0]_i_27_n_10 ,\tmp_10_reg_685_reg[0]_i_27_n_11 }),
        .CYINIT(1'b0),
        .DI({\tmp_10_reg_685[0]_i_59_n_8 ,\tmp_10_reg_685[0]_i_60_n_8 ,\tmp_10_reg_685[0]_i_61_n_8 ,\tmp_10_reg_685[0]_i_62_n_8 }),
        .O(\NLW_tmp_10_reg_685_reg[0]_i_27_O_UNCONNECTED [3:0]),
        .S({\tmp_10_reg_685[0]_i_63_n_8 ,\tmp_10_reg_685[0]_i_64_n_8 ,\tmp_10_reg_685[0]_i_65_n_8 ,\tmp_10_reg_685[0]_i_66_n_8 }));
  CARRY4 \tmp_10_reg_685_reg[0]_i_3 
       (.CI(\tmp_10_reg_685_reg[0]_i_13_n_8 ),
        .CO({\tmp_12_reg_689_reg[0] ,\tmp_10_reg_685_reg[0]_i_3_n_9 ,\tmp_10_reg_685_reg[0]_i_3_n_10 ,\tmp_10_reg_685_reg[0]_i_3_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,\tmp_10_reg_685[0]_i_14_n_8 ,\tmp_10_reg_685[0]_i_15_n_8 ,\tmp_10_reg_685[0]_i_16_n_8 }),
        .O(\NLW_tmp_10_reg_685_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({S,\tmp_10_reg_685[0]_i_18_n_8 ,\tmp_10_reg_685[0]_i_19_n_8 ,\tmp_10_reg_685[0]_i_20_n_8 }));
  CARRY4 \tmp_10_reg_685_reg[0]_i_38 
       (.CI(\tmp_10_reg_685_reg[0]_i_75_n_8 ),
        .CO({\tmp_10_reg_685_reg[0]_i_38_n_8 ,\tmp_10_reg_685_reg[0]_i_38_n_9 ,\tmp_10_reg_685_reg[0]_i_38_n_10 ,\tmp_10_reg_685_reg[0]_i_38_n_11 }),
        .CYINIT(1'b0),
        .DI({\tmp_10_reg_685[0]_i_76_n_8 ,\tmp_10_reg_685[0]_i_77_n_8 ,\tmp_10_reg_685[0]_i_78_n_8 ,\tmp_10_reg_685[0]_i_79_n_8 }),
        .O(\NLW_tmp_10_reg_685_reg[0]_i_38_O_UNCONNECTED [3:0]),
        .S({\tmp_10_reg_685[0]_i_80_n_8 ,\tmp_10_reg_685[0]_i_81_n_8 ,\tmp_10_reg_685[0]_i_82_n_8 ,\tmp_10_reg_685[0]_i_83_n_8 }));
  CARRY4 \tmp_10_reg_685_reg[0]_i_5 
       (.CI(\tmp_10_reg_685_reg[0]_i_27_n_8 ),
        .CO({\tmp_10_reg_685_reg[0]_i_5_n_8 ,\tmp_10_reg_685_reg[0]_i_5_n_9 ,\tmp_10_reg_685_reg[0]_i_5_n_10 ,\tmp_10_reg_685_reg[0]_i_5_n_11 }),
        .CYINIT(1'b0),
        .DI({\tmp_10_reg_685[0]_i_28_n_8 ,\tmp_10_reg_685[0]_i_29_n_8 ,\tmp_10_reg_685[0]_i_30_n_8 ,\tmp_10_reg_685[0]_i_31_n_8 }),
        .O(\NLW_tmp_10_reg_685_reg[0]_i_5_O_UNCONNECTED [3:0]),
        .S({\tmp_10_reg_685[0]_i_32_n_8 ,\tmp_10_reg_685[0]_i_33_n_8 ,\tmp_10_reg_685[0]_i_34_n_8 ,\tmp_10_reg_685[0]_i_35_n_8 }));
  CARRY4 \tmp_10_reg_685_reg[0]_i_58 
       (.CI(1'b0),
        .CO({\tmp_10_reg_685_reg[0]_i_58_n_8 ,\tmp_10_reg_685_reg[0]_i_58_n_9 ,\tmp_10_reg_685_reg[0]_i_58_n_10 ,\tmp_10_reg_685_reg[0]_i_58_n_11 }),
        .CYINIT(1'b0),
        .DI({\tmp_10_reg_685[0]_i_100_n_8 ,\tmp_10_reg_685[0]_i_101_n_8 ,\tmp_10_reg_685[0]_i_102_n_8 ,\tmp_10_reg_685[0]_i_103_n_8 }),
        .O(\NLW_tmp_10_reg_685_reg[0]_i_58_O_UNCONNECTED [3:0]),
        .S({\tmp_10_reg_685[0]_i_104_n_8 ,\tmp_10_reg_685[0]_i_105_n_8 ,\tmp_10_reg_685[0]_i_106_n_8 ,\tmp_10_reg_685[0]_i_107_n_8 }));
  CARRY4 \tmp_10_reg_685_reg[0]_i_75 
       (.CI(1'b0),
        .CO({\tmp_10_reg_685_reg[0]_i_75_n_8 ,\tmp_10_reg_685_reg[0]_i_75_n_9 ,\tmp_10_reg_685_reg[0]_i_75_n_10 ,\tmp_10_reg_685_reg[0]_i_75_n_11 }),
        .CYINIT(1'b0),
        .DI({\tmp_10_reg_685[0]_i_118_n_8 ,\tmp_10_reg_685[0]_i_119_n_8 ,\tmp_10_reg_685[0]_i_120_n_8 ,\tmp_10_reg_685[0]_i_121_n_8 }),
        .O(\NLW_tmp_10_reg_685_reg[0]_i_75_O_UNCONNECTED [3:0]),
        .S({\tmp_10_reg_685[0]_i_122_n_8 ,\tmp_10_reg_685[0]_i_123_n_8 ,\tmp_10_reg_685[0]_i_124_n_8 ,\tmp_10_reg_685[0]_i_125_n_8 }));
  CARRY4 \tmp_10_reg_685_reg[0]_i_91 
       (.CI(1'b0),
        .CO({CO,\tmp_10_reg_685_reg[0]_i_91_n_9 ,\tmp_10_reg_685_reg[0]_i_91_n_10 ,\tmp_10_reg_685_reg[0]_i_91_n_11 }),
        .CYINIT(1'b0),
        .DI({DI,\tmp_10_reg_685[0]_i_139_n_8 }),
        .O(\NLW_tmp_10_reg_685_reg[0]_i_91_O_UNCONNECTED [3:0]),
        .S({\tmp_10_reg_685[0]_i_140_n_8 ,\tmp_10_reg_685[0]_i_141_n_8 ,\tmp_10_reg_685[0]_i_142_n_8 ,\tmp_10_reg_685[0]_i_143_n_8 }));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \tmp_12_reg_689[0]_i_1 
       (.I0(\grp_normalizeHisto1_fu_1026/tmp_12_fu_510_p2 ),
        .I1(\grp_normalizeHisto1_fu_1026/tmp_10_fu_473_p2 ),
        .I2(\tmp_12_reg_689_reg[0] ),
        .I3(\tmp_5_reg_650_reg[26]_2 ),
        .I4(\tmp_12_reg_689_reg[0]_1 ),
        .O(\tmp_12_reg_689_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \tmp_13_reg_693[0]_i_1 
       (.I0(\tmp_5_reg_650_reg[24] ),
        .I1(\grp_normalizeHisto1_fu_1026/tmp_12_fu_510_p2 ),
        .I2(\tmp_12_reg_689_reg[0] ),
        .I3(\grp_normalizeHisto1_fu_1026/tmp_10_fu_473_p2 ),
        .I4(\tmp_5_reg_650_reg[26]_2 ),
        .I5(\tmp_13_reg_693_reg[0]_2 ),
        .O(\tmp_13_reg_693_reg[0]_1 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_13_reg_693[0]_i_10 
       (.I0(tmp_11_fu_490_p2[25]),
        .I1(tmp_11_fu_490_p2[24]),
        .I2(DOADO[14]),
        .O(\tmp_13_reg_693[0]_i_10_n_8 ));
  LUT3 #(
    .INIT(8'h81)) 
    \tmp_13_reg_693[0]_i_12 
       (.I0(tmp_11_fu_490_p2[26]),
        .I1(DOADO[14]),
        .I2(tmp_11_fu_490_p2[27]),
        .O(\tmp_13_reg_693[0]_i_12_n_8 ));
  LUT3 #(
    .INIT(8'h81)) 
    \tmp_13_reg_693[0]_i_13 
       (.I0(tmp_11_fu_490_p2[24]),
        .I1(DOADO[14]),
        .I2(tmp_11_fu_490_p2[25]),
        .O(\tmp_13_reg_693[0]_i_13_n_8 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_13_reg_693[0]_i_24 
       (.I0(tmp_11_fu_490_p2[23]),
        .I1(tmp_11_fu_490_p2[22]),
        .I2(DOADO[14]),
        .O(\tmp_13_reg_693[0]_i_24_n_8 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_13_reg_693[0]_i_25 
       (.I0(tmp_11_fu_490_p2[21]),
        .I1(tmp_11_fu_490_p2[20]),
        .I2(DOADO[14]),
        .O(\tmp_13_reg_693[0]_i_25_n_8 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_13_reg_693[0]_i_26 
       (.I0(tmp_11_fu_490_p2[19]),
        .I1(tmp_11_fu_490_p2[18]),
        .I2(DOADO[14]),
        .O(\tmp_13_reg_693[0]_i_26_n_8 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_13_reg_693[0]_i_27 
       (.I0(tmp_11_fu_490_p2[17]),
        .I1(tmp_11_fu_490_p2[16]),
        .I2(DOADO[14]),
        .O(\tmp_13_reg_693[0]_i_27_n_8 ));
  LUT3 #(
    .INIT(8'h81)) 
    \tmp_13_reg_693[0]_i_28 
       (.I0(tmp_11_fu_490_p2[22]),
        .I1(DOADO[14]),
        .I2(tmp_11_fu_490_p2[23]),
        .O(\tmp_13_reg_693[0]_i_28_n_8 ));
  LUT3 #(
    .INIT(8'h81)) 
    \tmp_13_reg_693[0]_i_29 
       (.I0(tmp_11_fu_490_p2[20]),
        .I1(DOADO[14]),
        .I2(tmp_11_fu_490_p2[21]),
        .O(\tmp_13_reg_693[0]_i_29_n_8 ));
  LUT3 #(
    .INIT(8'h81)) 
    \tmp_13_reg_693[0]_i_30 
       (.I0(tmp_11_fu_490_p2[18]),
        .I1(DOADO[14]),
        .I2(tmp_11_fu_490_p2[19]),
        .O(\tmp_13_reg_693[0]_i_30_n_8 ));
  LUT3 #(
    .INIT(8'h81)) 
    \tmp_13_reg_693[0]_i_31 
       (.I0(tmp_11_fu_490_p2[16]),
        .I1(DOADO[14]),
        .I2(tmp_11_fu_490_p2[17]),
        .O(\tmp_13_reg_693[0]_i_31_n_8 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \tmp_13_reg_693[0]_i_42 
       (.I0(DOADO[8]),
        .I1(DOADO[9]),
        .I2(p_shl2_cast_fu_415_p1[9]),
        .I3(p_shl2_cast_fu_415_p1[8]),
        .O(\tmp_13_reg_693_reg[0]_0 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_13_reg_693[0]_i_44 
       (.I0(tmp_11_fu_490_p2[15]),
        .I1(tmp_11_fu_490_p2[14]),
        .I2(DOADO[14]),
        .O(\tmp_13_reg_693[0]_i_44_n_8 ));
  LUT4 #(
    .INIT(16'h7130)) 
    \tmp_13_reg_693[0]_i_45 
       (.I0(tmp_11_fu_490_p2[12]),
        .I1(tmp_11_fu_490_p2[13]),
        .I2(DOADO[13]),
        .I3(DOADO[12]),
        .O(\tmp_13_reg_693[0]_i_45_n_8 ));
  LUT4 #(
    .INIT(16'h7130)) 
    \tmp_13_reg_693[0]_i_46 
       (.I0(tmp_11_fu_490_p2[10]),
        .I1(tmp_11_fu_490_p2[11]),
        .I2(DOADO[11]),
        .I3(DOADO[10]),
        .O(\tmp_13_reg_693[0]_i_46_n_8 ));
  LUT4 #(
    .INIT(16'h40F4)) 
    \tmp_13_reg_693[0]_i_47 
       (.I0(tmp_11_fu_490_p2[8]),
        .I1(DOADO[8]),
        .I2(DOADO[9]),
        .I3(tmp_11_fu_490_p2[9]),
        .O(\tmp_13_reg_693[0]_i_47_n_8 ));
  LUT3 #(
    .INIT(8'h81)) 
    \tmp_13_reg_693[0]_i_48 
       (.I0(tmp_11_fu_490_p2[14]),
        .I1(DOADO[14]),
        .I2(tmp_11_fu_490_p2[15]),
        .O(\tmp_13_reg_693[0]_i_48_n_8 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \tmp_13_reg_693[0]_i_49 
       (.I0(tmp_11_fu_490_p2[12]),
        .I1(tmp_11_fu_490_p2[13]),
        .I2(DOADO[12]),
        .I3(DOADO[13]),
        .O(\tmp_13_reg_693[0]_i_49_n_8 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \tmp_13_reg_693[0]_i_50 
       (.I0(tmp_11_fu_490_p2[10]),
        .I1(tmp_11_fu_490_p2[11]),
        .I2(DOADO[10]),
        .I3(DOADO[11]),
        .O(\tmp_13_reg_693[0]_i_50_n_8 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \tmp_13_reg_693[0]_i_51 
       (.I0(tmp_11_fu_490_p2[8]),
        .I1(DOADO[9]),
        .I2(tmp_11_fu_490_p2[9]),
        .I3(DOADO[8]),
        .O(\tmp_13_reg_693[0]_i_51_n_8 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \tmp_13_reg_693[0]_i_62 
       (.I0(DOADO[6]),
        .I1(DOADO[7]),
        .I2(p_shl2_cast_fu_415_p1[7]),
        .I3(p_shl2_cast_fu_415_p1[6]),
        .O(\tmp_13_reg_693_reg[0] [2]));
  LUT4 #(
    .INIT(16'h8241)) 
    \tmp_13_reg_693[0]_i_63 
       (.I0(DOADO[4]),
        .I1(DOADO[5]),
        .I2(p_shl2_cast_fu_415_p1[5]),
        .I3(p_shl2_cast_fu_415_p1[4]),
        .O(\tmp_13_reg_693_reg[0] [1]));
  LUT4 #(
    .INIT(16'h8241)) 
    \tmp_13_reg_693[0]_i_64 
       (.I0(DOADO[2]),
        .I1(p_shl2_cast_fu_415_p1[3]),
        .I2(DOADO[3]),
        .I3(p_shl2_cast_fu_415_p1[2]),
        .O(\tmp_13_reg_693_reg[0] [0]));
  LUT4 #(
    .INIT(16'h40F4)) 
    \tmp_13_reg_693[0]_i_66 
       (.I0(tmp_11_fu_490_p2[6]),
        .I1(DOADO[6]),
        .I2(DOADO[7]),
        .I3(tmp_11_fu_490_p2[7]),
        .O(\tmp_13_reg_693[0]_i_66_n_8 ));
  LUT4 #(
    .INIT(16'h40F4)) 
    \tmp_13_reg_693[0]_i_67 
       (.I0(tmp_11_fu_490_p2[4]),
        .I1(DOADO[4]),
        .I2(DOADO[5]),
        .I3(tmp_11_fu_490_p2[5]),
        .O(\tmp_13_reg_693[0]_i_67_n_8 ));
  LUT4 #(
    .INIT(16'h40F4)) 
    \tmp_13_reg_693[0]_i_68 
       (.I0(tmp_11_fu_490_p2[2]),
        .I1(DOADO[2]),
        .I2(DOADO[3]),
        .I3(tmp_11_fu_490_p2[3]),
        .O(\tmp_13_reg_693[0]_i_68_n_8 ));
  LUT4 #(
    .INIT(16'h7130)) 
    \tmp_13_reg_693[0]_i_69 
       (.I0(tmp_11_fu_490_p2[0]),
        .I1(tmp_11_fu_490_p2[1]),
        .I2(DOADO[1]),
        .I3(DOADO[0]),
        .O(\tmp_13_reg_693[0]_i_69_n_8 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \tmp_13_reg_693[0]_i_70 
       (.I0(tmp_11_fu_490_p2[6]),
        .I1(DOADO[7]),
        .I2(tmp_11_fu_490_p2[7]),
        .I3(DOADO[6]),
        .O(\tmp_13_reg_693[0]_i_70_n_8 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \tmp_13_reg_693[0]_i_71 
       (.I0(tmp_11_fu_490_p2[4]),
        .I1(DOADO[5]),
        .I2(tmp_11_fu_490_p2[5]),
        .I3(DOADO[4]),
        .O(\tmp_13_reg_693[0]_i_71_n_8 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \tmp_13_reg_693[0]_i_72 
       (.I0(tmp_11_fu_490_p2[2]),
        .I1(DOADO[3]),
        .I2(tmp_11_fu_490_p2[3]),
        .I3(DOADO[2]),
        .O(\tmp_13_reg_693[0]_i_72_n_8 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \tmp_13_reg_693[0]_i_73 
       (.I0(tmp_11_fu_490_p2[0]),
        .I1(tmp_11_fu_490_p2[1]),
        .I2(DOADO[0]),
        .I3(DOADO[1]),
        .O(\tmp_13_reg_693[0]_i_73_n_8 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_13_reg_693[0]_i_9 
       (.I0(tmp_11_fu_490_p2[27]),
        .I1(tmp_11_fu_490_p2[26]),
        .I2(DOADO[14]),
        .O(\tmp_13_reg_693[0]_i_9_n_8 ));
  CARRY4 \tmp_13_reg_693_reg[0]_i_23 
       (.CI(\tmp_13_reg_693_reg[0]_i_43_n_8 ),
        .CO({\tmp_13_reg_693_reg[0]_i_23_n_8 ,\tmp_13_reg_693_reg[0]_i_23_n_9 ,\tmp_13_reg_693_reg[0]_i_23_n_10 ,\tmp_13_reg_693_reg[0]_i_23_n_11 }),
        .CYINIT(1'b0),
        .DI({\tmp_13_reg_693[0]_i_44_n_8 ,\tmp_13_reg_693[0]_i_45_n_8 ,\tmp_13_reg_693[0]_i_46_n_8 ,\tmp_13_reg_693[0]_i_47_n_8 }),
        .O(\NLW_tmp_13_reg_693_reg[0]_i_23_O_UNCONNECTED [3:0]),
        .S({\tmp_13_reg_693[0]_i_48_n_8 ,\tmp_13_reg_693[0]_i_49_n_8 ,\tmp_13_reg_693[0]_i_50_n_8 ,\tmp_13_reg_693[0]_i_51_n_8 }));
  CARRY4 \tmp_13_reg_693_reg[0]_i_3 
       (.CI(\tmp_13_reg_693_reg[0]_i_8_n_8 ),
        .CO({\NLW_tmp_13_reg_693_reg[0]_i_3_CO_UNCONNECTED [3],\grp_normalizeHisto1_fu_1026/tmp_12_fu_510_p2 ,\tmp_13_reg_693_reg[0]_i_3_n_10 ,\tmp_13_reg_693_reg[0]_i_3_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_13_reg_693[0]_i_9_n_8 ,\tmp_13_reg_693[0]_i_10_n_8 }),
        .O(\NLW_tmp_13_reg_693_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,ram_reg_2,\tmp_13_reg_693[0]_i_12_n_8 ,\tmp_13_reg_693[0]_i_13_n_8 }));
  CARRY4 \tmp_13_reg_693_reg[0]_i_43 
       (.CI(1'b0),
        .CO({\tmp_13_reg_693_reg[0]_i_43_n_8 ,\tmp_13_reg_693_reg[0]_i_43_n_9 ,\tmp_13_reg_693_reg[0]_i_43_n_10 ,\tmp_13_reg_693_reg[0]_i_43_n_11 }),
        .CYINIT(1'b0),
        .DI({\tmp_13_reg_693[0]_i_66_n_8 ,\tmp_13_reg_693[0]_i_67_n_8 ,\tmp_13_reg_693[0]_i_68_n_8 ,\tmp_13_reg_693[0]_i_69_n_8 }),
        .O(\NLW_tmp_13_reg_693_reg[0]_i_43_O_UNCONNECTED [3:0]),
        .S({\tmp_13_reg_693[0]_i_70_n_8 ,\tmp_13_reg_693[0]_i_71_n_8 ,\tmp_13_reg_693[0]_i_72_n_8 ,\tmp_13_reg_693[0]_i_73_n_8 }));
  CARRY4 \tmp_13_reg_693_reg[0]_i_8 
       (.CI(\tmp_13_reg_693_reg[0]_i_23_n_8 ),
        .CO({\tmp_13_reg_693_reg[0]_i_8_n_8 ,\tmp_13_reg_693_reg[0]_i_8_n_9 ,\tmp_13_reg_693_reg[0]_i_8_n_10 ,\tmp_13_reg_693_reg[0]_i_8_n_11 }),
        .CYINIT(1'b0),
        .DI({\tmp_13_reg_693[0]_i_24_n_8 ,\tmp_13_reg_693[0]_i_25_n_8 ,\tmp_13_reg_693[0]_i_26_n_8 ,\tmp_13_reg_693[0]_i_27_n_8 }),
        .O(\NLW_tmp_13_reg_693_reg[0]_i_8_O_UNCONNECTED [3:0]),
        .S({\tmp_13_reg_693[0]_i_28_n_8 ,\tmp_13_reg_693[0]_i_29_n_8 ,\tmp_13_reg_693[0]_i_30_n_8 ,\tmp_13_reg_693[0]_i_31_n_8 }));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_15_reg_697[0]_i_1 
       (.I0(\grp_normalizeHisto1_fu_1026/tmp_15_fu_546_p2 ),
        .I1(\grp_normalizeHisto1_fu_1026/tmp_15_reg_6970 ),
        .I2(\tmp_15_reg_697_reg[0]_0 ),
        .O(\tmp_15_reg_697_reg[0] ));
  LUT3 #(
    .INIT(8'h18)) 
    \tmp_15_reg_697[0]_i_10 
       (.I0(O[3]),
        .I1(DOADO[14]),
        .I2(\tmp_5_reg_650_reg[26] ),
        .O(\tmp_15_reg_697[0]_i_10_n_8 ));
  LUT3 #(
    .INIT(8'h81)) 
    \tmp_15_reg_697[0]_i_11 
       (.I0(O[2]),
        .I1(DOADO[14]),
        .I2(O[1]),
        .O(\tmp_15_reg_697[0]_i_11_n_8 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_15_reg_697[0]_i_13 
       (.I0(\tmp_5_reg_650_reg[22] [3]),
        .I1(O[0]),
        .I2(DOADO[14]),
        .O(\tmp_15_reg_697[0]_i_13_n_8 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_15_reg_697[0]_i_14 
       (.I0(\tmp_5_reg_650_reg[22] [1]),
        .I1(\tmp_5_reg_650_reg[22] [2]),
        .I2(DOADO[14]),
        .O(\tmp_15_reg_697[0]_i_14_n_8 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_15_reg_697[0]_i_15 
       (.I0(\tmp_5_reg_650_reg[18] [3]),
        .I1(\tmp_5_reg_650_reg[22] [0]),
        .I2(DOADO[14]),
        .O(\tmp_15_reg_697[0]_i_15_n_8 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_15_reg_697[0]_i_16 
       (.I0(\tmp_5_reg_650_reg[18] [1]),
        .I1(\tmp_5_reg_650_reg[18] [2]),
        .I2(DOADO[14]),
        .O(\tmp_15_reg_697[0]_i_16_n_8 ));
  LUT3 #(
    .INIT(8'h81)) 
    \tmp_15_reg_697[0]_i_17 
       (.I0(O[0]),
        .I1(DOADO[14]),
        .I2(\tmp_5_reg_650_reg[22] [3]),
        .O(\tmp_15_reg_697[0]_i_17_n_8 ));
  LUT3 #(
    .INIT(8'h81)) 
    \tmp_15_reg_697[0]_i_18 
       (.I0(\tmp_5_reg_650_reg[22] [2]),
        .I1(DOADO[14]),
        .I2(\tmp_5_reg_650_reg[22] [1]),
        .O(\tmp_15_reg_697[0]_i_18_n_8 ));
  LUT3 #(
    .INIT(8'h81)) 
    \tmp_15_reg_697[0]_i_19 
       (.I0(\tmp_5_reg_650_reg[22] [0]),
        .I1(DOADO[14]),
        .I2(\tmp_5_reg_650_reg[18] [3]),
        .O(\tmp_15_reg_697[0]_i_19_n_8 ));
  LUT3 #(
    .INIT(8'h81)) 
    \tmp_15_reg_697[0]_i_20 
       (.I0(\tmp_5_reg_650_reg[18] [2]),
        .I1(DOADO[14]),
        .I2(\tmp_5_reg_650_reg[18] [1]),
        .O(\tmp_15_reg_697[0]_i_20_n_8 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_15_reg_697[0]_i_24 
       (.I0(\tmp_5_reg_650_reg[14] [3]),
        .I1(\tmp_5_reg_650_reg[18] [0]),
        .I2(DOADO[14]),
        .O(\tmp_15_reg_697[0]_i_24_n_8 ));
  LUT4 #(
    .INIT(16'h7130)) 
    \tmp_15_reg_697[0]_i_25 
       (.I0(\tmp_5_reg_650_reg[14] [1]),
        .I1(\tmp_5_reg_650_reg[14] [2]),
        .I2(DOADO[13]),
        .I3(DOADO[12]),
        .O(\tmp_15_reg_697[0]_i_25_n_8 ));
  LUT4 #(
    .INIT(16'h7130)) 
    \tmp_15_reg_697[0]_i_26 
       (.I0(\tmp_5_reg_650_reg[10] [3]),
        .I1(\tmp_5_reg_650_reg[14] [0]),
        .I2(DOADO[11]),
        .I3(DOADO[10]),
        .O(\tmp_15_reg_697[0]_i_26_n_8 ));
  LUT4 #(
    .INIT(16'h40F4)) 
    \tmp_15_reg_697[0]_i_27 
       (.I0(\tmp_5_reg_650_reg[10] [1]),
        .I1(DOADO[8]),
        .I2(DOADO[9]),
        .I3(\tmp_5_reg_650_reg[10] [2]),
        .O(\tmp_15_reg_697[0]_i_27_n_8 ));
  LUT3 #(
    .INIT(8'h81)) 
    \tmp_15_reg_697[0]_i_28 
       (.I0(\tmp_5_reg_650_reg[18] [0]),
        .I1(DOADO[14]),
        .I2(\tmp_5_reg_650_reg[14] [3]),
        .O(\tmp_15_reg_697[0]_i_28_n_8 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \tmp_15_reg_697[0]_i_29 
       (.I0(\tmp_5_reg_650_reg[14] [1]),
        .I1(\tmp_5_reg_650_reg[14] [2]),
        .I2(DOADO[12]),
        .I3(DOADO[13]),
        .O(\tmp_15_reg_697[0]_i_29_n_8 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \tmp_15_reg_697[0]_i_3 
       (.I0(\tmp_5_reg_650_reg[24] ),
        .I1(\grp_normalizeHisto1_fu_1026/tmp_10_fu_473_p2 ),
        .I2(\tmp_12_reg_689_reg[0] ),
        .I3(\grp_normalizeHisto1_fu_1026/tmp_12_fu_510_p2 ),
        .I4(\tmp_5_reg_650_reg[26]_2 ),
        .O(\grp_normalizeHisto1_fu_1026/tmp_15_reg_6970 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \tmp_15_reg_697[0]_i_30 
       (.I0(\tmp_5_reg_650_reg[10] [3]),
        .I1(\tmp_5_reg_650_reg[14] [0]),
        .I2(DOADO[10]),
        .I3(DOADO[11]),
        .O(\tmp_15_reg_697[0]_i_30_n_8 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \tmp_15_reg_697[0]_i_31 
       (.I0(\tmp_5_reg_650_reg[10] [1]),
        .I1(DOADO[9]),
        .I2(\tmp_5_reg_650_reg[10] [2]),
        .I3(DOADO[8]),
        .O(\tmp_15_reg_697[0]_i_31_n_8 ));
  LUT4 #(
    .INIT(16'h40F4)) 
    \tmp_15_reg_697[0]_i_38 
       (.I0(\tmp_5_reg_650_reg[6] [3]),
        .I1(DOADO[6]),
        .I2(DOADO[7]),
        .I3(\tmp_5_reg_650_reg[10] [0]),
        .O(\tmp_15_reg_697[0]_i_38_n_8 ));
  LUT4 #(
    .INIT(16'h40F4)) 
    \tmp_15_reg_697[0]_i_39 
       (.I0(\tmp_5_reg_650_reg[6] [1]),
        .I1(DOADO[4]),
        .I2(DOADO[5]),
        .I3(\tmp_5_reg_650_reg[6] [2]),
        .O(\tmp_15_reg_697[0]_i_39_n_8 ));
  LUT4 #(
    .INIT(16'h40F4)) 
    \tmp_15_reg_697[0]_i_40 
       (.I0(\tmp_5_reg_650_reg[2] [2]),
        .I1(DOADO[2]),
        .I2(DOADO[3]),
        .I3(\tmp_5_reg_650_reg[6] [0]),
        .O(\tmp_15_reg_697[0]_i_40_n_8 ));
  LUT4 #(
    .INIT(16'h7130)) 
    \tmp_15_reg_697[0]_i_41 
       (.I0(\tmp_5_reg_650_reg[2] [0]),
        .I1(\tmp_5_reg_650_reg[2] [1]),
        .I2(DOADO[1]),
        .I3(DOADO[0]),
        .O(\tmp_15_reg_697[0]_i_41_n_8 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \tmp_15_reg_697[0]_i_42 
       (.I0(\tmp_5_reg_650_reg[6] [3]),
        .I1(DOADO[7]),
        .I2(\tmp_5_reg_650_reg[10] [0]),
        .I3(DOADO[6]),
        .O(\tmp_15_reg_697[0]_i_42_n_8 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \tmp_15_reg_697[0]_i_43 
       (.I0(\tmp_5_reg_650_reg[6] [1]),
        .I1(DOADO[5]),
        .I2(\tmp_5_reg_650_reg[6] [2]),
        .I3(DOADO[4]),
        .O(\tmp_15_reg_697[0]_i_43_n_8 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \tmp_15_reg_697[0]_i_44 
       (.I0(\tmp_5_reg_650_reg[2] [2]),
        .I1(DOADO[3]),
        .I2(\tmp_5_reg_650_reg[6] [0]),
        .I3(DOADO[2]),
        .O(\tmp_15_reg_697[0]_i_44_n_8 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \tmp_15_reg_697[0]_i_45 
       (.I0(\tmp_5_reg_650_reg[2] [0]),
        .I1(\tmp_5_reg_650_reg[2] [1]),
        .I2(DOADO[0]),
        .I3(DOADO[1]),
        .O(\tmp_15_reg_697[0]_i_45_n_8 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_15_reg_697[0]_i_5 
       (.I0(DOADO[14]),
        .I1(\tmp_5_reg_650_reg[26] ),
        .O(\tmp_15_reg_697[0]_i_5_n_8 ));
  LUT3 #(
    .INIT(8'hD0)) 
    \tmp_15_reg_697[0]_i_6 
       (.I0(O[3]),
        .I1(\tmp_5_reg_650_reg[26] ),
        .I2(DOADO[14]),
        .O(\tmp_15_reg_697[0]_i_6_n_8 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_15_reg_697[0]_i_7 
       (.I0(O[1]),
        .I1(O[2]),
        .I2(DOADO[14]),
        .O(\tmp_15_reg_697[0]_i_7_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_15_reg_697[0]_i_9 
       (.I0(\tmp_5_reg_650_reg[26] ),
        .I1(DOADO[14]),
        .O(\tmp_15_reg_697[0]_i_9_n_8 ));
  CARRY4 \tmp_15_reg_697_reg[0]_i_12 
       (.CI(\tmp_15_reg_697_reg[0]_i_23_n_8 ),
        .CO({\tmp_15_reg_697_reg[0]_i_12_n_8 ,\tmp_15_reg_697_reg[0]_i_12_n_9 ,\tmp_15_reg_697_reg[0]_i_12_n_10 ,\tmp_15_reg_697_reg[0]_i_12_n_11 }),
        .CYINIT(1'b0),
        .DI({\tmp_15_reg_697[0]_i_24_n_8 ,\tmp_15_reg_697[0]_i_25_n_8 ,\tmp_15_reg_697[0]_i_26_n_8 ,\tmp_15_reg_697[0]_i_27_n_8 }),
        .O(\NLW_tmp_15_reg_697_reg[0]_i_12_O_UNCONNECTED [3:0]),
        .S({\tmp_15_reg_697[0]_i_28_n_8 ,\tmp_15_reg_697[0]_i_29_n_8 ,\tmp_15_reg_697[0]_i_30_n_8 ,\tmp_15_reg_697[0]_i_31_n_8 }));
  CARRY4 \tmp_15_reg_697_reg[0]_i_2 
       (.CI(\tmp_15_reg_697_reg[0]_i_4_n_8 ),
        .CO({\grp_normalizeHisto1_fu_1026/tmp_15_fu_546_p2 ,\tmp_15_reg_697_reg[0]_i_2_n_9 ,\tmp_15_reg_697_reg[0]_i_2_n_10 ,\tmp_15_reg_697_reg[0]_i_2_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,\tmp_15_reg_697[0]_i_5_n_8 ,\tmp_15_reg_697[0]_i_6_n_8 ,\tmp_15_reg_697[0]_i_7_n_8 }),
        .O(\NLW_tmp_15_reg_697_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({ram_reg_1,\tmp_15_reg_697[0]_i_9_n_8 ,\tmp_15_reg_697[0]_i_10_n_8 ,\tmp_15_reg_697[0]_i_11_n_8 }));
  CARRY4 \tmp_15_reg_697_reg[0]_i_23 
       (.CI(1'b0),
        .CO({\tmp_15_reg_697_reg[0]_i_23_n_8 ,\tmp_15_reg_697_reg[0]_i_23_n_9 ,\tmp_15_reg_697_reg[0]_i_23_n_10 ,\tmp_15_reg_697_reg[0]_i_23_n_11 }),
        .CYINIT(1'b0),
        .DI({\tmp_15_reg_697[0]_i_38_n_8 ,\tmp_15_reg_697[0]_i_39_n_8 ,\tmp_15_reg_697[0]_i_40_n_8 ,\tmp_15_reg_697[0]_i_41_n_8 }),
        .O(\NLW_tmp_15_reg_697_reg[0]_i_23_O_UNCONNECTED [3:0]),
        .S({\tmp_15_reg_697[0]_i_42_n_8 ,\tmp_15_reg_697[0]_i_43_n_8 ,\tmp_15_reg_697[0]_i_44_n_8 ,\tmp_15_reg_697[0]_i_45_n_8 }));
  CARRY4 \tmp_15_reg_697_reg[0]_i_4 
       (.CI(\tmp_15_reg_697_reg[0]_i_12_n_8 ),
        .CO({\tmp_15_reg_697_reg[0]_i_4_n_8 ,\tmp_15_reg_697_reg[0]_i_4_n_9 ,\tmp_15_reg_697_reg[0]_i_4_n_10 ,\tmp_15_reg_697_reg[0]_i_4_n_11 }),
        .CYINIT(1'b0),
        .DI({\tmp_15_reg_697[0]_i_13_n_8 ,\tmp_15_reg_697[0]_i_14_n_8 ,\tmp_15_reg_697[0]_i_15_n_8 ,\tmp_15_reg_697[0]_i_16_n_8 }),
        .O(\NLW_tmp_15_reg_697_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\tmp_15_reg_697[0]_i_17_n_8 ,\tmp_15_reg_697[0]_i_18_n_8 ,\tmp_15_reg_697[0]_i_19_n_8 ,\tmp_15_reg_697[0]_i_20_n_8 }));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_16_reg_701[0]_i_1 
       (.I0(\tmp_5_reg_650_reg[26]_3 ),
        .I1(tmp_16_reg_7010),
        .I2(\tmp_16_reg_701_reg[0]_0 ),
        .O(\tmp_16_reg_701_reg[0] ));
  LUT4 #(
    .INIT(16'h8241)) 
    \tmp_16_reg_701[0]_i_25 
       (.I0(DOADO[8]),
        .I1(DOADO[9]),
        .I2(p_shl2_cast_fu_415_p1[10]),
        .I3(p_shl2_cast_fu_415_p1[9]),
        .O(\tmp_17_reg_705_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \tmp_16_reg_701[0]_i_3 
       (.I0(\tmp_5_reg_650_reg[26]_2 ),
        .I1(\grp_normalizeHisto1_fu_1026/tmp_12_fu_510_p2 ),
        .I2(\tmp_12_reg_689_reg[0] ),
        .I3(\grp_normalizeHisto1_fu_1026/tmp_10_fu_473_p2 ),
        .I4(\tmp_5_reg_650_reg[24] ),
        .I5(\grp_normalizeHisto1_fu_1026/tmp_15_fu_546_p2 ),
        .O(tmp_16_reg_7010));
  LUT4 #(
    .INIT(16'h8241)) 
    \tmp_16_reg_701[0]_i_30 
       (.I0(DOADO[6]),
        .I1(DOADO[7]),
        .I2(p_shl2_cast_fu_415_p1[8]),
        .I3(p_shl2_cast_fu_415_p1[7]),
        .O(\tmp_17_reg_705_reg[0]_0 [2]));
  LUT4 #(
    .INIT(16'h8241)) 
    \tmp_16_reg_701[0]_i_31 
       (.I0(DOADO[4]),
        .I1(DOADO[5]),
        .I2(p_shl2_cast_fu_415_p1[6]),
        .I3(p_shl2_cast_fu_415_p1[5]),
        .O(\tmp_17_reg_705_reg[0]_0 [1]));
  LUT4 #(
    .INIT(16'h8421)) 
    \tmp_16_reg_701[0]_i_32 
       (.I0(DOADO[2]),
        .I1(p_shl2_cast_fu_415_p1[4]),
        .I2(p_shl2_cast_fu_415_p1[3]),
        .I3(DOADO[3]),
        .O(\tmp_17_reg_705_reg[0]_0 [0]));
  LUT4 #(
    .INIT(16'h8241)) 
    \tmp_17_reg_705[0]_i_22 
       (.I0(DOADO[8]),
        .I1(p_shl2_cast_fu_415_p1[11]),
        .I2(DOADO[9]),
        .I3(p_shl2_cast_fu_415_p1[10]),
        .O(\tmp_17_reg_705_reg[0]_2 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \tmp_17_reg_705[0]_i_27 
       (.I0(DOADO[6]),
        .I1(DOADO[7]),
        .I2(p_shl2_cast_fu_415_p1[9]),
        .I3(p_shl2_cast_fu_415_p1[8]),
        .O(\tmp_17_reg_705_reg[0] [2]));
  LUT4 #(
    .INIT(16'h8241)) 
    \tmp_17_reg_705[0]_i_28 
       (.I0(DOADO[4]),
        .I1(DOADO[5]),
        .I2(p_shl2_cast_fu_415_p1[7]),
        .I3(p_shl2_cast_fu_415_p1[6]),
        .O(\tmp_17_reg_705_reg[0] [1]));
  LUT4 #(
    .INIT(16'h8241)) 
    \tmp_17_reg_705[0]_i_29 
       (.I0(DOADO[2]),
        .I1(DOADO[3]),
        .I2(p_shl2_cast_fu_415_p1[5]),
        .I3(p_shl2_cast_fu_415_p1[4]),
        .O(\tmp_17_reg_705_reg[0] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_85_reg_2476[11]_i_3 
       (.I0(DOADO[10]),
        .I1(DOADO[11]),
        .O(\tmp_85_reg_2476_reg[11] ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_85_reg_2476[14]_i_3 
       (.I0(DOADO[13]),
        .I1(DOADO[14]),
        .O(\tmp_85_reg_2476_reg[14] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_85_reg_2476[14]_i_4 
       (.I0(DOADO[12]),
        .I1(DOADO[13]),
        .O(\tmp_85_reg_2476_reg[14] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_85_reg_2476[14]_i_5 
       (.I0(DOADO[11]),
        .I1(DOADO[12]),
        .O(\tmp_85_reg_2476_reg[14] [0]));
endmodule

(* ORIG_REF_NAME = "hog_descriptor0_V_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_descriptor0_V_ram_88
   (DOADO,
    S,
    \tmp_29_reg_693_reg[0] ,
    \tmp_33_reg_705_reg[0] ,
    \tmp_33_reg_705_reg[0]_0 ,
    \tmp_29_reg_693_reg[0]_0 ,
    \tmp_28_reg_689_reg[0] ,
    \tmp_33_reg_705_reg[0]_1 ,
    \tmp_28_reg_689_reg[0]_0 ,
    \tmp_26_reg_685_reg[0] ,
    \tmp_31_reg_697_reg[0] ,
    \tmp_118_reg_2476_reg[11] ,
    \tmp_118_reg_2476_reg[14] ,
    \tmp_28_reg_689_reg[0]_1 ,
    ap_clk,
    descriptor0_V_ce0,
    descriptor0_V_we1,
    ADDRARDADDR,
    Q,
    \tmp_118_reg_2476_reg[14]_0 ,
    WEA,
    WEBWE,
    O,
    tmp_23_fu_419_p2,
    p_shl5_cast_fu_415_p1,
    \tmp_35_reg_650_reg[6] ,
    \tmp_35_reg_650_reg[10] ,
    \tmp_35_reg_650_reg[14] ,
    CO,
    \tmp_35_reg_650_reg[18] ,
    \tmp_35_reg_650_reg[22] ,
    \tmp_35_reg_650_reg[26] ,
    \tmp_35_reg_650_reg[26]_0 ,
    DI,
    ram_reg_0,
    ram_reg_1,
    \tmp_35_reg_650_reg[26]_1 );
  output [14:0]DOADO;
  output [2:0]S;
  output [2:0]\tmp_29_reg_693_reg[0] ;
  output [2:0]\tmp_33_reg_705_reg[0] ;
  output [0:0]\tmp_33_reg_705_reg[0]_0 ;
  output [0:0]\tmp_29_reg_693_reg[0]_0 ;
  output [0:0]\tmp_28_reg_689_reg[0] ;
  output [0:0]\tmp_33_reg_705_reg[0]_1 ;
  output [0:0]\tmp_28_reg_689_reg[0]_0 ;
  output [0:0]\tmp_26_reg_685_reg[0] ;
  output [0:0]\tmp_31_reg_697_reg[0] ;
  output [0:0]\tmp_118_reg_2476_reg[11] ;
  output [2:0]\tmp_118_reg_2476_reg[14] ;
  output [0:0]\tmp_28_reg_689_reg[0]_1 ;
  input ap_clk;
  input descriptor0_V_ce0;
  input descriptor0_V_we1;
  input [6:0]ADDRARDADDR;
  input [6:0]Q;
  input [14:0]\tmp_118_reg_2476_reg[14]_0 ;
  input [0:0]WEA;
  input [0:0]WEBWE;
  input [2:0]O;
  input [27:0]tmp_23_fu_419_p2;
  input [11:0]p_shl5_cast_fu_415_p1;
  input [3:0]\tmp_35_reg_650_reg[6] ;
  input [3:0]\tmp_35_reg_650_reg[10] ;
  input [3:0]\tmp_35_reg_650_reg[14] ;
  input [0:0]CO;
  input [3:0]\tmp_35_reg_650_reg[18] ;
  input [3:0]\tmp_35_reg_650_reg[22] ;
  input [3:0]\tmp_35_reg_650_reg[26] ;
  input [0:0]\tmp_35_reg_650_reg[26]_0 ;
  input [2:0]DI;
  input [0:0]ram_reg_0;
  input [1:0]ram_reg_1;
  input [0:0]\tmp_35_reg_650_reg[26]_1 ;

  wire [6:0]ADDRARDADDR;
  wire [0:0]CO;
  wire [2:0]DI;
  wire [14:0]DOADO;
  wire [2:0]O;
  wire [6:0]Q;
  wire [2:0]S;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire descriptor0_V_ce0;
  wire descriptor0_V_we1;
  wire [11:0]p_shl5_cast_fu_415_p1;
  wire [0:0]ram_reg_0;
  wire [1:0]ram_reg_1;
  wire [0:0]\tmp_118_reg_2476_reg[11] ;
  wire [2:0]\tmp_118_reg_2476_reg[14] ;
  wire [14:0]\tmp_118_reg_2476_reg[14]_0 ;
  wire [27:0]tmp_23_fu_419_p2;
  wire \tmp_26_reg_685[0]_i_118_n_8 ;
  wire \tmp_26_reg_685[0]_i_119_n_8 ;
  wire \tmp_26_reg_685[0]_i_120_n_8 ;
  wire \tmp_26_reg_685[0]_i_121_n_8 ;
  wire \tmp_26_reg_685[0]_i_122_n_8 ;
  wire \tmp_26_reg_685[0]_i_123_n_8 ;
  wire \tmp_26_reg_685[0]_i_124_n_8 ;
  wire \tmp_26_reg_685[0]_i_125_n_8 ;
  wire \tmp_26_reg_685[0]_i_139_n_8 ;
  wire \tmp_26_reg_685[0]_i_140_n_8 ;
  wire \tmp_26_reg_685[0]_i_141_n_8 ;
  wire \tmp_26_reg_685[0]_i_142_n_8 ;
  wire \tmp_26_reg_685[0]_i_143_n_8 ;
  wire \tmp_26_reg_685[0]_i_14_n_8 ;
  wire \tmp_26_reg_685[0]_i_15_n_8 ;
  wire \tmp_26_reg_685[0]_i_16_n_8 ;
  wire \tmp_26_reg_685[0]_i_18_n_8 ;
  wire \tmp_26_reg_685[0]_i_19_n_8 ;
  wire \tmp_26_reg_685[0]_i_20_n_8 ;
  wire \tmp_26_reg_685[0]_i_39_n_8 ;
  wire \tmp_26_reg_685[0]_i_40_n_8 ;
  wire \tmp_26_reg_685[0]_i_41_n_8 ;
  wire \tmp_26_reg_685[0]_i_42_n_8 ;
  wire \tmp_26_reg_685[0]_i_43_n_8 ;
  wire \tmp_26_reg_685[0]_i_44_n_8 ;
  wire \tmp_26_reg_685[0]_i_45_n_8 ;
  wire \tmp_26_reg_685[0]_i_46_n_8 ;
  wire \tmp_26_reg_685[0]_i_76_n_8 ;
  wire \tmp_26_reg_685[0]_i_77_n_8 ;
  wire \tmp_26_reg_685[0]_i_78_n_8 ;
  wire \tmp_26_reg_685[0]_i_79_n_8 ;
  wire \tmp_26_reg_685[0]_i_80_n_8 ;
  wire \tmp_26_reg_685[0]_i_81_n_8 ;
  wire \tmp_26_reg_685[0]_i_82_n_8 ;
  wire \tmp_26_reg_685[0]_i_83_n_8 ;
  wire [0:0]\tmp_26_reg_685_reg[0] ;
  wire \tmp_26_reg_685_reg[0]_i_13_n_10 ;
  wire \tmp_26_reg_685_reg[0]_i_13_n_11 ;
  wire \tmp_26_reg_685_reg[0]_i_13_n_8 ;
  wire \tmp_26_reg_685_reg[0]_i_13_n_9 ;
  wire \tmp_26_reg_685_reg[0]_i_38_n_10 ;
  wire \tmp_26_reg_685_reg[0]_i_38_n_11 ;
  wire \tmp_26_reg_685_reg[0]_i_38_n_8 ;
  wire \tmp_26_reg_685_reg[0]_i_38_n_9 ;
  wire \tmp_26_reg_685_reg[0]_i_3_n_10 ;
  wire \tmp_26_reg_685_reg[0]_i_3_n_11 ;
  wire \tmp_26_reg_685_reg[0]_i_3_n_9 ;
  wire \tmp_26_reg_685_reg[0]_i_75_n_10 ;
  wire \tmp_26_reg_685_reg[0]_i_75_n_11 ;
  wire \tmp_26_reg_685_reg[0]_i_75_n_8 ;
  wire \tmp_26_reg_685_reg[0]_i_75_n_9 ;
  wire \tmp_26_reg_685_reg[0]_i_91_n_10 ;
  wire \tmp_26_reg_685_reg[0]_i_91_n_11 ;
  wire \tmp_26_reg_685_reg[0]_i_91_n_9 ;
  wire [0:0]\tmp_28_reg_689_reg[0] ;
  wire [0:0]\tmp_28_reg_689_reg[0]_0 ;
  wire [0:0]\tmp_28_reg_689_reg[0]_1 ;
  wire [2:0]\tmp_29_reg_693_reg[0] ;
  wire [0:0]\tmp_29_reg_693_reg[0]_0 ;
  wire \tmp_31_reg_697[0]_i_11_n_8 ;
  wire \tmp_31_reg_697[0]_i_13_n_8 ;
  wire \tmp_31_reg_697[0]_i_14_n_8 ;
  wire \tmp_31_reg_697[0]_i_15_n_8 ;
  wire \tmp_31_reg_697[0]_i_16_n_8 ;
  wire \tmp_31_reg_697[0]_i_17_n_8 ;
  wire \tmp_31_reg_697[0]_i_18_n_8 ;
  wire \tmp_31_reg_697[0]_i_19_n_8 ;
  wire \tmp_31_reg_697[0]_i_20_n_8 ;
  wire \tmp_31_reg_697[0]_i_24_n_8 ;
  wire \tmp_31_reg_697[0]_i_25_n_8 ;
  wire \tmp_31_reg_697[0]_i_26_n_8 ;
  wire \tmp_31_reg_697[0]_i_27_n_8 ;
  wire \tmp_31_reg_697[0]_i_28_n_8 ;
  wire \tmp_31_reg_697[0]_i_29_n_8 ;
  wire \tmp_31_reg_697[0]_i_30_n_8 ;
  wire \tmp_31_reg_697[0]_i_31_n_8 ;
  wire \tmp_31_reg_697[0]_i_38_n_8 ;
  wire \tmp_31_reg_697[0]_i_39_n_8 ;
  wire \tmp_31_reg_697[0]_i_40_n_8 ;
  wire \tmp_31_reg_697[0]_i_41_n_8 ;
  wire \tmp_31_reg_697[0]_i_42_n_8 ;
  wire \tmp_31_reg_697[0]_i_43_n_8 ;
  wire \tmp_31_reg_697[0]_i_44_n_8 ;
  wire \tmp_31_reg_697[0]_i_45_n_8 ;
  wire \tmp_31_reg_697[0]_i_5_n_8 ;
  wire \tmp_31_reg_697[0]_i_6_n_8 ;
  wire \tmp_31_reg_697[0]_i_7_n_8 ;
  wire \tmp_31_reg_697[0]_i_9_n_8 ;
  wire [0:0]\tmp_31_reg_697_reg[0] ;
  wire \tmp_31_reg_697_reg[0]_i_12_n_10 ;
  wire \tmp_31_reg_697_reg[0]_i_12_n_11 ;
  wire \tmp_31_reg_697_reg[0]_i_12_n_8 ;
  wire \tmp_31_reg_697_reg[0]_i_12_n_9 ;
  wire \tmp_31_reg_697_reg[0]_i_23_n_10 ;
  wire \tmp_31_reg_697_reg[0]_i_23_n_11 ;
  wire \tmp_31_reg_697_reg[0]_i_23_n_8 ;
  wire \tmp_31_reg_697_reg[0]_i_23_n_9 ;
  wire \tmp_31_reg_697_reg[0]_i_2_n_10 ;
  wire \tmp_31_reg_697_reg[0]_i_2_n_11 ;
  wire \tmp_31_reg_697_reg[0]_i_2_n_9 ;
  wire \tmp_31_reg_697_reg[0]_i_4_n_10 ;
  wire \tmp_31_reg_697_reg[0]_i_4_n_11 ;
  wire \tmp_31_reg_697_reg[0]_i_4_n_8 ;
  wire \tmp_31_reg_697_reg[0]_i_4_n_9 ;
  wire [2:0]\tmp_33_reg_705_reg[0] ;
  wire [0:0]\tmp_33_reg_705_reg[0]_0 ;
  wire [0:0]\tmp_33_reg_705_reg[0]_1 ;
  wire [3:0]\tmp_35_reg_650_reg[10] ;
  wire [3:0]\tmp_35_reg_650_reg[14] ;
  wire [3:0]\tmp_35_reg_650_reg[18] ;
  wire [3:0]\tmp_35_reg_650_reg[22] ;
  wire [3:0]\tmp_35_reg_650_reg[26] ;
  wire [0:0]\tmp_35_reg_650_reg[26]_0 ;
  wire [0:0]\tmp_35_reg_650_reg[26]_1 ;
  wire [3:0]\tmp_35_reg_650_reg[6] ;
  wire [15:15]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [3:0]\NLW_tmp_26_reg_685_reg[0]_i_13_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_26_reg_685_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_26_reg_685_reg[0]_i_38_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_26_reg_685_reg[0]_i_75_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_26_reg_685_reg[0]_i_91_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_31_reg_697_reg[0]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_31_reg_697_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_31_reg_697_reg[0]_i_23_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_31_reg_697_reg[0]_i_4_O_UNCONNECTED ;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d15" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d15" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1080" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "14" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,Q,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,\tmp_118_reg_2476_reg[14]_0 }),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15],DOADO}),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(descriptor0_V_ce0),
        .ENBWREN(descriptor0_V_we1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,WEBWE,WEBWE}));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_118_reg_2476[11]_i_3 
       (.I0(DOADO[10]),
        .I1(DOADO[11]),
        .O(\tmp_118_reg_2476_reg[11] ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_118_reg_2476[14]_i_3 
       (.I0(DOADO[13]),
        .I1(DOADO[14]),
        .O(\tmp_118_reg_2476_reg[14] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_118_reg_2476[14]_i_4 
       (.I0(DOADO[12]),
        .I1(DOADO[13]),
        .O(\tmp_118_reg_2476_reg[14] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_118_reg_2476[14]_i_5 
       (.I0(DOADO[11]),
        .I1(DOADO[12]),
        .O(\tmp_118_reg_2476_reg[14] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_685[0]_i_10 
       (.I0(\tmp_35_reg_650_reg[26]_1 ),
        .I1(DOADO[14]),
        .O(\tmp_28_reg_689_reg[0]_1 ));
  LUT4 #(
    .INIT(16'h40F4)) 
    \tmp_26_reg_685[0]_i_118 
       (.I0(tmp_23_fu_419_p2[6]),
        .I1(DOADO[6]),
        .I2(DOADO[7]),
        .I3(tmp_23_fu_419_p2[7]),
        .O(\tmp_26_reg_685[0]_i_118_n_8 ));
  LUT4 #(
    .INIT(16'h40F4)) 
    \tmp_26_reg_685[0]_i_119 
       (.I0(tmp_23_fu_419_p2[4]),
        .I1(DOADO[4]),
        .I2(DOADO[5]),
        .I3(tmp_23_fu_419_p2[5]),
        .O(\tmp_26_reg_685[0]_i_119_n_8 ));
  LUT4 #(
    .INIT(16'h40F4)) 
    \tmp_26_reg_685[0]_i_120 
       (.I0(tmp_23_fu_419_p2[2]),
        .I1(DOADO[2]),
        .I2(DOADO[3]),
        .I3(tmp_23_fu_419_p2[3]),
        .O(\tmp_26_reg_685[0]_i_120_n_8 ));
  LUT4 #(
    .INIT(16'h7130)) 
    \tmp_26_reg_685[0]_i_121 
       (.I0(tmp_23_fu_419_p2[0]),
        .I1(tmp_23_fu_419_p2[1]),
        .I2(DOADO[1]),
        .I3(DOADO[0]),
        .O(\tmp_26_reg_685[0]_i_121_n_8 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \tmp_26_reg_685[0]_i_122 
       (.I0(DOADO[6]),
        .I1(tmp_23_fu_419_p2[7]),
        .I2(DOADO[7]),
        .I3(tmp_23_fu_419_p2[6]),
        .O(\tmp_26_reg_685[0]_i_122_n_8 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \tmp_26_reg_685[0]_i_123 
       (.I0(DOADO[4]),
        .I1(tmp_23_fu_419_p2[5]),
        .I2(DOADO[5]),
        .I3(tmp_23_fu_419_p2[4]),
        .O(\tmp_26_reg_685[0]_i_123_n_8 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \tmp_26_reg_685[0]_i_124 
       (.I0(DOADO[2]),
        .I1(tmp_23_fu_419_p2[3]),
        .I2(DOADO[3]),
        .I3(tmp_23_fu_419_p2[2]),
        .O(\tmp_26_reg_685[0]_i_124_n_8 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \tmp_26_reg_685[0]_i_125 
       (.I0(tmp_23_fu_419_p2[0]),
        .I1(tmp_23_fu_419_p2[1]),
        .I2(DOADO[0]),
        .I3(DOADO[1]),
        .O(\tmp_26_reg_685[0]_i_125_n_8 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \tmp_26_reg_685[0]_i_139 
       (.I0(p_shl5_cast_fu_415_p1[0]),
        .I1(DOADO[1]),
        .I2(DOADO[0]),
        .O(\tmp_26_reg_685[0]_i_139_n_8 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_26_reg_685[0]_i_14 
       (.I0(CO),
        .I1(DOADO[14]),
        .O(\tmp_26_reg_685[0]_i_14_n_8 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \tmp_26_reg_685[0]_i_140 
       (.I0(DOADO[6]),
        .I1(DOADO[7]),
        .I2(p_shl5_cast_fu_415_p1[6]),
        .I3(p_shl5_cast_fu_415_p1[5]),
        .O(\tmp_26_reg_685[0]_i_140_n_8 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \tmp_26_reg_685[0]_i_141 
       (.I0(DOADO[4]),
        .I1(p_shl5_cast_fu_415_p1[4]),
        .I2(p_shl5_cast_fu_415_p1[3]),
        .I3(DOADO[5]),
        .O(\tmp_26_reg_685[0]_i_141_n_8 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \tmp_26_reg_685[0]_i_142 
       (.I0(DOADO[2]),
        .I1(DOADO[3]),
        .I2(p_shl5_cast_fu_415_p1[2]),
        .I3(p_shl5_cast_fu_415_p1[1]),
        .O(\tmp_26_reg_685[0]_i_142_n_8 ));
  LUT3 #(
    .INIT(8'h21)) 
    \tmp_26_reg_685[0]_i_143 
       (.I0(p_shl5_cast_fu_415_p1[0]),
        .I1(DOADO[0]),
        .I2(DOADO[1]),
        .O(\tmp_26_reg_685[0]_i_143_n_8 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_26_reg_685[0]_i_15 
       (.I0(tmp_23_fu_419_p2[27]),
        .I1(tmp_23_fu_419_p2[26]),
        .I2(DOADO[14]),
        .O(\tmp_26_reg_685[0]_i_15_n_8 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_26_reg_685[0]_i_16 
       (.I0(tmp_23_fu_419_p2[25]),
        .I1(tmp_23_fu_419_p2[24]),
        .I2(DOADO[14]),
        .O(\tmp_26_reg_685[0]_i_16_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_685[0]_i_18 
       (.I0(CO),
        .I1(DOADO[14]),
        .O(\tmp_26_reg_685[0]_i_18_n_8 ));
  LUT3 #(
    .INIT(8'h81)) 
    \tmp_26_reg_685[0]_i_19 
       (.I0(tmp_23_fu_419_p2[26]),
        .I1(tmp_23_fu_419_p2[27]),
        .I2(DOADO[14]),
        .O(\tmp_26_reg_685[0]_i_19_n_8 ));
  LUT3 #(
    .INIT(8'h81)) 
    \tmp_26_reg_685[0]_i_20 
       (.I0(tmp_23_fu_419_p2[24]),
        .I1(tmp_23_fu_419_p2[25]),
        .I2(DOADO[14]),
        .O(\tmp_26_reg_685[0]_i_20_n_8 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_26_reg_685[0]_i_39 
       (.I0(tmp_23_fu_419_p2[23]),
        .I1(tmp_23_fu_419_p2[22]),
        .I2(DOADO[14]),
        .O(\tmp_26_reg_685[0]_i_39_n_8 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_26_reg_685[0]_i_40 
       (.I0(tmp_23_fu_419_p2[21]),
        .I1(tmp_23_fu_419_p2[20]),
        .I2(DOADO[14]),
        .O(\tmp_26_reg_685[0]_i_40_n_8 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_26_reg_685[0]_i_41 
       (.I0(tmp_23_fu_419_p2[19]),
        .I1(tmp_23_fu_419_p2[18]),
        .I2(DOADO[14]),
        .O(\tmp_26_reg_685[0]_i_41_n_8 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_26_reg_685[0]_i_42 
       (.I0(tmp_23_fu_419_p2[17]),
        .I1(tmp_23_fu_419_p2[16]),
        .I2(DOADO[14]),
        .O(\tmp_26_reg_685[0]_i_42_n_8 ));
  LUT3 #(
    .INIT(8'h81)) 
    \tmp_26_reg_685[0]_i_43 
       (.I0(tmp_23_fu_419_p2[22]),
        .I1(tmp_23_fu_419_p2[23]),
        .I2(DOADO[14]),
        .O(\tmp_26_reg_685[0]_i_43_n_8 ));
  LUT3 #(
    .INIT(8'h81)) 
    \tmp_26_reg_685[0]_i_44 
       (.I0(tmp_23_fu_419_p2[20]),
        .I1(tmp_23_fu_419_p2[21]),
        .I2(DOADO[14]),
        .O(\tmp_26_reg_685[0]_i_44_n_8 ));
  LUT3 #(
    .INIT(8'h81)) 
    \tmp_26_reg_685[0]_i_45 
       (.I0(tmp_23_fu_419_p2[18]),
        .I1(tmp_23_fu_419_p2[19]),
        .I2(DOADO[14]),
        .O(\tmp_26_reg_685[0]_i_45_n_8 ));
  LUT3 #(
    .INIT(8'h81)) 
    \tmp_26_reg_685[0]_i_46 
       (.I0(tmp_23_fu_419_p2[16]),
        .I1(tmp_23_fu_419_p2[17]),
        .I2(DOADO[14]),
        .O(\tmp_26_reg_685[0]_i_46_n_8 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_26_reg_685[0]_i_76 
       (.I0(tmp_23_fu_419_p2[15]),
        .I1(tmp_23_fu_419_p2[14]),
        .I2(DOADO[14]),
        .O(\tmp_26_reg_685[0]_i_76_n_8 ));
  LUT4 #(
    .INIT(16'h7130)) 
    \tmp_26_reg_685[0]_i_77 
       (.I0(tmp_23_fu_419_p2[12]),
        .I1(tmp_23_fu_419_p2[13]),
        .I2(DOADO[13]),
        .I3(DOADO[12]),
        .O(\tmp_26_reg_685[0]_i_77_n_8 ));
  LUT4 #(
    .INIT(16'h7130)) 
    \tmp_26_reg_685[0]_i_78 
       (.I0(tmp_23_fu_419_p2[10]),
        .I1(tmp_23_fu_419_p2[11]),
        .I2(DOADO[11]),
        .I3(DOADO[10]),
        .O(\tmp_26_reg_685[0]_i_78_n_8 ));
  LUT4 #(
    .INIT(16'h40F4)) 
    \tmp_26_reg_685[0]_i_79 
       (.I0(tmp_23_fu_419_p2[8]),
        .I1(DOADO[8]),
        .I2(DOADO[9]),
        .I3(tmp_23_fu_419_p2[9]),
        .O(\tmp_26_reg_685[0]_i_79_n_8 ));
  LUT3 #(
    .INIT(8'h81)) 
    \tmp_26_reg_685[0]_i_80 
       (.I0(tmp_23_fu_419_p2[14]),
        .I1(tmp_23_fu_419_p2[15]),
        .I2(DOADO[14]),
        .O(\tmp_26_reg_685[0]_i_80_n_8 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \tmp_26_reg_685[0]_i_81 
       (.I0(tmp_23_fu_419_p2[12]),
        .I1(tmp_23_fu_419_p2[13]),
        .I2(DOADO[12]),
        .I3(DOADO[13]),
        .O(\tmp_26_reg_685[0]_i_81_n_8 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \tmp_26_reg_685[0]_i_82 
       (.I0(tmp_23_fu_419_p2[10]),
        .I1(tmp_23_fu_419_p2[11]),
        .I2(DOADO[10]),
        .I3(DOADO[11]),
        .O(\tmp_26_reg_685[0]_i_82_n_8 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \tmp_26_reg_685[0]_i_83 
       (.I0(DOADO[8]),
        .I1(tmp_23_fu_419_p2[9]),
        .I2(DOADO[9]),
        .I3(tmp_23_fu_419_p2[8]),
        .O(\tmp_26_reg_685[0]_i_83_n_8 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \tmp_26_reg_685[0]_i_99 
       (.I0(DOADO[8]),
        .I1(DOADO[9]),
        .I2(p_shl5_cast_fu_415_p1[8]),
        .I3(p_shl5_cast_fu_415_p1[7]),
        .O(\tmp_28_reg_689_reg[0] ));
  CARRY4 \tmp_26_reg_685_reg[0]_i_13 
       (.CI(\tmp_26_reg_685_reg[0]_i_38_n_8 ),
        .CO({\tmp_26_reg_685_reg[0]_i_13_n_8 ,\tmp_26_reg_685_reg[0]_i_13_n_9 ,\tmp_26_reg_685_reg[0]_i_13_n_10 ,\tmp_26_reg_685_reg[0]_i_13_n_11 }),
        .CYINIT(1'b0),
        .DI({\tmp_26_reg_685[0]_i_39_n_8 ,\tmp_26_reg_685[0]_i_40_n_8 ,\tmp_26_reg_685[0]_i_41_n_8 ,\tmp_26_reg_685[0]_i_42_n_8 }),
        .O(\NLW_tmp_26_reg_685_reg[0]_i_13_O_UNCONNECTED [3:0]),
        .S({\tmp_26_reg_685[0]_i_43_n_8 ,\tmp_26_reg_685[0]_i_44_n_8 ,\tmp_26_reg_685[0]_i_45_n_8 ,\tmp_26_reg_685[0]_i_46_n_8 }));
  CARRY4 \tmp_26_reg_685_reg[0]_i_3 
       (.CI(\tmp_26_reg_685_reg[0]_i_13_n_8 ),
        .CO({\tmp_26_reg_685_reg[0] ,\tmp_26_reg_685_reg[0]_i_3_n_9 ,\tmp_26_reg_685_reg[0]_i_3_n_10 ,\tmp_26_reg_685_reg[0]_i_3_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,\tmp_26_reg_685[0]_i_14_n_8 ,\tmp_26_reg_685[0]_i_15_n_8 ,\tmp_26_reg_685[0]_i_16_n_8 }),
        .O(\NLW_tmp_26_reg_685_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({ram_reg_0,\tmp_26_reg_685[0]_i_18_n_8 ,\tmp_26_reg_685[0]_i_19_n_8 ,\tmp_26_reg_685[0]_i_20_n_8 }));
  CARRY4 \tmp_26_reg_685_reg[0]_i_38 
       (.CI(\tmp_26_reg_685_reg[0]_i_75_n_8 ),
        .CO({\tmp_26_reg_685_reg[0]_i_38_n_8 ,\tmp_26_reg_685_reg[0]_i_38_n_9 ,\tmp_26_reg_685_reg[0]_i_38_n_10 ,\tmp_26_reg_685_reg[0]_i_38_n_11 }),
        .CYINIT(1'b0),
        .DI({\tmp_26_reg_685[0]_i_76_n_8 ,\tmp_26_reg_685[0]_i_77_n_8 ,\tmp_26_reg_685[0]_i_78_n_8 ,\tmp_26_reg_685[0]_i_79_n_8 }),
        .O(\NLW_tmp_26_reg_685_reg[0]_i_38_O_UNCONNECTED [3:0]),
        .S({\tmp_26_reg_685[0]_i_80_n_8 ,\tmp_26_reg_685[0]_i_81_n_8 ,\tmp_26_reg_685[0]_i_82_n_8 ,\tmp_26_reg_685[0]_i_83_n_8 }));
  CARRY4 \tmp_26_reg_685_reg[0]_i_75 
       (.CI(1'b0),
        .CO({\tmp_26_reg_685_reg[0]_i_75_n_8 ,\tmp_26_reg_685_reg[0]_i_75_n_9 ,\tmp_26_reg_685_reg[0]_i_75_n_10 ,\tmp_26_reg_685_reg[0]_i_75_n_11 }),
        .CYINIT(1'b0),
        .DI({\tmp_26_reg_685[0]_i_118_n_8 ,\tmp_26_reg_685[0]_i_119_n_8 ,\tmp_26_reg_685[0]_i_120_n_8 ,\tmp_26_reg_685[0]_i_121_n_8 }),
        .O(\NLW_tmp_26_reg_685_reg[0]_i_75_O_UNCONNECTED [3:0]),
        .S({\tmp_26_reg_685[0]_i_122_n_8 ,\tmp_26_reg_685[0]_i_123_n_8 ,\tmp_26_reg_685[0]_i_124_n_8 ,\tmp_26_reg_685[0]_i_125_n_8 }));
  CARRY4 \tmp_26_reg_685_reg[0]_i_91 
       (.CI(1'b0),
        .CO({\tmp_28_reg_689_reg[0]_0 ,\tmp_26_reg_685_reg[0]_i_91_n_9 ,\tmp_26_reg_685_reg[0]_i_91_n_10 ,\tmp_26_reg_685_reg[0]_i_91_n_11 }),
        .CYINIT(1'b0),
        .DI({DI,\tmp_26_reg_685[0]_i_139_n_8 }),
        .O(\NLW_tmp_26_reg_685_reg[0]_i_91_O_UNCONNECTED [3:0]),
        .S({\tmp_26_reg_685[0]_i_140_n_8 ,\tmp_26_reg_685[0]_i_141_n_8 ,\tmp_26_reg_685[0]_i_142_n_8 ,\tmp_26_reg_685[0]_i_143_n_8 }));
  LUT4 #(
    .INIT(16'h8241)) 
    \tmp_29_reg_693[0]_i_42 
       (.I0(DOADO[8]),
        .I1(DOADO[9]),
        .I2(p_shl5_cast_fu_415_p1[9]),
        .I3(p_shl5_cast_fu_415_p1[8]),
        .O(\tmp_29_reg_693_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \tmp_29_reg_693[0]_i_62 
       (.I0(DOADO[6]),
        .I1(DOADO[7]),
        .I2(p_shl5_cast_fu_415_p1[7]),
        .I3(p_shl5_cast_fu_415_p1[6]),
        .O(\tmp_29_reg_693_reg[0] [2]));
  LUT4 #(
    .INIT(16'h8241)) 
    \tmp_29_reg_693[0]_i_63 
       (.I0(DOADO[4]),
        .I1(DOADO[5]),
        .I2(p_shl5_cast_fu_415_p1[5]),
        .I3(p_shl5_cast_fu_415_p1[4]),
        .O(\tmp_29_reg_693_reg[0] [1]));
  LUT4 #(
    .INIT(16'h8241)) 
    \tmp_29_reg_693[0]_i_64 
       (.I0(DOADO[2]),
        .I1(p_shl5_cast_fu_415_p1[3]),
        .I2(DOADO[3]),
        .I3(p_shl5_cast_fu_415_p1[2]),
        .O(\tmp_29_reg_693_reg[0] [0]));
  LUT3 #(
    .INIT(8'h81)) 
    \tmp_31_reg_697[0]_i_11 
       (.I0(\tmp_35_reg_650_reg[26] [2]),
        .I1(DOADO[14]),
        .I2(\tmp_35_reg_650_reg[26] [1]),
        .O(\tmp_31_reg_697[0]_i_11_n_8 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_31_reg_697[0]_i_13 
       (.I0(\tmp_35_reg_650_reg[22] [3]),
        .I1(\tmp_35_reg_650_reg[26] [0]),
        .I2(DOADO[14]),
        .O(\tmp_31_reg_697[0]_i_13_n_8 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_31_reg_697[0]_i_14 
       (.I0(\tmp_35_reg_650_reg[22] [1]),
        .I1(\tmp_35_reg_650_reg[22] [2]),
        .I2(DOADO[14]),
        .O(\tmp_31_reg_697[0]_i_14_n_8 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_31_reg_697[0]_i_15 
       (.I0(\tmp_35_reg_650_reg[18] [3]),
        .I1(\tmp_35_reg_650_reg[22] [0]),
        .I2(DOADO[14]),
        .O(\tmp_31_reg_697[0]_i_15_n_8 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_31_reg_697[0]_i_16 
       (.I0(\tmp_35_reg_650_reg[18] [1]),
        .I1(\tmp_35_reg_650_reg[18] [2]),
        .I2(DOADO[14]),
        .O(\tmp_31_reg_697[0]_i_16_n_8 ));
  LUT3 #(
    .INIT(8'h81)) 
    \tmp_31_reg_697[0]_i_17 
       (.I0(\tmp_35_reg_650_reg[26] [0]),
        .I1(DOADO[14]),
        .I2(\tmp_35_reg_650_reg[22] [3]),
        .O(\tmp_31_reg_697[0]_i_17_n_8 ));
  LUT3 #(
    .INIT(8'h81)) 
    \tmp_31_reg_697[0]_i_18 
       (.I0(\tmp_35_reg_650_reg[22] [2]),
        .I1(DOADO[14]),
        .I2(\tmp_35_reg_650_reg[22] [1]),
        .O(\tmp_31_reg_697[0]_i_18_n_8 ));
  LUT3 #(
    .INIT(8'h81)) 
    \tmp_31_reg_697[0]_i_19 
       (.I0(\tmp_35_reg_650_reg[22] [0]),
        .I1(DOADO[14]),
        .I2(\tmp_35_reg_650_reg[18] [3]),
        .O(\tmp_31_reg_697[0]_i_19_n_8 ));
  LUT3 #(
    .INIT(8'h81)) 
    \tmp_31_reg_697[0]_i_20 
       (.I0(\tmp_35_reg_650_reg[18] [2]),
        .I1(DOADO[14]),
        .I2(\tmp_35_reg_650_reg[18] [1]),
        .O(\tmp_31_reg_697[0]_i_20_n_8 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_31_reg_697[0]_i_24 
       (.I0(\tmp_35_reg_650_reg[14] [3]),
        .I1(\tmp_35_reg_650_reg[18] [0]),
        .I2(DOADO[14]),
        .O(\tmp_31_reg_697[0]_i_24_n_8 ));
  LUT4 #(
    .INIT(16'h7130)) 
    \tmp_31_reg_697[0]_i_25 
       (.I0(\tmp_35_reg_650_reg[14] [1]),
        .I1(\tmp_35_reg_650_reg[14] [2]),
        .I2(DOADO[13]),
        .I3(DOADO[12]),
        .O(\tmp_31_reg_697[0]_i_25_n_8 ));
  LUT4 #(
    .INIT(16'h7130)) 
    \tmp_31_reg_697[0]_i_26 
       (.I0(\tmp_35_reg_650_reg[10] [3]),
        .I1(\tmp_35_reg_650_reg[14] [0]),
        .I2(DOADO[11]),
        .I3(DOADO[10]),
        .O(\tmp_31_reg_697[0]_i_26_n_8 ));
  LUT4 #(
    .INIT(16'h40F4)) 
    \tmp_31_reg_697[0]_i_27 
       (.I0(\tmp_35_reg_650_reg[10] [1]),
        .I1(DOADO[8]),
        .I2(DOADO[9]),
        .I3(\tmp_35_reg_650_reg[10] [2]),
        .O(\tmp_31_reg_697[0]_i_27_n_8 ));
  LUT3 #(
    .INIT(8'h81)) 
    \tmp_31_reg_697[0]_i_28 
       (.I0(\tmp_35_reg_650_reg[18] [0]),
        .I1(DOADO[14]),
        .I2(\tmp_35_reg_650_reg[14] [3]),
        .O(\tmp_31_reg_697[0]_i_28_n_8 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \tmp_31_reg_697[0]_i_29 
       (.I0(\tmp_35_reg_650_reg[14] [1]),
        .I1(\tmp_35_reg_650_reg[14] [2]),
        .I2(DOADO[12]),
        .I3(DOADO[13]),
        .O(\tmp_31_reg_697[0]_i_29_n_8 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \tmp_31_reg_697[0]_i_30 
       (.I0(\tmp_35_reg_650_reg[10] [3]),
        .I1(\tmp_35_reg_650_reg[14] [0]),
        .I2(DOADO[10]),
        .I3(DOADO[11]),
        .O(\tmp_31_reg_697[0]_i_30_n_8 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \tmp_31_reg_697[0]_i_31 
       (.I0(\tmp_35_reg_650_reg[10] [1]),
        .I1(DOADO[9]),
        .I2(\tmp_35_reg_650_reg[10] [2]),
        .I3(DOADO[8]),
        .O(\tmp_31_reg_697[0]_i_31_n_8 ));
  LUT4 #(
    .INIT(16'h40F4)) 
    \tmp_31_reg_697[0]_i_38 
       (.I0(\tmp_35_reg_650_reg[6] [3]),
        .I1(DOADO[6]),
        .I2(DOADO[7]),
        .I3(\tmp_35_reg_650_reg[10] [0]),
        .O(\tmp_31_reg_697[0]_i_38_n_8 ));
  LUT4 #(
    .INIT(16'h40F4)) 
    \tmp_31_reg_697[0]_i_39 
       (.I0(\tmp_35_reg_650_reg[6] [1]),
        .I1(DOADO[4]),
        .I2(DOADO[5]),
        .I3(\tmp_35_reg_650_reg[6] [2]),
        .O(\tmp_31_reg_697[0]_i_39_n_8 ));
  LUT4 #(
    .INIT(16'h40F4)) 
    \tmp_31_reg_697[0]_i_40 
       (.I0(O[2]),
        .I1(DOADO[2]),
        .I2(DOADO[3]),
        .I3(\tmp_35_reg_650_reg[6] [0]),
        .O(\tmp_31_reg_697[0]_i_40_n_8 ));
  LUT4 #(
    .INIT(16'h7130)) 
    \tmp_31_reg_697[0]_i_41 
       (.I0(O[0]),
        .I1(O[1]),
        .I2(DOADO[1]),
        .I3(DOADO[0]),
        .O(\tmp_31_reg_697[0]_i_41_n_8 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \tmp_31_reg_697[0]_i_42 
       (.I0(\tmp_35_reg_650_reg[6] [3]),
        .I1(DOADO[7]),
        .I2(\tmp_35_reg_650_reg[10] [0]),
        .I3(DOADO[6]),
        .O(\tmp_31_reg_697[0]_i_42_n_8 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \tmp_31_reg_697[0]_i_43 
       (.I0(\tmp_35_reg_650_reg[6] [1]),
        .I1(DOADO[5]),
        .I2(\tmp_35_reg_650_reg[6] [2]),
        .I3(DOADO[4]),
        .O(\tmp_31_reg_697[0]_i_43_n_8 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \tmp_31_reg_697[0]_i_44 
       (.I0(O[2]),
        .I1(DOADO[3]),
        .I2(\tmp_35_reg_650_reg[6] [0]),
        .I3(DOADO[2]),
        .O(\tmp_31_reg_697[0]_i_44_n_8 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \tmp_31_reg_697[0]_i_45 
       (.I0(O[0]),
        .I1(O[1]),
        .I2(DOADO[0]),
        .I3(DOADO[1]),
        .O(\tmp_31_reg_697[0]_i_45_n_8 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_31_reg_697[0]_i_5 
       (.I0(DOADO[14]),
        .I1(\tmp_35_reg_650_reg[26]_0 ),
        .O(\tmp_31_reg_697[0]_i_5_n_8 ));
  LUT3 #(
    .INIT(8'hD0)) 
    \tmp_31_reg_697[0]_i_6 
       (.I0(\tmp_35_reg_650_reg[26] [3]),
        .I1(\tmp_35_reg_650_reg[26]_0 ),
        .I2(DOADO[14]),
        .O(\tmp_31_reg_697[0]_i_6_n_8 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_31_reg_697[0]_i_7 
       (.I0(\tmp_35_reg_650_reg[26] [1]),
        .I1(\tmp_35_reg_650_reg[26] [2]),
        .I2(DOADO[14]),
        .O(\tmp_31_reg_697[0]_i_7_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_31_reg_697[0]_i_9 
       (.I0(\tmp_35_reg_650_reg[26]_0 ),
        .I1(DOADO[14]),
        .O(\tmp_31_reg_697[0]_i_9_n_8 ));
  CARRY4 \tmp_31_reg_697_reg[0]_i_12 
       (.CI(\tmp_31_reg_697_reg[0]_i_23_n_8 ),
        .CO({\tmp_31_reg_697_reg[0]_i_12_n_8 ,\tmp_31_reg_697_reg[0]_i_12_n_9 ,\tmp_31_reg_697_reg[0]_i_12_n_10 ,\tmp_31_reg_697_reg[0]_i_12_n_11 }),
        .CYINIT(1'b0),
        .DI({\tmp_31_reg_697[0]_i_24_n_8 ,\tmp_31_reg_697[0]_i_25_n_8 ,\tmp_31_reg_697[0]_i_26_n_8 ,\tmp_31_reg_697[0]_i_27_n_8 }),
        .O(\NLW_tmp_31_reg_697_reg[0]_i_12_O_UNCONNECTED [3:0]),
        .S({\tmp_31_reg_697[0]_i_28_n_8 ,\tmp_31_reg_697[0]_i_29_n_8 ,\tmp_31_reg_697[0]_i_30_n_8 ,\tmp_31_reg_697[0]_i_31_n_8 }));
  CARRY4 \tmp_31_reg_697_reg[0]_i_2 
       (.CI(\tmp_31_reg_697_reg[0]_i_4_n_8 ),
        .CO({\tmp_31_reg_697_reg[0] ,\tmp_31_reg_697_reg[0]_i_2_n_9 ,\tmp_31_reg_697_reg[0]_i_2_n_10 ,\tmp_31_reg_697_reg[0]_i_2_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,\tmp_31_reg_697[0]_i_5_n_8 ,\tmp_31_reg_697[0]_i_6_n_8 ,\tmp_31_reg_697[0]_i_7_n_8 }),
        .O(\NLW_tmp_31_reg_697_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({ram_reg_1[1],\tmp_31_reg_697[0]_i_9_n_8 ,ram_reg_1[0],\tmp_31_reg_697[0]_i_11_n_8 }));
  CARRY4 \tmp_31_reg_697_reg[0]_i_23 
       (.CI(1'b0),
        .CO({\tmp_31_reg_697_reg[0]_i_23_n_8 ,\tmp_31_reg_697_reg[0]_i_23_n_9 ,\tmp_31_reg_697_reg[0]_i_23_n_10 ,\tmp_31_reg_697_reg[0]_i_23_n_11 }),
        .CYINIT(1'b0),
        .DI({\tmp_31_reg_697[0]_i_38_n_8 ,\tmp_31_reg_697[0]_i_39_n_8 ,\tmp_31_reg_697[0]_i_40_n_8 ,\tmp_31_reg_697[0]_i_41_n_8 }),
        .O(\NLW_tmp_31_reg_697_reg[0]_i_23_O_UNCONNECTED [3:0]),
        .S({\tmp_31_reg_697[0]_i_42_n_8 ,\tmp_31_reg_697[0]_i_43_n_8 ,\tmp_31_reg_697[0]_i_44_n_8 ,\tmp_31_reg_697[0]_i_45_n_8 }));
  CARRY4 \tmp_31_reg_697_reg[0]_i_4 
       (.CI(\tmp_31_reg_697_reg[0]_i_12_n_8 ),
        .CO({\tmp_31_reg_697_reg[0]_i_4_n_8 ,\tmp_31_reg_697_reg[0]_i_4_n_9 ,\tmp_31_reg_697_reg[0]_i_4_n_10 ,\tmp_31_reg_697_reg[0]_i_4_n_11 }),
        .CYINIT(1'b0),
        .DI({\tmp_31_reg_697[0]_i_13_n_8 ,\tmp_31_reg_697[0]_i_14_n_8 ,\tmp_31_reg_697[0]_i_15_n_8 ,\tmp_31_reg_697[0]_i_16_n_8 }),
        .O(\NLW_tmp_31_reg_697_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\tmp_31_reg_697[0]_i_17_n_8 ,\tmp_31_reg_697[0]_i_18_n_8 ,\tmp_31_reg_697[0]_i_19_n_8 ,\tmp_31_reg_697[0]_i_20_n_8 }));
  LUT4 #(
    .INIT(16'h8241)) 
    \tmp_32_reg_701[0]_i_25 
       (.I0(DOADO[8]),
        .I1(DOADO[9]),
        .I2(p_shl5_cast_fu_415_p1[10]),
        .I3(p_shl5_cast_fu_415_p1[9]),
        .O(\tmp_33_reg_705_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \tmp_32_reg_701[0]_i_30 
       (.I0(DOADO[6]),
        .I1(DOADO[7]),
        .I2(p_shl5_cast_fu_415_p1[8]),
        .I3(p_shl5_cast_fu_415_p1[7]),
        .O(\tmp_33_reg_705_reg[0] [2]));
  LUT4 #(
    .INIT(16'h8241)) 
    \tmp_32_reg_701[0]_i_31 
       (.I0(DOADO[4]),
        .I1(DOADO[5]),
        .I2(p_shl5_cast_fu_415_p1[6]),
        .I3(p_shl5_cast_fu_415_p1[5]),
        .O(\tmp_33_reg_705_reg[0] [1]));
  LUT4 #(
    .INIT(16'h8421)) 
    \tmp_32_reg_701[0]_i_32 
       (.I0(DOADO[2]),
        .I1(p_shl5_cast_fu_415_p1[4]),
        .I2(p_shl5_cast_fu_415_p1[3]),
        .I3(DOADO[3]),
        .O(\tmp_33_reg_705_reg[0] [0]));
  LUT4 #(
    .INIT(16'h8241)) 
    \tmp_33_reg_705[0]_i_22 
       (.I0(DOADO[8]),
        .I1(p_shl5_cast_fu_415_p1[11]),
        .I2(DOADO[9]),
        .I3(p_shl5_cast_fu_415_p1[10]),
        .O(\tmp_33_reg_705_reg[0]_1 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \tmp_33_reg_705[0]_i_27 
       (.I0(DOADO[6]),
        .I1(DOADO[7]),
        .I2(p_shl5_cast_fu_415_p1[9]),
        .I3(p_shl5_cast_fu_415_p1[8]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h8241)) 
    \tmp_33_reg_705[0]_i_28 
       (.I0(DOADO[4]),
        .I1(DOADO[5]),
        .I2(p_shl5_cast_fu_415_p1[7]),
        .I3(p_shl5_cast_fu_415_p1[6]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h8241)) 
    \tmp_33_reg_705[0]_i_29 
       (.I0(DOADO[2]),
        .I1(DOADO[3]),
        .I2(p_shl5_cast_fu_415_p1[5]),
        .I3(p_shl5_cast_fu_415_p1[4]),
        .O(S[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_0
   (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] ,
    ap_clk,
    Q,
    \tmp_40_reg_1655_reg[5] ,
    image_buffer0_0_address0,
    \tmp_40_reg_1655_reg[4] ,
    p_0_in,
    E);
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] ;
  input ap_clk;
  input [7:0]Q;
  input \tmp_40_reg_1655_reg[5] ;
  input [5:0]image_buffer0_0_address0;
  input \tmp_40_reg_1655_reg[4] ;
  input p_0_in;
  input [0:0]E;

  wire [0:0]E;
  wire [7:0]Q;
  wire ap_clk;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] ;
  wire [5:0]image_buffer0_0_address0;
  wire p_0_in;
  wire \tmp_40_reg_1655_reg[4] ;
  wire \tmp_40_reg_1655_reg[5] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_0_ram_77 hog_image_buffer0_0_ram_U
       (.E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] ),
        .image_buffer0_0_address0(image_buffer0_0_address0),
        .p_0_in(p_0_in),
        .\tmp_40_reg_1655_reg[4] (\tmp_40_reg_1655_reg[4] ),
        .\tmp_40_reg_1655_reg[5] (\tmp_40_reg_1655_reg[5] ));
endmodule

(* ORIG_REF_NAME = "hog_image_buffer0_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_0_12
   (image_buffer0_0_address0,
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] ,
    ap_clk,
    Q,
    \tmp_40_reg_1655_reg[5] ,
    \tmp_40_reg_1655_reg[4] ,
    \tmp_40_reg_1655_reg[4]_0 ,
    p_0_in,
    ap_enable_reg_pp0_iter23_reg,
    \tmp_40_reg_1655_reg[5]_0 ,
    E);
  output [1:0]image_buffer0_0_address0;
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] ;
  input ap_clk;
  input [7:0]Q;
  input \tmp_40_reg_1655_reg[5] ;
  input [3:0]\tmp_40_reg_1655_reg[4] ;
  input \tmp_40_reg_1655_reg[4]_0 ;
  input p_0_in;
  input ap_enable_reg_pp0_iter23_reg;
  input [1:0]\tmp_40_reg_1655_reg[5]_0 ;
  input [0:0]E;

  wire [0:0]E;
  wire [7:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter23_reg;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] ;
  wire [1:0]image_buffer0_0_address0;
  wire p_0_in;
  wire [3:0]\tmp_40_reg_1655_reg[4] ;
  wire \tmp_40_reg_1655_reg[4]_0 ;
  wire \tmp_40_reg_1655_reg[5] ;
  wire [1:0]\tmp_40_reg_1655_reg[5]_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_0_ram_69 hog_image_buffer0_0_ram_U
       (.E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter23_reg(ap_enable_reg_pp0_iter23_reg),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] ),
        .p_0_in(p_0_in),
        .\q0_reg[0]_0 (image_buffer0_0_address0[0]),
        .\q0_reg[7]_0 (image_buffer0_0_address0[1]),
        .\tmp_40_reg_1655_reg[4] (\tmp_40_reg_1655_reg[4] ),
        .\tmp_40_reg_1655_reg[4]_0 (\tmp_40_reg_1655_reg[4]_0 ),
        .\tmp_40_reg_1655_reg[5] (\tmp_40_reg_1655_reg[5] ),
        .\tmp_40_reg_1655_reg[5]_0 (\tmp_40_reg_1655_reg[5]_0 ));
endmodule

(* ORIG_REF_NAME = "hog_image_buffer0_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_0_22
   (\q0_reg[7] ,
    \q0_reg[7]_0 ,
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] ,
    ap_clk,
    Q,
    \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[4]__0 ,
    image_buffer1_0_address0,
    ap_enable_reg_pp1_iter23_reg,
    \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[4]__0_0 ,
    ap_enable_reg_pp1_iter23_reg_0,
    \tmp_s_reg_1732_reg[5] ,
    ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708,
    E);
  output [0:0]\q0_reg[7] ;
  output \q0_reg[7]_0 ;
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] ;
  input ap_clk;
  input [7:0]Q;
  input \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[4]__0 ;
  input [4:0]image_buffer1_0_address0;
  input ap_enable_reg_pp1_iter23_reg;
  input \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[4]__0_0 ;
  input ap_enable_reg_pp1_iter23_reg_0;
  input [0:0]\tmp_s_reg_1732_reg[5] ;
  input [3:0]ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708;
  input [0:0]E;

  wire [0:0]E;
  wire [7:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter23_reg;
  wire ap_enable_reg_pp1_iter23_reg_0;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] ;
  wire [3:0]ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708;
  wire \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[4]__0 ;
  wire \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[4]__0_0 ;
  wire [4:0]image_buffer1_0_address0;
  wire [0:0]\q0_reg[7] ;
  wire \q0_reg[7]_0 ;
  wire [0:0]\tmp_s_reg_1732_reg[5] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_0_ram_59 hog_image_buffer0_0_ram_U
       (.E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter23_reg(ap_enable_reg_pp1_iter23_reg),
        .ap_enable_reg_pp1_iter23_reg_0(ap_enable_reg_pp1_iter23_reg_0),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] ),
        .ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708),
        .\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[4]__0 (\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[4]__0 ),
        .\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[4]__0_0 (\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[4]__0_0 ),
        .image_buffer1_0_address0(image_buffer1_0_address0),
        .\q0_reg[7]_0 (\q0_reg[7] ),
        .\q0_reg[7]_1 (\q0_reg[7]_0 ),
        .\tmp_s_reg_1732_reg[5] (\tmp_s_reg_1732_reg[5] ));
endmodule

(* ORIG_REF_NAME = "hog_image_buffer0_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_0_30
   (image_buffer1_0_address0,
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] ,
    ap_clk,
    Q,
    \tmp_s_reg_1732_reg[5] ,
    ap_enable_reg_pp1_iter23_reg,
    \tmp_s_reg_1732_reg[4] ,
    p_0_in,
    \tmp_s_reg_1732_reg[0] ,
    ap_enable_reg_pp1_iter23_reg_0,
    E);
  output [0:0]image_buffer1_0_address0;
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] ;
  input ap_clk;
  input [7:0]Q;
  input \tmp_s_reg_1732_reg[5] ;
  input [4:0]ap_enable_reg_pp1_iter23_reg;
  input \tmp_s_reg_1732_reg[4] ;
  input p_0_in;
  input [0:0]\tmp_s_reg_1732_reg[0] ;
  input ap_enable_reg_pp1_iter23_reg_0;
  input [0:0]E;

  wire [0:0]E;
  wire [7:0]Q;
  wire ap_clk;
  wire [4:0]ap_enable_reg_pp1_iter23_reg;
  wire ap_enable_reg_pp1_iter23_reg_0;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] ;
  wire [0:0]image_buffer1_0_address0;
  wire p_0_in;
  wire [0:0]\tmp_s_reg_1732_reg[0] ;
  wire \tmp_s_reg_1732_reg[4] ;
  wire \tmp_s_reg_1732_reg[5] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_0_ram hog_image_buffer0_0_ram_U
       (.E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter23_reg(ap_enable_reg_pp1_iter23_reg),
        .ap_enable_reg_pp1_iter23_reg_0(ap_enable_reg_pp1_iter23_reg_0),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] ),
        .p_0_in(p_0_in),
        .\q0_reg[0]_0 (image_buffer1_0_address0),
        .\tmp_s_reg_1732_reg[0] (\tmp_s_reg_1732_reg[0] ),
        .\tmp_s_reg_1732_reg[4] (\tmp_s_reg_1732_reg[4] ),
        .\tmp_s_reg_1732_reg[5] (\tmp_s_reg_1732_reg[5] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_0_ram
   (\q0_reg[0]_0 ,
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] ,
    ap_clk,
    Q,
    \tmp_s_reg_1732_reg[5] ,
    ap_enable_reg_pp1_iter23_reg,
    \tmp_s_reg_1732_reg[4] ,
    p_0_in,
    \tmp_s_reg_1732_reg[0] ,
    ap_enable_reg_pp1_iter23_reg_0,
    E);
  output \q0_reg[0]_0 ;
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] ;
  input ap_clk;
  input [7:0]Q;
  input \tmp_s_reg_1732_reg[5] ;
  input [4:0]ap_enable_reg_pp1_iter23_reg;
  input \tmp_s_reg_1732_reg[4] ;
  input p_0_in;
  input [0:0]\tmp_s_reg_1732_reg[0] ;
  input ap_enable_reg_pp1_iter23_reg_0;
  input [0:0]E;

  wire [0:0]E;
  wire [7:0]Q;
  wire ap_clk;
  wire [4:0]ap_enable_reg_pp1_iter23_reg;
  wire ap_enable_reg_pp1_iter23_reg_0;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] ;
  wire p_0_in;
  wire \q0[0]_i_1__34_n_8 ;
  wire \q0[1]_i_1__34_n_8 ;
  wire \q0[2]_i_1__34_n_8 ;
  wire \q0[3]_i_1__34_n_8 ;
  wire \q0[4]_i_1__34_n_8 ;
  wire \q0[5]_i_1__34_n_8 ;
  wire \q0[6]_i_1__34_n_8 ;
  wire \q0[7]_i_1__32_n_8 ;
  wire \q0_reg[0]_0 ;
  wire ram_reg_0_15_0_0__0_n_8;
  wire ram_reg_0_15_0_0__1_n_8;
  wire ram_reg_0_15_0_0__2_n_8;
  wire ram_reg_0_15_0_0__3_n_8;
  wire ram_reg_0_15_0_0__4_n_8;
  wire ram_reg_0_15_0_0__5_n_8;
  wire ram_reg_0_15_0_0__6_n_8;
  wire ram_reg_0_15_0_0_n_8;
  wire ram_reg_0_31_0_0__0_n_8;
  wire ram_reg_0_31_0_0__1_n_8;
  wire ram_reg_0_31_0_0__2_n_8;
  wire ram_reg_0_31_0_0__3_n_8;
  wire ram_reg_0_31_0_0__4_n_8;
  wire ram_reg_0_31_0_0__5_n_8;
  wire ram_reg_0_31_0_0__6_n_8;
  wire ram_reg_0_31_0_0_n_8;
  wire [0:0]\tmp_s_reg_1732_reg[0] ;
  wire \tmp_s_reg_1732_reg[4] ;
  wire \tmp_s_reg_1732_reg[5] ;

  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[0]_i_1__34 
       (.I0(Q[0]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0_n_8),
        .I3(ap_enable_reg_pp1_iter23_reg[3]),
        .I4(ap_enable_reg_pp1_iter23_reg[4]),
        .I5(ram_reg_0_31_0_0_n_8),
        .O(\q0[0]_i_1__34_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[1]_i_1__34 
       (.I0(Q[1]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__0_n_8),
        .I3(ap_enable_reg_pp1_iter23_reg[3]),
        .I4(ap_enable_reg_pp1_iter23_reg[4]),
        .I5(ram_reg_0_31_0_0__0_n_8),
        .O(\q0[1]_i_1__34_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[2]_i_1__34 
       (.I0(Q[2]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__1_n_8),
        .I3(ap_enable_reg_pp1_iter23_reg[3]),
        .I4(ap_enable_reg_pp1_iter23_reg[4]),
        .I5(ram_reg_0_31_0_0__1_n_8),
        .O(\q0[2]_i_1__34_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[3]_i_1__34 
       (.I0(Q[3]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__2_n_8),
        .I3(ap_enable_reg_pp1_iter23_reg[3]),
        .I4(ap_enable_reg_pp1_iter23_reg[4]),
        .I5(ram_reg_0_31_0_0__2_n_8),
        .O(\q0[3]_i_1__34_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[4]_i_1__34 
       (.I0(Q[4]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__3_n_8),
        .I3(ap_enable_reg_pp1_iter23_reg[3]),
        .I4(ap_enable_reg_pp1_iter23_reg[4]),
        .I5(ram_reg_0_31_0_0__3_n_8),
        .O(\q0[4]_i_1__34_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[5]_i_1__34 
       (.I0(Q[5]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__4_n_8),
        .I3(ap_enable_reg_pp1_iter23_reg[3]),
        .I4(ap_enable_reg_pp1_iter23_reg[4]),
        .I5(ram_reg_0_31_0_0__4_n_8),
        .O(\q0[5]_i_1__34_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[6]_i_1__34 
       (.I0(Q[6]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__5_n_8),
        .I3(ap_enable_reg_pp1_iter23_reg[3]),
        .I4(ap_enable_reg_pp1_iter23_reg[4]),
        .I5(ram_reg_0_31_0_0__5_n_8),
        .O(\q0[6]_i_1__34_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[7]_i_1__32 
       (.I0(Q[7]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__6_n_8),
        .I3(ap_enable_reg_pp1_iter23_reg[3]),
        .I4(ap_enable_reg_pp1_iter23_reg[4]),
        .I5(ram_reg_0_31_0_0__6_n_8),
        .O(\q0[7]_i_1__32_n_8 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[0]_i_1__34_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] [0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[1]_i_1__34_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[2]_i_1__34_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[3]_i_1__34_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[4]_i_1__34_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[5]_i_1__34_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[6]_i_1__34_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[7]_i_1__32_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(\q0_reg[0]_0 ),
        .A1(ap_enable_reg_pp1_iter23_reg[0]),
        .A2(ap_enable_reg_pp1_iter23_reg[1]),
        .A3(ap_enable_reg_pp1_iter23_reg[2]),
        .A4(1'b0),
        .D(Q[0]),
        .O(ram_reg_0_15_0_0_n_8),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__0
       (.A0(\q0_reg[0]_0 ),
        .A1(ap_enable_reg_pp1_iter23_reg[0]),
        .A2(ap_enable_reg_pp1_iter23_reg[1]),
        .A3(ap_enable_reg_pp1_iter23_reg[2]),
        .A4(1'b0),
        .D(Q[1]),
        .O(ram_reg_0_15_0_0__0_n_8),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__1
       (.A0(\q0_reg[0]_0 ),
        .A1(ap_enable_reg_pp1_iter23_reg[0]),
        .A2(ap_enable_reg_pp1_iter23_reg[1]),
        .A3(ap_enable_reg_pp1_iter23_reg[2]),
        .A4(1'b0),
        .D(Q[2]),
        .O(ram_reg_0_15_0_0__1_n_8),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__2
       (.A0(\q0_reg[0]_0 ),
        .A1(ap_enable_reg_pp1_iter23_reg[0]),
        .A2(ap_enable_reg_pp1_iter23_reg[1]),
        .A3(ap_enable_reg_pp1_iter23_reg[2]),
        .A4(1'b0),
        .D(Q[3]),
        .O(ram_reg_0_15_0_0__2_n_8),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__3
       (.A0(\q0_reg[0]_0 ),
        .A1(ap_enable_reg_pp1_iter23_reg[0]),
        .A2(ap_enable_reg_pp1_iter23_reg[1]),
        .A3(ap_enable_reg_pp1_iter23_reg[2]),
        .A4(1'b0),
        .D(Q[4]),
        .O(ram_reg_0_15_0_0__3_n_8),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__4
       (.A0(\q0_reg[0]_0 ),
        .A1(ap_enable_reg_pp1_iter23_reg[0]),
        .A2(ap_enable_reg_pp1_iter23_reg[1]),
        .A3(ap_enable_reg_pp1_iter23_reg[2]),
        .A4(1'b0),
        .D(Q[5]),
        .O(ram_reg_0_15_0_0__4_n_8),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__5
       (.A0(\q0_reg[0]_0 ),
        .A1(ap_enable_reg_pp1_iter23_reg[0]),
        .A2(ap_enable_reg_pp1_iter23_reg[1]),
        .A3(ap_enable_reg_pp1_iter23_reg[2]),
        .A4(1'b0),
        .D(Q[6]),
        .O(ram_reg_0_15_0_0__5_n_8),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__6
       (.A0(\q0_reg[0]_0 ),
        .A1(ap_enable_reg_pp1_iter23_reg[0]),
        .A2(ap_enable_reg_pp1_iter23_reg[1]),
        .A3(ap_enable_reg_pp1_iter23_reg[2]),
        .A4(1'b0),
        .D(Q[7]),
        .O(ram_reg_0_15_0_0__6_n_8),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  RAM32X1S ram_reg_0_31_0_0
       (.A0(\q0_reg[0]_0 ),
        .A1(ap_enable_reg_pp1_iter23_reg[0]),
        .A2(ap_enable_reg_pp1_iter23_reg[1]),
        .A3(ap_enable_reg_pp1_iter23_reg[2]),
        .A4(ap_enable_reg_pp1_iter23_reg[3]),
        .D(Q[0]),
        .O(ram_reg_0_31_0_0_n_8),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[5] ));
  RAM32X1S ram_reg_0_31_0_0__0
       (.A0(\q0_reg[0]_0 ),
        .A1(ap_enable_reg_pp1_iter23_reg[0]),
        .A2(ap_enable_reg_pp1_iter23_reg[1]),
        .A3(ap_enable_reg_pp1_iter23_reg[2]),
        .A4(ap_enable_reg_pp1_iter23_reg[3]),
        .D(Q[1]),
        .O(ram_reg_0_31_0_0__0_n_8),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[5] ));
  RAM32X1S ram_reg_0_31_0_0__1
       (.A0(\q0_reg[0]_0 ),
        .A1(ap_enable_reg_pp1_iter23_reg[0]),
        .A2(ap_enable_reg_pp1_iter23_reg[1]),
        .A3(ap_enable_reg_pp1_iter23_reg[2]),
        .A4(ap_enable_reg_pp1_iter23_reg[3]),
        .D(Q[2]),
        .O(ram_reg_0_31_0_0__1_n_8),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[5] ));
  RAM32X1S ram_reg_0_31_0_0__2
       (.A0(\q0_reg[0]_0 ),
        .A1(ap_enable_reg_pp1_iter23_reg[0]),
        .A2(ap_enable_reg_pp1_iter23_reg[1]),
        .A3(ap_enable_reg_pp1_iter23_reg[2]),
        .A4(ap_enable_reg_pp1_iter23_reg[3]),
        .D(Q[3]),
        .O(ram_reg_0_31_0_0__2_n_8),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[5] ));
  RAM32X1S ram_reg_0_31_0_0__3
       (.A0(\q0_reg[0]_0 ),
        .A1(ap_enable_reg_pp1_iter23_reg[0]),
        .A2(ap_enable_reg_pp1_iter23_reg[1]),
        .A3(ap_enable_reg_pp1_iter23_reg[2]),
        .A4(ap_enable_reg_pp1_iter23_reg[3]),
        .D(Q[4]),
        .O(ram_reg_0_31_0_0__3_n_8),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[5] ));
  RAM32X1S ram_reg_0_31_0_0__4
       (.A0(\q0_reg[0]_0 ),
        .A1(ap_enable_reg_pp1_iter23_reg[0]),
        .A2(ap_enable_reg_pp1_iter23_reg[1]),
        .A3(ap_enable_reg_pp1_iter23_reg[2]),
        .A4(ap_enable_reg_pp1_iter23_reg[3]),
        .D(Q[5]),
        .O(ram_reg_0_31_0_0__4_n_8),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[5] ));
  RAM32X1S ram_reg_0_31_0_0__5
       (.A0(\q0_reg[0]_0 ),
        .A1(ap_enable_reg_pp1_iter23_reg[0]),
        .A2(ap_enable_reg_pp1_iter23_reg[1]),
        .A3(ap_enable_reg_pp1_iter23_reg[2]),
        .A4(ap_enable_reg_pp1_iter23_reg[3]),
        .D(Q[6]),
        .O(ram_reg_0_31_0_0__5_n_8),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[5] ));
  RAM32X1S ram_reg_0_31_0_0__6
       (.A0(\q0_reg[0]_0 ),
        .A1(ap_enable_reg_pp1_iter23_reg[0]),
        .A2(ap_enable_reg_pp1_iter23_reg[1]),
        .A3(ap_enable_reg_pp1_iter23_reg[2]),
        .A4(ap_enable_reg_pp1_iter23_reg[3]),
        .D(Q[7]),
        .O(ram_reg_0_31_0_0__6_n_8),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[5] ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_31_0_0_i_2__34
       (.I0(\tmp_s_reg_1732_reg[0] ),
        .I1(ap_enable_reg_pp1_iter23_reg_0),
        .O(\q0_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "hog_image_buffer0_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_0_ram_59
   (\q0_reg[7]_0 ,
    \q0_reg[7]_1 ,
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] ,
    ap_clk,
    Q,
    \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[4]__0 ,
    image_buffer1_0_address0,
    ap_enable_reg_pp1_iter23_reg,
    \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[4]__0_0 ,
    ap_enable_reg_pp1_iter23_reg_0,
    \tmp_s_reg_1732_reg[5] ,
    ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708,
    E);
  output \q0_reg[7]_0 ;
  output \q0_reg[7]_1 ;
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] ;
  input ap_clk;
  input [7:0]Q;
  input \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[4]__0 ;
  input [4:0]image_buffer1_0_address0;
  input ap_enable_reg_pp1_iter23_reg;
  input \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[4]__0_0 ;
  input ap_enable_reg_pp1_iter23_reg_0;
  input [0:0]\tmp_s_reg_1732_reg[5] ;
  input [3:0]ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708;
  input [0:0]E;

  wire [0:0]E;
  wire [7:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter23_reg;
  wire ap_enable_reg_pp1_iter23_reg_0;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] ;
  wire [3:0]ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708;
  wire \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[4]__0 ;
  wire \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[4]__0_0 ;
  wire [4:0]image_buffer1_0_address0;
  wire \q0[0]_i_1__33_n_8 ;
  wire \q0[1]_i_1__33_n_8 ;
  wire \q0[2]_i_1__33_n_8 ;
  wire \q0[3]_i_1__33_n_8 ;
  wire \q0[4]_i_1__33_n_8 ;
  wire \q0[5]_i_1__33_n_8 ;
  wire \q0[6]_i_1__33_n_8 ;
  wire \q0[7]_i_2__32_n_8 ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire ram_reg_0_15_0_0__0_n_8;
  wire ram_reg_0_15_0_0__1_n_8;
  wire ram_reg_0_15_0_0__2_n_8;
  wire ram_reg_0_15_0_0__3_n_8;
  wire ram_reg_0_15_0_0__4_n_8;
  wire ram_reg_0_15_0_0__5_n_8;
  wire ram_reg_0_15_0_0__6_n_8;
  wire ram_reg_0_15_0_0_n_8;
  wire ram_reg_0_31_0_0__0_n_8;
  wire ram_reg_0_31_0_0__1_n_8;
  wire ram_reg_0_31_0_0__2_n_8;
  wire ram_reg_0_31_0_0__3_n_8;
  wire ram_reg_0_31_0_0__4_n_8;
  wire ram_reg_0_31_0_0__5_n_8;
  wire ram_reg_0_31_0_0__6_n_8;
  wire ram_reg_0_31_0_0_n_8;
  wire [0:0]\tmp_s_reg_1732_reg[5] ;

  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[0]_i_1__33 
       (.I0(Q[0]),
        .I1(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[4]__0_0 ),
        .I2(ram_reg_0_15_0_0_n_8),
        .I3(image_buffer1_0_address0[4]),
        .I4(\q0_reg[7]_0 ),
        .I5(ram_reg_0_31_0_0_n_8),
        .O(\q0[0]_i_1__33_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[1]_i_1__33 
       (.I0(Q[1]),
        .I1(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[4]__0_0 ),
        .I2(ram_reg_0_15_0_0__0_n_8),
        .I3(image_buffer1_0_address0[4]),
        .I4(\q0_reg[7]_0 ),
        .I5(ram_reg_0_31_0_0__0_n_8),
        .O(\q0[1]_i_1__33_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[2]_i_1__33 
       (.I0(Q[2]),
        .I1(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[4]__0_0 ),
        .I2(ram_reg_0_15_0_0__1_n_8),
        .I3(image_buffer1_0_address0[4]),
        .I4(\q0_reg[7]_0 ),
        .I5(ram_reg_0_31_0_0__1_n_8),
        .O(\q0[2]_i_1__33_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[3]_i_1__33 
       (.I0(Q[3]),
        .I1(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[4]__0_0 ),
        .I2(ram_reg_0_15_0_0__2_n_8),
        .I3(image_buffer1_0_address0[4]),
        .I4(\q0_reg[7]_0 ),
        .I5(ram_reg_0_31_0_0__2_n_8),
        .O(\q0[3]_i_1__33_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[4]_i_1__33 
       (.I0(Q[4]),
        .I1(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[4]__0_0 ),
        .I2(ram_reg_0_15_0_0__3_n_8),
        .I3(image_buffer1_0_address0[4]),
        .I4(\q0_reg[7]_0 ),
        .I5(ram_reg_0_31_0_0__3_n_8),
        .O(\q0[4]_i_1__33_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[5]_i_1__33 
       (.I0(Q[5]),
        .I1(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[4]__0_0 ),
        .I2(ram_reg_0_15_0_0__4_n_8),
        .I3(image_buffer1_0_address0[4]),
        .I4(\q0_reg[7]_0 ),
        .I5(ram_reg_0_31_0_0__4_n_8),
        .O(\q0[5]_i_1__33_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[6]_i_1__33 
       (.I0(Q[6]),
        .I1(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[4]__0_0 ),
        .I2(ram_reg_0_15_0_0__5_n_8),
        .I3(image_buffer1_0_address0[4]),
        .I4(\q0_reg[7]_0 ),
        .I5(ram_reg_0_31_0_0__5_n_8),
        .O(\q0[6]_i_1__33_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[7]_i_2__32 
       (.I0(Q[7]),
        .I1(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[4]__0_0 ),
        .I2(ram_reg_0_15_0_0__6_n_8),
        .I3(image_buffer1_0_address0[4]),
        .I4(\q0_reg[7]_0 ),
        .I5(ram_reg_0_31_0_0__6_n_8),
        .O(\q0[7]_i_2__32_n_8 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[0]_i_1__33_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] [0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[1]_i_1__33_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[2]_i_1__33_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[3]_i_1__33_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[4]_i_1__33_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[5]_i_1__33_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[6]_i_1__33_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[7]_i_2__32_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(image_buffer1_0_address0[0]),
        .A1(image_buffer1_0_address0[1]),
        .A2(image_buffer1_0_address0[2]),
        .A3(image_buffer1_0_address0[3]),
        .A4(1'b0),
        .D(Q[0]),
        .O(ram_reg_0_15_0_0_n_8),
        .WCLK(ap_clk),
        .WE(ap_enable_reg_pp1_iter23_reg));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__0
       (.A0(image_buffer1_0_address0[0]),
        .A1(image_buffer1_0_address0[1]),
        .A2(image_buffer1_0_address0[2]),
        .A3(image_buffer1_0_address0[3]),
        .A4(1'b0),
        .D(Q[1]),
        .O(ram_reg_0_15_0_0__0_n_8),
        .WCLK(ap_clk),
        .WE(ap_enable_reg_pp1_iter23_reg));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__1
       (.A0(image_buffer1_0_address0[0]),
        .A1(image_buffer1_0_address0[1]),
        .A2(image_buffer1_0_address0[2]),
        .A3(image_buffer1_0_address0[3]),
        .A4(1'b0),
        .D(Q[2]),
        .O(ram_reg_0_15_0_0__1_n_8),
        .WCLK(ap_clk),
        .WE(ap_enable_reg_pp1_iter23_reg));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__2
       (.A0(image_buffer1_0_address0[0]),
        .A1(image_buffer1_0_address0[1]),
        .A2(image_buffer1_0_address0[2]),
        .A3(image_buffer1_0_address0[3]),
        .A4(1'b0),
        .D(Q[3]),
        .O(ram_reg_0_15_0_0__2_n_8),
        .WCLK(ap_clk),
        .WE(ap_enable_reg_pp1_iter23_reg));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__3
       (.A0(image_buffer1_0_address0[0]),
        .A1(image_buffer1_0_address0[1]),
        .A2(image_buffer1_0_address0[2]),
        .A3(image_buffer1_0_address0[3]),
        .A4(1'b0),
        .D(Q[4]),
        .O(ram_reg_0_15_0_0__3_n_8),
        .WCLK(ap_clk),
        .WE(ap_enable_reg_pp1_iter23_reg));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__4
       (.A0(image_buffer1_0_address0[0]),
        .A1(image_buffer1_0_address0[1]),
        .A2(image_buffer1_0_address0[2]),
        .A3(image_buffer1_0_address0[3]),
        .A4(1'b0),
        .D(Q[5]),
        .O(ram_reg_0_15_0_0__4_n_8),
        .WCLK(ap_clk),
        .WE(ap_enable_reg_pp1_iter23_reg));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__5
       (.A0(image_buffer1_0_address0[0]),
        .A1(image_buffer1_0_address0[1]),
        .A2(image_buffer1_0_address0[2]),
        .A3(image_buffer1_0_address0[3]),
        .A4(1'b0),
        .D(Q[6]),
        .O(ram_reg_0_15_0_0__5_n_8),
        .WCLK(ap_clk),
        .WE(ap_enable_reg_pp1_iter23_reg));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__6
       (.A0(image_buffer1_0_address0[0]),
        .A1(image_buffer1_0_address0[1]),
        .A2(image_buffer1_0_address0[2]),
        .A3(image_buffer1_0_address0[3]),
        .A4(1'b0),
        .D(Q[7]),
        .O(ram_reg_0_15_0_0__6_n_8),
        .WCLK(ap_clk),
        .WE(ap_enable_reg_pp1_iter23_reg));
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_0_15_0_0_i_3
       (.I0(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[3]),
        .I1(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[1]),
        .I2(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[2]),
        .I3(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708[0]),
        .O(\q0_reg[7]_1 ));
  RAM32X1S ram_reg_0_31_0_0
       (.A0(image_buffer1_0_address0[0]),
        .A1(image_buffer1_0_address0[1]),
        .A2(image_buffer1_0_address0[2]),
        .A3(image_buffer1_0_address0[3]),
        .A4(image_buffer1_0_address0[4]),
        .D(Q[0]),
        .O(ram_reg_0_31_0_0_n_8),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[4]__0 ));
  RAM32X1S ram_reg_0_31_0_0__0
       (.A0(image_buffer1_0_address0[0]),
        .A1(image_buffer1_0_address0[1]),
        .A2(image_buffer1_0_address0[2]),
        .A3(image_buffer1_0_address0[3]),
        .A4(image_buffer1_0_address0[4]),
        .D(Q[1]),
        .O(ram_reg_0_31_0_0__0_n_8),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[4]__0 ));
  RAM32X1S ram_reg_0_31_0_0__1
       (.A0(image_buffer1_0_address0[0]),
        .A1(image_buffer1_0_address0[1]),
        .A2(image_buffer1_0_address0[2]),
        .A3(image_buffer1_0_address0[3]),
        .A4(image_buffer1_0_address0[4]),
        .D(Q[2]),
        .O(ram_reg_0_31_0_0__1_n_8),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[4]__0 ));
  RAM32X1S ram_reg_0_31_0_0__2
       (.A0(image_buffer1_0_address0[0]),
        .A1(image_buffer1_0_address0[1]),
        .A2(image_buffer1_0_address0[2]),
        .A3(image_buffer1_0_address0[3]),
        .A4(image_buffer1_0_address0[4]),
        .D(Q[3]),
        .O(ram_reg_0_31_0_0__2_n_8),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[4]__0 ));
  RAM32X1S ram_reg_0_31_0_0__3
       (.A0(image_buffer1_0_address0[0]),
        .A1(image_buffer1_0_address0[1]),
        .A2(image_buffer1_0_address0[2]),
        .A3(image_buffer1_0_address0[3]),
        .A4(image_buffer1_0_address0[4]),
        .D(Q[4]),
        .O(ram_reg_0_31_0_0__3_n_8),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[4]__0 ));
  RAM32X1S ram_reg_0_31_0_0__4
       (.A0(image_buffer1_0_address0[0]),
        .A1(image_buffer1_0_address0[1]),
        .A2(image_buffer1_0_address0[2]),
        .A3(image_buffer1_0_address0[3]),
        .A4(image_buffer1_0_address0[4]),
        .D(Q[5]),
        .O(ram_reg_0_31_0_0__4_n_8),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[4]__0 ));
  RAM32X1S ram_reg_0_31_0_0__5
       (.A0(image_buffer1_0_address0[0]),
        .A1(image_buffer1_0_address0[1]),
        .A2(image_buffer1_0_address0[2]),
        .A3(image_buffer1_0_address0[3]),
        .A4(image_buffer1_0_address0[4]),
        .D(Q[6]),
        .O(ram_reg_0_31_0_0__5_n_8),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[4]__0 ));
  RAM32X1S ram_reg_0_31_0_0__6
       (.A0(image_buffer1_0_address0[0]),
        .A1(image_buffer1_0_address0[1]),
        .A2(image_buffer1_0_address0[2]),
        .A3(image_buffer1_0_address0[3]),
        .A4(image_buffer1_0_address0[4]),
        .D(Q[7]),
        .O(ram_reg_0_31_0_0__6_n_8),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[4]__0 ));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_31_0_0_i_8__31
       (.I0(ap_enable_reg_pp1_iter23_reg_0),
        .I1(\tmp_s_reg_1732_reg[5] ),
        .O(\q0_reg[7]_0 ));
endmodule

(* ORIG_REF_NAME = "hog_image_buffer0_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_0_ram_69
   (\q0_reg[0]_0 ,
    \q0_reg[7]_0 ,
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] ,
    ap_clk,
    Q,
    \tmp_40_reg_1655_reg[5] ,
    \tmp_40_reg_1655_reg[4] ,
    \tmp_40_reg_1655_reg[4]_0 ,
    p_0_in,
    ap_enable_reg_pp0_iter23_reg,
    \tmp_40_reg_1655_reg[5]_0 ,
    E);
  output \q0_reg[0]_0 ;
  output \q0_reg[7]_0 ;
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] ;
  input ap_clk;
  input [7:0]Q;
  input \tmp_40_reg_1655_reg[5] ;
  input [3:0]\tmp_40_reg_1655_reg[4] ;
  input \tmp_40_reg_1655_reg[4]_0 ;
  input p_0_in;
  input ap_enable_reg_pp0_iter23_reg;
  input [1:0]\tmp_40_reg_1655_reg[5]_0 ;
  input [0:0]E;

  wire [0:0]E;
  wire [7:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter23_reg;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] ;
  wire p_0_in;
  wire \q0[0]_i_1__32_n_8 ;
  wire \q0[1]_i_1__32_n_8 ;
  wire \q0[2]_i_1__32_n_8 ;
  wire \q0[3]_i_1__32_n_8 ;
  wire \q0[4]_i_1__32_n_8 ;
  wire \q0[5]_i_1__32_n_8 ;
  wire \q0[6]_i_1__32_n_8 ;
  wire \q0[7]_i_1__31_n_8 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[7]_0 ;
  wire ram_reg_0_15_0_0__0_n_8;
  wire ram_reg_0_15_0_0__1_n_8;
  wire ram_reg_0_15_0_0__2_n_8;
  wire ram_reg_0_15_0_0__3_n_8;
  wire ram_reg_0_15_0_0__4_n_8;
  wire ram_reg_0_15_0_0__5_n_8;
  wire ram_reg_0_15_0_0__6_n_8;
  wire ram_reg_0_15_0_0_n_8;
  wire ram_reg_0_31_0_0__0_n_8;
  wire ram_reg_0_31_0_0__1_n_8;
  wire ram_reg_0_31_0_0__2_n_8;
  wire ram_reg_0_31_0_0__3_n_8;
  wire ram_reg_0_31_0_0__4_n_8;
  wire ram_reg_0_31_0_0__5_n_8;
  wire ram_reg_0_31_0_0__6_n_8;
  wire ram_reg_0_31_0_0_n_8;
  wire [3:0]\tmp_40_reg_1655_reg[4] ;
  wire \tmp_40_reg_1655_reg[4]_0 ;
  wire \tmp_40_reg_1655_reg[5] ;
  wire [1:0]\tmp_40_reg_1655_reg[5]_0 ;

  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[0]_i_1__32 
       (.I0(Q[0]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0_n_8),
        .I3(\tmp_40_reg_1655_reg[4] [3]),
        .I4(\q0_reg[7]_0 ),
        .I5(ram_reg_0_31_0_0_n_8),
        .O(\q0[0]_i_1__32_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[1]_i_1__32 
       (.I0(Q[1]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__0_n_8),
        .I3(\tmp_40_reg_1655_reg[4] [3]),
        .I4(\q0_reg[7]_0 ),
        .I5(ram_reg_0_31_0_0__0_n_8),
        .O(\q0[1]_i_1__32_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[2]_i_1__32 
       (.I0(Q[2]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__1_n_8),
        .I3(\tmp_40_reg_1655_reg[4] [3]),
        .I4(\q0_reg[7]_0 ),
        .I5(ram_reg_0_31_0_0__1_n_8),
        .O(\q0[2]_i_1__32_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[3]_i_1__32 
       (.I0(Q[3]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__2_n_8),
        .I3(\tmp_40_reg_1655_reg[4] [3]),
        .I4(\q0_reg[7]_0 ),
        .I5(ram_reg_0_31_0_0__2_n_8),
        .O(\q0[3]_i_1__32_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[4]_i_1__32 
       (.I0(Q[4]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__3_n_8),
        .I3(\tmp_40_reg_1655_reg[4] [3]),
        .I4(\q0_reg[7]_0 ),
        .I5(ram_reg_0_31_0_0__3_n_8),
        .O(\q0[4]_i_1__32_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[5]_i_1__32 
       (.I0(Q[5]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__4_n_8),
        .I3(\tmp_40_reg_1655_reg[4] [3]),
        .I4(\q0_reg[7]_0 ),
        .I5(ram_reg_0_31_0_0__4_n_8),
        .O(\q0[5]_i_1__32_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[6]_i_1__32 
       (.I0(Q[6]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__5_n_8),
        .I3(\tmp_40_reg_1655_reg[4] [3]),
        .I4(\q0_reg[7]_0 ),
        .I5(ram_reg_0_31_0_0__5_n_8),
        .O(\q0[6]_i_1__32_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[7]_i_1__31 
       (.I0(Q[7]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__6_n_8),
        .I3(\tmp_40_reg_1655_reg[4] [3]),
        .I4(\q0_reg[7]_0 ),
        .I5(ram_reg_0_31_0_0__6_n_8),
        .O(\q0[7]_i_1__31_n_8 ));
  LUT2 #(
    .INIT(4'h8)) 
    \q0[7]_i_4 
       (.I0(ap_enable_reg_pp0_iter23_reg),
        .I1(\tmp_40_reg_1655_reg[5]_0 [1]),
        .O(\q0_reg[7]_0 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[0]_i_1__32_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] [0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[1]_i_1__32_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[2]_i_1__32_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[3]_i_1__32_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[4]_i_1__32_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[5]_i_1__32_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[6]_i_1__32_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[7]_i_1__31_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(\q0_reg[0]_0 ),
        .A1(\tmp_40_reg_1655_reg[4] [0]),
        .A2(\tmp_40_reg_1655_reg[4] [1]),
        .A3(\tmp_40_reg_1655_reg[4] [2]),
        .A4(1'b0),
        .D(Q[0]),
        .O(ram_reg_0_15_0_0_n_8),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4]_0 ));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__0
       (.A0(\q0_reg[0]_0 ),
        .A1(\tmp_40_reg_1655_reg[4] [0]),
        .A2(\tmp_40_reg_1655_reg[4] [1]),
        .A3(\tmp_40_reg_1655_reg[4] [2]),
        .A4(1'b0),
        .D(Q[1]),
        .O(ram_reg_0_15_0_0__0_n_8),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4]_0 ));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__1
       (.A0(\q0_reg[0]_0 ),
        .A1(\tmp_40_reg_1655_reg[4] [0]),
        .A2(\tmp_40_reg_1655_reg[4] [1]),
        .A3(\tmp_40_reg_1655_reg[4] [2]),
        .A4(1'b0),
        .D(Q[2]),
        .O(ram_reg_0_15_0_0__1_n_8),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4]_0 ));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__2
       (.A0(\q0_reg[0]_0 ),
        .A1(\tmp_40_reg_1655_reg[4] [0]),
        .A2(\tmp_40_reg_1655_reg[4] [1]),
        .A3(\tmp_40_reg_1655_reg[4] [2]),
        .A4(1'b0),
        .D(Q[3]),
        .O(ram_reg_0_15_0_0__2_n_8),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4]_0 ));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__3
       (.A0(\q0_reg[0]_0 ),
        .A1(\tmp_40_reg_1655_reg[4] [0]),
        .A2(\tmp_40_reg_1655_reg[4] [1]),
        .A3(\tmp_40_reg_1655_reg[4] [2]),
        .A4(1'b0),
        .D(Q[4]),
        .O(ram_reg_0_15_0_0__3_n_8),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4]_0 ));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__4
       (.A0(\q0_reg[0]_0 ),
        .A1(\tmp_40_reg_1655_reg[4] [0]),
        .A2(\tmp_40_reg_1655_reg[4] [1]),
        .A3(\tmp_40_reg_1655_reg[4] [2]),
        .A4(1'b0),
        .D(Q[5]),
        .O(ram_reg_0_15_0_0__4_n_8),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4]_0 ));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__5
       (.A0(\q0_reg[0]_0 ),
        .A1(\tmp_40_reg_1655_reg[4] [0]),
        .A2(\tmp_40_reg_1655_reg[4] [1]),
        .A3(\tmp_40_reg_1655_reg[4] [2]),
        .A4(1'b0),
        .D(Q[6]),
        .O(ram_reg_0_15_0_0__5_n_8),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4]_0 ));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__6
       (.A0(\q0_reg[0]_0 ),
        .A1(\tmp_40_reg_1655_reg[4] [0]),
        .A2(\tmp_40_reg_1655_reg[4] [1]),
        .A3(\tmp_40_reg_1655_reg[4] [2]),
        .A4(1'b0),
        .D(Q[7]),
        .O(ram_reg_0_15_0_0__6_n_8),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4]_0 ));
  RAM32X1S ram_reg_0_31_0_0
       (.A0(\q0_reg[0]_0 ),
        .A1(\tmp_40_reg_1655_reg[4] [0]),
        .A2(\tmp_40_reg_1655_reg[4] [1]),
        .A3(\tmp_40_reg_1655_reg[4] [2]),
        .A4(\tmp_40_reg_1655_reg[4] [3]),
        .D(Q[0]),
        .O(ram_reg_0_31_0_0_n_8),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[5] ));
  RAM32X1S ram_reg_0_31_0_0__0
       (.A0(\q0_reg[0]_0 ),
        .A1(\tmp_40_reg_1655_reg[4] [0]),
        .A2(\tmp_40_reg_1655_reg[4] [1]),
        .A3(\tmp_40_reg_1655_reg[4] [2]),
        .A4(\tmp_40_reg_1655_reg[4] [3]),
        .D(Q[1]),
        .O(ram_reg_0_31_0_0__0_n_8),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[5] ));
  RAM32X1S ram_reg_0_31_0_0__1
       (.A0(\q0_reg[0]_0 ),
        .A1(\tmp_40_reg_1655_reg[4] [0]),
        .A2(\tmp_40_reg_1655_reg[4] [1]),
        .A3(\tmp_40_reg_1655_reg[4] [2]),
        .A4(\tmp_40_reg_1655_reg[4] [3]),
        .D(Q[2]),
        .O(ram_reg_0_31_0_0__1_n_8),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[5] ));
  RAM32X1S ram_reg_0_31_0_0__2
       (.A0(\q0_reg[0]_0 ),
        .A1(\tmp_40_reg_1655_reg[4] [0]),
        .A2(\tmp_40_reg_1655_reg[4] [1]),
        .A3(\tmp_40_reg_1655_reg[4] [2]),
        .A4(\tmp_40_reg_1655_reg[4] [3]),
        .D(Q[3]),
        .O(ram_reg_0_31_0_0__2_n_8),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[5] ));
  RAM32X1S ram_reg_0_31_0_0__3
       (.A0(\q0_reg[0]_0 ),
        .A1(\tmp_40_reg_1655_reg[4] [0]),
        .A2(\tmp_40_reg_1655_reg[4] [1]),
        .A3(\tmp_40_reg_1655_reg[4] [2]),
        .A4(\tmp_40_reg_1655_reg[4] [3]),
        .D(Q[4]),
        .O(ram_reg_0_31_0_0__3_n_8),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[5] ));
  RAM32X1S ram_reg_0_31_0_0__4
       (.A0(\q0_reg[0]_0 ),
        .A1(\tmp_40_reg_1655_reg[4] [0]),
        .A2(\tmp_40_reg_1655_reg[4] [1]),
        .A3(\tmp_40_reg_1655_reg[4] [2]),
        .A4(\tmp_40_reg_1655_reg[4] [3]),
        .D(Q[5]),
        .O(ram_reg_0_31_0_0__4_n_8),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[5] ));
  RAM32X1S ram_reg_0_31_0_0__5
       (.A0(\q0_reg[0]_0 ),
        .A1(\tmp_40_reg_1655_reg[4] [0]),
        .A2(\tmp_40_reg_1655_reg[4] [1]),
        .A3(\tmp_40_reg_1655_reg[4] [2]),
        .A4(\tmp_40_reg_1655_reg[4] [3]),
        .D(Q[6]),
        .O(ram_reg_0_31_0_0__5_n_8),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[5] ));
  RAM32X1S ram_reg_0_31_0_0__6
       (.A0(\q0_reg[0]_0 ),
        .A1(\tmp_40_reg_1655_reg[4] [0]),
        .A2(\tmp_40_reg_1655_reg[4] [1]),
        .A3(\tmp_40_reg_1655_reg[4] [2]),
        .A4(\tmp_40_reg_1655_reg[4] [3]),
        .D(Q[7]),
        .O(ram_reg_0_31_0_0__6_n_8),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[5] ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_31_0_0_i_2__33
       (.I0(\tmp_40_reg_1655_reg[5]_0 [0]),
        .I1(ap_enable_reg_pp0_iter23_reg),
        .O(\q0_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "hog_image_buffer0_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_0_ram_77
   (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] ,
    ap_clk,
    Q,
    \tmp_40_reg_1655_reg[5] ,
    image_buffer0_0_address0,
    \tmp_40_reg_1655_reg[4] ,
    p_0_in,
    E);
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] ;
  input ap_clk;
  input [7:0]Q;
  input \tmp_40_reg_1655_reg[5] ;
  input [5:0]image_buffer0_0_address0;
  input \tmp_40_reg_1655_reg[4] ;
  input p_0_in;
  input [0:0]E;

  wire [0:0]E;
  wire [7:0]Q;
  wire ap_clk;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] ;
  wire [5:0]image_buffer0_0_address0;
  wire p_0_in;
  wire \q0[0]_i_1__31_n_8 ;
  wire \q0[1]_i_1__31_n_8 ;
  wire \q0[2]_i_1__31_n_8 ;
  wire \q0[3]_i_1__31_n_8 ;
  wire \q0[4]_i_1__31_n_8 ;
  wire \q0[5]_i_1__31_n_8 ;
  wire \q0[6]_i_1__31_n_8 ;
  wire \q0[7]_i_2__31_n_8 ;
  wire ram_reg_0_15_0_0__0_n_8;
  wire ram_reg_0_15_0_0__1_n_8;
  wire ram_reg_0_15_0_0__2_n_8;
  wire ram_reg_0_15_0_0__3_n_8;
  wire ram_reg_0_15_0_0__4_n_8;
  wire ram_reg_0_15_0_0__5_n_8;
  wire ram_reg_0_15_0_0__6_n_8;
  wire ram_reg_0_15_0_0_n_8;
  wire ram_reg_0_31_0_0__0_n_8;
  wire ram_reg_0_31_0_0__1_n_8;
  wire ram_reg_0_31_0_0__2_n_8;
  wire ram_reg_0_31_0_0__3_n_8;
  wire ram_reg_0_31_0_0__4_n_8;
  wire ram_reg_0_31_0_0__5_n_8;
  wire ram_reg_0_31_0_0__6_n_8;
  wire ram_reg_0_31_0_0_n_8;
  wire \tmp_40_reg_1655_reg[4] ;
  wire \tmp_40_reg_1655_reg[5] ;

  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[0]_i_1__31 
       (.I0(Q[0]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0_n_8),
        .I3(image_buffer0_0_address0[4]),
        .I4(image_buffer0_0_address0[5]),
        .I5(ram_reg_0_31_0_0_n_8),
        .O(\q0[0]_i_1__31_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[1]_i_1__31 
       (.I0(Q[1]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__0_n_8),
        .I3(image_buffer0_0_address0[4]),
        .I4(image_buffer0_0_address0[5]),
        .I5(ram_reg_0_31_0_0__0_n_8),
        .O(\q0[1]_i_1__31_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[2]_i_1__31 
       (.I0(Q[2]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__1_n_8),
        .I3(image_buffer0_0_address0[4]),
        .I4(image_buffer0_0_address0[5]),
        .I5(ram_reg_0_31_0_0__1_n_8),
        .O(\q0[2]_i_1__31_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[3]_i_1__31 
       (.I0(Q[3]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__2_n_8),
        .I3(image_buffer0_0_address0[4]),
        .I4(image_buffer0_0_address0[5]),
        .I5(ram_reg_0_31_0_0__2_n_8),
        .O(\q0[3]_i_1__31_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[4]_i_1__31 
       (.I0(Q[4]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__3_n_8),
        .I3(image_buffer0_0_address0[4]),
        .I4(image_buffer0_0_address0[5]),
        .I5(ram_reg_0_31_0_0__3_n_8),
        .O(\q0[4]_i_1__31_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[5]_i_1__31 
       (.I0(Q[5]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__4_n_8),
        .I3(image_buffer0_0_address0[4]),
        .I4(image_buffer0_0_address0[5]),
        .I5(ram_reg_0_31_0_0__4_n_8),
        .O(\q0[5]_i_1__31_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[6]_i_1__31 
       (.I0(Q[6]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__5_n_8),
        .I3(image_buffer0_0_address0[4]),
        .I4(image_buffer0_0_address0[5]),
        .I5(ram_reg_0_31_0_0__5_n_8),
        .O(\q0[6]_i_1__31_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[7]_i_2__31 
       (.I0(Q[7]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__6_n_8),
        .I3(image_buffer0_0_address0[4]),
        .I4(image_buffer0_0_address0[5]),
        .I5(ram_reg_0_31_0_0__6_n_8),
        .O(\q0[7]_i_2__31_n_8 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[0]_i_1__31_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] [0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[1]_i_1__31_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[2]_i_1__31_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[3]_i_1__31_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[4]_i_1__31_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[5]_i_1__31_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[6]_i_1__31_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[7]_i_2__31_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(image_buffer0_0_address0[0]),
        .A1(image_buffer0_0_address0[1]),
        .A2(image_buffer0_0_address0[2]),
        .A3(image_buffer0_0_address0[3]),
        .A4(1'b0),
        .D(Q[0]),
        .O(ram_reg_0_15_0_0_n_8),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__0
       (.A0(image_buffer0_0_address0[0]),
        .A1(image_buffer0_0_address0[1]),
        .A2(image_buffer0_0_address0[2]),
        .A3(image_buffer0_0_address0[3]),
        .A4(1'b0),
        .D(Q[1]),
        .O(ram_reg_0_15_0_0__0_n_8),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__1
       (.A0(image_buffer0_0_address0[0]),
        .A1(image_buffer0_0_address0[1]),
        .A2(image_buffer0_0_address0[2]),
        .A3(image_buffer0_0_address0[3]),
        .A4(1'b0),
        .D(Q[2]),
        .O(ram_reg_0_15_0_0__1_n_8),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__2
       (.A0(image_buffer0_0_address0[0]),
        .A1(image_buffer0_0_address0[1]),
        .A2(image_buffer0_0_address0[2]),
        .A3(image_buffer0_0_address0[3]),
        .A4(1'b0),
        .D(Q[3]),
        .O(ram_reg_0_15_0_0__2_n_8),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__3
       (.A0(image_buffer0_0_address0[0]),
        .A1(image_buffer0_0_address0[1]),
        .A2(image_buffer0_0_address0[2]),
        .A3(image_buffer0_0_address0[3]),
        .A4(1'b0),
        .D(Q[4]),
        .O(ram_reg_0_15_0_0__3_n_8),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__4
       (.A0(image_buffer0_0_address0[0]),
        .A1(image_buffer0_0_address0[1]),
        .A2(image_buffer0_0_address0[2]),
        .A3(image_buffer0_0_address0[3]),
        .A4(1'b0),
        .D(Q[5]),
        .O(ram_reg_0_15_0_0__4_n_8),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__5
       (.A0(image_buffer0_0_address0[0]),
        .A1(image_buffer0_0_address0[1]),
        .A2(image_buffer0_0_address0[2]),
        .A3(image_buffer0_0_address0[3]),
        .A4(1'b0),
        .D(Q[6]),
        .O(ram_reg_0_15_0_0__5_n_8),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__6
       (.A0(image_buffer0_0_address0[0]),
        .A1(image_buffer0_0_address0[1]),
        .A2(image_buffer0_0_address0[2]),
        .A3(image_buffer0_0_address0[3]),
        .A4(1'b0),
        .D(Q[7]),
        .O(ram_reg_0_15_0_0__6_n_8),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  RAM32X1S ram_reg_0_31_0_0
       (.A0(image_buffer0_0_address0[0]),
        .A1(image_buffer0_0_address0[1]),
        .A2(image_buffer0_0_address0[2]),
        .A3(image_buffer0_0_address0[3]),
        .A4(image_buffer0_0_address0[4]),
        .D(Q[0]),
        .O(ram_reg_0_31_0_0_n_8),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[5] ));
  RAM32X1S ram_reg_0_31_0_0__0
       (.A0(image_buffer0_0_address0[0]),
        .A1(image_buffer0_0_address0[1]),
        .A2(image_buffer0_0_address0[2]),
        .A3(image_buffer0_0_address0[3]),
        .A4(image_buffer0_0_address0[4]),
        .D(Q[1]),
        .O(ram_reg_0_31_0_0__0_n_8),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[5] ));
  RAM32X1S ram_reg_0_31_0_0__1
       (.A0(image_buffer0_0_address0[0]),
        .A1(image_buffer0_0_address0[1]),
        .A2(image_buffer0_0_address0[2]),
        .A3(image_buffer0_0_address0[3]),
        .A4(image_buffer0_0_address0[4]),
        .D(Q[2]),
        .O(ram_reg_0_31_0_0__1_n_8),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[5] ));
  RAM32X1S ram_reg_0_31_0_0__2
       (.A0(image_buffer0_0_address0[0]),
        .A1(image_buffer0_0_address0[1]),
        .A2(image_buffer0_0_address0[2]),
        .A3(image_buffer0_0_address0[3]),
        .A4(image_buffer0_0_address0[4]),
        .D(Q[3]),
        .O(ram_reg_0_31_0_0__2_n_8),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[5] ));
  RAM32X1S ram_reg_0_31_0_0__3
       (.A0(image_buffer0_0_address0[0]),
        .A1(image_buffer0_0_address0[1]),
        .A2(image_buffer0_0_address0[2]),
        .A3(image_buffer0_0_address0[3]),
        .A4(image_buffer0_0_address0[4]),
        .D(Q[4]),
        .O(ram_reg_0_31_0_0__3_n_8),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[5] ));
  RAM32X1S ram_reg_0_31_0_0__4
       (.A0(image_buffer0_0_address0[0]),
        .A1(image_buffer0_0_address0[1]),
        .A2(image_buffer0_0_address0[2]),
        .A3(image_buffer0_0_address0[3]),
        .A4(image_buffer0_0_address0[4]),
        .D(Q[5]),
        .O(ram_reg_0_31_0_0__4_n_8),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[5] ));
  RAM32X1S ram_reg_0_31_0_0__5
       (.A0(image_buffer0_0_address0[0]),
        .A1(image_buffer0_0_address0[1]),
        .A2(image_buffer0_0_address0[2]),
        .A3(image_buffer0_0_address0[3]),
        .A4(image_buffer0_0_address0[4]),
        .D(Q[6]),
        .O(ram_reg_0_31_0_0__5_n_8),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[5] ));
  RAM32X1S ram_reg_0_31_0_0__6
       (.A0(image_buffer0_0_address0[0]),
        .A1(image_buffer0_0_address0[1]),
        .A2(image_buffer0_0_address0[2]),
        .A3(image_buffer0_0_address0[3]),
        .A4(image_buffer0_0_address0[4]),
        .D(Q[7]),
        .O(ram_reg_0_31_0_0__6_n_8),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[5] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1
   (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] ,
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ,
    ap_clk,
    Q,
    \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ,
    image_buffer0_10_address0,
    \x_mid2_reg_1931_reg[1]_rep ,
    \x_mid2_reg_1931_reg[2]_rep ,
    \x_mid2_reg_1931_reg[3]_rep ,
    sum_addr_2_reg_1953,
    \tmp_40_reg_1655_reg[4] ,
    p_0_in,
    E,
    \ap_CS_fsm_reg[7] );
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] ;
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ;
  input ap_clk;
  input [7:0]Q;
  input \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ;
  input [5:0]image_buffer0_10_address0;
  input \x_mid2_reg_1931_reg[1]_rep ;
  input \x_mid2_reg_1931_reg[2]_rep ;
  input \x_mid2_reg_1931_reg[3]_rep ;
  input sum_addr_2_reg_1953;
  input \tmp_40_reg_1655_reg[4] ;
  input p_0_in;
  input [0:0]E;
  input [0:0]\ap_CS_fsm_reg[7] ;

  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] ;
  wire \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ;
  wire [5:0]image_buffer0_10_address0;
  wire p_0_in;
  wire sum_addr_2_reg_1953;
  wire \tmp_40_reg_1655_reg[4] ;
  wire \x_mid2_reg_1931_reg[1]_rep ;
  wire \x_mid2_reg_1931_reg[2]_rep ;
  wire \x_mid2_reg_1931_reg[3]_rep ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_76 hog_image_buffer0_1_ram_U
       (.E(E),
        .Q(Q),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm_reg[7] ),
        .ap_clk(ap_clk),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] ),
        .\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 (\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ),
        .image_buffer0_10_address0(image_buffer0_10_address0),
        .p_0_in(p_0_in),
        .sum_addr_2_reg_1953(sum_addr_2_reg_1953),
        .\tmp_40_reg_1655_reg[4] (\tmp_40_reg_1655_reg[4] ),
        .\x_mid2_reg_1931_reg[1]_rep (\x_mid2_reg_1931_reg[1]_rep ),
        .\x_mid2_reg_1931_reg[2]_rep (\x_mid2_reg_1931_reg[2]_rep ),
        .\x_mid2_reg_1931_reg[3]_rep (\x_mid2_reg_1931_reg[3]_rep ));
endmodule

(* ORIG_REF_NAME = "hog_image_buffer0_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_10
   (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] ,
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ,
    ap_clk,
    Q,
    \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ,
    image_buffer0_15_address0,
    \x_mid2_reg_1931_reg[1]_rep__0 ,
    \x_mid2_reg_1931_reg[2]_rep__0 ,
    \x_mid2_reg_1931_reg[3]_rep__0 ,
    sum_addr_2_reg_1953,
    \tmp_40_reg_1655_reg[4] ,
    p_0_in,
    E,
    \ap_CS_fsm_reg[7] );
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] ;
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ;
  input ap_clk;
  input [7:0]Q;
  input \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ;
  input [5:0]image_buffer0_15_address0;
  input \x_mid2_reg_1931_reg[1]_rep__0 ;
  input \x_mid2_reg_1931_reg[2]_rep__0 ;
  input \x_mid2_reg_1931_reg[3]_rep__0 ;
  input sum_addr_2_reg_1953;
  input \tmp_40_reg_1655_reg[4] ;
  input p_0_in;
  input [0:0]E;
  input [0:0]\ap_CS_fsm_reg[7] ;

  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] ;
  wire \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ;
  wire [5:0]image_buffer0_15_address0;
  wire p_0_in;
  wire sum_addr_2_reg_1953;
  wire \tmp_40_reg_1655_reg[4] ;
  wire \x_mid2_reg_1931_reg[1]_rep__0 ;
  wire \x_mid2_reg_1931_reg[2]_rep__0 ;
  wire \x_mid2_reg_1931_reg[3]_rep__0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_71 hog_image_buffer0_1_ram_U
       (.E(E),
        .Q(Q),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm_reg[7] ),
        .ap_clk(ap_clk),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] ),
        .\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 (\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ),
        .image_buffer0_15_address0(image_buffer0_15_address0),
        .p_0_in(p_0_in),
        .sum_addr_2_reg_1953(sum_addr_2_reg_1953),
        .\tmp_40_reg_1655_reg[4] (\tmp_40_reg_1655_reg[4] ),
        .\x_mid2_reg_1931_reg[1]_rep__0 (\x_mid2_reg_1931_reg[1]_rep__0 ),
        .\x_mid2_reg_1931_reg[2]_rep__0 (\x_mid2_reg_1931_reg[2]_rep__0 ),
        .\x_mid2_reg_1931_reg[3]_rep__0 (\x_mid2_reg_1931_reg[3]_rep__0 ));
endmodule

(* ORIG_REF_NAME = "hog_image_buffer0_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_11
   (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7] ,
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ,
    ap_clk,
    Q,
    \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[2]__0 ,
    image_buffer0_16_address0,
    image_buffer_16_address1,
    sum_addr_2_reg_1953,
    \tmp_40_reg_1655_reg[4] ,
    p_0_in,
    E,
    \ap_CS_fsm_reg[7] );
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7] ;
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ;
  input ap_clk;
  input [7:0]Q;
  input \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[2]__0 ;
  input [5:0]image_buffer0_16_address0;
  input [2:0]image_buffer_16_address1;
  input sum_addr_2_reg_1953;
  input \tmp_40_reg_1655_reg[4] ;
  input p_0_in;
  input [0:0]E;
  input [0:0]\ap_CS_fsm_reg[7] ;

  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7] ;
  wire \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[2]__0 ;
  wire [5:0]image_buffer0_16_address0;
  wire [2:0]image_buffer_16_address1;
  wire p_0_in;
  wire sum_addr_2_reg_1953;
  wire \tmp_40_reg_1655_reg[4] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_70 hog_image_buffer0_1_ram_U
       (.E(E),
        .Q(Q),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm_reg[7] ),
        .ap_clk(ap_clk),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7] (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7] ),
        .\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[2]__0 (\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[2]__0 ),
        .image_buffer0_16_address0(image_buffer0_16_address0),
        .image_buffer_16_address1(image_buffer_16_address1),
        .p_0_in(p_0_in),
        .sum_addr_2_reg_1953(sum_addr_2_reg_1953),
        .\tmp_40_reg_1655_reg[4] (\tmp_40_reg_1655_reg[4] ));
endmodule

(* ORIG_REF_NAME = "hog_image_buffer0_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_13
   (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7] ,
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ,
    ap_clk,
    Q,
    \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ,
    image_buffer0_1_address0,
    image_buffer_16_address1,
    sum_addr_2_reg_1953,
    \tmp_40_reg_1655_reg[4] ,
    p_0_in,
    E,
    \ap_CS_fsm_reg[7] );
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7] ;
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ;
  input ap_clk;
  input [7:0]Q;
  input \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ;
  input [5:0]image_buffer0_1_address0;
  input [2:0]image_buffer_16_address1;
  input sum_addr_2_reg_1953;
  input \tmp_40_reg_1655_reg[4] ;
  input p_0_in;
  input [0:0]E;
  input [0:0]\ap_CS_fsm_reg[7] ;

  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7] ;
  wire \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ;
  wire [5:0]image_buffer0_1_address0;
  wire [2:0]image_buffer_16_address1;
  wire p_0_in;
  wire sum_addr_2_reg_1953;
  wire \tmp_40_reg_1655_reg[4] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_68 hog_image_buffer0_1_ram_U
       (.E(E),
        .Q(Q),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm_reg[7] ),
        .ap_clk(ap_clk),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7] (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7] ),
        .\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 (\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ),
        .image_buffer0_1_address0(image_buffer0_1_address0),
        .image_buffer_16_address1(image_buffer_16_address1),
        .p_0_in(p_0_in),
        .sum_addr_2_reg_1953(sum_addr_2_reg_1953),
        .\tmp_40_reg_1655_reg[4] (\tmp_40_reg_1655_reg[4] ));
endmodule

(* ORIG_REF_NAME = "hog_image_buffer0_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_14
   (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] ,
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ,
    ap_clk,
    Q,
    \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ,
    image_buffer0_2_address0,
    image_buffer_16_address1,
    sum_addr_2_reg_1953,
    \tmp_40_reg_1655_reg[4] ,
    p_0_in,
    E,
    \ap_CS_fsm_reg[7] );
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] ;
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ;
  input ap_clk;
  input [7:0]Q;
  input \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ;
  input [5:0]image_buffer0_2_address0;
  input [2:0]image_buffer_16_address1;
  input sum_addr_2_reg_1953;
  input \tmp_40_reg_1655_reg[4] ;
  input p_0_in;
  input [0:0]E;
  input [0:0]\ap_CS_fsm_reg[7] ;

  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] ;
  wire \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ;
  wire [5:0]image_buffer0_2_address0;
  wire [2:0]image_buffer_16_address1;
  wire p_0_in;
  wire sum_addr_2_reg_1953;
  wire \tmp_40_reg_1655_reg[4] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_67 hog_image_buffer0_1_ram_U
       (.E(E),
        .Q(Q),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm_reg[7] ),
        .ap_clk(ap_clk),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] ),
        .\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 (\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ),
        .image_buffer0_2_address0(image_buffer0_2_address0),
        .image_buffer_16_address1(image_buffer_16_address1),
        .p_0_in(p_0_in),
        .sum_addr_2_reg_1953(sum_addr_2_reg_1953),
        .\tmp_40_reg_1655_reg[4] (\tmp_40_reg_1655_reg[4] ));
endmodule

(* ORIG_REF_NAME = "hog_image_buffer0_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_15
   (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] ,
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ,
    ap_clk,
    Q,
    \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ,
    image_buffer0_3_address0,
    \x_mid2_reg_1931_reg[1]_rep__0 ,
    \x_mid2_reg_1931_reg[2]_rep__0 ,
    \x_mid2_reg_1931_reg[3]_rep__0 ,
    sum_addr_2_reg_1953,
    \tmp_40_reg_1655_reg[4] ,
    p_0_in,
    E,
    \ap_CS_fsm_reg[7] );
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] ;
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ;
  input ap_clk;
  input [7:0]Q;
  input \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ;
  input [5:0]image_buffer0_3_address0;
  input \x_mid2_reg_1931_reg[1]_rep__0 ;
  input \x_mid2_reg_1931_reg[2]_rep__0 ;
  input \x_mid2_reg_1931_reg[3]_rep__0 ;
  input sum_addr_2_reg_1953;
  input \tmp_40_reg_1655_reg[4] ;
  input p_0_in;
  input [0:0]E;
  input [0:0]\ap_CS_fsm_reg[7] ;

  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] ;
  wire \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ;
  wire [5:0]image_buffer0_3_address0;
  wire p_0_in;
  wire sum_addr_2_reg_1953;
  wire \tmp_40_reg_1655_reg[4] ;
  wire \x_mid2_reg_1931_reg[1]_rep__0 ;
  wire \x_mid2_reg_1931_reg[2]_rep__0 ;
  wire \x_mid2_reg_1931_reg[3]_rep__0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_66 hog_image_buffer0_1_ram_U
       (.E(E),
        .Q(Q),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm_reg[7] ),
        .ap_clk(ap_clk),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] ),
        .\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 (\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ),
        .image_buffer0_3_address0(image_buffer0_3_address0),
        .p_0_in(p_0_in),
        .sum_addr_2_reg_1953(sum_addr_2_reg_1953),
        .\tmp_40_reg_1655_reg[4] (\tmp_40_reg_1655_reg[4] ),
        .\x_mid2_reg_1931_reg[1]_rep__0 (\x_mid2_reg_1931_reg[1]_rep__0 ),
        .\x_mid2_reg_1931_reg[2]_rep__0 (\x_mid2_reg_1931_reg[2]_rep__0 ),
        .\x_mid2_reg_1931_reg[3]_rep__0 (\x_mid2_reg_1931_reg[3]_rep__0 ));
endmodule

(* ORIG_REF_NAME = "hog_image_buffer0_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_16
   (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] ,
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ,
    ap_clk,
    Q,
    \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ,
    image_buffer0_4_address0,
    image_buffer_16_address1,
    sum_addr_2_reg_1953,
    \tmp_40_reg_1655_reg[4] ,
    p_0_in,
    E,
    \ap_CS_fsm_reg[7] );
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] ;
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ;
  input ap_clk;
  input [7:0]Q;
  input \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ;
  input [5:0]image_buffer0_4_address0;
  input [2:0]image_buffer_16_address1;
  input sum_addr_2_reg_1953;
  input \tmp_40_reg_1655_reg[4] ;
  input p_0_in;
  input [0:0]E;
  input [0:0]\ap_CS_fsm_reg[7] ;

  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] ;
  wire \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ;
  wire [5:0]image_buffer0_4_address0;
  wire [2:0]image_buffer_16_address1;
  wire p_0_in;
  wire sum_addr_2_reg_1953;
  wire \tmp_40_reg_1655_reg[4] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_65 hog_image_buffer0_1_ram_U
       (.E(E),
        .Q(Q),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm_reg[7] ),
        .ap_clk(ap_clk),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] ),
        .\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 (\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ),
        .image_buffer0_4_address0(image_buffer0_4_address0),
        .image_buffer_16_address1(image_buffer_16_address1),
        .p_0_in(p_0_in),
        .sum_addr_2_reg_1953(sum_addr_2_reg_1953),
        .\tmp_40_reg_1655_reg[4] (\tmp_40_reg_1655_reg[4] ));
endmodule

(* ORIG_REF_NAME = "hog_image_buffer0_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_17
   (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] ,
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ,
    ap_clk,
    Q,
    \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ,
    image_buffer0_5_address0,
    \x_mid2_reg_1931_reg[1]_rep__0 ,
    \x_mid2_reg_1931_reg[2]_rep__0 ,
    \x_mid2_reg_1931_reg[3]_rep__0 ,
    sum_addr_2_reg_1953,
    \tmp_40_reg_1655_reg[4] ,
    p_0_in,
    E,
    \ap_CS_fsm_reg[7] );
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] ;
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ;
  input ap_clk;
  input [7:0]Q;
  input \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ;
  input [5:0]image_buffer0_5_address0;
  input \x_mid2_reg_1931_reg[1]_rep__0 ;
  input \x_mid2_reg_1931_reg[2]_rep__0 ;
  input \x_mid2_reg_1931_reg[3]_rep__0 ;
  input sum_addr_2_reg_1953;
  input \tmp_40_reg_1655_reg[4] ;
  input p_0_in;
  input [0:0]E;
  input [0:0]\ap_CS_fsm_reg[7] ;

  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] ;
  wire \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ;
  wire [5:0]image_buffer0_5_address0;
  wire p_0_in;
  wire sum_addr_2_reg_1953;
  wire \tmp_40_reg_1655_reg[4] ;
  wire \x_mid2_reg_1931_reg[1]_rep__0 ;
  wire \x_mid2_reg_1931_reg[2]_rep__0 ;
  wire \x_mid2_reg_1931_reg[3]_rep__0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_64 hog_image_buffer0_1_ram_U
       (.E(E),
        .Q(Q),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm_reg[7] ),
        .ap_clk(ap_clk),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] ),
        .\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 (\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ),
        .image_buffer0_5_address0(image_buffer0_5_address0),
        .p_0_in(p_0_in),
        .sum_addr_2_reg_1953(sum_addr_2_reg_1953),
        .\tmp_40_reg_1655_reg[4] (\tmp_40_reg_1655_reg[4] ),
        .\x_mid2_reg_1931_reg[1]_rep__0 (\x_mid2_reg_1931_reg[1]_rep__0 ),
        .\x_mid2_reg_1931_reg[2]_rep__0 (\x_mid2_reg_1931_reg[2]_rep__0 ),
        .\x_mid2_reg_1931_reg[3]_rep__0 (\x_mid2_reg_1931_reg[3]_rep__0 ));
endmodule

(* ORIG_REF_NAME = "hog_image_buffer0_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_18
   (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] ,
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ,
    ap_clk,
    Q,
    \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ,
    image_buffer0_6_address0,
    image_buffer_16_address1,
    sum_addr_2_reg_1953,
    \tmp_40_reg_1655_reg[4] ,
    p_0_in,
    E,
    \ap_CS_fsm_reg[7] );
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] ;
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ;
  input ap_clk;
  input [7:0]Q;
  input \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ;
  input [5:0]image_buffer0_6_address0;
  input [2:0]image_buffer_16_address1;
  input sum_addr_2_reg_1953;
  input \tmp_40_reg_1655_reg[4] ;
  input p_0_in;
  input [0:0]E;
  input [0:0]\ap_CS_fsm_reg[7] ;

  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] ;
  wire \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ;
  wire [5:0]image_buffer0_6_address0;
  wire [2:0]image_buffer_16_address1;
  wire p_0_in;
  wire sum_addr_2_reg_1953;
  wire \tmp_40_reg_1655_reg[4] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_63 hog_image_buffer0_1_ram_U
       (.E(E),
        .Q(Q),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm_reg[7] ),
        .ap_clk(ap_clk),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] ),
        .\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 (\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ),
        .image_buffer0_6_address0(image_buffer0_6_address0),
        .image_buffer_16_address1(image_buffer_16_address1),
        .p_0_in(p_0_in),
        .sum_addr_2_reg_1953(sum_addr_2_reg_1953),
        .\tmp_40_reg_1655_reg[4] (\tmp_40_reg_1655_reg[4] ));
endmodule

(* ORIG_REF_NAME = "hog_image_buffer0_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_19
   (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] ,
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ,
    ap_clk,
    Q,
    \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ,
    image_buffer0_7_address0,
    \x_mid2_reg_1931_reg[1]_rep ,
    \x_mid2_reg_1931_reg[2]_rep ,
    \x_mid2_reg_1931_reg[3]_rep ,
    sum_addr_2_reg_1953,
    \tmp_40_reg_1655_reg[4] ,
    \x_mid2_reg_1931_reg[2]_rep__0 ,
    \x_mid2_reg_1931_reg[1]_rep__0 ,
    \x_mid2_reg_1931_reg[3]_rep__0 ,
    p_0_in,
    E,
    \ap_CS_fsm_reg[7] );
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] ;
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ;
  input ap_clk;
  input [7:0]Q;
  input \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ;
  input [5:0]image_buffer0_7_address0;
  input \x_mid2_reg_1931_reg[1]_rep ;
  input \x_mid2_reg_1931_reg[2]_rep ;
  input \x_mid2_reg_1931_reg[3]_rep ;
  input sum_addr_2_reg_1953;
  input \tmp_40_reg_1655_reg[4] ;
  input \x_mid2_reg_1931_reg[2]_rep__0 ;
  input \x_mid2_reg_1931_reg[1]_rep__0 ;
  input \x_mid2_reg_1931_reg[3]_rep__0 ;
  input p_0_in;
  input [0:0]E;
  input [0:0]\ap_CS_fsm_reg[7] ;

  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] ;
  wire \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ;
  wire [5:0]image_buffer0_7_address0;
  wire p_0_in;
  wire sum_addr_2_reg_1953;
  wire \tmp_40_reg_1655_reg[4] ;
  wire \x_mid2_reg_1931_reg[1]_rep ;
  wire \x_mid2_reg_1931_reg[1]_rep__0 ;
  wire \x_mid2_reg_1931_reg[2]_rep ;
  wire \x_mid2_reg_1931_reg[2]_rep__0 ;
  wire \x_mid2_reg_1931_reg[3]_rep ;
  wire \x_mid2_reg_1931_reg[3]_rep__0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_62 hog_image_buffer0_1_ram_U
       (.E(E),
        .Q(Q),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm_reg[7] ),
        .ap_clk(ap_clk),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] ),
        .\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 (\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ),
        .image_buffer0_7_address0(image_buffer0_7_address0),
        .p_0_in(p_0_in),
        .sum_addr_2_reg_1953(sum_addr_2_reg_1953),
        .\tmp_40_reg_1655_reg[4] (\tmp_40_reg_1655_reg[4] ),
        .\x_mid2_reg_1931_reg[1]_rep (\x_mid2_reg_1931_reg[1]_rep ),
        .\x_mid2_reg_1931_reg[1]_rep__0 (\x_mid2_reg_1931_reg[1]_rep__0 ),
        .\x_mid2_reg_1931_reg[2]_rep (\x_mid2_reg_1931_reg[2]_rep ),
        .\x_mid2_reg_1931_reg[2]_rep__0 (\x_mid2_reg_1931_reg[2]_rep__0 ),
        .\x_mid2_reg_1931_reg[3]_rep (\x_mid2_reg_1931_reg[3]_rep ),
        .\x_mid2_reg_1931_reg[3]_rep__0 (\x_mid2_reg_1931_reg[3]_rep__0 ));
endmodule

(* ORIG_REF_NAME = "hog_image_buffer0_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_20
   (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] ,
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ,
    ap_clk,
    Q,
    \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ,
    image_buffer0_8_address0,
    image_buffer_16_address1,
    sum_addr_2_reg_1953,
    \tmp_40_reg_1655_reg[4] ,
    \x_mid2_reg_1931_reg[1]_rep ,
    \x_mid2_reg_1931_reg[2]_rep ,
    \x_mid2_reg_1931_reg[3]_rep ,
    p_0_in,
    E,
    \ap_CS_fsm_reg[7] );
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] ;
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ;
  input ap_clk;
  input [7:0]Q;
  input \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ;
  input [5:0]image_buffer0_8_address0;
  input [2:0]image_buffer_16_address1;
  input sum_addr_2_reg_1953;
  input \tmp_40_reg_1655_reg[4] ;
  input \x_mid2_reg_1931_reg[1]_rep ;
  input \x_mid2_reg_1931_reg[2]_rep ;
  input \x_mid2_reg_1931_reg[3]_rep ;
  input p_0_in;
  input [0:0]E;
  input [0:0]\ap_CS_fsm_reg[7] ;

  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] ;
  wire \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ;
  wire [5:0]image_buffer0_8_address0;
  wire [2:0]image_buffer_16_address1;
  wire p_0_in;
  wire sum_addr_2_reg_1953;
  wire \tmp_40_reg_1655_reg[4] ;
  wire \x_mid2_reg_1931_reg[1]_rep ;
  wire \x_mid2_reg_1931_reg[2]_rep ;
  wire \x_mid2_reg_1931_reg[3]_rep ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_61 hog_image_buffer0_1_ram_U
       (.E(E),
        .Q(Q),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm_reg[7] ),
        .ap_clk(ap_clk),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] ),
        .\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 (\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ),
        .image_buffer0_8_address0(image_buffer0_8_address0),
        .image_buffer_16_address1(image_buffer_16_address1),
        .p_0_in(p_0_in),
        .sum_addr_2_reg_1953(sum_addr_2_reg_1953),
        .\tmp_40_reg_1655_reg[4] (\tmp_40_reg_1655_reg[4] ),
        .\x_mid2_reg_1931_reg[1]_rep (\x_mid2_reg_1931_reg[1]_rep ),
        .\x_mid2_reg_1931_reg[2]_rep (\x_mid2_reg_1931_reg[2]_rep ),
        .\x_mid2_reg_1931_reg[3]_rep (\x_mid2_reg_1931_reg[3]_rep ));
endmodule

(* ORIG_REF_NAME = "hog_image_buffer0_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_21
   (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] ,
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ,
    ap_clk,
    Q,
    \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ,
    image_buffer0_9_address0,
    \x_mid2_reg_1931_reg[1]_rep__0 ,
    \x_mid2_reg_1931_reg[2]_rep__0 ,
    \x_mid2_reg_1931_reg[3]_rep__0 ,
    sum_addr_2_reg_1953,
    \tmp_40_reg_1655_reg[4] ,
    image_buffer_16_address1,
    p_0_in,
    E,
    \ap_CS_fsm_reg[7] );
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] ;
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ;
  input ap_clk;
  input [7:0]Q;
  input \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ;
  input [5:0]image_buffer0_9_address0;
  input \x_mid2_reg_1931_reg[1]_rep__0 ;
  input \x_mid2_reg_1931_reg[2]_rep__0 ;
  input \x_mid2_reg_1931_reg[3]_rep__0 ;
  input sum_addr_2_reg_1953;
  input \tmp_40_reg_1655_reg[4] ;
  input [1:0]image_buffer_16_address1;
  input p_0_in;
  input [0:0]E;
  input [0:0]\ap_CS_fsm_reg[7] ;

  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] ;
  wire \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ;
  wire [5:0]image_buffer0_9_address0;
  wire [1:0]image_buffer_16_address1;
  wire p_0_in;
  wire sum_addr_2_reg_1953;
  wire \tmp_40_reg_1655_reg[4] ;
  wire \x_mid2_reg_1931_reg[1]_rep__0 ;
  wire \x_mid2_reg_1931_reg[2]_rep__0 ;
  wire \x_mid2_reg_1931_reg[3]_rep__0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_60 hog_image_buffer0_1_ram_U
       (.E(E),
        .Q(Q),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm_reg[7] ),
        .ap_clk(ap_clk),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] ),
        .\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 (\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ),
        .image_buffer0_9_address0(image_buffer0_9_address0),
        .image_buffer_16_address1(image_buffer_16_address1),
        .p_0_in(p_0_in),
        .sum_addr_2_reg_1953(sum_addr_2_reg_1953),
        .\tmp_40_reg_1655_reg[4] (\tmp_40_reg_1655_reg[4] ),
        .\x_mid2_reg_1931_reg[1]_rep__0 (\x_mid2_reg_1931_reg[1]_rep__0 ),
        .\x_mid2_reg_1931_reg[2]_rep__0 (\x_mid2_reg_1931_reg[2]_rep__0 ),
        .\x_mid2_reg_1931_reg[3]_rep__0 (\x_mid2_reg_1931_reg[3]_rep__0 ));
endmodule

(* ORIG_REF_NAME = "hog_image_buffer0_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_23
   (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] ,
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ,
    ap_clk,
    Q,
    \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ,
    image_buffer1_10_address0,
    \x_mid2_reg_1931_reg[1]_rep ,
    \x_mid2_reg_1931_reg[2]_rep ,
    \x_mid2_reg_1931_reg[3]_rep ,
    sum_addr_1_reg_1953,
    \tmp_s_reg_1732_reg[4] ,
    p_0_in,
    E,
    \ap_CS_fsm_reg[7] );
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] ;
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ;
  input ap_clk;
  input [7:0]Q;
  input \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ;
  input [5:0]image_buffer1_10_address0;
  input \x_mid2_reg_1931_reg[1]_rep ;
  input \x_mid2_reg_1931_reg[2]_rep ;
  input \x_mid2_reg_1931_reg[3]_rep ;
  input sum_addr_1_reg_1953;
  input \tmp_s_reg_1732_reg[4] ;
  input p_0_in;
  input [0:0]E;
  input [0:0]\ap_CS_fsm_reg[7] ;

  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] ;
  wire \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ;
  wire [5:0]image_buffer1_10_address0;
  wire p_0_in;
  wire sum_addr_1_reg_1953;
  wire \tmp_s_reg_1732_reg[4] ;
  wire \x_mid2_reg_1931_reg[1]_rep ;
  wire \x_mid2_reg_1931_reg[2]_rep ;
  wire \x_mid2_reg_1931_reg[3]_rep ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_58 hog_image_buffer0_1_ram_U
       (.E(E),
        .Q(Q),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm_reg[7] ),
        .ap_clk(ap_clk),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] ),
        .\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 (\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ),
        .image_buffer1_10_address0(image_buffer1_10_address0),
        .p_0_in(p_0_in),
        .sum_addr_1_reg_1953(sum_addr_1_reg_1953),
        .\tmp_s_reg_1732_reg[4] (\tmp_s_reg_1732_reg[4] ),
        .\x_mid2_reg_1931_reg[1]_rep (\x_mid2_reg_1931_reg[1]_rep ),
        .\x_mid2_reg_1931_reg[2]_rep (\x_mid2_reg_1931_reg[2]_rep ),
        .\x_mid2_reg_1931_reg[3]_rep (\x_mid2_reg_1931_reg[3]_rep ));
endmodule

(* ORIG_REF_NAME = "hog_image_buffer0_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_24
   (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] ,
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ,
    ap_clk,
    Q,
    \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ,
    image_buffer1_11_address0,
    \x_mid2_reg_1931_reg[1]_rep ,
    \x_mid2_reg_1931_reg[2]_rep ,
    \x_mid2_reg_1931_reg[3]_rep ,
    sum_addr_1_reg_1953,
    \tmp_s_reg_1732_reg[4] ,
    p_0_in,
    E,
    \ap_CS_fsm_reg[7] );
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] ;
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ;
  input ap_clk;
  input [7:0]Q;
  input \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ;
  input [5:0]image_buffer1_11_address0;
  input \x_mid2_reg_1931_reg[1]_rep ;
  input \x_mid2_reg_1931_reg[2]_rep ;
  input \x_mid2_reg_1931_reg[3]_rep ;
  input sum_addr_1_reg_1953;
  input \tmp_s_reg_1732_reg[4] ;
  input p_0_in;
  input [0:0]E;
  input [0:0]\ap_CS_fsm_reg[7] ;

  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] ;
  wire \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ;
  wire [5:0]image_buffer1_11_address0;
  wire p_0_in;
  wire sum_addr_1_reg_1953;
  wire \tmp_s_reg_1732_reg[4] ;
  wire \x_mid2_reg_1931_reg[1]_rep ;
  wire \x_mid2_reg_1931_reg[2]_rep ;
  wire \x_mid2_reg_1931_reg[3]_rep ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_57 hog_image_buffer0_1_ram_U
       (.E(E),
        .Q(Q),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm_reg[7] ),
        .ap_clk(ap_clk),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] ),
        .\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 (\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ),
        .image_buffer1_11_address0(image_buffer1_11_address0),
        .p_0_in(p_0_in),
        .sum_addr_1_reg_1953(sum_addr_1_reg_1953),
        .\tmp_s_reg_1732_reg[4] (\tmp_s_reg_1732_reg[4] ),
        .\x_mid2_reg_1931_reg[1]_rep (\x_mid2_reg_1931_reg[1]_rep ),
        .\x_mid2_reg_1931_reg[2]_rep (\x_mid2_reg_1931_reg[2]_rep ),
        .\x_mid2_reg_1931_reg[3]_rep (\x_mid2_reg_1931_reg[3]_rep ));
endmodule

(* ORIG_REF_NAME = "hog_image_buffer0_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_25
   (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] ,
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ,
    ap_clk,
    Q,
    \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ,
    image_buffer1_12_address0,
    \x_mid2_reg_1931_reg[1]_rep ,
    \x_mid2_reg_1931_reg[2]_rep ,
    \x_mid2_reg_1931_reg[3]_rep ,
    sum_addr_1_reg_1953,
    \tmp_s_reg_1732_reg[4] ,
    p_0_in,
    E,
    \ap_CS_fsm_reg[7] );
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] ;
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ;
  input ap_clk;
  input [7:0]Q;
  input \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ;
  input [5:0]image_buffer1_12_address0;
  input \x_mid2_reg_1931_reg[1]_rep ;
  input \x_mid2_reg_1931_reg[2]_rep ;
  input \x_mid2_reg_1931_reg[3]_rep ;
  input sum_addr_1_reg_1953;
  input \tmp_s_reg_1732_reg[4] ;
  input p_0_in;
  input [0:0]E;
  input [0:0]\ap_CS_fsm_reg[7] ;

  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] ;
  wire \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ;
  wire [5:0]image_buffer1_12_address0;
  wire p_0_in;
  wire sum_addr_1_reg_1953;
  wire \tmp_s_reg_1732_reg[4] ;
  wire \x_mid2_reg_1931_reg[1]_rep ;
  wire \x_mid2_reg_1931_reg[2]_rep ;
  wire \x_mid2_reg_1931_reg[3]_rep ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_56 hog_image_buffer0_1_ram_U
       (.E(E),
        .Q(Q),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm_reg[7] ),
        .ap_clk(ap_clk),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] ),
        .\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 (\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ),
        .image_buffer1_12_address0(image_buffer1_12_address0),
        .p_0_in(p_0_in),
        .sum_addr_1_reg_1953(sum_addr_1_reg_1953),
        .\tmp_s_reg_1732_reg[4] (\tmp_s_reg_1732_reg[4] ),
        .\x_mid2_reg_1931_reg[1]_rep (\x_mid2_reg_1931_reg[1]_rep ),
        .\x_mid2_reg_1931_reg[2]_rep (\x_mid2_reg_1931_reg[2]_rep ),
        .\x_mid2_reg_1931_reg[3]_rep (\x_mid2_reg_1931_reg[3]_rep ));
endmodule

(* ORIG_REF_NAME = "hog_image_buffer0_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_26
   (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] ,
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ,
    ap_clk,
    Q,
    \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ,
    image_buffer1_13_address0,
    \x_mid2_reg_1931_reg[1]_rep__0 ,
    \x_mid2_reg_1931_reg[2]_rep__0 ,
    \x_mid2_reg_1931_reg[3]_rep__0 ,
    sum_addr_1_reg_1953,
    \tmp_s_reg_1732_reg[4] ,
    p_0_in,
    E,
    \ap_CS_fsm_reg[7] );
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] ;
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ;
  input ap_clk;
  input [7:0]Q;
  input \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ;
  input [5:0]image_buffer1_13_address0;
  input \x_mid2_reg_1931_reg[1]_rep__0 ;
  input \x_mid2_reg_1931_reg[2]_rep__0 ;
  input \x_mid2_reg_1931_reg[3]_rep__0 ;
  input sum_addr_1_reg_1953;
  input \tmp_s_reg_1732_reg[4] ;
  input p_0_in;
  input [0:0]E;
  input [0:0]\ap_CS_fsm_reg[7] ;

  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] ;
  wire \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ;
  wire [5:0]image_buffer1_13_address0;
  wire p_0_in;
  wire sum_addr_1_reg_1953;
  wire \tmp_s_reg_1732_reg[4] ;
  wire \x_mid2_reg_1931_reg[1]_rep__0 ;
  wire \x_mid2_reg_1931_reg[2]_rep__0 ;
  wire \x_mid2_reg_1931_reg[3]_rep__0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_55 hog_image_buffer0_1_ram_U
       (.E(E),
        .Q(Q),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm_reg[7] ),
        .ap_clk(ap_clk),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] ),
        .\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 (\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ),
        .image_buffer1_13_address0(image_buffer1_13_address0),
        .p_0_in(p_0_in),
        .sum_addr_1_reg_1953(sum_addr_1_reg_1953),
        .\tmp_s_reg_1732_reg[4] (\tmp_s_reg_1732_reg[4] ),
        .\x_mid2_reg_1931_reg[1]_rep__0 (\x_mid2_reg_1931_reg[1]_rep__0 ),
        .\x_mid2_reg_1931_reg[2]_rep__0 (\x_mid2_reg_1931_reg[2]_rep__0 ),
        .\x_mid2_reg_1931_reg[3]_rep__0 (\x_mid2_reg_1931_reg[3]_rep__0 ));
endmodule

(* ORIG_REF_NAME = "hog_image_buffer0_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_27
   (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] ,
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ,
    ap_clk,
    Q,
    \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ,
    image_buffer1_14_address0,
    \x_mid2_reg_1931_reg[1]_rep ,
    \x_mid2_reg_1931_reg[2]_rep ,
    \x_mid2_reg_1931_reg[3]_rep ,
    sum_addr_1_reg_1953,
    \tmp_s_reg_1732_reg[4] ,
    p_0_in,
    E,
    \ap_CS_fsm_reg[7] );
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] ;
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ;
  input ap_clk;
  input [7:0]Q;
  input \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ;
  input [5:0]image_buffer1_14_address0;
  input \x_mid2_reg_1931_reg[1]_rep ;
  input \x_mid2_reg_1931_reg[2]_rep ;
  input \x_mid2_reg_1931_reg[3]_rep ;
  input sum_addr_1_reg_1953;
  input \tmp_s_reg_1732_reg[4] ;
  input p_0_in;
  input [0:0]E;
  input [0:0]\ap_CS_fsm_reg[7] ;

  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] ;
  wire \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ;
  wire [5:0]image_buffer1_14_address0;
  wire p_0_in;
  wire sum_addr_1_reg_1953;
  wire \tmp_s_reg_1732_reg[4] ;
  wire \x_mid2_reg_1931_reg[1]_rep ;
  wire \x_mid2_reg_1931_reg[2]_rep ;
  wire \x_mid2_reg_1931_reg[3]_rep ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_54 hog_image_buffer0_1_ram_U
       (.E(E),
        .Q(Q),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm_reg[7] ),
        .ap_clk(ap_clk),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] ),
        .\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 (\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ),
        .image_buffer1_14_address0(image_buffer1_14_address0),
        .p_0_in(p_0_in),
        .sum_addr_1_reg_1953(sum_addr_1_reg_1953),
        .\tmp_s_reg_1732_reg[4] (\tmp_s_reg_1732_reg[4] ),
        .\x_mid2_reg_1931_reg[1]_rep (\x_mid2_reg_1931_reg[1]_rep ),
        .\x_mid2_reg_1931_reg[2]_rep (\x_mid2_reg_1931_reg[2]_rep ),
        .\x_mid2_reg_1931_reg[3]_rep (\x_mid2_reg_1931_reg[3]_rep ));
endmodule

(* ORIG_REF_NAME = "hog_image_buffer0_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_28
   (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] ,
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ,
    ap_clk,
    Q,
    \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ,
    image_buffer1_15_address0,
    \x_mid2_reg_1931_reg[1]_rep__0 ,
    \x_mid2_reg_1931_reg[2]_rep__0 ,
    \x_mid2_reg_1931_reg[3]_rep__0 ,
    sum_addr_1_reg_1953,
    \tmp_s_reg_1732_reg[4] ,
    p_0_in,
    E,
    \ap_CS_fsm_reg[7] );
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] ;
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ;
  input ap_clk;
  input [7:0]Q;
  input \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ;
  input [5:0]image_buffer1_15_address0;
  input \x_mid2_reg_1931_reg[1]_rep__0 ;
  input \x_mid2_reg_1931_reg[2]_rep__0 ;
  input \x_mid2_reg_1931_reg[3]_rep__0 ;
  input sum_addr_1_reg_1953;
  input \tmp_s_reg_1732_reg[4] ;
  input p_0_in;
  input [0:0]E;
  input [0:0]\ap_CS_fsm_reg[7] ;

  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] ;
  wire \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ;
  wire [5:0]image_buffer1_15_address0;
  wire p_0_in;
  wire sum_addr_1_reg_1953;
  wire \tmp_s_reg_1732_reg[4] ;
  wire \x_mid2_reg_1931_reg[1]_rep__0 ;
  wire \x_mid2_reg_1931_reg[2]_rep__0 ;
  wire \x_mid2_reg_1931_reg[3]_rep__0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_53 hog_image_buffer0_1_ram_U
       (.E(E),
        .Q(Q),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm_reg[7] ),
        .ap_clk(ap_clk),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] ),
        .\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 (\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ),
        .image_buffer1_15_address0(image_buffer1_15_address0),
        .p_0_in(p_0_in),
        .sum_addr_1_reg_1953(sum_addr_1_reg_1953),
        .\tmp_s_reg_1732_reg[4] (\tmp_s_reg_1732_reg[4] ),
        .\x_mid2_reg_1931_reg[1]_rep__0 (\x_mid2_reg_1931_reg[1]_rep__0 ),
        .\x_mid2_reg_1931_reg[2]_rep__0 (\x_mid2_reg_1931_reg[2]_rep__0 ),
        .\x_mid2_reg_1931_reg[3]_rep__0 (\x_mid2_reg_1931_reg[3]_rep__0 ));
endmodule

(* ORIG_REF_NAME = "hog_image_buffer0_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_29
   (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7] ,
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ,
    ap_clk,
    Q,
    \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[2]__0 ,
    image_buffer1_16_address0,
    \x_mid2_reg_1931_reg[3] ,
    sum_addr_1_reg_1953,
    \tmp_s_reg_1732_reg[4] ,
    p_0_in,
    E,
    \ap_CS_fsm_reg[7] );
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7] ;
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ;
  input ap_clk;
  input [7:0]Q;
  input \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[2]__0 ;
  input [5:0]image_buffer1_16_address0;
  input [2:0]\x_mid2_reg_1931_reg[3] ;
  input sum_addr_1_reg_1953;
  input \tmp_s_reg_1732_reg[4] ;
  input p_0_in;
  input [0:0]E;
  input [0:0]\ap_CS_fsm_reg[7] ;

  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7] ;
  wire \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[2]__0 ;
  wire [5:0]image_buffer1_16_address0;
  wire p_0_in;
  wire sum_addr_1_reg_1953;
  wire \tmp_s_reg_1732_reg[4] ;
  wire [2:0]\x_mid2_reg_1931_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_52 hog_image_buffer0_1_ram_U
       (.E(E),
        .Q(Q),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm_reg[7] ),
        .ap_clk(ap_clk),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7] (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7] ),
        .\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[2]__0 (\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[2]__0 ),
        .image_buffer1_16_address0(image_buffer1_16_address0),
        .p_0_in(p_0_in),
        .sum_addr_1_reg_1953(sum_addr_1_reg_1953),
        .\tmp_s_reg_1732_reg[4] (\tmp_s_reg_1732_reg[4] ),
        .\x_mid2_reg_1931_reg[3] (\x_mid2_reg_1931_reg[3] ));
endmodule

(* ORIG_REF_NAME = "hog_image_buffer0_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_31
   (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7] ,
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ,
    ap_clk,
    Q,
    \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ,
    image_buffer1_1_address0,
    \x_mid2_reg_1931_reg[3] ,
    sum_addr_1_reg_1953,
    \tmp_s_reg_1732_reg[4] ,
    \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0_0 ,
    E,
    \ap_CS_fsm_reg[7] );
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7] ;
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ;
  input ap_clk;
  input [7:0]Q;
  input \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ;
  input [5:0]image_buffer1_1_address0;
  input [2:0]\x_mid2_reg_1931_reg[3] ;
  input sum_addr_1_reg_1953;
  input \tmp_s_reg_1732_reg[4] ;
  input \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0_0 ;
  input [0:0]E;
  input [0:0]\ap_CS_fsm_reg[7] ;

  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7] ;
  wire \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ;
  wire \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0_0 ;
  wire [5:0]image_buffer1_1_address0;
  wire sum_addr_1_reg_1953;
  wire \tmp_s_reg_1732_reg[4] ;
  wire [2:0]\x_mid2_reg_1931_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_51 hog_image_buffer0_1_ram_U
       (.E(E),
        .Q(Q),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm_reg[7] ),
        .ap_clk(ap_clk),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7] (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7] ),
        .\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 (\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ),
        .\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0_0 (\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0_0 ),
        .image_buffer1_1_address0(image_buffer1_1_address0),
        .sum_addr_1_reg_1953(sum_addr_1_reg_1953),
        .\tmp_s_reg_1732_reg[4] (\tmp_s_reg_1732_reg[4] ),
        .\x_mid2_reg_1931_reg[3] (\x_mid2_reg_1931_reg[3] ));
endmodule

(* ORIG_REF_NAME = "hog_image_buffer0_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_32
   (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] ,
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ,
    ap_clk,
    Q,
    \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ,
    image_buffer1_2_address0,
    \x_mid2_reg_1931_reg[3] ,
    sum_addr_1_reg_1953,
    \tmp_s_reg_1732_reg[4] ,
    p_0_in,
    E,
    \ap_CS_fsm_reg[7] );
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] ;
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ;
  input ap_clk;
  input [7:0]Q;
  input \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ;
  input [5:0]image_buffer1_2_address0;
  input [2:0]\x_mid2_reg_1931_reg[3] ;
  input sum_addr_1_reg_1953;
  input \tmp_s_reg_1732_reg[4] ;
  input p_0_in;
  input [0:0]E;
  input [0:0]\ap_CS_fsm_reg[7] ;

  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] ;
  wire \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ;
  wire [5:0]image_buffer1_2_address0;
  wire p_0_in;
  wire sum_addr_1_reg_1953;
  wire \tmp_s_reg_1732_reg[4] ;
  wire [2:0]\x_mid2_reg_1931_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_50 hog_image_buffer0_1_ram_U
       (.E(E),
        .Q(Q),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm_reg[7] ),
        .ap_clk(ap_clk),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] ),
        .\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 (\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ),
        .image_buffer1_2_address0(image_buffer1_2_address0),
        .p_0_in(p_0_in),
        .sum_addr_1_reg_1953(sum_addr_1_reg_1953),
        .\tmp_s_reg_1732_reg[4] (\tmp_s_reg_1732_reg[4] ),
        .\x_mid2_reg_1931_reg[3] (\x_mid2_reg_1931_reg[3] ));
endmodule

(* ORIG_REF_NAME = "hog_image_buffer0_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_33
   (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] ,
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ,
    ap_clk,
    Q,
    \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ,
    image_buffer1_3_address0,
    \x_mid2_reg_1931_reg[1]_rep__0 ,
    \x_mid2_reg_1931_reg[2]_rep__0 ,
    \x_mid2_reg_1931_reg[3]_rep__0 ,
    sum_addr_1_reg_1953,
    \tmp_s_reg_1732_reg[4] ,
    p_0_in,
    E,
    \ap_CS_fsm_reg[7] );
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] ;
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ;
  input ap_clk;
  input [7:0]Q;
  input \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ;
  input [5:0]image_buffer1_3_address0;
  input \x_mid2_reg_1931_reg[1]_rep__0 ;
  input \x_mid2_reg_1931_reg[2]_rep__0 ;
  input \x_mid2_reg_1931_reg[3]_rep__0 ;
  input sum_addr_1_reg_1953;
  input \tmp_s_reg_1732_reg[4] ;
  input p_0_in;
  input [0:0]E;
  input [0:0]\ap_CS_fsm_reg[7] ;

  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] ;
  wire \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ;
  wire [5:0]image_buffer1_3_address0;
  wire p_0_in;
  wire sum_addr_1_reg_1953;
  wire \tmp_s_reg_1732_reg[4] ;
  wire \x_mid2_reg_1931_reg[1]_rep__0 ;
  wire \x_mid2_reg_1931_reg[2]_rep__0 ;
  wire \x_mid2_reg_1931_reg[3]_rep__0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_49 hog_image_buffer0_1_ram_U
       (.E(E),
        .Q(Q),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm_reg[7] ),
        .ap_clk(ap_clk),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] ),
        .\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 (\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ),
        .image_buffer1_3_address0(image_buffer1_3_address0),
        .p_0_in(p_0_in),
        .sum_addr_1_reg_1953(sum_addr_1_reg_1953),
        .\tmp_s_reg_1732_reg[4] (\tmp_s_reg_1732_reg[4] ),
        .\x_mid2_reg_1931_reg[1]_rep__0 (\x_mid2_reg_1931_reg[1]_rep__0 ),
        .\x_mid2_reg_1931_reg[2]_rep__0 (\x_mid2_reg_1931_reg[2]_rep__0 ),
        .\x_mid2_reg_1931_reg[3]_rep__0 (\x_mid2_reg_1931_reg[3]_rep__0 ));
endmodule

(* ORIG_REF_NAME = "hog_image_buffer0_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_34
   (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] ,
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ,
    ap_clk,
    Q,
    \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ,
    image_buffer1_4_address0,
    \x_mid2_reg_1931_reg[3] ,
    sum_addr_1_reg_1953,
    \tmp_s_reg_1732_reg[4] ,
    p_0_in,
    E,
    \ap_CS_fsm_reg[7] );
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] ;
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ;
  input ap_clk;
  input [7:0]Q;
  input \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ;
  input [5:0]image_buffer1_4_address0;
  input [2:0]\x_mid2_reg_1931_reg[3] ;
  input sum_addr_1_reg_1953;
  input \tmp_s_reg_1732_reg[4] ;
  input p_0_in;
  input [0:0]E;
  input [0:0]\ap_CS_fsm_reg[7] ;

  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] ;
  wire \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ;
  wire [5:0]image_buffer1_4_address0;
  wire p_0_in;
  wire sum_addr_1_reg_1953;
  wire \tmp_s_reg_1732_reg[4] ;
  wire [2:0]\x_mid2_reg_1931_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_48 hog_image_buffer0_1_ram_U
       (.E(E),
        .Q(Q),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm_reg[7] ),
        .ap_clk(ap_clk),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] ),
        .\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 (\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ),
        .image_buffer1_4_address0(image_buffer1_4_address0),
        .p_0_in(p_0_in),
        .sum_addr_1_reg_1953(sum_addr_1_reg_1953),
        .\tmp_s_reg_1732_reg[4] (\tmp_s_reg_1732_reg[4] ),
        .\x_mid2_reg_1931_reg[3] (\x_mid2_reg_1931_reg[3] ));
endmodule

(* ORIG_REF_NAME = "hog_image_buffer0_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_35
   (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] ,
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ,
    ap_clk,
    Q,
    \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ,
    image_buffer1_5_address0,
    \x_mid2_reg_1931_reg[1]_rep__0 ,
    \x_mid2_reg_1931_reg[2]_rep__0 ,
    \x_mid2_reg_1931_reg[3]_rep__0 ,
    sum_addr_1_reg_1953,
    \tmp_s_reg_1732_reg[4] ,
    p_0_in,
    E,
    \ap_CS_fsm_reg[7] );
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] ;
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ;
  input ap_clk;
  input [7:0]Q;
  input \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ;
  input [5:0]image_buffer1_5_address0;
  input \x_mid2_reg_1931_reg[1]_rep__0 ;
  input \x_mid2_reg_1931_reg[2]_rep__0 ;
  input \x_mid2_reg_1931_reg[3]_rep__0 ;
  input sum_addr_1_reg_1953;
  input \tmp_s_reg_1732_reg[4] ;
  input p_0_in;
  input [0:0]E;
  input [0:0]\ap_CS_fsm_reg[7] ;

  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] ;
  wire \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ;
  wire [5:0]image_buffer1_5_address0;
  wire p_0_in;
  wire sum_addr_1_reg_1953;
  wire \tmp_s_reg_1732_reg[4] ;
  wire \x_mid2_reg_1931_reg[1]_rep__0 ;
  wire \x_mid2_reg_1931_reg[2]_rep__0 ;
  wire \x_mid2_reg_1931_reg[3]_rep__0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_47 hog_image_buffer0_1_ram_U
       (.E(E),
        .Q(Q),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm_reg[7] ),
        .ap_clk(ap_clk),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] ),
        .\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 (\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ),
        .image_buffer1_5_address0(image_buffer1_5_address0),
        .p_0_in(p_0_in),
        .sum_addr_1_reg_1953(sum_addr_1_reg_1953),
        .\tmp_s_reg_1732_reg[4] (\tmp_s_reg_1732_reg[4] ),
        .\x_mid2_reg_1931_reg[1]_rep__0 (\x_mid2_reg_1931_reg[1]_rep__0 ),
        .\x_mid2_reg_1931_reg[2]_rep__0 (\x_mid2_reg_1931_reg[2]_rep__0 ),
        .\x_mid2_reg_1931_reg[3]_rep__0 (\x_mid2_reg_1931_reg[3]_rep__0 ));
endmodule

(* ORIG_REF_NAME = "hog_image_buffer0_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_36
   (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] ,
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ,
    ap_clk,
    Q,
    \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ,
    image_buffer1_6_address0,
    \x_mid2_reg_1931_reg[3] ,
    sum_addr_1_reg_1953,
    \tmp_s_reg_1732_reg[4] ,
    p_0_in,
    E,
    \ap_CS_fsm_reg[7] );
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] ;
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ;
  input ap_clk;
  input [7:0]Q;
  input \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ;
  input [5:0]image_buffer1_6_address0;
  input [2:0]\x_mid2_reg_1931_reg[3] ;
  input sum_addr_1_reg_1953;
  input \tmp_s_reg_1732_reg[4] ;
  input p_0_in;
  input [0:0]E;
  input [0:0]\ap_CS_fsm_reg[7] ;

  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] ;
  wire \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ;
  wire [5:0]image_buffer1_6_address0;
  wire p_0_in;
  wire sum_addr_1_reg_1953;
  wire \tmp_s_reg_1732_reg[4] ;
  wire [2:0]\x_mid2_reg_1931_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_46 hog_image_buffer0_1_ram_U
       (.E(E),
        .Q(Q),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm_reg[7] ),
        .ap_clk(ap_clk),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] ),
        .\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 (\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ),
        .image_buffer1_6_address0(image_buffer1_6_address0),
        .p_0_in(p_0_in),
        .sum_addr_1_reg_1953(sum_addr_1_reg_1953),
        .\tmp_s_reg_1732_reg[4] (\tmp_s_reg_1732_reg[4] ),
        .\x_mid2_reg_1931_reg[3] (\x_mid2_reg_1931_reg[3] ));
endmodule

(* ORIG_REF_NAME = "hog_image_buffer0_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_37
   (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] ,
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ,
    ap_clk,
    Q,
    \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ,
    image_buffer1_7_address0,
    \x_mid2_reg_1931_reg[1]_rep ,
    \x_mid2_reg_1931_reg[2]_rep ,
    \x_mid2_reg_1931_reg[3]_rep ,
    sum_addr_1_reg_1953,
    \tmp_s_reg_1732_reg[4] ,
    \x_mid2_reg_1931_reg[2]_rep__0 ,
    \x_mid2_reg_1931_reg[1]_rep__0 ,
    \x_mid2_reg_1931_reg[3]_rep__0 ,
    p_0_in,
    E,
    \ap_CS_fsm_reg[7] );
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] ;
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ;
  input ap_clk;
  input [7:0]Q;
  input \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ;
  input [5:0]image_buffer1_7_address0;
  input \x_mid2_reg_1931_reg[1]_rep ;
  input \x_mid2_reg_1931_reg[2]_rep ;
  input \x_mid2_reg_1931_reg[3]_rep ;
  input sum_addr_1_reg_1953;
  input \tmp_s_reg_1732_reg[4] ;
  input \x_mid2_reg_1931_reg[2]_rep__0 ;
  input \x_mid2_reg_1931_reg[1]_rep__0 ;
  input \x_mid2_reg_1931_reg[3]_rep__0 ;
  input p_0_in;
  input [0:0]E;
  input [0:0]\ap_CS_fsm_reg[7] ;

  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] ;
  wire \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ;
  wire [5:0]image_buffer1_7_address0;
  wire p_0_in;
  wire sum_addr_1_reg_1953;
  wire \tmp_s_reg_1732_reg[4] ;
  wire \x_mid2_reg_1931_reg[1]_rep ;
  wire \x_mid2_reg_1931_reg[1]_rep__0 ;
  wire \x_mid2_reg_1931_reg[2]_rep ;
  wire \x_mid2_reg_1931_reg[2]_rep__0 ;
  wire \x_mid2_reg_1931_reg[3]_rep ;
  wire \x_mid2_reg_1931_reg[3]_rep__0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_45 hog_image_buffer0_1_ram_U
       (.E(E),
        .Q(Q),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm_reg[7] ),
        .ap_clk(ap_clk),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] ),
        .\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 (\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ),
        .image_buffer1_7_address0(image_buffer1_7_address0),
        .p_0_in(p_0_in),
        .sum_addr_1_reg_1953(sum_addr_1_reg_1953),
        .\tmp_s_reg_1732_reg[4] (\tmp_s_reg_1732_reg[4] ),
        .\x_mid2_reg_1931_reg[1]_rep (\x_mid2_reg_1931_reg[1]_rep ),
        .\x_mid2_reg_1931_reg[1]_rep__0 (\x_mid2_reg_1931_reg[1]_rep__0 ),
        .\x_mid2_reg_1931_reg[2]_rep (\x_mid2_reg_1931_reg[2]_rep ),
        .\x_mid2_reg_1931_reg[2]_rep__0 (\x_mid2_reg_1931_reg[2]_rep__0 ),
        .\x_mid2_reg_1931_reg[3]_rep (\x_mid2_reg_1931_reg[3]_rep ),
        .\x_mid2_reg_1931_reg[3]_rep__0 (\x_mid2_reg_1931_reg[3]_rep__0 ));
endmodule

(* ORIG_REF_NAME = "hog_image_buffer0_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_38
   (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] ,
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ,
    ap_clk,
    Q,
    \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ,
    image_buffer1_8_address0,
    \x_mid2_reg_1931_reg[3] ,
    sum_addr_1_reg_1953,
    \tmp_s_reg_1732_reg[4] ,
    \x_mid2_reg_1931_reg[1]_rep ,
    \x_mid2_reg_1931_reg[2]_rep ,
    \x_mid2_reg_1931_reg[3]_rep ,
    p_0_in,
    E,
    \ap_CS_fsm_reg[7] );
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] ;
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ;
  input ap_clk;
  input [7:0]Q;
  input \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ;
  input [5:0]image_buffer1_8_address0;
  input [2:0]\x_mid2_reg_1931_reg[3] ;
  input sum_addr_1_reg_1953;
  input \tmp_s_reg_1732_reg[4] ;
  input \x_mid2_reg_1931_reg[1]_rep ;
  input \x_mid2_reg_1931_reg[2]_rep ;
  input \x_mid2_reg_1931_reg[3]_rep ;
  input p_0_in;
  input [0:0]E;
  input [0:0]\ap_CS_fsm_reg[7] ;

  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] ;
  wire \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ;
  wire [5:0]image_buffer1_8_address0;
  wire p_0_in;
  wire sum_addr_1_reg_1953;
  wire \tmp_s_reg_1732_reg[4] ;
  wire \x_mid2_reg_1931_reg[1]_rep ;
  wire \x_mid2_reg_1931_reg[2]_rep ;
  wire [2:0]\x_mid2_reg_1931_reg[3] ;
  wire \x_mid2_reg_1931_reg[3]_rep ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_44 hog_image_buffer0_1_ram_U
       (.E(E),
        .Q(Q),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm_reg[7] ),
        .ap_clk(ap_clk),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] ),
        .\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 (\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ),
        .image_buffer1_8_address0(image_buffer1_8_address0),
        .p_0_in(p_0_in),
        .sum_addr_1_reg_1953(sum_addr_1_reg_1953),
        .\tmp_s_reg_1732_reg[4] (\tmp_s_reg_1732_reg[4] ),
        .\x_mid2_reg_1931_reg[1]_rep (\x_mid2_reg_1931_reg[1]_rep ),
        .\x_mid2_reg_1931_reg[2]_rep (\x_mid2_reg_1931_reg[2]_rep ),
        .\x_mid2_reg_1931_reg[3] (\x_mid2_reg_1931_reg[3] ),
        .\x_mid2_reg_1931_reg[3]_rep (\x_mid2_reg_1931_reg[3]_rep ));
endmodule

(* ORIG_REF_NAME = "hog_image_buffer0_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_39
   (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] ,
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ,
    ap_clk,
    Q,
    \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ,
    image_buffer1_9_address0,
    \x_mid2_reg_1931_reg[1]_rep__0 ,
    \x_mid2_reg_1931_reg[2]_rep__0 ,
    \x_mid2_reg_1931_reg[3]_rep__0 ,
    sum_addr_1_reg_1953,
    \tmp_s_reg_1732_reg[4] ,
    \x_mid2_reg_1931_reg[3] ,
    p_0_in,
    E,
    \ap_CS_fsm_reg[7] );
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] ;
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ;
  input ap_clk;
  input [7:0]Q;
  input \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ;
  input [5:0]image_buffer1_9_address0;
  input \x_mid2_reg_1931_reg[1]_rep__0 ;
  input \x_mid2_reg_1931_reg[2]_rep__0 ;
  input \x_mid2_reg_1931_reg[3]_rep__0 ;
  input sum_addr_1_reg_1953;
  input \tmp_s_reg_1732_reg[4] ;
  input [1:0]\x_mid2_reg_1931_reg[3] ;
  input p_0_in;
  input [0:0]E;
  input [0:0]\ap_CS_fsm_reg[7] ;

  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] ;
  wire \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ;
  wire [5:0]image_buffer1_9_address0;
  wire p_0_in;
  wire sum_addr_1_reg_1953;
  wire \tmp_s_reg_1732_reg[4] ;
  wire \x_mid2_reg_1931_reg[1]_rep__0 ;
  wire \x_mid2_reg_1931_reg[2]_rep__0 ;
  wire [1:0]\x_mid2_reg_1931_reg[3] ;
  wire \x_mid2_reg_1931_reg[3]_rep__0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram hog_image_buffer0_1_ram_U
       (.E(E),
        .Q(Q),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm_reg[7] ),
        .ap_clk(ap_clk),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] ),
        .\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 (\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ),
        .image_buffer1_9_address0(image_buffer1_9_address0),
        .p_0_in(p_0_in),
        .sum_addr_1_reg_1953(sum_addr_1_reg_1953),
        .\tmp_s_reg_1732_reg[4] (\tmp_s_reg_1732_reg[4] ),
        .\x_mid2_reg_1931_reg[1]_rep__0 (\x_mid2_reg_1931_reg[1]_rep__0 ),
        .\x_mid2_reg_1931_reg[2]_rep__0 (\x_mid2_reg_1931_reg[2]_rep__0 ),
        .\x_mid2_reg_1931_reg[3] (\x_mid2_reg_1931_reg[3] ),
        .\x_mid2_reg_1931_reg[3]_rep__0 (\x_mid2_reg_1931_reg[3]_rep__0 ));
endmodule

(* ORIG_REF_NAME = "hog_image_buffer0_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_6
   (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] ,
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ,
    ap_clk,
    Q,
    \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ,
    image_buffer0_11_address0,
    \x_mid2_reg_1931_reg[1]_rep ,
    \x_mid2_reg_1931_reg[2]_rep ,
    \x_mid2_reg_1931_reg[3]_rep ,
    sum_addr_2_reg_1953,
    \tmp_40_reg_1655_reg[4] ,
    p_0_in,
    E,
    \ap_CS_fsm_reg[7] );
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] ;
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ;
  input ap_clk;
  input [7:0]Q;
  input \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ;
  input [5:0]image_buffer0_11_address0;
  input \x_mid2_reg_1931_reg[1]_rep ;
  input \x_mid2_reg_1931_reg[2]_rep ;
  input \x_mid2_reg_1931_reg[3]_rep ;
  input sum_addr_2_reg_1953;
  input \tmp_40_reg_1655_reg[4] ;
  input p_0_in;
  input [0:0]E;
  input [0:0]\ap_CS_fsm_reg[7] ;

  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] ;
  wire \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ;
  wire [5:0]image_buffer0_11_address0;
  wire p_0_in;
  wire sum_addr_2_reg_1953;
  wire \tmp_40_reg_1655_reg[4] ;
  wire \x_mid2_reg_1931_reg[1]_rep ;
  wire \x_mid2_reg_1931_reg[2]_rep ;
  wire \x_mid2_reg_1931_reg[3]_rep ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_75 hog_image_buffer0_1_ram_U
       (.E(E),
        .Q(Q),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm_reg[7] ),
        .ap_clk(ap_clk),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] ),
        .\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 (\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ),
        .image_buffer0_11_address0(image_buffer0_11_address0),
        .p_0_in(p_0_in),
        .sum_addr_2_reg_1953(sum_addr_2_reg_1953),
        .\tmp_40_reg_1655_reg[4] (\tmp_40_reg_1655_reg[4] ),
        .\x_mid2_reg_1931_reg[1]_rep (\x_mid2_reg_1931_reg[1]_rep ),
        .\x_mid2_reg_1931_reg[2]_rep (\x_mid2_reg_1931_reg[2]_rep ),
        .\x_mid2_reg_1931_reg[3]_rep (\x_mid2_reg_1931_reg[3]_rep ));
endmodule

(* ORIG_REF_NAME = "hog_image_buffer0_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_7
   (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] ,
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ,
    ap_clk,
    Q,
    \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ,
    image_buffer0_12_address0,
    \x_mid2_reg_1931_reg[1]_rep ,
    \x_mid2_reg_1931_reg[2]_rep ,
    \x_mid2_reg_1931_reg[3]_rep ,
    sum_addr_2_reg_1953,
    \tmp_40_reg_1655_reg[4] ,
    p_0_in,
    E,
    \ap_CS_fsm_reg[7] );
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] ;
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ;
  input ap_clk;
  input [7:0]Q;
  input \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ;
  input [5:0]image_buffer0_12_address0;
  input \x_mid2_reg_1931_reg[1]_rep ;
  input \x_mid2_reg_1931_reg[2]_rep ;
  input \x_mid2_reg_1931_reg[3]_rep ;
  input sum_addr_2_reg_1953;
  input \tmp_40_reg_1655_reg[4] ;
  input p_0_in;
  input [0:0]E;
  input [0:0]\ap_CS_fsm_reg[7] ;

  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] ;
  wire \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ;
  wire [5:0]image_buffer0_12_address0;
  wire p_0_in;
  wire sum_addr_2_reg_1953;
  wire \tmp_40_reg_1655_reg[4] ;
  wire \x_mid2_reg_1931_reg[1]_rep ;
  wire \x_mid2_reg_1931_reg[2]_rep ;
  wire \x_mid2_reg_1931_reg[3]_rep ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_74 hog_image_buffer0_1_ram_U
       (.E(E),
        .Q(Q),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm_reg[7] ),
        .ap_clk(ap_clk),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] ),
        .\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 (\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ),
        .image_buffer0_12_address0(image_buffer0_12_address0),
        .p_0_in(p_0_in),
        .sum_addr_2_reg_1953(sum_addr_2_reg_1953),
        .\tmp_40_reg_1655_reg[4] (\tmp_40_reg_1655_reg[4] ),
        .\x_mid2_reg_1931_reg[1]_rep (\x_mid2_reg_1931_reg[1]_rep ),
        .\x_mid2_reg_1931_reg[2]_rep (\x_mid2_reg_1931_reg[2]_rep ),
        .\x_mid2_reg_1931_reg[3]_rep (\x_mid2_reg_1931_reg[3]_rep ));
endmodule

(* ORIG_REF_NAME = "hog_image_buffer0_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_8
   (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] ,
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ,
    ap_clk,
    Q,
    \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ,
    image_buffer0_13_address0,
    \x_mid2_reg_1931_reg[1]_rep__0 ,
    \x_mid2_reg_1931_reg[2]_rep__0 ,
    \x_mid2_reg_1931_reg[3]_rep__0 ,
    sum_addr_2_reg_1953,
    \tmp_40_reg_1655_reg[4] ,
    p_0_in,
    E,
    \ap_CS_fsm_reg[7] );
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] ;
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ;
  input ap_clk;
  input [7:0]Q;
  input \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ;
  input [5:0]image_buffer0_13_address0;
  input \x_mid2_reg_1931_reg[1]_rep__0 ;
  input \x_mid2_reg_1931_reg[2]_rep__0 ;
  input \x_mid2_reg_1931_reg[3]_rep__0 ;
  input sum_addr_2_reg_1953;
  input \tmp_40_reg_1655_reg[4] ;
  input p_0_in;
  input [0:0]E;
  input [0:0]\ap_CS_fsm_reg[7] ;

  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] ;
  wire \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ;
  wire [5:0]image_buffer0_13_address0;
  wire p_0_in;
  wire sum_addr_2_reg_1953;
  wire \tmp_40_reg_1655_reg[4] ;
  wire \x_mid2_reg_1931_reg[1]_rep__0 ;
  wire \x_mid2_reg_1931_reg[2]_rep__0 ;
  wire \x_mid2_reg_1931_reg[3]_rep__0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_73 hog_image_buffer0_1_ram_U
       (.E(E),
        .Q(Q),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm_reg[7] ),
        .ap_clk(ap_clk),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] ),
        .\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 (\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ),
        .image_buffer0_13_address0(image_buffer0_13_address0),
        .p_0_in(p_0_in),
        .sum_addr_2_reg_1953(sum_addr_2_reg_1953),
        .\tmp_40_reg_1655_reg[4] (\tmp_40_reg_1655_reg[4] ),
        .\x_mid2_reg_1931_reg[1]_rep__0 (\x_mid2_reg_1931_reg[1]_rep__0 ),
        .\x_mid2_reg_1931_reg[2]_rep__0 (\x_mid2_reg_1931_reg[2]_rep__0 ),
        .\x_mid2_reg_1931_reg[3]_rep__0 (\x_mid2_reg_1931_reg[3]_rep__0 ));
endmodule

(* ORIG_REF_NAME = "hog_image_buffer0_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_9
   (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] ,
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ,
    ap_clk,
    Q,
    \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ,
    image_buffer0_14_address0,
    \x_mid2_reg_1931_reg[1]_rep ,
    \x_mid2_reg_1931_reg[2]_rep ,
    \x_mid2_reg_1931_reg[3]_rep ,
    sum_addr_2_reg_1953,
    \tmp_40_reg_1655_reg[4] ,
    p_0_in,
    E,
    \ap_CS_fsm_reg[7] );
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] ;
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ;
  input ap_clk;
  input [7:0]Q;
  input \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ;
  input [5:0]image_buffer0_14_address0;
  input \x_mid2_reg_1931_reg[1]_rep ;
  input \x_mid2_reg_1931_reg[2]_rep ;
  input \x_mid2_reg_1931_reg[3]_rep ;
  input sum_addr_2_reg_1953;
  input \tmp_40_reg_1655_reg[4] ;
  input p_0_in;
  input [0:0]E;
  input [0:0]\ap_CS_fsm_reg[7] ;

  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] ;
  wire \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ;
  wire [5:0]image_buffer0_14_address0;
  wire p_0_in;
  wire sum_addr_2_reg_1953;
  wire \tmp_40_reg_1655_reg[4] ;
  wire \x_mid2_reg_1931_reg[1]_rep ;
  wire \x_mid2_reg_1931_reg[2]_rep ;
  wire \x_mid2_reg_1931_reg[3]_rep ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_72 hog_image_buffer0_1_ram_U
       (.E(E),
        .Q(Q),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm_reg[7] ),
        .ap_clk(ap_clk),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ),
        .\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] ),
        .\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 (\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ),
        .image_buffer0_14_address0(image_buffer0_14_address0),
        .p_0_in(p_0_in),
        .sum_addr_2_reg_1953(sum_addr_2_reg_1953),
        .\tmp_40_reg_1655_reg[4] (\tmp_40_reg_1655_reg[4] ),
        .\x_mid2_reg_1931_reg[1]_rep (\x_mid2_reg_1931_reg[1]_rep ),
        .\x_mid2_reg_1931_reg[2]_rep (\x_mid2_reg_1931_reg[2]_rep ),
        .\x_mid2_reg_1931_reg[3]_rep (\x_mid2_reg_1931_reg[3]_rep ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram
   (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] ,
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ,
    ap_clk,
    Q,
    \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ,
    image_buffer1_9_address0,
    \x_mid2_reg_1931_reg[1]_rep__0 ,
    \x_mid2_reg_1931_reg[2]_rep__0 ,
    \x_mid2_reg_1931_reg[3]_rep__0 ,
    sum_addr_1_reg_1953,
    \tmp_s_reg_1732_reg[4] ,
    \x_mid2_reg_1931_reg[3] ,
    p_0_in,
    E,
    \ap_CS_fsm_reg[7] );
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] ;
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ;
  input ap_clk;
  input [7:0]Q;
  input \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ;
  input [5:0]image_buffer1_9_address0;
  input \x_mid2_reg_1931_reg[1]_rep__0 ;
  input \x_mid2_reg_1931_reg[2]_rep__0 ;
  input \x_mid2_reg_1931_reg[3]_rep__0 ;
  input sum_addr_1_reg_1953;
  input \tmp_s_reg_1732_reg[4] ;
  input [1:0]\x_mid2_reg_1931_reg[3] ;
  input p_0_in;
  input [0:0]E;
  input [0:0]\ap_CS_fsm_reg[7] ;

  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] ;
  wire \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ;
  wire [5:0]image_buffer1_9_address0;
  wire p_0_in;
  wire \q0[0]_i_1__15_n_8 ;
  wire \q0[1]_i_1__15_n_8 ;
  wire \q0[2]_i_1__15_n_8 ;
  wire \q0[3]_i_1__15_n_8 ;
  wire \q0[4]_i_1__15_n_8 ;
  wire \q0[5]_i_1__15_n_8 ;
  wire \q0[6]_i_1__15_n_8 ;
  wire \q0[7]_i_2__15_n_8 ;
  wire ram_reg_0_15_0_0__0_n_8;
  wire ram_reg_0_15_0_0__0_n_9;
  wire ram_reg_0_15_0_0__1_n_8;
  wire ram_reg_0_15_0_0__1_n_9;
  wire ram_reg_0_15_0_0__2_n_8;
  wire ram_reg_0_15_0_0__2_n_9;
  wire ram_reg_0_15_0_0__3_n_8;
  wire ram_reg_0_15_0_0__3_n_9;
  wire ram_reg_0_15_0_0__4_n_8;
  wire ram_reg_0_15_0_0__4_n_9;
  wire ram_reg_0_15_0_0__5_n_8;
  wire ram_reg_0_15_0_0__5_n_9;
  wire ram_reg_0_15_0_0__6_n_8;
  wire ram_reg_0_15_0_0__6_n_9;
  wire ram_reg_0_15_0_0_n_8;
  wire ram_reg_0_15_0_0_n_9;
  wire ram_reg_0_31_0_0__0_n_8;
  wire ram_reg_0_31_0_0__0_n_9;
  wire ram_reg_0_31_0_0__1_n_8;
  wire ram_reg_0_31_0_0__1_n_9;
  wire ram_reg_0_31_0_0__2_n_8;
  wire ram_reg_0_31_0_0__2_n_9;
  wire ram_reg_0_31_0_0__3_n_8;
  wire ram_reg_0_31_0_0__3_n_9;
  wire ram_reg_0_31_0_0__4_n_8;
  wire ram_reg_0_31_0_0__4_n_9;
  wire ram_reg_0_31_0_0__5_n_8;
  wire ram_reg_0_31_0_0__5_n_9;
  wire ram_reg_0_31_0_0__6_n_8;
  wire ram_reg_0_31_0_0__6_n_9;
  wire ram_reg_0_31_0_0_n_8;
  wire ram_reg_0_31_0_0_n_9;
  wire sum_addr_1_reg_1953;
  wire \tmp_s_reg_1732_reg[4] ;
  wire \x_mid2_reg_1931_reg[1]_rep__0 ;
  wire \x_mid2_reg_1931_reg[2]_rep__0 ;
  wire [1:0]\x_mid2_reg_1931_reg[3] ;
  wire \x_mid2_reg_1931_reg[3]_rep__0 ;

  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[0]_i_1__15 
       (.I0(Q[0]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0_n_9),
        .I3(image_buffer1_9_address0[4]),
        .I4(image_buffer1_9_address0[5]),
        .I5(ram_reg_0_31_0_0_n_9),
        .O(\q0[0]_i_1__15_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[1]_i_1__15 
       (.I0(Q[1]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__0_n_9),
        .I3(image_buffer1_9_address0[4]),
        .I4(image_buffer1_9_address0[5]),
        .I5(ram_reg_0_31_0_0__0_n_9),
        .O(\q0[1]_i_1__15_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[2]_i_1__15 
       (.I0(Q[2]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__1_n_9),
        .I3(image_buffer1_9_address0[4]),
        .I4(image_buffer1_9_address0[5]),
        .I5(ram_reg_0_31_0_0__1_n_9),
        .O(\q0[2]_i_1__15_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[3]_i_1__15 
       (.I0(Q[3]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__2_n_9),
        .I3(image_buffer1_9_address0[4]),
        .I4(image_buffer1_9_address0[5]),
        .I5(ram_reg_0_31_0_0__2_n_9),
        .O(\q0[3]_i_1__15_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[4]_i_1__15 
       (.I0(Q[4]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__3_n_9),
        .I3(image_buffer1_9_address0[4]),
        .I4(image_buffer1_9_address0[5]),
        .I5(ram_reg_0_31_0_0__3_n_9),
        .O(\q0[4]_i_1__15_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[5]_i_1__15 
       (.I0(Q[5]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__4_n_9),
        .I3(image_buffer1_9_address0[4]),
        .I4(image_buffer1_9_address0[5]),
        .I5(ram_reg_0_31_0_0__4_n_9),
        .O(\q0[5]_i_1__15_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[6]_i_1__15 
       (.I0(Q[6]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__5_n_9),
        .I3(image_buffer1_9_address0[4]),
        .I4(image_buffer1_9_address0[5]),
        .I5(ram_reg_0_31_0_0__5_n_9),
        .O(\q0[6]_i_1__15_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[7]_i_2__15 
       (.I0(Q[7]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__6_n_9),
        .I3(image_buffer1_9_address0[4]),
        .I4(image_buffer1_9_address0[5]),
        .I5(ram_reg_0_31_0_0__6_n_9),
        .O(\q0[7]_i_2__15_n_8 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[0]_i_1__15_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] [0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[1]_i_1__15_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[2]_i_1__15_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[3]_i_1__15_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[4]_i_1__15_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[5]_i_1__15_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[6]_i_1__15_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[7]_i_2__15_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] [7]),
        .R(1'b0));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [0]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__0_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [1]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__1_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [2]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__2_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__3_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__4_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__5_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [6]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__6_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(image_buffer1_9_address0[0]),
        .A1(image_buffer1_9_address0[1]),
        .A2(image_buffer1_9_address0[2]),
        .A3(image_buffer1_9_address0[3]),
        .A4(1'b0),
        .D(Q[0]),
        .DPO(ram_reg_0_15_0_0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__0
       (.A0(image_buffer1_9_address0[0]),
        .A1(image_buffer1_9_address0[1]),
        .A2(image_buffer1_9_address0[2]),
        .A3(image_buffer1_9_address0[3]),
        .A4(1'b0),
        .D(Q[1]),
        .DPO(ram_reg_0_15_0_0__0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__0_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__1
       (.A0(image_buffer1_9_address0[0]),
        .A1(image_buffer1_9_address0[1]),
        .A2(image_buffer1_9_address0[2]),
        .A3(image_buffer1_9_address0[3]),
        .A4(1'b0),
        .D(Q[2]),
        .DPO(ram_reg_0_15_0_0__1_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__1_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__2
       (.A0(image_buffer1_9_address0[0]),
        .A1(image_buffer1_9_address0[1]),
        .A2(image_buffer1_9_address0[2]),
        .A3(image_buffer1_9_address0[3]),
        .A4(1'b0),
        .D(Q[3]),
        .DPO(ram_reg_0_15_0_0__2_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__2_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__3
       (.A0(image_buffer1_9_address0[0]),
        .A1(image_buffer1_9_address0[1]),
        .A2(image_buffer1_9_address0[2]),
        .A3(image_buffer1_9_address0[3]),
        .A4(1'b0),
        .D(Q[4]),
        .DPO(ram_reg_0_15_0_0__3_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__3_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__4
       (.A0(image_buffer1_9_address0[0]),
        .A1(image_buffer1_9_address0[1]),
        .A2(image_buffer1_9_address0[2]),
        .A3(image_buffer1_9_address0[3]),
        .A4(1'b0),
        .D(Q[5]),
        .DPO(ram_reg_0_15_0_0__4_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__4_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__5
       (.A0(image_buffer1_9_address0[0]),
        .A1(image_buffer1_9_address0[1]),
        .A2(image_buffer1_9_address0[2]),
        .A3(image_buffer1_9_address0[3]),
        .A4(1'b0),
        .D(Q[6]),
        .DPO(ram_reg_0_15_0_0__5_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__5_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__6
       (.A0(image_buffer1_9_address0[0]),
        .A1(image_buffer1_9_address0[1]),
        .A2(image_buffer1_9_address0[2]),
        .A3(image_buffer1_9_address0[3]),
        .A4(1'b0),
        .D(Q[7]),
        .DPO(ram_reg_0_15_0_0__6_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[3] [0]),
        .DPRA3(\x_mid2_reg_1931_reg[3] [1]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__6_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  RAM32X1D ram_reg_0_31_0_0
       (.A0(image_buffer1_9_address0[0]),
        .A1(image_buffer1_9_address0[1]),
        .A2(image_buffer1_9_address0[2]),
        .A3(image_buffer1_9_address0[3]),
        .A4(image_buffer1_9_address0[4]),
        .D(Q[0]),
        .DPO(ram_reg_0_31_0_0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__0
       (.A0(image_buffer1_9_address0[0]),
        .A1(image_buffer1_9_address0[1]),
        .A2(image_buffer1_9_address0[2]),
        .A3(image_buffer1_9_address0[3]),
        .A4(image_buffer1_9_address0[4]),
        .D(Q[1]),
        .DPO(ram_reg_0_31_0_0__0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__0_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__1
       (.A0(image_buffer1_9_address0[0]),
        .A1(image_buffer1_9_address0[1]),
        .A2(image_buffer1_9_address0[2]),
        .A3(image_buffer1_9_address0[3]),
        .A4(image_buffer1_9_address0[4]),
        .D(Q[2]),
        .DPO(ram_reg_0_31_0_0__1_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__1_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__2
       (.A0(image_buffer1_9_address0[0]),
        .A1(image_buffer1_9_address0[1]),
        .A2(image_buffer1_9_address0[2]),
        .A3(image_buffer1_9_address0[3]),
        .A4(image_buffer1_9_address0[4]),
        .D(Q[3]),
        .DPO(ram_reg_0_31_0_0__2_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__2_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__3
       (.A0(image_buffer1_9_address0[0]),
        .A1(image_buffer1_9_address0[1]),
        .A2(image_buffer1_9_address0[2]),
        .A3(image_buffer1_9_address0[3]),
        .A4(image_buffer1_9_address0[4]),
        .D(Q[4]),
        .DPO(ram_reg_0_31_0_0__3_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__3_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__4
       (.A0(image_buffer1_9_address0[0]),
        .A1(image_buffer1_9_address0[1]),
        .A2(image_buffer1_9_address0[2]),
        .A3(image_buffer1_9_address0[3]),
        .A4(image_buffer1_9_address0[4]),
        .D(Q[5]),
        .DPO(ram_reg_0_31_0_0__4_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__4_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__5
       (.A0(image_buffer1_9_address0[0]),
        .A1(image_buffer1_9_address0[1]),
        .A2(image_buffer1_9_address0[2]),
        .A3(image_buffer1_9_address0[3]),
        .A4(image_buffer1_9_address0[4]),
        .D(Q[6]),
        .DPO(ram_reg_0_31_0_0__5_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__5_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__6
       (.A0(image_buffer1_9_address0[0]),
        .A1(image_buffer1_9_address0[1]),
        .A2(image_buffer1_9_address0[2]),
        .A3(image_buffer1_9_address0[3]),
        .A4(image_buffer1_9_address0[4]),
        .D(Q[7]),
        .DPO(ram_reg_0_31_0_0__6_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[3] [0]),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__6_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
endmodule

(* ORIG_REF_NAME = "hog_image_buffer0_1_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_44
   (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] ,
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ,
    ap_clk,
    Q,
    \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ,
    image_buffer1_8_address0,
    \x_mid2_reg_1931_reg[3] ,
    sum_addr_1_reg_1953,
    \tmp_s_reg_1732_reg[4] ,
    \x_mid2_reg_1931_reg[1]_rep ,
    \x_mid2_reg_1931_reg[2]_rep ,
    \x_mid2_reg_1931_reg[3]_rep ,
    p_0_in,
    E,
    \ap_CS_fsm_reg[7] );
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] ;
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ;
  input ap_clk;
  input [7:0]Q;
  input \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ;
  input [5:0]image_buffer1_8_address0;
  input [2:0]\x_mid2_reg_1931_reg[3] ;
  input sum_addr_1_reg_1953;
  input \tmp_s_reg_1732_reg[4] ;
  input \x_mid2_reg_1931_reg[1]_rep ;
  input \x_mid2_reg_1931_reg[2]_rep ;
  input \x_mid2_reg_1931_reg[3]_rep ;
  input p_0_in;
  input [0:0]E;
  input [0:0]\ap_CS_fsm_reg[7] ;

  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] ;
  wire \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ;
  wire [5:0]image_buffer1_8_address0;
  wire p_0_in;
  wire \q0[0]_i_1__25_n_8 ;
  wire \q0[1]_i_1__25_n_8 ;
  wire \q0[2]_i_1__25_n_8 ;
  wire \q0[3]_i_1__25_n_8 ;
  wire \q0[4]_i_1__25_n_8 ;
  wire \q0[5]_i_1__25_n_8 ;
  wire \q0[6]_i_1__25_n_8 ;
  wire \q0[7]_i_2__25_n_8 ;
  wire ram_reg_0_15_0_0__0_n_8;
  wire ram_reg_0_15_0_0__0_n_9;
  wire ram_reg_0_15_0_0__1_n_8;
  wire ram_reg_0_15_0_0__1_n_9;
  wire ram_reg_0_15_0_0__2_n_8;
  wire ram_reg_0_15_0_0__2_n_9;
  wire ram_reg_0_15_0_0__3_n_8;
  wire ram_reg_0_15_0_0__3_n_9;
  wire ram_reg_0_15_0_0__4_n_8;
  wire ram_reg_0_15_0_0__4_n_9;
  wire ram_reg_0_15_0_0__5_n_8;
  wire ram_reg_0_15_0_0__5_n_9;
  wire ram_reg_0_15_0_0__6_n_8;
  wire ram_reg_0_15_0_0__6_n_9;
  wire ram_reg_0_15_0_0_n_8;
  wire ram_reg_0_15_0_0_n_9;
  wire ram_reg_0_31_0_0__0_n_8;
  wire ram_reg_0_31_0_0__0_n_9;
  wire ram_reg_0_31_0_0__1_n_8;
  wire ram_reg_0_31_0_0__1_n_9;
  wire ram_reg_0_31_0_0__2_n_8;
  wire ram_reg_0_31_0_0__2_n_9;
  wire ram_reg_0_31_0_0__3_n_8;
  wire ram_reg_0_31_0_0__3_n_9;
  wire ram_reg_0_31_0_0__4_n_8;
  wire ram_reg_0_31_0_0__4_n_9;
  wire ram_reg_0_31_0_0__5_n_8;
  wire ram_reg_0_31_0_0__5_n_9;
  wire ram_reg_0_31_0_0__6_n_8;
  wire ram_reg_0_31_0_0__6_n_9;
  wire ram_reg_0_31_0_0_n_8;
  wire ram_reg_0_31_0_0_n_9;
  wire sum_addr_1_reg_1953;
  wire \tmp_s_reg_1732_reg[4] ;
  wire \x_mid2_reg_1931_reg[1]_rep ;
  wire \x_mid2_reg_1931_reg[2]_rep ;
  wire [2:0]\x_mid2_reg_1931_reg[3] ;
  wire \x_mid2_reg_1931_reg[3]_rep ;

  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[0]_i_1__25 
       (.I0(Q[0]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0_n_9),
        .I3(image_buffer1_8_address0[4]),
        .I4(image_buffer1_8_address0[5]),
        .I5(ram_reg_0_31_0_0_n_9),
        .O(\q0[0]_i_1__25_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[1]_i_1__25 
       (.I0(Q[1]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__0_n_9),
        .I3(image_buffer1_8_address0[4]),
        .I4(image_buffer1_8_address0[5]),
        .I5(ram_reg_0_31_0_0__0_n_9),
        .O(\q0[1]_i_1__25_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[2]_i_1__25 
       (.I0(Q[2]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__1_n_9),
        .I3(image_buffer1_8_address0[4]),
        .I4(image_buffer1_8_address0[5]),
        .I5(ram_reg_0_31_0_0__1_n_9),
        .O(\q0[2]_i_1__25_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[3]_i_1__25 
       (.I0(Q[3]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__2_n_9),
        .I3(image_buffer1_8_address0[4]),
        .I4(image_buffer1_8_address0[5]),
        .I5(ram_reg_0_31_0_0__2_n_9),
        .O(\q0[3]_i_1__25_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[4]_i_1__25 
       (.I0(Q[4]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__3_n_9),
        .I3(image_buffer1_8_address0[4]),
        .I4(image_buffer1_8_address0[5]),
        .I5(ram_reg_0_31_0_0__3_n_9),
        .O(\q0[4]_i_1__25_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[5]_i_1__25 
       (.I0(Q[5]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__4_n_9),
        .I3(image_buffer1_8_address0[4]),
        .I4(image_buffer1_8_address0[5]),
        .I5(ram_reg_0_31_0_0__4_n_9),
        .O(\q0[5]_i_1__25_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[6]_i_1__25 
       (.I0(Q[6]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__5_n_9),
        .I3(image_buffer1_8_address0[4]),
        .I4(image_buffer1_8_address0[5]),
        .I5(ram_reg_0_31_0_0__5_n_9),
        .O(\q0[6]_i_1__25_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[7]_i_2__25 
       (.I0(Q[7]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__6_n_9),
        .I3(image_buffer1_8_address0[4]),
        .I4(image_buffer1_8_address0[5]),
        .I5(ram_reg_0_31_0_0__6_n_9),
        .O(\q0[7]_i_2__25_n_8 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[0]_i_1__25_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] [0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[1]_i_1__25_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[2]_i_1__25_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[3]_i_1__25_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[4]_i_1__25_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[5]_i_1__25_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[6]_i_1__25_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[7]_i_2__25_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] [7]),
        .R(1'b0));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [0]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__0_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [1]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__1_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [2]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__2_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__3_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__4_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__5_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [6]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__6_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(image_buffer1_8_address0[0]),
        .A1(image_buffer1_8_address0[1]),
        .A2(image_buffer1_8_address0[2]),
        .A3(image_buffer1_8_address0[3]),
        .A4(1'b0),
        .D(Q[0]),
        .DPO(ram_reg_0_15_0_0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[3] [0]),
        .DPRA2(\x_mid2_reg_1931_reg[3] [1]),
        .DPRA3(\x_mid2_reg_1931_reg[3] [2]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__0
       (.A0(image_buffer1_8_address0[0]),
        .A1(image_buffer1_8_address0[1]),
        .A2(image_buffer1_8_address0[2]),
        .A3(image_buffer1_8_address0[3]),
        .A4(1'b0),
        .D(Q[1]),
        .DPO(ram_reg_0_15_0_0__0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__0_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__1
       (.A0(image_buffer1_8_address0[0]),
        .A1(image_buffer1_8_address0[1]),
        .A2(image_buffer1_8_address0[2]),
        .A3(image_buffer1_8_address0[3]),
        .A4(1'b0),
        .D(Q[2]),
        .DPO(ram_reg_0_15_0_0__1_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__1_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__2
       (.A0(image_buffer1_8_address0[0]),
        .A1(image_buffer1_8_address0[1]),
        .A2(image_buffer1_8_address0[2]),
        .A3(image_buffer1_8_address0[3]),
        .A4(1'b0),
        .D(Q[3]),
        .DPO(ram_reg_0_15_0_0__2_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__2_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__3
       (.A0(image_buffer1_8_address0[0]),
        .A1(image_buffer1_8_address0[1]),
        .A2(image_buffer1_8_address0[2]),
        .A3(image_buffer1_8_address0[3]),
        .A4(1'b0),
        .D(Q[4]),
        .DPO(ram_reg_0_15_0_0__3_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__3_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__4
       (.A0(image_buffer1_8_address0[0]),
        .A1(image_buffer1_8_address0[1]),
        .A2(image_buffer1_8_address0[2]),
        .A3(image_buffer1_8_address0[3]),
        .A4(1'b0),
        .D(Q[5]),
        .DPO(ram_reg_0_15_0_0__4_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__4_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__5
       (.A0(image_buffer1_8_address0[0]),
        .A1(image_buffer1_8_address0[1]),
        .A2(image_buffer1_8_address0[2]),
        .A3(image_buffer1_8_address0[3]),
        .A4(1'b0),
        .D(Q[6]),
        .DPO(ram_reg_0_15_0_0__5_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__5_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__6
       (.A0(image_buffer1_8_address0[0]),
        .A1(image_buffer1_8_address0[1]),
        .A2(image_buffer1_8_address0[2]),
        .A3(image_buffer1_8_address0[3]),
        .A4(1'b0),
        .D(Q[7]),
        .DPO(ram_reg_0_15_0_0__6_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__6_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  RAM32X1D ram_reg_0_31_0_0
       (.A0(image_buffer1_8_address0[0]),
        .A1(image_buffer1_8_address0[1]),
        .A2(image_buffer1_8_address0[2]),
        .A3(image_buffer1_8_address0[3]),
        .A4(image_buffer1_8_address0[4]),
        .D(Q[0]),
        .DPO(ram_reg_0_31_0_0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[3] [0]),
        .DPRA2(\x_mid2_reg_1931_reg[3] [1]),
        .DPRA3(\x_mid2_reg_1931_reg[3] [2]),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__0
       (.A0(image_buffer1_8_address0[0]),
        .A1(image_buffer1_8_address0[1]),
        .A2(image_buffer1_8_address0[2]),
        .A3(image_buffer1_8_address0[3]),
        .A4(image_buffer1_8_address0[4]),
        .D(Q[1]),
        .DPO(ram_reg_0_31_0_0__0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3] [2]),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__0_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__1
       (.A0(image_buffer1_8_address0[0]),
        .A1(image_buffer1_8_address0[1]),
        .A2(image_buffer1_8_address0[2]),
        .A3(image_buffer1_8_address0[3]),
        .A4(image_buffer1_8_address0[4]),
        .D(Q[2]),
        .DPO(ram_reg_0_31_0_0__1_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__1_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__2
       (.A0(image_buffer1_8_address0[0]),
        .A1(image_buffer1_8_address0[1]),
        .A2(image_buffer1_8_address0[2]),
        .A3(image_buffer1_8_address0[3]),
        .A4(image_buffer1_8_address0[4]),
        .D(Q[3]),
        .DPO(ram_reg_0_31_0_0__2_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__2_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__3
       (.A0(image_buffer1_8_address0[0]),
        .A1(image_buffer1_8_address0[1]),
        .A2(image_buffer1_8_address0[2]),
        .A3(image_buffer1_8_address0[3]),
        .A4(image_buffer1_8_address0[4]),
        .D(Q[4]),
        .DPO(ram_reg_0_31_0_0__3_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__3_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__4
       (.A0(image_buffer1_8_address0[0]),
        .A1(image_buffer1_8_address0[1]),
        .A2(image_buffer1_8_address0[2]),
        .A3(image_buffer1_8_address0[3]),
        .A4(image_buffer1_8_address0[4]),
        .D(Q[5]),
        .DPO(ram_reg_0_31_0_0__4_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__4_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__5
       (.A0(image_buffer1_8_address0[0]),
        .A1(image_buffer1_8_address0[1]),
        .A2(image_buffer1_8_address0[2]),
        .A3(image_buffer1_8_address0[3]),
        .A4(image_buffer1_8_address0[4]),
        .D(Q[6]),
        .DPO(ram_reg_0_31_0_0__5_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__5_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__6
       (.A0(image_buffer1_8_address0[0]),
        .A1(image_buffer1_8_address0[1]),
        .A2(image_buffer1_8_address0[2]),
        .A3(image_buffer1_8_address0[3]),
        .A4(image_buffer1_8_address0[4]),
        .D(Q[7]),
        .DPO(ram_reg_0_31_0_0__6_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__6_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
endmodule

(* ORIG_REF_NAME = "hog_image_buffer0_1_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_45
   (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] ,
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ,
    ap_clk,
    Q,
    \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ,
    image_buffer1_7_address0,
    \x_mid2_reg_1931_reg[1]_rep ,
    \x_mid2_reg_1931_reg[2]_rep ,
    \x_mid2_reg_1931_reg[3]_rep ,
    sum_addr_1_reg_1953,
    \tmp_s_reg_1732_reg[4] ,
    \x_mid2_reg_1931_reg[2]_rep__0 ,
    \x_mid2_reg_1931_reg[1]_rep__0 ,
    \x_mid2_reg_1931_reg[3]_rep__0 ,
    p_0_in,
    E,
    \ap_CS_fsm_reg[7] );
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] ;
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ;
  input ap_clk;
  input [7:0]Q;
  input \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ;
  input [5:0]image_buffer1_7_address0;
  input \x_mid2_reg_1931_reg[1]_rep ;
  input \x_mid2_reg_1931_reg[2]_rep ;
  input \x_mid2_reg_1931_reg[3]_rep ;
  input sum_addr_1_reg_1953;
  input \tmp_s_reg_1732_reg[4] ;
  input \x_mid2_reg_1931_reg[2]_rep__0 ;
  input \x_mid2_reg_1931_reg[1]_rep__0 ;
  input \x_mid2_reg_1931_reg[3]_rep__0 ;
  input p_0_in;
  input [0:0]E;
  input [0:0]\ap_CS_fsm_reg[7] ;

  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] ;
  wire \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ;
  wire [5:0]image_buffer1_7_address0;
  wire p_0_in;
  wire \q0[0]_i_1__20_n_8 ;
  wire \q0[1]_i_1__20_n_8 ;
  wire \q0[2]_i_1__20_n_8 ;
  wire \q0[3]_i_1__20_n_8 ;
  wire \q0[4]_i_1__20_n_8 ;
  wire \q0[5]_i_1__20_n_8 ;
  wire \q0[6]_i_1__20_n_8 ;
  wire \q0[7]_i_2__20_n_8 ;
  wire ram_reg_0_15_0_0__0_n_8;
  wire ram_reg_0_15_0_0__0_n_9;
  wire ram_reg_0_15_0_0__1_n_8;
  wire ram_reg_0_15_0_0__1_n_9;
  wire ram_reg_0_15_0_0__2_n_8;
  wire ram_reg_0_15_0_0__2_n_9;
  wire ram_reg_0_15_0_0__3_n_8;
  wire ram_reg_0_15_0_0__3_n_9;
  wire ram_reg_0_15_0_0__4_n_8;
  wire ram_reg_0_15_0_0__4_n_9;
  wire ram_reg_0_15_0_0__5_n_8;
  wire ram_reg_0_15_0_0__5_n_9;
  wire ram_reg_0_15_0_0__6_n_8;
  wire ram_reg_0_15_0_0__6_n_9;
  wire ram_reg_0_15_0_0_n_8;
  wire ram_reg_0_15_0_0_n_9;
  wire ram_reg_0_31_0_0__0_n_8;
  wire ram_reg_0_31_0_0__0_n_9;
  wire ram_reg_0_31_0_0__1_n_8;
  wire ram_reg_0_31_0_0__1_n_9;
  wire ram_reg_0_31_0_0__2_n_8;
  wire ram_reg_0_31_0_0__2_n_9;
  wire ram_reg_0_31_0_0__3_n_8;
  wire ram_reg_0_31_0_0__3_n_9;
  wire ram_reg_0_31_0_0__4_n_8;
  wire ram_reg_0_31_0_0__4_n_9;
  wire ram_reg_0_31_0_0__5_n_8;
  wire ram_reg_0_31_0_0__5_n_9;
  wire ram_reg_0_31_0_0__6_n_8;
  wire ram_reg_0_31_0_0__6_n_9;
  wire ram_reg_0_31_0_0_n_8;
  wire ram_reg_0_31_0_0_n_9;
  wire sum_addr_1_reg_1953;
  wire \tmp_s_reg_1732_reg[4] ;
  wire \x_mid2_reg_1931_reg[1]_rep ;
  wire \x_mid2_reg_1931_reg[1]_rep__0 ;
  wire \x_mid2_reg_1931_reg[2]_rep ;
  wire \x_mid2_reg_1931_reg[2]_rep__0 ;
  wire \x_mid2_reg_1931_reg[3]_rep ;
  wire \x_mid2_reg_1931_reg[3]_rep__0 ;

  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[0]_i_1__20 
       (.I0(Q[0]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0_n_9),
        .I3(image_buffer1_7_address0[4]),
        .I4(image_buffer1_7_address0[5]),
        .I5(ram_reg_0_31_0_0_n_9),
        .O(\q0[0]_i_1__20_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[1]_i_1__20 
       (.I0(Q[1]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__0_n_9),
        .I3(image_buffer1_7_address0[4]),
        .I4(image_buffer1_7_address0[5]),
        .I5(ram_reg_0_31_0_0__0_n_9),
        .O(\q0[1]_i_1__20_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[2]_i_1__20 
       (.I0(Q[2]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__1_n_9),
        .I3(image_buffer1_7_address0[4]),
        .I4(image_buffer1_7_address0[5]),
        .I5(ram_reg_0_31_0_0__1_n_9),
        .O(\q0[2]_i_1__20_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[3]_i_1__20 
       (.I0(Q[3]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__2_n_9),
        .I3(image_buffer1_7_address0[4]),
        .I4(image_buffer1_7_address0[5]),
        .I5(ram_reg_0_31_0_0__2_n_9),
        .O(\q0[3]_i_1__20_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[4]_i_1__20 
       (.I0(Q[4]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__3_n_9),
        .I3(image_buffer1_7_address0[4]),
        .I4(image_buffer1_7_address0[5]),
        .I5(ram_reg_0_31_0_0__3_n_9),
        .O(\q0[4]_i_1__20_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[5]_i_1__20 
       (.I0(Q[5]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__4_n_9),
        .I3(image_buffer1_7_address0[4]),
        .I4(image_buffer1_7_address0[5]),
        .I5(ram_reg_0_31_0_0__4_n_9),
        .O(\q0[5]_i_1__20_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[6]_i_1__20 
       (.I0(Q[6]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__5_n_9),
        .I3(image_buffer1_7_address0[4]),
        .I4(image_buffer1_7_address0[5]),
        .I5(ram_reg_0_31_0_0__5_n_9),
        .O(\q0[6]_i_1__20_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[7]_i_2__20 
       (.I0(Q[7]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__6_n_9),
        .I3(image_buffer1_7_address0[4]),
        .I4(image_buffer1_7_address0[5]),
        .I5(ram_reg_0_31_0_0__6_n_9),
        .O(\q0[7]_i_2__20_n_8 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[0]_i_1__20_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] [0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[1]_i_1__20_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[2]_i_1__20_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[3]_i_1__20_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[4]_i_1__20_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[5]_i_1__20_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[6]_i_1__20_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[7]_i_2__20_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] [7]),
        .R(1'b0));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [0]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__0_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [1]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__1_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [2]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__2_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__3_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__4_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__5_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [6]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__6_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(image_buffer1_7_address0[0]),
        .A1(image_buffer1_7_address0[1]),
        .A2(image_buffer1_7_address0[2]),
        .A3(image_buffer1_7_address0[3]),
        .A4(1'b0),
        .D(Q[0]),
        .DPO(ram_reg_0_15_0_0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__0
       (.A0(image_buffer1_7_address0[0]),
        .A1(image_buffer1_7_address0[1]),
        .A2(image_buffer1_7_address0[2]),
        .A3(image_buffer1_7_address0[3]),
        .A4(1'b0),
        .D(Q[1]),
        .DPO(ram_reg_0_15_0_0__0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__0_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__1
       (.A0(image_buffer1_7_address0[0]),
        .A1(image_buffer1_7_address0[1]),
        .A2(image_buffer1_7_address0[2]),
        .A3(image_buffer1_7_address0[3]),
        .A4(1'b0),
        .D(Q[2]),
        .DPO(ram_reg_0_15_0_0__1_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__1_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__2
       (.A0(image_buffer1_7_address0[0]),
        .A1(image_buffer1_7_address0[1]),
        .A2(image_buffer1_7_address0[2]),
        .A3(image_buffer1_7_address0[3]),
        .A4(1'b0),
        .D(Q[3]),
        .DPO(ram_reg_0_15_0_0__2_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__2_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__3
       (.A0(image_buffer1_7_address0[0]),
        .A1(image_buffer1_7_address0[1]),
        .A2(image_buffer1_7_address0[2]),
        .A3(image_buffer1_7_address0[3]),
        .A4(1'b0),
        .D(Q[4]),
        .DPO(ram_reg_0_15_0_0__3_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__3_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__4
       (.A0(image_buffer1_7_address0[0]),
        .A1(image_buffer1_7_address0[1]),
        .A2(image_buffer1_7_address0[2]),
        .A3(image_buffer1_7_address0[3]),
        .A4(1'b0),
        .D(Q[5]),
        .DPO(ram_reg_0_15_0_0__4_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__4_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__5
       (.A0(image_buffer1_7_address0[0]),
        .A1(image_buffer1_7_address0[1]),
        .A2(image_buffer1_7_address0[2]),
        .A3(image_buffer1_7_address0[3]),
        .A4(1'b0),
        .D(Q[6]),
        .DPO(ram_reg_0_15_0_0__5_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__5_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__6
       (.A0(image_buffer1_7_address0[0]),
        .A1(image_buffer1_7_address0[1]),
        .A2(image_buffer1_7_address0[2]),
        .A3(image_buffer1_7_address0[3]),
        .A4(1'b0),
        .D(Q[7]),
        .DPO(ram_reg_0_15_0_0__6_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__6_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  RAM32X1D ram_reg_0_31_0_0
       (.A0(image_buffer1_7_address0[0]),
        .A1(image_buffer1_7_address0[1]),
        .A2(image_buffer1_7_address0[2]),
        .A3(image_buffer1_7_address0[3]),
        .A4(image_buffer1_7_address0[4]),
        .D(Q[0]),
        .DPO(ram_reg_0_31_0_0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__0
       (.A0(image_buffer1_7_address0[0]),
        .A1(image_buffer1_7_address0[1]),
        .A2(image_buffer1_7_address0[2]),
        .A3(image_buffer1_7_address0[3]),
        .A4(image_buffer1_7_address0[4]),
        .D(Q[1]),
        .DPO(ram_reg_0_31_0_0__0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__0_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__1
       (.A0(image_buffer1_7_address0[0]),
        .A1(image_buffer1_7_address0[1]),
        .A2(image_buffer1_7_address0[2]),
        .A3(image_buffer1_7_address0[3]),
        .A4(image_buffer1_7_address0[4]),
        .D(Q[2]),
        .DPO(ram_reg_0_31_0_0__1_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__1_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__2
       (.A0(image_buffer1_7_address0[0]),
        .A1(image_buffer1_7_address0[1]),
        .A2(image_buffer1_7_address0[2]),
        .A3(image_buffer1_7_address0[3]),
        .A4(image_buffer1_7_address0[4]),
        .D(Q[3]),
        .DPO(ram_reg_0_31_0_0__2_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__2_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__3
       (.A0(image_buffer1_7_address0[0]),
        .A1(image_buffer1_7_address0[1]),
        .A2(image_buffer1_7_address0[2]),
        .A3(image_buffer1_7_address0[3]),
        .A4(image_buffer1_7_address0[4]),
        .D(Q[4]),
        .DPO(ram_reg_0_31_0_0__3_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__3_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__4
       (.A0(image_buffer1_7_address0[0]),
        .A1(image_buffer1_7_address0[1]),
        .A2(image_buffer1_7_address0[2]),
        .A3(image_buffer1_7_address0[3]),
        .A4(image_buffer1_7_address0[4]),
        .D(Q[5]),
        .DPO(ram_reg_0_31_0_0__4_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__4_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__5
       (.A0(image_buffer1_7_address0[0]),
        .A1(image_buffer1_7_address0[1]),
        .A2(image_buffer1_7_address0[2]),
        .A3(image_buffer1_7_address0[3]),
        .A4(image_buffer1_7_address0[4]),
        .D(Q[6]),
        .DPO(ram_reg_0_31_0_0__5_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__5_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__6
       (.A0(image_buffer1_7_address0[0]),
        .A1(image_buffer1_7_address0[1]),
        .A2(image_buffer1_7_address0[2]),
        .A3(image_buffer1_7_address0[3]),
        .A4(image_buffer1_7_address0[4]),
        .D(Q[7]),
        .DPO(ram_reg_0_31_0_0__6_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__6_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
endmodule

(* ORIG_REF_NAME = "hog_image_buffer0_1_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_46
   (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] ,
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ,
    ap_clk,
    Q,
    \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ,
    image_buffer1_6_address0,
    \x_mid2_reg_1931_reg[3] ,
    sum_addr_1_reg_1953,
    \tmp_s_reg_1732_reg[4] ,
    p_0_in,
    E,
    \ap_CS_fsm_reg[7] );
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] ;
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ;
  input ap_clk;
  input [7:0]Q;
  input \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ;
  input [5:0]image_buffer1_6_address0;
  input [2:0]\x_mid2_reg_1931_reg[3] ;
  input sum_addr_1_reg_1953;
  input \tmp_s_reg_1732_reg[4] ;
  input p_0_in;
  input [0:0]E;
  input [0:0]\ap_CS_fsm_reg[7] ;

  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] ;
  wire \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ;
  wire [5:0]image_buffer1_6_address0;
  wire p_0_in;
  wire \q0[0]_i_1__27_n_8 ;
  wire \q0[1]_i_1__27_n_8 ;
  wire \q0[2]_i_1__27_n_8 ;
  wire \q0[3]_i_1__27_n_8 ;
  wire \q0[4]_i_1__27_n_8 ;
  wire \q0[5]_i_1__27_n_8 ;
  wire \q0[6]_i_1__27_n_8 ;
  wire \q0[7]_i_2__27_n_8 ;
  wire ram_reg_0_15_0_0__0_n_8;
  wire ram_reg_0_15_0_0__0_n_9;
  wire ram_reg_0_15_0_0__1_n_8;
  wire ram_reg_0_15_0_0__1_n_9;
  wire ram_reg_0_15_0_0__2_n_8;
  wire ram_reg_0_15_0_0__2_n_9;
  wire ram_reg_0_15_0_0__3_n_8;
  wire ram_reg_0_15_0_0__3_n_9;
  wire ram_reg_0_15_0_0__4_n_8;
  wire ram_reg_0_15_0_0__4_n_9;
  wire ram_reg_0_15_0_0__5_n_8;
  wire ram_reg_0_15_0_0__5_n_9;
  wire ram_reg_0_15_0_0__6_n_8;
  wire ram_reg_0_15_0_0__6_n_9;
  wire ram_reg_0_15_0_0_n_8;
  wire ram_reg_0_15_0_0_n_9;
  wire ram_reg_0_31_0_0__0_n_8;
  wire ram_reg_0_31_0_0__0_n_9;
  wire ram_reg_0_31_0_0__1_n_8;
  wire ram_reg_0_31_0_0__1_n_9;
  wire ram_reg_0_31_0_0__2_n_8;
  wire ram_reg_0_31_0_0__2_n_9;
  wire ram_reg_0_31_0_0__3_n_8;
  wire ram_reg_0_31_0_0__3_n_9;
  wire ram_reg_0_31_0_0__4_n_8;
  wire ram_reg_0_31_0_0__4_n_9;
  wire ram_reg_0_31_0_0__5_n_8;
  wire ram_reg_0_31_0_0__5_n_9;
  wire ram_reg_0_31_0_0__6_n_8;
  wire ram_reg_0_31_0_0__6_n_9;
  wire ram_reg_0_31_0_0_n_8;
  wire ram_reg_0_31_0_0_n_9;
  wire sum_addr_1_reg_1953;
  wire \tmp_s_reg_1732_reg[4] ;
  wire [2:0]\x_mid2_reg_1931_reg[3] ;

  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[0]_i_1__27 
       (.I0(Q[0]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0_n_9),
        .I3(image_buffer1_6_address0[4]),
        .I4(image_buffer1_6_address0[5]),
        .I5(ram_reg_0_31_0_0_n_9),
        .O(\q0[0]_i_1__27_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[1]_i_1__27 
       (.I0(Q[1]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__0_n_9),
        .I3(image_buffer1_6_address0[4]),
        .I4(image_buffer1_6_address0[5]),
        .I5(ram_reg_0_31_0_0__0_n_9),
        .O(\q0[1]_i_1__27_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[2]_i_1__27 
       (.I0(Q[2]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__1_n_9),
        .I3(image_buffer1_6_address0[4]),
        .I4(image_buffer1_6_address0[5]),
        .I5(ram_reg_0_31_0_0__1_n_9),
        .O(\q0[2]_i_1__27_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[3]_i_1__27 
       (.I0(Q[3]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__2_n_9),
        .I3(image_buffer1_6_address0[4]),
        .I4(image_buffer1_6_address0[5]),
        .I5(ram_reg_0_31_0_0__2_n_9),
        .O(\q0[3]_i_1__27_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[4]_i_1__27 
       (.I0(Q[4]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__3_n_9),
        .I3(image_buffer1_6_address0[4]),
        .I4(image_buffer1_6_address0[5]),
        .I5(ram_reg_0_31_0_0__3_n_9),
        .O(\q0[4]_i_1__27_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[5]_i_1__27 
       (.I0(Q[5]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__4_n_9),
        .I3(image_buffer1_6_address0[4]),
        .I4(image_buffer1_6_address0[5]),
        .I5(ram_reg_0_31_0_0__4_n_9),
        .O(\q0[5]_i_1__27_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[6]_i_1__27 
       (.I0(Q[6]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__5_n_9),
        .I3(image_buffer1_6_address0[4]),
        .I4(image_buffer1_6_address0[5]),
        .I5(ram_reg_0_31_0_0__5_n_9),
        .O(\q0[6]_i_1__27_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[7]_i_2__27 
       (.I0(Q[7]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__6_n_9),
        .I3(image_buffer1_6_address0[4]),
        .I4(image_buffer1_6_address0[5]),
        .I5(ram_reg_0_31_0_0__6_n_9),
        .O(\q0[7]_i_2__27_n_8 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[0]_i_1__27_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] [0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[1]_i_1__27_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[2]_i_1__27_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[3]_i_1__27_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[4]_i_1__27_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[5]_i_1__27_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[6]_i_1__27_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[7]_i_2__27_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] [7]),
        .R(1'b0));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [0]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__0_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [1]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__1_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [2]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__2_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__3_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__4_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__5_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [6]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__6_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(image_buffer1_6_address0[0]),
        .A1(image_buffer1_6_address0[1]),
        .A2(image_buffer1_6_address0[2]),
        .A3(image_buffer1_6_address0[3]),
        .A4(1'b0),
        .D(Q[0]),
        .DPO(ram_reg_0_15_0_0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[3] [0]),
        .DPRA2(\x_mid2_reg_1931_reg[3] [1]),
        .DPRA3(\x_mid2_reg_1931_reg[3] [2]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__0
       (.A0(image_buffer1_6_address0[0]),
        .A1(image_buffer1_6_address0[1]),
        .A2(image_buffer1_6_address0[2]),
        .A3(image_buffer1_6_address0[3]),
        .A4(1'b0),
        .D(Q[1]),
        .DPO(ram_reg_0_15_0_0__0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[3] [0]),
        .DPRA2(\x_mid2_reg_1931_reg[3] [1]),
        .DPRA3(\x_mid2_reg_1931_reg[3] [2]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__0_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__1
       (.A0(image_buffer1_6_address0[0]),
        .A1(image_buffer1_6_address0[1]),
        .A2(image_buffer1_6_address0[2]),
        .A3(image_buffer1_6_address0[3]),
        .A4(1'b0),
        .D(Q[2]),
        .DPO(ram_reg_0_15_0_0__1_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[3] [0]),
        .DPRA2(\x_mid2_reg_1931_reg[3] [1]),
        .DPRA3(\x_mid2_reg_1931_reg[3] [2]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__1_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__2
       (.A0(image_buffer1_6_address0[0]),
        .A1(image_buffer1_6_address0[1]),
        .A2(image_buffer1_6_address0[2]),
        .A3(image_buffer1_6_address0[3]),
        .A4(1'b0),
        .D(Q[3]),
        .DPO(ram_reg_0_15_0_0__2_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[3] [0]),
        .DPRA2(\x_mid2_reg_1931_reg[3] [1]),
        .DPRA3(\x_mid2_reg_1931_reg[3] [2]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__2_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__3
       (.A0(image_buffer1_6_address0[0]),
        .A1(image_buffer1_6_address0[1]),
        .A2(image_buffer1_6_address0[2]),
        .A3(image_buffer1_6_address0[3]),
        .A4(1'b0),
        .D(Q[4]),
        .DPO(ram_reg_0_15_0_0__3_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[3] [0]),
        .DPRA2(\x_mid2_reg_1931_reg[3] [1]),
        .DPRA3(\x_mid2_reg_1931_reg[3] [2]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__3_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__4
       (.A0(image_buffer1_6_address0[0]),
        .A1(image_buffer1_6_address0[1]),
        .A2(image_buffer1_6_address0[2]),
        .A3(image_buffer1_6_address0[3]),
        .A4(1'b0),
        .D(Q[5]),
        .DPO(ram_reg_0_15_0_0__4_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[3] [0]),
        .DPRA2(\x_mid2_reg_1931_reg[3] [1]),
        .DPRA3(\x_mid2_reg_1931_reg[3] [2]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__4_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__5
       (.A0(image_buffer1_6_address0[0]),
        .A1(image_buffer1_6_address0[1]),
        .A2(image_buffer1_6_address0[2]),
        .A3(image_buffer1_6_address0[3]),
        .A4(1'b0),
        .D(Q[6]),
        .DPO(ram_reg_0_15_0_0__5_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[3] [0]),
        .DPRA2(\x_mid2_reg_1931_reg[3] [1]),
        .DPRA3(\x_mid2_reg_1931_reg[3] [2]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__5_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__6
       (.A0(image_buffer1_6_address0[0]),
        .A1(image_buffer1_6_address0[1]),
        .A2(image_buffer1_6_address0[2]),
        .A3(image_buffer1_6_address0[3]),
        .A4(1'b0),
        .D(Q[7]),
        .DPO(ram_reg_0_15_0_0__6_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[3] [0]),
        .DPRA2(\x_mid2_reg_1931_reg[3] [1]),
        .DPRA3(\x_mid2_reg_1931_reg[3] [2]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__6_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  RAM32X1D ram_reg_0_31_0_0
       (.A0(image_buffer1_6_address0[0]),
        .A1(image_buffer1_6_address0[1]),
        .A2(image_buffer1_6_address0[2]),
        .A3(image_buffer1_6_address0[3]),
        .A4(image_buffer1_6_address0[4]),
        .D(Q[0]),
        .DPO(ram_reg_0_31_0_0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[3] [0]),
        .DPRA2(\x_mid2_reg_1931_reg[3] [1]),
        .DPRA3(\x_mid2_reg_1931_reg[3] [2]),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__0
       (.A0(image_buffer1_6_address0[0]),
        .A1(image_buffer1_6_address0[1]),
        .A2(image_buffer1_6_address0[2]),
        .A3(image_buffer1_6_address0[3]),
        .A4(image_buffer1_6_address0[4]),
        .D(Q[1]),
        .DPO(ram_reg_0_31_0_0__0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[3] [0]),
        .DPRA2(\x_mid2_reg_1931_reg[3] [1]),
        .DPRA3(\x_mid2_reg_1931_reg[3] [2]),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__0_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__1
       (.A0(image_buffer1_6_address0[0]),
        .A1(image_buffer1_6_address0[1]),
        .A2(image_buffer1_6_address0[2]),
        .A3(image_buffer1_6_address0[3]),
        .A4(image_buffer1_6_address0[4]),
        .D(Q[2]),
        .DPO(ram_reg_0_31_0_0__1_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[3] [0]),
        .DPRA2(\x_mid2_reg_1931_reg[3] [1]),
        .DPRA3(\x_mid2_reg_1931_reg[3] [2]),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__1_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__2
       (.A0(image_buffer1_6_address0[0]),
        .A1(image_buffer1_6_address0[1]),
        .A2(image_buffer1_6_address0[2]),
        .A3(image_buffer1_6_address0[3]),
        .A4(image_buffer1_6_address0[4]),
        .D(Q[3]),
        .DPO(ram_reg_0_31_0_0__2_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[3] [0]),
        .DPRA2(\x_mid2_reg_1931_reg[3] [1]),
        .DPRA3(\x_mid2_reg_1931_reg[3] [2]),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__2_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__3
       (.A0(image_buffer1_6_address0[0]),
        .A1(image_buffer1_6_address0[1]),
        .A2(image_buffer1_6_address0[2]),
        .A3(image_buffer1_6_address0[3]),
        .A4(image_buffer1_6_address0[4]),
        .D(Q[4]),
        .DPO(ram_reg_0_31_0_0__3_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[3] [0]),
        .DPRA2(\x_mid2_reg_1931_reg[3] [1]),
        .DPRA3(\x_mid2_reg_1931_reg[3] [2]),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__3_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__4
       (.A0(image_buffer1_6_address0[0]),
        .A1(image_buffer1_6_address0[1]),
        .A2(image_buffer1_6_address0[2]),
        .A3(image_buffer1_6_address0[3]),
        .A4(image_buffer1_6_address0[4]),
        .D(Q[5]),
        .DPO(ram_reg_0_31_0_0__4_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[3] [0]),
        .DPRA2(\x_mid2_reg_1931_reg[3] [1]),
        .DPRA3(\x_mid2_reg_1931_reg[3] [2]),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__4_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__5
       (.A0(image_buffer1_6_address0[0]),
        .A1(image_buffer1_6_address0[1]),
        .A2(image_buffer1_6_address0[2]),
        .A3(image_buffer1_6_address0[3]),
        .A4(image_buffer1_6_address0[4]),
        .D(Q[6]),
        .DPO(ram_reg_0_31_0_0__5_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[3] [0]),
        .DPRA2(\x_mid2_reg_1931_reg[3] [1]),
        .DPRA3(\x_mid2_reg_1931_reg[3] [2]),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__5_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__6
       (.A0(image_buffer1_6_address0[0]),
        .A1(image_buffer1_6_address0[1]),
        .A2(image_buffer1_6_address0[2]),
        .A3(image_buffer1_6_address0[3]),
        .A4(image_buffer1_6_address0[4]),
        .D(Q[7]),
        .DPO(ram_reg_0_31_0_0__6_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[3] [0]),
        .DPRA2(\x_mid2_reg_1931_reg[3] [1]),
        .DPRA3(\x_mid2_reg_1931_reg[3] [2]),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__6_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
endmodule

(* ORIG_REF_NAME = "hog_image_buffer0_1_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_47
   (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] ,
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ,
    ap_clk,
    Q,
    \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ,
    image_buffer1_5_address0,
    \x_mid2_reg_1931_reg[1]_rep__0 ,
    \x_mid2_reg_1931_reg[2]_rep__0 ,
    \x_mid2_reg_1931_reg[3]_rep__0 ,
    sum_addr_1_reg_1953,
    \tmp_s_reg_1732_reg[4] ,
    p_0_in,
    E,
    \ap_CS_fsm_reg[7] );
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] ;
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ;
  input ap_clk;
  input [7:0]Q;
  input \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ;
  input [5:0]image_buffer1_5_address0;
  input \x_mid2_reg_1931_reg[1]_rep__0 ;
  input \x_mid2_reg_1931_reg[2]_rep__0 ;
  input \x_mid2_reg_1931_reg[3]_rep__0 ;
  input sum_addr_1_reg_1953;
  input \tmp_s_reg_1732_reg[4] ;
  input p_0_in;
  input [0:0]E;
  input [0:0]\ap_CS_fsm_reg[7] ;

  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] ;
  wire \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ;
  wire [5:0]image_buffer1_5_address0;
  wire p_0_in;
  wire \q0[0]_i_1__19_n_8 ;
  wire \q0[1]_i_1__19_n_8 ;
  wire \q0[2]_i_1__19_n_8 ;
  wire \q0[3]_i_1__19_n_8 ;
  wire \q0[4]_i_1__19_n_8 ;
  wire \q0[5]_i_1__19_n_8 ;
  wire \q0[6]_i_1__19_n_8 ;
  wire \q0[7]_i_2__19_n_8 ;
  wire ram_reg_0_15_0_0__0_n_8;
  wire ram_reg_0_15_0_0__0_n_9;
  wire ram_reg_0_15_0_0__1_n_8;
  wire ram_reg_0_15_0_0__1_n_9;
  wire ram_reg_0_15_0_0__2_n_8;
  wire ram_reg_0_15_0_0__2_n_9;
  wire ram_reg_0_15_0_0__3_n_8;
  wire ram_reg_0_15_0_0__3_n_9;
  wire ram_reg_0_15_0_0__4_n_8;
  wire ram_reg_0_15_0_0__4_n_9;
  wire ram_reg_0_15_0_0__5_n_8;
  wire ram_reg_0_15_0_0__5_n_9;
  wire ram_reg_0_15_0_0__6_n_8;
  wire ram_reg_0_15_0_0__6_n_9;
  wire ram_reg_0_15_0_0_n_8;
  wire ram_reg_0_15_0_0_n_9;
  wire ram_reg_0_31_0_0__0_n_8;
  wire ram_reg_0_31_0_0__0_n_9;
  wire ram_reg_0_31_0_0__1_n_8;
  wire ram_reg_0_31_0_0__1_n_9;
  wire ram_reg_0_31_0_0__2_n_8;
  wire ram_reg_0_31_0_0__2_n_9;
  wire ram_reg_0_31_0_0__3_n_8;
  wire ram_reg_0_31_0_0__3_n_9;
  wire ram_reg_0_31_0_0__4_n_8;
  wire ram_reg_0_31_0_0__4_n_9;
  wire ram_reg_0_31_0_0__5_n_8;
  wire ram_reg_0_31_0_0__5_n_9;
  wire ram_reg_0_31_0_0__6_n_8;
  wire ram_reg_0_31_0_0__6_n_9;
  wire ram_reg_0_31_0_0_n_8;
  wire ram_reg_0_31_0_0_n_9;
  wire sum_addr_1_reg_1953;
  wire \tmp_s_reg_1732_reg[4] ;
  wire \x_mid2_reg_1931_reg[1]_rep__0 ;
  wire \x_mid2_reg_1931_reg[2]_rep__0 ;
  wire \x_mid2_reg_1931_reg[3]_rep__0 ;

  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[0]_i_1__19 
       (.I0(Q[0]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0_n_9),
        .I3(image_buffer1_5_address0[4]),
        .I4(image_buffer1_5_address0[5]),
        .I5(ram_reg_0_31_0_0_n_9),
        .O(\q0[0]_i_1__19_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[1]_i_1__19 
       (.I0(Q[1]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__0_n_9),
        .I3(image_buffer1_5_address0[4]),
        .I4(image_buffer1_5_address0[5]),
        .I5(ram_reg_0_31_0_0__0_n_9),
        .O(\q0[1]_i_1__19_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[2]_i_1__19 
       (.I0(Q[2]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__1_n_9),
        .I3(image_buffer1_5_address0[4]),
        .I4(image_buffer1_5_address0[5]),
        .I5(ram_reg_0_31_0_0__1_n_9),
        .O(\q0[2]_i_1__19_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[3]_i_1__19 
       (.I0(Q[3]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__2_n_9),
        .I3(image_buffer1_5_address0[4]),
        .I4(image_buffer1_5_address0[5]),
        .I5(ram_reg_0_31_0_0__2_n_9),
        .O(\q0[3]_i_1__19_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[4]_i_1__19 
       (.I0(Q[4]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__3_n_9),
        .I3(image_buffer1_5_address0[4]),
        .I4(image_buffer1_5_address0[5]),
        .I5(ram_reg_0_31_0_0__3_n_9),
        .O(\q0[4]_i_1__19_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[5]_i_1__19 
       (.I0(Q[5]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__4_n_9),
        .I3(image_buffer1_5_address0[4]),
        .I4(image_buffer1_5_address0[5]),
        .I5(ram_reg_0_31_0_0__4_n_9),
        .O(\q0[5]_i_1__19_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[6]_i_1__19 
       (.I0(Q[6]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__5_n_9),
        .I3(image_buffer1_5_address0[4]),
        .I4(image_buffer1_5_address0[5]),
        .I5(ram_reg_0_31_0_0__5_n_9),
        .O(\q0[6]_i_1__19_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[7]_i_2__19 
       (.I0(Q[7]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__6_n_9),
        .I3(image_buffer1_5_address0[4]),
        .I4(image_buffer1_5_address0[5]),
        .I5(ram_reg_0_31_0_0__6_n_9),
        .O(\q0[7]_i_2__19_n_8 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[0]_i_1__19_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] [0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[1]_i_1__19_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[2]_i_1__19_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[3]_i_1__19_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[4]_i_1__19_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[5]_i_1__19_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[6]_i_1__19_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[7]_i_2__19_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] [7]),
        .R(1'b0));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [0]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__0_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [1]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__1_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [2]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__2_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__3_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__4_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__5_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [6]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__6_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(image_buffer1_5_address0[0]),
        .A1(image_buffer1_5_address0[1]),
        .A2(image_buffer1_5_address0[2]),
        .A3(image_buffer1_5_address0[3]),
        .A4(1'b0),
        .D(Q[0]),
        .DPO(ram_reg_0_15_0_0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__0
       (.A0(image_buffer1_5_address0[0]),
        .A1(image_buffer1_5_address0[1]),
        .A2(image_buffer1_5_address0[2]),
        .A3(image_buffer1_5_address0[3]),
        .A4(1'b0),
        .D(Q[1]),
        .DPO(ram_reg_0_15_0_0__0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__0_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__1
       (.A0(image_buffer1_5_address0[0]),
        .A1(image_buffer1_5_address0[1]),
        .A2(image_buffer1_5_address0[2]),
        .A3(image_buffer1_5_address0[3]),
        .A4(1'b0),
        .D(Q[2]),
        .DPO(ram_reg_0_15_0_0__1_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__1_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__2
       (.A0(image_buffer1_5_address0[0]),
        .A1(image_buffer1_5_address0[1]),
        .A2(image_buffer1_5_address0[2]),
        .A3(image_buffer1_5_address0[3]),
        .A4(1'b0),
        .D(Q[3]),
        .DPO(ram_reg_0_15_0_0__2_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__2_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__3
       (.A0(image_buffer1_5_address0[0]),
        .A1(image_buffer1_5_address0[1]),
        .A2(image_buffer1_5_address0[2]),
        .A3(image_buffer1_5_address0[3]),
        .A4(1'b0),
        .D(Q[4]),
        .DPO(ram_reg_0_15_0_0__3_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__3_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__4
       (.A0(image_buffer1_5_address0[0]),
        .A1(image_buffer1_5_address0[1]),
        .A2(image_buffer1_5_address0[2]),
        .A3(image_buffer1_5_address0[3]),
        .A4(1'b0),
        .D(Q[5]),
        .DPO(ram_reg_0_15_0_0__4_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__4_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__5
       (.A0(image_buffer1_5_address0[0]),
        .A1(image_buffer1_5_address0[1]),
        .A2(image_buffer1_5_address0[2]),
        .A3(image_buffer1_5_address0[3]),
        .A4(1'b0),
        .D(Q[6]),
        .DPO(ram_reg_0_15_0_0__5_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__5_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__6
       (.A0(image_buffer1_5_address0[0]),
        .A1(image_buffer1_5_address0[1]),
        .A2(image_buffer1_5_address0[2]),
        .A3(image_buffer1_5_address0[3]),
        .A4(1'b0),
        .D(Q[7]),
        .DPO(ram_reg_0_15_0_0__6_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__6_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  RAM32X1D ram_reg_0_31_0_0
       (.A0(image_buffer1_5_address0[0]),
        .A1(image_buffer1_5_address0[1]),
        .A2(image_buffer1_5_address0[2]),
        .A3(image_buffer1_5_address0[3]),
        .A4(image_buffer1_5_address0[4]),
        .D(Q[0]),
        .DPO(ram_reg_0_31_0_0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__0
       (.A0(image_buffer1_5_address0[0]),
        .A1(image_buffer1_5_address0[1]),
        .A2(image_buffer1_5_address0[2]),
        .A3(image_buffer1_5_address0[3]),
        .A4(image_buffer1_5_address0[4]),
        .D(Q[1]),
        .DPO(ram_reg_0_31_0_0__0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__0_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__1
       (.A0(image_buffer1_5_address0[0]),
        .A1(image_buffer1_5_address0[1]),
        .A2(image_buffer1_5_address0[2]),
        .A3(image_buffer1_5_address0[3]),
        .A4(image_buffer1_5_address0[4]),
        .D(Q[2]),
        .DPO(ram_reg_0_31_0_0__1_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__1_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__2
       (.A0(image_buffer1_5_address0[0]),
        .A1(image_buffer1_5_address0[1]),
        .A2(image_buffer1_5_address0[2]),
        .A3(image_buffer1_5_address0[3]),
        .A4(image_buffer1_5_address0[4]),
        .D(Q[3]),
        .DPO(ram_reg_0_31_0_0__2_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__2_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__3
       (.A0(image_buffer1_5_address0[0]),
        .A1(image_buffer1_5_address0[1]),
        .A2(image_buffer1_5_address0[2]),
        .A3(image_buffer1_5_address0[3]),
        .A4(image_buffer1_5_address0[4]),
        .D(Q[4]),
        .DPO(ram_reg_0_31_0_0__3_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__3_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__4
       (.A0(image_buffer1_5_address0[0]),
        .A1(image_buffer1_5_address0[1]),
        .A2(image_buffer1_5_address0[2]),
        .A3(image_buffer1_5_address0[3]),
        .A4(image_buffer1_5_address0[4]),
        .D(Q[5]),
        .DPO(ram_reg_0_31_0_0__4_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__4_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__5
       (.A0(image_buffer1_5_address0[0]),
        .A1(image_buffer1_5_address0[1]),
        .A2(image_buffer1_5_address0[2]),
        .A3(image_buffer1_5_address0[3]),
        .A4(image_buffer1_5_address0[4]),
        .D(Q[6]),
        .DPO(ram_reg_0_31_0_0__5_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__5_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__6
       (.A0(image_buffer1_5_address0[0]),
        .A1(image_buffer1_5_address0[1]),
        .A2(image_buffer1_5_address0[2]),
        .A3(image_buffer1_5_address0[3]),
        .A4(image_buffer1_5_address0[4]),
        .D(Q[7]),
        .DPO(ram_reg_0_31_0_0__6_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__6_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
endmodule

(* ORIG_REF_NAME = "hog_image_buffer0_1_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_48
   (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] ,
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ,
    ap_clk,
    Q,
    \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ,
    image_buffer1_4_address0,
    \x_mid2_reg_1931_reg[3] ,
    sum_addr_1_reg_1953,
    \tmp_s_reg_1732_reg[4] ,
    p_0_in,
    E,
    \ap_CS_fsm_reg[7] );
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] ;
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ;
  input ap_clk;
  input [7:0]Q;
  input \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ;
  input [5:0]image_buffer1_4_address0;
  input [2:0]\x_mid2_reg_1931_reg[3] ;
  input sum_addr_1_reg_1953;
  input \tmp_s_reg_1732_reg[4] ;
  input p_0_in;
  input [0:0]E;
  input [0:0]\ap_CS_fsm_reg[7] ;

  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] ;
  wire \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ;
  wire [5:0]image_buffer1_4_address0;
  wire p_0_in;
  wire \q0[0]_i_1__26_n_8 ;
  wire \q0[1]_i_1__26_n_8 ;
  wire \q0[2]_i_1__26_n_8 ;
  wire \q0[3]_i_1__26_n_8 ;
  wire \q0[4]_i_1__26_n_8 ;
  wire \q0[5]_i_1__26_n_8 ;
  wire \q0[6]_i_1__26_n_8 ;
  wire \q0[7]_i_2__26_n_8 ;
  wire ram_reg_0_15_0_0__0_n_8;
  wire ram_reg_0_15_0_0__0_n_9;
  wire ram_reg_0_15_0_0__1_n_8;
  wire ram_reg_0_15_0_0__1_n_9;
  wire ram_reg_0_15_0_0__2_n_8;
  wire ram_reg_0_15_0_0__2_n_9;
  wire ram_reg_0_15_0_0__3_n_8;
  wire ram_reg_0_15_0_0__3_n_9;
  wire ram_reg_0_15_0_0__4_n_8;
  wire ram_reg_0_15_0_0__4_n_9;
  wire ram_reg_0_15_0_0__5_n_8;
  wire ram_reg_0_15_0_0__5_n_9;
  wire ram_reg_0_15_0_0__6_n_8;
  wire ram_reg_0_15_0_0__6_n_9;
  wire ram_reg_0_15_0_0_n_8;
  wire ram_reg_0_15_0_0_n_9;
  wire ram_reg_0_31_0_0__0_n_8;
  wire ram_reg_0_31_0_0__0_n_9;
  wire ram_reg_0_31_0_0__1_n_8;
  wire ram_reg_0_31_0_0__1_n_9;
  wire ram_reg_0_31_0_0__2_n_8;
  wire ram_reg_0_31_0_0__2_n_9;
  wire ram_reg_0_31_0_0__3_n_8;
  wire ram_reg_0_31_0_0__3_n_9;
  wire ram_reg_0_31_0_0__4_n_8;
  wire ram_reg_0_31_0_0__4_n_9;
  wire ram_reg_0_31_0_0__5_n_8;
  wire ram_reg_0_31_0_0__5_n_9;
  wire ram_reg_0_31_0_0__6_n_8;
  wire ram_reg_0_31_0_0__6_n_9;
  wire ram_reg_0_31_0_0_n_8;
  wire ram_reg_0_31_0_0_n_9;
  wire sum_addr_1_reg_1953;
  wire \tmp_s_reg_1732_reg[4] ;
  wire [2:0]\x_mid2_reg_1931_reg[3] ;

  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[0]_i_1__26 
       (.I0(Q[0]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0_n_9),
        .I3(image_buffer1_4_address0[4]),
        .I4(image_buffer1_4_address0[5]),
        .I5(ram_reg_0_31_0_0_n_9),
        .O(\q0[0]_i_1__26_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[1]_i_1__26 
       (.I0(Q[1]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__0_n_9),
        .I3(image_buffer1_4_address0[4]),
        .I4(image_buffer1_4_address0[5]),
        .I5(ram_reg_0_31_0_0__0_n_9),
        .O(\q0[1]_i_1__26_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[2]_i_1__26 
       (.I0(Q[2]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__1_n_9),
        .I3(image_buffer1_4_address0[4]),
        .I4(image_buffer1_4_address0[5]),
        .I5(ram_reg_0_31_0_0__1_n_9),
        .O(\q0[2]_i_1__26_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[3]_i_1__26 
       (.I0(Q[3]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__2_n_9),
        .I3(image_buffer1_4_address0[4]),
        .I4(image_buffer1_4_address0[5]),
        .I5(ram_reg_0_31_0_0__2_n_9),
        .O(\q0[3]_i_1__26_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[4]_i_1__26 
       (.I0(Q[4]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__3_n_9),
        .I3(image_buffer1_4_address0[4]),
        .I4(image_buffer1_4_address0[5]),
        .I5(ram_reg_0_31_0_0__3_n_9),
        .O(\q0[4]_i_1__26_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[5]_i_1__26 
       (.I0(Q[5]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__4_n_9),
        .I3(image_buffer1_4_address0[4]),
        .I4(image_buffer1_4_address0[5]),
        .I5(ram_reg_0_31_0_0__4_n_9),
        .O(\q0[5]_i_1__26_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[6]_i_1__26 
       (.I0(Q[6]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__5_n_9),
        .I3(image_buffer1_4_address0[4]),
        .I4(image_buffer1_4_address0[5]),
        .I5(ram_reg_0_31_0_0__5_n_9),
        .O(\q0[6]_i_1__26_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[7]_i_2__26 
       (.I0(Q[7]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__6_n_9),
        .I3(image_buffer1_4_address0[4]),
        .I4(image_buffer1_4_address0[5]),
        .I5(ram_reg_0_31_0_0__6_n_9),
        .O(\q0[7]_i_2__26_n_8 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[0]_i_1__26_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] [0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[1]_i_1__26_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[2]_i_1__26_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[3]_i_1__26_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[4]_i_1__26_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[5]_i_1__26_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[6]_i_1__26_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[7]_i_2__26_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] [7]),
        .R(1'b0));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [0]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__0_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [1]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__1_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [2]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__2_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__3_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__4_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__5_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [6]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__6_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(image_buffer1_4_address0[0]),
        .A1(image_buffer1_4_address0[1]),
        .A2(image_buffer1_4_address0[2]),
        .A3(image_buffer1_4_address0[3]),
        .A4(1'b0),
        .D(Q[0]),
        .DPO(ram_reg_0_15_0_0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[3] [0]),
        .DPRA2(\x_mid2_reg_1931_reg[3] [1]),
        .DPRA3(\x_mid2_reg_1931_reg[3] [2]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__0
       (.A0(image_buffer1_4_address0[0]),
        .A1(image_buffer1_4_address0[1]),
        .A2(image_buffer1_4_address0[2]),
        .A3(image_buffer1_4_address0[3]),
        .A4(1'b0),
        .D(Q[1]),
        .DPO(ram_reg_0_15_0_0__0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[3] [0]),
        .DPRA2(\x_mid2_reg_1931_reg[3] [1]),
        .DPRA3(\x_mid2_reg_1931_reg[3] [2]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__0_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__1
       (.A0(image_buffer1_4_address0[0]),
        .A1(image_buffer1_4_address0[1]),
        .A2(image_buffer1_4_address0[2]),
        .A3(image_buffer1_4_address0[3]),
        .A4(1'b0),
        .D(Q[2]),
        .DPO(ram_reg_0_15_0_0__1_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[3] [0]),
        .DPRA2(\x_mid2_reg_1931_reg[3] [1]),
        .DPRA3(\x_mid2_reg_1931_reg[3] [2]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__1_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__2
       (.A0(image_buffer1_4_address0[0]),
        .A1(image_buffer1_4_address0[1]),
        .A2(image_buffer1_4_address0[2]),
        .A3(image_buffer1_4_address0[3]),
        .A4(1'b0),
        .D(Q[3]),
        .DPO(ram_reg_0_15_0_0__2_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[3] [0]),
        .DPRA2(\x_mid2_reg_1931_reg[3] [1]),
        .DPRA3(\x_mid2_reg_1931_reg[3] [2]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__2_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__3
       (.A0(image_buffer1_4_address0[0]),
        .A1(image_buffer1_4_address0[1]),
        .A2(image_buffer1_4_address0[2]),
        .A3(image_buffer1_4_address0[3]),
        .A4(1'b0),
        .D(Q[4]),
        .DPO(ram_reg_0_15_0_0__3_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[3] [0]),
        .DPRA2(\x_mid2_reg_1931_reg[3] [1]),
        .DPRA3(\x_mid2_reg_1931_reg[3] [2]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__3_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__4
       (.A0(image_buffer1_4_address0[0]),
        .A1(image_buffer1_4_address0[1]),
        .A2(image_buffer1_4_address0[2]),
        .A3(image_buffer1_4_address0[3]),
        .A4(1'b0),
        .D(Q[5]),
        .DPO(ram_reg_0_15_0_0__4_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[3] [0]),
        .DPRA2(\x_mid2_reg_1931_reg[3] [1]),
        .DPRA3(\x_mid2_reg_1931_reg[3] [2]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__4_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__5
       (.A0(image_buffer1_4_address0[0]),
        .A1(image_buffer1_4_address0[1]),
        .A2(image_buffer1_4_address0[2]),
        .A3(image_buffer1_4_address0[3]),
        .A4(1'b0),
        .D(Q[6]),
        .DPO(ram_reg_0_15_0_0__5_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[3] [0]),
        .DPRA2(\x_mid2_reg_1931_reg[3] [1]),
        .DPRA3(\x_mid2_reg_1931_reg[3] [2]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__5_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__6
       (.A0(image_buffer1_4_address0[0]),
        .A1(image_buffer1_4_address0[1]),
        .A2(image_buffer1_4_address0[2]),
        .A3(image_buffer1_4_address0[3]),
        .A4(1'b0),
        .D(Q[7]),
        .DPO(ram_reg_0_15_0_0__6_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[3] [0]),
        .DPRA2(\x_mid2_reg_1931_reg[3] [1]),
        .DPRA3(\x_mid2_reg_1931_reg[3] [2]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__6_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  RAM32X1D ram_reg_0_31_0_0
       (.A0(image_buffer1_4_address0[0]),
        .A1(image_buffer1_4_address0[1]),
        .A2(image_buffer1_4_address0[2]),
        .A3(image_buffer1_4_address0[3]),
        .A4(image_buffer1_4_address0[4]),
        .D(Q[0]),
        .DPO(ram_reg_0_31_0_0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[3] [0]),
        .DPRA2(\x_mid2_reg_1931_reg[3] [1]),
        .DPRA3(\x_mid2_reg_1931_reg[3] [2]),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__0
       (.A0(image_buffer1_4_address0[0]),
        .A1(image_buffer1_4_address0[1]),
        .A2(image_buffer1_4_address0[2]),
        .A3(image_buffer1_4_address0[3]),
        .A4(image_buffer1_4_address0[4]),
        .D(Q[1]),
        .DPO(ram_reg_0_31_0_0__0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[3] [0]),
        .DPRA2(\x_mid2_reg_1931_reg[3] [1]),
        .DPRA3(\x_mid2_reg_1931_reg[3] [2]),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__0_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__1
       (.A0(image_buffer1_4_address0[0]),
        .A1(image_buffer1_4_address0[1]),
        .A2(image_buffer1_4_address0[2]),
        .A3(image_buffer1_4_address0[3]),
        .A4(image_buffer1_4_address0[4]),
        .D(Q[2]),
        .DPO(ram_reg_0_31_0_0__1_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[3] [0]),
        .DPRA2(\x_mid2_reg_1931_reg[3] [1]),
        .DPRA3(\x_mid2_reg_1931_reg[3] [2]),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__1_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__2
       (.A0(image_buffer1_4_address0[0]),
        .A1(image_buffer1_4_address0[1]),
        .A2(image_buffer1_4_address0[2]),
        .A3(image_buffer1_4_address0[3]),
        .A4(image_buffer1_4_address0[4]),
        .D(Q[3]),
        .DPO(ram_reg_0_31_0_0__2_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[3] [0]),
        .DPRA2(\x_mid2_reg_1931_reg[3] [1]),
        .DPRA3(\x_mid2_reg_1931_reg[3] [2]),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__2_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__3
       (.A0(image_buffer1_4_address0[0]),
        .A1(image_buffer1_4_address0[1]),
        .A2(image_buffer1_4_address0[2]),
        .A3(image_buffer1_4_address0[3]),
        .A4(image_buffer1_4_address0[4]),
        .D(Q[4]),
        .DPO(ram_reg_0_31_0_0__3_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[3] [0]),
        .DPRA2(\x_mid2_reg_1931_reg[3] [1]),
        .DPRA3(\x_mid2_reg_1931_reg[3] [2]),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__3_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__4
       (.A0(image_buffer1_4_address0[0]),
        .A1(image_buffer1_4_address0[1]),
        .A2(image_buffer1_4_address0[2]),
        .A3(image_buffer1_4_address0[3]),
        .A4(image_buffer1_4_address0[4]),
        .D(Q[5]),
        .DPO(ram_reg_0_31_0_0__4_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[3] [0]),
        .DPRA2(\x_mid2_reg_1931_reg[3] [1]),
        .DPRA3(\x_mid2_reg_1931_reg[3] [2]),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__4_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__5
       (.A0(image_buffer1_4_address0[0]),
        .A1(image_buffer1_4_address0[1]),
        .A2(image_buffer1_4_address0[2]),
        .A3(image_buffer1_4_address0[3]),
        .A4(image_buffer1_4_address0[4]),
        .D(Q[6]),
        .DPO(ram_reg_0_31_0_0__5_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[3] [0]),
        .DPRA2(\x_mid2_reg_1931_reg[3] [1]),
        .DPRA3(\x_mid2_reg_1931_reg[3] [2]),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__5_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__6
       (.A0(image_buffer1_4_address0[0]),
        .A1(image_buffer1_4_address0[1]),
        .A2(image_buffer1_4_address0[2]),
        .A3(image_buffer1_4_address0[3]),
        .A4(image_buffer1_4_address0[4]),
        .D(Q[7]),
        .DPO(ram_reg_0_31_0_0__6_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[3] [0]),
        .DPRA2(\x_mid2_reg_1931_reg[3] [1]),
        .DPRA3(\x_mid2_reg_1931_reg[3] [2]),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__6_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
endmodule

(* ORIG_REF_NAME = "hog_image_buffer0_1_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_49
   (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] ,
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ,
    ap_clk,
    Q,
    \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ,
    image_buffer1_3_address0,
    \x_mid2_reg_1931_reg[1]_rep__0 ,
    \x_mid2_reg_1931_reg[2]_rep__0 ,
    \x_mid2_reg_1931_reg[3]_rep__0 ,
    sum_addr_1_reg_1953,
    \tmp_s_reg_1732_reg[4] ,
    p_0_in,
    E,
    \ap_CS_fsm_reg[7] );
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] ;
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ;
  input ap_clk;
  input [7:0]Q;
  input \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ;
  input [5:0]image_buffer1_3_address0;
  input \x_mid2_reg_1931_reg[1]_rep__0 ;
  input \x_mid2_reg_1931_reg[2]_rep__0 ;
  input \x_mid2_reg_1931_reg[3]_rep__0 ;
  input sum_addr_1_reg_1953;
  input \tmp_s_reg_1732_reg[4] ;
  input p_0_in;
  input [0:0]E;
  input [0:0]\ap_CS_fsm_reg[7] ;

  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] ;
  wire \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ;
  wire [5:0]image_buffer1_3_address0;
  wire p_0_in;
  wire \q0[0]_i_1__18_n_8 ;
  wire \q0[1]_i_1__18_n_8 ;
  wire \q0[2]_i_1__18_n_8 ;
  wire \q0[3]_i_1__18_n_8 ;
  wire \q0[4]_i_1__18_n_8 ;
  wire \q0[5]_i_1__18_n_8 ;
  wire \q0[6]_i_1__18_n_8 ;
  wire \q0[7]_i_2__18_n_8 ;
  wire ram_reg_0_15_0_0__0_n_8;
  wire ram_reg_0_15_0_0__0_n_9;
  wire ram_reg_0_15_0_0__1_n_8;
  wire ram_reg_0_15_0_0__1_n_9;
  wire ram_reg_0_15_0_0__2_n_8;
  wire ram_reg_0_15_0_0__2_n_9;
  wire ram_reg_0_15_0_0__3_n_8;
  wire ram_reg_0_15_0_0__3_n_9;
  wire ram_reg_0_15_0_0__4_n_8;
  wire ram_reg_0_15_0_0__4_n_9;
  wire ram_reg_0_15_0_0__5_n_8;
  wire ram_reg_0_15_0_0__5_n_9;
  wire ram_reg_0_15_0_0__6_n_8;
  wire ram_reg_0_15_0_0__6_n_9;
  wire ram_reg_0_15_0_0_n_8;
  wire ram_reg_0_15_0_0_n_9;
  wire ram_reg_0_31_0_0__0_n_8;
  wire ram_reg_0_31_0_0__0_n_9;
  wire ram_reg_0_31_0_0__1_n_8;
  wire ram_reg_0_31_0_0__1_n_9;
  wire ram_reg_0_31_0_0__2_n_8;
  wire ram_reg_0_31_0_0__2_n_9;
  wire ram_reg_0_31_0_0__3_n_8;
  wire ram_reg_0_31_0_0__3_n_9;
  wire ram_reg_0_31_0_0__4_n_8;
  wire ram_reg_0_31_0_0__4_n_9;
  wire ram_reg_0_31_0_0__5_n_8;
  wire ram_reg_0_31_0_0__5_n_9;
  wire ram_reg_0_31_0_0__6_n_8;
  wire ram_reg_0_31_0_0__6_n_9;
  wire ram_reg_0_31_0_0_n_8;
  wire ram_reg_0_31_0_0_n_9;
  wire sum_addr_1_reg_1953;
  wire \tmp_s_reg_1732_reg[4] ;
  wire \x_mid2_reg_1931_reg[1]_rep__0 ;
  wire \x_mid2_reg_1931_reg[2]_rep__0 ;
  wire \x_mid2_reg_1931_reg[3]_rep__0 ;

  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[0]_i_1__18 
       (.I0(Q[0]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0_n_9),
        .I3(image_buffer1_3_address0[4]),
        .I4(image_buffer1_3_address0[5]),
        .I5(ram_reg_0_31_0_0_n_9),
        .O(\q0[0]_i_1__18_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[1]_i_1__18 
       (.I0(Q[1]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__0_n_9),
        .I3(image_buffer1_3_address0[4]),
        .I4(image_buffer1_3_address0[5]),
        .I5(ram_reg_0_31_0_0__0_n_9),
        .O(\q0[1]_i_1__18_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[2]_i_1__18 
       (.I0(Q[2]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__1_n_9),
        .I3(image_buffer1_3_address0[4]),
        .I4(image_buffer1_3_address0[5]),
        .I5(ram_reg_0_31_0_0__1_n_9),
        .O(\q0[2]_i_1__18_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[3]_i_1__18 
       (.I0(Q[3]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__2_n_9),
        .I3(image_buffer1_3_address0[4]),
        .I4(image_buffer1_3_address0[5]),
        .I5(ram_reg_0_31_0_0__2_n_9),
        .O(\q0[3]_i_1__18_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[4]_i_1__18 
       (.I0(Q[4]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__3_n_9),
        .I3(image_buffer1_3_address0[4]),
        .I4(image_buffer1_3_address0[5]),
        .I5(ram_reg_0_31_0_0__3_n_9),
        .O(\q0[4]_i_1__18_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[5]_i_1__18 
       (.I0(Q[5]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__4_n_9),
        .I3(image_buffer1_3_address0[4]),
        .I4(image_buffer1_3_address0[5]),
        .I5(ram_reg_0_31_0_0__4_n_9),
        .O(\q0[5]_i_1__18_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[6]_i_1__18 
       (.I0(Q[6]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__5_n_9),
        .I3(image_buffer1_3_address0[4]),
        .I4(image_buffer1_3_address0[5]),
        .I5(ram_reg_0_31_0_0__5_n_9),
        .O(\q0[6]_i_1__18_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[7]_i_2__18 
       (.I0(Q[7]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__6_n_9),
        .I3(image_buffer1_3_address0[4]),
        .I4(image_buffer1_3_address0[5]),
        .I5(ram_reg_0_31_0_0__6_n_9),
        .O(\q0[7]_i_2__18_n_8 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[0]_i_1__18_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] [0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[1]_i_1__18_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[2]_i_1__18_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[3]_i_1__18_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[4]_i_1__18_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[5]_i_1__18_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[6]_i_1__18_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[7]_i_2__18_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] [7]),
        .R(1'b0));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [0]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__0_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [1]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__1_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [2]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__2_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__3_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__4_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__5_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [6]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__6_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(image_buffer1_3_address0[0]),
        .A1(image_buffer1_3_address0[1]),
        .A2(image_buffer1_3_address0[2]),
        .A3(image_buffer1_3_address0[3]),
        .A4(1'b0),
        .D(Q[0]),
        .DPO(ram_reg_0_15_0_0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__0
       (.A0(image_buffer1_3_address0[0]),
        .A1(image_buffer1_3_address0[1]),
        .A2(image_buffer1_3_address0[2]),
        .A3(image_buffer1_3_address0[3]),
        .A4(1'b0),
        .D(Q[1]),
        .DPO(ram_reg_0_15_0_0__0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__0_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__1
       (.A0(image_buffer1_3_address0[0]),
        .A1(image_buffer1_3_address0[1]),
        .A2(image_buffer1_3_address0[2]),
        .A3(image_buffer1_3_address0[3]),
        .A4(1'b0),
        .D(Q[2]),
        .DPO(ram_reg_0_15_0_0__1_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__1_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__2
       (.A0(image_buffer1_3_address0[0]),
        .A1(image_buffer1_3_address0[1]),
        .A2(image_buffer1_3_address0[2]),
        .A3(image_buffer1_3_address0[3]),
        .A4(1'b0),
        .D(Q[3]),
        .DPO(ram_reg_0_15_0_0__2_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__2_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__3
       (.A0(image_buffer1_3_address0[0]),
        .A1(image_buffer1_3_address0[1]),
        .A2(image_buffer1_3_address0[2]),
        .A3(image_buffer1_3_address0[3]),
        .A4(1'b0),
        .D(Q[4]),
        .DPO(ram_reg_0_15_0_0__3_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__3_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__4
       (.A0(image_buffer1_3_address0[0]),
        .A1(image_buffer1_3_address0[1]),
        .A2(image_buffer1_3_address0[2]),
        .A3(image_buffer1_3_address0[3]),
        .A4(1'b0),
        .D(Q[5]),
        .DPO(ram_reg_0_15_0_0__4_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__4_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__5
       (.A0(image_buffer1_3_address0[0]),
        .A1(image_buffer1_3_address0[1]),
        .A2(image_buffer1_3_address0[2]),
        .A3(image_buffer1_3_address0[3]),
        .A4(1'b0),
        .D(Q[6]),
        .DPO(ram_reg_0_15_0_0__5_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__5_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__6
       (.A0(image_buffer1_3_address0[0]),
        .A1(image_buffer1_3_address0[1]),
        .A2(image_buffer1_3_address0[2]),
        .A3(image_buffer1_3_address0[3]),
        .A4(1'b0),
        .D(Q[7]),
        .DPO(ram_reg_0_15_0_0__6_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__6_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  RAM32X1D ram_reg_0_31_0_0
       (.A0(image_buffer1_3_address0[0]),
        .A1(image_buffer1_3_address0[1]),
        .A2(image_buffer1_3_address0[2]),
        .A3(image_buffer1_3_address0[3]),
        .A4(image_buffer1_3_address0[4]),
        .D(Q[0]),
        .DPO(ram_reg_0_31_0_0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__0
       (.A0(image_buffer1_3_address0[0]),
        .A1(image_buffer1_3_address0[1]),
        .A2(image_buffer1_3_address0[2]),
        .A3(image_buffer1_3_address0[3]),
        .A4(image_buffer1_3_address0[4]),
        .D(Q[1]),
        .DPO(ram_reg_0_31_0_0__0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__0_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__1
       (.A0(image_buffer1_3_address0[0]),
        .A1(image_buffer1_3_address0[1]),
        .A2(image_buffer1_3_address0[2]),
        .A3(image_buffer1_3_address0[3]),
        .A4(image_buffer1_3_address0[4]),
        .D(Q[2]),
        .DPO(ram_reg_0_31_0_0__1_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__1_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__2
       (.A0(image_buffer1_3_address0[0]),
        .A1(image_buffer1_3_address0[1]),
        .A2(image_buffer1_3_address0[2]),
        .A3(image_buffer1_3_address0[3]),
        .A4(image_buffer1_3_address0[4]),
        .D(Q[3]),
        .DPO(ram_reg_0_31_0_0__2_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__2_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__3
       (.A0(image_buffer1_3_address0[0]),
        .A1(image_buffer1_3_address0[1]),
        .A2(image_buffer1_3_address0[2]),
        .A3(image_buffer1_3_address0[3]),
        .A4(image_buffer1_3_address0[4]),
        .D(Q[4]),
        .DPO(ram_reg_0_31_0_0__3_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__3_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__4
       (.A0(image_buffer1_3_address0[0]),
        .A1(image_buffer1_3_address0[1]),
        .A2(image_buffer1_3_address0[2]),
        .A3(image_buffer1_3_address0[3]),
        .A4(image_buffer1_3_address0[4]),
        .D(Q[5]),
        .DPO(ram_reg_0_31_0_0__4_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__4_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__5
       (.A0(image_buffer1_3_address0[0]),
        .A1(image_buffer1_3_address0[1]),
        .A2(image_buffer1_3_address0[2]),
        .A3(image_buffer1_3_address0[3]),
        .A4(image_buffer1_3_address0[4]),
        .D(Q[6]),
        .DPO(ram_reg_0_31_0_0__5_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__5_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__6
       (.A0(image_buffer1_3_address0[0]),
        .A1(image_buffer1_3_address0[1]),
        .A2(image_buffer1_3_address0[2]),
        .A3(image_buffer1_3_address0[3]),
        .A4(image_buffer1_3_address0[4]),
        .D(Q[7]),
        .DPO(ram_reg_0_31_0_0__6_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__6_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
endmodule

(* ORIG_REF_NAME = "hog_image_buffer0_1_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_50
   (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] ,
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ,
    ap_clk,
    Q,
    \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ,
    image_buffer1_2_address0,
    \x_mid2_reg_1931_reg[3] ,
    sum_addr_1_reg_1953,
    \tmp_s_reg_1732_reg[4] ,
    p_0_in,
    E,
    \ap_CS_fsm_reg[7] );
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] ;
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ;
  input ap_clk;
  input [7:0]Q;
  input \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ;
  input [5:0]image_buffer1_2_address0;
  input [2:0]\x_mid2_reg_1931_reg[3] ;
  input sum_addr_1_reg_1953;
  input \tmp_s_reg_1732_reg[4] ;
  input p_0_in;
  input [0:0]E;
  input [0:0]\ap_CS_fsm_reg[7] ;

  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] ;
  wire \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ;
  wire [5:0]image_buffer1_2_address0;
  wire p_0_in;
  wire \q0[0]_i_1__28_n_8 ;
  wire \q0[1]_i_1__28_n_8 ;
  wire \q0[2]_i_1__28_n_8 ;
  wire \q0[3]_i_1__28_n_8 ;
  wire \q0[4]_i_1__28_n_8 ;
  wire \q0[5]_i_1__28_n_8 ;
  wire \q0[6]_i_1__28_n_8 ;
  wire \q0[7]_i_2__28_n_8 ;
  wire ram_reg_0_15_0_0__0_n_8;
  wire ram_reg_0_15_0_0__0_n_9;
  wire ram_reg_0_15_0_0__1_n_8;
  wire ram_reg_0_15_0_0__1_n_9;
  wire ram_reg_0_15_0_0__2_n_8;
  wire ram_reg_0_15_0_0__2_n_9;
  wire ram_reg_0_15_0_0__3_n_8;
  wire ram_reg_0_15_0_0__3_n_9;
  wire ram_reg_0_15_0_0__4_n_8;
  wire ram_reg_0_15_0_0__4_n_9;
  wire ram_reg_0_15_0_0__5_n_8;
  wire ram_reg_0_15_0_0__5_n_9;
  wire ram_reg_0_15_0_0__6_n_8;
  wire ram_reg_0_15_0_0__6_n_9;
  wire ram_reg_0_15_0_0_n_8;
  wire ram_reg_0_15_0_0_n_9;
  wire ram_reg_0_31_0_0__0_n_8;
  wire ram_reg_0_31_0_0__0_n_9;
  wire ram_reg_0_31_0_0__1_n_8;
  wire ram_reg_0_31_0_0__1_n_9;
  wire ram_reg_0_31_0_0__2_n_8;
  wire ram_reg_0_31_0_0__2_n_9;
  wire ram_reg_0_31_0_0__3_n_8;
  wire ram_reg_0_31_0_0__3_n_9;
  wire ram_reg_0_31_0_0__4_n_8;
  wire ram_reg_0_31_0_0__4_n_9;
  wire ram_reg_0_31_0_0__5_n_8;
  wire ram_reg_0_31_0_0__5_n_9;
  wire ram_reg_0_31_0_0__6_n_8;
  wire ram_reg_0_31_0_0__6_n_9;
  wire ram_reg_0_31_0_0_n_8;
  wire ram_reg_0_31_0_0_n_9;
  wire sum_addr_1_reg_1953;
  wire \tmp_s_reg_1732_reg[4] ;
  wire [2:0]\x_mid2_reg_1931_reg[3] ;

  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[0]_i_1__28 
       (.I0(Q[0]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0_n_9),
        .I3(image_buffer1_2_address0[4]),
        .I4(image_buffer1_2_address0[5]),
        .I5(ram_reg_0_31_0_0_n_9),
        .O(\q0[0]_i_1__28_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[1]_i_1__28 
       (.I0(Q[1]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__0_n_9),
        .I3(image_buffer1_2_address0[4]),
        .I4(image_buffer1_2_address0[5]),
        .I5(ram_reg_0_31_0_0__0_n_9),
        .O(\q0[1]_i_1__28_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[2]_i_1__28 
       (.I0(Q[2]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__1_n_9),
        .I3(image_buffer1_2_address0[4]),
        .I4(image_buffer1_2_address0[5]),
        .I5(ram_reg_0_31_0_0__1_n_9),
        .O(\q0[2]_i_1__28_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[3]_i_1__28 
       (.I0(Q[3]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__2_n_9),
        .I3(image_buffer1_2_address0[4]),
        .I4(image_buffer1_2_address0[5]),
        .I5(ram_reg_0_31_0_0__2_n_9),
        .O(\q0[3]_i_1__28_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[4]_i_1__28 
       (.I0(Q[4]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__3_n_9),
        .I3(image_buffer1_2_address0[4]),
        .I4(image_buffer1_2_address0[5]),
        .I5(ram_reg_0_31_0_0__3_n_9),
        .O(\q0[4]_i_1__28_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[5]_i_1__28 
       (.I0(Q[5]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__4_n_9),
        .I3(image_buffer1_2_address0[4]),
        .I4(image_buffer1_2_address0[5]),
        .I5(ram_reg_0_31_0_0__4_n_9),
        .O(\q0[5]_i_1__28_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[6]_i_1__28 
       (.I0(Q[6]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__5_n_9),
        .I3(image_buffer1_2_address0[4]),
        .I4(image_buffer1_2_address0[5]),
        .I5(ram_reg_0_31_0_0__5_n_9),
        .O(\q0[6]_i_1__28_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[7]_i_2__28 
       (.I0(Q[7]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__6_n_9),
        .I3(image_buffer1_2_address0[4]),
        .I4(image_buffer1_2_address0[5]),
        .I5(ram_reg_0_31_0_0__6_n_9),
        .O(\q0[7]_i_2__28_n_8 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[0]_i_1__28_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] [0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[1]_i_1__28_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[2]_i_1__28_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[3]_i_1__28_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[4]_i_1__28_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[5]_i_1__28_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[6]_i_1__28_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[7]_i_2__28_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] [7]),
        .R(1'b0));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [0]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__0_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [1]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__1_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [2]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__2_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__3_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__4_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__5_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [6]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__6_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(image_buffer1_2_address0[0]),
        .A1(image_buffer1_2_address0[1]),
        .A2(image_buffer1_2_address0[2]),
        .A3(image_buffer1_2_address0[3]),
        .A4(1'b0),
        .D(Q[0]),
        .DPO(ram_reg_0_15_0_0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[3] [0]),
        .DPRA2(\x_mid2_reg_1931_reg[3] [1]),
        .DPRA3(\x_mid2_reg_1931_reg[3] [2]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__0
       (.A0(image_buffer1_2_address0[0]),
        .A1(image_buffer1_2_address0[1]),
        .A2(image_buffer1_2_address0[2]),
        .A3(image_buffer1_2_address0[3]),
        .A4(1'b0),
        .D(Q[1]),
        .DPO(ram_reg_0_15_0_0__0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[3] [0]),
        .DPRA2(\x_mid2_reg_1931_reg[3] [1]),
        .DPRA3(\x_mid2_reg_1931_reg[3] [2]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__0_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__1
       (.A0(image_buffer1_2_address0[0]),
        .A1(image_buffer1_2_address0[1]),
        .A2(image_buffer1_2_address0[2]),
        .A3(image_buffer1_2_address0[3]),
        .A4(1'b0),
        .D(Q[2]),
        .DPO(ram_reg_0_15_0_0__1_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[3] [0]),
        .DPRA2(\x_mid2_reg_1931_reg[3] [1]),
        .DPRA3(\x_mid2_reg_1931_reg[3] [2]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__1_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__2
       (.A0(image_buffer1_2_address0[0]),
        .A1(image_buffer1_2_address0[1]),
        .A2(image_buffer1_2_address0[2]),
        .A3(image_buffer1_2_address0[3]),
        .A4(1'b0),
        .D(Q[3]),
        .DPO(ram_reg_0_15_0_0__2_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[3] [0]),
        .DPRA2(\x_mid2_reg_1931_reg[3] [1]),
        .DPRA3(\x_mid2_reg_1931_reg[3] [2]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__2_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__3
       (.A0(image_buffer1_2_address0[0]),
        .A1(image_buffer1_2_address0[1]),
        .A2(image_buffer1_2_address0[2]),
        .A3(image_buffer1_2_address0[3]),
        .A4(1'b0),
        .D(Q[4]),
        .DPO(ram_reg_0_15_0_0__3_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[3] [0]),
        .DPRA2(\x_mid2_reg_1931_reg[3] [1]),
        .DPRA3(\x_mid2_reg_1931_reg[3] [2]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__3_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__4
       (.A0(image_buffer1_2_address0[0]),
        .A1(image_buffer1_2_address0[1]),
        .A2(image_buffer1_2_address0[2]),
        .A3(image_buffer1_2_address0[3]),
        .A4(1'b0),
        .D(Q[5]),
        .DPO(ram_reg_0_15_0_0__4_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[3] [0]),
        .DPRA2(\x_mid2_reg_1931_reg[3] [1]),
        .DPRA3(\x_mid2_reg_1931_reg[3] [2]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__4_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__5
       (.A0(image_buffer1_2_address0[0]),
        .A1(image_buffer1_2_address0[1]),
        .A2(image_buffer1_2_address0[2]),
        .A3(image_buffer1_2_address0[3]),
        .A4(1'b0),
        .D(Q[6]),
        .DPO(ram_reg_0_15_0_0__5_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[3] [0]),
        .DPRA2(\x_mid2_reg_1931_reg[3] [1]),
        .DPRA3(\x_mid2_reg_1931_reg[3] [2]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__5_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__6
       (.A0(image_buffer1_2_address0[0]),
        .A1(image_buffer1_2_address0[1]),
        .A2(image_buffer1_2_address0[2]),
        .A3(image_buffer1_2_address0[3]),
        .A4(1'b0),
        .D(Q[7]),
        .DPO(ram_reg_0_15_0_0__6_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[3] [0]),
        .DPRA2(\x_mid2_reg_1931_reg[3] [1]),
        .DPRA3(\x_mid2_reg_1931_reg[3] [2]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__6_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  RAM32X1D ram_reg_0_31_0_0
       (.A0(image_buffer1_2_address0[0]),
        .A1(image_buffer1_2_address0[1]),
        .A2(image_buffer1_2_address0[2]),
        .A3(image_buffer1_2_address0[3]),
        .A4(image_buffer1_2_address0[4]),
        .D(Q[0]),
        .DPO(ram_reg_0_31_0_0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[3] [0]),
        .DPRA2(\x_mid2_reg_1931_reg[3] [1]),
        .DPRA3(\x_mid2_reg_1931_reg[3] [2]),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__0
       (.A0(image_buffer1_2_address0[0]),
        .A1(image_buffer1_2_address0[1]),
        .A2(image_buffer1_2_address0[2]),
        .A3(image_buffer1_2_address0[3]),
        .A4(image_buffer1_2_address0[4]),
        .D(Q[1]),
        .DPO(ram_reg_0_31_0_0__0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[3] [0]),
        .DPRA2(\x_mid2_reg_1931_reg[3] [1]),
        .DPRA3(\x_mid2_reg_1931_reg[3] [2]),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__0_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__1
       (.A0(image_buffer1_2_address0[0]),
        .A1(image_buffer1_2_address0[1]),
        .A2(image_buffer1_2_address0[2]),
        .A3(image_buffer1_2_address0[3]),
        .A4(image_buffer1_2_address0[4]),
        .D(Q[2]),
        .DPO(ram_reg_0_31_0_0__1_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[3] [0]),
        .DPRA2(\x_mid2_reg_1931_reg[3] [1]),
        .DPRA3(\x_mid2_reg_1931_reg[3] [2]),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__1_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__2
       (.A0(image_buffer1_2_address0[0]),
        .A1(image_buffer1_2_address0[1]),
        .A2(image_buffer1_2_address0[2]),
        .A3(image_buffer1_2_address0[3]),
        .A4(image_buffer1_2_address0[4]),
        .D(Q[3]),
        .DPO(ram_reg_0_31_0_0__2_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[3] [0]),
        .DPRA2(\x_mid2_reg_1931_reg[3] [1]),
        .DPRA3(\x_mid2_reg_1931_reg[3] [2]),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__2_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__3
       (.A0(image_buffer1_2_address0[0]),
        .A1(image_buffer1_2_address0[1]),
        .A2(image_buffer1_2_address0[2]),
        .A3(image_buffer1_2_address0[3]),
        .A4(image_buffer1_2_address0[4]),
        .D(Q[4]),
        .DPO(ram_reg_0_31_0_0__3_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[3] [0]),
        .DPRA2(\x_mid2_reg_1931_reg[3] [1]),
        .DPRA3(\x_mid2_reg_1931_reg[3] [2]),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__3_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__4
       (.A0(image_buffer1_2_address0[0]),
        .A1(image_buffer1_2_address0[1]),
        .A2(image_buffer1_2_address0[2]),
        .A3(image_buffer1_2_address0[3]),
        .A4(image_buffer1_2_address0[4]),
        .D(Q[5]),
        .DPO(ram_reg_0_31_0_0__4_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[3] [0]),
        .DPRA2(\x_mid2_reg_1931_reg[3] [1]),
        .DPRA3(\x_mid2_reg_1931_reg[3] [2]),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__4_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__5
       (.A0(image_buffer1_2_address0[0]),
        .A1(image_buffer1_2_address0[1]),
        .A2(image_buffer1_2_address0[2]),
        .A3(image_buffer1_2_address0[3]),
        .A4(image_buffer1_2_address0[4]),
        .D(Q[6]),
        .DPO(ram_reg_0_31_0_0__5_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[3] [0]),
        .DPRA2(\x_mid2_reg_1931_reg[3] [1]),
        .DPRA3(\x_mid2_reg_1931_reg[3] [2]),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__5_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__6
       (.A0(image_buffer1_2_address0[0]),
        .A1(image_buffer1_2_address0[1]),
        .A2(image_buffer1_2_address0[2]),
        .A3(image_buffer1_2_address0[3]),
        .A4(image_buffer1_2_address0[4]),
        .D(Q[7]),
        .DPO(ram_reg_0_31_0_0__6_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[3] [0]),
        .DPRA2(\x_mid2_reg_1931_reg[3] [1]),
        .DPRA3(\x_mid2_reg_1931_reg[3] [2]),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__6_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
endmodule

(* ORIG_REF_NAME = "hog_image_buffer0_1_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_51
   (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7] ,
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ,
    ap_clk,
    Q,
    \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ,
    image_buffer1_1_address0,
    \x_mid2_reg_1931_reg[3] ,
    sum_addr_1_reg_1953,
    \tmp_s_reg_1732_reg[4] ,
    \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0_0 ,
    E,
    \ap_CS_fsm_reg[7] );
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7] ;
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ;
  input ap_clk;
  input [7:0]Q;
  input \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ;
  input [5:0]image_buffer1_1_address0;
  input [2:0]\x_mid2_reg_1931_reg[3] ;
  input sum_addr_1_reg_1953;
  input \tmp_s_reg_1732_reg[4] ;
  input \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0_0 ;
  input [0:0]E;
  input [0:0]\ap_CS_fsm_reg[7] ;

  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7] ;
  wire \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ;
  wire \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0_0 ;
  wire [5:0]image_buffer1_1_address0;
  wire \q0[0]_i_1__29_n_8 ;
  wire \q0[1]_i_1__29_n_8 ;
  wire \q0[2]_i_1__29_n_8 ;
  wire \q0[3]_i_1__29_n_8 ;
  wire \q0[4]_i_1__29_n_8 ;
  wire \q0[5]_i_1__29_n_8 ;
  wire \q0[6]_i_1__29_n_8 ;
  wire \q0[7]_i_2__29_n_8 ;
  wire ram_reg_0_15_0_0__0_n_8;
  wire ram_reg_0_15_0_0__0_n_9;
  wire ram_reg_0_15_0_0__1_n_8;
  wire ram_reg_0_15_0_0__1_n_9;
  wire ram_reg_0_15_0_0__2_n_8;
  wire ram_reg_0_15_0_0__2_n_9;
  wire ram_reg_0_15_0_0__3_n_8;
  wire ram_reg_0_15_0_0__3_n_9;
  wire ram_reg_0_15_0_0__4_n_8;
  wire ram_reg_0_15_0_0__4_n_9;
  wire ram_reg_0_15_0_0__5_n_8;
  wire ram_reg_0_15_0_0__5_n_9;
  wire ram_reg_0_15_0_0__6_n_8;
  wire ram_reg_0_15_0_0__6_n_9;
  wire ram_reg_0_15_0_0_n_8;
  wire ram_reg_0_15_0_0_n_9;
  wire ram_reg_0_31_0_0__0_n_8;
  wire ram_reg_0_31_0_0__0_n_9;
  wire ram_reg_0_31_0_0__1_n_8;
  wire ram_reg_0_31_0_0__1_n_9;
  wire ram_reg_0_31_0_0__2_n_8;
  wire ram_reg_0_31_0_0__2_n_9;
  wire ram_reg_0_31_0_0__3_n_8;
  wire ram_reg_0_31_0_0__3_n_9;
  wire ram_reg_0_31_0_0__4_n_8;
  wire ram_reg_0_31_0_0__4_n_9;
  wire ram_reg_0_31_0_0__5_n_8;
  wire ram_reg_0_31_0_0__5_n_9;
  wire ram_reg_0_31_0_0__6_n_8;
  wire ram_reg_0_31_0_0__6_n_9;
  wire ram_reg_0_31_0_0_n_8;
  wire ram_reg_0_31_0_0_n_9;
  wire sum_addr_1_reg_1953;
  wire \tmp_s_reg_1732_reg[4] ;
  wire [2:0]\x_mid2_reg_1931_reg[3] ;

  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[0]_i_1__29 
       (.I0(Q[0]),
        .I1(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0_0 ),
        .I2(ram_reg_0_15_0_0_n_9),
        .I3(image_buffer1_1_address0[4]),
        .I4(image_buffer1_1_address0[5]),
        .I5(ram_reg_0_31_0_0_n_9),
        .O(\q0[0]_i_1__29_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[1]_i_1__29 
       (.I0(Q[1]),
        .I1(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0_0 ),
        .I2(ram_reg_0_15_0_0__0_n_9),
        .I3(image_buffer1_1_address0[4]),
        .I4(image_buffer1_1_address0[5]),
        .I5(ram_reg_0_31_0_0__0_n_9),
        .O(\q0[1]_i_1__29_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[2]_i_1__29 
       (.I0(Q[2]),
        .I1(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0_0 ),
        .I2(ram_reg_0_15_0_0__1_n_9),
        .I3(image_buffer1_1_address0[4]),
        .I4(image_buffer1_1_address0[5]),
        .I5(ram_reg_0_31_0_0__1_n_9),
        .O(\q0[2]_i_1__29_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[3]_i_1__29 
       (.I0(Q[3]),
        .I1(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0_0 ),
        .I2(ram_reg_0_15_0_0__2_n_9),
        .I3(image_buffer1_1_address0[4]),
        .I4(image_buffer1_1_address0[5]),
        .I5(ram_reg_0_31_0_0__2_n_9),
        .O(\q0[3]_i_1__29_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[4]_i_1__29 
       (.I0(Q[4]),
        .I1(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0_0 ),
        .I2(ram_reg_0_15_0_0__3_n_9),
        .I3(image_buffer1_1_address0[4]),
        .I4(image_buffer1_1_address0[5]),
        .I5(ram_reg_0_31_0_0__3_n_9),
        .O(\q0[4]_i_1__29_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[5]_i_1__29 
       (.I0(Q[5]),
        .I1(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0_0 ),
        .I2(ram_reg_0_15_0_0__4_n_9),
        .I3(image_buffer1_1_address0[4]),
        .I4(image_buffer1_1_address0[5]),
        .I5(ram_reg_0_31_0_0__4_n_9),
        .O(\q0[5]_i_1__29_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[6]_i_1__29 
       (.I0(Q[6]),
        .I1(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0_0 ),
        .I2(ram_reg_0_15_0_0__5_n_9),
        .I3(image_buffer1_1_address0[4]),
        .I4(image_buffer1_1_address0[5]),
        .I5(ram_reg_0_31_0_0__5_n_9),
        .O(\q0[6]_i_1__29_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[7]_i_2__29 
       (.I0(Q[7]),
        .I1(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0_0 ),
        .I2(ram_reg_0_15_0_0__6_n_9),
        .I3(image_buffer1_1_address0[4]),
        .I4(image_buffer1_1_address0[5]),
        .I5(ram_reg_0_31_0_0__6_n_9),
        .O(\q0[7]_i_2__29_n_8 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[0]_i_1__29_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7] [0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[1]_i_1__29_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7] [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[2]_i_1__29_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7] [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[3]_i_1__29_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7] [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[4]_i_1__29_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7] [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[5]_i_1__29_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7] [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[6]_i_1__29_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7] [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[7]_i_2__29_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7] [7]),
        .R(1'b0));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [0]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__0_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [1]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__1_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [2]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__2_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__3_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__4_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__5_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [6]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__6_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(image_buffer1_1_address0[0]),
        .A1(image_buffer1_1_address0[1]),
        .A2(image_buffer1_1_address0[2]),
        .A3(image_buffer1_1_address0[3]),
        .A4(1'b0),
        .D(Q[0]),
        .DPO(ram_reg_0_15_0_0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[3] [0]),
        .DPRA2(\x_mid2_reg_1931_reg[3] [1]),
        .DPRA3(\x_mid2_reg_1931_reg[3] [2]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__0
       (.A0(image_buffer1_1_address0[0]),
        .A1(image_buffer1_1_address0[1]),
        .A2(image_buffer1_1_address0[2]),
        .A3(image_buffer1_1_address0[3]),
        .A4(1'b0),
        .D(Q[1]),
        .DPO(ram_reg_0_15_0_0__0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[3] [0]),
        .DPRA2(\x_mid2_reg_1931_reg[3] [1]),
        .DPRA3(\x_mid2_reg_1931_reg[3] [2]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__0_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__1
       (.A0(image_buffer1_1_address0[0]),
        .A1(image_buffer1_1_address0[1]),
        .A2(image_buffer1_1_address0[2]),
        .A3(image_buffer1_1_address0[3]),
        .A4(1'b0),
        .D(Q[2]),
        .DPO(ram_reg_0_15_0_0__1_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[3] [0]),
        .DPRA2(\x_mid2_reg_1931_reg[3] [1]),
        .DPRA3(\x_mid2_reg_1931_reg[3] [2]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__1_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__2
       (.A0(image_buffer1_1_address0[0]),
        .A1(image_buffer1_1_address0[1]),
        .A2(image_buffer1_1_address0[2]),
        .A3(image_buffer1_1_address0[3]),
        .A4(1'b0),
        .D(Q[3]),
        .DPO(ram_reg_0_15_0_0__2_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[3] [0]),
        .DPRA2(\x_mid2_reg_1931_reg[3] [1]),
        .DPRA3(\x_mid2_reg_1931_reg[3] [2]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__2_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__3
       (.A0(image_buffer1_1_address0[0]),
        .A1(image_buffer1_1_address0[1]),
        .A2(image_buffer1_1_address0[2]),
        .A3(image_buffer1_1_address0[3]),
        .A4(1'b0),
        .D(Q[4]),
        .DPO(ram_reg_0_15_0_0__3_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[3] [0]),
        .DPRA2(\x_mid2_reg_1931_reg[3] [1]),
        .DPRA3(\x_mid2_reg_1931_reg[3] [2]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__3_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__4
       (.A0(image_buffer1_1_address0[0]),
        .A1(image_buffer1_1_address0[1]),
        .A2(image_buffer1_1_address0[2]),
        .A3(image_buffer1_1_address0[3]),
        .A4(1'b0),
        .D(Q[5]),
        .DPO(ram_reg_0_15_0_0__4_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[3] [0]),
        .DPRA2(\x_mid2_reg_1931_reg[3] [1]),
        .DPRA3(\x_mid2_reg_1931_reg[3] [2]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__4_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__5
       (.A0(image_buffer1_1_address0[0]),
        .A1(image_buffer1_1_address0[1]),
        .A2(image_buffer1_1_address0[2]),
        .A3(image_buffer1_1_address0[3]),
        .A4(1'b0),
        .D(Q[6]),
        .DPO(ram_reg_0_15_0_0__5_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[3] [0]),
        .DPRA2(\x_mid2_reg_1931_reg[3] [1]),
        .DPRA3(\x_mid2_reg_1931_reg[3] [2]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__5_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__6
       (.A0(image_buffer1_1_address0[0]),
        .A1(image_buffer1_1_address0[1]),
        .A2(image_buffer1_1_address0[2]),
        .A3(image_buffer1_1_address0[3]),
        .A4(1'b0),
        .D(Q[7]),
        .DPO(ram_reg_0_15_0_0__6_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[3] [0]),
        .DPRA2(\x_mid2_reg_1931_reg[3] [1]),
        .DPRA3(\x_mid2_reg_1931_reg[3] [2]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__6_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  RAM32X1D ram_reg_0_31_0_0
       (.A0(image_buffer1_1_address0[0]),
        .A1(image_buffer1_1_address0[1]),
        .A2(image_buffer1_1_address0[2]),
        .A3(image_buffer1_1_address0[3]),
        .A4(image_buffer1_1_address0[4]),
        .D(Q[0]),
        .DPO(ram_reg_0_31_0_0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[3] [0]),
        .DPRA2(\x_mid2_reg_1931_reg[3] [1]),
        .DPRA3(\x_mid2_reg_1931_reg[3] [2]),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__0
       (.A0(image_buffer1_1_address0[0]),
        .A1(image_buffer1_1_address0[1]),
        .A2(image_buffer1_1_address0[2]),
        .A3(image_buffer1_1_address0[3]),
        .A4(image_buffer1_1_address0[4]),
        .D(Q[1]),
        .DPO(ram_reg_0_31_0_0__0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[3] [0]),
        .DPRA2(\x_mid2_reg_1931_reg[3] [1]),
        .DPRA3(\x_mid2_reg_1931_reg[3] [2]),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__0_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__1
       (.A0(image_buffer1_1_address0[0]),
        .A1(image_buffer1_1_address0[1]),
        .A2(image_buffer1_1_address0[2]),
        .A3(image_buffer1_1_address0[3]),
        .A4(image_buffer1_1_address0[4]),
        .D(Q[2]),
        .DPO(ram_reg_0_31_0_0__1_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[3] [0]),
        .DPRA2(\x_mid2_reg_1931_reg[3] [1]),
        .DPRA3(\x_mid2_reg_1931_reg[3] [2]),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__1_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__2
       (.A0(image_buffer1_1_address0[0]),
        .A1(image_buffer1_1_address0[1]),
        .A2(image_buffer1_1_address0[2]),
        .A3(image_buffer1_1_address0[3]),
        .A4(image_buffer1_1_address0[4]),
        .D(Q[3]),
        .DPO(ram_reg_0_31_0_0__2_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[3] [0]),
        .DPRA2(\x_mid2_reg_1931_reg[3] [1]),
        .DPRA3(\x_mid2_reg_1931_reg[3] [2]),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__2_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__3
       (.A0(image_buffer1_1_address0[0]),
        .A1(image_buffer1_1_address0[1]),
        .A2(image_buffer1_1_address0[2]),
        .A3(image_buffer1_1_address0[3]),
        .A4(image_buffer1_1_address0[4]),
        .D(Q[4]),
        .DPO(ram_reg_0_31_0_0__3_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[3] [0]),
        .DPRA2(\x_mid2_reg_1931_reg[3] [1]),
        .DPRA3(\x_mid2_reg_1931_reg[3] [2]),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__3_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__4
       (.A0(image_buffer1_1_address0[0]),
        .A1(image_buffer1_1_address0[1]),
        .A2(image_buffer1_1_address0[2]),
        .A3(image_buffer1_1_address0[3]),
        .A4(image_buffer1_1_address0[4]),
        .D(Q[5]),
        .DPO(ram_reg_0_31_0_0__4_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[3] [0]),
        .DPRA2(\x_mid2_reg_1931_reg[3] [1]),
        .DPRA3(\x_mid2_reg_1931_reg[3] [2]),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__4_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__5
       (.A0(image_buffer1_1_address0[0]),
        .A1(image_buffer1_1_address0[1]),
        .A2(image_buffer1_1_address0[2]),
        .A3(image_buffer1_1_address0[3]),
        .A4(image_buffer1_1_address0[4]),
        .D(Q[6]),
        .DPO(ram_reg_0_31_0_0__5_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[3] [0]),
        .DPRA2(\x_mid2_reg_1931_reg[3] [1]),
        .DPRA3(\x_mid2_reg_1931_reg[3] [2]),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__5_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__6
       (.A0(image_buffer1_1_address0[0]),
        .A1(image_buffer1_1_address0[1]),
        .A2(image_buffer1_1_address0[2]),
        .A3(image_buffer1_1_address0[3]),
        .A4(image_buffer1_1_address0[4]),
        .D(Q[7]),
        .DPO(ram_reg_0_31_0_0__6_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[3] [0]),
        .DPRA2(\x_mid2_reg_1931_reg[3] [1]),
        .DPRA3(\x_mid2_reg_1931_reg[3] [2]),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__6_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
endmodule

(* ORIG_REF_NAME = "hog_image_buffer0_1_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_52
   (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7] ,
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ,
    ap_clk,
    Q,
    \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[2]__0 ,
    image_buffer1_16_address0,
    \x_mid2_reg_1931_reg[3] ,
    sum_addr_1_reg_1953,
    \tmp_s_reg_1732_reg[4] ,
    p_0_in,
    E,
    \ap_CS_fsm_reg[7] );
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7] ;
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ;
  input ap_clk;
  input [7:0]Q;
  input \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[2]__0 ;
  input [5:0]image_buffer1_16_address0;
  input [2:0]\x_mid2_reg_1931_reg[3] ;
  input sum_addr_1_reg_1953;
  input \tmp_s_reg_1732_reg[4] ;
  input p_0_in;
  input [0:0]E;
  input [0:0]\ap_CS_fsm_reg[7] ;

  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7] ;
  wire \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[2]__0 ;
  wire [5:0]image_buffer1_16_address0;
  wire p_0_in;
  wire \q0[0]_i_1__30_n_8 ;
  wire \q0[1]_i_1__30_n_8 ;
  wire \q0[2]_i_1__30_n_8 ;
  wire \q0[3]_i_1__30_n_8 ;
  wire \q0[4]_i_1__30_n_8 ;
  wire \q0[5]_i_1__30_n_8 ;
  wire \q0[6]_i_1__30_n_8 ;
  wire \q0[7]_i_2__30_n_8 ;
  wire ram_reg_0_15_0_0__0_n_8;
  wire ram_reg_0_15_0_0__0_n_9;
  wire ram_reg_0_15_0_0__1_n_8;
  wire ram_reg_0_15_0_0__1_n_9;
  wire ram_reg_0_15_0_0__2_n_8;
  wire ram_reg_0_15_0_0__2_n_9;
  wire ram_reg_0_15_0_0__3_n_8;
  wire ram_reg_0_15_0_0__3_n_9;
  wire ram_reg_0_15_0_0__4_n_8;
  wire ram_reg_0_15_0_0__4_n_9;
  wire ram_reg_0_15_0_0__5_n_8;
  wire ram_reg_0_15_0_0__5_n_9;
  wire ram_reg_0_15_0_0__6_n_8;
  wire ram_reg_0_15_0_0__6_n_9;
  wire ram_reg_0_15_0_0_n_8;
  wire ram_reg_0_15_0_0_n_9;
  wire ram_reg_0_31_0_0__0_n_8;
  wire ram_reg_0_31_0_0__0_n_9;
  wire ram_reg_0_31_0_0__1_n_8;
  wire ram_reg_0_31_0_0__1_n_9;
  wire ram_reg_0_31_0_0__2_n_8;
  wire ram_reg_0_31_0_0__2_n_9;
  wire ram_reg_0_31_0_0__3_n_8;
  wire ram_reg_0_31_0_0__3_n_9;
  wire ram_reg_0_31_0_0__4_n_8;
  wire ram_reg_0_31_0_0__4_n_9;
  wire ram_reg_0_31_0_0__5_n_8;
  wire ram_reg_0_31_0_0__5_n_9;
  wire ram_reg_0_31_0_0__6_n_8;
  wire ram_reg_0_31_0_0__6_n_9;
  wire ram_reg_0_31_0_0_n_8;
  wire ram_reg_0_31_0_0_n_9;
  wire sum_addr_1_reg_1953;
  wire \tmp_s_reg_1732_reg[4] ;
  wire [2:0]\x_mid2_reg_1931_reg[3] ;

  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[0]_i_1__30 
       (.I0(Q[0]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0_n_9),
        .I3(image_buffer1_16_address0[4]),
        .I4(image_buffer1_16_address0[5]),
        .I5(ram_reg_0_31_0_0_n_9),
        .O(\q0[0]_i_1__30_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[1]_i_1__30 
       (.I0(Q[1]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__0_n_9),
        .I3(image_buffer1_16_address0[4]),
        .I4(image_buffer1_16_address0[5]),
        .I5(ram_reg_0_31_0_0__0_n_9),
        .O(\q0[1]_i_1__30_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[2]_i_1__30 
       (.I0(Q[2]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__1_n_9),
        .I3(image_buffer1_16_address0[4]),
        .I4(image_buffer1_16_address0[5]),
        .I5(ram_reg_0_31_0_0__1_n_9),
        .O(\q0[2]_i_1__30_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[3]_i_1__30 
       (.I0(Q[3]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__2_n_9),
        .I3(image_buffer1_16_address0[4]),
        .I4(image_buffer1_16_address0[5]),
        .I5(ram_reg_0_31_0_0__2_n_9),
        .O(\q0[3]_i_1__30_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[4]_i_1__30 
       (.I0(Q[4]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__3_n_9),
        .I3(image_buffer1_16_address0[4]),
        .I4(image_buffer1_16_address0[5]),
        .I5(ram_reg_0_31_0_0__3_n_9),
        .O(\q0[4]_i_1__30_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[5]_i_1__30 
       (.I0(Q[5]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__4_n_9),
        .I3(image_buffer1_16_address0[4]),
        .I4(image_buffer1_16_address0[5]),
        .I5(ram_reg_0_31_0_0__4_n_9),
        .O(\q0[5]_i_1__30_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[6]_i_1__30 
       (.I0(Q[6]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__5_n_9),
        .I3(image_buffer1_16_address0[4]),
        .I4(image_buffer1_16_address0[5]),
        .I5(ram_reg_0_31_0_0__5_n_9),
        .O(\q0[6]_i_1__30_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[7]_i_2__30 
       (.I0(Q[7]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__6_n_9),
        .I3(image_buffer1_16_address0[4]),
        .I4(image_buffer1_16_address0[5]),
        .I5(ram_reg_0_31_0_0__6_n_9),
        .O(\q0[7]_i_2__30_n_8 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[0]_i_1__30_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7] [0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[1]_i_1__30_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7] [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[2]_i_1__30_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7] [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[3]_i_1__30_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7] [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[4]_i_1__30_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7] [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[5]_i_1__30_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7] [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[6]_i_1__30_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7] [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[7]_i_2__30_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7] [7]),
        .R(1'b0));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [0]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__0_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [1]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__1_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [2]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__2_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__3_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__4_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__5_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [6]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__6_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(image_buffer1_16_address0[0]),
        .A1(image_buffer1_16_address0[1]),
        .A2(image_buffer1_16_address0[2]),
        .A3(image_buffer1_16_address0[3]),
        .A4(1'b0),
        .D(Q[0]),
        .DPO(ram_reg_0_15_0_0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[3] [0]),
        .DPRA2(\x_mid2_reg_1931_reg[3] [1]),
        .DPRA3(\x_mid2_reg_1931_reg[3] [2]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__0
       (.A0(image_buffer1_16_address0[0]),
        .A1(image_buffer1_16_address0[1]),
        .A2(image_buffer1_16_address0[2]),
        .A3(image_buffer1_16_address0[3]),
        .A4(1'b0),
        .D(Q[1]),
        .DPO(ram_reg_0_15_0_0__0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[3] [0]),
        .DPRA2(\x_mid2_reg_1931_reg[3] [1]),
        .DPRA3(\x_mid2_reg_1931_reg[3] [2]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__0_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__1
       (.A0(image_buffer1_16_address0[0]),
        .A1(image_buffer1_16_address0[1]),
        .A2(image_buffer1_16_address0[2]),
        .A3(image_buffer1_16_address0[3]),
        .A4(1'b0),
        .D(Q[2]),
        .DPO(ram_reg_0_15_0_0__1_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[3] [0]),
        .DPRA2(\x_mid2_reg_1931_reg[3] [1]),
        .DPRA3(\x_mid2_reg_1931_reg[3] [2]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__1_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__2
       (.A0(image_buffer1_16_address0[0]),
        .A1(image_buffer1_16_address0[1]),
        .A2(image_buffer1_16_address0[2]),
        .A3(image_buffer1_16_address0[3]),
        .A4(1'b0),
        .D(Q[3]),
        .DPO(ram_reg_0_15_0_0__2_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[3] [0]),
        .DPRA2(\x_mid2_reg_1931_reg[3] [1]),
        .DPRA3(\x_mid2_reg_1931_reg[3] [2]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__2_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__3
       (.A0(image_buffer1_16_address0[0]),
        .A1(image_buffer1_16_address0[1]),
        .A2(image_buffer1_16_address0[2]),
        .A3(image_buffer1_16_address0[3]),
        .A4(1'b0),
        .D(Q[4]),
        .DPO(ram_reg_0_15_0_0__3_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[3] [0]),
        .DPRA2(\x_mid2_reg_1931_reg[3] [1]),
        .DPRA3(\x_mid2_reg_1931_reg[3] [2]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__3_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__4
       (.A0(image_buffer1_16_address0[0]),
        .A1(image_buffer1_16_address0[1]),
        .A2(image_buffer1_16_address0[2]),
        .A3(image_buffer1_16_address0[3]),
        .A4(1'b0),
        .D(Q[5]),
        .DPO(ram_reg_0_15_0_0__4_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[3] [0]),
        .DPRA2(\x_mid2_reg_1931_reg[3] [1]),
        .DPRA3(\x_mid2_reg_1931_reg[3] [2]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__4_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__5
       (.A0(image_buffer1_16_address0[0]),
        .A1(image_buffer1_16_address0[1]),
        .A2(image_buffer1_16_address0[2]),
        .A3(image_buffer1_16_address0[3]),
        .A4(1'b0),
        .D(Q[6]),
        .DPO(ram_reg_0_15_0_0__5_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[3] [0]),
        .DPRA2(\x_mid2_reg_1931_reg[3] [1]),
        .DPRA3(\x_mid2_reg_1931_reg[3] [2]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__5_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__6
       (.A0(image_buffer1_16_address0[0]),
        .A1(image_buffer1_16_address0[1]),
        .A2(image_buffer1_16_address0[2]),
        .A3(image_buffer1_16_address0[3]),
        .A4(1'b0),
        .D(Q[7]),
        .DPO(ram_reg_0_15_0_0__6_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[3] [0]),
        .DPRA2(\x_mid2_reg_1931_reg[3] [1]),
        .DPRA3(\x_mid2_reg_1931_reg[3] [2]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__6_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  RAM32X1D ram_reg_0_31_0_0
       (.A0(image_buffer1_16_address0[0]),
        .A1(image_buffer1_16_address0[1]),
        .A2(image_buffer1_16_address0[2]),
        .A3(image_buffer1_16_address0[3]),
        .A4(image_buffer1_16_address0[4]),
        .D(Q[0]),
        .DPO(ram_reg_0_31_0_0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[3] [0]),
        .DPRA2(\x_mid2_reg_1931_reg[3] [1]),
        .DPRA3(\x_mid2_reg_1931_reg[3] [2]),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[2]__0 ));
  RAM32X1D ram_reg_0_31_0_0__0
       (.A0(image_buffer1_16_address0[0]),
        .A1(image_buffer1_16_address0[1]),
        .A2(image_buffer1_16_address0[2]),
        .A3(image_buffer1_16_address0[3]),
        .A4(image_buffer1_16_address0[4]),
        .D(Q[1]),
        .DPO(ram_reg_0_31_0_0__0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[3] [0]),
        .DPRA2(\x_mid2_reg_1931_reg[3] [1]),
        .DPRA3(\x_mid2_reg_1931_reg[3] [2]),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__0_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[2]__0 ));
  RAM32X1D ram_reg_0_31_0_0__1
       (.A0(image_buffer1_16_address0[0]),
        .A1(image_buffer1_16_address0[1]),
        .A2(image_buffer1_16_address0[2]),
        .A3(image_buffer1_16_address0[3]),
        .A4(image_buffer1_16_address0[4]),
        .D(Q[2]),
        .DPO(ram_reg_0_31_0_0__1_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[3] [0]),
        .DPRA2(\x_mid2_reg_1931_reg[3] [1]),
        .DPRA3(\x_mid2_reg_1931_reg[3] [2]),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__1_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[2]__0 ));
  RAM32X1D ram_reg_0_31_0_0__2
       (.A0(image_buffer1_16_address0[0]),
        .A1(image_buffer1_16_address0[1]),
        .A2(image_buffer1_16_address0[2]),
        .A3(image_buffer1_16_address0[3]),
        .A4(image_buffer1_16_address0[4]),
        .D(Q[3]),
        .DPO(ram_reg_0_31_0_0__2_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[3] [0]),
        .DPRA2(\x_mid2_reg_1931_reg[3] [1]),
        .DPRA3(\x_mid2_reg_1931_reg[3] [2]),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__2_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[2]__0 ));
  RAM32X1D ram_reg_0_31_0_0__3
       (.A0(image_buffer1_16_address0[0]),
        .A1(image_buffer1_16_address0[1]),
        .A2(image_buffer1_16_address0[2]),
        .A3(image_buffer1_16_address0[3]),
        .A4(image_buffer1_16_address0[4]),
        .D(Q[4]),
        .DPO(ram_reg_0_31_0_0__3_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[3] [0]),
        .DPRA2(\x_mid2_reg_1931_reg[3] [1]),
        .DPRA3(\x_mid2_reg_1931_reg[3] [2]),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__3_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[2]__0 ));
  RAM32X1D ram_reg_0_31_0_0__4
       (.A0(image_buffer1_16_address0[0]),
        .A1(image_buffer1_16_address0[1]),
        .A2(image_buffer1_16_address0[2]),
        .A3(image_buffer1_16_address0[3]),
        .A4(image_buffer1_16_address0[4]),
        .D(Q[5]),
        .DPO(ram_reg_0_31_0_0__4_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[3] [0]),
        .DPRA2(\x_mid2_reg_1931_reg[3] [1]),
        .DPRA3(\x_mid2_reg_1931_reg[3] [2]),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__4_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[2]__0 ));
  RAM32X1D ram_reg_0_31_0_0__5
       (.A0(image_buffer1_16_address0[0]),
        .A1(image_buffer1_16_address0[1]),
        .A2(image_buffer1_16_address0[2]),
        .A3(image_buffer1_16_address0[3]),
        .A4(image_buffer1_16_address0[4]),
        .D(Q[6]),
        .DPO(ram_reg_0_31_0_0__5_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[3] [0]),
        .DPRA2(\x_mid2_reg_1931_reg[3] [1]),
        .DPRA3(\x_mid2_reg_1931_reg[3] [2]),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__5_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[2]__0 ));
  RAM32X1D ram_reg_0_31_0_0__6
       (.A0(image_buffer1_16_address0[0]),
        .A1(image_buffer1_16_address0[1]),
        .A2(image_buffer1_16_address0[2]),
        .A3(image_buffer1_16_address0[3]),
        .A4(image_buffer1_16_address0[4]),
        .D(Q[7]),
        .DPO(ram_reg_0_31_0_0__6_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[3] [0]),
        .DPRA2(\x_mid2_reg_1931_reg[3] [1]),
        .DPRA3(\x_mid2_reg_1931_reg[3] [2]),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__6_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[2]__0 ));
endmodule

(* ORIG_REF_NAME = "hog_image_buffer0_1_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_53
   (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] ,
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ,
    ap_clk,
    Q,
    \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ,
    image_buffer1_15_address0,
    \x_mid2_reg_1931_reg[1]_rep__0 ,
    \x_mid2_reg_1931_reg[2]_rep__0 ,
    \x_mid2_reg_1931_reg[3]_rep__0 ,
    sum_addr_1_reg_1953,
    \tmp_s_reg_1732_reg[4] ,
    p_0_in,
    E,
    \ap_CS_fsm_reg[7] );
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] ;
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ;
  input ap_clk;
  input [7:0]Q;
  input \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ;
  input [5:0]image_buffer1_15_address0;
  input \x_mid2_reg_1931_reg[1]_rep__0 ;
  input \x_mid2_reg_1931_reg[2]_rep__0 ;
  input \x_mid2_reg_1931_reg[3]_rep__0 ;
  input sum_addr_1_reg_1953;
  input \tmp_s_reg_1732_reg[4] ;
  input p_0_in;
  input [0:0]E;
  input [0:0]\ap_CS_fsm_reg[7] ;

  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] ;
  wire \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ;
  wire [5:0]image_buffer1_15_address0;
  wire p_0_in;
  wire \q0[0]_i_1__17_n_8 ;
  wire \q0[1]_i_1__17_n_8 ;
  wire \q0[2]_i_1__17_n_8 ;
  wire \q0[3]_i_1__17_n_8 ;
  wire \q0[4]_i_1__17_n_8 ;
  wire \q0[5]_i_1__17_n_8 ;
  wire \q0[6]_i_1__17_n_8 ;
  wire \q0[7]_i_2__17_n_8 ;
  wire ram_reg_0_15_0_0__0_n_8;
  wire ram_reg_0_15_0_0__0_n_9;
  wire ram_reg_0_15_0_0__1_n_8;
  wire ram_reg_0_15_0_0__1_n_9;
  wire ram_reg_0_15_0_0__2_n_8;
  wire ram_reg_0_15_0_0__2_n_9;
  wire ram_reg_0_15_0_0__3_n_8;
  wire ram_reg_0_15_0_0__3_n_9;
  wire ram_reg_0_15_0_0__4_n_8;
  wire ram_reg_0_15_0_0__4_n_9;
  wire ram_reg_0_15_0_0__5_n_8;
  wire ram_reg_0_15_0_0__5_n_9;
  wire ram_reg_0_15_0_0__6_n_8;
  wire ram_reg_0_15_0_0__6_n_9;
  wire ram_reg_0_15_0_0_n_8;
  wire ram_reg_0_15_0_0_n_9;
  wire ram_reg_0_31_0_0__0_n_8;
  wire ram_reg_0_31_0_0__0_n_9;
  wire ram_reg_0_31_0_0__1_n_8;
  wire ram_reg_0_31_0_0__1_n_9;
  wire ram_reg_0_31_0_0__2_n_8;
  wire ram_reg_0_31_0_0__2_n_9;
  wire ram_reg_0_31_0_0__3_n_8;
  wire ram_reg_0_31_0_0__3_n_9;
  wire ram_reg_0_31_0_0__4_n_8;
  wire ram_reg_0_31_0_0__4_n_9;
  wire ram_reg_0_31_0_0__5_n_8;
  wire ram_reg_0_31_0_0__5_n_9;
  wire ram_reg_0_31_0_0__6_n_8;
  wire ram_reg_0_31_0_0__6_n_9;
  wire ram_reg_0_31_0_0_n_8;
  wire ram_reg_0_31_0_0_n_9;
  wire sum_addr_1_reg_1953;
  wire \tmp_s_reg_1732_reg[4] ;
  wire \x_mid2_reg_1931_reg[1]_rep__0 ;
  wire \x_mid2_reg_1931_reg[2]_rep__0 ;
  wire \x_mid2_reg_1931_reg[3]_rep__0 ;

  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[0]_i_1__17 
       (.I0(Q[0]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0_n_9),
        .I3(image_buffer1_15_address0[4]),
        .I4(image_buffer1_15_address0[5]),
        .I5(ram_reg_0_31_0_0_n_9),
        .O(\q0[0]_i_1__17_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[1]_i_1__17 
       (.I0(Q[1]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__0_n_9),
        .I3(image_buffer1_15_address0[4]),
        .I4(image_buffer1_15_address0[5]),
        .I5(ram_reg_0_31_0_0__0_n_9),
        .O(\q0[1]_i_1__17_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[2]_i_1__17 
       (.I0(Q[2]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__1_n_9),
        .I3(image_buffer1_15_address0[4]),
        .I4(image_buffer1_15_address0[5]),
        .I5(ram_reg_0_31_0_0__1_n_9),
        .O(\q0[2]_i_1__17_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[3]_i_1__17 
       (.I0(Q[3]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__2_n_9),
        .I3(image_buffer1_15_address0[4]),
        .I4(image_buffer1_15_address0[5]),
        .I5(ram_reg_0_31_0_0__2_n_9),
        .O(\q0[3]_i_1__17_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[4]_i_1__17 
       (.I0(Q[4]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__3_n_9),
        .I3(image_buffer1_15_address0[4]),
        .I4(image_buffer1_15_address0[5]),
        .I5(ram_reg_0_31_0_0__3_n_9),
        .O(\q0[4]_i_1__17_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[5]_i_1__17 
       (.I0(Q[5]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__4_n_9),
        .I3(image_buffer1_15_address0[4]),
        .I4(image_buffer1_15_address0[5]),
        .I5(ram_reg_0_31_0_0__4_n_9),
        .O(\q0[5]_i_1__17_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[6]_i_1__17 
       (.I0(Q[6]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__5_n_9),
        .I3(image_buffer1_15_address0[4]),
        .I4(image_buffer1_15_address0[5]),
        .I5(ram_reg_0_31_0_0__5_n_9),
        .O(\q0[6]_i_1__17_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[7]_i_2__17 
       (.I0(Q[7]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__6_n_9),
        .I3(image_buffer1_15_address0[4]),
        .I4(image_buffer1_15_address0[5]),
        .I5(ram_reg_0_31_0_0__6_n_9),
        .O(\q0[7]_i_2__17_n_8 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[0]_i_1__17_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] [0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[1]_i_1__17_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[2]_i_1__17_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[3]_i_1__17_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[4]_i_1__17_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[5]_i_1__17_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[6]_i_1__17_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[7]_i_2__17_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] [7]),
        .R(1'b0));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [0]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__0_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [1]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__1_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [2]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__2_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__3_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__4_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__5_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [6]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__6_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(image_buffer1_15_address0[0]),
        .A1(image_buffer1_15_address0[1]),
        .A2(image_buffer1_15_address0[2]),
        .A3(image_buffer1_15_address0[3]),
        .A4(1'b0),
        .D(Q[0]),
        .DPO(ram_reg_0_15_0_0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__0
       (.A0(image_buffer1_15_address0[0]),
        .A1(image_buffer1_15_address0[1]),
        .A2(image_buffer1_15_address0[2]),
        .A3(image_buffer1_15_address0[3]),
        .A4(1'b0),
        .D(Q[1]),
        .DPO(ram_reg_0_15_0_0__0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__0_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__1
       (.A0(image_buffer1_15_address0[0]),
        .A1(image_buffer1_15_address0[1]),
        .A2(image_buffer1_15_address0[2]),
        .A3(image_buffer1_15_address0[3]),
        .A4(1'b0),
        .D(Q[2]),
        .DPO(ram_reg_0_15_0_0__1_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__1_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__2
       (.A0(image_buffer1_15_address0[0]),
        .A1(image_buffer1_15_address0[1]),
        .A2(image_buffer1_15_address0[2]),
        .A3(image_buffer1_15_address0[3]),
        .A4(1'b0),
        .D(Q[3]),
        .DPO(ram_reg_0_15_0_0__2_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__2_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__3
       (.A0(image_buffer1_15_address0[0]),
        .A1(image_buffer1_15_address0[1]),
        .A2(image_buffer1_15_address0[2]),
        .A3(image_buffer1_15_address0[3]),
        .A4(1'b0),
        .D(Q[4]),
        .DPO(ram_reg_0_15_0_0__3_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__3_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__4
       (.A0(image_buffer1_15_address0[0]),
        .A1(image_buffer1_15_address0[1]),
        .A2(image_buffer1_15_address0[2]),
        .A3(image_buffer1_15_address0[3]),
        .A4(1'b0),
        .D(Q[5]),
        .DPO(ram_reg_0_15_0_0__4_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__4_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__5
       (.A0(image_buffer1_15_address0[0]),
        .A1(image_buffer1_15_address0[1]),
        .A2(image_buffer1_15_address0[2]),
        .A3(image_buffer1_15_address0[3]),
        .A4(1'b0),
        .D(Q[6]),
        .DPO(ram_reg_0_15_0_0__5_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__5_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__6
       (.A0(image_buffer1_15_address0[0]),
        .A1(image_buffer1_15_address0[1]),
        .A2(image_buffer1_15_address0[2]),
        .A3(image_buffer1_15_address0[3]),
        .A4(1'b0),
        .D(Q[7]),
        .DPO(ram_reg_0_15_0_0__6_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__6_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  RAM32X1D ram_reg_0_31_0_0
       (.A0(image_buffer1_15_address0[0]),
        .A1(image_buffer1_15_address0[1]),
        .A2(image_buffer1_15_address0[2]),
        .A3(image_buffer1_15_address0[3]),
        .A4(image_buffer1_15_address0[4]),
        .D(Q[0]),
        .DPO(ram_reg_0_31_0_0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__0
       (.A0(image_buffer1_15_address0[0]),
        .A1(image_buffer1_15_address0[1]),
        .A2(image_buffer1_15_address0[2]),
        .A3(image_buffer1_15_address0[3]),
        .A4(image_buffer1_15_address0[4]),
        .D(Q[1]),
        .DPO(ram_reg_0_31_0_0__0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__0_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__1
       (.A0(image_buffer1_15_address0[0]),
        .A1(image_buffer1_15_address0[1]),
        .A2(image_buffer1_15_address0[2]),
        .A3(image_buffer1_15_address0[3]),
        .A4(image_buffer1_15_address0[4]),
        .D(Q[2]),
        .DPO(ram_reg_0_31_0_0__1_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__1_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__2
       (.A0(image_buffer1_15_address0[0]),
        .A1(image_buffer1_15_address0[1]),
        .A2(image_buffer1_15_address0[2]),
        .A3(image_buffer1_15_address0[3]),
        .A4(image_buffer1_15_address0[4]),
        .D(Q[3]),
        .DPO(ram_reg_0_31_0_0__2_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__2_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__3
       (.A0(image_buffer1_15_address0[0]),
        .A1(image_buffer1_15_address0[1]),
        .A2(image_buffer1_15_address0[2]),
        .A3(image_buffer1_15_address0[3]),
        .A4(image_buffer1_15_address0[4]),
        .D(Q[4]),
        .DPO(ram_reg_0_31_0_0__3_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__3_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__4
       (.A0(image_buffer1_15_address0[0]),
        .A1(image_buffer1_15_address0[1]),
        .A2(image_buffer1_15_address0[2]),
        .A3(image_buffer1_15_address0[3]),
        .A4(image_buffer1_15_address0[4]),
        .D(Q[5]),
        .DPO(ram_reg_0_31_0_0__4_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__4_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__5
       (.A0(image_buffer1_15_address0[0]),
        .A1(image_buffer1_15_address0[1]),
        .A2(image_buffer1_15_address0[2]),
        .A3(image_buffer1_15_address0[3]),
        .A4(image_buffer1_15_address0[4]),
        .D(Q[6]),
        .DPO(ram_reg_0_31_0_0__5_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__5_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__6
       (.A0(image_buffer1_15_address0[0]),
        .A1(image_buffer1_15_address0[1]),
        .A2(image_buffer1_15_address0[2]),
        .A3(image_buffer1_15_address0[3]),
        .A4(image_buffer1_15_address0[4]),
        .D(Q[7]),
        .DPO(ram_reg_0_31_0_0__6_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__6_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
endmodule

(* ORIG_REF_NAME = "hog_image_buffer0_1_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_54
   (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] ,
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ,
    ap_clk,
    Q,
    \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ,
    image_buffer1_14_address0,
    \x_mid2_reg_1931_reg[1]_rep ,
    \x_mid2_reg_1931_reg[2]_rep ,
    \x_mid2_reg_1931_reg[3]_rep ,
    sum_addr_1_reg_1953,
    \tmp_s_reg_1732_reg[4] ,
    p_0_in,
    E,
    \ap_CS_fsm_reg[7] );
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] ;
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ;
  input ap_clk;
  input [7:0]Q;
  input \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ;
  input [5:0]image_buffer1_14_address0;
  input \x_mid2_reg_1931_reg[1]_rep ;
  input \x_mid2_reg_1931_reg[2]_rep ;
  input \x_mid2_reg_1931_reg[3]_rep ;
  input sum_addr_1_reg_1953;
  input \tmp_s_reg_1732_reg[4] ;
  input p_0_in;
  input [0:0]E;
  input [0:0]\ap_CS_fsm_reg[7] ;

  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] ;
  wire \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ;
  wire [5:0]image_buffer1_14_address0;
  wire p_0_in;
  wire \q0[0]_i_1__22_n_8 ;
  wire \q0[1]_i_1__22_n_8 ;
  wire \q0[2]_i_1__22_n_8 ;
  wire \q0[3]_i_1__22_n_8 ;
  wire \q0[4]_i_1__22_n_8 ;
  wire \q0[5]_i_1__22_n_8 ;
  wire \q0[6]_i_1__22_n_8 ;
  wire \q0[7]_i_2__22_n_8 ;
  wire ram_reg_0_15_0_0__0_n_8;
  wire ram_reg_0_15_0_0__0_n_9;
  wire ram_reg_0_15_0_0__1_n_8;
  wire ram_reg_0_15_0_0__1_n_9;
  wire ram_reg_0_15_0_0__2_n_8;
  wire ram_reg_0_15_0_0__2_n_9;
  wire ram_reg_0_15_0_0__3_n_8;
  wire ram_reg_0_15_0_0__3_n_9;
  wire ram_reg_0_15_0_0__4_n_8;
  wire ram_reg_0_15_0_0__4_n_9;
  wire ram_reg_0_15_0_0__5_n_8;
  wire ram_reg_0_15_0_0__5_n_9;
  wire ram_reg_0_15_0_0__6_n_8;
  wire ram_reg_0_15_0_0__6_n_9;
  wire ram_reg_0_15_0_0_n_8;
  wire ram_reg_0_15_0_0_n_9;
  wire ram_reg_0_31_0_0__0_n_8;
  wire ram_reg_0_31_0_0__0_n_9;
  wire ram_reg_0_31_0_0__1_n_8;
  wire ram_reg_0_31_0_0__1_n_9;
  wire ram_reg_0_31_0_0__2_n_8;
  wire ram_reg_0_31_0_0__2_n_9;
  wire ram_reg_0_31_0_0__3_n_8;
  wire ram_reg_0_31_0_0__3_n_9;
  wire ram_reg_0_31_0_0__4_n_8;
  wire ram_reg_0_31_0_0__4_n_9;
  wire ram_reg_0_31_0_0__5_n_8;
  wire ram_reg_0_31_0_0__5_n_9;
  wire ram_reg_0_31_0_0__6_n_8;
  wire ram_reg_0_31_0_0__6_n_9;
  wire ram_reg_0_31_0_0_n_8;
  wire ram_reg_0_31_0_0_n_9;
  wire sum_addr_1_reg_1953;
  wire \tmp_s_reg_1732_reg[4] ;
  wire \x_mid2_reg_1931_reg[1]_rep ;
  wire \x_mid2_reg_1931_reg[2]_rep ;
  wire \x_mid2_reg_1931_reg[3]_rep ;

  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[0]_i_1__22 
       (.I0(Q[0]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0_n_9),
        .I3(image_buffer1_14_address0[4]),
        .I4(image_buffer1_14_address0[5]),
        .I5(ram_reg_0_31_0_0_n_9),
        .O(\q0[0]_i_1__22_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[1]_i_1__22 
       (.I0(Q[1]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__0_n_9),
        .I3(image_buffer1_14_address0[4]),
        .I4(image_buffer1_14_address0[5]),
        .I5(ram_reg_0_31_0_0__0_n_9),
        .O(\q0[1]_i_1__22_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[2]_i_1__22 
       (.I0(Q[2]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__1_n_9),
        .I3(image_buffer1_14_address0[4]),
        .I4(image_buffer1_14_address0[5]),
        .I5(ram_reg_0_31_0_0__1_n_9),
        .O(\q0[2]_i_1__22_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[3]_i_1__22 
       (.I0(Q[3]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__2_n_9),
        .I3(image_buffer1_14_address0[4]),
        .I4(image_buffer1_14_address0[5]),
        .I5(ram_reg_0_31_0_0__2_n_9),
        .O(\q0[3]_i_1__22_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[4]_i_1__22 
       (.I0(Q[4]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__3_n_9),
        .I3(image_buffer1_14_address0[4]),
        .I4(image_buffer1_14_address0[5]),
        .I5(ram_reg_0_31_0_0__3_n_9),
        .O(\q0[4]_i_1__22_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[5]_i_1__22 
       (.I0(Q[5]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__4_n_9),
        .I3(image_buffer1_14_address0[4]),
        .I4(image_buffer1_14_address0[5]),
        .I5(ram_reg_0_31_0_0__4_n_9),
        .O(\q0[5]_i_1__22_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[6]_i_1__22 
       (.I0(Q[6]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__5_n_9),
        .I3(image_buffer1_14_address0[4]),
        .I4(image_buffer1_14_address0[5]),
        .I5(ram_reg_0_31_0_0__5_n_9),
        .O(\q0[6]_i_1__22_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[7]_i_2__22 
       (.I0(Q[7]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__6_n_9),
        .I3(image_buffer1_14_address0[4]),
        .I4(image_buffer1_14_address0[5]),
        .I5(ram_reg_0_31_0_0__6_n_9),
        .O(\q0[7]_i_2__22_n_8 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[0]_i_1__22_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] [0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[1]_i_1__22_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[2]_i_1__22_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[3]_i_1__22_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[4]_i_1__22_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[5]_i_1__22_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[6]_i_1__22_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[7]_i_2__22_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] [7]),
        .R(1'b0));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [0]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__0_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [1]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__1_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [2]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__2_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__3_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__4_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__5_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [6]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__6_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(image_buffer1_14_address0[0]),
        .A1(image_buffer1_14_address0[1]),
        .A2(image_buffer1_14_address0[2]),
        .A3(image_buffer1_14_address0[3]),
        .A4(1'b0),
        .D(Q[0]),
        .DPO(ram_reg_0_15_0_0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__0
       (.A0(image_buffer1_14_address0[0]),
        .A1(image_buffer1_14_address0[1]),
        .A2(image_buffer1_14_address0[2]),
        .A3(image_buffer1_14_address0[3]),
        .A4(1'b0),
        .D(Q[1]),
        .DPO(ram_reg_0_15_0_0__0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__0_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__1
       (.A0(image_buffer1_14_address0[0]),
        .A1(image_buffer1_14_address0[1]),
        .A2(image_buffer1_14_address0[2]),
        .A3(image_buffer1_14_address0[3]),
        .A4(1'b0),
        .D(Q[2]),
        .DPO(ram_reg_0_15_0_0__1_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__1_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__2
       (.A0(image_buffer1_14_address0[0]),
        .A1(image_buffer1_14_address0[1]),
        .A2(image_buffer1_14_address0[2]),
        .A3(image_buffer1_14_address0[3]),
        .A4(1'b0),
        .D(Q[3]),
        .DPO(ram_reg_0_15_0_0__2_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__2_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__3
       (.A0(image_buffer1_14_address0[0]),
        .A1(image_buffer1_14_address0[1]),
        .A2(image_buffer1_14_address0[2]),
        .A3(image_buffer1_14_address0[3]),
        .A4(1'b0),
        .D(Q[4]),
        .DPO(ram_reg_0_15_0_0__3_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__3_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__4
       (.A0(image_buffer1_14_address0[0]),
        .A1(image_buffer1_14_address0[1]),
        .A2(image_buffer1_14_address0[2]),
        .A3(image_buffer1_14_address0[3]),
        .A4(1'b0),
        .D(Q[5]),
        .DPO(ram_reg_0_15_0_0__4_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__4_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__5
       (.A0(image_buffer1_14_address0[0]),
        .A1(image_buffer1_14_address0[1]),
        .A2(image_buffer1_14_address0[2]),
        .A3(image_buffer1_14_address0[3]),
        .A4(1'b0),
        .D(Q[6]),
        .DPO(ram_reg_0_15_0_0__5_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__5_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__6
       (.A0(image_buffer1_14_address0[0]),
        .A1(image_buffer1_14_address0[1]),
        .A2(image_buffer1_14_address0[2]),
        .A3(image_buffer1_14_address0[3]),
        .A4(1'b0),
        .D(Q[7]),
        .DPO(ram_reg_0_15_0_0__6_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__6_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  RAM32X1D ram_reg_0_31_0_0
       (.A0(image_buffer1_14_address0[0]),
        .A1(image_buffer1_14_address0[1]),
        .A2(image_buffer1_14_address0[2]),
        .A3(image_buffer1_14_address0[3]),
        .A4(image_buffer1_14_address0[4]),
        .D(Q[0]),
        .DPO(ram_reg_0_31_0_0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__0
       (.A0(image_buffer1_14_address0[0]),
        .A1(image_buffer1_14_address0[1]),
        .A2(image_buffer1_14_address0[2]),
        .A3(image_buffer1_14_address0[3]),
        .A4(image_buffer1_14_address0[4]),
        .D(Q[1]),
        .DPO(ram_reg_0_31_0_0__0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__0_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__1
       (.A0(image_buffer1_14_address0[0]),
        .A1(image_buffer1_14_address0[1]),
        .A2(image_buffer1_14_address0[2]),
        .A3(image_buffer1_14_address0[3]),
        .A4(image_buffer1_14_address0[4]),
        .D(Q[2]),
        .DPO(ram_reg_0_31_0_0__1_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__1_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__2
       (.A0(image_buffer1_14_address0[0]),
        .A1(image_buffer1_14_address0[1]),
        .A2(image_buffer1_14_address0[2]),
        .A3(image_buffer1_14_address0[3]),
        .A4(image_buffer1_14_address0[4]),
        .D(Q[3]),
        .DPO(ram_reg_0_31_0_0__2_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__2_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__3
       (.A0(image_buffer1_14_address0[0]),
        .A1(image_buffer1_14_address0[1]),
        .A2(image_buffer1_14_address0[2]),
        .A3(image_buffer1_14_address0[3]),
        .A4(image_buffer1_14_address0[4]),
        .D(Q[4]),
        .DPO(ram_reg_0_31_0_0__3_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__3_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__4
       (.A0(image_buffer1_14_address0[0]),
        .A1(image_buffer1_14_address0[1]),
        .A2(image_buffer1_14_address0[2]),
        .A3(image_buffer1_14_address0[3]),
        .A4(image_buffer1_14_address0[4]),
        .D(Q[5]),
        .DPO(ram_reg_0_31_0_0__4_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__4_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__5
       (.A0(image_buffer1_14_address0[0]),
        .A1(image_buffer1_14_address0[1]),
        .A2(image_buffer1_14_address0[2]),
        .A3(image_buffer1_14_address0[3]),
        .A4(image_buffer1_14_address0[4]),
        .D(Q[6]),
        .DPO(ram_reg_0_31_0_0__5_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__5_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__6
       (.A0(image_buffer1_14_address0[0]),
        .A1(image_buffer1_14_address0[1]),
        .A2(image_buffer1_14_address0[2]),
        .A3(image_buffer1_14_address0[3]),
        .A4(image_buffer1_14_address0[4]),
        .D(Q[7]),
        .DPO(ram_reg_0_31_0_0__6_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__6_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
endmodule

(* ORIG_REF_NAME = "hog_image_buffer0_1_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_55
   (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] ,
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ,
    ap_clk,
    Q,
    \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ,
    image_buffer1_13_address0,
    \x_mid2_reg_1931_reg[1]_rep__0 ,
    \x_mid2_reg_1931_reg[2]_rep__0 ,
    \x_mid2_reg_1931_reg[3]_rep__0 ,
    sum_addr_1_reg_1953,
    \tmp_s_reg_1732_reg[4] ,
    p_0_in,
    E,
    \ap_CS_fsm_reg[7] );
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] ;
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ;
  input ap_clk;
  input [7:0]Q;
  input \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ;
  input [5:0]image_buffer1_13_address0;
  input \x_mid2_reg_1931_reg[1]_rep__0 ;
  input \x_mid2_reg_1931_reg[2]_rep__0 ;
  input \x_mid2_reg_1931_reg[3]_rep__0 ;
  input sum_addr_1_reg_1953;
  input \tmp_s_reg_1732_reg[4] ;
  input p_0_in;
  input [0:0]E;
  input [0:0]\ap_CS_fsm_reg[7] ;

  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] ;
  wire \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ;
  wire [5:0]image_buffer1_13_address0;
  wire p_0_in;
  wire \q0[0]_i_1__16_n_8 ;
  wire \q0[1]_i_1__16_n_8 ;
  wire \q0[2]_i_1__16_n_8 ;
  wire \q0[3]_i_1__16_n_8 ;
  wire \q0[4]_i_1__16_n_8 ;
  wire \q0[5]_i_1__16_n_8 ;
  wire \q0[6]_i_1__16_n_8 ;
  wire \q0[7]_i_2__16_n_8 ;
  wire ram_reg_0_15_0_0__0_n_8;
  wire ram_reg_0_15_0_0__0_n_9;
  wire ram_reg_0_15_0_0__1_n_8;
  wire ram_reg_0_15_0_0__1_n_9;
  wire ram_reg_0_15_0_0__2_n_8;
  wire ram_reg_0_15_0_0__2_n_9;
  wire ram_reg_0_15_0_0__3_n_8;
  wire ram_reg_0_15_0_0__3_n_9;
  wire ram_reg_0_15_0_0__4_n_8;
  wire ram_reg_0_15_0_0__4_n_9;
  wire ram_reg_0_15_0_0__5_n_8;
  wire ram_reg_0_15_0_0__5_n_9;
  wire ram_reg_0_15_0_0__6_n_8;
  wire ram_reg_0_15_0_0__6_n_9;
  wire ram_reg_0_15_0_0_n_8;
  wire ram_reg_0_15_0_0_n_9;
  wire ram_reg_0_31_0_0__0_n_8;
  wire ram_reg_0_31_0_0__0_n_9;
  wire ram_reg_0_31_0_0__1_n_8;
  wire ram_reg_0_31_0_0__1_n_9;
  wire ram_reg_0_31_0_0__2_n_8;
  wire ram_reg_0_31_0_0__2_n_9;
  wire ram_reg_0_31_0_0__3_n_8;
  wire ram_reg_0_31_0_0__3_n_9;
  wire ram_reg_0_31_0_0__4_n_8;
  wire ram_reg_0_31_0_0__4_n_9;
  wire ram_reg_0_31_0_0__5_n_8;
  wire ram_reg_0_31_0_0__5_n_9;
  wire ram_reg_0_31_0_0__6_n_8;
  wire ram_reg_0_31_0_0__6_n_9;
  wire ram_reg_0_31_0_0_n_8;
  wire ram_reg_0_31_0_0_n_9;
  wire sum_addr_1_reg_1953;
  wire \tmp_s_reg_1732_reg[4] ;
  wire \x_mid2_reg_1931_reg[1]_rep__0 ;
  wire \x_mid2_reg_1931_reg[2]_rep__0 ;
  wire \x_mid2_reg_1931_reg[3]_rep__0 ;

  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[0]_i_1__16 
       (.I0(Q[0]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0_n_9),
        .I3(image_buffer1_13_address0[4]),
        .I4(image_buffer1_13_address0[5]),
        .I5(ram_reg_0_31_0_0_n_9),
        .O(\q0[0]_i_1__16_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[1]_i_1__16 
       (.I0(Q[1]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__0_n_9),
        .I3(image_buffer1_13_address0[4]),
        .I4(image_buffer1_13_address0[5]),
        .I5(ram_reg_0_31_0_0__0_n_9),
        .O(\q0[1]_i_1__16_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[2]_i_1__16 
       (.I0(Q[2]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__1_n_9),
        .I3(image_buffer1_13_address0[4]),
        .I4(image_buffer1_13_address0[5]),
        .I5(ram_reg_0_31_0_0__1_n_9),
        .O(\q0[2]_i_1__16_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[3]_i_1__16 
       (.I0(Q[3]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__2_n_9),
        .I3(image_buffer1_13_address0[4]),
        .I4(image_buffer1_13_address0[5]),
        .I5(ram_reg_0_31_0_0__2_n_9),
        .O(\q0[3]_i_1__16_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[4]_i_1__16 
       (.I0(Q[4]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__3_n_9),
        .I3(image_buffer1_13_address0[4]),
        .I4(image_buffer1_13_address0[5]),
        .I5(ram_reg_0_31_0_0__3_n_9),
        .O(\q0[4]_i_1__16_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[5]_i_1__16 
       (.I0(Q[5]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__4_n_9),
        .I3(image_buffer1_13_address0[4]),
        .I4(image_buffer1_13_address0[5]),
        .I5(ram_reg_0_31_0_0__4_n_9),
        .O(\q0[5]_i_1__16_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[6]_i_1__16 
       (.I0(Q[6]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__5_n_9),
        .I3(image_buffer1_13_address0[4]),
        .I4(image_buffer1_13_address0[5]),
        .I5(ram_reg_0_31_0_0__5_n_9),
        .O(\q0[6]_i_1__16_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[7]_i_2__16 
       (.I0(Q[7]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__6_n_9),
        .I3(image_buffer1_13_address0[4]),
        .I4(image_buffer1_13_address0[5]),
        .I5(ram_reg_0_31_0_0__6_n_9),
        .O(\q0[7]_i_2__16_n_8 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[0]_i_1__16_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] [0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[1]_i_1__16_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[2]_i_1__16_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[3]_i_1__16_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[4]_i_1__16_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[5]_i_1__16_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[6]_i_1__16_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[7]_i_2__16_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] [7]),
        .R(1'b0));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [0]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__0_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [1]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__1_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [2]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__2_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__3_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__4_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__5_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [6]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__6_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(image_buffer1_13_address0[0]),
        .A1(image_buffer1_13_address0[1]),
        .A2(image_buffer1_13_address0[2]),
        .A3(image_buffer1_13_address0[3]),
        .A4(1'b0),
        .D(Q[0]),
        .DPO(ram_reg_0_15_0_0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__0
       (.A0(image_buffer1_13_address0[0]),
        .A1(image_buffer1_13_address0[1]),
        .A2(image_buffer1_13_address0[2]),
        .A3(image_buffer1_13_address0[3]),
        .A4(1'b0),
        .D(Q[1]),
        .DPO(ram_reg_0_15_0_0__0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__0_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__1
       (.A0(image_buffer1_13_address0[0]),
        .A1(image_buffer1_13_address0[1]),
        .A2(image_buffer1_13_address0[2]),
        .A3(image_buffer1_13_address0[3]),
        .A4(1'b0),
        .D(Q[2]),
        .DPO(ram_reg_0_15_0_0__1_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__1_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__2
       (.A0(image_buffer1_13_address0[0]),
        .A1(image_buffer1_13_address0[1]),
        .A2(image_buffer1_13_address0[2]),
        .A3(image_buffer1_13_address0[3]),
        .A4(1'b0),
        .D(Q[3]),
        .DPO(ram_reg_0_15_0_0__2_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__2_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__3
       (.A0(image_buffer1_13_address0[0]),
        .A1(image_buffer1_13_address0[1]),
        .A2(image_buffer1_13_address0[2]),
        .A3(image_buffer1_13_address0[3]),
        .A4(1'b0),
        .D(Q[4]),
        .DPO(ram_reg_0_15_0_0__3_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__3_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__4
       (.A0(image_buffer1_13_address0[0]),
        .A1(image_buffer1_13_address0[1]),
        .A2(image_buffer1_13_address0[2]),
        .A3(image_buffer1_13_address0[3]),
        .A4(1'b0),
        .D(Q[5]),
        .DPO(ram_reg_0_15_0_0__4_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__4_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__5
       (.A0(image_buffer1_13_address0[0]),
        .A1(image_buffer1_13_address0[1]),
        .A2(image_buffer1_13_address0[2]),
        .A3(image_buffer1_13_address0[3]),
        .A4(1'b0),
        .D(Q[6]),
        .DPO(ram_reg_0_15_0_0__5_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__5_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__6
       (.A0(image_buffer1_13_address0[0]),
        .A1(image_buffer1_13_address0[1]),
        .A2(image_buffer1_13_address0[2]),
        .A3(image_buffer1_13_address0[3]),
        .A4(1'b0),
        .D(Q[7]),
        .DPO(ram_reg_0_15_0_0__6_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__6_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  RAM32X1D ram_reg_0_31_0_0
       (.A0(image_buffer1_13_address0[0]),
        .A1(image_buffer1_13_address0[1]),
        .A2(image_buffer1_13_address0[2]),
        .A3(image_buffer1_13_address0[3]),
        .A4(image_buffer1_13_address0[4]),
        .D(Q[0]),
        .DPO(ram_reg_0_31_0_0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__0
       (.A0(image_buffer1_13_address0[0]),
        .A1(image_buffer1_13_address0[1]),
        .A2(image_buffer1_13_address0[2]),
        .A3(image_buffer1_13_address0[3]),
        .A4(image_buffer1_13_address0[4]),
        .D(Q[1]),
        .DPO(ram_reg_0_31_0_0__0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__0_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__1
       (.A0(image_buffer1_13_address0[0]),
        .A1(image_buffer1_13_address0[1]),
        .A2(image_buffer1_13_address0[2]),
        .A3(image_buffer1_13_address0[3]),
        .A4(image_buffer1_13_address0[4]),
        .D(Q[2]),
        .DPO(ram_reg_0_31_0_0__1_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__1_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__2
       (.A0(image_buffer1_13_address0[0]),
        .A1(image_buffer1_13_address0[1]),
        .A2(image_buffer1_13_address0[2]),
        .A3(image_buffer1_13_address0[3]),
        .A4(image_buffer1_13_address0[4]),
        .D(Q[3]),
        .DPO(ram_reg_0_31_0_0__2_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__2_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__3
       (.A0(image_buffer1_13_address0[0]),
        .A1(image_buffer1_13_address0[1]),
        .A2(image_buffer1_13_address0[2]),
        .A3(image_buffer1_13_address0[3]),
        .A4(image_buffer1_13_address0[4]),
        .D(Q[4]),
        .DPO(ram_reg_0_31_0_0__3_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__3_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__4
       (.A0(image_buffer1_13_address0[0]),
        .A1(image_buffer1_13_address0[1]),
        .A2(image_buffer1_13_address0[2]),
        .A3(image_buffer1_13_address0[3]),
        .A4(image_buffer1_13_address0[4]),
        .D(Q[5]),
        .DPO(ram_reg_0_31_0_0__4_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__4_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__5
       (.A0(image_buffer1_13_address0[0]),
        .A1(image_buffer1_13_address0[1]),
        .A2(image_buffer1_13_address0[2]),
        .A3(image_buffer1_13_address0[3]),
        .A4(image_buffer1_13_address0[4]),
        .D(Q[6]),
        .DPO(ram_reg_0_31_0_0__5_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__5_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__6
       (.A0(image_buffer1_13_address0[0]),
        .A1(image_buffer1_13_address0[1]),
        .A2(image_buffer1_13_address0[2]),
        .A3(image_buffer1_13_address0[3]),
        .A4(image_buffer1_13_address0[4]),
        .D(Q[7]),
        .DPO(ram_reg_0_31_0_0__6_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__6_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
endmodule

(* ORIG_REF_NAME = "hog_image_buffer0_1_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_56
   (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] ,
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ,
    ap_clk,
    Q,
    \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ,
    image_buffer1_12_address0,
    \x_mid2_reg_1931_reg[1]_rep ,
    \x_mid2_reg_1931_reg[2]_rep ,
    \x_mid2_reg_1931_reg[3]_rep ,
    sum_addr_1_reg_1953,
    \tmp_s_reg_1732_reg[4] ,
    p_0_in,
    E,
    \ap_CS_fsm_reg[7] );
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] ;
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ;
  input ap_clk;
  input [7:0]Q;
  input \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ;
  input [5:0]image_buffer1_12_address0;
  input \x_mid2_reg_1931_reg[1]_rep ;
  input \x_mid2_reg_1931_reg[2]_rep ;
  input \x_mid2_reg_1931_reg[3]_rep ;
  input sum_addr_1_reg_1953;
  input \tmp_s_reg_1732_reg[4] ;
  input p_0_in;
  input [0:0]E;
  input [0:0]\ap_CS_fsm_reg[7] ;

  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] ;
  wire \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ;
  wire [5:0]image_buffer1_12_address0;
  wire p_0_in;
  wire \q0[0]_i_1__23_n_8 ;
  wire \q0[1]_i_1__23_n_8 ;
  wire \q0[2]_i_1__23_n_8 ;
  wire \q0[3]_i_1__23_n_8 ;
  wire \q0[4]_i_1__23_n_8 ;
  wire \q0[5]_i_1__23_n_8 ;
  wire \q0[6]_i_1__23_n_8 ;
  wire \q0[7]_i_2__23_n_8 ;
  wire ram_reg_0_15_0_0__0_n_8;
  wire ram_reg_0_15_0_0__0_n_9;
  wire ram_reg_0_15_0_0__1_n_8;
  wire ram_reg_0_15_0_0__1_n_9;
  wire ram_reg_0_15_0_0__2_n_8;
  wire ram_reg_0_15_0_0__2_n_9;
  wire ram_reg_0_15_0_0__3_n_8;
  wire ram_reg_0_15_0_0__3_n_9;
  wire ram_reg_0_15_0_0__4_n_8;
  wire ram_reg_0_15_0_0__4_n_9;
  wire ram_reg_0_15_0_0__5_n_8;
  wire ram_reg_0_15_0_0__5_n_9;
  wire ram_reg_0_15_0_0__6_n_8;
  wire ram_reg_0_15_0_0__6_n_9;
  wire ram_reg_0_15_0_0_n_8;
  wire ram_reg_0_15_0_0_n_9;
  wire ram_reg_0_31_0_0__0_n_8;
  wire ram_reg_0_31_0_0__0_n_9;
  wire ram_reg_0_31_0_0__1_n_8;
  wire ram_reg_0_31_0_0__1_n_9;
  wire ram_reg_0_31_0_0__2_n_8;
  wire ram_reg_0_31_0_0__2_n_9;
  wire ram_reg_0_31_0_0__3_n_8;
  wire ram_reg_0_31_0_0__3_n_9;
  wire ram_reg_0_31_0_0__4_n_8;
  wire ram_reg_0_31_0_0__4_n_9;
  wire ram_reg_0_31_0_0__5_n_8;
  wire ram_reg_0_31_0_0__5_n_9;
  wire ram_reg_0_31_0_0__6_n_8;
  wire ram_reg_0_31_0_0__6_n_9;
  wire ram_reg_0_31_0_0_n_8;
  wire ram_reg_0_31_0_0_n_9;
  wire sum_addr_1_reg_1953;
  wire \tmp_s_reg_1732_reg[4] ;
  wire \x_mid2_reg_1931_reg[1]_rep ;
  wire \x_mid2_reg_1931_reg[2]_rep ;
  wire \x_mid2_reg_1931_reg[3]_rep ;

  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[0]_i_1__23 
       (.I0(Q[0]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0_n_9),
        .I3(image_buffer1_12_address0[4]),
        .I4(image_buffer1_12_address0[5]),
        .I5(ram_reg_0_31_0_0_n_9),
        .O(\q0[0]_i_1__23_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[1]_i_1__23 
       (.I0(Q[1]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__0_n_9),
        .I3(image_buffer1_12_address0[4]),
        .I4(image_buffer1_12_address0[5]),
        .I5(ram_reg_0_31_0_0__0_n_9),
        .O(\q0[1]_i_1__23_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[2]_i_1__23 
       (.I0(Q[2]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__1_n_9),
        .I3(image_buffer1_12_address0[4]),
        .I4(image_buffer1_12_address0[5]),
        .I5(ram_reg_0_31_0_0__1_n_9),
        .O(\q0[2]_i_1__23_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[3]_i_1__23 
       (.I0(Q[3]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__2_n_9),
        .I3(image_buffer1_12_address0[4]),
        .I4(image_buffer1_12_address0[5]),
        .I5(ram_reg_0_31_0_0__2_n_9),
        .O(\q0[3]_i_1__23_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[4]_i_1__23 
       (.I0(Q[4]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__3_n_9),
        .I3(image_buffer1_12_address0[4]),
        .I4(image_buffer1_12_address0[5]),
        .I5(ram_reg_0_31_0_0__3_n_9),
        .O(\q0[4]_i_1__23_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[5]_i_1__23 
       (.I0(Q[5]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__4_n_9),
        .I3(image_buffer1_12_address0[4]),
        .I4(image_buffer1_12_address0[5]),
        .I5(ram_reg_0_31_0_0__4_n_9),
        .O(\q0[5]_i_1__23_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[6]_i_1__23 
       (.I0(Q[6]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__5_n_9),
        .I3(image_buffer1_12_address0[4]),
        .I4(image_buffer1_12_address0[5]),
        .I5(ram_reg_0_31_0_0__5_n_9),
        .O(\q0[6]_i_1__23_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[7]_i_2__23 
       (.I0(Q[7]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__6_n_9),
        .I3(image_buffer1_12_address0[4]),
        .I4(image_buffer1_12_address0[5]),
        .I5(ram_reg_0_31_0_0__6_n_9),
        .O(\q0[7]_i_2__23_n_8 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[0]_i_1__23_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] [0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[1]_i_1__23_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[2]_i_1__23_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[3]_i_1__23_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[4]_i_1__23_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[5]_i_1__23_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[6]_i_1__23_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[7]_i_2__23_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] [7]),
        .R(1'b0));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [0]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__0_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [1]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__1_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [2]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__2_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__3_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__4_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__5_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [6]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__6_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(image_buffer1_12_address0[0]),
        .A1(image_buffer1_12_address0[1]),
        .A2(image_buffer1_12_address0[2]),
        .A3(image_buffer1_12_address0[3]),
        .A4(1'b0),
        .D(Q[0]),
        .DPO(ram_reg_0_15_0_0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__0
       (.A0(image_buffer1_12_address0[0]),
        .A1(image_buffer1_12_address0[1]),
        .A2(image_buffer1_12_address0[2]),
        .A3(image_buffer1_12_address0[3]),
        .A4(1'b0),
        .D(Q[1]),
        .DPO(ram_reg_0_15_0_0__0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__0_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__1
       (.A0(image_buffer1_12_address0[0]),
        .A1(image_buffer1_12_address0[1]),
        .A2(image_buffer1_12_address0[2]),
        .A3(image_buffer1_12_address0[3]),
        .A4(1'b0),
        .D(Q[2]),
        .DPO(ram_reg_0_15_0_0__1_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__1_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__2
       (.A0(image_buffer1_12_address0[0]),
        .A1(image_buffer1_12_address0[1]),
        .A2(image_buffer1_12_address0[2]),
        .A3(image_buffer1_12_address0[3]),
        .A4(1'b0),
        .D(Q[3]),
        .DPO(ram_reg_0_15_0_0__2_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__2_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__3
       (.A0(image_buffer1_12_address0[0]),
        .A1(image_buffer1_12_address0[1]),
        .A2(image_buffer1_12_address0[2]),
        .A3(image_buffer1_12_address0[3]),
        .A4(1'b0),
        .D(Q[4]),
        .DPO(ram_reg_0_15_0_0__3_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__3_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__4
       (.A0(image_buffer1_12_address0[0]),
        .A1(image_buffer1_12_address0[1]),
        .A2(image_buffer1_12_address0[2]),
        .A3(image_buffer1_12_address0[3]),
        .A4(1'b0),
        .D(Q[5]),
        .DPO(ram_reg_0_15_0_0__4_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__4_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__5
       (.A0(image_buffer1_12_address0[0]),
        .A1(image_buffer1_12_address0[1]),
        .A2(image_buffer1_12_address0[2]),
        .A3(image_buffer1_12_address0[3]),
        .A4(1'b0),
        .D(Q[6]),
        .DPO(ram_reg_0_15_0_0__5_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__5_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__6
       (.A0(image_buffer1_12_address0[0]),
        .A1(image_buffer1_12_address0[1]),
        .A2(image_buffer1_12_address0[2]),
        .A3(image_buffer1_12_address0[3]),
        .A4(1'b0),
        .D(Q[7]),
        .DPO(ram_reg_0_15_0_0__6_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__6_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  RAM32X1D ram_reg_0_31_0_0
       (.A0(image_buffer1_12_address0[0]),
        .A1(image_buffer1_12_address0[1]),
        .A2(image_buffer1_12_address0[2]),
        .A3(image_buffer1_12_address0[3]),
        .A4(image_buffer1_12_address0[4]),
        .D(Q[0]),
        .DPO(ram_reg_0_31_0_0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__0
       (.A0(image_buffer1_12_address0[0]),
        .A1(image_buffer1_12_address0[1]),
        .A2(image_buffer1_12_address0[2]),
        .A3(image_buffer1_12_address0[3]),
        .A4(image_buffer1_12_address0[4]),
        .D(Q[1]),
        .DPO(ram_reg_0_31_0_0__0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__0_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__1
       (.A0(image_buffer1_12_address0[0]),
        .A1(image_buffer1_12_address0[1]),
        .A2(image_buffer1_12_address0[2]),
        .A3(image_buffer1_12_address0[3]),
        .A4(image_buffer1_12_address0[4]),
        .D(Q[2]),
        .DPO(ram_reg_0_31_0_0__1_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__1_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__2
       (.A0(image_buffer1_12_address0[0]),
        .A1(image_buffer1_12_address0[1]),
        .A2(image_buffer1_12_address0[2]),
        .A3(image_buffer1_12_address0[3]),
        .A4(image_buffer1_12_address0[4]),
        .D(Q[3]),
        .DPO(ram_reg_0_31_0_0__2_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__2_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__3
       (.A0(image_buffer1_12_address0[0]),
        .A1(image_buffer1_12_address0[1]),
        .A2(image_buffer1_12_address0[2]),
        .A3(image_buffer1_12_address0[3]),
        .A4(image_buffer1_12_address0[4]),
        .D(Q[4]),
        .DPO(ram_reg_0_31_0_0__3_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__3_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__4
       (.A0(image_buffer1_12_address0[0]),
        .A1(image_buffer1_12_address0[1]),
        .A2(image_buffer1_12_address0[2]),
        .A3(image_buffer1_12_address0[3]),
        .A4(image_buffer1_12_address0[4]),
        .D(Q[5]),
        .DPO(ram_reg_0_31_0_0__4_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__4_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__5
       (.A0(image_buffer1_12_address0[0]),
        .A1(image_buffer1_12_address0[1]),
        .A2(image_buffer1_12_address0[2]),
        .A3(image_buffer1_12_address0[3]),
        .A4(image_buffer1_12_address0[4]),
        .D(Q[6]),
        .DPO(ram_reg_0_31_0_0__5_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__5_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__6
       (.A0(image_buffer1_12_address0[0]),
        .A1(image_buffer1_12_address0[1]),
        .A2(image_buffer1_12_address0[2]),
        .A3(image_buffer1_12_address0[3]),
        .A4(image_buffer1_12_address0[4]),
        .D(Q[7]),
        .DPO(ram_reg_0_31_0_0__6_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__6_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
endmodule

(* ORIG_REF_NAME = "hog_image_buffer0_1_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_57
   (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] ,
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ,
    ap_clk,
    Q,
    \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ,
    image_buffer1_11_address0,
    \x_mid2_reg_1931_reg[1]_rep ,
    \x_mid2_reg_1931_reg[2]_rep ,
    \x_mid2_reg_1931_reg[3]_rep ,
    sum_addr_1_reg_1953,
    \tmp_s_reg_1732_reg[4] ,
    p_0_in,
    E,
    \ap_CS_fsm_reg[7] );
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] ;
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ;
  input ap_clk;
  input [7:0]Q;
  input \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ;
  input [5:0]image_buffer1_11_address0;
  input \x_mid2_reg_1931_reg[1]_rep ;
  input \x_mid2_reg_1931_reg[2]_rep ;
  input \x_mid2_reg_1931_reg[3]_rep ;
  input sum_addr_1_reg_1953;
  input \tmp_s_reg_1732_reg[4] ;
  input p_0_in;
  input [0:0]E;
  input [0:0]\ap_CS_fsm_reg[7] ;

  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] ;
  wire \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ;
  wire [5:0]image_buffer1_11_address0;
  wire p_0_in;
  wire \q0[0]_i_1__21_n_8 ;
  wire \q0[1]_i_1__21_n_8 ;
  wire \q0[2]_i_1__21_n_8 ;
  wire \q0[3]_i_1__21_n_8 ;
  wire \q0[4]_i_1__21_n_8 ;
  wire \q0[5]_i_1__21_n_8 ;
  wire \q0[6]_i_1__21_n_8 ;
  wire \q0[7]_i_2__21_n_8 ;
  wire ram_reg_0_15_0_0__0_n_8;
  wire ram_reg_0_15_0_0__0_n_9;
  wire ram_reg_0_15_0_0__1_n_8;
  wire ram_reg_0_15_0_0__1_n_9;
  wire ram_reg_0_15_0_0__2_n_8;
  wire ram_reg_0_15_0_0__2_n_9;
  wire ram_reg_0_15_0_0__3_n_8;
  wire ram_reg_0_15_0_0__3_n_9;
  wire ram_reg_0_15_0_0__4_n_8;
  wire ram_reg_0_15_0_0__4_n_9;
  wire ram_reg_0_15_0_0__5_n_8;
  wire ram_reg_0_15_0_0__5_n_9;
  wire ram_reg_0_15_0_0__6_n_8;
  wire ram_reg_0_15_0_0__6_n_9;
  wire ram_reg_0_15_0_0_n_8;
  wire ram_reg_0_15_0_0_n_9;
  wire ram_reg_0_31_0_0__0_n_8;
  wire ram_reg_0_31_0_0__0_n_9;
  wire ram_reg_0_31_0_0__1_n_8;
  wire ram_reg_0_31_0_0__1_n_9;
  wire ram_reg_0_31_0_0__2_n_8;
  wire ram_reg_0_31_0_0__2_n_9;
  wire ram_reg_0_31_0_0__3_n_8;
  wire ram_reg_0_31_0_0__3_n_9;
  wire ram_reg_0_31_0_0__4_n_8;
  wire ram_reg_0_31_0_0__4_n_9;
  wire ram_reg_0_31_0_0__5_n_8;
  wire ram_reg_0_31_0_0__5_n_9;
  wire ram_reg_0_31_0_0__6_n_8;
  wire ram_reg_0_31_0_0__6_n_9;
  wire ram_reg_0_31_0_0_n_8;
  wire ram_reg_0_31_0_0_n_9;
  wire sum_addr_1_reg_1953;
  wire \tmp_s_reg_1732_reg[4] ;
  wire \x_mid2_reg_1931_reg[1]_rep ;
  wire \x_mid2_reg_1931_reg[2]_rep ;
  wire \x_mid2_reg_1931_reg[3]_rep ;

  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[0]_i_1__21 
       (.I0(Q[0]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0_n_9),
        .I3(image_buffer1_11_address0[4]),
        .I4(image_buffer1_11_address0[5]),
        .I5(ram_reg_0_31_0_0_n_9),
        .O(\q0[0]_i_1__21_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[1]_i_1__21 
       (.I0(Q[1]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__0_n_9),
        .I3(image_buffer1_11_address0[4]),
        .I4(image_buffer1_11_address0[5]),
        .I5(ram_reg_0_31_0_0__0_n_9),
        .O(\q0[1]_i_1__21_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[2]_i_1__21 
       (.I0(Q[2]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__1_n_9),
        .I3(image_buffer1_11_address0[4]),
        .I4(image_buffer1_11_address0[5]),
        .I5(ram_reg_0_31_0_0__1_n_9),
        .O(\q0[2]_i_1__21_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[3]_i_1__21 
       (.I0(Q[3]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__2_n_9),
        .I3(image_buffer1_11_address0[4]),
        .I4(image_buffer1_11_address0[5]),
        .I5(ram_reg_0_31_0_0__2_n_9),
        .O(\q0[3]_i_1__21_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[4]_i_1__21 
       (.I0(Q[4]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__3_n_9),
        .I3(image_buffer1_11_address0[4]),
        .I4(image_buffer1_11_address0[5]),
        .I5(ram_reg_0_31_0_0__3_n_9),
        .O(\q0[4]_i_1__21_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[5]_i_1__21 
       (.I0(Q[5]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__4_n_9),
        .I3(image_buffer1_11_address0[4]),
        .I4(image_buffer1_11_address0[5]),
        .I5(ram_reg_0_31_0_0__4_n_9),
        .O(\q0[5]_i_1__21_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[6]_i_1__21 
       (.I0(Q[6]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__5_n_9),
        .I3(image_buffer1_11_address0[4]),
        .I4(image_buffer1_11_address0[5]),
        .I5(ram_reg_0_31_0_0__5_n_9),
        .O(\q0[6]_i_1__21_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[7]_i_2__21 
       (.I0(Q[7]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__6_n_9),
        .I3(image_buffer1_11_address0[4]),
        .I4(image_buffer1_11_address0[5]),
        .I5(ram_reg_0_31_0_0__6_n_9),
        .O(\q0[7]_i_2__21_n_8 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[0]_i_1__21_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] [0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[1]_i_1__21_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[2]_i_1__21_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[3]_i_1__21_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[4]_i_1__21_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[5]_i_1__21_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[6]_i_1__21_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[7]_i_2__21_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7] [7]),
        .R(1'b0));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [0]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__0_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [1]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__1_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [2]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__2_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__3_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__4_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__5_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [6]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__6_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(image_buffer1_11_address0[0]),
        .A1(image_buffer1_11_address0[1]),
        .A2(image_buffer1_11_address0[2]),
        .A3(image_buffer1_11_address0[3]),
        .A4(1'b0),
        .D(Q[0]),
        .DPO(ram_reg_0_15_0_0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__0
       (.A0(image_buffer1_11_address0[0]),
        .A1(image_buffer1_11_address0[1]),
        .A2(image_buffer1_11_address0[2]),
        .A3(image_buffer1_11_address0[3]),
        .A4(1'b0),
        .D(Q[1]),
        .DPO(ram_reg_0_15_0_0__0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__0_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__1
       (.A0(image_buffer1_11_address0[0]),
        .A1(image_buffer1_11_address0[1]),
        .A2(image_buffer1_11_address0[2]),
        .A3(image_buffer1_11_address0[3]),
        .A4(1'b0),
        .D(Q[2]),
        .DPO(ram_reg_0_15_0_0__1_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__1_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__2
       (.A0(image_buffer1_11_address0[0]),
        .A1(image_buffer1_11_address0[1]),
        .A2(image_buffer1_11_address0[2]),
        .A3(image_buffer1_11_address0[3]),
        .A4(1'b0),
        .D(Q[3]),
        .DPO(ram_reg_0_15_0_0__2_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__2_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__3
       (.A0(image_buffer1_11_address0[0]),
        .A1(image_buffer1_11_address0[1]),
        .A2(image_buffer1_11_address0[2]),
        .A3(image_buffer1_11_address0[3]),
        .A4(1'b0),
        .D(Q[4]),
        .DPO(ram_reg_0_15_0_0__3_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__3_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__4
       (.A0(image_buffer1_11_address0[0]),
        .A1(image_buffer1_11_address0[1]),
        .A2(image_buffer1_11_address0[2]),
        .A3(image_buffer1_11_address0[3]),
        .A4(1'b0),
        .D(Q[5]),
        .DPO(ram_reg_0_15_0_0__4_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__4_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__5
       (.A0(image_buffer1_11_address0[0]),
        .A1(image_buffer1_11_address0[1]),
        .A2(image_buffer1_11_address0[2]),
        .A3(image_buffer1_11_address0[3]),
        .A4(1'b0),
        .D(Q[6]),
        .DPO(ram_reg_0_15_0_0__5_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__5_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__6
       (.A0(image_buffer1_11_address0[0]),
        .A1(image_buffer1_11_address0[1]),
        .A2(image_buffer1_11_address0[2]),
        .A3(image_buffer1_11_address0[3]),
        .A4(1'b0),
        .D(Q[7]),
        .DPO(ram_reg_0_15_0_0__6_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__6_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  RAM32X1D ram_reg_0_31_0_0
       (.A0(image_buffer1_11_address0[0]),
        .A1(image_buffer1_11_address0[1]),
        .A2(image_buffer1_11_address0[2]),
        .A3(image_buffer1_11_address0[3]),
        .A4(image_buffer1_11_address0[4]),
        .D(Q[0]),
        .DPO(ram_reg_0_31_0_0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__0
       (.A0(image_buffer1_11_address0[0]),
        .A1(image_buffer1_11_address0[1]),
        .A2(image_buffer1_11_address0[2]),
        .A3(image_buffer1_11_address0[3]),
        .A4(image_buffer1_11_address0[4]),
        .D(Q[1]),
        .DPO(ram_reg_0_31_0_0__0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__0_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__1
       (.A0(image_buffer1_11_address0[0]),
        .A1(image_buffer1_11_address0[1]),
        .A2(image_buffer1_11_address0[2]),
        .A3(image_buffer1_11_address0[3]),
        .A4(image_buffer1_11_address0[4]),
        .D(Q[2]),
        .DPO(ram_reg_0_31_0_0__1_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__1_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__2
       (.A0(image_buffer1_11_address0[0]),
        .A1(image_buffer1_11_address0[1]),
        .A2(image_buffer1_11_address0[2]),
        .A3(image_buffer1_11_address0[3]),
        .A4(image_buffer1_11_address0[4]),
        .D(Q[3]),
        .DPO(ram_reg_0_31_0_0__2_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__2_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__3
       (.A0(image_buffer1_11_address0[0]),
        .A1(image_buffer1_11_address0[1]),
        .A2(image_buffer1_11_address0[2]),
        .A3(image_buffer1_11_address0[3]),
        .A4(image_buffer1_11_address0[4]),
        .D(Q[4]),
        .DPO(ram_reg_0_31_0_0__3_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__3_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__4
       (.A0(image_buffer1_11_address0[0]),
        .A1(image_buffer1_11_address0[1]),
        .A2(image_buffer1_11_address0[2]),
        .A3(image_buffer1_11_address0[3]),
        .A4(image_buffer1_11_address0[4]),
        .D(Q[5]),
        .DPO(ram_reg_0_31_0_0__4_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__4_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__5
       (.A0(image_buffer1_11_address0[0]),
        .A1(image_buffer1_11_address0[1]),
        .A2(image_buffer1_11_address0[2]),
        .A3(image_buffer1_11_address0[3]),
        .A4(image_buffer1_11_address0[4]),
        .D(Q[6]),
        .DPO(ram_reg_0_31_0_0__5_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__5_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__6
       (.A0(image_buffer1_11_address0[0]),
        .A1(image_buffer1_11_address0[1]),
        .A2(image_buffer1_11_address0[2]),
        .A3(image_buffer1_11_address0[3]),
        .A4(image_buffer1_11_address0[4]),
        .D(Q[7]),
        .DPO(ram_reg_0_31_0_0__6_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__6_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
endmodule

(* ORIG_REF_NAME = "hog_image_buffer0_1_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_58
   (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] ,
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ,
    ap_clk,
    Q,
    \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ,
    image_buffer1_10_address0,
    \x_mid2_reg_1931_reg[1]_rep ,
    \x_mid2_reg_1931_reg[2]_rep ,
    \x_mid2_reg_1931_reg[3]_rep ,
    sum_addr_1_reg_1953,
    \tmp_s_reg_1732_reg[4] ,
    p_0_in,
    E,
    \ap_CS_fsm_reg[7] );
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] ;
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ;
  input ap_clk;
  input [7:0]Q;
  input \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ;
  input [5:0]image_buffer1_10_address0;
  input \x_mid2_reg_1931_reg[1]_rep ;
  input \x_mid2_reg_1931_reg[2]_rep ;
  input \x_mid2_reg_1931_reg[3]_rep ;
  input sum_addr_1_reg_1953;
  input \tmp_s_reg_1732_reg[4] ;
  input p_0_in;
  input [0:0]E;
  input [0:0]\ap_CS_fsm_reg[7] ;

  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] ;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] ;
  wire \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ;
  wire [5:0]image_buffer1_10_address0;
  wire p_0_in;
  wire \q0[0]_i_1__24_n_8 ;
  wire \q0[1]_i_1__24_n_8 ;
  wire \q0[2]_i_1__24_n_8 ;
  wire \q0[3]_i_1__24_n_8 ;
  wire \q0[4]_i_1__24_n_8 ;
  wire \q0[5]_i_1__24_n_8 ;
  wire \q0[6]_i_1__24_n_8 ;
  wire \q0[7]_i_2__24_n_8 ;
  wire ram_reg_0_15_0_0__0_n_8;
  wire ram_reg_0_15_0_0__0_n_9;
  wire ram_reg_0_15_0_0__1_n_8;
  wire ram_reg_0_15_0_0__1_n_9;
  wire ram_reg_0_15_0_0__2_n_8;
  wire ram_reg_0_15_0_0__2_n_9;
  wire ram_reg_0_15_0_0__3_n_8;
  wire ram_reg_0_15_0_0__3_n_9;
  wire ram_reg_0_15_0_0__4_n_8;
  wire ram_reg_0_15_0_0__4_n_9;
  wire ram_reg_0_15_0_0__5_n_8;
  wire ram_reg_0_15_0_0__5_n_9;
  wire ram_reg_0_15_0_0__6_n_8;
  wire ram_reg_0_15_0_0__6_n_9;
  wire ram_reg_0_15_0_0_n_8;
  wire ram_reg_0_15_0_0_n_9;
  wire ram_reg_0_31_0_0__0_n_8;
  wire ram_reg_0_31_0_0__0_n_9;
  wire ram_reg_0_31_0_0__1_n_8;
  wire ram_reg_0_31_0_0__1_n_9;
  wire ram_reg_0_31_0_0__2_n_8;
  wire ram_reg_0_31_0_0__2_n_9;
  wire ram_reg_0_31_0_0__3_n_8;
  wire ram_reg_0_31_0_0__3_n_9;
  wire ram_reg_0_31_0_0__4_n_8;
  wire ram_reg_0_31_0_0__4_n_9;
  wire ram_reg_0_31_0_0__5_n_8;
  wire ram_reg_0_31_0_0__5_n_9;
  wire ram_reg_0_31_0_0__6_n_8;
  wire ram_reg_0_31_0_0__6_n_9;
  wire ram_reg_0_31_0_0_n_8;
  wire ram_reg_0_31_0_0_n_9;
  wire sum_addr_1_reg_1953;
  wire \tmp_s_reg_1732_reg[4] ;
  wire \x_mid2_reg_1931_reg[1]_rep ;
  wire \x_mid2_reg_1931_reg[2]_rep ;
  wire \x_mid2_reg_1931_reg[3]_rep ;

  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[0]_i_1__24 
       (.I0(Q[0]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0_n_9),
        .I3(image_buffer1_10_address0[4]),
        .I4(image_buffer1_10_address0[5]),
        .I5(ram_reg_0_31_0_0_n_9),
        .O(\q0[0]_i_1__24_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[1]_i_1__24 
       (.I0(Q[1]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__0_n_9),
        .I3(image_buffer1_10_address0[4]),
        .I4(image_buffer1_10_address0[5]),
        .I5(ram_reg_0_31_0_0__0_n_9),
        .O(\q0[1]_i_1__24_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[2]_i_1__24 
       (.I0(Q[2]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__1_n_9),
        .I3(image_buffer1_10_address0[4]),
        .I4(image_buffer1_10_address0[5]),
        .I5(ram_reg_0_31_0_0__1_n_9),
        .O(\q0[2]_i_1__24_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[3]_i_1__24 
       (.I0(Q[3]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__2_n_9),
        .I3(image_buffer1_10_address0[4]),
        .I4(image_buffer1_10_address0[5]),
        .I5(ram_reg_0_31_0_0__2_n_9),
        .O(\q0[3]_i_1__24_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[4]_i_1__24 
       (.I0(Q[4]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__3_n_9),
        .I3(image_buffer1_10_address0[4]),
        .I4(image_buffer1_10_address0[5]),
        .I5(ram_reg_0_31_0_0__3_n_9),
        .O(\q0[4]_i_1__24_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[5]_i_1__24 
       (.I0(Q[5]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__4_n_9),
        .I3(image_buffer1_10_address0[4]),
        .I4(image_buffer1_10_address0[5]),
        .I5(ram_reg_0_31_0_0__4_n_9),
        .O(\q0[5]_i_1__24_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[6]_i_1__24 
       (.I0(Q[6]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__5_n_9),
        .I3(image_buffer1_10_address0[4]),
        .I4(image_buffer1_10_address0[5]),
        .I5(ram_reg_0_31_0_0__5_n_9),
        .O(\q0[6]_i_1__24_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[7]_i_2__24 
       (.I0(Q[7]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__6_n_9),
        .I3(image_buffer1_10_address0[4]),
        .I4(image_buffer1_10_address0[5]),
        .I5(ram_reg_0_31_0_0__6_n_9),
        .O(\q0[7]_i_2__24_n_8 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[0]_i_1__24_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] [0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[1]_i_1__24_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[2]_i_1__24_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[3]_i_1__24_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[4]_i_1__24_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[5]_i_1__24_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[6]_i_1__24_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[7]_i_2__24_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7] [7]),
        .R(1'b0));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [0]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__0_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [1]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__1_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [2]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__2_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__3_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__4_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__5_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [6]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__6_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7] [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(image_buffer1_10_address0[0]),
        .A1(image_buffer1_10_address0[1]),
        .A2(image_buffer1_10_address0[2]),
        .A3(image_buffer1_10_address0[3]),
        .A4(1'b0),
        .D(Q[0]),
        .DPO(ram_reg_0_15_0_0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__0
       (.A0(image_buffer1_10_address0[0]),
        .A1(image_buffer1_10_address0[1]),
        .A2(image_buffer1_10_address0[2]),
        .A3(image_buffer1_10_address0[3]),
        .A4(1'b0),
        .D(Q[1]),
        .DPO(ram_reg_0_15_0_0__0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__0_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__1
       (.A0(image_buffer1_10_address0[0]),
        .A1(image_buffer1_10_address0[1]),
        .A2(image_buffer1_10_address0[2]),
        .A3(image_buffer1_10_address0[3]),
        .A4(1'b0),
        .D(Q[2]),
        .DPO(ram_reg_0_15_0_0__1_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__1_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__2
       (.A0(image_buffer1_10_address0[0]),
        .A1(image_buffer1_10_address0[1]),
        .A2(image_buffer1_10_address0[2]),
        .A3(image_buffer1_10_address0[3]),
        .A4(1'b0),
        .D(Q[3]),
        .DPO(ram_reg_0_15_0_0__2_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__2_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__3
       (.A0(image_buffer1_10_address0[0]),
        .A1(image_buffer1_10_address0[1]),
        .A2(image_buffer1_10_address0[2]),
        .A3(image_buffer1_10_address0[3]),
        .A4(1'b0),
        .D(Q[4]),
        .DPO(ram_reg_0_15_0_0__3_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__3_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__4
       (.A0(image_buffer1_10_address0[0]),
        .A1(image_buffer1_10_address0[1]),
        .A2(image_buffer1_10_address0[2]),
        .A3(image_buffer1_10_address0[3]),
        .A4(1'b0),
        .D(Q[5]),
        .DPO(ram_reg_0_15_0_0__4_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__4_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__5
       (.A0(image_buffer1_10_address0[0]),
        .A1(image_buffer1_10_address0[1]),
        .A2(image_buffer1_10_address0[2]),
        .A3(image_buffer1_10_address0[3]),
        .A4(1'b0),
        .D(Q[6]),
        .DPO(ram_reg_0_15_0_0__5_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__5_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__6
       (.A0(image_buffer1_10_address0[0]),
        .A1(image_buffer1_10_address0[1]),
        .A2(image_buffer1_10_address0[2]),
        .A3(image_buffer1_10_address0[3]),
        .A4(1'b0),
        .D(Q[7]),
        .DPO(ram_reg_0_15_0_0__6_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__6_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_s_reg_1732_reg[4] ));
  RAM32X1D ram_reg_0_31_0_0
       (.A0(image_buffer1_10_address0[0]),
        .A1(image_buffer1_10_address0[1]),
        .A2(image_buffer1_10_address0[2]),
        .A3(image_buffer1_10_address0[3]),
        .A4(image_buffer1_10_address0[4]),
        .D(Q[0]),
        .DPO(ram_reg_0_31_0_0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__0
       (.A0(image_buffer1_10_address0[0]),
        .A1(image_buffer1_10_address0[1]),
        .A2(image_buffer1_10_address0[2]),
        .A3(image_buffer1_10_address0[3]),
        .A4(image_buffer1_10_address0[4]),
        .D(Q[1]),
        .DPO(ram_reg_0_31_0_0__0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__0_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__1
       (.A0(image_buffer1_10_address0[0]),
        .A1(image_buffer1_10_address0[1]),
        .A2(image_buffer1_10_address0[2]),
        .A3(image_buffer1_10_address0[3]),
        .A4(image_buffer1_10_address0[4]),
        .D(Q[2]),
        .DPO(ram_reg_0_31_0_0__1_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__1_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__2
       (.A0(image_buffer1_10_address0[0]),
        .A1(image_buffer1_10_address0[1]),
        .A2(image_buffer1_10_address0[2]),
        .A3(image_buffer1_10_address0[3]),
        .A4(image_buffer1_10_address0[4]),
        .D(Q[3]),
        .DPO(ram_reg_0_31_0_0__2_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__2_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__3
       (.A0(image_buffer1_10_address0[0]),
        .A1(image_buffer1_10_address0[1]),
        .A2(image_buffer1_10_address0[2]),
        .A3(image_buffer1_10_address0[3]),
        .A4(image_buffer1_10_address0[4]),
        .D(Q[4]),
        .DPO(ram_reg_0_31_0_0__3_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__3_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__4
       (.A0(image_buffer1_10_address0[0]),
        .A1(image_buffer1_10_address0[1]),
        .A2(image_buffer1_10_address0[2]),
        .A3(image_buffer1_10_address0[3]),
        .A4(image_buffer1_10_address0[4]),
        .D(Q[5]),
        .DPO(ram_reg_0_31_0_0__4_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__4_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__5
       (.A0(image_buffer1_10_address0[0]),
        .A1(image_buffer1_10_address0[1]),
        .A2(image_buffer1_10_address0[2]),
        .A3(image_buffer1_10_address0[3]),
        .A4(image_buffer1_10_address0[4]),
        .D(Q[6]),
        .DPO(ram_reg_0_31_0_0__5_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__5_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__6
       (.A0(image_buffer1_10_address0[0]),
        .A1(image_buffer1_10_address0[1]),
        .A2(image_buffer1_10_address0[2]),
        .A3(image_buffer1_10_address0[3]),
        .A4(image_buffer1_10_address0[4]),
        .D(Q[7]),
        .DPO(ram_reg_0_31_0_0__6_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(sum_addr_1_reg_1953),
        .SPO(ram_reg_0_31_0_0__6_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0 ));
endmodule

(* ORIG_REF_NAME = "hog_image_buffer0_1_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_60
   (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] ,
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ,
    ap_clk,
    Q,
    \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ,
    image_buffer0_9_address0,
    \x_mid2_reg_1931_reg[1]_rep__0 ,
    \x_mid2_reg_1931_reg[2]_rep__0 ,
    \x_mid2_reg_1931_reg[3]_rep__0 ,
    sum_addr_2_reg_1953,
    \tmp_40_reg_1655_reg[4] ,
    image_buffer_16_address1,
    p_0_in,
    E,
    \ap_CS_fsm_reg[7] );
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] ;
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ;
  input ap_clk;
  input [7:0]Q;
  input \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ;
  input [5:0]image_buffer0_9_address0;
  input \x_mid2_reg_1931_reg[1]_rep__0 ;
  input \x_mid2_reg_1931_reg[2]_rep__0 ;
  input \x_mid2_reg_1931_reg[3]_rep__0 ;
  input sum_addr_2_reg_1953;
  input \tmp_40_reg_1655_reg[4] ;
  input [1:0]image_buffer_16_address1;
  input p_0_in;
  input [0:0]E;
  input [0:0]\ap_CS_fsm_reg[7] ;

  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] ;
  wire \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ;
  wire [5:0]image_buffer0_9_address0;
  wire [1:0]image_buffer_16_address1;
  wire p_0_in;
  wire \q0[0]_i_1_n_8 ;
  wire \q0[1]_i_1_n_8 ;
  wire \q0[2]_i_1_n_8 ;
  wire \q0[3]_i_1_n_8 ;
  wire \q0[4]_i_1_n_8 ;
  wire \q0[5]_i_1_n_8 ;
  wire \q0[6]_i_1_n_8 ;
  wire \q0[7]_i_2_n_8 ;
  wire ram_reg_0_15_0_0__0_n_8;
  wire ram_reg_0_15_0_0__0_n_9;
  wire ram_reg_0_15_0_0__1_n_8;
  wire ram_reg_0_15_0_0__1_n_9;
  wire ram_reg_0_15_0_0__2_n_8;
  wire ram_reg_0_15_0_0__2_n_9;
  wire ram_reg_0_15_0_0__3_n_8;
  wire ram_reg_0_15_0_0__3_n_9;
  wire ram_reg_0_15_0_0__4_n_8;
  wire ram_reg_0_15_0_0__4_n_9;
  wire ram_reg_0_15_0_0__5_n_8;
  wire ram_reg_0_15_0_0__5_n_9;
  wire ram_reg_0_15_0_0__6_n_8;
  wire ram_reg_0_15_0_0__6_n_9;
  wire ram_reg_0_15_0_0_n_8;
  wire ram_reg_0_15_0_0_n_9;
  wire ram_reg_0_31_0_0__0_n_8;
  wire ram_reg_0_31_0_0__0_n_9;
  wire ram_reg_0_31_0_0__1_n_8;
  wire ram_reg_0_31_0_0__1_n_9;
  wire ram_reg_0_31_0_0__2_n_8;
  wire ram_reg_0_31_0_0__2_n_9;
  wire ram_reg_0_31_0_0__3_n_8;
  wire ram_reg_0_31_0_0__3_n_9;
  wire ram_reg_0_31_0_0__4_n_8;
  wire ram_reg_0_31_0_0__4_n_9;
  wire ram_reg_0_31_0_0__5_n_8;
  wire ram_reg_0_31_0_0__5_n_9;
  wire ram_reg_0_31_0_0__6_n_8;
  wire ram_reg_0_31_0_0__6_n_9;
  wire ram_reg_0_31_0_0_n_8;
  wire ram_reg_0_31_0_0_n_9;
  wire sum_addr_2_reg_1953;
  wire \tmp_40_reg_1655_reg[4] ;
  wire \x_mid2_reg_1931_reg[1]_rep__0 ;
  wire \x_mid2_reg_1931_reg[2]_rep__0 ;
  wire \x_mid2_reg_1931_reg[3]_rep__0 ;

  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[0]_i_1 
       (.I0(Q[0]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0_n_9),
        .I3(image_buffer0_9_address0[4]),
        .I4(image_buffer0_9_address0[5]),
        .I5(ram_reg_0_31_0_0_n_9),
        .O(\q0[0]_i_1_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[1]_i_1 
       (.I0(Q[1]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__0_n_9),
        .I3(image_buffer0_9_address0[4]),
        .I4(image_buffer0_9_address0[5]),
        .I5(ram_reg_0_31_0_0__0_n_9),
        .O(\q0[1]_i_1_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[2]_i_1 
       (.I0(Q[2]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__1_n_9),
        .I3(image_buffer0_9_address0[4]),
        .I4(image_buffer0_9_address0[5]),
        .I5(ram_reg_0_31_0_0__1_n_9),
        .O(\q0[2]_i_1_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[3]_i_1 
       (.I0(Q[3]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__2_n_9),
        .I3(image_buffer0_9_address0[4]),
        .I4(image_buffer0_9_address0[5]),
        .I5(ram_reg_0_31_0_0__2_n_9),
        .O(\q0[3]_i_1_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[4]_i_1 
       (.I0(Q[4]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__3_n_9),
        .I3(image_buffer0_9_address0[4]),
        .I4(image_buffer0_9_address0[5]),
        .I5(ram_reg_0_31_0_0__3_n_9),
        .O(\q0[4]_i_1_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[5]_i_1 
       (.I0(Q[5]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__4_n_9),
        .I3(image_buffer0_9_address0[4]),
        .I4(image_buffer0_9_address0[5]),
        .I5(ram_reg_0_31_0_0__4_n_9),
        .O(\q0[5]_i_1_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[6]_i_1 
       (.I0(Q[6]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__5_n_9),
        .I3(image_buffer0_9_address0[4]),
        .I4(image_buffer0_9_address0[5]),
        .I5(ram_reg_0_31_0_0__5_n_9),
        .O(\q0[6]_i_1_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[7]_i_2 
       (.I0(Q[7]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__6_n_9),
        .I3(image_buffer0_9_address0[4]),
        .I4(image_buffer0_9_address0[5]),
        .I5(ram_reg_0_31_0_0__6_n_9),
        .O(\q0[7]_i_2_n_8 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[0]_i_1_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] [0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[1]_i_1_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[2]_i_1_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[3]_i_1_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[4]_i_1_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[5]_i_1_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[6]_i_1_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[7]_i_2_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] [7]),
        .R(1'b0));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [0]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__0_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [1]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__1_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [2]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__2_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__3_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__4_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__5_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [6]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__6_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(image_buffer0_9_address0[0]),
        .A1(image_buffer0_9_address0[1]),
        .A2(image_buffer0_9_address0[2]),
        .A3(image_buffer0_9_address0[3]),
        .A4(1'b0),
        .D(Q[0]),
        .DPO(ram_reg_0_15_0_0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__0
       (.A0(image_buffer0_9_address0[0]),
        .A1(image_buffer0_9_address0[1]),
        .A2(image_buffer0_9_address0[2]),
        .A3(image_buffer0_9_address0[3]),
        .A4(1'b0),
        .D(Q[1]),
        .DPO(ram_reg_0_15_0_0__0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__0_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__1
       (.A0(image_buffer0_9_address0[0]),
        .A1(image_buffer0_9_address0[1]),
        .A2(image_buffer0_9_address0[2]),
        .A3(image_buffer0_9_address0[3]),
        .A4(1'b0),
        .D(Q[2]),
        .DPO(ram_reg_0_15_0_0__1_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__1_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__2
       (.A0(image_buffer0_9_address0[0]),
        .A1(image_buffer0_9_address0[1]),
        .A2(image_buffer0_9_address0[2]),
        .A3(image_buffer0_9_address0[3]),
        .A4(1'b0),
        .D(Q[3]),
        .DPO(ram_reg_0_15_0_0__2_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__2_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__3
       (.A0(image_buffer0_9_address0[0]),
        .A1(image_buffer0_9_address0[1]),
        .A2(image_buffer0_9_address0[2]),
        .A3(image_buffer0_9_address0[3]),
        .A4(1'b0),
        .D(Q[4]),
        .DPO(ram_reg_0_15_0_0__3_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__3_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__4
       (.A0(image_buffer0_9_address0[0]),
        .A1(image_buffer0_9_address0[1]),
        .A2(image_buffer0_9_address0[2]),
        .A3(image_buffer0_9_address0[3]),
        .A4(1'b0),
        .D(Q[5]),
        .DPO(ram_reg_0_15_0_0__4_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__4_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__5
       (.A0(image_buffer0_9_address0[0]),
        .A1(image_buffer0_9_address0[1]),
        .A2(image_buffer0_9_address0[2]),
        .A3(image_buffer0_9_address0[3]),
        .A4(1'b0),
        .D(Q[6]),
        .DPO(ram_reg_0_15_0_0__5_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__5_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__6
       (.A0(image_buffer0_9_address0[0]),
        .A1(image_buffer0_9_address0[1]),
        .A2(image_buffer0_9_address0[2]),
        .A3(image_buffer0_9_address0[3]),
        .A4(1'b0),
        .D(Q[7]),
        .DPO(ram_reg_0_15_0_0__6_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(image_buffer_16_address1[0]),
        .DPRA3(image_buffer_16_address1[1]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__6_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  RAM32X1D ram_reg_0_31_0_0
       (.A0(image_buffer0_9_address0[0]),
        .A1(image_buffer0_9_address0[1]),
        .A2(image_buffer0_9_address0[2]),
        .A3(image_buffer0_9_address0[3]),
        .A4(image_buffer0_9_address0[4]),
        .D(Q[0]),
        .DPO(ram_reg_0_31_0_0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__0
       (.A0(image_buffer0_9_address0[0]),
        .A1(image_buffer0_9_address0[1]),
        .A2(image_buffer0_9_address0[2]),
        .A3(image_buffer0_9_address0[3]),
        .A4(image_buffer0_9_address0[4]),
        .D(Q[1]),
        .DPO(ram_reg_0_31_0_0__0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__0_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__1
       (.A0(image_buffer0_9_address0[0]),
        .A1(image_buffer0_9_address0[1]),
        .A2(image_buffer0_9_address0[2]),
        .A3(image_buffer0_9_address0[3]),
        .A4(image_buffer0_9_address0[4]),
        .D(Q[2]),
        .DPO(ram_reg_0_31_0_0__1_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__1_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__2
       (.A0(image_buffer0_9_address0[0]),
        .A1(image_buffer0_9_address0[1]),
        .A2(image_buffer0_9_address0[2]),
        .A3(image_buffer0_9_address0[3]),
        .A4(image_buffer0_9_address0[4]),
        .D(Q[3]),
        .DPO(ram_reg_0_31_0_0__2_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__2_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__3
       (.A0(image_buffer0_9_address0[0]),
        .A1(image_buffer0_9_address0[1]),
        .A2(image_buffer0_9_address0[2]),
        .A3(image_buffer0_9_address0[3]),
        .A4(image_buffer0_9_address0[4]),
        .D(Q[4]),
        .DPO(ram_reg_0_31_0_0__3_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__3_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__4
       (.A0(image_buffer0_9_address0[0]),
        .A1(image_buffer0_9_address0[1]),
        .A2(image_buffer0_9_address0[2]),
        .A3(image_buffer0_9_address0[3]),
        .A4(image_buffer0_9_address0[4]),
        .D(Q[5]),
        .DPO(ram_reg_0_31_0_0__4_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__4_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__5
       (.A0(image_buffer0_9_address0[0]),
        .A1(image_buffer0_9_address0[1]),
        .A2(image_buffer0_9_address0[2]),
        .A3(image_buffer0_9_address0[3]),
        .A4(image_buffer0_9_address0[4]),
        .D(Q[6]),
        .DPO(ram_reg_0_31_0_0__5_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__5_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__6
       (.A0(image_buffer0_9_address0[0]),
        .A1(image_buffer0_9_address0[1]),
        .A2(image_buffer0_9_address0[2]),
        .A3(image_buffer0_9_address0[3]),
        .A4(image_buffer0_9_address0[4]),
        .D(Q[7]),
        .DPO(ram_reg_0_31_0_0__6_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(image_buffer_16_address1[0]),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__6_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
endmodule

(* ORIG_REF_NAME = "hog_image_buffer0_1_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_61
   (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] ,
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ,
    ap_clk,
    Q,
    \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ,
    image_buffer0_8_address0,
    image_buffer_16_address1,
    sum_addr_2_reg_1953,
    \tmp_40_reg_1655_reg[4] ,
    \x_mid2_reg_1931_reg[1]_rep ,
    \x_mid2_reg_1931_reg[2]_rep ,
    \x_mid2_reg_1931_reg[3]_rep ,
    p_0_in,
    E,
    \ap_CS_fsm_reg[7] );
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] ;
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ;
  input ap_clk;
  input [7:0]Q;
  input \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ;
  input [5:0]image_buffer0_8_address0;
  input [2:0]image_buffer_16_address1;
  input sum_addr_2_reg_1953;
  input \tmp_40_reg_1655_reg[4] ;
  input \x_mid2_reg_1931_reg[1]_rep ;
  input \x_mid2_reg_1931_reg[2]_rep ;
  input \x_mid2_reg_1931_reg[3]_rep ;
  input p_0_in;
  input [0:0]E;
  input [0:0]\ap_CS_fsm_reg[7] ;

  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] ;
  wire \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ;
  wire [5:0]image_buffer0_8_address0;
  wire [2:0]image_buffer_16_address1;
  wire p_0_in;
  wire \q0[0]_i_1__9_n_8 ;
  wire \q0[1]_i_1__9_n_8 ;
  wire \q0[2]_i_1__9_n_8 ;
  wire \q0[3]_i_1__9_n_8 ;
  wire \q0[4]_i_1__9_n_8 ;
  wire \q0[5]_i_1__9_n_8 ;
  wire \q0[6]_i_1__9_n_8 ;
  wire \q0[7]_i_2__9_n_8 ;
  wire ram_reg_0_15_0_0__0_n_8;
  wire ram_reg_0_15_0_0__0_n_9;
  wire ram_reg_0_15_0_0__1_n_8;
  wire ram_reg_0_15_0_0__1_n_9;
  wire ram_reg_0_15_0_0__2_n_8;
  wire ram_reg_0_15_0_0__2_n_9;
  wire ram_reg_0_15_0_0__3_n_8;
  wire ram_reg_0_15_0_0__3_n_9;
  wire ram_reg_0_15_0_0__4_n_8;
  wire ram_reg_0_15_0_0__4_n_9;
  wire ram_reg_0_15_0_0__5_n_8;
  wire ram_reg_0_15_0_0__5_n_9;
  wire ram_reg_0_15_0_0__6_n_8;
  wire ram_reg_0_15_0_0__6_n_9;
  wire ram_reg_0_15_0_0_n_8;
  wire ram_reg_0_15_0_0_n_9;
  wire ram_reg_0_31_0_0__0_n_8;
  wire ram_reg_0_31_0_0__0_n_9;
  wire ram_reg_0_31_0_0__1_n_8;
  wire ram_reg_0_31_0_0__1_n_9;
  wire ram_reg_0_31_0_0__2_n_8;
  wire ram_reg_0_31_0_0__2_n_9;
  wire ram_reg_0_31_0_0__3_n_8;
  wire ram_reg_0_31_0_0__3_n_9;
  wire ram_reg_0_31_0_0__4_n_8;
  wire ram_reg_0_31_0_0__4_n_9;
  wire ram_reg_0_31_0_0__5_n_8;
  wire ram_reg_0_31_0_0__5_n_9;
  wire ram_reg_0_31_0_0__6_n_8;
  wire ram_reg_0_31_0_0__6_n_9;
  wire ram_reg_0_31_0_0_n_8;
  wire ram_reg_0_31_0_0_n_9;
  wire sum_addr_2_reg_1953;
  wire \tmp_40_reg_1655_reg[4] ;
  wire \x_mid2_reg_1931_reg[1]_rep ;
  wire \x_mid2_reg_1931_reg[2]_rep ;
  wire \x_mid2_reg_1931_reg[3]_rep ;

  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[0]_i_1__9 
       (.I0(Q[0]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0_n_9),
        .I3(image_buffer0_8_address0[4]),
        .I4(image_buffer0_8_address0[5]),
        .I5(ram_reg_0_31_0_0_n_9),
        .O(\q0[0]_i_1__9_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[1]_i_1__9 
       (.I0(Q[1]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__0_n_9),
        .I3(image_buffer0_8_address0[4]),
        .I4(image_buffer0_8_address0[5]),
        .I5(ram_reg_0_31_0_0__0_n_9),
        .O(\q0[1]_i_1__9_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[2]_i_1__9 
       (.I0(Q[2]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__1_n_9),
        .I3(image_buffer0_8_address0[4]),
        .I4(image_buffer0_8_address0[5]),
        .I5(ram_reg_0_31_0_0__1_n_9),
        .O(\q0[2]_i_1__9_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[3]_i_1__9 
       (.I0(Q[3]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__2_n_9),
        .I3(image_buffer0_8_address0[4]),
        .I4(image_buffer0_8_address0[5]),
        .I5(ram_reg_0_31_0_0__2_n_9),
        .O(\q0[3]_i_1__9_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[4]_i_1__9 
       (.I0(Q[4]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__3_n_9),
        .I3(image_buffer0_8_address0[4]),
        .I4(image_buffer0_8_address0[5]),
        .I5(ram_reg_0_31_0_0__3_n_9),
        .O(\q0[4]_i_1__9_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[5]_i_1__9 
       (.I0(Q[5]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__4_n_9),
        .I3(image_buffer0_8_address0[4]),
        .I4(image_buffer0_8_address0[5]),
        .I5(ram_reg_0_31_0_0__4_n_9),
        .O(\q0[5]_i_1__9_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[6]_i_1__9 
       (.I0(Q[6]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__5_n_9),
        .I3(image_buffer0_8_address0[4]),
        .I4(image_buffer0_8_address0[5]),
        .I5(ram_reg_0_31_0_0__5_n_9),
        .O(\q0[6]_i_1__9_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[7]_i_2__9 
       (.I0(Q[7]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__6_n_9),
        .I3(image_buffer0_8_address0[4]),
        .I4(image_buffer0_8_address0[5]),
        .I5(ram_reg_0_31_0_0__6_n_9),
        .O(\q0[7]_i_2__9_n_8 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[0]_i_1__9_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] [0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[1]_i_1__9_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[2]_i_1__9_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[3]_i_1__9_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[4]_i_1__9_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[5]_i_1__9_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[6]_i_1__9_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[7]_i_2__9_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] [7]),
        .R(1'b0));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [0]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__0_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [1]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__1_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [2]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__2_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__3_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__4_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__5_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [6]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__6_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(image_buffer0_8_address0[0]),
        .A1(image_buffer0_8_address0[1]),
        .A2(image_buffer0_8_address0[2]),
        .A3(image_buffer0_8_address0[3]),
        .A4(1'b0),
        .D(Q[0]),
        .DPO(ram_reg_0_15_0_0_n_8),
        .DPRA0(1'b0),
        .DPRA1(image_buffer_16_address1[0]),
        .DPRA2(image_buffer_16_address1[1]),
        .DPRA3(image_buffer_16_address1[2]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__0
       (.A0(image_buffer0_8_address0[0]),
        .A1(image_buffer0_8_address0[1]),
        .A2(image_buffer0_8_address0[2]),
        .A3(image_buffer0_8_address0[3]),
        .A4(1'b0),
        .D(Q[1]),
        .DPO(ram_reg_0_15_0_0__0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__0_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__1
       (.A0(image_buffer0_8_address0[0]),
        .A1(image_buffer0_8_address0[1]),
        .A2(image_buffer0_8_address0[2]),
        .A3(image_buffer0_8_address0[3]),
        .A4(1'b0),
        .D(Q[2]),
        .DPO(ram_reg_0_15_0_0__1_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__1_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__2
       (.A0(image_buffer0_8_address0[0]),
        .A1(image_buffer0_8_address0[1]),
        .A2(image_buffer0_8_address0[2]),
        .A3(image_buffer0_8_address0[3]),
        .A4(1'b0),
        .D(Q[3]),
        .DPO(ram_reg_0_15_0_0__2_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__2_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__3
       (.A0(image_buffer0_8_address0[0]),
        .A1(image_buffer0_8_address0[1]),
        .A2(image_buffer0_8_address0[2]),
        .A3(image_buffer0_8_address0[3]),
        .A4(1'b0),
        .D(Q[4]),
        .DPO(ram_reg_0_15_0_0__3_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__3_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__4
       (.A0(image_buffer0_8_address0[0]),
        .A1(image_buffer0_8_address0[1]),
        .A2(image_buffer0_8_address0[2]),
        .A3(image_buffer0_8_address0[3]),
        .A4(1'b0),
        .D(Q[5]),
        .DPO(ram_reg_0_15_0_0__4_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__4_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__5
       (.A0(image_buffer0_8_address0[0]),
        .A1(image_buffer0_8_address0[1]),
        .A2(image_buffer0_8_address0[2]),
        .A3(image_buffer0_8_address0[3]),
        .A4(1'b0),
        .D(Q[6]),
        .DPO(ram_reg_0_15_0_0__5_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__5_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__6
       (.A0(image_buffer0_8_address0[0]),
        .A1(image_buffer0_8_address0[1]),
        .A2(image_buffer0_8_address0[2]),
        .A3(image_buffer0_8_address0[3]),
        .A4(1'b0),
        .D(Q[7]),
        .DPO(ram_reg_0_15_0_0__6_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__6_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  RAM32X1D ram_reg_0_31_0_0
       (.A0(image_buffer0_8_address0[0]),
        .A1(image_buffer0_8_address0[1]),
        .A2(image_buffer0_8_address0[2]),
        .A3(image_buffer0_8_address0[3]),
        .A4(image_buffer0_8_address0[4]),
        .D(Q[0]),
        .DPO(ram_reg_0_31_0_0_n_8),
        .DPRA0(1'b0),
        .DPRA1(image_buffer_16_address1[0]),
        .DPRA2(image_buffer_16_address1[1]),
        .DPRA3(image_buffer_16_address1[2]),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__0
       (.A0(image_buffer0_8_address0[0]),
        .A1(image_buffer0_8_address0[1]),
        .A2(image_buffer0_8_address0[2]),
        .A3(image_buffer0_8_address0[3]),
        .A4(image_buffer0_8_address0[4]),
        .D(Q[1]),
        .DPO(ram_reg_0_31_0_0__0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(image_buffer_16_address1[2]),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__0_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__1
       (.A0(image_buffer0_8_address0[0]),
        .A1(image_buffer0_8_address0[1]),
        .A2(image_buffer0_8_address0[2]),
        .A3(image_buffer0_8_address0[3]),
        .A4(image_buffer0_8_address0[4]),
        .D(Q[2]),
        .DPO(ram_reg_0_31_0_0__1_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__1_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__2
       (.A0(image_buffer0_8_address0[0]),
        .A1(image_buffer0_8_address0[1]),
        .A2(image_buffer0_8_address0[2]),
        .A3(image_buffer0_8_address0[3]),
        .A4(image_buffer0_8_address0[4]),
        .D(Q[3]),
        .DPO(ram_reg_0_31_0_0__2_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__2_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__3
       (.A0(image_buffer0_8_address0[0]),
        .A1(image_buffer0_8_address0[1]),
        .A2(image_buffer0_8_address0[2]),
        .A3(image_buffer0_8_address0[3]),
        .A4(image_buffer0_8_address0[4]),
        .D(Q[4]),
        .DPO(ram_reg_0_31_0_0__3_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__3_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__4
       (.A0(image_buffer0_8_address0[0]),
        .A1(image_buffer0_8_address0[1]),
        .A2(image_buffer0_8_address0[2]),
        .A3(image_buffer0_8_address0[3]),
        .A4(image_buffer0_8_address0[4]),
        .D(Q[5]),
        .DPO(ram_reg_0_31_0_0__4_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__4_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__5
       (.A0(image_buffer0_8_address0[0]),
        .A1(image_buffer0_8_address0[1]),
        .A2(image_buffer0_8_address0[2]),
        .A3(image_buffer0_8_address0[3]),
        .A4(image_buffer0_8_address0[4]),
        .D(Q[6]),
        .DPO(ram_reg_0_31_0_0__5_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__5_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__6
       (.A0(image_buffer0_8_address0[0]),
        .A1(image_buffer0_8_address0[1]),
        .A2(image_buffer0_8_address0[2]),
        .A3(image_buffer0_8_address0[3]),
        .A4(image_buffer0_8_address0[4]),
        .D(Q[7]),
        .DPO(ram_reg_0_31_0_0__6_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__6_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
endmodule

(* ORIG_REF_NAME = "hog_image_buffer0_1_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_62
   (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] ,
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ,
    ap_clk,
    Q,
    \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ,
    image_buffer0_7_address0,
    \x_mid2_reg_1931_reg[1]_rep ,
    \x_mid2_reg_1931_reg[2]_rep ,
    \x_mid2_reg_1931_reg[3]_rep ,
    sum_addr_2_reg_1953,
    \tmp_40_reg_1655_reg[4] ,
    \x_mid2_reg_1931_reg[2]_rep__0 ,
    \x_mid2_reg_1931_reg[1]_rep__0 ,
    \x_mid2_reg_1931_reg[3]_rep__0 ,
    p_0_in,
    E,
    \ap_CS_fsm_reg[7] );
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] ;
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ;
  input ap_clk;
  input [7:0]Q;
  input \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ;
  input [5:0]image_buffer0_7_address0;
  input \x_mid2_reg_1931_reg[1]_rep ;
  input \x_mid2_reg_1931_reg[2]_rep ;
  input \x_mid2_reg_1931_reg[3]_rep ;
  input sum_addr_2_reg_1953;
  input \tmp_40_reg_1655_reg[4] ;
  input \x_mid2_reg_1931_reg[2]_rep__0 ;
  input \x_mid2_reg_1931_reg[1]_rep__0 ;
  input \x_mid2_reg_1931_reg[3]_rep__0 ;
  input p_0_in;
  input [0:0]E;
  input [0:0]\ap_CS_fsm_reg[7] ;

  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] ;
  wire \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ;
  wire [5:0]image_buffer0_7_address0;
  wire p_0_in;
  wire \q0[0]_i_1__4_n_8 ;
  wire \q0[1]_i_1__4_n_8 ;
  wire \q0[2]_i_1__4_n_8 ;
  wire \q0[3]_i_1__4_n_8 ;
  wire \q0[4]_i_1__4_n_8 ;
  wire \q0[5]_i_1__4_n_8 ;
  wire \q0[6]_i_1__4_n_8 ;
  wire \q0[7]_i_2__4_n_8 ;
  wire ram_reg_0_15_0_0__0_n_8;
  wire ram_reg_0_15_0_0__0_n_9;
  wire ram_reg_0_15_0_0__1_n_8;
  wire ram_reg_0_15_0_0__1_n_9;
  wire ram_reg_0_15_0_0__2_n_8;
  wire ram_reg_0_15_0_0__2_n_9;
  wire ram_reg_0_15_0_0__3_n_8;
  wire ram_reg_0_15_0_0__3_n_9;
  wire ram_reg_0_15_0_0__4_n_8;
  wire ram_reg_0_15_0_0__4_n_9;
  wire ram_reg_0_15_0_0__5_n_8;
  wire ram_reg_0_15_0_0__5_n_9;
  wire ram_reg_0_15_0_0__6_n_8;
  wire ram_reg_0_15_0_0__6_n_9;
  wire ram_reg_0_15_0_0_n_8;
  wire ram_reg_0_15_0_0_n_9;
  wire ram_reg_0_31_0_0__0_n_8;
  wire ram_reg_0_31_0_0__0_n_9;
  wire ram_reg_0_31_0_0__1_n_8;
  wire ram_reg_0_31_0_0__1_n_9;
  wire ram_reg_0_31_0_0__2_n_8;
  wire ram_reg_0_31_0_0__2_n_9;
  wire ram_reg_0_31_0_0__3_n_8;
  wire ram_reg_0_31_0_0__3_n_9;
  wire ram_reg_0_31_0_0__4_n_8;
  wire ram_reg_0_31_0_0__4_n_9;
  wire ram_reg_0_31_0_0__5_n_8;
  wire ram_reg_0_31_0_0__5_n_9;
  wire ram_reg_0_31_0_0__6_n_8;
  wire ram_reg_0_31_0_0__6_n_9;
  wire ram_reg_0_31_0_0_n_8;
  wire ram_reg_0_31_0_0_n_9;
  wire sum_addr_2_reg_1953;
  wire \tmp_40_reg_1655_reg[4] ;
  wire \x_mid2_reg_1931_reg[1]_rep ;
  wire \x_mid2_reg_1931_reg[1]_rep__0 ;
  wire \x_mid2_reg_1931_reg[2]_rep ;
  wire \x_mid2_reg_1931_reg[2]_rep__0 ;
  wire \x_mid2_reg_1931_reg[3]_rep ;
  wire \x_mid2_reg_1931_reg[3]_rep__0 ;

  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[0]_i_1__4 
       (.I0(Q[0]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0_n_9),
        .I3(image_buffer0_7_address0[4]),
        .I4(image_buffer0_7_address0[5]),
        .I5(ram_reg_0_31_0_0_n_9),
        .O(\q0[0]_i_1__4_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[1]_i_1__4 
       (.I0(Q[1]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__0_n_9),
        .I3(image_buffer0_7_address0[4]),
        .I4(image_buffer0_7_address0[5]),
        .I5(ram_reg_0_31_0_0__0_n_9),
        .O(\q0[1]_i_1__4_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[2]_i_1__4 
       (.I0(Q[2]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__1_n_9),
        .I3(image_buffer0_7_address0[4]),
        .I4(image_buffer0_7_address0[5]),
        .I5(ram_reg_0_31_0_0__1_n_9),
        .O(\q0[2]_i_1__4_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[3]_i_1__4 
       (.I0(Q[3]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__2_n_9),
        .I3(image_buffer0_7_address0[4]),
        .I4(image_buffer0_7_address0[5]),
        .I5(ram_reg_0_31_0_0__2_n_9),
        .O(\q0[3]_i_1__4_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[4]_i_1__4 
       (.I0(Q[4]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__3_n_9),
        .I3(image_buffer0_7_address0[4]),
        .I4(image_buffer0_7_address0[5]),
        .I5(ram_reg_0_31_0_0__3_n_9),
        .O(\q0[4]_i_1__4_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[5]_i_1__4 
       (.I0(Q[5]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__4_n_9),
        .I3(image_buffer0_7_address0[4]),
        .I4(image_buffer0_7_address0[5]),
        .I5(ram_reg_0_31_0_0__4_n_9),
        .O(\q0[5]_i_1__4_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[6]_i_1__4 
       (.I0(Q[6]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__5_n_9),
        .I3(image_buffer0_7_address0[4]),
        .I4(image_buffer0_7_address0[5]),
        .I5(ram_reg_0_31_0_0__5_n_9),
        .O(\q0[6]_i_1__4_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[7]_i_2__4 
       (.I0(Q[7]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__6_n_9),
        .I3(image_buffer0_7_address0[4]),
        .I4(image_buffer0_7_address0[5]),
        .I5(ram_reg_0_31_0_0__6_n_9),
        .O(\q0[7]_i_2__4_n_8 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[0]_i_1__4_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] [0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[1]_i_1__4_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[2]_i_1__4_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[3]_i_1__4_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[4]_i_1__4_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[5]_i_1__4_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[6]_i_1__4_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[7]_i_2__4_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] [7]),
        .R(1'b0));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [0]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__0_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [1]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__1_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [2]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__2_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__3_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__4_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__5_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [6]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__6_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(image_buffer0_7_address0[0]),
        .A1(image_buffer0_7_address0[1]),
        .A2(image_buffer0_7_address0[2]),
        .A3(image_buffer0_7_address0[3]),
        .A4(1'b0),
        .D(Q[0]),
        .DPO(ram_reg_0_15_0_0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__0
       (.A0(image_buffer0_7_address0[0]),
        .A1(image_buffer0_7_address0[1]),
        .A2(image_buffer0_7_address0[2]),
        .A3(image_buffer0_7_address0[3]),
        .A4(1'b0),
        .D(Q[1]),
        .DPO(ram_reg_0_15_0_0__0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__0_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__1
       (.A0(image_buffer0_7_address0[0]),
        .A1(image_buffer0_7_address0[1]),
        .A2(image_buffer0_7_address0[2]),
        .A3(image_buffer0_7_address0[3]),
        .A4(1'b0),
        .D(Q[2]),
        .DPO(ram_reg_0_15_0_0__1_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__1_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__2
       (.A0(image_buffer0_7_address0[0]),
        .A1(image_buffer0_7_address0[1]),
        .A2(image_buffer0_7_address0[2]),
        .A3(image_buffer0_7_address0[3]),
        .A4(1'b0),
        .D(Q[3]),
        .DPO(ram_reg_0_15_0_0__2_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__2_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__3
       (.A0(image_buffer0_7_address0[0]),
        .A1(image_buffer0_7_address0[1]),
        .A2(image_buffer0_7_address0[2]),
        .A3(image_buffer0_7_address0[3]),
        .A4(1'b0),
        .D(Q[4]),
        .DPO(ram_reg_0_15_0_0__3_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__3_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__4
       (.A0(image_buffer0_7_address0[0]),
        .A1(image_buffer0_7_address0[1]),
        .A2(image_buffer0_7_address0[2]),
        .A3(image_buffer0_7_address0[3]),
        .A4(1'b0),
        .D(Q[5]),
        .DPO(ram_reg_0_15_0_0__4_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__4_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__5
       (.A0(image_buffer0_7_address0[0]),
        .A1(image_buffer0_7_address0[1]),
        .A2(image_buffer0_7_address0[2]),
        .A3(image_buffer0_7_address0[3]),
        .A4(1'b0),
        .D(Q[6]),
        .DPO(ram_reg_0_15_0_0__5_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__5_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__6
       (.A0(image_buffer0_7_address0[0]),
        .A1(image_buffer0_7_address0[1]),
        .A2(image_buffer0_7_address0[2]),
        .A3(image_buffer0_7_address0[3]),
        .A4(1'b0),
        .D(Q[7]),
        .DPO(ram_reg_0_15_0_0__6_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__6_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  RAM32X1D ram_reg_0_31_0_0
       (.A0(image_buffer0_7_address0[0]),
        .A1(image_buffer0_7_address0[1]),
        .A2(image_buffer0_7_address0[2]),
        .A3(image_buffer0_7_address0[3]),
        .A4(image_buffer0_7_address0[4]),
        .D(Q[0]),
        .DPO(ram_reg_0_31_0_0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__0
       (.A0(image_buffer0_7_address0[0]),
        .A1(image_buffer0_7_address0[1]),
        .A2(image_buffer0_7_address0[2]),
        .A3(image_buffer0_7_address0[3]),
        .A4(image_buffer0_7_address0[4]),
        .D(Q[1]),
        .DPO(ram_reg_0_31_0_0__0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__0_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__1
       (.A0(image_buffer0_7_address0[0]),
        .A1(image_buffer0_7_address0[1]),
        .A2(image_buffer0_7_address0[2]),
        .A3(image_buffer0_7_address0[3]),
        .A4(image_buffer0_7_address0[4]),
        .D(Q[2]),
        .DPO(ram_reg_0_31_0_0__1_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__1_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__2
       (.A0(image_buffer0_7_address0[0]),
        .A1(image_buffer0_7_address0[1]),
        .A2(image_buffer0_7_address0[2]),
        .A3(image_buffer0_7_address0[3]),
        .A4(image_buffer0_7_address0[4]),
        .D(Q[3]),
        .DPO(ram_reg_0_31_0_0__2_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__2_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__3
       (.A0(image_buffer0_7_address0[0]),
        .A1(image_buffer0_7_address0[1]),
        .A2(image_buffer0_7_address0[2]),
        .A3(image_buffer0_7_address0[3]),
        .A4(image_buffer0_7_address0[4]),
        .D(Q[4]),
        .DPO(ram_reg_0_31_0_0__3_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__3_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__4
       (.A0(image_buffer0_7_address0[0]),
        .A1(image_buffer0_7_address0[1]),
        .A2(image_buffer0_7_address0[2]),
        .A3(image_buffer0_7_address0[3]),
        .A4(image_buffer0_7_address0[4]),
        .D(Q[5]),
        .DPO(ram_reg_0_31_0_0__4_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__4_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__5
       (.A0(image_buffer0_7_address0[0]),
        .A1(image_buffer0_7_address0[1]),
        .A2(image_buffer0_7_address0[2]),
        .A3(image_buffer0_7_address0[3]),
        .A4(image_buffer0_7_address0[4]),
        .D(Q[6]),
        .DPO(ram_reg_0_31_0_0__5_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__5_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__6
       (.A0(image_buffer0_7_address0[0]),
        .A1(image_buffer0_7_address0[1]),
        .A2(image_buffer0_7_address0[2]),
        .A3(image_buffer0_7_address0[3]),
        .A4(image_buffer0_7_address0[4]),
        .D(Q[7]),
        .DPO(ram_reg_0_31_0_0__6_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__6_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
endmodule

(* ORIG_REF_NAME = "hog_image_buffer0_1_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_63
   (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] ,
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ,
    ap_clk,
    Q,
    \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ,
    image_buffer0_6_address0,
    image_buffer_16_address1,
    sum_addr_2_reg_1953,
    \tmp_40_reg_1655_reg[4] ,
    p_0_in,
    E,
    \ap_CS_fsm_reg[7] );
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] ;
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ;
  input ap_clk;
  input [7:0]Q;
  input \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ;
  input [5:0]image_buffer0_6_address0;
  input [2:0]image_buffer_16_address1;
  input sum_addr_2_reg_1953;
  input \tmp_40_reg_1655_reg[4] ;
  input p_0_in;
  input [0:0]E;
  input [0:0]\ap_CS_fsm_reg[7] ;

  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] ;
  wire \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ;
  wire [5:0]image_buffer0_6_address0;
  wire [2:0]image_buffer_16_address1;
  wire p_0_in;
  wire \q0[0]_i_1__11_n_8 ;
  wire \q0[1]_i_1__11_n_8 ;
  wire \q0[2]_i_1__11_n_8 ;
  wire \q0[3]_i_1__11_n_8 ;
  wire \q0[4]_i_1__11_n_8 ;
  wire \q0[5]_i_1__11_n_8 ;
  wire \q0[6]_i_1__11_n_8 ;
  wire \q0[7]_i_2__11_n_8 ;
  wire ram_reg_0_15_0_0__0_n_8;
  wire ram_reg_0_15_0_0__0_n_9;
  wire ram_reg_0_15_0_0__1_n_8;
  wire ram_reg_0_15_0_0__1_n_9;
  wire ram_reg_0_15_0_0__2_n_8;
  wire ram_reg_0_15_0_0__2_n_9;
  wire ram_reg_0_15_0_0__3_n_8;
  wire ram_reg_0_15_0_0__3_n_9;
  wire ram_reg_0_15_0_0__4_n_8;
  wire ram_reg_0_15_0_0__4_n_9;
  wire ram_reg_0_15_0_0__5_n_8;
  wire ram_reg_0_15_0_0__5_n_9;
  wire ram_reg_0_15_0_0__6_n_8;
  wire ram_reg_0_15_0_0__6_n_9;
  wire ram_reg_0_15_0_0_n_8;
  wire ram_reg_0_15_0_0_n_9;
  wire ram_reg_0_31_0_0__0_n_8;
  wire ram_reg_0_31_0_0__0_n_9;
  wire ram_reg_0_31_0_0__1_n_8;
  wire ram_reg_0_31_0_0__1_n_9;
  wire ram_reg_0_31_0_0__2_n_8;
  wire ram_reg_0_31_0_0__2_n_9;
  wire ram_reg_0_31_0_0__3_n_8;
  wire ram_reg_0_31_0_0__3_n_9;
  wire ram_reg_0_31_0_0__4_n_8;
  wire ram_reg_0_31_0_0__4_n_9;
  wire ram_reg_0_31_0_0__5_n_8;
  wire ram_reg_0_31_0_0__5_n_9;
  wire ram_reg_0_31_0_0__6_n_8;
  wire ram_reg_0_31_0_0__6_n_9;
  wire ram_reg_0_31_0_0_n_8;
  wire ram_reg_0_31_0_0_n_9;
  wire sum_addr_2_reg_1953;
  wire \tmp_40_reg_1655_reg[4] ;

  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[0]_i_1__11 
       (.I0(Q[0]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0_n_9),
        .I3(image_buffer0_6_address0[4]),
        .I4(image_buffer0_6_address0[5]),
        .I5(ram_reg_0_31_0_0_n_9),
        .O(\q0[0]_i_1__11_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[1]_i_1__11 
       (.I0(Q[1]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__0_n_9),
        .I3(image_buffer0_6_address0[4]),
        .I4(image_buffer0_6_address0[5]),
        .I5(ram_reg_0_31_0_0__0_n_9),
        .O(\q0[1]_i_1__11_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[2]_i_1__11 
       (.I0(Q[2]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__1_n_9),
        .I3(image_buffer0_6_address0[4]),
        .I4(image_buffer0_6_address0[5]),
        .I5(ram_reg_0_31_0_0__1_n_9),
        .O(\q0[2]_i_1__11_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[3]_i_1__11 
       (.I0(Q[3]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__2_n_9),
        .I3(image_buffer0_6_address0[4]),
        .I4(image_buffer0_6_address0[5]),
        .I5(ram_reg_0_31_0_0__2_n_9),
        .O(\q0[3]_i_1__11_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[4]_i_1__11 
       (.I0(Q[4]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__3_n_9),
        .I3(image_buffer0_6_address0[4]),
        .I4(image_buffer0_6_address0[5]),
        .I5(ram_reg_0_31_0_0__3_n_9),
        .O(\q0[4]_i_1__11_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[5]_i_1__11 
       (.I0(Q[5]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__4_n_9),
        .I3(image_buffer0_6_address0[4]),
        .I4(image_buffer0_6_address0[5]),
        .I5(ram_reg_0_31_0_0__4_n_9),
        .O(\q0[5]_i_1__11_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[6]_i_1__11 
       (.I0(Q[6]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__5_n_9),
        .I3(image_buffer0_6_address0[4]),
        .I4(image_buffer0_6_address0[5]),
        .I5(ram_reg_0_31_0_0__5_n_9),
        .O(\q0[6]_i_1__11_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[7]_i_2__11 
       (.I0(Q[7]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__6_n_9),
        .I3(image_buffer0_6_address0[4]),
        .I4(image_buffer0_6_address0[5]),
        .I5(ram_reg_0_31_0_0__6_n_9),
        .O(\q0[7]_i_2__11_n_8 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[0]_i_1__11_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] [0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[1]_i_1__11_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[2]_i_1__11_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[3]_i_1__11_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[4]_i_1__11_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[5]_i_1__11_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[6]_i_1__11_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[7]_i_2__11_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] [7]),
        .R(1'b0));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [0]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__0_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [1]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__1_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [2]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__2_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__3_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__4_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__5_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [6]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__6_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(image_buffer0_6_address0[0]),
        .A1(image_buffer0_6_address0[1]),
        .A2(image_buffer0_6_address0[2]),
        .A3(image_buffer0_6_address0[3]),
        .A4(1'b0),
        .D(Q[0]),
        .DPO(ram_reg_0_15_0_0_n_8),
        .DPRA0(1'b0),
        .DPRA1(image_buffer_16_address1[0]),
        .DPRA2(image_buffer_16_address1[1]),
        .DPRA3(image_buffer_16_address1[2]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__0
       (.A0(image_buffer0_6_address0[0]),
        .A1(image_buffer0_6_address0[1]),
        .A2(image_buffer0_6_address0[2]),
        .A3(image_buffer0_6_address0[3]),
        .A4(1'b0),
        .D(Q[1]),
        .DPO(ram_reg_0_15_0_0__0_n_8),
        .DPRA0(1'b0),
        .DPRA1(image_buffer_16_address1[0]),
        .DPRA2(image_buffer_16_address1[1]),
        .DPRA3(image_buffer_16_address1[2]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__0_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__1
       (.A0(image_buffer0_6_address0[0]),
        .A1(image_buffer0_6_address0[1]),
        .A2(image_buffer0_6_address0[2]),
        .A3(image_buffer0_6_address0[3]),
        .A4(1'b0),
        .D(Q[2]),
        .DPO(ram_reg_0_15_0_0__1_n_8),
        .DPRA0(1'b0),
        .DPRA1(image_buffer_16_address1[0]),
        .DPRA2(image_buffer_16_address1[1]),
        .DPRA3(image_buffer_16_address1[2]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__1_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__2
       (.A0(image_buffer0_6_address0[0]),
        .A1(image_buffer0_6_address0[1]),
        .A2(image_buffer0_6_address0[2]),
        .A3(image_buffer0_6_address0[3]),
        .A4(1'b0),
        .D(Q[3]),
        .DPO(ram_reg_0_15_0_0__2_n_8),
        .DPRA0(1'b0),
        .DPRA1(image_buffer_16_address1[0]),
        .DPRA2(image_buffer_16_address1[1]),
        .DPRA3(image_buffer_16_address1[2]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__2_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__3
       (.A0(image_buffer0_6_address0[0]),
        .A1(image_buffer0_6_address0[1]),
        .A2(image_buffer0_6_address0[2]),
        .A3(image_buffer0_6_address0[3]),
        .A4(1'b0),
        .D(Q[4]),
        .DPO(ram_reg_0_15_0_0__3_n_8),
        .DPRA0(1'b0),
        .DPRA1(image_buffer_16_address1[0]),
        .DPRA2(image_buffer_16_address1[1]),
        .DPRA3(image_buffer_16_address1[2]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__3_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__4
       (.A0(image_buffer0_6_address0[0]),
        .A1(image_buffer0_6_address0[1]),
        .A2(image_buffer0_6_address0[2]),
        .A3(image_buffer0_6_address0[3]),
        .A4(1'b0),
        .D(Q[5]),
        .DPO(ram_reg_0_15_0_0__4_n_8),
        .DPRA0(1'b0),
        .DPRA1(image_buffer_16_address1[0]),
        .DPRA2(image_buffer_16_address1[1]),
        .DPRA3(image_buffer_16_address1[2]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__4_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__5
       (.A0(image_buffer0_6_address0[0]),
        .A1(image_buffer0_6_address0[1]),
        .A2(image_buffer0_6_address0[2]),
        .A3(image_buffer0_6_address0[3]),
        .A4(1'b0),
        .D(Q[6]),
        .DPO(ram_reg_0_15_0_0__5_n_8),
        .DPRA0(1'b0),
        .DPRA1(image_buffer_16_address1[0]),
        .DPRA2(image_buffer_16_address1[1]),
        .DPRA3(image_buffer_16_address1[2]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__5_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__6
       (.A0(image_buffer0_6_address0[0]),
        .A1(image_buffer0_6_address0[1]),
        .A2(image_buffer0_6_address0[2]),
        .A3(image_buffer0_6_address0[3]),
        .A4(1'b0),
        .D(Q[7]),
        .DPO(ram_reg_0_15_0_0__6_n_8),
        .DPRA0(1'b0),
        .DPRA1(image_buffer_16_address1[0]),
        .DPRA2(image_buffer_16_address1[1]),
        .DPRA3(image_buffer_16_address1[2]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__6_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  RAM32X1D ram_reg_0_31_0_0
       (.A0(image_buffer0_6_address0[0]),
        .A1(image_buffer0_6_address0[1]),
        .A2(image_buffer0_6_address0[2]),
        .A3(image_buffer0_6_address0[3]),
        .A4(image_buffer0_6_address0[4]),
        .D(Q[0]),
        .DPO(ram_reg_0_31_0_0_n_8),
        .DPRA0(1'b0),
        .DPRA1(image_buffer_16_address1[0]),
        .DPRA2(image_buffer_16_address1[1]),
        .DPRA3(image_buffer_16_address1[2]),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__0
       (.A0(image_buffer0_6_address0[0]),
        .A1(image_buffer0_6_address0[1]),
        .A2(image_buffer0_6_address0[2]),
        .A3(image_buffer0_6_address0[3]),
        .A4(image_buffer0_6_address0[4]),
        .D(Q[1]),
        .DPO(ram_reg_0_31_0_0__0_n_8),
        .DPRA0(1'b0),
        .DPRA1(image_buffer_16_address1[0]),
        .DPRA2(image_buffer_16_address1[1]),
        .DPRA3(image_buffer_16_address1[2]),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__0_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__1
       (.A0(image_buffer0_6_address0[0]),
        .A1(image_buffer0_6_address0[1]),
        .A2(image_buffer0_6_address0[2]),
        .A3(image_buffer0_6_address0[3]),
        .A4(image_buffer0_6_address0[4]),
        .D(Q[2]),
        .DPO(ram_reg_0_31_0_0__1_n_8),
        .DPRA0(1'b0),
        .DPRA1(image_buffer_16_address1[0]),
        .DPRA2(image_buffer_16_address1[1]),
        .DPRA3(image_buffer_16_address1[2]),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__1_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__2
       (.A0(image_buffer0_6_address0[0]),
        .A1(image_buffer0_6_address0[1]),
        .A2(image_buffer0_6_address0[2]),
        .A3(image_buffer0_6_address0[3]),
        .A4(image_buffer0_6_address0[4]),
        .D(Q[3]),
        .DPO(ram_reg_0_31_0_0__2_n_8),
        .DPRA0(1'b0),
        .DPRA1(image_buffer_16_address1[0]),
        .DPRA2(image_buffer_16_address1[1]),
        .DPRA3(image_buffer_16_address1[2]),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__2_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__3
       (.A0(image_buffer0_6_address0[0]),
        .A1(image_buffer0_6_address0[1]),
        .A2(image_buffer0_6_address0[2]),
        .A3(image_buffer0_6_address0[3]),
        .A4(image_buffer0_6_address0[4]),
        .D(Q[4]),
        .DPO(ram_reg_0_31_0_0__3_n_8),
        .DPRA0(1'b0),
        .DPRA1(image_buffer_16_address1[0]),
        .DPRA2(image_buffer_16_address1[1]),
        .DPRA3(image_buffer_16_address1[2]),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__3_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__4
       (.A0(image_buffer0_6_address0[0]),
        .A1(image_buffer0_6_address0[1]),
        .A2(image_buffer0_6_address0[2]),
        .A3(image_buffer0_6_address0[3]),
        .A4(image_buffer0_6_address0[4]),
        .D(Q[5]),
        .DPO(ram_reg_0_31_0_0__4_n_8),
        .DPRA0(1'b0),
        .DPRA1(image_buffer_16_address1[0]),
        .DPRA2(image_buffer_16_address1[1]),
        .DPRA3(image_buffer_16_address1[2]),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__4_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__5
       (.A0(image_buffer0_6_address0[0]),
        .A1(image_buffer0_6_address0[1]),
        .A2(image_buffer0_6_address0[2]),
        .A3(image_buffer0_6_address0[3]),
        .A4(image_buffer0_6_address0[4]),
        .D(Q[6]),
        .DPO(ram_reg_0_31_0_0__5_n_8),
        .DPRA0(1'b0),
        .DPRA1(image_buffer_16_address1[0]),
        .DPRA2(image_buffer_16_address1[1]),
        .DPRA3(image_buffer_16_address1[2]),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__5_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__6
       (.A0(image_buffer0_6_address0[0]),
        .A1(image_buffer0_6_address0[1]),
        .A2(image_buffer0_6_address0[2]),
        .A3(image_buffer0_6_address0[3]),
        .A4(image_buffer0_6_address0[4]),
        .D(Q[7]),
        .DPO(ram_reg_0_31_0_0__6_n_8),
        .DPRA0(1'b0),
        .DPRA1(image_buffer_16_address1[0]),
        .DPRA2(image_buffer_16_address1[1]),
        .DPRA3(image_buffer_16_address1[2]),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__6_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
endmodule

(* ORIG_REF_NAME = "hog_image_buffer0_1_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_64
   (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] ,
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ,
    ap_clk,
    Q,
    \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ,
    image_buffer0_5_address0,
    \x_mid2_reg_1931_reg[1]_rep__0 ,
    \x_mid2_reg_1931_reg[2]_rep__0 ,
    \x_mid2_reg_1931_reg[3]_rep__0 ,
    sum_addr_2_reg_1953,
    \tmp_40_reg_1655_reg[4] ,
    p_0_in,
    E,
    \ap_CS_fsm_reg[7] );
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] ;
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ;
  input ap_clk;
  input [7:0]Q;
  input \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ;
  input [5:0]image_buffer0_5_address0;
  input \x_mid2_reg_1931_reg[1]_rep__0 ;
  input \x_mid2_reg_1931_reg[2]_rep__0 ;
  input \x_mid2_reg_1931_reg[3]_rep__0 ;
  input sum_addr_2_reg_1953;
  input \tmp_40_reg_1655_reg[4] ;
  input p_0_in;
  input [0:0]E;
  input [0:0]\ap_CS_fsm_reg[7] ;

  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] ;
  wire \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ;
  wire [5:0]image_buffer0_5_address0;
  wire p_0_in;
  wire \q0[0]_i_1__3_n_8 ;
  wire \q0[1]_i_1__3_n_8 ;
  wire \q0[2]_i_1__3_n_8 ;
  wire \q0[3]_i_1__3_n_8 ;
  wire \q0[4]_i_1__3_n_8 ;
  wire \q0[5]_i_1__3_n_8 ;
  wire \q0[6]_i_1__3_n_8 ;
  wire \q0[7]_i_2__3_n_8 ;
  wire ram_reg_0_15_0_0__0_n_8;
  wire ram_reg_0_15_0_0__0_n_9;
  wire ram_reg_0_15_0_0__1_n_8;
  wire ram_reg_0_15_0_0__1_n_9;
  wire ram_reg_0_15_0_0__2_n_8;
  wire ram_reg_0_15_0_0__2_n_9;
  wire ram_reg_0_15_0_0__3_n_8;
  wire ram_reg_0_15_0_0__3_n_9;
  wire ram_reg_0_15_0_0__4_n_8;
  wire ram_reg_0_15_0_0__4_n_9;
  wire ram_reg_0_15_0_0__5_n_8;
  wire ram_reg_0_15_0_0__5_n_9;
  wire ram_reg_0_15_0_0__6_n_8;
  wire ram_reg_0_15_0_0__6_n_9;
  wire ram_reg_0_15_0_0_n_8;
  wire ram_reg_0_15_0_0_n_9;
  wire ram_reg_0_31_0_0__0_n_8;
  wire ram_reg_0_31_0_0__0_n_9;
  wire ram_reg_0_31_0_0__1_n_8;
  wire ram_reg_0_31_0_0__1_n_9;
  wire ram_reg_0_31_0_0__2_n_8;
  wire ram_reg_0_31_0_0__2_n_9;
  wire ram_reg_0_31_0_0__3_n_8;
  wire ram_reg_0_31_0_0__3_n_9;
  wire ram_reg_0_31_0_0__4_n_8;
  wire ram_reg_0_31_0_0__4_n_9;
  wire ram_reg_0_31_0_0__5_n_8;
  wire ram_reg_0_31_0_0__5_n_9;
  wire ram_reg_0_31_0_0__6_n_8;
  wire ram_reg_0_31_0_0__6_n_9;
  wire ram_reg_0_31_0_0_n_8;
  wire ram_reg_0_31_0_0_n_9;
  wire sum_addr_2_reg_1953;
  wire \tmp_40_reg_1655_reg[4] ;
  wire \x_mid2_reg_1931_reg[1]_rep__0 ;
  wire \x_mid2_reg_1931_reg[2]_rep__0 ;
  wire \x_mid2_reg_1931_reg[3]_rep__0 ;

  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[0]_i_1__3 
       (.I0(Q[0]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0_n_9),
        .I3(image_buffer0_5_address0[4]),
        .I4(image_buffer0_5_address0[5]),
        .I5(ram_reg_0_31_0_0_n_9),
        .O(\q0[0]_i_1__3_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[1]_i_1__3 
       (.I0(Q[1]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__0_n_9),
        .I3(image_buffer0_5_address0[4]),
        .I4(image_buffer0_5_address0[5]),
        .I5(ram_reg_0_31_0_0__0_n_9),
        .O(\q0[1]_i_1__3_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[2]_i_1__3 
       (.I0(Q[2]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__1_n_9),
        .I3(image_buffer0_5_address0[4]),
        .I4(image_buffer0_5_address0[5]),
        .I5(ram_reg_0_31_0_0__1_n_9),
        .O(\q0[2]_i_1__3_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[3]_i_1__3 
       (.I0(Q[3]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__2_n_9),
        .I3(image_buffer0_5_address0[4]),
        .I4(image_buffer0_5_address0[5]),
        .I5(ram_reg_0_31_0_0__2_n_9),
        .O(\q0[3]_i_1__3_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[4]_i_1__3 
       (.I0(Q[4]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__3_n_9),
        .I3(image_buffer0_5_address0[4]),
        .I4(image_buffer0_5_address0[5]),
        .I5(ram_reg_0_31_0_0__3_n_9),
        .O(\q0[4]_i_1__3_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[5]_i_1__3 
       (.I0(Q[5]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__4_n_9),
        .I3(image_buffer0_5_address0[4]),
        .I4(image_buffer0_5_address0[5]),
        .I5(ram_reg_0_31_0_0__4_n_9),
        .O(\q0[5]_i_1__3_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[6]_i_1__3 
       (.I0(Q[6]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__5_n_9),
        .I3(image_buffer0_5_address0[4]),
        .I4(image_buffer0_5_address0[5]),
        .I5(ram_reg_0_31_0_0__5_n_9),
        .O(\q0[6]_i_1__3_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[7]_i_2__3 
       (.I0(Q[7]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__6_n_9),
        .I3(image_buffer0_5_address0[4]),
        .I4(image_buffer0_5_address0[5]),
        .I5(ram_reg_0_31_0_0__6_n_9),
        .O(\q0[7]_i_2__3_n_8 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[0]_i_1__3_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] [0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[1]_i_1__3_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[2]_i_1__3_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[3]_i_1__3_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[4]_i_1__3_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[5]_i_1__3_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[6]_i_1__3_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[7]_i_2__3_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] [7]),
        .R(1'b0));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [0]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__0_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [1]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__1_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [2]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__2_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__3_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__4_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__5_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [6]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__6_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(image_buffer0_5_address0[0]),
        .A1(image_buffer0_5_address0[1]),
        .A2(image_buffer0_5_address0[2]),
        .A3(image_buffer0_5_address0[3]),
        .A4(1'b0),
        .D(Q[0]),
        .DPO(ram_reg_0_15_0_0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__0
       (.A0(image_buffer0_5_address0[0]),
        .A1(image_buffer0_5_address0[1]),
        .A2(image_buffer0_5_address0[2]),
        .A3(image_buffer0_5_address0[3]),
        .A4(1'b0),
        .D(Q[1]),
        .DPO(ram_reg_0_15_0_0__0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__0_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__1
       (.A0(image_buffer0_5_address0[0]),
        .A1(image_buffer0_5_address0[1]),
        .A2(image_buffer0_5_address0[2]),
        .A3(image_buffer0_5_address0[3]),
        .A4(1'b0),
        .D(Q[2]),
        .DPO(ram_reg_0_15_0_0__1_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__1_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__2
       (.A0(image_buffer0_5_address0[0]),
        .A1(image_buffer0_5_address0[1]),
        .A2(image_buffer0_5_address0[2]),
        .A3(image_buffer0_5_address0[3]),
        .A4(1'b0),
        .D(Q[3]),
        .DPO(ram_reg_0_15_0_0__2_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__2_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__3
       (.A0(image_buffer0_5_address0[0]),
        .A1(image_buffer0_5_address0[1]),
        .A2(image_buffer0_5_address0[2]),
        .A3(image_buffer0_5_address0[3]),
        .A4(1'b0),
        .D(Q[4]),
        .DPO(ram_reg_0_15_0_0__3_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__3_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__4
       (.A0(image_buffer0_5_address0[0]),
        .A1(image_buffer0_5_address0[1]),
        .A2(image_buffer0_5_address0[2]),
        .A3(image_buffer0_5_address0[3]),
        .A4(1'b0),
        .D(Q[5]),
        .DPO(ram_reg_0_15_0_0__4_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__4_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__5
       (.A0(image_buffer0_5_address0[0]),
        .A1(image_buffer0_5_address0[1]),
        .A2(image_buffer0_5_address0[2]),
        .A3(image_buffer0_5_address0[3]),
        .A4(1'b0),
        .D(Q[6]),
        .DPO(ram_reg_0_15_0_0__5_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__5_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__6
       (.A0(image_buffer0_5_address0[0]),
        .A1(image_buffer0_5_address0[1]),
        .A2(image_buffer0_5_address0[2]),
        .A3(image_buffer0_5_address0[3]),
        .A4(1'b0),
        .D(Q[7]),
        .DPO(ram_reg_0_15_0_0__6_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__6_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  RAM32X1D ram_reg_0_31_0_0
       (.A0(image_buffer0_5_address0[0]),
        .A1(image_buffer0_5_address0[1]),
        .A2(image_buffer0_5_address0[2]),
        .A3(image_buffer0_5_address0[3]),
        .A4(image_buffer0_5_address0[4]),
        .D(Q[0]),
        .DPO(ram_reg_0_31_0_0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__0
       (.A0(image_buffer0_5_address0[0]),
        .A1(image_buffer0_5_address0[1]),
        .A2(image_buffer0_5_address0[2]),
        .A3(image_buffer0_5_address0[3]),
        .A4(image_buffer0_5_address0[4]),
        .D(Q[1]),
        .DPO(ram_reg_0_31_0_0__0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__0_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__1
       (.A0(image_buffer0_5_address0[0]),
        .A1(image_buffer0_5_address0[1]),
        .A2(image_buffer0_5_address0[2]),
        .A3(image_buffer0_5_address0[3]),
        .A4(image_buffer0_5_address0[4]),
        .D(Q[2]),
        .DPO(ram_reg_0_31_0_0__1_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__1_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__2
       (.A0(image_buffer0_5_address0[0]),
        .A1(image_buffer0_5_address0[1]),
        .A2(image_buffer0_5_address0[2]),
        .A3(image_buffer0_5_address0[3]),
        .A4(image_buffer0_5_address0[4]),
        .D(Q[3]),
        .DPO(ram_reg_0_31_0_0__2_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__2_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__3
       (.A0(image_buffer0_5_address0[0]),
        .A1(image_buffer0_5_address0[1]),
        .A2(image_buffer0_5_address0[2]),
        .A3(image_buffer0_5_address0[3]),
        .A4(image_buffer0_5_address0[4]),
        .D(Q[4]),
        .DPO(ram_reg_0_31_0_0__3_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__3_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__4
       (.A0(image_buffer0_5_address0[0]),
        .A1(image_buffer0_5_address0[1]),
        .A2(image_buffer0_5_address0[2]),
        .A3(image_buffer0_5_address0[3]),
        .A4(image_buffer0_5_address0[4]),
        .D(Q[5]),
        .DPO(ram_reg_0_31_0_0__4_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__4_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__5
       (.A0(image_buffer0_5_address0[0]),
        .A1(image_buffer0_5_address0[1]),
        .A2(image_buffer0_5_address0[2]),
        .A3(image_buffer0_5_address0[3]),
        .A4(image_buffer0_5_address0[4]),
        .D(Q[6]),
        .DPO(ram_reg_0_31_0_0__5_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__5_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__6
       (.A0(image_buffer0_5_address0[0]),
        .A1(image_buffer0_5_address0[1]),
        .A2(image_buffer0_5_address0[2]),
        .A3(image_buffer0_5_address0[3]),
        .A4(image_buffer0_5_address0[4]),
        .D(Q[7]),
        .DPO(ram_reg_0_31_0_0__6_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__6_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
endmodule

(* ORIG_REF_NAME = "hog_image_buffer0_1_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_65
   (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] ,
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ,
    ap_clk,
    Q,
    \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ,
    image_buffer0_4_address0,
    image_buffer_16_address1,
    sum_addr_2_reg_1953,
    \tmp_40_reg_1655_reg[4] ,
    p_0_in,
    E,
    \ap_CS_fsm_reg[7] );
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] ;
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ;
  input ap_clk;
  input [7:0]Q;
  input \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ;
  input [5:0]image_buffer0_4_address0;
  input [2:0]image_buffer_16_address1;
  input sum_addr_2_reg_1953;
  input \tmp_40_reg_1655_reg[4] ;
  input p_0_in;
  input [0:0]E;
  input [0:0]\ap_CS_fsm_reg[7] ;

  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] ;
  wire \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ;
  wire [5:0]image_buffer0_4_address0;
  wire [2:0]image_buffer_16_address1;
  wire p_0_in;
  wire \q0[0]_i_1__10_n_8 ;
  wire \q0[1]_i_1__10_n_8 ;
  wire \q0[2]_i_1__10_n_8 ;
  wire \q0[3]_i_1__10_n_8 ;
  wire \q0[4]_i_1__10_n_8 ;
  wire \q0[5]_i_1__10_n_8 ;
  wire \q0[6]_i_1__10_n_8 ;
  wire \q0[7]_i_2__10_n_8 ;
  wire ram_reg_0_15_0_0__0_n_8;
  wire ram_reg_0_15_0_0__0_n_9;
  wire ram_reg_0_15_0_0__1_n_8;
  wire ram_reg_0_15_0_0__1_n_9;
  wire ram_reg_0_15_0_0__2_n_8;
  wire ram_reg_0_15_0_0__2_n_9;
  wire ram_reg_0_15_0_0__3_n_8;
  wire ram_reg_0_15_0_0__3_n_9;
  wire ram_reg_0_15_0_0__4_n_8;
  wire ram_reg_0_15_0_0__4_n_9;
  wire ram_reg_0_15_0_0__5_n_8;
  wire ram_reg_0_15_0_0__5_n_9;
  wire ram_reg_0_15_0_0__6_n_8;
  wire ram_reg_0_15_0_0__6_n_9;
  wire ram_reg_0_15_0_0_n_8;
  wire ram_reg_0_15_0_0_n_9;
  wire ram_reg_0_31_0_0__0_n_8;
  wire ram_reg_0_31_0_0__0_n_9;
  wire ram_reg_0_31_0_0__1_n_8;
  wire ram_reg_0_31_0_0__1_n_9;
  wire ram_reg_0_31_0_0__2_n_8;
  wire ram_reg_0_31_0_0__2_n_9;
  wire ram_reg_0_31_0_0__3_n_8;
  wire ram_reg_0_31_0_0__3_n_9;
  wire ram_reg_0_31_0_0__4_n_8;
  wire ram_reg_0_31_0_0__4_n_9;
  wire ram_reg_0_31_0_0__5_n_8;
  wire ram_reg_0_31_0_0__5_n_9;
  wire ram_reg_0_31_0_0__6_n_8;
  wire ram_reg_0_31_0_0__6_n_9;
  wire ram_reg_0_31_0_0_n_8;
  wire ram_reg_0_31_0_0_n_9;
  wire sum_addr_2_reg_1953;
  wire \tmp_40_reg_1655_reg[4] ;

  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[0]_i_1__10 
       (.I0(Q[0]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0_n_9),
        .I3(image_buffer0_4_address0[4]),
        .I4(image_buffer0_4_address0[5]),
        .I5(ram_reg_0_31_0_0_n_9),
        .O(\q0[0]_i_1__10_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[1]_i_1__10 
       (.I0(Q[1]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__0_n_9),
        .I3(image_buffer0_4_address0[4]),
        .I4(image_buffer0_4_address0[5]),
        .I5(ram_reg_0_31_0_0__0_n_9),
        .O(\q0[1]_i_1__10_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[2]_i_1__10 
       (.I0(Q[2]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__1_n_9),
        .I3(image_buffer0_4_address0[4]),
        .I4(image_buffer0_4_address0[5]),
        .I5(ram_reg_0_31_0_0__1_n_9),
        .O(\q0[2]_i_1__10_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[3]_i_1__10 
       (.I0(Q[3]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__2_n_9),
        .I3(image_buffer0_4_address0[4]),
        .I4(image_buffer0_4_address0[5]),
        .I5(ram_reg_0_31_0_0__2_n_9),
        .O(\q0[3]_i_1__10_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[4]_i_1__10 
       (.I0(Q[4]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__3_n_9),
        .I3(image_buffer0_4_address0[4]),
        .I4(image_buffer0_4_address0[5]),
        .I5(ram_reg_0_31_0_0__3_n_9),
        .O(\q0[4]_i_1__10_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[5]_i_1__10 
       (.I0(Q[5]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__4_n_9),
        .I3(image_buffer0_4_address0[4]),
        .I4(image_buffer0_4_address0[5]),
        .I5(ram_reg_0_31_0_0__4_n_9),
        .O(\q0[5]_i_1__10_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[6]_i_1__10 
       (.I0(Q[6]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__5_n_9),
        .I3(image_buffer0_4_address0[4]),
        .I4(image_buffer0_4_address0[5]),
        .I5(ram_reg_0_31_0_0__5_n_9),
        .O(\q0[6]_i_1__10_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[7]_i_2__10 
       (.I0(Q[7]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__6_n_9),
        .I3(image_buffer0_4_address0[4]),
        .I4(image_buffer0_4_address0[5]),
        .I5(ram_reg_0_31_0_0__6_n_9),
        .O(\q0[7]_i_2__10_n_8 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[0]_i_1__10_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] [0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[1]_i_1__10_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[2]_i_1__10_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[3]_i_1__10_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[4]_i_1__10_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[5]_i_1__10_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[6]_i_1__10_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[7]_i_2__10_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] [7]),
        .R(1'b0));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [0]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__0_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [1]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__1_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [2]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__2_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__3_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__4_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__5_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [6]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__6_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(image_buffer0_4_address0[0]),
        .A1(image_buffer0_4_address0[1]),
        .A2(image_buffer0_4_address0[2]),
        .A3(image_buffer0_4_address0[3]),
        .A4(1'b0),
        .D(Q[0]),
        .DPO(ram_reg_0_15_0_0_n_8),
        .DPRA0(1'b0),
        .DPRA1(image_buffer_16_address1[0]),
        .DPRA2(image_buffer_16_address1[1]),
        .DPRA3(image_buffer_16_address1[2]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__0
       (.A0(image_buffer0_4_address0[0]),
        .A1(image_buffer0_4_address0[1]),
        .A2(image_buffer0_4_address0[2]),
        .A3(image_buffer0_4_address0[3]),
        .A4(1'b0),
        .D(Q[1]),
        .DPO(ram_reg_0_15_0_0__0_n_8),
        .DPRA0(1'b0),
        .DPRA1(image_buffer_16_address1[0]),
        .DPRA2(image_buffer_16_address1[1]),
        .DPRA3(image_buffer_16_address1[2]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__0_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__1
       (.A0(image_buffer0_4_address0[0]),
        .A1(image_buffer0_4_address0[1]),
        .A2(image_buffer0_4_address0[2]),
        .A3(image_buffer0_4_address0[3]),
        .A4(1'b0),
        .D(Q[2]),
        .DPO(ram_reg_0_15_0_0__1_n_8),
        .DPRA0(1'b0),
        .DPRA1(image_buffer_16_address1[0]),
        .DPRA2(image_buffer_16_address1[1]),
        .DPRA3(image_buffer_16_address1[2]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__1_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__2
       (.A0(image_buffer0_4_address0[0]),
        .A1(image_buffer0_4_address0[1]),
        .A2(image_buffer0_4_address0[2]),
        .A3(image_buffer0_4_address0[3]),
        .A4(1'b0),
        .D(Q[3]),
        .DPO(ram_reg_0_15_0_0__2_n_8),
        .DPRA0(1'b0),
        .DPRA1(image_buffer_16_address1[0]),
        .DPRA2(image_buffer_16_address1[1]),
        .DPRA3(image_buffer_16_address1[2]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__2_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__3
       (.A0(image_buffer0_4_address0[0]),
        .A1(image_buffer0_4_address0[1]),
        .A2(image_buffer0_4_address0[2]),
        .A3(image_buffer0_4_address0[3]),
        .A4(1'b0),
        .D(Q[4]),
        .DPO(ram_reg_0_15_0_0__3_n_8),
        .DPRA0(1'b0),
        .DPRA1(image_buffer_16_address1[0]),
        .DPRA2(image_buffer_16_address1[1]),
        .DPRA3(image_buffer_16_address1[2]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__3_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__4
       (.A0(image_buffer0_4_address0[0]),
        .A1(image_buffer0_4_address0[1]),
        .A2(image_buffer0_4_address0[2]),
        .A3(image_buffer0_4_address0[3]),
        .A4(1'b0),
        .D(Q[5]),
        .DPO(ram_reg_0_15_0_0__4_n_8),
        .DPRA0(1'b0),
        .DPRA1(image_buffer_16_address1[0]),
        .DPRA2(image_buffer_16_address1[1]),
        .DPRA3(image_buffer_16_address1[2]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__4_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__5
       (.A0(image_buffer0_4_address0[0]),
        .A1(image_buffer0_4_address0[1]),
        .A2(image_buffer0_4_address0[2]),
        .A3(image_buffer0_4_address0[3]),
        .A4(1'b0),
        .D(Q[6]),
        .DPO(ram_reg_0_15_0_0__5_n_8),
        .DPRA0(1'b0),
        .DPRA1(image_buffer_16_address1[0]),
        .DPRA2(image_buffer_16_address1[1]),
        .DPRA3(image_buffer_16_address1[2]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__5_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__6
       (.A0(image_buffer0_4_address0[0]),
        .A1(image_buffer0_4_address0[1]),
        .A2(image_buffer0_4_address0[2]),
        .A3(image_buffer0_4_address0[3]),
        .A4(1'b0),
        .D(Q[7]),
        .DPO(ram_reg_0_15_0_0__6_n_8),
        .DPRA0(1'b0),
        .DPRA1(image_buffer_16_address1[0]),
        .DPRA2(image_buffer_16_address1[1]),
        .DPRA3(image_buffer_16_address1[2]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__6_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  RAM32X1D ram_reg_0_31_0_0
       (.A0(image_buffer0_4_address0[0]),
        .A1(image_buffer0_4_address0[1]),
        .A2(image_buffer0_4_address0[2]),
        .A3(image_buffer0_4_address0[3]),
        .A4(image_buffer0_4_address0[4]),
        .D(Q[0]),
        .DPO(ram_reg_0_31_0_0_n_8),
        .DPRA0(1'b0),
        .DPRA1(image_buffer_16_address1[0]),
        .DPRA2(image_buffer_16_address1[1]),
        .DPRA3(image_buffer_16_address1[2]),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__0
       (.A0(image_buffer0_4_address0[0]),
        .A1(image_buffer0_4_address0[1]),
        .A2(image_buffer0_4_address0[2]),
        .A3(image_buffer0_4_address0[3]),
        .A4(image_buffer0_4_address0[4]),
        .D(Q[1]),
        .DPO(ram_reg_0_31_0_0__0_n_8),
        .DPRA0(1'b0),
        .DPRA1(image_buffer_16_address1[0]),
        .DPRA2(image_buffer_16_address1[1]),
        .DPRA3(image_buffer_16_address1[2]),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__0_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__1
       (.A0(image_buffer0_4_address0[0]),
        .A1(image_buffer0_4_address0[1]),
        .A2(image_buffer0_4_address0[2]),
        .A3(image_buffer0_4_address0[3]),
        .A4(image_buffer0_4_address0[4]),
        .D(Q[2]),
        .DPO(ram_reg_0_31_0_0__1_n_8),
        .DPRA0(1'b0),
        .DPRA1(image_buffer_16_address1[0]),
        .DPRA2(image_buffer_16_address1[1]),
        .DPRA3(image_buffer_16_address1[2]),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__1_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__2
       (.A0(image_buffer0_4_address0[0]),
        .A1(image_buffer0_4_address0[1]),
        .A2(image_buffer0_4_address0[2]),
        .A3(image_buffer0_4_address0[3]),
        .A4(image_buffer0_4_address0[4]),
        .D(Q[3]),
        .DPO(ram_reg_0_31_0_0__2_n_8),
        .DPRA0(1'b0),
        .DPRA1(image_buffer_16_address1[0]),
        .DPRA2(image_buffer_16_address1[1]),
        .DPRA3(image_buffer_16_address1[2]),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__2_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__3
       (.A0(image_buffer0_4_address0[0]),
        .A1(image_buffer0_4_address0[1]),
        .A2(image_buffer0_4_address0[2]),
        .A3(image_buffer0_4_address0[3]),
        .A4(image_buffer0_4_address0[4]),
        .D(Q[4]),
        .DPO(ram_reg_0_31_0_0__3_n_8),
        .DPRA0(1'b0),
        .DPRA1(image_buffer_16_address1[0]),
        .DPRA2(image_buffer_16_address1[1]),
        .DPRA3(image_buffer_16_address1[2]),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__3_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__4
       (.A0(image_buffer0_4_address0[0]),
        .A1(image_buffer0_4_address0[1]),
        .A2(image_buffer0_4_address0[2]),
        .A3(image_buffer0_4_address0[3]),
        .A4(image_buffer0_4_address0[4]),
        .D(Q[5]),
        .DPO(ram_reg_0_31_0_0__4_n_8),
        .DPRA0(1'b0),
        .DPRA1(image_buffer_16_address1[0]),
        .DPRA2(image_buffer_16_address1[1]),
        .DPRA3(image_buffer_16_address1[2]),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__4_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__5
       (.A0(image_buffer0_4_address0[0]),
        .A1(image_buffer0_4_address0[1]),
        .A2(image_buffer0_4_address0[2]),
        .A3(image_buffer0_4_address0[3]),
        .A4(image_buffer0_4_address0[4]),
        .D(Q[6]),
        .DPO(ram_reg_0_31_0_0__5_n_8),
        .DPRA0(1'b0),
        .DPRA1(image_buffer_16_address1[0]),
        .DPRA2(image_buffer_16_address1[1]),
        .DPRA3(image_buffer_16_address1[2]),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__5_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__6
       (.A0(image_buffer0_4_address0[0]),
        .A1(image_buffer0_4_address0[1]),
        .A2(image_buffer0_4_address0[2]),
        .A3(image_buffer0_4_address0[3]),
        .A4(image_buffer0_4_address0[4]),
        .D(Q[7]),
        .DPO(ram_reg_0_31_0_0__6_n_8),
        .DPRA0(1'b0),
        .DPRA1(image_buffer_16_address1[0]),
        .DPRA2(image_buffer_16_address1[1]),
        .DPRA3(image_buffer_16_address1[2]),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__6_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
endmodule

(* ORIG_REF_NAME = "hog_image_buffer0_1_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_66
   (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] ,
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ,
    ap_clk,
    Q,
    \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ,
    image_buffer0_3_address0,
    \x_mid2_reg_1931_reg[1]_rep__0 ,
    \x_mid2_reg_1931_reg[2]_rep__0 ,
    \x_mid2_reg_1931_reg[3]_rep__0 ,
    sum_addr_2_reg_1953,
    \tmp_40_reg_1655_reg[4] ,
    p_0_in,
    E,
    \ap_CS_fsm_reg[7] );
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] ;
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ;
  input ap_clk;
  input [7:0]Q;
  input \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ;
  input [5:0]image_buffer0_3_address0;
  input \x_mid2_reg_1931_reg[1]_rep__0 ;
  input \x_mid2_reg_1931_reg[2]_rep__0 ;
  input \x_mid2_reg_1931_reg[3]_rep__0 ;
  input sum_addr_2_reg_1953;
  input \tmp_40_reg_1655_reg[4] ;
  input p_0_in;
  input [0:0]E;
  input [0:0]\ap_CS_fsm_reg[7] ;

  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] ;
  wire \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ;
  wire [5:0]image_buffer0_3_address0;
  wire p_0_in;
  wire \q0[0]_i_1__2_n_8 ;
  wire \q0[1]_i_1__2_n_8 ;
  wire \q0[2]_i_1__2_n_8 ;
  wire \q0[3]_i_1__2_n_8 ;
  wire \q0[4]_i_1__2_n_8 ;
  wire \q0[5]_i_1__2_n_8 ;
  wire \q0[6]_i_1__2_n_8 ;
  wire \q0[7]_i_2__2_n_8 ;
  wire ram_reg_0_15_0_0__0_n_8;
  wire ram_reg_0_15_0_0__0_n_9;
  wire ram_reg_0_15_0_0__1_n_8;
  wire ram_reg_0_15_0_0__1_n_9;
  wire ram_reg_0_15_0_0__2_n_8;
  wire ram_reg_0_15_0_0__2_n_9;
  wire ram_reg_0_15_0_0__3_n_8;
  wire ram_reg_0_15_0_0__3_n_9;
  wire ram_reg_0_15_0_0__4_n_8;
  wire ram_reg_0_15_0_0__4_n_9;
  wire ram_reg_0_15_0_0__5_n_8;
  wire ram_reg_0_15_0_0__5_n_9;
  wire ram_reg_0_15_0_0__6_n_8;
  wire ram_reg_0_15_0_0__6_n_9;
  wire ram_reg_0_15_0_0_n_8;
  wire ram_reg_0_15_0_0_n_9;
  wire ram_reg_0_31_0_0__0_n_8;
  wire ram_reg_0_31_0_0__0_n_9;
  wire ram_reg_0_31_0_0__1_n_8;
  wire ram_reg_0_31_0_0__1_n_9;
  wire ram_reg_0_31_0_0__2_n_8;
  wire ram_reg_0_31_0_0__2_n_9;
  wire ram_reg_0_31_0_0__3_n_8;
  wire ram_reg_0_31_0_0__3_n_9;
  wire ram_reg_0_31_0_0__4_n_8;
  wire ram_reg_0_31_0_0__4_n_9;
  wire ram_reg_0_31_0_0__5_n_8;
  wire ram_reg_0_31_0_0__5_n_9;
  wire ram_reg_0_31_0_0__6_n_8;
  wire ram_reg_0_31_0_0__6_n_9;
  wire ram_reg_0_31_0_0_n_8;
  wire ram_reg_0_31_0_0_n_9;
  wire sum_addr_2_reg_1953;
  wire \tmp_40_reg_1655_reg[4] ;
  wire \x_mid2_reg_1931_reg[1]_rep__0 ;
  wire \x_mid2_reg_1931_reg[2]_rep__0 ;
  wire \x_mid2_reg_1931_reg[3]_rep__0 ;

  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[0]_i_1__2 
       (.I0(Q[0]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0_n_9),
        .I3(image_buffer0_3_address0[4]),
        .I4(image_buffer0_3_address0[5]),
        .I5(ram_reg_0_31_0_0_n_9),
        .O(\q0[0]_i_1__2_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[1]_i_1__2 
       (.I0(Q[1]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__0_n_9),
        .I3(image_buffer0_3_address0[4]),
        .I4(image_buffer0_3_address0[5]),
        .I5(ram_reg_0_31_0_0__0_n_9),
        .O(\q0[1]_i_1__2_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[2]_i_1__2 
       (.I0(Q[2]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__1_n_9),
        .I3(image_buffer0_3_address0[4]),
        .I4(image_buffer0_3_address0[5]),
        .I5(ram_reg_0_31_0_0__1_n_9),
        .O(\q0[2]_i_1__2_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[3]_i_1__2 
       (.I0(Q[3]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__2_n_9),
        .I3(image_buffer0_3_address0[4]),
        .I4(image_buffer0_3_address0[5]),
        .I5(ram_reg_0_31_0_0__2_n_9),
        .O(\q0[3]_i_1__2_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[4]_i_1__2 
       (.I0(Q[4]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__3_n_9),
        .I3(image_buffer0_3_address0[4]),
        .I4(image_buffer0_3_address0[5]),
        .I5(ram_reg_0_31_0_0__3_n_9),
        .O(\q0[4]_i_1__2_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[5]_i_1__2 
       (.I0(Q[5]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__4_n_9),
        .I3(image_buffer0_3_address0[4]),
        .I4(image_buffer0_3_address0[5]),
        .I5(ram_reg_0_31_0_0__4_n_9),
        .O(\q0[5]_i_1__2_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[6]_i_1__2 
       (.I0(Q[6]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__5_n_9),
        .I3(image_buffer0_3_address0[4]),
        .I4(image_buffer0_3_address0[5]),
        .I5(ram_reg_0_31_0_0__5_n_9),
        .O(\q0[6]_i_1__2_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[7]_i_2__2 
       (.I0(Q[7]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__6_n_9),
        .I3(image_buffer0_3_address0[4]),
        .I4(image_buffer0_3_address0[5]),
        .I5(ram_reg_0_31_0_0__6_n_9),
        .O(\q0[7]_i_2__2_n_8 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[0]_i_1__2_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] [0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[1]_i_1__2_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[2]_i_1__2_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[3]_i_1__2_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[4]_i_1__2_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[5]_i_1__2_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[6]_i_1__2_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[7]_i_2__2_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] [7]),
        .R(1'b0));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [0]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__0_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [1]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__1_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [2]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__2_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__3_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__4_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__5_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [6]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__6_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(image_buffer0_3_address0[0]),
        .A1(image_buffer0_3_address0[1]),
        .A2(image_buffer0_3_address0[2]),
        .A3(image_buffer0_3_address0[3]),
        .A4(1'b0),
        .D(Q[0]),
        .DPO(ram_reg_0_15_0_0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__0
       (.A0(image_buffer0_3_address0[0]),
        .A1(image_buffer0_3_address0[1]),
        .A2(image_buffer0_3_address0[2]),
        .A3(image_buffer0_3_address0[3]),
        .A4(1'b0),
        .D(Q[1]),
        .DPO(ram_reg_0_15_0_0__0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__0_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__1
       (.A0(image_buffer0_3_address0[0]),
        .A1(image_buffer0_3_address0[1]),
        .A2(image_buffer0_3_address0[2]),
        .A3(image_buffer0_3_address0[3]),
        .A4(1'b0),
        .D(Q[2]),
        .DPO(ram_reg_0_15_0_0__1_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__1_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__2
       (.A0(image_buffer0_3_address0[0]),
        .A1(image_buffer0_3_address0[1]),
        .A2(image_buffer0_3_address0[2]),
        .A3(image_buffer0_3_address0[3]),
        .A4(1'b0),
        .D(Q[3]),
        .DPO(ram_reg_0_15_0_0__2_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__2_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__3
       (.A0(image_buffer0_3_address0[0]),
        .A1(image_buffer0_3_address0[1]),
        .A2(image_buffer0_3_address0[2]),
        .A3(image_buffer0_3_address0[3]),
        .A4(1'b0),
        .D(Q[4]),
        .DPO(ram_reg_0_15_0_0__3_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__3_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__4
       (.A0(image_buffer0_3_address0[0]),
        .A1(image_buffer0_3_address0[1]),
        .A2(image_buffer0_3_address0[2]),
        .A3(image_buffer0_3_address0[3]),
        .A4(1'b0),
        .D(Q[5]),
        .DPO(ram_reg_0_15_0_0__4_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__4_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__5
       (.A0(image_buffer0_3_address0[0]),
        .A1(image_buffer0_3_address0[1]),
        .A2(image_buffer0_3_address0[2]),
        .A3(image_buffer0_3_address0[3]),
        .A4(1'b0),
        .D(Q[6]),
        .DPO(ram_reg_0_15_0_0__5_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__5_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__6
       (.A0(image_buffer0_3_address0[0]),
        .A1(image_buffer0_3_address0[1]),
        .A2(image_buffer0_3_address0[2]),
        .A3(image_buffer0_3_address0[3]),
        .A4(1'b0),
        .D(Q[7]),
        .DPO(ram_reg_0_15_0_0__6_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__6_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  RAM32X1D ram_reg_0_31_0_0
       (.A0(image_buffer0_3_address0[0]),
        .A1(image_buffer0_3_address0[1]),
        .A2(image_buffer0_3_address0[2]),
        .A3(image_buffer0_3_address0[3]),
        .A4(image_buffer0_3_address0[4]),
        .D(Q[0]),
        .DPO(ram_reg_0_31_0_0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__0
       (.A0(image_buffer0_3_address0[0]),
        .A1(image_buffer0_3_address0[1]),
        .A2(image_buffer0_3_address0[2]),
        .A3(image_buffer0_3_address0[3]),
        .A4(image_buffer0_3_address0[4]),
        .D(Q[1]),
        .DPO(ram_reg_0_31_0_0__0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__0_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__1
       (.A0(image_buffer0_3_address0[0]),
        .A1(image_buffer0_3_address0[1]),
        .A2(image_buffer0_3_address0[2]),
        .A3(image_buffer0_3_address0[3]),
        .A4(image_buffer0_3_address0[4]),
        .D(Q[2]),
        .DPO(ram_reg_0_31_0_0__1_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__1_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__2
       (.A0(image_buffer0_3_address0[0]),
        .A1(image_buffer0_3_address0[1]),
        .A2(image_buffer0_3_address0[2]),
        .A3(image_buffer0_3_address0[3]),
        .A4(image_buffer0_3_address0[4]),
        .D(Q[3]),
        .DPO(ram_reg_0_31_0_0__2_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__2_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__3
       (.A0(image_buffer0_3_address0[0]),
        .A1(image_buffer0_3_address0[1]),
        .A2(image_buffer0_3_address0[2]),
        .A3(image_buffer0_3_address0[3]),
        .A4(image_buffer0_3_address0[4]),
        .D(Q[4]),
        .DPO(ram_reg_0_31_0_0__3_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__3_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__4
       (.A0(image_buffer0_3_address0[0]),
        .A1(image_buffer0_3_address0[1]),
        .A2(image_buffer0_3_address0[2]),
        .A3(image_buffer0_3_address0[3]),
        .A4(image_buffer0_3_address0[4]),
        .D(Q[5]),
        .DPO(ram_reg_0_31_0_0__4_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__4_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__5
       (.A0(image_buffer0_3_address0[0]),
        .A1(image_buffer0_3_address0[1]),
        .A2(image_buffer0_3_address0[2]),
        .A3(image_buffer0_3_address0[3]),
        .A4(image_buffer0_3_address0[4]),
        .D(Q[6]),
        .DPO(ram_reg_0_31_0_0__5_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__5_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__6
       (.A0(image_buffer0_3_address0[0]),
        .A1(image_buffer0_3_address0[1]),
        .A2(image_buffer0_3_address0[2]),
        .A3(image_buffer0_3_address0[3]),
        .A4(image_buffer0_3_address0[4]),
        .D(Q[7]),
        .DPO(ram_reg_0_31_0_0__6_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__6_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
endmodule

(* ORIG_REF_NAME = "hog_image_buffer0_1_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_67
   (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] ,
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ,
    ap_clk,
    Q,
    \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ,
    image_buffer0_2_address0,
    image_buffer_16_address1,
    sum_addr_2_reg_1953,
    \tmp_40_reg_1655_reg[4] ,
    p_0_in,
    E,
    \ap_CS_fsm_reg[7] );
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] ;
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ;
  input ap_clk;
  input [7:0]Q;
  input \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ;
  input [5:0]image_buffer0_2_address0;
  input [2:0]image_buffer_16_address1;
  input sum_addr_2_reg_1953;
  input \tmp_40_reg_1655_reg[4] ;
  input p_0_in;
  input [0:0]E;
  input [0:0]\ap_CS_fsm_reg[7] ;

  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] ;
  wire \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ;
  wire [5:0]image_buffer0_2_address0;
  wire [2:0]image_buffer_16_address1;
  wire p_0_in;
  wire \q0[0]_i_1__12_n_8 ;
  wire \q0[1]_i_1__12_n_8 ;
  wire \q0[2]_i_1__12_n_8 ;
  wire \q0[3]_i_1__12_n_8 ;
  wire \q0[4]_i_1__12_n_8 ;
  wire \q0[5]_i_1__12_n_8 ;
  wire \q0[6]_i_1__12_n_8 ;
  wire \q0[7]_i_2__12_n_8 ;
  wire ram_reg_0_15_0_0__0_n_8;
  wire ram_reg_0_15_0_0__0_n_9;
  wire ram_reg_0_15_0_0__1_n_8;
  wire ram_reg_0_15_0_0__1_n_9;
  wire ram_reg_0_15_0_0__2_n_8;
  wire ram_reg_0_15_0_0__2_n_9;
  wire ram_reg_0_15_0_0__3_n_8;
  wire ram_reg_0_15_0_0__3_n_9;
  wire ram_reg_0_15_0_0__4_n_8;
  wire ram_reg_0_15_0_0__4_n_9;
  wire ram_reg_0_15_0_0__5_n_8;
  wire ram_reg_0_15_0_0__5_n_9;
  wire ram_reg_0_15_0_0__6_n_8;
  wire ram_reg_0_15_0_0__6_n_9;
  wire ram_reg_0_15_0_0_n_8;
  wire ram_reg_0_15_0_0_n_9;
  wire ram_reg_0_31_0_0__0_n_8;
  wire ram_reg_0_31_0_0__0_n_9;
  wire ram_reg_0_31_0_0__1_n_8;
  wire ram_reg_0_31_0_0__1_n_9;
  wire ram_reg_0_31_0_0__2_n_8;
  wire ram_reg_0_31_0_0__2_n_9;
  wire ram_reg_0_31_0_0__3_n_8;
  wire ram_reg_0_31_0_0__3_n_9;
  wire ram_reg_0_31_0_0__4_n_8;
  wire ram_reg_0_31_0_0__4_n_9;
  wire ram_reg_0_31_0_0__5_n_8;
  wire ram_reg_0_31_0_0__5_n_9;
  wire ram_reg_0_31_0_0__6_n_8;
  wire ram_reg_0_31_0_0__6_n_9;
  wire ram_reg_0_31_0_0_n_8;
  wire ram_reg_0_31_0_0_n_9;
  wire sum_addr_2_reg_1953;
  wire \tmp_40_reg_1655_reg[4] ;

  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[0]_i_1__12 
       (.I0(Q[0]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0_n_9),
        .I3(image_buffer0_2_address0[4]),
        .I4(image_buffer0_2_address0[5]),
        .I5(ram_reg_0_31_0_0_n_9),
        .O(\q0[0]_i_1__12_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[1]_i_1__12 
       (.I0(Q[1]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__0_n_9),
        .I3(image_buffer0_2_address0[4]),
        .I4(image_buffer0_2_address0[5]),
        .I5(ram_reg_0_31_0_0__0_n_9),
        .O(\q0[1]_i_1__12_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[2]_i_1__12 
       (.I0(Q[2]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__1_n_9),
        .I3(image_buffer0_2_address0[4]),
        .I4(image_buffer0_2_address0[5]),
        .I5(ram_reg_0_31_0_0__1_n_9),
        .O(\q0[2]_i_1__12_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[3]_i_1__12 
       (.I0(Q[3]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__2_n_9),
        .I3(image_buffer0_2_address0[4]),
        .I4(image_buffer0_2_address0[5]),
        .I5(ram_reg_0_31_0_0__2_n_9),
        .O(\q0[3]_i_1__12_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[4]_i_1__12 
       (.I0(Q[4]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__3_n_9),
        .I3(image_buffer0_2_address0[4]),
        .I4(image_buffer0_2_address0[5]),
        .I5(ram_reg_0_31_0_0__3_n_9),
        .O(\q0[4]_i_1__12_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[5]_i_1__12 
       (.I0(Q[5]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__4_n_9),
        .I3(image_buffer0_2_address0[4]),
        .I4(image_buffer0_2_address0[5]),
        .I5(ram_reg_0_31_0_0__4_n_9),
        .O(\q0[5]_i_1__12_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[6]_i_1__12 
       (.I0(Q[6]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__5_n_9),
        .I3(image_buffer0_2_address0[4]),
        .I4(image_buffer0_2_address0[5]),
        .I5(ram_reg_0_31_0_0__5_n_9),
        .O(\q0[6]_i_1__12_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[7]_i_2__12 
       (.I0(Q[7]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__6_n_9),
        .I3(image_buffer0_2_address0[4]),
        .I4(image_buffer0_2_address0[5]),
        .I5(ram_reg_0_31_0_0__6_n_9),
        .O(\q0[7]_i_2__12_n_8 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[0]_i_1__12_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] [0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[1]_i_1__12_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[2]_i_1__12_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[3]_i_1__12_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[4]_i_1__12_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[5]_i_1__12_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[6]_i_1__12_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[7]_i_2__12_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] [7]),
        .R(1'b0));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [0]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__0_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [1]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__1_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [2]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__2_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__3_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__4_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__5_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [6]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__6_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(image_buffer0_2_address0[0]),
        .A1(image_buffer0_2_address0[1]),
        .A2(image_buffer0_2_address0[2]),
        .A3(image_buffer0_2_address0[3]),
        .A4(1'b0),
        .D(Q[0]),
        .DPO(ram_reg_0_15_0_0_n_8),
        .DPRA0(1'b0),
        .DPRA1(image_buffer_16_address1[0]),
        .DPRA2(image_buffer_16_address1[1]),
        .DPRA3(image_buffer_16_address1[2]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__0
       (.A0(image_buffer0_2_address0[0]),
        .A1(image_buffer0_2_address0[1]),
        .A2(image_buffer0_2_address0[2]),
        .A3(image_buffer0_2_address0[3]),
        .A4(1'b0),
        .D(Q[1]),
        .DPO(ram_reg_0_15_0_0__0_n_8),
        .DPRA0(1'b0),
        .DPRA1(image_buffer_16_address1[0]),
        .DPRA2(image_buffer_16_address1[1]),
        .DPRA3(image_buffer_16_address1[2]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__0_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__1
       (.A0(image_buffer0_2_address0[0]),
        .A1(image_buffer0_2_address0[1]),
        .A2(image_buffer0_2_address0[2]),
        .A3(image_buffer0_2_address0[3]),
        .A4(1'b0),
        .D(Q[2]),
        .DPO(ram_reg_0_15_0_0__1_n_8),
        .DPRA0(1'b0),
        .DPRA1(image_buffer_16_address1[0]),
        .DPRA2(image_buffer_16_address1[1]),
        .DPRA3(image_buffer_16_address1[2]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__1_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__2
       (.A0(image_buffer0_2_address0[0]),
        .A1(image_buffer0_2_address0[1]),
        .A2(image_buffer0_2_address0[2]),
        .A3(image_buffer0_2_address0[3]),
        .A4(1'b0),
        .D(Q[3]),
        .DPO(ram_reg_0_15_0_0__2_n_8),
        .DPRA0(1'b0),
        .DPRA1(image_buffer_16_address1[0]),
        .DPRA2(image_buffer_16_address1[1]),
        .DPRA3(image_buffer_16_address1[2]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__2_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__3
       (.A0(image_buffer0_2_address0[0]),
        .A1(image_buffer0_2_address0[1]),
        .A2(image_buffer0_2_address0[2]),
        .A3(image_buffer0_2_address0[3]),
        .A4(1'b0),
        .D(Q[4]),
        .DPO(ram_reg_0_15_0_0__3_n_8),
        .DPRA0(1'b0),
        .DPRA1(image_buffer_16_address1[0]),
        .DPRA2(image_buffer_16_address1[1]),
        .DPRA3(image_buffer_16_address1[2]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__3_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__4
       (.A0(image_buffer0_2_address0[0]),
        .A1(image_buffer0_2_address0[1]),
        .A2(image_buffer0_2_address0[2]),
        .A3(image_buffer0_2_address0[3]),
        .A4(1'b0),
        .D(Q[5]),
        .DPO(ram_reg_0_15_0_0__4_n_8),
        .DPRA0(1'b0),
        .DPRA1(image_buffer_16_address1[0]),
        .DPRA2(image_buffer_16_address1[1]),
        .DPRA3(image_buffer_16_address1[2]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__4_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__5
       (.A0(image_buffer0_2_address0[0]),
        .A1(image_buffer0_2_address0[1]),
        .A2(image_buffer0_2_address0[2]),
        .A3(image_buffer0_2_address0[3]),
        .A4(1'b0),
        .D(Q[6]),
        .DPO(ram_reg_0_15_0_0__5_n_8),
        .DPRA0(1'b0),
        .DPRA1(image_buffer_16_address1[0]),
        .DPRA2(image_buffer_16_address1[1]),
        .DPRA3(image_buffer_16_address1[2]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__5_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__6
       (.A0(image_buffer0_2_address0[0]),
        .A1(image_buffer0_2_address0[1]),
        .A2(image_buffer0_2_address0[2]),
        .A3(image_buffer0_2_address0[3]),
        .A4(1'b0),
        .D(Q[7]),
        .DPO(ram_reg_0_15_0_0__6_n_8),
        .DPRA0(1'b0),
        .DPRA1(image_buffer_16_address1[0]),
        .DPRA2(image_buffer_16_address1[1]),
        .DPRA3(image_buffer_16_address1[2]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__6_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  RAM32X1D ram_reg_0_31_0_0
       (.A0(image_buffer0_2_address0[0]),
        .A1(image_buffer0_2_address0[1]),
        .A2(image_buffer0_2_address0[2]),
        .A3(image_buffer0_2_address0[3]),
        .A4(image_buffer0_2_address0[4]),
        .D(Q[0]),
        .DPO(ram_reg_0_31_0_0_n_8),
        .DPRA0(1'b0),
        .DPRA1(image_buffer_16_address1[0]),
        .DPRA2(image_buffer_16_address1[1]),
        .DPRA3(image_buffer_16_address1[2]),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__0
       (.A0(image_buffer0_2_address0[0]),
        .A1(image_buffer0_2_address0[1]),
        .A2(image_buffer0_2_address0[2]),
        .A3(image_buffer0_2_address0[3]),
        .A4(image_buffer0_2_address0[4]),
        .D(Q[1]),
        .DPO(ram_reg_0_31_0_0__0_n_8),
        .DPRA0(1'b0),
        .DPRA1(image_buffer_16_address1[0]),
        .DPRA2(image_buffer_16_address1[1]),
        .DPRA3(image_buffer_16_address1[2]),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__0_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__1
       (.A0(image_buffer0_2_address0[0]),
        .A1(image_buffer0_2_address0[1]),
        .A2(image_buffer0_2_address0[2]),
        .A3(image_buffer0_2_address0[3]),
        .A4(image_buffer0_2_address0[4]),
        .D(Q[2]),
        .DPO(ram_reg_0_31_0_0__1_n_8),
        .DPRA0(1'b0),
        .DPRA1(image_buffer_16_address1[0]),
        .DPRA2(image_buffer_16_address1[1]),
        .DPRA3(image_buffer_16_address1[2]),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__1_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__2
       (.A0(image_buffer0_2_address0[0]),
        .A1(image_buffer0_2_address0[1]),
        .A2(image_buffer0_2_address0[2]),
        .A3(image_buffer0_2_address0[3]),
        .A4(image_buffer0_2_address0[4]),
        .D(Q[3]),
        .DPO(ram_reg_0_31_0_0__2_n_8),
        .DPRA0(1'b0),
        .DPRA1(image_buffer_16_address1[0]),
        .DPRA2(image_buffer_16_address1[1]),
        .DPRA3(image_buffer_16_address1[2]),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__2_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__3
       (.A0(image_buffer0_2_address0[0]),
        .A1(image_buffer0_2_address0[1]),
        .A2(image_buffer0_2_address0[2]),
        .A3(image_buffer0_2_address0[3]),
        .A4(image_buffer0_2_address0[4]),
        .D(Q[4]),
        .DPO(ram_reg_0_31_0_0__3_n_8),
        .DPRA0(1'b0),
        .DPRA1(image_buffer_16_address1[0]),
        .DPRA2(image_buffer_16_address1[1]),
        .DPRA3(image_buffer_16_address1[2]),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__3_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__4
       (.A0(image_buffer0_2_address0[0]),
        .A1(image_buffer0_2_address0[1]),
        .A2(image_buffer0_2_address0[2]),
        .A3(image_buffer0_2_address0[3]),
        .A4(image_buffer0_2_address0[4]),
        .D(Q[5]),
        .DPO(ram_reg_0_31_0_0__4_n_8),
        .DPRA0(1'b0),
        .DPRA1(image_buffer_16_address1[0]),
        .DPRA2(image_buffer_16_address1[1]),
        .DPRA3(image_buffer_16_address1[2]),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__4_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__5
       (.A0(image_buffer0_2_address0[0]),
        .A1(image_buffer0_2_address0[1]),
        .A2(image_buffer0_2_address0[2]),
        .A3(image_buffer0_2_address0[3]),
        .A4(image_buffer0_2_address0[4]),
        .D(Q[6]),
        .DPO(ram_reg_0_31_0_0__5_n_8),
        .DPRA0(1'b0),
        .DPRA1(image_buffer_16_address1[0]),
        .DPRA2(image_buffer_16_address1[1]),
        .DPRA3(image_buffer_16_address1[2]),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__5_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__6
       (.A0(image_buffer0_2_address0[0]),
        .A1(image_buffer0_2_address0[1]),
        .A2(image_buffer0_2_address0[2]),
        .A3(image_buffer0_2_address0[3]),
        .A4(image_buffer0_2_address0[4]),
        .D(Q[7]),
        .DPO(ram_reg_0_31_0_0__6_n_8),
        .DPRA0(1'b0),
        .DPRA1(image_buffer_16_address1[0]),
        .DPRA2(image_buffer_16_address1[1]),
        .DPRA3(image_buffer_16_address1[2]),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__6_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
endmodule

(* ORIG_REF_NAME = "hog_image_buffer0_1_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_68
   (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7] ,
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ,
    ap_clk,
    Q,
    \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ,
    image_buffer0_1_address0,
    image_buffer_16_address1,
    sum_addr_2_reg_1953,
    \tmp_40_reg_1655_reg[4] ,
    p_0_in,
    E,
    \ap_CS_fsm_reg[7] );
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7] ;
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ;
  input ap_clk;
  input [7:0]Q;
  input \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ;
  input [5:0]image_buffer0_1_address0;
  input [2:0]image_buffer_16_address1;
  input sum_addr_2_reg_1953;
  input \tmp_40_reg_1655_reg[4] ;
  input p_0_in;
  input [0:0]E;
  input [0:0]\ap_CS_fsm_reg[7] ;

  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7] ;
  wire \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ;
  wire [5:0]image_buffer0_1_address0;
  wire [2:0]image_buffer_16_address1;
  wire p_0_in;
  wire \q0[0]_i_1__13_n_8 ;
  wire \q0[1]_i_1__13_n_8 ;
  wire \q0[2]_i_1__13_n_8 ;
  wire \q0[3]_i_1__13_n_8 ;
  wire \q0[4]_i_1__13_n_8 ;
  wire \q0[5]_i_1__13_n_8 ;
  wire \q0[6]_i_1__13_n_8 ;
  wire \q0[7]_i_2__13_n_8 ;
  wire [7:0]q10;
  wire ram_reg_0_15_0_0__0_n_8;
  wire ram_reg_0_15_0_0__0_n_9;
  wire ram_reg_0_15_0_0__1_n_8;
  wire ram_reg_0_15_0_0__1_n_9;
  wire ram_reg_0_15_0_0__2_n_8;
  wire ram_reg_0_15_0_0__2_n_9;
  wire ram_reg_0_15_0_0__3_n_8;
  wire ram_reg_0_15_0_0__3_n_9;
  wire ram_reg_0_15_0_0__4_n_8;
  wire ram_reg_0_15_0_0__4_n_9;
  wire ram_reg_0_15_0_0__5_n_8;
  wire ram_reg_0_15_0_0__5_n_9;
  wire ram_reg_0_15_0_0__6_n_8;
  wire ram_reg_0_15_0_0__6_n_9;
  wire ram_reg_0_15_0_0_n_8;
  wire ram_reg_0_15_0_0_n_9;
  wire ram_reg_0_31_0_0__0_n_9;
  wire ram_reg_0_31_0_0__1_n_9;
  wire ram_reg_0_31_0_0__2_n_9;
  wire ram_reg_0_31_0_0__3_n_9;
  wire ram_reg_0_31_0_0__4_n_9;
  wire ram_reg_0_31_0_0__5_n_9;
  wire ram_reg_0_31_0_0__6_n_9;
  wire ram_reg_0_31_0_0_n_9;
  wire sum_addr_2_reg_1953;
  wire \tmp_40_reg_1655_reg[4] ;

  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[0]_i_1__13 
       (.I0(Q[0]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0_n_9),
        .I3(image_buffer0_1_address0[4]),
        .I4(image_buffer0_1_address0[5]),
        .I5(ram_reg_0_31_0_0_n_9),
        .O(\q0[0]_i_1__13_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[1]_i_1__13 
       (.I0(Q[1]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__0_n_9),
        .I3(image_buffer0_1_address0[4]),
        .I4(image_buffer0_1_address0[5]),
        .I5(ram_reg_0_31_0_0__0_n_9),
        .O(\q0[1]_i_1__13_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[2]_i_1__13 
       (.I0(Q[2]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__1_n_9),
        .I3(image_buffer0_1_address0[4]),
        .I4(image_buffer0_1_address0[5]),
        .I5(ram_reg_0_31_0_0__1_n_9),
        .O(\q0[2]_i_1__13_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[3]_i_1__13 
       (.I0(Q[3]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__2_n_9),
        .I3(image_buffer0_1_address0[4]),
        .I4(image_buffer0_1_address0[5]),
        .I5(ram_reg_0_31_0_0__2_n_9),
        .O(\q0[3]_i_1__13_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[4]_i_1__13 
       (.I0(Q[4]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__3_n_9),
        .I3(image_buffer0_1_address0[4]),
        .I4(image_buffer0_1_address0[5]),
        .I5(ram_reg_0_31_0_0__3_n_9),
        .O(\q0[4]_i_1__13_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[5]_i_1__13 
       (.I0(Q[5]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__4_n_9),
        .I3(image_buffer0_1_address0[4]),
        .I4(image_buffer0_1_address0[5]),
        .I5(ram_reg_0_31_0_0__4_n_9),
        .O(\q0[5]_i_1__13_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[6]_i_1__13 
       (.I0(Q[6]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__5_n_9),
        .I3(image_buffer0_1_address0[4]),
        .I4(image_buffer0_1_address0[5]),
        .I5(ram_reg_0_31_0_0__5_n_9),
        .O(\q0[6]_i_1__13_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[7]_i_2__13 
       (.I0(Q[7]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__6_n_9),
        .I3(image_buffer0_1_address0[4]),
        .I4(image_buffer0_1_address0[5]),
        .I5(ram_reg_0_31_0_0__6_n_9),
        .O(\q0[7]_i_2__13_n_8 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[0]_i_1__13_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7] [0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[1]_i_1__13_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7] [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[2]_i_1__13_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7] [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[3]_i_1__13_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7] [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[4]_i_1__13_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7] [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[5]_i_1__13_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7] [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[6]_i_1__13_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7] [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[7]_i_2__13_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7] [7]),
        .R(1'b0));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(q10[0]),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [0]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(q10[1]),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [1]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(q10[2]),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [2]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(q10[3]),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(q10[4]),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(q10[5]),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(q10[6]),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [6]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(q10[7]),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(image_buffer0_1_address0[0]),
        .A1(image_buffer0_1_address0[1]),
        .A2(image_buffer0_1_address0[2]),
        .A3(image_buffer0_1_address0[3]),
        .A4(1'b0),
        .D(Q[0]),
        .DPO(ram_reg_0_15_0_0_n_8),
        .DPRA0(1'b0),
        .DPRA1(image_buffer_16_address1[0]),
        .DPRA2(image_buffer_16_address1[1]),
        .DPRA3(image_buffer_16_address1[2]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__0
       (.A0(image_buffer0_1_address0[0]),
        .A1(image_buffer0_1_address0[1]),
        .A2(image_buffer0_1_address0[2]),
        .A3(image_buffer0_1_address0[3]),
        .A4(1'b0),
        .D(Q[1]),
        .DPO(ram_reg_0_15_0_0__0_n_8),
        .DPRA0(1'b0),
        .DPRA1(image_buffer_16_address1[0]),
        .DPRA2(image_buffer_16_address1[1]),
        .DPRA3(image_buffer_16_address1[2]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__0_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__1
       (.A0(image_buffer0_1_address0[0]),
        .A1(image_buffer0_1_address0[1]),
        .A2(image_buffer0_1_address0[2]),
        .A3(image_buffer0_1_address0[3]),
        .A4(1'b0),
        .D(Q[2]),
        .DPO(ram_reg_0_15_0_0__1_n_8),
        .DPRA0(1'b0),
        .DPRA1(image_buffer_16_address1[0]),
        .DPRA2(image_buffer_16_address1[1]),
        .DPRA3(image_buffer_16_address1[2]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__1_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__2
       (.A0(image_buffer0_1_address0[0]),
        .A1(image_buffer0_1_address0[1]),
        .A2(image_buffer0_1_address0[2]),
        .A3(image_buffer0_1_address0[3]),
        .A4(1'b0),
        .D(Q[3]),
        .DPO(ram_reg_0_15_0_0__2_n_8),
        .DPRA0(1'b0),
        .DPRA1(image_buffer_16_address1[0]),
        .DPRA2(image_buffer_16_address1[1]),
        .DPRA3(image_buffer_16_address1[2]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__2_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__3
       (.A0(image_buffer0_1_address0[0]),
        .A1(image_buffer0_1_address0[1]),
        .A2(image_buffer0_1_address0[2]),
        .A3(image_buffer0_1_address0[3]),
        .A4(1'b0),
        .D(Q[4]),
        .DPO(ram_reg_0_15_0_0__3_n_8),
        .DPRA0(1'b0),
        .DPRA1(image_buffer_16_address1[0]),
        .DPRA2(image_buffer_16_address1[1]),
        .DPRA3(image_buffer_16_address1[2]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__3_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__4
       (.A0(image_buffer0_1_address0[0]),
        .A1(image_buffer0_1_address0[1]),
        .A2(image_buffer0_1_address0[2]),
        .A3(image_buffer0_1_address0[3]),
        .A4(1'b0),
        .D(Q[5]),
        .DPO(ram_reg_0_15_0_0__4_n_8),
        .DPRA0(1'b0),
        .DPRA1(image_buffer_16_address1[0]),
        .DPRA2(image_buffer_16_address1[1]),
        .DPRA3(image_buffer_16_address1[2]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__4_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__5
       (.A0(image_buffer0_1_address0[0]),
        .A1(image_buffer0_1_address0[1]),
        .A2(image_buffer0_1_address0[2]),
        .A3(image_buffer0_1_address0[3]),
        .A4(1'b0),
        .D(Q[6]),
        .DPO(ram_reg_0_15_0_0__5_n_8),
        .DPRA0(1'b0),
        .DPRA1(image_buffer_16_address1[0]),
        .DPRA2(image_buffer_16_address1[1]),
        .DPRA3(image_buffer_16_address1[2]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__5_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__6
       (.A0(image_buffer0_1_address0[0]),
        .A1(image_buffer0_1_address0[1]),
        .A2(image_buffer0_1_address0[2]),
        .A3(image_buffer0_1_address0[3]),
        .A4(1'b0),
        .D(Q[7]),
        .DPO(ram_reg_0_15_0_0__6_n_8),
        .DPRA0(1'b0),
        .DPRA1(image_buffer_16_address1[0]),
        .DPRA2(image_buffer_16_address1[1]),
        .DPRA3(image_buffer_16_address1[2]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__6_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  RAM32X1D ram_reg_0_31_0_0
       (.A0(image_buffer0_1_address0[0]),
        .A1(image_buffer0_1_address0[1]),
        .A2(image_buffer0_1_address0[2]),
        .A3(image_buffer0_1_address0[3]),
        .A4(image_buffer0_1_address0[4]),
        .D(Q[0]),
        .DPO(q10[0]),
        .DPRA0(1'b0),
        .DPRA1(image_buffer_16_address1[0]),
        .DPRA2(image_buffer_16_address1[1]),
        .DPRA3(image_buffer_16_address1[2]),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__0
       (.A0(image_buffer0_1_address0[0]),
        .A1(image_buffer0_1_address0[1]),
        .A2(image_buffer0_1_address0[2]),
        .A3(image_buffer0_1_address0[3]),
        .A4(image_buffer0_1_address0[4]),
        .D(Q[1]),
        .DPO(q10[1]),
        .DPRA0(1'b0),
        .DPRA1(image_buffer_16_address1[0]),
        .DPRA2(image_buffer_16_address1[1]),
        .DPRA3(image_buffer_16_address1[2]),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__0_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__1
       (.A0(image_buffer0_1_address0[0]),
        .A1(image_buffer0_1_address0[1]),
        .A2(image_buffer0_1_address0[2]),
        .A3(image_buffer0_1_address0[3]),
        .A4(image_buffer0_1_address0[4]),
        .D(Q[2]),
        .DPO(q10[2]),
        .DPRA0(1'b0),
        .DPRA1(image_buffer_16_address1[0]),
        .DPRA2(image_buffer_16_address1[1]),
        .DPRA3(image_buffer_16_address1[2]),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__1_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__2
       (.A0(image_buffer0_1_address0[0]),
        .A1(image_buffer0_1_address0[1]),
        .A2(image_buffer0_1_address0[2]),
        .A3(image_buffer0_1_address0[3]),
        .A4(image_buffer0_1_address0[4]),
        .D(Q[3]),
        .DPO(q10[3]),
        .DPRA0(1'b0),
        .DPRA1(image_buffer_16_address1[0]),
        .DPRA2(image_buffer_16_address1[1]),
        .DPRA3(image_buffer_16_address1[2]),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__2_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__3
       (.A0(image_buffer0_1_address0[0]),
        .A1(image_buffer0_1_address0[1]),
        .A2(image_buffer0_1_address0[2]),
        .A3(image_buffer0_1_address0[3]),
        .A4(image_buffer0_1_address0[4]),
        .D(Q[4]),
        .DPO(q10[4]),
        .DPRA0(1'b0),
        .DPRA1(image_buffer_16_address1[0]),
        .DPRA2(image_buffer_16_address1[1]),
        .DPRA3(image_buffer_16_address1[2]),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__3_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__4
       (.A0(image_buffer0_1_address0[0]),
        .A1(image_buffer0_1_address0[1]),
        .A2(image_buffer0_1_address0[2]),
        .A3(image_buffer0_1_address0[3]),
        .A4(image_buffer0_1_address0[4]),
        .D(Q[5]),
        .DPO(q10[5]),
        .DPRA0(1'b0),
        .DPRA1(image_buffer_16_address1[0]),
        .DPRA2(image_buffer_16_address1[1]),
        .DPRA3(image_buffer_16_address1[2]),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__4_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__5
       (.A0(image_buffer0_1_address0[0]),
        .A1(image_buffer0_1_address0[1]),
        .A2(image_buffer0_1_address0[2]),
        .A3(image_buffer0_1_address0[3]),
        .A4(image_buffer0_1_address0[4]),
        .D(Q[6]),
        .DPO(q10[6]),
        .DPRA0(1'b0),
        .DPRA1(image_buffer_16_address1[0]),
        .DPRA2(image_buffer_16_address1[1]),
        .DPRA3(image_buffer_16_address1[2]),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__5_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__6
       (.A0(image_buffer0_1_address0[0]),
        .A1(image_buffer0_1_address0[1]),
        .A2(image_buffer0_1_address0[2]),
        .A3(image_buffer0_1_address0[3]),
        .A4(image_buffer0_1_address0[4]),
        .D(Q[7]),
        .DPO(q10[7]),
        .DPRA0(1'b0),
        .DPRA1(image_buffer_16_address1[0]),
        .DPRA2(image_buffer_16_address1[1]),
        .DPRA3(image_buffer_16_address1[2]),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__6_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
endmodule

(* ORIG_REF_NAME = "hog_image_buffer0_1_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_70
   (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7] ,
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ,
    ap_clk,
    Q,
    \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[2]__0 ,
    image_buffer0_16_address0,
    image_buffer_16_address1,
    sum_addr_2_reg_1953,
    \tmp_40_reg_1655_reg[4] ,
    p_0_in,
    E,
    \ap_CS_fsm_reg[7] );
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7] ;
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ;
  input ap_clk;
  input [7:0]Q;
  input \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[2]__0 ;
  input [5:0]image_buffer0_16_address0;
  input [2:0]image_buffer_16_address1;
  input sum_addr_2_reg_1953;
  input \tmp_40_reg_1655_reg[4] ;
  input p_0_in;
  input [0:0]E;
  input [0:0]\ap_CS_fsm_reg[7] ;

  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7] ;
  wire \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[2]__0 ;
  wire [5:0]image_buffer0_16_address0;
  wire [2:0]image_buffer_16_address1;
  wire p_0_in;
  wire \q0[0]_i_1__14_n_8 ;
  wire \q0[1]_i_1__14_n_8 ;
  wire \q0[2]_i_1__14_n_8 ;
  wire \q0[3]_i_1__14_n_8 ;
  wire \q0[4]_i_1__14_n_8 ;
  wire \q0[5]_i_1__14_n_8 ;
  wire \q0[6]_i_1__14_n_8 ;
  wire \q0[7]_i_2__14_n_8 ;
  wire ram_reg_0_15_0_0__0_n_8;
  wire ram_reg_0_15_0_0__0_n_9;
  wire ram_reg_0_15_0_0__1_n_8;
  wire ram_reg_0_15_0_0__1_n_9;
  wire ram_reg_0_15_0_0__2_n_8;
  wire ram_reg_0_15_0_0__2_n_9;
  wire ram_reg_0_15_0_0__3_n_8;
  wire ram_reg_0_15_0_0__3_n_9;
  wire ram_reg_0_15_0_0__4_n_8;
  wire ram_reg_0_15_0_0__4_n_9;
  wire ram_reg_0_15_0_0__5_n_8;
  wire ram_reg_0_15_0_0__5_n_9;
  wire ram_reg_0_15_0_0__6_n_8;
  wire ram_reg_0_15_0_0__6_n_9;
  wire ram_reg_0_15_0_0_n_8;
  wire ram_reg_0_15_0_0_n_9;
  wire ram_reg_0_31_0_0__0_n_8;
  wire ram_reg_0_31_0_0__0_n_9;
  wire ram_reg_0_31_0_0__1_n_8;
  wire ram_reg_0_31_0_0__1_n_9;
  wire ram_reg_0_31_0_0__2_n_8;
  wire ram_reg_0_31_0_0__2_n_9;
  wire ram_reg_0_31_0_0__3_n_8;
  wire ram_reg_0_31_0_0__3_n_9;
  wire ram_reg_0_31_0_0__4_n_8;
  wire ram_reg_0_31_0_0__4_n_9;
  wire ram_reg_0_31_0_0__5_n_8;
  wire ram_reg_0_31_0_0__5_n_9;
  wire ram_reg_0_31_0_0__6_n_8;
  wire ram_reg_0_31_0_0__6_n_9;
  wire ram_reg_0_31_0_0_n_8;
  wire ram_reg_0_31_0_0_n_9;
  wire sum_addr_2_reg_1953;
  wire \tmp_40_reg_1655_reg[4] ;

  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[0]_i_1__14 
       (.I0(Q[0]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0_n_9),
        .I3(image_buffer0_16_address0[4]),
        .I4(image_buffer0_16_address0[5]),
        .I5(ram_reg_0_31_0_0_n_9),
        .O(\q0[0]_i_1__14_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[1]_i_1__14 
       (.I0(Q[1]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__0_n_9),
        .I3(image_buffer0_16_address0[4]),
        .I4(image_buffer0_16_address0[5]),
        .I5(ram_reg_0_31_0_0__0_n_9),
        .O(\q0[1]_i_1__14_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[2]_i_1__14 
       (.I0(Q[2]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__1_n_9),
        .I3(image_buffer0_16_address0[4]),
        .I4(image_buffer0_16_address0[5]),
        .I5(ram_reg_0_31_0_0__1_n_9),
        .O(\q0[2]_i_1__14_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[3]_i_1__14 
       (.I0(Q[3]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__2_n_9),
        .I3(image_buffer0_16_address0[4]),
        .I4(image_buffer0_16_address0[5]),
        .I5(ram_reg_0_31_0_0__2_n_9),
        .O(\q0[3]_i_1__14_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[4]_i_1__14 
       (.I0(Q[4]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__3_n_9),
        .I3(image_buffer0_16_address0[4]),
        .I4(image_buffer0_16_address0[5]),
        .I5(ram_reg_0_31_0_0__3_n_9),
        .O(\q0[4]_i_1__14_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[5]_i_1__14 
       (.I0(Q[5]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__4_n_9),
        .I3(image_buffer0_16_address0[4]),
        .I4(image_buffer0_16_address0[5]),
        .I5(ram_reg_0_31_0_0__4_n_9),
        .O(\q0[5]_i_1__14_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[6]_i_1__14 
       (.I0(Q[6]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__5_n_9),
        .I3(image_buffer0_16_address0[4]),
        .I4(image_buffer0_16_address0[5]),
        .I5(ram_reg_0_31_0_0__5_n_9),
        .O(\q0[6]_i_1__14_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[7]_i_2__14 
       (.I0(Q[7]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__6_n_9),
        .I3(image_buffer0_16_address0[4]),
        .I4(image_buffer0_16_address0[5]),
        .I5(ram_reg_0_31_0_0__6_n_9),
        .O(\q0[7]_i_2__14_n_8 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[0]_i_1__14_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7] [0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[1]_i_1__14_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7] [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[2]_i_1__14_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7] [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[3]_i_1__14_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7] [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[4]_i_1__14_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7] [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[5]_i_1__14_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7] [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[6]_i_1__14_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7] [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[7]_i_2__14_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7] [7]),
        .R(1'b0));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [0]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__0_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [1]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__1_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [2]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__2_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__3_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__4_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__5_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [6]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__6_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(image_buffer0_16_address0[0]),
        .A1(image_buffer0_16_address0[1]),
        .A2(image_buffer0_16_address0[2]),
        .A3(image_buffer0_16_address0[3]),
        .A4(1'b0),
        .D(Q[0]),
        .DPO(ram_reg_0_15_0_0_n_8),
        .DPRA0(1'b0),
        .DPRA1(image_buffer_16_address1[0]),
        .DPRA2(image_buffer_16_address1[1]),
        .DPRA3(image_buffer_16_address1[2]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__0
       (.A0(image_buffer0_16_address0[0]),
        .A1(image_buffer0_16_address0[1]),
        .A2(image_buffer0_16_address0[2]),
        .A3(image_buffer0_16_address0[3]),
        .A4(1'b0),
        .D(Q[1]),
        .DPO(ram_reg_0_15_0_0__0_n_8),
        .DPRA0(1'b0),
        .DPRA1(image_buffer_16_address1[0]),
        .DPRA2(image_buffer_16_address1[1]),
        .DPRA3(image_buffer_16_address1[2]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__0_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__1
       (.A0(image_buffer0_16_address0[0]),
        .A1(image_buffer0_16_address0[1]),
        .A2(image_buffer0_16_address0[2]),
        .A3(image_buffer0_16_address0[3]),
        .A4(1'b0),
        .D(Q[2]),
        .DPO(ram_reg_0_15_0_0__1_n_8),
        .DPRA0(1'b0),
        .DPRA1(image_buffer_16_address1[0]),
        .DPRA2(image_buffer_16_address1[1]),
        .DPRA3(image_buffer_16_address1[2]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__1_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__2
       (.A0(image_buffer0_16_address0[0]),
        .A1(image_buffer0_16_address0[1]),
        .A2(image_buffer0_16_address0[2]),
        .A3(image_buffer0_16_address0[3]),
        .A4(1'b0),
        .D(Q[3]),
        .DPO(ram_reg_0_15_0_0__2_n_8),
        .DPRA0(1'b0),
        .DPRA1(image_buffer_16_address1[0]),
        .DPRA2(image_buffer_16_address1[1]),
        .DPRA3(image_buffer_16_address1[2]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__2_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__3
       (.A0(image_buffer0_16_address0[0]),
        .A1(image_buffer0_16_address0[1]),
        .A2(image_buffer0_16_address0[2]),
        .A3(image_buffer0_16_address0[3]),
        .A4(1'b0),
        .D(Q[4]),
        .DPO(ram_reg_0_15_0_0__3_n_8),
        .DPRA0(1'b0),
        .DPRA1(image_buffer_16_address1[0]),
        .DPRA2(image_buffer_16_address1[1]),
        .DPRA3(image_buffer_16_address1[2]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__3_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__4
       (.A0(image_buffer0_16_address0[0]),
        .A1(image_buffer0_16_address0[1]),
        .A2(image_buffer0_16_address0[2]),
        .A3(image_buffer0_16_address0[3]),
        .A4(1'b0),
        .D(Q[5]),
        .DPO(ram_reg_0_15_0_0__4_n_8),
        .DPRA0(1'b0),
        .DPRA1(image_buffer_16_address1[0]),
        .DPRA2(image_buffer_16_address1[1]),
        .DPRA3(image_buffer_16_address1[2]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__4_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__5
       (.A0(image_buffer0_16_address0[0]),
        .A1(image_buffer0_16_address0[1]),
        .A2(image_buffer0_16_address0[2]),
        .A3(image_buffer0_16_address0[3]),
        .A4(1'b0),
        .D(Q[6]),
        .DPO(ram_reg_0_15_0_0__5_n_8),
        .DPRA0(1'b0),
        .DPRA1(image_buffer_16_address1[0]),
        .DPRA2(image_buffer_16_address1[1]),
        .DPRA3(image_buffer_16_address1[2]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__5_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__6
       (.A0(image_buffer0_16_address0[0]),
        .A1(image_buffer0_16_address0[1]),
        .A2(image_buffer0_16_address0[2]),
        .A3(image_buffer0_16_address0[3]),
        .A4(1'b0),
        .D(Q[7]),
        .DPO(ram_reg_0_15_0_0__6_n_8),
        .DPRA0(1'b0),
        .DPRA1(image_buffer_16_address1[0]),
        .DPRA2(image_buffer_16_address1[1]),
        .DPRA3(image_buffer_16_address1[2]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__6_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  RAM32X1D ram_reg_0_31_0_0
       (.A0(image_buffer0_16_address0[0]),
        .A1(image_buffer0_16_address0[1]),
        .A2(image_buffer0_16_address0[2]),
        .A3(image_buffer0_16_address0[3]),
        .A4(image_buffer0_16_address0[4]),
        .D(Q[0]),
        .DPO(ram_reg_0_31_0_0_n_8),
        .DPRA0(1'b0),
        .DPRA1(image_buffer_16_address1[0]),
        .DPRA2(image_buffer_16_address1[1]),
        .DPRA3(image_buffer_16_address1[2]),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[2]__0 ));
  RAM32X1D ram_reg_0_31_0_0__0
       (.A0(image_buffer0_16_address0[0]),
        .A1(image_buffer0_16_address0[1]),
        .A2(image_buffer0_16_address0[2]),
        .A3(image_buffer0_16_address0[3]),
        .A4(image_buffer0_16_address0[4]),
        .D(Q[1]),
        .DPO(ram_reg_0_31_0_0__0_n_8),
        .DPRA0(1'b0),
        .DPRA1(image_buffer_16_address1[0]),
        .DPRA2(image_buffer_16_address1[1]),
        .DPRA3(image_buffer_16_address1[2]),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__0_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[2]__0 ));
  RAM32X1D ram_reg_0_31_0_0__1
       (.A0(image_buffer0_16_address0[0]),
        .A1(image_buffer0_16_address0[1]),
        .A2(image_buffer0_16_address0[2]),
        .A3(image_buffer0_16_address0[3]),
        .A4(image_buffer0_16_address0[4]),
        .D(Q[2]),
        .DPO(ram_reg_0_31_0_0__1_n_8),
        .DPRA0(1'b0),
        .DPRA1(image_buffer_16_address1[0]),
        .DPRA2(image_buffer_16_address1[1]),
        .DPRA3(image_buffer_16_address1[2]),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__1_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[2]__0 ));
  RAM32X1D ram_reg_0_31_0_0__2
       (.A0(image_buffer0_16_address0[0]),
        .A1(image_buffer0_16_address0[1]),
        .A2(image_buffer0_16_address0[2]),
        .A3(image_buffer0_16_address0[3]),
        .A4(image_buffer0_16_address0[4]),
        .D(Q[3]),
        .DPO(ram_reg_0_31_0_0__2_n_8),
        .DPRA0(1'b0),
        .DPRA1(image_buffer_16_address1[0]),
        .DPRA2(image_buffer_16_address1[1]),
        .DPRA3(image_buffer_16_address1[2]),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__2_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[2]__0 ));
  RAM32X1D ram_reg_0_31_0_0__3
       (.A0(image_buffer0_16_address0[0]),
        .A1(image_buffer0_16_address0[1]),
        .A2(image_buffer0_16_address0[2]),
        .A3(image_buffer0_16_address0[3]),
        .A4(image_buffer0_16_address0[4]),
        .D(Q[4]),
        .DPO(ram_reg_0_31_0_0__3_n_8),
        .DPRA0(1'b0),
        .DPRA1(image_buffer_16_address1[0]),
        .DPRA2(image_buffer_16_address1[1]),
        .DPRA3(image_buffer_16_address1[2]),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__3_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[2]__0 ));
  RAM32X1D ram_reg_0_31_0_0__4
       (.A0(image_buffer0_16_address0[0]),
        .A1(image_buffer0_16_address0[1]),
        .A2(image_buffer0_16_address0[2]),
        .A3(image_buffer0_16_address0[3]),
        .A4(image_buffer0_16_address0[4]),
        .D(Q[5]),
        .DPO(ram_reg_0_31_0_0__4_n_8),
        .DPRA0(1'b0),
        .DPRA1(image_buffer_16_address1[0]),
        .DPRA2(image_buffer_16_address1[1]),
        .DPRA3(image_buffer_16_address1[2]),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__4_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[2]__0 ));
  RAM32X1D ram_reg_0_31_0_0__5
       (.A0(image_buffer0_16_address0[0]),
        .A1(image_buffer0_16_address0[1]),
        .A2(image_buffer0_16_address0[2]),
        .A3(image_buffer0_16_address0[3]),
        .A4(image_buffer0_16_address0[4]),
        .D(Q[6]),
        .DPO(ram_reg_0_31_0_0__5_n_8),
        .DPRA0(1'b0),
        .DPRA1(image_buffer_16_address1[0]),
        .DPRA2(image_buffer_16_address1[1]),
        .DPRA3(image_buffer_16_address1[2]),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__5_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[2]__0 ));
  RAM32X1D ram_reg_0_31_0_0__6
       (.A0(image_buffer0_16_address0[0]),
        .A1(image_buffer0_16_address0[1]),
        .A2(image_buffer0_16_address0[2]),
        .A3(image_buffer0_16_address0[3]),
        .A4(image_buffer0_16_address0[4]),
        .D(Q[7]),
        .DPO(ram_reg_0_31_0_0__6_n_8),
        .DPRA0(1'b0),
        .DPRA1(image_buffer_16_address1[0]),
        .DPRA2(image_buffer_16_address1[1]),
        .DPRA3(image_buffer_16_address1[2]),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__6_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[2]__0 ));
endmodule

(* ORIG_REF_NAME = "hog_image_buffer0_1_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_71
   (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] ,
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ,
    ap_clk,
    Q,
    \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ,
    image_buffer0_15_address0,
    \x_mid2_reg_1931_reg[1]_rep__0 ,
    \x_mid2_reg_1931_reg[2]_rep__0 ,
    \x_mid2_reg_1931_reg[3]_rep__0 ,
    sum_addr_2_reg_1953,
    \tmp_40_reg_1655_reg[4] ,
    p_0_in,
    E,
    \ap_CS_fsm_reg[7] );
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] ;
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ;
  input ap_clk;
  input [7:0]Q;
  input \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ;
  input [5:0]image_buffer0_15_address0;
  input \x_mid2_reg_1931_reg[1]_rep__0 ;
  input \x_mid2_reg_1931_reg[2]_rep__0 ;
  input \x_mid2_reg_1931_reg[3]_rep__0 ;
  input sum_addr_2_reg_1953;
  input \tmp_40_reg_1655_reg[4] ;
  input p_0_in;
  input [0:0]E;
  input [0:0]\ap_CS_fsm_reg[7] ;

  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] ;
  wire \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ;
  wire [5:0]image_buffer0_15_address0;
  wire p_0_in;
  wire \q0[0]_i_1__1_n_8 ;
  wire \q0[1]_i_1__1_n_8 ;
  wire \q0[2]_i_1__1_n_8 ;
  wire \q0[3]_i_1__1_n_8 ;
  wire \q0[4]_i_1__1_n_8 ;
  wire \q0[5]_i_1__1_n_8 ;
  wire \q0[6]_i_1__1_n_8 ;
  wire \q0[7]_i_2__1_n_8 ;
  wire ram_reg_0_15_0_0__0_n_8;
  wire ram_reg_0_15_0_0__0_n_9;
  wire ram_reg_0_15_0_0__1_n_8;
  wire ram_reg_0_15_0_0__1_n_9;
  wire ram_reg_0_15_0_0__2_n_8;
  wire ram_reg_0_15_0_0__2_n_9;
  wire ram_reg_0_15_0_0__3_n_8;
  wire ram_reg_0_15_0_0__3_n_9;
  wire ram_reg_0_15_0_0__4_n_8;
  wire ram_reg_0_15_0_0__4_n_9;
  wire ram_reg_0_15_0_0__5_n_8;
  wire ram_reg_0_15_0_0__5_n_9;
  wire ram_reg_0_15_0_0__6_n_8;
  wire ram_reg_0_15_0_0__6_n_9;
  wire ram_reg_0_15_0_0_n_8;
  wire ram_reg_0_15_0_0_n_9;
  wire ram_reg_0_31_0_0__0_n_8;
  wire ram_reg_0_31_0_0__0_n_9;
  wire ram_reg_0_31_0_0__1_n_8;
  wire ram_reg_0_31_0_0__1_n_9;
  wire ram_reg_0_31_0_0__2_n_8;
  wire ram_reg_0_31_0_0__2_n_9;
  wire ram_reg_0_31_0_0__3_n_8;
  wire ram_reg_0_31_0_0__3_n_9;
  wire ram_reg_0_31_0_0__4_n_8;
  wire ram_reg_0_31_0_0__4_n_9;
  wire ram_reg_0_31_0_0__5_n_8;
  wire ram_reg_0_31_0_0__5_n_9;
  wire ram_reg_0_31_0_0__6_n_8;
  wire ram_reg_0_31_0_0__6_n_9;
  wire ram_reg_0_31_0_0_n_8;
  wire ram_reg_0_31_0_0_n_9;
  wire sum_addr_2_reg_1953;
  wire \tmp_40_reg_1655_reg[4] ;
  wire \x_mid2_reg_1931_reg[1]_rep__0 ;
  wire \x_mid2_reg_1931_reg[2]_rep__0 ;
  wire \x_mid2_reg_1931_reg[3]_rep__0 ;

  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[0]_i_1__1 
       (.I0(Q[0]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0_n_9),
        .I3(image_buffer0_15_address0[4]),
        .I4(image_buffer0_15_address0[5]),
        .I5(ram_reg_0_31_0_0_n_9),
        .O(\q0[0]_i_1__1_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[1]_i_1__1 
       (.I0(Q[1]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__0_n_9),
        .I3(image_buffer0_15_address0[4]),
        .I4(image_buffer0_15_address0[5]),
        .I5(ram_reg_0_31_0_0__0_n_9),
        .O(\q0[1]_i_1__1_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[2]_i_1__1 
       (.I0(Q[2]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__1_n_9),
        .I3(image_buffer0_15_address0[4]),
        .I4(image_buffer0_15_address0[5]),
        .I5(ram_reg_0_31_0_0__1_n_9),
        .O(\q0[2]_i_1__1_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[3]_i_1__1 
       (.I0(Q[3]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__2_n_9),
        .I3(image_buffer0_15_address0[4]),
        .I4(image_buffer0_15_address0[5]),
        .I5(ram_reg_0_31_0_0__2_n_9),
        .O(\q0[3]_i_1__1_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[4]_i_1__1 
       (.I0(Q[4]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__3_n_9),
        .I3(image_buffer0_15_address0[4]),
        .I4(image_buffer0_15_address0[5]),
        .I5(ram_reg_0_31_0_0__3_n_9),
        .O(\q0[4]_i_1__1_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[5]_i_1__1 
       (.I0(Q[5]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__4_n_9),
        .I3(image_buffer0_15_address0[4]),
        .I4(image_buffer0_15_address0[5]),
        .I5(ram_reg_0_31_0_0__4_n_9),
        .O(\q0[5]_i_1__1_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[6]_i_1__1 
       (.I0(Q[6]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__5_n_9),
        .I3(image_buffer0_15_address0[4]),
        .I4(image_buffer0_15_address0[5]),
        .I5(ram_reg_0_31_0_0__5_n_9),
        .O(\q0[6]_i_1__1_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[7]_i_2__1 
       (.I0(Q[7]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__6_n_9),
        .I3(image_buffer0_15_address0[4]),
        .I4(image_buffer0_15_address0[5]),
        .I5(ram_reg_0_31_0_0__6_n_9),
        .O(\q0[7]_i_2__1_n_8 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[0]_i_1__1_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] [0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[1]_i_1__1_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[2]_i_1__1_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[3]_i_1__1_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[4]_i_1__1_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[5]_i_1__1_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[6]_i_1__1_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[7]_i_2__1_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] [7]),
        .R(1'b0));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [0]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__0_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [1]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__1_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [2]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__2_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__3_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__4_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__5_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [6]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__6_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(image_buffer0_15_address0[0]),
        .A1(image_buffer0_15_address0[1]),
        .A2(image_buffer0_15_address0[2]),
        .A3(image_buffer0_15_address0[3]),
        .A4(1'b0),
        .D(Q[0]),
        .DPO(ram_reg_0_15_0_0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__0
       (.A0(image_buffer0_15_address0[0]),
        .A1(image_buffer0_15_address0[1]),
        .A2(image_buffer0_15_address0[2]),
        .A3(image_buffer0_15_address0[3]),
        .A4(1'b0),
        .D(Q[1]),
        .DPO(ram_reg_0_15_0_0__0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__0_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__1
       (.A0(image_buffer0_15_address0[0]),
        .A1(image_buffer0_15_address0[1]),
        .A2(image_buffer0_15_address0[2]),
        .A3(image_buffer0_15_address0[3]),
        .A4(1'b0),
        .D(Q[2]),
        .DPO(ram_reg_0_15_0_0__1_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__1_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__2
       (.A0(image_buffer0_15_address0[0]),
        .A1(image_buffer0_15_address0[1]),
        .A2(image_buffer0_15_address0[2]),
        .A3(image_buffer0_15_address0[3]),
        .A4(1'b0),
        .D(Q[3]),
        .DPO(ram_reg_0_15_0_0__2_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__2_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__3
       (.A0(image_buffer0_15_address0[0]),
        .A1(image_buffer0_15_address0[1]),
        .A2(image_buffer0_15_address0[2]),
        .A3(image_buffer0_15_address0[3]),
        .A4(1'b0),
        .D(Q[4]),
        .DPO(ram_reg_0_15_0_0__3_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__3_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__4
       (.A0(image_buffer0_15_address0[0]),
        .A1(image_buffer0_15_address0[1]),
        .A2(image_buffer0_15_address0[2]),
        .A3(image_buffer0_15_address0[3]),
        .A4(1'b0),
        .D(Q[5]),
        .DPO(ram_reg_0_15_0_0__4_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__4_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__5
       (.A0(image_buffer0_15_address0[0]),
        .A1(image_buffer0_15_address0[1]),
        .A2(image_buffer0_15_address0[2]),
        .A3(image_buffer0_15_address0[3]),
        .A4(1'b0),
        .D(Q[6]),
        .DPO(ram_reg_0_15_0_0__5_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__5_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__6
       (.A0(image_buffer0_15_address0[0]),
        .A1(image_buffer0_15_address0[1]),
        .A2(image_buffer0_15_address0[2]),
        .A3(image_buffer0_15_address0[3]),
        .A4(1'b0),
        .D(Q[7]),
        .DPO(ram_reg_0_15_0_0__6_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__6_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  RAM32X1D ram_reg_0_31_0_0
       (.A0(image_buffer0_15_address0[0]),
        .A1(image_buffer0_15_address0[1]),
        .A2(image_buffer0_15_address0[2]),
        .A3(image_buffer0_15_address0[3]),
        .A4(image_buffer0_15_address0[4]),
        .D(Q[0]),
        .DPO(ram_reg_0_31_0_0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__0
       (.A0(image_buffer0_15_address0[0]),
        .A1(image_buffer0_15_address0[1]),
        .A2(image_buffer0_15_address0[2]),
        .A3(image_buffer0_15_address0[3]),
        .A4(image_buffer0_15_address0[4]),
        .D(Q[1]),
        .DPO(ram_reg_0_31_0_0__0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__0_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__1
       (.A0(image_buffer0_15_address0[0]),
        .A1(image_buffer0_15_address0[1]),
        .A2(image_buffer0_15_address0[2]),
        .A3(image_buffer0_15_address0[3]),
        .A4(image_buffer0_15_address0[4]),
        .D(Q[2]),
        .DPO(ram_reg_0_31_0_0__1_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__1_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__2
       (.A0(image_buffer0_15_address0[0]),
        .A1(image_buffer0_15_address0[1]),
        .A2(image_buffer0_15_address0[2]),
        .A3(image_buffer0_15_address0[3]),
        .A4(image_buffer0_15_address0[4]),
        .D(Q[3]),
        .DPO(ram_reg_0_31_0_0__2_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__2_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__3
       (.A0(image_buffer0_15_address0[0]),
        .A1(image_buffer0_15_address0[1]),
        .A2(image_buffer0_15_address0[2]),
        .A3(image_buffer0_15_address0[3]),
        .A4(image_buffer0_15_address0[4]),
        .D(Q[4]),
        .DPO(ram_reg_0_31_0_0__3_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__3_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__4
       (.A0(image_buffer0_15_address0[0]),
        .A1(image_buffer0_15_address0[1]),
        .A2(image_buffer0_15_address0[2]),
        .A3(image_buffer0_15_address0[3]),
        .A4(image_buffer0_15_address0[4]),
        .D(Q[5]),
        .DPO(ram_reg_0_31_0_0__4_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__4_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__5
       (.A0(image_buffer0_15_address0[0]),
        .A1(image_buffer0_15_address0[1]),
        .A2(image_buffer0_15_address0[2]),
        .A3(image_buffer0_15_address0[3]),
        .A4(image_buffer0_15_address0[4]),
        .D(Q[6]),
        .DPO(ram_reg_0_31_0_0__5_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__5_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__6
       (.A0(image_buffer0_15_address0[0]),
        .A1(image_buffer0_15_address0[1]),
        .A2(image_buffer0_15_address0[2]),
        .A3(image_buffer0_15_address0[3]),
        .A4(image_buffer0_15_address0[4]),
        .D(Q[7]),
        .DPO(ram_reg_0_31_0_0__6_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__6_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
endmodule

(* ORIG_REF_NAME = "hog_image_buffer0_1_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_72
   (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] ,
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ,
    ap_clk,
    Q,
    \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ,
    image_buffer0_14_address0,
    \x_mid2_reg_1931_reg[1]_rep ,
    \x_mid2_reg_1931_reg[2]_rep ,
    \x_mid2_reg_1931_reg[3]_rep ,
    sum_addr_2_reg_1953,
    \tmp_40_reg_1655_reg[4] ,
    p_0_in,
    E,
    \ap_CS_fsm_reg[7] );
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] ;
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ;
  input ap_clk;
  input [7:0]Q;
  input \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ;
  input [5:0]image_buffer0_14_address0;
  input \x_mid2_reg_1931_reg[1]_rep ;
  input \x_mid2_reg_1931_reg[2]_rep ;
  input \x_mid2_reg_1931_reg[3]_rep ;
  input sum_addr_2_reg_1953;
  input \tmp_40_reg_1655_reg[4] ;
  input p_0_in;
  input [0:0]E;
  input [0:0]\ap_CS_fsm_reg[7] ;

  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] ;
  wire \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ;
  wire [5:0]image_buffer0_14_address0;
  wire p_0_in;
  wire \q0[0]_i_1__6_n_8 ;
  wire \q0[1]_i_1__6_n_8 ;
  wire \q0[2]_i_1__6_n_8 ;
  wire \q0[3]_i_1__6_n_8 ;
  wire \q0[4]_i_1__6_n_8 ;
  wire \q0[5]_i_1__6_n_8 ;
  wire \q0[6]_i_1__6_n_8 ;
  wire \q0[7]_i_2__6_n_8 ;
  wire ram_reg_0_15_0_0__0_n_8;
  wire ram_reg_0_15_0_0__0_n_9;
  wire ram_reg_0_15_0_0__1_n_8;
  wire ram_reg_0_15_0_0__1_n_9;
  wire ram_reg_0_15_0_0__2_n_8;
  wire ram_reg_0_15_0_0__2_n_9;
  wire ram_reg_0_15_0_0__3_n_8;
  wire ram_reg_0_15_0_0__3_n_9;
  wire ram_reg_0_15_0_0__4_n_8;
  wire ram_reg_0_15_0_0__4_n_9;
  wire ram_reg_0_15_0_0__5_n_8;
  wire ram_reg_0_15_0_0__5_n_9;
  wire ram_reg_0_15_0_0__6_n_8;
  wire ram_reg_0_15_0_0__6_n_9;
  wire ram_reg_0_15_0_0_n_8;
  wire ram_reg_0_15_0_0_n_9;
  wire ram_reg_0_31_0_0__0_n_8;
  wire ram_reg_0_31_0_0__0_n_9;
  wire ram_reg_0_31_0_0__1_n_8;
  wire ram_reg_0_31_0_0__1_n_9;
  wire ram_reg_0_31_0_0__2_n_8;
  wire ram_reg_0_31_0_0__2_n_9;
  wire ram_reg_0_31_0_0__3_n_8;
  wire ram_reg_0_31_0_0__3_n_9;
  wire ram_reg_0_31_0_0__4_n_8;
  wire ram_reg_0_31_0_0__4_n_9;
  wire ram_reg_0_31_0_0__5_n_8;
  wire ram_reg_0_31_0_0__5_n_9;
  wire ram_reg_0_31_0_0__6_n_8;
  wire ram_reg_0_31_0_0__6_n_9;
  wire ram_reg_0_31_0_0_n_8;
  wire ram_reg_0_31_0_0_n_9;
  wire sum_addr_2_reg_1953;
  wire \tmp_40_reg_1655_reg[4] ;
  wire \x_mid2_reg_1931_reg[1]_rep ;
  wire \x_mid2_reg_1931_reg[2]_rep ;
  wire \x_mid2_reg_1931_reg[3]_rep ;

  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[0]_i_1__6 
       (.I0(Q[0]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0_n_9),
        .I3(image_buffer0_14_address0[4]),
        .I4(image_buffer0_14_address0[5]),
        .I5(ram_reg_0_31_0_0_n_9),
        .O(\q0[0]_i_1__6_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[1]_i_1__6 
       (.I0(Q[1]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__0_n_9),
        .I3(image_buffer0_14_address0[4]),
        .I4(image_buffer0_14_address0[5]),
        .I5(ram_reg_0_31_0_0__0_n_9),
        .O(\q0[1]_i_1__6_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[2]_i_1__6 
       (.I0(Q[2]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__1_n_9),
        .I3(image_buffer0_14_address0[4]),
        .I4(image_buffer0_14_address0[5]),
        .I5(ram_reg_0_31_0_0__1_n_9),
        .O(\q0[2]_i_1__6_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[3]_i_1__6 
       (.I0(Q[3]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__2_n_9),
        .I3(image_buffer0_14_address0[4]),
        .I4(image_buffer0_14_address0[5]),
        .I5(ram_reg_0_31_0_0__2_n_9),
        .O(\q0[3]_i_1__6_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[4]_i_1__6 
       (.I0(Q[4]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__3_n_9),
        .I3(image_buffer0_14_address0[4]),
        .I4(image_buffer0_14_address0[5]),
        .I5(ram_reg_0_31_0_0__3_n_9),
        .O(\q0[4]_i_1__6_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[5]_i_1__6 
       (.I0(Q[5]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__4_n_9),
        .I3(image_buffer0_14_address0[4]),
        .I4(image_buffer0_14_address0[5]),
        .I5(ram_reg_0_31_0_0__4_n_9),
        .O(\q0[5]_i_1__6_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[6]_i_1__6 
       (.I0(Q[6]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__5_n_9),
        .I3(image_buffer0_14_address0[4]),
        .I4(image_buffer0_14_address0[5]),
        .I5(ram_reg_0_31_0_0__5_n_9),
        .O(\q0[6]_i_1__6_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[7]_i_2__6 
       (.I0(Q[7]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__6_n_9),
        .I3(image_buffer0_14_address0[4]),
        .I4(image_buffer0_14_address0[5]),
        .I5(ram_reg_0_31_0_0__6_n_9),
        .O(\q0[7]_i_2__6_n_8 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[0]_i_1__6_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] [0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[1]_i_1__6_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[2]_i_1__6_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[3]_i_1__6_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[4]_i_1__6_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[5]_i_1__6_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[6]_i_1__6_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[7]_i_2__6_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] [7]),
        .R(1'b0));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [0]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__0_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [1]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__1_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [2]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__2_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__3_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__4_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__5_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [6]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__6_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(image_buffer0_14_address0[0]),
        .A1(image_buffer0_14_address0[1]),
        .A2(image_buffer0_14_address0[2]),
        .A3(image_buffer0_14_address0[3]),
        .A4(1'b0),
        .D(Q[0]),
        .DPO(ram_reg_0_15_0_0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__0
       (.A0(image_buffer0_14_address0[0]),
        .A1(image_buffer0_14_address0[1]),
        .A2(image_buffer0_14_address0[2]),
        .A3(image_buffer0_14_address0[3]),
        .A4(1'b0),
        .D(Q[1]),
        .DPO(ram_reg_0_15_0_0__0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__0_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__1
       (.A0(image_buffer0_14_address0[0]),
        .A1(image_buffer0_14_address0[1]),
        .A2(image_buffer0_14_address0[2]),
        .A3(image_buffer0_14_address0[3]),
        .A4(1'b0),
        .D(Q[2]),
        .DPO(ram_reg_0_15_0_0__1_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__1_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__2
       (.A0(image_buffer0_14_address0[0]),
        .A1(image_buffer0_14_address0[1]),
        .A2(image_buffer0_14_address0[2]),
        .A3(image_buffer0_14_address0[3]),
        .A4(1'b0),
        .D(Q[3]),
        .DPO(ram_reg_0_15_0_0__2_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__2_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__3
       (.A0(image_buffer0_14_address0[0]),
        .A1(image_buffer0_14_address0[1]),
        .A2(image_buffer0_14_address0[2]),
        .A3(image_buffer0_14_address0[3]),
        .A4(1'b0),
        .D(Q[4]),
        .DPO(ram_reg_0_15_0_0__3_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__3_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__4
       (.A0(image_buffer0_14_address0[0]),
        .A1(image_buffer0_14_address0[1]),
        .A2(image_buffer0_14_address0[2]),
        .A3(image_buffer0_14_address0[3]),
        .A4(1'b0),
        .D(Q[5]),
        .DPO(ram_reg_0_15_0_0__4_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__4_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__5
       (.A0(image_buffer0_14_address0[0]),
        .A1(image_buffer0_14_address0[1]),
        .A2(image_buffer0_14_address0[2]),
        .A3(image_buffer0_14_address0[3]),
        .A4(1'b0),
        .D(Q[6]),
        .DPO(ram_reg_0_15_0_0__5_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__5_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__6
       (.A0(image_buffer0_14_address0[0]),
        .A1(image_buffer0_14_address0[1]),
        .A2(image_buffer0_14_address0[2]),
        .A3(image_buffer0_14_address0[3]),
        .A4(1'b0),
        .D(Q[7]),
        .DPO(ram_reg_0_15_0_0__6_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__6_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  RAM32X1D ram_reg_0_31_0_0
       (.A0(image_buffer0_14_address0[0]),
        .A1(image_buffer0_14_address0[1]),
        .A2(image_buffer0_14_address0[2]),
        .A3(image_buffer0_14_address0[3]),
        .A4(image_buffer0_14_address0[4]),
        .D(Q[0]),
        .DPO(ram_reg_0_31_0_0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__0
       (.A0(image_buffer0_14_address0[0]),
        .A1(image_buffer0_14_address0[1]),
        .A2(image_buffer0_14_address0[2]),
        .A3(image_buffer0_14_address0[3]),
        .A4(image_buffer0_14_address0[4]),
        .D(Q[1]),
        .DPO(ram_reg_0_31_0_0__0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__0_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__1
       (.A0(image_buffer0_14_address0[0]),
        .A1(image_buffer0_14_address0[1]),
        .A2(image_buffer0_14_address0[2]),
        .A3(image_buffer0_14_address0[3]),
        .A4(image_buffer0_14_address0[4]),
        .D(Q[2]),
        .DPO(ram_reg_0_31_0_0__1_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__1_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__2
       (.A0(image_buffer0_14_address0[0]),
        .A1(image_buffer0_14_address0[1]),
        .A2(image_buffer0_14_address0[2]),
        .A3(image_buffer0_14_address0[3]),
        .A4(image_buffer0_14_address0[4]),
        .D(Q[3]),
        .DPO(ram_reg_0_31_0_0__2_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__2_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__3
       (.A0(image_buffer0_14_address0[0]),
        .A1(image_buffer0_14_address0[1]),
        .A2(image_buffer0_14_address0[2]),
        .A3(image_buffer0_14_address0[3]),
        .A4(image_buffer0_14_address0[4]),
        .D(Q[4]),
        .DPO(ram_reg_0_31_0_0__3_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__3_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__4
       (.A0(image_buffer0_14_address0[0]),
        .A1(image_buffer0_14_address0[1]),
        .A2(image_buffer0_14_address0[2]),
        .A3(image_buffer0_14_address0[3]),
        .A4(image_buffer0_14_address0[4]),
        .D(Q[5]),
        .DPO(ram_reg_0_31_0_0__4_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__4_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__5
       (.A0(image_buffer0_14_address0[0]),
        .A1(image_buffer0_14_address0[1]),
        .A2(image_buffer0_14_address0[2]),
        .A3(image_buffer0_14_address0[3]),
        .A4(image_buffer0_14_address0[4]),
        .D(Q[6]),
        .DPO(ram_reg_0_31_0_0__5_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__5_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__6
       (.A0(image_buffer0_14_address0[0]),
        .A1(image_buffer0_14_address0[1]),
        .A2(image_buffer0_14_address0[2]),
        .A3(image_buffer0_14_address0[3]),
        .A4(image_buffer0_14_address0[4]),
        .D(Q[7]),
        .DPO(ram_reg_0_31_0_0__6_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__6_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
endmodule

(* ORIG_REF_NAME = "hog_image_buffer0_1_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_73
   (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] ,
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ,
    ap_clk,
    Q,
    \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ,
    image_buffer0_13_address0,
    \x_mid2_reg_1931_reg[1]_rep__0 ,
    \x_mid2_reg_1931_reg[2]_rep__0 ,
    \x_mid2_reg_1931_reg[3]_rep__0 ,
    sum_addr_2_reg_1953,
    \tmp_40_reg_1655_reg[4] ,
    p_0_in,
    E,
    \ap_CS_fsm_reg[7] );
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] ;
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ;
  input ap_clk;
  input [7:0]Q;
  input \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ;
  input [5:0]image_buffer0_13_address0;
  input \x_mid2_reg_1931_reg[1]_rep__0 ;
  input \x_mid2_reg_1931_reg[2]_rep__0 ;
  input \x_mid2_reg_1931_reg[3]_rep__0 ;
  input sum_addr_2_reg_1953;
  input \tmp_40_reg_1655_reg[4] ;
  input p_0_in;
  input [0:0]E;
  input [0:0]\ap_CS_fsm_reg[7] ;

  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] ;
  wire \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ;
  wire [5:0]image_buffer0_13_address0;
  wire p_0_in;
  wire \q0[0]_i_1__0_n_8 ;
  wire \q0[1]_i_1__0_n_8 ;
  wire \q0[2]_i_1__0_n_8 ;
  wire \q0[3]_i_1__0_n_8 ;
  wire \q0[4]_i_1__0_n_8 ;
  wire \q0[5]_i_1__0_n_8 ;
  wire \q0[6]_i_1__0_n_8 ;
  wire \q0[7]_i_2__0_n_8 ;
  wire ram_reg_0_15_0_0__0_n_8;
  wire ram_reg_0_15_0_0__0_n_9;
  wire ram_reg_0_15_0_0__1_n_8;
  wire ram_reg_0_15_0_0__1_n_9;
  wire ram_reg_0_15_0_0__2_n_8;
  wire ram_reg_0_15_0_0__2_n_9;
  wire ram_reg_0_15_0_0__3_n_8;
  wire ram_reg_0_15_0_0__3_n_9;
  wire ram_reg_0_15_0_0__4_n_8;
  wire ram_reg_0_15_0_0__4_n_9;
  wire ram_reg_0_15_0_0__5_n_8;
  wire ram_reg_0_15_0_0__5_n_9;
  wire ram_reg_0_15_0_0__6_n_8;
  wire ram_reg_0_15_0_0__6_n_9;
  wire ram_reg_0_15_0_0_n_8;
  wire ram_reg_0_15_0_0_n_9;
  wire ram_reg_0_31_0_0__0_n_8;
  wire ram_reg_0_31_0_0__0_n_9;
  wire ram_reg_0_31_0_0__1_n_8;
  wire ram_reg_0_31_0_0__1_n_9;
  wire ram_reg_0_31_0_0__2_n_8;
  wire ram_reg_0_31_0_0__2_n_9;
  wire ram_reg_0_31_0_0__3_n_8;
  wire ram_reg_0_31_0_0__3_n_9;
  wire ram_reg_0_31_0_0__4_n_8;
  wire ram_reg_0_31_0_0__4_n_9;
  wire ram_reg_0_31_0_0__5_n_8;
  wire ram_reg_0_31_0_0__5_n_9;
  wire ram_reg_0_31_0_0__6_n_8;
  wire ram_reg_0_31_0_0__6_n_9;
  wire ram_reg_0_31_0_0_n_8;
  wire ram_reg_0_31_0_0_n_9;
  wire sum_addr_2_reg_1953;
  wire \tmp_40_reg_1655_reg[4] ;
  wire \x_mid2_reg_1931_reg[1]_rep__0 ;
  wire \x_mid2_reg_1931_reg[2]_rep__0 ;
  wire \x_mid2_reg_1931_reg[3]_rep__0 ;

  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[0]_i_1__0 
       (.I0(Q[0]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0_n_9),
        .I3(image_buffer0_13_address0[4]),
        .I4(image_buffer0_13_address0[5]),
        .I5(ram_reg_0_31_0_0_n_9),
        .O(\q0[0]_i_1__0_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[1]_i_1__0 
       (.I0(Q[1]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__0_n_9),
        .I3(image_buffer0_13_address0[4]),
        .I4(image_buffer0_13_address0[5]),
        .I5(ram_reg_0_31_0_0__0_n_9),
        .O(\q0[1]_i_1__0_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[2]_i_1__0 
       (.I0(Q[2]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__1_n_9),
        .I3(image_buffer0_13_address0[4]),
        .I4(image_buffer0_13_address0[5]),
        .I5(ram_reg_0_31_0_0__1_n_9),
        .O(\q0[2]_i_1__0_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[3]_i_1__0 
       (.I0(Q[3]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__2_n_9),
        .I3(image_buffer0_13_address0[4]),
        .I4(image_buffer0_13_address0[5]),
        .I5(ram_reg_0_31_0_0__2_n_9),
        .O(\q0[3]_i_1__0_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[4]_i_1__0 
       (.I0(Q[4]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__3_n_9),
        .I3(image_buffer0_13_address0[4]),
        .I4(image_buffer0_13_address0[5]),
        .I5(ram_reg_0_31_0_0__3_n_9),
        .O(\q0[4]_i_1__0_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[5]_i_1__0 
       (.I0(Q[5]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__4_n_9),
        .I3(image_buffer0_13_address0[4]),
        .I4(image_buffer0_13_address0[5]),
        .I5(ram_reg_0_31_0_0__4_n_9),
        .O(\q0[5]_i_1__0_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[6]_i_1__0 
       (.I0(Q[6]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__5_n_9),
        .I3(image_buffer0_13_address0[4]),
        .I4(image_buffer0_13_address0[5]),
        .I5(ram_reg_0_31_0_0__5_n_9),
        .O(\q0[6]_i_1__0_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[7]_i_2__0 
       (.I0(Q[7]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__6_n_9),
        .I3(image_buffer0_13_address0[4]),
        .I4(image_buffer0_13_address0[5]),
        .I5(ram_reg_0_31_0_0__6_n_9),
        .O(\q0[7]_i_2__0_n_8 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[0]_i_1__0_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] [0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[1]_i_1__0_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[2]_i_1__0_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[3]_i_1__0_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[4]_i_1__0_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[5]_i_1__0_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[6]_i_1__0_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[7]_i_2__0_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] [7]),
        .R(1'b0));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [0]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__0_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [1]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__1_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [2]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__2_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__3_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__4_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__5_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [6]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__6_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(image_buffer0_13_address0[0]),
        .A1(image_buffer0_13_address0[1]),
        .A2(image_buffer0_13_address0[2]),
        .A3(image_buffer0_13_address0[3]),
        .A4(1'b0),
        .D(Q[0]),
        .DPO(ram_reg_0_15_0_0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__0
       (.A0(image_buffer0_13_address0[0]),
        .A1(image_buffer0_13_address0[1]),
        .A2(image_buffer0_13_address0[2]),
        .A3(image_buffer0_13_address0[3]),
        .A4(1'b0),
        .D(Q[1]),
        .DPO(ram_reg_0_15_0_0__0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__0_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__1
       (.A0(image_buffer0_13_address0[0]),
        .A1(image_buffer0_13_address0[1]),
        .A2(image_buffer0_13_address0[2]),
        .A3(image_buffer0_13_address0[3]),
        .A4(1'b0),
        .D(Q[2]),
        .DPO(ram_reg_0_15_0_0__1_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__1_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__2
       (.A0(image_buffer0_13_address0[0]),
        .A1(image_buffer0_13_address0[1]),
        .A2(image_buffer0_13_address0[2]),
        .A3(image_buffer0_13_address0[3]),
        .A4(1'b0),
        .D(Q[3]),
        .DPO(ram_reg_0_15_0_0__2_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__2_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__3
       (.A0(image_buffer0_13_address0[0]),
        .A1(image_buffer0_13_address0[1]),
        .A2(image_buffer0_13_address0[2]),
        .A3(image_buffer0_13_address0[3]),
        .A4(1'b0),
        .D(Q[4]),
        .DPO(ram_reg_0_15_0_0__3_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__3_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__4
       (.A0(image_buffer0_13_address0[0]),
        .A1(image_buffer0_13_address0[1]),
        .A2(image_buffer0_13_address0[2]),
        .A3(image_buffer0_13_address0[3]),
        .A4(1'b0),
        .D(Q[5]),
        .DPO(ram_reg_0_15_0_0__4_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__4_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__5
       (.A0(image_buffer0_13_address0[0]),
        .A1(image_buffer0_13_address0[1]),
        .A2(image_buffer0_13_address0[2]),
        .A3(image_buffer0_13_address0[3]),
        .A4(1'b0),
        .D(Q[6]),
        .DPO(ram_reg_0_15_0_0__5_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__5_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__6
       (.A0(image_buffer0_13_address0[0]),
        .A1(image_buffer0_13_address0[1]),
        .A2(image_buffer0_13_address0[2]),
        .A3(image_buffer0_13_address0[3]),
        .A4(1'b0),
        .D(Q[7]),
        .DPO(ram_reg_0_15_0_0__6_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__6_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  RAM32X1D ram_reg_0_31_0_0
       (.A0(image_buffer0_13_address0[0]),
        .A1(image_buffer0_13_address0[1]),
        .A2(image_buffer0_13_address0[2]),
        .A3(image_buffer0_13_address0[3]),
        .A4(image_buffer0_13_address0[4]),
        .D(Q[0]),
        .DPO(ram_reg_0_31_0_0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__0
       (.A0(image_buffer0_13_address0[0]),
        .A1(image_buffer0_13_address0[1]),
        .A2(image_buffer0_13_address0[2]),
        .A3(image_buffer0_13_address0[3]),
        .A4(image_buffer0_13_address0[4]),
        .D(Q[1]),
        .DPO(ram_reg_0_31_0_0__0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__0_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__1
       (.A0(image_buffer0_13_address0[0]),
        .A1(image_buffer0_13_address0[1]),
        .A2(image_buffer0_13_address0[2]),
        .A3(image_buffer0_13_address0[3]),
        .A4(image_buffer0_13_address0[4]),
        .D(Q[2]),
        .DPO(ram_reg_0_31_0_0__1_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__1_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__2
       (.A0(image_buffer0_13_address0[0]),
        .A1(image_buffer0_13_address0[1]),
        .A2(image_buffer0_13_address0[2]),
        .A3(image_buffer0_13_address0[3]),
        .A4(image_buffer0_13_address0[4]),
        .D(Q[3]),
        .DPO(ram_reg_0_31_0_0__2_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__2_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__3
       (.A0(image_buffer0_13_address0[0]),
        .A1(image_buffer0_13_address0[1]),
        .A2(image_buffer0_13_address0[2]),
        .A3(image_buffer0_13_address0[3]),
        .A4(image_buffer0_13_address0[4]),
        .D(Q[4]),
        .DPO(ram_reg_0_31_0_0__3_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__3_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__4
       (.A0(image_buffer0_13_address0[0]),
        .A1(image_buffer0_13_address0[1]),
        .A2(image_buffer0_13_address0[2]),
        .A3(image_buffer0_13_address0[3]),
        .A4(image_buffer0_13_address0[4]),
        .D(Q[5]),
        .DPO(ram_reg_0_31_0_0__4_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__4_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__5
       (.A0(image_buffer0_13_address0[0]),
        .A1(image_buffer0_13_address0[1]),
        .A2(image_buffer0_13_address0[2]),
        .A3(image_buffer0_13_address0[3]),
        .A4(image_buffer0_13_address0[4]),
        .D(Q[6]),
        .DPO(ram_reg_0_31_0_0__5_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__5_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__6
       (.A0(image_buffer0_13_address0[0]),
        .A1(image_buffer0_13_address0[1]),
        .A2(image_buffer0_13_address0[2]),
        .A3(image_buffer0_13_address0[3]),
        .A4(image_buffer0_13_address0[4]),
        .D(Q[7]),
        .DPO(ram_reg_0_31_0_0__6_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep__0 ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep__0 ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep__0 ),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__6_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
endmodule

(* ORIG_REF_NAME = "hog_image_buffer0_1_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_74
   (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] ,
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ,
    ap_clk,
    Q,
    \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ,
    image_buffer0_12_address0,
    \x_mid2_reg_1931_reg[1]_rep ,
    \x_mid2_reg_1931_reg[2]_rep ,
    \x_mid2_reg_1931_reg[3]_rep ,
    sum_addr_2_reg_1953,
    \tmp_40_reg_1655_reg[4] ,
    p_0_in,
    E,
    \ap_CS_fsm_reg[7] );
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] ;
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ;
  input ap_clk;
  input [7:0]Q;
  input \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ;
  input [5:0]image_buffer0_12_address0;
  input \x_mid2_reg_1931_reg[1]_rep ;
  input \x_mid2_reg_1931_reg[2]_rep ;
  input \x_mid2_reg_1931_reg[3]_rep ;
  input sum_addr_2_reg_1953;
  input \tmp_40_reg_1655_reg[4] ;
  input p_0_in;
  input [0:0]E;
  input [0:0]\ap_CS_fsm_reg[7] ;

  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] ;
  wire \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ;
  wire [5:0]image_buffer0_12_address0;
  wire p_0_in;
  wire \q0[0]_i_1__7_n_8 ;
  wire \q0[1]_i_1__7_n_8 ;
  wire \q0[2]_i_1__7_n_8 ;
  wire \q0[3]_i_1__7_n_8 ;
  wire \q0[4]_i_1__7_n_8 ;
  wire \q0[5]_i_1__7_n_8 ;
  wire \q0[6]_i_1__7_n_8 ;
  wire \q0[7]_i_2__7_n_8 ;
  wire ram_reg_0_15_0_0__0_n_8;
  wire ram_reg_0_15_0_0__0_n_9;
  wire ram_reg_0_15_0_0__1_n_8;
  wire ram_reg_0_15_0_0__1_n_9;
  wire ram_reg_0_15_0_0__2_n_8;
  wire ram_reg_0_15_0_0__2_n_9;
  wire ram_reg_0_15_0_0__3_n_8;
  wire ram_reg_0_15_0_0__3_n_9;
  wire ram_reg_0_15_0_0__4_n_8;
  wire ram_reg_0_15_0_0__4_n_9;
  wire ram_reg_0_15_0_0__5_n_8;
  wire ram_reg_0_15_0_0__5_n_9;
  wire ram_reg_0_15_0_0__6_n_8;
  wire ram_reg_0_15_0_0__6_n_9;
  wire ram_reg_0_15_0_0_n_8;
  wire ram_reg_0_15_0_0_n_9;
  wire ram_reg_0_31_0_0__0_n_8;
  wire ram_reg_0_31_0_0__0_n_9;
  wire ram_reg_0_31_0_0__1_n_8;
  wire ram_reg_0_31_0_0__1_n_9;
  wire ram_reg_0_31_0_0__2_n_8;
  wire ram_reg_0_31_0_0__2_n_9;
  wire ram_reg_0_31_0_0__3_n_8;
  wire ram_reg_0_31_0_0__3_n_9;
  wire ram_reg_0_31_0_0__4_n_8;
  wire ram_reg_0_31_0_0__4_n_9;
  wire ram_reg_0_31_0_0__5_n_8;
  wire ram_reg_0_31_0_0__5_n_9;
  wire ram_reg_0_31_0_0__6_n_8;
  wire ram_reg_0_31_0_0__6_n_9;
  wire ram_reg_0_31_0_0_n_8;
  wire ram_reg_0_31_0_0_n_9;
  wire sum_addr_2_reg_1953;
  wire \tmp_40_reg_1655_reg[4] ;
  wire \x_mid2_reg_1931_reg[1]_rep ;
  wire \x_mid2_reg_1931_reg[2]_rep ;
  wire \x_mid2_reg_1931_reg[3]_rep ;

  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[0]_i_1__7 
       (.I0(Q[0]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0_n_9),
        .I3(image_buffer0_12_address0[4]),
        .I4(image_buffer0_12_address0[5]),
        .I5(ram_reg_0_31_0_0_n_9),
        .O(\q0[0]_i_1__7_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[1]_i_1__7 
       (.I0(Q[1]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__0_n_9),
        .I3(image_buffer0_12_address0[4]),
        .I4(image_buffer0_12_address0[5]),
        .I5(ram_reg_0_31_0_0__0_n_9),
        .O(\q0[1]_i_1__7_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[2]_i_1__7 
       (.I0(Q[2]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__1_n_9),
        .I3(image_buffer0_12_address0[4]),
        .I4(image_buffer0_12_address0[5]),
        .I5(ram_reg_0_31_0_0__1_n_9),
        .O(\q0[2]_i_1__7_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[3]_i_1__7 
       (.I0(Q[3]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__2_n_9),
        .I3(image_buffer0_12_address0[4]),
        .I4(image_buffer0_12_address0[5]),
        .I5(ram_reg_0_31_0_0__2_n_9),
        .O(\q0[3]_i_1__7_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[4]_i_1__7 
       (.I0(Q[4]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__3_n_9),
        .I3(image_buffer0_12_address0[4]),
        .I4(image_buffer0_12_address0[5]),
        .I5(ram_reg_0_31_0_0__3_n_9),
        .O(\q0[4]_i_1__7_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[5]_i_1__7 
       (.I0(Q[5]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__4_n_9),
        .I3(image_buffer0_12_address0[4]),
        .I4(image_buffer0_12_address0[5]),
        .I5(ram_reg_0_31_0_0__4_n_9),
        .O(\q0[5]_i_1__7_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[6]_i_1__7 
       (.I0(Q[6]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__5_n_9),
        .I3(image_buffer0_12_address0[4]),
        .I4(image_buffer0_12_address0[5]),
        .I5(ram_reg_0_31_0_0__5_n_9),
        .O(\q0[6]_i_1__7_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[7]_i_2__7 
       (.I0(Q[7]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__6_n_9),
        .I3(image_buffer0_12_address0[4]),
        .I4(image_buffer0_12_address0[5]),
        .I5(ram_reg_0_31_0_0__6_n_9),
        .O(\q0[7]_i_2__7_n_8 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[0]_i_1__7_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] [0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[1]_i_1__7_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[2]_i_1__7_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[3]_i_1__7_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[4]_i_1__7_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[5]_i_1__7_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[6]_i_1__7_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[7]_i_2__7_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] [7]),
        .R(1'b0));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [0]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__0_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [1]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__1_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [2]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__2_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__3_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__4_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__5_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [6]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__6_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(image_buffer0_12_address0[0]),
        .A1(image_buffer0_12_address0[1]),
        .A2(image_buffer0_12_address0[2]),
        .A3(image_buffer0_12_address0[3]),
        .A4(1'b0),
        .D(Q[0]),
        .DPO(ram_reg_0_15_0_0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__0
       (.A0(image_buffer0_12_address0[0]),
        .A1(image_buffer0_12_address0[1]),
        .A2(image_buffer0_12_address0[2]),
        .A3(image_buffer0_12_address0[3]),
        .A4(1'b0),
        .D(Q[1]),
        .DPO(ram_reg_0_15_0_0__0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__0_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__1
       (.A0(image_buffer0_12_address0[0]),
        .A1(image_buffer0_12_address0[1]),
        .A2(image_buffer0_12_address0[2]),
        .A3(image_buffer0_12_address0[3]),
        .A4(1'b0),
        .D(Q[2]),
        .DPO(ram_reg_0_15_0_0__1_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__1_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__2
       (.A0(image_buffer0_12_address0[0]),
        .A1(image_buffer0_12_address0[1]),
        .A2(image_buffer0_12_address0[2]),
        .A3(image_buffer0_12_address0[3]),
        .A4(1'b0),
        .D(Q[3]),
        .DPO(ram_reg_0_15_0_0__2_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__2_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__3
       (.A0(image_buffer0_12_address0[0]),
        .A1(image_buffer0_12_address0[1]),
        .A2(image_buffer0_12_address0[2]),
        .A3(image_buffer0_12_address0[3]),
        .A4(1'b0),
        .D(Q[4]),
        .DPO(ram_reg_0_15_0_0__3_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__3_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__4
       (.A0(image_buffer0_12_address0[0]),
        .A1(image_buffer0_12_address0[1]),
        .A2(image_buffer0_12_address0[2]),
        .A3(image_buffer0_12_address0[3]),
        .A4(1'b0),
        .D(Q[5]),
        .DPO(ram_reg_0_15_0_0__4_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__4_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__5
       (.A0(image_buffer0_12_address0[0]),
        .A1(image_buffer0_12_address0[1]),
        .A2(image_buffer0_12_address0[2]),
        .A3(image_buffer0_12_address0[3]),
        .A4(1'b0),
        .D(Q[6]),
        .DPO(ram_reg_0_15_0_0__5_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__5_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__6
       (.A0(image_buffer0_12_address0[0]),
        .A1(image_buffer0_12_address0[1]),
        .A2(image_buffer0_12_address0[2]),
        .A3(image_buffer0_12_address0[3]),
        .A4(1'b0),
        .D(Q[7]),
        .DPO(ram_reg_0_15_0_0__6_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__6_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  RAM32X1D ram_reg_0_31_0_0
       (.A0(image_buffer0_12_address0[0]),
        .A1(image_buffer0_12_address0[1]),
        .A2(image_buffer0_12_address0[2]),
        .A3(image_buffer0_12_address0[3]),
        .A4(image_buffer0_12_address0[4]),
        .D(Q[0]),
        .DPO(ram_reg_0_31_0_0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__0
       (.A0(image_buffer0_12_address0[0]),
        .A1(image_buffer0_12_address0[1]),
        .A2(image_buffer0_12_address0[2]),
        .A3(image_buffer0_12_address0[3]),
        .A4(image_buffer0_12_address0[4]),
        .D(Q[1]),
        .DPO(ram_reg_0_31_0_0__0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__0_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__1
       (.A0(image_buffer0_12_address0[0]),
        .A1(image_buffer0_12_address0[1]),
        .A2(image_buffer0_12_address0[2]),
        .A3(image_buffer0_12_address0[3]),
        .A4(image_buffer0_12_address0[4]),
        .D(Q[2]),
        .DPO(ram_reg_0_31_0_0__1_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__1_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__2
       (.A0(image_buffer0_12_address0[0]),
        .A1(image_buffer0_12_address0[1]),
        .A2(image_buffer0_12_address0[2]),
        .A3(image_buffer0_12_address0[3]),
        .A4(image_buffer0_12_address0[4]),
        .D(Q[3]),
        .DPO(ram_reg_0_31_0_0__2_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__2_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__3
       (.A0(image_buffer0_12_address0[0]),
        .A1(image_buffer0_12_address0[1]),
        .A2(image_buffer0_12_address0[2]),
        .A3(image_buffer0_12_address0[3]),
        .A4(image_buffer0_12_address0[4]),
        .D(Q[4]),
        .DPO(ram_reg_0_31_0_0__3_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__3_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__4
       (.A0(image_buffer0_12_address0[0]),
        .A1(image_buffer0_12_address0[1]),
        .A2(image_buffer0_12_address0[2]),
        .A3(image_buffer0_12_address0[3]),
        .A4(image_buffer0_12_address0[4]),
        .D(Q[5]),
        .DPO(ram_reg_0_31_0_0__4_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__4_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__5
       (.A0(image_buffer0_12_address0[0]),
        .A1(image_buffer0_12_address0[1]),
        .A2(image_buffer0_12_address0[2]),
        .A3(image_buffer0_12_address0[3]),
        .A4(image_buffer0_12_address0[4]),
        .D(Q[6]),
        .DPO(ram_reg_0_31_0_0__5_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__5_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__6
       (.A0(image_buffer0_12_address0[0]),
        .A1(image_buffer0_12_address0[1]),
        .A2(image_buffer0_12_address0[2]),
        .A3(image_buffer0_12_address0[3]),
        .A4(image_buffer0_12_address0[4]),
        .D(Q[7]),
        .DPO(ram_reg_0_31_0_0__6_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__6_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
endmodule

(* ORIG_REF_NAME = "hog_image_buffer0_1_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_75
   (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] ,
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ,
    ap_clk,
    Q,
    \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ,
    image_buffer0_11_address0,
    \x_mid2_reg_1931_reg[1]_rep ,
    \x_mid2_reg_1931_reg[2]_rep ,
    \x_mid2_reg_1931_reg[3]_rep ,
    sum_addr_2_reg_1953,
    \tmp_40_reg_1655_reg[4] ,
    p_0_in,
    E,
    \ap_CS_fsm_reg[7] );
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] ;
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ;
  input ap_clk;
  input [7:0]Q;
  input \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ;
  input [5:0]image_buffer0_11_address0;
  input \x_mid2_reg_1931_reg[1]_rep ;
  input \x_mid2_reg_1931_reg[2]_rep ;
  input \x_mid2_reg_1931_reg[3]_rep ;
  input sum_addr_2_reg_1953;
  input \tmp_40_reg_1655_reg[4] ;
  input p_0_in;
  input [0:0]E;
  input [0:0]\ap_CS_fsm_reg[7] ;

  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] ;
  wire \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ;
  wire [5:0]image_buffer0_11_address0;
  wire p_0_in;
  wire \q0[0]_i_1__5_n_8 ;
  wire \q0[1]_i_1__5_n_8 ;
  wire \q0[2]_i_1__5_n_8 ;
  wire \q0[3]_i_1__5_n_8 ;
  wire \q0[4]_i_1__5_n_8 ;
  wire \q0[5]_i_1__5_n_8 ;
  wire \q0[6]_i_1__5_n_8 ;
  wire \q0[7]_i_2__5_n_8 ;
  wire ram_reg_0_15_0_0__0_n_8;
  wire ram_reg_0_15_0_0__0_n_9;
  wire ram_reg_0_15_0_0__1_n_8;
  wire ram_reg_0_15_0_0__1_n_9;
  wire ram_reg_0_15_0_0__2_n_8;
  wire ram_reg_0_15_0_0__2_n_9;
  wire ram_reg_0_15_0_0__3_n_8;
  wire ram_reg_0_15_0_0__3_n_9;
  wire ram_reg_0_15_0_0__4_n_8;
  wire ram_reg_0_15_0_0__4_n_9;
  wire ram_reg_0_15_0_0__5_n_8;
  wire ram_reg_0_15_0_0__5_n_9;
  wire ram_reg_0_15_0_0__6_n_8;
  wire ram_reg_0_15_0_0__6_n_9;
  wire ram_reg_0_15_0_0_n_8;
  wire ram_reg_0_15_0_0_n_9;
  wire ram_reg_0_31_0_0__0_n_8;
  wire ram_reg_0_31_0_0__0_n_9;
  wire ram_reg_0_31_0_0__1_n_8;
  wire ram_reg_0_31_0_0__1_n_9;
  wire ram_reg_0_31_0_0__2_n_8;
  wire ram_reg_0_31_0_0__2_n_9;
  wire ram_reg_0_31_0_0__3_n_8;
  wire ram_reg_0_31_0_0__3_n_9;
  wire ram_reg_0_31_0_0__4_n_8;
  wire ram_reg_0_31_0_0__4_n_9;
  wire ram_reg_0_31_0_0__5_n_8;
  wire ram_reg_0_31_0_0__5_n_9;
  wire ram_reg_0_31_0_0__6_n_8;
  wire ram_reg_0_31_0_0__6_n_9;
  wire ram_reg_0_31_0_0_n_8;
  wire ram_reg_0_31_0_0_n_9;
  wire sum_addr_2_reg_1953;
  wire \tmp_40_reg_1655_reg[4] ;
  wire \x_mid2_reg_1931_reg[1]_rep ;
  wire \x_mid2_reg_1931_reg[2]_rep ;
  wire \x_mid2_reg_1931_reg[3]_rep ;

  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[0]_i_1__5 
       (.I0(Q[0]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0_n_9),
        .I3(image_buffer0_11_address0[4]),
        .I4(image_buffer0_11_address0[5]),
        .I5(ram_reg_0_31_0_0_n_9),
        .O(\q0[0]_i_1__5_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[1]_i_1__5 
       (.I0(Q[1]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__0_n_9),
        .I3(image_buffer0_11_address0[4]),
        .I4(image_buffer0_11_address0[5]),
        .I5(ram_reg_0_31_0_0__0_n_9),
        .O(\q0[1]_i_1__5_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[2]_i_1__5 
       (.I0(Q[2]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__1_n_9),
        .I3(image_buffer0_11_address0[4]),
        .I4(image_buffer0_11_address0[5]),
        .I5(ram_reg_0_31_0_0__1_n_9),
        .O(\q0[2]_i_1__5_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[3]_i_1__5 
       (.I0(Q[3]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__2_n_9),
        .I3(image_buffer0_11_address0[4]),
        .I4(image_buffer0_11_address0[5]),
        .I5(ram_reg_0_31_0_0__2_n_9),
        .O(\q0[3]_i_1__5_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[4]_i_1__5 
       (.I0(Q[4]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__3_n_9),
        .I3(image_buffer0_11_address0[4]),
        .I4(image_buffer0_11_address0[5]),
        .I5(ram_reg_0_31_0_0__3_n_9),
        .O(\q0[4]_i_1__5_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[5]_i_1__5 
       (.I0(Q[5]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__4_n_9),
        .I3(image_buffer0_11_address0[4]),
        .I4(image_buffer0_11_address0[5]),
        .I5(ram_reg_0_31_0_0__4_n_9),
        .O(\q0[5]_i_1__5_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[6]_i_1__5 
       (.I0(Q[6]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__5_n_9),
        .I3(image_buffer0_11_address0[4]),
        .I4(image_buffer0_11_address0[5]),
        .I5(ram_reg_0_31_0_0__5_n_9),
        .O(\q0[6]_i_1__5_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[7]_i_2__5 
       (.I0(Q[7]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__6_n_9),
        .I3(image_buffer0_11_address0[4]),
        .I4(image_buffer0_11_address0[5]),
        .I5(ram_reg_0_31_0_0__6_n_9),
        .O(\q0[7]_i_2__5_n_8 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[0]_i_1__5_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] [0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[1]_i_1__5_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[2]_i_1__5_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[3]_i_1__5_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[4]_i_1__5_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[5]_i_1__5_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[6]_i_1__5_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[7]_i_2__5_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7] [7]),
        .R(1'b0));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [0]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__0_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [1]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__1_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [2]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__2_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__3_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__4_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__5_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [6]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__6_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(image_buffer0_11_address0[0]),
        .A1(image_buffer0_11_address0[1]),
        .A2(image_buffer0_11_address0[2]),
        .A3(image_buffer0_11_address0[3]),
        .A4(1'b0),
        .D(Q[0]),
        .DPO(ram_reg_0_15_0_0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__0
       (.A0(image_buffer0_11_address0[0]),
        .A1(image_buffer0_11_address0[1]),
        .A2(image_buffer0_11_address0[2]),
        .A3(image_buffer0_11_address0[3]),
        .A4(1'b0),
        .D(Q[1]),
        .DPO(ram_reg_0_15_0_0__0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__0_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__1
       (.A0(image_buffer0_11_address0[0]),
        .A1(image_buffer0_11_address0[1]),
        .A2(image_buffer0_11_address0[2]),
        .A3(image_buffer0_11_address0[3]),
        .A4(1'b0),
        .D(Q[2]),
        .DPO(ram_reg_0_15_0_0__1_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__1_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__2
       (.A0(image_buffer0_11_address0[0]),
        .A1(image_buffer0_11_address0[1]),
        .A2(image_buffer0_11_address0[2]),
        .A3(image_buffer0_11_address0[3]),
        .A4(1'b0),
        .D(Q[3]),
        .DPO(ram_reg_0_15_0_0__2_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__2_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__3
       (.A0(image_buffer0_11_address0[0]),
        .A1(image_buffer0_11_address0[1]),
        .A2(image_buffer0_11_address0[2]),
        .A3(image_buffer0_11_address0[3]),
        .A4(1'b0),
        .D(Q[4]),
        .DPO(ram_reg_0_15_0_0__3_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__3_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__4
       (.A0(image_buffer0_11_address0[0]),
        .A1(image_buffer0_11_address0[1]),
        .A2(image_buffer0_11_address0[2]),
        .A3(image_buffer0_11_address0[3]),
        .A4(1'b0),
        .D(Q[5]),
        .DPO(ram_reg_0_15_0_0__4_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__4_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__5
       (.A0(image_buffer0_11_address0[0]),
        .A1(image_buffer0_11_address0[1]),
        .A2(image_buffer0_11_address0[2]),
        .A3(image_buffer0_11_address0[3]),
        .A4(1'b0),
        .D(Q[6]),
        .DPO(ram_reg_0_15_0_0__5_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__5_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__6
       (.A0(image_buffer0_11_address0[0]),
        .A1(image_buffer0_11_address0[1]),
        .A2(image_buffer0_11_address0[2]),
        .A3(image_buffer0_11_address0[3]),
        .A4(1'b0),
        .D(Q[7]),
        .DPO(ram_reg_0_15_0_0__6_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__6_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  RAM32X1D ram_reg_0_31_0_0
       (.A0(image_buffer0_11_address0[0]),
        .A1(image_buffer0_11_address0[1]),
        .A2(image_buffer0_11_address0[2]),
        .A3(image_buffer0_11_address0[3]),
        .A4(image_buffer0_11_address0[4]),
        .D(Q[0]),
        .DPO(ram_reg_0_31_0_0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__0
       (.A0(image_buffer0_11_address0[0]),
        .A1(image_buffer0_11_address0[1]),
        .A2(image_buffer0_11_address0[2]),
        .A3(image_buffer0_11_address0[3]),
        .A4(image_buffer0_11_address0[4]),
        .D(Q[1]),
        .DPO(ram_reg_0_31_0_0__0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__0_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__1
       (.A0(image_buffer0_11_address0[0]),
        .A1(image_buffer0_11_address0[1]),
        .A2(image_buffer0_11_address0[2]),
        .A3(image_buffer0_11_address0[3]),
        .A4(image_buffer0_11_address0[4]),
        .D(Q[2]),
        .DPO(ram_reg_0_31_0_0__1_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__1_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__2
       (.A0(image_buffer0_11_address0[0]),
        .A1(image_buffer0_11_address0[1]),
        .A2(image_buffer0_11_address0[2]),
        .A3(image_buffer0_11_address0[3]),
        .A4(image_buffer0_11_address0[4]),
        .D(Q[3]),
        .DPO(ram_reg_0_31_0_0__2_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__2_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__3
       (.A0(image_buffer0_11_address0[0]),
        .A1(image_buffer0_11_address0[1]),
        .A2(image_buffer0_11_address0[2]),
        .A3(image_buffer0_11_address0[3]),
        .A4(image_buffer0_11_address0[4]),
        .D(Q[4]),
        .DPO(ram_reg_0_31_0_0__3_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__3_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__4
       (.A0(image_buffer0_11_address0[0]),
        .A1(image_buffer0_11_address0[1]),
        .A2(image_buffer0_11_address0[2]),
        .A3(image_buffer0_11_address0[3]),
        .A4(image_buffer0_11_address0[4]),
        .D(Q[5]),
        .DPO(ram_reg_0_31_0_0__4_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__4_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__5
       (.A0(image_buffer0_11_address0[0]),
        .A1(image_buffer0_11_address0[1]),
        .A2(image_buffer0_11_address0[2]),
        .A3(image_buffer0_11_address0[3]),
        .A4(image_buffer0_11_address0[4]),
        .D(Q[6]),
        .DPO(ram_reg_0_31_0_0__5_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__5_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__6
       (.A0(image_buffer0_11_address0[0]),
        .A1(image_buffer0_11_address0[1]),
        .A2(image_buffer0_11_address0[2]),
        .A3(image_buffer0_11_address0[3]),
        .A4(image_buffer0_11_address0[4]),
        .D(Q[7]),
        .DPO(ram_reg_0_31_0_0__6_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__6_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
endmodule

(* ORIG_REF_NAME = "hog_image_buffer0_1_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_76
   (\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] ,
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ,
    ap_clk,
    Q,
    \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ,
    image_buffer0_10_address0,
    \x_mid2_reg_1931_reg[1]_rep ,
    \x_mid2_reg_1931_reg[2]_rep ,
    \x_mid2_reg_1931_reg[3]_rep ,
    sum_addr_2_reg_1953,
    \tmp_40_reg_1655_reg[4] ,
    p_0_in,
    E,
    \ap_CS_fsm_reg[7] );
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] ;
  output [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ;
  input ap_clk;
  input [7:0]Q;
  input \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ;
  input [5:0]image_buffer0_10_address0;
  input \x_mid2_reg_1931_reg[1]_rep ;
  input \x_mid2_reg_1931_reg[2]_rep ;
  input \x_mid2_reg_1931_reg[3]_rep ;
  input sum_addr_2_reg_1953;
  input \tmp_40_reg_1655_reg[4] ;
  input p_0_in;
  input [0:0]E;
  input [0:0]\ap_CS_fsm_reg[7] ;

  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] ;
  wire [7:0]\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] ;
  wire \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ;
  wire [5:0]image_buffer0_10_address0;
  wire p_0_in;
  wire \q0[0]_i_1__8_n_8 ;
  wire \q0[1]_i_1__8_n_8 ;
  wire \q0[2]_i_1__8_n_8 ;
  wire \q0[3]_i_1__8_n_8 ;
  wire \q0[4]_i_1__8_n_8 ;
  wire \q0[5]_i_1__8_n_8 ;
  wire \q0[6]_i_1__8_n_8 ;
  wire \q0[7]_i_2__8_n_8 ;
  wire ram_reg_0_15_0_0__0_n_8;
  wire ram_reg_0_15_0_0__0_n_9;
  wire ram_reg_0_15_0_0__1_n_8;
  wire ram_reg_0_15_0_0__1_n_9;
  wire ram_reg_0_15_0_0__2_n_8;
  wire ram_reg_0_15_0_0__2_n_9;
  wire ram_reg_0_15_0_0__3_n_8;
  wire ram_reg_0_15_0_0__3_n_9;
  wire ram_reg_0_15_0_0__4_n_8;
  wire ram_reg_0_15_0_0__4_n_9;
  wire ram_reg_0_15_0_0__5_n_8;
  wire ram_reg_0_15_0_0__5_n_9;
  wire ram_reg_0_15_0_0__6_n_8;
  wire ram_reg_0_15_0_0__6_n_9;
  wire ram_reg_0_15_0_0_n_8;
  wire ram_reg_0_15_0_0_n_9;
  wire ram_reg_0_31_0_0__0_n_8;
  wire ram_reg_0_31_0_0__0_n_9;
  wire ram_reg_0_31_0_0__1_n_8;
  wire ram_reg_0_31_0_0__1_n_9;
  wire ram_reg_0_31_0_0__2_n_8;
  wire ram_reg_0_31_0_0__2_n_9;
  wire ram_reg_0_31_0_0__3_n_8;
  wire ram_reg_0_31_0_0__3_n_9;
  wire ram_reg_0_31_0_0__4_n_8;
  wire ram_reg_0_31_0_0__4_n_9;
  wire ram_reg_0_31_0_0__5_n_8;
  wire ram_reg_0_31_0_0__5_n_9;
  wire ram_reg_0_31_0_0__6_n_8;
  wire ram_reg_0_31_0_0__6_n_9;
  wire ram_reg_0_31_0_0_n_8;
  wire ram_reg_0_31_0_0_n_9;
  wire sum_addr_2_reg_1953;
  wire \tmp_40_reg_1655_reg[4] ;
  wire \x_mid2_reg_1931_reg[1]_rep ;
  wire \x_mid2_reg_1931_reg[2]_rep ;
  wire \x_mid2_reg_1931_reg[3]_rep ;

  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[0]_i_1__8 
       (.I0(Q[0]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0_n_9),
        .I3(image_buffer0_10_address0[4]),
        .I4(image_buffer0_10_address0[5]),
        .I5(ram_reg_0_31_0_0_n_9),
        .O(\q0[0]_i_1__8_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[1]_i_1__8 
       (.I0(Q[1]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__0_n_9),
        .I3(image_buffer0_10_address0[4]),
        .I4(image_buffer0_10_address0[5]),
        .I5(ram_reg_0_31_0_0__0_n_9),
        .O(\q0[1]_i_1__8_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[2]_i_1__8 
       (.I0(Q[2]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__1_n_9),
        .I3(image_buffer0_10_address0[4]),
        .I4(image_buffer0_10_address0[5]),
        .I5(ram_reg_0_31_0_0__1_n_9),
        .O(\q0[2]_i_1__8_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[3]_i_1__8 
       (.I0(Q[3]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__2_n_9),
        .I3(image_buffer0_10_address0[4]),
        .I4(image_buffer0_10_address0[5]),
        .I5(ram_reg_0_31_0_0__2_n_9),
        .O(\q0[3]_i_1__8_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[4]_i_1__8 
       (.I0(Q[4]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__3_n_9),
        .I3(image_buffer0_10_address0[4]),
        .I4(image_buffer0_10_address0[5]),
        .I5(ram_reg_0_31_0_0__3_n_9),
        .O(\q0[4]_i_1__8_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[5]_i_1__8 
       (.I0(Q[5]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__4_n_9),
        .I3(image_buffer0_10_address0[4]),
        .I4(image_buffer0_10_address0[5]),
        .I5(ram_reg_0_31_0_0__4_n_9),
        .O(\q0[5]_i_1__8_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[6]_i_1__8 
       (.I0(Q[6]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__5_n_9),
        .I3(image_buffer0_10_address0[4]),
        .I4(image_buffer0_10_address0[5]),
        .I5(ram_reg_0_31_0_0__5_n_9),
        .O(\q0[6]_i_1__8_n_8 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \q0[7]_i_2__8 
       (.I0(Q[7]),
        .I1(p_0_in),
        .I2(ram_reg_0_15_0_0__6_n_9),
        .I3(image_buffer0_10_address0[4]),
        .I4(image_buffer0_10_address0[5]),
        .I5(ram_reg_0_31_0_0__6_n_9),
        .O(\q0[7]_i_2__8_n_8 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[0]_i_1__8_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] [0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[1]_i_1__8_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[2]_i_1__8_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[3]_i_1__8_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[4]_i_1__8_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[5]_i_1__8_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[6]_i_1__8_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[7]_i_2__8_n_8 ),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7] [7]),
        .R(1'b0));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [0]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__0_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [1]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__1_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [2]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__2_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__3_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__4_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__5_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [6]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[7] ),
        .D(ram_reg_0_31_0_0__6_n_8),
        .Q(\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7] [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(image_buffer0_10_address0[0]),
        .A1(image_buffer0_10_address0[1]),
        .A2(image_buffer0_10_address0[2]),
        .A3(image_buffer0_10_address0[3]),
        .A4(1'b0),
        .D(Q[0]),
        .DPO(ram_reg_0_15_0_0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__0
       (.A0(image_buffer0_10_address0[0]),
        .A1(image_buffer0_10_address0[1]),
        .A2(image_buffer0_10_address0[2]),
        .A3(image_buffer0_10_address0[3]),
        .A4(1'b0),
        .D(Q[1]),
        .DPO(ram_reg_0_15_0_0__0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__0_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__1
       (.A0(image_buffer0_10_address0[0]),
        .A1(image_buffer0_10_address0[1]),
        .A2(image_buffer0_10_address0[2]),
        .A3(image_buffer0_10_address0[3]),
        .A4(1'b0),
        .D(Q[2]),
        .DPO(ram_reg_0_15_0_0__1_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__1_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__2
       (.A0(image_buffer0_10_address0[0]),
        .A1(image_buffer0_10_address0[1]),
        .A2(image_buffer0_10_address0[2]),
        .A3(image_buffer0_10_address0[3]),
        .A4(1'b0),
        .D(Q[3]),
        .DPO(ram_reg_0_15_0_0__2_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__2_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__3
       (.A0(image_buffer0_10_address0[0]),
        .A1(image_buffer0_10_address0[1]),
        .A2(image_buffer0_10_address0[2]),
        .A3(image_buffer0_10_address0[3]),
        .A4(1'b0),
        .D(Q[4]),
        .DPO(ram_reg_0_15_0_0__3_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__3_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__4
       (.A0(image_buffer0_10_address0[0]),
        .A1(image_buffer0_10_address0[1]),
        .A2(image_buffer0_10_address0[2]),
        .A3(image_buffer0_10_address0[3]),
        .A4(1'b0),
        .D(Q[5]),
        .DPO(ram_reg_0_15_0_0__4_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__4_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__5
       (.A0(image_buffer0_10_address0[0]),
        .A1(image_buffer0_10_address0[1]),
        .A2(image_buffer0_10_address0[2]),
        .A3(image_buffer0_10_address0[3]),
        .A4(1'b0),
        .D(Q[6]),
        .DPO(ram_reg_0_15_0_0__5_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__5_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__6
       (.A0(image_buffer0_10_address0[0]),
        .A1(image_buffer0_10_address0[1]),
        .A2(image_buffer0_10_address0[2]),
        .A3(image_buffer0_10_address0[3]),
        .A4(1'b0),
        .D(Q[7]),
        .DPO(ram_reg_0_15_0_0__6_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__6_n_9),
        .WCLK(ap_clk),
        .WE(\tmp_40_reg_1655_reg[4] ));
  RAM32X1D ram_reg_0_31_0_0
       (.A0(image_buffer0_10_address0[0]),
        .A1(image_buffer0_10_address0[1]),
        .A2(image_buffer0_10_address0[2]),
        .A3(image_buffer0_10_address0[3]),
        .A4(image_buffer0_10_address0[4]),
        .D(Q[0]),
        .DPO(ram_reg_0_31_0_0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__0
       (.A0(image_buffer0_10_address0[0]),
        .A1(image_buffer0_10_address0[1]),
        .A2(image_buffer0_10_address0[2]),
        .A3(image_buffer0_10_address0[3]),
        .A4(image_buffer0_10_address0[4]),
        .D(Q[1]),
        .DPO(ram_reg_0_31_0_0__0_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__0_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__1
       (.A0(image_buffer0_10_address0[0]),
        .A1(image_buffer0_10_address0[1]),
        .A2(image_buffer0_10_address0[2]),
        .A3(image_buffer0_10_address0[3]),
        .A4(image_buffer0_10_address0[4]),
        .D(Q[2]),
        .DPO(ram_reg_0_31_0_0__1_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__1_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__2
       (.A0(image_buffer0_10_address0[0]),
        .A1(image_buffer0_10_address0[1]),
        .A2(image_buffer0_10_address0[2]),
        .A3(image_buffer0_10_address0[3]),
        .A4(image_buffer0_10_address0[4]),
        .D(Q[3]),
        .DPO(ram_reg_0_31_0_0__2_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__2_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__3
       (.A0(image_buffer0_10_address0[0]),
        .A1(image_buffer0_10_address0[1]),
        .A2(image_buffer0_10_address0[2]),
        .A3(image_buffer0_10_address0[3]),
        .A4(image_buffer0_10_address0[4]),
        .D(Q[4]),
        .DPO(ram_reg_0_31_0_0__3_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__3_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__4
       (.A0(image_buffer0_10_address0[0]),
        .A1(image_buffer0_10_address0[1]),
        .A2(image_buffer0_10_address0[2]),
        .A3(image_buffer0_10_address0[3]),
        .A4(image_buffer0_10_address0[4]),
        .D(Q[5]),
        .DPO(ram_reg_0_31_0_0__4_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__4_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__5
       (.A0(image_buffer0_10_address0[0]),
        .A1(image_buffer0_10_address0[1]),
        .A2(image_buffer0_10_address0[2]),
        .A3(image_buffer0_10_address0[3]),
        .A4(image_buffer0_10_address0[4]),
        .D(Q[6]),
        .DPO(ram_reg_0_31_0_0__5_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__5_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
  RAM32X1D ram_reg_0_31_0_0__6
       (.A0(image_buffer0_10_address0[0]),
        .A1(image_buffer0_10_address0[1]),
        .A2(image_buffer0_10_address0[2]),
        .A3(image_buffer0_10_address0[3]),
        .A4(image_buffer0_10_address0[4]),
        .D(Q[7]),
        .DPO(ram_reg_0_31_0_0__6_n_8),
        .DPRA0(1'b0),
        .DPRA1(\x_mid2_reg_1931_reg[1]_rep ),
        .DPRA2(\x_mid2_reg_1931_reg[2]_rep ),
        .DPRA3(\x_mid2_reg_1931_reg[3]_rep ),
        .DPRA4(sum_addr_2_reg_1953),
        .SPO(ram_reg_0_31_0_0__6_n_9),
        .WCLK(ap_clk),
        .WE(\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_mul_10s_10s_2CeG
   (out,
    r_V_1_reg_1822_reg,
    in0,
    ram_reg);
  output [9:0]out;
  output [9:0]r_V_1_reg_1822_reg;
  input [9:0]in0;
  input [9:0]ram_reg;

  wire [9:0]in0;
  wire [9:0]out;
  wire [9:0]r_V_1_reg_1822_reg;
  wire [9:0]ram_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_mul_10s_10s_2CeG_MulnS_2 hog_mul_10s_10s_2CeG_MulnS_2_U
       (.in0(in0),
        .out(out),
        .r_V_1_reg_1822_reg(r_V_1_reg_1822_reg),
        .ram_reg(ram_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_mul_10s_10s_2CeG_MulnS_2
   (out,
    r_V_1_reg_1822_reg,
    in0,
    ram_reg);
  output [9:0]out;
  output [9:0]r_V_1_reg_1822_reg;
  input [9:0]in0;
  input [9:0]ram_reg;

  (* RTL_KEEP = "true" *) (* USE_DSP48 = "yes" *) wire [9:0]in0;
  (* RTL_KEEP = "true" *) (* USE_DSP48 = "yes" *) wire [9:0]ram_reg;

  assign out[9:0] = in0;
  assign r_V_1_reg_1822_reg[9:0] = ram_reg;
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_mul_32s_5ns_3Bew
   (D,
    Q,
    \specs_load_reg_1570_reg[31] ,
    p_22_in,
    ap_clk,
    \tmp_35_cast_reg_1582_reg[31] );
  output [31:0]D;
  input [4:0]Q;
  input [31:0]\specs_load_reg_1570_reg[31] ;
  input p_22_in;
  input ap_clk;
  input [31:0]\tmp_35_cast_reg_1582_reg[31] ;

  wire [31:0]D;
  wire [4:0]Q;
  wire ap_clk;
  wire p_22_in;
  wire [31:0]\specs_load_reg_1570_reg[31] ;
  wire [31:0]\tmp_35_cast_reg_1582_reg[31] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_mul_32s_5ns_3Bew_MulnS_1_85 hog_mul_32s_5ns_3Bew_MulnS_1_U
       (.D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .p_22_in(p_22_in),
        .\specs_load_reg_1570_reg[31] (\specs_load_reg_1570_reg[31] ),
        .\tmp_35_cast_reg_1582_reg[31] (\tmp_35_cast_reg_1582_reg[31] ));
endmodule

(* ORIG_REF_NAME = "hog_mul_32s_5ns_3Bew" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_mul_32s_5ns_3Bew_1
   (D,
    p_shl6_cast_mid2_fu_1331_p1,
    Q,
    p_19_in,
    ap_clk);
  output [31:0]D;
  input [4:0]p_shl6_cast_mid2_fu_1331_p1;
  input [31:0]Q;
  input p_19_in;
  input ap_clk;

  wire [31:0]D;
  wire [31:0]Q;
  wire ap_clk;
  wire p_19_in;
  wire [4:0]p_shl6_cast_mid2_fu_1331_p1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_mul_32s_5ns_3Bew_MulnS_1 hog_mul_32s_5ns_3Bew_MulnS_1_U
       (.D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .p_19_in(p_19_in),
        .p_shl6_cast_mid2_fu_1331_p1(p_shl6_cast_mid2_fu_1331_p1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_mul_32s_5ns_3Bew_MulnS_1
   (D,
    p_shl6_cast_mid2_fu_1331_p1,
    Q,
    p_19_in,
    ap_clk);
  output [31:0]D;
  input [4:0]p_shl6_cast_mid2_fu_1331_p1;
  input [31:0]Q;
  input p_19_in;
  input ap_clk;

  wire [31:0]D;
  (* RTL_KEEP = "true" *) (* USE_DSP48 = "yes" *) wire [31:0]Q;
  wire \a_reg0_reg_n_8_[17] ;
  wire \a_reg0_reg_n_8_[18] ;
  wire \a_reg0_reg_n_8_[19] ;
  wire \a_reg0_reg_n_8_[20] ;
  wire \a_reg0_reg_n_8_[21] ;
  wire \a_reg0_reg_n_8_[22] ;
  wire \a_reg0_reg_n_8_[23] ;
  wire \a_reg0_reg_n_8_[24] ;
  wire \a_reg0_reg_n_8_[25] ;
  wire \a_reg0_reg_n_8_[26] ;
  wire \a_reg0_reg_n_8_[27] ;
  wire \a_reg0_reg_n_8_[28] ;
  wire \a_reg0_reg_n_8_[29] ;
  wire \a_reg0_reg_n_8_[30] ;
  wire \a_reg0_reg_n_8_[31] ;
  wire ap_clk;
  wire buff1_reg_n_100;
  wire buff1_reg_n_101;
  wire buff1_reg_n_102;
  wire buff1_reg_n_103;
  wire buff1_reg_n_104;
  wire buff1_reg_n_105;
  wire buff1_reg_n_106;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire buff1_reg_n_154;
  wire buff1_reg_n_155;
  wire buff1_reg_n_156;
  wire buff1_reg_n_157;
  wire buff1_reg_n_158;
  wire buff1_reg_n_159;
  wire buff1_reg_n_160;
  wire buff1_reg_n_161;
  wire buff1_reg_n_66;
  wire buff1_reg_n_67;
  wire buff1_reg_n_68;
  wire buff1_reg_n_69;
  wire buff1_reg_n_70;
  wire buff1_reg_n_71;
  wire buff1_reg_n_72;
  wire buff1_reg_n_73;
  wire buff1_reg_n_74;
  wire buff1_reg_n_75;
  wire buff1_reg_n_76;
  wire buff1_reg_n_77;
  wire buff1_reg_n_78;
  wire buff1_reg_n_79;
  wire buff1_reg_n_80;
  wire buff1_reg_n_81;
  wire buff1_reg_n_82;
  wire buff1_reg_n_83;
  wire buff1_reg_n_84;
  wire buff1_reg_n_85;
  wire buff1_reg_n_86;
  wire buff1_reg_n_87;
  wire buff1_reg_n_88;
  wire buff1_reg_n_89;
  wire buff1_reg_n_90;
  wire buff1_reg_n_91;
  wire buff1_reg_n_92;
  wire buff1_reg_n_93;
  wire buff1_reg_n_94;
  wire buff1_reg_n_95;
  wire buff1_reg_n_96;
  wire buff1_reg_n_97;
  wire buff1_reg_n_98;
  wire buff1_reg_n_99;
  wire buff2_reg__0_n_66;
  wire buff2_reg__0_n_67;
  wire buff2_reg__0_n_68;
  wire buff2_reg__0_n_69;
  wire buff2_reg__0_n_70;
  wire buff2_reg__0_n_71;
  wire buff2_reg__0_n_72;
  wire buff2_reg__0_n_73;
  wire buff2_reg__0_n_74;
  wire buff2_reg__0_n_75;
  wire buff2_reg__0_n_76;
  wire buff2_reg__0_n_77;
  wire buff2_reg__0_n_78;
  wire buff2_reg__0_n_79;
  wire buff2_reg__0_n_80;
  wire buff2_reg__0_n_81;
  wire buff2_reg__0_n_82;
  wire buff2_reg__0_n_83;
  wire buff2_reg__0_n_84;
  wire buff2_reg__0_n_85;
  wire buff2_reg__0_n_86;
  wire buff2_reg__0_n_87;
  wire buff2_reg__0_n_88;
  wire buff2_reg__0_n_89;
  wire buff2_reg__0_n_90;
  wire buff2_reg__0_n_91;
  wire buff2_reg__0_n_92;
  wire buff2_reg__0_n_93;
  wire buff2_reg__0_n_94;
  wire buff2_reg__0_n_95;
  wire buff2_reg__0_n_96;
  wire buff2_reg__0_n_97;
  wire buff2_reg__0_n_98;
  wire p_19_in;
  (* RTL_KEEP = "true" *) (* USE_DSP48 = "yes" *) wire [4:0]p_shl6_cast_mid2_fu_1331_p1;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg__0_PCOUT_UNCONNECTED;

  FDRE \a_reg0_reg[17] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(Q[17]),
        .Q(\a_reg0_reg_n_8_[17] ),
        .R(1'b0));
  FDRE \a_reg0_reg[18] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(Q[18]),
        .Q(\a_reg0_reg_n_8_[18] ),
        .R(1'b0));
  FDRE \a_reg0_reg[19] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(Q[19]),
        .Q(\a_reg0_reg_n_8_[19] ),
        .R(1'b0));
  FDRE \a_reg0_reg[20] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(Q[20]),
        .Q(\a_reg0_reg_n_8_[20] ),
        .R(1'b0));
  FDRE \a_reg0_reg[21] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(Q[21]),
        .Q(\a_reg0_reg_n_8_[21] ),
        .R(1'b0));
  FDRE \a_reg0_reg[22] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(Q[22]),
        .Q(\a_reg0_reg_n_8_[22] ),
        .R(1'b0));
  FDRE \a_reg0_reg[23] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(Q[23]),
        .Q(\a_reg0_reg_n_8_[23] ),
        .R(1'b0));
  FDRE \a_reg0_reg[24] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(Q[24]),
        .Q(\a_reg0_reg_n_8_[24] ),
        .R(1'b0));
  FDRE \a_reg0_reg[25] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(Q[25]),
        .Q(\a_reg0_reg_n_8_[25] ),
        .R(1'b0));
  FDRE \a_reg0_reg[26] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(Q[26]),
        .Q(\a_reg0_reg_n_8_[26] ),
        .R(1'b0));
  FDRE \a_reg0_reg[27] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(Q[27]),
        .Q(\a_reg0_reg_n_8_[27] ),
        .R(1'b0));
  FDRE \a_reg0_reg[28] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(Q[28]),
        .Q(\a_reg0_reg_n_8_[28] ),
        .R(1'b0));
  FDRE \a_reg0_reg[29] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(Q[29]),
        .Q(\a_reg0_reg_n_8_[29] ),
        .R(1'b0));
  FDRE \a_reg0_reg[30] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(Q[30]),
        .Q(\a_reg0_reg_n_8_[30] ),
        .R(1'b0));
  FDRE \a_reg0_reg[31] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(Q[31]),
        .Q(\a_reg0_reg_n_8_[31] ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_shl6_cast_mid2_fu_1331_p1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_19_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_19_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_19_in),
        .CEP(p_19_in),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P({buff1_reg_n_66,buff1_reg_n_67,buff1_reg_n_68,buff1_reg_n_69,buff1_reg_n_70,buff1_reg_n_71,buff1_reg_n_72,buff1_reg_n_73,buff1_reg_n_74,buff1_reg_n_75,buff1_reg_n_76,buff1_reg_n_77,buff1_reg_n_78,buff1_reg_n_79,buff1_reg_n_80,buff1_reg_n_81,buff1_reg_n_82,buff1_reg_n_83,buff1_reg_n_84,buff1_reg_n_85,buff1_reg_n_86,buff1_reg_n_87,buff1_reg_n_88,buff1_reg_n_89,buff1_reg_n_90,buff1_reg_n_91,buff1_reg_n_92,buff1_reg_n_93,buff1_reg_n_94,buff1_reg_n_95,buff1_reg_n_96,buff1_reg_n_97,buff1_reg_n_98,buff1_reg_n_99,buff1_reg_n_100,buff1_reg_n_101,buff1_reg_n_102,buff1_reg_n_103,buff1_reg_n_104,buff1_reg_n_105,buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113}),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153,buff1_reg_n_154,buff1_reg_n_155,buff1_reg_n_156,buff1_reg_n_157,buff1_reg_n_158,buff1_reg_n_159,buff1_reg_n_160,buff1_reg_n_161}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff2_reg[0] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(buff1_reg_n_113),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff2_reg[10] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(buff1_reg_n_103),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff2_reg[11] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(buff1_reg_n_102),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff2_reg[12] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(buff1_reg_n_101),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff2_reg[13] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(buff1_reg_n_100),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(buff1_reg_n_99),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(buff1_reg_n_98),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(buff1_reg_n_97),
        .Q(D[16]),
        .R(1'b0));
  FDRE \buff2_reg[1] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(buff1_reg_n_112),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff2_reg[2] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(buff1_reg_n_111),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff2_reg[3] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(buff1_reg_n_110),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff2_reg[4] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(buff1_reg_n_109),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff2_reg[5] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(buff1_reg_n_108),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff2_reg[6] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(buff1_reg_n_107),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff2_reg[7] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(buff1_reg_n_106),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff2_reg[8] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(buff1_reg_n_105),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff2_reg[9] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(buff1_reg_n_104),
        .Q(D[9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg__0
       (.A({\a_reg0_reg_n_8_[31] ,\a_reg0_reg_n_8_[31] ,\a_reg0_reg_n_8_[31] ,\a_reg0_reg_n_8_[31] ,\a_reg0_reg_n_8_[31] ,\a_reg0_reg_n_8_[31] ,\a_reg0_reg_n_8_[31] ,\a_reg0_reg_n_8_[31] ,\a_reg0_reg_n_8_[31] ,\a_reg0_reg_n_8_[31] ,\a_reg0_reg_n_8_[31] ,\a_reg0_reg_n_8_[31] ,\a_reg0_reg_n_8_[31] ,\a_reg0_reg_n_8_[31] ,\a_reg0_reg_n_8_[31] ,\a_reg0_reg_n_8_[31] ,\a_reg0_reg_n_8_[30] ,\a_reg0_reg_n_8_[29] ,\a_reg0_reg_n_8_[28] ,\a_reg0_reg_n_8_[27] ,\a_reg0_reg_n_8_[26] ,\a_reg0_reg_n_8_[25] ,\a_reg0_reg_n_8_[24] ,\a_reg0_reg_n_8_[23] ,\a_reg0_reg_n_8_[22] ,\a_reg0_reg_n_8_[21] ,\a_reg0_reg_n_8_[20] ,\a_reg0_reg_n_8_[19] ,\a_reg0_reg_n_8_[18] ,\a_reg0_reg_n_8_[17] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_shl6_cast_mid2_fu_1331_p1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_19_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_19_in),
        .CEB2(p_19_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_19_in),
        .CEP(p_19_in),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff2_reg__0_n_66,buff2_reg__0_n_67,buff2_reg__0_n_68,buff2_reg__0_n_69,buff2_reg__0_n_70,buff2_reg__0_n_71,buff2_reg__0_n_72,buff2_reg__0_n_73,buff2_reg__0_n_74,buff2_reg__0_n_75,buff2_reg__0_n_76,buff2_reg__0_n_77,buff2_reg__0_n_78,buff2_reg__0_n_79,buff2_reg__0_n_80,buff2_reg__0_n_81,buff2_reg__0_n_82,buff2_reg__0_n_83,buff2_reg__0_n_84,buff2_reg__0_n_85,buff2_reg__0_n_86,buff2_reg__0_n_87,buff2_reg__0_n_88,buff2_reg__0_n_89,buff2_reg__0_n_90,buff2_reg__0_n_91,buff2_reg__0_n_92,buff2_reg__0_n_93,buff2_reg__0_n_94,buff2_reg__0_n_95,buff2_reg__0_n_96,buff2_reg__0_n_97,buff2_reg__0_n_98,D[31:17]}),
        .PATTERNBDETECT(NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153,buff1_reg_n_154,buff1_reg_n_155,buff1_reg_n_156,buff1_reg_n_157,buff1_reg_n_158,buff1_reg_n_159,buff1_reg_n_160,buff1_reg_n_161}),
        .PCOUT(NLW_buff2_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "hog_mul_32s_5ns_3Bew_MulnS_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_mul_32s_5ns_3Bew_MulnS_1_85
   (D,
    Q,
    \specs_load_reg_1570_reg[31] ,
    p_22_in,
    ap_clk,
    \tmp_35_cast_reg_1582_reg[31] );
  output [31:0]D;
  input [4:0]Q;
  input [31:0]\specs_load_reg_1570_reg[31] ;
  input p_22_in;
  input ap_clk;
  input [31:0]\tmp_35_cast_reg_1582_reg[31] ;

  wire [31:0]D;
  (* RTL_KEEP = "true" *) (* USE_DSP48 = "yes" *) wire [4:0]Q;
  wire [31:17]a_reg0;
  wire ap_clk;
  wire buff1_reg_n_100;
  wire buff1_reg_n_101;
  wire buff1_reg_n_102;
  wire buff1_reg_n_103;
  wire buff1_reg_n_104;
  wire buff1_reg_n_105;
  wire buff1_reg_n_106;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire buff1_reg_n_154;
  wire buff1_reg_n_155;
  wire buff1_reg_n_156;
  wire buff1_reg_n_157;
  wire buff1_reg_n_158;
  wire buff1_reg_n_159;
  wire buff1_reg_n_160;
  wire buff1_reg_n_161;
  wire buff1_reg_n_66;
  wire buff1_reg_n_67;
  wire buff1_reg_n_68;
  wire buff1_reg_n_69;
  wire buff1_reg_n_70;
  wire buff1_reg_n_71;
  wire buff1_reg_n_72;
  wire buff1_reg_n_73;
  wire buff1_reg_n_74;
  wire buff1_reg_n_75;
  wire buff1_reg_n_76;
  wire buff1_reg_n_77;
  wire buff1_reg_n_78;
  wire buff1_reg_n_79;
  wire buff1_reg_n_80;
  wire buff1_reg_n_81;
  wire buff1_reg_n_82;
  wire buff1_reg_n_83;
  wire buff1_reg_n_84;
  wire buff1_reg_n_85;
  wire buff1_reg_n_86;
  wire buff1_reg_n_87;
  wire buff1_reg_n_88;
  wire buff1_reg_n_89;
  wire buff1_reg_n_90;
  wire buff1_reg_n_91;
  wire buff1_reg_n_92;
  wire buff1_reg_n_93;
  wire buff1_reg_n_94;
  wire buff1_reg_n_95;
  wire buff1_reg_n_96;
  wire buff1_reg_n_97;
  wire buff1_reg_n_98;
  wire buff1_reg_n_99;
  wire [31:0]\^buff2_reg__0 ;
  wire buff2_reg__0_n_66;
  wire buff2_reg__0_n_67;
  wire buff2_reg__0_n_68;
  wire buff2_reg__0_n_69;
  wire buff2_reg__0_n_70;
  wire buff2_reg__0_n_71;
  wire buff2_reg__0_n_72;
  wire buff2_reg__0_n_73;
  wire buff2_reg__0_n_74;
  wire buff2_reg__0_n_75;
  wire buff2_reg__0_n_76;
  wire buff2_reg__0_n_77;
  wire buff2_reg__0_n_78;
  wire buff2_reg__0_n_79;
  wire buff2_reg__0_n_80;
  wire buff2_reg__0_n_81;
  wire buff2_reg__0_n_82;
  wire buff2_reg__0_n_83;
  wire buff2_reg__0_n_84;
  wire buff2_reg__0_n_85;
  wire buff2_reg__0_n_86;
  wire buff2_reg__0_n_87;
  wire buff2_reg__0_n_88;
  wire buff2_reg__0_n_89;
  wire buff2_reg__0_n_90;
  wire buff2_reg__0_n_91;
  wire buff2_reg__0_n_92;
  wire buff2_reg__0_n_93;
  wire buff2_reg__0_n_94;
  wire buff2_reg__0_n_95;
  wire buff2_reg__0_n_96;
  wire buff2_reg__0_n_97;
  wire buff2_reg__0_n_98;
  wire p_22_in;
  wire \p_sum1_cast_mid2_v_reg_1635[11]_i_2_n_8 ;
  wire \p_sum1_cast_mid2_v_reg_1635[11]_i_3_n_8 ;
  wire \p_sum1_cast_mid2_v_reg_1635[11]_i_4_n_8 ;
  wire \p_sum1_cast_mid2_v_reg_1635[11]_i_5_n_8 ;
  wire \p_sum1_cast_mid2_v_reg_1635[15]_i_2_n_8 ;
  wire \p_sum1_cast_mid2_v_reg_1635[15]_i_3_n_8 ;
  wire \p_sum1_cast_mid2_v_reg_1635[15]_i_4_n_8 ;
  wire \p_sum1_cast_mid2_v_reg_1635[15]_i_5_n_8 ;
  wire \p_sum1_cast_mid2_v_reg_1635[19]_i_2_n_8 ;
  wire \p_sum1_cast_mid2_v_reg_1635[19]_i_3_n_8 ;
  wire \p_sum1_cast_mid2_v_reg_1635[19]_i_4_n_8 ;
  wire \p_sum1_cast_mid2_v_reg_1635[19]_i_5_n_8 ;
  wire \p_sum1_cast_mid2_v_reg_1635[23]_i_2_n_8 ;
  wire \p_sum1_cast_mid2_v_reg_1635[23]_i_3_n_8 ;
  wire \p_sum1_cast_mid2_v_reg_1635[23]_i_4_n_8 ;
  wire \p_sum1_cast_mid2_v_reg_1635[23]_i_5_n_8 ;
  wire \p_sum1_cast_mid2_v_reg_1635[27]_i_2_n_8 ;
  wire \p_sum1_cast_mid2_v_reg_1635[27]_i_3_n_8 ;
  wire \p_sum1_cast_mid2_v_reg_1635[27]_i_4_n_8 ;
  wire \p_sum1_cast_mid2_v_reg_1635[27]_i_5_n_8 ;
  wire \p_sum1_cast_mid2_v_reg_1635[31]_i_2_n_8 ;
  wire \p_sum1_cast_mid2_v_reg_1635[31]_i_3_n_8 ;
  wire \p_sum1_cast_mid2_v_reg_1635[31]_i_4_n_8 ;
  wire \p_sum1_cast_mid2_v_reg_1635[31]_i_5_n_8 ;
  wire \p_sum1_cast_mid2_v_reg_1635[3]_i_2_n_8 ;
  wire \p_sum1_cast_mid2_v_reg_1635[3]_i_3_n_8 ;
  wire \p_sum1_cast_mid2_v_reg_1635[3]_i_4_n_8 ;
  wire \p_sum1_cast_mid2_v_reg_1635[3]_i_5_n_8 ;
  wire \p_sum1_cast_mid2_v_reg_1635[7]_i_2_n_8 ;
  wire \p_sum1_cast_mid2_v_reg_1635[7]_i_3_n_8 ;
  wire \p_sum1_cast_mid2_v_reg_1635[7]_i_4_n_8 ;
  wire \p_sum1_cast_mid2_v_reg_1635[7]_i_5_n_8 ;
  wire \p_sum1_cast_mid2_v_reg_1635_reg[11]_i_1_n_10 ;
  wire \p_sum1_cast_mid2_v_reg_1635_reg[11]_i_1_n_11 ;
  wire \p_sum1_cast_mid2_v_reg_1635_reg[11]_i_1_n_8 ;
  wire \p_sum1_cast_mid2_v_reg_1635_reg[11]_i_1_n_9 ;
  wire \p_sum1_cast_mid2_v_reg_1635_reg[15]_i_1_n_10 ;
  wire \p_sum1_cast_mid2_v_reg_1635_reg[15]_i_1_n_11 ;
  wire \p_sum1_cast_mid2_v_reg_1635_reg[15]_i_1_n_8 ;
  wire \p_sum1_cast_mid2_v_reg_1635_reg[15]_i_1_n_9 ;
  wire \p_sum1_cast_mid2_v_reg_1635_reg[19]_i_1_n_10 ;
  wire \p_sum1_cast_mid2_v_reg_1635_reg[19]_i_1_n_11 ;
  wire \p_sum1_cast_mid2_v_reg_1635_reg[19]_i_1_n_8 ;
  wire \p_sum1_cast_mid2_v_reg_1635_reg[19]_i_1_n_9 ;
  wire \p_sum1_cast_mid2_v_reg_1635_reg[23]_i_1_n_10 ;
  wire \p_sum1_cast_mid2_v_reg_1635_reg[23]_i_1_n_11 ;
  wire \p_sum1_cast_mid2_v_reg_1635_reg[23]_i_1_n_8 ;
  wire \p_sum1_cast_mid2_v_reg_1635_reg[23]_i_1_n_9 ;
  wire \p_sum1_cast_mid2_v_reg_1635_reg[27]_i_1_n_10 ;
  wire \p_sum1_cast_mid2_v_reg_1635_reg[27]_i_1_n_11 ;
  wire \p_sum1_cast_mid2_v_reg_1635_reg[27]_i_1_n_8 ;
  wire \p_sum1_cast_mid2_v_reg_1635_reg[27]_i_1_n_9 ;
  wire \p_sum1_cast_mid2_v_reg_1635_reg[31]_i_1_n_10 ;
  wire \p_sum1_cast_mid2_v_reg_1635_reg[31]_i_1_n_11 ;
  wire \p_sum1_cast_mid2_v_reg_1635_reg[31]_i_1_n_9 ;
  wire \p_sum1_cast_mid2_v_reg_1635_reg[3]_i_1_n_10 ;
  wire \p_sum1_cast_mid2_v_reg_1635_reg[3]_i_1_n_11 ;
  wire \p_sum1_cast_mid2_v_reg_1635_reg[3]_i_1_n_8 ;
  wire \p_sum1_cast_mid2_v_reg_1635_reg[3]_i_1_n_9 ;
  wire \p_sum1_cast_mid2_v_reg_1635_reg[7]_i_1_n_10 ;
  wire \p_sum1_cast_mid2_v_reg_1635_reg[7]_i_1_n_11 ;
  wire \p_sum1_cast_mid2_v_reg_1635_reg[7]_i_1_n_8 ;
  wire \p_sum1_cast_mid2_v_reg_1635_reg[7]_i_1_n_9 ;
  (* RTL_KEEP = "true" *) (* USE_DSP48 = "yes" *) wire [31:0]\specs_load_reg_1570_reg[31] ;
  wire [31:0]\tmp_35_cast_reg_1582_reg[31] ;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg__0_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_p_sum1_cast_mid2_v_reg_1635_reg[31]_i_1_CO_UNCONNECTED ;

  FDRE \a_reg0_reg[17] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\specs_load_reg_1570_reg[31] [17]),
        .Q(a_reg0[17]),
        .R(1'b0));
  FDRE \a_reg0_reg[18] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\specs_load_reg_1570_reg[31] [18]),
        .Q(a_reg0[18]),
        .R(1'b0));
  FDRE \a_reg0_reg[19] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\specs_load_reg_1570_reg[31] [19]),
        .Q(a_reg0[19]),
        .R(1'b0));
  FDRE \a_reg0_reg[20] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\specs_load_reg_1570_reg[31] [20]),
        .Q(a_reg0[20]),
        .R(1'b0));
  FDRE \a_reg0_reg[21] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\specs_load_reg_1570_reg[31] [21]),
        .Q(a_reg0[21]),
        .R(1'b0));
  FDRE \a_reg0_reg[22] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\specs_load_reg_1570_reg[31] [22]),
        .Q(a_reg0[22]),
        .R(1'b0));
  FDRE \a_reg0_reg[23] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\specs_load_reg_1570_reg[31] [23]),
        .Q(a_reg0[23]),
        .R(1'b0));
  FDRE \a_reg0_reg[24] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\specs_load_reg_1570_reg[31] [24]),
        .Q(a_reg0[24]),
        .R(1'b0));
  FDRE \a_reg0_reg[25] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\specs_load_reg_1570_reg[31] [25]),
        .Q(a_reg0[25]),
        .R(1'b0));
  FDRE \a_reg0_reg[26] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\specs_load_reg_1570_reg[31] [26]),
        .Q(a_reg0[26]),
        .R(1'b0));
  FDRE \a_reg0_reg[27] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\specs_load_reg_1570_reg[31] [27]),
        .Q(a_reg0[27]),
        .R(1'b0));
  FDRE \a_reg0_reg[28] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\specs_load_reg_1570_reg[31] [28]),
        .Q(a_reg0[28]),
        .R(1'b0));
  FDRE \a_reg0_reg[29] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\specs_load_reg_1570_reg[31] [29]),
        .Q(a_reg0[29]),
        .R(1'b0));
  FDRE \a_reg0_reg[30] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\specs_load_reg_1570_reg[31] [30]),
        .Q(a_reg0[30]),
        .R(1'b0));
  FDRE \a_reg0_reg[31] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\specs_load_reg_1570_reg[31] [31]),
        .Q(a_reg0[31]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\specs_load_reg_1570_reg[31] [16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_22_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_22_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_22_in),
        .CEP(p_22_in),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P({buff1_reg_n_66,buff1_reg_n_67,buff1_reg_n_68,buff1_reg_n_69,buff1_reg_n_70,buff1_reg_n_71,buff1_reg_n_72,buff1_reg_n_73,buff1_reg_n_74,buff1_reg_n_75,buff1_reg_n_76,buff1_reg_n_77,buff1_reg_n_78,buff1_reg_n_79,buff1_reg_n_80,buff1_reg_n_81,buff1_reg_n_82,buff1_reg_n_83,buff1_reg_n_84,buff1_reg_n_85,buff1_reg_n_86,buff1_reg_n_87,buff1_reg_n_88,buff1_reg_n_89,buff1_reg_n_90,buff1_reg_n_91,buff1_reg_n_92,buff1_reg_n_93,buff1_reg_n_94,buff1_reg_n_95,buff1_reg_n_96,buff1_reg_n_97,buff1_reg_n_98,buff1_reg_n_99,buff1_reg_n_100,buff1_reg_n_101,buff1_reg_n_102,buff1_reg_n_103,buff1_reg_n_104,buff1_reg_n_105,buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113}),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153,buff1_reg_n_154,buff1_reg_n_155,buff1_reg_n_156,buff1_reg_n_157,buff1_reg_n_158,buff1_reg_n_159,buff1_reg_n_160,buff1_reg_n_161}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff2_reg[0] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(buff1_reg_n_113),
        .Q(\^buff2_reg__0 [0]),
        .R(1'b0));
  FDRE \buff2_reg[10] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(buff1_reg_n_103),
        .Q(\^buff2_reg__0 [10]),
        .R(1'b0));
  FDRE \buff2_reg[11] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(buff1_reg_n_102),
        .Q(\^buff2_reg__0 [11]),
        .R(1'b0));
  FDRE \buff2_reg[12] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(buff1_reg_n_101),
        .Q(\^buff2_reg__0 [12]),
        .R(1'b0));
  FDRE \buff2_reg[13] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(buff1_reg_n_100),
        .Q(\^buff2_reg__0 [13]),
        .R(1'b0));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(buff1_reg_n_99),
        .Q(\^buff2_reg__0 [14]),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(buff1_reg_n_98),
        .Q(\^buff2_reg__0 [15]),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(buff1_reg_n_97),
        .Q(\^buff2_reg__0 [16]),
        .R(1'b0));
  FDRE \buff2_reg[1] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(buff1_reg_n_112),
        .Q(\^buff2_reg__0 [1]),
        .R(1'b0));
  FDRE \buff2_reg[2] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(buff1_reg_n_111),
        .Q(\^buff2_reg__0 [2]),
        .R(1'b0));
  FDRE \buff2_reg[3] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(buff1_reg_n_110),
        .Q(\^buff2_reg__0 [3]),
        .R(1'b0));
  FDRE \buff2_reg[4] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(buff1_reg_n_109),
        .Q(\^buff2_reg__0 [4]),
        .R(1'b0));
  FDRE \buff2_reg[5] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(buff1_reg_n_108),
        .Q(\^buff2_reg__0 [5]),
        .R(1'b0));
  FDRE \buff2_reg[6] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(buff1_reg_n_107),
        .Q(\^buff2_reg__0 [6]),
        .R(1'b0));
  FDRE \buff2_reg[7] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(buff1_reg_n_106),
        .Q(\^buff2_reg__0 [7]),
        .R(1'b0));
  FDRE \buff2_reg[8] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(buff1_reg_n_105),
        .Q(\^buff2_reg__0 [8]),
        .R(1'b0));
  FDRE \buff2_reg[9] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(buff1_reg_n_104),
        .Q(\^buff2_reg__0 [9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg__0
       (.A({a_reg0[31],a_reg0[31],a_reg0[31],a_reg0[31],a_reg0[31],a_reg0[31],a_reg0[31],a_reg0[31],a_reg0[31],a_reg0[31],a_reg0[31],a_reg0[31],a_reg0[31],a_reg0[31],a_reg0[31],a_reg0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_22_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_22_in),
        .CEB2(p_22_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_22_in),
        .CEP(p_22_in),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff2_reg__0_n_66,buff2_reg__0_n_67,buff2_reg__0_n_68,buff2_reg__0_n_69,buff2_reg__0_n_70,buff2_reg__0_n_71,buff2_reg__0_n_72,buff2_reg__0_n_73,buff2_reg__0_n_74,buff2_reg__0_n_75,buff2_reg__0_n_76,buff2_reg__0_n_77,buff2_reg__0_n_78,buff2_reg__0_n_79,buff2_reg__0_n_80,buff2_reg__0_n_81,buff2_reg__0_n_82,buff2_reg__0_n_83,buff2_reg__0_n_84,buff2_reg__0_n_85,buff2_reg__0_n_86,buff2_reg__0_n_87,buff2_reg__0_n_88,buff2_reg__0_n_89,buff2_reg__0_n_90,buff2_reg__0_n_91,buff2_reg__0_n_92,buff2_reg__0_n_93,buff2_reg__0_n_94,buff2_reg__0_n_95,buff2_reg__0_n_96,buff2_reg__0_n_97,buff2_reg__0_n_98,\^buff2_reg__0 [31:17]}),
        .PATTERNBDETECT(NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153,buff1_reg_n_154,buff1_reg_n_155,buff1_reg_n_156,buff1_reg_n_157,buff1_reg_n_158,buff1_reg_n_159,buff1_reg_n_160,buff1_reg_n_161}),
        .PCOUT(NLW_buff2_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    \p_sum1_cast_mid2_v_reg_1635[11]_i_2 
       (.I0(\tmp_35_cast_reg_1582_reg[31] [11]),
        .I1(\^buff2_reg__0 [11]),
        .O(\p_sum1_cast_mid2_v_reg_1635[11]_i_2_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_sum1_cast_mid2_v_reg_1635[11]_i_3 
       (.I0(\tmp_35_cast_reg_1582_reg[31] [10]),
        .I1(\^buff2_reg__0 [10]),
        .O(\p_sum1_cast_mid2_v_reg_1635[11]_i_3_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_sum1_cast_mid2_v_reg_1635[11]_i_4 
       (.I0(\tmp_35_cast_reg_1582_reg[31] [9]),
        .I1(\^buff2_reg__0 [9]),
        .O(\p_sum1_cast_mid2_v_reg_1635[11]_i_4_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_sum1_cast_mid2_v_reg_1635[11]_i_5 
       (.I0(\tmp_35_cast_reg_1582_reg[31] [8]),
        .I1(\^buff2_reg__0 [8]),
        .O(\p_sum1_cast_mid2_v_reg_1635[11]_i_5_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_sum1_cast_mid2_v_reg_1635[15]_i_2 
       (.I0(\tmp_35_cast_reg_1582_reg[31] [15]),
        .I1(\^buff2_reg__0 [15]),
        .O(\p_sum1_cast_mid2_v_reg_1635[15]_i_2_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_sum1_cast_mid2_v_reg_1635[15]_i_3 
       (.I0(\tmp_35_cast_reg_1582_reg[31] [14]),
        .I1(\^buff2_reg__0 [14]),
        .O(\p_sum1_cast_mid2_v_reg_1635[15]_i_3_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_sum1_cast_mid2_v_reg_1635[15]_i_4 
       (.I0(\tmp_35_cast_reg_1582_reg[31] [13]),
        .I1(\^buff2_reg__0 [13]),
        .O(\p_sum1_cast_mid2_v_reg_1635[15]_i_4_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_sum1_cast_mid2_v_reg_1635[15]_i_5 
       (.I0(\tmp_35_cast_reg_1582_reg[31] [12]),
        .I1(\^buff2_reg__0 [12]),
        .O(\p_sum1_cast_mid2_v_reg_1635[15]_i_5_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_sum1_cast_mid2_v_reg_1635[19]_i_2 
       (.I0(\tmp_35_cast_reg_1582_reg[31] [19]),
        .I1(\^buff2_reg__0 [19]),
        .O(\p_sum1_cast_mid2_v_reg_1635[19]_i_2_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_sum1_cast_mid2_v_reg_1635[19]_i_3 
       (.I0(\tmp_35_cast_reg_1582_reg[31] [18]),
        .I1(\^buff2_reg__0 [18]),
        .O(\p_sum1_cast_mid2_v_reg_1635[19]_i_3_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_sum1_cast_mid2_v_reg_1635[19]_i_4 
       (.I0(\tmp_35_cast_reg_1582_reg[31] [17]),
        .I1(\^buff2_reg__0 [17]),
        .O(\p_sum1_cast_mid2_v_reg_1635[19]_i_4_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_sum1_cast_mid2_v_reg_1635[19]_i_5 
       (.I0(\tmp_35_cast_reg_1582_reg[31] [16]),
        .I1(\^buff2_reg__0 [16]),
        .O(\p_sum1_cast_mid2_v_reg_1635[19]_i_5_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_sum1_cast_mid2_v_reg_1635[23]_i_2 
       (.I0(\tmp_35_cast_reg_1582_reg[31] [23]),
        .I1(\^buff2_reg__0 [23]),
        .O(\p_sum1_cast_mid2_v_reg_1635[23]_i_2_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_sum1_cast_mid2_v_reg_1635[23]_i_3 
       (.I0(\tmp_35_cast_reg_1582_reg[31] [22]),
        .I1(\^buff2_reg__0 [22]),
        .O(\p_sum1_cast_mid2_v_reg_1635[23]_i_3_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_sum1_cast_mid2_v_reg_1635[23]_i_4 
       (.I0(\tmp_35_cast_reg_1582_reg[31] [21]),
        .I1(\^buff2_reg__0 [21]),
        .O(\p_sum1_cast_mid2_v_reg_1635[23]_i_4_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_sum1_cast_mid2_v_reg_1635[23]_i_5 
       (.I0(\tmp_35_cast_reg_1582_reg[31] [20]),
        .I1(\^buff2_reg__0 [20]),
        .O(\p_sum1_cast_mid2_v_reg_1635[23]_i_5_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_sum1_cast_mid2_v_reg_1635[27]_i_2 
       (.I0(\tmp_35_cast_reg_1582_reg[31] [27]),
        .I1(\^buff2_reg__0 [27]),
        .O(\p_sum1_cast_mid2_v_reg_1635[27]_i_2_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_sum1_cast_mid2_v_reg_1635[27]_i_3 
       (.I0(\tmp_35_cast_reg_1582_reg[31] [26]),
        .I1(\^buff2_reg__0 [26]),
        .O(\p_sum1_cast_mid2_v_reg_1635[27]_i_3_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_sum1_cast_mid2_v_reg_1635[27]_i_4 
       (.I0(\tmp_35_cast_reg_1582_reg[31] [25]),
        .I1(\^buff2_reg__0 [25]),
        .O(\p_sum1_cast_mid2_v_reg_1635[27]_i_4_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_sum1_cast_mid2_v_reg_1635[27]_i_5 
       (.I0(\tmp_35_cast_reg_1582_reg[31] [24]),
        .I1(\^buff2_reg__0 [24]),
        .O(\p_sum1_cast_mid2_v_reg_1635[27]_i_5_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_sum1_cast_mid2_v_reg_1635[31]_i_2 
       (.I0(\tmp_35_cast_reg_1582_reg[31] [31]),
        .I1(\^buff2_reg__0 [31]),
        .O(\p_sum1_cast_mid2_v_reg_1635[31]_i_2_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_sum1_cast_mid2_v_reg_1635[31]_i_3 
       (.I0(\tmp_35_cast_reg_1582_reg[31] [30]),
        .I1(\^buff2_reg__0 [30]),
        .O(\p_sum1_cast_mid2_v_reg_1635[31]_i_3_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_sum1_cast_mid2_v_reg_1635[31]_i_4 
       (.I0(\tmp_35_cast_reg_1582_reg[31] [29]),
        .I1(\^buff2_reg__0 [29]),
        .O(\p_sum1_cast_mid2_v_reg_1635[31]_i_4_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_sum1_cast_mid2_v_reg_1635[31]_i_5 
       (.I0(\tmp_35_cast_reg_1582_reg[31] [28]),
        .I1(\^buff2_reg__0 [28]),
        .O(\p_sum1_cast_mid2_v_reg_1635[31]_i_5_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_sum1_cast_mid2_v_reg_1635[3]_i_2 
       (.I0(\tmp_35_cast_reg_1582_reg[31] [3]),
        .I1(\^buff2_reg__0 [3]),
        .O(\p_sum1_cast_mid2_v_reg_1635[3]_i_2_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_sum1_cast_mid2_v_reg_1635[3]_i_3 
       (.I0(\tmp_35_cast_reg_1582_reg[31] [2]),
        .I1(\^buff2_reg__0 [2]),
        .O(\p_sum1_cast_mid2_v_reg_1635[3]_i_3_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_sum1_cast_mid2_v_reg_1635[3]_i_4 
       (.I0(\tmp_35_cast_reg_1582_reg[31] [1]),
        .I1(\^buff2_reg__0 [1]),
        .O(\p_sum1_cast_mid2_v_reg_1635[3]_i_4_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_sum1_cast_mid2_v_reg_1635[3]_i_5 
       (.I0(\tmp_35_cast_reg_1582_reg[31] [0]),
        .I1(\^buff2_reg__0 [0]),
        .O(\p_sum1_cast_mid2_v_reg_1635[3]_i_5_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_sum1_cast_mid2_v_reg_1635[7]_i_2 
       (.I0(\tmp_35_cast_reg_1582_reg[31] [7]),
        .I1(\^buff2_reg__0 [7]),
        .O(\p_sum1_cast_mid2_v_reg_1635[7]_i_2_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_sum1_cast_mid2_v_reg_1635[7]_i_3 
       (.I0(\tmp_35_cast_reg_1582_reg[31] [6]),
        .I1(\^buff2_reg__0 [6]),
        .O(\p_sum1_cast_mid2_v_reg_1635[7]_i_3_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_sum1_cast_mid2_v_reg_1635[7]_i_4 
       (.I0(\tmp_35_cast_reg_1582_reg[31] [5]),
        .I1(\^buff2_reg__0 [5]),
        .O(\p_sum1_cast_mid2_v_reg_1635[7]_i_4_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_sum1_cast_mid2_v_reg_1635[7]_i_5 
       (.I0(\tmp_35_cast_reg_1582_reg[31] [4]),
        .I1(\^buff2_reg__0 [4]),
        .O(\p_sum1_cast_mid2_v_reg_1635[7]_i_5_n_8 ));
  CARRY4 \p_sum1_cast_mid2_v_reg_1635_reg[11]_i_1 
       (.CI(\p_sum1_cast_mid2_v_reg_1635_reg[7]_i_1_n_8 ),
        .CO({\p_sum1_cast_mid2_v_reg_1635_reg[11]_i_1_n_8 ,\p_sum1_cast_mid2_v_reg_1635_reg[11]_i_1_n_9 ,\p_sum1_cast_mid2_v_reg_1635_reg[11]_i_1_n_10 ,\p_sum1_cast_mid2_v_reg_1635_reg[11]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI(\tmp_35_cast_reg_1582_reg[31] [11:8]),
        .O(D[11:8]),
        .S({\p_sum1_cast_mid2_v_reg_1635[11]_i_2_n_8 ,\p_sum1_cast_mid2_v_reg_1635[11]_i_3_n_8 ,\p_sum1_cast_mid2_v_reg_1635[11]_i_4_n_8 ,\p_sum1_cast_mid2_v_reg_1635[11]_i_5_n_8 }));
  CARRY4 \p_sum1_cast_mid2_v_reg_1635_reg[15]_i_1 
       (.CI(\p_sum1_cast_mid2_v_reg_1635_reg[11]_i_1_n_8 ),
        .CO({\p_sum1_cast_mid2_v_reg_1635_reg[15]_i_1_n_8 ,\p_sum1_cast_mid2_v_reg_1635_reg[15]_i_1_n_9 ,\p_sum1_cast_mid2_v_reg_1635_reg[15]_i_1_n_10 ,\p_sum1_cast_mid2_v_reg_1635_reg[15]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI(\tmp_35_cast_reg_1582_reg[31] [15:12]),
        .O(D[15:12]),
        .S({\p_sum1_cast_mid2_v_reg_1635[15]_i_2_n_8 ,\p_sum1_cast_mid2_v_reg_1635[15]_i_3_n_8 ,\p_sum1_cast_mid2_v_reg_1635[15]_i_4_n_8 ,\p_sum1_cast_mid2_v_reg_1635[15]_i_5_n_8 }));
  CARRY4 \p_sum1_cast_mid2_v_reg_1635_reg[19]_i_1 
       (.CI(\p_sum1_cast_mid2_v_reg_1635_reg[15]_i_1_n_8 ),
        .CO({\p_sum1_cast_mid2_v_reg_1635_reg[19]_i_1_n_8 ,\p_sum1_cast_mid2_v_reg_1635_reg[19]_i_1_n_9 ,\p_sum1_cast_mid2_v_reg_1635_reg[19]_i_1_n_10 ,\p_sum1_cast_mid2_v_reg_1635_reg[19]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI(\tmp_35_cast_reg_1582_reg[31] [19:16]),
        .O(D[19:16]),
        .S({\p_sum1_cast_mid2_v_reg_1635[19]_i_2_n_8 ,\p_sum1_cast_mid2_v_reg_1635[19]_i_3_n_8 ,\p_sum1_cast_mid2_v_reg_1635[19]_i_4_n_8 ,\p_sum1_cast_mid2_v_reg_1635[19]_i_5_n_8 }));
  CARRY4 \p_sum1_cast_mid2_v_reg_1635_reg[23]_i_1 
       (.CI(\p_sum1_cast_mid2_v_reg_1635_reg[19]_i_1_n_8 ),
        .CO({\p_sum1_cast_mid2_v_reg_1635_reg[23]_i_1_n_8 ,\p_sum1_cast_mid2_v_reg_1635_reg[23]_i_1_n_9 ,\p_sum1_cast_mid2_v_reg_1635_reg[23]_i_1_n_10 ,\p_sum1_cast_mid2_v_reg_1635_reg[23]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI(\tmp_35_cast_reg_1582_reg[31] [23:20]),
        .O(D[23:20]),
        .S({\p_sum1_cast_mid2_v_reg_1635[23]_i_2_n_8 ,\p_sum1_cast_mid2_v_reg_1635[23]_i_3_n_8 ,\p_sum1_cast_mid2_v_reg_1635[23]_i_4_n_8 ,\p_sum1_cast_mid2_v_reg_1635[23]_i_5_n_8 }));
  CARRY4 \p_sum1_cast_mid2_v_reg_1635_reg[27]_i_1 
       (.CI(\p_sum1_cast_mid2_v_reg_1635_reg[23]_i_1_n_8 ),
        .CO({\p_sum1_cast_mid2_v_reg_1635_reg[27]_i_1_n_8 ,\p_sum1_cast_mid2_v_reg_1635_reg[27]_i_1_n_9 ,\p_sum1_cast_mid2_v_reg_1635_reg[27]_i_1_n_10 ,\p_sum1_cast_mid2_v_reg_1635_reg[27]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI(\tmp_35_cast_reg_1582_reg[31] [27:24]),
        .O(D[27:24]),
        .S({\p_sum1_cast_mid2_v_reg_1635[27]_i_2_n_8 ,\p_sum1_cast_mid2_v_reg_1635[27]_i_3_n_8 ,\p_sum1_cast_mid2_v_reg_1635[27]_i_4_n_8 ,\p_sum1_cast_mid2_v_reg_1635[27]_i_5_n_8 }));
  CARRY4 \p_sum1_cast_mid2_v_reg_1635_reg[31]_i_1 
       (.CI(\p_sum1_cast_mid2_v_reg_1635_reg[27]_i_1_n_8 ),
        .CO({\NLW_p_sum1_cast_mid2_v_reg_1635_reg[31]_i_1_CO_UNCONNECTED [3],\p_sum1_cast_mid2_v_reg_1635_reg[31]_i_1_n_9 ,\p_sum1_cast_mid2_v_reg_1635_reg[31]_i_1_n_10 ,\p_sum1_cast_mid2_v_reg_1635_reg[31]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,\tmp_35_cast_reg_1582_reg[31] [30:28]}),
        .O(D[31:28]),
        .S({\p_sum1_cast_mid2_v_reg_1635[31]_i_2_n_8 ,\p_sum1_cast_mid2_v_reg_1635[31]_i_3_n_8 ,\p_sum1_cast_mid2_v_reg_1635[31]_i_4_n_8 ,\p_sum1_cast_mid2_v_reg_1635[31]_i_5_n_8 }));
  CARRY4 \p_sum1_cast_mid2_v_reg_1635_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\p_sum1_cast_mid2_v_reg_1635_reg[3]_i_1_n_8 ,\p_sum1_cast_mid2_v_reg_1635_reg[3]_i_1_n_9 ,\p_sum1_cast_mid2_v_reg_1635_reg[3]_i_1_n_10 ,\p_sum1_cast_mid2_v_reg_1635_reg[3]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI(\tmp_35_cast_reg_1582_reg[31] [3:0]),
        .O(D[3:0]),
        .S({\p_sum1_cast_mid2_v_reg_1635[3]_i_2_n_8 ,\p_sum1_cast_mid2_v_reg_1635[3]_i_3_n_8 ,\p_sum1_cast_mid2_v_reg_1635[3]_i_4_n_8 ,\p_sum1_cast_mid2_v_reg_1635[3]_i_5_n_8 }));
  CARRY4 \p_sum1_cast_mid2_v_reg_1635_reg[7]_i_1 
       (.CI(\p_sum1_cast_mid2_v_reg_1635_reg[3]_i_1_n_8 ),
        .CO({\p_sum1_cast_mid2_v_reg_1635_reg[7]_i_1_n_8 ,\p_sum1_cast_mid2_v_reg_1635_reg[7]_i_1_n_9 ,\p_sum1_cast_mid2_v_reg_1635_reg[7]_i_1_n_10 ,\p_sum1_cast_mid2_v_reg_1635_reg[7]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI(\tmp_35_cast_reg_1582_reg[31] [7:4]),
        .O(D[7:4]),
        .S({\p_sum1_cast_mid2_v_reg_1635[7]_i_2_n_8 ,\p_sum1_cast_mid2_v_reg_1635[7]_i_3_n_8 ,\p_sum1_cast_mid2_v_reg_1635[7]_i_4_n_8 ,\p_sum1_cast_mid2_v_reg_1635[7]_i_5_n_8 }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_mul_34ns_32nsjbC
   (P,
    D,
    ap_clk);
  output [26:0]P;
  input [31:0]D;
  input ap_clk;

  wire [31:0]D;
  wire [26:0]P;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_mul_34ns_32nsjbC_MulnS_0 hog_mul_34ns_32nsjbC_MulnS_0_U
       (.D(D),
        .P(P),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "hog_mul_34ns_32nsjbC" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_mul_34ns_32nsjbC_86
   (P,
    sum_q0,
    ap_clk);
  output [26:0]P;
  input [31:0]sum_q0;
  input ap_clk;

  wire [26:0]P;
  wire ap_clk;
  wire [31:0]sum_q0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_mul_34ns_32nsjbC_MulnS_0_87 hog_mul_34ns_32nsjbC_MulnS_0_U
       (.P(P),
        .ap_clk(ap_clk),
        .sum_q0(sum_q0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_mul_34ns_32nsjbC_MulnS_0
   (P,
    D,
    ap_clk);
  output [26:0]P;
  input [31:0]D;
  input ap_clk;

  (* RTL_KEEP = "true" *) wire [31:0]D;
  wire [26:0]P;
  wire [33:17]a_reg0;
  wire ap_clk;
  wire [31:0]b_reg0;
  wire [14:0]buff0_reg__0;
  wire buff1_reg_n_100;
  wire buff1_reg_n_101;
  wire buff1_reg_n_102;
  wire buff1_reg_n_103;
  wire buff1_reg_n_104;
  wire buff1_reg_n_105;
  wire buff1_reg_n_106;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire buff1_reg_n_154;
  wire buff1_reg_n_155;
  wire buff1_reg_n_156;
  wire buff1_reg_n_157;
  wire buff1_reg_n_158;
  wire buff1_reg_n_159;
  wire buff1_reg_n_160;
  wire buff1_reg_n_161;
  wire buff1_reg_n_66;
  wire buff1_reg_n_67;
  wire buff1_reg_n_68;
  wire buff1_reg_n_69;
  wire buff1_reg_n_70;
  wire buff1_reg_n_71;
  wire buff1_reg_n_72;
  wire buff1_reg_n_73;
  wire buff1_reg_n_74;
  wire buff1_reg_n_75;
  wire buff1_reg_n_76;
  wire buff1_reg_n_77;
  wire buff1_reg_n_78;
  wire buff1_reg_n_79;
  wire buff1_reg_n_80;
  wire buff1_reg_n_81;
  wire buff1_reg_n_82;
  wire buff1_reg_n_83;
  wire buff1_reg_n_84;
  wire buff1_reg_n_85;
  wire buff1_reg_n_86;
  wire buff1_reg_n_87;
  wire buff1_reg_n_88;
  wire buff1_reg_n_89;
  wire buff1_reg_n_90;
  wire buff1_reg_n_91;
  wire buff1_reg_n_92;
  wire buff1_reg_n_93;
  wire buff1_reg_n_94;
  wire buff1_reg_n_95;
  wire buff1_reg_n_96;
  wire buff1_reg_n_97;
  wire buff1_reg_n_98;
  wire buff1_reg_n_99;
  wire buff2_reg_n_114;
  wire buff2_reg_n_115;
  wire buff2_reg_n_116;
  wire buff2_reg_n_117;
  wire buff2_reg_n_118;
  wire buff2_reg_n_119;
  wire buff2_reg_n_120;
  wire buff2_reg_n_121;
  wire buff2_reg_n_122;
  wire buff2_reg_n_123;
  wire buff2_reg_n_124;
  wire buff2_reg_n_125;
  wire buff2_reg_n_126;
  wire buff2_reg_n_127;
  wire buff2_reg_n_128;
  wire buff2_reg_n_129;
  wire buff2_reg_n_130;
  wire buff2_reg_n_131;
  wire buff2_reg_n_132;
  wire buff2_reg_n_133;
  wire buff2_reg_n_134;
  wire buff2_reg_n_135;
  wire buff2_reg_n_136;
  wire buff2_reg_n_137;
  wire buff2_reg_n_138;
  wire buff2_reg_n_139;
  wire buff2_reg_n_140;
  wire buff2_reg_n_141;
  wire buff2_reg_n_142;
  wire buff2_reg_n_143;
  wire buff2_reg_n_144;
  wire buff2_reg_n_145;
  wire buff2_reg_n_146;
  wire buff2_reg_n_147;
  wire buff2_reg_n_148;
  wire buff2_reg_n_149;
  wire buff2_reg_n_150;
  wire buff2_reg_n_151;
  wire buff2_reg_n_152;
  wire buff2_reg_n_153;
  wire buff2_reg_n_154;
  wire buff2_reg_n_155;
  wire buff2_reg_n_156;
  wire buff2_reg_n_157;
  wire buff2_reg_n_158;
  wire buff2_reg_n_159;
  wire buff2_reg_n_160;
  wire buff2_reg_n_161;
  wire buff3_reg_n_100;
  wire buff3_reg_n_101;
  wire buff3_reg_n_102;
  wire buff3_reg_n_103;
  wire buff3_reg_n_104;
  wire buff3_reg_n_105;
  wire buff3_reg_n_106;
  wire buff3_reg_n_107;
  wire buff3_reg_n_108;
  wire buff3_reg_n_109;
  wire buff3_reg_n_110;
  wire buff3_reg_n_111;
  wire buff3_reg_n_112;
  wire buff3_reg_n_113;
  wire buff3_reg_n_114;
  wire buff3_reg_n_115;
  wire buff3_reg_n_116;
  wire buff3_reg_n_117;
  wire buff3_reg_n_118;
  wire buff3_reg_n_119;
  wire buff3_reg_n_120;
  wire buff3_reg_n_121;
  wire buff3_reg_n_122;
  wire buff3_reg_n_123;
  wire buff3_reg_n_124;
  wire buff3_reg_n_125;
  wire buff3_reg_n_126;
  wire buff3_reg_n_127;
  wire buff3_reg_n_128;
  wire buff3_reg_n_129;
  wire buff3_reg_n_130;
  wire buff3_reg_n_131;
  wire buff3_reg_n_132;
  wire buff3_reg_n_133;
  wire buff3_reg_n_134;
  wire buff3_reg_n_135;
  wire buff3_reg_n_136;
  wire buff3_reg_n_137;
  wire buff3_reg_n_138;
  wire buff3_reg_n_139;
  wire buff3_reg_n_140;
  wire buff3_reg_n_141;
  wire buff3_reg_n_142;
  wire buff3_reg_n_143;
  wire buff3_reg_n_144;
  wire buff3_reg_n_145;
  wire buff3_reg_n_146;
  wire buff3_reg_n_147;
  wire buff3_reg_n_148;
  wire buff3_reg_n_149;
  wire buff3_reg_n_150;
  wire buff3_reg_n_151;
  wire buff3_reg_n_152;
  wire buff3_reg_n_153;
  wire buff3_reg_n_154;
  wire buff3_reg_n_155;
  wire buff3_reg_n_156;
  wire buff3_reg_n_157;
  wire buff3_reg_n_158;
  wire buff3_reg_n_159;
  wire buff3_reg_n_160;
  wire buff3_reg_n_161;
  wire buff3_reg_n_32;
  wire buff3_reg_n_33;
  wire buff3_reg_n_34;
  wire buff3_reg_n_35;
  wire buff3_reg_n_36;
  wire buff3_reg_n_37;
  wire buff3_reg_n_38;
  wire buff3_reg_n_39;
  wire buff3_reg_n_40;
  wire buff3_reg_n_41;
  wire buff3_reg_n_42;
  wire buff3_reg_n_43;
  wire buff3_reg_n_44;
  wire buff3_reg_n_45;
  wire buff3_reg_n_46;
  wire buff3_reg_n_47;
  wire buff3_reg_n_48;
  wire buff3_reg_n_49;
  wire buff3_reg_n_50;
  wire buff3_reg_n_51;
  wire buff3_reg_n_52;
  wire buff3_reg_n_53;
  wire buff3_reg_n_54;
  wire buff3_reg_n_55;
  wire buff3_reg_n_56;
  wire buff3_reg_n_57;
  wire buff3_reg_n_58;
  wire buff3_reg_n_59;
  wire buff3_reg_n_60;
  wire buff3_reg_n_61;
  wire buff3_reg_n_66;
  wire buff3_reg_n_67;
  wire buff3_reg_n_68;
  wire buff3_reg_n_69;
  wire buff3_reg_n_70;
  wire buff3_reg_n_71;
  wire buff3_reg_n_72;
  wire buff3_reg_n_73;
  wire buff3_reg_n_74;
  wire buff3_reg_n_75;
  wire buff3_reg_n_76;
  wire buff3_reg_n_77;
  wire buff3_reg_n_78;
  wire buff3_reg_n_79;
  wire buff3_reg_n_80;
  wire buff3_reg_n_81;
  wire buff3_reg_n_82;
  wire buff3_reg_n_83;
  wire buff3_reg_n_84;
  wire buff3_reg_n_85;
  wire buff3_reg_n_86;
  wire buff3_reg_n_87;
  wire buff3_reg_n_88;
  wire buff3_reg_n_89;
  wire buff3_reg_n_90;
  wire buff3_reg_n_91;
  wire buff3_reg_n_92;
  wire buff3_reg_n_93;
  wire buff3_reg_n_94;
  wire buff3_reg_n_95;
  wire buff3_reg_n_96;
  wire buff3_reg_n_97;
  wire buff3_reg_n_98;
  wire buff3_reg_n_99;
  wire buff4_reg_n_110;
  wire buff4_reg_n_111;
  wire buff4_reg_n_112;
  wire buff4_reg_n_113;
  wire buff4_reg_n_66;
  wire buff4_reg_n_67;
  wire buff4_reg_n_68;
  wire buff4_reg_n_69;
  wire buff4_reg_n_70;
  wire buff4_reg_n_71;
  wire buff4_reg_n_72;
  wire buff4_reg_n_73;
  wire buff4_reg_n_74;
  wire buff4_reg_n_75;
  wire buff4_reg_n_76;
  wire buff4_reg_n_77;
  wire buff4_reg_n_78;
  wire buff4_reg_n_79;
  wire buff4_reg_n_80;
  wire buff4_reg_n_81;
  wire buff4_reg_n_82;
  (* RTL_KEEP = "true" *) wire n_8_0;
  (* RTL_KEEP = "true" *) wire n_8_1;
  (* RTL_KEEP = "true" *) wire n_8_10;
  (* RTL_KEEP = "true" *) wire n_8_11;
  (* RTL_KEEP = "true" *) wire n_8_12;
  (* RTL_KEEP = "true" *) wire n_8_13;
  (* RTL_KEEP = "true" *) wire n_8_14;
  (* RTL_KEEP = "true" *) wire n_8_15;
  (* RTL_KEEP = "true" *) wire n_8_16;
  (* RTL_KEEP = "true" *) wire n_8_17;
  (* RTL_KEEP = "true" *) wire n_8_18;
  (* RTL_KEEP = "true" *) wire n_8_19;
  (* RTL_KEEP = "true" *) wire n_8_2;
  (* RTL_KEEP = "true" *) wire n_8_20;
  (* RTL_KEEP = "true" *) wire n_8_21;
  (* RTL_KEEP = "true" *) wire n_8_22;
  (* RTL_KEEP = "true" *) wire n_8_23;
  (* RTL_KEEP = "true" *) wire n_8_24;
  (* RTL_KEEP = "true" *) wire n_8_25;
  (* RTL_KEEP = "true" *) wire n_8_26;
  (* RTL_KEEP = "true" *) wire n_8_27;
  (* RTL_KEEP = "true" *) wire n_8_28;
  (* RTL_KEEP = "true" *) wire n_8_29;
  (* RTL_KEEP = "true" *) wire n_8_3;
  (* RTL_KEEP = "true" *) wire n_8_30;
  (* RTL_KEEP = "true" *) wire n_8_31;
  (* RTL_KEEP = "true" *) wire n_8_32;
  (* RTL_KEEP = "true" *) wire n_8_33;
  (* RTL_KEEP = "true" *) wire n_8_4;
  (* RTL_KEEP = "true" *) wire n_8_5;
  (* RTL_KEEP = "true" *) wire n_8_6;
  (* RTL_KEEP = "true" *) wire n_8_7;
  (* RTL_KEEP = "true" *) wire n_8_8;
  (* RTL_KEEP = "true" *) wire n_8_9;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg_P_UNCONNECTED;
  wire NLW_buff3_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff3_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff3_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff3_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff3_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff3_reg_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_buff3_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff3_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff4_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff4_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff4_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff4_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff4_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff4_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff4_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff4_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff4_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff4_reg_PCOUT_UNCONNECTED;

  FDRE \a_reg0_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(n_8_16),
        .Q(a_reg0[17]),
        .R(1'b0));
  FDRE \a_reg0_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(n_8_15),
        .Q(a_reg0[18]),
        .R(1'b0));
  FDRE \a_reg0_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(n_8_14),
        .Q(a_reg0[19]),
        .R(1'b0));
  FDRE \a_reg0_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(n_8_13),
        .Q(a_reg0[20]),
        .R(1'b0));
  FDRE \a_reg0_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(n_8_12),
        .Q(a_reg0[21]),
        .R(1'b0));
  FDRE \a_reg0_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(n_8_11),
        .Q(a_reg0[22]),
        .R(1'b0));
  FDRE \a_reg0_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(n_8_10),
        .Q(a_reg0[23]),
        .R(1'b0));
  FDRE \a_reg0_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(n_8_9),
        .Q(a_reg0[24]),
        .R(1'b0));
  FDRE \a_reg0_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(n_8_8),
        .Q(a_reg0[25]),
        .R(1'b0));
  FDRE \a_reg0_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(n_8_7),
        .Q(a_reg0[26]),
        .R(1'b0));
  FDRE \a_reg0_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(n_8_6),
        .Q(a_reg0[27]),
        .R(1'b0));
  FDRE \a_reg0_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(n_8_5),
        .Q(a_reg0[28]),
        .R(1'b0));
  FDRE \a_reg0_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(n_8_4),
        .Q(a_reg0[29]),
        .R(1'b0));
  FDRE \a_reg0_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(n_8_3),
        .Q(a_reg0[30]),
        .R(1'b0));
  FDRE \a_reg0_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(n_8_2),
        .Q(a_reg0[31]),
        .R(1'b0));
  FDRE \a_reg0_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(n_8_1),
        .Q(a_reg0[32]),
        .R(1'b0));
  FDRE \a_reg0_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(n_8_0),
        .Q(a_reg0[33]),
        .R(1'b0));
  FDRE \b_reg0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(b_reg0[0]),
        .R(1'b0));
  FDRE \b_reg0_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(b_reg0[10]),
        .R(1'b0));
  FDRE \b_reg0_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(b_reg0[11]),
        .R(1'b0));
  FDRE \b_reg0_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[12]),
        .Q(b_reg0[12]),
        .R(1'b0));
  FDRE \b_reg0_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[13]),
        .Q(b_reg0[13]),
        .R(1'b0));
  FDRE \b_reg0_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[14]),
        .Q(b_reg0[14]),
        .R(1'b0));
  FDRE \b_reg0_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[15]),
        .Q(b_reg0[15]),
        .R(1'b0));
  FDRE \b_reg0_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[16]),
        .Q(b_reg0[16]),
        .R(1'b0));
  FDRE \b_reg0_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[17]),
        .Q(b_reg0[17]),
        .R(1'b0));
  FDRE \b_reg0_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[18]),
        .Q(b_reg0[18]),
        .R(1'b0));
  FDRE \b_reg0_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[19]),
        .Q(b_reg0[19]),
        .R(1'b0));
  FDRE \b_reg0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(b_reg0[1]),
        .R(1'b0));
  FDRE \b_reg0_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[20]),
        .Q(b_reg0[20]),
        .R(1'b0));
  FDRE \b_reg0_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[21]),
        .Q(b_reg0[21]),
        .R(1'b0));
  FDRE \b_reg0_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[22]),
        .Q(b_reg0[22]),
        .R(1'b0));
  FDRE \b_reg0_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[23]),
        .Q(b_reg0[23]),
        .R(1'b0));
  FDRE \b_reg0_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[24]),
        .Q(b_reg0[24]),
        .R(1'b0));
  FDRE \b_reg0_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[25]),
        .Q(b_reg0[25]),
        .R(1'b0));
  FDRE \b_reg0_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[26]),
        .Q(b_reg0[26]),
        .R(1'b0));
  FDRE \b_reg0_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[27]),
        .Q(b_reg0[27]),
        .R(1'b0));
  FDRE \b_reg0_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[28]),
        .Q(b_reg0[28]),
        .R(1'b0));
  FDRE \b_reg0_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[29]),
        .Q(b_reg0[29]),
        .R(1'b0));
  FDRE \b_reg0_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(b_reg0[2]),
        .R(1'b0));
  FDRE \b_reg0_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[30]),
        .Q(b_reg0[30]),
        .R(1'b0));
  FDRE \b_reg0_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[31]),
        .Q(b_reg0[31]),
        .R(1'b0));
  FDRE \b_reg0_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(b_reg0[3]),
        .R(1'b0));
  FDRE \b_reg0_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(b_reg0[4]),
        .R(1'b0));
  FDRE \b_reg0_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(b_reg0[5]),
        .R(1'b0));
  FDRE \b_reg0_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(b_reg0[6]),
        .R(1'b0));
  FDRE \b_reg0_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(b_reg0[7]),
        .R(1'b0));
  FDRE \b_reg0_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(b_reg0[8]),
        .R(1'b0));
  FDRE \b_reg0_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(b_reg0[9]),
        .R(1'b0));
  FDRE \buff0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg0[17]),
        .Q(buff0_reg__0[0]),
        .R(1'b0));
  FDRE \buff0_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg0[27]),
        .Q(buff0_reg__0[10]),
        .R(1'b0));
  FDRE \buff0_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg0[28]),
        .Q(buff0_reg__0[11]),
        .R(1'b0));
  FDRE \buff0_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg0[29]),
        .Q(buff0_reg__0[12]),
        .R(1'b0));
  FDRE \buff0_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg0[30]),
        .Q(buff0_reg__0[13]),
        .R(1'b0));
  FDRE \buff0_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg0[31]),
        .Q(buff0_reg__0[14]),
        .R(1'b0));
  FDRE \buff0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg0[18]),
        .Q(buff0_reg__0[1]),
        .R(1'b0));
  FDRE \buff0_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg0[19]),
        .Q(buff0_reg__0[2]),
        .R(1'b0));
  FDRE \buff0_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg0[20]),
        .Q(buff0_reg__0[3]),
        .R(1'b0));
  FDRE \buff0_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg0[21]),
        .Q(buff0_reg__0[4]),
        .R(1'b0));
  FDRE \buff0_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg0[22]),
        .Q(buff0_reg__0[5]),
        .R(1'b0));
  FDRE \buff0_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg0[23]),
        .Q(buff0_reg__0[6]),
        .R(1'b0));
  FDRE \buff0_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg0[24]),
        .Q(buff0_reg__0[7]),
        .R(1'b0));
  FDRE \buff0_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg0[25]),
        .Q(buff0_reg__0[8]),
        .R(1'b0));
  FDRE \buff0_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg0[26]),
        .Q(buff0_reg__0[9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,n_8_17,n_8_18,n_8_19,n_8_20,n_8_21,n_8_22,n_8_23,n_8_24,n_8_25,n_8_26,n_8_27,n_8_28,n_8_29,n_8_30,n_8_31,n_8_32,n_8_33}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,D[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P({buff1_reg_n_66,buff1_reg_n_67,buff1_reg_n_68,buff1_reg_n_69,buff1_reg_n_70,buff1_reg_n_71,buff1_reg_n_72,buff1_reg_n_73,buff1_reg_n_74,buff1_reg_n_75,buff1_reg_n_76,buff1_reg_n_77,buff1_reg_n_78,buff1_reg_n_79,buff1_reg_n_80,buff1_reg_n_81,buff1_reg_n_82,buff1_reg_n_83,buff1_reg_n_84,buff1_reg_n_85,buff1_reg_n_86,buff1_reg_n_87,buff1_reg_n_88,buff1_reg_n_89,buff1_reg_n_90,buff1_reg_n_91,buff1_reg_n_92,buff1_reg_n_93,buff1_reg_n_94,buff1_reg_n_95,buff1_reg_n_96,buff1_reg_n_97,buff1_reg_n_98,buff1_reg_n_99,buff1_reg_n_100,buff1_reg_n_101,buff1_reg_n_102,buff1_reg_n_103,buff1_reg_n_104,buff1_reg_n_105,buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113}),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153,buff1_reg_n_154,buff1_reg_n_155,buff1_reg_n_156,buff1_reg_n_157,buff1_reg_n_158,buff1_reg_n_159,buff1_reg_n_160,buff1_reg_n_161}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,n_8_17,n_8_18,n_8_19,n_8_20,n_8_21,n_8_22,n_8_23,n_8_24,n_8_25,n_8_26,n_8_27,n_8_28,n_8_29,n_8_30,n_8_31,n_8_32,n_8_33}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,b_reg0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff2_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153,buff1_reg_n_154,buff1_reg_n_155,buff1_reg_n_156,buff1_reg_n_157,buff1_reg_n_158,buff1_reg_n_159,buff1_reg_n_160,buff1_reg_n_161}),
        .PCOUT({buff2_reg_n_114,buff2_reg_n_115,buff2_reg_n_116,buff2_reg_n_117,buff2_reg_n_118,buff2_reg_n_119,buff2_reg_n_120,buff2_reg_n_121,buff2_reg_n_122,buff2_reg_n_123,buff2_reg_n_124,buff2_reg_n_125,buff2_reg_n_126,buff2_reg_n_127,buff2_reg_n_128,buff2_reg_n_129,buff2_reg_n_130,buff2_reg_n_131,buff2_reg_n_132,buff2_reg_n_133,buff2_reg_n_134,buff2_reg_n_135,buff2_reg_n_136,buff2_reg_n_137,buff2_reg_n_138,buff2_reg_n_139,buff2_reg_n_140,buff2_reg_n_141,buff2_reg_n_142,buff2_reg_n_143,buff2_reg_n_144,buff2_reg_n_145,buff2_reg_n_146,buff2_reg_n_147,buff2_reg_n_148,buff2_reg_n_149,buff2_reg_n_150,buff2_reg_n_151,buff2_reg_n_152,buff2_reg_n_153,buff2_reg_n_154,buff2_reg_n_155,buff2_reg_n_156,buff2_reg_n_157,buff2_reg_n_158,buff2_reg_n_159,buff2_reg_n_160,buff2_reg_n_161}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff3_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,a_reg0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({buff3_reg_n_32,buff3_reg_n_33,buff3_reg_n_34,buff3_reg_n_35,buff3_reg_n_36,buff3_reg_n_37,buff3_reg_n_38,buff3_reg_n_39,buff3_reg_n_40,buff3_reg_n_41,buff3_reg_n_42,buff3_reg_n_43,buff3_reg_n_44,buff3_reg_n_45,buff3_reg_n_46,buff3_reg_n_47,buff3_reg_n_48,buff3_reg_n_49,buff3_reg_n_50,buff3_reg_n_51,buff3_reg_n_52,buff3_reg_n_53,buff3_reg_n_54,buff3_reg_n_55,buff3_reg_n_56,buff3_reg_n_57,buff3_reg_n_58,buff3_reg_n_59,buff3_reg_n_60,buff3_reg_n_61}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,b_reg0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff3_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff3_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff3_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff3_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff3_reg_OVERFLOW_UNCONNECTED),
        .P({buff3_reg_n_66,buff3_reg_n_67,buff3_reg_n_68,buff3_reg_n_69,buff3_reg_n_70,buff3_reg_n_71,buff3_reg_n_72,buff3_reg_n_73,buff3_reg_n_74,buff3_reg_n_75,buff3_reg_n_76,buff3_reg_n_77,buff3_reg_n_78,buff3_reg_n_79,buff3_reg_n_80,buff3_reg_n_81,buff3_reg_n_82,buff3_reg_n_83,buff3_reg_n_84,buff3_reg_n_85,buff3_reg_n_86,buff3_reg_n_87,buff3_reg_n_88,buff3_reg_n_89,buff3_reg_n_90,buff3_reg_n_91,buff3_reg_n_92,buff3_reg_n_93,buff3_reg_n_94,buff3_reg_n_95,buff3_reg_n_96,buff3_reg_n_97,buff3_reg_n_98,buff3_reg_n_99,buff3_reg_n_100,buff3_reg_n_101,buff3_reg_n_102,buff3_reg_n_103,buff3_reg_n_104,buff3_reg_n_105,buff3_reg_n_106,buff3_reg_n_107,buff3_reg_n_108,buff3_reg_n_109,buff3_reg_n_110,buff3_reg_n_111,buff3_reg_n_112,buff3_reg_n_113}),
        .PATTERNBDETECT(NLW_buff3_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff3_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff2_reg_n_114,buff2_reg_n_115,buff2_reg_n_116,buff2_reg_n_117,buff2_reg_n_118,buff2_reg_n_119,buff2_reg_n_120,buff2_reg_n_121,buff2_reg_n_122,buff2_reg_n_123,buff2_reg_n_124,buff2_reg_n_125,buff2_reg_n_126,buff2_reg_n_127,buff2_reg_n_128,buff2_reg_n_129,buff2_reg_n_130,buff2_reg_n_131,buff2_reg_n_132,buff2_reg_n_133,buff2_reg_n_134,buff2_reg_n_135,buff2_reg_n_136,buff2_reg_n_137,buff2_reg_n_138,buff2_reg_n_139,buff2_reg_n_140,buff2_reg_n_141,buff2_reg_n_142,buff2_reg_n_143,buff2_reg_n_144,buff2_reg_n_145,buff2_reg_n_146,buff2_reg_n_147,buff2_reg_n_148,buff2_reg_n_149,buff2_reg_n_150,buff2_reg_n_151,buff2_reg_n_152,buff2_reg_n_153,buff2_reg_n_154,buff2_reg_n_155,buff2_reg_n_156,buff2_reg_n_157,buff2_reg_n_158,buff2_reg_n_159,buff2_reg_n_160,buff2_reg_n_161}),
        .PCOUT({buff3_reg_n_114,buff3_reg_n_115,buff3_reg_n_116,buff3_reg_n_117,buff3_reg_n_118,buff3_reg_n_119,buff3_reg_n_120,buff3_reg_n_121,buff3_reg_n_122,buff3_reg_n_123,buff3_reg_n_124,buff3_reg_n_125,buff3_reg_n_126,buff3_reg_n_127,buff3_reg_n_128,buff3_reg_n_129,buff3_reg_n_130,buff3_reg_n_131,buff3_reg_n_132,buff3_reg_n_133,buff3_reg_n_134,buff3_reg_n_135,buff3_reg_n_136,buff3_reg_n_137,buff3_reg_n_138,buff3_reg_n_139,buff3_reg_n_140,buff3_reg_n_141,buff3_reg_n_142,buff3_reg_n_143,buff3_reg_n_144,buff3_reg_n_145,buff3_reg_n_146,buff3_reg_n_147,buff3_reg_n_148,buff3_reg_n_149,buff3_reg_n_150,buff3_reg_n_151,buff3_reg_n_152,buff3_reg_n_153,buff3_reg_n_154,buff3_reg_n_155,buff3_reg_n_156,buff3_reg_n_157,buff3_reg_n_158,buff3_reg_n_159,buff3_reg_n_160,buff3_reg_n_161}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff3_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff4_reg
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ACIN({buff3_reg_n_32,buff3_reg_n_33,buff3_reg_n_34,buff3_reg_n_35,buff3_reg_n_36,buff3_reg_n_37,buff3_reg_n_38,buff3_reg_n_39,buff3_reg_n_40,buff3_reg_n_41,buff3_reg_n_42,buff3_reg_n_43,buff3_reg_n_44,buff3_reg_n_45,buff3_reg_n_46,buff3_reg_n_47,buff3_reg_n_48,buff3_reg_n_49,buff3_reg_n_50,buff3_reg_n_51,buff3_reg_n_52,buff3_reg_n_53,buff3_reg_n_54,buff3_reg_n_55,buff3_reg_n_56,buff3_reg_n_57,buff3_reg_n_58,buff3_reg_n_59,buff3_reg_n_60,buff3_reg_n_61}),
        .ACOUT(NLW_buff4_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,buff0_reg__0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff4_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff4_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff4_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff4_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff4_reg_OVERFLOW_UNCONNECTED),
        .P({buff4_reg_n_66,buff4_reg_n_67,buff4_reg_n_68,buff4_reg_n_69,buff4_reg_n_70,buff4_reg_n_71,buff4_reg_n_72,buff4_reg_n_73,buff4_reg_n_74,buff4_reg_n_75,buff4_reg_n_76,buff4_reg_n_77,buff4_reg_n_78,buff4_reg_n_79,buff4_reg_n_80,buff4_reg_n_81,buff4_reg_n_82,P,buff4_reg_n_110,buff4_reg_n_111,buff4_reg_n_112,buff4_reg_n_113}),
        .PATTERNBDETECT(NLW_buff4_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff4_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff3_reg_n_114,buff3_reg_n_115,buff3_reg_n_116,buff3_reg_n_117,buff3_reg_n_118,buff3_reg_n_119,buff3_reg_n_120,buff3_reg_n_121,buff3_reg_n_122,buff3_reg_n_123,buff3_reg_n_124,buff3_reg_n_125,buff3_reg_n_126,buff3_reg_n_127,buff3_reg_n_128,buff3_reg_n_129,buff3_reg_n_130,buff3_reg_n_131,buff3_reg_n_132,buff3_reg_n_133,buff3_reg_n_134,buff3_reg_n_135,buff3_reg_n_136,buff3_reg_n_137,buff3_reg_n_138,buff3_reg_n_139,buff3_reg_n_140,buff3_reg_n_141,buff3_reg_n_142,buff3_reg_n_143,buff3_reg_n_144,buff3_reg_n_145,buff3_reg_n_146,buff3_reg_n_147,buff3_reg_n_148,buff3_reg_n_149,buff3_reg_n_150,buff3_reg_n_151,buff3_reg_n_152,buff3_reg_n_153,buff3_reg_n_154,buff3_reg_n_155,buff3_reg_n_156,buff3_reg_n_157,buff3_reg_n_158,buff3_reg_n_159,buff3_reg_n_160,buff3_reg_n_161}),
        .PCOUT(NLW_buff4_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff4_reg_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h2)) 
    i_8_0
       (.I0(1'b0),
        .O(n_8_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_8_1
       (.I0(1'b1),
        .O(n_8_1));
  LUT1 #(
    .INIT(2'h2)) 
    i_8_10
       (.I0(1'b0),
        .O(n_8_10));
  LUT1 #(
    .INIT(2'h2)) 
    i_8_11
       (.I0(1'b0),
        .O(n_8_11));
  LUT1 #(
    .INIT(2'h2)) 
    i_8_12
       (.I0(1'b0),
        .O(n_8_12));
  LUT1 #(
    .INIT(2'h2)) 
    i_8_13
       (.I0(1'b1),
        .O(n_8_13));
  LUT1 #(
    .INIT(2'h2)) 
    i_8_14
       (.I0(1'b1),
        .O(n_8_14));
  LUT1 #(
    .INIT(2'h2)) 
    i_8_15
       (.I0(1'b1),
        .O(n_8_15));
  LUT1 #(
    .INIT(2'h2)) 
    i_8_16
       (.I0(1'b0),
        .O(n_8_16));
  LUT1 #(
    .INIT(2'h2)) 
    i_8_17
       (.I0(1'b0),
        .O(n_8_17));
  LUT1 #(
    .INIT(2'h2)) 
    i_8_18
       (.I0(1'b0),
        .O(n_8_18));
  LUT1 #(
    .INIT(2'h2)) 
    i_8_19
       (.I0(1'b1),
        .O(n_8_19));
  LUT1 #(
    .INIT(2'h2)) 
    i_8_2
       (.I0(1'b1),
        .O(n_8_2));
  LUT1 #(
    .INIT(2'h2)) 
    i_8_20
       (.I0(1'b1),
        .O(n_8_20));
  LUT1 #(
    .INIT(2'h2)) 
    i_8_21
       (.I0(1'b1),
        .O(n_8_21));
  LUT1 #(
    .INIT(2'h2)) 
    i_8_22
       (.I0(1'b0),
        .O(n_8_22));
  LUT1 #(
    .INIT(2'h2)) 
    i_8_23
       (.I0(1'b0),
        .O(n_8_23));
  LUT1 #(
    .INIT(2'h2)) 
    i_8_24
       (.I0(1'b0),
        .O(n_8_24));
  LUT1 #(
    .INIT(2'h2)) 
    i_8_25
       (.I0(1'b1),
        .O(n_8_25));
  LUT1 #(
    .INIT(2'h2)) 
    i_8_26
       (.I0(1'b1),
        .O(n_8_26));
  LUT1 #(
    .INIT(2'h2)) 
    i_8_27
       (.I0(1'b1),
        .O(n_8_27));
  LUT1 #(
    .INIT(2'h2)) 
    i_8_28
       (.I0(1'b0),
        .O(n_8_28));
  LUT1 #(
    .INIT(2'h2)) 
    i_8_29
       (.I0(1'b0),
        .O(n_8_29));
  LUT1 #(
    .INIT(2'h2)) 
    i_8_3
       (.I0(1'b1),
        .O(n_8_3));
  LUT1 #(
    .INIT(2'h2)) 
    i_8_30
       (.I0(1'b1),
        .O(n_8_30));
  LUT1 #(
    .INIT(2'h2)) 
    i_8_31
       (.I0(1'b0),
        .O(n_8_31));
  LUT1 #(
    .INIT(2'h2)) 
    i_8_32
       (.I0(1'b0),
        .O(n_8_32));
  LUT1 #(
    .INIT(2'h2)) 
    i_8_33
       (.I0(1'b0),
        .O(n_8_33));
  LUT1 #(
    .INIT(2'h2)) 
    i_8_4
       (.I0(1'b0),
        .O(n_8_4));
  LUT1 #(
    .INIT(2'h2)) 
    i_8_5
       (.I0(1'b0),
        .O(n_8_5));
  LUT1 #(
    .INIT(2'h2)) 
    i_8_6
       (.I0(1'b0),
        .O(n_8_6));
  LUT1 #(
    .INIT(2'h2)) 
    i_8_7
       (.I0(1'b1),
        .O(n_8_7));
  LUT1 #(
    .INIT(2'h2)) 
    i_8_8
       (.I0(1'b1),
        .O(n_8_8));
  LUT1 #(
    .INIT(2'h2)) 
    i_8_9
       (.I0(1'b1),
        .O(n_8_9));
endmodule

(* ORIG_REF_NAME = "hog_mul_34ns_32nsjbC_MulnS_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_mul_34ns_32nsjbC_MulnS_0_87
   (P,
    sum_q0,
    ap_clk);
  output [26:0]P;
  input [31:0]sum_q0;
  input ap_clk;

  wire [26:0]P;
  wire [33:17]a_reg0;
  wire ap_clk;
  wire [31:0]b_reg0;
  wire [14:0]buff0_reg__0;
  wire buff1_reg_n_100;
  wire buff1_reg_n_101;
  wire buff1_reg_n_102;
  wire buff1_reg_n_103;
  wire buff1_reg_n_104;
  wire buff1_reg_n_105;
  wire buff1_reg_n_106;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire buff1_reg_n_154;
  wire buff1_reg_n_155;
  wire buff1_reg_n_156;
  wire buff1_reg_n_157;
  wire buff1_reg_n_158;
  wire buff1_reg_n_159;
  wire buff1_reg_n_160;
  wire buff1_reg_n_161;
  wire buff1_reg_n_66;
  wire buff1_reg_n_67;
  wire buff1_reg_n_68;
  wire buff1_reg_n_69;
  wire buff1_reg_n_70;
  wire buff1_reg_n_71;
  wire buff1_reg_n_72;
  wire buff1_reg_n_73;
  wire buff1_reg_n_74;
  wire buff1_reg_n_75;
  wire buff1_reg_n_76;
  wire buff1_reg_n_77;
  wire buff1_reg_n_78;
  wire buff1_reg_n_79;
  wire buff1_reg_n_80;
  wire buff1_reg_n_81;
  wire buff1_reg_n_82;
  wire buff1_reg_n_83;
  wire buff1_reg_n_84;
  wire buff1_reg_n_85;
  wire buff1_reg_n_86;
  wire buff1_reg_n_87;
  wire buff1_reg_n_88;
  wire buff1_reg_n_89;
  wire buff1_reg_n_90;
  wire buff1_reg_n_91;
  wire buff1_reg_n_92;
  wire buff1_reg_n_93;
  wire buff1_reg_n_94;
  wire buff1_reg_n_95;
  wire buff1_reg_n_96;
  wire buff1_reg_n_97;
  wire buff1_reg_n_98;
  wire buff1_reg_n_99;
  wire buff2_reg_n_114;
  wire buff2_reg_n_115;
  wire buff2_reg_n_116;
  wire buff2_reg_n_117;
  wire buff2_reg_n_118;
  wire buff2_reg_n_119;
  wire buff2_reg_n_120;
  wire buff2_reg_n_121;
  wire buff2_reg_n_122;
  wire buff2_reg_n_123;
  wire buff2_reg_n_124;
  wire buff2_reg_n_125;
  wire buff2_reg_n_126;
  wire buff2_reg_n_127;
  wire buff2_reg_n_128;
  wire buff2_reg_n_129;
  wire buff2_reg_n_130;
  wire buff2_reg_n_131;
  wire buff2_reg_n_132;
  wire buff2_reg_n_133;
  wire buff2_reg_n_134;
  wire buff2_reg_n_135;
  wire buff2_reg_n_136;
  wire buff2_reg_n_137;
  wire buff2_reg_n_138;
  wire buff2_reg_n_139;
  wire buff2_reg_n_140;
  wire buff2_reg_n_141;
  wire buff2_reg_n_142;
  wire buff2_reg_n_143;
  wire buff2_reg_n_144;
  wire buff2_reg_n_145;
  wire buff2_reg_n_146;
  wire buff2_reg_n_147;
  wire buff2_reg_n_148;
  wire buff2_reg_n_149;
  wire buff2_reg_n_150;
  wire buff2_reg_n_151;
  wire buff2_reg_n_152;
  wire buff2_reg_n_153;
  wire buff2_reg_n_154;
  wire buff2_reg_n_155;
  wire buff2_reg_n_156;
  wire buff2_reg_n_157;
  wire buff2_reg_n_158;
  wire buff2_reg_n_159;
  wire buff2_reg_n_160;
  wire buff2_reg_n_161;
  wire buff3_reg_n_100;
  wire buff3_reg_n_101;
  wire buff3_reg_n_102;
  wire buff3_reg_n_103;
  wire buff3_reg_n_104;
  wire buff3_reg_n_105;
  wire buff3_reg_n_106;
  wire buff3_reg_n_107;
  wire buff3_reg_n_108;
  wire buff3_reg_n_109;
  wire buff3_reg_n_110;
  wire buff3_reg_n_111;
  wire buff3_reg_n_112;
  wire buff3_reg_n_113;
  wire buff3_reg_n_114;
  wire buff3_reg_n_115;
  wire buff3_reg_n_116;
  wire buff3_reg_n_117;
  wire buff3_reg_n_118;
  wire buff3_reg_n_119;
  wire buff3_reg_n_120;
  wire buff3_reg_n_121;
  wire buff3_reg_n_122;
  wire buff3_reg_n_123;
  wire buff3_reg_n_124;
  wire buff3_reg_n_125;
  wire buff3_reg_n_126;
  wire buff3_reg_n_127;
  wire buff3_reg_n_128;
  wire buff3_reg_n_129;
  wire buff3_reg_n_130;
  wire buff3_reg_n_131;
  wire buff3_reg_n_132;
  wire buff3_reg_n_133;
  wire buff3_reg_n_134;
  wire buff3_reg_n_135;
  wire buff3_reg_n_136;
  wire buff3_reg_n_137;
  wire buff3_reg_n_138;
  wire buff3_reg_n_139;
  wire buff3_reg_n_140;
  wire buff3_reg_n_141;
  wire buff3_reg_n_142;
  wire buff3_reg_n_143;
  wire buff3_reg_n_144;
  wire buff3_reg_n_145;
  wire buff3_reg_n_146;
  wire buff3_reg_n_147;
  wire buff3_reg_n_148;
  wire buff3_reg_n_149;
  wire buff3_reg_n_150;
  wire buff3_reg_n_151;
  wire buff3_reg_n_152;
  wire buff3_reg_n_153;
  wire buff3_reg_n_154;
  wire buff3_reg_n_155;
  wire buff3_reg_n_156;
  wire buff3_reg_n_157;
  wire buff3_reg_n_158;
  wire buff3_reg_n_159;
  wire buff3_reg_n_160;
  wire buff3_reg_n_161;
  wire buff3_reg_n_32;
  wire buff3_reg_n_33;
  wire buff3_reg_n_34;
  wire buff3_reg_n_35;
  wire buff3_reg_n_36;
  wire buff3_reg_n_37;
  wire buff3_reg_n_38;
  wire buff3_reg_n_39;
  wire buff3_reg_n_40;
  wire buff3_reg_n_41;
  wire buff3_reg_n_42;
  wire buff3_reg_n_43;
  wire buff3_reg_n_44;
  wire buff3_reg_n_45;
  wire buff3_reg_n_46;
  wire buff3_reg_n_47;
  wire buff3_reg_n_48;
  wire buff3_reg_n_49;
  wire buff3_reg_n_50;
  wire buff3_reg_n_51;
  wire buff3_reg_n_52;
  wire buff3_reg_n_53;
  wire buff3_reg_n_54;
  wire buff3_reg_n_55;
  wire buff3_reg_n_56;
  wire buff3_reg_n_57;
  wire buff3_reg_n_58;
  wire buff3_reg_n_59;
  wire buff3_reg_n_60;
  wire buff3_reg_n_61;
  wire buff3_reg_n_66;
  wire buff3_reg_n_67;
  wire buff3_reg_n_68;
  wire buff3_reg_n_69;
  wire buff3_reg_n_70;
  wire buff3_reg_n_71;
  wire buff3_reg_n_72;
  wire buff3_reg_n_73;
  wire buff3_reg_n_74;
  wire buff3_reg_n_75;
  wire buff3_reg_n_76;
  wire buff3_reg_n_77;
  wire buff3_reg_n_78;
  wire buff3_reg_n_79;
  wire buff3_reg_n_80;
  wire buff3_reg_n_81;
  wire buff3_reg_n_82;
  wire buff3_reg_n_83;
  wire buff3_reg_n_84;
  wire buff3_reg_n_85;
  wire buff3_reg_n_86;
  wire buff3_reg_n_87;
  wire buff3_reg_n_88;
  wire buff3_reg_n_89;
  wire buff3_reg_n_90;
  wire buff3_reg_n_91;
  wire buff3_reg_n_92;
  wire buff3_reg_n_93;
  wire buff3_reg_n_94;
  wire buff3_reg_n_95;
  wire buff3_reg_n_96;
  wire buff3_reg_n_97;
  wire buff3_reg_n_98;
  wire buff3_reg_n_99;
  wire buff4_reg_n_110;
  wire buff4_reg_n_111;
  wire buff4_reg_n_112;
  wire buff4_reg_n_113;
  wire buff4_reg_n_66;
  wire buff4_reg_n_67;
  wire buff4_reg_n_68;
  wire buff4_reg_n_69;
  wire buff4_reg_n_70;
  wire buff4_reg_n_71;
  wire buff4_reg_n_72;
  wire buff4_reg_n_73;
  wire buff4_reg_n_74;
  wire buff4_reg_n_75;
  wire buff4_reg_n_76;
  wire buff4_reg_n_77;
  wire buff4_reg_n_78;
  wire buff4_reg_n_79;
  wire buff4_reg_n_80;
  wire buff4_reg_n_81;
  wire buff4_reg_n_82;
  (* RTL_KEEP = "true" *) wire n_8_0;
  (* RTL_KEEP = "true" *) wire n_8_1;
  (* RTL_KEEP = "true" *) wire n_8_10;
  (* RTL_KEEP = "true" *) wire n_8_11;
  (* RTL_KEEP = "true" *) wire n_8_12;
  (* RTL_KEEP = "true" *) wire n_8_13;
  (* RTL_KEEP = "true" *) wire n_8_14;
  (* RTL_KEEP = "true" *) wire n_8_15;
  (* RTL_KEEP = "true" *) wire n_8_16;
  (* RTL_KEEP = "true" *) wire n_8_17;
  (* RTL_KEEP = "true" *) wire n_8_18;
  (* RTL_KEEP = "true" *) wire n_8_19;
  (* RTL_KEEP = "true" *) wire n_8_2;
  (* RTL_KEEP = "true" *) wire n_8_20;
  (* RTL_KEEP = "true" *) wire n_8_21;
  (* RTL_KEEP = "true" *) wire n_8_22;
  (* RTL_KEEP = "true" *) wire n_8_23;
  (* RTL_KEEP = "true" *) wire n_8_24;
  (* RTL_KEEP = "true" *) wire n_8_25;
  (* RTL_KEEP = "true" *) wire n_8_26;
  (* RTL_KEEP = "true" *) wire n_8_27;
  (* RTL_KEEP = "true" *) wire n_8_28;
  (* RTL_KEEP = "true" *) wire n_8_29;
  (* RTL_KEEP = "true" *) wire n_8_3;
  (* RTL_KEEP = "true" *) wire n_8_30;
  (* RTL_KEEP = "true" *) wire n_8_31;
  (* RTL_KEEP = "true" *) wire n_8_32;
  (* RTL_KEEP = "true" *) wire n_8_33;
  (* RTL_KEEP = "true" *) wire n_8_4;
  (* RTL_KEEP = "true" *) wire n_8_5;
  (* RTL_KEEP = "true" *) wire n_8_6;
  (* RTL_KEEP = "true" *) wire n_8_7;
  (* RTL_KEEP = "true" *) wire n_8_8;
  (* RTL_KEEP = "true" *) wire n_8_9;
  (* RTL_KEEP = "true" *) wire [31:0]sum_q0;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg_P_UNCONNECTED;
  wire NLW_buff3_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff3_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff3_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff3_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff3_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff3_reg_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_buff3_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff3_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff4_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff4_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff4_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff4_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff4_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff4_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff4_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff4_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff4_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff4_reg_PCOUT_UNCONNECTED;

  FDRE \a_reg0_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(n_8_16),
        .Q(a_reg0[17]),
        .R(1'b0));
  FDRE \a_reg0_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(n_8_15),
        .Q(a_reg0[18]),
        .R(1'b0));
  FDRE \a_reg0_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(n_8_14),
        .Q(a_reg0[19]),
        .R(1'b0));
  FDRE \a_reg0_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(n_8_13),
        .Q(a_reg0[20]),
        .R(1'b0));
  FDRE \a_reg0_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(n_8_12),
        .Q(a_reg0[21]),
        .R(1'b0));
  FDRE \a_reg0_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(n_8_11),
        .Q(a_reg0[22]),
        .R(1'b0));
  FDRE \a_reg0_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(n_8_10),
        .Q(a_reg0[23]),
        .R(1'b0));
  FDRE \a_reg0_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(n_8_9),
        .Q(a_reg0[24]),
        .R(1'b0));
  FDRE \a_reg0_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(n_8_8),
        .Q(a_reg0[25]),
        .R(1'b0));
  FDRE \a_reg0_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(n_8_7),
        .Q(a_reg0[26]),
        .R(1'b0));
  FDRE \a_reg0_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(n_8_6),
        .Q(a_reg0[27]),
        .R(1'b0));
  FDRE \a_reg0_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(n_8_5),
        .Q(a_reg0[28]),
        .R(1'b0));
  FDRE \a_reg0_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(n_8_4),
        .Q(a_reg0[29]),
        .R(1'b0));
  FDRE \a_reg0_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(n_8_3),
        .Q(a_reg0[30]),
        .R(1'b0));
  FDRE \a_reg0_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(n_8_2),
        .Q(a_reg0[31]),
        .R(1'b0));
  FDRE \a_reg0_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(n_8_1),
        .Q(a_reg0[32]),
        .R(1'b0));
  FDRE \a_reg0_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(n_8_0),
        .Q(a_reg0[33]),
        .R(1'b0));
  FDRE \b_reg0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sum_q0[0]),
        .Q(b_reg0[0]),
        .R(1'b0));
  FDRE \b_reg0_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sum_q0[10]),
        .Q(b_reg0[10]),
        .R(1'b0));
  FDRE \b_reg0_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sum_q0[11]),
        .Q(b_reg0[11]),
        .R(1'b0));
  FDRE \b_reg0_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sum_q0[12]),
        .Q(b_reg0[12]),
        .R(1'b0));
  FDRE \b_reg0_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sum_q0[13]),
        .Q(b_reg0[13]),
        .R(1'b0));
  FDRE \b_reg0_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sum_q0[14]),
        .Q(b_reg0[14]),
        .R(1'b0));
  FDRE \b_reg0_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sum_q0[15]),
        .Q(b_reg0[15]),
        .R(1'b0));
  FDRE \b_reg0_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sum_q0[16]),
        .Q(b_reg0[16]),
        .R(1'b0));
  FDRE \b_reg0_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sum_q0[17]),
        .Q(b_reg0[17]),
        .R(1'b0));
  FDRE \b_reg0_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sum_q0[18]),
        .Q(b_reg0[18]),
        .R(1'b0));
  FDRE \b_reg0_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sum_q0[19]),
        .Q(b_reg0[19]),
        .R(1'b0));
  FDRE \b_reg0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sum_q0[1]),
        .Q(b_reg0[1]),
        .R(1'b0));
  FDRE \b_reg0_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sum_q0[20]),
        .Q(b_reg0[20]),
        .R(1'b0));
  FDRE \b_reg0_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sum_q0[21]),
        .Q(b_reg0[21]),
        .R(1'b0));
  FDRE \b_reg0_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sum_q0[22]),
        .Q(b_reg0[22]),
        .R(1'b0));
  FDRE \b_reg0_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sum_q0[23]),
        .Q(b_reg0[23]),
        .R(1'b0));
  FDRE \b_reg0_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sum_q0[24]),
        .Q(b_reg0[24]),
        .R(1'b0));
  FDRE \b_reg0_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sum_q0[25]),
        .Q(b_reg0[25]),
        .R(1'b0));
  FDRE \b_reg0_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sum_q0[26]),
        .Q(b_reg0[26]),
        .R(1'b0));
  FDRE \b_reg0_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sum_q0[27]),
        .Q(b_reg0[27]),
        .R(1'b0));
  FDRE \b_reg0_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sum_q0[28]),
        .Q(b_reg0[28]),
        .R(1'b0));
  FDRE \b_reg0_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sum_q0[29]),
        .Q(b_reg0[29]),
        .R(1'b0));
  FDRE \b_reg0_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sum_q0[2]),
        .Q(b_reg0[2]),
        .R(1'b0));
  FDRE \b_reg0_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sum_q0[30]),
        .Q(b_reg0[30]),
        .R(1'b0));
  FDRE \b_reg0_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sum_q0[31]),
        .Q(b_reg0[31]),
        .R(1'b0));
  FDRE \b_reg0_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sum_q0[3]),
        .Q(b_reg0[3]),
        .R(1'b0));
  FDRE \b_reg0_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sum_q0[4]),
        .Q(b_reg0[4]),
        .R(1'b0));
  FDRE \b_reg0_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sum_q0[5]),
        .Q(b_reg0[5]),
        .R(1'b0));
  FDRE \b_reg0_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sum_q0[6]),
        .Q(b_reg0[6]),
        .R(1'b0));
  FDRE \b_reg0_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sum_q0[7]),
        .Q(b_reg0[7]),
        .R(1'b0));
  FDRE \b_reg0_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sum_q0[8]),
        .Q(b_reg0[8]),
        .R(1'b0));
  FDRE \b_reg0_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sum_q0[9]),
        .Q(b_reg0[9]),
        .R(1'b0));
  FDRE \buff0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg0[17]),
        .Q(buff0_reg__0[0]),
        .R(1'b0));
  FDRE \buff0_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg0[27]),
        .Q(buff0_reg__0[10]),
        .R(1'b0));
  FDRE \buff0_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg0[28]),
        .Q(buff0_reg__0[11]),
        .R(1'b0));
  FDRE \buff0_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg0[29]),
        .Q(buff0_reg__0[12]),
        .R(1'b0));
  FDRE \buff0_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg0[30]),
        .Q(buff0_reg__0[13]),
        .R(1'b0));
  FDRE \buff0_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg0[31]),
        .Q(buff0_reg__0[14]),
        .R(1'b0));
  FDRE \buff0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg0[18]),
        .Q(buff0_reg__0[1]),
        .R(1'b0));
  FDRE \buff0_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg0[19]),
        .Q(buff0_reg__0[2]),
        .R(1'b0));
  FDRE \buff0_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg0[20]),
        .Q(buff0_reg__0[3]),
        .R(1'b0));
  FDRE \buff0_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg0[21]),
        .Q(buff0_reg__0[4]),
        .R(1'b0));
  FDRE \buff0_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg0[22]),
        .Q(buff0_reg__0[5]),
        .R(1'b0));
  FDRE \buff0_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg0[23]),
        .Q(buff0_reg__0[6]),
        .R(1'b0));
  FDRE \buff0_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg0[24]),
        .Q(buff0_reg__0[7]),
        .R(1'b0));
  FDRE \buff0_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg0[25]),
        .Q(buff0_reg__0[8]),
        .R(1'b0));
  FDRE \buff0_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg0[26]),
        .Q(buff0_reg__0[9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,n_8_17,n_8_18,n_8_19,n_8_20,n_8_21,n_8_22,n_8_23,n_8_24,n_8_25,n_8_26,n_8_27,n_8_28,n_8_29,n_8_30,n_8_31,n_8_32,n_8_33}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,sum_q0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P({buff1_reg_n_66,buff1_reg_n_67,buff1_reg_n_68,buff1_reg_n_69,buff1_reg_n_70,buff1_reg_n_71,buff1_reg_n_72,buff1_reg_n_73,buff1_reg_n_74,buff1_reg_n_75,buff1_reg_n_76,buff1_reg_n_77,buff1_reg_n_78,buff1_reg_n_79,buff1_reg_n_80,buff1_reg_n_81,buff1_reg_n_82,buff1_reg_n_83,buff1_reg_n_84,buff1_reg_n_85,buff1_reg_n_86,buff1_reg_n_87,buff1_reg_n_88,buff1_reg_n_89,buff1_reg_n_90,buff1_reg_n_91,buff1_reg_n_92,buff1_reg_n_93,buff1_reg_n_94,buff1_reg_n_95,buff1_reg_n_96,buff1_reg_n_97,buff1_reg_n_98,buff1_reg_n_99,buff1_reg_n_100,buff1_reg_n_101,buff1_reg_n_102,buff1_reg_n_103,buff1_reg_n_104,buff1_reg_n_105,buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113}),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153,buff1_reg_n_154,buff1_reg_n_155,buff1_reg_n_156,buff1_reg_n_157,buff1_reg_n_158,buff1_reg_n_159,buff1_reg_n_160,buff1_reg_n_161}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,n_8_17,n_8_18,n_8_19,n_8_20,n_8_21,n_8_22,n_8_23,n_8_24,n_8_25,n_8_26,n_8_27,n_8_28,n_8_29,n_8_30,n_8_31,n_8_32,n_8_33}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,b_reg0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff2_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153,buff1_reg_n_154,buff1_reg_n_155,buff1_reg_n_156,buff1_reg_n_157,buff1_reg_n_158,buff1_reg_n_159,buff1_reg_n_160,buff1_reg_n_161}),
        .PCOUT({buff2_reg_n_114,buff2_reg_n_115,buff2_reg_n_116,buff2_reg_n_117,buff2_reg_n_118,buff2_reg_n_119,buff2_reg_n_120,buff2_reg_n_121,buff2_reg_n_122,buff2_reg_n_123,buff2_reg_n_124,buff2_reg_n_125,buff2_reg_n_126,buff2_reg_n_127,buff2_reg_n_128,buff2_reg_n_129,buff2_reg_n_130,buff2_reg_n_131,buff2_reg_n_132,buff2_reg_n_133,buff2_reg_n_134,buff2_reg_n_135,buff2_reg_n_136,buff2_reg_n_137,buff2_reg_n_138,buff2_reg_n_139,buff2_reg_n_140,buff2_reg_n_141,buff2_reg_n_142,buff2_reg_n_143,buff2_reg_n_144,buff2_reg_n_145,buff2_reg_n_146,buff2_reg_n_147,buff2_reg_n_148,buff2_reg_n_149,buff2_reg_n_150,buff2_reg_n_151,buff2_reg_n_152,buff2_reg_n_153,buff2_reg_n_154,buff2_reg_n_155,buff2_reg_n_156,buff2_reg_n_157,buff2_reg_n_158,buff2_reg_n_159,buff2_reg_n_160,buff2_reg_n_161}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff3_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,a_reg0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({buff3_reg_n_32,buff3_reg_n_33,buff3_reg_n_34,buff3_reg_n_35,buff3_reg_n_36,buff3_reg_n_37,buff3_reg_n_38,buff3_reg_n_39,buff3_reg_n_40,buff3_reg_n_41,buff3_reg_n_42,buff3_reg_n_43,buff3_reg_n_44,buff3_reg_n_45,buff3_reg_n_46,buff3_reg_n_47,buff3_reg_n_48,buff3_reg_n_49,buff3_reg_n_50,buff3_reg_n_51,buff3_reg_n_52,buff3_reg_n_53,buff3_reg_n_54,buff3_reg_n_55,buff3_reg_n_56,buff3_reg_n_57,buff3_reg_n_58,buff3_reg_n_59,buff3_reg_n_60,buff3_reg_n_61}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,b_reg0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff3_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff3_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff3_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff3_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff3_reg_OVERFLOW_UNCONNECTED),
        .P({buff3_reg_n_66,buff3_reg_n_67,buff3_reg_n_68,buff3_reg_n_69,buff3_reg_n_70,buff3_reg_n_71,buff3_reg_n_72,buff3_reg_n_73,buff3_reg_n_74,buff3_reg_n_75,buff3_reg_n_76,buff3_reg_n_77,buff3_reg_n_78,buff3_reg_n_79,buff3_reg_n_80,buff3_reg_n_81,buff3_reg_n_82,buff3_reg_n_83,buff3_reg_n_84,buff3_reg_n_85,buff3_reg_n_86,buff3_reg_n_87,buff3_reg_n_88,buff3_reg_n_89,buff3_reg_n_90,buff3_reg_n_91,buff3_reg_n_92,buff3_reg_n_93,buff3_reg_n_94,buff3_reg_n_95,buff3_reg_n_96,buff3_reg_n_97,buff3_reg_n_98,buff3_reg_n_99,buff3_reg_n_100,buff3_reg_n_101,buff3_reg_n_102,buff3_reg_n_103,buff3_reg_n_104,buff3_reg_n_105,buff3_reg_n_106,buff3_reg_n_107,buff3_reg_n_108,buff3_reg_n_109,buff3_reg_n_110,buff3_reg_n_111,buff3_reg_n_112,buff3_reg_n_113}),
        .PATTERNBDETECT(NLW_buff3_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff3_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff2_reg_n_114,buff2_reg_n_115,buff2_reg_n_116,buff2_reg_n_117,buff2_reg_n_118,buff2_reg_n_119,buff2_reg_n_120,buff2_reg_n_121,buff2_reg_n_122,buff2_reg_n_123,buff2_reg_n_124,buff2_reg_n_125,buff2_reg_n_126,buff2_reg_n_127,buff2_reg_n_128,buff2_reg_n_129,buff2_reg_n_130,buff2_reg_n_131,buff2_reg_n_132,buff2_reg_n_133,buff2_reg_n_134,buff2_reg_n_135,buff2_reg_n_136,buff2_reg_n_137,buff2_reg_n_138,buff2_reg_n_139,buff2_reg_n_140,buff2_reg_n_141,buff2_reg_n_142,buff2_reg_n_143,buff2_reg_n_144,buff2_reg_n_145,buff2_reg_n_146,buff2_reg_n_147,buff2_reg_n_148,buff2_reg_n_149,buff2_reg_n_150,buff2_reg_n_151,buff2_reg_n_152,buff2_reg_n_153,buff2_reg_n_154,buff2_reg_n_155,buff2_reg_n_156,buff2_reg_n_157,buff2_reg_n_158,buff2_reg_n_159,buff2_reg_n_160,buff2_reg_n_161}),
        .PCOUT({buff3_reg_n_114,buff3_reg_n_115,buff3_reg_n_116,buff3_reg_n_117,buff3_reg_n_118,buff3_reg_n_119,buff3_reg_n_120,buff3_reg_n_121,buff3_reg_n_122,buff3_reg_n_123,buff3_reg_n_124,buff3_reg_n_125,buff3_reg_n_126,buff3_reg_n_127,buff3_reg_n_128,buff3_reg_n_129,buff3_reg_n_130,buff3_reg_n_131,buff3_reg_n_132,buff3_reg_n_133,buff3_reg_n_134,buff3_reg_n_135,buff3_reg_n_136,buff3_reg_n_137,buff3_reg_n_138,buff3_reg_n_139,buff3_reg_n_140,buff3_reg_n_141,buff3_reg_n_142,buff3_reg_n_143,buff3_reg_n_144,buff3_reg_n_145,buff3_reg_n_146,buff3_reg_n_147,buff3_reg_n_148,buff3_reg_n_149,buff3_reg_n_150,buff3_reg_n_151,buff3_reg_n_152,buff3_reg_n_153,buff3_reg_n_154,buff3_reg_n_155,buff3_reg_n_156,buff3_reg_n_157,buff3_reg_n_158,buff3_reg_n_159,buff3_reg_n_160,buff3_reg_n_161}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff3_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff4_reg
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ACIN({buff3_reg_n_32,buff3_reg_n_33,buff3_reg_n_34,buff3_reg_n_35,buff3_reg_n_36,buff3_reg_n_37,buff3_reg_n_38,buff3_reg_n_39,buff3_reg_n_40,buff3_reg_n_41,buff3_reg_n_42,buff3_reg_n_43,buff3_reg_n_44,buff3_reg_n_45,buff3_reg_n_46,buff3_reg_n_47,buff3_reg_n_48,buff3_reg_n_49,buff3_reg_n_50,buff3_reg_n_51,buff3_reg_n_52,buff3_reg_n_53,buff3_reg_n_54,buff3_reg_n_55,buff3_reg_n_56,buff3_reg_n_57,buff3_reg_n_58,buff3_reg_n_59,buff3_reg_n_60,buff3_reg_n_61}),
        .ACOUT(NLW_buff4_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,buff0_reg__0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff4_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff4_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff4_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff4_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff4_reg_OVERFLOW_UNCONNECTED),
        .P({buff4_reg_n_66,buff4_reg_n_67,buff4_reg_n_68,buff4_reg_n_69,buff4_reg_n_70,buff4_reg_n_71,buff4_reg_n_72,buff4_reg_n_73,buff4_reg_n_74,buff4_reg_n_75,buff4_reg_n_76,buff4_reg_n_77,buff4_reg_n_78,buff4_reg_n_79,buff4_reg_n_80,buff4_reg_n_81,buff4_reg_n_82,P,buff4_reg_n_110,buff4_reg_n_111,buff4_reg_n_112,buff4_reg_n_113}),
        .PATTERNBDETECT(NLW_buff4_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff4_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff3_reg_n_114,buff3_reg_n_115,buff3_reg_n_116,buff3_reg_n_117,buff3_reg_n_118,buff3_reg_n_119,buff3_reg_n_120,buff3_reg_n_121,buff3_reg_n_122,buff3_reg_n_123,buff3_reg_n_124,buff3_reg_n_125,buff3_reg_n_126,buff3_reg_n_127,buff3_reg_n_128,buff3_reg_n_129,buff3_reg_n_130,buff3_reg_n_131,buff3_reg_n_132,buff3_reg_n_133,buff3_reg_n_134,buff3_reg_n_135,buff3_reg_n_136,buff3_reg_n_137,buff3_reg_n_138,buff3_reg_n_139,buff3_reg_n_140,buff3_reg_n_141,buff3_reg_n_142,buff3_reg_n_143,buff3_reg_n_144,buff3_reg_n_145,buff3_reg_n_146,buff3_reg_n_147,buff3_reg_n_148,buff3_reg_n_149,buff3_reg_n_150,buff3_reg_n_151,buff3_reg_n_152,buff3_reg_n_153,buff3_reg_n_154,buff3_reg_n_155,buff3_reg_n_156,buff3_reg_n_157,buff3_reg_n_158,buff3_reg_n_159,buff3_reg_n_160,buff3_reg_n_161}),
        .PCOUT(NLW_buff4_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff4_reg_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h2)) 
    i_8_0
       (.I0(1'b0),
        .O(n_8_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_8_1
       (.I0(1'b1),
        .O(n_8_1));
  LUT1 #(
    .INIT(2'h2)) 
    i_8_10
       (.I0(1'b0),
        .O(n_8_10));
  LUT1 #(
    .INIT(2'h2)) 
    i_8_11
       (.I0(1'b0),
        .O(n_8_11));
  LUT1 #(
    .INIT(2'h2)) 
    i_8_12
       (.I0(1'b0),
        .O(n_8_12));
  LUT1 #(
    .INIT(2'h2)) 
    i_8_13
       (.I0(1'b1),
        .O(n_8_13));
  LUT1 #(
    .INIT(2'h2)) 
    i_8_14
       (.I0(1'b1),
        .O(n_8_14));
  LUT1 #(
    .INIT(2'h2)) 
    i_8_15
       (.I0(1'b1),
        .O(n_8_15));
  LUT1 #(
    .INIT(2'h2)) 
    i_8_16
       (.I0(1'b0),
        .O(n_8_16));
  LUT1 #(
    .INIT(2'h2)) 
    i_8_17
       (.I0(1'b0),
        .O(n_8_17));
  LUT1 #(
    .INIT(2'h2)) 
    i_8_18
       (.I0(1'b0),
        .O(n_8_18));
  LUT1 #(
    .INIT(2'h2)) 
    i_8_19
       (.I0(1'b1),
        .O(n_8_19));
  LUT1 #(
    .INIT(2'h2)) 
    i_8_2
       (.I0(1'b1),
        .O(n_8_2));
  LUT1 #(
    .INIT(2'h2)) 
    i_8_20
       (.I0(1'b1),
        .O(n_8_20));
  LUT1 #(
    .INIT(2'h2)) 
    i_8_21
       (.I0(1'b1),
        .O(n_8_21));
  LUT1 #(
    .INIT(2'h2)) 
    i_8_22
       (.I0(1'b0),
        .O(n_8_22));
  LUT1 #(
    .INIT(2'h2)) 
    i_8_23
       (.I0(1'b0),
        .O(n_8_23));
  LUT1 #(
    .INIT(2'h2)) 
    i_8_24
       (.I0(1'b0),
        .O(n_8_24));
  LUT1 #(
    .INIT(2'h2)) 
    i_8_25
       (.I0(1'b1),
        .O(n_8_25));
  LUT1 #(
    .INIT(2'h2)) 
    i_8_26
       (.I0(1'b1),
        .O(n_8_26));
  LUT1 #(
    .INIT(2'h2)) 
    i_8_27
       (.I0(1'b1),
        .O(n_8_27));
  LUT1 #(
    .INIT(2'h2)) 
    i_8_28
       (.I0(1'b0),
        .O(n_8_28));
  LUT1 #(
    .INIT(2'h2)) 
    i_8_29
       (.I0(1'b0),
        .O(n_8_29));
  LUT1 #(
    .INIT(2'h2)) 
    i_8_3
       (.I0(1'b1),
        .O(n_8_3));
  LUT1 #(
    .INIT(2'h2)) 
    i_8_30
       (.I0(1'b1),
        .O(n_8_30));
  LUT1 #(
    .INIT(2'h2)) 
    i_8_31
       (.I0(1'b0),
        .O(n_8_31));
  LUT1 #(
    .INIT(2'h2)) 
    i_8_32
       (.I0(1'b0),
        .O(n_8_32));
  LUT1 #(
    .INIT(2'h2)) 
    i_8_33
       (.I0(1'b0),
        .O(n_8_33));
  LUT1 #(
    .INIT(2'h2)) 
    i_8_4
       (.I0(1'b0),
        .O(n_8_4));
  LUT1 #(
    .INIT(2'h2)) 
    i_8_5
       (.I0(1'b0),
        .O(n_8_5));
  LUT1 #(
    .INIT(2'h2)) 
    i_8_6
       (.I0(1'b0),
        .O(n_8_6));
  LUT1 #(
    .INIT(2'h2)) 
    i_8_7
       (.I0(1'b1),
        .O(n_8_7));
  LUT1 #(
    .INIT(2'h2)) 
    i_8_8
       (.I0(1'b1),
        .O(n_8_8));
  LUT1 #(
    .INIT(2'h2)) 
    i_8_9
       (.I0(1'b1),
        .O(n_8_9));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_mul_mul_10ns_DeQ
   (P,
    p_22_in,
    ap_NS_fsm5,
    ap_clk,
    ap_rst_n_inv,
    Q);
  output [4:0]P;
  input p_22_in;
  input ap_NS_fsm5;
  input ap_clk;
  input ap_rst_n_inv;
  input [9:0]Q;

  wire [4:0]P;
  wire [9:0]Q;
  wire ap_NS_fsm5;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire p_22_in;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_mul_mul_10ns_DeQ_DSP48_0_84 hog_mul_mul_10ns_DeQ_DSP48_0_U
       (.P(P),
        .Q(Q),
        .ap_NS_fsm5(ap_NS_fsm5),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .p_22_in(p_22_in));
endmodule

(* ORIG_REF_NAME = "hog_mul_mul_10ns_DeQ" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_mul_mul_10ns_DeQ_2
   (P,
    p_19_in,
    I_RREADY2,
    ap_clk,
    ap_rst_n_inv,
    Q);
  output [4:0]P;
  input p_19_in;
  input I_RREADY2;
  input ap_clk;
  input ap_rst_n_inv;
  input [9:0]Q;

  wire I_RREADY2;
  wire [4:0]P;
  wire [9:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire p_19_in;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_mul_mul_10ns_DeQ_DSP48_0 hog_mul_mul_10ns_DeQ_DSP48_0_U
       (.I_RREADY2(I_RREADY2),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .p_19_in(p_19_in));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_mul_mul_10ns_DeQ_DSP48_0
   (P,
    p_19_in,
    I_RREADY2,
    ap_clk,
    ap_rst_n_inv,
    Q);
  output [4:0]P;
  input p_19_in;
  input I_RREADY2;
  input ap_clk;
  input ap_rst_n_inv;
  input [9:0]Q;

  wire I_RREADY2;
  wire [4:0]P;
  wire [9:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire p_19_in;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_110;
  wire p_reg_reg_n_111;
  wire p_reg_reg_n_112;
  wire p_reg_reg_n_113;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:21]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_19_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_19_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_19_in),
        .CEP(I_RREADY2),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:21],P,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109,p_reg_reg_n_110,p_reg_reg_n_111,p_reg_reg_n_112,p_reg_reg_n_113}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(ap_rst_n_inv),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(ap_rst_n_inv),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(ap_rst_n_inv),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "hog_mul_mul_10ns_DeQ_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_mul_mul_10ns_DeQ_DSP48_0_84
   (P,
    p_22_in,
    ap_NS_fsm5,
    ap_clk,
    ap_rst_n_inv,
    Q);
  output [4:0]P;
  input p_22_in;
  input ap_NS_fsm5;
  input ap_clk;
  input ap_rst_n_inv;
  input [9:0]Q;

  wire [4:0]P;
  wire [9:0]Q;
  wire ap_NS_fsm5;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire p_22_in;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_110;
  wire p_reg_reg_n_111;
  wire p_reg_reg_n_112;
  wire p_reg_reg_n_113;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:21]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_22_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_22_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_22_in),
        .CEP(ap_NS_fsm5),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:21],P,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109,p_reg_reg_n_110,p_reg_reg_n_111,p_reg_reg_n_112,p_reg_reg_n_113}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(ap_rst_n_inv),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(ap_rst_n_inv),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(ap_rst_n_inv),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_normalized0_V
   (D,
    ap_clk,
    WEA,
    normalized0_V_ce0,
    \ap_pipeline_reg_pp2_iter1_tmp_i_reg_1748_reg[0] ,
    \ap_pipeline_reg_pp0_iter9_tmp_21_reg_660_reg[6] ,
    Q,
    DIADI);
  output [9:0]D;
  input ap_clk;
  input [0:0]WEA;
  input normalized0_V_ce0;
  input \ap_pipeline_reg_pp2_iter1_tmp_i_reg_1748_reg[0] ;
  input [6:0]\ap_pipeline_reg_pp0_iter9_tmp_21_reg_660_reg[6] ;
  input [6:0]Q;
  input [4:0]DIADI;

  wire [9:0]D;
  wire [4:0]DIADI;
  wire [6:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire [6:0]\ap_pipeline_reg_pp0_iter9_tmp_21_reg_660_reg[6] ;
  wire \ap_pipeline_reg_pp2_iter1_tmp_i_reg_1748_reg[0] ;
  wire normalized0_V_ce0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_normalized0_V_ram_43 hog_normalized0_V_ram_U
       (.D(D),
        .DIADI(DIADI),
        .Q(Q),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .\ap_pipeline_reg_pp0_iter9_tmp_21_reg_660_reg[6] (\ap_pipeline_reg_pp0_iter9_tmp_21_reg_660_reg[6] ),
        .\ap_pipeline_reg_pp2_iter1_tmp_i_reg_1748_reg[0] (\ap_pipeline_reg_pp2_iter1_tmp_i_reg_1748_reg[0] ),
        .normalized0_V_ce0(normalized0_V_ce0));
endmodule

(* ORIG_REF_NAME = "hog_normalized0_V" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_normalized0_V_40
   (r_V_1_reg_1822_reg,
    ram_reg,
    ap_clk,
    WEA,
    normalized0_V_ce0,
    \ap_pipeline_reg_pp0_iter9_tmp_4_reg_660_reg[6] ,
    Q,
    DIADI,
    ap_pipeline_reg_pp2_iter1_tmp_i_reg_1748);
  output [9:0]r_V_1_reg_1822_reg;
  output ram_reg;
  input ap_clk;
  input [0:0]WEA;
  input normalized0_V_ce0;
  input [6:0]\ap_pipeline_reg_pp0_iter9_tmp_4_reg_660_reg[6] ;
  input [6:0]Q;
  input [4:0]DIADI;
  input ap_pipeline_reg_pp2_iter1_tmp_i_reg_1748;

  wire [4:0]DIADI;
  wire [6:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire [6:0]\ap_pipeline_reg_pp0_iter9_tmp_4_reg_660_reg[6] ;
  wire ap_pipeline_reg_pp2_iter1_tmp_i_reg_1748;
  wire normalized0_V_ce0;
  wire [9:0]r_V_1_reg_1822_reg;
  wire ram_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_normalized0_V_ram hog_normalized0_V_ram_U
       (.DIADI(DIADI),
        .Q(Q),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .\ap_pipeline_reg_pp0_iter9_tmp_4_reg_660_reg[6] (\ap_pipeline_reg_pp0_iter9_tmp_4_reg_660_reg[6] ),
        .ap_pipeline_reg_pp2_iter1_tmp_i_reg_1748(ap_pipeline_reg_pp2_iter1_tmp_i_reg_1748),
        .normalized0_V_ce0(normalized0_V_ce0),
        .r_V_1_reg_1822_reg(r_V_1_reg_1822_reg),
        .ram_reg_0(ram_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_normalized0_V_ram
   (r_V_1_reg_1822_reg,
    ram_reg_0,
    ap_clk,
    WEA,
    normalized0_V_ce0,
    \ap_pipeline_reg_pp0_iter9_tmp_4_reg_660_reg[6] ,
    Q,
    DIADI,
    ap_pipeline_reg_pp2_iter1_tmp_i_reg_1748);
  output [9:0]r_V_1_reg_1822_reg;
  output ram_reg_0;
  input ap_clk;
  input [0:0]WEA;
  input normalized0_V_ce0;
  input [6:0]\ap_pipeline_reg_pp0_iter9_tmp_4_reg_660_reg[6] ;
  input [6:0]Q;
  input [4:0]DIADI;
  input ap_pipeline_reg_pp2_iter1_tmp_i_reg_1748;

  wire [4:0]DIADI;
  wire [6:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire [6:0]\ap_pipeline_reg_pp0_iter9_tmp_4_reg_660_reg[6] ;
  wire ap_pipeline_reg_pp2_iter1_tmp_i_reg_1748;
  wire normalized0_V_ce0;
  wire [9:0]r_V_1_reg_1822_reg;
  wire ram_reg_0;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:10]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d10" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d10" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "9" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,\ap_pipeline_reg_pp0_iter9_tmp_4_reg_660_reg[6] ,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,Q,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI,DIADI[3:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:10],r_V_1_reg_1822_reg}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(WEA),
        .ENBWREN(normalized0_V_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(ram_reg_0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_2__4
       (.I0(ap_pipeline_reg_pp2_iter1_tmp_i_reg_1748),
        .O(ram_reg_0));
endmodule

(* ORIG_REF_NAME = "hog_normalized0_V_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_normalized0_V_ram_43
   (D,
    ap_clk,
    WEA,
    normalized0_V_ce0,
    \ap_pipeline_reg_pp2_iter1_tmp_i_reg_1748_reg[0] ,
    \ap_pipeline_reg_pp0_iter9_tmp_21_reg_660_reg[6] ,
    Q,
    DIADI);
  output [9:0]D;
  input ap_clk;
  input [0:0]WEA;
  input normalized0_V_ce0;
  input \ap_pipeline_reg_pp2_iter1_tmp_i_reg_1748_reg[0] ;
  input [6:0]\ap_pipeline_reg_pp0_iter9_tmp_21_reg_660_reg[6] ;
  input [6:0]Q;
  input [4:0]DIADI;

  wire [9:0]D;
  wire [4:0]DIADI;
  wire [6:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire [6:0]\ap_pipeline_reg_pp0_iter9_tmp_21_reg_660_reg[6] ;
  wire \ap_pipeline_reg_pp2_iter1_tmp_i_reg_1748_reg[0] ;
  wire normalized0_V_ce0;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:10]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d10" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d10" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "9" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,\ap_pipeline_reg_pp0_iter9_tmp_21_reg_660_reg[6] ,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,Q,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI,DIADI[3:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:10],D}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(WEA),
        .ENBWREN(normalized0_V_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(\ap_pipeline_reg_pp2_iter1_tmp_i_reg_1748_reg[0] ),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_sum0
   (sum_q0,
    ap_clk,
    sum0_ce0,
    sum0_we1,
    ADDRARDADDR,
    sum_address1,
    sum_d1,
    \ap_CS_fsm_reg[7] ,
    \ap_CS_fsm_reg[7]_0 );
  output [31:0]sum_q0;
  input ap_clk;
  input sum0_ce0;
  input sum0_we1;
  input [0:0]ADDRARDADDR;
  input [0:0]sum_address1;
  input [31:0]sum_d1;
  input [0:0]\ap_CS_fsm_reg[7] ;
  input [0:0]\ap_CS_fsm_reg[7]_0 ;

  wire [0:0]ADDRARDADDR;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire [0:0]\ap_CS_fsm_reg[7]_0 ;
  wire ap_clk;
  wire sum0_ce0;
  wire sum0_we1;
  wire [0:0]sum_address1;
  wire [31:0]sum_d1;
  wire [31:0]sum_q0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_sum0_ram_42 hog_sum0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm_reg[7] ),
        .\ap_CS_fsm_reg[7]_0 (\ap_CS_fsm_reg[7]_0 ),
        .ap_clk(ap_clk),
        .sum0_ce0(sum0_ce0),
        .sum0_we1(sum0_we1),
        .sum_address1(sum_address1),
        .sum_d1(sum_d1),
        .sum_q0(sum_q0));
endmodule

(* ORIG_REF_NAME = "hog_sum0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_sum0_41
   (D,
    ap_clk,
    sum1_ce0,
    sum1_we1,
    ADDRARDADDR,
    ADDRBWRADDR,
    sum_d1,
    \ap_CS_fsm_reg[7] ,
    \ap_CS_fsm_reg[7]_0 );
  output [31:0]D;
  input ap_clk;
  input sum1_ce0;
  input sum1_we1;
  input [0:0]ADDRARDADDR;
  input [0:0]ADDRBWRADDR;
  input [31:0]sum_d1;
  input [0:0]\ap_CS_fsm_reg[7] ;
  input [0:0]\ap_CS_fsm_reg[7]_0 ;

  wire [0:0]ADDRARDADDR;
  wire [0:0]ADDRBWRADDR;
  wire [31:0]D;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire [0:0]\ap_CS_fsm_reg[7]_0 ;
  wire ap_clk;
  wire sum1_ce0;
  wire sum1_we1;
  wire [31:0]sum_d1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_sum0_ram hog_sum0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm_reg[7] ),
        .\ap_CS_fsm_reg[7]_0 (\ap_CS_fsm_reg[7]_0 ),
        .ap_clk(ap_clk),
        .sum1_ce0(sum1_ce0),
        .sum1_we1(sum1_we1),
        .sum_d1(sum_d1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_sum0_ram
   (D,
    ap_clk,
    sum1_ce0,
    sum1_we1,
    ADDRARDADDR,
    ADDRBWRADDR,
    sum_d1,
    \ap_CS_fsm_reg[7] ,
    \ap_CS_fsm_reg[7]_0 );
  output [31:0]D;
  input ap_clk;
  input sum1_ce0;
  input sum1_we1;
  input [0:0]ADDRARDADDR;
  input [0:0]ADDRBWRADDR;
  input [31:0]sum_d1;
  input [0:0]\ap_CS_fsm_reg[7] ;
  input [0:0]\ap_CS_fsm_reg[7]_0 ;

  wire [0:0]ADDRARDADDR;
  wire [0:0]ADDRBWRADDR;
  wire [31:0]D;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire [0:0]\ap_CS_fsm_reg[7]_0 ;
  wire ap_clk;
  wire sum1_ce0;
  wire sum1_we1;
  wire [31:0]sum_d1;
  wire NLW_ram_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_RDADDRECC_UNCONNECTED;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI(sum_d1),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(D),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(sum1_ce0),
        .ENBWREN(sum1_we1),
        .INJECTDBITERR(NLW_ram_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_SBITERR_UNCONNECTED),
        .WEA({\ap_CS_fsm_reg[7] ,\ap_CS_fsm_reg[7] ,\ap_CS_fsm_reg[7] ,\ap_CS_fsm_reg[7] }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\ap_CS_fsm_reg[7]_0 ,\ap_CS_fsm_reg[7]_0 ,\ap_CS_fsm_reg[7]_0 ,\ap_CS_fsm_reg[7]_0 }));
endmodule

(* ORIG_REF_NAME = "hog_sum0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_sum0_ram_42
   (sum_q0,
    ap_clk,
    sum0_ce0,
    sum0_we1,
    ADDRARDADDR,
    sum_address1,
    sum_d1,
    \ap_CS_fsm_reg[7] ,
    \ap_CS_fsm_reg[7]_0 );
  output [31:0]sum_q0;
  input ap_clk;
  input sum0_ce0;
  input sum0_we1;
  input [0:0]ADDRARDADDR;
  input [0:0]sum_address1;
  input [31:0]sum_d1;
  input [0:0]\ap_CS_fsm_reg[7] ;
  input [0:0]\ap_CS_fsm_reg[7]_0 ;

  wire [0:0]ADDRARDADDR;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire [0:0]\ap_CS_fsm_reg[7]_0 ;
  wire ap_clk;
  wire sum0_ce0;
  wire sum0_we1;
  wire [0:0]sum_address1;
  wire [31:0]sum_d1;
  wire [31:0]sum_q0;
  wire NLW_ram_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_RDADDRECC_UNCONNECTED;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,sum_address1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI(sum_d1),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(sum_q0),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(sum0_ce0),
        .ENBWREN(sum0_we1),
        .INJECTDBITERR(NLW_ram_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_SBITERR_UNCONNECTED),
        .WEA({\ap_CS_fsm_reg[7] ,\ap_CS_fsm_reg[7] ,\ap_CS_fsm_reg[7] ,\ap_CS_fsm_reg[7] }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\ap_CS_fsm_reg[7]_0 ,\ap_CS_fsm_reg[7]_0 ,\ap_CS_fsm_reg[7]_0 ,\ap_CS_fsm_reg[7]_0 }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_urem_10ns_7nsAem
   (\loop[4].remd_tmp_reg[5][3]__0 ,
    dout,
    p_22_in,
    ap_clk,
    Q,
    \exitcond_flatten_reg_1588_reg[0] ,
    ap_enable_reg_pp0_iter1,
    \ap_CS_fsm_reg[3] ,
    \indvar_flatten_next_reg_1592_reg[9] );
  output [4:0]\loop[4].remd_tmp_reg[5][3]__0 ;
  output [9:0]dout;
  input p_22_in;
  input ap_clk;
  input [9:0]Q;
  input \exitcond_flatten_reg_1588_reg[0] ;
  input ap_enable_reg_pp0_iter1;
  input [0:0]\ap_CS_fsm_reg[3] ;
  input [9:0]\indvar_flatten_next_reg_1592_reg[9] ;

  wire [9:0]Q;
  wire [0:0]\ap_CS_fsm_reg[3] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire [9:0]dout;
  wire \exitcond_flatten_reg_1588_reg[0] ;
  wire [9:0]\indvar_flatten_next_reg_1592_reg[9] ;
  wire [4:0]\loop[4].remd_tmp_reg[5][3]__0 ;
  wire p_22_in;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_urem_10ns_7nsAem_div_82 hog_urem_10ns_7nsAem_div_U
       (.Q(Q),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .dout(dout),
        .\exitcond_flatten_reg_1588_reg[0] (\exitcond_flatten_reg_1588_reg[0] ),
        .\indvar_flatten_next_reg_1592_reg[9] (\indvar_flatten_next_reg_1592_reg[9] ),
        .\loop[4].remd_tmp_reg[5][3]__0 (\loop[4].remd_tmp_reg[5][3]__0 ),
        .p_22_in(p_22_in));
endmodule

(* ORIG_REF_NAME = "hog_urem_10ns_7nsAem" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_urem_10ns_7nsAem_3
   (dout,
    p_22_in,
    Q,
    ap_clk);
  output [5:0]dout;
  input p_22_in;
  input [9:0]Q;
  input ap_clk;

  wire [9:0]Q;
  wire ap_clk;
  wire [5:0]dout;
  wire p_22_in;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_urem_10ns_7nsAem_div_80 hog_urem_10ns_7nsAem_div_U
       (.Q(Q),
        .ap_clk(ap_clk),
        .dout(dout),
        .p_22_in(p_22_in));
endmodule

(* ORIG_REF_NAME = "hog_urem_10ns_7nsAem" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_urem_10ns_7nsAem_4
   (\loop[4].remd_tmp_reg[5][3]__0 ,
    dout,
    p_19_in,
    ap_clk,
    Q,
    \exitcond_flatten1_reg_1665_reg[0] ,
    ap_enable_reg_pp1_iter1,
    \ap_CS_fsm_reg[5] ,
    \indvar_flatten_next9_reg_1669_reg[9] );
  output [4:0]\loop[4].remd_tmp_reg[5][3]__0 ;
  output [9:0]dout;
  input p_19_in;
  input ap_clk;
  input [9:0]Q;
  input \exitcond_flatten1_reg_1665_reg[0] ;
  input ap_enable_reg_pp1_iter1;
  input [0:0]\ap_CS_fsm_reg[5] ;
  input [9:0]\indvar_flatten_next9_reg_1669_reg[9] ;

  wire [9:0]Q;
  wire [0:0]\ap_CS_fsm_reg[5] ;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter1;
  wire [9:0]dout;
  wire \exitcond_flatten1_reg_1665_reg[0] ;
  wire [9:0]\indvar_flatten_next9_reg_1669_reg[9] ;
  wire [4:0]\loop[4].remd_tmp_reg[5][3]__0 ;
  wire p_19_in;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_urem_10ns_7nsAem_div_78 hog_urem_10ns_7nsAem_div_U
       (.Q(Q),
        .\ap_CS_fsm_reg[5] (\ap_CS_fsm_reg[5] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter1(ap_enable_reg_pp1_iter1),
        .dout(dout),
        .\exitcond_flatten1_reg_1665_reg[0] (\exitcond_flatten1_reg_1665_reg[0] ),
        .\indvar_flatten_next9_reg_1669_reg[9] (\indvar_flatten_next9_reg_1669_reg[9] ),
        .\loop[4].remd_tmp_reg[5][3]__0 (\loop[4].remd_tmp_reg[5][3]__0 ),
        .p_19_in(p_19_in));
endmodule

(* ORIG_REF_NAME = "hog_urem_10ns_7nsAem" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_urem_10ns_7nsAem_5
   (\tmp_s_reg_1732_reg[5] ,
    p_19_in,
    Q,
    ap_clk);
  output [5:0]\tmp_s_reg_1732_reg[5] ;
  input p_19_in;
  input [9:0]Q;
  input ap_clk;

  wire [9:0]Q;
  wire ap_clk;
  wire p_19_in;
  wire [5:0]\tmp_s_reg_1732_reg[5] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_urem_10ns_7nsAem_div hog_urem_10ns_7nsAem_div_U
       (.Q(Q),
        .ap_clk(ap_clk),
        .p_19_in(p_19_in),
        .\tmp_s_reg_1732_reg[5] (\tmp_s_reg_1732_reg[5] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_urem_10ns_7nsAem_div
   (\tmp_s_reg_1732_reg[5] ,
    p_19_in,
    Q,
    ap_clk);
  output [5:0]\tmp_s_reg_1732_reg[5] ;
  input p_19_in;
  input [9:0]Q;
  input ap_clk;

  wire [9:0]Q;
  wire ap_clk;
  wire [5:0]\loop[9].remd_tmp_reg[10]_0 ;
  wire p_19_in;
  wire [5:0]\tmp_s_reg_1732_reg[5] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_urem_10ns_7nsAem_div_u hog_urem_10ns_7nsAem_div_u_0
       (.Q(Q),
        .ap_clk(ap_clk),
        .p_19_in(p_19_in),
        .\remd_reg[5] (\loop[9].remd_tmp_reg[10]_0 ));
  FDRE \remd_reg[0] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[9].remd_tmp_reg[10]_0 [0]),
        .Q(\tmp_s_reg_1732_reg[5] [0]),
        .R(1'b0));
  FDRE \remd_reg[1] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[9].remd_tmp_reg[10]_0 [1]),
        .Q(\tmp_s_reg_1732_reg[5] [1]),
        .R(1'b0));
  FDRE \remd_reg[2] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[9].remd_tmp_reg[10]_0 [2]),
        .Q(\tmp_s_reg_1732_reg[5] [2]),
        .R(1'b0));
  FDRE \remd_reg[3] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[9].remd_tmp_reg[10]_0 [3]),
        .Q(\tmp_s_reg_1732_reg[5] [3]),
        .R(1'b0));
  FDRE \remd_reg[4] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[9].remd_tmp_reg[10]_0 [4]),
        .Q(\tmp_s_reg_1732_reg[5] [4]),
        .R(1'b0));
  FDRE \remd_reg[5] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[9].remd_tmp_reg[10]_0 [5]),
        .Q(\tmp_s_reg_1732_reg[5] [5]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "hog_urem_10ns_7nsAem_div" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_urem_10ns_7nsAem_div_78
   (\loop[4].remd_tmp_reg[5][3]__0 ,
    dout,
    p_19_in,
    ap_clk,
    Q,
    \exitcond_flatten1_reg_1665_reg[0] ,
    ap_enable_reg_pp1_iter1,
    \ap_CS_fsm_reg[5] ,
    \indvar_flatten_next9_reg_1669_reg[9] );
  output [4:0]\loop[4].remd_tmp_reg[5][3]__0 ;
  output [9:0]dout;
  input p_19_in;
  input ap_clk;
  input [9:0]Q;
  input \exitcond_flatten1_reg_1665_reg[0] ;
  input ap_enable_reg_pp1_iter1;
  input [0:0]\ap_CS_fsm_reg[5] ;
  input [9:0]\indvar_flatten_next9_reg_1669_reg[9] ;

  wire [9:0]Q;
  wire [0:0]\ap_CS_fsm_reg[5] ;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter1;
  wire [9:0]dout;
  wire \exitcond_flatten1_reg_1665_reg[0] ;
  wire [9:0]\indvar_flatten_next9_reg_1669_reg[9] ;
  wire [4:0]\loop[4].remd_tmp_reg[5][3]__0 ;
  wire [9:0]\loop[9].remd_tmp_reg[10]_0 ;
  wire p_19_in;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_urem_10ns_7nsAem_div_u_79 hog_urem_10ns_7nsAem_div_u_0
       (.Q(Q),
        .\ap_CS_fsm_reg[5] (\ap_CS_fsm_reg[5] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter1(ap_enable_reg_pp1_iter1),
        .\exitcond_flatten1_reg_1665_reg[0] (\exitcond_flatten1_reg_1665_reg[0] ),
        .\indvar_flatten_next9_reg_1669_reg[9] (\indvar_flatten_next9_reg_1669_reg[9] ),
        .\loop[4].remd_tmp_reg[5][3]__0_0 (\loop[4].remd_tmp_reg[5][3]__0 ),
        .p_19_in(p_19_in),
        .\remd_reg[9] (\loop[9].remd_tmp_reg[10]_0 ));
  FDRE \remd_reg[0] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[9].remd_tmp_reg[10]_0 [0]),
        .Q(dout[0]),
        .R(1'b0));
  FDRE \remd_reg[1] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[9].remd_tmp_reg[10]_0 [1]),
        .Q(dout[1]),
        .R(1'b0));
  FDRE \remd_reg[2] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[9].remd_tmp_reg[10]_0 [2]),
        .Q(dout[2]),
        .R(1'b0));
  FDRE \remd_reg[3] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[9].remd_tmp_reg[10]_0 [3]),
        .Q(dout[3]),
        .R(1'b0));
  FDRE \remd_reg[4] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[9].remd_tmp_reg[10]_0 [4]),
        .Q(dout[4]),
        .R(1'b0));
  FDRE \remd_reg[5] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[9].remd_tmp_reg[10]_0 [5]),
        .Q(dout[5]),
        .R(1'b0));
  FDRE \remd_reg[6] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[9].remd_tmp_reg[10]_0 [6]),
        .Q(dout[6]),
        .R(1'b0));
  FDRE \remd_reg[7] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[9].remd_tmp_reg[10]_0 [7]),
        .Q(dout[7]),
        .R(1'b0));
  FDRE \remd_reg[8] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[9].remd_tmp_reg[10]_0 [8]),
        .Q(dout[8]),
        .R(1'b0));
  FDRE \remd_reg[9] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[9].remd_tmp_reg[10]_0 [9]),
        .Q(dout[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "hog_urem_10ns_7nsAem_div" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_urem_10ns_7nsAem_div_80
   (dout,
    p_22_in,
    Q,
    ap_clk);
  output [5:0]dout;
  input p_22_in;
  input [9:0]Q;
  input ap_clk;

  wire [9:0]Q;
  wire ap_clk;
  wire [5:0]dout;
  wire [5:0]\loop[9].remd_tmp_reg[10]_0 ;
  wire p_22_in;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_urem_10ns_7nsAem_div_u_81 hog_urem_10ns_7nsAem_div_u_0
       (.Q(Q),
        .ap_clk(ap_clk),
        .p_22_in(p_22_in),
        .\remd_reg[5] (\loop[9].remd_tmp_reg[10]_0 ));
  FDRE \remd_reg[0] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[9].remd_tmp_reg[10]_0 [0]),
        .Q(dout[0]),
        .R(1'b0));
  FDRE \remd_reg[1] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[9].remd_tmp_reg[10]_0 [1]),
        .Q(dout[1]),
        .R(1'b0));
  FDRE \remd_reg[2] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[9].remd_tmp_reg[10]_0 [2]),
        .Q(dout[2]),
        .R(1'b0));
  FDRE \remd_reg[3] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[9].remd_tmp_reg[10]_0 [3]),
        .Q(dout[3]),
        .R(1'b0));
  FDRE \remd_reg[4] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[9].remd_tmp_reg[10]_0 [4]),
        .Q(dout[4]),
        .R(1'b0));
  FDRE \remd_reg[5] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[9].remd_tmp_reg[10]_0 [5]),
        .Q(dout[5]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "hog_urem_10ns_7nsAem_div" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_urem_10ns_7nsAem_div_82
   (\loop[4].remd_tmp_reg[5][3]__0 ,
    dout,
    p_22_in,
    ap_clk,
    Q,
    \exitcond_flatten_reg_1588_reg[0] ,
    ap_enable_reg_pp0_iter1,
    \ap_CS_fsm_reg[3] ,
    \indvar_flatten_next_reg_1592_reg[9] );
  output [4:0]\loop[4].remd_tmp_reg[5][3]__0 ;
  output [9:0]dout;
  input p_22_in;
  input ap_clk;
  input [9:0]Q;
  input \exitcond_flatten_reg_1588_reg[0] ;
  input ap_enable_reg_pp0_iter1;
  input [0:0]\ap_CS_fsm_reg[3] ;
  input [9:0]\indvar_flatten_next_reg_1592_reg[9] ;

  wire [9:0]Q;
  wire [0:0]\ap_CS_fsm_reg[3] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire [9:0]dout;
  wire \exitcond_flatten_reg_1588_reg[0] ;
  wire [9:0]\indvar_flatten_next_reg_1592_reg[9] ;
  wire [4:0]\loop[4].remd_tmp_reg[5][3]__0 ;
  wire [9:0]\loop[9].remd_tmp_reg[10]_0 ;
  wire p_22_in;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_urem_10ns_7nsAem_div_u_83 hog_urem_10ns_7nsAem_div_u_0
       (.Q(Q),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .\exitcond_flatten_reg_1588_reg[0] (\exitcond_flatten_reg_1588_reg[0] ),
        .\indvar_flatten_next_reg_1592_reg[9] (\indvar_flatten_next_reg_1592_reg[9] ),
        .\loop[4].remd_tmp_reg[5][3]__0_0 (\loop[4].remd_tmp_reg[5][3]__0 ),
        .p_22_in(p_22_in),
        .\remd_reg[9] (\loop[9].remd_tmp_reg[10]_0 ));
  FDRE \remd_reg[0] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[9].remd_tmp_reg[10]_0 [0]),
        .Q(dout[0]),
        .R(1'b0));
  FDRE \remd_reg[1] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[9].remd_tmp_reg[10]_0 [1]),
        .Q(dout[1]),
        .R(1'b0));
  FDRE \remd_reg[2] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[9].remd_tmp_reg[10]_0 [2]),
        .Q(dout[2]),
        .R(1'b0));
  FDRE \remd_reg[3] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[9].remd_tmp_reg[10]_0 [3]),
        .Q(dout[3]),
        .R(1'b0));
  FDRE \remd_reg[4] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[9].remd_tmp_reg[10]_0 [4]),
        .Q(dout[4]),
        .R(1'b0));
  FDRE \remd_reg[5] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[9].remd_tmp_reg[10]_0 [5]),
        .Q(dout[5]),
        .R(1'b0));
  FDRE \remd_reg[6] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[9].remd_tmp_reg[10]_0 [6]),
        .Q(dout[6]),
        .R(1'b0));
  FDRE \remd_reg[7] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[9].remd_tmp_reg[10]_0 [7]),
        .Q(dout[7]),
        .R(1'b0));
  FDRE \remd_reg[8] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[9].remd_tmp_reg[10]_0 [8]),
        .Q(dout[8]),
        .R(1'b0));
  FDRE \remd_reg[9] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[9].remd_tmp_reg[10]_0 [9]),
        .Q(dout[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_urem_10ns_7nsAem_div_u
   (\remd_reg[5] ,
    p_19_in,
    Q,
    ap_clk);
  output [5:0]\remd_reg[5] ;
  input p_19_in;
  input [9:0]Q;
  input ap_clk;

  wire [9:0]Q;
  wire ap_clk;
  wire \cal_tmp[5]_carry__0_i_1__2_n_8 ;
  wire \cal_tmp[5]_carry__0_i_2__2_n_8 ;
  wire \cal_tmp[5]_carry__0_n_11 ;
  wire \cal_tmp[5]_carry__0_n_14 ;
  wire \cal_tmp[5]_carry__0_n_15 ;
  wire \cal_tmp[5]_carry__0_n_9 ;
  wire \cal_tmp[5]_carry_i_1__2_n_8 ;
  wire \cal_tmp[5]_carry_i_2__2_n_8 ;
  wire \cal_tmp[5]_carry_i_3__2_n_8 ;
  wire \cal_tmp[5]_carry_i_4__2_n_8 ;
  wire \cal_tmp[5]_carry_n_10 ;
  wire \cal_tmp[5]_carry_n_11 ;
  wire \cal_tmp[5]_carry_n_12 ;
  wire \cal_tmp[5]_carry_n_13 ;
  wire \cal_tmp[5]_carry_n_14 ;
  wire \cal_tmp[5]_carry_n_15 ;
  wire \cal_tmp[5]_carry_n_8 ;
  wire \cal_tmp[5]_carry_n_9 ;
  wire \cal_tmp[6]_carry__0_i_1__2_n_8 ;
  wire \cal_tmp[6]_carry__0_i_2__2_n_8 ;
  wire \cal_tmp[6]_carry__0_i_3__2_n_8 ;
  wire \cal_tmp[6]_carry__0_n_10 ;
  wire \cal_tmp[6]_carry__0_n_11 ;
  wire \cal_tmp[6]_carry__0_n_13 ;
  wire \cal_tmp[6]_carry__0_n_14 ;
  wire \cal_tmp[6]_carry__0_n_15 ;
  wire \cal_tmp[6]_carry__0_n_8 ;
  wire \cal_tmp[6]_carry_i_1__2_n_8 ;
  wire \cal_tmp[6]_carry_i_2__2_n_8 ;
  wire \cal_tmp[6]_carry_i_3__2_n_8 ;
  wire \cal_tmp[6]_carry_i_4__2_n_8 ;
  wire \cal_tmp[6]_carry_n_10 ;
  wire \cal_tmp[6]_carry_n_11 ;
  wire \cal_tmp[6]_carry_n_12 ;
  wire \cal_tmp[6]_carry_n_13 ;
  wire \cal_tmp[6]_carry_n_14 ;
  wire \cal_tmp[6]_carry_n_15 ;
  wire \cal_tmp[6]_carry_n_8 ;
  wire \cal_tmp[6]_carry_n_9 ;
  wire \cal_tmp[7]_carry__0_i_1__2_n_8 ;
  wire \cal_tmp[7]_carry__0_i_2__2_n_8 ;
  wire \cal_tmp[7]_carry__0_i_3__2_n_8 ;
  wire \cal_tmp[7]_carry__0_i_4__2_n_8 ;
  wire \cal_tmp[7]_carry__0_n_10 ;
  wire \cal_tmp[7]_carry__0_n_11 ;
  wire \cal_tmp[7]_carry__0_n_12 ;
  wire \cal_tmp[7]_carry__0_n_13 ;
  wire \cal_tmp[7]_carry__0_n_14 ;
  wire \cal_tmp[7]_carry__0_n_15 ;
  wire \cal_tmp[7]_carry__0_n_8 ;
  wire \cal_tmp[7]_carry__0_n_9 ;
  wire \cal_tmp[7]_carry_i_1__2_n_8 ;
  wire \cal_tmp[7]_carry_i_2__2_n_8 ;
  wire \cal_tmp[7]_carry_i_3__2_n_8 ;
  wire \cal_tmp[7]_carry_i_4__2_n_8 ;
  wire \cal_tmp[7]_carry_n_10 ;
  wire \cal_tmp[7]_carry_n_11 ;
  wire \cal_tmp[7]_carry_n_12 ;
  wire \cal_tmp[7]_carry_n_13 ;
  wire \cal_tmp[7]_carry_n_14 ;
  wire \cal_tmp[7]_carry_n_15 ;
  wire \cal_tmp[7]_carry_n_8 ;
  wire \cal_tmp[7]_carry_n_9 ;
  wire \cal_tmp[8]_carry__0_i_1__2_n_8 ;
  wire \cal_tmp[8]_carry__0_i_2__2_n_8 ;
  wire \cal_tmp[8]_carry__0_i_3__2_n_8 ;
  wire \cal_tmp[8]_carry__0_i_4__2_n_8 ;
  wire \cal_tmp[8]_carry__0_n_10 ;
  wire \cal_tmp[8]_carry__0_n_11 ;
  wire \cal_tmp[8]_carry__0_n_12 ;
  wire \cal_tmp[8]_carry__0_n_13 ;
  wire \cal_tmp[8]_carry__0_n_14 ;
  wire \cal_tmp[8]_carry__0_n_15 ;
  wire \cal_tmp[8]_carry__0_n_8 ;
  wire \cal_tmp[8]_carry__0_n_9 ;
  wire \cal_tmp[8]_carry__1_i_1__2_n_8 ;
  wire \cal_tmp[8]_carry__1_n_10 ;
  wire \cal_tmp[8]_carry__1_n_15 ;
  wire \cal_tmp[8]_carry_i_1__2_n_8 ;
  wire \cal_tmp[8]_carry_i_2__2_n_8 ;
  wire \cal_tmp[8]_carry_i_3__2_n_8 ;
  wire \cal_tmp[8]_carry_i_4__2_n_8 ;
  wire \cal_tmp[8]_carry_n_10 ;
  wire \cal_tmp[8]_carry_n_11 ;
  wire \cal_tmp[8]_carry_n_12 ;
  wire \cal_tmp[8]_carry_n_13 ;
  wire \cal_tmp[8]_carry_n_14 ;
  wire \cal_tmp[8]_carry_n_15 ;
  wire \cal_tmp[8]_carry_n_8 ;
  wire \cal_tmp[8]_carry_n_9 ;
  wire \cal_tmp[9]_carry__0_i_1__2_n_8 ;
  wire \cal_tmp[9]_carry__0_i_2__2_n_8 ;
  wire \cal_tmp[9]_carry__0_i_3__2_n_8 ;
  wire \cal_tmp[9]_carry__0_i_4__2_n_8 ;
  wire \cal_tmp[9]_carry__0_n_10 ;
  wire \cal_tmp[9]_carry__0_n_11 ;
  wire \cal_tmp[9]_carry__0_n_14 ;
  wire \cal_tmp[9]_carry__0_n_15 ;
  wire \cal_tmp[9]_carry__0_n_8 ;
  wire \cal_tmp[9]_carry__0_n_9 ;
  wire \cal_tmp[9]_carry__1_i_1__2_n_8 ;
  wire \cal_tmp[9]_carry__1_i_2__2_n_8 ;
  wire \cal_tmp[9]_carry__1_n_10 ;
  wire \cal_tmp[9]_carry__1_n_11 ;
  wire \cal_tmp[9]_carry_i_1__2_n_8 ;
  wire \cal_tmp[9]_carry_i_2__2_n_8 ;
  wire \cal_tmp[9]_carry_i_3__2_n_8 ;
  wire \cal_tmp[9]_carry_i_4__2_n_8 ;
  wire \cal_tmp[9]_carry_n_10 ;
  wire \cal_tmp[9]_carry_n_11 ;
  wire \cal_tmp[9]_carry_n_12 ;
  wire \cal_tmp[9]_carry_n_13 ;
  wire \cal_tmp[9]_carry_n_14 ;
  wire \cal_tmp[9]_carry_n_15 ;
  wire \cal_tmp[9]_carry_n_8 ;
  wire \cal_tmp[9]_carry_n_9 ;
  wire \loop[3].dividend_tmp_reg[4][8]_srl6_n_8 ;
  wire \loop[3].dividend_tmp_reg[4][9]_srl6_n_8 ;
  wire \loop[3].remd_tmp_reg[4][0]_srl6_n_8 ;
  wire \loop[3].remd_tmp_reg[4][1]_srl6_n_8 ;
  wire \loop[3].remd_tmp_reg[4][2]_srl6_n_8 ;
  wire \loop[3].remd_tmp_reg[4][3]_srl6_n_8 ;
  wire \loop[4].dividend_tmp_reg[5][8]_srl7_n_8 ;
  wire \loop[4].dividend_tmp_reg[5][9]__0_n_8 ;
  wire \loop[4].remd_tmp_reg[5][0]__0_n_8 ;
  wire \loop[4].remd_tmp_reg[5][1]__0_n_8 ;
  wire \loop[4].remd_tmp_reg[5][2]__0_n_8 ;
  wire \loop[4].remd_tmp_reg[5][3]__0_n_8 ;
  wire \loop[4].remd_tmp_reg[5][4]__0_n_8 ;
  wire \loop[5].dividend_tmp_reg[6][8]_srl8_n_8 ;
  wire \loop[5].dividend_tmp_reg[6][9]__0_n_8 ;
  wire \loop[5].remd_tmp[6][0]_i_1__2_n_8 ;
  wire \loop[5].remd_tmp[6][1]_i_1__2_n_8 ;
  wire \loop[5].remd_tmp[6][2]_i_1__2_n_8 ;
  wire \loop[5].remd_tmp[6][3]_i_1__2_n_8 ;
  wire \loop[5].remd_tmp[6][4]_i_1__2_n_8 ;
  wire \loop[5].remd_tmp[6][5]_i_1__0_n_8 ;
  wire \loop[5].remd_tmp_reg_n_8_[6][0] ;
  wire \loop[5].remd_tmp_reg_n_8_[6][1] ;
  wire \loop[5].remd_tmp_reg_n_8_[6][2] ;
  wire \loop[5].remd_tmp_reg_n_8_[6][3] ;
  wire \loop[5].remd_tmp_reg_n_8_[6][4] ;
  wire \loop[5].remd_tmp_reg_n_8_[6][5] ;
  wire \loop[6].dividend_tmp_reg[7][8]_srl9_n_8 ;
  wire \loop[6].dividend_tmp_reg[7][9]__0_n_8 ;
  wire \loop[6].remd_tmp[7][0]_i_1__2_n_8 ;
  wire \loop[6].remd_tmp[7][1]_i_1__2_n_8 ;
  wire \loop[6].remd_tmp[7][2]_i_1__2_n_8 ;
  wire \loop[6].remd_tmp[7][3]_i_1__2_n_8 ;
  wire \loop[6].remd_tmp[7][4]_i_1__2_n_8 ;
  wire \loop[6].remd_tmp[7][5]_i_1__2_n_8 ;
  wire \loop[6].remd_tmp[7][6]_i_1__2_n_8 ;
  wire \loop[6].remd_tmp_reg_n_8_[7][0] ;
  wire \loop[6].remd_tmp_reg_n_8_[7][1] ;
  wire \loop[6].remd_tmp_reg_n_8_[7][2] ;
  wire \loop[6].remd_tmp_reg_n_8_[7][3] ;
  wire \loop[6].remd_tmp_reg_n_8_[7][4] ;
  wire \loop[6].remd_tmp_reg_n_8_[7][5] ;
  wire \loop[6].remd_tmp_reg_n_8_[7][6] ;
  wire \loop[7].dividend_tmp_reg[8][8]_srl10_n_8 ;
  wire \loop[7].dividend_tmp_reg[8][9]__0_n_8 ;
  wire \loop[7].remd_tmp[8][0]_i_1__2_n_8 ;
  wire \loop[7].remd_tmp[8][1]_i_1__2_n_8 ;
  wire \loop[7].remd_tmp[8][2]_i_1__2_n_8 ;
  wire \loop[7].remd_tmp[8][3]_i_1__2_n_8 ;
  wire \loop[7].remd_tmp[8][4]_i_1__2_n_8 ;
  wire \loop[7].remd_tmp[8][5]_i_1__2_n_8 ;
  wire \loop[7].remd_tmp[8][6]_i_1__2_n_8 ;
  wire \loop[7].remd_tmp[8][7]_i_1__2_n_8 ;
  wire \loop[7].remd_tmp_reg[8][7]_i_2__2_n_11 ;
  wire \loop[7].remd_tmp_reg_n_8_[8][0] ;
  wire \loop[7].remd_tmp_reg_n_8_[8][1] ;
  wire \loop[7].remd_tmp_reg_n_8_[8][2] ;
  wire \loop[7].remd_tmp_reg_n_8_[8][3] ;
  wire \loop[7].remd_tmp_reg_n_8_[8][4] ;
  wire \loop[7].remd_tmp_reg_n_8_[8][5] ;
  wire \loop[7].remd_tmp_reg_n_8_[8][6] ;
  wire \loop[7].remd_tmp_reg_n_8_[8][7] ;
  wire \loop[8].remd_tmp[9][0]_i_1__2_n_8 ;
  wire \loop[8].remd_tmp[9][1]_i_1__2_n_8 ;
  wire \loop[8].remd_tmp[9][2]_i_1__2_n_8 ;
  wire \loop[8].remd_tmp[9][3]_i_1__2_n_8 ;
  wire \loop[8].remd_tmp[9][4]_i_1__2_n_8 ;
  wire \loop[8].remd_tmp[9][5]_i_1__2_n_8 ;
  wire \loop[8].remd_tmp[9][6]_i_1__2_n_8 ;
  wire \loop[8].remd_tmp[9][7]_i_1__2_n_8 ;
  wire \loop[8].remd_tmp[9][8]_i_1__2_n_8 ;
  wire \loop[9].remd_tmp[10][0]_i_1__2_n_8 ;
  wire \loop[9].remd_tmp[10][1]_i_1__2_n_8 ;
  wire \loop[9].remd_tmp[10][2]_i_1__2_n_8 ;
  wire \loop[9].remd_tmp[10][3]_i_1__2_n_8 ;
  wire \loop[9].remd_tmp[10][4]_i_1__2_n_8 ;
  wire \loop[9].remd_tmp[10][5]_i_1__2_n_8 ;
  wire p_19_in;
  wire [9:0]p_1_in;
  wire [5:0]\remd_reg[5] ;
  wire [3:1]\NLW_cal_tmp[5]_carry__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_cal_tmp[5]_carry__0_O_UNCONNECTED ;
  wire [2:2]\NLW_cal_tmp[6]_carry__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[6]_carry__0_O_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[8]_carry__1_CO_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[8]_carry__1_O_UNCONNECTED ;
  wire [3:2]\NLW_cal_tmp[9]_carry__0_O_UNCONNECTED ;
  wire [3:2]\NLW_cal_tmp[9]_carry__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[9]_carry__1_O_UNCONNECTED ;
  wire [3:1]\NLW_loop[7].remd_tmp_reg[8][7]_i_2__2_CO_UNCONNECTED ;
  wire [3:0]\NLW_loop[7].remd_tmp_reg[8][7]_i_2__2_O_UNCONNECTED ;

  CARRY4 \cal_tmp[5]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[5]_carry_n_8 ,\cal_tmp[5]_carry_n_9 ,\cal_tmp[5]_carry_n_10 ,\cal_tmp[5]_carry_n_11 }),
        .CYINIT(1'b1),
        .DI({\loop[4].remd_tmp_reg[5][2]__0_n_8 ,\loop[4].remd_tmp_reg[5][1]__0_n_8 ,\loop[4].remd_tmp_reg[5][0]__0_n_8 ,\loop[4].dividend_tmp_reg[5][9]__0_n_8 }),
        .O({\cal_tmp[5]_carry_n_12 ,\cal_tmp[5]_carry_n_13 ,\cal_tmp[5]_carry_n_14 ,\cal_tmp[5]_carry_n_15 }),
        .S({\cal_tmp[5]_carry_i_1__2_n_8 ,\cal_tmp[5]_carry_i_2__2_n_8 ,\cal_tmp[5]_carry_i_3__2_n_8 ,\cal_tmp[5]_carry_i_4__2_n_8 }));
  CARRY4 \cal_tmp[5]_carry__0 
       (.CI(\cal_tmp[5]_carry_n_8 ),
        .CO({\NLW_cal_tmp[5]_carry__0_CO_UNCONNECTED [3],\cal_tmp[5]_carry__0_n_9 ,\NLW_cal_tmp[5]_carry__0_CO_UNCONNECTED [1],\cal_tmp[5]_carry__0_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\loop[4].remd_tmp_reg[5][4]__0_n_8 ,\loop[4].remd_tmp_reg[5][3]__0_n_8 }),
        .O({\NLW_cal_tmp[5]_carry__0_O_UNCONNECTED [3:2],\cal_tmp[5]_carry__0_n_14 ,\cal_tmp[5]_carry__0_n_15 }),
        .S({1'b0,1'b1,\cal_tmp[5]_carry__0_i_1__2_n_8 ,\cal_tmp[5]_carry__0_i_2__2_n_8 }));
  LUT1 #(
    .INIT(2'h2)) 
    \cal_tmp[5]_carry__0_i_1__2 
       (.I0(\loop[4].remd_tmp_reg[5][4]__0_n_8 ),
        .O(\cal_tmp[5]_carry__0_i_1__2_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[5]_carry__0_i_2__2 
       (.I0(\loop[4].remd_tmp_reg[5][3]__0_n_8 ),
        .O(\cal_tmp[5]_carry__0_i_2__2_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[5]_carry_i_1__2 
       (.I0(\loop[4].remd_tmp_reg[5][2]__0_n_8 ),
        .O(\cal_tmp[5]_carry_i_1__2_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[5]_carry_i_2__2 
       (.I0(\loop[4].remd_tmp_reg[5][1]__0_n_8 ),
        .O(\cal_tmp[5]_carry_i_2__2_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cal_tmp[5]_carry_i_3__2 
       (.I0(\loop[4].remd_tmp_reg[5][0]__0_n_8 ),
        .O(\cal_tmp[5]_carry_i_3__2_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[5]_carry_i_4__2 
       (.I0(\loop[4].dividend_tmp_reg[5][9]__0_n_8 ),
        .O(\cal_tmp[5]_carry_i_4__2_n_8 ));
  CARRY4 \cal_tmp[6]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[6]_carry_n_8 ,\cal_tmp[6]_carry_n_9 ,\cal_tmp[6]_carry_n_10 ,\cal_tmp[6]_carry_n_11 }),
        .CYINIT(1'b1),
        .DI({\loop[5].remd_tmp_reg_n_8_[6][2] ,\loop[5].remd_tmp_reg_n_8_[6][1] ,\loop[5].remd_tmp_reg_n_8_[6][0] ,\loop[5].dividend_tmp_reg[6][9]__0_n_8 }),
        .O({\cal_tmp[6]_carry_n_12 ,\cal_tmp[6]_carry_n_13 ,\cal_tmp[6]_carry_n_14 ,\cal_tmp[6]_carry_n_15 }),
        .S({\cal_tmp[6]_carry_i_1__2_n_8 ,\cal_tmp[6]_carry_i_2__2_n_8 ,\cal_tmp[6]_carry_i_3__2_n_8 ,\cal_tmp[6]_carry_i_4__2_n_8 }));
  CARRY4 \cal_tmp[6]_carry__0 
       (.CI(\cal_tmp[6]_carry_n_8 ),
        .CO({\cal_tmp[6]_carry__0_n_8 ,\NLW_cal_tmp[6]_carry__0_CO_UNCONNECTED [2],\cal_tmp[6]_carry__0_n_10 ,\cal_tmp[6]_carry__0_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,\loop[5].remd_tmp_reg_n_8_[6][5] ,\loop[5].remd_tmp_reg_n_8_[6][4] ,\loop[5].remd_tmp_reg_n_8_[6][3] }),
        .O({\NLW_cal_tmp[6]_carry__0_O_UNCONNECTED [3],\cal_tmp[6]_carry__0_n_13 ,\cal_tmp[6]_carry__0_n_14 ,\cal_tmp[6]_carry__0_n_15 }),
        .S({1'b1,\cal_tmp[6]_carry__0_i_1__2_n_8 ,\cal_tmp[6]_carry__0_i_2__2_n_8 ,\cal_tmp[6]_carry__0_i_3__2_n_8 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry__0_i_1__2 
       (.I0(\loop[5].remd_tmp_reg_n_8_[6][5] ),
        .O(\cal_tmp[6]_carry__0_i_1__2_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cal_tmp[6]_carry__0_i_2__2 
       (.I0(\loop[5].remd_tmp_reg_n_8_[6][4] ),
        .O(\cal_tmp[6]_carry__0_i_2__2_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry__0_i_3__2 
       (.I0(\loop[5].remd_tmp_reg_n_8_[6][3] ),
        .O(\cal_tmp[6]_carry__0_i_3__2_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry_i_1__2 
       (.I0(\loop[5].remd_tmp_reg_n_8_[6][2] ),
        .O(\cal_tmp[6]_carry_i_1__2_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry_i_2__2 
       (.I0(\loop[5].remd_tmp_reg_n_8_[6][1] ),
        .O(\cal_tmp[6]_carry_i_2__2_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cal_tmp[6]_carry_i_3__2 
       (.I0(\loop[5].remd_tmp_reg_n_8_[6][0] ),
        .O(\cal_tmp[6]_carry_i_3__2_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry_i_4__2 
       (.I0(\loop[5].dividend_tmp_reg[6][9]__0_n_8 ),
        .O(\cal_tmp[6]_carry_i_4__2_n_8 ));
  CARRY4 \cal_tmp[7]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[7]_carry_n_8 ,\cal_tmp[7]_carry_n_9 ,\cal_tmp[7]_carry_n_10 ,\cal_tmp[7]_carry_n_11 }),
        .CYINIT(1'b1),
        .DI({\loop[6].remd_tmp_reg_n_8_[7][2] ,\loop[6].remd_tmp_reg_n_8_[7][1] ,\loop[6].remd_tmp_reg_n_8_[7][0] ,\loop[6].dividend_tmp_reg[7][9]__0_n_8 }),
        .O({\cal_tmp[7]_carry_n_12 ,\cal_tmp[7]_carry_n_13 ,\cal_tmp[7]_carry_n_14 ,\cal_tmp[7]_carry_n_15 }),
        .S({\cal_tmp[7]_carry_i_1__2_n_8 ,\cal_tmp[7]_carry_i_2__2_n_8 ,\cal_tmp[7]_carry_i_3__2_n_8 ,\cal_tmp[7]_carry_i_4__2_n_8 }));
  CARRY4 \cal_tmp[7]_carry__0 
       (.CI(\cal_tmp[7]_carry_n_8 ),
        .CO({\cal_tmp[7]_carry__0_n_8 ,\cal_tmp[7]_carry__0_n_9 ,\cal_tmp[7]_carry__0_n_10 ,\cal_tmp[7]_carry__0_n_11 }),
        .CYINIT(1'b0),
        .DI({\loop[6].remd_tmp_reg_n_8_[7][6] ,\loop[6].remd_tmp_reg_n_8_[7][5] ,\loop[6].remd_tmp_reg_n_8_[7][4] ,\loop[6].remd_tmp_reg_n_8_[7][3] }),
        .O({\cal_tmp[7]_carry__0_n_12 ,\cal_tmp[7]_carry__0_n_13 ,\cal_tmp[7]_carry__0_n_14 ,\cal_tmp[7]_carry__0_n_15 }),
        .S({\cal_tmp[7]_carry__0_i_1__2_n_8 ,\cal_tmp[7]_carry__0_i_2__2_n_8 ,\cal_tmp[7]_carry__0_i_3__2_n_8 ,\cal_tmp[7]_carry__0_i_4__2_n_8 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry__0_i_1__2 
       (.I0(\loop[6].remd_tmp_reg_n_8_[7][6] ),
        .O(\cal_tmp[7]_carry__0_i_1__2_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry__0_i_2__2 
       (.I0(\loop[6].remd_tmp_reg_n_8_[7][5] ),
        .O(\cal_tmp[7]_carry__0_i_2__2_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cal_tmp[7]_carry__0_i_3__2 
       (.I0(\loop[6].remd_tmp_reg_n_8_[7][4] ),
        .O(\cal_tmp[7]_carry__0_i_3__2_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry__0_i_4__2 
       (.I0(\loop[6].remd_tmp_reg_n_8_[7][3] ),
        .O(\cal_tmp[7]_carry__0_i_4__2_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry_i_1__2 
       (.I0(\loop[6].remd_tmp_reg_n_8_[7][2] ),
        .O(\cal_tmp[7]_carry_i_1__2_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry_i_2__2 
       (.I0(\loop[6].remd_tmp_reg_n_8_[7][1] ),
        .O(\cal_tmp[7]_carry_i_2__2_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cal_tmp[7]_carry_i_3__2 
       (.I0(\loop[6].remd_tmp_reg_n_8_[7][0] ),
        .O(\cal_tmp[7]_carry_i_3__2_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry_i_4__2 
       (.I0(\loop[6].dividend_tmp_reg[7][9]__0_n_8 ),
        .O(\cal_tmp[7]_carry_i_4__2_n_8 ));
  CARRY4 \cal_tmp[8]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[8]_carry_n_8 ,\cal_tmp[8]_carry_n_9 ,\cal_tmp[8]_carry_n_10 ,\cal_tmp[8]_carry_n_11 }),
        .CYINIT(1'b1),
        .DI({\loop[7].remd_tmp_reg_n_8_[8][2] ,\loop[7].remd_tmp_reg_n_8_[8][1] ,\loop[7].remd_tmp_reg_n_8_[8][0] ,\loop[7].dividend_tmp_reg[8][9]__0_n_8 }),
        .O({\cal_tmp[8]_carry_n_12 ,\cal_tmp[8]_carry_n_13 ,\cal_tmp[8]_carry_n_14 ,\cal_tmp[8]_carry_n_15 }),
        .S({\cal_tmp[8]_carry_i_1__2_n_8 ,\cal_tmp[8]_carry_i_2__2_n_8 ,\cal_tmp[8]_carry_i_3__2_n_8 ,\cal_tmp[8]_carry_i_4__2_n_8 }));
  CARRY4 \cal_tmp[8]_carry__0 
       (.CI(\cal_tmp[8]_carry_n_8 ),
        .CO({\cal_tmp[8]_carry__0_n_8 ,\cal_tmp[8]_carry__0_n_9 ,\cal_tmp[8]_carry__0_n_10 ,\cal_tmp[8]_carry__0_n_11 }),
        .CYINIT(1'b0),
        .DI({\loop[7].remd_tmp_reg_n_8_[8][6] ,\loop[7].remd_tmp_reg_n_8_[8][5] ,\loop[7].remd_tmp_reg_n_8_[8][4] ,\loop[7].remd_tmp_reg_n_8_[8][3] }),
        .O({\cal_tmp[8]_carry__0_n_12 ,\cal_tmp[8]_carry__0_n_13 ,\cal_tmp[8]_carry__0_n_14 ,\cal_tmp[8]_carry__0_n_15 }),
        .S({\cal_tmp[8]_carry__0_i_1__2_n_8 ,\cal_tmp[8]_carry__0_i_2__2_n_8 ,\cal_tmp[8]_carry__0_i_3__2_n_8 ,\cal_tmp[8]_carry__0_i_4__2_n_8 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__0_i_1__2 
       (.I0(\loop[7].remd_tmp_reg_n_8_[8][6] ),
        .O(\cal_tmp[8]_carry__0_i_1__2_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__0_i_2__2 
       (.I0(\loop[7].remd_tmp_reg_n_8_[8][5] ),
        .O(\cal_tmp[8]_carry__0_i_2__2_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cal_tmp[8]_carry__0_i_3__2 
       (.I0(\loop[7].remd_tmp_reg_n_8_[8][4] ),
        .O(\cal_tmp[8]_carry__0_i_3__2_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__0_i_4__2 
       (.I0(\loop[7].remd_tmp_reg_n_8_[8][3] ),
        .O(\cal_tmp[8]_carry__0_i_4__2_n_8 ));
  CARRY4 \cal_tmp[8]_carry__1 
       (.CI(\cal_tmp[8]_carry__0_n_8 ),
        .CO({\NLW_cal_tmp[8]_carry__1_CO_UNCONNECTED [3:2],\cal_tmp[8]_carry__1_n_10 ,\NLW_cal_tmp[8]_carry__1_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\loop[7].remd_tmp_reg_n_8_[8][7] }),
        .O({\NLW_cal_tmp[8]_carry__1_O_UNCONNECTED [3:1],\cal_tmp[8]_carry__1_n_15 }),
        .S({1'b0,1'b0,1'b1,\cal_tmp[8]_carry__1_i_1__2_n_8 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__1_i_1__2 
       (.I0(\loop[7].remd_tmp_reg_n_8_[8][7] ),
        .O(\cal_tmp[8]_carry__1_i_1__2_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry_i_1__2 
       (.I0(\loop[7].remd_tmp_reg_n_8_[8][2] ),
        .O(\cal_tmp[8]_carry_i_1__2_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry_i_2__2 
       (.I0(\loop[7].remd_tmp_reg_n_8_[8][1] ),
        .O(\cal_tmp[8]_carry_i_2__2_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cal_tmp[8]_carry_i_3__2 
       (.I0(\loop[7].remd_tmp_reg_n_8_[8][0] ),
        .O(\cal_tmp[8]_carry_i_3__2_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry_i_4__2 
       (.I0(\loop[7].dividend_tmp_reg[8][9]__0_n_8 ),
        .O(\cal_tmp[8]_carry_i_4__2_n_8 ));
  CARRY4 \cal_tmp[9]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[9]_carry_n_8 ,\cal_tmp[9]_carry_n_9 ,\cal_tmp[9]_carry_n_10 ,\cal_tmp[9]_carry_n_11 }),
        .CYINIT(1'b1),
        .DI(p_1_in[3:0]),
        .O({\cal_tmp[9]_carry_n_12 ,\cal_tmp[9]_carry_n_13 ,\cal_tmp[9]_carry_n_14 ,\cal_tmp[9]_carry_n_15 }),
        .S({\cal_tmp[9]_carry_i_1__2_n_8 ,\cal_tmp[9]_carry_i_2__2_n_8 ,\cal_tmp[9]_carry_i_3__2_n_8 ,\cal_tmp[9]_carry_i_4__2_n_8 }));
  CARRY4 \cal_tmp[9]_carry__0 
       (.CI(\cal_tmp[9]_carry_n_8 ),
        .CO({\cal_tmp[9]_carry__0_n_8 ,\cal_tmp[9]_carry__0_n_9 ,\cal_tmp[9]_carry__0_n_10 ,\cal_tmp[9]_carry__0_n_11 }),
        .CYINIT(1'b0),
        .DI(p_1_in[7:4]),
        .O({\NLW_cal_tmp[9]_carry__0_O_UNCONNECTED [3:2],\cal_tmp[9]_carry__0_n_14 ,\cal_tmp[9]_carry__0_n_15 }),
        .S({\cal_tmp[9]_carry__0_i_1__2_n_8 ,\cal_tmp[9]_carry__0_i_2__2_n_8 ,\cal_tmp[9]_carry__0_i_3__2_n_8 ,\cal_tmp[9]_carry__0_i_4__2_n_8 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__0_i_1__2 
       (.I0(p_1_in[7]),
        .O(\cal_tmp[9]_carry__0_i_1__2_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__0_i_2__2 
       (.I0(p_1_in[6]),
        .O(\cal_tmp[9]_carry__0_i_2__2_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cal_tmp[9]_carry__0_i_3__2 
       (.I0(p_1_in[5]),
        .O(\cal_tmp[9]_carry__0_i_3__2_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__0_i_4__2 
       (.I0(p_1_in[4]),
        .O(\cal_tmp[9]_carry__0_i_4__2_n_8 ));
  CARRY4 \cal_tmp[9]_carry__1 
       (.CI(\cal_tmp[9]_carry__0_n_8 ),
        .CO({\NLW_cal_tmp[9]_carry__1_CO_UNCONNECTED [3:2],\cal_tmp[9]_carry__1_n_10 ,\cal_tmp[9]_carry__1_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,p_1_in[9:8]}),
        .O(\NLW_cal_tmp[9]_carry__1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\cal_tmp[9]_carry__1_i_1__2_n_8 ,\cal_tmp[9]_carry__1_i_2__2_n_8 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__1_i_1__2 
       (.I0(p_1_in[9]),
        .O(\cal_tmp[9]_carry__1_i_1__2_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__1_i_2__2 
       (.I0(p_1_in[8]),
        .O(\cal_tmp[9]_carry__1_i_2__2_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry_i_1__2 
       (.I0(p_1_in[3]),
        .O(\cal_tmp[9]_carry_i_1__2_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry_i_2__2 
       (.I0(p_1_in[2]),
        .O(\cal_tmp[9]_carry_i_2__2_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cal_tmp[9]_carry_i_3__2 
       (.I0(p_1_in[1]),
        .O(\cal_tmp[9]_carry_i_3__2_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry_i_4__2 
       (.I0(p_1_in[0]),
        .O(\cal_tmp[9]_carry_i_4__2_n_8 ));
  (* srl_bus_name = "inst/\hog_urem_10ns_7nsAem_U58/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[3].dividend_tmp_reg[4] " *) 
  (* srl_name = "inst/\hog_urem_10ns_7nsAem_U58/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[3].dividend_tmp_reg[4][8]_srl6 " *) 
  SRL16E \loop[3].dividend_tmp_reg[4][8]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_19_in),
        .CLK(ap_clk),
        .D(Q[4]),
        .Q(\loop[3].dividend_tmp_reg[4][8]_srl6_n_8 ));
  (* srl_bus_name = "inst/\hog_urem_10ns_7nsAem_U58/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[3].dividend_tmp_reg[4] " *) 
  (* srl_name = "inst/\hog_urem_10ns_7nsAem_U58/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[3].dividend_tmp_reg[4][9]_srl6 " *) 
  SRL16E \loop[3].dividend_tmp_reg[4][9]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_19_in),
        .CLK(ap_clk),
        .D(Q[5]),
        .Q(\loop[3].dividend_tmp_reg[4][9]_srl6_n_8 ));
  (* srl_bus_name = "inst/\hog_urem_10ns_7nsAem_U58/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[3].remd_tmp_reg[4] " *) 
  (* srl_name = "inst/\hog_urem_10ns_7nsAem_U58/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[3].remd_tmp_reg[4][0]_srl6 " *) 
  SRL16E \loop[3].remd_tmp_reg[4][0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_19_in),
        .CLK(ap_clk),
        .D(Q[6]),
        .Q(\loop[3].remd_tmp_reg[4][0]_srl6_n_8 ));
  (* srl_bus_name = "inst/\hog_urem_10ns_7nsAem_U58/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[3].remd_tmp_reg[4] " *) 
  (* srl_name = "inst/\hog_urem_10ns_7nsAem_U58/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[3].remd_tmp_reg[4][1]_srl6 " *) 
  SRL16E \loop[3].remd_tmp_reg[4][1]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_19_in),
        .CLK(ap_clk),
        .D(Q[7]),
        .Q(\loop[3].remd_tmp_reg[4][1]_srl6_n_8 ));
  (* srl_bus_name = "inst/\hog_urem_10ns_7nsAem_U58/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[3].remd_tmp_reg[4] " *) 
  (* srl_name = "inst/\hog_urem_10ns_7nsAem_U58/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[3].remd_tmp_reg[4][2]_srl6 " *) 
  SRL16E \loop[3].remd_tmp_reg[4][2]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_19_in),
        .CLK(ap_clk),
        .D(Q[8]),
        .Q(\loop[3].remd_tmp_reg[4][2]_srl6_n_8 ));
  (* srl_bus_name = "inst/\hog_urem_10ns_7nsAem_U58/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[3].remd_tmp_reg[4] " *) 
  (* srl_name = "inst/\hog_urem_10ns_7nsAem_U58/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[3].remd_tmp_reg[4][3]_srl6 " *) 
  SRL16E \loop[3].remd_tmp_reg[4][3]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_19_in),
        .CLK(ap_clk),
        .D(Q[9]),
        .Q(\loop[3].remd_tmp_reg[4][3]_srl6_n_8 ));
  (* srl_bus_name = "inst/\hog_urem_10ns_7nsAem_U58/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[4].dividend_tmp_reg[5] " *) 
  (* srl_name = "inst/\hog_urem_10ns_7nsAem_U58/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[4].dividend_tmp_reg[5][8]_srl7 " *) 
  SRL16E \loop[4].dividend_tmp_reg[5][8]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_19_in),
        .CLK(ap_clk),
        .D(Q[3]),
        .Q(\loop[4].dividend_tmp_reg[5][8]_srl7_n_8 ));
  FDRE \loop[4].dividend_tmp_reg[5][9]__0 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[3].dividend_tmp_reg[4][8]_srl6_n_8 ),
        .Q(\loop[4].dividend_tmp_reg[5][9]__0_n_8 ),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][0]__0 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[3].dividend_tmp_reg[4][9]_srl6_n_8 ),
        .Q(\loop[4].remd_tmp_reg[5][0]__0_n_8 ),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][1]__0 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[3].remd_tmp_reg[4][0]_srl6_n_8 ),
        .Q(\loop[4].remd_tmp_reg[5][1]__0_n_8 ),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][2]__0 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[3].remd_tmp_reg[4][1]_srl6_n_8 ),
        .Q(\loop[4].remd_tmp_reg[5][2]__0_n_8 ),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][3]__0 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[3].remd_tmp_reg[4][2]_srl6_n_8 ),
        .Q(\loop[4].remd_tmp_reg[5][3]__0_n_8 ),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][4]__0 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[3].remd_tmp_reg[4][3]_srl6_n_8 ),
        .Q(\loop[4].remd_tmp_reg[5][4]__0_n_8 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\hog_urem_10ns_7nsAem_U58/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[5].dividend_tmp_reg[6] " *) 
  (* srl_name = "inst/\hog_urem_10ns_7nsAem_U58/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[5].dividend_tmp_reg[6][8]_srl8 " *) 
  SRL16E \loop[5].dividend_tmp_reg[6][8]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_19_in),
        .CLK(ap_clk),
        .D(Q[2]),
        .Q(\loop[5].dividend_tmp_reg[6][8]_srl8_n_8 ));
  FDRE \loop[5].dividend_tmp_reg[6][9]__0 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[4].dividend_tmp_reg[5][8]_srl7_n_8 ),
        .Q(\loop[5].dividend_tmp_reg[6][9]__0_n_8 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[5].remd_tmp[6][0]_i_1__2 
       (.I0(\loop[4].dividend_tmp_reg[5][9]__0_n_8 ),
        .I1(\cal_tmp[5]_carry_n_15 ),
        .I2(\cal_tmp[5]_carry__0_n_9 ),
        .O(\loop[5].remd_tmp[6][0]_i_1__2_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[5].remd_tmp[6][1]_i_1__2 
       (.I0(\loop[4].remd_tmp_reg[5][0]__0_n_8 ),
        .I1(\cal_tmp[5]_carry_n_14 ),
        .I2(\cal_tmp[5]_carry__0_n_9 ),
        .O(\loop[5].remd_tmp[6][1]_i_1__2_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[5].remd_tmp[6][2]_i_1__2 
       (.I0(\loop[4].remd_tmp_reg[5][1]__0_n_8 ),
        .I1(\cal_tmp[5]_carry_n_13 ),
        .I2(\cal_tmp[5]_carry__0_n_9 ),
        .O(\loop[5].remd_tmp[6][2]_i_1__2_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[5].remd_tmp[6][3]_i_1__2 
       (.I0(\loop[4].remd_tmp_reg[5][2]__0_n_8 ),
        .I1(\cal_tmp[5]_carry_n_12 ),
        .I2(\cal_tmp[5]_carry__0_n_9 ),
        .O(\loop[5].remd_tmp[6][3]_i_1__2_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[5].remd_tmp[6][4]_i_1__2 
       (.I0(\loop[4].remd_tmp_reg[5][3]__0_n_8 ),
        .I1(\cal_tmp[5]_carry__0_n_15 ),
        .I2(\cal_tmp[5]_carry__0_n_9 ),
        .O(\loop[5].remd_tmp[6][4]_i_1__2_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[5].remd_tmp[6][5]_i_1__0 
       (.I0(\loop[4].remd_tmp_reg[5][4]__0_n_8 ),
        .I1(\cal_tmp[5]_carry__0_n_14 ),
        .I2(\cal_tmp[5]_carry__0_n_9 ),
        .O(\loop[5].remd_tmp[6][5]_i_1__0_n_8 ));
  FDRE \loop[5].remd_tmp_reg[6][0] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[5].remd_tmp[6][0]_i_1__2_n_8 ),
        .Q(\loop[5].remd_tmp_reg_n_8_[6][0] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][1] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[5].remd_tmp[6][1]_i_1__2_n_8 ),
        .Q(\loop[5].remd_tmp_reg_n_8_[6][1] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][2] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[5].remd_tmp[6][2]_i_1__2_n_8 ),
        .Q(\loop[5].remd_tmp_reg_n_8_[6][2] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][3] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[5].remd_tmp[6][3]_i_1__2_n_8 ),
        .Q(\loop[5].remd_tmp_reg_n_8_[6][3] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][4] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[5].remd_tmp[6][4]_i_1__2_n_8 ),
        .Q(\loop[5].remd_tmp_reg_n_8_[6][4] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][5] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[5].remd_tmp[6][5]_i_1__0_n_8 ),
        .Q(\loop[5].remd_tmp_reg_n_8_[6][5] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\hog_urem_10ns_7nsAem_U58/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[6].dividend_tmp_reg[7] " *) 
  (* srl_name = "inst/\hog_urem_10ns_7nsAem_U58/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[6].dividend_tmp_reg[7][8]_srl9 " *) 
  SRL16E \loop[6].dividend_tmp_reg[7][8]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(p_19_in),
        .CLK(ap_clk),
        .D(Q[1]),
        .Q(\loop[6].dividend_tmp_reg[7][8]_srl9_n_8 ));
  FDRE \loop[6].dividend_tmp_reg[7][9]__0 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[5].dividend_tmp_reg[6][8]_srl8_n_8 ),
        .Q(\loop[6].dividend_tmp_reg[7][9]__0_n_8 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[6].remd_tmp[7][0]_i_1__2 
       (.I0(\loop[5].dividend_tmp_reg[6][9]__0_n_8 ),
        .I1(\cal_tmp[6]_carry_n_15 ),
        .I2(\cal_tmp[6]_carry__0_n_8 ),
        .O(\loop[6].remd_tmp[7][0]_i_1__2_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[6].remd_tmp[7][1]_i_1__2 
       (.I0(\loop[5].remd_tmp_reg_n_8_[6][0] ),
        .I1(\cal_tmp[6]_carry_n_14 ),
        .I2(\cal_tmp[6]_carry__0_n_8 ),
        .O(\loop[6].remd_tmp[7][1]_i_1__2_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[6].remd_tmp[7][2]_i_1__2 
       (.I0(\loop[5].remd_tmp_reg_n_8_[6][1] ),
        .I1(\cal_tmp[6]_carry_n_13 ),
        .I2(\cal_tmp[6]_carry__0_n_8 ),
        .O(\loop[6].remd_tmp[7][2]_i_1__2_n_8 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[6].remd_tmp[7][3]_i_1__2 
       (.I0(\loop[5].remd_tmp_reg_n_8_[6][2] ),
        .I1(\cal_tmp[6]_carry_n_12 ),
        .I2(\cal_tmp[6]_carry__0_n_8 ),
        .O(\loop[6].remd_tmp[7][3]_i_1__2_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[6].remd_tmp[7][4]_i_1__2 
       (.I0(\loop[5].remd_tmp_reg_n_8_[6][3] ),
        .I1(\cal_tmp[6]_carry__0_n_15 ),
        .I2(\cal_tmp[6]_carry__0_n_8 ),
        .O(\loop[6].remd_tmp[7][4]_i_1__2_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[6].remd_tmp[7][5]_i_1__2 
       (.I0(\loop[5].remd_tmp_reg_n_8_[6][4] ),
        .I1(\cal_tmp[6]_carry__0_n_14 ),
        .I2(\cal_tmp[6]_carry__0_n_8 ),
        .O(\loop[6].remd_tmp[7][5]_i_1__2_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[6].remd_tmp[7][6]_i_1__2 
       (.I0(\loop[5].remd_tmp_reg_n_8_[6][5] ),
        .I1(\cal_tmp[6]_carry__0_n_13 ),
        .I2(\cal_tmp[6]_carry__0_n_8 ),
        .O(\loop[6].remd_tmp[7][6]_i_1__2_n_8 ));
  FDRE \loop[6].remd_tmp_reg[7][0] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[6].remd_tmp[7][0]_i_1__2_n_8 ),
        .Q(\loop[6].remd_tmp_reg_n_8_[7][0] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][1] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[6].remd_tmp[7][1]_i_1__2_n_8 ),
        .Q(\loop[6].remd_tmp_reg_n_8_[7][1] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][2] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[6].remd_tmp[7][2]_i_1__2_n_8 ),
        .Q(\loop[6].remd_tmp_reg_n_8_[7][2] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][3] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[6].remd_tmp[7][3]_i_1__2_n_8 ),
        .Q(\loop[6].remd_tmp_reg_n_8_[7][3] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][4] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[6].remd_tmp[7][4]_i_1__2_n_8 ),
        .Q(\loop[6].remd_tmp_reg_n_8_[7][4] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][5] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[6].remd_tmp[7][5]_i_1__2_n_8 ),
        .Q(\loop[6].remd_tmp_reg_n_8_[7][5] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][6] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[6].remd_tmp[7][6]_i_1__2_n_8 ),
        .Q(\loop[6].remd_tmp_reg_n_8_[7][6] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\hog_urem_10ns_7nsAem_U58/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[7].dividend_tmp_reg[8] " *) 
  (* srl_name = "inst/\hog_urem_10ns_7nsAem_U58/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[7].dividend_tmp_reg[8][8]_srl10 " *) 
  SRL16E \loop[7].dividend_tmp_reg[8][8]_srl10 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(p_19_in),
        .CLK(ap_clk),
        .D(Q[0]),
        .Q(\loop[7].dividend_tmp_reg[8][8]_srl10_n_8 ));
  FDRE \loop[7].dividend_tmp_reg[8][9]__0 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[6].dividend_tmp_reg[7][8]_srl9_n_8 ),
        .Q(\loop[7].dividend_tmp_reg[8][9]__0_n_8 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[7].remd_tmp[8][0]_i_1__2 
       (.I0(\loop[6].dividend_tmp_reg[7][9]__0_n_8 ),
        .I1(\cal_tmp[7]_carry_n_15 ),
        .I2(\loop[7].remd_tmp_reg[8][7]_i_2__2_n_11 ),
        .O(\loop[7].remd_tmp[8][0]_i_1__2_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[7].remd_tmp[8][1]_i_1__2 
       (.I0(\loop[6].remd_tmp_reg_n_8_[7][0] ),
        .I1(\cal_tmp[7]_carry_n_14 ),
        .I2(\loop[7].remd_tmp_reg[8][7]_i_2__2_n_11 ),
        .O(\loop[7].remd_tmp[8][1]_i_1__2_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[7].remd_tmp[8][2]_i_1__2 
       (.I0(\loop[6].remd_tmp_reg_n_8_[7][1] ),
        .I1(\cal_tmp[7]_carry_n_13 ),
        .I2(\loop[7].remd_tmp_reg[8][7]_i_2__2_n_11 ),
        .O(\loop[7].remd_tmp[8][2]_i_1__2_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[7].remd_tmp[8][3]_i_1__2 
       (.I0(\loop[6].remd_tmp_reg_n_8_[7][2] ),
        .I1(\cal_tmp[7]_carry_n_12 ),
        .I2(\loop[7].remd_tmp_reg[8][7]_i_2__2_n_11 ),
        .O(\loop[7].remd_tmp[8][3]_i_1__2_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[7].remd_tmp[8][4]_i_1__2 
       (.I0(\loop[6].remd_tmp_reg_n_8_[7][3] ),
        .I1(\cal_tmp[7]_carry__0_n_15 ),
        .I2(\loop[7].remd_tmp_reg[8][7]_i_2__2_n_11 ),
        .O(\loop[7].remd_tmp[8][4]_i_1__2_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[7].remd_tmp[8][5]_i_1__2 
       (.I0(\loop[6].remd_tmp_reg_n_8_[7][4] ),
        .I1(\cal_tmp[7]_carry__0_n_14 ),
        .I2(\loop[7].remd_tmp_reg[8][7]_i_2__2_n_11 ),
        .O(\loop[7].remd_tmp[8][5]_i_1__2_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[7].remd_tmp[8][6]_i_1__2 
       (.I0(\loop[6].remd_tmp_reg_n_8_[7][5] ),
        .I1(\cal_tmp[7]_carry__0_n_13 ),
        .I2(\loop[7].remd_tmp_reg[8][7]_i_2__2_n_11 ),
        .O(\loop[7].remd_tmp[8][6]_i_1__2_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[7].remd_tmp[8][7]_i_1__2 
       (.I0(\loop[6].remd_tmp_reg_n_8_[7][6] ),
        .I1(\cal_tmp[7]_carry__0_n_12 ),
        .I2(\loop[7].remd_tmp_reg[8][7]_i_2__2_n_11 ),
        .O(\loop[7].remd_tmp[8][7]_i_1__2_n_8 ));
  FDRE \loop[7].remd_tmp_reg[8][0] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[7].remd_tmp[8][0]_i_1__2_n_8 ),
        .Q(\loop[7].remd_tmp_reg_n_8_[8][0] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][1] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[7].remd_tmp[8][1]_i_1__2_n_8 ),
        .Q(\loop[7].remd_tmp_reg_n_8_[8][1] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][2] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[7].remd_tmp[8][2]_i_1__2_n_8 ),
        .Q(\loop[7].remd_tmp_reg_n_8_[8][2] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][3] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[7].remd_tmp[8][3]_i_1__2_n_8 ),
        .Q(\loop[7].remd_tmp_reg_n_8_[8][3] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][4] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[7].remd_tmp[8][4]_i_1__2_n_8 ),
        .Q(\loop[7].remd_tmp_reg_n_8_[8][4] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][5] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[7].remd_tmp[8][5]_i_1__2_n_8 ),
        .Q(\loop[7].remd_tmp_reg_n_8_[8][5] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][6] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[7].remd_tmp[8][6]_i_1__2_n_8 ),
        .Q(\loop[7].remd_tmp_reg_n_8_[8][6] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][7] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[7].remd_tmp[8][7]_i_1__2_n_8 ),
        .Q(\loop[7].remd_tmp_reg_n_8_[8][7] ),
        .R(1'b0));
  CARRY4 \loop[7].remd_tmp_reg[8][7]_i_2__2 
       (.CI(\cal_tmp[7]_carry__0_n_8 ),
        .CO({\NLW_loop[7].remd_tmp_reg[8][7]_i_2__2_CO_UNCONNECTED [3:1],\loop[7].remd_tmp_reg[8][7]_i_2__2_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_loop[7].remd_tmp_reg[8][7]_i_2__2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \loop[8].dividend_tmp_reg[9][9]__0 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[7].dividend_tmp_reg[8][8]_srl10_n_8 ),
        .Q(p_1_in[0]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[8].remd_tmp[9][0]_i_1__2 
       (.I0(\loop[7].dividend_tmp_reg[8][9]__0_n_8 ),
        .I1(\cal_tmp[8]_carry_n_15 ),
        .I2(\cal_tmp[8]_carry__1_n_10 ),
        .O(\loop[8].remd_tmp[9][0]_i_1__2_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[8].remd_tmp[9][1]_i_1__2 
       (.I0(\loop[7].remd_tmp_reg_n_8_[8][0] ),
        .I1(\cal_tmp[8]_carry_n_14 ),
        .I2(\cal_tmp[8]_carry__1_n_10 ),
        .O(\loop[8].remd_tmp[9][1]_i_1__2_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[8].remd_tmp[9][2]_i_1__2 
       (.I0(\loop[7].remd_tmp_reg_n_8_[8][1] ),
        .I1(\cal_tmp[8]_carry_n_13 ),
        .I2(\cal_tmp[8]_carry__1_n_10 ),
        .O(\loop[8].remd_tmp[9][2]_i_1__2_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[8].remd_tmp[9][3]_i_1__2 
       (.I0(\loop[7].remd_tmp_reg_n_8_[8][2] ),
        .I1(\cal_tmp[8]_carry_n_12 ),
        .I2(\cal_tmp[8]_carry__1_n_10 ),
        .O(\loop[8].remd_tmp[9][3]_i_1__2_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[8].remd_tmp[9][4]_i_1__2 
       (.I0(\loop[7].remd_tmp_reg_n_8_[8][3] ),
        .I1(\cal_tmp[8]_carry__0_n_15 ),
        .I2(\cal_tmp[8]_carry__1_n_10 ),
        .O(\loop[8].remd_tmp[9][4]_i_1__2_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[8].remd_tmp[9][5]_i_1__2 
       (.I0(\loop[7].remd_tmp_reg_n_8_[8][4] ),
        .I1(\cal_tmp[8]_carry__0_n_14 ),
        .I2(\cal_tmp[8]_carry__1_n_10 ),
        .O(\loop[8].remd_tmp[9][5]_i_1__2_n_8 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[8].remd_tmp[9][6]_i_1__2 
       (.I0(\loop[7].remd_tmp_reg_n_8_[8][5] ),
        .I1(\cal_tmp[8]_carry__0_n_13 ),
        .I2(\cal_tmp[8]_carry__1_n_10 ),
        .O(\loop[8].remd_tmp[9][6]_i_1__2_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[8].remd_tmp[9][7]_i_1__2 
       (.I0(\loop[7].remd_tmp_reg_n_8_[8][6] ),
        .I1(\cal_tmp[8]_carry__0_n_12 ),
        .I2(\cal_tmp[8]_carry__1_n_10 ),
        .O(\loop[8].remd_tmp[9][7]_i_1__2_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[8].remd_tmp[9][8]_i_1__2 
       (.I0(\loop[7].remd_tmp_reg_n_8_[8][7] ),
        .I1(\cal_tmp[8]_carry__1_n_15 ),
        .I2(\cal_tmp[8]_carry__1_n_10 ),
        .O(\loop[8].remd_tmp[9][8]_i_1__2_n_8 ));
  FDRE \loop[8].remd_tmp_reg[9][0] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[8].remd_tmp[9][0]_i_1__2_n_8 ),
        .Q(p_1_in[1]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][1] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[8].remd_tmp[9][1]_i_1__2_n_8 ),
        .Q(p_1_in[2]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][2] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[8].remd_tmp[9][2]_i_1__2_n_8 ),
        .Q(p_1_in[3]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][3] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[8].remd_tmp[9][3]_i_1__2_n_8 ),
        .Q(p_1_in[4]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][4] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[8].remd_tmp[9][4]_i_1__2_n_8 ),
        .Q(p_1_in[5]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][5] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[8].remd_tmp[9][5]_i_1__2_n_8 ),
        .Q(p_1_in[6]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][6] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[8].remd_tmp[9][6]_i_1__2_n_8 ),
        .Q(p_1_in[7]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][7] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[8].remd_tmp[9][7]_i_1__2_n_8 ),
        .Q(p_1_in[8]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][8] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[8].remd_tmp[9][8]_i_1__2_n_8 ),
        .Q(p_1_in[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[9].remd_tmp[10][0]_i_1__2 
       (.I0(p_1_in[0]),
        .I1(\cal_tmp[9]_carry_n_15 ),
        .I2(\cal_tmp[9]_carry__1_n_10 ),
        .O(\loop[9].remd_tmp[10][0]_i_1__2_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[9].remd_tmp[10][1]_i_1__2 
       (.I0(p_1_in[1]),
        .I1(\cal_tmp[9]_carry_n_14 ),
        .I2(\cal_tmp[9]_carry__1_n_10 ),
        .O(\loop[9].remd_tmp[10][1]_i_1__2_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[9].remd_tmp[10][2]_i_1__2 
       (.I0(p_1_in[2]),
        .I1(\cal_tmp[9]_carry_n_13 ),
        .I2(\cal_tmp[9]_carry__1_n_10 ),
        .O(\loop[9].remd_tmp[10][2]_i_1__2_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[9].remd_tmp[10][3]_i_1__2 
       (.I0(p_1_in[3]),
        .I1(\cal_tmp[9]_carry_n_12 ),
        .I2(\cal_tmp[9]_carry__1_n_10 ),
        .O(\loop[9].remd_tmp[10][3]_i_1__2_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[9].remd_tmp[10][4]_i_1__2 
       (.I0(p_1_in[4]),
        .I1(\cal_tmp[9]_carry__0_n_15 ),
        .I2(\cal_tmp[9]_carry__1_n_10 ),
        .O(\loop[9].remd_tmp[10][4]_i_1__2_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[9].remd_tmp[10][5]_i_1__2 
       (.I0(p_1_in[5]),
        .I1(\cal_tmp[9]_carry__0_n_14 ),
        .I2(\cal_tmp[9]_carry__1_n_10 ),
        .O(\loop[9].remd_tmp[10][5]_i_1__2_n_8 ));
  FDRE \loop[9].remd_tmp_reg[10][0] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[9].remd_tmp[10][0]_i_1__2_n_8 ),
        .Q(\remd_reg[5] [0]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][1] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[9].remd_tmp[10][1]_i_1__2_n_8 ),
        .Q(\remd_reg[5] [1]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][2] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[9].remd_tmp[10][2]_i_1__2_n_8 ),
        .Q(\remd_reg[5] [2]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][3] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[9].remd_tmp[10][3]_i_1__2_n_8 ),
        .Q(\remd_reg[5] [3]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][4] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[9].remd_tmp[10][4]_i_1__2_n_8 ),
        .Q(\remd_reg[5] [4]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][5] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[9].remd_tmp[10][5]_i_1__2_n_8 ),
        .Q(\remd_reg[5] [5]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "hog_urem_10ns_7nsAem_div_u" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_urem_10ns_7nsAem_div_u_79
   (\loop[4].remd_tmp_reg[5][3]__0_0 ,
    \remd_reg[9] ,
    p_19_in,
    ap_clk,
    Q,
    \exitcond_flatten1_reg_1665_reg[0] ,
    ap_enable_reg_pp1_iter1,
    \ap_CS_fsm_reg[5] ,
    \indvar_flatten_next9_reg_1669_reg[9] );
  output [4:0]\loop[4].remd_tmp_reg[5][3]__0_0 ;
  output [9:0]\remd_reg[9] ;
  input p_19_in;
  input ap_clk;
  input [9:0]Q;
  input \exitcond_flatten1_reg_1665_reg[0] ;
  input ap_enable_reg_pp1_iter1;
  input [0:0]\ap_CS_fsm_reg[5] ;
  input [9:0]\indvar_flatten_next9_reg_1669_reg[9] ;

  wire [9:0]Q;
  wire [0:0]\ap_CS_fsm_reg[5] ;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter1;
  wire \cal_tmp[5]_carry__0_i_1__1_n_8 ;
  wire \cal_tmp[5]_carry__0_i_2__1_n_8 ;
  wire \cal_tmp[5]_carry__0_n_11 ;
  wire \cal_tmp[5]_carry__0_n_14 ;
  wire \cal_tmp[5]_carry__0_n_15 ;
  wire \cal_tmp[5]_carry__0_n_9 ;
  wire \cal_tmp[5]_carry_i_1__1_n_8 ;
  wire \cal_tmp[5]_carry_i_2__1_n_8 ;
  wire \cal_tmp[5]_carry_i_3__1_n_8 ;
  wire \cal_tmp[5]_carry_i_4__1_n_8 ;
  wire \cal_tmp[5]_carry_n_10 ;
  wire \cal_tmp[5]_carry_n_11 ;
  wire \cal_tmp[5]_carry_n_12 ;
  wire \cal_tmp[5]_carry_n_13 ;
  wire \cal_tmp[5]_carry_n_14 ;
  wire \cal_tmp[5]_carry_n_15 ;
  wire \cal_tmp[5]_carry_n_8 ;
  wire \cal_tmp[5]_carry_n_9 ;
  wire \cal_tmp[6]_carry__0_i_1__1_n_8 ;
  wire \cal_tmp[6]_carry__0_i_2__1_n_8 ;
  wire \cal_tmp[6]_carry__0_i_3__1_n_8 ;
  wire \cal_tmp[6]_carry__0_n_10 ;
  wire \cal_tmp[6]_carry__0_n_11 ;
  wire \cal_tmp[6]_carry__0_n_13 ;
  wire \cal_tmp[6]_carry__0_n_14 ;
  wire \cal_tmp[6]_carry__0_n_15 ;
  wire \cal_tmp[6]_carry__0_n_8 ;
  wire \cal_tmp[6]_carry_i_1__1_n_8 ;
  wire \cal_tmp[6]_carry_i_2__1_n_8 ;
  wire \cal_tmp[6]_carry_i_3__1_n_8 ;
  wire \cal_tmp[6]_carry_i_4__1_n_8 ;
  wire \cal_tmp[6]_carry_n_10 ;
  wire \cal_tmp[6]_carry_n_11 ;
  wire \cal_tmp[6]_carry_n_12 ;
  wire \cal_tmp[6]_carry_n_13 ;
  wire \cal_tmp[6]_carry_n_14 ;
  wire \cal_tmp[6]_carry_n_15 ;
  wire \cal_tmp[6]_carry_n_8 ;
  wire \cal_tmp[6]_carry_n_9 ;
  wire \cal_tmp[7]_carry__0_i_1__1_n_8 ;
  wire \cal_tmp[7]_carry__0_i_2__1_n_8 ;
  wire \cal_tmp[7]_carry__0_i_3__1_n_8 ;
  wire \cal_tmp[7]_carry__0_i_4__1_n_8 ;
  wire \cal_tmp[7]_carry__0_n_10 ;
  wire \cal_tmp[7]_carry__0_n_11 ;
  wire \cal_tmp[7]_carry__0_n_12 ;
  wire \cal_tmp[7]_carry__0_n_13 ;
  wire \cal_tmp[7]_carry__0_n_14 ;
  wire \cal_tmp[7]_carry__0_n_15 ;
  wire \cal_tmp[7]_carry__0_n_8 ;
  wire \cal_tmp[7]_carry__0_n_9 ;
  wire \cal_tmp[7]_carry_i_1__1_n_8 ;
  wire \cal_tmp[7]_carry_i_2__1_n_8 ;
  wire \cal_tmp[7]_carry_i_3__1_n_8 ;
  wire \cal_tmp[7]_carry_i_4__1_n_8 ;
  wire \cal_tmp[7]_carry_n_10 ;
  wire \cal_tmp[7]_carry_n_11 ;
  wire \cal_tmp[7]_carry_n_12 ;
  wire \cal_tmp[7]_carry_n_13 ;
  wire \cal_tmp[7]_carry_n_14 ;
  wire \cal_tmp[7]_carry_n_15 ;
  wire \cal_tmp[7]_carry_n_8 ;
  wire \cal_tmp[7]_carry_n_9 ;
  wire \cal_tmp[8]_carry__0_i_1__1_n_8 ;
  wire \cal_tmp[8]_carry__0_i_2__1_n_8 ;
  wire \cal_tmp[8]_carry__0_i_3__1_n_8 ;
  wire \cal_tmp[8]_carry__0_i_4__1_n_8 ;
  wire \cal_tmp[8]_carry__0_n_10 ;
  wire \cal_tmp[8]_carry__0_n_11 ;
  wire \cal_tmp[8]_carry__0_n_12 ;
  wire \cal_tmp[8]_carry__0_n_13 ;
  wire \cal_tmp[8]_carry__0_n_14 ;
  wire \cal_tmp[8]_carry__0_n_15 ;
  wire \cal_tmp[8]_carry__0_n_8 ;
  wire \cal_tmp[8]_carry__0_n_9 ;
  wire \cal_tmp[8]_carry__1_i_1__1_n_8 ;
  wire \cal_tmp[8]_carry__1_n_10 ;
  wire \cal_tmp[8]_carry__1_n_15 ;
  wire \cal_tmp[8]_carry_i_1__1_n_8 ;
  wire \cal_tmp[8]_carry_i_2__1_n_8 ;
  wire \cal_tmp[8]_carry_i_3__1_n_8 ;
  wire \cal_tmp[8]_carry_i_4__1_n_8 ;
  wire \cal_tmp[8]_carry_n_10 ;
  wire \cal_tmp[8]_carry_n_11 ;
  wire \cal_tmp[8]_carry_n_12 ;
  wire \cal_tmp[8]_carry_n_13 ;
  wire \cal_tmp[8]_carry_n_14 ;
  wire \cal_tmp[8]_carry_n_15 ;
  wire \cal_tmp[8]_carry_n_8 ;
  wire \cal_tmp[8]_carry_n_9 ;
  wire \cal_tmp[9]_carry__0_i_1__1_n_8 ;
  wire \cal_tmp[9]_carry__0_i_2__1_n_8 ;
  wire \cal_tmp[9]_carry__0_i_3__1_n_8 ;
  wire \cal_tmp[9]_carry__0_i_4__1_n_8 ;
  wire \cal_tmp[9]_carry__0_n_10 ;
  wire \cal_tmp[9]_carry__0_n_11 ;
  wire \cal_tmp[9]_carry__0_n_12 ;
  wire \cal_tmp[9]_carry__0_n_13 ;
  wire \cal_tmp[9]_carry__0_n_14 ;
  wire \cal_tmp[9]_carry__0_n_15 ;
  wire \cal_tmp[9]_carry__0_n_8 ;
  wire \cal_tmp[9]_carry__0_n_9 ;
  wire \cal_tmp[9]_carry__1_i_1__1_n_8 ;
  wire \cal_tmp[9]_carry__1_i_2__1_n_8 ;
  wire \cal_tmp[9]_carry__1_n_11 ;
  wire \cal_tmp[9]_carry__1_n_14 ;
  wire \cal_tmp[9]_carry__1_n_15 ;
  wire \cal_tmp[9]_carry__1_n_9 ;
  wire \cal_tmp[9]_carry_i_1__1_n_8 ;
  wire \cal_tmp[9]_carry_i_2__1_n_8 ;
  wire \cal_tmp[9]_carry_i_3__1_n_8 ;
  wire \cal_tmp[9]_carry_i_4__1_n_8 ;
  wire \cal_tmp[9]_carry_n_10 ;
  wire \cal_tmp[9]_carry_n_11 ;
  wire \cal_tmp[9]_carry_n_12 ;
  wire \cal_tmp[9]_carry_n_13 ;
  wire \cal_tmp[9]_carry_n_14 ;
  wire \cal_tmp[9]_carry_n_15 ;
  wire \cal_tmp[9]_carry_n_8 ;
  wire \cal_tmp[9]_carry_n_9 ;
  wire \exitcond_flatten1_reg_1665_reg[0] ;
  wire [9:0]indvar_flatten8_phi_fu_901_p4;
  wire [9:0]\indvar_flatten_next9_reg_1669_reg[9] ;
  wire \loop[3].dividend_tmp_reg[4][8]_srl6_n_8 ;
  wire \loop[3].dividend_tmp_reg[4][9]_srl6_n_8 ;
  wire \loop[3].remd_tmp_reg[4][0]_srl6_n_8 ;
  wire \loop[3].remd_tmp_reg[4][1]_srl6_n_8 ;
  wire \loop[3].remd_tmp_reg[4][2]_srl6_n_8 ;
  wire \loop[3].remd_tmp_reg[4][3]_srl6_n_8 ;
  wire \loop[4].dividend_tmp_reg[5][8]_srl7_n_8 ;
  wire \loop[4].dividend_tmp_reg[5][9]__0_n_8 ;
  wire \loop[4].remd_tmp_reg[5][0]__0_n_8 ;
  wire \loop[4].remd_tmp_reg[5][1]__0_n_8 ;
  wire \loop[4].remd_tmp_reg[5][2]__0_n_8 ;
  wire [4:0]\loop[4].remd_tmp_reg[5][3]__0_0 ;
  wire \loop[4].remd_tmp_reg[5][3]__0_n_8 ;
  wire \loop[4].remd_tmp_reg[5][4]__0_n_8 ;
  wire \loop[5].dividend_tmp_reg[6][8]_srl8_n_8 ;
  wire \loop[5].dividend_tmp_reg[6][9]__0_n_8 ;
  wire \loop[5].remd_tmp[6][0]_i_1__1_n_8 ;
  wire \loop[5].remd_tmp[6][1]_i_1__1_n_8 ;
  wire \loop[5].remd_tmp[6][2]_i_1__1_n_8 ;
  wire \loop[5].remd_tmp[6][3]_i_1__1_n_8 ;
  wire \loop[5].remd_tmp[6][4]_i_1__1_n_8 ;
  wire \loop[5].remd_tmp[6][5]_i_2__0_n_8 ;
  wire \loop[5].remd_tmp_reg_n_8_[6][0] ;
  wire \loop[5].remd_tmp_reg_n_8_[6][1] ;
  wire \loop[5].remd_tmp_reg_n_8_[6][2] ;
  wire \loop[5].remd_tmp_reg_n_8_[6][3] ;
  wire \loop[5].remd_tmp_reg_n_8_[6][4] ;
  wire \loop[5].remd_tmp_reg_n_8_[6][5] ;
  wire \loop[6].dividend_tmp_reg[7][8]_srl9_n_8 ;
  wire \loop[6].dividend_tmp_reg[7][9]__0_n_8 ;
  wire \loop[6].remd_tmp[7][0]_i_1__1_n_8 ;
  wire \loop[6].remd_tmp[7][1]_i_1__1_n_8 ;
  wire \loop[6].remd_tmp[7][2]_i_1__1_n_8 ;
  wire \loop[6].remd_tmp[7][3]_i_1__1_n_8 ;
  wire \loop[6].remd_tmp[7][4]_i_1__1_n_8 ;
  wire \loop[6].remd_tmp[7][5]_i_1__1_n_8 ;
  wire \loop[6].remd_tmp[7][6]_i_1__1_n_8 ;
  wire \loop[6].remd_tmp_reg_n_8_[7][0] ;
  wire \loop[6].remd_tmp_reg_n_8_[7][1] ;
  wire \loop[6].remd_tmp_reg_n_8_[7][2] ;
  wire \loop[6].remd_tmp_reg_n_8_[7][3] ;
  wire \loop[6].remd_tmp_reg_n_8_[7][4] ;
  wire \loop[6].remd_tmp_reg_n_8_[7][5] ;
  wire \loop[6].remd_tmp_reg_n_8_[7][6] ;
  wire \loop[7].dividend_tmp_reg[8][8]_srl10_n_8 ;
  wire \loop[7].dividend_tmp_reg[8][9]__0_n_8 ;
  wire \loop[7].remd_tmp[8][0]_i_1__1_n_8 ;
  wire \loop[7].remd_tmp[8][1]_i_1__1_n_8 ;
  wire \loop[7].remd_tmp[8][2]_i_1__1_n_8 ;
  wire \loop[7].remd_tmp[8][3]_i_1__1_n_8 ;
  wire \loop[7].remd_tmp[8][4]_i_1__1_n_8 ;
  wire \loop[7].remd_tmp[8][5]_i_1__1_n_8 ;
  wire \loop[7].remd_tmp[8][6]_i_1__1_n_8 ;
  wire \loop[7].remd_tmp[8][7]_i_1__1_n_8 ;
  wire \loop[7].remd_tmp_reg[8][7]_i_2__1_n_11 ;
  wire \loop[7].remd_tmp_reg_n_8_[8][0] ;
  wire \loop[7].remd_tmp_reg_n_8_[8][1] ;
  wire \loop[7].remd_tmp_reg_n_8_[8][2] ;
  wire \loop[7].remd_tmp_reg_n_8_[8][3] ;
  wire \loop[7].remd_tmp_reg_n_8_[8][4] ;
  wire \loop[7].remd_tmp_reg_n_8_[8][5] ;
  wire \loop[7].remd_tmp_reg_n_8_[8][6] ;
  wire \loop[7].remd_tmp_reg_n_8_[8][7] ;
  wire \loop[8].remd_tmp[9][0]_i_1__1_n_8 ;
  wire \loop[8].remd_tmp[9][1]_i_1__1_n_8 ;
  wire \loop[8].remd_tmp[9][2]_i_1__1_n_8 ;
  wire \loop[8].remd_tmp[9][3]_i_1__1_n_8 ;
  wire \loop[8].remd_tmp[9][4]_i_1__1_n_8 ;
  wire \loop[8].remd_tmp[9][5]_i_1__1_n_8 ;
  wire \loop[8].remd_tmp[9][6]_i_1__1_n_8 ;
  wire \loop[8].remd_tmp[9][7]_i_1__1_n_8 ;
  wire \loop[8].remd_tmp[9][8]_i_1__1_n_8 ;
  wire \loop[9].remd_tmp[10][0]_i_1__1_n_8 ;
  wire \loop[9].remd_tmp[10][1]_i_1__1_n_8 ;
  wire \loop[9].remd_tmp[10][2]_i_1__1_n_8 ;
  wire \loop[9].remd_tmp[10][3]_i_1__1_n_8 ;
  wire \loop[9].remd_tmp[10][4]_i_1__1_n_8 ;
  wire \loop[9].remd_tmp[10][5]_i_1__1_n_8 ;
  wire \loop[9].remd_tmp[10][6]_i_1__0_n_8 ;
  wire \loop[9].remd_tmp[10][7]_i_1__0_n_8 ;
  wire \loop[9].remd_tmp[10][8]_i_1__0_n_8 ;
  wire \loop[9].remd_tmp[10][9]_i_1__0_n_8 ;
  wire p_19_in;
  wire [9:0]p_1_in;
  wire [9:0]\remd_reg[9] ;
  wire [3:1]\NLW_cal_tmp[5]_carry__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_cal_tmp[5]_carry__0_O_UNCONNECTED ;
  wire [2:2]\NLW_cal_tmp[6]_carry__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[6]_carry__0_O_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[8]_carry__1_CO_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[8]_carry__1_O_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[9]_carry__1_CO_UNCONNECTED ;
  wire [3:2]\NLW_cal_tmp[9]_carry__1_O_UNCONNECTED ;
  wire [3:1]\NLW_loop[7].remd_tmp_reg[8][7]_i_2__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_loop[7].remd_tmp_reg[8][7]_i_2__1_O_UNCONNECTED ;

  CARRY4 \cal_tmp[5]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[5]_carry_n_8 ,\cal_tmp[5]_carry_n_9 ,\cal_tmp[5]_carry_n_10 ,\cal_tmp[5]_carry_n_11 }),
        .CYINIT(1'b1),
        .DI({\loop[4].remd_tmp_reg[5][2]__0_n_8 ,\loop[4].remd_tmp_reg[5][1]__0_n_8 ,\loop[4].remd_tmp_reg[5][0]__0_n_8 ,\loop[4].dividend_tmp_reg[5][9]__0_n_8 }),
        .O({\cal_tmp[5]_carry_n_12 ,\cal_tmp[5]_carry_n_13 ,\cal_tmp[5]_carry_n_14 ,\cal_tmp[5]_carry_n_15 }),
        .S({\cal_tmp[5]_carry_i_1__1_n_8 ,\cal_tmp[5]_carry_i_2__1_n_8 ,\cal_tmp[5]_carry_i_3__1_n_8 ,\cal_tmp[5]_carry_i_4__1_n_8 }));
  CARRY4 \cal_tmp[5]_carry__0 
       (.CI(\cal_tmp[5]_carry_n_8 ),
        .CO({\NLW_cal_tmp[5]_carry__0_CO_UNCONNECTED [3],\cal_tmp[5]_carry__0_n_9 ,\NLW_cal_tmp[5]_carry__0_CO_UNCONNECTED [1],\cal_tmp[5]_carry__0_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\loop[4].remd_tmp_reg[5][4]__0_n_8 ,\loop[4].remd_tmp_reg[5][3]__0_n_8 }),
        .O({\NLW_cal_tmp[5]_carry__0_O_UNCONNECTED [3:2],\cal_tmp[5]_carry__0_n_14 ,\cal_tmp[5]_carry__0_n_15 }),
        .S({1'b0,1'b1,\cal_tmp[5]_carry__0_i_1__1_n_8 ,\cal_tmp[5]_carry__0_i_2__1_n_8 }));
  LUT1 #(
    .INIT(2'h2)) 
    \cal_tmp[5]_carry__0_i_1__1 
       (.I0(\loop[4].remd_tmp_reg[5][4]__0_n_8 ),
        .O(\cal_tmp[5]_carry__0_i_1__1_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[5]_carry__0_i_2__1 
       (.I0(\loop[4].remd_tmp_reg[5][3]__0_n_8 ),
        .O(\cal_tmp[5]_carry__0_i_2__1_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[5]_carry_i_1__1 
       (.I0(\loop[4].remd_tmp_reg[5][2]__0_n_8 ),
        .O(\cal_tmp[5]_carry_i_1__1_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[5]_carry_i_2__1 
       (.I0(\loop[4].remd_tmp_reg[5][1]__0_n_8 ),
        .O(\cal_tmp[5]_carry_i_2__1_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cal_tmp[5]_carry_i_3__1 
       (.I0(\loop[4].remd_tmp_reg[5][0]__0_n_8 ),
        .O(\cal_tmp[5]_carry_i_3__1_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[5]_carry_i_4__1 
       (.I0(\loop[4].dividend_tmp_reg[5][9]__0_n_8 ),
        .O(\cal_tmp[5]_carry_i_4__1_n_8 ));
  CARRY4 \cal_tmp[6]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[6]_carry_n_8 ,\cal_tmp[6]_carry_n_9 ,\cal_tmp[6]_carry_n_10 ,\cal_tmp[6]_carry_n_11 }),
        .CYINIT(1'b1),
        .DI({\loop[5].remd_tmp_reg_n_8_[6][2] ,\loop[5].remd_tmp_reg_n_8_[6][1] ,\loop[5].remd_tmp_reg_n_8_[6][0] ,\loop[5].dividend_tmp_reg[6][9]__0_n_8 }),
        .O({\cal_tmp[6]_carry_n_12 ,\cal_tmp[6]_carry_n_13 ,\cal_tmp[6]_carry_n_14 ,\cal_tmp[6]_carry_n_15 }),
        .S({\cal_tmp[6]_carry_i_1__1_n_8 ,\cal_tmp[6]_carry_i_2__1_n_8 ,\cal_tmp[6]_carry_i_3__1_n_8 ,\cal_tmp[6]_carry_i_4__1_n_8 }));
  CARRY4 \cal_tmp[6]_carry__0 
       (.CI(\cal_tmp[6]_carry_n_8 ),
        .CO({\cal_tmp[6]_carry__0_n_8 ,\NLW_cal_tmp[6]_carry__0_CO_UNCONNECTED [2],\cal_tmp[6]_carry__0_n_10 ,\cal_tmp[6]_carry__0_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,\loop[5].remd_tmp_reg_n_8_[6][5] ,\loop[5].remd_tmp_reg_n_8_[6][4] ,\loop[5].remd_tmp_reg_n_8_[6][3] }),
        .O({\NLW_cal_tmp[6]_carry__0_O_UNCONNECTED [3],\cal_tmp[6]_carry__0_n_13 ,\cal_tmp[6]_carry__0_n_14 ,\cal_tmp[6]_carry__0_n_15 }),
        .S({1'b1,\cal_tmp[6]_carry__0_i_1__1_n_8 ,\cal_tmp[6]_carry__0_i_2__1_n_8 ,\cal_tmp[6]_carry__0_i_3__1_n_8 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry__0_i_1__1 
       (.I0(\loop[5].remd_tmp_reg_n_8_[6][5] ),
        .O(\cal_tmp[6]_carry__0_i_1__1_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cal_tmp[6]_carry__0_i_2__1 
       (.I0(\loop[5].remd_tmp_reg_n_8_[6][4] ),
        .O(\cal_tmp[6]_carry__0_i_2__1_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry__0_i_3__1 
       (.I0(\loop[5].remd_tmp_reg_n_8_[6][3] ),
        .O(\cal_tmp[6]_carry__0_i_3__1_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry_i_1__1 
       (.I0(\loop[5].remd_tmp_reg_n_8_[6][2] ),
        .O(\cal_tmp[6]_carry_i_1__1_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry_i_2__1 
       (.I0(\loop[5].remd_tmp_reg_n_8_[6][1] ),
        .O(\cal_tmp[6]_carry_i_2__1_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cal_tmp[6]_carry_i_3__1 
       (.I0(\loop[5].remd_tmp_reg_n_8_[6][0] ),
        .O(\cal_tmp[6]_carry_i_3__1_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry_i_4__1 
       (.I0(\loop[5].dividend_tmp_reg[6][9]__0_n_8 ),
        .O(\cal_tmp[6]_carry_i_4__1_n_8 ));
  CARRY4 \cal_tmp[7]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[7]_carry_n_8 ,\cal_tmp[7]_carry_n_9 ,\cal_tmp[7]_carry_n_10 ,\cal_tmp[7]_carry_n_11 }),
        .CYINIT(1'b1),
        .DI({\loop[6].remd_tmp_reg_n_8_[7][2] ,\loop[6].remd_tmp_reg_n_8_[7][1] ,\loop[6].remd_tmp_reg_n_8_[7][0] ,\loop[6].dividend_tmp_reg[7][9]__0_n_8 }),
        .O({\cal_tmp[7]_carry_n_12 ,\cal_tmp[7]_carry_n_13 ,\cal_tmp[7]_carry_n_14 ,\cal_tmp[7]_carry_n_15 }),
        .S({\cal_tmp[7]_carry_i_1__1_n_8 ,\cal_tmp[7]_carry_i_2__1_n_8 ,\cal_tmp[7]_carry_i_3__1_n_8 ,\cal_tmp[7]_carry_i_4__1_n_8 }));
  CARRY4 \cal_tmp[7]_carry__0 
       (.CI(\cal_tmp[7]_carry_n_8 ),
        .CO({\cal_tmp[7]_carry__0_n_8 ,\cal_tmp[7]_carry__0_n_9 ,\cal_tmp[7]_carry__0_n_10 ,\cal_tmp[7]_carry__0_n_11 }),
        .CYINIT(1'b0),
        .DI({\loop[6].remd_tmp_reg_n_8_[7][6] ,\loop[6].remd_tmp_reg_n_8_[7][5] ,\loop[6].remd_tmp_reg_n_8_[7][4] ,\loop[6].remd_tmp_reg_n_8_[7][3] }),
        .O({\cal_tmp[7]_carry__0_n_12 ,\cal_tmp[7]_carry__0_n_13 ,\cal_tmp[7]_carry__0_n_14 ,\cal_tmp[7]_carry__0_n_15 }),
        .S({\cal_tmp[7]_carry__0_i_1__1_n_8 ,\cal_tmp[7]_carry__0_i_2__1_n_8 ,\cal_tmp[7]_carry__0_i_3__1_n_8 ,\cal_tmp[7]_carry__0_i_4__1_n_8 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry__0_i_1__1 
       (.I0(\loop[6].remd_tmp_reg_n_8_[7][6] ),
        .O(\cal_tmp[7]_carry__0_i_1__1_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry__0_i_2__1 
       (.I0(\loop[6].remd_tmp_reg_n_8_[7][5] ),
        .O(\cal_tmp[7]_carry__0_i_2__1_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cal_tmp[7]_carry__0_i_3__1 
       (.I0(\loop[6].remd_tmp_reg_n_8_[7][4] ),
        .O(\cal_tmp[7]_carry__0_i_3__1_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry__0_i_4__1 
       (.I0(\loop[6].remd_tmp_reg_n_8_[7][3] ),
        .O(\cal_tmp[7]_carry__0_i_4__1_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry_i_1__1 
       (.I0(\loop[6].remd_tmp_reg_n_8_[7][2] ),
        .O(\cal_tmp[7]_carry_i_1__1_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry_i_2__1 
       (.I0(\loop[6].remd_tmp_reg_n_8_[7][1] ),
        .O(\cal_tmp[7]_carry_i_2__1_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cal_tmp[7]_carry_i_3__1 
       (.I0(\loop[6].remd_tmp_reg_n_8_[7][0] ),
        .O(\cal_tmp[7]_carry_i_3__1_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry_i_4__1 
       (.I0(\loop[6].dividend_tmp_reg[7][9]__0_n_8 ),
        .O(\cal_tmp[7]_carry_i_4__1_n_8 ));
  CARRY4 \cal_tmp[8]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[8]_carry_n_8 ,\cal_tmp[8]_carry_n_9 ,\cal_tmp[8]_carry_n_10 ,\cal_tmp[8]_carry_n_11 }),
        .CYINIT(1'b1),
        .DI({\loop[7].remd_tmp_reg_n_8_[8][2] ,\loop[7].remd_tmp_reg_n_8_[8][1] ,\loop[7].remd_tmp_reg_n_8_[8][0] ,\loop[7].dividend_tmp_reg[8][9]__0_n_8 }),
        .O({\cal_tmp[8]_carry_n_12 ,\cal_tmp[8]_carry_n_13 ,\cal_tmp[8]_carry_n_14 ,\cal_tmp[8]_carry_n_15 }),
        .S({\cal_tmp[8]_carry_i_1__1_n_8 ,\cal_tmp[8]_carry_i_2__1_n_8 ,\cal_tmp[8]_carry_i_3__1_n_8 ,\cal_tmp[8]_carry_i_4__1_n_8 }));
  CARRY4 \cal_tmp[8]_carry__0 
       (.CI(\cal_tmp[8]_carry_n_8 ),
        .CO({\cal_tmp[8]_carry__0_n_8 ,\cal_tmp[8]_carry__0_n_9 ,\cal_tmp[8]_carry__0_n_10 ,\cal_tmp[8]_carry__0_n_11 }),
        .CYINIT(1'b0),
        .DI({\loop[7].remd_tmp_reg_n_8_[8][6] ,\loop[7].remd_tmp_reg_n_8_[8][5] ,\loop[7].remd_tmp_reg_n_8_[8][4] ,\loop[7].remd_tmp_reg_n_8_[8][3] }),
        .O({\cal_tmp[8]_carry__0_n_12 ,\cal_tmp[8]_carry__0_n_13 ,\cal_tmp[8]_carry__0_n_14 ,\cal_tmp[8]_carry__0_n_15 }),
        .S({\cal_tmp[8]_carry__0_i_1__1_n_8 ,\cal_tmp[8]_carry__0_i_2__1_n_8 ,\cal_tmp[8]_carry__0_i_3__1_n_8 ,\cal_tmp[8]_carry__0_i_4__1_n_8 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__0_i_1__1 
       (.I0(\loop[7].remd_tmp_reg_n_8_[8][6] ),
        .O(\cal_tmp[8]_carry__0_i_1__1_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__0_i_2__1 
       (.I0(\loop[7].remd_tmp_reg_n_8_[8][5] ),
        .O(\cal_tmp[8]_carry__0_i_2__1_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cal_tmp[8]_carry__0_i_3__1 
       (.I0(\loop[7].remd_tmp_reg_n_8_[8][4] ),
        .O(\cal_tmp[8]_carry__0_i_3__1_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__0_i_4__1 
       (.I0(\loop[7].remd_tmp_reg_n_8_[8][3] ),
        .O(\cal_tmp[8]_carry__0_i_4__1_n_8 ));
  CARRY4 \cal_tmp[8]_carry__1 
       (.CI(\cal_tmp[8]_carry__0_n_8 ),
        .CO({\NLW_cal_tmp[8]_carry__1_CO_UNCONNECTED [3:2],\cal_tmp[8]_carry__1_n_10 ,\NLW_cal_tmp[8]_carry__1_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\loop[7].remd_tmp_reg_n_8_[8][7] }),
        .O({\NLW_cal_tmp[8]_carry__1_O_UNCONNECTED [3:1],\cal_tmp[8]_carry__1_n_15 }),
        .S({1'b0,1'b0,1'b1,\cal_tmp[8]_carry__1_i_1__1_n_8 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__1_i_1__1 
       (.I0(\loop[7].remd_tmp_reg_n_8_[8][7] ),
        .O(\cal_tmp[8]_carry__1_i_1__1_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry_i_1__1 
       (.I0(\loop[7].remd_tmp_reg_n_8_[8][2] ),
        .O(\cal_tmp[8]_carry_i_1__1_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry_i_2__1 
       (.I0(\loop[7].remd_tmp_reg_n_8_[8][1] ),
        .O(\cal_tmp[8]_carry_i_2__1_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cal_tmp[8]_carry_i_3__1 
       (.I0(\loop[7].remd_tmp_reg_n_8_[8][0] ),
        .O(\cal_tmp[8]_carry_i_3__1_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry_i_4__1 
       (.I0(\loop[7].dividend_tmp_reg[8][9]__0_n_8 ),
        .O(\cal_tmp[8]_carry_i_4__1_n_8 ));
  CARRY4 \cal_tmp[9]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[9]_carry_n_8 ,\cal_tmp[9]_carry_n_9 ,\cal_tmp[9]_carry_n_10 ,\cal_tmp[9]_carry_n_11 }),
        .CYINIT(1'b1),
        .DI(p_1_in[3:0]),
        .O({\cal_tmp[9]_carry_n_12 ,\cal_tmp[9]_carry_n_13 ,\cal_tmp[9]_carry_n_14 ,\cal_tmp[9]_carry_n_15 }),
        .S({\cal_tmp[9]_carry_i_1__1_n_8 ,\cal_tmp[9]_carry_i_2__1_n_8 ,\cal_tmp[9]_carry_i_3__1_n_8 ,\cal_tmp[9]_carry_i_4__1_n_8 }));
  CARRY4 \cal_tmp[9]_carry__0 
       (.CI(\cal_tmp[9]_carry_n_8 ),
        .CO({\cal_tmp[9]_carry__0_n_8 ,\cal_tmp[9]_carry__0_n_9 ,\cal_tmp[9]_carry__0_n_10 ,\cal_tmp[9]_carry__0_n_11 }),
        .CYINIT(1'b0),
        .DI(p_1_in[7:4]),
        .O({\cal_tmp[9]_carry__0_n_12 ,\cal_tmp[9]_carry__0_n_13 ,\cal_tmp[9]_carry__0_n_14 ,\cal_tmp[9]_carry__0_n_15 }),
        .S({\cal_tmp[9]_carry__0_i_1__1_n_8 ,\cal_tmp[9]_carry__0_i_2__1_n_8 ,\cal_tmp[9]_carry__0_i_3__1_n_8 ,\cal_tmp[9]_carry__0_i_4__1_n_8 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__0_i_1__1 
       (.I0(p_1_in[7]),
        .O(\cal_tmp[9]_carry__0_i_1__1_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__0_i_2__1 
       (.I0(p_1_in[6]),
        .O(\cal_tmp[9]_carry__0_i_2__1_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cal_tmp[9]_carry__0_i_3__1 
       (.I0(p_1_in[5]),
        .O(\cal_tmp[9]_carry__0_i_3__1_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__0_i_4__1 
       (.I0(p_1_in[4]),
        .O(\cal_tmp[9]_carry__0_i_4__1_n_8 ));
  CARRY4 \cal_tmp[9]_carry__1 
       (.CI(\cal_tmp[9]_carry__0_n_8 ),
        .CO({\NLW_cal_tmp[9]_carry__1_CO_UNCONNECTED [3],\cal_tmp[9]_carry__1_n_9 ,\NLW_cal_tmp[9]_carry__1_CO_UNCONNECTED [1],\cal_tmp[9]_carry__1_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,p_1_in[9:8]}),
        .O({\NLW_cal_tmp[9]_carry__1_O_UNCONNECTED [3:2],\cal_tmp[9]_carry__1_n_14 ,\cal_tmp[9]_carry__1_n_15 }),
        .S({1'b0,1'b1,\cal_tmp[9]_carry__1_i_1__1_n_8 ,\cal_tmp[9]_carry__1_i_2__1_n_8 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__1_i_1__1 
       (.I0(p_1_in[9]),
        .O(\cal_tmp[9]_carry__1_i_1__1_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__1_i_2__1 
       (.I0(p_1_in[8]),
        .O(\cal_tmp[9]_carry__1_i_2__1_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry_i_1__1 
       (.I0(p_1_in[3]),
        .O(\cal_tmp[9]_carry_i_1__1_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry_i_2__1 
       (.I0(p_1_in[2]),
        .O(\cal_tmp[9]_carry_i_2__1_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cal_tmp[9]_carry_i_3__1 
       (.I0(p_1_in[1]),
        .O(\cal_tmp[9]_carry_i_3__1_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry_i_4__1 
       (.I0(p_1_in[0]),
        .O(\cal_tmp[9]_carry_i_4__1_n_8 ));
  (* srl_bus_name = "inst/\hog_urem_10ns_7nsAem_U56/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[3].dividend_tmp_reg[4] " *) 
  (* srl_name = "inst/\hog_urem_10ns_7nsAem_U56/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[3].dividend_tmp_reg[4][8]_srl6 " *) 
  SRL16E \loop[3].dividend_tmp_reg[4][8]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_19_in),
        .CLK(ap_clk),
        .D(\loop[4].remd_tmp_reg[5][3]__0_0 [2]),
        .Q(\loop[3].dividend_tmp_reg[4][8]_srl6_n_8 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \loop[3].dividend_tmp_reg[4][8]_srl6_i_1__0 
       (.I0(\indvar_flatten_next9_reg_1669_reg[9] [4]),
        .I1(\ap_CS_fsm_reg[5] ),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(\exitcond_flatten1_reg_1665_reg[0] ),
        .I4(Q[4]),
        .O(\loop[4].remd_tmp_reg[5][3]__0_0 [2]));
  (* srl_bus_name = "inst/\hog_urem_10ns_7nsAem_U56/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[3].dividend_tmp_reg[4] " *) 
  (* srl_name = "inst/\hog_urem_10ns_7nsAem_U56/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[3].dividend_tmp_reg[4][9]_srl6 " *) 
  SRL16E \loop[3].dividend_tmp_reg[4][9]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_19_in),
        .CLK(ap_clk),
        .D(indvar_flatten8_phi_fu_901_p4[5]),
        .Q(\loop[3].dividend_tmp_reg[4][9]_srl6_n_8 ));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \loop[3].dividend_tmp_reg[4][9]_srl6_i_1__0 
       (.I0(Q[5]),
        .I1(\exitcond_flatten1_reg_1665_reg[0] ),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(\ap_CS_fsm_reg[5] ),
        .I4(\indvar_flatten_next9_reg_1669_reg[9] [5]),
        .O(indvar_flatten8_phi_fu_901_p4[5]));
  (* srl_bus_name = "inst/\hog_urem_10ns_7nsAem_U56/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[3].remd_tmp_reg[4] " *) 
  (* srl_name = "inst/\hog_urem_10ns_7nsAem_U56/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[3].remd_tmp_reg[4][0]_srl6 " *) 
  SRL16E \loop[3].remd_tmp_reg[4][0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_19_in),
        .CLK(ap_clk),
        .D(indvar_flatten8_phi_fu_901_p4[6]),
        .Q(\loop[3].remd_tmp_reg[4][0]_srl6_n_8 ));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \loop[3].remd_tmp_reg[4][0]_srl6_i_1__0 
       (.I0(Q[6]),
        .I1(\exitcond_flatten1_reg_1665_reg[0] ),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(\ap_CS_fsm_reg[5] ),
        .I4(\indvar_flatten_next9_reg_1669_reg[9] [6]),
        .O(indvar_flatten8_phi_fu_901_p4[6]));
  (* srl_bus_name = "inst/\hog_urem_10ns_7nsAem_U56/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[3].remd_tmp_reg[4] " *) 
  (* srl_name = "inst/\hog_urem_10ns_7nsAem_U56/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[3].remd_tmp_reg[4][1]_srl6 " *) 
  SRL16E \loop[3].remd_tmp_reg[4][1]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_19_in),
        .CLK(ap_clk),
        .D(\loop[4].remd_tmp_reg[5][3]__0_0 [3]),
        .Q(\loop[3].remd_tmp_reg[4][1]_srl6_n_8 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \loop[3].remd_tmp_reg[4][1]_srl6_i_1__0 
       (.I0(\indvar_flatten_next9_reg_1669_reg[9] [7]),
        .I1(\ap_CS_fsm_reg[5] ),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(\exitcond_flatten1_reg_1665_reg[0] ),
        .I4(Q[7]),
        .O(\loop[4].remd_tmp_reg[5][3]__0_0 [3]));
  (* srl_bus_name = "inst/\hog_urem_10ns_7nsAem_U56/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[3].remd_tmp_reg[4] " *) 
  (* srl_name = "inst/\hog_urem_10ns_7nsAem_U56/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[3].remd_tmp_reg[4][2]_srl6 " *) 
  SRL16E \loop[3].remd_tmp_reg[4][2]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_19_in),
        .CLK(ap_clk),
        .D(\loop[4].remd_tmp_reg[5][3]__0_0 [4]),
        .Q(\loop[3].remd_tmp_reg[4][2]_srl6_n_8 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \loop[3].remd_tmp_reg[4][2]_srl6_i_1__0 
       (.I0(\indvar_flatten_next9_reg_1669_reg[9] [8]),
        .I1(\ap_CS_fsm_reg[5] ),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(\exitcond_flatten1_reg_1665_reg[0] ),
        .I4(Q[8]),
        .O(\loop[4].remd_tmp_reg[5][3]__0_0 [4]));
  (* srl_bus_name = "inst/\hog_urem_10ns_7nsAem_U56/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[3].remd_tmp_reg[4] " *) 
  (* srl_name = "inst/\hog_urem_10ns_7nsAem_U56/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[3].remd_tmp_reg[4][3]_srl6 " *) 
  SRL16E \loop[3].remd_tmp_reg[4][3]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_19_in),
        .CLK(ap_clk),
        .D(indvar_flatten8_phi_fu_901_p4[9]),
        .Q(\loop[3].remd_tmp_reg[4][3]_srl6_n_8 ));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \loop[3].remd_tmp_reg[4][3]_srl6_i_1__0 
       (.I0(Q[9]),
        .I1(\exitcond_flatten1_reg_1665_reg[0] ),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(\ap_CS_fsm_reg[5] ),
        .I4(\indvar_flatten_next9_reg_1669_reg[9] [9]),
        .O(indvar_flatten8_phi_fu_901_p4[9]));
  (* srl_bus_name = "inst/\hog_urem_10ns_7nsAem_U56/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[4].dividend_tmp_reg[5] " *) 
  (* srl_name = "inst/\hog_urem_10ns_7nsAem_U56/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[4].dividend_tmp_reg[5][8]_srl7 " *) 
  SRL16E \loop[4].dividend_tmp_reg[5][8]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_19_in),
        .CLK(ap_clk),
        .D(\loop[4].remd_tmp_reg[5][3]__0_0 [1]),
        .Q(\loop[4].dividend_tmp_reg[5][8]_srl7_n_8 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \loop[4].dividend_tmp_reg[5][8]_srl7_i_1__0 
       (.I0(\indvar_flatten_next9_reg_1669_reg[9] [3]),
        .I1(\ap_CS_fsm_reg[5] ),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(\exitcond_flatten1_reg_1665_reg[0] ),
        .I4(Q[3]),
        .O(\loop[4].remd_tmp_reg[5][3]__0_0 [1]));
  FDRE \loop[4].dividend_tmp_reg[5][9]__0 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[3].dividend_tmp_reg[4][8]_srl6_n_8 ),
        .Q(\loop[4].dividend_tmp_reg[5][9]__0_n_8 ),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][0]__0 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[3].dividend_tmp_reg[4][9]_srl6_n_8 ),
        .Q(\loop[4].remd_tmp_reg[5][0]__0_n_8 ),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][1]__0 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[3].remd_tmp_reg[4][0]_srl6_n_8 ),
        .Q(\loop[4].remd_tmp_reg[5][1]__0_n_8 ),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][2]__0 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[3].remd_tmp_reg[4][1]_srl6_n_8 ),
        .Q(\loop[4].remd_tmp_reg[5][2]__0_n_8 ),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][3]__0 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[3].remd_tmp_reg[4][2]_srl6_n_8 ),
        .Q(\loop[4].remd_tmp_reg[5][3]__0_n_8 ),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][4]__0 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[3].remd_tmp_reg[4][3]_srl6_n_8 ),
        .Q(\loop[4].remd_tmp_reg[5][4]__0_n_8 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\hog_urem_10ns_7nsAem_U56/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[5].dividend_tmp_reg[6] " *) 
  (* srl_name = "inst/\hog_urem_10ns_7nsAem_U56/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[5].dividend_tmp_reg[6][8]_srl8 " *) 
  SRL16E \loop[5].dividend_tmp_reg[6][8]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_19_in),
        .CLK(ap_clk),
        .D(indvar_flatten8_phi_fu_901_p4[2]),
        .Q(\loop[5].dividend_tmp_reg[6][8]_srl8_n_8 ));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \loop[5].dividend_tmp_reg[6][8]_srl8_i_1__0 
       (.I0(Q[2]),
        .I1(\exitcond_flatten1_reg_1665_reg[0] ),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(\ap_CS_fsm_reg[5] ),
        .I4(\indvar_flatten_next9_reg_1669_reg[9] [2]),
        .O(indvar_flatten8_phi_fu_901_p4[2]));
  FDRE \loop[5].dividend_tmp_reg[6][9]__0 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[4].dividend_tmp_reg[5][8]_srl7_n_8 ),
        .Q(\loop[5].dividend_tmp_reg[6][9]__0_n_8 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[5].remd_tmp[6][0]_i_1__1 
       (.I0(\loop[4].dividend_tmp_reg[5][9]__0_n_8 ),
        .I1(\cal_tmp[5]_carry_n_15 ),
        .I2(\cal_tmp[5]_carry__0_n_9 ),
        .O(\loop[5].remd_tmp[6][0]_i_1__1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[5].remd_tmp[6][1]_i_1__1 
       (.I0(\loop[4].remd_tmp_reg[5][0]__0_n_8 ),
        .I1(\cal_tmp[5]_carry_n_14 ),
        .I2(\cal_tmp[5]_carry__0_n_9 ),
        .O(\loop[5].remd_tmp[6][1]_i_1__1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[5].remd_tmp[6][2]_i_1__1 
       (.I0(\loop[4].remd_tmp_reg[5][1]__0_n_8 ),
        .I1(\cal_tmp[5]_carry_n_13 ),
        .I2(\cal_tmp[5]_carry__0_n_9 ),
        .O(\loop[5].remd_tmp[6][2]_i_1__1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[5].remd_tmp[6][3]_i_1__1 
       (.I0(\loop[4].remd_tmp_reg[5][2]__0_n_8 ),
        .I1(\cal_tmp[5]_carry_n_12 ),
        .I2(\cal_tmp[5]_carry__0_n_9 ),
        .O(\loop[5].remd_tmp[6][3]_i_1__1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[5].remd_tmp[6][4]_i_1__1 
       (.I0(\loop[4].remd_tmp_reg[5][3]__0_n_8 ),
        .I1(\cal_tmp[5]_carry__0_n_15 ),
        .I2(\cal_tmp[5]_carry__0_n_9 ),
        .O(\loop[5].remd_tmp[6][4]_i_1__1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[5].remd_tmp[6][5]_i_2__0 
       (.I0(\loop[4].remd_tmp_reg[5][4]__0_n_8 ),
        .I1(\cal_tmp[5]_carry__0_n_14 ),
        .I2(\cal_tmp[5]_carry__0_n_9 ),
        .O(\loop[5].remd_tmp[6][5]_i_2__0_n_8 ));
  FDRE \loop[5].remd_tmp_reg[6][0] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[5].remd_tmp[6][0]_i_1__1_n_8 ),
        .Q(\loop[5].remd_tmp_reg_n_8_[6][0] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][1] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[5].remd_tmp[6][1]_i_1__1_n_8 ),
        .Q(\loop[5].remd_tmp_reg_n_8_[6][1] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][2] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[5].remd_tmp[6][2]_i_1__1_n_8 ),
        .Q(\loop[5].remd_tmp_reg_n_8_[6][2] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][3] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[5].remd_tmp[6][3]_i_1__1_n_8 ),
        .Q(\loop[5].remd_tmp_reg_n_8_[6][3] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][4] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[5].remd_tmp[6][4]_i_1__1_n_8 ),
        .Q(\loop[5].remd_tmp_reg_n_8_[6][4] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][5] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[5].remd_tmp[6][5]_i_2__0_n_8 ),
        .Q(\loop[5].remd_tmp_reg_n_8_[6][5] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\hog_urem_10ns_7nsAem_U56/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[6].dividend_tmp_reg[7] " *) 
  (* srl_name = "inst/\hog_urem_10ns_7nsAem_U56/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[6].dividend_tmp_reg[7][8]_srl9 " *) 
  SRL16E \loop[6].dividend_tmp_reg[7][8]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(p_19_in),
        .CLK(ap_clk),
        .D(\loop[4].remd_tmp_reg[5][3]__0_0 [0]),
        .Q(\loop[6].dividend_tmp_reg[7][8]_srl9_n_8 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \loop[6].dividend_tmp_reg[7][8]_srl9_i_1__0 
       (.I0(\indvar_flatten_next9_reg_1669_reg[9] [1]),
        .I1(\ap_CS_fsm_reg[5] ),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(\exitcond_flatten1_reg_1665_reg[0] ),
        .I4(Q[1]),
        .O(\loop[4].remd_tmp_reg[5][3]__0_0 [0]));
  FDRE \loop[6].dividend_tmp_reg[7][9]__0 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[5].dividend_tmp_reg[6][8]_srl8_n_8 ),
        .Q(\loop[6].dividend_tmp_reg[7][9]__0_n_8 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[6].remd_tmp[7][0]_i_1__1 
       (.I0(\loop[5].dividend_tmp_reg[6][9]__0_n_8 ),
        .I1(\cal_tmp[6]_carry_n_15 ),
        .I2(\cal_tmp[6]_carry__0_n_8 ),
        .O(\loop[6].remd_tmp[7][0]_i_1__1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[6].remd_tmp[7][1]_i_1__1 
       (.I0(\loop[5].remd_tmp_reg_n_8_[6][0] ),
        .I1(\cal_tmp[6]_carry_n_14 ),
        .I2(\cal_tmp[6]_carry__0_n_8 ),
        .O(\loop[6].remd_tmp[7][1]_i_1__1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[6].remd_tmp[7][2]_i_1__1 
       (.I0(\loop[5].remd_tmp_reg_n_8_[6][1] ),
        .I1(\cal_tmp[6]_carry_n_13 ),
        .I2(\cal_tmp[6]_carry__0_n_8 ),
        .O(\loop[6].remd_tmp[7][2]_i_1__1_n_8 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[6].remd_tmp[7][3]_i_1__1 
       (.I0(\loop[5].remd_tmp_reg_n_8_[6][2] ),
        .I1(\cal_tmp[6]_carry_n_12 ),
        .I2(\cal_tmp[6]_carry__0_n_8 ),
        .O(\loop[6].remd_tmp[7][3]_i_1__1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[6].remd_tmp[7][4]_i_1__1 
       (.I0(\loop[5].remd_tmp_reg_n_8_[6][3] ),
        .I1(\cal_tmp[6]_carry__0_n_15 ),
        .I2(\cal_tmp[6]_carry__0_n_8 ),
        .O(\loop[6].remd_tmp[7][4]_i_1__1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[6].remd_tmp[7][5]_i_1__1 
       (.I0(\loop[5].remd_tmp_reg_n_8_[6][4] ),
        .I1(\cal_tmp[6]_carry__0_n_14 ),
        .I2(\cal_tmp[6]_carry__0_n_8 ),
        .O(\loop[6].remd_tmp[7][5]_i_1__1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[6].remd_tmp[7][6]_i_1__1 
       (.I0(\loop[5].remd_tmp_reg_n_8_[6][5] ),
        .I1(\cal_tmp[6]_carry__0_n_13 ),
        .I2(\cal_tmp[6]_carry__0_n_8 ),
        .O(\loop[6].remd_tmp[7][6]_i_1__1_n_8 ));
  FDRE \loop[6].remd_tmp_reg[7][0] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[6].remd_tmp[7][0]_i_1__1_n_8 ),
        .Q(\loop[6].remd_tmp_reg_n_8_[7][0] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][1] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[6].remd_tmp[7][1]_i_1__1_n_8 ),
        .Q(\loop[6].remd_tmp_reg_n_8_[7][1] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][2] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[6].remd_tmp[7][2]_i_1__1_n_8 ),
        .Q(\loop[6].remd_tmp_reg_n_8_[7][2] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][3] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[6].remd_tmp[7][3]_i_1__1_n_8 ),
        .Q(\loop[6].remd_tmp_reg_n_8_[7][3] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][4] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[6].remd_tmp[7][4]_i_1__1_n_8 ),
        .Q(\loop[6].remd_tmp_reg_n_8_[7][4] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][5] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[6].remd_tmp[7][5]_i_1__1_n_8 ),
        .Q(\loop[6].remd_tmp_reg_n_8_[7][5] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][6] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[6].remd_tmp[7][6]_i_1__1_n_8 ),
        .Q(\loop[6].remd_tmp_reg_n_8_[7][6] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\hog_urem_10ns_7nsAem_U56/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[7].dividend_tmp_reg[8] " *) 
  (* srl_name = "inst/\hog_urem_10ns_7nsAem_U56/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[7].dividend_tmp_reg[8][8]_srl10 " *) 
  SRL16E \loop[7].dividend_tmp_reg[8][8]_srl10 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(p_19_in),
        .CLK(ap_clk),
        .D(indvar_flatten8_phi_fu_901_p4[0]),
        .Q(\loop[7].dividend_tmp_reg[8][8]_srl10_n_8 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \loop[7].dividend_tmp_reg[8][8]_srl10_i_1__0 
       (.I0(\indvar_flatten_next9_reg_1669_reg[9] [0]),
        .I1(\ap_CS_fsm_reg[5] ),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(\exitcond_flatten1_reg_1665_reg[0] ),
        .I4(Q[0]),
        .O(indvar_flatten8_phi_fu_901_p4[0]));
  FDRE \loop[7].dividend_tmp_reg[8][9]__0 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[6].dividend_tmp_reg[7][8]_srl9_n_8 ),
        .Q(\loop[7].dividend_tmp_reg[8][9]__0_n_8 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[7].remd_tmp[8][0]_i_1__1 
       (.I0(\loop[6].dividend_tmp_reg[7][9]__0_n_8 ),
        .I1(\cal_tmp[7]_carry_n_15 ),
        .I2(\loop[7].remd_tmp_reg[8][7]_i_2__1_n_11 ),
        .O(\loop[7].remd_tmp[8][0]_i_1__1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[7].remd_tmp[8][1]_i_1__1 
       (.I0(\loop[6].remd_tmp_reg_n_8_[7][0] ),
        .I1(\cal_tmp[7]_carry_n_14 ),
        .I2(\loop[7].remd_tmp_reg[8][7]_i_2__1_n_11 ),
        .O(\loop[7].remd_tmp[8][1]_i_1__1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[7].remd_tmp[8][2]_i_1__1 
       (.I0(\loop[6].remd_tmp_reg_n_8_[7][1] ),
        .I1(\cal_tmp[7]_carry_n_13 ),
        .I2(\loop[7].remd_tmp_reg[8][7]_i_2__1_n_11 ),
        .O(\loop[7].remd_tmp[8][2]_i_1__1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[7].remd_tmp[8][3]_i_1__1 
       (.I0(\loop[6].remd_tmp_reg_n_8_[7][2] ),
        .I1(\cal_tmp[7]_carry_n_12 ),
        .I2(\loop[7].remd_tmp_reg[8][7]_i_2__1_n_11 ),
        .O(\loop[7].remd_tmp[8][3]_i_1__1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[7].remd_tmp[8][4]_i_1__1 
       (.I0(\loop[6].remd_tmp_reg_n_8_[7][3] ),
        .I1(\cal_tmp[7]_carry__0_n_15 ),
        .I2(\loop[7].remd_tmp_reg[8][7]_i_2__1_n_11 ),
        .O(\loop[7].remd_tmp[8][4]_i_1__1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[7].remd_tmp[8][5]_i_1__1 
       (.I0(\loop[6].remd_tmp_reg_n_8_[7][4] ),
        .I1(\cal_tmp[7]_carry__0_n_14 ),
        .I2(\loop[7].remd_tmp_reg[8][7]_i_2__1_n_11 ),
        .O(\loop[7].remd_tmp[8][5]_i_1__1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[7].remd_tmp[8][6]_i_1__1 
       (.I0(\loop[6].remd_tmp_reg_n_8_[7][5] ),
        .I1(\cal_tmp[7]_carry__0_n_13 ),
        .I2(\loop[7].remd_tmp_reg[8][7]_i_2__1_n_11 ),
        .O(\loop[7].remd_tmp[8][6]_i_1__1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[7].remd_tmp[8][7]_i_1__1 
       (.I0(\loop[6].remd_tmp_reg_n_8_[7][6] ),
        .I1(\cal_tmp[7]_carry__0_n_12 ),
        .I2(\loop[7].remd_tmp_reg[8][7]_i_2__1_n_11 ),
        .O(\loop[7].remd_tmp[8][7]_i_1__1_n_8 ));
  FDRE \loop[7].remd_tmp_reg[8][0] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[7].remd_tmp[8][0]_i_1__1_n_8 ),
        .Q(\loop[7].remd_tmp_reg_n_8_[8][0] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][1] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[7].remd_tmp[8][1]_i_1__1_n_8 ),
        .Q(\loop[7].remd_tmp_reg_n_8_[8][1] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][2] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[7].remd_tmp[8][2]_i_1__1_n_8 ),
        .Q(\loop[7].remd_tmp_reg_n_8_[8][2] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][3] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[7].remd_tmp[8][3]_i_1__1_n_8 ),
        .Q(\loop[7].remd_tmp_reg_n_8_[8][3] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][4] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[7].remd_tmp[8][4]_i_1__1_n_8 ),
        .Q(\loop[7].remd_tmp_reg_n_8_[8][4] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][5] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[7].remd_tmp[8][5]_i_1__1_n_8 ),
        .Q(\loop[7].remd_tmp_reg_n_8_[8][5] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][6] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[7].remd_tmp[8][6]_i_1__1_n_8 ),
        .Q(\loop[7].remd_tmp_reg_n_8_[8][6] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][7] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[7].remd_tmp[8][7]_i_1__1_n_8 ),
        .Q(\loop[7].remd_tmp_reg_n_8_[8][7] ),
        .R(1'b0));
  CARRY4 \loop[7].remd_tmp_reg[8][7]_i_2__1 
       (.CI(\cal_tmp[7]_carry__0_n_8 ),
        .CO({\NLW_loop[7].remd_tmp_reg[8][7]_i_2__1_CO_UNCONNECTED [3:1],\loop[7].remd_tmp_reg[8][7]_i_2__1_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_loop[7].remd_tmp_reg[8][7]_i_2__1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \loop[8].dividend_tmp_reg[9][9]__0 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[7].dividend_tmp_reg[8][8]_srl10_n_8 ),
        .Q(p_1_in[0]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[8].remd_tmp[9][0]_i_1__1 
       (.I0(\loop[7].dividend_tmp_reg[8][9]__0_n_8 ),
        .I1(\cal_tmp[8]_carry_n_15 ),
        .I2(\cal_tmp[8]_carry__1_n_10 ),
        .O(\loop[8].remd_tmp[9][0]_i_1__1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[8].remd_tmp[9][1]_i_1__1 
       (.I0(\loop[7].remd_tmp_reg_n_8_[8][0] ),
        .I1(\cal_tmp[8]_carry_n_14 ),
        .I2(\cal_tmp[8]_carry__1_n_10 ),
        .O(\loop[8].remd_tmp[9][1]_i_1__1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[8].remd_tmp[9][2]_i_1__1 
       (.I0(\loop[7].remd_tmp_reg_n_8_[8][1] ),
        .I1(\cal_tmp[8]_carry_n_13 ),
        .I2(\cal_tmp[8]_carry__1_n_10 ),
        .O(\loop[8].remd_tmp[9][2]_i_1__1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[8].remd_tmp[9][3]_i_1__1 
       (.I0(\loop[7].remd_tmp_reg_n_8_[8][2] ),
        .I1(\cal_tmp[8]_carry_n_12 ),
        .I2(\cal_tmp[8]_carry__1_n_10 ),
        .O(\loop[8].remd_tmp[9][3]_i_1__1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[8].remd_tmp[9][4]_i_1__1 
       (.I0(\loop[7].remd_tmp_reg_n_8_[8][3] ),
        .I1(\cal_tmp[8]_carry__0_n_15 ),
        .I2(\cal_tmp[8]_carry__1_n_10 ),
        .O(\loop[8].remd_tmp[9][4]_i_1__1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[8].remd_tmp[9][5]_i_1__1 
       (.I0(\loop[7].remd_tmp_reg_n_8_[8][4] ),
        .I1(\cal_tmp[8]_carry__0_n_14 ),
        .I2(\cal_tmp[8]_carry__1_n_10 ),
        .O(\loop[8].remd_tmp[9][5]_i_1__1_n_8 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[8].remd_tmp[9][6]_i_1__1 
       (.I0(\loop[7].remd_tmp_reg_n_8_[8][5] ),
        .I1(\cal_tmp[8]_carry__0_n_13 ),
        .I2(\cal_tmp[8]_carry__1_n_10 ),
        .O(\loop[8].remd_tmp[9][6]_i_1__1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[8].remd_tmp[9][7]_i_1__1 
       (.I0(\loop[7].remd_tmp_reg_n_8_[8][6] ),
        .I1(\cal_tmp[8]_carry__0_n_12 ),
        .I2(\cal_tmp[8]_carry__1_n_10 ),
        .O(\loop[8].remd_tmp[9][7]_i_1__1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[8].remd_tmp[9][8]_i_1__1 
       (.I0(\loop[7].remd_tmp_reg_n_8_[8][7] ),
        .I1(\cal_tmp[8]_carry__1_n_15 ),
        .I2(\cal_tmp[8]_carry__1_n_10 ),
        .O(\loop[8].remd_tmp[9][8]_i_1__1_n_8 ));
  FDRE \loop[8].remd_tmp_reg[9][0] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[8].remd_tmp[9][0]_i_1__1_n_8 ),
        .Q(p_1_in[1]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][1] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[8].remd_tmp[9][1]_i_1__1_n_8 ),
        .Q(p_1_in[2]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][2] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[8].remd_tmp[9][2]_i_1__1_n_8 ),
        .Q(p_1_in[3]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][3] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[8].remd_tmp[9][3]_i_1__1_n_8 ),
        .Q(p_1_in[4]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][4] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[8].remd_tmp[9][4]_i_1__1_n_8 ),
        .Q(p_1_in[5]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][5] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[8].remd_tmp[9][5]_i_1__1_n_8 ),
        .Q(p_1_in[6]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][6] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[8].remd_tmp[9][6]_i_1__1_n_8 ),
        .Q(p_1_in[7]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][7] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[8].remd_tmp[9][7]_i_1__1_n_8 ),
        .Q(p_1_in[8]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][8] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[8].remd_tmp[9][8]_i_1__1_n_8 ),
        .Q(p_1_in[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[9].remd_tmp[10][0]_i_1__1 
       (.I0(p_1_in[0]),
        .I1(\cal_tmp[9]_carry_n_15 ),
        .I2(\cal_tmp[9]_carry__1_n_9 ),
        .O(\loop[9].remd_tmp[10][0]_i_1__1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[9].remd_tmp[10][1]_i_1__1 
       (.I0(p_1_in[1]),
        .I1(\cal_tmp[9]_carry_n_14 ),
        .I2(\cal_tmp[9]_carry__1_n_9 ),
        .O(\loop[9].remd_tmp[10][1]_i_1__1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[9].remd_tmp[10][2]_i_1__1 
       (.I0(p_1_in[2]),
        .I1(\cal_tmp[9]_carry_n_13 ),
        .I2(\cal_tmp[9]_carry__1_n_9 ),
        .O(\loop[9].remd_tmp[10][2]_i_1__1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[9].remd_tmp[10][3]_i_1__1 
       (.I0(p_1_in[3]),
        .I1(\cal_tmp[9]_carry_n_12 ),
        .I2(\cal_tmp[9]_carry__1_n_9 ),
        .O(\loop[9].remd_tmp[10][3]_i_1__1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[9].remd_tmp[10][4]_i_1__1 
       (.I0(p_1_in[4]),
        .I1(\cal_tmp[9]_carry__0_n_15 ),
        .I2(\cal_tmp[9]_carry__1_n_9 ),
        .O(\loop[9].remd_tmp[10][4]_i_1__1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[9].remd_tmp[10][5]_i_1__1 
       (.I0(p_1_in[5]),
        .I1(\cal_tmp[9]_carry__0_n_14 ),
        .I2(\cal_tmp[9]_carry__1_n_9 ),
        .O(\loop[9].remd_tmp[10][5]_i_1__1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[9].remd_tmp[10][6]_i_1__0 
       (.I0(p_1_in[6]),
        .I1(\cal_tmp[9]_carry__0_n_13 ),
        .I2(\cal_tmp[9]_carry__1_n_9 ),
        .O(\loop[9].remd_tmp[10][6]_i_1__0_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[9].remd_tmp[10][7]_i_1__0 
       (.I0(p_1_in[7]),
        .I1(\cal_tmp[9]_carry__0_n_12 ),
        .I2(\cal_tmp[9]_carry__1_n_9 ),
        .O(\loop[9].remd_tmp[10][7]_i_1__0_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[9].remd_tmp[10][8]_i_1__0 
       (.I0(p_1_in[8]),
        .I1(\cal_tmp[9]_carry__1_n_15 ),
        .I2(\cal_tmp[9]_carry__1_n_9 ),
        .O(\loop[9].remd_tmp[10][8]_i_1__0_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[9].remd_tmp[10][9]_i_1__0 
       (.I0(p_1_in[9]),
        .I1(\cal_tmp[9]_carry__1_n_14 ),
        .I2(\cal_tmp[9]_carry__1_n_9 ),
        .O(\loop[9].remd_tmp[10][9]_i_1__0_n_8 ));
  FDRE \loop[9].remd_tmp_reg[10][0] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[9].remd_tmp[10][0]_i_1__1_n_8 ),
        .Q(\remd_reg[9] [0]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][1] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[9].remd_tmp[10][1]_i_1__1_n_8 ),
        .Q(\remd_reg[9] [1]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][2] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[9].remd_tmp[10][2]_i_1__1_n_8 ),
        .Q(\remd_reg[9] [2]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][3] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[9].remd_tmp[10][3]_i_1__1_n_8 ),
        .Q(\remd_reg[9] [3]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][4] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[9].remd_tmp[10][4]_i_1__1_n_8 ),
        .Q(\remd_reg[9] [4]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][5] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[9].remd_tmp[10][5]_i_1__1_n_8 ),
        .Q(\remd_reg[9] [5]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][6] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[9].remd_tmp[10][6]_i_1__0_n_8 ),
        .Q(\remd_reg[9] [6]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][7] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[9].remd_tmp[10][7]_i_1__0_n_8 ),
        .Q(\remd_reg[9] [7]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][8] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[9].remd_tmp[10][8]_i_1__0_n_8 ),
        .Q(\remd_reg[9] [8]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][9] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\loop[9].remd_tmp[10][9]_i_1__0_n_8 ),
        .Q(\remd_reg[9] [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "hog_urem_10ns_7nsAem_div_u" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_urem_10ns_7nsAem_div_u_81
   (\remd_reg[5] ,
    p_22_in,
    Q,
    ap_clk);
  output [5:0]\remd_reg[5] ;
  input p_22_in;
  input [9:0]Q;
  input ap_clk;

  wire [9:0]Q;
  wire ap_clk;
  wire \cal_tmp[5]_carry__0_i_1__0_n_8 ;
  wire \cal_tmp[5]_carry__0_i_2__0_n_8 ;
  wire \cal_tmp[5]_carry__0_n_11 ;
  wire \cal_tmp[5]_carry__0_n_14 ;
  wire \cal_tmp[5]_carry__0_n_15 ;
  wire \cal_tmp[5]_carry__0_n_9 ;
  wire \cal_tmp[5]_carry_i_1__0_n_8 ;
  wire \cal_tmp[5]_carry_i_2__0_n_8 ;
  wire \cal_tmp[5]_carry_i_3__0_n_8 ;
  wire \cal_tmp[5]_carry_i_4__0_n_8 ;
  wire \cal_tmp[5]_carry_n_10 ;
  wire \cal_tmp[5]_carry_n_11 ;
  wire \cal_tmp[5]_carry_n_12 ;
  wire \cal_tmp[5]_carry_n_13 ;
  wire \cal_tmp[5]_carry_n_14 ;
  wire \cal_tmp[5]_carry_n_15 ;
  wire \cal_tmp[5]_carry_n_8 ;
  wire \cal_tmp[5]_carry_n_9 ;
  wire \cal_tmp[6]_carry__0_i_1__0_n_8 ;
  wire \cal_tmp[6]_carry__0_i_2__0_n_8 ;
  wire \cal_tmp[6]_carry__0_i_3__0_n_8 ;
  wire \cal_tmp[6]_carry__0_n_10 ;
  wire \cal_tmp[6]_carry__0_n_11 ;
  wire \cal_tmp[6]_carry__0_n_13 ;
  wire \cal_tmp[6]_carry__0_n_14 ;
  wire \cal_tmp[6]_carry__0_n_15 ;
  wire \cal_tmp[6]_carry__0_n_8 ;
  wire \cal_tmp[6]_carry_i_1__0_n_8 ;
  wire \cal_tmp[6]_carry_i_2__0_n_8 ;
  wire \cal_tmp[6]_carry_i_3__0_n_8 ;
  wire \cal_tmp[6]_carry_i_4__0_n_8 ;
  wire \cal_tmp[6]_carry_n_10 ;
  wire \cal_tmp[6]_carry_n_11 ;
  wire \cal_tmp[6]_carry_n_12 ;
  wire \cal_tmp[6]_carry_n_13 ;
  wire \cal_tmp[6]_carry_n_14 ;
  wire \cal_tmp[6]_carry_n_15 ;
  wire \cal_tmp[6]_carry_n_8 ;
  wire \cal_tmp[6]_carry_n_9 ;
  wire \cal_tmp[7]_carry__0_i_1__0_n_8 ;
  wire \cal_tmp[7]_carry__0_i_2__0_n_8 ;
  wire \cal_tmp[7]_carry__0_i_3__0_n_8 ;
  wire \cal_tmp[7]_carry__0_i_4__0_n_8 ;
  wire \cal_tmp[7]_carry__0_n_10 ;
  wire \cal_tmp[7]_carry__0_n_11 ;
  wire \cal_tmp[7]_carry__0_n_12 ;
  wire \cal_tmp[7]_carry__0_n_13 ;
  wire \cal_tmp[7]_carry__0_n_14 ;
  wire \cal_tmp[7]_carry__0_n_15 ;
  wire \cal_tmp[7]_carry__0_n_8 ;
  wire \cal_tmp[7]_carry__0_n_9 ;
  wire \cal_tmp[7]_carry_i_1__0_n_8 ;
  wire \cal_tmp[7]_carry_i_2__0_n_8 ;
  wire \cal_tmp[7]_carry_i_3__0_n_8 ;
  wire \cal_tmp[7]_carry_i_4__0_n_8 ;
  wire \cal_tmp[7]_carry_n_10 ;
  wire \cal_tmp[7]_carry_n_11 ;
  wire \cal_tmp[7]_carry_n_12 ;
  wire \cal_tmp[7]_carry_n_13 ;
  wire \cal_tmp[7]_carry_n_14 ;
  wire \cal_tmp[7]_carry_n_15 ;
  wire \cal_tmp[7]_carry_n_8 ;
  wire \cal_tmp[7]_carry_n_9 ;
  wire \cal_tmp[8]_carry__0_i_1__0_n_8 ;
  wire \cal_tmp[8]_carry__0_i_2__0_n_8 ;
  wire \cal_tmp[8]_carry__0_i_3__0_n_8 ;
  wire \cal_tmp[8]_carry__0_i_4__0_n_8 ;
  wire \cal_tmp[8]_carry__0_n_10 ;
  wire \cal_tmp[8]_carry__0_n_11 ;
  wire \cal_tmp[8]_carry__0_n_12 ;
  wire \cal_tmp[8]_carry__0_n_13 ;
  wire \cal_tmp[8]_carry__0_n_14 ;
  wire \cal_tmp[8]_carry__0_n_15 ;
  wire \cal_tmp[8]_carry__0_n_8 ;
  wire \cal_tmp[8]_carry__0_n_9 ;
  wire \cal_tmp[8]_carry__1_i_1__0_n_8 ;
  wire \cal_tmp[8]_carry__1_n_10 ;
  wire \cal_tmp[8]_carry__1_n_15 ;
  wire \cal_tmp[8]_carry_i_1__0_n_8 ;
  wire \cal_tmp[8]_carry_i_2__0_n_8 ;
  wire \cal_tmp[8]_carry_i_3__0_n_8 ;
  wire \cal_tmp[8]_carry_i_4__0_n_8 ;
  wire \cal_tmp[8]_carry_n_10 ;
  wire \cal_tmp[8]_carry_n_11 ;
  wire \cal_tmp[8]_carry_n_12 ;
  wire \cal_tmp[8]_carry_n_13 ;
  wire \cal_tmp[8]_carry_n_14 ;
  wire \cal_tmp[8]_carry_n_15 ;
  wire \cal_tmp[8]_carry_n_8 ;
  wire \cal_tmp[8]_carry_n_9 ;
  wire \cal_tmp[9]_carry__0_i_1__0_n_8 ;
  wire \cal_tmp[9]_carry__0_i_2__0_n_8 ;
  wire \cal_tmp[9]_carry__0_i_3__0_n_8 ;
  wire \cal_tmp[9]_carry__0_i_4__0_n_8 ;
  wire \cal_tmp[9]_carry__0_n_10 ;
  wire \cal_tmp[9]_carry__0_n_11 ;
  wire \cal_tmp[9]_carry__0_n_14 ;
  wire \cal_tmp[9]_carry__0_n_15 ;
  wire \cal_tmp[9]_carry__0_n_8 ;
  wire \cal_tmp[9]_carry__0_n_9 ;
  wire \cal_tmp[9]_carry__1_i_1__0_n_8 ;
  wire \cal_tmp[9]_carry__1_i_2__0_n_8 ;
  wire \cal_tmp[9]_carry__1_n_10 ;
  wire \cal_tmp[9]_carry__1_n_11 ;
  wire \cal_tmp[9]_carry_i_1__0_n_8 ;
  wire \cal_tmp[9]_carry_i_2__0_n_8 ;
  wire \cal_tmp[9]_carry_i_3__0_n_8 ;
  wire \cal_tmp[9]_carry_i_4__0_n_8 ;
  wire \cal_tmp[9]_carry_n_10 ;
  wire \cal_tmp[9]_carry_n_11 ;
  wire \cal_tmp[9]_carry_n_12 ;
  wire \cal_tmp[9]_carry_n_13 ;
  wire \cal_tmp[9]_carry_n_14 ;
  wire \cal_tmp[9]_carry_n_15 ;
  wire \cal_tmp[9]_carry_n_8 ;
  wire \cal_tmp[9]_carry_n_9 ;
  wire \loop[3].dividend_tmp_reg[4][8]_srl6_n_8 ;
  wire \loop[3].dividend_tmp_reg[4][9]_srl6_n_8 ;
  wire \loop[3].remd_tmp_reg[4][0]_srl6_n_8 ;
  wire \loop[3].remd_tmp_reg[4][1]_srl6_n_8 ;
  wire \loop[3].remd_tmp_reg[4][2]_srl6_n_8 ;
  wire \loop[3].remd_tmp_reg[4][3]_srl6_n_8 ;
  wire \loop[4].dividend_tmp_reg[5][8]_srl7_n_8 ;
  wire \loop[4].dividend_tmp_reg[5][9]__0_n_8 ;
  wire \loop[4].remd_tmp_reg[5][0]__0_n_8 ;
  wire \loop[4].remd_tmp_reg[5][1]__0_n_8 ;
  wire \loop[4].remd_tmp_reg[5][2]__0_n_8 ;
  wire \loop[4].remd_tmp_reg[5][3]__0_n_8 ;
  wire \loop[4].remd_tmp_reg[5][4]__0_n_8 ;
  wire \loop[5].dividend_tmp_reg[6][8]_srl8_n_8 ;
  wire \loop[5].dividend_tmp_reg[6][9]__0_n_8 ;
  wire \loop[5].remd_tmp[6][0]_i_1__0_n_8 ;
  wire \loop[5].remd_tmp[6][1]_i_1__0_n_8 ;
  wire \loop[5].remd_tmp[6][2]_i_1__0_n_8 ;
  wire \loop[5].remd_tmp[6][3]_i_1__0_n_8 ;
  wire \loop[5].remd_tmp[6][4]_i_1__0_n_8 ;
  wire \loop[5].remd_tmp[6][5]_i_1_n_8 ;
  wire \loop[5].remd_tmp_reg_n_8_[6][0] ;
  wire \loop[5].remd_tmp_reg_n_8_[6][1] ;
  wire \loop[5].remd_tmp_reg_n_8_[6][2] ;
  wire \loop[5].remd_tmp_reg_n_8_[6][3] ;
  wire \loop[5].remd_tmp_reg_n_8_[6][4] ;
  wire \loop[5].remd_tmp_reg_n_8_[6][5] ;
  wire \loop[6].dividend_tmp_reg[7][8]_srl9_n_8 ;
  wire \loop[6].dividend_tmp_reg[7][9]__0_n_8 ;
  wire \loop[6].remd_tmp[7][0]_i_1__0_n_8 ;
  wire \loop[6].remd_tmp[7][1]_i_1__0_n_8 ;
  wire \loop[6].remd_tmp[7][2]_i_1__0_n_8 ;
  wire \loop[6].remd_tmp[7][3]_i_1__0_n_8 ;
  wire \loop[6].remd_tmp[7][4]_i_1__0_n_8 ;
  wire \loop[6].remd_tmp[7][5]_i_1__0_n_8 ;
  wire \loop[6].remd_tmp[7][6]_i_1__0_n_8 ;
  wire \loop[6].remd_tmp_reg_n_8_[7][0] ;
  wire \loop[6].remd_tmp_reg_n_8_[7][1] ;
  wire \loop[6].remd_tmp_reg_n_8_[7][2] ;
  wire \loop[6].remd_tmp_reg_n_8_[7][3] ;
  wire \loop[6].remd_tmp_reg_n_8_[7][4] ;
  wire \loop[6].remd_tmp_reg_n_8_[7][5] ;
  wire \loop[6].remd_tmp_reg_n_8_[7][6] ;
  wire \loop[7].dividend_tmp_reg[8][8]_srl10_n_8 ;
  wire \loop[7].dividend_tmp_reg[8][9]__0_n_8 ;
  wire \loop[7].remd_tmp[8][0]_i_1__0_n_8 ;
  wire \loop[7].remd_tmp[8][1]_i_1__0_n_8 ;
  wire \loop[7].remd_tmp[8][2]_i_1__0_n_8 ;
  wire \loop[7].remd_tmp[8][3]_i_1__0_n_8 ;
  wire \loop[7].remd_tmp[8][4]_i_1__0_n_8 ;
  wire \loop[7].remd_tmp[8][5]_i_1__0_n_8 ;
  wire \loop[7].remd_tmp[8][6]_i_1__0_n_8 ;
  wire \loop[7].remd_tmp[8][7]_i_1__0_n_8 ;
  wire \loop[7].remd_tmp_reg[8][7]_i_2__0_n_11 ;
  wire \loop[7].remd_tmp_reg_n_8_[8][0] ;
  wire \loop[7].remd_tmp_reg_n_8_[8][1] ;
  wire \loop[7].remd_tmp_reg_n_8_[8][2] ;
  wire \loop[7].remd_tmp_reg_n_8_[8][3] ;
  wire \loop[7].remd_tmp_reg_n_8_[8][4] ;
  wire \loop[7].remd_tmp_reg_n_8_[8][5] ;
  wire \loop[7].remd_tmp_reg_n_8_[8][6] ;
  wire \loop[7].remd_tmp_reg_n_8_[8][7] ;
  wire \loop[8].remd_tmp[9][0]_i_1__0_n_8 ;
  wire \loop[8].remd_tmp[9][1]_i_1__0_n_8 ;
  wire \loop[8].remd_tmp[9][2]_i_1__0_n_8 ;
  wire \loop[8].remd_tmp[9][3]_i_1__0_n_8 ;
  wire \loop[8].remd_tmp[9][4]_i_1__0_n_8 ;
  wire \loop[8].remd_tmp[9][5]_i_1__0_n_8 ;
  wire \loop[8].remd_tmp[9][6]_i_1__0_n_8 ;
  wire \loop[8].remd_tmp[9][7]_i_1__0_n_8 ;
  wire \loop[8].remd_tmp[9][8]_i_1__0_n_8 ;
  wire \loop[9].remd_tmp[10][0]_i_1__0_n_8 ;
  wire \loop[9].remd_tmp[10][1]_i_1__0_n_8 ;
  wire \loop[9].remd_tmp[10][2]_i_1__0_n_8 ;
  wire \loop[9].remd_tmp[10][3]_i_1__0_n_8 ;
  wire \loop[9].remd_tmp[10][4]_i_1__0_n_8 ;
  wire \loop[9].remd_tmp[10][5]_i_1__0_n_8 ;
  wire [9:0]p_1_in;
  wire p_22_in;
  wire [5:0]\remd_reg[5] ;
  wire [3:1]\NLW_cal_tmp[5]_carry__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_cal_tmp[5]_carry__0_O_UNCONNECTED ;
  wire [2:2]\NLW_cal_tmp[6]_carry__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[6]_carry__0_O_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[8]_carry__1_CO_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[8]_carry__1_O_UNCONNECTED ;
  wire [3:2]\NLW_cal_tmp[9]_carry__0_O_UNCONNECTED ;
  wire [3:2]\NLW_cal_tmp[9]_carry__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[9]_carry__1_O_UNCONNECTED ;
  wire [3:1]\NLW_loop[7].remd_tmp_reg[8][7]_i_2__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_loop[7].remd_tmp_reg[8][7]_i_2__0_O_UNCONNECTED ;

  CARRY4 \cal_tmp[5]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[5]_carry_n_8 ,\cal_tmp[5]_carry_n_9 ,\cal_tmp[5]_carry_n_10 ,\cal_tmp[5]_carry_n_11 }),
        .CYINIT(1'b1),
        .DI({\loop[4].remd_tmp_reg[5][2]__0_n_8 ,\loop[4].remd_tmp_reg[5][1]__0_n_8 ,\loop[4].remd_tmp_reg[5][0]__0_n_8 ,\loop[4].dividend_tmp_reg[5][9]__0_n_8 }),
        .O({\cal_tmp[5]_carry_n_12 ,\cal_tmp[5]_carry_n_13 ,\cal_tmp[5]_carry_n_14 ,\cal_tmp[5]_carry_n_15 }),
        .S({\cal_tmp[5]_carry_i_1__0_n_8 ,\cal_tmp[5]_carry_i_2__0_n_8 ,\cal_tmp[5]_carry_i_3__0_n_8 ,\cal_tmp[5]_carry_i_4__0_n_8 }));
  CARRY4 \cal_tmp[5]_carry__0 
       (.CI(\cal_tmp[5]_carry_n_8 ),
        .CO({\NLW_cal_tmp[5]_carry__0_CO_UNCONNECTED [3],\cal_tmp[5]_carry__0_n_9 ,\NLW_cal_tmp[5]_carry__0_CO_UNCONNECTED [1],\cal_tmp[5]_carry__0_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\loop[4].remd_tmp_reg[5][4]__0_n_8 ,\loop[4].remd_tmp_reg[5][3]__0_n_8 }),
        .O({\NLW_cal_tmp[5]_carry__0_O_UNCONNECTED [3:2],\cal_tmp[5]_carry__0_n_14 ,\cal_tmp[5]_carry__0_n_15 }),
        .S({1'b0,1'b1,\cal_tmp[5]_carry__0_i_1__0_n_8 ,\cal_tmp[5]_carry__0_i_2__0_n_8 }));
  LUT1 #(
    .INIT(2'h2)) 
    \cal_tmp[5]_carry__0_i_1__0 
       (.I0(\loop[4].remd_tmp_reg[5][4]__0_n_8 ),
        .O(\cal_tmp[5]_carry__0_i_1__0_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[5]_carry__0_i_2__0 
       (.I0(\loop[4].remd_tmp_reg[5][3]__0_n_8 ),
        .O(\cal_tmp[5]_carry__0_i_2__0_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[5]_carry_i_1__0 
       (.I0(\loop[4].remd_tmp_reg[5][2]__0_n_8 ),
        .O(\cal_tmp[5]_carry_i_1__0_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[5]_carry_i_2__0 
       (.I0(\loop[4].remd_tmp_reg[5][1]__0_n_8 ),
        .O(\cal_tmp[5]_carry_i_2__0_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cal_tmp[5]_carry_i_3__0 
       (.I0(\loop[4].remd_tmp_reg[5][0]__0_n_8 ),
        .O(\cal_tmp[5]_carry_i_3__0_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[5]_carry_i_4__0 
       (.I0(\loop[4].dividend_tmp_reg[5][9]__0_n_8 ),
        .O(\cal_tmp[5]_carry_i_4__0_n_8 ));
  CARRY4 \cal_tmp[6]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[6]_carry_n_8 ,\cal_tmp[6]_carry_n_9 ,\cal_tmp[6]_carry_n_10 ,\cal_tmp[6]_carry_n_11 }),
        .CYINIT(1'b1),
        .DI({\loop[5].remd_tmp_reg_n_8_[6][2] ,\loop[5].remd_tmp_reg_n_8_[6][1] ,\loop[5].remd_tmp_reg_n_8_[6][0] ,\loop[5].dividend_tmp_reg[6][9]__0_n_8 }),
        .O({\cal_tmp[6]_carry_n_12 ,\cal_tmp[6]_carry_n_13 ,\cal_tmp[6]_carry_n_14 ,\cal_tmp[6]_carry_n_15 }),
        .S({\cal_tmp[6]_carry_i_1__0_n_8 ,\cal_tmp[6]_carry_i_2__0_n_8 ,\cal_tmp[6]_carry_i_3__0_n_8 ,\cal_tmp[6]_carry_i_4__0_n_8 }));
  CARRY4 \cal_tmp[6]_carry__0 
       (.CI(\cal_tmp[6]_carry_n_8 ),
        .CO({\cal_tmp[6]_carry__0_n_8 ,\NLW_cal_tmp[6]_carry__0_CO_UNCONNECTED [2],\cal_tmp[6]_carry__0_n_10 ,\cal_tmp[6]_carry__0_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,\loop[5].remd_tmp_reg_n_8_[6][5] ,\loop[5].remd_tmp_reg_n_8_[6][4] ,\loop[5].remd_tmp_reg_n_8_[6][3] }),
        .O({\NLW_cal_tmp[6]_carry__0_O_UNCONNECTED [3],\cal_tmp[6]_carry__0_n_13 ,\cal_tmp[6]_carry__0_n_14 ,\cal_tmp[6]_carry__0_n_15 }),
        .S({1'b1,\cal_tmp[6]_carry__0_i_1__0_n_8 ,\cal_tmp[6]_carry__0_i_2__0_n_8 ,\cal_tmp[6]_carry__0_i_3__0_n_8 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry__0_i_1__0 
       (.I0(\loop[5].remd_tmp_reg_n_8_[6][5] ),
        .O(\cal_tmp[6]_carry__0_i_1__0_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cal_tmp[6]_carry__0_i_2__0 
       (.I0(\loop[5].remd_tmp_reg_n_8_[6][4] ),
        .O(\cal_tmp[6]_carry__0_i_2__0_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry__0_i_3__0 
       (.I0(\loop[5].remd_tmp_reg_n_8_[6][3] ),
        .O(\cal_tmp[6]_carry__0_i_3__0_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry_i_1__0 
       (.I0(\loop[5].remd_tmp_reg_n_8_[6][2] ),
        .O(\cal_tmp[6]_carry_i_1__0_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry_i_2__0 
       (.I0(\loop[5].remd_tmp_reg_n_8_[6][1] ),
        .O(\cal_tmp[6]_carry_i_2__0_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cal_tmp[6]_carry_i_3__0 
       (.I0(\loop[5].remd_tmp_reg_n_8_[6][0] ),
        .O(\cal_tmp[6]_carry_i_3__0_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry_i_4__0 
       (.I0(\loop[5].dividend_tmp_reg[6][9]__0_n_8 ),
        .O(\cal_tmp[6]_carry_i_4__0_n_8 ));
  CARRY4 \cal_tmp[7]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[7]_carry_n_8 ,\cal_tmp[7]_carry_n_9 ,\cal_tmp[7]_carry_n_10 ,\cal_tmp[7]_carry_n_11 }),
        .CYINIT(1'b1),
        .DI({\loop[6].remd_tmp_reg_n_8_[7][2] ,\loop[6].remd_tmp_reg_n_8_[7][1] ,\loop[6].remd_tmp_reg_n_8_[7][0] ,\loop[6].dividend_tmp_reg[7][9]__0_n_8 }),
        .O({\cal_tmp[7]_carry_n_12 ,\cal_tmp[7]_carry_n_13 ,\cal_tmp[7]_carry_n_14 ,\cal_tmp[7]_carry_n_15 }),
        .S({\cal_tmp[7]_carry_i_1__0_n_8 ,\cal_tmp[7]_carry_i_2__0_n_8 ,\cal_tmp[7]_carry_i_3__0_n_8 ,\cal_tmp[7]_carry_i_4__0_n_8 }));
  CARRY4 \cal_tmp[7]_carry__0 
       (.CI(\cal_tmp[7]_carry_n_8 ),
        .CO({\cal_tmp[7]_carry__0_n_8 ,\cal_tmp[7]_carry__0_n_9 ,\cal_tmp[7]_carry__0_n_10 ,\cal_tmp[7]_carry__0_n_11 }),
        .CYINIT(1'b0),
        .DI({\loop[6].remd_tmp_reg_n_8_[7][6] ,\loop[6].remd_tmp_reg_n_8_[7][5] ,\loop[6].remd_tmp_reg_n_8_[7][4] ,\loop[6].remd_tmp_reg_n_8_[7][3] }),
        .O({\cal_tmp[7]_carry__0_n_12 ,\cal_tmp[7]_carry__0_n_13 ,\cal_tmp[7]_carry__0_n_14 ,\cal_tmp[7]_carry__0_n_15 }),
        .S({\cal_tmp[7]_carry__0_i_1__0_n_8 ,\cal_tmp[7]_carry__0_i_2__0_n_8 ,\cal_tmp[7]_carry__0_i_3__0_n_8 ,\cal_tmp[7]_carry__0_i_4__0_n_8 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry__0_i_1__0 
       (.I0(\loop[6].remd_tmp_reg_n_8_[7][6] ),
        .O(\cal_tmp[7]_carry__0_i_1__0_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry__0_i_2__0 
       (.I0(\loop[6].remd_tmp_reg_n_8_[7][5] ),
        .O(\cal_tmp[7]_carry__0_i_2__0_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cal_tmp[7]_carry__0_i_3__0 
       (.I0(\loop[6].remd_tmp_reg_n_8_[7][4] ),
        .O(\cal_tmp[7]_carry__0_i_3__0_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry__0_i_4__0 
       (.I0(\loop[6].remd_tmp_reg_n_8_[7][3] ),
        .O(\cal_tmp[7]_carry__0_i_4__0_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry_i_1__0 
       (.I0(\loop[6].remd_tmp_reg_n_8_[7][2] ),
        .O(\cal_tmp[7]_carry_i_1__0_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry_i_2__0 
       (.I0(\loop[6].remd_tmp_reg_n_8_[7][1] ),
        .O(\cal_tmp[7]_carry_i_2__0_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cal_tmp[7]_carry_i_3__0 
       (.I0(\loop[6].remd_tmp_reg_n_8_[7][0] ),
        .O(\cal_tmp[7]_carry_i_3__0_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry_i_4__0 
       (.I0(\loop[6].dividend_tmp_reg[7][9]__0_n_8 ),
        .O(\cal_tmp[7]_carry_i_4__0_n_8 ));
  CARRY4 \cal_tmp[8]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[8]_carry_n_8 ,\cal_tmp[8]_carry_n_9 ,\cal_tmp[8]_carry_n_10 ,\cal_tmp[8]_carry_n_11 }),
        .CYINIT(1'b1),
        .DI({\loop[7].remd_tmp_reg_n_8_[8][2] ,\loop[7].remd_tmp_reg_n_8_[8][1] ,\loop[7].remd_tmp_reg_n_8_[8][0] ,\loop[7].dividend_tmp_reg[8][9]__0_n_8 }),
        .O({\cal_tmp[8]_carry_n_12 ,\cal_tmp[8]_carry_n_13 ,\cal_tmp[8]_carry_n_14 ,\cal_tmp[8]_carry_n_15 }),
        .S({\cal_tmp[8]_carry_i_1__0_n_8 ,\cal_tmp[8]_carry_i_2__0_n_8 ,\cal_tmp[8]_carry_i_3__0_n_8 ,\cal_tmp[8]_carry_i_4__0_n_8 }));
  CARRY4 \cal_tmp[8]_carry__0 
       (.CI(\cal_tmp[8]_carry_n_8 ),
        .CO({\cal_tmp[8]_carry__0_n_8 ,\cal_tmp[8]_carry__0_n_9 ,\cal_tmp[8]_carry__0_n_10 ,\cal_tmp[8]_carry__0_n_11 }),
        .CYINIT(1'b0),
        .DI({\loop[7].remd_tmp_reg_n_8_[8][6] ,\loop[7].remd_tmp_reg_n_8_[8][5] ,\loop[7].remd_tmp_reg_n_8_[8][4] ,\loop[7].remd_tmp_reg_n_8_[8][3] }),
        .O({\cal_tmp[8]_carry__0_n_12 ,\cal_tmp[8]_carry__0_n_13 ,\cal_tmp[8]_carry__0_n_14 ,\cal_tmp[8]_carry__0_n_15 }),
        .S({\cal_tmp[8]_carry__0_i_1__0_n_8 ,\cal_tmp[8]_carry__0_i_2__0_n_8 ,\cal_tmp[8]_carry__0_i_3__0_n_8 ,\cal_tmp[8]_carry__0_i_4__0_n_8 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__0_i_1__0 
       (.I0(\loop[7].remd_tmp_reg_n_8_[8][6] ),
        .O(\cal_tmp[8]_carry__0_i_1__0_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__0_i_2__0 
       (.I0(\loop[7].remd_tmp_reg_n_8_[8][5] ),
        .O(\cal_tmp[8]_carry__0_i_2__0_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cal_tmp[8]_carry__0_i_3__0 
       (.I0(\loop[7].remd_tmp_reg_n_8_[8][4] ),
        .O(\cal_tmp[8]_carry__0_i_3__0_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__0_i_4__0 
       (.I0(\loop[7].remd_tmp_reg_n_8_[8][3] ),
        .O(\cal_tmp[8]_carry__0_i_4__0_n_8 ));
  CARRY4 \cal_tmp[8]_carry__1 
       (.CI(\cal_tmp[8]_carry__0_n_8 ),
        .CO({\NLW_cal_tmp[8]_carry__1_CO_UNCONNECTED [3:2],\cal_tmp[8]_carry__1_n_10 ,\NLW_cal_tmp[8]_carry__1_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\loop[7].remd_tmp_reg_n_8_[8][7] }),
        .O({\NLW_cal_tmp[8]_carry__1_O_UNCONNECTED [3:1],\cal_tmp[8]_carry__1_n_15 }),
        .S({1'b0,1'b0,1'b1,\cal_tmp[8]_carry__1_i_1__0_n_8 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__1_i_1__0 
       (.I0(\loop[7].remd_tmp_reg_n_8_[8][7] ),
        .O(\cal_tmp[8]_carry__1_i_1__0_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry_i_1__0 
       (.I0(\loop[7].remd_tmp_reg_n_8_[8][2] ),
        .O(\cal_tmp[8]_carry_i_1__0_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry_i_2__0 
       (.I0(\loop[7].remd_tmp_reg_n_8_[8][1] ),
        .O(\cal_tmp[8]_carry_i_2__0_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cal_tmp[8]_carry_i_3__0 
       (.I0(\loop[7].remd_tmp_reg_n_8_[8][0] ),
        .O(\cal_tmp[8]_carry_i_3__0_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry_i_4__0 
       (.I0(\loop[7].dividend_tmp_reg[8][9]__0_n_8 ),
        .O(\cal_tmp[8]_carry_i_4__0_n_8 ));
  CARRY4 \cal_tmp[9]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[9]_carry_n_8 ,\cal_tmp[9]_carry_n_9 ,\cal_tmp[9]_carry_n_10 ,\cal_tmp[9]_carry_n_11 }),
        .CYINIT(1'b1),
        .DI(p_1_in[3:0]),
        .O({\cal_tmp[9]_carry_n_12 ,\cal_tmp[9]_carry_n_13 ,\cal_tmp[9]_carry_n_14 ,\cal_tmp[9]_carry_n_15 }),
        .S({\cal_tmp[9]_carry_i_1__0_n_8 ,\cal_tmp[9]_carry_i_2__0_n_8 ,\cal_tmp[9]_carry_i_3__0_n_8 ,\cal_tmp[9]_carry_i_4__0_n_8 }));
  CARRY4 \cal_tmp[9]_carry__0 
       (.CI(\cal_tmp[9]_carry_n_8 ),
        .CO({\cal_tmp[9]_carry__0_n_8 ,\cal_tmp[9]_carry__0_n_9 ,\cal_tmp[9]_carry__0_n_10 ,\cal_tmp[9]_carry__0_n_11 }),
        .CYINIT(1'b0),
        .DI(p_1_in[7:4]),
        .O({\NLW_cal_tmp[9]_carry__0_O_UNCONNECTED [3:2],\cal_tmp[9]_carry__0_n_14 ,\cal_tmp[9]_carry__0_n_15 }),
        .S({\cal_tmp[9]_carry__0_i_1__0_n_8 ,\cal_tmp[9]_carry__0_i_2__0_n_8 ,\cal_tmp[9]_carry__0_i_3__0_n_8 ,\cal_tmp[9]_carry__0_i_4__0_n_8 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__0_i_1__0 
       (.I0(p_1_in[7]),
        .O(\cal_tmp[9]_carry__0_i_1__0_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__0_i_2__0 
       (.I0(p_1_in[6]),
        .O(\cal_tmp[9]_carry__0_i_2__0_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cal_tmp[9]_carry__0_i_3__0 
       (.I0(p_1_in[5]),
        .O(\cal_tmp[9]_carry__0_i_3__0_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__0_i_4__0 
       (.I0(p_1_in[4]),
        .O(\cal_tmp[9]_carry__0_i_4__0_n_8 ));
  CARRY4 \cal_tmp[9]_carry__1 
       (.CI(\cal_tmp[9]_carry__0_n_8 ),
        .CO({\NLW_cal_tmp[9]_carry__1_CO_UNCONNECTED [3:2],\cal_tmp[9]_carry__1_n_10 ,\cal_tmp[9]_carry__1_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,p_1_in[9:8]}),
        .O(\NLW_cal_tmp[9]_carry__1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\cal_tmp[9]_carry__1_i_1__0_n_8 ,\cal_tmp[9]_carry__1_i_2__0_n_8 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__1_i_1__0 
       (.I0(p_1_in[9]),
        .O(\cal_tmp[9]_carry__1_i_1__0_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__1_i_2__0 
       (.I0(p_1_in[8]),
        .O(\cal_tmp[9]_carry__1_i_2__0_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry_i_1__0 
       (.I0(p_1_in[3]),
        .O(\cal_tmp[9]_carry_i_1__0_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry_i_2__0 
       (.I0(p_1_in[2]),
        .O(\cal_tmp[9]_carry_i_2__0_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cal_tmp[9]_carry_i_3__0 
       (.I0(p_1_in[1]),
        .O(\cal_tmp[9]_carry_i_3__0_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry_i_4__0 
       (.I0(p_1_in[0]),
        .O(\cal_tmp[9]_carry_i_4__0_n_8 ));
  (* srl_bus_name = "inst/\hog_urem_10ns_7nsAem_U55/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[3].dividend_tmp_reg[4] " *) 
  (* srl_name = "inst/\hog_urem_10ns_7nsAem_U55/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[3].dividend_tmp_reg[4][8]_srl6 " *) 
  SRL16E \loop[3].dividend_tmp_reg[4][8]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_22_in),
        .CLK(ap_clk),
        .D(Q[4]),
        .Q(\loop[3].dividend_tmp_reg[4][8]_srl6_n_8 ));
  (* srl_bus_name = "inst/\hog_urem_10ns_7nsAem_U55/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[3].dividend_tmp_reg[4] " *) 
  (* srl_name = "inst/\hog_urem_10ns_7nsAem_U55/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[3].dividend_tmp_reg[4][9]_srl6 " *) 
  SRL16E \loop[3].dividend_tmp_reg[4][9]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_22_in),
        .CLK(ap_clk),
        .D(Q[5]),
        .Q(\loop[3].dividend_tmp_reg[4][9]_srl6_n_8 ));
  (* srl_bus_name = "inst/\hog_urem_10ns_7nsAem_U55/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[3].remd_tmp_reg[4] " *) 
  (* srl_name = "inst/\hog_urem_10ns_7nsAem_U55/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[3].remd_tmp_reg[4][0]_srl6 " *) 
  SRL16E \loop[3].remd_tmp_reg[4][0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_22_in),
        .CLK(ap_clk),
        .D(Q[6]),
        .Q(\loop[3].remd_tmp_reg[4][0]_srl6_n_8 ));
  (* srl_bus_name = "inst/\hog_urem_10ns_7nsAem_U55/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[3].remd_tmp_reg[4] " *) 
  (* srl_name = "inst/\hog_urem_10ns_7nsAem_U55/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[3].remd_tmp_reg[4][1]_srl6 " *) 
  SRL16E \loop[3].remd_tmp_reg[4][1]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_22_in),
        .CLK(ap_clk),
        .D(Q[7]),
        .Q(\loop[3].remd_tmp_reg[4][1]_srl6_n_8 ));
  (* srl_bus_name = "inst/\hog_urem_10ns_7nsAem_U55/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[3].remd_tmp_reg[4] " *) 
  (* srl_name = "inst/\hog_urem_10ns_7nsAem_U55/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[3].remd_tmp_reg[4][2]_srl6 " *) 
  SRL16E \loop[3].remd_tmp_reg[4][2]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_22_in),
        .CLK(ap_clk),
        .D(Q[8]),
        .Q(\loop[3].remd_tmp_reg[4][2]_srl6_n_8 ));
  (* srl_bus_name = "inst/\hog_urem_10ns_7nsAem_U55/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[3].remd_tmp_reg[4] " *) 
  (* srl_name = "inst/\hog_urem_10ns_7nsAem_U55/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[3].remd_tmp_reg[4][3]_srl6 " *) 
  SRL16E \loop[3].remd_tmp_reg[4][3]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_22_in),
        .CLK(ap_clk),
        .D(Q[9]),
        .Q(\loop[3].remd_tmp_reg[4][3]_srl6_n_8 ));
  (* srl_bus_name = "inst/\hog_urem_10ns_7nsAem_U55/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[4].dividend_tmp_reg[5] " *) 
  (* srl_name = "inst/\hog_urem_10ns_7nsAem_U55/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[4].dividend_tmp_reg[5][8]_srl7 " *) 
  SRL16E \loop[4].dividend_tmp_reg[5][8]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_22_in),
        .CLK(ap_clk),
        .D(Q[3]),
        .Q(\loop[4].dividend_tmp_reg[5][8]_srl7_n_8 ));
  FDRE \loop[4].dividend_tmp_reg[5][9]__0 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[3].dividend_tmp_reg[4][8]_srl6_n_8 ),
        .Q(\loop[4].dividend_tmp_reg[5][9]__0_n_8 ),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][0]__0 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[3].dividend_tmp_reg[4][9]_srl6_n_8 ),
        .Q(\loop[4].remd_tmp_reg[5][0]__0_n_8 ),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][1]__0 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[3].remd_tmp_reg[4][0]_srl6_n_8 ),
        .Q(\loop[4].remd_tmp_reg[5][1]__0_n_8 ),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][2]__0 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[3].remd_tmp_reg[4][1]_srl6_n_8 ),
        .Q(\loop[4].remd_tmp_reg[5][2]__0_n_8 ),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][3]__0 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[3].remd_tmp_reg[4][2]_srl6_n_8 ),
        .Q(\loop[4].remd_tmp_reg[5][3]__0_n_8 ),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][4]__0 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[3].remd_tmp_reg[4][3]_srl6_n_8 ),
        .Q(\loop[4].remd_tmp_reg[5][4]__0_n_8 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\hog_urem_10ns_7nsAem_U55/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[5].dividend_tmp_reg[6] " *) 
  (* srl_name = "inst/\hog_urem_10ns_7nsAem_U55/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[5].dividend_tmp_reg[6][8]_srl8 " *) 
  SRL16E \loop[5].dividend_tmp_reg[6][8]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_22_in),
        .CLK(ap_clk),
        .D(Q[2]),
        .Q(\loop[5].dividend_tmp_reg[6][8]_srl8_n_8 ));
  FDRE \loop[5].dividend_tmp_reg[6][9]__0 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[4].dividend_tmp_reg[5][8]_srl7_n_8 ),
        .Q(\loop[5].dividend_tmp_reg[6][9]__0_n_8 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[5].remd_tmp[6][0]_i_1__0 
       (.I0(\loop[4].dividend_tmp_reg[5][9]__0_n_8 ),
        .I1(\cal_tmp[5]_carry_n_15 ),
        .I2(\cal_tmp[5]_carry__0_n_9 ),
        .O(\loop[5].remd_tmp[6][0]_i_1__0_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[5].remd_tmp[6][1]_i_1__0 
       (.I0(\loop[4].remd_tmp_reg[5][0]__0_n_8 ),
        .I1(\cal_tmp[5]_carry_n_14 ),
        .I2(\cal_tmp[5]_carry__0_n_9 ),
        .O(\loop[5].remd_tmp[6][1]_i_1__0_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[5].remd_tmp[6][2]_i_1__0 
       (.I0(\loop[4].remd_tmp_reg[5][1]__0_n_8 ),
        .I1(\cal_tmp[5]_carry_n_13 ),
        .I2(\cal_tmp[5]_carry__0_n_9 ),
        .O(\loop[5].remd_tmp[6][2]_i_1__0_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[5].remd_tmp[6][3]_i_1__0 
       (.I0(\loop[4].remd_tmp_reg[5][2]__0_n_8 ),
        .I1(\cal_tmp[5]_carry_n_12 ),
        .I2(\cal_tmp[5]_carry__0_n_9 ),
        .O(\loop[5].remd_tmp[6][3]_i_1__0_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[5].remd_tmp[6][4]_i_1__0 
       (.I0(\loop[4].remd_tmp_reg[5][3]__0_n_8 ),
        .I1(\cal_tmp[5]_carry__0_n_15 ),
        .I2(\cal_tmp[5]_carry__0_n_9 ),
        .O(\loop[5].remd_tmp[6][4]_i_1__0_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[5].remd_tmp[6][5]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5][4]__0_n_8 ),
        .I1(\cal_tmp[5]_carry__0_n_14 ),
        .I2(\cal_tmp[5]_carry__0_n_9 ),
        .O(\loop[5].remd_tmp[6][5]_i_1_n_8 ));
  FDRE \loop[5].remd_tmp_reg[6][0] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[5].remd_tmp[6][0]_i_1__0_n_8 ),
        .Q(\loop[5].remd_tmp_reg_n_8_[6][0] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][1] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[5].remd_tmp[6][1]_i_1__0_n_8 ),
        .Q(\loop[5].remd_tmp_reg_n_8_[6][1] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][2] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[5].remd_tmp[6][2]_i_1__0_n_8 ),
        .Q(\loop[5].remd_tmp_reg_n_8_[6][2] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][3] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[5].remd_tmp[6][3]_i_1__0_n_8 ),
        .Q(\loop[5].remd_tmp_reg_n_8_[6][3] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][4] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[5].remd_tmp[6][4]_i_1__0_n_8 ),
        .Q(\loop[5].remd_tmp_reg_n_8_[6][4] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][5] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[5].remd_tmp[6][5]_i_1_n_8 ),
        .Q(\loop[5].remd_tmp_reg_n_8_[6][5] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\hog_urem_10ns_7nsAem_U55/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[6].dividend_tmp_reg[7] " *) 
  (* srl_name = "inst/\hog_urem_10ns_7nsAem_U55/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[6].dividend_tmp_reg[7][8]_srl9 " *) 
  SRL16E \loop[6].dividend_tmp_reg[7][8]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(p_22_in),
        .CLK(ap_clk),
        .D(Q[1]),
        .Q(\loop[6].dividend_tmp_reg[7][8]_srl9_n_8 ));
  FDRE \loop[6].dividend_tmp_reg[7][9]__0 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[5].dividend_tmp_reg[6][8]_srl8_n_8 ),
        .Q(\loop[6].dividend_tmp_reg[7][9]__0_n_8 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[6].remd_tmp[7][0]_i_1__0 
       (.I0(\loop[5].dividend_tmp_reg[6][9]__0_n_8 ),
        .I1(\cal_tmp[6]_carry_n_15 ),
        .I2(\cal_tmp[6]_carry__0_n_8 ),
        .O(\loop[6].remd_tmp[7][0]_i_1__0_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[6].remd_tmp[7][1]_i_1__0 
       (.I0(\loop[5].remd_tmp_reg_n_8_[6][0] ),
        .I1(\cal_tmp[6]_carry_n_14 ),
        .I2(\cal_tmp[6]_carry__0_n_8 ),
        .O(\loop[6].remd_tmp[7][1]_i_1__0_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[6].remd_tmp[7][2]_i_1__0 
       (.I0(\loop[5].remd_tmp_reg_n_8_[6][1] ),
        .I1(\cal_tmp[6]_carry_n_13 ),
        .I2(\cal_tmp[6]_carry__0_n_8 ),
        .O(\loop[6].remd_tmp[7][2]_i_1__0_n_8 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[6].remd_tmp[7][3]_i_1__0 
       (.I0(\loop[5].remd_tmp_reg_n_8_[6][2] ),
        .I1(\cal_tmp[6]_carry_n_12 ),
        .I2(\cal_tmp[6]_carry__0_n_8 ),
        .O(\loop[6].remd_tmp[7][3]_i_1__0_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[6].remd_tmp[7][4]_i_1__0 
       (.I0(\loop[5].remd_tmp_reg_n_8_[6][3] ),
        .I1(\cal_tmp[6]_carry__0_n_15 ),
        .I2(\cal_tmp[6]_carry__0_n_8 ),
        .O(\loop[6].remd_tmp[7][4]_i_1__0_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[6].remd_tmp[7][5]_i_1__0 
       (.I0(\loop[5].remd_tmp_reg_n_8_[6][4] ),
        .I1(\cal_tmp[6]_carry__0_n_14 ),
        .I2(\cal_tmp[6]_carry__0_n_8 ),
        .O(\loop[6].remd_tmp[7][5]_i_1__0_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[6].remd_tmp[7][6]_i_1__0 
       (.I0(\loop[5].remd_tmp_reg_n_8_[6][5] ),
        .I1(\cal_tmp[6]_carry__0_n_13 ),
        .I2(\cal_tmp[6]_carry__0_n_8 ),
        .O(\loop[6].remd_tmp[7][6]_i_1__0_n_8 ));
  FDRE \loop[6].remd_tmp_reg[7][0] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[6].remd_tmp[7][0]_i_1__0_n_8 ),
        .Q(\loop[6].remd_tmp_reg_n_8_[7][0] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][1] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[6].remd_tmp[7][1]_i_1__0_n_8 ),
        .Q(\loop[6].remd_tmp_reg_n_8_[7][1] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][2] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[6].remd_tmp[7][2]_i_1__0_n_8 ),
        .Q(\loop[6].remd_tmp_reg_n_8_[7][2] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][3] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[6].remd_tmp[7][3]_i_1__0_n_8 ),
        .Q(\loop[6].remd_tmp_reg_n_8_[7][3] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][4] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[6].remd_tmp[7][4]_i_1__0_n_8 ),
        .Q(\loop[6].remd_tmp_reg_n_8_[7][4] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][5] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[6].remd_tmp[7][5]_i_1__0_n_8 ),
        .Q(\loop[6].remd_tmp_reg_n_8_[7][5] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][6] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[6].remd_tmp[7][6]_i_1__0_n_8 ),
        .Q(\loop[6].remd_tmp_reg_n_8_[7][6] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\hog_urem_10ns_7nsAem_U55/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[7].dividend_tmp_reg[8] " *) 
  (* srl_name = "inst/\hog_urem_10ns_7nsAem_U55/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[7].dividend_tmp_reg[8][8]_srl10 " *) 
  SRL16E \loop[7].dividend_tmp_reg[8][8]_srl10 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(p_22_in),
        .CLK(ap_clk),
        .D(Q[0]),
        .Q(\loop[7].dividend_tmp_reg[8][8]_srl10_n_8 ));
  FDRE \loop[7].dividend_tmp_reg[8][9]__0 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[6].dividend_tmp_reg[7][8]_srl9_n_8 ),
        .Q(\loop[7].dividend_tmp_reg[8][9]__0_n_8 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[7].remd_tmp[8][0]_i_1__0 
       (.I0(\loop[6].dividend_tmp_reg[7][9]__0_n_8 ),
        .I1(\cal_tmp[7]_carry_n_15 ),
        .I2(\loop[7].remd_tmp_reg[8][7]_i_2__0_n_11 ),
        .O(\loop[7].remd_tmp[8][0]_i_1__0_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[7].remd_tmp[8][1]_i_1__0 
       (.I0(\loop[6].remd_tmp_reg_n_8_[7][0] ),
        .I1(\cal_tmp[7]_carry_n_14 ),
        .I2(\loop[7].remd_tmp_reg[8][7]_i_2__0_n_11 ),
        .O(\loop[7].remd_tmp[8][1]_i_1__0_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[7].remd_tmp[8][2]_i_1__0 
       (.I0(\loop[6].remd_tmp_reg_n_8_[7][1] ),
        .I1(\cal_tmp[7]_carry_n_13 ),
        .I2(\loop[7].remd_tmp_reg[8][7]_i_2__0_n_11 ),
        .O(\loop[7].remd_tmp[8][2]_i_1__0_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[7].remd_tmp[8][3]_i_1__0 
       (.I0(\loop[6].remd_tmp_reg_n_8_[7][2] ),
        .I1(\cal_tmp[7]_carry_n_12 ),
        .I2(\loop[7].remd_tmp_reg[8][7]_i_2__0_n_11 ),
        .O(\loop[7].remd_tmp[8][3]_i_1__0_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[7].remd_tmp[8][4]_i_1__0 
       (.I0(\loop[6].remd_tmp_reg_n_8_[7][3] ),
        .I1(\cal_tmp[7]_carry__0_n_15 ),
        .I2(\loop[7].remd_tmp_reg[8][7]_i_2__0_n_11 ),
        .O(\loop[7].remd_tmp[8][4]_i_1__0_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[7].remd_tmp[8][5]_i_1__0 
       (.I0(\loop[6].remd_tmp_reg_n_8_[7][4] ),
        .I1(\cal_tmp[7]_carry__0_n_14 ),
        .I2(\loop[7].remd_tmp_reg[8][7]_i_2__0_n_11 ),
        .O(\loop[7].remd_tmp[8][5]_i_1__0_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[7].remd_tmp[8][6]_i_1__0 
       (.I0(\loop[6].remd_tmp_reg_n_8_[7][5] ),
        .I1(\cal_tmp[7]_carry__0_n_13 ),
        .I2(\loop[7].remd_tmp_reg[8][7]_i_2__0_n_11 ),
        .O(\loop[7].remd_tmp[8][6]_i_1__0_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[7].remd_tmp[8][7]_i_1__0 
       (.I0(\loop[6].remd_tmp_reg_n_8_[7][6] ),
        .I1(\cal_tmp[7]_carry__0_n_12 ),
        .I2(\loop[7].remd_tmp_reg[8][7]_i_2__0_n_11 ),
        .O(\loop[7].remd_tmp[8][7]_i_1__0_n_8 ));
  FDRE \loop[7].remd_tmp_reg[8][0] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[7].remd_tmp[8][0]_i_1__0_n_8 ),
        .Q(\loop[7].remd_tmp_reg_n_8_[8][0] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][1] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[7].remd_tmp[8][1]_i_1__0_n_8 ),
        .Q(\loop[7].remd_tmp_reg_n_8_[8][1] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][2] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[7].remd_tmp[8][2]_i_1__0_n_8 ),
        .Q(\loop[7].remd_tmp_reg_n_8_[8][2] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][3] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[7].remd_tmp[8][3]_i_1__0_n_8 ),
        .Q(\loop[7].remd_tmp_reg_n_8_[8][3] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][4] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[7].remd_tmp[8][4]_i_1__0_n_8 ),
        .Q(\loop[7].remd_tmp_reg_n_8_[8][4] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][5] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[7].remd_tmp[8][5]_i_1__0_n_8 ),
        .Q(\loop[7].remd_tmp_reg_n_8_[8][5] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][6] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[7].remd_tmp[8][6]_i_1__0_n_8 ),
        .Q(\loop[7].remd_tmp_reg_n_8_[8][6] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][7] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[7].remd_tmp[8][7]_i_1__0_n_8 ),
        .Q(\loop[7].remd_tmp_reg_n_8_[8][7] ),
        .R(1'b0));
  CARRY4 \loop[7].remd_tmp_reg[8][7]_i_2__0 
       (.CI(\cal_tmp[7]_carry__0_n_8 ),
        .CO({\NLW_loop[7].remd_tmp_reg[8][7]_i_2__0_CO_UNCONNECTED [3:1],\loop[7].remd_tmp_reg[8][7]_i_2__0_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_loop[7].remd_tmp_reg[8][7]_i_2__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \loop[8].dividend_tmp_reg[9][9]__0 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[7].dividend_tmp_reg[8][8]_srl10_n_8 ),
        .Q(p_1_in[0]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[8].remd_tmp[9][0]_i_1__0 
       (.I0(\loop[7].dividend_tmp_reg[8][9]__0_n_8 ),
        .I1(\cal_tmp[8]_carry_n_15 ),
        .I2(\cal_tmp[8]_carry__1_n_10 ),
        .O(\loop[8].remd_tmp[9][0]_i_1__0_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[8].remd_tmp[9][1]_i_1__0 
       (.I0(\loop[7].remd_tmp_reg_n_8_[8][0] ),
        .I1(\cal_tmp[8]_carry_n_14 ),
        .I2(\cal_tmp[8]_carry__1_n_10 ),
        .O(\loop[8].remd_tmp[9][1]_i_1__0_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[8].remd_tmp[9][2]_i_1__0 
       (.I0(\loop[7].remd_tmp_reg_n_8_[8][1] ),
        .I1(\cal_tmp[8]_carry_n_13 ),
        .I2(\cal_tmp[8]_carry__1_n_10 ),
        .O(\loop[8].remd_tmp[9][2]_i_1__0_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[8].remd_tmp[9][3]_i_1__0 
       (.I0(\loop[7].remd_tmp_reg_n_8_[8][2] ),
        .I1(\cal_tmp[8]_carry_n_12 ),
        .I2(\cal_tmp[8]_carry__1_n_10 ),
        .O(\loop[8].remd_tmp[9][3]_i_1__0_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[8].remd_tmp[9][4]_i_1__0 
       (.I0(\loop[7].remd_tmp_reg_n_8_[8][3] ),
        .I1(\cal_tmp[8]_carry__0_n_15 ),
        .I2(\cal_tmp[8]_carry__1_n_10 ),
        .O(\loop[8].remd_tmp[9][4]_i_1__0_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[8].remd_tmp[9][5]_i_1__0 
       (.I0(\loop[7].remd_tmp_reg_n_8_[8][4] ),
        .I1(\cal_tmp[8]_carry__0_n_14 ),
        .I2(\cal_tmp[8]_carry__1_n_10 ),
        .O(\loop[8].remd_tmp[9][5]_i_1__0_n_8 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[8].remd_tmp[9][6]_i_1__0 
       (.I0(\loop[7].remd_tmp_reg_n_8_[8][5] ),
        .I1(\cal_tmp[8]_carry__0_n_13 ),
        .I2(\cal_tmp[8]_carry__1_n_10 ),
        .O(\loop[8].remd_tmp[9][6]_i_1__0_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[8].remd_tmp[9][7]_i_1__0 
       (.I0(\loop[7].remd_tmp_reg_n_8_[8][6] ),
        .I1(\cal_tmp[8]_carry__0_n_12 ),
        .I2(\cal_tmp[8]_carry__1_n_10 ),
        .O(\loop[8].remd_tmp[9][7]_i_1__0_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[8].remd_tmp[9][8]_i_1__0 
       (.I0(\loop[7].remd_tmp_reg_n_8_[8][7] ),
        .I1(\cal_tmp[8]_carry__1_n_15 ),
        .I2(\cal_tmp[8]_carry__1_n_10 ),
        .O(\loop[8].remd_tmp[9][8]_i_1__0_n_8 ));
  FDRE \loop[8].remd_tmp_reg[9][0] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[8].remd_tmp[9][0]_i_1__0_n_8 ),
        .Q(p_1_in[1]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][1] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[8].remd_tmp[9][1]_i_1__0_n_8 ),
        .Q(p_1_in[2]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][2] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[8].remd_tmp[9][2]_i_1__0_n_8 ),
        .Q(p_1_in[3]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][3] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[8].remd_tmp[9][3]_i_1__0_n_8 ),
        .Q(p_1_in[4]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][4] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[8].remd_tmp[9][4]_i_1__0_n_8 ),
        .Q(p_1_in[5]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][5] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[8].remd_tmp[9][5]_i_1__0_n_8 ),
        .Q(p_1_in[6]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][6] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[8].remd_tmp[9][6]_i_1__0_n_8 ),
        .Q(p_1_in[7]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][7] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[8].remd_tmp[9][7]_i_1__0_n_8 ),
        .Q(p_1_in[8]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][8] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[8].remd_tmp[9][8]_i_1__0_n_8 ),
        .Q(p_1_in[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[9].remd_tmp[10][0]_i_1__0 
       (.I0(p_1_in[0]),
        .I1(\cal_tmp[9]_carry_n_15 ),
        .I2(\cal_tmp[9]_carry__1_n_10 ),
        .O(\loop[9].remd_tmp[10][0]_i_1__0_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[9].remd_tmp[10][1]_i_1__0 
       (.I0(p_1_in[1]),
        .I1(\cal_tmp[9]_carry_n_14 ),
        .I2(\cal_tmp[9]_carry__1_n_10 ),
        .O(\loop[9].remd_tmp[10][1]_i_1__0_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[9].remd_tmp[10][2]_i_1__0 
       (.I0(p_1_in[2]),
        .I1(\cal_tmp[9]_carry_n_13 ),
        .I2(\cal_tmp[9]_carry__1_n_10 ),
        .O(\loop[9].remd_tmp[10][2]_i_1__0_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[9].remd_tmp[10][3]_i_1__0 
       (.I0(p_1_in[3]),
        .I1(\cal_tmp[9]_carry_n_12 ),
        .I2(\cal_tmp[9]_carry__1_n_10 ),
        .O(\loop[9].remd_tmp[10][3]_i_1__0_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[9].remd_tmp[10][4]_i_1__0 
       (.I0(p_1_in[4]),
        .I1(\cal_tmp[9]_carry__0_n_15 ),
        .I2(\cal_tmp[9]_carry__1_n_10 ),
        .O(\loop[9].remd_tmp[10][4]_i_1__0_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[9].remd_tmp[10][5]_i_1__0 
       (.I0(p_1_in[5]),
        .I1(\cal_tmp[9]_carry__0_n_14 ),
        .I2(\cal_tmp[9]_carry__1_n_10 ),
        .O(\loop[9].remd_tmp[10][5]_i_1__0_n_8 ));
  FDRE \loop[9].remd_tmp_reg[10][0] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[9].remd_tmp[10][0]_i_1__0_n_8 ),
        .Q(\remd_reg[5] [0]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][1] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[9].remd_tmp[10][1]_i_1__0_n_8 ),
        .Q(\remd_reg[5] [1]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][2] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[9].remd_tmp[10][2]_i_1__0_n_8 ),
        .Q(\remd_reg[5] [2]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][3] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[9].remd_tmp[10][3]_i_1__0_n_8 ),
        .Q(\remd_reg[5] [3]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][4] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[9].remd_tmp[10][4]_i_1__0_n_8 ),
        .Q(\remd_reg[5] [4]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][5] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[9].remd_tmp[10][5]_i_1__0_n_8 ),
        .Q(\remd_reg[5] [5]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "hog_urem_10ns_7nsAem_div_u" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_urem_10ns_7nsAem_div_u_83
   (\loop[4].remd_tmp_reg[5][3]__0_0 ,
    \remd_reg[9] ,
    p_22_in,
    ap_clk,
    Q,
    \exitcond_flatten_reg_1588_reg[0] ,
    ap_enable_reg_pp0_iter1,
    \ap_CS_fsm_reg[3] ,
    \indvar_flatten_next_reg_1592_reg[9] );
  output [4:0]\loop[4].remd_tmp_reg[5][3]__0_0 ;
  output [9:0]\remd_reg[9] ;
  input p_22_in;
  input ap_clk;
  input [9:0]Q;
  input \exitcond_flatten_reg_1588_reg[0] ;
  input ap_enable_reg_pp0_iter1;
  input [0:0]\ap_CS_fsm_reg[3] ;
  input [9:0]\indvar_flatten_next_reg_1592_reg[9] ;

  wire [9:0]Q;
  wire [0:0]\ap_CS_fsm_reg[3] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire \cal_tmp[5]_carry__0_i_1_n_8 ;
  wire \cal_tmp[5]_carry__0_i_2_n_8 ;
  wire \cal_tmp[5]_carry__0_n_11 ;
  wire \cal_tmp[5]_carry__0_n_14 ;
  wire \cal_tmp[5]_carry__0_n_15 ;
  wire \cal_tmp[5]_carry__0_n_9 ;
  wire \cal_tmp[5]_carry_i_1_n_8 ;
  wire \cal_tmp[5]_carry_i_2_n_8 ;
  wire \cal_tmp[5]_carry_i_3_n_8 ;
  wire \cal_tmp[5]_carry_i_4_n_8 ;
  wire \cal_tmp[5]_carry_n_10 ;
  wire \cal_tmp[5]_carry_n_11 ;
  wire \cal_tmp[5]_carry_n_12 ;
  wire \cal_tmp[5]_carry_n_13 ;
  wire \cal_tmp[5]_carry_n_14 ;
  wire \cal_tmp[5]_carry_n_15 ;
  wire \cal_tmp[5]_carry_n_8 ;
  wire \cal_tmp[5]_carry_n_9 ;
  wire \cal_tmp[6]_carry__0_i_1_n_8 ;
  wire \cal_tmp[6]_carry__0_i_2_n_8 ;
  wire \cal_tmp[6]_carry__0_i_3_n_8 ;
  wire \cal_tmp[6]_carry__0_n_10 ;
  wire \cal_tmp[6]_carry__0_n_11 ;
  wire \cal_tmp[6]_carry__0_n_13 ;
  wire \cal_tmp[6]_carry__0_n_14 ;
  wire \cal_tmp[6]_carry__0_n_15 ;
  wire \cal_tmp[6]_carry__0_n_8 ;
  wire \cal_tmp[6]_carry_i_1_n_8 ;
  wire \cal_tmp[6]_carry_i_2_n_8 ;
  wire \cal_tmp[6]_carry_i_3_n_8 ;
  wire \cal_tmp[6]_carry_i_4_n_8 ;
  wire \cal_tmp[6]_carry_n_10 ;
  wire \cal_tmp[6]_carry_n_11 ;
  wire \cal_tmp[6]_carry_n_12 ;
  wire \cal_tmp[6]_carry_n_13 ;
  wire \cal_tmp[6]_carry_n_14 ;
  wire \cal_tmp[6]_carry_n_15 ;
  wire \cal_tmp[6]_carry_n_8 ;
  wire \cal_tmp[6]_carry_n_9 ;
  wire \cal_tmp[7]_carry__0_i_1_n_8 ;
  wire \cal_tmp[7]_carry__0_i_2_n_8 ;
  wire \cal_tmp[7]_carry__0_i_3_n_8 ;
  wire \cal_tmp[7]_carry__0_i_4_n_8 ;
  wire \cal_tmp[7]_carry__0_n_10 ;
  wire \cal_tmp[7]_carry__0_n_11 ;
  wire \cal_tmp[7]_carry__0_n_12 ;
  wire \cal_tmp[7]_carry__0_n_13 ;
  wire \cal_tmp[7]_carry__0_n_14 ;
  wire \cal_tmp[7]_carry__0_n_15 ;
  wire \cal_tmp[7]_carry__0_n_8 ;
  wire \cal_tmp[7]_carry__0_n_9 ;
  wire \cal_tmp[7]_carry_i_1_n_8 ;
  wire \cal_tmp[7]_carry_i_2_n_8 ;
  wire \cal_tmp[7]_carry_i_3_n_8 ;
  wire \cal_tmp[7]_carry_i_4_n_8 ;
  wire \cal_tmp[7]_carry_n_10 ;
  wire \cal_tmp[7]_carry_n_11 ;
  wire \cal_tmp[7]_carry_n_12 ;
  wire \cal_tmp[7]_carry_n_13 ;
  wire \cal_tmp[7]_carry_n_14 ;
  wire \cal_tmp[7]_carry_n_15 ;
  wire \cal_tmp[7]_carry_n_8 ;
  wire \cal_tmp[7]_carry_n_9 ;
  wire \cal_tmp[8]_carry__0_i_1_n_8 ;
  wire \cal_tmp[8]_carry__0_i_2_n_8 ;
  wire \cal_tmp[8]_carry__0_i_3_n_8 ;
  wire \cal_tmp[8]_carry__0_i_4_n_8 ;
  wire \cal_tmp[8]_carry__0_n_10 ;
  wire \cal_tmp[8]_carry__0_n_11 ;
  wire \cal_tmp[8]_carry__0_n_12 ;
  wire \cal_tmp[8]_carry__0_n_13 ;
  wire \cal_tmp[8]_carry__0_n_14 ;
  wire \cal_tmp[8]_carry__0_n_15 ;
  wire \cal_tmp[8]_carry__0_n_8 ;
  wire \cal_tmp[8]_carry__0_n_9 ;
  wire \cal_tmp[8]_carry__1_i_1_n_8 ;
  wire \cal_tmp[8]_carry__1_n_10 ;
  wire \cal_tmp[8]_carry__1_n_15 ;
  wire \cal_tmp[8]_carry_i_1_n_8 ;
  wire \cal_tmp[8]_carry_i_2_n_8 ;
  wire \cal_tmp[8]_carry_i_3_n_8 ;
  wire \cal_tmp[8]_carry_i_4_n_8 ;
  wire \cal_tmp[8]_carry_n_10 ;
  wire \cal_tmp[8]_carry_n_11 ;
  wire \cal_tmp[8]_carry_n_12 ;
  wire \cal_tmp[8]_carry_n_13 ;
  wire \cal_tmp[8]_carry_n_14 ;
  wire \cal_tmp[8]_carry_n_15 ;
  wire \cal_tmp[8]_carry_n_8 ;
  wire \cal_tmp[8]_carry_n_9 ;
  wire \cal_tmp[9]_carry__0_i_1_n_8 ;
  wire \cal_tmp[9]_carry__0_i_2_n_8 ;
  wire \cal_tmp[9]_carry__0_i_3_n_8 ;
  wire \cal_tmp[9]_carry__0_i_4_n_8 ;
  wire \cal_tmp[9]_carry__0_n_10 ;
  wire \cal_tmp[9]_carry__0_n_11 ;
  wire \cal_tmp[9]_carry__0_n_12 ;
  wire \cal_tmp[9]_carry__0_n_13 ;
  wire \cal_tmp[9]_carry__0_n_14 ;
  wire \cal_tmp[9]_carry__0_n_15 ;
  wire \cal_tmp[9]_carry__0_n_8 ;
  wire \cal_tmp[9]_carry__0_n_9 ;
  wire \cal_tmp[9]_carry__1_i_1_n_8 ;
  wire \cal_tmp[9]_carry__1_i_2_n_8 ;
  wire \cal_tmp[9]_carry__1_n_11 ;
  wire \cal_tmp[9]_carry__1_n_14 ;
  wire \cal_tmp[9]_carry__1_n_15 ;
  wire \cal_tmp[9]_carry__1_n_9 ;
  wire \cal_tmp[9]_carry_i_1_n_8 ;
  wire \cal_tmp[9]_carry_i_2_n_8 ;
  wire \cal_tmp[9]_carry_i_3_n_8 ;
  wire \cal_tmp[9]_carry_i_4_n_8 ;
  wire \cal_tmp[9]_carry_n_10 ;
  wire \cal_tmp[9]_carry_n_11 ;
  wire \cal_tmp[9]_carry_n_12 ;
  wire \cal_tmp[9]_carry_n_13 ;
  wire \cal_tmp[9]_carry_n_14 ;
  wire \cal_tmp[9]_carry_n_15 ;
  wire \cal_tmp[9]_carry_n_8 ;
  wire \cal_tmp[9]_carry_n_9 ;
  wire \exitcond_flatten_reg_1588_reg[0] ;
  wire [9:0]\indvar_flatten_next_reg_1592_reg[9] ;
  wire [9:0]indvar_flatten_phi_fu_867_p4;
  wire \loop[3].dividend_tmp_reg[4][8]_srl6_n_8 ;
  wire \loop[3].dividend_tmp_reg[4][9]_srl6_n_8 ;
  wire \loop[3].remd_tmp_reg[4][0]_srl6_n_8 ;
  wire \loop[3].remd_tmp_reg[4][1]_srl6_n_8 ;
  wire \loop[3].remd_tmp_reg[4][2]_srl6_n_8 ;
  wire \loop[3].remd_tmp_reg[4][3]_srl6_n_8 ;
  wire \loop[4].dividend_tmp_reg[5][8]_srl7_n_8 ;
  wire \loop[4].dividend_tmp_reg[5][9]__0_n_8 ;
  wire \loop[4].remd_tmp_reg[5][0]__0_n_8 ;
  wire \loop[4].remd_tmp_reg[5][1]__0_n_8 ;
  wire \loop[4].remd_tmp_reg[5][2]__0_n_8 ;
  wire [4:0]\loop[4].remd_tmp_reg[5][3]__0_0 ;
  wire \loop[4].remd_tmp_reg[5][3]__0_n_8 ;
  wire \loop[4].remd_tmp_reg[5][4]__0_n_8 ;
  wire \loop[5].dividend_tmp_reg[6][8]_srl8_n_8 ;
  wire \loop[5].dividend_tmp_reg[6][9]__0_n_8 ;
  wire \loop[5].remd_tmp[6][0]_i_1_n_8 ;
  wire \loop[5].remd_tmp[6][1]_i_1_n_8 ;
  wire \loop[5].remd_tmp[6][2]_i_1_n_8 ;
  wire \loop[5].remd_tmp[6][3]_i_1_n_8 ;
  wire \loop[5].remd_tmp[6][4]_i_1_n_8 ;
  wire \loop[5].remd_tmp[6][5]_i_2_n_8 ;
  wire \loop[5].remd_tmp_reg_n_8_[6][0] ;
  wire \loop[5].remd_tmp_reg_n_8_[6][1] ;
  wire \loop[5].remd_tmp_reg_n_8_[6][2] ;
  wire \loop[5].remd_tmp_reg_n_8_[6][3] ;
  wire \loop[5].remd_tmp_reg_n_8_[6][4] ;
  wire \loop[5].remd_tmp_reg_n_8_[6][5] ;
  wire \loop[6].dividend_tmp_reg[7][8]_srl9_n_8 ;
  wire \loop[6].dividend_tmp_reg[7][9]__0_n_8 ;
  wire \loop[6].remd_tmp[7][0]_i_1_n_8 ;
  wire \loop[6].remd_tmp[7][1]_i_1_n_8 ;
  wire \loop[6].remd_tmp[7][2]_i_1_n_8 ;
  wire \loop[6].remd_tmp[7][3]_i_1_n_8 ;
  wire \loop[6].remd_tmp[7][4]_i_1_n_8 ;
  wire \loop[6].remd_tmp[7][5]_i_1_n_8 ;
  wire \loop[6].remd_tmp[7][6]_i_1_n_8 ;
  wire \loop[6].remd_tmp_reg_n_8_[7][0] ;
  wire \loop[6].remd_tmp_reg_n_8_[7][1] ;
  wire \loop[6].remd_tmp_reg_n_8_[7][2] ;
  wire \loop[6].remd_tmp_reg_n_8_[7][3] ;
  wire \loop[6].remd_tmp_reg_n_8_[7][4] ;
  wire \loop[6].remd_tmp_reg_n_8_[7][5] ;
  wire \loop[6].remd_tmp_reg_n_8_[7][6] ;
  wire \loop[7].dividend_tmp_reg[8][8]_srl10_n_8 ;
  wire \loop[7].dividend_tmp_reg[8][9]__0_n_8 ;
  wire \loop[7].remd_tmp[8][0]_i_1_n_8 ;
  wire \loop[7].remd_tmp[8][1]_i_1_n_8 ;
  wire \loop[7].remd_tmp[8][2]_i_1_n_8 ;
  wire \loop[7].remd_tmp[8][3]_i_1_n_8 ;
  wire \loop[7].remd_tmp[8][4]_i_1_n_8 ;
  wire \loop[7].remd_tmp[8][5]_i_1_n_8 ;
  wire \loop[7].remd_tmp[8][6]_i_1_n_8 ;
  wire \loop[7].remd_tmp[8][7]_i_1_n_8 ;
  wire \loop[7].remd_tmp_reg[8][7]_i_2_n_11 ;
  wire \loop[7].remd_tmp_reg_n_8_[8][0] ;
  wire \loop[7].remd_tmp_reg_n_8_[8][1] ;
  wire \loop[7].remd_tmp_reg_n_8_[8][2] ;
  wire \loop[7].remd_tmp_reg_n_8_[8][3] ;
  wire \loop[7].remd_tmp_reg_n_8_[8][4] ;
  wire \loop[7].remd_tmp_reg_n_8_[8][5] ;
  wire \loop[7].remd_tmp_reg_n_8_[8][6] ;
  wire \loop[7].remd_tmp_reg_n_8_[8][7] ;
  wire \loop[8].remd_tmp[9][0]_i_1_n_8 ;
  wire \loop[8].remd_tmp[9][1]_i_1_n_8 ;
  wire \loop[8].remd_tmp[9][2]_i_1_n_8 ;
  wire \loop[8].remd_tmp[9][3]_i_1_n_8 ;
  wire \loop[8].remd_tmp[9][4]_i_1_n_8 ;
  wire \loop[8].remd_tmp[9][5]_i_1_n_8 ;
  wire \loop[8].remd_tmp[9][6]_i_1_n_8 ;
  wire \loop[8].remd_tmp[9][7]_i_1_n_8 ;
  wire \loop[8].remd_tmp[9][8]_i_1_n_8 ;
  wire \loop[9].remd_tmp[10][0]_i_1_n_8 ;
  wire \loop[9].remd_tmp[10][1]_i_1_n_8 ;
  wire \loop[9].remd_tmp[10][2]_i_1_n_8 ;
  wire \loop[9].remd_tmp[10][3]_i_1_n_8 ;
  wire \loop[9].remd_tmp[10][4]_i_1_n_8 ;
  wire \loop[9].remd_tmp[10][5]_i_1_n_8 ;
  wire \loop[9].remd_tmp[10][6]_i_1_n_8 ;
  wire \loop[9].remd_tmp[10][7]_i_1_n_8 ;
  wire \loop[9].remd_tmp[10][8]_i_1_n_8 ;
  wire \loop[9].remd_tmp[10][9]_i_1_n_8 ;
  wire [9:0]p_1_in;
  wire p_22_in;
  wire [9:0]\remd_reg[9] ;
  wire [3:1]\NLW_cal_tmp[5]_carry__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_cal_tmp[5]_carry__0_O_UNCONNECTED ;
  wire [2:2]\NLW_cal_tmp[6]_carry__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[6]_carry__0_O_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[8]_carry__1_CO_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[8]_carry__1_O_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[9]_carry__1_CO_UNCONNECTED ;
  wire [3:2]\NLW_cal_tmp[9]_carry__1_O_UNCONNECTED ;
  wire [3:1]\NLW_loop[7].remd_tmp_reg[8][7]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_loop[7].remd_tmp_reg[8][7]_i_2_O_UNCONNECTED ;

  CARRY4 \cal_tmp[5]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[5]_carry_n_8 ,\cal_tmp[5]_carry_n_9 ,\cal_tmp[5]_carry_n_10 ,\cal_tmp[5]_carry_n_11 }),
        .CYINIT(1'b1),
        .DI({\loop[4].remd_tmp_reg[5][2]__0_n_8 ,\loop[4].remd_tmp_reg[5][1]__0_n_8 ,\loop[4].remd_tmp_reg[5][0]__0_n_8 ,\loop[4].dividend_tmp_reg[5][9]__0_n_8 }),
        .O({\cal_tmp[5]_carry_n_12 ,\cal_tmp[5]_carry_n_13 ,\cal_tmp[5]_carry_n_14 ,\cal_tmp[5]_carry_n_15 }),
        .S({\cal_tmp[5]_carry_i_1_n_8 ,\cal_tmp[5]_carry_i_2_n_8 ,\cal_tmp[5]_carry_i_3_n_8 ,\cal_tmp[5]_carry_i_4_n_8 }));
  CARRY4 \cal_tmp[5]_carry__0 
       (.CI(\cal_tmp[5]_carry_n_8 ),
        .CO({\NLW_cal_tmp[5]_carry__0_CO_UNCONNECTED [3],\cal_tmp[5]_carry__0_n_9 ,\NLW_cal_tmp[5]_carry__0_CO_UNCONNECTED [1],\cal_tmp[5]_carry__0_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\loop[4].remd_tmp_reg[5][4]__0_n_8 ,\loop[4].remd_tmp_reg[5][3]__0_n_8 }),
        .O({\NLW_cal_tmp[5]_carry__0_O_UNCONNECTED [3:2],\cal_tmp[5]_carry__0_n_14 ,\cal_tmp[5]_carry__0_n_15 }),
        .S({1'b0,1'b1,\cal_tmp[5]_carry__0_i_1_n_8 ,\cal_tmp[5]_carry__0_i_2_n_8 }));
  LUT1 #(
    .INIT(2'h2)) 
    \cal_tmp[5]_carry__0_i_1 
       (.I0(\loop[4].remd_tmp_reg[5][4]__0_n_8 ),
        .O(\cal_tmp[5]_carry__0_i_1_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[5]_carry__0_i_2 
       (.I0(\loop[4].remd_tmp_reg[5][3]__0_n_8 ),
        .O(\cal_tmp[5]_carry__0_i_2_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[5]_carry_i_1 
       (.I0(\loop[4].remd_tmp_reg[5][2]__0_n_8 ),
        .O(\cal_tmp[5]_carry_i_1_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[5]_carry_i_2 
       (.I0(\loop[4].remd_tmp_reg[5][1]__0_n_8 ),
        .O(\cal_tmp[5]_carry_i_2_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cal_tmp[5]_carry_i_3 
       (.I0(\loop[4].remd_tmp_reg[5][0]__0_n_8 ),
        .O(\cal_tmp[5]_carry_i_3_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[5]_carry_i_4 
       (.I0(\loop[4].dividend_tmp_reg[5][9]__0_n_8 ),
        .O(\cal_tmp[5]_carry_i_4_n_8 ));
  CARRY4 \cal_tmp[6]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[6]_carry_n_8 ,\cal_tmp[6]_carry_n_9 ,\cal_tmp[6]_carry_n_10 ,\cal_tmp[6]_carry_n_11 }),
        .CYINIT(1'b1),
        .DI({\loop[5].remd_tmp_reg_n_8_[6][2] ,\loop[5].remd_tmp_reg_n_8_[6][1] ,\loop[5].remd_tmp_reg_n_8_[6][0] ,\loop[5].dividend_tmp_reg[6][9]__0_n_8 }),
        .O({\cal_tmp[6]_carry_n_12 ,\cal_tmp[6]_carry_n_13 ,\cal_tmp[6]_carry_n_14 ,\cal_tmp[6]_carry_n_15 }),
        .S({\cal_tmp[6]_carry_i_1_n_8 ,\cal_tmp[6]_carry_i_2_n_8 ,\cal_tmp[6]_carry_i_3_n_8 ,\cal_tmp[6]_carry_i_4_n_8 }));
  CARRY4 \cal_tmp[6]_carry__0 
       (.CI(\cal_tmp[6]_carry_n_8 ),
        .CO({\cal_tmp[6]_carry__0_n_8 ,\NLW_cal_tmp[6]_carry__0_CO_UNCONNECTED [2],\cal_tmp[6]_carry__0_n_10 ,\cal_tmp[6]_carry__0_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,\loop[5].remd_tmp_reg_n_8_[6][5] ,\loop[5].remd_tmp_reg_n_8_[6][4] ,\loop[5].remd_tmp_reg_n_8_[6][3] }),
        .O({\NLW_cal_tmp[6]_carry__0_O_UNCONNECTED [3],\cal_tmp[6]_carry__0_n_13 ,\cal_tmp[6]_carry__0_n_14 ,\cal_tmp[6]_carry__0_n_15 }),
        .S({1'b1,\cal_tmp[6]_carry__0_i_1_n_8 ,\cal_tmp[6]_carry__0_i_2_n_8 ,\cal_tmp[6]_carry__0_i_3_n_8 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry__0_i_1 
       (.I0(\loop[5].remd_tmp_reg_n_8_[6][5] ),
        .O(\cal_tmp[6]_carry__0_i_1_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cal_tmp[6]_carry__0_i_2 
       (.I0(\loop[5].remd_tmp_reg_n_8_[6][4] ),
        .O(\cal_tmp[6]_carry__0_i_2_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry__0_i_3 
       (.I0(\loop[5].remd_tmp_reg_n_8_[6][3] ),
        .O(\cal_tmp[6]_carry__0_i_3_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry_i_1 
       (.I0(\loop[5].remd_tmp_reg_n_8_[6][2] ),
        .O(\cal_tmp[6]_carry_i_1_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry_i_2 
       (.I0(\loop[5].remd_tmp_reg_n_8_[6][1] ),
        .O(\cal_tmp[6]_carry_i_2_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cal_tmp[6]_carry_i_3 
       (.I0(\loop[5].remd_tmp_reg_n_8_[6][0] ),
        .O(\cal_tmp[6]_carry_i_3_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry_i_4 
       (.I0(\loop[5].dividend_tmp_reg[6][9]__0_n_8 ),
        .O(\cal_tmp[6]_carry_i_4_n_8 ));
  CARRY4 \cal_tmp[7]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[7]_carry_n_8 ,\cal_tmp[7]_carry_n_9 ,\cal_tmp[7]_carry_n_10 ,\cal_tmp[7]_carry_n_11 }),
        .CYINIT(1'b1),
        .DI({\loop[6].remd_tmp_reg_n_8_[7][2] ,\loop[6].remd_tmp_reg_n_8_[7][1] ,\loop[6].remd_tmp_reg_n_8_[7][0] ,\loop[6].dividend_tmp_reg[7][9]__0_n_8 }),
        .O({\cal_tmp[7]_carry_n_12 ,\cal_tmp[7]_carry_n_13 ,\cal_tmp[7]_carry_n_14 ,\cal_tmp[7]_carry_n_15 }),
        .S({\cal_tmp[7]_carry_i_1_n_8 ,\cal_tmp[7]_carry_i_2_n_8 ,\cal_tmp[7]_carry_i_3_n_8 ,\cal_tmp[7]_carry_i_4_n_8 }));
  CARRY4 \cal_tmp[7]_carry__0 
       (.CI(\cal_tmp[7]_carry_n_8 ),
        .CO({\cal_tmp[7]_carry__0_n_8 ,\cal_tmp[7]_carry__0_n_9 ,\cal_tmp[7]_carry__0_n_10 ,\cal_tmp[7]_carry__0_n_11 }),
        .CYINIT(1'b0),
        .DI({\loop[6].remd_tmp_reg_n_8_[7][6] ,\loop[6].remd_tmp_reg_n_8_[7][5] ,\loop[6].remd_tmp_reg_n_8_[7][4] ,\loop[6].remd_tmp_reg_n_8_[7][3] }),
        .O({\cal_tmp[7]_carry__0_n_12 ,\cal_tmp[7]_carry__0_n_13 ,\cal_tmp[7]_carry__0_n_14 ,\cal_tmp[7]_carry__0_n_15 }),
        .S({\cal_tmp[7]_carry__0_i_1_n_8 ,\cal_tmp[7]_carry__0_i_2_n_8 ,\cal_tmp[7]_carry__0_i_3_n_8 ,\cal_tmp[7]_carry__0_i_4_n_8 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry__0_i_1 
       (.I0(\loop[6].remd_tmp_reg_n_8_[7][6] ),
        .O(\cal_tmp[7]_carry__0_i_1_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry__0_i_2 
       (.I0(\loop[6].remd_tmp_reg_n_8_[7][5] ),
        .O(\cal_tmp[7]_carry__0_i_2_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cal_tmp[7]_carry__0_i_3 
       (.I0(\loop[6].remd_tmp_reg_n_8_[7][4] ),
        .O(\cal_tmp[7]_carry__0_i_3_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry__0_i_4 
       (.I0(\loop[6].remd_tmp_reg_n_8_[7][3] ),
        .O(\cal_tmp[7]_carry__0_i_4_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry_i_1 
       (.I0(\loop[6].remd_tmp_reg_n_8_[7][2] ),
        .O(\cal_tmp[7]_carry_i_1_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry_i_2 
       (.I0(\loop[6].remd_tmp_reg_n_8_[7][1] ),
        .O(\cal_tmp[7]_carry_i_2_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cal_tmp[7]_carry_i_3 
       (.I0(\loop[6].remd_tmp_reg_n_8_[7][0] ),
        .O(\cal_tmp[7]_carry_i_3_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry_i_4 
       (.I0(\loop[6].dividend_tmp_reg[7][9]__0_n_8 ),
        .O(\cal_tmp[7]_carry_i_4_n_8 ));
  CARRY4 \cal_tmp[8]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[8]_carry_n_8 ,\cal_tmp[8]_carry_n_9 ,\cal_tmp[8]_carry_n_10 ,\cal_tmp[8]_carry_n_11 }),
        .CYINIT(1'b1),
        .DI({\loop[7].remd_tmp_reg_n_8_[8][2] ,\loop[7].remd_tmp_reg_n_8_[8][1] ,\loop[7].remd_tmp_reg_n_8_[8][0] ,\loop[7].dividend_tmp_reg[8][9]__0_n_8 }),
        .O({\cal_tmp[8]_carry_n_12 ,\cal_tmp[8]_carry_n_13 ,\cal_tmp[8]_carry_n_14 ,\cal_tmp[8]_carry_n_15 }),
        .S({\cal_tmp[8]_carry_i_1_n_8 ,\cal_tmp[8]_carry_i_2_n_8 ,\cal_tmp[8]_carry_i_3_n_8 ,\cal_tmp[8]_carry_i_4_n_8 }));
  CARRY4 \cal_tmp[8]_carry__0 
       (.CI(\cal_tmp[8]_carry_n_8 ),
        .CO({\cal_tmp[8]_carry__0_n_8 ,\cal_tmp[8]_carry__0_n_9 ,\cal_tmp[8]_carry__0_n_10 ,\cal_tmp[8]_carry__0_n_11 }),
        .CYINIT(1'b0),
        .DI({\loop[7].remd_tmp_reg_n_8_[8][6] ,\loop[7].remd_tmp_reg_n_8_[8][5] ,\loop[7].remd_tmp_reg_n_8_[8][4] ,\loop[7].remd_tmp_reg_n_8_[8][3] }),
        .O({\cal_tmp[8]_carry__0_n_12 ,\cal_tmp[8]_carry__0_n_13 ,\cal_tmp[8]_carry__0_n_14 ,\cal_tmp[8]_carry__0_n_15 }),
        .S({\cal_tmp[8]_carry__0_i_1_n_8 ,\cal_tmp[8]_carry__0_i_2_n_8 ,\cal_tmp[8]_carry__0_i_3_n_8 ,\cal_tmp[8]_carry__0_i_4_n_8 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__0_i_1 
       (.I0(\loop[7].remd_tmp_reg_n_8_[8][6] ),
        .O(\cal_tmp[8]_carry__0_i_1_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__0_i_2 
       (.I0(\loop[7].remd_tmp_reg_n_8_[8][5] ),
        .O(\cal_tmp[8]_carry__0_i_2_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cal_tmp[8]_carry__0_i_3 
       (.I0(\loop[7].remd_tmp_reg_n_8_[8][4] ),
        .O(\cal_tmp[8]_carry__0_i_3_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__0_i_4 
       (.I0(\loop[7].remd_tmp_reg_n_8_[8][3] ),
        .O(\cal_tmp[8]_carry__0_i_4_n_8 ));
  CARRY4 \cal_tmp[8]_carry__1 
       (.CI(\cal_tmp[8]_carry__0_n_8 ),
        .CO({\NLW_cal_tmp[8]_carry__1_CO_UNCONNECTED [3:2],\cal_tmp[8]_carry__1_n_10 ,\NLW_cal_tmp[8]_carry__1_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\loop[7].remd_tmp_reg_n_8_[8][7] }),
        .O({\NLW_cal_tmp[8]_carry__1_O_UNCONNECTED [3:1],\cal_tmp[8]_carry__1_n_15 }),
        .S({1'b0,1'b0,1'b1,\cal_tmp[8]_carry__1_i_1_n_8 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__1_i_1 
       (.I0(\loop[7].remd_tmp_reg_n_8_[8][7] ),
        .O(\cal_tmp[8]_carry__1_i_1_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry_i_1 
       (.I0(\loop[7].remd_tmp_reg_n_8_[8][2] ),
        .O(\cal_tmp[8]_carry_i_1_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry_i_2 
       (.I0(\loop[7].remd_tmp_reg_n_8_[8][1] ),
        .O(\cal_tmp[8]_carry_i_2_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cal_tmp[8]_carry_i_3 
       (.I0(\loop[7].remd_tmp_reg_n_8_[8][0] ),
        .O(\cal_tmp[8]_carry_i_3_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry_i_4 
       (.I0(\loop[7].dividend_tmp_reg[8][9]__0_n_8 ),
        .O(\cal_tmp[8]_carry_i_4_n_8 ));
  CARRY4 \cal_tmp[9]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[9]_carry_n_8 ,\cal_tmp[9]_carry_n_9 ,\cal_tmp[9]_carry_n_10 ,\cal_tmp[9]_carry_n_11 }),
        .CYINIT(1'b1),
        .DI(p_1_in[3:0]),
        .O({\cal_tmp[9]_carry_n_12 ,\cal_tmp[9]_carry_n_13 ,\cal_tmp[9]_carry_n_14 ,\cal_tmp[9]_carry_n_15 }),
        .S({\cal_tmp[9]_carry_i_1_n_8 ,\cal_tmp[9]_carry_i_2_n_8 ,\cal_tmp[9]_carry_i_3_n_8 ,\cal_tmp[9]_carry_i_4_n_8 }));
  CARRY4 \cal_tmp[9]_carry__0 
       (.CI(\cal_tmp[9]_carry_n_8 ),
        .CO({\cal_tmp[9]_carry__0_n_8 ,\cal_tmp[9]_carry__0_n_9 ,\cal_tmp[9]_carry__0_n_10 ,\cal_tmp[9]_carry__0_n_11 }),
        .CYINIT(1'b0),
        .DI(p_1_in[7:4]),
        .O({\cal_tmp[9]_carry__0_n_12 ,\cal_tmp[9]_carry__0_n_13 ,\cal_tmp[9]_carry__0_n_14 ,\cal_tmp[9]_carry__0_n_15 }),
        .S({\cal_tmp[9]_carry__0_i_1_n_8 ,\cal_tmp[9]_carry__0_i_2_n_8 ,\cal_tmp[9]_carry__0_i_3_n_8 ,\cal_tmp[9]_carry__0_i_4_n_8 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__0_i_1 
       (.I0(p_1_in[7]),
        .O(\cal_tmp[9]_carry__0_i_1_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__0_i_2 
       (.I0(p_1_in[6]),
        .O(\cal_tmp[9]_carry__0_i_2_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cal_tmp[9]_carry__0_i_3 
       (.I0(p_1_in[5]),
        .O(\cal_tmp[9]_carry__0_i_3_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__0_i_4 
       (.I0(p_1_in[4]),
        .O(\cal_tmp[9]_carry__0_i_4_n_8 ));
  CARRY4 \cal_tmp[9]_carry__1 
       (.CI(\cal_tmp[9]_carry__0_n_8 ),
        .CO({\NLW_cal_tmp[9]_carry__1_CO_UNCONNECTED [3],\cal_tmp[9]_carry__1_n_9 ,\NLW_cal_tmp[9]_carry__1_CO_UNCONNECTED [1],\cal_tmp[9]_carry__1_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,p_1_in[9:8]}),
        .O({\NLW_cal_tmp[9]_carry__1_O_UNCONNECTED [3:2],\cal_tmp[9]_carry__1_n_14 ,\cal_tmp[9]_carry__1_n_15 }),
        .S({1'b0,1'b1,\cal_tmp[9]_carry__1_i_1_n_8 ,\cal_tmp[9]_carry__1_i_2_n_8 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__1_i_1 
       (.I0(p_1_in[9]),
        .O(\cal_tmp[9]_carry__1_i_1_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__1_i_2 
       (.I0(p_1_in[8]),
        .O(\cal_tmp[9]_carry__1_i_2_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry_i_1 
       (.I0(p_1_in[3]),
        .O(\cal_tmp[9]_carry_i_1_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry_i_2 
       (.I0(p_1_in[2]),
        .O(\cal_tmp[9]_carry_i_2_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cal_tmp[9]_carry_i_3 
       (.I0(p_1_in[1]),
        .O(\cal_tmp[9]_carry_i_3_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry_i_4 
       (.I0(p_1_in[0]),
        .O(\cal_tmp[9]_carry_i_4_n_8 ));
  (* srl_bus_name = "inst/\hog_urem_10ns_7nsAem_U53/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[3].dividend_tmp_reg[4] " *) 
  (* srl_name = "inst/\hog_urem_10ns_7nsAem_U53/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[3].dividend_tmp_reg[4][8]_srl6 " *) 
  SRL16E \loop[3].dividend_tmp_reg[4][8]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_22_in),
        .CLK(ap_clk),
        .D(\loop[4].remd_tmp_reg[5][3]__0_0 [2]),
        .Q(\loop[3].dividend_tmp_reg[4][8]_srl6_n_8 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \loop[3].dividend_tmp_reg[4][8]_srl6_i_1 
       (.I0(\indvar_flatten_next_reg_1592_reg[9] [4]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\exitcond_flatten_reg_1588_reg[0] ),
        .I4(Q[4]),
        .O(\loop[4].remd_tmp_reg[5][3]__0_0 [2]));
  (* srl_bus_name = "inst/\hog_urem_10ns_7nsAem_U53/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[3].dividend_tmp_reg[4] " *) 
  (* srl_name = "inst/\hog_urem_10ns_7nsAem_U53/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[3].dividend_tmp_reg[4][9]_srl6 " *) 
  SRL16E \loop[3].dividend_tmp_reg[4][9]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_22_in),
        .CLK(ap_clk),
        .D(indvar_flatten_phi_fu_867_p4[5]),
        .Q(\loop[3].dividend_tmp_reg[4][9]_srl6_n_8 ));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \loop[3].dividend_tmp_reg[4][9]_srl6_i_1 
       (.I0(Q[5]),
        .I1(\exitcond_flatten_reg_1588_reg[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\ap_CS_fsm_reg[3] ),
        .I4(\indvar_flatten_next_reg_1592_reg[9] [5]),
        .O(indvar_flatten_phi_fu_867_p4[5]));
  (* srl_bus_name = "inst/\hog_urem_10ns_7nsAem_U53/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[3].remd_tmp_reg[4] " *) 
  (* srl_name = "inst/\hog_urem_10ns_7nsAem_U53/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[3].remd_tmp_reg[4][0]_srl6 " *) 
  SRL16E \loop[3].remd_tmp_reg[4][0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_22_in),
        .CLK(ap_clk),
        .D(indvar_flatten_phi_fu_867_p4[6]),
        .Q(\loop[3].remd_tmp_reg[4][0]_srl6_n_8 ));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \loop[3].remd_tmp_reg[4][0]_srl6_i_1 
       (.I0(Q[6]),
        .I1(\exitcond_flatten_reg_1588_reg[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\ap_CS_fsm_reg[3] ),
        .I4(\indvar_flatten_next_reg_1592_reg[9] [6]),
        .O(indvar_flatten_phi_fu_867_p4[6]));
  (* srl_bus_name = "inst/\hog_urem_10ns_7nsAem_U53/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[3].remd_tmp_reg[4] " *) 
  (* srl_name = "inst/\hog_urem_10ns_7nsAem_U53/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[3].remd_tmp_reg[4][1]_srl6 " *) 
  SRL16E \loop[3].remd_tmp_reg[4][1]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_22_in),
        .CLK(ap_clk),
        .D(\loop[4].remd_tmp_reg[5][3]__0_0 [3]),
        .Q(\loop[3].remd_tmp_reg[4][1]_srl6_n_8 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \loop[3].remd_tmp_reg[4][1]_srl6_i_1 
       (.I0(\indvar_flatten_next_reg_1592_reg[9] [7]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\exitcond_flatten_reg_1588_reg[0] ),
        .I4(Q[7]),
        .O(\loop[4].remd_tmp_reg[5][3]__0_0 [3]));
  (* srl_bus_name = "inst/\hog_urem_10ns_7nsAem_U53/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[3].remd_tmp_reg[4] " *) 
  (* srl_name = "inst/\hog_urem_10ns_7nsAem_U53/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[3].remd_tmp_reg[4][2]_srl6 " *) 
  SRL16E \loop[3].remd_tmp_reg[4][2]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_22_in),
        .CLK(ap_clk),
        .D(\loop[4].remd_tmp_reg[5][3]__0_0 [4]),
        .Q(\loop[3].remd_tmp_reg[4][2]_srl6_n_8 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \loop[3].remd_tmp_reg[4][2]_srl6_i_1 
       (.I0(\indvar_flatten_next_reg_1592_reg[9] [8]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\exitcond_flatten_reg_1588_reg[0] ),
        .I4(Q[8]),
        .O(\loop[4].remd_tmp_reg[5][3]__0_0 [4]));
  (* srl_bus_name = "inst/\hog_urem_10ns_7nsAem_U53/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[3].remd_tmp_reg[4] " *) 
  (* srl_name = "inst/\hog_urem_10ns_7nsAem_U53/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[3].remd_tmp_reg[4][3]_srl6 " *) 
  SRL16E \loop[3].remd_tmp_reg[4][3]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_22_in),
        .CLK(ap_clk),
        .D(indvar_flatten_phi_fu_867_p4[9]),
        .Q(\loop[3].remd_tmp_reg[4][3]_srl6_n_8 ));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \loop[3].remd_tmp_reg[4][3]_srl6_i_1 
       (.I0(Q[9]),
        .I1(\exitcond_flatten_reg_1588_reg[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\ap_CS_fsm_reg[3] ),
        .I4(\indvar_flatten_next_reg_1592_reg[9] [9]),
        .O(indvar_flatten_phi_fu_867_p4[9]));
  (* srl_bus_name = "inst/\hog_urem_10ns_7nsAem_U53/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[4].dividend_tmp_reg[5] " *) 
  (* srl_name = "inst/\hog_urem_10ns_7nsAem_U53/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[4].dividend_tmp_reg[5][8]_srl7 " *) 
  SRL16E \loop[4].dividend_tmp_reg[5][8]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_22_in),
        .CLK(ap_clk),
        .D(\loop[4].remd_tmp_reg[5][3]__0_0 [1]),
        .Q(\loop[4].dividend_tmp_reg[5][8]_srl7_n_8 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \loop[4].dividend_tmp_reg[5][8]_srl7_i_1 
       (.I0(\indvar_flatten_next_reg_1592_reg[9] [3]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\exitcond_flatten_reg_1588_reg[0] ),
        .I4(Q[3]),
        .O(\loop[4].remd_tmp_reg[5][3]__0_0 [1]));
  FDRE \loop[4].dividend_tmp_reg[5][9]__0 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[3].dividend_tmp_reg[4][8]_srl6_n_8 ),
        .Q(\loop[4].dividend_tmp_reg[5][9]__0_n_8 ),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][0]__0 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[3].dividend_tmp_reg[4][9]_srl6_n_8 ),
        .Q(\loop[4].remd_tmp_reg[5][0]__0_n_8 ),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][1]__0 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[3].remd_tmp_reg[4][0]_srl6_n_8 ),
        .Q(\loop[4].remd_tmp_reg[5][1]__0_n_8 ),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][2]__0 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[3].remd_tmp_reg[4][1]_srl6_n_8 ),
        .Q(\loop[4].remd_tmp_reg[5][2]__0_n_8 ),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][3]__0 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[3].remd_tmp_reg[4][2]_srl6_n_8 ),
        .Q(\loop[4].remd_tmp_reg[5][3]__0_n_8 ),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][4]__0 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[3].remd_tmp_reg[4][3]_srl6_n_8 ),
        .Q(\loop[4].remd_tmp_reg[5][4]__0_n_8 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\hog_urem_10ns_7nsAem_U53/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[5].dividend_tmp_reg[6] " *) 
  (* srl_name = "inst/\hog_urem_10ns_7nsAem_U53/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[5].dividend_tmp_reg[6][8]_srl8 " *) 
  SRL16E \loop[5].dividend_tmp_reg[6][8]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_22_in),
        .CLK(ap_clk),
        .D(indvar_flatten_phi_fu_867_p4[2]),
        .Q(\loop[5].dividend_tmp_reg[6][8]_srl8_n_8 ));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \loop[5].dividend_tmp_reg[6][8]_srl8_i_1 
       (.I0(Q[2]),
        .I1(\exitcond_flatten_reg_1588_reg[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\ap_CS_fsm_reg[3] ),
        .I4(\indvar_flatten_next_reg_1592_reg[9] [2]),
        .O(indvar_flatten_phi_fu_867_p4[2]));
  FDRE \loop[5].dividend_tmp_reg[6][9]__0 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[4].dividend_tmp_reg[5][8]_srl7_n_8 ),
        .Q(\loop[5].dividend_tmp_reg[6][9]__0_n_8 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[5].remd_tmp[6][0]_i_1 
       (.I0(\loop[4].dividend_tmp_reg[5][9]__0_n_8 ),
        .I1(\cal_tmp[5]_carry_n_15 ),
        .I2(\cal_tmp[5]_carry__0_n_9 ),
        .O(\loop[5].remd_tmp[6][0]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[5].remd_tmp[6][1]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5][0]__0_n_8 ),
        .I1(\cal_tmp[5]_carry_n_14 ),
        .I2(\cal_tmp[5]_carry__0_n_9 ),
        .O(\loop[5].remd_tmp[6][1]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[5].remd_tmp[6][2]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5][1]__0_n_8 ),
        .I1(\cal_tmp[5]_carry_n_13 ),
        .I2(\cal_tmp[5]_carry__0_n_9 ),
        .O(\loop[5].remd_tmp[6][2]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[5].remd_tmp[6][3]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5][2]__0_n_8 ),
        .I1(\cal_tmp[5]_carry_n_12 ),
        .I2(\cal_tmp[5]_carry__0_n_9 ),
        .O(\loop[5].remd_tmp[6][3]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[5].remd_tmp[6][4]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5][3]__0_n_8 ),
        .I1(\cal_tmp[5]_carry__0_n_15 ),
        .I2(\cal_tmp[5]_carry__0_n_9 ),
        .O(\loop[5].remd_tmp[6][4]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[5].remd_tmp[6][5]_i_2 
       (.I0(\loop[4].remd_tmp_reg[5][4]__0_n_8 ),
        .I1(\cal_tmp[5]_carry__0_n_14 ),
        .I2(\cal_tmp[5]_carry__0_n_9 ),
        .O(\loop[5].remd_tmp[6][5]_i_2_n_8 ));
  FDRE \loop[5].remd_tmp_reg[6][0] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[5].remd_tmp[6][0]_i_1_n_8 ),
        .Q(\loop[5].remd_tmp_reg_n_8_[6][0] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][1] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[5].remd_tmp[6][1]_i_1_n_8 ),
        .Q(\loop[5].remd_tmp_reg_n_8_[6][1] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][2] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[5].remd_tmp[6][2]_i_1_n_8 ),
        .Q(\loop[5].remd_tmp_reg_n_8_[6][2] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][3] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[5].remd_tmp[6][3]_i_1_n_8 ),
        .Q(\loop[5].remd_tmp_reg_n_8_[6][3] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][4] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[5].remd_tmp[6][4]_i_1_n_8 ),
        .Q(\loop[5].remd_tmp_reg_n_8_[6][4] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][5] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[5].remd_tmp[6][5]_i_2_n_8 ),
        .Q(\loop[5].remd_tmp_reg_n_8_[6][5] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\hog_urem_10ns_7nsAem_U53/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[6].dividend_tmp_reg[7] " *) 
  (* srl_name = "inst/\hog_urem_10ns_7nsAem_U53/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[6].dividend_tmp_reg[7][8]_srl9 " *) 
  SRL16E \loop[6].dividend_tmp_reg[7][8]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(p_22_in),
        .CLK(ap_clk),
        .D(\loop[4].remd_tmp_reg[5][3]__0_0 [0]),
        .Q(\loop[6].dividend_tmp_reg[7][8]_srl9_n_8 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \loop[6].dividend_tmp_reg[7][8]_srl9_i_1 
       (.I0(\indvar_flatten_next_reg_1592_reg[9] [1]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\exitcond_flatten_reg_1588_reg[0] ),
        .I4(Q[1]),
        .O(\loop[4].remd_tmp_reg[5][3]__0_0 [0]));
  FDRE \loop[6].dividend_tmp_reg[7][9]__0 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[5].dividend_tmp_reg[6][8]_srl8_n_8 ),
        .Q(\loop[6].dividend_tmp_reg[7][9]__0_n_8 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[6].remd_tmp[7][0]_i_1 
       (.I0(\loop[5].dividend_tmp_reg[6][9]__0_n_8 ),
        .I1(\cal_tmp[6]_carry_n_15 ),
        .I2(\cal_tmp[6]_carry__0_n_8 ),
        .O(\loop[6].remd_tmp[7][0]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[6].remd_tmp[7][1]_i_1 
       (.I0(\loop[5].remd_tmp_reg_n_8_[6][0] ),
        .I1(\cal_tmp[6]_carry_n_14 ),
        .I2(\cal_tmp[6]_carry__0_n_8 ),
        .O(\loop[6].remd_tmp[7][1]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[6].remd_tmp[7][2]_i_1 
       (.I0(\loop[5].remd_tmp_reg_n_8_[6][1] ),
        .I1(\cal_tmp[6]_carry_n_13 ),
        .I2(\cal_tmp[6]_carry__0_n_8 ),
        .O(\loop[6].remd_tmp[7][2]_i_1_n_8 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[6].remd_tmp[7][3]_i_1 
       (.I0(\loop[5].remd_tmp_reg_n_8_[6][2] ),
        .I1(\cal_tmp[6]_carry_n_12 ),
        .I2(\cal_tmp[6]_carry__0_n_8 ),
        .O(\loop[6].remd_tmp[7][3]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[6].remd_tmp[7][4]_i_1 
       (.I0(\loop[5].remd_tmp_reg_n_8_[6][3] ),
        .I1(\cal_tmp[6]_carry__0_n_15 ),
        .I2(\cal_tmp[6]_carry__0_n_8 ),
        .O(\loop[6].remd_tmp[7][4]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[6].remd_tmp[7][5]_i_1 
       (.I0(\loop[5].remd_tmp_reg_n_8_[6][4] ),
        .I1(\cal_tmp[6]_carry__0_n_14 ),
        .I2(\cal_tmp[6]_carry__0_n_8 ),
        .O(\loop[6].remd_tmp[7][5]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[6].remd_tmp[7][6]_i_1 
       (.I0(\loop[5].remd_tmp_reg_n_8_[6][5] ),
        .I1(\cal_tmp[6]_carry__0_n_13 ),
        .I2(\cal_tmp[6]_carry__0_n_8 ),
        .O(\loop[6].remd_tmp[7][6]_i_1_n_8 ));
  FDRE \loop[6].remd_tmp_reg[7][0] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[6].remd_tmp[7][0]_i_1_n_8 ),
        .Q(\loop[6].remd_tmp_reg_n_8_[7][0] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][1] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[6].remd_tmp[7][1]_i_1_n_8 ),
        .Q(\loop[6].remd_tmp_reg_n_8_[7][1] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][2] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[6].remd_tmp[7][2]_i_1_n_8 ),
        .Q(\loop[6].remd_tmp_reg_n_8_[7][2] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][3] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[6].remd_tmp[7][3]_i_1_n_8 ),
        .Q(\loop[6].remd_tmp_reg_n_8_[7][3] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][4] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[6].remd_tmp[7][4]_i_1_n_8 ),
        .Q(\loop[6].remd_tmp_reg_n_8_[7][4] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][5] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[6].remd_tmp[7][5]_i_1_n_8 ),
        .Q(\loop[6].remd_tmp_reg_n_8_[7][5] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][6] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[6].remd_tmp[7][6]_i_1_n_8 ),
        .Q(\loop[6].remd_tmp_reg_n_8_[7][6] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\hog_urem_10ns_7nsAem_U53/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[7].dividend_tmp_reg[8] " *) 
  (* srl_name = "inst/\hog_urem_10ns_7nsAem_U53/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[7].dividend_tmp_reg[8][8]_srl10 " *) 
  SRL16E \loop[7].dividend_tmp_reg[8][8]_srl10 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(p_22_in),
        .CLK(ap_clk),
        .D(indvar_flatten_phi_fu_867_p4[0]),
        .Q(\loop[7].dividend_tmp_reg[8][8]_srl10_n_8 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \loop[7].dividend_tmp_reg[8][8]_srl10_i_1 
       (.I0(\indvar_flatten_next_reg_1592_reg[9] [0]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\exitcond_flatten_reg_1588_reg[0] ),
        .I4(Q[0]),
        .O(indvar_flatten_phi_fu_867_p4[0]));
  FDRE \loop[7].dividend_tmp_reg[8][9]__0 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[6].dividend_tmp_reg[7][8]_srl9_n_8 ),
        .Q(\loop[7].dividend_tmp_reg[8][9]__0_n_8 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[7].remd_tmp[8][0]_i_1 
       (.I0(\loop[6].dividend_tmp_reg[7][9]__0_n_8 ),
        .I1(\cal_tmp[7]_carry_n_15 ),
        .I2(\loop[7].remd_tmp_reg[8][7]_i_2_n_11 ),
        .O(\loop[7].remd_tmp[8][0]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[7].remd_tmp[8][1]_i_1 
       (.I0(\loop[6].remd_tmp_reg_n_8_[7][0] ),
        .I1(\cal_tmp[7]_carry_n_14 ),
        .I2(\loop[7].remd_tmp_reg[8][7]_i_2_n_11 ),
        .O(\loop[7].remd_tmp[8][1]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[7].remd_tmp[8][2]_i_1 
       (.I0(\loop[6].remd_tmp_reg_n_8_[7][1] ),
        .I1(\cal_tmp[7]_carry_n_13 ),
        .I2(\loop[7].remd_tmp_reg[8][7]_i_2_n_11 ),
        .O(\loop[7].remd_tmp[8][2]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[7].remd_tmp[8][3]_i_1 
       (.I0(\loop[6].remd_tmp_reg_n_8_[7][2] ),
        .I1(\cal_tmp[7]_carry_n_12 ),
        .I2(\loop[7].remd_tmp_reg[8][7]_i_2_n_11 ),
        .O(\loop[7].remd_tmp[8][3]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[7].remd_tmp[8][4]_i_1 
       (.I0(\loop[6].remd_tmp_reg_n_8_[7][3] ),
        .I1(\cal_tmp[7]_carry__0_n_15 ),
        .I2(\loop[7].remd_tmp_reg[8][7]_i_2_n_11 ),
        .O(\loop[7].remd_tmp[8][4]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[7].remd_tmp[8][5]_i_1 
       (.I0(\loop[6].remd_tmp_reg_n_8_[7][4] ),
        .I1(\cal_tmp[7]_carry__0_n_14 ),
        .I2(\loop[7].remd_tmp_reg[8][7]_i_2_n_11 ),
        .O(\loop[7].remd_tmp[8][5]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[7].remd_tmp[8][6]_i_1 
       (.I0(\loop[6].remd_tmp_reg_n_8_[7][5] ),
        .I1(\cal_tmp[7]_carry__0_n_13 ),
        .I2(\loop[7].remd_tmp_reg[8][7]_i_2_n_11 ),
        .O(\loop[7].remd_tmp[8][6]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[7].remd_tmp[8][7]_i_1 
       (.I0(\loop[6].remd_tmp_reg_n_8_[7][6] ),
        .I1(\cal_tmp[7]_carry__0_n_12 ),
        .I2(\loop[7].remd_tmp_reg[8][7]_i_2_n_11 ),
        .O(\loop[7].remd_tmp[8][7]_i_1_n_8 ));
  FDRE \loop[7].remd_tmp_reg[8][0] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[7].remd_tmp[8][0]_i_1_n_8 ),
        .Q(\loop[7].remd_tmp_reg_n_8_[8][0] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][1] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[7].remd_tmp[8][1]_i_1_n_8 ),
        .Q(\loop[7].remd_tmp_reg_n_8_[8][1] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][2] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[7].remd_tmp[8][2]_i_1_n_8 ),
        .Q(\loop[7].remd_tmp_reg_n_8_[8][2] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][3] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[7].remd_tmp[8][3]_i_1_n_8 ),
        .Q(\loop[7].remd_tmp_reg_n_8_[8][3] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][4] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[7].remd_tmp[8][4]_i_1_n_8 ),
        .Q(\loop[7].remd_tmp_reg_n_8_[8][4] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][5] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[7].remd_tmp[8][5]_i_1_n_8 ),
        .Q(\loop[7].remd_tmp_reg_n_8_[8][5] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][6] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[7].remd_tmp[8][6]_i_1_n_8 ),
        .Q(\loop[7].remd_tmp_reg_n_8_[8][6] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][7] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[7].remd_tmp[8][7]_i_1_n_8 ),
        .Q(\loop[7].remd_tmp_reg_n_8_[8][7] ),
        .R(1'b0));
  CARRY4 \loop[7].remd_tmp_reg[8][7]_i_2 
       (.CI(\cal_tmp[7]_carry__0_n_8 ),
        .CO({\NLW_loop[7].remd_tmp_reg[8][7]_i_2_CO_UNCONNECTED [3:1],\loop[7].remd_tmp_reg[8][7]_i_2_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_loop[7].remd_tmp_reg[8][7]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \loop[8].dividend_tmp_reg[9][9]__0 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[7].dividend_tmp_reg[8][8]_srl10_n_8 ),
        .Q(p_1_in[0]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[8].remd_tmp[9][0]_i_1 
       (.I0(\loop[7].dividend_tmp_reg[8][9]__0_n_8 ),
        .I1(\cal_tmp[8]_carry_n_15 ),
        .I2(\cal_tmp[8]_carry__1_n_10 ),
        .O(\loop[8].remd_tmp[9][0]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[8].remd_tmp[9][1]_i_1 
       (.I0(\loop[7].remd_tmp_reg_n_8_[8][0] ),
        .I1(\cal_tmp[8]_carry_n_14 ),
        .I2(\cal_tmp[8]_carry__1_n_10 ),
        .O(\loop[8].remd_tmp[9][1]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[8].remd_tmp[9][2]_i_1 
       (.I0(\loop[7].remd_tmp_reg_n_8_[8][1] ),
        .I1(\cal_tmp[8]_carry_n_13 ),
        .I2(\cal_tmp[8]_carry__1_n_10 ),
        .O(\loop[8].remd_tmp[9][2]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[8].remd_tmp[9][3]_i_1 
       (.I0(\loop[7].remd_tmp_reg_n_8_[8][2] ),
        .I1(\cal_tmp[8]_carry_n_12 ),
        .I2(\cal_tmp[8]_carry__1_n_10 ),
        .O(\loop[8].remd_tmp[9][3]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[8].remd_tmp[9][4]_i_1 
       (.I0(\loop[7].remd_tmp_reg_n_8_[8][3] ),
        .I1(\cal_tmp[8]_carry__0_n_15 ),
        .I2(\cal_tmp[8]_carry__1_n_10 ),
        .O(\loop[8].remd_tmp[9][4]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[8].remd_tmp[9][5]_i_1 
       (.I0(\loop[7].remd_tmp_reg_n_8_[8][4] ),
        .I1(\cal_tmp[8]_carry__0_n_14 ),
        .I2(\cal_tmp[8]_carry__1_n_10 ),
        .O(\loop[8].remd_tmp[9][5]_i_1_n_8 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[8].remd_tmp[9][6]_i_1 
       (.I0(\loop[7].remd_tmp_reg_n_8_[8][5] ),
        .I1(\cal_tmp[8]_carry__0_n_13 ),
        .I2(\cal_tmp[8]_carry__1_n_10 ),
        .O(\loop[8].remd_tmp[9][6]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[8].remd_tmp[9][7]_i_1 
       (.I0(\loop[7].remd_tmp_reg_n_8_[8][6] ),
        .I1(\cal_tmp[8]_carry__0_n_12 ),
        .I2(\cal_tmp[8]_carry__1_n_10 ),
        .O(\loop[8].remd_tmp[9][7]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[8].remd_tmp[9][8]_i_1 
       (.I0(\loop[7].remd_tmp_reg_n_8_[8][7] ),
        .I1(\cal_tmp[8]_carry__1_n_15 ),
        .I2(\cal_tmp[8]_carry__1_n_10 ),
        .O(\loop[8].remd_tmp[9][8]_i_1_n_8 ));
  FDRE \loop[8].remd_tmp_reg[9][0] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[8].remd_tmp[9][0]_i_1_n_8 ),
        .Q(p_1_in[1]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][1] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[8].remd_tmp[9][1]_i_1_n_8 ),
        .Q(p_1_in[2]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][2] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[8].remd_tmp[9][2]_i_1_n_8 ),
        .Q(p_1_in[3]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][3] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[8].remd_tmp[9][3]_i_1_n_8 ),
        .Q(p_1_in[4]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][4] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[8].remd_tmp[9][4]_i_1_n_8 ),
        .Q(p_1_in[5]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][5] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[8].remd_tmp[9][5]_i_1_n_8 ),
        .Q(p_1_in[6]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][6] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[8].remd_tmp[9][6]_i_1_n_8 ),
        .Q(p_1_in[7]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][7] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[8].remd_tmp[9][7]_i_1_n_8 ),
        .Q(p_1_in[8]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][8] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[8].remd_tmp[9][8]_i_1_n_8 ),
        .Q(p_1_in[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[9].remd_tmp[10][0]_i_1 
       (.I0(p_1_in[0]),
        .I1(\cal_tmp[9]_carry_n_15 ),
        .I2(\cal_tmp[9]_carry__1_n_9 ),
        .O(\loop[9].remd_tmp[10][0]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[9].remd_tmp[10][1]_i_1 
       (.I0(p_1_in[1]),
        .I1(\cal_tmp[9]_carry_n_14 ),
        .I2(\cal_tmp[9]_carry__1_n_9 ),
        .O(\loop[9].remd_tmp[10][1]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[9].remd_tmp[10][2]_i_1 
       (.I0(p_1_in[2]),
        .I1(\cal_tmp[9]_carry_n_13 ),
        .I2(\cal_tmp[9]_carry__1_n_9 ),
        .O(\loop[9].remd_tmp[10][2]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[9].remd_tmp[10][3]_i_1 
       (.I0(p_1_in[3]),
        .I1(\cal_tmp[9]_carry_n_12 ),
        .I2(\cal_tmp[9]_carry__1_n_9 ),
        .O(\loop[9].remd_tmp[10][3]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[9].remd_tmp[10][4]_i_1 
       (.I0(p_1_in[4]),
        .I1(\cal_tmp[9]_carry__0_n_15 ),
        .I2(\cal_tmp[9]_carry__1_n_9 ),
        .O(\loop[9].remd_tmp[10][4]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[9].remd_tmp[10][5]_i_1 
       (.I0(p_1_in[5]),
        .I1(\cal_tmp[9]_carry__0_n_14 ),
        .I2(\cal_tmp[9]_carry__1_n_9 ),
        .O(\loop[9].remd_tmp[10][5]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[9].remd_tmp[10][6]_i_1 
       (.I0(p_1_in[6]),
        .I1(\cal_tmp[9]_carry__0_n_13 ),
        .I2(\cal_tmp[9]_carry__1_n_9 ),
        .O(\loop[9].remd_tmp[10][6]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[9].remd_tmp[10][7]_i_1 
       (.I0(p_1_in[7]),
        .I1(\cal_tmp[9]_carry__0_n_12 ),
        .I2(\cal_tmp[9]_carry__1_n_9 ),
        .O(\loop[9].remd_tmp[10][7]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[9].remd_tmp[10][8]_i_1 
       (.I0(p_1_in[8]),
        .I1(\cal_tmp[9]_carry__1_n_15 ),
        .I2(\cal_tmp[9]_carry__1_n_9 ),
        .O(\loop[9].remd_tmp[10][8]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \loop[9].remd_tmp[10][9]_i_1 
       (.I0(p_1_in[9]),
        .I1(\cal_tmp[9]_carry__1_n_14 ),
        .I2(\cal_tmp[9]_carry__1_n_9 ),
        .O(\loop[9].remd_tmp[10][9]_i_1_n_8 ));
  FDRE \loop[9].remd_tmp_reg[10][0] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[9].remd_tmp[10][0]_i_1_n_8 ),
        .Q(\remd_reg[9] [0]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][1] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[9].remd_tmp[10][1]_i_1_n_8 ),
        .Q(\remd_reg[9] [1]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][2] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[9].remd_tmp[10][2]_i_1_n_8 ),
        .Q(\remd_reg[9] [2]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][3] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[9].remd_tmp[10][3]_i_1_n_8 ),
        .Q(\remd_reg[9] [3]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][4] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[9].remd_tmp[10][4]_i_1_n_8 ),
        .Q(\remd_reg[9] [4]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][5] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[9].remd_tmp[10][5]_i_1_n_8 ),
        .Q(\remd_reg[9] [5]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][6] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[9].remd_tmp[10][6]_i_1_n_8 ),
        .Q(\remd_reg[9] [6]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][7] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[9].remd_tmp[10][7]_i_1_n_8 ),
        .Q(\remd_reg[9] [7]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][8] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[9].remd_tmp[10][8]_i_1_n_8 ),
        .Q(\remd_reg[9] [8]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][9] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\loop[9].remd_tmp[10][9]_i_1_n_8 ),
        .Q(\remd_reg[9] [9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_weights
   (D,
    in0,
    normalized0_V_ce0,
    ap_clk,
    Q,
    \tmp7_reg_1757_reg[7] ,
    ap_enable_reg_pp2_iter1,
    \ap_CS_fsm_reg[10] ,
    \offset_assign_cast_reg_1742_reg[10] ,
    ap_enable_reg_pp2_iter2,
    ap_pipeline_reg_pp2_iter1_tmp_i_reg_1748);
  output [9:0]D;
  output [9:0]in0;
  output normalized0_V_ce0;
  input ap_clk;
  input [6:0]Q;
  input [7:0]\tmp7_reg_1757_reg[7] ;
  input ap_enable_reg_pp2_iter1;
  input [0:0]\ap_CS_fsm_reg[10] ;
  input [6:0]\offset_assign_cast_reg_1742_reg[10] ;
  input ap_enable_reg_pp2_iter2;
  input ap_pipeline_reg_pp2_iter1_tmp_i_reg_1748;

  wire [9:0]D;
  wire [6:0]Q;
  wire [0:0]\ap_CS_fsm_reg[10] ;
  wire ap_clk;
  wire ap_enable_reg_pp2_iter1;
  wire ap_enable_reg_pp2_iter2;
  wire ap_pipeline_reg_pp2_iter1_tmp_i_reg_1748;
  wire [9:0]in0;
  wire normalized0_V_ce0;
  wire [6:0]\offset_assign_cast_reg_1742_reg[10] ;
  wire [7:0]\tmp7_reg_1757_reg[7] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_weights_rom hog_weights_rom_U
       (.D(D),
        .Q(Q),
        .\ap_CS_fsm_reg[10] (\ap_CS_fsm_reg[10] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp2_iter1(ap_enable_reg_pp2_iter1),
        .ap_enable_reg_pp2_iter2(ap_enable_reg_pp2_iter2),
        .ap_pipeline_reg_pp2_iter1_tmp_i_reg_1748(ap_pipeline_reg_pp2_iter1_tmp_i_reg_1748),
        .in0(in0),
        .normalized0_V_ce0(normalized0_V_ce0),
        .\offset_assign_cast_reg_1742_reg[10] (\offset_assign_cast_reg_1742_reg[10] ),
        .\tmp7_reg_1757_reg[7] (\tmp7_reg_1757_reg[7] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_weights_rom
   (D,
    in0,
    normalized0_V_ce0,
    ap_clk,
    Q,
    \tmp7_reg_1757_reg[7] ,
    ap_enable_reg_pp2_iter1,
    \ap_CS_fsm_reg[10] ,
    \offset_assign_cast_reg_1742_reg[10] ,
    ap_enable_reg_pp2_iter2,
    ap_pipeline_reg_pp2_iter1_tmp_i_reg_1748);
  output [9:0]D;
  output [9:0]in0;
  output normalized0_V_ce0;
  input ap_clk;
  input [6:0]Q;
  input [7:0]\tmp7_reg_1757_reg[7] ;
  input ap_enable_reg_pp2_iter1;
  input [0:0]\ap_CS_fsm_reg[10] ;
  input [6:0]\offset_assign_cast_reg_1742_reg[10] ;
  input ap_enable_reg_pp2_iter2;
  input ap_pipeline_reg_pp2_iter1_tmp_i_reg_1748;

  wire [9:0]D;
  wire [6:0]Q;
  wire [0:0]\ap_CS_fsm_reg[10] ;
  wire ap_clk;
  wire ap_enable_reg_pp2_iter1;
  wire ap_enable_reg_pp2_iter2;
  wire ap_pipeline_reg_pp2_iter1_tmp_i_reg_1748;
  wire [9:0]in0;
  wire normalized0_V_ce0;
  wire [6:0]\offset_assign_cast_reg_1742_reg[10] ;
  wire q0_reg_i_10__2_n_8;
  wire q0_reg_i_11__2_n_8;
  wire q0_reg_i_12__2_n_8;
  wire q0_reg_i_13__2_n_8;
  wire q0_reg_i_14__2_n_8;
  wire q0_reg_i_15__2_n_8;
  wire q0_reg_i_16__2_n_8;
  wire q0_reg_i_17__2_n_8;
  wire q0_reg_i_18__2_n_8;
  wire q0_reg_i_19__0_n_8;
  wire q0_reg_i_20__1_n_8;
  wire q0_reg_i_21__0_n_8;
  wire q0_reg_i_22__0_n_8;
  wire q0_reg_i_3__2_n_10;
  wire q0_reg_i_3__2_n_11;
  wire q0_reg_i_4__2_n_10;
  wire q0_reg_i_4__2_n_11;
  wire q0_reg_i_4__2_n_8;
  wire q0_reg_i_4__2_n_9;
  wire q0_reg_i_6__2_n_10;
  wire q0_reg_i_6__2_n_11;
  wire q0_reg_i_7__2_n_10;
  wire q0_reg_i_7__2_n_11;
  wire q0_reg_i_7__2_n_8;
  wire q0_reg_i_7__2_n_9;
  wire q0_reg_i_9__2_n_8;
  wire [7:0]\tmp7_reg_1757_reg[7] ;
  wire [10:4]weights_address0;
  wire [10:4]weights_address1;
  wire weights_load_1_reg_17970;
  wire NLW_q0_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_q0_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_q0_reg_DBITERR_UNCONNECTED;
  wire NLW_q0_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_q0_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_q0_reg_SBITERR_UNCONNECTED;
  wire [31:10]NLW_q0_reg_DOADO_UNCONNECTED;
  wire [31:10]NLW_q0_reg_DOBDO_UNCONNECTED;
  wire [3:0]NLW_q0_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_q0_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_q0_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_q0_reg_RDADDRECC_UNCONNECTED;
  wire [3:2]NLW_q0_reg_i_3__2_CO_UNCONNECTED;
  wire [3:3]NLW_q0_reg_i_3__2_O_UNCONNECTED;
  wire [0:0]NLW_q0_reg_i_4__2_O_UNCONNECTED;
  wire [3:2]NLW_q0_reg_i_6__2_CO_UNCONNECTED;
  wire [3:3]NLW_q0_reg_i_6__2_O_UNCONNECTED;
  wire [0:0]NLW_q0_reg_i_7__2_O_UNCONNECTED;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d10" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "20480" *) 
  (* RTL_RAM_NAME = "q0" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "9" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h03E303F90021039403C20002000D03F1001203C1000B03D00001036203AC03DE),
    .INIT_01(256'h001B03C203EB035300100000000803BA03C703F7000803A00341002E03EB03D0),
    .INIT_02(256'h03E803F90043000E003803CE03E503E100230013031D004D03C403F003FE03E3),
    .INIT_03(256'h00120014001C03D103B5001C002803E40320007F03EA03E003CC03CD000F0008),
    .INIT_04(256'h000C03B803BB03D303F600180372008000380058000103CA0016011200B40003),
    .INIT_05(256'h039C03EB001203C603400066004100A4006600280021006F03D20364000B0000),
    .INIT_06(256'h0013039C0390002C03E8001503F6000F03FD039303D3035B000B03F7002503CD),
    .INIT_07(256'h0393001003FE03F703F70000003103BD03D303A300330003001103C203E90009),
    .INIT_08(256'h03F703FD03D803FA004103CA03D103D7002D0018001403C303F6002100070393),
    .INIT_09(256'h03E203D5005503CF03B8001F03BD03ED001E03E003F7003203CD03B9001403EF),
    .INIT_0A(256'h001003EA03B3037400070015002B03E5000A002303E103CF03A6006003EB001D),
    .INIT_0B(256'h0060005703E403ED03CA03C803F8001303B6039C0000001103F1003003EC03E6),
    .INIT_0C(256'h03A60009002700150047002C0067006E01130026000003DE03BF03CE03DD0023),
    .INIT_0D(256'h002D002C004B000F001103D9003E03EA00120048003D002E03EA006600ED00EB),
    .INIT_0E(256'h03F803E1039C036803C200030012004E0064002903C2001800830078038103E4),
    .INIT_0F(256'h03C9004F03EB002503C000020042003A03D0039F03BD037103AE03C603B103D4),
    .INIT_10(256'h03D8001B03F203F703E203F7002A03F203E103E7001403F303F303E503E7001D),
    .INIT_11(256'h03F603F303DD03F903EC0016003B03F70040000003FA03CE03F70003002D0033),
    .INIT_12(256'h03DF000B007303F60369003F000C0021005303D103DD005203E30378001A03F9),
    .INIT_13(256'h00250003039203F500B6003E002B03CE03D500050000036C00C100490017002C),
    .INIT_14(256'h03B100F20048002D03FC03C003BE03E4001A002C01BF00700035004703E503CC),
    .INIT_15(256'h001403C7001A0009001103A803D30052018003BC001903D403DB03F8000803E5),
    .INIT_16(256'h03F0001C005D03D003E100560051038903BF03C703F7001603E303E600200013),
    .INIT_17(256'h00CA005A03C1001203A003C103BE03DD03D6001B03E7039803ED03EF03CE03A4),
    .INIT_18(256'h03E0003B038E03F703C403DD0001005C005C03B203CF001103C803E403E9002F),
    .INIT_19(256'h03F1000A000F03FF03F60034006403E203D803AD0017000E03DE03D40021004B),
    .INIT_1A(256'h03FF03ED03BE03EB000A03E9001F03DF0013000603D503B503D403F203E3003B),
    .INIT_1B(256'h03EF03D6002403E2001C0020000303FB002F03AE0001005A03E203B1003203D6),
    .INIT_1C(256'h003A03FB000F03E8004C0022002703FC03F6003E0017038F03BD0041001803FE),
    .INIT_1D(256'h03D70092005703F303F803D9002503EC03F903EB0088001A0029005E03E20026),
    .INIT_1E(256'h03DF03B903E703EC03F703DE03C2004B003503D003EC00130009002B03E403CF),
    .INIT_1F(256'h03FB03EE001803DA03D80008000603D803C80001000D001F03C903EF00470032),
    .INIT_20(256'h0048001D03B403B30028001103B803DB03E103F703B5002A03F003D203B503B0),
    .INIT_21(256'h0005002703D9000E03C800060005006A004503F503E90039000203CC03D903FE),
    .INIT_22(256'h03EC00030009000703EE03FC002503F103D103FE00090012001303BD000C003E),
    .INIT_23(256'h0023000703D603D1001003DE001903FD0010001B001203C003C3001703F7000C),
    .INIT_24(256'h03C90011000803DE03B0005F03F103E7001B03B403D203F7000303CA000303E6),
    .INIT_25(256'h002B03BB005D00780010000D004603DF0011004E003403CD03A703D2000B001F),
    .INIT_26(256'h03B30083004F0008002F00040026000D03CB039D002C001D001F003B03DA03CC),
    .INIT_27(256'h0011039B03E203F0000D038D03AC03FF03B5039203F9001403D80019002003D6),
    .INIT_28(256'h03DD03CF03E0038403E003D6005403BD03A603D203C7000A03D103B903BD0010),
    .INIT_29(256'h0037003F0031003600B20039038D03CD03CC001903F303DA03790057001D03B5),
    .INIT_2A(256'h0022001F03FB00150010000403D90043004B03FD03D5007E004603EA03FE03F7),
    .INIT_2B(256'h03A503FA000803F303C50000003803F7001503BE03C40004000E03E003EC0042),
    .INIT_2C(256'h000A03F903C703BE000E0019002803CB03D1000B03FF03D703B803FA03E303FF),
    .INIT_2D(256'h03CA03DD03D403E003DB004C0034000E001303BE000503F103EC03F0005E03D2),
    .INIT_2E(256'h0012004303F8008D03AF03E4005A03C003EB005F03D103FA00BD003C0019001D),
    .INIT_2F(256'h0079010803F003CC03C8039203E40001039C03CC00AC03F80013007F03EF03C8),
    .INIT_30(256'h0000038803AA03C6003703D803A7002400BF001803DC03D203B503E003CA03CE),
    .INIT_31(256'h03AA03AA004C03B603620377004203FC03A203A203B5002003B603A3005C00C1),
    .INIT_32(256'h0045000703800395001603CF037603A303CB002E03E1036503E700D20014034F),
    .INIT_33(256'h03F0005703F403CE03A403CC03DB0055000B038803AC002E03DF03C503C203DE),
    .INIT_34(256'h000B03D30016000503EA03F30014003F0025000403B70008000303CC00030025),
    .INIT_35(256'h03E8000303A603B403E0002103E6001903B803F303DA03BD03C203D703E903EE),
    .INIT_36(256'h03FC03B1001203C10385005200430007002903A203C103CD0004039C03F50019),
    .INIT_37(256'h0073006803DA008A002A0032005C0014001800250022036100DE03BA03AE03F8),
    .INIT_38(256'h03E600A103D903DA03B7039B03E203B403C803E9007103C803ED005D007900D3),
    .INIT_39(256'h00580398039E039B001E03E5037000690021001B03AE03C503C9000E03BA03DC),
    .INIT_3A(256'h03B403CE0012000A0376036C002D0023038803BC03D10042001E03EC003400BD),
    .INIT_3B(256'h003A03EC03AD03F803F203E103C303E003F1005F0010039103DD00C9003D038A),
    .INIT_3C(256'h0037005E003603B503BE03CF03DC004003F503B203AA00AE03EF03EF03F503E1),
    .INIT_3D(256'h001203B10027003400130009001D002D007000A903D10027002300000018003C),
    .INIT_3E(256'h0020001003B803D703DB03DC03E600020396000C000303B903E303D4001003B6),
    .INIT_3F(256'h010703C6031403B8037F034C0064032303A303EF03820344037A03C8035B0073),
    .INIT_40(256'h03EC039903B0000F038903DF001303E103C803CA03A8036E035D03220027000C),
    .INIT_41(256'h000303EC036A007A006D005E0029004C005800150010039D03F5000403C403D8),
    .INIT_42(256'h034800C200AC00200018006800490016004403970018000F03DF03B503FB03B5),
    .INIT_43(256'h006D001503F900B101160359002D0398001003DD03C203BE03EE03A9034B03D9),
    .INIT_44(256'h002D00420103002100890392006B03FB03CC0388002003DF0379039403530082),
    .INIT_45(256'h00850002001C0376003903BD03DC03D7000B000E001803F5037203F1003D0019),
    .INIT_46(256'h006603A8001003CF03C703A203ED03E300430010038B03A1000E03C103D9000D),
    .INIT_47(256'h000003EC03C903D2002F03FD03B903DD03B80363000D03BB03D403CF03C703FA),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q0_reg
       (.ADDRARDADDR({1'b1,weights_address0,Q[3:0],1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,weights_address1,\tmp7_reg_1757_reg[7] [3:0],1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_q0_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_q0_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_q0_reg_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_q0_reg_DOADO_UNCONNECTED[31:10],D}),
        .DOBDO({NLW_q0_reg_DOBDO_UNCONNECTED[31:10],in0}),
        .DOPADOP(NLW_q0_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_q0_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_q0_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(normalized0_V_ce0),
        .ENBWREN(normalized0_V_ce0),
        .INJECTDBITERR(NLW_q0_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_q0_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_q0_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(weights_load_1_reg_17970),
        .REGCEB(weights_load_1_reg_17970),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_q0_reg_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT1 #(
    .INIT(2'h2)) 
    q0_reg_i_10__2
       (.I0(\offset_assign_cast_reg_1742_reg[10] [5]),
        .O(q0_reg_i_10__2_n_8));
  LUT1 #(
    .INIT(2'h2)) 
    q0_reg_i_11__2
       (.I0(\offset_assign_cast_reg_1742_reg[10] [4]),
        .O(q0_reg_i_11__2_n_8));
  LUT1 #(
    .INIT(2'h2)) 
    q0_reg_i_12__2
       (.I0(\offset_assign_cast_reg_1742_reg[10] [3]),
        .O(q0_reg_i_12__2_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_13__2
       (.I0(\offset_assign_cast_reg_1742_reg[10] [2]),
        .I1(Q[6]),
        .O(q0_reg_i_13__2_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_14__2
       (.I0(\offset_assign_cast_reg_1742_reg[10] [1]),
        .I1(Q[5]),
        .O(q0_reg_i_14__2_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_15__2
       (.I0(\offset_assign_cast_reg_1742_reg[10] [0]),
        .I1(Q[4]),
        .O(q0_reg_i_15__2_n_8));
  LUT1 #(
    .INIT(2'h2)) 
    q0_reg_i_16__2
       (.I0(\offset_assign_cast_reg_1742_reg[10] [6]),
        .O(q0_reg_i_16__2_n_8));
  LUT1 #(
    .INIT(2'h2)) 
    q0_reg_i_17__2
       (.I0(\offset_assign_cast_reg_1742_reg[10] [5]),
        .O(q0_reg_i_17__2_n_8));
  LUT1 #(
    .INIT(2'h2)) 
    q0_reg_i_18__2
       (.I0(\offset_assign_cast_reg_1742_reg[10] [4]),
        .O(q0_reg_i_18__2_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_19__0
       (.I0(\tmp7_reg_1757_reg[7] [7]),
        .I1(\offset_assign_cast_reg_1742_reg[10] [3]),
        .O(q0_reg_i_19__0_n_8));
  LUT2 #(
    .INIT(4'h8)) 
    q0_reg_i_1__3
       (.I0(ap_enable_reg_pp2_iter1),
        .I1(\ap_CS_fsm_reg[10] ),
        .O(normalized0_V_ce0));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_20__1
       (.I0(\tmp7_reg_1757_reg[7] [6]),
        .I1(\offset_assign_cast_reg_1742_reg[10] [2]),
        .O(q0_reg_i_20__1_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_21__0
       (.I0(\tmp7_reg_1757_reg[7] [5]),
        .I1(\offset_assign_cast_reg_1742_reg[10] [1]),
        .O(q0_reg_i_21__0_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_22__0
       (.I0(\tmp7_reg_1757_reg[7] [4]),
        .I1(\offset_assign_cast_reg_1742_reg[10] [0]),
        .O(q0_reg_i_22__0_n_8));
  LUT2 #(
    .INIT(4'h2)) 
    q0_reg_i_2__3
       (.I0(ap_enable_reg_pp2_iter2),
        .I1(ap_pipeline_reg_pp2_iter1_tmp_i_reg_1748),
        .O(weights_load_1_reg_17970));
  CARRY4 q0_reg_i_3__2
       (.CI(q0_reg_i_4__2_n_8),
        .CO({NLW_q0_reg_i_3__2_CO_UNCONNECTED[3:2],q0_reg_i_3__2_n_10,q0_reg_i_3__2_n_11}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_q0_reg_i_3__2_O_UNCONNECTED[3],weights_address0[10:8]}),
        .S({1'b0,q0_reg_i_9__2_n_8,q0_reg_i_10__2_n_8,q0_reg_i_11__2_n_8}));
  CARRY4 q0_reg_i_4__2
       (.CI(1'b0),
        .CO({q0_reg_i_4__2_n_8,q0_reg_i_4__2_n_9,q0_reg_i_4__2_n_10,q0_reg_i_4__2_n_11}),
        .CYINIT(1'b0),
        .DI({1'b0,\offset_assign_cast_reg_1742_reg[10] [2:0]}),
        .O({weights_address0[7:5],NLW_q0_reg_i_4__2_O_UNCONNECTED[0]}),
        .S({q0_reg_i_12__2_n_8,q0_reg_i_13__2_n_8,q0_reg_i_14__2_n_8,q0_reg_i_15__2_n_8}));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_5__2
       (.I0(\offset_assign_cast_reg_1742_reg[10] [0]),
        .I1(Q[4]),
        .O(weights_address0[4]));
  CARRY4 q0_reg_i_6__2
       (.CI(q0_reg_i_7__2_n_8),
        .CO({NLW_q0_reg_i_6__2_CO_UNCONNECTED[3:2],q0_reg_i_6__2_n_10,q0_reg_i_6__2_n_11}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_q0_reg_i_6__2_O_UNCONNECTED[3],weights_address1[10:8]}),
        .S({1'b0,q0_reg_i_16__2_n_8,q0_reg_i_17__2_n_8,q0_reg_i_18__2_n_8}));
  CARRY4 q0_reg_i_7__2
       (.CI(1'b0),
        .CO({q0_reg_i_7__2_n_8,q0_reg_i_7__2_n_9,q0_reg_i_7__2_n_10,q0_reg_i_7__2_n_11}),
        .CYINIT(1'b0),
        .DI(\tmp7_reg_1757_reg[7] [7:4]),
        .O({weights_address1[7:5],NLW_q0_reg_i_7__2_O_UNCONNECTED[0]}),
        .S({q0_reg_i_19__0_n_8,q0_reg_i_20__1_n_8,q0_reg_i_21__0_n_8,q0_reg_i_22__0_n_8}));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_8__2
       (.I0(\tmp7_reg_1757_reg[7] [4]),
        .I1(\offset_assign_cast_reg_1742_reg[10] [0]),
        .O(weights_address1[4]));
  LUT1 #(
    .INIT(2'h2)) 
    q0_reg_i_9__2
       (.I0(\offset_assign_cast_reg_1742_reg[10] [6]),
        .O(q0_reg_i_9__2_n_8));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_normalizeHisto0
   (grp_normalizeHisto0_fu_1019_descriptor_V_ce0,
    ap_pipeline_reg_pp0_iter7_tmp_reg_618,
    \tmp_33_reg_705_reg[0]_0 ,
    grp_normalizeHisto0_fu_1019_sum_address0,
    ap_enable_reg_pp0_iter8_reg_0,
    \tmp_31_reg_697_reg[0]_0 ,
    \tmp_31_reg_697_reg[0]_1 ,
    \tmp_31_reg_697_reg[0]_2 ,
    DI,
    \tmp_28_reg_689_reg[0]_0 ,
    tmp_23_fu_419_p2,
    CO,
    O,
    \tmp_31_reg_697_reg[0]_3 ,
    \tmp_31_reg_697_reg[0]_4 ,
    \tmp_31_reg_697_reg[0]_5 ,
    \tmp_31_reg_697_reg[0]_6 ,
    \tmp_31_reg_697_reg[0]_7 ,
    sum0_ce0,
    WEA,
    \ap_CS_fsm_reg[0]_0 ,
    ap_reg_grp_normalizeHisto0_fu_1019_ap_start_reg,
    ap_enable_reg_pp2_iter6_reg,
    \tmp_21_reg_660_reg[5]_0 ,
    ram_reg,
    DIADI,
    sum_q0,
    ap_rst_n_inv,
    ap_clk,
    DOADO,
    ram_reg_0,
    ram_reg_1,
    \tmp_35_reg_650_reg[5]_0 ,
    ram_reg_2,
    ram_reg_3,
    S,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    ram_reg_9,
    ram_reg_10,
    ram_reg_11,
    Q,
    ap_enable_reg_pp0_iter4,
    \ap_CS_fsm_reg[2]_0 ,
    ap_reg_grp_normalizeHisto0_fu_1019_ap_start,
    ap_enable_reg_pp2_iter5_reg_grp_normalizeHisto0_fu_1019_ap_enable_reg_pp0_iter4_reg_r,
    ap_rst_n);
  output grp_normalizeHisto0_fu_1019_descriptor_V_ce0;
  output ap_pipeline_reg_pp0_iter7_tmp_reg_618;
  output [11:0]\tmp_33_reg_705_reg[0]_0 ;
  output grp_normalizeHisto0_fu_1019_sum_address0;
  output ap_enable_reg_pp0_iter8_reg_0;
  output [0:0]\tmp_31_reg_697_reg[0]_0 ;
  output [3:0]\tmp_31_reg_697_reg[0]_1 ;
  output [0:0]\tmp_31_reg_697_reg[0]_2 ;
  output [2:0]DI;
  output [0:0]\tmp_28_reg_689_reg[0]_0 ;
  output [27:0]tmp_23_fu_419_p2;
  output [0:0]CO;
  output [2:0]O;
  output [3:0]\tmp_31_reg_697_reg[0]_3 ;
  output [3:0]\tmp_31_reg_697_reg[0]_4 ;
  output [3:0]\tmp_31_reg_697_reg[0]_5 ;
  output [3:0]\tmp_31_reg_697_reg[0]_6 ;
  output [3:0]\tmp_31_reg_697_reg[0]_7 ;
  output sum0_ce0;
  output [0:0]WEA;
  output [1:0]\ap_CS_fsm_reg[0]_0 ;
  output ap_reg_grp_normalizeHisto0_fu_1019_ap_start_reg;
  output ap_enable_reg_pp2_iter6_reg;
  output [5:0]\tmp_21_reg_660_reg[5]_0 ;
  output [6:0]ram_reg;
  output [4:0]DIADI;
  input [31:0]sum_q0;
  input ap_rst_n_inv;
  input ap_clk;
  input [14:0]DOADO;
  input [0:0]ram_reg_0;
  input [0:0]ram_reg_1;
  input [0:0]\tmp_35_reg_650_reg[5]_0 ;
  input [0:0]ram_reg_2;
  input [0:0]ram_reg_3;
  input [1:0]S;
  input [2:0]ram_reg_4;
  input [0:0]ram_reg_5;
  input [0:0]ram_reg_6;
  input [2:0]ram_reg_7;
  input [0:0]ram_reg_8;
  input [0:0]ram_reg_9;
  input [2:0]ram_reg_10;
  input [0:0]ram_reg_11;
  input [2:0]Q;
  input ap_enable_reg_pp0_iter4;
  input [0:0]\ap_CS_fsm_reg[2]_0 ;
  input ap_reg_grp_normalizeHisto0_fu_1019_ap_start;
  input ap_enable_reg_pp2_iter5_reg_grp_normalizeHisto0_fu_1019_ap_enable_reg_pp0_iter4_reg_r;
  input ap_rst_n;

  wire [0:0]CO;
  wire [2:0]DI;
  wire [4:0]DIADI;
  wire [14:0]DOADO;
  wire [2:0]O;
  wire [2:0]Q;
  wire [1:0]S;
  wire [0:0]WEA;
  wire \ap_CS_fsm[0]_i_1__2_n_8 ;
  wire \ap_CS_fsm[1]_i_2_n_8 ;
  wire ap_CS_fsm_pp0_stage0;
  wire [1:0]\ap_CS_fsm_reg[0]_0 ;
  wire [0:0]\ap_CS_fsm_reg[2]_0 ;
  wire [2:1]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter00;
  wire ap_enable_reg_pp0_iter0_i_1__1_n_8;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter10;
  wire ap_enable_reg_pp0_iter1_i_1__1_n_8;
  wire ap_enable_reg_pp0_iter2_reg_r_n_8;
  wire ap_enable_reg_pp0_iter3_reg_r_n_8;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter4_reg_r_n_8;
  wire ap_enable_reg_pp0_iter5_reg_r_n_8;
  wire ap_enable_reg_pp0_iter6_reg_r_n_8;
  wire ap_enable_reg_pp0_iter6_reg_srl5___grp_normalizeHisto0_fu_1019_ap_enable_reg_pp0_iter6_reg_r_n_8;
  wire ap_enable_reg_pp0_iter7_reg_gate_n_8;
  wire ap_enable_reg_pp0_iter7_reg_grp_normalizeHisto0_fu_1019_ap_enable_reg_pp0_iter7_reg_r_n_8;
  wire ap_enable_reg_pp0_iter8_reg_0;
  wire ap_enable_reg_pp0_iter9;
  wire ap_enable_reg_pp2_iter5_reg_grp_normalizeHisto0_fu_1019_ap_enable_reg_pp0_iter4_reg_r;
  wire ap_enable_reg_pp2_iter6_reg;
  wire ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_598;
  wire [5:0]ap_pipeline_reg_pp0_iter1_i_mid2_reg_607;
  wire ap_pipeline_reg_pp0_iter1_tmp_reg_618;
  wire \ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_598_reg[0]_srl4_n_8 ;
  wire \ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg[2]_srl4_n_8 ;
  wire \ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg[3]_srl4_n_8 ;
  wire \ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg[4]_srl4_n_8 ;
  wire \ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg[5]_srl4_n_8 ;
  wire \ap_pipeline_reg_pp0_iter5_tmp_reg_618_reg[0]_srl4_n_8 ;
  wire ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_598;
  wire [5:0]ap_pipeline_reg_pp0_iter6_i_mid2_reg_607;
  wire ap_pipeline_reg_pp0_iter6_tmp_reg_618;
  wire ap_pipeline_reg_pp0_iter7_exitcond_flatten_reg_598;
  wire ap_pipeline_reg_pp0_iter7_tmp_reg_618;
  wire ap_pipeline_reg_pp0_iter8_exitcond_flatten_reg_598;
  wire ap_reg_grp_normalizeHisto0_fu_1019_ap_start;
  wire ap_reg_grp_normalizeHisto0_fu_1019_ap_start_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \blkIdx_reg_221[0]_i_1_n_8 ;
  wire \blkIdx_reg_221_reg_n_8_[0] ;
  wire exitcond_flatten_fu_243_p2;
  wire exitcond_flatten_reg_598;
  wire \exitcond_flatten_reg_598[0]_i_2_n_8 ;
  wire [6:5]grp_normalizeHisto0_fu_1019_descriptor_V_address0;
  wire grp_normalizeHisto0_fu_1019_descriptor_V_ce0;
  wire grp_normalizeHisto0_fu_1019_normalized_V_we1;
  wire grp_normalizeHisto0_fu_1019_sum_address0;
  wire [5:0]i_2_fu_287_p2;
  wire [5:1]i_mid2_fu_261_p3;
  wire [5:0]i_mid2_reg_607;
  wire i_reg_232;
  wire i_reg_2320;
  wire \i_reg_232[2]_i_1_n_8 ;
  wire \i_reg_232_reg_n_8_[0] ;
  wire \i_reg_232_reg_n_8_[2] ;
  wire \i_reg_232_reg_n_8_[5] ;
  wire [6:0]indvar_flatten_next_fu_249_p2;
  wire \indvar_flatten_reg_210[6]_i_2_n_8 ;
  wire [6:0]indvar_flatten_reg_210_reg__0;
  wire [26:0]p_1_in;
  wire [29:15]p_shl5_cast_fu_415_p1;
  wire [6:0]ram_reg;
  wire [0:0]ram_reg_0;
  wire [0:0]ram_reg_1;
  wire [2:0]ram_reg_10;
  wire [0:0]ram_reg_11;
  wire [0:0]ram_reg_2;
  wire [0:0]ram_reg_3;
  wire [2:0]ram_reg_4;
  wire [0:0]ram_reg_5;
  wire [0:0]ram_reg_6;
  wire [2:0]ram_reg_7;
  wire [0:0]ram_reg_8;
  wire [0:0]ram_reg_9;
  wire ram_reg_i_10_n_8;
  wire ram_reg_i_11_n_8;
  wire ram_reg_i_8_n_8;
  wire ram_reg_i_9_n_8;
  wire sum0_ce0;
  wire [31:0]sum_q0;
  wire [5:2]tmp1_fu_318_p2;
  wire \tmp1_reg_639[5]_i_1_n_8 ;
  wire \tmp_21_reg_660[6]_i_1_n_8 ;
  wire [5:0]\tmp_21_reg_660_reg[5]_0 ;
  wire [6:0]tmp_21_reg_660_reg__0;
  wire tmp_22_fu_402_p2;
  wire \tmp_22_reg_677[0]_i_1_n_8 ;
  wire \tmp_22_reg_677_reg_n_8_[0] ;
  wire [27:0]tmp_23_fu_419_p2;
  wire \tmp_24_reg_681[0]_i_1_n_8 ;
  wire \tmp_24_reg_681_reg_n_8_[0] ;
  wire [29:2]tmp_25_fu_449_p2;
  wire tmp_26_fu_473_p2;
  wire \tmp_26_reg_685[0]_i_100_n_8 ;
  wire \tmp_26_reg_685[0]_i_101_n_8 ;
  wire \tmp_26_reg_685[0]_i_102_n_8 ;
  wire \tmp_26_reg_685[0]_i_103_n_8 ;
  wire \tmp_26_reg_685[0]_i_104_n_8 ;
  wire \tmp_26_reg_685[0]_i_105_n_8 ;
  wire \tmp_26_reg_685[0]_i_106_n_8 ;
  wire \tmp_26_reg_685[0]_i_107_n_8 ;
  wire \tmp_26_reg_685[0]_i_110_n_8 ;
  wire \tmp_26_reg_685[0]_i_111_n_8 ;
  wire \tmp_26_reg_685[0]_i_112_n_8 ;
  wire \tmp_26_reg_685[0]_i_113_n_8 ;
  wire \tmp_26_reg_685[0]_i_114_n_8 ;
  wire \tmp_26_reg_685[0]_i_115_n_8 ;
  wire \tmp_26_reg_685[0]_i_116_n_8 ;
  wire \tmp_26_reg_685[0]_i_117_n_8 ;
  wire \tmp_26_reg_685[0]_i_11_n_8 ;
  wire \tmp_26_reg_685[0]_i_128_n_8 ;
  wire \tmp_26_reg_685[0]_i_129_n_8 ;
  wire \tmp_26_reg_685[0]_i_12_n_8 ;
  wire \tmp_26_reg_685[0]_i_130_n_8 ;
  wire \tmp_26_reg_685[0]_i_131_n_8 ;
  wire \tmp_26_reg_685[0]_i_132_n_8 ;
  wire \tmp_26_reg_685[0]_i_133_n_8 ;
  wire \tmp_26_reg_685[0]_i_134_n_8 ;
  wire \tmp_26_reg_685[0]_i_135_n_8 ;
  wire \tmp_26_reg_685[0]_i_146_n_8 ;
  wire \tmp_26_reg_685[0]_i_147_n_8 ;
  wire \tmp_26_reg_685[0]_i_148_n_8 ;
  wire \tmp_26_reg_685[0]_i_149_n_8 ;
  wire \tmp_26_reg_685[0]_i_150_n_8 ;
  wire \tmp_26_reg_685[0]_i_151_n_8 ;
  wire \tmp_26_reg_685[0]_i_152_n_8 ;
  wire \tmp_26_reg_685[0]_i_153_n_8 ;
  wire \tmp_26_reg_685[0]_i_156_n_8 ;
  wire \tmp_26_reg_685[0]_i_157_n_8 ;
  wire \tmp_26_reg_685[0]_i_158_n_8 ;
  wire \tmp_26_reg_685[0]_i_159_n_8 ;
  wire \tmp_26_reg_685[0]_i_160_n_8 ;
  wire \tmp_26_reg_685[0]_i_161_n_8 ;
  wire \tmp_26_reg_685[0]_i_162_n_8 ;
  wire \tmp_26_reg_685[0]_i_163_n_8 ;
  wire \tmp_26_reg_685[0]_i_164_n_8 ;
  wire \tmp_26_reg_685[0]_i_165_n_8 ;
  wire \tmp_26_reg_685[0]_i_166_n_8 ;
  wire \tmp_26_reg_685[0]_i_167_n_8 ;
  wire \tmp_26_reg_685[0]_i_168_n_8 ;
  wire \tmp_26_reg_685[0]_i_169_n_8 ;
  wire \tmp_26_reg_685[0]_i_170_n_8 ;
  wire \tmp_26_reg_685[0]_i_171_n_8 ;
  wire \tmp_26_reg_685[0]_i_172_n_8 ;
  wire \tmp_26_reg_685[0]_i_173_n_8 ;
  wire \tmp_26_reg_685[0]_i_174_n_8 ;
  wire \tmp_26_reg_685[0]_i_175_n_8 ;
  wire \tmp_26_reg_685[0]_i_176_n_8 ;
  wire \tmp_26_reg_685[0]_i_177_n_8 ;
  wire \tmp_26_reg_685[0]_i_178_n_8 ;
  wire \tmp_26_reg_685[0]_i_179_n_8 ;
  wire \tmp_26_reg_685[0]_i_180_n_8 ;
  wire \tmp_26_reg_685[0]_i_1_n_8 ;
  wire \tmp_26_reg_685[0]_i_22_n_8 ;
  wire \tmp_26_reg_685[0]_i_23_n_8 ;
  wire \tmp_26_reg_685[0]_i_25_n_8 ;
  wire \tmp_26_reg_685[0]_i_26_n_8 ;
  wire \tmp_26_reg_685[0]_i_28_n_8 ;
  wire \tmp_26_reg_685[0]_i_29_n_8 ;
  wire \tmp_26_reg_685[0]_i_30_n_8 ;
  wire \tmp_26_reg_685[0]_i_31_n_8 ;
  wire \tmp_26_reg_685[0]_i_32_n_8 ;
  wire \tmp_26_reg_685[0]_i_33_n_8 ;
  wire \tmp_26_reg_685[0]_i_34_n_8 ;
  wire \tmp_26_reg_685[0]_i_35_n_8 ;
  wire \tmp_26_reg_685[0]_i_50_n_8 ;
  wire \tmp_26_reg_685[0]_i_51_n_8 ;
  wire \tmp_26_reg_685[0]_i_52_n_8 ;
  wire \tmp_26_reg_685[0]_i_53_n_8 ;
  wire \tmp_26_reg_685[0]_i_54_n_8 ;
  wire \tmp_26_reg_685[0]_i_55_n_8 ;
  wire \tmp_26_reg_685[0]_i_56_n_8 ;
  wire \tmp_26_reg_685[0]_i_57_n_8 ;
  wire \tmp_26_reg_685[0]_i_59_n_8 ;
  wire \tmp_26_reg_685[0]_i_60_n_8 ;
  wire \tmp_26_reg_685[0]_i_61_n_8 ;
  wire \tmp_26_reg_685[0]_i_62_n_8 ;
  wire \tmp_26_reg_685[0]_i_63_n_8 ;
  wire \tmp_26_reg_685[0]_i_64_n_8 ;
  wire \tmp_26_reg_685[0]_i_65_n_8 ;
  wire \tmp_26_reg_685[0]_i_66_n_8 ;
  wire \tmp_26_reg_685[0]_i_69_n_8 ;
  wire \tmp_26_reg_685[0]_i_6_n_8 ;
  wire \tmp_26_reg_685[0]_i_70_n_8 ;
  wire \tmp_26_reg_685[0]_i_71_n_8 ;
  wire \tmp_26_reg_685[0]_i_72_n_8 ;
  wire \tmp_26_reg_685[0]_i_73_n_8 ;
  wire \tmp_26_reg_685[0]_i_74_n_8 ;
  wire \tmp_26_reg_685[0]_i_7_n_8 ;
  wire \tmp_26_reg_685[0]_i_86_n_8 ;
  wire \tmp_26_reg_685[0]_i_87_n_8 ;
  wire \tmp_26_reg_685[0]_i_88_n_8 ;
  wire \tmp_26_reg_685[0]_i_89_n_8 ;
  wire \tmp_26_reg_685[0]_i_8_n_8 ;
  wire \tmp_26_reg_685[0]_i_90_n_8 ;
  wire \tmp_26_reg_685[0]_i_92_n_8 ;
  wire \tmp_26_reg_685[0]_i_93_n_8 ;
  wire \tmp_26_reg_685[0]_i_94_n_8 ;
  wire \tmp_26_reg_685[0]_i_95_n_8 ;
  wire \tmp_26_reg_685[0]_i_96_n_8 ;
  wire \tmp_26_reg_685[0]_i_97_n_8 ;
  wire \tmp_26_reg_685[0]_i_98_n_8 ;
  wire \tmp_26_reg_685_reg[0]_i_108_n_10 ;
  wire \tmp_26_reg_685_reg[0]_i_108_n_11 ;
  wire \tmp_26_reg_685_reg[0]_i_108_n_8 ;
  wire \tmp_26_reg_685_reg[0]_i_108_n_9 ;
  wire \tmp_26_reg_685_reg[0]_i_109_n_10 ;
  wire \tmp_26_reg_685_reg[0]_i_109_n_11 ;
  wire \tmp_26_reg_685_reg[0]_i_109_n_8 ;
  wire \tmp_26_reg_685_reg[0]_i_109_n_9 ;
  wire \tmp_26_reg_685_reg[0]_i_126_n_10 ;
  wire \tmp_26_reg_685_reg[0]_i_126_n_11 ;
  wire \tmp_26_reg_685_reg[0]_i_126_n_8 ;
  wire \tmp_26_reg_685_reg[0]_i_126_n_9 ;
  wire \tmp_26_reg_685_reg[0]_i_127_n_10 ;
  wire \tmp_26_reg_685_reg[0]_i_127_n_11 ;
  wire \tmp_26_reg_685_reg[0]_i_127_n_8 ;
  wire \tmp_26_reg_685_reg[0]_i_127_n_9 ;
  wire \tmp_26_reg_685_reg[0]_i_144_n_10 ;
  wire \tmp_26_reg_685_reg[0]_i_144_n_11 ;
  wire \tmp_26_reg_685_reg[0]_i_144_n_8 ;
  wire \tmp_26_reg_685_reg[0]_i_144_n_9 ;
  wire \tmp_26_reg_685_reg[0]_i_145_n_10 ;
  wire \tmp_26_reg_685_reg[0]_i_145_n_11 ;
  wire \tmp_26_reg_685_reg[0]_i_145_n_8 ;
  wire \tmp_26_reg_685_reg[0]_i_145_n_9 ;
  wire \tmp_26_reg_685_reg[0]_i_154_n_10 ;
  wire \tmp_26_reg_685_reg[0]_i_154_n_11 ;
  wire \tmp_26_reg_685_reg[0]_i_154_n_8 ;
  wire \tmp_26_reg_685_reg[0]_i_154_n_9 ;
  wire \tmp_26_reg_685_reg[0]_i_155_n_10 ;
  wire \tmp_26_reg_685_reg[0]_i_155_n_11 ;
  wire \tmp_26_reg_685_reg[0]_i_155_n_8 ;
  wire \tmp_26_reg_685_reg[0]_i_155_n_9 ;
  wire \tmp_26_reg_685_reg[0]_i_21_n_10 ;
  wire \tmp_26_reg_685_reg[0]_i_21_n_11 ;
  wire \tmp_26_reg_685_reg[0]_i_21_n_8 ;
  wire \tmp_26_reg_685_reg[0]_i_21_n_9 ;
  wire \tmp_26_reg_685_reg[0]_i_27_n_10 ;
  wire \tmp_26_reg_685_reg[0]_i_27_n_11 ;
  wire \tmp_26_reg_685_reg[0]_i_27_n_8 ;
  wire \tmp_26_reg_685_reg[0]_i_27_n_9 ;
  wire \tmp_26_reg_685_reg[0]_i_2_n_10 ;
  wire \tmp_26_reg_685_reg[0]_i_2_n_11 ;
  wire \tmp_26_reg_685_reg[0]_i_2_n_9 ;
  wire \tmp_26_reg_685_reg[0]_i_36_n_11 ;
  wire \tmp_26_reg_685_reg[0]_i_37_n_10 ;
  wire \tmp_26_reg_685_reg[0]_i_37_n_11 ;
  wire \tmp_26_reg_685_reg[0]_i_37_n_8 ;
  wire \tmp_26_reg_685_reg[0]_i_37_n_9 ;
  wire \tmp_26_reg_685_reg[0]_i_48_n_10 ;
  wire \tmp_26_reg_685_reg[0]_i_48_n_11 ;
  wire \tmp_26_reg_685_reg[0]_i_48_n_8 ;
  wire \tmp_26_reg_685_reg[0]_i_48_n_9 ;
  wire \tmp_26_reg_685_reg[0]_i_49_n_10 ;
  wire \tmp_26_reg_685_reg[0]_i_49_n_11 ;
  wire \tmp_26_reg_685_reg[0]_i_49_n_8 ;
  wire \tmp_26_reg_685_reg[0]_i_49_n_9 ;
  wire \tmp_26_reg_685_reg[0]_i_4_n_10 ;
  wire \tmp_26_reg_685_reg[0]_i_4_n_11 ;
  wire \tmp_26_reg_685_reg[0]_i_58_n_10 ;
  wire \tmp_26_reg_685_reg[0]_i_58_n_11 ;
  wire \tmp_26_reg_685_reg[0]_i_58_n_8 ;
  wire \tmp_26_reg_685_reg[0]_i_58_n_9 ;
  wire \tmp_26_reg_685_reg[0]_i_5_n_10 ;
  wire \tmp_26_reg_685_reg[0]_i_5_n_11 ;
  wire \tmp_26_reg_685_reg[0]_i_5_n_8 ;
  wire \tmp_26_reg_685_reg[0]_i_5_n_9 ;
  wire \tmp_26_reg_685_reg[0]_i_67_n_10 ;
  wire \tmp_26_reg_685_reg[0]_i_67_n_11 ;
  wire \tmp_26_reg_685_reg[0]_i_67_n_8 ;
  wire \tmp_26_reg_685_reg[0]_i_67_n_9 ;
  wire \tmp_26_reg_685_reg[0]_i_68_n_10 ;
  wire \tmp_26_reg_685_reg[0]_i_68_n_11 ;
  wire \tmp_26_reg_685_reg[0]_i_68_n_8 ;
  wire \tmp_26_reg_685_reg[0]_i_68_n_9 ;
  wire \tmp_26_reg_685_reg[0]_i_84_n_10 ;
  wire \tmp_26_reg_685_reg[0]_i_84_n_11 ;
  wire \tmp_26_reg_685_reg[0]_i_84_n_8 ;
  wire \tmp_26_reg_685_reg[0]_i_84_n_9 ;
  wire \tmp_26_reg_685_reg[0]_i_85_n_10 ;
  wire \tmp_26_reg_685_reg[0]_i_85_n_11 ;
  wire \tmp_26_reg_685_reg[0]_i_85_n_8 ;
  wire \tmp_26_reg_685_reg[0]_i_85_n_9 ;
  wire \tmp_26_reg_685_reg_n_8_[0] ;
  wire [29:2]tmp_27_fu_490_p2;
  wire tmp_28_fu_510_p2;
  wire \tmp_28_reg_689[0]_i_1_n_8 ;
  wire [0:0]\tmp_28_reg_689_reg[0]_0 ;
  wire \tmp_28_reg_689_reg_n_8_[0] ;
  wire tmp_29_fu_516_p2;
  wire \tmp_29_reg_693[0]_i_100_n_8 ;
  wire \tmp_29_reg_693[0]_i_101_n_8 ;
  wire \tmp_29_reg_693[0]_i_10_n_8 ;
  wire \tmp_29_reg_693[0]_i_12_n_8 ;
  wire \tmp_29_reg_693[0]_i_13_n_8 ;
  wire \tmp_29_reg_693[0]_i_15_n_8 ;
  wire \tmp_29_reg_693[0]_i_16_n_8 ;
  wire \tmp_29_reg_693[0]_i_17_n_8 ;
  wire \tmp_29_reg_693[0]_i_18_n_8 ;
  wire \tmp_29_reg_693[0]_i_19_n_8 ;
  wire \tmp_29_reg_693[0]_i_1_n_8 ;
  wire \tmp_29_reg_693[0]_i_20_n_8 ;
  wire \tmp_29_reg_693[0]_i_21_n_8 ;
  wire \tmp_29_reg_693[0]_i_22_n_8 ;
  wire \tmp_29_reg_693[0]_i_24_n_8 ;
  wire \tmp_29_reg_693[0]_i_25_n_8 ;
  wire \tmp_29_reg_693[0]_i_26_n_8 ;
  wire \tmp_29_reg_693[0]_i_27_n_8 ;
  wire \tmp_29_reg_693[0]_i_28_n_8 ;
  wire \tmp_29_reg_693[0]_i_29_n_8 ;
  wire \tmp_29_reg_693[0]_i_30_n_8 ;
  wire \tmp_29_reg_693[0]_i_31_n_8 ;
  wire \tmp_29_reg_693[0]_i_35_n_8 ;
  wire \tmp_29_reg_693[0]_i_36_n_8 ;
  wire \tmp_29_reg_693[0]_i_37_n_8 ;
  wire \tmp_29_reg_693[0]_i_38_n_8 ;
  wire \tmp_29_reg_693[0]_i_39_n_8 ;
  wire \tmp_29_reg_693[0]_i_40_n_8 ;
  wire \tmp_29_reg_693[0]_i_41_n_8 ;
  wire \tmp_29_reg_693[0]_i_44_n_8 ;
  wire \tmp_29_reg_693[0]_i_45_n_8 ;
  wire \tmp_29_reg_693[0]_i_46_n_8 ;
  wire \tmp_29_reg_693[0]_i_47_n_8 ;
  wire \tmp_29_reg_693[0]_i_48_n_8 ;
  wire \tmp_29_reg_693[0]_i_49_n_8 ;
  wire \tmp_29_reg_693[0]_i_50_n_8 ;
  wire \tmp_29_reg_693[0]_i_51_n_8 ;
  wire \tmp_29_reg_693[0]_i_54_n_8 ;
  wire \tmp_29_reg_693[0]_i_55_n_8 ;
  wire \tmp_29_reg_693[0]_i_56_n_8 ;
  wire \tmp_29_reg_693[0]_i_57_n_8 ;
  wire \tmp_29_reg_693[0]_i_58_n_8 ;
  wire \tmp_29_reg_693[0]_i_59_n_8 ;
  wire \tmp_29_reg_693[0]_i_5_n_8 ;
  wire \tmp_29_reg_693[0]_i_60_n_8 ;
  wire \tmp_29_reg_693[0]_i_61_n_8 ;
  wire \tmp_29_reg_693[0]_i_65_n_8 ;
  wire \tmp_29_reg_693[0]_i_66_n_8 ;
  wire \tmp_29_reg_693[0]_i_67_n_8 ;
  wire \tmp_29_reg_693[0]_i_68_n_8 ;
  wire \tmp_29_reg_693[0]_i_69_n_8 ;
  wire \tmp_29_reg_693[0]_i_6_n_8 ;
  wire \tmp_29_reg_693[0]_i_70_n_8 ;
  wire \tmp_29_reg_693[0]_i_71_n_8 ;
  wire \tmp_29_reg_693[0]_i_72_n_8 ;
  wire \tmp_29_reg_693[0]_i_73_n_8 ;
  wire \tmp_29_reg_693[0]_i_76_n_8 ;
  wire \tmp_29_reg_693[0]_i_77_n_8 ;
  wire \tmp_29_reg_693[0]_i_78_n_8 ;
  wire \tmp_29_reg_693[0]_i_79_n_8 ;
  wire \tmp_29_reg_693[0]_i_7_n_8 ;
  wire \tmp_29_reg_693[0]_i_80_n_8 ;
  wire \tmp_29_reg_693[0]_i_81_n_8 ;
  wire \tmp_29_reg_693[0]_i_82_n_8 ;
  wire \tmp_29_reg_693[0]_i_83_n_8 ;
  wire \tmp_29_reg_693[0]_i_86_n_8 ;
  wire \tmp_29_reg_693[0]_i_87_n_8 ;
  wire \tmp_29_reg_693[0]_i_88_n_8 ;
  wire \tmp_29_reg_693[0]_i_89_n_8 ;
  wire \tmp_29_reg_693[0]_i_90_n_8 ;
  wire \tmp_29_reg_693[0]_i_91_n_8 ;
  wire \tmp_29_reg_693[0]_i_92_n_8 ;
  wire \tmp_29_reg_693[0]_i_93_n_8 ;
  wire \tmp_29_reg_693[0]_i_94_n_8 ;
  wire \tmp_29_reg_693[0]_i_95_n_8 ;
  wire \tmp_29_reg_693[0]_i_96_n_8 ;
  wire \tmp_29_reg_693[0]_i_97_n_8 ;
  wire \tmp_29_reg_693[0]_i_98_n_8 ;
  wire \tmp_29_reg_693[0]_i_99_n_8 ;
  wire \tmp_29_reg_693[0]_i_9_n_8 ;
  wire \tmp_29_reg_693_reg[0]_i_14_n_10 ;
  wire \tmp_29_reg_693_reg[0]_i_14_n_11 ;
  wire \tmp_29_reg_693_reg[0]_i_14_n_8 ;
  wire \tmp_29_reg_693_reg[0]_i_14_n_9 ;
  wire \tmp_29_reg_693_reg[0]_i_23_n_10 ;
  wire \tmp_29_reg_693_reg[0]_i_23_n_11 ;
  wire \tmp_29_reg_693_reg[0]_i_23_n_8 ;
  wire \tmp_29_reg_693_reg[0]_i_23_n_9 ;
  wire \tmp_29_reg_693_reg[0]_i_2_n_11 ;
  wire \tmp_29_reg_693_reg[0]_i_33_n_10 ;
  wire \tmp_29_reg_693_reg[0]_i_33_n_11 ;
  wire \tmp_29_reg_693_reg[0]_i_33_n_8 ;
  wire \tmp_29_reg_693_reg[0]_i_33_n_9 ;
  wire \tmp_29_reg_693_reg[0]_i_34_n_10 ;
  wire \tmp_29_reg_693_reg[0]_i_34_n_11 ;
  wire \tmp_29_reg_693_reg[0]_i_34_n_8 ;
  wire \tmp_29_reg_693_reg[0]_i_34_n_9 ;
  wire \tmp_29_reg_693_reg[0]_i_3_n_10 ;
  wire \tmp_29_reg_693_reg[0]_i_3_n_11 ;
  wire \tmp_29_reg_693_reg[0]_i_43_n_10 ;
  wire \tmp_29_reg_693_reg[0]_i_43_n_11 ;
  wire \tmp_29_reg_693_reg[0]_i_43_n_8 ;
  wire \tmp_29_reg_693_reg[0]_i_43_n_9 ;
  wire \tmp_29_reg_693_reg[0]_i_4_n_10 ;
  wire \tmp_29_reg_693_reg[0]_i_4_n_11 ;
  wire \tmp_29_reg_693_reg[0]_i_4_n_8 ;
  wire \tmp_29_reg_693_reg[0]_i_4_n_9 ;
  wire \tmp_29_reg_693_reg[0]_i_52_n_10 ;
  wire \tmp_29_reg_693_reg[0]_i_52_n_11 ;
  wire \tmp_29_reg_693_reg[0]_i_52_n_8 ;
  wire \tmp_29_reg_693_reg[0]_i_52_n_9 ;
  wire \tmp_29_reg_693_reg[0]_i_53_n_10 ;
  wire \tmp_29_reg_693_reg[0]_i_53_n_11 ;
  wire \tmp_29_reg_693_reg[0]_i_53_n_8 ;
  wire \tmp_29_reg_693_reg[0]_i_53_n_9 ;
  wire \tmp_29_reg_693_reg[0]_i_74_n_10 ;
  wire \tmp_29_reg_693_reg[0]_i_74_n_11 ;
  wire \tmp_29_reg_693_reg[0]_i_74_n_8 ;
  wire \tmp_29_reg_693_reg[0]_i_74_n_9 ;
  wire \tmp_29_reg_693_reg[0]_i_75_n_10 ;
  wire \tmp_29_reg_693_reg[0]_i_75_n_11 ;
  wire \tmp_29_reg_693_reg[0]_i_75_n_8 ;
  wire \tmp_29_reg_693_reg[0]_i_75_n_9 ;
  wire \tmp_29_reg_693_reg[0]_i_84_n_10 ;
  wire \tmp_29_reg_693_reg[0]_i_84_n_11 ;
  wire \tmp_29_reg_693_reg[0]_i_84_n_8 ;
  wire \tmp_29_reg_693_reg[0]_i_84_n_9 ;
  wire \tmp_29_reg_693_reg[0]_i_85_n_10 ;
  wire \tmp_29_reg_693_reg[0]_i_85_n_11 ;
  wire \tmp_29_reg_693_reg[0]_i_85_n_8 ;
  wire \tmp_29_reg_693_reg[0]_i_85_n_9 ;
  wire \tmp_29_reg_693_reg[0]_i_8_n_10 ;
  wire \tmp_29_reg_693_reg[0]_i_8_n_11 ;
  wire \tmp_29_reg_693_reg[0]_i_8_n_8 ;
  wire \tmp_29_reg_693_reg[0]_i_8_n_9 ;
  wire \tmp_29_reg_693_reg_n_8_[0] ;
  wire tmp_31_reg_6970;
  wire \tmp_31_reg_697[0]_i_1_n_8 ;
  wire \tmp_31_reg_697[0]_i_34_n_8 ;
  wire \tmp_31_reg_697[0]_i_35_n_8 ;
  wire \tmp_31_reg_697[0]_i_36_n_8 ;
  wire \tmp_31_reg_697[0]_i_37_n_8 ;
  wire \tmp_31_reg_697[0]_i_48_n_8 ;
  wire \tmp_31_reg_697[0]_i_49_n_8 ;
  wire \tmp_31_reg_697[0]_i_50_n_8 ;
  wire \tmp_31_reg_697[0]_i_51_n_8 ;
  wire \tmp_31_reg_697[0]_i_52_n_8 ;
  wire \tmp_31_reg_697[0]_i_53_n_8 ;
  wire \tmp_31_reg_697[0]_i_54_n_8 ;
  wire \tmp_31_reg_697[0]_i_55_n_8 ;
  wire \tmp_31_reg_697[0]_i_58_n_8 ;
  wire \tmp_31_reg_697[0]_i_59_n_8 ;
  wire \tmp_31_reg_697[0]_i_60_n_8 ;
  wire \tmp_31_reg_697[0]_i_61_n_8 ;
  wire \tmp_31_reg_697[0]_i_62_n_8 ;
  wire \tmp_31_reg_697[0]_i_63_n_8 ;
  wire \tmp_31_reg_697[0]_i_64_n_8 ;
  wire \tmp_31_reg_697[0]_i_65_n_8 ;
  wire \tmp_31_reg_697[0]_i_66_n_8 ;
  wire \tmp_31_reg_697[0]_i_67_n_8 ;
  wire \tmp_31_reg_697[0]_i_68_n_8 ;
  wire \tmp_31_reg_697[0]_i_69_n_8 ;
  wire \tmp_31_reg_697[0]_i_70_n_8 ;
  wire \tmp_31_reg_697[0]_i_71_n_8 ;
  wire \tmp_31_reg_697[0]_i_72_n_8 ;
  wire \tmp_31_reg_697[0]_i_73_n_8 ;
  wire [0:0]\tmp_31_reg_697_reg[0]_0 ;
  wire [3:0]\tmp_31_reg_697_reg[0]_1 ;
  wire [0:0]\tmp_31_reg_697_reg[0]_2 ;
  wire [3:0]\tmp_31_reg_697_reg[0]_3 ;
  wire [3:0]\tmp_31_reg_697_reg[0]_4 ;
  wire [3:0]\tmp_31_reg_697_reg[0]_5 ;
  wire [3:0]\tmp_31_reg_697_reg[0]_6 ;
  wire [3:0]\tmp_31_reg_697_reg[0]_7 ;
  wire \tmp_31_reg_697_reg[0]_i_22_n_10 ;
  wire \tmp_31_reg_697_reg[0]_i_22_n_11 ;
  wire \tmp_31_reg_697_reg[0]_i_22_n_8 ;
  wire \tmp_31_reg_697_reg[0]_i_22_n_9 ;
  wire \tmp_31_reg_697_reg[0]_i_32_n_10 ;
  wire \tmp_31_reg_697_reg[0]_i_32_n_11 ;
  wire \tmp_31_reg_697_reg[0]_i_32_n_8 ;
  wire \tmp_31_reg_697_reg[0]_i_32_n_9 ;
  wire \tmp_31_reg_697_reg[0]_i_33_n_10 ;
  wire \tmp_31_reg_697_reg[0]_i_33_n_11 ;
  wire \tmp_31_reg_697_reg[0]_i_33_n_8 ;
  wire \tmp_31_reg_697_reg[0]_i_33_n_9 ;
  wire \tmp_31_reg_697_reg[0]_i_46_n_10 ;
  wire \tmp_31_reg_697_reg[0]_i_46_n_11 ;
  wire \tmp_31_reg_697_reg[0]_i_46_n_8 ;
  wire \tmp_31_reg_697_reg[0]_i_46_n_9 ;
  wire \tmp_31_reg_697_reg[0]_i_47_n_10 ;
  wire \tmp_31_reg_697_reg[0]_i_47_n_11 ;
  wire \tmp_31_reg_697_reg[0]_i_47_n_8 ;
  wire \tmp_31_reg_697_reg[0]_i_47_n_9 ;
  wire \tmp_31_reg_697_reg[0]_i_56_n_10 ;
  wire \tmp_31_reg_697_reg[0]_i_56_n_11 ;
  wire \tmp_31_reg_697_reg[0]_i_56_n_8 ;
  wire \tmp_31_reg_697_reg[0]_i_56_n_9 ;
  wire \tmp_31_reg_697_reg[0]_i_57_n_10 ;
  wire \tmp_31_reg_697_reg[0]_i_57_n_11 ;
  wire \tmp_31_reg_697_reg[0]_i_57_n_8 ;
  wire \tmp_31_reg_697_reg[0]_i_57_n_9 ;
  wire \tmp_31_reg_697_reg_n_8_[0] ;
  wire tmp_32_fu_565_p2;
  wire tmp_32_reg_7010;
  wire \tmp_32_reg_701[0]_i_10_n_8 ;
  wire \tmp_32_reg_701[0]_i_11_n_8 ;
  wire \tmp_32_reg_701[0]_i_12_n_8 ;
  wire \tmp_32_reg_701[0]_i_13_n_8 ;
  wire \tmp_32_reg_701[0]_i_14_n_8 ;
  wire \tmp_32_reg_701[0]_i_15_n_8 ;
  wire \tmp_32_reg_701[0]_i_16_n_8 ;
  wire \tmp_32_reg_701[0]_i_18_n_8 ;
  wire \tmp_32_reg_701[0]_i_19_n_8 ;
  wire \tmp_32_reg_701[0]_i_1_n_8 ;
  wire \tmp_32_reg_701[0]_i_20_n_8 ;
  wire \tmp_32_reg_701[0]_i_21_n_8 ;
  wire \tmp_32_reg_701[0]_i_22_n_8 ;
  wire \tmp_32_reg_701[0]_i_23_n_8 ;
  wire \tmp_32_reg_701[0]_i_24_n_8 ;
  wire \tmp_32_reg_701[0]_i_26_n_8 ;
  wire \tmp_32_reg_701[0]_i_27_n_8 ;
  wire \tmp_32_reg_701[0]_i_28_n_8 ;
  wire \tmp_32_reg_701[0]_i_29_n_8 ;
  wire \tmp_32_reg_701[0]_i_33_n_8 ;
  wire \tmp_32_reg_701[0]_i_5_n_8 ;
  wire \tmp_32_reg_701[0]_i_7_n_8 ;
  wire \tmp_32_reg_701[0]_i_9_n_8 ;
  wire \tmp_32_reg_701_reg[0]_i_17_n_10 ;
  wire \tmp_32_reg_701_reg[0]_i_17_n_11 ;
  wire \tmp_32_reg_701_reg[0]_i_17_n_8 ;
  wire \tmp_32_reg_701_reg[0]_i_17_n_9 ;
  wire \tmp_32_reg_701_reg[0]_i_2_n_11 ;
  wire \tmp_32_reg_701_reg[0]_i_4_n_10 ;
  wire \tmp_32_reg_701_reg[0]_i_4_n_11 ;
  wire \tmp_32_reg_701_reg[0]_i_4_n_8 ;
  wire \tmp_32_reg_701_reg[0]_i_4_n_9 ;
  wire \tmp_32_reg_701_reg[0]_i_8_n_10 ;
  wire \tmp_32_reg_701_reg[0]_i_8_n_11 ;
  wire \tmp_32_reg_701_reg[0]_i_8_n_8 ;
  wire \tmp_32_reg_701_reg[0]_i_8_n_9 ;
  wire \tmp_32_reg_701_reg_n_8_[0] ;
  wire tmp_33_fu_584_p2;
  wire tmp_33_reg_705;
  wire \tmp_33_reg_705[0]_i_10_n_8 ;
  wire \tmp_33_reg_705[0]_i_11_n_8 ;
  wire \tmp_33_reg_705[0]_i_12_n_8 ;
  wire \tmp_33_reg_705[0]_i_13_n_8 ;
  wire \tmp_33_reg_705[0]_i_15_n_8 ;
  wire \tmp_33_reg_705[0]_i_16_n_8 ;
  wire \tmp_33_reg_705[0]_i_17_n_8 ;
  wire \tmp_33_reg_705[0]_i_18_n_8 ;
  wire \tmp_33_reg_705[0]_i_19_n_8 ;
  wire \tmp_33_reg_705[0]_i_1_n_8 ;
  wire \tmp_33_reg_705[0]_i_20_n_8 ;
  wire \tmp_33_reg_705[0]_i_21_n_8 ;
  wire \tmp_33_reg_705[0]_i_23_n_8 ;
  wire \tmp_33_reg_705[0]_i_24_n_8 ;
  wire \tmp_33_reg_705[0]_i_25_n_8 ;
  wire \tmp_33_reg_705[0]_i_26_n_8 ;
  wire \tmp_33_reg_705[0]_i_30_n_8 ;
  wire \tmp_33_reg_705[0]_i_4_n_8 ;
  wire \tmp_33_reg_705[0]_i_6_n_8 ;
  wire \tmp_33_reg_705[0]_i_7_n_8 ;
  wire \tmp_33_reg_705[0]_i_8_n_8 ;
  wire \tmp_33_reg_705[0]_i_9_n_8 ;
  wire [11:0]\tmp_33_reg_705_reg[0]_0 ;
  wire \tmp_33_reg_705_reg[0]_i_14_n_10 ;
  wire \tmp_33_reg_705_reg[0]_i_14_n_11 ;
  wire \tmp_33_reg_705_reg[0]_i_14_n_8 ;
  wire \tmp_33_reg_705_reg[0]_i_14_n_9 ;
  wire \tmp_33_reg_705_reg[0]_i_3_n_10 ;
  wire \tmp_33_reg_705_reg[0]_i_3_n_11 ;
  wire \tmp_33_reg_705_reg[0]_i_3_n_8 ;
  wire \tmp_33_reg_705_reg[0]_i_3_n_9 ;
  wire \tmp_33_reg_705_reg[0]_i_5_n_10 ;
  wire \tmp_33_reg_705_reg[0]_i_5_n_11 ;
  wire \tmp_33_reg_705_reg[0]_i_5_n_8 ;
  wire \tmp_33_reg_705_reg[0]_i_5_n_9 ;
  wire [0:0]\tmp_35_reg_650_reg[5]_0 ;
  wire \tmp_mid2_v_reg_612[0]_i_1_n_8 ;
  wire tmp_reg_618;
  wire \tmp_reg_618[0]_i_2_n_8 ;
  wire \tmp_reg_618[0]_i_3_n_8 ;
  wire [1:0]\NLW_tmp_26_reg_685_reg[0]_i_145_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_26_reg_685_reg[0]_i_155_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_26_reg_685_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_26_reg_685_reg[0]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_26_reg_685_reg[0]_i_27_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_26_reg_685_reg[0]_i_36_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_26_reg_685_reg[0]_i_36_O_UNCONNECTED ;
  wire [3:3]\NLW_tmp_26_reg_685_reg[0]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_26_reg_685_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_26_reg_685_reg[0]_i_47_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp_26_reg_685_reg[0]_i_47_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_26_reg_685_reg[0]_i_49_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_26_reg_685_reg[0]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_26_reg_685_reg[0]_i_58_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_29_reg_693_reg[0]_i_14_O_UNCONNECTED ;
  wire [3:2]\NLW_tmp_29_reg_693_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_29_reg_693_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_29_reg_693_reg[0]_i_23_O_UNCONNECTED ;
  wire [3:3]\NLW_tmp_29_reg_693_reg[0]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_29_reg_693_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_29_reg_693_reg[0]_i_32_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_29_reg_693_reg[0]_i_32_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_29_reg_693_reg[0]_i_34_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_29_reg_693_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_29_reg_693_reg[0]_i_43_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_29_reg_693_reg[0]_i_8_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_29_reg_693_reg[0]_i_85_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_31_reg_697_reg[0]_i_21_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_31_reg_697_reg[0]_i_21_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_31_reg_697_reg[0]_i_57_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_32_reg_701_reg[0]_i_17_O_UNCONNECTED ;
  wire [3:2]\NLW_tmp_32_reg_701_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_32_reg_701_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_32_reg_701_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_32_reg_701_reg[0]_i_8_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_33_reg_705_reg[0]_i_14_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_33_reg_705_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_33_reg_705_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_33_reg_705_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_33_reg_705_reg[0]_i_5_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'h45)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\ap_CS_fsm_reg[0]_0 [1]),
        .I2(ap_reg_grp_normalizeHisto0_fu_1019_ap_start),
        .O(\ap_CS_fsm[0]_i_1__2_n_8 ));
  LUT4 #(
    .INIT(16'hEEC0)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(ap_reg_grp_normalizeHisto0_fu_1019_ap_start),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\ap_CS_fsm[1]_i_2_n_8 ),
        .I3(\ap_CS_fsm_reg[0]_0 [0]),
        .O(ap_NS_fsm[1]));
  LUT5 #(
    .INIT(32'hD0DDDDDD)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(grp_normalizeHisto0_fu_1019_normalized_V_we1),
        .I1(ap_enable_reg_pp0_iter9),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(exitcond_flatten_fu_243_p2),
        .O(\ap_CS_fsm[1]_i_2_n_8 ));
  LUT6 #(
    .INIT(64'h0080AAAA00800080)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(exitcond_flatten_fu_243_p2),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_enable_reg_pp0_iter9),
        .I5(grp_normalizeHisto0_fu_1019_normalized_V_we1),
        .O(ap_NS_fsm[2]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[0]_i_1__2_n_8 ),
        .Q(\ap_CS_fsm_reg[0]_0 [0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(\ap_CS_fsm_reg[0]_0 [1]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0000EA00EA00EA00)) 
    ap_enable_reg_pp0_iter0_i_1__1
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_reg_grp_normalizeHisto0_fu_1019_ap_start),
        .I2(\ap_CS_fsm_reg[0]_0 [0]),
        .I3(ap_rst_n),
        .I4(exitcond_flatten_fu_243_p2),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_enable_reg_pp0_iter0_i_1__1_n_8));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__1_n_8),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter10_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter9),
        .Q(grp_normalizeHisto0_fu_1019_normalized_V_we1),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT5 #(
    .INIT(32'h27772222)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(exitcond_flatten_fu_243_p2),
        .I2(\ap_CS_fsm_reg[0]_0 [0]),
        .I3(ap_reg_grp_normalizeHisto0_fu_1019_ap_start),
        .I4(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter1_i_1__1_n_8));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__1_n_8),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp0_iter2_reg_r
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(ap_enable_reg_pp0_iter2_reg_r_n_8),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp0_iter3_reg_r
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_reg_r_n_8),
        .Q(ap_enable_reg_pp0_iter3_reg_r_n_8),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp0_iter4_reg_r
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_reg_r_n_8),
        .Q(ap_enable_reg_pp0_iter4_reg_r_n_8),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp0_iter5_reg_r
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter4_reg_r_n_8),
        .Q(ap_enable_reg_pp0_iter5_reg_r_n_8),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp0_iter6_reg_r
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter5_reg_r_n_8),
        .Q(ap_enable_reg_pp0_iter6_reg_r_n_8),
        .R(ap_rst_n_inv));
  (* srl_name = "inst/\grp_normalizeHisto0_fu_1019/ap_enable_reg_pp0_iter6_reg_srl5___grp_normalizeHisto0_fu_1019_ap_enable_reg_pp0_iter6_reg_r " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    ap_enable_reg_pp0_iter6_reg_srl5___grp_normalizeHisto0_fu_1019_ap_enable_reg_pp0_iter6_reg_r
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter6_reg_srl5___grp_normalizeHisto0_fu_1019_ap_enable_reg_pp0_iter6_reg_r_n_8));
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp0_iter7_reg_gate
       (.I0(ap_enable_reg_pp0_iter7_reg_grp_normalizeHisto0_fu_1019_ap_enable_reg_pp0_iter7_reg_r_n_8),
        .I1(ap_enable_reg_pp0_iter8_reg_0),
        .O(ap_enable_reg_pp0_iter7_reg_gate_n_8));
  FDRE ap_enable_reg_pp0_iter7_reg_grp_normalizeHisto0_fu_1019_ap_enable_reg_pp0_iter7_reg_r
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter6_reg_srl5___grp_normalizeHisto0_fu_1019_ap_enable_reg_pp0_iter6_reg_r_n_8),
        .Q(ap_enable_reg_pp0_iter7_reg_grp_normalizeHisto0_fu_1019_ap_enable_reg_pp0_iter7_reg_r_n_8),
        .R(1'b0));
  FDRE ap_enable_reg_pp0_iter7_reg_r
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter6_reg_r_n_8),
        .Q(ap_enable_reg_pp0_iter8_reg_0),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp0_iter8_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter7_reg_gate_n_8),
        .Q(grp_normalizeHisto0_fu_1019_descriptor_V_ce0),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter9_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_normalizeHisto0_fu_1019_descriptor_V_ce0),
        .Q(ap_enable_reg_pp0_iter9),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp2_iter5_reg_gate
       (.I0(ap_enable_reg_pp2_iter5_reg_grp_normalizeHisto0_fu_1019_ap_enable_reg_pp0_iter4_reg_r),
        .I1(ap_enable_reg_pp0_iter4_reg_r_n_8),
        .O(ap_enable_reg_pp2_iter6_reg));
  FDRE \ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_598_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(exitcond_flatten_reg_598),
        .Q(ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_598),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter1_i_mid2_reg_607_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(i_mid2_reg_607[0]),
        .Q(ap_pipeline_reg_pp0_iter1_i_mid2_reg_607[0]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter1_i_mid2_reg_607_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(i_mid2_reg_607[1]),
        .Q(ap_pipeline_reg_pp0_iter1_i_mid2_reg_607[1]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter1_i_mid2_reg_607_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(i_mid2_reg_607[2]),
        .Q(ap_pipeline_reg_pp0_iter1_i_mid2_reg_607[2]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter1_i_mid2_reg_607_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(i_mid2_reg_607[3]),
        .Q(ap_pipeline_reg_pp0_iter1_i_mid2_reg_607[3]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter1_i_mid2_reg_607_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(i_mid2_reg_607[4]),
        .Q(ap_pipeline_reg_pp0_iter1_i_mid2_reg_607[4]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter1_i_mid2_reg_607_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(i_mid2_reg_607[5]),
        .Q(ap_pipeline_reg_pp0_iter1_i_mid2_reg_607[5]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter1_tmp_reg_618_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(tmp_reg_618),
        .Q(ap_pipeline_reg_pp0_iter1_tmp_reg_618),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_normalizeHisto0_fu_1019/ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_598_reg " *) 
  (* srl_name = "inst/\grp_normalizeHisto0_fu_1019/ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_598_reg[0]_srl4 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_598_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_598),
        .Q(\ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_598_reg[0]_srl4_n_8 ));
  (* srl_bus_name = "inst/\grp_normalizeHisto0_fu_1019/ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg " *) 
  (* srl_name = "inst/\grp_normalizeHisto0_fu_1019/ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg[2]_srl4 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg[2]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter1_i_mid2_reg_607[2]),
        .Q(\ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg[2]_srl4_n_8 ));
  (* srl_bus_name = "inst/\grp_normalizeHisto0_fu_1019/ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg " *) 
  (* srl_name = "inst/\grp_normalizeHisto0_fu_1019/ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg[3]_srl4 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg[3]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter1_i_mid2_reg_607[3]),
        .Q(\ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg[3]_srl4_n_8 ));
  (* srl_bus_name = "inst/\grp_normalizeHisto0_fu_1019/ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg " *) 
  (* srl_name = "inst/\grp_normalizeHisto0_fu_1019/ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg[4]_srl4 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg[4]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter1_i_mid2_reg_607[4]),
        .Q(\ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg[4]_srl4_n_8 ));
  (* srl_bus_name = "inst/\grp_normalizeHisto0_fu_1019/ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg " *) 
  (* srl_name = "inst/\grp_normalizeHisto0_fu_1019/ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg[5]_srl4 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg[5]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter1_i_mid2_reg_607[5]),
        .Q(\ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg[5]_srl4_n_8 ));
  (* srl_bus_name = "inst/\grp_normalizeHisto0_fu_1019/ap_pipeline_reg_pp0_iter5_tmp_reg_618_reg " *) 
  (* srl_name = "inst/\grp_normalizeHisto0_fu_1019/ap_pipeline_reg_pp0_iter5_tmp_reg_618_reg[0]_srl4 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter5_tmp_reg_618_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter1_tmp_reg_618),
        .Q(\ap_pipeline_reg_pp0_iter5_tmp_reg_618_reg[0]_srl4_n_8 ));
  FDRE \ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_598_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_598_reg[0]_srl4_n_8 ),
        .Q(ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_598),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_normalizeHisto0_fu_1019/ap_pipeline_reg_pp0_iter6_i_mid2_reg_607_reg " *) 
  (* srl_name = "inst/\grp_normalizeHisto0_fu_1019/ap_pipeline_reg_pp0_iter6_i_mid2_reg_607_reg[0]_srl5 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter6_i_mid2_reg_607_reg[0]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter1_i_mid2_reg_607[0]),
        .Q(ap_pipeline_reg_pp0_iter6_i_mid2_reg_607[0]));
  (* srl_bus_name = "inst/\grp_normalizeHisto0_fu_1019/ap_pipeline_reg_pp0_iter6_i_mid2_reg_607_reg " *) 
  (* srl_name = "inst/\grp_normalizeHisto0_fu_1019/ap_pipeline_reg_pp0_iter6_i_mid2_reg_607_reg[1]_srl5 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter6_i_mid2_reg_607_reg[1]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter1_i_mid2_reg_607[1]),
        .Q(ap_pipeline_reg_pp0_iter6_i_mid2_reg_607[1]));
  FDRE \ap_pipeline_reg_pp0_iter6_i_mid2_reg_607_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg[2]_srl4_n_8 ),
        .Q(ap_pipeline_reg_pp0_iter6_i_mid2_reg_607[2]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter6_i_mid2_reg_607_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg[3]_srl4_n_8 ),
        .Q(ap_pipeline_reg_pp0_iter6_i_mid2_reg_607[3]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter6_i_mid2_reg_607_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg[4]_srl4_n_8 ),
        .Q(ap_pipeline_reg_pp0_iter6_i_mid2_reg_607[4]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter6_i_mid2_reg_607_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg[5]_srl4_n_8 ),
        .Q(ap_pipeline_reg_pp0_iter6_i_mid2_reg_607[5]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter6_tmp_reg_618_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter5_tmp_reg_618_reg[0]_srl4_n_8 ),
        .Q(ap_pipeline_reg_pp0_iter6_tmp_reg_618),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_exitcond_flatten_reg_598_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_598),
        .Q(ap_pipeline_reg_pp0_iter7_exitcond_flatten_reg_598),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_tmp_reg_618_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_pipeline_reg_pp0_iter6_tmp_reg_618),
        .Q(ap_pipeline_reg_pp0_iter7_tmp_reg_618),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_exitcond_flatten_reg_598_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_pipeline_reg_pp0_iter7_exitcond_flatten_reg_598),
        .Q(ap_pipeline_reg_pp0_iter8_exitcond_flatten_reg_598),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter9_tmp_21_reg_660_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_21_reg_660_reg__0[0]),
        .Q(ram_reg[0]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter9_tmp_21_reg_660_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_21_reg_660_reg__0[1]),
        .Q(ram_reg[1]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter9_tmp_21_reg_660_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_21_reg_660_reg__0[2]),
        .Q(ram_reg[2]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter9_tmp_21_reg_660_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_21_reg_660_reg__0[3]),
        .Q(ram_reg[3]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter9_tmp_21_reg_660_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_21_reg_660_reg__0[4]),
        .Q(ram_reg[4]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter9_tmp_21_reg_660_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_21_reg_660_reg__0[5]),
        .Q(ram_reg[5]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter9_tmp_21_reg_660_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_21_reg_660_reg__0[6]),
        .Q(ram_reg[6]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    ap_reg_grp_normalizeHisto0_fu_1019_ap_start_i_1
       (.I0(Q[1]),
        .I1(\ap_CS_fsm_reg[0]_0 [1]),
        .I2(ap_reg_grp_normalizeHisto0_fu_1019_ap_start),
        .O(ap_reg_grp_normalizeHisto0_fu_1019_ap_start_reg));
  LUT6 #(
    .INIT(64'h0C000000ACAAAAAA)) 
    \blkIdx_reg_221[0]_i_1 
       (.I0(\blkIdx_reg_221_reg_n_8_[0] ),
        .I1(grp_normalizeHisto0_fu_1019_sum_address0),
        .I2(exitcond_flatten_reg_598),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(ap_enable_reg_pp0_iter00),
        .O(\blkIdx_reg_221[0]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \blkIdx_reg_221[0]_i_2 
       (.I0(ap_reg_grp_normalizeHisto0_fu_1019_ap_start),
        .I1(\ap_CS_fsm_reg[0]_0 [0]),
        .O(ap_enable_reg_pp0_iter00));
  FDRE \blkIdx_reg_221_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\blkIdx_reg_221[0]_i_1_n_8 ),
        .Q(\blkIdx_reg_221_reg_n_8_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \exitcond_flatten_reg_598[0]_i_1 
       (.I0(indvar_flatten_reg_210_reg__0[2]),
        .I1(indvar_flatten_reg_210_reg__0[4]),
        .I2(indvar_flatten_reg_210_reg__0[0]),
        .I3(\exitcond_flatten_reg_598[0]_i_2_n_8 ),
        .O(exitcond_flatten_fu_243_p2));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \exitcond_flatten_reg_598[0]_i_2 
       (.I0(indvar_flatten_reg_210_reg__0[3]),
        .I1(indvar_flatten_reg_210_reg__0[1]),
        .I2(indvar_flatten_reg_210_reg__0[6]),
        .I3(indvar_flatten_reg_210_reg__0[5]),
        .O(\exitcond_flatten_reg_598[0]_i_2_n_8 ));
  FDRE \exitcond_flatten_reg_598_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(exitcond_flatten_fu_243_p2),
        .Q(exitcond_flatten_reg_598),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_mul_34ns_32nsjbC_86 hog_mul_34ns_32nsjbC_U45
       (.P(p_1_in),
        .ap_clk(ap_clk),
        .sum_q0(sum_q0));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0F0F0D0)) 
    \i_mid2_reg_607[2]_i_1 
       (.I0(\i_reg_232_reg_n_8_[5] ),
        .I1(i_mid2_fu_261_p3[4]),
        .I2(\i_reg_232_reg_n_8_[2] ),
        .I3(i_mid2_fu_261_p3[3]),
        .I4(\i_reg_232_reg_n_8_[0] ),
        .I5(i_mid2_fu_261_p3[1]),
        .O(i_mid2_fu_261_p3[2]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAA8A)) 
    \i_mid2_reg_607[5]_i_1 
       (.I0(\i_reg_232_reg_n_8_[5] ),
        .I1(i_mid2_fu_261_p3[4]),
        .I2(\i_reg_232_reg_n_8_[2] ),
        .I3(i_mid2_fu_261_p3[3]),
        .I4(\i_reg_232_reg_n_8_[0] ),
        .I5(i_mid2_fu_261_p3[1]),
        .O(i_mid2_fu_261_p3[5]));
  FDRE \i_mid2_reg_607_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(\i_reg_232_reg_n_8_[0] ),
        .Q(i_mid2_reg_607[0]),
        .R(1'b0));
  FDRE \i_mid2_reg_607_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(i_mid2_fu_261_p3[1]),
        .Q(i_mid2_reg_607[1]),
        .R(1'b0));
  FDRE \i_mid2_reg_607_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(i_mid2_fu_261_p3[2]),
        .Q(i_mid2_reg_607[2]),
        .R(1'b0));
  FDRE \i_mid2_reg_607_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(i_mid2_fu_261_p3[3]),
        .Q(i_mid2_reg_607[3]),
        .R(1'b0));
  FDRE \i_mid2_reg_607_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(i_mid2_fu_261_p3[4]),
        .Q(i_mid2_reg_607[4]),
        .R(1'b0));
  FDRE \i_mid2_reg_607_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(i_mid2_fu_261_p3[5]),
        .Q(i_mid2_reg_607[5]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_reg_232[0]_i_1 
       (.I0(\i_reg_232_reg_n_8_[0] ),
        .O(i_2_fu_287_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_reg_232[1]_i_1 
       (.I0(\i_reg_232_reg_n_8_[0] ),
        .I1(i_mid2_fu_261_p3[1]),
        .O(i_2_fu_287_p2[1]));
  LUT6 #(
    .INIT(64'h3333CCCCCCCCC8CC)) 
    \i_reg_232[2]_i_1 
       (.I0(i_mid2_fu_261_p3[3]),
        .I1(\i_reg_232_reg_n_8_[2] ),
        .I2(i_mid2_fu_261_p3[4]),
        .I3(\i_reg_232_reg_n_8_[5] ),
        .I4(i_mid2_fu_261_p3[1]),
        .I5(\i_reg_232_reg_n_8_[0] ),
        .O(\i_reg_232[2]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_reg_232[3]_i_1 
       (.I0(i_mid2_fu_261_p3[3]),
        .I1(\i_reg_232_reg_n_8_[0] ),
        .I2(i_mid2_fu_261_p3[1]),
        .I3(\i_reg_232_reg_n_8_[2] ),
        .O(i_2_fu_287_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_reg_232[4]_i_1 
       (.I0(i_mid2_fu_261_p3[4]),
        .I1(\i_reg_232_reg_n_8_[2] ),
        .I2(i_mid2_fu_261_p3[1]),
        .I3(\i_reg_232_reg_n_8_[0] ),
        .I4(i_mid2_fu_261_p3[3]),
        .O(i_2_fu_287_p2[4]));
  LUT5 #(
    .INIT(32'hDF000000)) 
    \i_reg_232[5]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(exitcond_flatten_fu_243_p2),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\ap_CS_fsm_reg[0]_0 [0]),
        .I4(ap_reg_grp_normalizeHisto0_fu_1019_ap_start),
        .O(i_reg_232));
  LUT3 #(
    .INIT(8'h20)) 
    \i_reg_232[5]_i_2 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(exitcond_flatten_fu_243_p2),
        .I2(ap_enable_reg_pp0_iter0),
        .O(i_reg_2320));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAA8AAAA)) 
    \i_reg_232[5]_i_3 
       (.I0(\i_reg_232_reg_n_8_[5] ),
        .I1(i_mid2_fu_261_p3[3]),
        .I2(\i_reg_232_reg_n_8_[0] ),
        .I3(i_mid2_fu_261_p3[1]),
        .I4(\i_reg_232_reg_n_8_[2] ),
        .I5(i_mid2_fu_261_p3[4]),
        .O(i_2_fu_287_p2[5]));
  FDRE \i_reg_232_reg[0] 
       (.C(ap_clk),
        .CE(i_reg_2320),
        .D(i_2_fu_287_p2[0]),
        .Q(\i_reg_232_reg_n_8_[0] ),
        .R(i_reg_232));
  FDRE \i_reg_232_reg[1] 
       (.C(ap_clk),
        .CE(i_reg_2320),
        .D(i_2_fu_287_p2[1]),
        .Q(i_mid2_fu_261_p3[1]),
        .R(i_reg_232));
  FDRE \i_reg_232_reg[2] 
       (.C(ap_clk),
        .CE(i_reg_2320),
        .D(\i_reg_232[2]_i_1_n_8 ),
        .Q(\i_reg_232_reg_n_8_[2] ),
        .R(i_reg_232));
  FDRE \i_reg_232_reg[3] 
       (.C(ap_clk),
        .CE(i_reg_2320),
        .D(i_2_fu_287_p2[3]),
        .Q(i_mid2_fu_261_p3[3]),
        .R(i_reg_232));
  FDRE \i_reg_232_reg[4] 
       (.C(ap_clk),
        .CE(i_reg_2320),
        .D(i_2_fu_287_p2[4]),
        .Q(i_mid2_fu_261_p3[4]),
        .R(i_reg_232));
  FDRE \i_reg_232_reg[5] 
       (.C(ap_clk),
        .CE(i_reg_2320),
        .D(i_2_fu_287_p2[5]),
        .Q(\i_reg_232_reg_n_8_[5] ),
        .R(i_reg_232));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten_reg_210[0]_i_1 
       (.I0(indvar_flatten_reg_210_reg__0[0]),
        .O(indvar_flatten_next_fu_249_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \indvar_flatten_reg_210[1]_i_1 
       (.I0(indvar_flatten_reg_210_reg__0[0]),
        .I1(indvar_flatten_reg_210_reg__0[1]),
        .O(indvar_flatten_next_fu_249_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \indvar_flatten_reg_210[2]_i_1 
       (.I0(indvar_flatten_reg_210_reg__0[0]),
        .I1(indvar_flatten_reg_210_reg__0[1]),
        .I2(indvar_flatten_reg_210_reg__0[2]),
        .O(indvar_flatten_next_fu_249_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \indvar_flatten_reg_210[3]_i_1 
       (.I0(indvar_flatten_reg_210_reg__0[3]),
        .I1(indvar_flatten_reg_210_reg__0[0]),
        .I2(indvar_flatten_reg_210_reg__0[1]),
        .I3(indvar_flatten_reg_210_reg__0[2]),
        .O(indvar_flatten_next_fu_249_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \indvar_flatten_reg_210[4]_i_1 
       (.I0(indvar_flatten_reg_210_reg__0[4]),
        .I1(indvar_flatten_reg_210_reg__0[2]),
        .I2(indvar_flatten_reg_210_reg__0[1]),
        .I3(indvar_flatten_reg_210_reg__0[0]),
        .I4(indvar_flatten_reg_210_reg__0[3]),
        .O(indvar_flatten_next_fu_249_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \indvar_flatten_reg_210[5]_i_1 
       (.I0(indvar_flatten_reg_210_reg__0[5]),
        .I1(indvar_flatten_reg_210_reg__0[3]),
        .I2(indvar_flatten_reg_210_reg__0[0]),
        .I3(indvar_flatten_reg_210_reg__0[1]),
        .I4(indvar_flatten_reg_210_reg__0[2]),
        .I5(indvar_flatten_reg_210_reg__0[4]),
        .O(indvar_flatten_next_fu_249_p2[5]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \indvar_flatten_reg_210[6]_i_1 
       (.I0(indvar_flatten_reg_210_reg__0[6]),
        .I1(indvar_flatten_reg_210_reg__0[4]),
        .I2(\indvar_flatten_reg_210[6]_i_2_n_8 ),
        .I3(indvar_flatten_reg_210_reg__0[3]),
        .I4(indvar_flatten_reg_210_reg__0[5]),
        .O(indvar_flatten_next_fu_249_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \indvar_flatten_reg_210[6]_i_2 
       (.I0(indvar_flatten_reg_210_reg__0[2]),
        .I1(indvar_flatten_reg_210_reg__0[1]),
        .I2(indvar_flatten_reg_210_reg__0[0]),
        .O(\indvar_flatten_reg_210[6]_i_2_n_8 ));
  FDRE \indvar_flatten_reg_210_reg[0] 
       (.C(ap_clk),
        .CE(i_reg_2320),
        .D(indvar_flatten_next_fu_249_p2[0]),
        .Q(indvar_flatten_reg_210_reg__0[0]),
        .R(i_reg_232));
  FDRE \indvar_flatten_reg_210_reg[1] 
       (.C(ap_clk),
        .CE(i_reg_2320),
        .D(indvar_flatten_next_fu_249_p2[1]),
        .Q(indvar_flatten_reg_210_reg__0[1]),
        .R(i_reg_232));
  FDRE \indvar_flatten_reg_210_reg[2] 
       (.C(ap_clk),
        .CE(i_reg_2320),
        .D(indvar_flatten_next_fu_249_p2[2]),
        .Q(indvar_flatten_reg_210_reg__0[2]),
        .R(i_reg_232));
  FDRE \indvar_flatten_reg_210_reg[3] 
       (.C(ap_clk),
        .CE(i_reg_2320),
        .D(indvar_flatten_next_fu_249_p2[3]),
        .Q(indvar_flatten_reg_210_reg__0[3]),
        .R(i_reg_232));
  FDRE \indvar_flatten_reg_210_reg[4] 
       (.C(ap_clk),
        .CE(i_reg_2320),
        .D(indvar_flatten_next_fu_249_p2[4]),
        .Q(indvar_flatten_reg_210_reg__0[4]),
        .R(i_reg_232));
  FDRE \indvar_flatten_reg_210_reg[5] 
       (.C(ap_clk),
        .CE(i_reg_2320),
        .D(indvar_flatten_next_fu_249_p2[5]),
        .Q(indvar_flatten_reg_210_reg__0[5]),
        .R(i_reg_232));
  FDRE \indvar_flatten_reg_210_reg[6] 
       (.C(ap_clk),
        .CE(i_reg_2320),
        .D(indvar_flatten_next_fu_249_p2[6]),
        .Q(indvar_flatten_reg_210_reg__0[6]),
        .R(i_reg_232));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_10
       (.I0(\tmp_24_reg_681_reg_n_8_[0] ),
        .I1(\tmp_26_reg_685_reg_n_8_[0] ),
        .O(ram_reg_i_10_n_8));
  LUT6 #(
    .INIT(64'h0100010001010100)) 
    ram_reg_i_11
       (.I0(\tmp_24_reg_681_reg_n_8_[0] ),
        .I1(\tmp_28_reg_689_reg_n_8_[0] ),
        .I2(\tmp_29_reg_693_reg_n_8_[0] ),
        .I3(\tmp_31_reg_697_reg_n_8_[0] ),
        .I4(tmp_33_reg_705),
        .I5(\tmp_32_reg_701_reg_n_8_[0] ),
        .O(ram_reg_i_11_n_8));
  LUT6 #(
    .INIT(64'h8F808F808F808080)) 
    ram_reg_i_1__0
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(\ap_CS_fsm_reg[2]_0 ),
        .O(sum0_ce0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_1__4
       (.I0(Q[2]),
        .I1(grp_normalizeHisto0_fu_1019_normalized_V_we1),
        .O(WEA));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_3
       (.I0(\tmp_26_reg_685_reg_n_8_[0] ),
        .I1(\tmp_24_reg_681_reg_n_8_[0] ),
        .I2(\tmp_22_reg_677_reg_n_8_[0] ),
        .I3(\tmp_28_reg_689_reg_n_8_[0] ),
        .O(DIADI[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000000E)) 
    ram_reg_i_4
       (.I0(\tmp_29_reg_693_reg_n_8_[0] ),
        .I1(\tmp_31_reg_697_reg_n_8_[0] ),
        .I2(\tmp_26_reg_685_reg_n_8_[0] ),
        .I3(\tmp_24_reg_681_reg_n_8_[0] ),
        .I4(\tmp_28_reg_689_reg_n_8_[0] ),
        .I5(\tmp_22_reg_677_reg_n_8_[0] ),
        .O(DIADI[3]));
  LUT3 #(
    .INIT(8'hF4)) 
    ram_reg_i_5
       (.I0(\tmp_22_reg_677_reg_n_8_[0] ),
        .I1(\tmp_24_reg_681_reg_n_8_[0] ),
        .I2(ram_reg_i_8_n_8),
        .O(DIADI[2]));
  LUT6 #(
    .INIT(64'h0000FFFF0000000E)) 
    ram_reg_i_6
       (.I0(tmp_33_reg_705),
        .I1(\tmp_32_reg_701_reg_n_8_[0] ),
        .I2(ram_reg_i_9_n_8),
        .I3(\tmp_28_reg_689_reg_n_8_[0] ),
        .I4(\tmp_22_reg_677_reg_n_8_[0] ),
        .I5(ram_reg_i_10_n_8),
        .O(DIADI[1]));
  LUT4 #(
    .INIT(16'hFFAE)) 
    ram_reg_i_7
       (.I0(\tmp_22_reg_677_reg_n_8_[0] ),
        .I1(\tmp_26_reg_685_reg_n_8_[0] ),
        .I2(\tmp_24_reg_681_reg_n_8_[0] ),
        .I3(ram_reg_i_11_n_8),
        .O(DIADI[0]));
  LUT6 #(
    .INIT(64'h0100010001010100)) 
    ram_reg_i_8
       (.I0(\tmp_26_reg_685_reg_n_8_[0] ),
        .I1(\tmp_28_reg_689_reg_n_8_[0] ),
        .I2(\tmp_22_reg_677_reg_n_8_[0] ),
        .I3(\tmp_29_reg_693_reg_n_8_[0] ),
        .I4(\tmp_32_reg_701_reg_n_8_[0] ),
        .I5(\tmp_31_reg_697_reg_n_8_[0] ),
        .O(ram_reg_i_8_n_8));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_9
       (.I0(\tmp_29_reg_693_reg_n_8_[0] ),
        .I1(\tmp_31_reg_697_reg_n_8_[0] ),
        .O(ram_reg_i_9_n_8));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tmp1_reg_639[2]_i_1 
       (.I0(ap_pipeline_reg_pp0_iter6_i_mid2_reg_607[2]),
        .I1(ap_pipeline_reg_pp0_iter6_tmp_reg_618),
        .O(tmp1_fu_318_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \tmp1_reg_639[3]_i_1 
       (.I0(ap_pipeline_reg_pp0_iter6_i_mid2_reg_607[2]),
        .I1(ap_pipeline_reg_pp0_iter6_tmp_reg_618),
        .I2(ap_pipeline_reg_pp0_iter6_i_mid2_reg_607[3]),
        .O(tmp1_fu_318_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \tmp1_reg_639[4]_i_1 
       (.I0(ap_pipeline_reg_pp0_iter6_tmp_reg_618),
        .I1(ap_pipeline_reg_pp0_iter6_i_mid2_reg_607[2]),
        .I2(ap_pipeline_reg_pp0_iter6_i_mid2_reg_607[3]),
        .I3(ap_pipeline_reg_pp0_iter6_i_mid2_reg_607[4]),
        .O(tmp1_fu_318_p2[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp1_reg_639[5]_i_1 
       (.I0(ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_598),
        .O(\tmp1_reg_639[5]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \tmp1_reg_639[5]_i_2 
       (.I0(ap_pipeline_reg_pp0_iter6_i_mid2_reg_607[3]),
        .I1(ap_pipeline_reg_pp0_iter6_i_mid2_reg_607[2]),
        .I2(ap_pipeline_reg_pp0_iter6_tmp_reg_618),
        .I3(ap_pipeline_reg_pp0_iter6_i_mid2_reg_607[4]),
        .I4(ap_pipeline_reg_pp0_iter6_i_mid2_reg_607[5]),
        .O(tmp1_fu_318_p2[5]));
  FDRE \tmp1_reg_639_reg[0] 
       (.C(ap_clk),
        .CE(\tmp1_reg_639[5]_i_1_n_8 ),
        .D(ap_pipeline_reg_pp0_iter6_i_mid2_reg_607[0]),
        .Q(\tmp_21_reg_660_reg[5]_0 [0]),
        .R(1'b0));
  FDRE \tmp1_reg_639_reg[1] 
       (.C(ap_clk),
        .CE(\tmp1_reg_639[5]_i_1_n_8 ),
        .D(ap_pipeline_reg_pp0_iter6_i_mid2_reg_607[1]),
        .Q(\tmp_21_reg_660_reg[5]_0 [1]),
        .R(1'b0));
  FDRE \tmp1_reg_639_reg[2] 
       (.C(ap_clk),
        .CE(\tmp1_reg_639[5]_i_1_n_8 ),
        .D(tmp1_fu_318_p2[2]),
        .Q(\tmp_21_reg_660_reg[5]_0 [2]),
        .R(1'b0));
  FDRE \tmp1_reg_639_reg[3] 
       (.C(ap_clk),
        .CE(\tmp1_reg_639[5]_i_1_n_8 ),
        .D(tmp1_fu_318_p2[3]),
        .Q(\tmp_21_reg_660_reg[5]_0 [3]),
        .R(1'b0));
  FDRE \tmp1_reg_639_reg[4] 
       (.C(ap_clk),
        .CE(\tmp1_reg_639[5]_i_1_n_8 ),
        .D(tmp1_fu_318_p2[4]),
        .Q(\tmp_21_reg_660_reg[5]_0 [4]),
        .R(1'b0));
  FDRE \tmp1_reg_639_reg[5] 
       (.C(ap_clk),
        .CE(\tmp1_reg_639[5]_i_1_n_8 ),
        .D(tmp1_fu_318_p2[5]),
        .Q(\tmp_21_reg_660_reg[5]_0 [5]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_21_reg_660[5]_i_1 
       (.I0(ap_pipeline_reg_pp0_iter7_tmp_reg_618),
        .I1(\tmp_21_reg_660_reg[5]_0 [5]),
        .O(grp_normalizeHisto0_fu_1019_descriptor_V_address0[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_21_reg_660[6]_i_1 
       (.I0(ap_pipeline_reg_pp0_iter7_exitcond_flatten_reg_598),
        .O(\tmp_21_reg_660[6]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_21_reg_660[6]_i_2 
       (.I0(\tmp_21_reg_660_reg[5]_0 [5]),
        .I1(ap_pipeline_reg_pp0_iter7_tmp_reg_618),
        .O(grp_normalizeHisto0_fu_1019_descriptor_V_address0[6]));
  FDRE \tmp_21_reg_660_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_21_reg_660[6]_i_1_n_8 ),
        .D(\tmp_21_reg_660_reg[5]_0 [0]),
        .Q(tmp_21_reg_660_reg__0[0]),
        .R(1'b0));
  FDRE \tmp_21_reg_660_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_21_reg_660[6]_i_1_n_8 ),
        .D(\tmp_21_reg_660_reg[5]_0 [1]),
        .Q(tmp_21_reg_660_reg__0[1]),
        .R(1'b0));
  FDRE \tmp_21_reg_660_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_21_reg_660[6]_i_1_n_8 ),
        .D(\tmp_21_reg_660_reg[5]_0 [2]),
        .Q(tmp_21_reg_660_reg__0[2]),
        .R(1'b0));
  FDRE \tmp_21_reg_660_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_21_reg_660[6]_i_1_n_8 ),
        .D(\tmp_21_reg_660_reg[5]_0 [3]),
        .Q(tmp_21_reg_660_reg__0[3]),
        .R(1'b0));
  FDRE \tmp_21_reg_660_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_21_reg_660[6]_i_1_n_8 ),
        .D(\tmp_21_reg_660_reg[5]_0 [4]),
        .Q(tmp_21_reg_660_reg__0[4]),
        .R(1'b0));
  FDRE \tmp_21_reg_660_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_21_reg_660[6]_i_1_n_8 ),
        .D(grp_normalizeHisto0_fu_1019_descriptor_V_address0[5]),
        .Q(tmp_21_reg_660_reg__0[5]),
        .R(1'b0));
  FDRE \tmp_21_reg_660_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_21_reg_660[6]_i_1_n_8 ),
        .D(grp_normalizeHisto0_fu_1019_descriptor_V_address0[6]),
        .Q(tmp_21_reg_660_reg__0[6]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_22_reg_677[0]_i_1 
       (.I0(\tmp_22_reg_677_reg_n_8_[0] ),
        .I1(ap_pipeline_reg_pp0_iter8_exitcond_flatten_reg_598),
        .I2(tmp_22_fu_402_p2),
        .O(\tmp_22_reg_677[0]_i_1_n_8 ));
  FDRE \tmp_22_reg_677_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_22_reg_677[0]_i_1_n_8 ),
        .Q(\tmp_22_reg_677_reg_n_8_[0] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_24_reg_681[0]_i_1 
       (.I0(\tmp_24_reg_681_reg_n_8_[0] ),
        .I1(tmp_22_fu_402_p2),
        .I2(ram_reg_0),
        .O(\tmp_24_reg_681[0]_i_1_n_8 ));
  FDRE \tmp_24_reg_681_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_24_reg_681[0]_i_1_n_8 ),
        .Q(\tmp_24_reg_681_reg_n_8_[0] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \tmp_26_reg_685[0]_i_1 
       (.I0(tmp_26_fu_473_p2),
        .I1(ram_reg_0),
        .I2(tmp_22_fu_402_p2),
        .I3(\tmp_26_reg_685_reg_n_8_[0] ),
        .O(\tmp_26_reg_685[0]_i_1_n_8 ));
  LUT4 #(
    .INIT(16'h40F4)) 
    \tmp_26_reg_685[0]_i_100 
       (.I0(tmp_25_fu_449_p2[8]),
        .I1(DOADO[6]),
        .I2(DOADO[7]),
        .I3(tmp_25_fu_449_p2[9]),
        .O(\tmp_26_reg_685[0]_i_100_n_8 ));
  LUT4 #(
    .INIT(16'h40F4)) 
    \tmp_26_reg_685[0]_i_101 
       (.I0(tmp_25_fu_449_p2[6]),
        .I1(DOADO[4]),
        .I2(DOADO[5]),
        .I3(tmp_25_fu_449_p2[7]),
        .O(\tmp_26_reg_685[0]_i_101_n_8 ));
  LUT4 #(
    .INIT(16'h40F4)) 
    \tmp_26_reg_685[0]_i_102 
       (.I0(tmp_25_fu_449_p2[4]),
        .I1(DOADO[2]),
        .I2(DOADO[3]),
        .I3(tmp_25_fu_449_p2[5]),
        .O(\tmp_26_reg_685[0]_i_102_n_8 ));
  LUT4 #(
    .INIT(16'h7130)) 
    \tmp_26_reg_685[0]_i_103 
       (.I0(tmp_25_fu_449_p2[2]),
        .I1(tmp_25_fu_449_p2[3]),
        .I2(DOADO[1]),
        .I3(DOADO[0]),
        .O(\tmp_26_reg_685[0]_i_103_n_8 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \tmp_26_reg_685[0]_i_104 
       (.I0(tmp_25_fu_449_p2[8]),
        .I1(DOADO[7]),
        .I2(tmp_25_fu_449_p2[9]),
        .I3(DOADO[6]),
        .O(\tmp_26_reg_685[0]_i_104_n_8 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \tmp_26_reg_685[0]_i_105 
       (.I0(tmp_25_fu_449_p2[6]),
        .I1(DOADO[5]),
        .I2(tmp_25_fu_449_p2[7]),
        .I3(DOADO[4]),
        .O(\tmp_26_reg_685[0]_i_105_n_8 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \tmp_26_reg_685[0]_i_106 
       (.I0(tmp_25_fu_449_p2[4]),
        .I1(DOADO[3]),
        .I2(tmp_25_fu_449_p2[5]),
        .I3(DOADO[2]),
        .O(\tmp_26_reg_685[0]_i_106_n_8 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \tmp_26_reg_685[0]_i_107 
       (.I0(tmp_25_fu_449_p2[2]),
        .I1(tmp_25_fu_449_p2[3]),
        .I2(DOADO[0]),
        .I3(DOADO[1]),
        .O(\tmp_26_reg_685[0]_i_107_n_8 ));
  LUT3 #(
    .INIT(8'h81)) 
    \tmp_26_reg_685[0]_i_11 
       (.I0(tmp_25_fu_449_p2[28]),
        .I1(tmp_25_fu_449_p2[29]),
        .I2(DOADO[14]),
        .O(\tmp_26_reg_685[0]_i_11_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_26_reg_685[0]_i_110 
       (.I0(p_shl5_cast_fu_415_p1[23]),
        .I1(p_shl5_cast_fu_415_p1[25]),
        .O(\tmp_26_reg_685[0]_i_110_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_26_reg_685[0]_i_111 
       (.I0(p_shl5_cast_fu_415_p1[22]),
        .I1(p_shl5_cast_fu_415_p1[24]),
        .O(\tmp_26_reg_685[0]_i_111_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_26_reg_685[0]_i_112 
       (.I0(p_shl5_cast_fu_415_p1[21]),
        .I1(p_shl5_cast_fu_415_p1[23]),
        .O(\tmp_26_reg_685[0]_i_112_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_26_reg_685[0]_i_113 
       (.I0(p_shl5_cast_fu_415_p1[20]),
        .I1(p_shl5_cast_fu_415_p1[22]),
        .O(\tmp_26_reg_685[0]_i_113_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_26_reg_685[0]_i_114 
       (.I0(p_shl5_cast_fu_415_p1[19]),
        .I1(p_shl5_cast_fu_415_p1[21]),
        .O(\tmp_26_reg_685[0]_i_114_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_26_reg_685[0]_i_115 
       (.I0(p_shl5_cast_fu_415_p1[18]),
        .I1(p_shl5_cast_fu_415_p1[20]),
        .O(\tmp_26_reg_685[0]_i_115_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_26_reg_685[0]_i_116 
       (.I0(p_shl5_cast_fu_415_p1[17]),
        .I1(p_shl5_cast_fu_415_p1[19]),
        .O(\tmp_26_reg_685[0]_i_116_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_26_reg_685[0]_i_117 
       (.I0(p_shl5_cast_fu_415_p1[16]),
        .I1(p_shl5_cast_fu_415_p1[18]),
        .O(\tmp_26_reg_685[0]_i_117_n_8 ));
  LUT3 #(
    .INIT(8'h81)) 
    \tmp_26_reg_685[0]_i_12 
       (.I0(tmp_25_fu_449_p2[26]),
        .I1(tmp_25_fu_449_p2[27]),
        .I2(DOADO[14]),
        .O(\tmp_26_reg_685[0]_i_12_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_26_reg_685[0]_i_128 
       (.I0(p_shl5_cast_fu_415_p1[24]),
        .I1(p_shl5_cast_fu_415_p1[27]),
        .O(\tmp_26_reg_685[0]_i_128_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_26_reg_685[0]_i_129 
       (.I0(p_shl5_cast_fu_415_p1[23]),
        .I1(p_shl5_cast_fu_415_p1[26]),
        .O(\tmp_26_reg_685[0]_i_129_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_26_reg_685[0]_i_130 
       (.I0(p_shl5_cast_fu_415_p1[22]),
        .I1(p_shl5_cast_fu_415_p1[25]),
        .O(\tmp_26_reg_685[0]_i_130_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_26_reg_685[0]_i_131 
       (.I0(p_shl5_cast_fu_415_p1[21]),
        .I1(p_shl5_cast_fu_415_p1[24]),
        .O(\tmp_26_reg_685[0]_i_131_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_26_reg_685[0]_i_132 
       (.I0(p_shl5_cast_fu_415_p1[20]),
        .I1(p_shl5_cast_fu_415_p1[23]),
        .O(\tmp_26_reg_685[0]_i_132_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_26_reg_685[0]_i_133 
       (.I0(p_shl5_cast_fu_415_p1[19]),
        .I1(p_shl5_cast_fu_415_p1[22]),
        .O(\tmp_26_reg_685[0]_i_133_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_26_reg_685[0]_i_134 
       (.I0(p_shl5_cast_fu_415_p1[18]),
        .I1(p_shl5_cast_fu_415_p1[21]),
        .O(\tmp_26_reg_685[0]_i_134_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_26_reg_685[0]_i_135 
       (.I0(p_shl5_cast_fu_415_p1[17]),
        .I1(p_shl5_cast_fu_415_p1[20]),
        .O(\tmp_26_reg_685[0]_i_135_n_8 ));
  LUT4 #(
    .INIT(16'h40F4)) 
    \tmp_26_reg_685[0]_i_136 
       (.I0(\tmp_33_reg_705_reg[0]_0 [5]),
        .I1(DOADO[6]),
        .I2(DOADO[7]),
        .I3(\tmp_33_reg_705_reg[0]_0 [6]),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h40F4)) 
    \tmp_26_reg_685[0]_i_137 
       (.I0(\tmp_33_reg_705_reg[0]_0 [3]),
        .I1(DOADO[4]),
        .I2(DOADO[5]),
        .I3(\tmp_33_reg_705_reg[0]_0 [4]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h40F4)) 
    \tmp_26_reg_685[0]_i_138 
       (.I0(\tmp_33_reg_705_reg[0]_0 [1]),
        .I1(DOADO[2]),
        .I2(DOADO[3]),
        .I3(\tmp_33_reg_705_reg[0]_0 [2]),
        .O(DI[0]));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_26_reg_685[0]_i_146 
       (.I0(p_shl5_cast_fu_415_p1[15]),
        .I1(p_shl5_cast_fu_415_p1[17]),
        .O(\tmp_26_reg_685[0]_i_146_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_26_reg_685[0]_i_147 
       (.I0(\tmp_33_reg_705_reg[0]_0 [11]),
        .I1(p_shl5_cast_fu_415_p1[16]),
        .O(\tmp_26_reg_685[0]_i_147_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_26_reg_685[0]_i_148 
       (.I0(\tmp_33_reg_705_reg[0]_0 [10]),
        .I1(p_shl5_cast_fu_415_p1[15]),
        .O(\tmp_26_reg_685[0]_i_148_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_26_reg_685[0]_i_149 
       (.I0(\tmp_33_reg_705_reg[0]_0 [9]),
        .I1(\tmp_33_reg_705_reg[0]_0 [11]),
        .O(\tmp_26_reg_685[0]_i_149_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_26_reg_685[0]_i_150 
       (.I0(\tmp_33_reg_705_reg[0]_0 [8]),
        .I1(\tmp_33_reg_705_reg[0]_0 [10]),
        .O(\tmp_26_reg_685[0]_i_150_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_26_reg_685[0]_i_151 
       (.I0(\tmp_33_reg_705_reg[0]_0 [7]),
        .I1(\tmp_33_reg_705_reg[0]_0 [9]),
        .O(\tmp_26_reg_685[0]_i_151_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_26_reg_685[0]_i_152 
       (.I0(\tmp_33_reg_705_reg[0]_0 [6]),
        .I1(\tmp_33_reg_705_reg[0]_0 [8]),
        .O(\tmp_26_reg_685[0]_i_152_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_26_reg_685[0]_i_153 
       (.I0(\tmp_33_reg_705_reg[0]_0 [5]),
        .I1(\tmp_33_reg_705_reg[0]_0 [7]),
        .O(\tmp_26_reg_685[0]_i_153_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_26_reg_685[0]_i_156 
       (.I0(p_shl5_cast_fu_415_p1[16]),
        .I1(p_shl5_cast_fu_415_p1[19]),
        .O(\tmp_26_reg_685[0]_i_156_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_26_reg_685[0]_i_157 
       (.I0(p_shl5_cast_fu_415_p1[15]),
        .I1(p_shl5_cast_fu_415_p1[18]),
        .O(\tmp_26_reg_685[0]_i_157_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_26_reg_685[0]_i_158 
       (.I0(\tmp_33_reg_705_reg[0]_0 [11]),
        .I1(p_shl5_cast_fu_415_p1[17]),
        .O(\tmp_26_reg_685[0]_i_158_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_26_reg_685[0]_i_159 
       (.I0(\tmp_33_reg_705_reg[0]_0 [10]),
        .I1(p_shl5_cast_fu_415_p1[16]),
        .O(\tmp_26_reg_685[0]_i_159_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_26_reg_685[0]_i_160 
       (.I0(\tmp_33_reg_705_reg[0]_0 [9]),
        .I1(p_shl5_cast_fu_415_p1[15]),
        .O(\tmp_26_reg_685[0]_i_160_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_26_reg_685[0]_i_161 
       (.I0(\tmp_33_reg_705_reg[0]_0 [8]),
        .I1(\tmp_33_reg_705_reg[0]_0 [11]),
        .O(\tmp_26_reg_685[0]_i_161_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_26_reg_685[0]_i_162 
       (.I0(\tmp_33_reg_705_reg[0]_0 [7]),
        .I1(\tmp_33_reg_705_reg[0]_0 [10]),
        .O(\tmp_26_reg_685[0]_i_162_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_26_reg_685[0]_i_163 
       (.I0(\tmp_33_reg_705_reg[0]_0 [6]),
        .I1(\tmp_33_reg_705_reg[0]_0 [9]),
        .O(\tmp_26_reg_685[0]_i_163_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_26_reg_685[0]_i_164 
       (.I0(\tmp_33_reg_705_reg[0]_0 [4]),
        .I1(\tmp_33_reg_705_reg[0]_0 [6]),
        .O(\tmp_26_reg_685[0]_i_164_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_26_reg_685[0]_i_165 
       (.I0(\tmp_33_reg_705_reg[0]_0 [3]),
        .I1(\tmp_33_reg_705_reg[0]_0 [5]),
        .O(\tmp_26_reg_685[0]_i_165_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_26_reg_685[0]_i_166 
       (.I0(\tmp_33_reg_705_reg[0]_0 [2]),
        .I1(\tmp_33_reg_705_reg[0]_0 [4]),
        .O(\tmp_26_reg_685[0]_i_166_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_26_reg_685[0]_i_167 
       (.I0(\tmp_33_reg_705_reg[0]_0 [1]),
        .I1(\tmp_33_reg_705_reg[0]_0 [3]),
        .O(\tmp_26_reg_685[0]_i_167_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_26_reg_685[0]_i_168 
       (.I0(\tmp_33_reg_705_reg[0]_0 [0]),
        .O(\tmp_26_reg_685[0]_i_168_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_26_reg_685[0]_i_169 
       (.I0(\tmp_33_reg_705_reg[0]_0 [0]),
        .I1(\tmp_33_reg_705_reg[0]_0 [2]),
        .O(\tmp_26_reg_685[0]_i_169_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_26_reg_685[0]_i_170 
       (.I0(\tmp_33_reg_705_reg[0]_0 [1]),
        .O(\tmp_26_reg_685[0]_i_170_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp_26_reg_685[0]_i_171 
       (.I0(\tmp_33_reg_705_reg[0]_0 [0]),
        .O(\tmp_26_reg_685[0]_i_171_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_26_reg_685[0]_i_172 
       (.I0(\tmp_33_reg_705_reg[0]_0 [5]),
        .I1(\tmp_33_reg_705_reg[0]_0 [8]),
        .O(\tmp_26_reg_685[0]_i_172_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_26_reg_685[0]_i_173 
       (.I0(\tmp_33_reg_705_reg[0]_0 [4]),
        .I1(\tmp_33_reg_705_reg[0]_0 [7]),
        .O(\tmp_26_reg_685[0]_i_173_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_26_reg_685[0]_i_174 
       (.I0(\tmp_33_reg_705_reg[0]_0 [3]),
        .I1(\tmp_33_reg_705_reg[0]_0 [6]),
        .O(\tmp_26_reg_685[0]_i_174_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_26_reg_685[0]_i_175 
       (.I0(\tmp_33_reg_705_reg[0]_0 [2]),
        .I1(\tmp_33_reg_705_reg[0]_0 [5]),
        .O(\tmp_26_reg_685[0]_i_175_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_26_reg_685[0]_i_176 
       (.I0(\tmp_33_reg_705_reg[0]_0 [0]),
        .O(\tmp_26_reg_685[0]_i_176_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_26_reg_685[0]_i_177 
       (.I0(\tmp_33_reg_705_reg[0]_0 [1]),
        .I1(\tmp_33_reg_705_reg[0]_0 [4]),
        .O(\tmp_26_reg_685[0]_i_177_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_26_reg_685[0]_i_178 
       (.I0(\tmp_33_reg_705_reg[0]_0 [0]),
        .I1(\tmp_33_reg_705_reg[0]_0 [3]),
        .O(\tmp_26_reg_685[0]_i_178_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_26_reg_685[0]_i_179 
       (.I0(\tmp_33_reg_705_reg[0]_0 [2]),
        .O(\tmp_26_reg_685[0]_i_179_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_26_reg_685[0]_i_180 
       (.I0(\tmp_33_reg_705_reg[0]_0 [1]),
        .O(\tmp_26_reg_685[0]_i_180_n_8 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_26_reg_685[0]_i_22 
       (.I0(p_shl5_cast_fu_415_p1[29]),
        .I1(p_shl5_cast_fu_415_p1[28]),
        .I2(DOADO[14]),
        .O(\tmp_26_reg_685[0]_i_22_n_8 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_26_reg_685[0]_i_23 
       (.I0(p_shl5_cast_fu_415_p1[26]),
        .I1(p_shl5_cast_fu_415_p1[27]),
        .I2(DOADO[14]),
        .O(\tmp_26_reg_685[0]_i_23_n_8 ));
  LUT3 #(
    .INIT(8'h81)) 
    \tmp_26_reg_685[0]_i_25 
       (.I0(p_shl5_cast_fu_415_p1[28]),
        .I1(p_shl5_cast_fu_415_p1[29]),
        .I2(DOADO[14]),
        .O(\tmp_26_reg_685[0]_i_25_n_8 ));
  LUT3 #(
    .INIT(8'h81)) 
    \tmp_26_reg_685[0]_i_26 
       (.I0(p_shl5_cast_fu_415_p1[27]),
        .I1(p_shl5_cast_fu_415_p1[26]),
        .I2(DOADO[14]),
        .O(\tmp_26_reg_685[0]_i_26_n_8 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_26_reg_685[0]_i_28 
       (.I0(tmp_25_fu_449_p2[25]),
        .I1(tmp_25_fu_449_p2[24]),
        .I2(DOADO[14]),
        .O(\tmp_26_reg_685[0]_i_28_n_8 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_26_reg_685[0]_i_29 
       (.I0(tmp_25_fu_449_p2[23]),
        .I1(tmp_25_fu_449_p2[22]),
        .I2(DOADO[14]),
        .O(\tmp_26_reg_685[0]_i_29_n_8 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_26_reg_685[0]_i_30 
       (.I0(tmp_25_fu_449_p2[21]),
        .I1(tmp_25_fu_449_p2[20]),
        .I2(DOADO[14]),
        .O(\tmp_26_reg_685[0]_i_30_n_8 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_26_reg_685[0]_i_31 
       (.I0(tmp_25_fu_449_p2[19]),
        .I1(tmp_25_fu_449_p2[18]),
        .I2(DOADO[14]),
        .O(\tmp_26_reg_685[0]_i_31_n_8 ));
  LUT3 #(
    .INIT(8'h81)) 
    \tmp_26_reg_685[0]_i_32 
       (.I0(tmp_25_fu_449_p2[24]),
        .I1(tmp_25_fu_449_p2[25]),
        .I2(DOADO[14]),
        .O(\tmp_26_reg_685[0]_i_32_n_8 ));
  LUT3 #(
    .INIT(8'h81)) 
    \tmp_26_reg_685[0]_i_33 
       (.I0(tmp_25_fu_449_p2[22]),
        .I1(tmp_25_fu_449_p2[23]),
        .I2(DOADO[14]),
        .O(\tmp_26_reg_685[0]_i_33_n_8 ));
  LUT3 #(
    .INIT(8'h81)) 
    \tmp_26_reg_685[0]_i_34 
       (.I0(tmp_25_fu_449_p2[20]),
        .I1(tmp_25_fu_449_p2[21]),
        .I2(DOADO[14]),
        .O(\tmp_26_reg_685[0]_i_34_n_8 ));
  LUT3 #(
    .INIT(8'h81)) 
    \tmp_26_reg_685[0]_i_35 
       (.I0(tmp_25_fu_449_p2[18]),
        .I1(tmp_25_fu_449_p2[19]),
        .I2(DOADO[14]),
        .O(\tmp_26_reg_685[0]_i_35_n_8 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_26_reg_685[0]_i_50 
       (.I0(p_shl5_cast_fu_415_p1[24]),
        .I1(p_shl5_cast_fu_415_p1[25]),
        .I2(DOADO[14]),
        .O(\tmp_26_reg_685[0]_i_50_n_8 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_26_reg_685[0]_i_51 
       (.I0(p_shl5_cast_fu_415_p1[22]),
        .I1(p_shl5_cast_fu_415_p1[23]),
        .I2(DOADO[14]),
        .O(\tmp_26_reg_685[0]_i_51_n_8 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_26_reg_685[0]_i_52 
       (.I0(p_shl5_cast_fu_415_p1[20]),
        .I1(p_shl5_cast_fu_415_p1[21]),
        .I2(DOADO[14]),
        .O(\tmp_26_reg_685[0]_i_52_n_8 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_26_reg_685[0]_i_53 
       (.I0(p_shl5_cast_fu_415_p1[18]),
        .I1(p_shl5_cast_fu_415_p1[19]),
        .I2(DOADO[14]),
        .O(\tmp_26_reg_685[0]_i_53_n_8 ));
  LUT3 #(
    .INIT(8'h81)) 
    \tmp_26_reg_685[0]_i_54 
       (.I0(p_shl5_cast_fu_415_p1[25]),
        .I1(p_shl5_cast_fu_415_p1[24]),
        .I2(DOADO[14]),
        .O(\tmp_26_reg_685[0]_i_54_n_8 ));
  LUT3 #(
    .INIT(8'h81)) 
    \tmp_26_reg_685[0]_i_55 
       (.I0(p_shl5_cast_fu_415_p1[23]),
        .I1(p_shl5_cast_fu_415_p1[22]),
        .I2(DOADO[14]),
        .O(\tmp_26_reg_685[0]_i_55_n_8 ));
  LUT3 #(
    .INIT(8'h81)) 
    \tmp_26_reg_685[0]_i_56 
       (.I0(p_shl5_cast_fu_415_p1[21]),
        .I1(p_shl5_cast_fu_415_p1[20]),
        .I2(DOADO[14]),
        .O(\tmp_26_reg_685[0]_i_56_n_8 ));
  LUT3 #(
    .INIT(8'h81)) 
    \tmp_26_reg_685[0]_i_57 
       (.I0(p_shl5_cast_fu_415_p1[19]),
        .I1(p_shl5_cast_fu_415_p1[18]),
        .I2(DOADO[14]),
        .O(\tmp_26_reg_685[0]_i_57_n_8 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_26_reg_685[0]_i_59 
       (.I0(tmp_25_fu_449_p2[17]),
        .I1(tmp_25_fu_449_p2[16]),
        .I2(DOADO[14]),
        .O(\tmp_26_reg_685[0]_i_59_n_8 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_26_reg_685[0]_i_6 
       (.I0(\tmp_28_reg_689_reg[0]_0 ),
        .I1(DOADO[14]),
        .O(\tmp_26_reg_685[0]_i_6_n_8 ));
  LUT4 #(
    .INIT(16'h7130)) 
    \tmp_26_reg_685[0]_i_60 
       (.I0(tmp_25_fu_449_p2[14]),
        .I1(tmp_25_fu_449_p2[15]),
        .I2(DOADO[13]),
        .I3(DOADO[12]),
        .O(\tmp_26_reg_685[0]_i_60_n_8 ));
  LUT4 #(
    .INIT(16'h7130)) 
    \tmp_26_reg_685[0]_i_61 
       (.I0(tmp_25_fu_449_p2[12]),
        .I1(tmp_25_fu_449_p2[13]),
        .I2(DOADO[11]),
        .I3(DOADO[10]),
        .O(\tmp_26_reg_685[0]_i_61_n_8 ));
  LUT4 #(
    .INIT(16'h40F4)) 
    \tmp_26_reg_685[0]_i_62 
       (.I0(tmp_25_fu_449_p2[10]),
        .I1(DOADO[8]),
        .I2(DOADO[9]),
        .I3(tmp_25_fu_449_p2[11]),
        .O(\tmp_26_reg_685[0]_i_62_n_8 ));
  LUT3 #(
    .INIT(8'h81)) 
    \tmp_26_reg_685[0]_i_63 
       (.I0(tmp_25_fu_449_p2[16]),
        .I1(tmp_25_fu_449_p2[17]),
        .I2(DOADO[14]),
        .O(\tmp_26_reg_685[0]_i_63_n_8 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \tmp_26_reg_685[0]_i_64 
       (.I0(tmp_25_fu_449_p2[14]),
        .I1(tmp_25_fu_449_p2[15]),
        .I2(DOADO[12]),
        .I3(DOADO[13]),
        .O(\tmp_26_reg_685[0]_i_64_n_8 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \tmp_26_reg_685[0]_i_65 
       (.I0(tmp_25_fu_449_p2[12]),
        .I1(tmp_25_fu_449_p2[13]),
        .I2(DOADO[10]),
        .I3(DOADO[11]),
        .O(\tmp_26_reg_685[0]_i_65_n_8 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \tmp_26_reg_685[0]_i_66 
       (.I0(tmp_25_fu_449_p2[10]),
        .I1(DOADO[9]),
        .I2(tmp_25_fu_449_p2[11]),
        .I3(DOADO[8]),
        .O(\tmp_26_reg_685[0]_i_66_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_26_reg_685[0]_i_69 
       (.I0(p_shl5_cast_fu_415_p1[29]),
        .O(\tmp_26_reg_685[0]_i_69_n_8 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_26_reg_685[0]_i_7 
       (.I0(tmp_25_fu_449_p2[29]),
        .I1(tmp_25_fu_449_p2[28]),
        .I2(DOADO[14]),
        .O(\tmp_26_reg_685[0]_i_7_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_26_reg_685[0]_i_70 
       (.I0(p_shl5_cast_fu_415_p1[28]),
        .O(\tmp_26_reg_685[0]_i_70_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_26_reg_685[0]_i_71 
       (.I0(p_shl5_cast_fu_415_p1[27]),
        .I1(p_shl5_cast_fu_415_p1[29]),
        .O(\tmp_26_reg_685[0]_i_71_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_26_reg_685[0]_i_72 
       (.I0(p_shl5_cast_fu_415_p1[26]),
        .I1(p_shl5_cast_fu_415_p1[28]),
        .O(\tmp_26_reg_685[0]_i_72_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_26_reg_685[0]_i_73 
       (.I0(p_shl5_cast_fu_415_p1[25]),
        .I1(p_shl5_cast_fu_415_p1[27]),
        .O(\tmp_26_reg_685[0]_i_73_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_26_reg_685[0]_i_74 
       (.I0(p_shl5_cast_fu_415_p1[24]),
        .I1(p_shl5_cast_fu_415_p1[26]),
        .O(\tmp_26_reg_685[0]_i_74_n_8 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_26_reg_685[0]_i_8 
       (.I0(tmp_25_fu_449_p2[27]),
        .I1(tmp_25_fu_449_p2[26]),
        .I2(DOADO[14]),
        .O(\tmp_26_reg_685[0]_i_8_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_26_reg_685[0]_i_86 
       (.I0(p_shl5_cast_fu_415_p1[29]),
        .O(\tmp_26_reg_685[0]_i_86_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_26_reg_685[0]_i_87 
       (.I0(p_shl5_cast_fu_415_p1[28]),
        .O(\tmp_26_reg_685[0]_i_87_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_26_reg_685[0]_i_88 
       (.I0(p_shl5_cast_fu_415_p1[27]),
        .O(\tmp_26_reg_685[0]_i_88_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_26_reg_685[0]_i_89 
       (.I0(p_shl5_cast_fu_415_p1[26]),
        .I1(p_shl5_cast_fu_415_p1[29]),
        .O(\tmp_26_reg_685[0]_i_89_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_26_reg_685[0]_i_90 
       (.I0(p_shl5_cast_fu_415_p1[25]),
        .I1(p_shl5_cast_fu_415_p1[28]),
        .O(\tmp_26_reg_685[0]_i_90_n_8 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_26_reg_685[0]_i_92 
       (.I0(p_shl5_cast_fu_415_p1[17]),
        .I1(p_shl5_cast_fu_415_p1[16]),
        .I2(DOADO[14]),
        .O(\tmp_26_reg_685[0]_i_92_n_8 ));
  LUT4 #(
    .INIT(16'h7130)) 
    \tmp_26_reg_685[0]_i_93 
       (.I0(\tmp_33_reg_705_reg[0]_0 [11]),
        .I1(p_shl5_cast_fu_415_p1[15]),
        .I2(DOADO[13]),
        .I3(DOADO[12]),
        .O(\tmp_26_reg_685[0]_i_93_n_8 ));
  LUT4 #(
    .INIT(16'h7130)) 
    \tmp_26_reg_685[0]_i_94 
       (.I0(\tmp_33_reg_705_reg[0]_0 [9]),
        .I1(\tmp_33_reg_705_reg[0]_0 [10]),
        .I2(DOADO[11]),
        .I3(DOADO[10]),
        .O(\tmp_26_reg_685[0]_i_94_n_8 ));
  LUT4 #(
    .INIT(16'h40F4)) 
    \tmp_26_reg_685[0]_i_95 
       (.I0(\tmp_33_reg_705_reg[0]_0 [7]),
        .I1(DOADO[8]),
        .I2(DOADO[9]),
        .I3(\tmp_33_reg_705_reg[0]_0 [8]),
        .O(\tmp_26_reg_685[0]_i_95_n_8 ));
  LUT3 #(
    .INIT(8'h81)) 
    \tmp_26_reg_685[0]_i_96 
       (.I0(p_shl5_cast_fu_415_p1[16]),
        .I1(DOADO[14]),
        .I2(p_shl5_cast_fu_415_p1[17]),
        .O(\tmp_26_reg_685[0]_i_96_n_8 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \tmp_26_reg_685[0]_i_97 
       (.I0(\tmp_33_reg_705_reg[0]_0 [11]),
        .I1(p_shl5_cast_fu_415_p1[15]),
        .I2(DOADO[12]),
        .I3(DOADO[13]),
        .O(\tmp_26_reg_685[0]_i_97_n_8 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \tmp_26_reg_685[0]_i_98 
       (.I0(\tmp_33_reg_705_reg[0]_0 [9]),
        .I1(\tmp_33_reg_705_reg[0]_0 [10]),
        .I2(DOADO[10]),
        .I3(DOADO[11]),
        .O(\tmp_26_reg_685[0]_i_98_n_8 ));
  FDRE \tmp_26_reg_685_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_26_reg_685[0]_i_1_n_8 ),
        .Q(\tmp_26_reg_685_reg_n_8_[0] ),
        .R(1'b0));
  CARRY4 \tmp_26_reg_685_reg[0]_i_108 
       (.CI(\tmp_26_reg_685_reg[0]_i_109_n_8 ),
        .CO({\tmp_26_reg_685_reg[0]_i_108_n_8 ,\tmp_26_reg_685_reg[0]_i_108_n_9 ,\tmp_26_reg_685_reg[0]_i_108_n_10 ,\tmp_26_reg_685_reg[0]_i_108_n_11 }),
        .CYINIT(1'b0),
        .DI({p_shl5_cast_fu_415_p1[15],\tmp_33_reg_705_reg[0]_0 [11:9]}),
        .O(tmp_25_fu_449_p2[15:12]),
        .S({\tmp_26_reg_685[0]_i_146_n_8 ,\tmp_26_reg_685[0]_i_147_n_8 ,\tmp_26_reg_685[0]_i_148_n_8 ,\tmp_26_reg_685[0]_i_149_n_8 }));
  CARRY4 \tmp_26_reg_685_reg[0]_i_109 
       (.CI(\tmp_26_reg_685_reg[0]_i_144_n_8 ),
        .CO({\tmp_26_reg_685_reg[0]_i_109_n_8 ,\tmp_26_reg_685_reg[0]_i_109_n_9 ,\tmp_26_reg_685_reg[0]_i_109_n_10 ,\tmp_26_reg_685_reg[0]_i_109_n_11 }),
        .CYINIT(1'b0),
        .DI(\tmp_33_reg_705_reg[0]_0 [8:5]),
        .O(tmp_25_fu_449_p2[11:8]),
        .S({\tmp_26_reg_685[0]_i_150_n_8 ,\tmp_26_reg_685[0]_i_151_n_8 ,\tmp_26_reg_685[0]_i_152_n_8 ,\tmp_26_reg_685[0]_i_153_n_8 }));
  CARRY4 \tmp_26_reg_685_reg[0]_i_126 
       (.CI(\tmp_26_reg_685_reg[0]_i_127_n_8 ),
        .CO({\tmp_26_reg_685_reg[0]_i_126_n_8 ,\tmp_26_reg_685_reg[0]_i_126_n_9 ,\tmp_26_reg_685_reg[0]_i_126_n_10 ,\tmp_26_reg_685_reg[0]_i_126_n_11 }),
        .CYINIT(1'b0),
        .DI({p_shl5_cast_fu_415_p1[16:15],\tmp_33_reg_705_reg[0]_0 [11:10]}),
        .O(tmp_23_fu_419_p2[14:11]),
        .S({\tmp_26_reg_685[0]_i_156_n_8 ,\tmp_26_reg_685[0]_i_157_n_8 ,\tmp_26_reg_685[0]_i_158_n_8 ,\tmp_26_reg_685[0]_i_159_n_8 }));
  CARRY4 \tmp_26_reg_685_reg[0]_i_127 
       (.CI(\tmp_26_reg_685_reg[0]_i_154_n_8 ),
        .CO({\tmp_26_reg_685_reg[0]_i_127_n_8 ,\tmp_26_reg_685_reg[0]_i_127_n_9 ,\tmp_26_reg_685_reg[0]_i_127_n_10 ,\tmp_26_reg_685_reg[0]_i_127_n_11 }),
        .CYINIT(1'b0),
        .DI(\tmp_33_reg_705_reg[0]_0 [9:6]),
        .O(tmp_23_fu_419_p2[10:7]),
        .S({\tmp_26_reg_685[0]_i_160_n_8 ,\tmp_26_reg_685[0]_i_161_n_8 ,\tmp_26_reg_685[0]_i_162_n_8 ,\tmp_26_reg_685[0]_i_163_n_8 }));
  CARRY4 \tmp_26_reg_685_reg[0]_i_144 
       (.CI(\tmp_26_reg_685_reg[0]_i_145_n_8 ),
        .CO({\tmp_26_reg_685_reg[0]_i_144_n_8 ,\tmp_26_reg_685_reg[0]_i_144_n_9 ,\tmp_26_reg_685_reg[0]_i_144_n_10 ,\tmp_26_reg_685_reg[0]_i_144_n_11 }),
        .CYINIT(1'b0),
        .DI(\tmp_33_reg_705_reg[0]_0 [4:1]),
        .O(tmp_25_fu_449_p2[7:4]),
        .S({\tmp_26_reg_685[0]_i_164_n_8 ,\tmp_26_reg_685[0]_i_165_n_8 ,\tmp_26_reg_685[0]_i_166_n_8 ,\tmp_26_reg_685[0]_i_167_n_8 }));
  CARRY4 \tmp_26_reg_685_reg[0]_i_145 
       (.CI(1'b0),
        .CO({\tmp_26_reg_685_reg[0]_i_145_n_8 ,\tmp_26_reg_685_reg[0]_i_145_n_9 ,\tmp_26_reg_685_reg[0]_i_145_n_10 ,\tmp_26_reg_685_reg[0]_i_145_n_11 }),
        .CYINIT(1'b0),
        .DI({\tmp_33_reg_705_reg[0]_0 [0],1'b0,\tmp_26_reg_685[0]_i_168_n_8 ,1'b0}),
        .O({tmp_25_fu_449_p2[3:2],\NLW_tmp_26_reg_685_reg[0]_i_145_O_UNCONNECTED [1:0]}),
        .S({\tmp_26_reg_685[0]_i_169_n_8 ,\tmp_26_reg_685[0]_i_170_n_8 ,\tmp_26_reg_685[0]_i_171_n_8 ,1'b0}));
  CARRY4 \tmp_26_reg_685_reg[0]_i_154 
       (.CI(\tmp_26_reg_685_reg[0]_i_155_n_8 ),
        .CO({\tmp_26_reg_685_reg[0]_i_154_n_8 ,\tmp_26_reg_685_reg[0]_i_154_n_9 ,\tmp_26_reg_685_reg[0]_i_154_n_10 ,\tmp_26_reg_685_reg[0]_i_154_n_11 }),
        .CYINIT(1'b0),
        .DI(\tmp_33_reg_705_reg[0]_0 [5:2]),
        .O(tmp_23_fu_419_p2[6:3]),
        .S({\tmp_26_reg_685[0]_i_172_n_8 ,\tmp_26_reg_685[0]_i_173_n_8 ,\tmp_26_reg_685[0]_i_174_n_8 ,\tmp_26_reg_685[0]_i_175_n_8 }));
  CARRY4 \tmp_26_reg_685_reg[0]_i_155 
       (.CI(1'b0),
        .CO({\tmp_26_reg_685_reg[0]_i_155_n_8 ,\tmp_26_reg_685_reg[0]_i_155_n_9 ,\tmp_26_reg_685_reg[0]_i_155_n_10 ,\tmp_26_reg_685_reg[0]_i_155_n_11 }),
        .CYINIT(\tmp_26_reg_685[0]_i_176_n_8 ),
        .DI({\tmp_33_reg_705_reg[0]_0 [1:0],1'b0,1'b0}),
        .O({tmp_23_fu_419_p2[2:0],\NLW_tmp_26_reg_685_reg[0]_i_155_O_UNCONNECTED [0]}),
        .S({\tmp_26_reg_685[0]_i_177_n_8 ,\tmp_26_reg_685[0]_i_178_n_8 ,\tmp_26_reg_685[0]_i_179_n_8 ,\tmp_26_reg_685[0]_i_180_n_8 }));
  CARRY4 \tmp_26_reg_685_reg[0]_i_2 
       (.CI(\tmp_26_reg_685_reg[0]_i_5_n_8 ),
        .CO({tmp_26_fu_473_p2,\tmp_26_reg_685_reg[0]_i_2_n_9 ,\tmp_26_reg_685_reg[0]_i_2_n_10 ,\tmp_26_reg_685_reg[0]_i_2_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,\tmp_26_reg_685[0]_i_6_n_8 ,\tmp_26_reg_685[0]_i_7_n_8 ,\tmp_26_reg_685[0]_i_8_n_8 }),
        .O(\NLW_tmp_26_reg_685_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({S,\tmp_26_reg_685[0]_i_11_n_8 ,\tmp_26_reg_685[0]_i_12_n_8 }));
  CARRY4 \tmp_26_reg_685_reg[0]_i_21 
       (.CI(\tmp_26_reg_685_reg[0]_i_49_n_8 ),
        .CO({\tmp_26_reg_685_reg[0]_i_21_n_8 ,\tmp_26_reg_685_reg[0]_i_21_n_9 ,\tmp_26_reg_685_reg[0]_i_21_n_10 ,\tmp_26_reg_685_reg[0]_i_21_n_11 }),
        .CYINIT(1'b0),
        .DI({\tmp_26_reg_685[0]_i_50_n_8 ,\tmp_26_reg_685[0]_i_51_n_8 ,\tmp_26_reg_685[0]_i_52_n_8 ,\tmp_26_reg_685[0]_i_53_n_8 }),
        .O(\NLW_tmp_26_reg_685_reg[0]_i_21_O_UNCONNECTED [3:0]),
        .S({\tmp_26_reg_685[0]_i_54_n_8 ,\tmp_26_reg_685[0]_i_55_n_8 ,\tmp_26_reg_685[0]_i_56_n_8 ,\tmp_26_reg_685[0]_i_57_n_8 }));
  CARRY4 \tmp_26_reg_685_reg[0]_i_27 
       (.CI(\tmp_26_reg_685_reg[0]_i_58_n_8 ),
        .CO({\tmp_26_reg_685_reg[0]_i_27_n_8 ,\tmp_26_reg_685_reg[0]_i_27_n_9 ,\tmp_26_reg_685_reg[0]_i_27_n_10 ,\tmp_26_reg_685_reg[0]_i_27_n_11 }),
        .CYINIT(1'b0),
        .DI({\tmp_26_reg_685[0]_i_59_n_8 ,\tmp_26_reg_685[0]_i_60_n_8 ,\tmp_26_reg_685[0]_i_61_n_8 ,\tmp_26_reg_685[0]_i_62_n_8 }),
        .O(\NLW_tmp_26_reg_685_reg[0]_i_27_O_UNCONNECTED [3:0]),
        .S({\tmp_26_reg_685[0]_i_63_n_8 ,\tmp_26_reg_685[0]_i_64_n_8 ,\tmp_26_reg_685[0]_i_65_n_8 ,\tmp_26_reg_685[0]_i_66_n_8 }));
  CARRY4 \tmp_26_reg_685_reg[0]_i_36 
       (.CI(\tmp_26_reg_685_reg[0]_i_37_n_8 ),
        .CO({\NLW_tmp_26_reg_685_reg[0]_i_36_CO_UNCONNECTED [3],\tmp_28_reg_689_reg[0]_0 ,\NLW_tmp_26_reg_685_reg[0]_i_36_CO_UNCONNECTED [1],\tmp_26_reg_685_reg[0]_i_36_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,p_shl5_cast_fu_415_p1[29:28]}),
        .O({\NLW_tmp_26_reg_685_reg[0]_i_36_O_UNCONNECTED [3:2],tmp_25_fu_449_p2[29:28]}),
        .S({1'b0,1'b1,\tmp_26_reg_685[0]_i_69_n_8 ,\tmp_26_reg_685[0]_i_70_n_8 }));
  CARRY4 \tmp_26_reg_685_reg[0]_i_37 
       (.CI(\tmp_26_reg_685_reg[0]_i_67_n_8 ),
        .CO({\tmp_26_reg_685_reg[0]_i_37_n_8 ,\tmp_26_reg_685_reg[0]_i_37_n_9 ,\tmp_26_reg_685_reg[0]_i_37_n_10 ,\tmp_26_reg_685_reg[0]_i_37_n_11 }),
        .CYINIT(1'b0),
        .DI(p_shl5_cast_fu_415_p1[27:24]),
        .O(tmp_25_fu_449_p2[27:24]),
        .S({\tmp_26_reg_685[0]_i_71_n_8 ,\tmp_26_reg_685[0]_i_72_n_8 ,\tmp_26_reg_685[0]_i_73_n_8 ,\tmp_26_reg_685[0]_i_74_n_8 }));
  CARRY4 \tmp_26_reg_685_reg[0]_i_4 
       (.CI(\tmp_26_reg_685_reg[0]_i_21_n_8 ),
        .CO({\NLW_tmp_26_reg_685_reg[0]_i_4_CO_UNCONNECTED [3],tmp_22_fu_402_p2,\tmp_26_reg_685_reg[0]_i_4_n_10 ,\tmp_26_reg_685_reg[0]_i_4_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_26_reg_685[0]_i_22_n_8 ,\tmp_26_reg_685[0]_i_23_n_8 }),
        .O(\NLW_tmp_26_reg_685_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,ram_reg_3,\tmp_26_reg_685[0]_i_25_n_8 ,\tmp_26_reg_685[0]_i_26_n_8 }));
  CARRY4 \tmp_26_reg_685_reg[0]_i_47 
       (.CI(\tmp_26_reg_685_reg[0]_i_48_n_8 ),
        .CO({\NLW_tmp_26_reg_685_reg[0]_i_47_CO_UNCONNECTED [3:2],CO,\NLW_tmp_26_reg_685_reg[0]_i_47_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,p_shl5_cast_fu_415_p1[29]}),
        .O({\NLW_tmp_26_reg_685_reg[0]_i_47_O_UNCONNECTED [3:1],tmp_23_fu_419_p2[27]}),
        .S({1'b0,1'b0,1'b1,\tmp_26_reg_685[0]_i_86_n_8 }));
  CARRY4 \tmp_26_reg_685_reg[0]_i_48 
       (.CI(\tmp_26_reg_685_reg[0]_i_84_n_8 ),
        .CO({\tmp_26_reg_685_reg[0]_i_48_n_8 ,\tmp_26_reg_685_reg[0]_i_48_n_9 ,\tmp_26_reg_685_reg[0]_i_48_n_10 ,\tmp_26_reg_685_reg[0]_i_48_n_11 }),
        .CYINIT(1'b0),
        .DI(p_shl5_cast_fu_415_p1[28:25]),
        .O(tmp_23_fu_419_p2[26:23]),
        .S({\tmp_26_reg_685[0]_i_87_n_8 ,\tmp_26_reg_685[0]_i_88_n_8 ,\tmp_26_reg_685[0]_i_89_n_8 ,\tmp_26_reg_685[0]_i_90_n_8 }));
  CARRY4 \tmp_26_reg_685_reg[0]_i_49 
       (.CI(\tmp_35_reg_650_reg[5]_0 ),
        .CO({\tmp_26_reg_685_reg[0]_i_49_n_8 ,\tmp_26_reg_685_reg[0]_i_49_n_9 ,\tmp_26_reg_685_reg[0]_i_49_n_10 ,\tmp_26_reg_685_reg[0]_i_49_n_11 }),
        .CYINIT(1'b0),
        .DI({\tmp_26_reg_685[0]_i_92_n_8 ,\tmp_26_reg_685[0]_i_93_n_8 ,\tmp_26_reg_685[0]_i_94_n_8 ,\tmp_26_reg_685[0]_i_95_n_8 }),
        .O(\NLW_tmp_26_reg_685_reg[0]_i_49_O_UNCONNECTED [3:0]),
        .S({\tmp_26_reg_685[0]_i_96_n_8 ,\tmp_26_reg_685[0]_i_97_n_8 ,\tmp_26_reg_685[0]_i_98_n_8 ,ram_reg_2}));
  CARRY4 \tmp_26_reg_685_reg[0]_i_5 
       (.CI(\tmp_26_reg_685_reg[0]_i_27_n_8 ),
        .CO({\tmp_26_reg_685_reg[0]_i_5_n_8 ,\tmp_26_reg_685_reg[0]_i_5_n_9 ,\tmp_26_reg_685_reg[0]_i_5_n_10 ,\tmp_26_reg_685_reg[0]_i_5_n_11 }),
        .CYINIT(1'b0),
        .DI({\tmp_26_reg_685[0]_i_28_n_8 ,\tmp_26_reg_685[0]_i_29_n_8 ,\tmp_26_reg_685[0]_i_30_n_8 ,\tmp_26_reg_685[0]_i_31_n_8 }),
        .O(\NLW_tmp_26_reg_685_reg[0]_i_5_O_UNCONNECTED [3:0]),
        .S({\tmp_26_reg_685[0]_i_32_n_8 ,\tmp_26_reg_685[0]_i_33_n_8 ,\tmp_26_reg_685[0]_i_34_n_8 ,\tmp_26_reg_685[0]_i_35_n_8 }));
  CARRY4 \tmp_26_reg_685_reg[0]_i_58 
       (.CI(1'b0),
        .CO({\tmp_26_reg_685_reg[0]_i_58_n_8 ,\tmp_26_reg_685_reg[0]_i_58_n_9 ,\tmp_26_reg_685_reg[0]_i_58_n_10 ,\tmp_26_reg_685_reg[0]_i_58_n_11 }),
        .CYINIT(1'b0),
        .DI({\tmp_26_reg_685[0]_i_100_n_8 ,\tmp_26_reg_685[0]_i_101_n_8 ,\tmp_26_reg_685[0]_i_102_n_8 ,\tmp_26_reg_685[0]_i_103_n_8 }),
        .O(\NLW_tmp_26_reg_685_reg[0]_i_58_O_UNCONNECTED [3:0]),
        .S({\tmp_26_reg_685[0]_i_104_n_8 ,\tmp_26_reg_685[0]_i_105_n_8 ,\tmp_26_reg_685[0]_i_106_n_8 ,\tmp_26_reg_685[0]_i_107_n_8 }));
  CARRY4 \tmp_26_reg_685_reg[0]_i_67 
       (.CI(\tmp_26_reg_685_reg[0]_i_68_n_8 ),
        .CO({\tmp_26_reg_685_reg[0]_i_67_n_8 ,\tmp_26_reg_685_reg[0]_i_67_n_9 ,\tmp_26_reg_685_reg[0]_i_67_n_10 ,\tmp_26_reg_685_reg[0]_i_67_n_11 }),
        .CYINIT(1'b0),
        .DI(p_shl5_cast_fu_415_p1[23:20]),
        .O(tmp_25_fu_449_p2[23:20]),
        .S({\tmp_26_reg_685[0]_i_110_n_8 ,\tmp_26_reg_685[0]_i_111_n_8 ,\tmp_26_reg_685[0]_i_112_n_8 ,\tmp_26_reg_685[0]_i_113_n_8 }));
  CARRY4 \tmp_26_reg_685_reg[0]_i_68 
       (.CI(\tmp_26_reg_685_reg[0]_i_108_n_8 ),
        .CO({\tmp_26_reg_685_reg[0]_i_68_n_8 ,\tmp_26_reg_685_reg[0]_i_68_n_9 ,\tmp_26_reg_685_reg[0]_i_68_n_10 ,\tmp_26_reg_685_reg[0]_i_68_n_11 }),
        .CYINIT(1'b0),
        .DI(p_shl5_cast_fu_415_p1[19:16]),
        .O(tmp_25_fu_449_p2[19:16]),
        .S({\tmp_26_reg_685[0]_i_114_n_8 ,\tmp_26_reg_685[0]_i_115_n_8 ,\tmp_26_reg_685[0]_i_116_n_8 ,\tmp_26_reg_685[0]_i_117_n_8 }));
  CARRY4 \tmp_26_reg_685_reg[0]_i_84 
       (.CI(\tmp_26_reg_685_reg[0]_i_85_n_8 ),
        .CO({\tmp_26_reg_685_reg[0]_i_84_n_8 ,\tmp_26_reg_685_reg[0]_i_84_n_9 ,\tmp_26_reg_685_reg[0]_i_84_n_10 ,\tmp_26_reg_685_reg[0]_i_84_n_11 }),
        .CYINIT(1'b0),
        .DI(p_shl5_cast_fu_415_p1[24:21]),
        .O(tmp_23_fu_419_p2[22:19]),
        .S({\tmp_26_reg_685[0]_i_128_n_8 ,\tmp_26_reg_685[0]_i_129_n_8 ,\tmp_26_reg_685[0]_i_130_n_8 ,\tmp_26_reg_685[0]_i_131_n_8 }));
  CARRY4 \tmp_26_reg_685_reg[0]_i_85 
       (.CI(\tmp_26_reg_685_reg[0]_i_126_n_8 ),
        .CO({\tmp_26_reg_685_reg[0]_i_85_n_8 ,\tmp_26_reg_685_reg[0]_i_85_n_9 ,\tmp_26_reg_685_reg[0]_i_85_n_10 ,\tmp_26_reg_685_reg[0]_i_85_n_11 }),
        .CYINIT(1'b0),
        .DI(p_shl5_cast_fu_415_p1[20:17]),
        .O(tmp_23_fu_419_p2[18:15]),
        .S({\tmp_26_reg_685[0]_i_132_n_8 ,\tmp_26_reg_685[0]_i_133_n_8 ,\tmp_26_reg_685[0]_i_134_n_8 ,\tmp_26_reg_685[0]_i_135_n_8 }));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \tmp_28_reg_689[0]_i_1 
       (.I0(tmp_28_fu_510_p2),
        .I1(tmp_26_fu_473_p2),
        .I2(ram_reg_0),
        .I3(tmp_22_fu_402_p2),
        .I4(\tmp_28_reg_689_reg_n_8_[0] ),
        .O(\tmp_28_reg_689[0]_i_1_n_8 ));
  FDRE \tmp_28_reg_689_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_28_reg_689[0]_i_1_n_8 ),
        .Q(\tmp_28_reg_689_reg_n_8_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \tmp_29_reg_693[0]_i_1 
       (.I0(tmp_29_fu_516_p2),
        .I1(tmp_28_fu_510_p2),
        .I2(ram_reg_0),
        .I3(tmp_26_fu_473_p2),
        .I4(tmp_22_fu_402_p2),
        .I5(\tmp_29_reg_693_reg_n_8_[0] ),
        .O(\tmp_29_reg_693[0]_i_1_n_8 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_29_reg_693[0]_i_10 
       (.I0(tmp_27_fu_490_p2[27]),
        .I1(tmp_27_fu_490_p2[26]),
        .I2(DOADO[14]),
        .O(\tmp_29_reg_693[0]_i_10_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_29_reg_693[0]_i_100 
       (.I0(\tmp_33_reg_705_reg[0]_0 [2]),
        .I1(\tmp_33_reg_705_reg[0]_0 [0]),
        .O(\tmp_29_reg_693[0]_i_100_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp_29_reg_693[0]_i_101 
       (.I0(\tmp_33_reg_705_reg[0]_0 [1]),
        .O(\tmp_29_reg_693[0]_i_101_n_8 ));
  LUT3 #(
    .INIT(8'h81)) 
    \tmp_29_reg_693[0]_i_12 
       (.I0(tmp_27_fu_490_p2[28]),
        .I1(DOADO[14]),
        .I2(tmp_27_fu_490_p2[29]),
        .O(\tmp_29_reg_693[0]_i_12_n_8 ));
  LUT3 #(
    .INIT(8'h81)) 
    \tmp_29_reg_693[0]_i_13 
       (.I0(tmp_27_fu_490_p2[26]),
        .I1(DOADO[14]),
        .I2(tmp_27_fu_490_p2[27]),
        .O(\tmp_29_reg_693[0]_i_13_n_8 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_29_reg_693[0]_i_15 
       (.I0(p_shl5_cast_fu_415_p1[26]),
        .I1(p_shl5_cast_fu_415_p1[25]),
        .I2(DOADO[14]),
        .O(\tmp_29_reg_693[0]_i_15_n_8 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_29_reg_693[0]_i_16 
       (.I0(p_shl5_cast_fu_415_p1[24]),
        .I1(p_shl5_cast_fu_415_p1[23]),
        .I2(DOADO[14]),
        .O(\tmp_29_reg_693[0]_i_16_n_8 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_29_reg_693[0]_i_17 
       (.I0(p_shl5_cast_fu_415_p1[22]),
        .I1(p_shl5_cast_fu_415_p1[21]),
        .I2(DOADO[14]),
        .O(\tmp_29_reg_693[0]_i_17_n_8 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_29_reg_693[0]_i_18 
       (.I0(p_shl5_cast_fu_415_p1[20]),
        .I1(p_shl5_cast_fu_415_p1[19]),
        .I2(DOADO[14]),
        .O(\tmp_29_reg_693[0]_i_18_n_8 ));
  LUT3 #(
    .INIT(8'h81)) 
    \tmp_29_reg_693[0]_i_19 
       (.I0(p_shl5_cast_fu_415_p1[25]),
        .I1(p_shl5_cast_fu_415_p1[26]),
        .I2(DOADO[14]),
        .O(\tmp_29_reg_693[0]_i_19_n_8 ));
  LUT3 #(
    .INIT(8'h81)) 
    \tmp_29_reg_693[0]_i_20 
       (.I0(p_shl5_cast_fu_415_p1[23]),
        .I1(p_shl5_cast_fu_415_p1[24]),
        .I2(DOADO[14]),
        .O(\tmp_29_reg_693[0]_i_20_n_8 ));
  LUT3 #(
    .INIT(8'h81)) 
    \tmp_29_reg_693[0]_i_21 
       (.I0(p_shl5_cast_fu_415_p1[21]),
        .I1(p_shl5_cast_fu_415_p1[22]),
        .I2(DOADO[14]),
        .O(\tmp_29_reg_693[0]_i_21_n_8 ));
  LUT3 #(
    .INIT(8'h81)) 
    \tmp_29_reg_693[0]_i_22 
       (.I0(p_shl5_cast_fu_415_p1[19]),
        .I1(p_shl5_cast_fu_415_p1[20]),
        .I2(DOADO[14]),
        .O(\tmp_29_reg_693[0]_i_22_n_8 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_29_reg_693[0]_i_24 
       (.I0(tmp_27_fu_490_p2[25]),
        .I1(tmp_27_fu_490_p2[24]),
        .I2(DOADO[14]),
        .O(\tmp_29_reg_693[0]_i_24_n_8 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_29_reg_693[0]_i_25 
       (.I0(tmp_27_fu_490_p2[23]),
        .I1(tmp_27_fu_490_p2[22]),
        .I2(DOADO[14]),
        .O(\tmp_29_reg_693[0]_i_25_n_8 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_29_reg_693[0]_i_26 
       (.I0(tmp_27_fu_490_p2[21]),
        .I1(tmp_27_fu_490_p2[20]),
        .I2(DOADO[14]),
        .O(\tmp_29_reg_693[0]_i_26_n_8 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_29_reg_693[0]_i_27 
       (.I0(tmp_27_fu_490_p2[19]),
        .I1(tmp_27_fu_490_p2[18]),
        .I2(DOADO[14]),
        .O(\tmp_29_reg_693[0]_i_27_n_8 ));
  LUT3 #(
    .INIT(8'h81)) 
    \tmp_29_reg_693[0]_i_28 
       (.I0(tmp_27_fu_490_p2[24]),
        .I1(DOADO[14]),
        .I2(tmp_27_fu_490_p2[25]),
        .O(\tmp_29_reg_693[0]_i_28_n_8 ));
  LUT3 #(
    .INIT(8'h81)) 
    \tmp_29_reg_693[0]_i_29 
       (.I0(tmp_27_fu_490_p2[22]),
        .I1(DOADO[14]),
        .I2(tmp_27_fu_490_p2[23]),
        .O(\tmp_29_reg_693[0]_i_29_n_8 ));
  LUT3 #(
    .INIT(8'h81)) 
    \tmp_29_reg_693[0]_i_30 
       (.I0(tmp_27_fu_490_p2[20]),
        .I1(DOADO[14]),
        .I2(tmp_27_fu_490_p2[21]),
        .O(\tmp_29_reg_693[0]_i_30_n_8 ));
  LUT3 #(
    .INIT(8'h81)) 
    \tmp_29_reg_693[0]_i_31 
       (.I0(tmp_27_fu_490_p2[18]),
        .I1(DOADO[14]),
        .I2(tmp_27_fu_490_p2[19]),
        .O(\tmp_29_reg_693[0]_i_31_n_8 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_29_reg_693[0]_i_35 
       (.I0(p_shl5_cast_fu_415_p1[18]),
        .I1(p_shl5_cast_fu_415_p1[17]),
        .I2(DOADO[14]),
        .O(\tmp_29_reg_693[0]_i_35_n_8 ));
  LUT4 #(
    .INIT(16'h7130)) 
    \tmp_29_reg_693[0]_i_36 
       (.I0(p_shl5_cast_fu_415_p1[15]),
        .I1(p_shl5_cast_fu_415_p1[16]),
        .I2(DOADO[13]),
        .I3(DOADO[12]),
        .O(\tmp_29_reg_693[0]_i_36_n_8 ));
  LUT4 #(
    .INIT(16'h7130)) 
    \tmp_29_reg_693[0]_i_37 
       (.I0(\tmp_33_reg_705_reg[0]_0 [10]),
        .I1(\tmp_33_reg_705_reg[0]_0 [11]),
        .I2(DOADO[11]),
        .I3(DOADO[10]),
        .O(\tmp_29_reg_693[0]_i_37_n_8 ));
  LUT4 #(
    .INIT(16'h40F4)) 
    \tmp_29_reg_693[0]_i_38 
       (.I0(\tmp_33_reg_705_reg[0]_0 [8]),
        .I1(DOADO[8]),
        .I2(DOADO[9]),
        .I3(\tmp_33_reg_705_reg[0]_0 [9]),
        .O(\tmp_29_reg_693[0]_i_38_n_8 ));
  LUT3 #(
    .INIT(8'h81)) 
    \tmp_29_reg_693[0]_i_39 
       (.I0(p_shl5_cast_fu_415_p1[17]),
        .I1(p_shl5_cast_fu_415_p1[18]),
        .I2(DOADO[14]),
        .O(\tmp_29_reg_693[0]_i_39_n_8 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \tmp_29_reg_693[0]_i_40 
       (.I0(p_shl5_cast_fu_415_p1[15]),
        .I1(p_shl5_cast_fu_415_p1[16]),
        .I2(DOADO[12]),
        .I3(DOADO[13]),
        .O(\tmp_29_reg_693[0]_i_40_n_8 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \tmp_29_reg_693[0]_i_41 
       (.I0(\tmp_33_reg_705_reg[0]_0 [10]),
        .I1(\tmp_33_reg_705_reg[0]_0 [11]),
        .I2(DOADO[10]),
        .I3(DOADO[11]),
        .O(\tmp_29_reg_693[0]_i_41_n_8 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_29_reg_693[0]_i_44 
       (.I0(tmp_27_fu_490_p2[17]),
        .I1(tmp_27_fu_490_p2[16]),
        .I2(DOADO[14]),
        .O(\tmp_29_reg_693[0]_i_44_n_8 ));
  LUT4 #(
    .INIT(16'h7130)) 
    \tmp_29_reg_693[0]_i_45 
       (.I0(tmp_27_fu_490_p2[14]),
        .I1(tmp_27_fu_490_p2[15]),
        .I2(DOADO[13]),
        .I3(DOADO[12]),
        .O(\tmp_29_reg_693[0]_i_45_n_8 ));
  LUT4 #(
    .INIT(16'h7130)) 
    \tmp_29_reg_693[0]_i_46 
       (.I0(tmp_27_fu_490_p2[12]),
        .I1(tmp_27_fu_490_p2[13]),
        .I2(DOADO[11]),
        .I3(DOADO[10]),
        .O(\tmp_29_reg_693[0]_i_46_n_8 ));
  LUT4 #(
    .INIT(16'h40F4)) 
    \tmp_29_reg_693[0]_i_47 
       (.I0(tmp_27_fu_490_p2[10]),
        .I1(DOADO[8]),
        .I2(DOADO[9]),
        .I3(tmp_27_fu_490_p2[11]),
        .O(\tmp_29_reg_693[0]_i_47_n_8 ));
  LUT3 #(
    .INIT(8'h81)) 
    \tmp_29_reg_693[0]_i_48 
       (.I0(tmp_27_fu_490_p2[16]),
        .I1(DOADO[14]),
        .I2(tmp_27_fu_490_p2[17]),
        .O(\tmp_29_reg_693[0]_i_48_n_8 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \tmp_29_reg_693[0]_i_49 
       (.I0(tmp_27_fu_490_p2[14]),
        .I1(tmp_27_fu_490_p2[15]),
        .I2(DOADO[12]),
        .I3(DOADO[13]),
        .O(\tmp_29_reg_693[0]_i_49_n_8 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_29_reg_693[0]_i_5 
       (.I0(p_shl5_cast_fu_415_p1[27]),
        .I1(p_shl5_cast_fu_415_p1[28]),
        .I2(DOADO[14]),
        .O(\tmp_29_reg_693[0]_i_5_n_8 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \tmp_29_reg_693[0]_i_50 
       (.I0(tmp_27_fu_490_p2[12]),
        .I1(tmp_27_fu_490_p2[13]),
        .I2(DOADO[10]),
        .I3(DOADO[11]),
        .O(\tmp_29_reg_693[0]_i_50_n_8 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \tmp_29_reg_693[0]_i_51 
       (.I0(tmp_27_fu_490_p2[10]),
        .I1(DOADO[9]),
        .I2(tmp_27_fu_490_p2[11]),
        .I3(DOADO[8]),
        .O(\tmp_29_reg_693[0]_i_51_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp_29_reg_693[0]_i_54 
       (.I0(p_shl5_cast_fu_415_p1[29]),
        .O(\tmp_29_reg_693[0]_i_54_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp_29_reg_693[0]_i_55 
       (.I0(p_shl5_cast_fu_415_p1[28]),
        .O(\tmp_29_reg_693[0]_i_55_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_29_reg_693[0]_i_56 
       (.I0(p_shl5_cast_fu_415_p1[29]),
        .I1(p_shl5_cast_fu_415_p1[27]),
        .O(\tmp_29_reg_693[0]_i_56_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_29_reg_693[0]_i_57 
       (.I0(p_shl5_cast_fu_415_p1[28]),
        .I1(p_shl5_cast_fu_415_p1[26]),
        .O(\tmp_29_reg_693[0]_i_57_n_8 ));
  LUT4 #(
    .INIT(16'h40F4)) 
    \tmp_29_reg_693[0]_i_58 
       (.I0(\tmp_33_reg_705_reg[0]_0 [6]),
        .I1(DOADO[6]),
        .I2(DOADO[7]),
        .I3(\tmp_33_reg_705_reg[0]_0 [7]),
        .O(\tmp_29_reg_693[0]_i_58_n_8 ));
  LUT4 #(
    .INIT(16'h40F4)) 
    \tmp_29_reg_693[0]_i_59 
       (.I0(\tmp_33_reg_705_reg[0]_0 [4]),
        .I1(DOADO[4]),
        .I2(DOADO[5]),
        .I3(\tmp_33_reg_705_reg[0]_0 [5]),
        .O(\tmp_29_reg_693[0]_i_59_n_8 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_29_reg_693[0]_i_6 
       (.I0(p_shl5_cast_fu_415_p1[29]),
        .I1(DOADO[14]),
        .O(\tmp_29_reg_693[0]_i_6_n_8 ));
  LUT4 #(
    .INIT(16'h40F4)) 
    \tmp_29_reg_693[0]_i_60 
       (.I0(\tmp_33_reg_705_reg[0]_0 [2]),
        .I1(DOADO[2]),
        .I2(DOADO[3]),
        .I3(\tmp_33_reg_705_reg[0]_0 [3]),
        .O(\tmp_29_reg_693[0]_i_60_n_8 ));
  LUT4 #(
    .INIT(16'h7130)) 
    \tmp_29_reg_693[0]_i_61 
       (.I0(\tmp_33_reg_705_reg[0]_0 [0]),
        .I1(\tmp_33_reg_705_reg[0]_0 [1]),
        .I2(DOADO[1]),
        .I3(DOADO[0]),
        .O(\tmp_29_reg_693[0]_i_61_n_8 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \tmp_29_reg_693[0]_i_65 
       (.I0(\tmp_33_reg_705_reg[0]_0 [0]),
        .I1(\tmp_33_reg_705_reg[0]_0 [1]),
        .I2(DOADO[0]),
        .I3(DOADO[1]),
        .O(\tmp_29_reg_693[0]_i_65_n_8 ));
  LUT4 #(
    .INIT(16'h40F4)) 
    \tmp_29_reg_693[0]_i_66 
       (.I0(tmp_27_fu_490_p2[8]),
        .I1(DOADO[6]),
        .I2(DOADO[7]),
        .I3(tmp_27_fu_490_p2[9]),
        .O(\tmp_29_reg_693[0]_i_66_n_8 ));
  LUT4 #(
    .INIT(16'h40F4)) 
    \tmp_29_reg_693[0]_i_67 
       (.I0(tmp_27_fu_490_p2[6]),
        .I1(DOADO[4]),
        .I2(DOADO[5]),
        .I3(tmp_27_fu_490_p2[7]),
        .O(\tmp_29_reg_693[0]_i_67_n_8 ));
  LUT4 #(
    .INIT(16'h40F4)) 
    \tmp_29_reg_693[0]_i_68 
       (.I0(tmp_27_fu_490_p2[4]),
        .I1(DOADO[2]),
        .I2(DOADO[3]),
        .I3(tmp_27_fu_490_p2[5]),
        .O(\tmp_29_reg_693[0]_i_68_n_8 ));
  LUT4 #(
    .INIT(16'h7130)) 
    \tmp_29_reg_693[0]_i_69 
       (.I0(tmp_27_fu_490_p2[2]),
        .I1(tmp_27_fu_490_p2[3]),
        .I2(DOADO[1]),
        .I3(DOADO[0]),
        .O(\tmp_29_reg_693[0]_i_69_n_8 ));
  LUT3 #(
    .INIT(8'h81)) 
    \tmp_29_reg_693[0]_i_7 
       (.I0(p_shl5_cast_fu_415_p1[28]),
        .I1(DOADO[14]),
        .I2(p_shl5_cast_fu_415_p1[27]),
        .O(\tmp_29_reg_693[0]_i_7_n_8 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \tmp_29_reg_693[0]_i_70 
       (.I0(tmp_27_fu_490_p2[8]),
        .I1(DOADO[7]),
        .I2(tmp_27_fu_490_p2[9]),
        .I3(DOADO[6]),
        .O(\tmp_29_reg_693[0]_i_70_n_8 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \tmp_29_reg_693[0]_i_71 
       (.I0(tmp_27_fu_490_p2[6]),
        .I1(DOADO[5]),
        .I2(tmp_27_fu_490_p2[7]),
        .I3(DOADO[4]),
        .O(\tmp_29_reg_693[0]_i_71_n_8 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \tmp_29_reg_693[0]_i_72 
       (.I0(tmp_27_fu_490_p2[4]),
        .I1(DOADO[3]),
        .I2(tmp_27_fu_490_p2[5]),
        .I3(DOADO[2]),
        .O(\tmp_29_reg_693[0]_i_72_n_8 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \tmp_29_reg_693[0]_i_73 
       (.I0(tmp_27_fu_490_p2[2]),
        .I1(tmp_27_fu_490_p2[3]),
        .I2(DOADO[0]),
        .I3(DOADO[1]),
        .O(\tmp_29_reg_693[0]_i_73_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_29_reg_693[0]_i_76 
       (.I0(p_shl5_cast_fu_415_p1[27]),
        .I1(p_shl5_cast_fu_415_p1[25]),
        .O(\tmp_29_reg_693[0]_i_76_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_29_reg_693[0]_i_77 
       (.I0(p_shl5_cast_fu_415_p1[26]),
        .I1(p_shl5_cast_fu_415_p1[24]),
        .O(\tmp_29_reg_693[0]_i_77_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_29_reg_693[0]_i_78 
       (.I0(p_shl5_cast_fu_415_p1[25]),
        .I1(p_shl5_cast_fu_415_p1[23]),
        .O(\tmp_29_reg_693[0]_i_78_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_29_reg_693[0]_i_79 
       (.I0(p_shl5_cast_fu_415_p1[24]),
        .I1(p_shl5_cast_fu_415_p1[22]),
        .O(\tmp_29_reg_693[0]_i_79_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_29_reg_693[0]_i_80 
       (.I0(p_shl5_cast_fu_415_p1[23]),
        .I1(p_shl5_cast_fu_415_p1[21]),
        .O(\tmp_29_reg_693[0]_i_80_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_29_reg_693[0]_i_81 
       (.I0(p_shl5_cast_fu_415_p1[22]),
        .I1(p_shl5_cast_fu_415_p1[20]),
        .O(\tmp_29_reg_693[0]_i_81_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_29_reg_693[0]_i_82 
       (.I0(p_shl5_cast_fu_415_p1[21]),
        .I1(p_shl5_cast_fu_415_p1[19]),
        .O(\tmp_29_reg_693[0]_i_82_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_29_reg_693[0]_i_83 
       (.I0(p_shl5_cast_fu_415_p1[20]),
        .I1(p_shl5_cast_fu_415_p1[18]),
        .O(\tmp_29_reg_693[0]_i_83_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_29_reg_693[0]_i_86 
       (.I0(p_shl5_cast_fu_415_p1[19]),
        .I1(p_shl5_cast_fu_415_p1[17]),
        .O(\tmp_29_reg_693[0]_i_86_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_29_reg_693[0]_i_87 
       (.I0(p_shl5_cast_fu_415_p1[18]),
        .I1(p_shl5_cast_fu_415_p1[16]),
        .O(\tmp_29_reg_693[0]_i_87_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_29_reg_693[0]_i_88 
       (.I0(p_shl5_cast_fu_415_p1[17]),
        .I1(p_shl5_cast_fu_415_p1[15]),
        .O(\tmp_29_reg_693[0]_i_88_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_29_reg_693[0]_i_89 
       (.I0(p_shl5_cast_fu_415_p1[16]),
        .I1(\tmp_33_reg_705_reg[0]_0 [11]),
        .O(\tmp_29_reg_693[0]_i_89_n_8 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_29_reg_693[0]_i_9 
       (.I0(tmp_27_fu_490_p2[29]),
        .I1(tmp_27_fu_490_p2[28]),
        .I2(DOADO[14]),
        .O(\tmp_29_reg_693[0]_i_9_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_29_reg_693[0]_i_90 
       (.I0(p_shl5_cast_fu_415_p1[15]),
        .I1(\tmp_33_reg_705_reg[0]_0 [10]),
        .O(\tmp_29_reg_693[0]_i_90_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_29_reg_693[0]_i_91 
       (.I0(\tmp_33_reg_705_reg[0]_0 [11]),
        .I1(\tmp_33_reg_705_reg[0]_0 [9]),
        .O(\tmp_29_reg_693[0]_i_91_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_29_reg_693[0]_i_92 
       (.I0(\tmp_33_reg_705_reg[0]_0 [10]),
        .I1(\tmp_33_reg_705_reg[0]_0 [8]),
        .O(\tmp_29_reg_693[0]_i_92_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_29_reg_693[0]_i_93 
       (.I0(\tmp_33_reg_705_reg[0]_0 [9]),
        .I1(\tmp_33_reg_705_reg[0]_0 [7]),
        .O(\tmp_29_reg_693[0]_i_93_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_29_reg_693[0]_i_94 
       (.I0(\tmp_33_reg_705_reg[0]_0 [8]),
        .I1(\tmp_33_reg_705_reg[0]_0 [6]),
        .O(\tmp_29_reg_693[0]_i_94_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_29_reg_693[0]_i_95 
       (.I0(\tmp_33_reg_705_reg[0]_0 [7]),
        .I1(\tmp_33_reg_705_reg[0]_0 [5]),
        .O(\tmp_29_reg_693[0]_i_95_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_29_reg_693[0]_i_96 
       (.I0(\tmp_33_reg_705_reg[0]_0 [6]),
        .I1(\tmp_33_reg_705_reg[0]_0 [4]),
        .O(\tmp_29_reg_693[0]_i_96_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_29_reg_693[0]_i_97 
       (.I0(\tmp_33_reg_705_reg[0]_0 [5]),
        .I1(\tmp_33_reg_705_reg[0]_0 [3]),
        .O(\tmp_29_reg_693[0]_i_97_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_29_reg_693[0]_i_98 
       (.I0(\tmp_33_reg_705_reg[0]_0 [4]),
        .I1(\tmp_33_reg_705_reg[0]_0 [2]),
        .O(\tmp_29_reg_693[0]_i_98_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_29_reg_693[0]_i_99 
       (.I0(\tmp_33_reg_705_reg[0]_0 [3]),
        .I1(\tmp_33_reg_705_reg[0]_0 [1]),
        .O(\tmp_29_reg_693[0]_i_99_n_8 ));
  FDRE \tmp_29_reg_693_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_29_reg_693[0]_i_1_n_8 ),
        .Q(\tmp_29_reg_693_reg_n_8_[0] ),
        .R(1'b0));
  CARRY4 \tmp_29_reg_693_reg[0]_i_14 
       (.CI(\tmp_29_reg_693_reg[0]_i_34_n_8 ),
        .CO({\tmp_29_reg_693_reg[0]_i_14_n_8 ,\tmp_29_reg_693_reg[0]_i_14_n_9 ,\tmp_29_reg_693_reg[0]_i_14_n_10 ,\tmp_29_reg_693_reg[0]_i_14_n_11 }),
        .CYINIT(1'b0),
        .DI({\tmp_29_reg_693[0]_i_35_n_8 ,\tmp_29_reg_693[0]_i_36_n_8 ,\tmp_29_reg_693[0]_i_37_n_8 ,\tmp_29_reg_693[0]_i_38_n_8 }),
        .O(\NLW_tmp_29_reg_693_reg[0]_i_14_O_UNCONNECTED [3:0]),
        .S({\tmp_29_reg_693[0]_i_39_n_8 ,\tmp_29_reg_693[0]_i_40_n_8 ,\tmp_29_reg_693[0]_i_41_n_8 ,ram_reg_5}));
  CARRY4 \tmp_29_reg_693_reg[0]_i_2 
       (.CI(\tmp_29_reg_693_reg[0]_i_4_n_8 ),
        .CO({\NLW_tmp_29_reg_693_reg[0]_i_2_CO_UNCONNECTED [3:2],tmp_29_fu_516_p2,\tmp_29_reg_693_reg[0]_i_2_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\tmp_29_reg_693[0]_i_5_n_8 }),
        .O(\NLW_tmp_29_reg_693_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\tmp_29_reg_693[0]_i_6_n_8 ,\tmp_29_reg_693[0]_i_7_n_8 }));
  CARRY4 \tmp_29_reg_693_reg[0]_i_23 
       (.CI(\tmp_29_reg_693_reg[0]_i_43_n_8 ),
        .CO({\tmp_29_reg_693_reg[0]_i_23_n_8 ,\tmp_29_reg_693_reg[0]_i_23_n_9 ,\tmp_29_reg_693_reg[0]_i_23_n_10 ,\tmp_29_reg_693_reg[0]_i_23_n_11 }),
        .CYINIT(1'b0),
        .DI({\tmp_29_reg_693[0]_i_44_n_8 ,\tmp_29_reg_693[0]_i_45_n_8 ,\tmp_29_reg_693[0]_i_46_n_8 ,\tmp_29_reg_693[0]_i_47_n_8 }),
        .O(\NLW_tmp_29_reg_693_reg[0]_i_23_O_UNCONNECTED [3:0]),
        .S({\tmp_29_reg_693[0]_i_48_n_8 ,\tmp_29_reg_693[0]_i_49_n_8 ,\tmp_29_reg_693[0]_i_50_n_8 ,\tmp_29_reg_693[0]_i_51_n_8 }));
  CARRY4 \tmp_29_reg_693_reg[0]_i_3 
       (.CI(\tmp_29_reg_693_reg[0]_i_8_n_8 ),
        .CO({\NLW_tmp_29_reg_693_reg[0]_i_3_CO_UNCONNECTED [3],tmp_28_fu_510_p2,\tmp_29_reg_693_reg[0]_i_3_n_10 ,\tmp_29_reg_693_reg[0]_i_3_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_29_reg_693[0]_i_9_n_8 ,\tmp_29_reg_693[0]_i_10_n_8 }),
        .O(\NLW_tmp_29_reg_693_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,ram_reg_6,\tmp_29_reg_693[0]_i_12_n_8 ,\tmp_29_reg_693[0]_i_13_n_8 }));
  CARRY4 \tmp_29_reg_693_reg[0]_i_32 
       (.CI(\tmp_29_reg_693_reg[0]_i_33_n_8 ),
        .CO({\NLW_tmp_29_reg_693_reg[0]_i_32_CO_UNCONNECTED [3:1],tmp_27_fu_490_p2[29]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_29_reg_693_reg[0]_i_32_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \tmp_29_reg_693_reg[0]_i_33 
       (.CI(\tmp_29_reg_693_reg[0]_i_52_n_8 ),
        .CO({\tmp_29_reg_693_reg[0]_i_33_n_8 ,\tmp_29_reg_693_reg[0]_i_33_n_9 ,\tmp_29_reg_693_reg[0]_i_33_n_10 ,\tmp_29_reg_693_reg[0]_i_33_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,p_shl5_cast_fu_415_p1[27:26]}),
        .O(tmp_27_fu_490_p2[28:25]),
        .S({\tmp_29_reg_693[0]_i_54_n_8 ,\tmp_29_reg_693[0]_i_55_n_8 ,\tmp_29_reg_693[0]_i_56_n_8 ,\tmp_29_reg_693[0]_i_57_n_8 }));
  CARRY4 \tmp_29_reg_693_reg[0]_i_34 
       (.CI(1'b0),
        .CO({\tmp_29_reg_693_reg[0]_i_34_n_8 ,\tmp_29_reg_693_reg[0]_i_34_n_9 ,\tmp_29_reg_693_reg[0]_i_34_n_10 ,\tmp_29_reg_693_reg[0]_i_34_n_11 }),
        .CYINIT(1'b0),
        .DI({\tmp_29_reg_693[0]_i_58_n_8 ,\tmp_29_reg_693[0]_i_59_n_8 ,\tmp_29_reg_693[0]_i_60_n_8 ,\tmp_29_reg_693[0]_i_61_n_8 }),
        .O(\NLW_tmp_29_reg_693_reg[0]_i_34_O_UNCONNECTED [3:0]),
        .S({ram_reg_4,\tmp_29_reg_693[0]_i_65_n_8 }));
  CARRY4 \tmp_29_reg_693_reg[0]_i_4 
       (.CI(\tmp_29_reg_693_reg[0]_i_14_n_8 ),
        .CO({\tmp_29_reg_693_reg[0]_i_4_n_8 ,\tmp_29_reg_693_reg[0]_i_4_n_9 ,\tmp_29_reg_693_reg[0]_i_4_n_10 ,\tmp_29_reg_693_reg[0]_i_4_n_11 }),
        .CYINIT(1'b0),
        .DI({\tmp_29_reg_693[0]_i_15_n_8 ,\tmp_29_reg_693[0]_i_16_n_8 ,\tmp_29_reg_693[0]_i_17_n_8 ,\tmp_29_reg_693[0]_i_18_n_8 }),
        .O(\NLW_tmp_29_reg_693_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\tmp_29_reg_693[0]_i_19_n_8 ,\tmp_29_reg_693[0]_i_20_n_8 ,\tmp_29_reg_693[0]_i_21_n_8 ,\tmp_29_reg_693[0]_i_22_n_8 }));
  CARRY4 \tmp_29_reg_693_reg[0]_i_43 
       (.CI(1'b0),
        .CO({\tmp_29_reg_693_reg[0]_i_43_n_8 ,\tmp_29_reg_693_reg[0]_i_43_n_9 ,\tmp_29_reg_693_reg[0]_i_43_n_10 ,\tmp_29_reg_693_reg[0]_i_43_n_11 }),
        .CYINIT(1'b0),
        .DI({\tmp_29_reg_693[0]_i_66_n_8 ,\tmp_29_reg_693[0]_i_67_n_8 ,\tmp_29_reg_693[0]_i_68_n_8 ,\tmp_29_reg_693[0]_i_69_n_8 }),
        .O(\NLW_tmp_29_reg_693_reg[0]_i_43_O_UNCONNECTED [3:0]),
        .S({\tmp_29_reg_693[0]_i_70_n_8 ,\tmp_29_reg_693[0]_i_71_n_8 ,\tmp_29_reg_693[0]_i_72_n_8 ,\tmp_29_reg_693[0]_i_73_n_8 }));
  CARRY4 \tmp_29_reg_693_reg[0]_i_52 
       (.CI(\tmp_29_reg_693_reg[0]_i_53_n_8 ),
        .CO({\tmp_29_reg_693_reg[0]_i_52_n_8 ,\tmp_29_reg_693_reg[0]_i_52_n_9 ,\tmp_29_reg_693_reg[0]_i_52_n_10 ,\tmp_29_reg_693_reg[0]_i_52_n_11 }),
        .CYINIT(1'b0),
        .DI(p_shl5_cast_fu_415_p1[25:22]),
        .O(tmp_27_fu_490_p2[24:21]),
        .S({\tmp_29_reg_693[0]_i_76_n_8 ,\tmp_29_reg_693[0]_i_77_n_8 ,\tmp_29_reg_693[0]_i_78_n_8 ,\tmp_29_reg_693[0]_i_79_n_8 }));
  CARRY4 \tmp_29_reg_693_reg[0]_i_53 
       (.CI(\tmp_29_reg_693_reg[0]_i_74_n_8 ),
        .CO({\tmp_29_reg_693_reg[0]_i_53_n_8 ,\tmp_29_reg_693_reg[0]_i_53_n_9 ,\tmp_29_reg_693_reg[0]_i_53_n_10 ,\tmp_29_reg_693_reg[0]_i_53_n_11 }),
        .CYINIT(1'b0),
        .DI(p_shl5_cast_fu_415_p1[21:18]),
        .O(tmp_27_fu_490_p2[20:17]),
        .S({\tmp_29_reg_693[0]_i_80_n_8 ,\tmp_29_reg_693[0]_i_81_n_8 ,\tmp_29_reg_693[0]_i_82_n_8 ,\tmp_29_reg_693[0]_i_83_n_8 }));
  CARRY4 \tmp_29_reg_693_reg[0]_i_74 
       (.CI(\tmp_29_reg_693_reg[0]_i_75_n_8 ),
        .CO({\tmp_29_reg_693_reg[0]_i_74_n_8 ,\tmp_29_reg_693_reg[0]_i_74_n_9 ,\tmp_29_reg_693_reg[0]_i_74_n_10 ,\tmp_29_reg_693_reg[0]_i_74_n_11 }),
        .CYINIT(1'b0),
        .DI({p_shl5_cast_fu_415_p1[17:15],\tmp_33_reg_705_reg[0]_0 [11]}),
        .O(tmp_27_fu_490_p2[16:13]),
        .S({\tmp_29_reg_693[0]_i_86_n_8 ,\tmp_29_reg_693[0]_i_87_n_8 ,\tmp_29_reg_693[0]_i_88_n_8 ,\tmp_29_reg_693[0]_i_89_n_8 }));
  CARRY4 \tmp_29_reg_693_reg[0]_i_75 
       (.CI(\tmp_29_reg_693_reg[0]_i_84_n_8 ),
        .CO({\tmp_29_reg_693_reg[0]_i_75_n_8 ,\tmp_29_reg_693_reg[0]_i_75_n_9 ,\tmp_29_reg_693_reg[0]_i_75_n_10 ,\tmp_29_reg_693_reg[0]_i_75_n_11 }),
        .CYINIT(1'b0),
        .DI(\tmp_33_reg_705_reg[0]_0 [10:7]),
        .O(tmp_27_fu_490_p2[12:9]),
        .S({\tmp_29_reg_693[0]_i_90_n_8 ,\tmp_29_reg_693[0]_i_91_n_8 ,\tmp_29_reg_693[0]_i_92_n_8 ,\tmp_29_reg_693[0]_i_93_n_8 }));
  CARRY4 \tmp_29_reg_693_reg[0]_i_8 
       (.CI(\tmp_29_reg_693_reg[0]_i_23_n_8 ),
        .CO({\tmp_29_reg_693_reg[0]_i_8_n_8 ,\tmp_29_reg_693_reg[0]_i_8_n_9 ,\tmp_29_reg_693_reg[0]_i_8_n_10 ,\tmp_29_reg_693_reg[0]_i_8_n_11 }),
        .CYINIT(1'b0),
        .DI({\tmp_29_reg_693[0]_i_24_n_8 ,\tmp_29_reg_693[0]_i_25_n_8 ,\tmp_29_reg_693[0]_i_26_n_8 ,\tmp_29_reg_693[0]_i_27_n_8 }),
        .O(\NLW_tmp_29_reg_693_reg[0]_i_8_O_UNCONNECTED [3:0]),
        .S({\tmp_29_reg_693[0]_i_28_n_8 ,\tmp_29_reg_693[0]_i_29_n_8 ,\tmp_29_reg_693[0]_i_30_n_8 ,\tmp_29_reg_693[0]_i_31_n_8 }));
  CARRY4 \tmp_29_reg_693_reg[0]_i_84 
       (.CI(\tmp_29_reg_693_reg[0]_i_85_n_8 ),
        .CO({\tmp_29_reg_693_reg[0]_i_84_n_8 ,\tmp_29_reg_693_reg[0]_i_84_n_9 ,\tmp_29_reg_693_reg[0]_i_84_n_10 ,\tmp_29_reg_693_reg[0]_i_84_n_11 }),
        .CYINIT(1'b0),
        .DI(\tmp_33_reg_705_reg[0]_0 [6:3]),
        .O(tmp_27_fu_490_p2[8:5]),
        .S({\tmp_29_reg_693[0]_i_94_n_8 ,\tmp_29_reg_693[0]_i_95_n_8 ,\tmp_29_reg_693[0]_i_96_n_8 ,\tmp_29_reg_693[0]_i_97_n_8 }));
  CARRY4 \tmp_29_reg_693_reg[0]_i_85 
       (.CI(1'b0),
        .CO({\tmp_29_reg_693_reg[0]_i_85_n_8 ,\tmp_29_reg_693_reg[0]_i_85_n_9 ,\tmp_29_reg_693_reg[0]_i_85_n_10 ,\tmp_29_reg_693_reg[0]_i_85_n_11 }),
        .CYINIT(1'b0),
        .DI({\tmp_33_reg_705_reg[0]_0 [2:0],1'b0}),
        .O({tmp_27_fu_490_p2[4:2],\NLW_tmp_29_reg_693_reg[0]_i_85_O_UNCONNECTED [0]}),
        .S({\tmp_29_reg_693[0]_i_98_n_8 ,\tmp_29_reg_693[0]_i_99_n_8 ,\tmp_29_reg_693[0]_i_100_n_8 ,\tmp_29_reg_693[0]_i_101_n_8 }));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_31_reg_697[0]_i_1 
       (.I0(ram_reg_1),
        .I1(tmp_31_reg_6970),
        .I2(\tmp_31_reg_697_reg_n_8_[0] ),
        .O(\tmp_31_reg_697[0]_i_1_n_8 ));
  LUT3 #(
    .INIT(8'h18)) 
    \tmp_31_reg_697[0]_i_10 
       (.I0(\tmp_31_reg_697_reg[0]_1 [3]),
        .I1(DOADO[14]),
        .I2(\tmp_31_reg_697_reg[0]_2 ),
        .O(\tmp_31_reg_697_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \tmp_31_reg_697[0]_i_3 
       (.I0(tmp_29_fu_516_p2),
        .I1(tmp_26_fu_473_p2),
        .I2(ram_reg_0),
        .I3(tmp_28_fu_510_p2),
        .I4(tmp_22_fu_402_p2),
        .O(tmp_31_reg_6970));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_31_reg_697[0]_i_34 
       (.I0(p_shl5_cast_fu_415_p1[29]),
        .O(\tmp_31_reg_697[0]_i_34_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_31_reg_697[0]_i_35 
       (.I0(p_shl5_cast_fu_415_p1[28]),
        .O(\tmp_31_reg_697[0]_i_35_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_31_reg_697[0]_i_36 
       (.I0(p_shl5_cast_fu_415_p1[27]),
        .I1(p_shl5_cast_fu_415_p1[29]),
        .O(\tmp_31_reg_697[0]_i_36_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_31_reg_697[0]_i_37 
       (.I0(p_shl5_cast_fu_415_p1[26]),
        .I1(p_shl5_cast_fu_415_p1[28]),
        .O(\tmp_31_reg_697[0]_i_37_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_31_reg_697[0]_i_48 
       (.I0(p_shl5_cast_fu_415_p1[25]),
        .I1(p_shl5_cast_fu_415_p1[27]),
        .O(\tmp_31_reg_697[0]_i_48_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_31_reg_697[0]_i_49 
       (.I0(p_shl5_cast_fu_415_p1[24]),
        .I1(p_shl5_cast_fu_415_p1[26]),
        .O(\tmp_31_reg_697[0]_i_49_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_31_reg_697[0]_i_50 
       (.I0(p_shl5_cast_fu_415_p1[23]),
        .I1(p_shl5_cast_fu_415_p1[25]),
        .O(\tmp_31_reg_697[0]_i_50_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_31_reg_697[0]_i_51 
       (.I0(p_shl5_cast_fu_415_p1[22]),
        .I1(p_shl5_cast_fu_415_p1[24]),
        .O(\tmp_31_reg_697[0]_i_51_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_31_reg_697[0]_i_52 
       (.I0(p_shl5_cast_fu_415_p1[21]),
        .I1(p_shl5_cast_fu_415_p1[23]),
        .O(\tmp_31_reg_697[0]_i_52_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_31_reg_697[0]_i_53 
       (.I0(p_shl5_cast_fu_415_p1[20]),
        .I1(p_shl5_cast_fu_415_p1[22]),
        .O(\tmp_31_reg_697[0]_i_53_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_31_reg_697[0]_i_54 
       (.I0(p_shl5_cast_fu_415_p1[19]),
        .I1(p_shl5_cast_fu_415_p1[21]),
        .O(\tmp_31_reg_697[0]_i_54_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_31_reg_697[0]_i_55 
       (.I0(p_shl5_cast_fu_415_p1[18]),
        .I1(p_shl5_cast_fu_415_p1[20]),
        .O(\tmp_31_reg_697[0]_i_55_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_31_reg_697[0]_i_58 
       (.I0(p_shl5_cast_fu_415_p1[17]),
        .I1(p_shl5_cast_fu_415_p1[19]),
        .O(\tmp_31_reg_697[0]_i_58_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_31_reg_697[0]_i_59 
       (.I0(p_shl5_cast_fu_415_p1[16]),
        .I1(p_shl5_cast_fu_415_p1[18]),
        .O(\tmp_31_reg_697[0]_i_59_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_31_reg_697[0]_i_60 
       (.I0(p_shl5_cast_fu_415_p1[15]),
        .I1(p_shl5_cast_fu_415_p1[17]),
        .O(\tmp_31_reg_697[0]_i_60_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_31_reg_697[0]_i_61 
       (.I0(\tmp_33_reg_705_reg[0]_0 [11]),
        .I1(p_shl5_cast_fu_415_p1[16]),
        .O(\tmp_31_reg_697[0]_i_61_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_31_reg_697[0]_i_62 
       (.I0(\tmp_33_reg_705_reg[0]_0 [10]),
        .I1(p_shl5_cast_fu_415_p1[15]),
        .O(\tmp_31_reg_697[0]_i_62_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_31_reg_697[0]_i_63 
       (.I0(\tmp_33_reg_705_reg[0]_0 [9]),
        .I1(\tmp_33_reg_705_reg[0]_0 [11]),
        .O(\tmp_31_reg_697[0]_i_63_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_31_reg_697[0]_i_64 
       (.I0(\tmp_33_reg_705_reg[0]_0 [8]),
        .I1(\tmp_33_reg_705_reg[0]_0 [10]),
        .O(\tmp_31_reg_697[0]_i_64_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_31_reg_697[0]_i_65 
       (.I0(\tmp_33_reg_705_reg[0]_0 [7]),
        .I1(\tmp_33_reg_705_reg[0]_0 [9]),
        .O(\tmp_31_reg_697[0]_i_65_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_31_reg_697[0]_i_66 
       (.I0(\tmp_33_reg_705_reg[0]_0 [6]),
        .I1(\tmp_33_reg_705_reg[0]_0 [8]),
        .O(\tmp_31_reg_697[0]_i_66_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_31_reg_697[0]_i_67 
       (.I0(\tmp_33_reg_705_reg[0]_0 [5]),
        .I1(\tmp_33_reg_705_reg[0]_0 [7]),
        .O(\tmp_31_reg_697[0]_i_67_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_31_reg_697[0]_i_68 
       (.I0(\tmp_33_reg_705_reg[0]_0 [4]),
        .I1(\tmp_33_reg_705_reg[0]_0 [6]),
        .O(\tmp_31_reg_697[0]_i_68_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_31_reg_697[0]_i_69 
       (.I0(\tmp_33_reg_705_reg[0]_0 [3]),
        .I1(\tmp_33_reg_705_reg[0]_0 [5]),
        .O(\tmp_31_reg_697[0]_i_69_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_31_reg_697[0]_i_70 
       (.I0(\tmp_33_reg_705_reg[0]_0 [2]),
        .I1(\tmp_33_reg_705_reg[0]_0 [4]),
        .O(\tmp_31_reg_697[0]_i_70_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_31_reg_697[0]_i_71 
       (.I0(\tmp_33_reg_705_reg[0]_0 [1]),
        .I1(\tmp_33_reg_705_reg[0]_0 [3]),
        .O(\tmp_31_reg_697[0]_i_71_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_31_reg_697[0]_i_72 
       (.I0(\tmp_33_reg_705_reg[0]_0 [0]),
        .I1(\tmp_33_reg_705_reg[0]_0 [2]),
        .O(\tmp_31_reg_697[0]_i_72_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_31_reg_697[0]_i_73 
       (.I0(\tmp_33_reg_705_reg[0]_0 [1]),
        .O(\tmp_31_reg_697[0]_i_73_n_8 ));
  FDRE \tmp_31_reg_697_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_31_reg_697[0]_i_1_n_8 ),
        .Q(\tmp_31_reg_697_reg_n_8_[0] ),
        .R(1'b0));
  CARRY4 \tmp_31_reg_697_reg[0]_i_21 
       (.CI(\tmp_31_reg_697_reg[0]_i_22_n_8 ),
        .CO({\NLW_tmp_31_reg_697_reg[0]_i_21_CO_UNCONNECTED [3:1],\tmp_31_reg_697_reg[0]_2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_31_reg_697_reg[0]_i_21_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \tmp_31_reg_697_reg[0]_i_22 
       (.CI(\tmp_31_reg_697_reg[0]_i_32_n_8 ),
        .CO({\tmp_31_reg_697_reg[0]_i_22_n_8 ,\tmp_31_reg_697_reg[0]_i_22_n_9 ,\tmp_31_reg_697_reg[0]_i_22_n_10 ,\tmp_31_reg_697_reg[0]_i_22_n_11 }),
        .CYINIT(1'b0),
        .DI(p_shl5_cast_fu_415_p1[29:26]),
        .O(\tmp_31_reg_697_reg[0]_1 ),
        .S({\tmp_31_reg_697[0]_i_34_n_8 ,\tmp_31_reg_697[0]_i_35_n_8 ,\tmp_31_reg_697[0]_i_36_n_8 ,\tmp_31_reg_697[0]_i_37_n_8 }));
  CARRY4 \tmp_31_reg_697_reg[0]_i_32 
       (.CI(\tmp_31_reg_697_reg[0]_i_33_n_8 ),
        .CO({\tmp_31_reg_697_reg[0]_i_32_n_8 ,\tmp_31_reg_697_reg[0]_i_32_n_9 ,\tmp_31_reg_697_reg[0]_i_32_n_10 ,\tmp_31_reg_697_reg[0]_i_32_n_11 }),
        .CYINIT(1'b0),
        .DI(p_shl5_cast_fu_415_p1[25:22]),
        .O(\tmp_31_reg_697_reg[0]_7 ),
        .S({\tmp_31_reg_697[0]_i_48_n_8 ,\tmp_31_reg_697[0]_i_49_n_8 ,\tmp_31_reg_697[0]_i_50_n_8 ,\tmp_31_reg_697[0]_i_51_n_8 }));
  CARRY4 \tmp_31_reg_697_reg[0]_i_33 
       (.CI(\tmp_31_reg_697_reg[0]_i_46_n_8 ),
        .CO({\tmp_31_reg_697_reg[0]_i_33_n_8 ,\tmp_31_reg_697_reg[0]_i_33_n_9 ,\tmp_31_reg_697_reg[0]_i_33_n_10 ,\tmp_31_reg_697_reg[0]_i_33_n_11 }),
        .CYINIT(1'b0),
        .DI(p_shl5_cast_fu_415_p1[21:18]),
        .O(\tmp_31_reg_697_reg[0]_6 ),
        .S({\tmp_31_reg_697[0]_i_52_n_8 ,\tmp_31_reg_697[0]_i_53_n_8 ,\tmp_31_reg_697[0]_i_54_n_8 ,\tmp_31_reg_697[0]_i_55_n_8 }));
  CARRY4 \tmp_31_reg_697_reg[0]_i_46 
       (.CI(\tmp_31_reg_697_reg[0]_i_47_n_8 ),
        .CO({\tmp_31_reg_697_reg[0]_i_46_n_8 ,\tmp_31_reg_697_reg[0]_i_46_n_9 ,\tmp_31_reg_697_reg[0]_i_46_n_10 ,\tmp_31_reg_697_reg[0]_i_46_n_11 }),
        .CYINIT(1'b0),
        .DI({p_shl5_cast_fu_415_p1[17:15],\tmp_33_reg_705_reg[0]_0 [11]}),
        .O(\tmp_31_reg_697_reg[0]_5 ),
        .S({\tmp_31_reg_697[0]_i_58_n_8 ,\tmp_31_reg_697[0]_i_59_n_8 ,\tmp_31_reg_697[0]_i_60_n_8 ,\tmp_31_reg_697[0]_i_61_n_8 }));
  CARRY4 \tmp_31_reg_697_reg[0]_i_47 
       (.CI(\tmp_31_reg_697_reg[0]_i_56_n_8 ),
        .CO({\tmp_31_reg_697_reg[0]_i_47_n_8 ,\tmp_31_reg_697_reg[0]_i_47_n_9 ,\tmp_31_reg_697_reg[0]_i_47_n_10 ,\tmp_31_reg_697_reg[0]_i_47_n_11 }),
        .CYINIT(1'b0),
        .DI(\tmp_33_reg_705_reg[0]_0 [10:7]),
        .O(\tmp_31_reg_697_reg[0]_4 ),
        .S({\tmp_31_reg_697[0]_i_62_n_8 ,\tmp_31_reg_697[0]_i_63_n_8 ,\tmp_31_reg_697[0]_i_64_n_8 ,\tmp_31_reg_697[0]_i_65_n_8 }));
  CARRY4 \tmp_31_reg_697_reg[0]_i_56 
       (.CI(\tmp_31_reg_697_reg[0]_i_57_n_8 ),
        .CO({\tmp_31_reg_697_reg[0]_i_56_n_8 ,\tmp_31_reg_697_reg[0]_i_56_n_9 ,\tmp_31_reg_697_reg[0]_i_56_n_10 ,\tmp_31_reg_697_reg[0]_i_56_n_11 }),
        .CYINIT(1'b0),
        .DI(\tmp_33_reg_705_reg[0]_0 [6:3]),
        .O(\tmp_31_reg_697_reg[0]_3 ),
        .S({\tmp_31_reg_697[0]_i_66_n_8 ,\tmp_31_reg_697[0]_i_67_n_8 ,\tmp_31_reg_697[0]_i_68_n_8 ,\tmp_31_reg_697[0]_i_69_n_8 }));
  CARRY4 \tmp_31_reg_697_reg[0]_i_57 
       (.CI(1'b0),
        .CO({\tmp_31_reg_697_reg[0]_i_57_n_8 ,\tmp_31_reg_697_reg[0]_i_57_n_9 ,\tmp_31_reg_697_reg[0]_i_57_n_10 ,\tmp_31_reg_697_reg[0]_i_57_n_11 }),
        .CYINIT(\tmp_26_reg_685[0]_i_176_n_8 ),
        .DI({\tmp_33_reg_705_reg[0]_0 [2:0],1'b0}),
        .O({O,\NLW_tmp_31_reg_697_reg[0]_i_57_O_UNCONNECTED [0]}),
        .S({\tmp_31_reg_697[0]_i_70_n_8 ,\tmp_31_reg_697[0]_i_71_n_8 ,\tmp_31_reg_697[0]_i_72_n_8 ,\tmp_31_reg_697[0]_i_73_n_8 }));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_32_reg_701[0]_i_1 
       (.I0(tmp_32_fu_565_p2),
        .I1(tmp_32_reg_7010),
        .I2(\tmp_32_reg_701_reg_n_8_[0] ),
        .O(\tmp_32_reg_701[0]_i_1_n_8 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_32_reg_701[0]_i_10 
       (.I0(p_shl5_cast_fu_415_p1[24]),
        .I1(p_shl5_cast_fu_415_p1[25]),
        .I2(DOADO[14]),
        .O(\tmp_32_reg_701[0]_i_10_n_8 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_32_reg_701[0]_i_11 
       (.I0(p_shl5_cast_fu_415_p1[22]),
        .I1(p_shl5_cast_fu_415_p1[23]),
        .I2(DOADO[14]),
        .O(\tmp_32_reg_701[0]_i_11_n_8 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_32_reg_701[0]_i_12 
       (.I0(p_shl5_cast_fu_415_p1[20]),
        .I1(p_shl5_cast_fu_415_p1[21]),
        .I2(DOADO[14]),
        .O(\tmp_32_reg_701[0]_i_12_n_8 ));
  LUT3 #(
    .INIT(8'h81)) 
    \tmp_32_reg_701[0]_i_13 
       (.I0(p_shl5_cast_fu_415_p1[27]),
        .I1(p_shl5_cast_fu_415_p1[26]),
        .I2(DOADO[14]),
        .O(\tmp_32_reg_701[0]_i_13_n_8 ));
  LUT3 #(
    .INIT(8'h81)) 
    \tmp_32_reg_701[0]_i_14 
       (.I0(p_shl5_cast_fu_415_p1[25]),
        .I1(p_shl5_cast_fu_415_p1[24]),
        .I2(DOADO[14]),
        .O(\tmp_32_reg_701[0]_i_14_n_8 ));
  LUT3 #(
    .INIT(8'h81)) 
    \tmp_32_reg_701[0]_i_15 
       (.I0(p_shl5_cast_fu_415_p1[23]),
        .I1(p_shl5_cast_fu_415_p1[22]),
        .I2(DOADO[14]),
        .O(\tmp_32_reg_701[0]_i_15_n_8 ));
  LUT3 #(
    .INIT(8'h81)) 
    \tmp_32_reg_701[0]_i_16 
       (.I0(p_shl5_cast_fu_415_p1[21]),
        .I1(p_shl5_cast_fu_415_p1[20]),
        .I2(DOADO[14]),
        .O(\tmp_32_reg_701[0]_i_16_n_8 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_32_reg_701[0]_i_18 
       (.I0(p_shl5_cast_fu_415_p1[18]),
        .I1(p_shl5_cast_fu_415_p1[19]),
        .I2(DOADO[14]),
        .O(\tmp_32_reg_701[0]_i_18_n_8 ));
  LUT4 #(
    .INIT(16'h7130)) 
    \tmp_32_reg_701[0]_i_19 
       (.I0(p_shl5_cast_fu_415_p1[16]),
        .I1(p_shl5_cast_fu_415_p1[17]),
        .I2(DOADO[13]),
        .I3(DOADO[12]),
        .O(\tmp_32_reg_701[0]_i_19_n_8 ));
  LUT4 #(
    .INIT(16'h7130)) 
    \tmp_32_reg_701[0]_i_20 
       (.I0(\tmp_33_reg_705_reg[0]_0 [11]),
        .I1(p_shl5_cast_fu_415_p1[15]),
        .I2(DOADO[11]),
        .I3(DOADO[10]),
        .O(\tmp_32_reg_701[0]_i_20_n_8 ));
  LUT4 #(
    .INIT(16'h40F4)) 
    \tmp_32_reg_701[0]_i_21 
       (.I0(\tmp_33_reg_705_reg[0]_0 [9]),
        .I1(DOADO[8]),
        .I2(DOADO[9]),
        .I3(\tmp_33_reg_705_reg[0]_0 [10]),
        .O(\tmp_32_reg_701[0]_i_21_n_8 ));
  LUT3 #(
    .INIT(8'h81)) 
    \tmp_32_reg_701[0]_i_22 
       (.I0(p_shl5_cast_fu_415_p1[19]),
        .I1(p_shl5_cast_fu_415_p1[18]),
        .I2(DOADO[14]),
        .O(\tmp_32_reg_701[0]_i_22_n_8 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \tmp_32_reg_701[0]_i_23 
       (.I0(p_shl5_cast_fu_415_p1[16]),
        .I1(p_shl5_cast_fu_415_p1[17]),
        .I2(DOADO[12]),
        .I3(DOADO[13]),
        .O(\tmp_32_reg_701[0]_i_23_n_8 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \tmp_32_reg_701[0]_i_24 
       (.I0(\tmp_33_reg_705_reg[0]_0 [11]),
        .I1(p_shl5_cast_fu_415_p1[15]),
        .I2(DOADO[10]),
        .I3(DOADO[11]),
        .O(\tmp_32_reg_701[0]_i_24_n_8 ));
  LUT4 #(
    .INIT(16'h40F4)) 
    \tmp_32_reg_701[0]_i_26 
       (.I0(\tmp_33_reg_705_reg[0]_0 [7]),
        .I1(DOADO[6]),
        .I2(DOADO[7]),
        .I3(\tmp_33_reg_705_reg[0]_0 [8]),
        .O(\tmp_32_reg_701[0]_i_26_n_8 ));
  LUT4 #(
    .INIT(16'h40F4)) 
    \tmp_32_reg_701[0]_i_27 
       (.I0(\tmp_33_reg_705_reg[0]_0 [5]),
        .I1(DOADO[4]),
        .I2(DOADO[5]),
        .I3(\tmp_33_reg_705_reg[0]_0 [6]),
        .O(\tmp_32_reg_701[0]_i_27_n_8 ));
  LUT4 #(
    .INIT(16'h40F4)) 
    \tmp_32_reg_701[0]_i_28 
       (.I0(\tmp_33_reg_705_reg[0]_0 [3]),
        .I1(DOADO[2]),
        .I2(DOADO[3]),
        .I3(\tmp_33_reg_705_reg[0]_0 [4]),
        .O(\tmp_32_reg_701[0]_i_28_n_8 ));
  LUT4 #(
    .INIT(16'h7130)) 
    \tmp_32_reg_701[0]_i_29 
       (.I0(\tmp_33_reg_705_reg[0]_0 [1]),
        .I1(\tmp_33_reg_705_reg[0]_0 [2]),
        .I2(DOADO[1]),
        .I3(DOADO[0]),
        .O(\tmp_32_reg_701[0]_i_29_n_8 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \tmp_32_reg_701[0]_i_3 
       (.I0(tmp_22_fu_402_p2),
        .I1(tmp_28_fu_510_p2),
        .I2(ram_reg_0),
        .I3(tmp_26_fu_473_p2),
        .I4(tmp_29_fu_516_p2),
        .I5(ram_reg_1),
        .O(tmp_32_reg_7010));
  LUT4 #(
    .INIT(16'h8421)) 
    \tmp_32_reg_701[0]_i_33 
       (.I0(\tmp_33_reg_705_reg[0]_0 [1]),
        .I1(\tmp_33_reg_705_reg[0]_0 [2]),
        .I2(DOADO[0]),
        .I3(DOADO[1]),
        .O(\tmp_32_reg_701[0]_i_33_n_8 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_32_reg_701[0]_i_5 
       (.I0(p_shl5_cast_fu_415_p1[29]),
        .I1(p_shl5_cast_fu_415_p1[28]),
        .I2(DOADO[14]),
        .O(\tmp_32_reg_701[0]_i_5_n_8 ));
  LUT3 #(
    .INIT(8'h81)) 
    \tmp_32_reg_701[0]_i_7 
       (.I0(p_shl5_cast_fu_415_p1[28]),
        .I1(p_shl5_cast_fu_415_p1[29]),
        .I2(DOADO[14]),
        .O(\tmp_32_reg_701[0]_i_7_n_8 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_32_reg_701[0]_i_9 
       (.I0(p_shl5_cast_fu_415_p1[26]),
        .I1(p_shl5_cast_fu_415_p1[27]),
        .I2(DOADO[14]),
        .O(\tmp_32_reg_701[0]_i_9_n_8 ));
  FDRE \tmp_32_reg_701_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_32_reg_701[0]_i_1_n_8 ),
        .Q(\tmp_32_reg_701_reg_n_8_[0] ),
        .R(1'b0));
  CARRY4 \tmp_32_reg_701_reg[0]_i_17 
       (.CI(1'b0),
        .CO({\tmp_32_reg_701_reg[0]_i_17_n_8 ,\tmp_32_reg_701_reg[0]_i_17_n_9 ,\tmp_32_reg_701_reg[0]_i_17_n_10 ,\tmp_32_reg_701_reg[0]_i_17_n_11 }),
        .CYINIT(1'b0),
        .DI({\tmp_32_reg_701[0]_i_26_n_8 ,\tmp_32_reg_701[0]_i_27_n_8 ,\tmp_32_reg_701[0]_i_28_n_8 ,\tmp_32_reg_701[0]_i_29_n_8 }),
        .O(\NLW_tmp_32_reg_701_reg[0]_i_17_O_UNCONNECTED [3:0]),
        .S({ram_reg_7,\tmp_32_reg_701[0]_i_33_n_8 }));
  CARRY4 \tmp_32_reg_701_reg[0]_i_2 
       (.CI(\tmp_32_reg_701_reg[0]_i_4_n_8 ),
        .CO({\NLW_tmp_32_reg_701_reg[0]_i_2_CO_UNCONNECTED [3:2],tmp_32_fu_565_p2,\tmp_32_reg_701_reg[0]_i_2_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\tmp_32_reg_701[0]_i_5_n_8 }),
        .O(\NLW_tmp_32_reg_701_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,ram_reg_9,\tmp_32_reg_701[0]_i_7_n_8 }));
  CARRY4 \tmp_32_reg_701_reg[0]_i_4 
       (.CI(\tmp_32_reg_701_reg[0]_i_8_n_8 ),
        .CO({\tmp_32_reg_701_reg[0]_i_4_n_8 ,\tmp_32_reg_701_reg[0]_i_4_n_9 ,\tmp_32_reg_701_reg[0]_i_4_n_10 ,\tmp_32_reg_701_reg[0]_i_4_n_11 }),
        .CYINIT(1'b0),
        .DI({\tmp_32_reg_701[0]_i_9_n_8 ,\tmp_32_reg_701[0]_i_10_n_8 ,\tmp_32_reg_701[0]_i_11_n_8 ,\tmp_32_reg_701[0]_i_12_n_8 }),
        .O(\NLW_tmp_32_reg_701_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\tmp_32_reg_701[0]_i_13_n_8 ,\tmp_32_reg_701[0]_i_14_n_8 ,\tmp_32_reg_701[0]_i_15_n_8 ,\tmp_32_reg_701[0]_i_16_n_8 }));
  CARRY4 \tmp_32_reg_701_reg[0]_i_8 
       (.CI(\tmp_32_reg_701_reg[0]_i_17_n_8 ),
        .CO({\tmp_32_reg_701_reg[0]_i_8_n_8 ,\tmp_32_reg_701_reg[0]_i_8_n_9 ,\tmp_32_reg_701_reg[0]_i_8_n_10 ,\tmp_32_reg_701_reg[0]_i_8_n_11 }),
        .CYINIT(1'b0),
        .DI({\tmp_32_reg_701[0]_i_18_n_8 ,\tmp_32_reg_701[0]_i_19_n_8 ,\tmp_32_reg_701[0]_i_20_n_8 ,\tmp_32_reg_701[0]_i_21_n_8 }),
        .O(\NLW_tmp_32_reg_701_reg[0]_i_8_O_UNCONNECTED [3:0]),
        .S({\tmp_32_reg_701[0]_i_22_n_8 ,\tmp_32_reg_701[0]_i_23_n_8 ,\tmp_32_reg_701[0]_i_24_n_8 ,ram_reg_8}));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_33_reg_705[0]_i_1 
       (.I0(tmp_33_fu_584_p2),
        .I1(tmp_32_reg_7010),
        .I2(tmp_32_fu_565_p2),
        .I3(tmp_33_reg_705),
        .O(\tmp_33_reg_705[0]_i_1_n_8 ));
  LUT3 #(
    .INIT(8'h81)) 
    \tmp_33_reg_705[0]_i_10 
       (.I0(p_shl5_cast_fu_415_p1[28]),
        .I1(DOADO[14]),
        .I2(p_shl5_cast_fu_415_p1[27]),
        .O(\tmp_33_reg_705[0]_i_10_n_8 ));
  LUT3 #(
    .INIT(8'h81)) 
    \tmp_33_reg_705[0]_i_11 
       (.I0(p_shl5_cast_fu_415_p1[25]),
        .I1(p_shl5_cast_fu_415_p1[26]),
        .I2(DOADO[14]),
        .O(\tmp_33_reg_705[0]_i_11_n_8 ));
  LUT3 #(
    .INIT(8'h81)) 
    \tmp_33_reg_705[0]_i_12 
       (.I0(p_shl5_cast_fu_415_p1[23]),
        .I1(p_shl5_cast_fu_415_p1[24]),
        .I2(DOADO[14]),
        .O(\tmp_33_reg_705[0]_i_12_n_8 ));
  LUT3 #(
    .INIT(8'h81)) 
    \tmp_33_reg_705[0]_i_13 
       (.I0(p_shl5_cast_fu_415_p1[21]),
        .I1(p_shl5_cast_fu_415_p1[22]),
        .I2(DOADO[14]),
        .O(\tmp_33_reg_705[0]_i_13_n_8 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_33_reg_705[0]_i_15 
       (.I0(p_shl5_cast_fu_415_p1[20]),
        .I1(p_shl5_cast_fu_415_p1[19]),
        .I2(DOADO[14]),
        .O(\tmp_33_reg_705[0]_i_15_n_8 ));
  LUT4 #(
    .INIT(16'h7130)) 
    \tmp_33_reg_705[0]_i_16 
       (.I0(p_shl5_cast_fu_415_p1[17]),
        .I1(p_shl5_cast_fu_415_p1[18]),
        .I2(DOADO[13]),
        .I3(DOADO[12]),
        .O(\tmp_33_reg_705[0]_i_16_n_8 ));
  LUT4 #(
    .INIT(16'h7130)) 
    \tmp_33_reg_705[0]_i_17 
       (.I0(p_shl5_cast_fu_415_p1[15]),
        .I1(p_shl5_cast_fu_415_p1[16]),
        .I2(DOADO[11]),
        .I3(DOADO[10]),
        .O(\tmp_33_reg_705[0]_i_17_n_8 ));
  LUT4 #(
    .INIT(16'h40F4)) 
    \tmp_33_reg_705[0]_i_18 
       (.I0(\tmp_33_reg_705_reg[0]_0 [10]),
        .I1(DOADO[8]),
        .I2(DOADO[9]),
        .I3(\tmp_33_reg_705_reg[0]_0 [11]),
        .O(\tmp_33_reg_705[0]_i_18_n_8 ));
  LUT3 #(
    .INIT(8'h81)) 
    \tmp_33_reg_705[0]_i_19 
       (.I0(p_shl5_cast_fu_415_p1[19]),
        .I1(p_shl5_cast_fu_415_p1[20]),
        .I2(DOADO[14]),
        .O(\tmp_33_reg_705[0]_i_19_n_8 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \tmp_33_reg_705[0]_i_20 
       (.I0(p_shl5_cast_fu_415_p1[17]),
        .I1(p_shl5_cast_fu_415_p1[18]),
        .I2(DOADO[12]),
        .I3(DOADO[13]),
        .O(\tmp_33_reg_705[0]_i_20_n_8 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \tmp_33_reg_705[0]_i_21 
       (.I0(p_shl5_cast_fu_415_p1[15]),
        .I1(p_shl5_cast_fu_415_p1[16]),
        .I2(DOADO[10]),
        .I3(DOADO[11]),
        .O(\tmp_33_reg_705[0]_i_21_n_8 ));
  LUT4 #(
    .INIT(16'h40F4)) 
    \tmp_33_reg_705[0]_i_23 
       (.I0(\tmp_33_reg_705_reg[0]_0 [8]),
        .I1(DOADO[6]),
        .I2(DOADO[7]),
        .I3(\tmp_33_reg_705_reg[0]_0 [9]),
        .O(\tmp_33_reg_705[0]_i_23_n_8 ));
  LUT4 #(
    .INIT(16'h40F4)) 
    \tmp_33_reg_705[0]_i_24 
       (.I0(\tmp_33_reg_705_reg[0]_0 [6]),
        .I1(DOADO[4]),
        .I2(DOADO[5]),
        .I3(\tmp_33_reg_705_reg[0]_0 [7]),
        .O(\tmp_33_reg_705[0]_i_24_n_8 ));
  LUT4 #(
    .INIT(16'h40F4)) 
    \tmp_33_reg_705[0]_i_25 
       (.I0(\tmp_33_reg_705_reg[0]_0 [4]),
        .I1(DOADO[2]),
        .I2(DOADO[3]),
        .I3(\tmp_33_reg_705_reg[0]_0 [5]),
        .O(\tmp_33_reg_705[0]_i_25_n_8 ));
  LUT4 #(
    .INIT(16'h7130)) 
    \tmp_33_reg_705[0]_i_26 
       (.I0(\tmp_33_reg_705_reg[0]_0 [2]),
        .I1(\tmp_33_reg_705_reg[0]_0 [3]),
        .I2(DOADO[1]),
        .I3(DOADO[0]),
        .O(\tmp_33_reg_705[0]_i_26_n_8 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \tmp_33_reg_705[0]_i_30 
       (.I0(\tmp_33_reg_705_reg[0]_0 [2]),
        .I1(\tmp_33_reg_705_reg[0]_0 [3]),
        .I2(DOADO[0]),
        .I3(DOADO[1]),
        .O(\tmp_33_reg_705[0]_i_30_n_8 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_33_reg_705[0]_i_4 
       (.I0(p_shl5_cast_fu_415_p1[29]),
        .I1(DOADO[14]),
        .O(\tmp_33_reg_705[0]_i_4_n_8 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_33_reg_705[0]_i_6 
       (.I0(p_shl5_cast_fu_415_p1[27]),
        .I1(p_shl5_cast_fu_415_p1[28]),
        .I2(DOADO[14]),
        .O(\tmp_33_reg_705[0]_i_6_n_8 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_33_reg_705[0]_i_7 
       (.I0(p_shl5_cast_fu_415_p1[26]),
        .I1(p_shl5_cast_fu_415_p1[25]),
        .I2(DOADO[14]),
        .O(\tmp_33_reg_705[0]_i_7_n_8 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_33_reg_705[0]_i_8 
       (.I0(p_shl5_cast_fu_415_p1[24]),
        .I1(p_shl5_cast_fu_415_p1[23]),
        .I2(DOADO[14]),
        .O(\tmp_33_reg_705[0]_i_8_n_8 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_33_reg_705[0]_i_9 
       (.I0(p_shl5_cast_fu_415_p1[22]),
        .I1(p_shl5_cast_fu_415_p1[21]),
        .I2(DOADO[14]),
        .O(\tmp_33_reg_705[0]_i_9_n_8 ));
  FDRE \tmp_33_reg_705_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_33_reg_705[0]_i_1_n_8 ),
        .Q(tmp_33_reg_705),
        .R(1'b0));
  CARRY4 \tmp_33_reg_705_reg[0]_i_14 
       (.CI(1'b0),
        .CO({\tmp_33_reg_705_reg[0]_i_14_n_8 ,\tmp_33_reg_705_reg[0]_i_14_n_9 ,\tmp_33_reg_705_reg[0]_i_14_n_10 ,\tmp_33_reg_705_reg[0]_i_14_n_11 }),
        .CYINIT(1'b0),
        .DI({\tmp_33_reg_705[0]_i_23_n_8 ,\tmp_33_reg_705[0]_i_24_n_8 ,\tmp_33_reg_705[0]_i_25_n_8 ,\tmp_33_reg_705[0]_i_26_n_8 }),
        .O(\NLW_tmp_33_reg_705_reg[0]_i_14_O_UNCONNECTED [3:0]),
        .S({ram_reg_10,\tmp_33_reg_705[0]_i_30_n_8 }));
  CARRY4 \tmp_33_reg_705_reg[0]_i_2 
       (.CI(\tmp_33_reg_705_reg[0]_i_3_n_8 ),
        .CO({\NLW_tmp_33_reg_705_reg[0]_i_2_CO_UNCONNECTED [3:1],tmp_33_fu_584_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_33_reg_705_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\tmp_33_reg_705[0]_i_4_n_8 }));
  CARRY4 \tmp_33_reg_705_reg[0]_i_3 
       (.CI(\tmp_33_reg_705_reg[0]_i_5_n_8 ),
        .CO({\tmp_33_reg_705_reg[0]_i_3_n_8 ,\tmp_33_reg_705_reg[0]_i_3_n_9 ,\tmp_33_reg_705_reg[0]_i_3_n_10 ,\tmp_33_reg_705_reg[0]_i_3_n_11 }),
        .CYINIT(1'b0),
        .DI({\tmp_33_reg_705[0]_i_6_n_8 ,\tmp_33_reg_705[0]_i_7_n_8 ,\tmp_33_reg_705[0]_i_8_n_8 ,\tmp_33_reg_705[0]_i_9_n_8 }),
        .O(\NLW_tmp_33_reg_705_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\tmp_33_reg_705[0]_i_10_n_8 ,\tmp_33_reg_705[0]_i_11_n_8 ,\tmp_33_reg_705[0]_i_12_n_8 ,\tmp_33_reg_705[0]_i_13_n_8 }));
  CARRY4 \tmp_33_reg_705_reg[0]_i_5 
       (.CI(\tmp_33_reg_705_reg[0]_i_14_n_8 ),
        .CO({\tmp_33_reg_705_reg[0]_i_5_n_8 ,\tmp_33_reg_705_reg[0]_i_5_n_9 ,\tmp_33_reg_705_reg[0]_i_5_n_10 ,\tmp_33_reg_705_reg[0]_i_5_n_11 }),
        .CYINIT(1'b0),
        .DI({\tmp_33_reg_705[0]_i_15_n_8 ,\tmp_33_reg_705[0]_i_16_n_8 ,\tmp_33_reg_705[0]_i_17_n_8 ,\tmp_33_reg_705[0]_i_18_n_8 }),
        .O(\NLW_tmp_33_reg_705_reg[0]_i_5_O_UNCONNECTED [3:0]),
        .S({\tmp_33_reg_705[0]_i_19_n_8 ,\tmp_33_reg_705[0]_i_20_n_8 ,\tmp_33_reg_705[0]_i_21_n_8 ,ram_reg_11}));
  FDRE \tmp_35_reg_650_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_21_reg_660[6]_i_1_n_8 ),
        .D(p_1_in[0]),
        .Q(\tmp_33_reg_705_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \tmp_35_reg_650_reg[10] 
       (.C(ap_clk),
        .CE(\tmp_21_reg_660[6]_i_1_n_8 ),
        .D(p_1_in[10]),
        .Q(\tmp_33_reg_705_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \tmp_35_reg_650_reg[11] 
       (.C(ap_clk),
        .CE(\tmp_21_reg_660[6]_i_1_n_8 ),
        .D(p_1_in[11]),
        .Q(\tmp_33_reg_705_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \tmp_35_reg_650_reg[12] 
       (.C(ap_clk),
        .CE(\tmp_21_reg_660[6]_i_1_n_8 ),
        .D(p_1_in[12]),
        .Q(p_shl5_cast_fu_415_p1[15]),
        .R(1'b0));
  FDRE \tmp_35_reg_650_reg[13] 
       (.C(ap_clk),
        .CE(\tmp_21_reg_660[6]_i_1_n_8 ),
        .D(p_1_in[13]),
        .Q(p_shl5_cast_fu_415_p1[16]),
        .R(1'b0));
  FDRE \tmp_35_reg_650_reg[14] 
       (.C(ap_clk),
        .CE(\tmp_21_reg_660[6]_i_1_n_8 ),
        .D(p_1_in[14]),
        .Q(p_shl5_cast_fu_415_p1[17]),
        .R(1'b0));
  FDRE \tmp_35_reg_650_reg[15] 
       (.C(ap_clk),
        .CE(\tmp_21_reg_660[6]_i_1_n_8 ),
        .D(p_1_in[15]),
        .Q(p_shl5_cast_fu_415_p1[18]),
        .R(1'b0));
  FDRE \tmp_35_reg_650_reg[16] 
       (.C(ap_clk),
        .CE(\tmp_21_reg_660[6]_i_1_n_8 ),
        .D(p_1_in[16]),
        .Q(p_shl5_cast_fu_415_p1[19]),
        .R(1'b0));
  FDRE \tmp_35_reg_650_reg[17] 
       (.C(ap_clk),
        .CE(\tmp_21_reg_660[6]_i_1_n_8 ),
        .D(p_1_in[17]),
        .Q(p_shl5_cast_fu_415_p1[20]),
        .R(1'b0));
  FDRE \tmp_35_reg_650_reg[18] 
       (.C(ap_clk),
        .CE(\tmp_21_reg_660[6]_i_1_n_8 ),
        .D(p_1_in[18]),
        .Q(p_shl5_cast_fu_415_p1[21]),
        .R(1'b0));
  FDRE \tmp_35_reg_650_reg[19] 
       (.C(ap_clk),
        .CE(\tmp_21_reg_660[6]_i_1_n_8 ),
        .D(p_1_in[19]),
        .Q(p_shl5_cast_fu_415_p1[22]),
        .R(1'b0));
  FDRE \tmp_35_reg_650_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_21_reg_660[6]_i_1_n_8 ),
        .D(p_1_in[1]),
        .Q(\tmp_33_reg_705_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \tmp_35_reg_650_reg[20] 
       (.C(ap_clk),
        .CE(\tmp_21_reg_660[6]_i_1_n_8 ),
        .D(p_1_in[20]),
        .Q(p_shl5_cast_fu_415_p1[23]),
        .R(1'b0));
  FDRE \tmp_35_reg_650_reg[21] 
       (.C(ap_clk),
        .CE(\tmp_21_reg_660[6]_i_1_n_8 ),
        .D(p_1_in[21]),
        .Q(p_shl5_cast_fu_415_p1[24]),
        .R(1'b0));
  FDRE \tmp_35_reg_650_reg[22] 
       (.C(ap_clk),
        .CE(\tmp_21_reg_660[6]_i_1_n_8 ),
        .D(p_1_in[22]),
        .Q(p_shl5_cast_fu_415_p1[25]),
        .R(1'b0));
  FDRE \tmp_35_reg_650_reg[23] 
       (.C(ap_clk),
        .CE(\tmp_21_reg_660[6]_i_1_n_8 ),
        .D(p_1_in[23]),
        .Q(p_shl5_cast_fu_415_p1[26]),
        .R(1'b0));
  FDRE \tmp_35_reg_650_reg[24] 
       (.C(ap_clk),
        .CE(\tmp_21_reg_660[6]_i_1_n_8 ),
        .D(p_1_in[24]),
        .Q(p_shl5_cast_fu_415_p1[27]),
        .R(1'b0));
  FDRE \tmp_35_reg_650_reg[25] 
       (.C(ap_clk),
        .CE(\tmp_21_reg_660[6]_i_1_n_8 ),
        .D(p_1_in[25]),
        .Q(p_shl5_cast_fu_415_p1[28]),
        .R(1'b0));
  FDRE \tmp_35_reg_650_reg[26] 
       (.C(ap_clk),
        .CE(\tmp_21_reg_660[6]_i_1_n_8 ),
        .D(p_1_in[26]),
        .Q(p_shl5_cast_fu_415_p1[29]),
        .R(1'b0));
  FDRE \tmp_35_reg_650_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_21_reg_660[6]_i_1_n_8 ),
        .D(p_1_in[2]),
        .Q(\tmp_33_reg_705_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \tmp_35_reg_650_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_21_reg_660[6]_i_1_n_8 ),
        .D(p_1_in[3]),
        .Q(\tmp_33_reg_705_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \tmp_35_reg_650_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_21_reg_660[6]_i_1_n_8 ),
        .D(p_1_in[4]),
        .Q(\tmp_33_reg_705_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \tmp_35_reg_650_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_21_reg_660[6]_i_1_n_8 ),
        .D(p_1_in[5]),
        .Q(\tmp_33_reg_705_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \tmp_35_reg_650_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_21_reg_660[6]_i_1_n_8 ),
        .D(p_1_in[6]),
        .Q(\tmp_33_reg_705_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \tmp_35_reg_650_reg[7] 
       (.C(ap_clk),
        .CE(\tmp_21_reg_660[6]_i_1_n_8 ),
        .D(p_1_in[7]),
        .Q(\tmp_33_reg_705_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \tmp_35_reg_650_reg[8] 
       (.C(ap_clk),
        .CE(\tmp_21_reg_660[6]_i_1_n_8 ),
        .D(p_1_in[8]),
        .Q(\tmp_33_reg_705_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \tmp_35_reg_650_reg[9] 
       (.C(ap_clk),
        .CE(\tmp_21_reg_660[6]_i_1_n_8 ),
        .D(p_1_in[9]),
        .Q(\tmp_33_reg_705_reg[0]_0 [9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFDF2000)) 
    \tmp_mid2_v_reg_612[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(exitcond_flatten_fu_243_p2),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\tmp_reg_618[0]_i_2_n_8 ),
        .I4(grp_normalizeHisto0_fu_1019_sum_address0),
        .O(\tmp_mid2_v_reg_612[0]_i_1_n_8 ));
  FDRE \tmp_mid2_v_reg_612_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_mid2_v_reg_612[0]_i_1_n_8 ),
        .Q(grp_normalizeHisto0_fu_1019_sum_address0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_reg_618[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(exitcond_flatten_fu_243_p2),
        .O(ap_enable_reg_pp0_iter10));
  LUT6 #(
    .INIT(64'h666656666666A666)) 
    \tmp_reg_618[0]_i_2 
       (.I0(\tmp_reg_618[0]_i_3_n_8 ),
        .I1(\blkIdx_reg_221_reg_n_8_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(exitcond_flatten_reg_598),
        .I5(grp_normalizeHisto0_fu_1019_sum_address0),
        .O(\tmp_reg_618[0]_i_2_n_8 ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \tmp_reg_618[0]_i_3 
       (.I0(i_mid2_fu_261_p3[1]),
        .I1(\i_reg_232_reg_n_8_[0] ),
        .I2(i_mid2_fu_261_p3[3]),
        .I3(\i_reg_232_reg_n_8_[2] ),
        .I4(i_mid2_fu_261_p3[4]),
        .I5(\i_reg_232_reg_n_8_[5] ),
        .O(\tmp_reg_618[0]_i_3_n_8 ));
  FDRE \tmp_reg_618_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(\tmp_reg_618[0]_i_2_n_8 ),
        .Q(tmp_reg_618),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_normalizeHisto1
   (grp_normalizeHisto1_fu_1026_descriptor_V_ce0,
    ap_pipeline_reg_pp0_iter7_tmp_reg_618,
    \tmp_17_reg_705_reg[0]_0 ,
    grp_normalizeHisto1_fu_1026_sum_address0,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    \tmp_6_reg_677_reg[0]_0 ,
    tmp_7_fu_419_p2,
    \tmp_12_reg_689_reg[0]_0 ,
    tmp_9_fu_449_p2,
    \tmp_12_reg_689_reg[0]_1 ,
    \tmp_15_reg_697_reg[0]_0 ,
    \tmp_15_reg_697_reg[0]_1 ,
    \tmp_15_reg_697_reg[0]_2 ,
    \tmp_15_reg_697_reg[0]_3 ,
    \tmp_15_reg_697_reg[0]_4 ,
    \tmp_15_reg_697_reg[0]_5 ,
    O,
    \tmp_15_reg_697_reg[0]_6 ,
    \tmp_13_reg_693_reg[0]_0 ,
    tmp_11_fu_490_p2,
    \tmp_17_reg_705_reg[0]_1 ,
    DI,
    sum1_ce0,
    \ap_CS_fsm_reg[10] ,
    E,
    WEA,
    ap_reg_grp_normalizeHisto1_fu_1026_ap_start_reg,
    ap_enable_reg_pp2_iter0_reg,
    SR,
    clear,
    ap_enable_reg_pp2_iter1_reg,
    \tmp_4_reg_660_reg[5]_0 ,
    ram_reg_4,
    DIADI,
    D,
    ap_rst_n_inv,
    ap_clk,
    \tmp_10_reg_685_reg[0]_0 ,
    \tmp_16_reg_701_reg[0]_0 ,
    \tmp_15_reg_697_reg[0]_7 ,
    \tmp_13_reg_693_reg[0]_1 ,
    \tmp_12_reg_689_reg[0]_2 ,
    ap_enable_reg_pp0_iter7_reg_r,
    CO,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    ram_reg_9,
    ram_reg_10,
    ram_reg_11,
    ram_reg_12,
    ram_reg_13,
    DOADO,
    ram_reg_14,
    tmp_16_reg_7010,
    Q,
    ap_enable_reg_pp0_iter4,
    \ap_CS_fsm_reg[2]_0 ,
    ap_reg_grp_normalizeHisto1_fu_1026_ap_start,
    \ap_CS_fsm_reg[2]_1 ,
    ap_reg_grp_normalizeHisto0_fu_1019_ap_start,
    ap_enable_reg_pp2_iter0,
    ap_rst_n,
    tmp_i_fu_1452_p2,
    ap_enable_reg_pp2_iter6_reg,
    ap_enable_reg_pp2_iter1,
    tmp_i_reg_1748,
    ap_pipeline_reg_pp2_iter6_tmp_i_reg_1748,
    ap_enable_reg_pp2_iter7);
  output grp_normalizeHisto1_fu_1026_descriptor_V_ce0;
  output ap_pipeline_reg_pp0_iter7_tmp_reg_618;
  output [11:0]\tmp_17_reg_705_reg[0]_0 ;
  output grp_normalizeHisto1_fu_1026_sum_address0;
  output ram_reg;
  output ram_reg_0;
  output ram_reg_1;
  output ram_reg_2;
  output ram_reg_3;
  output [0:0]\tmp_6_reg_677_reg[0]_0 ;
  output [27:0]tmp_7_fu_419_p2;
  output [0:0]\tmp_12_reg_689_reg[0]_0 ;
  output [27:0]tmp_9_fu_449_p2;
  output [0:0]\tmp_12_reg_689_reg[0]_1 ;
  output [2:0]\tmp_15_reg_697_reg[0]_0 ;
  output [3:0]\tmp_15_reg_697_reg[0]_1 ;
  output [3:0]\tmp_15_reg_697_reg[0]_2 ;
  output [3:0]\tmp_15_reg_697_reg[0]_3 ;
  output [3:0]\tmp_15_reg_697_reg[0]_4 ;
  output [3:0]\tmp_15_reg_697_reg[0]_5 ;
  output [3:0]O;
  output [0:0]\tmp_15_reg_697_reg[0]_6 ;
  output [0:0]\tmp_13_reg_693_reg[0]_0 ;
  output [27:0]tmp_11_fu_490_p2;
  output [0:0]\tmp_17_reg_705_reg[0]_1 ;
  output [2:0]DI;
  output sum1_ce0;
  output [1:0]\ap_CS_fsm_reg[10] ;
  output [0:0]E;
  output [0:0]WEA;
  output ap_reg_grp_normalizeHisto1_fu_1026_ap_start_reg;
  output ap_enable_reg_pp2_iter0_reg;
  output [0:0]SR;
  output clear;
  output ap_enable_reg_pp2_iter1_reg;
  output [5:0]\tmp_4_reg_660_reg[5]_0 ;
  output [6:0]ram_reg_4;
  output [4:0]DIADI;
  input [31:0]D;
  input ap_rst_n_inv;
  input ap_clk;
  input \tmp_10_reg_685_reg[0]_0 ;
  input \tmp_16_reg_701_reg[0]_0 ;
  input \tmp_15_reg_697_reg[0]_7 ;
  input \tmp_13_reg_693_reg[0]_1 ;
  input \tmp_12_reg_689_reg[0]_2 ;
  input ap_enable_reg_pp0_iter7_reg_r;
  input [0:0]CO;
  input [0:0]ram_reg_5;
  input [0:0]ram_reg_6;
  input [2:0]ram_reg_7;
  input [0:0]ram_reg_8;
  input [2:0]ram_reg_9;
  input [0:0]ram_reg_10;
  input [0:0]ram_reg_11;
  input [2:0]ram_reg_12;
  input [0:0]ram_reg_13;
  input [14:0]DOADO;
  input [0:0]ram_reg_14;
  input tmp_16_reg_7010;
  input [3:0]Q;
  input ap_enable_reg_pp0_iter4;
  input [0:0]\ap_CS_fsm_reg[2]_0 ;
  input ap_reg_grp_normalizeHisto1_fu_1026_ap_start;
  input [1:0]\ap_CS_fsm_reg[2]_1 ;
  input ap_reg_grp_normalizeHisto0_fu_1019_ap_start;
  input ap_enable_reg_pp2_iter0;
  input ap_rst_n;
  input tmp_i_fu_1452_p2;
  input ap_enable_reg_pp2_iter6_reg;
  input ap_enable_reg_pp2_iter1;
  input tmp_i_reg_1748;
  input ap_pipeline_reg_pp2_iter6_tmp_i_reg_1748;
  input ap_enable_reg_pp2_iter7;

  wire [0:0]CO;
  wire [31:0]D;
  wire [2:0]DI;
  wire [4:0]DIADI;
  wire [14:0]DOADO;
  wire [0:0]E;
  wire [3:0]O;
  wire [3:0]Q;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire \ap_CS_fsm[0]_i_1__3_n_8 ;
  wire \ap_CS_fsm[1]_i_2__0_n_8 ;
  wire ap_CS_fsm_pp0_stage0;
  wire [1:0]\ap_CS_fsm_reg[10] ;
  wire [0:0]\ap_CS_fsm_reg[2]_0 ;
  wire [1:0]\ap_CS_fsm_reg[2]_1 ;
  wire \ap_CS_fsm_reg_n_8_[0] ;
  wire [2:1]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter00;
  wire ap_enable_reg_pp0_iter0_i_1__2_n_8;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter10;
  wire ap_enable_reg_pp0_iter1_i_1__2_n_8;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter6_reg_srl5___grp_normalizeHisto0_fu_1019_ap_enable_reg_pp0_iter6_reg_r_n_8;
  wire ap_enable_reg_pp0_iter7_reg_gate_n_8;
  wire ap_enable_reg_pp0_iter7_reg_grp_normalizeHisto0_fu_1019_ap_enable_reg_pp0_iter7_reg_r_n_8;
  wire ap_enable_reg_pp0_iter7_reg_r;
  wire ap_enable_reg_pp0_iter9;
  wire ap_enable_reg_pp2_iter0;
  wire ap_enable_reg_pp2_iter0_reg;
  wire ap_enable_reg_pp2_iter1;
  wire ap_enable_reg_pp2_iter1_reg;
  wire ap_enable_reg_pp2_iter6_reg;
  wire ap_enable_reg_pp2_iter7;
  wire ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_598;
  wire [5:0]ap_pipeline_reg_pp0_iter1_i_mid2_reg_607;
  wire ap_pipeline_reg_pp0_iter1_tmp_reg_618;
  wire \ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_598_reg[0]_srl4_n_8 ;
  wire \ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg[2]_srl4_n_8 ;
  wire \ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg[3]_srl4_n_8 ;
  wire \ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg[4]_srl4_n_8 ;
  wire \ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg[5]_srl4_n_8 ;
  wire \ap_pipeline_reg_pp0_iter5_tmp_reg_618_reg[0]_srl4_n_8 ;
  wire ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_598;
  wire [5:0]ap_pipeline_reg_pp0_iter6_i_mid2_reg_607;
  wire ap_pipeline_reg_pp0_iter6_tmp_reg_618;
  wire ap_pipeline_reg_pp0_iter7_exitcond_flatten_reg_598;
  wire ap_pipeline_reg_pp0_iter7_tmp_reg_618;
  wire ap_pipeline_reg_pp0_iter8_exitcond_flatten_reg_598;
  wire ap_pipeline_reg_pp2_iter6_tmp_i_reg_1748;
  wire ap_reg_grp_normalizeHisto0_fu_1019_ap_start;
  wire ap_reg_grp_normalizeHisto1_fu_1026_ap_start;
  wire ap_reg_grp_normalizeHisto1_fu_1026_ap_start_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \blkIdx_reg_221[0]_i_1__0_n_8 ;
  wire \blkIdx_reg_221_reg_n_8_[0] ;
  wire clear;
  wire exitcond_flatten_fu_243_p2;
  wire exitcond_flatten_reg_598;
  wire \exitcond_flatten_reg_598[0]_i_2__0_n_8 ;
  wire grp_normalizeHisto1_fu_1026_ap_ready;
  wire [6:5]grp_normalizeHisto1_fu_1026_descriptor_V_address0;
  wire grp_normalizeHisto1_fu_1026_descriptor_V_ce0;
  wire grp_normalizeHisto1_fu_1026_normalized_V_we1;
  wire grp_normalizeHisto1_fu_1026_sum_address0;
  wire [5:0]i_1_fu_287_p2;
  wire [5:1]i_mid2_fu_261_p3;
  wire [5:0]i_mid2_reg_607;
  wire i_reg_232;
  wire i_reg_2320;
  wire \i_reg_232[2]_i_1__0_n_8 ;
  wire \i_reg_232_reg_n_8_[0] ;
  wire \i_reg_232_reg_n_8_[2] ;
  wire \i_reg_232_reg_n_8_[5] ;
  wire [6:0]indvar_flatten_next_fu_249_p2;
  wire \indvar_flatten_reg_210[6]_i_2__0_n_8 ;
  wire [6:0]indvar_flatten_reg_210_reg;
  wire \offset_assign_cast_reg_1742[10]_i_3_n_8 ;
  wire [26:0]p_1_in;
  wire [29:15]p_shl2_cast_fu_415_p1;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [0:0]ram_reg_10;
  wire [0:0]ram_reg_11;
  wire [2:0]ram_reg_12;
  wire [0:0]ram_reg_13;
  wire [0:0]ram_reg_14;
  wire ram_reg_2;
  wire ram_reg_3;
  wire [6:0]ram_reg_4;
  wire [0:0]ram_reg_5;
  wire [0:0]ram_reg_6;
  wire [2:0]ram_reg_7;
  wire [0:0]ram_reg_8;
  wire [2:0]ram_reg_9;
  wire ram_reg_i_10__0_n_8;
  wire ram_reg_i_7__0_n_8;
  wire ram_reg_i_8__0_n_8;
  wire ram_reg_i_9__0_n_8;
  wire sum1_ce0;
  wire [5:2]tmp1_fu_318_p2;
  wire \tmp1_reg_639[5]_i_1__0_n_8 ;
  wire \tmp_10_reg_685[0]_i_110_n_8 ;
  wire \tmp_10_reg_685[0]_i_111_n_8 ;
  wire \tmp_10_reg_685[0]_i_112_n_8 ;
  wire \tmp_10_reg_685[0]_i_113_n_8 ;
  wire \tmp_10_reg_685[0]_i_114_n_8 ;
  wire \tmp_10_reg_685[0]_i_115_n_8 ;
  wire \tmp_10_reg_685[0]_i_116_n_8 ;
  wire \tmp_10_reg_685[0]_i_117_n_8 ;
  wire \tmp_10_reg_685[0]_i_128_n_8 ;
  wire \tmp_10_reg_685[0]_i_129_n_8 ;
  wire \tmp_10_reg_685[0]_i_130_n_8 ;
  wire \tmp_10_reg_685[0]_i_131_n_8 ;
  wire \tmp_10_reg_685[0]_i_132_n_8 ;
  wire \tmp_10_reg_685[0]_i_133_n_8 ;
  wire \tmp_10_reg_685[0]_i_134_n_8 ;
  wire \tmp_10_reg_685[0]_i_135_n_8 ;
  wire \tmp_10_reg_685[0]_i_146_n_8 ;
  wire \tmp_10_reg_685[0]_i_147_n_8 ;
  wire \tmp_10_reg_685[0]_i_148_n_8 ;
  wire \tmp_10_reg_685[0]_i_149_n_8 ;
  wire \tmp_10_reg_685[0]_i_150_n_8 ;
  wire \tmp_10_reg_685[0]_i_151_n_8 ;
  wire \tmp_10_reg_685[0]_i_152_n_8 ;
  wire \tmp_10_reg_685[0]_i_153_n_8 ;
  wire \tmp_10_reg_685[0]_i_156_n_8 ;
  wire \tmp_10_reg_685[0]_i_157_n_8 ;
  wire \tmp_10_reg_685[0]_i_158_n_8 ;
  wire \tmp_10_reg_685[0]_i_159_n_8 ;
  wire \tmp_10_reg_685[0]_i_160_n_8 ;
  wire \tmp_10_reg_685[0]_i_161_n_8 ;
  wire \tmp_10_reg_685[0]_i_162_n_8 ;
  wire \tmp_10_reg_685[0]_i_163_n_8 ;
  wire \tmp_10_reg_685[0]_i_164_n_8 ;
  wire \tmp_10_reg_685[0]_i_165_n_8 ;
  wire \tmp_10_reg_685[0]_i_166_n_8 ;
  wire \tmp_10_reg_685[0]_i_167_n_8 ;
  wire \tmp_10_reg_685[0]_i_168_n_8 ;
  wire \tmp_10_reg_685[0]_i_169_n_8 ;
  wire \tmp_10_reg_685[0]_i_170_n_8 ;
  wire \tmp_10_reg_685[0]_i_171_n_8 ;
  wire \tmp_10_reg_685[0]_i_172_n_8 ;
  wire \tmp_10_reg_685[0]_i_173_n_8 ;
  wire \tmp_10_reg_685[0]_i_174_n_8 ;
  wire \tmp_10_reg_685[0]_i_175_n_8 ;
  wire \tmp_10_reg_685[0]_i_176_n_8 ;
  wire \tmp_10_reg_685[0]_i_177_n_8 ;
  wire \tmp_10_reg_685[0]_i_178_n_8 ;
  wire \tmp_10_reg_685[0]_i_179_n_8 ;
  wire \tmp_10_reg_685[0]_i_180_n_8 ;
  wire \tmp_10_reg_685[0]_i_22_n_8 ;
  wire \tmp_10_reg_685[0]_i_23_n_8 ;
  wire \tmp_10_reg_685[0]_i_25_n_8 ;
  wire \tmp_10_reg_685[0]_i_26_n_8 ;
  wire \tmp_10_reg_685[0]_i_50_n_8 ;
  wire \tmp_10_reg_685[0]_i_51_n_8 ;
  wire \tmp_10_reg_685[0]_i_52_n_8 ;
  wire \tmp_10_reg_685[0]_i_53_n_8 ;
  wire \tmp_10_reg_685[0]_i_54_n_8 ;
  wire \tmp_10_reg_685[0]_i_55_n_8 ;
  wire \tmp_10_reg_685[0]_i_56_n_8 ;
  wire \tmp_10_reg_685[0]_i_57_n_8 ;
  wire \tmp_10_reg_685[0]_i_69_n_8 ;
  wire \tmp_10_reg_685[0]_i_70_n_8 ;
  wire \tmp_10_reg_685[0]_i_71_n_8 ;
  wire \tmp_10_reg_685[0]_i_72_n_8 ;
  wire \tmp_10_reg_685[0]_i_73_n_8 ;
  wire \tmp_10_reg_685[0]_i_74_n_8 ;
  wire \tmp_10_reg_685[0]_i_86_n_8 ;
  wire \tmp_10_reg_685[0]_i_87_n_8 ;
  wire \tmp_10_reg_685[0]_i_88_n_8 ;
  wire \tmp_10_reg_685[0]_i_89_n_8 ;
  wire \tmp_10_reg_685[0]_i_90_n_8 ;
  wire \tmp_10_reg_685[0]_i_92_n_8 ;
  wire \tmp_10_reg_685[0]_i_93_n_8 ;
  wire \tmp_10_reg_685[0]_i_94_n_8 ;
  wire \tmp_10_reg_685[0]_i_95_n_8 ;
  wire \tmp_10_reg_685[0]_i_96_n_8 ;
  wire \tmp_10_reg_685[0]_i_97_n_8 ;
  wire \tmp_10_reg_685[0]_i_98_n_8 ;
  wire \tmp_10_reg_685_reg[0]_0 ;
  wire \tmp_10_reg_685_reg[0]_i_108_n_10 ;
  wire \tmp_10_reg_685_reg[0]_i_108_n_11 ;
  wire \tmp_10_reg_685_reg[0]_i_108_n_8 ;
  wire \tmp_10_reg_685_reg[0]_i_108_n_9 ;
  wire \tmp_10_reg_685_reg[0]_i_109_n_10 ;
  wire \tmp_10_reg_685_reg[0]_i_109_n_11 ;
  wire \tmp_10_reg_685_reg[0]_i_109_n_8 ;
  wire \tmp_10_reg_685_reg[0]_i_109_n_9 ;
  wire \tmp_10_reg_685_reg[0]_i_126_n_10 ;
  wire \tmp_10_reg_685_reg[0]_i_126_n_11 ;
  wire \tmp_10_reg_685_reg[0]_i_126_n_8 ;
  wire \tmp_10_reg_685_reg[0]_i_126_n_9 ;
  wire \tmp_10_reg_685_reg[0]_i_127_n_10 ;
  wire \tmp_10_reg_685_reg[0]_i_127_n_11 ;
  wire \tmp_10_reg_685_reg[0]_i_127_n_8 ;
  wire \tmp_10_reg_685_reg[0]_i_127_n_9 ;
  wire \tmp_10_reg_685_reg[0]_i_144_n_10 ;
  wire \tmp_10_reg_685_reg[0]_i_144_n_11 ;
  wire \tmp_10_reg_685_reg[0]_i_144_n_8 ;
  wire \tmp_10_reg_685_reg[0]_i_144_n_9 ;
  wire \tmp_10_reg_685_reg[0]_i_145_n_10 ;
  wire \tmp_10_reg_685_reg[0]_i_145_n_11 ;
  wire \tmp_10_reg_685_reg[0]_i_145_n_8 ;
  wire \tmp_10_reg_685_reg[0]_i_145_n_9 ;
  wire \tmp_10_reg_685_reg[0]_i_154_n_10 ;
  wire \tmp_10_reg_685_reg[0]_i_154_n_11 ;
  wire \tmp_10_reg_685_reg[0]_i_154_n_8 ;
  wire \tmp_10_reg_685_reg[0]_i_154_n_9 ;
  wire \tmp_10_reg_685_reg[0]_i_155_n_10 ;
  wire \tmp_10_reg_685_reg[0]_i_155_n_11 ;
  wire \tmp_10_reg_685_reg[0]_i_155_n_8 ;
  wire \tmp_10_reg_685_reg[0]_i_155_n_9 ;
  wire \tmp_10_reg_685_reg[0]_i_21_n_10 ;
  wire \tmp_10_reg_685_reg[0]_i_21_n_11 ;
  wire \tmp_10_reg_685_reg[0]_i_21_n_8 ;
  wire \tmp_10_reg_685_reg[0]_i_21_n_9 ;
  wire \tmp_10_reg_685_reg[0]_i_36_n_11 ;
  wire \tmp_10_reg_685_reg[0]_i_37_n_10 ;
  wire \tmp_10_reg_685_reg[0]_i_37_n_11 ;
  wire \tmp_10_reg_685_reg[0]_i_37_n_8 ;
  wire \tmp_10_reg_685_reg[0]_i_37_n_9 ;
  wire \tmp_10_reg_685_reg[0]_i_48_n_10 ;
  wire \tmp_10_reg_685_reg[0]_i_48_n_11 ;
  wire \tmp_10_reg_685_reg[0]_i_48_n_8 ;
  wire \tmp_10_reg_685_reg[0]_i_48_n_9 ;
  wire \tmp_10_reg_685_reg[0]_i_49_n_10 ;
  wire \tmp_10_reg_685_reg[0]_i_49_n_11 ;
  wire \tmp_10_reg_685_reg[0]_i_49_n_8 ;
  wire \tmp_10_reg_685_reg[0]_i_49_n_9 ;
  wire \tmp_10_reg_685_reg[0]_i_4_n_10 ;
  wire \tmp_10_reg_685_reg[0]_i_4_n_11 ;
  wire \tmp_10_reg_685_reg[0]_i_67_n_10 ;
  wire \tmp_10_reg_685_reg[0]_i_67_n_11 ;
  wire \tmp_10_reg_685_reg[0]_i_67_n_8 ;
  wire \tmp_10_reg_685_reg[0]_i_67_n_9 ;
  wire \tmp_10_reg_685_reg[0]_i_68_n_10 ;
  wire \tmp_10_reg_685_reg[0]_i_68_n_11 ;
  wire \tmp_10_reg_685_reg[0]_i_68_n_8 ;
  wire \tmp_10_reg_685_reg[0]_i_68_n_9 ;
  wire \tmp_10_reg_685_reg[0]_i_84_n_10 ;
  wire \tmp_10_reg_685_reg[0]_i_84_n_11 ;
  wire \tmp_10_reg_685_reg[0]_i_84_n_8 ;
  wire \tmp_10_reg_685_reg[0]_i_84_n_9 ;
  wire \tmp_10_reg_685_reg[0]_i_85_n_10 ;
  wire \tmp_10_reg_685_reg[0]_i_85_n_11 ;
  wire \tmp_10_reg_685_reg[0]_i_85_n_8 ;
  wire \tmp_10_reg_685_reg[0]_i_85_n_9 ;
  wire [27:0]tmp_11_fu_490_p2;
  wire [0:0]\tmp_12_reg_689_reg[0]_0 ;
  wire [0:0]\tmp_12_reg_689_reg[0]_1 ;
  wire \tmp_12_reg_689_reg[0]_2 ;
  wire \tmp_13_reg_693[0]_i_100_n_8 ;
  wire \tmp_13_reg_693[0]_i_101_n_8 ;
  wire \tmp_13_reg_693[0]_i_15_n_8 ;
  wire \tmp_13_reg_693[0]_i_16_n_8 ;
  wire \tmp_13_reg_693[0]_i_17_n_8 ;
  wire \tmp_13_reg_693[0]_i_18_n_8 ;
  wire \tmp_13_reg_693[0]_i_19_n_8 ;
  wire \tmp_13_reg_693[0]_i_20_n_8 ;
  wire \tmp_13_reg_693[0]_i_21_n_8 ;
  wire \tmp_13_reg_693[0]_i_22_n_8 ;
  wire \tmp_13_reg_693[0]_i_35_n_8 ;
  wire \tmp_13_reg_693[0]_i_36_n_8 ;
  wire \tmp_13_reg_693[0]_i_37_n_8 ;
  wire \tmp_13_reg_693[0]_i_38_n_8 ;
  wire \tmp_13_reg_693[0]_i_39_n_8 ;
  wire \tmp_13_reg_693[0]_i_40_n_8 ;
  wire \tmp_13_reg_693[0]_i_41_n_8 ;
  wire \tmp_13_reg_693[0]_i_54_n_8 ;
  wire \tmp_13_reg_693[0]_i_55_n_8 ;
  wire \tmp_13_reg_693[0]_i_56_n_8 ;
  wire \tmp_13_reg_693[0]_i_57_n_8 ;
  wire \tmp_13_reg_693[0]_i_58_n_8 ;
  wire \tmp_13_reg_693[0]_i_59_n_8 ;
  wire \tmp_13_reg_693[0]_i_5_n_8 ;
  wire \tmp_13_reg_693[0]_i_60_n_8 ;
  wire \tmp_13_reg_693[0]_i_61_n_8 ;
  wire \tmp_13_reg_693[0]_i_65_n_8 ;
  wire \tmp_13_reg_693[0]_i_6_n_8 ;
  wire \tmp_13_reg_693[0]_i_76_n_8 ;
  wire \tmp_13_reg_693[0]_i_77_n_8 ;
  wire \tmp_13_reg_693[0]_i_78_n_8 ;
  wire \tmp_13_reg_693[0]_i_79_n_8 ;
  wire \tmp_13_reg_693[0]_i_7_n_8 ;
  wire \tmp_13_reg_693[0]_i_80_n_8 ;
  wire \tmp_13_reg_693[0]_i_81_n_8 ;
  wire \tmp_13_reg_693[0]_i_82_n_8 ;
  wire \tmp_13_reg_693[0]_i_83_n_8 ;
  wire \tmp_13_reg_693[0]_i_86_n_8 ;
  wire \tmp_13_reg_693[0]_i_87_n_8 ;
  wire \tmp_13_reg_693[0]_i_88_n_8 ;
  wire \tmp_13_reg_693[0]_i_89_n_8 ;
  wire \tmp_13_reg_693[0]_i_90_n_8 ;
  wire \tmp_13_reg_693[0]_i_91_n_8 ;
  wire \tmp_13_reg_693[0]_i_92_n_8 ;
  wire \tmp_13_reg_693[0]_i_93_n_8 ;
  wire \tmp_13_reg_693[0]_i_94_n_8 ;
  wire \tmp_13_reg_693[0]_i_95_n_8 ;
  wire \tmp_13_reg_693[0]_i_96_n_8 ;
  wire \tmp_13_reg_693[0]_i_97_n_8 ;
  wire \tmp_13_reg_693[0]_i_98_n_8 ;
  wire \tmp_13_reg_693[0]_i_99_n_8 ;
  wire [0:0]\tmp_13_reg_693_reg[0]_0 ;
  wire \tmp_13_reg_693_reg[0]_1 ;
  wire \tmp_13_reg_693_reg[0]_i_14_n_10 ;
  wire \tmp_13_reg_693_reg[0]_i_14_n_11 ;
  wire \tmp_13_reg_693_reg[0]_i_14_n_8 ;
  wire \tmp_13_reg_693_reg[0]_i_14_n_9 ;
  wire \tmp_13_reg_693_reg[0]_i_2_n_11 ;
  wire \tmp_13_reg_693_reg[0]_i_33_n_10 ;
  wire \tmp_13_reg_693_reg[0]_i_33_n_11 ;
  wire \tmp_13_reg_693_reg[0]_i_33_n_8 ;
  wire \tmp_13_reg_693_reg[0]_i_33_n_9 ;
  wire \tmp_13_reg_693_reg[0]_i_34_n_10 ;
  wire \tmp_13_reg_693_reg[0]_i_34_n_11 ;
  wire \tmp_13_reg_693_reg[0]_i_34_n_8 ;
  wire \tmp_13_reg_693_reg[0]_i_34_n_9 ;
  wire \tmp_13_reg_693_reg[0]_i_4_n_10 ;
  wire \tmp_13_reg_693_reg[0]_i_4_n_11 ;
  wire \tmp_13_reg_693_reg[0]_i_4_n_8 ;
  wire \tmp_13_reg_693_reg[0]_i_4_n_9 ;
  wire \tmp_13_reg_693_reg[0]_i_52_n_10 ;
  wire \tmp_13_reg_693_reg[0]_i_52_n_11 ;
  wire \tmp_13_reg_693_reg[0]_i_52_n_8 ;
  wire \tmp_13_reg_693_reg[0]_i_52_n_9 ;
  wire \tmp_13_reg_693_reg[0]_i_53_n_10 ;
  wire \tmp_13_reg_693_reg[0]_i_53_n_11 ;
  wire \tmp_13_reg_693_reg[0]_i_53_n_8 ;
  wire \tmp_13_reg_693_reg[0]_i_53_n_9 ;
  wire \tmp_13_reg_693_reg[0]_i_74_n_10 ;
  wire \tmp_13_reg_693_reg[0]_i_74_n_11 ;
  wire \tmp_13_reg_693_reg[0]_i_74_n_8 ;
  wire \tmp_13_reg_693_reg[0]_i_74_n_9 ;
  wire \tmp_13_reg_693_reg[0]_i_75_n_10 ;
  wire \tmp_13_reg_693_reg[0]_i_75_n_11 ;
  wire \tmp_13_reg_693_reg[0]_i_75_n_8 ;
  wire \tmp_13_reg_693_reg[0]_i_75_n_9 ;
  wire \tmp_13_reg_693_reg[0]_i_84_n_10 ;
  wire \tmp_13_reg_693_reg[0]_i_84_n_11 ;
  wire \tmp_13_reg_693_reg[0]_i_84_n_8 ;
  wire \tmp_13_reg_693_reg[0]_i_84_n_9 ;
  wire \tmp_13_reg_693_reg[0]_i_85_n_10 ;
  wire \tmp_13_reg_693_reg[0]_i_85_n_11 ;
  wire \tmp_13_reg_693_reg[0]_i_85_n_8 ;
  wire \tmp_13_reg_693_reg[0]_i_85_n_9 ;
  wire \tmp_15_reg_697[0]_i_34_n_8 ;
  wire \tmp_15_reg_697[0]_i_35_n_8 ;
  wire \tmp_15_reg_697[0]_i_36_n_8 ;
  wire \tmp_15_reg_697[0]_i_37_n_8 ;
  wire \tmp_15_reg_697[0]_i_48_n_8 ;
  wire \tmp_15_reg_697[0]_i_49_n_8 ;
  wire \tmp_15_reg_697[0]_i_50_n_8 ;
  wire \tmp_15_reg_697[0]_i_51_n_8 ;
  wire \tmp_15_reg_697[0]_i_52_n_8 ;
  wire \tmp_15_reg_697[0]_i_53_n_8 ;
  wire \tmp_15_reg_697[0]_i_54_n_8 ;
  wire \tmp_15_reg_697[0]_i_55_n_8 ;
  wire \tmp_15_reg_697[0]_i_58_n_8 ;
  wire \tmp_15_reg_697[0]_i_59_n_8 ;
  wire \tmp_15_reg_697[0]_i_60_n_8 ;
  wire \tmp_15_reg_697[0]_i_61_n_8 ;
  wire \tmp_15_reg_697[0]_i_62_n_8 ;
  wire \tmp_15_reg_697[0]_i_63_n_8 ;
  wire \tmp_15_reg_697[0]_i_64_n_8 ;
  wire \tmp_15_reg_697[0]_i_65_n_8 ;
  wire \tmp_15_reg_697[0]_i_66_n_8 ;
  wire \tmp_15_reg_697[0]_i_67_n_8 ;
  wire \tmp_15_reg_697[0]_i_68_n_8 ;
  wire \tmp_15_reg_697[0]_i_69_n_8 ;
  wire \tmp_15_reg_697[0]_i_70_n_8 ;
  wire \tmp_15_reg_697[0]_i_71_n_8 ;
  wire \tmp_15_reg_697[0]_i_72_n_8 ;
  wire \tmp_15_reg_697[0]_i_73_n_8 ;
  wire [2:0]\tmp_15_reg_697_reg[0]_0 ;
  wire [3:0]\tmp_15_reg_697_reg[0]_1 ;
  wire [3:0]\tmp_15_reg_697_reg[0]_2 ;
  wire [3:0]\tmp_15_reg_697_reg[0]_3 ;
  wire [3:0]\tmp_15_reg_697_reg[0]_4 ;
  wire [3:0]\tmp_15_reg_697_reg[0]_5 ;
  wire [0:0]\tmp_15_reg_697_reg[0]_6 ;
  wire \tmp_15_reg_697_reg[0]_7 ;
  wire \tmp_15_reg_697_reg[0]_i_22_n_10 ;
  wire \tmp_15_reg_697_reg[0]_i_22_n_11 ;
  wire \tmp_15_reg_697_reg[0]_i_22_n_8 ;
  wire \tmp_15_reg_697_reg[0]_i_22_n_9 ;
  wire \tmp_15_reg_697_reg[0]_i_32_n_10 ;
  wire \tmp_15_reg_697_reg[0]_i_32_n_11 ;
  wire \tmp_15_reg_697_reg[0]_i_32_n_8 ;
  wire \tmp_15_reg_697_reg[0]_i_32_n_9 ;
  wire \tmp_15_reg_697_reg[0]_i_33_n_10 ;
  wire \tmp_15_reg_697_reg[0]_i_33_n_11 ;
  wire \tmp_15_reg_697_reg[0]_i_33_n_8 ;
  wire \tmp_15_reg_697_reg[0]_i_33_n_9 ;
  wire \tmp_15_reg_697_reg[0]_i_46_n_10 ;
  wire \tmp_15_reg_697_reg[0]_i_46_n_11 ;
  wire \tmp_15_reg_697_reg[0]_i_46_n_8 ;
  wire \tmp_15_reg_697_reg[0]_i_46_n_9 ;
  wire \tmp_15_reg_697_reg[0]_i_47_n_10 ;
  wire \tmp_15_reg_697_reg[0]_i_47_n_11 ;
  wire \tmp_15_reg_697_reg[0]_i_47_n_8 ;
  wire \tmp_15_reg_697_reg[0]_i_47_n_9 ;
  wire \tmp_15_reg_697_reg[0]_i_56_n_10 ;
  wire \tmp_15_reg_697_reg[0]_i_56_n_11 ;
  wire \tmp_15_reg_697_reg[0]_i_56_n_8 ;
  wire \tmp_15_reg_697_reg[0]_i_56_n_9 ;
  wire \tmp_15_reg_697_reg[0]_i_57_n_10 ;
  wire \tmp_15_reg_697_reg[0]_i_57_n_11 ;
  wire \tmp_15_reg_697_reg[0]_i_57_n_8 ;
  wire \tmp_15_reg_697_reg[0]_i_57_n_9 ;
  wire tmp_16_reg_7010;
  wire \tmp_16_reg_701[0]_i_10_n_8 ;
  wire \tmp_16_reg_701[0]_i_11_n_8 ;
  wire \tmp_16_reg_701[0]_i_12_n_8 ;
  wire \tmp_16_reg_701[0]_i_13_n_8 ;
  wire \tmp_16_reg_701[0]_i_14_n_8 ;
  wire \tmp_16_reg_701[0]_i_15_n_8 ;
  wire \tmp_16_reg_701[0]_i_16_n_8 ;
  wire \tmp_16_reg_701[0]_i_18_n_8 ;
  wire \tmp_16_reg_701[0]_i_19_n_8 ;
  wire \tmp_16_reg_701[0]_i_20_n_8 ;
  wire \tmp_16_reg_701[0]_i_21_n_8 ;
  wire \tmp_16_reg_701[0]_i_22_n_8 ;
  wire \tmp_16_reg_701[0]_i_23_n_8 ;
  wire \tmp_16_reg_701[0]_i_24_n_8 ;
  wire \tmp_16_reg_701[0]_i_26_n_8 ;
  wire \tmp_16_reg_701[0]_i_27_n_8 ;
  wire \tmp_16_reg_701[0]_i_28_n_8 ;
  wire \tmp_16_reg_701[0]_i_29_n_8 ;
  wire \tmp_16_reg_701[0]_i_33_n_8 ;
  wire \tmp_16_reg_701[0]_i_5_n_8 ;
  wire \tmp_16_reg_701[0]_i_7_n_8 ;
  wire \tmp_16_reg_701[0]_i_9_n_8 ;
  wire \tmp_16_reg_701_reg[0]_0 ;
  wire \tmp_16_reg_701_reg[0]_i_17_n_10 ;
  wire \tmp_16_reg_701_reg[0]_i_17_n_11 ;
  wire \tmp_16_reg_701_reg[0]_i_17_n_8 ;
  wire \tmp_16_reg_701_reg[0]_i_17_n_9 ;
  wire \tmp_16_reg_701_reg[0]_i_2_n_11 ;
  wire \tmp_16_reg_701_reg[0]_i_4_n_10 ;
  wire \tmp_16_reg_701_reg[0]_i_4_n_11 ;
  wire \tmp_16_reg_701_reg[0]_i_4_n_8 ;
  wire \tmp_16_reg_701_reg[0]_i_4_n_9 ;
  wire \tmp_16_reg_701_reg[0]_i_8_n_10 ;
  wire \tmp_16_reg_701_reg[0]_i_8_n_11 ;
  wire \tmp_16_reg_701_reg[0]_i_8_n_8 ;
  wire \tmp_16_reg_701_reg[0]_i_8_n_9 ;
  wire tmp_17_fu_584_p2;
  wire tmp_17_reg_705;
  wire \tmp_17_reg_705[0]_i_10_n_8 ;
  wire \tmp_17_reg_705[0]_i_11_n_8 ;
  wire \tmp_17_reg_705[0]_i_12_n_8 ;
  wire \tmp_17_reg_705[0]_i_13_n_8 ;
  wire \tmp_17_reg_705[0]_i_15_n_8 ;
  wire \tmp_17_reg_705[0]_i_16_n_8 ;
  wire \tmp_17_reg_705[0]_i_17_n_8 ;
  wire \tmp_17_reg_705[0]_i_18_n_8 ;
  wire \tmp_17_reg_705[0]_i_19_n_8 ;
  wire \tmp_17_reg_705[0]_i_1_n_8 ;
  wire \tmp_17_reg_705[0]_i_20_n_8 ;
  wire \tmp_17_reg_705[0]_i_21_n_8 ;
  wire \tmp_17_reg_705[0]_i_23_n_8 ;
  wire \tmp_17_reg_705[0]_i_24_n_8 ;
  wire \tmp_17_reg_705[0]_i_25_n_8 ;
  wire \tmp_17_reg_705[0]_i_26_n_8 ;
  wire \tmp_17_reg_705[0]_i_30_n_8 ;
  wire \tmp_17_reg_705[0]_i_4_n_8 ;
  wire \tmp_17_reg_705[0]_i_6_n_8 ;
  wire \tmp_17_reg_705[0]_i_7_n_8 ;
  wire \tmp_17_reg_705[0]_i_8_n_8 ;
  wire \tmp_17_reg_705[0]_i_9_n_8 ;
  wire [11:0]\tmp_17_reg_705_reg[0]_0 ;
  wire [0:0]\tmp_17_reg_705_reg[0]_1 ;
  wire \tmp_17_reg_705_reg[0]_i_14_n_10 ;
  wire \tmp_17_reg_705_reg[0]_i_14_n_11 ;
  wire \tmp_17_reg_705_reg[0]_i_14_n_8 ;
  wire \tmp_17_reg_705_reg[0]_i_14_n_9 ;
  wire \tmp_17_reg_705_reg[0]_i_3_n_10 ;
  wire \tmp_17_reg_705_reg[0]_i_3_n_11 ;
  wire \tmp_17_reg_705_reg[0]_i_3_n_8 ;
  wire \tmp_17_reg_705_reg[0]_i_3_n_9 ;
  wire \tmp_17_reg_705_reg[0]_i_5_n_10 ;
  wire \tmp_17_reg_705_reg[0]_i_5_n_11 ;
  wire \tmp_17_reg_705_reg[0]_i_5_n_8 ;
  wire \tmp_17_reg_705_reg[0]_i_5_n_9 ;
  wire \tmp_4_reg_660[6]_i_1_n_8 ;
  wire [5:0]\tmp_4_reg_660_reg[5]_0 ;
  wire [6:0]tmp_4_reg_660_reg__0;
  wire \tmp_6_reg_677[0]_i_1_n_8 ;
  wire [0:0]\tmp_6_reg_677_reg[0]_0 ;
  wire \tmp_6_reg_677_reg_n_8_[0] ;
  wire [27:0]tmp_7_fu_419_p2;
  wire \tmp_8_reg_681[0]_i_1_n_8 ;
  wire \tmp_8_reg_681_reg_n_8_[0] ;
  wire [27:0]tmp_9_fu_449_p2;
  wire tmp_i_fu_1452_p2;
  wire tmp_i_reg_1748;
  wire \tmp_mid2_v_reg_612[0]_i_1__0_n_8 ;
  wire tmp_reg_618;
  wire \tmp_reg_618[0]_i_2__0_n_8 ;
  wire \tmp_reg_618[0]_i_3__0_n_8 ;
  wire [1:0]\NLW_tmp_10_reg_685_reg[0]_i_145_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_10_reg_685_reg[0]_i_155_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_10_reg_685_reg[0]_i_21_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_10_reg_685_reg[0]_i_36_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_10_reg_685_reg[0]_i_36_O_UNCONNECTED ;
  wire [3:3]\NLW_tmp_10_reg_685_reg[0]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_10_reg_685_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_10_reg_685_reg[0]_i_47_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp_10_reg_685_reg[0]_i_47_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_10_reg_685_reg[0]_i_49_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_13_reg_693_reg[0]_i_14_O_UNCONNECTED ;
  wire [3:2]\NLW_tmp_13_reg_693_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_13_reg_693_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_13_reg_693_reg[0]_i_32_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_13_reg_693_reg[0]_i_32_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_13_reg_693_reg[0]_i_34_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_13_reg_693_reg[0]_i_4_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_13_reg_693_reg[0]_i_85_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_15_reg_697_reg[0]_i_21_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_15_reg_697_reg[0]_i_21_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_15_reg_697_reg[0]_i_57_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_16_reg_701_reg[0]_i_17_O_UNCONNECTED ;
  wire [3:2]\NLW_tmp_16_reg_701_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_16_reg_701_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_16_reg_701_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_16_reg_701_reg[0]_i_8_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_17_reg_705_reg[0]_i_14_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_17_reg_705_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_17_reg_705_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_17_reg_705_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_17_reg_705_reg[0]_i_5_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'h45)) 
    \ap_CS_fsm[0]_i_1__3 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(grp_normalizeHisto1_fu_1026_ap_ready),
        .I2(ap_reg_grp_normalizeHisto1_fu_1026_ap_start),
        .O(\ap_CS_fsm[0]_i_1__3_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \ap_CS_fsm[10]_i_1 
       (.I0(Q[2]),
        .I1(\offset_assign_cast_reg_1742[10]_i_3_n_8 ),
        .I2(ap_enable_reg_pp2_iter6_reg),
        .I3(Q[3]),
        .O(\ap_CS_fsm_reg[10] [1]));
  LUT4 #(
    .INIT(16'hEEC0)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(ap_reg_grp_normalizeHisto1_fu_1026_ap_start),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\ap_CS_fsm[1]_i_2__0_n_8 ),
        .I3(\ap_CS_fsm_reg_n_8_[0] ),
        .O(ap_NS_fsm[1]));
  LUT5 #(
    .INIT(32'hD0DDDDDD)) 
    \ap_CS_fsm[1]_i_2__0 
       (.I0(grp_normalizeHisto1_fu_1026_normalized_V_we1),
        .I1(ap_enable_reg_pp0_iter9),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(exitcond_flatten_fu_243_p2),
        .O(\ap_CS_fsm[1]_i_2__0_n_8 ));
  LUT6 #(
    .INIT(64'h0080AAAA00800080)) 
    \ap_CS_fsm[2]_i_1__2 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(exitcond_flatten_fu_243_p2),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_enable_reg_pp0_iter9),
        .I5(grp_normalizeHisto1_fu_1026_normalized_V_we1),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(Q[1]),
        .I1(\offset_assign_cast_reg_1742[10]_i_3_n_8 ),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[10] [0]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[0]_i_1__3_n_8 ),
        .Q(\ap_CS_fsm_reg_n_8_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(grp_normalizeHisto1_fu_1026_ap_ready),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0000EA00EA00EA00)) 
    ap_enable_reg_pp0_iter0_i_1__2
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_reg_grp_normalizeHisto1_fu_1026_ap_start),
        .I2(\ap_CS_fsm_reg_n_8_[0] ),
        .I3(ap_rst_n),
        .I4(exitcond_flatten_fu_243_p2),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_enable_reg_pp0_iter0_i_1__2_n_8));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__2_n_8),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter10_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter9),
        .Q(grp_normalizeHisto1_fu_1026_normalized_V_we1),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT5 #(
    .INIT(32'h27772222)) 
    ap_enable_reg_pp0_iter1_i_1__2
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(exitcond_flatten_fu_243_p2),
        .I2(\ap_CS_fsm_reg_n_8_[0] ),
        .I3(ap_reg_grp_normalizeHisto1_fu_1026_ap_start),
        .I4(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter1_i_1__2_n_8));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__2_n_8),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  (* srl_name = "inst/\grp_normalizeHisto1_fu_1026/ap_enable_reg_pp0_iter6_reg_srl5___grp_normalizeHisto0_fu_1019_ap_enable_reg_pp0_iter6_reg_r " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    ap_enable_reg_pp0_iter6_reg_srl5___grp_normalizeHisto0_fu_1019_ap_enable_reg_pp0_iter6_reg_r
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter6_reg_srl5___grp_normalizeHisto0_fu_1019_ap_enable_reg_pp0_iter6_reg_r_n_8));
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp0_iter7_reg_gate
       (.I0(ap_enable_reg_pp0_iter7_reg_grp_normalizeHisto0_fu_1019_ap_enable_reg_pp0_iter7_reg_r_n_8),
        .I1(ap_enable_reg_pp0_iter7_reg_r),
        .O(ap_enable_reg_pp0_iter7_reg_gate_n_8));
  FDRE ap_enable_reg_pp0_iter7_reg_grp_normalizeHisto0_fu_1019_ap_enable_reg_pp0_iter7_reg_r
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter6_reg_srl5___grp_normalizeHisto0_fu_1019_ap_enable_reg_pp0_iter6_reg_r_n_8),
        .Q(ap_enable_reg_pp0_iter7_reg_grp_normalizeHisto0_fu_1019_ap_enable_reg_pp0_iter7_reg_r_n_8),
        .R(1'b0));
  FDRE ap_enable_reg_pp0_iter8_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter7_reg_gate_n_8),
        .Q(grp_normalizeHisto1_fu_1026_descriptor_V_ce0),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter9_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_normalizeHisto1_fu_1026_descriptor_V_ce0),
        .Q(ap_enable_reg_pp0_iter9),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0000F800F800F800)) 
    ap_enable_reg_pp2_iter0_i_1
       (.I0(Q[2]),
        .I1(\offset_assign_cast_reg_1742[10]_i_3_n_8 ),
        .I2(ap_enable_reg_pp2_iter0),
        .I3(ap_rst_n),
        .I4(Q[3]),
        .I5(tmp_i_fu_1452_p2),
        .O(ap_enable_reg_pp2_iter0_reg));
  LUT5 #(
    .INIT(32'h27772222)) 
    ap_enable_reg_pp2_iter1_i_1
       (.I0(Q[3]),
        .I1(tmp_i_fu_1452_p2),
        .I2(Q[2]),
        .I3(\offset_assign_cast_reg_1742[10]_i_3_n_8 ),
        .I4(ap_enable_reg_pp2_iter1),
        .O(ap_enable_reg_pp2_iter1_reg));
  FDRE \ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_598_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(exitcond_flatten_reg_598),
        .Q(ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_598),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter1_i_mid2_reg_607_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(i_mid2_reg_607[0]),
        .Q(ap_pipeline_reg_pp0_iter1_i_mid2_reg_607[0]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter1_i_mid2_reg_607_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(i_mid2_reg_607[1]),
        .Q(ap_pipeline_reg_pp0_iter1_i_mid2_reg_607[1]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter1_i_mid2_reg_607_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(i_mid2_reg_607[2]),
        .Q(ap_pipeline_reg_pp0_iter1_i_mid2_reg_607[2]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter1_i_mid2_reg_607_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(i_mid2_reg_607[3]),
        .Q(ap_pipeline_reg_pp0_iter1_i_mid2_reg_607[3]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter1_i_mid2_reg_607_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(i_mid2_reg_607[4]),
        .Q(ap_pipeline_reg_pp0_iter1_i_mid2_reg_607[4]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter1_i_mid2_reg_607_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(i_mid2_reg_607[5]),
        .Q(ap_pipeline_reg_pp0_iter1_i_mid2_reg_607[5]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter1_tmp_reg_618_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(tmp_reg_618),
        .Q(ap_pipeline_reg_pp0_iter1_tmp_reg_618),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_normalizeHisto1_fu_1026/ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_598_reg " *) 
  (* srl_name = "inst/\grp_normalizeHisto1_fu_1026/ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_598_reg[0]_srl4 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_598_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_598),
        .Q(\ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_598_reg[0]_srl4_n_8 ));
  (* srl_bus_name = "inst/\grp_normalizeHisto1_fu_1026/ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg " *) 
  (* srl_name = "inst/\grp_normalizeHisto1_fu_1026/ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg[2]_srl4 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg[2]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter1_i_mid2_reg_607[2]),
        .Q(\ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg[2]_srl4_n_8 ));
  (* srl_bus_name = "inst/\grp_normalizeHisto1_fu_1026/ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg " *) 
  (* srl_name = "inst/\grp_normalizeHisto1_fu_1026/ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg[3]_srl4 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg[3]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter1_i_mid2_reg_607[3]),
        .Q(\ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg[3]_srl4_n_8 ));
  (* srl_bus_name = "inst/\grp_normalizeHisto1_fu_1026/ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg " *) 
  (* srl_name = "inst/\grp_normalizeHisto1_fu_1026/ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg[4]_srl4 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg[4]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter1_i_mid2_reg_607[4]),
        .Q(\ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg[4]_srl4_n_8 ));
  (* srl_bus_name = "inst/\grp_normalizeHisto1_fu_1026/ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg " *) 
  (* srl_name = "inst/\grp_normalizeHisto1_fu_1026/ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg[5]_srl4 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg[5]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter1_i_mid2_reg_607[5]),
        .Q(\ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg[5]_srl4_n_8 ));
  (* srl_bus_name = "inst/\grp_normalizeHisto1_fu_1026/ap_pipeline_reg_pp0_iter5_tmp_reg_618_reg " *) 
  (* srl_name = "inst/\grp_normalizeHisto1_fu_1026/ap_pipeline_reg_pp0_iter5_tmp_reg_618_reg[0]_srl4 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter5_tmp_reg_618_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter1_tmp_reg_618),
        .Q(\ap_pipeline_reg_pp0_iter5_tmp_reg_618_reg[0]_srl4_n_8 ));
  FDRE \ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_598_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_598_reg[0]_srl4_n_8 ),
        .Q(ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_598),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_normalizeHisto1_fu_1026/ap_pipeline_reg_pp0_iter6_i_mid2_reg_607_reg " *) 
  (* srl_name = "inst/\grp_normalizeHisto1_fu_1026/ap_pipeline_reg_pp0_iter6_i_mid2_reg_607_reg[0]_srl5 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter6_i_mid2_reg_607_reg[0]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter1_i_mid2_reg_607[0]),
        .Q(ap_pipeline_reg_pp0_iter6_i_mid2_reg_607[0]));
  (* srl_bus_name = "inst/\grp_normalizeHisto1_fu_1026/ap_pipeline_reg_pp0_iter6_i_mid2_reg_607_reg " *) 
  (* srl_name = "inst/\grp_normalizeHisto1_fu_1026/ap_pipeline_reg_pp0_iter6_i_mid2_reg_607_reg[1]_srl5 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter6_i_mid2_reg_607_reg[1]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter1_i_mid2_reg_607[1]),
        .Q(ap_pipeline_reg_pp0_iter6_i_mid2_reg_607[1]));
  FDRE \ap_pipeline_reg_pp0_iter6_i_mid2_reg_607_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg[2]_srl4_n_8 ),
        .Q(ap_pipeline_reg_pp0_iter6_i_mid2_reg_607[2]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter6_i_mid2_reg_607_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg[3]_srl4_n_8 ),
        .Q(ap_pipeline_reg_pp0_iter6_i_mid2_reg_607[3]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter6_i_mid2_reg_607_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg[4]_srl4_n_8 ),
        .Q(ap_pipeline_reg_pp0_iter6_i_mid2_reg_607[4]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter6_i_mid2_reg_607_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg[5]_srl4_n_8 ),
        .Q(ap_pipeline_reg_pp0_iter6_i_mid2_reg_607[5]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter6_tmp_reg_618_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter5_tmp_reg_618_reg[0]_srl4_n_8 ),
        .Q(ap_pipeline_reg_pp0_iter6_tmp_reg_618),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_exitcond_flatten_reg_598_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_598),
        .Q(ap_pipeline_reg_pp0_iter7_exitcond_flatten_reg_598),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_tmp_reg_618_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_pipeline_reg_pp0_iter6_tmp_reg_618),
        .Q(ap_pipeline_reg_pp0_iter7_tmp_reg_618),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_exitcond_flatten_reg_598_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_pipeline_reg_pp0_iter7_exitcond_flatten_reg_598),
        .Q(ap_pipeline_reg_pp0_iter8_exitcond_flatten_reg_598),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter9_tmp_4_reg_660_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_4_reg_660_reg__0[0]),
        .Q(ram_reg_4[0]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter9_tmp_4_reg_660_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_4_reg_660_reg__0[1]),
        .Q(ram_reg_4[1]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter9_tmp_4_reg_660_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_4_reg_660_reg__0[2]),
        .Q(ram_reg_4[2]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter9_tmp_4_reg_660_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_4_reg_660_reg__0[3]),
        .Q(ram_reg_4[3]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter9_tmp_4_reg_660_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_4_reg_660_reg__0[4]),
        .Q(ram_reg_4[4]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter9_tmp_4_reg_660_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_4_reg_660_reg__0[5]),
        .Q(ram_reg_4[5]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter9_tmp_4_reg_660_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_4_reg_660_reg__0[6]),
        .Q(ram_reg_4[6]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    ap_reg_grp_normalizeHisto1_fu_1026_ap_start_i_1
       (.I0(Q[1]),
        .I1(grp_normalizeHisto1_fu_1026_ap_ready),
        .I2(ap_reg_grp_normalizeHisto1_fu_1026_ap_start),
        .O(ap_reg_grp_normalizeHisto1_fu_1026_ap_start_reg));
  LUT6 #(
    .INIT(64'h0C000000ACAAAAAA)) 
    \blkIdx_reg_221[0]_i_1__0 
       (.I0(\blkIdx_reg_221_reg_n_8_[0] ),
        .I1(grp_normalizeHisto1_fu_1026_sum_address0),
        .I2(exitcond_flatten_reg_598),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(ap_enable_reg_pp0_iter00),
        .O(\blkIdx_reg_221[0]_i_1__0_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \blkIdx_reg_221[0]_i_2__0 
       (.I0(ap_reg_grp_normalizeHisto1_fu_1026_ap_start),
        .I1(\ap_CS_fsm_reg_n_8_[0] ),
        .O(ap_enable_reg_pp0_iter00));
  FDRE \blkIdx_reg_221_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\blkIdx_reg_221[0]_i_1__0_n_8 ),
        .Q(\blkIdx_reg_221_reg_n_8_[0] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8088)) 
    \classify_0_reg_931[0]_i_1 
       (.I0(Q[2]),
        .I1(\offset_assign_cast_reg_1742[10]_i_3_n_8 ),
        .I2(ap_pipeline_reg_pp2_iter6_tmp_i_reg_1748),
        .I3(ap_enable_reg_pp2_iter7),
        .O(clear));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \exitcond_flatten_reg_598[0]_i_1__0 
       (.I0(indvar_flatten_reg_210_reg[2]),
        .I1(indvar_flatten_reg_210_reg[4]),
        .I2(indvar_flatten_reg_210_reg[0]),
        .I3(\exitcond_flatten_reg_598[0]_i_2__0_n_8 ),
        .O(exitcond_flatten_fu_243_p2));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \exitcond_flatten_reg_598[0]_i_2__0 
       (.I0(indvar_flatten_reg_210_reg[3]),
        .I1(indvar_flatten_reg_210_reg[1]),
        .I2(indvar_flatten_reg_210_reg[6]),
        .I3(indvar_flatten_reg_210_reg[5]),
        .O(\exitcond_flatten_reg_598[0]_i_2__0_n_8 ));
  FDRE \exitcond_flatten_reg_598_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(exitcond_flatten_fu_243_p2),
        .Q(exitcond_flatten_reg_598),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_mul_34ns_32nsjbC hog_mul_34ns_32nsjbC_x_U49
       (.D(D),
        .P(p_1_in),
        .ap_clk(ap_clk));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT5 #(
    .INIT(32'h88880888)) 
    \i_i_reg_943[6]_i_1 
       (.I0(Q[2]),
        .I1(\offset_assign_cast_reg_1742[10]_i_3_n_8 ),
        .I2(Q[3]),
        .I3(ap_enable_reg_pp2_iter1),
        .I4(tmp_i_reg_1748),
        .O(SR));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0F0F0D0)) 
    \i_mid2_reg_607[2]_i_1__0 
       (.I0(\i_reg_232_reg_n_8_[5] ),
        .I1(i_mid2_fu_261_p3[4]),
        .I2(\i_reg_232_reg_n_8_[2] ),
        .I3(i_mid2_fu_261_p3[3]),
        .I4(\i_reg_232_reg_n_8_[0] ),
        .I5(i_mid2_fu_261_p3[1]),
        .O(i_mid2_fu_261_p3[2]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAA8A)) 
    \i_mid2_reg_607[5]_i_1__0 
       (.I0(\i_reg_232_reg_n_8_[5] ),
        .I1(i_mid2_fu_261_p3[4]),
        .I2(\i_reg_232_reg_n_8_[2] ),
        .I3(i_mid2_fu_261_p3[3]),
        .I4(\i_reg_232_reg_n_8_[0] ),
        .I5(i_mid2_fu_261_p3[1]),
        .O(i_mid2_fu_261_p3[5]));
  FDRE \i_mid2_reg_607_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(\i_reg_232_reg_n_8_[0] ),
        .Q(i_mid2_reg_607[0]),
        .R(1'b0));
  FDRE \i_mid2_reg_607_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(i_mid2_fu_261_p3[1]),
        .Q(i_mid2_reg_607[1]),
        .R(1'b0));
  FDRE \i_mid2_reg_607_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(i_mid2_fu_261_p3[2]),
        .Q(i_mid2_reg_607[2]),
        .R(1'b0));
  FDRE \i_mid2_reg_607_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(i_mid2_fu_261_p3[3]),
        .Q(i_mid2_reg_607[3]),
        .R(1'b0));
  FDRE \i_mid2_reg_607_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(i_mid2_fu_261_p3[4]),
        .Q(i_mid2_reg_607[4]),
        .R(1'b0));
  FDRE \i_mid2_reg_607_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(i_mid2_fu_261_p3[5]),
        .Q(i_mid2_reg_607[5]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_reg_232[0]_i_1__0 
       (.I0(\i_reg_232_reg_n_8_[0] ),
        .O(i_1_fu_287_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_reg_232[1]_i_1__0 
       (.I0(\i_reg_232_reg_n_8_[0] ),
        .I1(i_mid2_fu_261_p3[1]),
        .O(i_1_fu_287_p2[1]));
  LUT6 #(
    .INIT(64'h3333CCCCCCCCC8CC)) 
    \i_reg_232[2]_i_1__0 
       (.I0(i_mid2_fu_261_p3[3]),
        .I1(\i_reg_232_reg_n_8_[2] ),
        .I2(i_mid2_fu_261_p3[4]),
        .I3(\i_reg_232_reg_n_8_[5] ),
        .I4(i_mid2_fu_261_p3[1]),
        .I5(\i_reg_232_reg_n_8_[0] ),
        .O(\i_reg_232[2]_i_1__0_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_reg_232[3]_i_1__0 
       (.I0(i_mid2_fu_261_p3[3]),
        .I1(\i_reg_232_reg_n_8_[0] ),
        .I2(i_mid2_fu_261_p3[1]),
        .I3(\i_reg_232_reg_n_8_[2] ),
        .O(i_1_fu_287_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_reg_232[4]_i_1__0 
       (.I0(i_mid2_fu_261_p3[4]),
        .I1(\i_reg_232_reg_n_8_[2] ),
        .I2(i_mid2_fu_261_p3[1]),
        .I3(\i_reg_232_reg_n_8_[0] ),
        .I4(i_mid2_fu_261_p3[3]),
        .O(i_1_fu_287_p2[4]));
  LUT5 #(
    .INIT(32'hDF000000)) 
    \i_reg_232[5]_i_1__0 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(exitcond_flatten_fu_243_p2),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\ap_CS_fsm_reg_n_8_[0] ),
        .I4(ap_reg_grp_normalizeHisto1_fu_1026_ap_start),
        .O(i_reg_232));
  LUT3 #(
    .INIT(8'h20)) 
    \i_reg_232[5]_i_2__0 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(exitcond_flatten_fu_243_p2),
        .I2(ap_enable_reg_pp0_iter0),
        .O(i_reg_2320));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAA8AAAA)) 
    \i_reg_232[5]_i_3__0 
       (.I0(\i_reg_232_reg_n_8_[5] ),
        .I1(i_mid2_fu_261_p3[3]),
        .I2(\i_reg_232_reg_n_8_[0] ),
        .I3(i_mid2_fu_261_p3[1]),
        .I4(\i_reg_232_reg_n_8_[2] ),
        .I5(i_mid2_fu_261_p3[4]),
        .O(i_1_fu_287_p2[5]));
  FDRE \i_reg_232_reg[0] 
       (.C(ap_clk),
        .CE(i_reg_2320),
        .D(i_1_fu_287_p2[0]),
        .Q(\i_reg_232_reg_n_8_[0] ),
        .R(i_reg_232));
  FDRE \i_reg_232_reg[1] 
       (.C(ap_clk),
        .CE(i_reg_2320),
        .D(i_1_fu_287_p2[1]),
        .Q(i_mid2_fu_261_p3[1]),
        .R(i_reg_232));
  FDRE \i_reg_232_reg[2] 
       (.C(ap_clk),
        .CE(i_reg_2320),
        .D(\i_reg_232[2]_i_1__0_n_8 ),
        .Q(\i_reg_232_reg_n_8_[2] ),
        .R(i_reg_232));
  FDRE \i_reg_232_reg[3] 
       (.C(ap_clk),
        .CE(i_reg_2320),
        .D(i_1_fu_287_p2[3]),
        .Q(i_mid2_fu_261_p3[3]),
        .R(i_reg_232));
  FDRE \i_reg_232_reg[4] 
       (.C(ap_clk),
        .CE(i_reg_2320),
        .D(i_1_fu_287_p2[4]),
        .Q(i_mid2_fu_261_p3[4]),
        .R(i_reg_232));
  FDRE \i_reg_232_reg[5] 
       (.C(ap_clk),
        .CE(i_reg_2320),
        .D(i_1_fu_287_p2[5]),
        .Q(\i_reg_232_reg_n_8_[5] ),
        .R(i_reg_232));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten_reg_210[0]_i_1__0 
       (.I0(indvar_flatten_reg_210_reg[0]),
        .O(indvar_flatten_next_fu_249_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \indvar_flatten_reg_210[1]_i_1__0 
       (.I0(indvar_flatten_reg_210_reg[0]),
        .I1(indvar_flatten_reg_210_reg[1]),
        .O(indvar_flatten_next_fu_249_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \indvar_flatten_reg_210[2]_i_1__0 
       (.I0(indvar_flatten_reg_210_reg[0]),
        .I1(indvar_flatten_reg_210_reg[1]),
        .I2(indvar_flatten_reg_210_reg[2]),
        .O(indvar_flatten_next_fu_249_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \indvar_flatten_reg_210[3]_i_1__0 
       (.I0(indvar_flatten_reg_210_reg[3]),
        .I1(indvar_flatten_reg_210_reg[0]),
        .I2(indvar_flatten_reg_210_reg[1]),
        .I3(indvar_flatten_reg_210_reg[2]),
        .O(indvar_flatten_next_fu_249_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \indvar_flatten_reg_210[4]_i_1__0 
       (.I0(indvar_flatten_reg_210_reg[4]),
        .I1(indvar_flatten_reg_210_reg[2]),
        .I2(indvar_flatten_reg_210_reg[1]),
        .I3(indvar_flatten_reg_210_reg[0]),
        .I4(indvar_flatten_reg_210_reg[3]),
        .O(indvar_flatten_next_fu_249_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \indvar_flatten_reg_210[5]_i_1__0 
       (.I0(indvar_flatten_reg_210_reg[5]),
        .I1(indvar_flatten_reg_210_reg[3]),
        .I2(indvar_flatten_reg_210_reg[0]),
        .I3(indvar_flatten_reg_210_reg[1]),
        .I4(indvar_flatten_reg_210_reg[2]),
        .I5(indvar_flatten_reg_210_reg[4]),
        .O(indvar_flatten_next_fu_249_p2[5]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \indvar_flatten_reg_210[6]_i_1__0 
       (.I0(indvar_flatten_reg_210_reg[6]),
        .I1(indvar_flatten_reg_210_reg[4]),
        .I2(\indvar_flatten_reg_210[6]_i_2__0_n_8 ),
        .I3(indvar_flatten_reg_210_reg[3]),
        .I4(indvar_flatten_reg_210_reg[5]),
        .O(indvar_flatten_next_fu_249_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \indvar_flatten_reg_210[6]_i_2__0 
       (.I0(indvar_flatten_reg_210_reg[2]),
        .I1(indvar_flatten_reg_210_reg[1]),
        .I2(indvar_flatten_reg_210_reg[0]),
        .O(\indvar_flatten_reg_210[6]_i_2__0_n_8 ));
  FDRE \indvar_flatten_reg_210_reg[0] 
       (.C(ap_clk),
        .CE(i_reg_2320),
        .D(indvar_flatten_next_fu_249_p2[0]),
        .Q(indvar_flatten_reg_210_reg[0]),
        .R(i_reg_232));
  FDRE \indvar_flatten_reg_210_reg[1] 
       (.C(ap_clk),
        .CE(i_reg_2320),
        .D(indvar_flatten_next_fu_249_p2[1]),
        .Q(indvar_flatten_reg_210_reg[1]),
        .R(i_reg_232));
  FDRE \indvar_flatten_reg_210_reg[2] 
       (.C(ap_clk),
        .CE(i_reg_2320),
        .D(indvar_flatten_next_fu_249_p2[2]),
        .Q(indvar_flatten_reg_210_reg[2]),
        .R(i_reg_232));
  FDRE \indvar_flatten_reg_210_reg[3] 
       (.C(ap_clk),
        .CE(i_reg_2320),
        .D(indvar_flatten_next_fu_249_p2[3]),
        .Q(indvar_flatten_reg_210_reg[3]),
        .R(i_reg_232));
  FDRE \indvar_flatten_reg_210_reg[4] 
       (.C(ap_clk),
        .CE(i_reg_2320),
        .D(indvar_flatten_next_fu_249_p2[4]),
        .Q(indvar_flatten_reg_210_reg[4]),
        .R(i_reg_232));
  FDRE \indvar_flatten_reg_210_reg[5] 
       (.C(ap_clk),
        .CE(i_reg_2320),
        .D(indvar_flatten_next_fu_249_p2[5]),
        .Q(indvar_flatten_reg_210_reg[5]),
        .R(i_reg_232));
  FDRE \indvar_flatten_reg_210_reg[6] 
       (.C(ap_clk),
        .CE(i_reg_2320),
        .D(indvar_flatten_next_fu_249_p2[6]),
        .Q(indvar_flatten_reg_210_reg[6]),
        .R(i_reg_232));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \offset_assign_cast_reg_1742[10]_i_1 
       (.I0(Q[2]),
        .I1(\offset_assign_cast_reg_1742[10]_i_3_n_8 ),
        .O(E));
  LUT6 #(
    .INIT(64'hF2F2F2F20000F200)) 
    \offset_assign_cast_reg_1742[10]_i_3 
       (.I0(\ap_CS_fsm_reg_n_8_[0] ),
        .I1(ap_reg_grp_normalizeHisto1_fu_1026_ap_start),
        .I2(grp_normalizeHisto1_fu_1026_ap_ready),
        .I3(\ap_CS_fsm_reg[2]_1 [0]),
        .I4(ap_reg_grp_normalizeHisto0_fu_1019_ap_start),
        .I5(\ap_CS_fsm_reg[2]_1 [1]),
        .O(\offset_assign_cast_reg_1742[10]_i_3_n_8 ));
  LUT6 #(
    .INIT(64'h0100010001010100)) 
    ram_reg_i_10__0
       (.I0(\tmp_8_reg_681_reg_n_8_[0] ),
        .I1(ram_reg_3),
        .I2(ram_reg_2),
        .I3(ram_reg_1),
        .I4(tmp_17_reg_705),
        .I5(ram_reg_0),
        .O(ram_reg_i_10__0_n_8));
  LUT6 #(
    .INIT(64'h8F808F808F808080)) 
    ram_reg_i_1__2
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(\ap_CS_fsm_reg[2]_0 ),
        .O(sum1_ce0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_1__3
       (.I0(Q[2]),
        .I1(grp_normalizeHisto1_fu_1026_normalized_V_we1),
        .O(WEA));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_2
       (.I0(ram_reg),
        .I1(\tmp_8_reg_681_reg_n_8_[0] ),
        .I2(\tmp_6_reg_677_reg_n_8_[0] ),
        .I3(ram_reg_3),
        .O(DIADI[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000000E)) 
    ram_reg_i_3__0
       (.I0(ram_reg_2),
        .I1(ram_reg_1),
        .I2(ram_reg),
        .I3(\tmp_8_reg_681_reg_n_8_[0] ),
        .I4(ram_reg_3),
        .I5(\tmp_6_reg_677_reg_n_8_[0] ),
        .O(DIADI[3]));
  LUT3 #(
    .INIT(8'hF4)) 
    ram_reg_i_4__0
       (.I0(\tmp_6_reg_677_reg_n_8_[0] ),
        .I1(\tmp_8_reg_681_reg_n_8_[0] ),
        .I2(ram_reg_i_7__0_n_8),
        .O(DIADI[2]));
  LUT6 #(
    .INIT(64'h0000FFFF0000000E)) 
    ram_reg_i_5__0
       (.I0(tmp_17_reg_705),
        .I1(ram_reg_0),
        .I2(ram_reg_i_8__0_n_8),
        .I3(ram_reg_3),
        .I4(\tmp_6_reg_677_reg_n_8_[0] ),
        .I5(ram_reg_i_9__0_n_8),
        .O(DIADI[1]));
  LUT4 #(
    .INIT(16'hFFAE)) 
    ram_reg_i_6__0
       (.I0(\tmp_6_reg_677_reg_n_8_[0] ),
        .I1(ram_reg),
        .I2(\tmp_8_reg_681_reg_n_8_[0] ),
        .I3(ram_reg_i_10__0_n_8),
        .O(DIADI[0]));
  LUT6 #(
    .INIT(64'h0100010001010100)) 
    ram_reg_i_7__0
       (.I0(ram_reg),
        .I1(ram_reg_3),
        .I2(\tmp_6_reg_677_reg_n_8_[0] ),
        .I3(ram_reg_2),
        .I4(ram_reg_0),
        .I5(ram_reg_1),
        .O(ram_reg_i_7__0_n_8));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_8__0
       (.I0(ram_reg_2),
        .I1(ram_reg_1),
        .O(ram_reg_i_8__0_n_8));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_9__0
       (.I0(\tmp_8_reg_681_reg_n_8_[0] ),
        .I1(ram_reg),
        .O(ram_reg_i_9__0_n_8));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tmp1_reg_639[2]_i_1 
       (.I0(ap_pipeline_reg_pp0_iter6_i_mid2_reg_607[2]),
        .I1(ap_pipeline_reg_pp0_iter6_tmp_reg_618),
        .O(tmp1_fu_318_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \tmp1_reg_639[3]_i_1 
       (.I0(ap_pipeline_reg_pp0_iter6_i_mid2_reg_607[2]),
        .I1(ap_pipeline_reg_pp0_iter6_tmp_reg_618),
        .I2(ap_pipeline_reg_pp0_iter6_i_mid2_reg_607[3]),
        .O(tmp1_fu_318_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \tmp1_reg_639[4]_i_1 
       (.I0(ap_pipeline_reg_pp0_iter6_tmp_reg_618),
        .I1(ap_pipeline_reg_pp0_iter6_i_mid2_reg_607[2]),
        .I2(ap_pipeline_reg_pp0_iter6_i_mid2_reg_607[3]),
        .I3(ap_pipeline_reg_pp0_iter6_i_mid2_reg_607[4]),
        .O(tmp1_fu_318_p2[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp1_reg_639[5]_i_1__0 
       (.I0(ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_598),
        .O(\tmp1_reg_639[5]_i_1__0_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \tmp1_reg_639[5]_i_2 
       (.I0(ap_pipeline_reg_pp0_iter6_i_mid2_reg_607[3]),
        .I1(ap_pipeline_reg_pp0_iter6_i_mid2_reg_607[2]),
        .I2(ap_pipeline_reg_pp0_iter6_tmp_reg_618),
        .I3(ap_pipeline_reg_pp0_iter6_i_mid2_reg_607[4]),
        .I4(ap_pipeline_reg_pp0_iter6_i_mid2_reg_607[5]),
        .O(tmp1_fu_318_p2[5]));
  FDRE \tmp1_reg_639_reg[0] 
       (.C(ap_clk),
        .CE(\tmp1_reg_639[5]_i_1__0_n_8 ),
        .D(ap_pipeline_reg_pp0_iter6_i_mid2_reg_607[0]),
        .Q(\tmp_4_reg_660_reg[5]_0 [0]),
        .R(1'b0));
  FDRE \tmp1_reg_639_reg[1] 
       (.C(ap_clk),
        .CE(\tmp1_reg_639[5]_i_1__0_n_8 ),
        .D(ap_pipeline_reg_pp0_iter6_i_mid2_reg_607[1]),
        .Q(\tmp_4_reg_660_reg[5]_0 [1]),
        .R(1'b0));
  FDRE \tmp1_reg_639_reg[2] 
       (.C(ap_clk),
        .CE(\tmp1_reg_639[5]_i_1__0_n_8 ),
        .D(tmp1_fu_318_p2[2]),
        .Q(\tmp_4_reg_660_reg[5]_0 [2]),
        .R(1'b0));
  FDRE \tmp1_reg_639_reg[3] 
       (.C(ap_clk),
        .CE(\tmp1_reg_639[5]_i_1__0_n_8 ),
        .D(tmp1_fu_318_p2[3]),
        .Q(\tmp_4_reg_660_reg[5]_0 [3]),
        .R(1'b0));
  FDRE \tmp1_reg_639_reg[4] 
       (.C(ap_clk),
        .CE(\tmp1_reg_639[5]_i_1__0_n_8 ),
        .D(tmp1_fu_318_p2[4]),
        .Q(\tmp_4_reg_660_reg[5]_0 [4]),
        .R(1'b0));
  FDRE \tmp1_reg_639_reg[5] 
       (.C(ap_clk),
        .CE(\tmp1_reg_639[5]_i_1__0_n_8 ),
        .D(tmp1_fu_318_p2[5]),
        .Q(\tmp_4_reg_660_reg[5]_0 [5]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_10_reg_685[0]_i_110 
       (.I0(p_shl2_cast_fu_415_p1[23]),
        .I1(p_shl2_cast_fu_415_p1[25]),
        .O(\tmp_10_reg_685[0]_i_110_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_10_reg_685[0]_i_111 
       (.I0(p_shl2_cast_fu_415_p1[22]),
        .I1(p_shl2_cast_fu_415_p1[24]),
        .O(\tmp_10_reg_685[0]_i_111_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_10_reg_685[0]_i_112 
       (.I0(p_shl2_cast_fu_415_p1[21]),
        .I1(p_shl2_cast_fu_415_p1[23]),
        .O(\tmp_10_reg_685[0]_i_112_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_10_reg_685[0]_i_113 
       (.I0(p_shl2_cast_fu_415_p1[20]),
        .I1(p_shl2_cast_fu_415_p1[22]),
        .O(\tmp_10_reg_685[0]_i_113_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_10_reg_685[0]_i_114 
       (.I0(p_shl2_cast_fu_415_p1[19]),
        .I1(p_shl2_cast_fu_415_p1[21]),
        .O(\tmp_10_reg_685[0]_i_114_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_10_reg_685[0]_i_115 
       (.I0(p_shl2_cast_fu_415_p1[18]),
        .I1(p_shl2_cast_fu_415_p1[20]),
        .O(\tmp_10_reg_685[0]_i_115_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_10_reg_685[0]_i_116 
       (.I0(p_shl2_cast_fu_415_p1[17]),
        .I1(p_shl2_cast_fu_415_p1[19]),
        .O(\tmp_10_reg_685[0]_i_116_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_10_reg_685[0]_i_117 
       (.I0(p_shl2_cast_fu_415_p1[16]),
        .I1(p_shl2_cast_fu_415_p1[18]),
        .O(\tmp_10_reg_685[0]_i_117_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_10_reg_685[0]_i_128 
       (.I0(p_shl2_cast_fu_415_p1[24]),
        .I1(p_shl2_cast_fu_415_p1[27]),
        .O(\tmp_10_reg_685[0]_i_128_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_10_reg_685[0]_i_129 
       (.I0(p_shl2_cast_fu_415_p1[23]),
        .I1(p_shl2_cast_fu_415_p1[26]),
        .O(\tmp_10_reg_685[0]_i_129_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_10_reg_685[0]_i_130 
       (.I0(p_shl2_cast_fu_415_p1[22]),
        .I1(p_shl2_cast_fu_415_p1[25]),
        .O(\tmp_10_reg_685[0]_i_130_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_10_reg_685[0]_i_131 
       (.I0(p_shl2_cast_fu_415_p1[21]),
        .I1(p_shl2_cast_fu_415_p1[24]),
        .O(\tmp_10_reg_685[0]_i_131_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_10_reg_685[0]_i_132 
       (.I0(p_shl2_cast_fu_415_p1[20]),
        .I1(p_shl2_cast_fu_415_p1[23]),
        .O(\tmp_10_reg_685[0]_i_132_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_10_reg_685[0]_i_133 
       (.I0(p_shl2_cast_fu_415_p1[19]),
        .I1(p_shl2_cast_fu_415_p1[22]),
        .O(\tmp_10_reg_685[0]_i_133_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_10_reg_685[0]_i_134 
       (.I0(p_shl2_cast_fu_415_p1[18]),
        .I1(p_shl2_cast_fu_415_p1[21]),
        .O(\tmp_10_reg_685[0]_i_134_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_10_reg_685[0]_i_135 
       (.I0(p_shl2_cast_fu_415_p1[17]),
        .I1(p_shl2_cast_fu_415_p1[20]),
        .O(\tmp_10_reg_685[0]_i_135_n_8 ));
  LUT4 #(
    .INIT(16'h40F4)) 
    \tmp_10_reg_685[0]_i_136 
       (.I0(\tmp_17_reg_705_reg[0]_0 [5]),
        .I1(DOADO[6]),
        .I2(DOADO[7]),
        .I3(\tmp_17_reg_705_reg[0]_0 [6]),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h40F4)) 
    \tmp_10_reg_685[0]_i_137 
       (.I0(\tmp_17_reg_705_reg[0]_0 [3]),
        .I1(DOADO[4]),
        .I2(DOADO[5]),
        .I3(\tmp_17_reg_705_reg[0]_0 [4]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h40F4)) 
    \tmp_10_reg_685[0]_i_138 
       (.I0(\tmp_17_reg_705_reg[0]_0 [1]),
        .I1(DOADO[2]),
        .I2(DOADO[3]),
        .I3(\tmp_17_reg_705_reg[0]_0 [2]),
        .O(DI[0]));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_10_reg_685[0]_i_146 
       (.I0(p_shl2_cast_fu_415_p1[15]),
        .I1(p_shl2_cast_fu_415_p1[17]),
        .O(\tmp_10_reg_685[0]_i_146_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_10_reg_685[0]_i_147 
       (.I0(\tmp_17_reg_705_reg[0]_0 [11]),
        .I1(p_shl2_cast_fu_415_p1[16]),
        .O(\tmp_10_reg_685[0]_i_147_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_10_reg_685[0]_i_148 
       (.I0(\tmp_17_reg_705_reg[0]_0 [10]),
        .I1(p_shl2_cast_fu_415_p1[15]),
        .O(\tmp_10_reg_685[0]_i_148_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_10_reg_685[0]_i_149 
       (.I0(\tmp_17_reg_705_reg[0]_0 [9]),
        .I1(\tmp_17_reg_705_reg[0]_0 [11]),
        .O(\tmp_10_reg_685[0]_i_149_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_10_reg_685[0]_i_150 
       (.I0(\tmp_17_reg_705_reg[0]_0 [8]),
        .I1(\tmp_17_reg_705_reg[0]_0 [10]),
        .O(\tmp_10_reg_685[0]_i_150_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_10_reg_685[0]_i_151 
       (.I0(\tmp_17_reg_705_reg[0]_0 [7]),
        .I1(\tmp_17_reg_705_reg[0]_0 [9]),
        .O(\tmp_10_reg_685[0]_i_151_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_10_reg_685[0]_i_152 
       (.I0(\tmp_17_reg_705_reg[0]_0 [6]),
        .I1(\tmp_17_reg_705_reg[0]_0 [8]),
        .O(\tmp_10_reg_685[0]_i_152_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_10_reg_685[0]_i_153 
       (.I0(\tmp_17_reg_705_reg[0]_0 [5]),
        .I1(\tmp_17_reg_705_reg[0]_0 [7]),
        .O(\tmp_10_reg_685[0]_i_153_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_10_reg_685[0]_i_156 
       (.I0(p_shl2_cast_fu_415_p1[16]),
        .I1(p_shl2_cast_fu_415_p1[19]),
        .O(\tmp_10_reg_685[0]_i_156_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_10_reg_685[0]_i_157 
       (.I0(p_shl2_cast_fu_415_p1[15]),
        .I1(p_shl2_cast_fu_415_p1[18]),
        .O(\tmp_10_reg_685[0]_i_157_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_10_reg_685[0]_i_158 
       (.I0(\tmp_17_reg_705_reg[0]_0 [11]),
        .I1(p_shl2_cast_fu_415_p1[17]),
        .O(\tmp_10_reg_685[0]_i_158_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_10_reg_685[0]_i_159 
       (.I0(\tmp_17_reg_705_reg[0]_0 [10]),
        .I1(p_shl2_cast_fu_415_p1[16]),
        .O(\tmp_10_reg_685[0]_i_159_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_10_reg_685[0]_i_160 
       (.I0(\tmp_17_reg_705_reg[0]_0 [9]),
        .I1(p_shl2_cast_fu_415_p1[15]),
        .O(\tmp_10_reg_685[0]_i_160_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_10_reg_685[0]_i_161 
       (.I0(\tmp_17_reg_705_reg[0]_0 [8]),
        .I1(\tmp_17_reg_705_reg[0]_0 [11]),
        .O(\tmp_10_reg_685[0]_i_161_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_10_reg_685[0]_i_162 
       (.I0(\tmp_17_reg_705_reg[0]_0 [7]),
        .I1(\tmp_17_reg_705_reg[0]_0 [10]),
        .O(\tmp_10_reg_685[0]_i_162_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_10_reg_685[0]_i_163 
       (.I0(\tmp_17_reg_705_reg[0]_0 [6]),
        .I1(\tmp_17_reg_705_reg[0]_0 [9]),
        .O(\tmp_10_reg_685[0]_i_163_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_10_reg_685[0]_i_164 
       (.I0(\tmp_17_reg_705_reg[0]_0 [4]),
        .I1(\tmp_17_reg_705_reg[0]_0 [6]),
        .O(\tmp_10_reg_685[0]_i_164_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_10_reg_685[0]_i_165 
       (.I0(\tmp_17_reg_705_reg[0]_0 [3]),
        .I1(\tmp_17_reg_705_reg[0]_0 [5]),
        .O(\tmp_10_reg_685[0]_i_165_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_10_reg_685[0]_i_166 
       (.I0(\tmp_17_reg_705_reg[0]_0 [2]),
        .I1(\tmp_17_reg_705_reg[0]_0 [4]),
        .O(\tmp_10_reg_685[0]_i_166_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_10_reg_685[0]_i_167 
       (.I0(\tmp_17_reg_705_reg[0]_0 [1]),
        .I1(\tmp_17_reg_705_reg[0]_0 [3]),
        .O(\tmp_10_reg_685[0]_i_167_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_10_reg_685[0]_i_168 
       (.I0(\tmp_17_reg_705_reg[0]_0 [0]),
        .O(\tmp_10_reg_685[0]_i_168_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_10_reg_685[0]_i_169 
       (.I0(\tmp_17_reg_705_reg[0]_0 [0]),
        .I1(\tmp_17_reg_705_reg[0]_0 [2]),
        .O(\tmp_10_reg_685[0]_i_169_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_10_reg_685[0]_i_170 
       (.I0(\tmp_17_reg_705_reg[0]_0 [1]),
        .O(\tmp_10_reg_685[0]_i_170_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp_10_reg_685[0]_i_171 
       (.I0(\tmp_17_reg_705_reg[0]_0 [0]),
        .O(\tmp_10_reg_685[0]_i_171_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_10_reg_685[0]_i_172 
       (.I0(\tmp_17_reg_705_reg[0]_0 [5]),
        .I1(\tmp_17_reg_705_reg[0]_0 [8]),
        .O(\tmp_10_reg_685[0]_i_172_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_10_reg_685[0]_i_173 
       (.I0(\tmp_17_reg_705_reg[0]_0 [4]),
        .I1(\tmp_17_reg_705_reg[0]_0 [7]),
        .O(\tmp_10_reg_685[0]_i_173_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_10_reg_685[0]_i_174 
       (.I0(\tmp_17_reg_705_reg[0]_0 [3]),
        .I1(\tmp_17_reg_705_reg[0]_0 [6]),
        .O(\tmp_10_reg_685[0]_i_174_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_10_reg_685[0]_i_175 
       (.I0(\tmp_17_reg_705_reg[0]_0 [2]),
        .I1(\tmp_17_reg_705_reg[0]_0 [5]),
        .O(\tmp_10_reg_685[0]_i_175_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_10_reg_685[0]_i_176 
       (.I0(\tmp_17_reg_705_reg[0]_0 [0]),
        .O(\tmp_10_reg_685[0]_i_176_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_10_reg_685[0]_i_177 
       (.I0(\tmp_17_reg_705_reg[0]_0 [1]),
        .I1(\tmp_17_reg_705_reg[0]_0 [4]),
        .O(\tmp_10_reg_685[0]_i_177_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_10_reg_685[0]_i_178 
       (.I0(\tmp_17_reg_705_reg[0]_0 [0]),
        .I1(\tmp_17_reg_705_reg[0]_0 [3]),
        .O(\tmp_10_reg_685[0]_i_178_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_10_reg_685[0]_i_179 
       (.I0(\tmp_17_reg_705_reg[0]_0 [2]),
        .O(\tmp_10_reg_685[0]_i_179_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_10_reg_685[0]_i_180 
       (.I0(\tmp_17_reg_705_reg[0]_0 [1]),
        .O(\tmp_10_reg_685[0]_i_180_n_8 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_10_reg_685[0]_i_22 
       (.I0(p_shl2_cast_fu_415_p1[29]),
        .I1(p_shl2_cast_fu_415_p1[28]),
        .I2(DOADO[14]),
        .O(\tmp_10_reg_685[0]_i_22_n_8 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_10_reg_685[0]_i_23 
       (.I0(p_shl2_cast_fu_415_p1[26]),
        .I1(p_shl2_cast_fu_415_p1[27]),
        .I2(DOADO[14]),
        .O(\tmp_10_reg_685[0]_i_23_n_8 ));
  LUT3 #(
    .INIT(8'h81)) 
    \tmp_10_reg_685[0]_i_25 
       (.I0(p_shl2_cast_fu_415_p1[28]),
        .I1(p_shl2_cast_fu_415_p1[29]),
        .I2(DOADO[14]),
        .O(\tmp_10_reg_685[0]_i_25_n_8 ));
  LUT3 #(
    .INIT(8'h81)) 
    \tmp_10_reg_685[0]_i_26 
       (.I0(p_shl2_cast_fu_415_p1[27]),
        .I1(p_shl2_cast_fu_415_p1[26]),
        .I2(DOADO[14]),
        .O(\tmp_10_reg_685[0]_i_26_n_8 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_10_reg_685[0]_i_50 
       (.I0(p_shl2_cast_fu_415_p1[24]),
        .I1(p_shl2_cast_fu_415_p1[25]),
        .I2(DOADO[14]),
        .O(\tmp_10_reg_685[0]_i_50_n_8 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_10_reg_685[0]_i_51 
       (.I0(p_shl2_cast_fu_415_p1[22]),
        .I1(p_shl2_cast_fu_415_p1[23]),
        .I2(DOADO[14]),
        .O(\tmp_10_reg_685[0]_i_51_n_8 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_10_reg_685[0]_i_52 
       (.I0(p_shl2_cast_fu_415_p1[20]),
        .I1(p_shl2_cast_fu_415_p1[21]),
        .I2(DOADO[14]),
        .O(\tmp_10_reg_685[0]_i_52_n_8 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_10_reg_685[0]_i_53 
       (.I0(p_shl2_cast_fu_415_p1[18]),
        .I1(p_shl2_cast_fu_415_p1[19]),
        .I2(DOADO[14]),
        .O(\tmp_10_reg_685[0]_i_53_n_8 ));
  LUT3 #(
    .INIT(8'h81)) 
    \tmp_10_reg_685[0]_i_54 
       (.I0(p_shl2_cast_fu_415_p1[25]),
        .I1(p_shl2_cast_fu_415_p1[24]),
        .I2(DOADO[14]),
        .O(\tmp_10_reg_685[0]_i_54_n_8 ));
  LUT3 #(
    .INIT(8'h81)) 
    \tmp_10_reg_685[0]_i_55 
       (.I0(p_shl2_cast_fu_415_p1[23]),
        .I1(p_shl2_cast_fu_415_p1[22]),
        .I2(DOADO[14]),
        .O(\tmp_10_reg_685[0]_i_55_n_8 ));
  LUT3 #(
    .INIT(8'h81)) 
    \tmp_10_reg_685[0]_i_56 
       (.I0(p_shl2_cast_fu_415_p1[21]),
        .I1(p_shl2_cast_fu_415_p1[20]),
        .I2(DOADO[14]),
        .O(\tmp_10_reg_685[0]_i_56_n_8 ));
  LUT3 #(
    .INIT(8'h81)) 
    \tmp_10_reg_685[0]_i_57 
       (.I0(p_shl2_cast_fu_415_p1[19]),
        .I1(p_shl2_cast_fu_415_p1[18]),
        .I2(DOADO[14]),
        .O(\tmp_10_reg_685[0]_i_57_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_10_reg_685[0]_i_69 
       (.I0(p_shl2_cast_fu_415_p1[29]),
        .O(\tmp_10_reg_685[0]_i_69_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_10_reg_685[0]_i_70 
       (.I0(p_shl2_cast_fu_415_p1[28]),
        .O(\tmp_10_reg_685[0]_i_70_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_10_reg_685[0]_i_71 
       (.I0(p_shl2_cast_fu_415_p1[27]),
        .I1(p_shl2_cast_fu_415_p1[29]),
        .O(\tmp_10_reg_685[0]_i_71_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_10_reg_685[0]_i_72 
       (.I0(p_shl2_cast_fu_415_p1[26]),
        .I1(p_shl2_cast_fu_415_p1[28]),
        .O(\tmp_10_reg_685[0]_i_72_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_10_reg_685[0]_i_73 
       (.I0(p_shl2_cast_fu_415_p1[25]),
        .I1(p_shl2_cast_fu_415_p1[27]),
        .O(\tmp_10_reg_685[0]_i_73_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_10_reg_685[0]_i_74 
       (.I0(p_shl2_cast_fu_415_p1[24]),
        .I1(p_shl2_cast_fu_415_p1[26]),
        .O(\tmp_10_reg_685[0]_i_74_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_10_reg_685[0]_i_86 
       (.I0(p_shl2_cast_fu_415_p1[29]),
        .O(\tmp_10_reg_685[0]_i_86_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_10_reg_685[0]_i_87 
       (.I0(p_shl2_cast_fu_415_p1[28]),
        .O(\tmp_10_reg_685[0]_i_87_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_10_reg_685[0]_i_88 
       (.I0(p_shl2_cast_fu_415_p1[27]),
        .O(\tmp_10_reg_685[0]_i_88_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_10_reg_685[0]_i_89 
       (.I0(p_shl2_cast_fu_415_p1[26]),
        .I1(p_shl2_cast_fu_415_p1[29]),
        .O(\tmp_10_reg_685[0]_i_89_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_10_reg_685[0]_i_90 
       (.I0(p_shl2_cast_fu_415_p1[25]),
        .I1(p_shl2_cast_fu_415_p1[28]),
        .O(\tmp_10_reg_685[0]_i_90_n_8 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_10_reg_685[0]_i_92 
       (.I0(p_shl2_cast_fu_415_p1[17]),
        .I1(p_shl2_cast_fu_415_p1[16]),
        .I2(DOADO[14]),
        .O(\tmp_10_reg_685[0]_i_92_n_8 ));
  LUT4 #(
    .INIT(16'h7130)) 
    \tmp_10_reg_685[0]_i_93 
       (.I0(\tmp_17_reg_705_reg[0]_0 [11]),
        .I1(p_shl2_cast_fu_415_p1[15]),
        .I2(DOADO[13]),
        .I3(DOADO[12]),
        .O(\tmp_10_reg_685[0]_i_93_n_8 ));
  LUT4 #(
    .INIT(16'h7130)) 
    \tmp_10_reg_685[0]_i_94 
       (.I0(\tmp_17_reg_705_reg[0]_0 [9]),
        .I1(\tmp_17_reg_705_reg[0]_0 [10]),
        .I2(DOADO[11]),
        .I3(DOADO[10]),
        .O(\tmp_10_reg_685[0]_i_94_n_8 ));
  LUT4 #(
    .INIT(16'h40F4)) 
    \tmp_10_reg_685[0]_i_95 
       (.I0(\tmp_17_reg_705_reg[0]_0 [7]),
        .I1(DOADO[8]),
        .I2(DOADO[9]),
        .I3(\tmp_17_reg_705_reg[0]_0 [8]),
        .O(\tmp_10_reg_685[0]_i_95_n_8 ));
  LUT3 #(
    .INIT(8'h81)) 
    \tmp_10_reg_685[0]_i_96 
       (.I0(p_shl2_cast_fu_415_p1[16]),
        .I1(DOADO[14]),
        .I2(p_shl2_cast_fu_415_p1[17]),
        .O(\tmp_10_reg_685[0]_i_96_n_8 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \tmp_10_reg_685[0]_i_97 
       (.I0(\tmp_17_reg_705_reg[0]_0 [11]),
        .I1(p_shl2_cast_fu_415_p1[15]),
        .I2(DOADO[12]),
        .I3(DOADO[13]),
        .O(\tmp_10_reg_685[0]_i_97_n_8 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \tmp_10_reg_685[0]_i_98 
       (.I0(\tmp_17_reg_705_reg[0]_0 [9]),
        .I1(\tmp_17_reg_705_reg[0]_0 [10]),
        .I2(DOADO[10]),
        .I3(DOADO[11]),
        .O(\tmp_10_reg_685[0]_i_98_n_8 ));
  FDRE \tmp_10_reg_685_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_10_reg_685_reg[0]_0 ),
        .Q(ram_reg),
        .R(1'b0));
  CARRY4 \tmp_10_reg_685_reg[0]_i_108 
       (.CI(\tmp_10_reg_685_reg[0]_i_109_n_8 ),
        .CO({\tmp_10_reg_685_reg[0]_i_108_n_8 ,\tmp_10_reg_685_reg[0]_i_108_n_9 ,\tmp_10_reg_685_reg[0]_i_108_n_10 ,\tmp_10_reg_685_reg[0]_i_108_n_11 }),
        .CYINIT(1'b0),
        .DI({p_shl2_cast_fu_415_p1[15],\tmp_17_reg_705_reg[0]_0 [11:9]}),
        .O(tmp_9_fu_449_p2[13:10]),
        .S({\tmp_10_reg_685[0]_i_146_n_8 ,\tmp_10_reg_685[0]_i_147_n_8 ,\tmp_10_reg_685[0]_i_148_n_8 ,\tmp_10_reg_685[0]_i_149_n_8 }));
  CARRY4 \tmp_10_reg_685_reg[0]_i_109 
       (.CI(\tmp_10_reg_685_reg[0]_i_144_n_8 ),
        .CO({\tmp_10_reg_685_reg[0]_i_109_n_8 ,\tmp_10_reg_685_reg[0]_i_109_n_9 ,\tmp_10_reg_685_reg[0]_i_109_n_10 ,\tmp_10_reg_685_reg[0]_i_109_n_11 }),
        .CYINIT(1'b0),
        .DI(\tmp_17_reg_705_reg[0]_0 [8:5]),
        .O(tmp_9_fu_449_p2[9:6]),
        .S({\tmp_10_reg_685[0]_i_150_n_8 ,\tmp_10_reg_685[0]_i_151_n_8 ,\tmp_10_reg_685[0]_i_152_n_8 ,\tmp_10_reg_685[0]_i_153_n_8 }));
  CARRY4 \tmp_10_reg_685_reg[0]_i_126 
       (.CI(\tmp_10_reg_685_reg[0]_i_127_n_8 ),
        .CO({\tmp_10_reg_685_reg[0]_i_126_n_8 ,\tmp_10_reg_685_reg[0]_i_126_n_9 ,\tmp_10_reg_685_reg[0]_i_126_n_10 ,\tmp_10_reg_685_reg[0]_i_126_n_11 }),
        .CYINIT(1'b0),
        .DI({p_shl2_cast_fu_415_p1[16:15],\tmp_17_reg_705_reg[0]_0 [11:10]}),
        .O(tmp_7_fu_419_p2[14:11]),
        .S({\tmp_10_reg_685[0]_i_156_n_8 ,\tmp_10_reg_685[0]_i_157_n_8 ,\tmp_10_reg_685[0]_i_158_n_8 ,\tmp_10_reg_685[0]_i_159_n_8 }));
  CARRY4 \tmp_10_reg_685_reg[0]_i_127 
       (.CI(\tmp_10_reg_685_reg[0]_i_154_n_8 ),
        .CO({\tmp_10_reg_685_reg[0]_i_127_n_8 ,\tmp_10_reg_685_reg[0]_i_127_n_9 ,\tmp_10_reg_685_reg[0]_i_127_n_10 ,\tmp_10_reg_685_reg[0]_i_127_n_11 }),
        .CYINIT(1'b0),
        .DI(\tmp_17_reg_705_reg[0]_0 [9:6]),
        .O(tmp_7_fu_419_p2[10:7]),
        .S({\tmp_10_reg_685[0]_i_160_n_8 ,\tmp_10_reg_685[0]_i_161_n_8 ,\tmp_10_reg_685[0]_i_162_n_8 ,\tmp_10_reg_685[0]_i_163_n_8 }));
  CARRY4 \tmp_10_reg_685_reg[0]_i_144 
       (.CI(\tmp_10_reg_685_reg[0]_i_145_n_8 ),
        .CO({\tmp_10_reg_685_reg[0]_i_144_n_8 ,\tmp_10_reg_685_reg[0]_i_144_n_9 ,\tmp_10_reg_685_reg[0]_i_144_n_10 ,\tmp_10_reg_685_reg[0]_i_144_n_11 }),
        .CYINIT(1'b0),
        .DI(\tmp_17_reg_705_reg[0]_0 [4:1]),
        .O(tmp_9_fu_449_p2[5:2]),
        .S({\tmp_10_reg_685[0]_i_164_n_8 ,\tmp_10_reg_685[0]_i_165_n_8 ,\tmp_10_reg_685[0]_i_166_n_8 ,\tmp_10_reg_685[0]_i_167_n_8 }));
  CARRY4 \tmp_10_reg_685_reg[0]_i_145 
       (.CI(1'b0),
        .CO({\tmp_10_reg_685_reg[0]_i_145_n_8 ,\tmp_10_reg_685_reg[0]_i_145_n_9 ,\tmp_10_reg_685_reg[0]_i_145_n_10 ,\tmp_10_reg_685_reg[0]_i_145_n_11 }),
        .CYINIT(1'b0),
        .DI({\tmp_17_reg_705_reg[0]_0 [0],1'b0,\tmp_10_reg_685[0]_i_168_n_8 ,1'b0}),
        .O({tmp_9_fu_449_p2[1:0],\NLW_tmp_10_reg_685_reg[0]_i_145_O_UNCONNECTED [1:0]}),
        .S({\tmp_10_reg_685[0]_i_169_n_8 ,\tmp_10_reg_685[0]_i_170_n_8 ,\tmp_10_reg_685[0]_i_171_n_8 ,1'b0}));
  CARRY4 \tmp_10_reg_685_reg[0]_i_154 
       (.CI(\tmp_10_reg_685_reg[0]_i_155_n_8 ),
        .CO({\tmp_10_reg_685_reg[0]_i_154_n_8 ,\tmp_10_reg_685_reg[0]_i_154_n_9 ,\tmp_10_reg_685_reg[0]_i_154_n_10 ,\tmp_10_reg_685_reg[0]_i_154_n_11 }),
        .CYINIT(1'b0),
        .DI(\tmp_17_reg_705_reg[0]_0 [5:2]),
        .O(tmp_7_fu_419_p2[6:3]),
        .S({\tmp_10_reg_685[0]_i_172_n_8 ,\tmp_10_reg_685[0]_i_173_n_8 ,\tmp_10_reg_685[0]_i_174_n_8 ,\tmp_10_reg_685[0]_i_175_n_8 }));
  CARRY4 \tmp_10_reg_685_reg[0]_i_155 
       (.CI(1'b0),
        .CO({\tmp_10_reg_685_reg[0]_i_155_n_8 ,\tmp_10_reg_685_reg[0]_i_155_n_9 ,\tmp_10_reg_685_reg[0]_i_155_n_10 ,\tmp_10_reg_685_reg[0]_i_155_n_11 }),
        .CYINIT(\tmp_10_reg_685[0]_i_176_n_8 ),
        .DI({\tmp_17_reg_705_reg[0]_0 [1:0],1'b0,1'b0}),
        .O({tmp_7_fu_419_p2[2:0],\NLW_tmp_10_reg_685_reg[0]_i_155_O_UNCONNECTED [0]}),
        .S({\tmp_10_reg_685[0]_i_177_n_8 ,\tmp_10_reg_685[0]_i_178_n_8 ,\tmp_10_reg_685[0]_i_179_n_8 ,\tmp_10_reg_685[0]_i_180_n_8 }));
  CARRY4 \tmp_10_reg_685_reg[0]_i_21 
       (.CI(\tmp_10_reg_685_reg[0]_i_49_n_8 ),
        .CO({\tmp_10_reg_685_reg[0]_i_21_n_8 ,\tmp_10_reg_685_reg[0]_i_21_n_9 ,\tmp_10_reg_685_reg[0]_i_21_n_10 ,\tmp_10_reg_685_reg[0]_i_21_n_11 }),
        .CYINIT(1'b0),
        .DI({\tmp_10_reg_685[0]_i_50_n_8 ,\tmp_10_reg_685[0]_i_51_n_8 ,\tmp_10_reg_685[0]_i_52_n_8 ,\tmp_10_reg_685[0]_i_53_n_8 }),
        .O(\NLW_tmp_10_reg_685_reg[0]_i_21_O_UNCONNECTED [3:0]),
        .S({\tmp_10_reg_685[0]_i_54_n_8 ,\tmp_10_reg_685[0]_i_55_n_8 ,\tmp_10_reg_685[0]_i_56_n_8 ,\tmp_10_reg_685[0]_i_57_n_8 }));
  CARRY4 \tmp_10_reg_685_reg[0]_i_36 
       (.CI(\tmp_10_reg_685_reg[0]_i_37_n_8 ),
        .CO({\NLW_tmp_10_reg_685_reg[0]_i_36_CO_UNCONNECTED [3],\tmp_12_reg_689_reg[0]_1 ,\NLW_tmp_10_reg_685_reg[0]_i_36_CO_UNCONNECTED [1],\tmp_10_reg_685_reg[0]_i_36_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,p_shl2_cast_fu_415_p1[29:28]}),
        .O({\NLW_tmp_10_reg_685_reg[0]_i_36_O_UNCONNECTED [3:2],tmp_9_fu_449_p2[27:26]}),
        .S({1'b0,1'b1,\tmp_10_reg_685[0]_i_69_n_8 ,\tmp_10_reg_685[0]_i_70_n_8 }));
  CARRY4 \tmp_10_reg_685_reg[0]_i_37 
       (.CI(\tmp_10_reg_685_reg[0]_i_67_n_8 ),
        .CO({\tmp_10_reg_685_reg[0]_i_37_n_8 ,\tmp_10_reg_685_reg[0]_i_37_n_9 ,\tmp_10_reg_685_reg[0]_i_37_n_10 ,\tmp_10_reg_685_reg[0]_i_37_n_11 }),
        .CYINIT(1'b0),
        .DI(p_shl2_cast_fu_415_p1[27:24]),
        .O(tmp_9_fu_449_p2[25:22]),
        .S({\tmp_10_reg_685[0]_i_71_n_8 ,\tmp_10_reg_685[0]_i_72_n_8 ,\tmp_10_reg_685[0]_i_73_n_8 ,\tmp_10_reg_685[0]_i_74_n_8 }));
  CARRY4 \tmp_10_reg_685_reg[0]_i_4 
       (.CI(\tmp_10_reg_685_reg[0]_i_21_n_8 ),
        .CO({\NLW_tmp_10_reg_685_reg[0]_i_4_CO_UNCONNECTED [3],\tmp_6_reg_677_reg[0]_0 ,\tmp_10_reg_685_reg[0]_i_4_n_10 ,\tmp_10_reg_685_reg[0]_i_4_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_10_reg_685[0]_i_22_n_8 ,\tmp_10_reg_685[0]_i_23_n_8 }),
        .O(\NLW_tmp_10_reg_685_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,ram_reg_6,\tmp_10_reg_685[0]_i_25_n_8 ,\tmp_10_reg_685[0]_i_26_n_8 }));
  CARRY4 \tmp_10_reg_685_reg[0]_i_47 
       (.CI(\tmp_10_reg_685_reg[0]_i_48_n_8 ),
        .CO({\NLW_tmp_10_reg_685_reg[0]_i_47_CO_UNCONNECTED [3:2],\tmp_12_reg_689_reg[0]_0 ,\NLW_tmp_10_reg_685_reg[0]_i_47_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,p_shl2_cast_fu_415_p1[29]}),
        .O({\NLW_tmp_10_reg_685_reg[0]_i_47_O_UNCONNECTED [3:1],tmp_7_fu_419_p2[27]}),
        .S({1'b0,1'b0,1'b1,\tmp_10_reg_685[0]_i_86_n_8 }));
  CARRY4 \tmp_10_reg_685_reg[0]_i_48 
       (.CI(\tmp_10_reg_685_reg[0]_i_84_n_8 ),
        .CO({\tmp_10_reg_685_reg[0]_i_48_n_8 ,\tmp_10_reg_685_reg[0]_i_48_n_9 ,\tmp_10_reg_685_reg[0]_i_48_n_10 ,\tmp_10_reg_685_reg[0]_i_48_n_11 }),
        .CYINIT(1'b0),
        .DI(p_shl2_cast_fu_415_p1[28:25]),
        .O(tmp_7_fu_419_p2[26:23]),
        .S({\tmp_10_reg_685[0]_i_87_n_8 ,\tmp_10_reg_685[0]_i_88_n_8 ,\tmp_10_reg_685[0]_i_89_n_8 ,\tmp_10_reg_685[0]_i_90_n_8 }));
  CARRY4 \tmp_10_reg_685_reg[0]_i_49 
       (.CI(CO),
        .CO({\tmp_10_reg_685_reg[0]_i_49_n_8 ,\tmp_10_reg_685_reg[0]_i_49_n_9 ,\tmp_10_reg_685_reg[0]_i_49_n_10 ,\tmp_10_reg_685_reg[0]_i_49_n_11 }),
        .CYINIT(1'b0),
        .DI({\tmp_10_reg_685[0]_i_92_n_8 ,\tmp_10_reg_685[0]_i_93_n_8 ,\tmp_10_reg_685[0]_i_94_n_8 ,\tmp_10_reg_685[0]_i_95_n_8 }),
        .O(\NLW_tmp_10_reg_685_reg[0]_i_49_O_UNCONNECTED [3:0]),
        .S({\tmp_10_reg_685[0]_i_96_n_8 ,\tmp_10_reg_685[0]_i_97_n_8 ,\tmp_10_reg_685[0]_i_98_n_8 ,ram_reg_5}));
  CARRY4 \tmp_10_reg_685_reg[0]_i_67 
       (.CI(\tmp_10_reg_685_reg[0]_i_68_n_8 ),
        .CO({\tmp_10_reg_685_reg[0]_i_67_n_8 ,\tmp_10_reg_685_reg[0]_i_67_n_9 ,\tmp_10_reg_685_reg[0]_i_67_n_10 ,\tmp_10_reg_685_reg[0]_i_67_n_11 }),
        .CYINIT(1'b0),
        .DI(p_shl2_cast_fu_415_p1[23:20]),
        .O(tmp_9_fu_449_p2[21:18]),
        .S({\tmp_10_reg_685[0]_i_110_n_8 ,\tmp_10_reg_685[0]_i_111_n_8 ,\tmp_10_reg_685[0]_i_112_n_8 ,\tmp_10_reg_685[0]_i_113_n_8 }));
  CARRY4 \tmp_10_reg_685_reg[0]_i_68 
       (.CI(\tmp_10_reg_685_reg[0]_i_108_n_8 ),
        .CO({\tmp_10_reg_685_reg[0]_i_68_n_8 ,\tmp_10_reg_685_reg[0]_i_68_n_9 ,\tmp_10_reg_685_reg[0]_i_68_n_10 ,\tmp_10_reg_685_reg[0]_i_68_n_11 }),
        .CYINIT(1'b0),
        .DI(p_shl2_cast_fu_415_p1[19:16]),
        .O(tmp_9_fu_449_p2[17:14]),
        .S({\tmp_10_reg_685[0]_i_114_n_8 ,\tmp_10_reg_685[0]_i_115_n_8 ,\tmp_10_reg_685[0]_i_116_n_8 ,\tmp_10_reg_685[0]_i_117_n_8 }));
  CARRY4 \tmp_10_reg_685_reg[0]_i_84 
       (.CI(\tmp_10_reg_685_reg[0]_i_85_n_8 ),
        .CO({\tmp_10_reg_685_reg[0]_i_84_n_8 ,\tmp_10_reg_685_reg[0]_i_84_n_9 ,\tmp_10_reg_685_reg[0]_i_84_n_10 ,\tmp_10_reg_685_reg[0]_i_84_n_11 }),
        .CYINIT(1'b0),
        .DI(p_shl2_cast_fu_415_p1[24:21]),
        .O(tmp_7_fu_419_p2[22:19]),
        .S({\tmp_10_reg_685[0]_i_128_n_8 ,\tmp_10_reg_685[0]_i_129_n_8 ,\tmp_10_reg_685[0]_i_130_n_8 ,\tmp_10_reg_685[0]_i_131_n_8 }));
  CARRY4 \tmp_10_reg_685_reg[0]_i_85 
       (.CI(\tmp_10_reg_685_reg[0]_i_126_n_8 ),
        .CO({\tmp_10_reg_685_reg[0]_i_85_n_8 ,\tmp_10_reg_685_reg[0]_i_85_n_9 ,\tmp_10_reg_685_reg[0]_i_85_n_10 ,\tmp_10_reg_685_reg[0]_i_85_n_11 }),
        .CYINIT(1'b0),
        .DI(p_shl2_cast_fu_415_p1[20:17]),
        .O(tmp_7_fu_419_p2[18:15]),
        .S({\tmp_10_reg_685[0]_i_132_n_8 ,\tmp_10_reg_685[0]_i_133_n_8 ,\tmp_10_reg_685[0]_i_134_n_8 ,\tmp_10_reg_685[0]_i_135_n_8 }));
  FDRE \tmp_12_reg_689_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_12_reg_689_reg[0]_2 ),
        .Q(ram_reg_3),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_693[0]_i_100 
       (.I0(\tmp_17_reg_705_reg[0]_0 [2]),
        .I1(\tmp_17_reg_705_reg[0]_0 [0]),
        .O(\tmp_13_reg_693[0]_i_100_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp_13_reg_693[0]_i_101 
       (.I0(\tmp_17_reg_705_reg[0]_0 [1]),
        .O(\tmp_13_reg_693[0]_i_101_n_8 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_13_reg_693[0]_i_15 
       (.I0(p_shl2_cast_fu_415_p1[26]),
        .I1(p_shl2_cast_fu_415_p1[25]),
        .I2(DOADO[14]),
        .O(\tmp_13_reg_693[0]_i_15_n_8 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_13_reg_693[0]_i_16 
       (.I0(p_shl2_cast_fu_415_p1[24]),
        .I1(p_shl2_cast_fu_415_p1[23]),
        .I2(DOADO[14]),
        .O(\tmp_13_reg_693[0]_i_16_n_8 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_13_reg_693[0]_i_17 
       (.I0(p_shl2_cast_fu_415_p1[22]),
        .I1(p_shl2_cast_fu_415_p1[21]),
        .I2(DOADO[14]),
        .O(\tmp_13_reg_693[0]_i_17_n_8 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_13_reg_693[0]_i_18 
       (.I0(p_shl2_cast_fu_415_p1[20]),
        .I1(p_shl2_cast_fu_415_p1[19]),
        .I2(DOADO[14]),
        .O(\tmp_13_reg_693[0]_i_18_n_8 ));
  LUT3 #(
    .INIT(8'h81)) 
    \tmp_13_reg_693[0]_i_19 
       (.I0(p_shl2_cast_fu_415_p1[25]),
        .I1(p_shl2_cast_fu_415_p1[26]),
        .I2(DOADO[14]),
        .O(\tmp_13_reg_693[0]_i_19_n_8 ));
  LUT3 #(
    .INIT(8'h81)) 
    \tmp_13_reg_693[0]_i_20 
       (.I0(p_shl2_cast_fu_415_p1[23]),
        .I1(p_shl2_cast_fu_415_p1[24]),
        .I2(DOADO[14]),
        .O(\tmp_13_reg_693[0]_i_20_n_8 ));
  LUT3 #(
    .INIT(8'h81)) 
    \tmp_13_reg_693[0]_i_21 
       (.I0(p_shl2_cast_fu_415_p1[21]),
        .I1(p_shl2_cast_fu_415_p1[22]),
        .I2(DOADO[14]),
        .O(\tmp_13_reg_693[0]_i_21_n_8 ));
  LUT3 #(
    .INIT(8'h81)) 
    \tmp_13_reg_693[0]_i_22 
       (.I0(p_shl2_cast_fu_415_p1[19]),
        .I1(p_shl2_cast_fu_415_p1[20]),
        .I2(DOADO[14]),
        .O(\tmp_13_reg_693[0]_i_22_n_8 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_13_reg_693[0]_i_35 
       (.I0(p_shl2_cast_fu_415_p1[18]),
        .I1(p_shl2_cast_fu_415_p1[17]),
        .I2(DOADO[14]),
        .O(\tmp_13_reg_693[0]_i_35_n_8 ));
  LUT4 #(
    .INIT(16'h7130)) 
    \tmp_13_reg_693[0]_i_36 
       (.I0(p_shl2_cast_fu_415_p1[15]),
        .I1(p_shl2_cast_fu_415_p1[16]),
        .I2(DOADO[13]),
        .I3(DOADO[12]),
        .O(\tmp_13_reg_693[0]_i_36_n_8 ));
  LUT4 #(
    .INIT(16'h7130)) 
    \tmp_13_reg_693[0]_i_37 
       (.I0(\tmp_17_reg_705_reg[0]_0 [10]),
        .I1(\tmp_17_reg_705_reg[0]_0 [11]),
        .I2(DOADO[11]),
        .I3(DOADO[10]),
        .O(\tmp_13_reg_693[0]_i_37_n_8 ));
  LUT4 #(
    .INIT(16'h40F4)) 
    \tmp_13_reg_693[0]_i_38 
       (.I0(\tmp_17_reg_705_reg[0]_0 [8]),
        .I1(DOADO[8]),
        .I2(DOADO[9]),
        .I3(\tmp_17_reg_705_reg[0]_0 [9]),
        .O(\tmp_13_reg_693[0]_i_38_n_8 ));
  LUT3 #(
    .INIT(8'h81)) 
    \tmp_13_reg_693[0]_i_39 
       (.I0(p_shl2_cast_fu_415_p1[17]),
        .I1(p_shl2_cast_fu_415_p1[18]),
        .I2(DOADO[14]),
        .O(\tmp_13_reg_693[0]_i_39_n_8 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \tmp_13_reg_693[0]_i_40 
       (.I0(p_shl2_cast_fu_415_p1[15]),
        .I1(p_shl2_cast_fu_415_p1[16]),
        .I2(DOADO[12]),
        .I3(DOADO[13]),
        .O(\tmp_13_reg_693[0]_i_40_n_8 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \tmp_13_reg_693[0]_i_41 
       (.I0(\tmp_17_reg_705_reg[0]_0 [10]),
        .I1(\tmp_17_reg_705_reg[0]_0 [11]),
        .I2(DOADO[10]),
        .I3(DOADO[11]),
        .O(\tmp_13_reg_693[0]_i_41_n_8 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_13_reg_693[0]_i_5 
       (.I0(p_shl2_cast_fu_415_p1[27]),
        .I1(p_shl2_cast_fu_415_p1[28]),
        .I2(DOADO[14]),
        .O(\tmp_13_reg_693[0]_i_5_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp_13_reg_693[0]_i_54 
       (.I0(p_shl2_cast_fu_415_p1[29]),
        .O(\tmp_13_reg_693[0]_i_54_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp_13_reg_693[0]_i_55 
       (.I0(p_shl2_cast_fu_415_p1[28]),
        .O(\tmp_13_reg_693[0]_i_55_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_693[0]_i_56 
       (.I0(p_shl2_cast_fu_415_p1[29]),
        .I1(p_shl2_cast_fu_415_p1[27]),
        .O(\tmp_13_reg_693[0]_i_56_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_693[0]_i_57 
       (.I0(p_shl2_cast_fu_415_p1[28]),
        .I1(p_shl2_cast_fu_415_p1[26]),
        .O(\tmp_13_reg_693[0]_i_57_n_8 ));
  LUT4 #(
    .INIT(16'h40F4)) 
    \tmp_13_reg_693[0]_i_58 
       (.I0(\tmp_17_reg_705_reg[0]_0 [6]),
        .I1(DOADO[6]),
        .I2(DOADO[7]),
        .I3(\tmp_17_reg_705_reg[0]_0 [7]),
        .O(\tmp_13_reg_693[0]_i_58_n_8 ));
  LUT4 #(
    .INIT(16'h40F4)) 
    \tmp_13_reg_693[0]_i_59 
       (.I0(\tmp_17_reg_705_reg[0]_0 [4]),
        .I1(DOADO[4]),
        .I2(DOADO[5]),
        .I3(\tmp_17_reg_705_reg[0]_0 [5]),
        .O(\tmp_13_reg_693[0]_i_59_n_8 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_13_reg_693[0]_i_6 
       (.I0(p_shl2_cast_fu_415_p1[29]),
        .I1(DOADO[14]),
        .O(\tmp_13_reg_693[0]_i_6_n_8 ));
  LUT4 #(
    .INIT(16'h40F4)) 
    \tmp_13_reg_693[0]_i_60 
       (.I0(\tmp_17_reg_705_reg[0]_0 [2]),
        .I1(DOADO[2]),
        .I2(DOADO[3]),
        .I3(\tmp_17_reg_705_reg[0]_0 [3]),
        .O(\tmp_13_reg_693[0]_i_60_n_8 ));
  LUT4 #(
    .INIT(16'h7130)) 
    \tmp_13_reg_693[0]_i_61 
       (.I0(\tmp_17_reg_705_reg[0]_0 [0]),
        .I1(\tmp_17_reg_705_reg[0]_0 [1]),
        .I2(DOADO[1]),
        .I3(DOADO[0]),
        .O(\tmp_13_reg_693[0]_i_61_n_8 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \tmp_13_reg_693[0]_i_65 
       (.I0(\tmp_17_reg_705_reg[0]_0 [0]),
        .I1(\tmp_17_reg_705_reg[0]_0 [1]),
        .I2(DOADO[0]),
        .I3(DOADO[1]),
        .O(\tmp_13_reg_693[0]_i_65_n_8 ));
  LUT3 #(
    .INIT(8'h81)) 
    \tmp_13_reg_693[0]_i_7 
       (.I0(p_shl2_cast_fu_415_p1[28]),
        .I1(DOADO[14]),
        .I2(p_shl2_cast_fu_415_p1[27]),
        .O(\tmp_13_reg_693[0]_i_7_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_693[0]_i_76 
       (.I0(p_shl2_cast_fu_415_p1[27]),
        .I1(p_shl2_cast_fu_415_p1[25]),
        .O(\tmp_13_reg_693[0]_i_76_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_693[0]_i_77 
       (.I0(p_shl2_cast_fu_415_p1[26]),
        .I1(p_shl2_cast_fu_415_p1[24]),
        .O(\tmp_13_reg_693[0]_i_77_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_693[0]_i_78 
       (.I0(p_shl2_cast_fu_415_p1[25]),
        .I1(p_shl2_cast_fu_415_p1[23]),
        .O(\tmp_13_reg_693[0]_i_78_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_693[0]_i_79 
       (.I0(p_shl2_cast_fu_415_p1[24]),
        .I1(p_shl2_cast_fu_415_p1[22]),
        .O(\tmp_13_reg_693[0]_i_79_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_693[0]_i_80 
       (.I0(p_shl2_cast_fu_415_p1[23]),
        .I1(p_shl2_cast_fu_415_p1[21]),
        .O(\tmp_13_reg_693[0]_i_80_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_693[0]_i_81 
       (.I0(p_shl2_cast_fu_415_p1[22]),
        .I1(p_shl2_cast_fu_415_p1[20]),
        .O(\tmp_13_reg_693[0]_i_81_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_693[0]_i_82 
       (.I0(p_shl2_cast_fu_415_p1[21]),
        .I1(p_shl2_cast_fu_415_p1[19]),
        .O(\tmp_13_reg_693[0]_i_82_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_693[0]_i_83 
       (.I0(p_shl2_cast_fu_415_p1[20]),
        .I1(p_shl2_cast_fu_415_p1[18]),
        .O(\tmp_13_reg_693[0]_i_83_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_693[0]_i_86 
       (.I0(p_shl2_cast_fu_415_p1[19]),
        .I1(p_shl2_cast_fu_415_p1[17]),
        .O(\tmp_13_reg_693[0]_i_86_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_693[0]_i_87 
       (.I0(p_shl2_cast_fu_415_p1[18]),
        .I1(p_shl2_cast_fu_415_p1[16]),
        .O(\tmp_13_reg_693[0]_i_87_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_693[0]_i_88 
       (.I0(p_shl2_cast_fu_415_p1[17]),
        .I1(p_shl2_cast_fu_415_p1[15]),
        .O(\tmp_13_reg_693[0]_i_88_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_693[0]_i_89 
       (.I0(p_shl2_cast_fu_415_p1[16]),
        .I1(\tmp_17_reg_705_reg[0]_0 [11]),
        .O(\tmp_13_reg_693[0]_i_89_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_693[0]_i_90 
       (.I0(p_shl2_cast_fu_415_p1[15]),
        .I1(\tmp_17_reg_705_reg[0]_0 [10]),
        .O(\tmp_13_reg_693[0]_i_90_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_693[0]_i_91 
       (.I0(\tmp_17_reg_705_reg[0]_0 [11]),
        .I1(\tmp_17_reg_705_reg[0]_0 [9]),
        .O(\tmp_13_reg_693[0]_i_91_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_693[0]_i_92 
       (.I0(\tmp_17_reg_705_reg[0]_0 [10]),
        .I1(\tmp_17_reg_705_reg[0]_0 [8]),
        .O(\tmp_13_reg_693[0]_i_92_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_693[0]_i_93 
       (.I0(\tmp_17_reg_705_reg[0]_0 [9]),
        .I1(\tmp_17_reg_705_reg[0]_0 [7]),
        .O(\tmp_13_reg_693[0]_i_93_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_693[0]_i_94 
       (.I0(\tmp_17_reg_705_reg[0]_0 [8]),
        .I1(\tmp_17_reg_705_reg[0]_0 [6]),
        .O(\tmp_13_reg_693[0]_i_94_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_693[0]_i_95 
       (.I0(\tmp_17_reg_705_reg[0]_0 [7]),
        .I1(\tmp_17_reg_705_reg[0]_0 [5]),
        .O(\tmp_13_reg_693[0]_i_95_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_693[0]_i_96 
       (.I0(\tmp_17_reg_705_reg[0]_0 [6]),
        .I1(\tmp_17_reg_705_reg[0]_0 [4]),
        .O(\tmp_13_reg_693[0]_i_96_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_693[0]_i_97 
       (.I0(\tmp_17_reg_705_reg[0]_0 [5]),
        .I1(\tmp_17_reg_705_reg[0]_0 [3]),
        .O(\tmp_13_reg_693[0]_i_97_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_693[0]_i_98 
       (.I0(\tmp_17_reg_705_reg[0]_0 [4]),
        .I1(\tmp_17_reg_705_reg[0]_0 [2]),
        .O(\tmp_13_reg_693[0]_i_98_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_693[0]_i_99 
       (.I0(\tmp_17_reg_705_reg[0]_0 [3]),
        .I1(\tmp_17_reg_705_reg[0]_0 [1]),
        .O(\tmp_13_reg_693[0]_i_99_n_8 ));
  FDRE \tmp_13_reg_693_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_13_reg_693_reg[0]_1 ),
        .Q(ram_reg_2),
        .R(1'b0));
  CARRY4 \tmp_13_reg_693_reg[0]_i_14 
       (.CI(\tmp_13_reg_693_reg[0]_i_34_n_8 ),
        .CO({\tmp_13_reg_693_reg[0]_i_14_n_8 ,\tmp_13_reg_693_reg[0]_i_14_n_9 ,\tmp_13_reg_693_reg[0]_i_14_n_10 ,\tmp_13_reg_693_reg[0]_i_14_n_11 }),
        .CYINIT(1'b0),
        .DI({\tmp_13_reg_693[0]_i_35_n_8 ,\tmp_13_reg_693[0]_i_36_n_8 ,\tmp_13_reg_693[0]_i_37_n_8 ,\tmp_13_reg_693[0]_i_38_n_8 }),
        .O(\NLW_tmp_13_reg_693_reg[0]_i_14_O_UNCONNECTED [3:0]),
        .S({\tmp_13_reg_693[0]_i_39_n_8 ,\tmp_13_reg_693[0]_i_40_n_8 ,\tmp_13_reg_693[0]_i_41_n_8 ,ram_reg_8}));
  CARRY4 \tmp_13_reg_693_reg[0]_i_2 
       (.CI(\tmp_13_reg_693_reg[0]_i_4_n_8 ),
        .CO({\NLW_tmp_13_reg_693_reg[0]_i_2_CO_UNCONNECTED [3:2],\tmp_13_reg_693_reg[0]_0 ,\tmp_13_reg_693_reg[0]_i_2_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\tmp_13_reg_693[0]_i_5_n_8 }),
        .O(\NLW_tmp_13_reg_693_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\tmp_13_reg_693[0]_i_6_n_8 ,\tmp_13_reg_693[0]_i_7_n_8 }));
  CARRY4 \tmp_13_reg_693_reg[0]_i_32 
       (.CI(\tmp_13_reg_693_reg[0]_i_33_n_8 ),
        .CO({\NLW_tmp_13_reg_693_reg[0]_i_32_CO_UNCONNECTED [3:1],tmp_11_fu_490_p2[27]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_13_reg_693_reg[0]_i_32_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \tmp_13_reg_693_reg[0]_i_33 
       (.CI(\tmp_13_reg_693_reg[0]_i_52_n_8 ),
        .CO({\tmp_13_reg_693_reg[0]_i_33_n_8 ,\tmp_13_reg_693_reg[0]_i_33_n_9 ,\tmp_13_reg_693_reg[0]_i_33_n_10 ,\tmp_13_reg_693_reg[0]_i_33_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,p_shl2_cast_fu_415_p1[27:26]}),
        .O(tmp_11_fu_490_p2[26:23]),
        .S({\tmp_13_reg_693[0]_i_54_n_8 ,\tmp_13_reg_693[0]_i_55_n_8 ,\tmp_13_reg_693[0]_i_56_n_8 ,\tmp_13_reg_693[0]_i_57_n_8 }));
  CARRY4 \tmp_13_reg_693_reg[0]_i_34 
       (.CI(1'b0),
        .CO({\tmp_13_reg_693_reg[0]_i_34_n_8 ,\tmp_13_reg_693_reg[0]_i_34_n_9 ,\tmp_13_reg_693_reg[0]_i_34_n_10 ,\tmp_13_reg_693_reg[0]_i_34_n_11 }),
        .CYINIT(1'b0),
        .DI({\tmp_13_reg_693[0]_i_58_n_8 ,\tmp_13_reg_693[0]_i_59_n_8 ,\tmp_13_reg_693[0]_i_60_n_8 ,\tmp_13_reg_693[0]_i_61_n_8 }),
        .O(\NLW_tmp_13_reg_693_reg[0]_i_34_O_UNCONNECTED [3:0]),
        .S({ram_reg_7,\tmp_13_reg_693[0]_i_65_n_8 }));
  CARRY4 \tmp_13_reg_693_reg[0]_i_4 
       (.CI(\tmp_13_reg_693_reg[0]_i_14_n_8 ),
        .CO({\tmp_13_reg_693_reg[0]_i_4_n_8 ,\tmp_13_reg_693_reg[0]_i_4_n_9 ,\tmp_13_reg_693_reg[0]_i_4_n_10 ,\tmp_13_reg_693_reg[0]_i_4_n_11 }),
        .CYINIT(1'b0),
        .DI({\tmp_13_reg_693[0]_i_15_n_8 ,\tmp_13_reg_693[0]_i_16_n_8 ,\tmp_13_reg_693[0]_i_17_n_8 ,\tmp_13_reg_693[0]_i_18_n_8 }),
        .O(\NLW_tmp_13_reg_693_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\tmp_13_reg_693[0]_i_19_n_8 ,\tmp_13_reg_693[0]_i_20_n_8 ,\tmp_13_reg_693[0]_i_21_n_8 ,\tmp_13_reg_693[0]_i_22_n_8 }));
  CARRY4 \tmp_13_reg_693_reg[0]_i_52 
       (.CI(\tmp_13_reg_693_reg[0]_i_53_n_8 ),
        .CO({\tmp_13_reg_693_reg[0]_i_52_n_8 ,\tmp_13_reg_693_reg[0]_i_52_n_9 ,\tmp_13_reg_693_reg[0]_i_52_n_10 ,\tmp_13_reg_693_reg[0]_i_52_n_11 }),
        .CYINIT(1'b0),
        .DI(p_shl2_cast_fu_415_p1[25:22]),
        .O(tmp_11_fu_490_p2[22:19]),
        .S({\tmp_13_reg_693[0]_i_76_n_8 ,\tmp_13_reg_693[0]_i_77_n_8 ,\tmp_13_reg_693[0]_i_78_n_8 ,\tmp_13_reg_693[0]_i_79_n_8 }));
  CARRY4 \tmp_13_reg_693_reg[0]_i_53 
       (.CI(\tmp_13_reg_693_reg[0]_i_74_n_8 ),
        .CO({\tmp_13_reg_693_reg[0]_i_53_n_8 ,\tmp_13_reg_693_reg[0]_i_53_n_9 ,\tmp_13_reg_693_reg[0]_i_53_n_10 ,\tmp_13_reg_693_reg[0]_i_53_n_11 }),
        .CYINIT(1'b0),
        .DI(p_shl2_cast_fu_415_p1[21:18]),
        .O(tmp_11_fu_490_p2[18:15]),
        .S({\tmp_13_reg_693[0]_i_80_n_8 ,\tmp_13_reg_693[0]_i_81_n_8 ,\tmp_13_reg_693[0]_i_82_n_8 ,\tmp_13_reg_693[0]_i_83_n_8 }));
  CARRY4 \tmp_13_reg_693_reg[0]_i_74 
       (.CI(\tmp_13_reg_693_reg[0]_i_75_n_8 ),
        .CO({\tmp_13_reg_693_reg[0]_i_74_n_8 ,\tmp_13_reg_693_reg[0]_i_74_n_9 ,\tmp_13_reg_693_reg[0]_i_74_n_10 ,\tmp_13_reg_693_reg[0]_i_74_n_11 }),
        .CYINIT(1'b0),
        .DI({p_shl2_cast_fu_415_p1[17:15],\tmp_17_reg_705_reg[0]_0 [11]}),
        .O(tmp_11_fu_490_p2[14:11]),
        .S({\tmp_13_reg_693[0]_i_86_n_8 ,\tmp_13_reg_693[0]_i_87_n_8 ,\tmp_13_reg_693[0]_i_88_n_8 ,\tmp_13_reg_693[0]_i_89_n_8 }));
  CARRY4 \tmp_13_reg_693_reg[0]_i_75 
       (.CI(\tmp_13_reg_693_reg[0]_i_84_n_8 ),
        .CO({\tmp_13_reg_693_reg[0]_i_75_n_8 ,\tmp_13_reg_693_reg[0]_i_75_n_9 ,\tmp_13_reg_693_reg[0]_i_75_n_10 ,\tmp_13_reg_693_reg[0]_i_75_n_11 }),
        .CYINIT(1'b0),
        .DI(\tmp_17_reg_705_reg[0]_0 [10:7]),
        .O(tmp_11_fu_490_p2[10:7]),
        .S({\tmp_13_reg_693[0]_i_90_n_8 ,\tmp_13_reg_693[0]_i_91_n_8 ,\tmp_13_reg_693[0]_i_92_n_8 ,\tmp_13_reg_693[0]_i_93_n_8 }));
  CARRY4 \tmp_13_reg_693_reg[0]_i_84 
       (.CI(\tmp_13_reg_693_reg[0]_i_85_n_8 ),
        .CO({\tmp_13_reg_693_reg[0]_i_84_n_8 ,\tmp_13_reg_693_reg[0]_i_84_n_9 ,\tmp_13_reg_693_reg[0]_i_84_n_10 ,\tmp_13_reg_693_reg[0]_i_84_n_11 }),
        .CYINIT(1'b0),
        .DI(\tmp_17_reg_705_reg[0]_0 [6:3]),
        .O(tmp_11_fu_490_p2[6:3]),
        .S({\tmp_13_reg_693[0]_i_94_n_8 ,\tmp_13_reg_693[0]_i_95_n_8 ,\tmp_13_reg_693[0]_i_96_n_8 ,\tmp_13_reg_693[0]_i_97_n_8 }));
  CARRY4 \tmp_13_reg_693_reg[0]_i_85 
       (.CI(1'b0),
        .CO({\tmp_13_reg_693_reg[0]_i_85_n_8 ,\tmp_13_reg_693_reg[0]_i_85_n_9 ,\tmp_13_reg_693_reg[0]_i_85_n_10 ,\tmp_13_reg_693_reg[0]_i_85_n_11 }),
        .CYINIT(1'b0),
        .DI({\tmp_17_reg_705_reg[0]_0 [2:0],1'b0}),
        .O({tmp_11_fu_490_p2[2:0],\NLW_tmp_13_reg_693_reg[0]_i_85_O_UNCONNECTED [0]}),
        .S({\tmp_13_reg_693[0]_i_98_n_8 ,\tmp_13_reg_693[0]_i_99_n_8 ,\tmp_13_reg_693[0]_i_100_n_8 ,\tmp_13_reg_693[0]_i_101_n_8 }));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_15_reg_697[0]_i_34 
       (.I0(p_shl2_cast_fu_415_p1[29]),
        .O(\tmp_15_reg_697[0]_i_34_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_15_reg_697[0]_i_35 
       (.I0(p_shl2_cast_fu_415_p1[28]),
        .O(\tmp_15_reg_697[0]_i_35_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_15_reg_697[0]_i_36 
       (.I0(p_shl2_cast_fu_415_p1[27]),
        .I1(p_shl2_cast_fu_415_p1[29]),
        .O(\tmp_15_reg_697[0]_i_36_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_15_reg_697[0]_i_37 
       (.I0(p_shl2_cast_fu_415_p1[26]),
        .I1(p_shl2_cast_fu_415_p1[28]),
        .O(\tmp_15_reg_697[0]_i_37_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_15_reg_697[0]_i_48 
       (.I0(p_shl2_cast_fu_415_p1[25]),
        .I1(p_shl2_cast_fu_415_p1[27]),
        .O(\tmp_15_reg_697[0]_i_48_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_15_reg_697[0]_i_49 
       (.I0(p_shl2_cast_fu_415_p1[24]),
        .I1(p_shl2_cast_fu_415_p1[26]),
        .O(\tmp_15_reg_697[0]_i_49_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_15_reg_697[0]_i_50 
       (.I0(p_shl2_cast_fu_415_p1[23]),
        .I1(p_shl2_cast_fu_415_p1[25]),
        .O(\tmp_15_reg_697[0]_i_50_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_15_reg_697[0]_i_51 
       (.I0(p_shl2_cast_fu_415_p1[22]),
        .I1(p_shl2_cast_fu_415_p1[24]),
        .O(\tmp_15_reg_697[0]_i_51_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_15_reg_697[0]_i_52 
       (.I0(p_shl2_cast_fu_415_p1[21]),
        .I1(p_shl2_cast_fu_415_p1[23]),
        .O(\tmp_15_reg_697[0]_i_52_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_15_reg_697[0]_i_53 
       (.I0(p_shl2_cast_fu_415_p1[20]),
        .I1(p_shl2_cast_fu_415_p1[22]),
        .O(\tmp_15_reg_697[0]_i_53_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_15_reg_697[0]_i_54 
       (.I0(p_shl2_cast_fu_415_p1[19]),
        .I1(p_shl2_cast_fu_415_p1[21]),
        .O(\tmp_15_reg_697[0]_i_54_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_15_reg_697[0]_i_55 
       (.I0(p_shl2_cast_fu_415_p1[18]),
        .I1(p_shl2_cast_fu_415_p1[20]),
        .O(\tmp_15_reg_697[0]_i_55_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_15_reg_697[0]_i_58 
       (.I0(p_shl2_cast_fu_415_p1[17]),
        .I1(p_shl2_cast_fu_415_p1[19]),
        .O(\tmp_15_reg_697[0]_i_58_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_15_reg_697[0]_i_59 
       (.I0(p_shl2_cast_fu_415_p1[16]),
        .I1(p_shl2_cast_fu_415_p1[18]),
        .O(\tmp_15_reg_697[0]_i_59_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_15_reg_697[0]_i_60 
       (.I0(p_shl2_cast_fu_415_p1[15]),
        .I1(p_shl2_cast_fu_415_p1[17]),
        .O(\tmp_15_reg_697[0]_i_60_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_15_reg_697[0]_i_61 
       (.I0(\tmp_17_reg_705_reg[0]_0 [11]),
        .I1(p_shl2_cast_fu_415_p1[16]),
        .O(\tmp_15_reg_697[0]_i_61_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_15_reg_697[0]_i_62 
       (.I0(\tmp_17_reg_705_reg[0]_0 [10]),
        .I1(p_shl2_cast_fu_415_p1[15]),
        .O(\tmp_15_reg_697[0]_i_62_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_15_reg_697[0]_i_63 
       (.I0(\tmp_17_reg_705_reg[0]_0 [9]),
        .I1(\tmp_17_reg_705_reg[0]_0 [11]),
        .O(\tmp_15_reg_697[0]_i_63_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_15_reg_697[0]_i_64 
       (.I0(\tmp_17_reg_705_reg[0]_0 [8]),
        .I1(\tmp_17_reg_705_reg[0]_0 [10]),
        .O(\tmp_15_reg_697[0]_i_64_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_15_reg_697[0]_i_65 
       (.I0(\tmp_17_reg_705_reg[0]_0 [7]),
        .I1(\tmp_17_reg_705_reg[0]_0 [9]),
        .O(\tmp_15_reg_697[0]_i_65_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_15_reg_697[0]_i_66 
       (.I0(\tmp_17_reg_705_reg[0]_0 [6]),
        .I1(\tmp_17_reg_705_reg[0]_0 [8]),
        .O(\tmp_15_reg_697[0]_i_66_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_15_reg_697[0]_i_67 
       (.I0(\tmp_17_reg_705_reg[0]_0 [5]),
        .I1(\tmp_17_reg_705_reg[0]_0 [7]),
        .O(\tmp_15_reg_697[0]_i_67_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_15_reg_697[0]_i_68 
       (.I0(\tmp_17_reg_705_reg[0]_0 [4]),
        .I1(\tmp_17_reg_705_reg[0]_0 [6]),
        .O(\tmp_15_reg_697[0]_i_68_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_15_reg_697[0]_i_69 
       (.I0(\tmp_17_reg_705_reg[0]_0 [3]),
        .I1(\tmp_17_reg_705_reg[0]_0 [5]),
        .O(\tmp_15_reg_697[0]_i_69_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_15_reg_697[0]_i_70 
       (.I0(\tmp_17_reg_705_reg[0]_0 [2]),
        .I1(\tmp_17_reg_705_reg[0]_0 [4]),
        .O(\tmp_15_reg_697[0]_i_70_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_15_reg_697[0]_i_71 
       (.I0(\tmp_17_reg_705_reg[0]_0 [1]),
        .I1(\tmp_17_reg_705_reg[0]_0 [3]),
        .O(\tmp_15_reg_697[0]_i_71_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_15_reg_697[0]_i_72 
       (.I0(\tmp_17_reg_705_reg[0]_0 [0]),
        .I1(\tmp_17_reg_705_reg[0]_0 [2]),
        .O(\tmp_15_reg_697[0]_i_72_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_15_reg_697[0]_i_73 
       (.I0(\tmp_17_reg_705_reg[0]_0 [1]),
        .O(\tmp_15_reg_697[0]_i_73_n_8 ));
  FDRE \tmp_15_reg_697_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_15_reg_697_reg[0]_7 ),
        .Q(ram_reg_1),
        .R(1'b0));
  CARRY4 \tmp_15_reg_697_reg[0]_i_21 
       (.CI(\tmp_15_reg_697_reg[0]_i_22_n_8 ),
        .CO({\NLW_tmp_15_reg_697_reg[0]_i_21_CO_UNCONNECTED [3:1],\tmp_15_reg_697_reg[0]_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_15_reg_697_reg[0]_i_21_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \tmp_15_reg_697_reg[0]_i_22 
       (.CI(\tmp_15_reg_697_reg[0]_i_32_n_8 ),
        .CO({\tmp_15_reg_697_reg[0]_i_22_n_8 ,\tmp_15_reg_697_reg[0]_i_22_n_9 ,\tmp_15_reg_697_reg[0]_i_22_n_10 ,\tmp_15_reg_697_reg[0]_i_22_n_11 }),
        .CYINIT(1'b0),
        .DI(p_shl2_cast_fu_415_p1[29:26]),
        .O(O),
        .S({\tmp_15_reg_697[0]_i_34_n_8 ,\tmp_15_reg_697[0]_i_35_n_8 ,\tmp_15_reg_697[0]_i_36_n_8 ,\tmp_15_reg_697[0]_i_37_n_8 }));
  CARRY4 \tmp_15_reg_697_reg[0]_i_32 
       (.CI(\tmp_15_reg_697_reg[0]_i_33_n_8 ),
        .CO({\tmp_15_reg_697_reg[0]_i_32_n_8 ,\tmp_15_reg_697_reg[0]_i_32_n_9 ,\tmp_15_reg_697_reg[0]_i_32_n_10 ,\tmp_15_reg_697_reg[0]_i_32_n_11 }),
        .CYINIT(1'b0),
        .DI(p_shl2_cast_fu_415_p1[25:22]),
        .O(\tmp_15_reg_697_reg[0]_5 ),
        .S({\tmp_15_reg_697[0]_i_48_n_8 ,\tmp_15_reg_697[0]_i_49_n_8 ,\tmp_15_reg_697[0]_i_50_n_8 ,\tmp_15_reg_697[0]_i_51_n_8 }));
  CARRY4 \tmp_15_reg_697_reg[0]_i_33 
       (.CI(\tmp_15_reg_697_reg[0]_i_46_n_8 ),
        .CO({\tmp_15_reg_697_reg[0]_i_33_n_8 ,\tmp_15_reg_697_reg[0]_i_33_n_9 ,\tmp_15_reg_697_reg[0]_i_33_n_10 ,\tmp_15_reg_697_reg[0]_i_33_n_11 }),
        .CYINIT(1'b0),
        .DI(p_shl2_cast_fu_415_p1[21:18]),
        .O(\tmp_15_reg_697_reg[0]_4 ),
        .S({\tmp_15_reg_697[0]_i_52_n_8 ,\tmp_15_reg_697[0]_i_53_n_8 ,\tmp_15_reg_697[0]_i_54_n_8 ,\tmp_15_reg_697[0]_i_55_n_8 }));
  CARRY4 \tmp_15_reg_697_reg[0]_i_46 
       (.CI(\tmp_15_reg_697_reg[0]_i_47_n_8 ),
        .CO({\tmp_15_reg_697_reg[0]_i_46_n_8 ,\tmp_15_reg_697_reg[0]_i_46_n_9 ,\tmp_15_reg_697_reg[0]_i_46_n_10 ,\tmp_15_reg_697_reg[0]_i_46_n_11 }),
        .CYINIT(1'b0),
        .DI({p_shl2_cast_fu_415_p1[17:15],\tmp_17_reg_705_reg[0]_0 [11]}),
        .O(\tmp_15_reg_697_reg[0]_3 ),
        .S({\tmp_15_reg_697[0]_i_58_n_8 ,\tmp_15_reg_697[0]_i_59_n_8 ,\tmp_15_reg_697[0]_i_60_n_8 ,\tmp_15_reg_697[0]_i_61_n_8 }));
  CARRY4 \tmp_15_reg_697_reg[0]_i_47 
       (.CI(\tmp_15_reg_697_reg[0]_i_56_n_8 ),
        .CO({\tmp_15_reg_697_reg[0]_i_47_n_8 ,\tmp_15_reg_697_reg[0]_i_47_n_9 ,\tmp_15_reg_697_reg[0]_i_47_n_10 ,\tmp_15_reg_697_reg[0]_i_47_n_11 }),
        .CYINIT(1'b0),
        .DI(\tmp_17_reg_705_reg[0]_0 [10:7]),
        .O(\tmp_15_reg_697_reg[0]_2 ),
        .S({\tmp_15_reg_697[0]_i_62_n_8 ,\tmp_15_reg_697[0]_i_63_n_8 ,\tmp_15_reg_697[0]_i_64_n_8 ,\tmp_15_reg_697[0]_i_65_n_8 }));
  CARRY4 \tmp_15_reg_697_reg[0]_i_56 
       (.CI(\tmp_15_reg_697_reg[0]_i_57_n_8 ),
        .CO({\tmp_15_reg_697_reg[0]_i_56_n_8 ,\tmp_15_reg_697_reg[0]_i_56_n_9 ,\tmp_15_reg_697_reg[0]_i_56_n_10 ,\tmp_15_reg_697_reg[0]_i_56_n_11 }),
        .CYINIT(1'b0),
        .DI(\tmp_17_reg_705_reg[0]_0 [6:3]),
        .O(\tmp_15_reg_697_reg[0]_1 ),
        .S({\tmp_15_reg_697[0]_i_66_n_8 ,\tmp_15_reg_697[0]_i_67_n_8 ,\tmp_15_reg_697[0]_i_68_n_8 ,\tmp_15_reg_697[0]_i_69_n_8 }));
  CARRY4 \tmp_15_reg_697_reg[0]_i_57 
       (.CI(1'b0),
        .CO({\tmp_15_reg_697_reg[0]_i_57_n_8 ,\tmp_15_reg_697_reg[0]_i_57_n_9 ,\tmp_15_reg_697_reg[0]_i_57_n_10 ,\tmp_15_reg_697_reg[0]_i_57_n_11 }),
        .CYINIT(\tmp_10_reg_685[0]_i_176_n_8 ),
        .DI({\tmp_17_reg_705_reg[0]_0 [2:0],1'b0}),
        .O({\tmp_15_reg_697_reg[0]_0 ,\NLW_tmp_15_reg_697_reg[0]_i_57_O_UNCONNECTED [0]}),
        .S({\tmp_15_reg_697[0]_i_70_n_8 ,\tmp_15_reg_697[0]_i_71_n_8 ,\tmp_15_reg_697[0]_i_72_n_8 ,\tmp_15_reg_697[0]_i_73_n_8 }));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_16_reg_701[0]_i_10 
       (.I0(p_shl2_cast_fu_415_p1[24]),
        .I1(p_shl2_cast_fu_415_p1[25]),
        .I2(DOADO[14]),
        .O(\tmp_16_reg_701[0]_i_10_n_8 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_16_reg_701[0]_i_11 
       (.I0(p_shl2_cast_fu_415_p1[22]),
        .I1(p_shl2_cast_fu_415_p1[23]),
        .I2(DOADO[14]),
        .O(\tmp_16_reg_701[0]_i_11_n_8 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_16_reg_701[0]_i_12 
       (.I0(p_shl2_cast_fu_415_p1[20]),
        .I1(p_shl2_cast_fu_415_p1[21]),
        .I2(DOADO[14]),
        .O(\tmp_16_reg_701[0]_i_12_n_8 ));
  LUT3 #(
    .INIT(8'h81)) 
    \tmp_16_reg_701[0]_i_13 
       (.I0(p_shl2_cast_fu_415_p1[27]),
        .I1(p_shl2_cast_fu_415_p1[26]),
        .I2(DOADO[14]),
        .O(\tmp_16_reg_701[0]_i_13_n_8 ));
  LUT3 #(
    .INIT(8'h81)) 
    \tmp_16_reg_701[0]_i_14 
       (.I0(p_shl2_cast_fu_415_p1[25]),
        .I1(p_shl2_cast_fu_415_p1[24]),
        .I2(DOADO[14]),
        .O(\tmp_16_reg_701[0]_i_14_n_8 ));
  LUT3 #(
    .INIT(8'h81)) 
    \tmp_16_reg_701[0]_i_15 
       (.I0(p_shl2_cast_fu_415_p1[23]),
        .I1(p_shl2_cast_fu_415_p1[22]),
        .I2(DOADO[14]),
        .O(\tmp_16_reg_701[0]_i_15_n_8 ));
  LUT3 #(
    .INIT(8'h81)) 
    \tmp_16_reg_701[0]_i_16 
       (.I0(p_shl2_cast_fu_415_p1[21]),
        .I1(p_shl2_cast_fu_415_p1[20]),
        .I2(DOADO[14]),
        .O(\tmp_16_reg_701[0]_i_16_n_8 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_16_reg_701[0]_i_18 
       (.I0(p_shl2_cast_fu_415_p1[18]),
        .I1(p_shl2_cast_fu_415_p1[19]),
        .I2(DOADO[14]),
        .O(\tmp_16_reg_701[0]_i_18_n_8 ));
  LUT4 #(
    .INIT(16'h7130)) 
    \tmp_16_reg_701[0]_i_19 
       (.I0(p_shl2_cast_fu_415_p1[16]),
        .I1(p_shl2_cast_fu_415_p1[17]),
        .I2(DOADO[13]),
        .I3(DOADO[12]),
        .O(\tmp_16_reg_701[0]_i_19_n_8 ));
  LUT4 #(
    .INIT(16'h7130)) 
    \tmp_16_reg_701[0]_i_20 
       (.I0(\tmp_17_reg_705_reg[0]_0 [11]),
        .I1(p_shl2_cast_fu_415_p1[15]),
        .I2(DOADO[11]),
        .I3(DOADO[10]),
        .O(\tmp_16_reg_701[0]_i_20_n_8 ));
  LUT4 #(
    .INIT(16'h40F4)) 
    \tmp_16_reg_701[0]_i_21 
       (.I0(\tmp_17_reg_705_reg[0]_0 [9]),
        .I1(DOADO[8]),
        .I2(DOADO[9]),
        .I3(\tmp_17_reg_705_reg[0]_0 [10]),
        .O(\tmp_16_reg_701[0]_i_21_n_8 ));
  LUT3 #(
    .INIT(8'h81)) 
    \tmp_16_reg_701[0]_i_22 
       (.I0(p_shl2_cast_fu_415_p1[19]),
        .I1(p_shl2_cast_fu_415_p1[18]),
        .I2(DOADO[14]),
        .O(\tmp_16_reg_701[0]_i_22_n_8 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \tmp_16_reg_701[0]_i_23 
       (.I0(p_shl2_cast_fu_415_p1[16]),
        .I1(p_shl2_cast_fu_415_p1[17]),
        .I2(DOADO[12]),
        .I3(DOADO[13]),
        .O(\tmp_16_reg_701[0]_i_23_n_8 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \tmp_16_reg_701[0]_i_24 
       (.I0(\tmp_17_reg_705_reg[0]_0 [11]),
        .I1(p_shl2_cast_fu_415_p1[15]),
        .I2(DOADO[10]),
        .I3(DOADO[11]),
        .O(\tmp_16_reg_701[0]_i_24_n_8 ));
  LUT4 #(
    .INIT(16'h40F4)) 
    \tmp_16_reg_701[0]_i_26 
       (.I0(\tmp_17_reg_705_reg[0]_0 [7]),
        .I1(DOADO[6]),
        .I2(DOADO[7]),
        .I3(\tmp_17_reg_705_reg[0]_0 [8]),
        .O(\tmp_16_reg_701[0]_i_26_n_8 ));
  LUT4 #(
    .INIT(16'h40F4)) 
    \tmp_16_reg_701[0]_i_27 
       (.I0(\tmp_17_reg_705_reg[0]_0 [5]),
        .I1(DOADO[4]),
        .I2(DOADO[5]),
        .I3(\tmp_17_reg_705_reg[0]_0 [6]),
        .O(\tmp_16_reg_701[0]_i_27_n_8 ));
  LUT4 #(
    .INIT(16'h40F4)) 
    \tmp_16_reg_701[0]_i_28 
       (.I0(\tmp_17_reg_705_reg[0]_0 [3]),
        .I1(DOADO[2]),
        .I2(DOADO[3]),
        .I3(\tmp_17_reg_705_reg[0]_0 [4]),
        .O(\tmp_16_reg_701[0]_i_28_n_8 ));
  LUT4 #(
    .INIT(16'h7130)) 
    \tmp_16_reg_701[0]_i_29 
       (.I0(\tmp_17_reg_705_reg[0]_0 [1]),
        .I1(\tmp_17_reg_705_reg[0]_0 [2]),
        .I2(DOADO[1]),
        .I3(DOADO[0]),
        .O(\tmp_16_reg_701[0]_i_29_n_8 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \tmp_16_reg_701[0]_i_33 
       (.I0(\tmp_17_reg_705_reg[0]_0 [1]),
        .I1(\tmp_17_reg_705_reg[0]_0 [2]),
        .I2(DOADO[0]),
        .I3(DOADO[1]),
        .O(\tmp_16_reg_701[0]_i_33_n_8 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_16_reg_701[0]_i_5 
       (.I0(p_shl2_cast_fu_415_p1[29]),
        .I1(p_shl2_cast_fu_415_p1[28]),
        .I2(DOADO[14]),
        .O(\tmp_16_reg_701[0]_i_5_n_8 ));
  LUT3 #(
    .INIT(8'h81)) 
    \tmp_16_reg_701[0]_i_7 
       (.I0(p_shl2_cast_fu_415_p1[28]),
        .I1(p_shl2_cast_fu_415_p1[29]),
        .I2(DOADO[14]),
        .O(\tmp_16_reg_701[0]_i_7_n_8 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_16_reg_701[0]_i_9 
       (.I0(p_shl2_cast_fu_415_p1[26]),
        .I1(p_shl2_cast_fu_415_p1[27]),
        .I2(DOADO[14]),
        .O(\tmp_16_reg_701[0]_i_9_n_8 ));
  FDRE \tmp_16_reg_701_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_16_reg_701_reg[0]_0 ),
        .Q(ram_reg_0),
        .R(1'b0));
  CARRY4 \tmp_16_reg_701_reg[0]_i_17 
       (.CI(1'b0),
        .CO({\tmp_16_reg_701_reg[0]_i_17_n_8 ,\tmp_16_reg_701_reg[0]_i_17_n_9 ,\tmp_16_reg_701_reg[0]_i_17_n_10 ,\tmp_16_reg_701_reg[0]_i_17_n_11 }),
        .CYINIT(1'b0),
        .DI({\tmp_16_reg_701[0]_i_26_n_8 ,\tmp_16_reg_701[0]_i_27_n_8 ,\tmp_16_reg_701[0]_i_28_n_8 ,\tmp_16_reg_701[0]_i_29_n_8 }),
        .O(\NLW_tmp_16_reg_701_reg[0]_i_17_O_UNCONNECTED [3:0]),
        .S({ram_reg_9,\tmp_16_reg_701[0]_i_33_n_8 }));
  CARRY4 \tmp_16_reg_701_reg[0]_i_2 
       (.CI(\tmp_16_reg_701_reg[0]_i_4_n_8 ),
        .CO({\NLW_tmp_16_reg_701_reg[0]_i_2_CO_UNCONNECTED [3:2],\tmp_17_reg_705_reg[0]_1 ,\tmp_16_reg_701_reg[0]_i_2_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\tmp_16_reg_701[0]_i_5_n_8 }),
        .O(\NLW_tmp_16_reg_701_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,ram_reg_11,\tmp_16_reg_701[0]_i_7_n_8 }));
  CARRY4 \tmp_16_reg_701_reg[0]_i_4 
       (.CI(\tmp_16_reg_701_reg[0]_i_8_n_8 ),
        .CO({\tmp_16_reg_701_reg[0]_i_4_n_8 ,\tmp_16_reg_701_reg[0]_i_4_n_9 ,\tmp_16_reg_701_reg[0]_i_4_n_10 ,\tmp_16_reg_701_reg[0]_i_4_n_11 }),
        .CYINIT(1'b0),
        .DI({\tmp_16_reg_701[0]_i_9_n_8 ,\tmp_16_reg_701[0]_i_10_n_8 ,\tmp_16_reg_701[0]_i_11_n_8 ,\tmp_16_reg_701[0]_i_12_n_8 }),
        .O(\NLW_tmp_16_reg_701_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\tmp_16_reg_701[0]_i_13_n_8 ,\tmp_16_reg_701[0]_i_14_n_8 ,\tmp_16_reg_701[0]_i_15_n_8 ,\tmp_16_reg_701[0]_i_16_n_8 }));
  CARRY4 \tmp_16_reg_701_reg[0]_i_8 
       (.CI(\tmp_16_reg_701_reg[0]_i_17_n_8 ),
        .CO({\tmp_16_reg_701_reg[0]_i_8_n_8 ,\tmp_16_reg_701_reg[0]_i_8_n_9 ,\tmp_16_reg_701_reg[0]_i_8_n_10 ,\tmp_16_reg_701_reg[0]_i_8_n_11 }),
        .CYINIT(1'b0),
        .DI({\tmp_16_reg_701[0]_i_18_n_8 ,\tmp_16_reg_701[0]_i_19_n_8 ,\tmp_16_reg_701[0]_i_20_n_8 ,\tmp_16_reg_701[0]_i_21_n_8 }),
        .O(\NLW_tmp_16_reg_701_reg[0]_i_8_O_UNCONNECTED [3:0]),
        .S({\tmp_16_reg_701[0]_i_22_n_8 ,\tmp_16_reg_701[0]_i_23_n_8 ,\tmp_16_reg_701[0]_i_24_n_8 ,ram_reg_10}));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_17_reg_705[0]_i_1 
       (.I0(tmp_17_fu_584_p2),
        .I1(tmp_16_reg_7010),
        .I2(\tmp_17_reg_705_reg[0]_1 ),
        .I3(tmp_17_reg_705),
        .O(\tmp_17_reg_705[0]_i_1_n_8 ));
  LUT3 #(
    .INIT(8'h81)) 
    \tmp_17_reg_705[0]_i_10 
       (.I0(p_shl2_cast_fu_415_p1[28]),
        .I1(DOADO[14]),
        .I2(p_shl2_cast_fu_415_p1[27]),
        .O(\tmp_17_reg_705[0]_i_10_n_8 ));
  LUT3 #(
    .INIT(8'h81)) 
    \tmp_17_reg_705[0]_i_11 
       (.I0(p_shl2_cast_fu_415_p1[25]),
        .I1(p_shl2_cast_fu_415_p1[26]),
        .I2(DOADO[14]),
        .O(\tmp_17_reg_705[0]_i_11_n_8 ));
  LUT3 #(
    .INIT(8'h81)) 
    \tmp_17_reg_705[0]_i_12 
       (.I0(p_shl2_cast_fu_415_p1[23]),
        .I1(p_shl2_cast_fu_415_p1[24]),
        .I2(DOADO[14]),
        .O(\tmp_17_reg_705[0]_i_12_n_8 ));
  LUT3 #(
    .INIT(8'h81)) 
    \tmp_17_reg_705[0]_i_13 
       (.I0(p_shl2_cast_fu_415_p1[21]),
        .I1(p_shl2_cast_fu_415_p1[22]),
        .I2(DOADO[14]),
        .O(\tmp_17_reg_705[0]_i_13_n_8 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_17_reg_705[0]_i_15 
       (.I0(p_shl2_cast_fu_415_p1[20]),
        .I1(p_shl2_cast_fu_415_p1[19]),
        .I2(DOADO[14]),
        .O(\tmp_17_reg_705[0]_i_15_n_8 ));
  LUT4 #(
    .INIT(16'h7130)) 
    \tmp_17_reg_705[0]_i_16 
       (.I0(p_shl2_cast_fu_415_p1[17]),
        .I1(p_shl2_cast_fu_415_p1[18]),
        .I2(DOADO[13]),
        .I3(DOADO[12]),
        .O(\tmp_17_reg_705[0]_i_16_n_8 ));
  LUT4 #(
    .INIT(16'h7130)) 
    \tmp_17_reg_705[0]_i_17 
       (.I0(p_shl2_cast_fu_415_p1[15]),
        .I1(p_shl2_cast_fu_415_p1[16]),
        .I2(DOADO[11]),
        .I3(DOADO[10]),
        .O(\tmp_17_reg_705[0]_i_17_n_8 ));
  LUT4 #(
    .INIT(16'h40F4)) 
    \tmp_17_reg_705[0]_i_18 
       (.I0(\tmp_17_reg_705_reg[0]_0 [10]),
        .I1(DOADO[8]),
        .I2(DOADO[9]),
        .I3(\tmp_17_reg_705_reg[0]_0 [11]),
        .O(\tmp_17_reg_705[0]_i_18_n_8 ));
  LUT3 #(
    .INIT(8'h81)) 
    \tmp_17_reg_705[0]_i_19 
       (.I0(p_shl2_cast_fu_415_p1[19]),
        .I1(p_shl2_cast_fu_415_p1[20]),
        .I2(DOADO[14]),
        .O(\tmp_17_reg_705[0]_i_19_n_8 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \tmp_17_reg_705[0]_i_20 
       (.I0(p_shl2_cast_fu_415_p1[17]),
        .I1(p_shl2_cast_fu_415_p1[18]),
        .I2(DOADO[12]),
        .I3(DOADO[13]),
        .O(\tmp_17_reg_705[0]_i_20_n_8 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \tmp_17_reg_705[0]_i_21 
       (.I0(p_shl2_cast_fu_415_p1[15]),
        .I1(p_shl2_cast_fu_415_p1[16]),
        .I2(DOADO[10]),
        .I3(DOADO[11]),
        .O(\tmp_17_reg_705[0]_i_21_n_8 ));
  LUT4 #(
    .INIT(16'h40F4)) 
    \tmp_17_reg_705[0]_i_23 
       (.I0(\tmp_17_reg_705_reg[0]_0 [8]),
        .I1(DOADO[6]),
        .I2(DOADO[7]),
        .I3(\tmp_17_reg_705_reg[0]_0 [9]),
        .O(\tmp_17_reg_705[0]_i_23_n_8 ));
  LUT4 #(
    .INIT(16'h40F4)) 
    \tmp_17_reg_705[0]_i_24 
       (.I0(\tmp_17_reg_705_reg[0]_0 [6]),
        .I1(DOADO[4]),
        .I2(DOADO[5]),
        .I3(\tmp_17_reg_705_reg[0]_0 [7]),
        .O(\tmp_17_reg_705[0]_i_24_n_8 ));
  LUT4 #(
    .INIT(16'h40F4)) 
    \tmp_17_reg_705[0]_i_25 
       (.I0(\tmp_17_reg_705_reg[0]_0 [4]),
        .I1(DOADO[2]),
        .I2(DOADO[3]),
        .I3(\tmp_17_reg_705_reg[0]_0 [5]),
        .O(\tmp_17_reg_705[0]_i_25_n_8 ));
  LUT4 #(
    .INIT(16'h7130)) 
    \tmp_17_reg_705[0]_i_26 
       (.I0(\tmp_17_reg_705_reg[0]_0 [2]),
        .I1(\tmp_17_reg_705_reg[0]_0 [3]),
        .I2(DOADO[1]),
        .I3(DOADO[0]),
        .O(\tmp_17_reg_705[0]_i_26_n_8 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \tmp_17_reg_705[0]_i_30 
       (.I0(\tmp_17_reg_705_reg[0]_0 [2]),
        .I1(\tmp_17_reg_705_reg[0]_0 [3]),
        .I2(DOADO[0]),
        .I3(DOADO[1]),
        .O(\tmp_17_reg_705[0]_i_30_n_8 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_17_reg_705[0]_i_4 
       (.I0(p_shl2_cast_fu_415_p1[29]),
        .I1(DOADO[14]),
        .O(\tmp_17_reg_705[0]_i_4_n_8 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_17_reg_705[0]_i_6 
       (.I0(p_shl2_cast_fu_415_p1[27]),
        .I1(p_shl2_cast_fu_415_p1[28]),
        .I2(DOADO[14]),
        .O(\tmp_17_reg_705[0]_i_6_n_8 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_17_reg_705[0]_i_7 
       (.I0(p_shl2_cast_fu_415_p1[26]),
        .I1(p_shl2_cast_fu_415_p1[25]),
        .I2(DOADO[14]),
        .O(\tmp_17_reg_705[0]_i_7_n_8 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_17_reg_705[0]_i_8 
       (.I0(p_shl2_cast_fu_415_p1[24]),
        .I1(p_shl2_cast_fu_415_p1[23]),
        .I2(DOADO[14]),
        .O(\tmp_17_reg_705[0]_i_8_n_8 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_17_reg_705[0]_i_9 
       (.I0(p_shl2_cast_fu_415_p1[22]),
        .I1(p_shl2_cast_fu_415_p1[21]),
        .I2(DOADO[14]),
        .O(\tmp_17_reg_705[0]_i_9_n_8 ));
  FDRE \tmp_17_reg_705_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_17_reg_705[0]_i_1_n_8 ),
        .Q(tmp_17_reg_705),
        .R(1'b0));
  CARRY4 \tmp_17_reg_705_reg[0]_i_14 
       (.CI(1'b0),
        .CO({\tmp_17_reg_705_reg[0]_i_14_n_8 ,\tmp_17_reg_705_reg[0]_i_14_n_9 ,\tmp_17_reg_705_reg[0]_i_14_n_10 ,\tmp_17_reg_705_reg[0]_i_14_n_11 }),
        .CYINIT(1'b0),
        .DI({\tmp_17_reg_705[0]_i_23_n_8 ,\tmp_17_reg_705[0]_i_24_n_8 ,\tmp_17_reg_705[0]_i_25_n_8 ,\tmp_17_reg_705[0]_i_26_n_8 }),
        .O(\NLW_tmp_17_reg_705_reg[0]_i_14_O_UNCONNECTED [3:0]),
        .S({ram_reg_12,\tmp_17_reg_705[0]_i_30_n_8 }));
  CARRY4 \tmp_17_reg_705_reg[0]_i_2 
       (.CI(\tmp_17_reg_705_reg[0]_i_3_n_8 ),
        .CO({\NLW_tmp_17_reg_705_reg[0]_i_2_CO_UNCONNECTED [3:1],tmp_17_fu_584_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_17_reg_705_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\tmp_17_reg_705[0]_i_4_n_8 }));
  CARRY4 \tmp_17_reg_705_reg[0]_i_3 
       (.CI(\tmp_17_reg_705_reg[0]_i_5_n_8 ),
        .CO({\tmp_17_reg_705_reg[0]_i_3_n_8 ,\tmp_17_reg_705_reg[0]_i_3_n_9 ,\tmp_17_reg_705_reg[0]_i_3_n_10 ,\tmp_17_reg_705_reg[0]_i_3_n_11 }),
        .CYINIT(1'b0),
        .DI({\tmp_17_reg_705[0]_i_6_n_8 ,\tmp_17_reg_705[0]_i_7_n_8 ,\tmp_17_reg_705[0]_i_8_n_8 ,\tmp_17_reg_705[0]_i_9_n_8 }),
        .O(\NLW_tmp_17_reg_705_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\tmp_17_reg_705[0]_i_10_n_8 ,\tmp_17_reg_705[0]_i_11_n_8 ,\tmp_17_reg_705[0]_i_12_n_8 ,\tmp_17_reg_705[0]_i_13_n_8 }));
  CARRY4 \tmp_17_reg_705_reg[0]_i_5 
       (.CI(\tmp_17_reg_705_reg[0]_i_14_n_8 ),
        .CO({\tmp_17_reg_705_reg[0]_i_5_n_8 ,\tmp_17_reg_705_reg[0]_i_5_n_9 ,\tmp_17_reg_705_reg[0]_i_5_n_10 ,\tmp_17_reg_705_reg[0]_i_5_n_11 }),
        .CYINIT(1'b0),
        .DI({\tmp_17_reg_705[0]_i_15_n_8 ,\tmp_17_reg_705[0]_i_16_n_8 ,\tmp_17_reg_705[0]_i_17_n_8 ,\tmp_17_reg_705[0]_i_18_n_8 }),
        .O(\NLW_tmp_17_reg_705_reg[0]_i_5_O_UNCONNECTED [3:0]),
        .S({\tmp_17_reg_705[0]_i_19_n_8 ,\tmp_17_reg_705[0]_i_20_n_8 ,\tmp_17_reg_705[0]_i_21_n_8 ,ram_reg_13}));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_4_reg_660[5]_i_1 
       (.I0(ap_pipeline_reg_pp0_iter7_tmp_reg_618),
        .I1(\tmp_4_reg_660_reg[5]_0 [5]),
        .O(grp_normalizeHisto1_fu_1026_descriptor_V_address0[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_4_reg_660[6]_i_1 
       (.I0(ap_pipeline_reg_pp0_iter7_exitcond_flatten_reg_598),
        .O(\tmp_4_reg_660[6]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_4_reg_660[6]_i_2 
       (.I0(\tmp_4_reg_660_reg[5]_0 [5]),
        .I1(ap_pipeline_reg_pp0_iter7_tmp_reg_618),
        .O(grp_normalizeHisto1_fu_1026_descriptor_V_address0[6]));
  FDRE \tmp_4_reg_660_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_4_reg_660[6]_i_1_n_8 ),
        .D(\tmp_4_reg_660_reg[5]_0 [0]),
        .Q(tmp_4_reg_660_reg__0[0]),
        .R(1'b0));
  FDRE \tmp_4_reg_660_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_4_reg_660[6]_i_1_n_8 ),
        .D(\tmp_4_reg_660_reg[5]_0 [1]),
        .Q(tmp_4_reg_660_reg__0[1]),
        .R(1'b0));
  FDRE \tmp_4_reg_660_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_4_reg_660[6]_i_1_n_8 ),
        .D(\tmp_4_reg_660_reg[5]_0 [2]),
        .Q(tmp_4_reg_660_reg__0[2]),
        .R(1'b0));
  FDRE \tmp_4_reg_660_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_4_reg_660[6]_i_1_n_8 ),
        .D(\tmp_4_reg_660_reg[5]_0 [3]),
        .Q(tmp_4_reg_660_reg__0[3]),
        .R(1'b0));
  FDRE \tmp_4_reg_660_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_4_reg_660[6]_i_1_n_8 ),
        .D(\tmp_4_reg_660_reg[5]_0 [4]),
        .Q(tmp_4_reg_660_reg__0[4]),
        .R(1'b0));
  FDRE \tmp_4_reg_660_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_4_reg_660[6]_i_1_n_8 ),
        .D(grp_normalizeHisto1_fu_1026_descriptor_V_address0[5]),
        .Q(tmp_4_reg_660_reg__0[5]),
        .R(1'b0));
  FDRE \tmp_4_reg_660_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_4_reg_660[6]_i_1_n_8 ),
        .D(grp_normalizeHisto1_fu_1026_descriptor_V_address0[6]),
        .Q(tmp_4_reg_660_reg__0[6]),
        .R(1'b0));
  FDRE \tmp_5_reg_650_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_4_reg_660[6]_i_1_n_8 ),
        .D(p_1_in[0]),
        .Q(\tmp_17_reg_705_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \tmp_5_reg_650_reg[10] 
       (.C(ap_clk),
        .CE(\tmp_4_reg_660[6]_i_1_n_8 ),
        .D(p_1_in[10]),
        .Q(\tmp_17_reg_705_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \tmp_5_reg_650_reg[11] 
       (.C(ap_clk),
        .CE(\tmp_4_reg_660[6]_i_1_n_8 ),
        .D(p_1_in[11]),
        .Q(\tmp_17_reg_705_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \tmp_5_reg_650_reg[12] 
       (.C(ap_clk),
        .CE(\tmp_4_reg_660[6]_i_1_n_8 ),
        .D(p_1_in[12]),
        .Q(p_shl2_cast_fu_415_p1[15]),
        .R(1'b0));
  FDRE \tmp_5_reg_650_reg[13] 
       (.C(ap_clk),
        .CE(\tmp_4_reg_660[6]_i_1_n_8 ),
        .D(p_1_in[13]),
        .Q(p_shl2_cast_fu_415_p1[16]),
        .R(1'b0));
  FDRE \tmp_5_reg_650_reg[14] 
       (.C(ap_clk),
        .CE(\tmp_4_reg_660[6]_i_1_n_8 ),
        .D(p_1_in[14]),
        .Q(p_shl2_cast_fu_415_p1[17]),
        .R(1'b0));
  FDRE \tmp_5_reg_650_reg[15] 
       (.C(ap_clk),
        .CE(\tmp_4_reg_660[6]_i_1_n_8 ),
        .D(p_1_in[15]),
        .Q(p_shl2_cast_fu_415_p1[18]),
        .R(1'b0));
  FDRE \tmp_5_reg_650_reg[16] 
       (.C(ap_clk),
        .CE(\tmp_4_reg_660[6]_i_1_n_8 ),
        .D(p_1_in[16]),
        .Q(p_shl2_cast_fu_415_p1[19]),
        .R(1'b0));
  FDRE \tmp_5_reg_650_reg[17] 
       (.C(ap_clk),
        .CE(\tmp_4_reg_660[6]_i_1_n_8 ),
        .D(p_1_in[17]),
        .Q(p_shl2_cast_fu_415_p1[20]),
        .R(1'b0));
  FDRE \tmp_5_reg_650_reg[18] 
       (.C(ap_clk),
        .CE(\tmp_4_reg_660[6]_i_1_n_8 ),
        .D(p_1_in[18]),
        .Q(p_shl2_cast_fu_415_p1[21]),
        .R(1'b0));
  FDRE \tmp_5_reg_650_reg[19] 
       (.C(ap_clk),
        .CE(\tmp_4_reg_660[6]_i_1_n_8 ),
        .D(p_1_in[19]),
        .Q(p_shl2_cast_fu_415_p1[22]),
        .R(1'b0));
  FDRE \tmp_5_reg_650_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_4_reg_660[6]_i_1_n_8 ),
        .D(p_1_in[1]),
        .Q(\tmp_17_reg_705_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \tmp_5_reg_650_reg[20] 
       (.C(ap_clk),
        .CE(\tmp_4_reg_660[6]_i_1_n_8 ),
        .D(p_1_in[20]),
        .Q(p_shl2_cast_fu_415_p1[23]),
        .R(1'b0));
  FDRE \tmp_5_reg_650_reg[21] 
       (.C(ap_clk),
        .CE(\tmp_4_reg_660[6]_i_1_n_8 ),
        .D(p_1_in[21]),
        .Q(p_shl2_cast_fu_415_p1[24]),
        .R(1'b0));
  FDRE \tmp_5_reg_650_reg[22] 
       (.C(ap_clk),
        .CE(\tmp_4_reg_660[6]_i_1_n_8 ),
        .D(p_1_in[22]),
        .Q(p_shl2_cast_fu_415_p1[25]),
        .R(1'b0));
  FDRE \tmp_5_reg_650_reg[23] 
       (.C(ap_clk),
        .CE(\tmp_4_reg_660[6]_i_1_n_8 ),
        .D(p_1_in[23]),
        .Q(p_shl2_cast_fu_415_p1[26]),
        .R(1'b0));
  FDRE \tmp_5_reg_650_reg[24] 
       (.C(ap_clk),
        .CE(\tmp_4_reg_660[6]_i_1_n_8 ),
        .D(p_1_in[24]),
        .Q(p_shl2_cast_fu_415_p1[27]),
        .R(1'b0));
  FDRE \tmp_5_reg_650_reg[25] 
       (.C(ap_clk),
        .CE(\tmp_4_reg_660[6]_i_1_n_8 ),
        .D(p_1_in[25]),
        .Q(p_shl2_cast_fu_415_p1[28]),
        .R(1'b0));
  FDRE \tmp_5_reg_650_reg[26] 
       (.C(ap_clk),
        .CE(\tmp_4_reg_660[6]_i_1_n_8 ),
        .D(p_1_in[26]),
        .Q(p_shl2_cast_fu_415_p1[29]),
        .R(1'b0));
  FDRE \tmp_5_reg_650_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_4_reg_660[6]_i_1_n_8 ),
        .D(p_1_in[2]),
        .Q(\tmp_17_reg_705_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \tmp_5_reg_650_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_4_reg_660[6]_i_1_n_8 ),
        .D(p_1_in[3]),
        .Q(\tmp_17_reg_705_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \tmp_5_reg_650_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_4_reg_660[6]_i_1_n_8 ),
        .D(p_1_in[4]),
        .Q(\tmp_17_reg_705_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \tmp_5_reg_650_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_4_reg_660[6]_i_1_n_8 ),
        .D(p_1_in[5]),
        .Q(\tmp_17_reg_705_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \tmp_5_reg_650_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_4_reg_660[6]_i_1_n_8 ),
        .D(p_1_in[6]),
        .Q(\tmp_17_reg_705_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \tmp_5_reg_650_reg[7] 
       (.C(ap_clk),
        .CE(\tmp_4_reg_660[6]_i_1_n_8 ),
        .D(p_1_in[7]),
        .Q(\tmp_17_reg_705_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \tmp_5_reg_650_reg[8] 
       (.C(ap_clk),
        .CE(\tmp_4_reg_660[6]_i_1_n_8 ),
        .D(p_1_in[8]),
        .Q(\tmp_17_reg_705_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \tmp_5_reg_650_reg[9] 
       (.C(ap_clk),
        .CE(\tmp_4_reg_660[6]_i_1_n_8 ),
        .D(p_1_in[9]),
        .Q(\tmp_17_reg_705_reg[0]_0 [9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_6_reg_677[0]_i_1 
       (.I0(\tmp_6_reg_677_reg_n_8_[0] ),
        .I1(ap_pipeline_reg_pp0_iter8_exitcond_flatten_reg_598),
        .I2(\tmp_6_reg_677_reg[0]_0 ),
        .O(\tmp_6_reg_677[0]_i_1_n_8 ));
  FDRE \tmp_6_reg_677_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_6_reg_677[0]_i_1_n_8 ),
        .Q(\tmp_6_reg_677_reg_n_8_[0] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_8_reg_681[0]_i_1 
       (.I0(\tmp_8_reg_681_reg_n_8_[0] ),
        .I1(\tmp_6_reg_677_reg[0]_0 ),
        .I2(ram_reg_14),
        .O(\tmp_8_reg_681[0]_i_1_n_8 ));
  FDRE \tmp_8_reg_681_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_8_reg_681[0]_i_1_n_8 ),
        .Q(\tmp_8_reg_681_reg_n_8_[0] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFDF2000)) 
    \tmp_mid2_v_reg_612[0]_i_1__0 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(exitcond_flatten_fu_243_p2),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\tmp_reg_618[0]_i_2__0_n_8 ),
        .I4(grp_normalizeHisto1_fu_1026_sum_address0),
        .O(\tmp_mid2_v_reg_612[0]_i_1__0_n_8 ));
  FDRE \tmp_mid2_v_reg_612_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_mid2_v_reg_612[0]_i_1__0_n_8 ),
        .Q(grp_normalizeHisto1_fu_1026_sum_address0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_reg_618[0]_i_1__0 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(exitcond_flatten_fu_243_p2),
        .O(ap_enable_reg_pp0_iter10));
  LUT6 #(
    .INIT(64'h666656666666A666)) 
    \tmp_reg_618[0]_i_2__0 
       (.I0(\tmp_reg_618[0]_i_3__0_n_8 ),
        .I1(\blkIdx_reg_221_reg_n_8_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(exitcond_flatten_reg_598),
        .I5(grp_normalizeHisto1_fu_1026_sum_address0),
        .O(\tmp_reg_618[0]_i_2__0_n_8 ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \tmp_reg_618[0]_i_3__0 
       (.I0(i_mid2_fu_261_p3[1]),
        .I1(\i_reg_232_reg_n_8_[0] ),
        .I2(i_mid2_fu_261_p3[3]),
        .I3(\i_reg_232_reg_n_8_[2] ),
        .I4(i_mid2_fu_261_p3[4]),
        .I5(\i_reg_232_reg_n_8_[5] ),
        .O(\tmp_reg_618[0]_i_3__0_n_8 ));
  FDRE \tmp_reg_618_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(\tmp_reg_618[0]_i_2__0_n_8 ),
        .Q(tmp_reg_618),
        .R(1'b0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
