[back to README](../../README.md)
# Meeting Friday 19.02.2020

## Where: Online

## Participants:
 - Tjark
 - Steffan
 - Victor
 - Martin Schoeberl

## Agenda:
 - Presentation of the project
 - Discussion of implementation possibilities
   - Implementation on FPGA, digital design with VHDL/Verilog
   - Interface with RF module and CAN bus  
---

