Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun May 15 02:05:37 2022
| Host         : DESKTOP-UM44HEE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file miriscv_test_soc_timing_summary_routed.rpt -pb miriscv_test_soc_timing_summary_routed.pb -rpx miriscv_test_soc_timing_summary_routed.rpx -warn_on_violation
| Design       : miriscv_test_soc
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -15.280   -53728.340                   6656                 6663        0.105        0.000                      0                 6663       -1.944      -82.691                      49                  3131  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_i  {0.000 0.500}        1.000           1000.000        


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i             -15.280   -53728.340                   6656                 6663        0.105        0.000                      0                 6663       -1.944      -82.691                      49                  3131  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :         6656  Failing Endpoints,  Worst Slack      -15.280ns,  Total Violation   -53728.341ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :           49  Failing Endpoints,  Worst Slack       -1.944ns,  Total Violation      -82.691ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -15.280ns  (required time - arrival time)
  Source:                 core/fetch/f_instr_o_reg[16]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            core/decode/gpr/rf_reg_tmp_reg[3][16]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_i rise@1.000ns - clk_i rise@0.000ns)
  Data Path Delay:        16.110ns  (logic 9.030ns (56.053%)  route 7.080ns (43.947%))
  Logic Levels:           19  (CARRY4=9 DSP48E1=2 LUT2=1 LUT4=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.499ns = ( 5.499 - 1.000 ) 
    Source Clock Delay      (SCD):    4.873ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3130, routed)        1.813     4.873    core/fetch/clk_i_IBUF_BUFG
    SLICE_X21Y11         FDCE                                         r  core/fetch/f_instr_o_reg[16]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y11         FDCE (Prop_fdce_C_Q)         0.456     5.329 r  core/fetch/f_instr_o_reg[16]_rep/Q
                         net (fo=85, routed)          1.341     6.669    core/decode/gpr/mult_result_full__1_i_78_0
    SLICE_X14Y10         LUT6 (Prop_lut6_I2_O)        0.124     6.793 r  core/decode/gpr/mult_result_full__1_i_148/O
                         net (fo=1, routed)           0.000     6.793    core/decode/gpr/mult_result_full__1_i_148_n_0
    SLICE_X14Y10         MUXF7 (Prop_muxf7_I0_O)      0.241     7.034 r  core/decode/gpr/mult_result_full__1_i_66/O
                         net (fo=1, routed)           0.000     7.034    core/decode/gpr/mult_result_full__1_i_66_n_0
    SLICE_X14Y10         MUXF8 (Prop_muxf8_I0_O)      0.098     7.132 r  core/decode/gpr/mult_result_full__1_i_25/O
                         net (fo=1, routed)           0.795     7.928    core/fetch/mult_result_full__2_24
    SLICE_X18Y12         LUT6 (Prop_lut6_I3_O)        0.319     8.247 r  core/fetch/mult_result_full__1_i_4/O
                         net (fo=20, routed)          0.948     9.194    core/decode/mdu/op1[13]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036    13.230 r  core/decode/mdu/mult_result_full__1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.232    core/decode/mdu/mult_result_full__1_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.750 r  core/decode/mdu/mult_result_full__2/P[0]
                         net (fo=2, routed)           0.928    15.679    core/decode/mdu/mult_result_full__2_n_105
    SLICE_X8Y7           LUT2 (Prop_lut2_I0_O)        0.124    15.803 r  core/decode/mdu/rf_reg_tmp[31][19]_i_23/O
                         net (fo=1, routed)           0.000    15.803    core/decode/mdu/rf_reg_tmp[31][19]_i_23_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.336 r  core/decode/mdu/rf_reg_tmp_reg[31][19]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.336    core/decode/mdu/rf_reg_tmp_reg[31][19]_i_12_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.453 r  core/decode/mdu/rf_reg_tmp_reg[31][23]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.453    core/decode/mdu/rf_reg_tmp_reg[31][23]_i_12_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.570 r  core/decode/mdu/rf_reg_tmp_reg[31][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.570    core/decode/mdu/rf_reg_tmp_reg[31][27]_i_11_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.687 r  core/decode/mdu/rf_reg_tmp_reg[31][31]_i_29/CO[3]
                         net (fo=1, routed)           0.000    16.687    core/decode/mdu/rf_reg_tmp_reg[31][31]_i_29_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.804 r  core/decode/mdu/rf_reg_tmp_reg[31][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    16.804    core/decode/mdu/rf_reg_tmp_reg[31][3]_i_14_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.921 r  core/decode/mdu/rf_reg_tmp_reg[31][7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.921    core/decode/mdu/rf_reg_tmp_reg[31][7]_i_15_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.038 r  core/decode/mdu/rf_reg_tmp_reg[31][11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.038    core/decode/mdu/rf_reg_tmp_reg[31][11]_i_13_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.155 r  core/decode/mdu/rf_reg_tmp_reg[31][15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.155    core/decode/mdu/rf_reg_tmp_reg[31][15]_i_12_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.374 r  core/decode/mdu/rf_reg_tmp_reg[31][19]_i_13/O[0]
                         net (fo=1, routed)           0.469    17.842    core/fetch/data1[16]
    SLICE_X10Y12         LUT6 (Prop_lut6_I2_O)        0.295    18.137 r  core/fetch/rf_reg_tmp[31][16]_i_6/O
                         net (fo=1, routed)           0.506    18.644    core/fetch/rf_reg_tmp[31][16]_i_6_n_0
    SLICE_X20Y12         LUT4 (Prop_lut4_I3_O)        0.124    18.768 r  core/fetch/rf_reg_tmp[31][16]_i_3/O
                         net (fo=1, routed)           0.982    19.749    core/decode/mdu_result[16]
    SLICE_X14Y12         LUT6 (Prop_lut6_I2_O)        0.124    19.873 r  core/decode/rf_reg_tmp[31][16]_i_1/O
                         net (fo=31, routed)          1.109    20.982    core/decode/gpr/D[16]
    SLICE_X16Y11         FDCE                                         r  core/decode/gpr/rf_reg_tmp_reg[3][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      1.000     1.000 r  
    N15                                               0.000     1.000 r  clk_i (IN)
                         net (fo=0)                   0.000     1.000    clk_i
    N15                  IBUF (Prop_ibuf_I_O)         0.814     1.814 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.911     3.725    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.816 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3130, routed)        1.683     5.499    core/decode/gpr/clk_i_IBUF_BUFG
    SLICE_X16Y11         FDCE                                         r  core/decode/gpr/rf_reg_tmp_reg[3][16]/C
                         clock pessimism              0.331     5.831    
                         clock uncertainty           -0.035     5.795    
    SLICE_X16Y11         FDCE (Setup_fdce_C_D)       -0.093     5.702    core/decode/gpr/rf_reg_tmp_reg[3][16]
  -------------------------------------------------------------------
                         required time                          5.702    
                         arrival time                         -20.982    
  -------------------------------------------------------------------
                         slack                                -15.280    

Slack (VIOLATED) :        -15.240ns  (required time - arrival time)
  Source:                 core/fetch/f_instr_o_reg[16]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            core/decode/gpr/rf_reg_tmp_reg[18][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_i rise@1.000ns - clk_i rise@0.000ns)
  Data Path Delay:        16.137ns  (logic 8.794ns (54.496%)  route 7.343ns (45.504%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=2 LUT2=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.499ns = ( 5.499 - 1.000 ) 
    Source Clock Delay      (SCD):    4.873ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3130, routed)        1.813     4.873    core/fetch/clk_i_IBUF_BUFG
    SLICE_X21Y11         FDCE                                         r  core/fetch/f_instr_o_reg[16]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y11         FDCE (Prop_fdce_C_Q)         0.456     5.329 r  core/fetch/f_instr_o_reg[16]_rep/Q
                         net (fo=85, routed)          1.341     6.669    core/decode/gpr/mult_result_full__1_i_78_0
    SLICE_X14Y10         LUT6 (Prop_lut6_I2_O)        0.124     6.793 r  core/decode/gpr/mult_result_full__1_i_148/O
                         net (fo=1, routed)           0.000     6.793    core/decode/gpr/mult_result_full__1_i_148_n_0
    SLICE_X14Y10         MUXF7 (Prop_muxf7_I0_O)      0.241     7.034 r  core/decode/gpr/mult_result_full__1_i_66/O
                         net (fo=1, routed)           0.000     7.034    core/decode/gpr/mult_result_full__1_i_66_n_0
    SLICE_X14Y10         MUXF8 (Prop_muxf8_I0_O)      0.098     7.132 r  core/decode/gpr/mult_result_full__1_i_25/O
                         net (fo=1, routed)           0.795     7.928    core/fetch/mult_result_full__2_24
    SLICE_X18Y12         LUT6 (Prop_lut6_I3_O)        0.319     8.247 r  core/fetch/mult_result_full__1_i_4/O
                         net (fo=20, routed)          0.948     9.194    core/decode/mdu/op1[13]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036    13.230 r  core/decode/mdu/mult_result_full__1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.232    core/decode/mdu/mult_result_full__1_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.750 r  core/decode/mdu/mult_result_full__2/P[0]
                         net (fo=2, routed)           0.928    15.679    core/decode/mdu/mult_result_full__2_n_105
    SLICE_X8Y7           LUT2 (Prop_lut2_I0_O)        0.124    15.803 r  core/decode/mdu/rf_reg_tmp[31][19]_i_23/O
                         net (fo=1, routed)           0.000    15.803    core/decode/mdu/rf_reg_tmp[31][19]_i_23_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.336 r  core/decode/mdu/rf_reg_tmp_reg[31][19]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.336    core/decode/mdu/rf_reg_tmp_reg[31][19]_i_12_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.453 r  core/decode/mdu/rf_reg_tmp_reg[31][23]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.453    core/decode/mdu/rf_reg_tmp_reg[31][23]_i_12_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.570 r  core/decode/mdu/rf_reg_tmp_reg[31][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.570    core/decode/mdu/rf_reg_tmp_reg[31][27]_i_11_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.687 r  core/decode/mdu/rf_reg_tmp_reg[31][31]_i_29/CO[3]
                         net (fo=1, routed)           0.000    16.687    core/decode/mdu/rf_reg_tmp_reg[31][31]_i_29_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.804 r  core/decode/mdu/rf_reg_tmp_reg[31][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    16.804    core/decode/mdu/rf_reg_tmp_reg[31][3]_i_14_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.127 r  core/decode/mdu/rf_reg_tmp_reg[31][7]_i_15/O[1]
                         net (fo=1, routed)           0.768    17.894    core/fetch/data1[5]
    SLICE_X17Y9          LUT6 (Prop_lut6_I2_O)        0.306    18.200 r  core/fetch/rf_reg_tmp[31][5]_i_7/O
                         net (fo=1, routed)           0.813    19.013    core/fetch/rf_reg_tmp[31][5]_i_7_n_0
    SLICE_X24Y9          LUT4 (Prop_lut4_I3_O)        0.124    19.137 r  core/fetch/rf_reg_tmp[31][5]_i_3/O
                         net (fo=1, routed)           0.340    19.477    core/decode/mdu_result[5]
    SLICE_X25Y9          LUT5 (Prop_lut5_I1_O)        0.124    19.601 r  core/decode/rf_reg_tmp[31][5]_i_1/O
                         net (fo=31, routed)          1.408    21.010    core/decode/gpr/D[5]
    SLICE_X23Y11         FDCE                                         r  core/decode/gpr/rf_reg_tmp_reg[18][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      1.000     1.000 r  
    N15                                               0.000     1.000 r  clk_i (IN)
                         net (fo=0)                   0.000     1.000    clk_i
    N15                  IBUF (Prop_ibuf_I_O)         0.814     1.814 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.911     3.725    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.816 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3130, routed)        1.683     5.499    core/decode/gpr/clk_i_IBUF_BUFG
    SLICE_X23Y11         FDCE                                         r  core/decode/gpr/rf_reg_tmp_reg[18][5]/C
                         clock pessimism              0.348     5.848    
                         clock uncertainty           -0.035     5.812    
    SLICE_X23Y11         FDCE (Setup_fdce_C_D)       -0.043     5.769    core/decode/gpr/rf_reg_tmp_reg[18][5]
  -------------------------------------------------------------------
                         required time                          5.769    
                         arrival time                         -21.010    
  -------------------------------------------------------------------
                         slack                                -15.240    

Slack (VIOLATED) :        -15.130ns  (required time - arrival time)
  Source:                 core/fetch/f_instr_o_reg[16]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            core/decode/gpr/rf_reg_tmp_reg[8][17]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_i rise@1.000ns - clk_i rise@0.000ns)
  Data Path Delay:        15.972ns  (logic 9.145ns (57.255%)  route 6.827ns (42.745%))
  Logic Levels:           19  (CARRY4=9 DSP48E1=2 LUT2=1 LUT4=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.495ns = ( 5.495 - 1.000 ) 
    Source Clock Delay      (SCD):    4.873ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3130, routed)        1.813     4.873    core/fetch/clk_i_IBUF_BUFG
    SLICE_X21Y11         FDCE                                         r  core/fetch/f_instr_o_reg[16]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y11         FDCE (Prop_fdce_C_Q)         0.456     5.329 r  core/fetch/f_instr_o_reg[16]_rep/Q
                         net (fo=85, routed)          1.341     6.669    core/decode/gpr/mult_result_full__1_i_78_0
    SLICE_X14Y10         LUT6 (Prop_lut6_I2_O)        0.124     6.793 r  core/decode/gpr/mult_result_full__1_i_148/O
                         net (fo=1, routed)           0.000     6.793    core/decode/gpr/mult_result_full__1_i_148_n_0
    SLICE_X14Y10         MUXF7 (Prop_muxf7_I0_O)      0.241     7.034 r  core/decode/gpr/mult_result_full__1_i_66/O
                         net (fo=1, routed)           0.000     7.034    core/decode/gpr/mult_result_full__1_i_66_n_0
    SLICE_X14Y10         MUXF8 (Prop_muxf8_I0_O)      0.098     7.132 r  core/decode/gpr/mult_result_full__1_i_25/O
                         net (fo=1, routed)           0.795     7.928    core/fetch/mult_result_full__2_24
    SLICE_X18Y12         LUT6 (Prop_lut6_I3_O)        0.319     8.247 r  core/fetch/mult_result_full__1_i_4/O
                         net (fo=20, routed)          0.948     9.194    core/decode/mdu/op1[13]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036    13.230 r  core/decode/mdu/mult_result_full__1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.232    core/decode/mdu/mult_result_full__1_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.750 r  core/decode/mdu/mult_result_full__2/P[0]
                         net (fo=2, routed)           0.928    15.679    core/decode/mdu/mult_result_full__2_n_105
    SLICE_X8Y7           LUT2 (Prop_lut2_I0_O)        0.124    15.803 r  core/decode/mdu/rf_reg_tmp[31][19]_i_23/O
                         net (fo=1, routed)           0.000    15.803    core/decode/mdu/rf_reg_tmp[31][19]_i_23_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.336 r  core/decode/mdu/rf_reg_tmp_reg[31][19]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.336    core/decode/mdu/rf_reg_tmp_reg[31][19]_i_12_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.453 r  core/decode/mdu/rf_reg_tmp_reg[31][23]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.453    core/decode/mdu/rf_reg_tmp_reg[31][23]_i_12_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.570 r  core/decode/mdu/rf_reg_tmp_reg[31][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.570    core/decode/mdu/rf_reg_tmp_reg[31][27]_i_11_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.687 r  core/decode/mdu/rf_reg_tmp_reg[31][31]_i_29/CO[3]
                         net (fo=1, routed)           0.000    16.687    core/decode/mdu/rf_reg_tmp_reg[31][31]_i_29_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.804 r  core/decode/mdu/rf_reg_tmp_reg[31][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    16.804    core/decode/mdu/rf_reg_tmp_reg[31][3]_i_14_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.921 r  core/decode/mdu/rf_reg_tmp_reg[31][7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.921    core/decode/mdu/rf_reg_tmp_reg[31][7]_i_15_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.038 r  core/decode/mdu/rf_reg_tmp_reg[31][11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.038    core/decode/mdu/rf_reg_tmp_reg[31][11]_i_13_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.155 r  core/decode/mdu/rf_reg_tmp_reg[31][15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.155    core/decode/mdu/rf_reg_tmp_reg[31][15]_i_12_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.478 r  core/decode/mdu/rf_reg_tmp_reg[31][19]_i_13/O[1]
                         net (fo=1, routed)           0.303    17.781    core/fetch/data1[17]
    SLICE_X11Y15         LUT6 (Prop_lut6_I2_O)        0.306    18.087 r  core/fetch/rf_reg_tmp[31][17]_i_6/O
                         net (fo=1, routed)           0.775    18.862    core/fetch/rf_reg_tmp[31][17]_i_6_n_0
    SLICE_X23Y13         LUT4 (Prop_lut4_I3_O)        0.124    18.986 r  core/fetch/rf_reg_tmp[31][17]_i_3/O
                         net (fo=1, routed)           0.495    19.481    core/decode/mdu_result[17]
    SLICE_X22Y13         LUT6 (Prop_lut6_I2_O)        0.124    19.605 r  core/decode/rf_reg_tmp[31][17]_i_1/O
                         net (fo=31, routed)          1.240    20.845    core/decode/gpr/D[17]
    SLICE_X21Y16         FDCE                                         r  core/decode/gpr/rf_reg_tmp_reg[8][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      1.000     1.000 r  
    N15                                               0.000     1.000 r  clk_i (IN)
                         net (fo=0)                   0.000     1.000    clk_i
    N15                  IBUF (Prop_ibuf_I_O)         0.814     1.814 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.911     3.725    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.816 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3130, routed)        1.679     5.495    core/decode/gpr/clk_i_IBUF_BUFG
    SLICE_X21Y16         FDCE                                         r  core/decode/gpr/rf_reg_tmp_reg[8][17]/C
                         clock pessimism              0.348     5.844    
                         clock uncertainty           -0.035     5.808    
    SLICE_X21Y16         FDCE (Setup_fdce_C_D)       -0.093     5.715    core/decode/gpr/rf_reg_tmp_reg[8][17]
  -------------------------------------------------------------------
                         required time                          5.715    
                         arrival time                         -20.845    
  -------------------------------------------------------------------
                         slack                                -15.130    

Slack (VIOLATED) :        -15.129ns  (required time - arrival time)
  Source:                 core/fetch/f_instr_o_reg[16]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            core/decode/gpr/rf_reg_tmp_reg[22][16]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_i rise@1.000ns - clk_i rise@0.000ns)
  Data Path Delay:        15.970ns  (logic 9.030ns (56.544%)  route 6.940ns (43.456%))
  Logic Levels:           19  (CARRY4=9 DSP48E1=2 LUT2=1 LUT4=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.498ns = ( 5.498 - 1.000 ) 
    Source Clock Delay      (SCD):    4.873ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3130, routed)        1.813     4.873    core/fetch/clk_i_IBUF_BUFG
    SLICE_X21Y11         FDCE                                         r  core/fetch/f_instr_o_reg[16]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y11         FDCE (Prop_fdce_C_Q)         0.456     5.329 r  core/fetch/f_instr_o_reg[16]_rep/Q
                         net (fo=85, routed)          1.341     6.669    core/decode/gpr/mult_result_full__1_i_78_0
    SLICE_X14Y10         LUT6 (Prop_lut6_I2_O)        0.124     6.793 r  core/decode/gpr/mult_result_full__1_i_148/O
                         net (fo=1, routed)           0.000     6.793    core/decode/gpr/mult_result_full__1_i_148_n_0
    SLICE_X14Y10         MUXF7 (Prop_muxf7_I0_O)      0.241     7.034 r  core/decode/gpr/mult_result_full__1_i_66/O
                         net (fo=1, routed)           0.000     7.034    core/decode/gpr/mult_result_full__1_i_66_n_0
    SLICE_X14Y10         MUXF8 (Prop_muxf8_I0_O)      0.098     7.132 r  core/decode/gpr/mult_result_full__1_i_25/O
                         net (fo=1, routed)           0.795     7.928    core/fetch/mult_result_full__2_24
    SLICE_X18Y12         LUT6 (Prop_lut6_I3_O)        0.319     8.247 r  core/fetch/mult_result_full__1_i_4/O
                         net (fo=20, routed)          0.948     9.194    core/decode/mdu/op1[13]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036    13.230 r  core/decode/mdu/mult_result_full__1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.232    core/decode/mdu/mult_result_full__1_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.750 r  core/decode/mdu/mult_result_full__2/P[0]
                         net (fo=2, routed)           0.928    15.679    core/decode/mdu/mult_result_full__2_n_105
    SLICE_X8Y7           LUT2 (Prop_lut2_I0_O)        0.124    15.803 r  core/decode/mdu/rf_reg_tmp[31][19]_i_23/O
                         net (fo=1, routed)           0.000    15.803    core/decode/mdu/rf_reg_tmp[31][19]_i_23_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.336 r  core/decode/mdu/rf_reg_tmp_reg[31][19]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.336    core/decode/mdu/rf_reg_tmp_reg[31][19]_i_12_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.453 r  core/decode/mdu/rf_reg_tmp_reg[31][23]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.453    core/decode/mdu/rf_reg_tmp_reg[31][23]_i_12_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.570 r  core/decode/mdu/rf_reg_tmp_reg[31][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.570    core/decode/mdu/rf_reg_tmp_reg[31][27]_i_11_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.687 r  core/decode/mdu/rf_reg_tmp_reg[31][31]_i_29/CO[3]
                         net (fo=1, routed)           0.000    16.687    core/decode/mdu/rf_reg_tmp_reg[31][31]_i_29_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.804 r  core/decode/mdu/rf_reg_tmp_reg[31][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    16.804    core/decode/mdu/rf_reg_tmp_reg[31][3]_i_14_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.921 r  core/decode/mdu/rf_reg_tmp_reg[31][7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.921    core/decode/mdu/rf_reg_tmp_reg[31][7]_i_15_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.038 r  core/decode/mdu/rf_reg_tmp_reg[31][11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.038    core/decode/mdu/rf_reg_tmp_reg[31][11]_i_13_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.155 r  core/decode/mdu/rf_reg_tmp_reg[31][15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.155    core/decode/mdu/rf_reg_tmp_reg[31][15]_i_12_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.374 r  core/decode/mdu/rf_reg_tmp_reg[31][19]_i_13/O[0]
                         net (fo=1, routed)           0.469    17.842    core/fetch/data1[16]
    SLICE_X10Y12         LUT6 (Prop_lut6_I2_O)        0.295    18.137 r  core/fetch/rf_reg_tmp[31][16]_i_6/O
                         net (fo=1, routed)           0.506    18.644    core/fetch/rf_reg_tmp[31][16]_i_6_n_0
    SLICE_X20Y12         LUT4 (Prop_lut4_I3_O)        0.124    18.768 r  core/fetch/rf_reg_tmp[31][16]_i_3/O
                         net (fo=1, routed)           0.982    19.749    core/decode/mdu_result[16]
    SLICE_X14Y12         LUT6 (Prop_lut6_I2_O)        0.124    19.873 r  core/decode/rf_reg_tmp[31][16]_i_1/O
                         net (fo=31, routed)          0.969    20.842    core/decode/gpr/D[16]
    SLICE_X19Y12         FDCE                                         r  core/decode/gpr/rf_reg_tmp_reg[22][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      1.000     1.000 r  
    N15                                               0.000     1.000 r  clk_i (IN)
                         net (fo=0)                   0.000     1.000    clk_i
    N15                  IBUF (Prop_ibuf_I_O)         0.814     1.814 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.911     3.725    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.816 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3130, routed)        1.682     5.498    core/decode/gpr/clk_i_IBUF_BUFG
    SLICE_X19Y12         FDCE                                         r  core/decode/gpr/rf_reg_tmp_reg[22][16]/C
                         clock pessimism              0.331     5.830    
                         clock uncertainty           -0.035     5.794    
    SLICE_X19Y12         FDCE (Setup_fdce_C_D)       -0.081     5.713    core/decode/gpr/rf_reg_tmp_reg[22][16]
  -------------------------------------------------------------------
                         required time                          5.713    
                         arrival time                         -20.842    
  -------------------------------------------------------------------
                         slack                                -15.129    

Slack (VIOLATED) :        -15.091ns  (required time - arrival time)
  Source:                 core/fetch/f_instr_o_reg[16]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            core/decode/gpr/rf_reg_tmp_reg[8][16]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_i rise@1.000ns - clk_i rise@0.000ns)
  Data Path Delay:        15.947ns  (logic 9.030ns (56.626%)  route 6.917ns (43.374%))
  Logic Levels:           19  (CARRY4=9 DSP48E1=2 LUT2=1 LUT4=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.499ns = ( 5.499 - 1.000 ) 
    Source Clock Delay      (SCD):    4.873ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3130, routed)        1.813     4.873    core/fetch/clk_i_IBUF_BUFG
    SLICE_X21Y11         FDCE                                         r  core/fetch/f_instr_o_reg[16]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y11         FDCE (Prop_fdce_C_Q)         0.456     5.329 r  core/fetch/f_instr_o_reg[16]_rep/Q
                         net (fo=85, routed)          1.341     6.669    core/decode/gpr/mult_result_full__1_i_78_0
    SLICE_X14Y10         LUT6 (Prop_lut6_I2_O)        0.124     6.793 r  core/decode/gpr/mult_result_full__1_i_148/O
                         net (fo=1, routed)           0.000     6.793    core/decode/gpr/mult_result_full__1_i_148_n_0
    SLICE_X14Y10         MUXF7 (Prop_muxf7_I0_O)      0.241     7.034 r  core/decode/gpr/mult_result_full__1_i_66/O
                         net (fo=1, routed)           0.000     7.034    core/decode/gpr/mult_result_full__1_i_66_n_0
    SLICE_X14Y10         MUXF8 (Prop_muxf8_I0_O)      0.098     7.132 r  core/decode/gpr/mult_result_full__1_i_25/O
                         net (fo=1, routed)           0.795     7.928    core/fetch/mult_result_full__2_24
    SLICE_X18Y12         LUT6 (Prop_lut6_I3_O)        0.319     8.247 r  core/fetch/mult_result_full__1_i_4/O
                         net (fo=20, routed)          0.948     9.194    core/decode/mdu/op1[13]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036    13.230 r  core/decode/mdu/mult_result_full__1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.232    core/decode/mdu/mult_result_full__1_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.750 r  core/decode/mdu/mult_result_full__2/P[0]
                         net (fo=2, routed)           0.928    15.679    core/decode/mdu/mult_result_full__2_n_105
    SLICE_X8Y7           LUT2 (Prop_lut2_I0_O)        0.124    15.803 r  core/decode/mdu/rf_reg_tmp[31][19]_i_23/O
                         net (fo=1, routed)           0.000    15.803    core/decode/mdu/rf_reg_tmp[31][19]_i_23_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.336 r  core/decode/mdu/rf_reg_tmp_reg[31][19]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.336    core/decode/mdu/rf_reg_tmp_reg[31][19]_i_12_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.453 r  core/decode/mdu/rf_reg_tmp_reg[31][23]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.453    core/decode/mdu/rf_reg_tmp_reg[31][23]_i_12_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.570 r  core/decode/mdu/rf_reg_tmp_reg[31][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.570    core/decode/mdu/rf_reg_tmp_reg[31][27]_i_11_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.687 r  core/decode/mdu/rf_reg_tmp_reg[31][31]_i_29/CO[3]
                         net (fo=1, routed)           0.000    16.687    core/decode/mdu/rf_reg_tmp_reg[31][31]_i_29_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.804 r  core/decode/mdu/rf_reg_tmp_reg[31][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    16.804    core/decode/mdu/rf_reg_tmp_reg[31][3]_i_14_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.921 r  core/decode/mdu/rf_reg_tmp_reg[31][7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.921    core/decode/mdu/rf_reg_tmp_reg[31][7]_i_15_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.038 r  core/decode/mdu/rf_reg_tmp_reg[31][11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.038    core/decode/mdu/rf_reg_tmp_reg[31][11]_i_13_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.155 r  core/decode/mdu/rf_reg_tmp_reg[31][15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.155    core/decode/mdu/rf_reg_tmp_reg[31][15]_i_12_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.374 r  core/decode/mdu/rf_reg_tmp_reg[31][19]_i_13/O[0]
                         net (fo=1, routed)           0.469    17.842    core/fetch/data1[16]
    SLICE_X10Y12         LUT6 (Prop_lut6_I2_O)        0.295    18.137 r  core/fetch/rf_reg_tmp[31][16]_i_6/O
                         net (fo=1, routed)           0.506    18.644    core/fetch/rf_reg_tmp[31][16]_i_6_n_0
    SLICE_X20Y12         LUT4 (Prop_lut4_I3_O)        0.124    18.768 r  core/fetch/rf_reg_tmp[31][16]_i_3/O
                         net (fo=1, routed)           0.982    19.749    core/decode/mdu_result[16]
    SLICE_X14Y12         LUT6 (Prop_lut6_I2_O)        0.124    19.873 r  core/decode/rf_reg_tmp[31][16]_i_1/O
                         net (fo=31, routed)          0.946    20.819    core/decode/gpr/D[16]
    SLICE_X13Y15         FDCE                                         r  core/decode/gpr/rf_reg_tmp_reg[8][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      1.000     1.000 r  
    N15                                               0.000     1.000 r  clk_i (IN)
                         net (fo=0)                   0.000     1.000    clk_i
    N15                  IBUF (Prop_ibuf_I_O)         0.814     1.814 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.911     3.725    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.816 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3130, routed)        1.683     5.499    core/decode/gpr/clk_i_IBUF_BUFG
    SLICE_X13Y15         FDCE                                         r  core/decode/gpr/rf_reg_tmp_reg[8][16]/C
                         clock pessimism              0.331     5.831    
                         clock uncertainty           -0.035     5.795    
    SLICE_X13Y15         FDCE (Setup_fdce_C_D)       -0.067     5.728    core/decode/gpr/rf_reg_tmp_reg[8][16]
  -------------------------------------------------------------------
                         required time                          5.728    
                         arrival time                         -20.819    
  -------------------------------------------------------------------
                         slack                                -15.091    

Slack (VIOLATED) :        -15.081ns  (required time - arrival time)
  Source:                 core/fetch/f_instr_o_reg[16]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            core/decode/gpr/rf_reg_tmp_reg[5][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_i rise@1.000ns - clk_i rise@0.000ns)
  Data Path Delay:        15.954ns  (logic 8.794ns (55.122%)  route 7.160ns (44.878%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=2 LUT2=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.499ns = ( 5.499 - 1.000 ) 
    Source Clock Delay      (SCD):    4.873ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3130, routed)        1.813     4.873    core/fetch/clk_i_IBUF_BUFG
    SLICE_X21Y11         FDCE                                         r  core/fetch/f_instr_o_reg[16]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y11         FDCE (Prop_fdce_C_Q)         0.456     5.329 r  core/fetch/f_instr_o_reg[16]_rep/Q
                         net (fo=85, routed)          1.341     6.669    core/decode/gpr/mult_result_full__1_i_78_0
    SLICE_X14Y10         LUT6 (Prop_lut6_I2_O)        0.124     6.793 r  core/decode/gpr/mult_result_full__1_i_148/O
                         net (fo=1, routed)           0.000     6.793    core/decode/gpr/mult_result_full__1_i_148_n_0
    SLICE_X14Y10         MUXF7 (Prop_muxf7_I0_O)      0.241     7.034 r  core/decode/gpr/mult_result_full__1_i_66/O
                         net (fo=1, routed)           0.000     7.034    core/decode/gpr/mult_result_full__1_i_66_n_0
    SLICE_X14Y10         MUXF8 (Prop_muxf8_I0_O)      0.098     7.132 r  core/decode/gpr/mult_result_full__1_i_25/O
                         net (fo=1, routed)           0.795     7.928    core/fetch/mult_result_full__2_24
    SLICE_X18Y12         LUT6 (Prop_lut6_I3_O)        0.319     8.247 r  core/fetch/mult_result_full__1_i_4/O
                         net (fo=20, routed)          0.948     9.194    core/decode/mdu/op1[13]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036    13.230 r  core/decode/mdu/mult_result_full__1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.232    core/decode/mdu/mult_result_full__1_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.750 r  core/decode/mdu/mult_result_full__2/P[0]
                         net (fo=2, routed)           0.928    15.679    core/decode/mdu/mult_result_full__2_n_105
    SLICE_X8Y7           LUT2 (Prop_lut2_I0_O)        0.124    15.803 r  core/decode/mdu/rf_reg_tmp[31][19]_i_23/O
                         net (fo=1, routed)           0.000    15.803    core/decode/mdu/rf_reg_tmp[31][19]_i_23_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.336 r  core/decode/mdu/rf_reg_tmp_reg[31][19]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.336    core/decode/mdu/rf_reg_tmp_reg[31][19]_i_12_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.453 r  core/decode/mdu/rf_reg_tmp_reg[31][23]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.453    core/decode/mdu/rf_reg_tmp_reg[31][23]_i_12_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.570 r  core/decode/mdu/rf_reg_tmp_reg[31][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.570    core/decode/mdu/rf_reg_tmp_reg[31][27]_i_11_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.687 r  core/decode/mdu/rf_reg_tmp_reg[31][31]_i_29/CO[3]
                         net (fo=1, routed)           0.000    16.687    core/decode/mdu/rf_reg_tmp_reg[31][31]_i_29_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.804 r  core/decode/mdu/rf_reg_tmp_reg[31][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    16.804    core/decode/mdu/rf_reg_tmp_reg[31][3]_i_14_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.127 r  core/decode/mdu/rf_reg_tmp_reg[31][7]_i_15/O[1]
                         net (fo=1, routed)           0.768    17.894    core/fetch/data1[5]
    SLICE_X17Y9          LUT6 (Prop_lut6_I2_O)        0.306    18.200 r  core/fetch/rf_reg_tmp[31][5]_i_7/O
                         net (fo=1, routed)           0.813    19.013    core/fetch/rf_reg_tmp[31][5]_i_7_n_0
    SLICE_X24Y9          LUT4 (Prop_lut4_I3_O)        0.124    19.137 r  core/fetch/rf_reg_tmp[31][5]_i_3/O
                         net (fo=1, routed)           0.340    19.477    core/decode/mdu_result[5]
    SLICE_X25Y9          LUT5 (Prop_lut5_I1_O)        0.124    19.601 r  core/decode/rf_reg_tmp[31][5]_i_1/O
                         net (fo=31, routed)          1.225    20.826    core/decode/gpr/D[5]
    SLICE_X22Y11         FDCE                                         r  core/decode/gpr/rf_reg_tmp_reg[5][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      1.000     1.000 r  
    N15                                               0.000     1.000 r  clk_i (IN)
                         net (fo=0)                   0.000     1.000    clk_i
    N15                  IBUF (Prop_ibuf_I_O)         0.814     1.814 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.911     3.725    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.816 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3130, routed)        1.683     5.499    core/decode/gpr/clk_i_IBUF_BUFG
    SLICE_X22Y11         FDCE                                         r  core/decode/gpr/rf_reg_tmp_reg[5][5]/C
                         clock pessimism              0.348     5.848    
                         clock uncertainty           -0.035     5.812    
    SLICE_X22Y11         FDCE (Setup_fdce_C_D)       -0.067     5.745    core/decode/gpr/rf_reg_tmp_reg[5][5]
  -------------------------------------------------------------------
                         required time                          5.745    
                         arrival time                         -20.826    
  -------------------------------------------------------------------
                         slack                                -15.081    

Slack (VIOLATED) :        -15.077ns  (required time - arrival time)
  Source:                 core/fetch/f_instr_o_reg[16]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            core/decode/gpr/rf_reg_tmp_reg[4][16]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_i rise@1.000ns - clk_i rise@0.000ns)
  Data Path Delay:        15.944ns  (logic 9.030ns (56.637%)  route 6.914ns (43.363%))
  Logic Levels:           19  (CARRY4=9 DSP48E1=2 LUT2=1 LUT4=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.501ns = ( 5.501 - 1.000 ) 
    Source Clock Delay      (SCD):    4.873ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3130, routed)        1.813     4.873    core/fetch/clk_i_IBUF_BUFG
    SLICE_X21Y11         FDCE                                         r  core/fetch/f_instr_o_reg[16]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y11         FDCE (Prop_fdce_C_Q)         0.456     5.329 r  core/fetch/f_instr_o_reg[16]_rep/Q
                         net (fo=85, routed)          1.341     6.669    core/decode/gpr/mult_result_full__1_i_78_0
    SLICE_X14Y10         LUT6 (Prop_lut6_I2_O)        0.124     6.793 r  core/decode/gpr/mult_result_full__1_i_148/O
                         net (fo=1, routed)           0.000     6.793    core/decode/gpr/mult_result_full__1_i_148_n_0
    SLICE_X14Y10         MUXF7 (Prop_muxf7_I0_O)      0.241     7.034 r  core/decode/gpr/mult_result_full__1_i_66/O
                         net (fo=1, routed)           0.000     7.034    core/decode/gpr/mult_result_full__1_i_66_n_0
    SLICE_X14Y10         MUXF8 (Prop_muxf8_I0_O)      0.098     7.132 r  core/decode/gpr/mult_result_full__1_i_25/O
                         net (fo=1, routed)           0.795     7.928    core/fetch/mult_result_full__2_24
    SLICE_X18Y12         LUT6 (Prop_lut6_I3_O)        0.319     8.247 r  core/fetch/mult_result_full__1_i_4/O
                         net (fo=20, routed)          0.948     9.194    core/decode/mdu/op1[13]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036    13.230 r  core/decode/mdu/mult_result_full__1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.232    core/decode/mdu/mult_result_full__1_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.750 r  core/decode/mdu/mult_result_full__2/P[0]
                         net (fo=2, routed)           0.928    15.679    core/decode/mdu/mult_result_full__2_n_105
    SLICE_X8Y7           LUT2 (Prop_lut2_I0_O)        0.124    15.803 r  core/decode/mdu/rf_reg_tmp[31][19]_i_23/O
                         net (fo=1, routed)           0.000    15.803    core/decode/mdu/rf_reg_tmp[31][19]_i_23_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.336 r  core/decode/mdu/rf_reg_tmp_reg[31][19]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.336    core/decode/mdu/rf_reg_tmp_reg[31][19]_i_12_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.453 r  core/decode/mdu/rf_reg_tmp_reg[31][23]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.453    core/decode/mdu/rf_reg_tmp_reg[31][23]_i_12_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.570 r  core/decode/mdu/rf_reg_tmp_reg[31][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.570    core/decode/mdu/rf_reg_tmp_reg[31][27]_i_11_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.687 r  core/decode/mdu/rf_reg_tmp_reg[31][31]_i_29/CO[3]
                         net (fo=1, routed)           0.000    16.687    core/decode/mdu/rf_reg_tmp_reg[31][31]_i_29_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.804 r  core/decode/mdu/rf_reg_tmp_reg[31][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    16.804    core/decode/mdu/rf_reg_tmp_reg[31][3]_i_14_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.921 r  core/decode/mdu/rf_reg_tmp_reg[31][7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.921    core/decode/mdu/rf_reg_tmp_reg[31][7]_i_15_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.038 r  core/decode/mdu/rf_reg_tmp_reg[31][11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.038    core/decode/mdu/rf_reg_tmp_reg[31][11]_i_13_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.155 r  core/decode/mdu/rf_reg_tmp_reg[31][15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.155    core/decode/mdu/rf_reg_tmp_reg[31][15]_i_12_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.374 r  core/decode/mdu/rf_reg_tmp_reg[31][19]_i_13/O[0]
                         net (fo=1, routed)           0.469    17.842    core/fetch/data1[16]
    SLICE_X10Y12         LUT6 (Prop_lut6_I2_O)        0.295    18.137 r  core/fetch/rf_reg_tmp[31][16]_i_6/O
                         net (fo=1, routed)           0.506    18.644    core/fetch/rf_reg_tmp[31][16]_i_6_n_0
    SLICE_X20Y12         LUT4 (Prop_lut4_I3_O)        0.124    18.768 r  core/fetch/rf_reg_tmp[31][16]_i_3/O
                         net (fo=1, routed)           0.982    19.749    core/decode/mdu_result[16]
    SLICE_X14Y12         LUT6 (Prop_lut6_I2_O)        0.124    19.873 r  core/decode/rf_reg_tmp[31][16]_i_1/O
                         net (fo=31, routed)          0.943    20.816    core/decode/gpr/D[16]
    SLICE_X15Y12         FDCE                                         r  core/decode/gpr/rf_reg_tmp_reg[4][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      1.000     1.000 r  
    N15                                               0.000     1.000 r  clk_i (IN)
                         net (fo=0)                   0.000     1.000    clk_i
    N15                  IBUF (Prop_ibuf_I_O)         0.814     1.814 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.911     3.725    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.816 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3130, routed)        1.685     5.501    core/decode/gpr/clk_i_IBUF_BUFG
    SLICE_X15Y12         FDCE                                         r  core/decode/gpr/rf_reg_tmp_reg[4][16]/C
                         clock pessimism              0.331     5.833    
                         clock uncertainty           -0.035     5.797    
    SLICE_X15Y12         FDCE (Setup_fdce_C_D)       -0.058     5.739    core/decode/gpr/rf_reg_tmp_reg[4][16]
  -------------------------------------------------------------------
                         required time                          5.739    
                         arrival time                         -20.816    
  -------------------------------------------------------------------
                         slack                                -15.077    

Slack (VIOLATED) :        -15.076ns  (required time - arrival time)
  Source:                 core/fetch/f_instr_o_reg[16]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            core/decode/gpr/rf_reg_tmp_reg[24][17]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_i rise@1.000ns - clk_i rise@0.000ns)
  Data Path Delay:        15.891ns  (logic 9.145ns (57.547%)  route 6.746ns (42.453%))
  Logic Levels:           19  (CARRY4=9 DSP48E1=2 LUT2=1 LUT4=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.495ns = ( 5.495 - 1.000 ) 
    Source Clock Delay      (SCD):    4.873ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3130, routed)        1.813     4.873    core/fetch/clk_i_IBUF_BUFG
    SLICE_X21Y11         FDCE                                         r  core/fetch/f_instr_o_reg[16]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y11         FDCE (Prop_fdce_C_Q)         0.456     5.329 r  core/fetch/f_instr_o_reg[16]_rep/Q
                         net (fo=85, routed)          1.341     6.669    core/decode/gpr/mult_result_full__1_i_78_0
    SLICE_X14Y10         LUT6 (Prop_lut6_I2_O)        0.124     6.793 r  core/decode/gpr/mult_result_full__1_i_148/O
                         net (fo=1, routed)           0.000     6.793    core/decode/gpr/mult_result_full__1_i_148_n_0
    SLICE_X14Y10         MUXF7 (Prop_muxf7_I0_O)      0.241     7.034 r  core/decode/gpr/mult_result_full__1_i_66/O
                         net (fo=1, routed)           0.000     7.034    core/decode/gpr/mult_result_full__1_i_66_n_0
    SLICE_X14Y10         MUXF8 (Prop_muxf8_I0_O)      0.098     7.132 r  core/decode/gpr/mult_result_full__1_i_25/O
                         net (fo=1, routed)           0.795     7.928    core/fetch/mult_result_full__2_24
    SLICE_X18Y12         LUT6 (Prop_lut6_I3_O)        0.319     8.247 r  core/fetch/mult_result_full__1_i_4/O
                         net (fo=20, routed)          0.948     9.194    core/decode/mdu/op1[13]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036    13.230 r  core/decode/mdu/mult_result_full__1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.232    core/decode/mdu/mult_result_full__1_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.750 r  core/decode/mdu/mult_result_full__2/P[0]
                         net (fo=2, routed)           0.928    15.679    core/decode/mdu/mult_result_full__2_n_105
    SLICE_X8Y7           LUT2 (Prop_lut2_I0_O)        0.124    15.803 r  core/decode/mdu/rf_reg_tmp[31][19]_i_23/O
                         net (fo=1, routed)           0.000    15.803    core/decode/mdu/rf_reg_tmp[31][19]_i_23_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.336 r  core/decode/mdu/rf_reg_tmp_reg[31][19]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.336    core/decode/mdu/rf_reg_tmp_reg[31][19]_i_12_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.453 r  core/decode/mdu/rf_reg_tmp_reg[31][23]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.453    core/decode/mdu/rf_reg_tmp_reg[31][23]_i_12_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.570 r  core/decode/mdu/rf_reg_tmp_reg[31][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.570    core/decode/mdu/rf_reg_tmp_reg[31][27]_i_11_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.687 r  core/decode/mdu/rf_reg_tmp_reg[31][31]_i_29/CO[3]
                         net (fo=1, routed)           0.000    16.687    core/decode/mdu/rf_reg_tmp_reg[31][31]_i_29_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.804 r  core/decode/mdu/rf_reg_tmp_reg[31][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    16.804    core/decode/mdu/rf_reg_tmp_reg[31][3]_i_14_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.921 r  core/decode/mdu/rf_reg_tmp_reg[31][7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.921    core/decode/mdu/rf_reg_tmp_reg[31][7]_i_15_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.038 r  core/decode/mdu/rf_reg_tmp_reg[31][11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.038    core/decode/mdu/rf_reg_tmp_reg[31][11]_i_13_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.155 r  core/decode/mdu/rf_reg_tmp_reg[31][15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.155    core/decode/mdu/rf_reg_tmp_reg[31][15]_i_12_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.478 r  core/decode/mdu/rf_reg_tmp_reg[31][19]_i_13/O[1]
                         net (fo=1, routed)           0.303    17.781    core/fetch/data1[17]
    SLICE_X11Y15         LUT6 (Prop_lut6_I2_O)        0.306    18.087 r  core/fetch/rf_reg_tmp[31][17]_i_6/O
                         net (fo=1, routed)           0.775    18.862    core/fetch/rf_reg_tmp[31][17]_i_6_n_0
    SLICE_X23Y13         LUT4 (Prop_lut4_I3_O)        0.124    18.986 r  core/fetch/rf_reg_tmp[31][17]_i_3/O
                         net (fo=1, routed)           0.495    19.481    core/decode/mdu_result[17]
    SLICE_X22Y13         LUT6 (Prop_lut6_I2_O)        0.124    19.605 r  core/decode/rf_reg_tmp[31][17]_i_1/O
                         net (fo=31, routed)          1.159    20.764    core/decode/gpr/D[17]
    SLICE_X29Y14         FDCE                                         r  core/decode/gpr/rf_reg_tmp_reg[24][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      1.000     1.000 r  
    N15                                               0.000     1.000 r  clk_i (IN)
                         net (fo=0)                   0.000     1.000    clk_i
    N15                  IBUF (Prop_ibuf_I_O)         0.814     1.814 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.911     3.725    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.816 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3130, routed)        1.679     5.495    core/decode/gpr/clk_i_IBUF_BUFG
    SLICE_X29Y14         FDCE                                         r  core/decode/gpr/rf_reg_tmp_reg[24][17]/C
                         clock pessimism              0.331     5.827    
                         clock uncertainty           -0.035     5.791    
    SLICE_X29Y14         FDCE (Setup_fdce_C_D)       -0.103     5.688    core/decode/gpr/rf_reg_tmp_reg[24][17]
  -------------------------------------------------------------------
                         required time                          5.688    
                         arrival time                         -20.764    
  -------------------------------------------------------------------
                         slack                                -15.076    

Slack (VIOLATED) :        -15.068ns  (required time - arrival time)
  Source:                 core/fetch/f_instr_o_reg[16]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            core/decode/gpr/rf_reg_tmp_reg[25][16]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_i rise@1.000ns - clk_i rise@0.000ns)
  Data Path Delay:        15.964ns  (logic 9.030ns (56.564%)  route 6.934ns (43.436%))
  Logic Levels:           19  (CARRY4=9 DSP48E1=2 LUT2=1 LUT4=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.501ns = ( 5.501 - 1.000 ) 
    Source Clock Delay      (SCD):    4.873ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3130, routed)        1.813     4.873    core/fetch/clk_i_IBUF_BUFG
    SLICE_X21Y11         FDCE                                         r  core/fetch/f_instr_o_reg[16]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y11         FDCE (Prop_fdce_C_Q)         0.456     5.329 r  core/fetch/f_instr_o_reg[16]_rep/Q
                         net (fo=85, routed)          1.341     6.669    core/decode/gpr/mult_result_full__1_i_78_0
    SLICE_X14Y10         LUT6 (Prop_lut6_I2_O)        0.124     6.793 r  core/decode/gpr/mult_result_full__1_i_148/O
                         net (fo=1, routed)           0.000     6.793    core/decode/gpr/mult_result_full__1_i_148_n_0
    SLICE_X14Y10         MUXF7 (Prop_muxf7_I0_O)      0.241     7.034 r  core/decode/gpr/mult_result_full__1_i_66/O
                         net (fo=1, routed)           0.000     7.034    core/decode/gpr/mult_result_full__1_i_66_n_0
    SLICE_X14Y10         MUXF8 (Prop_muxf8_I0_O)      0.098     7.132 r  core/decode/gpr/mult_result_full__1_i_25/O
                         net (fo=1, routed)           0.795     7.928    core/fetch/mult_result_full__2_24
    SLICE_X18Y12         LUT6 (Prop_lut6_I3_O)        0.319     8.247 r  core/fetch/mult_result_full__1_i_4/O
                         net (fo=20, routed)          0.948     9.194    core/decode/mdu/op1[13]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036    13.230 r  core/decode/mdu/mult_result_full__1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.232    core/decode/mdu/mult_result_full__1_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.750 r  core/decode/mdu/mult_result_full__2/P[0]
                         net (fo=2, routed)           0.928    15.679    core/decode/mdu/mult_result_full__2_n_105
    SLICE_X8Y7           LUT2 (Prop_lut2_I0_O)        0.124    15.803 r  core/decode/mdu/rf_reg_tmp[31][19]_i_23/O
                         net (fo=1, routed)           0.000    15.803    core/decode/mdu/rf_reg_tmp[31][19]_i_23_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.336 r  core/decode/mdu/rf_reg_tmp_reg[31][19]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.336    core/decode/mdu/rf_reg_tmp_reg[31][19]_i_12_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.453 r  core/decode/mdu/rf_reg_tmp_reg[31][23]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.453    core/decode/mdu/rf_reg_tmp_reg[31][23]_i_12_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.570 r  core/decode/mdu/rf_reg_tmp_reg[31][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.570    core/decode/mdu/rf_reg_tmp_reg[31][27]_i_11_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.687 r  core/decode/mdu/rf_reg_tmp_reg[31][31]_i_29/CO[3]
                         net (fo=1, routed)           0.000    16.687    core/decode/mdu/rf_reg_tmp_reg[31][31]_i_29_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.804 r  core/decode/mdu/rf_reg_tmp_reg[31][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    16.804    core/decode/mdu/rf_reg_tmp_reg[31][3]_i_14_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.921 r  core/decode/mdu/rf_reg_tmp_reg[31][7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.921    core/decode/mdu/rf_reg_tmp_reg[31][7]_i_15_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.038 r  core/decode/mdu/rf_reg_tmp_reg[31][11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.038    core/decode/mdu/rf_reg_tmp_reg[31][11]_i_13_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.155 r  core/decode/mdu/rf_reg_tmp_reg[31][15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.155    core/decode/mdu/rf_reg_tmp_reg[31][15]_i_12_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.374 r  core/decode/mdu/rf_reg_tmp_reg[31][19]_i_13/O[0]
                         net (fo=1, routed)           0.469    17.842    core/fetch/data1[16]
    SLICE_X10Y12         LUT6 (Prop_lut6_I2_O)        0.295    18.137 r  core/fetch/rf_reg_tmp[31][16]_i_6/O
                         net (fo=1, routed)           0.506    18.644    core/fetch/rf_reg_tmp[31][16]_i_6_n_0
    SLICE_X20Y12         LUT4 (Prop_lut4_I3_O)        0.124    18.768 r  core/fetch/rf_reg_tmp[31][16]_i_3/O
                         net (fo=1, routed)           0.982    19.749    core/decode/mdu_result[16]
    SLICE_X14Y12         LUT6 (Prop_lut6_I2_O)        0.124    19.873 r  core/decode/rf_reg_tmp[31][16]_i_1/O
                         net (fo=31, routed)          0.964    20.837    core/decode/gpr/D[16]
    SLICE_X10Y14         FDCE                                         r  core/decode/gpr/rf_reg_tmp_reg[25][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      1.000     1.000 r  
    N15                                               0.000     1.000 r  clk_i (IN)
                         net (fo=0)                   0.000     1.000    clk_i
    N15                  IBUF (Prop_ibuf_I_O)         0.814     1.814 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.911     3.725    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.816 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3130, routed)        1.685     5.501    core/decode/gpr/clk_i_IBUF_BUFG
    SLICE_X10Y14         FDCE                                         r  core/decode/gpr/rf_reg_tmp_reg[25][16]/C
                         clock pessimism              0.331     5.833    
                         clock uncertainty           -0.035     5.797    
    SLICE_X10Y14         FDCE (Setup_fdce_C_D)       -0.028     5.769    core/decode/gpr/rf_reg_tmp_reg[25][16]
  -------------------------------------------------------------------
                         required time                          5.769    
                         arrival time                         -20.837    
  -------------------------------------------------------------------
                         slack                                -15.068    

Slack (VIOLATED) :        -15.053ns  (required time - arrival time)
  Source:                 core/fetch/f_instr_o_reg[16]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            core/decode/gpr/rf_reg_tmp_reg[6][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_i rise@1.000ns - clk_i rise@0.000ns)
  Data Path Delay:        15.938ns  (logic 8.679ns (54.456%)  route 7.259ns (45.544%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=2 LUT2=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.502ns = ( 5.502 - 1.000 ) 
    Source Clock Delay      (SCD):    4.873ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3130, routed)        1.813     4.873    core/fetch/clk_i_IBUF_BUFG
    SLICE_X21Y11         FDCE                                         r  core/fetch/f_instr_o_reg[16]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y11         FDCE (Prop_fdce_C_Q)         0.456     5.329 r  core/fetch/f_instr_o_reg[16]_rep/Q
                         net (fo=85, routed)          1.341     6.669    core/decode/gpr/mult_result_full__1_i_78_0
    SLICE_X14Y10         LUT6 (Prop_lut6_I2_O)        0.124     6.793 r  core/decode/gpr/mult_result_full__1_i_148/O
                         net (fo=1, routed)           0.000     6.793    core/decode/gpr/mult_result_full__1_i_148_n_0
    SLICE_X14Y10         MUXF7 (Prop_muxf7_I0_O)      0.241     7.034 r  core/decode/gpr/mult_result_full__1_i_66/O
                         net (fo=1, routed)           0.000     7.034    core/decode/gpr/mult_result_full__1_i_66_n_0
    SLICE_X14Y10         MUXF8 (Prop_muxf8_I0_O)      0.098     7.132 r  core/decode/gpr/mult_result_full__1_i_25/O
                         net (fo=1, routed)           0.795     7.928    core/fetch/mult_result_full__2_24
    SLICE_X18Y12         LUT6 (Prop_lut6_I3_O)        0.319     8.247 r  core/fetch/mult_result_full__1_i_4/O
                         net (fo=20, routed)          0.948     9.194    core/decode/mdu/op1[13]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036    13.230 r  core/decode/mdu/mult_result_full__1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.232    core/decode/mdu/mult_result_full__1_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.750 r  core/decode/mdu/mult_result_full__2/P[0]
                         net (fo=2, routed)           0.928    15.679    core/decode/mdu/mult_result_full__2_n_105
    SLICE_X8Y7           LUT2 (Prop_lut2_I0_O)        0.124    15.803 r  core/decode/mdu/rf_reg_tmp[31][19]_i_23/O
                         net (fo=1, routed)           0.000    15.803    core/decode/mdu/rf_reg_tmp[31][19]_i_23_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.336 r  core/decode/mdu/rf_reg_tmp_reg[31][19]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.336    core/decode/mdu/rf_reg_tmp_reg[31][19]_i_12_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.453 r  core/decode/mdu/rf_reg_tmp_reg[31][23]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.453    core/decode/mdu/rf_reg_tmp_reg[31][23]_i_12_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.570 r  core/decode/mdu/rf_reg_tmp_reg[31][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.570    core/decode/mdu/rf_reg_tmp_reg[31][27]_i_11_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.687 r  core/decode/mdu/rf_reg_tmp_reg[31][31]_i_29/CO[3]
                         net (fo=1, routed)           0.000    16.687    core/decode/mdu/rf_reg_tmp_reg[31][31]_i_29_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.804 r  core/decode/mdu/rf_reg_tmp_reg[31][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    16.804    core/decode/mdu/rf_reg_tmp_reg[31][3]_i_14_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.023 r  core/decode/mdu/rf_reg_tmp_reg[31][7]_i_15/O[0]
                         net (fo=1, routed)           0.432    17.455    core/fetch/data1[4]
    SLICE_X10Y12         LUT6 (Prop_lut6_I2_O)        0.295    17.750 r  core/fetch/rf_reg_tmp[31][4]_i_7/O
                         net (fo=1, routed)           0.783    18.533    core/fetch/rf_reg_tmp[31][4]_i_7_n_0
    SLICE_X26Y12         LUT4 (Prop_lut4_I3_O)        0.124    18.657 r  core/fetch/rf_reg_tmp[31][4]_i_3/O
                         net (fo=1, routed)           0.667    19.324    core/decode/mdu_result[4]
    SLICE_X26Y12         LUT5 (Prop_lut5_I1_O)        0.124    19.448 r  core/decode/rf_reg_tmp[31][4]_i_1/O
                         net (fo=31, routed)          1.362    20.810    core/decode/gpr/D[4]
    SLICE_X21Y6          FDCE                                         r  core/decode/gpr/rf_reg_tmp_reg[6][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      1.000     1.000 r  
    N15                                               0.000     1.000 r  clk_i (IN)
                         net (fo=0)                   0.000     1.000    clk_i
    N15                  IBUF (Prop_ibuf_I_O)         0.814     1.814 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.911     3.725    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.816 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3130, routed)        1.686     5.502    core/decode/gpr/clk_i_IBUF_BUFG
    SLICE_X21Y6          FDCE                                         r  core/decode/gpr/rf_reg_tmp_reg[6][4]/C
                         clock pessimism              0.348     5.851    
                         clock uncertainty           -0.035     5.815    
    SLICE_X21Y6          FDCE (Setup_fdce_C_D)       -0.058     5.757    core/decode/gpr/rf_reg_tmp_reg[6][4]
  -------------------------------------------------------------------
                         required time                          5.757    
                         arrival time                         -20.810    
  -------------------------------------------------------------------
                         slack                                -15.053    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 apb_uart_i/UART_TXFF/iEMPTY_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            apb_uart_i/UART_IIC_THRE_ED/iDd_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.141ns (27.465%)  route 0.372ns (72.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3130, routed)        0.568     1.410    apb_uart_i/UART_TXFF/clk_i_IBUF_BUFG
    SLICE_X36Y56         FDPE                                         r  apb_uart_i/UART_TXFF/iEMPTY_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDPE (Prop_fdpe_C_Q)         0.141     1.551 r  apb_uart_i/UART_TXFF/iEMPTY_reg/Q
                         net (fo=9, routed)           0.372     1.924    apb_uart_i/UART_IIC_THRE_ED/iTXFIFOEmpty
    SLICE_X28Y44         FDCE                                         r  apb_uart_i/UART_IIC_THRE_ED/iDd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3130, routed)        0.911     2.000    apb_uart_i/UART_IIC_THRE_ED/clk_i_IBUF_BUFG
    SLICE_X28Y44         FDCE                                         r  apb_uart_i/UART_IIC_THRE_ED/iDd_reg/C
                         clock pessimism             -0.251     1.748    
    SLICE_X28Y44         FDCE (Hold_fdce_C_D)         0.070     1.818    apb_uart_i/UART_IIC_THRE_ED/iDd_reg
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 core/decode/mdu/div_unit/rem_result_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            core/decode/mdu/div_unit/rem_result_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3130, routed)        0.624     1.467    core/decode/mdu/div_unit/clk_i_IBUF_BUFG
    SLICE_X31Y23         FDRE                                         r  core/decode/mdu/div_unit/rem_result_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y23         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  core/decode/mdu/div_unit/rem_result_reg[22]/Q
                         net (fo=1, routed)           0.087     1.695    core/decode/mdu/div_unit/rem_result_reg_n_0_[22]
    SLICE_X30Y23         LUT3 (Prop_lut3_I2_O)        0.048     1.743 r  core/decode/mdu/div_unit/rem_result[23]_i_1/O
                         net (fo=1, routed)           0.000     1.743    core/decode/mdu/div_unit/rem_result1_in[23]
    SLICE_X30Y23         FDRE                                         r  core/decode/mdu/div_unit/rem_result_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3130, routed)        0.895     1.984    core/decode/mdu/div_unit/clk_i_IBUF_BUFG
    SLICE_X30Y23         FDRE                                         r  core/decode/mdu/div_unit/rem_result_reg[23]/C
                         clock pessimism             -0.504     1.480    
    SLICE_X30Y23         FDRE (Hold_fdre_C_D)         0.131     1.611    core/decode/mdu/div_unit/rem_result_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 apb_uart_i/UART_ED_DCD/iDd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            apb_uart_i/iMSR_dDCD_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.126%)  route 0.058ns (23.874%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3130, routed)        0.636     1.479    apb_uart_i/UART_ED_DCD/clk_i_IBUF_BUFG
    SLICE_X33Y43         FDCE                                         r  apb_uart_i/UART_ED_DCD/iDd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDCE (Prop_fdce_C_Q)         0.141     1.620 r  apb_uart_i/UART_ED_DCD/iDd_reg/Q
                         net (fo=1, routed)           0.058     1.678    apb_uart_i/UART_IF_DCD/iDd
    SLICE_X32Y43         LUT6 (Prop_lut6_I4_O)        0.045     1.723 r  apb_uart_i/UART_IF_DCD/iMSR_dDCD_i_1/O
                         net (fo=1, routed)           0.000     1.723    apb_uart_i/UART_IF_DCD_n_2
    SLICE_X32Y43         FDCE                                         r  apb_uart_i/iMSR_dDCD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3130, routed)        0.910     1.999    apb_uart_i/clk_i_IBUF_BUFG
    SLICE_X32Y43         FDCE                                         r  apb_uart_i/iMSR_dDCD_reg/C
                         clock pessimism             -0.507     1.492    
    SLICE_X32Y43         FDCE (Hold_fdce_C_D)         0.092     1.584    apb_uart_i/iMSR_dDCD_reg
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 ram/instr_rvalid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            core/fetch/f_instr_o_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3130, routed)        0.630     1.473    ram/clk_i_IBUF_BUFG
    SLICE_X35Y16         FDRE                                         r  ram/instr_rvalid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  ram/instr_rvalid_o_reg/Q
                         net (fo=43, routed)          0.099     1.713    core/fetch/instr_rvalid_o
    SLICE_X34Y16         LUT4 (Prop_lut4_I1_O)        0.045     1.758 r  core/fetch/f_instr_o[11]_i_1/O
                         net (fo=1, routed)           0.000     1.758    core/fetch/p_0_in[11]
    SLICE_X34Y16         FDCE                                         r  core/fetch/f_instr_o_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3130, routed)        0.902     1.991    core/fetch/clk_i_IBUF_BUFG
    SLICE_X34Y16         FDCE                                         r  core/fetch/f_instr_o_reg[11]/C
                         clock pessimism             -0.505     1.486    
    SLICE_X34Y16         FDCE (Hold_fdce_C_D)         0.120     1.606    core/fetch/f_instr_o_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 apb_uart_i/UART_RXFF/iWRAddr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            apb_uart_i/UART_RXFF/iEMPTY_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.185ns (30.615%)  route 0.419ns (69.385%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3130, routed)        0.569     1.411    apb_uart_i/UART_RXFF/clk_i_IBUF_BUFG
    SLICE_X35Y50         FDCE                                         r  apb_uart_i/UART_RXFF/iWRAddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDCE (Prop_fdce_C_Q)         0.141     1.552 r  apb_uart_i/UART_RXFF/iWRAddr_reg[6]/Q
                         net (fo=4, routed)           0.419     1.972    apb_uart_i/UART_RXFF/p_0_in
    SLICE_X31Y49         LUT4 (Prop_lut4_I3_O)        0.044     2.016 r  apb_uart_i/UART_RXFF/iEMPTY_i_1__0/O
                         net (fo=1, routed)           0.000     2.016    apb_uart_i/UART_RXFF/iEMPTY_i_1__0_n_0
    SLICE_X31Y49         FDPE                                         r  apb_uart_i/UART_RXFF/iEMPTY_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3130, routed)        0.911     2.000    apb_uart_i/UART_RXFF/clk_i_IBUF_BUFG
    SLICE_X31Y49         FDPE                                         r  apb_uart_i/UART_RXFF/iEMPTY_reg/C
                         clock pessimism             -0.251     1.748    
    SLICE_X31Y49         FDPE (Hold_fdpe_C_D)         0.105     1.853    apb_uart_i/UART_RXFF/iEMPTY_reg
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 apb_uart_i/iMCR_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            apb_uart_i/FSM_sequential_State_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.209ns (43.062%)  route 0.276ns (56.938%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3130, routed)        0.636     1.479    apb_uart_i/clk_i_IBUF_BUFG
    SLICE_X30Y44         FDCE                                         r  apb_uart_i/iMCR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         FDCE (Prop_fdce_C_Q)         0.164     1.643 f  apb_uart_i/iMCR_reg[5]/Q
                         net (fo=5, routed)           0.276     1.919    apb_uart_i/UART_IF_CTS/FSM_sequential_State_reg[0][1]
    SLICE_X30Y51         LUT6 (Prop_lut6_I1_O)        0.045     1.964 r  apb_uart_i/UART_IF_CTS/FSM_sequential_State[0]_i_1/O
                         net (fo=1, routed)           0.000     1.964    apb_uart_i/UART_IF_CTS_n_2
    SLICE_X30Y51         FDCE                                         r  apb_uart_i/FSM_sequential_State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3130, routed)        0.841     1.930    apb_uart_i/clk_i_IBUF_BUFG
    SLICE_X30Y51         FDCE                                         r  apb_uart_i/FSM_sequential_State_reg[0]/C
                         clock pessimism             -0.251     1.678    
    SLICE_X30Y51         FDCE (Hold_fdce_C_D)         0.121     1.799    apb_uart_i/FSM_sequential_State_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 apb_uart_i/UART_RX/iParityReceived_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            apb_uart_i/UART_RX/PE_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3130, routed)        0.631     1.474    apb_uart_i/UART_RX/clk_i_IBUF_BUFG
    SLICE_X39Y42         FDCE                                         r  apb_uart_i/UART_RX/iParityReceived_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  apb_uart_i/UART_RX/iParityReceived_reg/Q
                         net (fo=3, routed)           0.114     1.729    apb_uart_i/UART_RX/iParityReceived_reg_n_0
    SLICE_X38Y42         LUT5 (Prop_lut5_I2_O)        0.045     1.774 r  apb_uart_i/UART_RX/PE_i_1/O
                         net (fo=1, routed)           0.000     1.774    apb_uart_i/UART_RX/PE0_out
    SLICE_X38Y42         FDCE                                         r  apb_uart_i/UART_RX/PE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3130, routed)        0.907     1.996    apb_uart_i/UART_RX/clk_i_IBUF_BUFG
    SLICE_X38Y42         FDCE                                         r  apb_uart_i/UART_RX/PE_reg/C
                         clock pessimism             -0.509     1.487    
    SLICE_X38Y42         FDCE (Hold_fdce_C_D)         0.121     1.608    apb_uart_i/UART_RX/PE_reg
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 core/fetch/fetch_unit/pc_reg_reg[4]_replica_2/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            ram/instr_rdata_o_reg_8/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.141ns (21.320%)  route 0.520ns (78.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3130, routed)        0.625     1.468    core/fetch/fetch_unit/clk_i_IBUF_BUFG
    SLICE_X48Y16         FDCE                                         r  core/fetch/fetch_unit/pc_reg_reg[4]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y16         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  core/fetch/fetch_unit/pc_reg_reg[4]_replica_2/Q
                         net (fo=9, routed)           0.520     2.129    ram/Q[3]_repN_2_alias
    RAMB36_X1Y2          RAMB36E1                                     r  ram/instr_rdata_o_reg_8/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3130, routed)        0.944     2.033    ram/clk_i_IBUF_BUFG
    RAMB36_X1Y2          RAMB36E1                                     r  ram/instr_rdata_o_reg_8/CLKARDCLK
                         clock pessimism             -0.255     1.778    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.961    ram/instr_rdata_o_reg_8
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 apb_uart_i/UART_IS_RI/iD_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            apb_uart_i/UART_IS_RI/iD_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3130, routed)        0.637     1.480    apb_uart_i/UART_IS_RI/clk_i_IBUF_BUFG
    SLICE_X25Y45         FDCE                                         r  apb_uart_i/UART_IS_RI/iD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y45         FDCE (Prop_fdce_C_Q)         0.141     1.621 r  apb_uart_i/UART_IS_RI/iD_reg[0]/Q
                         net (fo=1, routed)           0.118     1.739    apb_uart_i/UART_IS_RI/iD_reg_n_0_[0]
    SLICE_X24Y45         FDCE                                         r  apb_uart_i/UART_IS_RI/iD_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3130, routed)        0.913     2.002    apb_uart_i/UART_IS_RI/clk_i_IBUF_BUFG
    SLICE_X24Y45         FDCE                                         r  apb_uart_i/UART_IS_RI/iD_reg[1]/C
                         clock pessimism             -0.509     1.493    
    SLICE_X24Y45         FDCE (Hold_fdce_C_D)         0.075     1.568    apb_uart_i/UART_IS_RI/iD_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 apb_uart_i/UART_RX/iDOUT_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            apb_uart_i/iRXFIFOD_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.257%)  route 0.119ns (45.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3130, routed)        0.631     1.474    apb_uart_i/UART_RX/clk_i_IBUF_BUFG
    SLICE_X41Y41         FDCE                                         r  apb_uart_i/UART_RX/iDOUT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  apb_uart_i/UART_RX/iDOUT_reg[4]/Q
                         net (fo=4, routed)           0.119     1.734    apb_uart_i/DOUT[4]
    SLICE_X40Y42         FDCE                                         r  apb_uart_i/iRXFIFOD_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3130, routed)        0.907     1.996    apb_uart_i/clk_i_IBUF_BUFG
    SLICE_X40Y42         FDCE                                         r  apb_uart_i/iRXFIFOD_reg[4]/C
                         clock pessimism             -0.506     1.490    
    SLICE_X40Y42         FDCE (Hold_fdce_C_D)         0.071     1.561    apb_uart_i/iRXFIFOD_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.173    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 0.500 }
Period(ns):         1.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         1.000       -1.944     RAMB36_X1Y8   ram/dmem_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         1.000       -1.944     RAMB36_X1Y5   ram/dmem_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         1.000       -1.944     RAMB36_X0Y6   ram/dmem_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         1.000       -1.944     RAMB36_X0Y8   ram/dmem_reg_2_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         1.000       -1.944     RAMB36_X0Y9   ram/dmem_reg_2_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         1.000       -1.944     RAMB36_X2Y6   ram/dmem_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         1.000       -1.944     RAMB36_X2Y7   ram/dmem_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         1.000       -1.944     RAMB36_X0Y10  ram/dmem_reg_3_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         1.000       -1.944     RAMB36_X0Y11  ram/dmem_reg_3_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         1.000       -1.944     RAMB36_X2Y5   ram/dmem_reg_0_0/CLKARDCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         0.500       0.000      SLICE_X15Y17  core/decode/gpr/rf_reg_tmp_reg[21][30]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         0.500       0.000      SLICE_X15Y17  core/decode/gpr/rf_reg_tmp_reg[21][30]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         0.500       0.000      SLICE_X13Y17  core/decode/gpr/rf_reg_tmp_reg[21][31]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         0.500       0.000      SLICE_X13Y17  core/decode/gpr/rf_reg_tmp_reg[21][31]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         0.500       0.000      SLICE_X17Y1   core/decode/gpr/rf_reg_tmp_reg[21][3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         0.500       0.000      SLICE_X17Y1   core/decode/gpr/rf_reg_tmp_reg[21][3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         0.500       0.000      SLICE_X28Y8   core/decode/gpr/rf_reg_tmp_reg[21][4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         0.500       0.000      SLICE_X28Y8   core/decode/gpr/rf_reg_tmp_reg[21][4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         0.500       0.000      SLICE_X28Y8   core/decode/gpr/rf_reg_tmp_reg[21][5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         0.500       0.000      SLICE_X28Y8   core/decode/gpr/rf_reg_tmp_reg[21][5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         0.500       0.000      SLICE_X15Y17  core/decode/gpr/rf_reg_tmp_reg[21][30]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         0.500       0.000      SLICE_X15Y17  core/decode/gpr/rf_reg_tmp_reg[21][30]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         0.500       0.000      SLICE_X13Y17  core/decode/gpr/rf_reg_tmp_reg[21][31]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         0.500       0.000      SLICE_X13Y17  core/decode/gpr/rf_reg_tmp_reg[21][31]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         0.500       0.000      SLICE_X17Y1   core/decode/gpr/rf_reg_tmp_reg[21][3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         0.500       0.000      SLICE_X17Y1   core/decode/gpr/rf_reg_tmp_reg[21][3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         0.500       0.000      SLICE_X28Y8   core/decode/gpr/rf_reg_tmp_reg[21][4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         0.500       0.000      SLICE_X28Y8   core/decode/gpr/rf_reg_tmp_reg[21][4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         0.500       0.000      SLICE_X28Y8   core/decode/gpr/rf_reg_tmp_reg[21][5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         0.500       0.000      SLICE_X28Y8   core/decode/gpr/rf_reg_tmp_reg[21][5]/C



