###############################################################################
#
# IAR ANSI C/C++ Compiler V7.50.2.10312/W32 for ARM       12/Sep/2016  16:26:16
# Copyright 1999-2015 IAR Systems AB.
#
#    Cpu mode     =  thumb
#    Endian       =  little
#    Source file  =  
#        C:\ilya\vendicont\arm-periphery\library\STM32F10x_StdPeriph_Driver\src\stm32f10x_tim.c
#    Command line =  
#        C:\ilya\vendicont\arm-periphery\library\STM32F10x_StdPeriph_Driver\src\stm32f10x_tim.c
#        -D STM32F10X_HD -D USE_STDPERIPH_DRIVER -D NDEBUG -D _FLASH_PROG -lCN
#        C:\ilya\vendicont\arm-periphery\build\iar\Output\Release\List
#        --remarks -o
#        C:\ilya\vendicont\arm-periphery\build\iar\Output\Release\Obj
#        --endian=little --cpu=Cortex-M3 -e --fpu=None --dlib_config
#        "C:\Program Files (x86)\IAR Systems\Embedded Workbench
#        7.3\arm\INC\c\DLib_Config_Normal.h" -I
#        C:\ilya\vendicont\arm-periphery\build\iar\..\..\ -I
#        C:\ilya\vendicont\arm-periphery\build\iar\..\..\library\CMSIS\Include\
#        -I
#        C:\ilya\vendicont\arm-periphery\build\iar\..\..\library\STM32F10x_StdPeriph_Driver\inc\
#        -I C:\ilya\vendicont\arm-periphery\build\iar\..\..\rtos\embos\iar\inc\
#        -I C:\ilya\vendicont\arm-periphery\build\iar\..\..\Inc\ -I
#        C:\ilya\vendicont\arm-periphery\build\iar\..\..\Application\p-types\
#        -Ohs --use_c++_inline --require_prototypes
#    List file    =  
#        C:\ilya\vendicont\arm-periphery\build\iar\Output\Release\List\stm32f10x_tim.lst
#    Object file  =  
#        C:\ilya\vendicont\arm-periphery\build\iar\Output\Release\Obj\stm32f10x_tim.o
#
###############################################################################

C:\ilya\vendicont\arm-periphery\library\STM32F10x_StdPeriph_Driver\src\stm32f10x_tim.c
      1          /**
      2            ******************************************************************************
      3            * @file    stm32f10x_tim.c
      4            * @author  MCD Application Team
      5            * @version V3.5.0
      6            * @date    11-March-2011
      7            * @brief   This file provides all the TIM firmware functions.
      8            ******************************************************************************
      9            * @attention
     10            *
     11            * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
     12            * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
     13            * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
     14            * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
     15            * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
     16            * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
     17            *
     18            * <h2><center>&copy; COPYRIGHT 2011 STMicroelectronics</center></h2>
     19            ******************************************************************************
     20            */
     21          
     22          /* Includes ------------------------------------------------------------------*/
     23          #include "stm32f10x_tim.h"
     24          #include "stm32f10x_rcc.h"
     25          
     26          /** @addtogroup STM32F10x_StdPeriph_Driver
     27            * @{
     28            */
     29          
     30          /** @defgroup TIM 
     31            * @brief TIM driver modules
     32            * @{
     33            */
     34          
     35          /** @defgroup TIM_Private_TypesDefinitions
     36            * @{
     37            */
     38          
     39          /**
     40            * @}
     41            */
     42          
     43          /** @defgroup TIM_Private_Defines
     44            * @{
     45            */
     46          
     47          /* ---------------------- TIM registers bit mask ------------------------ */
     48          #define SMCR_ETR_Mask               ((uint16_t)0x00FF) 
     49          #define CCMR_Offset                 ((uint16_t)0x0018)
     50          #define CCER_CCE_Set                ((uint16_t)0x0001)  
     51          #define	CCER_CCNE_Set               ((uint16_t)0x0004) 
     52          
     53          /**
     54            * @}
     55            */
     56          
     57          /** @defgroup TIM_Private_Macros
     58            * @{
     59            */
     60          
     61          /**
     62            * @}
     63            */
     64          
     65          /** @defgroup TIM_Private_Variables
     66            * @{
     67            */
     68          
     69          /**
     70            * @}
     71            */
     72          
     73          /** @defgroup TIM_Private_FunctionPrototypes
     74            * @{
     75            */
     76          
     77          static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
     78                                 uint16_t TIM_ICFilter);
     79          static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
     80                                 uint16_t TIM_ICFilter);
     81          static void TI3_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
     82                                 uint16_t TIM_ICFilter);
     83          static void TI4_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
     84                                 uint16_t TIM_ICFilter);
     85          /**
     86            * @}
     87            */
     88          
     89          /** @defgroup TIM_Private_Macros
     90            * @{
     91            */
     92          
     93          /**
     94            * @}
     95            */
     96          
     97          /** @defgroup TIM_Private_Variables
     98            * @{
     99            */
    100          
    101          /**
    102            * @}
    103            */
    104          
    105          /** @defgroup TIM_Private_FunctionPrototypes
    106            * @{
    107            */
    108          
    109          /**
    110            * @}
    111            */
    112          
    113          /** @defgroup TIM_Private_Functions
    114            * @{
    115            */
    116          
    117          /**
    118            * @brief  Deinitializes the TIMx peripheral registers to their default reset values.
    119            * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
    120            * @retval None
    121            */

   \                                 In section .text, align 2, keep-with-next
    122          void TIM_DeInit(TIM_TypeDef* TIMx)
    123          {
   \                     TIM_DeInit: (+1)
   \   00000000   0xB500             PUSH     {LR}
    124            /* Check the parameters */
    125            assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
    126           
    127            if (TIMx == TIM1)
   \   00000002   0x.... 0x....      LDR.W    R1,??DataTable8  ;; 0x40012c00
   \   00000006   0x4288             CMP      R0,R1
   \   00000008   0xB081             SUB      SP,SP,#+4
   \   0000000A   0xD108             BNE.N    ??TIM_DeInit_0
    128            {
    129              RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
   \   0000000C   0x2101             MOVS     R1,#+1
   \   0000000E   0xF44F 0x6000      MOV      R0,#+2048
   \   00000012   0x.... 0x....      BL       RCC_APB2PeriphResetCmd
    130              RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
   \   00000016   0x2100             MOVS     R1,#+0
   \   00000018   0xF44F 0x6000      MOV      R0,#+2048
   \   0000001C   0xE0C1             B.N      ??TIM_DeInit_1
    131            }     
    132            else if (TIMx == TIM2)
   \                     ??TIM_DeInit_0: (+1)
   \   0000001E   0xF1B0 0x4F80      CMP      R0,#+1073741824
   \   00000022   0xD106             BNE.N    ??TIM_DeInit_2
    133            {
    134              RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
   \   00000024   0x2101             MOVS     R1,#+1
   \   00000026   0x2001             MOVS     R0,#+1
   \   00000028   0x.... 0x....      BL       RCC_APB1PeriphResetCmd
    135              RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
   \   0000002C   0x2100             MOVS     R1,#+0
   \   0000002E   0x2001             MOVS     R0,#+1
   \   00000030   0xE08C             B.N      ??TIM_DeInit_3
    136            }
    137            else if (TIMx == TIM3)
   \                     ??TIM_DeInit_2: (+1)
   \   00000032   0x.... 0x....      LDR.W    R1,??DataTable8_1  ;; 0x40000400
   \   00000036   0x4288             CMP      R0,R1
   \   00000038   0xD106             BNE.N    ??TIM_DeInit_4
    138            {
    139              RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
   \   0000003A   0x2101             MOVS     R1,#+1
   \   0000003C   0x2002             MOVS     R0,#+2
   \   0000003E   0x.... 0x....      BL       RCC_APB1PeriphResetCmd
    140              RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
   \   00000042   0x2100             MOVS     R1,#+0
   \   00000044   0x2002             MOVS     R0,#+2
   \   00000046   0xE081             B.N      ??TIM_DeInit_3
    141            }
    142            else if (TIMx == TIM4)
   \                     ??TIM_DeInit_4: (+1)
   \   00000048   0x.... 0x....      LDR.W    R1,??DataTable8_2  ;; 0x40000800
   \   0000004C   0x4288             CMP      R0,R1
   \   0000004E   0xD106             BNE.N    ??TIM_DeInit_5
    143            {
    144              RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
   \   00000050   0x2101             MOVS     R1,#+1
   \   00000052   0x2004             MOVS     R0,#+4
   \   00000054   0x.... 0x....      BL       RCC_APB1PeriphResetCmd
    145              RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
   \   00000058   0x2100             MOVS     R1,#+0
   \   0000005A   0x2004             MOVS     R0,#+4
   \   0000005C   0xE076             B.N      ??TIM_DeInit_3
    146            } 
    147            else if (TIMx == TIM5)
   \                     ??TIM_DeInit_5: (+1)
   \   0000005E   0x.... 0x....      LDR.W    R1,??DataTable8_3  ;; 0x40000c00
   \   00000062   0x4288             CMP      R0,R1
   \   00000064   0xD106             BNE.N    ??TIM_DeInit_6
    148            {
    149              RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE);
   \   00000066   0x2101             MOVS     R1,#+1
   \   00000068   0x2008             MOVS     R0,#+8
   \   0000006A   0x.... 0x....      BL       RCC_APB1PeriphResetCmd
    150              RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
   \   0000006E   0x2100             MOVS     R1,#+0
   \   00000070   0x2008             MOVS     R0,#+8
   \   00000072   0xE06B             B.N      ??TIM_DeInit_3
    151            } 
    152            else if (TIMx == TIM6)
   \                     ??TIM_DeInit_6: (+1)
   \   00000074   0x.... 0x....      LDR.W    R1,??DataTable8_4  ;; 0x40001000
   \   00000078   0x4288             CMP      R0,R1
   \   0000007A   0xD106             BNE.N    ??TIM_DeInit_7
    153            {
    154              RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
   \   0000007C   0x2101             MOVS     R1,#+1
   \   0000007E   0x2010             MOVS     R0,#+16
   \   00000080   0x.... 0x....      BL       RCC_APB1PeriphResetCmd
    155              RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
   \   00000084   0x2100             MOVS     R1,#+0
   \   00000086   0x2010             MOVS     R0,#+16
   \   00000088   0xE060             B.N      ??TIM_DeInit_3
    156            } 
    157            else if (TIMx == TIM7)
   \                     ??TIM_DeInit_7: (+1)
   \   0000008A   0x.... 0x....      LDR.W    R1,??DataTable8_5  ;; 0x40001400
   \   0000008E   0x4288             CMP      R0,R1
   \   00000090   0xD106             BNE.N    ??TIM_DeInit_8
    158            {
    159              RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
   \   00000092   0x2101             MOVS     R1,#+1
   \   00000094   0x2020             MOVS     R0,#+32
   \   00000096   0x.... 0x....      BL       RCC_APB1PeriphResetCmd
    160              RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
   \   0000009A   0x2100             MOVS     R1,#+0
   \   0000009C   0x2020             MOVS     R0,#+32
   \   0000009E   0xE055             B.N      ??TIM_DeInit_3
    161            } 
    162            else if (TIMx == TIM8)
   \                     ??TIM_DeInit_8: (+1)
   \   000000A0   0x.... 0x....      LDR.W    R1,??DataTable8_6  ;; 0x40013400
   \   000000A4   0x4288             CMP      R0,R1
   \   000000A6   0xD108             BNE.N    ??TIM_DeInit_9
    163            {
    164              RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
   \   000000A8   0x2101             MOVS     R1,#+1
   \   000000AA   0xF44F 0x5000      MOV      R0,#+8192
   \   000000AE   0x.... 0x....      BL       RCC_APB2PeriphResetCmd
    165              RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);
   \   000000B2   0x2100             MOVS     R1,#+0
   \   000000B4   0xF44F 0x5000      MOV      R0,#+8192
   \   000000B8   0xE073             B.N      ??TIM_DeInit_1
    166            }
    167            else if (TIMx == TIM9)
   \                     ??TIM_DeInit_9: (+1)
   \   000000BA   0x.... 0x....      LDR.W    R1,??DataTable8_7  ;; 0x40014c00
   \   000000BE   0x4288             CMP      R0,R1
   \   000000C0   0xD108             BNE.N    ??TIM_DeInit_10
    168            {      
    169              RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, ENABLE);
   \   000000C2   0x2101             MOVS     R1,#+1
   \   000000C4   0xF44F 0x2000      MOV      R0,#+524288
   \   000000C8   0x.... 0x....      BL       RCC_APB2PeriphResetCmd
    170              RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, DISABLE);  
   \   000000CC   0x2100             MOVS     R1,#+0
   \   000000CE   0xF44F 0x2000      MOV      R0,#+524288
   \   000000D2   0xE066             B.N      ??TIM_DeInit_1
    171             }  
    172            else if (TIMx == TIM10)
   \                     ??TIM_DeInit_10: (+1)
   \   000000D4   0x.... 0x....      LDR.W    R1,??DataTable8_8  ;; 0x40015000
   \   000000D8   0x4288             CMP      R0,R1
   \   000000DA   0xD108             BNE.N    ??TIM_DeInit_11
    173            {      
    174              RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, ENABLE);
   \   000000DC   0x2101             MOVS     R1,#+1
   \   000000DE   0xF44F 0x1080      MOV      R0,#+1048576
   \   000000E2   0x.... 0x....      BL       RCC_APB2PeriphResetCmd
    175              RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, DISABLE);  
   \   000000E6   0x2100             MOVS     R1,#+0
   \   000000E8   0xF44F 0x1080      MOV      R0,#+1048576
   \   000000EC   0xE059             B.N      ??TIM_DeInit_1
    176            }  
    177            else if (TIMx == TIM11) 
   \                     ??TIM_DeInit_11: (+1)
   \   000000EE   0x.... 0x....      LDR.W    R1,??DataTable8_9  ;; 0x40015400
   \   000000F2   0x4288             CMP      R0,R1
   \   000000F4   0xD108             BNE.N    ??TIM_DeInit_12
    178            {     
    179              RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, ENABLE);
   \   000000F6   0x2101             MOVS     R1,#+1
   \   000000F8   0xF44F 0x1000      MOV      R0,#+2097152
   \   000000FC   0x.... 0x....      BL       RCC_APB2PeriphResetCmd
    180              RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, DISABLE);  
   \   00000100   0x2100             MOVS     R1,#+0
   \   00000102   0xF44F 0x1000      MOV      R0,#+2097152
   \   00000106   0xE04C             B.N      ??TIM_DeInit_1
    181            }  
    182            else if (TIMx == TIM12)
   \                     ??TIM_DeInit_12: (+1)
   \   00000108   0x.... 0x....      LDR.W    R1,??DataTable8_10  ;; 0x40001800
   \   0000010C   0x4288             CMP      R0,R1
   \   0000010E   0xD106             BNE.N    ??TIM_DeInit_13
    183            {      
    184              RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, ENABLE);
   \   00000110   0x2101             MOVS     R1,#+1
   \   00000112   0x2040             MOVS     R0,#+64
   \   00000114   0x.... 0x....      BL       RCC_APB1PeriphResetCmd
    185              RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, DISABLE);  
   \   00000118   0x2100             MOVS     R1,#+0
   \   0000011A   0x2040             MOVS     R0,#+64
   \   0000011C   0xE016             B.N      ??TIM_DeInit_3
    186            }  
    187            else if (TIMx == TIM13) 
   \                     ??TIM_DeInit_13: (+1)
   \   0000011E   0x.... 0x....      LDR.W    R1,??DataTable8_11  ;; 0x40001c00
   \   00000122   0x4288             CMP      R0,R1
   \   00000124   0xD106             BNE.N    ??TIM_DeInit_14
    188            {       
    189              RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, ENABLE);
   \   00000126   0x2101             MOVS     R1,#+1
   \   00000128   0x2080             MOVS     R0,#+128
   \   0000012A   0x.... 0x....      BL       RCC_APB1PeriphResetCmd
    190              RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, DISABLE);  
   \   0000012E   0x2100             MOVS     R1,#+0
   \   00000130   0x2080             MOVS     R0,#+128
   \   00000132   0xE00B             B.N      ??TIM_DeInit_3
    191            }
    192            else if (TIMx == TIM14) 
   \                     ??TIM_DeInit_14: (+1)
   \   00000134   0x.... 0x....      LDR.W    R1,??DataTable8_12  ;; 0x40002000
   \   00000138   0x4288             CMP      R0,R1
   \   0000013A   0xD10C             BNE.N    ??TIM_DeInit_15
    193            {       
    194              RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
   \   0000013C   0x2101             MOVS     R1,#+1
   \   0000013E   0xF44F 0x7080      MOV      R0,#+256
   \   00000142   0x.... 0x....      BL       RCC_APB1PeriphResetCmd
    195              RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE);  
   \   00000146   0x2100             MOVS     R1,#+0
   \   00000148   0xF44F 0x7080      MOV      R0,#+256
   \                     ??TIM_DeInit_3: (+1)
   \   0000014C   0xB001             ADD      SP,SP,#+4
   \   0000014E   0xF85D 0xEB04      POP      {LR}
   \   00000152   0x.... 0x....      B.W      RCC_APB1PeriphResetCmd
    196            }        
    197            else if (TIMx == TIM15)
   \                     ??TIM_DeInit_15: (+1)
   \   00000156   0x.... 0x....      LDR.W    R1,??DataTable8_13  ;; 0x40014000
   \   0000015A   0x4288             CMP      R0,R1
   \   0000015C   0xD108             BNE.N    ??TIM_DeInit_16
    198            {
    199              RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM15, ENABLE);
   \   0000015E   0x2101             MOVS     R1,#+1
   \   00000160   0xF44F 0x3080      MOV      R0,#+65536
   \   00000164   0x.... 0x....      BL       RCC_APB2PeriphResetCmd
    200              RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM15, DISABLE);
   \   00000168   0x2100             MOVS     R1,#+0
   \   0000016A   0xF44F 0x3080      MOV      R0,#+65536
   \   0000016E   0xE018             B.N      ??TIM_DeInit_1
    201            } 
    202            else if (TIMx == TIM16)
   \                     ??TIM_DeInit_16: (+1)
   \   00000170   0x.... 0x....      LDR.W    R1,??DataTable8_14  ;; 0x40014400
   \   00000174   0x4288             CMP      R0,R1
   \   00000176   0xD108             BNE.N    ??TIM_DeInit_17
    203            {
    204              RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM16, ENABLE);
   \   00000178   0x2101             MOVS     R1,#+1
   \   0000017A   0xF44F 0x3000      MOV      R0,#+131072
   \   0000017E   0x.... 0x....      BL       RCC_APB2PeriphResetCmd
    205              RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM16, DISABLE);
   \   00000182   0x2100             MOVS     R1,#+0
   \   00000184   0xF44F 0x3000      MOV      R0,#+131072
   \   00000188   0xE00B             B.N      ??TIM_DeInit_1
    206            } 
    207            else
    208            {
    209              if (TIMx == TIM17)
   \                     ??TIM_DeInit_17: (+1)
   \   0000018A   0x.... 0x....      LDR.W    R1,??DataTable8_15  ;; 0x40014800
   \   0000018E   0x4288             CMP      R0,R1
   \   00000190   0xD10C             BNE.N    ??TIM_DeInit_18
    210              {
    211                RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM17, ENABLE);
   \   00000192   0x2101             MOVS     R1,#+1
   \   00000194   0xF44F 0x2080      MOV      R0,#+262144
   \   00000198   0x.... 0x....      BL       RCC_APB2PeriphResetCmd
    212                RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM17, DISABLE);
   \   0000019C   0x2100             MOVS     R1,#+0
   \   0000019E   0xF44F 0x2080      MOV      R0,#+262144
   \                     ??TIM_DeInit_1: (+1)
   \   000001A2   0xB001             ADD      SP,SP,#+4
   \   000001A4   0xF85D 0xEB04      POP      {LR}
   \   000001A8   0x.... 0x....      B.W      RCC_APB2PeriphResetCmd
    213              }  
    214            }
    215          }
   \                     ??TIM_DeInit_18: (+1)
   \   000001AC   0xB001             ADD      SP,SP,#+4
   \   000001AE   0xBD00             POP      {PC}             ;; return
    216          
    217          /**
    218            * @brief  Initializes the TIMx Time Base Unit peripheral according to 
    219            *         the specified parameters in the TIM_TimeBaseInitStruct.
    220            * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
    221            * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef
    222            *         structure that contains the configuration information for the 
    223            *         specified TIM peripheral.
    224            * @retval None
    225            */

   \                                 In section .text, align 2, keep-with-next
    226          void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
    227          {
    228            uint16_t tmpcr1 = 0;
    229          
    230            /* Check the parameters */
    231            assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
    232            assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
    233            assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));
    234          
    235            tmpcr1 = TIMx->CR1;  
   \                     TIM_TimeBaseInit: (+1)
   \   00000000   0x8803             LDRH     R3,[R0, #+0]
    236          
    237            if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM2) || (TIMx == TIM3)||
    238               (TIMx == TIM4) || (TIMx == TIM5)) 
   \   00000002   0x.... 0x....      LDR.W    R2,??DataTable8  ;; 0x40012c00
   \   00000006   0x4290             CMP      R0,R2
   \   00000008   0xBF1C             ITT      NE 
   \   0000000A   0x.... 0x....      LDRNE.W  R12,??DataTable8_6  ;; 0x40013400
   \   0000000E   0x4560             CMPNE    R0,R12
   \   00000010   0xD00E             BEQ.N    ??TIM_TimeBaseInit_0
   \   00000012   0xF1B0 0x4F80      CMP      R0,#+1073741824
   \   00000016   0xBF1C             ITT      NE 
   \   00000018   0x.... 0x....      LDRNE.W  R12,??DataTable8_1  ;; 0x40000400
   \   0000001C   0x4560             CMPNE    R0,R12
   \   0000001E   0xD007             BEQ.N    ??TIM_TimeBaseInit_0
   \   00000020   0x.... 0x....      LDR.W    R12,??DataTable8_2  ;; 0x40000800
   \   00000024   0x4560             CMP      R0,R12
   \   00000026   0xBF1C             ITT      NE 
   \   00000028   0x.... 0x....      LDRNE.W  R12,??DataTable8_3  ;; 0x40000c00
   \   0000002C   0x4560             CMPNE    R0,R12
   \   0000002E   0xD107             BNE.N    ??TIM_TimeBaseInit_1
    239            {
    240              /* Select the Counter Mode */
    241              tmpcr1 &= (uint16_t)(~((uint16_t)(TIM_CR1_DIR | TIM_CR1_CMS)));
    242              tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
   \                     ??TIM_TimeBaseInit_0: (+1)
   \   00000030   0xF64F 0x7C8F      MOVW     R12,#+65423
   \   00000034   0xEA0C 0x0303      AND      R3,R12,R3
   \   00000038   0xF8B1 0xC002      LDRH     R12,[R1, #+2]
   \   0000003C   0xEA4C 0x0303      ORR      R3,R12,R3
    243            }
    244           
    245            if((TIMx != TIM6) && (TIMx != TIM7))
   \                     ??TIM_TimeBaseInit_1: (+1)
   \   00000040   0x.... 0x....      LDR.W    R12,??DataTable8_4  ;; 0x40001000
   \   00000044   0x4560             CMP      R0,R12
   \   00000046   0xBF1C             ITT      NE 
   \   00000048   0x.... 0x....      LDRNE.W  R12,??DataTable8_5  ;; 0x40001400
   \   0000004C   0x4560             CMPNE    R0,R12
   \   0000004E   0xD007             BEQ.N    ??TIM_TimeBaseInit_2
    246            {
    247              /* Set the clock division */
    248              tmpcr1 &= (uint16_t)(~((uint16_t)TIM_CR1_CKD));
    249              tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
   \   00000050   0xF64F 0x4CFF      MOVW     R12,#+64767
   \   00000054   0xEA0C 0x0303      AND      R3,R12,R3
   \   00000058   0xF8B1 0xC006      LDRH     R12,[R1, #+6]
   \   0000005C   0xEA4C 0x0303      ORR      R3,R12,R3
    250            }
    251          
    252            TIMx->CR1 = tmpcr1;
   \                     ??TIM_TimeBaseInit_2: (+1)
   \   00000060   0x8003             STRH     R3,[R0, #+0]
    253          
    254            /* Set the Autoreload value */
    255            TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
    256           
    257            /* Set the Prescaler value */
    258            TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
    259              
    260            if ((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM15)|| (TIMx == TIM16) || (TIMx == TIM17))  
   \   00000062   0x4290             CMP      R0,R2
   \   00000064   0x888B             LDRH     R3,[R1, #+4]
   \   00000066   0x8583             STRH     R3,[R0, #+44]
   \   00000068   0x880B             LDRH     R3,[R1, #+0]
   \   0000006A   0x8503             STRH     R3,[R0, #+40]
   \   0000006C   0xBF1C             ITT      NE 
   \   0000006E   0x.... 0x....      LDRNE.W  R2,??DataTable8_6  ;; 0x40013400
   \   00000072   0x4290             CMPNE    R0,R2
   \   00000074   0xD00A             BEQ.N    ??TIM_TimeBaseInit_3
   \   00000076   0x.... 0x....      LDR.W    R2,??DataTable8_13  ;; 0x40014000
   \   0000007A   0x4290             CMP      R0,R2
   \   0000007C   0xBF1F             ITTTT    NE 
   \   0000007E   0x.... 0x....      LDRNE.W  R2,??DataTable8_14  ;; 0x40014400
   \   00000082   0x4290             CMPNE    R0,R2
   \   00000084   0x.... 0x....      LDRNE.W  R2,??DataTable8_15  ;; 0x40014800
   \   00000088   0x4290             CMPNE    R0,R2
   \   0000008A   0xD101             BNE.N    ??TIM_TimeBaseInit_4
    261            {
    262              /* Set the Repetition Counter value */
    263              TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
   \                     ??TIM_TimeBaseInit_3: (+1)
   \   0000008C   0x7A09             LDRB     R1,[R1, #+8]
   \   0000008E   0x8601             STRH     R1,[R0, #+48]
    264            }
    265          
    266            /* Generate an update event to reload the Prescaler and the Repetition counter
    267               values immediately */
    268            TIMx->EGR = TIM_PSCReloadMode_Immediate;           
   \                     ??TIM_TimeBaseInit_4: (+1)
   \   00000090   0x2101             MOVS     R1,#+1
   \   00000092   0x8281             STRH     R1,[R0, #+20]
    269          }
   \   00000094   0x4770             BX       LR               ;; return
    270          
    271          /**
    272            * @brief  Initializes the TIMx Channel1 according to the specified
    273            *         parameters in the TIM_OCInitStruct.
    274            * @param  TIMx: where x can be  1 to 17 except 6 and 7 to select the TIM peripheral.
    275            * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
    276            *         that contains the configuration information for the specified TIM peripheral.
    277            * @retval None
    278            */

   \                                 In section .text, align 2, keep-with-next
    279          void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
    280          {
   \                     TIM_OC1Init: (+1)
   \   00000000   0xB430             PUSH     {R4,R5}
    281            uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
    282             
    283            /* Check the parameters */
    284            assert_param(IS_TIM_LIST8_PERIPH(TIMx));
    285            assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
    286            assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
    287            assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
    288           /* Disable the Channel 1: Reset the CC1E Bit */
    289            TIMx->CCER &= (uint16_t)(~(uint16_t)TIM_CCER_CC1E);
   \   00000002   0x8C02             LDRH     R2,[R0, #+32]
   \   00000004   0xF64F 0x73FE      MOVW     R3,#+65534
   \   00000008   0x401A             ANDS     R2,R3,R2
   \   0000000A   0x8402             STRH     R2,[R0, #+32]
    290            /* Get the TIMx CCER register value */
    291            tmpccer = TIMx->CCER;
    292            /* Get the TIMx CR2 register value */
    293            tmpcr2 =  TIMx->CR2;
    294            
    295            /* Get the TIMx CCMR1 register value */
    296            tmpccmrx = TIMx->CCMR1;
    297              
    298            /* Reset the Output Compare Mode Bits */
    299            tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_OC1M));
    300            tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_CC1S));
    301          
    302            /* Select the Output Compare Mode */
    303            tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
   \   0000000C   0xF64F 0x758C      MOVW     R5,#+65420
   \   00000010   0x8C04             LDRH     R4,[R0, #+32]
   \   00000012   0x8882             LDRH     R2,[R0, #+4]
   \   00000014   0x8B03             LDRH     R3,[R0, #+24]
   \   00000016   0x402B             ANDS     R3,R5,R3
   \   00000018   0x880D             LDRH     R5,[R1, #+0]
   \   0000001A   0x432B             ORRS     R3,R5,R3
    304            
    305            /* Reset the Output Polarity level */
    306            tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1P));
    307            /* Set the Output Compare Polarity */
    308            tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
    309            
    310            /* Set the Output State */
    311            tmpccer |= TIM_OCInitStruct->TIM_OutputState;
   \   0000001C   0xF64F 0x75FD      MOVW     R5,#+65533
   \   00000020   0x402C             ANDS     R4,R5,R4
   \   00000022   0x890D             LDRH     R5,[R1, #+8]
   \   00000024   0x432C             ORRS     R4,R5,R4
   \   00000026   0x884D             LDRH     R5,[R1, #+2]
   \   00000028   0x432C             ORRS     R4,R5,R4
    312              
    313            if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM15)||
    314               (TIMx == TIM16)|| (TIMx == TIM17))
   \   0000002A   0x.... 0x....      LDR.W    R5,??DataTable8  ;; 0x40012c00
   \   0000002E   0x42A8             CMP      R0,R5
   \   00000030   0xBF1C             ITT      NE 
   \   00000032   0x.... 0x....      LDRNE.W  R5,??DataTable8_6  ;; 0x40013400
   \   00000036   0x42A8             CMPNE    R0,R5
   \   00000038   0xD00A             BEQ.N    ??TIM_OC1Init_0
   \   0000003A   0x.... 0x....      LDR.W    R5,??DataTable8_13  ;; 0x40014000
   \   0000003E   0x42A8             CMP      R0,R5
   \   00000040   0xBF1F             ITTTT    NE 
   \   00000042   0x.... 0x....      LDRNE.W  R5,??DataTable8_14  ;; 0x40014400
   \   00000046   0x42A8             CMPNE    R0,R5
   \   00000048   0x.... 0x....      LDRNE.W  R5,??DataTable8_15  ;; 0x40014800
   \   0000004C   0x42A8             CMPNE    R0,R5
   \   0000004E   0xD110             BNE.N    ??TIM_OC1Init_1
    315            {
    316              assert_param(IS_TIM_OUTPUTN_STATE(TIM_OCInitStruct->TIM_OutputNState));
    317              assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    318              assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    319              assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    320              
    321              /* Reset the Output N Polarity level */
    322              tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1NP));
    323              /* Set the Output N Polarity */
    324              tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
    325              
    326              /* Reset the Output N State */
    327              tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1NE));    
    328              /* Set the Output N State */
    329              tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
   \                     ??TIM_OC1Init_0: (+1)
   \   00000050   0xF64F 0x75F7      MOVW     R5,#+65527
   \   00000054   0x402C             ANDS     R4,R5,R4
   \   00000056   0x894D             LDRH     R5,[R1, #+10]
   \   00000058   0x432C             ORRS     R4,R5,R4
   \   0000005A   0xF64F 0x75FB      MOVW     R5,#+65531
   \   0000005E   0x402C             ANDS     R4,R5,R4
   \   00000060   0x888D             LDRH     R5,[R1, #+4]
   \   00000062   0x432C             ORRS     R4,R5,R4
    330              
    331              /* Reset the Output Compare and Output Compare N IDLE State */
    332              tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS1));
    333              tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS1N));
    334              
    335              /* Set the Output Idle state */
    336              tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
    337              /* Set the Output N Idle state */
    338              tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
   \   00000064   0xF64F 0x45FF      MOVW     R5,#+64767
   \   00000068   0x402A             ANDS     R2,R5,R2
   \   0000006A   0x898D             LDRH     R5,[R1, #+12]
   \   0000006C   0x432A             ORRS     R2,R5,R2
   \   0000006E   0x89CD             LDRH     R5,[R1, #+14]
   \   00000070   0x432A             ORRS     R2,R5,R2
    339            }
    340            /* Write to TIMx CR2 */
    341            TIMx->CR2 = tmpcr2;
   \                     ??TIM_OC1Init_1: (+1)
   \   00000072   0x8082             STRH     R2,[R0, #+4]
    342            
    343            /* Write to TIMx CCMR1 */
    344            TIMx->CCMR1 = tmpccmrx;
   \   00000074   0x8303             STRH     R3,[R0, #+24]
    345          
    346            /* Set the Capture Compare Register value */
    347            TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse; 
   \   00000076   0x88C9             LDRH     R1,[R1, #+6]
   \   00000078   0x8681             STRH     R1,[R0, #+52]
    348           
    349            /* Write to TIMx CCER */
    350            TIMx->CCER = tmpccer;
   \   0000007A   0x8404             STRH     R4,[R0, #+32]
    351          }
   \   0000007C   0xBC30             POP      {R4,R5}
   \   0000007E   0x4770             BX       LR               ;; return
    352          
    353          /**
    354            * @brief  Initializes the TIMx Channel2 according to the specified
    355            *         parameters in the TIM_OCInitStruct.
    356            * @param  TIMx: where x can be  1, 2, 3, 4, 5, 8, 9, 12 or 15 to select 
    357            *         the TIM peripheral.
    358            * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
    359            *         that contains the configuration information for the specified TIM peripheral.
    360            * @retval None
    361            */

   \                                 In section .text, align 2, keep-with-next
    362          void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
    363          {
   \                     TIM_OC2Init: (+1)
   \   00000000   0xB470             PUSH     {R4-R6}
    364            uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
    365             
    366            /* Check the parameters */
    367            assert_param(IS_TIM_LIST6_PERIPH(TIMx)); 
    368            assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
    369            assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
    370            assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
    371             /* Disable the Channel 2: Reset the CC2E Bit */
    372            TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC2E));
   \   00000002   0x8C02             LDRH     R2,[R0, #+32]
   \   00000004   0xF64F 0x73EF      MOVW     R3,#+65519
   \   00000008   0x401A             ANDS     R2,R3,R2
   \   0000000A   0x8402             STRH     R2,[R0, #+32]
    373            
    374            /* Get the TIMx CCER register value */  
    375            tmpccer = TIMx->CCER;
    376            /* Get the TIMx CR2 register value */
    377            tmpcr2 =  TIMx->CR2;
    378            
    379            /* Get the TIMx CCMR1 register value */
    380            tmpccmrx = TIMx->CCMR1;
    381              
    382            /* Reset the Output Compare mode and Capture/Compare selection Bits */
    383            tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_OC2M));
    384            tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_CC2S));
    385            
    386            /* Select the Output Compare Mode */
    387            tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
   \   0000000C   0xF648 0x45FF      MOVW     R5,#+36095
   \   00000010   0x8C04             LDRH     R4,[R0, #+32]
   \   00000012   0x8882             LDRH     R2,[R0, #+4]
   \   00000014   0x8B03             LDRH     R3,[R0, #+24]
    388            
    389            /* Reset the Output Polarity level */
    390            tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2P));
    391            /* Set the Output Compare Polarity */
    392            tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
    393            
    394            /* Set the Output State */
    395            tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
   \   00000016   0x884E             LDRH     R6,[R1, #+2]
   \   00000018   0x402B             ANDS     R3,R5,R3
   \   0000001A   0x880D             LDRH     R5,[R1, #+0]
   \   0000001C   0xEA43 0x2305      ORR      R3,R3,R5, LSL #+8
   \   00000020   0xF64F 0x75DF      MOVW     R5,#+65503
   \   00000024   0x402C             ANDS     R4,R5,R4
   \   00000026   0x890D             LDRH     R5,[R1, #+8]
   \   00000028   0x4335             ORRS     R5,R6,R5
   \   0000002A   0xEA44 0x1405      ORR      R4,R4,R5, LSL #+4
    396              
    397            if((TIMx == TIM1) || (TIMx == TIM8))
   \   0000002E   0x.... 0x....      LDR.W    R5,??DataTable8  ;; 0x40012c00
   \   00000032   0x42A8             CMP      R0,R5
   \   00000034   0xBF1C             ITT      NE 
   \   00000036   0x.... 0x....      LDRNE.W  R5,??DataTable8_6  ;; 0x40013400
   \   0000003A   0x42A8             CMPNE    R0,R5
   \   0000003C   0xD113             BNE.N    ??TIM_OC2Init_0
    398            {
    399              assert_param(IS_TIM_OUTPUTN_STATE(TIM_OCInitStruct->TIM_OutputNState));
    400              assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    401              assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    402              assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    403              
    404              /* Reset the Output N Polarity level */
    405              tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2NP));
    406              /* Set the Output N Polarity */
    407              tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
    408              
    409              /* Reset the Output N State */
    410              tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2NE));    
    411              /* Set the Output N State */
    412              tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
   \   0000003E   0xF64F 0x757F      MOVW     R5,#+65407
   \   00000042   0x402C             ANDS     R4,R5,R4
   \   00000044   0x894D             LDRH     R5,[R1, #+10]
    413              
    414              /* Reset the Output Compare and Output Compare N IDLE State */
    415              tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS2));
    416              tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS2N));
    417              
    418              /* Set the Output Idle state */
    419              tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
    420              /* Set the Output N Idle state */
    421              tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
   \   00000046   0x89CE             LDRH     R6,[R1, #+14]
   \   00000048   0xEA44 0x1405      ORR      R4,R4,R5, LSL #+4
   \   0000004C   0xF64F 0x75BF      MOVW     R5,#+65471
   \   00000050   0x402C             ANDS     R4,R5,R4
   \   00000052   0x888D             LDRH     R5,[R1, #+4]
   \   00000054   0xEA44 0x1405      ORR      R4,R4,R5, LSL #+4
   \   00000058   0xF24F 0x35FF      MOVW     R5,#+62463
   \   0000005C   0x402A             ANDS     R2,R5,R2
   \   0000005E   0x898D             LDRH     R5,[R1, #+12]
   \   00000060   0x4335             ORRS     R5,R6,R5
   \   00000062   0xEA42 0x0285      ORR      R2,R2,R5, LSL #+2
    422            }
    423            /* Write to TIMx CR2 */
    424            TIMx->CR2 = tmpcr2;
   \                     ??TIM_OC2Init_0: (+1)
   \   00000066   0x8082             STRH     R2,[R0, #+4]
    425            
    426            /* Write to TIMx CCMR1 */
    427            TIMx->CCMR1 = tmpccmrx;
   \   00000068   0x8303             STRH     R3,[R0, #+24]
    428          
    429            /* Set the Capture Compare Register value */
    430            TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
   \   0000006A   0x88C9             LDRH     R1,[R1, #+6]
   \   0000006C   0x8701             STRH     R1,[R0, #+56]
    431            
    432            /* Write to TIMx CCER */
    433            TIMx->CCER = tmpccer;
   \   0000006E   0x8404             STRH     R4,[R0, #+32]
    434          }
   \   00000070   0xBC70             POP      {R4-R6}
   \   00000072   0x4770             BX       LR               ;; return
    435          
    436          /**
    437            * @brief  Initializes the TIMx Channel3 according to the specified
    438            *         parameters in the TIM_OCInitStruct.
    439            * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
    440            * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
    441            *         that contains the configuration information for the specified TIM peripheral.
    442            * @retval None
    443            */

   \                                 In section .text, align 2, keep-with-next
    444          void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
    445          {
   \                     TIM_OC3Init: (+1)
   \   00000000   0xB470             PUSH     {R4-R6}
    446            uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
    447             
    448            /* Check the parameters */
    449            assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 
    450            assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
    451            assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
    452            assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
    453            /* Disable the Channel 2: Reset the CC2E Bit */
    454            TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC3E));
   \   00000002   0x8C02             LDRH     R2,[R0, #+32]
   \   00000004   0xF64F 0x63FF      MOVW     R3,#+65279
   \   00000008   0x401A             ANDS     R2,R3,R2
   \   0000000A   0x8402             STRH     R2,[R0, #+32]
    455            
    456            /* Get the TIMx CCER register value */
    457            tmpccer = TIMx->CCER;
    458            /* Get the TIMx CR2 register value */
    459            tmpcr2 =  TIMx->CR2;
    460            
    461            /* Get the TIMx CCMR2 register value */
    462            tmpccmrx = TIMx->CCMR2;
    463              
    464            /* Reset the Output Compare mode and Capture/Compare selection Bits */
    465            tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_OC3M));
    466            tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_CC3S));  
    467            /* Select the Output Compare Mode */
    468            tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
   \   0000000C   0xF64F 0x758C      MOVW     R5,#+65420
   \   00000010   0x8C04             LDRH     R4,[R0, #+32]
   \   00000012   0x8882             LDRH     R2,[R0, #+4]
   \   00000014   0x8B83             LDRH     R3,[R0, #+28]
    469            
    470            /* Reset the Output Polarity level */
    471            tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3P));
    472            /* Set the Output Compare Polarity */
    473            tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
    474            
    475            /* Set the Output State */
    476            tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
   \   00000016   0x884E             LDRH     R6,[R1, #+2]
   \   00000018   0x402B             ANDS     R3,R5,R3
   \   0000001A   0x880D             LDRH     R5,[R1, #+0]
   \   0000001C   0x432B             ORRS     R3,R5,R3
   \   0000001E   0xF64F 0x55FF      MOVW     R5,#+65023
   \   00000022   0x402C             ANDS     R4,R5,R4
   \   00000024   0x890D             LDRH     R5,[R1, #+8]
   \   00000026   0x4335             ORRS     R5,R6,R5
   \   00000028   0xEA44 0x2405      ORR      R4,R4,R5, LSL #+8
    477              
    478            if((TIMx == TIM1) || (TIMx == TIM8))
   \   0000002C   0x.... 0x....      LDR.W    R5,??DataTable8  ;; 0x40012c00
   \   00000030   0x42A8             CMP      R0,R5
   \   00000032   0xBF1C             ITT      NE 
   \   00000034   0x.... 0x....      LDRNE.W  R5,??DataTable8_6  ;; 0x40013400
   \   00000038   0x42A8             CMPNE    R0,R5
   \   0000003A   0xD113             BNE.N    ??TIM_OC3Init_0
    479            {
    480              assert_param(IS_TIM_OUTPUTN_STATE(TIM_OCInitStruct->TIM_OutputNState));
    481              assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    482              assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    483              assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    484              
    485              /* Reset the Output N Polarity level */
    486              tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3NP));
    487              /* Set the Output N Polarity */
    488              tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
    489              /* Reset the Output N State */
    490              tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3NE));
    491              
    492              /* Set the Output N State */
    493              tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
   \   0000003C   0xF24F 0x75FF      MOVW     R5,#+63487
   \   00000040   0x402C             ANDS     R4,R5,R4
   \   00000042   0x894D             LDRH     R5,[R1, #+10]
    494              /* Reset the Output Compare and Output Compare N IDLE State */
    495              tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS3));
    496              tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS3N));
    497              /* Set the Output Idle state */
    498              tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
    499              /* Set the Output N Idle state */
    500              tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
   \   00000044   0x89CE             LDRH     R6,[R1, #+14]
   \   00000046   0xEA44 0x2405      ORR      R4,R4,R5, LSL #+8
   \   0000004A   0xF64F 0x35FF      MOVW     R5,#+64511
   \   0000004E   0x402C             ANDS     R4,R5,R4
   \   00000050   0x888D             LDRH     R5,[R1, #+4]
   \   00000052   0xEA44 0x2405      ORR      R4,R4,R5, LSL #+8
   \   00000056   0xF64C 0x75FF      MOVW     R5,#+53247
   \   0000005A   0x402A             ANDS     R2,R5,R2
   \   0000005C   0x898D             LDRH     R5,[R1, #+12]
   \   0000005E   0x4335             ORRS     R5,R6,R5
   \   00000060   0xEA42 0x1205      ORR      R2,R2,R5, LSL #+4
    501            }
    502            /* Write to TIMx CR2 */
    503            TIMx->CR2 = tmpcr2;
   \                     ??TIM_OC3Init_0: (+1)
   \   00000064   0x8082             STRH     R2,[R0, #+4]
    504            
    505            /* Write to TIMx CCMR2 */
    506            TIMx->CCMR2 = tmpccmrx;
   \   00000066   0x8383             STRH     R3,[R0, #+28]
    507          
    508            /* Set the Capture Compare Register value */
    509            TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
   \   00000068   0x88C9             LDRH     R1,[R1, #+6]
   \   0000006A   0x8781             STRH     R1,[R0, #+60]
    510            
    511            /* Write to TIMx CCER */
    512            TIMx->CCER = tmpccer;
   \   0000006C   0x8404             STRH     R4,[R0, #+32]
    513          }
   \   0000006E   0xBC70             POP      {R4-R6}
   \   00000070   0x4770             BX       LR               ;; return
    514          
    515          /**
    516            * @brief  Initializes the TIMx Channel4 according to the specified
    517            *         parameters in the TIM_OCInitStruct.
    518            * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
    519            * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
    520            *         that contains the configuration information for the specified TIM peripheral.
    521            * @retval None
    522            */

   \                                 In section .text, align 2, keep-with-next
    523          void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
    524          {
   \                     TIM_OC4Init: (+1)
   \   00000000   0xB470             PUSH     {R4-R6}
    525            uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
    526             
    527            /* Check the parameters */
    528            assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 
    529            assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
    530            assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
    531            assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
    532            /* Disable the Channel 2: Reset the CC4E Bit */
    533            TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC4E));
   \   00000002   0x8C02             LDRH     R2,[R0, #+32]
   \   00000004   0xF64E 0x73FF      MOVW     R3,#+61439
   \   00000008   0x401A             ANDS     R2,R3,R2
   \   0000000A   0x8402             STRH     R2,[R0, #+32]
    534            
    535            /* Get the TIMx CCER register value */
    536            tmpccer = TIMx->CCER;
    537            /* Get the TIMx CR2 register value */
    538            tmpcr2 =  TIMx->CR2;
    539            
    540            /* Get the TIMx CCMR2 register value */
    541            tmpccmrx = TIMx->CCMR2;
    542              
    543            /* Reset the Output Compare mode and Capture/Compare selection Bits */
    544            tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_OC4M));
    545            tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_CC4S));
    546            
    547            /* Select the Output Compare Mode */
    548            tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
   \   0000000C   0xF648 0x45FF      MOVW     R5,#+36095
   \   00000010   0x8C04             LDRH     R4,[R0, #+32]
   \   00000012   0x8882             LDRH     R2,[R0, #+4]
   \   00000014   0x8B83             LDRH     R3,[R0, #+28]
    549            
    550            /* Reset the Output Polarity level */
    551            tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC4P));
    552            /* Set the Output Compare Polarity */
    553            tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
    554            
    555            /* Set the Output State */
    556            tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
   \   00000016   0x884E             LDRH     R6,[R1, #+2]
   \   00000018   0x402B             ANDS     R3,R5,R3
   \   0000001A   0x880D             LDRH     R5,[R1, #+0]
   \   0000001C   0xEA43 0x2305      ORR      R3,R3,R5, LSL #+8
   \   00000020   0xF64D 0x75FF      MOVW     R5,#+57343
   \   00000024   0x402C             ANDS     R4,R5,R4
   \   00000026   0x890D             LDRH     R5,[R1, #+8]
   \   00000028   0x4335             ORRS     R5,R6,R5
   \   0000002A   0xEA44 0x3405      ORR      R4,R4,R5, LSL #+12
    557              
    558            if((TIMx == TIM1) || (TIMx == TIM8))
   \   0000002E   0x.... 0x....      LDR.W    R5,??DataTable8  ;; 0x40012c00
   \   00000032   0x42A8             CMP      R0,R5
   \   00000034   0xBF1C             ITT      NE 
   \   00000036   0x.... 0x....      LDRNE.W  R5,??DataTable8_6  ;; 0x40013400
   \   0000003A   0x42A8             CMPNE    R0,R5
   \   0000003C   0xD105             BNE.N    ??TIM_OC4Init_0
    559            {
    560              assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    561              /* Reset the Output Compare IDLE State */
    562              tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS4));
    563              /* Set the Output Idle state */
    564              tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
   \   0000003E   0xF64B 0x75FF      MOVW     R5,#+49151
   \   00000042   0x402A             ANDS     R2,R5,R2
   \   00000044   0x898D             LDRH     R5,[R1, #+12]
   \   00000046   0xEA42 0x1285      ORR      R2,R2,R5, LSL #+6
    565            }
    566            /* Write to TIMx CR2 */
    567            TIMx->CR2 = tmpcr2;
   \                     ??TIM_OC4Init_0: (+1)
   \   0000004A   0x8082             STRH     R2,[R0, #+4]
    568            
    569            /* Write to TIMx CCMR2 */  
    570            TIMx->CCMR2 = tmpccmrx;
   \   0000004C   0x8383             STRH     R3,[R0, #+28]
    571          
    572            /* Set the Capture Compare Register value */
    573            TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
   \   0000004E   0x88C9             LDRH     R1,[R1, #+6]
   \   00000050   0xF8A0 0x1040      STRH     R1,[R0, #+64]
    574            
    575            /* Write to TIMx CCER */
    576            TIMx->CCER = tmpccer;
   \   00000054   0x8404             STRH     R4,[R0, #+32]
    577          }
   \   00000056   0xBC70             POP      {R4-R6}
   \   00000058   0x4770             BX       LR               ;; return
    578          
    579          /**
    580            * @brief  Initializes the TIM peripheral according to the specified
    581            *         parameters in the TIM_ICInitStruct.
    582            * @param  TIMx: where x can be  1 to 17 except 6 and 7 to select the TIM peripheral.
    583            * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure
    584            *         that contains the configuration information for the specified TIM peripheral.
    585            * @retval None
    586            */

   \                                 In section .text, align 2, keep-with-next
    587          void TIM_ICInit(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
    588          {
   \                     TIM_ICInit: (+1)
   \   00000000   0xB5F0             PUSH     {R4-R7,LR}
    589            /* Check the parameters */
    590            assert_param(IS_TIM_CHANNEL(TIM_ICInitStruct->TIM_Channel));  
    591            assert_param(IS_TIM_IC_SELECTION(TIM_ICInitStruct->TIM_ICSelection));
    592            assert_param(IS_TIM_IC_PRESCALER(TIM_ICInitStruct->TIM_ICPrescaler));
    593            assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
    594            
    595            if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
    596               (TIMx == TIM4) ||(TIMx == TIM5))
    597            {
    598              assert_param(IS_TIM_IC_POLARITY(TIM_ICInitStruct->TIM_ICPolarity));
    599            }
    600            else
    601            {
    602              assert_param(IS_TIM_IC_POLARITY_LITE(TIM_ICInitStruct->TIM_ICPolarity));
    603            }
    604            if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
   \   00000002   0x884C             LDRH     R4,[R1, #+2]
   \   00000004   0x888B             LDRH     R3,[R1, #+4]
   \   00000006   0x890A             LDRH     R2,[R1, #+8]
   \   00000008   0x880E             LDRH     R6,[R1, #+0]
   \   0000000A   0x.... 0x....      LDR.W    R5,??DataTable8  ;; 0x40012c00
   \   0000000E   0xBBB6             CBNZ.N   R6,??TIM_ICInit_0
    605            {
    606              assert_param(IS_TIM_LIST8_PERIPH(TIMx));
    607              /* TI1 Configuration */
    608              TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
    609                         TIM_ICInitStruct->TIM_ICSelection,
    610                         TIM_ICInitStruct->TIM_ICFilter);
   \   00000010   0x8C06             LDRH     R6,[R0, #+32]
   \   00000012   0xF64F 0x77FE      MOVW     R7,#+65534
   \   00000016   0x403E             ANDS     R6,R7,R6
   \   00000018   0x8406             STRH     R6,[R0, #+32]
   \   0000001A   0xF64F 0x7C0C      MOVW     R12,#+65292
   \   0000001E   0x8B07             LDRH     R7,[R0, #+24]
   \   00000020   0x8C06             LDRH     R6,[R0, #+32]
   \   00000022   0xEA0C 0x0707      AND      R7,R12,R7
   \   00000026   0x433B             ORRS     R3,R3,R7
   \   00000028   0xEA43 0x1202      ORR      R2,R3,R2, LSL #+4
   \   0000002C   0x42A8             CMP      R0,R5
   \   0000002E   0xBF1C             ITT      NE 
   \   00000030   0x.... 0x....      LDRNE.W  R3,??DataTable8_6  ;; 0x40013400
   \   00000034   0x4298             CMPNE    R0,R3
   \   00000036   0xD010             BEQ.N    ??TIM_ICInit_1
   \   00000038   0xF1B0 0x4F80      CMP      R0,#+1073741824
   \   0000003C   0xBF1C             ITT      NE 
   \   0000003E   0x.... 0x....      LDRNE.W  R3,??DataTable8_1  ;; 0x40000400
   \   00000042   0x4298             CMPNE    R0,R3
   \   00000044   0xD009             BEQ.N    ??TIM_ICInit_1
   \   00000046   0x.... 0x....      LDR.W    R3,??DataTable8_2  ;; 0x40000800
   \   0000004A   0x4298             CMP      R0,R3
   \   0000004C   0xBF1E             ITTT     NE 
   \   0000004E   0x.... 0x....      LDRNE.W  R3,??DataTable8_3  ;; 0x40000c00
   \   00000052   0x4298             CMPNE    R0,R3
   \   00000054   0xF64F 0x73F5      MOVWNE   R3,#+65525
   \   00000058   0xD101             BNE.N    ??TIM_ICInit_2
   \                     ??TIM_ICInit_1: (+1)
   \   0000005A   0xF64F 0x73FD      MOVW     R3,#+65533
   \                     ??TIM_ICInit_2: (+1)
   \   0000005E   0x4033             ANDS     R3,R3,R6
   \   00000060   0x4323             ORRS     R3,R4,R3
   \   00000062   0xF043 0x0301      ORR      R3,R3,#0x1
   \   00000066   0x8302             STRH     R2,[R0, #+24]
   \   00000068   0x8403             STRH     R3,[R0, #+32]
    611              /* Set the Input Capture Prescaler value */
    612              TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
   \   0000006A   0xF64F 0x73F3      MOVW     R3,#+65523
   \   0000006E   0x88C9             LDRH     R1,[R1, #+6]
   \   00000070   0x8B02             LDRH     R2,[R0, #+24]
   \   00000072   0x401A             ANDS     R2,R3,R2
   \   00000074   0x8302             STRH     R2,[R0, #+24]
   \   00000076   0x8B02             LDRH     R2,[R0, #+24]
   \   00000078   0x4311             ORRS     R1,R1,R2
   \   0000007A   0x8301             STRH     R1,[R0, #+24]
    613            }
    614            else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
    615            {
    616              assert_param(IS_TIM_LIST6_PERIPH(TIMx));
    617              /* TI2 Configuration */
    618              TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
    619                         TIM_ICInitStruct->TIM_ICSelection,
    620                         TIM_ICInitStruct->TIM_ICFilter);
    621              /* Set the Input Capture Prescaler value */
    622              TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
   \   0000007C   0xBDF0             POP      {R4-R7,PC}
   \                     ??TIM_ICInit_0: (+1)
   \   0000007E   0x2E04             CMP      R6,#+4
   \   00000080   0xD13C             BNE.N    ??TIM_ICInit_3
   \   00000082   0x8C06             LDRH     R6,[R0, #+32]
   \   00000084   0xF64F 0x77EF      MOVW     R7,#+65519
   \   00000088   0x403E             ANDS     R6,R7,R6
   \   0000008A   0x8406             STRH     R6,[R0, #+32]
   \   0000008C   0xF640 0x4EFF      MOVW     LR,#+3327
   \   00000090   0x8B07             LDRH     R7,[R0, #+24]
   \   00000092   0x8C06             LDRH     R6,[R0, #+32]
   \   00000094   0xEA0E 0x0707      AND      R7,LR,R7
   \   00000098   0xEA47 0x3202      ORR      R2,R7,R2, LSL #+12
   \   0000009C   0xEA42 0x2203      ORR      R2,R2,R3, LSL #+8
   \   000000A0   0x42A8             CMP      R0,R5
   \   000000A2   0xBF1C             ITT      NE 
   \   000000A4   0x.... 0x....      LDRNE.W  R3,??DataTable8_6  ;; 0x40013400
   \   000000A8   0x4298             CMPNE    R0,R3
   \   000000AA   0xD013             BEQ.N    ??TIM_ICInit_4
   \   000000AC   0xF1B0 0x4F80      CMP      R0,#+1073741824
   \   000000B0   0xBF1C             ITT      NE 
   \   000000B2   0x.... 0x....      LDRNE.W  R3,??DataTable8_1  ;; 0x40000400
   \   000000B6   0x4298             CMPNE    R0,R3
   \   000000B8   0xD00C             BEQ.N    ??TIM_ICInit_4
   \   000000BA   0x.... 0x....      LDR.W    R3,??DataTable8_2  ;; 0x40000800
   \   000000BE   0x4298             CMP      R0,R3
   \   000000C0   0xBF1C             ITT      NE 
   \   000000C2   0x.... 0x....      LDRNE.W  R3,??DataTable8_3  ;; 0x40000c00
   \   000000C6   0x4298             CMPNE    R0,R3
   \   000000C8   0xD004             BEQ.N    ??TIM_ICInit_4
   \   000000CA   0xF64F 0x735F      MOVW     R3,#+65375
   \   000000CE   0x4033             ANDS     R3,R3,R6
   \   000000D0   0x4323             ORRS     R3,R4,R3
   \   000000D2   0xE004             B.N      ??TIM_ICInit_5
   \                     ??TIM_ICInit_4: (+1)
   \   000000D4   0xF64F 0x73DF      MOVW     R3,#+65503
   \   000000D8   0x4033             ANDS     R3,R3,R6
   \   000000DA   0xEA43 0x1304      ORR      R3,R3,R4, LSL #+4
   \                     ??TIM_ICInit_5: (+1)
   \   000000DE   0xF043 0x0310      ORR      R3,R3,#0x10
   \   000000E2   0x8302             STRH     R2,[R0, #+24]
   \   000000E4   0x8403             STRH     R3,[R0, #+32]
   \   000000E6   0xF24F 0x33FF      MOVW     R3,#+62463
   \   000000EA   0x88C9             LDRH     R1,[R1, #+6]
   \   000000EC   0x8B02             LDRH     R2,[R0, #+24]
   \   000000EE   0x401A             ANDS     R2,R3,R2
   \   000000F0   0x8302             STRH     R2,[R0, #+24]
   \   000000F2   0x8B02             LDRH     R2,[R0, #+24]
   \   000000F4   0xEA42 0x2101      ORR      R1,R2,R1, LSL #+8
   \   000000F8   0x8301             STRH     R1,[R0, #+24]
    623            }
   \   000000FA   0xBDF0             POP      {R4-R7,PC}
    624            else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
   \                     ??TIM_ICInit_3: (+1)
   \   000000FC   0x2E08             CMP      R6,#+8
   \   000000FE   0x8C06             LDRH     R6,[R0, #+32]
   \   00000100   0xD139             BNE.N    ??TIM_ICInit_6
    625            {
    626              assert_param(IS_TIM_LIST3_PERIPH(TIMx));
    627              /* TI3 Configuration */
    628              TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
    629                         TIM_ICInitStruct->TIM_ICSelection,
    630                         TIM_ICInitStruct->TIM_ICFilter);
   \   00000102   0xF64F 0x67FF      MOVW     R7,#+65279
   \   00000106   0x403E             ANDS     R6,R7,R6
   \   00000108   0x8406             STRH     R6,[R0, #+32]
   \   0000010A   0xF64F 0x7E0C      MOVW     LR,#+65292
   \   0000010E   0x8B87             LDRH     R7,[R0, #+28]
   \   00000110   0x8C06             LDRH     R6,[R0, #+32]
   \   00000112   0xEA0E 0x0707      AND      R7,LR,R7
   \   00000116   0x433B             ORRS     R3,R3,R7
   \   00000118   0xEA43 0x1202      ORR      R2,R3,R2, LSL #+4
   \   0000011C   0x42A8             CMP      R0,R5
   \   0000011E   0xBF1C             ITT      NE 
   \   00000120   0x.... 0x....      LDRNE.W  R3,??DataTable8_6  ;; 0x40013400
   \   00000124   0x4298             CMPNE    R0,R3
   \   00000126   0xD013             BEQ.N    ??TIM_ICInit_7
   \   00000128   0xF1B0 0x4F80      CMP      R0,#+1073741824
   \   0000012C   0xBF1C             ITT      NE 
   \   0000012E   0x.... 0x....      LDRNE.W  R3,??DataTable8_1  ;; 0x40000400
   \   00000132   0x4298             CMPNE    R0,R3
   \   00000134   0xD00C             BEQ.N    ??TIM_ICInit_7
   \   00000136   0x.... 0x....      LDR.W    R3,??DataTable8_2  ;; 0x40000800
   \   0000013A   0x4298             CMP      R0,R3
   \   0000013C   0xBF1C             ITT      NE 
   \   0000013E   0x.... 0x....      LDRNE.W  R3,??DataTable8_3  ;; 0x40000c00
   \   00000142   0x4298             CMPNE    R0,R3
   \   00000144   0xD004             BEQ.N    ??TIM_ICInit_7
   \   00000146   0xF24F 0x53FF      MOVW     R3,#+62975
   \   0000014A   0x4033             ANDS     R3,R3,R6
   \   0000014C   0x4323             ORRS     R3,R4,R3
   \   0000014E   0xE004             B.N      ??TIM_ICInit_8
   \                     ??TIM_ICInit_7: (+1)
   \   00000150   0xF64F 0x53FF      MOVW     R3,#+65023
   \   00000154   0x4033             ANDS     R3,R3,R6
   \   00000156   0xEA43 0x2304      ORR      R3,R3,R4, LSL #+8
   \                     ??TIM_ICInit_8: (+1)
   \   0000015A   0xF443 0x7380      ORR      R3,R3,#0x100
   \   0000015E   0x8382             STRH     R2,[R0, #+28]
   \   00000160   0x8403             STRH     R3,[R0, #+32]
    631              /* Set the Input Capture Prescaler value */
    632              TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
   \   00000162   0xF64F 0x73F3      MOVW     R3,#+65523
   \   00000166   0x88C9             LDRH     R1,[R1, #+6]
   \   00000168   0x8B82             LDRH     R2,[R0, #+28]
   \   0000016A   0x401A             ANDS     R2,R3,R2
   \   0000016C   0x8382             STRH     R2,[R0, #+28]
   \   0000016E   0x8B82             LDRH     R2,[R0, #+28]
   \   00000170   0x4311             ORRS     R1,R1,R2
   \   00000172   0x8381             STRH     R1,[R0, #+28]
    633            }
    634            else
    635            {
    636              assert_param(IS_TIM_LIST3_PERIPH(TIMx));
    637              /* TI4 Configuration */
    638              TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
    639                         TIM_ICInitStruct->TIM_ICSelection,
    640                         TIM_ICInitStruct->TIM_ICFilter);
    641              /* Set the Input Capture Prescaler value */
    642              TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
    643            }
    644          }
   \   00000174   0xBDF0             POP      {R4-R7,PC}
   \                     ??TIM_ICInit_6: (+1)
   \   00000176   0xF64E 0x77FF      MOVW     R7,#+61439
   \   0000017A   0x403E             ANDS     R6,R7,R6
   \   0000017C   0x8406             STRH     R6,[R0, #+32]
   \   0000017E   0xF640 0x4EFF      MOVW     LR,#+3327
   \   00000182   0x8B87             LDRH     R7,[R0, #+28]
   \   00000184   0x8C06             LDRH     R6,[R0, #+32]
   \   00000186   0xEA0E 0x0707      AND      R7,LR,R7
   \   0000018A   0xEA47 0x2303      ORR      R3,R7,R3, LSL #+8
   \   0000018E   0xEA43 0x3202      ORR      R2,R3,R2, LSL #+12
   \   00000192   0x42A8             CMP      R0,R5
   \   00000194   0xBF1C             ITT      NE 
   \   00000196   0x.... 0x....      LDRNE.W  R3,??DataTable8_6  ;; 0x40013400
   \   0000019A   0x4298             CMPNE    R0,R3
   \   0000019C   0xD013             BEQ.N    ??TIM_ICInit_9
   \   0000019E   0xF1B0 0x4F80      CMP      R0,#+1073741824
   \   000001A2   0xBF1C             ITT      NE 
   \   000001A4   0x.... 0x....      LDRNE.W  R3,??DataTable8_1  ;; 0x40000400
   \   000001A8   0x4298             CMPNE    R0,R3
   \   000001AA   0xD00C             BEQ.N    ??TIM_ICInit_9
   \   000001AC   0x.... 0x....      LDR.W    R3,??DataTable8_2  ;; 0x40000800
   \   000001B0   0x4298             CMP      R0,R3
   \   000001B2   0xBF1C             ITT      NE 
   \   000001B4   0x.... 0x....      LDRNE.W  R3,??DataTable8_3  ;; 0x40000c00
   \   000001B8   0x4298             CMPNE    R0,R3
   \   000001BA   0xD004             BEQ.N    ??TIM_ICInit_9
   \   000001BC   0xF647 0x53FF      MOVW     R3,#+32255
   \   000001C0   0x4033             ANDS     R3,R3,R6
   \   000001C2   0x4323             ORRS     R3,R4,R3
   \   000001C4   0xE004             B.N      ??TIM_ICInit_10
   \                     ??TIM_ICInit_9: (+1)
   \   000001C6   0xF64D 0x73FF      MOVW     R3,#+57343
   \   000001CA   0x4033             ANDS     R3,R3,R6
   \   000001CC   0xEA43 0x3304      ORR      R3,R3,R4, LSL #+12
   \                     ??TIM_ICInit_10: (+1)
   \   000001D0   0xF443 0x5380      ORR      R3,R3,#0x1000
   \   000001D4   0x8382             STRH     R2,[R0, #+28]
   \   000001D6   0x8403             STRH     R3,[R0, #+32]
   \   000001D8   0xF24F 0x33FF      MOVW     R3,#+62463
   \   000001DC   0x88C9             LDRH     R1,[R1, #+6]
   \   000001DE   0x8B82             LDRH     R2,[R0, #+28]
   \   000001E0   0x401A             ANDS     R2,R3,R2
   \   000001E2   0x8382             STRH     R2,[R0, #+28]
   \   000001E4   0x8B82             LDRH     R2,[R0, #+28]
   \   000001E6   0xEA42 0x2101      ORR      R1,R2,R1, LSL #+8
   \   000001EA   0x8381             STRH     R1,[R0, #+28]
   \   000001EC   0xBDF0             POP      {R4-R7,PC}       ;; return
    645          
    646          /**
    647            * @brief  Configures the TIM peripheral according to the specified
    648            *         parameters in the TIM_ICInitStruct to measure an external PWM signal.
    649            * @param  TIMx: where x can be  1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral.
    650            * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure
    651            *         that contains the configuration information for the specified TIM peripheral.
    652            * @retval None
    653            */

   \                                 In section .text, align 2, keep-with-next
    654          void TIM_PWMIConfig(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
    655          {
   \                     TIM_PWMIConfig: (+1)
   \   00000000   0xE92D 0x43F0      PUSH     {R4-R9,LR}
    656            uint16_t icoppositepolarity = TIM_ICPolarity_Rising;
    657            uint16_t icoppositeselection = TIM_ICSelection_DirectTI;
    658            /* Check the parameters */
    659            assert_param(IS_TIM_LIST6_PERIPH(TIMx));
    660            /* Select the Opposite Input Polarity */
    661            if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
   \   00000004   0x884D             LDRH     R5,[R1, #+2]
   \   00000006   0x2200             MOVS     R2,#+0
   \   00000008   0x2401             MOVS     R4,#+1
   \   0000000A   0xB905             CBNZ.N   R5,??TIM_PWMIConfig_0
    662            {
    663              icoppositepolarity = TIM_ICPolarity_Falling;
   \   0000000C   0x2202             MOVS     R2,#+2
    664            }
    665            else
    666            {
    667              icoppositepolarity = TIM_ICPolarity_Rising;
    668            }
    669            /* Select the Opposite Input */
    670            if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
   \                     ??TIM_PWMIConfig_0: (+1)
   \   0000000E   0x888E             LDRH     R6,[R1, #+4]
    671            {
    672              icoppositeselection = TIM_ICSelection_IndirectTI;
    673            }
    674            else
    675            {
    676              icoppositeselection = TIM_ICSelection_DirectTI;
    677            }
    678            if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
   \   00000010   0x.... 0x....      LDR.W    R3,??DataTable8  ;; 0x40012c00
   \   00000014   0x2E01             CMP      R6,#+1
   \   00000016   0xBF08             IT       EQ 
   \   00000018   0x2402             MOVEQ    R4,#+2
   \   0000001A   0xF8B1 0xC000      LDRH     R12,[R1, #+0]
   \   0000001E   0x890F             LDRH     R7,[R1, #+8]
   \   00000020   0xF1BC 0x0F00      CMP      R12,#+0
   \   00000024   0xF8B0 0xC020      LDRH     R12,[R0, #+32]
   \   00000028   0xD172             BNE.N    ??TIM_PWMIConfig_1
    679            {
    680              /* TI1 Configuration */
    681              TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
    682                         TIM_ICInitStruct->TIM_ICFilter);
   \   0000002A   0xF64F 0x7EFE      MOVW     LR,#+65534
   \   0000002E   0xEA0E 0x0C0C      AND      R12,LR,R12
   \   00000032   0xF8A0 0xC020      STRH     R12,[R0, #+32]
   \   00000036   0xF64F 0x780C      MOVW     R8,#+65292
   \   0000003A   0xF8B0 0xE018      LDRH     LR,[R0, #+24]
   \   0000003E   0xF8B0 0xC020      LDRH     R12,[R0, #+32]
   \   00000042   0xEA08 0x0E0E      AND      LR,R8,LR
   \   00000046   0xEA46 0x060E      ORR      R6,R6,LR
   \   0000004A   0xEA46 0x1607      ORR      R6,R6,R7, LSL #+4
   \   0000004E   0x4298             CMP      R0,R3
   \   00000050   0xBF1C             ITT      NE 
   \   00000052   0x....             LDRNE.N  R7,??DataTable8_6  ;; 0x40013400
   \   00000054   0x42B8             CMPNE    R0,R7
   \   00000056   0xD00D             BEQ.N    ??TIM_PWMIConfig_2
   \   00000058   0xF1B0 0x4F80      CMP      R0,#+1073741824
   \   0000005C   0xBF1C             ITT      NE 
   \   0000005E   0x....             LDRNE.N  R7,??DataTable8_1  ;; 0x40000400
   \   00000060   0x42B8             CMPNE    R0,R7
   \   00000062   0xD007             BEQ.N    ??TIM_PWMIConfig_2
   \   00000064   0x....             LDR.N    R7,??DataTable8_2  ;; 0x40000800
   \   00000066   0x42B8             CMP      R0,R7
   \   00000068   0xBF1E             ITTT     NE 
   \   0000006A   0x....             LDRNE.N  R7,??DataTable8_3  ;; 0x40000c00
   \   0000006C   0x42B8             CMPNE    R0,R7
   \   0000006E   0xF64F 0x77F5      MOVWNE   R7,#+65525
   \   00000072   0xD101             BNE.N    ??TIM_PWMIConfig_3
   \                     ??TIM_PWMIConfig_2: (+1)
   \   00000074   0xF64F 0x77FD      MOVW     R7,#+65533
   \                     ??TIM_PWMIConfig_3: (+1)
   \   00000078   0xEA07 0x070C      AND      R7,R7,R12
   \   0000007C   0x433D             ORRS     R5,R5,R7
   \   0000007E   0xF045 0x0501      ORR      R5,R5,#0x1
   \   00000082   0x8306             STRH     R6,[R0, #+24]
   \   00000084   0x8405             STRH     R5,[R0, #+32]
    683              /* Set the Input Capture Prescaler value */
    684              TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
   \   00000086   0xF64F 0x77F3      MOVW     R7,#+65523
   \   0000008A   0x88CD             LDRH     R5,[R1, #+6]
   \   0000008C   0x8B06             LDRH     R6,[R0, #+24]
   \   0000008E   0x403E             ANDS     R6,R7,R6
   \   00000090   0x8306             STRH     R6,[R0, #+24]
    685              /* TI2 Configuration */
    686              TI2_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
   \   00000092   0xF640 0x4EFF      MOVW     LR,#+3327
   \   00000096   0x8B06             LDRH     R6,[R0, #+24]
   \   00000098   0x4335             ORRS     R5,R5,R6
   \   0000009A   0x8305             STRH     R5,[R0, #+24]
   \   0000009C   0xF64F 0x76EF      MOVW     R6,#+65519
   \   000000A0   0x890F             LDRH     R7,[R1, #+8]
   \   000000A2   0x8C05             LDRH     R5,[R0, #+32]
   \   000000A4   0x4035             ANDS     R5,R6,R5
   \   000000A6   0x8405             STRH     R5,[R0, #+32]
   \   000000A8   0x0116             LSLS     R6,R2,#+4
   \   000000AA   0xF8B0 0xC018      LDRH     R12,[R0, #+24]
   \   000000AE   0x8C05             LDRH     R5,[R0, #+32]
   \   000000B0   0xEA0E 0x0C0C      AND      R12,LR,R12
   \   000000B4   0x4298             CMP      R0,R3
   \   000000B6   0xEA4C 0x3707      ORR      R7,R12,R7, LSL #+12
   \   000000BA   0xBF1C             ITT      NE 
   \   000000BC   0x....             LDRNE.N  R3,??DataTable8_6  ;; 0x40013400
   \   000000BE   0x4298             CMPNE    R0,R3
   \   000000C0   0xEA47 0x2404      ORR      R4,R7,R4, LSL #+8
   \   000000C4   0xD010             BEQ.N    ??TIM_PWMIConfig_4
   \   000000C6   0xF1B0 0x4F80      CMP      R0,#+1073741824
   \   000000CA   0xBF1C             ITT      NE 
   \   000000CC   0x....             LDRNE.N  R3,??DataTable8_1  ;; 0x40000400
   \   000000CE   0x4298             CMPNE    R0,R3
   \   000000D0   0xD00A             BEQ.N    ??TIM_PWMIConfig_4
   \   000000D2   0x....             LDR.N    R3,??DataTable8_2  ;; 0x40000800
   \   000000D4   0x4298             CMP      R0,R3
   \   000000D6   0xBF1C             ITT      NE 
   \   000000D8   0x....             LDRNE.N  R3,??DataTable8_3  ;; 0x40000c00
   \   000000DA   0x4298             CMPNE    R0,R3
   \   000000DC   0xD004             BEQ.N    ??TIM_PWMIConfig_4
   \   000000DE   0xF64F 0x735F      MOVW     R3,#+65375
   \   000000E2   0x402B             ANDS     R3,R3,R5
   \   000000E4   0x431A             ORRS     R2,R2,R3
   \   000000E6   0xE003             B.N      ??TIM_PWMIConfig_5
   \                     ??TIM_PWMIConfig_4: (+1)
   \   000000E8   0xF64F 0x72DF      MOVW     R2,#+65503
   \   000000EC   0x402A             ANDS     R2,R2,R5
   \   000000EE   0x4332             ORRS     R2,R6,R2
   \                     ??TIM_PWMIConfig_5: (+1)
   \   000000F0   0xF042 0x0210      ORR      R2,R2,#0x10
   \   000000F4   0x8304             STRH     R4,[R0, #+24]
   \   000000F6   0x8402             STRH     R2,[R0, #+32]
    687              /* Set the Input Capture Prescaler value */
    688              TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
   \   000000F8   0xF24F 0x33FF      MOVW     R3,#+62463
   \   000000FC   0x88C9             LDRH     R1,[R1, #+6]
   \   000000FE   0x8B02             LDRH     R2,[R0, #+24]
   \   00000100   0x401A             ANDS     R2,R3,R2
   \   00000102   0x8302             STRH     R2,[R0, #+24]
   \   00000104   0x8B02             LDRH     R2,[R0, #+24]
   \   00000106   0xEA42 0x2101      ORR      R1,R2,R1, LSL #+8
   \   0000010A   0x8301             STRH     R1,[R0, #+24]
    689            }
    690            else
    691            { 
    692              /* TI2 Configuration */
    693              TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
    694                         TIM_ICInitStruct->TIM_ICFilter);
    695              /* Set the Input Capture Prescaler value */
    696              TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
    697              /* TI1 Configuration */
    698              TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
    699              /* Set the Input Capture Prescaler value */
    700              TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
    701            }
    702          }
   \   0000010C   0xE8BD 0x83F0      POP      {R4-R9,PC}
   \                     ??TIM_PWMIConfig_1: (+1)
   \   00000110   0xF64F 0x7EEF      MOVW     LR,#+65519
   \   00000114   0xEA0E 0x0C0C      AND      R12,LR,R12
   \   00000118   0xF8A0 0xC020      STRH     R12,[R0, #+32]
   \   0000011C   0xF640 0x49FF      MOVW     R9,#+3327
   \   00000120   0xF8B0 0x8018      LDRH     R8,[R0, #+24]
   \   00000124   0xF8B0 0xC020      LDRH     R12,[R0, #+32]
   \   00000128   0xEA09 0x0808      AND      R8,R9,R8
   \   0000012C   0xEA48 0x3707      ORR      R7,R8,R7, LSL #+12
   \   00000130   0xEA47 0x2606      ORR      R6,R7,R6, LSL #+8
   \   00000134   0x4298             CMP      R0,R3
   \   00000136   0xBF1C             ITT      NE 
   \   00000138   0x....             LDRNE.N  R7,??DataTable8_6  ;; 0x40013400
   \   0000013A   0x42B8             CMPNE    R0,R7
   \   0000013C   0xEA4F 0x1E05      LSL      LR,R5,#+4
   \   00000140   0xD011             BEQ.N    ??TIM_PWMIConfig_6
   \   00000142   0xF1B0 0x4F80      CMP      R0,#+1073741824
   \   00000146   0xBF1C             ITT      NE 
   \   00000148   0x....             LDRNE.N  R7,??DataTable8_1  ;; 0x40000400
   \   0000014A   0x42B8             CMPNE    R0,R7
   \   0000014C   0xD00B             BEQ.N    ??TIM_PWMIConfig_6
   \   0000014E   0x....             LDR.N    R7,??DataTable8_2  ;; 0x40000800
   \   00000150   0x42B8             CMP      R0,R7
   \   00000152   0xBF1C             ITT      NE 
   \   00000154   0x....             LDRNE.N  R7,??DataTable8_3  ;; 0x40000c00
   \   00000156   0x42B8             CMPNE    R0,R7
   \   00000158   0xD005             BEQ.N    ??TIM_PWMIConfig_6
   \   0000015A   0xF64F 0x775F      MOVW     R7,#+65375
   \   0000015E   0xEA07 0x070C      AND      R7,R7,R12
   \   00000162   0x433D             ORRS     R5,R5,R7
   \   00000164   0xE005             B.N      ??TIM_PWMIConfig_7
   \                     ??TIM_PWMIConfig_6: (+1)
   \   00000166   0xF64F 0x75DF      MOVW     R5,#+65503
   \   0000016A   0xEA05 0x050C      AND      R5,R5,R12
   \   0000016E   0xEA4E 0x0505      ORR      R5,LR,R5
   \                     ??TIM_PWMIConfig_7: (+1)
   \   00000172   0xF045 0x0510      ORR      R5,R5,#0x10
   \   00000176   0x8306             STRH     R6,[R0, #+24]
   \   00000178   0x8405             STRH     R5,[R0, #+32]
   \   0000017A   0xF24F 0x37FF      MOVW     R7,#+62463
   \   0000017E   0x88CD             LDRH     R5,[R1, #+6]
   \   00000180   0x8B06             LDRH     R6,[R0, #+24]
   \   00000182   0x403E             ANDS     R6,R7,R6
   \   00000184   0x8306             STRH     R6,[R0, #+24]
   \   00000186   0xF64F 0x77FE      MOVW     R7,#+65534
   \   0000018A   0x8B06             LDRH     R6,[R0, #+24]
   \   0000018C   0xEA46 0x2505      ORR      R5,R6,R5, LSL #+8
   \   00000190   0x8305             STRH     R5,[R0, #+24]
   \   00000192   0xF64F 0x7C0C      MOVW     R12,#+65292
   \   00000196   0x890E             LDRH     R6,[R1, #+8]
   \   00000198   0x8C05             LDRH     R5,[R0, #+32]
   \   0000019A   0x403D             ANDS     R5,R7,R5
   \   0000019C   0x8405             STRH     R5,[R0, #+32]
   \   0000019E   0x8B07             LDRH     R7,[R0, #+24]
   \   000001A0   0x8C05             LDRH     R5,[R0, #+32]
   \   000001A2   0xEA0C 0x0707      AND      R7,R12,R7
   \   000001A6   0x433C             ORRS     R4,R4,R7
   \   000001A8   0x4298             CMP      R0,R3
   \   000001AA   0xBF1C             ITT      NE 
   \   000001AC   0x....             LDRNE.N  R3,??DataTable8_6  ;; 0x40013400
   \   000001AE   0x4298             CMPNE    R0,R3
   \   000001B0   0xEA44 0x1406      ORR      R4,R4,R6, LSL #+4
   \   000001B4   0xD00D             BEQ.N    ??TIM_PWMIConfig_8
   \   000001B6   0xF1B0 0x4F80      CMP      R0,#+1073741824
   \   000001BA   0xBF1C             ITT      NE 
   \   000001BC   0x....             LDRNE.N  R3,??DataTable8_1  ;; 0x40000400
   \   000001BE   0x4298             CMPNE    R0,R3
   \   000001C0   0xD007             BEQ.N    ??TIM_PWMIConfig_8
   \   000001C2   0x....             LDR.N    R3,??DataTable8_2  ;; 0x40000800
   \   000001C4   0x4298             CMP      R0,R3
   \   000001C6   0xBF1E             ITTT     NE 
   \   000001C8   0x....             LDRNE.N  R3,??DataTable8_3  ;; 0x40000c00
   \   000001CA   0x4298             CMPNE    R0,R3
   \   000001CC   0xF64F 0x73F5      MOVWNE   R3,#+65525
   \   000001D0   0xD101             BNE.N    ??TIM_PWMIConfig_9
   \                     ??TIM_PWMIConfig_8: (+1)
   \   000001D2   0xF64F 0x73FD      MOVW     R3,#+65533
   \                     ??TIM_PWMIConfig_9: (+1)
   \   000001D6   0x402B             ANDS     R3,R3,R5
   \   000001D8   0x431A             ORRS     R2,R2,R3
   \   000001DA   0xF042 0x0201      ORR      R2,R2,#0x1
   \   000001DE   0x8304             STRH     R4,[R0, #+24]
   \   000001E0   0x8402             STRH     R2,[R0, #+32]
   \   000001E2   0xF64F 0x73F3      MOVW     R3,#+65523
   \   000001E6   0x88C9             LDRH     R1,[R1, #+6]
   \   000001E8   0x8B02             LDRH     R2,[R0, #+24]
   \   000001EA   0x401A             ANDS     R2,R3,R2
   \   000001EC   0x8302             STRH     R2,[R0, #+24]
   \   000001EE   0x8B02             LDRH     R2,[R0, #+24]
   \   000001F0   0x4311             ORRS     R1,R1,R2
   \   000001F2   0x8301             STRH     R1,[R0, #+24]
   \   000001F4   0xE8BD 0x83F0      POP      {R4-R9,PC}       ;; return
    703          
    704          /**
    705            * @brief  Configures the: Break feature, dead time, Lock level, the OSSI,
    706            *         the OSSR State and the AOE(automatic output enable).
    707            * @param  TIMx: where x can be  1 or 8 to select the TIM 
    708            * @param  TIM_BDTRInitStruct: pointer to a TIM_BDTRInitTypeDef structure that
    709            *         contains the BDTR Register configuration  information for the TIM peripheral.
    710            * @retval None
    711            */

   \                                 In section .text, align 2, keep-with-next
    712          void TIM_BDTRConfig(TIM_TypeDef* TIMx, TIM_BDTRInitTypeDef *TIM_BDTRInitStruct)
    713          {
    714            /* Check the parameters */
    715            assert_param(IS_TIM_LIST2_PERIPH(TIMx));
    716            assert_param(IS_TIM_OSSR_STATE(TIM_BDTRInitStruct->TIM_OSSRState));
    717            assert_param(IS_TIM_OSSI_STATE(TIM_BDTRInitStruct->TIM_OSSIState));
    718            assert_param(IS_TIM_LOCK_LEVEL(TIM_BDTRInitStruct->TIM_LOCKLevel));
    719            assert_param(IS_TIM_BREAK_STATE(TIM_BDTRInitStruct->TIM_Break));
    720            assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
    721            assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));
    722            /* Set the Lock level, the Break enable Bit and the Ploarity, the OSSR State,
    723               the OSSI State, the dead time value and the Automatic Output Enable Bit */
    724            TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
    725                       TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
    726                       TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
    727                       TIM_BDTRInitStruct->TIM_AutomaticOutput;
   \                     TIM_BDTRConfig: (+1)
   \   00000000   0x880A             LDRH     R2,[R1, #+0]
   \   00000002   0x884B             LDRH     R3,[R1, #+2]
   \   00000004   0x431A             ORRS     R2,R3,R2
   \   00000006   0x888B             LDRH     R3,[R1, #+4]
   \   00000008   0x431A             ORRS     R2,R3,R2
   \   0000000A   0x88CB             LDRH     R3,[R1, #+6]
   \   0000000C   0x431A             ORRS     R2,R3,R2
   \   0000000E   0x890B             LDRH     R3,[R1, #+8]
   \   00000010   0x431A             ORRS     R2,R3,R2
   \   00000012   0x894B             LDRH     R3,[R1, #+10]
   \   00000014   0x8989             LDRH     R1,[R1, #+12]
   \   00000016   0x431A             ORRS     R2,R3,R2
   \   00000018   0x4311             ORRS     R1,R1,R2
   \   0000001A   0xF8A0 0x1044      STRH     R1,[R0, #+68]
    728          }
   \   0000001E   0x4770             BX       LR               ;; return
    729          
    730          /**
    731            * @brief  Fills each TIM_TimeBaseInitStruct member with its default value.
    732            * @param  TIM_TimeBaseInitStruct : pointer to a TIM_TimeBaseInitTypeDef
    733            *         structure which will be initialized.
    734            * @retval None
    735            */

   \                                 In section .text, align 2, keep-with-next
    736          void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
    737          {
    738            /* Set the default configuration */
    739            TIM_TimeBaseInitStruct->TIM_Period = 0xFFFF;
   \                     TIM_TimeBaseStructInit: (+1)
   \   00000000   0xF64F 0x71FF      MOVW     R1,#+65535
   \   00000004   0x8081             STRH     R1,[R0, #+4]
    740            TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
   \   00000006   0x2100             MOVS     R1,#+0
   \   00000008   0x8001             STRH     R1,[R0, #+0]
    741            TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
   \   0000000A   0x80C1             STRH     R1,[R0, #+6]
    742            TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
   \   0000000C   0x8041             STRH     R1,[R0, #+2]
    743            TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
   \   0000000E   0x7201             STRB     R1,[R0, #+8]
    744          }
   \   00000010   0x4770             BX       LR               ;; return
    745          
    746          /**
    747            * @brief  Fills each TIM_OCInitStruct member with its default value.
    748            * @param  TIM_OCInitStruct : pointer to a TIM_OCInitTypeDef structure which will
    749            *         be initialized.
    750            * @retval None
    751            */

   \                                 In section .text, align 2, keep-with-next
    752          void TIM_OCStructInit(TIM_OCInitTypeDef* TIM_OCInitStruct)
    753          {
    754            /* Set the default configuration */
    755            TIM_OCInitStruct->TIM_OCMode = TIM_OCMode_Timing;
   \                     TIM_OCStructInit: (+1)
   \   00000000   0x2100             MOVS     R1,#+0
   \   00000002   0x8001             STRH     R1,[R0, #+0]
    756            TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable;
   \   00000004   0x8041             STRH     R1,[R0, #+2]
    757            TIM_OCInitStruct->TIM_OutputNState = TIM_OutputNState_Disable;
   \   00000006   0x8081             STRH     R1,[R0, #+4]
    758            TIM_OCInitStruct->TIM_Pulse = 0x0000;
   \   00000008   0x80C1             STRH     R1,[R0, #+6]
    759            TIM_OCInitStruct->TIM_OCPolarity = TIM_OCPolarity_High;
   \   0000000A   0x8101             STRH     R1,[R0, #+8]
    760            TIM_OCInitStruct->TIM_OCNPolarity = TIM_OCPolarity_High;
   \   0000000C   0x8141             STRH     R1,[R0, #+10]
    761            TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset;
   \   0000000E   0x8181             STRH     R1,[R0, #+12]
    762            TIM_OCInitStruct->TIM_OCNIdleState = TIM_OCNIdleState_Reset;
   \   00000010   0x81C1             STRH     R1,[R0, #+14]
    763          }
   \   00000012   0x4770             BX       LR               ;; return
    764          
    765          /**
    766            * @brief  Fills each TIM_ICInitStruct member with its default value.
    767            * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure which will
    768            *         be initialized.
    769            * @retval None
    770            */

   \                                 In section .text, align 2, keep-with-next
    771          void TIM_ICStructInit(TIM_ICInitTypeDef* TIM_ICInitStruct)
    772          {
    773            /* Set the default configuration */
    774            TIM_ICInitStruct->TIM_Channel = TIM_Channel_1;
   \                     TIM_ICStructInit: (+1)
   \   00000000   0x2100             MOVS     R1,#+0
   \   00000002   0x8001             STRH     R1,[R0, #+0]
    775            TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
   \   00000004   0x8041             STRH     R1,[R0, #+2]
    776            TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
   \   00000006   0x2101             MOVS     R1,#+1
   \   00000008   0x8081             STRH     R1,[R0, #+4]
    777            TIM_ICInitStruct->TIM_ICPrescaler = TIM_ICPSC_DIV1;
   \   0000000A   0x2100             MOVS     R1,#+0
   \   0000000C   0x80C1             STRH     R1,[R0, #+6]
    778            TIM_ICInitStruct->TIM_ICFilter = 0x00;
   \   0000000E   0x8101             STRH     R1,[R0, #+8]
    779          }
   \   00000010   0x4770             BX       LR               ;; return
    780          
    781          /**
    782            * @brief  Fills each TIM_BDTRInitStruct member with its default value.
    783            * @param  TIM_BDTRInitStruct: pointer to a TIM_BDTRInitTypeDef structure which
    784            *         will be initialized.
    785            * @retval None
    786            */

   \                                 In section .text, align 2, keep-with-next
    787          void TIM_BDTRStructInit(TIM_BDTRInitTypeDef* TIM_BDTRInitStruct)
    788          {
    789            /* Set the default configuration */
    790            TIM_BDTRInitStruct->TIM_OSSRState = TIM_OSSRState_Disable;
   \                     TIM_BDTRStructInit: (+1)
   \   00000000   0x2100             MOVS     R1,#+0
   \   00000002   0x8001             STRH     R1,[R0, #+0]
    791            TIM_BDTRInitStruct->TIM_OSSIState = TIM_OSSIState_Disable;
   \   00000004   0x8041             STRH     R1,[R0, #+2]
    792            TIM_BDTRInitStruct->TIM_LOCKLevel = TIM_LOCKLevel_OFF;
   \   00000006   0x8081             STRH     R1,[R0, #+4]
    793            TIM_BDTRInitStruct->TIM_DeadTime = 0x00;
   \   00000008   0x80C1             STRH     R1,[R0, #+6]
    794            TIM_BDTRInitStruct->TIM_Break = TIM_Break_Disable;
   \   0000000A   0x8101             STRH     R1,[R0, #+8]
    795            TIM_BDTRInitStruct->TIM_BreakPolarity = TIM_BreakPolarity_Low;
   \   0000000C   0x8141             STRH     R1,[R0, #+10]
    796            TIM_BDTRInitStruct->TIM_AutomaticOutput = TIM_AutomaticOutput_Disable;
   \   0000000E   0x8181             STRH     R1,[R0, #+12]
    797          }
   \   00000010   0x4770             BX       LR               ;; return
    798          
    799          /**
    800            * @brief  Enables or disables the specified TIM peripheral.
    801            * @param  TIMx: where x can be 1 to 17 to select the TIMx peripheral.
    802            * @param  NewState: new state of the TIMx peripheral.
    803            *   This parameter can be: ENABLE or DISABLE.
    804            * @retval None
    805            */

   \                                 In section .text, align 2, keep-with-next
    806          void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
    807          {
    808            /* Check the parameters */
    809            assert_param(IS_TIM_ALL_PERIPH(TIMx));
    810            assert_param(IS_FUNCTIONAL_STATE(NewState));
    811            
    812            if (NewState != DISABLE)
   \                     TIM_Cmd: (+1)
   \   00000000   0x2900             CMP      R1,#+0
   \   00000002   0x8801             LDRH     R1,[R0, #+0]
   \   00000004   0xBF12             ITEE     NE 
   \   00000006   0xF041 0x0101      ORRNE    R1,R1,#0x1
   \   0000000A   0xF64F 0x72FE      MOVWEQ   R2,#+65534
   \   0000000E   0x4011             ANDEQ    R1,R2,R1
    813            {
    814              /* Enable the TIM Counter */
    815              TIMx->CR1 |= TIM_CR1_CEN;
    816            }
    817            else
    818            {
    819              /* Disable the TIM Counter */
    820              TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN));
   \   00000010   0x8001             STRH     R1,[R0, #+0]
    821            }
    822          }
   \   00000012   0x4770             BX       LR               ;; return
    823          
    824          /**
    825            * @brief  Enables or disables the TIM peripheral Main Outputs.
    826            * @param  TIMx: where x can be 1, 8, 15, 16 or 17 to select the TIMx peripheral.
    827            * @param  NewState: new state of the TIM peripheral Main Outputs.
    828            *   This parameter can be: ENABLE or DISABLE.
    829            * @retval None
    830            */

   \                                 In section .text, align 2, keep-with-next
    831          void TIM_CtrlPWMOutputs(TIM_TypeDef* TIMx, FunctionalState NewState)
    832          {
    833            /* Check the parameters */
    834            assert_param(IS_TIM_LIST2_PERIPH(TIMx));
    835            assert_param(IS_FUNCTIONAL_STATE(NewState));
    836            if (NewState != DISABLE)
   \                     TIM_CtrlPWMOutputs: (+1)
   \   00000000   0x2900             CMP      R1,#+0
   \   00000002   0xF8B0 0x1044      LDRH     R1,[R0, #+68]
   \   00000006   0xBF12             ITEE     NE 
   \   00000008   0xF441 0x4100      ORRNE    R1,R1,#0x8000
   \   0000000C   0x0449             LSLEQ    R1,R1,#+17
   \   0000000E   0x0C49             LSREQ    R1,R1,#+17
    837            {
    838              /* Enable the TIM Main Output */
    839              TIMx->BDTR |= TIM_BDTR_MOE;
    840            }
    841            else
    842            {
    843              /* Disable the TIM Main Output */
    844              TIMx->BDTR &= (uint16_t)(~((uint16_t)TIM_BDTR_MOE));
   \   00000010   0xF8A0 0x1044      STRH     R1,[R0, #+68]
    845            }  
    846          }
   \   00000014   0x4770             BX       LR               ;; return
    847          
    848          /**
    849            * @brief  Enables or disables the specified TIM interrupts.
    850            * @param  TIMx: where x can be 1 to 17 to select the TIMx peripheral.
    851            * @param  TIM_IT: specifies the TIM interrupts sources to be enabled or disabled.
    852            *   This parameter can be any combination of the following values:
    853            *     @arg TIM_IT_Update: TIM update Interrupt source
    854            *     @arg TIM_IT_CC1: TIM Capture Compare 1 Interrupt source
    855            *     @arg TIM_IT_CC2: TIM Capture Compare 2 Interrupt source
    856            *     @arg TIM_IT_CC3: TIM Capture Compare 3 Interrupt source
    857            *     @arg TIM_IT_CC4: TIM Capture Compare 4 Interrupt source
    858            *     @arg TIM_IT_COM: TIM Commutation Interrupt source
    859            *     @arg TIM_IT_Trigger: TIM Trigger Interrupt source
    860            *     @arg TIM_IT_Break: TIM Break Interrupt source
    861            * @note 
    862            *   - TIM6 and TIM7 can only generate an update interrupt.
    863            *   - TIM9, TIM12 and TIM15 can have only TIM_IT_Update, TIM_IT_CC1,
    864            *      TIM_IT_CC2 or TIM_IT_Trigger. 
    865            *   - TIM10, TIM11, TIM13, TIM14, TIM16 and TIM17 can have TIM_IT_Update or TIM_IT_CC1.   
    866            *   - TIM_IT_Break is used only with TIM1, TIM8 and TIM15. 
    867            *   - TIM_IT_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17.    
    868            * @param  NewState: new state of the TIM interrupts.
    869            *   This parameter can be: ENABLE or DISABLE.
    870            * @retval None
    871            */

   \                                 In section .text, align 2, keep-with-next
    872          void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
    873          {  
    874            /* Check the parameters */
    875            assert_param(IS_TIM_ALL_PERIPH(TIMx));
    876            assert_param(IS_TIM_IT(TIM_IT));
    877            assert_param(IS_FUNCTIONAL_STATE(NewState));
    878            
    879            if (NewState != DISABLE)
   \                     TIM_ITConfig: (+1)
   \   00000000   0x2A00             CMP      R2,#+0
   \   00000002   0x8982             LDRH     R2,[R0, #+12]
   \   00000004   0xBF14             ITE      NE 
   \   00000006   0x4311             ORRNE    R1,R1,R2
   \   00000008   0xEA22 0x0101      BICEQ    R1,R2,R1
    880            {
    881              /* Enable the Interrupt sources */
    882              TIMx->DIER |= TIM_IT;
    883            }
    884            else
    885            {
    886              /* Disable the Interrupt sources */
    887              TIMx->DIER &= (uint16_t)~TIM_IT;
   \   0000000C   0x8181             STRH     R1,[R0, #+12]
    888            }
    889          }
   \   0000000E   0x4770             BX       LR               ;; return
    890          
    891          /**
    892            * @brief  Configures the TIMx event to be generate by software.
    893            * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
    894            * @param  TIM_EventSource: specifies the event source.
    895            *   This parameter can be one or more of the following values:	   
    896            *     @arg TIM_EventSource_Update: Timer update Event source
    897            *     @arg TIM_EventSource_CC1: Timer Capture Compare 1 Event source
    898            *     @arg TIM_EventSource_CC2: Timer Capture Compare 2 Event source
    899            *     @arg TIM_EventSource_CC3: Timer Capture Compare 3 Event source
    900            *     @arg TIM_EventSource_CC4: Timer Capture Compare 4 Event source
    901            *     @arg TIM_EventSource_COM: Timer COM event source  
    902            *     @arg TIM_EventSource_Trigger: Timer Trigger Event source
    903            *     @arg TIM_EventSource_Break: Timer Break event source
    904            * @note 
    905            *   - TIM6 and TIM7 can only generate an update event. 
    906            *   - TIM_EventSource_COM and TIM_EventSource_Break are used only with TIM1 and TIM8.      
    907            * @retval None
    908            */

   \                                 In section .text, align 2, keep-with-next
    909          void TIM_GenerateEvent(TIM_TypeDef* TIMx, uint16_t TIM_EventSource)
    910          { 
    911            /* Check the parameters */
    912            assert_param(IS_TIM_ALL_PERIPH(TIMx));
    913            assert_param(IS_TIM_EVENT_SOURCE(TIM_EventSource));
    914            
    915            /* Set the event sources */
    916            TIMx->EGR = TIM_EventSource;
   \                     TIM_GenerateEvent: (+1)
   \   00000000   0x8281             STRH     R1,[R0, #+20]
    917          }
   \   00000002   0x4770             BX       LR               ;; return
    918          
    919          /**
    920            * @brief  Configures the TIMx's DMA interface.
    921            * @param  TIMx: where x can be  1, 2, 3, 4, 5, 8, 15, 16 or 17 to select 
    922            *   the TIM peripheral.
    923            * @param  TIM_DMABase: DMA Base address.
    924            *   This parameter can be one of the following values:
    925            *     @arg TIM_DMABase_CR, TIM_DMABase_CR2, TIM_DMABase_SMCR,
    926            *          TIM_DMABase_DIER, TIM1_DMABase_SR, TIM_DMABase_EGR,
    927            *          TIM_DMABase_CCMR1, TIM_DMABase_CCMR2, TIM_DMABase_CCER,
    928            *          TIM_DMABase_CNT, TIM_DMABase_PSC, TIM_DMABase_ARR,
    929            *          TIM_DMABase_RCR, TIM_DMABase_CCR1, TIM_DMABase_CCR2,
    930            *          TIM_DMABase_CCR3, TIM_DMABase_CCR4, TIM_DMABase_BDTR,
    931            *          TIM_DMABase_DCR.
    932            * @param  TIM_DMABurstLength: DMA Burst length.
    933            *   This parameter can be one value between:
    934            *   TIM_DMABurstLength_1Transfer and TIM_DMABurstLength_18Transfers.
    935            * @retval None
    936            */

   \                                 In section .text, align 2, keep-with-next
    937          void TIM_DMAConfig(TIM_TypeDef* TIMx, uint16_t TIM_DMABase, uint16_t TIM_DMABurstLength)
    938          {
    939            /* Check the parameters */
    940            assert_param(IS_TIM_LIST4_PERIPH(TIMx));
    941            assert_param(IS_TIM_DMA_BASE(TIM_DMABase));
    942            assert_param(IS_TIM_DMA_LENGTH(TIM_DMABurstLength));
    943            /* Set the DMA Base and the DMA Burst Length */
    944            TIMx->DCR = TIM_DMABase | TIM_DMABurstLength;
   \                     TIM_DMAConfig: (+1)
   \   00000000   0x4311             ORRS     R1,R2,R1
   \   00000002   0xF8A0 0x1048      STRH     R1,[R0, #+72]
    945          }
   \   00000006   0x4770             BX       LR               ;; return
    946          
    947          /**
    948            * @brief  Enables or disables the TIMx's DMA Requests.
    949            * @param  TIMx: where x can be  1, 2, 3, 4, 5, 6, 7, 8, 15, 16 or 17 
    950            *   to select the TIM peripheral. 
    951            * @param  TIM_DMASource: specifies the DMA Request sources.
    952            *   This parameter can be any combination of the following values:
    953            *     @arg TIM_DMA_Update: TIM update Interrupt source
    954            *     @arg TIM_DMA_CC1: TIM Capture Compare 1 DMA source
    955            *     @arg TIM_DMA_CC2: TIM Capture Compare 2 DMA source
    956            *     @arg TIM_DMA_CC3: TIM Capture Compare 3 DMA source
    957            *     @arg TIM_DMA_CC4: TIM Capture Compare 4 DMA source
    958            *     @arg TIM_DMA_COM: TIM Commutation DMA source
    959            *     @arg TIM_DMA_Trigger: TIM Trigger DMA source
    960            * @param  NewState: new state of the DMA Request sources.
    961            *   This parameter can be: ENABLE or DISABLE.
    962            * @retval None
    963            */

   \                                 In section .text, align 2, keep-with-next
    964          void TIM_DMACmd(TIM_TypeDef* TIMx, uint16_t TIM_DMASource, FunctionalState NewState)
    965          { 
    966            /* Check the parameters */
    967            assert_param(IS_TIM_LIST9_PERIPH(TIMx));
    968            assert_param(IS_TIM_DMA_SOURCE(TIM_DMASource));
    969            assert_param(IS_FUNCTIONAL_STATE(NewState));
    970            
    971            if (NewState != DISABLE)
   \                     TIM_DMACmd: (+1)
   \   00000000   0x2A00             CMP      R2,#+0
   \   00000002   0x8982             LDRH     R2,[R0, #+12]
   \   00000004   0xBF14             ITE      NE 
   \   00000006   0x4311             ORRNE    R1,R1,R2
   \   00000008   0xEA22 0x0101      BICEQ    R1,R2,R1
    972            {
    973              /* Enable the DMA sources */
    974              TIMx->DIER |= TIM_DMASource; 
    975            }
    976            else
    977            {
    978              /* Disable the DMA sources */
    979              TIMx->DIER &= (uint16_t)~TIM_DMASource;
   \   0000000C   0x8181             STRH     R1,[R0, #+12]
    980            }
    981          }
   \   0000000E   0x4770             BX       LR               ;; return
    982          
    983          /**
    984            * @brief  Configures the TIMx internal Clock
    985            * @param  TIMx: where x can be  1, 2, 3, 4, 5, 8, 9, 12 or 15
    986            *         to select the TIM peripheral.
    987            * @retval None
    988            */

   \                                 In section .text, align 2, keep-with-next
    989          void TIM_InternalClockConfig(TIM_TypeDef* TIMx)
    990          {
    991            /* Check the parameters */
    992            assert_param(IS_TIM_LIST6_PERIPH(TIMx));
    993            /* Disable slave mode to clock the prescaler directly with the internal clock */
    994            TIMx->SMCR &=  (uint16_t)(~((uint16_t)TIM_SMCR_SMS));
   \                     TIM_InternalClockConfig: (+1)
   \   00000000   0x8901             LDRH     R1,[R0, #+8]
   \   00000002   0xF64F 0x72F8      MOVW     R2,#+65528
   \   00000006   0x4011             ANDS     R1,R2,R1
   \   00000008   0x8101             STRH     R1,[R0, #+8]
    995          }
   \   0000000A   0x4770             BX       LR               ;; return
    996          
    997          /**
    998            * @brief  Configures the TIMx Internal Trigger as External Clock
    999            * @param  TIMx: where x can be  1, 2, 3, 4, 5, 9, 12 or 15 to select the TIM peripheral.
   1000            * @param  TIM_ITRSource: Trigger source.
   1001            *   This parameter can be one of the following values:
   1002            * @param  TIM_TS_ITR0: Internal Trigger 0
   1003            * @param  TIM_TS_ITR1: Internal Trigger 1
   1004            * @param  TIM_TS_ITR2: Internal Trigger 2
   1005            * @param  TIM_TS_ITR3: Internal Trigger 3
   1006            * @retval None
   1007            */

   \                                 In section .text, align 2, keep-with-next
   1008          void TIM_ITRxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource)
   1009          {
   1010            /* Check the parameters */
   1011            assert_param(IS_TIM_LIST6_PERIPH(TIMx));
   1012            assert_param(IS_TIM_INTERNAL_TRIGGER_SELECTION(TIM_InputTriggerSource));
   1013            /* Select the Internal Trigger */
   1014            TIM_SelectInputTrigger(TIMx, TIM_InputTriggerSource);
   \                     TIM_ITRxExternalClockConfig: (+1)
   \   00000000   0x8902             LDRH     R2,[R0, #+8]
   \   00000002   0xF64F 0x738F      MOVW     R3,#+65423
   \   00000006   0x401A             ANDS     R2,R3,R2
   \   00000008   0x4311             ORRS     R1,R1,R2
   \   0000000A   0x8101             STRH     R1,[R0, #+8]
   1015            /* Select the External clock mode1 */
   1016            TIMx->SMCR |= TIM_SlaveMode_External1;
   \   0000000C   0x8901             LDRH     R1,[R0, #+8]
   \   0000000E   0xF041 0x0107      ORR      R1,R1,#0x7
   \   00000012   0x8101             STRH     R1,[R0, #+8]
   1017          }
   \   00000014   0x4770             BX       LR               ;; return
   1018          
   1019          /**
   1020            * @brief  Configures the TIMx Trigger as External Clock
   1021            * @param  TIMx: where x can be  1, 2, 3, 4, 5, 9, 12 or 15 to select the TIM peripheral.
   1022            * @param  TIM_TIxExternalCLKSource: Trigger source.
   1023            *   This parameter can be one of the following values:
   1024            *     @arg TIM_TIxExternalCLK1Source_TI1ED: TI1 Edge Detector
   1025            *     @arg TIM_TIxExternalCLK1Source_TI1: Filtered Timer Input 1
   1026            *     @arg TIM_TIxExternalCLK1Source_TI2: Filtered Timer Input 2
   1027            * @param  TIM_ICPolarity: specifies the TIx Polarity.
   1028            *   This parameter can be one of the following values:
   1029            *     @arg TIM_ICPolarity_Rising
   1030            *     @arg TIM_ICPolarity_Falling
   1031            * @param  ICFilter : specifies the filter value.
   1032            *   This parameter must be a value between 0x0 and 0xF.
   1033            * @retval None
   1034            */

   \                                 In section .text, align 2, keep-with-next
   1035          void TIM_TIxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_TIxExternalCLKSource,
   1036                                          uint16_t TIM_ICPolarity, uint16_t ICFilter)
   1037          {
   \                     TIM_TIxExternalClockConfig: (+1)
   \   00000000   0xB4F0             PUSH     {R4-R7}
   1038            /* Check the parameters */
   1039            assert_param(IS_TIM_LIST6_PERIPH(TIMx));
   1040            assert_param(IS_TIM_TIXCLK_SOURCE(TIM_TIxExternalCLKSource));
   1041            assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));
   1042            assert_param(IS_TIM_IC_FILTER(ICFilter));
   1043            /* Configure the Timer Input Clock Source */
   1044            if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
   \   00000002   0x2960             CMP      R1,#+96
   \   00000004   0x8C05             LDRH     R5,[R0, #+32]
   \   00000006   0x....             LDR.N    R4,??DataTable8  ;; 0x40012c00
   \   00000008   0xD12D             BNE.N    ??TIM_TIxExternalClockConfig_0
   1045            {
   1046              TI2_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
   \   0000000A   0xF64F 0x76EF      MOVW     R6,#+65519
   \   0000000E   0x4035             ANDS     R5,R6,R5
   \   00000010   0x8405             STRH     R5,[R0, #+32]
   \   00000012   0x0116             LSLS     R6,R2,#+4
   \   00000014   0x8B07             LDRH     R7,[R0, #+24]
   \   00000016   0x8C05             LDRH     R5,[R0, #+32]
   \   00000018   0xF640 0x4CFF      MOVW     R12,#+3327
   \   0000001C   0xEA0C 0x0707      AND      R7,R12,R7
   \   00000020   0x42A0             CMP      R0,R4
   \   00000022   0xEA47 0x3303      ORR      R3,R7,R3, LSL #+12
   \   00000026   0xBF1C             ITT      NE 
   \   00000028   0x....             LDRNE.N  R4,??DataTable8_6  ;; 0x40013400
   \   0000002A   0x42A0             CMPNE    R0,R4
   \   0000002C   0xF443 0x7380      ORR      R3,R3,#0x100
   \   00000030   0xD012             BEQ.N    ??TIM_TIxExternalClockConfig_1
   \   00000032   0xF1B0 0x4F80      CMP      R0,#+1073741824
   \   00000036   0xBF1C             ITT      NE 
   \   00000038   0x....             LDRNE.N  R4,??DataTable8_1  ;; 0x40000400
   \   0000003A   0x42A0             CMPNE    R0,R4
   \   0000003C   0xD00C             BEQ.N    ??TIM_TIxExternalClockConfig_1
   \   0000003E   0x....             LDR.N    R4,??DataTable8_2  ;; 0x40000800
   \   00000040   0x42A0             CMP      R0,R4
   \   00000042   0xBF1C             ITT      NE 
   \   00000044   0x....             LDRNE.N  R4,??DataTable8_3  ;; 0x40000c00
   \   00000046   0x42A0             CMPNE    R0,R4
   \   00000048   0xD006             BEQ.N    ??TIM_TIxExternalClockConfig_1
   \   0000004A   0xF64F 0x745F      MOVW     R4,#+65375
   \   0000004E   0x402C             ANDS     R4,R4,R5
   \   00000050   0x4322             ORRS     R2,R2,R4
   \   00000052   0xF042 0x0210      ORR      R2,R2,#0x10
   \   00000056   0xE02C             B.N      ??TIM_TIxExternalClockConfig_2
   \                     ??TIM_TIxExternalClockConfig_1: (+1)
   \   00000058   0xF64F 0x72DF      MOVW     R2,#+65503
   \   0000005C   0x402A             ANDS     R2,R2,R5
   \   0000005E   0x4332             ORRS     R2,R6,R2
   \   00000060   0xF042 0x0210      ORR      R2,R2,#0x10
   \   00000064   0xE025             B.N      ??TIM_TIxExternalClockConfig_2
   1047            }
   1048            else
   1049            {
   1050              TI1_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
   \                     ??TIM_TIxExternalClockConfig_0: (+1)
   \   00000066   0xF64F 0x76FE      MOVW     R6,#+65534
   \   0000006A   0x4035             ANDS     R5,R6,R5
   \   0000006C   0x8405             STRH     R5,[R0, #+32]
   \   0000006E   0xF64F 0x770C      MOVW     R7,#+65292
   \   00000072   0x8B06             LDRH     R6,[R0, #+24]
   \   00000074   0x8C05             LDRH     R5,[R0, #+32]
   \   00000076   0x403E             ANDS     R6,R7,R6
   \   00000078   0x42A0             CMP      R0,R4
   \   0000007A   0xEA46 0x1303      ORR      R3,R6,R3, LSL #+4
   \   0000007E   0xBF1C             ITT      NE 
   \   00000080   0x....             LDRNE.N  R4,??DataTable8_6  ;; 0x40013400
   \   00000082   0x42A0             CMPNE    R0,R4
   \   00000084   0xF043 0x0301      ORR      R3,R3,#0x1
   \   00000088   0xD00D             BEQ.N    ??TIM_TIxExternalClockConfig_3
   \   0000008A   0xF1B0 0x4F80      CMP      R0,#+1073741824
   \   0000008E   0xBF1C             ITT      NE 
   \   00000090   0x....             LDRNE.N  R4,??DataTable8_1  ;; 0x40000400
   \   00000092   0x42A0             CMPNE    R0,R4
   \   00000094   0xD007             BEQ.N    ??TIM_TIxExternalClockConfig_3
   \   00000096   0x....             LDR.N    R4,??DataTable8_2  ;; 0x40000800
   \   00000098   0x42A0             CMP      R0,R4
   \   0000009A   0xBF1E             ITTT     NE 
   \   0000009C   0x....             LDRNE.N  R4,??DataTable8_3  ;; 0x40000c00
   \   0000009E   0x42A0             CMPNE    R0,R4
   \   000000A0   0xF64F 0x74F5      MOVWNE   R4,#+65525
   \   000000A4   0xD101             BNE.N    ??TIM_TIxExternalClockConfig_4
   \                     ??TIM_TIxExternalClockConfig_3: (+1)
   \   000000A6   0xF64F 0x74FD      MOVW     R4,#+65533
   \                     ??TIM_TIxExternalClockConfig_4: (+1)
   \   000000AA   0x402C             ANDS     R4,R4,R5
   \   000000AC   0x4322             ORRS     R2,R2,R4
   \   000000AE   0xF042 0x0201      ORR      R2,R2,#0x1
   \                     ??TIM_TIxExternalClockConfig_2: (+1)
   \   000000B2   0x8303             STRH     R3,[R0, #+24]
   \   000000B4   0x8402             STRH     R2,[R0, #+32]
   1051            }
   1052            /* Select the Trigger source */
   1053            TIM_SelectInputTrigger(TIMx, TIM_TIxExternalCLKSource);
   \   000000B6   0xF64F 0x738F      MOVW     R3,#+65423
   \   000000BA   0x8902             LDRH     R2,[R0, #+8]
   \   000000BC   0x401A             ANDS     R2,R3,R2
   \   000000BE   0x4311             ORRS     R1,R1,R2
   \   000000C0   0x8101             STRH     R1,[R0, #+8]
   1054            /* Select the External clock mode1 */
   1055            TIMx->SMCR |= TIM_SlaveMode_External1;
   \   000000C2   0x8901             LDRH     R1,[R0, #+8]
   \   000000C4   0xF041 0x0107      ORR      R1,R1,#0x7
   \   000000C8   0x8101             STRH     R1,[R0, #+8]
   1056          }
   \   000000CA   0xBCF0             POP      {R4-R7}
   \   000000CC   0x4770             BX       LR               ;; return
   1057          
   1058          /**
   1059            * @brief  Configures the External clock Mode1
   1060            * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
   1061            * @param  TIM_ExtTRGPrescaler: The external Trigger Prescaler.
   1062            *   This parameter can be one of the following values:
   1063            *     @arg TIM_ExtTRGPSC_OFF: ETRP Prescaler OFF.
   1064            *     @arg TIM_ExtTRGPSC_DIV2: ETRP frequency divided by 2.
   1065            *     @arg TIM_ExtTRGPSC_DIV4: ETRP frequency divided by 4.
   1066            *     @arg TIM_ExtTRGPSC_DIV8: ETRP frequency divided by 8.
   1067            * @param  TIM_ExtTRGPolarity: The external Trigger Polarity.
   1068            *   This parameter can be one of the following values:
   1069            *     @arg TIM_ExtTRGPolarity_Inverted: active low or falling edge active.
   1070            *     @arg TIM_ExtTRGPolarity_NonInverted: active high or rising edge active.
   1071            * @param  ExtTRGFilter: External Trigger Filter.
   1072            *   This parameter must be a value between 0x00 and 0x0F
   1073            * @retval None
   1074            */

   \                                 In section .text, align 2, keep-with-next
   1075          void TIM_ETRClockMode1Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPolarity,
   1076                                       uint16_t ExtTRGFilter)
   1077          {
   1078            uint16_t tmpsmcr = 0;
   1079            /* Check the parameters */
   1080            assert_param(IS_TIM_LIST3_PERIPH(TIMx));
   1081            assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
   1082            assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
   1083            assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
   1084            /* Configure the ETR Clock source */
   1085            TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
   \                     TIM_ETRClockMode1Config: (+1)
   \   00000000   0xF8B0 0xC008      LDRH     R12,[R0, #+8]
   \   00000004   0xFA5F 0xFC8C      UXTB     R12,R12
   \   00000008   0xEA41 0x010C      ORR      R1,R1,R12
   \   0000000C   0x4311             ORRS     R1,R2,R1
   \   0000000E   0xEA41 0x2103      ORR      R1,R1,R3, LSL #+8
   \   00000012   0x8101             STRH     R1,[R0, #+8]
   1086            
   1087            /* Get the TIMx SMCR register value */
   1088            tmpsmcr = TIMx->SMCR;
   1089            /* Reset the SMS Bits */
   1090            tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMCR_SMS));
   1091            /* Select the External clock mode1 */
   1092            tmpsmcr |= TIM_SlaveMode_External1;
   1093            /* Select the Trigger selection : ETRF */
   1094            tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMCR_TS));
   1095            tmpsmcr |= TIM_TS_ETRF;
   1096            /* Write to TIMx SMCR */
   1097            TIMx->SMCR = tmpsmcr;
   \   00000014   0x8901             LDRH     R1,[R0, #+8]
   \   00000016   0xF041 0x0177      ORR      R1,R1,#0x77
   \   0000001A   0x8101             STRH     R1,[R0, #+8]
   1098          }
   \   0000001C   0x4770             BX       LR               ;; return
   1099          
   1100          /**
   1101            * @brief  Configures the External clock Mode2
   1102            * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
   1103            * @param  TIM_ExtTRGPrescaler: The external Trigger Prescaler.
   1104            *   This parameter can be one of the following values:
   1105            *     @arg TIM_ExtTRGPSC_OFF: ETRP Prescaler OFF.
   1106            *     @arg TIM_ExtTRGPSC_DIV2: ETRP frequency divided by 2.
   1107            *     @arg TIM_ExtTRGPSC_DIV4: ETRP frequency divided by 4.
   1108            *     @arg TIM_ExtTRGPSC_DIV8: ETRP frequency divided by 8.
   1109            * @param  TIM_ExtTRGPolarity: The external Trigger Polarity.
   1110            *   This parameter can be one of the following values:
   1111            *     @arg TIM_ExtTRGPolarity_Inverted: active low or falling edge active.
   1112            *     @arg TIM_ExtTRGPolarity_NonInverted: active high or rising edge active.
   1113            * @param  ExtTRGFilter: External Trigger Filter.
   1114            *   This parameter must be a value between 0x00 and 0x0F
   1115            * @retval None
   1116            */

   \                                 In section .text, align 2, keep-with-next
   1117          void TIM_ETRClockMode2Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, 
   1118                                       uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)
   1119          {
   1120            /* Check the parameters */
   1121            assert_param(IS_TIM_LIST3_PERIPH(TIMx));
   1122            assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
   1123            assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
   1124            assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
   1125            /* Configure the ETR Clock source */
   1126            TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
   \                     TIM_ETRClockMode2Config: (+1)
   \   00000000   0xF8B0 0xC008      LDRH     R12,[R0, #+8]
   \   00000004   0xFA5F 0xFC8C      UXTB     R12,R12
   \   00000008   0xEA41 0x010C      ORR      R1,R1,R12
   \   0000000C   0x4311             ORRS     R1,R2,R1
   \   0000000E   0xEA41 0x2103      ORR      R1,R1,R3, LSL #+8
   \   00000012   0x8101             STRH     R1,[R0, #+8]
   1127            /* Enable the External clock mode2 */
   1128            TIMx->SMCR |= TIM_SMCR_ECE;
   \   00000014   0x8901             LDRH     R1,[R0, #+8]
   \   00000016   0xF441 0x4180      ORR      R1,R1,#0x4000
   \   0000001A   0x8101             STRH     R1,[R0, #+8]
   1129          }
   \   0000001C   0x4770             BX       LR               ;; return
   1130          
   1131          /**
   1132            * @brief  Configures the TIMx External Trigger (ETR).
   1133            * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
   1134            * @param  TIM_ExtTRGPrescaler: The external Trigger Prescaler.
   1135            *   This parameter can be one of the following values:
   1136            *     @arg TIM_ExtTRGPSC_OFF: ETRP Prescaler OFF.
   1137            *     @arg TIM_ExtTRGPSC_DIV2: ETRP frequency divided by 2.
   1138            *     @arg TIM_ExtTRGPSC_DIV4: ETRP frequency divided by 4.
   1139            *     @arg TIM_ExtTRGPSC_DIV8: ETRP frequency divided by 8.
   1140            * @param  TIM_ExtTRGPolarity: The external Trigger Polarity.
   1141            *   This parameter can be one of the following values:
   1142            *     @arg TIM_ExtTRGPolarity_Inverted: active low or falling edge active.
   1143            *     @arg TIM_ExtTRGPolarity_NonInverted: active high or rising edge active.
   1144            * @param  ExtTRGFilter: External Trigger Filter.
   1145            *   This parameter must be a value between 0x00 and 0x0F
   1146            * @retval None
   1147            */

   \                                 In section .text, align 2, keep-with-next
   1148          void TIM_ETRConfig(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPolarity,
   1149                             uint16_t ExtTRGFilter)
   1150          {
   1151            uint16_t tmpsmcr = 0;
   1152            /* Check the parameters */
   1153            assert_param(IS_TIM_LIST3_PERIPH(TIMx));
   1154            assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
   1155            assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
   1156            assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
   1157            tmpsmcr = TIMx->SMCR;
   1158            /* Reset the ETR Bits */
   1159            tmpsmcr &= SMCR_ETR_Mask;
   1160            /* Set the Prescaler, the Filter value and the Polarity */
   1161            tmpsmcr |= (uint16_t)(TIM_ExtTRGPrescaler | (uint16_t)(TIM_ExtTRGPolarity | (uint16_t)(ExtTRGFilter << (uint16_t)8)));
   1162            /* Write to TIMx SMCR */
   1163            TIMx->SMCR = tmpsmcr;
   \                     TIM_ETRConfig: (+1)
   \   00000000   0xF8B0 0xC008      LDRH     R12,[R0, #+8]
   \   00000004   0xFA5F 0xFC8C      UXTB     R12,R12
   \   00000008   0xEA41 0x010C      ORR      R1,R1,R12
   \   0000000C   0x4311             ORRS     R1,R2,R1
   \   0000000E   0xEA41 0x2103      ORR      R1,R1,R3, LSL #+8
   \   00000012   0x8101             STRH     R1,[R0, #+8]
   1164          }
   \   00000014   0x4770             BX       LR               ;; return
   1165          
   1166          /**
   1167            * @brief  Configures the TIMx Prescaler.
   1168            * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
   1169            * @param  Prescaler: specifies the Prescaler Register value
   1170            * @param  TIM_PSCReloadMode: specifies the TIM Prescaler Reload mode
   1171            *   This parameter can be one of the following values:
   1172            *     @arg TIM_PSCReloadMode_Update: The Prescaler is loaded at the update event.
   1173            *     @arg TIM_PSCReloadMode_Immediate: The Prescaler is loaded immediately.
   1174            * @retval None
   1175            */

   \                                 In section .text, align 2, keep-with-next
   1176          void TIM_PrescalerConfig(TIM_TypeDef* TIMx, uint16_t Prescaler, uint16_t TIM_PSCReloadMode)
   1177          {
   1178            /* Check the parameters */
   1179            assert_param(IS_TIM_ALL_PERIPH(TIMx));
   1180            assert_param(IS_TIM_PRESCALER_RELOAD(TIM_PSCReloadMode));
   1181            /* Set the Prescaler value */
   1182            TIMx->PSC = Prescaler;
   \                     TIM_PrescalerConfig: (+1)
   \   00000000   0x8501             STRH     R1,[R0, #+40]
   1183            /* Set or reset the UG Bit */
   1184            TIMx->EGR = TIM_PSCReloadMode;
   \   00000002   0x8282             STRH     R2,[R0, #+20]
   1185          }
   \   00000004   0x4770             BX       LR               ;; return
   1186          
   1187          /**
   1188            * @brief  Specifies the TIMx Counter Mode to be used.
   1189            * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
   1190            * @param  TIM_CounterMode: specifies the Counter Mode to be used
   1191            *   This parameter can be one of the following values:
   1192            *     @arg TIM_CounterMode_Up: TIM Up Counting Mode
   1193            *     @arg TIM_CounterMode_Down: TIM Down Counting Mode
   1194            *     @arg TIM_CounterMode_CenterAligned1: TIM Center Aligned Mode1
   1195            *     @arg TIM_CounterMode_CenterAligned2: TIM Center Aligned Mode2
   1196            *     @arg TIM_CounterMode_CenterAligned3: TIM Center Aligned Mode3
   1197            * @retval None
   1198            */

   \                                 In section .text, align 2, keep-with-next
   1199          void TIM_CounterModeConfig(TIM_TypeDef* TIMx, uint16_t TIM_CounterMode)
   1200          {
   1201            uint16_t tmpcr1 = 0;
   1202            /* Check the parameters */
   1203            assert_param(IS_TIM_LIST3_PERIPH(TIMx));
   1204            assert_param(IS_TIM_COUNTER_MODE(TIM_CounterMode));
   1205            tmpcr1 = TIMx->CR1;
   1206            /* Reset the CMS and DIR Bits */
   1207            tmpcr1 &= (uint16_t)(~((uint16_t)(TIM_CR1_DIR | TIM_CR1_CMS)));
   1208            /* Set the Counter Mode */
   1209            tmpcr1 |= TIM_CounterMode;
   1210            /* Write to TIMx CR1 register */
   1211            TIMx->CR1 = tmpcr1;
   \                     TIM_CounterModeConfig: (+1)
   \   00000000   0x8802             LDRH     R2,[R0, #+0]
   \   00000002   0xF64F 0x738F      MOVW     R3,#+65423
   \   00000006   0x401A             ANDS     R2,R3,R2
   \   00000008   0x4311             ORRS     R1,R1,R2
   \   0000000A   0x8001             STRH     R1,[R0, #+0]
   1212          }
   \   0000000C   0x4770             BX       LR               ;; return
   1213          
   1214          /**
   1215            * @brief  Selects the Input Trigger source
   1216            * @param  TIMx: where x can be  1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral.
   1217            * @param  TIM_InputTriggerSource: The Input Trigger source.
   1218            *   This parameter can be one of the following values:
   1219            *     @arg TIM_TS_ITR0: Internal Trigger 0
   1220            *     @arg TIM_TS_ITR1: Internal Trigger 1
   1221            *     @arg TIM_TS_ITR2: Internal Trigger 2
   1222            *     @arg TIM_TS_ITR3: Internal Trigger 3
   1223            *     @arg TIM_TS_TI1F_ED: TI1 Edge Detector
   1224            *     @arg TIM_TS_TI1FP1: Filtered Timer Input 1
   1225            *     @arg TIM_TS_TI2FP2: Filtered Timer Input 2
   1226            *     @arg TIM_TS_ETRF: External Trigger input
   1227            * @retval None
   1228            */

   \                                 In section .text, align 2, keep-with-next
   1229          void TIM_SelectInputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource)
   1230          {
   1231            uint16_t tmpsmcr = 0;
   1232            /* Check the parameters */
   1233            assert_param(IS_TIM_LIST6_PERIPH(TIMx));
   1234            assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));
   1235            /* Get the TIMx SMCR register value */
   1236            tmpsmcr = TIMx->SMCR;
   1237            /* Reset the TS Bits */
   1238            tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMCR_TS));
   1239            /* Set the Input Trigger source */
   1240            tmpsmcr |= TIM_InputTriggerSource;
   1241            /* Write to TIMx SMCR */
   1242            TIMx->SMCR = tmpsmcr;
   \                     TIM_SelectInputTrigger: (+1)
   \   00000000   0x8902             LDRH     R2,[R0, #+8]
   \   00000002   0xF64F 0x738F      MOVW     R3,#+65423
   \   00000006   0x401A             ANDS     R2,R3,R2
   \   00000008   0x4311             ORRS     R1,R1,R2
   \   0000000A   0x8101             STRH     R1,[R0, #+8]
   1243          }
   \   0000000C   0x4770             BX       LR               ;; return
   1244          
   1245          /**
   1246            * @brief  Configures the TIMx Encoder Interface.
   1247            * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
   1248            * @param  TIM_EncoderMode: specifies the TIMx Encoder Mode.
   1249            *   This parameter can be one of the following values:
   1250            *     @arg TIM_EncoderMode_TI1: Counter counts on TI1FP1 edge depending on TI2FP2 level.
   1251            *     @arg TIM_EncoderMode_TI2: Counter counts on TI2FP2 edge depending on TI1FP1 level.
   1252            *     @arg TIM_EncoderMode_TI12: Counter counts on both TI1FP1 and TI2FP2 edges depending
   1253            *                                on the level of the other input.
   1254            * @param  TIM_IC1Polarity: specifies the IC1 Polarity
   1255            *   This parameter can be one of the following values:
   1256            *     @arg TIM_ICPolarity_Falling: IC Falling edge.
   1257            *     @arg TIM_ICPolarity_Rising: IC Rising edge.
   1258            * @param  TIM_IC2Polarity: specifies the IC2 Polarity
   1259            *   This parameter can be one of the following values:
   1260            *     @arg TIM_ICPolarity_Falling: IC Falling edge.
   1261            *     @arg TIM_ICPolarity_Rising: IC Rising edge.
   1262            * @retval None
   1263            */

   \                                 In section .text, align 2, keep-with-next
   1264          void TIM_EncoderInterfaceConfig(TIM_TypeDef* TIMx, uint16_t TIM_EncoderMode,
   1265                                          uint16_t TIM_IC1Polarity, uint16_t TIM_IC2Polarity)
   1266          {
   \                     TIM_EncoderInterfaceConfig: (+1)
   \   00000000   0xB4F0             PUSH     {R4-R7}
   1267            uint16_t tmpsmcr = 0;
   1268            uint16_t tmpccmr1 = 0;
   1269            uint16_t tmpccer = 0;
   1270              
   1271            /* Check the parameters */
   1272            assert_param(IS_TIM_LIST5_PERIPH(TIMx));
   1273            assert_param(IS_TIM_ENCODER_MODE(TIM_EncoderMode));
   1274            assert_param(IS_TIM_IC_POLARITY(TIM_IC1Polarity));
   1275            assert_param(IS_TIM_IC_POLARITY(TIM_IC2Polarity));
   1276          
   1277            /* Get the TIMx SMCR register value */
   1278            tmpsmcr = TIMx->SMCR;
   \   00000002   0x8905             LDRH     R5,[R0, #+8]
   1279            
   1280            /* Get the TIMx CCMR1 register value */
   1281            tmpccmr1 = TIMx->CCMR1;
   \   00000004   0x8B06             LDRH     R6,[R0, #+24]
   1282            
   1283            /* Get the TIMx CCER register value */
   1284            tmpccer = TIMx->CCER;
   \   00000006   0x8C04             LDRH     R4,[R0, #+32]
   1285            
   1286            /* Set the encoder Mode */
   1287            tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMCR_SMS));
   1288            tmpsmcr |= TIM_EncoderMode;
   1289            
   1290            /* Select the Capture Compare 1 and the Capture Compare 2 as input */
   1291            tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC1S)) & (uint16_t)(~((uint16_t)TIM_CCMR1_CC2S)));
   1292            tmpccmr1 |= TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC2S_0;
   1293            
   1294            /* Set the TI1 and the TI2 Polarities */
   1295            tmpccer &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCER_CC1P)) & ((uint16_t)~((uint16_t)TIM_CCER_CC2P)));
   1296            tmpccer |= (uint16_t)(TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << (uint16_t)4));
   1297            
   1298            /* Write to TIMx SMCR */
   1299            TIMx->SMCR = tmpsmcr;
   \   00000008   0xF64F 0x77F8      MOVW     R7,#+65528
   \   0000000C   0x403D             ANDS     R5,R7,R5
   \   0000000E   0x4329             ORRS     R1,R1,R5
   \   00000010   0x8101             STRH     R1,[R0, #+8]
   1300            /* Write to TIMx CCMR1 */
   1301            TIMx->CCMR1 = tmpccmr1;
   \   00000012   0xF240 0x1501      MOVW     R5,#+257
   \   00000016   0xF64F 0x41FC      MOVW     R1,#+64764
   \   0000001A   0x4031             ANDS     R1,R1,R6
   \   0000001C   0x4329             ORRS     R1,R5,R1
   \   0000001E   0x8301             STRH     R1,[R0, #+24]
   1302            /* Write to TIMx CCER */
   1303            TIMx->CCER = tmpccer;
   \   00000020   0xF64F 0x71DD      MOVW     R1,#+65501
   \   00000024   0x4021             ANDS     R1,R1,R4
   \   00000026   0x4311             ORRS     R1,R2,R1
   \   00000028   0xEA41 0x1103      ORR      R1,R1,R3, LSL #+4
   \   0000002C   0x8401             STRH     R1,[R0, #+32]
   1304          }
   \   0000002E   0xBCF0             POP      {R4-R7}
   \   00000030   0x4770             BX       LR               ;; return
   1305          
   1306          /**
   1307            * @brief  Forces the TIMx output 1 waveform to active or inactive level.
   1308            * @param  TIMx: where x can be  1 to 17 except 6 and 7 to select the TIM peripheral.
   1309            * @param  TIM_ForcedAction: specifies the forced Action to be set to the output waveform.
   1310            *   This parameter can be one of the following values:
   1311            *     @arg TIM_ForcedAction_Active: Force active level on OC1REF
   1312            *     @arg TIM_ForcedAction_InActive: Force inactive level on OC1REF.
   1313            * @retval None
   1314            */

   \                                 In section .text, align 2, keep-with-next
   1315          void TIM_ForcedOC1Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
   1316          {
   1317            uint16_t tmpccmr1 = 0;
   1318            /* Check the parameters */
   1319            assert_param(IS_TIM_LIST8_PERIPH(TIMx));
   1320            assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
   1321            tmpccmr1 = TIMx->CCMR1;
   1322            /* Reset the OC1M Bits */
   1323            tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC1M);
   1324            /* Configure The Forced output Mode */
   1325            tmpccmr1 |= TIM_ForcedAction;
   1326            /* Write to TIMx CCMR1 register */
   1327            TIMx->CCMR1 = tmpccmr1;
   \                     TIM_ForcedOC1Config: (+1)
   \   00000000   0x8B02             LDRH     R2,[R0, #+24]
   \   00000002   0xF64F 0x738F      MOVW     R3,#+65423
   \   00000006   0x401A             ANDS     R2,R3,R2
   \   00000008   0x4311             ORRS     R1,R1,R2
   \   0000000A   0x8301             STRH     R1,[R0, #+24]
   1328          }
   \   0000000C   0x4770             BX       LR               ;; return
   1329          
   1330          /**
   1331            * @brief  Forces the TIMx output 2 waveform to active or inactive level.
   1332            * @param  TIMx: where x can be  1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral.
   1333            * @param  TIM_ForcedAction: specifies the forced Action to be set to the output waveform.
   1334            *   This parameter can be one of the following values:
   1335            *     @arg TIM_ForcedAction_Active: Force active level on OC2REF
   1336            *     @arg TIM_ForcedAction_InActive: Force inactive level on OC2REF.
   1337            * @retval None
   1338            */

   \                                 In section .text, align 2, keep-with-next
   1339          void TIM_ForcedOC2Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
   1340          {
   1341            uint16_t tmpccmr1 = 0;
   1342            /* Check the parameters */
   1343            assert_param(IS_TIM_LIST6_PERIPH(TIMx));
   1344            assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
   1345            tmpccmr1 = TIMx->CCMR1;
   1346            /* Reset the OC2M Bits */
   1347            tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC2M);
   1348            /* Configure The Forced output Mode */
   1349            tmpccmr1 |= (uint16_t)(TIM_ForcedAction << 8);
   1350            /* Write to TIMx CCMR1 register */
   1351            TIMx->CCMR1 = tmpccmr1;
   \                     TIM_ForcedOC2Config: (+1)
   \   00000000   0x8B02             LDRH     R2,[R0, #+24]
   \   00000002   0xF648 0x73FF      MOVW     R3,#+36863
   \   00000006   0x401A             ANDS     R2,R3,R2
   \   00000008   0xEA42 0x2101      ORR      R1,R2,R1, LSL #+8
   \   0000000C   0x8301             STRH     R1,[R0, #+24]
   1352          }
   \   0000000E   0x4770             BX       LR               ;; return
   1353          
   1354          /**
   1355            * @brief  Forces the TIMx output 3 waveform to active or inactive level.
   1356            * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
   1357            * @param  TIM_ForcedAction: specifies the forced Action to be set to the output waveform.
   1358            *   This parameter can be one of the following values:
   1359            *     @arg TIM_ForcedAction_Active: Force active level on OC3REF
   1360            *     @arg TIM_ForcedAction_InActive: Force inactive level on OC3REF.
   1361            * @retval None
   1362            */

   \                                 In section .text, align 2, keep-with-next
   1363          void TIM_ForcedOC3Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
   1364          {
   1365            uint16_t tmpccmr2 = 0;
   1366            /* Check the parameters */
   1367            assert_param(IS_TIM_LIST3_PERIPH(TIMx));
   1368            assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
   1369            tmpccmr2 = TIMx->CCMR2;
   1370            /* Reset the OC1M Bits */
   1371            tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC3M);
   1372            /* Configure The Forced output Mode */
   1373            tmpccmr2 |= TIM_ForcedAction;
   1374            /* Write to TIMx CCMR2 register */
   1375            TIMx->CCMR2 = tmpccmr2;
   \                     TIM_ForcedOC3Config: (+1)
   \   00000000   0x8B82             LDRH     R2,[R0, #+28]
   \   00000002   0xF64F 0x738F      MOVW     R3,#+65423
   \   00000006   0x401A             ANDS     R2,R3,R2
   \   00000008   0x4311             ORRS     R1,R1,R2
   \   0000000A   0x8381             STRH     R1,[R0, #+28]
   1376          }
   \   0000000C   0x4770             BX       LR               ;; return
   1377          
   1378          /**
   1379            * @brief  Forces the TIMx output 4 waveform to active or inactive level.
   1380            * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
   1381            * @param  TIM_ForcedAction: specifies the forced Action to be set to the output waveform.
   1382            *   This parameter can be one of the following values:
   1383            *     @arg TIM_ForcedAction_Active: Force active level on OC4REF
   1384            *     @arg TIM_ForcedAction_InActive: Force inactive level on OC4REF.
   1385            * @retval None
   1386            */

   \                                 In section .text, align 2, keep-with-next
   1387          void TIM_ForcedOC4Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
   1388          {
   1389            uint16_t tmpccmr2 = 0;
   1390            /* Check the parameters */
   1391            assert_param(IS_TIM_LIST3_PERIPH(TIMx));
   1392            assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
   1393            tmpccmr2 = TIMx->CCMR2;
   1394            /* Reset the OC2M Bits */
   1395            tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC4M);
   1396            /* Configure The Forced output Mode */
   1397            tmpccmr2 |= (uint16_t)(TIM_ForcedAction << 8);
   1398            /* Write to TIMx CCMR2 register */
   1399            TIMx->CCMR2 = tmpccmr2;
   \                     TIM_ForcedOC4Config: (+1)
   \   00000000   0x8B82             LDRH     R2,[R0, #+28]
   \   00000002   0xF648 0x73FF      MOVW     R3,#+36863
   \   00000006   0x401A             ANDS     R2,R3,R2
   \   00000008   0xEA42 0x2101      ORR      R1,R2,R1, LSL #+8
   \   0000000C   0x8381             STRH     R1,[R0, #+28]
   1400          }
   \   0000000E   0x4770             BX       LR               ;; return
   1401          
   1402          /**
   1403            * @brief  Enables or disables TIMx peripheral Preload register on ARR.
   1404            * @param  TIMx: where x can be  1 to 17 to select the TIM peripheral.
   1405            * @param  NewState: new state of the TIMx peripheral Preload register
   1406            *   This parameter can be: ENABLE or DISABLE.
   1407            * @retval None
   1408            */

   \                                 In section .text, align 2, keep-with-next
   1409          void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
   1410          {
   1411            /* Check the parameters */
   1412            assert_param(IS_TIM_ALL_PERIPH(TIMx));
   1413            assert_param(IS_FUNCTIONAL_STATE(NewState));
   1414            if (NewState != DISABLE)
   \                     TIM_ARRPreloadConfig: (+1)
   \   00000000   0x2900             CMP      R1,#+0
   \   00000002   0x8801             LDRH     R1,[R0, #+0]
   \   00000004   0xBF12             ITEE     NE 
   \   00000006   0xF041 0x0180      ORRNE    R1,R1,#0x80
   \   0000000A   0xF64F 0x727F      MOVWEQ   R2,#+65407
   \   0000000E   0x4011             ANDEQ    R1,R2,R1
   1415            {
   1416              /* Set the ARR Preload Bit */
   1417              TIMx->CR1 |= TIM_CR1_ARPE;
   1418            }
   1419            else
   1420            {
   1421              /* Reset the ARR Preload Bit */
   1422              TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_ARPE);
   \   00000010   0x8001             STRH     R1,[R0, #+0]
   1423            }
   1424          }
   \   00000012   0x4770             BX       LR               ;; return
   1425          
   1426          /**
   1427            * @brief  Selects the TIM peripheral Commutation event.
   1428            * @param  TIMx: where x can be  1, 8, 15, 16 or 17 to select the TIMx peripheral
   1429            * @param  NewState: new state of the Commutation event.
   1430            *   This parameter can be: ENABLE or DISABLE.
   1431            * @retval None
   1432            */

   \                                 In section .text, align 2, keep-with-next
   1433          void TIM_SelectCOM(TIM_TypeDef* TIMx, FunctionalState NewState)
   1434          {
   1435            /* Check the parameters */
   1436            assert_param(IS_TIM_LIST2_PERIPH(TIMx));
   1437            assert_param(IS_FUNCTIONAL_STATE(NewState));
   1438            if (NewState != DISABLE)
   \                     TIM_SelectCOM: (+1)
   \   00000000   0x2900             CMP      R1,#+0
   \   00000002   0x8881             LDRH     R1,[R0, #+4]
   \   00000004   0xBF12             ITEE     NE 
   \   00000006   0xF041 0x0104      ORRNE    R1,R1,#0x4
   \   0000000A   0xF64F 0x72FB      MOVWEQ   R2,#+65531
   \   0000000E   0x4011             ANDEQ    R1,R2,R1
   1439            {
   1440              /* Set the COM Bit */
   1441              TIMx->CR2 |= TIM_CR2_CCUS;
   1442            }
   1443            else
   1444            {
   1445              /* Reset the COM Bit */
   1446              TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_CCUS);
   \   00000010   0x8081             STRH     R1,[R0, #+4]
   1447            }
   1448          }
   \   00000012   0x4770             BX       LR               ;; return
   1449          
   1450          /**
   1451            * @brief  Selects the TIMx peripheral Capture Compare DMA source.
   1452            * @param  TIMx: where x can be  1, 2, 3, 4, 5, 8, 15, 16 or 17 to select 
   1453            *         the TIM peripheral.
   1454            * @param  NewState: new state of the Capture Compare DMA source
   1455            *   This parameter can be: ENABLE or DISABLE.
   1456            * @retval None
   1457            */

   \                                 In section .text, align 2, keep-with-next
   1458          void TIM_SelectCCDMA(TIM_TypeDef* TIMx, FunctionalState NewState)
   1459          {
   1460            /* Check the parameters */
   1461            assert_param(IS_TIM_LIST4_PERIPH(TIMx));
   1462            assert_param(IS_FUNCTIONAL_STATE(NewState));
   1463            if (NewState != DISABLE)
   \                     TIM_SelectCCDMA: (+1)
   \   00000000   0x2900             CMP      R1,#+0
   \   00000002   0x8881             LDRH     R1,[R0, #+4]
   \   00000004   0xBF12             ITEE     NE 
   \   00000006   0xF041 0x0108      ORRNE    R1,R1,#0x8
   \   0000000A   0xF64F 0x72F7      MOVWEQ   R2,#+65527
   \   0000000E   0x4011             ANDEQ    R1,R2,R1
   1464            {
   1465              /* Set the CCDS Bit */
   1466              TIMx->CR2 |= TIM_CR2_CCDS;
   1467            }
   1468            else
   1469            {
   1470              /* Reset the CCDS Bit */
   1471              TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_CCDS);
   \   00000010   0x8081             STRH     R1,[R0, #+4]
   1472            }
   1473          }
   \   00000012   0x4770             BX       LR               ;; return
   1474          
   1475          /**
   1476            * @brief  Sets or Resets the TIM peripheral Capture Compare Preload Control bit.
   1477            * @param  TIMx: where x can be   1, 2, 3, 4, 5, 8 or 15 
   1478            *         to select the TIMx peripheral
   1479            * @param  NewState: new state of the Capture Compare Preload Control bit
   1480            *   This parameter can be: ENABLE or DISABLE.
   1481            * @retval None
   1482            */

   \                                 In section .text, align 2, keep-with-next
   1483          void TIM_CCPreloadControl(TIM_TypeDef* TIMx, FunctionalState NewState)
   1484          { 
   1485            /* Check the parameters */
   1486            assert_param(IS_TIM_LIST5_PERIPH(TIMx));
   1487            assert_param(IS_FUNCTIONAL_STATE(NewState));
   1488            if (NewState != DISABLE)
   \                     TIM_CCPreloadControl: (+1)
   \   00000000   0x2900             CMP      R1,#+0
   \   00000002   0x8881             LDRH     R1,[R0, #+4]
   \   00000004   0xBF12             ITEE     NE 
   \   00000006   0xF041 0x0101      ORRNE    R1,R1,#0x1
   \   0000000A   0xF64F 0x72FE      MOVWEQ   R2,#+65534
   \   0000000E   0x4011             ANDEQ    R1,R2,R1
   1489            {
   1490              /* Set the CCPC Bit */
   1491              TIMx->CR2 |= TIM_CR2_CCPC;
   1492            }
   1493            else
   1494            {
   1495              /* Reset the CCPC Bit */
   1496              TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_CCPC);
   \   00000010   0x8081             STRH     R1,[R0, #+4]
   1497            }
   1498          }
   \   00000012   0x4770             BX       LR               ;; return
   1499          
   1500          /**
   1501            * @brief  Enables or disables the TIMx peripheral Preload register on CCR1.
   1502            * @param  TIMx: where x can be  1 to 17 except 6 and 7 to select the TIM peripheral.
   1503            * @param  TIM_OCPreload: new state of the TIMx peripheral Preload register
   1504            *   This parameter can be one of the following values:
   1505            *     @arg TIM_OCPreload_Enable
   1506            *     @arg TIM_OCPreload_Disable
   1507            * @retval None
   1508            */

   \                                 In section .text, align 2, keep-with-next
   1509          void TIM_OC1PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
   1510          {
   1511            uint16_t tmpccmr1 = 0;
   1512            /* Check the parameters */
   1513            assert_param(IS_TIM_LIST8_PERIPH(TIMx));
   1514            assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
   1515            tmpccmr1 = TIMx->CCMR1;
   1516            /* Reset the OC1PE Bit */
   1517            tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC1PE);
   1518            /* Enable or Disable the Output Compare Preload feature */
   1519            tmpccmr1 |= TIM_OCPreload;
   1520            /* Write to TIMx CCMR1 register */
   1521            TIMx->CCMR1 = tmpccmr1;
   \                     TIM_OC1PreloadConfig: (+1)
   \   00000000   0x8B02             LDRH     R2,[R0, #+24]
   \   00000002   0xF64F 0x73F7      MOVW     R3,#+65527
   \   00000006   0x401A             ANDS     R2,R3,R2
   \   00000008   0x4311             ORRS     R1,R1,R2
   \   0000000A   0x8301             STRH     R1,[R0, #+24]
   1522          }
   \   0000000C   0x4770             BX       LR               ;; return
   1523          
   1524          /**
   1525            * @brief  Enables or disables the TIMx peripheral Preload register on CCR2.
   1526            * @param  TIMx: where x can be  1, 2, 3, 4, 5, 8, 9, 12 or 15 to select 
   1527            *         the TIM peripheral.
   1528            * @param  TIM_OCPreload: new state of the TIMx peripheral Preload register
   1529            *   This parameter can be one of the following values:
   1530            *     @arg TIM_OCPreload_Enable
   1531            *     @arg TIM_OCPreload_Disable
   1532            * @retval None
   1533            */

   \                                 In section .text, align 2, keep-with-next
   1534          void TIM_OC2PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
   1535          {
   1536            uint16_t tmpccmr1 = 0;
   1537            /* Check the parameters */
   1538            assert_param(IS_TIM_LIST6_PERIPH(TIMx));
   1539            assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
   1540            tmpccmr1 = TIMx->CCMR1;
   1541            /* Reset the OC2PE Bit */
   1542            tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC2PE);
   1543            /* Enable or Disable the Output Compare Preload feature */
   1544            tmpccmr1 |= (uint16_t)(TIM_OCPreload << 8);
   1545            /* Write to TIMx CCMR1 register */
   1546            TIMx->CCMR1 = tmpccmr1;
   \                     TIM_OC2PreloadConfig: (+1)
   \   00000000   0x8B02             LDRH     R2,[R0, #+24]
   \   00000002   0xF24F 0x73FF      MOVW     R3,#+63487
   \   00000006   0x401A             ANDS     R2,R3,R2
   \   00000008   0xEA42 0x2101      ORR      R1,R2,R1, LSL #+8
   \   0000000C   0x8301             STRH     R1,[R0, #+24]
   1547          }
   \   0000000E   0x4770             BX       LR               ;; return
   1548          
   1549          /**
   1550            * @brief  Enables or disables the TIMx peripheral Preload register on CCR3.
   1551            * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
   1552            * @param  TIM_OCPreload: new state of the TIMx peripheral Preload register
   1553            *   This parameter can be one of the following values:
   1554            *     @arg TIM_OCPreload_Enable
   1555            *     @arg TIM_OCPreload_Disable
   1556            * @retval None
   1557            */

   \                                 In section .text, align 2, keep-with-next
   1558          void TIM_OC3PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
   1559          {
   1560            uint16_t tmpccmr2 = 0;
   1561            /* Check the parameters */
   1562            assert_param(IS_TIM_LIST3_PERIPH(TIMx));
   1563            assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
   1564            tmpccmr2 = TIMx->CCMR2;
   1565            /* Reset the OC3PE Bit */
   1566            tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC3PE);
   1567            /* Enable or Disable the Output Compare Preload feature */
   1568            tmpccmr2 |= TIM_OCPreload;
   1569            /* Write to TIMx CCMR2 register */
   1570            TIMx->CCMR2 = tmpccmr2;
   \                     TIM_OC3PreloadConfig: (+1)
   \   00000000   0x8B82             LDRH     R2,[R0, #+28]
   \   00000002   0xF64F 0x73F7      MOVW     R3,#+65527
   \   00000006   0x401A             ANDS     R2,R3,R2
   \   00000008   0x4311             ORRS     R1,R1,R2
   \   0000000A   0x8381             STRH     R1,[R0, #+28]
   1571          }
   \   0000000C   0x4770             BX       LR               ;; return
   1572          
   1573          /**
   1574            * @brief  Enables or disables the TIMx peripheral Preload register on CCR4.
   1575            * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
   1576            * @param  TIM_OCPreload: new state of the TIMx peripheral Preload register
   1577            *   This parameter can be one of the following values:
   1578            *     @arg TIM_OCPreload_Enable
   1579            *     @arg TIM_OCPreload_Disable
   1580            * @retval None
   1581            */

   \                                 In section .text, align 2, keep-with-next
   1582          void TIM_OC4PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
   1583          {
   1584            uint16_t tmpccmr2 = 0;
   1585            /* Check the parameters */
   1586            assert_param(IS_TIM_LIST3_PERIPH(TIMx));
   1587            assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
   1588            tmpccmr2 = TIMx->CCMR2;
   1589            /* Reset the OC4PE Bit */
   1590            tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC4PE);
   1591            /* Enable or Disable the Output Compare Preload feature */
   1592            tmpccmr2 |= (uint16_t)(TIM_OCPreload << 8);
   1593            /* Write to TIMx CCMR2 register */
   1594            TIMx->CCMR2 = tmpccmr2;
   \                     TIM_OC4PreloadConfig: (+1)
   \   00000000   0x8B82             LDRH     R2,[R0, #+28]
   \   00000002   0xF24F 0x73FF      MOVW     R3,#+63487
   \   00000006   0x401A             ANDS     R2,R3,R2
   \   00000008   0xEA42 0x2101      ORR      R1,R2,R1, LSL #+8
   \   0000000C   0x8381             STRH     R1,[R0, #+28]
   1595          }
   \   0000000E   0x4770             BX       LR               ;; return
   1596          
   1597          /**
   1598            * @brief  Configures the TIMx Output Compare 1 Fast feature.
   1599            * @param  TIMx: where x can be  1 to 17 except 6 and 7 to select the TIM peripheral.
   1600            * @param  TIM_OCFast: new state of the Output Compare Fast Enable Bit.
   1601            *   This parameter can be one of the following values:
   1602            *     @arg TIM_OCFast_Enable: TIM output compare fast enable
   1603            *     @arg TIM_OCFast_Disable: TIM output compare fast disable
   1604            * @retval None
   1605            */

   \                                 In section .text, align 2, keep-with-next
   1606          void TIM_OC1FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
   1607          {
   1608            uint16_t tmpccmr1 = 0;
   1609            /* Check the parameters */
   1610            assert_param(IS_TIM_LIST8_PERIPH(TIMx));
   1611            assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
   1612            /* Get the TIMx CCMR1 register value */
   1613            tmpccmr1 = TIMx->CCMR1;
   1614            /* Reset the OC1FE Bit */
   1615            tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC1FE);
   1616            /* Enable or Disable the Output Compare Fast Bit */
   1617            tmpccmr1 |= TIM_OCFast;
   1618            /* Write to TIMx CCMR1 */
   1619            TIMx->CCMR1 = tmpccmr1;
   \                     TIM_OC1FastConfig: (+1)
   \   00000000   0x8B02             LDRH     R2,[R0, #+24]
   \   00000002   0xF64F 0x73FB      MOVW     R3,#+65531
   \   00000006   0x401A             ANDS     R2,R3,R2
   \   00000008   0x4311             ORRS     R1,R1,R2
   \   0000000A   0x8301             STRH     R1,[R0, #+24]
   1620          }
   \   0000000C   0x4770             BX       LR               ;; return
   1621          
   1622          /**
   1623            * @brief  Configures the TIMx Output Compare 2 Fast feature.
   1624            * @param  TIMx: where x can be  1, 2, 3, 4, 5, 8, 9, 12 or 15 to select 
   1625            *         the TIM peripheral.
   1626            * @param  TIM_OCFast: new state of the Output Compare Fast Enable Bit.
   1627            *   This parameter can be one of the following values:
   1628            *     @arg TIM_OCFast_Enable: TIM output compare fast enable
   1629            *     @arg TIM_OCFast_Disable: TIM output compare fast disable
   1630            * @retval None
   1631            */

   \                                 In section .text, align 2, keep-with-next
   1632          void TIM_OC2FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
   1633          {
   1634            uint16_t tmpccmr1 = 0;
   1635            /* Check the parameters */
   1636            assert_param(IS_TIM_LIST6_PERIPH(TIMx));
   1637            assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
   1638            /* Get the TIMx CCMR1 register value */
   1639            tmpccmr1 = TIMx->CCMR1;
   1640            /* Reset the OC2FE Bit */
   1641            tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC2FE);
   1642            /* Enable or Disable the Output Compare Fast Bit */
   1643            tmpccmr1 |= (uint16_t)(TIM_OCFast << 8);
   1644            /* Write to TIMx CCMR1 */
   1645            TIMx->CCMR1 = tmpccmr1;
   \                     TIM_OC2FastConfig: (+1)
   \   00000000   0x8B02             LDRH     R2,[R0, #+24]
   \   00000002   0xF64F 0x33FF      MOVW     R3,#+64511
   \   00000006   0x401A             ANDS     R2,R3,R2
   \   00000008   0xEA42 0x2101      ORR      R1,R2,R1, LSL #+8
   \   0000000C   0x8301             STRH     R1,[R0, #+24]
   1646          }
   \   0000000E   0x4770             BX       LR               ;; return
   1647          
   1648          /**
   1649            * @brief  Configures the TIMx Output Compare 3 Fast feature.
   1650            * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
   1651            * @param  TIM_OCFast: new state of the Output Compare Fast Enable Bit.
   1652            *   This parameter can be one of the following values:
   1653            *     @arg TIM_OCFast_Enable: TIM output compare fast enable
   1654            *     @arg TIM_OCFast_Disable: TIM output compare fast disable
   1655            * @retval None
   1656            */

   \                                 In section .text, align 2, keep-with-next
   1657          void TIM_OC3FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
   1658          {
   1659            uint16_t tmpccmr2 = 0;
   1660            /* Check the parameters */
   1661            assert_param(IS_TIM_LIST3_PERIPH(TIMx));
   1662            assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
   1663            /* Get the TIMx CCMR2 register value */
   1664            tmpccmr2 = TIMx->CCMR2;
   1665            /* Reset the OC3FE Bit */
   1666            tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC3FE);
   1667            /* Enable or Disable the Output Compare Fast Bit */
   1668            tmpccmr2 |= TIM_OCFast;
   1669            /* Write to TIMx CCMR2 */
   1670            TIMx->CCMR2 = tmpccmr2;
   \                     TIM_OC3FastConfig: (+1)
   \   00000000   0x8B82             LDRH     R2,[R0, #+28]
   \   00000002   0xF64F 0x73FB      MOVW     R3,#+65531
   \   00000006   0x401A             ANDS     R2,R3,R2
   \   00000008   0x4311             ORRS     R1,R1,R2
   \   0000000A   0x8381             STRH     R1,[R0, #+28]
   1671          }
   \   0000000C   0x4770             BX       LR               ;; return
   1672          
   1673          /**
   1674            * @brief  Configures the TIMx Output Compare 4 Fast feature.
   1675            * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
   1676            * @param  TIM_OCFast: new state of the Output Compare Fast Enable Bit.
   1677            *   This parameter can be one of the following values:
   1678            *     @arg TIM_OCFast_Enable: TIM output compare fast enable
   1679            *     @arg TIM_OCFast_Disable: TIM output compare fast disable
   1680            * @retval None
   1681            */

   \                                 In section .text, align 2, keep-with-next
   1682          void TIM_OC4FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
   1683          {
   1684            uint16_t tmpccmr2 = 0;
   1685            /* Check the parameters */
   1686            assert_param(IS_TIM_LIST3_PERIPH(TIMx));
   1687            assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
   1688            /* Get the TIMx CCMR2 register value */
   1689            tmpccmr2 = TIMx->CCMR2;
   1690            /* Reset the OC4FE Bit */
   1691            tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC4FE);
   1692            /* Enable or Disable the Output Compare Fast Bit */
   1693            tmpccmr2 |= (uint16_t)(TIM_OCFast << 8);
   1694            /* Write to TIMx CCMR2 */
   1695            TIMx->CCMR2 = tmpccmr2;
   \                     TIM_OC4FastConfig: (+1)
   \   00000000   0x8B82             LDRH     R2,[R0, #+28]
   \   00000002   0xF64F 0x33FF      MOVW     R3,#+64511
   \   00000006   0x401A             ANDS     R2,R3,R2
   \   00000008   0xEA42 0x2101      ORR      R1,R2,R1, LSL #+8
   \   0000000C   0x8381             STRH     R1,[R0, #+28]
   1696          }
   \   0000000E   0x4770             BX       LR               ;; return
   1697          
   1698          /**
   1699            * @brief  Clears or safeguards the OCREF1 signal on an external event
   1700            * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
   1701            * @param  TIM_OCClear: new state of the Output Compare Clear Enable Bit.
   1702            *   This parameter can be one of the following values:
   1703            *     @arg TIM_OCClear_Enable: TIM Output clear enable
   1704            *     @arg TIM_OCClear_Disable: TIM Output clear disable
   1705            * @retval None
   1706            */

   \                                 In section .text, align 2, keep-with-next
   1707          void TIM_ClearOC1Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
   1708          {
   1709            uint16_t tmpccmr1 = 0;
   1710            /* Check the parameters */
   1711            assert_param(IS_TIM_LIST3_PERIPH(TIMx));
   1712            assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
   1713          
   1714            tmpccmr1 = TIMx->CCMR1;
   1715          
   1716            /* Reset the OC1CE Bit */
   1717            tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC1CE);
   1718            /* Enable or Disable the Output Compare Clear Bit */
   1719            tmpccmr1 |= TIM_OCClear;
   1720            /* Write to TIMx CCMR1 register */
   1721            TIMx->CCMR1 = tmpccmr1;
   \                     TIM_ClearOC1Ref: (+1)
   \   00000000   0x8B02             LDRH     R2,[R0, #+24]
   \   00000002   0xF64F 0x737F      MOVW     R3,#+65407
   \   00000006   0x401A             ANDS     R2,R3,R2
   \   00000008   0x4311             ORRS     R1,R1,R2
   \   0000000A   0x8301             STRH     R1,[R0, #+24]
   1722          }
   \   0000000C   0x4770             BX       LR               ;; return
   1723          
   1724          /**
   1725            * @brief  Clears or safeguards the OCREF2 signal on an external event
   1726            * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
   1727            * @param  TIM_OCClear: new state of the Output Compare Clear Enable Bit.
   1728            *   This parameter can be one of the following values:
   1729            *     @arg TIM_OCClear_Enable: TIM Output clear enable
   1730            *     @arg TIM_OCClear_Disable: TIM Output clear disable
   1731            * @retval None
   1732            */

   \                                 In section .text, align 2, keep-with-next
   1733          void TIM_ClearOC2Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
   1734          {
   1735            uint16_t tmpccmr1 = 0;
   1736            /* Check the parameters */
   1737            assert_param(IS_TIM_LIST3_PERIPH(TIMx));
   1738            assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
   1739            tmpccmr1 = TIMx->CCMR1;
   1740            /* Reset the OC2CE Bit */
   1741            tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC2CE);
   1742            /* Enable or Disable the Output Compare Clear Bit */
   1743            tmpccmr1 |= (uint16_t)(TIM_OCClear << 8);
   1744            /* Write to TIMx CCMR1 register */
   1745            TIMx->CCMR1 = tmpccmr1;
   \                     TIM_ClearOC2Ref: (+1)
   \   00000000   0x8B02             LDRH     R2,[R0, #+24]
   \   00000002   0x0452             LSLS     R2,R2,#+17
   \   00000004   0x0C52             LSRS     R2,R2,#+17
   \   00000006   0xEA42 0x2101      ORR      R1,R2,R1, LSL #+8
   \   0000000A   0x8301             STRH     R1,[R0, #+24]
   1746          }
   \   0000000C   0x4770             BX       LR               ;; return
   1747          
   1748          /**
   1749            * @brief  Clears or safeguards the OCREF3 signal on an external event
   1750            * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
   1751            * @param  TIM_OCClear: new state of the Output Compare Clear Enable Bit.
   1752            *   This parameter can be one of the following values:
   1753            *     @arg TIM_OCClear_Enable: TIM Output clear enable
   1754            *     @arg TIM_OCClear_Disable: TIM Output clear disable
   1755            * @retval None
   1756            */

   \                                 In section .text, align 2, keep-with-next
   1757          void TIM_ClearOC3Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
   1758          {
   1759            uint16_t tmpccmr2 = 0;
   1760            /* Check the parameters */
   1761            assert_param(IS_TIM_LIST3_PERIPH(TIMx));
   1762            assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
   1763            tmpccmr2 = TIMx->CCMR2;
   1764            /* Reset the OC3CE Bit */
   1765            tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC3CE);
   1766            /* Enable or Disable the Output Compare Clear Bit */
   1767            tmpccmr2 |= TIM_OCClear;
   1768            /* Write to TIMx CCMR2 register */
   1769            TIMx->CCMR2 = tmpccmr2;
   \                     TIM_ClearOC3Ref: (+1)
   \   00000000   0x8B82             LDRH     R2,[R0, #+28]
   \   00000002   0xF64F 0x737F      MOVW     R3,#+65407
   \   00000006   0x401A             ANDS     R2,R3,R2
   \   00000008   0x4311             ORRS     R1,R1,R2
   \   0000000A   0x8381             STRH     R1,[R0, #+28]
   1770          }
   \   0000000C   0x4770             BX       LR               ;; return
   1771          
   1772          /**
   1773            * @brief  Clears or safeguards the OCREF4 signal on an external event
   1774            * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
   1775            * @param  TIM_OCClear: new state of the Output Compare Clear Enable Bit.
   1776            *   This parameter can be one of the following values:
   1777            *     @arg TIM_OCClear_Enable: TIM Output clear enable
   1778            *     @arg TIM_OCClear_Disable: TIM Output clear disable
   1779            * @retval None
   1780            */

   \                                 In section .text, align 2, keep-with-next
   1781          void TIM_ClearOC4Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
   1782          {
   1783            uint16_t tmpccmr2 = 0;
   1784            /* Check the parameters */
   1785            assert_param(IS_TIM_LIST3_PERIPH(TIMx));
   1786            assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
   1787            tmpccmr2 = TIMx->CCMR2;
   1788            /* Reset the OC4CE Bit */
   1789            tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC4CE);
   1790            /* Enable or Disable the Output Compare Clear Bit */
   1791            tmpccmr2 |= (uint16_t)(TIM_OCClear << 8);
   1792            /* Write to TIMx CCMR2 register */
   1793            TIMx->CCMR2 = tmpccmr2;
   \                     TIM_ClearOC4Ref: (+1)
   \   00000000   0x8B82             LDRH     R2,[R0, #+28]
   \   00000002   0x0452             LSLS     R2,R2,#+17
   \   00000004   0x0C52             LSRS     R2,R2,#+17
   \   00000006   0xEA42 0x2101      ORR      R1,R2,R1, LSL #+8
   \   0000000A   0x8381             STRH     R1,[R0, #+28]
   1794          }
   \   0000000C   0x4770             BX       LR               ;; return
   1795          
   1796          /**
   1797            * @brief  Configures the TIMx channel 1 polarity.
   1798            * @param  TIMx: where x can be 1 to 17 except 6 and 7 to select the TIM peripheral.
   1799            * @param  TIM_OCPolarity: specifies the OC1 Polarity
   1800            *   This parameter can be one of the following values:
   1801            *     @arg TIM_OCPolarity_High: Output Compare active high
   1802            *     @arg TIM_OCPolarity_Low: Output Compare active low
   1803            * @retval None
   1804            */

   \                                 In section .text, align 2, keep-with-next
   1805          void TIM_OC1PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
   1806          {
   1807            uint16_t tmpccer = 0;
   1808            /* Check the parameters */
   1809            assert_param(IS_TIM_LIST8_PERIPH(TIMx));
   1810            assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
   1811            tmpccer = TIMx->CCER;
   1812            /* Set or Reset the CC1P Bit */
   1813            tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC1P);
   1814            tmpccer |= TIM_OCPolarity;
   1815            /* Write to TIMx CCER register */
   1816            TIMx->CCER = tmpccer;
   \                     TIM_OC1PolarityConfig: (+1)
   \   00000000   0x8C02             LDRH     R2,[R0, #+32]
   \   00000002   0xF64F 0x73FD      MOVW     R3,#+65533
   \   00000006   0x401A             ANDS     R2,R3,R2
   \   00000008   0x4311             ORRS     R1,R1,R2
   \   0000000A   0x8401             STRH     R1,[R0, #+32]
   1817          }
   \   0000000C   0x4770             BX       LR               ;; return
   1818          
   1819          /**
   1820            * @brief  Configures the TIMx Channel 1N polarity.
   1821            * @param  TIMx: where x can be 1, 8, 15, 16 or 17 to select the TIM peripheral.
   1822            * @param  TIM_OCNPolarity: specifies the OC1N Polarity
   1823            *   This parameter can be one of the following values:
   1824            *     @arg TIM_OCNPolarity_High: Output Compare active high
   1825            *     @arg TIM_OCNPolarity_Low: Output Compare active low
   1826            * @retval None
   1827            */

   \                                 In section .text, align 2, keep-with-next
   1828          void TIM_OC1NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
   1829          {
   1830            uint16_t tmpccer = 0;
   1831            /* Check the parameters */
   1832            assert_param(IS_TIM_LIST2_PERIPH(TIMx));
   1833            assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
   1834             
   1835            tmpccer = TIMx->CCER;
   1836            /* Set or Reset the CC1NP Bit */
   1837            tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC1NP);
   1838            tmpccer |= TIM_OCNPolarity;
   1839            /* Write to TIMx CCER register */
   1840            TIMx->CCER = tmpccer;
   \                     TIM_OC1NPolarityConfig: (+1)
   \   00000000   0x8C02             LDRH     R2,[R0, #+32]
   \   00000002   0xF64F 0x73F7      MOVW     R3,#+65527
   \   00000006   0x401A             ANDS     R2,R3,R2
   \   00000008   0x4311             ORRS     R1,R1,R2
   \   0000000A   0x8401             STRH     R1,[R0, #+32]
   1841          }
   \   0000000C   0x4770             BX       LR               ;; return
   1842          
   1843          /**
   1844            * @brief  Configures the TIMx channel 2 polarity.
   1845            * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral.
   1846            * @param  TIM_OCPolarity: specifies the OC2 Polarity
   1847            *   This parameter can be one of the following values:
   1848            *     @arg TIM_OCPolarity_High: Output Compare active high
   1849            *     @arg TIM_OCPolarity_Low: Output Compare active low
   1850            * @retval None
   1851            */

   \                                 In section .text, align 2, keep-with-next
   1852          void TIM_OC2PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
   1853          {
   1854            uint16_t tmpccer = 0;
   1855            /* Check the parameters */
   1856            assert_param(IS_TIM_LIST6_PERIPH(TIMx));
   1857            assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
   1858            tmpccer = TIMx->CCER;
   1859            /* Set or Reset the CC2P Bit */
   1860            tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC2P);
   1861            tmpccer |= (uint16_t)(TIM_OCPolarity << 4);
   1862            /* Write to TIMx CCER register */
   1863            TIMx->CCER = tmpccer;
   \                     TIM_OC2PolarityConfig: (+1)
   \   00000000   0x8C02             LDRH     R2,[R0, #+32]
   \   00000002   0xF64F 0x73DF      MOVW     R3,#+65503
   \   00000006   0x401A             ANDS     R2,R3,R2
   \   00000008   0xEA42 0x1101      ORR      R1,R2,R1, LSL #+4
   \   0000000C   0x8401             STRH     R1,[R0, #+32]
   1864          }
   \   0000000E   0x4770             BX       LR               ;; return
   1865          
   1866          /**
   1867            * @brief  Configures the TIMx Channel 2N polarity.
   1868            * @param  TIMx: where x can be 1 or 8 to select the TIM peripheral.
   1869            * @param  TIM_OCNPolarity: specifies the OC2N Polarity
   1870            *   This parameter can be one of the following values:
   1871            *     @arg TIM_OCNPolarity_High: Output Compare active high
   1872            *     @arg TIM_OCNPolarity_Low: Output Compare active low
   1873            * @retval None
   1874            */

   \                                 In section .text, align 2, keep-with-next
   1875          void TIM_OC2NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
   1876          {
   1877            uint16_t tmpccer = 0;
   1878            /* Check the parameters */
   1879            assert_param(IS_TIM_LIST1_PERIPH(TIMx));
   1880            assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
   1881            
   1882            tmpccer = TIMx->CCER;
   1883            /* Set or Reset the CC2NP Bit */
   1884            tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC2NP);
   1885            tmpccer |= (uint16_t)(TIM_OCNPolarity << 4);
   1886            /* Write to TIMx CCER register */
   1887            TIMx->CCER = tmpccer;
   \                     TIM_OC2NPolarityConfig: (+1)
   \   00000000   0x8C02             LDRH     R2,[R0, #+32]
   \   00000002   0xF64F 0x737F      MOVW     R3,#+65407
   \   00000006   0x401A             ANDS     R2,R3,R2
   \   00000008   0xEA42 0x1101      ORR      R1,R2,R1, LSL #+4
   \   0000000C   0x8401             STRH     R1,[R0, #+32]
   1888          }
   \   0000000E   0x4770             BX       LR               ;; return
   1889          
   1890          /**
   1891            * @brief  Configures the TIMx channel 3 polarity.
   1892            * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
   1893            * @param  TIM_OCPolarity: specifies the OC3 Polarity
   1894            *   This parameter can be one of the following values:
   1895            *     @arg TIM_OCPolarity_High: Output Compare active high
   1896            *     @arg TIM_OCPolarity_Low: Output Compare active low
   1897            * @retval None
   1898            */

   \                                 In section .text, align 2, keep-with-next
   1899          void TIM_OC3PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
   1900          {
   1901            uint16_t tmpccer = 0;
   1902            /* Check the parameters */
   1903            assert_param(IS_TIM_LIST3_PERIPH(TIMx));
   1904            assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
   1905            tmpccer = TIMx->CCER;
   1906            /* Set or Reset the CC3P Bit */
   1907            tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC3P);
   1908            tmpccer |= (uint16_t)(TIM_OCPolarity << 8);
   1909            /* Write to TIMx CCER register */
   1910            TIMx->CCER = tmpccer;
   \                     TIM_OC3PolarityConfig: (+1)
   \   00000000   0x8C02             LDRH     R2,[R0, #+32]
   \   00000002   0xF64F 0x53FF      MOVW     R3,#+65023
   \   00000006   0x401A             ANDS     R2,R3,R2
   \   00000008   0xEA42 0x2101      ORR      R1,R2,R1, LSL #+8
   \   0000000C   0x8401             STRH     R1,[R0, #+32]
   1911          }
   \   0000000E   0x4770             BX       LR               ;; return
   1912          
   1913          /**
   1914            * @brief  Configures the TIMx Channel 3N polarity.
   1915            * @param  TIMx: where x can be 1 or 8 to select the TIM peripheral.
   1916            * @param  TIM_OCNPolarity: specifies the OC3N Polarity
   1917            *   This parameter can be one of the following values:
   1918            *     @arg TIM_OCNPolarity_High: Output Compare active high
   1919            *     @arg TIM_OCNPolarity_Low: Output Compare active low
   1920            * @retval None
   1921            */

   \                                 In section .text, align 2, keep-with-next
   1922          void TIM_OC3NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
   1923          {
   1924            uint16_t tmpccer = 0;
   1925           
   1926            /* Check the parameters */
   1927            assert_param(IS_TIM_LIST1_PERIPH(TIMx));
   1928            assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
   1929              
   1930            tmpccer = TIMx->CCER;
   1931            /* Set or Reset the CC3NP Bit */
   1932            tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC3NP);
   1933            tmpccer |= (uint16_t)(TIM_OCNPolarity << 8);
   1934            /* Write to TIMx CCER register */
   1935            TIMx->CCER = tmpccer;
   \                     TIM_OC3NPolarityConfig: (+1)
   \   00000000   0x8C02             LDRH     R2,[R0, #+32]
   \   00000002   0xF24F 0x73FF      MOVW     R3,#+63487
   \   00000006   0x401A             ANDS     R2,R3,R2
   \   00000008   0xEA42 0x2101      ORR      R1,R2,R1, LSL #+8
   \   0000000C   0x8401             STRH     R1,[R0, #+32]
   1936          }
   \   0000000E   0x4770             BX       LR               ;; return
   1937          
   1938          /**
   1939            * @brief  Configures the TIMx channel 4 polarity.
   1940            * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
   1941            * @param  TIM_OCPolarity: specifies the OC4 Polarity
   1942            *   This parameter can be one of the following values:
   1943            *     @arg TIM_OCPolarity_High: Output Compare active high
   1944            *     @arg TIM_OCPolarity_Low: Output Compare active low
   1945            * @retval None
   1946            */

   \                                 In section .text, align 2, keep-with-next
   1947          void TIM_OC4PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
   1948          {
   1949            uint16_t tmpccer = 0;
   1950            /* Check the parameters */
   1951            assert_param(IS_TIM_LIST3_PERIPH(TIMx));
   1952            assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
   1953            tmpccer = TIMx->CCER;
   1954            /* Set or Reset the CC4P Bit */
   1955            tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC4P);
   1956            tmpccer |= (uint16_t)(TIM_OCPolarity << 12);
   1957            /* Write to TIMx CCER register */
   1958            TIMx->CCER = tmpccer;
   \                     TIM_OC4PolarityConfig: (+1)
   \   00000000   0x8C02             LDRH     R2,[R0, #+32]
   \   00000002   0xF64D 0x73FF      MOVW     R3,#+57343
   \   00000006   0x401A             ANDS     R2,R3,R2
   \   00000008   0xEA42 0x3101      ORR      R1,R2,R1, LSL #+12
   \   0000000C   0x8401             STRH     R1,[R0, #+32]
   1959          }
   \   0000000E   0x4770             BX       LR               ;; return
   1960          
   1961          /**
   1962            * @brief  Enables or disables the TIM Capture Compare Channel x.
   1963            * @param  TIMx: where x can be 1 to 17 except 6 and 7 to select the TIM peripheral.
   1964            * @param  TIM_Channel: specifies the TIM Channel
   1965            *   This parameter can be one of the following values:
   1966            *     @arg TIM_Channel_1: TIM Channel 1
   1967            *     @arg TIM_Channel_2: TIM Channel 2
   1968            *     @arg TIM_Channel_3: TIM Channel 3
   1969            *     @arg TIM_Channel_4: TIM Channel 4
   1970            * @param  TIM_CCx: specifies the TIM Channel CCxE bit new state.
   1971            *   This parameter can be: TIM_CCx_Enable or TIM_CCx_Disable. 
   1972            * @retval None
   1973            */

   \                                 In section .text, align 2, keep-with-next
   1974          void TIM_CCxCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCx)
   1975          {
   1976            uint16_t tmp = 0;
   1977          
   1978            /* Check the parameters */
   1979            assert_param(IS_TIM_LIST8_PERIPH(TIMx));
   1980            assert_param(IS_TIM_CHANNEL(TIM_Channel));
   1981            assert_param(IS_TIM_CCX(TIM_CCx));
   1982          
   1983            tmp = CCER_CCE_Set << TIM_Channel;
   1984          
   1985            /* Reset the CCxE Bit */
   1986            TIMx->CCER &= (uint16_t)~ tmp;
   \                     TIM_CCxCmd: (+1)
   \   00000000   0x8C03             LDRH     R3,[R0, #+32]
   \   00000002   0xF04F 0x0C01      MOV      R12,#+1
   \   00000006   0xFA0C 0xFC01      LSL      R12,R12,R1
   \   0000000A   0xEA23 0x030C      BIC      R3,R3,R12
   \   0000000E   0x8403             STRH     R3,[R0, #+32]
   1987          
   1988            /* Set or reset the CCxE Bit */ 
   1989            TIMx->CCER |=  (uint16_t)(TIM_CCx << TIM_Channel);
   \   00000010   0xFA02 0xF101      LSL      R1,R2,R1
   \   00000014   0x8C03             LDRH     R3,[R0, #+32]
   \   00000016   0x4319             ORRS     R1,R1,R3
   \   00000018   0x8401             STRH     R1,[R0, #+32]
   1990          }
   \   0000001A   0x4770             BX       LR               ;; return
   1991          
   1992          /**
   1993            * @brief  Enables or disables the TIM Capture Compare Channel xN.
   1994            * @param  TIMx: where x can be 1, 8, 15, 16 or 17 to select the TIM peripheral.
   1995            * @param  TIM_Channel: specifies the TIM Channel
   1996            *   This parameter can be one of the following values:
   1997            *     @arg TIM_Channel_1: TIM Channel 1
   1998            *     @arg TIM_Channel_2: TIM Channel 2
   1999            *     @arg TIM_Channel_3: TIM Channel 3
   2000            * @param  TIM_CCxN: specifies the TIM Channel CCxNE bit new state.
   2001            *   This parameter can be: TIM_CCxN_Enable or TIM_CCxN_Disable. 
   2002            * @retval None
   2003            */

   \                                 In section .text, align 2, keep-with-next
   2004          void TIM_CCxNCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCxN)
   2005          {
   2006            uint16_t tmp = 0;
   2007          
   2008            /* Check the parameters */
   2009            assert_param(IS_TIM_LIST2_PERIPH(TIMx));
   2010            assert_param(IS_TIM_COMPLEMENTARY_CHANNEL(TIM_Channel));
   2011            assert_param(IS_TIM_CCXN(TIM_CCxN));
   2012          
   2013            tmp = CCER_CCNE_Set << TIM_Channel;
   2014          
   2015            /* Reset the CCxNE Bit */
   2016            TIMx->CCER &= (uint16_t) ~tmp;
   \                     TIM_CCxNCmd: (+1)
   \   00000000   0x8C03             LDRH     R3,[R0, #+32]
   \   00000002   0xF04F 0x0C04      MOV      R12,#+4
   \   00000006   0xFA0C 0xFC01      LSL      R12,R12,R1
   \   0000000A   0xEA23 0x030C      BIC      R3,R3,R12
   \   0000000E   0x8403             STRH     R3,[R0, #+32]
   2017          
   2018            /* Set or reset the CCxNE Bit */ 
   2019            TIMx->CCER |=  (uint16_t)(TIM_CCxN << TIM_Channel);
   \   00000010   0xFA02 0xF101      LSL      R1,R2,R1
   \   00000014   0x8C03             LDRH     R3,[R0, #+32]
   \   00000016   0x4319             ORRS     R1,R1,R3
   \   00000018   0x8401             STRH     R1,[R0, #+32]
   2020          }
   \   0000001A   0x4770             BX       LR               ;; return
   2021          
   2022          /**
   2023            * @brief  Selects the TIM Output Compare Mode.
   2024            * @note   This function disables the selected channel before changing the Output
   2025            *         Compare Mode.
   2026            *         User has to enable this channel using TIM_CCxCmd and TIM_CCxNCmd functions.
   2027            * @param  TIMx: where x can be 1 to 17 except 6 and 7 to select the TIM peripheral.
   2028            * @param  TIM_Channel: specifies the TIM Channel
   2029            *   This parameter can be one of the following values:
   2030            *     @arg TIM_Channel_1: TIM Channel 1
   2031            *     @arg TIM_Channel_2: TIM Channel 2
   2032            *     @arg TIM_Channel_3: TIM Channel 3
   2033            *     @arg TIM_Channel_4: TIM Channel 4
   2034            * @param  TIM_OCMode: specifies the TIM Output Compare Mode.
   2035            *   This parameter can be one of the following values:
   2036            *     @arg TIM_OCMode_Timing
   2037            *     @arg TIM_OCMode_Active
   2038            *     @arg TIM_OCMode_Toggle
   2039            *     @arg TIM_OCMode_PWM1
   2040            *     @arg TIM_OCMode_PWM2
   2041            *     @arg TIM_ForcedAction_Active
   2042            *     @arg TIM_ForcedAction_InActive
   2043            * @retval None
   2044            */

   \                                 In section .text, align 2, keep-with-next
   2045          void TIM_SelectOCxM(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_OCMode)
   2046          {
   \                     TIM_SelectOCxM: (+1)
   \   00000000   0xB430             PUSH     {R4,R5}
   2047            uint32_t tmp = 0;
   2048            uint16_t tmp1 = 0;
   2049          
   2050            /* Check the parameters */
   2051            assert_param(IS_TIM_LIST8_PERIPH(TIMx));
   2052            assert_param(IS_TIM_CHANNEL(TIM_Channel));
   2053            assert_param(IS_TIM_OCM(TIM_OCMode));
   2054          
   2055            tmp = (uint32_t) TIMx;
   2056            tmp += CCMR_Offset;
   2057          
   2058            tmp1 = CCER_CCE_Set << (uint16_t)TIM_Channel;
   2059          
   2060            /* Disable the Channel: Reset the CCxE Bit */
   2061            TIMx->CCER &= (uint16_t) ~tmp1;
   \   00000002   0x8C04             LDRH     R4,[R0, #+32]
   \   00000004   0x2501             MOVS     R5,#+1
   \   00000006   0x408D             LSLS     R5,R5,R1
   \   00000008   0x43AC             BICS     R4,R4,R5
   \   0000000A   0x8404             STRH     R4,[R0, #+32]
   2062          
   2063            if((TIM_Channel == TIM_Channel_1) ||(TIM_Channel == TIM_Channel_3))
   \   0000000C   0x2900             CMP      R1,#+0
   \   0000000E   0xBF18             IT       NE 
   \   00000010   0x2908             CMPNE    R1,#+8
   \   00000012   0xF100 0x0318      ADD      R3,R0,#+24
   \   00000016   0xD10A             BNE.N    ??TIM_SelectOCxM_0
   2064            {
   2065              tmp += (TIM_Channel>>1);
   \   00000018   0xEB03 0x0051      ADD      R0,R3,R1, LSR #+1
   2066          
   2067              /* Reset the OCxM bits in the CCMRx register */
   2068              *(__IO uint32_t *) tmp &= (uint32_t)~((uint32_t)TIM_CCMR1_OC1M);
   \   0000001C   0x6801             LDR      R1,[R0, #+0]
   \   0000001E   0xF021 0x0170      BIC      R1,R1,#0x70
   \   00000022   0x6001             STR      R1,[R0, #+0]
   2069             
   2070              /* Configure the OCxM bits in the CCMRx register */
   2071              *(__IO uint32_t *) tmp |= TIM_OCMode;
   \   00000024   0x6801             LDR      R1,[R0, #+0]
   \   00000026   0x4311             ORRS     R1,R2,R1
   \   00000028   0x6001             STR      R1,[R0, #+0]
   2072            }
   2073            else
   2074            {
   2075              tmp += (uint16_t)(TIM_Channel - (uint16_t)4)>> (uint16_t)1;
   2076          
   2077              /* Reset the OCxM bits in the CCMRx register */
   2078              *(__IO uint32_t *) tmp &= (uint32_t)~((uint32_t)TIM_CCMR1_OC2M);
   2079              
   2080              /* Configure the OCxM bits in the CCMRx register */
   2081              *(__IO uint32_t *) tmp |= (uint16_t)(TIM_OCMode << 8);
   2082            }
   2083          }
   \   0000002A   0xBC30             POP      {R4,R5}
   \   0000002C   0x4770             BX       LR
   \                     ??TIM_SelectOCxM_0: (+1)
   \   0000002E   0x1F08             SUBS     R0,R1,#+4
   \   00000030   0x0400             LSLS     R0,R0,#+16
   \   00000032   0xEB03 0x4050      ADD      R0,R3,R0, LSR #+17
   \   00000036   0x0612             LSLS     R2,R2,#+24
   \   00000038   0x6801             LDR      R1,[R0, #+0]
   \   0000003A   0xF421 0x41E0      BIC      R1,R1,#0x7000
   \   0000003E   0x6001             STR      R1,[R0, #+0]
   \   00000040   0x6801             LDR      R1,[R0, #+0]
   \   00000042   0xEA41 0x4112      ORR      R1,R1,R2, LSR #+16
   \   00000046   0x6001             STR      R1,[R0, #+0]
   \   00000048   0xBC30             POP      {R4,R5}
   \   0000004A   0x4770             BX       LR               ;; return
   2084          
   2085          /**
   2086            * @brief  Enables or Disables the TIMx Update event.
   2087            * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
   2088            * @param  NewState: new state of the TIMx UDIS bit
   2089            *   This parameter can be: ENABLE or DISABLE.
   2090            * @retval None
   2091            */

   \                                 In section .text, align 2, keep-with-next
   2092          void TIM_UpdateDisableConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
   2093          {
   2094            /* Check the parameters */
   2095            assert_param(IS_TIM_ALL_PERIPH(TIMx));
   2096            assert_param(IS_FUNCTIONAL_STATE(NewState));
   2097            if (NewState != DISABLE)
   \                     TIM_UpdateDisableConfig: (+1)
   \   00000000   0x2900             CMP      R1,#+0
   \   00000002   0x8801             LDRH     R1,[R0, #+0]
   \   00000004   0xBF12             ITEE     NE 
   \   00000006   0xF041 0x0102      ORRNE    R1,R1,#0x2
   \   0000000A   0xF64F 0x72FD      MOVWEQ   R2,#+65533
   \   0000000E   0x4011             ANDEQ    R1,R2,R1
   2098            {
   2099              /* Set the Update Disable Bit */
   2100              TIMx->CR1 |= TIM_CR1_UDIS;
   2101            }
   2102            else
   2103            {
   2104              /* Reset the Update Disable Bit */
   2105              TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_UDIS);
   \   00000010   0x8001             STRH     R1,[R0, #+0]
   2106            }
   2107          }
   \   00000012   0x4770             BX       LR               ;; return
   2108          
   2109          /**
   2110            * @brief  Configures the TIMx Update Request Interrupt source.
   2111            * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
   2112            * @param  TIM_UpdateSource: specifies the Update source.
   2113            *   This parameter can be one of the following values:
   2114            *     @arg TIM_UpdateSource_Regular: Source of update is the counter overflow/underflow
   2115                                                 or the setting of UG bit, or an update generation
   2116                                                 through the slave mode controller.
   2117            *     @arg TIM_UpdateSource_Global: Source of update is counter overflow/underflow.
   2118            * @retval None
   2119            */

   \                                 In section .text, align 2, keep-with-next
   2120          void TIM_UpdateRequestConfig(TIM_TypeDef* TIMx, uint16_t TIM_UpdateSource)
   2121          {
   2122            /* Check the parameters */
   2123            assert_param(IS_TIM_ALL_PERIPH(TIMx));
   2124            assert_param(IS_TIM_UPDATE_SOURCE(TIM_UpdateSource));
   2125            if (TIM_UpdateSource != TIM_UpdateSource_Global)
   \                     TIM_UpdateRequestConfig: (+1)
   \   00000000   0x2900             CMP      R1,#+0
   \   00000002   0x8801             LDRH     R1,[R0, #+0]
   \   00000004   0xBF12             ITEE     NE 
   \   00000006   0xF041 0x0104      ORRNE    R1,R1,#0x4
   \   0000000A   0xF64F 0x72FB      MOVWEQ   R2,#+65531
   \   0000000E   0x4011             ANDEQ    R1,R2,R1
   2126            {
   2127              /* Set the URS Bit */
   2128              TIMx->CR1 |= TIM_CR1_URS;
   2129            }
   2130            else
   2131            {
   2132              /* Reset the URS Bit */
   2133              TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_URS);
   \   00000010   0x8001             STRH     R1,[R0, #+0]
   2134            }
   2135          }
   \   00000012   0x4770             BX       LR               ;; return
   2136          
   2137          /**
   2138            * @brief  Enables or disables the TIMx's Hall sensor interface.
   2139            * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
   2140            * @param  NewState: new state of the TIMx Hall sensor interface.
   2141            *   This parameter can be: ENABLE or DISABLE.
   2142            * @retval None
   2143            */

   \                                 In section .text, align 2, keep-with-next
   2144          void TIM_SelectHallSensor(TIM_TypeDef* TIMx, FunctionalState NewState)
   2145          {
   2146            /* Check the parameters */
   2147            assert_param(IS_TIM_LIST6_PERIPH(TIMx));
   2148            assert_param(IS_FUNCTIONAL_STATE(NewState));
   2149            if (NewState != DISABLE)
   \                     TIM_SelectHallSensor: (+1)
   \   00000000   0x2900             CMP      R1,#+0
   \   00000002   0x8881             LDRH     R1,[R0, #+4]
   \   00000004   0xBF12             ITEE     NE 
   \   00000006   0xF041 0x0180      ORRNE    R1,R1,#0x80
   \   0000000A   0xF64F 0x727F      MOVWEQ   R2,#+65407
   \   0000000E   0x4011             ANDEQ    R1,R2,R1
   2150            {
   2151              /* Set the TI1S Bit */
   2152              TIMx->CR2 |= TIM_CR2_TI1S;
   2153            }
   2154            else
   2155            {
   2156              /* Reset the TI1S Bit */
   2157              TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_TI1S);
   \   00000010   0x8081             STRH     R1,[R0, #+4]
   2158            }
   2159          }
   \   00000012   0x4770             BX       LR               ;; return
   2160          
   2161          /**
   2162            * @brief  Selects the TIMx's One Pulse Mode.
   2163            * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
   2164            * @param  TIM_OPMode: specifies the OPM Mode to be used.
   2165            *   This parameter can be one of the following values:
   2166            *     @arg TIM_OPMode_Single
   2167            *     @arg TIM_OPMode_Repetitive
   2168            * @retval None
   2169            */

   \                                 In section .text, align 2, keep-with-next
   2170          void TIM_SelectOnePulseMode(TIM_TypeDef* TIMx, uint16_t TIM_OPMode)
   2171          {
   2172            /* Check the parameters */
   2173            assert_param(IS_TIM_ALL_PERIPH(TIMx));
   2174            assert_param(IS_TIM_OPM_MODE(TIM_OPMode));
   2175            /* Reset the OPM Bit */
   2176            TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_OPM);
   \                     TIM_SelectOnePulseMode: (+1)
   \   00000000   0x8802             LDRH     R2,[R0, #+0]
   \   00000002   0xF64F 0x73F7      MOVW     R3,#+65527
   \   00000006   0x401A             ANDS     R2,R3,R2
   \   00000008   0x8002             STRH     R2,[R0, #+0]
   2177            /* Configure the OPM Mode */
   2178            TIMx->CR1 |= TIM_OPMode;
   \   0000000A   0x8802             LDRH     R2,[R0, #+0]
   \   0000000C   0x4311             ORRS     R1,R1,R2
   \   0000000E   0x8001             STRH     R1,[R0, #+0]
   2179          }
   \   00000010   0x4770             BX       LR               ;; return
   2180          
   2181          /**
   2182            * @brief  Selects the TIMx Trigger Output Mode.
   2183            * @param  TIMx: where x can be 1, 2, 3, 4, 5, 6, 7, 8, 9, 12 or 15 to select the TIM peripheral.
   2184            * @param  TIM_TRGOSource: specifies the Trigger Output source.
   2185            *   This paramter can be one of the following values:
   2186            *
   2187            *  - For all TIMx
   2188            *     @arg TIM_TRGOSource_Reset:  The UG bit in the TIM_EGR register is used as the trigger output (TRGO).
   2189            *     @arg TIM_TRGOSource_Enable: The Counter Enable CEN is used as the trigger output (TRGO).
   2190            *     @arg TIM_TRGOSource_Update: The update event is selected as the trigger output (TRGO).
   2191            *
   2192            *  - For all TIMx except TIM6 and TIM7
   2193            *     @arg TIM_TRGOSource_OC1: The trigger output sends a positive pulse when the CC1IF flag
   2194            *                              is to be set, as soon as a capture or compare match occurs (TRGO).
   2195            *     @arg TIM_TRGOSource_OC1Ref: OC1REF signal is used as the trigger output (TRGO).
   2196            *     @arg TIM_TRGOSource_OC2Ref: OC2REF signal is used as the trigger output (TRGO).
   2197            *     @arg TIM_TRGOSource_OC3Ref: OC3REF signal is used as the trigger output (TRGO).
   2198            *     @arg TIM_TRGOSource_OC4Ref: OC4REF signal is used as the trigger output (TRGO).
   2199            *
   2200            * @retval None
   2201            */

   \                                 In section .text, align 2, keep-with-next
   2202          void TIM_SelectOutputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_TRGOSource)
   2203          {
   2204            /* Check the parameters */
   2205            assert_param(IS_TIM_LIST7_PERIPH(TIMx));
   2206            assert_param(IS_TIM_TRGO_SOURCE(TIM_TRGOSource));
   2207            /* Reset the MMS Bits */
   2208            TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_MMS);
   \                     TIM_SelectOutputTrigger: (+1)
   \   00000000   0x8882             LDRH     R2,[R0, #+4]
   \   00000002   0xF64F 0x738F      MOVW     R3,#+65423
   \   00000006   0x401A             ANDS     R2,R3,R2
   \   00000008   0x8082             STRH     R2,[R0, #+4]
   2209            /* Select the TRGO source */
   2210            TIMx->CR2 |=  TIM_TRGOSource;
   \   0000000A   0x8882             LDRH     R2,[R0, #+4]
   \   0000000C   0x4311             ORRS     R1,R1,R2
   \   0000000E   0x8081             STRH     R1,[R0, #+4]
   2211          }
   \   00000010   0x4770             BX       LR               ;; return
   2212          
   2213          /**
   2214            * @brief  Selects the TIMx Slave Mode.
   2215            * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral.
   2216            * @param  TIM_SlaveMode: specifies the Timer Slave Mode.
   2217            *   This parameter can be one of the following values:
   2218            *     @arg TIM_SlaveMode_Reset: Rising edge of the selected trigger signal (TRGI) re-initializes
   2219            *                               the counter and triggers an update of the registers.
   2220            *     @arg TIM_SlaveMode_Gated:     The counter clock is enabled when the trigger signal (TRGI) is high.
   2221            *     @arg TIM_SlaveMode_Trigger:   The counter starts at a rising edge of the trigger TRGI.
   2222            *     @arg TIM_SlaveMode_External1: Rising edges of the selected trigger (TRGI) clock the counter.
   2223            * @retval None
   2224            */

   \                                 In section .text, align 2, keep-with-next
   2225          void TIM_SelectSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_SlaveMode)
   2226          {
   2227            /* Check the parameters */
   2228            assert_param(IS_TIM_LIST6_PERIPH(TIMx));
   2229            assert_param(IS_TIM_SLAVE_MODE(TIM_SlaveMode));
   2230           /* Reset the SMS Bits */
   2231            TIMx->SMCR &= (uint16_t)~((uint16_t)TIM_SMCR_SMS);
   \                     TIM_SelectSlaveMode: (+1)
   \   00000000   0x8902             LDRH     R2,[R0, #+8]
   \   00000002   0xF64F 0x73F8      MOVW     R3,#+65528
   \   00000006   0x401A             ANDS     R2,R3,R2
   \   00000008   0x8102             STRH     R2,[R0, #+8]
   2232            /* Select the Slave Mode */
   2233            TIMx->SMCR |= TIM_SlaveMode;
   \   0000000A   0x8902             LDRH     R2,[R0, #+8]
   \   0000000C   0x4311             ORRS     R1,R1,R2
   \   0000000E   0x8101             STRH     R1,[R0, #+8]
   2234          }
   \   00000010   0x4770             BX       LR               ;; return
   2235          
   2236          /**
   2237            * @brief  Sets or Resets the TIMx Master/Slave Mode.
   2238            * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral.
   2239            * @param  TIM_MasterSlaveMode: specifies the Timer Master Slave Mode.
   2240            *   This parameter can be one of the following values:
   2241            *     @arg TIM_MasterSlaveMode_Enable: synchronization between the current timer
   2242            *                                      and its slaves (through TRGO).
   2243            *     @arg TIM_MasterSlaveMode_Disable: No action
   2244            * @retval None
   2245            */

   \                                 In section .text, align 2, keep-with-next
   2246          void TIM_SelectMasterSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_MasterSlaveMode)
   2247          {
   2248            /* Check the parameters */
   2249            assert_param(IS_TIM_LIST6_PERIPH(TIMx));
   2250            assert_param(IS_TIM_MSM_STATE(TIM_MasterSlaveMode));
   2251            /* Reset the MSM Bit */
   2252            TIMx->SMCR &= (uint16_t)~((uint16_t)TIM_SMCR_MSM);
   \                     TIM_SelectMasterSlaveMode: (+1)
   \   00000000   0x8902             LDRH     R2,[R0, #+8]
   \   00000002   0xF64F 0x737F      MOVW     R3,#+65407
   \   00000006   0x401A             ANDS     R2,R3,R2
   \   00000008   0x8102             STRH     R2,[R0, #+8]
   2253            
   2254            /* Set or Reset the MSM Bit */
   2255            TIMx->SMCR |= TIM_MasterSlaveMode;
   \   0000000A   0x8902             LDRH     R2,[R0, #+8]
   \   0000000C   0x4311             ORRS     R1,R1,R2
   \   0000000E   0x8101             STRH     R1,[R0, #+8]
   2256          }
   \   00000010   0x4770             BX       LR               ;; return
   2257          
   2258          /**
   2259            * @brief  Sets the TIMx Counter Register value
   2260            * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
   2261            * @param  Counter: specifies the Counter register new value.
   2262            * @retval None
   2263            */

   \                                 In section .text, align 2, keep-with-next
   2264          void TIM_SetCounter(TIM_TypeDef* TIMx, uint16_t Counter)
   2265          {
   2266            /* Check the parameters */
   2267            assert_param(IS_TIM_ALL_PERIPH(TIMx));
   2268            /* Set the Counter Register value */
   2269            TIMx->CNT = Counter;
   \                     TIM_SetCounter: (+1)
   \   00000000   0x8481             STRH     R1,[R0, #+36]
   2270          }
   \   00000002   0x4770             BX       LR               ;; return
   2271          
   2272          /**
   2273            * @brief  Sets the TIMx Autoreload Register value
   2274            * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
   2275            * @param  Autoreload: specifies the Autoreload register new value.
   2276            * @retval None
   2277            */

   \                                 In section .text, align 2, keep-with-next
   2278          void TIM_SetAutoreload(TIM_TypeDef* TIMx, uint16_t Autoreload)
   2279          {
   2280            /* Check the parameters */
   2281            assert_param(IS_TIM_ALL_PERIPH(TIMx));
   2282            /* Set the Autoreload Register value */
   2283            TIMx->ARR = Autoreload;
   \                     TIM_SetAutoreload: (+1)
   \   00000000   0x8581             STRH     R1,[R0, #+44]
   2284          }
   \   00000002   0x4770             BX       LR               ;; return
   2285          
   2286          /**
   2287            * @brief  Sets the TIMx Capture Compare1 Register value
   2288            * @param  TIMx: where x can be 1 to 17 except 6 and 7 to select the TIM peripheral.
   2289            * @param  Compare1: specifies the Capture Compare1 register new value.
   2290            * @retval None
   2291            */

   \                                 In section .text, align 2, keep-with-next
   2292          void TIM_SetCompare1(TIM_TypeDef* TIMx, uint16_t Compare1)
   2293          {
   2294            /* Check the parameters */
   2295            assert_param(IS_TIM_LIST8_PERIPH(TIMx));
   2296            /* Set the Capture Compare1 Register value */
   2297            TIMx->CCR1 = Compare1;
   \                     TIM_SetCompare1: (+1)
   \   00000000   0x8681             STRH     R1,[R0, #+52]
   2298          }
   \   00000002   0x4770             BX       LR               ;; return
   2299          
   2300          /**
   2301            * @brief  Sets the TIMx Capture Compare2 Register value
   2302            * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral.
   2303            * @param  Compare2: specifies the Capture Compare2 register new value.
   2304            * @retval None
   2305            */

   \                                 In section .text, align 2, keep-with-next
   2306          void TIM_SetCompare2(TIM_TypeDef* TIMx, uint16_t Compare2)
   2307          {
   2308            /* Check the parameters */
   2309            assert_param(IS_TIM_LIST6_PERIPH(TIMx));
   2310            /* Set the Capture Compare2 Register value */
   2311            TIMx->CCR2 = Compare2;
   \                     TIM_SetCompare2: (+1)
   \   00000000   0x8701             STRH     R1,[R0, #+56]
   2312          }
   \   00000002   0x4770             BX       LR               ;; return
   2313          
   2314          /**
   2315            * @brief  Sets the TIMx Capture Compare3 Register value
   2316            * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
   2317            * @param  Compare3: specifies the Capture Compare3 register new value.
   2318            * @retval None
   2319            */

   \                                 In section .text, align 2, keep-with-next
   2320          void TIM_SetCompare3(TIM_TypeDef* TIMx, uint16_t Compare3)
   2321          {
   2322            /* Check the parameters */
   2323            assert_param(IS_TIM_LIST3_PERIPH(TIMx));
   2324            /* Set the Capture Compare3 Register value */
   2325            TIMx->CCR3 = Compare3;
   \                     TIM_SetCompare3: (+1)
   \   00000000   0x8781             STRH     R1,[R0, #+60]
   2326          }
   \   00000002   0x4770             BX       LR               ;; return
   2327          
   2328          /**
   2329            * @brief  Sets the TIMx Capture Compare4 Register value
   2330            * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
   2331            * @param  Compare4: specifies the Capture Compare4 register new value.
   2332            * @retval None
   2333            */

   \                                 In section .text, align 2, keep-with-next
   2334          void TIM_SetCompare4(TIM_TypeDef* TIMx, uint16_t Compare4)
   2335          {
   2336            /* Check the parameters */
   2337            assert_param(IS_TIM_LIST3_PERIPH(TIMx));
   2338            /* Set the Capture Compare4 Register value */
   2339            TIMx->CCR4 = Compare4;
   \                     TIM_SetCompare4: (+1)
   \   00000000   0xF8A0 0x1040      STRH     R1,[R0, #+64]
   2340          }
   \   00000004   0x4770             BX       LR               ;; return
   2341          
   2342          /**
   2343            * @brief  Sets the TIMx Input Capture 1 prescaler.
   2344            * @param  TIMx: where x can be 1 to 17 except 6 and 7 to select the TIM peripheral.
   2345            * @param  TIM_ICPSC: specifies the Input Capture1 prescaler new value.
   2346            *   This parameter can be one of the following values:
   2347            *     @arg TIM_ICPSC_DIV1: no prescaler
   2348            *     @arg TIM_ICPSC_DIV2: capture is done once every 2 events
   2349            *     @arg TIM_ICPSC_DIV4: capture is done once every 4 events
   2350            *     @arg TIM_ICPSC_DIV8: capture is done once every 8 events
   2351            * @retval None
   2352            */

   \                                 In section .text, align 2, keep-with-next
   2353          void TIM_SetIC1Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
   2354          {
   2355            /* Check the parameters */
   2356            assert_param(IS_TIM_LIST8_PERIPH(TIMx));
   2357            assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
   2358            /* Reset the IC1PSC Bits */
   2359            TIMx->CCMR1 &= (uint16_t)~((uint16_t)TIM_CCMR1_IC1PSC);
   \                     TIM_SetIC1Prescaler: (+1)
   \   00000000   0x8B02             LDRH     R2,[R0, #+24]
   \   00000002   0xF64F 0x73F3      MOVW     R3,#+65523
   \   00000006   0x401A             ANDS     R2,R3,R2
   \   00000008   0x8302             STRH     R2,[R0, #+24]
   2360            /* Set the IC1PSC value */
   2361            TIMx->CCMR1 |= TIM_ICPSC;
   \   0000000A   0x8B02             LDRH     R2,[R0, #+24]
   \   0000000C   0x4311             ORRS     R1,R1,R2
   \   0000000E   0x8301             STRH     R1,[R0, #+24]
   2362          }
   \   00000010   0x4770             BX       LR               ;; return
   2363          
   2364          /**
   2365            * @brief  Sets the TIMx Input Capture 2 prescaler.
   2366            * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral.
   2367            * @param  TIM_ICPSC: specifies the Input Capture2 prescaler new value.
   2368            *   This parameter can be one of the following values:
   2369            *     @arg TIM_ICPSC_DIV1: no prescaler
   2370            *     @arg TIM_ICPSC_DIV2: capture is done once every 2 events
   2371            *     @arg TIM_ICPSC_DIV4: capture is done once every 4 events
   2372            *     @arg TIM_ICPSC_DIV8: capture is done once every 8 events
   2373            * @retval None
   2374            */

   \                                 In section .text, align 2, keep-with-next
   2375          void TIM_SetIC2Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
   2376          {
   2377            /* Check the parameters */
   2378            assert_param(IS_TIM_LIST6_PERIPH(TIMx));
   2379            assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
   2380            /* Reset the IC2PSC Bits */
   2381            TIMx->CCMR1 &= (uint16_t)~((uint16_t)TIM_CCMR1_IC2PSC);
   \                     TIM_SetIC2Prescaler: (+1)
   \   00000000   0x8B02             LDRH     R2,[R0, #+24]
   \   00000002   0xF24F 0x33FF      MOVW     R3,#+62463
   \   00000006   0x401A             ANDS     R2,R3,R2
   \   00000008   0x8302             STRH     R2,[R0, #+24]
   2382            /* Set the IC2PSC value */
   2383            TIMx->CCMR1 |= (uint16_t)(TIM_ICPSC << 8);
   \   0000000A   0x8B02             LDRH     R2,[R0, #+24]
   \   0000000C   0xEA42 0x2101      ORR      R1,R2,R1, LSL #+8
   \   00000010   0x8301             STRH     R1,[R0, #+24]
   2384          }
   \   00000012   0x4770             BX       LR               ;; return
   2385          
   2386          /**
   2387            * @brief  Sets the TIMx Input Capture 3 prescaler.
   2388            * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
   2389            * @param  TIM_ICPSC: specifies the Input Capture3 prescaler new value.
   2390            *   This parameter can be one of the following values:
   2391            *     @arg TIM_ICPSC_DIV1: no prescaler
   2392            *     @arg TIM_ICPSC_DIV2: capture is done once every 2 events
   2393            *     @arg TIM_ICPSC_DIV4: capture is done once every 4 events
   2394            *     @arg TIM_ICPSC_DIV8: capture is done once every 8 events
   2395            * @retval None
   2396            */

   \                                 In section .text, align 2, keep-with-next
   2397          void TIM_SetIC3Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
   2398          {
   2399            /* Check the parameters */
   2400            assert_param(IS_TIM_LIST3_PERIPH(TIMx));
   2401            assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
   2402            /* Reset the IC3PSC Bits */
   2403            TIMx->CCMR2 &= (uint16_t)~((uint16_t)TIM_CCMR2_IC3PSC);
   \                     TIM_SetIC3Prescaler: (+1)
   \   00000000   0x8B82             LDRH     R2,[R0, #+28]
   \   00000002   0xF64F 0x73F3      MOVW     R3,#+65523
   \   00000006   0x401A             ANDS     R2,R3,R2
   \   00000008   0x8382             STRH     R2,[R0, #+28]
   2404            /* Set the IC3PSC value */
   2405            TIMx->CCMR2 |= TIM_ICPSC;
   \   0000000A   0x8B82             LDRH     R2,[R0, #+28]
   \   0000000C   0x4311             ORRS     R1,R1,R2
   \   0000000E   0x8381             STRH     R1,[R0, #+28]
   2406          }
   \   00000010   0x4770             BX       LR               ;; return
   2407          
   2408          /**
   2409            * @brief  Sets the TIMx Input Capture 4 prescaler.
   2410            * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
   2411            * @param  TIM_ICPSC: specifies the Input Capture4 prescaler new value.
   2412            *   This parameter can be one of the following values:
   2413            *     @arg TIM_ICPSC_DIV1: no prescaler
   2414            *     @arg TIM_ICPSC_DIV2: capture is done once every 2 events
   2415            *     @arg TIM_ICPSC_DIV4: capture is done once every 4 events
   2416            *     @arg TIM_ICPSC_DIV8: capture is done once every 8 events
   2417            * @retval None
   2418            */

   \                                 In section .text, align 2, keep-with-next
   2419          void TIM_SetIC4Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
   2420          {  
   2421            /* Check the parameters */
   2422            assert_param(IS_TIM_LIST3_PERIPH(TIMx));
   2423            assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
   2424            /* Reset the IC4PSC Bits */
   2425            TIMx->CCMR2 &= (uint16_t)~((uint16_t)TIM_CCMR2_IC4PSC);
   \                     TIM_SetIC4Prescaler: (+1)
   \   00000000   0x8B82             LDRH     R2,[R0, #+28]
   \   00000002   0xF24F 0x33FF      MOVW     R3,#+62463
   \   00000006   0x401A             ANDS     R2,R3,R2
   \   00000008   0x8382             STRH     R2,[R0, #+28]
   2426            /* Set the IC4PSC value */
   2427            TIMx->CCMR2 |= (uint16_t)(TIM_ICPSC << 8);
   \   0000000A   0x8B82             LDRH     R2,[R0, #+28]
   \   0000000C   0xEA42 0x2101      ORR      R1,R2,R1, LSL #+8
   \   00000010   0x8381             STRH     R1,[R0, #+28]
   2428          }
   \   00000012   0x4770             BX       LR               ;; return
   2429          
   2430          /**
   2431            * @brief  Sets the TIMx Clock Division value.
   2432            * @param  TIMx: where x can be  1 to 17 except 6 and 7 to select 
   2433            *   the TIM peripheral.
   2434            * @param  TIM_CKD: specifies the clock division value.
   2435            *   This parameter can be one of the following value:
   2436            *     @arg TIM_CKD_DIV1: TDTS = Tck_tim
   2437            *     @arg TIM_CKD_DIV2: TDTS = 2*Tck_tim
   2438            *     @arg TIM_CKD_DIV4: TDTS = 4*Tck_tim
   2439            * @retval None
   2440            */

   \                                 In section .text, align 2, keep-with-next
   2441          void TIM_SetClockDivision(TIM_TypeDef* TIMx, uint16_t TIM_CKD)
   2442          {
   2443            /* Check the parameters */
   2444            assert_param(IS_TIM_LIST8_PERIPH(TIMx));
   2445            assert_param(IS_TIM_CKD_DIV(TIM_CKD));
   2446            /* Reset the CKD Bits */
   2447            TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_CKD);
   \                     TIM_SetClockDivision: (+1)
   \   00000000   0x8802             LDRH     R2,[R0, #+0]
   \   00000002   0xF64F 0x43FF      MOVW     R3,#+64767
   \   00000006   0x401A             ANDS     R2,R3,R2
   \   00000008   0x8002             STRH     R2,[R0, #+0]
   2448            /* Set the CKD value */
   2449            TIMx->CR1 |= TIM_CKD;
   \   0000000A   0x8802             LDRH     R2,[R0, #+0]
   \   0000000C   0x4311             ORRS     R1,R1,R2
   \   0000000E   0x8001             STRH     R1,[R0, #+0]
   2450          }
   \   00000010   0x4770             BX       LR               ;; return
   2451          
   2452          /**
   2453            * @brief  Gets the TIMx Input Capture 1 value.
   2454            * @param  TIMx: where x can be 1 to 17 except 6 and 7 to select the TIM peripheral.
   2455            * @retval Capture Compare 1 Register value.
   2456            */

   \                                 In section .text, align 2, keep-with-next
   2457          uint16_t TIM_GetCapture1(TIM_TypeDef* TIMx)
   2458          {
   2459            /* Check the parameters */
   2460            assert_param(IS_TIM_LIST8_PERIPH(TIMx));
   2461            /* Get the Capture 1 Register value */
   2462            return TIMx->CCR1;
   \                     TIM_GetCapture1: (+1)
   \   00000000   0x8E80             LDRH     R0,[R0, #+52]
   \   00000002   0x4770             BX       LR               ;; return
   2463          }
   2464          
   2465          /**
   2466            * @brief  Gets the TIMx Input Capture 2 value.
   2467            * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral.
   2468            * @retval Capture Compare 2 Register value.
   2469            */

   \                                 In section .text, align 2, keep-with-next
   2470          uint16_t TIM_GetCapture2(TIM_TypeDef* TIMx)
   2471          {
   2472            /* Check the parameters */
   2473            assert_param(IS_TIM_LIST6_PERIPH(TIMx));
   2474            /* Get the Capture 2 Register value */
   2475            return TIMx->CCR2;
   \                     TIM_GetCapture2: (+1)
   \   00000000   0x8F00             LDRH     R0,[R0, #+56]
   \   00000002   0x4770             BX       LR               ;; return
   2476          }
   2477          
   2478          /**
   2479            * @brief  Gets the TIMx Input Capture 3 value.
   2480            * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
   2481            * @retval Capture Compare 3 Register value.
   2482            */

   \                                 In section .text, align 2, keep-with-next
   2483          uint16_t TIM_GetCapture3(TIM_TypeDef* TIMx)
   2484          {
   2485            /* Check the parameters */
   2486            assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 
   2487            /* Get the Capture 3 Register value */
   2488            return TIMx->CCR3;
   \                     TIM_GetCapture3: (+1)
   \   00000000   0x8F80             LDRH     R0,[R0, #+60]
   \   00000002   0x4770             BX       LR               ;; return
   2489          }
   2490          
   2491          /**
   2492            * @brief  Gets the TIMx Input Capture 4 value.
   2493            * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
   2494            * @retval Capture Compare 4 Register value.
   2495            */

   \                                 In section .text, align 2, keep-with-next
   2496          uint16_t TIM_GetCapture4(TIM_TypeDef* TIMx)
   2497          {
   2498            /* Check the parameters */
   2499            assert_param(IS_TIM_LIST3_PERIPH(TIMx));
   2500            /* Get the Capture 4 Register value */
   2501            return TIMx->CCR4;
   \                     TIM_GetCapture4: (+1)
   \   00000000   0xF8B0 0x0040      LDRH     R0,[R0, #+64]
   \   00000004   0x4770             BX       LR               ;; return
   2502          }
   2503          
   2504          /**
   2505            * @brief  Gets the TIMx Counter value.
   2506            * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
   2507            * @retval Counter Register value.
   2508            */

   \                                 In section .text, align 2, keep-with-next
   2509          uint16_t TIM_GetCounter(TIM_TypeDef* TIMx)
   2510          {
   2511            /* Check the parameters */
   2512            assert_param(IS_TIM_ALL_PERIPH(TIMx));
   2513            /* Get the Counter Register value */
   2514            return TIMx->CNT;
   \                     TIM_GetCounter: (+1)
   \   00000000   0x8C80             LDRH     R0,[R0, #+36]
   \   00000002   0x4770             BX       LR               ;; return
   2515          }
   2516          
   2517          /**
   2518            * @brief  Gets the TIMx Prescaler value.
   2519            * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
   2520            * @retval Prescaler Register value.
   2521            */

   \                                 In section .text, align 2, keep-with-next
   2522          uint16_t TIM_GetPrescaler(TIM_TypeDef* TIMx)
   2523          {
   2524            /* Check the parameters */
   2525            assert_param(IS_TIM_ALL_PERIPH(TIMx));
   2526            /* Get the Prescaler Register value */
   2527            return TIMx->PSC;
   \                     TIM_GetPrescaler: (+1)
   \   00000000   0x8D00             LDRH     R0,[R0, #+40]
   \   00000002   0x4770             BX       LR               ;; return
   2528          }
   2529          
   2530          /**
   2531            * @brief  Checks whether the specified TIM flag is set or not.
   2532            * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
   2533            * @param  TIM_FLAG: specifies the flag to check.
   2534            *   This parameter can be one of the following values:
   2535            *     @arg TIM_FLAG_Update: TIM update Flag
   2536            *     @arg TIM_FLAG_CC1: TIM Capture Compare 1 Flag
   2537            *     @arg TIM_FLAG_CC2: TIM Capture Compare 2 Flag
   2538            *     @arg TIM_FLAG_CC3: TIM Capture Compare 3 Flag
   2539            *     @arg TIM_FLAG_CC4: TIM Capture Compare 4 Flag
   2540            *     @arg TIM_FLAG_COM: TIM Commutation Flag
   2541            *     @arg TIM_FLAG_Trigger: TIM Trigger Flag
   2542            *     @arg TIM_FLAG_Break: TIM Break Flag
   2543            *     @arg TIM_FLAG_CC1OF: TIM Capture Compare 1 overcapture Flag
   2544            *     @arg TIM_FLAG_CC2OF: TIM Capture Compare 2 overcapture Flag
   2545            *     @arg TIM_FLAG_CC3OF: TIM Capture Compare 3 overcapture Flag
   2546            *     @arg TIM_FLAG_CC4OF: TIM Capture Compare 4 overcapture Flag
   2547            * @note
   2548            *   - TIM6 and TIM7 can have only one update flag. 
   2549            *   - TIM9, TIM12 and TIM15 can have only TIM_FLAG_Update, TIM_FLAG_CC1,
   2550            *      TIM_FLAG_CC2 or TIM_FLAG_Trigger. 
   2551            *   - TIM10, TIM11, TIM13, TIM14, TIM16 and TIM17 can have TIM_FLAG_Update or TIM_FLAG_CC1.   
   2552            *   - TIM_FLAG_Break is used only with TIM1, TIM8 and TIM15. 
   2553            *   - TIM_FLAG_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17.    
   2554            * @retval The new state of TIM_FLAG (SET or RESET).
   2555            */

   \                                 In section .text, align 2, keep-with-next
   2556          FlagStatus TIM_GetFlagStatus(TIM_TypeDef* TIMx, uint16_t TIM_FLAG)
   2557          { 
   2558            ITStatus bitstatus = RESET;  
   2559            /* Check the parameters */
   2560            assert_param(IS_TIM_ALL_PERIPH(TIMx));
   2561            assert_param(IS_TIM_GET_FLAG(TIM_FLAG));
   2562            
   2563            if ((TIMx->SR & TIM_FLAG) != (uint16_t)RESET)
   \                     TIM_GetFlagStatus: (+1)
   \   00000000   0x8A00             LDRH     R0,[R0, #+16]
   \   00000002   0x2200             MOVS     R2,#+0
   \   00000004   0x4208             TST      R0,R1
   \   00000006   0xBF18             IT       NE 
   \   00000008   0x2201             MOVNE    R2,#+1
   2564            {
   2565              bitstatus = SET;
   2566            }
   2567            else
   2568            {
   2569              bitstatus = RESET;
   2570            }
   2571            return bitstatus;
   \   0000000A   0x4610             MOV      R0,R2
   \   0000000C   0x4770             BX       LR               ;; return
   2572          }
   2573          
   2574          /**
   2575            * @brief  Clears the TIMx's pending flags.
   2576            * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
   2577            * @param  TIM_FLAG: specifies the flag bit to clear.
   2578            *   This parameter can be any combination of the following values:
   2579            *     @arg TIM_FLAG_Update: TIM update Flag
   2580            *     @arg TIM_FLAG_CC1: TIM Capture Compare 1 Flag
   2581            *     @arg TIM_FLAG_CC2: TIM Capture Compare 2 Flag
   2582            *     @arg TIM_FLAG_CC3: TIM Capture Compare 3 Flag
   2583            *     @arg TIM_FLAG_CC4: TIM Capture Compare 4 Flag
   2584            *     @arg TIM_FLAG_COM: TIM Commutation Flag
   2585            *     @arg TIM_FLAG_Trigger: TIM Trigger Flag
   2586            *     @arg TIM_FLAG_Break: TIM Break Flag
   2587            *     @arg TIM_FLAG_CC1OF: TIM Capture Compare 1 overcapture Flag
   2588            *     @arg TIM_FLAG_CC2OF: TIM Capture Compare 2 overcapture Flag
   2589            *     @arg TIM_FLAG_CC3OF: TIM Capture Compare 3 overcapture Flag
   2590            *     @arg TIM_FLAG_CC4OF: TIM Capture Compare 4 overcapture Flag
   2591            * @note
   2592            *   - TIM6 and TIM7 can have only one update flag. 
   2593            *   - TIM9, TIM12 and TIM15 can have only TIM_FLAG_Update, TIM_FLAG_CC1,
   2594            *      TIM_FLAG_CC2 or TIM_FLAG_Trigger. 
   2595            *   - TIM10, TIM11, TIM13, TIM14, TIM16 and TIM17 can have TIM_FLAG_Update or TIM_FLAG_CC1.   
   2596            *   - TIM_FLAG_Break is used only with TIM1, TIM8 and TIM15. 
   2597            *   - TIM_FLAG_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17.   
   2598            * @retval None
   2599            */

   \                                 In section .text, align 2, keep-with-next
   2600          void TIM_ClearFlag(TIM_TypeDef* TIMx, uint16_t TIM_FLAG)
   2601          {  
   2602            /* Check the parameters */
   2603            assert_param(IS_TIM_ALL_PERIPH(TIMx));
   2604            assert_param(IS_TIM_CLEAR_FLAG(TIM_FLAG));
   2605             
   2606            /* Clear the flags */
   2607            TIMx->SR = (uint16_t)~TIM_FLAG;
   \                     TIM_ClearFlag: (+1)
   \   00000000   0x43C9             MVNS     R1,R1
   \   00000002   0x8201             STRH     R1,[R0, #+16]
   2608          }
   \   00000004   0x4770             BX       LR               ;; return
   2609          
   2610          /**
   2611            * @brief  Checks whether the TIM interrupt has occurred or not.
   2612            * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
   2613            * @param  TIM_IT: specifies the TIM interrupt source to check.
   2614            *   This parameter can be one of the following values:
   2615            *     @arg TIM_IT_Update: TIM update Interrupt source
   2616            *     @arg TIM_IT_CC1: TIM Capture Compare 1 Interrupt source
   2617            *     @arg TIM_IT_CC2: TIM Capture Compare 2 Interrupt source
   2618            *     @arg TIM_IT_CC3: TIM Capture Compare 3 Interrupt source
   2619            *     @arg TIM_IT_CC4: TIM Capture Compare 4 Interrupt source
   2620            *     @arg TIM_IT_COM: TIM Commutation Interrupt source
   2621            *     @arg TIM_IT_Trigger: TIM Trigger Interrupt source
   2622            *     @arg TIM_IT_Break: TIM Break Interrupt source
   2623            * @note
   2624            *   - TIM6 and TIM7 can generate only an update interrupt.
   2625            *   - TIM9, TIM12 and TIM15 can have only TIM_IT_Update, TIM_IT_CC1,
   2626            *      TIM_IT_CC2 or TIM_IT_Trigger. 
   2627            *   - TIM10, TIM11, TIM13, TIM14, TIM16 and TIM17 can have TIM_IT_Update or TIM_IT_CC1.   
   2628            *   - TIM_IT_Break is used only with TIM1, TIM8 and TIM15. 
   2629            *   - TIM_IT_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17.  
   2630            * @retval The new state of the TIM_IT(SET or RESET).
   2631            */

   \                                 In section .text, align 2, keep-with-next
   2632          ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)
   2633          {
   2634            ITStatus bitstatus = RESET;  
   2635            uint16_t itstatus = 0x0, itenable = 0x0;
   2636            /* Check the parameters */
   2637            assert_param(IS_TIM_ALL_PERIPH(TIMx));
   2638            assert_param(IS_TIM_GET_IT(TIM_IT));
   2639             
   2640            itstatus = TIMx->SR & TIM_IT;
   \                     TIM_GetITStatus: (+1)
   \   00000000   0x8A03             LDRH     R3,[R0, #+16]
   2641            
   2642            itenable = TIMx->DIER & TIM_IT;
   \   00000002   0x8980             LDRH     R0,[R0, #+12]
   \   00000004   0x2200             MOVS     R2,#+0
   \   00000006   0x4008             ANDS     R0,R1,R0
   2643            if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
   \   00000008   0x420B             TST      R3,R1
   \   0000000A   0xBF1C             ITT      NE 
   \   0000000C   0x2800             CMPNE    R0,#+0
   \   0000000E   0x2201             MOVNE    R2,#+1
   2644            {
   2645              bitstatus = SET;
   2646            }
   2647            else
   2648            {
   2649              bitstatus = RESET;
   2650            }
   2651            return bitstatus;
   \   00000010   0x4610             MOV      R0,R2
   \   00000012   0x4770             BX       LR               ;; return
   2652          }
   2653          
   2654          /**
   2655            * @brief  Clears the TIMx's interrupt pending bits.
   2656            * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
   2657            * @param  TIM_IT: specifies the pending bit to clear.
   2658            *   This parameter can be any combination of the following values:
   2659            *     @arg TIM_IT_Update: TIM1 update Interrupt source
   2660            *     @arg TIM_IT_CC1: TIM Capture Compare 1 Interrupt source
   2661            *     @arg TIM_IT_CC2: TIM Capture Compare 2 Interrupt source
   2662            *     @arg TIM_IT_CC3: TIM Capture Compare 3 Interrupt source
   2663            *     @arg TIM_IT_CC4: TIM Capture Compare 4 Interrupt source
   2664            *     @arg TIM_IT_COM: TIM Commutation Interrupt source
   2665            *     @arg TIM_IT_Trigger: TIM Trigger Interrupt source
   2666            *     @arg TIM_IT_Break: TIM Break Interrupt source
   2667            * @note
   2668            *   - TIM6 and TIM7 can generate only an update interrupt.
   2669            *   - TIM9, TIM12 and TIM15 can have only TIM_IT_Update, TIM_IT_CC1,
   2670            *      TIM_IT_CC2 or TIM_IT_Trigger. 
   2671            *   - TIM10, TIM11, TIM13, TIM14, TIM16 and TIM17 can have TIM_IT_Update or TIM_IT_CC1.   
   2672            *   - TIM_IT_Break is used only with TIM1, TIM8 and TIM15. 
   2673            *   - TIM_IT_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17.    
   2674            * @retval None
   2675            */

   \                                 In section .text, align 2, keep-with-next
   2676          void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
   2677          {
   2678            /* Check the parameters */
   2679            assert_param(IS_TIM_ALL_PERIPH(TIMx));
   2680            assert_param(IS_TIM_IT(TIM_IT));
   2681            /* Clear the IT pending Bit */
   2682            TIMx->SR = (uint16_t)~TIM_IT;
   \                     TIM_ClearITPendingBit: (+1)
   \   00000000   0x43C9             MVNS     R1,R1
   \   00000002   0x8201             STRH     R1,[R0, #+16]
   2683          }
   \   00000004   0x4770             BX       LR               ;; return

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable8:
   \   00000000   0x40012C00         DC32     0x40012c00

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable8_1:
   \   00000000   0x40000400         DC32     0x40000400

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable8_2:
   \   00000000   0x40000800         DC32     0x40000800

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable8_3:
   \   00000000   0x40000C00         DC32     0x40000c00

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable8_4:
   \   00000000   0x40001000         DC32     0x40001000

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable8_5:
   \   00000000   0x40001400         DC32     0x40001400

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable8_6:
   \   00000000   0x40013400         DC32     0x40013400

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable8_7:
   \   00000000   0x40014C00         DC32     0x40014c00

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable8_8:
   \   00000000   0x40015000         DC32     0x40015000

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable8_9:
   \   00000000   0x40015400         DC32     0x40015400

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable8_10:
   \   00000000   0x40001800         DC32     0x40001800

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable8_11:
   \   00000000   0x40001C00         DC32     0x40001c00

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable8_12:
   \   00000000   0x40002000         DC32     0x40002000

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable8_13:
   \   00000000   0x40014000         DC32     0x40014000

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable8_14:
   \   00000000   0x40014400         DC32     0x40014400

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable8_15:
   \   00000000   0x40014800         DC32     0x40014800
   2684          
   2685          /**
   2686            * @brief  Configure the TI1 as Input.
   2687            * @param  TIMx: where x can be 1 to 17 except 6 and 7 to select the TIM peripheral.
   2688            * @param  TIM_ICPolarity : The Input Polarity.
   2689            *   This parameter can be one of the following values:
   2690            *     @arg TIM_ICPolarity_Rising
   2691            *     @arg TIM_ICPolarity_Falling
   2692            * @param  TIM_ICSelection: specifies the input to be used.
   2693            *   This parameter can be one of the following values:
   2694            *     @arg TIM_ICSelection_DirectTI: TIM Input 1 is selected to be connected to IC1.
   2695            *     @arg TIM_ICSelection_IndirectTI: TIM Input 1 is selected to be connected to IC2.
   2696            *     @arg TIM_ICSelection_TRC: TIM Input 1 is selected to be connected to TRC.
   2697            * @param  TIM_ICFilter: Specifies the Input Capture Filter.
   2698            *   This parameter must be a value between 0x00 and 0x0F.
   2699            * @retval None
   2700            */
   2701          static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
   2702                                 uint16_t TIM_ICFilter)
   2703          {
   2704            uint16_t tmpccmr1 = 0, tmpccer = 0;
   2705            /* Disable the Channel 1: Reset the CC1E Bit */
   2706            TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC1E);
   2707            tmpccmr1 = TIMx->CCMR1;
   2708            tmpccer = TIMx->CCER;
   2709            /* Select the Input and set the filter */
   2710            tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC1S)) & ((uint16_t)~((uint16_t)TIM_CCMR1_IC1F)));
   2711            tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
   2712            
   2713            if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
   2714               (TIMx == TIM4) ||(TIMx == TIM5))
   2715            {
   2716              /* Select the Polarity and set the CC1E Bit */
   2717              tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC1P));
   2718              tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
   2719            }
   2720            else
   2721            {
   2722              /* Select the Polarity and set the CC1E Bit */
   2723              tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC1P | TIM_CCER_CC1NP));
   2724              tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
   2725            }
   2726          
   2727            /* Write to TIMx CCMR1 and CCER registers */
   2728            TIMx->CCMR1 = tmpccmr1;
   2729            TIMx->CCER = tmpccer;
   2730          }
   2731          
   2732          /**
   2733            * @brief  Configure the TI2 as Input.
   2734            * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral.
   2735            * @param  TIM_ICPolarity : The Input Polarity.
   2736            *   This parameter can be one of the following values:
   2737            *     @arg TIM_ICPolarity_Rising
   2738            *     @arg TIM_ICPolarity_Falling
   2739            * @param  TIM_ICSelection: specifies the input to be used.
   2740            *   This parameter can be one of the following values:
   2741            *     @arg TIM_ICSelection_DirectTI: TIM Input 2 is selected to be connected to IC2.
   2742            *     @arg TIM_ICSelection_IndirectTI: TIM Input 2 is selected to be connected to IC1.
   2743            *     @arg TIM_ICSelection_TRC: TIM Input 2 is selected to be connected to TRC.
   2744            * @param  TIM_ICFilter: Specifies the Input Capture Filter.
   2745            *   This parameter must be a value between 0x00 and 0x0F.
   2746            * @retval None
   2747            */
   2748          static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
   2749                                 uint16_t TIM_ICFilter)
   2750          {
   2751            uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;
   2752            /* Disable the Channel 2: Reset the CC2E Bit */
   2753            TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC2E);
   2754            tmpccmr1 = TIMx->CCMR1;
   2755            tmpccer = TIMx->CCER;
   2756            tmp = (uint16_t)(TIM_ICPolarity << 4);
   2757            /* Select the Input and set the filter */
   2758            tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC2S)) & ((uint16_t)~((uint16_t)TIM_CCMR1_IC2F)));
   2759            tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
   2760            tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
   2761            
   2762            if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
   2763               (TIMx == TIM4) ||(TIMx == TIM5))
   2764            {
   2765              /* Select the Polarity and set the CC2E Bit */
   2766              tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC2P));
   2767              tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
   2768            }
   2769            else
   2770            {
   2771              /* Select the Polarity and set the CC2E Bit */
   2772              tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC2P | TIM_CCER_CC2NP));
   2773              tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC2E);
   2774            }
   2775            
   2776            /* Write to TIMx CCMR1 and CCER registers */
   2777            TIMx->CCMR1 = tmpccmr1 ;
   2778            TIMx->CCER = tmpccer;
   2779          }
   2780          
   2781          /**
   2782            * @brief  Configure the TI3 as Input.
   2783            * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
   2784            * @param  TIM_ICPolarity : The Input Polarity.
   2785            *   This parameter can be one of the following values:
   2786            *     @arg TIM_ICPolarity_Rising
   2787            *     @arg TIM_ICPolarity_Falling
   2788            * @param  TIM_ICSelection: specifies the input to be used.
   2789            *   This parameter can be one of the following values:
   2790            *     @arg TIM_ICSelection_DirectTI: TIM Input 3 is selected to be connected to IC3.
   2791            *     @arg TIM_ICSelection_IndirectTI: TIM Input 3 is selected to be connected to IC4.
   2792            *     @arg TIM_ICSelection_TRC: TIM Input 3 is selected to be connected to TRC.
   2793            * @param  TIM_ICFilter: Specifies the Input Capture Filter.
   2794            *   This parameter must be a value between 0x00 and 0x0F.
   2795            * @retval None
   2796            */
   2797          static void TI3_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
   2798                                 uint16_t TIM_ICFilter)
   2799          {
   2800            uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
   2801            /* Disable the Channel 3: Reset the CC3E Bit */
   2802            TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC3E);
   2803            tmpccmr2 = TIMx->CCMR2;
   2804            tmpccer = TIMx->CCER;
   2805            tmp = (uint16_t)(TIM_ICPolarity << 8);
   2806            /* Select the Input and set the filter */
   2807            tmpccmr2 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR2_CC3S)) & ((uint16_t)~((uint16_t)TIM_CCMR2_IC3F)));
   2808            tmpccmr2 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
   2809              
   2810            if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
   2811               (TIMx == TIM4) ||(TIMx == TIM5))
   2812            {
   2813              /* Select the Polarity and set the CC3E Bit */
   2814              tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC3P));
   2815              tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC3E);
   2816            }
   2817            else
   2818            {
   2819              /* Select the Polarity and set the CC3E Bit */
   2820              tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC3P | TIM_CCER_CC3NP));
   2821              tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC3E);
   2822            }
   2823            
   2824            /* Write to TIMx CCMR2 and CCER registers */
   2825            TIMx->CCMR2 = tmpccmr2;
   2826            TIMx->CCER = tmpccer;
   2827          }
   2828          
   2829          /**
   2830            * @brief  Configure the TI4 as Input.
   2831            * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
   2832            * @param  TIM_ICPolarity : The Input Polarity.
   2833            *   This parameter can be one of the following values:
   2834            *     @arg TIM_ICPolarity_Rising
   2835            *     @arg TIM_ICPolarity_Falling
   2836            * @param  TIM_ICSelection: specifies the input to be used.
   2837            *   This parameter can be one of the following values:
   2838            *     @arg TIM_ICSelection_DirectTI: TIM Input 4 is selected to be connected to IC4.
   2839            *     @arg TIM_ICSelection_IndirectTI: TIM Input 4 is selected to be connected to IC3.
   2840            *     @arg TIM_ICSelection_TRC: TIM Input 4 is selected to be connected to TRC.
   2841            * @param  TIM_ICFilter: Specifies the Input Capture Filter.
   2842            *   This parameter must be a value between 0x00 and 0x0F.
   2843            * @retval None
   2844            */
   2845          static void TI4_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
   2846                                 uint16_t TIM_ICFilter)
   2847          {
   2848            uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
   2849          
   2850             /* Disable the Channel 4: Reset the CC4E Bit */
   2851            TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC4E);
   2852            tmpccmr2 = TIMx->CCMR2;
   2853            tmpccer = TIMx->CCER;
   2854            tmp = (uint16_t)(TIM_ICPolarity << 12);
   2855            /* Select the Input and set the filter */
   2856            tmpccmr2 &= (uint16_t)((uint16_t)(~(uint16_t)TIM_CCMR2_CC4S) & ((uint16_t)~((uint16_t)TIM_CCMR2_IC4F)));
   2857            tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8);
   2858            tmpccmr2 |= (uint16_t)(TIM_ICFilter << 12);
   2859            
   2860            if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
   2861               (TIMx == TIM4) ||(TIMx == TIM5))
   2862            {
   2863              /* Select the Polarity and set the CC4E Bit */
   2864              tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC4P));
   2865              tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC4E);
   2866            }
   2867            else
   2868            {
   2869              /* Select the Polarity and set the CC4E Bit */
   2870              tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC3P | TIM_CCER_CC4NP));
   2871              tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC4E);
   2872            }
   2873            /* Write to TIMx CCMR2 and CCER registers */
   2874            TIMx->CCMR2 = tmpccmr2;
   2875            TIMx->CCER = tmpccer;
   2876          }
   2877          
   2878          /**
   2879            * @}
   2880            */
   2881          
   2882          /**
   2883            * @}
   2884            */
   2885          
   2886          /**
   2887            * @}
   2888            */
   2889          
   2890          /******************* (C) COPYRIGHT 2011 STMicroelectronics *****END OF FILE****/

   Maximum stack usage in bytes:

   .cstack Function
   ------- --------
       0   TIM_ARRPreloadConfig
       0   TIM_BDTRConfig
       0   TIM_BDTRStructInit
       0   TIM_CCPreloadControl
       0   TIM_CCxCmd
       0   TIM_CCxNCmd
       0   TIM_ClearFlag
       0   TIM_ClearITPendingBit
       0   TIM_ClearOC1Ref
       0   TIM_ClearOC2Ref
       0   TIM_ClearOC3Ref
       0   TIM_ClearOC4Ref
       0   TIM_Cmd
       0   TIM_CounterModeConfig
       0   TIM_CtrlPWMOutputs
       0   TIM_DMACmd
       0   TIM_DMAConfig
       8   TIM_DeInit
         0   -> RCC_APB1PeriphResetCmd
         8   -> RCC_APB1PeriphResetCmd
         0   -> RCC_APB2PeriphResetCmd
         8   -> RCC_APB2PeriphResetCmd
       0   TIM_ETRClockMode1Config
       0   TIM_ETRClockMode2Config
       0   TIM_ETRConfig
      16   TIM_EncoderInterfaceConfig
       0   TIM_ForcedOC1Config
       0   TIM_ForcedOC2Config
       0   TIM_ForcedOC3Config
       0   TIM_ForcedOC4Config
       0   TIM_GenerateEvent
       0   TIM_GetCapture1
       0   TIM_GetCapture2
       0   TIM_GetCapture3
       0   TIM_GetCapture4
       0   TIM_GetCounter
       0   TIM_GetFlagStatus
       0   TIM_GetITStatus
       0   TIM_GetPrescaler
      20   TIM_ICInit
       0   TIM_ICStructInit
       0   TIM_ITConfig
       0   TIM_ITRxExternalClockConfig
       0   TIM_InternalClockConfig
       0   TIM_OC1FastConfig
       8   TIM_OC1Init
       0   TIM_OC1NPolarityConfig
       0   TIM_OC1PolarityConfig
       0   TIM_OC1PreloadConfig
       0   TIM_OC2FastConfig
      12   TIM_OC2Init
       0   TIM_OC2NPolarityConfig
       0   TIM_OC2PolarityConfig
       0   TIM_OC2PreloadConfig
       0   TIM_OC3FastConfig
      12   TIM_OC3Init
       0   TIM_OC3NPolarityConfig
       0   TIM_OC3PolarityConfig
       0   TIM_OC3PreloadConfig
       0   TIM_OC4FastConfig
      12   TIM_OC4Init
       0   TIM_OC4PolarityConfig
       0   TIM_OC4PreloadConfig
       0   TIM_OCStructInit
      28   TIM_PWMIConfig
       0   TIM_PrescalerConfig
       0   TIM_SelectCCDMA
       0   TIM_SelectCOM
       0   TIM_SelectHallSensor
       0   TIM_SelectInputTrigger
       0   TIM_SelectMasterSlaveMode
       8   TIM_SelectOCxM
       0   TIM_SelectOnePulseMode
       0   TIM_SelectOutputTrigger
       0   TIM_SelectSlaveMode
       0   TIM_SetAutoreload
       0   TIM_SetClockDivision
       0   TIM_SetCompare1
       0   TIM_SetCompare2
       0   TIM_SetCompare3
       0   TIM_SetCompare4
       0   TIM_SetCounter
       0   TIM_SetIC1Prescaler
       0   TIM_SetIC2Prescaler
       0   TIM_SetIC3Prescaler
       0   TIM_SetIC4Prescaler
      16   TIM_TIxExternalClockConfig
       0   TIM_TimeBaseInit
       0   TIM_TimeBaseStructInit
       0   TIM_UpdateDisableConfig
       0   TIM_UpdateRequestConfig


   Section sizes:

   Bytes  Function/Label
   -----  --------------
       4  ??DataTable8
       4  ??DataTable8_1
       4  ??DataTable8_10
       4  ??DataTable8_11
       4  ??DataTable8_12
       4  ??DataTable8_13
       4  ??DataTable8_14
       4  ??DataTable8_15
       4  ??DataTable8_2
       4  ??DataTable8_3
       4  ??DataTable8_4
       4  ??DataTable8_5
       4  ??DataTable8_6
       4  ??DataTable8_7
       4  ??DataTable8_8
       4  ??DataTable8_9
      20  TIM_ARRPreloadConfig
      32  TIM_BDTRConfig
      18  TIM_BDTRStructInit
      20  TIM_CCPreloadControl
      28  TIM_CCxCmd
      28  TIM_CCxNCmd
       6  TIM_ClearFlag
       6  TIM_ClearITPendingBit
      14  TIM_ClearOC1Ref
      14  TIM_ClearOC2Ref
      14  TIM_ClearOC3Ref
      14  TIM_ClearOC4Ref
      20  TIM_Cmd
      14  TIM_CounterModeConfig
      22  TIM_CtrlPWMOutputs
      16  TIM_DMACmd
       8  TIM_DMAConfig
     432  TIM_DeInit
      30  TIM_ETRClockMode1Config
      30  TIM_ETRClockMode2Config
      22  TIM_ETRConfig
      50  TIM_EncoderInterfaceConfig
      14  TIM_ForcedOC1Config
      16  TIM_ForcedOC2Config
      14  TIM_ForcedOC3Config
      16  TIM_ForcedOC4Config
       4  TIM_GenerateEvent
       4  TIM_GetCapture1
       4  TIM_GetCapture2
       4  TIM_GetCapture3
       6  TIM_GetCapture4
       4  TIM_GetCounter
      14  TIM_GetFlagStatus
      20  TIM_GetITStatus
       4  TIM_GetPrescaler
     494  TIM_ICInit
      18  TIM_ICStructInit
      16  TIM_ITConfig
      22  TIM_ITRxExternalClockConfig
      12  TIM_InternalClockConfig
      14  TIM_OC1FastConfig
     128  TIM_OC1Init
      14  TIM_OC1NPolarityConfig
      14  TIM_OC1PolarityConfig
      14  TIM_OC1PreloadConfig
      16  TIM_OC2FastConfig
     116  TIM_OC2Init
      16  TIM_OC2NPolarityConfig
      16  TIM_OC2PolarityConfig
      16  TIM_OC2PreloadConfig
      14  TIM_OC3FastConfig
     114  TIM_OC3Init
      16  TIM_OC3NPolarityConfig
      16  TIM_OC3PolarityConfig
      14  TIM_OC3PreloadConfig
      16  TIM_OC4FastConfig
      90  TIM_OC4Init
      16  TIM_OC4PolarityConfig
      16  TIM_OC4PreloadConfig
      20  TIM_OCStructInit
     504  TIM_PWMIConfig
       6  TIM_PrescalerConfig
      20  TIM_SelectCCDMA
      20  TIM_SelectCOM
      20  TIM_SelectHallSensor
      14  TIM_SelectInputTrigger
      18  TIM_SelectMasterSlaveMode
      76  TIM_SelectOCxM
      18  TIM_SelectOnePulseMode
      18  TIM_SelectOutputTrigger
      18  TIM_SelectSlaveMode
       4  TIM_SetAutoreload
      18  TIM_SetClockDivision
       4  TIM_SetCompare1
       4  TIM_SetCompare2
       4  TIM_SetCompare3
       6  TIM_SetCompare4
       4  TIM_SetCounter
      18  TIM_SetIC1Prescaler
      20  TIM_SetIC2Prescaler
      18  TIM_SetIC3Prescaler
      20  TIM_SetIC4Prescaler
     206  TIM_TIxExternalClockConfig
     150  TIM_TimeBaseInit
      18  TIM_TimeBaseStructInit
      20  TIM_UpdateDisableConfig
      20  TIM_UpdateRequestConfig

 
 3 570 bytes in section .text
 
 3 570 bytes of CODE memory

Errors: none
Warnings: none
