{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1418993021481 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1418993021482 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 19 05:43:41 2014 " "Processing started: Fri Dec 19 05:43:41 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1418993021482 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1418993021482 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TestPrograms -c TestPrograms " "Command: quartus_map --read_settings_files=on --write_settings_files=off TestPrograms -c TestPrograms" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1418993021483 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1418993022810 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "TestPrograms.v(201) " "Verilog HDL information at TestPrograms.v(201): always construct contains both blocking and non-blocking assignments" {  } { { "TestPrograms.v" "" { Text "C:/Users/Ryan/Dropbox/Homework/Fall14/ECEN 2350 Digital Logic/Projects/Test_Program/TestPrograms.v" 201 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1418993022995 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "y Y TestPrograms.v(69) " "Verilog HDL Declaration information at TestPrograms.v(69): object \"y\" differs only in case from object \"Y\" in the same scope" {  } { { "TestPrograms.v" "" { Text "C:/Users/Ryan/Dropbox/Homework/Fall14/ECEN 2350 Digital Logic/Projects/Test_Program/TestPrograms.v" 69 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1418993022996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testprograms.v 1 1 " "Found 1 design units, including 1 entities, in source file testprograms.v" { { "Info" "ISGN_ENTITY_NAME" "1 TestPrograms " "Found entity 1: TestPrograms" {  } { { "TestPrograms.v" "" { Text "C:/Users/Ryan/Dropbox/Homework/Fall14/ECEN 2350 Digital Logic/Projects/Test_Program/TestPrograms.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418993023001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418993023001 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "setupStage TestPrograms.v(203) " "Verilog HDL error at TestPrograms.v(203): object \"setupStage\" is not declared" {  } { { "TestPrograms.v" "" { Text "C:/Users/Ryan/Dropbox/Homework/Fall14/ECEN 2350 Digital Logic/Projects/Test_Program/TestPrograms.v" 203 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1418993023003 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "lastShip TestPrograms.v(242) " "Verilog HDL error at TestPrograms.v(242): object \"lastShip\" is not declared" {  } { { "TestPrograms.v" "" { Text "C:/Users/Ryan/Dropbox/Homework/Fall14/ECEN 2350 Digital Logic/Projects/Test_Program/TestPrograms.v" 242 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1418993023004 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "setupStage TestPrograms.v(372) " "Verilog HDL error at TestPrograms.v(372): object \"setupStage\" is not declared" {  } { { "TestPrograms.v" "" { Text "C:/Users/Ryan/Dropbox/Homework/Fall14/ECEN 2350 Digital Logic/Projects/Test_Program/TestPrograms.v" 372 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1418993023009 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Ryan/Dropbox/Homework/Fall14/ECEN 2350 Digital Logic/Projects/Test_Program/output_files/TestPrograms.map.smsg " "Generated suppressed messages file C:/Users/Ryan/Dropbox/Homework/Fall14/ECEN 2350 Digital Logic/Projects/Test_Program/output_files/TestPrograms.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1418993023128 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "425 " "Peak virtual memory: 425 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1418993023235 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec 19 05:43:43 2014 " "Processing ended: Fri Dec 19 05:43:43 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1418993023235 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1418993023235 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1418993023235 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1418993023235 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 1  " "Quartus II Full Compilation was unsuccessful. 5 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1418993023915 ""}
