Simulator report for register_ID_EX
Thu May 23 13:09:37 2019
Quartus II 64-Bit Version 7.2 Build 207 03/18/2008 Service Pack 3 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 249 nodes    ;
; Simulation Coverage         ;      98.78 % ;
; Total Number of Transitions ; 10425        ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 64-Bit to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      98.78 % ;
; Total nodes checked                                 ; 249          ;
; Total output ports checked                          ; 245          ;
; Total output ports with complete 1/0-value coverage ; 242          ;
; Total output ports with no 1/0-value coverage       ; 3            ;
; Total output ports with no 1-value coverage         ; 3            ;
; Total output ports with no 0-value coverage         ; 3            ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+----------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                    ;
+----------------------------------------------+----------------------------------------------+------------------+
; Node Name                                    ; Output Port Name                             ; Output Port Type ;
+----------------------------------------------+----------------------------------------------+------------------+
; |register_ID_EX|jumpShortAddr_IDEX[1]$latch  ; |register_ID_EX|jumpShortAddr_IDEX[1]$latch  ; out              ;
; |register_ID_EX|process0~0                   ; |register_ID_EX|process0~0                   ; out0             ;
; |register_ID_EX|process0~1                   ; |register_ID_EX|process0~1                   ; out0             ;
; |register_ID_EX|process0~2                   ; |register_ID_EX|process0~2                   ; out0             ;
; |register_ID_EX|process0~3                   ; |register_ID_EX|process0~3                   ; out0             ;
; |register_ID_EX|process0~4                   ; |register_ID_EX|process0~4                   ; out0             ;
; |register_ID_EX|process0~5                   ; |register_ID_EX|process0~5                   ; out0             ;
; |register_ID_EX|process0~6                   ; |register_ID_EX|process0~6                   ; out0             ;
; |register_ID_EX|process0~7                   ; |register_ID_EX|process0~7                   ; out0             ;
; |register_ID_EX|jumpShortAddr_IDEX[2]$latch  ; |register_ID_EX|jumpShortAddr_IDEX[2]$latch  ; out              ;
; |register_ID_EX|jumpShortAddr_IDEX[3]$latch  ; |register_ID_EX|jumpShortAddr_IDEX[3]$latch  ; out              ;
; |register_ID_EX|jumpShortAddr_IDEX[4]$latch  ; |register_ID_EX|jumpShortAddr_IDEX[4]$latch  ; out              ;
; |register_ID_EX|jumpShortAddr_IDEX[5]$latch  ; |register_ID_EX|jumpShortAddr_IDEX[5]$latch  ; out              ;
; |register_ID_EX|jumpShortAddr_IDEX[6]$latch  ; |register_ID_EX|jumpShortAddr_IDEX[6]$latch  ; out              ;
; |register_ID_EX|jumpShortAddr_IDEX[7]$latch  ; |register_ID_EX|jumpShortAddr_IDEX[7]$latch  ; out              ;
; |register_ID_EX|jumpShortAddr_IDEX[8]$latch  ; |register_ID_EX|jumpShortAddr_IDEX[8]$latch  ; out              ;
; |register_ID_EX|jumpShortAddr_IDEX[9]$latch  ; |register_ID_EX|jumpShortAddr_IDEX[9]$latch  ; out              ;
; |register_ID_EX|jumpShortAddr_IDEX[10]$latch ; |register_ID_EX|jumpShortAddr_IDEX[10]$latch ; out              ;
; |register_ID_EX|jumpShortAddr_IDEX[11]$latch ; |register_ID_EX|jumpShortAddr_IDEX[11]$latch ; out              ;
; |register_ID_EX|isBranch_IDEX$latch          ; |register_ID_EX|isBranch_IDEX$latch          ; out              ;
; |register_ID_EX|isJR_IDEX$latch              ; |register_ID_EX|isJR_IDEX$latch              ; out              ;
; |register_ID_EX|isJump_IDEX$latch            ; |register_ID_EX|isJump_IDEX$latch            ; out              ;
; |register_ID_EX|wasJumpOut_IDEX$latch        ; |register_ID_EX|wasJumpOut_IDEX$latch        ; out              ;
; |register_ID_EX|R1Reg_IDEX[0]$latch          ; |register_ID_EX|R1Reg_IDEX[0]$latch          ; out              ;
; |register_ID_EX|R1Reg_IDEX[1]$latch          ; |register_ID_EX|R1Reg_IDEX[1]$latch          ; out              ;
; |register_ID_EX|R1Reg_IDEX[2]$latch          ; |register_ID_EX|R1Reg_IDEX[2]$latch          ; out              ;
; |register_ID_EX|R1Reg_IDEX[3]$latch          ; |register_ID_EX|R1Reg_IDEX[3]$latch          ; out              ;
; |register_ID_EX|R1Reg_IDEX[4]$latch          ; |register_ID_EX|R1Reg_IDEX[4]$latch          ; out              ;
; |register_ID_EX|R1Reg_IDEX[5]$latch          ; |register_ID_EX|R1Reg_IDEX[5]$latch          ; out              ;
; |register_ID_EX|R1Reg_IDEX[6]$latch          ; |register_ID_EX|R1Reg_IDEX[6]$latch          ; out              ;
; |register_ID_EX|R1Reg_IDEX[7]$latch          ; |register_ID_EX|R1Reg_IDEX[7]$latch          ; out              ;
; |register_ID_EX|R1Reg_IDEX[8]$latch          ; |register_ID_EX|R1Reg_IDEX[8]$latch          ; out              ;
; |register_ID_EX|R1Reg_IDEX[9]$latch          ; |register_ID_EX|R1Reg_IDEX[9]$latch          ; out              ;
; |register_ID_EX|R1Reg_IDEX[10]$latch         ; |register_ID_EX|R1Reg_IDEX[10]$latch         ; out              ;
; |register_ID_EX|R1Reg_IDEX[11]$latch         ; |register_ID_EX|R1Reg_IDEX[11]$latch         ; out              ;
; |register_ID_EX|R1Reg_IDEX[12]$latch         ; |register_ID_EX|R1Reg_IDEX[12]$latch         ; out              ;
; |register_ID_EX|R1Reg_IDEX[13]$latch         ; |register_ID_EX|R1Reg_IDEX[13]$latch         ; out              ;
; |register_ID_EX|R1Reg_IDEX[14]$latch         ; |register_ID_EX|R1Reg_IDEX[14]$latch         ; out              ;
; |register_ID_EX|R1Reg_IDEX[15]$latch         ; |register_ID_EX|R1Reg_IDEX[15]$latch         ; out              ;
; |register_ID_EX|isEOR_IDEX$latch             ; |register_ID_EX|isEOR_IDEX$latch             ; out              ;
; |register_ID_EX|isMFPC_IDEX$latch            ; |register_ID_EX|isMFPC_IDEX$latch            ; out              ;
; |register_ID_EX|immediate16_IDEX[0]$latch    ; |register_ID_EX|immediate16_IDEX[0]$latch    ; out              ;
; |register_ID_EX|immediate16_IDEX[1]$latch    ; |register_ID_EX|immediate16_IDEX[1]$latch    ; out              ;
; |register_ID_EX|immediate16_IDEX[2]$latch    ; |register_ID_EX|immediate16_IDEX[2]$latch    ; out              ;
; |register_ID_EX|immediate16_IDEX[3]$latch    ; |register_ID_EX|immediate16_IDEX[3]$latch    ; out              ;
; |register_ID_EX|immediate16_IDEX[4]$latch    ; |register_ID_EX|immediate16_IDEX[4]$latch    ; out              ;
; |register_ID_EX|immediate16_IDEX[5]$latch    ; |register_ID_EX|immediate16_IDEX[5]$latch    ; out              ;
; |register_ID_EX|immediate16_IDEX[6]$latch    ; |register_ID_EX|immediate16_IDEX[6]$latch    ; out              ;
; |register_ID_EX|immediate16_IDEX[7]$latch    ; |register_ID_EX|immediate16_IDEX[7]$latch    ; out              ;
; |register_ID_EX|immediate16_IDEX[8]$latch    ; |register_ID_EX|immediate16_IDEX[8]$latch    ; out              ;
; |register_ID_EX|immediate16_IDEX[9]$latch    ; |register_ID_EX|immediate16_IDEX[9]$latch    ; out              ;
; |register_ID_EX|immediate16_IDEX[10]$latch   ; |register_ID_EX|immediate16_IDEX[10]$latch   ; out              ;
; |register_ID_EX|immediate16_IDEX[11]$latch   ; |register_ID_EX|immediate16_IDEX[11]$latch   ; out              ;
; |register_ID_EX|immediate16_IDEX[12]$latch   ; |register_ID_EX|immediate16_IDEX[12]$latch   ; out              ;
; |register_ID_EX|immediate16_IDEX[13]$latch   ; |register_ID_EX|immediate16_IDEX[13]$latch   ; out              ;
; |register_ID_EX|immediate16_IDEX[14]$latch   ; |register_ID_EX|immediate16_IDEX[14]$latch   ; out              ;
; |register_ID_EX|immediate16_IDEX[15]$latch   ; |register_ID_EX|immediate16_IDEX[15]$latch   ; out              ;
; |register_ID_EX|ALUFunc_IDEX[0]$latch        ; |register_ID_EX|ALUFunc_IDEX[0]$latch        ; out              ;
; |register_ID_EX|ALUFunc_IDEX[1]$latch        ; |register_ID_EX|ALUFunc_IDEX[1]$latch        ; out              ;
; |register_ID_EX|ALUFunc_IDEX[2]$latch        ; |register_ID_EX|ALUFunc_IDEX[2]$latch        ; out              ;
; |register_ID_EX|ALUFunc_IDEX[3]$latch        ; |register_ID_EX|ALUFunc_IDEX[3]$latch        ; out              ;
; |register_ID_EX|isR_IDEX$latch               ; |register_ID_EX|isR_IDEX$latch               ; out              ;
; |register_ID_EX|R1AD_IDEX[0]$latch           ; |register_ID_EX|R1AD_IDEX[0]$latch           ; out              ;
; |register_ID_EX|R1AD_IDEX[1]$latch           ; |register_ID_EX|R1AD_IDEX[1]$latch           ; out              ;
; |register_ID_EX|R1AD_IDEX[2]$latch           ; |register_ID_EX|R1AD_IDEX[2]$latch           ; out              ;
; |register_ID_EX|R2Reg_IDEX[0]$latch          ; |register_ID_EX|R2Reg_IDEX[0]$latch          ; out              ;
; |register_ID_EX|R2Reg_IDEX[1]$latch          ; |register_ID_EX|R2Reg_IDEX[1]$latch          ; out              ;
; |register_ID_EX|R2Reg_IDEX[2]$latch          ; |register_ID_EX|R2Reg_IDEX[2]$latch          ; out              ;
; |register_ID_EX|R2Reg_IDEX[3]$latch          ; |register_ID_EX|R2Reg_IDEX[3]$latch          ; out              ;
; |register_ID_EX|R2Reg_IDEX[4]$latch          ; |register_ID_EX|R2Reg_IDEX[4]$latch          ; out              ;
; |register_ID_EX|R2Reg_IDEX[5]$latch          ; |register_ID_EX|R2Reg_IDEX[5]$latch          ; out              ;
; |register_ID_EX|R2Reg_IDEX[6]$latch          ; |register_ID_EX|R2Reg_IDEX[6]$latch          ; out              ;
; |register_ID_EX|R2Reg_IDEX[7]$latch          ; |register_ID_EX|R2Reg_IDEX[7]$latch          ; out              ;
; |register_ID_EX|R2Reg_IDEX[8]$latch          ; |register_ID_EX|R2Reg_IDEX[8]$latch          ; out              ;
; |register_ID_EX|R2Reg_IDEX[9]$latch          ; |register_ID_EX|R2Reg_IDEX[9]$latch          ; out              ;
; |register_ID_EX|R2Reg_IDEX[10]$latch         ; |register_ID_EX|R2Reg_IDEX[10]$latch         ; out              ;
; |register_ID_EX|R2Reg_IDEX[11]$latch         ; |register_ID_EX|R2Reg_IDEX[11]$latch         ; out              ;
; |register_ID_EX|R2Reg_IDEX[12]$latch         ; |register_ID_EX|R2Reg_IDEX[12]$latch         ; out              ;
; |register_ID_EX|R2Reg_IDEX[13]$latch         ; |register_ID_EX|R2Reg_IDEX[13]$latch         ; out              ;
; |register_ID_EX|R2Reg_IDEX[14]$latch         ; |register_ID_EX|R2Reg_IDEX[14]$latch         ; out              ;
; |register_ID_EX|R2Reg_IDEX[15]$latch         ; |register_ID_EX|R2Reg_IDEX[15]$latch         ; out              ;
; |register_ID_EX|isReadDigit_IDEX$latch       ; |register_ID_EX|isReadDigit_IDEX$latch       ; out              ;
; |register_ID_EX|isPrintDigit_IDEX$latch      ; |register_ID_EX|isPrintDigit_IDEX$latch      ; out              ;
; |register_ID_EX|isSW_IDEX$latch              ; |register_ID_EX|isSW_IDEX$latch              ; out              ;
; |register_ID_EX|isLW_IDEX$latch              ; |register_ID_EX|isLW_IDEX$latch              ; out              ;
; |register_ID_EX|jumpShortAddr_IDEX[0]$latch  ; |register_ID_EX|jumpShortAddr_IDEX[0]$latch  ; out              ;
; |register_ID_EX|isEOR                        ; |register_ID_EX|isEOR                        ; out              ;
; |register_ID_EX|wasJumpOut                   ; |register_ID_EX|wasJumpOut                   ; out              ;
; |register_ID_EX|isJump                       ; |register_ID_EX|isJump                       ; out              ;
; |register_ID_EX|isJR                         ; |register_ID_EX|isJR                         ; out              ;
; |register_ID_EX|isBranch                     ; |register_ID_EX|isBranch                     ; out              ;
; |register_ID_EX|isR                          ; |register_ID_EX|isR                          ; out              ;
; |register_ID_EX|isMFPC                       ; |register_ID_EX|isMFPC                       ; out              ;
; |register_ID_EX|isLW                         ; |register_ID_EX|isLW                         ; out              ;
; |register_ID_EX|isSW                         ; |register_ID_EX|isSW                         ; out              ;
; |register_ID_EX|isReadDigit                  ; |register_ID_EX|isReadDigit                  ; out              ;
; |register_ID_EX|isPrintDigit                 ; |register_ID_EX|isPrintDigit                 ; out              ;
; |register_ID_EX|ALUFunc[0]                   ; |register_ID_EX|ALUFunc[0]                   ; out              ;
; |register_ID_EX|ALUFunc[1]                   ; |register_ID_EX|ALUFunc[1]                   ; out              ;
; |register_ID_EX|ALUFunc[2]                   ; |register_ID_EX|ALUFunc[2]                   ; out              ;
; |register_ID_EX|ALUFunc[3]                   ; |register_ID_EX|ALUFunc[3]                   ; out              ;
; |register_ID_EX|R1Reg[0]                     ; |register_ID_EX|R1Reg[0]                     ; out              ;
; |register_ID_EX|R1Reg[1]                     ; |register_ID_EX|R1Reg[1]                     ; out              ;
; |register_ID_EX|R1Reg[2]                     ; |register_ID_EX|R1Reg[2]                     ; out              ;
; |register_ID_EX|R1Reg[3]                     ; |register_ID_EX|R1Reg[3]                     ; out              ;
; |register_ID_EX|R1Reg[4]                     ; |register_ID_EX|R1Reg[4]                     ; out              ;
; |register_ID_EX|R1Reg[5]                     ; |register_ID_EX|R1Reg[5]                     ; out              ;
; |register_ID_EX|R1Reg[6]                     ; |register_ID_EX|R1Reg[6]                     ; out              ;
; |register_ID_EX|R1Reg[7]                     ; |register_ID_EX|R1Reg[7]                     ; out              ;
; |register_ID_EX|R1Reg[8]                     ; |register_ID_EX|R1Reg[8]                     ; out              ;
; |register_ID_EX|R1Reg[9]                     ; |register_ID_EX|R1Reg[9]                     ; out              ;
; |register_ID_EX|R1Reg[10]                    ; |register_ID_EX|R1Reg[10]                    ; out              ;
; |register_ID_EX|R1Reg[11]                    ; |register_ID_EX|R1Reg[11]                    ; out              ;
; |register_ID_EX|R1Reg[12]                    ; |register_ID_EX|R1Reg[12]                    ; out              ;
; |register_ID_EX|R1Reg[13]                    ; |register_ID_EX|R1Reg[13]                    ; out              ;
; |register_ID_EX|R1Reg[14]                    ; |register_ID_EX|R1Reg[14]                    ; out              ;
; |register_ID_EX|R1Reg[15]                    ; |register_ID_EX|R1Reg[15]                    ; out              ;
; |register_ID_EX|R2Reg[0]                     ; |register_ID_EX|R2Reg[0]                     ; out              ;
; |register_ID_EX|R2Reg[1]                     ; |register_ID_EX|R2Reg[1]                     ; out              ;
; |register_ID_EX|R2Reg[2]                     ; |register_ID_EX|R2Reg[2]                     ; out              ;
; |register_ID_EX|R2Reg[3]                     ; |register_ID_EX|R2Reg[3]                     ; out              ;
; |register_ID_EX|R2Reg[4]                     ; |register_ID_EX|R2Reg[4]                     ; out              ;
; |register_ID_EX|R2Reg[5]                     ; |register_ID_EX|R2Reg[5]                     ; out              ;
; |register_ID_EX|R2Reg[6]                     ; |register_ID_EX|R2Reg[6]                     ; out              ;
; |register_ID_EX|R2Reg[7]                     ; |register_ID_EX|R2Reg[7]                     ; out              ;
; |register_ID_EX|R2Reg[8]                     ; |register_ID_EX|R2Reg[8]                     ; out              ;
; |register_ID_EX|R2Reg[9]                     ; |register_ID_EX|R2Reg[9]                     ; out              ;
; |register_ID_EX|R2Reg[10]                    ; |register_ID_EX|R2Reg[10]                    ; out              ;
; |register_ID_EX|R2Reg[11]                    ; |register_ID_EX|R2Reg[11]                    ; out              ;
; |register_ID_EX|R2Reg[12]                    ; |register_ID_EX|R2Reg[12]                    ; out              ;
; |register_ID_EX|R2Reg[13]                    ; |register_ID_EX|R2Reg[13]                    ; out              ;
; |register_ID_EX|R2Reg[14]                    ; |register_ID_EX|R2Reg[14]                    ; out              ;
; |register_ID_EX|R2Reg[15]                    ; |register_ID_EX|R2Reg[15]                    ; out              ;
; |register_ID_EX|immediate16[0]               ; |register_ID_EX|immediate16[0]               ; out              ;
; |register_ID_EX|immediate16[1]               ; |register_ID_EX|immediate16[1]               ; out              ;
; |register_ID_EX|immediate16[2]               ; |register_ID_EX|immediate16[2]               ; out              ;
; |register_ID_EX|immediate16[3]               ; |register_ID_EX|immediate16[3]               ; out              ;
; |register_ID_EX|immediate16[4]               ; |register_ID_EX|immediate16[4]               ; out              ;
; |register_ID_EX|immediate16[5]               ; |register_ID_EX|immediate16[5]               ; out              ;
; |register_ID_EX|immediate16[6]               ; |register_ID_EX|immediate16[6]               ; out              ;
; |register_ID_EX|immediate16[7]               ; |register_ID_EX|immediate16[7]               ; out              ;
; |register_ID_EX|immediate16[8]               ; |register_ID_EX|immediate16[8]               ; out              ;
; |register_ID_EX|immediate16[9]               ; |register_ID_EX|immediate16[9]               ; out              ;
; |register_ID_EX|immediate16[10]              ; |register_ID_EX|immediate16[10]              ; out              ;
; |register_ID_EX|immediate16[11]              ; |register_ID_EX|immediate16[11]              ; out              ;
; |register_ID_EX|immediate16[12]              ; |register_ID_EX|immediate16[12]              ; out              ;
; |register_ID_EX|immediate16[13]              ; |register_ID_EX|immediate16[13]              ; out              ;
; |register_ID_EX|immediate16[14]              ; |register_ID_EX|immediate16[14]              ; out              ;
; |register_ID_EX|immediate16[15]              ; |register_ID_EX|immediate16[15]              ; out              ;
; |register_ID_EX|R1AD[0]                      ; |register_ID_EX|R1AD[0]                      ; out              ;
; |register_ID_EX|R1AD[1]                      ; |register_ID_EX|R1AD[1]                      ; out              ;
; |register_ID_EX|R1AD[2]                      ; |register_ID_EX|R1AD[2]                      ; out              ;
; |register_ID_EX|jumpShortAddr[0]             ; |register_ID_EX|jumpShortAddr[0]             ; out              ;
; |register_ID_EX|jumpShortAddr[1]             ; |register_ID_EX|jumpShortAddr[1]             ; out              ;
; |register_ID_EX|jumpShortAddr[2]             ; |register_ID_EX|jumpShortAddr[2]             ; out              ;
; |register_ID_EX|jumpShortAddr[3]             ; |register_ID_EX|jumpShortAddr[3]             ; out              ;
; |register_ID_EX|jumpShortAddr[4]             ; |register_ID_EX|jumpShortAddr[4]             ; out              ;
; |register_ID_EX|jumpShortAddr[5]             ; |register_ID_EX|jumpShortAddr[5]             ; out              ;
; |register_ID_EX|jumpShortAddr[6]             ; |register_ID_EX|jumpShortAddr[6]             ; out              ;
; |register_ID_EX|jumpShortAddr[7]             ; |register_ID_EX|jumpShortAddr[7]             ; out              ;
; |register_ID_EX|jumpShortAddr[8]             ; |register_ID_EX|jumpShortAddr[8]             ; out              ;
; |register_ID_EX|jumpShortAddr[9]             ; |register_ID_EX|jumpShortAddr[9]             ; out              ;
; |register_ID_EX|jumpShortAddr[10]            ; |register_ID_EX|jumpShortAddr[10]            ; out              ;
; |register_ID_EX|jumpShortAddr[11]            ; |register_ID_EX|jumpShortAddr[11]            ; out              ;
; |register_ID_EX|isEOR_IDEX                   ; |register_ID_EX|isEOR_IDEX                   ; pin_out          ;
; |register_ID_EX|wasJumpOut_IDEX              ; |register_ID_EX|wasJumpOut_IDEX              ; pin_out          ;
; |register_ID_EX|isJump_IDEX                  ; |register_ID_EX|isJump_IDEX                  ; pin_out          ;
; |register_ID_EX|isJR_IDEX                    ; |register_ID_EX|isJR_IDEX                    ; pin_out          ;
; |register_ID_EX|isBranch_IDEX                ; |register_ID_EX|isBranch_IDEX                ; pin_out          ;
; |register_ID_EX|isR_IDEX                     ; |register_ID_EX|isR_IDEX                     ; pin_out          ;
; |register_ID_EX|isMFPC_IDEX                  ; |register_ID_EX|isMFPC_IDEX                  ; pin_out          ;
; |register_ID_EX|isLW_IDEX                    ; |register_ID_EX|isLW_IDEX                    ; pin_out          ;
; |register_ID_EX|isSW_IDEX                    ; |register_ID_EX|isSW_IDEX                    ; pin_out          ;
; |register_ID_EX|isReadDigit_IDEX             ; |register_ID_EX|isReadDigit_IDEX             ; pin_out          ;
; |register_ID_EX|isPrintDigit_IDEX            ; |register_ID_EX|isPrintDigit_IDEX            ; pin_out          ;
; |register_ID_EX|ALUFunc_IDEX[0]              ; |register_ID_EX|ALUFunc_IDEX[0]              ; pin_out          ;
; |register_ID_EX|ALUFunc_IDEX[1]              ; |register_ID_EX|ALUFunc_IDEX[1]              ; pin_out          ;
; |register_ID_EX|ALUFunc_IDEX[2]              ; |register_ID_EX|ALUFunc_IDEX[2]              ; pin_out          ;
; |register_ID_EX|ALUFunc_IDEX[3]              ; |register_ID_EX|ALUFunc_IDEX[3]              ; pin_out          ;
; |register_ID_EX|R1Reg_IDEX[0]                ; |register_ID_EX|R1Reg_IDEX[0]                ; pin_out          ;
; |register_ID_EX|R1Reg_IDEX[1]                ; |register_ID_EX|R1Reg_IDEX[1]                ; pin_out          ;
; |register_ID_EX|R1Reg_IDEX[2]                ; |register_ID_EX|R1Reg_IDEX[2]                ; pin_out          ;
; |register_ID_EX|R1Reg_IDEX[3]                ; |register_ID_EX|R1Reg_IDEX[3]                ; pin_out          ;
; |register_ID_EX|R1Reg_IDEX[4]                ; |register_ID_EX|R1Reg_IDEX[4]                ; pin_out          ;
; |register_ID_EX|R1Reg_IDEX[5]                ; |register_ID_EX|R1Reg_IDEX[5]                ; pin_out          ;
; |register_ID_EX|R1Reg_IDEX[6]                ; |register_ID_EX|R1Reg_IDEX[6]                ; pin_out          ;
; |register_ID_EX|R1Reg_IDEX[7]                ; |register_ID_EX|R1Reg_IDEX[7]                ; pin_out          ;
; |register_ID_EX|R1Reg_IDEX[8]                ; |register_ID_EX|R1Reg_IDEX[8]                ; pin_out          ;
; |register_ID_EX|R1Reg_IDEX[9]                ; |register_ID_EX|R1Reg_IDEX[9]                ; pin_out          ;
; |register_ID_EX|R1Reg_IDEX[10]               ; |register_ID_EX|R1Reg_IDEX[10]               ; pin_out          ;
; |register_ID_EX|R1Reg_IDEX[11]               ; |register_ID_EX|R1Reg_IDEX[11]               ; pin_out          ;
; |register_ID_EX|R1Reg_IDEX[12]               ; |register_ID_EX|R1Reg_IDEX[12]               ; pin_out          ;
; |register_ID_EX|R1Reg_IDEX[13]               ; |register_ID_EX|R1Reg_IDEX[13]               ; pin_out          ;
; |register_ID_EX|R1Reg_IDEX[14]               ; |register_ID_EX|R1Reg_IDEX[14]               ; pin_out          ;
; |register_ID_EX|R1Reg_IDEX[15]               ; |register_ID_EX|R1Reg_IDEX[15]               ; pin_out          ;
; |register_ID_EX|R2Reg_IDEX[0]                ; |register_ID_EX|R2Reg_IDEX[0]                ; pin_out          ;
; |register_ID_EX|R2Reg_IDEX[1]                ; |register_ID_EX|R2Reg_IDEX[1]                ; pin_out          ;
; |register_ID_EX|R2Reg_IDEX[2]                ; |register_ID_EX|R2Reg_IDEX[2]                ; pin_out          ;
; |register_ID_EX|R2Reg_IDEX[3]                ; |register_ID_EX|R2Reg_IDEX[3]                ; pin_out          ;
; |register_ID_EX|R2Reg_IDEX[4]                ; |register_ID_EX|R2Reg_IDEX[4]                ; pin_out          ;
; |register_ID_EX|R2Reg_IDEX[5]                ; |register_ID_EX|R2Reg_IDEX[5]                ; pin_out          ;
; |register_ID_EX|R2Reg_IDEX[6]                ; |register_ID_EX|R2Reg_IDEX[6]                ; pin_out          ;
; |register_ID_EX|R2Reg_IDEX[7]                ; |register_ID_EX|R2Reg_IDEX[7]                ; pin_out          ;
; |register_ID_EX|R2Reg_IDEX[8]                ; |register_ID_EX|R2Reg_IDEX[8]                ; pin_out          ;
; |register_ID_EX|R2Reg_IDEX[9]                ; |register_ID_EX|R2Reg_IDEX[9]                ; pin_out          ;
; |register_ID_EX|R2Reg_IDEX[10]               ; |register_ID_EX|R2Reg_IDEX[10]               ; pin_out          ;
; |register_ID_EX|R2Reg_IDEX[11]               ; |register_ID_EX|R2Reg_IDEX[11]               ; pin_out          ;
; |register_ID_EX|R2Reg_IDEX[12]               ; |register_ID_EX|R2Reg_IDEX[12]               ; pin_out          ;
; |register_ID_EX|R2Reg_IDEX[13]               ; |register_ID_EX|R2Reg_IDEX[13]               ; pin_out          ;
; |register_ID_EX|R2Reg_IDEX[14]               ; |register_ID_EX|R2Reg_IDEX[14]               ; pin_out          ;
; |register_ID_EX|R2Reg_IDEX[15]               ; |register_ID_EX|R2Reg_IDEX[15]               ; pin_out          ;
; |register_ID_EX|immediate16_IDEX[0]          ; |register_ID_EX|immediate16_IDEX[0]          ; pin_out          ;
; |register_ID_EX|immediate16_IDEX[1]          ; |register_ID_EX|immediate16_IDEX[1]          ; pin_out          ;
; |register_ID_EX|immediate16_IDEX[2]          ; |register_ID_EX|immediate16_IDEX[2]          ; pin_out          ;
; |register_ID_EX|immediate16_IDEX[3]          ; |register_ID_EX|immediate16_IDEX[3]          ; pin_out          ;
; |register_ID_EX|immediate16_IDEX[4]          ; |register_ID_EX|immediate16_IDEX[4]          ; pin_out          ;
; |register_ID_EX|immediate16_IDEX[5]          ; |register_ID_EX|immediate16_IDEX[5]          ; pin_out          ;
; |register_ID_EX|immediate16_IDEX[6]          ; |register_ID_EX|immediate16_IDEX[6]          ; pin_out          ;
; |register_ID_EX|immediate16_IDEX[7]          ; |register_ID_EX|immediate16_IDEX[7]          ; pin_out          ;
; |register_ID_EX|immediate16_IDEX[8]          ; |register_ID_EX|immediate16_IDEX[8]          ; pin_out          ;
; |register_ID_EX|immediate16_IDEX[9]          ; |register_ID_EX|immediate16_IDEX[9]          ; pin_out          ;
; |register_ID_EX|immediate16_IDEX[10]         ; |register_ID_EX|immediate16_IDEX[10]         ; pin_out          ;
; |register_ID_EX|immediate16_IDEX[11]         ; |register_ID_EX|immediate16_IDEX[11]         ; pin_out          ;
; |register_ID_EX|immediate16_IDEX[12]         ; |register_ID_EX|immediate16_IDEX[12]         ; pin_out          ;
; |register_ID_EX|immediate16_IDEX[13]         ; |register_ID_EX|immediate16_IDEX[13]         ; pin_out          ;
; |register_ID_EX|immediate16_IDEX[14]         ; |register_ID_EX|immediate16_IDEX[14]         ; pin_out          ;
; |register_ID_EX|immediate16_IDEX[15]         ; |register_ID_EX|immediate16_IDEX[15]         ; pin_out          ;
; |register_ID_EX|R1AD_IDEX[0]                 ; |register_ID_EX|R1AD_IDEX[0]                 ; pin_out          ;
; |register_ID_EX|R1AD_IDEX[1]                 ; |register_ID_EX|R1AD_IDEX[1]                 ; pin_out          ;
; |register_ID_EX|R1AD_IDEX[2]                 ; |register_ID_EX|R1AD_IDEX[2]                 ; pin_out          ;
; |register_ID_EX|jumpShortAddr_IDEX[0]        ; |register_ID_EX|jumpShortAddr_IDEX[0]        ; pin_out          ;
; |register_ID_EX|jumpShortAddr_IDEX[1]        ; |register_ID_EX|jumpShortAddr_IDEX[1]        ; pin_out          ;
; |register_ID_EX|jumpShortAddr_IDEX[2]        ; |register_ID_EX|jumpShortAddr_IDEX[2]        ; pin_out          ;
; |register_ID_EX|jumpShortAddr_IDEX[3]        ; |register_ID_EX|jumpShortAddr_IDEX[3]        ; pin_out          ;
; |register_ID_EX|jumpShortAddr_IDEX[4]        ; |register_ID_EX|jumpShortAddr_IDEX[4]        ; pin_out          ;
; |register_ID_EX|jumpShortAddr_IDEX[5]        ; |register_ID_EX|jumpShortAddr_IDEX[5]        ; pin_out          ;
; |register_ID_EX|jumpShortAddr_IDEX[6]        ; |register_ID_EX|jumpShortAddr_IDEX[6]        ; pin_out          ;
; |register_ID_EX|jumpShortAddr_IDEX[7]        ; |register_ID_EX|jumpShortAddr_IDEX[7]        ; pin_out          ;
; |register_ID_EX|jumpShortAddr_IDEX[8]        ; |register_ID_EX|jumpShortAddr_IDEX[8]        ; pin_out          ;
; |register_ID_EX|jumpShortAddr_IDEX[9]        ; |register_ID_EX|jumpShortAddr_IDEX[9]        ; pin_out          ;
; |register_ID_EX|jumpShortAddr_IDEX[10]       ; |register_ID_EX|jumpShortAddr_IDEX[10]       ; pin_out          ;
; |register_ID_EX|jumpShortAddr_IDEX[11]       ; |register_ID_EX|jumpShortAddr_IDEX[11]       ; pin_out          ;
+----------------------------------------------+----------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+--------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                       ;
+------------------------------+------------------------------+------------------+
; Node Name                    ; Output Port Name             ; Output Port Type ;
+------------------------------+------------------------------+------------------+
; |register_ID_EX|R2AD_IDEX[0] ; |register_ID_EX|R2AD_IDEX[0] ; pin_out          ;
; |register_ID_EX|R2AD_IDEX[1] ; |register_ID_EX|R2AD_IDEX[1] ; pin_out          ;
; |register_ID_EX|R2AD_IDEX[2] ; |register_ID_EX|R2AD_IDEX[2] ; pin_out          ;
+------------------------------+------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+--------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                       ;
+------------------------------+------------------------------+------------------+
; Node Name                    ; Output Port Name             ; Output Port Type ;
+------------------------------+------------------------------+------------------+
; |register_ID_EX|R2AD_IDEX[0] ; |register_ID_EX|R2AD_IDEX[0] ; pin_out          ;
; |register_ID_EX|R2AD_IDEX[1] ; |register_ID_EX|R2AD_IDEX[1] ; pin_out          ;
; |register_ID_EX|R2AD_IDEX[2] ; |register_ID_EX|R2AD_IDEX[2] ; pin_out          ;
+------------------------------+------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Simulator
    Info: Version 7.2 Build 207 03/18/2008 Service Pack 3 SJ Full Version
    Info: Processing started: Thu May 23 13:09:20 2019
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off register_ID_EX -c register_ID_EX
Info: Using vector source file "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      98.78 %
Info: Number of transitions in simulation is 10425
Info: Quartus II 64-Bit Simulator was successful. 0 errors, 0 warnings
    Info: Allocated 4324 megabytes of memory during processing
    Info: Processing ended: Thu May 23 13:09:53 2019
    Info: Elapsed time: 00:00:33


