<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cc2538_sys_ctrl_t Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">cc2538_sys_ctrl_t Struct Reference<div class="ingroups"><a class="el" href="group__cpu__cc2538__sysctrl.html">CC2538 System Control</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>System Control component registers.  
 <a href="structcc2538__sys__ctrl__t.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="cc2538__sys__ctrl_8h_source.html">cc2538_sys_ctrl.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a8d81aea23bd6ede2ee8b765578add35a"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:aaa229af92aa93f9d40bf94eb45659494"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#aaa229af92aa93f9d40bf94eb45659494">CLOCK_CTRL</a></td></tr>
<tr class="separator:aaa229af92aa93f9d40bf94eb45659494"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e07d7e45db13b33e07cb6769852164e"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ac1c467610f8df36774d972c34854e86f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#ac1c467610f8df36774d972c34854e86f">SYS_DIV</a>: 3</td></tr>
<tr class="separator:ac1c467610f8df36774d972c34854e86f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6cf9a8debd6ad3409fa7f20c040ba36"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#aa6cf9a8debd6ad3409fa7f20c040ba36">RESERVED1</a>: 5</td></tr>
<tr class="separator:aa6cf9a8debd6ad3409fa7f20c040ba36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1b632e830f021f928b299832ea39f6b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#ab1b632e830f021f928b299832ea39f6b">IO_DIV</a>: 3</td></tr>
<tr class="separator:ab1b632e830f021f928b299832ea39f6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13a76333290a8ff59252e7201894e30b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#a13a76333290a8ff59252e7201894e30b">RESERVED2</a>: 5</td></tr>
<tr class="separator:a13a76333290a8ff59252e7201894e30b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fac1651a6f9a2d57c6735f35ffec3a4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#a4fac1651a6f9a2d57c6735f35ffec3a4">OSC</a>: 1</td></tr>
<tr class="separator:a4fac1651a6f9a2d57c6735f35ffec3a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23f4d9779d6a48b0c8799fe252c3944e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#a23f4d9779d6a48b0c8799fe252c3944e">OSC_PD</a>: 1</td></tr>
<tr class="separator:a23f4d9779d6a48b0c8799fe252c3944e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a353f1e3a510bb12fb4b4cbdc5ac98959"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#a353f1e3a510bb12fb4b4cbdc5ac98959">RESERVED3</a>: 3</td></tr>
<tr class="separator:a353f1e3a510bb12fb4b4cbdc5ac98959"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7cdcb5a39b7d16f609e201f9be92e43"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#ae7cdcb5a39b7d16f609e201f9be92e43">AMP_DET</a>: 1</td></tr>
<tr class="separator:ae7cdcb5a39b7d16f609e201f9be92e43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59b4c4d130567143823d6fd6921fb51d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#a59b4c4d130567143823d6fd6921fb51d">RESERVED4</a>: 2</td></tr>
<tr class="separator:a59b4c4d130567143823d6fd6921fb51d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b73a05058130794839e8e6b017cadd3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#a4b73a05058130794839e8e6b017cadd3">OSC32K</a>: 1</td></tr>
<tr class="separator:a4b73a05058130794839e8e6b017cadd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47c1bb9c3c55f4e4911cee0b9cd88877"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#a47c1bb9c3c55f4e4911cee0b9cd88877">OSC32K_CADIS</a>: 1</td></tr>
<tr class="separator:a47c1bb9c3c55f4e4911cee0b9cd88877"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88da0e5f12df6d0868ca0a064f9ed984"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#a88da0e5f12df6d0868ca0a064f9ed984">RESERVED5</a>: 6</td></tr>
<tr class="separator:a88da0e5f12df6d0868ca0a064f9ed984"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e07d7e45db13b33e07cb6769852164e"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#a9e07d7e45db13b33e07cb6769852164e">CLOCK_CTRLbits</a></td></tr>
<tr class="separator:a9e07d7e45db13b33e07cb6769852164e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d81aea23bd6ede2ee8b765578add35a"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__sys__ctrl__t.html#a8d81aea23bd6ede2ee8b765578add35a">cc2538_sys_ctrl_clk_ctrl</a></td></tr>
<tr class="memdesc:a8d81aea23bd6ede2ee8b765578add35a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock control register.  <a href="#a8d81aea23bd6ede2ee8b765578add35a">More...</a><br /></td></tr>
<tr class="separator:a8d81aea23bd6ede2ee8b765578add35a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa99c5e2ae37b9964914e8200f756e642"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:af39f5e748a2a4d1750a5090cbf7e718c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#af39f5e748a2a4d1750a5090cbf7e718c">CLOCK_STA</a></td></tr>
<tr class="separator:af39f5e748a2a4d1750a5090cbf7e718c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc469e00160ea8c4a9df5a5d28386aaa"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ac1c467610f8df36774d972c34854e86f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#ac1c467610f8df36774d972c34854e86f">SYS_DIV</a>: 3</td></tr>
<tr class="separator:ac1c467610f8df36774d972c34854e86f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa18f233edee4ba2ef30b58a14e1ff09"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#afa18f233edee4ba2ef30b58a14e1ff09">RESERVED6</a>: 5</td></tr>
<tr class="separator:afa18f233edee4ba2ef30b58a14e1ff09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1b632e830f021f928b299832ea39f6b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#ab1b632e830f021f928b299832ea39f6b">IO_DIV</a>: 3</td></tr>
<tr class="separator:ab1b632e830f021f928b299832ea39f6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68d0bd6dfe503f0301fc9c0398360a04"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#a68d0bd6dfe503f0301fc9c0398360a04">RESERVED7</a>: 5</td></tr>
<tr class="separator:a68d0bd6dfe503f0301fc9c0398360a04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fac1651a6f9a2d57c6735f35ffec3a4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#a4fac1651a6f9a2d57c6735f35ffec3a4">OSC</a>: 1</td></tr>
<tr class="separator:a4fac1651a6f9a2d57c6735f35ffec3a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23f4d9779d6a48b0c8799fe252c3944e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#a23f4d9779d6a48b0c8799fe252c3944e">OSC_PD</a>: 1</td></tr>
<tr class="separator:a23f4d9779d6a48b0c8799fe252c3944e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed1b2f258132218637f9d80e14e792f0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#aed1b2f258132218637f9d80e14e792f0">HSOSC_STB</a>: 1</td></tr>
<tr class="separator:aed1b2f258132218637f9d80e14e792f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13654c5e6aca5334a71ea97d88099d8d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#a13654c5e6aca5334a71ea97d88099d8d">XOSC_STB</a>: 1</td></tr>
<tr class="separator:a13654c5e6aca5334a71ea97d88099d8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24f09d0bf25350f3421bc363f0824f64"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#a24f09d0bf25350f3421bc363f0824f64">SOURCE_CHANGE</a>: 1</td></tr>
<tr class="separator:a24f09d0bf25350f3421bc363f0824f64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54649593ba2b1b55629ae04c73ad9144"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#a54649593ba2b1b55629ae04c73ad9144">RESERVED8</a>: 1</td></tr>
<tr class="separator:a54649593ba2b1b55629ae04c73ad9144"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89a0f55c7af6801282f83e61d2b125fd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#a89a0f55c7af6801282f83e61d2b125fd">RST</a>: 2</td></tr>
<tr class="separator:a89a0f55c7af6801282f83e61d2b125fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b73a05058130794839e8e6b017cadd3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#a4b73a05058130794839e8e6b017cadd3">OSC32K</a>: 1</td></tr>
<tr class="separator:a4b73a05058130794839e8e6b017cadd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fd32b2baddd4d89141ae3f8ee3ca288"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#a1fd32b2baddd4d89141ae3f8ee3ca288">OSC32K_CALDIS</a>: 1</td></tr>
<tr class="separator:a1fd32b2baddd4d89141ae3f8ee3ca288"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba077d9494bd69d47117a672eb5f4fb6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#aba077d9494bd69d47117a672eb5f4fb6">SYNC_32K</a>: 1</td></tr>
<tr class="separator:aba077d9494bd69d47117a672eb5f4fb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3154ba036aabf47d70d85f137da68ea5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#a3154ba036aabf47d70d85f137da68ea5">RESERVED9</a>: 5</td></tr>
<tr class="separator:a3154ba036aabf47d70d85f137da68ea5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc469e00160ea8c4a9df5a5d28386aaa"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#adc469e00160ea8c4a9df5a5d28386aaa">CLOCK_STAbits</a></td></tr>
<tr class="separator:adc469e00160ea8c4a9df5a5d28386aaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa99c5e2ae37b9964914e8200f756e642"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__sys__ctrl__t.html#aa99c5e2ae37b9964914e8200f756e642">cc2538_sys_ctrl_clk_sta</a></td></tr>
<tr class="memdesc:aa99c5e2ae37b9964914e8200f756e642"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock status register.  <a href="#aa99c5e2ae37b9964914e8200f756e642">More...</a><br /></td></tr>
<tr class="separator:aa99c5e2ae37b9964914e8200f756e642"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a278201a811af17859c14e567921718a5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__sys__ctrl__t.html#a278201a811af17859c14e567921718a5">RCGCGPT</a></td></tr>
<tr class="separator:a278201a811af17859c14e567921718a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d8b363bd05514a13dc94415c206824b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__sys__ctrl__t.html#a8d8b363bd05514a13dc94415c206824b">SCGCGPT</a></td></tr>
<tr class="separator:a8d8b363bd05514a13dc94415c206824b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac005bd13f442dc56e7551d495b3a5320"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__sys__ctrl__t.html#ac005bd13f442dc56e7551d495b3a5320">DCGCGPT</a></td></tr>
<tr class="separator:ac005bd13f442dc56e7551d495b3a5320"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31014f50dfd00713832270341069bd64"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__sys__ctrl__t.html#a31014f50dfd00713832270341069bd64">SRGPT</a></td></tr>
<tr class="separator:a31014f50dfd00713832270341069bd64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e53142cc7d953460ea406fd8f588b73"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__sys__ctrl__t.html#a8e53142cc7d953460ea406fd8f588b73">RCGCSSI</a></td></tr>
<tr class="separator:a8e53142cc7d953460ea406fd8f588b73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedd87e67959fd8e5242ec09aaf4eb5f1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__sys__ctrl__t.html#aedd87e67959fd8e5242ec09aaf4eb5f1">SCGCSSI</a></td></tr>
<tr class="separator:aedd87e67959fd8e5242ec09aaf4eb5f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4855d2fbd64b4c5f5ed1e085375fe1aa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__sys__ctrl__t.html#a4855d2fbd64b4c5f5ed1e085375fe1aa">DCGCSSI</a></td></tr>
<tr class="separator:a4855d2fbd64b4c5f5ed1e085375fe1aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5950a47590cfa90893ca932231152bc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__sys__ctrl__t.html#ac5950a47590cfa90893ca932231152bc">SRSSI</a></td></tr>
<tr class="separator:ac5950a47590cfa90893ca932231152bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74eb1861cb55e66632ae0e2a3b61ecaa"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a3c7679d6c9f45fa122dd75949b50aadd"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#a3c7679d6c9f45fa122dd75949b50aadd">RCGCUART</a></td></tr>
<tr class="separator:a3c7679d6c9f45fa122dd75949b50aadd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30a73aa262608be7b14488b212337f97"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a3cc8504565427b1cce650cec708092ba"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#a3cc8504565427b1cce650cec708092ba">UART0</a>: 1</td></tr>
<tr class="separator:a3cc8504565427b1cce650cec708092ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cc1e8f34874b8ca5c82fcc6d3ad012d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#a9cc1e8f34874b8ca5c82fcc6d3ad012d">UART1</a>: 1</td></tr>
<tr class="separator:a9cc1e8f34874b8ca5c82fcc6d3ad012d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcaea6a2a9886b06baddaafdc290e268"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#afcaea6a2a9886b06baddaafdc290e268">RESERVED</a>: 30</td></tr>
<tr class="separator:afcaea6a2a9886b06baddaafdc290e268"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30a73aa262608be7b14488b212337f97"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#a30a73aa262608be7b14488b212337f97">RCGCUARTbits</a></td></tr>
<tr class="separator:a30a73aa262608be7b14488b212337f97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74eb1861cb55e66632ae0e2a3b61ecaa"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__sys__ctrl__t.html#a74eb1861cb55e66632ae0e2a3b61ecaa">cc2538_sys_ctrl_unnamed1</a></td></tr>
<tr class="memdesc:a74eb1861cb55e66632ae0e2a3b61ecaa"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART module clock register - active mode.  <a href="#a74eb1861cb55e66632ae0e2a3b61ecaa">More...</a><br /></td></tr>
<tr class="separator:a74eb1861cb55e66632ae0e2a3b61ecaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a621fdf58c96495b8c9aa4682a1588a8c"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a597579b9af8b5d22c9bb1333271a91a5"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#a597579b9af8b5d22c9bb1333271a91a5">SCGCUART</a></td></tr>
<tr class="separator:a597579b9af8b5d22c9bb1333271a91a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add6dfe5a3f942d5e202f23d022b02ab6"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a3cc8504565427b1cce650cec708092ba"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#a3cc8504565427b1cce650cec708092ba">UART0</a>: 1</td></tr>
<tr class="separator:a3cc8504565427b1cce650cec708092ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cc1e8f34874b8ca5c82fcc6d3ad012d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#a9cc1e8f34874b8ca5c82fcc6d3ad012d">UART1</a>: 1</td></tr>
<tr class="separator:a9cc1e8f34874b8ca5c82fcc6d3ad012d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcaea6a2a9886b06baddaafdc290e268"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#afcaea6a2a9886b06baddaafdc290e268">RESERVED</a>: 30</td></tr>
<tr class="separator:afcaea6a2a9886b06baddaafdc290e268"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add6dfe5a3f942d5e202f23d022b02ab6"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#add6dfe5a3f942d5e202f23d022b02ab6">SCGCUARTbits</a></td></tr>
<tr class="separator:add6dfe5a3f942d5e202f23d022b02ab6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a621fdf58c96495b8c9aa4682a1588a8c"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__sys__ctrl__t.html#a621fdf58c96495b8c9aa4682a1588a8c">cc2538_sys_ctrl_unnamed2</a></td></tr>
<tr class="memdesc:a621fdf58c96495b8c9aa4682a1588a8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART module clock register - sleep mode.  <a href="#a621fdf58c96495b8c9aa4682a1588a8c">More...</a><br /></td></tr>
<tr class="separator:a621fdf58c96495b8c9aa4682a1588a8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8b20bbb13a3e852807a1566d6d3282d"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:af2dc0823bedfc57ab2172ec7264d958a"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#af2dc0823bedfc57ab2172ec7264d958a">DCGCUART</a></td></tr>
<tr class="separator:af2dc0823bedfc57ab2172ec7264d958a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd9bee060ee09a8a70c636a38b47bfb1"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a3cc8504565427b1cce650cec708092ba"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#a3cc8504565427b1cce650cec708092ba">UART0</a>: 1</td></tr>
<tr class="separator:a3cc8504565427b1cce650cec708092ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cc1e8f34874b8ca5c82fcc6d3ad012d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#a9cc1e8f34874b8ca5c82fcc6d3ad012d">UART1</a>: 1</td></tr>
<tr class="separator:a9cc1e8f34874b8ca5c82fcc6d3ad012d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcaea6a2a9886b06baddaafdc290e268"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#afcaea6a2a9886b06baddaafdc290e268">RESERVED</a>: 30</td></tr>
<tr class="separator:afcaea6a2a9886b06baddaafdc290e268"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd9bee060ee09a8a70c636a38b47bfb1"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#abd9bee060ee09a8a70c636a38b47bfb1">DCGCUARTbits</a></td></tr>
<tr class="separator:abd9bee060ee09a8a70c636a38b47bfb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8b20bbb13a3e852807a1566d6d3282d"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__sys__ctrl__t.html#ae8b20bbb13a3e852807a1566d6d3282d">cc2538_sys_ctrl_unnamed3</a></td></tr>
<tr class="memdesc:ae8b20bbb13a3e852807a1566d6d3282d"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART module clock register - PM0 mode.  <a href="#ae8b20bbb13a3e852807a1566d6d3282d">More...</a><br /></td></tr>
<tr class="separator:ae8b20bbb13a3e852807a1566d6d3282d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff67f2e204b27c5270327c0180a39c05"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__sys__ctrl__t.html#aff67f2e204b27c5270327c0180a39c05">SRUART</a></td></tr>
<tr class="separator:aff67f2e204b27c5270327c0180a39c05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace52e1f6ef25af9e559068737e040f62"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__sys__ctrl__t.html#ace52e1f6ef25af9e559068737e040f62">RCGCI2C</a></td></tr>
<tr class="separator:ace52e1f6ef25af9e559068737e040f62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac174aaa7a316251eaf66429023e20b22"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__sys__ctrl__t.html#ac174aaa7a316251eaf66429023e20b22">SCGCI2C</a></td></tr>
<tr class="separator:ac174aaa7a316251eaf66429023e20b22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60073c1ff4dcdbdd99dde4c5d8e70370"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__sys__ctrl__t.html#a60073c1ff4dcdbdd99dde4c5d8e70370">DCGCI2C</a></td></tr>
<tr class="separator:a60073c1ff4dcdbdd99dde4c5d8e70370"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94a7b6d2791918ad8d466891f6d5241e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__sys__ctrl__t.html#a94a7b6d2791918ad8d466891f6d5241e">SRI2C</a></td></tr>
<tr class="separator:a94a7b6d2791918ad8d466891f6d5241e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32c5ce84e280b95e5d0bf7647d6d30ef"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__sys__ctrl__t.html#a32c5ce84e280b95e5d0bf7647d6d30ef">RCGCSEC</a></td></tr>
<tr class="separator:a32c5ce84e280b95e5d0bf7647d6d30ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ebcdd753ba843f1d07883b2e40ba53c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__sys__ctrl__t.html#a5ebcdd753ba843f1d07883b2e40ba53c">SCGCSEC</a></td></tr>
<tr class="separator:a5ebcdd753ba843f1d07883b2e40ba53c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab62ef40336ff9b6de79a3ccbc0303b23"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__sys__ctrl__t.html#ab62ef40336ff9b6de79a3ccbc0303b23">DCGCSEC</a></td></tr>
<tr class="separator:ab62ef40336ff9b6de79a3ccbc0303b23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4015a30ceb82f8c61d84555fc3a0c52"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__sys__ctrl__t.html#aa4015a30ceb82f8c61d84555fc3a0c52">SRSEC</a></td></tr>
<tr class="separator:aa4015a30ceb82f8c61d84555fc3a0c52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92c2e38b13f40faf4d99c70a9bd41e00"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__sys__ctrl__t.html#a92c2e38b13f40faf4d99c70a9bd41e00">PMCTL</a></td></tr>
<tr class="separator:a92c2e38b13f40faf4d99c70a9bd41e00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81dbc1da910820dfb7d489592114ee9c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__sys__ctrl__t.html#a81dbc1da910820dfb7d489592114ee9c">SRCRC</a></td></tr>
<tr class="separator:a81dbc1da910820dfb7d489592114ee9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a280211b9ca68ab8bcb58bc10be168489"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__sys__ctrl__t.html#a280211b9ca68ab8bcb58bc10be168489">RESERVED10</a> [5]</td></tr>
<tr class="separator:a280211b9ca68ab8bcb58bc10be168489"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39a121f77821e8ccbf153c27c45c67e2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__sys__ctrl__t.html#a39a121f77821e8ccbf153c27c45c67e2">PWRDBG</a></td></tr>
<tr class="separator:a39a121f77821e8ccbf153c27c45c67e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a860105740bdbbf6c0699e05e3f3d383e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__sys__ctrl__t.html#a860105740bdbbf6c0699e05e3f3d383e">RESERVED11</a> [2]</td></tr>
<tr class="separator:a860105740bdbbf6c0699e05e3f3d383e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02c07d285d6efe9d8956aac24e527f15"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__sys__ctrl__t.html#a02c07d285d6efe9d8956aac24e527f15">CLD</a></td></tr>
<tr class="separator:a02c07d285d6efe9d8956aac24e527f15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9912df90fdf9d0b460081fcb38d488b3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__sys__ctrl__t.html#a9912df90fdf9d0b460081fcb38d488b3">RESERVED12</a> [4]</td></tr>
<tr class="separator:a9912df90fdf9d0b460081fcb38d488b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a5f4a178682032d3d40273e104191c1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__sys__ctrl__t.html#a2a5f4a178682032d3d40273e104191c1">IWE</a></td></tr>
<tr class="separator:a2a5f4a178682032d3d40273e104191c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa99cc26b1a3fba6241367127fde1661e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__sys__ctrl__t.html#aa99cc26b1a3fba6241367127fde1661e">I_MAP</a></td></tr>
<tr class="separator:aa99cc26b1a3fba6241367127fde1661e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cba6eb4b574e70e69c8b5ae4bb2f3b2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__sys__ctrl__t.html#a7cba6eb4b574e70e69c8b5ae4bb2f3b2">RESERVED13</a> [3]</td></tr>
<tr class="separator:a7cba6eb4b574e70e69c8b5ae4bb2f3b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a387baa0e7d2b56ef840a0fa572e31949"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__sys__ctrl__t.html#a387baa0e7d2b56ef840a0fa572e31949">RCGCRFC</a></td></tr>
<tr class="separator:a387baa0e7d2b56ef840a0fa572e31949"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a820d44529e318d9e31cb2be99a46e597"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__sys__ctrl__t.html#a820d44529e318d9e31cb2be99a46e597">SCGCRFC</a></td></tr>
<tr class="separator:a820d44529e318d9e31cb2be99a46e597"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe2a78c0d73f410e02e7b869d1a5034d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__sys__ctrl__t.html#abe2a78c0d73f410e02e7b869d1a5034d">DCGCRFC</a></td></tr>
<tr class="separator:abe2a78c0d73f410e02e7b869d1a5034d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a525587191f1ed7a4c88080bc01ccca87"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__sys__ctrl__t.html#a525587191f1ed7a4c88080bc01ccca87">EMUOVR</a></td></tr>
<tr class="separator:a525587191f1ed7a4c88080bc01ccca87"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>System Control component registers. </p>

<p class="definition">Definition at line <a class="el" href="cc2538__sys__ctrl_8h_source.html#l00032">32</a> of file <a class="el" href="cc2538__sys__ctrl_8h_source.html">cc2538_sys_ctrl.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="ae7cdcb5a39b7d16f609e201f9be92e43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7cdcb5a39b7d16f609e201f9be92e43">&#9670;&nbsp;</a></span>AMP_DET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a> AMP_DET</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Amplitude detector of XOSC during power up </p>

<p class="definition">Definition at line <a class="el" href="cc2538__sys__ctrl_8h_source.html#l00047">47</a> of file <a class="el" href="cc2538__sys__ctrl_8h_source.html">cc2538_sys_ctrl.h</a>.</p>

</div>
</div>
<a id="a8d81aea23bd6ede2ee8b765578add35a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d81aea23bd6ede2ee8b765578add35a">&#9670;&nbsp;</a></span>cc2538_sys_ctrl_clk_ctrl</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }   cc2538_sys_ctrl_clk_ctrl</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock control register. </p>

</div>
</div>
<a id="aa99c5e2ae37b9964914e8200f756e642"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa99c5e2ae37b9964914e8200f756e642">&#9670;&nbsp;</a></span>cc2538_sys_ctrl_clk_sta</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }   cc2538_sys_ctrl_clk_sta</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock status register. </p>

</div>
</div>
<a id="a74eb1861cb55e66632ae0e2a3b61ecaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74eb1861cb55e66632ae0e2a3b61ecaa">&#9670;&nbsp;</a></span>cc2538_sys_ctrl_unnamed1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }   cc2538_sys_ctrl_unnamed1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART module clock register - active mode. </p>

</div>
</div>
<a id="a621fdf58c96495b8c9aa4682a1588a8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a621fdf58c96495b8c9aa4682a1588a8c">&#9670;&nbsp;</a></span>cc2538_sys_ctrl_unnamed2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }   cc2538_sys_ctrl_unnamed2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART module clock register - sleep mode. </p>

</div>
</div>
<a id="ae8b20bbb13a3e852807a1566d6d3282d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8b20bbb13a3e852807a1566d6d3282d">&#9670;&nbsp;</a></span>cc2538_sys_ctrl_unnamed3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }   cc2538_sys_ctrl_unnamed3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART module clock register - PM0 mode. </p>

</div>
</div>
<a id="a02c07d285d6efe9d8956aac24e527f15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02c07d285d6efe9d8956aac24e527f15">&#9670;&nbsp;</a></span>CLD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a> CLD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This register controls the clock loss detection feature. </p>

<p class="definition">Definition at line <a class="el" href="cc2538__sys__ctrl_8h_source.html#l00138">138</a> of file <a class="el" href="cc2538__sys__ctrl_8h_source.html">cc2538_sys_ctrl.h</a>.</p>

</div>
</div>
<a id="aaa229af92aa93f9d40bf94eb45659494"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa229af92aa93f9d40bf94eb45659494">&#9670;&nbsp;</a></span>CLOCK_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a> CLOCK_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clock control register </p>

<p class="definition">Definition at line <a class="el" href="cc2538__sys__ctrl_8h_source.html#l00038">38</a> of file <a class="el" href="cc2538__sys__ctrl_8h_source.html">cc2538_sys_ctrl.h</a>.</p>

</div>
</div>
<a id="a9e07d7e45db13b33e07cb6769852164e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e07d7e45db13b33e07cb6769852164e">&#9670;&nbsp;</a></span>CLOCK_CTRLbits</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   CLOCK_CTRLbits</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af39f5e748a2a4d1750a5090cbf7e718c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af39f5e748a2a4d1750a5090cbf7e718c">&#9670;&nbsp;</a></span>CLOCK_STA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a> CLOCK_STA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clock status register </p>

<p class="definition">Definition at line <a class="el" href="cc2538__sys__ctrl_8h_source.html#l00059">59</a> of file <a class="el" href="cc2538__sys__ctrl_8h_source.html">cc2538_sys_ctrl.h</a>.</p>

</div>
</div>
<a id="adc469e00160ea8c4a9df5a5d28386aaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc469e00160ea8c4a9df5a5d28386aaa">&#9670;&nbsp;</a></span>CLOCK_STAbits</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   CLOCK_STAbits</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac005bd13f442dc56e7551d495b3a5320"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac005bd13f442dc56e7551d495b3a5320">&#9670;&nbsp;</a></span>DCGCGPT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a> DCGCGPT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Module clocks for GPT[3:0] when the CPU is in PM0 </p>

<p class="definition">Definition at line <a class="el" href="cc2538__sys__ctrl_8h_source.html#l00081">81</a> of file <a class="el" href="cc2538__sys__ctrl_8h_source.html">cc2538_sys_ctrl.h</a>.</p>

</div>
</div>
<a id="a60073c1ff4dcdbdd99dde4c5d8e70370"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60073c1ff4dcdbdd99dde4c5d8e70370">&#9670;&nbsp;</a></span>DCGCI2C</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a> DCGCI2C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Module clocks for I2C when the CPU is in PM0 </p>

<p class="definition">Definition at line <a class="el" href="cc2538__sys__ctrl_8h_source.html#l00127">127</a> of file <a class="el" href="cc2538__sys__ctrl_8h_source.html">cc2538_sys_ctrl.h</a>.</p>

</div>
</div>
<a id="abe2a78c0d73f410e02e7b869d1a5034d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe2a78c0d73f410e02e7b869d1a5034d">&#9670;&nbsp;</a></span>DCGCRFC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a> DCGCRFC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This register defines the module clocks for RF CORE when the CPU is in PM0 </p>

<p class="definition">Definition at line <a class="el" href="cc2538__sys__ctrl_8h_source.html#l00145">145</a> of file <a class="el" href="cc2538__sys__ctrl_8h_source.html">cc2538_sys_ctrl.h</a>.</p>

</div>
</div>
<a id="ab62ef40336ff9b6de79a3ccbc0303b23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab62ef40336ff9b6de79a3ccbc0303b23">&#9670;&nbsp;</a></span>DCGCSEC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a> DCGCSEC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Module clocks for the security module when the CPU is in PM0 </p>

<p class="definition">Definition at line <a class="el" href="cc2538__sys__ctrl_8h_source.html#l00131">131</a> of file <a class="el" href="cc2538__sys__ctrl_8h_source.html">cc2538_sys_ctrl.h</a>.</p>

</div>
</div>
<a id="a4855d2fbd64b4c5f5ed1e085375fe1aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4855d2fbd64b4c5f5ed1e085375fe1aa">&#9670;&nbsp;</a></span>DCGCSSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a> DCGCSSI</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Module clocks for SSI[1:0] when the CPU is in PM0 </p>

<p class="definition">Definition at line <a class="el" href="cc2538__sys__ctrl_8h_source.html#l00085">85</a> of file <a class="el" href="cc2538__sys__ctrl_8h_source.html">cc2538_sys_ctrl.h</a>.</p>

</div>
</div>
<a id="af2dc0823bedfc57ab2172ec7264d958a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2dc0823bedfc57ab2172ec7264d958a">&#9670;&nbsp;</a></span>DCGCUART</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a> DCGCUART</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Module clocks for UART[1:0] when the CPU is in PM0 </p>

<p class="definition">Definition at line <a class="el" href="cc2538__sys__ctrl_8h_source.html#l00116">116</a> of file <a class="el" href="cc2538__sys__ctrl_8h_source.html">cc2538_sys_ctrl.h</a>.</p>

</div>
</div>
<a id="abd9bee060ee09a8a70c636a38b47bfb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd9bee060ee09a8a70c636a38b47bfb1">&#9670;&nbsp;</a></span>DCGCUARTbits</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   DCGCUARTbits</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a525587191f1ed7a4c88080bc01ccca87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a525587191f1ed7a4c88080bc01ccca87">&#9670;&nbsp;</a></span>EMUOVR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a> EMUOVR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This register defines the emulator override controls for power mode and peripheral clock gate. </p>

<p class="definition">Definition at line <a class="el" href="cc2538__sys__ctrl_8h_source.html#l00146">146</a> of file <a class="el" href="cc2538__sys__ctrl_8h_source.html">cc2538_sys_ctrl.h</a>.</p>

</div>
</div>
<a id="aed1b2f258132218637f9d80e14e792f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed1b2f258132218637f9d80e14e792f0">&#9670;&nbsp;</a></span>HSOSC_STB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a> HSOSC_STB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HSOSC stable status </p>

<p class="definition">Definition at line <a class="el" href="cc2538__sys__ctrl_8h_source.html#l00067">67</a> of file <a class="el" href="cc2538__sys__ctrl_8h_source.html">cc2538_sys_ctrl.h</a>.</p>

</div>
</div>
<a id="aa99cc26b1a3fba6241367127fde1661e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa99cc26b1a3fba6241367127fde1661e">&#9670;&nbsp;</a></span>I_MAP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a> I_MAP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This register selects which interrupt map to be used. </p>

<p class="definition">Definition at line <a class="el" href="cc2538__sys__ctrl_8h_source.html#l00141">141</a> of file <a class="el" href="cc2538__sys__ctrl_8h_source.html">cc2538_sys_ctrl.h</a>.</p>

</div>
</div>
<a id="ab1b632e830f021f928b299832ea39f6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1b632e830f021f928b299832ea39f6b">&#9670;&nbsp;</a></span>IO_DIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a> IO_DIV</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I/O clock rate setting</p>
<p>Current functional frequency for IO_CLK </p>

<p class="definition">Definition at line <a class="el" href="cc2538__sys__ctrl_8h_source.html#l00042">42</a> of file <a class="el" href="cc2538__sys__ctrl_8h_source.html">cc2538_sys_ctrl.h</a>.</p>

</div>
</div>
<a id="a2a5f4a178682032d3d40273e104191c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a5f4a178682032d3d40273e104191c1">&#9670;&nbsp;</a></span>IWE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a> IWE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This register controls interrupt wake-up. </p>

<p class="definition">Definition at line <a class="el" href="cc2538__sys__ctrl_8h_source.html#l00140">140</a> of file <a class="el" href="cc2538__sys__ctrl_8h_source.html">cc2538_sys_ctrl.h</a>.</p>

</div>
</div>
<a id="a4fac1651a6f9a2d57c6735f35ffec3a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4fac1651a6f9a2d57c6735f35ffec3a4">&#9670;&nbsp;</a></span>OSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a> OSC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>System clock oscillator selection</p>
<p>Current clock source selected </p>

<p class="definition">Definition at line <a class="el" href="cc2538__sys__ctrl_8h_source.html#l00044">44</a> of file <a class="el" href="cc2538__sys__ctrl_8h_source.html">cc2538_sys_ctrl.h</a>.</p>

</div>
</div>
<a id="a4b73a05058130794839e8e6b017cadd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b73a05058130794839e8e6b017cadd3">&#9670;&nbsp;</a></span>OSC32K</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a> OSC32K</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>32-kHz clock oscillator selection</p>
<p>Current 32-kHz clock oscillator selected </p>

<p class="definition">Definition at line <a class="el" href="cc2538__sys__ctrl_8h_source.html#l00049">49</a> of file <a class="el" href="cc2538__sys__ctrl_8h_source.html">cc2538_sys_ctrl.h</a>.</p>

</div>
</div>
<a id="a47c1bb9c3c55f4e4911cee0b9cd88877"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47c1bb9c3c55f4e4911cee0b9cd88877">&#9670;&nbsp;</a></span>OSC32K_CADIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a> OSC32K_CADIS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Disable calibration 32-kHz RC oscillator </p>

<p class="definition">Definition at line <a class="el" href="cc2538__sys__ctrl_8h_source.html#l00050">50</a> of file <a class="el" href="cc2538__sys__ctrl_8h_source.html">cc2538_sys_ctrl.h</a>.</p>

</div>
</div>
<a id="a1fd32b2baddd4d89141ae3f8ee3ca288"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1fd32b2baddd4d89141ae3f8ee3ca288">&#9670;&nbsp;</a></span>OSC32K_CALDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a> OSC32K_CALDIS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Disable calibration 32-kHz RC oscillator </p>

<p class="definition">Definition at line <a class="el" href="cc2538__sys__ctrl_8h_source.html#l00073">73</a> of file <a class="el" href="cc2538__sys__ctrl_8h_source.html">cc2538_sys_ctrl.h</a>.</p>

</div>
</div>
<a id="a23f4d9779d6a48b0c8799fe252c3944e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23f4d9779d6a48b0c8799fe252c3944e">&#9670;&nbsp;</a></span>OSC_PD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a> OSC_PD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Oscillator power-down </p>

<p class="definition">Definition at line <a class="el" href="cc2538__sys__ctrl_8h_source.html#l00045">45</a> of file <a class="el" href="cc2538__sys__ctrl_8h_source.html">cc2538_sys_ctrl.h</a>.</p>

</div>
</div>
<a id="a92c2e38b13f40faf4d99c70a9bd41e00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92c2e38b13f40faf4d99c70a9bd41e00">&#9670;&nbsp;</a></span>PMCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a> PMCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Power mode. </p>

<p class="definition">Definition at line <a class="el" href="cc2538__sys__ctrl_8h_source.html#l00133">133</a> of file <a class="el" href="cc2538__sys__ctrl_8h_source.html">cc2538_sys_ctrl.h</a>.</p>

</div>
</div>
<a id="a39a121f77821e8ccbf153c27c45c67e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39a121f77821e8ccbf153c27c45c67e2">&#9670;&nbsp;</a></span>PWRDBG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a> PWRDBG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Power debug register </p>

<p class="definition">Definition at line <a class="el" href="cc2538__sys__ctrl_8h_source.html#l00136">136</a> of file <a class="el" href="cc2538__sys__ctrl_8h_source.html">cc2538_sys_ctrl.h</a>.</p>

</div>
</div>
<a id="a278201a811af17859c14e567921718a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a278201a811af17859c14e567921718a5">&#9670;&nbsp;</a></span>RCGCGPT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a> RCGCGPT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Module clocks for GPT[3:0] when the CPU is in active (run) mode </p>

<p class="definition">Definition at line <a class="el" href="cc2538__sys__ctrl_8h_source.html#l00079">79</a> of file <a class="el" href="cc2538__sys__ctrl_8h_source.html">cc2538_sys_ctrl.h</a>.</p>

</div>
</div>
<a id="ace52e1f6ef25af9e559068737e040f62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace52e1f6ef25af9e559068737e040f62">&#9670;&nbsp;</a></span>RCGCI2C</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a> RCGCI2C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Module clocks for I2C when the CPU is in active (run) mode </p>

<p class="definition">Definition at line <a class="el" href="cc2538__sys__ctrl_8h_source.html#l00125">125</a> of file <a class="el" href="cc2538__sys__ctrl_8h_source.html">cc2538_sys_ctrl.h</a>.</p>

</div>
</div>
<a id="a387baa0e7d2b56ef840a0fa572e31949"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a387baa0e7d2b56ef840a0fa572e31949">&#9670;&nbsp;</a></span>RCGCRFC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a> RCGCRFC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This register defines the module clocks for RF CORE when the CPU is in active (run) mode </p>

<p class="definition">Definition at line <a class="el" href="cc2538__sys__ctrl_8h_source.html#l00143">143</a> of file <a class="el" href="cc2538__sys__ctrl_8h_source.html">cc2538_sys_ctrl.h</a>.</p>

</div>
</div>
<a id="a32c5ce84e280b95e5d0bf7647d6d30ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32c5ce84e280b95e5d0bf7647d6d30ef">&#9670;&nbsp;</a></span>RCGCSEC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a> RCGCSEC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Module clocks for the security module when the CPU is in active (run) mode </p>

<p class="definition">Definition at line <a class="el" href="cc2538__sys__ctrl_8h_source.html#l00129">129</a> of file <a class="el" href="cc2538__sys__ctrl_8h_source.html">cc2538_sys_ctrl.h</a>.</p>

</div>
</div>
<a id="a8e53142cc7d953460ea406fd8f588b73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e53142cc7d953460ea406fd8f588b73">&#9670;&nbsp;</a></span>RCGCSSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a> RCGCSSI</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Module clocks for SSI[1:0] when the CPU is in active (run) mode </p>

<p class="definition">Definition at line <a class="el" href="cc2538__sys__ctrl_8h_source.html#l00083">83</a> of file <a class="el" href="cc2538__sys__ctrl_8h_source.html">cc2538_sys_ctrl.h</a>.</p>

</div>
</div>
<a id="a3c7679d6c9f45fa122dd75949b50aadd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c7679d6c9f45fa122dd75949b50aadd">&#9670;&nbsp;</a></span>RCGCUART</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a> RCGCUART</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Module clocks for UART[1:0] when the CPU is in active (run) mode </p>

<p class="definition">Definition at line <a class="el" href="cc2538__sys__ctrl_8h_source.html#l00092">92</a> of file <a class="el" href="cc2538__sys__ctrl_8h_source.html">cc2538_sys_ctrl.h</a>.</p>

</div>
</div>
<a id="a30a73aa262608be7b14488b212337f97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30a73aa262608be7b14488b212337f97">&#9670;&nbsp;</a></span>RCGCUARTbits</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   RCGCUARTbits</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afcaea6a2a9886b06baddaafdc290e268"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afcaea6a2a9886b06baddaafdc290e268">&#9670;&nbsp;</a></span>RESERVED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a> RESERVED</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved bits </p>

<p class="definition">Definition at line <a class="el" href="cc2538__sys__ctrl_8h_source.html#l00096">96</a> of file <a class="el" href="cc2538__sys__ctrl_8h_source.html">cc2538_sys_ctrl.h</a>.</p>

</div>
</div>
<a id="aa6cf9a8debd6ad3409fa7f20c040ba36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6cf9a8debd6ad3409fa7f20c040ba36">&#9670;&nbsp;</a></span>RESERVED1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a> RESERVED1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved bits </p>

<p class="definition">Definition at line <a class="el" href="cc2538__sys__ctrl_8h_source.html#l00041">41</a> of file <a class="el" href="cc2538__sys__ctrl_8h_source.html">cc2538_sys_ctrl.h</a>.</p>

</div>
</div>
<a id="a280211b9ca68ab8bcb58bc10be168489"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a280211b9ca68ab8bcb58bc10be168489">&#9670;&nbsp;</a></span>RESERVED10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a> RESERVED10[5]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved bits </p>

<p class="definition">Definition at line <a class="el" href="cc2538__sys__ctrl_8h_source.html#l00135">135</a> of file <a class="el" href="cc2538__sys__ctrl_8h_source.html">cc2538_sys_ctrl.h</a>.</p>

</div>
</div>
<a id="a860105740bdbbf6c0699e05e3f3d383e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a860105740bdbbf6c0699e05e3f3d383e">&#9670;&nbsp;</a></span>RESERVED11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a> RESERVED11[2]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved bits </p>

<p class="definition">Definition at line <a class="el" href="cc2538__sys__ctrl_8h_source.html#l00137">137</a> of file <a class="el" href="cc2538__sys__ctrl_8h_source.html">cc2538_sys_ctrl.h</a>.</p>

</div>
</div>
<a id="a9912df90fdf9d0b460081fcb38d488b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9912df90fdf9d0b460081fcb38d488b3">&#9670;&nbsp;</a></span>RESERVED12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a> RESERVED12[4]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved bits </p>

<p class="definition">Definition at line <a class="el" href="cc2538__sys__ctrl_8h_source.html#l00139">139</a> of file <a class="el" href="cc2538__sys__ctrl_8h_source.html">cc2538_sys_ctrl.h</a>.</p>

</div>
</div>
<a id="a7cba6eb4b574e70e69c8b5ae4bb2f3b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7cba6eb4b574e70e69c8b5ae4bb2f3b2">&#9670;&nbsp;</a></span>RESERVED13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a> RESERVED13[3]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved bits </p>

<p class="definition">Definition at line <a class="el" href="cc2538__sys__ctrl_8h_source.html#l00142">142</a> of file <a class="el" href="cc2538__sys__ctrl_8h_source.html">cc2538_sys_ctrl.h</a>.</p>

</div>
</div>
<a id="a13a76333290a8ff59252e7201894e30b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13a76333290a8ff59252e7201894e30b">&#9670;&nbsp;</a></span>RESERVED2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a> RESERVED2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved bits </p>

<p class="definition">Definition at line <a class="el" href="cc2538__sys__ctrl_8h_source.html#l00043">43</a> of file <a class="el" href="cc2538__sys__ctrl_8h_source.html">cc2538_sys_ctrl.h</a>.</p>

</div>
</div>
<a id="a353f1e3a510bb12fb4b4cbdc5ac98959"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a353f1e3a510bb12fb4b4cbdc5ac98959">&#9670;&nbsp;</a></span>RESERVED3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a> RESERVED3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved bits </p>

<p class="definition">Definition at line <a class="el" href="cc2538__sys__ctrl_8h_source.html#l00046">46</a> of file <a class="el" href="cc2538__sys__ctrl_8h_source.html">cc2538_sys_ctrl.h</a>.</p>

</div>
</div>
<a id="a59b4c4d130567143823d6fd6921fb51d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59b4c4d130567143823d6fd6921fb51d">&#9670;&nbsp;</a></span>RESERVED4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a> RESERVED4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved bits </p>

<p class="definition">Definition at line <a class="el" href="cc2538__sys__ctrl_8h_source.html#l00048">48</a> of file <a class="el" href="cc2538__sys__ctrl_8h_source.html">cc2538_sys_ctrl.h</a>.</p>

</div>
</div>
<a id="a88da0e5f12df6d0868ca0a064f9ed984"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88da0e5f12df6d0868ca0a064f9ed984">&#9670;&nbsp;</a></span>RESERVED5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a> RESERVED5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved bits </p>

<p class="definition">Definition at line <a class="el" href="cc2538__sys__ctrl_8h_source.html#l00051">51</a> of file <a class="el" href="cc2538__sys__ctrl_8h_source.html">cc2538_sys_ctrl.h</a>.</p>

</div>
</div>
<a id="afa18f233edee4ba2ef30b58a14e1ff09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa18f233edee4ba2ef30b58a14e1ff09">&#9670;&nbsp;</a></span>RESERVED6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a> RESERVED6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved bits </p>

<p class="definition">Definition at line <a class="el" href="cc2538__sys__ctrl_8h_source.html#l00062">62</a> of file <a class="el" href="cc2538__sys__ctrl_8h_source.html">cc2538_sys_ctrl.h</a>.</p>

</div>
</div>
<a id="a68d0bd6dfe503f0301fc9c0398360a04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68d0bd6dfe503f0301fc9c0398360a04">&#9670;&nbsp;</a></span>RESERVED7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a> RESERVED7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved bits </p>

<p class="definition">Definition at line <a class="el" href="cc2538__sys__ctrl_8h_source.html#l00064">64</a> of file <a class="el" href="cc2538__sys__ctrl_8h_source.html">cc2538_sys_ctrl.h</a>.</p>

</div>
</div>
<a id="a54649593ba2b1b55629ae04c73ad9144"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54649593ba2b1b55629ae04c73ad9144">&#9670;&nbsp;</a></span>RESERVED8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a> RESERVED8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved bits </p>

<p class="definition">Definition at line <a class="el" href="cc2538__sys__ctrl_8h_source.html#l00070">70</a> of file <a class="el" href="cc2538__sys__ctrl_8h_source.html">cc2538_sys_ctrl.h</a>.</p>

</div>
</div>
<a id="a3154ba036aabf47d70d85f137da68ea5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3154ba036aabf47d70d85f137da68ea5">&#9670;&nbsp;</a></span>RESERVED9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a> RESERVED9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved bits </p>

<p class="definition">Definition at line <a class="el" href="cc2538__sys__ctrl_8h_source.html#l00075">75</a> of file <a class="el" href="cc2538__sys__ctrl_8h_source.html">cc2538_sys_ctrl.h</a>.</p>

</div>
</div>
<a id="a89a0f55c7af6801282f83e61d2b125fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89a0f55c7af6801282f83e61d2b125fd">&#9670;&nbsp;</a></span>RST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a> RST</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Last source of reset </p>

<p class="definition">Definition at line <a class="el" href="cc2538__sys__ctrl_8h_source.html#l00071">71</a> of file <a class="el" href="cc2538__sys__ctrl_8h_source.html">cc2538_sys_ctrl.h</a>.</p>

</div>
</div>
<a id="a8d8b363bd05514a13dc94415c206824b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d8b363bd05514a13dc94415c206824b">&#9670;&nbsp;</a></span>SCGCGPT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a> SCGCGPT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Module clocks for GPT[3:0] when the CPU is in sleep mode </p>

<p class="definition">Definition at line <a class="el" href="cc2538__sys__ctrl_8h_source.html#l00080">80</a> of file <a class="el" href="cc2538__sys__ctrl_8h_source.html">cc2538_sys_ctrl.h</a>.</p>

</div>
</div>
<a id="ac174aaa7a316251eaf66429023e20b22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac174aaa7a316251eaf66429023e20b22">&#9670;&nbsp;</a></span>SCGCI2C</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a> SCGCI2C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Module clocks for I2C when the CPU is in sleep mode </p>

<p class="definition">Definition at line <a class="el" href="cc2538__sys__ctrl_8h_source.html#l00126">126</a> of file <a class="el" href="cc2538__sys__ctrl_8h_source.html">cc2538_sys_ctrl.h</a>.</p>

</div>
</div>
<a id="a820d44529e318d9e31cb2be99a46e597"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a820d44529e318d9e31cb2be99a46e597">&#9670;&nbsp;</a></span>SCGCRFC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a> SCGCRFC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This register defines the module clocks for RF CORE when the CPU is in sleep mode </p>

<p class="definition">Definition at line <a class="el" href="cc2538__sys__ctrl_8h_source.html#l00144">144</a> of file <a class="el" href="cc2538__sys__ctrl_8h_source.html">cc2538_sys_ctrl.h</a>.</p>

</div>
</div>
<a id="a5ebcdd753ba843f1d07883b2e40ba53c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ebcdd753ba843f1d07883b2e40ba53c">&#9670;&nbsp;</a></span>SCGCSEC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a> SCGCSEC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Module clocks for the security module when the CPU is in sleep mode </p>

<p class="definition">Definition at line <a class="el" href="cc2538__sys__ctrl_8h_source.html#l00130">130</a> of file <a class="el" href="cc2538__sys__ctrl_8h_source.html">cc2538_sys_ctrl.h</a>.</p>

</div>
</div>
<a id="aedd87e67959fd8e5242ec09aaf4eb5f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aedd87e67959fd8e5242ec09aaf4eb5f1">&#9670;&nbsp;</a></span>SCGCSSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a> SCGCSSI</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Module clocks for SSI[1:0] when the CPU is insSleep mode </p>

<p class="definition">Definition at line <a class="el" href="cc2538__sys__ctrl_8h_source.html#l00084">84</a> of file <a class="el" href="cc2538__sys__ctrl_8h_source.html">cc2538_sys_ctrl.h</a>.</p>

</div>
</div>
<a id="a597579b9af8b5d22c9bb1333271a91a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a597579b9af8b5d22c9bb1333271a91a5">&#9670;&nbsp;</a></span>SCGCUART</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a> SCGCUART</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Module clocks for UART[1:0] when the CPU is in sleep mode </p>

<p class="definition">Definition at line <a class="el" href="cc2538__sys__ctrl_8h_source.html#l00104">104</a> of file <a class="el" href="cc2538__sys__ctrl_8h_source.html">cc2538_sys_ctrl.h</a>.</p>

</div>
</div>
<a id="add6dfe5a3f942d5e202f23d022b02ab6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add6dfe5a3f942d5e202f23d022b02ab6">&#9670;&nbsp;</a></span>SCGCUARTbits</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   SCGCUARTbits</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a24f09d0bf25350f3421bc363f0824f64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24f09d0bf25350f3421bc363f0824f64">&#9670;&nbsp;</a></span>SOURCE_CHANGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a> SOURCE_CHANGE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>System clock source change </p>

<p class="definition">Definition at line <a class="el" href="cc2538__sys__ctrl_8h_source.html#l00069">69</a> of file <a class="el" href="cc2538__sys__ctrl_8h_source.html">cc2538_sys_ctrl.h</a>.</p>

</div>
</div>
<a id="a81dbc1da910820dfb7d489592114ee9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81dbc1da910820dfb7d489592114ee9c">&#9670;&nbsp;</a></span>SRCRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a> SRCRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRC on state retention. </p>

<p class="definition">Definition at line <a class="el" href="cc2538__sys__ctrl_8h_source.html#l00134">134</a> of file <a class="el" href="cc2538__sys__ctrl_8h_source.html">cc2538_sys_ctrl.h</a>.</p>

</div>
</div>
<a id="a31014f50dfd00713832270341069bd64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31014f50dfd00713832270341069bd64">&#9670;&nbsp;</a></span>SRGPT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a> SRGPT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reset for GPT[3:0]. </p>

<p class="definition">Definition at line <a class="el" href="cc2538__sys__ctrl_8h_source.html#l00082">82</a> of file <a class="el" href="cc2538__sys__ctrl_8h_source.html">cc2538_sys_ctrl.h</a>.</p>

</div>
</div>
<a id="a94a7b6d2791918ad8d466891f6d5241e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94a7b6d2791918ad8d466891f6d5241e">&#9670;&nbsp;</a></span>SRI2C</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a> SRI2C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reset for I2C. </p>

<p class="definition">Definition at line <a class="el" href="cc2538__sys__ctrl_8h_source.html#l00128">128</a> of file <a class="el" href="cc2538__sys__ctrl_8h_source.html">cc2538_sys_ctrl.h</a>.</p>

</div>
</div>
<a id="aa4015a30ceb82f8c61d84555fc3a0c52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4015a30ceb82f8c61d84555fc3a0c52">&#9670;&nbsp;</a></span>SRSEC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a> SRSEC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reset for the security module. </p>

<p class="definition">Definition at line <a class="el" href="cc2538__sys__ctrl_8h_source.html#l00132">132</a> of file <a class="el" href="cc2538__sys__ctrl_8h_source.html">cc2538_sys_ctrl.h</a>.</p>

</div>
</div>
<a id="ac5950a47590cfa90893ca932231152bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5950a47590cfa90893ca932231152bc">&#9670;&nbsp;</a></span>SRSSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a> SRSSI</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reset for SSI[1:0]. </p>

<p class="definition">Definition at line <a class="el" href="cc2538__sys__ctrl_8h_source.html#l00086">86</a> of file <a class="el" href="cc2538__sys__ctrl_8h_source.html">cc2538_sys_ctrl.h</a>.</p>

</div>
</div>
<a id="aff67f2e204b27c5270327c0180a39c05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff67f2e204b27c5270327c0180a39c05">&#9670;&nbsp;</a></span>SRUART</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a> SRUART</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reset for UART[1:0]. </p>

<p class="definition">Definition at line <a class="el" href="cc2538__sys__ctrl_8h_source.html#l00124">124</a> of file <a class="el" href="cc2538__sys__ctrl_8h_source.html">cc2538_sys_ctrl.h</a>.</p>

</div>
</div>
<a id="aba077d9494bd69d47117a672eb5f4fb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba077d9494bd69d47117a672eb5f4fb6">&#9670;&nbsp;</a></span>SYNC_32K</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a> SYNC_32K</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>32-kHz clock source synced to undivided system clock (16 or 32 MHz) </p>

<p class="definition">Definition at line <a class="el" href="cc2538__sys__ctrl_8h_source.html#l00074">74</a> of file <a class="el" href="cc2538__sys__ctrl_8h_source.html">cc2538_sys_ctrl.h</a>.</p>

</div>
</div>
<a id="ac1c467610f8df36774d972c34854e86f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1c467610f8df36774d972c34854e86f">&#9670;&nbsp;</a></span>SYS_DIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a> SYS_DIV</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>System clock rate setting</p>
<p>Current functional frequency for system clock </p>

<p class="definition">Definition at line <a class="el" href="cc2538__sys__ctrl_8h_source.html#l00040">40</a> of file <a class="el" href="cc2538__sys__ctrl_8h_source.html">cc2538_sys_ctrl.h</a>.</p>

</div>
</div>
<a id="a3cc8504565427b1cce650cec708092ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3cc8504565427b1cce650cec708092ba">&#9670;&nbsp;</a></span>UART0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a> UART0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable UART0 clock in active (run) mode</p>
<p>Enable UART0 clock in sleep mode</p>
<p>Enable UART0 clock in PM0 </p>

<p class="definition">Definition at line <a class="el" href="cc2538__sys__ctrl_8h_source.html#l00094">94</a> of file <a class="el" href="cc2538__sys__ctrl_8h_source.html">cc2538_sys_ctrl.h</a>.</p>

</div>
</div>
<a id="a9cc1e8f34874b8ca5c82fcc6d3ad012d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cc1e8f34874b8ca5c82fcc6d3ad012d">&#9670;&nbsp;</a></span>UART1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a> UART1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable UART1 clock in active (run) mode</p>
<p>Enable UART1 clock in sleep mode</p>
<p>Enable UART1 clock in PM0 </p>

<p class="definition">Definition at line <a class="el" href="cc2538__sys__ctrl_8h_source.html#l00095">95</a> of file <a class="el" href="cc2538__sys__ctrl_8h_source.html">cc2538_sys_ctrl.h</a>.</p>

</div>
</div>
<a id="a13654c5e6aca5334a71ea97d88099d8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13654c5e6aca5334a71ea97d88099d8d">&#9670;&nbsp;</a></span>XOSC_STB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a> XOSC_STB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XOSC stable status </p>

<p class="definition">Definition at line <a class="el" href="cc2538__sys__ctrl_8h_source.html#l00068">68</a> of file <a class="el" href="cc2538__sys__ctrl_8h_source.html">cc2538_sys_ctrl.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>cpu/cc2538/include/<a class="el" href="cc2538__sys__ctrl_8h_source.html">cc2538_sys_ctrl.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:58:18 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
