Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (win64) Build 2729669 Thu Dec  5 04:49:17 MST 2019
| Date         : Mon May  2 10:30:47 2022
| Host         : PC-095 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file rp_top_timing_summary_routed.rpt -pb rp_top_timing_summary_routed.pb -rpx rp_top_timing_summary_routed.rpx -warn_on_violation
| Design       : rp_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     16.157        0.000                      0                   58        0.167        0.000                      0                   58        9.500        0.000                       0                    31  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                16.157        0.000                      0                   58        0.167        0.000                      0                   58        9.500        0.000                       0                    31  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       16.157ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.157ns  (required time - arrival time)
  Source:                 ce_gen_i/cnt_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_i/cnt_sig_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.232ns  (logic 0.704ns (21.782%)  route 2.528ns (78.218%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 24.917 - 20.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.737     5.371    ce_gen_i/clk_IBUF_BUFG
    SLICE_X43Y88         FDRE                                         r  ce_gen_i/cnt_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y88         FDRE (Prop_fdre_C_Q)         0.456     5.827 f  ce_gen_i/cnt_sig_reg[0]/Q
                         net (fo=3, routed)           1.071     6.899    ce_gen_i/cnt_sig[0]
    SLICE_X43Y88         LUT3 (Prop_lut3_I2_O)        0.124     7.023 f  ce_gen_i/cnt_sig[18]_i_4/O
                         net (fo=1, routed)           0.797     7.820    ce_gen_i/cnt_sig[18]_i_4_n_0
    SLICE_X43Y87         LUT5 (Prop_lut5_I2_O)        0.124     7.944 r  ce_gen_i/cnt_sig[18]_i_1/O
                         net (fo=19, routed)          0.659     8.603    ce_gen_i/cnt_sig[18]_i_1_n_0
    SLICE_X42Y87         FDRE                                         r  ce_gen_i/cnt_sig_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.559    24.917    ce_gen_i/clk_IBUF_BUFG
    SLICE_X42Y87         FDRE                                         r  ce_gen_i/cnt_sig_reg[10]/C
                         clock pessimism              0.429    25.345    
                         clock uncertainty           -0.061    25.284    
    SLICE_X42Y87         FDRE (Setup_fdre_C_R)       -0.524    24.760    ce_gen_i/cnt_sig_reg[10]
  -------------------------------------------------------------------
                         required time                         24.760    
                         arrival time                          -8.603    
  -------------------------------------------------------------------
                         slack                                 16.157    

Slack (MET) :             16.157ns  (required time - arrival time)
  Source:                 ce_gen_i/cnt_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_i/cnt_sig_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.232ns  (logic 0.704ns (21.782%)  route 2.528ns (78.218%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 24.917 - 20.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.737     5.371    ce_gen_i/clk_IBUF_BUFG
    SLICE_X43Y88         FDRE                                         r  ce_gen_i/cnt_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y88         FDRE (Prop_fdre_C_Q)         0.456     5.827 f  ce_gen_i/cnt_sig_reg[0]/Q
                         net (fo=3, routed)           1.071     6.899    ce_gen_i/cnt_sig[0]
    SLICE_X43Y88         LUT3 (Prop_lut3_I2_O)        0.124     7.023 f  ce_gen_i/cnt_sig[18]_i_4/O
                         net (fo=1, routed)           0.797     7.820    ce_gen_i/cnt_sig[18]_i_4_n_0
    SLICE_X43Y87         LUT5 (Prop_lut5_I2_O)        0.124     7.944 r  ce_gen_i/cnt_sig[18]_i_1/O
                         net (fo=19, routed)          0.659     8.603    ce_gen_i/cnt_sig[18]_i_1_n_0
    SLICE_X42Y87         FDRE                                         r  ce_gen_i/cnt_sig_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.559    24.917    ce_gen_i/clk_IBUF_BUFG
    SLICE_X42Y87         FDRE                                         r  ce_gen_i/cnt_sig_reg[11]/C
                         clock pessimism              0.429    25.345    
                         clock uncertainty           -0.061    25.284    
    SLICE_X42Y87         FDRE (Setup_fdre_C_R)       -0.524    24.760    ce_gen_i/cnt_sig_reg[11]
  -------------------------------------------------------------------
                         required time                         24.760    
                         arrival time                          -8.603    
  -------------------------------------------------------------------
                         slack                                 16.157    

Slack (MET) :             16.157ns  (required time - arrival time)
  Source:                 ce_gen_i/cnt_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_i/cnt_sig_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.232ns  (logic 0.704ns (21.782%)  route 2.528ns (78.218%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 24.917 - 20.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.737     5.371    ce_gen_i/clk_IBUF_BUFG
    SLICE_X43Y88         FDRE                                         r  ce_gen_i/cnt_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y88         FDRE (Prop_fdre_C_Q)         0.456     5.827 f  ce_gen_i/cnt_sig_reg[0]/Q
                         net (fo=3, routed)           1.071     6.899    ce_gen_i/cnt_sig[0]
    SLICE_X43Y88         LUT3 (Prop_lut3_I2_O)        0.124     7.023 f  ce_gen_i/cnt_sig[18]_i_4/O
                         net (fo=1, routed)           0.797     7.820    ce_gen_i/cnt_sig[18]_i_4_n_0
    SLICE_X43Y87         LUT5 (Prop_lut5_I2_O)        0.124     7.944 r  ce_gen_i/cnt_sig[18]_i_1/O
                         net (fo=19, routed)          0.659     8.603    ce_gen_i/cnt_sig[18]_i_1_n_0
    SLICE_X42Y87         FDRE                                         r  ce_gen_i/cnt_sig_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.559    24.917    ce_gen_i/clk_IBUF_BUFG
    SLICE_X42Y87         FDRE                                         r  ce_gen_i/cnt_sig_reg[12]/C
                         clock pessimism              0.429    25.345    
                         clock uncertainty           -0.061    25.284    
    SLICE_X42Y87         FDRE (Setup_fdre_C_R)       -0.524    24.760    ce_gen_i/cnt_sig_reg[12]
  -------------------------------------------------------------------
                         required time                         24.760    
                         arrival time                          -8.603    
  -------------------------------------------------------------------
                         slack                                 16.157    

Slack (MET) :             16.157ns  (required time - arrival time)
  Source:                 ce_gen_i/cnt_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_i/cnt_sig_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.232ns  (logic 0.704ns (21.782%)  route 2.528ns (78.218%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 24.917 - 20.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.737     5.371    ce_gen_i/clk_IBUF_BUFG
    SLICE_X43Y88         FDRE                                         r  ce_gen_i/cnt_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y88         FDRE (Prop_fdre_C_Q)         0.456     5.827 f  ce_gen_i/cnt_sig_reg[0]/Q
                         net (fo=3, routed)           1.071     6.899    ce_gen_i/cnt_sig[0]
    SLICE_X43Y88         LUT3 (Prop_lut3_I2_O)        0.124     7.023 f  ce_gen_i/cnt_sig[18]_i_4/O
                         net (fo=1, routed)           0.797     7.820    ce_gen_i/cnt_sig[18]_i_4_n_0
    SLICE_X43Y87         LUT5 (Prop_lut5_I2_O)        0.124     7.944 r  ce_gen_i/cnt_sig[18]_i_1/O
                         net (fo=19, routed)          0.659     8.603    ce_gen_i/cnt_sig[18]_i_1_n_0
    SLICE_X42Y87         FDRE                                         r  ce_gen_i/cnt_sig_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.559    24.917    ce_gen_i/clk_IBUF_BUFG
    SLICE_X42Y87         FDRE                                         r  ce_gen_i/cnt_sig_reg[9]/C
                         clock pessimism              0.429    25.345    
                         clock uncertainty           -0.061    25.284    
    SLICE_X42Y87         FDRE (Setup_fdre_C_R)       -0.524    24.760    ce_gen_i/cnt_sig_reg[9]
  -------------------------------------------------------------------
                         required time                         24.760    
                         arrival time                          -8.603    
  -------------------------------------------------------------------
                         slack                                 16.157    

Slack (MET) :             16.264ns  (required time - arrival time)
  Source:                 ce_gen_i/cnt_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_i/cnt_sig_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.124ns  (logic 0.704ns (22.536%)  route 2.420ns (77.464%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 24.916 - 20.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.737     5.371    ce_gen_i/clk_IBUF_BUFG
    SLICE_X43Y88         FDRE                                         r  ce_gen_i/cnt_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y88         FDRE (Prop_fdre_C_Q)         0.456     5.827 f  ce_gen_i/cnt_sig_reg[0]/Q
                         net (fo=3, routed)           1.071     6.899    ce_gen_i/cnt_sig[0]
    SLICE_X43Y88         LUT3 (Prop_lut3_I2_O)        0.124     7.023 f  ce_gen_i/cnt_sig[18]_i_4/O
                         net (fo=1, routed)           0.797     7.820    ce_gen_i/cnt_sig[18]_i_4_n_0
    SLICE_X43Y87         LUT5 (Prop_lut5_I2_O)        0.124     7.944 r  ce_gen_i/cnt_sig[18]_i_1/O
                         net (fo=19, routed)          0.551     8.495    ce_gen_i/cnt_sig[18]_i_1_n_0
    SLICE_X42Y85         FDRE                                         r  ce_gen_i/cnt_sig_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.558    24.916    ce_gen_i/clk_IBUF_BUFG
    SLICE_X42Y85         FDRE                                         r  ce_gen_i/cnt_sig_reg[1]/C
                         clock pessimism              0.429    25.344    
                         clock uncertainty           -0.061    25.283    
    SLICE_X42Y85         FDRE (Setup_fdre_C_R)       -0.524    24.759    ce_gen_i/cnt_sig_reg[1]
  -------------------------------------------------------------------
                         required time                         24.759    
                         arrival time                          -8.495    
  -------------------------------------------------------------------
                         slack                                 16.264    

Slack (MET) :             16.264ns  (required time - arrival time)
  Source:                 ce_gen_i/cnt_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_i/cnt_sig_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.124ns  (logic 0.704ns (22.536%)  route 2.420ns (77.464%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 24.916 - 20.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.737     5.371    ce_gen_i/clk_IBUF_BUFG
    SLICE_X43Y88         FDRE                                         r  ce_gen_i/cnt_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y88         FDRE (Prop_fdre_C_Q)         0.456     5.827 f  ce_gen_i/cnt_sig_reg[0]/Q
                         net (fo=3, routed)           1.071     6.899    ce_gen_i/cnt_sig[0]
    SLICE_X43Y88         LUT3 (Prop_lut3_I2_O)        0.124     7.023 f  ce_gen_i/cnt_sig[18]_i_4/O
                         net (fo=1, routed)           0.797     7.820    ce_gen_i/cnt_sig[18]_i_4_n_0
    SLICE_X43Y87         LUT5 (Prop_lut5_I2_O)        0.124     7.944 r  ce_gen_i/cnt_sig[18]_i_1/O
                         net (fo=19, routed)          0.551     8.495    ce_gen_i/cnt_sig[18]_i_1_n_0
    SLICE_X42Y85         FDRE                                         r  ce_gen_i/cnt_sig_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.558    24.916    ce_gen_i/clk_IBUF_BUFG
    SLICE_X42Y85         FDRE                                         r  ce_gen_i/cnt_sig_reg[2]/C
                         clock pessimism              0.429    25.344    
                         clock uncertainty           -0.061    25.283    
    SLICE_X42Y85         FDRE (Setup_fdre_C_R)       -0.524    24.759    ce_gen_i/cnt_sig_reg[2]
  -------------------------------------------------------------------
                         required time                         24.759    
                         arrival time                          -8.495    
  -------------------------------------------------------------------
                         slack                                 16.264    

Slack (MET) :             16.264ns  (required time - arrival time)
  Source:                 ce_gen_i/cnt_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_i/cnt_sig_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.124ns  (logic 0.704ns (22.536%)  route 2.420ns (77.464%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 24.916 - 20.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.737     5.371    ce_gen_i/clk_IBUF_BUFG
    SLICE_X43Y88         FDRE                                         r  ce_gen_i/cnt_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y88         FDRE (Prop_fdre_C_Q)         0.456     5.827 f  ce_gen_i/cnt_sig_reg[0]/Q
                         net (fo=3, routed)           1.071     6.899    ce_gen_i/cnt_sig[0]
    SLICE_X43Y88         LUT3 (Prop_lut3_I2_O)        0.124     7.023 f  ce_gen_i/cnt_sig[18]_i_4/O
                         net (fo=1, routed)           0.797     7.820    ce_gen_i/cnt_sig[18]_i_4_n_0
    SLICE_X43Y87         LUT5 (Prop_lut5_I2_O)        0.124     7.944 r  ce_gen_i/cnt_sig[18]_i_1/O
                         net (fo=19, routed)          0.551     8.495    ce_gen_i/cnt_sig[18]_i_1_n_0
    SLICE_X42Y85         FDRE                                         r  ce_gen_i/cnt_sig_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.558    24.916    ce_gen_i/clk_IBUF_BUFG
    SLICE_X42Y85         FDRE                                         r  ce_gen_i/cnt_sig_reg[3]/C
                         clock pessimism              0.429    25.344    
                         clock uncertainty           -0.061    25.283    
    SLICE_X42Y85         FDRE (Setup_fdre_C_R)       -0.524    24.759    ce_gen_i/cnt_sig_reg[3]
  -------------------------------------------------------------------
                         required time                         24.759    
                         arrival time                          -8.495    
  -------------------------------------------------------------------
                         slack                                 16.264    

Slack (MET) :             16.264ns  (required time - arrival time)
  Source:                 ce_gen_i/cnt_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_i/cnt_sig_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.124ns  (logic 0.704ns (22.536%)  route 2.420ns (77.464%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 24.916 - 20.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.737     5.371    ce_gen_i/clk_IBUF_BUFG
    SLICE_X43Y88         FDRE                                         r  ce_gen_i/cnt_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y88         FDRE (Prop_fdre_C_Q)         0.456     5.827 f  ce_gen_i/cnt_sig_reg[0]/Q
                         net (fo=3, routed)           1.071     6.899    ce_gen_i/cnt_sig[0]
    SLICE_X43Y88         LUT3 (Prop_lut3_I2_O)        0.124     7.023 f  ce_gen_i/cnt_sig[18]_i_4/O
                         net (fo=1, routed)           0.797     7.820    ce_gen_i/cnt_sig[18]_i_4_n_0
    SLICE_X43Y87         LUT5 (Prop_lut5_I2_O)        0.124     7.944 r  ce_gen_i/cnt_sig[18]_i_1/O
                         net (fo=19, routed)          0.551     8.495    ce_gen_i/cnt_sig[18]_i_1_n_0
    SLICE_X42Y85         FDRE                                         r  ce_gen_i/cnt_sig_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.558    24.916    ce_gen_i/clk_IBUF_BUFG
    SLICE_X42Y85         FDRE                                         r  ce_gen_i/cnt_sig_reg[4]/C
                         clock pessimism              0.429    25.344    
                         clock uncertainty           -0.061    25.283    
    SLICE_X42Y85         FDRE (Setup_fdre_C_R)       -0.524    24.759    ce_gen_i/cnt_sig_reg[4]
  -------------------------------------------------------------------
                         required time                         24.759    
                         arrival time                          -8.495    
  -------------------------------------------------------------------
                         slack                                 16.264    

Slack (MET) :             16.294ns  (required time - arrival time)
  Source:                 ce_gen_i/cnt_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_i/cnt_sig_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.094ns  (logic 0.704ns (22.756%)  route 2.390ns (77.244%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 24.916 - 20.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.737     5.371    ce_gen_i/clk_IBUF_BUFG
    SLICE_X43Y88         FDRE                                         r  ce_gen_i/cnt_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y88         FDRE (Prop_fdre_C_Q)         0.456     5.827 f  ce_gen_i/cnt_sig_reg[0]/Q
                         net (fo=3, routed)           1.071     6.899    ce_gen_i/cnt_sig[0]
    SLICE_X43Y88         LUT3 (Prop_lut3_I2_O)        0.124     7.023 f  ce_gen_i/cnt_sig[18]_i_4/O
                         net (fo=1, routed)           0.797     7.820    ce_gen_i/cnt_sig[18]_i_4_n_0
    SLICE_X43Y87         LUT5 (Prop_lut5_I2_O)        0.124     7.944 r  ce_gen_i/cnt_sig[18]_i_1/O
                         net (fo=19, routed)          0.521     8.465    ce_gen_i/cnt_sig[18]_i_1_n_0
    SLICE_X42Y86         FDRE                                         r  ce_gen_i/cnt_sig_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.558    24.916    ce_gen_i/clk_IBUF_BUFG
    SLICE_X42Y86         FDRE                                         r  ce_gen_i/cnt_sig_reg[5]/C
                         clock pessimism              0.429    25.344    
                         clock uncertainty           -0.061    25.283    
    SLICE_X42Y86         FDRE (Setup_fdre_C_R)       -0.524    24.759    ce_gen_i/cnt_sig_reg[5]
  -------------------------------------------------------------------
                         required time                         24.759    
                         arrival time                          -8.465    
  -------------------------------------------------------------------
                         slack                                 16.294    

Slack (MET) :             16.294ns  (required time - arrival time)
  Source:                 ce_gen_i/cnt_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_i/cnt_sig_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.094ns  (logic 0.704ns (22.756%)  route 2.390ns (77.244%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 24.916 - 20.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.737     5.371    ce_gen_i/clk_IBUF_BUFG
    SLICE_X43Y88         FDRE                                         r  ce_gen_i/cnt_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y88         FDRE (Prop_fdre_C_Q)         0.456     5.827 f  ce_gen_i/cnt_sig_reg[0]/Q
                         net (fo=3, routed)           1.071     6.899    ce_gen_i/cnt_sig[0]
    SLICE_X43Y88         LUT3 (Prop_lut3_I2_O)        0.124     7.023 f  ce_gen_i/cnt_sig[18]_i_4/O
                         net (fo=1, routed)           0.797     7.820    ce_gen_i/cnt_sig[18]_i_4_n_0
    SLICE_X43Y87         LUT5 (Prop_lut5_I2_O)        0.124     7.944 r  ce_gen_i/cnt_sig[18]_i_1/O
                         net (fo=19, routed)          0.521     8.465    ce_gen_i/cnt_sig[18]_i_1_n_0
    SLICE_X42Y86         FDRE                                         r  ce_gen_i/cnt_sig_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.558    24.916    ce_gen_i/clk_IBUF_BUFG
    SLICE_X42Y86         FDRE                                         r  ce_gen_i/cnt_sig_reg[6]/C
                         clock pessimism              0.429    25.344    
                         clock uncertainty           -0.061    25.283    
    SLICE_X42Y86         FDRE (Setup_fdre_C_R)       -0.524    24.759    ce_gen_i/cnt_sig_reg[6]
  -------------------------------------------------------------------
                         required time                         24.759    
                         arrival time                          -8.465    
  -------------------------------------------------------------------
                         slack                                 16.294    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 watchdog_i/cnt_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            watchdog_i/cnt_sig_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.367%)  route 0.086ns (31.633%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.585     1.463    watchdog_i/clk_IBUF_BUFG
    SLICE_X40Y87         FDRE                                         r  watchdog_i/cnt_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  watchdog_i/cnt_sig_reg[0]/Q
                         net (fo=8, routed)           0.086     1.690    watchdog_i/cnt_sig_reg[0]
    SLICE_X41Y87         LUT6 (Prop_lut6_I2_O)        0.045     1.735 r  watchdog_i/cnt_sig[5]_i_1/O
                         net (fo=1, routed)           0.000     1.735    watchdog_i/p_0_in[5]
    SLICE_X41Y87         FDRE                                         r  watchdog_i/cnt_sig_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.854     1.979    watchdog_i/clk_IBUF_BUFG
    SLICE_X41Y87         FDRE                                         r  watchdog_i/cnt_sig_reg[5]/C
                         clock pessimism             -0.503     1.476    
    SLICE_X41Y87         FDRE (Hold_fdre_C_D)         0.092     1.568    watchdog_i/cnt_sig_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 watchdog_i/cnt_sig_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            watchdog_i/cnt_sig_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.190ns (51.028%)  route 0.182ns (48.972%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.585     1.463    watchdog_i/clk_IBUF_BUFG
    SLICE_X40Y87         FDRE                                         r  watchdog_i/cnt_sig_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  watchdog_i/cnt_sig_reg[3]/Q
                         net (fo=5, routed)           0.182     1.786    watchdog_i/cnt_sig_reg[3]
    SLICE_X40Y87         LUT5 (Prop_lut5_I0_O)        0.049     1.835 r  watchdog_i/cnt_sig[4]_i_1/O
                         net (fo=1, routed)           0.000     1.835    watchdog_i/p_0_in[4]
    SLICE_X40Y87         FDRE                                         r  watchdog_i/cnt_sig_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.854     1.979    watchdog_i/clk_IBUF_BUFG
    SLICE_X40Y87         FDRE                                         r  watchdog_i/cnt_sig_reg[4]/C
                         clock pessimism             -0.516     1.463    
    SLICE_X40Y87         FDRE (Hold_fdre_C_D)         0.107     1.570    watchdog_i/cnt_sig_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 ce_gen_i/cnt_sig_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_i/cnt_sig_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.585     1.463    ce_gen_i/clk_IBUF_BUFG
    SLICE_X42Y87         FDRE                                         r  ce_gen_i/cnt_sig_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y87         FDRE (Prop_fdre_C_Q)         0.164     1.627 r  ce_gen_i/cnt_sig_reg[11]/Q
                         net (fo=2, routed)           0.125     1.753    ce_gen_i/cnt_sig[11]
    SLICE_X42Y87         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.863 r  ce_gen_i/cnt_sig0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.863    ce_gen_i/data0[11]
    SLICE_X42Y87         FDRE                                         r  ce_gen_i/cnt_sig_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.854     1.979    ce_gen_i/clk_IBUF_BUFG
    SLICE_X42Y87         FDRE                                         r  ce_gen_i/cnt_sig_reg[11]/C
                         clock pessimism             -0.516     1.463    
    SLICE_X42Y87         FDRE (Hold_fdre_C_D)         0.134     1.597    ce_gen_i/cnt_sig_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 ce_gen_i/cnt_sig_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_i/cnt_sig_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.586     1.464    ce_gen_i/clk_IBUF_BUFG
    SLICE_X42Y88         FDRE                                         r  ce_gen_i/cnt_sig_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.164     1.628 r  ce_gen_i/cnt_sig_reg[15]/Q
                         net (fo=2, routed)           0.125     1.754    ce_gen_i/cnt_sig[15]
    SLICE_X42Y88         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.864 r  ce_gen_i/cnt_sig0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.864    ce_gen_i/data0[15]
    SLICE_X42Y88         FDRE                                         r  ce_gen_i/cnt_sig_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.856     1.981    ce_gen_i/clk_IBUF_BUFG
    SLICE_X42Y88         FDRE                                         r  ce_gen_i/cnt_sig_reg[15]/C
                         clock pessimism             -0.517     1.464    
    SLICE_X42Y88         FDRE (Hold_fdre_C_D)         0.134     1.598    ce_gen_i/cnt_sig_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 ce_gen_i/cnt_sig_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_i/cnt_sig_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.584     1.462    ce_gen_i/clk_IBUF_BUFG
    SLICE_X42Y85         FDRE                                         r  ce_gen_i/cnt_sig_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y85         FDRE (Prop_fdre_C_Q)         0.164     1.626 r  ce_gen_i/cnt_sig_reg[3]/Q
                         net (fo=2, routed)           0.125     1.752    ce_gen_i/cnt_sig[3]
    SLICE_X42Y85         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.862 r  ce_gen_i/cnt_sig0_carry/O[2]
                         net (fo=1, routed)           0.000     1.862    ce_gen_i/data0[3]
    SLICE_X42Y85         FDRE                                         r  ce_gen_i/cnt_sig_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.853     1.978    ce_gen_i/clk_IBUF_BUFG
    SLICE_X42Y85         FDRE                                         r  ce_gen_i/cnt_sig_reg[3]/C
                         clock pessimism             -0.516     1.462    
    SLICE_X42Y85         FDRE (Hold_fdre_C_D)         0.134     1.596    ce_gen_i/cnt_sig_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 ce_gen_i/cnt_sig_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_i/cnt_sig_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.584     1.462    ce_gen_i/clk_IBUF_BUFG
    SLICE_X42Y86         FDRE                                         r  ce_gen_i/cnt_sig_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDRE (Prop_fdre_C_Q)         0.164     1.626 r  ce_gen_i/cnt_sig_reg[7]/Q
                         net (fo=2, routed)           0.125     1.752    ce_gen_i/cnt_sig[7]
    SLICE_X42Y86         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.862 r  ce_gen_i/cnt_sig0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.862    ce_gen_i/data0[7]
    SLICE_X42Y86         FDRE                                         r  ce_gen_i/cnt_sig_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.853     1.978    ce_gen_i/clk_IBUF_BUFG
    SLICE_X42Y86         FDRE                                         r  ce_gen_i/cnt_sig_reg[7]/C
                         clock pessimism             -0.516     1.462    
    SLICE_X42Y86         FDRE (Hold_fdre_C_D)         0.134     1.596    ce_gen_i/cnt_sig_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 watchdog_i/cnt_sig_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            watchdog_i/cnt_sig_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.496%)  route 0.182ns (49.504%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.585     1.463    watchdog_i/clk_IBUF_BUFG
    SLICE_X40Y87         FDRE                                         r  watchdog_i/cnt_sig_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  watchdog_i/cnt_sig_reg[3]/Q
                         net (fo=5, routed)           0.182     1.786    watchdog_i/cnt_sig_reg[3]
    SLICE_X40Y87         LUT4 (Prop_lut4_I3_O)        0.045     1.831 r  watchdog_i/cnt_sig[3]_i_1/O
                         net (fo=1, routed)           0.000     1.831    watchdog_i/p_0_in[3]
    SLICE_X40Y87         FDRE                                         r  watchdog_i/cnt_sig_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.854     1.979    watchdog_i/clk_IBUF_BUFG
    SLICE_X40Y87         FDRE                                         r  watchdog_i/cnt_sig_reg[3]/C
                         clock pessimism             -0.516     1.463    
    SLICE_X40Y87         FDRE (Hold_fdre_C_D)         0.092     1.555    watchdog_i/cnt_sig_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 watchdog_i/cnt_sig_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            watchdog_i/cnt_sig_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.230ns (58.768%)  route 0.161ns (41.232%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.585     1.463    watchdog_i/clk_IBUF_BUFG
    SLICE_X41Y87         FDRE                                         r  watchdog_i/cnt_sig_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y87         FDRE (Prop_fdre_C_Q)         0.128     1.591 r  watchdog_i/cnt_sig_reg[8]/Q
                         net (fo=3, routed)           0.161     1.752    watchdog_i/cnt_sig_reg[8]
    SLICE_X41Y87         LUT5 (Prop_lut5_I4_O)        0.102     1.854 r  watchdog_i/cnt_sig[8]_i_1/O
                         net (fo=1, routed)           0.000     1.854    watchdog_i/p_0_in[8]
    SLICE_X41Y87         FDRE                                         r  watchdog_i/cnt_sig_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.854     1.979    watchdog_i/clk_IBUF_BUFG
    SLICE_X41Y87         FDRE                                         r  watchdog_i/cnt_sig_reg[8]/C
                         clock pessimism             -0.516     1.463    
    SLICE_X41Y87         FDRE (Hold_fdre_C_D)         0.107     1.570    watchdog_i/cnt_sig_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 watchdog_i/cnt_sig_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            watchdog_i/wd_time_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.474%)  route 0.214ns (53.526%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.585     1.463    watchdog_i/clk_IBUF_BUFG
    SLICE_X41Y87         FDRE                                         r  watchdog_i/cnt_sig_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y87         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  watchdog_i/cnt_sig_reg[6]/Q
                         net (fo=5, routed)           0.214     1.818    watchdog_i/cnt_sig_reg[6]
    SLICE_X43Y87         LUT5 (Prop_lut5_I2_O)        0.045     1.863 r  watchdog_i/wd_time_i_2/O
                         net (fo=1, routed)           0.000     1.863    watchdog_i/wd_time_i_2_n_0
    SLICE_X43Y87         FDRE                                         r  watchdog_i/wd_time_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.854     1.979    watchdog_i/clk_IBUF_BUFG
    SLICE_X43Y87         FDRE                                         r  watchdog_i/wd_time_reg/C
                         clock pessimism             -0.501     1.478    
    SLICE_X43Y87         FDRE (Hold_fdre_C_D)         0.091     1.569    watchdog_i/wd_time_reg
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 ce_gen_i/cnt_sig_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_i/cnt_sig_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.585     1.463    ce_gen_i/clk_IBUF_BUFG
    SLICE_X42Y87         FDRE                                         r  ce_gen_i/cnt_sig_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y87         FDRE (Prop_fdre_C_Q)         0.164     1.627 r  ce_gen_i/cnt_sig_reg[11]/Q
                         net (fo=2, routed)           0.125     1.753    ce_gen_i/cnt_sig[11]
    SLICE_X42Y87         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.899 r  ce_gen_i/cnt_sig0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.899    ce_gen_i/data0[12]
    SLICE_X42Y87         FDRE                                         r  ce_gen_i/cnt_sig_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.854     1.979    ce_gen_i/clk_IBUF_BUFG
    SLICE_X42Y87         FDRE                                         r  ce_gen_i/cnt_sig_reg[12]/C
                         clock pessimism             -0.516     1.463    
    SLICE_X42Y87         FDRE (Hold_fdre_C_D)         0.134     1.597    ce_gen_i/cnt_sig_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.301    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y86    ce_gen_i/ce_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y88    ce_gen_i/cnt_sig_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y87    ce_gen_i/cnt_sig_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y87    ce_gen_i/cnt_sig_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y87    ce_gen_i/cnt_sig_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y88    ce_gen_i/cnt_sig_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y88    ce_gen_i/cnt_sig_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y88    ce_gen_i/cnt_sig_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y88    ce_gen_i/cnt_sig_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y88    ce_gen_i/cnt_sig_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y88    ce_gen_i/cnt_sig_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y88    ce_gen_i/cnt_sig_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y88    ce_gen_i/cnt_sig_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y88    ce_gen_i/cnt_sig_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y86    ce_gen_i/ce_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y85    ce_gen_i/cnt_sig_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y85    ce_gen_i/cnt_sig_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y85    ce_gen_i/cnt_sig_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y85    ce_gen_i/cnt_sig_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y86    ce_gen_i/ce_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y88    ce_gen_i/cnt_sig_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y87    ce_gen_i/cnt_sig_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y87    ce_gen_i/cnt_sig_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y87    ce_gen_i/cnt_sig_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y88    ce_gen_i/cnt_sig_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y88    ce_gen_i/cnt_sig_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y88    ce_gen_i/cnt_sig_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y88    ce_gen_i/cnt_sig_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y89    ce_gen_i/cnt_sig_reg[17]/C



