library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity sumador4bits is
	Port (Ent1 : in STD_LOGIC_VECTOR (3 downto 0);
			Ent2 : in STD_LOGIC_VECTOR (3 downto 0);
			Cout : out STD_LOGIC;
			Resultado : out STD_LOGIC_VECTOR (3 downto 0));
end sumador4bits;

architecture Behavioral of sumador4bits is

	COMPONENT sumador_medio
	PORT (
		A : IN std_logic;
		B : IN  std_logic;
		Cout : OUT std_logic;
		Suma : OUT std_logic
		);
	END COMPONENT;

begin
	
	Inst_sumador_medio: sumador_medio PORT MAP (
	
		A=> ,
		B => ,
		Cout => ,
		Suma => 
	);


end Behavioral;