module latch (d, clk, Qa, Qb);
    input  d, clk;
    output Qa, Qb;
    wire s_g, r_g;

    assign s_g = ~(d & clk);
    assign r_g = ~(~d & clk);
    assign Qa  = ~(r_g & Qb);
    assign Qb  = ~(s_g & Qa);
endmodule

module part3 (SW, LEDR);
    input  [1:0] SW;
    output [9:0] LEDR;
    wire Qm, Qs;

    D_latch d1 (SW[0], ~SW[1], Qm );
    D_latch d2 (Qm, SW[1], Qs );

    assign LEDR[0] = Qs;
endmodule
