
*** Running vivado
    with args -log design_1_axis_stream_fifo_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axis_stream_fifo_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_axis_stream_fifo_0_0.tcl -notrace
Command: synth_design -top design_1_axis_stream_fifo_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8960 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 404.879 ; gain = 96.563
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_axis_stream_fifo_0_0' [c:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.srcs/sources_1/bd/design_1/ip/design_1_axis_stream_fifo_0_0/synth/design_1_axis_stream_fifo_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'axis_stream_fifo_v1_0' [c:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.srcs/sources_1/bd/design_1/ipshared/269e/hdl/axis_stream_fifo_v1_0.v:4]
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_stream_fifo_v1_0_S00_AXI' [c:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.srcs/sources_1/bd/design_1/ipshared/269e/hdl/axis_stream_fifo_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.srcs/sources_1/bd/design_1/ipshared/269e/hdl/axis_stream_fifo_v1_0_S00_AXI.v:232]
INFO: [Synth 8-226] default block is never used [c:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.srcs/sources_1/bd/design_1/ipshared/269e/hdl/axis_stream_fifo_v1_0_S00_AXI.v:373]
WARNING: [Synth 8-6014] Unused sequential element slv_reg2_reg was removed.  [c:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.srcs/sources_1/bd/design_1/ipshared/269e/hdl/axis_stream_fifo_v1_0_S00_AXI.v:226]
WARNING: [Synth 8-6014] Unused sequential element slv_reg3_reg was removed.  [c:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.srcs/sources_1/bd/design_1/ipshared/269e/hdl/axis_stream_fifo_v1_0_S00_AXI.v:227]
INFO: [Synth 8-6155] done synthesizing module 'axis_stream_fifo_v1_0_S00_AXI' (1#1) [c:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.srcs/sources_1/bd/design_1/ipshared/269e/hdl/axis_stream_fifo_v1_0_S00_AXI.v:4]
WARNING: [Synth 8-3936] Found unconnected internal register 'rd_addr_reg_reg' and it is trimmed from '13' to '12' bits. [c:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.srcs/sources_1/bd/design_1/ipshared/269e/hdl/axis_stream_fifo_v1_0.v:274]
WARNING: [Synth 8-3848] Net s00_axis_tready in module/entity axis_stream_fifo_v1_0 does not have driver. [c:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.srcs/sources_1/bd/design_1/ipshared/269e/hdl/axis_stream_fifo_v1_0.v:51]
WARNING: [Synth 8-3848] Net m00_axis_tstrb in module/entity axis_stream_fifo_v1_0 does not have driver. [c:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.srcs/sources_1/bd/design_1/ipshared/269e/hdl/axis_stream_fifo_v1_0.v:70]
INFO: [Synth 8-6155] done synthesizing module 'axis_stream_fifo_v1_0' (2#1) [c:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.srcs/sources_1/bd/design_1/ipshared/269e/hdl/axis_stream_fifo_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axis_stream_fifo_0_0' (3#1) [c:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.srcs/sources_1/bd/design_1/ip/design_1_axis_stream_fifo_0_0/synth/design_1_axis_stream_fifo_0_0.v:57]
WARNING: [Synth 8-3331] design axis_stream_fifo_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design axis_stream_fifo_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design axis_stream_fifo_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design axis_stream_fifo_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design axis_stream_fifo_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design axis_stream_fifo_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
WARNING: [Synth 8-3331] design axis_stream_fifo_v1_0 has unconnected port s00_axis_tready
WARNING: [Synth 8-3331] design axis_stream_fifo_v1_0 has unconnected port m00_axis_tstrb[3]
WARNING: [Synth 8-3331] design axis_stream_fifo_v1_0 has unconnected port m00_axis_tstrb[2]
WARNING: [Synth 8-3331] design axis_stream_fifo_v1_0 has unconnected port m00_axis_tstrb[1]
WARNING: [Synth 8-3331] design axis_stream_fifo_v1_0 has unconnected port m00_axis_tstrb[0]
WARNING: [Synth 8-3331] design axis_stream_fifo_v1_0 has unconnected port s00_axis_aclk
WARNING: [Synth 8-3331] design axis_stream_fifo_v1_0 has unconnected port s00_axis_aresetn
WARNING: [Synth 8-3331] design axis_stream_fifo_v1_0 has unconnected port s00_axis_tdata[31]
WARNING: [Synth 8-3331] design axis_stream_fifo_v1_0 has unconnected port s00_axis_tdata[30]
WARNING: [Synth 8-3331] design axis_stream_fifo_v1_0 has unconnected port s00_axis_tdata[29]
WARNING: [Synth 8-3331] design axis_stream_fifo_v1_0 has unconnected port s00_axis_tdata[28]
WARNING: [Synth 8-3331] design axis_stream_fifo_v1_0 has unconnected port s00_axis_tdata[27]
WARNING: [Synth 8-3331] design axis_stream_fifo_v1_0 has unconnected port s00_axis_tdata[26]
WARNING: [Synth 8-3331] design axis_stream_fifo_v1_0 has unconnected port s00_axis_tdata[25]
WARNING: [Synth 8-3331] design axis_stream_fifo_v1_0 has unconnected port s00_axis_tdata[24]
WARNING: [Synth 8-3331] design axis_stream_fifo_v1_0 has unconnected port s00_axis_tdata[23]
WARNING: [Synth 8-3331] design axis_stream_fifo_v1_0 has unconnected port s00_axis_tdata[22]
WARNING: [Synth 8-3331] design axis_stream_fifo_v1_0 has unconnected port s00_axis_tdata[21]
WARNING: [Synth 8-3331] design axis_stream_fifo_v1_0 has unconnected port s00_axis_tdata[20]
WARNING: [Synth 8-3331] design axis_stream_fifo_v1_0 has unconnected port s00_axis_tdata[19]
WARNING: [Synth 8-3331] design axis_stream_fifo_v1_0 has unconnected port s00_axis_tdata[18]
WARNING: [Synth 8-3331] design axis_stream_fifo_v1_0 has unconnected port s00_axis_tdata[17]
WARNING: [Synth 8-3331] design axis_stream_fifo_v1_0 has unconnected port s00_axis_tdata[16]
WARNING: [Synth 8-3331] design axis_stream_fifo_v1_0 has unconnected port s00_axis_tdata[15]
WARNING: [Synth 8-3331] design axis_stream_fifo_v1_0 has unconnected port s00_axis_tdata[14]
WARNING: [Synth 8-3331] design axis_stream_fifo_v1_0 has unconnected port s00_axis_tdata[13]
WARNING: [Synth 8-3331] design axis_stream_fifo_v1_0 has unconnected port s00_axis_tdata[12]
WARNING: [Synth 8-3331] design axis_stream_fifo_v1_0 has unconnected port s00_axis_tdata[11]
WARNING: [Synth 8-3331] design axis_stream_fifo_v1_0 has unconnected port s00_axis_tdata[10]
WARNING: [Synth 8-3331] design axis_stream_fifo_v1_0 has unconnected port s00_axis_tdata[9]
WARNING: [Synth 8-3331] design axis_stream_fifo_v1_0 has unconnected port s00_axis_tdata[8]
WARNING: [Synth 8-3331] design axis_stream_fifo_v1_0 has unconnected port s00_axis_tdata[7]
WARNING: [Synth 8-3331] design axis_stream_fifo_v1_0 has unconnected port s00_axis_tdata[6]
WARNING: [Synth 8-3331] design axis_stream_fifo_v1_0 has unconnected port s00_axis_tdata[5]
WARNING: [Synth 8-3331] design axis_stream_fifo_v1_0 has unconnected port s00_axis_tdata[4]
WARNING: [Synth 8-3331] design axis_stream_fifo_v1_0 has unconnected port s00_axis_tdata[3]
WARNING: [Synth 8-3331] design axis_stream_fifo_v1_0 has unconnected port s00_axis_tdata[2]
WARNING: [Synth 8-3331] design axis_stream_fifo_v1_0 has unconnected port s00_axis_tdata[1]
WARNING: [Synth 8-3331] design axis_stream_fifo_v1_0 has unconnected port s00_axis_tdata[0]
WARNING: [Synth 8-3331] design axis_stream_fifo_v1_0 has unconnected port s00_axis_tstrb[3]
WARNING: [Synth 8-3331] design axis_stream_fifo_v1_0 has unconnected port s00_axis_tstrb[2]
WARNING: [Synth 8-3331] design axis_stream_fifo_v1_0 has unconnected port s00_axis_tstrb[1]
WARNING: [Synth 8-3331] design axis_stream_fifo_v1_0 has unconnected port s00_axis_tstrb[0]
WARNING: [Synth 8-3331] design axis_stream_fifo_v1_0 has unconnected port s00_axis_tvalid
WARNING: [Synth 8-3331] design axis_stream_fifo_v1_0 has unconnected port s00_axis_tlast
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 461.805 ; gain = 153.488
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 461.805 ; gain = 153.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 461.805 ; gain = 153.488
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.667 . Memory (MB): peak = 809.223 ; gain = 2.156
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:54 . Memory (MB): peak = 809.223 ; gain = 500.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:55 . Memory (MB): peak = 809.223 ; gain = 500.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:55 . Memory (MB): peak = 809.223 ; gain = 500.906
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'm00_data_reg_reg' and it is trimmed from '34' to '33' bits. [c:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.srcs/sources_1/bd/design_1/ipshared/269e/hdl/axis_stream_fifo_v1_0.v:157]
WARNING: [Synth 8-3936] Found unconnected internal register 'mem_read_data_reg_reg' and it is trimmed from '34' to '33' bits. [c:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.srcs/sources_1/bd/design_1/ipshared/269e/hdl/axis_stream_fifo_v1_0.v:277]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:58 . Memory (MB): peak = 809.223 ; gain = 500.906
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 2     
+---XORs : 
	   2 Input     13 Bit         XORs := 2     
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 3     
	               13 Bit    Registers := 8     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---RAMs : 
	             136K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     13 Bit        Muxes := 14    
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axis_stream_fifo_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
Module axis_stream_fifo_v1_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 2     
+---XORs : 
	   2 Input     13 Bit         XORs := 2     
+---Registers : 
	               33 Bit    Registers := 2     
	               13 Bit    Registers := 8     
	                1 Bit    Registers := 8     
+---RAMs : 
	             136K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 14    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design design_1_axis_stream_fifo_0_0 has unconnected port m00_axis_tstrb[3]
WARNING: [Synth 8-3331] design design_1_axis_stream_fifo_0_0 has unconnected port m00_axis_tstrb[2]
WARNING: [Synth 8-3331] design design_1_axis_stream_fifo_0_0 has unconnected port m00_axis_tstrb[1]
WARNING: [Synth 8-3331] design design_1_axis_stream_fifo_0_0 has unconnected port m00_axis_tstrb[0]
WARNING: [Synth 8-3331] design design_1_axis_stream_fifo_0_0 has unconnected port s00_axis_tready
WARNING: [Synth 8-3331] design design_1_axis_stream_fifo_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design design_1_axis_stream_fifo_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design design_1_axis_stream_fifo_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design design_1_axis_stream_fifo_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design design_1_axis_stream_fifo_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design design_1_axis_stream_fifo_0_0 has unconnected port s00_axi_arprot[0]
WARNING: [Synth 8-3331] design design_1_axis_stream_fifo_0_0 has unconnected port s00_axis_tdata[31]
WARNING: [Synth 8-3331] design design_1_axis_stream_fifo_0_0 has unconnected port s00_axis_tdata[30]
WARNING: [Synth 8-3331] design design_1_axis_stream_fifo_0_0 has unconnected port s00_axis_tdata[29]
WARNING: [Synth 8-3331] design design_1_axis_stream_fifo_0_0 has unconnected port s00_axis_tdata[28]
WARNING: [Synth 8-3331] design design_1_axis_stream_fifo_0_0 has unconnected port s00_axis_tdata[27]
WARNING: [Synth 8-3331] design design_1_axis_stream_fifo_0_0 has unconnected port s00_axis_tdata[26]
WARNING: [Synth 8-3331] design design_1_axis_stream_fifo_0_0 has unconnected port s00_axis_tdata[25]
WARNING: [Synth 8-3331] design design_1_axis_stream_fifo_0_0 has unconnected port s00_axis_tdata[24]
WARNING: [Synth 8-3331] design design_1_axis_stream_fifo_0_0 has unconnected port s00_axis_tdata[23]
WARNING: [Synth 8-3331] design design_1_axis_stream_fifo_0_0 has unconnected port s00_axis_tdata[22]
WARNING: [Synth 8-3331] design design_1_axis_stream_fifo_0_0 has unconnected port s00_axis_tdata[21]
WARNING: [Synth 8-3331] design design_1_axis_stream_fifo_0_0 has unconnected port s00_axis_tdata[20]
WARNING: [Synth 8-3331] design design_1_axis_stream_fifo_0_0 has unconnected port s00_axis_tdata[19]
WARNING: [Synth 8-3331] design design_1_axis_stream_fifo_0_0 has unconnected port s00_axis_tdata[18]
WARNING: [Synth 8-3331] design design_1_axis_stream_fifo_0_0 has unconnected port s00_axis_tdata[17]
WARNING: [Synth 8-3331] design design_1_axis_stream_fifo_0_0 has unconnected port s00_axis_tdata[16]
WARNING: [Synth 8-3331] design design_1_axis_stream_fifo_0_0 has unconnected port s00_axis_tdata[15]
WARNING: [Synth 8-3331] design design_1_axis_stream_fifo_0_0 has unconnected port s00_axis_tdata[14]
WARNING: [Synth 8-3331] design design_1_axis_stream_fifo_0_0 has unconnected port s00_axis_tdata[13]
WARNING: [Synth 8-3331] design design_1_axis_stream_fifo_0_0 has unconnected port s00_axis_tdata[12]
WARNING: [Synth 8-3331] design design_1_axis_stream_fifo_0_0 has unconnected port s00_axis_tdata[11]
WARNING: [Synth 8-3331] design design_1_axis_stream_fifo_0_0 has unconnected port s00_axis_tdata[10]
WARNING: [Synth 8-3331] design design_1_axis_stream_fifo_0_0 has unconnected port s00_axis_tdata[9]
WARNING: [Synth 8-3331] design design_1_axis_stream_fifo_0_0 has unconnected port s00_axis_tdata[8]
WARNING: [Synth 8-3331] design design_1_axis_stream_fifo_0_0 has unconnected port s00_axis_tdata[7]
WARNING: [Synth 8-3331] design design_1_axis_stream_fifo_0_0 has unconnected port s00_axis_tdata[6]
WARNING: [Synth 8-3331] design design_1_axis_stream_fifo_0_0 has unconnected port s00_axis_tdata[5]
WARNING: [Synth 8-3331] design design_1_axis_stream_fifo_0_0 has unconnected port s00_axis_tdata[4]
WARNING: [Synth 8-3331] design design_1_axis_stream_fifo_0_0 has unconnected port s00_axis_tdata[3]
WARNING: [Synth 8-3331] design design_1_axis_stream_fifo_0_0 has unconnected port s00_axis_tdata[2]
WARNING: [Synth 8-3331] design design_1_axis_stream_fifo_0_0 has unconnected port s00_axis_tdata[1]
WARNING: [Synth 8-3331] design design_1_axis_stream_fifo_0_0 has unconnected port s00_axis_tdata[0]
WARNING: [Synth 8-3331] design design_1_axis_stream_fifo_0_0 has unconnected port s00_axis_tstrb[3]
WARNING: [Synth 8-3331] design design_1_axis_stream_fifo_0_0 has unconnected port s00_axis_tstrb[2]
WARNING: [Synth 8-3331] design design_1_axis_stream_fifo_0_0 has unconnected port s00_axis_tstrb[1]
WARNING: [Synth 8-3331] design design_1_axis_stream_fifo_0_0 has unconnected port s00_axis_tstrb[0]
WARNING: [Synth 8-3331] design design_1_axis_stream_fifo_0_0 has unconnected port s00_axis_tlast
WARNING: [Synth 8-3331] design design_1_axis_stream_fifo_0_0 has unconnected port s00_axis_tvalid
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'inst/axis_stream_fifo_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/axis_stream_fifo_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axis_stream_fifo_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/axis_stream_fifo_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/axis_stream_fifo_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axis_stream_fifo_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/axis_stream_fifo_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module design_1_axis_stream_fifo_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axis_stream_fifo_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module design_1_axis_stream_fifo_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axis_stream_fifo_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module design_1_axis_stream_fifo_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axis_stream_fifo_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module design_1_axis_stream_fifo_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axis_stream_fifo_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module design_1_axis_stream_fifo_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axis_stream_fifo_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module design_1_axis_stream_fifo_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:01:03 . Memory (MB): peak = 809.223 ; gain = 500.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name            | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|axis_stream_fifo_v1_0: | mem_reg    | 4 K x 33(NO_CHANGE)    | W |   | 4 K x 33(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
+-----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:54 ; elapsed = 00:01:26 . Memory (MB): peak = 810.234 ; gain = 501.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:01:26 . Memory (MB): peak = 810.605 ; gain = 502.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name            | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|axis_stream_fifo_v1_0: | mem_reg    | 4 K x 33(NO_CHANGE)    | W |   | 4 K x 33(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
+-----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:54 ; elapsed = 00:01:26 . Memory (MB): peak = 821.141 ; gain = 512.824
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:57 ; elapsed = 00:01:29 . Memory (MB): peak = 821.141 ; gain = 512.824
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:57 ; elapsed = 00:01:29 . Memory (MB): peak = 821.141 ; gain = 512.824
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:57 ; elapsed = 00:01:29 . Memory (MB): peak = 821.141 ; gain = 512.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:57 ; elapsed = 00:01:29 . Memory (MB): peak = 821.141 ; gain = 512.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:57 ; elapsed = 00:01:30 . Memory (MB): peak = 821.141 ; gain = 512.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:57 ; elapsed = 00:01:30 . Memory (MB): peak = 821.141 ; gain = 512.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |     9|
|2     |LUT1       |     4|
|3     |LUT2       |    21|
|4     |LUT3       |    27|
|5     |LUT4       |    32|
|6     |LUT5       |    19|
|7     |LUT6       |    50|
|8     |MUXF7      |    13|
|9     |RAMB36E1_1 |     4|
|10    |FDPE       |     3|
|11    |FDRE       |   238|
|12    |FDSE       |     1|
+------+-----------+------+

Report Instance Areas: 
+------+---------------------------------------+------------------------------+------+
|      |Instance                               |Module                        |Cells |
+------+---------------------------------------+------------------------------+------+
|1     |top                                    |                              |   421|
|2     |  inst                                 |axis_stream_fifo_v1_0         |   421|
|3     |    axis_stream_fifo_v1_0_S00_AXI_inst |axis_stream_fifo_v1_0_S00_AXI |   190|
+------+---------------------------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:57 ; elapsed = 00:01:30 . Memory (MB): peak = 821.141 ; gain = 512.824
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 53 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:00:59 . Memory (MB): peak = 821.141 ; gain = 165.406
Synthesis Optimization Complete : Time (s): cpu = 00:00:58 ; elapsed = 00:01:30 . Memory (MB): peak = 821.141 ; gain = 512.824
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 108 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:01 ; elapsed = 00:01:36 . Memory (MB): peak = 832.430 ; gain = 533.402
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.runs/design_1_axis_stream_fifo_0_0_synth_1/design_1_axis_stream_fifo_0_0.dcp' has been generated.
