[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 800000
Simulation Instructions: 2400000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Warmup finished CPU 0 instructions: 800001 cycles: 1111208 cumulative IPC: 0.7199 (Simulation time: 00 hr 00 min 12 sec)
Warmup complete CPU 0 instructions: 800001 cycles: 1111208 cumulative IPC: 0.7199 (Simulation time: 00 hr 00 min 12 sec)
Simulation finished CPU 0 instructions: 2400003 cycles: 4368523 cumulative IPC: 0.5494 (Simulation time: 00 hr 00 min 53 sec)
Simulation complete CPU 0 instructions: 2400003 cycles: 4368523 cumulative IPC: 0.5494 (Simulation time: 00 hr 00 min 53 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs streaming_phase0_core0.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.5494 instructions: 2400003 cycles: 4368523
CPU 0 Branch Prediction Accuracy: 100% MPKI: 0 Average ROB Occupancy at Mispredict: -
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

cpu0->cpu0_STLB TOTAL        ACCESS:     285944 HIT:     259555 MISS:      26389 MSHR_MERGE:          2
cpu0->cpu0_STLB LOAD         ACCESS:     285944 HIT:     259555 MISS:      26389 MSHR_MERGE:          2
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 448.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     168762 HIT:      63861 MISS:     104901 MSHR_MERGE:          2
cpu0->cpu0_L2C LOAD         ACCESS:      52930 HIT:      19324 MISS:      33606 MSHR_MERGE:          2
cpu0->cpu0_L2C RFO          ACCESS:      11534 HIT:       5194 MISS:       6340 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      13512 HIT:      13512 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      90786 HIT:      25831 MISS:      64955 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 154 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    1790908 HIT:    1783886 MISS:       7022 MSHR_MERGE:       3980
cpu0->cpu0_L1I LOAD         ACCESS:    1790908 HIT:    1783886 MISS:       7022 MSHR_MERGE:       3980
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 22.86 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:    1692030 HIT:    1431226 MISS:     260804 MSHR_MERGE:     108528
cpu0->cpu0_L1D LOAD         ACCESS:     460718 HIT:     396337 MISS:      64381 MSHR_MERGE:      14492
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    1114631 HIT:    1013091 MISS:     101540 MSHR_MERGE:      89939
cpu0->cpu0_L1D TRANSLATION  ACCESS:     116681 HIT:      21798 MISS:      94883 MSHR_MERGE:       4097
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 114.5 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    1586160 HIT:    1584965 MISS:       1195 MSHR_MERGE:        643
cpu0->cpu0_ITLB LOAD         ACCESS:    1586160 HIT:    1584965 MISS:       1195 MSHR_MERGE:        643
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 41.27 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:    1564415 HIT:    1250204 MISS:     314211 MSHR_MERGE:      28818
cpu0->cpu0_DTLB LOAD         ACCESS:    1564415 HIT:    1250204 MISS:     314211 MSHR_MERGE:      28818
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 46.48 cycles
cpu0->LLC TOTAL        ACCESS:     111348 HIT:      45492 MISS:      65856 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      33604 HIT:       8759 MISS:      24845 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:       6340 HIT:        274 MISS:       6066 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:       6449 HIT:       6294 MISS:        155 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      64955 HIT:      30165 MISS:      34790 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 220.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       2459
  ROW_BUFFER_MISS:      63066
  AVG DBUS CONGESTED CYCLE: 11.89
Channel 0 WQ ROW_BUFFER_HIT:        326
  ROW_BUFFER_MISS:        798
  FULL:          0
Channel 0 REFRESHES ISSUED:        364
