--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
thresholder.twr -v 30 -l 30 thresholder_routed.ncd thresholder.pcf

Design file:              thresholder_routed.ncd
Physical constraint file: thresholder.pcf
Device,package,speed:     xc7vx485t,ffg1761,C,-2 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_SYSCLK = PERIOD TIMEGRP "SYSCLK" 100 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.538ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYSCLK = PERIOD TIMEGRP "SYSCLK" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.462ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_GTREFCLK)
  Physical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  Logical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  Location pin: GTXE2_CHANNEL_X1Y11.GTREFCLK1
  Clock network: pcie/sys_clk
--------------------------------------------------------------------------------
Slack: 8.462ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_GTREFCLK)
  Physical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  Logical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  Location pin: GTXE2_CHANNEL_X1Y9.GTREFCLK1
  Clock network: pcie/sys_clk
--------------------------------------------------------------------------------
Slack: 8.462ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_GTREFCLK)
  Physical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  Logical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  Location pin: GTXE2_CHANNEL_X1Y10.GTREFCLK1
  Clock network: pcie/sys_clk
--------------------------------------------------------------------------------
Slack: 8.462ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_GTREFCLK)
  Physical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  Logical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  Location pin: GTXE2_CHANNEL_X1Y8.GTREFCLK1
  Clock network: pcie/sys_clk
--------------------------------------------------------------------------------
Slack: 8.507ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.493ns (669.792MHz) (Tgtxper_GTREFCLK)
  Physical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtx_common.gtxe2_common_i/GTREFCLK0
  Logical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtx_common.gtxe2_common_i/GTREFCLK0
  Location pin: GTXE2_COMMON_X1Y2.GTREFCLK1
  Clock network: pcie/sys_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_250 = PERIOD TIMEGRP "CLK_250" TS_SYSCLK * 2.5 HIGH 
50% PRIORITY 1;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2871 paths analyzed, 1784 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------
Slack:                  0.467ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_rx_data_q_12 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Requirement:          4.000ns
  Data Path Delay:      3.287ns (Levels of Logic = 0)
  Clock Path Skew:      -0.055ns (0.808 - 0.863)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_rx_data_q_12 to pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X216Y103.AQ       Tcko                  0.259   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_rx_data_q[15]
                                                          pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_rx_data_q_12
    PCIE_X1Y0.PIPERX3DATA12 net (fanout=1)        3.112   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_rx_data_q[12]
    PCIE_X1Y0.PIPECLK       Tpcicck_MGT3         -0.084   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                          pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
    ----------------------------------------------------  ---------------------------
    Total                                         3.287ns (0.175ns logic, 3.112ns route)
                                                          (5.3% logic, 94.7% route)

--------------------------------------------------------------------------------
Slack:                  0.659ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_rx_data_q_7 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Requirement:          4.000ns
  Data Path Delay:      3.106ns (Levels of Logic = 0)
  Clock Path Skew:      -0.044ns (0.808 - 0.852)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_rx_data_q_7 to pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X215Y117.DMUX    Tshcko                0.286   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_rx_data_q[7]
                                                         pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_rx_data_q_7
    PCIE_X1Y0.PIPERX2DATA7 net (fanout=1)        2.922   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_rx_data_q[7]
    PCIE_X1Y0.PIPECLK      Tpcicck_MGT2         -0.102   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                         pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
    ---------------------------------------------------  ---------------------------
    Total                                        3.106ns (0.184ns logic, 2.922ns route)
                                                         (5.9% logic, 94.1% route)

--------------------------------------------------------------------------------
Slack:                  0.690ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_rx_data_q_4 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Requirement:          4.000ns
  Data Path Delay:      3.065ns (Levels of Logic = 0)
  Clock Path Skew:      -0.054ns (0.808 - 0.862)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_rx_data_q_4 to pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X215Y105.AMUX    Tshcko                0.287   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_rx_data_q[3]
                                                         pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_rx_data_q_4
    PCIE_X1Y0.PIPERX3DATA4 net (fanout=1)        2.941   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_rx_data_q[4]
    PCIE_X1Y0.PIPECLK      Tpcicck_MGT3         -0.163   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                         pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
    ---------------------------------------------------  ---------------------------
    Total                                        3.065ns (0.124ns logic, 2.941ns route)
                                                         (4.0% logic, 96.0% route)

--------------------------------------------------------------------------------
Slack:                  0.871ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i (HSIO)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i (HSIO)
  Requirement:          4.000ns
  Data Path Delay:      2.885ns (Levels of Logic = 0)
  Clock Path Skew:      -0.053ns (0.981 - 1.034)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i
    Location                       Delay type         Delay(ns)  Physical Resource
                                                                 Logical Resource(s)
    -----------------------------------------------------------  -------------------
    GTXE2_CHANNEL_X1Y11.RXCHBONDO0 Tgtxcko_CHBONDO       0.902   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i
                                                                 pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i
    GTXE2_CHANNEL_X1Y8.RXCHBONDI0  net (fanout=3)        1.680   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/gt_rxchbondo<1>[0]
    GTXE2_CHANNEL_X1Y8.RXUSRCLK2   Tgtxcck_CHBONDI       0.303   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i
                                                                 pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i
    -----------------------------------------------------------  ---------------------------
    Total                                                2.885ns (1.205ns logic, 1.680ns route)
                                                                 (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack:                  0.953ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i (HSIO)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i (HSIO)
  Requirement:          4.000ns
  Data Path Delay:      2.803ns (Levels of Logic = 0)
  Clock Path Skew:      -0.053ns (0.981 - 1.034)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i
    Location                       Delay type         Delay(ns)  Physical Resource
                                                                 Logical Resource(s)
    -----------------------------------------------------------  -------------------
    GTXE2_CHANNEL_X1Y11.RXCHBONDO2 Tgtxcko_CHBONDO       0.902   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i
                                                                 pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i
    GTXE2_CHANNEL_X1Y8.RXCHBONDI2  net (fanout=3)        1.598   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/gt_rxchbondo<1>[2]
    GTXE2_CHANNEL_X1Y8.RXUSRCLK2   Tgtxcck_CHBONDI       0.303   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i
                                                                 pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i
    -----------------------------------------------------------  ---------------------------
    Total                                                2.803ns (1.205ns logic, 1.598ns route)
                                                                 (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack:                  0.967ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_rx_data_q_11 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Requirement:          4.000ns
  Data Path Delay:      2.788ns (Levels of Logic = 0)
  Clock Path Skew:      -0.054ns (0.808 - 0.862)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_rx_data_q_11 to pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X215Y104.DQ       Tcko                  0.223   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_rx_data_q[11]
                                                          pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_rx_data_q_11
    PCIE_X1Y0.PIPERX3DATA11 net (fanout=1)        2.652   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_rx_data_q[11]
    PCIE_X1Y0.PIPECLK       Tpcicck_MGT3         -0.087   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                          pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
    ----------------------------------------------------  ---------------------------
    Total                                         2.788ns (0.136ns logic, 2.652ns route)
                                                          (4.9% logic, 95.1% route)

--------------------------------------------------------------------------------
Slack:                  1.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i (HSIO)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i (HSIO)
  Requirement:          4.000ns
  Data Path Delay:      2.723ns (Levels of Logic = 0)
  Clock Path Skew:      -0.053ns (0.981 - 1.034)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i
    Location                       Delay type         Delay(ns)  Physical Resource
                                                                 Logical Resource(s)
    -----------------------------------------------------------  -------------------
    GTXE2_CHANNEL_X1Y11.RXCHBONDO1 Tgtxcko_CHBONDO       0.902   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i
                                                                 pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i
    GTXE2_CHANNEL_X1Y8.RXCHBONDI1  net (fanout=3)        1.518   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/gt_rxchbondo<1>[1]
    GTXE2_CHANNEL_X1Y8.RXUSRCLK2   Tgtxcck_CHBONDI       0.303   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i
                                                                 pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i
    -----------------------------------------------------------  ---------------------------
    Total                                                2.723ns (1.205ns logic, 1.518ns route)
                                                                 (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack:                  1.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i (HSIO)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i (HSIO)
  Requirement:          4.000ns
  Data Path Delay:      2.695ns (Levels of Logic = 0)
  Clock Path Skew:      -0.053ns (0.981 - 1.034)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i
    Location                       Delay type         Delay(ns)  Physical Resource
                                                                 Logical Resource(s)
    -----------------------------------------------------------  -------------------
    GTXE2_CHANNEL_X1Y11.RXCHBONDO3 Tgtxcko_CHBONDO       0.902   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i
                                                                 pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i
    GTXE2_CHANNEL_X1Y8.RXCHBONDI3  net (fanout=3)        1.490   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/gt_rxchbondo<1>[3]
    GTXE2_CHANNEL_X1Y8.RXUSRCLK2   Tgtxcck_CHBONDI       0.303   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i
                                                                 pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i
    -----------------------------------------------------------  ---------------------------
    Total                                                2.695ns (1.205ns logic, 1.490ns route)
                                                                 (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack:                  1.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i (HSIO)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i (HSIO)
  Requirement:          4.000ns
  Data Path Delay:      2.633ns (Levels of Logic = 0)
  Clock Path Skew:      -0.053ns (0.981 - 1.034)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i
    Location                       Delay type         Delay(ns)  Physical Resource
                                                                 Logical Resource(s)
    -----------------------------------------------------------  -------------------
    GTXE2_CHANNEL_X1Y11.RXCHBONDO4 Tgtxcko_CHBONDO       0.902   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i
                                                                 pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i
    GTXE2_CHANNEL_X1Y8.RXCHBONDI4  net (fanout=3)        1.428   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/gt_rxchbondo<1>[4]
    GTXE2_CHANNEL_X1Y8.RXUSRCLK2   Tgtxcck_CHBONDI       0.303   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i
                                                                 pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i
    -----------------------------------------------------------  ---------------------------
    Total                                                2.633ns (1.205ns logic, 1.428ns route)
                                                                 (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack:                  1.138ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i (HSIO)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i (HSIO)
  Requirement:          4.000ns
  Data Path Delay:      2.610ns (Levels of Logic = 0)
  Clock Path Skew:      -0.061ns (0.973 - 1.034)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i
    Location                       Delay type         Delay(ns)  Physical Resource
                                                                 Logical Resource(s)
    -----------------------------------------------------------  -------------------
    GTXE2_CHANNEL_X1Y11.RXCHBONDO0 Tgtxcko_CHBONDO       0.902   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i
                                                                 pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i
    GTXE2_CHANNEL_X1Y9.RXCHBONDI0  net (fanout=3)        1.405   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/gt_rxchbondo<1>[0]
    GTXE2_CHANNEL_X1Y9.RXUSRCLK2   Tgtxcck_CHBONDI       0.303   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i
                                                                 pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i
    -----------------------------------------------------------  ---------------------------
    Total                                                2.610ns (1.205ns logic, 1.405ns route)
                                                                 (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack:                  1.284ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i (HSIO)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i (HSIO)
  Requirement:          4.000ns
  Data Path Delay:      2.464ns (Levels of Logic = 0)
  Clock Path Skew:      -0.061ns (0.973 - 1.034)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i
    Location                       Delay type         Delay(ns)  Physical Resource
                                                                 Logical Resource(s)
    -----------------------------------------------------------  -------------------
    GTXE2_CHANNEL_X1Y11.RXCHBONDO1 Tgtxcko_CHBONDO       0.902   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i
                                                                 pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i
    GTXE2_CHANNEL_X1Y9.RXCHBONDI1  net (fanout=3)        1.259   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/gt_rxchbondo<1>[1]
    GTXE2_CHANNEL_X1Y9.RXUSRCLK2   Tgtxcck_CHBONDI       0.303   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i
                                                                 pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i
    -----------------------------------------------------------  ---------------------------
    Total                                                2.464ns (1.205ns logic, 1.259ns route)
                                                                 (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack:                  1.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_rx_data_q_13 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Requirement:          4.000ns
  Data Path Delay:      2.462ns (Levels of Logic = 0)
  Clock Path Skew:      -0.055ns (0.808 - 0.863)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_rx_data_q_13 to pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X216Y103.BQ       Tcko                  0.259   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_rx_data_q[15]
                                                          pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_rx_data_q_13
    PCIE_X1Y0.PIPERX3DATA13 net (fanout=1)        2.288   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_rx_data_q[13]
    PCIE_X1Y0.PIPECLK       Tpcicck_MGT3         -0.085   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                          pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
    ----------------------------------------------------  ---------------------------
    Total                                         2.462ns (0.174ns logic, 2.288ns route)
                                                          (7.1% logic, 92.9% route)

--------------------------------------------------------------------------------
Slack:                  1.294ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i (HSIO)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i (HSIO)
  Requirement:          4.000ns
  Data Path Delay:      2.454ns (Levels of Logic = 0)
  Clock Path Skew:      -0.061ns (0.973 - 1.034)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i
    Location                       Delay type         Delay(ns)  Physical Resource
                                                                 Logical Resource(s)
    -----------------------------------------------------------  -------------------
    GTXE2_CHANNEL_X1Y11.RXCHBONDO2 Tgtxcko_CHBONDO       0.902   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i
                                                                 pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i
    GTXE2_CHANNEL_X1Y9.RXCHBONDI2  net (fanout=3)        1.249   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/gt_rxchbondo<1>[2]
    GTXE2_CHANNEL_X1Y9.RXUSRCLK2   Tgtxcck_CHBONDI       0.303   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i
                                                                 pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i
    -----------------------------------------------------------  ---------------------------
    Total                                                2.454ns (1.205ns logic, 1.249ns route)
                                                                 (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------
Slack:                  1.307ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_rx_data_q_8 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Requirement:          4.000ns
  Data Path Delay:      2.448ns (Levels of Logic = 0)
  Clock Path Skew:      -0.054ns (0.808 - 0.862)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_rx_data_q_8 to pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X215Y104.AQ      Tcko                  0.223   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_rx_data_q[11]
                                                         pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_rx_data_q_8
    PCIE_X1Y0.PIPERX3DATA8 net (fanout=1)        2.362   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_rx_data_q[8]
    PCIE_X1Y0.PIPECLK      Tpcicck_MGT3         -0.137   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                         pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
    ---------------------------------------------------  ---------------------------
    Total                                        2.448ns (0.086ns logic, 2.362ns route)
                                                         (3.5% logic, 96.5% route)

--------------------------------------------------------------------------------
Slack:                  1.317ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i (HSIO)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i (HSIO)
  Requirement:          4.000ns
  Data Path Delay:      2.431ns (Levels of Logic = 0)
  Clock Path Skew:      -0.061ns (0.973 - 1.034)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i
    Location                       Delay type         Delay(ns)  Physical Resource
                                                                 Logical Resource(s)
    -----------------------------------------------------------  -------------------
    GTXE2_CHANNEL_X1Y11.RXCHBONDO3 Tgtxcko_CHBONDO       0.902   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i
                                                                 pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i
    GTXE2_CHANNEL_X1Y9.RXCHBONDI3  net (fanout=3)        1.226   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/gt_rxchbondo<1>[3]
    GTXE2_CHANNEL_X1Y9.RXUSRCLK2   Tgtxcck_CHBONDI       0.303   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i
                                                                 pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i
    -----------------------------------------------------------  ---------------------------
    Total                                                2.431ns (1.205ns logic, 1.226ns route)
                                                                 (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------
Slack:                  1.381ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_rx_data_q_9 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Requirement:          4.000ns
  Data Path Delay:      2.374ns (Levels of Logic = 0)
  Clock Path Skew:      -0.054ns (0.808 - 0.862)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_rx_data_q_9 to pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X215Y104.BQ      Tcko                  0.223   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_rx_data_q[11]
                                                         pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_rx_data_q_9
    PCIE_X1Y0.PIPERX3DATA9 net (fanout=1)        2.264   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_rx_data_q[9]
    PCIE_X1Y0.PIPECLK      Tpcicck_MGT3         -0.113   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                         pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
    ---------------------------------------------------  ---------------------------
    Total                                        2.374ns (0.110ns logic, 2.264ns route)
                                                         (4.6% logic, 95.4% route)

--------------------------------------------------------------------------------
Slack:                  1.398ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i (HSIO)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.183ns (Levels of Logic = 2)
  Clock Path Skew:      -0.228ns (0.806 - 1.034)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i to pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    GTXE2_CHANNEL_X1Y11.RXVALID Tgtxcko_RXSTATUS      1.009   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i
                                                              pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i
    SLICE_X217Y141.C6           net (fanout=2)        0.705   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/gt_rxvalid[0]
    SLICE_X217Y141.C            Tilo                  0.043   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rate_idle_reg2
                                                              pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_state_eios_det[4]_GT_RXVALID_Select_31_o_SW0
    SLICE_X217Y135.A6           net (fanout=1)        0.417   pcie/pcie_7x_v1_8_i/N86
    SLICE_X217Y135.CLK          Tas                   0.009   pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q
                                                              pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_state_eios_det[4]_GT_RXVALID_Select_31_o
                                                              pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q
    --------------------------------------------------------  ---------------------------
    Total                                             2.183ns (1.061ns logic, 1.122ns route)
                                                              (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Slack:                  1.428ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/done (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.114ns (Levels of Logic = 0)
  Clock Path Skew:      -0.267ns (3.285 - 3.552)
  Source Clock:         pcie/PIPE_DCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/done to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X220Y136.DQ    Tcko                  0.259   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/done
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/done
    SLICE_X213Y136.AX    net (fanout=1)        1.833   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/done
    SLICE_X213Y136.CLK   Tdick                 0.022   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_0
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_0
    -------------------------------------------------  ---------------------------
    Total                                      2.114ns (0.281ns logic, 1.833ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Slack:                  1.434ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/reset_n_reg2 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cfg_wait_cnt_3 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.320ns (Levels of Logic = 1)
  Clock Path Skew:      -0.055ns (0.807 - 0.862)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/reset_n_reg2 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cfg_wait_cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X215Y100.DQ    Tcko                  0.223   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/reset_n_reg2
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/reset_n_reg2
    SLICE_X221Y139.A2    net (fanout=12)       1.355   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/reset_n_reg2
    SLICE_X221Y139.A     Tilo                  0.043   pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q[7]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/Mcount_cfg_wait_cnt_val1
    SLICE_X218Y138.SR    net (fanout=2)        0.395   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/Mcount_cfg_wait_cnt_val
    SLICE_X218Y138.CLK   Tsrck                 0.304   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cfg_wait_cnt[3]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cfg_wait_cnt_3
    -------------------------------------------------  ---------------------------
    Total                                      2.320ns (0.570ns logic, 1.750ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  1.434ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/reset_n_reg2 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cfg_wait_cnt_1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.320ns (Levels of Logic = 1)
  Clock Path Skew:      -0.055ns (0.807 - 0.862)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/reset_n_reg2 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cfg_wait_cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X215Y100.DQ    Tcko                  0.223   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/reset_n_reg2
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/reset_n_reg2
    SLICE_X221Y139.A2    net (fanout=12)       1.355   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/reset_n_reg2
    SLICE_X221Y139.A     Tilo                  0.043   pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q[7]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/Mcount_cfg_wait_cnt_val1
    SLICE_X218Y138.SR    net (fanout=2)        0.395   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/Mcount_cfg_wait_cnt_val
    SLICE_X218Y138.CLK   Tsrck                 0.304   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cfg_wait_cnt[3]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cfg_wait_cnt_1
    -------------------------------------------------  ---------------------------
    Total                                      2.320ns (0.570ns logic, 1.750ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  1.434ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/reset_n_reg2 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cfg_wait_cnt_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.320ns (Levels of Logic = 1)
  Clock Path Skew:      -0.055ns (0.807 - 0.862)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/reset_n_reg2 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cfg_wait_cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X215Y100.DQ    Tcko                  0.223   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/reset_n_reg2
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/reset_n_reg2
    SLICE_X221Y139.A2    net (fanout=12)       1.355   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/reset_n_reg2
    SLICE_X221Y139.A     Tilo                  0.043   pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q[7]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/Mcount_cfg_wait_cnt_val1
    SLICE_X218Y138.SR    net (fanout=2)        0.395   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/Mcount_cfg_wait_cnt_val
    SLICE_X218Y138.CLK   Tsrck                 0.304   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cfg_wait_cnt[3]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cfg_wait_cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      2.320ns (0.570ns logic, 1.750ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  1.434ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/reset_n_reg2 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cfg_wait_cnt_2 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.320ns (Levels of Logic = 1)
  Clock Path Skew:      -0.055ns (0.807 - 0.862)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/reset_n_reg2 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cfg_wait_cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X215Y100.DQ    Tcko                  0.223   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/reset_n_reg2
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/reset_n_reg2
    SLICE_X221Y139.A2    net (fanout=12)       1.355   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/reset_n_reg2
    SLICE_X221Y139.A     Tilo                  0.043   pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q[7]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/Mcount_cfg_wait_cnt_val1
    SLICE_X218Y138.SR    net (fanout=2)        0.395   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/Mcount_cfg_wait_cnt_val
    SLICE_X218Y138.CLK   Tsrck                 0.304   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cfg_wait_cnt[3]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cfg_wait_cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      2.320ns (0.570ns logic, 1.750ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  1.437ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i (HSIO)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i (HSIO)
  Requirement:          4.000ns
  Data Path Delay:      2.311ns (Levels of Logic = 0)
  Clock Path Skew:      -0.061ns (0.973 - 1.034)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i
    Location                       Delay type         Delay(ns)  Physical Resource
                                                                 Logical Resource(s)
    -----------------------------------------------------------  -------------------
    GTXE2_CHANNEL_X1Y11.RXCHBONDO4 Tgtxcko_CHBONDO       0.902   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i
                                                                 pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i
    GTXE2_CHANNEL_X1Y9.RXCHBONDI4  net (fanout=3)        1.106   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/gt_rxchbondo<1>[4]
    GTXE2_CHANNEL_X1Y9.RXUSRCLK2   Tgtxcck_CHBONDI       0.303   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i
                                                                 pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i
    -----------------------------------------------------------  ---------------------------
    Total                                                2.311ns (1.205ns logic, 1.106ns route)
                                                                 (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------
Slack:                  1.451ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/reset_n_reg2 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cfg_wait_cnt_5 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.303ns (Levels of Logic = 1)
  Clock Path Skew:      -0.055ns (0.807 - 0.862)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/reset_n_reg2 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cfg_wait_cnt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X215Y100.DQ    Tcko                  0.223   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/reset_n_reg2
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/reset_n_reg2
    SLICE_X221Y139.A2    net (fanout=12)       1.355   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/reset_n_reg2
    SLICE_X221Y139.A     Tilo                  0.043   pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q[7]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/Mcount_cfg_wait_cnt_val1
    SLICE_X220Y138.SR    net (fanout=2)        0.401   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/Mcount_cfg_wait_cnt_val
    SLICE_X220Y138.CLK   Tsrck                 0.281   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cfg_wait_cnt[5]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cfg_wait_cnt_5
    -------------------------------------------------  ---------------------------
    Total                                      2.303ns (0.547ns logic, 1.756ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack:                  1.451ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/reset_n_reg2 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cfg_wait_cnt_4 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.303ns (Levels of Logic = 1)
  Clock Path Skew:      -0.055ns (0.807 - 0.862)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/reset_n_reg2 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cfg_wait_cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X215Y100.DQ    Tcko                  0.223   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/reset_n_reg2
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/reset_n_reg2
    SLICE_X221Y139.A2    net (fanout=12)       1.355   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/reset_n_reg2
    SLICE_X221Y139.A     Tilo                  0.043   pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q[7]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/Mcount_cfg_wait_cnt_val1
    SLICE_X220Y138.SR    net (fanout=2)        0.401   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/Mcount_cfg_wait_cnt_val
    SLICE_X220Y138.CLK   Tsrck                 0.281   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cfg_wait_cnt[5]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cfg_wait_cnt_4
    -------------------------------------------------  ---------------------------
    Total                                      2.303ns (0.547ns logic, 1.756ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack:                  1.458ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_rx_status_q_0 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Requirement:          4.000ns
  Data Path Delay:      2.306ns (Levels of Logic = 0)
  Clock Path Skew:      -0.045ns (0.808 - 0.853)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_rx_status_q_0 to pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X214Y116.AQ        Tcko                  0.223   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_rx_status_q[2]
                                                           pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_rx_status_q_0
    PCIE_X1Y0.PIPERX2STATUS0 net (fanout=1)        2.220   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_rx_status_q[0]
    PCIE_X1Y0.PIPECLK        Tpcicck_MGT2         -0.137   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                           pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
    -----------------------------------------------------  ---------------------------
    Total                                          2.306ns (0.086ns logic, 2.220ns route)
                                                           (3.7% logic, 96.3% route)

--------------------------------------------------------------------------------
Slack:                  1.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i (HSIO)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/phystatus_reg1_3 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.114ns (Levels of Logic = 0)
  Clock Path Skew:      -0.229ns (0.804 - 1.033)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/phystatus_reg1_3
    Location                     Delay type         Delay(ns)  Physical Resource
                                                               Logical Resource(s)
    ---------------------------------------------------------  -------------------
    GTXE2_CHANNEL_X1Y8.PHYSTATUS Tgtxcko_PHYSTATUS     1.009   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i
                                                               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i
    SLICE_X219Y133.DX            net (fanout=3)        1.086   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/gt_phystatus[3]
    SLICE_X219Y133.CLK           Tdick                 0.019   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/phystatus_reg1[3]
                                                               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/phystatus_reg1_3
    ---------------------------------------------------------  ---------------------------
    Total                                              2.114ns (1.028ns logic, 1.086ns route)
                                                               (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Slack:                  1.491ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/reset_n_reg2 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_in_reg1_1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.264ns (Levels of Logic = 1)
  Clock Path Skew:      -0.054ns (0.808 - 0.862)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/reset_n_reg2 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_in_reg1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X215Y100.DQ    Tcko                  0.223   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/reset_n_reg2
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/reset_n_reg2
    SLICE_X219Y131.C4    net (fanout=12)       1.057   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/reset_n_reg2
    SLICE_X219Y131.C     Tilo                  0.043   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/gtreset
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/QRST_RST_N_inv1_INV_0
    SLICE_X219Y139.SR    net (fanout=24)       0.637   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/RST_RST_N_inv
    SLICE_X219Y139.CLK   Tsrck                 0.304   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_in_reg1[3]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_in_reg1_1
    -------------------------------------------------  ---------------------------
    Total                                      2.264ns (0.570ns logic, 1.694ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  1.491ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/reset_n_reg2 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_in_reg1_3 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.264ns (Levels of Logic = 1)
  Clock Path Skew:      -0.054ns (0.808 - 0.862)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/reset_n_reg2 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_in_reg1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X215Y100.DQ    Tcko                  0.223   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/reset_n_reg2
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/reset_n_reg2
    SLICE_X219Y131.C4    net (fanout=12)       1.057   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/reset_n_reg2
    SLICE_X219Y131.C     Tilo                  0.043   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/gtreset
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/QRST_RST_N_inv1_INV_0
    SLICE_X219Y139.SR    net (fanout=24)       0.637   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/RST_RST_N_inv
    SLICE_X219Y139.CLK   Tsrck                 0.304   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_in_reg1[3]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_in_reg1_3
    -------------------------------------------------  ---------------------------
    Total                                      2.264ns (0.570ns logic, 1.694ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  1.491ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/reset_n_reg2 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_in_reg1_2 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.264ns (Levels of Logic = 1)
  Clock Path Skew:      -0.054ns (0.808 - 0.862)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/reset_n_reg2 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_in_reg1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X215Y100.DQ    Tcko                  0.223   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/reset_n_reg2
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/reset_n_reg2
    SLICE_X219Y131.C4    net (fanout=12)       1.057   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/reset_n_reg2
    SLICE_X219Y131.C     Tilo                  0.043   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/gtreset
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/QRST_RST_N_inv1_INV_0
    SLICE_X219Y139.SR    net (fanout=24)       0.637   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/RST_RST_N_inv
    SLICE_X219Y139.CLK   Tsrck                 0.304   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_in_reg1[3]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_in_reg1_2
    -------------------------------------------------  ---------------------------
    Total                                      2.264ns (0.570ns logic, 1.694ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_250 = PERIOD TIMEGRP "CLK_250" TS_SYSCLK * 2.5 HIGH 50% PRIORITY 1;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tpciper_PIPECLK(Fpipeclk))
  Physical resource: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  Logical resource: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  Location pin: PCIE_X1Y0.PIPECLK
  Clock network: pcie/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK(Trx))
  Physical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Logical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Location pin: GTXE2_CHANNEL_X1Y11.RXUSRCLK
  Clock network: pcie/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK2(Trx2))
  Physical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Logical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Location pin: GTXE2_CHANNEL_X1Y11.RXUSRCLK2
  Clock network: pcie/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK(Ttx))
  Physical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Logical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Location pin: GTXE2_CHANNEL_X1Y11.TXUSRCLK
  Clock network: pcie/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK2(Ttx2))
  Physical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Logical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Location pin: GTXE2_CHANNEL_X1Y11.TXUSRCLK2
  Clock network: pcie/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK(Trx))
  Physical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Logical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Location pin: GTXE2_CHANNEL_X1Y9.RXUSRCLK
  Clock network: pcie/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK2(Trx2))
  Physical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Logical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Location pin: GTXE2_CHANNEL_X1Y9.RXUSRCLK2
  Clock network: pcie/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK(Ttx))
  Physical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Logical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Location pin: GTXE2_CHANNEL_X1Y9.TXUSRCLK
  Clock network: pcie/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK2(Ttx2))
  Physical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Logical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Location pin: GTXE2_CHANNEL_X1Y9.TXUSRCLK2
  Clock network: pcie/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK(Trx))
  Physical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Logical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Location pin: GTXE2_CHANNEL_X1Y10.RXUSRCLK
  Clock network: pcie/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK2(Trx2))
  Physical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Logical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Location pin: GTXE2_CHANNEL_X1Y10.RXUSRCLK2
  Clock network: pcie/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK(Ttx))
  Physical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Logical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Location pin: GTXE2_CHANNEL_X1Y10.TXUSRCLK
  Clock network: pcie/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK2(Ttx2))
  Physical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Logical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Location pin: GTXE2_CHANNEL_X1Y10.TXUSRCLK2
  Clock network: pcie/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK(Trx))
  Physical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Logical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Location pin: GTXE2_CHANNEL_X1Y8.RXUSRCLK
  Clock network: pcie/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK2(Trx2))
  Physical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Logical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Location pin: GTXE2_CHANNEL_X1Y8.RXUSRCLK2
  Clock network: pcie/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK(Ttx))
  Physical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Logical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Location pin: GTXE2_CHANNEL_X1Y8.TXUSRCLK
  Clock network: pcie/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK2(Ttx2))
  Physical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Logical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Location pin: GTXE2_CHANNEL_X1Y8.TXUSRCLK2
  Clock network: pcie/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 2.591ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.409ns (709.723MHz) (Tbcper_I(Fmax))
  Physical resource: pcie/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I0
  Logical resource: pcie/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I0
  Location pin: BUFGCTRL_X0Y3.I0
  Clock network: pcie/ext_clk.pipe_clock_i/clk_125mhz
--------------------------------------------------------------------------------
Slack: 2.591ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.409ns (709.723MHz) (Tbcper_I(Fmax))
  Physical resource: pcie/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I1
  Logical resource: pcie/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I1
  Location pin: BUFGCTRL_X0Y3.I1
  Clock network: pcie/ext_clk.pipe_clock_i/clk_250mhz
--------------------------------------------------------------------------------
Slack: 2.716ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.000ns
  Low pulse: 2.000ns
  Low pulse limit: 0.642ns (Tmpw)
  Physical resource: pcie/ext_clk.pipe_clock_i/pclk_sel_reg2[3]/CLK
  Logical resource: pcie/ext_clk.pipe_clock_i/Mshreg_pclk_sel_reg2_3/CLK
  Location pin: SLICE_X208Y135.CLK
  Clock network: pcie/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 2.716ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.642ns (Tmpw)
  Physical resource: pcie/ext_clk.pipe_clock_i/pclk_sel_reg2[3]/CLK
  Logical resource: pcie/ext_clk.pipe_clock_i/Mshreg_pclk_sel_reg2_3/CLK
  Location pin: SLICE_X208Y135.CLK
  Clock network: pcie/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 2.716ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.000ns
  Low pulse: 2.000ns
  Low pulse limit: 0.642ns (Tmpw)
  Physical resource: pcie/ext_clk.pipe_clock_i/pclk_sel_reg2[0]/CLK
  Logical resource: pcie/ext_clk.pipe_clock_i/Mshreg_pclk_sel_reg2_1/CLK
  Location pin: SLICE_X208Y145.CLK
  Clock network: pcie/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 2.716ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.642ns (Tmpw)
  Physical resource: pcie/ext_clk.pipe_clock_i/pclk_sel_reg2[0]/CLK
  Logical resource: pcie/ext_clk.pipe_clock_i/Mshreg_pclk_sel_reg2_1/CLK
  Location pin: SLICE_X208Y145.CLK
  Clock network: pcie/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 2.716ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.000ns
  Low pulse: 2.000ns
  Low pulse limit: 0.642ns (Tmpw)
  Physical resource: pcie/ext_clk.pipe_clock_i/pclk_sel_reg2[0]/CLK
  Logical resource: pcie/ext_clk.pipe_clock_i/Mshreg_pclk_sel_reg2_0/CLK
  Location pin: SLICE_X208Y145.CLK
  Clock network: pcie/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 2.716ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.642ns (Tmpw)
  Physical resource: pcie/ext_clk.pipe_clock_i/pclk_sel_reg2[0]/CLK
  Logical resource: pcie/ext_clk.pipe_clock_i/Mshreg_pclk_sel_reg2_0/CLK
  Location pin: SLICE_X208Y145.CLK
  Clock network: pcie/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 2.716ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.000ns
  Low pulse: 2.000ns
  Low pulse limit: 0.642ns (Tmpw)
  Physical resource: pcie/ext_clk.pipe_clock_i/pclk_sel_reg2[2]/CLK
  Logical resource: pcie/ext_clk.pipe_clock_i/Mshreg_pclk_sel_reg2_2/CLK
  Location pin: SLICE_X212Y141.CLK
  Clock network: pcie/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 2.716ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.642ns (Tmpw)
  Physical resource: pcie/ext_clk.pipe_clock_i/pclk_sel_reg2[2]/CLK
  Logical resource: pcie/ext_clk.pipe_clock_i/Mshreg_pclk_sel_reg2_2/CLK
  Location pin: SLICE_X212Y141.CLK
  Clock network: pcie/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 3.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.000ns
  Low pulse: 2.000ns
  Low pulse limit: 0.400ns (Tcl)
  Physical resource: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_tx_compliance_q/CLK
  Logical resource: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_rx_polarity_q/CK
  Location pin: SLICE_X210Y140.CLK
  Clock network: pcie/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 3.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_tx_compliance_q/SR
  Logical resource: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_rx_polarity_q/SR
  Location pin: SLICE_X210Y140.SR
  Clock network: pcie/pcie_7x_v1_8_i/gt_top_i/phy_rdy_n_int
--------------------------------------------------------------------------------
Slack: 3.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.000ns
  Low pulse: 2.000ns
  Low pulse limit: 0.400ns (Tcl)
  Physical resource: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_tx_compliance_q/CLK
  Logical resource: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_tx_elec_idle_q/CK
  Location pin: SLICE_X210Y140.CLK
  Clock network: pcie/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_125 = PERIOD TIMEGRP "CLK_125" TS_SYSCLK * 1.25 HIGH 
50% PRIORITY 2;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1461 paths analyzed, 1342 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.811ns.
--------------------------------------------------------------------------------
Slack:                  1.786ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_FSM_FFd5 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/start_reg1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.883ns (Levels of Logic = 0)
  Clock Path Skew:      -0.260ns (3.285 - 3.545)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Destination Clock:    pcie/PIPE_DCLK_IN rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_FSM_FFd5 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/start_reg1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X216Y130.AQ    Tcko                  0.259   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_FSM_FFd5
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_FSM_FFd5
    SLICE_X215Y135.AX    net (fanout=4)        1.602   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_FSM_FFd5
    SLICE_X215Y135.CLK   Tdick                 0.022   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/start_reg2
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/start_reg1
    -------------------------------------------------  ---------------------------
    Total                                      1.883ns (0.281ns logic, 1.602ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack:                  2.189ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/fsm_FSM_FFd3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.445ns (Levels of Logic = 1)
  Clock Path Skew:      -0.295ns (1.250 - 1.545)
  Source Clock:         pcie/PIPE_DCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_DCLK_IN rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/fsm_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X212Y98.AQ     Tcko                  0.259   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
    SLICE_X221Y148.B6    net (fanout=87)       4.537   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
    SLICE_X221Y148.B     Tilo                  0.043   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd21
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rdy_reg2_01
    SLICE_X220Y149.SR    net (fanout=1)        0.325   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rdy_reg2_0
    SLICE_X220Y149.CLK   Tsrck                 0.281   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/fsm_FSM_FFd1
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/fsm_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      5.445ns (0.583ns logic, 4.862ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------
Slack:                  2.189ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/fsm_FSM_FFd1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.445ns (Levels of Logic = 1)
  Clock Path Skew:      -0.295ns (1.250 - 1.545)
  Source Clock:         pcie/PIPE_DCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_DCLK_IN rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/fsm_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X212Y98.AQ     Tcko                  0.259   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
    SLICE_X221Y148.B6    net (fanout=87)       4.537   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
    SLICE_X221Y148.B     Tilo                  0.043   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd21
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rdy_reg2_01
    SLICE_X220Y149.SR    net (fanout=1)        0.325   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rdy_reg2_0
    SLICE_X220Y149.CLK   Tsrck                 0.281   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/fsm_FSM_FFd1
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/fsm_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      5.445ns (0.583ns logic, 4.862ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------
Slack:                  2.530ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/fsm_FSM_FFd4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.104ns (Levels of Logic = 0)
  Clock Path Skew:      -0.295ns (1.250 - 1.545)
  Source Clock:         pcie/PIPE_DCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_DCLK_IN rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/fsm_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X212Y98.AQ     Tcko                  0.259   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
    SLICE_X220Y148.SR    net (fanout=87)       4.564   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
    SLICE_X220Y148.CLK   Tsrck                 0.281   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/fsm_FSM_FFd4
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/fsm_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      5.104ns (0.540ns logic, 4.564ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------
Slack:                  2.530ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/fsm_FSM_FFd2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.104ns (Levels of Logic = 0)
  Clock Path Skew:      -0.295ns (1.250 - 1.545)
  Source Clock:         pcie/PIPE_DCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_DCLK_IN rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/fsm_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X212Y98.AQ     Tcko                  0.259   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
    SLICE_X220Y148.SR    net (fanout=87)       4.564   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
    SLICE_X220Y148.CLK   Tsrck                 0.281   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/fsm_FSM_FFd4
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/fsm_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      5.104ns (0.540ns logic, 4.564ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------
Slack:                  2.598ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.036ns (Levels of Logic = 0)
  Clock Path Skew:      -0.295ns (1.250 - 1.545)
  Source Clock:         pcie/PIPE_DCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_DCLK_IN rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X212Y98.AQ     Tcko                  0.259   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
    SLICE_X221Y147.SR    net (fanout=87)       4.473   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
    SLICE_X221Y147.CLK   Tsrck                 0.304   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2[3]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_5
    -------------------------------------------------  ---------------------------
    Total                                      5.036ns (0.563ns logic, 4.473ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Slack:                  2.598ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.036ns (Levels of Logic = 0)
  Clock Path Skew:      -0.295ns (1.250 - 1.545)
  Source Clock:         pcie/PIPE_DCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_DCLK_IN rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X212Y98.AQ     Tcko                  0.259   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
    SLICE_X221Y147.SR    net (fanout=87)       4.473   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
    SLICE_X221Y147.CLK   Tsrck                 0.304   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2[3]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_4
    -------------------------------------------------  ---------------------------
    Total                                      5.036ns (0.563ns logic, 4.473ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Slack:                  2.598ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.036ns (Levels of Logic = 0)
  Clock Path Skew:      -0.295ns (1.250 - 1.545)
  Source Clock:         pcie/PIPE_DCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_DCLK_IN rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X212Y98.AQ     Tcko                  0.259   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
    SLICE_X221Y147.SR    net (fanout=87)       4.473   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
    SLICE_X221Y147.CLK   Tsrck                 0.304   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2[3]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_3
    -------------------------------------------------  ---------------------------
    Total                                      5.036ns (0.563ns logic, 4.473ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Slack:                  2.598ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.036ns (Levels of Logic = 0)
  Clock Path Skew:      -0.295ns (1.250 - 1.545)
  Source Clock:         pcie/PIPE_DCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_DCLK_IN rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X212Y98.AQ     Tcko                  0.259   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
    SLICE_X221Y147.SR    net (fanout=87)       4.473   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
    SLICE_X221Y147.CLK   Tsrck                 0.304   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2[3]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_7
    -------------------------------------------------  ---------------------------
    Total                                      5.036ns (0.563ns logic, 4.473ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Slack:                  2.598ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.036ns (Levels of Logic = 0)
  Clock Path Skew:      -0.295ns (1.250 - 1.545)
  Source Clock:         pcie/PIPE_DCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_DCLK_IN rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X212Y98.AQ     Tcko                  0.259   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
    SLICE_X221Y147.SR    net (fanout=87)       4.473   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
    SLICE_X221Y147.CLK   Tsrck                 0.304   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2[3]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_0
    -------------------------------------------------  ---------------------------
    Total                                      5.036ns (0.563ns logic, 4.473ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Slack:                  2.598ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.036ns (Levels of Logic = 0)
  Clock Path Skew:      -0.295ns (1.250 - 1.545)
  Source Clock:         pcie/PIPE_DCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_DCLK_IN rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X212Y98.AQ     Tcko                  0.259   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
    SLICE_X221Y147.SR    net (fanout=87)       4.473   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
    SLICE_X221Y147.CLK   Tsrck                 0.304   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2[3]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_6
    -------------------------------------------------  ---------------------------
    Total                                      5.036ns (0.563ns logic, 4.473ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Slack:                  2.598ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.036ns (Levels of Logic = 0)
  Clock Path Skew:      -0.295ns (1.250 - 1.545)
  Source Clock:         pcie/PIPE_DCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_DCLK_IN rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X212Y98.AQ     Tcko                  0.259   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
    SLICE_X221Y147.SR    net (fanout=87)       4.473   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
    SLICE_X221Y147.CLK   Tsrck                 0.304   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2[3]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_1
    -------------------------------------------------  ---------------------------
    Total                                      5.036ns (0.563ns logic, 4.473ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Slack:                  2.598ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.036ns (Levels of Logic = 0)
  Clock Path Skew:      -0.295ns (1.250 - 1.545)
  Source Clock:         pcie/PIPE_DCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_DCLK_IN rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X212Y98.AQ     Tcko                  0.259   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
    SLICE_X221Y147.SR    net (fanout=87)       4.473   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
    SLICE_X221Y147.CLK   Tsrck                 0.304   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2[3]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_2
    -------------------------------------------------  ---------------------------
    Total                                      5.036ns (0.563ns logic, 4.473ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Slack:                  2.621ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/di_reg_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.013ns (Levels of Logic = 0)
  Clock Path Skew:      -0.295ns (1.250 - 1.545)
  Source Clock:         pcie/PIPE_DCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_DCLK_IN rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/di_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X212Y98.AQ     Tcko                  0.259   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
    SLICE_X220Y147.SR    net (fanout=87)       4.473   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
    SLICE_X220Y147.CLK   Tsrck                 0.281   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/di_reg[7]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/di_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      5.013ns (0.540ns logic, 4.473ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------
Slack:                  2.621ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/di_reg_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.013ns (Levels of Logic = 0)
  Clock Path Skew:      -0.295ns (1.250 - 1.545)
  Source Clock:         pcie/PIPE_DCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_DCLK_IN rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/di_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X212Y98.AQ     Tcko                  0.259   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
    SLICE_X220Y147.SR    net (fanout=87)       4.473   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
    SLICE_X220Y147.CLK   Tsrck                 0.281   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/di_reg[7]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/di_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      5.013ns (0.540ns logic, 4.473ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------
Slack:                  2.621ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/di_reg_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.013ns (Levels of Logic = 0)
  Clock Path Skew:      -0.295ns (1.250 - 1.545)
  Source Clock:         pcie/PIPE_DCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_DCLK_IN rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/di_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X212Y98.AQ     Tcko                  0.259   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
    SLICE_X220Y147.SR    net (fanout=87)       4.473   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
    SLICE_X220Y147.CLK   Tsrck                 0.281   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/di_reg[7]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/di_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      5.013ns (0.540ns logic, 4.473ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------
Slack:                  2.621ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/di_reg_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.013ns (Levels of Logic = 0)
  Clock Path Skew:      -0.295ns (1.250 - 1.545)
  Source Clock:         pcie/PIPE_DCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_DCLK_IN rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/di_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X212Y98.AQ     Tcko                  0.259   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
    SLICE_X220Y147.SR    net (fanout=87)       4.473   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
    SLICE_X220Y147.CLK   Tsrck                 0.281   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/di_reg[7]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/di_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      5.013ns (0.540ns logic, 4.473ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------
Slack:                  2.691ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/di_reg_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.943ns (Levels of Logic = 0)
  Clock Path Skew:      -0.295ns (1.250 - 1.545)
  Source Clock:         pcie/PIPE_DCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_DCLK_IN rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/di_reg_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X212Y98.AQ     Tcko                  0.259   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
    SLICE_X221Y146.SR    net (fanout=87)       4.380   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
    SLICE_X221Y146.CLK   Tsrck                 0.304   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/di_reg[15]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/di_reg_12
    -------------------------------------------------  ---------------------------
    Total                                      4.943ns (0.563ns logic, 4.380ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Slack:                  2.691ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.943ns (Levels of Logic = 0)
  Clock Path Skew:      -0.295ns (1.250 - 1.545)
  Source Clock:         pcie/PIPE_DCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_DCLK_IN rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X212Y98.AQ     Tcko                  0.259   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
    SLICE_X221Y146.SR    net (fanout=87)       4.380   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
    SLICE_X221Y146.CLK   Tsrck                 0.304   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/di_reg[15]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_7
    -------------------------------------------------  ---------------------------
    Total                                      4.943ns (0.563ns logic, 4.380ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Slack:                  2.691ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/di_reg_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.943ns (Levels of Logic = 0)
  Clock Path Skew:      -0.295ns (1.250 - 1.545)
  Source Clock:         pcie/PIPE_DCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_DCLK_IN rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/di_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X212Y98.AQ     Tcko                  0.259   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
    SLICE_X221Y146.SR    net (fanout=87)       4.380   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
    SLICE_X221Y146.CLK   Tsrck                 0.304   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/di_reg[15]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/di_reg_14
    -------------------------------------------------  ---------------------------
    Total                                      4.943ns (0.563ns logic, 4.380ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Slack:                  2.691ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.943ns (Levels of Logic = 0)
  Clock Path Skew:      -0.295ns (1.250 - 1.545)
  Source Clock:         pcie/PIPE_DCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_DCLK_IN rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X212Y98.AQ     Tcko                  0.259   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
    SLICE_X221Y146.SR    net (fanout=87)       4.380   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
    SLICE_X221Y146.CLK   Tsrck                 0.304   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/di_reg[15]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_6
    -------------------------------------------------  ---------------------------
    Total                                      4.943ns (0.563ns logic, 4.380ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Slack:                  2.691ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/di_reg_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.943ns (Levels of Logic = 0)
  Clock Path Skew:      -0.295ns (1.250 - 1.545)
  Source Clock:         pcie/PIPE_DCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_DCLK_IN rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/di_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X212Y98.AQ     Tcko                  0.259   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
    SLICE_X221Y146.SR    net (fanout=87)       4.380   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
    SLICE_X221Y146.CLK   Tsrck                 0.304   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/di_reg[15]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/di_reg_13
    -------------------------------------------------  ---------------------------
    Total                                      4.943ns (0.563ns logic, 4.380ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Slack:                  2.691ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.943ns (Levels of Logic = 0)
  Clock Path Skew:      -0.295ns (1.250 - 1.545)
  Source Clock:         pcie/PIPE_DCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_DCLK_IN rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X212Y98.AQ     Tcko                  0.259   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
    SLICE_X221Y146.SR    net (fanout=87)       4.380   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
    SLICE_X221Y146.CLK   Tsrck                 0.304   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/di_reg[15]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_5
    -------------------------------------------------  ---------------------------
    Total                                      4.943ns (0.563ns logic, 4.380ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Slack:                  2.691ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.943ns (Levels of Logic = 0)
  Clock Path Skew:      -0.295ns (1.250 - 1.545)
  Source Clock:         pcie/PIPE_DCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_DCLK_IN rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X212Y98.AQ     Tcko                  0.259   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
    SLICE_X221Y146.SR    net (fanout=87)       4.380   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
    SLICE_X221Y146.CLK   Tsrck                 0.304   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/di_reg[15]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.943ns (0.563ns logic, 4.380ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Slack:                  2.691ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/di_reg_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.943ns (Levels of Logic = 0)
  Clock Path Skew:      -0.295ns (1.250 - 1.545)
  Source Clock:         pcie/PIPE_DCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_DCLK_IN rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/di_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X212Y98.AQ     Tcko                  0.259   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
    SLICE_X221Y146.SR    net (fanout=87)       4.380   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
    SLICE_X221Y146.CLK   Tsrck                 0.304   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/di_reg[15]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/di_reg_15
    -------------------------------------------------  ---------------------------
    Total                                      4.943ns (0.563ns logic, 4.380ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Slack:                  2.714ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.920ns (Levels of Logic = 0)
  Clock Path Skew:      -0.295ns (1.250 - 1.545)
  Source Clock:         pcie/PIPE_DCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_DCLK_IN rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X212Y98.AQ     Tcko                  0.259   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
    SLICE_X220Y146.SR    net (fanout=87)       4.380   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
    SLICE_X220Y146.CLK   Tsrck                 0.281   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/di_reg[3]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_12
    -------------------------------------------------  ---------------------------
    Total                                      4.920ns (0.540ns logic, 4.380ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------
Slack:                  2.714ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.920ns (Levels of Logic = 0)
  Clock Path Skew:      -0.295ns (1.250 - 1.545)
  Source Clock:         pcie/PIPE_DCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_DCLK_IN rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X212Y98.AQ     Tcko                  0.259   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
    SLICE_X220Y146.SR    net (fanout=87)       4.380   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
    SLICE_X220Y146.CLK   Tsrck                 0.281   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/di_reg[3]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_15
    -------------------------------------------------  ---------------------------
    Total                                      4.920ns (0.540ns logic, 4.380ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------
Slack:                  2.714ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/di_reg_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.920ns (Levels of Logic = 0)
  Clock Path Skew:      -0.295ns (1.250 - 1.545)
  Source Clock:         pcie/PIPE_DCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_DCLK_IN rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/di_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X212Y98.AQ     Tcko                  0.259   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
    SLICE_X220Y146.SR    net (fanout=87)       4.380   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
    SLICE_X220Y146.CLK   Tsrck                 0.281   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/di_reg[3]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/di_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      4.920ns (0.540ns logic, 4.380ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------
Slack:                  2.714ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.920ns (Levels of Logic = 0)
  Clock Path Skew:      -0.295ns (1.250 - 1.545)
  Source Clock:         pcie/PIPE_DCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_DCLK_IN rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X212Y98.AQ     Tcko                  0.259   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
    SLICE_X220Y146.SR    net (fanout=87)       4.380   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
    SLICE_X220Y146.CLK   Tsrck                 0.281   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/di_reg[3]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_14
    -------------------------------------------------  ---------------------------
    Total                                      4.920ns (0.540ns logic, 4.380ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------
Slack:                  2.714ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/di_reg_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.920ns (Levels of Logic = 0)
  Clock Path Skew:      -0.295ns (1.250 - 1.545)
  Source Clock:         pcie/PIPE_DCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_DCLK_IN rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/di_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X212Y98.AQ     Tcko                  0.259   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
    SLICE_X220Y146.SR    net (fanout=87)       4.380   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
    SLICE_X220Y146.CLK   Tsrck                 0.281   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/di_reg[3]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/di_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      4.920ns (0.540ns logic, 4.380ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_125 = PERIOD TIMEGRP "CLK_125" TS_SYSCLK * 1.25 HIGH 50% PRIORITY 2;
--------------------------------------------------------------------------------
Slack: 2.286ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 5.714ns (175.009MHz) (Tgtxper_DRPCLK)
  Physical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
  Logical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
  Location pin: GTXE2_CHANNEL_X1Y11.DRPCLK
  Clock network: pcie/PIPE_DCLK_IN
--------------------------------------------------------------------------------
Slack: 2.286ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 5.714ns (175.009MHz) (Tgtxper_DRPCLK)
  Physical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
  Logical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
  Location pin: GTXE2_CHANNEL_X1Y9.DRPCLK
  Clock network: pcie/PIPE_DCLK_IN
--------------------------------------------------------------------------------
Slack: 2.286ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 5.714ns (175.009MHz) (Tgtxper_DRPCLK)
  Physical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
  Logical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
  Location pin: GTXE2_CHANNEL_X1Y10.DRPCLK
  Clock network: pcie/PIPE_DCLK_IN
--------------------------------------------------------------------------------
Slack: 2.286ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 5.714ns (175.009MHz) (Tgtxper_DRPCLK)
  Physical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
  Logical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
  Location pin: GTXE2_CHANNEL_X1Y8.DRPCLK
  Clock network: pcie/PIPE_DCLK_IN
--------------------------------------------------------------------------------
Slack: 2.286ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 5.714ns (175.009MHz) (Tgtxper_DRPCLK)
  Physical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtx_common.gtxe2_common_i/DRPCLK
  Logical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtx_common.gtxe2_common_i/DRPCLK
  Location pin: GTXE2_COMMON_X1Y2.DRPCLK
  Clock network: pcie/PIPE_DCLK_IN
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tpciper_PIPECLK(Fpipeclk))
  Physical resource: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  Logical resource: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  Location pin: PCIE_X1Y0.PIPECLK
  Clock network: pcie/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK(Trx))
  Physical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Logical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Location pin: GTXE2_CHANNEL_X1Y11.RXUSRCLK
  Clock network: pcie/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK2(Trx2))
  Physical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Logical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Location pin: GTXE2_CHANNEL_X1Y11.RXUSRCLK2
  Clock network: pcie/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK(Ttx))
  Physical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Logical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Location pin: GTXE2_CHANNEL_X1Y11.TXUSRCLK
  Clock network: pcie/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK2(Ttx2))
  Physical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Logical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Location pin: GTXE2_CHANNEL_X1Y11.TXUSRCLK2
  Clock network: pcie/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK(Trx))
  Physical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Logical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Location pin: GTXE2_CHANNEL_X1Y9.RXUSRCLK
  Clock network: pcie/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK2(Trx2))
  Physical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Logical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Location pin: GTXE2_CHANNEL_X1Y9.RXUSRCLK2
  Clock network: pcie/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK(Ttx))
  Physical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Logical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Location pin: GTXE2_CHANNEL_X1Y9.TXUSRCLK
  Clock network: pcie/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK2(Ttx2))
  Physical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Logical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Location pin: GTXE2_CHANNEL_X1Y9.TXUSRCLK2
  Clock network: pcie/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK(Trx))
  Physical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Logical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Location pin: GTXE2_CHANNEL_X1Y10.RXUSRCLK
  Clock network: pcie/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK2(Trx2))
  Physical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Logical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Location pin: GTXE2_CHANNEL_X1Y10.RXUSRCLK2
  Clock network: pcie/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK(Ttx))
  Physical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Logical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Location pin: GTXE2_CHANNEL_X1Y10.TXUSRCLK
  Clock network: pcie/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK2(Ttx2))
  Physical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Logical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Location pin: GTXE2_CHANNEL_X1Y10.TXUSRCLK2
  Clock network: pcie/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK(Trx))
  Physical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Logical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Location pin: GTXE2_CHANNEL_X1Y8.RXUSRCLK
  Clock network: pcie/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK2(Trx2))
  Physical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Logical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Location pin: GTXE2_CHANNEL_X1Y8.RXUSRCLK2
  Clock network: pcie/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK(Ttx))
  Physical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Logical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Location pin: GTXE2_CHANNEL_X1Y8.TXUSRCLK
  Clock network: pcie/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK2(Ttx2))
  Physical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Logical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Location pin: GTXE2_CHANNEL_X1Y8.TXUSRCLK2
  Clock network: pcie/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 6.591ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.409ns (709.723MHz) (Tbcper_I(Fmax))
  Physical resource: pcie/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I0
  Logical resource: pcie/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I0
  Location pin: BUFGCTRL_X0Y3.I0
  Clock network: pcie/ext_clk.pipe_clock_i/clk_125mhz
--------------------------------------------------------------------------------
Slack: 6.591ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.409ns (709.723MHz) (Tbcper_I(Fmax))
  Physical resource: pcie/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I1
  Logical resource: pcie/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I1
  Location pin: BUFGCTRL_X0Y3.I1
  Clock network: pcie/ext_clk.pipe_clock_i/clk_250mhz
--------------------------------------------------------------------------------
Slack: 6.591ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.409ns (709.723MHz) (Tbcper_I(Fmax))
  Physical resource: pcie/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/I0
  Logical resource: pcie/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/I0
  Location pin: BUFGCTRL_X0Y4.I0
  Clock network: pcie/ext_clk.pipe_clock_i/clk_125mhz
--------------------------------------------------------------------------------
Slack: 6.716ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.642ns (Tmpw)
  Physical resource: pcie/ext_clk.pipe_clock_i/pclk_sel_reg2[3]/CLK
  Logical resource: pcie/ext_clk.pipe_clock_i/Mshreg_pclk_sel_reg2_3/CLK
  Location pin: SLICE_X208Y135.CLK
  Clock network: pcie/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 6.716ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.642ns (Tmpw)
  Physical resource: pcie/ext_clk.pipe_clock_i/pclk_sel_reg2[3]/CLK
  Logical resource: pcie/ext_clk.pipe_clock_i/Mshreg_pclk_sel_reg2_3/CLK
  Location pin: SLICE_X208Y135.CLK
  Clock network: pcie/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 6.716ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.642ns (Tmpw)
  Physical resource: pcie/ext_clk.pipe_clock_i/pclk_sel_reg2[0]/CLK
  Logical resource: pcie/ext_clk.pipe_clock_i/Mshreg_pclk_sel_reg2_1/CLK
  Location pin: SLICE_X208Y145.CLK
  Clock network: pcie/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 6.716ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.642ns (Tmpw)
  Physical resource: pcie/ext_clk.pipe_clock_i/pclk_sel_reg2[0]/CLK
  Logical resource: pcie/ext_clk.pipe_clock_i/Mshreg_pclk_sel_reg2_1/CLK
  Location pin: SLICE_X208Y145.CLK
  Clock network: pcie/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 6.716ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.642ns (Tmpw)
  Physical resource: pcie/ext_clk.pipe_clock_i/pclk_sel_reg2[0]/CLK
  Logical resource: pcie/ext_clk.pipe_clock_i/Mshreg_pclk_sel_reg2_0/CLK
  Location pin: SLICE_X208Y145.CLK
  Clock network: pcie/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_USERCLK = PERIOD TIMEGRP "CLK_USERCLK" TS_SYSCLK * 
2.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 725 paths analyzed, 450 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.974ns.
--------------------------------------------------------------------------------
Slack:                  0.026ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.886ns (Levels of Logic = 0)
  Clock Path Skew:      -0.023ns (0.836 - 0.859)
  Source Clock:         pcie/PIPE_USERCLK1_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_USERCLK1_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PCIE_X1Y0.MIMTXWDATA27   Tpcicko_TXRAM         0.511   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                           pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X13Y21.DIADI27    net (fanout=1)        2.832   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/mim_tx_wdata[27]
    RAMB36_X13Y21.CLKARDCLKU Trdck_DIA             0.543   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
                                                           pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    -----------------------------------------------------  ---------------------------
    Total                                          3.886ns (1.054ns logic, 2.832ns route)
                                                           (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  0.517ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.383ns (Levels of Logic = 0)
  Clock Path Skew:      -0.035ns (0.824 - 0.859)
  Source Clock:         pcie/PIPE_USERCLK1_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_USERCLK1_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PCIE_X1Y0.MIMRXWDATA17   Tpcicko_RXRAM         0.516   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                           pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X13Y24.DIADI17    net (fanout=1)        2.324   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/mim_rx_wdata[17]
    RAMB36_X13Y24.CLKARDCLKU Trdck_DIA             0.543   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
                                                           pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    -----------------------------------------------------  ---------------------------
    Total                                          3.383ns (1.059ns logic, 2.324ns route)
                                                           (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack:                  0.548ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.352ns (Levels of Logic = 0)
  Clock Path Skew:      -0.035ns (0.824 - 0.859)
  Source Clock:         pcie/PIPE_USERCLK1_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_USERCLK1_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PCIE_X1Y0.MIMRXWDATA24   Tpcicko_RXRAM         0.513   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                           pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X13Y24.DIADI24    net (fanout=1)        2.296   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/mim_rx_wdata[24]
    RAMB36_X13Y24.CLKARDCLKL Trdck_DIA             0.543   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
                                                           pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    -----------------------------------------------------  ---------------------------
    Total                                          3.352ns (1.056ns logic, 2.296ns route)
                                                           (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack:                  0.585ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.320ns (Levels of Logic = 0)
  Clock Path Skew:      -0.030ns (0.829 - 0.859)
  Source Clock:         pcie/PIPE_USERCLK1_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_USERCLK1_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PCIE_X1Y0.MIMRXWDATA65   Tpcicko_RXRAM         0.526   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                           pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X13Y23.DIADI29    net (fanout=1)        2.251   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/mim_rx_wdata[65]
    RAMB36_X13Y23.CLKARDCLKU Trdck_DIA             0.543   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
                                                           pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    -----------------------------------------------------  ---------------------------
    Total                                          3.320ns (1.069ns logic, 2.251ns route)
                                                           (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack:                  0.628ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.272ns (Levels of Logic = 0)
  Clock Path Skew:      -0.035ns (0.824 - 0.859)
  Source Clock:         pcie/PIPE_USERCLK1_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_USERCLK1_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PCIE_X1Y0.MIMRXWDATA31   Tpcicko_RXRAM         0.517   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                           pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X13Y24.DIADI31    net (fanout=1)        2.212   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/mim_rx_wdata[31]
    RAMB36_X13Y24.CLKARDCLKU Trdck_DIA             0.543   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
                                                           pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    -----------------------------------------------------  ---------------------------
    Total                                          3.272ns (1.060ns logic, 2.212ns route)
                                                           (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack:                  0.642ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.258ns (Levels of Logic = 0)
  Clock Path Skew:      -0.035ns (0.824 - 0.859)
  Source Clock:         pcie/PIPE_USERCLK1_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_USERCLK1_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PCIE_X1Y0.MIMRXWDATA10   Tpcicko_RXRAM         0.516   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                           pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X13Y24.DIADI10    net (fanout=1)        2.199   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/mim_rx_wdata[10]
    RAMB36_X13Y24.CLKARDCLKL Trdck_DIA             0.543   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
                                                           pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    -----------------------------------------------------  ---------------------------
    Total                                          3.258ns (1.059ns logic, 2.199ns route)
                                                           (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack:                  0.807ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.093ns (Levels of Logic = 0)
  Clock Path Skew:      -0.035ns (0.824 - 0.859)
  Source Clock:         pcie/PIPE_USERCLK1_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_USERCLK1_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PCIE_X1Y0.MIMRXWDATA35   Tpcicko_RXRAM         0.521   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                           pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X13Y24.DIPADIP3   net (fanout=1)        2.029   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/mim_rx_wdata[35]
    RAMB36_X13Y24.CLKARDCLKU Trdck_DIPA            0.543   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
                                                           pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    -----------------------------------------------------  ---------------------------
    Total                                          3.093ns (1.064ns logic, 2.029ns route)
                                                           (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack:                  0.825ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.087ns (Levels of Logic = 0)
  Clock Path Skew:      -0.023ns (0.836 - 0.859)
  Source Clock:         pcie/PIPE_USERCLK1_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_USERCLK1_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PCIE_X1Y0.MIMTXWDATA7    Tpcicko_TXRAM         0.517   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                           pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X13Y21.DIADI7     net (fanout=1)        2.027   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/mim_tx_wdata[7]
    RAMB36_X13Y21.CLKARDCLKU Trdck_DIA             0.543   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
                                                           pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    -----------------------------------------------------  ---------------------------
    Total                                          3.087ns (1.060ns logic, 2.027ns route)
                                                           (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack:                  0.962ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl (RAM)
  Requirement:          4.000ns
  Data Path Delay:      2.938ns (Levels of Logic = 0)
  Clock Path Skew:      -0.035ns (0.824 - 0.859)
  Source Clock:         pcie/PIPE_USERCLK1_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_USERCLK1_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PCIE_X1Y0.MIMRXWDATA19   Tpcicko_RXRAM         0.522   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                           pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X13Y24.DIADI19    net (fanout=1)        1.873   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/mim_rx_wdata[19]
    RAMB36_X13Y24.CLKARDCLKU Trdck_DIA             0.543   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
                                                           pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    -----------------------------------------------------  ---------------------------
    Total                                          2.938ns (1.065ns logic, 1.873ns route)
                                                           (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack:                  0.968ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl (RAM)
  Requirement:          4.000ns
  Data Path Delay:      2.937ns (Levels of Logic = 0)
  Clock Path Skew:      -0.030ns (0.829 - 0.859)
  Source Clock:         pcie/PIPE_USERCLK1_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_USERCLK1_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PCIE_X1Y0.MIMRXWDATA61   Tpcicko_RXRAM         0.522   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                           pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X13Y23.DIADI25    net (fanout=1)        1.872   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/mim_rx_wdata[61]
    RAMB36_X13Y23.CLKARDCLKU Trdck_DIA             0.543   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
                                                           pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    -----------------------------------------------------  ---------------------------
    Total                                          2.937ns (1.065ns logic, 1.872ns route)
                                                           (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack:                  0.988ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl (RAM)
  Requirement:          4.000ns
  Data Path Delay:      2.924ns (Levels of Logic = 0)
  Clock Path Skew:      -0.023ns (0.836 - 0.859)
  Source Clock:         pcie/PIPE_USERCLK1_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_USERCLK1_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PCIE_X1Y0.MIMTXWDATA33   Tpcicko_TXRAM         0.520   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                           pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X13Y21.DIPADIP1   net (fanout=1)        1.861   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/mim_tx_wdata[33]
    RAMB36_X13Y21.CLKARDCLKU Trdck_DIPA            0.543   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
                                                           pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    -----------------------------------------------------  ---------------------------
    Total                                          2.924ns (1.063ns logic, 1.861ns route)
                                                           (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack:                  1.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl (RAM)
  Requirement:          4.000ns
  Data Path Delay:      2.867ns (Levels of Logic = 0)
  Clock Path Skew:      -0.023ns (0.836 - 0.859)
  Source Clock:         pcie/PIPE_USERCLK1_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_USERCLK1_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PCIE_X1Y0.MIMTXWDATA13   Tpcicko_TXRAM         0.509   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                           pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X13Y21.DIADI13    net (fanout=1)        1.815   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/mim_tx_wdata[13]
    RAMB36_X13Y21.CLKARDCLKU Trdck_DIA             0.543   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
                                                           pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    -----------------------------------------------------  ---------------------------
    Total                                          2.867ns (1.052ns logic, 1.815ns route)
                                                           (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack:                  1.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl (RAM)
  Requirement:          4.000ns
  Data Path Delay:      2.852ns (Levels of Logic = 0)
  Clock Path Skew:      -0.030ns (0.829 - 0.859)
  Source Clock:         pcie/PIPE_USERCLK1_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_USERCLK1_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PCIE_X1Y0.MIMRXWDATA64   Tpcicko_RXRAM         0.488   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                           pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X13Y23.DIADI28    net (fanout=1)        1.821   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/mim_rx_wdata[64]
    RAMB36_X13Y23.CLKARDCLKL Trdck_DIA             0.543   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
                                                           pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    -----------------------------------------------------  ---------------------------
    Total                                          2.852ns (1.031ns logic, 1.821ns route)
                                                           (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack:                  1.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl (RAM)
  Requirement:          4.000ns
  Data Path Delay:      2.842ns (Levels of Logic = 0)
  Clock Path Skew:      -0.023ns (0.836 - 0.859)
  Source Clock:         pcie/PIPE_USERCLK1_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_USERCLK1_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PCIE_X1Y0.MIMTXWDATA8    Tpcicko_TXRAM         0.497   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                           pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X13Y21.DIADI8     net (fanout=1)        1.802   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/mim_tx_wdata[8]
    RAMB36_X13Y21.CLKARDCLKL Trdck_DIA             0.543   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
                                                           pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    -----------------------------------------------------  ---------------------------
    Total                                          2.842ns (1.040ns logic, 1.802ns route)
                                                           (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack:                  1.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl (RAM)
  Requirement:          4.000ns
  Data Path Delay:      2.819ns (Levels of Logic = 0)
  Clock Path Skew:      -0.021ns (0.838 - 0.859)
  Source Clock:         pcie/PIPE_USERCLK1_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_USERCLK1_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PCIE_X1Y0.MIMTXWDATA48   Tpcicko_TXRAM         0.522   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                           pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X13Y20.DIADI12    net (fanout=1)        1.754   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/mim_tx_wdata[48]
    RAMB36_X13Y20.CLKARDCLKL Trdck_DIA             0.543   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
                                                           pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    -----------------------------------------------------  ---------------------------
    Total                                          2.819ns (1.065ns logic, 1.754ns route)
                                                           (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack:                  1.111ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl (RAM)
  Requirement:          4.000ns
  Data Path Delay:      2.794ns (Levels of Logic = 0)
  Clock Path Skew:      -0.030ns (0.829 - 0.859)
  Source Clock:         pcie/PIPE_USERCLK1_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_USERCLK1_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PCIE_X1Y0.MIMRXWDATA63   Tpcicko_RXRAM         0.500   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                           pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X13Y23.DIADI27    net (fanout=1)        1.751   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/mim_rx_wdata[63]
    RAMB36_X13Y23.CLKARDCLKU Trdck_DIA             0.543   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
                                                           pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    -----------------------------------------------------  ---------------------------
    Total                                          2.794ns (1.043ns logic, 1.751ns route)
                                                           (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack:                  1.122ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl (RAM)
  Requirement:          4.000ns
  Data Path Delay:      2.790ns (Levels of Logic = 0)
  Clock Path Skew:      -0.023ns (0.836 - 0.859)
  Source Clock:         pcie/PIPE_USERCLK1_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_USERCLK1_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PCIE_X1Y0.MIMTXWDATA12   Tpcicko_TXRAM         0.492   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                           pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X13Y21.DIADI12    net (fanout=1)        1.755   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/mim_tx_wdata[12]
    RAMB36_X13Y21.CLKARDCLKL Trdck_DIA             0.543   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
                                                           pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    -----------------------------------------------------  ---------------------------
    Total                                          2.790ns (1.035ns logic, 1.755ns route)
                                                           (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack:                  1.130ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl (RAM)
  Requirement:          4.000ns
  Data Path Delay:      2.775ns (Levels of Logic = 0)
  Clock Path Skew:      -0.030ns (0.829 - 0.859)
  Source Clock:         pcie/PIPE_USERCLK1_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_USERCLK1_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PCIE_X1Y0.MIMRXWDATA67   Tpcicko_RXRAM         0.499   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                           pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X13Y23.DIADI31    net (fanout=1)        1.733   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/mim_rx_wdata[67]
    RAMB36_X13Y23.CLKARDCLKU Trdck_DIA             0.543   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
                                                           pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    -----------------------------------------------------  ---------------------------
    Total                                          2.775ns (1.042ns logic, 1.733ns route)
                                                           (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack:                  1.149ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl (RAM)
  Requirement:          4.000ns
  Data Path Delay:      2.756ns (Levels of Logic = 0)
  Clock Path Skew:      -0.030ns (0.829 - 0.859)
  Source Clock:         pcie/PIPE_USERCLK1_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_USERCLK1_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PCIE_X1Y0.MIMRXWDATA40   Tpcicko_RXRAM         0.477   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                           pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X13Y23.DIADI4     net (fanout=1)        1.736   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/mim_rx_wdata[40]
    RAMB36_X13Y23.CLKARDCLKL Trdck_DIA             0.543   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
                                                           pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    -----------------------------------------------------  ---------------------------
    Total                                          2.756ns (1.020ns logic, 1.736ns route)
                                                           (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack:                  1.152ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl (RAM)
  Requirement:          4.000ns
  Data Path Delay:      2.753ns (Levels of Logic = 0)
  Clock Path Skew:      -0.030ns (0.829 - 0.859)
  Source Clock:         pcie/PIPE_USERCLK1_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_USERCLK1_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PCIE_X1Y0.MIMRXWDATA39   Tpcicko_RXRAM         0.496   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                           pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X13Y23.DIADI3     net (fanout=1)        1.714   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/mim_rx_wdata[39]
    RAMB36_X13Y23.CLKARDCLKU Trdck_DIA             0.543   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
                                                           pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    -----------------------------------------------------  ---------------------------
    Total                                          2.753ns (1.039ns logic, 1.714ns route)
                                                           (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack:                  1.154ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl (RAM)
  Requirement:          4.000ns
  Data Path Delay:      2.746ns (Levels of Logic = 0)
  Clock Path Skew:      -0.035ns (0.824 - 0.859)
  Source Clock:         pcie/PIPE_USERCLK1_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_USERCLK1_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PCIE_X1Y0.MIMRXWDATA23   Tpcicko_RXRAM         0.522   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                           pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X13Y24.DIADI23    net (fanout=1)        1.681   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/mim_rx_wdata[23]
    RAMB36_X13Y24.CLKARDCLKU Trdck_DIA             0.543   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
                                                           pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    -----------------------------------------------------  ---------------------------
    Total                                          2.746ns (1.065ns logic, 1.681ns route)
                                                           (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack:                  1.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl (RAM)
  Requirement:          4.000ns
  Data Path Delay:      2.742ns (Levels of Logic = 0)
  Clock Path Skew:      -0.030ns (0.829 - 0.859)
  Source Clock:         pcie/PIPE_USERCLK1_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_USERCLK1_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PCIE_X1Y0.MIMRXWDATA62   Tpcicko_RXRAM         0.492   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                           pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X13Y23.DIADI26    net (fanout=1)        1.707   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/mim_rx_wdata[62]
    RAMB36_X13Y23.CLKARDCLKL Trdck_DIA             0.543   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
                                                           pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    -----------------------------------------------------  ---------------------------
    Total                                          2.742ns (1.035ns logic, 1.707ns route)
                                                           (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack:                  1.164ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl (RAM)
  Requirement:          4.000ns
  Data Path Delay:      2.741ns (Levels of Logic = 0)
  Clock Path Skew:      -0.030ns (0.829 - 0.859)
  Source Clock:         pcie/PIPE_USERCLK1_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_USERCLK1_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PCIE_X1Y0.MIMRXWDATA50   Tpcicko_RXRAM         0.494   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                           pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X13Y23.DIADI14    net (fanout=1)        1.704   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/mim_rx_wdata[50]
    RAMB36_X13Y23.CLKARDCLKL Trdck_DIA             0.543   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
                                                           pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    -----------------------------------------------------  ---------------------------
    Total                                          2.741ns (1.037ns logic, 1.704ns route)
                                                           (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack:                  1.177ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl (RAM)
  Requirement:          4.000ns
  Data Path Delay:      2.735ns (Levels of Logic = 0)
  Clock Path Skew:      -0.023ns (0.836 - 0.859)
  Source Clock:         pcie/PIPE_USERCLK1_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_USERCLK1_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PCIE_X1Y0.MIMTXWDATA20   Tpcicko_TXRAM         0.510   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                           pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X13Y21.DIADI20    net (fanout=1)        1.682   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/mim_tx_wdata[20]
    RAMB36_X13Y21.CLKARDCLKL Trdck_DIA             0.543   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
                                                           pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    -----------------------------------------------------  ---------------------------
    Total                                          2.735ns (1.053ns logic, 1.682ns route)
                                                           (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack:                  1.182ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl (RAM)
  Requirement:          4.000ns
  Data Path Delay:      2.718ns (Levels of Logic = 0)
  Clock Path Skew:      -0.035ns (0.824 - 0.859)
  Source Clock:         pcie/PIPE_USERCLK1_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_USERCLK1_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PCIE_X1Y0.MIMRXWDATA26   Tpcicko_RXRAM         0.513   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                           pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X13Y24.DIADI26    net (fanout=1)        1.662   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/mim_rx_wdata[26]
    RAMB36_X13Y24.CLKARDCLKL Trdck_DIA             0.543   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
                                                           pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    -----------------------------------------------------  ---------------------------
    Total                                          2.718ns (1.056ns logic, 1.662ns route)
                                                           (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack:                  1.206ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl (RAM)
  Requirement:          4.000ns
  Data Path Delay:      2.708ns (Levels of Logic = 0)
  Clock Path Skew:      -0.021ns (0.838 - 0.859)
  Source Clock:         pcie/PIPE_USERCLK1_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_USERCLK1_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PCIE_X1Y0.MIMTXWDATA56   Tpcicko_TXRAM         0.505   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                           pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X13Y20.DIADI20    net (fanout=1)        1.660   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/mim_tx_wdata[56]
    RAMB36_X13Y20.CLKARDCLKL Trdck_DIA             0.543   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
                                                           pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    -----------------------------------------------------  ---------------------------
    Total                                          2.708ns (1.048ns logic, 1.660ns route)
                                                           (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack:                  1.240ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl (RAM)
  Requirement:          4.000ns
  Data Path Delay:      2.665ns (Levels of Logic = 0)
  Clock Path Skew:      -0.030ns (0.829 - 0.859)
  Source Clock:         pcie/PIPE_USERCLK1_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_USERCLK1_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PCIE_X1Y0.MIMRXWDATA43   Tpcicko_RXRAM         0.498   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                           pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X13Y23.DIADI7     net (fanout=1)        1.624   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/mim_rx_wdata[43]
    RAMB36_X13Y23.CLKARDCLKU Trdck_DIA             0.543   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
                                                           pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    -----------------------------------------------------  ---------------------------
    Total                                          2.665ns (1.041ns logic, 1.624ns route)
                                                           (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack:                  1.246ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl (RAM)
  Requirement:          4.000ns
  Data Path Delay:      2.659ns (Levels of Logic = 0)
  Clock Path Skew:      -0.030ns (0.829 - 0.859)
  Source Clock:         pcie/PIPE_USERCLK1_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_USERCLK1_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PCIE_X1Y0.MIMRXWDATA60   Tpcicko_RXRAM         0.499   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                           pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X13Y23.DIADI24    net (fanout=1)        1.617   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/mim_rx_wdata[60]
    RAMB36_X13Y23.CLKARDCLKL Trdck_DIA             0.543   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
                                                           pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    -----------------------------------------------------  ---------------------------
    Total                                          2.659ns (1.042ns logic, 1.617ns route)
                                                           (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack:                  1.264ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl (RAM)
  Requirement:          4.000ns
  Data Path Delay:      2.648ns (Levels of Logic = 0)
  Clock Path Skew:      -0.023ns (0.836 - 0.859)
  Source Clock:         pcie/PIPE_USERCLK1_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_USERCLK1_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PCIE_X1Y0.MIMTXWDATA35   Tpcicko_TXRAM         0.497   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                           pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X13Y21.DIPADIP3   net (fanout=1)        1.608   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/mim_tx_wdata[35]
    RAMB36_X13Y21.CLKARDCLKU Trdck_DIPA            0.543   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
                                                           pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    -----------------------------------------------------  ---------------------------
    Total                                          2.648ns (1.040ns logic, 1.608ns route)
                                                           (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack:                  1.272ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl (RAM)
  Requirement:          4.000ns
  Data Path Delay:      2.642ns (Levels of Logic = 0)
  Clock Path Skew:      -0.021ns (0.838 - 0.859)
  Source Clock:         pcie/PIPE_USERCLK1_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_USERCLK1_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PCIE_X1Y0.MIMTXWDATA61   Tpcicko_TXRAM         0.506   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                           pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X13Y20.DIADI25    net (fanout=1)        1.593   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/mim_tx_wdata[61]
    RAMB36_X13Y20.CLKARDCLKU Trdck_DIA             0.543   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
                                                           pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    -----------------------------------------------------  ---------------------------
    Total                                          2.642ns (1.049ns logic, 1.593ns route)
                                                           (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_USERCLK = PERIOD TIMEGRP "CLK_USERCLK" TS_SYSCLK * 2.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.000ns (500.000MHz) (Tpciper_USERCLK(Fuserclk))
  Physical resource: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  Logical resource: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  Location pin: PCIE_X1Y0.USERCLK
  Clock network: pcie/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 2.161ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl/CLKARDCLKL
  Logical resource: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl/CLKARDCLKL
  Location pin: RAMB36_X13Y20.CLKARDCLKL
  Clock network: pcie/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 2.161ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl/CLKARDCLKU
  Logical resource: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl/CLKARDCLKU
  Location pin: RAMB36_X13Y20.CLKARDCLKU
  Clock network: pcie/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 2.161ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLKL
  Logical resource: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLKL
  Location pin: RAMB36_X13Y20.CLKBWRCLKL
  Clock network: pcie/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 2.161ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLKU
  Logical resource: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLKU
  Location pin: RAMB36_X13Y20.CLKBWRCLKU
  Clock network: pcie/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 2.161ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl/CLKARDCLKL
  Logical resource: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl/CLKARDCLKL
  Location pin: RAMB36_X13Y24.CLKARDCLKL
  Clock network: pcie/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 2.161ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl/CLKARDCLKU
  Logical resource: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl/CLKARDCLKU
  Location pin: RAMB36_X13Y24.CLKARDCLKU
  Clock network: pcie/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 2.161ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLKL
  Logical resource: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLKL
  Location pin: RAMB36_X13Y24.CLKBWRCLKL
  Clock network: pcie/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 2.161ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLKU
  Logical resource: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLKU
  Location pin: RAMB36_X13Y24.CLKBWRCLKU
  Clock network: pcie/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 2.161ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl/CLKARDCLKL
  Logical resource: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl/CLKARDCLKL
  Location pin: RAMB36_X13Y23.CLKARDCLKL
  Clock network: pcie/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 2.161ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl/CLKARDCLKU
  Logical resource: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl/CLKARDCLKU
  Location pin: RAMB36_X13Y23.CLKARDCLKU
  Clock network: pcie/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 2.161ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLKL
  Logical resource: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLKL
  Location pin: RAMB36_X13Y23.CLKBWRCLKL
  Clock network: pcie/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 2.161ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLKU
  Logical resource: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLKU
  Location pin: RAMB36_X13Y23.CLKBWRCLKU
  Clock network: pcie/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 2.161ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl/CLKARDCLKL
  Logical resource: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl/CLKARDCLKL
  Location pin: RAMB36_X13Y21.CLKARDCLKL
  Clock network: pcie/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 2.161ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl/CLKARDCLKU
  Logical resource: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl/CLKARDCLKU
  Location pin: RAMB36_X13Y21.CLKARDCLKU
  Clock network: pcie/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 2.161ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLKL
  Logical resource: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLKL
  Location pin: RAMB36_X13Y21.CLKBWRCLKL
  Clock network: pcie/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 2.161ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLKU
  Logical resource: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLKU
  Location pin: RAMB36_X13Y21.CLKBWRCLKU
  Clock network: pcie/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 2.591ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.409ns (709.723MHz) (Tbcper_I(Fmax))
  Physical resource: pcie/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/I0
  Logical resource: pcie/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/I0
  Location pin: BUFGCTRL_X0Y5.I0
  Clock network: pcie/ext_clk.pipe_clock_i/userclk1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_USERCLK2 = PERIOD TIMEGRP "CLK_USERCLK2" TS_SYSCLK * 
2.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 132173 paths analyzed, 19312 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------
Slack:                  0.284ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/rx_engine/reg_addr_o_0 (FF)
  Destination:          pcie/app/reg_file/PC_USER2_DMA_LEN_19 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.655ns (Levels of Logic = 3)
  Clock Path Skew:      0.004ns (1.376 - 1.372)
  Source Clock:         pcie/PIPE_USERCLK2_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_USERCLK2_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/app/rx_engine/reg_addr_o_0 to pcie/app/reg_file/PC_USER2_DMA_LEN_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X207Y102.AQ    Tcko                  0.223   user_addr[3]
                                                       pcie/app/rx_engine/reg_addr_o_0
    SLICE_X214Y101.A1    net (fanout=3)        0.617   user_addr[0]
    SLICE_X214Y101.A     Tilo                  0.043   pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev[11]
                                                       pcie/app/reg_file/_n0572_inv111
    SLICE_X203Y101.B5    net (fanout=1)        0.551   pcie/app/reg_file/_n0572_inv11
    SLICE_X203Y101.BMUX  Tilo                  0.148   pcie/app/reg_file/processor_clr_intr
                                                       pcie/app/reg_file/_n0568_inv11
    SLICE_X200Y60.C5     net (fanout=18)       1.502   pcie/app/reg_file/_n0568_inv1
    SLICE_X200Y60.C      Tilo                  0.043   pcie/app/gen2.psg2/rd_len[31]
                                                       pcie/app/reg_file/_n0596_inv1
    SLICE_X200Y53.CE     net (fanout=6)        0.350   pcie/app/reg_file/_n0596_inv
    SLICE_X200Y53.CLK    Tceck                 0.178   pcie/app/reg_file/PC_USER2_DMA_LEN[19]
                                                       pcie/app/reg_file/PC_USER2_DMA_LEN_19
    -------------------------------------------------  ---------------------------
    Total                                      3.655ns (0.635ns logic, 3.020ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack:                  0.284ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/rx_engine/reg_addr_o_0 (FF)
  Destination:          pcie/app/reg_file/PC_USER2_DMA_LEN_18 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.655ns (Levels of Logic = 3)
  Clock Path Skew:      0.004ns (1.376 - 1.372)
  Source Clock:         pcie/PIPE_USERCLK2_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_USERCLK2_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/app/rx_engine/reg_addr_o_0 to pcie/app/reg_file/PC_USER2_DMA_LEN_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X207Y102.AQ    Tcko                  0.223   user_addr[3]
                                                       pcie/app/rx_engine/reg_addr_o_0
    SLICE_X214Y101.A1    net (fanout=3)        0.617   user_addr[0]
    SLICE_X214Y101.A     Tilo                  0.043   pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev[11]
                                                       pcie/app/reg_file/_n0572_inv111
    SLICE_X203Y101.B5    net (fanout=1)        0.551   pcie/app/reg_file/_n0572_inv11
    SLICE_X203Y101.BMUX  Tilo                  0.148   pcie/app/reg_file/processor_clr_intr
                                                       pcie/app/reg_file/_n0568_inv11
    SLICE_X200Y60.C5     net (fanout=18)       1.502   pcie/app/reg_file/_n0568_inv1
    SLICE_X200Y60.C      Tilo                  0.043   pcie/app/gen2.psg2/rd_len[31]
                                                       pcie/app/reg_file/_n0596_inv1
    SLICE_X200Y53.CE     net (fanout=6)        0.350   pcie/app/reg_file/_n0596_inv
    SLICE_X200Y53.CLK    Tceck                 0.178   pcie/app/reg_file/PC_USER2_DMA_LEN[19]
                                                       pcie/app/reg_file/PC_USER2_DMA_LEN_18
    -------------------------------------------------  ---------------------------
    Total                                      3.655ns (0.635ns logic, 3.020ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack:                  0.284ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/rx_engine/reg_addr_o_0 (FF)
  Destination:          pcie/app/reg_file/PC_USER2_DMA_LEN_17 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.655ns (Levels of Logic = 3)
  Clock Path Skew:      0.004ns (1.376 - 1.372)
  Source Clock:         pcie/PIPE_USERCLK2_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_USERCLK2_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/app/rx_engine/reg_addr_o_0 to pcie/app/reg_file/PC_USER2_DMA_LEN_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X207Y102.AQ    Tcko                  0.223   user_addr[3]
                                                       pcie/app/rx_engine/reg_addr_o_0
    SLICE_X214Y101.A1    net (fanout=3)        0.617   user_addr[0]
    SLICE_X214Y101.A     Tilo                  0.043   pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev[11]
                                                       pcie/app/reg_file/_n0572_inv111
    SLICE_X203Y101.B5    net (fanout=1)        0.551   pcie/app/reg_file/_n0572_inv11
    SLICE_X203Y101.BMUX  Tilo                  0.148   pcie/app/reg_file/processor_clr_intr
                                                       pcie/app/reg_file/_n0568_inv11
    SLICE_X200Y60.C5     net (fanout=18)       1.502   pcie/app/reg_file/_n0568_inv1
    SLICE_X200Y60.C      Tilo                  0.043   pcie/app/gen2.psg2/rd_len[31]
                                                       pcie/app/reg_file/_n0596_inv1
    SLICE_X200Y53.CE     net (fanout=6)        0.350   pcie/app/reg_file/_n0596_inv
    SLICE_X200Y53.CLK    Tceck                 0.178   pcie/app/reg_file/PC_USER2_DMA_LEN[19]
                                                       pcie/app/reg_file/PC_USER2_DMA_LEN_17
    -------------------------------------------------  ---------------------------
    Total                                      3.655ns (0.635ns logic, 3.020ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack:                  0.284ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/rx_engine/reg_addr_o_0 (FF)
  Destination:          pcie/app/reg_file/PC_USER2_DMA_LEN_16 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.655ns (Levels of Logic = 3)
  Clock Path Skew:      0.004ns (1.376 - 1.372)
  Source Clock:         pcie/PIPE_USERCLK2_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_USERCLK2_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/app/rx_engine/reg_addr_o_0 to pcie/app/reg_file/PC_USER2_DMA_LEN_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X207Y102.AQ    Tcko                  0.223   user_addr[3]
                                                       pcie/app/rx_engine/reg_addr_o_0
    SLICE_X214Y101.A1    net (fanout=3)        0.617   user_addr[0]
    SLICE_X214Y101.A     Tilo                  0.043   pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev[11]
                                                       pcie/app/reg_file/_n0572_inv111
    SLICE_X203Y101.B5    net (fanout=1)        0.551   pcie/app/reg_file/_n0572_inv11
    SLICE_X203Y101.BMUX  Tilo                  0.148   pcie/app/reg_file/processor_clr_intr
                                                       pcie/app/reg_file/_n0568_inv11
    SLICE_X200Y60.C5     net (fanout=18)       1.502   pcie/app/reg_file/_n0568_inv1
    SLICE_X200Y60.C      Tilo                  0.043   pcie/app/gen2.psg2/rd_len[31]
                                                       pcie/app/reg_file/_n0596_inv1
    SLICE_X200Y53.CE     net (fanout=6)        0.350   pcie/app/reg_file/_n0596_inv
    SLICE_X200Y53.CLK    Tceck                 0.178   pcie/app/reg_file/PC_USER2_DMA_LEN[19]
                                                       pcie/app/reg_file/PC_USER2_DMA_LEN_16
    -------------------------------------------------  ---------------------------
    Total                                      3.655ns (0.635ns logic, 3.020ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack:                  0.286ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/rx_engine/reg_addr_o_1 (FF)
  Destination:          pcie/app/reg_file/PC_USER2_DMA_LEN_17 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.653ns (Levels of Logic = 3)
  Clock Path Skew:      0.004ns (1.376 - 1.372)
  Source Clock:         pcie/PIPE_USERCLK2_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_USERCLK2_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/app/rx_engine/reg_addr_o_1 to pcie/app/reg_file/PC_USER2_DMA_LEN_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X207Y102.BQ    Tcko                  0.223   user_addr[3]
                                                       pcie/app/rx_engine/reg_addr_o_1
    SLICE_X214Y101.A2    net (fanout=3)        0.615   user_addr[1]
    SLICE_X214Y101.A     Tilo                  0.043   pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev[11]
                                                       pcie/app/reg_file/_n0572_inv111
    SLICE_X203Y101.B5    net (fanout=1)        0.551   pcie/app/reg_file/_n0572_inv11
    SLICE_X203Y101.BMUX  Tilo                  0.148   pcie/app/reg_file/processor_clr_intr
                                                       pcie/app/reg_file/_n0568_inv11
    SLICE_X200Y60.C5     net (fanout=18)       1.502   pcie/app/reg_file/_n0568_inv1
    SLICE_X200Y60.C      Tilo                  0.043   pcie/app/gen2.psg2/rd_len[31]
                                                       pcie/app/reg_file/_n0596_inv1
    SLICE_X200Y53.CE     net (fanout=6)        0.350   pcie/app/reg_file/_n0596_inv
    SLICE_X200Y53.CLK    Tceck                 0.178   pcie/app/reg_file/PC_USER2_DMA_LEN[19]
                                                       pcie/app/reg_file/PC_USER2_DMA_LEN_17
    -------------------------------------------------  ---------------------------
    Total                                      3.653ns (0.635ns logic, 3.018ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack:                  0.286ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/rx_engine/reg_addr_o_1 (FF)
  Destination:          pcie/app/reg_file/PC_USER2_DMA_LEN_19 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.653ns (Levels of Logic = 3)
  Clock Path Skew:      0.004ns (1.376 - 1.372)
  Source Clock:         pcie/PIPE_USERCLK2_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_USERCLK2_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/app/rx_engine/reg_addr_o_1 to pcie/app/reg_file/PC_USER2_DMA_LEN_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X207Y102.BQ    Tcko                  0.223   user_addr[3]
                                                       pcie/app/rx_engine/reg_addr_o_1
    SLICE_X214Y101.A2    net (fanout=3)        0.615   user_addr[1]
    SLICE_X214Y101.A     Tilo                  0.043   pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev[11]
                                                       pcie/app/reg_file/_n0572_inv111
    SLICE_X203Y101.B5    net (fanout=1)        0.551   pcie/app/reg_file/_n0572_inv11
    SLICE_X203Y101.BMUX  Tilo                  0.148   pcie/app/reg_file/processor_clr_intr
                                                       pcie/app/reg_file/_n0568_inv11
    SLICE_X200Y60.C5     net (fanout=18)       1.502   pcie/app/reg_file/_n0568_inv1
    SLICE_X200Y60.C      Tilo                  0.043   pcie/app/gen2.psg2/rd_len[31]
                                                       pcie/app/reg_file/_n0596_inv1
    SLICE_X200Y53.CE     net (fanout=6)        0.350   pcie/app/reg_file/_n0596_inv
    SLICE_X200Y53.CLK    Tceck                 0.178   pcie/app/reg_file/PC_USER2_DMA_LEN[19]
                                                       pcie/app/reg_file/PC_USER2_DMA_LEN_19
    -------------------------------------------------  ---------------------------
    Total                                      3.653ns (0.635ns logic, 3.018ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack:                  0.286ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/rx_engine/reg_addr_o_1 (FF)
  Destination:          pcie/app/reg_file/PC_USER2_DMA_LEN_16 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.653ns (Levels of Logic = 3)
  Clock Path Skew:      0.004ns (1.376 - 1.372)
  Source Clock:         pcie/PIPE_USERCLK2_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_USERCLK2_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/app/rx_engine/reg_addr_o_1 to pcie/app/reg_file/PC_USER2_DMA_LEN_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X207Y102.BQ    Tcko                  0.223   user_addr[3]
                                                       pcie/app/rx_engine/reg_addr_o_1
    SLICE_X214Y101.A2    net (fanout=3)        0.615   user_addr[1]
    SLICE_X214Y101.A     Tilo                  0.043   pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev[11]
                                                       pcie/app/reg_file/_n0572_inv111
    SLICE_X203Y101.B5    net (fanout=1)        0.551   pcie/app/reg_file/_n0572_inv11
    SLICE_X203Y101.BMUX  Tilo                  0.148   pcie/app/reg_file/processor_clr_intr
                                                       pcie/app/reg_file/_n0568_inv11
    SLICE_X200Y60.C5     net (fanout=18)       1.502   pcie/app/reg_file/_n0568_inv1
    SLICE_X200Y60.C      Tilo                  0.043   pcie/app/gen2.psg2/rd_len[31]
                                                       pcie/app/reg_file/_n0596_inv1
    SLICE_X200Y53.CE     net (fanout=6)        0.350   pcie/app/reg_file/_n0596_inv
    SLICE_X200Y53.CLK    Tceck                 0.178   pcie/app/reg_file/PC_USER2_DMA_LEN[19]
                                                       pcie/app/reg_file/PC_USER2_DMA_LEN_16
    -------------------------------------------------  ---------------------------
    Total                                      3.653ns (0.635ns logic, 3.018ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack:                  0.286ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/rx_engine/reg_addr_o_1 (FF)
  Destination:          pcie/app/reg_file/PC_USER2_DMA_LEN_18 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.653ns (Levels of Logic = 3)
  Clock Path Skew:      0.004ns (1.376 - 1.372)
  Source Clock:         pcie/PIPE_USERCLK2_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_USERCLK2_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/app/rx_engine/reg_addr_o_1 to pcie/app/reg_file/PC_USER2_DMA_LEN_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X207Y102.BQ    Tcko                  0.223   user_addr[3]
                                                       pcie/app/rx_engine/reg_addr_o_1
    SLICE_X214Y101.A2    net (fanout=3)        0.615   user_addr[1]
    SLICE_X214Y101.A     Tilo                  0.043   pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev[11]
                                                       pcie/app/reg_file/_n0572_inv111
    SLICE_X203Y101.B5    net (fanout=1)        0.551   pcie/app/reg_file/_n0572_inv11
    SLICE_X203Y101.BMUX  Tilo                  0.148   pcie/app/reg_file/processor_clr_intr
                                                       pcie/app/reg_file/_n0568_inv11
    SLICE_X200Y60.C5     net (fanout=18)       1.502   pcie/app/reg_file/_n0568_inv1
    SLICE_X200Y60.C      Tilo                  0.043   pcie/app/gen2.psg2/rd_len[31]
                                                       pcie/app/reg_file/_n0596_inv1
    SLICE_X200Y53.CE     net (fanout=6)        0.350   pcie/app/reg_file/_n0596_inv
    SLICE_X200Y53.CLK    Tceck                 0.178   pcie/app/reg_file/PC_USER2_DMA_LEN[19]
                                                       pcie/app/reg_file/PC_USER2_DMA_LEN_18
    -------------------------------------------------  ---------------------------
    Total                                      3.653ns (0.635ns logic, 3.018ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack:                  0.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/rx_engine/reg_addr_o_9 (FF)
  Destination:          pcie/app/reg_file/USER2_PC_DMA_LEN_3 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.303ns (Levels of Logic = 3)
  Clock Path Skew:      -0.342ns (1.205 - 1.547)
  Source Clock:         pcie/PIPE_USERCLK2_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_USERCLK2_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/app/rx_engine/reg_addr_o_9 to pcie/app/reg_file/USER2_PC_DMA_LEN_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X217Y97.BQ     Tcko                  0.223   user_addr[11]
                                                       pcie/app/rx_engine/reg_addr_o_9
    SLICE_X214Y101.A3    net (fanout=3)        0.479   user_addr[9]
    SLICE_X214Y101.A     Tilo                  0.043   pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev[11]
                                                       pcie/app/reg_file/_n0572_inv111
    SLICE_X203Y101.B5    net (fanout=1)        0.551   pcie/app/reg_file/_n0572_inv11
    SLICE_X203Y101.BMUX  Tilo                  0.148   pcie/app/reg_file/processor_clr_intr
                                                       pcie/app/reg_file/_n0568_inv11
    SLICE_X198Y143.C6    net (fanout=18)       1.314   pcie/app/reg_file/_n0568_inv1
    SLICE_X198Y143.C     Tilo                  0.043   pcie/app/gen2.psg2/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i
                                                       pcie/app/reg_file/_n0604_inv1
    SLICE_X196Y145.CE    net (fanout=6)        0.324   pcie/app/reg_file/_n0604_inv
    SLICE_X196Y145.CLK   Tceck                 0.178   pcie/app/reg_file/USER2_PC_DMA_LEN[3]
                                                       pcie/app/reg_file/USER2_PC_DMA_LEN_3
    -------------------------------------------------  ---------------------------
    Total                                      3.303ns (0.635ns logic, 2.668ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack:                  0.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/rx_engine/reg_addr_o_9 (FF)
  Destination:          pcie/app/reg_file/USER2_PC_DMA_LEN_2 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.303ns (Levels of Logic = 3)
  Clock Path Skew:      -0.342ns (1.205 - 1.547)
  Source Clock:         pcie/PIPE_USERCLK2_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_USERCLK2_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/app/rx_engine/reg_addr_o_9 to pcie/app/reg_file/USER2_PC_DMA_LEN_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X217Y97.BQ     Tcko                  0.223   user_addr[11]
                                                       pcie/app/rx_engine/reg_addr_o_9
    SLICE_X214Y101.A3    net (fanout=3)        0.479   user_addr[9]
    SLICE_X214Y101.A     Tilo                  0.043   pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev[11]
                                                       pcie/app/reg_file/_n0572_inv111
    SLICE_X203Y101.B5    net (fanout=1)        0.551   pcie/app/reg_file/_n0572_inv11
    SLICE_X203Y101.BMUX  Tilo                  0.148   pcie/app/reg_file/processor_clr_intr
                                                       pcie/app/reg_file/_n0568_inv11
    SLICE_X198Y143.C6    net (fanout=18)       1.314   pcie/app/reg_file/_n0568_inv1
    SLICE_X198Y143.C     Tilo                  0.043   pcie/app/gen2.psg2/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i
                                                       pcie/app/reg_file/_n0604_inv1
    SLICE_X196Y145.CE    net (fanout=6)        0.324   pcie/app/reg_file/_n0604_inv
    SLICE_X196Y145.CLK   Tceck                 0.178   pcie/app/reg_file/USER2_PC_DMA_LEN[3]
                                                       pcie/app/reg_file/USER2_PC_DMA_LEN_2
    -------------------------------------------------  ---------------------------
    Total                                      3.303ns (0.635ns logic, 2.668ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack:                  0.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/rx_engine/reg_addr_o_9 (FF)
  Destination:          pcie/app/reg_file/USER2_PC_DMA_LEN_1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.303ns (Levels of Logic = 3)
  Clock Path Skew:      -0.342ns (1.205 - 1.547)
  Source Clock:         pcie/PIPE_USERCLK2_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_USERCLK2_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/app/rx_engine/reg_addr_o_9 to pcie/app/reg_file/USER2_PC_DMA_LEN_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X217Y97.BQ     Tcko                  0.223   user_addr[11]
                                                       pcie/app/rx_engine/reg_addr_o_9
    SLICE_X214Y101.A3    net (fanout=3)        0.479   user_addr[9]
    SLICE_X214Y101.A     Tilo                  0.043   pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev[11]
                                                       pcie/app/reg_file/_n0572_inv111
    SLICE_X203Y101.B5    net (fanout=1)        0.551   pcie/app/reg_file/_n0572_inv11
    SLICE_X203Y101.BMUX  Tilo                  0.148   pcie/app/reg_file/processor_clr_intr
                                                       pcie/app/reg_file/_n0568_inv11
    SLICE_X198Y143.C6    net (fanout=18)       1.314   pcie/app/reg_file/_n0568_inv1
    SLICE_X198Y143.C     Tilo                  0.043   pcie/app/gen2.psg2/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i
                                                       pcie/app/reg_file/_n0604_inv1
    SLICE_X196Y145.CE    net (fanout=6)        0.324   pcie/app/reg_file/_n0604_inv
    SLICE_X196Y145.CLK   Tceck                 0.178   pcie/app/reg_file/USER2_PC_DMA_LEN[3]
                                                       pcie/app/reg_file/USER2_PC_DMA_LEN_1
    -------------------------------------------------  ---------------------------
    Total                                      3.303ns (0.635ns logic, 2.668ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack:                  0.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/rx_engine/reg_addr_o_9 (FF)
  Destination:          pcie/app/reg_file/USER2_PC_DMA_LEN_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.303ns (Levels of Logic = 3)
  Clock Path Skew:      -0.342ns (1.205 - 1.547)
  Source Clock:         pcie/PIPE_USERCLK2_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_USERCLK2_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/app/rx_engine/reg_addr_o_9 to pcie/app/reg_file/USER2_PC_DMA_LEN_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X217Y97.BQ     Tcko                  0.223   user_addr[11]
                                                       pcie/app/rx_engine/reg_addr_o_9
    SLICE_X214Y101.A3    net (fanout=3)        0.479   user_addr[9]
    SLICE_X214Y101.A     Tilo                  0.043   pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev[11]
                                                       pcie/app/reg_file/_n0572_inv111
    SLICE_X203Y101.B5    net (fanout=1)        0.551   pcie/app/reg_file/_n0572_inv11
    SLICE_X203Y101.BMUX  Tilo                  0.148   pcie/app/reg_file/processor_clr_intr
                                                       pcie/app/reg_file/_n0568_inv11
    SLICE_X198Y143.C6    net (fanout=18)       1.314   pcie/app/reg_file/_n0568_inv1
    SLICE_X198Y143.C     Tilo                  0.043   pcie/app/gen2.psg2/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i
                                                       pcie/app/reg_file/_n0604_inv1
    SLICE_X196Y145.CE    net (fanout=6)        0.324   pcie/app/reg_file/_n0604_inv
    SLICE_X196Y145.CLK   Tceck                 0.178   pcie/app/reg_file/USER2_PC_DMA_LEN[3]
                                                       pcie/app/reg_file/USER2_PC_DMA_LEN_0
    -------------------------------------------------  ---------------------------
    Total                                      3.303ns (0.635ns logic, 2.668ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack:                  0.295ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/reg_file/data_valid_p (FF)
  Destination:          pcie/app/reg_file/USER2_PC_DMA_LEN_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.298ns (Levels of Logic = 3)
  Clock Path Skew:      -0.342ns (1.205 - 1.547)
  Source Clock:         pcie/PIPE_USERCLK2_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_USERCLK2_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/app/reg_file/data_valid_p to pcie/app/reg_file/USER2_PC_DMA_LEN_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X216Y99.AQ     Tcko                  0.259   pcie/app/reg_file/data_valid_p
                                                       pcie/app/reg_file/data_valid_p
    SLICE_X214Y101.A4    net (fanout=2)        0.438   pcie/app/reg_file/data_valid_p
    SLICE_X214Y101.A     Tilo                  0.043   pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev[11]
                                                       pcie/app/reg_file/_n0572_inv111
    SLICE_X203Y101.B5    net (fanout=1)        0.551   pcie/app/reg_file/_n0572_inv11
    SLICE_X203Y101.BMUX  Tilo                  0.148   pcie/app/reg_file/processor_clr_intr
                                                       pcie/app/reg_file/_n0568_inv11
    SLICE_X198Y143.C6    net (fanout=18)       1.314   pcie/app/reg_file/_n0568_inv1
    SLICE_X198Y143.C     Tilo                  0.043   pcie/app/gen2.psg2/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i
                                                       pcie/app/reg_file/_n0604_inv1
    SLICE_X196Y145.CE    net (fanout=6)        0.324   pcie/app/reg_file/_n0604_inv
    SLICE_X196Y145.CLK   Tceck                 0.178   pcie/app/reg_file/USER2_PC_DMA_LEN[3]
                                                       pcie/app/reg_file/USER2_PC_DMA_LEN_0
    -------------------------------------------------  ---------------------------
    Total                                      3.298ns (0.671ns logic, 2.627ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack:                  0.295ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/reg_file/data_valid_p (FF)
  Destination:          pcie/app/reg_file/USER2_PC_DMA_LEN_3 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.298ns (Levels of Logic = 3)
  Clock Path Skew:      -0.342ns (1.205 - 1.547)
  Source Clock:         pcie/PIPE_USERCLK2_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_USERCLK2_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/app/reg_file/data_valid_p to pcie/app/reg_file/USER2_PC_DMA_LEN_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X216Y99.AQ     Tcko                  0.259   pcie/app/reg_file/data_valid_p
                                                       pcie/app/reg_file/data_valid_p
    SLICE_X214Y101.A4    net (fanout=2)        0.438   pcie/app/reg_file/data_valid_p
    SLICE_X214Y101.A     Tilo                  0.043   pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev[11]
                                                       pcie/app/reg_file/_n0572_inv111
    SLICE_X203Y101.B5    net (fanout=1)        0.551   pcie/app/reg_file/_n0572_inv11
    SLICE_X203Y101.BMUX  Tilo                  0.148   pcie/app/reg_file/processor_clr_intr
                                                       pcie/app/reg_file/_n0568_inv11
    SLICE_X198Y143.C6    net (fanout=18)       1.314   pcie/app/reg_file/_n0568_inv1
    SLICE_X198Y143.C     Tilo                  0.043   pcie/app/gen2.psg2/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i
                                                       pcie/app/reg_file/_n0604_inv1
    SLICE_X196Y145.CE    net (fanout=6)        0.324   pcie/app/reg_file/_n0604_inv
    SLICE_X196Y145.CLK   Tceck                 0.178   pcie/app/reg_file/USER2_PC_DMA_LEN[3]
                                                       pcie/app/reg_file/USER2_PC_DMA_LEN_3
    -------------------------------------------------  ---------------------------
    Total                                      3.298ns (0.671ns logic, 2.627ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack:                  0.295ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/reg_file/data_valid_p (FF)
  Destination:          pcie/app/reg_file/USER2_PC_DMA_LEN_2 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.298ns (Levels of Logic = 3)
  Clock Path Skew:      -0.342ns (1.205 - 1.547)
  Source Clock:         pcie/PIPE_USERCLK2_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_USERCLK2_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/app/reg_file/data_valid_p to pcie/app/reg_file/USER2_PC_DMA_LEN_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X216Y99.AQ     Tcko                  0.259   pcie/app/reg_file/data_valid_p
                                                       pcie/app/reg_file/data_valid_p
    SLICE_X214Y101.A4    net (fanout=2)        0.438   pcie/app/reg_file/data_valid_p
    SLICE_X214Y101.A     Tilo                  0.043   pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev[11]
                                                       pcie/app/reg_file/_n0572_inv111
    SLICE_X203Y101.B5    net (fanout=1)        0.551   pcie/app/reg_file/_n0572_inv11
    SLICE_X203Y101.BMUX  Tilo                  0.148   pcie/app/reg_file/processor_clr_intr
                                                       pcie/app/reg_file/_n0568_inv11
    SLICE_X198Y143.C6    net (fanout=18)       1.314   pcie/app/reg_file/_n0568_inv1
    SLICE_X198Y143.C     Tilo                  0.043   pcie/app/gen2.psg2/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i
                                                       pcie/app/reg_file/_n0604_inv1
    SLICE_X196Y145.CE    net (fanout=6)        0.324   pcie/app/reg_file/_n0604_inv
    SLICE_X196Y145.CLK   Tceck                 0.178   pcie/app/reg_file/USER2_PC_DMA_LEN[3]
                                                       pcie/app/reg_file/USER2_PC_DMA_LEN_2
    -------------------------------------------------  ---------------------------
    Total                                      3.298ns (0.671ns logic, 2.627ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack:                  0.295ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/reg_file/data_valid_p (FF)
  Destination:          pcie/app/reg_file/USER2_PC_DMA_LEN_1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.298ns (Levels of Logic = 3)
  Clock Path Skew:      -0.342ns (1.205 - 1.547)
  Source Clock:         pcie/PIPE_USERCLK2_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_USERCLK2_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/app/reg_file/data_valid_p to pcie/app/reg_file/USER2_PC_DMA_LEN_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X216Y99.AQ     Tcko                  0.259   pcie/app/reg_file/data_valid_p
                                                       pcie/app/reg_file/data_valid_p
    SLICE_X214Y101.A4    net (fanout=2)        0.438   pcie/app/reg_file/data_valid_p
    SLICE_X214Y101.A     Tilo                  0.043   pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev[11]
                                                       pcie/app/reg_file/_n0572_inv111
    SLICE_X203Y101.B5    net (fanout=1)        0.551   pcie/app/reg_file/_n0572_inv11
    SLICE_X203Y101.BMUX  Tilo                  0.148   pcie/app/reg_file/processor_clr_intr
                                                       pcie/app/reg_file/_n0568_inv11
    SLICE_X198Y143.C6    net (fanout=18)       1.314   pcie/app/reg_file/_n0568_inv1
    SLICE_X198Y143.C     Tilo                  0.043   pcie/app/gen2.psg2/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i
                                                       pcie/app/reg_file/_n0604_inv1
    SLICE_X196Y145.CE    net (fanout=6)        0.324   pcie/app/reg_file/_n0604_inv
    SLICE_X196Y145.CLK   Tceck                 0.178   pcie/app/reg_file/USER2_PC_DMA_LEN[3]
                                                       pcie/app/reg_file/USER2_PC_DMA_LEN_1
    -------------------------------------------------  ---------------------------
    Total                                      3.298ns (0.671ns logic, 2.627ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack:                  0.296ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/rx_engine/reg_addr_o_9 (FF)
  Destination:          pcie/app/reg_file/USER4_PC_DMA_LEN_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.294ns (Levels of Logic = 3)
  Clock Path Skew:      -0.345ns (1.202 - 1.547)
  Source Clock:         pcie/PIPE_USERCLK2_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_USERCLK2_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/app/rx_engine/reg_addr_o_9 to pcie/app/reg_file/USER4_PC_DMA_LEN_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X217Y97.BQ     Tcko                  0.223   user_addr[11]
                                                       pcie/app/rx_engine/reg_addr_o_9
    SLICE_X214Y101.A3    net (fanout=3)        0.479   user_addr[9]
    SLICE_X214Y101.A     Tilo                  0.043   pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev[11]
                                                       pcie/app/reg_file/_n0572_inv111
    SLICE_X203Y101.B5    net (fanout=1)        0.551   pcie/app/reg_file/_n0572_inv11
    SLICE_X203Y101.BMUX  Tilo                  0.148   pcie/app/reg_file/processor_clr_intr
                                                       pcie/app/reg_file/_n0568_inv11
    SLICE_X200Y136.B6    net (fanout=18)       1.179   pcie/app/reg_file/_n0568_inv1
    SLICE_X200Y136.B     Tilo                  0.043   pcie/app/gen2.psg2/user_stream_data_len_o_4_BRB2
                                                       pcie/app/reg_file/_n0636_inv1
    SLICE_X199Y137.CE    net (fanout=6)        0.427   pcie/app/reg_file/_n0636_inv
    SLICE_X199Y137.CLK   Tceck                 0.201   pcie/app/reg_file/USER4_PC_DMA_LEN[15]
                                                       pcie/app/reg_file/USER4_PC_DMA_LEN_0
    -------------------------------------------------  ---------------------------
    Total                                      3.294ns (0.658ns logic, 2.636ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack:                  0.296ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/rx_engine/reg_addr_o_9 (FF)
  Destination:          pcie/app/reg_file/USER4_PC_DMA_LEN_3 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.294ns (Levels of Logic = 3)
  Clock Path Skew:      -0.345ns (1.202 - 1.547)
  Source Clock:         pcie/PIPE_USERCLK2_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_USERCLK2_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/app/rx_engine/reg_addr_o_9 to pcie/app/reg_file/USER4_PC_DMA_LEN_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X217Y97.BQ     Tcko                  0.223   user_addr[11]
                                                       pcie/app/rx_engine/reg_addr_o_9
    SLICE_X214Y101.A3    net (fanout=3)        0.479   user_addr[9]
    SLICE_X214Y101.A     Tilo                  0.043   pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev[11]
                                                       pcie/app/reg_file/_n0572_inv111
    SLICE_X203Y101.B5    net (fanout=1)        0.551   pcie/app/reg_file/_n0572_inv11
    SLICE_X203Y101.BMUX  Tilo                  0.148   pcie/app/reg_file/processor_clr_intr
                                                       pcie/app/reg_file/_n0568_inv11
    SLICE_X200Y136.B6    net (fanout=18)       1.179   pcie/app/reg_file/_n0568_inv1
    SLICE_X200Y136.B     Tilo                  0.043   pcie/app/gen2.psg2/user_stream_data_len_o_4_BRB2
                                                       pcie/app/reg_file/_n0636_inv1
    SLICE_X199Y137.CE    net (fanout=6)        0.427   pcie/app/reg_file/_n0636_inv
    SLICE_X199Y137.CLK   Tceck                 0.201   pcie/app/reg_file/USER4_PC_DMA_LEN[15]
                                                       pcie/app/reg_file/USER4_PC_DMA_LEN_3
    -------------------------------------------------  ---------------------------
    Total                                      3.294ns (0.658ns logic, 2.636ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack:                  0.296ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/rx_engine/reg_addr_o_9 (FF)
  Destination:          pcie/app/reg_file/USER4_PC_DMA_LEN_14 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.294ns (Levels of Logic = 3)
  Clock Path Skew:      -0.345ns (1.202 - 1.547)
  Source Clock:         pcie/PIPE_USERCLK2_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_USERCLK2_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/app/rx_engine/reg_addr_o_9 to pcie/app/reg_file/USER4_PC_DMA_LEN_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X217Y97.BQ     Tcko                  0.223   user_addr[11]
                                                       pcie/app/rx_engine/reg_addr_o_9
    SLICE_X214Y101.A3    net (fanout=3)        0.479   user_addr[9]
    SLICE_X214Y101.A     Tilo                  0.043   pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev[11]
                                                       pcie/app/reg_file/_n0572_inv111
    SLICE_X203Y101.B5    net (fanout=1)        0.551   pcie/app/reg_file/_n0572_inv11
    SLICE_X203Y101.BMUX  Tilo                  0.148   pcie/app/reg_file/processor_clr_intr
                                                       pcie/app/reg_file/_n0568_inv11
    SLICE_X200Y136.B6    net (fanout=18)       1.179   pcie/app/reg_file/_n0568_inv1
    SLICE_X200Y136.B     Tilo                  0.043   pcie/app/gen2.psg2/user_stream_data_len_o_4_BRB2
                                                       pcie/app/reg_file/_n0636_inv1
    SLICE_X199Y137.CE    net (fanout=6)        0.427   pcie/app/reg_file/_n0636_inv
    SLICE_X199Y137.CLK   Tceck                 0.201   pcie/app/reg_file/USER4_PC_DMA_LEN[15]
                                                       pcie/app/reg_file/USER4_PC_DMA_LEN_14
    -------------------------------------------------  ---------------------------
    Total                                      3.294ns (0.658ns logic, 2.636ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack:                  0.296ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/rx_engine/reg_addr_o_9 (FF)
  Destination:          pcie/app/reg_file/USER4_PC_DMA_LEN_2 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.294ns (Levels of Logic = 3)
  Clock Path Skew:      -0.345ns (1.202 - 1.547)
  Source Clock:         pcie/PIPE_USERCLK2_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_USERCLK2_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/app/rx_engine/reg_addr_o_9 to pcie/app/reg_file/USER4_PC_DMA_LEN_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X217Y97.BQ     Tcko                  0.223   user_addr[11]
                                                       pcie/app/rx_engine/reg_addr_o_9
    SLICE_X214Y101.A3    net (fanout=3)        0.479   user_addr[9]
    SLICE_X214Y101.A     Tilo                  0.043   pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev[11]
                                                       pcie/app/reg_file/_n0572_inv111
    SLICE_X203Y101.B5    net (fanout=1)        0.551   pcie/app/reg_file/_n0572_inv11
    SLICE_X203Y101.BMUX  Tilo                  0.148   pcie/app/reg_file/processor_clr_intr
                                                       pcie/app/reg_file/_n0568_inv11
    SLICE_X200Y136.B6    net (fanout=18)       1.179   pcie/app/reg_file/_n0568_inv1
    SLICE_X200Y136.B     Tilo                  0.043   pcie/app/gen2.psg2/user_stream_data_len_o_4_BRB2
                                                       pcie/app/reg_file/_n0636_inv1
    SLICE_X199Y137.CE    net (fanout=6)        0.427   pcie/app/reg_file/_n0636_inv
    SLICE_X199Y137.CLK   Tceck                 0.201   pcie/app/reg_file/USER4_PC_DMA_LEN[15]
                                                       pcie/app/reg_file/USER4_PC_DMA_LEN_2
    -------------------------------------------------  ---------------------------
    Total                                      3.294ns (0.658ns logic, 2.636ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack:                  0.296ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/rx_engine/reg_addr_o_9 (FF)
  Destination:          pcie/app/reg_file/USER4_PC_DMA_LEN_13 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.294ns (Levels of Logic = 3)
  Clock Path Skew:      -0.345ns (1.202 - 1.547)
  Source Clock:         pcie/PIPE_USERCLK2_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_USERCLK2_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/app/rx_engine/reg_addr_o_9 to pcie/app/reg_file/USER4_PC_DMA_LEN_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X217Y97.BQ     Tcko                  0.223   user_addr[11]
                                                       pcie/app/rx_engine/reg_addr_o_9
    SLICE_X214Y101.A3    net (fanout=3)        0.479   user_addr[9]
    SLICE_X214Y101.A     Tilo                  0.043   pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev[11]
                                                       pcie/app/reg_file/_n0572_inv111
    SLICE_X203Y101.B5    net (fanout=1)        0.551   pcie/app/reg_file/_n0572_inv11
    SLICE_X203Y101.BMUX  Tilo                  0.148   pcie/app/reg_file/processor_clr_intr
                                                       pcie/app/reg_file/_n0568_inv11
    SLICE_X200Y136.B6    net (fanout=18)       1.179   pcie/app/reg_file/_n0568_inv1
    SLICE_X200Y136.B     Tilo                  0.043   pcie/app/gen2.psg2/user_stream_data_len_o_4_BRB2
                                                       pcie/app/reg_file/_n0636_inv1
    SLICE_X199Y137.CE    net (fanout=6)        0.427   pcie/app/reg_file/_n0636_inv
    SLICE_X199Y137.CLK   Tceck                 0.201   pcie/app/reg_file/USER4_PC_DMA_LEN[15]
                                                       pcie/app/reg_file/USER4_PC_DMA_LEN_13
    -------------------------------------------------  ---------------------------
    Total                                      3.294ns (0.658ns logic, 2.636ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack:                  0.296ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/rx_engine/reg_addr_o_9 (FF)
  Destination:          pcie/app/reg_file/USER4_PC_DMA_LEN_1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.294ns (Levels of Logic = 3)
  Clock Path Skew:      -0.345ns (1.202 - 1.547)
  Source Clock:         pcie/PIPE_USERCLK2_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_USERCLK2_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/app/rx_engine/reg_addr_o_9 to pcie/app/reg_file/USER4_PC_DMA_LEN_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X217Y97.BQ     Tcko                  0.223   user_addr[11]
                                                       pcie/app/rx_engine/reg_addr_o_9
    SLICE_X214Y101.A3    net (fanout=3)        0.479   user_addr[9]
    SLICE_X214Y101.A     Tilo                  0.043   pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev[11]
                                                       pcie/app/reg_file/_n0572_inv111
    SLICE_X203Y101.B5    net (fanout=1)        0.551   pcie/app/reg_file/_n0572_inv11
    SLICE_X203Y101.BMUX  Tilo                  0.148   pcie/app/reg_file/processor_clr_intr
                                                       pcie/app/reg_file/_n0568_inv11
    SLICE_X200Y136.B6    net (fanout=18)       1.179   pcie/app/reg_file/_n0568_inv1
    SLICE_X200Y136.B     Tilo                  0.043   pcie/app/gen2.psg2/user_stream_data_len_o_4_BRB2
                                                       pcie/app/reg_file/_n0636_inv1
    SLICE_X199Y137.CE    net (fanout=6)        0.427   pcie/app/reg_file/_n0636_inv
    SLICE_X199Y137.CLK   Tceck                 0.201   pcie/app/reg_file/USER4_PC_DMA_LEN[15]
                                                       pcie/app/reg_file/USER4_PC_DMA_LEN_1
    -------------------------------------------------  ---------------------------
    Total                                      3.294ns (0.658ns logic, 2.636ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack:                  0.296ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/rx_engine/reg_addr_o_9 (FF)
  Destination:          pcie/app/reg_file/USER4_PC_DMA_LEN_15 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.294ns (Levels of Logic = 3)
  Clock Path Skew:      -0.345ns (1.202 - 1.547)
  Source Clock:         pcie/PIPE_USERCLK2_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_USERCLK2_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/app/rx_engine/reg_addr_o_9 to pcie/app/reg_file/USER4_PC_DMA_LEN_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X217Y97.BQ     Tcko                  0.223   user_addr[11]
                                                       pcie/app/rx_engine/reg_addr_o_9
    SLICE_X214Y101.A3    net (fanout=3)        0.479   user_addr[9]
    SLICE_X214Y101.A     Tilo                  0.043   pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev[11]
                                                       pcie/app/reg_file/_n0572_inv111
    SLICE_X203Y101.B5    net (fanout=1)        0.551   pcie/app/reg_file/_n0572_inv11
    SLICE_X203Y101.BMUX  Tilo                  0.148   pcie/app/reg_file/processor_clr_intr
                                                       pcie/app/reg_file/_n0568_inv11
    SLICE_X200Y136.B6    net (fanout=18)       1.179   pcie/app/reg_file/_n0568_inv1
    SLICE_X200Y136.B     Tilo                  0.043   pcie/app/gen2.psg2/user_stream_data_len_o_4_BRB2
                                                       pcie/app/reg_file/_n0636_inv1
    SLICE_X199Y137.CE    net (fanout=6)        0.427   pcie/app/reg_file/_n0636_inv
    SLICE_X199Y137.CLK   Tceck                 0.201   pcie/app/reg_file/USER4_PC_DMA_LEN[15]
                                                       pcie/app/reg_file/USER4_PC_DMA_LEN_15
    -------------------------------------------------  ---------------------------
    Total                                      3.294ns (0.658ns logic, 2.636ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack:                  0.296ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/rx_engine/reg_addr_o_9 (FF)
  Destination:          pcie/app/reg_file/USER4_PC_DMA_LEN_12 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.294ns (Levels of Logic = 3)
  Clock Path Skew:      -0.345ns (1.202 - 1.547)
  Source Clock:         pcie/PIPE_USERCLK2_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_USERCLK2_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/app/rx_engine/reg_addr_o_9 to pcie/app/reg_file/USER4_PC_DMA_LEN_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X217Y97.BQ     Tcko                  0.223   user_addr[11]
                                                       pcie/app/rx_engine/reg_addr_o_9
    SLICE_X214Y101.A3    net (fanout=3)        0.479   user_addr[9]
    SLICE_X214Y101.A     Tilo                  0.043   pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev[11]
                                                       pcie/app/reg_file/_n0572_inv111
    SLICE_X203Y101.B5    net (fanout=1)        0.551   pcie/app/reg_file/_n0572_inv11
    SLICE_X203Y101.BMUX  Tilo                  0.148   pcie/app/reg_file/processor_clr_intr
                                                       pcie/app/reg_file/_n0568_inv11
    SLICE_X200Y136.B6    net (fanout=18)       1.179   pcie/app/reg_file/_n0568_inv1
    SLICE_X200Y136.B     Tilo                  0.043   pcie/app/gen2.psg2/user_stream_data_len_o_4_BRB2
                                                       pcie/app/reg_file/_n0636_inv1
    SLICE_X199Y137.CE    net (fanout=6)        0.427   pcie/app/reg_file/_n0636_inv
    SLICE_X199Y137.CLK   Tceck                 0.201   pcie/app/reg_file/USER4_PC_DMA_LEN[15]
                                                       pcie/app/reg_file/USER4_PC_DMA_LEN_12
    -------------------------------------------------  ---------------------------
    Total                                      3.294ns (0.658ns logic, 2.636ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack:                  0.299ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/rx_engine/reg_addr_o_0 (FF)
  Destination:          pcie/app/reg_file/PC_USER2_DMA_LEN_29 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.636ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         pcie/PIPE_USERCLK2_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_USERCLK2_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/app/rx_engine/reg_addr_o_0 to pcie/app/reg_file/PC_USER2_DMA_LEN_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X207Y102.AQ    Tcko                  0.223   user_addr[3]
                                                       pcie/app/rx_engine/reg_addr_o_0
    SLICE_X214Y101.A1    net (fanout=3)        0.617   user_addr[0]
    SLICE_X214Y101.A     Tilo                  0.043   pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev[11]
                                                       pcie/app/reg_file/_n0572_inv111
    SLICE_X203Y101.B5    net (fanout=1)        0.551   pcie/app/reg_file/_n0572_inv11
    SLICE_X203Y101.BMUX  Tilo                  0.148   pcie/app/reg_file/processor_clr_intr
                                                       pcie/app/reg_file/_n0568_inv11
    SLICE_X200Y60.C5     net (fanout=18)       1.502   pcie/app/reg_file/_n0568_inv1
    SLICE_X200Y60.C      Tilo                  0.043   pcie/app/gen2.psg2/rd_len[31]
                                                       pcie/app/reg_file/_n0596_inv1
    SLICE_X198Y62.CE     net (fanout=6)        0.331   pcie/app/reg_file/_n0596_inv
    SLICE_X198Y62.CLK    Tceck                 0.178   pcie/app/reg_file/PC_USER2_DMA_LEN[3]
                                                       pcie/app/reg_file/PC_USER2_DMA_LEN_29
    -------------------------------------------------  ---------------------------
    Total                                      3.636ns (0.635ns logic, 3.001ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack:                  0.299ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/rx_engine/reg_addr_o_0 (FF)
  Destination:          pcie/app/reg_file/PC_USER2_DMA_LEN_31 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.636ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         pcie/PIPE_USERCLK2_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_USERCLK2_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/app/rx_engine/reg_addr_o_0 to pcie/app/reg_file/PC_USER2_DMA_LEN_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X207Y102.AQ    Tcko                  0.223   user_addr[3]
                                                       pcie/app/rx_engine/reg_addr_o_0
    SLICE_X214Y101.A1    net (fanout=3)        0.617   user_addr[0]
    SLICE_X214Y101.A     Tilo                  0.043   pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev[11]
                                                       pcie/app/reg_file/_n0572_inv111
    SLICE_X203Y101.B5    net (fanout=1)        0.551   pcie/app/reg_file/_n0572_inv11
    SLICE_X203Y101.BMUX  Tilo                  0.148   pcie/app/reg_file/processor_clr_intr
                                                       pcie/app/reg_file/_n0568_inv11
    SLICE_X200Y60.C5     net (fanout=18)       1.502   pcie/app/reg_file/_n0568_inv1
    SLICE_X200Y60.C      Tilo                  0.043   pcie/app/gen2.psg2/rd_len[31]
                                                       pcie/app/reg_file/_n0596_inv1
    SLICE_X198Y62.CE     net (fanout=6)        0.331   pcie/app/reg_file/_n0596_inv
    SLICE_X198Y62.CLK    Tceck                 0.178   pcie/app/reg_file/PC_USER2_DMA_LEN[3]
                                                       pcie/app/reg_file/PC_USER2_DMA_LEN_31
    -------------------------------------------------  ---------------------------
    Total                                      3.636ns (0.635ns logic, 3.001ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack:                  0.299ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/rx_engine/reg_addr_o_0 (FF)
  Destination:          pcie/app/reg_file/PC_USER2_DMA_LEN_3 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.636ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         pcie/PIPE_USERCLK2_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_USERCLK2_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/app/rx_engine/reg_addr_o_0 to pcie/app/reg_file/PC_USER2_DMA_LEN_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X207Y102.AQ    Tcko                  0.223   user_addr[3]
                                                       pcie/app/rx_engine/reg_addr_o_0
    SLICE_X214Y101.A1    net (fanout=3)        0.617   user_addr[0]
    SLICE_X214Y101.A     Tilo                  0.043   pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev[11]
                                                       pcie/app/reg_file/_n0572_inv111
    SLICE_X203Y101.B5    net (fanout=1)        0.551   pcie/app/reg_file/_n0572_inv11
    SLICE_X203Y101.BMUX  Tilo                  0.148   pcie/app/reg_file/processor_clr_intr
                                                       pcie/app/reg_file/_n0568_inv11
    SLICE_X200Y60.C5     net (fanout=18)       1.502   pcie/app/reg_file/_n0568_inv1
    SLICE_X200Y60.C      Tilo                  0.043   pcie/app/gen2.psg2/rd_len[31]
                                                       pcie/app/reg_file/_n0596_inv1
    SLICE_X198Y62.CE     net (fanout=6)        0.331   pcie/app/reg_file/_n0596_inv
    SLICE_X198Y62.CLK    Tceck                 0.178   pcie/app/reg_file/PC_USER2_DMA_LEN[3]
                                                       pcie/app/reg_file/PC_USER2_DMA_LEN_3
    -------------------------------------------------  ---------------------------
    Total                                      3.636ns (0.635ns logic, 3.001ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack:                  0.299ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/rx_engine/reg_addr_o_0 (FF)
  Destination:          pcie/app/reg_file/PC_USER2_DMA_LEN_30 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.636ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         pcie/PIPE_USERCLK2_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_USERCLK2_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/app/rx_engine/reg_addr_o_0 to pcie/app/reg_file/PC_USER2_DMA_LEN_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X207Y102.AQ    Tcko                  0.223   user_addr[3]
                                                       pcie/app/rx_engine/reg_addr_o_0
    SLICE_X214Y101.A1    net (fanout=3)        0.617   user_addr[0]
    SLICE_X214Y101.A     Tilo                  0.043   pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev[11]
                                                       pcie/app/reg_file/_n0572_inv111
    SLICE_X203Y101.B5    net (fanout=1)        0.551   pcie/app/reg_file/_n0572_inv11
    SLICE_X203Y101.BMUX  Tilo                  0.148   pcie/app/reg_file/processor_clr_intr
                                                       pcie/app/reg_file/_n0568_inv11
    SLICE_X200Y60.C5     net (fanout=18)       1.502   pcie/app/reg_file/_n0568_inv1
    SLICE_X200Y60.C      Tilo                  0.043   pcie/app/gen2.psg2/rd_len[31]
                                                       pcie/app/reg_file/_n0596_inv1
    SLICE_X198Y62.CE     net (fanout=6)        0.331   pcie/app/reg_file/_n0596_inv
    SLICE_X198Y62.CLK    Tceck                 0.178   pcie/app/reg_file/PC_USER2_DMA_LEN[3]
                                                       pcie/app/reg_file/PC_USER2_DMA_LEN_30
    -------------------------------------------------  ---------------------------
    Total                                      3.636ns (0.635ns logic, 3.001ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack:                  0.299ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/rx_engine/reg_addr_o_0 (FF)
  Destination:          pcie/app/reg_file/PC_USER2_DMA_LEN_1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.636ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         pcie/PIPE_USERCLK2_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_USERCLK2_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/app/rx_engine/reg_addr_o_0 to pcie/app/reg_file/PC_USER2_DMA_LEN_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X207Y102.AQ    Tcko                  0.223   user_addr[3]
                                                       pcie/app/rx_engine/reg_addr_o_0
    SLICE_X214Y101.A1    net (fanout=3)        0.617   user_addr[0]
    SLICE_X214Y101.A     Tilo                  0.043   pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev[11]
                                                       pcie/app/reg_file/_n0572_inv111
    SLICE_X203Y101.B5    net (fanout=1)        0.551   pcie/app/reg_file/_n0572_inv11
    SLICE_X203Y101.BMUX  Tilo                  0.148   pcie/app/reg_file/processor_clr_intr
                                                       pcie/app/reg_file/_n0568_inv11
    SLICE_X200Y60.C5     net (fanout=18)       1.502   pcie/app/reg_file/_n0568_inv1
    SLICE_X200Y60.C      Tilo                  0.043   pcie/app/gen2.psg2/rd_len[31]
                                                       pcie/app/reg_file/_n0596_inv1
    SLICE_X198Y62.CE     net (fanout=6)        0.331   pcie/app/reg_file/_n0596_inv
    SLICE_X198Y62.CLK    Tceck                 0.178   pcie/app/reg_file/PC_USER2_DMA_LEN[3]
                                                       pcie/app/reg_file/PC_USER2_DMA_LEN_1
    -------------------------------------------------  ---------------------------
    Total                                      3.636ns (0.635ns logic, 3.001ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack:                  0.299ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/rx_engine/reg_addr_o_0 (FF)
  Destination:          pcie/app/reg_file/PC_USER2_DMA_LEN_2 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.636ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         pcie/PIPE_USERCLK2_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_USERCLK2_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/app/rx_engine/reg_addr_o_0 to pcie/app/reg_file/PC_USER2_DMA_LEN_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X207Y102.AQ    Tcko                  0.223   user_addr[3]
                                                       pcie/app/rx_engine/reg_addr_o_0
    SLICE_X214Y101.A1    net (fanout=3)        0.617   user_addr[0]
    SLICE_X214Y101.A     Tilo                  0.043   pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev[11]
                                                       pcie/app/reg_file/_n0572_inv111
    SLICE_X203Y101.B5    net (fanout=1)        0.551   pcie/app/reg_file/_n0572_inv11
    SLICE_X203Y101.BMUX  Tilo                  0.148   pcie/app/reg_file/processor_clr_intr
                                                       pcie/app/reg_file/_n0568_inv11
    SLICE_X200Y60.C5     net (fanout=18)       1.502   pcie/app/reg_file/_n0568_inv1
    SLICE_X200Y60.C      Tilo                  0.043   pcie/app/gen2.psg2/rd_len[31]
                                                       pcie/app/reg_file/_n0596_inv1
    SLICE_X198Y62.CE     net (fanout=6)        0.331   pcie/app/reg_file/_n0596_inv
    SLICE_X198Y62.CLK    Tceck                 0.178   pcie/app/reg_file/PC_USER2_DMA_LEN[3]
                                                       pcie/app/reg_file/PC_USER2_DMA_LEN_2
    -------------------------------------------------  ---------------------------
    Total                                      3.636ns (0.635ns logic, 3.001ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_USERCLK2 = PERIOD TIMEGRP "CLK_USERCLK2" TS_SYSCLK * 2.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tpciper_USERCLK2(Fuserclk2))
  Physical resource: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
  Logical resource: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
  Location pin: PCIE_X1Y0.USERCLK2
  Clock network: pcie/PIPE_USERCLK2_IN
--------------------------------------------------------------------------------
Slack: 1.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.000ns
  Low pulse: 2.000ns
  Low pulse limit: 1.167ns (Tmmcmpw_CLKIN1_250_300)
  Physical resource: pcie/app/ucg/mmcm_inst/CLKIN1
  Logical resource: pcie/app/ucg/mmcm_inst/CLKIN1
  Location pin: MMCME2_ADV_X0Y0.CLKIN1
  Clock network: pcie/PIPE_USERCLK2_IN
--------------------------------------------------------------------------------
Slack: 1.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 1.167ns (Tmmcmpw_CLKIN1_250_300)
  Physical resource: pcie/app/ucg/mmcm_inst/CLKIN1
  Logical resource: pcie/app/ucg/mmcm_inst/CLKIN1
  Location pin: MMCME2_ADV_X0Y0.CLKIN1
  Clock network: pcie/PIPE_USERCLK2_IN
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: pcie/app/gen1.psg1/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Logical resource: pcie/app/gen1.psg1/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X14Y18.CLKARDCLKL
  Clock network: pcie/PIPE_USERCLK2_IN
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: pcie/app/gen1.psg1/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKU
  Logical resource: pcie/app/gen1.psg1/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X14Y18.CLKARDCLKU
  Clock network: pcie/PIPE_USERCLK2_IN
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKB)
  Physical resource: pcie/app/gen1.psg1/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Logical resource: pcie/app/gen1.psg1/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X14Y18.CLKBWRCLKL
  Clock network: pcie/PIPE_USERCLK2_IN
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKB)
  Physical resource: pcie/app/gen1.psg1/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKU
  Logical resource: pcie/app/gen1.psg1/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKU
  Location pin: RAMB36_X14Y18.CLKBWRCLKU
  Clock network: pcie/PIPE_USERCLK2_IN
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: pcie/app/gen3.psg3/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Logical resource: pcie/app/gen3.psg3/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X14Y27.CLKARDCLKL
  Clock network: pcie/PIPE_USERCLK2_IN
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: pcie/app/gen3.psg3/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKU
  Logical resource: pcie/app/gen3.psg3/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X14Y27.CLKARDCLKU
  Clock network: pcie/PIPE_USERCLK2_IN
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKB)
  Physical resource: pcie/app/gen3.psg3/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Logical resource: pcie/app/gen3.psg3/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X14Y27.CLKBWRCLKL
  Clock network: pcie/PIPE_USERCLK2_IN
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKB)
  Physical resource: pcie/app/gen3.psg3/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKU
  Logical resource: pcie/app/gen3.psg3/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKU
  Location pin: RAMB36_X14Y27.CLKBWRCLKU
  Clock network: pcie/PIPE_USERCLK2_IN
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: pcie/app/gen4.psg4/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Logical resource: pcie/app/gen4.psg4/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X13Y16.CLKARDCLKL
  Clock network: pcie/PIPE_USERCLK2_IN
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: pcie/app/gen4.psg4/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKU
  Logical resource: pcie/app/gen4.psg4/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X13Y16.CLKARDCLKU
  Clock network: pcie/PIPE_USERCLK2_IN
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKB)
  Physical resource: pcie/app/gen4.psg4/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Logical resource: pcie/app/gen4.psg4/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X13Y16.CLKBWRCLKL
  Clock network: pcie/PIPE_USERCLK2_IN
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKB)
  Physical resource: pcie/app/gen4.psg4/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKU
  Logical resource: pcie/app/gen4.psg4/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKU
  Location pin: RAMB36_X13Y16.CLKBWRCLKU
  Clock network: pcie/PIPE_USERCLK2_IN
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: pcie/app/gen2.psg2/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Logical resource: pcie/app/gen2.psg2/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X14Y28.CLKARDCLKL
  Clock network: pcie/PIPE_USERCLK2_IN
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: pcie/app/gen2.psg2/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKU
  Logical resource: pcie/app/gen2.psg2/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X14Y28.CLKARDCLKU
  Clock network: pcie/PIPE_USERCLK2_IN
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKB)
  Physical resource: pcie/app/gen2.psg2/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Logical resource: pcie/app/gen2.psg2/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X14Y28.CLKBWRCLKL
  Clock network: pcie/PIPE_USERCLK2_IN
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKB)
  Physical resource: pcie/app/gen2.psg2/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKU
  Logical resource: pcie/app/gen2.psg2/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKU
  Location pin: RAMB36_X14Y28.CLKBWRCLKU
  Clock network: pcie/PIPE_USERCLK2_IN
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: pcie/app/gen1.psg1/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Logical resource: pcie/app/gen1.psg1/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X14Y17.CLKARDCLKL
  Clock network: pcie/PIPE_USERCLK2_IN
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: pcie/app/gen1.psg1/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKU
  Logical resource: pcie/app/gen1.psg1/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X14Y17.CLKARDCLKU
  Clock network: pcie/PIPE_USERCLK2_IN
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKB)
  Physical resource: pcie/app/gen1.psg1/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Logical resource: pcie/app/gen1.psg1/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X14Y17.CLKBWRCLKL
  Clock network: pcie/PIPE_USERCLK2_IN
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKB)
  Physical resource: pcie/app/gen1.psg1/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKU
  Logical resource: pcie/app/gen1.psg1/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKU
  Location pin: RAMB36_X14Y17.CLKBWRCLKU
  Clock network: pcie/PIPE_USERCLK2_IN
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: pcie/app/gen3.psg3/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Logical resource: pcie/app/gen3.psg3/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X14Y16.CLKARDCLKL
  Clock network: pcie/PIPE_USERCLK2_IN
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: pcie/app/gen3.psg3/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKU
  Logical resource: pcie/app/gen3.psg3/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X14Y16.CLKARDCLKU
  Clock network: pcie/PIPE_USERCLK2_IN
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKB)
  Physical resource: pcie/app/gen3.psg3/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Logical resource: pcie/app/gen3.psg3/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X14Y16.CLKBWRCLKL
  Clock network: pcie/PIPE_USERCLK2_IN
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKB)
  Physical resource: pcie/app/gen3.psg3/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKU
  Logical resource: pcie/app/gen3.psg3/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKU
  Location pin: RAMB36_X14Y16.CLKBWRCLKU
  Clock network: pcie/PIPE_USERCLK2_IN
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: pcie/app/gen4.psg4/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Logical resource: pcie/app/gen4.psg4/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X13Y17.CLKARDCLKL
  Clock network: pcie/PIPE_USERCLK2_IN
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: pcie/app/gen4.psg4/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKU
  Logical resource: pcie/app/gen4.psg4/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X13Y17.CLKARDCLKU
  Clock network: pcie/PIPE_USERCLK2_IN
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKB)
  Physical resource: pcie/app/gen4.psg4/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Logical resource: pcie/app/gen4.psg4/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X13Y17.CLKBWRCLKL
  Clock network: pcie/PIPE_USERCLK2_IN
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_ICAPCLK = PERIOD TIMEGRP "CLK_ICAPCLK" TS_SYSCLK HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1240 paths analyzed, 729 endpoints analyzed, 6 failing endpoints
 6 timing errors detected. (6 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.340ns.
--------------------------------------------------------------------------------
Slack:                  -0.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/bridge_reset_d (FF)
  Destination:          pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd3 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.561ns (Levels of Logic = 1)
  Clock Path Skew:      -0.313ns (3.402 - 3.715)
  Source Clock:         pcie/PIPE_USERCLK2_IN rising at 8.000ns
  Destination Clock:    pcie/icap_clk rising at 10.000ns
  Clock Uncertainty:    0.194ns

  Clock Uncertainty:          0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/bridge_reset_d to pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X204Y81.BQ     Tcko                  0.259   pcie/user_reset
                                                       pcie/pcie_7x_v1_8_i/bridge_reset_d
    SLICE_X197Y75.A5     net (fanout=80)       0.548   pcie/user_reset
    SLICE_X197Y75.A      Tilo                  0.043   pcie/app/gen4.psg4/fifo2_rd_data[19]
                                                       pcie/app/engine_reset_n_INV_98_o1
    SLICE_X201Y73.SR     net (fanout=4)        0.499   pcie/app/engine_reset_n_INV_98_o
    SLICE_X201Y73.CLK    Trck                  0.212   pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd2-In
                                                       pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      1.561ns (0.514ns logic, 1.047ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack:                  -0.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/bridge_reset_d (FF)
  Destination:          pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd7 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.561ns (Levels of Logic = 1)
  Clock Path Skew:      -0.313ns (3.402 - 3.715)
  Source Clock:         pcie/PIPE_USERCLK2_IN rising at 8.000ns
  Destination Clock:    pcie/icap_clk rising at 10.000ns
  Clock Uncertainty:    0.194ns

  Clock Uncertainty:          0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/bridge_reset_d to pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X204Y81.BQ     Tcko                  0.259   pcie/user_reset
                                                       pcie/pcie_7x_v1_8_i/bridge_reset_d
    SLICE_X197Y75.A5     net (fanout=80)       0.548   pcie/user_reset
    SLICE_X197Y75.A      Tilo                  0.043   pcie/app/gen4.psg4/fifo2_rd_data[19]
                                                       pcie/app/engine_reset_n_INV_98_o1
    SLICE_X201Y73.SR     net (fanout=4)        0.499   pcie/app/engine_reset_n_INV_98_o
    SLICE_X201Y73.CLK    Trck                  0.212   pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd2-In
                                                       pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd7
    -------------------------------------------------  ---------------------------
    Total                                      1.561ns (0.514ns logic, 1.047ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack:                  -0.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/bridge_reset_d (FF)
  Destination:          pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd2 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.561ns (Levels of Logic = 1)
  Clock Path Skew:      -0.313ns (3.402 - 3.715)
  Source Clock:         pcie/PIPE_USERCLK2_IN rising at 8.000ns
  Destination Clock:    pcie/icap_clk rising at 10.000ns
  Clock Uncertainty:    0.194ns

  Clock Uncertainty:          0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/bridge_reset_d to pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X204Y81.BQ     Tcko                  0.259   pcie/user_reset
                                                       pcie/pcie_7x_v1_8_i/bridge_reset_d
    SLICE_X197Y75.A5     net (fanout=80)       0.548   pcie/user_reset
    SLICE_X197Y75.A      Tilo                  0.043   pcie/app/gen4.psg4/fifo2_rd_data[19]
                                                       pcie/app/engine_reset_n_INV_98_o1
    SLICE_X201Y73.SR     net (fanout=4)        0.499   pcie/app/engine_reset_n_INV_98_o
    SLICE_X201Y73.CLK    Trck                  0.212   pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd2-In
                                                       pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      1.561ns (0.514ns logic, 1.047ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack:                  -0.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/bridge_reset_d (FF)
  Destination:          pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd9 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.527ns (Levels of Logic = 1)
  Clock Path Skew:      -0.313ns (3.402 - 3.715)
  Source Clock:         pcie/PIPE_USERCLK2_IN rising at 8.000ns
  Destination Clock:    pcie/icap_clk rising at 10.000ns
  Clock Uncertainty:    0.194ns

  Clock Uncertainty:          0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/bridge_reset_d to pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X204Y81.BQ     Tcko                  0.259   pcie/user_reset
                                                       pcie/pcie_7x_v1_8_i/bridge_reset_d
    SLICE_X197Y75.A5     net (fanout=80)       0.548   pcie/user_reset
    SLICE_X197Y75.A      Tilo                  0.043   pcie/app/gen4.psg4/fifo2_rd_data[19]
                                                       pcie/app/engine_reset_n_INV_98_o1
    SLICE_X201Y73.SR     net (fanout=4)        0.499   pcie/app/engine_reset_n_INV_98_o
    SLICE_X201Y73.CLK    Trck                  0.178   pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd2-In
                                                       pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      1.527ns (0.480ns logic, 1.047ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack:                  -0.010ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/bridge_reset_d (FF)
  Destination:          pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd6 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.503ns (Levels of Logic = 1)
  Clock Path Skew:      -0.313ns (3.402 - 3.715)
  Source Clock:         pcie/PIPE_USERCLK2_IN rising at 8.000ns
  Destination Clock:    pcie/icap_clk rising at 10.000ns
  Clock Uncertainty:    0.194ns

  Clock Uncertainty:          0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/bridge_reset_d to pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X204Y81.BQ     Tcko                  0.259   pcie/user_reset
                                                       pcie/pcie_7x_v1_8_i/bridge_reset_d
    SLICE_X197Y75.A5     net (fanout=80)       0.548   pcie/user_reset
    SLICE_X197Y75.A      Tilo                  0.043   pcie/app/gen4.psg4/fifo2_rd_data[19]
                                                       pcie/app/engine_reset_n_INV_98_o1
    SLICE_X200Y73.SR     net (fanout=4)        0.499   pcie/app/engine_reset_n_INV_98_o
    SLICE_X200Y73.CLK    Trck                  0.154   pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd8
                                                       pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      1.503ns (0.456ns logic, 1.047ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  -0.010ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/bridge_reset_d (FF)
  Destination:          pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd8 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.503ns (Levels of Logic = 1)
  Clock Path Skew:      -0.313ns (3.402 - 3.715)
  Source Clock:         pcie/PIPE_USERCLK2_IN rising at 8.000ns
  Destination Clock:    pcie/icap_clk rising at 10.000ns
  Clock Uncertainty:    0.194ns

  Clock Uncertainty:          0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/bridge_reset_d to pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X204Y81.BQ     Tcko                  0.259   pcie/user_reset
                                                       pcie/pcie_7x_v1_8_i/bridge_reset_d
    SLICE_X197Y75.A5     net (fanout=80)       0.548   pcie/user_reset
    SLICE_X197Y75.A      Tilo                  0.043   pcie/app/gen4.psg4/fifo2_rd_data[19]
                                                       pcie/app/engine_reset_n_INV_98_o1
    SLICE_X200Y73.SR     net (fanout=4)        0.499   pcie/app/engine_reset_n_INV_98_o
    SLICE_X200Y73.CLK    Trck                  0.154   pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd8
                                                       pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd8
    -------------------------------------------------  ---------------------------
    Total                                      1.503ns (0.456ns logic, 1.047ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  0.046ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/user_lnk_up_mux (FF)
  Destination:          pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd7 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.489ns (Levels of Logic = 1)
  Clock Path Skew:      -0.271ns (3.402 - 3.673)
  Source Clock:         pcie/PIPE_USERCLK2_IN rising at 8.000ns
  Destination Clock:    pcie/icap_clk rising at 10.000ns
  Clock Uncertainty:    0.194ns

  Clock Uncertainty:          0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/user_lnk_up_mux to pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X198Y82.AQ     Tcko                  0.259   pcie_link_status_OBUF
                                                       pcie/pcie_7x_v1_8_i/user_lnk_up_mux
    SLICE_X197Y75.A4     net (fanout=9)        0.476   pcie_link_status_OBUF
    SLICE_X197Y75.A      Tilo                  0.043   pcie/app/gen4.psg4/fifo2_rd_data[19]
                                                       pcie/app/engine_reset_n_INV_98_o1
    SLICE_X201Y73.SR     net (fanout=4)        0.499   pcie/app/engine_reset_n_INV_98_o
    SLICE_X201Y73.CLK    Trck                  0.212   pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd2-In
                                                       pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd7
    -------------------------------------------------  ---------------------------
    Total                                      1.489ns (0.514ns logic, 0.975ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack:                  0.046ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/user_lnk_up_mux (FF)
  Destination:          pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd2 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.489ns (Levels of Logic = 1)
  Clock Path Skew:      -0.271ns (3.402 - 3.673)
  Source Clock:         pcie/PIPE_USERCLK2_IN rising at 8.000ns
  Destination Clock:    pcie/icap_clk rising at 10.000ns
  Clock Uncertainty:    0.194ns

  Clock Uncertainty:          0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/user_lnk_up_mux to pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X198Y82.AQ     Tcko                  0.259   pcie_link_status_OBUF
                                                       pcie/pcie_7x_v1_8_i/user_lnk_up_mux
    SLICE_X197Y75.A4     net (fanout=9)        0.476   pcie_link_status_OBUF
    SLICE_X197Y75.A      Tilo                  0.043   pcie/app/gen4.psg4/fifo2_rd_data[19]
                                                       pcie/app/engine_reset_n_INV_98_o1
    SLICE_X201Y73.SR     net (fanout=4)        0.499   pcie/app/engine_reset_n_INV_98_o
    SLICE_X201Y73.CLK    Trck                  0.212   pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd2-In
                                                       pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      1.489ns (0.514ns logic, 0.975ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack:                  0.046ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/user_lnk_up_mux (FF)
  Destination:          pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd3 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.489ns (Levels of Logic = 1)
  Clock Path Skew:      -0.271ns (3.402 - 3.673)
  Source Clock:         pcie/PIPE_USERCLK2_IN rising at 8.000ns
  Destination Clock:    pcie/icap_clk rising at 10.000ns
  Clock Uncertainty:    0.194ns

  Clock Uncertainty:          0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/user_lnk_up_mux to pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X198Y82.AQ     Tcko                  0.259   pcie_link_status_OBUF
                                                       pcie/pcie_7x_v1_8_i/user_lnk_up_mux
    SLICE_X197Y75.A4     net (fanout=9)        0.476   pcie_link_status_OBUF
    SLICE_X197Y75.A      Tilo                  0.043   pcie/app/gen4.psg4/fifo2_rd_data[19]
                                                       pcie/app/engine_reset_n_INV_98_o1
    SLICE_X201Y73.SR     net (fanout=4)        0.499   pcie/app/engine_reset_n_INV_98_o
    SLICE_X201Y73.CLK    Trck                  0.212   pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd2-In
                                                       pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      1.489ns (0.514ns logic, 0.975ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack:                  0.046ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/bridge_reset_d (FF)
  Destination:          pcie/app/ucg/mmcm_drp_inst/Mshreg_LOCKED_P2 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.445ns (Levels of Logic = 1)
  Clock Path Skew:      -0.315ns (3.400 - 3.715)
  Source Clock:         pcie/PIPE_USERCLK2_IN rising at 8.000ns
  Destination Clock:    pcie/icap_clk rising at 10.000ns
  Clock Uncertainty:    0.194ns

  Clock Uncertainty:          0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/bridge_reset_d to pcie/app/ucg/mmcm_drp_inst/Mshreg_LOCKED_P2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X204Y81.BQ     Tcko                  0.259   pcie/user_reset
                                                       pcie/pcie_7x_v1_8_i/bridge_reset_d
    SLICE_X197Y75.A5     net (fanout=80)       0.548   pcie/user_reset
    SLICE_X197Y75.AMUX   Tilo                  0.142   pcie/app/gen4.psg4/fifo2_rd_data[19]
                                                       pcie/app/ucg/mmcm_drp_inst/RST_inv1
    SLICE_X196Y75.CE     net (fanout=1)        0.220   pcie/app/ucg/mmcm_drp_inst/RST_inv
    SLICE_X196Y75.CLK    Tceck                 0.276   pcie/app/ucg/mmcm_drp_inst/LOCKED_P2
                                                       pcie/app/ucg/mmcm_drp_inst/Mshreg_LOCKED_P2
    -------------------------------------------------  ---------------------------
    Total                                      1.445ns (0.677ns logic, 0.768ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack:                  0.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/bridge_reset_d (FF)
  Destination:          pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd4 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.441ns (Levels of Logic = 1)
  Clock Path Skew:      -0.313ns (3.402 - 3.715)
  Source Clock:         pcie/PIPE_USERCLK2_IN rising at 8.000ns
  Destination Clock:    pcie/icap_clk rising at 10.000ns
  Clock Uncertainty:    0.194ns

  Clock Uncertainty:          0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/bridge_reset_d to pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X204Y81.BQ     Tcko                  0.259   pcie/user_reset
                                                       pcie/pcie_7x_v1_8_i/bridge_reset_d
    SLICE_X197Y75.A5     net (fanout=80)       0.548   pcie/user_reset
    SLICE_X197Y75.A      Tilo                  0.043   pcie/app/gen4.psg4/fifo2_rd_data[19]
                                                       pcie/app/engine_reset_n_INV_98_o1
    SLICE_X198Y73.SR     net (fanout=4)        0.404   pcie/app/engine_reset_n_INV_98_o
    SLICE_X198Y73.CLK    Trck                  0.187   pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd5
                                                       pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      1.441ns (0.489ns logic, 0.952ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack:                  0.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/user_lnk_up_mux (FF)
  Destination:          pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd9 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.455ns (Levels of Logic = 1)
  Clock Path Skew:      -0.271ns (3.402 - 3.673)
  Source Clock:         pcie/PIPE_USERCLK2_IN rising at 8.000ns
  Destination Clock:    pcie/icap_clk rising at 10.000ns
  Clock Uncertainty:    0.194ns

  Clock Uncertainty:          0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/user_lnk_up_mux to pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X198Y82.AQ     Tcko                  0.259   pcie_link_status_OBUF
                                                       pcie/pcie_7x_v1_8_i/user_lnk_up_mux
    SLICE_X197Y75.A4     net (fanout=9)        0.476   pcie_link_status_OBUF
    SLICE_X197Y75.A      Tilo                  0.043   pcie/app/gen4.psg4/fifo2_rd_data[19]
                                                       pcie/app/engine_reset_n_INV_98_o1
    SLICE_X201Y73.SR     net (fanout=4)        0.499   pcie/app/engine_reset_n_INV_98_o
    SLICE_X201Y73.CLK    Trck                  0.178   pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd2-In
                                                       pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      1.455ns (0.480ns logic, 0.975ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack:                  0.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/bridge_reset_d (FF)
  Destination:          pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd5 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.408ns (Levels of Logic = 1)
  Clock Path Skew:      -0.313ns (3.402 - 3.715)
  Source Clock:         pcie/PIPE_USERCLK2_IN rising at 8.000ns
  Destination Clock:    pcie/icap_clk rising at 10.000ns
  Clock Uncertainty:    0.194ns

  Clock Uncertainty:          0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/bridge_reset_d to pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X204Y81.BQ     Tcko                  0.259   pcie/user_reset
                                                       pcie/pcie_7x_v1_8_i/bridge_reset_d
    SLICE_X197Y75.A5     net (fanout=80)       0.548   pcie/user_reset
    SLICE_X197Y75.A      Tilo                  0.043   pcie/app/gen4.psg4/fifo2_rd_data[19]
                                                       pcie/app/engine_reset_n_INV_98_o1
    SLICE_X198Y73.SR     net (fanout=4)        0.404   pcie/app/engine_reset_n_INV_98_o
    SLICE_X198Y73.CLK    Trck                  0.154   pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd5
                                                       pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      1.408ns (0.456ns logic, 0.952ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack:                  0.104ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/user_lnk_up_mux (FF)
  Destination:          pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd8 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.431ns (Levels of Logic = 1)
  Clock Path Skew:      -0.271ns (3.402 - 3.673)
  Source Clock:         pcie/PIPE_USERCLK2_IN rising at 8.000ns
  Destination Clock:    pcie/icap_clk rising at 10.000ns
  Clock Uncertainty:    0.194ns

  Clock Uncertainty:          0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/user_lnk_up_mux to pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X198Y82.AQ     Tcko                  0.259   pcie_link_status_OBUF
                                                       pcie/pcie_7x_v1_8_i/user_lnk_up_mux
    SLICE_X197Y75.A4     net (fanout=9)        0.476   pcie_link_status_OBUF
    SLICE_X197Y75.A      Tilo                  0.043   pcie/app/gen4.psg4/fifo2_rd_data[19]
                                                       pcie/app/engine_reset_n_INV_98_o1
    SLICE_X200Y73.SR     net (fanout=4)        0.499   pcie/app/engine_reset_n_INV_98_o
    SLICE_X200Y73.CLK    Trck                  0.154   pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd8
                                                       pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd8
    -------------------------------------------------  ---------------------------
    Total                                      1.431ns (0.456ns logic, 0.975ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack:                  0.104ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/user_lnk_up_mux (FF)
  Destination:          pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd6 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.431ns (Levels of Logic = 1)
  Clock Path Skew:      -0.271ns (3.402 - 3.673)
  Source Clock:         pcie/PIPE_USERCLK2_IN rising at 8.000ns
  Destination Clock:    pcie/icap_clk rising at 10.000ns
  Clock Uncertainty:    0.194ns

  Clock Uncertainty:          0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/user_lnk_up_mux to pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X198Y82.AQ     Tcko                  0.259   pcie_link_status_OBUF
                                                       pcie/pcie_7x_v1_8_i/user_lnk_up_mux
    SLICE_X197Y75.A4     net (fanout=9)        0.476   pcie_link_status_OBUF
    SLICE_X197Y75.A      Tilo                  0.043   pcie/app/gen4.psg4/fifo2_rd_data[19]
                                                       pcie/app/engine_reset_n_INV_98_o1
    SLICE_X200Y73.SR     net (fanout=4)        0.499   pcie/app/engine_reset_n_INV_98_o
    SLICE_X200Y73.CLK    Trck                  0.154   pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd8
                                                       pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      1.431ns (0.456ns logic, 0.975ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack:                  0.144ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/bridge_reset_d (FF)
  Destination:          pcie/app/ucg/mmcm_drp_inst/LOCKED_P2 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.347ns (Levels of Logic = 1)
  Clock Path Skew:      -0.315ns (3.400 - 3.715)
  Source Clock:         pcie/PIPE_USERCLK2_IN rising at 8.000ns
  Destination Clock:    pcie/icap_clk rising at 10.000ns
  Clock Uncertainty:    0.194ns

  Clock Uncertainty:          0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/bridge_reset_d to pcie/app/ucg/mmcm_drp_inst/LOCKED_P2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X204Y81.BQ     Tcko                  0.259   pcie/user_reset
                                                       pcie/pcie_7x_v1_8_i/bridge_reset_d
    SLICE_X197Y75.A5     net (fanout=80)       0.548   pcie/user_reset
    SLICE_X197Y75.AMUX   Tilo                  0.142   pcie/app/gen4.psg4/fifo2_rd_data[19]
                                                       pcie/app/ucg/mmcm_drp_inst/RST_inv1
    SLICE_X196Y75.CE     net (fanout=1)        0.220   pcie/app/ucg/mmcm_drp_inst/RST_inv
    SLICE_X196Y75.CLK    Tceck                 0.178   pcie/app/ucg/mmcm_drp_inst/LOCKED_P2
                                                       pcie/app/ucg/mmcm_drp_inst/LOCKED_P2
    -------------------------------------------------  ---------------------------
    Total                                      1.347ns (0.579ns logic, 0.768ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack:                  0.157ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/user_lnk_up_mux (FF)
  Destination:          pcie/app/ucg/mmcm_drp_inst/Mshreg_LOCKED_P2 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.376ns (Levels of Logic = 1)
  Clock Path Skew:      -0.273ns (3.400 - 3.673)
  Source Clock:         pcie/PIPE_USERCLK2_IN rising at 8.000ns
  Destination Clock:    pcie/icap_clk rising at 10.000ns
  Clock Uncertainty:    0.194ns

  Clock Uncertainty:          0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/user_lnk_up_mux to pcie/app/ucg/mmcm_drp_inst/Mshreg_LOCKED_P2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X198Y82.AQ     Tcko                  0.259   pcie_link_status_OBUF
                                                       pcie/pcie_7x_v1_8_i/user_lnk_up_mux
    SLICE_X197Y75.A4     net (fanout=9)        0.476   pcie_link_status_OBUF
    SLICE_X197Y75.AMUX   Tilo                  0.145   pcie/app/gen4.psg4/fifo2_rd_data[19]
                                                       pcie/app/ucg/mmcm_drp_inst/RST_inv1
    SLICE_X196Y75.CE     net (fanout=1)        0.220   pcie/app/ucg/mmcm_drp_inst/RST_inv
    SLICE_X196Y75.CLK    Tceck                 0.276   pcie/app/ucg/mmcm_drp_inst/LOCKED_P2
                                                       pcie/app/ucg/mmcm_drp_inst/Mshreg_LOCKED_P2
    -------------------------------------------------  ---------------------------
    Total                                      1.376ns (0.680ns logic, 0.696ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------
Slack:                  0.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/bridge_reset_d (FF)
  Destination:          pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd1 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.327ns (Levels of Logic = 1)
  Clock Path Skew:      -0.314ns (3.401 - 3.715)
  Source Clock:         pcie/PIPE_USERCLK2_IN rising at 8.000ns
  Destination Clock:    pcie/icap_clk rising at 10.000ns
  Clock Uncertainty:    0.194ns

  Clock Uncertainty:          0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/bridge_reset_d to pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X204Y81.BQ     Tcko                  0.259   pcie/user_reset
                                                       pcie/pcie_7x_v1_8_i/bridge_reset_d
    SLICE_X197Y75.A5     net (fanout=80)       0.548   pcie/user_reset
    SLICE_X197Y75.A      Tilo                  0.043   pcie/app/gen4.psg4/fifo2_rd_data[19]
                                                       pcie/app/engine_reset_n_INV_98_o1
    SLICE_X198Y74.SR     net (fanout=4)        0.323   pcie/app/engine_reset_n_INV_98_o
    SLICE_X198Y74.CLK    Trck                  0.154   pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd1
                                                       pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.327ns (0.456ns logic, 0.871ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack:                  0.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/user_lnk_up_mux (FF)
  Destination:          pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd4 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.369ns (Levels of Logic = 1)
  Clock Path Skew:      -0.271ns (3.402 - 3.673)
  Source Clock:         pcie/PIPE_USERCLK2_IN rising at 8.000ns
  Destination Clock:    pcie/icap_clk rising at 10.000ns
  Clock Uncertainty:    0.194ns

  Clock Uncertainty:          0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/user_lnk_up_mux to pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X198Y82.AQ     Tcko                  0.259   pcie_link_status_OBUF
                                                       pcie/pcie_7x_v1_8_i/user_lnk_up_mux
    SLICE_X197Y75.A4     net (fanout=9)        0.476   pcie_link_status_OBUF
    SLICE_X197Y75.A      Tilo                  0.043   pcie/app/gen4.psg4/fifo2_rd_data[19]
                                                       pcie/app/engine_reset_n_INV_98_o1
    SLICE_X198Y73.SR     net (fanout=4)        0.404   pcie/app/engine_reset_n_INV_98_o
    SLICE_X198Y73.CLK    Trck                  0.187   pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd5
                                                       pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      1.369ns (0.489ns logic, 0.880ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack:                  0.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/user_lnk_up_mux (FF)
  Destination:          pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd5 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.336ns (Levels of Logic = 1)
  Clock Path Skew:      -0.271ns (3.402 - 3.673)
  Source Clock:         pcie/PIPE_USERCLK2_IN rising at 8.000ns
  Destination Clock:    pcie/icap_clk rising at 10.000ns
  Clock Uncertainty:    0.194ns

  Clock Uncertainty:          0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/user_lnk_up_mux to pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X198Y82.AQ     Tcko                  0.259   pcie_link_status_OBUF
                                                       pcie/pcie_7x_v1_8_i/user_lnk_up_mux
    SLICE_X197Y75.A4     net (fanout=9)        0.476   pcie_link_status_OBUF
    SLICE_X197Y75.A      Tilo                  0.043   pcie/app/gen4.psg4/fifo2_rd_data[19]
                                                       pcie/app/engine_reset_n_INV_98_o1
    SLICE_X198Y73.SR     net (fanout=4)        0.404   pcie/app/engine_reset_n_INV_98_o
    SLICE_X198Y73.CLK    Trck                  0.154   pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd5
                                                       pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      1.336ns (0.456ns logic, 0.880ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack:                  0.255ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/user_lnk_up_mux (FF)
  Destination:          pcie/app/ucg/mmcm_drp_inst/LOCKED_P2 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.278ns (Levels of Logic = 1)
  Clock Path Skew:      -0.273ns (3.400 - 3.673)
  Source Clock:         pcie/PIPE_USERCLK2_IN rising at 8.000ns
  Destination Clock:    pcie/icap_clk rising at 10.000ns
  Clock Uncertainty:    0.194ns

  Clock Uncertainty:          0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/user_lnk_up_mux to pcie/app/ucg/mmcm_drp_inst/LOCKED_P2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X198Y82.AQ     Tcko                  0.259   pcie_link_status_OBUF
                                                       pcie/pcie_7x_v1_8_i/user_lnk_up_mux
    SLICE_X197Y75.A4     net (fanout=9)        0.476   pcie_link_status_OBUF
    SLICE_X197Y75.AMUX   Tilo                  0.145   pcie/app/gen4.psg4/fifo2_rd_data[19]
                                                       pcie/app/ucg/mmcm_drp_inst/RST_inv1
    SLICE_X196Y75.CE     net (fanout=1)        0.220   pcie/app/ucg/mmcm_drp_inst/RST_inv
    SLICE_X196Y75.CLK    Tceck                 0.178   pcie/app/ucg/mmcm_drp_inst/LOCKED_P2
                                                       pcie/app/ucg/mmcm_drp_inst/LOCKED_P2
    -------------------------------------------------  ---------------------------
    Total                                      1.278ns (0.582ns logic, 0.696ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack:                  0.279ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/user_lnk_up_mux (FF)
  Destination:          pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd1 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.255ns (Levels of Logic = 1)
  Clock Path Skew:      -0.272ns (3.401 - 3.673)
  Source Clock:         pcie/PIPE_USERCLK2_IN rising at 8.000ns
  Destination Clock:    pcie/icap_clk rising at 10.000ns
  Clock Uncertainty:    0.194ns

  Clock Uncertainty:          0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/user_lnk_up_mux to pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X198Y82.AQ     Tcko                  0.259   pcie_link_status_OBUF
                                                       pcie/pcie_7x_v1_8_i/user_lnk_up_mux
    SLICE_X197Y75.A4     net (fanout=9)        0.476   pcie_link_status_OBUF
    SLICE_X197Y75.A      Tilo                  0.043   pcie/app/gen4.psg4/fifo2_rd_data[19]
                                                       pcie/app/engine_reset_n_INV_98_o1
    SLICE_X198Y74.SR     net (fanout=4)        0.323   pcie/app/engine_reset_n_INV_98_o
    SLICE_X198Y74.CLK    Trck                  0.154   pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd1
                                                       pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.255ns (0.456ns logic, 0.799ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack:                  0.508ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/reg_file/USR_CTRL_REG_1 (FF)
  Destination:          pcie/app/ucg/mmcm_drp_inst/rom_addr_5 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.035ns (Levels of Logic = 2)
  Clock Path Skew:      -0.263ns (3.404 - 3.667)
  Source Clock:         pcie/PIPE_USERCLK2_IN rising at 8.000ns
  Destination Clock:    pcie/icap_clk rising at 10.000ns
  Clock Uncertainty:    0.194ns

  Clock Uncertainty:          0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/app/reg_file/USR_CTRL_REG_1 to pcie/app/ucg/mmcm_drp_inst/rom_addr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X203Y72.AQ     Tcko                  0.223   pcie/app/reg_file/USR_CTRL_REG[4]
                                                       pcie/app/reg_file/USR_CTRL_REG_1
    SLICE_X198Y71.A5     net (fanout=6)        0.477   pcie/app/reg_file/USR_CTRL_REG[1]
    SLICE_X198Y71.A      Tilo                  0.043   pcie/app/ucg/mmcm_drp_inst/DADDR[0]
                                                       pcie/app/ucg/mmcm_drp_inst/Mcount_rom_addr_xor<5>111
    SLICE_X200Y71.C6     net (fanout=1)        0.315   pcie/app/ucg/mmcm_drp_inst/Mcount_rom_addr_xor<5>11
    SLICE_X200Y71.CLK    Tas                  -0.023   pcie/app/ucg/mmcm_drp_inst/rom_addr[2]
                                                       pcie/app/ucg/mmcm_drp_inst/Mcount_rom_addr_xor<5>12
                                                       pcie/app/ucg/mmcm_drp_inst/rom_addr_5
    -------------------------------------------------  ---------------------------
    Total                                      1.035ns (0.243ns logic, 0.792ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack:                  0.604ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/reg_file/USR_CTRL_REG_2 (FF)
  Destination:          pcie/app/ucg/mmcm_drp_inst/rom_addr_1 (FF)
  Requirement:          2.000ns
  Data Path Delay:      0.941ns (Levels of Logic = 2)
  Clock Path Skew:      -0.261ns (3.406 - 3.667)
  Source Clock:         pcie/PIPE_USERCLK2_IN rising at 8.000ns
  Destination Clock:    pcie/icap_clk rising at 10.000ns
  Clock Uncertainty:    0.194ns

  Clock Uncertainty:          0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/app/reg_file/USR_CTRL_REG_2 to pcie/app/ucg/mmcm_drp_inst/rom_addr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X203Y72.BQ     Tcko                  0.223   pcie/app/reg_file/USR_CTRL_REG[4]
                                                       pcie/app/reg_file/USR_CTRL_REG_2
    SLICE_X200Y71.B4     net (fanout=7)        0.355   pcie/app/reg_file/USR_CTRL_REG[2]
    SLICE_X200Y71.B      Tilo                  0.043   pcie/app/ucg/mmcm_drp_inst/rom_addr[2]
                                                       pcie/app/ucg/mmcm_drp_inst/Mcount_rom_addr_xor<4>121
    SLICE_X200Y70.B4     net (fanout=3)        0.342   pcie/app/ucg/mmcm_drp_inst/Mcount_rom_addr_xor<4>12
    SLICE_X200Y70.CLK    Tas                  -0.022   pcie/app/ucg/mmcm_drp_inst/rom_addr[3]
                                                       pcie/app/ucg/mmcm_drp_inst/Mcount_rom_addr_xor<1>11
                                                       pcie/app/ucg/mmcm_drp_inst/rom_addr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.941ns (0.244ns logic, 0.697ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack:                  0.623ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0 (FF)
  Destination:          pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0 (FF)
  Requirement:          2.000ns
  Data Path Delay:      0.921ns (Levels of Logic = 0)
  Clock Path Skew:      -0.262ns (3.457 - 3.719)
  Source Clock:         pcie/PIPE_USERCLK2_IN rising at 8.000ns
  Destination Clock:    pcie/icap_clk rising at 10.000ns
  Clock Uncertainty:    0.194ns

  Clock Uncertainty:          0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0 to pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X204Y64.AMUX   Tshcko                0.316   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D[6]
                                                       pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0
    SLICE_X205Y53.AX     net (fanout=1)        0.583   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D[0]
    SLICE_X205Y53.CLK    Tdick                 0.022   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg[1]
                                                       pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.921ns (0.338ns logic, 0.583ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack:                  0.624ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4 (FF)
  Destination:          pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4 (FF)
  Requirement:          2.000ns
  Data Path Delay:      0.920ns (Levels of Logic = 0)
  Clock Path Skew:      -0.262ns (3.457 - 3.719)
  Source Clock:         pcie/PIPE_USERCLK2_IN rising at 8.000ns
  Destination Clock:    pcie/icap_clk rising at 10.000ns
  Clock Uncertainty:    0.194ns

  Clock Uncertainty:          0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4 to pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X204Y64.CQ     Tcko                  0.259   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D[6]
                                                       pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4
    SLICE_X204Y53.AX     net (fanout=1)        0.659   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D[4]
    SLICE_X204Y53.CLK    Tdick                 0.002   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg[5]
                                                       pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      0.920ns (0.261ns logic, 0.659ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  0.631ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/reg_file/USR_CTRL_REG_1 (FF)
  Destination:          pcie/app/ucg/mmcm_drp_inst/rom_addr_1 (FF)
  Requirement:          2.000ns
  Data Path Delay:      0.914ns (Levels of Logic = 2)
  Clock Path Skew:      -0.261ns (3.406 - 3.667)
  Source Clock:         pcie/PIPE_USERCLK2_IN rising at 8.000ns
  Destination Clock:    pcie/icap_clk rising at 10.000ns
  Clock Uncertainty:    0.194ns

  Clock Uncertainty:          0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/app/reg_file/USR_CTRL_REG_1 to pcie/app/ucg/mmcm_drp_inst/rom_addr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X203Y72.AQ     Tcko                  0.223   pcie/app/reg_file/USR_CTRL_REG[4]
                                                       pcie/app/reg_file/USR_CTRL_REG_1
    SLICE_X200Y71.B5     net (fanout=6)        0.265   pcie/app/reg_file/USR_CTRL_REG[1]
    SLICE_X200Y71.BMUX   Tilo                  0.146   pcie/app/ucg/mmcm_drp_inst/rom_addr[2]
                                                       pcie/app/ucg/mmcm_drp_inst/Mcount_rom_addr_xor<0>111
    SLICE_X200Y70.B6     net (fanout=2)        0.302   pcie/app/ucg/mmcm_drp_inst/Mcount_rom_addr_xor<0>11
    SLICE_X200Y70.CLK    Tas                  -0.022   pcie/app/ucg/mmcm_drp_inst/rom_addr[3]
                                                       pcie/app/ucg/mmcm_drp_inst/Mcount_rom_addr_xor<1>11
                                                       pcie/app/ucg/mmcm_drp_inst/rom_addr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.914ns (0.347ns logic, 0.567ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack:                  0.655ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/reg_file/USR_CTRL_REG_2 (FF)
  Destination:          pcie/app/ucg/mmcm_drp_inst/rom_addr_2 (FF)
  Requirement:          2.000ns
  Data Path Delay:      0.888ns (Levels of Logic = 2)
  Clock Path Skew:      -0.263ns (3.404 - 3.667)
  Source Clock:         pcie/PIPE_USERCLK2_IN rising at 8.000ns
  Destination Clock:    pcie/icap_clk rising at 10.000ns
  Clock Uncertainty:    0.194ns

  Clock Uncertainty:          0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/app/reg_file/USR_CTRL_REG_2 to pcie/app/ucg/mmcm_drp_inst/rom_addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X203Y72.BQ     Tcko                  0.223   pcie/app/reg_file/USR_CTRL_REG[4]
                                                       pcie/app/reg_file/USR_CTRL_REG_2
    SLICE_X200Y71.B4     net (fanout=7)        0.355   pcie/app/reg_file/USR_CTRL_REG[2]
    SLICE_X200Y71.B      Tilo                  0.043   pcie/app/ucg/mmcm_drp_inst/rom_addr[2]
                                                       pcie/app/ucg/mmcm_drp_inst/Mcount_rom_addr_xor<4>121
    SLICE_X200Y71.D5     net (fanout=3)        0.290   pcie/app/ucg/mmcm_drp_inst/Mcount_rom_addr_xor<4>12
    SLICE_X200Y71.CLK    Tas                  -0.023   pcie/app/ucg/mmcm_drp_inst/rom_addr[2]
                                                       pcie/app/ucg/mmcm_drp_inst/Mcount_rom_addr_xor<2>11
                                                       pcie/app/ucg/mmcm_drp_inst/rom_addr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.888ns (0.243ns logic, 0.645ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  0.660ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/reg_file/USR_CTRL_REG_2 (FF)
  Destination:          pcie/app/ucg/mmcm_drp_inst/rom_addr_5 (FF)
  Requirement:          2.000ns
  Data Path Delay:      0.883ns (Levels of Logic = 2)
  Clock Path Skew:      -0.263ns (3.404 - 3.667)
  Source Clock:         pcie/PIPE_USERCLK2_IN rising at 8.000ns
  Destination Clock:    pcie/icap_clk rising at 10.000ns
  Clock Uncertainty:    0.194ns

  Clock Uncertainty:          0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/app/reg_file/USR_CTRL_REG_2 to pcie/app/ucg/mmcm_drp_inst/rom_addr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X203Y72.BQ     Tcko                  0.223   pcie/app/reg_file/USR_CTRL_REG[4]
                                                       pcie/app/reg_file/USR_CTRL_REG_2
    SLICE_X198Y71.A6     net (fanout=7)        0.325   pcie/app/reg_file/USR_CTRL_REG[2]
    SLICE_X198Y71.A      Tilo                  0.043   pcie/app/ucg/mmcm_drp_inst/DADDR[0]
                                                       pcie/app/ucg/mmcm_drp_inst/Mcount_rom_addr_xor<5>111
    SLICE_X200Y71.C6     net (fanout=1)        0.315   pcie/app/ucg/mmcm_drp_inst/Mcount_rom_addr_xor<5>11
    SLICE_X200Y71.CLK    Tas                  -0.023   pcie/app/ucg/mmcm_drp_inst/rom_addr[2]
                                                       pcie/app/ucg/mmcm_drp_inst/Mcount_rom_addr_xor<5>12
                                                       pcie/app/ucg/mmcm_drp_inst/rom_addr_5
    -------------------------------------------------  ---------------------------
    Total                                      0.883ns (0.243ns logic, 0.640ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack:                  0.676ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5 (FF)
  Destination:          pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_5 (FF)
  Requirement:          2.000ns
  Data Path Delay:      0.868ns (Levels of Logic = 0)
  Clock Path Skew:      -0.262ns (3.457 - 3.719)
  Source Clock:         pcie/PIPE_USERCLK2_IN rising at 8.000ns
  Destination Clock:    pcie/icap_clk rising at 10.000ns
  Clock Uncertainty:    0.194ns

  Clock Uncertainty:          0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5 to pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X204Y64.CMUX   Tshcko                0.317   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D[6]
                                                       pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5
    SLICE_X204Y53.CX     net (fanout=1)        0.551   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D[5]
    SLICE_X204Y53.CLK    Tdick                 0.000   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg[5]
                                                       pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      0.868ns (0.317ns logic, 0.551ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_ICAPCLK = PERIOD TIMEGRP "CLK_ICAPCLK" TS_SYSCLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 10.000ns (100.000MHz) (Tcapper)
  Physical resource: pcie/app/config_ctrl/ICAPE2_inst/CLK
  Logical resource: pcie/app/config_ctrl/ICAPE2_inst/CLK
  Location pin: ICAP_X0Y0.CLK
  Clock network: pcie/icap_clk
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X13Y15.CLKBWRCLKL
  Clock network: pcie/icap_clk
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Logical resource: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Location pin: RAMB36_X13Y15.CLKBWRCLKU
  Clock network: pcie/icap_clk
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X13Y14.CLKBWRCLKL
  Clock network: pcie/icap_clk
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Logical resource: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Location pin: RAMB36_X13Y14.CLKBWRCLKU
  Clock network: pcie/icap_clk
--------------------------------------------------------------------------------
Slack: 8.591ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.409ns (709.723MHz) (Tbcper_I(Fmax))
  Physical resource: pcie/ext_clk.pipe_clock_i/icapclk_i1/I0
  Logical resource: pcie/ext_clk.pipe_clock_i/icapclk_i1/I0
  Location pin: BUFGCTRL_X0Y2.I0
  Clock network: pcie/ext_clk.pipe_clock_i/icap_clk
--------------------------------------------------------------------------------
Slack: 8.716ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.642ns (Tmpw)
  Physical resource: pcie/app/ucg/mmcm_drp_inst/LOCKED_P2/CLK
  Logical resource: pcie/app/ucg/mmcm_drp_inst/Mshreg_LOCKED_P2/CLK
  Location pin: SLICE_X196Y75.CLK
  Clock network: pcie/icap_clk
--------------------------------------------------------------------------------
Slack: 8.716ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.642ns (Tmpw)
  Physical resource: pcie/app/ucg/mmcm_drp_inst/LOCKED_P2/CLK
  Logical resource: pcie/app/ucg/mmcm_drp_inst/Mshreg_LOCKED_P2/CLK
  Location pin: SLICE_X196Y75.CLK
  Clock network: pcie/icap_clk
--------------------------------------------------------------------------------
Slack: 8.716ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.642ns (Tmpw)
  Physical resource: pcie/app/reg_file/user_clk_swch_o/CLK
  Logical resource: pcie/app/reg_file/Mshreg_user_clk_swch_o/CLK
  Location pin: SLICE_X212Y76.CLK
  Clock network: pcie/icap_clk
--------------------------------------------------------------------------------
Slack: 8.716ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.642ns (Tmpw)
  Physical resource: pcie/app/reg_file/user_clk_swch_o/CLK
  Logical resource: pcie/app/reg_file/Mshreg_user_clk_swch_o/CLK
  Location pin: SLICE_X212Y76.CLK
  Clock network: pcie/icap_clk
--------------------------------------------------------------------------------
Slack: 9.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.400ns (Tcl)
  Physical resource: pcie/app/ucg/mmcm_drp_inst/rom_do[2]/CLK
  Logical resource: pcie/app/ucg/mmcm_drp_inst/rom_do_17/CK
  Location pin: SLICE_X199Y51.CLK
  Clock network: pcie/icap_clk
--------------------------------------------------------------------------------
Slack: 9.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.400ns (Tcl)
  Physical resource: pcie/app/ucg/mmcm_drp_inst/rom_do[2]/CLK
  Logical resource: pcie/app/ucg/mmcm_drp_inst/rom_do_18/CK
  Location pin: SLICE_X199Y51.CLK
  Clock network: pcie/icap_clk
--------------------------------------------------------------------------------
Slack: 9.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.400ns (Tcl)
  Physical resource: pcie/app/ucg/mmcm_drp_inst/rom_do[2]/CLK
  Logical resource: pcie/app/ucg/mmcm_drp_inst/rom_do_19/CK
  Location pin: SLICE_X199Y51.CLK
  Clock network: pcie/icap_clk
--------------------------------------------------------------------------------
Slack: 9.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.400ns (Tcl)
  Physical resource: pcie/app/ucg/mmcm_drp_inst/rom_do[2]/CLK
  Logical resource: pcie/app/ucg/mmcm_drp_inst/rom_do_20/CK
  Location pin: SLICE_X199Y51.CLK
  Clock network: pcie/icap_clk
--------------------------------------------------------------------------------
Slack: 9.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.400ns (Tcl)
  Physical resource: pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd5/CLK
  Logical resource: pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd4/CK
  Location pin: SLICE_X198Y73.CLK
  Clock network: pcie/icap_clk
--------------------------------------------------------------------------------
Slack: 9.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd5/SR
  Logical resource: pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd4/SR
  Location pin: SLICE_X198Y73.SR
  Clock network: pcie/app/engine_reset_n_INV_98_o
--------------------------------------------------------------------------------
Slack: 9.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd5/SR
  Logical resource: pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd5/SR
  Location pin: SLICE_X198Y73.SR
  Clock network: pcie/app/engine_reset_n_INV_98_o
--------------------------------------------------------------------------------
Slack: 9.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd1/SR
  Logical resource: pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd1/SR
  Location pin: SLICE_X198Y74.SR
  Clock network: pcie/app/engine_reset_n_INV_98_o
--------------------------------------------------------------------------------
Slack: 9.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.400ns (Tcl)
  Physical resource: pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd2-In/CLK
  Logical resource: pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd2/CK
  Location pin: SLICE_X201Y73.CLK
  Clock network: pcie/icap_clk
--------------------------------------------------------------------------------
Slack: 9.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd2-In/SR
  Logical resource: pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd2/SR
  Location pin: SLICE_X201Y73.SR
  Clock network: pcie/app/engine_reset_n_INV_98_o
--------------------------------------------------------------------------------
Slack: 9.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd2-In/SR
  Logical resource: pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd7/SR
  Location pin: SLICE_X201Y73.SR
  Clock network: pcie/app/engine_reset_n_INV_98_o
--------------------------------------------------------------------------------
Slack: 9.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.400ns (Tcl)
  Physical resource: pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd2-In/CLK
  Logical resource: pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd9/CK
  Location pin: SLICE_X201Y73.CLK
  Clock network: pcie/icap_clk
--------------------------------------------------------------------------------
Slack: 9.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd2-In/SR
  Logical resource: pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd9/SR
  Location pin: SLICE_X201Y73.SR
  Clock network: pcie/app/engine_reset_n_INV_98_o
--------------------------------------------------------------------------------
Slack: 9.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd2-In/SR
  Logical resource: pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd3/SR
  Location pin: SLICE_X201Y73.SR
  Clock network: pcie/app/engine_reset_n_INV_98_o
--------------------------------------------------------------------------------
Slack: 9.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.400ns (Tcl)
  Physical resource: pcie/app/ucg/mmcm_drp_inst/state_count[3]/CLK
  Logical resource: pcie/app/ucg/mmcm_drp_inst/state_count_1/CK
  Location pin: SLICE_X200Y72.CLK
  Clock network: pcie/icap_clk
--------------------------------------------------------------------------------
Slack: 9.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd8/SR
  Logical resource: pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd6/SR
  Location pin: SLICE_X200Y73.SR
  Clock network: pcie/app/engine_reset_n_INV_98_o
--------------------------------------------------------------------------------
Slack: 9.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd8/SR
  Logical resource: pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd8/SR
  Location pin: SLICE_X200Y73.SR
  Clock network: pcie/app/engine_reset_n_INV_98_o
--------------------------------------------------------------------------------
Slack: 9.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.400ns (Tcl)
  Physical resource: pcie/app/ucg/mmcm_drp_inst/rom_do[8]/CLK
  Logical resource: pcie/app/ucg/mmcm_drp_inst/rom_do_21/CK
  Location pin: SLICE_X202Y51.CLK
  Clock network: pcie/icap_clk
--------------------------------------------------------------------------------
Slack: 9.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.400ns (Tcl)
  Physical resource: pcie/app/ucg/mmcm_drp_inst/rom_do[8]/CLK
  Logical resource: pcie/app/ucg/mmcm_drp_inst/rom_do_22/CK
  Location pin: SLICE_X202Y51.CLK
  Clock network: pcie/icap_clk
--------------------------------------------------------------------------------
Slack: 9.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.400ns (Tcl)
  Physical resource: pcie/app/ucg/mmcm_drp_inst/rom_do[8]/CLK
  Logical resource: pcie/app/ucg/mmcm_drp_inst/rom_do_23/CK
  Location pin: SLICE_X202Y51.CLK
  Clock network: pcie/icap_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_USER = PERIOD TIMEGRP "CLK_USER" 250 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.839ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_USER = PERIOD TIMEGRP "CLK_USER" 250 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.161ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Logical resource: ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X12Y15.CLKARDCLKL
  Clock network: user_clk
--------------------------------------------------------------------------------
Slack: 2.161ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Logical resource: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X12Y29.CLKBWRCLKL
  Clock network: user_clk
--------------------------------------------------------------------------------
Slack: 2.161ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Logical resource: ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X12Y27.CLKBWRCLKL
  Clock network: user_clk
--------------------------------------------------------------------------------
Slack: 2.161ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Logical resource: ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X12Y17.CLKARDCLKL
  Clock network: user_clk
--------------------------------------------------------------------------------
Slack: 2.161ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: ult/ula/adpt_wr_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Logical resource: ult/ula/adpt_wr_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X12Y13.CLKARDCLKL
  Clock network: user_clk
--------------------------------------------------------------------------------
Slack: 2.161ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Logical resource: ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X12Y28.CLKBWRCLKL
  Clock network: user_clk
--------------------------------------------------------------------------------
Slack: 2.161ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: ult/ula/adpt_rd_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Logical resource: ult/ula/adpt_rd_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X12Y26.CLKBWRCLKL
  Clock network: user_clk
--------------------------------------------------------------------------------
Slack: 2.161ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Logical resource: ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X12Y19.CLKARDCLKL
  Clock network: user_clk
--------------------------------------------------------------------------------
Slack: 2.591ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.409ns (709.723MHz) (Tbcper_I(Fmax))
  Physical resource: pcie/app/ucg/BUFG_CLK0/I0
  Logical resource: pcie/app/ucg/BUFG_CLK0/I0
  Location pin: BUFGCTRL_X0Y7.I0
  Clock network: pcie/app/ucg/clk0_bufgin
--------------------------------------------------------------------------------
Slack: 3.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg[8]/SR
  Logical resource: ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_8/SR
  Location pin: SLICE_X166Y84.SR
  Clock network: ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]
--------------------------------------------------------------------------------
Slack: 3.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg[8]/SR
  Logical resource: ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_8/SR
  Location pin: SLICE_X166Y84.SR
  Clock network: ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]
--------------------------------------------------------------------------------
Slack: 3.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg[8]/SR
  Logical resource: ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_8/SR
  Location pin: SLICE_X166Y130.SR
  Clock network: ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]
--------------------------------------------------------------------------------
Slack: 3.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg[8]/SR
  Logical resource: ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_8/SR
  Location pin: SLICE_X166Y130.SR
  Clock network: ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]
--------------------------------------------------------------------------------
Slack: 3.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin[3]/SR
  Logical resource: ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2/SR
  Location pin: SLICE_X169Y84.SR
  Clock network: ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]
--------------------------------------------------------------------------------
Slack: 3.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin[3]/SR
  Logical resource: ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_7/SR
  Location pin: SLICE_X169Y84.SR
  Clock network: ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]
--------------------------------------------------------------------------------
Slack: 3.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin[3]/SR
  Logical resource: ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3/SR
  Location pin: SLICE_X169Y84.SR
  Clock network: ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]
--------------------------------------------------------------------------------
Slack: 3.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[5]/SR
  Logical resource: ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1/SR
  Location pin: SLICE_X169Y128.SR
  Clock network: ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]
--------------------------------------------------------------------------------
Slack: 3.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[5]/SR
  Logical resource: ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2/SR
  Location pin: SLICE_X169Y128.SR
  Clock network: ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]
--------------------------------------------------------------------------------
Slack: 3.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.000ns
  Low pulse: 2.000ns
  Low pulse limit: 0.400ns (Tcl)
  Physical resource: ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[5]/CLK
  Logical resource: ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3/CK
  Location pin: SLICE_X169Y128.CLK
  Clock network: user_clk
--------------------------------------------------------------------------------
Slack: 3.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[5]/SR
  Logical resource: ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3/SR
  Location pin: SLICE_X169Y128.SR
  Clock network: ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]
--------------------------------------------------------------------------------
Slack: 3.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[5]/SR
  Logical resource: ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4/SR
  Location pin: SLICE_X169Y128.SR
  Clock network: ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]
--------------------------------------------------------------------------------
Slack: 3.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[5]/SR
  Logical resource: ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_5/SR
  Location pin: SLICE_X169Y128.SR
  Clock network: ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]
--------------------------------------------------------------------------------
Slack: 3.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.000ns
  Low pulse: 2.000ns
  Low pulse limit: 0.400ns (Tcl)
  Physical resource: ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin[8]/CLK
  Logical resource: ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_8/CK
  Location pin: SLICE_X169Y143.CLK
  Clock network: user_clk
--------------------------------------------------------------------------------
Slack: 3.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin[8]/SR
  Logical resource: ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_8/SR
  Location pin: SLICE_X169Y143.SR
  Clock network: ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]
--------------------------------------------------------------------------------
Slack: 3.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin[6]/SR
  Logical resource: ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0/SR
  Location pin: SLICE_X168Y84.SR
  Clock network: ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]
--------------------------------------------------------------------------------
Slack: 3.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.000ns
  Low pulse: 2.000ns
  Low pulse limit: 0.400ns (Tcl)
  Physical resource: ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin[6]/CLK
  Logical resource: ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4/CK
  Location pin: SLICE_X168Y84.CLK
  Clock network: user_clk
--------------------------------------------------------------------------------
Slack: 3.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin[6]/SR
  Logical resource: ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4/SR
  Location pin: SLICE_X168Y84.SR
  Clock network: ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]
--------------------------------------------------------------------------------
Slack: 3.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin[6]/SR
  Logical resource: ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_5/SR
  Location pin: SLICE_X168Y84.SR
  Clock network: ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]
--------------------------------------------------------------------------------
Slack: 3.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin[6]/SR
  Logical resource: ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1/SR
  Location pin: SLICE_X168Y84.SR
  Clock network: ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]
--------------------------------------------------------------------------------
Slack: 3.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin[6]/SR
  Logical resource: ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_6/SR
  Location pin: SLICE_X168Y84.SR
  Clock network: ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PIPE_RATE = MAXDELAY FROM TIMEGRP "MC_PIPE" 
TS_CLK_USERCLK * 0.5;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 932 paths analyzed, 548 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.326ns.
--------------------------------------------------------------------------------
Slack:                  5.674ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd14 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/qpllpd (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.084ns (Levels of Logic = 4)
  Clock Path Skew:      -0.051ns (0.808 - 0.859)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd14 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/qpllpd
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X216Y138.CQ    Tcko                  0.259   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd14
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd14
    SLICE_X214Y140.A2    net (fanout=4)        0.541   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd14
    SLICE_X214Y140.A     Tilo                  0.043   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rdy_reg2
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm__n033711_SW0
    SLICE_X214Y140.B2    net (fanout=1)        0.464   pcie/pcie_7x_v1_8_i/N20
    SLICE_X214Y140.B     Tilo                  0.043   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rdy_reg2
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X215Y139.B1    net (fanout=2)        0.444   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X215Y139.B     Tilo                  0.043   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd19
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X215Y139.A4    net (fanout=2)        0.238   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X215Y139.CLK   Tas                   0.009   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd19
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm[23]_qpllpd_Select_93_o1
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/qpllpd
    -------------------------------------------------  ---------------------------
    Total                                      2.084ns (0.397ns logic, 1.687ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack:                  5.710ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd14 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.047ns (Levels of Logic = 4)
  Clock Path Skew:      -0.052ns (0.807 - 0.859)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd14 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X216Y138.CQ    Tcko                  0.259   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd14
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd14
    SLICE_X214Y140.A2    net (fanout=4)        0.541   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd14
    SLICE_X214Y140.A     Tilo                  0.043   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rdy_reg2
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm__n033711_SW0
    SLICE_X214Y140.B2    net (fanout=1)        0.464   pcie/pcie_7x_v1_8_i/N20
    SLICE_X214Y140.B     Tilo                  0.043   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rdy_reg2
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X215Y139.B1    net (fanout=2)        0.444   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X215Y139.B     Tilo                  0.043   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd19
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X215Y137.D6    net (fanout=2)        0.201   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X215Y137.CLK   Tas                   0.009   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/rate_out[0]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      2.047ns (0.397ns logic, 1.650ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack:                  5.733ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd6 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/qpllpd (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.034ns (Levels of Logic = 3)
  Clock Path Skew:      -0.042ns (0.801 - 0.843)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd6 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/qpllpd
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X215Y124.AQ    Tcko                  0.223   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/phystatus
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd6
    SLICE_X215Y127.C3    net (fanout=8)        0.713   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd6
    SLICE_X215Y127.C     Tilo                  0.043   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd8
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X215Y125.D2    net (fanout=2)        0.448   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X215Y125.D     Tilo                  0.043   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out[0]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X214Y129.A1    net (fanout=2)        0.555   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X214Y129.CLK   Tas                   0.009   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/fsm_tx_FSM_FFd5
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_qpllpd_Select_93_o1
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/qpllpd
    -------------------------------------------------  ---------------------------
    Total                                      2.034ns (0.318ns logic, 1.716ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack:                  5.766ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd14 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.990ns (Levels of Logic = 4)
  Clock Path Skew:      -0.053ns (0.810 - 0.863)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd14 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X216Y144.CQ    Tcko                  0.259   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/ratedone
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd14
    SLICE_X219Y145.C3    net (fanout=4)        0.581   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd14
    SLICE_X219Y145.C     Tilo                  0.043   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/qpllreset
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n033711_SW0
    SLICE_X219Y145.D4    net (fanout=1)        0.236   pcie/pcie_7x_v1_8_i/N28
    SLICE_X219Y145.D     Tilo                  0.043   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/qpllreset
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X218Y143.B1    net (fanout=2)        0.452   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X218Y143.B     Tilo                  0.043   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/qpllpd
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X221Y142.A5    net (fanout=2)        0.324   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X221Y142.CLK   Tas                   0.009   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/txsync_start_reg2
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      1.990ns (0.397ns logic, 1.593ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack:                  5.805ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd3 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/qpllpd (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.959ns (Levels of Logic = 3)
  Clock Path Skew:      -0.045ns (0.801 - 0.846)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd3 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/qpllpd
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X212Y128.AQ    Tcko                  0.259   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd3
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd3
    SLICE_X215Y127.C1    net (fanout=5)        0.602   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd3
    SLICE_X215Y127.C     Tilo                  0.043   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd8
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X215Y125.D2    net (fanout=2)        0.448   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X215Y125.D     Tilo                  0.043   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out[0]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X214Y129.A1    net (fanout=2)        0.555   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X214Y129.CLK   Tas                   0.009   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/fsm_tx_FSM_FFd5
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_qpllpd_Select_93_o1
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/qpllpd
    -------------------------------------------------  ---------------------------
    Total                                      1.959ns (0.354ns logic, 1.605ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack:                  5.816ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd10 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/qpllpd (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.972ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.092 - 0.113)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd10 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/qpllpd
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X214Y139.DQ    Tcko                  0.223   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd10
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd10
    SLICE_X214Y140.A1    net (fanout=4)        0.465   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd10
    SLICE_X214Y140.A     Tilo                  0.043   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rdy_reg2
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm__n033711_SW0
    SLICE_X214Y140.B2    net (fanout=1)        0.464   pcie/pcie_7x_v1_8_i/N20
    SLICE_X214Y140.B     Tilo                  0.043   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rdy_reg2
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X215Y139.B1    net (fanout=2)        0.444   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X215Y139.B     Tilo                  0.043   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd19
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X215Y139.A4    net (fanout=2)        0.238   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X215Y139.CLK   Tas                   0.009   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd19
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm[23]_qpllpd_Select_93_o1
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/qpllpd
    -------------------------------------------------  ---------------------------
    Total                                      1.972ns (0.361ns logic, 1.611ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack:                  5.817ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd10 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/qpllpd (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.975ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.097 - 0.114)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd10 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/qpllpd
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X214Y126.CQ    Tcko                  0.223   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd10
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd10
    SLICE_X215Y127.D2    net (fanout=4)        0.461   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd10
    SLICE_X215Y127.D     Tilo                  0.043   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd8
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711_SW0
    SLICE_X215Y127.C5    net (fanout=1)        0.150   pcie/pcie_7x_v1_8_i/N12
    SLICE_X215Y127.C     Tilo                  0.043   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd8
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X215Y125.D2    net (fanout=2)        0.448   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X215Y125.D     Tilo                  0.043   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out[0]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X214Y129.A1    net (fanout=2)        0.555   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X214Y129.CLK   Tas                   0.009   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/fsm_tx_FSM_FFd5
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_qpllpd_Select_93_o1
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/qpllpd
    -------------------------------------------------  ---------------------------
    Total                                      1.975ns (0.361ns logic, 1.614ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack:                  5.830ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd10 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.926ns (Levels of Logic = 4)
  Clock Path Skew:      -0.053ns (0.810 - 0.863)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd10 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X218Y147.DQ    Tcko                  0.223   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd10
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd10
    SLICE_X219Y145.C1    net (fanout=4)        0.553   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd10
    SLICE_X219Y145.C     Tilo                  0.043   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/qpllreset
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n033711_SW0
    SLICE_X219Y145.D4    net (fanout=1)        0.236   pcie/pcie_7x_v1_8_i/N28
    SLICE_X219Y145.D     Tilo                  0.043   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/qpllreset
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X218Y143.B1    net (fanout=2)        0.452   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X218Y143.B     Tilo                  0.043   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/qpllpd
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X221Y142.A5    net (fanout=2)        0.324   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X221Y142.CLK   Tas                   0.009   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/txsync_start_reg2
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      1.926ns (0.361ns logic, 1.565ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack:                  5.848ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd10 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.935ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.103 - 0.129)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd10 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X214Y139.DQ    Tcko                  0.223   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd10
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd10
    SLICE_X214Y140.A1    net (fanout=4)        0.465   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd10
    SLICE_X214Y140.A     Tilo                  0.043   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rdy_reg2
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm__n033711_SW0
    SLICE_X214Y140.B2    net (fanout=1)        0.464   pcie/pcie_7x_v1_8_i/N20
    SLICE_X214Y140.B     Tilo                  0.043   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rdy_reg2
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X215Y139.B1    net (fanout=2)        0.444   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X215Y139.B     Tilo                  0.043   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd19
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X215Y137.D6    net (fanout=2)        0.201   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X215Y137.CLK   Tas                   0.009   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/rate_out[0]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      1.935ns (0.361ns logic, 1.574ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack:                  5.856ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd12 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/qpllpd (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.902ns (Levels of Logic = 4)
  Clock Path Skew:      -0.051ns (0.808 - 0.859)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd12 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/qpllpd
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X216Y138.AQ    Tcko                  0.259   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd14
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd12
    SLICE_X214Y140.A5    net (fanout=4)        0.359   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd12
    SLICE_X214Y140.A     Tilo                  0.043   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rdy_reg2
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm__n033711_SW0
    SLICE_X214Y140.B2    net (fanout=1)        0.464   pcie/pcie_7x_v1_8_i/N20
    SLICE_X214Y140.B     Tilo                  0.043   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rdy_reg2
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X215Y139.B1    net (fanout=2)        0.444   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X215Y139.B     Tilo                  0.043   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd19
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X215Y139.A4    net (fanout=2)        0.238   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X215Y139.CLK   Tas                   0.009   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd19
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm[23]_qpllpd_Select_93_o1
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/qpllpd
    -------------------------------------------------  ---------------------------
    Total                                      1.902ns (0.397ns logic, 1.505ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  5.865ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd14 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pclk_sel (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.919ns (Levels of Logic = 4)
  Clock Path Skew:      -0.025ns (0.107 - 0.132)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd14 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pclk_sel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X216Y144.CQ    Tcko                  0.259   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/ratedone
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd14
    SLICE_X219Y145.C3    net (fanout=4)        0.581   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd14
    SLICE_X219Y145.C     Tilo                  0.043   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/qpllreset
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n033711_SW0
    SLICE_X219Y145.D4    net (fanout=1)        0.236   pcie/pcie_7x_v1_8_i/N28
    SLICE_X219Y145.D     Tilo                  0.043   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/qpllreset
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X219Y144.B3    net (fanout=2)        0.363   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X219Y144.B     Tilo                  0.043   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/qpllreset
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111
    SLICE_X216Y145.B3    net (fanout=2)        0.373   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111
    SLICE_X216Y145.CLK   Tas                  -0.022   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd21
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pclk_sel
    -------------------------------------------------  ---------------------------
    Total                                      1.919ns (0.366ns logic, 1.553ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack:                  5.877ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/mmcm_lock_reg2 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.896ns (Levels of Logic = 1)
  Clock Path Skew:      -0.036ns (0.811 - 0.847)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/mmcm_lock_reg2 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X219Y122.BQ    Tcko                  0.223   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/mmcm_lock_reg2
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/mmcm_lock_reg2
    SLICE_X216Y144.C1    net (fanout=16)       1.696   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/mmcm_lock_reg2
    SLICE_X216Y144.CLK   Tas                  -0.023   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/ratedone
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd14-In1
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      1.896ns (0.200ns logic, 1.696ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Slack:                  5.885ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd14 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/qpllreset (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.872ns (Levels of Logic = 4)
  Clock Path Skew:      -0.052ns (0.807 - 0.859)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd14 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/qpllreset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X216Y138.CQ    Tcko                  0.259   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd14
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd14
    SLICE_X214Y140.A2    net (fanout=4)        0.541   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd14
    SLICE_X214Y140.A     Tilo                  0.043   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rdy_reg2
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm__n033711_SW0
    SLICE_X214Y140.B2    net (fanout=1)        0.464   pcie/pcie_7x_v1_8_i/N20
    SLICE_X214Y140.B     Tilo                  0.043   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rdy_reg2
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X214Y138.B6    net (fanout=2)        0.202   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X214Y138.B     Tilo                  0.043   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd3
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111
    SLICE_X215Y138.B5    net (fanout=2)        0.267   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111
    SLICE_X215Y138.CLK   Tas                   0.010   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/qpllreset
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm[23]_qpllreset_Select_97_o
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/qpllreset
    -------------------------------------------------  ---------------------------
    Total                                      1.872ns (0.398ns logic, 1.474ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack:                  5.887ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_in_reg2_0 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.875ns (Levels of Logic = 3)
  Clock Path Skew:      -0.047ns (0.811 - 0.858)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_in_reg2_0 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X214Y138.AMUX  Tshcko                0.287   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd3
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_in_reg2_0
    SLICE_X218Y141.A2    net (fanout=16)       0.668   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_in_reg2[0]
    SLICE_X218Y141.A     Tilo                  0.043   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/txsync_done_reg2
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd9-In1
    SLICE_X218Y147.A1    net (fanout=1)        0.665   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd9-In1
    SLICE_X218Y147.A     Tilo                  0.043   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd10
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd9-In2
    SLICE_X218Y147.B5    net (fanout=1)        0.159   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd9-In2
    SLICE_X218Y147.CLK   Tas                   0.010   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd10
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd9-In3
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      1.875ns (0.383ns logic, 1.492ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack:                  5.892ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd12 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.865ns (Levels of Logic = 4)
  Clock Path Skew:      -0.052ns (0.807 - 0.859)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd12 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X216Y138.AQ    Tcko                  0.259   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd14
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd12
    SLICE_X214Y140.A5    net (fanout=4)        0.359   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd12
    SLICE_X214Y140.A     Tilo                  0.043   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rdy_reg2
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm__n033711_SW0
    SLICE_X214Y140.B2    net (fanout=1)        0.464   pcie/pcie_7x_v1_8_i/N20
    SLICE_X214Y140.B     Tilo                  0.043   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rdy_reg2
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X215Y139.B1    net (fanout=2)        0.444   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X215Y139.B     Tilo                  0.043   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd19
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X215Y137.D6    net (fanout=2)        0.201   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X215Y137.CLK   Tas                   0.009   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/rate_out[0]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      1.865ns (0.397ns logic, 1.468ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack:                  5.895ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd12 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/qpllpd (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.895ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.097 - 0.116)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd12 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/qpllpd
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X214Y127.AQ    Tcko                  0.223   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd14
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd12
    SLICE_X215Y127.D1    net (fanout=4)        0.381   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd12
    SLICE_X215Y127.D     Tilo                  0.043   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd8
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711_SW0
    SLICE_X215Y127.C5    net (fanout=1)        0.150   pcie/pcie_7x_v1_8_i/N12
    SLICE_X215Y127.C     Tilo                  0.043   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd8
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X215Y125.D2    net (fanout=2)        0.448   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X215Y125.D     Tilo                  0.043   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out[0]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X214Y129.A1    net (fanout=2)        0.555   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X214Y129.CLK   Tas                   0.009   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/fsm_tx_FSM_FFd5
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_qpllpd_Select_93_o1
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/qpllpd
    -------------------------------------------------  ---------------------------
    Total                                      1.895ns (0.361ns logic, 1.534ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack:                  5.919ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_in_reg2_0 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.855ns (Levels of Logic = 3)
  Clock Path Skew:      -0.035ns (0.093 - 0.128)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_in_reg2_0 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X214Y138.AMUX  Tshcko                0.287   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd3
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_in_reg2_0
    SLICE_X215Y126.D2    net (fanout=16)       0.882   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_in_reg2[0]
    SLICE_X215Y126.D     Tilo                  0.043   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/fsm_tx_FSM_FFd5
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd9-In1
    SLICE_X214Y126.A2    net (fanout=1)        0.431   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd9-In1
    SLICE_X214Y126.A     Tilo                  0.043   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd10
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd9-In2
    SLICE_X214Y126.B5    net (fanout=1)        0.159   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd9-In2
    SLICE_X214Y126.CLK   Tas                   0.010   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd10
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd9-In3
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      1.855ns (0.383ns logic, 1.472ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack:                  5.922ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd9 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/qpllpd (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.866ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.092 - 0.113)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd9 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/qpllpd
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X214Y139.BQ    Tcko                  0.223   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd10
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd9
    SLICE_X214Y140.A4    net (fanout=6)        0.359   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd9
    SLICE_X214Y140.A     Tilo                  0.043   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rdy_reg2
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm__n033711_SW0
    SLICE_X214Y140.B2    net (fanout=1)        0.464   pcie/pcie_7x_v1_8_i/N20
    SLICE_X214Y140.B     Tilo                  0.043   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rdy_reg2
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X215Y139.B1    net (fanout=2)        0.444   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X215Y139.B     Tilo                  0.043   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd19
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X215Y139.A4    net (fanout=2)        0.238   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X215Y139.CLK   Tas                   0.009   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd19
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm[23]_qpllpd_Select_93_o1
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/qpllpd
    -------------------------------------------------  ---------------------------
    Total                                      1.866ns (0.361ns logic, 1.505ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack:                  5.929ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd10 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pclk_sel (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.855ns (Levels of Logic = 4)
  Clock Path Skew:      -0.025ns (0.107 - 0.132)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd10 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pclk_sel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X218Y147.DQ    Tcko                  0.223   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd10
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd10
    SLICE_X219Y145.C1    net (fanout=4)        0.553   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd10
    SLICE_X219Y145.C     Tilo                  0.043   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/qpllreset
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n033711_SW0
    SLICE_X219Y145.D4    net (fanout=1)        0.236   pcie/pcie_7x_v1_8_i/N28
    SLICE_X219Y145.D     Tilo                  0.043   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/qpllreset
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X219Y144.B3    net (fanout=2)        0.363   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X219Y144.B     Tilo                  0.043   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/qpllreset
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111
    SLICE_X216Y145.B3    net (fanout=2)        0.373   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111
    SLICE_X216Y145.CLK   Tas                  -0.022   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd21
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pclk_sel
    -------------------------------------------------  ---------------------------
    Total                                      1.855ns (0.330ns logic, 1.525ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack:                  5.954ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd9 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.829ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.103 - 0.129)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd9 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X214Y139.BQ    Tcko                  0.223   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd10
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd9
    SLICE_X214Y140.A4    net (fanout=6)        0.359   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd9
    SLICE_X214Y140.A     Tilo                  0.043   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rdy_reg2
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm__n033711_SW0
    SLICE_X214Y140.B2    net (fanout=1)        0.464   pcie/pcie_7x_v1_8_i/N20
    SLICE_X214Y140.B     Tilo                  0.043   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rdy_reg2
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X215Y139.B1    net (fanout=2)        0.444   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X215Y139.B     Tilo                  0.043   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd19
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X215Y137.D6    net (fanout=2)        0.201   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X215Y137.CLK   Tas                   0.009   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/rate_out[0]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      1.829ns (0.361ns logic, 1.468ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack:                  5.962ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/mmcm_lock_reg2 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.811ns (Levels of Logic = 1)
  Clock Path Skew:      -0.036ns (0.811 - 0.847)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/mmcm_lock_reg2 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X219Y122.BQ    Tcko                  0.223   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/mmcm_lock_reg2
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/mmcm_lock_reg2
    SLICE_X216Y144.B3    net (fanout=16)       1.610   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/mmcm_lock_reg2
    SLICE_X216Y144.CLK   Tas                  -0.022   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/ratedone
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd13-In1
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd13
    -------------------------------------------------  ---------------------------
    Total                                      1.811ns (0.201ns logic, 1.610ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Slack:                  5.974ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/mmcm_lock_reg2 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.799ns (Levels of Logic = 1)
  Clock Path Skew:      -0.036ns (0.811 - 0.847)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/mmcm_lock_reg2 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X219Y122.BQ    Tcko                  0.223   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/mmcm_lock_reg2
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/mmcm_lock_reg2
    SLICE_X219Y146.B1    net (fanout=16)       1.566   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/mmcm_lock_reg2
    SLICE_X219Y146.CLK   Tas                   0.010   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/qpllpd
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd13-In1
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd13
    -------------------------------------------------  ---------------------------
    Total                                      1.799ns (0.233ns logic, 1.566ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack:                  6.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd12 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.748ns (Levels of Logic = 4)
  Clock Path Skew:      -0.053ns (0.810 - 0.863)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd12 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X216Y144.AQ    Tcko                  0.259   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/ratedone
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd12
    SLICE_X219Y145.C5    net (fanout=4)        0.339   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd12
    SLICE_X219Y145.C     Tilo                  0.043   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/qpllreset
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n033711_SW0
    SLICE_X219Y145.D4    net (fanout=1)        0.236   pcie/pcie_7x_v1_8_i/N28
    SLICE_X219Y145.D     Tilo                  0.043   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/qpllreset
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X218Y143.B1    net (fanout=2)        0.452   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X218Y143.B     Tilo                  0.043   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/qpllpd
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X221Y142.A5    net (fanout=2)        0.324   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X221Y142.CLK   Tas                   0.009   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/txsync_start_reg2
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      1.748ns (0.397ns logic, 1.351ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack:                  6.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd14 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/qpllpd (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.775ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.106 - 0.132)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd14 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/qpllpd
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X216Y144.CQ    Tcko                  0.259   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/ratedone
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd14
    SLICE_X219Y145.C3    net (fanout=4)        0.581   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd14
    SLICE_X219Y145.C     Tilo                  0.043   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/qpllreset
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n033711_SW0
    SLICE_X219Y145.D4    net (fanout=1)        0.236   pcie/pcie_7x_v1_8_i/N28
    SLICE_X219Y145.D     Tilo                  0.043   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/qpllreset
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X218Y143.B1    net (fanout=2)        0.452   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X218Y143.B     Tilo                  0.043   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/qpllpd
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X218Y143.C6    net (fanout=2)        0.109   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X218Y143.CLK   Tas                   0.009   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/qpllpd
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm[23]_qpllpd_Select_93_o1
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/qpllpd
    -------------------------------------------------  ---------------------------
    Total                                      1.775ns (0.397ns logic, 1.378ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  6.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd14 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/qpllpd (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.778ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.097 - 0.116)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd14 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/qpllpd
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X214Y127.CQ    Tcko                  0.223   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd14
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd14
    SLICE_X215Y127.D4    net (fanout=4)        0.264   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd14
    SLICE_X215Y127.D     Tilo                  0.043   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd8
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711_SW0
    SLICE_X215Y127.C5    net (fanout=1)        0.150   pcie/pcie_7x_v1_8_i/N12
    SLICE_X215Y127.C     Tilo                  0.043   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd8
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X215Y125.D2    net (fanout=2)        0.448   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X215Y125.D     Tilo                  0.043   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out[0]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X214Y129.A1    net (fanout=2)        0.555   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X214Y129.CLK   Tas                   0.009   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/fsm_tx_FSM_FFd5
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_qpllpd_Select_93_o1
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/qpllpd
    -------------------------------------------------  ---------------------------
    Total                                      1.778ns (0.361ns logic, 1.417ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack:                  6.022ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd1 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/qpllpd (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.767ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.097 - 0.117)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd1 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/qpllpd
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X214Y128.AQ    Tcko                  0.223   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd2
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd1
    SLICE_X215Y127.C2    net (fanout=3)        0.446   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd1
    SLICE_X215Y127.C     Tilo                  0.043   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd8
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X215Y125.D2    net (fanout=2)        0.448   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X215Y125.D     Tilo                  0.043   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out[0]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X214Y129.A1    net (fanout=2)        0.555   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X214Y129.CLK   Tas                   0.009   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/fsm_tx_FSM_FFd5
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_qpllpd_Select_93_o1
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/qpllpd
    -------------------------------------------------  ---------------------------
    Total                                      1.767ns (0.318ns logic, 1.449ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack:                  6.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd10 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/qpllreset (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.760ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.103 - 0.129)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd10 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/qpllreset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X214Y139.DQ    Tcko                  0.223   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd10
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd10
    SLICE_X214Y140.A1    net (fanout=4)        0.465   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd10
    SLICE_X214Y140.A     Tilo                  0.043   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rdy_reg2
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm__n033711_SW0
    SLICE_X214Y140.B2    net (fanout=1)        0.464   pcie/pcie_7x_v1_8_i/N20
    SLICE_X214Y140.B     Tilo                  0.043   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rdy_reg2
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X214Y138.B6    net (fanout=2)        0.202   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X214Y138.B     Tilo                  0.043   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd3
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111
    SLICE_X215Y138.B5    net (fanout=2)        0.267   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111
    SLICE_X215Y138.CLK   Tas                   0.010   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/qpllreset
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm[23]_qpllreset_Select_97_o
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/qpllreset
    -------------------------------------------------  ---------------------------
    Total                                      1.760ns (0.362ns logic, 1.398ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack:                  6.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd14 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.759ns (Levels of Logic = 4)
  Clock Path Skew:      -0.025ns (0.107 - 0.132)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd14 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X219Y146.CQ    Tcko                  0.223   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/qpllpd
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd14
    SLICE_X218Y145.A1    net (fanout=4)        0.469   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd14
    SLICE_X218Y145.A     Tilo                  0.043   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd5
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n033711_SW0
    SLICE_X218Y145.B5    net (fanout=1)        0.159   pcie/pcie_7x_v1_8_i/N36
    SLICE_X218Y145.B     Tilo                  0.043   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd5
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X219Y145.A2    net (fanout=2)        0.354   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X219Y145.A     Tilo                  0.043   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/qpllreset
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111
    SLICE_X216Y145.A2    net (fanout=2)        0.446   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111
    SLICE_X216Y145.CLK   Tas                  -0.021   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd21
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel
    -------------------------------------------------  ---------------------------
    Total                                      1.759ns (0.331ns logic, 1.428ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack:                  6.026ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd9 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.758ns (Levels of Logic = 4)
  Clock Path Skew:      -0.025ns (0.107 - 0.132)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd9 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X218Y144.BQ    Tcko                  0.223   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd10
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd9
    SLICE_X218Y145.A2    net (fanout=6)        0.468   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd9
    SLICE_X218Y145.A     Tilo                  0.043   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd5
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n033711_SW0
    SLICE_X218Y145.B5    net (fanout=1)        0.159   pcie/pcie_7x_v1_8_i/N36
    SLICE_X218Y145.B     Tilo                  0.043   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd5
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X219Y145.A2    net (fanout=2)        0.354   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X219Y145.A     Tilo                  0.043   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/qpllreset
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111
    SLICE_X216Y145.A2    net (fanout=2)        0.446   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111
    SLICE_X216Y145.CLK   Tas                  -0.021   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd21
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel
    -------------------------------------------------  ---------------------------
    Total                                      1.758ns (0.331ns logic, 1.427ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack:                  6.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_in_reg2_0 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.735ns (Levels of Logic = 3)
  Clock Path Skew:      -0.047ns (0.811 - 0.858)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_in_reg2_0 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X214Y138.AMUX  Tshcko                0.287   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd3
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_in_reg2_0
    SLICE_X219Y141.A2    net (fanout=16)       0.668   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_in_reg2[0]
    SLICE_X219Y141.A     Tilo                  0.043   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rate_done_reg2
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd9-In1
    SLICE_X218Y144.A4    net (fanout=1)        0.525   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd9-In1
    SLICE_X218Y144.A     Tilo                  0.043   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd10
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd9-In2
    SLICE_X218Y144.B5    net (fanout=1)        0.159   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd9-In2
    SLICE_X218Y144.CLK   Tas                   0.010   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd10
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd9-In3
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      1.735ns (0.383ns logic, 1.352ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_pcie_app_ucg_clk0_bufgin = PERIOD TIMEGRP 
"pcie_app_ucg_clk0_bufgin"         TS_CLK_USERCLK2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4131 paths analyzed, 2889 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.254ns.
--------------------------------------------------------------------------------
Slack:                  0.746ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3 (FF)
  Destination:          ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.915ns (Levels of Logic = 1)
  Clock Path Skew:      -0.136ns (1.578 - 1.714)
  Source Clock:         pcie/PIPE_USERCLK2_IN rising at 0.000ns
  Destination Clock:    user_clk rising at 4.000ns
  Clock Uncertainty:    0.203ns

  Clock Uncertainty:          0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.138ns

  Maximum Data Path at Slow Process Corner: ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3 to ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X175Y69.CMUX   Tshcko                0.285   ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D[4]
                                                       ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3
    SLICE_X176Y69.B5     net (fanout=1)        2.665   ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D[3]
    SLICE_X176Y69.CLK    Tas                  -0.035   ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg[5]
                                                       ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D[3]_rt
                                                       ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      2.915ns (0.250ns logic, 2.665ns route)
                                                       (8.6% logic, 91.4% route)

--------------------------------------------------------------------------------
Slack:                  0.829ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Destination:          ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_4 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.721ns (Levels of Logic = 1)
  Clock Path Skew:      -0.385ns (1.142 - 1.527)
  Source Clock:         user_clk rising at 0.000ns
  Destination Clock:    user_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram to ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X12Y19.DOADO4 Trcko_DOA             1.800   ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    SLICE_X175Y104.D5    net (fanout=1)        0.929   ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[4]
    SLICE_X175Y104.CLK   Tas                  -0.008   ult/adpt_user_str1_data[63]
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[4]_rt
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_4
    -------------------------------------------------  ---------------------------
    Total                                      2.721ns (1.792ns logic, 0.929ns route)
                                                       (65.9% logic, 34.1% route)

--------------------------------------------------------------------------------
Slack:                  0.849ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Destination:          ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_2 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.701ns (Levels of Logic = 1)
  Clock Path Skew:      -0.385ns (1.142 - 1.527)
  Source Clock:         user_clk rising at 0.000ns
  Destination Clock:    user_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram to ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X12Y19.DOADO2 Trcko_DOA             1.800   ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    SLICE_X175Y104.B5    net (fanout=1)        0.905   ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[2]
    SLICE_X175Y104.CLK   Tas                  -0.004   ult/adpt_user_str1_data[63]
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[2]_rt
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_2
    -------------------------------------------------  ---------------------------
    Total                                      2.701ns (1.796ns logic, 0.905ns route)
                                                       (66.5% logic, 33.5% route)

--------------------------------------------------------------------------------
Slack:                  0.849ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Destination:          ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_18 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.701ns (Levels of Logic = 1)
  Clock Path Skew:      -0.385ns (1.142 - 1.527)
  Source Clock:         user_clk rising at 0.000ns
  Destination Clock:    user_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram to ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X12Y19.DOADO18Trcko_DOA             1.800   ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    SLICE_X177Y103.D5    net (fanout=1)        0.909   ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[18]
    SLICE_X177Y103.CLK   Tas                  -0.008   ult/adpt_user_str1_data[13]
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[18]_rt
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_18
    -------------------------------------------------  ---------------------------
    Total                                      2.701ns (1.792ns logic, 0.909ns route)
                                                       (66.3% logic, 33.7% route)

--------------------------------------------------------------------------------
Slack:                  0.860ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Destination:          ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_15 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.690ns (Levels of Logic = 1)
  Clock Path Skew:      -0.385ns (1.142 - 1.527)
  Source Clock:         user_clk rising at 0.000ns
  Destination Clock:    user_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram to ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X12Y19.DOADO15Trcko_DOA             1.800   ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    SLICE_X177Y103.B4    net (fanout=1)        0.893   ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[15]
    SLICE_X177Y103.CLK   Tas                  -0.003   ult/adpt_user_str1_data[13]
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[15]_rt
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_15
    -------------------------------------------------  ---------------------------
    Total                                      2.690ns (1.797ns logic, 0.893ns route)
                                                       (66.8% logic, 33.2% route)

--------------------------------------------------------------------------------
Slack:                  0.870ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Destination:          ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_12 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.680ns (Levels of Logic = 0)
  Clock Path Skew:      -0.385ns (1.142 - 1.527)
  Source Clock:         user_clk rising at 0.000ns
  Destination Clock:    user_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram to ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X12Y19.DOADO12Trcko_DOA             1.800   ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    SLICE_X177Y103.CX    net (fanout=1)        0.861   ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[12]
    SLICE_X177Y103.CLK   Tdick                 0.019   ult/adpt_user_str1_data[13]
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_12
    -------------------------------------------------  ---------------------------
    Total                                      2.680ns (1.819ns logic, 0.861ns route)
                                                       (67.9% logic, 32.1% route)

--------------------------------------------------------------------------------
Slack:                  0.880ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Destination:          ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_62 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.670ns (Levels of Logic = 0)
  Clock Path Skew:      -0.385ns (1.142 - 1.527)
  Source Clock:         user_clk rising at 0.000ns
  Destination Clock:    user_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram to ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_62
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X12Y19.DOBDO30Trcko_DOB             1.800   ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    SLICE_X175Y104.CX    net (fanout=1)        0.851   ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[62]
    SLICE_X175Y104.CLK   Tdick                 0.019   ult/adpt_user_str1_data[63]
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_62
    -------------------------------------------------  ---------------------------
    Total                                      2.670ns (1.819ns logic, 0.851ns route)
                                                       (68.1% logic, 31.9% route)

--------------------------------------------------------------------------------
Slack:                  0.915ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Destination:          ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_60 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.635ns (Levels of Logic = 0)
  Clock Path Skew:      -0.385ns (1.142 - 1.527)
  Source Clock:         user_clk rising at 0.000ns
  Destination Clock:    user_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram to ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X12Y19.DOBDO28Trcko_DOB             1.800   ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    SLICE_X175Y104.AX    net (fanout=1)        0.813   ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[60]
    SLICE_X175Y104.CLK   Tdick                 0.022   ult/adpt_user_str1_data[63]
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_60
    -------------------------------------------------  ---------------------------
    Total                                      2.635ns (1.822ns logic, 0.813ns route)
                                                       (69.1% logic, 30.9% route)

--------------------------------------------------------------------------------
Slack:                  0.927ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Destination:          ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_17 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.623ns (Levels of Logic = 1)
  Clock Path Skew:      -0.385ns (1.142 - 1.527)
  Source Clock:         user_clk rising at 0.000ns
  Destination Clock:    user_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram to ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X12Y19.DOADO17Trcko_DOA             1.800   ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    SLICE_X177Y103.C5    net (fanout=1)        0.833   ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[17]
    SLICE_X177Y103.CLK   Tas                  -0.010   ult/adpt_user_str1_data[13]
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[17]_rt
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_17
    -------------------------------------------------  ---------------------------
    Total                                      2.623ns (1.790ns logic, 0.833ns route)
                                                       (68.2% logic, 31.8% route)

--------------------------------------------------------------------------------
Slack:                  0.928ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Destination:          ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_14 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.622ns (Levels of Logic = 1)
  Clock Path Skew:      -0.385ns (1.142 - 1.527)
  Source Clock:         user_clk rising at 0.000ns
  Destination Clock:    user_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram to ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X12Y19.DOADO14Trcko_DOA             1.800   ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    SLICE_X177Y103.A5    net (fanout=1)        0.831   ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[14]
    SLICE_X177Y103.CLK   Tas                  -0.009   ult/adpt_user_str1_data[13]
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[14]_rt
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_14
    -------------------------------------------------  ---------------------------
    Total                                      2.622ns (1.791ns logic, 0.831ns route)
                                                       (68.3% logic, 31.7% route)

--------------------------------------------------------------------------------
Slack:                  0.929ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Destination:          ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_3 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.621ns (Levels of Logic = 1)
  Clock Path Skew:      -0.385ns (1.142 - 1.527)
  Source Clock:         user_clk rising at 0.000ns
  Destination Clock:    user_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram to ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X12Y19.DOADO3 Trcko_DOA             1.800   ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    SLICE_X175Y104.C5    net (fanout=1)        0.831   ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[3]
    SLICE_X175Y104.CLK   Tas                  -0.010   ult/adpt_user_str1_data[63]
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[3]_rt
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_3
    -------------------------------------------------  ---------------------------
    Total                                      2.621ns (1.790ns logic, 0.831ns route)
                                                       (68.3% logic, 31.7% route)

--------------------------------------------------------------------------------
Slack:                  0.948ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Destination:          ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_6 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.602ns (Levels of Logic = 0)
  Clock Path Skew:      -0.385ns (1.142 - 1.527)
  Source Clock:         user_clk rising at 0.000ns
  Destination Clock:    user_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram to ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X12Y19.DOADO6 Trcko_DOA             1.800   ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    SLICE_X176Y103.BX    net (fanout=1)        0.792   ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[6]
    SLICE_X176Y103.CLK   Tdick                 0.010   ult/adpt_user_str1_data[9]
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_6
    -------------------------------------------------  ---------------------------
    Total                                      2.602ns (1.810ns logic, 0.792ns route)
                                                       (69.6% logic, 30.4% route)

--------------------------------------------------------------------------------
Slack:                  0.950ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Destination:          ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_61 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.600ns (Levels of Logic = 0)
  Clock Path Skew:      -0.385ns (1.142 - 1.527)
  Source Clock:         user_clk rising at 0.000ns
  Destination Clock:    user_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram to ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_61
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X12Y19.DOBDO29Trcko_DOB             1.800   ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    SLICE_X175Y104.BX    net (fanout=1)        0.769   ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[61]
    SLICE_X175Y104.CLK   Tdick                 0.031   ult/adpt_user_str1_data[63]
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_61
    -------------------------------------------------  ---------------------------
    Total                                      2.600ns (1.831ns logic, 0.769ns route)
                                                       (70.4% logic, 29.6% route)

--------------------------------------------------------------------------------
Slack:                  0.952ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Destination:          ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.598ns (Levels of Logic = 1)
  Clock Path Skew:      -0.385ns (1.142 - 1.527)
  Source Clock:         user_clk rising at 0.000ns
  Destination Clock:    user_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram to ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X12Y19.DOADO1 Trcko_DOA             1.800   ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    SLICE_X175Y104.A5    net (fanout=1)        0.807   ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[1]
    SLICE_X175Y104.CLK   Tas                  -0.009   ult/adpt_user_str1_data[63]
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[1]_rt
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1
    -------------------------------------------------  ---------------------------
    Total                                      2.598ns (1.791ns logic, 0.807ns route)
                                                       (68.9% logic, 31.1% route)

--------------------------------------------------------------------------------
Slack:                  0.953ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1 (FF)
  Destination:          ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.705ns (Levels of Logic = 1)
  Clock Path Skew:      -0.139ns (1.587 - 1.726)
  Source Clock:         pcie/PIPE_USERCLK2_IN rising at 0.000ns
  Destination Clock:    user_clk rising at 4.000ns
  Clock Uncertainty:    0.203ns

  Clock Uncertainty:          0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.138ns

  Maximum Data Path at Slow Process Corner: ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1 to ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X175Y99.AQ     Tcko                  0.223   ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D[2]
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1
    SLICE_X174Y99.C4     net (fanout=1)        2.488   ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D[1]
    SLICE_X174Y99.CLK    Tas                  -0.006   ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg[0]
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D[1]_rt
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      2.705ns (0.217ns logic, 2.488ns route)
                                                       (8.0% logic, 92.0% route)

--------------------------------------------------------------------------------
Slack:                  0.956ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Destination:          ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_10 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.594ns (Levels of Logic = 0)
  Clock Path Skew:      -0.385ns (1.142 - 1.527)
  Source Clock:         user_clk rising at 0.000ns
  Destination Clock:    user_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram to ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X12Y19.DOADO10Trcko_DOA             1.800   ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    SLICE_X177Y103.AX    net (fanout=1)        0.772   ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[10]
    SLICE_X177Y103.CLK   Tdick                 0.022   ult/adpt_user_str1_data[13]
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_10
    -------------------------------------------------  ---------------------------
    Total                                      2.594ns (1.822ns logic, 0.772ns route)
                                                       (70.2% logic, 29.8% route)

--------------------------------------------------------------------------------
Slack:                  0.961ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Destination:          ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_11 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.589ns (Levels of Logic = 0)
  Clock Path Skew:      -0.385ns (1.142 - 1.527)
  Source Clock:         user_clk rising at 0.000ns
  Destination Clock:    user_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram to ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X12Y19.DOADO11Trcko_DOA             1.800   ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    SLICE_X177Y103.BX    net (fanout=1)        0.758   ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[11]
    SLICE_X177Y103.CLK   Tdick                 0.031   ult/adpt_user_str1_data[13]
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_11
    -------------------------------------------------  ---------------------------
    Total                                      2.589ns (1.831ns logic, 0.758ns route)
                                                       (70.7% logic, 29.3% route)

--------------------------------------------------------------------------------
Slack:                  0.967ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Destination:          ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_63 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.583ns (Levels of Logic = 0)
  Clock Path Skew:      -0.385ns (1.142 - 1.527)
  Source Clock:         user_clk rising at 0.000ns
  Destination Clock:    user_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram to ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X12Y19.DOBDO31Trcko_DOB             1.800   ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    SLICE_X175Y104.DX    net (fanout=1)        0.764   ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[63]
    SLICE_X175Y104.CLK   Tdick                 0.019   ult/adpt_user_str1_data[63]
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_63
    -------------------------------------------------  ---------------------------
    Total                                      2.583ns (1.819ns logic, 0.764ns route)
                                                       (70.4% logic, 29.6% route)

--------------------------------------------------------------------------------
Slack:                  0.969ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Destination:          ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_9 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.581ns (Levels of Logic = 0)
  Clock Path Skew:      -0.385ns (1.142 - 1.527)
  Source Clock:         user_clk rising at 0.000ns
  Destination Clock:    user_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram to ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X12Y19.DOADO9 Trcko_DOA             1.800   ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    SLICE_X176Y103.DX    net (fanout=1)        0.781   ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[9]
    SLICE_X176Y103.CLK   Tdick                 0.000   ult/adpt_user_str1_data[9]
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_9
    -------------------------------------------------  ---------------------------
    Total                                      2.581ns (1.800ns logic, 0.781ns route)
                                                       (69.7% logic, 30.3% route)

--------------------------------------------------------------------------------
Slack:                  0.970ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Destination:          ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_13 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.580ns (Levels of Logic = 0)
  Clock Path Skew:      -0.385ns (1.142 - 1.527)
  Source Clock:         user_clk rising at 0.000ns
  Destination Clock:    user_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram to ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X12Y19.DOADO13Trcko_DOA             1.800   ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    SLICE_X177Y103.DX    net (fanout=1)        0.761   ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[13]
    SLICE_X177Y103.CLK   Tdick                 0.019   ult/adpt_user_str1_data[13]
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_13
    -------------------------------------------------  ---------------------------
    Total                                      2.580ns (1.819ns logic, 0.761ns route)
                                                       (70.5% logic, 29.5% route)

--------------------------------------------------------------------------------
Slack:                  0.999ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Destination:          ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_7 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.551ns (Levels of Logic = 0)
  Clock Path Skew:      -0.385ns (1.142 - 1.527)
  Source Clock:         user_clk rising at 0.000ns
  Destination Clock:    user_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram to ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X12Y19.DOADO7 Trcko_DOA             1.800   ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    SLICE_X176Y103.CX    net (fanout=1)        0.751   ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[7]
    SLICE_X176Y103.CLK   Tdick                 0.000   ult/adpt_user_str1_data[9]
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_7
    -------------------------------------------------  ---------------------------
    Total                                      2.551ns (1.800ns logic, 0.751ns route)
                                                       (70.6% logic, 29.4% route)

--------------------------------------------------------------------------------
Slack:                  1.013ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7 (FF)
  Destination:          ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_7 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.650ns (Levels of Logic = 0)
  Clock Path Skew:      -0.134ns (1.245 - 1.379)
  Source Clock:         pcie/PIPE_USERCLK2_IN rising at 0.000ns
  Destination Clock:    user_clk rising at 4.000ns
  Clock Uncertainty:    0.203ns

  Clock Uncertainty:          0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.138ns

  Maximum Data Path at Slow Process Corner: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7 to ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X177Y160.DMUX  Tshcko                0.286   ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[6]
                                                       ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7
    SLICE_X176Y159.CX    net (fanout=1)        2.377   ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[7]
    SLICE_X176Y159.CLK   Tdick                -0.013   ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg[1]
                                                       ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      2.650ns (0.273ns logic, 2.377ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------
Slack:                  1.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Destination:          ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_58 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.585ns (Levels of Logic = 1)
  Clock Path Skew:      -0.331ns (1.196 - 1.527)
  Source Clock:         user_clk rising at 0.000ns
  Destination Clock:    user_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram to ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X12Y19.DOBDO26Trcko_DOB             1.800   ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    SLICE_X181Y105.C5    net (fanout=1)        0.795   ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[58]
    SLICE_X181Y105.CLK   Tas                  -0.010   ult/adpt_user_str1_data[54]
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[58]_rt
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_58
    -------------------------------------------------  ---------------------------
    Total                                      2.585ns (1.790ns logic, 0.795ns route)
                                                       (69.2% logic, 30.8% route)

--------------------------------------------------------------------------------
Slack:                  1.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Destination:          ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_47 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.583ns (Levels of Logic = 1)
  Clock Path Skew:      -0.331ns (1.196 - 1.527)
  Source Clock:         user_clk rising at 0.000ns
  Destination Clock:    user_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram to ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X12Y19.DOBDO15Trcko_DOB             1.800   ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    SLICE_X181Y104.B5    net (fanout=1)        0.787   ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[47]
    SLICE_X181Y104.CLK   Tas                  -0.004   ult/adpt_user_str1_data[45]
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[47]_rt
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_47
    -------------------------------------------------  ---------------------------
    Total                                      2.583ns (1.796ns logic, 0.787ns route)
                                                       (69.5% logic, 30.5% route)

--------------------------------------------------------------------------------
Slack:                  1.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Destination:          ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_49 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.581ns (Levels of Logic = 1)
  Clock Path Skew:      -0.331ns (1.196 - 1.527)
  Source Clock:         user_clk rising at 0.000ns
  Destination Clock:    user_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram to ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_49
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X12Y19.DOBDO17Trcko_DOB             1.800   ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    SLICE_X181Y104.C5    net (fanout=1)        0.791   ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[49]
    SLICE_X181Y104.CLK   Tas                  -0.010   ult/adpt_user_str1_data[45]
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[49]_rt
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_49
    -------------------------------------------------  ---------------------------
    Total                                      2.581ns (1.790ns logic, 0.791ns route)
                                                       (69.4% logic, 30.6% route)

--------------------------------------------------------------------------------
Slack:                  1.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Destination:          ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_34 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.578ns (Levels of Logic = 0)
  Clock Path Skew:      -0.333ns (1.194 - 1.527)
  Source Clock:         user_clk rising at 0.000ns
  Destination Clock:    user_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram to ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X12Y19.DOBDO2 Trcko_DOB             1.800   ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    SLICE_X178Y105.BX    net (fanout=1)        0.768   ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[34]
    SLICE_X178Y105.CLK   Tdick                 0.010   ult/adpt_user_str1_data[36]
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_34
    -------------------------------------------------  ---------------------------
    Total                                      2.578ns (1.810ns logic, 0.768ns route)
                                                       (70.2% logic, 29.8% route)

--------------------------------------------------------------------------------
Slack:                  1.026ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Destination:          ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_52 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.578ns (Levels of Logic = 0)
  Clock Path Skew:      -0.331ns (1.196 - 1.527)
  Source Clock:         user_clk rising at 0.000ns
  Destination Clock:    user_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram to ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X12Y19.DOBDO20Trcko_DOB             1.800   ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    SLICE_X181Y105.BX    net (fanout=1)        0.747   ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[52]
    SLICE_X181Y105.CLK   Tdick                 0.031   ult/adpt_user_str1_data[54]
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_52
    -------------------------------------------------  ---------------------------
    Total                                      2.578ns (1.831ns logic, 0.747ns route)
                                                       (71.0% logic, 29.0% route)

--------------------------------------------------------------------------------
Slack:                  1.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Destination:          ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_26 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.567ns (Levels of Logic = 0)
  Clock Path Skew:      -0.333ns (1.194 - 1.527)
  Source Clock:         user_clk rising at 0.000ns
  Destination Clock:    user_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram to ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X12Y19.DOADO26Trcko_DOA             1.800   ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    SLICE_X178Y103.CX    net (fanout=1)        0.767   ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[26]
    SLICE_X178Y103.CLK   Tdick                 0.000   ult/adpt_user_str1_data[27]
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_26
    -------------------------------------------------  ---------------------------
    Total                                      2.567ns (1.800ns logic, 0.767ns route)
                                                       (70.1% logic, 29.9% route)

--------------------------------------------------------------------------------
Slack:                  1.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Destination:          ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_50 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.568ns (Levels of Logic = 1)
  Clock Path Skew:      -0.331ns (1.196 - 1.527)
  Source Clock:         user_clk rising at 0.000ns
  Destination Clock:    user_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram to ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X12Y19.DOBDO18Trcko_DOB             1.800   ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    SLICE_X181Y104.D5    net (fanout=1)        0.776   ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[50]
    SLICE_X181Y104.CLK   Tas                  -0.008   ult/adpt_user_str1_data[45]
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[50]_rt
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_50
    -------------------------------------------------  ---------------------------
    Total                                      2.568ns (1.792ns logic, 0.776ns route)
                                                       (69.8% logic, 30.2% route)

--------------------------------------------------------------------------------
Slack:                  1.037ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Destination:          ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_37 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.565ns (Levels of Logic = 1)
  Clock Path Skew:      -0.333ns (1.194 - 1.527)
  Source Clock:         user_clk rising at 0.000ns
  Destination Clock:    user_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram to ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X12Y19.DOBDO5 Trcko_DOB             1.800   ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    SLICE_X178Y105.A5    net (fanout=1)        0.804   ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[37]
    SLICE_X178Y105.CLK   Tas                  -0.039   ult/adpt_user_str1_data[36]
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[37]_rt
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_37
    -------------------------------------------------  ---------------------------
    Total                                      2.565ns (1.761ns logic, 0.804ns route)
                                                       (68.7% logic, 31.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_pcie_app_ucg_clk0_bufgin = PERIOD TIMEGRP "pcie_app_ucg_clk0_bufgin"
        TS_CLK_USERCLK2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.161ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Logical resource: ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X12Y15.CLKARDCLKL
  Clock network: user_clk
--------------------------------------------------------------------------------
Slack: 2.161ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Logical resource: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X12Y29.CLKBWRCLKL
  Clock network: user_clk
--------------------------------------------------------------------------------
Slack: 2.161ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Logical resource: ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X12Y27.CLKBWRCLKL
  Clock network: user_clk
--------------------------------------------------------------------------------
Slack: 2.161ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Logical resource: ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X12Y17.CLKARDCLKL
  Clock network: user_clk
--------------------------------------------------------------------------------
Slack: 2.161ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: ult/ula/adpt_wr_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Logical resource: ult/ula/adpt_wr_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X12Y13.CLKARDCLKL
  Clock network: user_clk
--------------------------------------------------------------------------------
Slack: 2.161ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Logical resource: ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X12Y28.CLKBWRCLKL
  Clock network: user_clk
--------------------------------------------------------------------------------
Slack: 2.161ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: ult/ula/adpt_rd_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Logical resource: ult/ula/adpt_rd_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X12Y26.CLKBWRCLKL
  Clock network: user_clk
--------------------------------------------------------------------------------
Slack: 2.161ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Logical resource: ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X12Y19.CLKARDCLKL
  Clock network: user_clk
--------------------------------------------------------------------------------
Slack: 2.591ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.409ns (709.723MHz) (Tbcper_I(Fmax))
  Physical resource: pcie/app/ucg/BUFG_CLK0/I0
  Logical resource: pcie/app/ucg/BUFG_CLK0/I0
  Location pin: BUFGCTRL_X0Y7.I0
  Clock network: pcie/app/ucg/clk0_bufgin
--------------------------------------------------------------------------------
Slack: 3.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg[8]/SR
  Logical resource: ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_8/SR
  Location pin: SLICE_X166Y84.SR
  Clock network: ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]
--------------------------------------------------------------------------------
Slack: 3.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg[8]/SR
  Logical resource: ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_8/SR
  Location pin: SLICE_X166Y84.SR
  Clock network: ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]
--------------------------------------------------------------------------------
Slack: 3.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg[8]/SR
  Logical resource: ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_8/SR
  Location pin: SLICE_X166Y130.SR
  Clock network: ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]
--------------------------------------------------------------------------------
Slack: 3.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg[8]/SR
  Logical resource: ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_8/SR
  Location pin: SLICE_X166Y130.SR
  Clock network: ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]
--------------------------------------------------------------------------------
Slack: 3.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin[3]/SR
  Logical resource: ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2/SR
  Location pin: SLICE_X169Y84.SR
  Clock network: ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]
--------------------------------------------------------------------------------
Slack: 3.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin[3]/SR
  Logical resource: ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_7/SR
  Location pin: SLICE_X169Y84.SR
  Clock network: ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]
--------------------------------------------------------------------------------
Slack: 3.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin[3]/SR
  Logical resource: ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3/SR
  Location pin: SLICE_X169Y84.SR
  Clock network: ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]
--------------------------------------------------------------------------------
Slack: 3.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[5]/SR
  Logical resource: ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1/SR
  Location pin: SLICE_X169Y128.SR
  Clock network: ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]
--------------------------------------------------------------------------------
Slack: 3.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[5]/SR
  Logical resource: ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2/SR
  Location pin: SLICE_X169Y128.SR
  Clock network: ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]
--------------------------------------------------------------------------------
Slack: 3.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.000ns
  Low pulse: 2.000ns
  Low pulse limit: 0.400ns (Tcl)
  Physical resource: ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[5]/CLK
  Logical resource: ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3/CK
  Location pin: SLICE_X169Y128.CLK
  Clock network: user_clk
--------------------------------------------------------------------------------
Slack: 3.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[5]/SR
  Logical resource: ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3/SR
  Location pin: SLICE_X169Y128.SR
  Clock network: ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]
--------------------------------------------------------------------------------
Slack: 3.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[5]/SR
  Logical resource: ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4/SR
  Location pin: SLICE_X169Y128.SR
  Clock network: ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]
--------------------------------------------------------------------------------
Slack: 3.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[5]/SR
  Logical resource: ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_5/SR
  Location pin: SLICE_X169Y128.SR
  Clock network: ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]
--------------------------------------------------------------------------------
Slack: 3.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.000ns
  Low pulse: 2.000ns
  Low pulse limit: 0.400ns (Tcl)
  Physical resource: ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin[8]/CLK
  Logical resource: ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_8/CK
  Location pin: SLICE_X169Y143.CLK
  Clock network: user_clk
--------------------------------------------------------------------------------
Slack: 3.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin[8]/SR
  Logical resource: ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_8/SR
  Location pin: SLICE_X169Y143.SR
  Clock network: ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]
--------------------------------------------------------------------------------
Slack: 3.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin[6]/SR
  Logical resource: ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0/SR
  Location pin: SLICE_X168Y84.SR
  Clock network: ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]
--------------------------------------------------------------------------------
Slack: 3.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.000ns
  Low pulse: 2.000ns
  Low pulse limit: 0.400ns (Tcl)
  Physical resource: ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin[6]/CLK
  Logical resource: ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4/CK
  Location pin: SLICE_X168Y84.CLK
  Clock network: user_clk
--------------------------------------------------------------------------------
Slack: 3.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin[6]/SR
  Logical resource: ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4/SR
  Location pin: SLICE_X168Y84.SR
  Clock network: ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]
--------------------------------------------------------------------------------
Slack: 3.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin[6]/SR
  Logical resource: ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_5/SR
  Location pin: SLICE_X168Y84.SR
  Clock network: ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]
--------------------------------------------------------------------------------
Slack: 3.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin[6]/SR
  Logical resource: ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1/SR
  Location pin: SLICE_X168Y84.SR
  Clock network: ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]
--------------------------------------------------------------------------------
Slack: 3.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin[6]/SR
  Logical resource: ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_6/SR
  Location pin: SLICE_X168Y84.SR
  Clock network: ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]
--------------------------------------------------------------------------------

================================================================================
Timing constraint: Pin to Pin Skew Constraint;

 2 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------
Slack:                  0.076ns (maxskew - uncertainty - (arrival1 - arrival2))
  Max skew:             0.560ns
  Arrival 1:            1.834ns pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  Arrival 2:            1.541ns pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  Clock Uncertainty:    0.191ns

--------------------------------------------------------------------------------
Slack:                  0.084ns (maxskew - uncertainty - (arrival1 - arrival2))
  Max skew:             0.560ns
  Arrival 1:            1.832ns pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
  Arrival 2:            1.541ns pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  Clock Uncertainty:    0.185ns

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYSCLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYSCLK                      |     10.000ns|      1.538ns|     10.340ns|            0|            6|            0|       143533|
| TS_CLK_250                    |      4.000ns|      4.000ns|          N/A|            0|            0|         2871|            0|
| TS_CLK_125                    |      8.000ns|      5.811ns|          N/A|            0|            0|         1461|            0|
| TS_CLK_USERCLK                |      4.000ns|      3.974ns|      1.163ns|            0|            0|          725|          932|
|  TS_PIPE_RATE                 |      8.000ns|      2.326ns|          N/A|            0|            0|          932|            0|
| TS_CLK_USERCLK2               |      4.000ns|      4.000ns|      3.254ns|            0|            0|       132173|         4131|
|  TS_pcie_app_ucg_clk0_bufgin  |      4.000ns|      3.254ns|          N/A|            0|            0|         4131|            0|
| TS_CLK_ICAPCLK                |     10.000ns|     10.340ns|          N/A|            6|            0|         1240|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
No constraints were found to generate data for the Data Sheet Report section.
Use the Advanced Analysis (-a) option or generate global constraints for each
clock, its pad to setup and clock to pad paths, and a pad to pad constraint.

Timing summary:
---------------

Timing errors: 6  Score: 258  (Setup/Max: 258, Hold: 0)

Constraints cover 143533 paths, 0 nets, and 30593 connections

Design statistics:
   Minimum period:  10.340ns{1}   (Maximum frequency:  96.712MHz)
   Maximum path delay from/to any node:   2.326ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Mar 03 23:54:16 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 989 MB



