module design (in1, in2, out);

input in1, in2;

output reg out;

always @(in1, in2)
begin
    case ({in1, in2})
        2'b00 : out <= 1'b1;
        2'b01 : out <= in1 ^ in2;
        2'b10 : out <= in1 & in2;
        2'b11 : out <= in1 | in2;
    endcase
end
endmodule