root@ing-wyze-cam3-a000 ~# dmesg 
[    0.000000] Initializing cgroup subsys cpu
[    0.000000] Initializing cgroup subsys cpuacct
[    0.000000] Linux version 3.10.14__isvp_swan_1.0__ (buildroot@buildroot) (buildroot-gcc-14.3.0) #1 PREEMPT Thu Aug 28 05:46:40 UTC 2025
[    0.000000] CPU0 RESET ERROR PC:801ADC80
[    0.000000] [<801adc80>] 0x801adc80
[    0.000000] CPU0 revision is: 00d00100 (Ingenic Xburst)
[    0.000000] FPU revision is: 00b70000
[    0.000000] cgu_get_rate, parent = 1392000000, rate = 0, m = 129, n = 255, reg val = 0x081000ff
[    0.000000] cgu_get_rate, parent = 1392000000, rate = 0, m = 129, n = 255, reg val = 0x081000ff
[    0.000000] CCLK:1392MHz L2CLK:696Mhz H0CLK:200MHz H2CLK:200Mhz PCLK:100Mhz
[    0.000000] Determined physical RAM map:
[    0.000000]  memory: 0046a000 @ 00010000 (usable)
[    0.000000]  memory: 00036000 @ 0047a000 (usable after init)
[    0.000000] User-defined physical RAM map:
[    0.000000]  memory: 06300000 @ 00000000 (usable)
[    0.000000] Zone ranges:
[    0.000000]   Normal   [mem 0x00000000-0x062fffff]
[    0.000000] Movable zone start for each node
[    0.000000] Early memory node ranges
[    0.000000]   node   0: [mem 0x00000000-0x062fffff]
[    0.000000] On node 0 totalpages: 25344
[    0.000000] free_area_init_node: node 0, pgdat 80472c40, node_mem_map 81000000
[    0.000000]   Normal zone: 198 pages used for memmap
[    0.000000]   Normal zone: 0 pages reserved
[    0.000000]   Normal zone: 25344 pages, LIFO batch:7
[    0.000000] Primary instruction cache 32kB, 8-way, VIPT, linesize 32 bytes.
[    0.000000] Primary data cache 32kB, 8-way, VIPT, no aliases, linesize 32 bytes
[    0.000000] pls check processor_id[0x00d00100],sc_jz not support!
[    0.000000] MIPS secondary cache 128kB, 8-way, linesize 32 bytes.
[    0.000000] pcpu-alloc: s0 r0 d32768 u32768 alloc=1*32768
[    0.000000] pcpu-alloc: [0] 0 
[    0.000000] Built 1 zonelists in Zone order, mobility grouping off.  Total pages: 25146
[    0.000000] Kernel command line: mem=99M@0x0 rmem=29M@0x6300000 console=ttyS1,115200n8 panic=10 root=/dev/mtdblock4 rootfstype=squashfs init=/init mtdparts=jz_sfc:256k(boot),32k(env),224k(config),1504k(kernel),6304k(rootfs),-(rootfs_data),15872k@0x80000(upgrade),16384k@0(all)
[    0.000000] PID hash table entries: 512 (order: -1, 2048 bytes)
[    0.000000] Dentry cache hash table entries: 16384 (order: 4, 65536 bytes)
[    0.000000] Inode-cache hash table entries: 8192 (order: 3, 32768 bytes)
[    0.000000] Memory: 95008k/101376k available (3766k kernel code, 6368k reserved, 752k data, 216k init, 0k highmem)
[    0.000000] SLUB: HWalign=32, Order=0-3, MinObjects=0, CPUs=1, Nodes=1
[    0.000000] Preemptible hierarchical RCU implementation.
[    0.000000] NR_IRQS:358
[    0.000000] clockevents_config_and_register success.
[    0.000012] Calibrating delay loop... 1391.00 BogoMIPS (lpj=6955008)
[    0.090038] pid_max: default: 32768 minimum: 301
[    0.090196] Mount-cache hash table entries: 512
[    0.090583] Initializing cgroup subsys debug
[    0.090600] Initializing cgroup subsys freezer
[    0.092107] devtmpfs: initialized
[    0.093571] regulator-dummy: no parameters
[    0.093834] NET: Registered protocol family 16
[    0.097230] set gpio strength: 32-2
[    0.097241] set gpio strength: 33-2
[    0.097247] set gpio strength: 34-2
[    0.097253] set gpio strength: 35-2
[    0.097258] set gpio strength: 36-2
[    0.097264] set gpio strength: 37-2
[    0.108143] bio: create slab <bio-0> at 0
[    0.113689] jz-dma jz-dma: JZ SoC DMA initialized
[    0.114838] usbcore: registered new interface driver usbfs
[    0.115000] usbcore: registered new interface driver hub
[    0.115198] usbcore: registered new device driver usb
[    0.115531]  (null): set:249  hold:250 dev=100000000 h=500 l=500
[    0.115858] media: Linux media interface: v0.10
[    0.116008] Linux video capture interface: v2.00
[    0.118020] cfg80211: Calling CRDA to update world regulatory domain
[    0.119099] Switching to clocksource jz_clocksource
[    0.121568] dwc2 otg probe start
[    0.121596] jz-dwc2 jz-dwc2: cgu clk gate get error
[    0.121619] DWC IN OTG MODE
[    0.122385] dwc2 dwc2: Keep PHY ON
[    0.122396] dwc2 dwc2: Using Buffer DMA mode
[    0.122405] dwc2 dwc2: Core Release: 3.00a
[    0.122446] dwc2 dwc2: DesignWare USB2.0 High-Speed Host Controller
[    0.122476] dwc2 dwc2: new USB bus registered, assigned bus number 1
[    0.123473] hub 1-0:1.0: USB hub found
[    0.123506] hub 1-0:1.0: 1 port detected
[    0.123610] dwc2 dwc2: DWC2 Host Initialized
[    0.123950] dwc2 dwc2: enter dwc2_gadget_plug_change:2588: plugin = 1 pullup_on = 0 suspend = 0
[    0.123967] dwc2 otg probe success
[    0.124221] NET: Registered protocol family 2
[    0.124568] TCP established hash table entries: 1024 (order: 1, 8192 bytes)
[    0.124598] TCP bind hash table entries: 1024 (order: 0, 4096 bytes)
[    0.124618] TCP: Hash tables configured (established 1024 bind 1024)
[    0.124663] TCP: reno registered
[    0.124675] UDP hash table entries: 256 (order: 0, 4096 bytes)
[    0.124692] UDP-Lite hash table entries: 256 (order: 0, 4096 bytes)
[    0.124868] NET: Registered protocol family 1
[    0.125155] RPC: Registered named UNIX socket transport module.
[    0.125166] RPC: Registered udp transport module.
[    0.125171] RPC: Registered tcp transport module.
[    0.125176] RPC: Registered tcp NFSv4.1 backchannel transport module.
[    0.125725] freq_udelay_jiffys[0].max_num = 10
[    0.125734] cpufreq 	udelay 	loops_per_jiffy	
[    0.125740] 12000	 59956	 59956	
[    0.125745] 24000	 119913	 119913	
[    0.125750] 60000	 299784	 299784	
[    0.125756] 120000	 599569	 599569	
[    0.125762] 200000	 999282	 999282	
[    0.125767] 300000	 1498924	 1498924	
[    0.125772] 600000	 2997848	 2997848	
[    0.125778] 792000	 3957159	 3957159	
[    0.125784] 1008000	 5036385	 5036385	
[    0.125789] 1200000	 5995696	 5995696	
[    0.136522] squashfs: version 4.0 (2009/01/31) Phillip Lougher
[    0.137724] jffs2: version 2.2. Â© 2001-2006 Red Hat, Inc.
[    0.138296] msgmni has been set to 185
[    0.139688] io scheduler noop registered
[    0.139722] io scheduler cfq registered (default)
[    0.146357] jz-uart.1: ttyS1 at MMIO 0x10031000 (irq = 58) is a uart1
[    0.224880] dwc2 dwc2: ID PIN CHANGED!
[    0.641778] console [ttyS1] enabled
[    0.646057] logger: created 256K log 'log_main'
[    0.652592] jz TCU driver register completed
[    0.657898] the id code = b4018, the flash name is XT25F128B
[    0.663817] JZ SFC Controller for SFC channel 0 driver register
[    0.669958] 8 cmdlinepart partitions found on MTD device jz_sfc
[    0.676064] Creating 8 MTD partitions on "jz_sfc":
[    0.681157] 0x000000000000-0x000000040000 : "boot"
[    0.687109] 0x000000040000-0x000000048000 : "env"
[    0.693061] 0x000000048000-0x000000080000 : "config"
[    0.699263] 0x000000080000-0x0000001f8000 : "kernel"
[    0.705426] 0x0000001f8000-0x000000820000 : "rootfs"
[    0.711757] 0x000000820000-0x000001000000 : "rootfs_data"
[    0.718339] 0x000000080000-0x000001000000 : "upgrade"
[    0.724699] 0x000000000000-0x000001000000 : "all"
[    0.730693] SPI NOR MTD LOAD OK
[    0.734269] usbcore: registered new interface driver asix
[    0.740122] usbcore: registered new interface driver cdc_ether
[    0.746333] usbcore: registered new interface driver cdc_ncm
[    0.752279] i2c /dev entries driver
[    0.756730] jz-wdt: watchdog initialized
[    0.761459] TCP: cubic registered
[    0.765883] NET: Registered protocol family 10
[    0.771271] NET: Registered protocol family 17
[    0.777051] input: gpio-keys as /devices/platform/gpio-keys/input/input0
[    0.787931] VFS: Mounted root (squashfs filesystem) readonly on device 31:4.
[    0.798299] devtmpfs: mounted
[    0.801758] Freeing unused kernel memory: 216K (8047a000 - 804b0000)
[    1.206958] jffs2: notice: (410) jffs2_build_xattr_subsystem: complete building xattr subsystem, 1 of xdatum (0 unchecked, 0 orphan) and 2 of xref (0 dead, 0 orphan) found.
[    1.419892] jffs2: notice: (422) jffs2_build_xattr_subsystem: complete building xattr subsystem, 0 of xdatum (0 unchecked, 0 orphan) and 0 of xref (0 dead, 0 orphan) found.
[    5.955482] jzmmc_v1.2 jzmmc_v1.2.0: vmmc regulator missing
[    5.958046] jzmmc_v1.2 jzmmc_v1.2.0: register success!
[    5.958106] jzmmc_v1.2 jzmmc_v1.2.1: vmmc regulator missing
[    5.960755] jzmmc_v1.2 jzmmc_v1.2.1: register success!
[    6.077770] exFAT: Version 1.2.9
[    6.118778] usbcore: registered new interface driver usbserial
[    6.138681] usbcore: registered new interface driver ch341
[    6.141176] usbserial: USB Serial support registered for ch341-uart
[    6.155745] usbcore: registered new interface driver cp210x
[    6.158167] usbserial: USB Serial support registered for cp210x
[    6.183609] request spk en gpio 63 ok!
[    6.183620] jz_codec_register: probe() successful!
[    6.183694] cgu_set_rate, parent = 1392000000, rate = 2048000, n = 10875, reg val = 0x01002a7b
[    6.183702] cgu_enable,cgu_i2s_spk reg val = 0x21002a7b
[    6.183719] cgu_set_rate, parent = 1392000000, rate = 2048000, n = 10875, reg val = 0x01002a7b
[    6.183727] cgu_enable,cgu_i2s_mic reg val = 0x21002a7b
[    6.589343] dma dma0chan24: Channel 24 have been requested.(phy id 7,type 0x06 desc a48f6000)
[    6.589631] dma dma0chan25: Channel 25 have been requested.(phy id 6,type 0x06 desc a484f000)
[    6.589951] dma dma0chan26: Channel 26 have been requested.(phy id 5,type 0x04 desc a47c1000)
[    6.619757] @@@@ avpu driver ok(version H20220825a) @@@@@
[    6.656888] input: gpio-keys as /devices/platform/gpio-keys/input/input1
[    6.659364] Additional GPIO keys device registered with 1 buttons
[    6.669307] The version of PWM driver is H20210412a
[    6.680080] pwm-jz pwm-jz: jz_pwm_probe register ok !
[    7.158825] jzmmc_v1.2 jzmmc_v1.2.1: card insert via sysfs
[    7.271572] mmc1: card claims to support voltages below the defined range. These will be ignored.
[    7.330010] mmc1: new SDIO card at address 0001
[    7.549057] RTW: module init start
[    7.549071] RTW: rtl8189fs v5.11.6.0-2-gb9aa73b62.20211117
[    7.549078] RTW: build time: Aug 28 2025 05:46:40
[    7.549342] RTW: == SDIO Card Info ==
[    7.549352] RTW:   card: 84299c00
[    7.549358] RTW:   clock: 24000000 Hz
[    7.549363] RTW:   timing spec: legacy
[    7.549371] RTW:   sd3_bus_mode: FALSE
[    7.549376] RTW:   func num: 1
[    7.549383] RTW:   func1: 84797300 (*)
[    7.549388] RTW: ================
[    7.578703] RTW: HW EFUSE
[    7.578717] RTW: 0x000: 29 81 03 CC  00 00 50 00  00 00 04 CC  0A 0C 00 00  
[    7.578749] RTW: 0x010: 24 25 26 27  27 27 2C 2C  2E 2E 2E 02  FF FF FF FF  
[    7.578782] RTW: 0x020: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.578815] RTW: 0x030: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.578847] RTW: 0x040: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.578880] RTW: 0x050: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.578913] RTW: 0x060: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.578945] RTW: 0x070: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.578978] RTW: 0x080: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.579011] RTW: 0x090: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.579043] RTW: 0x0A0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.579076] RTW: 0x0B0: FF FF FF FF  FF FF FF FF  20 1C 1B 00  00 00 00 FF  
[    7.579108] RTW: 0x0C0: FF 12 00 10  00 FF 00 FF  00 00 FF FF  FF FF FF FF  
[    7.579175] RTW: 0x0D0: 3E 10 01 12  23 FF FF FF  20 04 4C 02  79 F1 21 02  
[    7.579208] RTW: 0x0E0: 0C 00 22 04  00 08 00 32  FF 21 02 0C  00 22 2A 01  
[    7.579240] RTW: 0x0F0: 01 00 00 00  00 00 00 00  00 00 00 00  02 00 FF FF  
[    7.579271] RTW: 0x100: 00 00 00 00  00 00 00 00  00 00 00 00  00 00 00 00  
[    7.579303] RTW: 0x110: 00 EB 00 6E  01 00 00 00  00 FF 4C 31  2D 6A D0 0D  
[    7.579335] RTW: 0x120: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.579367] RTW: 0x130: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.579400] RTW: 0x140: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.579433] RTW: 0x150: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.579465] RTW: 0x160: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.579498] RTW: 0x170: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.579531] RTW: 0x180: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.579563] RTW: 0x190: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.579596] RTW: 0x1A0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.579629] RTW: 0x1B0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.579661] RTW: 0x1C0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.579694] RTW: 0x1D0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.579727] RTW: 0x1E0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.579759] RTW: 0x1F0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.579801] RTW: hal_com_config_channel_plan chplan:0x20
[    7.663583] RTW: [RF_PATH] ver_id.RF_TYPE:RF_1T1R
[    7.663597] RTW: [RF_PATH] HALSPEC's rf_reg_trx_path_bmp:0x11, rf_reg_path_avail_num:1, max_tx_cnt:1
[    7.663604] RTW: [RF_PATH] PG's trx_path_bmp:0x00, max_tx_cnt:0
[    7.663611] RTW: [RF_PATH] Registry's trx_path_bmp:0x00, tx_path_lmt:0, rx_path_lmt:0
[    7.663617] RTW: [RF_PATH] HALDATA's trx_path_bmp:0x11, max_tx_cnt:1
[    7.663624] RTW: [RF_PATH] HALDATA's rf_type:RF_1T1R, NumTotalRFPath:1
[    7.663631] RTW: [TRX_Nss] HALSPEC - tx_nss:1, rx_nss:1
[    7.663637] RTW: [TRX_Nss] Registry - tx_nss:0, rx_nss:0
[    7.663644] RTW: [TRX_Nss] HALDATA - tx_nss:1, rx_nss:1
[    7.664885] RTW: rtw_regsty_chk_target_tx_power_valid return _FALSE for band:0, path:0, rs:0, t:-1
[    7.684923] RTW: rtw_ndev_init(wlan0) if1 mac_addr=4c:31:2d:6a:d0:0d
[    7.698019] RTW: rtw_ndev_init(wlan1) if2 mac_addr=4e:31:2d:6a:d0:0d
[    7.713641] RTW: module init ret=0
[    8.341773] RTW: txpath=0x1, rxpath=0x1
[    8.341785] RTW: txpath_1ss:0x1, num:1
[    8.427641] IPv6: ADDRCONF(NETDEV_UP): wlan0: link is not ready
[   10.113114] RTW: rtw_set_802_11_connect(wlan0)  fw_state=0x00000008
[   10.399663] RTW: start auth
[   10.404669] RTW: auth success, start assoc
[   10.409959] RTW: assoc success
[   10.410049] IPv6: ADDRCONF(NETDEV_CHANGE): wlan0: link becomes ready
[   10.411567] RTW: ============ STA [e8:9c:25:02:11:0c]  ===================
[   10.411579] RTW: mac_id : 0
[   10.411584] RTW: wireless_mode : 0x0b
[   10.411589] RTW: mimo_type : 0
[   10.411595] RTW: static smps : N
[   10.411601] RTW: bw_mode : 20MHz, ra_bw_mode : 20MHz
[   10.411607] RTW: rate_id : 3
[   10.411613] RTW: rssi : -1 (%), rssi_level : 0
[   10.411619] RTW: is_support_sgi : Y, is_vht_enable : N
[   10.411625] RTW: disable_ra : N, disable_pt : N
[   10.411630] RTW: is_noisy : N
[   10.411635] RTW: txrx_state : 0
[   10.411642] RTW: curr_tx_rate : CCK_1M (L)
[   10.411647] RTW: curr_tx_bw : 20MHz
[   10.411653] RTW: curr_retry_ratio : 0
[   10.411659] RTW: ra_mask : 0x00000000000fffff
[   10.411659] 
[   10.415147] RTW: recv eapol packet 1/4
[   10.416308] RTW: send eapol packet 2/4
[   10.421657] RTW: recv eapol packet 3/4
[   10.422034] RTW: send eapol packet 4/4
[   10.423191] RTW: set pairwise key camid:0, addr:e8:9c:25:02:11:0c, kid:0, type:AES
[   10.423474] RTW: set group key camid:1, addr:e8:9c:25:02:11:0c, kid:2, type:AES
[   13.471075] codec_codec_ctl: set repaly channel...
[   13.471113] cgu_set_rate, parent = 1392000000, rate = 4096000, n = 10875, reg val = 0x22002a7b
[   13.471120] codec_codec_ctl: set sample rate...
[   13.471205] codec_codec_ctl: set device...
[   13.709190] codec_set_device: set device: speaker...
[   69.710800] ISP Register Monitor v1.3 initializing
[   69.710940] ISP Monitor: initialized region isp-w01 at phys 0x0x10023000 size 0x1000
[   69.738412] ISP Monitor: initialized region isp-m0 at phys 0x0x13300000 size 0x100000
[   69.745916] ISP Monitor: initialized region isp-w02 at phys 0x0x133e0000 size 0x10000
[   69.746052] ISP Monitor: initialized region isp-csi at phys 0x0x10022000 size 0x1000
[   73.972918] *** tx_isp_init: EXACT Binary Ninja MCP reference implementation ***
[   73.975398] *** PROBE: tx_isp_platform_probe CALLED for device tx-isp ***
[   73.975416] *** PROBE: ISP device allocated successfully: 8055c000 ***
[   73.975433] *** PROBE: ISP core registers mapped at 0x13300000 for system_reg_write ***
[   73.975438] *** PROBE: ISP device mutex and spinlock initialized ***
[   73.975446] *** PROBE: Event callback structure initialized at 0x811e0280 (offset 0xc from isp_dev) ***
[   73.975456] parse_rmem_bootarg: Found rmem=29M@0x06300000 (size=0x01d00000)
[   73.975464] *** PROBE: Initialized rmem_addr=0x06300000, size=0x01d00000 ***
[   73.975469] *** PROBE: Platform data: c06b6510 ***
[   73.975474] *** PROBE: Platform data validation passed ***
[   73.975480] *** REFERENCE DRIVER: Individual subdevices will initialize their own memory regions ***
[   73.975486] *** PLATFORM DEVICES ALREADY REGISTERED IN INIT - SKIPPING DUPLICATE REGISTRATION ***
[   73.975492] *** tx_isp_module_init: EXACT Binary Ninja reference implementation ***
[   73.975497] *** tx_isp_module_init: Registering subdev platform drivers FIRST ***
[   73.975503] *** TX ISP SUBDEV PLATFORM DRIVERS REGISTRATION ***
[   73.999190] All ISP subdev platform drivers registered successfully
[   74.002070] *** tx_isp_create_graph_and_nodes: EXACT Binary Ninja reference implementation ***
[   74.002083] *** Registering platform device 0 from platform data ***
[   74.004611] *** tx_isp_subdev_init: CALLED for device 'isp-w00' ***
[   74.004626] *** tx_isp_subdev_init: pdev=c06b61f0, sd=85217c00, ops=c06b6810 ***
[   74.004633] *** tx_isp_subdev_init: ourISPdev=8055c000 ***
[   74.004640] *** tx_isp_subdev_init: ops=c06b6810, ops->core=c06b6844 ***
[   74.004646] *** tx_isp_subdev_init: ops->core->init=c066c2b8 ***
[   74.004652] *** tx_isp_subdev_init: Set sd->dev=c06b6200, sd->pdev=c06b61f0 ***
[   74.004659] *** tx_isp_subdev_init: CSI subdev registered at slot 0 ***
[   74.004665] tx_isp_module_init: Module initialized for isp-w00
[   74.004671] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   74.004677] *** isp-w00: Skipping IRQ request - device has no IRQ resource ***
[   74.004684] tx_isp_subdev_init: platform_get_resource returned c06b62e8 for device isp-w00
[   74.004692] tx_isp_subdev_init: Memory resource found: start=0x10022000, end=0x10022fff, size=0x00001000
[   74.004702] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 2 clocks
[   74.004708] isp_subdev_init_clks: Using platform data clock arrays: c06b62d8
[   74.004714] isp_subdev_init_clks: Using platform data clock configs
[   74.004721] Platform data clock[0]: name=cgu_isp, rate=100000000
[   74.004732] Clock cgu_isp: set rate 100000000 Hz, result=0
[   74.004740] Clock cgu_isp enabled successfully
[   74.004746] Platform data clock[1]: name=isp, rate=65535
[   74.004754] Clock isp enabled successfully
[   74.007683] ISP isp-w02: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   74.007697] ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x2 (delta: 0.000 ms)
[   74.007706] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x2 (delta: 0.000 ms)
[   74.007715] ISP isp-w02: [CSI PHY Control] write at offset 0x18: 0x0 -> 0xf00 (delta: 0.000 ms)
[   74.007728] ISP isp-w02: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x800800 (delta: 0.000 ms)
[   74.007737] ISP isp-w02: [CSI PHY Control] write at offset 0x64: 0x0 -> 0x9d09d0 (delta: 0.000 ms)
[   74.007746] ISP isp-w02: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x6002 (delta: 0.000 ms)
[   74.007756] ISP isp-w02: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x7003 (delta: 0.000 ms)
[   74.007768] ISP isp-w02: [CSI PHY Control] write at offset 0xc0: 0x0 -> 0xeb8080 (delta: 0.000 ms)
[   74.007778] ISP isp-w02: [CSI PHY Control] write at offset 0xc4: 0x0 -> 0x108080 (delta: 0.000 ms)
[   74.007787] ISP isp-w02: [CSI PHY Control] write at offset 0xc8: 0x0 -> 0x29f06e (delta: 0.000 ms)
[   74.007796] ISP isp-w02: [CSI PHY Control] write at offset 0xcc: 0x0 -> 0x913622 (delta: 0.000 ms)
[   74.007806] ISP isp-w02: [CSI PHY Control] write at offset 0xd0: 0x0 -> 0x515af0 (delta: 0.000 ms)
[   74.007814] ISP isp-w02: [CSI PHY Control] write at offset 0xd4: 0x0 -> 0xaaa610 (delta: 0.000 ms)
[   74.007824] ISP isp-w02: [CSI PHY Control] write at offset 0xd8: 0x0 -> 0xd21092 (delta: 0.000 ms)
[   74.007833] ISP isp-w02: [CSI PHY Control] write at offset 0xdc: 0x0 -> 0x6acade (delta: 0.000 ms)
[   74.007842] ISP isp-w02: [CSI PHY Control] write at offset 0xe0: 0x0 -> 0xeb8080 (delta: 0.000 ms)
[   74.007852] ISP isp-w02: [CSI PHY Control] write at offset 0xe4: 0x0 -> 0x108080 (delta: 0.000 ms)
[   74.007861] ISP isp-w02: [CSI PHY Control] write at offset 0xe8: 0x0 -> 0x29f06e (delta: 0.000 ms)
[   74.007870] ISP isp-w02: [CSI PHY Control] write at offset 0xec: 0x0 -> 0x913622 (delta: 0.000 ms)
[   74.007880] ISP isp-w02: [CSI PHY Control] write at offset 0xf0: 0x0 -> 0x515af0 (delta: 0.000 ms)
[   74.007889] ISP isp-w02: [CSI PHY Control] write at offset 0xf4: 0x0 -> 0xaaa610 (delta: 0.000 ms)
[   74.007898] ISP isp-w02: [CSI PHY Control] write at offset 0xf8: 0x0 -> 0xd21092 (delta: 0.000 ms)
[   74.007908] ISP isp-w02: [CSI PHY Control] write at offset 0xfc: 0x0 -> 0x6acade (delta: 0.000 ms)
[   74.007917] ISP isp-w02: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x2d0 (delta: 0.000 ms)
[   74.007926] ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x2c000 (delta: 0.000 ms)
[   74.007936] ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x0 -> 0x7800000 (delta: 0.000 ms)
[   74.007951] ISP isp-w02: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x100010 (delta: 0.000 ms)
[   74.007960] ISP isp-w02: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0x4440 (delta: 0.000 ms)
[   74.007970] ISP isp-w02: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x10 (delta: 0.000 ms)
[   74.011122] ISP isp-m0: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x54560031 (delta: 0.000 ms)
[   74.011136] ISP isp-m0: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   74.011146] ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x0 -> 0x1 (delta: 0.000 ms)
[   74.011155] ISP isp-m0: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x80700008 (delta: 0.000 ms)
[   74.011165] ISP isp-m0: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x1 (delta: 0.000 ms)
[   74.011174] ISP isp-m0: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x400040 (delta: 0.000 ms)
[   74.011188] ISP isp-m0: [CSI PHY Control] write at offset 0x90: 0x0 -> 0x1 (delta: 0.000 ms)
[   74.011197] ISP isp-m0: [CSI PHY Control] write at offset 0x94: 0x0 -> 0x1 (delta: 0.000 ms)
[   74.011206] ISP isp-m0: [CSI PHY Control] write at offset 0x98: 0x0 -> 0x30000 (delta: 0.000 ms)
[   74.011216] ISP isp-m0: [CSI PHY Control] write at offset 0xa8: 0x0 -> 0x58050000 (delta: 0.000 ms)
[   74.011226] ISP isp-m0: [CSI PHY Control] write at offset 0xac: 0x0 -> 0x58050000 (delta: 0.000 ms)
[   74.011236] ISP isp-m0: [CSI PHY Control] write at offset 0xc4: 0x0 -> 0x40000 (delta: 0.000 ms)
[   74.011245] ISP isp-m0: [CSI PHY Control] write at offset 0xc8: 0x0 -> 0x400040 (delta: 0.000 ms)
[   74.011254] ISP isp-m0: [CSI PHY Control] write at offset 0xcc: 0x0 -> 0x100 (delta: 0.000 ms)
[   74.011263] ISP isp-m0: [CSI PHY Control] write at offset 0xd4: 0x0 -> 0xc (delta: 0.000 ms)
[   74.011272] ISP isp-m0: [CSI PHY Control] write at offset 0xd8: 0x0 -> 0xffffff (delta: 0.000 ms)
[   74.011282] ISP isp-m0: [CSI PHY Control] write at offset 0xe0: 0x0 -> 0x100 (delta: 0.000 ms)
[   74.011291] ISP isp-m0: [CSI PHY Control] write at offset 0xe4: 0x0 -> 0x400040 (delta: 0.000 ms)
[   74.011301] ISP isp-m0: [CSI PHY Control] write at offset 0xf0: 0x0 -> 0xff808000 (delta: 0.000 ms)
[   74.011312] ISP isp-m0: [CSI PHY Config] write at offset 0x110: 0x0 -> 0x80007000 (delta: 0.000 ms)
[   74.011321] ISP isp-m0: [CSI PHY Config] write at offset 0x114: 0x0 -> 0x777111 (delta: 0.000 ms)
[   74.013140] ISP isp-m0: [ISP Control] write at offset 0x9804: 0x0 -> 0x3f00 (delta: 0.000 ms)
[   74.013154] ISP isp-m0: [ISP Control] write at offset 0x9864: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   74.013164] ISP isp-m0: [ISP Control] write at offset 0x987c: 0x0 -> 0xc0000000 (delta: 0.000 ms)
[   74.013174] ISP isp-m0: [ISP Control] write at offset 0x9880: 0x0 -> 0x1 (delta: 0.000 ms)
[   74.013182] ISP isp-m0: [ISP Control] write at offset 0x9884: 0x0 -> 0x1 (delta: 0.000 ms)
[   74.013192] ISP isp-m0: [ISP Control] write at offset 0x9890: 0x0 -> 0x1010001 (delta: 0.000 ms)
[   74.013202] ISP isp-m0: [ISP Control] write at offset 0x989c: 0x0 -> 0x1010001 (delta: 0.000 ms)
[   74.013211] ISP isp-m0: [ISP Control] write at offset 0x98a8: 0x0 -> 0x1010001 (delta: 0.000 ms)
[   74.013237] ISP isp-m0: [VIC Control] write at offset 0x9a00: 0x0 -> 0x50002d0 (delta: 0.000 ms)
[   74.013246] ISP isp-m0: [VIC Control] write at offset 0x9a04: 0x0 -> 0x3000300 (delta: 0.000 ms)
[   74.013257] ISP isp-m0: [VIC Control] write at offset 0x9a2c: 0x0 -> 0x50002d0 (delta: 0.000 ms)
[   74.013266] ISP isp-m0: [VIC Control] write at offset 0x9a34: 0x0 -> 0x1 (delta: 0.000 ms)
[   74.013278] ISP isp-m0: [VIC Control] write at offset 0x9a70: 0x0 -> 0x1 (delta: 0.000 ms)
[   74.013287] ISP isp-m0: [VIC Control] write at offset 0x9a7c: 0x0 -> 0x1 (delta: 0.000 ms)
[   74.013296] ISP isp-m0: [VIC Control] write at offset 0x9a80: 0x0 -> 0x500 (delta: 0.000 ms)
[   74.013305] ISP isp-m0: [VIC Control] write at offset 0x9a88: 0x0 -> 0x1 (delta: 0.000 ms)
[   74.013314] ISP isp-m0: [VIC Control] write at offset 0x9a94: 0x0 -> 0x1 (delta: 0.000 ms)
[   74.013324] ISP isp-m0: [VIC Control] write at offset 0x9a98: 0x0 -> 0x500 (delta: 0.000 ms)
[   74.013334] ISP isp-m0: [VIC Control] write at offset 0x9ac0: 0x0 -> 0x200 (delta: 0.000 ms)
[   74.013344] ISP isp-m0: [VIC Control] write at offset 0x9ac8: 0x0 -> 0x200 (delta: 0.000 ms)
[   74.013597] ISP isp-m0: [Core Control] write at offset 0xb004: 0x0 -> 0xf001f001 (delta: 0.000 ms)
[   74.013606] ISP isp-m0: [Core Control] write at offset 0xb008: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   74.013616] ISP isp-m0: [Core Control] write at offset 0xb00c: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   74.013626] ISP isp-m0: [Core Control] write at offset 0xb010: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   74.013635] ISP isp-m0: [Core Control] write at offset 0xb014: 0x0 -> 0x404040 (delta: 0.000 ms)
[   74.013644] ISP isp-m0: [Core Control] write at offset 0xb018: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   74.013654] ISP isp-m0: [Core Control] write at offset 0xb01c: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   74.013663] ISP isp-m0: [Core Control] write at offset 0xb020: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   74.013672] ISP isp-m0: [Core Control] write at offset 0xb024: 0x0 -> 0x404040 (delta: 0.000 ms)
[   74.013682] ISP isp-m0: [Core Control] write at offset 0xb028: 0x0 -> 0x1000080 (delta: 0.000 ms)
[   74.013691] ISP isp-m0: [Core Control] write at offset 0xb02c: 0x0 -> 0x1000080 (delta: 0.000 ms)
[   74.013700] ISP isp-m0: [Core Control] write at offset 0xb030: 0x0 -> 0x100 (delta: 0.000 ms)
[   74.013710] ISP isp-m0: [Core Control] write at offset 0xb034: 0x0 -> 0xffff0100 (delta: 0.000 ms)
[   74.013719] ISP isp-m0: [Core Control] write at offset 0xb038: 0x0 -> 0x1ff00 (delta: 0.000 ms)
[   74.013729] ISP isp-m0: [Core Control] write at offset 0xb04c: 0x0 -> 0x103 (delta: 0.000 ms)
[   74.013738] ISP isp-m0: [Core Control] write at offset 0xb050: 0x0 -> 0x3 (delta: 0.000 ms)
[   74.013749] ISP isp-m0: [Core Control] write at offset 0xb07c: 0x0 -> 0x1fffff (delta: 0.000 ms)
[   74.013758] ISP isp-m0: [Core Control] write at offset 0xb080: 0x0 -> 0x1fffff (delta: 0.000 ms)
[   74.013768] ISP isp-m0: [Core Control] write at offset 0xb084: 0x0 -> 0x1fffff (delta: 0.000 ms)
[   74.013777] ISP isp-m0: [Core Control] write at offset 0xb088: 0x0 -> 0x1fdfff (delta: 0.000 ms)
[   74.013786] ISP isp-m0: [Core Control] write at offset 0xb08c: 0x0 -> 0x1fff (delta: 0.000 ms)
[   74.028968] CPM clock gates configured
[   74.028982] isp_subdev_init_clks: Successfully initialized 2 clocks
[   74.028991] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b61f0, sd=85217c00, ourISPdev=8055c000 ***
[   74.029000] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w00' to ourISPdev=8055c000 ***
[   74.029005] *** DEBUG: Device name comparison - checking 'isp-w00' ***
[   74.029010] *** DEBUG: About to check device name matches ***
[   74.029017] *** CSI BASIC REGISTERS SET: b0022000 (from tx_isp_subdev_init) ***
[   74.029024] *** LINKED CSI device: 85217c00, regs: b0022000 ***
[   74.029031] *** CSI PROBE: Set dev_priv to csi_dev 85217c00 AFTER subdev_init ***
[   74.029037] *** CSI PROBE: Set host_priv to csi_dev 85217c00 AFTER subdev_init ***
[   74.029043] *** CSI PROBE: Using register mapping from tx_isp_subdev_init: b0022000 ***
[   74.029050] *** CSI PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   74.029072] *** Platform device 0 (isp-w00) registered successfully ***
[   74.029079] *** Registering platform device 1 from platform data ***
[   74.039160] *** VIC PROBE: IRQ numbers initialized to 38 ***
[   74.039174] *** VIC PROBE: Primary VIC registers mapped at 0x133e0000 -> b33e0000 ***
[   74.039180] *** VIC PROBE: VIC control registers mapped at 0x10023000 -> b0023000 ***
[   74.039186] *** VIC PROBE: Hardware IRQ function pointers set using SAFE struct members (tx_isp_enable/disable_irq) ***
[   74.039193] *** VIC PROBE: Secondary VIC register test - 0x1e0 = 0x00000000 (mapping verified) ***
[   74.039199] *** VIC PROBE: VIC interrupt registers will be configured during tx_isp_vic_start ***
[   74.039204] *** BINARY NINJA MCP: VIC buffer management ENABLED - following reference driver ***
[   74.039210] *** VIC will operate in FULL mode with complete buffer operations ***
[   74.039216] *** BINARY NINJA MCP: VIC full initialization complete - buffer management ENABLED ***
[   74.039222] *** VIC PROBE: Initialized default dimensions 1920x1080 and critical fields ***
[   74.039228] *** VIC PROBE: Event callback structure stored in VIC device field ***
[   74.039235] *** VIC PROBE: Stored vic_dev pointer 8055a000 in subdev dev_priv ***
[   74.039241] *** VIC PROBE: Set host_priv to vic_dev 8055a000 for Binary Ninja compatibility ***
[   74.039247] *** VIC PROBE: Skipping tx_isp_vic_hw_init - working branch configures interrupts during VIC operations ***
[   74.039254] *** tx_isp_subdev_init: CALLED for device 'isp-w02' ***
[   74.039262] *** tx_isp_subdev_init: pdev=c06b6308, sd=8055a000, ops=c06b6790 ***
[   74.039268] *** tx_isp_subdev_init: ourISPdev=8055c000 ***
[   74.039275] *** tx_isp_subdev_init: ops=c06b6790, ops->core=c06b67ac ***
[   74.039281] *** tx_isp_subdev_init: ops->core->init=c0681f74 ***
[   74.039288] *** tx_isp_subdev_init: Set sd->dev=c06b6318, sd->pdev=c06b6308 ***
[   74.039294] *** tx_isp_subdev_init: VIC device linked and registered at slot 1 ***
[   74.039300] tx_isp_module_init: Module initialized for isp-w02
[   74.039306] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   74.039314] *** tx_isp_request_irq: platform_get_irq returned 38 for device isp-w02 ***
[   74.039321] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 38 (device: isp-w02) ***
[   74.039331] *** tx_isp_request_irq: About to call request_threaded_irq(irq=38, handler=c0674a18, thread=c0667584, flags=0x80, name=isp-w02, dev_id=8055c000) ***
[   74.039340] *** tx_isp_request_irq: About to register IRQ 38 with handlers: main=c0674a18, thread=c0667584 ***
[   74.041712] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[   74.041724] *** tx_isp_request_irq: IRQ 38 LEFT ENABLED (working version behavior) ***
[   74.041730] *** tx_isp_request_irq: IRQ 38 registered successfully for isp-w02 ***
[   74.041739] tx_isp_subdev_init: platform_get_resource returned c06b6400 for device isp-w02
[   74.041747] tx_isp_subdev_init: Memory resource found: start=0x10023000, end=0x10023fff, size=0x00001000
[   74.041757] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 2 clocks
[   74.041764] isp_subdev_init_clks: Using platform data clock arrays: c06b63f0
[   74.041770] isp_subdev_init_clks: Using platform data clock configs
[   74.041777] Platform data clock[0]: name=cgu_isp, rate=100000000
[   74.041786] Clock cgu_isp: set rate 100000000 Hz, result=0
[   74.041793] Clock cgu_isp enabled successfully
[   74.041799] Platform data clock[1]: name=isp, rate=65535
[   74.041806] Clock isp enabled successfully
[   74.068968] CPM clock gates configured
[   74.068982] isp_subdev_init_clks: Successfully initialized 2 clocks
[   74.068992] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b6308, sd=8055a000, ourISPdev=8055c000 ***
[   74.069001] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w02' to ourISPdev=8055c000 ***
[   74.069006] *** DEBUG: Device name comparison - checking 'isp-w02' ***
[   74.069012] *** DEBUG: About to check device name matches ***
[   74.069018] *** DEBUG: VIC DEVICE NAME MATCHED! Processing VIC device linking ***
[   74.069024] *** DEBUG: Retrieved vic_dev from subdev data: 8055a000 ***
[   74.069030] *** DEBUG: About to set ourISPdev->vic_dev = 8055a000 ***
[   74.069036] *** DEBUG: ourISPdev before linking: 8055c000 ***
[   74.069041] *** DEBUG: ourISPdev->vic_dev set to: 8055a000 ***
[   74.069047] *** VIC AUTO-LINK: VIC IRQ already registered (irq=38) ***
[   74.069052] *** VIC AUTO-LINK: Using existing VIC register mapping (0x133e0000) - NOT remapping ***
[   74.069058] *** VIC AUTO-LINK: Registers are mapped, registering interrupt handler ***
[   74.069066] *** VIC PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   74.069072] *** VIC PROBE: Sensor dimensions will be cached when sensor module loads ***
[   74.069078] *** VIC PROBE: VIC frame channel streaming will be initialized via tisp_init ***
[   74.069083] *** VIC PROBE: Waiting for core subdev init to call tisp_init which calls tx_isp_subdev_pipo ***
[   74.069106] *** Platform device 1 (isp-w02) registered successfully ***
[   74.069113] *** Registering platform device 2 from platform data ***
[   74.073476] *** tx_isp_subdev_init: CALLED for device 'isp-w01' ***
[   74.073492] *** tx_isp_subdev_init: pdev=c06b6118, sd=84cf2a00, ops=c06b7674 ***
[   74.073498] *** tx_isp_subdev_init: ourISPdev=8055c000 ***
[   74.073506] *** tx_isp_subdev_init: ops=c06b7674, ops->core=c06b7694 ***
[   74.073512] *** tx_isp_subdev_init: ops->core->init=c068e398 ***
[   74.073518] *** tx_isp_subdev_init: Set sd->dev=c06b6128, sd->pdev=c06b6118 ***
[   74.073524] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b7674 ***
[   74.073532] *** tx_isp_subdev_init: ops->sensor=  (null), csi_subdev_ops=c06b6810 ***
[   74.073538] tx_isp_module_init: Module initialized for isp-w01
[   74.073543] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   74.073552] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b6118, sd=84cf2a00, ourISPdev=8055c000 ***
[   74.073559] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w01' to ourISPdev=8055c000 ***
[   74.073565] *** DEBUG: Device name comparison - checking 'isp-w01' ***
[   74.073570] *** DEBUG: About to check device name matches ***
[   74.073576] *** DEBUG: VIN device name matched! Setting up VIN device ***
[   74.073582] *** LINKED VIN device: 84cf2a00 ***
[   74.073589] *** VIN SUBDEV OPS CONFIGURED: core=c06b7694, video=c06b7688, s_stream=c068e590 ***
[   74.073596] *** REGISTERED VIN SUBDEV AT SLOT 2 WITH VIDEO OPS ***
[   74.073602] *** VIN PROBE: Set dev_priv to vin_dev 84cf2a00 AFTER subdev_init ***
[   74.073608] *** VIN PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   74.073627] *** Platform device 2 (isp-w01) registered successfully ***
[   74.073634] *** Registering platform device 3 from platform data ***
[   74.076098] *** tx_isp_subdev_init: CALLED for device 'isp-fs' ***
[   74.076114] *** tx_isp_subdev_init: pdev=c06b5fd8, sd=84cf2e00, ops=c06b68c4 ***
[   74.076120] *** tx_isp_subdev_init: ourISPdev=8055c000 ***
[   74.076127] *** tx_isp_subdev_init: ops=c06b68c4, ops->core=c06bd74c ***
[   74.076132] *** tx_isp_subdev_init: WARNING - ops->core->init is NULL! ***
[   74.076140] *** tx_isp_subdev_init: Set sd->dev=c06b5fe8, sd->pdev=c06b5fd8 ***
[   74.076146] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b68c4 ***
[   74.076152] *** tx_isp_subdev_init: ops->sensor=c06bd740, csi_subdev_ops=c06b6810 ***
[   74.076159] tx_isp_module_init: Module initialized for isp-fs
[   74.076164] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   74.076171] *** isp-fs: Skipping IRQ request - device has no IRQ resource ***
[   74.076178] tx_isp_subdev_init: platform_get_resource returned   (null) for device isp-fs
[   74.076184] tx_isp_subdev_init: No memory resource for device isp-fs (logical device - OK)
[   74.076191] *** FS PROBE: Set dev_priv to fs_dev 84cf2e00 AFTER subdev_init ***
[   74.076198] *** FS PROBE: Device linking handled automatically by tx_isp_subdev_auto_link() ***
[   74.076216] *** Platform device 3 (isp-fs) registered successfully ***
[   74.076224] *** Registering platform device 4 from platform data ***
[   74.078570] *** tx_isp_core_probe: NEW ARCHITECTURE - Creating separate core device ***
[   74.078584] *** tx_isp_create_core_device: Creating ISP core device ***
[   74.078594] *** tx_isp_create_core_device: Core device created successfully: 8055a400 ***
[   74.078600] *** CORE PROBE: Set dev_priv to core_dev 8055a400 ***
[   74.078606] *** CORE PROBE: Set host_priv to core_dev 8055a400 - PREVENTS BadVA CRASH ***
[   74.078614] *** tx_isp_subdev_init: CALLED for device 'isp-m0' ***
[   74.078621] *** tx_isp_subdev_init: pdev=c06b5ea0, sd=8055a400, ops=c06b65c8 ***
[   74.078627] *** tx_isp_subdev_init: ourISPdev=8055c000 ***
[   74.078634] *** tx_isp_subdev_init: ops=c06b65c8, ops->core=c06b65f4 ***
[   74.078640] *** tx_isp_subdev_init: ops->core->init=c067eaa8 ***
[   74.078647] *** tx_isp_subdev_init: Set sd->dev=c06b5eb0, sd->pdev=c06b5ea0 ***
[   74.078654] *** tx_isp_subdev_init: Core ISP subdev registered at slot 3 ***
[   74.078660] tx_isp_module_init: Module initialized for isp-m0
[   74.078666] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   74.078674] *** tx_isp_request_irq: platform_get_irq returned 37 for device isp-m0 ***
[   74.078681] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 37 (device: isp-m0) ***
[   74.078691] *** tx_isp_request_irq: About to call request_threaded_irq(irq=37, handler=c0674a18, thread=c0667584, flags=0x80, name=isp-m0, dev_id=8055c000) ***
[   74.078699] *** tx_isp_request_irq: About to register IRQ 37 with handlers: main=c0674a18, thread=c0667584 ***
[   74.089216] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[   74.089227] *** tx_isp_request_irq: IRQ 37 LEFT ENABLED (working version behavior) ***
[   74.089234] *** tx_isp_request_irq: IRQ 37 registered successfully for isp-m0 ***
[   74.089243] tx_isp_subdev_init: platform_get_resource returned c06b5fa0 for device isp-m0
[   74.089251] tx_isp_subdev_init: Memory resource found: start=0x13300000, end=0x133fffff, size=0x00100000
[   74.089261] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 3 clocks
[   74.089268] isp_subdev_init_clks: Using platform data clock arrays: c06b5f88
[   74.089274] isp_subdev_init_clks: Using platform data clock configs
[   74.089281] Platform data clock[0]: name=cgu_isp, rate=100000000
[   74.089290] Clock cgu_isp: set rate 100000000 Hz, result=0
[   74.089296] Clock cgu_isp enabled successfully
[   74.089302] Platform data clock[1]: name=isp, rate=65535
[   74.089310] Clock isp enabled successfully
[   74.089316] Platform data clock[2]: name=csi, rate=65535
[   74.089324] Clock csi enabled successfully
[   74.118965] CPM clock gates configured
[   74.118978] isp_subdev_init_clks: Successfully initialized 3 clocks
[   74.118988] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b5ea0, sd=8055a400, ourISPdev=8055c000 ***
[   74.118997] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-m0' to ourISPdev=8055c000 ***
[   74.119002] *** DEBUG: Device name comparison - checking 'isp-m0' ***
[   74.119008] *** DEBUG: About to check device name matches ***
[   74.119014] *** DEBUG: CORE device name matched! Setting up Core device ***
[   74.119020] *** CRITICAL FIX: CORE regs mapped to core device: b3300000 ***
[   74.119028] *** tx_isp_link_core_device: Linking core device 8055a400 to ISP device 8055c000 ***
[   74.119034] *** tx_isp_link_core_device: Core device linked successfully ***
[   74.119040] *** Core subdev already registered at slot 3: 8055a400 ***
[   74.119046] *** LINKED CORE device: 8055a400 ***
[   74.119051] *** CORE SUBDEV REGISTERED AT INDEX 0 ***
[   74.119056] *** tx_isp_core_probe: Core subdev initialized successfully ***
[   74.119064] *** tx_isp_core_device_init: Initializing core device: 8055a400 ***
[   74.119076] *** tx_isp_core_device_init: State transitions handled by slake_module ***
[   74.119081] *** tx_isp_core_device_init: Core device initialized successfully ***
[   74.119086] *** tx_isp_core_device_init: Core sensor IOCTL handler set for sensor registration ***
[   74.119094] *** tx_isp_link_core_device: Linking core device 8055a400 to ISP device 8055c000 ***
[   74.119100] *** tx_isp_link_core_device: Core device linked successfully ***
[   74.119106] *** Core subdev already registered at slot 3: 8055a400 ***
[   74.119120] *** tx_isp_core_probe: Assigned frame_channels=8055a800 to core_dev ***
[   74.119125] *** tx_isp_core_probe: VIC device creation deferred to platform driver system ***
[   74.119131] *** tx_isp_core_probe: Platform drivers will call tx_isp_subdev_init for proper initialization ***
[   74.119136] *** tx_isp_core_probe: Calling sensor_early_init ***
[   74.119142] *** tx_isp_core_probe: ISP clock management handled by infrastructure ***
[   74.119148] *** tx_isp_core_probe: Calling ispcore_slake_module for state initialization ***
[   74.119154] *** ispcore_slake_module: EXACT Binary Ninja MCP implementation ***
[   74.119160] ispcore_slake_module: VIC device=8055a000, state=1ispcore_slake_module: Processing subdevices
[   74.119169] *** DEBUG: isp_dev=8055c000, isp_dev->subdevs=8055f274 ***<6>[   74.119177] *** ispcore_slake_module: Calling slake_module for CSI subdev ***
[   74.119184] *** tx_isp_csi_slake_subdev: CSI slake/shutdown - current state=1 ***
[   74.119190] *** tx_isp_csi_slake_subdev: CSI slake complete, final state=1 ***
[   74.119196] ispcore_slake_module: CSI slake success
[   74.119200] *** ispcore_slake_module: Calling slake_module for VIC subdev ***
[   74.119206] *** tx_isp_vic_slake_subdev: ENTRY - sd=8055a000 ***
[   74.119213] *** tx_isp_vic_slake_subdev: VIC slake/shutdown - vic_dev=8055a000, current state=1 ***
[   74.119220] *** tx_isp_vic_slake_subdev: VIC slake complete, final state=1 ***
[   74.119224] ispcore_slake_module: VIC slake success
[   74.119230] *** ispcore_slake_module: All subdev slake operations completed using helper functions ***
[   74.119235] ispcore_slake_module: Managing ISP clocks
[   74.119239] ispcore_slake_module: Disabled IPU clockispcore_slake_module: Disabled ISP clock
[   74.119246] ispcore_slake_module: Complete, result=0<6>[   74.119252] *** tx_isp_core_probe: ispcore_slake_module completed successfully ***
[   74.119257] *** tx_isp_core_probe: Core device setup complete ***
[   74.119263] ***   - Core device: 8055a400 ***
[   74.119268] ***   - Channel count: 6 ***
[   74.119274] ***   - Linked to ISP device: 8055c000 ***
[   74.119279] *** tx_isp_core_probe: Initializing core tuning system ***
[   74.119285] isp_core_tuning_init: Initializing tuning data structure
[   74.119296] isp_core_tuning_init: Tuning data structure initialized at 84d36000
[   74.119302] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   74.119308] *** SAFE: mode_flag properly initialized using struct member access ***
[   74.119313] *** tx_isp_core_probe: Tuning init SUCCESS ***
[   74.119318] *** tx_isp_core_probe: Set platform driver data ***
[   74.119324] *** tx_isp_core_probe: Set global core device reference ***
[   74.119329] *** tx_isp_core_probe: SUCCESS - Core device fully initialized ***
[   74.119334] ***   - Core device: 8055a400 ***
[   74.119340] ***   - Tuning device: 84d36000 ***
[   74.119345] *** tx_isp_core_probe: Creating frame channel devices ***
[   74.119350] *** tx_isp_create_framechan_devices: Creating frame channel devices ***
[   74.129149] *** Created frame channel device: /dev/framechan0 (major=10, minor=54) ***
[   74.131804] *** Created frame channel device: /dev/framechan1 (major=10, minor=53) ***
[   74.134339] *** Created frame channel device: /dev/framechan2 (major=10, minor=52) ***
[   74.136872] *** Created frame channel device: /dev/framechan3 (major=10, minor=51) ***
[   74.136882] *** tx_isp_create_framechan_devices: All frame channel devices created ***
[   74.136888] *** tx_isp_core_probe: Frame channel devices created successfully ***
[   74.136893] *** tx_isp_core_probe: Creating ISP M0 tuning device node ***
[   74.136899] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   74.136908] tisp_code_create_tuning_node: Allocated dynamic major 251
[   74.150191] *** ISP M0 TUNING DEVICE CREATED: /dev/isp-m0 (major=251, minor=0) ***
[   74.150202] *** tx_isp_core_probe: ISP M0 tuning device node created successfully ***
[   74.150208] *** tx_isp_core_probe: Core probe completed successfully ***
[   74.150228] *** Platform device 4 (isp-m0) registered successfully ***
[   74.150235] *** tx_isp_create_graph_and_nodes: Creating /proc/jz/isp entries ***
[   74.150258] *** Created /proc/jz/isp directory ***
[   74.150266] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w00 (with ioctl handler) ***
[   74.150275] *** Created /proc/jz/isp/isp-w00 entry with file ops ***
[   74.150282] *** PROC ENTRY DEBUG: Using vic_w02_proc_fops for isp-w02 (with write handler) ***
[   74.150288] *** PROC ENTRY DEBUG: vic_w02_proc_fops.write=c0683dd8 ***
[   74.150296] *** PROC ENTRY FIX: Using ISP device 8055c000 instead of VIC device 8055a000 for isp-w02 ***
[   74.150305] *** Created /proc/jz/isp/isp-w02 entry with file ops ***
[   74.150312] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w01 (with ioctl handler) ***
[   74.150320] *** Created /proc/jz/isp/isp-w01 entry with file ops ***
[   74.150330] *** Created /proc/jz/isp/isp-fs entry with file ops ***
[   74.150339] *** Created /proc/jz/isp/isp-m0 entry with file ops ***
[   74.150344] *** tx_isp_create_graph_and_nodes: Registering misc devices ***
[   74.150350] *** Misc device registration handled via main tx-isp device ***
[   74.150355] *** Misc device registration handled via main tx-isp device ***
[   74.150360] *** Misc device registration handled via main tx-isp device ***
[   74.150366] *** Misc device registration handled via main tx-isp device ***
[   74.150371] *** Misc device registration handled via main tx-isp device ***
[   74.150376] *** tx_isp_create_graph_and_nodes: Initializing frame channels ***
[   74.150386] *** Frame channel 0 initialized: 1920x1080, state=2 ***
[   74.150394] *** Frame channel 1 initialized: 640x360, state=2 ***
[   74.150399] *** tx_isp_create_graph_and_nodes: Binary Ninja reference implementation complete ***
[   74.150406] *** tx_isp_module_init: VIC device linkage check - isp_dev->vic_dev = 8055a000 ***
[   74.150412] *** ENABLING HARDWARE INTERRUPT GENERATION ***
[   74.150416] *** WRITING VIC INTERRUPT ENABLE REGISTERS ***
[   74.150422] *** VIC INTERRUPT FIX: Enabled frame done interrupt via mask register 0x1e8 = 0xFFFFFFFE ***
[   74.150428] *** VIC INTERRUPT REGISTERS: Configured during module init - vic_start_ok will be set during VIC streaming ***
[   74.150434] *** VIC INTERRUPT REGISTERS ENABLED - INTERRUPTS SHOULD NOW FIRE! ***
[   74.150440] *** ENABLING ISP CORE INTERRUPT REGISTERS FOR MIPI DATA ***
[   74.150445] *** ISP CORE INTERRUPT REGISTERS ENABLED at legacy(+0xb*) and new(+0x98b*) ***
[   74.150451] *** BOTH VIC AND ISP CORE INTERRUPTS NOW ENABLED! ***
[   74.150456] *** tx_isp_module_init: Binary Ninja reference implementation complete ***
[   74.150462] *** PROBE: Binary Ninja reference implementation complete ***
[   74.153037] *** tx_isp_init: Platform device and driver registered successfully ***
[   74.155854] ISP isp-w01: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x3130322a (delta: 0.000 ms)
[   74.155868] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x1 (delta: 0.000 ms)
[   74.155878] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x200 (delta: 0.000 ms)
[   74.156026] ISP isp-w02: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0xfffffffe (delta: 0.000 ms)
[   74.159370] ISP isp-m0: [CSI PHY Control] write at offset 0x30: 0x0 -> 0x8fffffff (delta: 0.000 ms)
[   74.161276] ISP isp-m0: [ISP Control] write at offset 0x9804: 0x3f00 -> 0x0 (delta: 150.000 ms)
[   74.161318] ISP isp-m0: [VIC Control] write at offset 0x9ac0: 0x200 -> 0x0 (delta: 150.000 ms)
[   74.161328] ISP isp-m0: [VIC Control] write at offset 0x9ac8: 0x200 -> 0x0 (delta: 150.000 ms)
[   75.369158] === gc2053 SENSOR MODULE INIT ===
[   75.371628] gc2053 I2C driver registered, waiting for device creation by ISP
root@ing-wyze-cam3-a000 ~# prudynt &
root@ing-wyze-cam3-a000 ~# [INFO:Config.cpp]: Loaded configuration from /etc/prudynt.cfg
[INFO:main.cpp]: PRUDYNT-T Next-Gen Video Daemon: Aug 28 2025 05:46:40_f5514583
[INFO:main.cpp]: Starting Prudynt Video Server.
[INFO:IMPSystem.cpp]: LIBIMP Version IMP-1.1.6
[INFO:IMPSystem.cpp]: SYSUTILS Version: SYSUTILS-1.1.6
[INFO:IMPSystem.cpp]: CPU Information: T31-X
[INFO:IMPSystem.cpp]: Sensor: gc2053
root@ing-wyze-cam3-a000 ~# dmesg 
[   74.073524] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b7674 ***
[   74.073532] *** tx_isp_subdev_init: ops->sensor=  (null), csi_subdev_ops=c06b6810 ***
[   74.073538] tx_isp_module_init: Module initialized for isp-w01
[   74.073543] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   74.073552] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b6118, sd=84cf2a00, ourISPdev=8055c000 ***
[   74.073559] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w01' to ourISPdev=8055c000 ***
[   74.073565] *** DEBUG: Device name comparison - checking 'isp-w01' ***
[   74.073570] *** DEBUG: About to check device name matches ***
[   74.073576] *** DEBUG: VIN device name matched! Setting up VIN device ***
[   74.073582] *** LINKED VIN device: 84cf2a00 ***
[   74.073589] *** VIN SUBDEV OPS CONFIGURED: core=c06b7694, video=c06b7688, s_stream=c068e590 ***
[   74.073596] *** REGISTERED VIN SUBDEV AT SLOT 2 WITH VIDEO OPS ***
[   74.073602] *** VIN PROBE: Set dev_priv to vin_dev 84cf2a00 AFTER subdev_init ***
[   74.073608] *** VIN PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   74.073627] *** Platform device 2 (isp-w01) registered successfully ***
[   74.073634] *** Registering platform device 3 from platform data ***
[   74.076098] *** tx_isp_subdev_init: CALLED for device 'isp-fs' ***
[   74.076114] *** tx_isp_subdev_init: pdev=c06b5fd8, sd=84cf2e00, ops=c06b68c4 ***
[   74.076120] *** tx_isp_subdev_init: ourISPdev=8055c000 ***
[   74.076127] *** tx_isp_subdev_init: ops=c06b68c4, ops->core=c06bd74c ***
[   74.076132] *** tx_isp_subdev_init: WARNING - ops->core->init is NULL! ***
[   74.076140] *** tx_isp_subdev_init: Set sd->dev=c06b5fe8, sd->pdev=c06b5fd8 ***
[   74.076146] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b68c4 ***
[   74.076152] *** tx_isp_subdev_init: ops->sensor=c06bd740, csi_subdev_ops=c06b6810 ***
[   74.076159] tx_isp_module_init: Module initialized for isp-fs
[   74.076164] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   74.076171] *** isp-fs: Skipping IRQ request - device has no IRQ resource ***
[   74.076178] tx_isp_subdev_init: platform_get_resource returned   (null) for device isp-fs
[   74.076184] tx_isp_subdev_init: No memory resource for device isp-fs (logical device - OK)
[   74.076191] *** FS PROBE: Set dev_priv to fs_dev 84cf2e00 AFTER subdev_init ***
[   74.076198] *** FS PROBE: Device linking handled automatically by tx_isp_subdev_auto_link() ***
[   74.076216] *** Platform device 3 (isp-fs) registered successfully ***
[   74.076224] *** Registering platform device 4 from platform data ***
[   74.078570] *** tx_isp_core_probe: NEW ARCHITECTURE - Creating separate core device ***
[   74.078584] *** tx_isp_create_core_device: Creating ISP core device ***
[   74.078594] *** tx_isp_create_core_device: Core device created successfully: 8055a400 ***
[   74.078600] *** CORE PROBE: Set dev_priv to core_dev 8055a400 ***
[   74.078606] *** CORE PROBE: Set host_priv to core_dev 8055a400 - PREVENTS BadVA CRASH ***
[   74.078614] *** tx_isp_subdev_init: CALLED for device 'isp-m0' ***
[   74.078621] *** tx_isp_subdev_init: pdev=c06b5ea0, sd=8055a400, ops=c06b65c8 ***
[   74.078627] *** tx_isp_subdev_init: ourISPdev=8055c000 ***
[   74.078634] *** tx_isp_subdev_init: ops=c06b65c8, ops->core=c06b65f4 ***
[   74.078640] *** tx_isp_subdev_init: ops->core->init=c067eaa8 ***
[   74.078647] *** tx_isp_subdev_init: Set sd->dev=c06b5eb0, sd->pdev=c06b5ea0 ***
[   74.078654] *** tx_isp_subdev_init: Core ISP subdev registered at slot 3 ***
[   74.078660] tx_isp_module_init: Module initialized for isp-m0
[   74.078666] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   74.078674] *** tx_isp_request_irq: platform_get_irq returned 37 for device isp-m0 ***
[   74.078681] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 37 (device: isp-m0) ***
[   74.078691] *** tx_isp_request_irq: About to call request_threaded_irq(irq=37, handler=c0674a18, thread=c0667584, flags=0x80, name=isp-m0, dev_id=8055c000) ***
[   74.078699] *** tx_isp_request_irq: About to register IRQ 37 with handlers: main=c0674a18, thread=c0667584 ***
[   74.089216] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[   74.089227] *** tx_isp_request_irq: IRQ 37 LEFT ENABLED (working version behavior) ***
[   74.089234] *** tx_isp_request_irq: IRQ 37 registered successfully for isp-m0 ***
[   74.089243] tx_isp_subdev_init: platform_get_resource returned c06b5fa0 for device isp-m0
[   74.089251] tx_isp_subdev_init: Memory resource found: start=0x13300000, end=0x133fffff, size=0x00100000
[   74.089261] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 3 clocks
[   74.089268] isp_subdev_init_clks: Using platform data clock arrays: c06b5f88
[   74.089274] isp_subdev_init_clks: Using platform data clock configs
[   74.089281] Platform data clock[0]: name=cgu_isp, rate=100000000
[   74.089290] Clock cgu_isp: set rate 100000000 Hz, result=0
[   74.089296] Clock cgu_isp enabled successfully
[   74.089302] Platform data clock[1]: name=isp, rate=65535
[   74.089310] Clock isp enabled successfully
[   74.089316] Platform data clock[2]: name=csi, rate=65535
[   74.089324] Clock csi enabled successfully
[   74.118965] CPM clock gates configured
[   74.118978] isp_subdev_init_clks: Successfully initialized 3 clocks
[   74.118988] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b5ea0, sd=8055a400, ourISPdev=8055c000 ***
[   74.118997] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-m0' to ourISPdev=8055c000 ***
[   74.119002] *** DEBUG: Device name comparison - checking 'isp-m0' ***
[   74.119008] *** DEBUG: About to check device name matches ***
[   74.119014] *** DEBUG: CORE device name matched! Setting up Core device ***
[   74.119020] *** CRITICAL FIX: CORE regs mapped to core device: b3300000 ***
[   74.119028] *** tx_isp_link_core_device: Linking core device 8055a400 to ISP device 8055c000 ***
[   74.119034] *** tx_isp_link_core_device: Core device linked successfully ***
[   74.119040] *** Core subdev already registered at slot 3: 8055a400 ***
[   74.119046] *** LINKED CORE device: 8055a400 ***
[   74.119051] *** CORE SUBDEV REGISTERED AT INDEX 0 ***
[   74.119056] *** tx_isp_core_probe: Core subdev initialized successfully ***
[   74.119064] *** tx_isp_core_device_init: Initializing core device: 8055a400 ***
[   74.119076] *** tx_isp_core_device_init: State transitions handled by slake_module ***
[   74.119081] *** tx_isp_core_device_init: Core device initialized successfully ***
[   74.119086] *** tx_isp_core_device_init: Core sensor IOCTL handler set for sensor registration ***
[   74.119094] *** tx_isp_link_core_device: Linking core device 8055a400 to ISP device 8055c000 ***
[   74.119100] *** tx_isp_link_core_device: Core device linked successfully ***
[   74.119106] *** Core subdev already registered at slot 3: 8055a400 ***
[   74.119120] *** tx_isp_core_probe: Assigned frame_channels=8055a800 to core_dev ***
[   74.119125] *** tx_isp_core_probe: VIC device creation deferred to platform driver system ***
[   74.119131] *** tx_isp_core_probe: Platform drivers will call tx_isp_subdev_init for proper initialization ***
[   74.119136] *** tx_isp_core_probe: Calling sensor_early_init ***
[   74.119142] *** tx_isp_core_probe: ISP clock management handled by infrastructure ***
[   74.119148] *** tx_isp_core_probe: Calling ispcore_slake_module for state initialization ***
[   74.119154] *** ispcore_slake_module: EXACT Binary Ninja MCP implementation ***
[   74.119160] ispcore_slake_module: VIC device=8055a000, state=1ispcore_slake_module: Processing subdevices
[   74.119169] *** DEBUG: isp_dev=8055c000, isp_dev->subdevs=8055f274 ***<6>[   74.119177] *** ispcore_slake_module: Calling slake_module for CSI subdev ***
[   74.119184] *** tx_isp_csi_slake_subdev: CSI slake/shutdown - current state=1 ***
[   74.119190] *** tx_isp_csi_slake_subdev: CSI slake complete, final state=1 ***
[   74.119196] ispcore_slake_module: CSI slake success
[   74.119200] *** ispcore_slake_module: Calling slake_module for VIC subdev ***
[   74.119206] *** tx_isp_vic_slake_subdev: ENTRY - sd=8055a000 ***
[   74.119213] *** tx_isp_vic_slake_subdev: VIC slake/shutdown - vic_dev=8055a000, current state=1 ***
[   74.119220] *** tx_isp_vic_slake_subdev: VIC slake complete, final state=1 ***
[   74.119224] ispcore_slake_module: VIC slake success
[   74.119230] *** ispcore_slake_module: All subdev slake operations completed using helper functions ***
[   74.119235] ispcore_slake_module: Managing ISP clocks
[   74.119239] ispcore_slake_module: Disabled IPU clockispcore_slake_module: Disabled ISP clock
[   74.119246] ispcore_slake_module: Complete, result=0<6>[   74.119252] *** tx_isp_core_probe: ispcore_slake_module completed successfully ***
[   74.119257] *** tx_isp_core_probe: Core device setup complete ***
[   74.119263] ***   - Core device: 8055a400 ***
[   74.119268] ***   - Channel count: 6 ***
[   74.119274] ***   - Linked to ISP device: 8055c000 ***
[   74.119279] *** tx_isp_core_probe: Initializing core tuning system ***
[   74.119285] isp_core_tuning_init: Initializing tuning data structure
[   74.119296] isp_core_tuning_init: Tuning data structure initialized at 84d36000
[   74.119302] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   74.119308] *** SAFE: mode_flag properly initialized using struct member access ***
[   74.119313] *** tx_isp_core_probe: Tuning init SUCCESS ***
[   74.119318] *** tx_isp_core_probe: Set platform driver data ***
[   74.119324] *** tx_isp_core_probe: Set global core device reference ***
[   74.119329] *** tx_isp_core_probe: SUCCESS - Core device fully initialized ***
[   74.119334] ***   - Core device: 8055a400 ***
[   74.119340] ***   - Tuning device: 84d36000 ***
[   74.119345] *** tx_isp_core_probe: Creating frame channel devices ***
[   74.119350] *** tx_isp_create_framechan_devices: Creating frame channel devices ***
[   74.129149] *** Created frame channel device: /dev/framechan0 (major=10, minor=54) ***
[   74.131804] *** Created frame channel device: /dev/framechan1 (major=10, minor=53) ***
[   74.134339] *** Created frame channel device: /dev/framechan2 (major=10, minor=52) ***
[   74.136872] *** Created frame channel device: /dev/framechan3 (major=10, minor=51) ***
[   74.136882] *** tx_isp_create_framechan_devices: All frame channel devices created ***
[   74.136888] *** tx_isp_core_probe: Frame channel devices created successfully ***
[   74.136893] *** tx_isp_core_probe: Creating ISP M0 tuning device node ***
[   74.136899] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   74.136908] tisp_code_create_tuning_node: Allocated dynamic major 251
[   74.150191] *** ISP M0 TUNING DEVICE CREATED: /dev/isp-m0 (major=251, minor=0) ***
[   74.150202] *** tx_isp_core_probe: ISP M0 tuning device node created successfully ***
[   74.150208] *** tx_isp_core_probe: Core probe completed successfully ***
[   74.150228] *** Platform device 4 (isp-m0) registered successfully ***
[   74.150235] *** tx_isp_create_graph_and_nodes: Creating /proc/jz/isp entries ***
[   74.150258] *** Created /proc/jz/isp directory ***
[   74.150266] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w00 (with ioctl handler) ***
[   74.150275] *** Created /proc/jz/isp/isp-w00 entry with file ops ***
[   74.150282] *** PROC ENTRY DEBUG: Using vic_w02_proc_fops for isp-w02 (with write handler) ***
[   74.150288] *** PROC ENTRY DEBUG: vic_w02_proc_fops.write=c0683dd8 ***
[   74.150296] *** PROC ENTRY FIX: Using ISP device 8055c000 instead of VIC device 8055a000 for isp-w02 ***
[   74.150305] *** Created /proc/jz/isp/isp-w02 entry with file ops ***
[   74.150312] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w01 (with ioctl handler) ***
[   74.150320] *** Created /proc/jz/isp/isp-w01 entry with file ops ***
[   74.150330] *** Created /proc/jz/isp/isp-fs entry with file ops ***
[   74.150339] *** Created /proc/jz/isp/isp-m0 entry with file ops ***
[   74.150344] *** tx_isp_create_graph_and_nodes: Registering misc devices ***
[   74.150350] *** Misc device registration handled via main tx-isp device ***
[   74.150355] *** Misc device registration handled via main tx-isp device ***
[   74.150360] *** Misc device registration handled via main tx-isp device ***
[   74.150366] *** Misc device registration handled via main tx-isp device ***
[   74.150371] *** Misc device registration handled via main tx-isp device ***
[   74.150376] *** tx_isp_create_graph_and_nodes: Initializing frame channels ***
[   74.150386] *** Frame channel 0 initialized: 1920x1080, state=2 ***
[   74.150394] *** Frame channel 1 initialized: 640x360, state=2 ***
[   74.150399] *** tx_isp_create_graph_and_nodes: Binary Ninja reference implementation complete ***
[   74.150406] *** tx_isp_module_init: VIC device linkage check - isp_dev->vic_dev = 8055a000 ***
[   74.150412] *** ENABLING HARDWARE INTERRUPT GENERATION ***
[   74.150416] *** WRITING VIC INTERRUPT ENABLE REGISTERS ***
[   74.150422] *** VIC INTERRUPT FIX: Enabled frame done interrupt via mask register 0x1e8 = 0xFFFFFFFE ***
[   74.150428] *** VIC INTERRUPT REGISTERS: Configured during module init - vic_start_ok will be set during VIC streaming ***
[   74.150434] *** VIC INTERRUPT REGISTERS ENABLED - INTERRUPTS SHOULD NOW FIRE! ***
[   74.150440] *** ENABLING ISP CORE INTERRUPT REGISTERS FOR MIPI DATA ***
[   74.150445] *** ISP CORE INTERRUPT REGISTERS ENABLED at legacy(+0xb*) and new(+0x98b*) ***
[   74.150451] *** BOTH VIC AND ISP CORE INTERRUPTS NOW ENABLED! ***
[   74.150456] *** tx_isp_module_init: Binary Ninja reference implementation complete ***
[   74.150462] *** PROBE: Binary Ninja reference implementation complete ***
[   74.153037] *** tx_isp_init: Platform device and driver registered successfully ***
[   74.155854] ISP isp-w01: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x3130322a (delta: 0.000 ms)
[   74.155868] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x1 (delta: 0.000 ms)
[   74.155878] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x200 (delta: 0.000 ms)
[   74.156026] ISP isp-w02: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0xfffffffe (delta: 0.000 ms)
[   74.159370] ISP isp-m0: [CSI PHY Control] write at offset 0x30: 0x0 -> 0x8fffffff (delta: 0.000 ms)
[   74.161276] ISP isp-m0: [ISP Control] write at offset 0x9804: 0x3f00 -> 0x0 (delta: 150.000 ms)
[   74.161318] ISP isp-m0: [VIC Control] write at offset 0x9ac0: 0x200 -> 0x0 (delta: 150.000 ms)
[   74.161328] ISP isp-m0: [VIC Control] write at offset 0x9ac8: 0x200 -> 0x0 (delta: 150.000 ms)
[   75.369158] === gc2053 SENSOR MODULE INIT ===
[   75.371628] gc2053 I2C driver registered, waiting for device creation by ISP
[   77.550253] *** tx_isp_open: SAFE IMPLEMENTATION - preventing dangerous initialization chains ***
[   77.550266] === ISP Subdevice Array Status ===
[   77.550275]   [0]: isp-w00 (sd=85217c00)
[   77.550283]   [1]: isp-w02 (sd=8055a000)
[   77.550289]   [2]: isp-w01 (sd=84cf2a00)
[   77.550296]   [3]: isp-m0 (sd=8055a400)
[   77.550301]   [4]: (empty)
[   77.550306]   [5]: (empty)
[   77.550311]   [6]: (empty)
[   77.550316]   [7]: (empty)
[   77.550321]   [8]: (empty)
[   77.550326]   [9]: (empty)
[   77.550331]   [10]: (empty)
[   77.550337]   [11]: (empty)
[   77.550341]   [12]: (empty)
[   77.550347]   [13]: (empty)
[   77.550352]   [14]: (empty)
[   77.550357]   [15]: (empty)
[   77.550361] === End Subdevice Array ===
[   77.550368] *** tx_isp_open: Found core subdev 8055a400, calling ispcore_core_ops_init(1) - FIRST TIME ONLY ***
[   77.550375] *** DEBUG: core_sd->dev_priv=8055a400, core_sd->host_priv=8055a400 ***
[   77.550382] *** DEBUG: core_sd->pdev=c06b5ea0, core_sd->ops=c06b65c8 ***
[   77.550389] *** ispcore_core_ops_init: ENTRY - sd=8055a400, on=1 ***
[   77.550396] *** ispcore_core_ops_init: sd->dev_priv=8055a400, sd->host_priv=8055a400 ***
[   77.550403] *** ispcore_core_ops_init: sd->pdev=c06b5ea0, sd->ops=c06b65c8 ***
[   77.550409] *** ispcore_core_ops_init: EXACT Binary Ninja MCP implementation, on=1 ***
[   77.550415] *** ispcore_core_ops_init: ISP device=8055c000 ****** ispcore_core_ops_init: Frame sync work structure initialized ***
[   77.550423] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   77.550429] *** tx_isp_get_sensor: No real sensor modules found - returning NULL ***
[   77.550435] ispcore_core_ops_init: No sensor found - sensor_attr will be NULL
[   77.550440] *** ispcore_core_ops_init: s0 (core_dev) = 8055a400 from sd->host_priv ***
[   77.550447] ispcore_core_ops_init: core_dev=8055a400, vic_dev=8055a000, vic_state=1
[   77.550452] ispcore_core_ops_init: Complete, result=0<6>[   77.550458] *** tx_isp_open: ispcore_core_ops_init SUCCESS - ISP core initialized ONCE ***
[   77.550463] *** tx_isp_open: ISP opened safely - no dangerous operations triggered ***
[   77.550803] ISP IOCTL: cmd=0x805056c1 arg=0x77692d60
[   77.550818] subdev_sensor_ops_ioctl: cmd=0x2000000
[   77.550824] *** subdev_sensor_ops_ioctl: IOCTL 0x2000000 - Creating I2C sensor device ***
[   77.550831] *** Creating I2C sensor device on adapter 0 ***
[   77.550839] *** Creating I2C device: gc2053 at 0x37 ***
[   77.550844] *** isp_i2c_new_subdev_board: MIPS-SAFE implementation - FIXED CRASH ***
[   77.550852] Creating I2C subdev: type=gc2053 addr=0x37 on adapter i2c0 (MIPS-safe)
[   77.550858] *** MIPS-SAFE: Requesting sensor module gc2053 ***
[   77.559636] *** MIPS-SAFE: Valid I2C address 0x37, creating device ***
[   77.567029] === GC2053 SENSOR PROBE START ===
[   77.567046] sensor_probe: client=857d5c00, addr=0x37, adapter=84074c10 (i2c0)
[   77.567051] === PERFORMING GPIO RESET SEQUENCE BEFORE I2C ===
[   77.567057] Requesting reset GPIO 18
[   77.567065] GPIO reset sequence: HIGH -> LOW -> HIGH
[   77.788930] GPIO reset sequence completed successfully
[   77.788943] === GPIO INITIALIZATION COMPLETE ===
[   77.788953] sensor_probe: Initialized sensor info - name=gc2053, i2c_addr=0x37
[   77.788968] sensor_probe: data_interface=1, sensor_max_fps=30
[   77.788973] sensor_probe: MIPI 30fps
[   77.788981] *** tx_isp_subdev_init: CALLED for device 'gc2053' ***
[   77.788989] *** tx_isp_subdev_init: pdev=c06e0168, sd=805d5400, ops=c06e0248 ***
[   77.788995] *** tx_isp_subdev_init: ourISPdev=8055c000 ***
[   77.789002] *** tx_isp_subdev_init: ops=c06e0248, ops->core=c06e0274 ***
[   77.789008] *** tx_isp_subdev_init: ops->core->init=c06dd6bc ***
[   77.789015] *** tx_isp_subdev_init: Set sd->dev=c06e0178, sd->pdev=c06e0168 ***
[   77.789022] *** tx_isp_subdev_init: DETECTED SENSOR SUBDEV - ops=c06e0248, ops->sensor=c06e025c ***
[   77.789028] *** tx_isp_subdev_init: Set up sensor module notify handler ***
[   77.789035] *** tx_isp_subdev_init: SENSOR subdev registered at slot 4, sd=805d5400 ***
[   77.789042] *** tx_isp_subdev_init: SENSOR ops=c06e0248, ops->sensor=c06e025c ***
[   77.789047] *** tx_isp_subdev_init: Core state transitions handled by slake_module ***
[   77.789054] tx_isp_module_init: Module initialized for (null)
[   77.789060] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   77.789068] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06e0168, sd=805d5400, ourISPdev=8055c000 ***
[   77.789075] *** tx_isp_subdev_auto_link: Auto-linking device 'gc2053' to ourISPdev=8055c000 ***
[   77.789081] *** DEBUG: Device name comparison - checking 'gc2053' ***
[   77.789087] *** DEBUG: About to check device name matches ***
[   77.789093] *** DETECTED SENSOR DEVICE: 'gc2053' - checking for existing registration ***
[   77.789100] *** SENSOR 'gc2053' registered at subdev index 5 ***
[   77.789107] *** SENSOR subdev: 805d5400, ops: c06e0248 ***
[   77.789113] *** SENSOR ops->sensor: c06e025c ***
[   77.789118] *** SENSOR REGISTERED: Caching sensor dimensions from /proc/jz/sensor/ ***
[   77.789124] *** cache_sensor_dimensions_from_proc: Reading sensor dimensions during probe ***
[   77.789199] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   77.789207] *** cache_sensor_dimensions_from_proc: Successfully cached 1920x1080 ***
[   77.789229] sensor_probe: I2C client association complete
[   77.789238]   sd=805d5400, client=857d5c00, addr=0x37, adapter=i2c0
[   77.789244] === TESTING I2C COMMUNICATION AFTER GPIO RESET ===
[   77.789252] sensor_read: reg=0xf0, client=857d5c00, adapter=i2c0, addr=0x37
[   77.789663] sensor_read: reg=0xf0 value=0x20 SUCCESS
[   77.789672] I2C test read (0xf0): ret=0, val=0x20 (expected 0x20)
[   77.789678] *** SUCCESS: I2C communication working after GPIO reset! ***
[   77.789686] sensor_read: reg=0xf1, client=857d5c00, adapter=i2c0, addr=0x37
[   77.790175] sensor_read: reg=0xf1 value=0x53 SUCCESS
[   77.790183] I2C test read (0xf1): ret=0, val=0x53 (expected 0x53)
[   77.790188] === I2C COMMUNICATION TEST COMPLETE ===
[   77.790195] Registering gc2053 with ISP framework (sd=805d5400, sensor=805d5400)
[   77.790201] gc2053 registered with ISP framework successfully
[   77.790223] *** MIPS-SAFE: I2C device created successfully at 0x857d5c00 ***
[   77.790230] *** MIPS-SAFE: Module reference acquired for gc2053 ***
[   77.790237] *** MIPS-SAFE: Sensor subdev data found, device ready ***
[   77.790243] *** I2C DEVICE READY: gc2053 at 0x37 (MIPS-safe) ***
[   77.790250] *** I2C sensor device created successfully: gc2053 at 0x37 ***
[   77.790285] ISP IOCTL: cmd=0xc050561a arg=0x7ff7e378
[   77.790293] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 0
[   77.790299] TX_ISP_SENSOR_ENUM_INPUT: Returning sensor 'gc2053' at index 0
[   77.790307] ISP IOCTL: cmd=0xc050561a arg=0x7ff7e378
[   77.790313] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 1
[   77.790319] TX_ISP_SENSOR_ENUM_INPUT: No sensor at index 1 - returning error to end enumeration
[   77.790327] ISP IOCTL: cmd=0xc0045627 arg=0x7ff7e3d0
[   77.790337] ISP IOCTL: cmd=0x800856d5 arg=0x7ff7e3c8
[   77.790342] TX_ISP_GET_BUF: IOCTL handler called
[   77.790349] TX_ISP_GET_BUF: core_dev=8055a400, isp_dev=8055c000
[   77.790355] TX_ISP_GET_BUF: Using dimensions 1920x1080 from core device
[   77.790362] TX_ISP_GET_BUF: Returning buffer size=4685424, paddr=0x6300000
[   77.869858] ISP IOCTL: cmd=0x800856d4 arg=0x7ff7e3c8
[   77.869872] TX_ISP_SET_BUF: addr=0x6300000 size=0
[   77.870099] ISP IOCTL: cmd=0x40045626 arg=0x7ff7e3e0
[   77.870112] subdev_sensor_ops_ioctl: cmd=0x2000003
[   77.870118] subdev_sensor_ops_ioctl: IOCTL 0x2000003 - Get sensor input
[   77.870124] subdev_sensor_ops_ioctl: Auto-selected first sensor at slot 0 as index 0
[   77.870130] subdev_sensor_ops_ioctl: Returning current sensor index 0
[   77.870139] ISP IOCTL: cmd=0x80045612 arg=0x0
[   77.870146] *** tx_isp_video_s_stream: EXACT Binary Ninja reference implementation - enable=1 ***
[   77.870152] === ISP Subdevice Array Status ===
[   77.870160]   [0]: isp-w00 (sd=85217c00)
[   77.870167]   [1]: isp-w02 (sd=8055a000)
[   77.870174]   [2]: isp-w01 (sd=84cf2a00)
[   77.870180]   [3]: isp-m0 (sd=8055a400)
[   77.870187]   [4]: gc2053 (sd=805d5400)
[   77.870194]   [5]: gc2053 (sd=805d5400)
[   77.870198]   [6]: (empty)
[   77.870204]   [7]: (empty)
[   77.870209]   [8]: (empty)
[   77.870214]   [9]: (empty)
[   77.870219]   [10]: (empty)
[   77.870224]   [11]: (empty)
[   77.870229]   [12]: (empty)
[   77.870234]   [13]: (empty)
[   77.870239]   [14]: (empty)
[   77.870244]   [15]: (empty)
[   77.870249] === End Subdevice Array ===
[   77.870254] *** tx_isp_video_s_stream: STREAM ON - Initializing core first ***
[   77.870260] *** tx_isp_video_s_stream: VIC state is 1, calling activate_module ***
[   77.870266] *** ispcore_activate_module: Fixed for our struct layouts ***
[   77.870271] *** VIC device in state 1, proceeding with activation ***
[   77.870278] *** CLOCK CONFIGURATION SECTION: clk_array=811dce80, clk_count=2 ***
[   77.870286] Clock 0 set to 100000000 Hz
[   77.870292] Clock 0 enabled
[   77.870366] Clock 1 set to 100000000 Hz
[   77.870373] Clock 1 enabled
[   77.870378] *** SUBDEVICE VALIDATION SECTION ***
[   77.870383] VIC device state set to 2 (activated)
[   77.870388] *** CRITICAL FUNCTION POINTER CALL SECTION ***
[   77.870393] *** CALLING CRITICAL VIC INITIALIZATION FUNCTION ***
[   77.870398] *** VIC control register written with 0x4000000 to ISP+0x9a00 ***
[   77.870404] *** SUBDEVICE INITIALIZATION LOOP ***
[   77.870409] *** SUBDEVICE INITIALIZATION: Traversing backwards to initialize sensors first ***
[   77.870416] Calling subdev 5 initialization (REVERSE ORDER - sensors first)
[   77.870423] *** SENSOR_INIT: gc2053 enable=1 ***
[   77.870432] SENSOR_INIT: Configuring gc2053 (chip_id=0x2053, 1920x1080)
[   77.870438] *** CALLING SENSOR_WRITE_ARRAY WITH c06e0e20 (should be 137 registers) ***
[   77.870448] sensor_write: reg=0xfe val=0x80, client=857d5c00, adapter=i2c0, addr=0x37
[   77.870768] sensor_write: reg=0xfe val=0x80 SUCCESS
[   77.870775] sensor_write_array: reg[1] 0xfe=0x80 OK
[   77.870784] sensor_write: reg=0xfe val=0x80, client=857d5c00, adapter=i2c0, addr=0x37
[   77.871101] sensor_write: reg=0xfe val=0x80 SUCCESS
[   77.871108] sensor_write_array: reg[2] 0xfe=0x80 OK
[   77.871117] sensor_write: reg=0xfe val=0x80, client=857d5c00, adapter=i2c0, addr=0x37
[   77.871431] sensor_write: reg=0xfe val=0x80 SUCCESS
[   77.871438] sensor_write_array: reg[3] 0xfe=0x80 OK
[   77.871446] sensor_write: reg=0xfe val=0x00, client=857d5c00, adapter=i2c0, addr=0x37
[   77.871760] sensor_write: reg=0xfe val=0x00 SUCCESS
[   77.871766] sensor_write_array: reg[4] 0xfe=0x00 OK
[   77.871774] sensor_write: reg=0xf2 val=0x00, client=857d5c00, adapter=i2c0, addr=0x37
[   77.872088] sensor_write: reg=0xf2 val=0x00 SUCCESS
[   77.872094] sensor_write_array: reg[5] 0xf2=0x00 OK
[   77.872103] sensor_write: reg=0xf3 val=0x00, client=857d5c00, adapter=i2c0, addr=0x37
[   77.872416] sensor_write: reg=0xf3 val=0x00 SUCCESS
[   77.872423] sensor_write_array: reg[6] 0xf3=0x00 OK
[   77.872431] sensor_write: reg=0xf4 val=0x36, client=857d5c00, adapter=i2c0, addr=0x37
[   77.872744] sensor_write: reg=0xf4 val=0x36 SUCCESS
[   77.872751] sensor_write_array: reg[7] 0xf4=0x36 OK
[   77.872760] sensor_write: reg=0xf5 val=0xc0, client=857d5c00, adapter=i2c0, addr=0x37
[   77.873072] sensor_write: reg=0xf5 val=0xc0 SUCCESS
[   77.873080] sensor_write_array: reg[8] 0xf5=0xc0 OK
[   77.873088] sensor_write: reg=0xf6 val=0x44, client=857d5c00, adapter=i2c0, addr=0x37
[   77.873401] sensor_write: reg=0xf6 val=0x44 SUCCESS
[   77.873408] sensor_write_array: reg[9] 0xf6=0x44 OK
[   77.873417] sensor_write: reg=0xf7 val=0x01, client=857d5c00, adapter=i2c0, addr=0x37
[   77.873730] sensor_write: reg=0xf7 val=0x01 SUCCESS
[   77.873736] sensor_write_array: reg[10] 0xf7=0x01 OK
[   77.873745] sensor_write: reg=0xf8 val=0x68, client=857d5c00, adapter=i2c0, addr=0x37
[   77.874058] sensor_write: reg=0xf8 val=0x68 SUCCESS
[   77.874067] sensor_write: reg=0xf9 val=0x40, client=857d5c00, adapter=i2c0, addr=0x37
[   77.874380] sensor_write: reg=0xf9 val=0x40 SUCCESS
[   77.874388] sensor_write: reg=0xfc val=0x8e, client=857d5c00, adapter=i2c0, addr=0x37
[   77.878943] sensor_write: reg=0xfc val=0x8e SUCCESS
[   77.878958] sensor_write: reg=0xfe val=0x00, client=857d5c00, adapter=i2c0, addr=0x37
[   77.879277] sensor_write: reg=0xfe val=0x00 SUCCESS
[   77.879286] sensor_write: reg=0x87 val=0x18, client=857d5c00, adapter=i2c0, addr=0x37
[   77.879604] sensor_write: reg=0x87 val=0x18 SUCCESS
[   77.879614] sensor_write: reg=0xee val=0x30, client=857d5c00, adapter=i2c0, addr=0x37
[   77.879926] sensor_write: reg=0xee val=0x30 SUCCESS
[   77.879934] sensor_write: reg=0xd0 val=0xb7, client=857d5c00, adapter=i2c0, addr=0x37
[   77.880259] sensor_write: reg=0xd0 val=0xb7 SUCCESS
[   77.880268] sensor_write: reg=0x03 val=0x04, client=857d5c00, adapter=i2c0, addr=0x37
[   77.880571] sensor_write: reg=0x03 val=0x04 SUCCESS
[   77.880581] sensor_write: reg=0x04 val=0x60, client=857d5c00, adapter=i2c0, addr=0x37
[   77.880893] sensor_write: reg=0x04 val=0x60 SUCCESS
[   77.880902] sensor_write: reg=0x05 val=0x04, client=857d5c00, adapter=i2c0, addr=0x37
[   77.881216] sensor_write: reg=0x05 val=0x04 SUCCESS
[   77.881224] sensor_write: reg=0x06 val=0x4c, client=857d5c00, adapter=i2c0, addr=0x37
[   77.881538] sensor_write: reg=0x06 val=0x4c SUCCESS
[   77.881546] sensor_write: reg=0x07 val=0x00, client=857d5c00, adapter=i2c0, addr=0x37
[   77.881923] sensor_write: reg=0x07 val=0x00 SUCCESS
[   77.881934] sensor_write: reg=0x08 val=0x11, client=857d5c00, adapter=i2c0, addr=0x37
[   77.882242] sensor_write: reg=0x08 val=0x11 SUCCESS
[   77.882254] sensor_write: reg=0x09 val=0x00, client=857d5c00, adapter=i2c0, addr=0x37
[   77.882572] sensor_write: reg=0x09 val=0x00 SUCCESS
[   77.882580] sensor_write: reg=0x0a val=0x02, client=857d5c00, adapter=i2c0, addr=0x37
[   77.882894] sensor_write: reg=0x0a val=0x02 SUCCESS
[   77.882902] sensor_write: reg=0x0b val=0x00, client=857d5c00, adapter=i2c0, addr=0x37
[   77.883214] sensor_write: reg=0x0b val=0x00 SUCCESS
[   77.883222] sensor_write: reg=0x0c val=0x02, client=857d5c00, adapter=i2c0, addr=0x37
[   77.888960] sensor_write: reg=0x0c val=0x02 SUCCESS
[   77.888976] sensor_write: reg=0x0d val=0x04, client=857d5c00, adapter=i2c0, addr=0x37
[   77.889294] sensor_write: reg=0x0d val=0x04 SUCCESS
[   77.889302] sensor_write: reg=0x0e val=0x40, client=857d5c00, adapter=i2c0, addr=0x37
[   77.889619] sensor_write: reg=0x0e val=0x40 SUCCESS
[   77.889628] sensor_write: reg=0x12 val=0xe2, client=857d5c00, adapter=i2c0, addr=0x37
[   77.889942] sensor_write: reg=0x12 val=0xe2 SUCCESS
[   77.889951] sensor_write: reg=0x13 val=0x16, client=857d5c00, adapter=i2c0, addr=0x37
[   77.890264] sensor_write: reg=0x13 val=0x16 SUCCESS
[   77.890273] sensor_write: reg=0x19 val=0x0a, client=857d5c00, adapter=i2c0, addr=0x37
[   77.890639] sensor_write: reg=0x19 val=0x0a SUCCESS
[   77.890649] sensor_write: reg=0x21 val=0x1c, client=857d5c00, adapter=i2c0, addr=0x37
[   77.890961] sensor_write: reg=0x21 val=0x1c SUCCESS
[   77.890970] sensor_write: reg=0x28 val=0x0a, client=857d5c00, adapter=i2c0, addr=0x37
[   77.891284] sensor_write: reg=0x28 val=0x0a SUCCESS
[   77.891293] sensor_write: reg=0x29 val=0x24, client=857d5c00, adapter=i2c0, addr=0x37
[   77.891606] sensor_write: reg=0x29 val=0x24 SUCCESS
[   77.891615] sensor_write: reg=0x2b val=0x04, client=857d5c00, adapter=i2c0, addr=0x37
[   77.891928] sensor_write: reg=0x2b val=0x04 SUCCESS
[   77.891937] sensor_write: reg=0x32 val=0xf8, client=857d5c00, adapter=i2c0, addr=0x37
[   77.892250] sensor_write: reg=0x32 val=0xf8 SUCCESS
[   77.892258] sensor_write: reg=0x37 val=0x03, client=857d5c00, adapter=i2c0, addr=0x37
d[   77.892572] sensor_write: reg=0x37 val=0x03 SUCCESS
[   77.892580] sensor_write: reg=0x39 val=0x15, client=857d5c00, adapter=i2c0, addr=0x37
[   77.892893] sensor_write: reg=0x39 val=0x15 SUCCESS
[   77.892902] sensor_write: reg=0x43 val=0x07, client=857d5c00, adapter=i2c0, addr=0x37
[   77.893214] sensor_write: reg=0x43 val=0x07 SUCCESS
[   77.893223] sensor_write: reg=0x44 val=0x40, client=857d5c00, adapter=i2c0, addr=0x37
[   77.893536] sensor_write: reg=0x44 val=0x40 SUCCESS
[   77.893544] sensor_write: reg=0x46 val=0x0b, client=857d5c00, adapter=i2c0, addr=0x37
[   77.893858] sensor_write: reg=0x46 val=0x0b SUCCESS
[   77.893866] sensor_write: reg=0x4b val=0x20, client=857d5c00, adapter=i2c0, addr=0x37
[   77.898960] sensor_write: reg=0x4b val=0x20 SUCCESS
[   77.898976] sensor_write: reg=0x4e val=0x08, client=857d5c00, adapter=i2c0, addr=0x37
[   77.899294] sensor_write: reg=0x4e val=0x08 SUCCESS
[   77.899303] sensor_write: reg=0x55 val=0x20, client=857d5c00, adapter=i2c0, addr=0x37
[   77.899614] sensor_write: reg=0x55 val=0x20 SUCCESS
[   77.899623] sensor_write: reg=0x66 val=0x05, client=857d5c00, adapter=i2c0, addr=0x37
[   77.899939] sensor_write: reg=0x66 val=0x05 SUCCESS
[   77.899948] sensor_write: reg=0x67 val=0x05, client=857d5c00, adapter=i2c0, addr=0x37
[   77.900271] sensor_write: reg=0x67 val=0x05 SUCCESS
[   77.900280] sensor_write: reg=0x77 val=0x01, client=857d5c00, adapter=i2c0, addr=0x37
[   77.900649] sensor_write: reg=0x77 val=0x01 SUCCESS
[   77.900658] sensor_write: reg=0x78 val=0x00, client=857d5c00, adapter=i2c0, addr=0x37
[   77.900974] sensor_write: reg=0x78 val=0x00 SUCCESS
[   77.900983] sensor_write: reg=0x7c val=0x93, client=857d5c00, adapter=i2c0, addr=0x37
[   77.901296] sensor_write: reg=0x7c val=0x93 SUCCESS
[   77.901304] sensor_write_array: reg[50] 0x7c=0x93 OK
[   77.901313] sensor_write: reg=0x8c val=0x12, client=857d5c00, adapter=i2c0, addr=0x37
[   77.901626] sensor_write: reg=0x8c val=0x12 SUCCESS
[   77.901635] sensor_write: reg=0x8d val=0x92, client=857d5c00, adapter=i2c0, addr=0x37
[   77.901948] sensor_write: reg=0x8d val=0x92 SUCCESS
[   77.901956] sensor_write: reg=0x90 val=0x00, client=857d5c00, adapter=i2c0, addr=0x37
[   77.902270] sensor_write: reg=0x90 val=0x00 SUCCESS
[   77.902278] sensor_write: reg=0x41 val=0x04, client=857d5c00, adapter=i2c0, addr=0x37
[   77.902591] sensor_write: reg=0x41 val=0x04 SUCCESS
[   77.902600] sensor_write: reg=0x42 val=0x9d, client=857d5c00, adapter=i2c0, addr=0x37
[   77.902912] sensor_write: reg=0x42 val=0x9d SUCCESS
[   77.902921] sensor_write: reg=0x9d val=0x10, client=857d5c00, adapter=i2c0, addr=0x37
[   77.903234] sensor_write: reg=0x9d val=0x10 SUCCESS
[   77.903243] sensor_write: reg=0xce val=0x7c, client=857d5c00, adapter=i2c0, addr=0x37
[   77.903556] sensor_write: reg=0xce val=0x7c SUCCESS
[   77.903564] sensor_write: reg=0xd2 val=0x41, client=857d5c00, adapter=i2c0, addr=0x37
[   77.906644] sensor_write: reg=0xd2 val=0x41 SUCCESS
[   77.906657] sensor_write: reg=0xd3 val=0xdc, client=857d5c00, adapter=i2c0, addr=0x37
[   77.906975] sensor_write: reg=0xd3 val=0xdc SUCCESS
[   77.906984] sensor_write: reg=0xe6 val=0x50, client=857d5c00, adapter=i2c0, addr=0x37
[   77.907301] sensor_write: reg=0xe6 val=0x50 SUCCESS
[   77.907310] sensor_write: reg=0xb6 val=0xc0, client=857d5c00, adapter=i2c0, addr=0x37
[   77.907624] sensor_write: reg=0xb6 val=0xc0 SUCCESS
[   77.907633] sensor_write: reg=0xb0 val=0x70, client=857d5c00, adapter=i2c0, addr=0x37
[   77.907946] sensor_write: reg=0xb0 val=0x70 SUCCESS
[   77.907954] sensor_write: reg=0xb1 val=0x01, client=857d5c00, adapter=i2c0, addr=0x37
[   77.908268] sensor_write: reg=0xb1 val=0x01 SUCCESS
[   77.908276] sensor_write: reg=0xb2 val=0x00, client=857d5c00, adapter=i2c0, addr=0x37
[   77.908590] sensor_write: reg=0xb2 val=0x00 SUCCESS
[   77.908598] sensor_write: reg=0xb3 val=0x00, client=857d5c00, adapter=i2c0, addr=0x37
[   77.908948] sensor_write: reg=0xb3 val=0x00 SUCCESS
[   77.908961] sensor_write: reg=0xb4 val=0x00, client=857d5c00, adapter=i2c0, addr=0x37
[   77.910774] sensor_write: reg=0xb4 val=0x00 SUCCESS
[   77.910789] sensor_write: reg=0xb8 val=0x01, client=857d5c00, adapter=i2c0, addr=0x37
[   77.911106] sensor_write: reg=0xb8 val=0x01 SUCCESS
[   77.911115] sensor_write: reg=0xb9 val=0x00, client=857d5c00, adapter=i2c0, addr=0x37
[   77.918946] sensor_write: reg=0xb9 val=0x00 SUCCESS
[   77.918961] sensor_write: reg=0x26 val=0x30, client=857d5c00, adapter=i2c0, addr=0x37
[   77.919278] sensor_write: reg=0x26 val=0x30 SUCCESS
[   77.919287] sensor_write: reg=0xfe val=0x01, client=857d5c00, adapter=i2c0, addr=0x37
[   77.919605] sensor_write: reg=0xfe val=0x01 SUCCESS
[   77.919615] sensor_write: reg=0x40 val=0x23, client=857d5c00, adapter=i2c0, addr=0x37
[   77.919930] sensor_write: reg=0x40 val=0x23 SUCCESS
[   77.919938] sensor_write: reg=0x55 val=0x07, client=857d5c00, adapter=i2c0, addr=0x37
[   77.920263] sensor_write: reg=0x55 val=0x07 SUCCESS
[   77.920272] sensor_write: reg=0x60 val=0x40, client=857d5c00, adapter=i2c0, addr=0x37
[   77.920586] sensor_write: reg=0x60 val=0x40 SUCCESS
[   77.920595] sensor_write: reg=0xfe val=0x04, client=857d5c00, adapter=i2c0, addr=0x37
[   77.920960] sensor_write: reg=0xfe val=0x04 SUCCESS
[   77.920970] sensor_write: reg=0x14 val=0x78, client=857d5c00, adapter=i2c0, addr=0x37
[   77.921282] sensor_write: reg=0x14 val=0x78 SUCCESS
[   77.921290] sensor_write: reg=0x15 val=0x78, client=857d5c00, adapter=i2c0, addr=0x37
[   77.921605] sensor_write: reg=0x15 val=0x78 SUCCESS
[   77.921614] sensor_write: reg=0x16 val=0x78, client=857d5c00, adapter=i2c0, addr=0x37
[   77.921927] sensor_write: reg=0x16 val=0x78 SUCCESS
[   77.921936] sensor_write: reg=0x17 val=0x78, client=857d5c00, adapter=i2c0, addr=0x37
[   77.922249] sensor_write: reg=0x17 val=0x78 SUCCESS
[   77.922258] sensor_write: reg=0xfe val=0x01, client=857d5c00, adapter=i2c0, addr=0x37
[   77.922571] sensor_write: reg=0xfe val=0x01 SUCCESS
[   77.922579] sensor_write: reg=0x92 val=0x00, client=857d5c00, adapter=i2c0, addr=0x37
[   77.922892] sensor_write: reg=0x92 val=0x00 SUCCESS
[   77.922901] sensor_write: reg=0x94 val=0x03, client=857d5c00, adapter=i2c0, addr=0x37
[   77.923214] sensor_write: reg=0x94 val=0x03 SUCCESS
[   77.923222] sensor_write: reg=0x95 val=0x04, client=857d5c00, adapter=i2c0, addr=0x37
[   77.923535] sensor_write: reg=0x95 val=0x04 SUCCESS
[   77.923544] sensor_write: reg=0x96 val=0x38, client=857d5c00, adapter=i2c0, addr=0x37
[   77.923856] sensor_write: reg=0x96 val=0x38 SUCCESS
[   77.923865] sensor_write: reg=0x97 val=0x07, client=857d5c00, adapter=i2c0, addr=0x37
[   77.924178] sensor_write: reg=0x97 val=0x07 SUCCESS
[   77.924186] sensor_write: reg=0x98 val=0x80, client=857d5c00, adapter=i2c0, addr=0x37
[   77.924500] sensor_write: reg=0x98 val=0x80 SUCCESS
[   77.924508] sensor_write: reg=0xfe val=0x01, client=857d5c00, adapter=i2c0, addr=0x37
[   77.924821] sensor_write: reg=0xfe val=0x01 SUCCESS
[   77.924830] sensor_write: reg=0x01 val=0x05, client=857d5c00, adapter=i2c0, addr=0x37
[   77.925142] sensor_write: reg=0x01 val=0x05 SUCCESS
[   77.925150] sensor_write: reg=0x02 val=0x89, client=857d5c00, adapter=i2c0, addr=0x37
[   77.925464] sensor_write: reg=0x02 val=0x89 SUCCESS
[   77.925472] sensor_write: reg=0x04 val=0x01, client=857d5c00, adapter=i2c0, addr=0x37
[   77.925785] sensor_write: reg=0x04 val=0x01 SUCCESS
[   77.925793] sensor_write: reg=0x07 val=0xa6, client=857d5c00, adapter=i2c0, addr=0x37
[   77.928943] sensor_write: reg=0x07 val=0xa6 SUCCESS
[   77.928958] sensor_write: reg=0x08 val=0xa9, client=857d5c00, adapter=i2c0, addr=0x37
[   77.929274] sensor_write: reg=0x08 val=0xa9 SUCCESS
[   77.929282] sensor_write: reg=0x09 val=0xa8, client=857d5c00, adapter=i2c0, addr=0x37
[   77.929598] sensor_write: reg=0x09 val=0xa8 SUCCESS
[   77.929608] sensor_write: reg=0x0a val=0xa7, client=857d5c00, adapter=i2c0, addr=0x37
m[   77.929921] sensor_write: reg=0x0a val=0xa7 SUCCESS
[   77.929930] sensor_write: reg=0x0b val=0xff, client=857d5c00, adapter=i2c0, addr=0x37
[   77.930244] sensor_write: reg=0x0b val=0xff SUCCESS
[   77.930252] sensor_write: reg=0x0c val=0xff, client=857d5c00, adapter=i2c0, addr=0x37
[   77.930565] sensor_write: reg=0x0c val=0xff SUCCESS
[   77.930574] sensor_write: reg=0x0f val=0x00, client=857d5c00, adapter=i2c0, addr=0x37
[   77.930886] sensor_write: reg=0x0f val=0x00 SUCCESS
[   77.930895] sensor_write: reg=0x50 val=0x1c, client=857d5c00, adapter=i2c0, addr=0x37
[   77.931255] sensor_write: reg=0x50 val=0x1c SUCCESS
[   77.931265] sensor_write: reg=0x89 val=0x03, client=857d5c00, adapter=i2c0, addr=0x37
[   77.931578] sensor_write: reg=0x89 val=0x03 SUCCESS
[   77.931586] sensor_write: reg=0xfe val=0x04, client=857d5c00, adapter=i2c0, addr=0x37
[   77.938956] sensor_write: reg=0xfe val=0x04 SUCCESS
[   77.938972] sensor_write: reg=0x28 val=0x86, client=857d5c00, adapter=i2c0, addr=0x37
[   77.939296] sensor_write: reg=0x28 val=0x86 SUCCESS
[   77.939304] sensor_write_array: reg[100] 0x28=0x86 OK
[   77.939312] sensor_write: reg=0x29 val=0x86, client=857d5c00, adapter=i2c0, addr=0x37
[   77.939625] sensor_write: reg=0x29 val=0x86 SUCCESS
[   77.939634] sensor_write: reg=0x2a val=0x86, client=857d5c00, adapter=i2c0, addr=0x37
[   77.939947] sensor_write: reg=0x2a val=0x86 SUCCESS
[   77.939956] sensor_write: reg=0x2b val=0x68, client=857d5c00, adapter=i2c0, addr=0x37
[   77.940284] sensor_write: reg=0x2b val=0x68 SUCCESS
[   77.940293] sensor_write: reg=0x2c val=0x68, client=857d5c00, adapter=i2c0, addr=0x37
[   77.940607] sensor_write: reg=0x2c val=0x68 SUCCESS
[   77.940616] sensor_write: reg=0x2d val=0x68, client=857d5c00, adapter=i2c0, addr=0x37
[   77.940930] sensor_write: reg=0x2d val=0x68 SUCCESS
[   77.940938] sensor_write: reg=0x2e val=0x68, client=857d5c00, adapter=i2c0, addr=0x37
[   77.941240] sensor_write: reg=0x2e val=0x68 SUCCESS
[   77.941250] sensor_write: reg=0x2f val=0x68, client=857d5c00, adapter=i2c0, addr=0x37
[   77.941562] sensor_write: reg=0x2f val=0x68 SUCCESS
[   77.941570] sensor_write: reg=0x30 val=0x4f, client=857d5c00, adapter=i2c0, addr=0x37
[   77.941884] sensor_write: reg=0x30 val=0x4f SUCCESS
[   77.941893] sensor_write: reg=0x31 val=0x68, client=857d5c00, adapter=i2c0, addr=0x37
[   77.942206] sensor_write: reg=0x31 val=0x68 SUCCESS
[   77.942215] sensor_write: reg=0x32 val=0x67, client=857d5c00, adapter=i2c0, addr=0x37
[   77.942528] sensor_write: reg=0x32 val=0x67 SUCCESS
[   77.942537] sensor_write: reg=0x33 val=0x66, client=857d5c00, adapter=i2c0, addr=0x37
[   77.942850] sensor_write: reg=0x33 val=0x66 SUCCESS
[   77.942858] sensor_write: reg=0x34 val=0x66, client=857d5c00, adapter=i2c0, addr=0x37
[   77.943172] sensor_write: reg=0x34 val=0x66 SUCCESS
[   77.943180] sensor_write: reg=0x35 val=0x66, client=857d5c00, adapter=i2c0, addr=0x37
[   77.943494] sensor_write: reg=0x35 val=0x66 SUCCESS
[   77.943502] sensor_write: reg=0x36 val=0x66, client=857d5c00, adapter=i2c0, addr=0x37
[   77.943815] sensor_write: reg=0x36 val=0x66 SUCCESS
[   77.943824] sensor_write: reg=0x37 val=0x66, client=857d5c00, adapter=i2c0, addr=0x37
[   77.944137] sensor_write: reg=0x37 val=0x66 SUCCESS
[   77.944146] sensor_write: reg=0x38 val=0x62, client=857d5c00, adapter=i2c0, addr=0x37
[   77.948946] sensor_write: reg=0x38 val=0x62 SUCCESS
[   77.948962] sensor_write: reg=0x39 val=0x62, client=857d5c00, adapter=i2c0, addr=0x37
[   77.949280] sensor_write: reg=0x39 val=0x62 SUCCESS
[   77.949289] sensor_write: reg=0x3a val=0x62, client=857d5c00, adapter=i2c0, addr=0x37
[   77.949607] sensor_write: reg=0x3a val=0x62 SUCCESS
[   77.949616] sensor_write: reg=0x3b val=0x62, client=857d5c00, adapter=i2c0, addr=0x37
[   77.949930] sensor_write: reg=0x3b val=0x62 SUCCESS
[   77.949939] sensor_write: reg=0x3c val=0x62, client=857d5c00, adapter=i2c0, addr=0x37
[   77.950252] sensor_write: reg=0x3c val=0x62 SUCCESS
[   77.950261] sensor_write: reg=0x3d val=0x62, client=857d5c00, adapter=i2c0, addr=0x37
[   77.950574] sensor_write: reg=0x3d val=0x62 SUCCESS
[   77.950583] sensor_write: reg=0x3e val=0x62, client=857d5c00, adapter=i2c0, addr=0x37
[   77.950896] sensor_write: reg=0x3e val=0x62 SUCCESS
[   77.950905] sensor_write: reg=0x3f val=0x62, client=857d5c00, adapter=i2c0, addr=0x37
[   77.951273] sensor_write: reg=0x3f val=0x62 SUCCESS
[   77.951283] sensor_write: reg=0xfe val=0x01, client=857d5c00, adapter=i2c0, addr=0x37
[   77.951595] sensor_write: reg=0xfe val=0x01 SUCCESS
[   77.951604] sensor_write: reg=0x9a val=0x06, client=857d5c00, adapter=i2c0, addr=0x37
[   77.951918] sensor_write: reg=0x9a val=0x06 SUCCESS
[   77.951927] sensor_write: reg=0xfe val=0x00, client=857d5c00, adapter=i2c0, addr=0x37
[   77.952240] sensor_write: reg=0xfe val=0x00 SUCCESS
[   77.952249] sensor_write: reg=0x7b val=0x2a, client=857d5c00, adapter=i2c0, addr=0x37
[   77.952562] sensor_write: reg=0x7b val=0x2a SUCCESS
[   77.952571] sensor_write: reg=0x23 val=0x2d, client=857d5c00, adapter=i2c0, addr=0x37
[   77.952884] sensor_write: reg=0x23 val=0x2d SUCCESS
[   77.952892] sensor_write: reg=0xfe val=0x03, client=857d5c00, adapter=i2c0, addr=0x37
[   77.953206] sensor_write: reg=0xfe val=0x03 SUCCESS
[   77.953214] sensor_write: reg=0x01 val=0x27, client=857d5c00, adapter=i2c0, addr=0x37
[   77.958938] sensor_write: reg=0x01 val=0x27 SUCCESS
[   77.958953] sensor_write: reg=0x02 val=0x56, client=857d5c00, adapter=i2c0, addr=0x37
[   77.959276] sensor_write: reg=0x02 val=0x56 SUCCESS
[   77.959285] sensor_write: reg=0x03 val=0x8e, client=857d5c00, adapter=i2c0, addr=0x37
[   77.959598] sensor_write: reg=0x03 val=0x8e SUCCESS
[   77.959606] sensor_write: reg=0x12 val=0x80, client=857d5c00, adapter=i2c0, addr=0x37
[   77.959920] sensor_write: reg=0x12 val=0x80 SUCCESS
[   77.959929] sensor_write: reg=0x13 val=0x07, client=857d5c00, adapter=i2c0, addr=0x37
[   77.960252] sensor_write: reg=0x13 val=0x07 SUCCESS
[   77.960260] sensor_write: reg=0x15 val=0x12, client=857d5c00, adapter=i2c0, addr=0x37
[   77.960575] sensor_write: reg=0x15 val=0x12 SUCCESS
[   77.960584] sensor_write: reg=0xfe val=0x00, client=857d5c00, adapter=i2c0, addr=0x37
[   77.960897] sensor_write: reg=0xfe val=0x00 SUCCESS
[   77.960906] sensor_write: reg=0x3e val=0x91, client=857d5c00, adapter=i2c0, addr=0x37
[   77.961274] sensor_write: reg=0x3e val=0x91 SUCCESS
[   77.961282] sensor_write_array: Complete - wrote 137 registers, 0 errors
[   77.961288] *** SENSOR_WRITE_ARRAY RETURNED: 0 ***
[   77.961294] *** SENSOR_INIT: gc2053 initialization complete - marked as initialized ***
[   77.961302] Calling subdev 4 initialization (REVERSE ORDER - sensors first)
[   77.961308] *** SENSOR_INIT: gc2053 enable=1 ***
[   77.961314] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   77.961321] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   77.961327] Calling subdev 3 initialization (REVERSE ORDER - sensors first)
[   77.961334] *** ispcore_core_ops_init: ENTRY - sd=8055a400, on=1 ***
[   77.961341] *** ispcore_core_ops_init: sd->dev_priv=8055a400, sd->host_priv=8055a400 ***
[   77.961348] *** ispcore_core_ops_init: sd->pdev=c06b5ea0, sd->ops=c06b65c8 ***
[   77.961354] *** ispcore_core_ops_init: EXACT Binary Ninja MCP implementation, on=1 ***
[   77.961360] *** ispcore_core_ops_init: ISP device=8055c000 ****** ispcore_core_ops_init: Frame sync work structure initialized ***
[   77.961368] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   77.961377] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 805d5400 (name=gc2053) ***
[   77.961383] *** tx_isp_get_sensor: Found real sensor: 805d5400 ***
[   77.961389] ispcore_core_ops_init: Using sensor attributes from sensor: gc2053
[   77.961394] *** ispcore_core_ops_init: s0 (core_dev) = 8055a400 from sd->host_priv ***
[   77.961402] ispcore_core_ops_init: core_dev=8055a400, vic_dev=8055a000, vic_state=2
[   77.961406] *** ispcore_core_ops_init: INITIALIZING CORE (on=1) ****** ispcore_core_ops_init: Current vic_state (VIC state): 2 ***
[   77.961415] *** ispcore_core_ops_init: VIC in ready state (2) - normal initialization ****** ispcore_core_ops_init: VIC state check passed, proceeding with initialization ***
[   77.961424] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   77.961431] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 805d5400 (name=gc2053) ***
[   77.961437] *** tx_isp_get_sensor: Found real sensor: 805d5400 ***
[   77.961442] *** ispcore_core_ops_init: BINARY NINJA MCP - Second tisp_init call (00079058) ***
[   77.961447] *** tisp_init: IMPLEMENTING MISSING HARDWARE REGISTER INITIALIZATION ***
[   77.961453] *** THIS FUNCTION CONTAINS ALL THE system_reg_write CALLS FROM REFERENCE ***
[   77.961460] *** tisp_init: FIXED - Extracted dimensions from sensor_attr: 2200x1418 ***
[   77.961466] tisp_init: Initializing ISP hardware for sensor (2200x1418)
[   77.961472] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   77.961477] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   77.961482] tisp_event_init: Initializing ISP event system
[   77.961490] tisp_event_init: SAFE event system initialized with 20 nodes
[   77.961496] tisp_event_set_cb: Setting callback for event 4
[   77.961503] tisp_event_set_cb: Event 4 callback set to c0684a18
[   77.961508] tisp_event_set_cb: Setting callback for event 5
[   77.961514] tisp_event_set_cb: Event 5 callback set to c0684ee0
[   77.961520] tisp_event_set_cb: Setting callback for event 7
[   77.961526] tisp_event_set_cb: Event 7 callback set to c0684aac
[   77.961532] tisp_event_set_cb: Setting callback for event 9
[   77.961538] tisp_event_set_cb: Event 9 callback set to c0684b34
[   77.961544] tisp_event_set_cb: Setting callback for event 8
[   77.961550] tisp_event_set_cb: Event 8 callback set to c0684bf8
[   77.961558] *** system_irq_func_set: Registered handler c067d704 at index 13 ***
[   77.978926] *** WRITING ISP CORE CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   77.978942] *** SYSTEM_REG_WRITE: reg[0xb004] = 0xf001f001 (Binary Ninja EXACT) ***
[   77.978949] *** SYSTEM_REG_WRITE: reg[0xb008] = 0x40404040 (Binary Ninja EXACT) ***
[   77.978956] *** SYSTEM_REG_WRITE: reg[0xb00c] = 0x40404040 (Binary Ninja EXACT) ***
[   77.978963] *** SYSTEM_REG_WRITE: reg[0xb010] = 0x40404040 (Binary Ninja EXACT) ***
[   77.978970] *** SYSTEM_REG_WRITE: reg[0xb014] = 0x404040 (Binary Ninja EXACT) ***
[   77.978976] *** SYSTEM_REG_WRITE: reg[0xb018] = 0x40404040 (Binary Ninja EXACT) ***
[   77.978984] *** SYSTEM_REG_WRITE: reg[0xb01c] = 0x40404040 (Binary Ninja EXACT) ***
[   77.978990] *** SYSTEM_REG_WRITE: reg[0xb020] = 0x40404040 (Binary Ninja EXACT) ***
[   77.978997] *** SYSTEM_REG_WRITE: reg[0xb024] = 0x404040 (Binary Ninja EXACT) ***
[   77.979004] *** SYSTEM_REG_WRITE: reg[0xb028] = 0x1000080 (Binary Ninja EXACT) ***
[   77.979011] *** SYSTEM_REG_WRITE: reg[0xb02c] = 0x1000080 (Binary Ninja EXACT) ***
[   77.979018] *** SYSTEM_REG_WRITE: reg[0xb030] = 0x100 (Binary Ninja EXACT) ***
[   77.979025] *** SYSTEM_REG_WRITE: reg[0xb034] = 0xffff0100 (Binary Ninja EXACT) ***
[   77.979032] *** SYSTEM_REG_WRITE: reg[0xb038] = 0x1ff00 (Binary Ninja EXACT) ***
[   77.979038] *** SYSTEM_REG_WRITE: reg[0xb04c] = 0x103 (Binary Ninja EXACT) ***
[   77.979045] *** SYSTEM_REG_WRITE: reg[0xb050] = 0x3 (Binary Ninja EXACT) ***
[   77.979051] *** WRITING CRITICAL VARYING REGISTERS - USING EXACT REFERENCE VALUES ***
	[   77.979058] *** SYSTEM_REG_WRITE: reg[0xb07c] = 0x341b (Binary Ninja EXACT) ***
[   77.979064] *** SYSTEM_REG_WRITE: reg[0xb080] = 0x46b0 (Binary Ninja EXACT) ***
[   77.979071] *** SYSTEM_REG_WRITE: reg[0xb084] = 0x1813 (Binary Ninja EXACT) ***
[   77.979078] *** SYSTEM_REG_WRITE: reg[0xb08c] = 0x10a (Binary Ninja EXACT) ***
[   77.979084] *** ISP CORE CONTROL REGISTERS WRITTEN - NOW MATCHES REFERENCE DRIVER ***
[   77.979089] *** WRITING ISP CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   77.979096] *** SYSTEM_REG_WRITE: reg[0x9804] = 0x3f00 (Binary Ninja EXACT) ***
[   77.979103] *** SYSTEM_REG_WRITE: reg[0x9864] = 0x7800438 (Binary Ninja EXACT) ***
[   77.979110] *** SYSTEM_REG_WRITE: reg[0x987c] = 0xc0000000 (Binary Ninja EXACT) ***
[   77.979116] *** SYSTEM_REG_WRITE: reg[0x9880] = 0x1 (Binary Ninja EXACT) ***
[   77.979123] *** SYSTEM_REG_WRITE: reg[0x9884] = 0x1 (Binary Ninja EXACT) ***
[   77.979130] *** SYSTEM_REG_WRITE: reg[0x9890] = 0x1010001 (Binary Ninja EXACT) ***
[   77.979136] *** SYSTEM_REG_WRITE: reg[0x989c] = 0x1010001 (Binary Ninja EXACT) ***
[   77.979144] *** SYSTEM_REG_WRITE: reg[0x98a8] = 0x1010001 (Binary Ninja EXACT) ***
[   77.979149] *** WRITING VIC CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   77.979156] *** SYSTEM_REG_WRITE: reg[0x9a00] = 0x50002d0 (Binary Ninja EXACT) ***
[   77.979163] *** SYSTEM_REG_WRITE: reg[0x9a04] = 0x3000300 (Binary Ninja EXACT) ***
[   77.979170] *** SYSTEM_REG_WRITE: reg[0x9a2c] = 0x50002d0 (Binary Ninja EXACT) ***
[   77.979176] *** SYSTEM_REG_WRITE: reg[0x9a34] = 0x1 (Binary Ninja EXACT) ***
[   77.979183] *** SYSTEM_REG_WRITE: reg[0x9a70] = 0x1 (Binary Ninja EXACT) ***
[   77.979190] *** SYSTEM_REG_WRITE: reg[0x9a7c] = 0x1 (Binary Ninja EXACT) ***
[   77.979196] *** SYSTEM_REG_WRITE: reg[0x9a80] = 0x500 (Binary Ninja EXACT) ***
[   77.979203] *** SYSTEM_REG_WRITE: reg[0x9a88] = 0x1 (Binary Ninja EXACT) ***
[   77.979209] *** SYSTEM_REG_WRITE: reg[0x9a94] = 0x1 (Binary Ninja EXACT) ***
[   77.979216] *** SYSTEM_REG_WRITE: reg[0x9a98] = 0x500 (Binary Ninja EXACT) ***
[   77.979222] *** TUNING SYSTEM: VIC control registers 0x9ac0/0x9ac8 REMOVED - not in Binary Ninja reference ***
[   77.979230] tisp_init: CRITICAL FIX - Using ACTUAL sensor image dimensions 1920x1080 (not frame size 2200x1418)
[   77.979237] *** SYSTEM_REG_WRITE: reg[0x4] = 0x898058a (Binary Ninja EXACT) ***
[   77.979244] *** SYSTEM_REG_WRITE: reg[0x8] = 0x0 (Binary Ninja EXACT) ***
[   77.979250] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x3f08 (Binary Ninja EXACT) ***
[   77.979256] *** tisp_init: ISP control register set to enable processing pipeline ***
[   77.979262] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   77.979268] *** tisp_init: REFERENCE DRIVER format register 0x10 = 0x133 ***
[   77.979275] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   77.979280] *** tisp_init: REFERENCE DRIVER register 0x30 = 0xffffffff ***
[   77.979287] *** SYSTEM_REG_WRITE: reg[0x24] = 0x1 (Binary Ninja EXACT) ***
[   77.979294] *** SYSTEM_REG_WRITE: reg[0x28] = 0x1 (Binary Ninja EXACT) ***
[   77.979299] *** tisp_init: ISP data flow configured (input->processing->output) ***
[   77.979306] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   77.979312] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[   77.979318] *** tisp_init: ISP control mode set to 8 (streaming not active) ***
[   77.979324] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   77.979332] *** tisp_init: REFERENCE DRIVER final configuration - 0x804=0x1c, 0x1c=8, 0x800=1 ***
[   77.979338] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[   77.979345] *** tisp_init: ISP frame size configured - 1920x1080 (ACTUAL sensor image) ***
[   77.979352] *** SYSTEM_REG_WRITE: reg[0x8] = 0x1 (Binary Ninja EXACT) ***
[   77.979358] *** tisp_init: CRITICAL FIX - Bayer pattern configured: mbus=0x3001 -> pattern=1 (register 8) ***
[   77.979364] *** tisp_init: CONFIGURING RAW10 BAYER PROCESSING PIPELINE ***
[   77.979370] *** SYSTEM_REG_WRITE: reg[0x14] = 0x2b (Binary Ninja EXACT) ***
[   77.979378] *** SYSTEM_REG_WRITE: reg[0x18] = 0xa0a (Binary Ninja EXACT) ***
[   77.979384] *** SYSTEM_REG_WRITE: reg[0x40] = 0x1 (Binary Ninja EXACT) ***
[   77.979390] *** SYSTEM_REG_WRITE: reg[0x44] = 0x1 (Binary Ninja EXACT) ***

[   77.979397] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   77.979404] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x1000000 (Binary Ninja EXACT) ***
[   77.979410] *** SYSTEM_REG_WRITE: reg[0x5006] = 0x100 (Binary Ninja EXACT) ***
[   77.979420] *** SYSTEM_REG_WRITE: reg[0x5008] = 0x0 (Binary Ninja EXACT) ***
[   77.979426] *** SYSTEM_REG_WRITE: reg[0x500a] = 0x1000000 (Binary Ninja EXACT) ***
[   77.979434] *** SYSTEM_REG_WRITE: reg[0x500c] = 0x100 (Binary Ninja EXACT) ***
[   77.979440] *** SYSTEM_REG_WRITE: reg[0x5018] = 0x0 (Binary Ninja EXACT) ***
[   77.979447] *** SYSTEM_REG_WRITE: reg[0x501c] = 0x1 (Binary Ninja EXACT) ***
[   77.979454] *** SYSTEM_REG_WRITE: reg[0x5020] = 0x0 (Binary Ninja EXACT) ***
[   77.979459] *** CRITICAL FIX: CCM configured using EXACT Binary Ninja register addresses ***
[   77.979464] *** CCM registers 0x5004-0x5014 programmed with identity matrix ***
[   77.979470] *** This should eliminate green frames by enabling proper color processing ***
[   77.979477] *** SYSTEM_REG_WRITE: reg[0x200] = 0x4d (Binary Ninja EXACT) ***
[   77.979484] *** SYSTEM_REG_WRITE: reg[0x204] = 0x96 (Binary Ninja EXACT) ***
[   77.979490] *** SYSTEM_REG_WRITE: reg[0x208] = 0x1d (Binary Ninja EXACT) ***
[   77.979497] *** SYSTEM_REG_WRITE: reg[0x20c] = 0x70 (Binary Ninja EXACT) ***
[   77.979503] *** SYSTEM_REG_WRITE: reg[0x210] = 0x5a (Binary Ninja EXACT) ***
[   77.979510] *** SYSTEM_REG_WRITE: reg[0x214] = 0x80 (Binary Ninja EXACT) ***
[   77.979516] *** SYSTEM_REG_WRITE: reg[0x218] = 0x80 (Binary Ninja EXACT) ***
[   77.979523] *** SYSTEM_REG_WRITE: reg[0x21c] = 0x6a (Binary Ninja EXACT) ***
[   77.979530] *** SYSTEM_REG_WRITE: reg[0x220] = 0x16 (Binary Ninja EXACT) ***
[   77.979535] *** CRITICAL FIX: RGB to YUV conversion matrix configured properly ***
[   77.979540] *** tisp_init: RAW10 BAYER PROCESSING PIPELINE CONFIGURED ***
[   77.979546] *** tisp_init: Loading ISP tuning parameters from /etc/sensor/ ***
[   77.979552] *** tisp_init: Standard tuning parameters loaded successfully ***
[   77.979557] *** tisp_init: Custom tuning parameters loaded successfully ***
[   77.979563] tisp_set_csc_version: Setting CSC version 0
[   77.979570] *** SYSTEM_REG_WRITE: reg[0xc] = 0x80700008 (Binary Ninja EXACT) ***
[   77.979576] *** CRITICAL FIX: ISP bypass register set to EXACT reference value 0x80700008 - prevents hardware reset ***
[   77.979582] *** tisp_init: CONFIGURING ISP FOR NV12 OUTPUT FORMAT ***
[   77.979588] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   77.979595] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   77.979600] *** tisp_init: ISP configured for NV12 4:2:0 output format ***
[   77.979606] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   77.979612] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   77.979619] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x0 (Binary Ninja EXACT) ***
[   77.979624] *** tisp_init: ISP-VIC frame synchronization enabled ***
[   77.979631] *** SYSTEM_REG_WRITE: reg[0x6000] = 0x1 (Binary Ninja EXACT) ***
[   77.979637] *** SYSTEM_REG_WRITE: reg[0x6004] = 0x1 (Binary Ninja EXACT) ***
[   77.979643] *** tisp_init: ISP processing pipeline fully enabled ***
[   77.979649] *** SYSTEM_REG_WRITE: reg[0x7000] = 0x1 (Binary Ninja EXACT) ***
[   77.979656] *** SYSTEM_REG_WRITE: reg[0x7004] = 0x1 (Binary Ninja EXACT) ***
[   77.979661] *** tisp_init: ISP master processing enabled - pipeline should now work ***
[   77.979668] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   77.979675] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   77.979680] tisp_init: ISP memory buffers configured
[   77.979685] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   77.979692] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   77.979701] tiziano_ae_params_refresh: Refreshing AE parameters
[   77.979712] tiziano_ae_params_refresh: AE parameters refreshed
[   77.979718] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   77.979724] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   77.979729] tiziano_ae_para_addr: Setting up AE parameter addresses
[   77.979734] tiziano_ae_para_addr: AE parameter addresses configured
[   77.979741] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   77.979748] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   77.979755] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   77.979762] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   77.979769] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   77.979776] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   77.979782] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   77.979790] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b75d814 (Binary Ninja EXACT) ***
[   77.979796] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   77.979803] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   77.979810] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   77.979816] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   77.979822] tiziano_ae_set_hardware_param: Parameters written to AE0
[   77.979829] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   77.979835] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   77.979842] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   77.979848] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   77.979855] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   77.979862] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   77.979868] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   77.979874] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   77.979881] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   77.979888] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   77.979894] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   77.979901] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   77.979906] tiziano_ae_set_hardware_param: Parameters written to AE1
[   77.979912] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   77.979920] *** system_irq_func_set: Registered handler c0685bf0 at index 10 ***
[   77.997813] *** system_irq_func_set: Registered handler c0685d08 at index 27 ***
[   78.007886] *** system_irq_func_set: Registered handler c0685bf0 at index 26 ***
[   78.024265] *** system_irq_func_set: Registered handler c0685df0 at index 29 ***
[   78.032252] ISP isp-m0: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x133 (delta: 0.000 ms)
[   78.032395] ISP isp-m0: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x2b (delta: 0.000 ms)
[   78.032786] ISP isp-m0: [CSI PHY Control] write at offset 0x18: 0x0 -> 0xa (delta: 0.000 ms)
[   78.032801] ISP isp-m0: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x8 (delta: 0.000 ms)
[   78.032822] ISP isp-m0: [CSI PHY Config] write at offset 0x110: 0x80007000 -> 0x80007001 (delta: 4020.000 ms)
[   78.034935] ISP isp-m0: [Core Control] write at offset 0xb078: 0x0 -> 0x10000000 (delta: 0.000 ms)
root@ing-wyze-cam3-a000 ~# dmesg 
[   78.309536] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   78.309543] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   78.309550] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   78.309556] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   78.309562] *** tx_vic_enable_irq: completed successfully ***
[   78.309568] *** tx_isp_video_s_stream: VIC core->init completed, VIC should now be state 3 ***
[   78.309574] *** tx_isp_video_s_stream: Core initialization complete, proceeding with subdev streaming ***
[   78.309580] *** tx_isp_video_s_stream: CRITICAL FIX - Initializing all subdevs before streaming ***
[   78.309587] *** tx_isp_video_s_stream: Initializing CSI subdev ***
[   78.309595] csi_core_ops_init: sd=85217c00, csi_dev=85217c00, enable=1
[   78.309600] *** tx_isp_video_s_stream: CSI init SUCCESS ***
[   78.309606] *** tx_isp_video_s_stream: Initializing VIC subdev ***
[   78.309612] *** vic_core_ops_init: ENTRY - sd=8055a000, enable=1 ***
[   78.309619] *** vic_core_ops_init: vic_dev=8055a000, current state check ***
[   78.309625] *** vic_core_ops_init: current_state=3, enable=1 ***
[   78.309630] *** tx_isp_video_s_stream: VIC init SUCCESS ***
[   78.309636] *** tx_isp_video_s_stream: Initializing Core subdev ***
[   78.309642] *** ispcore_core_ops_init: ENTRY - sd=8055a400, on=1 ***
[   78.309650] *** ispcore_core_ops_init: sd->dev_priv=8055a400, sd->host_priv=8055a400 ***
[   78.309656] *** ispcore_core_ops_init: sd->pdev=c06b5ea0, sd->ops=c06b65c8 ***
[   78.309662] *** ispcore_core_ops_init: EXACT Binary Ninja MCP implementation, on=1 ***
[   78.309667] *** ispcore_core_ops_init: ISP device=8055c000 ****** ispcore_core_ops_init: Frame sync work structure initialized ***
[   78.309675] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   78.309682] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 805d5400 (name=gc2053) ***
[   78.309688] *** tx_isp_get_sensor: Found real sensor: 805d5400 ***
[   78.309694] ispcore_core_ops_init: Using sensor attributes from sensor: gc2053
[   78.309700] *** ispcore_core_ops_init: s0 (core_dev) = 8055a400 from sd->host_priv ***
[   78.309707] ispcore_core_ops_init: core_dev=8055a400, vic_dev=8055a000, vic_state=3
[   78.309712] *** ispcore_core_ops_init: INITIALIZING CORE (on=1) ****** ispcore_core_ops_init: Current vic_state (VIC state): 3 ***
[   78.309720] *** ispcore_core_ops_init: VIC in ready state (3) - normal initialization ****** ispcore_core_ops_init: VIC state check passed, proceeding with initialization ***
[   78.309729] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   78.309736] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 805d5400 (name=gc2053) ***
[   78.309742] *** tx_isp_get_sensor: Found real sensor: 805d5400 ***
[   78.309748] *** ispcore_core_ops_init: BINARY NINJA MCP - Second tisp_init call (00079058) ***
[   78.309752] *** tisp_init: IMPLEMENTING MISSING HARDWARE REGISTER INITIALIZATION ***
[   78.309758] *** THIS FUNCTION CONTAINS ALL THE system_reg_write CALLS FROM REFERENCE ***
[   78.309765] *** tisp_init: FIXED - Extracted dimensions from sensor_attr: 2200x1418 ***
[   78.309772] tisp_init: Initializing ISP hardware for sensor (2200x1418)
[   78.309778] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   78.309783] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   78.309788] tisp_event_init: Initializing ISP event system
[   78.309795] tisp_event_init: SAFE event system initialized with 20 nodes
[   78.309801] tisp_event_set_cb: Setting callback for event 4
[   78.309808] tisp_event_set_cb: Event 4 callback set to c0684a18
[   78.309813] tisp_event_set_cb: Setting callback for event 5
[   78.309820] tisp_event_set_cb: Event 5 callback set to c0684ee0
[   78.309826] tisp_event_set_cb: Setting callback for event 7
[   78.309832] tisp_event_set_cb: Event 7 callback set to c0684aac
[   78.309837] tisp_event_set_cb: Setting callback for event 9
[   78.309844] tisp_event_set_cb: Event 9 callback set to c0684b34
[   78.309849] tisp_event_set_cb: Setting callback for event 8
[   78.309856] tisp_event_set_cb: Event 8 callback set to c0684bf8
[   78.309863] *** system_irq_func_set: Registered handler c067d704 at index 13 ***
[   78.317490] *** WRITING ISP CORE CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   78.317498] *** SYSTEM_REG_WRITE: reg[0xb004] = 0xf001f001 (Binary Ninja EXACT) ***
[   78.317504] *** SYSTEM_REG_WRITE: reg[0xb008] = 0x40404040 (Binary Ninja EXACT) ***
[   78.317512] *** SYSTEM_REG_WRITE: reg[0xb00c] = 0x40404040 (Binary Ninja EXACT) ***
[   78.317518] *** SYSTEM_REG_WRITE: reg[0xb010] = 0x40404040 (Binary Ninja EXACT) ***
[   78.317526] *** SYSTEM_REG_WRITE: reg[0xb014] = 0x404040 (Binary Ninja EXACT) ***
[   78.317532] *** SYSTEM_REG_WRITE: reg[0xb018] = 0x40404040 (Binary Ninja EXACT) ***
[   78.317539] *** SYSTEM_REG_WRITE: reg[0xb01c] = 0x40404040 (Binary Ninja EXACT) ***
[   78.317546] *** SYSTEM_REG_WRITE: reg[0xb020] = 0x40404040 (Binary Ninja EXACT) ***
[   78.317553] *** SYSTEM_REG_WRITE: reg[0xb024] = 0x404040 (Binary Ninja EXACT) ***
[   78.317560] *** SYSTEM_REG_WRITE: reg[0xb028] = 0x1000080 (Binary Ninja EXACT) ***
[   78.317567] *** SYSTEM_REG_WRITE: reg[0xb02c] = 0x1000080 (Binary Ninja EXACT) ***
[   78.317574] *** SYSTEM_REG_WRITE: reg[0xb030] = 0x100 (Binary Ninja EXACT) ***
[   78.317580] *** SYSTEM_REG_WRITE: reg[0xb034] = 0xffff0100 (Binary Ninja EXACT) ***
[   78.317588] *** SYSTEM_REG_WRITE: reg[0xb038] = 0x1ff00 (Binary Ninja EXACT) ***
[   78.317594] *** SYSTEM_REG_WRITE: reg[0xb04c] = 0x103 (Binary Ninja EXACT) ***
[   78.317601] *** SYSTEM_REG_WRITE: reg[0xb050] = 0x3 (Binary Ninja EXACT) ***
[   78.317606] *** WRITING CRITICAL VARYING REGISTERS - USING EXACT REFERENCE VALUES ***
[   78.317613] *** SYSTEM_REG_WRITE: reg[0xb07c] = 0x341b (Binary Ninja EXACT) ***
[   78.317620] *** SYSTEM_REG_WRITE: reg[0xb080] = 0x46b0 (Binary Ninja EXACT) ***
[   78.317627] *** SYSTEM_REG_WRITE: reg[0xb084] = 0x1813 (Binary Ninja EXACT) ***
[   78.317634] *** SYSTEM_REG_WRITE: reg[0xb08c] = 0x10a (Binary Ninja EXACT) ***
[   78.317639] *** ISP CORE CONTROL REGISTERS WRITTEN - NOW MATCHES REFERENCE DRIVER ***
[   78.317644] *** WRITING ISP CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   78.317652] *** SYSTEM_REG_WRITE: reg[0x9804] = 0x3f00 (Binary Ninja EXACT) ***
[   78.317658] *** SYSTEM_REG_WRITE: reg[0x9864] = 0x7800438 (Binary Ninja EXACT) ***
[   78.317665] *** SYSTEM_REG_WRITE: reg[0x987c] = 0xc0000000 (Binary Ninja EXACT) ***
[   78.317672] *** SYSTEM_REG_WRITE: reg[0x9880] = 0x1 (Binary Ninja EXACT) ***
[   78.317678] *** SYSTEM_REG_WRITE: reg[0x9884] = 0x1 (Binary Ninja EXACT) ***
[   78.317685] *** SYSTEM_REG_WRITE: reg[0x9890] = 0x1010001 (Binary Ninja EXACT) ***
[   78.317692] *** SYSTEM_REG_WRITE: reg[0x989c] = 0x1010001 (Binary Ninja EXACT) ***
[   78.317699] *** SYSTEM_REG_WRITE: reg[0x98a8] = 0x1010001 (Binary Ninja EXACT) ***
[   78.317705] *** WRITING VIC CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   78.317712] *** SYSTEM_REG_WRITE: reg[0x9a00] = 0x50002d0 (Binary Ninja EXACT) ***
[   78.317718] *** SYSTEM_REG_WRITE: reg[0x9a04] = 0x3000300 (Binary Ninja EXACT) ***
[   78.317726] *** SYSTEM_REG_WRITE: reg[0x9a2c] = 0x50002d0 (Binary Ninja EXACT) ***
[   78.317732] *** SYSTEM_REG_WRITE: reg[0x9a34] = 0x1 (Binary Ninja EXACT) ***
[   78.317738] *** SYSTEM_REG_WRITE: reg[0x9a70] = 0x1 (Binary Ninja EXACT) ***
[   78.317745] *** SYSTEM_REG_WRITE: reg[0x9a7c] = 0x1 (Binary Ninja EXACT) ***
[   78.317752] *** SYSTEM_REG_WRITE: reg[0x9a80] = 0x500 (Binary Ninja EXACT) ***
[   78.317759] *** SYSTEM_REG_WRITE: reg[0x9a88] = 0x1 (Binary Ninja EXACT) ***
[   78.317765] *** SYSTEM_REG_WRITE: reg[0x9a94] = 0x1 (Binary Ninja EXACT) ***
[   78.317772] *** SYSTEM_REG_WRITE: reg[0x9a98] = 0x500 (Binary Ninja EXACT) ***
[   78.317778] *** TUNING SYSTEM: VIC control registers 0x9ac0/0x9ac8 REMOVED - not in Binary Ninja reference ***
[   78.317786] tisp_init: CRITICAL FIX - Using ACTUAL sensor image dimensions 1920x1080 (not frame size 2200x1418)
[   78.317793] *** SYSTEM_REG_WRITE: reg[0x4] = 0x898058a (Binary Ninja EXACT) ***
[   78.317800] *** SYSTEM_REG_WRITE: reg[0x8] = 0x0 (Binary Ninja EXACT) ***
[   78.317806] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x3f08 (Binary Ninja EXACT) ***
[   78.317812] *** tisp_init: ISP control register set to enable processing pipeline ***
[   78.317818] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   78.317824] *** tisp_init: REFERENCE DRIVER format register 0x10 = 0x133 ***
[   78.317831] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   78.317837] *** tisp_init: REFERENCE DRIVER register 0x30 = 0xffffffff ***
[   78.317843] *** SYSTEM_REG_WRITE: reg[0x24] = 0x1 (Binary Ninja EXACT) ***
[   78.317850] *** SYSTEM_REG_WRITE: reg[0x28] = 0x1 (Binary Ninja EXACT) ***
[   78.317860] *** CRITICAL: isp_irq_handle: IRQ 37 received, dev_id=8055c000 ***
[   78.325311] *** isp_irq_handle: IRQ 37 received, dev_id=8055c000 ***
[   78.325317] *** INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   78.333032] *** ISP CORE INTERRUPT HANDLER: IRQ 37 called, dev_id=8055c000 ***
[   78.340485] *** ISP CORE: Read interrupt status - interrupt_status=0x00000400 ***
[   78.348206] *** ISP CORE: Clearing legacy interrupt 0x00000400 to reg +0xb8 ***
[   78.355751] *** ISP CORE: After clearing - legacy=0x00000000 ***
[   78.361938] *** ISP CORE: About to process IRQ callbacks - interrupt_status=0x400 ***
[   78.370016] *** ISP CORE: ABOUT TO CALL callback[10] for bit 10 - callback=c0685bf0 ***
[   78.378280] *** ISP CORE: CALLING CALLBACK NOW - IF SYSTEM HANGS, THIS CALLBACK IS THE PROBLEM ***
[   78.387523] ae0_interrupt_static: Processing AE0 static interrupt
[   78.387529] *** AE0: Processing interrupt using register-based statistics (Binary Ninja MCP) ***
[   78.387535] ae0_interrupt_static: AE0 static interrupt processed
[   78.387542] *** ISP CORE: CALLBACK RETURNED SUCCESSFULLY - callback[10] returned 1 ***
[   78.395699] *** ISP CORE INTERRUPT PROCESSING COMPLETE - returning IRQ_HANDLED ***
[   78.440912] ISP isp-m0: [CSI PHY Control] write at offset 0x4: 0x7800438 -> 0x898058a (delta: 4430.000 ms)
[   78.440927] ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x1 -> 0x0 (delta: 4430.000 ms)
[   78.440944] ISP isp-m0: [CSI PHY Control] write at offset 0xb0: 0x0 -> 0x3fff (delta: 0.000 ms)
[   78.443074] ISP isp-m0: [Core Control] write at offset 0xb004: 0x7 -> 0xf001f001 (delta: 290.000 ms)
[   78.443085] ISP isp-m0: [Core Control] write at offset 0xb008: 0x0 -> 0x40404040 (delta: 290.000 ms)
[   78.494566] *** tisp_init: ISP data flow configured (input->processing->output) ***
[   78.494582] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   78.494589] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[   78.494595] *** tisp_init: ISP control mode set to 8 (streaming not active) ***
[   78.494602] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   78.494609] *** tisp_init: REFERENCE DRIVER final configuration - 0x804=0x1c, 0x1c=8, 0x800=1 ***
[   78.494616] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[   78.494622] *** tisp_init: ISP frame size configured - 1920x1080 (ACTUAL sensor image) ***
[   78.494629] *** SYSTEM_REG_WRITE: reg[0x8] = 0x1 (Binary Ninja EXACT) ***
[   78.494636] *** tisp_init: CRITICAL FIX - Bayer pattern configured: mbus=0x3001 -> pattern=1 (register 8) ***
[   78.494642] *** tisp_init: CONFIGURING RAW10 BAYER PROCESSING PIPELINE ***
[   78.494648] *** SYSTEM_REG_WRITE: reg[0x14] = 0x2b (Binary Ninja EXACT) ***
[   78.494655] *** SYSTEM_REG_WRITE: reg[0x18] = 0xa0a (Binary Ninja EXACT) ***
[   78.494662] *** SYSTEM_REG_WRITE: reg[0x40] = 0x1 (Binary Ninja EXACT) ***
[   78.494668] *** SYSTEM_REG_WRITE: reg[0x44] = 0x1 (Binary Ninja EXACT) ***
[   78.494674] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   78.494682] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x1000000 (Binary Ninja EXACT) ***
[   78.494688] *** SYSTEM_REG_WRITE: reg[0x5006] = 0x100 (Binary Ninja EXACT) ***
[   78.494697] *** SYSTEM_REG_WRITE: reg[0x5008] = 0x0 (Binary Ninja EXACT) ***
[   78.494704] *** SYSTEM_REG_WRITE: reg[0x500a] = 0x1000000 (Binary Ninja EXACT) ***
[   78.494711] *** SYSTEM_REG_WRITE: reg[0x500c] = 0x100 (Binary Ninja EXACT) ***
[   78.494718] *** SYSTEM_REG_WRITE: reg[0x5018] = 0x0 (Binary Ninja EXACT) ***
[   78.494724] *** SYSTEM_REG_WRITE: reg[0x501c] = 0x1 (Binary Ninja EXACT) ***
[   78.494731] *** SYSTEM_REG_WRITE: reg[0x5020] = 0x0 (Binary Ninja EXACT) ***
[   78.494736] *** CRITICAL FIX: CCM configured using EXACT Binary Ninja register addresses ***
[   78.494742] *** CCM registers 0x5004-0x5014 programmed with identity matrix ***
[   78.494748] *** This should eliminate green frames by enabling proper color processing ***
[   78.494754] *** SYSTEM_REG_WRITE: reg[0x200] = 0x4d (Binary Ninja EXACT) ***
[   78.494761] *** SYSTEM_REG_WRITE: reg[0x204] = 0x96 (Binary Ninja EXACT) ***
[   78.494768] *** SYSTEM_REG_WRITE: reg[0x208] = 0x1d (Binary Ninja EXACT) ***
[   78.494774] *** SYSTEM_REG_WRITE: reg[0x20c] = 0x70 (Binary Ninja EXACT) ***
[   78.494781] *** SYSTEM_REG_WRITE: reg[0x210] = 0x5a (Binary Ninja EXACT) ***
[   78.494787] *** SYSTEM_REG_WRITE: reg[0x214] = 0x80 (Binary Ninja EXACT) ***
[   78.494794] *** SYSTEM_REG_WRITE: reg[0x218] = 0x80 (Binary Ninja EXACT) ***
[   78.494800] *** SYSTEM_REG_WRITE: reg[0x21c] = 0x6a (Binary Ninja EXACT) ***
[   78.494807] *** SYSTEM_REG_WRITE: reg[0x220] = 0x16 (Binary Ninja EXACT) ***
[   78.494812] *** CRITICAL FIX: RGB to YUV conversion matrix configured properly ***
[   78.494818] *** tisp_init: RAW10 BAYER PROCESSING PIPELINE CONFIGURED ***
[   78.494824] *** tisp_init: Loading ISP tuning parameters from /etc/sensor/ ***
[   78.494829] *** tisp_init: Standard tuning parameters loaded successfully ***
[   78.494834] *** tisp_init: Custom tuning parameters loaded successfully ***
[   78.494840] tisp_set_csc_version: Setting CSC version 0
[   78.494847] *** SYSTEM_REG_WRITE: reg[0xc] = 0x80700008 (Binary Ninja EXACT) ***
[   78.494854] *** CRITICAL FIX: ISP bypass register set to EXACT reference value 0x80700008 - prevents hardware reset ***
[   78.494860] *** tisp_init: CONFIGURING ISP FOR NV12 OUTPUT FORMAT ***
[   78.494866] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   78.494873] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   78.494878] *** tisp_init: ISP configured for NV12 4:2:0 output format ***
[   78.494884] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   78.494890] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   78.494896] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x0 (Binary Ninja EXACT) ***
[   78.494902] *** tisp_init: ISP-VIC frame synchronization enabled ***
[   78.494908] *** SYSTEM_REG_WRITE: reg[0x6000] = 0x1 (Binary Ninja EXACT) ***
[   78.494915] *** SYSTEM_REG_WRITE: reg[0x6004] = 0x1 (Binary Ninja EXACT) ***
[   78.494920] *** tisp_init: ISP processing pipeline fully enabled ***
[   78.494927] *** SYSTEM_REG_WRITE: reg[0x7000] = 0x1 (Binary Ninja EXACT) ***
[   78.494934] *** SYSTEM_REG_WRITE: reg[0x7004] = 0x1 (Binary Ninja EXACT) ***
[   78.494939] *** tisp_init: ISP master processing enabled - pipeline should now work ***
[   78.494946] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   78.494952] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   78.494958] tisp_init: ISP memory buffers configured
[   78.494963] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   78.494970] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   78.494980] tiziano_ae_params_refresh: Refreshing AE parameters
[   78.494990] tiziano_ae_params_refresh: AE parameters refreshed
[   78.494996] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   78.495002] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   78.495008] tiziano_ae_para_addr: Setting up AE parameter addresses
[   78.495013] tiziano_ae_para_addr: AE parameter addresses configured
[   78.495020] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   78.495026] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   78.495033] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   78.495040] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   78.495047] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   78.495054] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
d[   78.495061] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   78.495068] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b75d814 (Binary Ninja EXACT) ***
[   78.495074] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   78.495082] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   78.495088] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   78.495095] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   78.495101] tiziano_ae_set_hardware_param: Parameters written to AE0
[   78.495107] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   78.495114] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   78.495120] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   78.495126] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   78.495133] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   78.495140] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   78.495146] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   78.495153] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   78.495159] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   78.495166] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   78.495172] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   78.495179] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   78.495185] tiziano_ae_set_hardware_param: Parameters written to AE1
[   78.495190] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   78.495198] *** system_irq_func_set: Registered handler c0685bf0 at index 10 ***
[   78.510838] ISP isp-m0: [CSI PHY Control] write at offset 0x4: 0x898058a -> 0x7800438 (delta: 70.000 ms)
[   78.510853] ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x0 -> 0x1 (delta: 70.000 ms)
[   78.514781] *** system_irq_func_set: Registered handler c0685d08 at index 27 ***
[   78.534991] *** system_irq_func_set: Registered handler c0685bf0 at index 26 ***
[   78.545069] *** system_irq_func_set: Registered handler c0685df0 at index 29 ***
[   78.565270] *** system_irq_func_set: Registered handler c0685d7c at index 28 ***
[   78.576713] *** system_irq_func_set: Registered handler c0685e64 at index 30 ***
[   78.595572] *** system_irq_func_set: Registered handler c0685eb8 at index 20 ***
[   78.608923] *** system_irq_func_set: Registered handler c0685f0c at index 18 ***
[   78.626008] *** system_irq_func_set: Registered handler c0685f60 at index 31 ***
[   78.643854] *** system_irq_func_set: Registered handler c0685fb4 at index 11 ***
[   78.658931] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   78.658953] tiziano_deflicker_expt: Generated 119 LUT entries
[   78.658960] tisp_event_set_cb: Setting callback for event 1
[   78.658967] tisp_event_set_cb: Event 1 callback set to c06857f0
[   78.658973] tisp_event_set_cb: Setting callback for event 6
[   78.658980] tisp_event_set_cb: Event 6 callback set to c0684d50
[   78.658985] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   78.658991] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   78.658999] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   78.659006] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   78.659013] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   78.659018] tiziano_awb_init: AWB hardware blocks enabled
[   78.659023] tiziano_gamma_init: Initializing Gamma processing
[   78.659029] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   78.659089] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   78.659094] tiziano_gib_init: Initializing GIB processing
[   78.659099] tiziano_lsc_init: Initializing LSC processing
[   78.659105] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   78.659111] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   78.659118] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   78.659125] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   78.659131] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   78.659189] tiziano_ccm_init: Initializing Color Correction Matrix
[   78.659194] tiziano_ccm_init: Using linear CCM parameters
[   78.659199] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   78.659206] jz_isp_ccm: EV=64, CT=9984
[   78.659213] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   78.659219] cm_control: saturation=128
[   78.659224] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   78.659230] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   78.659235] tiziano_ccm_init: CCM initialized successfully
[   78.659241] tiziano_dmsc_init: Initializing DMSC processing
[   78.659246] tiziano_sharpen_init: Initializing Sharpening
[   78.659251] tiziano_sharpen_init: Using linear sharpening parameters
[   78.659257] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   78.659263] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   78.659269] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   78.659296] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   78.659303] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   78.659308] tiziano_sharpen_init: Sharpening initialized successfully
[   78.659313] tiziano_sdns_init: Initializing SDNS processing
[   78.659321] tiziano_sdns_init: Using linear SDNS parameters
[   78.659327] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   78.659334] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   78.659339] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   78.659372] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   78.659379] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   78.659384] tiziano_sdns_init: SDNS processing initialized successfully
[   78.659391] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   78.659396] tiziano_mdns_init: Using linear MDNS parameters
[   78.659407] tiziano_mdns_init: MDNS processing initialized successfully
[   78.659411] tiziano_clm_init: Initializing CLM processing
[   78.659417] tiziano_dpc_init: Initializing DPC processing
[   78.659422] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   78.659428] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   78.659435] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   78.659441] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   78.659455] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   78.659462] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   78.659467] tiziano_hldc_init: Initializing HLDC processing
[   78.659474] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   78.659480] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   78.659487] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   78.659493] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   78.659501] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   78.659507] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   78.659514] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   78.659521] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   78.659528] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   78.659535] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   78.659541] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   78.659549] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   78.659555] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   78.659561] tiziano_adr_params_refresh: Refreshing ADR parametersm
[   78.659567] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   78.659572] tiziano_adr_params_init: Initializing ADR parameter arrays
[   78.659579] tisp_adr_set_params: Writing ADR parameters to registers
[   78.659611] tisp_adr_set_params: ADR parameters written to hardware
[   78.659617] tisp_event_set_cb: Setting callback for event 18
[   78.659623] tisp_event_set_cb: Event 18 callback set to c0685f0c
[   78.659629] tisp_event_set_cb: Setting callback for event 2
[   78.659635] tisp_event_set_cb: Event 2 callback set to c06849ec
[   78.659641] tiziano_adr_init: ADR processing initialized successfully
[   78.659647] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   78.659652] tiziano_bcsh_init: Initializing BCSH processing
[   78.659657] tiziano_ydns_init: Initializing YDNS processing
[   78.659663] tiziano_rdns_init: Initializing RDNS processing
[   78.659668] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[   78.659681] *** SYSTEM_REG_WRITE: reg[0xa02c] = 0x5f90000 (Binary Ninja EXACT) ***
[   78.659688] *** SYSTEM_REG_WRITE: reg[0xa030] = 0x5f91000 (Binary Ninja EXACT) ***
[   78.659695] *** SYSTEM_REG_WRITE: reg[0xa034] = 0x5f92000 (Binary Ninja EXACT) ***
[   78.659702] *** SYSTEM_REG_WRITE: reg[0xa038] = 0x5f93000 (Binary Ninja EXACT) ***
[   78.659709] *** SYSTEM_REG_WRITE: reg[0xa03c] = 0x5f94000 (Binary Ninja EXACT) ***
[   78.659715] *** SYSTEM_REG_WRITE: reg[0xa040] = 0x5f94800 (Binary Ninja EXACT) ***
[   78.659723] *** SYSTEM_REG_WRITE: reg[0xa044] = 0x5f95000 (Binary Ninja EXACT) ***
[   78.659729] *** SYSTEM_REG_WRITE: reg[0xa048] = 0x5f95800 (Binary Ninja EXACT) ***
[   78.659736] *** SYSTEM_REG_WRITE: reg[0xa04c] = 0x33 (Binary Ninja EXACT) ***
[   78.659742] *** tisp_init: AE0 buffer allocated at 0x05f90000 ***
[   78.659748] *** CRITICAL FIX: data_b2f3c initialized to 0x85f90000 (prevents stack corruption) ***
[   78.659757] *** SYSTEM_REG_WRITE: reg[0xa82c] = 0x5f98000 (Binary Ninja EXACT) ***
[   78.659763] *** SYSTEM_REG_WRITE: reg[0xa830] = 0x5f99000 (Binary Ninja EXACT) ***
[   78.659771] *** SYSTEM_REG_WRITE: reg[0xa834] = 0x5f9a000 (Binary Ninja EXACT) ***
[   78.659777] *** SYSTEM_REG_WRITE: reg[0xa838] = 0x5f9b000 (Binary Ninja EXACT) ***
[   78.659784] *** SYSTEM_REG_WRITE: reg[0xa83c] = 0x5f9c000 (Binary Ninja EXACT) ***
[   78.659791] *** SYSTEM_REG_WRITE: reg[0xa840] = 0x5f9c800 (Binary Ninja EXACT) ***
[   78.659798] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x5f9d000 (Binary Ninja EXACT) ***
[   78.659805] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x5f9d800 (Binary Ninja EXACT) ***
[   78.659812] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***
[   78.659818] *** tisp_init: AE1 buffer allocated at 0x05f98000 ***
[   78.659823] *** tisp_init: FINAL REGISTER SEQUENCE ***
[   78.659829] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   78.659836] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[   78.659842] *** tisp_init: Second ISP control mode set to 8 (streaming not active) ***
[   78.659849] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   78.659854] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[   78.659861] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   78.659870] tiziano_ae_params_refresh: Refreshing AE parameters
[   78.659880] tiziano_ae_params_refresh: AE parameters refreshed
[   78.659886] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   78.659892] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   78.659897] tiziano_ae_para_addr: Setting up AE parameter addresses
[   78.659903] tiziano_ae_para_addr: AE parameter addresses configured
[   78.659909] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   78.659916] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   78.659923] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   78.659929] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   78.659937] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   78.659943] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   78.659950] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   78.659957] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b75d814 (Binary Ninja EXACT) ***
[   78.659964] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   78.659971] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   78.659977] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   78.659985] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   78.659991] tiziano_ae_set_hardware_param: Parameters written to AE0
[   78.659997] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   78.660003] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   78.660009] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   78.660016] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   78.660023] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   78.660029] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   78.660036] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   78.660043] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   78.660049] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   78.660055] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   78.660062] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   78.660069] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   78.660075] tiziano_ae_set_hardware_param: Parameters written to AE1
[   78.660080] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   78.660087] *** system_irq_func_set: Registered handler c0685bf0 at index 10 ***
[   78.677900] *** system_irq_func_set: Registered handler c0685d08 at index 27 ***
[   78.698117] *** system_irq_func_set: Registered handler c0685bf0 at index 26 ***
[   78.708216] *** system_irq_func_set: Registered handler c0685df0 at index 29 ***
[   78.728439] *** system_irq_func_set: Registered handler c0685d7c at index 28 ***
[   78.738530] *** system_irq_func_set: Registered handler c0685e64 at index 30 ***
[   78.752963] ISP isp-m0: [Core Control] write at offset 0xb004: 0xf001f001 -> 0x7 (delta: 310.000 ms)
[   78.752977] ISP isp-m0: [Core Control] write at offset 0xb008: 0x40404040 -> 0x0 (delta: 310.000 ms)
[   78.756063] *** system_irq_func_set: Registered handler c0685eb8 at index 20 ***
[   78.773901] *** system_irq_func_set: Registered handler c0685f0c at index 18 ***
[   78.788925] *** system_irq_func_set: Registered handler c0685f60 at index 31 ***
[   78.803826] *** system_irq_func_set: Registered handler c0685fb4 at index 11 ***
[   78.818938] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   78.818960] tiziano_deflicker_expt: Generated 119 LUT entries
[   78.818967] tisp_event_set_cb: Setting callback for event 1
[   78.818975] tisp_event_set_cb: Event 1 callback set to c06857f0
[   78.818981] tisp_event_set_cb: Setting callback for event 6
[   78.818987] tisp_event_set_cb: Event 6 callback set to c0684d50
[   78.818993] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   78.818999] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   78.819005] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   78.819013] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   78.819020] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
	[   78.819025] tiziano_awb_init: AWB hardware blocks enabled
[   78.819031] tiziano_gamma_init: Initializing Gamma processing
[   78.819036] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   78.819095] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   78.819101] tiziano_gib_init: Initializing GIB processing
[   78.819106] tiziano_lsc_init: Initializing LSC processing
[   78.819111] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   78.819118] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   78.819125] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   78.819131] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   78.819137] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   78.819195] tiziano_ccm_init: Initializing Color Correction Matrix
[   78.819201] tiziano_ccm_init: Using linear CCM parameters
[   78.819206] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   78.819213] jz_isp_ccm: EV=64, CT=9984
[   78.819219] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   78.819225] cm_control: saturation=128
[   78.819230] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   78.819236] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   78.819241] tiziano_ccm_init: CCM initialized successfully
[   78.819247] tiziano_dmsc_init: Initializing DMSC processing
[   78.819252] tiziano_sharpen_init: Initializing Sharpening
[   78.819257] tiziano_sharpen_init: Using linear sharpening parameters
[   78.819263] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   78.819269] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   78.819275] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   78.819302] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   78.819309] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   78.819314] tiziano_sharpen_init: Sharpening initialized successfully
[   78.819319] tiziano_sdns_init: Initializing SDNS processing
[   78.819327] tiziano_sdns_init: Using linear SDNS parameters
[   78.819333] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   78.819340] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   78.819345] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   78.819378] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   78.819385] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   78.819391] tiziano_sdns_init: SDNS processing initialized successfully
[   78.819397] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   78.819402] tiziano_mdns_init: Using linear MDNS parameters
[   78.819413] tiziano_mdns_init: MDNS processing initialized successfully
[   78.819417] tiziano_clm_init: Initializing CLM processing
[   78.819423] tiziano_dpc_init: Initializing DPC processing
[   78.819428] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   78.819434] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   78.819441] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   78.819446] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   78.819461] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   78.819467] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   78.819473] tiziano_hldc_init: Initializing HLDC processing
[   78.819479] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   78.819486] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   78.819493] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   78.819499] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   78.819506] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   78.819513] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   78.819520] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   78.819527] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   78.819534] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   78.819541] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   78.819547] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   78.819554] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   78.819561] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   78.819567] tiziano_adr_params_refresh: Refreshing ADR parameters
[   78.819573] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   78.819578] tiziano_adr_params_init: Initializing ADR parameter arrays
[   78.819585] tisp_adr_set_params: Writing ADR parameters to registers
[   78.819617] tisp_adr_set_params: ADR parameters written to hardware
[   78.819623] tisp_event_set_cb: Setting callback for event 18
[   78.819629] tisp_event_set_cb: Event 18 callback set to c0685f0c
[   78.819635] tisp_event_set_cb: Setting callback for event 2
[   78.819641] tisp_event_set_cb: Event 2 callback set to c06849ec
[   78.819646] tiziano_adr_init: ADR processing initialized successfully
[   78.819653] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   78.819657] tiziano_bcsh_init: Initializing BCSH processing
[   78.819663] tiziano_ydns_init: Initializing YDNS processing
[   78.819668] tiziano_rdns_init: Initializing RDNS processing
[   78.819673] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   78.819679] tisp_event_init: Initializing ISP event system
[   78.819685] tisp_event_init: SAFE event system initialized with 20 nodes
[   78.819691] tisp_event_set_cb: Setting callback for event 4
[   78.819698] tisp_event_set_cb: Event 4 callback set to c0684a18
[   78.819703] tisp_event_set_cb: Setting callback for event 5
[   78.819710] tisp_event_set_cb: Event 5 callback set to c0684ee0
[   78.819715] tisp_event_set_cb: Setting callback for event 7
[   78.819721] tisp_event_set_cb: Event 7 callback set to c0684aac
[   78.819727] tisp_event_set_cb: Setting callback for event 9
[   78.819733] tisp_event_set_cb: Event 9 callback set to c0684b34
[   78.819739] tisp_event_set_cb: Setting callback for event 8
[   78.819745] tisp_event_set_cb: Event 8 callback set to c0684bf8
[   78.819751] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[   78.819757] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   78.819763] tisp_param_operate_init: Initializing parameter operations
[   78.819770] tisp_netlink_init: Initializing netlink communication
[   78.819775] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[   78.819806] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[   78.819819] tisp_netlink_init: Custom protocol failed, trying with nlcfg structure
[   78.819831] tisp_netlink_init: Failed to create netlink socket - continuing without netlink support
[   78.819837] tisp_netlink_init: ISP tuning parameters may not be available, but VIC interrupts should still work
[   78.819843] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   78.819849] tisp_code_create_tuning_node: Device already created, skipping
[   78.819855] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[   78.819861] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[   78.819867] *** ispcore_core_ops_init: Second tisp_init completed ***
[   78.819872] *** ispcore_core_ops_init: VIC state set to 3 (ACTIVE) - CORE READY FOR STREAMING ****** ispcore_core_ops_init: Core device is stateless - only VIC state matters ***
[   78.819881] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[   78.819889] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[   78.819894] *** ISP CORE: Hardware interrupt generation ENABLED ***
[   78.819900] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   78.819906] *** ispcore_core_ops_init: ISP Core hardware interrupts ENABLED - Frame sync should now work! ***
[   78.819910] ispcore_core_ops_init: Complete, result=0<6>[   78.819916] *** tx_isp_video_s_stream: Core init SUCCESS ***

[   78.819922] *** tx_isp_video_s_stream: Initializing Sensor subdev ***
[   78.819930] *** SENSOR_INIT: gc2053 enable=1 ***
[   78.819937] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   78.819943] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   78.819949] *** tx_isp_video_s_stream: Sensor init SUCCESS ***
[   78.819954] *** tx_isp_video_s_stream: All subdev initialization complete - proceeding with s_stream ***
[   78.819961] *** tx_isp_video_s_stream: Calling subdev[0]->ops->video->s_stream(1) ***
[   78.819968] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   78.819975] csi_video_s_stream: sd=85217c00, enable=1
[   78.819980] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   78.819988] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 805d5400 (name=gc2053) ***
[   78.819995] *** tx_isp_get_sensor: Found real sensor: 805d5400 ***
[   78.820001] csi_video_s_stream: Stream ON - CSI state set to 4
[   78.820006] *** tx_isp_video_s_stream: subdev[0] s_stream SUCCESS ***
[   78.820013] *** tx_isp_video_s_stream: Calling subdev[1]->ops->video->s_stream(1) ***
[   78.820020] *** vic_core_s_stream: BINARY NINJA EXACT - sd=8055a000, enable=1 ***
[   78.820026] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   78.820031] *** vic_core_s_stream: STREAM ON ***
[   78.820037] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   78.820043] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   78.820049] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   78.820056] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 805d5400 (name=gc2053) ***
[   78.820063] *** tx_isp_get_sensor: Found real sensor: 805d5400 ***
[   78.820069] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   78.820074] *** STREAMING: Configuring CPM registers for VIC access ***
[   78.848955] STREAMING: CPM clocks configured for VIC access
[   78.848969] *** tx_isp_vic_start: Writing CRITICAL interrupt-enabling registers from working commits ***
[   78.848975] *** tx_isp_vic_start: CRITICAL interrupt-enabling registers written (0x3130322a, 0x1, 0x200) ***
[   78.848982] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   78.848988] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   78.848995] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   78.849001] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   78.849007] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   78.849013] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   78.849021] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   78.849028] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   78.849035] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   78.849041] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   78.849047] *** VIC unlock: Commands written, checking VIC status register ***
[   78.849053] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   78.849059] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   78.849065] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   78.849071] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   78.849076] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   78.849082] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   78.849157] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   78.849165] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   78.849171] *** VIC REGISTER CONFIG: Writing VIC configuration registers (vic_start_ok=0) ***
[   78.849179] *** VIC REGISTER CONFIG: VIC configuration registers written (0xc=2, 0x10=0x07800438, 0x14=3840) ***
[   78.849187] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   78.849193] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   78.849200] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0xfffffffe ***
[   78.849206] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   78.849212] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   78.849218] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   78.849224] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   78.849231] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000000) ***
[   78.849236] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   78.849242] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   78.849248] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   78.849254] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   78.849260] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   78.849266] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   78.849272] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   78.849278] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   78.849285] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   78.849291] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   78.849299] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x00000001, 0x4=0x07800438 ***
[   78.849308] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000000 ***
[   78.849315] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   78.849321] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   78.849328] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[   78.849334] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   78.849340] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   78.849345] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   78.849351] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   78.849357] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[   78.849363] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[   78.849369] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   78.867793] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=8055c000 ***
[   78.888013] *** VIC IRQ: Got vic_dev=8055a000 ***
[   78.892897] *** VIC IRQ: Checking vic_dev validity: vic_dev=8055a000 ***
[   78.906251] *** VIC IRQ: About to access vic_dev->vic_regs ***
[   78.918939] *** VIC IRQ: Got vic_regs=b33e0000 ***
[   78.928924] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[   78.945716] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x1 -> 0x0 (delta: 4790.000 ms)
[   78.945731] ISP isp-w01: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x1 (delta: 0.000 ms)
[   78.945741] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x200 -> 0x630 (delta: 4790.000 ms)
[   78.947235] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[   78.956284] ISP isp-w02: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[   78.956297] ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x2 -> 0x1 (delta: 4950.000 ms)
[   78.956307] ISP isp-w02: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   78.956316] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x2 -> 0x0 (delta: 4950.000 ms)
[   78.956330] ISP isp-w02: [CSI PHY Control] write at offset 0x8c: 0x0 -> 0x1 (delta: 0.000 ms)
[   78.956345] ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x2c000 -> 0x1f40000 (delta: 4950.000 ms)
[   78.956355] ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x7800000 -> 0x780002b (delta: 4950.000 ms)
[   78.956371] ISP isp-w02: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0x1 (delta: 0.000 ms)
[   78.959284] ISP isp-csi: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[   78.959299] ISP isp-csi: [CSI PHY Control] write at offset 0x4: 0x0 -> 0xe3 (delta: 0.000 ms)
[   78.959308] ISP isp-csi: [CSI PHY Control] write at offset 0x8: 0x0 -> 0xa0 (delta: 0.000 ms)
[   78.959317] ISP isp-csi: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x83 (delta: 0.000 ms)
[   78.959327] ISP isp-csi: [CSI PHY Control] write at offset 0x10: 0x0 -> 0xfa (delta: 0.000 ms)
[   78.959336] ISP isp-csi: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x88 (delta: 0.000 ms)
[   78.959345] ISP isp-csi: [CSI PHY Control] write at offset 0x20: 0x0 -> 0x4e (delta: 0.000 ms)
[   78.959354] ISP isp-csi: [CSI PHY Control] write at offset 0x24: 0x0 -> 0xdd (delta: 0.000 ms)
[   78.959363] ISP isp-csi: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x84 (delta: 0.000 ms)
[   78.959373] ISP isp-csi: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x5e (delta: 0.000 ms)
[   78.959382] ISP isp-csi: [CSI PHY Control] write at offset 0x30: 0x0 -> 0xf0 (delta: 0.000 ms)
[   78.959391] ISP isp-csi: [CSI PHY Control] write at offset 0x34: 0x0 -> 0xc0 (delta: 0.000 ms)
[   78.959400] ISP isp-csi: [CSI PHY Control] write at offset 0x38: 0x0 -> 0x36 (delta: 0.000 ms)
[   78.959409] ISP isp-csi: [CSI PHY Control] write at offset 0x3c: 0x0 -> 0xdb (delta: 0.000 ms)
[   78.959419] ISP isp-csi: [CSI PHY Control] write at offset 0x40: 0x0 -> 0x3 (delta: 0.000 ms)
[   78.959427] ISP isp-csi: [CSI PHY Control] write at offset 0x44: 0x0 -> 0x80 (delta: 0.000 ms)
[   78.959437] ISP isp-csi: [CSI PHY Control] write at offset 0x48: 0x0 -> 0x10 (delta: 0.000 ms)
[   78.959446] ISP isp-csi: [CSI PHY Control] write at offset 0x54: 0x0 -> 0x3 (delta: 0.000 ms)
[   78.959455] ISP isp-csi: [CSI PHY Control] write at offset 0x58: 0x0 -> 0xff (delta: 0.000 ms)
[   78.959465] ISP isp-csi: [CSI PHY Control] write at offset 0x5c: 0x0 -> 0x42 (delta: 0.000 ms)
[   78.959473] ISP isp-csi: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x1 (delta: 0.000 ms)
[   78.959483] ISP isp-csi: [CSI PHY Control] write at offset 0x64: 0x0 -> 0xc0 (delta: 0.000 ms)
[   78.959492] ISP isp-csi: [CSI PHY Control] write at offset 0x68: 0x0 -> 0xc0 (delta: 0.000 ms)
[   78.959501] ISP isp-csi: [CSI PHY Control] write at offset 0x6c: 0x0 -> 0x78 (delta: 0.000 ms)
[   78.959510] ISP isp-csi: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x43 (delta: 0.000 ms)
[   78.959519] ISP isp-csi: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x33 (delta: 0.000 ms)
[   78.959529] ISP isp-csi: [CSI PHY Control] write at offset 0x80: 0x0 -> 0x1f (delta: 0.000 ms)
[   78.959538] ISP isp-csi: [CSI PHY Control] write at offset 0x88: 0x0 -> 0x61 (delta: 0.000 ms)
[   78.959551] ISP isp-csi: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x8a (delta: 0.000 ms)
[   78.959560] ISP isp-csi: [CSI PHY Config] write at offset 0x104: 0x0 -> 0x5 (delta: 0.000 ms)
[   78.959569] ISP isp-csi: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x40 (delta: 0.000 ms)
[   78.959579] ISP isp-csi: [CSI PHY Config] write at offset 0x110: 0x0 -> 0xb0 (delta: 0.000 ms)
[   78.959587] ISP isp-csi: [CSI PHY Config] write at offset 0x114: 0x0 -> 0xc5 (delta: 0.000 ms)
[   78.959597] ISP isp-csi: [CSI PHY Config] write at offset 0x118: 0x0 -> 0x3 (delta: 0.000 ms)
[   78.959606] ISP isp-csi: [CSI PHY Config] write at offset 0x11c: 0x0 -> 0x20 (delta: 0.000 ms)
[   78.959615] ISP isp-csi: [CSI PHY Config] write at offset 0x120: 0x0 -> 0xf (delta: 0.000 ms)
[   78.959624] ISP isp-csi: [CSI PHY Config] write at offset 0x124: 0x0 -> 0x48 (delta: 0.000 ms)
[   78.959633] ISP isp-csi: [CSI PHY Config] write at offset 0x128: 0x0 -> 0xf (delta: 0.000 ms)
[   78.959643] ISP isp-csi: [CSI PHY Config] write at offset 0x12c: 0x0 -> 0xf (delta: 0.000 ms)
[   78.959652] ISP isp-csi: [CSI PHY Config] write at offset 0x130: 0x0 -> 0x88 (delta: 0.000 ms)
[   78.959661] ISP isp-csi: [CSI PHY Config] write at offset 0x138: 0x0 -> 0x86 (delta: 0.000 ms)
[   78.959670] ISP isp-csi: [CSI PHY Config] write at offset 0x13c: 0x0 -> 0x10 (delta: 0.000 ms)
[   78.959679] ISP isp-csi: [CSI PHY Config] write at offset 0x140: 0x0 -> 0x4 (delta: 0.000 ms)
[   78.959689] ISP isp-csi: [CSI PHY Config] write at offset 0x144: 0x0 -> 0x1 (delta: 0.000 ms)
[   78.959697] ISP isp-csi: [CSI PHY Config] write at offset 0x148: 0x0 -> 0x32 (delta: 0.000 ms)
[   78.959707] ISP isp-csi: [CSI PHY Config] write at offset 0x14c: 0x0 -> 0x80 (delta: 0.000 ms)
[   78.959716] ISP isp-csi: [CSI PHY Config] write at offset 0x158: 0x0 -> 0x1 (delta: 0.000 ms)
[   78.959725] ISP isp-csi: [CSI PHY Config] write at offset 0x15c: 0x0 -> 0x60 (delta: 0.000 ms)
[   78.959735] ISP isp-csi: [CSI PHY Config] write at offset 0x160: 0x0 -> 0x1b (delta: 0.000 ms)
[   78.959744] ISP isp-csi: [CSI PHY Config] write at offset 0x164: 0x0 -> 0x18 (delta: 0.000 ms)
[   78.959753] ISP isp-csi: [CSI PHY Config] write at offset 0x168: 0x0 -> 0x7f (delta: 0.000 ms)
[   78.959763] ISP isp-csi: [CSI PHY Config] write at offset 0x16c: 0x0 -> 0x4b (delta: 0.000 ms)
[   78.959772] ISP isp-csi: [CSI PHY Config] write at offset 0x174: 0x0 -> 0x3 (delta: 0.000 ms)
[   78.959781] ISP isp-csi: [CSI PHY Config] write at offset 0x180: 0x0 -> 0x8a (delta: 0.000 ms)
[   78.959790] ISP isp-csi: [CSI PHY Config] write at offset 0x184: 0x0 -> 0x5 (delta: 0.000 ms)
[   78.959799] ISP isp-csi: [CSI PHY Config] write at offset 0x18c: 0x0 -> 0x40 (delta: 0.000 ms)
[   78.959809] ISP isp-csi: [CSI PHY Config] write at offset 0x190: 0x0 -> 0xb0 (delta: 0.000 ms)
[   78.959818] ISP isp-csi: [CSI PHY Config] write at offset 0x194: 0x0 -> 0xc5 (delta: 0.000 ms)
[   78.959827] ISP isp-csi: [CSI PHY Config] write at offset 0x198: 0x0 -> 0x3 (delta: 0.000 ms)
[   78.959836] ISP isp-csi: [CSI PHY Config] write at offset 0x19c: 0x0 -> 0x9 (delta: 0.000 ms)
[   78.959845] ISP isp-csi: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0xf (delta: 0.000 ms)
[   78.959855] ISP isp-csi: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x48 (delta: 0.000 ms)
[   78.959863] ISP isp-csi: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0xf (delta: 0.000 ms)
[   78.959873] ISP isp-csi: [CSI PHY Config] write at offset 0x1ac: 0x0 -> 0xf (delta: 0.000 ms)
[   78.959882] ISP isp-csi: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x88 (delta: 0.000 ms)
[   78.959891] ISP isp-csi: [CSI PHY Config] write at offset 0x1b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   78.959901] ISP isp-csi: [CSI PHY Config] write at offset 0x1bc: 0x0 -> 0x10 (delta: 0.000 ms)
[   78.959909] ISP isp-csi: [CSI PHY Config] write at offset 0x1c0: 0x0 -> 0x4 (delta: 0.000 ms)
[   78.959919] ISP isp-csi: [CSI PHY Config] write at offset 0x1c4: 0x0 -> 0x1 (delta: 0.000 ms)
[   78.959928] ISP isp-csi: [CSI PHY Config] write at offset 0x1c8: 0x0 -> 0x32 (delta: 0.000 ms)
[   78.959937] ISP isp-csi: [CSI PHY Config] write at offset 0x1cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   78.959947] ISP isp-csi: [CSI PHY Config] write at offset 0x1d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   78.959955] ISP isp-csi: [CSI PHY Config] write at offset 0x1dc: 0x0 -> 0x60 (delta: 0.000 ms)
[   78.959965] ISP isp-csi: [CSI PHY Config] write at offset 0x1e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   78.959974] ISP isp-csi: [CSI PHY Config] write at offset 0x1e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   78.959983] ISP isp-csi: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   78.959993] ISP isp-csi: [CSI PHY Config] write at offset 0x1ec: 0x0 -> 0x4b (delta: 0.000 ms)
[   78.960002] ISP isp-csi: [CSI PHY Config] write at offset 0x1f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   78.960011] ISP isp-csi: [CSI Lane Config] write at offset 0x200: 0x0 -> 0x8a (delta: 0.000 ms)
[   78.960021] ISP isp-csi: [CSI Lane Config] write at offset 0x204: 0x0 -> 0x5 (delta: 0.000 ms)
[   78.960030] ISP isp-csi: [CSI Lane Config] write at offset 0x20c: 0x0 -> 0x40 (delta: 0.000 ms)
[   78.960039] ISP isp-csi: [CSI Lane Config] write at offset 0x210: 0x0 -> 0xb0 (delta: 0.000 ms)
[   78.960048] ISP isp-csi: [CSI Lane Config] write at offset 0x214: 0x0 -> 0xc5 (delta: 0.000 ms)
[   78.960057] ISP isp-csi: [CSI Lane Config] write at offset 0x218: 0x0 -> 0x3 (delta: 0.000 ms)
[   78.960067] ISP isp-csi: [CSI Lane Config] write at offset 0x21c: 0x0 -> 0x9 (delta: 0.000 ms)
[   78.960076] ISP isp-csi: [CSI Lane Config] write at offset 0x220: 0x0 -> 0xf (delta: 0.000 ms)
[   78.960085] ISP isp-csi: [CSI Lane Config] write at offset 0x224: 0x0 -> 0x48 (delta: 0.000 ms)
[   78.960094] ISP isp-csi: [CSI Lane Config] write at offset 0x228: 0x0 -> 0xf (delta: 0.000 ms)
[   78.960103] ISP isp-csi: [CSI Lane Config] write at offset 0x22c: 0x0 -> 0xf (delta: 0.000 ms)
[   78.960113] ISP isp-csi: [CSI Lane Config] write at offset 0x230: 0x0 -> 0x88 (delta: 0.000 ms)
[   78.960122] ISP isp-csi: [CSI Lane Config] write at offset 0x238: 0x0 -> 0x86 (delta: 0.000 ms)
[   78.960131] ISP isp-csi: [CSI Lane Config] write at offset 0x23c: 0x0 -> 0x10 (delta: 0.000 ms)
[   78.960141] ISP isp-csi: [CSI Lane Config] write at offset 0x240: 0x0 -> 0x4 (delta: 0.000 ms)
[   78.960149] ISP isp-csi: [CSI Lane Config] write at offset 0x244: 0x0 -> 0x1 (delta: 0.000 ms)
[   78.960159] ISP isp-csi: [CSI Lane Config] write at offset 0x248: 0x0 -> 0x32 (delta: 0.000 ms)
[   78.960168] ISP isp-csi: [CSI Lane Config] write at offset 0x24c: 0x0 -> 0x80 (delta: 0.000 ms)
[   78.960177] ISP isp-csi: [CSI Lane Config] write at offset 0x258: 0x0 -> 0x1 (delta: 0.000 ms)
[   78.960187] ISP isp-csi: [CSI Lane Config] write at offset 0x25c: 0x0 -> 0x60 (delta: 0.000 ms)
[   78.960196] ISP isp-csi: [CSI Lane Config] write at offset 0x260: 0x0 -> 0x1b (delta: 0.000 ms)
[   78.960205] ISP isp-csi: [CSI Lane Config] write at offset 0x264: 0x0 -> 0x18 (delta: 0.000 ms)
[   78.960215] ISP isp-csi: [CSI Lane Config] write at offset 0x268: 0x0 -> 0x7f (delta: 0.000 ms)
[   78.960224] ISP isp-csi: [CSI Lane Config] write at offset 0x26c: 0x0 -> 0x4b (delta: 0.000 ms)
[   78.960233] ISP isp-csi: [CSI Lane Config] write at offset 0x274: 0x0 -> 0x3 (delta: 0.000 ms)
[   78.960243] ISP isp-csi: [CSI Lane Config] write at offset 0x280: 0x0 -> 0x8a (delta: 0.000 ms)
[   78.960252] ISP isp-csi: [CSI Lane Config] write at offset 0x284: 0x0 -> 0x5 (delta: 0.000 ms)
[   78.960261] ISP isp-csi: [CSI Lane Config] write at offset 0x28c: 0x0 -> 0x40 (delta: 0.000 ms)
[   78.960270] ISP isp-csi: [CSI Lane Config] write at offset 0x290: 0x0 -> 0xb0 (delta: 0.000 ms)
[   78.960279] ISP isp-csi: [CSI Lane Config] write at offset 0x294: 0x0 -> 0xc5 (delta: 0.000 ms)
[   78.960289] ISP isp-csi: [CSI Lane Config] write at offset 0x298: 0x0 -> 0x3 (delta: 0.000 ms)
[   78.960298] ISP isp-csi: [CSI Lane Config] write at offset 0x29c: 0x0 -> 0x9 (delta: 0.000 ms)
[   78.960307] ISP isp-csi: [CSI Lane Config] write at offset 0x2a0: 0x0 -> 0xf (delta: 0.000 ms)
[   78.960316] ISP isp-csi: [CSI Lane Config] write at offset 0x2a4: 0x0 -> 0x48 (delta: 0.000 ms)
[   78.960325] ISP isp-csi: [CSI Lane Config] write at offset 0x2a8: 0x0 -> 0xf (delta: 0.000 ms)
[   78.960335] ISP isp-csi: [CSI Lane Config] write at offset 0x2ac: 0x0 -> 0xf (delta: 0.000 ms)
[   78.960344] ISP isp-csi: [CSI Lane Config] write at offset 0x2b0: 0x0 -> 0x88 (delta: 0.000 ms)
[   78.960353] ISP isp-csi: [CSI Lane Config] write at offset 0x2b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   78.960363] ISP isp-csi: [CSI Lane Config] write at offset 0x2bc: 0x0 -> 0x10 (delta: 0.000 ms)
[   78.960371] ISP isp-csi: [CSI Lane Config] write at offset 0x2c0: 0x0 -> 0x4 (delta: 0.000 ms)
[   78.960381] ISP isp-csi: [CSI Lane Config] write at offset 0x2c4: 0x0 -> 0x1 (delta: 0.000 ms)
[   78.960390] ISP isp-csi: [CSI Lane Config] write at offset 0x2c8: 0x0 -> 0x32 (delta: 0.000 ms)
[   78.960399] ISP isp-csi: [CSI Lane Config] write at offset 0x2cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   78.960409] ISP isp-csi: [CSI Lane Config] write at offset 0x2d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   78.960418] ISP isp-csi: [CSI Lane Config] write at offset 0x2dc: 0x0 -> 0x60 (delta: 0.000 ms)
[   78.960427] ISP isp-csi: [CSI Lane Config] write at offset 0x2e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   78.960436] ISP isp-csi: [CSI Lane Config] write at offset 0x2e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   78.960445] ISP isp-csi: [CSI Lane Config] write at offset 0x2e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   78.960455] ISP isp-csi: [CSI Lane Config] write at offset 0x2ec: 0x0 -> 0x4b (delta: 0.000 ms)
[   78.960464] ISP isp-csi: [CSI Lane Config] write at offset 0x2f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   78.963674] *** VIC IRQ: About to read VIC registers at b33e0000 ***
---- FPGA board is ready ----
  Board UID : 30AB6E51
  Board HW ID : 72000460
  Board rev.  : 5DE5A975
  Board date  : 20190326
-----------------------------
root@ing-wyze-cam3-a000 ~# dmesg 
[   78.659657] tiziano_ydns_init: Initializing YDNS processing
[   78.659663] tiziano_rdns_init: Initializing RDNS processing
[   78.659668] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[   78.659681] *** SYSTEM_REG_WRITE: reg[0xa02c] = 0x5f90000 (Binary Ninja EXACT) ***
[   78.659688] *** SYSTEM_REG_WRITE: reg[0xa030] = 0x5f91000 (Binary Ninja EXACT) ***
[   78.659695] *** SYSTEM_REG_WRITE: reg[0xa034] = 0x5f92000 (Binary Ninja EXACT) ***
[   78.659702] *** SYSTEM_REG_WRITE: reg[0xa038] = 0x5f93000 (Binary Ninja EXACT) ***
[   78.659709] *** SYSTEM_REG_WRITE: reg[0xa03c] = 0x5f94000 (Binary Ninja EXACT) ***
[   78.659715] *** SYSTEM_REG_WRITE: reg[0xa040] = 0x5f94800 (Binary Ninja EXACT) ***
[   78.659723] *** SYSTEM_REG_WRITE: reg[0xa044] = 0x5f95000 (Binary Ninja EXACT) ***
[   78.659729] *** SYSTEM_REG_WRITE: reg[0xa048] = 0x5f95800 (Binary Ninja EXACT) ***
[   78.659736] *** SYSTEM_REG_WRITE: reg[0xa04c] = 0x33 (Binary Ninja EXACT) ***
[   78.659742] *** tisp_init: AE0 buffer allocated at 0x05f90000 ***
[   78.659748] *** CRITICAL FIX: data_b2f3c initialized to 0x85f90000 (prevents stack corruption) ***
[   78.659757] *** SYSTEM_REG_WRITE: reg[0xa82c] = 0x5f98000 (Binary Ninja EXACT) ***
[   78.659763] *** SYSTEM_REG_WRITE: reg[0xa830] = 0x5f99000 (Binary Ninja EXACT) ***
[   78.659771] *** SYSTEM_REG_WRITE: reg[0xa834] = 0x5f9a000 (Binary Ninja EXACT) ***
[   78.659777] *** SYSTEM_REG_WRITE: reg[0xa838] = 0x5f9b000 (Binary Ninja EXACT) ***
[   78.659784] *** SYSTEM_REG_WRITE: reg[0xa83c] = 0x5f9c000 (Binary Ninja EXACT) ***
[   78.659791] *** SYSTEM_REG_WRITE: reg[0xa840] = 0x5f9c800 (Binary Ninja EXACT) ***
[   78.659798] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x5f9d000 (Binary Ninja EXACT) ***
[   78.659805] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x5f9d800 (Binary Ninja EXACT) ***
[   78.659812] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***
[   78.659818] *** tisp_init: AE1 buffer allocated at 0x05f98000 ***
[   78.659823] *** tisp_init: FINAL REGISTER SEQUENCE ***
[   78.659829] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   78.659836] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[   78.659842] *** tisp_init: Second ISP control mode set to 8 (streaming not active) ***
[   78.659849] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   78.659854] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[   78.659861] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   78.659870] tiziano_ae_params_refresh: Refreshing AE parameters
[   78.659880] tiziano_ae_params_refresh: AE parameters refreshed
[   78.659886] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   78.659892] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   78.659897] tiziano_ae_para_addr: Setting up AE parameter addresses
[   78.659903] tiziano_ae_para_addr: AE parameter addresses configured
[   78.659909] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   78.659916] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   78.659923] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   78.659929] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   78.659937] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   78.659943] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   78.659950] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   78.659957] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b75d814 (Binary Ninja EXACT) ***
[   78.659964] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   78.659971] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   78.659977] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   78.659985] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   78.659991] tiziano_ae_set_hardware_param: Parameters written to AE0
[   78.659997] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   78.660003] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   78.660009] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   78.660016] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   78.660023] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   78.660029] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   78.660036] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   78.660043] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   78.660049] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   78.660055] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   78.660062] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   78.660069] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   78.660075] tiziano_ae_set_hardware_param: Parameters written to AE1
[   78.660080] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   78.660087] *** system_irq_func_set: Registered handler c0685bf0 at index 10 ***
[   78.677900] *** system_irq_func_set: Registered handler c0685d08 at index 27 ***
[   78.698117] *** system_irq_func_set: Registered handler c0685bf0 at index 26 ***
[   78.708216] *** system_irq_func_set: Registered handler c0685df0 at index 29 ***
[   78.728439] *** system_irq_func_set: Registered handler c0685d7c at index 28 ***
[   78.738530] *** system_irq_func_set: Registered handler c0685e64 at index 30 ***
[   78.752963] ISP isp-m0: [Core Control] write at offset 0xb004: 0xf001f001 -> 0x7 (delta: 310.000 ms)
[   78.752977] ISP isp-m0: [Core Control] write at offset 0xb008: 0x40404040 -> 0x0 (delta: 310.000 ms)
[   78.756063] *** system_irq_func_set: Registered handler c0685eb8 at index 20 ***
[   78.773901] *** system_irq_func_set: Registered handler c0685f0c at index 18 ***
[   78.788925] *** system_irq_func_set: Registered handler c0685f60 at index 31 ***
[   78.803826] *** system_irq_func_set: Registered handler c0685fb4 at index 11 ***
[   78.818938] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   78.818960] tiziano_deflicker_expt: Generated 119 LUT entries
[   78.818967] tisp_event_set_cb: Setting callback for event 1
[   78.818975] tisp_event_set_cb: Event 1 callback set to c06857f0
[   78.818981] tisp_event_set_cb: Setting callback for event 6
[   78.818987] tisp_event_set_cb: Event 6 callback set to c0684d50
[   78.818993] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   78.818999] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   78.819005] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   78.819013] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   78.819020] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   78.819025] tiziano_awb_init: AWB hardware blocks enabled
[   78.819031] tiziano_gamma_init: Initializing Gamma processing
[   78.819036] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   78.819095] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   78.819101] tiziano_gib_init: Initializing GIB processing
[   78.819106] tiziano_lsc_init: Initializing LSC processing
[   78.819111] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   78.819118] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   78.819125] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   78.819131] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   78.819137] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   78.819195] tiziano_ccm_init: Initializing Color Correction Matrix
[   78.819201] tiziano_ccm_init: Using linear CCM parameters
[   78.819206] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   78.819213] jz_isp_ccm: EV=64, CT=9984
[   78.819219] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   78.819225] cm_control: saturation=128
[   78.819230] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   78.819236] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   78.819241] tiziano_ccm_init: CCM initialized successfully
[   78.819247] tiziano_dmsc_init: Initializing DMSC processing
[   78.819252] tiziano_sharpen_init: Initializing Sharpening
[   78.819257] tiziano_sharpen_init: Using linear sharpening parameters
[   78.819263] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   78.819269] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   78.819275] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   78.819302] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   78.819309] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   78.819314] tiziano_sharpen_init: Sharpening initialized successfully
[   78.819319] tiziano_sdns_init: Initializing SDNS processing
[   78.819327] tiziano_sdns_init: Using linear SDNS parameters
[   78.819333] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   78.819340] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   78.819345] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   78.819378] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   78.819385] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   78.819391] tiziano_sdns_init: SDNS processing initialized successfully
[   78.819397] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   78.819402] tiziano_mdns_init: Using linear MDNS parameters
[   78.819413] tiziano_mdns_init: MDNS processing initialized successfully
[   78.819417] tiziano_clm_init: Initializing CLM processing
[   78.819423] tiziano_dpc_init: Initializing DPC processing
[   78.819428] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   78.819434] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   78.819441] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   78.819446] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   78.819461] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   78.819467] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   78.819473] tiziano_hldc_init: Initializing HLDC processing
[   78.819479] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   78.819486] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   78.819493] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   78.819499] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   78.819506] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   78.819513] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   78.819520] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   78.819527] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   78.819534] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   78.819541] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   78.819547] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   78.819554] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   78.819561] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   78.819567] tiziano_adr_params_refresh: Refreshing ADR parameters
[   78.819573] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   78.819578] tiziano_adr_params_init: Initializing ADR parameter arrays
[   78.819585] tisp_adr_set_params: Writing ADR parameters to registers
[   78.819617] tisp_adr_set_params: ADR parameters written to hardware
[   78.819623] tisp_event_set_cb: Setting callback for event 18
[   78.819629] tisp_event_set_cb: Event 18 callback set to c0685f0c
[   78.819635] tisp_event_set_cb: Setting callback for event 2
[   78.819641] tisp_event_set_cb: Event 2 callback set to c06849ec
[   78.819646] tiziano_adr_init: ADR processing initialized successfully
[   78.819653] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   78.819657] tiziano_bcsh_init: Initializing BCSH processing
[   78.819663] tiziano_ydns_init: Initializing YDNS processing
[   78.819668] tiziano_rdns_init: Initializing RDNS processing
[   78.819673] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   78.819679] tisp_event_init: Initializing ISP event system
[   78.819685] tisp_event_init: SAFE event system initialized with 20 nodes
[   78.819691] tisp_event_set_cb: Setting callback for event 4
[   78.819698] tisp_event_set_cb: Event 4 callback set to c0684a18
[   78.819703] tisp_event_set_cb: Setting callback for event 5
[   78.819710] tisp_event_set_cb: Event 5 callback set to c0684ee0
[   78.819715] tisp_event_set_cb: Setting callback for event 7
[   78.819721] tisp_event_set_cb: Event 7 callback set to c0684aac
[   78.819727] tisp_event_set_cb: Setting callback for event 9
[   78.819733] tisp_event_set_cb: Event 9 callback set to c0684b34
[   78.819739] tisp_event_set_cb: Setting callback for event 8
[   78.819745] tisp_event_set_cb: Event 8 callback set to c0684bf8
[   78.819751] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[   78.819757] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   78.819763] tisp_param_operate_init: Initializing parameter operations
[   78.819770] tisp_netlink_init: Initializing netlink communication
[   78.819775] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[   78.819806] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[   78.819819] tisp_netlink_init: Custom protocol failed, trying with nlcfg structure
[   78.819831] tisp_netlink_init: Failed to create netlink socket - continuing without netlink support
[   78.819837] tisp_netlink_init: ISP tuning parameters may not be available, but VIC interrupts should still work
[   78.819843] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   78.819849] tisp_code_create_tuning_node: Device already created, skipping
[   78.819855] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[   78.819861] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[   78.819867] *** ispcore_core_ops_init: Second tisp_init completed ***
d[   78.819872] *** ispcore_core_ops_init: VIC state set to 3 (ACTIVE) - CORE READY FOR STREAMING ****** ispcore_core_ops_init: Core device is stateless - only VIC state matters ***
[   78.819881] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[   78.819889] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[   78.819894] *** ISP CORE: Hardware interrupt generation ENABLED ***
[   78.819900] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   78.819906] *** ispcore_core_ops_init: ISP Core hardware interrupts ENABLED - Frame sync should now work! ***
[   78.819910] ispcore_core_ops_init: Complete, result=0<6>[   78.819916] *** tx_isp_video_s_stream: Core init SUCCESS ***
[   78.819922] *** tx_isp_video_s_stream: Initializing Sensor subdev ***
[   78.819930] *** SENSOR_INIT: gc2053 enable=1 ***
[   78.819937] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   78.819943] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   78.819949] *** tx_isp_video_s_stream: Sensor init SUCCESS ***
[   78.819954] *** tx_isp_video_s_stream: All subdev initialization complete - proceeding with s_stream ***
[   78.819961] *** tx_isp_video_s_stream: Calling subdev[0]->ops->video->s_stream(1) ***
[   78.819968] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   78.819975] csi_video_s_stream: sd=85217c00, enable=1
[   78.819980] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   78.819988] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 805d5400 (name=gc2053) ***
[   78.819995] *** tx_isp_get_sensor: Found real sensor: 805d5400 ***
[   78.820001] csi_video_s_stream: Stream ON - CSI state set to 4
[   78.820006] *** tx_isp_video_s_stream: subdev[0] s_stream SUCCESS ***
[   78.820013] *** tx_isp_video_s_stream: Calling subdev[1]->ops->video->s_stream(1) ***
[   78.820020] *** vic_core_s_stream: BINARY NINJA EXACT - sd=8055a000, enable=1 ***
[   78.820026] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   78.820031] *** vic_core_s_stream: STREAM ON ***
[   78.820037] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   78.820043] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   78.820049] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   78.820056] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 805d5400 (name=gc2053) ***
[   78.820063] *** tx_isp_get_sensor: Found real sensor: 805d5400 ***
[   78.820069] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   78.820074] *** STREAMING: Configuring CPM registers for VIC access ***
[   78.848955] STREAMING: CPM clocks configured for VIC access
[   78.848969] *** tx_isp_vic_start: Writing CRITICAL interrupt-enabling registers from working commits ***
[   78.848975] *** tx_isp_vic_start: CRITICAL interrupt-enabling registers written (0x3130322a, 0x1, 0x200) ***
[   78.848982] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   78.848988] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   78.848995] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   78.849001] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   78.849007] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   78.849013] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   78.849021] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   78.849028] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   78.849035] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
m[   78.849041] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   78.849047] *** VIC unlock: Commands written, checking VIC status register ***
[   78.849053] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   78.849059] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   78.849065] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   78.849071] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   78.849076] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   78.849082] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   78.849157] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   78.849165] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   78.849171] *** VIC REGISTER CONFIG: Writing VIC configuration registers (vic_start_ok=0) ***
[   78.849179] *** VIC REGISTER CONFIG: VIC configuration registers written (0xc=2, 0x10=0x07800438, 0x14=3840) ***
[   78.849187] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   78.849193] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   78.849200] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0xfffffffe ***
[   78.849206] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   78.849212] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   78.849218] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   78.849224] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   78.849231] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000000) ***
[   78.849236] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   78.849242] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   78.849248] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   78.849254] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   78.849260] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   78.849266] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   78.849272] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   78.849278] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   78.849285] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   78.849291] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   78.849299] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x00000001, 0x4=0x07800438 ***
[   78.849308] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000000 ***
[   78.849315] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   78.849321] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   78.849328] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[   78.849334] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   78.849340] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   78.849345] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
	[   78.849351] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   78.849357] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[   78.849363] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[   78.849369] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   78.867793] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=8055c000 ***
[   78.888013] *** VIC IRQ: Got vic_dev=8055a000 ***
[   78.892897] *** VIC IRQ: Checking vic_dev validity: vic_dev=8055a000 ***
[   78.906251] *** VIC IRQ: About to access vic_dev->vic_regs ***
[   78.918939] *** VIC IRQ: Got vic_regs=b33e0000 ***
[   78.928924] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[   78.945716] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x1 -> 0x0 (delta: 4790.000 ms)
[   78.945731] ISP isp-w01: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x1 (delta: 0.000 ms)
[   78.945741] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x200 -> 0x630 (delta: 4790.000 ms)
[   78.947235] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[   78.956284] ISP isp-w02: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[   78.956297] ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x2 -> 0x1 (delta: 4950.000 ms)
[   78.956307] ISP isp-w02: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   78.956316] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x2 -> 0x0 (delta: 4950.000 ms)
[   78.956330] ISP isp-w02: [CSI PHY Control] write at offset 0x8c: 0x0 -> 0x1 (delta: 0.000 ms)
[   78.956345] ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x2c000 -> 0x1f40000 (delta: 4950.000 ms)
[   78.956355] ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x7800000 -> 0x780002b (delta: 4950.000 ms)
[   78.956371] ISP isp-w02: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0x1 (delta: 0.000 ms)
[   78.959284] ISP isp-csi: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[   78.959299] ISP isp-csi: [CSI PHY Control] write at offset 0x4: 0x0 -> 0xe3 (delta: 0.000 ms)
[   78.959308] ISP isp-csi: [CSI PHY Control] write at offset 0x8: 0x0 -> 0xa0 (delta: 0.000 ms)
[   78.959317] ISP isp-csi: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x83 (delta: 0.000 ms)
[   78.959327] ISP isp-csi: [CSI PHY Control] write at offset 0x10: 0x0 -> 0xfa (delta: 0.000 ms)
[   78.959336] ISP isp-csi: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x88 (delta: 0.000 ms)
[   78.959345] ISP isp-csi: [CSI PHY Control] write at offset 0x20: 0x0 -> 0x4e (delta: 0.000 ms)
[   78.959354] ISP isp-csi: [CSI PHY Control] write at offset 0x24: 0x0 -> 0xdd (delta: 0.000 ms)
[   78.959363] ISP isp-csi: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x84 (delta: 0.000 ms)
[   78.959373] ISP isp-csi: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x5e (delta: 0.000 ms)
[   78.959382] ISP isp-csi: [CSI PHY Control] write at offset 0x30: 0x0 -> 0xf0 (delta: 0.000 ms)
[   78.959391] ISP isp-csi: [CSI PHY Control] write at offset 0x34: 0x0 -> 0xc0 (delta: 0.000 ms)
[   78.959400] ISP isp-csi: [CSI PHY Control] write at offset 0x38: 0x0 -> 0x36 (delta: 0.000 ms)
[   78.959409] ISP isp-csi: [CSI PHY Control] write at offset 0x3c: 0x0 -> 0xdb (delta: 0.000 ms)
[   78.959419] ISP isp-csi: [CSI PHY Control] write at offset 0x40: 0x0 -> 0x3 (delta: 0.000 ms)
[   78.959427] ISP isp-csi: [CSI PHY Control] write at offset 0x44: 0x0 -> 0x80 (delta: 0.000 ms)
[   78.959437] ISP isp-csi: [CSI PHY Control] write at offset 0x48: 0x0 -> 0x10 (delta: 0.000 ms)
[   78.959446] ISP isp-csi: [CSI PHY Control] write at offset 0x54: 0x0 -> 0x3 (delta: 0.000 ms)
[   78.959455] ISP isp-csi: [CSI PHY Control] write at offset 0x58: 0x0 -> 0xff (delta: 0.000 ms)
[   78.959465] ISP isp-csi: [CSI PHY Control] write at offset 0x5c: 0x0 -> 0x42 (delta: 0.000 ms)
[   78.959473] ISP isp-csi: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x1 (delta: 0.000 ms)
[   78.959483] ISP isp-csi: [CSI PHY Control] write at offset 0x64: 0x0 -> 0xc0 (delta: 0.000 ms)
[   78.959492] ISP isp-csi: [CSI PHY Control] write at offset 0x68: 0x0 -> 0xc0 (delta: 0.000 ms)
[   78.959501] ISP isp-csi: [CSI PHY Control] write at offset 0x6c: 0x0 -> 0x78 (delta: 0.000 ms)
[   78.959510] ISP isp-csi: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x43 (delta: 0.000 ms)
[   78.959519] ISP isp-csi: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x33 (delta: 0.000 ms)
[   78.959529] ISP isp-csi: [CSI PHY Control] write at offset 0x80: 0x0 -> 0x1f (delta: 0.000 ms)
[   78.959538] ISP isp-csi: [CSI PHY Control] write at offset 0x88: 0x0 -> 0x61 (delta: 0.000 ms)
[   78.959551] ISP isp-csi: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x8a (delta: 0.000 ms)
[   78.959560] ISP isp-csi: [CSI PHY Config] write at offset 0x104: 0x0 -> 0x5 (delta: 0.000 ms)
[   78.959569] ISP isp-csi: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x40 (delta: 0.000 ms)
[   78.959579] ISP isp-csi: [CSI PHY Config] write at offset 0x110: 0x0 -> 0xb0 (delta: 0.000 ms)
[   78.959587] ISP isp-csi: [CSI PHY Config] write at offset 0x114: 0x0 -> 0xc5 (delta: 0.000 ms)
[   78.959597] ISP isp-csi: [CSI PHY Config] write at offset 0x118: 0x0 -> 0x3 (delta: 0.000 ms)
[   78.959606] ISP isp-csi: [CSI PHY Config] write at offset 0x11c: 0x0 -> 0x20 (delta: 0.000 ms)
[   78.959615] ISP isp-csi: [CSI PHY Config] write at offset 0x120: 0x0 -> 0xf (delta: 0.000 ms)
[   78.959624] ISP isp-csi: [CSI PHY Config] write at offset 0x124: 0x0 -> 0x48 (delta: 0.000 ms)
[   78.959633] ISP isp-csi: [CSI PHY Config] write at offset 0x128: 0x0 -> 0xf (delta: 0.000 ms)
[   78.959643] ISP isp-csi: [CSI PHY Config] write at offset 0x12c: 0x0 -> 0xf (delta: 0.000 ms)
[   78.959652] ISP isp-csi: [CSI PHY Config] write at offset 0x130: 0x0 -> 0x88 (delta: 0.000 ms)
[   78.959661] ISP isp-csi: [CSI PHY Config] write at offset 0x138: 0x0 -> 0x86 (delta: 0.000 ms)
[   78.959670] ISP isp-csi: [CSI PHY Config] write at offset 0x13c: 0x0 -> 0x10 (delta: 0.000 ms)
[   78.959679] ISP isp-csi: [CSI PHY Config] write at offset 0x140: 0x0 -> 0x4 (delta: 0.000 ms)
[   78.959689] ISP isp-csi: [CSI PHY Config] write at offset 0x144: 0x0 -> 0x1 (delta: 0.000 ms)
[   78.959697] ISP isp-csi: [CSI PHY Config] write at offset 0x148: 0x0 -> 0x32 (delta: 0.000 ms)
[   78.959707] ISP isp-csi: [CSI PHY Config] write at offset 0x14c: 0x0 -> 0x80 (delta: 0.000 ms)
[   78.959716] ISP isp-csi: [CSI PHY Config] write at offset 0x158: 0x0 -> 0x1 (delta: 0.000 ms)
[   78.959725] ISP isp-csi: [CSI PHY Config] write at offset 0x15c: 0x0 -> 0x60 (delta: 0.000 ms)
[   78.959735] ISP isp-csi: [CSI PHY Config] write at offset 0x160: 0x0 -> 0x1b (delta: 0.000 ms)
[   78.959744] ISP isp-csi: [CSI PHY Config] write at offset 0x164: 0x0 -> 0x18 (delta: 0.000 ms)
[   78.959753] ISP isp-csi: [CSI PHY Config] write at offset 0x168: 0x0 -> 0x7f (delta: 0.000 ms)
[   78.959763] ISP isp-csi: [CSI PHY Config] write at offset 0x16c: 0x0 -> 0x4b (delta: 0.000 ms)
[   78.959772] ISP isp-csi: [CSI PHY Config] write at offset 0x174: 0x0 -> 0x3 (delta: 0.000 ms)
[   78.959781] ISP isp-csi: [CSI PHY Config] write at offset 0x180: 0x0 -> 0x8a (delta: 0.000 ms)
[   78.959790] ISP isp-csi: [CSI PHY Config] write at offset 0x184: 0x0 -> 0x5 (delta: 0.000 ms)
[   78.959799] ISP isp-csi: [CSI PHY Config] write at offset 0x18c: 0x0 -> 0x40 (delta: 0.000 ms)
[   78.959809] ISP isp-csi: [CSI PHY Config] write at offset 0x190: 0x0 -> 0xb0 (delta: 0.000 ms)
[   78.959818] ISP isp-csi: [CSI PHY Config] write at offset 0x194: 0x0 -> 0xc5 (delta: 0.000 ms)
[   78.959827] ISP isp-csi: [CSI PHY Config] write at offset 0x198: 0x0 -> 0x3 (delta: 0.000 ms)
[   78.959836] ISP isp-csi: [CSI PHY Config] write at offset 0x19c: 0x0 -> 0x9 (delta: 0.000 ms)

[   78.959845] ISP isp-csi: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0xf (delta: 0.000 ms)
[   78.959855] ISP isp-csi: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x48 (delta: 0.000 ms)
[   78.959863] ISP isp-csi: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0xf (delta: 0.000 ms)
[   78.959873] ISP isp-csi: [CSI PHY Config] write at offset 0x1ac: 0x0 -> 0xf (delta: 0.000 ms)
[   78.959882] ISP isp-csi: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x88 (delta: 0.000 ms)
[   78.959891] ISP isp-csi: [CSI PHY Config] write at offset 0x1b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   78.959901] ISP isp-csi: [CSI PHY Config] write at offset 0x1bc: 0x0 -> 0x10 (delta: 0.000 ms)
[   78.959909] ISP isp-csi: [CSI PHY Config] write at offset 0x1c0: 0x0 -> 0x4 (delta: 0.000 ms)
[   78.959919] ISP isp-csi: [CSI PHY Config] write at offset 0x1c4: 0x0 -> 0x1 (delta: 0.000 ms)
[   78.959928] ISP isp-csi: [CSI PHY Config] write at offset 0x1c8: 0x0 -> 0x32 (delta: 0.000 ms)
[   78.959937] ISP isp-csi: [CSI PHY Config] write at offset 0x1cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   78.959947] ISP isp-csi: [CSI PHY Config] write at offset 0x1d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   78.959955] ISP isp-csi: [CSI PHY Config] write at offset 0x1dc: 0x0 -> 0x60 (delta: 0.000 ms)
[   78.959965] ISP isp-csi: [CSI PHY Config] write at offset 0x1e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   78.959974] ISP isp-csi: [CSI PHY Config] write at offset 0x1e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   78.959983] ISP isp-csi: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   78.959993] ISP isp-csi: [CSI PHY Config] write at offset 0x1ec: 0x0 -> 0x4b (delta: 0.000 ms)
[   78.960002] ISP isp-csi: [CSI PHY Config] write at offset 0x1f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   78.960011] ISP isp-csi: [CSI Lane Config] write at offset 0x200: 0x0 -> 0x8a (delta: 0.000 ms)
[   78.960021] ISP isp-csi: [CSI Lane Config] write at offset 0x204: 0x0 -> 0x5 (delta: 0.000 ms)
[   78.960030] ISP isp-csi: [CSI Lane Config] write at offset 0x20c: 0x0 -> 0x40 (delta: 0.000 ms)
[   78.960039] ISP isp-csi: [CSI Lane Config] write at offset 0x210: 0x0 -> 0xb0 (delta: 0.000 ms)
[   78.960048] ISP isp-csi: [CSI Lane Config] write at offset 0x214: 0x0 -> 0xc5 (delta: 0.000 ms)
[   78.960057] ISP isp-csi: [CSI Lane Config] write at offset 0x218: 0x0 -> 0x3 (delta: 0.000 ms)
[   78.960067] ISP isp-csi: [CSI Lane Config] write at offset 0x21c: 0x0 -> 0x9 (delta: 0.000 ms)
[   78.960076] ISP isp-csi: [CSI Lane Config] write at offset 0x220: 0x0 -> 0xf (delta: 0.000 ms)
[   78.960085] ISP isp-csi: [CSI Lane Config] write at offset 0x224: 0x0 -> 0x48 (delta: 0.000 ms)
[   78.960094] ISP isp-csi: [CSI Lane Config] write at offset 0x228: 0x0 -> 0xf (delta: 0.000 ms)
[   78.960103] ISP isp-csi: [CSI Lane Config] write at offset 0x22c: 0x0 -> 0xf (delta: 0.000 ms)
[   78.960113] ISP isp-csi: [CSI Lane Config] write at offset 0x230: 0x0 -> 0x88 (delta: 0.000 ms)
[   78.960122] ISP isp-csi: [CSI Lane Config] write at offset 0x238: 0x0 -> 0x86 (delta: 0.000 ms)
[   78.960131] ISP isp-csi: [CSI Lane Config] write at offset 0x23c: 0x0 -> 0x10 (delta: 0.000 ms)
[   78.960141] ISP isp-csi: [CSI Lane Config] write at offset 0x240: 0x0 -> 0x4 (delta: 0.000 ms)
[   78.960149] ISP isp-csi: [CSI Lane Config] write at offset 0x244: 0x0 -> 0x1 (delta: 0.000 ms)
[   78.960159] ISP isp-csi: [CSI Lane Config] write at offset 0x248: 0x0 -> 0x32 (delta: 0.000 ms)
[   78.960168] ISP isp-csi: [CSI Lane Config] write at offset 0x24c: 0x0 -> 0x80 (delta: 0.000 ms)
[   78.960177] ISP isp-csi: [CSI Lane Config] write at offset 0x258: 0x0 -> 0x1 (delta: 0.000 ms)
[   78.960187] ISP isp-csi: [CSI Lane Config] write at offset 0x25c: 0x0 -> 0x60 (delta: 0.000 ms)
[   78.960196] ISP isp-csi: [CSI Lane Config] write at offset 0x260: 0x0 -> 0x1b (delta: 0.000 ms)
[   78.960205] ISP isp-csi: [CSI Lane Config] write at offset 0x264: 0x0 -> 0x18 (delta: 0.000 ms)
[   78.960215] ISP isp-csi: [CSI Lane Config] write at offset 0x268: 0x0 -> 0x7f (delta: 0.000 ms)
[   78.960224] ISP isp-csi: [CSI Lane Config] write at offset 0x26c: 0x0 -> 0x4b (delta: 0.000 ms)
[   78.960233] ISP isp-csi: [CSI Lane Config] write at offset 0x274: 0x0 -> 0x3 (delta: 0.000 ms)
[   78.960243] ISP isp-csi: [CSI Lane Config] write at offset 0x280: 0x0 -> 0x8a (delta: 0.000 ms)
[   78.960252] ISP isp-csi: [CSI Lane Config] write at offset 0x284: 0x0 -> 0x5 (delta: 0.000 ms)
[   78.960261] ISP isp-csi: [CSI Lane Config] write at offset 0x28c: 0x0 -> 0x40 (delta: 0.000 ms)
[   78.960270] ISP isp-csi: [CSI Lane Config] write at offset 0x290: 0x0 -> 0xb0 (delta: 0.000 ms)
[   78.960279] ISP isp-csi: [CSI Lane Config] write at offset 0x294: 0x0 -> 0xc5 (delta: 0.000 ms)
[   78.960289] ISP isp-csi: [CSI Lane Config] write at offset 0x298: 0x0 -> 0x3 (delta: 0.000 ms)
[   78.960298] ISP isp-csi: [CSI Lane Config] write at offset 0x29c: 0x0 -> 0x9 (delta: 0.000 ms)
[   78.960307] ISP isp-csi: [CSI Lane Config] write at offset 0x2a0: 0x0 -> 0xf (delta: 0.000 ms)
[   78.960316] ISP isp-csi: [CSI Lane Config] write at offset 0x2a4: 0x0 -> 0x48 (delta: 0.000 ms)
[   78.960325] ISP isp-csi: [CSI Lane Config] write at offset 0x2a8: 0x0 -> 0xf (delta: 0.000 ms)
[   78.960335] ISP isp-csi: [CSI Lane Config] write at offset 0x2ac: 0x0 -> 0xf (delta: 0.000 ms)
[   78.960344] ISP isp-csi: [CSI Lane Config] write at offset 0x2b0: 0x0 -> 0x88 (delta: 0.000 ms)
[   78.960353] ISP isp-csi: [CSI Lane Config] write at offset 0x2b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   78.960363] ISP isp-csi: [CSI Lane Config] write at offset 0x2bc: 0x0 -> 0x10 (delta: 0.000 ms)
[   78.960371] ISP isp-csi: [CSI Lane Config] write at offset 0x2c0: 0x0 -> 0x4 (delta: 0.000 ms)
[   78.960381] ISP isp-csi: [CSI Lane Config] write at offset 0x2c4: 0x0 -> 0x1 (delta: 0.000 ms)
[   78.960390] ISP isp-csi: [CSI Lane Config] write at offset 0x2c8: 0x0 -> 0x32 (delta: 0.000 ms)
[   78.960399] ISP isp-csi: [CSI Lane Config] write at offset 0x2cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   78.960409] ISP isp-csi: [CSI Lane Config] write at offset 0x2d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   78.960418] ISP isp-csi: [CSI Lane Config] write at offset 0x2dc: 0x0 -> 0x60 (delta: 0.000 ms)
[   78.960427] ISP isp-csi: [CSI Lane Config] write at offset 0x2e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   78.960436] ISP isp-csi: [CSI Lane Config] write at offset 0x2e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   78.960445] ISP isp-csi: [CSI Lane Config] write at offset 0x2e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   78.960455] ISP isp-csi: [CSI Lane Config] write at offset 0x2ec: 0x0 -> 0x4b (delta: 0.000 ms)
[   78.960464] ISP isp-csi: [CSI Lane Config] write at offset 0x2f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   78.963674] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[   78.988941] *** VIC IRQ: About to read reg 0x1e8 ***
[   78.994121] *** VIC IRQ: Read reg 0x1e8 = 0xfffffffe ***
[   79.004237] *** VIC IRQ: About to read reg 0x1e0 ***
[   79.014344] *** VIC IRQ: Read reg 0x1e0 = 0x0 ***
[   79.024455] *** VIC IRQ: Calculated v1_7 = 0x0 ***
[   79.034555] *** VIC IRQ: Read v1_10 = 0x0 ***
[   79.044664] *** VIC IRQ: About to write v1_7=0x0 to reg 0x1f0 ***
[   79.054747] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 ***
[   79.068915] *** VIC IRQ: Register writes completed ***
[   79.074237] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[   79.097697] *** VIC IRQ: vic_start_ok=1, v1_7=0x0, v1_10=0x0 ***
[   79.108931] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[   79.125647] *** VIC IRQ COMPLETE: Processed v1_7=0x0, v1_10=0x0 - returning IRQ_HANDLED ***
[   79.145832] *** VIC TEST 1: Manual interrupt handler returned 1 ***
[   79.145843] *** VIC TEST 2: Calling vic_framedone_irq_function directly ***
[   79.145851] *** VIC FRAME DONE: Frame completion signaled ***
[   79.145857] *** VIC TEST 2: Manual frame done function returned -1066702868 ***
[   79.145863] *** VIC MANUAL INTERRUPT TEST: If these tests work, the issue is hardware interrupt generation ***
[   79.145870] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   79.145877] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   79.145885] ispvic_frame_channel_qbuf: arg1=8055a000, arg2=  (null)
[   79.145891] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   79.145897] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   79.145903] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   79.145910] ispvic_frame_channel_s_stream: arg1=8055a000, arg2=1
[   79.145916] ispvic_frame_channel_s_stream: s0 (vic_dev) = 8055a000
[   79.145923] ispvic_frame_channel_s_stream[2490]: streamon
[   79.145929] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   79.145935] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   79.145941] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   79.145947] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   79.145953] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   79.145960] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   79.145965] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   79.145973] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   79.145979] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   79.145985] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   79.145990] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   79.145996] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   79.146003] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   79.146010] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   79.146017] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   79.146025] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   79.146033] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   79.146041] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   79.146047] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   79.146053] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   79.146059] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   79.146065] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   79.146071] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   79.146077] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   79.146083] ispvic_frame_channel_qbuf: arg1=8055a000, arg2=  (null)
[   79.146089] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   79.146100] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e8]=0x00000000 (UNMASK-ALL)***
[   79.146108] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000000 (unchanged stride) ***
[   79.146170] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e8]=0x00000000 ***
[   79.146181] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   79.146188] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   79.146197] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   79.146203] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   79.146209] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   79.146215] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[   79.146222] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 (expect 0) ***
[   79.147230] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   79.147235] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   79.147241] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   79.147247] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   79.147253] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   79.147258] tx_vic_enable_irq: VIC interrupts already enabled
[   79.147263] *** tx_vic_enable_irq: completed successfully ***
[   79.208524] ISP isp-w02: [CSI PHY Config] write at offset 0x1e8: 0xfffffffe -> 0x0 (delta: 5050.000 ms)
[   79.555678] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[   79.555690] *** vic_core_s_stream: VIC state transition 3 â 4 (STREAMING) ***
[   79.555697] *** vic_core_s_stream: VIC initialized, final state=4 ***
[   79.555704] *** tx_isp_video_s_stream: subdev[1] s_stream SUCCESS ***
[   79.555711] *** tx_isp_video_s_stream: Calling subdev[2]->ops->video->s_stream(1) ***
[   79.555719] *** vin_s_stream: SAFE implementation - sd=84cf2a00, enable=1 ***
[   79.555726] vin_s_stream: VIN state = 3, enable = 1
[   79.555732] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   79.555741] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 805d5400 (name=gc2053) ***
[   79.555748] *** tx_isp_get_sensor: Found real sensor: 805d5400 ***
[   79.555754] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   79.555760] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   79.555766] *** tx_isp_video_s_stream: subdev[2] s_stream SUCCESS ***
[   79.555772] *** tx_isp_video_s_stream: Calling subdev[4]->ops->video->s_stream(1) ***
[   79.555780] gc2053: s_stream called with enable=1
[   79.555787] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   79.555794] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   79.555800] gc2053: About to write streaming registers for interface 1
[   79.555806] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   79.555816] sensor_write: reg=0xfe val=0x00, client=857d5c00, adapter=i2c0, addr=0x37
[   79.556135] sensor_write: reg=0xfe val=0x00 SUCCESS
[   79.556142] sensor_write_array: reg[1] 0xfe=0x00 OK
[   79.556151] sensor_write: reg=0x3e val=0x91, client=857d5c00, adapter=i2c0, addr=0x37
[   79.556469] sensor_write: reg=0x3e val=0x91 SUCCESS
[   79.556476] sensor_write_array: reg[2] 0x3e=0x91 OK
[   79.556483] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   79.556490] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   79.556496] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   79.556502] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   79.556508] *** tx_isp_video_s_stream: subdev[4] s_stream SUCCESS ***
[   79.556514] *** tx_isp_video_s_stream: Calling subdev[5]->ops->video->s_stream(1) ***
[   79.556520] gc2053: s_stream called with enable=1
[   79.556527] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   79.556533] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   79.556539] gc2053: About to write streaming registers for interface 1
[   79.556545] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   79.556554] sensor_write: reg=0xfe val=0x00, client=857d5c00, adapter=i2c0, addr=0x37
[   79.556868] sensor_write: reg=0xfe val=0x00 SUCCESS
[   79.556875] sensor_write_array: reg[1] 0xfe=0x00 OK
[   79.556884] sensor_write: reg=0x3e val=0x91, client=857d5c00, adapter=i2c0, addr=0x37
[   79.557197] sensor_write: reg=0x3e val=0x91 SUCCESS
[   79.557204] sensor_write_array: reg[2] 0x3e=0x91 OK
[   79.557210] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   79.557217] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   79.557223] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   79.557229] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   79.557235] *** tx_isp_video_s_stream: subdev[5] s_stream SUCCESS ***
[   79.557241] *** VIC POST-SENSOR REASSERT: re-applying routing/mask after sensor stream-on ***
[   79.561814] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x30 (delta: 610.000 ms)
[   79.561848] ISP isp-w02: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0xfffffffe (delta: 360.000 ms)
[   79.602551] *** VIC POST-SENSOR REASSERT: No status bits asserted in 20ms window ***
[   79.602596] ISP IOCTL: cmd=0x800456d0 arg=0x7ff7e3e0
[   79.602604] TX_ISP_VIDEO_LINK_SETUP: config=0
[   79.602610] TX_ISP_VIDEO_LINK_SETUP: Link config unchanged (0)
[   79.602617] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   79.602624] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   79.602630] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   79.602637] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   79.602644] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   79.602651] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   79.602658] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   79.602664] csi_video_s_stream: sd=85217c00, enable=1
[   79.602670] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   79.602680] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 805d5400 (name=gc2053) ***
[   79.602686] *** tx_isp_get_sensor: Found real sensor: 805d5400 ***
[   79.602692] csi_video_s_stream: Stream ON - CSI state set to 4
[   79.602700] *** vic_core_s_stream: BINARY NINJA EXACT - sd=8055a000, enable=1 ***
[   79.602706] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   79.602711] *** vic_core_s_stream: STREAM ON ***
[   79.602716] *** vic_core_s_stream: EXACT Binary Ninja - State=4, no action needed ***
[   79.602724] *** vin_s_stream: SAFE implementation - sd=84cf2a00, enable=1 ***
[   79.602730] vin_s_stream: VIN state = 4, enable = 1
[   79.602736] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   79.602743] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 805d5400 (name=gc2053) ***
[   79.602750] *** tx_isp_get_sensor: Found real sensor: 805d5400 ***
[   79.602755] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   79.602761] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   79.602768] gc2053: s_stream called with enable=1
[   79.602776] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   79.602782] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   79.602788] gc2053: About to write streaming registers for interface 1
[   79.602794] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   79.602804] sensor_write: reg=0xfe val=0x00, client=857d5c00, adapter=i2c0, addr=0x37
[   79.603126] sensor_write: reg=0xfe val=0x00 SUCCESS
[   79.603133] sensor_write_array: reg[1] 0xfe=0x00 OK
[   79.603142] sensor_write: reg=0x3e val=0x91, client=857d5c00, adapter=i2c0, addr=0x37
[   79.608949] sensor_write: reg=0x3e val=0x91 SUCCESS
[   79.608962] sensor_write_array: reg[2] 0x3e=0x91 OK
[   79.608969] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   79.608977] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   79.608984] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   79.608990] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   79.608997] gc2053: s_stream called with enable=1
[   79.609004] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   79.609010] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   79.609016] gc2053: About to write streaming registers for interface 1
[   79.609022] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   79.609032] sensor_write: reg=0xfe val=0x00, client=857d5c00, adapter=i2c0, addr=0x37
[   79.609348] sensor_write: reg=0xfe val=0x00 SUCCESS
[   79.609356] sensor_write_array: reg[1] 0xfe=0x00 OK
[   79.609364] sensor_write: reg=0x3e val=0x91, client=857d5c00, adapter=i2c0, addr=0x37
[   79.609676] sensor_write: reg=0x3e val=0x91 SUCCESS
[   79.609683] sensor_write_array: reg[2] 0x3e=0x91 OK
[   79.609689] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   79.609696] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   79.609702] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   79.609708] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   79.814875] ISP M0 device open called from pid 2561
[   79.814910] *** REFERENCE DRIVER IMPLEMENTATION ***
[   79.814918] ISP M0 tuning buffer allocated: 85fc8000 (size=0x500c, aligned)
[   79.814924] tisp_par_ioctl global variable set: 85fc8000
[   79.814977] isp_core_tunning_unlocked_ioctl: Auto-initializing tuning for V4L2 control (one-time)
[   79.814984] isp_core_tunning_unlocked_ioctl: Initializing tuning data structure
[   79.814990] isp_core_tuning_init: Initializing tuning data structure
[   79.815010] isp_core_tuning_init: Tuning data structure initialized at 82220000
[   79.815017] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   79.815023] *** SAFE: mode_flag properly initialized using struct member access ***
[   79.815030] isp_core_tunning_unlocked_ioctl: Tuning data allocated at 82220000
[   79.815035] *** BINARY NINJA REFERENCE: Skipping auto-initialization - no hardware reset during tuning setup ***
[   79.815041] isp_core_tunning_unlocked_ioctl: ISP tuning auto-enabled for V4L2 controls (permanent)
[   79.815048] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   79.815055] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   79.815061] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   79.815067] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   79.815072] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   79.815096] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   79.815104] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980900
[   79.815110] CRITICAL: Cannot access brightness field - PREVENTS BadVA CRASH
[   79.815118] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   79.815124] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980902
[   79.815130] CRITICAL: Cannot access saturation field at 82220024 - PREVENTING BadVA CRASH
[   79.815484] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   79.815497] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   79.815504] Set control: cmd=0x980901 value=128
[   79.815564] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   79.815573] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   79.815580] Set control: cmd=0x98091b value=128
[   79.815635] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   79.815643] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   79.815650] Set control: cmd=0x980902 value=128
[   79.815656] tisp_bcsh_saturation: saturation=128
[   79.815684] tiziano_bcsh_update: Updating BCSH parameters
[   79.815692]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   79.815698] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   79.815760] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   79.815769] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   79.815776] Set control: cmd=0x980900 value=128
[   79.815850] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   79.815859] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   79.815865] Set control: cmd=0x980901 value=128
[   79.815923] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   79.815932] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   79.815938] Set control: cmd=0x98091b value=128
[   79.815994] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   79.816002] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   79.816008] Set control: cmd=0x980902 value=128
[   79.816014] tisp_bcsh_saturation: saturation=128
[   79.816019] tiziano_bcsh_update: Updating BCSH parameters
[   79.816026]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   79.816032] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   79.816088] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   79.816096] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   79.816103] Set control: cmd=0x980900 value=128
[   79.816165] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   79.816173] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   79.816179] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   79.816240] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   79.816248] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   79.816254] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   79.818719] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   79.818732] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980914 value=0
[   79.818739] Set control: cmd=0x980914 value=0
[   79.818954] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   79.818964] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980915 value=0
[   79.818970] Set control: cmd=0x980915 value=0
[   79.819115] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   79.819126] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   79.819132] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   79.819282] ISP IOCTL: cmd=0x800456d3 arg=0x0
[   79.819293] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=0 ***
[   79.819300] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   79.819308] csi_video_s_stream: sd=85217c00, enable=0
[   79.819314] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   79.819322] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 805d5400 (name=gc2053) ***
[   79.819329] *** tx_isp_get_sensor: Found real sensor: 805d5400 ***
[   79.819335] csi_video_s_stream: Stream OFF - CSI state set to 3
[   79.819342] *** vic_core_s_stream: BINARY NINJA EXACT - sd=8055a000, enable=0 ***
[   79.819349] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   79.819354] *** vic_core_s_stream: STREAM OFF ***
[   79.819359] vic_core_s_stream: Stream OFF - state 4 -> 3
[   79.819366] *** vin_s_stream: SAFE implementation - sd=84cf2a00, enable=0 ***
[   79.819373] vin_s_stream: VIN state = 4, enable = 0
[   79.819378] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   79.819386] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 805d5400 (name=gc2053) ***
[   79.819392] *** tx_isp_get_sensor: Found real sensor: 805d5400 ***
[   79.819398] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   79.819404] vin_s_stream: VIN state set to 3 (SAFE implementation)
[   79.819411] gc2053: s_stream called with enable=0
[   79.819418] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   79.819425] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   79.819430] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   79.819440] sensor_write: reg=0xfe val=0x00, client=857d5c00, adapter=i2c0, addr=0x37
[   79.819762] sensor_write: reg=0xfe val=0x00 SUCCESS
[   79.819770] sensor_write_array: reg[1] 0xfe=0x00 OK
[   79.819778] sensor_write: reg=0x3e val=0x00, client=857d5c00, adapter=i2c0, addr=0x37
[   79.823803] sensor_write: reg=0x3e val=0x00 SUCCESS
[   79.823816] sensor_write_array: reg[2] 0x3e=0x00 OK
[   79.823822] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   79.823830] gc2053: Sensor hardware streaming stopped
[   79.823838] gc2053: s_stream called with enable=0
[   79.823844] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   79.823850] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   79.823856] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   79.823866] sensor_write: reg=0xfe val=0x00, client=857d5c00, adapter=i2c0, addr=0x37
[   79.824205] sensor_write: reg=0xfe val=0x00 SUCCESS
[   79.824213] sensor_write_array: reg[1] 0xfe=0x00 OK
[   79.824222] sensor_write: reg=0x3e val=0x00, client=857d5c00, adapter=i2c0, addr=0x37
[   79.824534] sensor_write: reg=0x3e val=0x00 SUCCESS
[   79.824541] sensor_write_array: reg[2] 0x3e=0x00 OK
[   79.824548] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   79.824553] gc2053: Sensor hardware streaming stopped
[   79.824568] ISP IOCTL: cmd=0x800456d1 arg=0x7ff7e3e0
[   79.824576] tx_isp_video_link_destroy: Destroying links for config 0
[   79.824584] tx_isp_video_link_destroy: All links destroyed, config reset to -1
[   79.824593] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   79.824600] isp_core_tunning_unlocked_ioctl: Set control cmd=0x8000164 value=1
[   79.824608] Set control: cmd=0x8000164 value=1
[   79.824615] ISP IOCTL: cmd=0x800456d0 arg=0x7ff7e3e0
[   79.824621] TX_ISP_VIDEO_LINK_SETUP: config=0
[   79.824627] TX_ISP_VIDEO_LINK_SETUP: Link config changed from -1 to 0
[   79.824633] TX_ISP_VIDEO_LINK_SETUP: Link config updated to 0
[   79.824640] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   79.824646] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   79.824652] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   79.824659] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   79.824666] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   79.824672] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   79.824678] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   79.824685] csi_video_s_stream: sd=85217c00, enable=1
[   79.824691] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   79.824699] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 805d5400 (name=gc2053) ***
[   79.824706] *** tx_isp_get_sensor: Found real sensor: 805d5400 ***
[   79.824711] csi_video_s_stream: Stream ON - CSI state set to 4
[   79.824718] *** vic_core_s_stream: BINARY NINJA EXACT - sd=8055a000, enable=1 ***
[   79.824725] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   79.824730] *** vic_core_s_stream: STREAM ON ***
[   79.824736] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   79.824742] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   79.824748] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   79.824755] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 805d5400 (name=gc2053) ***
[   79.824761] *** tx_isp_get_sensor: Found real sensor: 805d5400 ***
[   79.824767] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   79.824773] *** STREAMING: Configuring CPM registers for VIC access ***
[   79.824894] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   79.824904] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   79.824910] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   79.824916] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   79.824922] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
root@ing-wyze-cam3-a000 ~# dmesg 
[   78.848982] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   78.848988] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   78.848995] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   78.849001] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   78.849007] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   78.849013] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   78.849021] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   78.849028] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   78.849035] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   78.849041] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   78.849047] *** VIC unlock: Commands written, checking VIC status register ***
[   78.849053] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   78.849059] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   78.849065] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   78.849071] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   78.849076] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   78.849082] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   78.849157] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   78.849165] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   78.849171] *** VIC REGISTER CONFIG: Writing VIC configuration registers (vic_start_ok=0) ***
[   78.849179] *** VIC REGISTER CONFIG: VIC configuration registers written (0xc=2, 0x10=0x07800438, 0x14=3840) ***
[   78.849187] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   78.849193] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   78.849200] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0xfffffffe ***
[   78.849206] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   78.849212] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   78.849218] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   78.849224] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   78.849231] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000000) ***
[   78.849236] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   78.849242] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   78.849248] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   78.849254] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   78.849260] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   78.849266] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   78.849272] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   78.849278] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   78.849285] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   78.849291] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   78.849299] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x00000001, 0x4=0x07800438 ***
[   78.849308] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000000 ***
[   78.849315] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   78.849321] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   78.849328] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[   78.849334] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   78.849340] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   78.849345] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   78.849351] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   78.849357] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[   78.849363] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[   78.849369] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   78.867793] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=8055c000 ***
[   78.888013] *** VIC IRQ: Got vic_dev=8055a000 ***
[   78.892897] *** VIC IRQ: Checking vic_dev validity: vic_dev=8055a000 ***
[   78.906251] *** VIC IRQ: About to access vic_dev->vic_regs ***
[   78.918939] *** VIC IRQ: Got vic_regs=b33e0000 ***
[   78.928924] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[   78.945716] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x1 -> 0x0 (delta: 4790.000 ms)
[   78.945731] ISP isp-w01: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x1 (delta: 0.000 ms)
[   78.945741] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x200 -> 0x630 (delta: 4790.000 ms)
[   78.947235] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[   78.956284] ISP isp-w02: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[   78.956297] ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x2 -> 0x1 (delta: 4950.000 ms)
[   78.956307] ISP isp-w02: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   78.956316] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x2 -> 0x0 (delta: 4950.000 ms)
[   78.956330] ISP isp-w02: [CSI PHY Control] write at offset 0x8c: 0x0 -> 0x1 (delta: 0.000 ms)
[   78.956345] ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x2c000 -> 0x1f40000 (delta: 4950.000 ms)
[   78.956355] ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x7800000 -> 0x780002b (delta: 4950.000 ms)
[   78.956371] ISP isp-w02: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0x1 (delta: 0.000 ms)
[   78.959284] ISP isp-csi: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[   78.959299] ISP isp-csi: [CSI PHY Control] write at offset 0x4: 0x0 -> 0xe3 (delta: 0.000 ms)
[   78.959308] ISP isp-csi: [CSI PHY Control] write at offset 0x8: 0x0 -> 0xa0 (delta: 0.000 ms)
[   78.959317] ISP isp-csi: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x83 (delta: 0.000 ms)
[   78.959327] ISP isp-csi: [CSI PHY Control] write at offset 0x10: 0x0 -> 0xfa (delta: 0.000 ms)
[   78.959336] ISP isp-csi: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x88 (delta: 0.000 ms)
[   78.959345] ISP isp-csi: [CSI PHY Control] write at offset 0x20: 0x0 -> 0x4e (delta: 0.000 ms)
[   78.959354] ISP isp-csi: [CSI PHY Control] write at offset 0x24: 0x0 -> 0xdd (delta: 0.000 ms)
[   78.959363] ISP isp-csi: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x84 (delta: 0.000 ms)
[   78.959373] ISP isp-csi: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x5e (delta: 0.000 ms)
[   78.959382] ISP isp-csi: [CSI PHY Control] write at offset 0x30: 0x0 -> 0xf0 (delta: 0.000 ms)
[   78.959391] ISP isp-csi: [CSI PHY Control] write at offset 0x34: 0x0 -> 0xc0 (delta: 0.000 ms)
[   78.959400] ISP isp-csi: [CSI PHY Control] write at offset 0x38: 0x0 -> 0x36 (delta: 0.000 ms)
[   78.959409] ISP isp-csi: [CSI PHY Control] write at offset 0x3c: 0x0 -> 0xdb (delta: 0.000 ms)
[   78.959419] ISP isp-csi: [CSI PHY Control] write at offset 0x40: 0x0 -> 0x3 (delta: 0.000 ms)
[   78.959427] ISP isp-csi: [CSI PHY Control] write at offset 0x44: 0x0 -> 0x80 (delta: 0.000 ms)
[   78.959437] ISP isp-csi: [CSI PHY Control] write at offset 0x48: 0x0 -> 0x10 (delta: 0.000 ms)
[   78.959446] ISP isp-csi: [CSI PHY Control] write at offset 0x54: 0x0 -> 0x3 (delta: 0.000 ms)
[   78.959455] ISP isp-csi: [CSI PHY Control] write at offset 0x58: 0x0 -> 0xff (delta: 0.000 ms)
[   78.959465] ISP isp-csi: [CSI PHY Control] write at offset 0x5c: 0x0 -> 0x42 (delta: 0.000 ms)
[   78.959473] ISP isp-csi: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x1 (delta: 0.000 ms)
[   78.959483] ISP isp-csi: [CSI PHY Control] write at offset 0x64: 0x0 -> 0xc0 (delta: 0.000 ms)
[   78.959492] ISP isp-csi: [CSI PHY Control] write at offset 0x68: 0x0 -> 0xc0 (delta: 0.000 ms)
[   78.959501] ISP isp-csi: [CSI PHY Control] write at offset 0x6c: 0x0 -> 0x78 (delta: 0.000 ms)
[   78.959510] ISP isp-csi: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x43 (delta: 0.000 ms)
[   78.959519] ISP isp-csi: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x33 (delta: 0.000 ms)
[   78.959529] ISP isp-csi: [CSI PHY Control] write at offset 0x80: 0x0 -> 0x1f (delta: 0.000 ms)
[   78.959538] ISP isp-csi: [CSI PHY Control] write at offset 0x88: 0x0 -> 0x61 (delta: 0.000 ms)
[   78.959551] ISP isp-csi: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x8a (delta: 0.000 ms)
[   78.959560] ISP isp-csi: [CSI PHY Config] write at offset 0x104: 0x0 -> 0x5 (delta: 0.000 ms)
[   78.959569] ISP isp-csi: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x40 (delta: 0.000 ms)
[   78.959579] ISP isp-csi: [CSI PHY Config] write at offset 0x110: 0x0 -> 0xb0 (delta: 0.000 ms)
[   78.959587] ISP isp-csi: [CSI PHY Config] write at offset 0x114: 0x0 -> 0xc5 (delta: 0.000 ms)
[   78.959597] ISP isp-csi: [CSI PHY Config] write at offset 0x118: 0x0 -> 0x3 (delta: 0.000 ms)
[   78.959606] ISP isp-csi: [CSI PHY Config] write at offset 0x11c: 0x0 -> 0x20 (delta: 0.000 ms)
[   78.959615] ISP isp-csi: [CSI PHY Config] write at offset 0x120: 0x0 -> 0xf (delta: 0.000 ms)
[   78.959624] ISP isp-csi: [CSI PHY Config] write at offset 0x124: 0x0 -> 0x48 (delta: 0.000 ms)
[   78.959633] ISP isp-csi: [CSI PHY Config] write at offset 0x128: 0x0 -> 0xf (delta: 0.000 ms)
[   78.959643] ISP isp-csi: [CSI PHY Config] write at offset 0x12c: 0x0 -> 0xf (delta: 0.000 ms)
[   78.959652] ISP isp-csi: [CSI PHY Config] write at offset 0x130: 0x0 -> 0x88 (delta: 0.000 ms)
[   78.959661] ISP isp-csi: [CSI PHY Config] write at offset 0x138: 0x0 -> 0x86 (delta: 0.000 ms)
[   78.959670] ISP isp-csi: [CSI PHY Config] write at offset 0x13c: 0x0 -> 0x10 (delta: 0.000 ms)
[   78.959679] ISP isp-csi: [CSI PHY Config] write at offset 0x140: 0x0 -> 0x4 (delta: 0.000 ms)
[   78.959689] ISP isp-csi: [CSI PHY Config] write at offset 0x144: 0x0 -> 0x1 (delta: 0.000 ms)
[   78.959697] ISP isp-csi: [CSI PHY Config] write at offset 0x148: 0x0 -> 0x32 (delta: 0.000 ms)
[   78.959707] ISP isp-csi: [CSI PHY Config] write at offset 0x14c: 0x0 -> 0x80 (delta: 0.000 ms)
[   78.959716] ISP isp-csi: [CSI PHY Config] write at offset 0x158: 0x0 -> 0x1 (delta: 0.000 ms)
[   78.959725] ISP isp-csi: [CSI PHY Config] write at offset 0x15c: 0x0 -> 0x60 (delta: 0.000 ms)
[   78.959735] ISP isp-csi: [CSI PHY Config] write at offset 0x160: 0x0 -> 0x1b (delta: 0.000 ms)
[   78.959744] ISP isp-csi: [CSI PHY Config] write at offset 0x164: 0x0 -> 0x18 (delta: 0.000 ms)
[   78.959753] ISP isp-csi: [CSI PHY Config] write at offset 0x168: 0x0 -> 0x7f (delta: 0.000 ms)
[   78.959763] ISP isp-csi: [CSI PHY Config] write at offset 0x16c: 0x0 -> 0x4b (delta: 0.000 ms)
[   78.959772] ISP isp-csi: [CSI PHY Config] write at offset 0x174: 0x0 -> 0x3 (delta: 0.000 ms)
[   78.959781] ISP isp-csi: [CSI PHY Config] write at offset 0x180: 0x0 -> 0x8a (delta: 0.000 ms)
[   78.959790] ISP isp-csi: [CSI PHY Config] write at offset 0x184: 0x0 -> 0x5 (delta: 0.000 ms)
[   78.959799] ISP isp-csi: [CSI PHY Config] write at offset 0x18c: 0x0 -> 0x40 (delta: 0.000 ms)
[   78.959809] ISP isp-csi: [CSI PHY Config] write at offset 0x190: 0x0 -> 0xb0 (delta: 0.000 ms)
[   78.959818] ISP isp-csi: [CSI PHY Config] write at offset 0x194: 0x0 -> 0xc5 (delta: 0.000 ms)
[   78.959827] ISP isp-csi: [CSI PHY Config] write at offset 0x198: 0x0 -> 0x3 (delta: 0.000 ms)
[   78.959836] ISP isp-csi: [CSI PHY Config] write at offset 0x19c: 0x0 -> 0x9 (delta: 0.000 ms)
[   78.959845] ISP isp-csi: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0xf (delta: 0.000 ms)
[   78.959855] ISP isp-csi: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x48 (delta: 0.000 ms)
[   78.959863] ISP isp-csi: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0xf (delta: 0.000 ms)
[   78.959873] ISP isp-csi: [CSI PHY Config] write at offset 0x1ac: 0x0 -> 0xf (delta: 0.000 ms)
[   78.959882] ISP isp-csi: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x88 (delta: 0.000 ms)
[   78.959891] ISP isp-csi: [CSI PHY Config] write at offset 0x1b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   78.959901] ISP isp-csi: [CSI PHY Config] write at offset 0x1bc: 0x0 -> 0x10 (delta: 0.000 ms)
[   78.959909] ISP isp-csi: [CSI PHY Config] write at offset 0x1c0: 0x0 -> 0x4 (delta: 0.000 ms)
[   78.959919] ISP isp-csi: [CSI PHY Config] write at offset 0x1c4: 0x0 -> 0x1 (delta: 0.000 ms)
[   78.959928] ISP isp-csi: [CSI PHY Config] write at offset 0x1c8: 0x0 -> 0x32 (delta: 0.000 ms)
[   78.959937] ISP isp-csi: [CSI PHY Config] write at offset 0x1cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   78.959947] ISP isp-csi: [CSI PHY Config] write at offset 0x1d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   78.959955] ISP isp-csi: [CSI PHY Config] write at offset 0x1dc: 0x0 -> 0x60 (delta: 0.000 ms)
[   78.959965] ISP isp-csi: [CSI PHY Config] write at offset 0x1e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   78.959974] ISP isp-csi: [CSI PHY Config] write at offset 0x1e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   78.959983] ISP isp-csi: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   78.959993] ISP isp-csi: [CSI PHY Config] write at offset 0x1ec: 0x0 -> 0x4b (delta: 0.000 ms)
[   78.960002] ISP isp-csi: [CSI PHY Config] write at offset 0x1f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   78.960011] ISP isp-csi: [CSI Lane Config] write at offset 0x200: 0x0 -> 0x8a (delta: 0.000 ms)
[   78.960021] ISP isp-csi: [CSI Lane Config] write at offset 0x204: 0x0 -> 0x5 (delta: 0.000 ms)
[   78.960030] ISP isp-csi: [CSI Lane Config] write at offset 0x20c: 0x0 -> 0x40 (delta: 0.000 ms)
[   78.960039] ISP isp-csi: [CSI Lane Config] write at offset 0x210: 0x0 -> 0xb0 (delta: 0.000 ms)
[   78.960048] ISP isp-csi: [CSI Lane Config] write at offset 0x214: 0x0 -> 0xc5 (delta: 0.000 ms)
[   78.960057] ISP isp-csi: [CSI Lane Config] write at offset 0x218: 0x0 -> 0x3 (delta: 0.000 ms)
[   78.960067] ISP isp-csi: [CSI Lane Config] write at offset 0x21c: 0x0 -> 0x9 (delta: 0.000 ms)
[   78.960076] ISP isp-csi: [CSI Lane Config] write at offset 0x220: 0x0 -> 0xf (delta: 0.000 ms)
[   78.960085] ISP isp-csi: [CSI Lane Config] write at offset 0x224: 0x0 -> 0x48 (delta: 0.000 ms)
[   78.960094] ISP isp-csi: [CSI Lane Config] write at offset 0x228: 0x0 -> 0xf (delta: 0.000 ms)
[   78.960103] ISP isp-csi: [CSI Lane Config] write at offset 0x22c: 0x0 -> 0xf (delta: 0.000 ms)
[   78.960113] ISP isp-csi: [CSI Lane Config] write at offset 0x230: 0x0 -> 0x88 (delta: 0.000 ms)
[   78.960122] ISP isp-csi: [CSI Lane Config] write at offset 0x238: 0x0 -> 0x86 (delta: 0.000 ms)
[   78.960131] ISP isp-csi: [CSI Lane Config] write at offset 0x23c: 0x0 -> 0x10 (delta: 0.000 ms)
[   78.960141] ISP isp-csi: [CSI Lane Config] write at offset 0x240: 0x0 -> 0x4 (delta: 0.000 ms)
[   78.960149] ISP isp-csi: [CSI Lane Config] write at offset 0x244: 0x0 -> 0x1 (delta: 0.000 ms)
[   78.960159] ISP isp-csi: [CSI Lane Config] write at offset 0x248: 0x0 -> 0x32 (delta: 0.000 ms)
[   78.960168] ISP isp-csi: [CSI Lane Config] write at offset 0x24c: 0x0 -> 0x80 (delta: 0.000 ms)
[   78.960177] ISP isp-csi: [CSI Lane Config] write at offset 0x258: 0x0 -> 0x1 (delta: 0.000 ms)
[   78.960187] ISP isp-csi: [CSI Lane Config] write at offset 0x25c: 0x0 -> 0x60 (delta: 0.000 ms)
[   78.960196] ISP isp-csi: [CSI Lane Config] write at offset 0x260: 0x0 -> 0x1b (delta: 0.000 ms)
[   78.960205] ISP isp-csi: [CSI Lane Config] write at offset 0x264: 0x0 -> 0x18 (delta: 0.000 ms)
[   78.960215] ISP isp-csi: [CSI Lane Config] write at offset 0x268: 0x0 -> 0x7f (delta: 0.000 ms)
[   78.960224] ISP isp-csi: [CSI Lane Config] write at offset 0x26c: 0x0 -> 0x4b (delta: 0.000 ms)
[   78.960233] ISP isp-csi: [CSI Lane Config] write at offset 0x274: 0x0 -> 0x3 (delta: 0.000 ms)
[   78.960243] ISP isp-csi: [CSI Lane Config] write at offset 0x280: 0x0 -> 0x8a (delta: 0.000 ms)
[   78.960252] ISP isp-csi: [CSI Lane Config] write at offset 0x284: 0x0 -> 0x5 (delta: 0.000 ms)
[   78.960261] ISP isp-csi: [CSI Lane Config] write at offset 0x28c: 0x0 -> 0x40 (delta: 0.000 ms)
[   78.960270] ISP isp-csi: [CSI Lane Config] write at offset 0x290: 0x0 -> 0xb0 (delta: 0.000 ms)
[   78.960279] ISP isp-csi: [CSI Lane Config] write at offset 0x294: 0x0 -> 0xc5 (delta: 0.000 ms)
[   78.960289] ISP isp-csi: [CSI Lane Config] write at offset 0x298: 0x0 -> 0x3 (delta: 0.000 ms)
[   78.960298] ISP isp-csi: [CSI Lane Config] write at offset 0x29c: 0x0 -> 0x9 (delta: 0.000 ms)
[   78.960307] ISP isp-csi: [CSI Lane Config] write at offset 0x2a0: 0x0 -> 0xf (delta: 0.000 ms)
[   78.960316] ISP isp-csi: [CSI Lane Config] write at offset 0x2a4: 0x0 -> 0x48 (delta: 0.000 ms)
[   78.960325] ISP isp-csi: [CSI Lane Config] write at offset 0x2a8: 0x0 -> 0xf (delta: 0.000 ms)
[   78.960335] ISP isp-csi: [CSI Lane Config] write at offset 0x2ac: 0x0 -> 0xf (delta: 0.000 ms)
[   78.960344] ISP isp-csi: [CSI Lane Config] write at offset 0x2b0: 0x0 -> 0x88 (delta: 0.000 ms)
[   78.960353] ISP isp-csi: [CSI Lane Config] write at offset 0x2b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   78.960363] ISP isp-csi: [CSI Lane Config] write at offset 0x2bc: 0x0 -> 0x10 (delta: 0.000 ms)
[   78.960371] ISP isp-csi: [CSI Lane Config] write at offset 0x2c0: 0x0 -> 0x4 (delta: 0.000 ms)
[   78.960381] ISP isp-csi: [CSI Lane Config] write at offset 0x2c4: 0x0 -> 0x1 (delta: 0.000 ms)
[   78.960390] ISP isp-csi: [CSI Lane Config] write at offset 0x2c8: 0x0 -> 0x32 (delta: 0.000 ms)
[   78.960399] ISP isp-csi: [CSI Lane Config] write at offset 0x2cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   78.960409] ISP isp-csi: [CSI Lane Config] write at offset 0x2d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   78.960418] ISP isp-csi: [CSI Lane Config] write at offset 0x2dc: 0x0 -> 0x60 (delta: 0.000 ms)
[   78.960427] ISP isp-csi: [CSI Lane Config] write at offset 0x2e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   78.960436] ISP isp-csi: [CSI Lane Config] write at offset 0x2e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   78.960445] ISP isp-csi: [CSI Lane Config] write at offset 0x2e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   78.960455] ISP isp-csi: [CSI Lane Config] write at offset 0x2ec: 0x0 -> 0x4b (delta: 0.000 ms)
[   78.960464] ISP isp-csi: [CSI Lane Config] write at offset 0x2f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   78.963674] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[   78.988941] *** VIC IRQ: About to read reg 0x1e8 ***
[   78.994121] *** VIC IRQ: Read reg 0x1e8 = 0xfffffffe ***
[   79.004237] *** VIC IRQ: About to read reg 0x1e0 ***
[   79.014344] *** VIC IRQ: Read reg 0x1e0 = 0x0 ***
[   79.024455] *** VIC IRQ: Calculated v1_7 = 0x0 ***
[   79.034555] *** VIC IRQ: Read v1_10 = 0x0 ***
[   79.044664] *** VIC IRQ: About to write v1_7=0x0 to reg 0x1f0 ***
[   79.054747] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 ***
[   79.068915] *** VIC IRQ: Register writes completed ***
[   79.074237] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[   79.097697] *** VIC IRQ: vic_start_ok=1, v1_7=0x0, v1_10=0x0 ***
[   79.108931] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[   79.125647] *** VIC IRQ COMPLETE: Processed v1_7=0x0, v1_10=0x0 - returning IRQ_HANDLED ***
[   79.145832] *** VIC TEST 1: Manual interrupt handler returned 1 ***
[   79.145843] *** VIC TEST 2: Calling vic_framedone_irq_function directly ***
[   79.145851] *** VIC FRAME DONE: Frame completion signaled ***
[   79.145857] *** VIC TEST 2: Manual frame done function returned -1066702868 ***
[   79.145863] *** VIC MANUAL INTERRUPT TEST: If these tests work, the issue is hardware interrupt generation ***
[   79.145870] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   79.145877] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   79.145885] ispvic_frame_channel_qbuf: arg1=8055a000, arg2=  (null)
[   79.145891] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   79.145897] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   79.145903] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   79.145910] ispvic_frame_channel_s_stream: arg1=8055a000, arg2=1
[   79.145916] ispvic_frame_channel_s_stream: s0 (vic_dev) = 8055a000
[   79.145923] ispvic_frame_channel_s_stream[2490]: streamon
[   79.145929] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   79.145935] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   79.145941] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   79.145947] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   79.145953] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   79.145960] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   79.145965] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   79.145973] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   79.145979] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   79.145985] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   79.145990] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   79.145996] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   79.146003] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   79.146010] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   79.146017] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   79.146025] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   79.146033] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   79.146041] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   79.146047] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   79.146053] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   79.146059] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   79.146065] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   79.146071] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   79.146077] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   79.146083] ispvic_frame_channel_qbuf: arg1=8055a000, arg2=  (null)
[   79.146089] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   79.146100] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e8]=0x00000000 (UNMASK-ALL)***
[   79.146108] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000000 (unchanged stride) ***
[   79.146170] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e8]=0x00000000 ***
[   79.146181] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   79.146188] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   79.146197] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   79.146203] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   79.146209] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   79.146215] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[   79.146222] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 (expect 0) ***
[   79.147230] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   79.147235] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   79.147241] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   79.147247] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   79.147253] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   79.147258] tx_vic_enable_irq: VIC interrupts already enabled
[   79.147263] *** tx_vic_enable_irq: completed successfully ***
[   79.208524] ISP isp-w02: [CSI PHY Config] write at offset 0x1e8: 0xfffffffe -> 0x0 (delta: 5050.000 ms)
[   79.555678] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[   79.555690] *** vic_core_s_stream: VIC state transition 3 â 4 (STREAMING) ***
[   79.555697] *** vic_core_s_stream: VIC initialized, final state=4 ***
[   79.555704] *** tx_isp_video_s_stream: subdev[1] s_stream SUCCESS ***
[   79.555711] *** tx_isp_video_s_stream: Calling subdev[2]->ops->video->s_stream(1) ***
[   79.555719] *** vin_s_stream: SAFE implementation - sd=84cf2a00, enable=1 ***
[   79.555726] vin_s_stream: VIN state = 3, enable = 1
[   79.555732] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   79.555741] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 805d5400 (name=gc2053) ***
[   79.555748] *** tx_isp_get_sensor: Found real sensor: 805d5400 ***
[   79.555754] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   79.555760] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   79.555766] *** tx_isp_video_s_stream: subdev[2] s_stream SUCCESS ***
[   79.555772] *** tx_isp_video_s_stream: Calling subdev[4]->ops->video->s_stream(1) ***
[   79.555780] gc2053: s_stream called with enable=1
[   79.555787] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   79.555794] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   79.555800] gc2053: About to write streaming registers for interface 1
[   79.555806] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   79.555816] sensor_write: reg=0xfe val=0x00, client=857d5c00, adapter=i2c0, addr=0x37
[   79.556135] sensor_write: reg=0xfe val=0x00 SUCCESS
[   79.556142] sensor_write_array: reg[1] 0xfe=0x00 OK
[   79.556151] sensor_write: reg=0x3e val=0x91, client=857d5c00, adapter=i2c0, addr=0x37
[   79.556469] sensor_write: reg=0x3e val=0x91 SUCCESS
[   79.556476] sensor_write_array: reg[2] 0x3e=0x91 OK
[   79.556483] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   79.556490] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   79.556496] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   79.556502] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   79.556508] *** tx_isp_video_s_stream: subdev[4] s_stream SUCCESS ***
[   79.556514] *** tx_isp_video_s_stream: Calling subdev[5]->ops->video->s_stream(1) ***
[   79.556520] gc2053: s_stream called with enable=1
[   79.556527] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   79.556533] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   79.556539] gc2053: About to write streaming registers for interface 1
[   79.556545] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   79.556554] sensor_write: reg=0xfe val=0x00, client=857d5c00, adapter=i2c0, addr=0x37
[   79.556868] sensor_write: reg=0xfe val=0x00 SUCCESS
[   79.556875] sensor_write_array: reg[1] 0xfe=0x00 OK
[   79.556884] sensor_write: reg=0x3e val=0x91, client=857d5c00, adapter=i2c0, addr=0x37
[   79.557197] sensor_write: reg=0x3e val=0x91 SUCCESS
[   79.557204] sensor_write_array: reg[2] 0x3e=0x91 OK
[   79.557210] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   79.557217] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   79.557223] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   79.557229] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   79.557235] *** tx_isp_video_s_stream: subdev[5] s_stream SUCCESS ***
[   79.557241] *** VIC POST-SENSOR REASSERT: re-applying routing/mask after sensor stream-on ***
[   79.561814] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x30 (delta: 610.000 ms)
[   79.561848] ISP isp-w02: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0xfffffffe (delta: 360.000 ms)
[   79.602551] *** VIC POST-SENSOR REASSERT: No status bits asserted in 20ms window ***
[   79.602596] ISP IOCTL: cmd=0x800456d0 arg=0x7ff7e3e0
[   79.602604] TX_ISP_VIDEO_LINK_SETUP: config=0
[   79.602610] TX_ISP_VIDEO_LINK_SETUP: Link config unchanged (0)
[   79.602617] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   79.602624] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   79.602630] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   79.602637] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   79.602644] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   79.602651] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   79.602658] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   79.602664] csi_video_s_stream: sd=85217c00, enable=1
[   79.602670] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   79.602680] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 805d5400 (name=gc2053) ***
[   79.602686] *** tx_isp_get_sensor: Found real sensor: 805d5400 ***
[   79.602692] csi_video_s_stream: Stream ON - CSI state set to 4
[   79.602700] *** vic_core_s_stream: BINARY NINJA EXACT - sd=8055a000, enable=1 ***
[   79.602706] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   79.602711] *** vic_core_s_stream: STREAM ON ***
[   79.602716] *** vic_core_s_stream: EXACT Binary Ninja - State=4, no action needed ***
[   79.602724] *** vin_s_stream: SAFE implementation - sd=84cf2a00, enable=1 ***
[   79.602730] vin_s_stream: VIN state = 4, enable = 1
[   79.602736] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   79.602743] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 805d5400 (name=gc2053) ***
[   79.602750] *** tx_isp_get_sensor: Found real sensor: 805d5400 ***
[   79.602755] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   79.602761] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   79.602768] gc2053: s_stream called with enable=1
[   79.602776] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   79.602782] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   79.602788] gc2053: About to write streaming registers for interface 1
[   79.602794] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   79.602804] sensor_write: reg=0xfe val=0x00, client=857d5c00, adapter=i2c0, addr=0x37
[   79.603126] sensor_write: reg=0xfe val=0x00 SUCCESS
[   79.603133] sensor_write_array: reg[1] 0xfe=0x00 OK
[   79.603142] sensor_write: reg=0x3e val=0x91, client=857d5c00, adapter=i2c0, addr=0x37
[   79.608949] sensor_write: reg=0x3e val=0x91 SUCCESS
[   79.608962] sensor_write_array: reg[2] 0x3e=0x91 OK
[   79.608969] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   79.608977] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   79.608984] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   79.608990] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   79.608997] gc2053: s_stream called with enable=1
[   79.609004] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   79.609010] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   79.609016] gc2053: About to write streaming registers for interface 1
[   79.609022] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   79.609032] sensor_write: reg=0xfe val=0x00, client=857d5c00, adapter=i2c0, addr=0x37
[   79.609348] sensor_write: reg=0xfe val=0x00 SUCCESS
[   79.609356] sensor_write_array: reg[1] 0xfe=0x00 OK
[   79.609364] sensor_write: reg=0x3e val=0x91, client=857d5c00, adapter=i2c0, addr=0x37
[   79.609676] sensor_write: reg=0x3e val=0x91 SUCCESS
[   79.609683] sensor_write_array: reg[2] 0x3e=0x91 OK
[   79.609689] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   79.609696] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   79.609702] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   79.609708] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   79.814875] ISP M0 device open called from pid 2561
[   79.814910] *** REFERENCE DRIVER IMPLEMENTATION ***
[   79.814918] ISP M0 tuning buffer allocated: 85fc8000 (size=0x500c, aligned)
[   79.814924] tisp_par_ioctl global variable set: 85fc8000
[   79.814977] isp_core_tunning_unlocked_ioctl: Auto-initializing tuning for V4L2 control (one-time)
[   79.814984] isp_core_tunning_unlocked_ioctl: Initializing tuning data structure
[   79.814990] isp_core_tuning_init: Initializing tuning data structure
[   79.815010] isp_core_tuning_init: Tuning data structure initialized at 82220000
[   79.815017] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   79.815023] *** SAFE: mode_flag properly initialized using struct member access ***
[   79.815030] isp_core_tunning_unlocked_ioctl: Tuning data allocated at 82220000
[   79.815035] *** BINARY NINJA REFERENCE: Skipping auto-initialization - no hardware reset during tuning setup ***
[   79.815041] isp_core_tunning_unlocked_ioctl: ISP tuning auto-enabled for V4L2 controls (permanent)
[   79.815048] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   79.815055] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   79.815061] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   79.815067] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   79.815072] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   79.815096] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   79.815104] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980900
[   79.815110] CRITICAL: Cannot access brightness field - PREVENTS BadVA CRASH
[   79.815118] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   79.815124] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980902
[   79.815130] CRITICAL: Cannot access saturation field at 82220024 - PREVENTING BadVA CRASH
[   79.815484] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   79.815497] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   79.815504] Set control: cmd=0x980901 value=128
[   79.815564] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   79.815573] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   79.815580] Set control: cmd=0x98091b value=128
[   79.815635] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   79.815643] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   79.815650] Set control: cmd=0x980902 value=128
[   79.815656] tisp_bcsh_saturation: saturation=128
[   79.815684] tiziano_bcsh_update: Updating BCSH parameters
[   79.815692]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   79.815698] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   79.815760] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   79.815769] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   79.815776] Set control: cmd=0x980900 value=128
[   79.815850] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   79.815859] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   79.815865] Set control: cmd=0x980901 value=128
[   79.815923] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   79.815932] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   79.815938] Set control: cmd=0x98091b value=128
[   79.815994] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   79.816002] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[INFO:Opus.cpp]: Encoder bitrate: 40000
[   79.816008] Set control: cmd=0x980902 value=128
[   79.816014] tisp_bcsh_saturation: saturation=128
[   79.816019] tiziano_bcsh_update: Updating BCSH parameters
[   79.816026]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   79.816032] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   79.816088] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   79.816096] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   79.816103] Set control: cmd=0x980900 value=128
[   79.816165] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   79.816173] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   79.816179] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   79.816240] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   79.816248] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   79.816254] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   79.818719] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   79.818732] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980914 value=0
[   79.818739] Set control: cmd=0x980914 value=0
[   79.818954] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   79.818964] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980915 value=0
[   79.818970] Set control: cmd=0x980915 value=0
[   79.819115] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   79.819126] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   79.819132] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   79.819282] ISP IOCTL: cmd=0x800456d3 arg=0x0
[   79.819293] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=0 ***
[   79.819300] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   79.819308] csi_video_s_stream: sd=85217c00, enable=0
[   79.819314] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   79.819322] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 805d5400 (name=gc2053) ***
[   79.819329] *** tx_isp_get_sensor: Found real sensor: 805d5400 ***
[   79.819335] csi_video_s_stream: Stream OFF - CSI state set to 3
[   79.819342] *** vic_core_s_stream: BINARY NINJA EXACT - sd=8055a000, enable=0 ***
[   79.819349] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   79.819354] *** vic_core_s_stream: STREAM OFF ***
[   79.819359] vic_core_s_stream: Stream OFF - state 4 -> 3
[   79.819366] *** vin_s_stream: SAFE implementation - sd=84cf2a00, enable=0 ***
[   79.819373] vin_s_stream: VIN state = 4, enable = 0
[   79.819378] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   79.819386] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 805d5400 (name=gc2053) ***
[   79.819392] *** tx_isp_get_sensor: Found real sensor: 805d5400 ***
[   79.819398] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   79.819404] vin_s_stream: VIN state set to 3 (SAFE implementation)
[   79.819411] gc2053: s_stream called with enable=0
[   79.819418] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   79.819425] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   79.819430] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   79.819440] sensor_write: reg=0xfe val=0x00, client=857d5c00, adapter=i2c0, addr=0x37
[   79.819762] sensor_write: reg=0xfe val=0x00 SUCCESS
[   79.819770] sensor_write_array: reg[1] 0xfe=0x00 OK
[   79.819778] sensor_write: reg=0x3e val=0x00, client=857d5c00, adapter=i2c0, addr=0x37
[   79.823803] sensor_write: reg=0x3e val=0x00 SUCCESS
[   79.823816] sensor_write_array: reg[2] 0x3e=0x00 OK
[   79.823822] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   79.823830] gc2053: Sensor hardware streaming stopped
[   79.823838] gc2053: s_stream called with enable=0
[   79.823844] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   79.823850] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   79.823856] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   79.823866] sensor_write: reg=0xfe val=0x00, client=857d5c00, adapter=i2c0, addr=0x37
[   79.824205] sensor_write: reg=0xfe val=0x00 SUCCESS
[   79.824213] sensor_write_array: reg[1] 0xfe=0x00 OK
[   79.824222] sensor_write: reg=0x3e val=0x00, client=857d5c00, adapter=i2c0, addr=0x37
[   79.824534] sensor_write: reg=0x3e val=0x00 SUCCESS
[   79.824541] sensor_write_array: reg[2] 0x3e=0x00 OK
[   79.824548] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   79.824553] gc2053: Sensor hardware streaming stopped
[   79.824568] ISP IOCTL: cmd=0x800456d1 arg=0x7ff7e3e0
[   79.824576] tx_isp_video_link_destroy: Destroying links for config 0
[   79.824584] tx_isp_video_link_destroy: All links destroyed, config reset to -1
[   79.824593] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   79.824600] isp_core_tunning_unlocked_ioctl: Set control cmd=0x8000164 value=1
[   79.824608] Set control: cmd=0x8000164 value=1
[   79.824615] ISP IOCTL: cmd=0x800456d0 arg=0x7ff7e3e0
[   79.824621] TX_ISP_VIDEO_LINK_SETUP: config=0
[   79.824627] TX_ISP_VIDEO_LINK_SETUP: Link config changed from -1 to 0
[   79.824633] TX_ISP_VIDEO_LINK_SETUP: Link config updated to 0
[   79.824640] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   79.824646] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   79.824652] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   79.824659] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   79.824666] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   79.824672] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   79.824678] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   79.824685] csi_video_s_stream: sd=85217c00, enable=1
[   79.824691] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   79.824699] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 805d5400 (name=gc2053) ***
[   79.824706] *** tx_isp_get_sensor: Found real sensor: 805d5400 ***
[   79.824711] csi_video_s_stream: Stream ON - CSI state set to 4
[   79.824718] *** vic_core_s_stream: BINARY NINJA EXACT - sd=8055a000, enable=1 ***
[   79.824725] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   79.824730] *** vic_core_s_stream: STREAM ON ***
[   79.824736] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   79.824742] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   79.824748] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   79.824755] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 805d5400 (name=gc2053) ***
[   79.824761] *** tx_isp_get_sensor: Found real sensor: 805d5400 ***
[   79.824767] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   79.824773] *** STREAMING: Configuring CPM registers for VIC access ***
[   79.824894] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   79.824904] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   79.824910] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   79.824916] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   79.824922] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   79.848950] STREAMING: CPM clocks configured for VIC access
[   79.848964] *** tx_isp_vic_start: Writing CRITICAL interrupt-enabling registers from working commits ***
[   79.848970] *** tx_isp_vic_start: CRITICAL interrupt-enabling registers written (0x3130322a, 0x1, 0x200) ***
[   79.848977] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   79.848983] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   79.848990] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   79.848996] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   79.849001] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   79.849007] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   79.849016] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   79.849023] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   79.849030] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   79.849036] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   79.849041] *** VIC unlock: Commands written, checking VIC status register ***
[   79.849048] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   79.849054] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   79.849060] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   79.849065] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   79.849071] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   79.849077] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   79.849150] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   79.849158] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   79.849164] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[   79.849172] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   79.849178] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   79.849186] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0xfffffffe ***
[   79.849192] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   79.849198] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   79.849204] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   79.849210] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   79.849216] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000001) ***
[   79.849222] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   79.849228] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   79.849234] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   79.849240] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   79.849246] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   79.849252] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   79.849258] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   79.849264] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   79.849271] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   79.849277] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   79.849285] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x00000001, 0x4=0x07800438 ***
[   79.849294] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000001 ***
[   79.849300] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   79.849306] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   79.849314] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[   79.849320] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   79.849326] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   79.849331] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   79.849337] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   79.849342] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[   79.849348] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[   79.849354] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   79.857465] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=8055c000 ***
[   79.878935] *** VIC IRQ: Got vic_dev=8055a000 ***
[   79.883785] *** VIC IRQ: Checking vic_dev validity: vic_dev=8055a000 ***
[   79.908929] *** VIC IRQ: About to access vic_dev->vic_regs ***
[   79.915008] *** VIC IRQ: Got vic_regs=b33e0000 ***
[   79.925116] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[   79.936065] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x30 -> 0x1 (delta: 370.000 ms)[INFO:WS.cpp]: Server started on port 8089

[   79.945049] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[   79.964061] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[   79.974158] *** VIC IRQ: About to read reg 0x1e8 ***
[   79.984265] *** VIC IRQ: Read reg 0x1e8 = 0xfffffffe ***
[   79.994369] *** VIC IRQ: About to read reg 0x1e0 ***
[   80.007193] *** VIC IRQ: Read reg 0x1e0 = 0x0 ***
[   80.018938] *** VIC IRQ: Calculated v1_7 = 0x0 ***
[   80.023896] *** VIC IRQ: Read v1_10 = 0x0 ***
[   80.038566] *** VIC IRQ: About to write v1_7=0x0 to reg 0x1f0 ***
[   80.049519] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 ***
[   80.065316] *** VIC IRQ: Register writes completed ***
[   80.078950] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[   80.096139] *** VIC IRQ: vic_start_ok=1, v1_7=0x0, v1_10=0x0 ***
[   80.102383] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[   80.118982] *** VIC IRQ COMPLETE: Processed v1_7=0x0, v1_10=0x0 - returning IRQ_HANDLED ***
[   80.127603] *** VIC TEST 1: Manual interrupt handler returned 1 ***
[   80.127609] *** VIC TEST 2: Calling vic_framedone_irq_function directly ***
[   80.127615] *** VIC FRAME DONE: Frame completion signaled ***
[   80.127622] *** VIC TEST 2: Manual frame done function returned -1066702868 ***
[   80.127628] *** VIC MANUAL INTERRUPT TEST: If these tests work, the issue is hardware interrupt generation ***
[   80.127635] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   80.127641] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   80.127649] ispvic_frame_channel_qbuf: arg1=8055a000, arg2=  (null)
[   80.127656] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   80.127661] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   80.127668] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   80.127675] ispvic_frame_channel_s_stream: arg1=8055a000, arg2=1
[   80.127681] ispvic_frame_channel_s_stream: s0 (vic_dev) = 8055a000
[   80.127687] ispvic_frame_channel_s_stream[2490]: streamon
[   80.127693] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   80.127699] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   80.127705] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   80.127711] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   80.127717] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   80.127724] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   80.127729] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   80.127737] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   80.127743] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   80.127749] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   80.127754] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   80.127760] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   80.127766] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   80.127774] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   80.127781] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   80.127789] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   80.127797] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   80.127804] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   80.127810] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   80.127816] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   80.127822] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   80.127829] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   80.127835] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   80.127840] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   80.127846] ispvic_frame_channel_qbuf: arg1=8055a000, arg2=  (null)
[   80.127851] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   80.127863] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e8]=0x00000000 (UNMASK-ALL)***
[   80.127871] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000001 (unchanged stride) ***
[   80.127933] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e8]=0x00000000 ***
[   80.127944] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   80.127950] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   80.127959] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   80.127965] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   80.127971] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   80.127977] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[   80.127984] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 (expect 0) ***
[   80.136002] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   80.136014] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   80.136020] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   80.136026] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   80.136031] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   80.136037] tx_vic_enable_irq: VIC interrupts already enabled
[   80.136043] *** tx_vic_enable_irq: completed successfully ***
[   80.174994] ISP isp-w02: [CSI PHY Config] write at offset 0x1e8: 0xfffffffe -> 0x0 (delta: 610.000 ms)
[   80.553847] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[   80.553861] *** vic_core_s_stream: VIC state transition 3 â 4 (STREAMING) ***
[   80.553867] *** vic_core_s_stream: VIC initialized, final state=4 ***
[   80.553877] *** vin_s_stream: SAFE implementation - sd=84cf2a00, enable=1 ***
[   80.553883] vin_s_stream: VIN state = 3, enable = 1
[   80.553889] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   80.553899] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 805d5400 (name=gc2053) ***
[   80.553905] *** tx_isp_get_sensor: Found real sensor: 805d5400 ***
[   80.553911] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   80.553917] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   80.553925] gc2053: s_stream called with enable=1
[   80.553933] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   80.553939] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   80.553945] gc2053: About to write streaming registers for interface 1
[   80.553951] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   80.553961] sensor_write: reg=0xfe val=0x00, client=857d5c00, adapter=i2c0, addr=0x37
[   80.554282] sensor_write: reg=0xfe val=0x00 SUCCESS
[   80.554290] sensor_write_array: reg[1] 0xfe=0x00 OK
[   80.554298] sensor_write: reg=0x3e val=0x91, client=857d5c00, adapter=i2c0, addr=0x37
[   80.554617] sensor_write: reg=0x3e val=0x91 SUCCESS
[   80.554625] sensor_write_array: reg[2] 0x3e=0x91 OK
[   80.554631] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   80.554638] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   80.554644] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   80.554650] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   80.554657] gc2053: s_stream called with enable=1
[   80.554663] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   80.554669] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   80.554675] gc2053: About to write streaming registers for interface 1
[   80.554681] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   80.554690] sensor_write: reg=0xfe val=0x00, client=857d5c00, adapter=i2c0, addr=0x37
[   80.555002] sensor_write: reg=0xfe val=0x00 SUCCESS
[   80.555008] sensor_write_array: reg[1] 0xfe=0x00 OK
[   80.555017] sensor_write: reg=0x3e val=0x91, client=857d5c00, adapter=i2c0, addr=0x37
[   80.555330] sensor_write: reg=0x3e val=0x91 SUCCESS
[   80.555338] sensor_write_array: reg[2] 0x3e=0x91 OK
[   80.555344] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   80.555350] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   80.555356] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   80.555362] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   80.555594] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   80.555606] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980918 value=2
[   80.555612] Set control: cmd=0x980918 value=2
[   80.555756] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   80.555766] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   80.555772] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   80.555904] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   80.555913] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   80.555918] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   80.556040] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   80.556048] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   80.556054] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   80.556166] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   80.556174] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   80.556180] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   80.556324] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   80.556333] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   80.556339] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   80.556458] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   80.556467] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   80.556473] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   80.556595] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   80.556604] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   80.556609] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   80.556732] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   80.556740] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   80.556746] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   80.556950] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   80.556959] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   80.556965] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   80.557090] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   80.557099] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   80.557104] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
(reverse-i-search)'c': insmod /opt/sensor_gwarn: shm_init,53shm init already
[INFO:IMPAudio.cpp]: Audio In: format:OPUS, vol:80, gain:25, samplerate:16000, bitwidth:16, soundmode:1, frmNum:30, numPerFrm:640, chnCnt:1, usrFrmDepth:30
(reverse-i-search)'ca': set jpeg streamMngCtx suceess
root@ing-wyze-cam3-a000 ~# cat /proc/interrupts 
           CPU0       
  9:          0   jz-intc  i2s_irq
 11:      14066   jz-intc  jz-timerost
 14:          4   jz-intc  ipu
 15:      71872   jz-intc  jz-sfc
 18:          0   jz-intc  pdma
 23:          0   jz-intc  GPIO C
 24:          1   jz-intc  GPIO B
 25:          0   jz-intc  GPIO A
 29:          1   jz-intc  dwc2
 37:          1   jz-intc  isp-m0
 38:          0   jz-intc  isp-w02
 44:      10026   jz-intc  jzmmc_v1.2.1
 45:          0   jz-intc  jzmmc_v1.2.0
 58:        385   jz-intc  uart1
 68:        160   jz-intc  jz-i2c.0
 70:          2   jz-intc  avpu.0
126:          0    GPIO B  GPIO Button
134:          1    GPIO B  mmc-insert-detect
ERR:          0
