--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 13811763 paths analyzed, 327 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  18.211ns.
--------------------------------------------------------------------------------
Slack:                  1.789ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd2_1 (FF)
  Destination:          test/M_state_q_FSM_FFd3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.148ns (Levels of Logic = 9)
  Clock Path Skew:      -0.028ns (0.283 - 0.311)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd2_1 to test/M_state_q_FSM_FFd3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y18.BQ      Tcko                  0.430   test/M_state_q_FSM_FFd2_1
                                                       test/M_state_q_FSM_FFd2_1
    SLICE_X14Y30.A3      net (fanout=18)       1.955   test/M_state_q_FSM_FFd2_1
    SLICE_X14Y30.A       Tilo                  0.235   test/alu/op1[7]_op1[7]_mux_34_OUT[3]
                                                       test/Mmux_M_alu_op1121
    DSP48_X0Y5.B7        net (fanout=61)       2.102   test/M_alu_op1[7]
    DSP48_X0Y5.M6        Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0189
                                                       test/alu/adder/Mmult_n0189
    SLICE_X12Y12.CX      net (fanout=2)        1.591   test/alu/n0189[6]
    SLICE_X12Y12.CMUX    Tcxc                  0.182   test/alu/Mmux_out733
                                                       test/alu/Mmux_out75_SW1
    SLICE_X12Y12.A1      net (fanout=1)        0.795   test/alu/N76
    SLICE_X12Y12.A       Tilo                  0.254   test/alu/Mmux_out733
                                                       test/alu/Mmux_out76
    SLICE_X8Y18.B5       net (fanout=2)        1.177   test/alu/Mmux_out76
    SLICE_X8Y18.B        Tilo                  0.254   M_test_out[6]
                                                       test/alu/Mmux_out714
    SLICE_X12Y22.C1      net (fanout=16)       1.674   M_test_out[6]
    SLICE_X12Y22.C       Tilo                  0.255   test/N414
                                                       test/M_state_q_FSM_FFd3-In6
    SLICE_X10Y21.B6      net (fanout=1)        0.872   test/M_state_q_FSM_FFd3-In6
    SLICE_X10Y21.B       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       test/M_state_q_FSM_FFd3-In8
    SLICE_X10Y21.C4      net (fanout=1)        0.371   test/M_state_q_FSM_FFd3-In8
    SLICE_X10Y21.C       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       test/M_state_q_FSM_FFd3-In10
    SLICE_X12Y24.C4      net (fanout=3)        1.318   test/M_state_q_FSM_FFd3-In
    SLICE_X12Y24.CLK     Tas                   0.319   test/M_state_q_FSM_FFd3_1
                                                       test/M_state_q_FSM_FFd3-In_rt_pack_1
                                                       test/M_state_q_FSM_FFd3_2
    -------------------------------------------------  ---------------------------
    Total                                     18.148ns (6.293ns logic, 11.855ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack:                  1.810ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd2_1 (FF)
  Destination:          test/M_state_q_FSM_FFd3_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.127ns (Levels of Logic = 9)
  Clock Path Skew:      -0.028ns (0.283 - 0.311)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd2_1 to test/M_state_q_FSM_FFd3_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y18.BQ      Tcko                  0.430   test/M_state_q_FSM_FFd2_1
                                                       test/M_state_q_FSM_FFd2_1
    SLICE_X14Y30.A3      net (fanout=18)       1.955   test/M_state_q_FSM_FFd2_1
    SLICE_X14Y30.A       Tilo                  0.235   test/alu/op1[7]_op1[7]_mux_34_OUT[3]
                                                       test/Mmux_M_alu_op1121
    DSP48_X0Y5.B7        net (fanout=61)       2.102   test/M_alu_op1[7]
    DSP48_X0Y5.M6        Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0189
                                                       test/alu/adder/Mmult_n0189
    SLICE_X12Y12.CX      net (fanout=2)        1.591   test/alu/n0189[6]
    SLICE_X12Y12.CMUX    Tcxc                  0.182   test/alu/Mmux_out733
                                                       test/alu/Mmux_out75_SW1
    SLICE_X12Y12.A1      net (fanout=1)        0.795   test/alu/N76
    SLICE_X12Y12.A       Tilo                  0.254   test/alu/Mmux_out733
                                                       test/alu/Mmux_out76
    SLICE_X8Y18.B5       net (fanout=2)        1.177   test/alu/Mmux_out76
    SLICE_X8Y18.B        Tilo                  0.254   M_test_out[6]
                                                       test/alu/Mmux_out714
    SLICE_X12Y22.C1      net (fanout=16)       1.674   M_test_out[6]
    SLICE_X12Y22.C       Tilo                  0.255   test/N414
                                                       test/M_state_q_FSM_FFd3-In6
    SLICE_X10Y21.B6      net (fanout=1)        0.872   test/M_state_q_FSM_FFd3-In6
    SLICE_X10Y21.B       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       test/M_state_q_FSM_FFd3-In8
    SLICE_X10Y21.C4      net (fanout=1)        0.371   test/M_state_q_FSM_FFd3-In8
    SLICE_X10Y21.C       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       test/M_state_q_FSM_FFd3-In10
    SLICE_X12Y24.B4      net (fanout=3)        1.297   test/M_state_q_FSM_FFd3-In
    SLICE_X12Y24.CLK     Tas                   0.319   test/M_state_q_FSM_FFd3_1
                                                       test/M_state_q_FSM_FFd3-In_rt
                                                       test/M_state_q_FSM_FFd3_3
    -------------------------------------------------  ---------------------------
    Total                                     18.127ns (6.293ns logic, 11.834ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack:                  1.880ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd2_1 (FF)
  Destination:          test/M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.057ns (Levels of Logic = 9)
  Clock Path Skew:      -0.028ns (0.283 - 0.311)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd2_1 to test/M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y18.BQ      Tcko                  0.430   test/M_state_q_FSM_FFd2_1
                                                       test/M_state_q_FSM_FFd2_1
    SLICE_X14Y30.A3      net (fanout=18)       1.955   test/M_state_q_FSM_FFd2_1
    SLICE_X14Y30.A       Tilo                  0.235   test/alu/op1[7]_op1[7]_mux_34_OUT[3]
                                                       test/Mmux_M_alu_op1121
    DSP48_X0Y5.B7        net (fanout=61)       2.102   test/M_alu_op1[7]
    DSP48_X0Y5.M6        Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0189
                                                       test/alu/adder/Mmult_n0189
    SLICE_X12Y12.CX      net (fanout=2)        1.591   test/alu/n0189[6]
    SLICE_X12Y12.CMUX    Tcxc                  0.182   test/alu/Mmux_out733
                                                       test/alu/Mmux_out75_SW1
    SLICE_X12Y12.A1      net (fanout=1)        0.795   test/alu/N76
    SLICE_X12Y12.A       Tilo                  0.254   test/alu/Mmux_out733
                                                       test/alu/Mmux_out76
    SLICE_X8Y18.B5       net (fanout=2)        1.177   test/alu/Mmux_out76
    SLICE_X8Y18.B        Tilo                  0.254   M_test_out[6]
                                                       test/alu/Mmux_out714
    SLICE_X12Y22.C1      net (fanout=16)       1.674   M_test_out[6]
    SLICE_X12Y22.C       Tilo                  0.255   test/N414
                                                       test/M_state_q_FSM_FFd3-In6
    SLICE_X10Y21.B6      net (fanout=1)        0.872   test/M_state_q_FSM_FFd3-In6
    SLICE_X10Y21.B       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       test/M_state_q_FSM_FFd3-In8
    SLICE_X10Y21.C4      net (fanout=1)        0.371   test/M_state_q_FSM_FFd3-In8
    SLICE_X10Y21.C       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       test/M_state_q_FSM_FFd3-In10
    SLICE_X12Y24.D5      net (fanout=3)        1.227   test/M_state_q_FSM_FFd3-In
    SLICE_X12Y24.CLK     Tas                   0.319   test/M_state_q_FSM_FFd3_1
                                                       test/M_state_q_FSM_FFd3-In_rt_pack_2
                                                       test/M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     18.057ns (6.293ns logic, 11.764ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack:                  1.905ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_2 (FF)
  Destination:          test/M_state_q_FSM_FFd3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.038ns (Levels of Logic = 9)
  Clock Path Skew:      -0.022ns (0.283 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_2 to test/M_state_q_FSM_FFd3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y21.BQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_2
    SLICE_X12Y28.A1      net (fanout=6)        2.207   test/M_state_q_FSM_FFd1_2
    SLICE_X12Y28.A       Tilo                  0.254   test/alu/adder/op1[7]_op1[7]_OR_40_o3
                                                       test/Mmux_M_alu_op181
    DSP48_X0Y5.B4        net (fanout=45)       1.721   test/M_alu_op1[4]
    DSP48_X0Y5.M6        Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0189
                                                       test/alu/adder/Mmult_n0189
    SLICE_X12Y12.CX      net (fanout=2)        1.591   test/alu/n0189[6]
    SLICE_X12Y12.CMUX    Tcxc                  0.182   test/alu/Mmux_out733
                                                       test/alu/Mmux_out75_SW1
    SLICE_X12Y12.A1      net (fanout=1)        0.795   test/alu/N76
    SLICE_X12Y12.A       Tilo                  0.254   test/alu/Mmux_out733
                                                       test/alu/Mmux_out76
    SLICE_X8Y18.B5       net (fanout=2)        1.177   test/alu/Mmux_out76
    SLICE_X8Y18.B        Tilo                  0.254   M_test_out[6]
                                                       test/alu/Mmux_out714
    SLICE_X12Y22.C1      net (fanout=16)       1.674   M_test_out[6]
    SLICE_X12Y22.C       Tilo                  0.255   test/N414
                                                       test/M_state_q_FSM_FFd3-In6
    SLICE_X10Y21.B6      net (fanout=1)        0.872   test/M_state_q_FSM_FFd3-In6
    SLICE_X10Y21.B       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       test/M_state_q_FSM_FFd3-In8
    SLICE_X10Y21.C4      net (fanout=1)        0.371   test/M_state_q_FSM_FFd3-In8
    SLICE_X10Y21.C       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       test/M_state_q_FSM_FFd3-In10
    SLICE_X12Y24.C4      net (fanout=3)        1.318   test/M_state_q_FSM_FFd3-In
    SLICE_X12Y24.CLK     Tas                   0.319   test/M_state_q_FSM_FFd3_1
                                                       test/M_state_q_FSM_FFd3-In_rt_pack_1
                                                       test/M_state_q_FSM_FFd3_2
    -------------------------------------------------  ---------------------------
    Total                                     18.038ns (6.312ns logic, 11.726ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack:                  1.926ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_2 (FF)
  Destination:          test/M_state_q_FSM_FFd3_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.017ns (Levels of Logic = 9)
  Clock Path Skew:      -0.022ns (0.283 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_2 to test/M_state_q_FSM_FFd3_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y21.BQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_2
    SLICE_X12Y28.A1      net (fanout=6)        2.207   test/M_state_q_FSM_FFd1_2
    SLICE_X12Y28.A       Tilo                  0.254   test/alu/adder/op1[7]_op1[7]_OR_40_o3
                                                       test/Mmux_M_alu_op181
    DSP48_X0Y5.B4        net (fanout=45)       1.721   test/M_alu_op1[4]
    DSP48_X0Y5.M6        Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0189
                                                       test/alu/adder/Mmult_n0189
    SLICE_X12Y12.CX      net (fanout=2)        1.591   test/alu/n0189[6]
    SLICE_X12Y12.CMUX    Tcxc                  0.182   test/alu/Mmux_out733
                                                       test/alu/Mmux_out75_SW1
    SLICE_X12Y12.A1      net (fanout=1)        0.795   test/alu/N76
    SLICE_X12Y12.A       Tilo                  0.254   test/alu/Mmux_out733
                                                       test/alu/Mmux_out76
    SLICE_X8Y18.B5       net (fanout=2)        1.177   test/alu/Mmux_out76
    SLICE_X8Y18.B        Tilo                  0.254   M_test_out[6]
                                                       test/alu/Mmux_out714
    SLICE_X12Y22.C1      net (fanout=16)       1.674   M_test_out[6]
    SLICE_X12Y22.C       Tilo                  0.255   test/N414
                                                       test/M_state_q_FSM_FFd3-In6
    SLICE_X10Y21.B6      net (fanout=1)        0.872   test/M_state_q_FSM_FFd3-In6
    SLICE_X10Y21.B       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       test/M_state_q_FSM_FFd3-In8
    SLICE_X10Y21.C4      net (fanout=1)        0.371   test/M_state_q_FSM_FFd3-In8
    SLICE_X10Y21.C       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       test/M_state_q_FSM_FFd3-In10
    SLICE_X12Y24.B4      net (fanout=3)        1.297   test/M_state_q_FSM_FFd3-In
    SLICE_X12Y24.CLK     Tas                   0.319   test/M_state_q_FSM_FFd3_1
                                                       test/M_state_q_FSM_FFd3-In_rt
                                                       test/M_state_q_FSM_FFd3_3
    -------------------------------------------------  ---------------------------
    Total                                     18.017ns (6.312ns logic, 11.705ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack:                  1.951ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_2 (FF)
  Destination:          test/M_state_q_FSM_FFd3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.992ns (Levels of Logic = 11)
  Clock Path Skew:      -0.022ns (0.283 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_2 to test/M_state_q_FSM_FFd3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y21.BQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_2
    SLICE_X12Y28.A1      net (fanout=6)        2.207   test/M_state_q_FSM_FFd1_2
    SLICE_X12Y28.A       Tilo                  0.254   test/alu/adder/op1[7]_op1[7]_OR_40_o3
                                                       test/Mmux_M_alu_op181
    SLICE_X3Y27.A2       net (fanout=45)       2.434   test/M_alu_op1[4]
    SLICE_X3Y27.A        Tilo                  0.259   test/alu/GND_5_o_op1[6]_LessThan_46_o_mmx_out4
                                                       test/alu/adder/GND_5_o_op1[6]_LessThan_46_o421
    SLICE_X3Y27.C2       net (fanout=5)        0.551   test/alu/GND_5_o_op1[6]_LessThan_46_o42
    SLICE_X3Y27.C        Tilo                  0.259   test/alu/GND_5_o_op1[6]_LessThan_46_o_mmx_out4
                                                       test/alu/adder/GND_5_o_op1[6]_LessThan_46_o41
    SLICE_X5Y29.B4       net (fanout=5)        1.004   test/alu/GND_5_o_op1[6]_LessThan_46_o_mmx_out4
    SLICE_X5Y29.B        Tilo                  0.259   test/alu/Mmux_out7311
                                                       test/alu/Mmux_out73113
    SLICE_X13Y11.C5      net (fanout=3)        2.269   test/alu/Mmux_out7311
    SLICE_X13Y11.C       Tilo                  0.259   test/alu/N465
                                                       test/alu/Mmux_out7331_SW2_F
    SLICE_X12Y11.D1      net (fanout=1)        0.803   test/alu/N465
    SLICE_X12Y11.CMUX    Topdc                 0.456   test/alu/N466
                                                       test/alu/Mmux_out710_F
                                                       test/alu/Mmux_out710
    SLICE_X8Y18.B6       net (fanout=2)        1.015   test/alu/Mmux_out710
    SLICE_X8Y18.B        Tilo                  0.254   M_test_out[6]
                                                       test/alu/Mmux_out714
    SLICE_X12Y22.C1      net (fanout=16)       1.674   M_test_out[6]
    SLICE_X12Y22.C       Tilo                  0.255   test/N414
                                                       test/M_state_q_FSM_FFd3-In6
    SLICE_X10Y21.B6      net (fanout=1)        0.872   test/M_state_q_FSM_FFd3-In6
    SLICE_X10Y21.B       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       test/M_state_q_FSM_FFd3-In8
    SLICE_X10Y21.C4      net (fanout=1)        0.371   test/M_state_q_FSM_FFd3-In8
    SLICE_X10Y21.C       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       test/M_state_q_FSM_FFd3-In10
    SLICE_X12Y24.C4      net (fanout=3)        1.318   test/M_state_q_FSM_FFd3-In
    SLICE_X12Y24.CLK     Tas                   0.319   test/M_state_q_FSM_FFd3_1
                                                       test/M_state_q_FSM_FFd3-In_rt_pack_1
                                                       test/M_state_q_FSM_FFd3_2
    -------------------------------------------------  ---------------------------
    Total                                     17.992ns (3.474ns logic, 14.518ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack:                  1.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_2 (FF)
  Destination:          test/M_state_q_FSM_FFd4_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.996ns (Levels of Logic = 11)
  Clock Path Skew:      -0.014ns (0.185 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_2 to test/M_state_q_FSM_FFd4_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y21.BQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_2
    SLICE_X12Y28.A1      net (fanout=6)        2.207   test/M_state_q_FSM_FFd1_2
    SLICE_X12Y28.A       Tilo                  0.254   test/alu/adder/op1[7]_op1[7]_OR_40_o3
                                                       test/Mmux_M_alu_op181
    SLICE_X12Y15.A1      net (fanout=45)       3.512   test/M_alu_op1[4]
    SLICE_X12Y15.A       Tilo                  0.254   test/alu/adder/N225
                                                       test/alu/adder/Mmux__n0518211
    SLICE_X13Y14.A6      net (fanout=4)        0.348   test/alu/Mmux__n051821
    SLICE_X13Y14.A       Tilo                  0.259   test/alu/_n0518[3]
                                                       test/alu/adder/Madd_n0237_lut<2>
    SLICE_X12Y14.B2      net (fanout=9)        0.544   test/alu/Madd_n0237_lut[2]
    SLICE_X12Y14.B       Tilo                  0.254   test/alu/Mmux_out211
                                                       test/alu/Mmux_out212
    SLICE_X12Y14.C3      net (fanout=1)        0.788   test/alu/Mmux_out215
    SLICE_X12Y14.C       Tilo                  0.255   test/alu/Mmux_out211
                                                       test/alu/Mmux_out215
    SLICE_X13Y27.A2      net (fanout=2)        1.737   test/alu/Mmux_out218
    SLICE_X13Y27.A       Tilo                  0.259   test/alu/N342
                                                       test/alu/Mmux_out216_SW0
    SLICE_X11Y21.B5      net (fanout=3)        1.167   test/alu/N341
    SLICE_X11Y21.B       Tilo                  0.259   test/M_state_q_FSM_FFd4-In12
                                                       test/alu/Mmux_out216_2
    SLICE_X11Y21.C6      net (fanout=6)        2.215   test/Mmux_out2162
    SLICE_X11Y21.C       Tilo                  0.259   test/M_state_q_FSM_FFd4-In12
                                                       test/M_state_q_FSM_FFd4-In12_SW2
    SLICE_X11Y21.D5      net (fanout=1)        0.234   test/N390
    SLICE_X11Y21.D       Tilo                  0.259   test/M_state_q_FSM_FFd4-In12
                                                       test/M_state_q_FSM_FFd4-In12
    SLICE_X11Y22.B3      net (fanout=1)        0.554   test/M_state_q_FSM_FFd4-In12
    SLICE_X11Y22.B       Tilo                  0.259   M_state_q_FSM_FFd4
                                                       test/M_state_q_FSM_FFd4-In14
    SLICE_X11Y22.A5      net (fanout=1)        0.230   test/M_state_q_FSM_FFd4-In14
    SLICE_X11Y22.A       Tilo                  0.259   M_state_q_FSM_FFd4
                                                       test/M_state_q_FSM_FFd4-In15
    SLICE_X13Y22.CX      net (fanout=3)        1.086   test/M_state_q_FSM_FFd4-In
    SLICE_X13Y22.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd4_3
                                                       test/M_state_q_FSM_FFd4_3
    -------------------------------------------------  ---------------------------
    Total                                     17.996ns (3.374ns logic, 14.622ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack:                  1.964ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_2 (FF)
  Destination:          test/M_state_q_FSM_FFd3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.979ns (Levels of Logic = 11)
  Clock Path Skew:      -0.022ns (0.283 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_2 to test/M_state_q_FSM_FFd3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y21.BQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_2
    SLICE_X12Y28.A1      net (fanout=6)        2.207   test/M_state_q_FSM_FFd1_2
    SLICE_X12Y28.A       Tilo                  0.254   test/alu/adder/op1[7]_op1[7]_OR_40_o3
                                                       test/Mmux_M_alu_op181
    SLICE_X3Y27.A2       net (fanout=45)       2.434   test/M_alu_op1[4]
    SLICE_X3Y27.A        Tilo                  0.259   test/alu/GND_5_o_op1[6]_LessThan_46_o_mmx_out4
                                                       test/alu/adder/GND_5_o_op1[6]_LessThan_46_o421
    SLICE_X5Y29.A1       net (fanout=5)        1.399   test/alu/GND_5_o_op1[6]_LessThan_46_o42
    SLICE_X5Y29.A        Tilo                  0.259   test/alu/Mmux_out7311
                                                       test/alu/Mmux_out73112
    SLICE_X5Y29.B6       net (fanout=1)        0.143   test/alu/Mmux_out73112
    SLICE_X5Y29.B        Tilo                  0.259   test/alu/Mmux_out7311
                                                       test/alu/Mmux_out73113
    SLICE_X13Y11.C5      net (fanout=3)        2.269   test/alu/Mmux_out7311
    SLICE_X13Y11.C       Tilo                  0.259   test/alu/N465
                                                       test/alu/Mmux_out7331_SW2_F
    SLICE_X12Y11.D1      net (fanout=1)        0.803   test/alu/N465
    SLICE_X12Y11.CMUX    Topdc                 0.456   test/alu/N466
                                                       test/alu/Mmux_out710_F
                                                       test/alu/Mmux_out710
    SLICE_X8Y18.B6       net (fanout=2)        1.015   test/alu/Mmux_out710
    SLICE_X8Y18.B        Tilo                  0.254   M_test_out[6]
                                                       test/alu/Mmux_out714
    SLICE_X12Y22.C1      net (fanout=16)       1.674   M_test_out[6]
    SLICE_X12Y22.C       Tilo                  0.255   test/N414
                                                       test/M_state_q_FSM_FFd3-In6
    SLICE_X10Y21.B6      net (fanout=1)        0.872   test/M_state_q_FSM_FFd3-In6
    SLICE_X10Y21.B       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       test/M_state_q_FSM_FFd3-In8
    SLICE_X10Y21.C4      net (fanout=1)        0.371   test/M_state_q_FSM_FFd3-In8
    SLICE_X10Y21.C       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       test/M_state_q_FSM_FFd3-In10
    SLICE_X12Y24.C4      net (fanout=3)        1.318   test/M_state_q_FSM_FFd3-In
    SLICE_X12Y24.CLK     Tas                   0.319   test/M_state_q_FSM_FFd3_1
                                                       test/M_state_q_FSM_FFd3-In_rt_pack_1
                                                       test/M_state_q_FSM_FFd3_2
    -------------------------------------------------  ---------------------------
    Total                                     17.979ns (3.474ns logic, 14.505ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack:                  1.972ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_2 (FF)
  Destination:          test/M_state_q_FSM_FFd3_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.971ns (Levels of Logic = 11)
  Clock Path Skew:      -0.022ns (0.283 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_2 to test/M_state_q_FSM_FFd3_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y21.BQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_2
    SLICE_X12Y28.A1      net (fanout=6)        2.207   test/M_state_q_FSM_FFd1_2
    SLICE_X12Y28.A       Tilo                  0.254   test/alu/adder/op1[7]_op1[7]_OR_40_o3
                                                       test/Mmux_M_alu_op181
    SLICE_X3Y27.A2       net (fanout=45)       2.434   test/M_alu_op1[4]
    SLICE_X3Y27.A        Tilo                  0.259   test/alu/GND_5_o_op1[6]_LessThan_46_o_mmx_out4
                                                       test/alu/adder/GND_5_o_op1[6]_LessThan_46_o421
    SLICE_X3Y27.C2       net (fanout=5)        0.551   test/alu/GND_5_o_op1[6]_LessThan_46_o42
    SLICE_X3Y27.C        Tilo                  0.259   test/alu/GND_5_o_op1[6]_LessThan_46_o_mmx_out4
                                                       test/alu/adder/GND_5_o_op1[6]_LessThan_46_o41
    SLICE_X5Y29.B4       net (fanout=5)        1.004   test/alu/GND_5_o_op1[6]_LessThan_46_o_mmx_out4
    SLICE_X5Y29.B        Tilo                  0.259   test/alu/Mmux_out7311
                                                       test/alu/Mmux_out73113
    SLICE_X13Y11.C5      net (fanout=3)        2.269   test/alu/Mmux_out7311
    SLICE_X13Y11.C       Tilo                  0.259   test/alu/N465
                                                       test/alu/Mmux_out7331_SW2_F
    SLICE_X12Y11.D1      net (fanout=1)        0.803   test/alu/N465
    SLICE_X12Y11.CMUX    Topdc                 0.456   test/alu/N466
                                                       test/alu/Mmux_out710_F
                                                       test/alu/Mmux_out710
    SLICE_X8Y18.B6       net (fanout=2)        1.015   test/alu/Mmux_out710
    SLICE_X8Y18.B        Tilo                  0.254   M_test_out[6]
                                                       test/alu/Mmux_out714
    SLICE_X12Y22.C1      net (fanout=16)       1.674   M_test_out[6]
    SLICE_X12Y22.C       Tilo                  0.255   test/N414
                                                       test/M_state_q_FSM_FFd3-In6
    SLICE_X10Y21.B6      net (fanout=1)        0.872   test/M_state_q_FSM_FFd3-In6
    SLICE_X10Y21.B       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       test/M_state_q_FSM_FFd3-In8
    SLICE_X10Y21.C4      net (fanout=1)        0.371   test/M_state_q_FSM_FFd3-In8
    SLICE_X10Y21.C       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       test/M_state_q_FSM_FFd3-In10
    SLICE_X12Y24.B4      net (fanout=3)        1.297   test/M_state_q_FSM_FFd3-In
    SLICE_X12Y24.CLK     Tas                   0.319   test/M_state_q_FSM_FFd3_1
                                                       test/M_state_q_FSM_FFd3-In_rt
                                                       test/M_state_q_FSM_FFd3_3
    -------------------------------------------------  ---------------------------
    Total                                     17.971ns (3.474ns logic, 14.497ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack:                  1.985ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_2 (FF)
  Destination:          test/M_state_q_FSM_FFd3_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.958ns (Levels of Logic = 11)
  Clock Path Skew:      -0.022ns (0.283 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_2 to test/M_state_q_FSM_FFd3_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y21.BQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_2
    SLICE_X12Y28.A1      net (fanout=6)        2.207   test/M_state_q_FSM_FFd1_2
    SLICE_X12Y28.A       Tilo                  0.254   test/alu/adder/op1[7]_op1[7]_OR_40_o3
                                                       test/Mmux_M_alu_op181
    SLICE_X3Y27.A2       net (fanout=45)       2.434   test/M_alu_op1[4]
    SLICE_X3Y27.A        Tilo                  0.259   test/alu/GND_5_o_op1[6]_LessThan_46_o_mmx_out4
                                                       test/alu/adder/GND_5_o_op1[6]_LessThan_46_o421
    SLICE_X5Y29.A1       net (fanout=5)        1.399   test/alu/GND_5_o_op1[6]_LessThan_46_o42
    SLICE_X5Y29.A        Tilo                  0.259   test/alu/Mmux_out7311
                                                       test/alu/Mmux_out73112
    SLICE_X5Y29.B6       net (fanout=1)        0.143   test/alu/Mmux_out73112
    SLICE_X5Y29.B        Tilo                  0.259   test/alu/Mmux_out7311
                                                       test/alu/Mmux_out73113
    SLICE_X13Y11.C5      net (fanout=3)        2.269   test/alu/Mmux_out7311
    SLICE_X13Y11.C       Tilo                  0.259   test/alu/N465
                                                       test/alu/Mmux_out7331_SW2_F
    SLICE_X12Y11.D1      net (fanout=1)        0.803   test/alu/N465
    SLICE_X12Y11.CMUX    Topdc                 0.456   test/alu/N466
                                                       test/alu/Mmux_out710_F
                                                       test/alu/Mmux_out710
    SLICE_X8Y18.B6       net (fanout=2)        1.015   test/alu/Mmux_out710
    SLICE_X8Y18.B        Tilo                  0.254   M_test_out[6]
                                                       test/alu/Mmux_out714
    SLICE_X12Y22.C1      net (fanout=16)       1.674   M_test_out[6]
    SLICE_X12Y22.C       Tilo                  0.255   test/N414
                                                       test/M_state_q_FSM_FFd3-In6
    SLICE_X10Y21.B6      net (fanout=1)        0.872   test/M_state_q_FSM_FFd3-In6
    SLICE_X10Y21.B       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       test/M_state_q_FSM_FFd3-In8
    SLICE_X10Y21.C4      net (fanout=1)        0.371   test/M_state_q_FSM_FFd3-In8
    SLICE_X10Y21.C       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       test/M_state_q_FSM_FFd3-In10
    SLICE_X12Y24.B4      net (fanout=3)        1.297   test/M_state_q_FSM_FFd3-In
    SLICE_X12Y24.CLK     Tas                   0.319   test/M_state_q_FSM_FFd3_1
                                                       test/M_state_q_FSM_FFd3-In_rt
                                                       test/M_state_q_FSM_FFd3_3
    -------------------------------------------------  ---------------------------
    Total                                     17.958ns (3.474ns logic, 14.484ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack:                  1.996ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_2 (FF)
  Destination:          test/M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.947ns (Levels of Logic = 9)
  Clock Path Skew:      -0.022ns (0.283 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_2 to test/M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y21.BQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_2
    SLICE_X12Y28.A1      net (fanout=6)        2.207   test/M_state_q_FSM_FFd1_2
    SLICE_X12Y28.A       Tilo                  0.254   test/alu/adder/op1[7]_op1[7]_OR_40_o3
                                                       test/Mmux_M_alu_op181
    DSP48_X0Y5.B4        net (fanout=45)       1.721   test/M_alu_op1[4]
    DSP48_X0Y5.M6        Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0189
                                                       test/alu/adder/Mmult_n0189
    SLICE_X12Y12.CX      net (fanout=2)        1.591   test/alu/n0189[6]
    SLICE_X12Y12.CMUX    Tcxc                  0.182   test/alu/Mmux_out733
                                                       test/alu/Mmux_out75_SW1
    SLICE_X12Y12.A1      net (fanout=1)        0.795   test/alu/N76
    SLICE_X12Y12.A       Tilo                  0.254   test/alu/Mmux_out733
                                                       test/alu/Mmux_out76
    SLICE_X8Y18.B5       net (fanout=2)        1.177   test/alu/Mmux_out76
    SLICE_X8Y18.B        Tilo                  0.254   M_test_out[6]
                                                       test/alu/Mmux_out714
    SLICE_X12Y22.C1      net (fanout=16)       1.674   M_test_out[6]
    SLICE_X12Y22.C       Tilo                  0.255   test/N414
                                                       test/M_state_q_FSM_FFd3-In6
    SLICE_X10Y21.B6      net (fanout=1)        0.872   test/M_state_q_FSM_FFd3-In6
    SLICE_X10Y21.B       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       test/M_state_q_FSM_FFd3-In8
    SLICE_X10Y21.C4      net (fanout=1)        0.371   test/M_state_q_FSM_FFd3-In8
    SLICE_X10Y21.C       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       test/M_state_q_FSM_FFd3-In10
    SLICE_X12Y24.D5      net (fanout=3)        1.227   test/M_state_q_FSM_FFd3-In
    SLICE_X12Y24.CLK     Tas                   0.319   test/M_state_q_FSM_FFd3_1
                                                       test/M_state_q_FSM_FFd3-In_rt_pack_2
                                                       test/M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     17.947ns (6.312ns logic, 11.635ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack:                  2.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_2 (FF)
  Destination:          test/M_state_q_FSM_FFd4_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.944ns (Levels of Logic = 11)
  Clock Path Skew:      -0.014ns (0.185 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_2 to test/M_state_q_FSM_FFd4_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y21.BQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_2
    SLICE_X12Y28.A1      net (fanout=6)        2.207   test/M_state_q_FSM_FFd1_2
    SLICE_X12Y28.A       Tilo                  0.254   test/alu/adder/op1[7]_op1[7]_OR_40_o3
                                                       test/Mmux_M_alu_op181
    SLICE_X12Y15.A1      net (fanout=45)       3.512   test/M_alu_op1[4]
    SLICE_X12Y15.A       Tilo                  0.254   test/alu/adder/N225
                                                       test/alu/adder/Mmux__n0518211
    SLICE_X13Y14.A6      net (fanout=4)        0.348   test/alu/Mmux__n051821
    SLICE_X13Y14.A       Tilo                  0.259   test/alu/_n0518[3]
                                                       test/alu/adder/Madd_n0237_lut<2>
    SLICE_X13Y14.C2      net (fanout=9)        0.551   test/alu/Madd_n0237_lut[2]
    SLICE_X13Y14.C       Tilo                  0.259   test/alu/_n0518[3]
                                                       test/alu/Mmux_out214
    SLICE_X12Y14.C1      net (fanout=1)        0.724   test/alu/Mmux_out217
    SLICE_X12Y14.C       Tilo                  0.255   test/alu/Mmux_out211
                                                       test/alu/Mmux_out215
    SLICE_X13Y27.A2      net (fanout=2)        1.737   test/alu/Mmux_out218
    SLICE_X13Y27.A       Tilo                  0.259   test/alu/N342
                                                       test/alu/Mmux_out216_SW0
    SLICE_X11Y21.B5      net (fanout=3)        1.167   test/alu/N341
    SLICE_X11Y21.B       Tilo                  0.259   test/M_state_q_FSM_FFd4-In12
                                                       test/alu/Mmux_out216_2
    SLICE_X11Y21.C6      net (fanout=6)        2.215   test/Mmux_out2162
    SLICE_X11Y21.C       Tilo                  0.259   test/M_state_q_FSM_FFd4-In12
                                                       test/M_state_q_FSM_FFd4-In12_SW2
    SLICE_X11Y21.D5      net (fanout=1)        0.234   test/N390
    SLICE_X11Y21.D       Tilo                  0.259   test/M_state_q_FSM_FFd4-In12
                                                       test/M_state_q_FSM_FFd4-In12
    SLICE_X11Y22.B3      net (fanout=1)        0.554   test/M_state_q_FSM_FFd4-In12
    SLICE_X11Y22.B       Tilo                  0.259   M_state_q_FSM_FFd4
                                                       test/M_state_q_FSM_FFd4-In14
    SLICE_X11Y22.A5      net (fanout=1)        0.230   test/M_state_q_FSM_FFd4-In14
    SLICE_X11Y22.A       Tilo                  0.259   M_state_q_FSM_FFd4
                                                       test/M_state_q_FSM_FFd4-In15
    SLICE_X13Y22.CX      net (fanout=3)        1.086   test/M_state_q_FSM_FFd4-In
    SLICE_X13Y22.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd4_3
                                                       test/M_state_q_FSM_FFd4_3
    -------------------------------------------------  ---------------------------
    Total                                     17.944ns (3.379ns logic, 14.565ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack:                  2.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd2_1 (FF)
  Destination:          test/M_state_q_FSM_FFd3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.914ns (Levels of Logic = 9)
  Clock Path Skew:      -0.028ns (0.283 - 0.311)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd2_1 to test/M_state_q_FSM_FFd3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y18.BQ      Tcko                  0.430   test/M_state_q_FSM_FFd2_1
                                                       test/M_state_q_FSM_FFd2_1
    SLICE_X14Y30.A3      net (fanout=18)       1.955   test/M_state_q_FSM_FFd2_1
    SLICE_X14Y30.A       Tilo                  0.235   test/alu/op1[7]_op1[7]_mux_34_OUT[3]
                                                       test/Mmux_M_alu_op1121
    DSP48_X0Y5.B7        net (fanout=61)       2.102   test/M_alu_op1[7]
    DSP48_X0Y5.M6        Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0189
                                                       test/alu/adder/Mmult_n0189
    SLICE_X13Y16.D5      net (fanout=2)        1.288   test/alu/n0189[6]
    SLICE_X13Y16.D       Tilo                  0.259   test/alu/N75
                                                       test/alu/Mmux_out75_SW0
    SLICE_X12Y12.A3      net (fanout=1)        0.787   test/alu/N75
    SLICE_X12Y12.A       Tilo                  0.254   test/alu/Mmux_out733
                                                       test/alu/Mmux_out76
    SLICE_X8Y18.B5       net (fanout=2)        1.177   test/alu/Mmux_out76
    SLICE_X8Y18.B        Tilo                  0.254   M_test_out[6]
                                                       test/alu/Mmux_out714
    SLICE_X12Y22.C1      net (fanout=16)       1.674   M_test_out[6]
    SLICE_X12Y22.C       Tilo                  0.255   test/N414
                                                       test/M_state_q_FSM_FFd3-In6
    SLICE_X10Y21.B6      net (fanout=1)        0.872   test/M_state_q_FSM_FFd3-In6
    SLICE_X10Y21.B       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       test/M_state_q_FSM_FFd3-In8
    SLICE_X10Y21.C4      net (fanout=1)        0.371   test/M_state_q_FSM_FFd3-In8
    SLICE_X10Y21.C       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       test/M_state_q_FSM_FFd3-In10
    SLICE_X12Y24.C4      net (fanout=3)        1.318   test/M_state_q_FSM_FFd3-In
    SLICE_X12Y24.CLK     Tas                   0.319   test/M_state_q_FSM_FFd3_1
                                                       test/M_state_q_FSM_FFd3-In_rt_pack_1
                                                       test/M_state_q_FSM_FFd3_2
    -------------------------------------------------  ---------------------------
    Total                                     17.914ns (6.370ns logic, 11.544ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack:                  2.042ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_2 (FF)
  Destination:          test/M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.901ns (Levels of Logic = 11)
  Clock Path Skew:      -0.022ns (0.283 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_2 to test/M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y21.BQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_2
    SLICE_X12Y28.A1      net (fanout=6)        2.207   test/M_state_q_FSM_FFd1_2
    SLICE_X12Y28.A       Tilo                  0.254   test/alu/adder/op1[7]_op1[7]_OR_40_o3
                                                       test/Mmux_M_alu_op181
    SLICE_X3Y27.A2       net (fanout=45)       2.434   test/M_alu_op1[4]
    SLICE_X3Y27.A        Tilo                  0.259   test/alu/GND_5_o_op1[6]_LessThan_46_o_mmx_out4
                                                       test/alu/adder/GND_5_o_op1[6]_LessThan_46_o421
    SLICE_X3Y27.C2       net (fanout=5)        0.551   test/alu/GND_5_o_op1[6]_LessThan_46_o42
    SLICE_X3Y27.C        Tilo                  0.259   test/alu/GND_5_o_op1[6]_LessThan_46_o_mmx_out4
                                                       test/alu/adder/GND_5_o_op1[6]_LessThan_46_o41
    SLICE_X5Y29.B4       net (fanout=5)        1.004   test/alu/GND_5_o_op1[6]_LessThan_46_o_mmx_out4
    SLICE_X5Y29.B        Tilo                  0.259   test/alu/Mmux_out7311
                                                       test/alu/Mmux_out73113
    SLICE_X13Y11.C5      net (fanout=3)        2.269   test/alu/Mmux_out7311
    SLICE_X13Y11.C       Tilo                  0.259   test/alu/N465
                                                       test/alu/Mmux_out7331_SW2_F
    SLICE_X12Y11.D1      net (fanout=1)        0.803   test/alu/N465
    SLICE_X12Y11.CMUX    Topdc                 0.456   test/alu/N466
                                                       test/alu/Mmux_out710_F
                                                       test/alu/Mmux_out710
    SLICE_X8Y18.B6       net (fanout=2)        1.015   test/alu/Mmux_out710
    SLICE_X8Y18.B        Tilo                  0.254   M_test_out[6]
                                                       test/alu/Mmux_out714
    SLICE_X12Y22.C1      net (fanout=16)       1.674   M_test_out[6]
    SLICE_X12Y22.C       Tilo                  0.255   test/N414
                                                       test/M_state_q_FSM_FFd3-In6
    SLICE_X10Y21.B6      net (fanout=1)        0.872   test/M_state_q_FSM_FFd3-In6
    SLICE_X10Y21.B       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       test/M_state_q_FSM_FFd3-In8
    SLICE_X10Y21.C4      net (fanout=1)        0.371   test/M_state_q_FSM_FFd3-In8
    SLICE_X10Y21.C       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       test/M_state_q_FSM_FFd3-In10
    SLICE_X12Y24.D5      net (fanout=3)        1.227   test/M_state_q_FSM_FFd3-In
    SLICE_X12Y24.CLK     Tas                   0.319   test/M_state_q_FSM_FFd3_1
                                                       test/M_state_q_FSM_FFd3-In_rt_pack_2
                                                       test/M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     17.901ns (3.474ns logic, 14.427ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack:                  2.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd2_1 (FF)
  Destination:          test/M_state_q_FSM_FFd3_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.893ns (Levels of Logic = 9)
  Clock Path Skew:      -0.028ns (0.283 - 0.311)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd2_1 to test/M_state_q_FSM_FFd3_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y18.BQ      Tcko                  0.430   test/M_state_q_FSM_FFd2_1
                                                       test/M_state_q_FSM_FFd2_1
    SLICE_X14Y30.A3      net (fanout=18)       1.955   test/M_state_q_FSM_FFd2_1
    SLICE_X14Y30.A       Tilo                  0.235   test/alu/op1[7]_op1[7]_mux_34_OUT[3]
                                                       test/Mmux_M_alu_op1121
    DSP48_X0Y5.B7        net (fanout=61)       2.102   test/M_alu_op1[7]
    DSP48_X0Y5.M6        Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0189
                                                       test/alu/adder/Mmult_n0189
    SLICE_X13Y16.D5      net (fanout=2)        1.288   test/alu/n0189[6]
    SLICE_X13Y16.D       Tilo                  0.259   test/alu/N75
                                                       test/alu/Mmux_out75_SW0
    SLICE_X12Y12.A3      net (fanout=1)        0.787   test/alu/N75
    SLICE_X12Y12.A       Tilo                  0.254   test/alu/Mmux_out733
                                                       test/alu/Mmux_out76
    SLICE_X8Y18.B5       net (fanout=2)        1.177   test/alu/Mmux_out76
    SLICE_X8Y18.B        Tilo                  0.254   M_test_out[6]
                                                       test/alu/Mmux_out714
    SLICE_X12Y22.C1      net (fanout=16)       1.674   M_test_out[6]
    SLICE_X12Y22.C       Tilo                  0.255   test/N414
                                                       test/M_state_q_FSM_FFd3-In6
    SLICE_X10Y21.B6      net (fanout=1)        0.872   test/M_state_q_FSM_FFd3-In6
    SLICE_X10Y21.B       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       test/M_state_q_FSM_FFd3-In8
    SLICE_X10Y21.C4      net (fanout=1)        0.371   test/M_state_q_FSM_FFd3-In8
    SLICE_X10Y21.C       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       test/M_state_q_FSM_FFd3-In10
    SLICE_X12Y24.B4      net (fanout=3)        1.297   test/M_state_q_FSM_FFd3-In
    SLICE_X12Y24.CLK     Tas                   0.319   test/M_state_q_FSM_FFd3_1
                                                       test/M_state_q_FSM_FFd3-In_rt
                                                       test/M_state_q_FSM_FFd3_3
    -------------------------------------------------  ---------------------------
    Total                                     17.893ns (6.370ns logic, 11.523ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack:                  2.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_2 (FF)
  Destination:          test/M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.888ns (Levels of Logic = 11)
  Clock Path Skew:      -0.022ns (0.283 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_2 to test/M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y21.BQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_2
    SLICE_X12Y28.A1      net (fanout=6)        2.207   test/M_state_q_FSM_FFd1_2
    SLICE_X12Y28.A       Tilo                  0.254   test/alu/adder/op1[7]_op1[7]_OR_40_o3
                                                       test/Mmux_M_alu_op181
    SLICE_X3Y27.A2       net (fanout=45)       2.434   test/M_alu_op1[4]
    SLICE_X3Y27.A        Tilo                  0.259   test/alu/GND_5_o_op1[6]_LessThan_46_o_mmx_out4
                                                       test/alu/adder/GND_5_o_op1[6]_LessThan_46_o421
    SLICE_X5Y29.A1       net (fanout=5)        1.399   test/alu/GND_5_o_op1[6]_LessThan_46_o42
    SLICE_X5Y29.A        Tilo                  0.259   test/alu/Mmux_out7311
                                                       test/alu/Mmux_out73112
    SLICE_X5Y29.B6       net (fanout=1)        0.143   test/alu/Mmux_out73112
    SLICE_X5Y29.B        Tilo                  0.259   test/alu/Mmux_out7311
                                                       test/alu/Mmux_out73113
    SLICE_X13Y11.C5      net (fanout=3)        2.269   test/alu/Mmux_out7311
    SLICE_X13Y11.C       Tilo                  0.259   test/alu/N465
                                                       test/alu/Mmux_out7331_SW2_F
    SLICE_X12Y11.D1      net (fanout=1)        0.803   test/alu/N465
    SLICE_X12Y11.CMUX    Topdc                 0.456   test/alu/N466
                                                       test/alu/Mmux_out710_F
                                                       test/alu/Mmux_out710
    SLICE_X8Y18.B6       net (fanout=2)        1.015   test/alu/Mmux_out710
    SLICE_X8Y18.B        Tilo                  0.254   M_test_out[6]
                                                       test/alu/Mmux_out714
    SLICE_X12Y22.C1      net (fanout=16)       1.674   M_test_out[6]
    SLICE_X12Y22.C       Tilo                  0.255   test/N414
                                                       test/M_state_q_FSM_FFd3-In6
    SLICE_X10Y21.B6      net (fanout=1)        0.872   test/M_state_q_FSM_FFd3-In6
    SLICE_X10Y21.B       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       test/M_state_q_FSM_FFd3-In8
    SLICE_X10Y21.C4      net (fanout=1)        0.371   test/M_state_q_FSM_FFd3-In8
    SLICE_X10Y21.C       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       test/M_state_q_FSM_FFd3-In10
    SLICE_X12Y24.D5      net (fanout=3)        1.227   test/M_state_q_FSM_FFd3-In
    SLICE_X12Y24.CLK     Tas                   0.319   test/M_state_q_FSM_FFd3_1
                                                       test/M_state_q_FSM_FFd3-In_rt_pack_2
                                                       test/M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     17.888ns (3.474ns logic, 14.414ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack:                  2.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_2 (FF)
  Destination:          test/M_state_q_FSM_FFd3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.880ns (Levels of Logic = 11)
  Clock Path Skew:      -0.022ns (0.283 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_2 to test/M_state_q_FSM_FFd3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y21.BQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_2
    SLICE_X12Y28.A1      net (fanout=6)        2.207   test/M_state_q_FSM_FFd1_2
    SLICE_X12Y28.A       Tilo                  0.254   test/alu/adder/op1[7]_op1[7]_OR_40_o3
                                                       test/Mmux_M_alu_op181
    SLICE_X12Y15.A1      net (fanout=45)       3.512   test/M_alu_op1[4]
    SLICE_X12Y15.A       Tilo                  0.254   test/alu/adder/N225
                                                       test/alu/adder/Mmux__n0518211
    SLICE_X13Y14.A6      net (fanout=4)        0.348   test/alu/Mmux__n051821
    SLICE_X13Y14.A       Tilo                  0.259   test/alu/_n0518[3]
                                                       test/alu/adder/Madd_n0237_lut<2>
    SLICE_X12Y14.B2      net (fanout=9)        0.544   test/alu/Madd_n0237_lut[2]
    SLICE_X12Y14.B       Tilo                  0.254   test/alu/Mmux_out211
                                                       test/alu/Mmux_out212
    SLICE_X12Y14.C3      net (fanout=1)        0.788   test/alu/Mmux_out215
    SLICE_X12Y14.C       Tilo                  0.255   test/alu/Mmux_out211
                                                       test/alu/Mmux_out215
    SLICE_X13Y27.A2      net (fanout=2)        1.737   test/alu/Mmux_out218
    SLICE_X13Y27.A       Tilo                  0.259   test/alu/N342
                                                       test/alu/Mmux_out216_SW0
    SLICE_X8Y21.A6       net (fanout=3)        1.104   test/alu/N341
    SLICE_X8Y21.A        Tilo                  0.254   test/M_alu_out[7]_GND_3_o_equal_78_o<7>1
                                                       test/alu/Mmux_out216
    SLICE_X6Y21.D2       net (fanout=15)       1.017   M_test_out[1]
    SLICE_X6Y21.CMUX     Topdc                 0.402   test/N274
                                                       test/M_alu_out[7]_GND_3_o_equal_167_o<7>21_SW2_F
                                                       test/M_alu_out[7]_GND_3_o_equal_167_o<7>21_SW2
    SLICE_X6Y21.A1       net (fanout=1)        0.761   test/N273
    SLICE_X6Y21.A        Tilo                  0.235   test/N274
                                                       test/M_state_q_FSM_FFd3-In9
    SLICE_X10Y21.C2      net (fanout=1)        1.134   test/M_state_q_FSM_FFd3-In9
    SLICE_X10Y21.C       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       test/M_state_q_FSM_FFd3-In10
    SLICE_X12Y24.C4      net (fanout=3)        1.318   test/M_state_q_FSM_FFd3-In
    SLICE_X12Y24.CLK     Tas                   0.319   test/M_state_q_FSM_FFd3_1
                                                       test/M_state_q_FSM_FFd3-In_rt_pack_1
                                                       test/M_state_q_FSM_FFd3_2
    -------------------------------------------------  ---------------------------
    Total                                     17.880ns (3.410ns logic, 14.470ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack:                  2.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_2 (FF)
  Destination:          test/M_state_q_FSM_FFd3_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.859ns (Levels of Logic = 11)
  Clock Path Skew:      -0.022ns (0.283 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_2 to test/M_state_q_FSM_FFd3_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y21.BQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_2
    SLICE_X12Y28.A1      net (fanout=6)        2.207   test/M_state_q_FSM_FFd1_2
    SLICE_X12Y28.A       Tilo                  0.254   test/alu/adder/op1[7]_op1[7]_OR_40_o3
                                                       test/Mmux_M_alu_op181
    SLICE_X12Y15.A1      net (fanout=45)       3.512   test/M_alu_op1[4]
    SLICE_X12Y15.A       Tilo                  0.254   test/alu/adder/N225
                                                       test/alu/adder/Mmux__n0518211
    SLICE_X13Y14.A6      net (fanout=4)        0.348   test/alu/Mmux__n051821
    SLICE_X13Y14.A       Tilo                  0.259   test/alu/_n0518[3]
                                                       test/alu/adder/Madd_n0237_lut<2>
    SLICE_X12Y14.B2      net (fanout=9)        0.544   test/alu/Madd_n0237_lut[2]
    SLICE_X12Y14.B       Tilo                  0.254   test/alu/Mmux_out211
                                                       test/alu/Mmux_out212
    SLICE_X12Y14.C3      net (fanout=1)        0.788   test/alu/Mmux_out215
    SLICE_X12Y14.C       Tilo                  0.255   test/alu/Mmux_out211
                                                       test/alu/Mmux_out215
    SLICE_X13Y27.A2      net (fanout=2)        1.737   test/alu/Mmux_out218
    SLICE_X13Y27.A       Tilo                  0.259   test/alu/N342
                                                       test/alu/Mmux_out216_SW0
    SLICE_X8Y21.A6       net (fanout=3)        1.104   test/alu/N341
    SLICE_X8Y21.A        Tilo                  0.254   test/M_alu_out[7]_GND_3_o_equal_78_o<7>1
                                                       test/alu/Mmux_out216
    SLICE_X6Y21.D2       net (fanout=15)       1.017   M_test_out[1]
    SLICE_X6Y21.CMUX     Topdc                 0.402   test/N274
                                                       test/M_alu_out[7]_GND_3_o_equal_167_o<7>21_SW2_F
                                                       test/M_alu_out[7]_GND_3_o_equal_167_o<7>21_SW2
    SLICE_X6Y21.A1       net (fanout=1)        0.761   test/N273
    SLICE_X6Y21.A        Tilo                  0.235   test/N274
                                                       test/M_state_q_FSM_FFd3-In9
    SLICE_X10Y21.C2      net (fanout=1)        1.134   test/M_state_q_FSM_FFd3-In9
    SLICE_X10Y21.C       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       test/M_state_q_FSM_FFd3-In10
    SLICE_X12Y24.B4      net (fanout=3)        1.297   test/M_state_q_FSM_FFd3-In
    SLICE_X12Y24.CLK     Tas                   0.319   test/M_state_q_FSM_FFd3_1
                                                       test/M_state_q_FSM_FFd3-In_rt
                                                       test/M_state_q_FSM_FFd3_3
    -------------------------------------------------  ---------------------------
    Total                                     17.859ns (3.410ns logic, 14.449ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack:                  2.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_1 (FF)
  Destination:          test/M_state_q_FSM_FFd3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.850ns (Levels of Logic = 9)
  Clock Path Skew:      -0.022ns (0.283 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_1 to test/M_state_q_FSM_FFd3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y21.AQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_1
    SLICE_X14Y30.A2      net (fanout=22)       1.657   test/M_state_q_FSM_FFd1_1
    SLICE_X14Y30.A       Tilo                  0.235   test/alu/op1[7]_op1[7]_mux_34_OUT[3]
                                                       test/Mmux_M_alu_op1121
    DSP48_X0Y5.B7        net (fanout=61)       2.102   test/M_alu_op1[7]
    DSP48_X0Y5.M6        Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0189
                                                       test/alu/adder/Mmult_n0189
    SLICE_X12Y12.CX      net (fanout=2)        1.591   test/alu/n0189[6]
    SLICE_X12Y12.CMUX    Tcxc                  0.182   test/alu/Mmux_out733
                                                       test/alu/Mmux_out75_SW1
    SLICE_X12Y12.A1      net (fanout=1)        0.795   test/alu/N76
    SLICE_X12Y12.A       Tilo                  0.254   test/alu/Mmux_out733
                                                       test/alu/Mmux_out76
    SLICE_X8Y18.B5       net (fanout=2)        1.177   test/alu/Mmux_out76
    SLICE_X8Y18.B        Tilo                  0.254   M_test_out[6]
                                                       test/alu/Mmux_out714
    SLICE_X12Y22.C1      net (fanout=16)       1.674   M_test_out[6]
    SLICE_X12Y22.C       Tilo                  0.255   test/N414
                                                       test/M_state_q_FSM_FFd3-In6
    SLICE_X10Y21.B6      net (fanout=1)        0.872   test/M_state_q_FSM_FFd3-In6
    SLICE_X10Y21.B       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       test/M_state_q_FSM_FFd3-In8
    SLICE_X10Y21.C4      net (fanout=1)        0.371   test/M_state_q_FSM_FFd3-In8
    SLICE_X10Y21.C       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       test/M_state_q_FSM_FFd3-In10
    SLICE_X12Y24.C4      net (fanout=3)        1.318   test/M_state_q_FSM_FFd3-In
    SLICE_X12Y24.CLK     Tas                   0.319   test/M_state_q_FSM_FFd3_1
                                                       test/M_state_q_FSM_FFd3-In_rt_pack_1
                                                       test/M_state_q_FSM_FFd3_2
    -------------------------------------------------  ---------------------------
    Total                                     17.850ns (6.293ns logic, 11.557ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack:                  2.114ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd2_1 (FF)
  Destination:          test/M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.823ns (Levels of Logic = 9)
  Clock Path Skew:      -0.028ns (0.283 - 0.311)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd2_1 to test/M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y18.BQ      Tcko                  0.430   test/M_state_q_FSM_FFd2_1
                                                       test/M_state_q_FSM_FFd2_1
    SLICE_X14Y30.A3      net (fanout=18)       1.955   test/M_state_q_FSM_FFd2_1
    SLICE_X14Y30.A       Tilo                  0.235   test/alu/op1[7]_op1[7]_mux_34_OUT[3]
                                                       test/Mmux_M_alu_op1121
    DSP48_X0Y5.B7        net (fanout=61)       2.102   test/M_alu_op1[7]
    DSP48_X0Y5.M6        Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0189
                                                       test/alu/adder/Mmult_n0189
    SLICE_X13Y16.D5      net (fanout=2)        1.288   test/alu/n0189[6]
    SLICE_X13Y16.D       Tilo                  0.259   test/alu/N75
                                                       test/alu/Mmux_out75_SW0
    SLICE_X12Y12.A3      net (fanout=1)        0.787   test/alu/N75
    SLICE_X12Y12.A       Tilo                  0.254   test/alu/Mmux_out733
                                                       test/alu/Mmux_out76
    SLICE_X8Y18.B5       net (fanout=2)        1.177   test/alu/Mmux_out76
    SLICE_X8Y18.B        Tilo                  0.254   M_test_out[6]
                                                       test/alu/Mmux_out714
    SLICE_X12Y22.C1      net (fanout=16)       1.674   M_test_out[6]
    SLICE_X12Y22.C       Tilo                  0.255   test/N414
                                                       test/M_state_q_FSM_FFd3-In6
    SLICE_X10Y21.B6      net (fanout=1)        0.872   test/M_state_q_FSM_FFd3-In6
    SLICE_X10Y21.B       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       test/M_state_q_FSM_FFd3-In8
    SLICE_X10Y21.C4      net (fanout=1)        0.371   test/M_state_q_FSM_FFd3-In8
    SLICE_X10Y21.C       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       test/M_state_q_FSM_FFd3-In10
    SLICE_X12Y24.D5      net (fanout=3)        1.227   test/M_state_q_FSM_FFd3-In
    SLICE_X12Y24.CLK     Tas                   0.319   test/M_state_q_FSM_FFd3_1
                                                       test/M_state_q_FSM_FFd3-In_rt_pack_2
                                                       test/M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     17.823ns (6.370ns logic, 11.453ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack:                  2.114ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_1 (FF)
  Destination:          test/M_state_q_FSM_FFd3_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.829ns (Levels of Logic = 9)
  Clock Path Skew:      -0.022ns (0.283 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_1 to test/M_state_q_FSM_FFd3_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y21.AQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_1
    SLICE_X14Y30.A2      net (fanout=22)       1.657   test/M_state_q_FSM_FFd1_1
    SLICE_X14Y30.A       Tilo                  0.235   test/alu/op1[7]_op1[7]_mux_34_OUT[3]
                                                       test/Mmux_M_alu_op1121
    DSP48_X0Y5.B7        net (fanout=61)       2.102   test/M_alu_op1[7]
    DSP48_X0Y5.M6        Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0189
                                                       test/alu/adder/Mmult_n0189
    SLICE_X12Y12.CX      net (fanout=2)        1.591   test/alu/n0189[6]
    SLICE_X12Y12.CMUX    Tcxc                  0.182   test/alu/Mmux_out733
                                                       test/alu/Mmux_out75_SW1
    SLICE_X12Y12.A1      net (fanout=1)        0.795   test/alu/N76
    SLICE_X12Y12.A       Tilo                  0.254   test/alu/Mmux_out733
                                                       test/alu/Mmux_out76
    SLICE_X8Y18.B5       net (fanout=2)        1.177   test/alu/Mmux_out76
    SLICE_X8Y18.B        Tilo                  0.254   M_test_out[6]
                                                       test/alu/Mmux_out714
    SLICE_X12Y22.C1      net (fanout=16)       1.674   M_test_out[6]
    SLICE_X12Y22.C       Tilo                  0.255   test/N414
                                                       test/M_state_q_FSM_FFd3-In6
    SLICE_X10Y21.B6      net (fanout=1)        0.872   test/M_state_q_FSM_FFd3-In6
    SLICE_X10Y21.B       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       test/M_state_q_FSM_FFd3-In8
    SLICE_X10Y21.C4      net (fanout=1)        0.371   test/M_state_q_FSM_FFd3-In8
    SLICE_X10Y21.C       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       test/M_state_q_FSM_FFd3-In10
    SLICE_X12Y24.B4      net (fanout=3)        1.297   test/M_state_q_FSM_FFd3-In
    SLICE_X12Y24.CLK     Tas                   0.319   test/M_state_q_FSM_FFd3_1
                                                       test/M_state_q_FSM_FFd3-In_rt
                                                       test/M_state_q_FSM_FFd3_3
    -------------------------------------------------  ---------------------------
    Total                                     17.829ns (6.293ns logic, 11.536ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack:                  2.115ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_2 (FF)
  Destination:          test/M_state_q_FSM_FFd3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.828ns (Levels of Logic = 11)
  Clock Path Skew:      -0.022ns (0.283 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_2 to test/M_state_q_FSM_FFd3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y21.BQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_2
    SLICE_X12Y28.A1      net (fanout=6)        2.207   test/M_state_q_FSM_FFd1_2
    SLICE_X12Y28.A       Tilo                  0.254   test/alu/adder/op1[7]_op1[7]_OR_40_o3
                                                       test/Mmux_M_alu_op181
    SLICE_X12Y15.A1      net (fanout=45)       3.512   test/M_alu_op1[4]
    SLICE_X12Y15.A       Tilo                  0.254   test/alu/adder/N225
                                                       test/alu/adder/Mmux__n0518211
    SLICE_X13Y14.A6      net (fanout=4)        0.348   test/alu/Mmux__n051821
    SLICE_X13Y14.A       Tilo                  0.259   test/alu/_n0518[3]
                                                       test/alu/adder/Madd_n0237_lut<2>
    SLICE_X13Y14.C2      net (fanout=9)        0.551   test/alu/Madd_n0237_lut[2]
    SLICE_X13Y14.C       Tilo                  0.259   test/alu/_n0518[3]
                                                       test/alu/Mmux_out214
    SLICE_X12Y14.C1      net (fanout=1)        0.724   test/alu/Mmux_out217
    SLICE_X12Y14.C       Tilo                  0.255   test/alu/Mmux_out211
                                                       test/alu/Mmux_out215
    SLICE_X13Y27.A2      net (fanout=2)        1.737   test/alu/Mmux_out218
    SLICE_X13Y27.A       Tilo                  0.259   test/alu/N342
                                                       test/alu/Mmux_out216_SW0
    SLICE_X8Y21.A6       net (fanout=3)        1.104   test/alu/N341
    SLICE_X8Y21.A        Tilo                  0.254   test/M_alu_out[7]_GND_3_o_equal_78_o<7>1
                                                       test/alu/Mmux_out216
    SLICE_X6Y21.D2       net (fanout=15)       1.017   M_test_out[1]
    SLICE_X6Y21.CMUX     Topdc                 0.402   test/N274
                                                       test/M_alu_out[7]_GND_3_o_equal_167_o<7>21_SW2_F
                                                       test/M_alu_out[7]_GND_3_o_equal_167_o<7>21_SW2
    SLICE_X6Y21.A1       net (fanout=1)        0.761   test/N273
    SLICE_X6Y21.A        Tilo                  0.235   test/N274
                                                       test/M_state_q_FSM_FFd3-In9
    SLICE_X10Y21.C2      net (fanout=1)        1.134   test/M_state_q_FSM_FFd3-In9
    SLICE_X10Y21.C       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       test/M_state_q_FSM_FFd3-In10
    SLICE_X12Y24.C4      net (fanout=3)        1.318   test/M_state_q_FSM_FFd3-In
    SLICE_X12Y24.CLK     Tas                   0.319   test/M_state_q_FSM_FFd3_1
                                                       test/M_state_q_FSM_FFd3-In_rt_pack_1
                                                       test/M_state_q_FSM_FFd3_2
    -------------------------------------------------  ---------------------------
    Total                                     17.828ns (3.415ns logic, 14.413ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack:                  2.136ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_2 (FF)
  Destination:          test/M_state_q_FSM_FFd3_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.807ns (Levels of Logic = 11)
  Clock Path Skew:      -0.022ns (0.283 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_2 to test/M_state_q_FSM_FFd3_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y21.BQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_2
    SLICE_X12Y28.A1      net (fanout=6)        2.207   test/M_state_q_FSM_FFd1_2
    SLICE_X12Y28.A       Tilo                  0.254   test/alu/adder/op1[7]_op1[7]_OR_40_o3
                                                       test/Mmux_M_alu_op181
    SLICE_X12Y15.A1      net (fanout=45)       3.512   test/M_alu_op1[4]
    SLICE_X12Y15.A       Tilo                  0.254   test/alu/adder/N225
                                                       test/alu/adder/Mmux__n0518211
    SLICE_X13Y14.A6      net (fanout=4)        0.348   test/alu/Mmux__n051821
    SLICE_X13Y14.A       Tilo                  0.259   test/alu/_n0518[3]
                                                       test/alu/adder/Madd_n0237_lut<2>
    SLICE_X13Y14.C2      net (fanout=9)        0.551   test/alu/Madd_n0237_lut[2]
    SLICE_X13Y14.C       Tilo                  0.259   test/alu/_n0518[3]
                                                       test/alu/Mmux_out214
    SLICE_X12Y14.C1      net (fanout=1)        0.724   test/alu/Mmux_out217
    SLICE_X12Y14.C       Tilo                  0.255   test/alu/Mmux_out211
                                                       test/alu/Mmux_out215
    SLICE_X13Y27.A2      net (fanout=2)        1.737   test/alu/Mmux_out218
    SLICE_X13Y27.A       Tilo                  0.259   test/alu/N342
                                                       test/alu/Mmux_out216_SW0
    SLICE_X8Y21.A6       net (fanout=3)        1.104   test/alu/N341
    SLICE_X8Y21.A        Tilo                  0.254   test/M_alu_out[7]_GND_3_o_equal_78_o<7>1
                                                       test/alu/Mmux_out216
    SLICE_X6Y21.D2       net (fanout=15)       1.017   M_test_out[1]
    SLICE_X6Y21.CMUX     Topdc                 0.402   test/N274
                                                       test/M_alu_out[7]_GND_3_o_equal_167_o<7>21_SW2_F
                                                       test/M_alu_out[7]_GND_3_o_equal_167_o<7>21_SW2
    SLICE_X6Y21.A1       net (fanout=1)        0.761   test/N273
    SLICE_X6Y21.A        Tilo                  0.235   test/N274
                                                       test/M_state_q_FSM_FFd3-In9
    SLICE_X10Y21.C2      net (fanout=1)        1.134   test/M_state_q_FSM_FFd3-In9
    SLICE_X10Y21.C       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       test/M_state_q_FSM_FFd3-In10
    SLICE_X12Y24.B4      net (fanout=3)        1.297   test/M_state_q_FSM_FFd3-In
    SLICE_X12Y24.CLK     Tas                   0.319   test/M_state_q_FSM_FFd3_1
                                                       test/M_state_q_FSM_FFd3-In_rt
                                                       test/M_state_q_FSM_FFd3_3
    -------------------------------------------------  ---------------------------
    Total                                     17.807ns (3.415ns logic, 14.392ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack:                  2.139ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_2 (FF)
  Destination:          test/M_state_q_FSM_FFd3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.804ns (Levels of Logic = 9)
  Clock Path Skew:      -0.022ns (0.283 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_2 to test/M_state_q_FSM_FFd3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y21.BQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_2
    SLICE_X12Y28.A1      net (fanout=6)        2.207   test/M_state_q_FSM_FFd1_2
    SLICE_X12Y28.A       Tilo                  0.254   test/alu/adder/op1[7]_op1[7]_OR_40_o3
                                                       test/Mmux_M_alu_op181
    DSP48_X0Y5.B4        net (fanout=45)       1.721   test/M_alu_op1[4]
    DSP48_X0Y5.M6        Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0189
                                                       test/alu/adder/Mmult_n0189
    SLICE_X13Y16.D5      net (fanout=2)        1.288   test/alu/n0189[6]
    SLICE_X13Y16.D       Tilo                  0.259   test/alu/N75
                                                       test/alu/Mmux_out75_SW0
    SLICE_X12Y12.A3      net (fanout=1)        0.787   test/alu/N75
    SLICE_X12Y12.A       Tilo                  0.254   test/alu/Mmux_out733
                                                       test/alu/Mmux_out76
    SLICE_X8Y18.B5       net (fanout=2)        1.177   test/alu/Mmux_out76
    SLICE_X8Y18.B        Tilo                  0.254   M_test_out[6]
                                                       test/alu/Mmux_out714
    SLICE_X12Y22.C1      net (fanout=16)       1.674   M_test_out[6]
    SLICE_X12Y22.C       Tilo                  0.255   test/N414
                                                       test/M_state_q_FSM_FFd3-In6
    SLICE_X10Y21.B6      net (fanout=1)        0.872   test/M_state_q_FSM_FFd3-In6
    SLICE_X10Y21.B       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       test/M_state_q_FSM_FFd3-In8
    SLICE_X10Y21.C4      net (fanout=1)        0.371   test/M_state_q_FSM_FFd3-In8
    SLICE_X10Y21.C       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       test/M_state_q_FSM_FFd3-In10
    SLICE_X12Y24.C4      net (fanout=3)        1.318   test/M_state_q_FSM_FFd3-In
    SLICE_X12Y24.CLK     Tas                   0.319   test/M_state_q_FSM_FFd3_1
                                                       test/M_state_q_FSM_FFd3-In_rt_pack_1
                                                       test/M_state_q_FSM_FFd3_2
    -------------------------------------------------  ---------------------------
    Total                                     17.804ns (6.389ns logic, 11.415ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack:                  2.154ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_2 (FF)
  Destination:          test/M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.789ns (Levels of Logic = 11)
  Clock Path Skew:      -0.022ns (0.283 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_2 to test/M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y21.BQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_2
    SLICE_X12Y28.A1      net (fanout=6)        2.207   test/M_state_q_FSM_FFd1_2
    SLICE_X12Y28.A       Tilo                  0.254   test/alu/adder/op1[7]_op1[7]_OR_40_o3
                                                       test/Mmux_M_alu_op181
    SLICE_X12Y15.A1      net (fanout=45)       3.512   test/M_alu_op1[4]
    SLICE_X12Y15.A       Tilo                  0.254   test/alu/adder/N225
                                                       test/alu/adder/Mmux__n0518211
    SLICE_X13Y14.A6      net (fanout=4)        0.348   test/alu/Mmux__n051821
    SLICE_X13Y14.A       Tilo                  0.259   test/alu/_n0518[3]
                                                       test/alu/adder/Madd_n0237_lut<2>
    SLICE_X12Y14.B2      net (fanout=9)        0.544   test/alu/Madd_n0237_lut[2]
    SLICE_X12Y14.B       Tilo                  0.254   test/alu/Mmux_out211
                                                       test/alu/Mmux_out212
    SLICE_X12Y14.C3      net (fanout=1)        0.788   test/alu/Mmux_out215
    SLICE_X12Y14.C       Tilo                  0.255   test/alu/Mmux_out211
                                                       test/alu/Mmux_out215
    SLICE_X13Y27.A2      net (fanout=2)        1.737   test/alu/Mmux_out218
    SLICE_X13Y27.A       Tilo                  0.259   test/alu/N342
                                                       test/alu/Mmux_out216_SW0
    SLICE_X8Y21.A6       net (fanout=3)        1.104   test/alu/N341
    SLICE_X8Y21.A        Tilo                  0.254   test/M_alu_out[7]_GND_3_o_equal_78_o<7>1
                                                       test/alu/Mmux_out216
    SLICE_X6Y21.D2       net (fanout=15)       1.017   M_test_out[1]
    SLICE_X6Y21.CMUX     Topdc                 0.402   test/N274
                                                       test/M_alu_out[7]_GND_3_o_equal_167_o<7>21_SW2_F
                                                       test/M_alu_out[7]_GND_3_o_equal_167_o<7>21_SW2
    SLICE_X6Y21.A1       net (fanout=1)        0.761   test/N273
    SLICE_X6Y21.A        Tilo                  0.235   test/N274
                                                       test/M_state_q_FSM_FFd3-In9
    SLICE_X10Y21.C2      net (fanout=1)        1.134   test/M_state_q_FSM_FFd3-In9
    SLICE_X10Y21.C       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       test/M_state_q_FSM_FFd3-In10
    SLICE_X12Y24.D5      net (fanout=3)        1.227   test/M_state_q_FSM_FFd3-In
    SLICE_X12Y24.CLK     Tas                   0.319   test/M_state_q_FSM_FFd3_1
                                                       test/M_state_q_FSM_FFd3-In_rt_pack_2
                                                       test/M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     17.789ns (3.410ns logic, 14.379ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack:                  2.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_2 (FF)
  Destination:          test/M_state_q_FSM_FFd3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.787ns (Levels of Logic = 11)
  Clock Path Skew:      -0.022ns (0.283 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_2 to test/M_state_q_FSM_FFd3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y21.BQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_2
    SLICE_X12Y28.A1      net (fanout=6)        2.207   test/M_state_q_FSM_FFd1_2
    SLICE_X12Y28.A       Tilo                  0.254   test/alu/adder/op1[7]_op1[7]_OR_40_o3
                                                       test/Mmux_M_alu_op181
    SLICE_X12Y15.A1      net (fanout=45)       3.512   test/M_alu_op1[4]
    SLICE_X12Y15.A       Tilo                  0.254   test/alu/adder/N225
                                                       test/alu/adder/Mmux__n0518211
    SLICE_X13Y14.A6      net (fanout=4)        0.348   test/alu/Mmux__n051821
    SLICE_X13Y14.A       Tilo                  0.259   test/alu/_n0518[3]
                                                       test/alu/adder/Madd_n0237_lut<2>
    SLICE_X12Y14.B2      net (fanout=9)        0.544   test/alu/Madd_n0237_lut[2]
    SLICE_X12Y14.B       Tilo                  0.254   test/alu/Mmux_out211
                                                       test/alu/Mmux_out212
    SLICE_X12Y14.C3      net (fanout=1)        0.788   test/alu/Mmux_out215
    SLICE_X12Y14.C       Tilo                  0.255   test/alu/Mmux_out211
                                                       test/alu/Mmux_out215
    SLICE_X13Y27.D5      net (fanout=2)        1.429   test/alu/Mmux_out218
    SLICE_X13Y27.D       Tilo                  0.259   test/alu/N342
                                                       test/alu/Mmux_out216_SW1
    SLICE_X8Y21.A3       net (fanout=3)        1.319   test/alu/N342
    SLICE_X8Y21.A        Tilo                  0.254   test/M_alu_out[7]_GND_3_o_equal_78_o<7>1
                                                       test/alu/Mmux_out216
    SLICE_X6Y21.D2       net (fanout=15)       1.017   M_test_out[1]
    SLICE_X6Y21.CMUX     Topdc                 0.402   test/N274
                                                       test/M_alu_out[7]_GND_3_o_equal_167_o<7>21_SW2_F
                                                       test/M_alu_out[7]_GND_3_o_equal_167_o<7>21_SW2
    SLICE_X6Y21.A1       net (fanout=1)        0.761   test/N273
    SLICE_X6Y21.A        Tilo                  0.235   test/N274
                                                       test/M_state_q_FSM_FFd3-In9
    SLICE_X10Y21.C2      net (fanout=1)        1.134   test/M_state_q_FSM_FFd3-In9
    SLICE_X10Y21.C       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       test/M_state_q_FSM_FFd3-In10
    SLICE_X12Y24.C4      net (fanout=3)        1.318   test/M_state_q_FSM_FFd3-In
    SLICE_X12Y24.CLK     Tas                   0.319   test/M_state_q_FSM_FFd3_1
                                                       test/M_state_q_FSM_FFd3-In_rt_pack_1
                                                       test/M_state_q_FSM_FFd3_2
    -------------------------------------------------  ---------------------------
    Total                                     17.787ns (3.410ns logic, 14.377ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack:                  2.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_2 (FF)
  Destination:          test/M_state_q_FSM_FFd3_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.783ns (Levels of Logic = 9)
  Clock Path Skew:      -0.022ns (0.283 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_2 to test/M_state_q_FSM_FFd3_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y21.BQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_2
    SLICE_X12Y28.A1      net (fanout=6)        2.207   test/M_state_q_FSM_FFd1_2
    SLICE_X12Y28.A       Tilo                  0.254   test/alu/adder/op1[7]_op1[7]_OR_40_o3
                                                       test/Mmux_M_alu_op181
    DSP48_X0Y5.B4        net (fanout=45)       1.721   test/M_alu_op1[4]
    DSP48_X0Y5.M6        Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0189
                                                       test/alu/adder/Mmult_n0189
    SLICE_X13Y16.D5      net (fanout=2)        1.288   test/alu/n0189[6]
    SLICE_X13Y16.D       Tilo                  0.259   test/alu/N75
                                                       test/alu/Mmux_out75_SW0
    SLICE_X12Y12.A3      net (fanout=1)        0.787   test/alu/N75
    SLICE_X12Y12.A       Tilo                  0.254   test/alu/Mmux_out733
                                                       test/alu/Mmux_out76
    SLICE_X8Y18.B5       net (fanout=2)        1.177   test/alu/Mmux_out76
    SLICE_X8Y18.B        Tilo                  0.254   M_test_out[6]
                                                       test/alu/Mmux_out714
    SLICE_X12Y22.C1      net (fanout=16)       1.674   M_test_out[6]
    SLICE_X12Y22.C       Tilo                  0.255   test/N414
                                                       test/M_state_q_FSM_FFd3-In6
    SLICE_X10Y21.B6      net (fanout=1)        0.872   test/M_state_q_FSM_FFd3-In6
    SLICE_X10Y21.B       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       test/M_state_q_FSM_FFd3-In8
    SLICE_X10Y21.C4      net (fanout=1)        0.371   test/M_state_q_FSM_FFd3-In8
    SLICE_X10Y21.C       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       test/M_state_q_FSM_FFd3-In10
    SLICE_X12Y24.B4      net (fanout=3)        1.297   test/M_state_q_FSM_FFd3-In
    SLICE_X12Y24.CLK     Tas                   0.319   test/M_state_q_FSM_FFd3_1
                                                       test/M_state_q_FSM_FFd3-In_rt
                                                       test/M_state_q_FSM_FFd3_3
    -------------------------------------------------  ---------------------------
    Total                                     17.783ns (6.389ns logic, 11.394ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack:                  2.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_2 (FF)
  Destination:          test/M_state_q_FSM_FFd4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.786ns (Levels of Logic = 11)
  Clock Path Skew:      -0.014ns (0.185 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_2 to test/M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y21.BQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_2
    SLICE_X12Y28.A1      net (fanout=6)        2.207   test/M_state_q_FSM_FFd1_2
    SLICE_X12Y28.A       Tilo                  0.254   test/alu/adder/op1[7]_op1[7]_OR_40_o3
                                                       test/Mmux_M_alu_op181
    SLICE_X12Y15.A1      net (fanout=45)       3.512   test/M_alu_op1[4]
    SLICE_X12Y15.A       Tilo                  0.254   test/alu/adder/N225
                                                       test/alu/adder/Mmux__n0518211
    SLICE_X13Y14.A6      net (fanout=4)        0.348   test/alu/Mmux__n051821
    SLICE_X13Y14.A       Tilo                  0.259   test/alu/_n0518[3]
                                                       test/alu/adder/Madd_n0237_lut<2>
    SLICE_X12Y14.B2      net (fanout=9)        0.544   test/alu/Madd_n0237_lut[2]
    SLICE_X12Y14.B       Tilo                  0.254   test/alu/Mmux_out211
                                                       test/alu/Mmux_out212
    SLICE_X12Y14.C3      net (fanout=1)        0.788   test/alu/Mmux_out215
    SLICE_X12Y14.C       Tilo                  0.255   test/alu/Mmux_out211
                                                       test/alu/Mmux_out215
    SLICE_X13Y27.A2      net (fanout=2)        1.737   test/alu/Mmux_out218
    SLICE_X13Y27.A       Tilo                  0.259   test/alu/N342
                                                       test/alu/Mmux_out216_SW0
    SLICE_X11Y21.B5      net (fanout=3)        1.167   test/alu/N341
    SLICE_X11Y21.B       Tilo                  0.259   test/M_state_q_FSM_FFd4-In12
                                                       test/alu/Mmux_out216_2
    SLICE_X11Y21.C6      net (fanout=6)        2.215   test/Mmux_out2162
    SLICE_X11Y21.C       Tilo                  0.259   test/M_state_q_FSM_FFd4-In12
                                                       test/M_state_q_FSM_FFd4-In12_SW2
    SLICE_X11Y21.D5      net (fanout=1)        0.234   test/N390
    SLICE_X11Y21.D       Tilo                  0.259   test/M_state_q_FSM_FFd4-In12
                                                       test/M_state_q_FSM_FFd4-In12
    SLICE_X11Y22.B3      net (fanout=1)        0.554   test/M_state_q_FSM_FFd4-In12
    SLICE_X11Y22.B       Tilo                  0.259   M_state_q_FSM_FFd4
                                                       test/M_state_q_FSM_FFd4-In14
    SLICE_X11Y22.A5      net (fanout=1)        0.230   test/M_state_q_FSM_FFd4-In14
    SLICE_X11Y22.A       Tilo                  0.259   M_state_q_FSM_FFd4
                                                       test/M_state_q_FSM_FFd4-In15
    SLICE_X13Y22.AX      net (fanout=3)        0.876   test/M_state_q_FSM_FFd4-In
    SLICE_X13Y22.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd4_3
                                                       test/M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     17.786ns (3.374ns logic, 14.412ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack:                  2.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd5_1 (FF)
  Destination:          test/M_state_q_FSM_FFd3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.766ns (Levels of Logic = 12)
  Clock Path Skew:      -0.026ns (0.283 - 0.309)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd5_1 to test/M_state_q_FSM_FFd3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y19.BQ      Tcko                  0.525   test/M_state_q_FSM_FFd5_1
                                                       test/M_state_q_FSM_FFd5_1
    SLICE_X15Y20.C1      net (fanout=11)       0.983   test/M_state_q_FSM_FFd5_1
    SLICE_X15Y20.C       Tilo                  0.259   test/M_alu_op1[1]
                                                       test/Mmux_M_alu_op14_SW0
    SLICE_X15Y20.D5      net (fanout=2)        0.242   test/N8
    SLICE_X15Y20.D       Tilo                  0.259   test/M_alu_op1[1]
                                                       test/Mmux_M_alu_op14
    SLICE_X6Y31.C5       net (fanout=27)       2.779   test/M_alu_op1[1]
    SLICE_X6Y31.CMUX     Tilo                  0.403   test/alu/Msub_fmulres[7]_unary_minus_54_OUT_cy[3]
                                                       test/alu/adder/Msub_fmulres[7]_unary_minus_54_OUT_cy<3>14_G
                                                       test/alu/adder/Msub_fmulres[7]_unary_minus_54_OUT_cy<3>14
    SLICE_X7Y29.D3       net (fanout=8)        0.657   test/alu/Msub_fmulres[7]_unary_minus_54_OUT_cy[3]
    SLICE_X7Y29.D        Tilo                  0.259   test/alu/Mmux_out73111
                                                       test/alu/Mmux_out73111
    SLICE_X5Y29.B5       net (fanout=1)        0.806   test/alu/Mmux_out73111
    SLICE_X5Y29.B        Tilo                  0.259   test/alu/Mmux_out7311
                                                       test/alu/Mmux_out73113
    SLICE_X13Y11.C5      net (fanout=3)        2.269   test/alu/Mmux_out7311
    SLICE_X13Y11.C       Tilo                  0.259   test/alu/N465
                                                       test/alu/Mmux_out7331_SW2_F
    SLICE_X12Y11.D1      net (fanout=1)        0.803   test/alu/N465
    SLICE_X12Y11.CMUX    Topdc                 0.456   test/alu/N466
                                                       test/alu/Mmux_out710_F
                                                       test/alu/Mmux_out710
    SLICE_X8Y18.B6       net (fanout=2)        1.015   test/alu/Mmux_out710
    SLICE_X8Y18.B        Tilo                  0.254   M_test_out[6]
                                                       test/alu/Mmux_out714
    SLICE_X12Y22.C1      net (fanout=16)       1.674   M_test_out[6]
    SLICE_X12Y22.C       Tilo                  0.255   test/N414
                                                       test/M_state_q_FSM_FFd3-In6
    SLICE_X10Y21.B6      net (fanout=1)        0.872   test/M_state_q_FSM_FFd3-In6
    SLICE_X10Y21.B       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       test/M_state_q_FSM_FFd3-In8
    SLICE_X10Y21.C4      net (fanout=1)        0.371   test/M_state_q_FSM_FFd3-In8
    SLICE_X10Y21.C       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       test/M_state_q_FSM_FFd3-In10
    SLICE_X12Y24.C4      net (fanout=3)        1.318   test/M_state_q_FSM_FFd3-In
    SLICE_X12Y24.CLK     Tas                   0.319   test/M_state_q_FSM_FFd3_1
                                                       test/M_state_q_FSM_FFd3-In_rt_pack_1
                                                       test/M_state_q_FSM_FFd3_2
    -------------------------------------------------  ---------------------------
    Total                                     17.766ns (3.977ns logic, 13.789ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  2.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd2_2 (FF)
  Destination:          test/M_state_q_FSM_FFd3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.732ns (Levels of Logic = 9)
  Clock Path Skew:      -0.060ns (0.588 - 0.648)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd2_2 to test/M_state_q_FSM_FFd3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y20.BQ       Tcko                  0.525   test/M_state_q_FSM_FFd2_3
                                                       test/M_state_q_FSM_FFd2_2
    SLICE_X16Y15.D1      net (fanout=10)       1.999   test/M_state_q_FSM_FFd2_2
    SLICE_X16Y15.D       Tilo                  0.254   test/M_alu_op2[5]
                                                       test/Mmux_M_alu_op261
    DSP48_X0Y5.A5        net (fanout=13)       2.157   test/M_alu_op2[5]
    DSP48_X0Y5.M6        Tdspdo_A_M            3.265   test/alu/adder/Mmult_n0189
                                                       test/alu/adder/Mmult_n0189
    SLICE_X12Y12.CX      net (fanout=2)        1.591   test/alu/n0189[6]
    SLICE_X12Y12.CMUX    Tcxc                  0.182   test/alu/Mmux_out733
                                                       test/alu/Mmux_out75_SW1
    SLICE_X12Y12.A1      net (fanout=1)        0.795   test/alu/N76
    SLICE_X12Y12.A       Tilo                  0.254   test/alu/Mmux_out733
                                                       test/alu/Mmux_out76
    SLICE_X8Y18.B5       net (fanout=2)        1.177   test/alu/Mmux_out76
    SLICE_X8Y18.B        Tilo                  0.254   M_test_out[6]
                                                       test/alu/Mmux_out714
    SLICE_X12Y22.C1      net (fanout=16)       1.674   M_test_out[6]
    SLICE_X12Y22.C       Tilo                  0.255   test/N414
                                                       test/M_state_q_FSM_FFd3-In6
    SLICE_X10Y21.B6      net (fanout=1)        0.872   test/M_state_q_FSM_FFd3-In6
    SLICE_X10Y21.B       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       test/M_state_q_FSM_FFd3-In8
    SLICE_X10Y21.C4      net (fanout=1)        0.371   test/M_state_q_FSM_FFd3-In8
    SLICE_X10Y21.C       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       test/M_state_q_FSM_FFd3-In10
    SLICE_X12Y24.C4      net (fanout=3)        1.318   test/M_state_q_FSM_FFd3-In
    SLICE_X12Y24.CLK     Tas                   0.319   test/M_state_q_FSM_FFd3_1
                                                       test/M_state_q_FSM_FFd3-In_rt_pack_1
                                                       test/M_state_q_FSM_FFd3_2
    -------------------------------------------------  ---------------------------
    Total                                     17.732ns (5.778ns logic, 11.954ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_0/CK
  Location pin: SLICE_X20Y4.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_1/CK
  Location pin: SLICE_X20Y4.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_2/CK
  Location pin: SLICE_X20Y4.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_3/CK
  Location pin: SLICE_X20Y4.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_4/CK
  Location pin: SLICE_X20Y5.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_5/CK
  Location pin: SLICE_X20Y5.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_6/CK
  Location pin: SLICE_X20Y5.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_7/CK
  Location pin: SLICE_X20Y5.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_8/CK
  Location pin: SLICE_X20Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_9/CK
  Location pin: SLICE_X20Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_10/CK
  Location pin: SLICE_X20Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_11/CK
  Location pin: SLICE_X20Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_12/CK
  Location pin: SLICE_X20Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_13/CK
  Location pin: SLICE_X20Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_14/CK
  Location pin: SLICE_X20Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_15/CK
  Location pin: SLICE_X20Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_17/CLK
  Logical resource: seg/ctr/M_ctr_q_16/CK
  Location pin: SLICE_X20Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_17/CLK
  Logical resource: seg/ctr/M_ctr_q_17/CK
  Location pin: SLICE_X20Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: test/M_counter_q[22]/CLK
  Logical resource: test/M_counter_q_20/CK
  Location pin: SLICE_X0Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: test/M_counter_q[22]/CLK
  Logical resource: test/M_counter_q_21/CK
  Location pin: SLICE_X0Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: test/M_counter_q[22]/CLK
  Logical resource: test/M_counter_q_22/CK
  Location pin: SLICE_X0Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: test/M_state_q_FSM_FFd2_3/CLK
  Logical resource: test/M_state_q_FSM_FFd2_2/CK
  Location pin: SLICE_X8Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: test/M_state_q_FSM_FFd2_3/CLK
  Logical resource: test/M_state_q_FSM_FFd2_3/CK
  Location pin: SLICE_X8Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: test/M_state_q_FSM_FFd5_1/CLK
  Logical resource: test/M_state_q_FSM_FFd5_2/CK
  Location pin: SLICE_X12Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: test/M_state_q_FSM_FFd5_1/CLK
  Logical resource: test/M_state_q_FSM_FFd5_1/CK
  Location pin: SLICE_X12Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: test/M_state_q_FSM_FFd3_1/CLK
  Logical resource: test/M_state_q_FSM_FFd3_3/CK
  Location pin: SLICE_X12Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: test/M_state_q_FSM_FFd3_1/CLK
  Logical resource: test/M_state_q_FSM_FFd3_2/CK
  Location pin: SLICE_X12Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: test/M_state_q_FSM_FFd3_1/CLK
  Logical resource: test/M_state_q_FSM_FFd3_1/CK
  Location pin: SLICE_X12Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd3/CLK
  Logical resource: test/M_state_q_FSM_FFd1/CK
  Location pin: SLICE_X10Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   18.211|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 13811763 paths, 0 nets, and 2865 connections

Design statistics:
   Minimum period:  18.211ns{1}   (Maximum frequency:  54.912MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Oct 19 22:52:47 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 397 MB



