
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

                 Version O-2018.06 for linux64 - May 21, 2018 

                    Copyright (c) 1988 - 2018 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
#/***********************************************************/
#/*   FILE        : defaults.tcl                            */
#/*   Description : Default Synopsys Design Compiler Script */
#/*   Usage       : dc_shell -tcl_mode -f default.tcl       */
#/*   You'll need to minimally set design_name & read files */
#/***********************************************************/
set search_path [ list "./" "/afs/umich.edu/user/s/u/sunsusan/Desktop/SC_FIR_hardware_syn/Nangate/" ]
./ /afs/umich.edu/user/s/u/sunsusan/Desktop/SC_FIR_hardware_syn/Nangate/
set target_library "NangateOpenCellLibrary.db"
NangateOpenCellLibrary.db
set link_library [concat  "*" $target_library]
* NangateOpenCellLibrary.db
#/***********************************************************/
#/* Set some flags to suppress warnings we don't care about */
set suppress_errors [concat $suppress_errors "UID-401"]
UID-401
suppress_message {"VER-130"}
#/***********************************************************/
#/* The following five lines must be updated for every      */
#/* new design                                              */
#/***********************************************************/
analyze -f sverilog [list "../SC_fb/HWA_total.v"  "../in_Ctrl/in_ctrl.v" "../SC_fb/HWA_opt.v" "../SC_fb/HWA_1_opt.v" "../VDC/VDC.v"]
Running PRESTO HDLC
Compiling source file ../SC_fb/HWA_total.v
Compiling source file ../in_Ctrl/in_ctrl.v
Compiling source file ../SC_fb/HWA_opt.v
Compiling source file ../SC_fb/HWA_1_opt.v
Compiling source file ../VDC/VDC.v
Presto compilation completed successfully.
Loading db file '/afs/umich.edu/user/s/u/sunsusan/Desktop/SC_FIR_hardware_syn/Nangate/NangateOpenCellLibrary.db'
Information: Using CCS timing libraries. (TIM-024)
1
elaborate HWA_total
Loading db file '/usr/caen/synopsys-synth-2018.06/libraries/syn/gtech.db'
Loading db file '/usr/caen/synopsys-synth-2018.06/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC

Statistics for case statements in always block at line 59 in file
	'../SC_fb/HWA_total.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            60            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'HWA_total'.
Information: Building the design 'VDC'. (HDL-193)

Inferred memory devices in process
	in routine VDC line 28 in file
		'../VDC/VDC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'in_ctrl_SC'. (HDL-193)

Inferred memory devices in process
	in routine in_ctrl_SC line 57 in file
		'../in_Ctrl/in_ctrl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  mux_in_large_reg   | Flip-flop |  760  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'HWA_opt_n_2'. (HDL-193)
Warning:  ../SC_fb/HWA_opt.v:303: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine HWA_opt_n_2 line 306 in file
		'../SC_fb/HWA_opt.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |  10   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'in_ctrl_1_SC_2'. (HDL-193)

Inferred memory devices in process
	in routine in_ctrl_1_SC_2 line 132 in file
		'../in_Ctrl/in_ctrl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  mux_in_large_reg   | Flip-flop |  390  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'HWA_1_opt_n_2'. (HDL-193)
Warning:  ../SC_fb/HWA_1_opt.v:313: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine HWA_1_opt_n_2 line 316 in file
		'../SC_fb/HWA_1_opt.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |  10   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'in_ctrl_2_SC'. (HDL-193)

Inferred memory devices in process
	in routine in_ctrl_2_SC line 180 in file
		'../in_Ctrl/in_ctrl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  mux_in_large_reg   | Flip-flop |  780  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'in_ctrl_4_SC'. (HDL-193)

Inferred memory devices in process
	in routine in_ctrl_4_SC line 228 in file
		'../in_Ctrl/in_ctrl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  mux_in_large_reg   | Flip-flop | 1560  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
set design_name HWA_total
HWA_total
set clock_name clock
clock
set CLK_PERIOD 0
0
#/***********************************************************/
#/* The rest of this file may be left alone for most small  */
#/* to moderate sized designs.  You may need to alter it    */
#/* when synthesizing your final project.                   */
#/***********************************************************/
set SYN_DIR ./
./
#/***********************************************************/
#/* Set some flags for optimisation */
set compile_top_all_paths "true"
true
set auto_wire_load_selection "true"
true
set compile_seqmap_synchronous_extraction "true"
true
#/***********************************************************/
#/*  Clk Periods/uncertainty/transition                     */
set CLK_TRANSITION 0.1
0.1
set CLK_UNCERTAINTY 0.1
0.1
set CLK_LATENCY 0.1
0.1
#/* Input/output Delay values */
set AVG_INPUT_DELAY 0.1
0.1
set AVG_OUTPUT_DELAY 0.1
0.1
#/* Critical Range (ns) */
set CRIT_RANGE 1.0
1.0
#/***********************************************************/
#/* Design Constrains: Not all used                         */
set MAX_TRANSITION 1.0
1.0
set FAST_TRANSITION 0.1
0.1
set MAX_FANOUT 32
32
set MID_FANOUT 8
8
set LOW_FANOUT 1
1
set HIGH_DRIVE 0
0
set HIGH_LOAD 1.0
1.0
set AVG_LOAD 0.1
0.1
set AVG_FANOUT_LOAD 10
10
#/***********************************************************/
#/*BASIC_INPUT = cb18os120_tsmc_max/nd02d1/A1
#BASIC_OUTPUT = cb18os120_tsmc_max/nd02d1/ZN*/
set DRIVING_CELL DFF_X1
DFF_X1
#/* DONT_USE_LIST = {   } */
#/*************operation cons**************/
#/*OP_WCASE = WCCOM;
#OP_BCASE = BCCOM;*/
set WIRE_LOAD "tsmcwire"
tsmcwire
set LOGICLIB lec25dscc25_TT
lec25dscc25_TT
#/*****************************/
#/* Sourcing the file that sets the Search path and the libraries(target,link) */
set sys_clk $clock_name
clock
set netlist_file [format "%s%s"  [format "%s%s"  $SYN_DIR $design_name] ".vg"]
./HWA_total.vg
set ddc_file [format "%s%s"  [format "%s%s"  $SYN_DIR $design_name] ".ddc"]
./HWA_total.ddc
set rep_file [format "%s%s"  [format "%s%s"  $SYN_DIR $design_name] ".rep"]
./HWA_total.rep
set dc_shell_status [ set chk_file [format "%s%s"  [format "%s%s"  $SYN_DIR $design_name] ".chk"] ]
./HWA_total.chk
#/* if we didnt find errors at this point, run */
if {  $dc_shell_status != [list] } {
   current_design $design_name
  link
#  set_wire_load_model -name $WIRE_LOAD -lib $LOGICLIB $design_name
  set_wire_load_mode top
  set_fix_multiple_port_nets -outputs -buffer_constants
  create_clock -period $CLK_PERIOD -name $sys_clk [find port $sys_clk]
  set_clock_uncertainty $CLK_UNCERTAINTY $sys_clk
  set_fix_hold $sys_clk
  group_path -from [all_inputs] -name input_grp
  group_path -to [all_outputs] -name output_grp
  set_driving_cell  -lib_cell $DRIVING_CELL [all_inputs]
  remove_driving_cell [find port $sys_clk]
  set_fanout_load $AVG_FANOUT_LOAD [all_outputs]
  set_load $AVG_LOAD [all_outputs]
  set_input_delay $AVG_INPUT_DELAY -clock $sys_clk [all_inputs]
  remove_input_delay -clock $sys_clk [find port $sys_clk]
  set_output_delay $AVG_OUTPUT_DELAY -clock $sys_clk [all_outputs]
  set_critical_range $CRIT_RANGE [current_design]
  set_max_delay $CLK_PERIOD [all_outputs]
  set MAX_FANOUT $MAX_FANOUT
  set MAX_TRANSITION $MAX_TRANSITION
  uniquify
#  ungroup -all -flatten
  redirect $chk_file { check_design }
  compile -map_effort medium
  write -hier -format verilog -output $netlist_file $design_name
  write -hier -format ddc -output $ddc_file $design_name
  redirect $rep_file { report_design -nosplit }
  redirect -append $rep_file { report_area }
  redirect -append $rep_file { report_timing -max_paths 2 -input_pins -nets -transition_time -nosplit }
  redirect -append $rep_file { report_constraint -max_delay -verbose -nosplit }
  remove_design -all
  read_file -format verilog $netlist_file
  current_design $design_name
  redirect -append $rep_file { report_reference -nosplit }
  quit
} else {
   quit
}
Current design is 'HWA_total'.

  Linking design 'HWA_total'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (8 designs)               /afs/umich.edu/user/s/u/sunsusan/Desktop/SC_FIR_hardware_syn/synth/HWA_total.db, etc
  NangateOpenCellLibrary (library) /afs/umich.edu/user/s/u/sunsusan/Desktop/SC_FIR_hardware_syn/Nangate/NangateOpenCellLibrary.db

Current design is 'HWA_total'.
Information: Uniquified 3 instances of design 'in_ctrl_1_SC_2'. (OPT-1056)
Information: Uniquified 3 instances of design 'HWA_1_opt_n_2'. (OPT-1056)
Information: Uniquified 2 instances of design 'in_ctrl_2_SC'. (OPT-1056)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | O-2018.06-DWBB_201806.0 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 1291 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'HWA_1_opt_n_2_0'
  Processing 'in_ctrl_1_SC_2_0'
  Processing 'in_ctrl_2_SC_0'
  Processing 'in_ctrl_4_SC'
  Processing 'HWA_opt_n_2'
  Processing 'in_ctrl_SC'
  Processing 'VDC'
  Processing 'HWA_total'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'HWA_1_opt_n_2_0_DW01_add_0'
  Processing 'HWA_1_opt_n_2_0_DW01_cmp2_0'
  Processing 'HWA_1_opt_n_2_0_DW01_cmp2_1'
  Processing 'HWA_1_opt_n_2_0_DW01_cmp2_2'
  Processing 'HWA_1_opt_n_2_0_DW01_cmp2_3'
  Processing 'HWA_1_opt_n_2_0_DW01_cmp2_4'
  Processing 'HWA_1_opt_n_2_0_DW01_cmp2_5'
  Processing 'HWA_1_opt_n_2_0_DW01_cmp2_6'
  Processing 'HWA_1_opt_n_2_0_DW01_cmp2_7'
  Processing 'HWA_1_opt_n_2_0_DW01_cmp2_8'
  Processing 'HWA_1_opt_n_2_1_DW01_add_0'
  Processing 'HWA_1_opt_n_2_1_DW01_cmp2_0'
  Processing 'HWA_1_opt_n_2_1_DW01_cmp2_1'
  Processing 'HWA_1_opt_n_2_1_DW01_cmp2_2'
  Processing 'HWA_1_opt_n_2_1_DW01_cmp2_3'
  Processing 'HWA_1_opt_n_2_1_DW01_cmp2_4'
  Processing 'HWA_1_opt_n_2_1_DW01_cmp2_5'
  Processing 'HWA_1_opt_n_2_1_DW01_cmp2_6'
  Processing 'HWA_1_opt_n_2_1_DW01_cmp2_7'
  Processing 'HWA_1_opt_n_2_1_DW01_cmp2_8'
  Processing 'HWA_1_opt_n_2_2_DW01_add_0'
  Processing 'HWA_1_opt_n_2_2_DW01_cmp2_0'
  Processing 'HWA_1_opt_n_2_2_DW01_cmp2_1'
  Processing 'HWA_1_opt_n_2_2_DW01_cmp2_2'
  Processing 'HWA_1_opt_n_2_2_DW01_cmp2_3'
  Processing 'HWA_1_opt_n_2_2_DW01_cmp2_4'
  Processing 'HWA_1_opt_n_2_2_DW01_cmp2_5'
  Processing 'HWA_1_opt_n_2_2_DW01_cmp2_6'
  Processing 'HWA_1_opt_n_2_2_DW01_cmp2_7'
  Processing 'HWA_1_opt_n_2_2_DW01_cmp2_8'
  Processing 'HWA_opt_n_2_DW01_add_0'
  Processing 'HWA_opt_n_2_DW01_cmp2_0'
  Processing 'HWA_opt_n_2_DW01_cmp2_1'
  Processing 'HWA_opt_n_2_DW01_cmp2_2'
  Processing 'HWA_opt_n_2_DW01_cmp2_3'
  Processing 'HWA_opt_n_2_DW01_cmp2_4'
  Processing 'HWA_opt_n_2_DW01_cmp2_5'
  Processing 'VDC_DW01_inc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
Information: compile falsified 117 infeasible paths. (OPT-1720)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)
  Mapping Optimization (Phase 10)
  Mapping Optimization (Phase 11)
  Mapping Optimization (Phase 12)
  Mapping Optimization (Phase 13)
  Mapping Optimization (Phase 14)
  Mapping Optimization (Phase 15)
  Mapping Optimization (Phase 16)
  Mapping Optimization (Phase 17)
  Mapping Optimization (Phase 18)
  Mapping Optimization (Phase 19)
  Mapping Optimization (Phase 20)
  Mapping Optimization (Phase 21)

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:48   31324.4      1.49      75.9     115.4                                0.00  
    0:00:48   31324.4      1.49      75.9     115.4                                0.00  
    0:00:48   31324.4      1.49      75.9     115.4                                0.00  
    0:00:48   31324.2      1.49      75.9     115.4                                0.00  
    0:00:48   31324.2      1.49      75.9     115.4                                0.00  
    0:00:49   27868.6      1.55      76.0       9.0                                0.00  
    0:00:49   27866.4      1.50      75.3       9.0                                0.00  
    0:00:49   27866.2      1.48      75.1       9.0                                0.00  
    0:00:50   27871.5      1.47      75.0       9.0                                0.00  
    0:00:50   27871.5      1.47      75.0       9.0                                0.00  
    0:00:50   27871.5      1.47      75.0       9.0                                0.00  
    0:00:50   27871.5      1.47      75.0       9.0                                0.00  
    0:00:50   27871.5      1.47      75.0       9.0                                0.00  
    0:00:51   27871.5      1.47      75.0       9.0                                0.00  
    0:00:51   27871.5      1.47      75.0       9.0                                0.00  
    0:00:51   27871.5      1.47      75.0       9.0                                0.00  
    0:00:51   27871.5      1.47      75.0       9.0                                0.00  
    0:00:51   27871.5      1.47      75.0       9.0                                0.00  
    0:00:51   27871.7      1.47      75.0       0.0                                0.00  
    0:00:51   27871.7      1.47      75.0       0.0                                0.00  
    0:00:51   27871.7      1.47      75.0       0.0                                0.00  
    0:00:51   27871.7      1.47      75.0       0.0                                0.00  



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:51   27871.7      1.47      75.0       0.0                                0.00  
    0:00:51   27883.7      1.46      74.5       0.0 my_HWA_11/out_reg[9]/D         0.00  
    0:00:51   27894.9      1.45      74.2       0.0 my_HWA_44/out_reg[6]/D         0.00  
    0:00:51   27903.7      1.44      73.9       0.0 my_HWA_11/out_reg[9]/D         0.00  
    0:00:52   27911.1      1.44      73.7       0.0 my_HWA_22/out_reg[8]/D         0.00  
    0:00:52   27914.0      1.43      73.6       0.0 my_HWA_11/out_reg[9]/D         0.00  
    0:00:52   27920.4      1.43      73.5      11.7 my_HWA_44/out_reg[6]/D         0.00  
    0:00:52   27927.6      1.42      72.9      11.7 my_HWA_44/out_reg[6]/D         0.00  
    0:00:53   27930.3      1.41      72.8      11.7 my_HWA4/out_reg[3]/D           0.00  
    0:00:53   27943.3      1.41      72.7      14.1 my_HWA_44/out_reg[5]/D         0.00  
    0:00:53   27944.9      1.40      72.5      14.1 my_HWA4/out_reg[3]/D           0.00  
    0:00:53   27945.2      1.40      72.5      14.1 my_HWA4/out_reg[3]/D           0.00  
    0:00:53   27946.0      1.40      72.4      14.1 my_HWA_22/out_reg[3]/D         0.00  
    0:00:54   27948.1      1.40      72.4      14.1 my_HWA4/out_reg[3]/D           0.00  
    0:00:54   27956.3      1.40      72.4      14.1 my_HWA4/out_reg[3]/D           0.00  
    0:00:54   27963.0      1.40      72.3      14.1 my_HWA_22/out_reg[8]/D         0.00  
    0:00:54   27965.4      1.40      72.3      14.1 my_HWA_22/out_reg[8]/D         0.00  
    0:00:54   27976.0      1.40      72.2      14.1 my_HWA4/out_reg[3]/D           0.00  
    0:00:55   27989.1      1.39      72.1      14.1 my_HWA_44/out_reg[8]/D         0.00  
    0:00:55   27990.9      1.38      71.5      14.1 my_HWA4/out_reg[3]/D           0.00  
    0:00:55   27996.8      1.36      71.3      14.1 my_HWA4/out_reg[3]/D           0.00  
    0:00:55   28001.0      1.36      71.3      14.1 my_HWA4/out_reg[3]/D           0.00  
    0:00:55   28001.6      1.36      71.2      14.1 my_HWA_22/out_reg[8]/D         0.00  
    0:00:56   28002.6      1.36      71.2      14.1 my_HWA4/out_reg[3]/D           0.00  
    0:00:56   28006.9      1.36      71.1      14.1 my_HWA_11/out_reg[8]/D         0.00  
    0:00:56   28009.5      1.36      71.1      14.1 my_HWA_44/out_reg[8]/D         0.00  
    0:00:56   28008.7      1.35      70.9      80.7 my_HWA_22/out_reg[3]/D         0.00  
    0:00:57   28018.3      1.35      70.8      80.7 my_HWA_22/out_reg[8]/D         0.00  
    0:00:57   28028.4      1.35      70.8      83.7 my_HWA_44/out_reg[5]/D         0.00  
    0:00:57   28031.6      1.35      70.7      83.7 my_HWA_22/out_reg[0]/D         0.00  
    0:00:57   28032.4      1.35      70.7      83.7 my_HWA4/out_reg[6]/D           0.00  
    0:00:57   28036.1      1.35      70.6     185.9 my_HWA4/out_reg[6]/D           0.00  
    0:00:57   28037.5      1.35      70.4     352.3 my_HWA_22/out_reg[0]/D         0.00  
    0:00:58   28040.4      1.35      70.3     352.3 my_HWA_11/out_reg[8]/D         0.00  
    0:00:58   28041.2      1.34      70.3     352.3 my_HWA_44/out_reg[1]/D         0.00  
    0:00:58   28041.7      1.34      70.3     352.3 my_HWA4/out_reg[6]/D           0.00  
    0:00:58   28043.6      1.34      70.3     352.3 my_HWA_44/out_reg[4]/D         0.00  
    0:00:58   28045.7      1.34      70.2     352.3 my_HWA4/out_reg[6]/D           0.00  
    0:00:58   28057.1      1.34      70.2     352.3 my_HWA_44/out_reg[4]/D         0.00  
    0:00:59   28057.1      1.34      70.2     352.3 my_HWA_44/out_reg[4]/D         0.00  
    0:00:59   28056.9      1.34      70.2     352.3 my_HWA_44/out_reg[4]/D         0.00  
    0:00:59   28057.7      1.34      70.1     352.3 my_HWA4/out_reg[2]/D           0.00  
    0:00:59   28060.9      1.33      70.1     352.3 my_HWA_44/out_reg[4]/D         0.00  
    0:01:00   28060.9      1.33      70.0     352.3 my_HWA_44/out_reg[4]/D         0.00  
    0:01:00   28063.3      1.33      70.0     352.3 my_HWA_44/out_reg[1]/D         0.00  
    0:01:00   28063.3      1.33      70.0     352.3 my_HWA_22/out_reg[5]/D         0.00  
    0:01:00   28065.9      1.33      69.9     352.3 my_HWA4/out_reg[8]/D           0.00  
    0:01:00   28068.1      1.33      69.9     379.5 my_HWA_44/out_reg[4]/D         0.00  
    0:01:00   28069.1      1.33      69.9     379.5 my_HWA4/out_reg[6]/D           0.00  
    0:01:01   28068.9      1.33      69.8     399.5 my_HWA_44/out_reg[1]/D         0.00  
    0:01:01   28068.6      1.33      69.8     399.5 my_HWA_22/out_reg[6]/D         0.00  
    0:01:01   28072.8      1.32      69.8     399.5 my_HWA_44/out_reg[1]/D         0.00  
    0:01:02   28076.0      1.32      69.7     399.5 my_HWA4/out_reg[6]/D           0.00  
    0:01:02   28081.1      1.32      69.5     399.5 my_HWA4/out_reg[6]/D           0.00  
    0:01:02   28080.0      1.32      69.5     399.5 my_HWA4/out_reg[6]/D           0.00  
    0:01:02   28079.2      1.32      69.5     399.5 my_HWA_44/out_reg[1]/D         0.00  
    0:01:02   28078.7      1.32      69.5     399.5 my_HWA_44/out_reg[3]/D         0.00  
    0:01:03   28083.7      1.32      69.4     399.5 my_HWA_22/out_reg[7]/D         0.00  
    0:01:03   28085.1      1.32      69.3     399.5 my_HWA4/out_reg[3]/D           0.00  
    0:01:03   28078.7      1.31      69.2     443.8 my_HWA_44/out_reg[5]/D         0.00  
    0:01:03   28079.2      1.31      69.2     443.8 my_HWA4/out_reg[8]/D           0.00  
    0:01:03   28081.6      1.31      69.1     443.8 my_HWA4/out_reg[6]/D           0.00  
    0:01:04   28084.5      1.31      69.1     473.2 my_HWA_44/out_reg[5]/D         0.00  
    0:01:04   28105.0      1.30      69.1     473.2 my_HWA_11/out_reg[8]/D         0.00  
    0:01:04   28105.3      1.30      69.1     473.2 my_HWA_22/out_reg[7]/D         0.00  
    0:01:04   28107.2      1.30      69.1     473.2 my_HWA_44/out_reg[3]/D         0.00  
    0:01:04   28106.6      1.30      69.0     473.2 my_HWA_44/out_reg[3]/D         0.00  
    0:01:05   28121.3      1.30      68.9     473.2 my_HWA_11/out_reg[2]/D         0.00  
    0:01:05   28123.1      1.30      68.9     473.2 my_HWA_22/out_reg[7]/D         0.00  
    0:01:05   28123.1      1.30      68.9     473.2 my_HWA_22/out_reg[3]/D         0.00  
    0:01:05   28123.9      1.30      68.9     473.2 my_HWA_22/out_reg[3]/D         0.00  
    0:01:05   28125.2      1.30      68.9     473.2 my_HWA_44/out_reg[3]/D         0.00  
    0:01:05   28126.6      1.30      68.8     473.2 my_HWA_22/out_reg[7]/D         0.00  
    0:01:06   28129.8      1.30      68.8     473.2 my_HWA_44/out_reg[3]/D         0.00  
    0:01:06   28132.7      1.30      68.7     473.2 my_HWA_44/out_reg[8]/D         0.00  
    0:01:06   28133.5      1.30      68.7     473.2 my_HWA_44/out_reg[3]/D         0.00  
    0:01:06   28143.3      1.30      68.7     473.2 my_HWA_22/out_reg[0]/D         0.00  
    0:01:06   28144.4      1.29      68.7     473.2 my_HWA_44/out_reg[3]/D         0.00  
    0:01:06   28151.0      1.29      68.6     473.2 my_HWA4/out_reg[3]/D           0.00  
    0:01:07   28151.8      1.29      68.6     473.2 my_HWA_44/out_reg[3]/D         0.00  
    0:01:07   28155.0      1.29      68.5     473.2 my_HWA_22/out_reg[4]/D         0.00  
    0:01:08   28156.1      1.29      68.4     489.6 my_HWA_44/out_reg[3]/D         0.00  
    0:01:08   28158.5      1.29      68.3     489.6 my_HWA_22/out_reg[3]/D         0.00  
    0:01:08   28159.0      1.29      68.3     489.6 my_HWA_11/out_reg[8]/D         0.00  
    0:01:08   28159.8      1.29      68.3     489.6 my_HWA_22/out_reg[7]/D         0.00  
    0:01:08   28159.8      1.29      68.2     489.6 my_HWA4/out_reg[6]/D           0.00  
    0:01:08   28164.3      1.28      68.2     509.6 my_HWA4/out_reg[6]/D           0.00  
    0:01:09   28165.1      1.28      68.1     509.6 my_HWA_44/out_reg[3]/D         0.00  
    0:01:09   28170.2      1.28      68.1     509.6 my_HWA_44/out_reg[3]/D         0.00  
    0:01:09   28172.9      1.28      68.1     509.6 my_HWA_44/out_reg[3]/D         0.00  
    0:01:10   28172.9      1.28      68.1     509.6 my_HWA4/out_reg[6]/D           0.00  
    0:01:10   28176.3      1.28      68.0     509.6 my_HWA4/out_reg[8]/D           0.00  
    0:01:10   28178.7      1.28      68.0     509.6 my_HWA_44/out_reg[3]/D         0.00  
    0:01:10   28179.0      1.28      68.0     509.6 my_HWA_44/out_reg[3]/D         0.00  
    0:01:11   28184.0      1.28      68.0     509.6 my_HWA4/out_reg[8]/D           0.00  
    0:01:11   28184.8      1.28      68.0     509.6 my_HWA_44/out_reg[3]/D         0.00  
    0:01:11   28188.3      1.28      67.9     509.6 my_HWA_22/out_reg[0]/D         0.00  
    0:01:12   28187.8      1.27      67.9     509.6 my_HWA_22/out_reg[1]/D         0.00  
    0:01:12   28187.8      1.27      67.9     509.6 my_HWA_22/out_reg[0]/D         0.00  
    0:01:12   28187.8      1.27      67.8     509.6 my_HWA_11/out_reg[8]/D         0.00  
    0:01:12   28188.6      1.27      67.8     509.6 my_HWA_44/out_reg[3]/D         0.00  
    0:01:13   28187.8      1.27      67.8     509.6 my_HWA4/out_reg[6]/D           0.00  
    0:01:13   28187.2      1.27      67.7     509.6 my_HWA_44/out_reg[3]/D         0.00  
    0:01:13   28188.6      1.27      67.7     509.6 my_HWA_44/out_reg[5]/D         0.00  
    0:01:14   28188.6      1.27      67.7     509.6 my_HWA_44/out_reg[2]/D         0.00  
    0:01:14   28189.9      1.27      67.7     509.6 my_HWA4/out_reg[8]/D           0.00  
    0:01:14   28190.4      1.27      67.6     509.6 my_HWA_44/out_reg[5]/D         0.00  
    0:01:14   28190.1      1.27      67.6     509.6 my_HWA_44/out_reg[5]/D         0.00  
    0:01:15   28192.8      1.27      67.6     509.6 my_HWA_22/out_reg[5]/D         0.00  
    0:01:15   28192.3      1.27      67.6     509.6 my_HWA_44/out_reg[5]/D         0.00  
    0:01:16   28192.3      1.27      67.6     509.6 my_HWA_44/out_reg[3]/D         0.00  
    0:01:16   28193.1      1.27      67.6     509.6 my_HWA_22/out_reg[0]/D         0.00  
    0:01:16   28193.1      1.27      67.6     509.6 my_HWA_44/out_reg[3]/D         0.00  
    0:01:17   28193.1      1.27      67.6     509.6 my_HWA_44/out_reg[3]/D         0.00  
    0:01:17   28193.1      1.27      67.6     509.6                                0.00  
    0:01:18   28183.2      1.27      67.6     507.2                                0.00  


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:01:18   28183.2      1.27      67.6     507.2                                0.00  
    0:01:18   28193.6      1.27      67.6       0.0 my_HWA_44/out_reg[3]/D         0.00  


  Beginning Critical Range Optimization
  -------------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:01:19   28193.6      1.27      67.6       0.0                                0.00  
    0:01:20   28194.1      1.27      67.6       0.0                                0.00  
    0:01:20   28191.5      1.27      67.6       0.0                                0.00  
    0:01:20   28190.9      1.27      67.6       0.0                                0.00  
    0:01:20   28190.4      1.27      67.6       0.0                                0.00  
    0:01:20   28192.3      1.27      67.5       0.0                                0.00  
    0:01:21   28197.3      1.27      67.4       0.0                                0.00  
    0:01:21   28196.8      1.27      67.4       0.0                                0.00  
    0:01:21   28197.1      1.27      67.4       0.0                                0.00  
    0:01:21   28197.6      1.27      67.3       0.0                                0.00  
    0:01:21   28199.5      1.27      67.3       0.0                                0.00  
    0:01:21   28199.5      1.27      67.3       0.0                                0.00  
    0:01:21   28200.5      1.27      67.2       0.0                                0.00  
    0:01:22   28201.3      1.27      67.2       0.0                                0.00  
    0:01:22   28204.0      1.27      67.1       0.0                                0.00  
    0:01:22   28209.3      1.27      67.0       0.0                                0.00  
    0:01:22   28209.8      1.27      67.0       0.0                                0.00  
    0:01:22   28208.8      1.27      66.1       0.0                                0.00  
    0:01:22   28211.7      1.27      66.0       0.0                                0.00  
    0:01:22   28212.0      1.27      65.9       0.0                                0.00  
    0:01:22   28210.6      1.27      65.9       0.0                                0.00  
    0:01:22   28210.1      1.27      65.8       0.0                                0.00  
    0:01:22   28218.3      1.27      65.4       0.0                                0.00  


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:01:22   28218.3      1.27      65.4       0.0                                0.00  
    0:01:22   28218.3      1.27      65.4       0.0                                0.00  
    0:01:26   28107.7      1.27      65.8       0.0                                0.00  
    0:01:27   28095.5      1.27      65.9       0.0                                0.00  
    0:01:27   28092.0      1.27      65.9       0.0                                0.00  
    0:01:27   28090.7      1.27      65.9       0.0                                0.00  
    0:01:27   28090.1      1.27      65.9       0.0                                0.00  
    0:01:27   28090.1      1.27      65.9       0.0                                0.00  
    0:01:27   28096.2      1.27      65.7       0.0                                0.00  
    0:01:28   28042.8      1.27      65.8       0.0                                0.00  
    0:01:28   28042.3      1.27      65.8       0.0                                0.00  
    0:01:28   28042.3      1.27      65.8       0.0                                0.00  
    0:01:28   28042.3      1.27      65.8       0.0                                0.00  
    0:01:28   28042.3      1.27      65.8       0.0                                0.00  
    0:01:28   28042.3      1.27      65.8       0.0                                0.00  
    0:01:28   28042.3      1.27      65.8       0.0                                0.00  
    0:01:28   28042.5      1.27      65.7       0.0 my_HWA_44/out_reg[3]/D         0.00  
    0:01:29   28044.4      1.26      65.7       0.0 my_HWA_44/out_reg[3]/D         0.00  
    0:01:29   28007.4      1.26      65.7       0.0                                0.00  
    0:01:30   27929.5      1.26      65.7       0.0                                0.00  
    0:01:31   27860.8      1.26      65.7       0.0                                0.00  
    0:01:32   27845.9      1.26      65.7       0.0                                0.00  
    0:01:32   27844.9      1.26      65.7       0.0                                0.00  
    0:01:33   27838.2      1.26      65.7       0.0                                0.00  
    0:01:33   27835.0      1.26      65.7       0.0                                0.00  
    0:01:34   27793.8      1.26      65.7       0.0                                0.00  
    0:01:35   27764.5      1.26      65.7       0.0                                0.00  
    0:01:36   27759.2      1.26      65.7       0.0                                0.00  


  Beginning Critical Range Optimization
  -------------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:01:36   27759.2      1.26      65.7       0.0                                0.00  
    0:01:36   27759.5      1.26      65.6       0.0                                0.00  
    0:01:36   27759.8      1.26      65.6       0.0                                0.00  
    0:01:36   27759.8      1.26      65.6       0.0                                0.00  
    0:01:37   27760.0      1.26      65.6       0.0                                0.00  
    0:01:37   27760.0      1.26      65.6       0.0                                0.00  
    0:01:37   27760.0      1.26      65.6       0.0                                0.00  
    0:01:37   27761.9      1.26      65.6       0.0                                0.00  
    0:01:37   27761.9      1.26      65.5       0.0                                0.00  
    0:01:38   27759.8      1.26      65.5       0.0                                0.00  
    0:01:38   27759.5      1.26      65.5       0.0                                0.00  
    0:01:38   27759.5      1.26      65.5       0.0                                0.00  
    0:01:38   27759.8      1.26      65.5       0.0                                0.00  
    0:01:38   27759.5      1.26      65.5       0.0                                0.00  
    0:01:39   27759.0      1.26      65.4       0.0                                0.00  
    0:01:39   27759.8      1.26      65.4       0.0                                0.00  
    0:01:39   27760.8      1.26      65.4       0.0                                0.00  
    0:01:39   27771.2      1.26      65.3       0.0                                0.00  
    0:01:39   27771.2      1.26      65.3       0.0                                0.00  
    0:01:40   27771.7      1.26      64.8       0.0 my_HWA_44/out_reg[8]/D         0.00  
    0:01:40   27771.7      1.26      64.8       0.0 my_HWA_22/out_reg[2]/D         0.00  
    0:01:40   27770.9      1.26      64.8       0.0 my_HWA4/out_reg[1]/D           0.00  
    0:01:40   27770.7      1.26      64.8       0.0 my_HWA_22/out_reg[3]/D         0.00  
    0:01:40   27771.7      1.26      64.8       0.0 my_HWA_22/out_reg[3]/D         0.00  
    0:01:41   27772.5      1.26      64.7       0.0 my_HWA_22/out_reg[2]/D         0.00  
    0:01:41   27773.3      1.26      64.7       0.0 my_HWA_44/out_reg[8]/D         0.00  
    0:01:41   27775.5      1.25      64.7       0.0 my_HWA_22/out_reg[6]/D         0.00  
    0:01:41   27777.0      1.25      64.6       0.0 my_HWA_44/out_reg[7]/D         0.00  
    0:01:42   27777.0      1.25      64.6       0.0 my_HWA_44/out_reg[8]/D         0.00  
    0:01:42   27777.3      1.25      64.6       0.0 my_HWA_22/out_reg[2]/D         0.00  
    0:01:42   27777.3      1.25      64.6       0.0 my_HWA_44/out_reg[8]/D         0.00  
    0:01:43   27778.4      1.25      64.6       0.0 my_HWA_44/out_reg[9]/D         0.00  
    0:01:43   27779.7      1.25      64.6       0.0 my_HWA_22/out_reg[3]/D         0.00  
    0:01:44   27780.2      1.25      64.6       0.0 my_HWA_44/out_reg[8]/D         0.00  


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Writing verilog file '/afs/umich.edu/user/s/u/sunsusan/Desktop/SC_FIR_hardware_syn/synth/HWA_total.vg'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Writing ddc file './HWA_total.ddc'.
Removing design 'HWA_total'
Removing design 'in_ctrl_1_SC_2_0'
Removing design 'HWA_1_opt_n_2_0'
Removing design 'in_ctrl_2_SC_0'
Removing design 'in_ctrl_1_SC_2_1'
Removing design 'in_ctrl_1_SC_2_2'
Removing design 'HWA_1_opt_n_2_1'
Removing design 'HWA_1_opt_n_2_2'
Removing design 'in_ctrl_2_SC_1'
Removing design 'VDC'
Removing design 'VDC_DW01_inc_0'
Removing design 'in_ctrl_SC'
Removing design 'HWA_opt_n_2'
Removing design 'in_ctrl_4_SC'
Removing library 'NangateOpenCellLibrary'
Removing library 'gtech'
Removing library 'standard.sldb'
Loading db file '/afs/umich.edu/user/s/u/sunsusan/Desktop/SC_FIR_hardware_syn/Nangate/NangateOpenCellLibrary.db'
Loading db file '/usr/caen/synopsys-synth-2018.06/libraries/syn/gtech.db'
Loading db file '/usr/caen/synopsys-synth-2018.06/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Loading verilog file '/afs/umich.edu/user/s/u/sunsusan/Desktop/SC_FIR_hardware_syn/synth/HWA_total.vg'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Performing 'read' command.
Compiling source file /afs/umich.edu/user/s/u/sunsusan/Desktop/SC_FIR_hardware_syn/synth/HWA_total.vg
Reading with netlist reader (equivalent to -netlist option).
Verilog netlist reader completed successfully.
Current design is now '/afs/umich.edu/user/s/u/sunsusan/Desktop/SC_FIR_hardware_syn/synth/VDC_DW01_inc_0.db:VDC_DW01_inc_0'
Loaded 14 designs.
Current design is 'VDC_DW01_inc_0'.
Current design is 'HWA_total'.

Thank you...
