<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p232" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_232{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_232{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_232{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_232{left:95px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t5_232{left:95px;bottom:1071px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#t6_232{left:95px;bottom:1054px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t7_232{left:69px;bottom:1028px;}
#t8_232{left:95px;bottom:1031px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t9_232{left:362px;bottom:1031px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#ta_232{left:95px;bottom:1014px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tb_232{left:95px;bottom:998px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#tc_232{left:240px;bottom:1004px;}
#td_232{left:275px;bottom:998px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#te_232{left:95px;bottom:981px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tf_232{left:95px;bottom:964px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tg_232{left:95px;bottom:947px;letter-spacing:-0.13px;word-spacing:-1.13px;}
#th_232{left:95px;bottom:930px;letter-spacing:-0.15px;word-spacing:-0.83px;}
#ti_232{left:95px;bottom:914px;letter-spacing:-0.14px;word-spacing:-1.19px;}
#tj_232{left:95px;bottom:897px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tk_232{left:95px;bottom:874px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tl_232{left:95px;bottom:857px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tm_232{left:95px;bottom:840px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tn_232{left:69px;bottom:782px;letter-spacing:0.12px;}
#to_232{left:151px;bottom:782px;letter-spacing:0.14px;word-spacing:0.01px;}
#tp_232{left:69px;bottom:758px;letter-spacing:-0.14px;word-spacing:-0.6px;}
#tq_232{left:69px;bottom:741px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tr_232{left:69px;bottom:724px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ts_232{left:69px;bottom:707px;letter-spacing:-0.18px;word-spacing:-0.45px;}
#tt_232{left:69px;bottom:683px;letter-spacing:-0.13px;word-spacing:-0.69px;}
#tu_232{left:69px;bottom:666px;letter-spacing:-0.12px;word-spacing:-0.52px;}
#tv_232{left:69px;bottom:642px;letter-spacing:-0.15px;word-spacing:-0.96px;}
#tw_232{left:69px;bottom:625px;letter-spacing:-0.14px;word-spacing:-0.83px;}
#tx_232{left:69px;bottom:608px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#ty_232{left:69px;bottom:591px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tz_232{left:69px;bottom:574px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t10_232{left:69px;bottom:558px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t11_232{left:69px;bottom:533px;letter-spacing:-0.15px;word-spacing:-0.91px;}
#t12_232{left:69px;bottom:516px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t13_232{left:69px;bottom:499px;letter-spacing:-0.23px;word-spacing:-0.36px;}
#t14_232{left:69px;bottom:475px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t15_232{left:69px;bottom:458px;letter-spacing:-0.16px;word-spacing:-0.4px;}
#t16_232{left:69px;bottom:432px;}
#t17_232{left:95px;bottom:435px;letter-spacing:-0.14px;word-spacing:-0.68px;}
#t18_232{left:95px;bottom:419px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t19_232{left:95px;bottom:402px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1a_232{left:95px;bottom:385px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#t1b_232{left:69px;bottom:359px;}
#t1c_232{left:95px;bottom:362px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#t1d_232{left:95px;bottom:345px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1e_232{left:95px;bottom:328px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1f_232{left:95px;bottom:312px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1g_232{left:69px;bottom:287px;letter-spacing:-0.15px;word-spacing:-0.83px;}
#t1h_232{left:69px;bottom:270px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1i_232{left:69px;bottom:254px;letter-spacing:-0.13px;}
#t1j_232{left:69px;bottom:185px;letter-spacing:0.14px;}
#t1k_232{left:150px;bottom:185px;letter-spacing:0.21px;}
#t1l_232{left:69px;bottom:160px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1m_232{left:69px;bottom:144px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t1n_232{left:69px;bottom:127px;letter-spacing:-0.14px;word-spacing:-1.33px;}

.s1_232{font-size:12px;font-family:NeoSansIntel_pgv;color:#000;}
.s2_232{font-size:14px;font-family:NeoSansIntel_pgv;color:#0860A8;}
.s3_232{font-size:14px;font-family:Verdana_13-;color:#000;}
.s4_232{font-size:21px;font-family:TimesNewRoman_143;color:#000;}
.s5_232{font-size:14px;font-family:Verdana-Bold_pgt;color:#000;}
.s6_232{font-size:11px;font-family:Verdana_13-;color:#000;}
.s7_232{font-size:18px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s8_232{font-size:21px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts232" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_pgu;
	src: url("fonts/NeoSansIntelMedium_pgu.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_pgv;
	src: url("fonts/NeoSansIntel_pgv.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_143;
	src: url("fonts/TimesNewRoman_143.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_pgt;
	src: url("fonts/Verdana-Bold_pgt.woff") format("woff");
}

@font-face {
	font-family: Verdana_13-;
	src: url("fonts/Verdana_13-.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg232Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg232" style="-webkit-user-select: none;"><object width="935" height="1210" data="232/232.svg" type="image/svg+xml" id="pdf232" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_232" class="t s1_232">8-30 </span><span id="t2_232" class="t s1_232">Vol. 1 </span>
<span id="t3_232" class="t s2_232">PROGRAMMING WITH THE X87 FPU </span>
<span id="t4_232" class="t s3_232">either of re-exchanges the store instruction after proper adjustment of the operand or of rounding the </span>
<span id="t5_232" class="t s3_232">significand on the stack to the destination's precision as the standard requires. The exception handler should </span>
<span id="t6_232" class="t s3_232">ultimately store a value into the destination location in memory if the program is to continue. </span>
<span id="t7_232" class="t s4_232">• </span><span id="t8_232" class="t s5_232">Destination is the register stack — </span><span id="t9_232" class="t s3_232">The significand of the result is rounded according to current settings of </span>
<span id="ta_232" class="t s3_232">the precision and rounding control bits in the x87 FPU control word and the exponent of the result is adjusted </span>
<span id="tb_232" class="t s3_232">by multiplying it by 2 </span>
<span id="tc_232" class="t s6_232">24576 </span>
<span id="td_232" class="t s3_232">. (For instructions not affected by the precision field, the significand is rounded to </span>
<span id="te_232" class="t s3_232">double extended precision.) The resulting value is stored in the destination operand. Condition code bit C1 in </span>
<span id="tf_232" class="t s3_232">the x87 FPU status register (acting here as a “round-up bit”) is set if the significand was rounded upward and </span>
<span id="tg_232" class="t s3_232">cleared if the result was rounded toward 0. After the result is stored, the UE flag is set and a software exception </span>
<span id="th_232" class="t s3_232">handler is invoked. The scaling bias value 24,576 is the same as is used for the overflow exception and has the </span>
<span id="ti_232" class="t s3_232">same effect, which is to translate the result as nearly as possible to the middle of the double extended precision </span>
<span id="tj_232" class="t s3_232">floating-point exponent range. </span>
<span id="tk_232" class="t s3_232">When using the FSCALE instruction, massive underflow can occur, where the magnitude of the result is too </span>
<span id="tl_232" class="t s3_232">small to be represented, even with a bias-adjusted exponent. Here, if underflow occurs again after the result </span>
<span id="tm_232" class="t s3_232">has been biased, a properly signed 0 is stored in the destination operand. </span>
<span id="tn_232" class="t s7_232">8.5.6 </span><span id="to_232" class="t s7_232">Inexact-Result (Precision) Exception (#P) </span>
<span id="tp_232" class="t s3_232">The inexact-result exception (also called the precision exception) occurs if the result of an operation is not exactly </span>
<span id="tq_232" class="t s3_232">representable in the destination format. (See Section 4.9.1.6, “Inexact-Result (Precision) Exception (#P),” for </span>
<span id="tr_232" class="t s3_232">additional information about the numeric overflow exception.) Note that the transcendental instructions (FSIN, </span>
<span id="ts_232" class="t s3_232">FCOS, FSINCOS, FPTAN, FPATAN, F2XM1, FYL2X, and FYL2XP1) by nature produce inexact results. </span>
<span id="tt_232" class="t s3_232">The inexact-result exception flag (PE) is bit 5 of the x87 FPU status word, and the mask bit (PM) is bit 5 of the x87 </span>
<span id="tu_232" class="t s3_232">FPU control word. </span>
<span id="tv_232" class="t s3_232">If the inexact-result exception is masked when an inexact-result condition occurs and a numeric overflow or under- </span>
<span id="tw_232" class="t s3_232">flow condition has not occurred, the x87 FPU handles the exception as describe in Section 4.9.1.6, “Inexact-Result </span>
<span id="tx_232" class="t s3_232">(Precision) Exception (#P),” with one additional action. The C1 (round-up) bit in the x87 FPU status word is set to </span>
<span id="ty_232" class="t s3_232">indicate whether the inexact result was rounded up (C1 is set) or “not rounded up” (C1 is cleared). In the “not </span>
<span id="tz_232" class="t s3_232">rounded up” case, the least-significant bits of the inexact result are truncated so that the result fits in the destina- </span>
<span id="t10_232" class="t s3_232">tion format. </span>
<span id="t11_232" class="t s3_232">If the inexact-result exception is not masked when an inexact result occurs and numeric overflow or underflow has </span>
<span id="t12_232" class="t s3_232">not occurred, the x87 FPU handles the exception as described in the previous paragraph and, in addition, invokes </span>
<span id="t13_232" class="t s3_232">a software exception handler. </span>
<span id="t14_232" class="t s3_232">If an inexact result occurs in conjunction with numeric overflow or underflow, the x87 FPU carries out one of the </span>
<span id="t15_232" class="t s3_232">following operations: </span>
<span id="t16_232" class="t s4_232">• </span><span id="t17_232" class="t s3_232">If an inexact result occurs in conjunction with masked overflow or underflow, the OE or UE flag and the PE flag </span>
<span id="t18_232" class="t s3_232">are set and the result is stored as described for the overflow or underflow exceptions (see Section 8.5.4, </span>
<span id="t19_232" class="t s3_232">“Numeric Overflow Exception (#O),” or Section 8.5.5, “Numeric Underflow Exception (#U)”). If the inexact </span>
<span id="t1a_232" class="t s3_232">result exception is unmasked, the x87 FPU also invokes a software exception handler. </span>
<span id="t1b_232" class="t s4_232">• </span><span id="t1c_232" class="t s3_232">If an inexact result occurs in conjunction with unmasked overflow or underflow and the destination operand is </span>
<span id="t1d_232" class="t s3_232">a register, the OE or UE flag and the PE flag are set, the result is stored as described for the overflow or </span>
<span id="t1e_232" class="t s3_232">underflow exceptions (see Section 8.5.4, “Numeric Overflow Exception (#O),” or Section 8.5.5, “Numeric </span>
<span id="t1f_232" class="t s3_232">Underflow Exception (#U)”) and a software exception handler is invoked. </span>
<span id="t1g_232" class="t s3_232">If an unmasked numeric overflow or underflow exception occurs and the destination operand is a memory location </span>
<span id="t1h_232" class="t s3_232">(which can happen only for a floating-point store), the inexact-result condition is not reported and the C1 flag is </span>
<span id="t1i_232" class="t s3_232">cleared. </span>
<span id="t1j_232" class="t s8_232">8.6 </span><span id="t1k_232" class="t s8_232">X87 FPU EXCEPTION SYNCHRONIZATION </span>
<span id="t1l_232" class="t s3_232">Because the integer unit and x87 FPU are separate execution units, it is possible for the processor to execute </span>
<span id="t1m_232" class="t s3_232">floating-point, integer, and system instructions concurrently. No special programming techniques are required to </span>
<span id="t1n_232" class="t s3_232">gain the advantages of concurrent execution. (Floating-point instructions are placed in the instruction stream along </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
