{
  "module_name": "rt1015.h",
  "hash_id": "0d8cf44f58a9f4f181ff6c24c5939a897aeb7eff65ed3645a826e6973cc7e778",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/codecs/rt1015.h",
  "human_readable_source": "\n\n\n\n\n\n\n\n\n\n\n\n#ifndef __RT1015_H__\n#define __RT1015_H__\n#include <sound/rt1015.h>\n\n#define RT1015_DEVICE_ID_VAL\t\t\t0x1011\n#define RT1015_DEVICE_ID_VAL2\t\t\t0x1015\n\n#define RT1015_RESET\t\t\t\t0x0000\n#define RT1015_CLK2\t\t\t\t0x0004\n#define RT1015_CLK3\t\t\t\t0x0006\n#define RT1015_PLL1\t\t\t\t0x000a\n#define RT1015_PLL2\t\t\t\t0x000c\n#define RT1015_DUM_RW1\t\t\t\t0x000e\n#define RT1015_DUM_RW2\t\t\t\t0x0010\n#define RT1015_DUM_RW3\t\t\t\t0x0012\n#define RT1015_DUM_RW4\t\t\t\t0x0014\n#define RT1015_DUM_RW5\t\t\t\t0x0016\n#define RT1015_DUM_RW6\t\t\t\t0x0018\n#define RT1015_CLK_DET\t\t\t\t0x0020\n#define RT1015_SIL_DET\t\t\t\t0x0022\n#define RT1015_CUSTOMER_ID\t\t\t0x0076\n#define RT1015_PCODE_FWVER\t\t\t0x0078\n#define RT1015_VER_ID\t\t\t\t0x007a\n#define RT1015_VENDOR_ID\t\t\t0x007c\n#define RT1015_DEVICE_ID\t\t\t0x007d\n#define RT1015_PAD_DRV1\t\t\t\t0x00f0\n#define RT1015_PAD_DRV2\t\t\t\t0x00f2\n#define RT1015_GAT_BOOST\t\t\t0x00f3\n#define RT1015_PRO_ALT\t\t\t\t0x00f4\n#define RT1015_OSCK_STA\t\t\t\t0x00f6\n#define RT1015_MAN_I2C\t\t\t\t0x0100\n#define RT1015_DAC1\t\t\t\t0x0102\n#define RT1015_DAC2\t\t\t\t0x0104\n#define RT1015_DAC3\t\t\t\t0x0106\n#define RT1015_ADC1\t\t\t\t0x010c\n#define RT1015_ADC2\t\t\t\t0x010e\n#define RT1015_TDM_MASTER\t\t\t0x0111\n#define RT1015_TDM_TCON\t\t\t\t0x0112\n#define RT1015_TDM1_1\t\t\t\t0x0114\n#define RT1015_TDM1_2\t\t\t\t0x0116\n#define RT1015_TDM1_3\t\t\t\t0x0118\n#define RT1015_TDM1_4\t\t\t\t0x011a\n#define RT1015_TDM1_5\t\t\t\t0x011c\n#define RT1015_MIXER1\t\t\t\t0x0300\n#define RT1015_MIXER2\t\t\t\t0x0302\n#define RT1015_ANA_PROTECT1\t\t\t0x0311\n#define RT1015_ANA_CTRL_SEQ1\t\t\t0x0313\n#define RT1015_ANA_CTRL_SEQ2\t\t\t0x0314\n#define RT1015_VBAT_DET_DEB\t\t\t0x031a\n#define RT1015_VBAT_VOLT_DET1\t\t\t0x031c\n#define RT1015_VBAT_VOLT_DET2\t\t\t0x031d\n#define RT1015_VBAT_TEST_OUT1\t\t\t0x031e\n#define RT1015_VBAT_TEST_OUT2\t\t\t0x031f\n#define RT1015_VBAT_PROT_ATT\t\t\t0x0320\n#define RT1015_VBAT_DET_CODE\t\t\t0x0321\n#define RT1015_PWR1\t\t\t\t0x0322\n#define RT1015_PWR4\t\t\t\t0x0328\n#define RT1015_PWR5\t\t\t\t0x0329\n#define RT1015_PWR6\t\t\t\t0x032a\n#define RT1015_PWR7\t\t\t\t0x032b\n#define RT1015_PWR8\t\t\t\t0x032c\n#define RT1015_PWR9\t\t\t\t0x032d\n#define RT1015_CLASSD_SEQ\t\t\t0x032e\n#define RT1015_SMART_BST_CTRL1\t\t\t0x0330\n#define RT1015_SMART_BST_CTRL2\t\t\t0x0332\n#define RT1015_ANA_CTRL1\t\t\t0x0334\n#define RT1015_ANA_CTRL2\t\t\t0x0336\n#define RT1015_PWR_STATE_CTRL\t\t\t0x0338\n#define RT1015_MONO_DYNA_CTRL\t\t\t0x04fa\n#define RT1015_MONO_DYNA_CTRL1\t\t\t0x04fc\n#define RT1015_MONO_DYNA_CTRL2\t\t\t0x04fe\n#define RT1015_MONO_DYNA_CTRL3\t\t\t0x0500\n#define RT1015_MONO_DYNA_CTRL4\t\t\t0x0502\n#define RT1015_MONO_DYNA_CTRL5\t\t\t0x0504\n#define RT1015_SPK_VOL\t\t\t\t\t0x0506\n#define RT1015_SHORT_DETTOP1\t\t\t0x0508\n#define RT1015_SHORT_DETTOP2\t\t\t0x050a\n#define RT1015_SPK_DC_DETECT1\t\t\t0x0519\n#define RT1015_SPK_DC_DETECT2\t\t\t0x051a\n#define RT1015_SPK_DC_DETECT3\t\t\t0x051b\n#define RT1015_SPK_DC_DETECT4\t\t\t0x051d\n#define RT1015_SPK_DC_DETECT5\t\t\t0x051f\n#define RT1015_BAT_RPO_STEP1\t\t\t0x0536\n#define RT1015_BAT_RPO_STEP2\t\t\t0x0538\n#define RT1015_BAT_RPO_STEP3\t\t\t0x053a\n#define RT1015_BAT_RPO_STEP4\t\t\t0x053c\n#define RT1015_BAT_RPO_STEP5\t\t\t0x053d\n#define RT1015_BAT_RPO_STEP6\t\t\t0x053e\n#define RT1015_BAT_RPO_STEP7\t\t\t0x053f\n#define RT1015_BAT_RPO_STEP8\t\t\t0x0540\n#define RT1015_BAT_RPO_STEP9\t\t\t0x0541\n#define RT1015_BAT_RPO_STEP10\t\t\t0x0542\n#define RT1015_BAT_RPO_STEP11\t\t\t0x0543\n#define RT1015_BAT_RPO_STEP12\t\t\t0x0544\n#define RT1015_SPREAD_SPEC1\t\t\t0x0568\n#define RT1015_SPREAD_SPEC2\t\t\t0x056a\n#define RT1015_PAD_STATUS\t\t\t0x1000\n#define RT1015_PADS_PULLING_CTRL1\t\t0x1002\n#define RT1015_PADS_DRIVING\t\t\t0x1006\n#define RT1015_SYS_RST1\t\t\t\t0x1007\n#define RT1015_SYS_RST2\t\t\t\t0x1009\n#define RT1015_SYS_GATING1\t\t\t0x100a\n#define RT1015_TEST_MODE1\t\t\t0x100c\n#define RT1015_TEST_MODE2\t\t\t0x100d\n#define RT1015_TIMING_CTRL1\t\t\t0x100e\n#define RT1015_PLL_INT\t\t\t\t0x1010\n#define RT1015_TEST_OUT1\t\t\t0x1020\n#define RT1015_DC_CALIB_CLSD1\t\t\t0x1200\n#define RT1015_DC_CALIB_CLSD2\t\t\t0x1202\n#define RT1015_DC_CALIB_CLSD3\t\t\t0x1204\n#define RT1015_DC_CALIB_CLSD4\t\t\t0x1206\n#define RT1015_DC_CALIB_CLSD5\t\t\t0x1208\n#define RT1015_DC_CALIB_CLSD6\t\t\t0x120a\n#define RT1015_DC_CALIB_CLSD7\t\t\t0x120c\n#define RT1015_DC_CALIB_CLSD8\t\t\t0x120e\n#define RT1015_DC_CALIB_CLSD9\t\t\t0x1210\n#define RT1015_DC_CALIB_CLSD10\t\t\t0x1212\n#define RT1015_CLSD_INTERNAL1\t\t\t0x1300\n#define RT1015_CLSD_INTERNAL2\t\t\t0x1302\n#define RT1015_CLSD_INTERNAL3\t\t\t0x1304\n#define RT1015_CLSD_INTERNAL4\t\t\t0x1305\n#define RT1015_CLSD_INTERNAL5\t\t\t0x1306\n#define RT1015_CLSD_INTERNAL6\t\t\t0x1308\n#define RT1015_CLSD_INTERNAL7\t\t\t0x130a\n#define RT1015_CLSD_INTERNAL8\t\t\t0x130c\n#define RT1015_CLSD_INTERNAL9\t\t\t0x130e\n#define RT1015_CLSD_OCP_CTRL\t\t\t0x130f\n#define RT1015_VREF_LV\t\t\t\t0x1310\n#define RT1015_MBIAS1\t\t\t\t0x1312\n#define RT1015_MBIAS2\t\t\t\t0x1314\n#define RT1015_MBIAS3\t\t\t\t0x1316\n#define RT1015_MBIAS4\t\t\t\t0x1318\n#define RT1015_VREF_LV1\t\t\t\t0x131a\n#define RT1015_S_BST_TIMING_INTER1\t\t0x1322\n#define RT1015_S_BST_TIMING_INTER2\t\t0x1323\n#define RT1015_S_BST_TIMING_INTER3\t\t0x1324\n#define RT1015_S_BST_TIMING_INTER4\t\t0x1325\n#define RT1015_S_BST_TIMING_INTER5\t\t0x1326\n#define RT1015_S_BST_TIMING_INTER6\t\t0x1327\n#define RT1015_S_BST_TIMING_INTER7\t\t0x1328\n#define RT1015_S_BST_TIMING_INTER8\t\t0x1329\n#define RT1015_S_BST_TIMING_INTER9\t\t0x132a\n#define RT1015_S_BST_TIMING_INTER10\t\t0x132b\n#define RT1015_S_BST_TIMING_INTER11\t\t0x1330\n#define RT1015_S_BST_TIMING_INTER12\t\t0x1331\n#define RT1015_S_BST_TIMING_INTER13\t\t0x1332\n#define RT1015_S_BST_TIMING_INTER14\t\t0x1333\n#define RT1015_S_BST_TIMING_INTER15\t\t0x1334\n#define RT1015_S_BST_TIMING_INTER16\t\t0x1335\n#define RT1015_S_BST_TIMING_INTER17\t\t0x1336\n#define RT1015_S_BST_TIMING_INTER18\t\t0x1337\n#define RT1015_S_BST_TIMING_INTER19\t\t0x1338\n#define RT1015_S_BST_TIMING_INTER20\t\t0x1339\n#define RT1015_S_BST_TIMING_INTER21\t\t0x133a\n#define RT1015_S_BST_TIMING_INTER22\t\t0x133b\n#define RT1015_S_BST_TIMING_INTER23\t\t0x133c\n#define RT1015_S_BST_TIMING_INTER24\t\t0x133d\n#define RT1015_S_BST_TIMING_INTER25\t\t0x133e\n#define RT1015_S_BST_TIMING_INTER26\t\t0x133f\n#define RT1015_S_BST_TIMING_INTER27\t\t0x1340\n#define RT1015_S_BST_TIMING_INTER28\t\t0x1341\n#define RT1015_S_BST_TIMING_INTER29\t\t0x1342\n#define RT1015_S_BST_TIMING_INTER30\t\t0x1343\n#define RT1015_S_BST_TIMING_INTER31\t\t0x1344\n#define RT1015_S_BST_TIMING_INTER32\t\t0x1345\n#define RT1015_S_BST_TIMING_INTER33\t\t0x1346\n#define RT1015_S_BST_TIMING_INTER34\t\t0x1347\n#define RT1015_S_BST_TIMING_INTER35\t\t0x1348\n#define RT1015_S_BST_TIMING_INTER36\t\t0x1349\n\n \n#define RT1015_CLK_SYS_PRE_SEL_MASK\t\t(0x3 << 14)\n#define RT1015_CLK_SYS_PRE_SEL_SFT\t\t14\n#define RT1015_CLK_SYS_PRE_SEL_MCLK\t\t(0x0 << 14)\n#define RT1015_CLK_SYS_PRE_SEL_PLL\t\t(0x2 << 14)\n#define RT1015_PLL_SEL_MASK\t\t\t(0x1 << 13)\n#define RT1015_PLL_SEL_SFT\t\t\t13\n#define RT1015_PLL_SEL_PLL_SRC2\t\t\t(0x0 << 13)\n#define RT1015_PLL_SEL_BCLK\t\t\t(0x1 << 13)\n#define RT1015_FS_PD_MASK\t\t\t(0x7 << 4)\n#define RT1015_FS_PD_SFT\t\t\t4\n\n \n#define RT1015_PLL_M_MAX\t\t\t0xf\n#define RT1015_PLL_M_MASK\t\t\t(RT1015_PLL_M_MAX << 12)\n#define RT1015_PLL_M_SFT\t\t\t12\n#define RT1015_PLL_M_BP\t\t\t\t(0x1 << 11)\n#define RT1015_PLL_M_BP_SFT\t\t\t11\n#define RT1015_PLL_N_MAX\t\t\t0x1ff\n#define RT1015_PLL_N_MASK\t\t\t(RT1015_PLL_N_MAX << 0)\n#define RT1015_PLL_N_SFT\t\t\t0\n\n \n#define RT1015_PLL_BPK_MASK\t\t\t(0x1 << 5)\n#define RT1015_PLL_BPK\t\t\t\t(0x0 << 5)\n#define RT1015_PLL_K_MAX\t\t\t0x1f\n#define RT1015_PLL_K_MASK\t\t\t(RT1015_PLL_K_MAX)\n#define RT1015_PLL_K_SFT\t\t\t0\n\n \n#define RT1015_EN_BCLK_DET_MASK\t\t\t(0x1 << 15)\n#define RT1015_EN_BCLK_DET\t\t\t\t(0x1 << 15)\n#define RT1015_DIS_BCLK_DET\t\t\t\t(0x0 << 15)\n\n \n#define RT1015_ID_MASK\t\t\t\t0xff\n#define RT1015_ID_VERA\t\t\t\t0x0\n#define RT1015_ID_VERB\t\t\t\t0x1\n\n \n#define RT1015_MONO_LR_SEL_MASK\t\t\t(0x3 << 4)\n#define RT1015_MONO_L_CHANNEL\t\t\t(0x0 << 4)\n#define RT1015_MONO_R_CHANNEL\t\t\t(0x1 << 4)\n#define RT1015_MONO_LR_MIX_CHANNEL\t\t\t(0x2 << 4)\n\n \n#define RT1015_DAC_VOL_MASK\t\t\t(0x7f << 9)\n#define RT1015_DAC_VOL_SFT\t\t\t9\n\n \n#define RT1015_DAC_CLK\t\t\t\t(0x1 << 13)\n#define RT1015_DAC_CLK_BIT\t\t\t13\n\n \n#define RT1015_DAC_MUTE_MASK\t\t\t(0x1 << 15)\n#define RT1015_DA_MUTE_SFT\t\t\t15\n#define RT1015_DVOL_MUTE_FLAG_SFT\t\t12\n\n \n#define RT1015_TCON_TDM_MS_MASK\t\t\t(0x1 << 14)\n#define RT1015_TCON_TDM_MS_SFT\t\t\t14\n#define RT1015_TCON_TDM_MS_S\t\t\t(0x0 << 14)\n#define RT1015_TCON_TDM_MS_M\t\t\t(0x1 << 14)\n#define RT1015_I2S_DL_MASK\t\t\t(0x7 << 8)\n#define RT1015_I2S_DL_SFT\t\t\t8\n#define RT1015_I2S_DL_16\t\t\t(0x0 << 8)\n#define RT1015_I2S_DL_20\t\t\t(0x1 << 8)\n#define RT1015_I2S_DL_24\t\t\t(0x2 << 8)\n#define RT1015_I2S_DL_8\t\t\t\t(0x3 << 8)\n#define RT1015_I2S_M_DF_MASK\t\t\t(0x7 << 0)\n#define RT1015_I2S_M_DF_SFT\t\t\t0\n#define RT1015_I2S_M_DF_I2S\t\t\t(0x0)\n#define RT1015_I2S_M_DF_LEFT\t\t\t(0x1)\n#define RT1015_I2S_M_DF_PCM_A\t\t\t(0x2)\n#define RT1015_I2S_M_DF_PCM_B\t\t\t(0x3)\n#define RT1015_I2S_M_DF_PCM_A_N\t\t\t(0x6)\n#define RT1015_I2S_M_DF_PCM_B_N\t\t\t(0x7)\n\n \n#define RT1015_I2S_TCON_DF_MASK\t\t\t(0x7 << 13)\n#define RT1015_I2S_TCON_DF_SFT\t\t\t13\n#define RT1015_I2S_TCON_DF_I2S\t\t\t(0x0 << 13)\n#define RT1015_I2S_TCON_DF_LEFT\t\t\t(0x1 << 13)\n#define RT1015_I2S_TCON_DF_PCM_A\t\t(0x2 << 13)\n#define RT1015_I2S_TCON_DF_PCM_B\t\t(0x3 << 13)\n#define RT1015_I2S_TCON_DF_PCM_A_N\t\t(0x6 << 13)\n#define RT1015_I2S_TCON_DF_PCM_B_N\t\t(0x7 << 13)\n#define RT1015_TCON_BCLK_SEL_MASK\t\t(0x3 << 10)\n#define RT1015_TCON_BCLK_SEL_SFT\t\t10\n#define RT1015_TCON_BCLK_SEL_32FS\t\t(0x0 << 10)\n#define RT1015_TCON_BCLK_SEL_64FS\t\t(0x1 << 10)\n#define RT1015_TCON_BCLK_SEL_128FS\t\t(0x2 << 10)\n#define RT1015_TCON_BCLK_SEL_256FS\t\t(0x3 << 10)\n#define RT1015_TCON_CH_LEN_MASK\t\t\t(0x3 << 5)\n#define RT1015_TCON_CH_LEN_SFT\t\t\t5\n#define RT1015_TCON_CH_LEN_16B\t\t\t(0x0 << 5)\n#define RT1015_TCON_CH_LEN_20B\t\t\t(0x1 << 5)\n#define RT1015_TCON_CH_LEN_24B\t\t\t(0x2 << 5)\n#define RT1015_TCON_CH_LEN_32B\t\t\t(0x3 << 5)\n#define RT1015_TCON_BCLK_MST_MASK\t\t\t(0x1 << 4)\n#define RT1015_TCON_BCLK_MST_SFT\t\t\t4\n#define RT1015_TCON_BCLK_MST_INV\t\t(0x1 << 4)\n\n \n#define RT1015_TDM_INV_BCLK_MASK\t\t(0x1 << 15)\n#define RT1015_TDM_INV_BCLK_SFT\t\t\t15\n#define RT1015_TDM_INV_BCLK\t\t\t(0x1 << 15)\n#define RT1015_I2S_CH_TX_MASK\t\t\t(0x3 << 10)\n#define RT1015_I2S_CH_TX_SFT\t\t\t10\n#define RT1015_I2S_TX_2CH\t\t\t(0x0 << 10)\n#define RT1015_I2S_TX_4CH\t\t\t(0x1 << 10)\n#define RT1015_I2S_TX_6CH\t\t\t(0x2 << 10)\n#define RT1015_I2S_TX_8CH\t\t\t(0x3 << 10)\n#define RT1015_I2S_CH_RX_MASK\t\t\t(0x3 << 8)\n#define RT1015_I2S_CH_RX_SFT\t\t\t8\n#define RT1015_I2S_RX_2CH\t\t\t(0x0 << 8)\n#define RT1015_I2S_RX_4CH\t\t\t(0x1 << 8)\n#define RT1015_I2S_RX_6CH\t\t\t(0x2 << 8)\n#define RT1015_I2S_RX_8CH\t\t\t(0x3 << 8)\n#define RT1015_I2S_LR_CH_SEL_MASK\t\t\t(0x1 << 7)\n#define RT1015_I2S_LR_CH_SEL_SFT\t\t\t7\n#define RT1015_I2S_LEFT_CH_SEL\t\t\t(0x0 << 7)\n#define RT1015_I2S_RIGHT_CH_SEL\t\t\t(0x1 << 7)\n#define RT1015_I2S_CH_TX_LEN_MASK\t\t\t(0x7 << 4)\n#define RT1015_I2S_CH_TX_LEN_SFT\t\t\t4\n#define RT1015_I2S_CH_TX_LEN_16B\t\t\t(0x0 << 4)\n#define RT1015_I2S_CH_TX_LEN_20B\t\t\t(0x1 << 4)\n#define RT1015_I2S_CH_TX_LEN_24B\t\t\t(0x2 << 4)\n#define RT1015_I2S_CH_TX_LEN_32B\t\t\t(0x3 << 4)\n#define RT1015_I2S_CH_TX_LEN_8B\t\t\t(0x4 << 4)\n#define RT1015_I2S_CH_RX_LEN_MASK\t\t\t(0x7 << 0)\n#define RT1015_I2S_CH_RX_LEN_SFT\t\t\t0\n#define RT1015_I2S_CH_RX_LEN_16B\t\t\t(0x0 << 0)\n#define RT1015_I2S_CH_RX_LEN_20B\t\t\t(0x1 << 0)\n#define RT1015_I2S_CH_RX_LEN_24B\t\t\t(0x2 << 0)\n#define RT1015_I2S_CH_RX_LEN_32B\t\t\t(0x3 << 0)\n#define RT1015_I2S_CH_RX_LEN_8B\t\t\t(0x4 << 0)\n\n \n#define RT1015_TDM_I2S_TX_L_DAC1_1_MASK\t\t\t(0x7 << 12)\n#define RT1015_TDM_I2S_TX_R_DAC1_1_MASK\t\t\t(0x7 << 8)\n#define RT1015_TDM_I2S_TX_L_DAC1_1_SFT 12\n#define RT1015_TDM_I2S_TX_R_DAC1_1_SFT 8\n\n \n#define RT1015_ABST_AUTO_EN_MASK\t\t(0x1 << 13)\n#define RT1015_ABST_AUTO_MODE\t\t\t(0x1 << 13)\n#define RT1015_ABST_REG_MODE\t\t\t(0x0 << 13)\n#define RT1015_ABST_FIX_TGT_MASK\t\t(0x1 << 12)\n#define RT1015_ABST_FIX_TGT_EN\t\t\t(0x1 << 12)\n#define RT1015_ABST_FIX_TGT_DIS\t\t\t(0x0 << 12)\n#define RT1015_BYPASS_SWR_REG_MASK\t\t(0x1 << 7)\n#define RT1015_BYPASS_SWRREG_BYPASS\t\t(0x1 << 7)\n#define RT1015_BYPASS_SWRREG_PASS\t\t(0x0 << 7)\n\n \n#define RT1015_PWR_LDO2\t\t\t\t(0x1 << 15)\n#define RT1015_PWR_LDO2_BIT\t\t\t15\n#define RT1015_PWR_DAC\t\t\t\t(0x1 << 14)\n#define RT1015_PWR_DAC_BIT\t\t\t14\n#define RT1015_PWR_INTCLK\t\t\t(0x1 << 13)\n#define RT1015_PWR_INTCLK_BIT\t\t\t13\n#define RT1015_PWR_ISENSE\t\t\t(0x1 << 12)\n#define RT1015_PWR_ISENSE_BIT\t\t\t12\n#define RT1015_PWR_VSENSE\t\t\t(0x1 << 10)\n#define RT1015_PWR_VSENSE_BIT\t\t\t10\n#define RT1015_PWR_PLL\t\t\t\t(0x1 << 9)\n#define RT1015_PWR_PLL_BIT\t\t\t9\n#define RT1015_PWR_BG_1_2\t\t\t(0x1 << 8)\n#define RT1015_PWR_BG_1_2_BIT\t\t\t8\n#define RT1015_PWR_MBIAS_BG\t\t\t(0x1 << 7)\n#define RT1015_PWR_MBIAS_BG_BIT\t\t\t7\n#define RT1015_PWR_VBAT\t\t\t\t(0x1 << 6)\n#define RT1015_PWR_VBAT_BIT\t\t\t6\n#define RT1015_PWR_MBIAS\t\t\t(0x1 << 4)\n#define RT1015_PWR_MBIAS_BIT\t\t\t4\n#define RT1015_PWR_ADCV\t\t\t\t(0x1 << 3)\n#define RT1015_PWR_ADCV_BIT\t\t\t3\n#define RT1015_PWR_MIXERV\t\t\t(0x1 << 2)\n#define RT1015_PWR_MIXERV_BIT\t\t\t2\n#define RT1015_PWR_SUMV\t\t\t\t(0x1 << 1)\n#define RT1015_PWR_SUMV_BIT\t\t\t1\n#define RT1015_PWR_VREFLV\t\t\t(0x1 << 0)\n#define RT1015_PWR_VREFLV_BIT\t\t\t0\n\n \n#define RT1015_PWR_BASIC\t\t\t(0x1 << 15)\n#define RT1015_PWR_BASIC_BIT\t\t\t15\n#define RT1015_PWR_SD\t\t\t\t(0x1 << 14)\n#define RT1015_PWR_SD_BIT\t\t\t14\n#define RT1015_PWR_IBIAS\t\t\t(0x1 << 13)\n#define RT1015_PWR_IBIAS_BIT\t\t\t13\n#define RT1015_PWR_VCM\t\t\t\t(0x1 << 11)\n#define RT1015_PWR_VCM_BIT\t\t\t11\n\n \n#define RT1015_PWR_SWR\t\t\t\t(0x1 << 12)\n#define RT1015_PWR_SWR_BIT\t\t\t12\n\n \n#define RT1015_EN_CLA_D_DC_DET_MASK\t(0x1 << 12)\n#define RT1015_EN_CLA_D_DC_DET\t\t(0x1 << 12)\n#define RT1015_DIS_CLA_D_DC_DET\t\t(0x0 << 12)\n\n \n#define RT1015_PWR_CLSD\t\t\t\t(0x1 << 12)\n#define RT1015_PWR_CLSD_BIT\t\t\t12\n\n \n#define RT1015_ID_MASK\t\t\t\t0xff\n#define RT1015_ID_VERA\t\t\t\t0x0\n#define RT1015_ID_VERB\t\t\t\t0x1\n\n \nenum {\n\tRT1015_SCLK_S_MCLK,\n\tRT1015_SCLK_S_PLL,\n};\n\n \nenum {\n\tRT1015_PLL_S_MCLK,\n\tRT1015_PLL_S_BCLK,\n};\n\nenum {\n\tRT1015_AIF1,\n\tRT1015_AIFS,\n};\n\nenum {\n\tRT1015_VERA,\n\tRT1015_VERB,\n};\n\nenum {\n\tBYPASS,\n\tADAPTIVE,\n\tFIXED_ADAPTIVE,\n};\n\nenum {\n\tRT1015_Enable_Boost = 0,\n\tRT1015_Bypass_Boost,\n};\n\nenum {\n\tRT1015_HW_28 = 0,\n\tRT1015_HW_29,\n};\n\nstruct rt1015_priv {\n\tstruct snd_soc_component *component;\n\tstruct rt1015_platform_data pdata;\n\tstruct regmap *regmap;\n\tint sysclk;\n\tint sysclk_src;\n\tint pll_src;\n\tint pll_in;\n\tint pll_out;\n\tint boost_mode;\n\tint bypass_boost;\n\tint dac_is_used;\n\tint cali_done;\n};\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}