# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../../lab2_1/lab2_1.srcs/sources_1/new/bcd_to_7segment_decoder.v"
verilog xil_defaultlib  "../../../lab2_2.srcs/sources_1/new/_4bit_to_7segment.v"
verilog xil_defaultlib  "../../../lab2_2.srcs/sim_1/new/_4bit_to_7segment_tb.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
