// Seed: 1704759116
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  id_6(
      1, id_2 ? 1 : id_5, id_3 - id_4
  );
  module_2 modCall_1 (
      id_4,
      id_1,
      id_1,
      id_2,
      id_3
  );
  assign module_1.id_1 = 0;
  id_7(
      id_5
  );
endmodule
module module_1;
  assign id_1 = 1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_6, id_7;
  assign id_4 = 'b0;
  wire id_8;
  wire id_9;
endmodule
