{"vcs1":{"timestamp_begin":1727528017.731506624, "rt":2.52, "ut":0.81, "st":0.43}}
{"vcselab":{"timestamp_begin":1727528020.354179459, "rt":1.60, "ut":0.27, "st":0.07}}
{"link":{"timestamp_begin":1727528022.061365597, "rt":0.51, "ut":0.26, "st":0.47}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1727528016.977679452}
{"VCS_COMP_START_TIME": 1727528016.977679452}
{"VCS_COMP_END_TIME": 1727528024.673668810}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/iclab/iclabTA01/umc018/Verilog/umc18_neg.v +define+GATE +neg_tchk"}
{"vcs1": {"peak_mem": 353868}}
{"stitch_vcselab": {"peak_mem": 242140}}
