

================================================================
== Vitis HLS Report for 'compute_Pipeline_VITIS_LOOP_142_4'
================================================================
* Date:           Sat Nov 19 21:58:04 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        vscale-max-sharing
* Solution:       zcu104 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.141 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      260|      260|  2.600 us|  2.600 us|  260|  260|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_142_4  |      258|      258|         7|          4|          1|    64|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      27|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     4|     158|     183|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     136|    -|
|Register         |        -|     -|     132|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     4|     290|     346|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP| FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+----+-----+-----+
    |hadd_16ns_16ns_16_2_full_dsp_1_U39  |hadd_16ns_16ns_16_2_full_dsp_1  |        0|   2|  94|  113|    0|
    |hmul_16ns_16ns_16_2_max_dsp_1_U40   |hmul_16ns_16ns_16_2_max_dsp_1   |        0|   2|  64|   34|    0|
    |mux_21_16_1_1_U41                   |mux_21_16_1_1                   |        0|   0|   0|    9|    0|
    |mux_21_16_1_1_U42                   |mux_21_16_1_1                   |        0|   0|   0|    9|    0|
    |mux_21_16_1_1_U43                   |mux_21_16_1_1                   |        0|   0|   0|    9|    0|
    |mux_21_16_1_1_U44                   |mux_21_16_1_1                   |        0|   0|   0|    9|    0|
    +------------------------------------+--------------------------------+---------+----+----+-----+-----+
    |Total                               |                                |        0|   4| 158|  183|    0|
    +------------------------------------+--------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln142_fu_264_p2   |         +|   0|  0|  14|           7|           1|
    |icmp_ln142_fu_228_p2  |      icmp|   0|  0|  11|           7|           8|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  27|          15|          11|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  26|          5|    1|          5|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_7         |   9|          2|    7|         14|
    |grp_fu_192_p0                |  14|          3|   16|         48|
    |grp_fu_192_p1                |  14|          3|   16|         48|
    |j_fu_80                      |   9|          2|    7|         14|
    |reg_file_5_0_address0        |  14|          3|   11|         33|
    |reg_file_5_1_address0        |  14|          3|   11|         33|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 136|         29|   73|        203|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |add_reg_405                              |  16|   0|   16|          0|
    |ap_CS_fsm                                |   4|   0|    4|          0|
    |ap_done_reg                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |   1|   0|    1|          0|
    |icmp_ln142_reg_331                       |   1|   0|    1|          0|
    |j_7_reg_325                              |   7|   0|    7|          0|
    |j_fu_80                                  |   7|   0|    7|          0|
    |reg_file_5_0_addr_reg_365                |  11|   0|   11|          0|
    |reg_file_5_0_addr_reg_365_pp0_iter1_reg  |  11|   0|   11|          0|
    |reg_file_5_1_addr_reg_370                |  11|   0|   11|          0|
    |reg_file_5_1_addr_reg_370_pp0_iter1_reg  |  11|   0|   11|          0|
    |trunc_ln146_reg_375                      |   1|   0|    1|          0|
    |trunc_ln146_reg_375_pp0_iter1_reg        |   1|   0|    1|          0|
    |val1_reg_395                             |  16|   0|   16|          0|
    |val2_reg_390                             |  16|   0|   16|          0|
    |val3_reg_400                             |  16|   0|   16|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    | 132|   0|  132|          0|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+-----------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_142_4|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_142_4|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_142_4|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_142_4|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_142_4|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_142_4|  return value|
|i_7                    |   in|    6|     ap_none|                                i_7|        scalar|
|reg_file_4_0_address0  |  out|   11|   ap_memory|                       reg_file_4_0|         array|
|reg_file_4_0_ce0       |  out|    1|   ap_memory|                       reg_file_4_0|         array|
|reg_file_4_0_q0        |   in|   16|   ap_memory|                       reg_file_4_0|         array|
|reg_file_4_1_address0  |  out|   11|   ap_memory|                       reg_file_4_1|         array|
|reg_file_4_1_ce0       |  out|    1|   ap_memory|                       reg_file_4_1|         array|
|reg_file_4_1_q0        |   in|   16|   ap_memory|                       reg_file_4_1|         array|
|reg_file_2_0_address0  |  out|   11|   ap_memory|                       reg_file_2_0|         array|
|reg_file_2_0_ce0       |  out|    1|   ap_memory|                       reg_file_2_0|         array|
|reg_file_2_0_q0        |   in|   16|   ap_memory|                       reg_file_2_0|         array|
|reg_file_2_1_address0  |  out|   11|   ap_memory|                       reg_file_2_1|         array|
|reg_file_2_1_ce0       |  out|    1|   ap_memory|                       reg_file_2_1|         array|
|reg_file_2_1_q0        |   in|   16|   ap_memory|                       reg_file_2_1|         array|
|reg_file_3_0_address0  |  out|   11|   ap_memory|                       reg_file_3_0|         array|
|reg_file_3_0_ce0       |  out|    1|   ap_memory|                       reg_file_3_0|         array|
|reg_file_3_0_q0        |   in|   16|   ap_memory|                       reg_file_3_0|         array|
|reg_file_3_1_address0  |  out|   11|   ap_memory|                       reg_file_3_1|         array|
|reg_file_3_1_ce0       |  out|    1|   ap_memory|                       reg_file_3_1|         array|
|reg_file_3_1_q0        |   in|   16|   ap_memory|                       reg_file_3_1|         array|
|reg_file_5_0_address0  |  out|   11|   ap_memory|                       reg_file_5_0|         array|
|reg_file_5_0_ce0       |  out|    1|   ap_memory|                       reg_file_5_0|         array|
|reg_file_5_0_we0       |  out|    1|   ap_memory|                       reg_file_5_0|         array|
|reg_file_5_0_d0        |  out|   16|   ap_memory|                       reg_file_5_0|         array|
|reg_file_5_0_q0        |   in|   16|   ap_memory|                       reg_file_5_0|         array|
|reg_file_5_1_address0  |  out|   11|   ap_memory|                       reg_file_5_1|         array|
|reg_file_5_1_ce0       |  out|    1|   ap_memory|                       reg_file_5_1|         array|
|reg_file_5_1_we0       |  out|    1|   ap_memory|                       reg_file_5_1|         array|
|reg_file_5_1_d0        |  out|   16|   ap_memory|                       reg_file_5_1|         array|
|reg_file_5_1_q0        |   in|   16|   ap_memory|                       reg_file_5_1|         array|
+-----------------------+-----+-----+------------+-----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 4, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 10 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_7_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %i_7"   --->   Operation 11 'read' 'i_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_5_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_5_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_4_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_4_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_3_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_3_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %j"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc35"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%j_7 = load i7 %j" [vscale-max-sharing/src/correlation.cpp:146]   --->   Operation 22 'load' 'j_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.81ns)   --->   "%icmp_ln142 = icmp_eq  i7 %j_7, i7 64" [vscale-max-sharing/src/correlation.cpp:142]   --->   Operation 23 'icmp' 'icmp_ln142' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln142 = br i1 %icmp_ln142, void %fpga_resource_limit_hint.for.inc35.1_begin, void %for.inc38.exitStub" [vscale-max-sharing/src/correlation.cpp:142]   --->   Operation 24 'br' 'br_ln142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_7" [vscale-max-sharing/src/correlation.cpp:142]   --->   Operation 25 'specregionbegin' 'rbegin' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%rbegin2 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_16" [vscale-max-sharing/src/correlation.cpp:142]   --->   Operation 26 'specregionbegin' 'rbegin2' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%lshr_ln7 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %j_7, i32 1, i32 5" [vscale-max-sharing/src/correlation.cpp:146]   --->   Operation 27 'partselect' 'lshr_ln7' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%add_ln1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %i_7_read, i5 %lshr_ln7" [vscale-max-sharing/src/correlation.cpp:146]   --->   Operation 28 'bitconcatenate' 'add_ln1' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln146 = zext i11 %add_ln1" [vscale-max-sharing/src/correlation.cpp:146]   --->   Operation 29 'zext' 'zext_ln146' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%reg_file_4_0_addr = getelementptr i16 %reg_file_4_0, i64 0, i64 %zext_ln146" [vscale-max-sharing/src/correlation.cpp:146]   --->   Operation 30 'getelementptr' 'reg_file_4_0_addr' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%reg_file_4_1_addr = getelementptr i16 %reg_file_4_1, i64 0, i64 %zext_ln146" [vscale-max-sharing/src/correlation.cpp:146]   --->   Operation 31 'getelementptr' 'reg_file_4_1_addr' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (1.23ns)   --->   "%reg_file_4_0_load = load i11 %reg_file_4_0_addr" [vscale-max-sharing/src/correlation.cpp:146]   --->   Operation 32 'load' 'reg_file_4_0_load' <Predicate = (!icmp_ln142)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 33 [2/2] (1.23ns)   --->   "%reg_file_4_1_load = load i11 %reg_file_4_1_addr" [vscale-max-sharing/src/correlation.cpp:146]   --->   Operation 33 'load' 'reg_file_4_1_load' <Predicate = (!icmp_ln142)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln146" [vscale-max-sharing/src/correlation.cpp:146]   --->   Operation 34 'getelementptr' 'reg_file_2_0_addr' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln146" [vscale-max-sharing/src/correlation.cpp:146]   --->   Operation 35 'getelementptr' 'reg_file_2_1_addr' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (1.23ns)   --->   "%reg_file_2_0_load = load i11 %reg_file_2_0_addr" [vscale-max-sharing/src/correlation.cpp:146]   --->   Operation 36 'load' 'reg_file_2_0_load' <Predicate = (!icmp_ln142)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 37 [2/2] (1.23ns)   --->   "%reg_file_2_1_load = load i11 %reg_file_2_1_addr" [vscale-max-sharing/src/correlation.cpp:146]   --->   Operation 37 'load' 'reg_file_2_1_load' <Predicate = (!icmp_ln142)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%reg_file_3_0_addr = getelementptr i16 %reg_file_3_0, i64 0, i64 %zext_ln146" [vscale-max-sharing/src/correlation.cpp:147]   --->   Operation 38 'getelementptr' 'reg_file_3_0_addr' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%reg_file_3_1_addr = getelementptr i16 %reg_file_3_1, i64 0, i64 %zext_ln146" [vscale-max-sharing/src/correlation.cpp:147]   --->   Operation 39 'getelementptr' 'reg_file_3_1_addr' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_1 : Operation 40 [2/2] (1.23ns)   --->   "%reg_file_3_0_load = load i11 %reg_file_3_0_addr" [vscale-max-sharing/src/correlation.cpp:147]   --->   Operation 40 'load' 'reg_file_3_0_load' <Predicate = (!icmp_ln142)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 41 [2/2] (1.23ns)   --->   "%reg_file_3_1_load = load i11 %reg_file_3_1_addr" [vscale-max-sharing/src/correlation.cpp:147]   --->   Operation 41 'load' 'reg_file_3_1_load' <Predicate = (!icmp_ln142)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%reg_file_5_0_addr = getelementptr i16 %reg_file_5_0, i64 0, i64 %zext_ln146" [vscale-max-sharing/src/correlation.cpp:148]   --->   Operation 42 'getelementptr' 'reg_file_5_0_addr' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%reg_file_5_1_addr = getelementptr i16 %reg_file_5_1, i64 0, i64 %zext_ln146" [vscale-max-sharing/src/correlation.cpp:148]   --->   Operation 43 'getelementptr' 'reg_file_5_1_addr' <Predicate = (!icmp_ln142)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.38>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 44 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 45 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.77ns)   --->   "%add_ln142 = add i7 %j_7, i7 1" [vscale-max-sharing/src/correlation.cpp:142]   --->   Operation 46 'add' 'add_ln142' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln146 = trunc i7 %j_7" [vscale-max-sharing/src/correlation.cpp:146]   --->   Operation 47 'trunc' 'trunc_ln146' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_2 : Operation 48 [1/2] (1.23ns)   --->   "%reg_file_4_0_load = load i11 %reg_file_4_0_addr" [vscale-max-sharing/src/correlation.cpp:146]   --->   Operation 48 'load' 'reg_file_4_0_load' <Predicate = (!icmp_ln142)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 49 [1/2] (1.23ns)   --->   "%reg_file_4_1_load = load i11 %reg_file_4_1_addr" [vscale-max-sharing/src/correlation.cpp:146]   --->   Operation 49 'load' 'reg_file_4_1_load' <Predicate = (!icmp_ln142)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 50 [1/1] (0.42ns)   --->   "%tmp = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_4_0_load, i16 %reg_file_4_1_load, i1 %trunc_ln146" [vscale-max-sharing/src/correlation.cpp:146]   --->   Operation 50 'mux' 'tmp' <Predicate = (!icmp_ln142)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/2] (1.23ns)   --->   "%reg_file_2_0_load = load i11 %reg_file_2_0_addr" [vscale-max-sharing/src/correlation.cpp:146]   --->   Operation 51 'load' 'reg_file_2_0_load' <Predicate = (!icmp_ln142)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 52 [1/2] (1.23ns)   --->   "%reg_file_2_1_load = load i11 %reg_file_2_1_addr" [vscale-max-sharing/src/correlation.cpp:146]   --->   Operation 52 'load' 'reg_file_2_1_load' <Predicate = (!icmp_ln142)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 53 [1/1] (0.42ns)   --->   "%tmp_s = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load, i16 %reg_file_2_1_load, i1 %trunc_ln146" [vscale-max-sharing/src/correlation.cpp:146]   --->   Operation 53 'mux' 'tmp_s' <Predicate = (!icmp_ln142)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [2/2] (4.72ns)   --->   "%val1 = hmul i16 %tmp, i16 %tmp_s" [vscale-max-sharing/src/correlation.cpp:146]   --->   Operation 54 'hmul' 'val1' <Predicate = (!icmp_ln142)> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/2] (1.23ns)   --->   "%reg_file_3_0_load = load i11 %reg_file_3_0_addr" [vscale-max-sharing/src/correlation.cpp:147]   --->   Operation 55 'load' 'reg_file_3_0_load' <Predicate = (!icmp_ln142)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 56 [1/2] (1.23ns)   --->   "%reg_file_3_1_load = load i11 %reg_file_3_1_addr" [vscale-max-sharing/src/correlation.cpp:147]   --->   Operation 56 'load' 'reg_file_3_1_load' <Predicate = (!icmp_ln142)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 57 [1/1] (0.42ns)   --->   "%val2 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_3_0_load, i16 %reg_file_3_1_load, i1 %trunc_ln146" [vscale-max-sharing/src/correlation.cpp:147]   --->   Operation 57 'mux' 'val2' <Predicate = (!icmp_ln142)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln149 = br i1 %trunc_ln146, void %arrayidx2948.case.0, void %arrayidx2948.case.1" [vscale-max-sharing/src/correlation.cpp:149]   --->   Operation 58 'br' 'br_ln149' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%specresourcelimit_ln150 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_14, void @empty_6, void @empty_6, void @empty_6" [vscale-max-sharing/src/correlation.cpp:150]   --->   Operation 59 'specresourcelimit' 'specresourcelimit_ln150' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%rend3 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_16, i32 %rbegin2" [vscale-max-sharing/src/correlation.cpp:150]   --->   Operation 60 'specregionend' 'rend3' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%specresourcelimit_ln150 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_8, void @empty_6, void @empty_6, void @empty_6" [vscale-max-sharing/src/correlation.cpp:150]   --->   Operation 61 'specresourcelimit' 'specresourcelimit_ln150' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_7, i32 %rbegin" [vscale-max-sharing/src/correlation.cpp:150]   --->   Operation 62 'specregionend' 'rend' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.42ns)   --->   "%store_ln142 = store i7 %add_ln142, i7 %j" [vscale-max-sharing/src/correlation.cpp:142]   --->   Operation 63 'store' 'store_ln142' <Predicate = (!icmp_ln142)> <Delay = 0.42>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln142 = br void %for.inc35" [vscale-max-sharing/src/correlation.cpp:142]   --->   Operation 64 'br' 'br_ln142' <Predicate = (!icmp_ln142)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.72>
ST_3 : Operation 65 [1/2] (4.72ns)   --->   "%val1 = hmul i16 %tmp, i16 %tmp_s" [vscale-max-sharing/src/correlation.cpp:146]   --->   Operation 65 'hmul' 'val1' <Predicate = (!icmp_ln142)> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 80 'ret' 'ret_ln0' <Predicate = (icmp_ln142)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.90>
ST_4 : Operation 66 [2/2] (1.23ns)   --->   "%reg_file_5_0_load = load i11 %reg_file_5_0_addr" [vscale-max-sharing/src/correlation.cpp:148]   --->   Operation 66 'load' 'reg_file_5_0_load' <Predicate = (!icmp_ln142)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 67 [2/2] (1.23ns)   --->   "%reg_file_5_1_load = load i11 %reg_file_5_1_addr" [vscale-max-sharing/src/correlation.cpp:148]   --->   Operation 67 'load' 'reg_file_5_1_load' <Predicate = (!icmp_ln142)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 68 [2/2] (5.90ns)   --->   "%add = hadd i16 %val1, i16 %val2" [vscale-max-sharing/src/correlation.cpp:149]   --->   Operation 68 'hadd' 'add' <Predicate = (!icmp_ln142)> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.90>
ST_5 : Operation 69 [1/2] (1.23ns)   --->   "%reg_file_5_0_load = load i11 %reg_file_5_0_addr" [vscale-max-sharing/src/correlation.cpp:148]   --->   Operation 69 'load' 'reg_file_5_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_5 : Operation 70 [1/2] (1.23ns)   --->   "%reg_file_5_1_load = load i11 %reg_file_5_1_addr" [vscale-max-sharing/src/correlation.cpp:148]   --->   Operation 70 'load' 'reg_file_5_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_5 : Operation 71 [1/1] (0.42ns)   --->   "%val3 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_5_0_load, i16 %reg_file_5_1_load, i1 %trunc_ln146" [vscale-max-sharing/src/correlation.cpp:148]   --->   Operation 71 'mux' 'val3' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/2] (5.90ns)   --->   "%add = hadd i16 %val1, i16 %val2" [vscale-max-sharing/src/correlation.cpp:149]   --->   Operation 72 'hadd' 'add' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.90>
ST_6 : Operation 73 [2/2] (5.90ns)   --->   "%add1 = hadd i16 %add, i16 %val3" [vscale-max-sharing/src/correlation.cpp:149]   --->   Operation 73 'hadd' 'add1' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.14>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%specloopname_ln131 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [vscale-max-sharing/src/correlation.cpp:131]   --->   Operation 74 'specloopname' 'specloopname_ln131' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/2] (5.90ns)   --->   "%add1 = hadd i16 %add, i16 %val3" [vscale-max-sharing/src/correlation.cpp:149]   --->   Operation 75 'hadd' 'add1' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 76 [1/1] (1.23ns)   --->   "%store_ln149 = store i16 %add1, i11 %reg_file_5_0_addr" [vscale-max-sharing/src/correlation.cpp:149]   --->   Operation 76 'store' 'store_ln149' <Predicate = (!trunc_ln146)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln149 = br void %fpga_resource_limit_hint.for.inc35.2_end" [vscale-max-sharing/src/correlation.cpp:149]   --->   Operation 77 'br' 'br_ln149' <Predicate = (!trunc_ln146)> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (1.23ns)   --->   "%store_ln149 = store i16 %add1, i11 %reg_file_5_1_addr" [vscale-max-sharing/src/correlation.cpp:149]   --->   Operation 78 'store' 'store_ln149' <Predicate = (trunc_ln146)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln149 = br void %fpga_resource_limit_hint.for.inc35.2_end" [vscale-max-sharing/src/correlation.cpp:149]   --->   Operation 79 'br' 'br_ln149' <Predicate = (trunc_ln146)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ i_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ reg_file_4_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ reg_file_4_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ reg_file_2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ reg_file_2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ reg_file_3_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ reg_file_3_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ reg_file_5_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ reg_file_5_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                       (alloca           ) [ 01100000]
i_7_read                (read             ) [ 00000000]
specmemcore_ln0         (specmemcore      ) [ 00000000]
specmemcore_ln0         (specmemcore      ) [ 00000000]
specmemcore_ln0         (specmemcore      ) [ 00000000]
specmemcore_ln0         (specmemcore      ) [ 00000000]
specmemcore_ln0         (specmemcore      ) [ 00000000]
specmemcore_ln0         (specmemcore      ) [ 00000000]
specmemcore_ln0         (specmemcore      ) [ 00000000]
specmemcore_ln0         (specmemcore      ) [ 00000000]
store_ln0               (store            ) [ 00000000]
br_ln0                  (br               ) [ 00000000]
j_7                     (load             ) [ 00100000]
icmp_ln142              (icmp             ) [ 01111000]
br_ln142                (br               ) [ 00000000]
rbegin                  (specregionbegin  ) [ 00100000]
rbegin2                 (specregionbegin  ) [ 00100000]
lshr_ln7                (partselect       ) [ 00000000]
add_ln1                 (bitconcatenate   ) [ 00000000]
zext_ln146              (zext             ) [ 00000000]
reg_file_4_0_addr       (getelementptr    ) [ 00100000]
reg_file_4_1_addr       (getelementptr    ) [ 00100000]
reg_file_2_0_addr       (getelementptr    ) [ 00100000]
reg_file_2_1_addr       (getelementptr    ) [ 00100000]
reg_file_3_0_addr       (getelementptr    ) [ 00100000]
reg_file_3_1_addr       (getelementptr    ) [ 00100000]
reg_file_5_0_addr       (getelementptr    ) [ 01111111]
reg_file_5_1_addr       (getelementptr    ) [ 01111111]
specpipeline_ln0        (specpipeline     ) [ 00000000]
empty                   (speclooptripcount) [ 00000000]
add_ln142               (add              ) [ 00000000]
trunc_ln146             (trunc            ) [ 01111111]
reg_file_4_0_load       (load             ) [ 00000000]
reg_file_4_1_load       (load             ) [ 00000000]
tmp                     (mux              ) [ 00010000]
reg_file_2_0_load       (load             ) [ 00000000]
reg_file_2_1_load       (load             ) [ 00000000]
tmp_s                   (mux              ) [ 00010000]
reg_file_3_0_load       (load             ) [ 00000000]
reg_file_3_1_load       (load             ) [ 00000000]
val2                    (mux              ) [ 01011100]
br_ln149                (br               ) [ 00000000]
specresourcelimit_ln150 (specresourcelimit) [ 00000000]
rend3                   (specregionend    ) [ 00000000]
specresourcelimit_ln150 (specresourcelimit) [ 00000000]
rend                    (specregionend    ) [ 00000000]
store_ln142             (store            ) [ 00000000]
br_ln142                (br               ) [ 00000000]
val1                    (hmul             ) [ 01001100]
reg_file_5_0_load       (load             ) [ 00000000]
reg_file_5_1_load       (load             ) [ 00000000]
val3                    (mux              ) [ 00110011]
add                     (hadd             ) [ 00110011]
specloopname_ln131      (specloopname     ) [ 00000000]
add1                    (hadd             ) [ 00000000]
store_ln149             (store            ) [ 00000000]
br_ln149                (br               ) [ 00000000]
store_ln149             (store            ) [ 00000000]
br_ln149                (br               ) [ 00000000]
ret_ln0                 (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="i_7">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_7"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="reg_file_4_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_4_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="reg_file_4_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_4_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="reg_file_2_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_2_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="reg_file_2_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_2_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="reg_file_3_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_3_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="reg_file_3_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_3_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="reg_file_5_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_5_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="reg_file_5_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_5_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i6.i5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.2f16.i1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="j_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="i_7_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="6" slack="0"/>
<pin id="86" dir="0" index="1" bw="6" slack="0"/>
<pin id="87" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_7_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="reg_file_4_0_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="16" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="11" slack="0"/>
<pin id="94" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_4_0_addr/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="reg_file_4_1_addr_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="16" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="11" slack="0"/>
<pin id="101" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_4_1_addr/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_access_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="11" slack="0"/>
<pin id="106" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="107" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_file_4_0_load/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_access_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="11" slack="0"/>
<pin id="112" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="113" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_file_4_1_load/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="reg_file_2_0_addr_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="16" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="11" slack="0"/>
<pin id="120" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_2_0_addr/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="reg_file_2_1_addr_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="16" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="11" slack="0"/>
<pin id="127" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_2_1_addr/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_access_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="11" slack="0"/>
<pin id="132" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_file_2_0_load/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_access_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="11" slack="0"/>
<pin id="138" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="139" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_file_2_1_load/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="reg_file_3_0_addr_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="16" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="11" slack="0"/>
<pin id="146" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_3_0_addr/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="reg_file_3_1_addr_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="16" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="11" slack="0"/>
<pin id="153" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_3_1_addr/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_access_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="11" slack="0"/>
<pin id="158" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_file_3_0_load/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_access_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="11" slack="0"/>
<pin id="164" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_file_3_1_load/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="reg_file_5_0_addr_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="16" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="11" slack="0"/>
<pin id="172" dir="1" index="3" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_5_0_addr/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="reg_file_5_1_addr_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="16" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="11" slack="0"/>
<pin id="179" dir="1" index="3" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_5_1_addr/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_access_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="11" slack="3"/>
<pin id="184" dir="0" index="1" bw="16" slack="0"/>
<pin id="185" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="reg_file_5_0_load/4 store_ln149/7 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_access_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="11" slack="3"/>
<pin id="189" dir="0" index="1" bw="16" slack="0"/>
<pin id="190" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="reg_file_5_1_load/4 store_ln149/7 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_fu_192">
<pin_list>
<pin id="196" dir="0" index="0" bw="16" slack="1"/>
<pin id="197" dir="0" index="1" bw="16" slack="1"/>
<pin id="198" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="hadd(534) " fcode="hadd"/>
<opset="add/4 add1/6 "/>
</bind>
</comp>

<comp id="209" class="1004" name="grp_fu_209">
<pin_list>
<pin id="213" dir="0" index="0" bw="16" slack="0"/>
<pin id="214" dir="0" index="1" bw="16" slack="0"/>
<pin id="215" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hmul(536) " fcode="hmul"/>
<opset="val1/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="store_ln0_store_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="7" slack="0"/>
<pin id="223" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="j_7_load_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="7" slack="0"/>
<pin id="227" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_7/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="icmp_ln142_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="7" slack="0"/>
<pin id="230" dir="0" index="1" bw="7" slack="0"/>
<pin id="231" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln142/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="lshr_ln7_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="5" slack="0"/>
<pin id="236" dir="0" index="1" bw="7" slack="0"/>
<pin id="237" dir="0" index="2" bw="1" slack="0"/>
<pin id="238" dir="0" index="3" bw="4" slack="0"/>
<pin id="239" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln7/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="add_ln1_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="11" slack="0"/>
<pin id="246" dir="0" index="1" bw="6" slack="0"/>
<pin id="247" dir="0" index="2" bw="5" slack="0"/>
<pin id="248" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln1/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="zext_ln146_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="11" slack="0"/>
<pin id="254" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln146/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="add_ln142_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="7" slack="1"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln142/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="trunc_ln146_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="7" slack="1"/>
<pin id="271" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln146/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="tmp_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="16" slack="0"/>
<pin id="274" dir="0" index="1" bw="16" slack="0"/>
<pin id="275" dir="0" index="2" bw="16" slack="0"/>
<pin id="276" dir="0" index="3" bw="1" slack="0"/>
<pin id="277" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="tmp_s_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="16" slack="0"/>
<pin id="285" dir="0" index="1" bw="16" slack="0"/>
<pin id="286" dir="0" index="2" bw="16" slack="0"/>
<pin id="287" dir="0" index="3" bw="1" slack="0"/>
<pin id="288" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="val2_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="16" slack="0"/>
<pin id="296" dir="0" index="1" bw="16" slack="0"/>
<pin id="297" dir="0" index="2" bw="16" slack="0"/>
<pin id="298" dir="0" index="3" bw="1" slack="0"/>
<pin id="299" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="val2/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="store_ln142_store_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="7" slack="0"/>
<pin id="306" dir="0" index="1" bw="7" slack="1"/>
<pin id="307" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln142/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="val3_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="16" slack="0"/>
<pin id="311" dir="0" index="1" bw="16" slack="0"/>
<pin id="312" dir="0" index="2" bw="16" slack="0"/>
<pin id="313" dir="0" index="3" bw="1" slack="3"/>
<pin id="314" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="val3/5 "/>
</bind>
</comp>

<comp id="318" class="1005" name="j_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="7" slack="0"/>
<pin id="320" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="325" class="1005" name="j_7_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="7" slack="1"/>
<pin id="327" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j_7 "/>
</bind>
</comp>

<comp id="331" class="1005" name="icmp_ln142_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="1"/>
<pin id="333" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln142 "/>
</bind>
</comp>

<comp id="335" class="1005" name="reg_file_4_0_addr_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="11" slack="1"/>
<pin id="337" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_4_0_addr "/>
</bind>
</comp>

<comp id="340" class="1005" name="reg_file_4_1_addr_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="11" slack="1"/>
<pin id="342" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_4_1_addr "/>
</bind>
</comp>

<comp id="345" class="1005" name="reg_file_2_0_addr_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="11" slack="1"/>
<pin id="347" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_2_0_addr "/>
</bind>
</comp>

<comp id="350" class="1005" name="reg_file_2_1_addr_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="11" slack="1"/>
<pin id="352" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_2_1_addr "/>
</bind>
</comp>

<comp id="355" class="1005" name="reg_file_3_0_addr_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="11" slack="1"/>
<pin id="357" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_3_0_addr "/>
</bind>
</comp>

<comp id="360" class="1005" name="reg_file_3_1_addr_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="11" slack="1"/>
<pin id="362" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_3_1_addr "/>
</bind>
</comp>

<comp id="365" class="1005" name="reg_file_5_0_addr_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="11" slack="3"/>
<pin id="367" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="reg_file_5_0_addr "/>
</bind>
</comp>

<comp id="370" class="1005" name="reg_file_5_1_addr_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="11" slack="3"/>
<pin id="372" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="reg_file_5_1_addr "/>
</bind>
</comp>

<comp id="375" class="1005" name="trunc_ln146_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="3"/>
<pin id="377" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln146 "/>
</bind>
</comp>

<comp id="380" class="1005" name="tmp_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="16" slack="1"/>
<pin id="382" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="385" class="1005" name="tmp_s_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="16" slack="1"/>
<pin id="387" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="390" class="1005" name="val2_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="16" slack="2"/>
<pin id="392" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="val2 "/>
</bind>
</comp>

<comp id="395" class="1005" name="val1_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="16" slack="1"/>
<pin id="397" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="val1 "/>
</bind>
</comp>

<comp id="400" class="1005" name="val3_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="16" slack="1"/>
<pin id="402" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="val3 "/>
</bind>
</comp>

<comp id="405" class="1005" name="add_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="16" slack="1"/>
<pin id="407" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="18" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="20" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="46" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="4" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="46" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="109"><net_src comp="90" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="115"><net_src comp="97" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="121"><net_src comp="6" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="46" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="8" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="46" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="135"><net_src comp="116" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="141"><net_src comp="123" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="147"><net_src comp="10" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="46" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="12" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="46" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="161"><net_src comp="142" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="167"><net_src comp="149" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="173"><net_src comp="14" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="46" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="180"><net_src comp="16" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="46" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="204"><net_src comp="192" pin="2"/><net_sink comp="182" pin=1"/></net>

<net id="205"><net_src comp="192" pin="2"/><net_sink comp="187" pin=1"/></net>

<net id="224"><net_src comp="30" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="232"><net_src comp="225" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="32" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="240"><net_src comp="40" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="225" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="242"><net_src comp="18" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="243"><net_src comp="42" pin="0"/><net_sink comp="234" pin=3"/></net>

<net id="249"><net_src comp="44" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="84" pin="2"/><net_sink comp="244" pin=1"/></net>

<net id="251"><net_src comp="234" pin="4"/><net_sink comp="244" pin=2"/></net>

<net id="255"><net_src comp="244" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="257"><net_src comp="252" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="258"><net_src comp="252" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="259"><net_src comp="252" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="260"><net_src comp="252" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="261"><net_src comp="252" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="262"><net_src comp="252" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="263"><net_src comp="252" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="268"><net_src comp="60" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="278"><net_src comp="62" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="104" pin="3"/><net_sink comp="272" pin=1"/></net>

<net id="280"><net_src comp="110" pin="3"/><net_sink comp="272" pin=2"/></net>

<net id="281"><net_src comp="269" pin="1"/><net_sink comp="272" pin=3"/></net>

<net id="282"><net_src comp="272" pin="4"/><net_sink comp="209" pin=0"/></net>

<net id="289"><net_src comp="62" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="290"><net_src comp="130" pin="3"/><net_sink comp="283" pin=1"/></net>

<net id="291"><net_src comp="136" pin="3"/><net_sink comp="283" pin=2"/></net>

<net id="292"><net_src comp="269" pin="1"/><net_sink comp="283" pin=3"/></net>

<net id="293"><net_src comp="283" pin="4"/><net_sink comp="209" pin=1"/></net>

<net id="300"><net_src comp="62" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="156" pin="3"/><net_sink comp="294" pin=1"/></net>

<net id="302"><net_src comp="162" pin="3"/><net_sink comp="294" pin=2"/></net>

<net id="303"><net_src comp="269" pin="1"/><net_sink comp="294" pin=3"/></net>

<net id="308"><net_src comp="264" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="315"><net_src comp="62" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="316"><net_src comp="182" pin="3"/><net_sink comp="309" pin=1"/></net>

<net id="317"><net_src comp="187" pin="3"/><net_sink comp="309" pin=2"/></net>

<net id="321"><net_src comp="80" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="323"><net_src comp="318" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="324"><net_src comp="318" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="328"><net_src comp="225" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="330"><net_src comp="325" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="334"><net_src comp="228" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="338"><net_src comp="90" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="343"><net_src comp="97" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="348"><net_src comp="116" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="353"><net_src comp="123" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="358"><net_src comp="142" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="363"><net_src comp="149" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="368"><net_src comp="168" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="373"><net_src comp="175" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="378"><net_src comp="269" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="309" pin=3"/></net>

<net id="383"><net_src comp="272" pin="4"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="388"><net_src comp="283" pin="4"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="393"><net_src comp="294" pin="4"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="398"><net_src comp="209" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="403"><net_src comp="309" pin="4"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="408"><net_src comp="192" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="192" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: reg_file_4_0 | {}
	Port: reg_file_4_1 | {}
	Port: reg_file_2_0 | {}
	Port: reg_file_2_1 | {}
	Port: reg_file_3_0 | {}
	Port: reg_file_3_1 | {}
	Port: reg_file_5_0 | {7 }
	Port: reg_file_5_1 | {7 }
 - Input state : 
	Port: compute_Pipeline_VITIS_LOOP_142_4 : i_7 | {1 }
	Port: compute_Pipeline_VITIS_LOOP_142_4 : reg_file_4_0 | {1 2 }
	Port: compute_Pipeline_VITIS_LOOP_142_4 : reg_file_4_1 | {1 2 }
	Port: compute_Pipeline_VITIS_LOOP_142_4 : reg_file_2_0 | {1 2 }
	Port: compute_Pipeline_VITIS_LOOP_142_4 : reg_file_2_1 | {1 2 }
	Port: compute_Pipeline_VITIS_LOOP_142_4 : reg_file_3_0 | {1 2 }
	Port: compute_Pipeline_VITIS_LOOP_142_4 : reg_file_3_1 | {1 2 }
	Port: compute_Pipeline_VITIS_LOOP_142_4 : reg_file_5_0 | {4 5 }
	Port: compute_Pipeline_VITIS_LOOP_142_4 : reg_file_5_1 | {4 5 }
  - Chain level:
	State 1
		store_ln0 : 1
		j_7 : 1
		icmp_ln142 : 2
		br_ln142 : 3
		lshr_ln7 : 2
		add_ln1 : 3
		zext_ln146 : 4
		reg_file_4_0_addr : 5
		reg_file_4_1_addr : 5
		reg_file_4_0_load : 6
		reg_file_4_1_load : 6
		reg_file_2_0_addr : 5
		reg_file_2_1_addr : 5
		reg_file_2_0_load : 6
		reg_file_2_1_load : 6
		reg_file_3_0_addr : 5
		reg_file_3_1_addr : 5
		reg_file_3_0_load : 6
		reg_file_3_1_load : 6
		reg_file_5_0_addr : 5
		reg_file_5_1_addr : 5
	State 2
		tmp : 1
		tmp_s : 1
		val1 : 2
		val2 : 1
		br_ln149 : 1
		store_ln142 : 1
	State 3
	State 4
	State 5
		val3 : 1
	State 6
	State 7
		store_ln149 : 1
		store_ln149 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|   hadd   |      grp_fu_192     |    2    |    94   |   113   |
|----------|---------------------|---------|---------|---------|
|   hmul   |      grp_fu_209     |    2    |    64   |    34   |
|----------|---------------------|---------|---------|---------|
|          |      tmp_fu_272     |    0    |    0    |    9    |
|    mux   |     tmp_s_fu_283    |    0    |    0    |    9    |
|          |     val2_fu_294     |    0    |    0    |    9    |
|          |     val3_fu_309     |    0    |    0    |    9    |
|----------|---------------------|---------|---------|---------|
|    add   |   add_ln142_fu_264  |    0    |    0    |    14   |
|----------|---------------------|---------|---------|---------|
|   icmp   |  icmp_ln142_fu_228  |    0    |    0    |    10   |
|----------|---------------------|---------|---------|---------|
|   read   | i_7_read_read_fu_84 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|partselect|   lshr_ln7_fu_234   |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|bitconcatenate|    add_ln1_fu_244   |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   zext   |  zext_ln146_fu_252  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   trunc  |  trunc_ln146_fu_269 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    4    |   158   |   207   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|       add_reg_405       |   16   |
|    icmp_ln142_reg_331   |    1   |
|       j_7_reg_325       |    7   |
|        j_reg_318        |    7   |
|reg_file_2_0_addr_reg_345|   11   |
|reg_file_2_1_addr_reg_350|   11   |
|reg_file_3_0_addr_reg_355|   11   |
|reg_file_3_1_addr_reg_360|   11   |
|reg_file_4_0_addr_reg_335|   11   |
|reg_file_4_1_addr_reg_340|   11   |
|reg_file_5_0_addr_reg_365|   11   |
|reg_file_5_1_addr_reg_370|   11   |
|       tmp_reg_380       |   16   |
|      tmp_s_reg_385      |   16   |
|   trunc_ln146_reg_375   |    1   |
|       val1_reg_395      |   16   |
|       val2_reg_390      |   16   |
|       val3_reg_400      |   16   |
+-------------------------+--------+
|          Total          |   200  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_104 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_110 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_130 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_136 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_156 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_162 |  p0  |   2  |  11  |   22   ||    9    |
|     grp_fu_192    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_192    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_209    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_209    |  p1  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   260  ||   4.27  ||    90   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |   158  |   207  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   90   |
|  Register |    -   |    -   |   200  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    4   |   358  |   297  |
+-----------+--------+--------+--------+--------+
