pr_debug	,	F_12
dqm	,	V_12
alternate_aperture_size	,	V_19
uint64_t	,	T_3
SDMA0_RLC0_VIRTUAL_ADDR__SHARED_BASE__SHIFT	,	V_42
APE1_MTYPE	,	F_8
default_mtype	,	V_20
pqm	,	V_33
DEFAULT_MTYPE	,	F_7
cache_policy_coherent	,	V_22
set_cache_memory_policy	,	V_3
top_address_nybble	,	V_10
MTYPE_NONCACHED	,	V_23
device_queue_manager	,	V_11
kfd_process_device	,	V_28
get_sh_mem_bases_32	,	F_10
sh_mem_ape1_limit	,	V_31
device_queue_manager_asic_ops	,	V_1
PTR32	,	V_26
qpd	,	V_14
__user	,	T_2
sh_mem_ape1_base	,	V_32
init_pipelines	,	F_13
sh_mem_config	,	V_25
register_process	,	V_5
register_process_cik	,	V_6
initialize_cpsch_cik	,	V_8
PRIVATE_BASE	,	F_4
"kfd: is32bit process: %d sh_mem_bases nybble: 0x%X and register 0x%X\n"	,	L_1
SDMA0_RLC0_VIRTUAL_ADDR__ATC__SHIFT	,	V_40
sdma_vm_addr	,	V_45
ops	,	V_2
get_pipes_num	,	F_14
set_cache_memory_policy_cik	,	V_4
ape1_mtype	,	V_21
compute_sh_mem_bases_64bit	,	F_2
is_32bit_user_mode	,	V_35
BUG_ON	,	F_3
sh_mem_bases	,	V_36
SDMA0_RLC0_VIRTUAL_ADDR__PTR32__SHIFT	,	V_41
cache_policy	,	V_15
SDMA0_RLC0_VIRTUAL_ADDR__SHARED_BASE_MASK	,	V_43
ALIGNMENT_MODE	,	F_6
SHARED_BASE	,	F_5
get_first_pipe	,	F_15
MTYPE_CACHED	,	V_24
alternate_aperture_base	,	V_18
value	,	V_39
temp	,	V_30
process	,	V_34
alternate_policy	,	V_17
uint32_t	,	T_1
default_policy	,	V_16
get_sh_mem_bases_nybble_64	,	F_11
pdd	,	V_29
q	,	V_38
init_sdma_vm	,	V_9
qcm_process_device	,	V_13
qpd_to_pdd	,	F_9
initialize	,	V_7
SH_MEM_ALIGNMENT_MODE_UNALIGNED	,	V_27
device_queue_manager_init_cik	,	F_1
queue	,	V_37
properties	,	V_44
