starting place and route

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Tue Dec 16 16:23:42 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/vivado/Timing_based_target_4.00_cp_4.89/temp-call-vivado-impl-for-dynamatic.tcl -notrace
No verilog files found: no files matched glob pattern "skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/*.v"
Command: synth_design -top kernel_2mm -part xc7k160tfbg484-3 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tfbg484-3
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2768927
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1882.816 ; gain = 427.801 ; free physical = 38236 ; free virtual = 183768
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'kernel_2mm' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/kernel_2mm.vhd:72]
INFO: [Synth 8-638] synthesizing module 'fork_dataless' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/fork_dataless.vhd:20]
	Parameter SIZE bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'or_n' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/logic.vhd:58]
	Parameter SIZE bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'or_n' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/logic.vhd:58]
INFO: [Synth 8-638] synthesizing module 'eager_fork_register_block' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/eager_fork_register_block.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'eager_fork_register_block' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/eager_fork_register_block.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'fork_dataless' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/fork_dataless.vhd:20]
INFO: [Synth 8-638] synthesizing module 'handshake_lsq_lsq2' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/handshake_lsq_lsq2.vhd:54]
INFO: [Synth 8-638] synthesizing module 'handshake_lsq_lsq2_core' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/handshake_lsq_lsq2_core.vhd:2388]
INFO: [Synth 8-638] synthesizing module 'handshake_lsq_lsq2_core_ga' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/handshake_lsq_lsq2_core.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'handshake_lsq_lsq2_core_ga' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/handshake_lsq_lsq2_core.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_lsq_lsq2_core_lda' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/handshake_lsq_lsq2_core.vhd:884]
INFO: [Synth 8-256] done synthesizing module 'handshake_lsq_lsq2_core_lda' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/handshake_lsq_lsq2_core.vhd:884]
INFO: [Synth 8-638] synthesizing module 'handshake_lsq_lsq2_core_ldd' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/handshake_lsq_lsq2_core.vhd:1260]
INFO: [Synth 8-256] done synthesizing module 'handshake_lsq_lsq2_core_ldd' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/handshake_lsq_lsq2_core.vhd:1260]
INFO: [Synth 8-638] synthesizing module 'handshake_lsq_lsq2_core_sta' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/handshake_lsq_lsq2_core.vhd:1634]
INFO: [Synth 8-256] done synthesizing module 'handshake_lsq_lsq2_core_sta' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/handshake_lsq_lsq2_core.vhd:1634]
INFO: [Synth 8-638] synthesizing module 'handshake_lsq_lsq2_core_std' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/handshake_lsq_lsq2_core.vhd:2010]
INFO: [Synth 8-256] done synthesizing module 'handshake_lsq_lsq2_core_std' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/handshake_lsq_lsq2_core.vhd:2010]
INFO: [Synth 8-256] done synthesizing module 'handshake_lsq_lsq2_core' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/handshake_lsq_lsq2_core.vhd:2388]
INFO: [Synth 8-256] done synthesizing module 'handshake_lsq_lsq2' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/handshake_lsq_lsq2.vhd:54]
INFO: [Synth 8-638] synthesizing module 'mem_controller_storeless' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/mem_controller_storeless.vhd:41]
	Parameter NUM_LOADS bound to: 1 - type: integer 
	Parameter DATA_TYPE bound to: 32 - type: integer 
	Parameter ADDR_TYPE bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_memory_arbiter' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/mc_support.vhd:199]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_TYPE bound to: 7 - type: integer 
	Parameter DATA_TYPE bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_priority' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/mc_support.vhd:153]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_priority' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/mc_support.vhd:153]
INFO: [Synth 8-638] synthesizing module 'read_address_mux' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/mc_support.vhd:19]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_TYPE bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_mux' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/mc_support.vhd:19]
INFO: [Synth 8-638] synthesizing module 'read_address_ready' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/mc_support.vhd:50]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_ready' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/mc_support.vhd:50]
INFO: [Synth 8-638] synthesizing module 'read_data_signals' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/mc_support.vhd:78]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_TYPE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_data_signals' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/mc_support.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'read_memory_arbiter' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/mc_support.vhd:199]
INFO: [Synth 8-638] synthesizing module 'mc_control' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/mc_support.vhd:524]
INFO: [Synth 8-256] done synthesizing module 'mc_control' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/mc_support.vhd:524]
INFO: [Synth 8-256] done synthesizing module 'mem_controller_storeless' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/mem_controller_storeless.vhd:41]
INFO: [Synth 8-638] synthesizing module 'handshake_lsq_lsq3' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/handshake_lsq_lsq3.vhd:56]
INFO: [Synth 8-638] synthesizing module 'handshake_lsq_lsq3_core' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/handshake_lsq_lsq3_core.vhd:2579]
INFO: [Synth 8-638] synthesizing module 'handshake_lsq_lsq3_core_ga' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/handshake_lsq_lsq3_core.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'handshake_lsq_lsq3_core_ga' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/handshake_lsq_lsq3_core.vhd:68]
INFO: [Synth 8-638] synthesizing module 'handshake_lsq_lsq3_core_lda' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/handshake_lsq_lsq3_core.vhd:1073]
INFO: [Synth 8-256] done synthesizing module 'handshake_lsq_lsq3_core_lda' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/handshake_lsq_lsq3_core.vhd:1073]
INFO: [Synth 8-638] synthesizing module 'handshake_lsq_lsq3_core_ldd' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/handshake_lsq_lsq3_core.vhd:1449]
INFO: [Synth 8-256] done synthesizing module 'handshake_lsq_lsq3_core_ldd' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/handshake_lsq_lsq3_core.vhd:1449]
INFO: [Synth 8-638] synthesizing module 'handshake_lsq_lsq3_core_sta' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/handshake_lsq_lsq3_core.vhd:1823]
INFO: [Synth 8-256] done synthesizing module 'handshake_lsq_lsq3_core_sta' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/handshake_lsq_lsq3_core.vhd:1823]
INFO: [Synth 8-638] synthesizing module 'handshake_lsq_lsq3_core_std' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/handshake_lsq_lsq3_core.vhd:2199]
INFO: [Synth 8-256] done synthesizing module 'handshake_lsq_lsq3_core_std' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/handshake_lsq_lsq3_core.vhd:2199]
INFO: [Synth 8-256] done synthesizing module 'handshake_lsq_lsq3_core' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/handshake_lsq_lsq3_core.vhd:2579]
INFO: [Synth 8-256] done synthesizing module 'handshake_lsq_lsq3' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/handshake_lsq_lsq3.vhd:56]
INFO: [Synth 8-638] synthesizing module 'handshake_constant_0' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/handshake_constant_0.vhd:21]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'handshake_constant_0' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/handshake_constant_0.vhd:21]
INFO: [Synth 8-638] synthesizing module 'extsi' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/extsi.vhd:23]
	Parameter INPUT_TYPE bound to: 1 - type: integer 
	Parameter OUTPUT_TYPE bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'extsi' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/extsi.vhd:23]
INFO: [Synth 8-638] synthesizing module 'mux' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/mux.vhd:31]
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_TYPE bound to: 5 - type: integer 
	Parameter SELECT_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/mux.vhd:31]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized0' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/mux.vhd:31]
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_TYPE bound to: 32 - type: integer 
	Parameter SELECT_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized0' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/mux.vhd:31]
INFO: [Synth 8-638] synthesizing module 'control_merge_dataless' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/control_merge_dataless.vhd:25]
	Parameter SIZE bound to: 2 - type: integer 
	Parameter INDEX_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'merge_dataless' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/merge_dataless.vhd:20]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge_dataless' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/merge_dataless.vhd:20]
INFO: [Synth 8-638] synthesizing module 'tehb' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/tehb.vhd:22]
	Parameter DATA_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'tehb_dataless' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/tehb_dataless.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'tehb_dataless' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/tehb_dataless.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'tehb' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/tehb.vhd:22]
INFO: [Synth 8-638] synthesizing module 'fork_dataless__parameterized0' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/fork_dataless.vhd:20]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'or_n__parameterized0' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/logic.vhd:58]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'or_n__parameterized0' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/logic.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'fork_dataless__parameterized0' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/fork_dataless.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'control_merge_dataless' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/control_merge_dataless.vhd:25]
INFO: [Synth 8-638] synthesizing module 'handshake_fork' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/handshake_fork.vhd:23]
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fork_dataless__parameterized1' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/fork_dataless.vhd:20]
	Parameter SIZE bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork_dataless__parameterized1' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/fork_dataless.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/handshake_fork.vhd:23]
INFO: [Synth 8-638] synthesizing module 'fork_dataless__parameterized2' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/fork_dataless.vhd:20]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork_dataless__parameterized2' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/fork_dataless.vhd:20]
INFO: [Synth 8-638] synthesizing module 'tehb__parameterized0' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/tehb.vhd:22]
	Parameter DATA_TYPE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tehb__parameterized0' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/tehb.vhd:22]
INFO: [Synth 8-638] synthesizing module 'tehb__parameterized1' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/tehb.vhd:22]
	Parameter DATA_TYPE bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tehb__parameterized1' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/tehb.vhd:22]
INFO: [Synth 8-638] synthesizing module 'handshake_fork__parameterized0' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/handshake_fork.vhd:23]
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_TYPE bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fork_dataless__parameterized3' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/fork_dataless.vhd:20]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork_dataless__parameterized3' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/fork_dataless.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork__parameterized0' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/handshake_fork.vhd:23]
INFO: [Synth 8-638] synthesizing module 'extsi__parameterized0' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/extsi.vhd:23]
	Parameter INPUT_TYPE bound to: 5 - type: integer 
	Parameter OUTPUT_TYPE bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'extsi__parameterized0' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/extsi.vhd:23]
INFO: [Synth 8-638] synthesizing module 'oehb' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/oehb.vhd:22]
	Parameter DATA_TYPE bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'oehb_dataless' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/oehb_dataless.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'oehb_dataless' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/oehb_dataless.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'oehb' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/oehb.vhd:22]
INFO: [Synth 8-638] synthesizing module 'extsi__parameterized1' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/extsi.vhd:23]
	Parameter INPUT_TYPE bound to: 5 - type: integer 
	Parameter OUTPUT_TYPE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'extsi__parameterized1' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/extsi.vhd:23]
INFO: [Synth 8-638] synthesizing module 'handshake_fork__parameterized1' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/handshake_fork.vhd:23]
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_TYPE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'handshake_fork__parameterized1' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/handshake_fork.vhd:23]
INFO: [Synth 8-638] synthesizing module 'handshake_fork__parameterized2' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/handshake_fork.vhd:23]
	Parameter SIZE bound to: 4 - type: integer 
	Parameter DATA_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fork_dataless__parameterized4' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/fork_dataless.vhd:20]
	Parameter SIZE bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'or_n__parameterized1' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/logic.vhd:58]
	Parameter SIZE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'or_n__parameterized1' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/logic.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'fork_dataless__parameterized4' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/fork_dataless.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork__parameterized2' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/handshake_fork.vhd:23]
INFO: [Synth 8-638] synthesizing module 'lazy_fork_dataless' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/lazy_fork_dataless.vhd:19]
	Parameter SIZE bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'and_n' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/logic.vhd:16]
	Parameter SIZE bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'and_n' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/logic.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'lazy_fork_dataless' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/lazy_fork_dataless.vhd:19]
INFO: [Synth 8-638] synthesizing module 'tfifo_dataless' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/tfifo_dataless.vhd:20]
	Parameter NUM_SLOTS bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elastic_fifo_inner_dataless' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/elastic_fifo_inner_dataless.vhd:20]
	Parameter NUM_SLOTS bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elastic_fifo_inner_dataless' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/elastic_fifo_inner_dataless.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'tfifo_dataless' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/tfifo_dataless.vhd:20]
INFO: [Synth 8-638] synthesizing module 'handshake_fork__parameterized3' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/handshake_fork.vhd:23]
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'handshake_fork__parameterized3' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/handshake_fork.vhd:23]
INFO: [Synth 8-638] synthesizing module 'extsi__parameterized2' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/extsi.vhd:23]
	Parameter INPUT_TYPE bound to: 1 - type: integer 
	Parameter OUTPUT_TYPE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'extsi__parameterized2' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/extsi.vhd:23]
INFO: [Synth 8-638] synthesizing module 'source' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/source.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'source' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/source.vhd:15]
INFO: [Synth 8-638] synthesizing module 'handshake_constant_1' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/handshake_constant_1.vhd:21]
	Parameter DATA_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'handshake_constant_1' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/handshake_constant_1.vhd:21]
INFO: [Synth 8-638] synthesizing module 'extsi__parameterized3' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/extsi.vhd:23]
	Parameter INPUT_TYPE bound to: 2 - type: integer 
	Parameter OUTPUT_TYPE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'extsi__parameterized3' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/extsi.vhd:23]
INFO: [Synth 8-638] synthesizing module 'handshake_constant_2' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/handshake_constant_2.vhd:21]
	Parameter DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'handshake_constant_2' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/handshake_constant_2.vhd:21]
INFO: [Synth 8-638] synthesizing module 'extsi__parameterized4' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/extsi.vhd:23]
	Parameter INPUT_TYPE bound to: 3 - type: integer 
	Parameter OUTPUT_TYPE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'extsi__parameterized4' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/extsi.vhd:23]
INFO: [Synth 8-638] synthesizing module 'shli' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/shli.vhd:26]
	Parameter DATA_TYPE bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module '\join ' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/join.vhd:18]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'and_n__parameterized0' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/logic.vhd:16]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'and_n__parameterized0' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/logic.vhd:16]
INFO: [Synth 8-256] done synthesizing module '\join ' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/join.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'shli' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/shli.vhd:26]
INFO: [Synth 8-638] synthesizing module 'oehb__parameterized0' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/oehb.vhd:22]
	Parameter DATA_TYPE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'oehb__parameterized0' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/oehb.vhd:22]
INFO: [Synth 8-638] synthesizing module 'trunci' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/trunci.vhd:24]
	Parameter INPUT_TYPE bound to: 32 - type: integer 
	Parameter OUTPUT_TYPE bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'trunci' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/trunci.vhd:24]
INFO: [Synth 8-638] synthesizing module 'addi' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/addi.vhd:26]
	Parameter DATA_TYPE bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'addi' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/addi.vhd:26]
INFO: [Synth 8-638] synthesizing module 'tfifo' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/tfifo.vhd:23]
	Parameter NUM_SLOTS bound to: 1 - type: integer 
	Parameter DATA_TYPE bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elastic_fifo_inner' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/elastic_fifo_inner.vhd:23]
	Parameter NUM_SLOTS bound to: 1 - type: integer 
	Parameter DATA_TYPE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elastic_fifo_inner' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/elastic_fifo_inner.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'tfifo' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/tfifo.vhd:23]
INFO: [Synth 8-638] synthesizing module 'tfifo__parameterized0' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/tfifo.vhd:23]
	Parameter NUM_SLOTS bound to: 1 - type: integer 
	Parameter DATA_TYPE bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elastic_fifo_inner__parameterized0' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/elastic_fifo_inner.vhd:23]
	Parameter NUM_SLOTS bound to: 1 - type: integer 
	Parameter DATA_TYPE bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elastic_fifo_inner__parameterized0' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/elastic_fifo_inner.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'tfifo__parameterized0' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/tfifo.vhd:23]
INFO: [Synth 8-638] synthesizing module 'store' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/store.vhd:32]
	Parameter DATA_TYPE bound to: 32 - type: integer 
	Parameter ADDR_TYPE bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'store' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/store.vhd:32]
INFO: [Synth 8-638] synthesizing module 'handshake_fork__parameterized4' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/handshake_fork.vhd:23]
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_TYPE bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'handshake_fork__parameterized4' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/handshake_fork.vhd:23]
INFO: [Synth 8-638] synthesizing module 'extsi__parameterized5' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/extsi.vhd:23]
	Parameter INPUT_TYPE bound to: 5 - type: integer 
	Parameter OUTPUT_TYPE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'extsi__parameterized5' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/extsi.vhd:23]
INFO: [Synth 8-638] synthesizing module 'handshake_fork__parameterized5' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/handshake_fork.vhd:23]
	Parameter SIZE bound to: 6 - type: integer 
	Parameter DATA_TYPE bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fork_dataless__parameterized5' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/fork_dataless.vhd:20]
	Parameter SIZE bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'or_n__parameterized2' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/logic.vhd:58]
	Parameter SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'or_n__parameterized2' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/logic.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'fork_dataless__parameterized5' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/fork_dataless.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork__parameterized5' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/handshake_fork.vhd:23]
INFO: [Synth 8-638] synthesizing module 'handshake_fork__parameterized6' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/handshake_fork.vhd:23]
	Parameter SIZE bound to: 4 - type: integer 
	Parameter DATA_TYPE bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'handshake_fork__parameterized6' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/handshake_fork.vhd:23]
INFO: [Synth 8-638] synthesizing module 'handshake_fork__parameterized7' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/handshake_fork.vhd:23]
	Parameter SIZE bound to: 5 - type: integer 
	Parameter DATA_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fork_dataless__parameterized6' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/fork_dataless.vhd:20]
	Parameter SIZE bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'or_n__parameterized3' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/logic.vhd:58]
	Parameter SIZE bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'or_n__parameterized3' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/logic.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'fork_dataless__parameterized6' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/fork_dataless.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork__parameterized7' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/handshake_fork.vhd:23]
INFO: [Synth 8-638] synthesizing module 'lazy_fork_dataless__parameterized0' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/lazy_fork_dataless.vhd:19]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lazy_fork_dataless__parameterized0' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/lazy_fork_dataless.vhd:19]
INFO: [Synth 8-638] synthesizing module 'handshake_constant_3' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/handshake_constant_3.vhd:21]
	Parameter DATA_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'handshake_constant_3' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/handshake_constant_3.vhd:21]
INFO: [Synth 8-638] synthesizing module 'handshake_fork__parameterized8' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/handshake_fork.vhd:23]
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_TYPE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'handshake_fork__parameterized8' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/handshake_fork.vhd:23]
INFO: [Synth 8-638] synthesizing module 'extsi__parameterized6' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/extsi.vhd:23]
	Parameter INPUT_TYPE bound to: 2 - type: integer 
	Parameter OUTPUT_TYPE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'extsi__parameterized6' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/extsi.vhd:23]
INFO: [Synth 8-638] synthesizing module 'handshake_fork__parameterized9' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/handshake_fork.vhd:23]
	Parameter SIZE bound to: 4 - type: integer 
	Parameter DATA_TYPE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'handshake_fork__parameterized9' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/handshake_fork.vhd:23]
INFO: [Synth 8-638] synthesizing module 'load' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/load.vhd:32]
	Parameter DATA_TYPE bound to: 32 - type: integer 
	Parameter ADDR_TYPE bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'tehb__parameterized2' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/tehb.vhd:22]
	Parameter DATA_TYPE bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tehb__parameterized2' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/tehb.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'load' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/load.vhd:32]
INFO: [Synth 8-638] synthesizing module 'muli' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/muli.vhd:71]
	Parameter DATA_TYPE bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mul_4_stage' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/muli.vhd:17]
	Parameter DATA_TYPE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mul_4_stage' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/muli.vhd:17]
INFO: [Synth 8-638] synthesizing module 'delay_buffer' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/delay_buffer.vhd:16]
	Parameter SIZE bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delay_buffer' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/delay_buffer.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'muli' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/muli.vhd:71]
INFO: [Synth 8-638] synthesizing module 'addi__parameterized0' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/addi.vhd:26]
	Parameter DATA_TYPE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'addi__parameterized0' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/addi.vhd:26]
INFO: [Synth 8-638] synthesizing module 'addi__parameterized1' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/addi.vhd:26]
	Parameter DATA_TYPE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'addi__parameterized1' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/addi.vhd:26]
INFO: [Synth 8-638] synthesizing module 'handshake_fork__parameterized10' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/handshake_fork.vhd:23]
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_TYPE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'handshake_fork__parameterized10' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/handshake_fork.vhd:23]
INFO: [Synth 8-638] synthesizing module 'trunci__parameterized0' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/trunci.vhd:24]
	Parameter INPUT_TYPE bound to: 6 - type: integer 
	Parameter OUTPUT_TYPE bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'trunci__parameterized0' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/trunci.vhd:24]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpi_0' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/handshake_cmpi_0.vhd:26]
	Parameter DATA_TYPE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpi_0' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/handshake_cmpi_0.vhd:26]
INFO: [Synth 8-638] synthesizing module 'oehb__parameterized1' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/oehb.vhd:22]
	Parameter DATA_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'oehb__parameterized1' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/oehb.vhd:22]
INFO: [Synth 8-638] synthesizing module 'handshake_fork__parameterized11' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/handshake_fork.vhd:23]
	Parameter SIZE bound to: 6 - type: integer 
	Parameter DATA_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'handshake_fork__parameterized11' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/handshake_fork.vhd:23]
INFO: [Synth 8-638] synthesizing module 'cond_br' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/cond_br.vhd:31]
	Parameter DATA_TYPE bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cond_br_dataless' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/cond_br_dataless.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'cond_br_dataless' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/cond_br_dataless.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'cond_br' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/cond_br.vhd:31]
INFO: [Synth 8-638] synthesizing module 'sink' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/sink.vhd:19]
	Parameter DATA_TYPE bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/sink.vhd:19]
INFO: [Synth 8-638] synthesizing module 'cond_br__parameterized0' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/cond_br.vhd:31]
	Parameter DATA_TYPE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cond_br__parameterized0' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/cond_br.vhd:31]
INFO: [Synth 8-638] synthesizing module 'oehb__parameterized2' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/oehb.vhd:22]
	Parameter DATA_TYPE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'oehb__parameterized2' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/oehb.vhd:22]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized0' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/sink.vhd:19]
	Parameter DATA_TYPE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized0' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/sink.vhd:19]
INFO: [Synth 8-638] synthesizing module 'cond_br__parameterized1' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/cond_br.vhd:31]
	Parameter DATA_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cond_br__parameterized1' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/cond_br.vhd:31]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized1' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/sink.vhd:19]
	Parameter DATA_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized1' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/sink.vhd:19]
INFO: [Synth 8-638] synthesizing module 'fork_dataless__parameterized7' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/fork_dataless.vhd:20]
	Parameter SIZE bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork_dataless__parameterized7' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/fork_dataless.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'kernel_2mm' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/kernel_2mm.vhd:72]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/elastic_fifo_inner_dataless.vhd:48]
WARNING: [Synth 8-6014] Unused sequential element Tail_reg was removed.  [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/elastic_fifo_inner_dataless.vhd:65]
WARNING: [Synth 8-6014] Unused sequential element Head_reg was removed.  [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/elastic_fifo_inner_dataless.vhd:80]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/elastic_fifo_inner.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element Tail_reg was removed.  [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/elastic_fifo_inner.vhd:72]
WARNING: [Synth 8-6014] Unused sequential element Head_reg was removed.  [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/elastic_fifo_inner.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/elastic_fifo_inner.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element Tail_reg was removed.  [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/elastic_fifo_inner.vhd:72]
WARNING: [Synth 8-6014] Unused sequential element Head_reg was removed.  [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/elastic_fifo_inner.vhd:43]
WARNING: [Synth 8-3848] Net oehb_datain in module/entity muli does not have driver. [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/muli.vhd:75]
WARNING: [Synth 8-7129] Port clk in module cond_br_dataless is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module cond_br_dataless is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[31] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[30] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[29] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[28] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[27] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[26] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[25] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[24] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[23] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[22] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[21] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[20] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[19] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[18] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[17] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[16] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[15] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[14] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[13] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[12] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[11] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[10] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[9] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[8] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[7] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[6] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[5] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[4] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[3] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[2] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[1] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[0] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_valid in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[4] in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[3] in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[2] in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[1] in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[0] in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_valid in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_cmpi_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_cmpi_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module trunci__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module trunci__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[5] in module trunci__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module addi__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module addi__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module extsi__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module extsi__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_constant_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_constant_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module source is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module source is either unconnected or has no load
WARNING: [Synth 8-7129] Port outs_ready in module source is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module extsi__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module extsi__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_constant_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_constant_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module store is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module store is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module addi is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module addi is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module trunci is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module trunci is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[31] in module trunci is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[30] in module trunci is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[29] in module trunci is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[28] in module trunci is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[27] in module trunci is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[26] in module trunci is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[25] in module trunci is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[24] in module trunci is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[23] in module trunci is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[22] in module trunci is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[21] in module trunci is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[20] in module trunci is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[19] in module trunci is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[18] in module trunci is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[17] in module trunci is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[16] in module trunci is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[15] in module trunci is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[14] in module trunci is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[13] in module trunci is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[12] in module trunci is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[11] in module trunci is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[10] in module trunci is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[9] in module trunci is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[8] in module trunci is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[7] in module trunci is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module shli is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module shli is either unconnected or has no load
WARNING: [Synth 8-7129] Port rhs[31] in module shli is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module addi__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module addi__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module extsi__parameterized4 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2046.785 ; gain = 591.770 ; free physical = 40065 ; free virtual = 185536
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2061.629 ; gain = 606.613 ; free physical = 40012 ; free virtual = 185483
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2061.629 ; gain = 606.613 ; free physical = 40012 ; free virtual = 185483
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2061.629 ; gain = 0.000 ; free physical = 41998 ; free virtual = 187473
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/vivado/Timing_based_target_4.00_cp_4.89/constraints.xdc]
Finished Parsing XDC File [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/vivado/Timing_based_target_4.00_cp_4.89/constraints.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2200.379 ; gain = 0.000 ; free physical = 41668 ; free virtual = 187144
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2200.379 ; gain = 0.000 ; free physical = 41710 ; free virtual = 187191
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2200.379 ; gain = 745.363 ; free physical = 41975 ; free virtual = 187453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2208.383 ; gain = 753.367 ; free physical = 41975 ; free virtual = 187453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2208.383 ; gain = 753.367 ; free physical = 41967 ; free virtual = 187445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2208.383 ; gain = 753.367 ; free physical = 41226 ; free virtual = 186720
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   3 Input   16 Bit       Adders := 36    
	   2 Input    7 Bit       Adders := 22    
	   2 Input    6 Bit       Adders := 6     
	   3 Input    3 Bit       Adders := 4     
	   2 Input    3 Bit       Adders := 10    
+---Registers : 
	               32 Bit    Registers := 107   
	                8 Bit    Registers := 16    
	                7 Bit    Registers := 47    
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 20    
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 486   
+---Multipliers : 
	              32x32  Multipliers := 4     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 252   
	   2 Input    7 Bit        Muxes := 98    
	   2 Input    5 Bit        Muxes := 36    
	   2 Input    4 Bit        Muxes := 4     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 536   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-6014] Unused sequential element muli0/multiply_unit/q0_reg was removed.  [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/muli.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element muli0/multiply_unit/q0_reg was removed.  [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/muli.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element muli0/multiply_unit/q1_reg was removed.  [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/muli.vhd:37]
WARNING: [Synth 8-6014] Unused sequential element muli0/multiply_unit/q2_reg was removed.  [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/muli.vhd:38]
WARNING: [Synth 8-6014] Unused sequential element muli1/multiply_unit/q0_reg was removed.  [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/muli.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element muli1/multiply_unit/q0_reg was removed.  [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/muli.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element muli1/multiply_unit/q1_reg was removed.  [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/muli.vhd:37]
WARNING: [Synth 8-6014] Unused sequential element muli1/multiply_unit/q2_reg was removed.  [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/muli.vhd:38]
WARNING: [Synth 8-6014] Unused sequential element muli2/multiply_unit/q0_reg was removed.  [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/muli.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element muli2/multiply_unit/q0_reg was removed.  [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/muli.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element muli2/multiply_unit/q1_reg was removed.  [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/muli.vhd:37]
WARNING: [Synth 8-6014] Unused sequential element muli2/multiply_unit/q2_reg was removed.  [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/muli.vhd:38]
WARNING: [Synth 8-6014] Unused sequential element muli3/multiply_unit/q0_reg was removed.  [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/muli.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element muli3/multiply_unit/q0_reg was removed.  [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/muli.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element muli3/multiply_unit/q1_reg was removed.  [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/muli.vhd:37]
WARNING: [Synth 8-6014] Unused sequential element muli3/multiply_unit/q2_reg was removed.  [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/hdl/muli.vhd:38]
DSP Report: Generating DSP muli0/multiply_unit/q0_reg, operation Mode is: (A2*B2)'.
DSP Report: register muli0/multiply_unit/q0_reg is absorbed into DSP muli0/multiply_unit/q0_reg.
DSP Report: register muli0/multiply_unit/q0_reg is absorbed into DSP muli0/multiply_unit/q0_reg.
DSP Report: register muli0/multiply_unit/q0_reg is absorbed into DSP muli0/multiply_unit/q0_reg.
DSP Report: operator muli0/multiply_unit/mul is absorbed into DSP muli0/multiply_unit/q0_reg.
DSP Report: operator muli0/multiply_unit/mul is absorbed into DSP muli0/multiply_unit/q0_reg.
DSP Report: Generating DSP muli1/multiply_unit/q0_reg, operation Mode is: (A''*B2)'.
DSP Report: register muli1/multiply_unit/q0_reg is absorbed into DSP muli1/multiply_unit/q0_reg.
DSP Report: register muli1/multiply_unit/q0_reg is absorbed into DSP muli1/multiply_unit/q0_reg.
DSP Report: register muli1/multiply_unit/q0_reg is absorbed into DSP muli1/multiply_unit/q0_reg.
DSP Report: register muli1/multiply_unit/q0_reg is absorbed into DSP muli1/multiply_unit/q0_reg.
DSP Report: operator muli1/multiply_unit/mul is absorbed into DSP muli1/multiply_unit/q0_reg.
DSP Report: operator muli1/multiply_unit/mul is absorbed into DSP muli1/multiply_unit/q0_reg.
DSP Report: Generating DSP muli1/multiply_unit/q1_reg, operation Mode is: (PCIN>>17)+(A''*B)'.
DSP Report: register muli1/multiply_unit/q1_reg is absorbed into DSP muli1/multiply_unit/q1_reg.
DSP Report: register muli1/multiply_unit/q1_reg is absorbed into DSP muli1/multiply_unit/q1_reg.
DSP Report: register muli1/multiply_unit/q1_reg is absorbed into DSP muli1/multiply_unit/q1_reg.
DSP Report: register muli1/multiply_unit/q0_reg is absorbed into DSP muli1/multiply_unit/q1_reg.
DSP Report: operator muli1/multiply_unit/mul is absorbed into DSP muli1/multiply_unit/q1_reg.
DSP Report: operator muli1/multiply_unit/mul is absorbed into DSP muli1/multiply_unit/q1_reg.
DSP Report: Generating DSP muli0/multiply_unit/q1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register muli0/multiply_unit/q1_reg is absorbed into DSP muli0/multiply_unit/q1_reg.
DSP Report: register muli0/multiply_unit/q1_reg is absorbed into DSP muli0/multiply_unit/q1_reg.
DSP Report: register muli0/multiply_unit/q0_reg is absorbed into DSP muli0/multiply_unit/q1_reg.
DSP Report: operator muli0/multiply_unit/mul is absorbed into DSP muli0/multiply_unit/q1_reg.
DSP Report: operator muli0/multiply_unit/mul is absorbed into DSP muli0/multiply_unit/q1_reg.
DSP Report: Generating DSP muli0/multiply_unit/q2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register muli0/multiply_unit/q0_reg is absorbed into DSP muli0/multiply_unit/q2_reg.
DSP Report: register muli0/multiply_unit/q2_reg is absorbed into DSP muli0/multiply_unit/q2_reg.
DSP Report: register muli0/multiply_unit/q0_reg is absorbed into DSP muli0/multiply_unit/q2_reg.
DSP Report: register muli0/multiply_unit/q2_reg is absorbed into DSP muli0/multiply_unit/q2_reg.
DSP Report: register muli0/multiply_unit/q1_reg is absorbed into DSP muli0/multiply_unit/q2_reg.
DSP Report: operator muli0/multiply_unit/mul is absorbed into DSP muli0/multiply_unit/q2_reg.
DSP Report: operator muli0/multiply_unit/mul is absorbed into DSP muli0/multiply_unit/q2_reg.
DSP Report: Generating DSP muli1/multiply_unit/q2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register muli1/multiply_unit/a_reg_reg is absorbed into DSP muli1/multiply_unit/q2_reg.
DSP Report: register muli1/multiply_unit/q0_reg is absorbed into DSP muli1/multiply_unit/q2_reg.
DSP Report: register muli1/multiply_unit/q2_reg is absorbed into DSP muli1/multiply_unit/q2_reg.
DSP Report: register muli1/multiply_unit/q0_reg is absorbed into DSP muli1/multiply_unit/q2_reg.
DSP Report: register muli1/multiply_unit/q2_reg is absorbed into DSP muli1/multiply_unit/q2_reg.
DSP Report: register muli1/multiply_unit/q1_reg is absorbed into DSP muli1/multiply_unit/q2_reg.
DSP Report: operator muli1/multiply_unit/mul is absorbed into DSP muli1/multiply_unit/q2_reg.
DSP Report: operator muli1/multiply_unit/mul is absorbed into DSP muli1/multiply_unit/q2_reg.
DSP Report: Generating DSP muli2/multiply_unit/q0_reg, operation Mode is: (A2*B2)'.
DSP Report: register muli2/multiply_unit/q0_reg is absorbed into DSP muli2/multiply_unit/q0_reg.
DSP Report: register muli2/multiply_unit/q0_reg is absorbed into DSP muli2/multiply_unit/q0_reg.
DSP Report: register muli2/multiply_unit/q0_reg is absorbed into DSP muli2/multiply_unit/q0_reg.
DSP Report: operator muli2/multiply_unit/mul is absorbed into DSP muli2/multiply_unit/q0_reg.
DSP Report: operator muli2/multiply_unit/mul is absorbed into DSP muli2/multiply_unit/q0_reg.
DSP Report: Generating DSP muli2/multiply_unit/q1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register muli2/multiply_unit/q1_reg is absorbed into DSP muli2/multiply_unit/q1_reg.
DSP Report: register muli2/multiply_unit/q1_reg is absorbed into DSP muli2/multiply_unit/q1_reg.
DSP Report: register muli2/multiply_unit/q0_reg is absorbed into DSP muli2/multiply_unit/q1_reg.
DSP Report: operator muli2/multiply_unit/mul is absorbed into DSP muli2/multiply_unit/q1_reg.
DSP Report: operator muli2/multiply_unit/mul is absorbed into DSP muli2/multiply_unit/q1_reg.
DSP Report: Generating DSP muli2/multiply_unit/q2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register muli2/multiply_unit/q0_reg is absorbed into DSP muli2/multiply_unit/q2_reg.
DSP Report: register muli2/multiply_unit/q2_reg is absorbed into DSP muli2/multiply_unit/q2_reg.
DSP Report: register muli2/multiply_unit/q0_reg is absorbed into DSP muli2/multiply_unit/q2_reg.
DSP Report: register muli2/multiply_unit/q2_reg is absorbed into DSP muli2/multiply_unit/q2_reg.
DSP Report: register muli2/multiply_unit/q1_reg is absorbed into DSP muli2/multiply_unit/q2_reg.
DSP Report: operator muli2/multiply_unit/mul is absorbed into DSP muli2/multiply_unit/q2_reg.
DSP Report: operator muli2/multiply_unit/mul is absorbed into DSP muli2/multiply_unit/q2_reg.
DSP Report: Generating DSP muli3/multiply_unit/q0_reg, operation Mode is: (A2*B2)'.
DSP Report: register muli3/multiply_unit/q0_reg is absorbed into DSP muli3/multiply_unit/q0_reg.
DSP Report: register muli3/multiply_unit/q0_reg is absorbed into DSP muli3/multiply_unit/q0_reg.
DSP Report: register muli3/multiply_unit/q0_reg is absorbed into DSP muli3/multiply_unit/q0_reg.
DSP Report: operator muli3/multiply_unit/mul is absorbed into DSP muli3/multiply_unit/q0_reg.
DSP Report: operator muli3/multiply_unit/mul is absorbed into DSP muli3/multiply_unit/q0_reg.
DSP Report: Generating DSP muli3/multiply_unit/q1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register muli3/multiply_unit/q1_reg is absorbed into DSP muli3/multiply_unit/q1_reg.
DSP Report: register muli3/multiply_unit/q1_reg is absorbed into DSP muli3/multiply_unit/q1_reg.
DSP Report: register muli3/multiply_unit/q0_reg is absorbed into DSP muli3/multiply_unit/q1_reg.
DSP Report: operator muli3/multiply_unit/mul is absorbed into DSP muli3/multiply_unit/q1_reg.
DSP Report: operator muli3/multiply_unit/mul is absorbed into DSP muli3/multiply_unit/q1_reg.
DSP Report: Generating DSP muli3/multiply_unit/q2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register muli3/multiply_unit/q0_reg is absorbed into DSP muli3/multiply_unit/q2_reg.
DSP Report: register muli3/multiply_unit/q2_reg is absorbed into DSP muli3/multiply_unit/q2_reg.
DSP Report: register muli3/multiply_unit/q0_reg is absorbed into DSP muli3/multiply_unit/q2_reg.
DSP Report: register muli3/multiply_unit/q2_reg is absorbed into DSP muli3/multiply_unit/q2_reg.
DSP Report: register muli3/multiply_unit/q1_reg is absorbed into DSP muli3/multiply_unit/q2_reg.
DSP Report: operator muli3/multiply_unit/mul is absorbed into DSP muli3/multiply_unit/q2_reg.
DSP Report: operator muli3/multiply_unit/mul is absorbed into DSP muli3/multiply_unit/q2_reg.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[47]) is unused and will be removed from module kernel_2mm.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[46]) is unused and will be removed from module kernel_2mm.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[45]) is unused and will be removed from module kernel_2mm.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[44]) is unused and will be removed from module kernel_2mm.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[43]) is unused and will be removed from module kernel_2mm.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[42]) is unused and will be removed from module kernel_2mm.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[41]) is unused and will be removed from module kernel_2mm.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[40]) is unused and will be removed from module kernel_2mm.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[39]) is unused and will be removed from module kernel_2mm.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[38]) is unused and will be removed from module kernel_2mm.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[37]) is unused and will be removed from module kernel_2mm.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[36]) is unused and will be removed from module kernel_2mm.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[35]) is unused and will be removed from module kernel_2mm.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[34]) is unused and will be removed from module kernel_2mm.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[33]) is unused and will be removed from module kernel_2mm.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[32]) is unused and will be removed from module kernel_2mm.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[31]) is unused and will be removed from module kernel_2mm.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[30]) is unused and will be removed from module kernel_2mm.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[29]) is unused and will be removed from module kernel_2mm.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[28]) is unused and will be removed from module kernel_2mm.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[27]) is unused and will be removed from module kernel_2mm.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[26]) is unused and will be removed from module kernel_2mm.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[25]) is unused and will be removed from module kernel_2mm.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[24]) is unused and will be removed from module kernel_2mm.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[23]) is unused and will be removed from module kernel_2mm.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[22]) is unused and will be removed from module kernel_2mm.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[21]) is unused and will be removed from module kernel_2mm.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[20]) is unused and will be removed from module kernel_2mm.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[19]) is unused and will be removed from module kernel_2mm.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[18]) is unused and will be removed from module kernel_2mm.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[17]) is unused and will be removed from module kernel_2mm.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[47]) is unused and will be removed from module kernel_2mm.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[46]) is unused and will be removed from module kernel_2mm.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[45]) is unused and will be removed from module kernel_2mm.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[44]) is unused and will be removed from module kernel_2mm.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[43]) is unused and will be removed from module kernel_2mm.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[42]) is unused and will be removed from module kernel_2mm.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[41]) is unused and will be removed from module kernel_2mm.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[40]) is unused and will be removed from module kernel_2mm.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[39]) is unused and will be removed from module kernel_2mm.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[38]) is unused and will be removed from module kernel_2mm.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[37]) is unused and will be removed from module kernel_2mm.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[36]) is unused and will be removed from module kernel_2mm.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[35]) is unused and will be removed from module kernel_2mm.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[34]) is unused and will be removed from module kernel_2mm.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[33]) is unused and will be removed from module kernel_2mm.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[32]) is unused and will be removed from module kernel_2mm.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[31]) is unused and will be removed from module kernel_2mm.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[30]) is unused and will be removed from module kernel_2mm.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[29]) is unused and will be removed from module kernel_2mm.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[28]) is unused and will be removed from module kernel_2mm.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[27]) is unused and will be removed from module kernel_2mm.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[26]) is unused and will be removed from module kernel_2mm.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[25]) is unused and will be removed from module kernel_2mm.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[24]) is unused and will be removed from module kernel_2mm.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[23]) is unused and will be removed from module kernel_2mm.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[22]) is unused and will be removed from module kernel_2mm.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[21]) is unused and will be removed from module kernel_2mm.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[20]) is unused and will be removed from module kernel_2mm.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[19]) is unused and will be removed from module kernel_2mm.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[18]) is unused and will be removed from module kernel_2mm.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[17]) is unused and will be removed from module kernel_2mm.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q2_reg[47]) is unused and will be removed from module kernel_2mm.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q2_reg[46]) is unused and will be removed from module kernel_2mm.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q2_reg[45]) is unused and will be removed from module kernel_2mm.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q2_reg[44]) is unused and will be removed from module kernel_2mm.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q2_reg[43]) is unused and will be removed from module kernel_2mm.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q2_reg[42]) is unused and will be removed from module kernel_2mm.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q2_reg[41]) is unused and will be removed from module kernel_2mm.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q2_reg[40]) is unused and will be removed from module kernel_2mm.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q2_reg[39]) is unused and will be removed from module kernel_2mm.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q2_reg[38]) is unused and will be removed from module kernel_2mm.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q2_reg[37]) is unused and will be removed from module kernel_2mm.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q2_reg[36]) is unused and will be removed from module kernel_2mm.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q2_reg[35]) is unused and will be removed from module kernel_2mm.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q2_reg[34]) is unused and will be removed from module kernel_2mm.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q2_reg[33]) is unused and will be removed from module kernel_2mm.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q2_reg[32]) is unused and will be removed from module kernel_2mm.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q2_reg[31]) is unused and will be removed from module kernel_2mm.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q2_reg[30]) is unused and will be removed from module kernel_2mm.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q2_reg[29]) is unused and will be removed from module kernel_2mm.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q2_reg[28]) is unused and will be removed from module kernel_2mm.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q2_reg[27]) is unused and will be removed from module kernel_2mm.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q2_reg[26]) is unused and will be removed from module kernel_2mm.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q2_reg[25]) is unused and will be removed from module kernel_2mm.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q2_reg[24]) is unused and will be removed from module kernel_2mm.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q2_reg[23]) is unused and will be removed from module kernel_2mm.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q2_reg[22]) is unused and will be removed from module kernel_2mm.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q2_reg[21]) is unused and will be removed from module kernel_2mm.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q2_reg[20]) is unused and will be removed from module kernel_2mm.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q2_reg[19]) is unused and will be removed from module kernel_2mm.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q2_reg[18]) is unused and will be removed from module kernel_2mm.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q2_reg[17]) is unused and will be removed from module kernel_2mm.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[47]) is unused and will be removed from module kernel_2mm.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[46]) is unused and will be removed from module kernel_2mm.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[45]) is unused and will be removed from module kernel_2mm.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[44]) is unused and will be removed from module kernel_2mm.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[43]) is unused and will be removed from module kernel_2mm.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[42]) is unused and will be removed from module kernel_2mm.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[41]) is unused and will be removed from module kernel_2mm.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 2459.109 ; gain = 1004.094 ; free physical = 39404 ; free virtual = 184976
---------------------------------------------------------------------------------
 Sort Area is  muli1/multiply_unit/q0_reg_4 : 0 0 : 3203 8784 : Used 1 time 0
 Sort Area is  muli1/multiply_unit/q0_reg_4 : 0 1 : 2785 8784 : Used 1 time 0
 Sort Area is  muli1/multiply_unit/q0_reg_4 : 0 2 : 2796 8784 : Used 1 time 0
 Sort Area is  muli0/multiply_unit/q0_reg_0 : 0 0 : 3185 8733 : Used 1 time 0
 Sort Area is  muli0/multiply_unit/q0_reg_0 : 0 1 : 2767 8733 : Used 1 time 0
 Sort Area is  muli0/multiply_unit/q0_reg_0 : 0 2 : 2781 8733 : Used 1 time 0
 Sort Area is  muli2/multiply_unit/q0_reg_8 : 0 0 : 3185 8733 : Used 1 time 0
 Sort Area is  muli2/multiply_unit/q0_reg_8 : 0 1 : 2767 8733 : Used 1 time 0
 Sort Area is  muli2/multiply_unit/q0_reg_8 : 0 2 : 2781 8733 : Used 1 time 0
 Sort Area is  muli3/multiply_unit/q0_reg_9 : 0 0 : 3185 8733 : Used 1 time 0
 Sort Area is  muli3/multiply_unit/q0_reg_9 : 0 1 : 2767 8733 : Used 1 time 0
 Sort Area is  muli3/multiply_unit/q0_reg_9 : 0 2 : 2781 8733 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|kernel_2mm  | (A2*B2)'            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|kernel_2mm  | (A''*B2)'           | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|kernel_2mm  | (PCIN>>17)+(A''*B)' | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|kernel_2mm  | (PCIN>>17)+(A2*B)'  | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|kernel_2mm  | (PCIN+(A''*B2)')'   | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|kernel_2mm  | (PCIN+(A''*B'')')'  | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|kernel_2mm  | (A2*B2)'            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|kernel_2mm  | (PCIN>>17)+(A2*B)'  | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|kernel_2mm  | (PCIN+(A''*B2)')'   | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|kernel_2mm  | (A2*B2)'            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|kernel_2mm  | (PCIN>>17)+(A2*B)'  | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|kernel_2mm  | (PCIN+(A''*B2)')'   | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
+------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 2459.109 ; gain = 1004.094 ; free physical = 41473 ; free virtual = 186998
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:03 ; elapsed = 00:01:05 . Memory (MB): peak = 2833.086 ; gain = 1378.070 ; free physical = 41252 ; free virtual = 186961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:07 ; elapsed = 00:01:08 . Memory (MB): peak = 2912.094 ; gain = 1457.078 ; free physical = 40590 ; free virtual = 186291
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:09 ; elapsed = 00:01:10 . Memory (MB): peak = 2930.906 ; gain = 1475.891 ; free physical = 40198 ; free virtual = 185903
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:09 ; elapsed = 00:01:10 . Memory (MB): peak = 2930.906 ; gain = 1475.891 ; free physical = 40198 ; free virtual = 185903
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:09 ; elapsed = 00:01:11 . Memory (MB): peak = 2930.906 ; gain = 1475.891 ; free physical = 40070 ; free virtual = 185776
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:09 ; elapsed = 00:01:11 . Memory (MB): peak = 2930.906 ; gain = 1475.891 ; free physical = 40062 ; free virtual = 185768
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:09 ; elapsed = 00:01:11 . Memory (MB): peak = 2930.906 ; gain = 1475.891 ; free physical = 40005 ; free virtual = 185711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:09 ; elapsed = 00:01:11 . Memory (MB): peak = 2930.906 ; gain = 1475.891 ; free physical = 40003 ; free virtual = 185707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping           | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|kernel_2mm  | (A'*B')'              | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|kernel_2mm  | (PCIN>>17+(A'*B')')'  | 17     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 1    | 1    | 
|kernel_2mm  | (PCIN+(A''*B'')')'    | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|kernel_2mm  | (A''*B')'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|kernel_2mm  | (PCIN>>17+(A''*B')')' | 17     | 18     | -      | -      | 0      | 2    | 1    | -    | -    | -     | 1    | 1    | 
|kernel_2mm  | (PCIN+(A''*B'')')'    | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|kernel_2mm  | (A'*B')'              | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|kernel_2mm  | (PCIN>>17+(A*B')')'   | 0      | 18     | -      | -      | 0      | 0    | 1    | -    | -    | -     | 1    | 1    | 
|kernel_2mm  | (PCIN+(A''*B'')')'    | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|kernel_2mm  | (A'*B')'              | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|kernel_2mm  | (PCIN>>17+(A*B')')'   | 0      | 18     | -      | -      | 0      | 0    | 1    | -    | -    | -     | 1    | 1    | 
|kernel_2mm  | (PCIN+(A''*B'')')'    | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
+------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |   193|
|2     |DSP48E1 |    12|
|8     |LUT1    |   174|
|9     |LUT2    |   319|
|10    |LUT3    |  1071|
|11    |LUT4    |  1830|
|12    |LUT5    |  1466|
|13    |LUT6    |  3070|
|14    |MUXF7   |   104|
|15    |FDCE    |    79|
|16    |FDRE    |  2999|
|17    |FDSE    |   168|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:09 ; elapsed = 00:01:11 . Memory (MB): peak = 2930.906 ; gain = 1475.891 ; free physical = 39995 ; free virtual = 185700
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 319 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:07 ; elapsed = 00:01:09 . Memory (MB): peak = 2930.906 ; gain = 1337.141 ; free physical = 39960 ; free virtual = 185664
Synthesis Optimization Complete : Time (s): cpu = 00:01:10 ; elapsed = 00:01:11 . Memory (MB): peak = 2930.914 ; gain = 1475.891 ; free physical = 39960 ; free virtual = 185664
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2944.781 ; gain = 0.000 ; free physical = 39782 ; free virtual = 185487
INFO: [Netlist 29-17] Analyzing 309 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/vivado/Timing_based_target_4.00_cp_4.89/constraints.xdc]
Finished Parsing XDC File [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-10-36/kernel_2mm-8-8/out/vivado/Timing_based_target_4.00_cp_4.89/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3007.746 ; gain = 0.000 ; free physical = 41197 ; free virtual = 186901
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 276e475e
INFO: [Common 17-83] Releasing license: Synthesis
230 Infos, 227 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:17 ; elapsed = 00:01:17 . Memory (MB): peak = 3007.746 ; gain = 1633.230 ; free physical = 42515 ; free virtual = 188167
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2089.567; main = 1934.653; forked = 184.868
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3847.906; main = 3007.750; forked = 916.996
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3007.746 ; gain = 0.000 ; free physical = 42648 ; free virtual = 188185
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 13018261b

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3007.746 ; gain = 0.000 ; free physical = 42648 ; free virtual = 188185
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3007.746 ; gain = 0.000 ; free physical = 42632 ; free virtual = 188169

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 19cba35e1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.61 . Memory (MB): peak = 3039.762 ; gain = 32.016 ; free physical = 42578 ; free virtual = 188114

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 207701a13

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3078.805 ; gain = 71.059 ; free physical = 42457 ; free virtual = 187994

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 207701a13

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3078.805 ; gain = 71.059 ; free physical = 42457 ; free virtual = 187994
Phase 1 Placer Initialization | Checksum: 207701a13

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3078.805 ; gain = 71.059 ; free physical = 42457 ; free virtual = 187994

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1a12f79df

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3078.805 ; gain = 71.059 ; free physical = 42481 ; free virtual = 188018

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1b2fb595c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3078.805 ; gain = 71.059 ; free physical = 42462 ; free virtual = 187999

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1b2fb595c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3078.805 ; gain = 71.059 ; free physical = 42457 ; free virtual = 187994

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 35001e32c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 3078.805 ; gain = 71.059 ; free physical = 43178 ; free virtual = 188334

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 28a78db9c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 3078.805 ; gain = 71.059 ; free physical = 42947 ; free virtual = 188180

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 27 LUTNM shape to break, 343 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 26, two critical 1, total 27, new lutff created 7
INFO: [Physopt 32-1138] End 1 Pass. Optimized 160 nets or LUTs. Breaked 27 LUTs, combined 133 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-457] Pass 1. Identified 5 candidate cells for DSP register optimization.
INFO: [Physopt 32-665] Processed cell muli2/multiply_unit/q2_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell muli3/multiply_unit/q2_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell muli2/multiply_unit/q2_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell muli2/multiply_unit/q0_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell muli2/multiply_unit/q1_reg. 15 registers were pushed out.
INFO: [Physopt 32-775] End 2 Pass. Optimized 5 nets or cells. Created 79 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3078.805 ; gain = 0.000 ; free physical = 42333 ; free virtual = 187904
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3078.805 ; gain = 0.000 ; free physical = 42210 ; free virtual = 187896

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           27  |            133  |                   160  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |           79  |              0  |                     5  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          106  |            133  |                   165  |           0  |           9  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 20a5aff52

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 3078.805 ; gain = 71.059 ; free physical = 43654 ; free virtual = 189638
Phase 2.5 Global Place Phase2 | Checksum: 24f741609

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 3078.805 ; gain = 71.059 ; free physical = 43626 ; free virtual = 189622
Phase 2 Global Placement | Checksum: 24f741609

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 3078.805 ; gain = 71.059 ; free physical = 43624 ; free virtual = 189619

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 26d9cba52

Time (s): cpu = 00:00:21 ; elapsed = 00:00:08 . Memory (MB): peak = 3078.805 ; gain = 71.059 ; free physical = 43531 ; free virtual = 189536

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 19643dd4c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 3078.805 ; gain = 71.059 ; free physical = 43424 ; free virtual = 189446

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 22f935789

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 3078.805 ; gain = 71.059 ; free physical = 43634 ; free virtual = 189658

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1bd8160da

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 3078.805 ; gain = 71.059 ; free physical = 43695 ; free virtual = 189720

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1e3883c1f

Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 3078.805 ; gain = 71.059 ; free physical = 43500 ; free virtual = 189170

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1eed2faad

Time (s): cpu = 00:00:28 ; elapsed = 00:00:13 . Memory (MB): peak = 3078.805 ; gain = 71.059 ; free physical = 43028 ; free virtual = 188763

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 2531897ff

Time (s): cpu = 00:00:28 ; elapsed = 00:00:14 . Memory (MB): peak = 3078.805 ; gain = 71.059 ; free physical = 43098 ; free virtual = 188843

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 2276ecc17

Time (s): cpu = 00:00:28 ; elapsed = 00:00:14 . Memory (MB): peak = 3078.805 ; gain = 71.059 ; free physical = 43091 ; free virtual = 188836

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 249610090

Time (s): cpu = 00:00:33 ; elapsed = 00:00:16 . Memory (MB): peak = 3078.805 ; gain = 71.059 ; free physical = 42325 ; free virtual = 188086
Phase 3 Detail Placement | Checksum: 249610090

Time (s): cpu = 00:00:33 ; elapsed = 00:00:16 . Memory (MB): peak = 3078.805 ; gain = 71.059 ; free physical = 42325 ; free virtual = 188086

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2831a4116

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.619 | TNS=-198.090 |
Phase 1 Physical Synthesis Initialization | Checksum: 1056a3b70

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3078.805 ; gain = 0.000 ; free physical = 42301 ; free virtual = 188033
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 242c3d6e4

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3078.805 ; gain = 0.000 ; free physical = 42306 ; free virtual = 188039
Phase 4.1.1.1 BUFG Insertion | Checksum: 2831a4116

Time (s): cpu = 00:00:36 ; elapsed = 00:00:17 . Memory (MB): peak = 3078.805 ; gain = 71.059 ; free physical = 42312 ; free virtual = 188045

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.011. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 260df0dcc

Time (s): cpu = 00:00:51 ; elapsed = 00:00:32 . Memory (MB): peak = 3078.805 ; gain = 71.059 ; free physical = 39885 ; free virtual = 185641

Time (s): cpu = 00:00:51 ; elapsed = 00:00:32 . Memory (MB): peak = 3078.805 ; gain = 71.059 ; free physical = 39885 ; free virtual = 185641
Phase 4.1 Post Commit Optimization | Checksum: 260df0dcc

Time (s): cpu = 00:00:51 ; elapsed = 00:00:32 . Memory (MB): peak = 3078.805 ; gain = 71.059 ; free physical = 39868 ; free virtual = 185623

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 260df0dcc

Time (s): cpu = 00:00:52 ; elapsed = 00:00:32 . Memory (MB): peak = 3078.805 ; gain = 71.059 ; free physical = 39856 ; free virtual = 185612

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                2x2|                4x4|
|___________|___________________|___________________|
|      South|                2x2|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                2x2|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 260df0dcc

Time (s): cpu = 00:00:52 ; elapsed = 00:00:32 . Memory (MB): peak = 3078.805 ; gain = 71.059 ; free physical = 39852 ; free virtual = 185608
Phase 4.3 Placer Reporting | Checksum: 260df0dcc

Time (s): cpu = 00:00:52 ; elapsed = 00:00:32 . Memory (MB): peak = 3078.805 ; gain = 71.059 ; free physical = 39852 ; free virtual = 185608

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3078.805 ; gain = 0.000 ; free physical = 39852 ; free virtual = 185608

Time (s): cpu = 00:00:52 ; elapsed = 00:00:32 . Memory (MB): peak = 3078.805 ; gain = 71.059 ; free physical = 39852 ; free virtual = 185608
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1b8e4caf8

Time (s): cpu = 00:00:52 ; elapsed = 00:00:32 . Memory (MB): peak = 3078.805 ; gain = 71.059 ; free physical = 39852 ; free virtual = 185608
Ending Placer Task | Checksum: 19cb1da97

Time (s): cpu = 00:00:52 ; elapsed = 00:00:32 . Memory (MB): peak = 3078.805 ; gain = 71.059 ; free physical = 39843 ; free virtual = 185599
279 Infos, 230 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:33 . Memory (MB): peak = 3078.805 ; gain = 71.059 ; free physical = 39843 ; free virtual = 185599
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: e6f347ec ConstDB: 0 ShapeSum: 14ba3e6e RouteDB: a104543d
WARNING: [Route 35-198] Port "D_loadData[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_loadData[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "D_loadData[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_loadData[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_loadData[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_loadData[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_loadData[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_loadData[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_loadData[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_loadData[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_loadData[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_loadData[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_loadData[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_loadData[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_loadData[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_loadData[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_loadData[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_loadData[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_loadData[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_loadData[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_loadData[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_loadData[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_loadData[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_loadData[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_loadData[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_loadData[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_loadData[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_loadData[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_loadData[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_loadData[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_loadData[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_loadData[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_loadData[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_loadData[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_loadData[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_loadData[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_loadData[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_loadData[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_loadData[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_loadData[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_loadData[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_loadData[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_loadData[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_loadData[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_loadData[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_loadData[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_loadData[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_loadData[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_loadData[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_loadData[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_loadData[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_loadData[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_loadData[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_loadData[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_loadData[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_loadData[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_loadData[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_loadData[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_loadData[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_loadData[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_loadData[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_loadData[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_loadData[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_loadData[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_end_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_end_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_start_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_start_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "beta[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "beta[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "beta[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "beta[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "beta[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "beta[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "beta[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "beta[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "beta[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "beta[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "beta[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "beta[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "beta[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "beta[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "beta[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "beta[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "beta[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "beta[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "beta[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "beta[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "beta[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "beta[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "beta[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "beta[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "beta[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "beta[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "start_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "start_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "beta[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "beta[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "beta[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "beta[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "beta[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "beta[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "beta[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "beta[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "beta[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "beta[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "end_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "end_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_end_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_end_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_start_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_start_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_end_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_end_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_start_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_start_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "beta[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "beta[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "beta[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "beta[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "beta[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "beta[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "beta[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "beta[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "beta[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "beta[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "beta[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "beta[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "beta[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "beta[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "beta_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "beta_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "beta[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "beta[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "beta[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "beta[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "beta[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "beta[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "beta[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "beta[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "beta[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "beta[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_end_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_end_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_start_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_start_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_end_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_end_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_start_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_start_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "beta[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "beta[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "beta[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "beta[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_loadData[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_loadData[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_loadData[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_loadData[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_loadData[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_loadData[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_loadData[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_loadData[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_loadData[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_loadData[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_loadData[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_loadData[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_loadData[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_loadData[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_loadData[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_loadData[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_loadData[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_loadData[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_loadData[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_loadData[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_loadData[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_loadData[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_loadData[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_loadData[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_loadData[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_loadData[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_loadData[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_loadData[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_loadData[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_loadData[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_loadData[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_loadData[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_loadData[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_loadData[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_loadData[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_loadData[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "alpha_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "alpha_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_loadData[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_loadData[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_loadData[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_loadData[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_loadData[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_loadData[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Constraints 18-8777] Unable to split tiles. All required files are not available.
Post Restoration Checksum: NetGraph: 25f4bd16 | NumContArr: 468174d5 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 1f1c82725

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3078.805 ; gain = 0.000 ; free physical = 39266 ; free virtual = 184956

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1f1c82725

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3078.805 ; gain = 0.000 ; free physical = 39244 ; free virtual = 184933

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1f1c82725

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3078.805 ; gain = 0.000 ; free physical = 39228 ; free virtual = 184918
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 21164ad10

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 3078.805 ; gain = 0.000 ; free physical = 39033 ; free virtual = 184719
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.145  | TNS=0.000  | WHS=0.058  | THS=0.000  |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 9414
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 9414
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1583d2fa0

Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 3078.805 ; gain = 0.000 ; free physical = 38942 ; free virtual = 184608

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1583d2fa0

Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 3078.805 ; gain = 0.000 ; free physical = 38942 ; free virtual = 184608

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2f5ee324b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 3078.805 ; gain = 0.000 ; free physical = 38842 ; free virtual = 184508
Phase 4 Initial Routing | Checksum: 2f5ee324b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 3078.805 ; gain = 0.000 ; free physical = 38841 ; free virtual = 184506

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 5004
 Number of Nodes with overlaps = 1905
 Number of Nodes with overlaps = 839
 Number of Nodes with overlaps = 276
 Number of Nodes with overlaps = 153
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.338 | TNS=-35.624| WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 2b268cbd3

Time (s): cpu = 00:01:04 ; elapsed = 00:00:25 . Memory (MB): peak = 3078.805 ; gain = 0.000 ; free physical = 40038 ; free virtual = 185746

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 840
 Number of Nodes with overlaps = 407
 Number of Nodes with overlaps = 178
 Number of Nodes with overlaps = 97
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.221 | TNS=-5.556 | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 1b6c3aab9

Time (s): cpu = 00:01:17 ; elapsed = 00:00:31 . Memory (MB): peak = 3078.805 ; gain = 0.000 ; free physical = 39728 ; free virtual = 185435

Phase 5.3 Global Iteration 2
 Number of Nodes with overlaps = 634
 Number of Nodes with overlaps = 208
 Number of Nodes with overlaps = 168
 Number of Nodes with overlaps = 94
 Number of Nodes with overlaps = 102
 Number of Nodes with overlaps = 43
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.093 | TNS=-1.847 | WHS=N/A    | THS=N/A    |

Phase 5.3 Global Iteration 2 | Checksum: 1cd91f5db

Time (s): cpu = 00:01:33 ; elapsed = 00:00:39 . Memory (MB): peak = 3078.805 ; gain = 0.000 ; free physical = 43233 ; free virtual = 188836

Phase 5.4 Global Iteration 3
 Number of Nodes with overlaps = 815
 Number of Nodes with overlaps = 327
 Number of Nodes with overlaps = 185
 Number of Nodes with overlaps = 108
 Number of Nodes with overlaps = 50
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.131 | TNS=-3.939 | WHS=N/A    | THS=N/A    |

Phase 5.4 Global Iteration 3 | Checksum: 12b3d8b3c

Time (s): cpu = 00:01:47 ; elapsed = 00:00:44 . Memory (MB): peak = 3078.805 ; gain = 0.000 ; free physical = 42697 ; free virtual = 188243
Phase 5 Rip-up And Reroute | Checksum: 12b3d8b3c

Time (s): cpu = 00:01:47 ; elapsed = 00:00:44 . Memory (MB): peak = 3078.805 ; gain = 0.000 ; free physical = 42697 ; free virtual = 188244

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1e65377e1

Time (s): cpu = 00:01:48 ; elapsed = 00:00:45 . Memory (MB): peak = 3078.805 ; gain = 0.000 ; free physical = 42621 ; free virtual = 188173
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.093 | TNS=-1.847 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 1f8df5b37

Time (s): cpu = 00:01:48 ; elapsed = 00:00:45 . Memory (MB): peak = 3078.805 ; gain = 0.000 ; free physical = 42616 ; free virtual = 188172

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 1f8df5b37

Time (s): cpu = 00:01:48 ; elapsed = 00:00:45 . Memory (MB): peak = 3078.805 ; gain = 0.000 ; free physical = 42616 ; free virtual = 188172
Phase 6 Delay and Skew Optimization | Checksum: 1f8df5b37

Time (s): cpu = 00:01:48 ; elapsed = 00:00:45 . Memory (MB): peak = 3078.805 ; gain = 0.000 ; free physical = 42615 ; free virtual = 188172

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.093 | TNS=-1.852 | WHS=0.090  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 239c6cd89

Time (s): cpu = 00:01:49 ; elapsed = 00:00:45 . Memory (MB): peak = 3078.805 ; gain = 0.000 ; free physical = 42595 ; free virtual = 188155
Phase 7 Post Hold Fix | Checksum: 239c6cd89

Time (s): cpu = 00:01:49 ; elapsed = 00:00:45 . Memory (MB): peak = 3078.805 ; gain = 0.000 ; free physical = 42595 ; free virtual = 188155

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.0229 %
  Global Horizontal Routing Utilization  = 2.7159 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 81.982%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 88.2883%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X15Y102 -> INT_R_X15Y102
   INT_L_X12Y101 -> INT_L_X12Y101
   INT_R_X11Y97 -> INT_R_X11Y97
East Dir 1x1 Area, Max Cong = 86.7647%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X20Y72 -> INT_L_X20Y72
West Dir 1x1 Area, Max Cong = 95.5882%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X12Y104 -> INT_L_X12Y104
   INT_R_X17Y100 -> INT_R_X17Y100
   INT_L_X18Y99 -> INT_L_X18Y99
   INT_L_X18Y98 -> INT_L_X18Y98
   INT_R_X21Y98 -> INT_R_X21Y98

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 1 Sparse Ratio: 0.75

Phase 8 Route finalize | Checksum: 239c6cd89

Time (s): cpu = 00:01:49 ; elapsed = 00:00:45 . Memory (MB): peak = 3078.805 ; gain = 0.000 ; free physical = 42595 ; free virtual = 188155

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 239c6cd89

Time (s): cpu = 00:01:49 ; elapsed = 00:00:45 . Memory (MB): peak = 3078.805 ; gain = 0.000 ; free physical = 42593 ; free virtual = 188153

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 24ff57ecc

Time (s): cpu = 00:01:50 ; elapsed = 00:00:45 . Memory (MB): peak = 3078.805 ; gain = 0.000 ; free physical = 42555 ; free virtual = 188130

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 24ff57ecc

Time (s): cpu = 00:01:50 ; elapsed = 00:00:45 . Memory (MB): peak = 3078.805 ; gain = 0.000 ; free physical = 42561 ; free virtual = 188136

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.093 | TNS=-1.852 | WHS=0.090  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 24ff57ecc

Time (s): cpu = 00:01:50 ; elapsed = 00:00:45 . Memory (MB): peak = 3078.805 ; gain = 0.000 ; free physical = 42557 ; free virtual = 188132
Total Elapsed time in route_design: 45.4 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: eb7c7de4

Time (s): cpu = 00:01:50 ; elapsed = 00:00:45 . Memory (MB): peak = 3078.805 ; gain = 0.000 ; free physical = 42554 ; free virtual = 188130
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: eb7c7de4

Time (s): cpu = 00:01:50 ; elapsed = 00:00:45 . Memory (MB): peak = 3078.805 ; gain = 0.000 ; free physical = 42551 ; free virtual = 188127

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
292 Infos, 333 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:50 ; elapsed = 00:00:46 . Memory (MB): peak = 3078.805 ; gain = 0.000 ; free physical = 42532 ; free virtual = 188112
INFO: [Common 17-206] Exiting Vivado at Tue Dec 16 16:26:25 2025...
