// Seed: 710493516
module module_0 #(
    parameter id_8 = 32'd1,
    parameter id_9 = 32'd80
) (
    input tri id_0,
    output uwire id_1,
    output supply1 id_2,
    input tri id_3,
    input wor id_4
);
  supply1 id_6 = ~id_6 == 1;
  wire id_7;
  defparam id_8.id_9 = 1;
  wire id_10;
endmodule
module module_1 (
    output wor id_0,
    input wor id_1
    , id_11,
    output uwire id_2
    , id_12,
    input uwire id_3,
    input uwire id_4,
    input supply0 id_5,
    output uwire id_6,
    input uwire id_7,
    input tri id_8,
    output logic id_9
);
  always_comb @(1'b0 == 1 or 1) begin
    id_9 <= 1;
  end
  module_0(
      id_5, id_0, id_2, id_5, id_1
  );
  wand id_13, id_14 = id_4;
  assign id_0 = id_4;
endmodule
