TimeQuest Timing Analyzer report for UA3REO
Sun Oct 28 00:59:12 2018
Quartus Prime Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'main_pll|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'main_pll|altpll_component|auto_generated|pll1|clk[1]'
 15. Slow 1200mV 85C Model Setup: 'second_pll|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Hold: 'main_pll|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Hold: 'main_pll|altpll_component|auto_generated|pll1|clk[1]'
 18. Slow 1200mV 85C Model Hold: 'second_pll|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Metastability Summary
 20. Slow 1200mV 0C Model Fmax Summary
 21. Slow 1200mV 0C Model Setup Summary
 22. Slow 1200mV 0C Model Hold Summary
 23. Slow 1200mV 0C Model Recovery Summary
 24. Slow 1200mV 0C Model Removal Summary
 25. Slow 1200mV 0C Model Minimum Pulse Width Summary
 26. Slow 1200mV 0C Model Setup: 'main_pll|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 0C Model Setup: 'main_pll|altpll_component|auto_generated|pll1|clk[1]'
 28. Slow 1200mV 0C Model Setup: 'second_pll|altpll_component|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 0C Model Hold: 'main_pll|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 0C Model Hold: 'second_pll|altpll_component|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 0C Model Hold: 'main_pll|altpll_component|auto_generated|pll1|clk[1]'
 32. Slow 1200mV 0C Model Metastability Summary
 33. Fast 1200mV 0C Model Setup Summary
 34. Fast 1200mV 0C Model Hold Summary
 35. Fast 1200mV 0C Model Recovery Summary
 36. Fast 1200mV 0C Model Removal Summary
 37. Fast 1200mV 0C Model Minimum Pulse Width Summary
 38. Fast 1200mV 0C Model Setup: 'main_pll|altpll_component|auto_generated|pll1|clk[0]'
 39. Fast 1200mV 0C Model Setup: 'main_pll|altpll_component|auto_generated|pll1|clk[1]'
 40. Fast 1200mV 0C Model Setup: 'second_pll|altpll_component|auto_generated|pll1|clk[0]'
 41. Fast 1200mV 0C Model Hold: 'main_pll|altpll_component|auto_generated|pll1|clk[0]'
 42. Fast 1200mV 0C Model Hold: 'main_pll|altpll_component|auto_generated|pll1|clk[1]'
 43. Fast 1200mV 0C Model Hold: 'second_pll|altpll_component|auto_generated|pll1|clk[0]'
 44. Fast 1200mV 0C Model Metastability Summary
 45. Multicorner Timing Analysis Summary
 46. Board Trace Model Assignments
 47. Input Transition Times
 48. Signal Integrity Metrics (Slow 1200mv 0c Model)
 49. Signal Integrity Metrics (Slow 1200mv 85c Model)
 50. Signal Integrity Metrics (Fast 1200mv 0c Model)
 51. Setup Transfers
 52. Hold Transfers
 53. Report TCCS
 54. Report RSKM
 55. Unconstrained Paths Summary
 56. Clock Status Summary
 57. Unconstrained Input Ports
 58. Unconstrained Output Ports
 59. Unconstrained Input Ports
 60. Unconstrained Output Ports
 61. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+------------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                        ;
+-----------------------+------------------------------------------------------------------+
; Quartus Prime Version ; Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition ;
; Timing Analyzer       ; TimeQuest                                                        ;
; Revision Name         ; UA3REO                                                           ;
; Device Family         ; Cyclone IV E                                                     ;
; Device Name           ; EP4CE22E22C8                                                     ;
; Timing Models         ; Final                                                            ;
; Delay Model           ; Combined                                                         ;
; Rise/Fall Delays      ; Enabled                                                          ;
+-----------------------+------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.38        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  17.6%      ;
;     Processor 3            ;  12.9%      ;
;     Processor 4            ;   7.5%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; SDC.sdc       ; OK     ; Sun Oct 28 00:59:06 2018 ;
+---------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------------+
; Clock Name                                             ; Type      ; Period  ; Frequency ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master                                               ; Source                                                   ; Targets                                                    ;
+--------------------------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------------+
; clk_sys                                                ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                      ;                                                          ; { clk_sys }                                                ;
; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; Generated ; 20.833  ; 48.0 MHz  ; 0.000 ; 10.416  ; 50.00      ; 25        ; 24          ;       ;        ;           ;            ; false    ; clk_sys                                              ; main_pll|altpll_component|auto_generated|pll1|inclk[0]   ; { main_pll|altpll_component|auto_generated|pll1|clk[0] }   ;
; main_pll|altpll_component|auto_generated|pll1|clk[1]   ; Generated ; 520.833 ; 1.92 MHz  ; 0.000 ; 260.416 ; 50.00      ; 625       ; 24          ;       ;        ;           ;            ; false    ; clk_sys                                              ; main_pll|altpll_component|auto_generated|pll1|inclk[0]   ; { main_pll|altpll_component|auto_generated|pll1|clk[1] }   ;
; second_pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 443.262 ; 2.26 MHz  ; 0.000 ; 221.631 ; 50.00      ; 1000      ; 47          ;       ;        ;           ;            ; false    ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|inclk[0] ; { second_pll|altpll_component|auto_generated|pll1|clk[0] } ;
+--------------------------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                          ;
+-----------+-----------------+--------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                             ; Note ;
+-----------+-----------------+--------------------------------------------------------+------+
; 40.62 MHz ; 40.62 MHz       ; second_pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 44.82 MHz ; 44.82 MHz       ; main_pll|altpll_component|auto_generated|pll1|clk[1]   ;      ;
; 87.9 MHz  ; 87.9 MHz        ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ;      ;
+-----------+-----------------+--------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                              ;
+--------------------------------------------------------+---------+---------------+
; Clock                                                  ; Slack   ; End Point TNS ;
+--------------------------------------------------------+---------+---------------+
; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; -1.841  ; -3.572        ;
; main_pll|altpll_component|auto_generated|pll1|clk[1]   ; 16.163  ; 0.000         ;
; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 418.644 ; 0.000         ;
+--------------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                             ;
+--------------------------------------------------------+-------+---------------+
; Clock                                                  ; Slack ; End Point TNS ;
+--------------------------------------------------------+-------+---------------+
; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; 0.410 ; 0.000         ;
; main_pll|altpll_component|auto_generated|pll1|clk[1]   ; 0.501 ; 0.000         ;
; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.501 ; 0.000         ;
+--------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                ;
+--------------------------------------------------------+---------+---------------+
; Clock                                                  ; Slack   ; End Point TNS ;
+--------------------------------------------------------+---------+---------------+
; clk_sys                                                ; 9.927   ; 0.000         ;
; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; 9.983   ; 0.000         ;
; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 221.317 ; 0.000         ;
; main_pll|altpll_component|auto_generated|pll1|clk[1]   ; 260.109 ; 0.000         ;
+--------------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'main_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                       ; To Node                                                                                                                                                                                                                      ; Launch Clock                                           ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -1.841 ; tx_ciccomp:TX_CICCOMP_I|output_register[12]                                                                                     ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.323        ; 1.575      ; 3.677      ;
; -1.810 ; tx_ciccomp:TX_CICCOMP_I|output_register[3]                                                                                      ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.323        ; 1.575      ; 3.646      ;
; -1.737 ; tx_ciccomp:TX_CICCOMP_I|output_register[5]                                                                                      ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.323        ; 1.575      ; 3.573      ;
; -1.731 ; tx_ciccomp:TX_CICCOMP_Q|output_register[6]                                                                                      ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.323        ; 1.601      ; 3.593      ;
; -1.714 ; tx_ciccomp:TX_CICCOMP_I|output_register[1]                                                                                      ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.323        ; 1.575      ; 3.550      ;
; -1.711 ; tx_ciccomp:TX_CICCOMP_I|output_register[15]                                                                                     ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.323        ; 1.575      ; 3.547      ;
; -1.701 ; tx_ciccomp:TX_CICCOMP_I|output_register[9]                                                                                      ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.323        ; 1.575      ; 3.537      ;
; -1.695 ; tx_ciccomp:TX_CICCOMP_I|output_register[4]                                                                                      ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.323        ; 1.575      ; 3.531      ;
; -1.690 ; tx_ciccomp:TX_CICCOMP_Q|output_register[4]                                                                                      ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.323        ; 1.601      ; 3.552      ;
; -1.687 ; tx_ciccomp:TX_CICCOMP_Q|output_register[5]                                                                                      ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.323        ; 1.601      ; 3.549      ;
; -1.681 ; tx_ciccomp:TX_CICCOMP_Q|output_register[2]                                                                                      ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.323        ; 1.601      ; 3.543      ;
; -1.678 ; tx_ciccomp:TX_CICCOMP_I|output_register[7]                                                                                      ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.323        ; 1.575      ; 3.514      ;
; -1.675 ; tx_ciccomp:TX_CICCOMP_Q|output_register[0]                                                                                      ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.323        ; 1.601      ; 3.537      ;
; -1.658 ; tx_ciccomp:TX_CICCOMP_Q|output_register[12]                                                                                     ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.323        ; 1.601      ; 3.520      ;
; -1.657 ; tx_ciccomp:TX_CICCOMP_Q|output_register[9]                                                                                      ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.323        ; 1.601      ; 3.519      ;
; -1.644 ; tx_ciccomp:TX_CICCOMP_I|output_register[6]                                                                                      ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.323        ; 1.575      ; 3.480      ;
; -1.638 ; tx_ciccomp:TX_CICCOMP_Q|output_register[1]                                                                                      ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.323        ; 1.601      ; 3.500      ;
; -1.638 ; tx_ciccomp:TX_CICCOMP_I|output_register[0]                                                                                      ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.323        ; 1.575      ; 3.474      ;
; -1.636 ; tx_ciccomp:TX_CICCOMP_Q|output_register[15]                                                                                     ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.323        ; 1.601      ; 3.498      ;
; -1.630 ; tx_ciccomp:TX_CICCOMP_Q|output_register[3]                                                                                      ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.323        ; 1.601      ; 3.492      ;
; -1.627 ; tx_ciccomp:TX_CICCOMP_Q|output_register[7]                                                                                      ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.323        ; 1.601      ; 3.489      ;
; -1.586 ; tx_ciccomp:TX_CICCOMP_I|output_register[13]                                                                                     ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.323        ; 1.575      ; 3.422      ;
; -1.569 ; tx_ciccomp:TX_CICCOMP_Q|output_register[8]                                                                                      ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.323        ; 1.601      ; 3.431      ;
; -1.568 ; tx_ciccomp:TX_CICCOMP_Q|output_register[14]                                                                                     ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.323        ; 1.601      ; 3.430      ;
; -1.533 ; tx_ciccomp:TX_CICCOMP_I|output_register[2]                                                                                      ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.323        ; 1.575      ; 3.369      ;
; -1.480 ; tx_ciccomp:TX_CICCOMP_Q|output_register[11]                                                                                     ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.323        ; 1.601      ; 3.342      ;
; -1.456 ; tx_ciccomp:TX_CICCOMP_I|output_register[10]                                                                                     ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.323        ; 1.575      ; 3.292      ;
; -1.432 ; tx_ciccomp:TX_CICCOMP_I|output_register[14]                                                                                     ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.323        ; 1.575      ; 3.268      ;
; -1.424 ; tx_ciccomp:TX_CICCOMP_I|output_register[11]                                                                                     ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.323        ; 1.575      ; 3.260      ;
; -1.398 ; tx_ciccomp:TX_CICCOMP_Q|output_register[10]                                                                                     ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.323        ; 1.601      ; 3.260      ;
; -1.369 ; tx_ciccomp:TX_CICCOMP_Q|output_register[13]                                                                                     ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.323        ; 1.601      ; 3.231      ;
; -1.355 ; tx_ciccomp:TX_CICCOMP_I|output_register[8]                                                                                      ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.323        ; 1.575      ; 3.191      ;
; 9.456  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[4]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.415     ; 10.963     ;
; 9.572  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[4]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.415     ; 10.847     ;
; 9.602  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[4]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.415     ; 10.817     ;
; 9.718  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[4]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[20]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.415     ; 10.701     ;
; 9.748  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[4]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[19]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.415     ; 10.671     ;
; 9.786  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[10]   ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.415     ; 10.633     ;
; 9.864  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[4]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[18]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.415     ; 10.555     ;
; 9.866  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[5]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.411     ; 10.557     ;
; 9.894  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[4]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[17]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.415     ; 10.525     ;
; 9.902  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[10]   ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.415     ; 10.517     ;
; 9.904  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[2]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.443     ; 10.487     ;
; 9.909  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[1]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.412     ; 10.513     ;
; 9.913  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[5]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.411     ; 10.510     ;
; 9.917  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[5]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.414     ; 10.503     ;
; 9.924  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[3]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.412     ; 10.498     ;
; 9.932  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[10]   ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.415     ; 10.487     ;
; 9.945  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[6]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.414     ; 10.475     ;
; 9.978  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[0]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.412     ; 10.444     ;
; 9.982  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[4]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.414     ; 10.438     ;
; 9.990  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[0]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.443     ; 10.401     ;
; 9.991  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[2]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.412     ; 10.431     ;
; 9.993  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[7]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.414     ; 10.427     ;
; 10.010 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[4]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[16]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.415     ; 10.409     ;
; 10.012 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[5]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[21]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.411     ; 10.411     ;
; 10.020 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[2]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.443     ; 10.371     ;
; 10.025 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[1]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.412     ; 10.397     ;
; 10.033 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[5]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.414     ; 10.387     ;
; 10.040 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[3]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.412     ; 10.382     ;
; 10.040 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[4]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[15]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.415     ; 10.379     ;
; 10.048 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[10]   ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[20]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.415     ; 10.371     ;
; 10.050 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[2]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.443     ; 10.341     ;
; 10.054 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[0]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.426     ; 10.354     ;
; 10.055 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[1]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.412     ; 10.367     ;
; 10.057 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[8]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.426     ; 10.351     ;
; 10.059 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[5]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[20]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.411     ; 10.364     ;
; 10.061 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[6]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.414     ; 10.359     ;
; 10.061 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[1]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.408     ; 10.365     ;
; 10.063 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[5]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.414     ; 10.357     ;
; 10.070 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[3]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.412     ; 10.352     ;
; 10.070 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[3]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.408     ; 10.356     ;
; 10.078 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[10]   ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[19]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.415     ; 10.341     ;
; 10.079 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[11] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.412     ; 10.343     ;
; 10.084 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[7]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.415     ; 10.335     ;
; 10.091 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[6]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.414     ; 10.329     ;
; 10.094 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[0]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.412     ; 10.328     ;
; 10.097 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[9]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.412     ; 10.325     ;
; 10.098 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[4]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.414     ; 10.322     ;
; 10.101 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[0]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.426     ; 10.307     ;
; 10.104 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[8]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.426     ; 10.304     ;
; 10.106 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[0]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.443     ; 10.285     ;
; 10.107 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[2]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.412     ; 10.315     ;
; 10.108 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[1]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.408     ; 10.318     ;
; 10.108 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[2]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.426     ; 10.300     ;
; 10.109 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[6]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.410     ; 10.315     ;
; 10.109 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[7]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.414     ; 10.311     ;
; 10.111 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[2]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.408     ; 10.315     ;
; 10.114 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[0]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.408     ; 10.312     ;
; 10.117 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[3]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.408     ; 10.309     ;
; 10.118 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[4]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.410     ; 10.306     ;
; 10.124 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[0]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.412     ; 10.298     ;
; 10.126 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[11] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.412     ; 10.296     ;
; 10.127 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[8]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.412     ; 10.295     ;
; 10.128 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[4]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.414     ; 10.292     ;
; 10.135 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[5]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.415     ; 10.284     ;
; 10.136 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[0]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.443     ; 10.255     ;
; 10.137 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[2]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.412     ; 10.285     ;
; 10.139 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[10] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.412     ; 10.283     ;
; 10.139 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[7]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.414     ; 10.281     ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'main_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                           ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                                                                             ; To Node                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 16.163  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[9]  ; ciccomp:CICCOMP_I|input_register[9]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.509     ; 4.170      ;
; 16.188  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[13] ; ciccomp:CICCOMP_I|input_register[13] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.503     ; 4.151      ;
; 16.381  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[8]  ; ciccomp:CICCOMP_I|input_register[8]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.505     ; 3.956      ;
; 16.518  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[0]  ; ciccomp:CICCOMP_Q|input_register[0]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.502     ; 3.822      ;
; 16.645  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[4]  ; ciccomp:CICCOMP_I|input_register[4]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.502     ; 3.695      ;
; 16.705  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[12] ; ciccomp:CICCOMP_I|input_register[12] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.502     ; 3.635      ;
; 16.766  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[5]  ; ciccomp:CICCOMP_I|input_register[5]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.504     ; 3.572      ;
; 16.906  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[12] ; ciccomp:CICCOMP_Q|input_register[12] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.506     ; 3.430      ;
; 16.974  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[13] ; ciccomp:CICCOMP_Q|input_register[13] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.523     ; 3.345      ;
; 16.998  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[11] ; ciccomp:CICCOMP_I|input_register[11] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.501     ; 3.343      ;
; 17.037  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[14] ; ciccomp:CICCOMP_I|input_register[14] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.501     ; 3.304      ;
; 17.099  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[15] ; ciccomp:CICCOMP_Q|input_register[15] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.505     ; 3.238      ;
; 17.166  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[10] ; ciccomp:CICCOMP_I|input_register[10] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.507     ; 3.169      ;
; 17.202  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[6]  ; ciccomp:CICCOMP_I|input_register[6]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.507     ; 3.133      ;
; 17.282  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[3]  ; ciccomp:CICCOMP_I|input_register[3]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.515     ; 3.045      ;
; 17.315  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[15] ; ciccomp:CICCOMP_I|input_register[15] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.500     ; 3.027      ;
; 17.358  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[11] ; ciccomp:CICCOMP_Q|input_register[11] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.508     ; 2.976      ;
; 17.406  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[7]  ; ciccomp:CICCOMP_Q|input_register[7]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.509     ; 2.927      ;
; 17.430  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[0]  ; ciccomp:CICCOMP_I|input_register[0]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.505     ; 2.907      ;
; 17.446  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[4]  ; ciccomp:CICCOMP_Q|input_register[4]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.513     ; 2.883      ;
; 17.452  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[2]  ; ciccomp:CICCOMP_Q|input_register[2]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.510     ; 2.880      ;
; 17.456  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[7]  ; ciccomp:CICCOMP_I|input_register[7]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.504     ; 2.882      ;
; 17.478  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[2]  ; ciccomp:CICCOMP_I|input_register[2]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.501     ; 2.863      ;
; 17.485  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[1]  ; ciccomp:CICCOMP_Q|input_register[1]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.518     ; 2.839      ;
; 17.557  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[14] ; ciccomp:CICCOMP_Q|input_register[14] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.515     ; 2.770      ;
; 17.764  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[1]  ; ciccomp:CICCOMP_I|input_register[1]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.506     ; 2.572      ;
; 17.772  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[5]  ; ciccomp:CICCOMP_Q|input_register[5]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.520     ; 2.550      ;
; 17.778  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[9]  ; ciccomp:CICCOMP_Q|input_register[9]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.517     ; 2.547      ;
; 17.917  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[8]  ; ciccomp:CICCOMP_Q|input_register[8]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.520     ; 2.405      ;
; 18.028  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[10] ; ciccomp:CICCOMP_Q|input_register[10] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.521     ; 2.293      ;
; 18.030  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[3]  ; ciccomp:CICCOMP_Q|input_register[3]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.519     ; 2.293      ;
; 18.182  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[6]  ; ciccomp:CICCOMP_Q|input_register[6]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.520     ; 2.140      ;
; 498.523 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[29]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.083     ; 22.228     ;
; 498.587 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[28]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.083     ; 22.164     ;
; 498.669 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[27]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.083     ; 22.082     ;
; 498.733 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[26]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.083     ; 22.018     ;
; 498.815 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[25]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.083     ; 21.936     ;
; 498.821 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[29]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.078     ; 21.935     ;
; 498.879 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[24]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.083     ; 21.872     ;
; 498.961 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[23]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.083     ; 21.790     ;
; 498.967 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[27]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.078     ; 21.789     ;
; 498.997 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[28]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.078     ; 21.759     ;
; 499.025 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[22]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.083     ; 21.726     ;
; 499.107 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[21]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.083     ; 21.644     ;
; 499.113 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[25]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.078     ; 21.643     ;
; 499.143 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[26]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.078     ; 21.613     ;
; 499.171 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[20]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.083     ; 21.580     ;
; 499.196 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[29]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.078     ; 21.560     ;
; 499.253 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[19]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.083     ; 21.498     ;
; 499.259 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[23]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.078     ; 21.497     ;
; 499.289 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[24]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.078     ; 21.467     ;
; 499.317 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[18]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.083     ; 21.434     ;
; 499.342 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[27]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.078     ; 21.414     ;
; 499.372 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[28]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.078     ; 21.384     ;
; 499.399 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[17]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.083     ; 21.352     ;
; 499.405 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[21]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.078     ; 21.351     ;
; 499.435 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[22]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.078     ; 21.321     ;
; 499.455 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[29]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.083     ; 21.296     ;
; 499.463 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[16]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.083     ; 21.288     ;
; 499.488 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[25]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.078     ; 21.268     ;
; 499.518 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[26]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.078     ; 21.238     ;
; 499.519 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[28]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.083     ; 21.232     ;
; 499.545 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[15]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.083     ; 21.206     ;
; 499.551 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[19]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.078     ; 21.205     ;
; 499.581 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[20]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.078     ; 21.175     ;
; 499.601 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[27]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.083     ; 21.150     ;
; 499.607 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[14]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.085     ; 21.142     ;
; 499.634 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[23]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.078     ; 21.122     ;
; 499.664 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[24]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.078     ; 21.092     ;
; 499.665 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[26]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.083     ; 21.086     ;
; 499.689 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[13]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.085     ; 21.060     ;
; 499.697 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[17]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.078     ; 21.059     ;
; 499.727 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[18]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.078     ; 21.029     ;
; 499.747 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[25]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.083     ; 21.004     ;
; 499.753 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[12]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.085     ; 20.996     ;
; 499.780 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[21]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.078     ; 20.976     ;
; 499.805 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[29]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.078     ; 20.951     ;
; 499.810 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[22]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.078     ; 20.946     ;
; 499.811 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[24]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.083     ; 20.940     ;
; 499.835 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[11]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.085     ; 20.914     ;
; 499.843 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[15]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.078     ; 20.913     ;
; 499.873 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[16]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.078     ; 20.883     ;
; 499.893 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[23]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.083     ; 20.858     ;
; 499.899 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[10]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.085     ; 20.850     ;
; 499.926 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[19]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.078     ; 20.830     ;
; 499.951 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[27]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.078     ; 20.805     ;
; 499.956 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[20]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.078     ; 20.800     ;
; 499.957 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[22]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.083     ; 20.794     ;
; 499.981 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[9]      ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.085     ; 20.768     ;
; 499.981 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[28]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.078     ; 20.775     ;
; 499.987 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[13]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.080     ; 20.767     ;
; 500.017 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[14]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.080     ; 20.737     ;
; 500.039 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[21]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.083     ; 20.712     ;
; 500.045 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[8]      ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.085     ; 20.704     ;
; 500.064 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[29]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.083     ; 20.687     ;
; 500.072 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[17]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.078     ; 20.684     ;
; 500.097 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[25]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.078     ; 20.659     ;
; 500.102 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[18]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.078     ; 20.654     ;
; 500.103 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[20]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.083     ; 20.648     ;
; 500.127 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[7]      ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.085     ; 20.622     ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'second_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                             ;
+---------+--------------------------------------+---------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                            ; To Node                               ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------+---------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 418.644 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[29] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.073     ; 24.546     ;
; 418.790 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[27] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.073     ; 24.400     ;
; 418.820 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[28] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.073     ; 24.370     ;
; 418.936 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[25] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.073     ; 24.254     ;
; 418.966 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[26] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.073     ; 24.224     ;
; 419.082 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[23] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.073     ; 24.108     ;
; 419.112 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[24] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.073     ; 24.078     ;
; 419.228 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[21] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.073     ; 23.962     ;
; 419.258 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[22] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.073     ; 23.932     ;
; 419.374 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[19] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.073     ; 23.816     ;
; 419.404 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[20] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.073     ; 23.786     ;
; 419.520 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[17] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.073     ; 23.670     ;
; 419.550 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[18] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.073     ; 23.640     ;
; 419.615 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[29] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.078     ; 23.570     ;
; 419.666 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[15] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.073     ; 23.524     ;
; 419.696 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[16] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.073     ; 23.494     ;
; 419.699 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[29] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.073     ; 23.491     ;
; 419.761 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[27] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.078     ; 23.424     ;
; 419.791 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[28] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.078     ; 23.394     ;
; 419.812 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[13] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.073     ; 23.378     ;
; 419.842 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[14] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.073     ; 23.348     ;
; 419.845 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[27] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.073     ; 23.345     ;
; 419.875 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[28] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.073     ; 23.315     ;
; 419.907 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[25] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.078     ; 23.278     ;
; 419.937 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[26] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.078     ; 23.248     ;
; 419.958 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[11] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.073     ; 23.232     ;
; 419.988 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[12] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.073     ; 23.202     ;
; 419.991 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[25] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.073     ; 23.199     ;
; 420.021 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[26] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.073     ; 23.169     ;
; 420.053 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[23] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.078     ; 23.132     ;
; 420.083 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[24] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.078     ; 23.102     ;
; 420.137 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[23] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.073     ; 23.053     ;
; 420.167 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[24] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.073     ; 23.023     ;
; 420.199 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[21] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.078     ; 22.986     ;
; 420.229 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[22] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.078     ; 22.956     ;
; 420.268 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[29] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.078     ; 22.917     ;
; 420.283 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[21] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.073     ; 22.907     ;
; 420.313 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[22] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.073     ; 22.877     ;
; 420.328 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[29] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.078     ; 22.857     ;
; 420.345 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[19] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.078     ; 22.840     ;
; 420.366 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[29] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.073     ; 22.824     ;
; 420.375 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[20] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.078     ; 22.810     ;
; 420.414 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[27] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.078     ; 22.771     ;
; 420.429 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[19] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.073     ; 22.761     ;
; 420.444 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[28] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.078     ; 22.741     ;
; 420.459 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[20] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.073     ; 22.731     ;
; 420.474 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[27] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.078     ; 22.711     ;
; 420.491 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[17] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.078     ; 22.694     ;
; 420.504 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[28] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.078     ; 22.681     ;
; 420.512 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[27] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.073     ; 22.678     ;
; 420.521 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[18] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.078     ; 22.664     ;
; 420.542 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[28] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.073     ; 22.648     ;
; 420.560 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[25] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.078     ; 22.625     ;
; 420.575 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[17] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.073     ; 22.615     ;
; 420.590 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[26] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.078     ; 22.595     ;
; 420.605 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[18] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.073     ; 22.585     ;
; 420.620 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[10] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.073     ; 22.570     ;
; 420.620 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[25] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.078     ; 22.565     ;
; 420.637 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[15] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.078     ; 22.548     ;
; 420.650 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[26] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.078     ; 22.535     ;
; 420.658 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[25] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.073     ; 22.532     ;
; 420.666 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[9]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.073     ; 22.524     ;
; 420.667 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[16] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.078     ; 22.518     ;
; 420.688 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[26] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.073     ; 22.502     ;
; 420.706 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[23] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.078     ; 22.479     ;
; 420.721 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[15] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.073     ; 22.469     ;
; 420.736 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[24] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.078     ; 22.449     ;
; 420.751 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[16] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.073     ; 22.439     ;
; 420.766 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[23] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.078     ; 22.419     ;
; 420.796 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[24] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.078     ; 22.389     ;
; 420.804 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[23] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.073     ; 22.386     ;
; 420.812 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[7]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.073     ; 22.378     ;
; 420.824 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[14] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.078     ; 22.361     ;
; 420.834 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[24] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.073     ; 22.356     ;
; 420.842 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[8]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.073     ; 22.348     ;
; 420.852 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[21] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.078     ; 22.333     ;
; 420.867 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[13] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.073     ; 22.323     ;
; 420.882 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[22] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.078     ; 22.303     ;
; 420.897 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[14] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.073     ; 22.293     ;
; 420.912 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[21] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.078     ; 22.273     ;
; 420.934 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[13] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.078     ; 22.251     ;
; 420.942 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[22] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.078     ; 22.243     ;
; 420.950 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[21] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.073     ; 22.240     ;
; 420.970 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[12] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.078     ; 22.215     ;
; 420.980 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[22] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.073     ; 22.210     ;
; 420.988 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[6]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.073     ; 22.202     ;
; 420.998 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[19] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.078     ; 22.187     ;
; 421.013 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[11] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.073     ; 22.177     ;
; 421.028 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[20] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.078     ; 22.157     ;
; 421.043 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[12] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.073     ; 22.147     ;
; 421.058 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[19] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.078     ; 22.127     ;
; 421.061 ; tx_ciccomp:TX_CICCOMP_I|cur_count[4] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[29] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.073     ; 22.129     ;
; 421.080 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[11] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.078     ; 22.105     ;
; 421.085 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[5]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.073     ; 22.105     ;
; 421.088 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[20] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.078     ; 22.097     ;
; 421.089 ; tx_ciccomp:TX_CICCOMP_I|cur_count[3] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[29] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.073     ; 22.101     ;
; 421.096 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[19] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.073     ; 22.094     ;
; 421.116 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[10] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.078     ; 22.069     ;
; 421.126 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[20] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.073     ; 22.064     ;
; 421.144 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[17] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.078     ; 22.041     ;
+---------+--------------------------------------+---------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'main_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.410 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][76] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a72~porta_datain_reg0 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.146      ;
; 0.413 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[6]                                                                                       ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 1.153      ;
; 0.414 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][72] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a72~porta_datain_reg0 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.150      ;
; 0.414 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[8]                                                                                       ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 1.154      ;
; 0.417 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][77] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a72~porta_datain_reg0 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.153      ;
; 0.418 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[12]                                                                                      ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 1.158      ;
; 0.418 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[15]                                                                                      ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 1.158      ;
; 0.420 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][75] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a72~porta_datain_reg0 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.154      ;
; 0.421 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[10]                                                                                      ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 1.161      ;
; 0.421 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[11]                                                                                      ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 1.161      ;
; 0.422 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5]  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.157      ;
; 0.422 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[0]                                                                                       ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 1.162      ;
; 0.423 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][43] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.159      ;
; 0.424 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][41] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.160      ;
; 0.424 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[9]                                                                                       ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 1.164      ;
; 0.425 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[1]                                                                                       ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 1.165      ;
; 0.425 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[14]                                                                                      ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 1.165      ;
; 0.425 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][77] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a72~porta_datain_reg0 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.159      ;
; 0.427 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.162      ;
; 0.427 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[5]                                                                                       ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 1.167      ;
; 0.428 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.163      ;
; 0.428 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.161      ;
; 0.429 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][36] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.165      ;
; 0.430 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][44] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.166      ;
; 0.430 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[13]                                                                                      ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 1.170      ;
; 0.430 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][73] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a72~porta_datain_reg0 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.164      ;
; 0.433 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][74] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a72~porta_datain_reg0 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.167      ;
; 0.434 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][31] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.170      ;
; 0.434 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[4]            ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_address_reg0                ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.161      ;
; 0.435 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][33] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.171      ;
; 0.435 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.167      ;
; 0.436 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][32] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.172      ;
; 0.436 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][34] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.172      ;
; 0.436 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[4]                                                                                       ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 1.176      ;
; 0.436 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3]  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.169      ;
; 0.438 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][32] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.171      ;
; 0.439 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9]  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.174      ;
; 0.439 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][39] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.175      ;
; 0.439 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.172      ;
; 0.440 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[4]            ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_address_reg0                ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.472      ; 1.166      ;
; 0.441 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][73] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a72~porta_datain_reg0 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.177      ;
; 0.441 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][74] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a72~porta_datain_reg0 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.177      ;
; 0.441 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[3]   ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_address_reg0       ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.472      ; 1.167      ;
; 0.443 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[1]                                                                                                                                                   ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|ram_block1a8~porta_address_reg0                                                                                      ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.172      ;
; 0.443 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[1]                                                                                                                                                   ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|ram_block1a8~portb_address_reg0                                                                                      ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.173      ;
; 0.443 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][76] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a72~porta_datain_reg0 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.177      ;
; 0.444 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[2]   ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_address_reg0       ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.472      ; 1.170      ;
; 0.445 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[1]   ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_address_reg0       ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.174      ;
; 0.445 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_f[5]                                                                                                                                                         ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|ram_block1a8~porta_address_reg0                                                                                        ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.173      ;
; 0.445 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][46] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.178      ;
; 0.446 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.181      ;
; 0.447 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.467      ; 1.168      ;
; 0.447 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][30] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.470      ; 1.171      ;
; 0.447 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][45] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.183      ;
; 0.447 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|cntr_s9b:wr_ptr|counter_reg_bit[0]            ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_address_reg0                ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.472      ; 1.173      ;
; 0.448 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][40] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.184      ;
; 0.449 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1]  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.184      ;
; 0.449 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.184      ;
; 0.450 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][35] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.186      ;
; 0.450 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][38] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.186      ;
; 0.451 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][37] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.187      ;
; 0.451 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[0]   ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_address_reg0       ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.472      ; 1.177      ;
; 0.451 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[0]            ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_address_reg0                ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.472      ; 1.177      ;
; 0.453 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7]  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.188      ;
; 0.454 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[2][0]                                ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[2][0]                                                         ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[0][0]                                ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[0][0]                                                         ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[5][0]                                ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[5][0]                                                         ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[4][0]                                ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[4][0]                                                         ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|state[0]                                                                                                                                 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|state[0]                                                                                                                                                          ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[3]                                                                                                 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[3]                                                                                                                          ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[2]                                                                                                 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[2]                                                                                                                          ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[1]                                                                                                 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[1]                                                                                                                          ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[0]                                                                                                 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[0]                                                                                                                          ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|low_addressa[0]                               ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|low_addressa[0]                                                        ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|low_addressa[1]                               ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|low_addressa[1]                                                        ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|low_addressa[2]                               ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|low_addressa[2]                                                        ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[3]            ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_address_reg0                ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.181      ;
; 0.454 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[0]                               ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[0]                                                        ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[1]                               ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[1]                                                        ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[2]                               ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[2]                                                        ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[3]                               ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[3]                                                        ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[4]                               ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[4]                                                        ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|full_dff                                      ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|full_dff                                                               ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.187      ;
; 0.454 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.186      ;
; 0.454 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][30] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.188      ;
; 0.454 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|dffe_nae                                                          ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|dffe_nae                                                                                   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|rd_addr_ptr[1]                                  ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|rd_addr_ptr[1]                                                           ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|rd_addr_ptr[2]                                  ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|rd_addr_ptr[2]                                                           ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[0]                      ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[0]                                               ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[1]                      ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[1]                                               ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[2]                      ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[2]                                               ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[3]                      ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[3]                                               ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[4]                      ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[4]                                               ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|state[0]                                                                                                                        ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|state[0]                                                                                                                                                 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:latency_cnt_inst|count[0]                                                                                        ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:latency_cnt_inst|count[0]                                                                                                                 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:latency_cnt_inst|count[2]                                                                                        ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:latency_cnt_inst|count[2]                                                                                                                 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:latency_cnt_inst|count[1]                                                                                        ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:latency_cnt_inst|count[1]                                                                                                                 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:latency_cnt_inst|count[3]                                                                                        ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:latency_cnt_inst|count[3]                                                                                                                 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|first_in_ready                                                                                                                  ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|first_in_ready                                                                                                                                           ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'main_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                               ;
+-------+-------------------------------------------------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.501 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[5][6]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][6]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][7]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][7]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[5][8]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][8]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][14]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[7][14]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; ciccomp:CICCOMP_I|input_pipeline_phase0[1][0]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][0]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; ciccomp:CICCOMP_I|input_pipeline_phase0[1][10]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][10]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.793      ;
; 0.502 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][0]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[17][0]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][1]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[7][1]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][1]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[3][1]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][4]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][4]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[13][6]  ; ciccomp:CICCOMP_Q|input_pipeline_phase1[14][6]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][7]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[17][7]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[8][7]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[9][7]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][7]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[7][7]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][8]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][8]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[12][9]  ; ciccomp:CICCOMP_Q|input_pipeline_phase1[13][9]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[7][9]   ; ciccomp:CICCOMP_Q|input_pipeline_phase1[8][9]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][12] ; ciccomp:CICCOMP_Q|input_pipeline_phase0[17][12] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][12]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[7][12]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][14] ; ciccomp:CICCOMP_Q|input_pipeline_phase0[17][14] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][15]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][15]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[5][15]  ; ciccomp:CICCOMP_Q|input_pipeline_phase1[6][15]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][2]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[17][2]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][3]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[3][3]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.793      ;
; 0.502 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][6]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][6]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_I|input_pipeline_phase1[5][6]   ; ciccomp:CICCOMP_I|input_pipeline_phase1[6][6]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][7]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[3][7]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_I|input_pipeline_phase0[3][10]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[4][10]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_I|input_pipeline_phase0[1][12]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][12]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][14] ; ciccomp:CICCOMP_I|input_pipeline_phase0[17][14] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][14]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][14]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_I|input_pipeline_phase0[1][14]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][14]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_I|input_pipeline_phase1[5][14]  ; ciccomp:CICCOMP_I|input_pipeline_phase1[6][14]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_I|input_pipeline_phase0[15][15] ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][15] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_I|int_delay_pipe[37]            ; ciccomp:CICCOMP_I|int_delay_pipe[38]            ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_I|int_delay_pipe[35]            ; ciccomp:CICCOMP_I|int_delay_pipe[36]            ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_I|int_delay_pipe[34]            ; ciccomp:CICCOMP_I|int_delay_pipe[35]            ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_I|int_delay_pipe[33]            ; ciccomp:CICCOMP_I|int_delay_pipe[34]            ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_I|int_delay_pipe[30]            ; ciccomp:CICCOMP_I|int_delay_pipe[31]            ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_I|int_delay_pipe[28]            ; ciccomp:CICCOMP_I|int_delay_pipe[29]            ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_I|int_delay_pipe[27]            ; ciccomp:CICCOMP_I|int_delay_pipe[28]            ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.503 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][0]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[7][0]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[15][1]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][1]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[12][1]  ; ciccomp:CICCOMP_Q|input_pipeline_phase1[13][1]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[12][4]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[13][4]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[13][4]  ; ciccomp:CICCOMP_Q|input_pipeline_phase1[14][4]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[12][5]  ; ciccomp:CICCOMP_Q|input_pipeline_phase1[13][5]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][5]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[7][5]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][5]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][5]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[15][6]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][6]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][9]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[17][9]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[18][10] ; ciccomp:CICCOMP_Q|input_pipeline_phase0[19][10] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[12][10] ; ciccomp:CICCOMP_Q|input_pipeline_phase0[13][10] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[5][10]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][10]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][11] ; ciccomp:CICCOMP_Q|input_pipeline_phase0[17][11] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][11]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[7][11]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][11]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][11]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[13][12] ; ciccomp:CICCOMP_Q|input_pipeline_phase1[14][12] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][14]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][14]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][15]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[7][15]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][0]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[17][0]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][1]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[3][1]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][2]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][2]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_I|input_pipeline_phase0[15][3]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][3]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][4]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][4]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; ciccomp:CICCOMP_I|input_pipeline_phase0[3][4]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[4][4]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][6]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[17][6]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_I|input_pipeline_phase0[15][7]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][7]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][8]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[17][8]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][8]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][8]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_I|input_pipeline_phase0[3][8]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[4][8]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_I|input_pipeline_phase1[5][8]   ; ciccomp:CICCOMP_I|input_pipeline_phase1[6][8]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][9]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[3][9]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; ciccomp:CICCOMP_I|input_pipeline_phase0[8][10]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[9][10]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_I|input_pipeline_phase0[15][11] ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][11] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][12]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][12]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][13]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][13]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][15]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][15]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_I|int_delay_pipe[24]            ; ciccomp:CICCOMP_I|int_delay_pipe[25]            ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; ciccomp:CICCOMP_I|int_delay_pipe[18]            ; ciccomp:CICCOMP_I|int_delay_pipe[19]            ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; ciccomp:CICCOMP_I|int_delay_pipe[15]            ; ciccomp:CICCOMP_I|int_delay_pipe[16]            ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; ciccomp:CICCOMP_I|int_delay_pipe[7]             ; ciccomp:CICCOMP_I|int_delay_pipe[8]             ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; ciccomp:CICCOMP_I|int_delay_pipe[4]             ; ciccomp:CICCOMP_I|int_delay_pipe[5]             ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; ciccomp:CICCOMP_I|int_delay_pipe[1]             ; ciccomp:CICCOMP_I|int_delay_pipe[2]             ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.504 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][0]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][0]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.796      ;
; 0.504 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][2]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[17][2]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][2]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[7][2]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[8][3]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[9][3]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[15][4]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][4]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.796      ;
; 0.504 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[8][4]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[9][4]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.796      ;
; 0.504 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][5]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[17][5]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[12][7]  ; ciccomp:CICCOMP_Q|input_pipeline_phase1[13][7]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][12]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][12]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.796      ;
; 0.504 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][13] ; ciccomp:CICCOMP_Q|input_pipeline_phase0[17][13] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][15] ; ciccomp:CICCOMP_Q|input_pipeline_phase0[17][15] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.796      ;
; 0.504 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][0]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][0]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.796      ;
; 0.504 ; ciccomp:CICCOMP_I|input_pipeline_phase0[1][2]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][2]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.796      ;
; 0.504 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][3]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][3]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][5]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][5]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; ciccomp:CICCOMP_I|input_pipeline_phase0[1][6]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][6]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.796      ;
+-------+-------------------------------------------------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'second_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                               ;
+-------+------------------------------------------------+------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.501 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[13][11] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[14][11] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[44][2]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[45][2]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[12][5]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[13][5]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[40][6]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[41][6]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[9][11]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[10][11] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[4][12]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[5][12]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[2][13]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[3][13]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[4][15]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[5][15]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[10][8]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[11][8]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[13][14] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[14][14] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[10][14] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[11][14] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[9][1]   ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[10][1]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.793      ;
; 0.502 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[12][0]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[13][0]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[36][11] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[37][11] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[10][11] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[11][11] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[36][5]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[37][5]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[32][5]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[33][5]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[9][5]   ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[10][5]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[9][7]   ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[10][7]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[0][10]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[1][10]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[12][11] ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[13][11] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[13][12] ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[14][12] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[2][12]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[3][12]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[17][13] ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[18][13] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[12][13] ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[13][13] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[9][13]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[10][13] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[32][14] ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[33][14] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[25][15] ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[26][15] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[19][1]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[20][1]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[10][3]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[11][3]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[13][4]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[14][4]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.793      ;
; 0.502 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[10][5]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[11][5]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.793      ;
; 0.502 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[13][7]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[14][7]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[13][8]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[14][8]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[10][9]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[11][9]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[13][12] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[14][12] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.793      ;
; 0.502 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[19][13] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[20][13] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.793      ;
; 0.502 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[10][13] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[11][13] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.793      ;
; 0.502 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[32][15] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[33][15] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.793      ;
; 0.502 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[40][1]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[41][1]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.793      ;
; 0.502 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[6][1]   ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[7][1]   ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[0][2]   ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[1][2]   ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.793      ;
; 0.502 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[17][15] ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[18][15] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.793      ;
; 0.503 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[5][0]   ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[6][0]   ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[36][4]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[37][4]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[25][4]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[26][4]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[0][4]   ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[1][4]   ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[25][5]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[26][5]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[4][6]   ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[5][6]   ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[12][7]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[13][7]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[25][8]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[26][8]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[10][12] ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[11][12] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[32][13] ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[33][13] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[12][15] ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[13][15] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[44][0]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[45][0]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[36][1]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[37][1]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[10][1]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[11][1]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[36][2]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[37][2]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[13][3]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[14][3]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[36][4]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[37][4]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[36][5]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[37][5]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[19][6]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[20][6]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[10][6]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[11][6]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[3][6]   ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[4][6]   ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[3][7]   ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[4][7]   ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[3][9]   ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[4][9]   ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[44][10] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[45][10] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[32][10] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[33][10] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[36][13] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[37][13] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[13][13] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[14][13] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[32][14] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[33][14] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[19][15] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[20][15] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[10][15] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[11][15] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[13][0]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[14][0]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[2][0]   ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[3][0]   ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[25][2]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[26][2]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[36][3]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[37][3]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[44][10] ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[45][10] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[36][10] ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[37][10] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[13][14] ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[14][14] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[0][14]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[1][14]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.794      ;
; 0.504 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[10][2]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[11][2]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.796      ;
; 0.504 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[19][3]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[20][3]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[40][4]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[41][4]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.796      ;
; 0.504 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[17][6]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[18][6]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.796      ;
; 0.504 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[12][9]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[13][9]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.796      ;
; 0.504 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[17][10] ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[18][10] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.796      ;
; 0.504 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[40][13] ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[41][13] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.796      ;
; 0.504 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[9][15]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[10][15] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.796      ;
; 0.504 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[44][1]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[45][1]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[32][3]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[33][3]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[10][4]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[11][4]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[40][5]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[41][5]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[13][5]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[14][5]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[13][6]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[14][6]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.796      ;
; 0.504 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[40][12] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[41][12] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[44][14] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[45][14] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[19][14] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[20][14] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[36][15] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[37][15] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[36][1]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[37][1]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.795      ;
+-------+------------------------------------------------+------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                           ;
+-----------+-----------------+--------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                             ; Note ;
+-----------+-----------------+--------------------------------------------------------+------+
; 43.28 MHz ; 43.28 MHz       ; second_pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 47.77 MHz ; 47.77 MHz       ; main_pll|altpll_component|auto_generated|pll1|clk[1]   ;      ;
; 95.68 MHz ; 95.68 MHz       ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ;      ;
+-----------+-----------------+--------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                               ;
+--------------------------------------------------------+---------+---------------+
; Clock                                                  ; Slack   ; End Point TNS ;
+--------------------------------------------------------+---------+---------------+
; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; -1.865  ; -3.637        ;
; main_pll|altpll_component|auto_generated|pll1|clk[1]   ; 16.430  ; 0.000         ;
; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 420.156 ; 0.000         ;
+--------------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                              ;
+--------------------------------------------------------+-------+---------------+
; Clock                                                  ; Slack ; End Point TNS ;
+--------------------------------------------------------+-------+---------------+
; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; 0.392 ; 0.000         ;
; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.469 ; 0.000         ;
; main_pll|altpll_component|auto_generated|pll1|clk[1]   ; 0.470 ; 0.000         ;
+--------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                 ;
+--------------------------------------------------------+---------+---------------+
; Clock                                                  ; Slack   ; End Point TNS ;
+--------------------------------------------------------+---------+---------------+
; clk_sys                                                ; 9.937   ; 0.000         ;
; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; 10.005  ; 0.000         ;
; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 221.319 ; 0.000         ;
; main_pll|altpll_component|auto_generated|pll1|clk[1]   ; 260.109 ; 0.000         ;
+--------------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'main_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                       ; To Node                                                                                                                                                                                                                      ; Launch Clock                                           ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -1.865 ; tx_ciccomp:TX_CICCOMP_I|output_register[12]                                                                                     ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.323        ; 1.401      ; 3.518      ;
; -1.842 ; tx_ciccomp:TX_CICCOMP_I|output_register[3]                                                                                      ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.323        ; 1.401      ; 3.495      ;
; -1.774 ; tx_ciccomp:TX_CICCOMP_I|output_register[5]                                                                                      ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.323        ; 1.401      ; 3.427      ;
; -1.772 ; tx_ciccomp:TX_CICCOMP_Q|output_register[6]                                                                                      ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.323        ; 1.417      ; 3.441      ;
; -1.746 ; tx_ciccomp:TX_CICCOMP_I|output_register[1]                                                                                      ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.323        ; 1.401      ; 3.399      ;
; -1.745 ; tx_ciccomp:TX_CICCOMP_I|output_register[4]                                                                                      ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.323        ; 1.401      ; 3.398      ;
; -1.745 ; tx_ciccomp:TX_CICCOMP_I|output_register[15]                                                                                     ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.323        ; 1.401      ; 3.398      ;
; -1.743 ; tx_ciccomp:TX_CICCOMP_I|output_register[9]                                                                                      ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.323        ; 1.401      ; 3.396      ;
; -1.742 ; tx_ciccomp:TX_CICCOMP_Q|output_register[4]                                                                                      ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.323        ; 1.417      ; 3.411      ;
; -1.737 ; tx_ciccomp:TX_CICCOMP_Q|output_register[5]                                                                                      ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.323        ; 1.417      ; 3.406      ;
; -1.727 ; tx_ciccomp:TX_CICCOMP_Q|output_register[2]                                                                                      ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.323        ; 1.417      ; 3.396      ;
; -1.716 ; tx_ciccomp:TX_CICCOMP_I|output_register[7]                                                                                      ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.323        ; 1.401      ; 3.369      ;
; -1.715 ; tx_ciccomp:TX_CICCOMP_Q|output_register[12]                                                                                     ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.323        ; 1.417      ; 3.384      ;
; -1.712 ; tx_ciccomp:TX_CICCOMP_Q|output_register[0]                                                                                      ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.323        ; 1.417      ; 3.381      ;
; -1.706 ; tx_ciccomp:TX_CICCOMP_Q|output_register[1]                                                                                      ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.323        ; 1.417      ; 3.375      ;
; -1.703 ; tx_ciccomp:TX_CICCOMP_Q|output_register[9]                                                                                      ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.323        ; 1.417      ; 3.372      ;
; -1.699 ; tx_ciccomp:TX_CICCOMP_Q|output_register[15]                                                                                     ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.323        ; 1.417      ; 3.368      ;
; -1.689 ; tx_ciccomp:TX_CICCOMP_Q|output_register[7]                                                                                      ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.323        ; 1.417      ; 3.358      ;
; -1.687 ; tx_ciccomp:TX_CICCOMP_I|output_register[6]                                                                                      ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.323        ; 1.401      ; 3.340      ;
; -1.686 ; tx_ciccomp:TX_CICCOMP_Q|output_register[3]                                                                                      ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.323        ; 1.417      ; 3.355      ;
; -1.649 ; tx_ciccomp:TX_CICCOMP_I|output_register[0]                                                                                      ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.323        ; 1.401      ; 3.302      ;
; -1.629 ; tx_ciccomp:TX_CICCOMP_Q|output_register[8]                                                                                      ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.323        ; 1.417      ; 3.298      ;
; -1.586 ; tx_ciccomp:TX_CICCOMP_I|output_register[13]                                                                                     ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.323        ; 1.401      ; 3.239      ;
; -1.575 ; tx_ciccomp:TX_CICCOMP_Q|output_register[14]                                                                                     ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.323        ; 1.417      ; 3.244      ;
; -1.563 ; tx_ciccomp:TX_CICCOMP_I|output_register[2]                                                                                      ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.323        ; 1.401      ; 3.216      ;
; -1.547 ; tx_ciccomp:TX_CICCOMP_Q|output_register[11]                                                                                     ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.323        ; 1.417      ; 3.216      ;
; -1.493 ; tx_ciccomp:TX_CICCOMP_I|output_register[10]                                                                                     ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.323        ; 1.401      ; 3.146      ;
; -1.484 ; tx_ciccomp:TX_CICCOMP_I|output_register[14]                                                                                     ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.323        ; 1.401      ; 3.137      ;
; -1.471 ; tx_ciccomp:TX_CICCOMP_I|output_register[11]                                                                                     ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.323        ; 1.401      ; 3.124      ;
; -1.457 ; tx_ciccomp:TX_CICCOMP_Q|output_register[10]                                                                                     ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.323        ; 1.417      ; 3.126      ;
; -1.435 ; tx_ciccomp:TX_CICCOMP_Q|output_register[13]                                                                                     ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.323        ; 1.417      ; 3.104      ;
; -1.407 ; tx_ciccomp:TX_CICCOMP_I|output_register[8]                                                                                      ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.323        ; 1.401      ; 3.060      ;
; 10.381 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[4]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.365     ; 10.089     ;
; 10.507 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[4]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.365     ; 9.963      ;
; 10.546 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[4]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.365     ; 9.924      ;
; 10.633 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[4]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[19]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.365     ; 9.837      ;
; 10.670 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[10]   ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.365     ; 9.800      ;
; 10.672 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[4]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[20]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.365     ; 9.798      ;
; 10.751 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[5]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.362     ; 9.722      ;
; 10.759 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[4]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[17]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.365     ; 9.711      ;
; 10.785 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[1]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.364     ; 9.686      ;
; 10.788 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[5]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.366     ; 9.681      ;
; 10.796 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[3]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.364     ; 9.675      ;
; 10.796 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[10]   ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.365     ; 9.674      ;
; 10.798 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[4]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[18]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.365     ; 9.672      ;
; 10.806 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[2]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.390     ; 9.639      ;
; 10.824 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[6]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.366     ; 9.645      ;
; 10.835 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[10]   ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.365     ; 9.635      ;
; 10.848 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[0]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.364     ; 9.623      ;
; 10.858 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[4]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.366     ; 9.611      ;
; 10.865 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[7]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.366     ; 9.604      ;
; 10.867 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[2]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.364     ; 9.604      ;
; 10.876 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[0]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.390     ; 9.569      ;
; 10.877 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[5]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[21]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.362     ; 9.596      ;
; 10.885 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[4]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[15]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.365     ; 9.585      ;
; 10.906 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[0]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.378     ; 9.551      ;
; 10.911 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[1]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.364     ; 9.560      ;
; 10.914 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[5]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.366     ; 9.555      ;
; 10.914 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[8]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.378     ; 9.543      ;
; 10.916 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[5]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.362     ; 9.557      ;
; 10.922 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[3]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.364     ; 9.549      ;
; 10.922 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[10]   ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[19]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.365     ; 9.548      ;
; 10.924 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[4]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[16]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.365     ; 9.546      ;
; 10.932 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[2]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.390     ; 9.513      ;
; 10.933 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[1]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.361     ; 9.541      ;
; 10.938 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[3]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.361     ; 9.536      ;
; 10.950 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[6]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.366     ; 9.519      ;
; 10.950 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[1]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.364     ; 9.521      ;
; 10.953 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[5]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.366     ; 9.516      ;
; 10.954 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[11] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.363     ; 9.518      ;
; 10.960 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[2]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.378     ; 9.497      ;
; 10.961 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[3]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.364     ; 9.510      ;
; 10.961 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[10]   ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[20]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.365     ; 9.509      ;
; 10.969 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[9]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.363     ; 9.503      ;
; 10.970 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[7]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.365     ; 9.500      ;
; 10.971 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[2]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.390     ; 9.474      ;
; 10.974 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[0]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.364     ; 9.497      ;
; 10.979 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[2]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.361     ; 9.495      ;
; 10.981 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[6]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.363     ; 9.491      ;
; 10.981 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[0]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.361     ; 9.493      ;
; 10.983 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[4]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.363     ; 9.489      ;
; 10.984 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[4]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.366     ; 9.485      ;
; 10.989 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[6]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.366     ; 9.480      ;
; 10.991 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[7]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.366     ; 9.478      ;
; 10.991 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[8]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.363     ; 9.481      ;
; 10.993 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[2]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.364     ; 9.478      ;
; 10.997 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[4]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.362     ; 9.476      ;
; 11.002 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[0]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.390     ; 9.443      ;
; 11.003 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[7]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.363     ; 9.469      ;
; 11.003 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[5]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[19]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.362     ; 9.470      ;
; 11.011 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[4]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[13]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.365     ; 9.459      ;
; 11.012 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[10] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.363     ; 9.460      ;
; 11.013 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[0]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.364     ; 9.458      ;
; 11.018 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[5]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.363     ; 9.454      ;
; 11.021 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[5]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.365     ; 9.449      ;
; 11.023 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[4]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.366     ; 9.446      ;
; 11.030 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[7]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.366     ; 9.439      ;
; 11.032 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[2]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.364     ; 9.439      ;
; 11.032 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[0]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[21]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.378     ; 9.425      ;
; 11.037 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[1]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[19]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.364     ; 9.434      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'main_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                            ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                                                                             ; To Node                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 16.430  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[9]  ; ciccomp:CICCOMP_I|input_register[9]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.441     ; 3.972      ;
; 16.467  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[13] ; ciccomp:CICCOMP_I|input_register[13] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.439     ; 3.937      ;
; 16.617  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[8]  ; ciccomp:CICCOMP_I|input_register[8]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.442     ; 3.784      ;
; 16.756  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[0]  ; ciccomp:CICCOMP_Q|input_register[0]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.435     ; 3.652      ;
; 16.895  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[4]  ; ciccomp:CICCOMP_I|input_register[4]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.438     ; 3.510      ;
; 16.937  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[12] ; ciccomp:CICCOMP_I|input_register[12] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.437     ; 3.469      ;
; 16.989  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[5]  ; ciccomp:CICCOMP_I|input_register[5]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.440     ; 3.414      ;
; 17.148  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[12] ; ciccomp:CICCOMP_Q|input_register[12] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.438     ; 3.257      ;
; 17.215  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[11] ; ciccomp:CICCOMP_I|input_register[11] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.438     ; 3.190      ;
; 17.217  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[13] ; ciccomp:CICCOMP_Q|input_register[13] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.451     ; 3.175      ;
; 17.259  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[14] ; ciccomp:CICCOMP_I|input_register[14] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.437     ; 3.147      ;
; 17.315  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[15] ; ciccomp:CICCOMP_Q|input_register[15] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.438     ; 3.090      ;
; 17.391  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[10] ; ciccomp:CICCOMP_I|input_register[10] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.443     ; 3.009      ;
; 17.421  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[6]  ; ciccomp:CICCOMP_I|input_register[6]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.443     ; 2.979      ;
; 17.507  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[3]  ; ciccomp:CICCOMP_I|input_register[3]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.448     ; 2.888      ;
; 17.535  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[15] ; ciccomp:CICCOMP_I|input_register[15] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.436     ; 2.872      ;
; 17.576  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[11] ; ciccomp:CICCOMP_Q|input_register[11] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.440     ; 2.827      ;
; 17.603  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[7]  ; ciccomp:CICCOMP_Q|input_register[7]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.441     ; 2.799      ;
; 17.628  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[0]  ; ciccomp:CICCOMP_I|input_register[0]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.441     ; 2.774      ;
; 17.644  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[2]  ; ciccomp:CICCOMP_Q|input_register[2]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.442     ; 2.757      ;
; 17.649  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[4]  ; ciccomp:CICCOMP_Q|input_register[4]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.444     ; 2.750      ;
; 17.657  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[7]  ; ciccomp:CICCOMP_I|input_register[7]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.440     ; 2.746      ;
; 17.689  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[2]  ; ciccomp:CICCOMP_I|input_register[2]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.437     ; 2.717      ;
; 17.690  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[1]  ; ciccomp:CICCOMP_Q|input_register[1]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.446     ; 2.707      ;
; 17.776  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[14] ; ciccomp:CICCOMP_Q|input_register[14] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.444     ; 2.623      ;
; 17.957  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[1]  ; ciccomp:CICCOMP_I|input_register[1]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.442     ; 2.444      ;
; 17.971  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[5]  ; ciccomp:CICCOMP_Q|input_register[5]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.448     ; 2.424      ;
; 17.975  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[9]  ; ciccomp:CICCOMP_Q|input_register[9]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.445     ; 2.423      ;
; 18.125  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[8]  ; ciccomp:CICCOMP_Q|input_register[8]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.448     ; 2.270      ;
; 18.217  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[10] ; ciccomp:CICCOMP_Q|input_register[10] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.450     ; 2.176      ;
; 18.231  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[3]  ; ciccomp:CICCOMP_Q|input_register[3]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.448     ; 2.164      ;
; 18.362  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[6]  ; ciccomp:CICCOMP_Q|input_register[6]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.448     ; 2.033      ;
; 499.901 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[29]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.073     ; 20.861     ;
; 500.027 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[27]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.073     ; 20.735     ;
; 500.066 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[28]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.073     ; 20.696     ;
; 500.153 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[25]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.073     ; 20.609     ;
; 500.166 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[29]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.068     ; 20.601     ;
; 500.192 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[26]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.073     ; 20.570     ;
; 500.279 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[23]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.073     ; 20.483     ;
; 500.292 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[27]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.068     ; 20.475     ;
; 500.318 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[24]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.073     ; 20.444     ;
; 500.331 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[28]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.068     ; 20.436     ;
; 500.405 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[21]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.073     ; 20.357     ;
; 500.418 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[25]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.068     ; 20.349     ;
; 500.444 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[22]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.073     ; 20.318     ;
; 500.457 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[26]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.068     ; 20.310     ;
; 500.494 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[29]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.068     ; 20.273     ;
; 500.531 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[19]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.073     ; 20.231     ;
; 500.544 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[23]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.068     ; 20.223     ;
; 500.570 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[20]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.073     ; 20.192     ;
; 500.583 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[24]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.068     ; 20.184     ;
; 500.620 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[27]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.068     ; 20.147     ;
; 500.657 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[17]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.073     ; 20.105     ;
; 500.659 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[28]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.068     ; 20.108     ;
; 500.670 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[21]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.068     ; 20.097     ;
; 500.696 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[18]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.073     ; 20.066     ;
; 500.709 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[22]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.068     ; 20.058     ;
; 500.746 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[25]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.068     ; 20.021     ;
; 500.782 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[29]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.073     ; 19.980     ;
; 500.783 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[15]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.073     ; 19.979     ;
; 500.785 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[26]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.068     ; 19.982     ;
; 500.796 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[19]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.068     ; 19.971     ;
; 500.822 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[16]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.073     ; 19.940     ;
; 500.835 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[20]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.068     ; 19.932     ;
; 500.872 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[23]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.068     ; 19.895     ;
; 500.906 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[13]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.076     ; 19.853     ;
; 500.908 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[27]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.073     ; 19.854     ;
; 500.911 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[24]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.068     ; 19.856     ;
; 500.922 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[17]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.068     ; 19.845     ;
; 500.945 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[14]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.076     ; 19.814     ;
; 500.947 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[28]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.073     ; 19.815     ;
; 500.961 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[18]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.068     ; 19.806     ;
; 500.998 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[21]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.068     ; 19.769     ;
; 501.032 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[11]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.076     ; 19.727     ;
; 501.034 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[25]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.073     ; 19.728     ;
; 501.037 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[22]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.068     ; 19.730     ;
; 501.048 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[15]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.068     ; 19.719     ;
; 501.071 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[12]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.076     ; 19.688     ;
; 501.073 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[26]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.073     ; 19.689     ;
; 501.087 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[16]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.068     ; 19.680     ;
; 501.124 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[19]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.068     ; 19.643     ;
; 501.158 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[9]      ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.076     ; 19.601     ;
; 501.160 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[23]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.073     ; 19.602     ;
; 501.163 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[20]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.068     ; 19.604     ;
; 501.171 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[13]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.071     ; 19.593     ;
; 501.197 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[10]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.076     ; 19.562     ;
; 501.199 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[24]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.073     ; 19.563     ;
; 501.210 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[14]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.071     ; 19.554     ;
; 501.250 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[17]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.068     ; 19.517     ;
; 501.261 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[29]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.068     ; 19.506     ;
; 501.284 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[7]      ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.076     ; 19.475     ;
; 501.286 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[21]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.073     ; 19.476     ;
; 501.289 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[18]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.068     ; 19.478     ;
; 501.297 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[11]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.071     ; 19.467     ;
; 501.323 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[8]      ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.076     ; 19.436     ;
; 501.325 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[22]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.073     ; 19.437     ;
; 501.336 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[12]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.071     ; 19.428     ;
; 501.376 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[15]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.068     ; 19.391     ;
; 501.387 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[27]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.068     ; 19.380     ;
; 501.410 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[5]      ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.076     ; 19.349     ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'second_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                              ;
+---------+--------------------------------------+---------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                            ; To Node                               ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------+---------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 420.156 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[29] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.066     ; 23.042     ;
; 420.282 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[27] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.066     ; 22.916     ;
; 420.321 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[28] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.066     ; 22.877     ;
; 420.408 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[25] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.066     ; 22.790     ;
; 420.447 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[26] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.066     ; 22.751     ;
; 420.534 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[23] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.066     ; 22.664     ;
; 420.573 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[24] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.066     ; 22.625     ;
; 420.660 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[21] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.066     ; 22.538     ;
; 420.699 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[22] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.066     ; 22.499     ;
; 420.786 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[19] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.066     ; 22.412     ;
; 420.825 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[20] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.066     ; 22.373     ;
; 420.912 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[17] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.066     ; 22.286     ;
; 420.951 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[18] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.066     ; 22.247     ;
; 421.038 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[15] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.066     ; 22.160     ;
; 421.077 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[16] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.066     ; 22.121     ;
; 421.080 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[29] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.071     ; 22.113     ;
; 421.164 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[13] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.066     ; 22.034     ;
; 421.180 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[29] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.066     ; 22.018     ;
; 421.203 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[14] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.066     ; 21.995     ;
; 421.206 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[27] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.071     ; 21.987     ;
; 421.245 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[28] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.071     ; 21.948     ;
; 421.290 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[11] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.066     ; 21.908     ;
; 421.306 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[27] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.066     ; 21.892     ;
; 421.329 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[12] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.066     ; 21.869     ;
; 421.332 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[25] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.071     ; 21.861     ;
; 421.345 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[28] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.066     ; 21.853     ;
; 421.371 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[26] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.071     ; 21.822     ;
; 421.432 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[25] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.066     ; 21.766     ;
; 421.458 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[23] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.071     ; 21.735     ;
; 421.471 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[26] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.066     ; 21.727     ;
; 421.497 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[24] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.071     ; 21.696     ;
; 421.558 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[23] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.066     ; 21.640     ;
; 421.584 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[21] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.071     ; 21.609     ;
; 421.597 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[24] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.066     ; 21.601     ;
; 421.623 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[22] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.071     ; 21.570     ;
; 421.667 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[29] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.071     ; 21.526     ;
; 421.684 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[21] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.066     ; 21.514     ;
; 421.710 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[19] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.071     ; 21.483     ;
; 421.723 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[22] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.066     ; 21.475     ;
; 421.745 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[29] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.071     ; 21.448     ;
; 421.749 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[20] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.071     ; 21.444     ;
; 421.793 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[27] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.071     ; 21.400     ;
; 421.810 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[19] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.066     ; 21.388     ;
; 421.832 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[28] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.071     ; 21.361     ;
; 421.836 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[17] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.071     ; 21.357     ;
; 421.849 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[20] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.066     ; 21.349     ;
; 421.871 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[27] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.071     ; 21.322     ;
; 421.875 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[18] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.071     ; 21.318     ;
; 421.875 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[10] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.066     ; 21.323     ;
; 421.878 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[29] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.066     ; 21.320     ;
; 421.910 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[28] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.071     ; 21.283     ;
; 421.919 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[25] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.071     ; 21.274     ;
; 421.936 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[17] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.066     ; 21.262     ;
; 421.958 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[26] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.071     ; 21.235     ;
; 421.962 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[15] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.071     ; 21.231     ;
; 421.975 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[18] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.066     ; 21.223     ;
; 421.997 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[25] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.071     ; 21.196     ;
; 422.000 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[9]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.066     ; 21.198     ;
; 422.001 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[16] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.071     ; 21.192     ;
; 422.004 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[27] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.066     ; 21.194     ;
; 422.036 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[26] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.071     ; 21.157     ;
; 422.043 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[28] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.066     ; 21.155     ;
; 422.045 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[23] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.071     ; 21.148     ;
; 422.062 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[15] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.066     ; 21.136     ;
; 422.084 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[24] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.071     ; 21.109     ;
; 422.101 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[16] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.066     ; 21.097     ;
; 422.123 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[23] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.071     ; 21.070     ;
; 422.126 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[7]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.066     ; 21.072     ;
; 422.130 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[25] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.066     ; 21.068     ;
; 422.162 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[24] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.071     ; 21.031     ;
; 422.165 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[8]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.066     ; 21.033     ;
; 422.169 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[26] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.066     ; 21.029     ;
; 422.171 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[21] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.071     ; 21.022     ;
; 422.188 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[13] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.066     ; 21.010     ;
; 422.205 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[13] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.071     ; 20.988     ;
; 422.210 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[22] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.071     ; 20.983     ;
; 422.227 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[14] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.066     ; 20.971     ;
; 422.244 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[14] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.071     ; 20.949     ;
; 422.249 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[21] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.071     ; 20.944     ;
; 422.256 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[23] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.066     ; 20.942     ;
; 422.288 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[22] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.071     ; 20.905     ;
; 422.291 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[6]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.066     ; 20.907     ;
; 422.295 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[24] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.066     ; 20.903     ;
; 422.297 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[19] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.071     ; 20.896     ;
; 422.314 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[11] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.066     ; 20.884     ;
; 422.331 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[11] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.071     ; 20.862     ;
; 422.336 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[20] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.071     ; 20.857     ;
; 422.353 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[5]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.066     ; 20.845     ;
; 422.353 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[12] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.066     ; 20.845     ;
; 422.370 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[12] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.071     ; 20.823     ;
; 422.375 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[19] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.071     ; 20.818     ;
; 422.382 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[21] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.066     ; 20.816     ;
; 422.414 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[20] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.071     ; 20.779     ;
; 422.421 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[22] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.066     ; 20.777     ;
; 422.423 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[17] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.071     ; 20.770     ;
; 422.457 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[9]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.071     ; 20.736     ;
; 422.461 ; tx_ciccomp:TX_CICCOMP_I|cur_count[4] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[29] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.066     ; 20.737     ;
; 422.462 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[18] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.071     ; 20.731     ;
; 422.479 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[3]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.066     ; 20.719     ;
; 422.496 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[10] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.071     ; 20.697     ;
+---------+--------------------------------------+---------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'main_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.392 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][76] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a72~porta_datain_reg0 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.047      ;
; 0.396 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[6]                                                                                       ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 1.055      ;
; 0.396 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[8]                                                                                       ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 1.055      ;
; 0.398 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][72] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a72~porta_datain_reg0 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.053      ;
; 0.400 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][77] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a72~porta_datain_reg0 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.055      ;
; 0.400 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[12]                                                                                      ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 1.059      ;
; 0.400 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[15]                                                                                      ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 1.059      ;
; 0.402 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|state[0]                                                                                                                                 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|state[0]                                                                                                                                                          ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][75] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a72~porta_datain_reg0 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.055      ;
; 0.402 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|low_addressa[0]                ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|low_addressa[0]                                         ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|low_addressa[1]                ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|low_addressa[1]                                         ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|full_dff                       ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|full_dff                                                ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|sample_state[0]                                                                                                                          ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|sample_state[0]                                                                                                                                                   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[2]                                                                                                 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[2]                                                                                                                          ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[3]                                                                                                 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[3]                                                                                                                          ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[1]                                                                                                 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[1]                                                                                                                          ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[0]                                                                                                 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[0]                                                                                                                          ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[2]                                            ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[2]                                                                     ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[1]                                            ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[1]                                                                     ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[0]                                            ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[0]                                                                     ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|rd_addr_ptr[1]                                           ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|rd_addr_ptr[1]                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|rd_addr_ptr[2]                                           ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|rd_addr_ptr[2]                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[0]                      ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[0]                                               ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[1]                      ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[1]                                               ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[2]                      ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[2]                                               ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[3]                      ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[3]                                               ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[4]                      ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[4]                                               ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|full_dff                             ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|full_dff                                                      ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|low_addressa[0]                               ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|low_addressa[0]                                                        ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|low_addressa[1]                               ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|low_addressa[1]                                                        ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|low_addressa[2]                               ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|low_addressa[2]                                                        ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[2]                                  ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[2]                                                           ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[1]                                  ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[1]                                                           ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[1]                                   ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[1]                                                            ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[2]                                   ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[2]                                                            ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[0]                                   ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[0]                                                            ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|dffe_nae                                                          ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|dffe_nae                                                                                   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[0]                      ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[0]                                               ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[1]                      ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[1]                                               ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[2]                      ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[2]                                               ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[3]                      ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[3]                                               ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[4]                      ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[4]                                               ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|full_dff                             ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|full_dff                                                      ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|state[0]                                                                                                                        ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|state[0]                                                                                                                                                 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:latency_cnt_inst|count[0]                                                                                        ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:latency_cnt_inst|count[0]                                                                                                                 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:latency_cnt_inst|count[3]                                                                                        ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:latency_cnt_inst|count[3]                                                                                                                 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:latency_cnt_inst|count[2]                                                                                        ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:latency_cnt_inst|count[2]                                                                                                                 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:latency_cnt_inst|count[1]                                                                                        ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:latency_cnt_inst|count[1]                                                                                                                 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|first_in_ready                                                                                                                  ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|first_in_ready                                                                                                                                           ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|low_addressa[0]                                        ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|low_addressa[0]                                                                 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|low_addressa[1]                                        ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|low_addressa[1]                                                                 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|low_addressa[2]                                        ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|low_addressa[2]                                                                 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|dffe_nae                                                                   ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|dffe_nae                                                                                            ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[2]                                           ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[2]                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[1]                                           ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[1]                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[3][0]                                         ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[3][0]                                                                  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[2][0]                                         ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[2][0]                                                                  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[0][0]                                         ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[0][0]                                                                  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[1][0]                                         ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[1][0]                                                                  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[5][0]                                         ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[5][0]                                                                  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[4][0]                                         ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[4][0]                                                                  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[2][0]                                ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[2][0]                                                         ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[0][0]                                ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[0][0]                                                         ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[5][0]                                ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[5][0]                                                         ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[4][0]                                ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[4][0]                                                         ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[2]                                  ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[2]                                                           ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[1]                                  ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[1]                                                           ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[2]                                   ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[2]                                                            ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[1]                                   ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[1]                                                            ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[0]                                   ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[0]                                                            ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|state[0]                                                                                                                                 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|state[0]                                                                                                                                                          ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|low_addressa[0]                ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|low_addressa[0]                                         ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|low_addressa[1]                ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|low_addressa[1]                                         ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|full_dff                       ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|full_dff                                                ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|low_addressa[0]                                        ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|low_addressa[0]                                                                 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|low_addressa[1]                                        ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|low_addressa[1]                                                                 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|low_addressa[2]                                        ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|low_addressa[2]                                                                 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|sample_state[0]                                                                                                                          ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|sample_state[0]                                                                                                                                                   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[3]                                                                                                 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[3]                                                                                                                          ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[2]                                                                                                 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[2]                                                                                                                          ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[1]                                                                                                 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[1]                                                                                                                          ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[0]                                                                                                 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[0]                                                                                                                          ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[1]                                           ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[1]                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[2]                                           ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[2]                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[2]                                            ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[2]                                                                     ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[1]                                            ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[1]                                                                     ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[0]                                            ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[0]                                                                     ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|dffe_nae                                                                   ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|dffe_nae                                                                                            ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|low_addressa[0]                               ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|low_addressa[0]                                                        ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|low_addressa[1]                               ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|low_addressa[1]                                                        ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|low_addressa[2]                               ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|low_addressa[2]                                                        ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[10]                                                                                      ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 1.062      ;
; 0.403 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[11]                                                                                      ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 1.062      ;
; 0.403 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[0]                               ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[0]                                                        ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[1]                               ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[1]                                                        ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[2]                               ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[2]                                                        ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[3]                               ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[3]                                                        ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[4]                               ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[4]                                                        ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|full_dff                                      ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|full_dff                                                               ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|dffe_nae                                                          ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|dffe_nae                                                                                   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'second_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                ;
+-------+------------------------------------------------+------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.469 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[10][5]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[11][5]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.736      ;
; 0.470 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[36][11] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[37][11] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[13][11] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[14][11] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[44][2]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[45][2]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[12][5]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[13][5]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[40][6]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[41][6]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[9][11]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[10][11] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[4][12]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[5][12]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[2][13]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[3][13]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[4][15]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[5][15]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[36][1]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[37][1]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[10][3]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[11][3]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[13][4]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[14][4]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[10][8]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[11][8]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[32][15] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[33][15] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[40][1]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[41][1]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[0][2]   ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[1][2]   ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[17][15] ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[18][15] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.471 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[12][0]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[13][0]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[5][0]   ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[6][0]   ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[10][11] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[11][11] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[36][4]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[37][4]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[25][4]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[26][4]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[36][5]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[37][5]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[32][5]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[33][5]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[25][5]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[26][5]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[9][5]   ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[10][5]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[9][7]   ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[10][7]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[0][10]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[1][10]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[12][11] ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[13][11] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[13][12] ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[14][12] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[2][12]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[3][12]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[17][13] ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[18][13] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[12][13] ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[13][13] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[9][13]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[10][13] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[32][14] ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[33][14] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[25][15] ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[26][15] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[12][15] ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[13][15] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[10][4]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[11][4]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[13][8]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[14][8]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[10][9]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[11][9]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[13][12] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[14][12] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[36][13] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[37][13] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[19][13] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[20][13] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[10][13] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[11][13] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[13][14] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[14][14] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[10][14] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[11][14] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[10][15] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[11][15] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[2][0]   ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[3][0]   ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[9][1]   ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[10][1]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[6][1]   ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[7][1]   ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[25][2]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[26][2]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[4][2]   ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[5][2]   ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[13][14] ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[14][14] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[0][14]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[1][14]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.472 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[19][3]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[20][3]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[40][4]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[41][4]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[0][4]   ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[1][4]   ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[17][6]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[18][6]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[4][6]   ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[5][6]   ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[12][7]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[13][7]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[25][8]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[26][8]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[12][9]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[13][9]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[10][12] ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[11][12] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[32][13] ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[33][13] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[44][0]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[45][0]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[44][1]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[45][1]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[19][1]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[20][1]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[10][1]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[11][1]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[36][2]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[37][2]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[13][3]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[14][3]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[40][5]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[41][5]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[36][5]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[37][5]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[13][5]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[14][5]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[19][6]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[20][6]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[3][6]   ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[4][6]   ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[13][7]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[14][7]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[3][9]   ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[4][9]   ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[44][10] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[45][10] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[32][10] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[33][10] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[13][13] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[14][13] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[32][14] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[33][14] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[36][15] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[37][15] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[13][0]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[14][0]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[36][1]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[37][1]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[2][2]   ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[3][2]   ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[36][3]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[37][3]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[32][3]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[33][3]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[44][10] ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[45][10] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[36][10] ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[37][10] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[2][14]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[3][14]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.473 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[17][0]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[18][0]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[10][2]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[11][2]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[40][13] ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[41][13] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.740      ;
; 0.473 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[9][15]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[10][15] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.740      ;
; 0.473 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[32][3]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[33][3]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[36][4]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[37][4]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[10][6]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[11][6]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[3][7]   ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[4][7]   ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[40][12] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[41][12] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.739      ;
+-------+------------------------------------------------+------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'main_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                ;
+-------+-------------------------------------------------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.470 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[5][6]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][6]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; ciccomp:CICCOMP_I|input_pipeline_phase0[1][0]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][0]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][14] ; ciccomp:CICCOMP_I|input_pipeline_phase0[17][14] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; ciccomp:CICCOMP_I|input_pipeline_phase0[15][15] ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][15] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.737      ;
; 0.471 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][0]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[17][0]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][1]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[7][1]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][1]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[3][1]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][4]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][4]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[13][6]  ; ciccomp:CICCOMP_Q|input_pipeline_phase1[14][6]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][7]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[7][7]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][7]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][7]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[5][8]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][8]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][9]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[17][9]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][11]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[7][11]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][12]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[7][12]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][14] ; ciccomp:CICCOMP_Q|input_pipeline_phase0[17][14] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][14]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[7][14]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[5][15]  ; ciccomp:CICCOMP_Q|input_pipeline_phase1[6][15]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][0]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[17][0]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][2]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[17][2]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][3]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[3][3]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][6]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][6]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; ciccomp:CICCOMP_I|input_pipeline_phase1[5][6]   ; ciccomp:CICCOMP_I|input_pipeline_phase1[6][6]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_I|input_pipeline_phase1[5][8]   ; ciccomp:CICCOMP_I|input_pipeline_phase1[6][8]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_I|input_pipeline_phase0[1][10]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][10]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; ciccomp:CICCOMP_I|input_pipeline_phase0[15][11] ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][11] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][14]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][14]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_I|input_pipeline_phase0[1][14]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][14]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_I|input_pipeline_phase1[5][14]  ; ciccomp:CICCOMP_I|input_pipeline_phase1[6][14]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][15]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][15]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_I|int_delay_pipe[37]            ; ciccomp:CICCOMP_I|int_delay_pipe[38]            ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_I|int_delay_pipe[35]            ; ciccomp:CICCOMP_I|int_delay_pipe[36]            ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_I|int_delay_pipe[34]            ; ciccomp:CICCOMP_I|int_delay_pipe[35]            ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_I|int_delay_pipe[33]            ; ciccomp:CICCOMP_I|int_delay_pipe[34]            ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_I|int_delay_pipe[30]            ; ciccomp:CICCOMP_I|int_delay_pipe[31]            ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_I|int_delay_pipe[28]            ; ciccomp:CICCOMP_I|int_delay_pipe[29]            ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_I|int_delay_pipe[27]            ; ciccomp:CICCOMP_I|int_delay_pipe[28]            ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_I|int_delay_pipe[8]             ; ciccomp:CICCOMP_I|int_delay_pipe[9]             ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_I|int_delay_pipe[7]             ; ciccomp:CICCOMP_I|int_delay_pipe[8]             ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_I|int_delay_pipe[4]             ; ciccomp:CICCOMP_I|int_delay_pipe[5]             ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_I|int_delay_pipe[1]             ; ciccomp:CICCOMP_I|int_delay_pipe[2]             ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][0]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[7][0]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[15][1]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][1]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[15][4]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][4]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[12][4]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[13][4]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[12][5]  ; ciccomp:CICCOMP_Q|input_pipeline_phase1[13][5]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][5]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[17][5]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][5]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[7][5]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][5]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][5]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[15][6]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][6]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][7]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[17][7]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[8][7]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[9][7]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[12][7]  ; ciccomp:CICCOMP_Q|input_pipeline_phase1[13][7]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][8]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][8]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[12][9]  ; ciccomp:CICCOMP_Q|input_pipeline_phase1[13][9]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[7][9]   ; ciccomp:CICCOMP_Q|input_pipeline_phase1[8][9]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][11]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][11]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][12] ; ciccomp:CICCOMP_Q|input_pipeline_phase0[17][12] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][12]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][12]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][14]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][14]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][15]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][15]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][1]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[3][1]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][2]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][2]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; ciccomp:CICCOMP_I|input_pipeline_phase0[15][3]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][3]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][3]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][3]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][4]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][4]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_I|input_pipeline_phase0[3][4]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[4][4]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][7]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[3][7]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][8]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][8]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_I|input_pipeline_phase0[15][9]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][9]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][9]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[3][9]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_I|input_pipeline_phase0[8][10]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[9][10]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_I|input_pipeline_phase0[3][10]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[4][10]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][11]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][11]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][12]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][12]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_I|input_pipeline_phase0[1][12]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][12]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][13]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][13]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; ciccomp:CICCOMP_I|int_delay_pipe[24]            ; ciccomp:CICCOMP_I|int_delay_pipe[25]            ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_I|int_delay_pipe[18]            ; ciccomp:CICCOMP_I|int_delay_pipe[19]            ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_I|int_delay_pipe[15]            ; ciccomp:CICCOMP_I|int_delay_pipe[16]            ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_I|int_delay_pipe[2]             ; ciccomp:CICCOMP_I|int_delay_pipe[3]             ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; ciccomp:CICCOMP_I|int_delay_pipe[0]             ; ciccomp:CICCOMP_I|int_delay_pipe[1]             ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.473 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][0]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][0]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.740      ;
; 0.473 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[12][1]  ; ciccomp:CICCOMP_Q|input_pipeline_phase1[13][1]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][2]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[17][2]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][2]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[7][2]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[8][3]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[9][3]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[8][4]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[9][4]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[13][4]  ; ciccomp:CICCOMP_Q|input_pipeline_phase1[14][4]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[18][10] ; ciccomp:CICCOMP_Q|input_pipeline_phase0[19][10] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[12][10] ; ciccomp:CICCOMP_Q|input_pipeline_phase0[13][10] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[5][10]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][10]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][11] ; ciccomp:CICCOMP_Q|input_pipeline_phase0[17][11] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[13][12] ; ciccomp:CICCOMP_Q|input_pipeline_phase1[14][12] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][13] ; ciccomp:CICCOMP_Q|input_pipeline_phase0[17][13] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][15]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[7][15]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][0]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][0]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.740      ;
; 0.473 ; ciccomp:CICCOMP_I|input_pipeline_phase0[1][2]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][2]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.740      ;
; 0.473 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][5]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][5]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][6]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[17][6]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.739      ;
+-------+-------------------------------------------------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                               ;
+--------------------------------------------------------+---------+---------------+
; Clock                                                  ; Slack   ; End Point TNS ;
+--------------------------------------------------------+---------+---------------+
; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; -0.833  ; -1.603        ;
; main_pll|altpll_component|auto_generated|pll1|clk[1]   ; 18.628  ; 0.000         ;
; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 432.297 ; 0.000         ;
+--------------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                              ;
+--------------------------------------------------------+-------+---------------+
; Clock                                                  ; Slack ; End Point TNS ;
+--------------------------------------------------------+-------+---------------+
; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; 0.140 ; 0.000         ;
; main_pll|altpll_component|auto_generated|pll1|clk[1]   ; 0.191 ; 0.000         ;
; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.192 ; 0.000         ;
+--------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                 ;
+--------------------------------------------------------+---------+---------------+
; Clock                                                  ; Slack   ; End Point TNS ;
+--------------------------------------------------------+---------+---------------+
; clk_sys                                                ; 9.585   ; 0.000         ;
; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; 10.164  ; 0.000         ;
; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 221.411 ; 0.000         ;
; main_pll|altpll_component|auto_generated|pll1|clk[1]   ; 260.199 ; 0.000         ;
+--------------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'main_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                       ; To Node                                                                                                                                                                                                                      ; Launch Clock                                           ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -0.833 ; tx_ciccomp:TX_CICCOMP_I|output_register[12]                                                                                     ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.323        ; 0.719      ; 1.774      ;
; -0.805 ; tx_ciccomp:TX_CICCOMP_I|output_register[3]                                                                                      ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.323        ; 0.719      ; 1.746      ;
; -0.801 ; tx_ciccomp:TX_CICCOMP_I|output_register[0]                                                                                      ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.323        ; 0.719      ; 1.742      ;
; -0.770 ; tx_ciccomp:TX_CICCOMP_Q|output_register[6]                                                                                      ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.323        ; 0.731      ; 1.723      ;
; -0.770 ; tx_ciccomp:TX_CICCOMP_I|output_register[1]                                                                                      ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.323        ; 0.719      ; 1.711      ;
; -0.767 ; tx_ciccomp:TX_CICCOMP_I|output_register[5]                                                                                      ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.323        ; 0.719      ; 1.708      ;
; -0.764 ; tx_ciccomp:TX_CICCOMP_I|output_register[15]                                                                                     ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.323        ; 0.719      ; 1.705      ;
; -0.763 ; tx_ciccomp:TX_CICCOMP_Q|output_register[2]                                                                                      ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.323        ; 0.731      ; 1.716      ;
; -0.762 ; tx_ciccomp:TX_CICCOMP_Q|output_register[5]                                                                                      ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.323        ; 0.731      ; 1.715      ;
; -0.762 ; tx_ciccomp:TX_CICCOMP_I|output_register[9]                                                                                      ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.323        ; 0.719      ; 1.703      ;
; -0.755 ; tx_ciccomp:TX_CICCOMP_I|output_register[13]                                                                                     ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.323        ; 0.719      ; 1.696      ;
; -0.753 ; tx_ciccomp:TX_CICCOMP_I|output_register[4]                                                                                      ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.323        ; 0.719      ; 1.694      ;
; -0.752 ; tx_ciccomp:TX_CICCOMP_Q|output_register[4]                                                                                      ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.323        ; 0.731      ; 1.705      ;
; -0.750 ; tx_ciccomp:TX_CICCOMP_Q|output_register[14]                                                                                     ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.323        ; 0.731      ; 1.703      ;
; -0.749 ; tx_ciccomp:TX_CICCOMP_Q|output_register[0]                                                                                      ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.323        ; 0.731      ; 1.702      ;
; -0.739 ; tx_ciccomp:TX_CICCOMP_Q|output_register[9]                                                                                      ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.323        ; 0.731      ; 1.692      ;
; -0.735 ; tx_ciccomp:TX_CICCOMP_I|output_register[7]                                                                                      ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.323        ; 0.719      ; 1.676      ;
; -0.731 ; tx_ciccomp:TX_CICCOMP_Q|output_register[12]                                                                                     ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.323        ; 0.731      ; 1.684      ;
; -0.730 ; tx_ciccomp:TX_CICCOMP_Q|output_register[1]                                                                                      ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.323        ; 0.731      ; 1.683      ;
; -0.714 ; tx_ciccomp:TX_CICCOMP_Q|output_register[3]                                                                                      ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.323        ; 0.731      ; 1.667      ;
; -0.714 ; tx_ciccomp:TX_CICCOMP_I|output_register[6]                                                                                      ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.323        ; 0.719      ; 1.655      ;
; -0.703 ; tx_ciccomp:TX_CICCOMP_I|output_register[2]                                                                                      ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.323        ; 0.719      ; 1.644      ;
; -0.703 ; tx_ciccomp:TX_CICCOMP_I|output_register[10]                                                                                     ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.323        ; 0.719      ; 1.644      ;
; -0.701 ; tx_ciccomp:TX_CICCOMP_Q|output_register[7]                                                                                      ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.323        ; 0.731      ; 1.654      ;
; -0.700 ; tx_ciccomp:TX_CICCOMP_Q|output_register[15]                                                                                     ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.323        ; 0.731      ; 1.653      ;
; -0.695 ; tx_ciccomp:TX_CICCOMP_Q|output_register[8]                                                                                      ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.323        ; 0.731      ; 1.648      ;
; -0.667 ; tx_ciccomp:TX_CICCOMP_I|output_register[14]                                                                                     ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.323        ; 0.719      ; 1.608      ;
; -0.657 ; tx_ciccomp:TX_CICCOMP_Q|output_register[10]                                                                                     ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.323        ; 0.731      ; 1.610      ;
; -0.654 ; tx_ciccomp:TX_CICCOMP_I|output_register[11]                                                                                     ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.323        ; 0.719      ; 1.595      ;
; -0.641 ; tx_ciccomp:TX_CICCOMP_Q|output_register[11]                                                                                     ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.323        ; 0.731      ; 1.594      ;
; -0.613 ; tx_ciccomp:TX_CICCOMP_I|output_register[8]                                                                                      ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.323        ; 0.719      ; 1.554      ;
; -0.612 ; tx_ciccomp:TX_CICCOMP_Q|output_register[13]                                                                                     ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.323        ; 0.731      ; 1.565      ;
; 15.677 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[4]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.198     ; 4.945      ;
; 15.681 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[4]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.198     ; 4.941      ;
; 15.745 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[4]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.198     ; 4.877      ;
; 15.749 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[4]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[20]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.198     ; 4.873      ;
; 15.813 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[4]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[19]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.198     ; 4.809      ;
; 15.817 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[4]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[18]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.198     ; 4.805      ;
; 15.843 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[5]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.195     ; 4.782      ;
; 15.847 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[5]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.195     ; 4.778      ;
; 15.881 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[4]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[17]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.198     ; 4.741      ;
; 15.885 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[4]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[16]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.198     ; 4.737      ;
; 15.899 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[10]   ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.198     ; 4.723      ;
; 15.902 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[1]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.196     ; 4.722      ;
; 15.903 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[10]   ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.198     ; 4.719      ;
; 15.905 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[5]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.197     ; 4.718      ;
; 15.906 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[1]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.196     ; 4.718      ;
; 15.906 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[3]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.196     ; 4.718      ;
; 15.909 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[5]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.197     ; 4.714      ;
; 15.909 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[2]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.214     ; 4.697      ;
; 15.910 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[3]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.196     ; 4.714      ;
; 15.911 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[5]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[21]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.195     ; 4.714      ;
; 15.913 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[2]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.214     ; 4.693      ;
; 15.914 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[6]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.197     ; 4.709      ;
; 15.915 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[5]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[20]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.195     ; 4.710      ;
; 15.918 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[6]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.197     ; 4.705      ;
; 15.929 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[2]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.196     ; 4.695      ;
; 15.933 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[2]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.196     ; 4.691      ;
; 15.934 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[0]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.196     ; 4.690      ;
; 15.938 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[0]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.196     ; 4.686      ;
; 15.942 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[4]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.197     ; 4.681      ;
; 15.946 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[4]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.197     ; 4.677      ;
; 15.947 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[7]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.197     ; 4.676      ;
; 15.949 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[4]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[15]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.198     ; 4.673      ;
; 15.951 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[7]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.197     ; 4.672      ;
; 15.953 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[4]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[14]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.198     ; 4.669      ;
; 15.959 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[3]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.193     ; 4.668      ;
; 15.963 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[3]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.193     ; 4.664      ;
; 15.964 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[0]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.205     ; 4.651      ;
; 15.966 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[8]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.205     ; 4.649      ;
; 15.967 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[10]   ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.198     ; 4.655      ;
; 15.968 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[1]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.193     ; 4.659      ;
; 15.968 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[0]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.205     ; 4.647      ;
; 15.969 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[11] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.195     ; 4.656      ;
; 15.970 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[1]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.196     ; 4.654      ;
; 15.970 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[8]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.205     ; 4.645      ;
; 15.971 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[9]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.195     ; 4.654      ;
; 15.971 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[10]   ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[20]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.198     ; 4.651      ;
; 15.972 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[1]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.193     ; 4.655      ;
; 15.973 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[5]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.197     ; 4.650      ;
; 15.973 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[11] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.195     ; 4.652      ;
; 15.974 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[1]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[20]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.196     ; 4.650      ;
; 15.974 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[3]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.196     ; 4.650      ;
; 15.974 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[0]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.214     ; 4.632      ;
; 15.975 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[9]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.195     ; 4.650      ;
; 15.975 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[0]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.193     ; 4.652      ;
; 15.977 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[5]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[20]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.197     ; 4.646      ;
; 15.977 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[2]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.214     ; 4.629      ;
; 15.978 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[2]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.193     ; 4.649      ;
; 15.978 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[3]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[20]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.196     ; 4.646      ;
; 15.978 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[0]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.214     ; 4.628      ;
; 15.979 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[0]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.193     ; 4.648      ;
; 15.979 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[5]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[19]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.195     ; 4.646      ;
; 15.981 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[2]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[20]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.214     ; 4.625      ;
; 15.982 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[6]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.194     ; 4.644      ;
; 15.982 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[6]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.197     ; 4.641      ;
; 15.982 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[2]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.193     ; 4.645      ;
; 15.983 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[5]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[18]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.195     ; 4.642      ;
; 15.984 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[10] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.195     ; 4.641      ;
; 15.984 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[2]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.205     ; 4.631      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'main_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                            ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                                                                             ; To Node                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 18.628  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[9]  ; ciccomp:CICCOMP_I|input_register[9]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.234     ; 1.966      ;
; 18.701  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[13] ; ciccomp:CICCOMP_I|input_register[13] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.234     ; 1.893      ;
; 18.773  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[8]  ; ciccomp:CICCOMP_I|input_register[8]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.236     ; 1.819      ;
; 18.860  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[0]  ; ciccomp:CICCOMP_Q|input_register[0]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.231     ; 1.737      ;
; 18.921  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[12] ; ciccomp:CICCOMP_I|input_register[12] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.233     ; 1.674      ;
; 18.930  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[4]  ; ciccomp:CICCOMP_I|input_register[4]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.233     ; 1.665      ;
; 18.939  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[5]  ; ciccomp:CICCOMP_I|input_register[5]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.235     ; 1.654      ;
; 19.015  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[13] ; ciccomp:CICCOMP_Q|input_register[13] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.245     ; 1.568      ;
; 19.064  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[12] ; ciccomp:CICCOMP_Q|input_register[12] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.234     ; 1.530      ;
; 19.067  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[11] ; ciccomp:CICCOMP_I|input_register[11] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.233     ; 1.528      ;
; 19.077  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[14] ; ciccomp:CICCOMP_I|input_register[14] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.232     ; 1.519      ;
; 19.095  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[10] ; ciccomp:CICCOMP_I|input_register[10] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.239     ; 1.494      ;
; 19.139  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[6]  ; ciccomp:CICCOMP_I|input_register[6]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.239     ; 1.450      ;
; 19.154  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[15] ; ciccomp:CICCOMP_Q|input_register[15] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.234     ; 1.440      ;
; 19.175  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[15] ; ciccomp:CICCOMP_I|input_register[15] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.231     ; 1.422      ;
; 19.218  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[11] ; ciccomp:CICCOMP_Q|input_register[11] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.238     ; 1.372      ;
; 19.238  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[3]  ; ciccomp:CICCOMP_I|input_register[3]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.240     ; 1.350      ;
; 19.247  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[7]  ; ciccomp:CICCOMP_Q|input_register[7]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.237     ; 1.344      ;
; 19.276  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[7]  ; ciccomp:CICCOMP_I|input_register[7]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.235     ; 1.317      ;
; 19.277  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[0]  ; ciccomp:CICCOMP_I|input_register[0]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.236     ; 1.315      ;
; 19.278  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[4]  ; ciccomp:CICCOMP_Q|input_register[4]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.240     ; 1.310      ;
; 19.303  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[2]  ; ciccomp:CICCOMP_Q|input_register[2]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.238     ; 1.287      ;
; 19.311  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[1]  ; ciccomp:CICCOMP_Q|input_register[1]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.240     ; 1.277      ;
; 19.311  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[2]  ; ciccomp:CICCOMP_I|input_register[2]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.233     ; 1.284      ;
; 19.362  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[14] ; ciccomp:CICCOMP_Q|input_register[14] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.237     ; 1.229      ;
; 19.410  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[1]  ; ciccomp:CICCOMP_I|input_register[1]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.237     ; 1.181      ;
; 19.441  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[5]  ; ciccomp:CICCOMP_Q|input_register[5]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.242     ; 1.145      ;
; 19.446  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[9]  ; ciccomp:CICCOMP_Q|input_register[9]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.239     ; 1.143      ;
; 19.521  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[8]  ; ciccomp:CICCOMP_Q|input_register[8]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.242     ; 1.065      ;
; 19.546  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[10] ; ciccomp:CICCOMP_Q|input_register[10] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.243     ; 1.039      ;
; 19.590  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[3]  ; ciccomp:CICCOMP_Q|input_register[3]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.241     ; 0.997      ;
; 19.636  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[6]  ; ciccomp:CICCOMP_Q|input_register[6]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.242     ; 0.950      ;
; 510.869 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[29]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.038     ; 9.913      ;
; 510.873 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[28]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.038     ; 9.909      ;
; 510.937 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[27]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.038     ; 9.845      ;
; 510.941 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[26]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.038     ; 9.841      ;
; 511.005 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[25]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.038     ; 9.777      ;
; 511.009 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[24]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.038     ; 9.773      ;
; 511.073 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[23]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.038     ; 9.709      ;
; 511.077 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[22]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.038     ; 9.705      ;
; 511.116 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[29]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.034     ; 9.670      ;
; 511.131 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[28]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.034     ; 9.655      ;
; 511.141 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[21]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.038     ; 9.641      ;
; 511.145 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[20]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.038     ; 9.637      ;
; 511.180 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[29]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.038     ; 9.602      ;
; 511.184 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[27]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.034     ; 9.602      ;
; 511.184 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[28]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.038     ; 9.598      ;
; 511.199 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[26]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.034     ; 9.587      ;
; 511.209 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[19]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.038     ; 9.573      ;
; 511.213 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[18]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.038     ; 9.569      ;
; 511.248 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[27]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.038     ; 9.534      ;
; 511.252 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[25]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.034     ; 9.534      ;
; 511.252 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[26]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.038     ; 9.530      ;
; 511.267 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[24]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.034     ; 9.519      ;
; 511.277 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[17]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.038     ; 9.505      ;
; 511.281 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[16]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.038     ; 9.501      ;
; 511.316 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[25]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.038     ; 9.466      ;
; 511.320 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[23]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.034     ; 9.466      ;
; 511.320 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[24]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.038     ; 9.462      ;
; 511.335 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[22]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.034     ; 9.451      ;
; 511.345 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[15]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.038     ; 9.437      ;
; 511.347 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[14]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.040     ; 9.433      ;
; 511.378 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[29]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.034     ; 9.408      ;
; 511.384 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[23]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.038     ; 9.398      ;
; 511.388 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[21]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.034     ; 9.398      ;
; 511.388 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[22]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.038     ; 9.394      ;
; 511.393 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[28]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.034     ; 9.393      ;
; 511.403 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[20]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.034     ; 9.383      ;
; 511.411 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[13]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.040     ; 9.369      ;
; 511.415 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[12]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.040     ; 9.365      ;
; 511.446 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[27]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.034     ; 9.340      ;
; 511.452 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[21]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.038     ; 9.330      ;
; 511.456 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[19]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.034     ; 9.330      ;
; 511.456 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[20]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.038     ; 9.326      ;
; 511.461 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[26]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.034     ; 9.325      ;
; 511.471 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[18]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.034     ; 9.315      ;
; 511.479 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[11]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.040     ; 9.301      ;
; 511.483 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[10]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.040     ; 9.297      ;
; 511.514 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[25]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.034     ; 9.272      ;
; 511.520 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[19]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.038     ; 9.262      ;
; 511.524 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[17]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.034     ; 9.262      ;
; 511.524 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[18]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.038     ; 9.258      ;
; 511.529 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[24]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.034     ; 9.257      ;
; 511.539 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[16]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.034     ; 9.247      ;
; 511.547 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[9]      ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.040     ; 9.233      ;
; 511.551 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[8]      ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.040     ; 9.229      ;
; 511.556 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[29]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.038     ; 9.226      ;
; 511.560 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[28]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.038     ; 9.222      ;
; 511.582 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[23]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.034     ; 9.204      ;
; 511.588 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[17]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.038     ; 9.194      ;
; 511.592 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[15]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.034     ; 9.194      ;
; 511.592 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[16]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.038     ; 9.190      ;
; 511.597 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[22]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.034     ; 9.189      ;
; 511.605 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[14]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.036     ; 9.179      ;
; 511.615 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[7]      ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.040     ; 9.165      ;
; 511.619 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[6]      ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.040     ; 9.161      ;
; 511.624 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[27]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.038     ; 9.158      ;
; 511.628 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[26]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.038     ; 9.154      ;
; 511.650 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[21]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.034     ; 9.136      ;
; 511.656 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[15]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.038     ; 9.126      ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'second_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                              ;
+---------+--------------------------------------+---------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                            ; To Node                               ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------+---------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 432.297 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[29] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.034     ; 10.918     ;
; 432.301 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[28] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.034     ; 10.914     ;
; 432.365 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[27] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.034     ; 10.850     ;
; 432.369 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[26] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.034     ; 10.846     ;
; 432.433 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[25] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.034     ; 10.782     ;
; 432.437 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[24] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.034     ; 10.778     ;
; 432.501 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[23] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.034     ; 10.714     ;
; 432.505 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[22] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.034     ; 10.710     ;
; 432.569 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[21] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.034     ; 10.646     ;
; 432.573 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[20] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.034     ; 10.642     ;
; 432.637 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[19] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.034     ; 10.578     ;
; 432.641 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[18] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.034     ; 10.574     ;
; 432.642 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[29] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.037     ; 10.570     ;
; 432.646 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[28] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.037     ; 10.566     ;
; 432.682 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[29] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.034     ; 10.533     ;
; 432.686 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[28] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.034     ; 10.529     ;
; 432.705 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[17] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.034     ; 10.510     ;
; 432.709 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[16] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.034     ; 10.506     ;
; 432.710 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[27] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.037     ; 10.502     ;
; 432.714 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[26] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.037     ; 10.498     ;
; 432.750 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[27] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.034     ; 10.465     ;
; 432.754 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[26] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.034     ; 10.461     ;
; 432.773 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[15] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.034     ; 10.442     ;
; 432.777 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[14] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.034     ; 10.438     ;
; 432.778 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[25] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.037     ; 10.434     ;
; 432.782 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[24] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.037     ; 10.430     ;
; 432.818 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[25] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.034     ; 10.397     ;
; 432.822 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[24] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.034     ; 10.393     ;
; 432.841 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[13] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.034     ; 10.374     ;
; 432.845 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[12] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.034     ; 10.370     ;
; 432.846 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[23] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.037     ; 10.366     ;
; 432.850 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[22] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.037     ; 10.362     ;
; 432.882 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[29] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.037     ; 10.330     ;
; 432.886 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[23] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.034     ; 10.329     ;
; 432.886 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[28] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.037     ; 10.326     ;
; 432.890 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[22] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.034     ; 10.325     ;
; 432.909 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[11] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.034     ; 10.306     ;
; 432.914 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[21] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.037     ; 10.298     ;
; 432.918 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[20] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.037     ; 10.294     ;
; 432.950 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[27] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.037     ; 10.262     ;
; 432.954 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[21] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.034     ; 10.261     ;
; 432.954 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[26] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.037     ; 10.258     ;
; 432.958 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[20] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.034     ; 10.257     ;
; 432.982 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[19] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.037     ; 10.230     ;
; 432.986 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[18] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.037     ; 10.226     ;
; 432.988 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[29] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.037     ; 10.224     ;
; 432.992 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[28] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.037     ; 10.220     ;
; 433.018 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[25] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.037     ; 10.194     ;
; 433.022 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[19] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.034     ; 10.193     ;
; 433.022 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[24] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.037     ; 10.190     ;
; 433.026 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[18] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.034     ; 10.189     ;
; 433.050 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[17] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.037     ; 10.162     ;
; 433.054 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[16] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.037     ; 10.158     ;
; 433.056 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[27] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.037     ; 10.156     ;
; 433.060 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[26] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.037     ; 10.152     ;
; 433.086 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[23] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.037     ; 10.126     ;
; 433.090 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[17] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.034     ; 10.125     ;
; 433.090 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[22] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.037     ; 10.122     ;
; 433.094 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[16] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.034     ; 10.121     ;
; 433.095 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[10] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.034     ; 10.120     ;
; 433.118 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[15] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.037     ; 10.094     ;
; 433.122 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[14] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.037     ; 10.090     ;
; 433.124 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[25] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.037     ; 10.088     ;
; 433.128 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[24] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.037     ; 10.084     ;
; 433.154 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[21] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.037     ; 10.058     ;
; 433.158 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[15] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.034     ; 10.057     ;
; 433.158 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[20] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.037     ; 10.054     ;
; 433.162 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[14] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.034     ; 10.053     ;
; 433.169 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[9]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.034     ; 10.046     ;
; 433.173 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[8]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.034     ; 10.042     ;
; 433.186 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[13] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.037     ; 10.026     ;
; 433.190 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[12] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.037     ; 10.022     ;
; 433.191 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[29] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.034     ; 10.024     ;
; 433.192 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[23] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.037     ; 10.020     ;
; 433.195 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[28] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.034     ; 10.020     ;
; 433.196 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[22] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.037     ; 10.016     ;
; 433.222 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[19] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.037     ; 9.990      ;
; 433.226 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[13] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.034     ; 9.989      ;
; 433.226 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[18] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.037     ; 9.986      ;
; 433.230 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[12] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.034     ; 9.985      ;
; 433.237 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[7]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.034     ; 9.978      ;
; 433.241 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[6]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.034     ; 9.974      ;
; 433.254 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[11] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.037     ; 9.958      ;
; 433.258 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[10] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.037     ; 9.954      ;
; 433.259 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[27] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.034     ; 9.956      ;
; 433.260 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[21] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.037     ; 9.952      ;
; 433.263 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[26] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.034     ; 9.952      ;
; 433.264 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[20] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.037     ; 9.948      ;
; 433.290 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[17] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.037     ; 9.922      ;
; 433.294 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[11] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.034     ; 9.921      ;
; 433.294 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[16] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.037     ; 9.918      ;
; 433.322 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[9]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.037     ; 9.890      ;
; 433.326 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[8]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.037     ; 9.886      ;
; 433.327 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[25] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.034     ; 9.888      ;
; 433.328 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[19] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.037     ; 9.884      ;
; 433.331 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[24] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.034     ; 9.884      ;
; 433.332 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[18] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.037     ; 9.880      ;
; 433.357 ; tx_ciccomp:TX_CICCOMP_I|cur_count[4] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[29] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.034     ; 9.858      ;
; 433.358 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[15] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.037     ; 9.854      ;
; 433.361 ; tx_ciccomp:TX_CICCOMP_I|cur_count[4] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[28] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 443.262      ; -0.034     ; 9.854      ;
+---------+--------------------------------------+---------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'main_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                       ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.140 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[12]                                                                                          ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.471      ;
; 0.140 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][76]     ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a72~porta_datain_reg0  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.467      ;
; 0.141 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[10]                                                                                          ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.472      ;
; 0.143 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[1]                                                                                           ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.474      ;
; 0.143 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[6]                                                                                           ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.474      ;
; 0.143 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[8]                                                                                           ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.474      ;
; 0.145 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[13]                                                                                          ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.476      ;
; 0.145 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[15]                                                                                          ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.476      ;
; 0.145 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][75]     ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a72~porta_datain_reg0  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.470      ;
; 0.146 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5]      ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.474      ;
; 0.146 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13]     ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.474      ;
; 0.146 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][43]     ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.473      ;
; 0.148 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[0]                                                                                           ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.479      ;
; 0.148 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[11]                                                                                          ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.479      ;
; 0.148 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[14]                                                                                          ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.479      ;
; 0.148 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11]     ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.476      ;
; 0.149 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13]     ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.474      ;
; 0.149 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][30]     ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.471      ;
; 0.150 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[4]                                                                                           ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.481      ;
; 0.150 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[9]                                                                                           ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.481      ;
; 0.150 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][72]     ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a72~porta_datain_reg0  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.477      ;
; 0.150 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][77]     ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a72~porta_datain_reg0  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.477      ;
; 0.151 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[5]                                                                                           ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.482      ;
; 0.153 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[4]                ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_address_reg0                 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.476      ;
; 0.153 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][76]     ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a72~porta_datain_reg0  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.478      ;
; 0.153 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][34]     ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.480      ;
; 0.153 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][41]     ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.480      ;
; 0.154 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][77]     ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a72~porta_datain_reg0  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.479      ;
; 0.154 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17]     ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.480      ;
; 0.154 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|cntr_s9b:wr_ptr|counter_reg_bit[1]                ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_address_reg0                 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.490      ;
; 0.154 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|cntr_r9b:wr_ptr|counter_reg_bit[1] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a72~porta_address_reg0 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.478      ;
; 0.154 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][32]     ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.481      ;
; 0.154 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][33]     ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.481      ;
; 0.154 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][45]     ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.481      ;
; 0.155 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][74]     ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a72~porta_datain_reg0  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.482      ;
; 0.155 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]     ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.483      ;
; 0.155 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][39]     ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.482      ;
; 0.155 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][52]     ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.481      ;
; 0.155 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_f[6]                                                                                                                                                             ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|ram_block1a4~porta_address_reg0                                                                                         ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.478      ;
; 0.156 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3]      ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.481      ;
; 0.156 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[3]       ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_address_reg0        ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.479      ;
; 0.156 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[4]                ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_address_reg0                 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.479      ;
; 0.156 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1]      ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.484      ;
; 0.156 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9]      ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.484      ;
; 0.156 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][36]     ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.483      ;
; 0.156 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][44]     ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.483      ;
; 0.157 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[2]                                                                                           ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.488      ;
; 0.157 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][73]     ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a72~porta_datain_reg0  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.482      ;
; 0.157 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][46]     ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.482      ;
; 0.157 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[2]       ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_address_reg0        ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.480      ;
; 0.157 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17]     ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.477      ;
; 0.157 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][28]     ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.479      ;
; 0.157 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][40]     ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.484      ;
; 0.157 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|cntr_s9b:wr_ptr|counter_reg_bit[1]                         ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|altsyncram_j7h1:FIFOram|ram_block1a0~porta_address_reg0                          ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.482      ;
; 0.158 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[3]                                                                                           ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.489      ;
; 0.158 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][73]     ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a72~porta_datain_reg0  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.485      ;
; 0.158 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]      ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.486      ;
; 0.158 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][37]     ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.485      ;
; 0.158 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_f[5]                                                                                                                                                             ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|ram_block1a8~porta_address_reg0                                                                                         ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.483      ;
; 0.159 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[1]       ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_address_reg0        ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.484      ;
; 0.159 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15]     ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.485      ;
; 0.159 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4]      ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.487      ;
; 0.159 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][31]     ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.486      ;
; 0.159 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[1]                                                                                                                                                       ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|ram_block1a8~portb_address_reg0                                                                                       ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.486      ;
; 0.160 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[7]                                                                                           ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.491      ;
; 0.160 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][74]     ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a72~porta_datain_reg0  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.485      ;
; 0.160 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][19]     ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.486      ;
; 0.160 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][60]     ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.486      ;
; 0.160 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_f[2]                                                                                                                                                             ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|ram_block1a0~porta_address_reg0                                                                                         ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.501      ;
; 0.160 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[1]                                                                                                                                                       ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|ram_block1a8~porta_address_reg0                                                                                       ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.485      ;
; 0.160 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cs[10]                                                                                                                                                           ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|ram_block1a8~porta_address_reg0                                                                                       ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.482      ;
; 0.160 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[5]                                                                                                                                                       ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|ram_block1a8~portb_address_reg0                                                                                       ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.487      ;
; 0.160 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[10]                                                                                                                                                      ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|ram_block1a8~portb_address_reg0                                                                                       ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.487      ;
; 0.161 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][51]     ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.483      ;
; 0.161 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[5]                                                                                                                                                       ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|ram_block1a8~porta_address_reg0                                                                                       ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.486      ;
; 0.162 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]     ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.487      ;
; 0.162 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]     ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.487      ;
; 0.162 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][29]     ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.489      ;
; 0.162 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][32]     ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.487      ;
; 0.162 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][43]     ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.487      ;
; 0.162 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[0]       ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_address_reg0        ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.485      ;
; 0.162 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[0]                ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_address_reg0                 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.485      ;
; 0.162 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][38]     ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.489      ;
; 0.163 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|cntr_s9b:wr_ptr|counter_reg_bit[0]                ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_address_reg0                 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.485      ;
; 0.163 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][30]     ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.490      ;
; 0.163 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][19]     ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.483      ;
; 0.163 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][47]     ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.489      ;
; 0.163 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][48]     ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.489      ;
; 0.163 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_f[2]                                                                                                                                                             ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|ram_block1a4~porta_address_reg0                                                                                         ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.488      ;
; 0.163 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_f[8]                                                                                                                                                             ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|ram_block1a8~porta_address_reg0                                                                                         ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.488      ;
; 0.164 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][61]     ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.486      ;
; 0.164 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]     ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.492      ;
; 0.164 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]     ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.492      ;
; 0.164 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][35]     ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.491      ;
; 0.165 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[3]                ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_address_reg0                 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.488      ;
; 0.165 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]      ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.490      ;
; 0.165 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]     ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.491      ;
; 0.165 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][33]     ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.490      ;
; 0.165 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|cntr_r9b:wr_ptr|counter_reg_bit[1] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_address_reg0 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.488      ;
; 0.165 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2]      ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.493      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'main_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                ;
+-------+-------------------------------------------------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.191 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][14]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[7][14]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.313      ;
; 0.192 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[5][6]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][6]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][7]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][7]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[5][8]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][8]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][9]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[17][9]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][12] ; ciccomp:CICCOMP_Q|input_pipeline_phase0[17][12] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][14] ; ciccomp:CICCOMP_Q|input_pipeline_phase0[17][14] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][14]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][14]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; ciccomp:CICCOMP_I|input_pipeline_phase0[1][0]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][0]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][3]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[3][3]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; ciccomp:CICCOMP_I|input_pipeline_phase0[8][10]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[9][10]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][14] ; ciccomp:CICCOMP_I|input_pipeline_phase0[17][14] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; ciccomp:CICCOMP_I|int_delay_pipe[28]            ; ciccomp:CICCOMP_I|int_delay_pipe[29]            ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; ciccomp:CICCOMP_I|int_delay_pipe[27]            ; ciccomp:CICCOMP_I|int_delay_pipe[28]            ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][0]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[17][0]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[15][1]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][1]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][1]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[7][1]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][2]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[17][2]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.315      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][2]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[7][2]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.315      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[8][3]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[9][3]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[12][5]  ; ciccomp:CICCOMP_Q|input_pipeline_phase1[13][5]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][5]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[17][5]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][5]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[7][5]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][5]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][5]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[13][6]  ; ciccomp:CICCOMP_Q|input_pipeline_phase1[14][6]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][7]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[17][7]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[8][7]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[9][7]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][7]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[7][7]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[12][7]  ; ciccomp:CICCOMP_Q|input_pipeline_phase1[13][7]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][8]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][8]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[12][9]  ; ciccomp:CICCOMP_Q|input_pipeline_phase1[13][9]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[7][9]   ; ciccomp:CICCOMP_Q|input_pipeline_phase1[8][9]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][11]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[7][11]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][12]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[7][12]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][15]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][15]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[5][15]  ; ciccomp:CICCOMP_Q|input_pipeline_phase1[6][15]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][0]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[17][0]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][1]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[3][1]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][2]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[17][2]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase0[15][3]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][3]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][3]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][3]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][4]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][4]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase0[3][4]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[4][4]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][6]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][6]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase1[5][6]   ; ciccomp:CICCOMP_I|input_pipeline_phase1[6][6]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase0[15][7]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][7]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][7]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[3][7]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][8]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][8]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase1[5][8]   ; ciccomp:CICCOMP_I|input_pipeline_phase1[6][8]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][9]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[3][9]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase0[3][10]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[4][10]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase0[1][10]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][10]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase0[15][11] ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][11] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][12]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][12]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase0[1][12]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][12]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][14]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][14]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase0[1][14]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][14]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase1[5][14]  ; ciccomp:CICCOMP_I|input_pipeline_phase1[6][14]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase0[15][15] ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][15] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][15]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][15]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|int_delay_pipe[37]            ; ciccomp:CICCOMP_I|int_delay_pipe[38]            ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|int_delay_pipe[35]            ; ciccomp:CICCOMP_I|int_delay_pipe[36]            ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|int_delay_pipe[34]            ; ciccomp:CICCOMP_I|int_delay_pipe[35]            ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|int_delay_pipe[33]            ; ciccomp:CICCOMP_I|int_delay_pipe[34]            ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|int_delay_pipe[30]            ; ciccomp:CICCOMP_I|int_delay_pipe[31]            ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|int_delay_pipe[24]            ; ciccomp:CICCOMP_I|int_delay_pipe[25]            ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|int_delay_pipe[18]            ; ciccomp:CICCOMP_I|int_delay_pipe[19]            ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|int_delay_pipe[15]            ; ciccomp:CICCOMP_I|int_delay_pipe[16]            ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|int_delay_pipe[7]             ; ciccomp:CICCOMP_I|int_delay_pipe[8]             ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|int_delay_pipe[4]             ; ciccomp:CICCOMP_I|int_delay_pipe[5]             ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|int_delay_pipe[1]             ; ciccomp:CICCOMP_I|int_delay_pipe[2]             ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][0]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[7][0]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][1]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[3][1]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[12][1]  ; ciccomp:CICCOMP_Q|input_pipeline_phase1[13][1]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][2]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][2]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.316      ;
; 0.194 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[12][4]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[13][4]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][4]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][4]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[13][4]  ; ciccomp:CICCOMP_Q|input_pipeline_phase1[14][4]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[15][6]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][6]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[18][10] ; ciccomp:CICCOMP_Q|input_pipeline_phase0[19][10] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[12][10] ; ciccomp:CICCOMP_Q|input_pipeline_phase0[13][10] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[5][10]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][10]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][11] ; ciccomp:CICCOMP_Q|input_pipeline_phase0[17][11] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[13][12] ; ciccomp:CICCOMP_Q|input_pipeline_phase1[14][12] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][15]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[7][15]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][2]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][2]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][5]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][5]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][6]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[17][6]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][8]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[17][8]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; ciccomp:CICCOMP_I|input_pipeline_phase0[3][8]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[4][8]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; ciccomp:CICCOMP_I|input_pipeline_phase0[15][9]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][9]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][9]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][9]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][11]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][11]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][13]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][13]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; ciccomp:CICCOMP_I|int_delay_pipe[16]            ; ciccomp:CICCOMP_I|int_delay_pipe[17]            ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; ciccomp:CICCOMP_I|int_delay_pipe[12]            ; ciccomp:CICCOMP_I|int_delay_pipe[13]            ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; ciccomp:CICCOMP_I|int_delay_pipe[11]            ; ciccomp:CICCOMP_I|int_delay_pipe[12]            ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; ciccomp:CICCOMP_I|int_delay_pipe[8]             ; ciccomp:CICCOMP_I|int_delay_pipe[9]             ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; ciccomp:CICCOMP_I|int_delay_pipe[2]             ; ciccomp:CICCOMP_I|int_delay_pipe[3]             ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; ciccomp:CICCOMP_I|int_delay_pipe[0]             ; ciccomp:CICCOMP_I|int_delay_pipe[1]             ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
+-------+-------------------------------------------------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'second_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                ;
+-------+------------------------------------------------+------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.192 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[44][2]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[45][2]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[9][7]   ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[10][7]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[4][12]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[5][12]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[2][13]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[3][13]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[36][1]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[37][1]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[13][4]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[14][4]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[13][12] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[14][12] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[32][15] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[33][15] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[0][2]   ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[1][2]   ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[12][0]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[13][0]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[5][0]   ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[6][0]   ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[36][11] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[37][11] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[13][11] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[14][11] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[10][11] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[11][11] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[25][4]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[26][4]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[36][5]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[37][5]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[32][5]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[33][5]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[25][5]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[26][5]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[12][5]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[13][5]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[40][6]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[41][6]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[4][6]   ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[5][6]   ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[12][7]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[13][7]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.315      ;
; 0.193 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[0][10]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[1][10]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[9][11]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[10][11] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[13][12] ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[14][12] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[2][12]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[3][12]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[17][13] ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[18][13] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[12][13] ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[13][13] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[9][13]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[10][13] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[32][14] ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[33][14] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[10][3]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[11][3]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[10][4]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[11][4]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[10][5]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[11][5]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[10][8]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[11][8]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[10][9]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[11][9]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[19][13] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[20][13] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[13][14] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[14][14] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[10][14] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[11][14] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[36][15] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[37][15] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[40][1]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[41][1]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[9][1]   ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[10][1]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[4][2]   ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[5][2]   ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[44][10] ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[45][10] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[36][10] ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[37][10] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[13][14] ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[14][14] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[2][14]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[3][14]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[0][14]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[1][14]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[17][15] ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[18][15] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[19][3]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[20][3]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[36][4]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[37][4]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[0][4]   ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[1][4]   ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[9][5]   ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[10][5]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[12][11] ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[13][11] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[10][12] ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[11][12] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[32][13] ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[33][13] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[25][15] ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[26][15] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[4][15]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[5][15]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[44][0]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[45][0]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[44][1]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[45][1]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[19][1]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[20][1]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[10][1]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[11][1]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[36][2]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[37][2]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[13][3]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[14][3]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[40][5]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[41][5]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[36][5]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[37][5]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[19][6]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[20][6]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[3][6]   ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[4][6]   ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[13][8]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[14][8]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[3][9]   ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[4][9]   ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[32][10] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[33][10] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[40][12] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[41][12] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[36][13] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[37][13] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[13][13] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[14][13] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[10][13] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[11][13] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[32][14] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[33][14] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[13][0]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[14][0]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[2][0]   ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[3][0]   ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[6][1]   ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[7][1]   ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[25][2]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[26][2]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[36][3]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[37][3]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[32][3]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[33][3]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[18][0]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[19][0]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[17][0]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[18][0]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[10][2]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[11][2]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[17][6]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[18][6]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[25][8]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[26][8]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[12][9]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[13][9]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[20][10] ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[21][10] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[17][10] ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[18][10] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[41][13] ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[42][13] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[40][13] ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[41][13] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[7][13]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[8][13]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[12][15] ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[13][15] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[7][3]   ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[8][3]   ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[13][7]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[14][7]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[44][10] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[45][10] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[37][12] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[38][12] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[44][14] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[45][14] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[19][14] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[20][14] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[19][15] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[20][15] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
+-------+------------------------------------------------+------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                  ;
+---------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                                   ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                        ; -1.865  ; 0.140 ; N/A      ; N/A     ; 9.585               ;
;  clk_sys                                                ; N/A     ; N/A   ; N/A      ; N/A     ; 9.585               ;
;  main_pll|altpll_component|auto_generated|pll1|clk[0]   ; -1.865  ; 0.140 ; N/A      ; N/A     ; 9.983               ;
;  main_pll|altpll_component|auto_generated|pll1|clk[1]   ; 16.163  ; 0.191 ; N/A      ; N/A     ; 260.109             ;
;  second_pll|altpll_component|auto_generated|pll1|clk[0] ; 418.644 ; 0.192 ; N/A      ; N/A     ; 221.317             ;
; Design-wide TNS                                         ; -3.637  ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk_sys                                                ; N/A     ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  main_pll|altpll_component|auto_generated|pll1|clk[0]   ; -3.637  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  main_pll|altpll_component|auto_generated|pll1|clk[1]   ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------------+---------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin               ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; ADC_CLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PREAMP            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_CLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUTPUT[13]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUTPUT[12]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUTPUT[11]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUTPUT[10]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUTPUT[9]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUTPUT[8]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUTPUT[7]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUTPUT[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUTPUT[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUTPUT[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUTPUT[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUTPUT[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUTPUT[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUTPUT[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; STM32_DATA_OUT[3] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; STM32_DATA_OUT[2] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; STM32_DATA_OUT[1] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; STM32_DATA_OUT[0] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+---------------------------------------------------------------------+
; Input Transition Times                                              ;
+------------------+--------------+-----------------+-----------------+
; Pin              ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+------------------+--------------+-----------------+-----------------+
; clk_sys          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; STM32_DATA_IN[2] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; STM32_CLK        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; STM32_SYNC       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; STM32_DATA_IN[3] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_OTR          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; STM32_DATA_IN[0] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; STM32_DATA_IN[1] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_INPUT[0]     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_INPUT[1]     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_INPUT[2]     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_INPUT[3]     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_INPUT[4]     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_INPUT[5]     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_INPUT[6]     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_INPUT[7]     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_INPUT[8]     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_INPUT[9]     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_INPUT[10]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_INPUT[11]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+------------------+--------------+-----------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin               ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ADC_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; PREAMP            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DAC_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DAC_OUTPUT[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DAC_OUTPUT[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DAC_OUTPUT[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DAC_OUTPUT[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DAC_OUTPUT[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DAC_OUTPUT[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DAC_OUTPUT[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; DAC_OUTPUT[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DAC_OUTPUT[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DAC_OUTPUT[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DAC_OUTPUT[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DAC_OUTPUT[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DAC_OUTPUT[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DAC_OUTPUT[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; STM32_DATA_OUT[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; STM32_DATA_OUT[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; STM32_DATA_OUT[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; STM32_DATA_OUT[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin               ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ADC_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; PREAMP            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DAC_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DAC_OUTPUT[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DAC_OUTPUT[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DAC_OUTPUT[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DAC_OUTPUT[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DAC_OUTPUT[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DAC_OUTPUT[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DAC_OUTPUT[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; DAC_OUTPUT[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DAC_OUTPUT[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DAC_OUTPUT[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DAC_OUTPUT[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DAC_OUTPUT[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DAC_OUTPUT[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DAC_OUTPUT[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; STM32_DATA_OUT[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; STM32_DATA_OUT[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; STM32_DATA_OUT[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; STM32_DATA_OUT[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin               ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ADC_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; PREAMP            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DAC_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DAC_OUTPUT[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DAC_OUTPUT[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DAC_OUTPUT[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DAC_OUTPUT[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DAC_OUTPUT[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DAC_OUTPUT[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DAC_OUTPUT[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DAC_OUTPUT[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DAC_OUTPUT[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DAC_OUTPUT[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DAC_OUTPUT[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DAC_OUTPUT[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DAC_OUTPUT[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DAC_OUTPUT[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; STM32_DATA_OUT[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; STM32_DATA_OUT[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; STM32_DATA_OUT[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; STM32_DATA_OUT[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                             ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                             ; To Clock                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; 260071   ; 0        ; 0        ; 0        ;
; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; 32       ; 0        ; 0        ; 0        ;
; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[1]   ; 32       ; 0        ; 0        ; 0        ;
; main_pll|altpll_component|auto_generated|pll1|clk[1]   ; main_pll|altpll_component|auto_generated|pll1|clk[1]   ; 1843664  ; 0        ; 0        ; 0        ;
; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 25891957 ; 0        ; 0        ; 0        ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                              ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                             ; To Clock                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; 260071   ; 0        ; 0        ; 0        ;
; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; 32       ; 0        ; 0        ; 0        ;
; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[1]   ; 32       ; 0        ; 0        ; 0        ;
; main_pll|altpll_component|auto_generated|pll1|clk[1]   ; main_pll|altpll_component|auto_generated|pll1|clk[1]   ; 1843664  ; 0        ; 0        ; 0        ;
; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 25891957 ; 0        ; 0        ; 0        ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 18    ; 18   ;
; Unconstrained Input Port Paths  ; 359   ; 359  ;
; Unconstrained Output Ports      ; 21    ; 21   ;
; Unconstrained Output Port Paths ; 35    ; 35   ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                        ;
+--------------------------------------------------------+--------------------------------------------------------+-----------+---------------+
; Target                                                 ; Clock                                                  ; Type      ; Status        ;
+--------------------------------------------------------+--------------------------------------------------------+-----------+---------------+
; STM32_CLK                                              ;                                                        ; Base      ; Unconstrained ;
; clk_sys                                                ; clk_sys                                                ; Base      ; Constrained   ;
; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; Generated ; Constrained   ;
; main_pll|altpll_component|auto_generated|pll1|clk[1]   ; main_pll|altpll_component|auto_generated|pll1|clk[1]   ; Generated ; Constrained   ;
; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained   ;
+--------------------------------------------------------+--------------------------------------------------------+-----------+---------------+


+---------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                               ;
+------------------+--------------------------------------------------------------------------------------+
; Input Port       ; Comment                                                                              ;
+------------------+--------------------------------------------------------------------------------------+
; ADC_INPUT[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[2]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[3]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[4]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[5]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[6]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[7]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[8]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[9]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[10]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[11]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_OTR          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STM32_DATA_IN[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STM32_DATA_IN[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STM32_DATA_IN[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STM32_DATA_IN[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STM32_SYNC       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                ;
+-------------------+---------------------------------------------------------------------------------------+
; Output Port       ; Comment                                                                               ;
+-------------------+---------------------------------------------------------------------------------------+
; ADC_CLK           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_CLK           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_OUTPUT[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_OUTPUT[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_OUTPUT[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_OUTPUT[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_OUTPUT[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_OUTPUT[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_OUTPUT[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_OUTPUT[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_OUTPUT[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_OUTPUT[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_OUTPUT[10]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_OUTPUT[11]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_OUTPUT[12]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_OUTPUT[13]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PREAMP            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STM32_DATA_OUT[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STM32_DATA_OUT[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STM32_DATA_OUT[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STM32_DATA_OUT[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                               ;
+------------------+--------------------------------------------------------------------------------------+
; Input Port       ; Comment                                                                              ;
+------------------+--------------------------------------------------------------------------------------+
; ADC_INPUT[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[2]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[3]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[4]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[5]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[6]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[7]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[8]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[9]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[10]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[11]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_OTR          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STM32_DATA_IN[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STM32_DATA_IN[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STM32_DATA_IN[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STM32_DATA_IN[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STM32_SYNC       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                ;
+-------------------+---------------------------------------------------------------------------------------+
; Output Port       ; Comment                                                                               ;
+-------------------+---------------------------------------------------------------------------------------+
; ADC_CLK           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_CLK           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_OUTPUT[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_OUTPUT[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_OUTPUT[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_OUTPUT[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_OUTPUT[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_OUTPUT[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_OUTPUT[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_OUTPUT[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_OUTPUT[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_OUTPUT[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_OUTPUT[10]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_OUTPUT[11]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_OUTPUT[12]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_OUTPUT[13]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PREAMP            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STM32_DATA_OUT[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STM32_DATA_OUT[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STM32_DATA_OUT[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STM32_DATA_OUT[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition
    Info: Processing started: Sun Oct 28 00:59:04 2018
Info: Command: quartus_sta UA3REO -c UA3REO
Info: qsta_default_script.tcl version: #3
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'SDC.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk_sys clk_sys
    Info (332110): create_generated_clock -source {main_pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 24 -duty_cycle 50.00 -name {main_pll|altpll_component|auto_generated|pll1|clk[0]} {main_pll|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {main_pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 625 -multiply_by 24 -duty_cycle 50.00 -name {main_pll|altpll_component|auto_generated|pll1|clk[1]} {main_pll|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {second_pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 1000 -multiply_by 47 -duty_cycle 50.00 -name {second_pll|altpll_component|auto_generated|pll1|clk[0]} {second_pll|altpll_component|auto_generated|pll1|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: STM32_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register stm32_interface:STM32_INTERFACE|rx is being clocked by STM32_CLK
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.841
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.841              -3.572 main_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    16.163               0.000 main_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):   418.644               0.000 second_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.410
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.410               0.000 main_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.501               0.000 main_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.501               0.000 second_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.927
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.927               0.000 clk_sys 
    Info (332119):     9.983               0.000 main_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   221.317               0.000 second_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   260.109               0.000 main_pll|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: STM32_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register stm32_interface:STM32_INTERFACE|rx is being clocked by STM32_CLK
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.865
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.865              -3.637 main_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    16.430               0.000 main_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):   420.156               0.000 second_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.392
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.392               0.000 main_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.469               0.000 second_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.470               0.000 main_pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.937
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.937               0.000 clk_sys 
    Info (332119):    10.005               0.000 main_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   221.319               0.000 second_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   260.109               0.000 main_pll|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: STM32_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register stm32_interface:STM32_INTERFACE|rx is being clocked by STM32_CLK
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.833
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.833              -1.603 main_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    18.628               0.000 main_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):   432.297               0.000 second_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.140
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.140               0.000 main_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.191               0.000 main_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.192               0.000 second_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.585
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.585               0.000 clk_sys 
    Info (332119):    10.164               0.000 main_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   221.411               0.000 second_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   260.199               0.000 main_pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4892 megabytes
    Info: Processing ended: Sun Oct 28 00:59:12 2018
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:09


