/********************************************************************************
 * Copyright (C) 2017 Broadcom.  The term "Broadcom" refers to Broadcom Limited and/or its subsidiaries.
 *
 * This program is the proprietary software of Broadcom and/or its licensors,
 * and may only be used, duplicated, modified or distributed pursuant to the terms and
 * conditions of a separate, written license agreement executed between you and Broadcom
 * (an "Authorized License").  Except as set forth in an Authorized License, Broadcom grants
 * no license (express or implied), right to use, or waiver of any kind with respect to the
 * Software, and Broadcom expressly reserves all rights in and to the Software and all
 * intellectual property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1.     This program, including its structure, sequence and organization, constitutes the valuable trade
 * secrets of Broadcom, and you shall use all reasonable efforts to protect the confidentiality thereof,
 * and to use this information only in connection with your use of Broadcom integrated circuit products.
 *
 * 2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 * AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 * WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO
 * THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED WARRANTIES
 * OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE,
 * LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION
 * OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING OUT OF
 * USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 * LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT, OR
 * EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO YOUR
 * USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF
 * THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF THE AMOUNT
 * ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER IS GREATER. THESE
 * LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF ESSENTIAL PURPOSE OF
 * ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Sat Dec  3 23:30:59 2016
 *                 Full Compile MD5 Checksum  6e7c38f833ae8cfa471c7c71efbb57d8
 *                     (minus title and desc)
 *                 MD5 Checksum               9c7ac7db37c0792dab3a9c079e858b48
 *
 * lock_release:   r_1099
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1139
 *                 unknown                    unknown
 *                 Perl Interpreter           5.014001
 *                 Operating System           linux
 *                 Script Source              combo_header.pl
 *                 DVTSWVER                   n/a
 *
 *
********************************************************************************/

#ifndef BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_H__
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_H__

/***************************************************************************
 *RAAGA_DSP_FP_MISC_1_INTERRUPT
 ***************************************************************************/
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_IRQ_STATUS 0x01034300 /* [RO] External interrupt request status */
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_IRQ_SET 0x01034304 /* [WO] External interrupt request set */
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_IRQ_CLEAR 0x01034308 /* [WO] External interrupt request clear */
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_SRQ_STATUS 0x01034310 /* [RO] External super interrupt request status */
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_SRQ_SET 0x01034314 /* [WO] External super interrupt request set */
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_SRQ_CLEAR 0x01034318 /* [WO] External super interrupt request clear */
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_DRQ_STATUS 0x01034320 /* [RO] External debug request status */
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_DRQ_SET 0x01034324 /* [WO] External debub request set */
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_DRQ_CLEAR 0x01034328 /* [WO] External debug request clear */
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_FRQ_STATUS 0x01034330 /* [RO] External fatal request status */
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_FRQ_SET 0x01034334 /* [WO] External fatal request set */
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_FRQ_CLEAR 0x01034338 /* [WO] External fatal request clear */
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_HOST_IRQ_LATCHED 0x01034340 /* [RO] Host interrupt request status */
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_HOST_IRQ_SET 0x01034344 /* [WO] Host interrupt request set */
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_HOST_IRQ_CLEAR 0x01034348 /* [WO] Host interrupt request clear */
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_HOST_IRQ_ENABLE 0x0103434c /* [CFG] Host interrupt enable */
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_OBUSFAULT_STATUS 0x01034350 /* [RO] OBUS fault status */
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_OBUSFAULT_CLEAR 0x01034354 /* [WO] OBUS fault clear */
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_OBUSFAULT_ADDRESS 0x01034358 /* [RO] OBUS fault address */

/***************************************************************************
 *IRQ_STATUS - External interrupt request status
 ***************************************************************************/
/* RAAGA_DSP_FP_MISC_1_INTERRUPT :: IRQ_STATUS :: reserved0 [31:08] */
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_IRQ_STATUS_reserved0_MASK 0xffffff00
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_IRQ_STATUS_reserved0_SHIFT 8

/* RAAGA_DSP_FP_MISC_1_INTERRUPT :: IRQ_STATUS :: Status [07:00] */
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_IRQ_STATUS_Status_MASK  0x000000ff
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_IRQ_STATUS_Status_SHIFT 0
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_IRQ_STATUS_Status_DEFAULT 0x00000000

/***************************************************************************
 *IRQ_SET - External interrupt request set
 ***************************************************************************/
/* RAAGA_DSP_FP_MISC_1_INTERRUPT :: IRQ_SET :: reserved0 [31:08] */
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_IRQ_SET_reserved0_MASK  0xffffff00
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_IRQ_SET_reserved0_SHIFT 8

/* RAAGA_DSP_FP_MISC_1_INTERRUPT :: IRQ_SET :: Set [07:00] */
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_IRQ_SET_Set_MASK        0x000000ff
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_IRQ_SET_Set_SHIFT       0

/***************************************************************************
 *IRQ_CLEAR - External interrupt request clear
 ***************************************************************************/
/* RAAGA_DSP_FP_MISC_1_INTERRUPT :: IRQ_CLEAR :: reserved0 [31:08] */
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_IRQ_CLEAR_reserved0_MASK 0xffffff00
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_IRQ_CLEAR_reserved0_SHIFT 8

/* RAAGA_DSP_FP_MISC_1_INTERRUPT :: IRQ_CLEAR :: Clear [07:00] */
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_IRQ_CLEAR_Clear_MASK    0x000000ff
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_IRQ_CLEAR_Clear_SHIFT   0

/***************************************************************************
 *SRQ_STATUS - External super interrupt request status
 ***************************************************************************/
/* RAAGA_DSP_FP_MISC_1_INTERRUPT :: SRQ_STATUS :: reserved0 [31:02] */
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_SRQ_STATUS_reserved0_MASK 0xfffffffc
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_SRQ_STATUS_reserved0_SHIFT 2

/* RAAGA_DSP_FP_MISC_1_INTERRUPT :: SRQ_STATUS :: Status [01:00] */
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_SRQ_STATUS_Status_MASK  0x00000003
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_SRQ_STATUS_Status_SHIFT 0
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_SRQ_STATUS_Status_DEFAULT 0x00000000

/***************************************************************************
 *SRQ_SET - External super interrupt request set
 ***************************************************************************/
/* RAAGA_DSP_FP_MISC_1_INTERRUPT :: SRQ_SET :: reserved0 [31:02] */
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_SRQ_SET_reserved0_MASK  0xfffffffc
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_SRQ_SET_reserved0_SHIFT 2

/* RAAGA_DSP_FP_MISC_1_INTERRUPT :: SRQ_SET :: Set [01:00] */
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_SRQ_SET_Set_MASK        0x00000003
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_SRQ_SET_Set_SHIFT       0

/***************************************************************************
 *SRQ_CLEAR - External super interrupt request clear
 ***************************************************************************/
/* RAAGA_DSP_FP_MISC_1_INTERRUPT :: SRQ_CLEAR :: reserved0 [31:02] */
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_SRQ_CLEAR_reserved0_MASK 0xfffffffc
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_SRQ_CLEAR_reserved0_SHIFT 2

/* RAAGA_DSP_FP_MISC_1_INTERRUPT :: SRQ_CLEAR :: Clear [01:00] */
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_SRQ_CLEAR_Clear_MASK    0x00000003
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_SRQ_CLEAR_Clear_SHIFT   0

/***************************************************************************
 *DRQ_STATUS - External debug request status
 ***************************************************************************/
/* RAAGA_DSP_FP_MISC_1_INTERRUPT :: DRQ_STATUS :: reserved0 [31:02] */
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_DRQ_STATUS_reserved0_MASK 0xfffffffc
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_DRQ_STATUS_reserved0_SHIFT 2

/* RAAGA_DSP_FP_MISC_1_INTERRUPT :: DRQ_STATUS :: Status [01:00] */
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_DRQ_STATUS_Status_MASK  0x00000003
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_DRQ_STATUS_Status_SHIFT 0
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_DRQ_STATUS_Status_DEFAULT 0x00000000

/***************************************************************************
 *DRQ_SET - External debub request set
 ***************************************************************************/
/* RAAGA_DSP_FP_MISC_1_INTERRUPT :: DRQ_SET :: reserved0 [31:02] */
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_DRQ_SET_reserved0_MASK  0xfffffffc
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_DRQ_SET_reserved0_SHIFT 2

/* RAAGA_DSP_FP_MISC_1_INTERRUPT :: DRQ_SET :: Set [01:00] */
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_DRQ_SET_Set_MASK        0x00000003
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_DRQ_SET_Set_SHIFT       0

/***************************************************************************
 *DRQ_CLEAR - External debug request clear
 ***************************************************************************/
/* RAAGA_DSP_FP_MISC_1_INTERRUPT :: DRQ_CLEAR :: reserved0 [31:02] */
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_DRQ_CLEAR_reserved0_MASK 0xfffffffc
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_DRQ_CLEAR_reserved0_SHIFT 2

/* RAAGA_DSP_FP_MISC_1_INTERRUPT :: DRQ_CLEAR :: Clear [01:00] */
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_DRQ_CLEAR_Clear_MASK    0x00000003
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_DRQ_CLEAR_Clear_SHIFT   0

/***************************************************************************
 *FRQ_STATUS - External fatal request status
 ***************************************************************************/
/* RAAGA_DSP_FP_MISC_1_INTERRUPT :: FRQ_STATUS :: reserved0 [31:02] */
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_FRQ_STATUS_reserved0_MASK 0xfffffffc
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_FRQ_STATUS_reserved0_SHIFT 2

/* RAAGA_DSP_FP_MISC_1_INTERRUPT :: FRQ_STATUS :: Status [01:00] */
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_FRQ_STATUS_Status_MASK  0x00000003
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_FRQ_STATUS_Status_SHIFT 0
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_FRQ_STATUS_Status_DEFAULT 0x00000000

/***************************************************************************
 *FRQ_SET - External fatal request set
 ***************************************************************************/
/* RAAGA_DSP_FP_MISC_1_INTERRUPT :: FRQ_SET :: reserved0 [31:02] */
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_FRQ_SET_reserved0_MASK  0xfffffffc
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_FRQ_SET_reserved0_SHIFT 2

/* RAAGA_DSP_FP_MISC_1_INTERRUPT :: FRQ_SET :: Set [01:00] */
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_FRQ_SET_Set_MASK        0x00000003
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_FRQ_SET_Set_SHIFT       0

/***************************************************************************
 *FRQ_CLEAR - External fatal request clear
 ***************************************************************************/
/* RAAGA_DSP_FP_MISC_1_INTERRUPT :: FRQ_CLEAR :: reserved0 [31:02] */
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_FRQ_CLEAR_reserved0_MASK 0xfffffffc
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_FRQ_CLEAR_reserved0_SHIFT 2

/* RAAGA_DSP_FP_MISC_1_INTERRUPT :: FRQ_CLEAR :: Clear [01:00] */
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_FRQ_CLEAR_Clear_MASK    0x00000003
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_FRQ_CLEAR_Clear_SHIFT   0

/***************************************************************************
 *HOST_IRQ_LATCHED - Host interrupt request status
 ***************************************************************************/
/* RAAGA_DSP_FP_MISC_1_INTERRUPT :: HOST_IRQ_LATCHED :: reserved0 [31:24] */
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_HOST_IRQ_LATCHED_reserved0_MASK 0xff000000
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_HOST_IRQ_LATCHED_reserved0_SHIFT 24

/* RAAGA_DSP_FP_MISC_1_INTERRUPT :: HOST_IRQ_LATCHED :: USR_SW_INT [23:16] */
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_HOST_IRQ_LATCHED_USR_SW_INT_MASK 0x00ff0000
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_HOST_IRQ_LATCHED_USR_SW_INT_SHIFT 16
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_HOST_IRQ_LATCHED_USR_SW_INT_DEFAULT 0x00000000

/* RAAGA_DSP_FP_MISC_1_INTERRUPT :: HOST_IRQ_LATCHED :: SYS_SW_INT [15:08] */
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_HOST_IRQ_LATCHED_SYS_SW_INT_MASK 0x0000ff00
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_HOST_IRQ_LATCHED_SYS_SW_INT_SHIFT 8
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_HOST_IRQ_LATCHED_SYS_SW_INT_DEFAULT 0x00000000

/* RAAGA_DSP_FP_MISC_1_INTERRUPT :: HOST_IRQ_LATCHED :: reserved1 [07:02] */
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_HOST_IRQ_LATCHED_reserved1_MASK 0x000000fc
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_HOST_IRQ_LATCHED_reserved1_SHIFT 2

/* RAAGA_DSP_FP_MISC_1_INTERRUPT :: HOST_IRQ_LATCHED :: PROFILER [01:01] */
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_HOST_IRQ_LATCHED_PROFILER_MASK 0x00000002
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_HOST_IRQ_LATCHED_PROFILER_SHIFT 1
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_HOST_IRQ_LATCHED_PROFILER_DEFAULT 0x00000000

/* RAAGA_DSP_FP_MISC_1_INTERRUPT :: HOST_IRQ_LATCHED :: CORE_RESET [00:00] */
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_HOST_IRQ_LATCHED_CORE_RESET_MASK 0x00000001
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_HOST_IRQ_LATCHED_CORE_RESET_SHIFT 0
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_HOST_IRQ_LATCHED_CORE_RESET_DEFAULT 0x00000000

/***************************************************************************
 *HOST_IRQ_SET - Host interrupt request set
 ***************************************************************************/
/* RAAGA_DSP_FP_MISC_1_INTERRUPT :: HOST_IRQ_SET :: reserved0 [31:24] */
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_HOST_IRQ_SET_reserved0_MASK 0xff000000
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_HOST_IRQ_SET_reserved0_SHIFT 24

/* RAAGA_DSP_FP_MISC_1_INTERRUPT :: HOST_IRQ_SET :: USR_SW_INT [23:16] */
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_HOST_IRQ_SET_USR_SW_INT_MASK 0x00ff0000
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_HOST_IRQ_SET_USR_SW_INT_SHIFT 16
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_HOST_IRQ_SET_USR_SW_INT_DEFAULT 0x00000000

/* RAAGA_DSP_FP_MISC_1_INTERRUPT :: HOST_IRQ_SET :: SYS_SW_INT [15:08] */
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_HOST_IRQ_SET_SYS_SW_INT_MASK 0x0000ff00
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_HOST_IRQ_SET_SYS_SW_INT_SHIFT 8
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_HOST_IRQ_SET_SYS_SW_INT_DEFAULT 0x00000000

/* RAAGA_DSP_FP_MISC_1_INTERRUPT :: HOST_IRQ_SET :: reserved1 [07:02] */
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_HOST_IRQ_SET_reserved1_MASK 0x000000fc
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_HOST_IRQ_SET_reserved1_SHIFT 2

/* RAAGA_DSP_FP_MISC_1_INTERRUPT :: HOST_IRQ_SET :: PROFILER [01:01] */
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_HOST_IRQ_SET_PROFILER_MASK 0x00000002
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_HOST_IRQ_SET_PROFILER_SHIFT 1
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_HOST_IRQ_SET_PROFILER_DEFAULT 0x00000000

/* RAAGA_DSP_FP_MISC_1_INTERRUPT :: HOST_IRQ_SET :: CORE_RESET [00:00] */
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_HOST_IRQ_SET_CORE_RESET_MASK 0x00000001
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_HOST_IRQ_SET_CORE_RESET_SHIFT 0
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_HOST_IRQ_SET_CORE_RESET_DEFAULT 0x00000000

/***************************************************************************
 *HOST_IRQ_CLEAR - Host interrupt request clear
 ***************************************************************************/
/* RAAGA_DSP_FP_MISC_1_INTERRUPT :: HOST_IRQ_CLEAR :: reserved0 [31:24] */
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_HOST_IRQ_CLEAR_reserved0_MASK 0xff000000
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_HOST_IRQ_CLEAR_reserved0_SHIFT 24

/* RAAGA_DSP_FP_MISC_1_INTERRUPT :: HOST_IRQ_CLEAR :: USR_SW_INT [23:16] */
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_HOST_IRQ_CLEAR_USR_SW_INT_MASK 0x00ff0000
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_HOST_IRQ_CLEAR_USR_SW_INT_SHIFT 16
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_HOST_IRQ_CLEAR_USR_SW_INT_DEFAULT 0x00000000

/* RAAGA_DSP_FP_MISC_1_INTERRUPT :: HOST_IRQ_CLEAR :: SYS_SW_INT [15:08] */
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_HOST_IRQ_CLEAR_SYS_SW_INT_MASK 0x0000ff00
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_HOST_IRQ_CLEAR_SYS_SW_INT_SHIFT 8
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_HOST_IRQ_CLEAR_SYS_SW_INT_DEFAULT 0x00000000

/* RAAGA_DSP_FP_MISC_1_INTERRUPT :: HOST_IRQ_CLEAR :: reserved1 [07:02] */
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_HOST_IRQ_CLEAR_reserved1_MASK 0x000000fc
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_HOST_IRQ_CLEAR_reserved1_SHIFT 2

/* RAAGA_DSP_FP_MISC_1_INTERRUPT :: HOST_IRQ_CLEAR :: PROFILER [01:01] */
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_HOST_IRQ_CLEAR_PROFILER_MASK 0x00000002
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_HOST_IRQ_CLEAR_PROFILER_SHIFT 1
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_HOST_IRQ_CLEAR_PROFILER_DEFAULT 0x00000000

/* RAAGA_DSP_FP_MISC_1_INTERRUPT :: HOST_IRQ_CLEAR :: CORE_RESET [00:00] */
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_HOST_IRQ_CLEAR_CORE_RESET_MASK 0x00000001
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_HOST_IRQ_CLEAR_CORE_RESET_SHIFT 0
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_HOST_IRQ_CLEAR_CORE_RESET_DEFAULT 0x00000000

/***************************************************************************
 *HOST_IRQ_ENABLE - Host interrupt enable
 ***************************************************************************/
/* RAAGA_DSP_FP_MISC_1_INTERRUPT :: HOST_IRQ_ENABLE :: reserved0 [31:24] */
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_HOST_IRQ_ENABLE_reserved0_MASK 0xff000000
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_HOST_IRQ_ENABLE_reserved0_SHIFT 24

/* RAAGA_DSP_FP_MISC_1_INTERRUPT :: HOST_IRQ_ENABLE :: USR_SW_INT [23:16] */
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_HOST_IRQ_ENABLE_USR_SW_INT_MASK 0x00ff0000
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_HOST_IRQ_ENABLE_USR_SW_INT_SHIFT 16
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_HOST_IRQ_ENABLE_USR_SW_INT_DEFAULT 0x00000000

/* RAAGA_DSP_FP_MISC_1_INTERRUPT :: HOST_IRQ_ENABLE :: SYS_SW_INT [15:08] */
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_HOST_IRQ_ENABLE_SYS_SW_INT_MASK 0x0000ff00
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_HOST_IRQ_ENABLE_SYS_SW_INT_SHIFT 8
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_HOST_IRQ_ENABLE_SYS_SW_INT_DEFAULT 0x00000000

/* RAAGA_DSP_FP_MISC_1_INTERRUPT :: HOST_IRQ_ENABLE :: reserved1 [07:02] */
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_HOST_IRQ_ENABLE_reserved1_MASK 0x000000fc
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_HOST_IRQ_ENABLE_reserved1_SHIFT 2

/* RAAGA_DSP_FP_MISC_1_INTERRUPT :: HOST_IRQ_ENABLE :: PROFILER [01:01] */
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_HOST_IRQ_ENABLE_PROFILER_MASK 0x00000002
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_HOST_IRQ_ENABLE_PROFILER_SHIFT 1
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_HOST_IRQ_ENABLE_PROFILER_DEFAULT 0x00000000

/* RAAGA_DSP_FP_MISC_1_INTERRUPT :: HOST_IRQ_ENABLE :: CORE_RESET [00:00] */
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_HOST_IRQ_ENABLE_CORE_RESET_MASK 0x00000001
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_HOST_IRQ_ENABLE_CORE_RESET_SHIFT 0
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_HOST_IRQ_ENABLE_CORE_RESET_DEFAULT 0x00000000

/***************************************************************************
 *OBUSFAULT_STATUS - OBUS fault status
 ***************************************************************************/
/* RAAGA_DSP_FP_MISC_1_INTERRUPT :: OBUSFAULT_STATUS :: reserved0 [31:28] */
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_OBUSFAULT_STATUS_reserved0_MASK 0xf0000000
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_OBUSFAULT_STATUS_reserved0_SHIFT 28

/* RAAGA_DSP_FP_MISC_1_INTERRUPT :: OBUSFAULT_STATUS :: id [27:16] */
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_OBUSFAULT_STATUS_id_MASK 0x0fff0000
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_OBUSFAULT_STATUS_id_SHIFT 16

/* RAAGA_DSP_FP_MISC_1_INTERRUPT :: OBUSFAULT_STATUS :: byteen [15:08] */
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_OBUSFAULT_STATUS_byteen_MASK 0x0000ff00
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_OBUSFAULT_STATUS_byteen_SHIFT 8

/* RAAGA_DSP_FP_MISC_1_INTERRUPT :: OBUSFAULT_STATUS :: reserved1 [07:06] */
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_OBUSFAULT_STATUS_reserved1_MASK 0x000000c0
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_OBUSFAULT_STATUS_reserved1_SHIFT 6

/* RAAGA_DSP_FP_MISC_1_INTERRUPT :: OBUSFAULT_STATUS :: cmd [05:04] */
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_OBUSFAULT_STATUS_cmd_MASK 0x00000030
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_OBUSFAULT_STATUS_cmd_SHIFT 4

/* RAAGA_DSP_FP_MISC_1_INTERRUPT :: OBUSFAULT_STATUS :: reserved2 [03:01] */
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_OBUSFAULT_STATUS_reserved2_MASK 0x0000000e
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_OBUSFAULT_STATUS_reserved2_SHIFT 1

/* RAAGA_DSP_FP_MISC_1_INTERRUPT :: OBUSFAULT_STATUS :: fault_pending [00:00] */
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_OBUSFAULT_STATUS_fault_pending_MASK 0x00000001
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_OBUSFAULT_STATUS_fault_pending_SHIFT 0
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_OBUSFAULT_STATUS_fault_pending_DEFAULT 0x00000000

/***************************************************************************
 *OBUSFAULT_CLEAR - OBUS fault clear
 ***************************************************************************/
/* RAAGA_DSP_FP_MISC_1_INTERRUPT :: OBUSFAULT_CLEAR :: reserved0 [31:01] */
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_OBUSFAULT_CLEAR_reserved0_MASK 0xfffffffe
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_OBUSFAULT_CLEAR_reserved0_SHIFT 1

/* RAAGA_DSP_FP_MISC_1_INTERRUPT :: OBUSFAULT_CLEAR :: clear_fault [00:00] */
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_OBUSFAULT_CLEAR_clear_fault_MASK 0x00000001
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_OBUSFAULT_CLEAR_clear_fault_SHIFT 0

/***************************************************************************
 *OBUSFAULT_ADDRESS - OBUS fault address
 ***************************************************************************/
/* RAAGA_DSP_FP_MISC_1_INTERRUPT :: OBUSFAULT_ADDRESS :: address [31:00] */
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_OBUSFAULT_ADDRESS_address_MASK 0xffffffff
#define BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_OBUSFAULT_ADDRESS_address_SHIFT 0

#endif /* #ifndef BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_H__ */

/* End of File */
