

================================================================
== Vitis HLS Report for 'doty_Pipeline_VITIS_LOOP_258_1'
================================================================
* Date:           Tue Apr  4 19:45:57 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  60.00 ns|  1.407 ns|    16.20 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        5|        5|  0.300 us|  0.300 us|    5|    5|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_258_1  |        3|        3|         2|          1|          1|     3|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      31|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      36|    -|
|Register             |        -|     -|      103|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      103|      67|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln258_fu_110_p2   |         +|   0|  0|   9|           2|           1|
    |add_ln261_fu_120_p2   |         +|   0|  0|  12|           4|           4|
    |icmp_ln258_fu_104_p2  |      icmp|   0|  0|   8|           2|           2|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  31|           9|           9|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_32    |   9|          2|    2|          4|
    |i_fu_40                  |   9|          2|    2|          4|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|    6|         12|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |a_int_1_fu_48            |  32|   0|   32|          0|
    |a_int_2_fu_52            |  32|   0|   32|          0|
    |a_int_fu_44              |  32|   0|   32|          0|
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_32_reg_188             |   2|   0|    2|          0|
    |i_fu_40                  |   2|   0|    2|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 103|   0|  103|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+--------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  doty_Pipeline_VITIS_LOOP_258_1|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  doty_Pipeline_VITIS_LOOP_258_1|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  doty_Pipeline_VITIS_LOOP_258_1|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  doty_Pipeline_VITIS_LOOP_258_1|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  doty_Pipeline_VITIS_LOOP_258_1|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  doty_Pipeline_VITIS_LOOP_258_1|  return value|
|sub_ln261           |   in|    4|     ap_none|                       sub_ln261|        scalar|
|a_address0          |  out|    4|   ap_memory|                               a|         array|
|a_ce0               |  out|    1|   ap_memory|                               a|         array|
|a_q0                |   in|   32|   ap_memory|                               a|         array|
|a_int_2_out         |  out|   32|      ap_vld|                     a_int_2_out|       pointer|
|a_int_2_out_ap_vld  |  out|    1|      ap_vld|                     a_int_2_out|       pointer|
|a_int_1_out         |  out|   32|      ap_vld|                     a_int_1_out|       pointer|
|a_int_1_out_ap_vld  |  out|    1|      ap_vld|                     a_int_1_out|       pointer|
|a_int_out           |  out|   32|      ap_vld|                       a_int_out|       pointer|
|a_int_out_ap_vld    |  out|    1|      ap_vld|                       a_int_out|       pointer|
+--------------------+-----+-----+------------+--------------------------------+--------------+

