E. Beigne, F. Clermidy, H. Lhermet, et al. 2009. An asynchronous power aware and adaptive NoC based circuit. IEEE J. Solid-State Circuits 44, 4, 1167--1177.
Luca Benini , Giovanni De Micheli, Networks on Chips: A New SoC Paradigm, Computer, v.35 n.1, p.70-78, January 2002[doi>10.1109/2.976921]
Christian Bienia , Kai Li, Benchmarking modern multiprocessors, Princeton University, Princeton, NJ, 2011
Nathan Binkert , Bradford Beckmann , Gabriel Black , Steven K. Reinhardt , Ali Saidi , Arkaprava Basu , Joel Hestness , Derek R. Hower , Tushar Krishna , Somayeh Sardashti , Rathijit Sen , Korey Sewell , Muhammad Shoaib , Nilay Vaish , Mark D. Hill , David A. Wood, The gem5 simulator, ACM SIGARCH Computer Architecture News, v.39 n.2, May 2011[doi>10.1145/2024716.2024718]
Kevin Chang , Sujay Deb , Amlan Ganguly , Xinmin Yu , Suman Prasad Sah , Partha Pratim Pande , Benjamin Belzer , Deukhyoun Heo, Performance evaluation and design trade-offs for wireless network-on-chip architectures, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.8 n.3, p.1-25, August 2012[doi>10.1145/2287696.2287706]
Hsin-Chou Chi , Chih-Tsung Tang, A Deadlock-Free Routing Scheme for Interconnection Networks with Irregular Topologies, Proceedings of the 1997 International Conference on Parallel and Distributed Systems, p.88-95, December 11-13, 1997
S. Deb, A. Ganguly, K. Chang, P. P. Pande, B. Belzer, and D. Heo. 2010. Enhancing performance of network-on-chip architectures with millimeter-wave wireless interconnects. In Proceedings of the IEEE International Conference on Application-Specific Systems, Architectures and Processors. 73--80.
S. Deb, A. Ganguly, P. P. Pande, B. Belzer, and D. Heo. 2012a. Wireless NoC as interconnection backbone for multicore chips: Promises and challenges. ACM J. Emerg. Technol. Comput. Syst. 2, 2.
Sujay Deb , Kevin Chang , Xinmin Yu , Suman Prasad Sah , Miralem Cosic , Amlan Ganguly , Partha Pratim Pande , Benjamin Belzer , Deukhyoun Heo, Design of an Energy-Efficient CMOS-Compatible NoC Architecture with Millimeter-Wave Wireless Interconnects, IEEE Transactions on Computers, v.62 n.12, p.2382-2396, December 2013[doi>10.1109/TC.2012.224]
Sujay Deb , Kevin Chang , Miralem Cosic , Amlan Ganguly , Partha P. Pande , Deukhyoun Heo , Benjamin Belzer, CMOS compatible many-core noc architectures with multi-channel millimeter-wave wireless links, Proceedings of the great lakes symposium on VLSI, May 03-04, 2012, Salt Lake City, Utah, USA[doi>10.1145/2206781.2206822]
Dominic DiTomaso , Avinash Kodi , Savas Kaya , David Matolak, iWISE: Inter-router Wireless Scalable Express Channels for Network-on-Chips (NoCs) Architecture, Proceedings of the 2011 IEEE 19th Annual Symposium on High Performance Interconnects, p.11-18, August 24-26, 2011[doi>10.1109/HOTI.2011.12]
S. Dighe, S. Vangal, P. Aseron, et al. 2010. Within-die variation-aware dynamic-voltage-frequency scaling core mapping and thread hopping for an 80-core processor. In Proceedings of the IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC'10). 174--175.
James Donald , Margaret Martonosi, Techniques for Multicore Thermal Management: Classification and New Exploration, Proceedings of the 33rd annual international symposium on Computer Architecture, p.78-88, June 17-21, 2006[doi>10.1109/ISCA.2006.39]
A. B. Floyd, C.-M. Hung, and K. K. O. 2002. Intra-chip wireless interconnect for clock distribution implemented with integrated antennas, receivers, and transmitters. IEEE J. Solid-State Circuits. 37, 5, 543--552.
Amlan Ganguly , Kevin Chang , Sujay Deb , Partha Pratim Pande , Benjamin Belzer , Christof Teuscher, Scalable Hybrid Wireless Network-on-Chip Architectures for Multicore Systems, IEEE Transactions on Computers, v.60 n.10, p.1485-1502, October 2011[doi>10.1109/TC.2010.176]
Amlan Ganguly , Paul Wettin , Kevin Chang , Partha Pande, Complex network inspired fault-tolerant NoC architectures with wireless links, Proceedings of the Fifth ACM/IEEE International Symposium on Networks-on-Chip, May 01-04, 2011, Pittsburgh, Pennsylvania[doi>10.1145/1999946.1999974]
Siddharth Garg , Diana Marculescu , Radu Marculescu, Technology-driven limits on runtime power management algorithms for multiprocessor systems-on-chip, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.8 n.4, p.1-17, October 2012[doi>10.1145/2367736.2367739]
J. Howard. 2011. A 48-core IA-32 processor in 45 nm CMOS using on-die message-passing and DVFS for performance and power scaling. IEEE J. Solid-State Circuits 46, 1.
W. Jang, D. Ding, and A. Pan. 2008. A voltage-frequency island aware energy optimization frame-work for networks-on-chip. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.
W. Kim, M. Gupta, G.-Y. Wei, and D. Brooks. 2008. System level analysis of fast, per-core dvfs using on-chip switching regulators. In Proceedings of the International Symposium on High Performance Computer Architecture. 123--134.
Tushar Krishna , Amit Kumar , Patrick Chiang , Mattan Erez , Li-Shiuan Peh, NoC with Near-Ideal Express Virtual Channels Using Global-Line Communication, Proceedings of the 2008 16th IEEE Symposium on High Performance Interconnects, p.11-20, August 26-28, 2008[doi>10.1109/HOTI.2008.22]
S. S. Kudva and R. Harjani. 2011. Fully-integrated on-Chip DC-DC converter with a 450X output range. IEEE J. Solid-State Circuits. 46, 8, 1940--1951.
Amit Kumar , Li-Shiuan Peh , Partha Kundu , Niraj K. Jha, Toward Ideal On-Chip Communication Using Express Virtual Channels, IEEE Micro, v.28 n.1, p.80-90, January 2008[doi>10.1109/MM.2008.18]
Amit Kumar , Li-Shiuan Peh , Niraj K. Jha, Token flow control, Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture, p.342-353, November 08-12, 2008[doi>10.1109/MICRO.2008.4771803]
Suk-Bok Lee , Sai-Wang Tam , Ioannis Pefkianakis , Songwu Lu , M. Frank Chang , Chuanxiong Guo , Glenn Reinman , Chunyi Peng , Mishali Naik , Lixia Zhang , Jason Cong, A scalable micro wireless interconnect structure for CMPs, Proceedings of the 15th annual international conference on Mobile computing and networking, September 20-25, 2009, Beijing, China[doi>10.1145/1614320.1614345]
Sheng Li , Jung Ho Ahn , Richard D. Strong , Jay B. Brockman , Dean M. Tullsen , Norman P. Jouppi, McPAT: an integrated power, area, and timing modeling framework for multicore and manycore architectures, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669172]
Jiong Luo , Niraj K. Jha , Li-Shiuan Peh, Simultaneous dynamic voltage scaling of processors and communication links in real-time distributed embedded systems, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.15 n.4, p.427-437, April 2007[doi>10.1109/TVLSI.2007.893660]
Radu Marculescu , Umit Y. Ogras , Li-Shiuan Peh , Natalie Enright Jerger , Yatin Hoskote, Outstanding research problems in NoC design: system, microarchitecture, and circuit perspectives, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.28 n.1, p.3-21, January 2009[doi>10.1109/TCAD.2008.2010691]
Koushik Niyogi , Diana Marculescu, Speed and voltage selection for GALS systems based on voltage/frequency islands, Proceedings of the 2005 Asia and South Pacific Design Automation Conference, January 18-21, 2005, Shanghai, China[doi>10.1145/1120725.1120852]
U. Y. Ogras , R. Marculescu, Application-specific network-on-chip architecture customization via long-range link insertion, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.246-253, November 06-10, 2005, San Jose, CA
Umit Y. Ogras , Radu Marculescu, "It's a small world after all": noc performance optimization via long-range link insertion, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.14 n.7, p.693-706, July 2006[doi>10.1109/TVLSI.2006.878263]
Umit Y. Ogras , Radu Marculescu , Diana Marculescu, Variation-adaptive feedback control for networks-on-chip with multiple clock domains, Proceedings of the 45th annual Design Automation Conference, June 08-13, 2008, Anaheim, California[doi>10.1145/1391469.1391627]
Partha Pratim Pande , Cristian Grecu , Michael Jones , Andre Ivanov , Resve Saleh, Performance Evaluation and Design Trade-Offs for Network-on-Chip Interconnect Architectures, IEEE Transactions on Computers, v.54 n.8, p.1025-1040, August 2005[doi>10.1109/TC.2005.134]
T. Petermann and P. De Los Rios. 2005. Spatial small-world networks: a wiring cost perspective. arXiv:cond-mat/0501420v2.
K. Sankaranarayanan, S. Velusamy, M. Stan, and K. Skadron. 2005. A case for thermal-aware floorplanning at the microarchitectural level. J. Instruction-Level Parallelism. 1--16.
Li Shang , Li-Shiuan Peh , Niraj K. Jha, Dynamic Voltage Scaling with Links for Power Optimization of Interconnection Networks, Proceedings of the 9th International Symposium on High-Performance Computer Architecture, p.91, February 08-12, 2003
Li Shang , Li-Shiuan Peh , Amit Kumar , Niraj K. Jha, Temperature-Aware On-Chip Networks, IEEE Micro, v.26 n.1, p.130-139, January 2006[doi>2006-02-17 02:00:03.800]
Kevin Skadron , Mircea R. Stan , Wei Huang , Sivakumar Velusamy , Karthik Sankaranarayanan , David Tarjan, Temperature-aware microarchitecture, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California[doi>10.1145/859618.859620]
D. J. Watts and S. H. Strogatz. 1998. Collective dynamics of ‘small-world’ networks. Nature. 393, 440--442.
Steven Cameron Woo , Moriyoshi Ohara , Evan Torrie , Jaswinder Pal Singh , Anoop Gupta, The SPLASH-2 programs: characterization and methodological considerations, Proceedings of the 22nd annual international symposium on Computer architecture, p.24-36, June 22-24, 1995, S. Margherita Ligure, Italy[doi>10.1145/223982.223990]
Dan Zhao , Yi Wang, SD-MAC: Design and Synthesis of a Hardware-Efficient Collision-Free QoS-Aware MAC Protocol for Wireless Network-on-Chip, IEEE Transactions on Computers, v.57 n.9, p.1230-1245, September 2008[doi>10.1109/TC.2008.86]
