$date
	Tue Oct 09 09:46:20 2018
$end
$version
	Icarus Verilog
$end
$timescale
	100fs
$end
$scope module tb_mitll_or2t $end
$var wire 1 ! out $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ clk $end
$scope module DUT $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ clk $end
$var reg 1 % errorsignal_a $end
$var reg 1 & errorsignal_b $end
$var reg 1 ' errorsignal_clk $end
$var reg 1 ! out $end
$var integer 32 ( cell_state [31:0] $end
$var real 1 ) ct_state0_a_clk $end
$var real 1 * ct_state0_b_clk $end
$var real 1 + ct_state1_clk_a $end
$var real 1 , ct_state1_clk_b $end
$var real 1 - delay_state1_clk_out $end
$var integer 32 . outfile [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx .
r5 -
r0.2 ,
r0.2 +
r0.7 *
r0.7 )
b0 (
0'
0&
0%
0$
0#
0"
0!
$end
#200
1'
b1 (
1"
#207
0'
#300
1&
1%
b0 (
1$
#302
0&
0%
#350
1!
#400
1'
b1 (
0"
#407
0'
#500
1#
#600
1&
1%
b0 (
0$
#602
0&
0%
#650
0!
#700
0#
