I 000051 55 2255          1609518252643 behavioral
(_unit VHDL (data_mem 0 5 (behavioral 0 16 ))
	(_version va7)
	(_time 1609518252644 2021.01.01 19:54:12)
	(_source (\./../src/Cache.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 98caca9791cec88e9b9ddec29d9e9d9ecc9e9c9e99)
	(_entity
		(_time 1609518252627)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ADDR ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal OFFSET ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal WRITE_DATA ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal DATA ~STD_LOGIC_VECTOR{31~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal WRITE_EN ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal MEM 0 17 (_array ~STD_LOGIC_VECTOR{31~downto~0}~13 ((_to (i 0)(i 63))(_to (i 0)(i 7))))))
		(_signal (_internal MEM_BUFFER MEM 0 18 (_architecture (_uni ((_others(_others(_others(i 2)))))))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(4)(6))(_sensitivity(0))(_read(1)(2)(3)(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavioral 1 -1
	)
)
I 000051 55 2255          1609518281002 behavioral
(_unit VHDL (data_mem 0 5 (behavioral 0 16 ))
	(_version va7)
	(_time 1609518281003 2021.01.01 19:54:41)
	(_source (\./../src/Cache.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 5f5d0e5c08090f495c5a19055a595a590b595b595e)
	(_entity
		(_time 1609518252626)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ADDR ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal OFFSET ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal WRITE_DATA ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal DATA ~STD_LOGIC_VECTOR{31~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal WRITE_EN ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal MEM 0 17 (_array ~STD_LOGIC_VECTOR{31~downto~0}~13 ((_to (i 0)(i 63))(_to (i 0)(i 7))))))
		(_signal (_internal MEM_BUFFER MEM 0 18 (_architecture (_uni ((_others(_others(_others(i 2)))))))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(4)(6))(_sensitivity(0))(_read(1)(2)(3)(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavioral 1 -1
	)
)
I 000051 55 2255          1609518345348 behavioral
(_unit VHDL (data_mem 0 5 (behavioral 0 16 ))
	(_version va7)
	(_time 1609518345349 2021.01.01 19:55:45)
	(_source (\./../src/Cache.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code b7b5bae3b1e1e7a1b4b2f1edb2b1b2b1e3b1b3b1b6)
	(_entity
		(_time 1609518252626)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ADDR ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal OFFSET ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal WRITE_DATA ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal DATA ~STD_LOGIC_VECTOR{31~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal WRITE_EN ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal MEM 0 17 (_array ~STD_LOGIC_VECTOR{31~downto~0}~13 ((_to (i 0)(i 63))(_to (i 0)(i 7))))))
		(_signal (_internal MEM_BUFFER MEM 0 18 (_architecture (_uni ((_others(_others(_others(i 2)))))))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(4)(6))(_sensitivity(0))(_read(1)(2)(3)(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavioral 1 -1
	)
)
I 000051 55 1773          1609518345363 behavioral
(_unit VHDL (miss_or_hit 0 39 (behavioral 0 50 ))
	(_version va7)
	(_time 1609518345364 2021.01.01 19:55:45)
	(_source (\./../src/Cache.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code c7c59a92c99190d0c5c4819dc0c0c5c291c1cfc1ce)
	(_entity
		(_time 1609518345361)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{22~downto~0}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 22)(i 0))))))
		(_port (_internal TAG ~STD_LOGIC_VECTOR{22~downto~0}~12 0 41 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_port (_internal W0 ~STD_LOGIC_VECTOR{23~downto~0}~12 0 42 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~122 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_port (_internal W1 ~STD_LOGIC_VECTOR{23~downto~0}~122 0 43 (_entity (_in ))))
		(_port (_internal HIT ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_port (_internal W0_V ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal W1_V ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_process
			(line__53(_architecture 0 0 53 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)))))
			(line__54(_architecture 1 0 54 (_assignment (_simple)(_target(5))(_sensitivity(0)(2)))))
			(line__55(_architecture 2 0 55 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavioral 3 -1
	)
)
I 000051 55 2255          1609518357754 behavioral
(_unit VHDL (data_mem 0 5 (behavioral 0 16 ))
	(_version va7)
	(_time 1609518357755 2021.01.01 19:55:57)
	(_source (\./../src/Cache.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 2d2c7829787b7d3b2e286b77282b282b792b292b2c)
	(_entity
		(_time 1609518252626)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ADDR ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal OFFSET ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal WRITE_DATA ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal DATA ~STD_LOGIC_VECTOR{31~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal WRITE_EN ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal MEM 0 17 (_array ~STD_LOGIC_VECTOR{31~downto~0}~13 ((_to (i 0)(i 63))(_to (i 0)(i 7))))))
		(_signal (_internal MEM_BUFFER MEM 0 18 (_architecture (_uni ((_others(_others(_others(i 2)))))))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(4)(6))(_sensitivity(0))(_read(1)(2)(3)(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavioral 1 -1
	)
)
I 000051 55 1773          1609518357760 behavioral
(_unit VHDL (miss_or_hit 0 39 (behavioral 0 50 ))
	(_version va7)
	(_time 1609518357761 2021.01.01 19:55:57)
	(_source (\./../src/Cache.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 3d3c3838606b6a2a3f3e7b673a3a3f386b3b353b34)
	(_entity
		(_time 1609518345360)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{22~downto~0}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 22)(i 0))))))
		(_port (_internal TAG ~STD_LOGIC_VECTOR{22~downto~0}~12 0 41 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_port (_internal W0 ~STD_LOGIC_VECTOR{23~downto~0}~12 0 42 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~122 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_port (_internal W1 ~STD_LOGIC_VECTOR{23~downto~0}~122 0 43 (_entity (_in ))))
		(_port (_internal HIT ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_port (_internal W0_V ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal W1_V ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_process
			(line__53(_architecture 0 0 53 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)))))
			(line__54(_architecture 1 0 54 (_assignment (_simple)(_target(5))(_sensitivity(0)(2)))))
			(line__55(_architecture 2 0 55 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavioral 3 -1
	)
)
I 000051 55 2255          1609518417004 behavioral
(_unit VHDL (data_mem 0 5 (behavioral 0 16 ))
	(_version va7)
	(_time 1609518417005 2021.01.01 19:56:57)
	(_source (\./../src/Cache.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 9f9f9a90c8c9cf899c9ad9c59a999a99cb999b999e)
	(_entity
		(_time 1609518252626)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ADDR ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal OFFSET ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal WRITE_DATA ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal DATA ~STD_LOGIC_VECTOR{31~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal WRITE_EN ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal MEM 0 17 (_array ~STD_LOGIC_VECTOR{31~downto~0}~13 ((_to (i 0)(i 63))(_to (i 0)(i 7))))))
		(_signal (_internal MEM_BUFFER MEM 0 18 (_architecture (_uni ((_others(_others(_others(i 2)))))))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(4)(6))(_sensitivity(0))(_read(1)(2)(3)(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavioral 1 -1
	)
)
I 000051 55 1773          1609518417018 behavioral
(_unit VHDL (miss_or_hit 0 39 (behavioral 0 50 ))
	(_version va7)
	(_time 1609518417019 2021.01.01 19:56:57)
	(_source (\./../src/Cache.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code afaffaf8f0f9f8b8adace9f5a8a8adaaf9a9a7a9a6)
	(_entity
		(_time 1609518345360)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{22~downto~0}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 22)(i 0))))))
		(_port (_internal TAG ~STD_LOGIC_VECTOR{22~downto~0}~12 0 41 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_port (_internal W0 ~STD_LOGIC_VECTOR{23~downto~0}~12 0 42 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~122 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_port (_internal W1 ~STD_LOGIC_VECTOR{23~downto~0}~122 0 43 (_entity (_in ))))
		(_port (_internal HIT ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_port (_internal W0_V ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal W1_V ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_process
			(line__53(_architecture 0 0 53 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)))))
			(line__54(_architecture 1 0 54 (_assignment (_simple)(_target(5))(_sensitivity(0)(2)))))
			(line__55(_architecture 2 0 55 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavioral 3 -1
	)
)
I 000051 55 1801          1609518665892 behavioral
(_unit VHDL (miss_or_hit 0 39 (behavioral 1 16 ))
	(_version va7)
	(_time 1609518665893 2021.01.01 20:01:05)
	(_source (\./../src/Cache.vhd\(\./../src/Miss_or_hit.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code dadeda88828c8dcdd8d99c80ddddd8df8cdcd2dcd3)
	(_entity
		(_time 1609518345360)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{22~downto~0}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 22)(i 0))))))
		(_port (_internal TAG ~STD_LOGIC_VECTOR{22~downto~0}~12 0 41 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_port (_internal W0 ~STD_LOGIC_VECTOR{23~downto~0}~12 0 42 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~122 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_port (_internal W1 ~STD_LOGIC_VECTOR{23~downto~0}~122 0 43 (_entity (_in ))))
		(_port (_internal HIT ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_port (_internal W0_V ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal W1_V ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_process
			(line__19(_architecture 0 1 19 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)))))
			(line__20(_architecture 1 1 20 (_assignment (_simple)(_target(5))(_sensitivity(0)(2)))))
			(line__21(_architecture 2 1 21 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavioral 3 -1
	)
)
I 000051 55 2255          1609518669033 behavioral
(_unit VHDL (data_mem 0 5 (behavioral 0 16 ))
	(_version va7)
	(_time 1609518669034 2021.01.01 20:01:09)
	(_source (\./../src/Cache.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 1f1a4a1848494f091c1a59451a191a194b191b191e)
	(_entity
		(_time 1609518252626)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ADDR ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal OFFSET ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal WRITE_DATA ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal DATA ~STD_LOGIC_VECTOR{31~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal WRITE_EN ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal MEM 0 17 (_array ~STD_LOGIC_VECTOR{31~downto~0}~13 ((_to (i 0)(i 63))(_to (i 0)(i 7))))))
		(_signal (_internal MEM_BUFFER MEM 0 18 (_architecture (_uni ((_others(_others(_others(i 2)))))))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(4)(6))(_sensitivity(0))(_read(1)(2)(3)(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavioral 1 -1
	)
)
I 000051 55 1773          1609518669039 behavioral
(_unit VHDL (miss_or_hit 0 39 (behavioral 0 50 ))
	(_version va7)
	(_time 1609518669040 2021.01.01 20:01:09)
	(_source (\./../src/Cache.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 1f1a1a18404948081d1c594518181d1a4919171916)
	(_entity
		(_time 1609518345360)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{22~downto~0}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 22)(i 0))))))
		(_port (_internal TAG ~STD_LOGIC_VECTOR{22~downto~0}~12 0 41 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_port (_internal W0 ~STD_LOGIC_VECTOR{23~downto~0}~12 0 42 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~122 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_port (_internal W1 ~STD_LOGIC_VECTOR{23~downto~0}~122 0 43 (_entity (_in ))))
		(_port (_internal HIT ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_port (_internal W0_V ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal W1_V ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_process
			(line__53(_architecture 0 0 53 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)))))
			(line__54(_architecture 1 0 54 (_assignment (_simple)(_target(5))(_sensitivity(0)(2)))))
			(line__55(_architecture 2 0 55 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavioral 3 -1
	)
)
I 000051 55 1801          1609518669127 behavioral
(_unit VHDL (miss_or_hit 0 39 (behavioral 1 16 ))
	(_version va7)
	(_time 1609518669128 2021.01.01 20:01:09)
	(_source (\./../src/Cache.vhd\(\./../src/Miss_or_hit.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 7c79797d262a2b6b7e7f3a267b7b7e792a7a747a75)
	(_entity
		(_time 1609518345360)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{22~downto~0}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 22)(i 0))))))
		(_port (_internal TAG ~STD_LOGIC_VECTOR{22~downto~0}~12 0 41 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_port (_internal W0 ~STD_LOGIC_VECTOR{23~downto~0}~12 0 42 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~122 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_port (_internal W1 ~STD_LOGIC_VECTOR{23~downto~0}~122 0 43 (_entity (_in ))))
		(_port (_internal HIT ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_port (_internal W0_V ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal W1_V ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_process
			(line__19(_architecture 0 1 19 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)))))
			(line__20(_architecture 1 1 20 (_assignment (_simple)(_target(5))(_sensitivity(0)(2)))))
			(line__21(_architecture 2 1 21 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavioral 3 -1
	)
)
I 000051 55 2280          1609518669269 behavioral
(_unit VHDL (data_mem 0 5 (behavioral 1 16 ))
	(_version va7)
	(_time 1609518669270 2021.01.01 20:01:09)
	(_source (\./../src/Cache.vhd\(\./../src/Data_mem.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 090c5f0f015f591f0a0c4f530c0f0c0f5d0f0d0f08)
	(_entity
		(_time 1609518252626)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ADDR ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal OFFSET ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal WRITE_DATA ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal DATA ~STD_LOGIC_VECTOR{31~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal WRITE_EN ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 1 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal MEM 1 17 (_array ~STD_LOGIC_VECTOR{31~downto~0}~13 ((_to (i 0)(i 63))(_to (i 0)(i 7))))))
		(_signal (_internal MEM_BUFFER MEM 1 18 (_architecture (_uni ((_others(_others(_others(i 2)))))))))
		(_process
			(line__22(_architecture 0 1 22 (_process (_simple)(_target(6)(4))(_sensitivity(0))(_read(6)(1)(2)(3)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavioral 1 -1
	)
)
I 000051 55 5800          1609518746535 behavioral
(_unit VHDL (tag_valid 0 5 (behavioral 0 18 ))
	(_version va7)
	(_time 1609518746536 2021.01.01 20:02:26)
	(_source (\./../src/Tag_valid.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code eaebe6b9babdb9ffbeb8fcb0baecb9ece3eceeedee)
	(_entity
		(_time 1609518746533)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ADDR ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{22~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 22)(i 0))))))
		(_port (_internal WRITE_DATA ~STD_LOGIC_VECTOR{22~downto~0}~12 0 9 (_entity (_in ))))
		(_port (_internal WRITE_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal NOT_VALID ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_port (_internal OUTPUT ~STD_LOGIC_VECTOR{23~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_type (_internal MEM 0 19 (_array ~STD_LOGIC_VECTOR{23~downto~0}~13 ((_to (i 0)(i 63))))))
		(_signal (_internal MEM_BUFFER MEM 0 20 (_architecture (_uni ((_others(_others(i 2))))))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(6))(_sensitivity(0)(7)))))
			(line__26(_architecture 1 0 26 (_process (_target(7))(_sensitivity(4)(0)(1)(2)(3)(5))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(3 )
	)
	(_model . behavioral 2 -1
	)
)
I 000051 55 2255          1609519210254 behavioral
(_unit VHDL (data_mem 0 5 (behavioral 0 16 ))
	(_version va7)
	(_time 1609519210255 2021.01.01 20:10:10)
	(_source (\./../src/Cache.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 41401643411711574244071b444744471547454740)
	(_entity
		(_time 1609518252626)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ADDR ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal OFFSET ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal WRITE_DATA ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal DATA ~STD_LOGIC_VECTOR{31~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal WRITE_EN ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal MEM 0 17 (_array ~STD_LOGIC_VECTOR{31~downto~0}~13 ((_to (i 0)(i 63))(_to (i 0)(i 7))))))
		(_signal (_internal MEM_BUFFER MEM 0 18 (_architecture (_uni ((_others(_others(_others(i 2)))))))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(4)(6))(_sensitivity(0))(_read(1)(2)(3)(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavioral 1 -1
	)
)
I 000051 55 1773          1609519210260 behavioral
(_unit VHDL (miss_or_hit 0 39 (behavioral 0 50 ))
	(_version va7)
	(_time 1609519210261 2021.01.01 20:10:10)
	(_source (\./../src/Cache.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 41404643491716564342071b464643441747494748)
	(_entity
		(_time 1609518345360)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{22~downto~0}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 22)(i 0))))))
		(_port (_internal TAG ~STD_LOGIC_VECTOR{22~downto~0}~12 0 41 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_port (_internal W0 ~STD_LOGIC_VECTOR{23~downto~0}~12 0 42 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~122 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_port (_internal W1 ~STD_LOGIC_VECTOR{23~downto~0}~122 0 43 (_entity (_in ))))
		(_port (_internal HIT ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_port (_internal W0_V ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal W1_V ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_process
			(line__53(_architecture 0 0 53 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)))))
			(line__54(_architecture 1 0 54 (_assignment (_simple)(_target(5))(_sensitivity(0)(2)))))
			(line__55(_architecture 2 0 55 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavioral 3 -1
	)
)
I 000051 55 1801          1609519277348 behavioral
(_unit VHDL (miss_or_hit 0 39 (behavioral 1 16 ))
	(_version va7)
	(_time 1609519277349 2021.01.01 20:11:17)
	(_source (\./../src/Cache.vhd\(\./../src/Miss_or_hit.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 57590154590100405554110d5050555201515f515e)
	(_entity
		(_time 1609518345360)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{22~downto~0}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 22)(i 0))))))
		(_port (_internal TAG ~STD_LOGIC_VECTOR{22~downto~0}~12 0 41 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_port (_internal W0 ~STD_LOGIC_VECTOR{23~downto~0}~12 0 42 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~122 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_port (_internal W1 ~STD_LOGIC_VECTOR{23~downto~0}~122 0 43 (_entity (_in ))))
		(_port (_internal HIT ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_port (_internal W0_V ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal W1_V ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_process
			(line__19(_architecture 0 1 19 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)))))
			(line__20(_architecture 1 1 20 (_assignment (_simple)(_target(5))(_sensitivity(0)(2)))))
			(line__21(_architecture 2 1 21 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavioral 3 -1
	)
)
I 000051 55 2280          1609519277471 behavioral
(_unit VHDL (data_mem 0 5 (behavioral 1 16 ))
	(_version va7)
	(_time 1609519277472 2021.01.01 20:11:17)
	(_source (\./../src/Cache.vhd\(\./../src/Data_mem.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code d4dad286d18284c2d7d1928ed1d2d1d280d2d0d2d5)
	(_entity
		(_time 1609518252626)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ADDR ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal OFFSET ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal WRITE_DATA ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal DATA ~STD_LOGIC_VECTOR{31~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal WRITE_EN ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 1 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal MEM 1 17 (_array ~STD_LOGIC_VECTOR{31~downto~0}~13 ((_to (i 0)(i 63))(_to (i 0)(i 7))))))
		(_signal (_internal MEM_BUFFER MEM 1 18 (_architecture (_uni ((_others(_others(_others(i 2)))))))))
		(_process
			(line__22(_architecture 0 1 22 (_process (_simple)(_target(4)(6))(_sensitivity(0))(_read(1)(2)(3)(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavioral 1 -1
	)
)
I 000051 55 1801          1609519316754 behavioral
(_unit VHDL (miss_or_hit 0 39 (behavioral 1 16 ))
	(_version va7)
	(_time 1609519316755 2021.01.01 20:11:56)
	(_source (\./../src/Cache.vhd\(\./../src/Miss_or_hit.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 45424247491312524746031f4242474013434d434c)
	(_entity
		(_time 1609518345360)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{22~downto~0}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 22)(i 0))))))
		(_port (_internal TAG ~STD_LOGIC_VECTOR{22~downto~0}~12 0 41 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_port (_internal W0 ~STD_LOGIC_VECTOR{23~downto~0}~12 0 42 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~122 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_port (_internal W1 ~STD_LOGIC_VECTOR{23~downto~0}~122 0 43 (_entity (_in ))))
		(_port (_internal HIT ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_port (_internal W0_V ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal W1_V ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_process
			(line__19(_architecture 0 1 19 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)))))
			(line__20(_architecture 1 1 20 (_assignment (_simple)(_target(5))(_sensitivity(0)(2)))))
			(line__21(_architecture 2 1 21 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavioral 3 -1
	)
)
I 000051 55 5800          1609519316846 behavioral
(_unit VHDL (tag_valid 0 5 (behavioral 0 18 ))
	(_version va7)
	(_time 1609519316847 2021.01.01 20:11:56)
	(_source (\./../src/Tag_valid.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code a3a5f4f4a1f4f0b6f7f1b5f9f3a5f0a5aaa5a7a4a7)
	(_entity
		(_time 1609518746532)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ADDR ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{22~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 22)(i 0))))))
		(_port (_internal WRITE_DATA ~STD_LOGIC_VECTOR{22~downto~0}~12 0 9 (_entity (_in ))))
		(_port (_internal WRITE_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal NOT_VALID ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_port (_internal OUTPUT ~STD_LOGIC_VECTOR{23~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_type (_internal MEM 0 19 (_array ~STD_LOGIC_VECTOR{23~downto~0}~13 ((_to (i 0)(i 63))))))
		(_signal (_internal MEM_BUFFER MEM 0 20 (_architecture (_uni ((_others(_others(i 2))))))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(6))(_sensitivity(0)(7)))))
			(line__26(_architecture 1 0 26 (_process (_target(7))(_sensitivity(4)(0)(1)(2)(3)(5))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(3 )
	)
	(_model . behavioral 2 -1
	)
)
I 000051 55 2280          1609519316939 behavioral
(_unit VHDL (data_mem 0 5 (behavioral 1 16 ))
	(_version va7)
	(_time 1609519316940 2021.01.01 20:11:56)
	(_source (\./../src/Cache.vhd\(\./../src/Data_mem.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 01065107015751170204475b040704075507050700)
	(_entity
		(_time 1609518252626)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ADDR ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal OFFSET ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal WRITE_DATA ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal DATA ~STD_LOGIC_VECTOR{31~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal WRITE_EN ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 1 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal MEM 1 17 (_array ~STD_LOGIC_VECTOR{31~downto~0}~13 ((_to (i 0)(i 63))(_to (i 0)(i 7))))))
		(_signal (_internal MEM_BUFFER MEM 1 18 (_architecture (_uni ((_others(_others(_others(i 2)))))))))
		(_process
			(line__22(_architecture 0 1 22 (_process (_simple)(_target(4)(6))(_sensitivity(0))(_read(1)(2)(3)(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavioral 1 -1
	)
)
I 000051 55 1801          1609520093457 behavioral
(_unit VHDL (miss_or_hit 0 39 (behavioral 1 16 ))
	(_version va7)
	(_time 1609520093458 2021.01.01 20:24:53)
	(_source (\./../src/Cache.vhd\(\./../src/Miss_or_hit.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 45151747491312524746031f4242474013434d434c)
	(_entity
		(_time 1609518345360)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{22~downto~0}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 22)(i 0))))))
		(_port (_internal TAG ~STD_LOGIC_VECTOR{22~downto~0}~12 0 41 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_port (_internal W0 ~STD_LOGIC_VECTOR{23~downto~0}~12 0 42 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~122 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_port (_internal W1 ~STD_LOGIC_VECTOR{23~downto~0}~122 0 43 (_entity (_in ))))
		(_port (_internal HIT ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_port (_internal W0_V ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal W1_V ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_process
			(line__19(_architecture 0 1 19 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)))))
			(line__20(_architecture 1 1 20 (_assignment (_simple)(_target(5))(_sensitivity(0)(2)))))
			(line__21(_architecture 2 1 21 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavioral 3 -1
	)
)
I 000051 55 5800          1609520093549 behavioral
(_unit VHDL (tag_valid 0 5 (behavioral 0 18 ))
	(_version va7)
	(_time 1609520093550 2021.01.01 20:24:53)
	(_source (\./../src/Tag_valid.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code a2f3a0f5a1f5f1b7f6f0b4f8f2a4f1a4aba4a6a5a6)
	(_entity
		(_time 1609518746532)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ADDR ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{22~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 22)(i 0))))))
		(_port (_internal WRITE_DATA ~STD_LOGIC_VECTOR{22~downto~0}~12 0 9 (_entity (_in ))))
		(_port (_internal WRITE_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal NOT_VALID ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_port (_internal OUTPUT ~STD_LOGIC_VECTOR{23~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_type (_internal MEM 0 19 (_array ~STD_LOGIC_VECTOR{23~downto~0}~13 ((_to (i 0)(i 63))))))
		(_signal (_internal MEM_BUFFER MEM 0 20 (_architecture (_uni ((_others(_others(i 2))))))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(6))(_sensitivity(0)(7)))))
			(line__26(_architecture 1 0 26 (_process (_target(7))(_sensitivity(4)(0)(1)(2)(3)(5))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(3 )
	)
	(_model . behavioral 2 -1
	)
)
I 000051 55 2280          1609520093627 behavioral
(_unit VHDL (data_mem 0 5 (behavioral 1 16 ))
	(_version va7)
	(_time 1609520093628 2021.01.01 20:24:53)
	(_source (\./../src/Cache.vhd\(\./../src/Data_mem.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code f0a0f2a0f1a6a0e6f3f5b6aaf5f6f5f6a4f6f4f6f1)
	(_entity
		(_time 1609518252626)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ADDR ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal OFFSET ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal WRITE_DATA ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal DATA ~STD_LOGIC_VECTOR{31~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal WRITE_EN ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 1 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal MEM 1 17 (_array ~STD_LOGIC_VECTOR{31~downto~0}~13 ((_to (i 0)(i 63))(_to (i 0)(i 7))))))
		(_signal (_internal MEM_BUFFER MEM 1 18 (_architecture (_uni ((_others(_others(_others(i 2)))))))))
		(_process
			(line__22(_architecture 0 1 22 (_process (_simple)(_target(4)(6))(_sensitivity(0))(_read(1)(2)(3)(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavioral 1 -1
	)
)
I 000051 55 1801          1609520108735 behavioral
(_unit VHDL (miss_or_hit 0 39 (behavioral 1 16 ))
	(_version va7)
	(_time 1609520108736 2021.01.01 20:25:08)
	(_source (\./../src/Cache.vhd\(\./../src/Miss_or_hit.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code f6f3a3a6f9a0a1e1f4f5b0acf1f1f4f3a0f0fef0ff)
	(_entity
		(_time 1609518345360)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{22~downto~0}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 22)(i 0))))))
		(_port (_internal TAG ~STD_LOGIC_VECTOR{22~downto~0}~12 0 41 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_port (_internal W0 ~STD_LOGIC_VECTOR{23~downto~0}~12 0 42 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~122 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_port (_internal W1 ~STD_LOGIC_VECTOR{23~downto~0}~122 0 43 (_entity (_in ))))
		(_port (_internal HIT ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_port (_internal W0_V ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal W1_V ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_process
			(line__19(_architecture 0 1 19 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)))))
			(line__20(_architecture 1 1 20 (_assignment (_simple)(_target(5))(_sensitivity(0)(2)))))
			(line__21(_architecture 2 1 21 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavioral 3 -1
	)
)
I 000051 55 5800          1609520108814 behavioral
(_unit VHDL (tag_valid 0 5 (behavioral 0 18 ))
	(_version va7)
	(_time 1609520108815 2021.01.01 20:25:08)
	(_source (\./../src/Tag_valid.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 44404246411317511016521e144217424d42404340)
	(_entity
		(_time 1609518746532)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ADDR ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{22~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 22)(i 0))))))
		(_port (_internal WRITE_DATA ~STD_LOGIC_VECTOR{22~downto~0}~12 0 9 (_entity (_in ))))
		(_port (_internal WRITE_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal NOT_VALID ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_port (_internal OUTPUT ~STD_LOGIC_VECTOR{23~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_type (_internal MEM 0 19 (_array ~STD_LOGIC_VECTOR{23~downto~0}~13 ((_to (i 0)(i 63))))))
		(_signal (_internal MEM_BUFFER MEM 0 20 (_architecture (_uni ((_others(_others(i 2))))))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(6))(_sensitivity(0)(7)))))
			(line__26(_architecture 1 0 26 (_process (_target(7))(_sensitivity(4)(0)(1)(2)(3)(5))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(3 )
	)
	(_model . behavioral 2 -1
	)
)
I 000051 55 2280          1609520108892 behavioral
(_unit VHDL (data_mem 0 5 (behavioral 1 16 ))
	(_version va7)
	(_time 1609520108893 2021.01.01 20:25:08)
	(_source (\./../src/Cache.vhd\(\./../src/Data_mem.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 9297949d91c4c2849197d4c897949794c694969493)
	(_entity
		(_time 1609518252626)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ADDR ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal OFFSET ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal WRITE_DATA ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal DATA ~STD_LOGIC_VECTOR{31~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal WRITE_EN ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 1 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal MEM 1 17 (_array ~STD_LOGIC_VECTOR{31~downto~0}~13 ((_to (i 0)(i 63))(_to (i 0)(i 7))))))
		(_signal (_internal MEM_BUFFER MEM 1 18 (_architecture (_uni ((_others(_others(_others(i 2)))))))))
		(_process
			(line__22(_architecture 0 1 22 (_process (_simple)(_target(4)(6))(_sensitivity(0))(_read(1)(2)(3)(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavioral 1 -1
	)
)
I 000051 55 1801          1609520204642 behavioral
(_unit VHDL (miss_or_hit 0 39 (behavioral 1 16 ))
	(_version va7)
	(_time 1609520204643 2021.01.01 20:26:44)
	(_source (\./../src/Cache.vhd\(\./../src/Miss_or_hit.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 98cfc49799cecf8f9a9bdec29f9f9a9dce9e909e91)
	(_entity
		(_time 1609518345360)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{22~downto~0}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 22)(i 0))))))
		(_port (_internal TAG ~STD_LOGIC_VECTOR{22~downto~0}~12 0 41 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_port (_internal W0 ~STD_LOGIC_VECTOR{23~downto~0}~12 0 42 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~122 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_port (_internal W1 ~STD_LOGIC_VECTOR{23~downto~0}~122 0 43 (_entity (_in ))))
		(_port (_internal HIT ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_port (_internal W0_V ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal W1_V ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_process
			(line__19(_architecture 0 1 19 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)))))
			(line__20(_architecture 1 1 20 (_assignment (_simple)(_target(5))(_sensitivity(0)(2)))))
			(line__21(_architecture 2 1 21 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavioral 3 -1
	)
)
I 000051 55 5800          1609520204721 behavioral
(_unit VHDL (tag_valid 0 5 (behavioral 0 18 ))
	(_version va7)
	(_time 1609520204722 2021.01.01 20:26:44)
	(_source (\./../src/Tag_valid.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code e6b0eab5e1b1b5f3b2b4f0bcb6e0b5e0efe0e2e1e2)
	(_entity
		(_time 1609518746532)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ADDR ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{22~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 22)(i 0))))))
		(_port (_internal WRITE_DATA ~STD_LOGIC_VECTOR{22~downto~0}~12 0 9 (_entity (_in ))))
		(_port (_internal WRITE_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal NOT_VALID ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_port (_internal OUTPUT ~STD_LOGIC_VECTOR{23~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_type (_internal MEM 0 19 (_array ~STD_LOGIC_VECTOR{23~downto~0}~13 ((_to (i 0)(i 63))))))
		(_signal (_internal MEM_BUFFER MEM 0 20 (_architecture (_uni ((_others(_others(i 2))))))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(6))(_sensitivity(0)(7)))))
			(line__26(_architecture 1 0 26 (_process (_target(7))(_sensitivity(4)(0)(1)(2)(3)(5))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(3 )
	)
	(_model . behavioral 2 -1
	)
)
I 000051 55 2258          1609520204799 behavioral
(_unit VHDL (data_mem 0 5 (behavioral 0 16 ))
	(_version va7)
	(_time 1609520204800 2021.01.01 20:26:44)
	(_source (\./../src/Data_mem.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 34633931316264223731726e313231326032303235)
	(_entity
		(_time 1609520204783)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ADDR ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal OFFSET ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal WRITE_DATA ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10 (_entity (_in ))))
		(_port (_internal WRITE_EN ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal DATA ~STD_LOGIC_VECTOR{31~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal MEM 0 17 (_array ~STD_LOGIC_VECTOR{31~downto~0}~13 ((_to (i 0)(i 63))(_to (i 0)(i 7))))))
		(_signal (_internal MEM_BUFFER MEM 0 18 (_architecture (_uni ((_others(_others(_others(i 2)))))))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(5)(6))(_sensitivity(0))(_read(1)(2)(3)(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavioral 1 -1
	)
)
I 000051 55 8709          1609520277582 behavioral
(_unit VHDL (cache 0 5 (behavioral 0 17 ))
	(_version va7)
	(_time 1609520277583 2021.01.01 20:27:57)
	(_source (\./../src/Cache.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 82d7848c81d5d5948f8797d8d084838481848a8487)
	(_entity
		(_time 1609519277314)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(DATA_MEM
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal ADDR ~STD_LOGIC_VECTOR{5~downto~0}~138 0 45 (_entity (_in ))))
				(_port (_internal OFFSET ~STD_LOGIC_VECTOR{2~downto~0}~13 0 46 (_entity (_in ))))
				(_port (_internal WRITE_DATA ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47 (_entity (_in ))))
				(_port (_internal WRITE_EN ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal DATA ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 49 (_entity (_out ))))
			)
		)
		(TAG_VALID
			(_object
				(_port (_internal ADDR ~STD_LOGIC_VECTOR{5~downto~0}~13 0 32 (_entity (_in ))))
				(_port (_internal WRITE_DATA ~STD_LOGIC_VECTOR{22~downto~0}~134 0 33 (_entity (_in ))))
				(_port (_internal WRITE_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal NOT_VALID ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal OUTPUT ~STD_LOGIC_VECTOR{23~downto~0}~136 0 38 (_entity (_out ))))
			)
		)
		(MISS_OR_HIT
			(_object
				(_port (_internal TAG ~STD_LOGIC_VECTOR{22~downto~0}~13 0 21 (_entity (_in ))))
				(_port (_internal W0 ~STD_LOGIC_VECTOR{23~downto~0}~13 0 22 (_entity (_in ))))
				(_port (_internal W1 ~STD_LOGIC_VECTOR{23~downto~0}~132 0 23 (_entity (_in ))))
				(_port (_internal HIT ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal W0_V ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
				(_port (_internal W1_V ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
	)
	(_instantiation Way0DA 0 70 (_component DATA_MEM )
		(_port
			((CLK)(CLK))
			((ADDR)(CACH_ADDR))
			((OFFSET)(CACH_OFFSET))
			((WRITE_DATA)(WRITE_DATA))
			((WRITE_EN)(WRITE_ENABLE0))
			((DATA)(DM0_OUT))
		)
		(_use (_entity . DATA_MEM)
		)
	)
	(_instantiation Way1DA 0 71 (_component DATA_MEM )
		(_port
			((CLK)(CLK))
			((ADDR)(CACH_ADDR))
			((OFFSET)(CACH_OFFSET))
			((WRITE_DATA)(WRITE_DATA))
			((WRITE_EN)(WRITE_ENABLE1))
			((DATA)(DM1_OUT))
		)
		(_use (_entity . DATA_MEM)
		)
	)
	(_instantiation Way0TV 0 73 (_component TAG_VALID )
		(_port
			((ADDR)(CACH_ADDR))
			((WRITE_DATA)(CACH_TAG))
			((WRITE_ENABLE)(WRITE_ENABLE0))
			((NOT_VALID)(NOT_VALID))
			((CLK)(CLK))
			((RESET)(RESET))
			((OUTPUT)(TV0_OUT))
		)
		(_use (_entity . TAG_VALID)
		)
	)
	(_instantiation Way1TV 0 74 (_component TAG_VALID )
		(_port
			((ADDR)(CACH_ADDR))
			((WRITE_DATA)(CACH_TAG))
			((WRITE_ENABLE)(WRITE_ENABLE1))
			((NOT_VALID)(NOT_VALID))
			((CLK)(CLK))
			((RESET)(RESET))
			((OUTPUT)(TV1_OUT))
		)
		(_use (_entity . TAG_VALID)
		)
	)
	(_instantiation MHL 0 76 (_component MISS_OR_HIT )
		(_port
			((TAG)(CACH_TAG))
			((W0)(TV0_OUT))
			((W1)(TV1_OUT))
			((HIT)(HIT_R))
			((W0_V)(HIT_R0))
			((W1_V)(HIT_R1))
		)
		(_use (_entity . MISS_OR_HIT)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal WRITE_ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal WRITE_ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal ADDR ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal WRITE_DATA ~STD_LOGIC_VECTOR{31~downto~0}~122 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal DATA ~STD_LOGIC_VECTOR{31~downto~0}~124 0 12 (_entity (_out ))))
		(_port (_internal HIT ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{22~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 22)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{22~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 22)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~138 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal CACH_OFFSET ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 53 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~3}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 3))))))
		(_signal (_internal CACH_ADDR ~STD_LOGIC_VECTOR{8~downto~3}~13 0 54 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~9}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 9))))))
		(_signal (_internal CACH_TAG ~STD_LOGIC_VECTOR{31~downto~9}~13 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal DM0_OUT ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 57 (_architecture (_uni ))))
		(_signal (_internal DM1_OUT ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~1316 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal TV0_OUT ~STD_LOGIC_VECTOR{23~downto~0}~1316 0 59 (_architecture (_uni ))))
		(_signal (_internal TV1_OUT ~STD_LOGIC_VECTOR{23~downto~0}~1316 0 59 (_architecture (_uni ))))
		(_signal (_internal HIT_R ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal HIT_R0 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal HIT_R1 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal NOT_VALID ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_alias((CACH_OFFSET)(ADDR(d_2_0))))(_target(7))(_sensitivity(3(d_2_0))))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_alias((CACH_ADDR)(ADDR(d_8_3))))(_target(8))(_sensitivity(3(d_8_3))))))
			(line__68(_architecture 2 0 68 (_assignment (_simple)(_alias((CACH_TAG)(ADDR(d_31_9))))(_target(9))(_sensitivity(3(d_31_9))))))
			(line__78(_architecture 3 0 78 (_assignment (_simple)(_target(5))(_sensitivity(10)(11)(15)(16)))))
			(line__82(_architecture 4 0 82 (_assignment (_simple)(_target(6))(_sensitivity(15)(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 )
	)
	(_model . behavioral 5 -1
	)
)
I 000051 55 1801          1609520277689 behavioral
(_unit VHDL (miss_or_hit 0 39 (behavioral 1 16 ))
	(_version va7)
	(_time 1609520277690 2021.01.01 20:27:57)
	(_source (\./../src/Cache.vhd\(\./../src/Miss_or_hit.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code efbabebcb0b9b8f8edeca9b5e8e8edeab9e9e7e9e6)
	(_entity
		(_time 1609518345360)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{22~downto~0}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 22)(i 0))))))
		(_port (_internal TAG ~STD_LOGIC_VECTOR{22~downto~0}~12 0 41 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_port (_internal W0 ~STD_LOGIC_VECTOR{23~downto~0}~12 0 42 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~122 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_port (_internal W1 ~STD_LOGIC_VECTOR{23~downto~0}~122 0 43 (_entity (_in ))))
		(_port (_internal HIT ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_port (_internal W0_V ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal W1_V ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_process
			(line__19(_architecture 0 1 19 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)))))
			(line__20(_architecture 1 1 20 (_assignment (_simple)(_target(5))(_sensitivity(0)(2)))))
			(line__21(_architecture 2 1 21 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavioral 3 -1
	)
)
I 000051 55 5800          1609520277783 behavioral
(_unit VHDL (tag_valid 0 5 (behavioral 0 18 ))
	(_version va7)
	(_time 1609520277784 2021.01.01 20:27:57)
	(_source (\./../src/Tag_valid.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 4d194f4f181a1e58191f5b171d4b1e4b444b494a49)
	(_entity
		(_time 1609518746532)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ADDR ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{22~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 22)(i 0))))))
		(_port (_internal WRITE_DATA ~STD_LOGIC_VECTOR{22~downto~0}~12 0 9 (_entity (_in ))))
		(_port (_internal WRITE_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal NOT_VALID ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_port (_internal OUTPUT ~STD_LOGIC_VECTOR{23~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_type (_internal MEM 0 19 (_array ~STD_LOGIC_VECTOR{23~downto~0}~13 ((_to (i 0)(i 63))))))
		(_signal (_internal MEM_BUFFER MEM 0 20 (_architecture (_uni ((_others(_others(i 2))))))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(6))(_sensitivity(0)(7)))))
			(line__26(_architecture 1 0 26 (_process (_target(7))(_sensitivity(4)(0)(1)(2)(3)(5))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(3 )
	)
	(_model . behavioral 2 -1
	)
)
I 000051 55 2258          1609520277861 behavioral
(_unit VHDL (data_mem 0 5 (behavioral 0 16 ))
	(_version va7)
	(_time 1609520277862 2021.01.01 20:27:57)
	(_source (\./../src/Data_mem.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 9bce9994c8cdcb8d989eddc19e9d9e9dcf9d9f9d9a)
	(_entity
		(_time 1609520204782)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ADDR ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal OFFSET ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal WRITE_DATA ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10 (_entity (_in ))))
		(_port (_internal WRITE_EN ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal DATA ~STD_LOGIC_VECTOR{31~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal MEM 0 17 (_array ~STD_LOGIC_VECTOR{31~downto~0}~13 ((_to (i 0)(i 63))(_to (i 0)(i 7))))))
		(_signal (_internal MEM_BUFFER MEM 0 18 (_architecture (_uni ((_others(_others(_others(i 2)))))))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(5)(6))(_sensitivity(0))(_read(1)(2)(3)(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavioral 1 -1
	)
)
I 000051 55 8709          1609520320721 behavioral
(_unit VHDL (cache 0 5 (behavioral 0 17 ))
	(_version va7)
	(_time 1609520320722 2021.01.01 20:28:40)
	(_source (\./../src/Cache.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 06065000015151100b03135c5400070005000e0003)
	(_entity
		(_time 1609519277314)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(DATA_MEM
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal ADDR ~STD_LOGIC_VECTOR{5~downto~0}~138 0 45 (_entity (_in ))))
				(_port (_internal OFFSET ~STD_LOGIC_VECTOR{2~downto~0}~13 0 46 (_entity (_in ))))
				(_port (_internal WRITE_DATA ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47 (_entity (_in ))))
				(_port (_internal WRITE_EN ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal DATA ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 49 (_entity (_out ))))
			)
		)
		(TAG_VALID
			(_object
				(_port (_internal ADDR ~STD_LOGIC_VECTOR{5~downto~0}~13 0 32 (_entity (_in ))))
				(_port (_internal WRITE_DATA ~STD_LOGIC_VECTOR{22~downto~0}~134 0 33 (_entity (_in ))))
				(_port (_internal WRITE_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal NOT_VALID ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal OUTPUT ~STD_LOGIC_VECTOR{23~downto~0}~136 0 38 (_entity (_out ))))
			)
		)
		(MISS_OR_HIT
			(_object
				(_port (_internal TAG ~STD_LOGIC_VECTOR{22~downto~0}~13 0 21 (_entity (_in ))))
				(_port (_internal W0 ~STD_LOGIC_VECTOR{23~downto~0}~13 0 22 (_entity (_in ))))
				(_port (_internal W1 ~STD_LOGIC_VECTOR{23~downto~0}~132 0 23 (_entity (_in ))))
				(_port (_internal HIT ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal W0_V ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
				(_port (_internal W1_V ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
	)
	(_instantiation Way0DA 0 70 (_component DATA_MEM )
		(_port
			((CLK)(CLK))
			((ADDR)(CACH_ADDR))
			((OFFSET)(CACH_OFFSET))
			((WRITE_DATA)(WRITE_DATA))
			((WRITE_EN)(WRITE_ENABLE0))
			((DATA)(DM0_OUT))
		)
		(_use (_entity . DATA_MEM)
		)
	)
	(_instantiation Way1DA 0 71 (_component DATA_MEM )
		(_port
			((CLK)(CLK))
			((ADDR)(CACH_ADDR))
			((OFFSET)(CACH_OFFSET))
			((WRITE_DATA)(WRITE_DATA))
			((WRITE_EN)(WRITE_ENABLE1))
			((DATA)(DM1_OUT))
		)
		(_use (_entity . DATA_MEM)
		)
	)
	(_instantiation Way0TV 0 73 (_component TAG_VALID )
		(_port
			((ADDR)(CACH_ADDR))
			((WRITE_DATA)(CACH_TAG))
			((WRITE_ENABLE)(WRITE_ENABLE0))
			((NOT_VALID)(NOT_VALID))
			((CLK)(CLK))
			((RESET)(RESET))
			((OUTPUT)(TV0_OUT))
		)
		(_use (_entity . TAG_VALID)
		)
	)
	(_instantiation Way1TV 0 74 (_component TAG_VALID )
		(_port
			((ADDR)(CACH_ADDR))
			((WRITE_DATA)(CACH_TAG))
			((WRITE_ENABLE)(WRITE_ENABLE1))
			((NOT_VALID)(NOT_VALID))
			((CLK)(CLK))
			((RESET)(RESET))
			((OUTPUT)(TV1_OUT))
		)
		(_use (_entity . TAG_VALID)
		)
	)
	(_instantiation MHL 0 76 (_component MISS_OR_HIT )
		(_port
			((TAG)(CACH_TAG))
			((W0)(TV0_OUT))
			((W1)(TV1_OUT))
			((HIT)(HIT_R))
			((W0_V)(HIT_R0))
			((W1_V)(HIT_R1))
		)
		(_use (_entity . MISS_OR_HIT)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal WRITE_ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal WRITE_ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal ADDR ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal WRITE_DATA ~STD_LOGIC_VECTOR{31~downto~0}~122 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal DATA ~STD_LOGIC_VECTOR{31~downto~0}~124 0 12 (_entity (_out ))))
		(_port (_internal HIT ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{22~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 22)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{22~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 22)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~138 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal CACH_OFFSET ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 53 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~3}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 3))))))
		(_signal (_internal CACH_ADDR ~STD_LOGIC_VECTOR{8~downto~3}~13 0 54 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~9}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 9))))))
		(_signal (_internal CACH_TAG ~STD_LOGIC_VECTOR{31~downto~9}~13 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal DM0_OUT ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 57 (_architecture (_uni ))))
		(_signal (_internal DM1_OUT ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~1316 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal TV0_OUT ~STD_LOGIC_VECTOR{23~downto~0}~1316 0 59 (_architecture (_uni ))))
		(_signal (_internal TV1_OUT ~STD_LOGIC_VECTOR{23~downto~0}~1316 0 59 (_architecture (_uni ))))
		(_signal (_internal HIT_R ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal HIT_R0 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal HIT_R1 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal NOT_VALID ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_alias((CACH_OFFSET)(ADDR(d_2_0))))(_target(7))(_sensitivity(3(d_2_0))))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_alias((CACH_ADDR)(ADDR(d_8_3))))(_target(8))(_sensitivity(3(d_8_3))))))
			(line__68(_architecture 2 0 68 (_assignment (_simple)(_alias((CACH_TAG)(ADDR(d_31_9))))(_target(9))(_sensitivity(3(d_31_9))))))
			(line__78(_architecture 3 0 78 (_assignment (_simple)(_target(5))(_sensitivity(10)(11)(15)(16)))))
			(line__82(_architecture 4 0 82 (_assignment (_simple)(_target(6))(_sensitivity(15)(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 )
	)
	(_model . behavioral 5 -1
	)
)
I 000051 55 1801          1609520320802 behavioral
(_unit VHDL (miss_or_hit 0 39 (behavioral 1 16 ))
	(_version va7)
	(_time 1609520320803 2021.01.01 20:28:40)
	(_source (\./../src/Cache.vhd\(\./../src/Miss_or_hit.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 54545557590203435657120e5353565102525c525d)
	(_entity
		(_time 1609518345360)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{22~downto~0}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 22)(i 0))))))
		(_port (_internal TAG ~STD_LOGIC_VECTOR{22~downto~0}~12 0 41 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_port (_internal W0 ~STD_LOGIC_VECTOR{23~downto~0}~12 0 42 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~122 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_port (_internal W1 ~STD_LOGIC_VECTOR{23~downto~0}~122 0 43 (_entity (_in ))))
		(_port (_internal HIT ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_port (_internal W0_V ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal W1_V ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_process
			(line__19(_architecture 0 1 19 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)))))
			(line__20(_architecture 1 1 20 (_assignment (_simple)(_target(5))(_sensitivity(0)(2)))))
			(line__21(_architecture 2 1 21 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavioral 3 -1
	)
)
I 000051 55 5800          1609520320863 behavioral
(_unit VHDL (tag_valid 0 5 (behavioral 0 18 ))
	(_version va7)
	(_time 1609520320864 2021.01.01 20:28:40)
	(_source (\./../src/Tag_valid.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 9392c29c91c4c086c7c185c9c395c0959a95979497)
	(_entity
		(_time 1609518746532)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ADDR ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{22~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 22)(i 0))))))
		(_port (_internal WRITE_DATA ~STD_LOGIC_VECTOR{22~downto~0}~12 0 9 (_entity (_in ))))
		(_port (_internal WRITE_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal NOT_VALID ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_port (_internal OUTPUT ~STD_LOGIC_VECTOR{23~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_type (_internal MEM 0 19 (_array ~STD_LOGIC_VECTOR{23~downto~0}~13 ((_to (i 0)(i 63))))))
		(_signal (_internal MEM_BUFFER MEM 0 20 (_architecture (_uni ((_others(_others(i 2))))))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(6))(_sensitivity(0)(7)))))
			(line__26(_architecture 1 0 26 (_process (_target(7))(_sensitivity(4)(0)(1)(2)(3)(5))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(3 )
	)
	(_model . behavioral 2 -1
	)
)
I 000051 55 2258          1609520320926 behavioral
(_unit VHDL (data_mem 0 5 (behavioral 0 16 ))
	(_version va7)
	(_time 1609520320927 2021.01.01 20:28:40)
	(_source (\./../src/Data_mem.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code d1d18083d18781c7d2d4978bd4d7d4d785d7d5d7d0)
	(_entity
		(_time 1609520204782)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ADDR ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal OFFSET ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal WRITE_DATA ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10 (_entity (_in ))))
		(_port (_internal WRITE_EN ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal DATA ~STD_LOGIC_VECTOR{31~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal MEM 0 17 (_array ~STD_LOGIC_VECTOR{31~downto~0}~13 ((_to (i 0)(i 63))(_to (i 0)(i 7))))))
		(_signal (_internal MEM_BUFFER MEM 0 18 (_architecture (_uni ((_others(_others(_others(i 2)))))))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(5)(6))(_sensitivity(0))(_read(1)(2)(3)(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavioral 1 -1
	)
)
I 000051 55 8709          1609521526816 behavioral
(_unit VHDL (cache 0 5 (behavioral 0 17 ))
	(_version va7)
	(_time 1609521526817 2021.01.01 20:48:46)
	(_source (\./../src/Cache.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 54065257510303425951410e0652555257525c5251)
	(_entity
		(_time 1609519277314)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(DATA_MEM
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal ADDR ~STD_LOGIC_VECTOR{5~downto~0}~138 0 45 (_entity (_in ))))
				(_port (_internal OFFSET ~STD_LOGIC_VECTOR{2~downto~0}~13 0 46 (_entity (_in ))))
				(_port (_internal WRITE_DATA ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47 (_entity (_in ))))
				(_port (_internal WRITE_EN ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal DATA ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 49 (_entity (_out ))))
			)
		)
		(TAG_VALID
			(_object
				(_port (_internal ADDR ~STD_LOGIC_VECTOR{5~downto~0}~13 0 32 (_entity (_in ))))
				(_port (_internal WRITE_DATA ~STD_LOGIC_VECTOR{22~downto~0}~134 0 33 (_entity (_in ))))
				(_port (_internal WRITE_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal NOT_VALID ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal OUTPUT ~STD_LOGIC_VECTOR{23~downto~0}~136 0 38 (_entity (_out ))))
			)
		)
		(MISS_OR_HIT
			(_object
				(_port (_internal TAG ~STD_LOGIC_VECTOR{22~downto~0}~13 0 21 (_entity (_in ))))
				(_port (_internal W0 ~STD_LOGIC_VECTOR{23~downto~0}~13 0 22 (_entity (_in ))))
				(_port (_internal W1 ~STD_LOGIC_VECTOR{23~downto~0}~132 0 23 (_entity (_in ))))
				(_port (_internal HIT ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal W0_V ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
				(_port (_internal W1_V ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
	)
	(_instantiation Way0DA 0 70 (_component DATA_MEM )
		(_port
			((CLK)(CLK))
			((ADDR)(CACH_ADDR))
			((OFFSET)(CACH_OFFSET))
			((WRITE_DATA)(WRITE_DATA))
			((WRITE_EN)(WRITE_ENABLE0))
			((DATA)(DM0_OUT))
		)
		(_use (_entity . DATA_MEM)
		)
	)
	(_instantiation Way1DA 0 71 (_component DATA_MEM )
		(_port
			((CLK)(CLK))
			((ADDR)(CACH_ADDR))
			((OFFSET)(CACH_OFFSET))
			((WRITE_DATA)(WRITE_DATA))
			((WRITE_EN)(WRITE_ENABLE1))
			((DATA)(DM1_OUT))
		)
		(_use (_entity . DATA_MEM)
		)
	)
	(_instantiation Way0TV 0 73 (_component TAG_VALID )
		(_port
			((ADDR)(CACH_ADDR))
			((WRITE_DATA)(CACH_TAG))
			((WRITE_ENABLE)(WRITE_ENABLE0))
			((NOT_VALID)(NOT_VALID))
			((CLK)(CLK))
			((RESET)(RESET))
			((OUTPUT)(TV0_OUT))
		)
		(_use (_entity . TAG_VALID)
		)
	)
	(_instantiation Way1TV 0 74 (_component TAG_VALID )
		(_port
			((ADDR)(CACH_ADDR))
			((WRITE_DATA)(CACH_TAG))
			((WRITE_ENABLE)(WRITE_ENABLE1))
			((NOT_VALID)(NOT_VALID))
			((CLK)(CLK))
			((RESET)(RESET))
			((OUTPUT)(TV1_OUT))
		)
		(_use (_entity . TAG_VALID)
		)
	)
	(_instantiation MHL 0 76 (_component MISS_OR_HIT )
		(_port
			((TAG)(CACH_TAG))
			((W0)(TV0_OUT))
			((W1)(TV1_OUT))
			((HIT)(HIT_R))
			((W0_V)(HIT_R0))
			((W1_V)(HIT_R1))
		)
		(_use (_entity . MISS_OR_HIT)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal WRITE_ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal WRITE_ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal ADDR ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal WRITE_DATA ~STD_LOGIC_VECTOR{31~downto~0}~122 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal DATA ~STD_LOGIC_VECTOR{31~downto~0}~124 0 12 (_entity (_out ))))
		(_port (_internal HIT ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{22~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 22)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{22~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 22)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~138 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal CACH_OFFSET ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 53 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~3}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 3))))))
		(_signal (_internal CACH_ADDR ~STD_LOGIC_VECTOR{8~downto~3}~13 0 54 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~9}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 9))))))
		(_signal (_internal CACH_TAG ~STD_LOGIC_VECTOR{31~downto~9}~13 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal DM0_OUT ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 57 (_architecture (_uni ))))
		(_signal (_internal DM1_OUT ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~1316 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal TV0_OUT ~STD_LOGIC_VECTOR{23~downto~0}~1316 0 59 (_architecture (_uni ))))
		(_signal (_internal TV1_OUT ~STD_LOGIC_VECTOR{23~downto~0}~1316 0 59 (_architecture (_uni ))))
		(_signal (_internal HIT_R ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal HIT_R0 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal HIT_R1 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal NOT_VALID ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_alias((CACH_OFFSET)(ADDR(d_2_0))))(_target(7))(_sensitivity(3(d_2_0))))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_alias((CACH_ADDR)(ADDR(d_8_3))))(_target(8))(_sensitivity(3(d_8_3))))))
			(line__68(_architecture 2 0 68 (_assignment (_simple)(_alias((CACH_TAG)(ADDR(d_31_9))))(_target(9))(_sensitivity(3(d_31_9))))))
			(line__78(_architecture 3 0 78 (_assignment (_simple)(_target(5))(_sensitivity(10)(11)(15)(16)))))
			(line__82(_architecture 4 0 82 (_assignment (_simple)(_target(6))(_sensitivity(15)(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 )
	)
	(_model . behavioral 5 -1
	)
)
I 000051 55 1801          1609521526895 behavioral
(_unit VHDL (miss_or_hit 0 39 (behavioral 1 16 ))
	(_version va7)
	(_time 1609521526896 2021.01.01 20:48:46)
	(_source (\./../src/Cache.vhd\(\./../src/Miss_or_hit.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code a2f0f3f5a9f4f5b5a0a1e4f8a5a5a0a7f4a4aaa4ab)
	(_entity
		(_time 1609518345360)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{22~downto~0}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 22)(i 0))))))
		(_port (_internal TAG ~STD_LOGIC_VECTOR{22~downto~0}~12 0 41 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_port (_internal W0 ~STD_LOGIC_VECTOR{23~downto~0}~12 0 42 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~122 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_port (_internal W1 ~STD_LOGIC_VECTOR{23~downto~0}~122 0 43 (_entity (_in ))))
		(_port (_internal HIT ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_port (_internal W0_V ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal W1_V ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_process
			(line__19(_architecture 0 1 19 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)))))
			(line__20(_architecture 1 1 20 (_assignment (_simple)(_target(5))(_sensitivity(0)(2)))))
			(line__21(_architecture 2 1 21 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavioral 3 -1
	)
)
I 000051 55 5800          1609521526957 behavioral
(_unit VHDL (tag_valid 0 5 (behavioral 0 18 ))
	(_version va7)
	(_time 1609521526958 2021.01.01 20:48:46)
	(_source (\./../src/Tag_valid.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code e1b2e0b2e1b6b2f4b5b3f7bbb1e7b2e7e8e7e5e6e5)
	(_entity
		(_time 1609518746532)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ADDR ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{22~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 22)(i 0))))))
		(_port (_internal WRITE_DATA ~STD_LOGIC_VECTOR{22~downto~0}~12 0 9 (_entity (_in ))))
		(_port (_internal WRITE_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal NOT_VALID ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_port (_internal OUTPUT ~STD_LOGIC_VECTOR{23~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_type (_internal MEM 0 19 (_array ~STD_LOGIC_VECTOR{23~downto~0}~13 ((_to (i 0)(i 63))))))
		(_signal (_internal MEM_BUFFER MEM 0 20 (_architecture (_uni ((_others(_others(i 2))))))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(6))(_sensitivity(0)(7)))))
			(line__26(_architecture 1 0 26 (_process (_target(7))(_sensitivity(4)(0)(1)(2)(3)(5))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(3 )
	)
	(_model . behavioral 2 -1
	)
)
I 000051 55 2258          1609521527021 behavioral
(_unit VHDL (data_mem 0 5 (behavioral 0 16 ))
	(_version va7)
	(_time 1609521527022 2021.01.01 20:48:47)
	(_source (\./../src/Data_mem.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 1f4d1d1848494f091c1a59451a191a194b191b191e)
	(_entity
		(_time 1609520204782)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ADDR ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal OFFSET ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal WRITE_DATA ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10 (_entity (_in ))))
		(_port (_internal WRITE_EN ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal DATA ~STD_LOGIC_VECTOR{31~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal MEM 0 17 (_array ~STD_LOGIC_VECTOR{31~downto~0}~13 ((_to (i 0)(i 63))(_to (i 0)(i 7))))))
		(_signal (_internal MEM_BUFFER MEM 0 18 (_architecture (_uni ((_others(_others(_others(i 2)))))))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(5)(6))(_sensitivity(0))(_read(1)(2)(3)(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavioral 1 -1
	)
)
I 000051 55 8709          1609521575364 behavioral
(_unit VHDL (cache 0 5 (behavioral 0 17 ))
	(_version va7)
	(_time 1609521575365 2021.01.01 20:49:35)
	(_source (\./../src/Cache.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code f7f8f6a7f1a0a0e1faf2e2ada5f1f6f1f4f1fff1f2)
	(_entity
		(_time 1609519277314)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(DATA_MEM
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal ADDR ~STD_LOGIC_VECTOR{5~downto~0}~138 0 45 (_entity (_in ))))
				(_port (_internal OFFSET ~STD_LOGIC_VECTOR{2~downto~0}~13 0 46 (_entity (_in ))))
				(_port (_internal WRITE_DATA ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47 (_entity (_in ))))
				(_port (_internal WRITE_EN ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal DATA ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 49 (_entity (_out ))))
			)
		)
		(TAG_VALID
			(_object
				(_port (_internal ADDR ~STD_LOGIC_VECTOR{5~downto~0}~13 0 32 (_entity (_in ))))
				(_port (_internal WRITE_DATA ~STD_LOGIC_VECTOR{22~downto~0}~134 0 33 (_entity (_in ))))
				(_port (_internal WRITE_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal NOT_VALID ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal OUTPUT ~STD_LOGIC_VECTOR{23~downto~0}~136 0 38 (_entity (_out ))))
			)
		)
		(MISS_OR_HIT
			(_object
				(_port (_internal TAG ~STD_LOGIC_VECTOR{22~downto~0}~13 0 21 (_entity (_in ))))
				(_port (_internal W0 ~STD_LOGIC_VECTOR{23~downto~0}~13 0 22 (_entity (_in ))))
				(_port (_internal W1 ~STD_LOGIC_VECTOR{23~downto~0}~132 0 23 (_entity (_in ))))
				(_port (_internal HIT ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal W0_V ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
				(_port (_internal W1_V ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
	)
	(_instantiation Way0DA 0 70 (_component DATA_MEM )
		(_port
			((CLK)(CLK))
			((ADDR)(CACH_ADDR))
			((OFFSET)(CACH_OFFSET))
			((WRITE_DATA)(WRITE_DATA))
			((WRITE_EN)(WRITE_ENABLE0))
			((DATA)(DM0_OUT))
		)
		(_use (_entity . DATA_MEM)
		)
	)
	(_instantiation Way1DA 0 71 (_component DATA_MEM )
		(_port
			((CLK)(CLK))
			((ADDR)(CACH_ADDR))
			((OFFSET)(CACH_OFFSET))
			((WRITE_DATA)(WRITE_DATA))
			((WRITE_EN)(WRITE_ENABLE1))
			((DATA)(DM1_OUT))
		)
		(_use (_entity . DATA_MEM)
		)
	)
	(_instantiation Way0TV 0 73 (_component TAG_VALID )
		(_port
			((ADDR)(CACH_ADDR))
			((WRITE_DATA)(CACH_TAG))
			((WRITE_ENABLE)(WRITE_ENABLE0))
			((NOT_VALID)(NOT_VALID))
			((CLK)(CLK))
			((RESET)(RESET))
			((OUTPUT)(TV0_OUT))
		)
		(_use (_entity . TAG_VALID)
		)
	)
	(_instantiation Way1TV 0 74 (_component TAG_VALID )
		(_port
			((ADDR)(CACH_ADDR))
			((WRITE_DATA)(CACH_TAG))
			((WRITE_ENABLE)(WRITE_ENABLE1))
			((NOT_VALID)(NOT_VALID))
			((CLK)(CLK))
			((RESET)(RESET))
			((OUTPUT)(TV1_OUT))
		)
		(_use (_entity . TAG_VALID)
		)
	)
	(_instantiation MHL 0 76 (_component MISS_OR_HIT )
		(_port
			((TAG)(CACH_TAG))
			((W0)(TV0_OUT))
			((W1)(TV1_OUT))
			((HIT)(HIT_R))
			((W0_V)(HIT_R0))
			((W1_V)(HIT_R1))
		)
		(_use (_entity . MISS_OR_HIT)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal WRITE_ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal WRITE_ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal ADDR ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal WRITE_DATA ~STD_LOGIC_VECTOR{31~downto~0}~122 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal DATA ~STD_LOGIC_VECTOR{31~downto~0}~124 0 12 (_entity (_out ))))
		(_port (_internal HIT ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{22~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 22)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{22~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 22)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~138 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal CACH_OFFSET ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 53 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~3}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 3))))))
		(_signal (_internal CACH_ADDR ~STD_LOGIC_VECTOR{8~downto~3}~13 0 54 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~9}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 9))))))
		(_signal (_internal CACH_TAG ~STD_LOGIC_VECTOR{31~downto~9}~13 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal DM0_OUT ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 57 (_architecture (_uni ))))
		(_signal (_internal DM1_OUT ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~1316 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal TV0_OUT ~STD_LOGIC_VECTOR{23~downto~0}~1316 0 59 (_architecture (_uni ))))
		(_signal (_internal TV1_OUT ~STD_LOGIC_VECTOR{23~downto~0}~1316 0 59 (_architecture (_uni ))))
		(_signal (_internal HIT_R ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal HIT_R0 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal HIT_R1 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal NOT_VALID ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_alias((CACH_OFFSET)(ADDR(d_2_0))))(_target(7))(_sensitivity(3(d_2_0))))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_alias((CACH_ADDR)(ADDR(d_8_3))))(_target(8))(_sensitivity(3(d_8_3))))))
			(line__68(_architecture 2 0 68 (_assignment (_simple)(_alias((CACH_TAG)(ADDR(d_31_9))))(_target(9))(_sensitivity(3(d_31_9))))))
			(line__78(_architecture 3 0 78 (_assignment (_simple)(_target(5))(_sensitivity(10)(11)(15)(16)))))
			(line__82(_architecture 4 0 82 (_assignment (_simple)(_target(6))(_sensitivity(15)(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 )
	)
	(_model . behavioral 5 -1
	)
)
I 000051 55 1801          1609521575426 behavioral
(_unit VHDL (miss_or_hit 0 39 (behavioral 1 16 ))
	(_version va7)
	(_time 1609521575427 2021.01.01 20:49:35)
	(_source (\./../src/Cache.vhd\(\./../src/Miss_or_hit.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 353a6230396362223736736f3232373063333d333c)
	(_entity
		(_time 1609518345360)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{22~downto~0}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 22)(i 0))))))
		(_port (_internal TAG ~STD_LOGIC_VECTOR{22~downto~0}~12 0 41 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_port (_internal W0 ~STD_LOGIC_VECTOR{23~downto~0}~12 0 42 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~122 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_port (_internal W1 ~STD_LOGIC_VECTOR{23~downto~0}~122 0 43 (_entity (_in ))))
		(_port (_internal HIT ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_port (_internal W0_V ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal W1_V ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_process
			(line__19(_architecture 0 1 19 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)))))
			(line__20(_architecture 1 1 20 (_assignment (_simple)(_target(5))(_sensitivity(0)(2)))))
			(line__21(_architecture 2 1 21 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavioral 3 -1
	)
)
I 000051 55 5800          1609521575489 behavioral
(_unit VHDL (tag_valid 0 5 (behavioral 0 18 ))
	(_version va7)
	(_time 1609521575490 2021.01.01 20:49:35)
	(_source (\./../src/Tag_valid.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 747a7375712327612026622e247227727d72707370)
	(_entity
		(_time 1609518746532)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ADDR ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{22~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 22)(i 0))))))
		(_port (_internal WRITE_DATA ~STD_LOGIC_VECTOR{22~downto~0}~12 0 9 (_entity (_in ))))
		(_port (_internal WRITE_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal NOT_VALID ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_port (_internal OUTPUT ~STD_LOGIC_VECTOR{23~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_type (_internal MEM 0 19 (_array ~STD_LOGIC_VECTOR{23~downto~0}~13 ((_to (i 0)(i 63))))))
		(_signal (_internal MEM_BUFFER MEM 0 20 (_architecture (_uni ((_others(_others(i 2))))))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(6))(_sensitivity(0)(7)))))
			(line__26(_architecture 1 0 26 (_process (_target(7))(_sensitivity(4)(0)(1)(2)(3)(5))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(3 )
	)
	(_model . behavioral 2 -1
	)
)
I 000051 55 2258          1609521575567 behavioral
(_unit VHDL (data_mem 0 5 (behavioral 0 16 ))
	(_version va7)
	(_time 1609521575568 2021.01.01 20:49:35)
	(_source (\./../src/Data_mem.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code c2cdc597c19492d4c1c78498c7c4c7c496c4c6c4c3)
	(_entity
		(_time 1609520204782)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ADDR ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal OFFSET ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal WRITE_DATA ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10 (_entity (_in ))))
		(_port (_internal WRITE_EN ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal DATA ~STD_LOGIC_VECTOR{31~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal MEM 0 17 (_array ~STD_LOGIC_VECTOR{31~downto~0}~13 ((_to (i 0)(i 63))(_to (i 0)(i 7))))))
		(_signal (_internal MEM_BUFFER MEM 0 18 (_architecture (_uni ((_others(_others(_others(i 2)))))))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(5)(6))(_sensitivity(0))(_read(1)(2)(3)(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavioral 1 -1
	)
)
I 000056 55 3797          1609521575629 TB_ARCHITECTURE
(_unit VHDL (cache_tb 0 7 (tb_architecture 0 10 ))
	(_version va7)
	(_time 1609521575630 2021.01.01 20:49:35)
	(_source (\./../src/TestBench/cache_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 000f0706015757160d541559070704060206030601)
	(_entity
		(_time 1609521527079)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(Cache
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal WRITE_ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal WRITE_ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal ADDR ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17 (_entity (_in ))))
				(_port (_internal WRITE_DATA ~STD_LOGIC_VECTOR{31~downto~0}~132 0 18 (_entity (_in ))))
				(_port (_internal DATA ~STD_LOGIC_VECTOR{31~downto~0}~134 0 19 (_entity (_out ))))
				(_port (_internal HIT ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 39 (_component Cache )
		(_port
			((CLK)(CLK))
			((WRITE_ENABLE0)(WRITE_ENABLE0))
			((WRITE_ENABLE1)(WRITE_ENABLE1))
			((ADDR)(ADDR))
			((WRITE_DATA)(WRITE_DATA))
			((DATA)(DATA))
			((HIT)(HIT))
		)
		(_use (_entity . Cache)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal WRITE_ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal WRITE_ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~136 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal ADDR ~STD_LOGIC_VECTOR{31~downto~0}~136 0 27 (_architecture (_uni ))))
		(_signal (_internal WRITE_DATA ~STD_LOGIC_VECTOR{31~downto~0}~136 0 28 (_architecture (_uni ))))
		(_signal (_internal DATA ~STD_LOGIC_VECTOR{31~downto~0}~136 0 30 (_architecture (_uni ))))
		(_signal (_internal HIT ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_constant (_internal CLK_PERIOD ~extSTD.STANDARD.TIME 0 32 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal WAIT_TIME ~extSTD.STANDARD.TIME 0 33 (_architecture ((ns 4636737291354636288)))))
		(_process
			(CLK_PROC(_architecture 0 0 51 (_process (_wait_for)(_target(0)))))
			(STM(_architecture 1 0 59 (_process (_wait_for)(_target(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529026 33686274 33686275 50528771 50529027 33751810 33751554 33686274 )
		(33686018 50463491 50529027 33751811 50463491 50463490 50529026 33686275 )
		(50463234 50529027 33686018 50463234 33751811 33686018 33751555 33686275 )
		(50463234 33751811 50528770 33751810 50463490 50463490 50463235 33686019 )
		(33751555 50529026 33686018 33686019 50463234 33751810 50529026 33751554 )
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000038 55 394 0 testbench_for_cache
(_configuration VHDL (testbench_for_cache 0 94 (cache_tb))
	(_version va7)
	(_time 1609521575643 2021.01.01 20:49:35)
	(_source (\./../src/TestBench/cache_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 101e1017154647071411024a441645161316181546)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . Cache behavioral
			)
		)
	)
)
I 000051 55 8709          1609521835566 behavioral
(_unit VHDL (cache 0 5 (behavioral 0 17 ))
	(_version va7)
	(_time 1609521835567 2021.01.01 20:53:55)
	(_source (\./../src/Cache.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 626c3362613535746f6777383064636461646a6467)
	(_entity
		(_time 1609519277314)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(DATA_MEM
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal ADDR ~STD_LOGIC_VECTOR{5~downto~0}~138 0 45 (_entity (_in ))))
				(_port (_internal OFFSET ~STD_LOGIC_VECTOR{2~downto~0}~13 0 46 (_entity (_in ))))
				(_port (_internal WRITE_DATA ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47 (_entity (_in ))))
				(_port (_internal WRITE_EN ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal DATA ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 49 (_entity (_out ))))
			)
		)
		(TAG_VALID
			(_object
				(_port (_internal ADDR ~STD_LOGIC_VECTOR{5~downto~0}~13 0 32 (_entity (_in ))))
				(_port (_internal WRITE_DATA ~STD_LOGIC_VECTOR{22~downto~0}~134 0 33 (_entity (_in ))))
				(_port (_internal WRITE_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal NOT_VALID ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal OUTPUT ~STD_LOGIC_VECTOR{23~downto~0}~136 0 38 (_entity (_out ))))
			)
		)
		(MISS_OR_HIT
			(_object
				(_port (_internal TAG ~STD_LOGIC_VECTOR{22~downto~0}~13 0 21 (_entity (_in ))))
				(_port (_internal W0 ~STD_LOGIC_VECTOR{23~downto~0}~13 0 22 (_entity (_in ))))
				(_port (_internal W1 ~STD_LOGIC_VECTOR{23~downto~0}~132 0 23 (_entity (_in ))))
				(_port (_internal HIT ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal W0_V ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
				(_port (_internal W1_V ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
	)
	(_instantiation Way0DA 0 70 (_component DATA_MEM )
		(_port
			((CLK)(CLK))
			((ADDR)(CACH_ADDR))
			((OFFSET)(CACH_OFFSET))
			((WRITE_DATA)(WRITE_DATA))
			((WRITE_EN)(WRITE_ENABLE0))
			((DATA)(DM0_OUT))
		)
		(_use (_entity . DATA_MEM)
		)
	)
	(_instantiation Way1DA 0 71 (_component DATA_MEM )
		(_port
			((CLK)(CLK))
			((ADDR)(CACH_ADDR))
			((OFFSET)(CACH_OFFSET))
			((WRITE_DATA)(WRITE_DATA))
			((WRITE_EN)(WRITE_ENABLE1))
			((DATA)(DM1_OUT))
		)
		(_use (_entity . DATA_MEM)
		)
	)
	(_instantiation Way0TV 0 73 (_component TAG_VALID )
		(_port
			((ADDR)(CACH_ADDR))
			((WRITE_DATA)(CACH_TAG))
			((WRITE_ENABLE)(WRITE_ENABLE0))
			((NOT_VALID)(NOT_VALID))
			((CLK)(CLK))
			((RESET)(RESET))
			((OUTPUT)(TV0_OUT))
		)
		(_use (_entity . TAG_VALID)
		)
	)
	(_instantiation Way1TV 0 74 (_component TAG_VALID )
		(_port
			((ADDR)(CACH_ADDR))
			((WRITE_DATA)(CACH_TAG))
			((WRITE_ENABLE)(WRITE_ENABLE1))
			((NOT_VALID)(NOT_VALID))
			((CLK)(CLK))
			((RESET)(RESET))
			((OUTPUT)(TV1_OUT))
		)
		(_use (_entity . TAG_VALID)
		)
	)
	(_instantiation MHL 0 76 (_component MISS_OR_HIT )
		(_port
			((TAG)(CACH_TAG))
			((W0)(TV0_OUT))
			((W1)(TV1_OUT))
			((HIT)(HIT_R))
			((W0_V)(HIT_R0))
			((W1_V)(HIT_R1))
		)
		(_use (_entity . MISS_OR_HIT)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal WRITE_ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal WRITE_ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal ADDR ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal WRITE_DATA ~STD_LOGIC_VECTOR{31~downto~0}~122 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal DATA ~STD_LOGIC_VECTOR{31~downto~0}~124 0 12 (_entity (_out ))))
		(_port (_internal HIT ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{22~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 22)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{22~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 22)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~138 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal CACH_OFFSET ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 53 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~3}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 3))))))
		(_signal (_internal CACH_ADDR ~STD_LOGIC_VECTOR{8~downto~3}~13 0 54 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~9}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 9))))))
		(_signal (_internal CACH_TAG ~STD_LOGIC_VECTOR{31~downto~9}~13 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal DM0_OUT ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 57 (_architecture (_uni ))))
		(_signal (_internal DM1_OUT ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~1316 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal TV0_OUT ~STD_LOGIC_VECTOR{23~downto~0}~1316 0 59 (_architecture (_uni ))))
		(_signal (_internal TV1_OUT ~STD_LOGIC_VECTOR{23~downto~0}~1316 0 59 (_architecture (_uni ))))
		(_signal (_internal HIT_R ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal HIT_R0 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal HIT_R1 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal NOT_VALID ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_alias((CACH_OFFSET)(ADDR(d_2_0))))(_target(7))(_sensitivity(3(d_2_0))))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_alias((CACH_ADDR)(ADDR(d_8_3))))(_target(8))(_sensitivity(3(d_8_3))))))
			(line__68(_architecture 2 0 68 (_assignment (_simple)(_alias((CACH_TAG)(ADDR(d_31_9))))(_target(9))(_sensitivity(3(d_31_9))))))
			(line__78(_architecture 3 0 78 (_assignment (_simple)(_target(5))(_sensitivity(10)(11)(15)(16)))))
			(line__82(_architecture 4 0 82 (_assignment (_simple)(_target(6))(_sensitivity(15)(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 )
	)
	(_model . behavioral 5 -1
	)
)
I 000051 55 1801          1609521835645 behavioral
(_unit VHDL (miss_or_hit 0 39 (behavioral 1 16 ))
	(_version va7)
	(_time 1609521835646 2021.01.01 20:53:55)
	(_source (\./../src/Cache.vhd\(\./../src/Miss_or_hit.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code b0beb6e4b9e6e7a7b2b3f6eab7b7b2b5e6b6b8b6b9)
	(_entity
		(_time 1609518345360)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{22~downto~0}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 22)(i 0))))))
		(_port (_internal TAG ~STD_LOGIC_VECTOR{22~downto~0}~12 0 41 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_port (_internal W0 ~STD_LOGIC_VECTOR{23~downto~0}~12 0 42 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~122 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_port (_internal W1 ~STD_LOGIC_VECTOR{23~downto~0}~122 0 43 (_entity (_in ))))
		(_port (_internal HIT ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_port (_internal W0_V ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal W1_V ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_process
			(line__19(_architecture 0 1 19 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)))))
			(line__20(_architecture 1 1 20 (_assignment (_simple)(_target(5))(_sensitivity(0)(2)))))
			(line__21(_architecture 2 1 21 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavioral 3 -1
	)
)
I 000051 55 5800          1609521835707 behavioral
(_unit VHDL (tag_valid 0 5 (behavioral 0 18 ))
	(_version va7)
	(_time 1609521835708 2021.01.01 20:53:55)
	(_source (\./../src/Tag_valid.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code efe0b9bcb8b8bcfabbbdf9b5bfe9bce9e6e9ebe8eb)
	(_entity
		(_time 1609518746532)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ADDR ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{22~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 22)(i 0))))))
		(_port (_internal WRITE_DATA ~STD_LOGIC_VECTOR{22~downto~0}~12 0 9 (_entity (_in ))))
		(_port (_internal WRITE_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal NOT_VALID ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_port (_internal OUTPUT ~STD_LOGIC_VECTOR{23~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_type (_internal MEM 0 19 (_array ~STD_LOGIC_VECTOR{23~downto~0}~13 ((_to (i 0)(i 63))))))
		(_signal (_internal MEM_BUFFER MEM 0 20 (_architecture (_uni ((_others(_others(i 2))))))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(6))(_sensitivity(0)(7)))))
			(line__26(_architecture 1 0 26 (_process (_target(7))(_sensitivity(4)(0)(1)(2)(3)(5))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(3 )
	)
	(_model . behavioral 2 -1
	)
)
I 000051 55 2258          1609521835770 behavioral
(_unit VHDL (data_mem 0 5 (behavioral 0 16 ))
	(_version va7)
	(_time 1609521835771 2021.01.01 20:53:55)
	(_source (\./../src/Data_mem.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 2d237a29787b7d3b2e286b77282b282b792b292b2c)
	(_entity
		(_time 1609520204782)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ADDR ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal OFFSET ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal WRITE_DATA ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10 (_entity (_in ))))
		(_port (_internal WRITE_EN ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal DATA ~STD_LOGIC_VECTOR{31~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal MEM 0 17 (_array ~STD_LOGIC_VECTOR{31~downto~0}~13 ((_to (i 0)(i 63))(_to (i 0)(i 7))))))
		(_signal (_internal MEM_BUFFER MEM 0 18 (_architecture (_uni ((_others(_others(_others(i 2)))))))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(5)(6))(_sensitivity(0))(_read(1)(2)(3)(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavioral 1 -1
	)
)
I 000056 55 3797          1609521835833 TB_ARCHITECTURE
(_unit VHDL (cache_tb 0 7 (tb_architecture 0 10 ))
	(_version va7)
	(_time 1609521835834 2021.01.01 20:53:55)
	(_source (\./../src/TestBench/cache_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 6c623c6c3e3b3b7a616379356b6b686a6e6a6f6a6d)
	(_entity
		(_time 1609521527079)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(Cache
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal WRITE_ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal WRITE_ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal ADDR ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17 (_entity (_in ))))
				(_port (_internal WRITE_DATA ~STD_LOGIC_VECTOR{31~downto~0}~132 0 18 (_entity (_in ))))
				(_port (_internal DATA ~STD_LOGIC_VECTOR{31~downto~0}~134 0 19 (_entity (_out ))))
				(_port (_internal HIT ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 39 (_component Cache )
		(_port
			((CLK)(CLK))
			((WRITE_ENABLE0)(WRITE_ENABLE0))
			((WRITE_ENABLE1)(WRITE_ENABLE1))
			((ADDR)(ADDR))
			((WRITE_DATA)(WRITE_DATA))
			((DATA)(DATA))
			((HIT)(HIT))
		)
		(_use (_entity . Cache)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal WRITE_ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal WRITE_ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~136 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal ADDR ~STD_LOGIC_VECTOR{31~downto~0}~136 0 27 (_architecture (_uni ))))
		(_signal (_internal WRITE_DATA ~STD_LOGIC_VECTOR{31~downto~0}~136 0 28 (_architecture (_uni ))))
		(_signal (_internal DATA ~STD_LOGIC_VECTOR{31~downto~0}~136 0 30 (_architecture (_uni ))))
		(_signal (_internal HIT ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_constant (_internal CLK_PERIOD ~extSTD.STANDARD.TIME 0 32 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal WAIT_TIME ~extSTD.STANDARD.TIME 0 33 (_architecture ((ns 4636737291354636288)))))
		(_process
			(CLK_PROC(_architecture 0 0 51 (_process (_wait_for)(_target(0)))))
			(STM(_architecture 1 0 59 (_process (_wait_for)(_target(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529026 33686274 33686275 50528771 50529027 33751810 33751554 33686274 )
		(33686018 50463491 50529027 33751811 50463491 50463490 50529026 33686275 )
		(50463234 50529027 33686018 50463234 33751811 33686018 33751555 33686275 )
		(50463234 33751811 50528770 33751810 50463490 50463490 50463235 33686019 )
		(33751555 50529026 33686018 33686019 50463234 33751810 50529026 33751554 )
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000038 55 394 0 testbench_for_cache
(_configuration VHDL (testbench_for_cache 0 92 (cache_tb))
	(_version va7)
	(_time 1609521835837 2021.01.01 20:53:55)
	(_source (\./../src/TestBench/cache_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 6c633b6c3a3a3b7b686d7e36386a396a6f6a64693a)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . Cache behavioral
			)
		)
	)
)
I 000051 55 8709          1609522042113 behavioral
(_unit VHDL (cache 0 5 (behavioral 0 17 ))
	(_version va7)
	(_time 1609522042114 2021.01.01 20:57:22)
	(_source (\./../src/Cache.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 35613430316262233830206f6733343336333d3330)
	(_entity
		(_time 1609519277314)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(DATA_MEM
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal ADDR ~STD_LOGIC_VECTOR{5~downto~0}~138 0 45 (_entity (_in ))))
				(_port (_internal OFFSET ~STD_LOGIC_VECTOR{2~downto~0}~13 0 46 (_entity (_in ))))
				(_port (_internal WRITE_DATA ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47 (_entity (_in ))))
				(_port (_internal WRITE_EN ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal DATA ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 49 (_entity (_out ))))
			)
		)
		(TAG_VALID
			(_object
				(_port (_internal ADDR ~STD_LOGIC_VECTOR{5~downto~0}~13 0 32 (_entity (_in ))))
				(_port (_internal WRITE_DATA ~STD_LOGIC_VECTOR{22~downto~0}~134 0 33 (_entity (_in ))))
				(_port (_internal WRITE_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal NOT_VALID ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal OUTPUT ~STD_LOGIC_VECTOR{23~downto~0}~136 0 38 (_entity (_out ))))
			)
		)
		(MISS_OR_HIT
			(_object
				(_port (_internal TAG ~STD_LOGIC_VECTOR{22~downto~0}~13 0 21 (_entity (_in ))))
				(_port (_internal W0 ~STD_LOGIC_VECTOR{23~downto~0}~13 0 22 (_entity (_in ))))
				(_port (_internal W1 ~STD_LOGIC_VECTOR{23~downto~0}~132 0 23 (_entity (_in ))))
				(_port (_internal HIT ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal W0_V ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
				(_port (_internal W1_V ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
	)
	(_instantiation Way0DA 0 70 (_component DATA_MEM )
		(_port
			((CLK)(CLK))
			((ADDR)(CACH_ADDR))
			((OFFSET)(CACH_OFFSET))
			((WRITE_DATA)(WRITE_DATA))
			((WRITE_EN)(WRITE_ENABLE0))
			((DATA)(DM0_OUT))
		)
		(_use (_entity . DATA_MEM)
		)
	)
	(_instantiation Way1DA 0 71 (_component DATA_MEM )
		(_port
			((CLK)(CLK))
			((ADDR)(CACH_ADDR))
			((OFFSET)(CACH_OFFSET))
			((WRITE_DATA)(WRITE_DATA))
			((WRITE_EN)(WRITE_ENABLE1))
			((DATA)(DM1_OUT))
		)
		(_use (_entity . DATA_MEM)
		)
	)
	(_instantiation Way0TV 0 73 (_component TAG_VALID )
		(_port
			((ADDR)(CACH_ADDR))
			((WRITE_DATA)(CACH_TAG))
			((WRITE_ENABLE)(WRITE_ENABLE0))
			((NOT_VALID)(NOT_VALID))
			((CLK)(CLK))
			((RESET)(RESET))
			((OUTPUT)(TV0_OUT))
		)
		(_use (_entity . TAG_VALID)
		)
	)
	(_instantiation Way1TV 0 74 (_component TAG_VALID )
		(_port
			((ADDR)(CACH_ADDR))
			((WRITE_DATA)(CACH_TAG))
			((WRITE_ENABLE)(WRITE_ENABLE1))
			((NOT_VALID)(NOT_VALID))
			((CLK)(CLK))
			((RESET)(RESET))
			((OUTPUT)(TV1_OUT))
		)
		(_use (_entity . TAG_VALID)
		)
	)
	(_instantiation MHL 0 76 (_component MISS_OR_HIT )
		(_port
			((TAG)(CACH_TAG))
			((W0)(TV0_OUT))
			((W1)(TV1_OUT))
			((HIT)(HIT_R))
			((W0_V)(HIT_R0))
			((W1_V)(HIT_R1))
		)
		(_use (_entity . MISS_OR_HIT)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal WRITE_ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal WRITE_ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal ADDR ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal WRITE_DATA ~STD_LOGIC_VECTOR{31~downto~0}~122 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal DATA ~STD_LOGIC_VECTOR{31~downto~0}~124 0 12 (_entity (_out ))))
		(_port (_internal HIT ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{22~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 22)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{22~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 22)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~138 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal CACH_OFFSET ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 53 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~3}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 3))))))
		(_signal (_internal CACH_ADDR ~STD_LOGIC_VECTOR{8~downto~3}~13 0 54 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~9}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 9))))))
		(_signal (_internal CACH_TAG ~STD_LOGIC_VECTOR{31~downto~9}~13 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal DM0_OUT ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 57 (_architecture (_uni ))))
		(_signal (_internal DM1_OUT ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~1316 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal TV0_OUT ~STD_LOGIC_VECTOR{23~downto~0}~1316 0 59 (_architecture (_uni ))))
		(_signal (_internal TV1_OUT ~STD_LOGIC_VECTOR{23~downto~0}~1316 0 59 (_architecture (_uni ))))
		(_signal (_internal HIT_R ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal HIT_R0 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal HIT_R1 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal NOT_VALID ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_alias((CACH_OFFSET)(ADDR(d_2_0))))(_target(7))(_sensitivity(3(d_2_0))))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_alias((CACH_ADDR)(ADDR(d_8_3))))(_target(8))(_sensitivity(3(d_8_3))))))
			(line__68(_architecture 2 0 68 (_assignment (_simple)(_alias((CACH_TAG)(ADDR(d_31_9))))(_target(9))(_sensitivity(3(d_31_9))))))
			(line__78(_architecture 3 0 78 (_assignment (_simple)(_target(5))(_sensitivity(10)(11)(15)(16)))))
			(line__82(_architecture 4 0 82 (_assignment (_simple)(_target(6))(_sensitivity(15)(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 )
	)
	(_model . behavioral 5 -1
	)
)
I 000051 55 1801          1609522042176 behavioral
(_unit VHDL (miss_or_hit 0 39 (behavioral 1 16 ))
	(_version va7)
	(_time 1609522042177 2021.01.01 20:57:22)
	(_source (\./../src/Cache.vhd\(\./../src/Miss_or_hit.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 7327257279252464717035297474717625757b757a)
	(_entity
		(_time 1609518345360)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{22~downto~0}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 22)(i 0))))))
		(_port (_internal TAG ~STD_LOGIC_VECTOR{22~downto~0}~12 0 41 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_port (_internal W0 ~STD_LOGIC_VECTOR{23~downto~0}~12 0 42 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~122 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_port (_internal W1 ~STD_LOGIC_VECTOR{23~downto~0}~122 0 43 (_entity (_in ))))
		(_port (_internal HIT ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_port (_internal W0_V ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal W1_V ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_process
			(line__19(_architecture 0 1 19 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)))))
			(line__20(_architecture 1 1 20 (_assignment (_simple)(_target(5))(_sensitivity(0)(2)))))
			(line__21(_architecture 2 1 21 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavioral 3 -1
	)
)
I 000051 55 5800          1609522042238 behavioral
(_unit VHDL (tag_valid 0 5 (behavioral 0 18 ))
	(_version va7)
	(_time 1609522042239 2021.01.01 20:57:22)
	(_source (\./../src/Tag_valid.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code b2e7b4e6b1e5e1a7e6e0a4e8e2b4e1b4bbb4b6b5b6)
	(_entity
		(_time 1609518746532)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ADDR ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{22~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 22)(i 0))))))
		(_port (_internal WRITE_DATA ~STD_LOGIC_VECTOR{22~downto~0}~12 0 9 (_entity (_in ))))
		(_port (_internal WRITE_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal NOT_VALID ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_port (_internal OUTPUT ~STD_LOGIC_VECTOR{23~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_type (_internal MEM 0 19 (_array ~STD_LOGIC_VECTOR{23~downto~0}~13 ((_to (i 0)(i 63))))))
		(_signal (_internal MEM_BUFFER MEM 0 20 (_architecture (_uni ((_others(_others(i 2))))))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(6))(_sensitivity(7)(0)))))
			(line__26(_architecture 1 0 26 (_process (_target(7))(_sensitivity(4)(0)(1)(2)(3)(5))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(3 )
	)
	(_model . behavioral 2 -1
	)
)
I 000051 55 2258          1609522042301 behavioral
(_unit VHDL (data_mem 0 5 (behavioral 0 16 ))
	(_version va7)
	(_time 1609522042302 2021.01.01 20:57:22)
	(_source (\./../src/Data_mem.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code f0a4f6a0f1a6a0e6f3f5b6aaf5f6f5f6a4f6f4f6f1)
	(_entity
		(_time 1609520204782)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ADDR ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal OFFSET ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal WRITE_DATA ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10 (_entity (_in ))))
		(_port (_internal WRITE_EN ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal DATA ~STD_LOGIC_VECTOR{31~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal MEM 0 17 (_array ~STD_LOGIC_VECTOR{31~downto~0}~13 ((_to (i 0)(i 63))(_to (i 0)(i 7))))))
		(_signal (_internal MEM_BUFFER MEM 0 18 (_architecture (_uni ((_others(_others(_others(i 2)))))))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(6)(5))(_sensitivity(0))(_read(6)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavioral 1 -1
	)
)
I 000056 55 3807          1609522042363 TB_ARCHITECTURE
(_unit VHDL (cache_tb 0 7 (tb_architecture 0 10 ))
	(_version va7)
	(_time 1609522042364 2021.01.01 20:57:22)
	(_source (\./../src/TestBench/cache_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 2f7b2f2b78787839212f3a7628282b292d292c292e)
	(_entity
		(_time 1609521527079)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(Cache
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal WRITE_ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal WRITE_ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal ADDR ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17 (_entity (_in ))))
				(_port (_internal WRITE_DATA ~STD_LOGIC_VECTOR{31~downto~0}~132 0 18 (_entity (_in ))))
				(_port (_internal DATA ~STD_LOGIC_VECTOR{31~downto~0}~134 0 19 (_entity (_out ))))
				(_port (_internal HIT ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 39 (_component Cache )
		(_port
			((CLK)(CLK))
			((WRITE_ENABLE0)(WRITE_ENABLE0))
			((WRITE_ENABLE1)(WRITE_ENABLE1))
			((ADDR)(ADDR))
			((WRITE_DATA)(WRITE_DATA))
			((DATA)(DATA))
			((HIT)(HIT))
		)
		(_use (_entity . Cache)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal WRITE_ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal WRITE_ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~136 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal ADDR ~STD_LOGIC_VECTOR{31~downto~0}~136 0 27 (_architecture (_uni ))))
		(_signal (_internal WRITE_DATA ~STD_LOGIC_VECTOR{31~downto~0}~136 0 28 (_architecture (_uni ))))
		(_signal (_internal DATA ~STD_LOGIC_VECTOR{31~downto~0}~136 0 30 (_architecture (_uni ))))
		(_signal (_internal HIT ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_constant (_internal CLK_PERIOD ~extSTD.STANDARD.TIME 0 32 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal WAIT_TIME ~extSTD.STANDARD.TIME 0 33 (_architecture ((ns 4641240890982006784)))))
		(_process
			(CLK_PROC(_architecture 0 0 51 (_process (_wait_for)(_target(0)))))
			(STM(_architecture 1 0 59 (_process (_wait_for)(_target(1)(2)(3)(4))(_read(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529026 33686274 33686275 50528771 50529027 33751810 33751554 33686274 )
		(33686018 50463491 50529027 33751811 50463491 50463490 50529026 33686275 )
		(50463234 50529027 33686018 50463234 33751811 33686018 33751555 33686275 )
		(50463234 33751811 50528770 33751810 50463490 50463490 50463235 33686019 )
		(33751555 50529026 33686018 33686019 50463234 33751810 50529026 33751554 )
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000038 55 395 0 testbench_for_cache
(_configuration VHDL (testbench_for_cache 0 105 (cache_tb))
	(_version va7)
	(_time 1609522042378 2021.01.01 20:57:22)
	(_source (\./../src/TestBench/cache_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 3e6b393b6e6869293a3f2c646a386b383d38363b68)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . Cache behavioral
			)
		)
	)
)
V 000051 55 8709          1609522490737 behavioral
(_unit VHDL (cache 0 5 (behavioral 0 17 ))
	(_version va7)
	(_time 1609522490738 2021.01.01 21:04:50)
	(_source (\./../src/Cache.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code a6a8f4f1a1f1f1b0aba3b3fcf4a0a7a0a5a0aea0a3)
	(_entity
		(_time 1609519277314)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(DATA_MEM
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal ADDR ~STD_LOGIC_VECTOR{5~downto~0}~138 0 45 (_entity (_in ))))
				(_port (_internal OFFSET ~STD_LOGIC_VECTOR{2~downto~0}~13 0 46 (_entity (_in ))))
				(_port (_internal WRITE_DATA ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47 (_entity (_in ))))
				(_port (_internal WRITE_EN ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal DATA ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 49 (_entity (_out ))))
			)
		)
		(TAG_VALID
			(_object
				(_port (_internal ADDR ~STD_LOGIC_VECTOR{5~downto~0}~13 0 32 (_entity (_in ))))
				(_port (_internal WRITE_DATA ~STD_LOGIC_VECTOR{22~downto~0}~134 0 33 (_entity (_in ))))
				(_port (_internal WRITE_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal NOT_VALID ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal OUTPUT ~STD_LOGIC_VECTOR{23~downto~0}~136 0 38 (_entity (_out ))))
			)
		)
		(MISS_OR_HIT
			(_object
				(_port (_internal TAG ~STD_LOGIC_VECTOR{22~downto~0}~13 0 21 (_entity (_in ))))
				(_port (_internal W0 ~STD_LOGIC_VECTOR{23~downto~0}~13 0 22 (_entity (_in ))))
				(_port (_internal W1 ~STD_LOGIC_VECTOR{23~downto~0}~132 0 23 (_entity (_in ))))
				(_port (_internal HIT ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal W0_V ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
				(_port (_internal W1_V ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
	)
	(_instantiation Way0DA 0 70 (_component DATA_MEM )
		(_port
			((CLK)(CLK))
			((ADDR)(CACH_ADDR))
			((OFFSET)(CACH_OFFSET))
			((WRITE_DATA)(WRITE_DATA))
			((WRITE_EN)(WRITE_ENABLE0))
			((DATA)(DM0_OUT))
		)
		(_use (_entity . DATA_MEM)
		)
	)
	(_instantiation Way1DA 0 71 (_component DATA_MEM )
		(_port
			((CLK)(CLK))
			((ADDR)(CACH_ADDR))
			((OFFSET)(CACH_OFFSET))
			((WRITE_DATA)(WRITE_DATA))
			((WRITE_EN)(WRITE_ENABLE1))
			((DATA)(DM1_OUT))
		)
		(_use (_entity . DATA_MEM)
		)
	)
	(_instantiation Way0TV 0 73 (_component TAG_VALID )
		(_port
			((ADDR)(CACH_ADDR))
			((WRITE_DATA)(CACH_TAG))
			((WRITE_ENABLE)(WRITE_ENABLE0))
			((NOT_VALID)(NOT_VALID))
			((CLK)(CLK))
			((RESET)(RESET))
			((OUTPUT)(TV0_OUT))
		)
		(_use (_entity . TAG_VALID)
		)
	)
	(_instantiation Way1TV 0 74 (_component TAG_VALID )
		(_port
			((ADDR)(CACH_ADDR))
			((WRITE_DATA)(CACH_TAG))
			((WRITE_ENABLE)(WRITE_ENABLE1))
			((NOT_VALID)(NOT_VALID))
			((CLK)(CLK))
			((RESET)(RESET))
			((OUTPUT)(TV1_OUT))
		)
		(_use (_entity . TAG_VALID)
		)
	)
	(_instantiation MHL 0 76 (_component MISS_OR_HIT )
		(_port
			((TAG)(CACH_TAG))
			((W0)(TV0_OUT))
			((W1)(TV1_OUT))
			((HIT)(HIT_R))
			((W0_V)(HIT_R0))
			((W1_V)(HIT_R1))
		)
		(_use (_entity . MISS_OR_HIT)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal WRITE_ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal WRITE_ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal ADDR ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal WRITE_DATA ~STD_LOGIC_VECTOR{31~downto~0}~122 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal DATA ~STD_LOGIC_VECTOR{31~downto~0}~124 0 12 (_entity (_out ))))
		(_port (_internal HIT ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{22~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 22)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{22~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 22)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~138 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal CACH_OFFSET ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 53 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~3}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 3))))))
		(_signal (_internal CACH_ADDR ~STD_LOGIC_VECTOR{8~downto~3}~13 0 54 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~9}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 9))))))
		(_signal (_internal CACH_TAG ~STD_LOGIC_VECTOR{31~downto~9}~13 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal DM0_OUT ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 57 (_architecture (_uni ))))
		(_signal (_internal DM1_OUT ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~1316 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal TV0_OUT ~STD_LOGIC_VECTOR{23~downto~0}~1316 0 59 (_architecture (_uni ))))
		(_signal (_internal TV1_OUT ~STD_LOGIC_VECTOR{23~downto~0}~1316 0 59 (_architecture (_uni ))))
		(_signal (_internal HIT_R ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal HIT_R0 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal HIT_R1 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal NOT_VALID ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_alias((CACH_OFFSET)(ADDR(d_2_0))))(_target(7))(_sensitivity(3(d_2_0))))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_alias((CACH_ADDR)(ADDR(d_8_3))))(_target(8))(_sensitivity(3(d_8_3))))))
			(line__68(_architecture 2 0 68 (_assignment (_simple)(_alias((CACH_TAG)(ADDR(d_31_9))))(_target(9))(_sensitivity(3(d_31_9))))))
			(line__78(_architecture 3 0 78 (_assignment (_simple)(_target(5))(_sensitivity(10)(11)(15)(16)))))
			(line__82(_architecture 4 0 82 (_assignment (_simple)(_target(6))(_sensitivity(15)(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 )
	)
	(_model . behavioral 5 -1
	)
)
V 000051 55 1801          1609522490816 behavioral
(_unit VHDL (miss_or_hit 0 39 (behavioral 1 16 ))
	(_version va7)
	(_time 1609522490817 2021.01.01 21:04:50)
	(_source (\./../src/Cache.vhd\(\./../src/Miss_or_hit.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code f4faf1a4f9a2a3e3f6f7b2aef3f3f6f1a2f2fcf2fd)
	(_entity
		(_time 1609518345360)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{22~downto~0}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 22)(i 0))))))
		(_port (_internal TAG ~STD_LOGIC_VECTOR{22~downto~0}~12 0 41 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_port (_internal W0 ~STD_LOGIC_VECTOR{23~downto~0}~12 0 42 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~122 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_port (_internal W1 ~STD_LOGIC_VECTOR{23~downto~0}~122 0 43 (_entity (_in ))))
		(_port (_internal HIT ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_port (_internal W0_V ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal W1_V ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_process
			(line__19(_architecture 0 1 19 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)))))
			(line__20(_architecture 1 1 20 (_assignment (_simple)(_target(5))(_sensitivity(0)(2)))))
			(line__21(_architecture 2 1 21 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavioral 3 -1
	)
)
V 000051 55 5800          1609522490878 behavioral
(_unit VHDL (tag_valid 0 5 (behavioral 0 18 ))
	(_version va7)
	(_time 1609522490879 2021.01.01 21:04:50)
	(_source (\./../src/Tag_valid.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 323d64373165612766602468623461343b34363536)
	(_entity
		(_time 1609518746532)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ADDR ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{22~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 22)(i 0))))))
		(_port (_internal WRITE_DATA ~STD_LOGIC_VECTOR{22~downto~0}~12 0 9 (_entity (_in ))))
		(_port (_internal WRITE_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal NOT_VALID ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_port (_internal OUTPUT ~STD_LOGIC_VECTOR{23~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_type (_internal MEM 0 19 (_array ~STD_LOGIC_VECTOR{23~downto~0}~13 ((_to (i 0)(i 63))))))
		(_signal (_internal MEM_BUFFER MEM 0 20 (_architecture (_uni ((_others(_others(i 2))))))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(6))(_sensitivity(0)(7)))))
			(line__26(_architecture 1 0 26 (_process (_target(7))(_sensitivity(4)(0)(1)(2)(3)(5))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(3 )
	)
	(_model . behavioral 2 -1
	)
)
V 000051 55 2258          1609522490957 behavioral
(_unit VHDL (data_mem 0 5 (behavioral 0 16 ))
	(_version va7)
	(_time 1609522490958 2021.01.01 21:04:50)
	(_source (\./../src/Data_mem.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 818fd78f81d7d1978284c7db84878487d587858780)
	(_entity
		(_time 1609520204782)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ADDR ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal OFFSET ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal WRITE_DATA ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10 (_entity (_in ))))
		(_port (_internal WRITE_EN ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal DATA ~STD_LOGIC_VECTOR{31~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal MEM 0 17 (_array ~STD_LOGIC_VECTOR{31~downto~0}~13 ((_to (i 0)(i 63))(_to (i 0)(i 7))))))
		(_signal (_internal MEM_BUFFER MEM 0 18 (_architecture (_uni ((_others(_others(_others(i 2)))))))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(5)(6))(_sensitivity(0))(_read(1)(2)(3)(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavioral 1 -1
	)
)
V 000056 55 3797          1609522491034 TB_ARCHITECTURE
(_unit VHDL (cache_tb 0 7 (tb_architecture 0 10 ))
	(_version va7)
	(_time 1609522491035 2021.01.01 21:04:51)
	(_source (\./../src/TestBench/cache_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code cfc19e9a989898d9c298da96c8c8cbc9cdc9ccc9ce)
	(_entity
		(_time 1609521527079)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(Cache
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal WRITE_ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal WRITE_ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal ADDR ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17 (_entity (_in ))))
				(_port (_internal WRITE_DATA ~STD_LOGIC_VECTOR{31~downto~0}~132 0 18 (_entity (_in ))))
				(_port (_internal DATA ~STD_LOGIC_VECTOR{31~downto~0}~134 0 19 (_entity (_out ))))
				(_port (_internal HIT ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 39 (_component Cache )
		(_port
			((CLK)(CLK))
			((WRITE_ENABLE0)(WRITE_ENABLE0))
			((WRITE_ENABLE1)(WRITE_ENABLE1))
			((ADDR)(ADDR))
			((WRITE_DATA)(WRITE_DATA))
			((DATA)(DATA))
			((HIT)(HIT))
		)
		(_use (_entity . Cache)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal WRITE_ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal WRITE_ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~136 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal ADDR ~STD_LOGIC_VECTOR{31~downto~0}~136 0 27 (_architecture (_uni ))))
		(_signal (_internal WRITE_DATA ~STD_LOGIC_VECTOR{31~downto~0}~136 0 28 (_architecture (_uni ))))
		(_signal (_internal DATA ~STD_LOGIC_VECTOR{31~downto~0}~136 0 30 (_architecture (_uni ))))
		(_signal (_internal HIT ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_constant (_internal CLK_PERIOD ~extSTD.STANDARD.TIME 0 32 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal WAIT_TIME ~extSTD.STANDARD.TIME 0 33 (_architecture ((ns 4641240890982006784)))))
		(_process
			(CLK_PROC(_architecture 0 0 51 (_process (_wait_for)(_target(0)))))
			(STM(_architecture 1 0 59 (_process (_wait_for)(_target(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529026 33686274 33686275 50528771 50529027 33751810 33751554 33686274 )
		(33686018 50463491 50529027 33751811 50463491 50463490 50529026 33686275 )
		(50463234 50529027 33686018 50463234 33751811 33686018 33751555 33686275 )
		(50463234 33751811 50528770 33751810 50463490 50463490 50463235 33686019 )
		(33751555 50529026 33686018 33686019 50463234 33751810 50529026 33751554 )
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
V 000038 55 394 0 testbench_for_cache
(_configuration VHDL (testbench_for_cache 0 93 (cache_tb))
	(_version va7)
	(_time 1609522491048 2021.01.01 21:04:51)
	(_source (\./../src/TestBench/cache_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code ded1888c8e8889c9dadfcc848ad88bd8ddd8d6db88)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . Cache behavioral
			)
		)
	)
)
