Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto db2ee8ccf5fb4a16860dbbebce90154d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot testbench_behav xil_defaultlib.testbench -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal end_read [/home/bimbom/Desktop/reg_file/reg_file.srcs/sim_1/imports/new/testbench.vhd:73]
WARNING: [VRFC 10-1625] value in initialization depends on signal clk_display [/home/bimbom/Desktop/reg_file/reg_file.srcs/sim_1/imports/new/testbench.vhd:74]
WARNING: [VRFC 10-1625] value in initialization depends on signal col_num [/home/bimbom/Desktop/reg_file/reg_file.srcs/sources_1/new/reg_file.vhd:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
