Added

* Add simulation check functions for register values as ``integer``, ``reg_t`` and native VHDL
  record to :class:`.VhdlSimulationCheckPackageGenerator`.
