<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4192" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4192{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4192{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_4192{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_4192{left:69px;bottom:1084px;letter-spacing:-0.09px;}
#t5_4192{left:154px;bottom:1084px;letter-spacing:-0.1px;word-spacing:0.02px;}
#t6_4192{left:69px;bottom:1062px;letter-spacing:-0.22px;word-spacing:-0.39px;}
#t7_4192{left:69px;bottom:1045px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t8_4192{left:69px;bottom:1028px;letter-spacing:-0.13px;word-spacing:-1.23px;}
#t9_4192{left:69px;bottom:1011px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ta_4192{left:69px;bottom:995px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tb_4192{left:69px;bottom:978px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tc_4192{left:358px;bottom:978px;letter-spacing:-0.12px;word-spacing:-0.37px;}
#td_4192{left:598px;bottom:978px;letter-spacing:-0.27px;word-spacing:-0.05px;}
#te_4192{left:69px;bottom:955px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tf_4192{left:69px;bottom:938px;letter-spacing:-0.14px;word-spacing:-0.78px;}
#tg_4192{left:69px;bottom:921px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#th_4192{left:69px;bottom:904px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#ti_4192{left:69px;bottom:881px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tj_4192{left:69px;bottom:865px;letter-spacing:-0.18px;word-spacing:-0.87px;}
#tk_4192{left:69px;bottom:848px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tl_4192{left:69px;bottom:831px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#tm_4192{left:69px;bottom:814px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tn_4192{left:69px;bottom:764px;letter-spacing:-0.09px;}
#to_4192{left:154px;bottom:764px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#tp_4192{left:69px;bottom:742px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tq_4192{left:69px;bottom:725px;letter-spacing:-0.19px;word-spacing:-0.41px;}
#tr_4192{left:69px;bottom:708px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#ts_4192{left:69px;bottom:691px;letter-spacing:-0.17px;word-spacing:-0.88px;}
#tt_4192{left:69px;bottom:674px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#tu_4192{left:69px;bottom:652px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tv_4192{left:69px;bottom:625px;}
#tw_4192{left:95px;bottom:629px;letter-spacing:-0.23px;word-spacing:-0.42px;}
#tx_4192{left:69px;bottom:602px;}
#ty_4192{left:95px;bottom:606px;letter-spacing:-0.24px;word-spacing:-0.44px;}
#tz_4192{left:69px;bottom:579px;}
#t10_4192{left:95px;bottom:583px;letter-spacing:-0.17px;}
#t11_4192{left:69px;bottom:560px;letter-spacing:-0.16px;word-spacing:-1.49px;}
#t12_4192{left:69px;bottom:543px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t13_4192{left:69px;bottom:484px;letter-spacing:0.14px;}
#t14_4192{left:151px;bottom:484px;letter-spacing:0.15px;word-spacing:0.01px;}
#t15_4192{left:69px;bottom:462px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t16_4192{left:69px;bottom:445px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t17_4192{left:69px;bottom:428px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t18_4192{left:69px;bottom:405px;letter-spacing:-0.14px;word-spacing:-1.35px;}
#t19_4192{left:69px;bottom:389px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1a_4192{left:69px;bottom:339px;letter-spacing:-0.09px;}
#t1b_4192{left:154px;bottom:339px;letter-spacing:-0.1px;word-spacing:-0.03px;}
#t1c_4192{left:69px;bottom:316px;letter-spacing:-0.15px;word-spacing:-0.9px;}
#t1d_4192{left:69px;bottom:299px;letter-spacing:-0.14px;word-spacing:-0.64px;}
#t1e_4192{left:69px;bottom:283px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#t1f_4192{left:69px;bottom:266px;letter-spacing:-0.16px;word-spacing:-0.97px;}
#t1g_4192{left:69px;bottom:249px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1h_4192{left:69px;bottom:232px;letter-spacing:-0.19px;word-spacing:-0.45px;}
#t1i_4192{left:69px;bottom:209px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t1j_4192{left:69px;bottom:192px;letter-spacing:-0.18px;word-spacing:-0.41px;}
#t1k_4192{left:69px;bottom:169px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#t1l_4192{left:69px;bottom:153px;letter-spacing:-0.16px;word-spacing:-0.49px;}
#t1m_4192{left:69px;bottom:136px;letter-spacing:-0.16px;word-spacing:-0.44px;}

.s1_4192{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4192{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4192{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_4192{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_4192{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s6_4192{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s7_4192{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4192" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4192Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4192" style="-webkit-user-select: none;"><object width="935" height="1210" data="4192/4192.svg" type="image/svg+xml" id="pdf4192" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4192" class="t s1_4192">33-30 </span><span id="t2_4192" class="t s1_4192">Vol. 3C </span>
<span id="t3_4192" class="t s2_4192">INTELÂ® PROCESSOR TRACE </span>
<span id="t4_4192" class="t s3_4192">33.3.1.1 </span><span id="t5_4192" class="t s3_4192">Packet Decoding of RIP versus LIP </span>
<span id="t6_4192" class="t s4_4192">FUP, TIP, TIP.PGE, and TIP.PGE packets can contain an instruction pointer (IP) payload. On some processor gener- </span>
<span id="t7_4192" class="t s4_4192">ations, this payload will be an effective address (RIP), while on others this will be a linear address (LIP). In the </span>
<span id="t8_4192" class="t s4_4192">former case, the payload is the offset from the current CS base address, while in the latter it is the sum of the offset </span>
<span id="t9_4192" class="t s4_4192">and the CS base address (Note that in real mode, the CS base address is the value of CS&lt;&lt;4, while in protected </span>
<span id="ta_4192" class="t s4_4192">mode the CS base address is the base linear address of the segment indicated by the CS register.). Which IP type </span>
<span id="tb_4192" class="t s4_4192">is in use is indicated by enumeration (see </span><span id="tc_4192" class="t s5_4192">CPUID.(EAX=14H, ECX=0):ECX.LIP[bit 31] </span><span id="td_4192" class="t s4_4192">in Table 33-11). </span>
<span id="te_4192" class="t s4_4192">For software that executes while the CS base address is 0 (including all software executing in 64-bit mode), the </span>
<span id="tf_4192" class="t s4_4192">difference is indistinguishable. A trace decoder must account for cases where the CS base address is not 0 and the </span>
<span id="tg_4192" class="t s4_4192">resolved LIP will not be evident in a trace generated on a CPU that enumerates use of RIP. This is likely to cause </span>
<span id="th_4192" class="t s4_4192">problems when attempting to link the trace with the associated binaries. </span>
<span id="ti_4192" class="t s4_4192">Note that IP comparison logic, for IP filtering and TraceStop range calculation, is based on the same IP type as </span>
<span id="tj_4192" class="t s4_4192">these IP packets. For processors that output RIP, the IP comparison mechanism is also based on RIP, and hence on </span>
<span id="tk_4192" class="t s4_4192">those processors RIP values should be written to IA32_RTIT_ADDRn_[AB] MSRs. This can produce differing </span>
<span id="tl_4192" class="t s4_4192">behavior if the same trace configuration setting is run on processors reporting different IP types, i.e., </span>
<span id="tm_4192" class="t s4_4192">CPUID.(EAX=14H, ECX=0):ECX.LIP[bit 31]. Care should be taken to check CPUID when configuring IP filters. </span>
<span id="tn_4192" class="t s3_4192">33.3.1.2 </span><span id="to_4192" class="t s3_4192">Model Specific Capability Restrictions </span>
<span id="tp_4192" class="t s4_4192">Some processor generations impose restrictions that prevent use of LBRs/BTS/BTM/LERs when software has </span>
<span id="tq_4192" class="t s4_4192">enabled tracing with Intel Processor Trace. On these processors, when TraceEn is set, updates of LBR, BTS, BTM, </span>
<span id="tr_4192" class="t s4_4192">LERs are suspended but the states of the corresponding IA32_DEBUGCTL control fields remained unchanged as if </span>
<span id="ts_4192" class="t s4_4192">it were still enabled. When TraceEn is cleared, the LBR array is reset, and LBR/BTS/BTM/LERs updates will resume. </span>
<span id="tt_4192" class="t s4_4192">Further, reads of these registers will return 0, and writes will be dropped. </span>
<span id="tu_4192" class="t s4_4192">The list of MSRs whose updates/accesses are restricted follows. </span>
<span id="tv_4192" class="t s6_4192">â¢ </span><span id="tw_4192" class="t s4_4192">MSR_LASTBRANCH_x_TO_IP, MSR_LASTBRANCH_x_FROM_IP, MSR_LBR_INFO_x, MSR_LASTBRANCH_TOS </span>
<span id="tx_4192" class="t s6_4192">â¢ </span><span id="ty_4192" class="t s4_4192">MSR_LER_FROM_LIP, MSR_LER_TO_LIP </span>
<span id="tz_4192" class="t s6_4192">â¢ </span><span id="t10_4192" class="t s4_4192">MSR_LBR_SELECT </span>
<span id="t11_4192" class="t s4_4192">For processors with CPUID DisplayFamily_DisplayModel signatures of 06_3DH, 06_47H, 06_4EH, 06_4FH, 06_56H, </span>
<span id="t12_4192" class="t s4_4192">and 06_5EH, the use of Intel PT and LBRs are mutually exclusive. </span>
<span id="t13_4192" class="t s7_4192">33.3.2 </span><span id="t14_4192" class="t s7_4192">Enabling and Configuration of Trace Packet Generation </span>
<span id="t15_4192" class="t s4_4192">To configure trace packets, enable packet generation, and capture packets, software starts with using CPUID </span>
<span id="t16_4192" class="t s4_4192">instruction to detect its feature flag, CPUID.(EAX=07H,ECX=0H):EBX[bit 25] = 1; followed by enumerating the </span>
<span id="t17_4192" class="t s4_4192">capabilities described in Section 33.3.1. </span>
<span id="t18_4192" class="t s4_4192">Based on the capability queried from Section 33.3.1, software must configure a number of model-specific registers. </span>
<span id="t19_4192" class="t s4_4192">This section describes programming considerations related to those MSRs. </span>
<span id="t1a_4192" class="t s3_4192">33.3.2.1 </span><span id="t1b_4192" class="t s3_4192">Enabling Packet Generation </span>
<span id="t1c_4192" class="t s4_4192">When configuring and enabling packet generation, the IA32_RTIT_CTL MSR should be written after any other Intel </span>
<span id="t1d_4192" class="t s4_4192">PT MSRs have been written, since writes to the other configuration MSRs cause a general-protection fault (#GP) if </span>
<span id="t1e_4192" class="t s4_4192">TraceEn = 1. If a prior trace collection context is not being restored, then software should first clear </span>
<span id="t1f_4192" class="t s4_4192">IA32_RTIT_STATUS. This is important since the Stopped, and Error fields are writable; clearing the MSR clears any </span>
<span id="t1g_4192" class="t s4_4192">values that may have persisted from prior trace packet collection contexts. See Section 33.2.8.2 for details of </span>
<span id="t1h_4192" class="t s4_4192">packets generated by setting TraceEn to 1. </span>
<span id="t1i_4192" class="t s4_4192">If setting TraceEn to 1 causes an operational error (see Section 33.3.10), there may be a delay after the WRMSR </span>
<span id="t1j_4192" class="t s4_4192">completes before the error is signaled in the IA32_RTIT_STATUS MSR. </span>
<span id="t1k_4192" class="t s4_4192">While packet generation is enabled, the values of some configuration MSRs (e.g., IA32_RTIT_STATUS and </span>
<span id="t1l_4192" class="t s4_4192">IA32_RTIT_OUTPUT_*) are transient, and reads may return values that are out of date. Only after packet genera- </span>
<span id="t1m_4192" class="t s4_4192">tion is disabled (by clearing TraceEn) do reads of these MSRs return reliable values. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
