This is a revolving list of tasks that we need to do.  Priorities change constantly.

= Current Items =

== Unassigned ==
* Figure out why linux has a bandwidth allocation issue after a ^c from a program
* Discipline VCTCXO using 1pps from GPSDO
* Discipline VCTCXO using 10MHz external reference
* Parse NMEA messages from GPS in FPGA for timestamping
* Add ability to 'reset on next 1pps' signal for TX/RX sample synchronization
* Fix or remove FS USB descriptors.

== bpadalino ==
* Automatic IQ Calibration
* Create and simulate HDL models
* Create signal generator block for FPGA

== jynik ==
* Embedded sweeping spectrum analyzer demo based upon fosphor
** Pending on FPGA FFT block

= Future Items =
* Si5338 MIMO/Expansion clock settings
* Create impulse latency RTT mode for FPGA
* TX -> RX Loopback mode in HDL