

================================================================
== Vitis HLS Report for 'dpu_pack_4_Pipeline_VITIS_LOOP_630_6'
================================================================
* Date:           Thu Dec 29 12:40:52 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.334 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      226|      226|  2.260 us|  2.260 us|  226|  226|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_630_6  |      224|      224|         7|          7|          1|    32|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|    18022|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      239|    -|
|Register             |        -|     -|      145|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      145|    18261|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|        4|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+------+------------+------------+
    |     Variable Name    | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+------+------------+------------+
    |add_ln630_fu_307_p2   |         +|   0|  0|    13|           6|           1|
    |add_ln634_fu_466_p2   |         +|   0|  0|    20|          13|           6|
    |add_ln636_fu_600_p2   |         +|   0|  0|    20|          13|           6|
    |add_ln637_fu_624_p2   |         +|   0|  0|    20|          13|           7|
    |add_ln638_fu_733_p2   |         +|   0|  0|    20|          13|           7|
    |add_ln641_fu_399_p2   |         +|   0|  0|    19|          12|           1|
    |add_ln643_fu_514_p2   |         +|   0|  0|    19|          12|           2|
    |add_ln644_fu_524_p2   |         +|   0|  0|    19|          12|           2|
    |add_ln646_fu_648_p2   |         +|   0|  0|    19|          12|           3|
    |add_ln648_fu_658_p2   |         +|   0|  0|    19|          12|           3|
    |add_ln649_fu_781_p2   |         +|   0|  0|    19|          12|           3|
    |add_ln651_fu_791_p2   |         +|   0|  0|    19|          12|           3|
    |add_ln652_fu_866_p2   |         +|   0|  0|    19|          12|           4|
    |add_ln654_fu_876_p2   |         +|   0|  0|    19|          12|           4|
    |add_ln656_fu_886_p2   |         +|   0|  0|    19|          12|           4|
    |add_ln657_fu_896_p2   |         +|   0|  0|    19|          12|           4|
    |add_ln659_fu_906_p2   |         +|   0|  0|    19|          12|           4|
    |add_ln660_fu_449_p2   |         +|   0|  0|    39|          32|           4|
    |t_10_fu_508_p2        |         -|   0|  0|    24|          13|          17|
    |t_11_fu_618_p2        |         -|   0|  0|    27|          13|          20|
    |t_12_fu_642_p2        |         -|   0|  0|    22|          13|          15|
    |t_13_fu_751_p2        |         -|   0|  0|    25|          13|          18|
    |t_14_fu_775_p2        |         -|   0|  0|    21|          14|          13|
    |t_8_fu_365_p2         |         -|   0|  0|    26|          13|          19|
    |t_9_fu_484_p2         |         -|   0|  0|    21|          13|          14|
    |t_fu_339_p2           |         -|   0|  0|    23|          13|          16|
    |icmp_ln630_fu_301_p2  |      icmp|   0|  0|    10|           6|           7|
    |lshr_ln632_fu_329_p2  |      lshr|   0|  0|  2171|        8192|        8192|
    |lshr_ln633_fu_355_p2  |      lshr|   0|  0|  2171|        8192|        8192|
    |lshr_ln634_fu_475_p2  |      lshr|   0|  0|  2171|        8192|        8192|
    |lshr_ln635_fu_499_p2  |      lshr|   0|  0|  2171|        8192|        8192|
    |lshr_ln636_fu_609_p2  |      lshr|   0|  0|  2171|        8192|        8192|
    |lshr_ln637_fu_633_p2  |      lshr|   0|  0|  2171|        8192|        8192|
    |lshr_ln638_fu_742_p2  |      lshr|   0|  0|  2171|        8192|        8192|
    |lshr_ln639_fu_766_p2  |      lshr|   0|  0|  2171|        8192|        8192|
    |or_ln633_fu_345_p2    |        or|   0|  0|    13|          13|           6|
    |or_ln635_fu_490_p2    |        or|   0|  0|    13|          13|           7|
    |or_ln639_fu_757_p2    |        or|   0|  0|    13|          13|           8|
    |or_ln642_fu_422_p2    |        or|   0|  0|     8|           8|           8|
    |or_ln645_fu_546_p2    |        or|   0|  0|     8|           8|           8|
    |or_ln647_fu_574_p2    |        or|   0|  0|     8|           8|           8|
    |or_ln650_fu_680_p2    |        or|   0|  0|     8|           8|           8|
    |or_ln653_fu_717_p2    |        or|   0|  0|     8|           8|           8|
    |or_ln655_fu_813_p2    |        or|   0|  0|     8|           8|           8|
    |or_ln658_fu_850_p2    |        or|   0|  0|     8|           8|           8|
    +----------------------+----------+----+---+------+------------+------------+
    |Total                 |          |   0|  0| 18022|       65976|       65820|
    +----------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  43|          8|    1|          8|
    |ap_done_int         |   9|          2|    1|          2|
    |ap_sig_allocacmp_i  |   9|          2|    6|         12|
    |i_29_fu_170         |   9|          2|    6|         12|
    |ptr_o               |   9|          2|   32|         64|
    |sk_address0         |  43|          8|   12|         96|
    |sk_address1         |  37|          7|   12|         84|
    |sk_d0               |  43|          8|    8|         64|
    |sk_d1               |  37|          7|    8|         56|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 239|         46|   86|        398|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |   7|   0|    7|          0|
    |ap_done_reg            |   1|   0|    1|          0|
    |i_29_fu_170            |   6|   0|    6|          0|
    |or_ln633_reg_942       |   5|   0|   13|          8|
    |or_ln635_reg_972       |   5|   0|   13|          8|
    |or_ln647_reg_979       |   8|   0|    8|          0|
    |or_ln650_reg_994       |   8|   0|    8|          0|
    |or_ln653_reg_1004      |   8|   0|    8|          0|
    |or_ln655_reg_1014      |   8|   0|    8|          0|
    |or_ln658_reg_1024      |   8|   0|    8|          0|
    |shl_ln_reg_936         |   5|   0|   13|          8|
    |trunc_ln10_reg_989     |   8|   0|    8|          0|
    |trunc_ln11_reg_999     |   8|   0|    8|          0|
    |trunc_ln13_reg_1009    |   8|   0|    8|          0|
    |trunc_ln14_reg_1019    |   8|   0|    8|          0|
    |trunc_ln16_reg_1029    |   8|   0|    8|          0|
    |trunc_ln640_1_reg_947  |  12|   0|   12|          0|
    |trunc_ln6_reg_962      |   8|   0|    8|          0|
    |trunc_ln7_reg_967      |   8|   0|    8|          0|
    |trunc_ln9_reg_984      |   8|   0|    8|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 145|   0|  169|         24|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+------+------------+--------------------------------------+--------------+
|    RTL Ports    | Dir | Bits |  Protocol  |             Source Object            |    C Type    |
+-----------------+-----+------+------------+--------------------------------------+--------------+
|ap_clk           |   in|     1|  ap_ctrl_hs|  dpu_pack.4_Pipeline_VITIS_LOOP_630_6|  return value|
|ap_rst           |   in|     1|  ap_ctrl_hs|  dpu_pack.4_Pipeline_VITIS_LOOP_630_6|  return value|
|ap_start         |   in|     1|  ap_ctrl_hs|  dpu_pack.4_Pipeline_VITIS_LOOP_630_6|  return value|
|ap_done          |  out|     1|  ap_ctrl_hs|  dpu_pack.4_Pipeline_VITIS_LOOP_630_6|  return value|
|ap_idle          |  out|     1|  ap_ctrl_hs|  dpu_pack.4_Pipeline_VITIS_LOOP_630_6|  return value|
|ap_ready         |  out|     1|  ap_ctrl_hs|  dpu_pack.4_Pipeline_VITIS_LOOP_630_6|  return value|
|this_5_5_reload  |   in|  8192|     ap_none|                       this_5_5_reload|        scalar|
|sk_address0      |  out|    12|   ap_memory|                                    sk|         array|
|sk_ce0           |  out|     1|   ap_memory|                                    sk|         array|
|sk_we0           |  out|     1|   ap_memory|                                    sk|         array|
|sk_d0            |  out|     8|   ap_memory|                                    sk|         array|
|sk_address1      |  out|    12|   ap_memory|                                    sk|         array|
|sk_ce1           |  out|     1|   ap_memory|                                    sk|         array|
|sk_we1           |  out|     1|   ap_memory|                                    sk|         array|
|sk_d1            |  out|     8|   ap_memory|                                    sk|         array|
|ptr_i            |   in|    32|     ap_ovld|                                   ptr|       pointer|
|ptr_o            |  out|    32|     ap_ovld|                                   ptr|       pointer|
|ptr_o_ap_vld     |  out|     1|     ap_ovld|                                   ptr|       pointer|
+-----------------+-----+------+------------+--------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 7, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 7, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.30>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_29 = alloca i32 1"   --->   Operation 10 'alloca' 'i_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %sk, void @empty_69, i32 0, i32 0, void @empty_70, i32 4294967295, i32 0, void @empty_70, void @empty_70, void @empty_70, i32 0, i32 0, i32 0, i32 0, void @empty_70, void @empty_70, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%this_5_5_reload_read = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %this_5_5_reload"   --->   Operation 12 'read' 'this_5_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.46ns)   --->   "%store_ln0 = store i6 0, i6 %i_29"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc367"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i = load i6 %i_29" [HLS_Final_vitis_src/dpu.cpp:632]   --->   Operation 15 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 16 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.71ns)   --->   "%icmp_ln630 = icmp_eq  i6 %i, i6 32" [HLS_Final_vitis_src/dpu.cpp:630]   --->   Operation 17 'icmp' 'icmp_ln630' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 18 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.84ns)   --->   "%add_ln630 = add i6 %i, i6 1" [HLS_Final_vitis_src/dpu.cpp:630]   --->   Operation 19 'add' 'add_ln630' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln630 = br i1 %icmp_ln630, void %for.inc367.split, void %for.inc370.exitStub" [HLS_Final_vitis_src/dpu.cpp:630]   --->   Operation 20 'br' 'br_ln630' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln632 = trunc i6 %i" [HLS_Final_vitis_src/dpu.cpp:632]   --->   Operation 21 'trunc' 'trunc_ln632' <Predicate = (!icmp_ln630)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %trunc_ln632, i8 0" [HLS_Final_vitis_src/dpu.cpp:632]   --->   Operation 22 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln630)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%zext_ln632 = zext i13 %shl_ln" [HLS_Final_vitis_src/dpu.cpp:632]   --->   Operation 23 'zext' 'zext_ln632' <Predicate = (!icmp_ln630)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%lshr_ln632 = lshr i8192 %this_5_5_reload_read, i8192 %zext_ln632" [HLS_Final_vitis_src/dpu.cpp:632]   --->   Operation 24 'lshr' 'lshr_ln632' <Predicate = (!icmp_ln630)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%trunc_ln632_1 = trunc i8192 %lshr_ln632" [HLS_Final_vitis_src/dpu.cpp:632]   --->   Operation 25 'trunc' 'trunc_ln632_1' <Predicate = (!icmp_ln630)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.72ns) (out node of the LUT)   --->   "%t = sub i16 4096, i16 %trunc_ln632_1" [HLS_Final_vitis_src/dpu.cpp:632]   --->   Operation 26 'sub' 't' <Predicate = (!icmp_ln630)> <Delay = 1.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%or_ln633 = or i13 %shl_ln, i13 32" [HLS_Final_vitis_src/dpu.cpp:633]   --->   Operation 27 'or' 'or_ln633' <Predicate = (!icmp_ln630)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node t_8)   --->   "%zext_ln633 = zext i13 %or_ln633" [HLS_Final_vitis_src/dpu.cpp:633]   --->   Operation 28 'zext' 'zext_ln633' <Predicate = (!icmp_ln630)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node t_8)   --->   "%lshr_ln633 = lshr i8192 %this_5_5_reload_read, i8192 %zext_ln633" [HLS_Final_vitis_src/dpu.cpp:633]   --->   Operation 29 'lshr' 'lshr_ln633' <Predicate = (!icmp_ln630)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node t_8)   --->   "%trunc_ln633 = trunc i8192 %lshr_ln633" [HLS_Final_vitis_src/dpu.cpp:633]   --->   Operation 30 'trunc' 'trunc_ln633' <Predicate = (!icmp_ln630)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.72ns) (out node of the LUT)   --->   "%t_8 = sub i19 4096, i19 %trunc_ln633" [HLS_Final_vitis_src/dpu.cpp:633]   --->   Operation 31 'sub' 't_8' <Predicate = (!icmp_ln630)> <Delay = 1.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln640 = trunc i16 %t" [HLS_Final_vitis_src/dpu.cpp:640]   --->   Operation 32 'trunc' 'trunc_ln640' <Predicate = (!icmp_ln630)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%ptr_load = load i32 %ptr" [HLS_Final_vitis_src/dpu.cpp:640]   --->   Operation 33 'load' 'ptr_load' <Predicate = (!icmp_ln630)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln640_1 = trunc i32 %ptr_load" [HLS_Final_vitis_src/dpu.cpp:640]   --->   Operation 34 'trunc' 'trunc_ln640_1' <Predicate = (!icmp_ln630)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln640 = zext i32 %ptr_load" [HLS_Final_vitis_src/dpu.cpp:640]   --->   Operation 35 'zext' 'zext_ln640' <Predicate = (!icmp_ln630)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%sk_addr = getelementptr i8 %sk, i64 0, i64 %zext_ln640" [HLS_Final_vitis_src/dpu.cpp:640]   --->   Operation 36 'getelementptr' 'sk_addr' <Predicate = (!icmp_ln630)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.29ns)   --->   "%store_ln640 = store i8 %trunc_ln640, i12 %sk_addr" [HLS_Final_vitis_src/dpu.cpp:640]   --->   Operation 37 'store' 'store_ln640' <Predicate = (!icmp_ln630)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4016> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %t, i32 8, i32 15" [HLS_Final_vitis_src/dpu.cpp:641]   --->   Operation 38 'partselect' 'trunc_ln' <Predicate = (!icmp_ln630)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.99ns)   --->   "%add_ln641 = add i12 %trunc_ln640_1, i12 1" [HLS_Final_vitis_src/dpu.cpp:641]   --->   Operation 39 'add' 'add_ln641' <Predicate = (!icmp_ln630)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln641 = zext i12 %add_ln641" [HLS_Final_vitis_src/dpu.cpp:641]   --->   Operation 40 'zext' 'zext_ln641' <Predicate = (!icmp_ln630)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%sk_addr_17 = getelementptr i8 %sk, i64 0, i64 %zext_ln641" [HLS_Final_vitis_src/dpu.cpp:641]   --->   Operation 41 'getelementptr' 'sk_addr_17' <Predicate = (!icmp_ln630)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln642 = trunc i19 %t_8" [HLS_Final_vitis_src/dpu.cpp:642]   --->   Operation 42 'trunc' 'trunc_ln642' <Predicate = (!icmp_ln630)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%shl_ln6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %trunc_ln642, i5 0" [HLS_Final_vitis_src/dpu.cpp:642]   --->   Operation 43 'bitconcatenate' 'shl_ln6' <Predicate = (!icmp_ln630)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.28ns)   --->   "%or_ln642 = or i8 %shl_ln6, i8 %trunc_ln" [HLS_Final_vitis_src/dpu.cpp:642]   --->   Operation 44 'or' 'or_ln642' <Predicate = (!icmp_ln630)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (1.29ns)   --->   "%store_ln642 = store i8 %or_ln642, i12 %sk_addr_17" [HLS_Final_vitis_src/dpu.cpp:642]   --->   Operation 45 'store' 'store_ln642' <Predicate = (!icmp_ln630)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4016> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %t_8, i32 3, i32 10" [HLS_Final_vitis_src/dpu.cpp:643]   --->   Operation 46 'partselect' 'trunc_ln6' <Predicate = (!icmp_ln630)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %t_8, i32 11, i32 18" [HLS_Final_vitis_src/dpu.cpp:644]   --->   Operation 47 'partselect' 'trunc_ln7' <Predicate = (!icmp_ln630)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (1.14ns)   --->   "%add_ln660 = add i32 %ptr_load, i32 13" [HLS_Final_vitis_src/dpu.cpp:660]   --->   Operation 48 'add' 'add_ln660' <Predicate = (!icmp_ln630)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%store_ln660 = store i32 %add_ln660, i32 %ptr" [HLS_Final_vitis_src/dpu.cpp:660]   --->   Operation 49 'store' 'store_ln660' <Predicate = (!icmp_ln630)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.46ns)   --->   "%store_ln630 = store i6 %add_ln630, i6 %i_29" [HLS_Final_vitis_src/dpu.cpp:630]   --->   Operation 50 'store' 'store_ln630' <Predicate = (!icmp_ln630)> <Delay = 0.46>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 154 'ret' 'ret_ln0' <Predicate = (icmp_ln630)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.33>
ST_2 : Operation 51 [1/1] (1.02ns)   --->   "%add_ln634 = add i13 %or_ln633, i13 32" [HLS_Final_vitis_src/dpu.cpp:634]   --->   Operation 51 'add' 'add_ln634' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node t_9)   --->   "%zext_ln634 = zext i13 %add_ln634" [HLS_Final_vitis_src/dpu.cpp:634]   --->   Operation 52 'zext' 'zext_ln634' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node t_9)   --->   "%lshr_ln634 = lshr i8192 %this_5_5_reload_read, i8192 %zext_ln634" [HLS_Final_vitis_src/dpu.cpp:634]   --->   Operation 53 'lshr' 'lshr_ln634' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node t_9)   --->   "%trunc_ln634 = trunc i8192 %lshr_ln634" [HLS_Final_vitis_src/dpu.cpp:634]   --->   Operation 54 'trunc' 'trunc_ln634' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.72ns) (out node of the LUT)   --->   "%t_9 = sub i14 4096, i14 %trunc_ln634" [HLS_Final_vitis_src/dpu.cpp:634]   --->   Operation 55 'sub' 't_9' <Predicate = true> <Delay = 1.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%or_ln635 = or i13 %shl_ln, i13 96" [HLS_Final_vitis_src/dpu.cpp:635]   --->   Operation 56 'or' 'or_ln635' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node t_10)   --->   "%zext_ln635 = zext i13 %or_ln635" [HLS_Final_vitis_src/dpu.cpp:635]   --->   Operation 57 'zext' 'zext_ln635' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node t_10)   --->   "%lshr_ln635 = lshr i8192 %this_5_5_reload_read, i8192 %zext_ln635" [HLS_Final_vitis_src/dpu.cpp:635]   --->   Operation 58 'lshr' 'lshr_ln635' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node t_10)   --->   "%trunc_ln635 = trunc i8192 %lshr_ln635" [HLS_Final_vitis_src/dpu.cpp:635]   --->   Operation 59 'trunc' 'trunc_ln635' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (1.72ns) (out node of the LUT)   --->   "%t_10 = sub i17 4096, i17 %trunc_ln635" [HLS_Final_vitis_src/dpu.cpp:635]   --->   Operation 60 'sub' 't_10' <Predicate = true> <Delay = 1.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.99ns)   --->   "%add_ln643 = add i12 %trunc_ln640_1, i12 2" [HLS_Final_vitis_src/dpu.cpp:643]   --->   Operation 61 'add' 'add_ln643' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln643 = zext i12 %add_ln643" [HLS_Final_vitis_src/dpu.cpp:643]   --->   Operation 62 'zext' 'zext_ln643' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%sk_addr_18 = getelementptr i8 %sk, i64 0, i64 %zext_ln643" [HLS_Final_vitis_src/dpu.cpp:643]   --->   Operation 63 'getelementptr' 'sk_addr_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (1.29ns)   --->   "%store_ln643 = store i8 %trunc_ln6, i12 %sk_addr_18" [HLS_Final_vitis_src/dpu.cpp:643]   --->   Operation 64 'store' 'store_ln643' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4016> <RAM>
ST_2 : Operation 65 [1/1] (0.99ns)   --->   "%add_ln644 = add i12 %trunc_ln640_1, i12 3" [HLS_Final_vitis_src/dpu.cpp:644]   --->   Operation 65 'add' 'add_ln644' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln644 = zext i12 %add_ln644" [HLS_Final_vitis_src/dpu.cpp:644]   --->   Operation 66 'zext' 'zext_ln644' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%sk_addr_19 = getelementptr i8 %sk, i64 0, i64 %zext_ln644" [HLS_Final_vitis_src/dpu.cpp:644]   --->   Operation 67 'getelementptr' 'sk_addr_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln645 = trunc i14 %t_9" [HLS_Final_vitis_src/dpu.cpp:645]   --->   Operation 68 'trunc' 'trunc_ln645' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%shl_ln7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %trunc_ln645, i2 0" [HLS_Final_vitis_src/dpu.cpp:645]   --->   Operation 69 'bitconcatenate' 'shl_ln7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.28ns)   --->   "%or_ln645 = or i8 %shl_ln7, i8 %trunc_ln7" [HLS_Final_vitis_src/dpu.cpp:645]   --->   Operation 70 'or' 'or_ln645' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (1.29ns)   --->   "%store_ln645 = store i8 %or_ln645, i12 %sk_addr_19" [HLS_Final_vitis_src/dpu.cpp:645]   --->   Operation 71 'store' 'store_ln645' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4016> <RAM>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %t_9, i32 6, i32 13" [HLS_Final_vitis_src/dpu.cpp:646]   --->   Operation 72 'partselect' 'trunc_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln647 = trunc i17 %t_10" [HLS_Final_vitis_src/dpu.cpp:647]   --->   Operation 73 'trunc' 'trunc_ln647' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%shl_ln8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln647, i7 0" [HLS_Final_vitis_src/dpu.cpp:647]   --->   Operation 74 'bitconcatenate' 'shl_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.28ns)   --->   "%or_ln647 = or i8 %shl_ln8, i8 %trunc_ln8" [HLS_Final_vitis_src/dpu.cpp:647]   --->   Operation 75 'or' 'or_ln647' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %t_10, i32 1, i32 8" [HLS_Final_vitis_src/dpu.cpp:648]   --->   Operation 76 'partselect' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln10 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %t_10, i32 9, i32 16" [HLS_Final_vitis_src/dpu.cpp:649]   --->   Operation 77 'partselect' 'trunc_ln10' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.03>
ST_3 : Operation 78 [1/1] (1.02ns)   --->   "%add_ln636 = add i13 %or_ln635, i13 32" [HLS_Final_vitis_src/dpu.cpp:636]   --->   Operation 78 'add' 'add_ln636' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node t_11)   --->   "%zext_ln636 = zext i13 %add_ln636" [HLS_Final_vitis_src/dpu.cpp:636]   --->   Operation 79 'zext' 'zext_ln636' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node t_11)   --->   "%lshr_ln636 = lshr i8192 %this_5_5_reload_read, i8192 %zext_ln636" [HLS_Final_vitis_src/dpu.cpp:636]   --->   Operation 80 'lshr' 'lshr_ln636' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node t_11)   --->   "%trunc_ln636 = trunc i8192 %lshr_ln636" [HLS_Final_vitis_src/dpu.cpp:636]   --->   Operation 81 'trunc' 'trunc_ln636' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (1.72ns) (out node of the LUT)   --->   "%t_11 = sub i20 4096, i20 %trunc_ln636" [HLS_Final_vitis_src/dpu.cpp:636]   --->   Operation 82 'sub' 't_11' <Predicate = true> <Delay = 1.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (1.02ns)   --->   "%add_ln637 = add i13 %or_ln635, i13 64" [HLS_Final_vitis_src/dpu.cpp:637]   --->   Operation 83 'add' 'add_ln637' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node t_12)   --->   "%zext_ln637 = zext i13 %add_ln637" [HLS_Final_vitis_src/dpu.cpp:637]   --->   Operation 84 'zext' 'zext_ln637' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node t_12)   --->   "%lshr_ln637 = lshr i8192 %this_5_5_reload_read, i8192 %zext_ln637" [HLS_Final_vitis_src/dpu.cpp:637]   --->   Operation 85 'lshr' 'lshr_ln637' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node t_12)   --->   "%trunc_ln637 = trunc i8192 %lshr_ln637" [HLS_Final_vitis_src/dpu.cpp:637]   --->   Operation 86 'trunc' 'trunc_ln637' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (1.72ns) (out node of the LUT)   --->   "%t_12 = sub i15 4096, i15 %trunc_ln637" [HLS_Final_vitis_src/dpu.cpp:637]   --->   Operation 87 'sub' 't_12' <Predicate = true> <Delay = 1.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.99ns)   --->   "%add_ln646 = add i12 %trunc_ln640_1, i12 4" [HLS_Final_vitis_src/dpu.cpp:646]   --->   Operation 88 'add' 'add_ln646' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln646 = zext i12 %add_ln646" [HLS_Final_vitis_src/dpu.cpp:646]   --->   Operation 89 'zext' 'zext_ln646' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%sk_addr_20 = getelementptr i8 %sk, i64 0, i64 %zext_ln646" [HLS_Final_vitis_src/dpu.cpp:646]   --->   Operation 90 'getelementptr' 'sk_addr_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (1.29ns)   --->   "%store_ln647 = store i8 %or_ln647, i12 %sk_addr_20" [HLS_Final_vitis_src/dpu.cpp:647]   --->   Operation 91 'store' 'store_ln647' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4016> <RAM>
ST_3 : Operation 92 [1/1] (0.99ns)   --->   "%add_ln648 = add i12 %trunc_ln640_1, i12 5" [HLS_Final_vitis_src/dpu.cpp:648]   --->   Operation 92 'add' 'add_ln648' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln648 = zext i12 %add_ln648" [HLS_Final_vitis_src/dpu.cpp:648]   --->   Operation 93 'zext' 'zext_ln648' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%sk_addr_21 = getelementptr i8 %sk, i64 0, i64 %zext_ln648" [HLS_Final_vitis_src/dpu.cpp:648]   --->   Operation 94 'getelementptr' 'sk_addr_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (1.29ns)   --->   "%store_ln648 = store i8 %trunc_ln9, i12 %sk_addr_21" [HLS_Final_vitis_src/dpu.cpp:648]   --->   Operation 95 'store' 'store_ln648' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4016> <RAM>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln650 = trunc i20 %t_11" [HLS_Final_vitis_src/dpu.cpp:650]   --->   Operation 96 'trunc' 'trunc_ln650' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%shl_ln9 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %trunc_ln650, i4 0" [HLS_Final_vitis_src/dpu.cpp:650]   --->   Operation 97 'bitconcatenate' 'shl_ln9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.28ns)   --->   "%or_ln650 = or i8 %shl_ln9, i8 %trunc_ln10" [HLS_Final_vitis_src/dpu.cpp:650]   --->   Operation 98 'or' 'or_ln650' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln11 = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %t_11, i32 4, i32 11" [HLS_Final_vitis_src/dpu.cpp:651]   --->   Operation 99 'partselect' 'trunc_ln11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln12 = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %t_11, i32 12, i32 19" [HLS_Final_vitis_src/dpu.cpp:652]   --->   Operation 100 'partselect' 'trunc_ln12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln653 = trunc i15 %t_12" [HLS_Final_vitis_src/dpu.cpp:653]   --->   Operation 101 'trunc' 'trunc_ln653' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%shl_ln10 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln653, i1 0" [HLS_Final_vitis_src/dpu.cpp:653]   --->   Operation 102 'bitconcatenate' 'shl_ln10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.28ns)   --->   "%or_ln653 = or i8 %shl_ln10, i8 %trunc_ln12" [HLS_Final_vitis_src/dpu.cpp:653]   --->   Operation 103 'or' 'or_ln653' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln13 = partselect i8 @_ssdm_op_PartSelect.i8.i15.i32.i32, i15 %t_12, i32 7, i32 14" [HLS_Final_vitis_src/dpu.cpp:654]   --->   Operation 104 'partselect' 'trunc_ln13' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.03>
ST_4 : Operation 105 [1/1] (1.02ns)   --->   "%add_ln638 = add i13 %or_ln635, i13 96" [HLS_Final_vitis_src/dpu.cpp:638]   --->   Operation 105 'add' 'add_ln638' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node t_13)   --->   "%zext_ln638 = zext i13 %add_ln638" [HLS_Final_vitis_src/dpu.cpp:638]   --->   Operation 106 'zext' 'zext_ln638' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node t_13)   --->   "%lshr_ln638 = lshr i8192 %this_5_5_reload_read, i8192 %zext_ln638" [HLS_Final_vitis_src/dpu.cpp:638]   --->   Operation 107 'lshr' 'lshr_ln638' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node t_13)   --->   "%trunc_ln638 = trunc i8192 %lshr_ln638" [HLS_Final_vitis_src/dpu.cpp:638]   --->   Operation 108 'trunc' 'trunc_ln638' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (1.72ns) (out node of the LUT)   --->   "%t_13 = sub i18 4096, i18 %trunc_ln638" [HLS_Final_vitis_src/dpu.cpp:638]   --->   Operation 109 'sub' 't_13' <Predicate = true> <Delay = 1.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node t_14)   --->   "%or_ln639 = or i13 %shl_ln, i13 224" [HLS_Final_vitis_src/dpu.cpp:639]   --->   Operation 110 'or' 'or_ln639' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node t_14)   --->   "%zext_ln639 = zext i13 %or_ln639" [HLS_Final_vitis_src/dpu.cpp:639]   --->   Operation 111 'zext' 'zext_ln639' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node t_14)   --->   "%lshr_ln639 = lshr i8192 %this_5_5_reload_read, i8192 %zext_ln639" [HLS_Final_vitis_src/dpu.cpp:639]   --->   Operation 112 'lshr' 'lshr_ln639' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node t_14)   --->   "%trunc_ln639 = trunc i8192 %lshr_ln639" [HLS_Final_vitis_src/dpu.cpp:639]   --->   Operation 113 'trunc' 'trunc_ln639' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (1.72ns) (out node of the LUT)   --->   "%t_14 = sub i13 4096, i13 %trunc_ln639" [HLS_Final_vitis_src/dpu.cpp:639]   --->   Operation 114 'sub' 't_14' <Predicate = true> <Delay = 1.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.99ns)   --->   "%add_ln649 = add i12 %trunc_ln640_1, i12 6" [HLS_Final_vitis_src/dpu.cpp:649]   --->   Operation 115 'add' 'add_ln649' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln649 = zext i12 %add_ln649" [HLS_Final_vitis_src/dpu.cpp:649]   --->   Operation 116 'zext' 'zext_ln649' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%sk_addr_22 = getelementptr i8 %sk, i64 0, i64 %zext_ln649" [HLS_Final_vitis_src/dpu.cpp:649]   --->   Operation 117 'getelementptr' 'sk_addr_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (1.29ns)   --->   "%store_ln650 = store i8 %or_ln650, i12 %sk_addr_22" [HLS_Final_vitis_src/dpu.cpp:650]   --->   Operation 118 'store' 'store_ln650' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4016> <RAM>
ST_4 : Operation 119 [1/1] (0.99ns)   --->   "%add_ln651 = add i12 %trunc_ln640_1, i12 7" [HLS_Final_vitis_src/dpu.cpp:651]   --->   Operation 119 'add' 'add_ln651' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln651 = zext i12 %add_ln651" [HLS_Final_vitis_src/dpu.cpp:651]   --->   Operation 120 'zext' 'zext_ln651' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%sk_addr_23 = getelementptr i8 %sk, i64 0, i64 %zext_ln651" [HLS_Final_vitis_src/dpu.cpp:651]   --->   Operation 121 'getelementptr' 'sk_addr_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (1.29ns)   --->   "%store_ln651 = store i8 %trunc_ln11, i12 %sk_addr_23" [HLS_Final_vitis_src/dpu.cpp:651]   --->   Operation 122 'store' 'store_ln651' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4016> <RAM>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln655 = trunc i18 %t_13" [HLS_Final_vitis_src/dpu.cpp:655]   --->   Operation 123 'trunc' 'trunc_ln655' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%shl_ln11 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln655, i6 0" [HLS_Final_vitis_src/dpu.cpp:655]   --->   Operation 124 'bitconcatenate' 'shl_ln11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.28ns)   --->   "%or_ln655 = or i8 %shl_ln11, i8 %trunc_ln13" [HLS_Final_vitis_src/dpu.cpp:655]   --->   Operation 125 'or' 'or_ln655' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln14 = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %t_13, i32 2, i32 9" [HLS_Final_vitis_src/dpu.cpp:656]   --->   Operation 126 'partselect' 'trunc_ln14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln15 = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %t_13, i32 10, i32 17" [HLS_Final_vitis_src/dpu.cpp:657]   --->   Operation 127 'partselect' 'trunc_ln15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln658 = trunc i13 %t_14" [HLS_Final_vitis_src/dpu.cpp:658]   --->   Operation 128 'trunc' 'trunc_ln658' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%shl_ln12 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln658, i3 0" [HLS_Final_vitis_src/dpu.cpp:658]   --->   Operation 129 'bitconcatenate' 'shl_ln12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.28ns)   --->   "%or_ln658 = or i8 %shl_ln12, i8 %trunc_ln15" [HLS_Final_vitis_src/dpu.cpp:658]   --->   Operation 130 'or' 'or_ln658' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln16 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %t_14, i32 5, i32 12" [HLS_Final_vitis_src/dpu.cpp:659]   --->   Operation 131 'partselect' 'trunc_ln16' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.29>
ST_5 : Operation 132 [1/1] (0.99ns)   --->   "%add_ln652 = add i12 %trunc_ln640_1, i12 8" [HLS_Final_vitis_src/dpu.cpp:652]   --->   Operation 132 'add' 'add_ln652' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln652 = zext i12 %add_ln652" [HLS_Final_vitis_src/dpu.cpp:652]   --->   Operation 133 'zext' 'zext_ln652' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%sk_addr_24 = getelementptr i8 %sk, i64 0, i64 %zext_ln652" [HLS_Final_vitis_src/dpu.cpp:652]   --->   Operation 134 'getelementptr' 'sk_addr_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (1.29ns)   --->   "%store_ln653 = store i8 %or_ln653, i12 %sk_addr_24" [HLS_Final_vitis_src/dpu.cpp:653]   --->   Operation 135 'store' 'store_ln653' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4016> <RAM>
ST_5 : Operation 136 [1/1] (0.99ns)   --->   "%add_ln654 = add i12 %trunc_ln640_1, i12 9" [HLS_Final_vitis_src/dpu.cpp:654]   --->   Operation 136 'add' 'add_ln654' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln654 = zext i12 %add_ln654" [HLS_Final_vitis_src/dpu.cpp:654]   --->   Operation 137 'zext' 'zext_ln654' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%sk_addr_25 = getelementptr i8 %sk, i64 0, i64 %zext_ln654" [HLS_Final_vitis_src/dpu.cpp:654]   --->   Operation 138 'getelementptr' 'sk_addr_25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (1.29ns)   --->   "%store_ln655 = store i8 %or_ln655, i12 %sk_addr_25" [HLS_Final_vitis_src/dpu.cpp:655]   --->   Operation 139 'store' 'store_ln655' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4016> <RAM>

State 6 <SV = 5> <Delay = 2.29>
ST_6 : Operation 140 [1/1] (0.99ns)   --->   "%add_ln656 = add i12 %trunc_ln640_1, i12 10" [HLS_Final_vitis_src/dpu.cpp:656]   --->   Operation 140 'add' 'add_ln656' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln656 = zext i12 %add_ln656" [HLS_Final_vitis_src/dpu.cpp:656]   --->   Operation 141 'zext' 'zext_ln656' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%sk_addr_26 = getelementptr i8 %sk, i64 0, i64 %zext_ln656" [HLS_Final_vitis_src/dpu.cpp:656]   --->   Operation 142 'getelementptr' 'sk_addr_26' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (1.29ns)   --->   "%store_ln656 = store i8 %trunc_ln14, i12 %sk_addr_26" [HLS_Final_vitis_src/dpu.cpp:656]   --->   Operation 143 'store' 'store_ln656' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4016> <RAM>
ST_6 : Operation 144 [1/1] (0.99ns)   --->   "%add_ln657 = add i12 %trunc_ln640_1, i12 11" [HLS_Final_vitis_src/dpu.cpp:657]   --->   Operation 144 'add' 'add_ln657' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln657 = zext i12 %add_ln657" [HLS_Final_vitis_src/dpu.cpp:657]   --->   Operation 145 'zext' 'zext_ln657' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%sk_addr_27 = getelementptr i8 %sk, i64 0, i64 %zext_ln657" [HLS_Final_vitis_src/dpu.cpp:657]   --->   Operation 146 'getelementptr' 'sk_addr_27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (1.29ns)   --->   "%store_ln658 = store i8 %or_ln658, i12 %sk_addr_27" [HLS_Final_vitis_src/dpu.cpp:658]   --->   Operation 147 'store' 'store_ln658' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4016> <RAM>

State 7 <SV = 6> <Delay = 2.29>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "%specloopname_ln630 = specloopname void @_ssdm_op_SpecLoopName, void @empty_57" [HLS_Final_vitis_src/dpu.cpp:630]   --->   Operation 148 'specloopname' 'specloopname_ln630' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 149 [1/1] (0.99ns)   --->   "%add_ln659 = add i12 %trunc_ln640_1, i12 12" [HLS_Final_vitis_src/dpu.cpp:659]   --->   Operation 149 'add' 'add_ln659' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln659 = zext i12 %add_ln659" [HLS_Final_vitis_src/dpu.cpp:659]   --->   Operation 150 'zext' 'zext_ln659' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 151 [1/1] (0.00ns)   --->   "%sk_addr_28 = getelementptr i8 %sk, i64 0, i64 %zext_ln659" [HLS_Final_vitis_src/dpu.cpp:659]   --->   Operation 151 'getelementptr' 'sk_addr_28' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 152 [1/1] (1.29ns)   --->   "%store_ln659 = store i8 %trunc_ln16, i12 %sk_addr_28" [HLS_Final_vitis_src/dpu.cpp:659]   --->   Operation 152 'store' 'store_ln659' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4016> <RAM>
ST_7 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln630 = br void %for.inc367" [HLS_Final_vitis_src/dpu.cpp:630]   --->   Operation 153 'br' 'br_ln630' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ this_5_5_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sk]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ ptr]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_29                  (alloca           ) [ 01000000]
specinterface_ln0     (specinterface    ) [ 00000000]
this_5_5_reload_read  (read             ) [ 00111000]
store_ln0             (store            ) [ 00000000]
br_ln0                (br               ) [ 00000000]
i                     (load             ) [ 00000000]
specpipeline_ln0      (specpipeline     ) [ 00000000]
icmp_ln630            (icmp             ) [ 01000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000]
add_ln630             (add              ) [ 00000000]
br_ln630              (br               ) [ 00000000]
trunc_ln632           (trunc            ) [ 00000000]
shl_ln                (bitconcatenate   ) [ 00111000]
zext_ln632            (zext             ) [ 00000000]
lshr_ln632            (lshr             ) [ 00000000]
trunc_ln632_1         (trunc            ) [ 00000000]
t                     (sub              ) [ 00000000]
or_ln633              (or               ) [ 00100000]
zext_ln633            (zext             ) [ 00000000]
lshr_ln633            (lshr             ) [ 00000000]
trunc_ln633           (trunc            ) [ 00000000]
t_8                   (sub              ) [ 00000000]
trunc_ln640           (trunc            ) [ 00000000]
ptr_load              (load             ) [ 00000000]
trunc_ln640_1         (trunc            ) [ 00111111]
zext_ln640            (zext             ) [ 00000000]
sk_addr               (getelementptr    ) [ 00000000]
store_ln640           (store            ) [ 00000000]
trunc_ln              (partselect       ) [ 00000000]
add_ln641             (add              ) [ 00000000]
zext_ln641            (zext             ) [ 00000000]
sk_addr_17            (getelementptr    ) [ 00000000]
trunc_ln642           (trunc            ) [ 00000000]
shl_ln6               (bitconcatenate   ) [ 00000000]
or_ln642              (or               ) [ 00000000]
store_ln642           (store            ) [ 00000000]
trunc_ln6             (partselect       ) [ 00100000]
trunc_ln7             (partselect       ) [ 00100000]
add_ln660             (add              ) [ 00000000]
store_ln660           (store            ) [ 00000000]
store_ln630           (store            ) [ 00000000]
add_ln634             (add              ) [ 00000000]
zext_ln634            (zext             ) [ 00000000]
lshr_ln634            (lshr             ) [ 00000000]
trunc_ln634           (trunc            ) [ 00000000]
t_9                   (sub              ) [ 00000000]
or_ln635              (or               ) [ 00011000]
zext_ln635            (zext             ) [ 00000000]
lshr_ln635            (lshr             ) [ 00000000]
trunc_ln635           (trunc            ) [ 00000000]
t_10                  (sub              ) [ 00000000]
add_ln643             (add              ) [ 00000000]
zext_ln643            (zext             ) [ 00000000]
sk_addr_18            (getelementptr    ) [ 00000000]
store_ln643           (store            ) [ 00000000]
add_ln644             (add              ) [ 00000000]
zext_ln644            (zext             ) [ 00000000]
sk_addr_19            (getelementptr    ) [ 00000000]
trunc_ln645           (trunc            ) [ 00000000]
shl_ln7               (bitconcatenate   ) [ 00000000]
or_ln645              (or               ) [ 00000000]
store_ln645           (store            ) [ 00000000]
trunc_ln8             (partselect       ) [ 00000000]
trunc_ln647           (trunc            ) [ 00000000]
shl_ln8               (bitconcatenate   ) [ 00000000]
or_ln647              (or               ) [ 00010000]
trunc_ln9             (partselect       ) [ 00010000]
trunc_ln10            (partselect       ) [ 00010000]
add_ln636             (add              ) [ 00000000]
zext_ln636            (zext             ) [ 00000000]
lshr_ln636            (lshr             ) [ 00000000]
trunc_ln636           (trunc            ) [ 00000000]
t_11                  (sub              ) [ 00000000]
add_ln637             (add              ) [ 00000000]
zext_ln637            (zext             ) [ 00000000]
lshr_ln637            (lshr             ) [ 00000000]
trunc_ln637           (trunc            ) [ 00000000]
t_12                  (sub              ) [ 00000000]
add_ln646             (add              ) [ 00000000]
zext_ln646            (zext             ) [ 00000000]
sk_addr_20            (getelementptr    ) [ 00000000]
store_ln647           (store            ) [ 00000000]
add_ln648             (add              ) [ 00000000]
zext_ln648            (zext             ) [ 00000000]
sk_addr_21            (getelementptr    ) [ 00000000]
store_ln648           (store            ) [ 00000000]
trunc_ln650           (trunc            ) [ 00000000]
shl_ln9               (bitconcatenate   ) [ 00000000]
or_ln650              (or               ) [ 00001000]
trunc_ln11            (partselect       ) [ 00001000]
trunc_ln12            (partselect       ) [ 00000000]
trunc_ln653           (trunc            ) [ 00000000]
shl_ln10              (bitconcatenate   ) [ 00000000]
or_ln653              (or               ) [ 00001100]
trunc_ln13            (partselect       ) [ 00001000]
add_ln638             (add              ) [ 00000000]
zext_ln638            (zext             ) [ 00000000]
lshr_ln638            (lshr             ) [ 00000000]
trunc_ln638           (trunc            ) [ 00000000]
t_13                  (sub              ) [ 00000000]
or_ln639              (or               ) [ 00000000]
zext_ln639            (zext             ) [ 00000000]
lshr_ln639            (lshr             ) [ 00000000]
trunc_ln639           (trunc            ) [ 00000000]
t_14                  (sub              ) [ 00000000]
add_ln649             (add              ) [ 00000000]
zext_ln649            (zext             ) [ 00000000]
sk_addr_22            (getelementptr    ) [ 00000000]
store_ln650           (store            ) [ 00000000]
add_ln651             (add              ) [ 00000000]
zext_ln651            (zext             ) [ 00000000]
sk_addr_23            (getelementptr    ) [ 00000000]
store_ln651           (store            ) [ 00000000]
trunc_ln655           (trunc            ) [ 00000000]
shl_ln11              (bitconcatenate   ) [ 00000000]
or_ln655              (or               ) [ 00000100]
trunc_ln14            (partselect       ) [ 00000110]
trunc_ln15            (partselect       ) [ 00000000]
trunc_ln658           (trunc            ) [ 00000000]
shl_ln12              (bitconcatenate   ) [ 00000000]
or_ln658              (or               ) [ 00000110]
trunc_ln16            (partselect       ) [ 00000111]
add_ln652             (add              ) [ 00000000]
zext_ln652            (zext             ) [ 00000000]
sk_addr_24            (getelementptr    ) [ 00000000]
store_ln653           (store            ) [ 00000000]
add_ln654             (add              ) [ 00000000]
zext_ln654            (zext             ) [ 00000000]
sk_addr_25            (getelementptr    ) [ 00000000]
store_ln655           (store            ) [ 00000000]
add_ln656             (add              ) [ 00000000]
zext_ln656            (zext             ) [ 00000000]
sk_addr_26            (getelementptr    ) [ 00000000]
store_ln656           (store            ) [ 00000000]
add_ln657             (add              ) [ 00000000]
zext_ln657            (zext             ) [ 00000000]
sk_addr_27            (getelementptr    ) [ 00000000]
store_ln658           (store            ) [ 00000000]
specloopname_ln630    (specloopname     ) [ 00000000]
add_ln659             (add              ) [ 00000000]
zext_ln659            (zext             ) [ 00000000]
sk_addr_28            (getelementptr    ) [ 00000000]
store_ln659           (store            ) [ 00000000]
br_ln630              (br               ) [ 00000000]
ret_ln0               (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="this_5_5_reload">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_5_5_reload"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sk">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sk"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ptr">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ptr"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_69"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_70"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8192"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i5.i8"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i3.i5"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i19.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i14.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i1.i7"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i20.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i7.i1"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i2.i6"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_57"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1004" name="i_29_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_29/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="this_5_5_reload_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="8192" slack="0"/>
<pin id="176" dir="0" index="1" bw="8192" slack="0"/>
<pin id="177" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="this_5_5_reload_read/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="sk_addr_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="8" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="32" slack="0"/>
<pin id="184" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sk_addr/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_access_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="12" slack="0"/>
<pin id="189" dir="0" index="1" bw="8" slack="0"/>
<pin id="190" dir="0" index="2" bw="0" slack="0"/>
<pin id="192" dir="0" index="4" bw="12" slack="0"/>
<pin id="193" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="194" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="195" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln640/1 store_ln642/1 store_ln643/2 store_ln645/2 store_ln647/3 store_ln648/3 store_ln650/4 store_ln651/4 store_ln653/5 store_ln655/5 store_ln656/6 store_ln658/6 store_ln659/7 "/>
</bind>
</comp>

<comp id="197" class="1004" name="sk_addr_17_gep_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="8" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="0" index="2" bw="12" slack="0"/>
<pin id="201" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sk_addr_17/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="sk_addr_18_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="8" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="12" slack="0"/>
<pin id="209" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sk_addr_18/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="sk_addr_19_gep_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="8" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="0" index="2" bw="12" slack="0"/>
<pin id="217" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sk_addr_19/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="sk_addr_20_gep_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="8" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="12" slack="0"/>
<pin id="225" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sk_addr_20/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="sk_addr_21_gep_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="8" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="0" index="2" bw="12" slack="0"/>
<pin id="233" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sk_addr_21/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="sk_addr_22_gep_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="8" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="0" index="2" bw="12" slack="0"/>
<pin id="241" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sk_addr_22/4 "/>
</bind>
</comp>

<comp id="245" class="1004" name="sk_addr_23_gep_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="8" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="0" index="2" bw="12" slack="0"/>
<pin id="249" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sk_addr_23/4 "/>
</bind>
</comp>

<comp id="253" class="1004" name="sk_addr_24_gep_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="8" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="0" index="2" bw="12" slack="0"/>
<pin id="257" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sk_addr_24/5 "/>
</bind>
</comp>

<comp id="261" class="1004" name="sk_addr_25_gep_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="8" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="0" index="2" bw="12" slack="0"/>
<pin id="265" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sk_addr_25/5 "/>
</bind>
</comp>

<comp id="269" class="1004" name="sk_addr_26_gep_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="8" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="0" index="2" bw="12" slack="0"/>
<pin id="273" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sk_addr_26/6 "/>
</bind>
</comp>

<comp id="277" class="1004" name="sk_addr_27_gep_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="8" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="0" index="2" bw="12" slack="0"/>
<pin id="281" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sk_addr_27/6 "/>
</bind>
</comp>

<comp id="285" class="1004" name="sk_addr_28_gep_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="8" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="0" index="2" bw="12" slack="0"/>
<pin id="289" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sk_addr_28/7 "/>
</bind>
</comp>

<comp id="293" class="1004" name="store_ln0_store_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="6" slack="0"/>
<pin id="296" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="i_load_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="6" slack="0"/>
<pin id="300" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="icmp_ln630_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="6" slack="0"/>
<pin id="303" dir="0" index="1" bw="6" slack="0"/>
<pin id="304" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln630/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="add_ln630_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="6" slack="0"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln630/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="trunc_ln632_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="6" slack="0"/>
<pin id="315" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln632/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="shl_ln_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="13" slack="0"/>
<pin id="319" dir="0" index="1" bw="5" slack="0"/>
<pin id="320" dir="0" index="2" bw="1" slack="0"/>
<pin id="321" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="325" class="1004" name="zext_ln632_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="13" slack="0"/>
<pin id="327" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln632/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="lshr_ln632_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="8192" slack="0"/>
<pin id="331" dir="0" index="1" bw="13" slack="0"/>
<pin id="332" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln632/1 "/>
</bind>
</comp>

<comp id="335" class="1004" name="trunc_ln632_1_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="8192" slack="0"/>
<pin id="337" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln632_1/1 "/>
</bind>
</comp>

<comp id="339" class="1004" name="t_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="14" slack="0"/>
<pin id="341" dir="0" index="1" bw="16" slack="0"/>
<pin id="342" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="t/1 "/>
</bind>
</comp>

<comp id="345" class="1004" name="or_ln633_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="13" slack="0"/>
<pin id="347" dir="0" index="1" bw="13" slack="0"/>
<pin id="348" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln633/1 "/>
</bind>
</comp>

<comp id="351" class="1004" name="zext_ln633_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="13" slack="0"/>
<pin id="353" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln633/1 "/>
</bind>
</comp>

<comp id="355" class="1004" name="lshr_ln633_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="8192" slack="0"/>
<pin id="357" dir="0" index="1" bw="13" slack="0"/>
<pin id="358" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln633/1 "/>
</bind>
</comp>

<comp id="361" class="1004" name="trunc_ln633_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="8192" slack="0"/>
<pin id="363" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln633/1 "/>
</bind>
</comp>

<comp id="365" class="1004" name="t_8_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="14" slack="0"/>
<pin id="367" dir="0" index="1" bw="19" slack="0"/>
<pin id="368" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="t_8/1 "/>
</bind>
</comp>

<comp id="371" class="1004" name="trunc_ln640_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="16" slack="0"/>
<pin id="373" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln640/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="ptr_load_load_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="0"/>
<pin id="378" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ptr_load/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="trunc_ln640_1_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="0"/>
<pin id="382" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln640_1/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="zext_ln640_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="0"/>
<pin id="386" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln640/1 "/>
</bind>
</comp>

<comp id="389" class="1004" name="trunc_ln_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="8" slack="0"/>
<pin id="391" dir="0" index="1" bw="16" slack="0"/>
<pin id="392" dir="0" index="2" bw="5" slack="0"/>
<pin id="393" dir="0" index="3" bw="5" slack="0"/>
<pin id="394" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="399" class="1004" name="add_ln641_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="12" slack="0"/>
<pin id="401" dir="0" index="1" bw="1" slack="0"/>
<pin id="402" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln641/1 "/>
</bind>
</comp>

<comp id="405" class="1004" name="zext_ln641_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="12" slack="0"/>
<pin id="407" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln641/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="trunc_ln642_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="19" slack="0"/>
<pin id="412" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln642/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="shl_ln6_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="8" slack="0"/>
<pin id="416" dir="0" index="1" bw="3" slack="0"/>
<pin id="417" dir="0" index="2" bw="1" slack="0"/>
<pin id="418" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln6/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="or_ln642_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="8" slack="0"/>
<pin id="424" dir="0" index="1" bw="8" slack="0"/>
<pin id="425" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln642/1 "/>
</bind>
</comp>

<comp id="429" class="1004" name="trunc_ln6_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="8" slack="0"/>
<pin id="431" dir="0" index="1" bw="19" slack="0"/>
<pin id="432" dir="0" index="2" bw="3" slack="0"/>
<pin id="433" dir="0" index="3" bw="5" slack="0"/>
<pin id="434" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln6/1 "/>
</bind>
</comp>

<comp id="439" class="1004" name="trunc_ln7_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="8" slack="0"/>
<pin id="441" dir="0" index="1" bw="19" slack="0"/>
<pin id="442" dir="0" index="2" bw="5" slack="0"/>
<pin id="443" dir="0" index="3" bw="6" slack="0"/>
<pin id="444" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln7/1 "/>
</bind>
</comp>

<comp id="449" class="1004" name="add_ln660_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="0"/>
<pin id="451" dir="0" index="1" bw="5" slack="0"/>
<pin id="452" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln660/1 "/>
</bind>
</comp>

<comp id="455" class="1004" name="store_ln660_store_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="32" slack="0"/>
<pin id="457" dir="0" index="1" bw="32" slack="0"/>
<pin id="458" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln660/1 "/>
</bind>
</comp>

<comp id="461" class="1004" name="store_ln630_store_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="6" slack="0"/>
<pin id="463" dir="0" index="1" bw="6" slack="0"/>
<pin id="464" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln630/1 "/>
</bind>
</comp>

<comp id="466" class="1004" name="add_ln634_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="13" slack="1"/>
<pin id="468" dir="0" index="1" bw="7" slack="0"/>
<pin id="469" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln634/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="zext_ln634_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="13" slack="0"/>
<pin id="473" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln634/2 "/>
</bind>
</comp>

<comp id="475" class="1004" name="lshr_ln634_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="8192" slack="1"/>
<pin id="477" dir="0" index="1" bw="13" slack="0"/>
<pin id="478" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln634/2 "/>
</bind>
</comp>

<comp id="480" class="1004" name="trunc_ln634_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="8192" slack="0"/>
<pin id="482" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln634/2 "/>
</bind>
</comp>

<comp id="484" class="1004" name="t_9_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="14" slack="0"/>
<pin id="486" dir="0" index="1" bw="14" slack="0"/>
<pin id="487" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="t_9/2 "/>
</bind>
</comp>

<comp id="490" class="1004" name="or_ln635_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="13" slack="1"/>
<pin id="492" dir="0" index="1" bw="13" slack="0"/>
<pin id="493" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln635/2 "/>
</bind>
</comp>

<comp id="495" class="1004" name="zext_ln635_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="13" slack="0"/>
<pin id="497" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln635/2 "/>
</bind>
</comp>

<comp id="499" class="1004" name="lshr_ln635_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="8192" slack="1"/>
<pin id="501" dir="0" index="1" bw="13" slack="0"/>
<pin id="502" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln635/2 "/>
</bind>
</comp>

<comp id="504" class="1004" name="trunc_ln635_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="8192" slack="0"/>
<pin id="506" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln635/2 "/>
</bind>
</comp>

<comp id="508" class="1004" name="t_10_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="14" slack="0"/>
<pin id="510" dir="0" index="1" bw="17" slack="0"/>
<pin id="511" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="t_10/2 "/>
</bind>
</comp>

<comp id="514" class="1004" name="add_ln643_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="12" slack="1"/>
<pin id="516" dir="0" index="1" bw="3" slack="0"/>
<pin id="517" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln643/2 "/>
</bind>
</comp>

<comp id="519" class="1004" name="zext_ln643_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="12" slack="0"/>
<pin id="521" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln643/2 "/>
</bind>
</comp>

<comp id="524" class="1004" name="add_ln644_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="12" slack="1"/>
<pin id="526" dir="0" index="1" bw="3" slack="0"/>
<pin id="527" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln644/2 "/>
</bind>
</comp>

<comp id="529" class="1004" name="zext_ln644_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="12" slack="0"/>
<pin id="531" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln644/2 "/>
</bind>
</comp>

<comp id="534" class="1004" name="trunc_ln645_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="14" slack="0"/>
<pin id="536" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln645/2 "/>
</bind>
</comp>

<comp id="538" class="1004" name="shl_ln7_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="8" slack="0"/>
<pin id="540" dir="0" index="1" bw="6" slack="0"/>
<pin id="541" dir="0" index="2" bw="1" slack="0"/>
<pin id="542" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln7/2 "/>
</bind>
</comp>

<comp id="546" class="1004" name="or_ln645_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="8" slack="0"/>
<pin id="548" dir="0" index="1" bw="8" slack="1"/>
<pin id="549" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln645/2 "/>
</bind>
</comp>

<comp id="552" class="1004" name="trunc_ln8_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="8" slack="0"/>
<pin id="554" dir="0" index="1" bw="14" slack="0"/>
<pin id="555" dir="0" index="2" bw="4" slack="0"/>
<pin id="556" dir="0" index="3" bw="5" slack="0"/>
<pin id="557" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln8/2 "/>
</bind>
</comp>

<comp id="562" class="1004" name="trunc_ln647_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="17" slack="0"/>
<pin id="564" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln647/2 "/>
</bind>
</comp>

<comp id="566" class="1004" name="shl_ln8_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="8" slack="0"/>
<pin id="568" dir="0" index="1" bw="1" slack="0"/>
<pin id="569" dir="0" index="2" bw="1" slack="0"/>
<pin id="570" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln8/2 "/>
</bind>
</comp>

<comp id="574" class="1004" name="or_ln647_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="8" slack="0"/>
<pin id="576" dir="0" index="1" bw="8" slack="0"/>
<pin id="577" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln647/2 "/>
</bind>
</comp>

<comp id="580" class="1004" name="trunc_ln9_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="8" slack="0"/>
<pin id="582" dir="0" index="1" bw="17" slack="0"/>
<pin id="583" dir="0" index="2" bw="1" slack="0"/>
<pin id="584" dir="0" index="3" bw="5" slack="0"/>
<pin id="585" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln9/2 "/>
</bind>
</comp>

<comp id="590" class="1004" name="trunc_ln10_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="8" slack="0"/>
<pin id="592" dir="0" index="1" bw="17" slack="0"/>
<pin id="593" dir="0" index="2" bw="5" slack="0"/>
<pin id="594" dir="0" index="3" bw="6" slack="0"/>
<pin id="595" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln10/2 "/>
</bind>
</comp>

<comp id="600" class="1004" name="add_ln636_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="13" slack="1"/>
<pin id="602" dir="0" index="1" bw="7" slack="0"/>
<pin id="603" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln636/3 "/>
</bind>
</comp>

<comp id="605" class="1004" name="zext_ln636_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="13" slack="0"/>
<pin id="607" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln636/3 "/>
</bind>
</comp>

<comp id="609" class="1004" name="lshr_ln636_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="8192" slack="2"/>
<pin id="611" dir="0" index="1" bw="13" slack="0"/>
<pin id="612" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln636/3 "/>
</bind>
</comp>

<comp id="614" class="1004" name="trunc_ln636_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="8192" slack="0"/>
<pin id="616" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln636/3 "/>
</bind>
</comp>

<comp id="618" class="1004" name="t_11_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="14" slack="0"/>
<pin id="620" dir="0" index="1" bw="20" slack="0"/>
<pin id="621" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="t_11/3 "/>
</bind>
</comp>

<comp id="624" class="1004" name="add_ln637_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="13" slack="1"/>
<pin id="626" dir="0" index="1" bw="8" slack="0"/>
<pin id="627" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln637/3 "/>
</bind>
</comp>

<comp id="629" class="1004" name="zext_ln637_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="13" slack="0"/>
<pin id="631" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln637/3 "/>
</bind>
</comp>

<comp id="633" class="1004" name="lshr_ln637_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="8192" slack="2"/>
<pin id="635" dir="0" index="1" bw="13" slack="0"/>
<pin id="636" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln637/3 "/>
</bind>
</comp>

<comp id="638" class="1004" name="trunc_ln637_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="8192" slack="0"/>
<pin id="640" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln637/3 "/>
</bind>
</comp>

<comp id="642" class="1004" name="t_12_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="14" slack="0"/>
<pin id="644" dir="0" index="1" bw="15" slack="0"/>
<pin id="645" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="t_12/3 "/>
</bind>
</comp>

<comp id="648" class="1004" name="add_ln646_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="12" slack="2"/>
<pin id="650" dir="0" index="1" bw="4" slack="0"/>
<pin id="651" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln646/3 "/>
</bind>
</comp>

<comp id="653" class="1004" name="zext_ln646_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="12" slack="0"/>
<pin id="655" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln646/3 "/>
</bind>
</comp>

<comp id="658" class="1004" name="add_ln648_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="12" slack="2"/>
<pin id="660" dir="0" index="1" bw="4" slack="0"/>
<pin id="661" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln648/3 "/>
</bind>
</comp>

<comp id="663" class="1004" name="zext_ln648_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="12" slack="0"/>
<pin id="665" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln648/3 "/>
</bind>
</comp>

<comp id="668" class="1004" name="trunc_ln650_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="20" slack="0"/>
<pin id="670" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln650/3 "/>
</bind>
</comp>

<comp id="672" class="1004" name="shl_ln9_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="8" slack="0"/>
<pin id="674" dir="0" index="1" bw="4" slack="0"/>
<pin id="675" dir="0" index="2" bw="1" slack="0"/>
<pin id="676" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln9/3 "/>
</bind>
</comp>

<comp id="680" class="1004" name="or_ln650_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="8" slack="0"/>
<pin id="682" dir="0" index="1" bw="8" slack="1"/>
<pin id="683" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln650/3 "/>
</bind>
</comp>

<comp id="685" class="1004" name="trunc_ln11_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="8" slack="0"/>
<pin id="687" dir="0" index="1" bw="20" slack="0"/>
<pin id="688" dir="0" index="2" bw="4" slack="0"/>
<pin id="689" dir="0" index="3" bw="5" slack="0"/>
<pin id="690" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln11/3 "/>
</bind>
</comp>

<comp id="695" class="1004" name="trunc_ln12_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="8" slack="0"/>
<pin id="697" dir="0" index="1" bw="20" slack="0"/>
<pin id="698" dir="0" index="2" bw="5" slack="0"/>
<pin id="699" dir="0" index="3" bw="6" slack="0"/>
<pin id="700" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln12/3 "/>
</bind>
</comp>

<comp id="705" class="1004" name="trunc_ln653_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="15" slack="0"/>
<pin id="707" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln653/3 "/>
</bind>
</comp>

<comp id="709" class="1004" name="shl_ln10_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="8" slack="0"/>
<pin id="711" dir="0" index="1" bw="7" slack="0"/>
<pin id="712" dir="0" index="2" bw="1" slack="0"/>
<pin id="713" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln10/3 "/>
</bind>
</comp>

<comp id="717" class="1004" name="or_ln653_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="8" slack="0"/>
<pin id="719" dir="0" index="1" bw="8" slack="0"/>
<pin id="720" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln653/3 "/>
</bind>
</comp>

<comp id="723" class="1004" name="trunc_ln13_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="8" slack="0"/>
<pin id="725" dir="0" index="1" bw="15" slack="0"/>
<pin id="726" dir="0" index="2" bw="4" slack="0"/>
<pin id="727" dir="0" index="3" bw="5" slack="0"/>
<pin id="728" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln13/3 "/>
</bind>
</comp>

<comp id="733" class="1004" name="add_ln638_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="13" slack="2"/>
<pin id="735" dir="0" index="1" bw="8" slack="0"/>
<pin id="736" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln638/4 "/>
</bind>
</comp>

<comp id="738" class="1004" name="zext_ln638_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="13" slack="0"/>
<pin id="740" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln638/4 "/>
</bind>
</comp>

<comp id="742" class="1004" name="lshr_ln638_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="8192" slack="3"/>
<pin id="744" dir="0" index="1" bw="13" slack="0"/>
<pin id="745" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln638/4 "/>
</bind>
</comp>

<comp id="747" class="1004" name="trunc_ln638_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="8192" slack="0"/>
<pin id="749" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln638/4 "/>
</bind>
</comp>

<comp id="751" class="1004" name="t_13_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="14" slack="0"/>
<pin id="753" dir="0" index="1" bw="18" slack="0"/>
<pin id="754" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="t_13/4 "/>
</bind>
</comp>

<comp id="757" class="1004" name="or_ln639_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="13" slack="3"/>
<pin id="759" dir="0" index="1" bw="13" slack="0"/>
<pin id="760" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln639/4 "/>
</bind>
</comp>

<comp id="762" class="1004" name="zext_ln639_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="13" slack="0"/>
<pin id="764" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln639/4 "/>
</bind>
</comp>

<comp id="766" class="1004" name="lshr_ln639_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="8192" slack="3"/>
<pin id="768" dir="0" index="1" bw="13" slack="0"/>
<pin id="769" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln639/4 "/>
</bind>
</comp>

<comp id="771" class="1004" name="trunc_ln639_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="8192" slack="0"/>
<pin id="773" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln639/4 "/>
</bind>
</comp>

<comp id="775" class="1004" name="t_14_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="13" slack="0"/>
<pin id="777" dir="0" index="1" bw="13" slack="0"/>
<pin id="778" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="t_14/4 "/>
</bind>
</comp>

<comp id="781" class="1004" name="add_ln649_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="12" slack="3"/>
<pin id="783" dir="0" index="1" bw="4" slack="0"/>
<pin id="784" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln649/4 "/>
</bind>
</comp>

<comp id="786" class="1004" name="zext_ln649_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="12" slack="0"/>
<pin id="788" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln649/4 "/>
</bind>
</comp>

<comp id="791" class="1004" name="add_ln651_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="12" slack="3"/>
<pin id="793" dir="0" index="1" bw="4" slack="0"/>
<pin id="794" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln651/4 "/>
</bind>
</comp>

<comp id="796" class="1004" name="zext_ln651_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="12" slack="0"/>
<pin id="798" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln651/4 "/>
</bind>
</comp>

<comp id="801" class="1004" name="trunc_ln655_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="18" slack="0"/>
<pin id="803" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln655/4 "/>
</bind>
</comp>

<comp id="805" class="1004" name="shl_ln11_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="8" slack="0"/>
<pin id="807" dir="0" index="1" bw="2" slack="0"/>
<pin id="808" dir="0" index="2" bw="1" slack="0"/>
<pin id="809" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln11/4 "/>
</bind>
</comp>

<comp id="813" class="1004" name="or_ln655_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="8" slack="0"/>
<pin id="815" dir="0" index="1" bw="8" slack="1"/>
<pin id="816" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln655/4 "/>
</bind>
</comp>

<comp id="818" class="1004" name="trunc_ln14_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="8" slack="0"/>
<pin id="820" dir="0" index="1" bw="18" slack="0"/>
<pin id="821" dir="0" index="2" bw="3" slack="0"/>
<pin id="822" dir="0" index="3" bw="5" slack="0"/>
<pin id="823" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln14/4 "/>
</bind>
</comp>

<comp id="828" class="1004" name="trunc_ln15_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="8" slack="0"/>
<pin id="830" dir="0" index="1" bw="18" slack="0"/>
<pin id="831" dir="0" index="2" bw="5" slack="0"/>
<pin id="832" dir="0" index="3" bw="6" slack="0"/>
<pin id="833" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln15/4 "/>
</bind>
</comp>

<comp id="838" class="1004" name="trunc_ln658_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="13" slack="0"/>
<pin id="840" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln658/4 "/>
</bind>
</comp>

<comp id="842" class="1004" name="shl_ln12_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="8" slack="0"/>
<pin id="844" dir="0" index="1" bw="5" slack="0"/>
<pin id="845" dir="0" index="2" bw="1" slack="0"/>
<pin id="846" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln12/4 "/>
</bind>
</comp>

<comp id="850" class="1004" name="or_ln658_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="8" slack="0"/>
<pin id="852" dir="0" index="1" bw="8" slack="0"/>
<pin id="853" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln658/4 "/>
</bind>
</comp>

<comp id="856" class="1004" name="trunc_ln16_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="8" slack="0"/>
<pin id="858" dir="0" index="1" bw="13" slack="0"/>
<pin id="859" dir="0" index="2" bw="4" slack="0"/>
<pin id="860" dir="0" index="3" bw="5" slack="0"/>
<pin id="861" dir="1" index="4" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln16/4 "/>
</bind>
</comp>

<comp id="866" class="1004" name="add_ln652_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="12" slack="4"/>
<pin id="868" dir="0" index="1" bw="5" slack="0"/>
<pin id="869" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln652/5 "/>
</bind>
</comp>

<comp id="871" class="1004" name="zext_ln652_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="12" slack="0"/>
<pin id="873" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln652/5 "/>
</bind>
</comp>

<comp id="876" class="1004" name="add_ln654_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="12" slack="4"/>
<pin id="878" dir="0" index="1" bw="5" slack="0"/>
<pin id="879" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln654/5 "/>
</bind>
</comp>

<comp id="881" class="1004" name="zext_ln654_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="12" slack="0"/>
<pin id="883" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln654/5 "/>
</bind>
</comp>

<comp id="886" class="1004" name="add_ln656_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="12" slack="5"/>
<pin id="888" dir="0" index="1" bw="5" slack="0"/>
<pin id="889" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln656/6 "/>
</bind>
</comp>

<comp id="891" class="1004" name="zext_ln656_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="12" slack="0"/>
<pin id="893" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln656/6 "/>
</bind>
</comp>

<comp id="896" class="1004" name="add_ln657_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="12" slack="5"/>
<pin id="898" dir="0" index="1" bw="5" slack="0"/>
<pin id="899" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln657/6 "/>
</bind>
</comp>

<comp id="901" class="1004" name="zext_ln657_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="12" slack="0"/>
<pin id="903" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln657/6 "/>
</bind>
</comp>

<comp id="906" class="1004" name="add_ln659_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="12" slack="6"/>
<pin id="908" dir="0" index="1" bw="5" slack="0"/>
<pin id="909" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln659/7 "/>
</bind>
</comp>

<comp id="911" class="1004" name="zext_ln659_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="12" slack="0"/>
<pin id="913" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln659/7 "/>
</bind>
</comp>

<comp id="916" class="1005" name="i_29_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="6" slack="0"/>
<pin id="918" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_29 "/>
</bind>
</comp>

<comp id="923" class="1005" name="this_5_5_reload_read_reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="8192" slack="1"/>
<pin id="925" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opset="this_5_5_reload_read "/>
</bind>
</comp>

<comp id="936" class="1005" name="shl_ln_reg_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="13" slack="1"/>
<pin id="938" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="942" class="1005" name="or_ln633_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="13" slack="1"/>
<pin id="944" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="or_ln633 "/>
</bind>
</comp>

<comp id="947" class="1005" name="trunc_ln640_1_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="12" slack="1"/>
<pin id="949" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln640_1 "/>
</bind>
</comp>

<comp id="962" class="1005" name="trunc_ln6_reg_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="8" slack="1"/>
<pin id="964" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln6 "/>
</bind>
</comp>

<comp id="967" class="1005" name="trunc_ln7_reg_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="8" slack="1"/>
<pin id="969" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln7 "/>
</bind>
</comp>

<comp id="972" class="1005" name="or_ln635_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="13" slack="1"/>
<pin id="974" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="or_ln635 "/>
</bind>
</comp>

<comp id="979" class="1005" name="or_ln647_reg_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="8" slack="1"/>
<pin id="981" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="or_ln647 "/>
</bind>
</comp>

<comp id="984" class="1005" name="trunc_ln9_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="8" slack="1"/>
<pin id="986" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln9 "/>
</bind>
</comp>

<comp id="989" class="1005" name="trunc_ln10_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="8" slack="1"/>
<pin id="991" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln10 "/>
</bind>
</comp>

<comp id="994" class="1005" name="or_ln650_reg_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="8" slack="1"/>
<pin id="996" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="or_ln650 "/>
</bind>
</comp>

<comp id="999" class="1005" name="trunc_ln11_reg_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="8" slack="1"/>
<pin id="1001" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln11 "/>
</bind>
</comp>

<comp id="1004" class="1005" name="or_ln653_reg_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="8" slack="2"/>
<pin id="1006" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="or_ln653 "/>
</bind>
</comp>

<comp id="1009" class="1005" name="trunc_ln13_reg_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="8" slack="1"/>
<pin id="1011" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln13 "/>
</bind>
</comp>

<comp id="1014" class="1005" name="or_ln655_reg_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="8" slack="1"/>
<pin id="1016" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="or_ln655 "/>
</bind>
</comp>

<comp id="1019" class="1005" name="trunc_ln14_reg_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="8" slack="2"/>
<pin id="1021" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln14 "/>
</bind>
</comp>

<comp id="1024" class="1005" name="or_ln658_reg_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="8" slack="2"/>
<pin id="1026" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="or_ln658 "/>
</bind>
</comp>

<comp id="1029" class="1005" name="trunc_ln16_reg_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="8" slack="3"/>
<pin id="1031" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln16 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="173"><net_src comp="6" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="178"><net_src comp="18" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="0" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="185"><net_src comp="2" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="44" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="196"><net_src comp="180" pin="3"/><net_sink comp="187" pin=2"/></net>

<net id="202"><net_src comp="2" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="44" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="204"><net_src comp="197" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="210"><net_src comp="2" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="44" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="212"><net_src comp="205" pin="3"/><net_sink comp="187" pin=2"/></net>

<net id="218"><net_src comp="2" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="44" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="220"><net_src comp="213" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="226"><net_src comp="2" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="44" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="228"><net_src comp="221" pin="3"/><net_sink comp="187" pin=2"/></net>

<net id="234"><net_src comp="2" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="44" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="236"><net_src comp="229" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="242"><net_src comp="2" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="44" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="244"><net_src comp="237" pin="3"/><net_sink comp="187" pin=2"/></net>

<net id="250"><net_src comp="2" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="44" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="252"><net_src comp="245" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="258"><net_src comp="2" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="44" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="260"><net_src comp="253" pin="3"/><net_sink comp="187" pin=2"/></net>

<net id="266"><net_src comp="2" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="44" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="268"><net_src comp="261" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="274"><net_src comp="2" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="44" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="276"><net_src comp="269" pin="3"/><net_sink comp="187" pin=2"/></net>

<net id="282"><net_src comp="2" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="44" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="284"><net_src comp="277" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="290"><net_src comp="2" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="44" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="292"><net_src comp="285" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="297"><net_src comp="20" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="305"><net_src comp="298" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="26" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="311"><net_src comp="298" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="32" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="316"><net_src comp="298" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="322"><net_src comp="34" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="323"><net_src comp="313" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="324"><net_src comp="36" pin="0"/><net_sink comp="317" pin=2"/></net>

<net id="328"><net_src comp="317" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="333"><net_src comp="174" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="325" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="338"><net_src comp="329" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="343"><net_src comp="38" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="335" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="349"><net_src comp="317" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="40" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="354"><net_src comp="345" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="359"><net_src comp="174" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="351" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="364"><net_src comp="355" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="369"><net_src comp="42" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="361" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="374"><net_src comp="339" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="187" pin=4"/></net>

<net id="379"><net_src comp="4" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="376" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="387"><net_src comp="376" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="395"><net_src comp="46" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="396"><net_src comp="339" pin="2"/><net_sink comp="389" pin=1"/></net>

<net id="397"><net_src comp="48" pin="0"/><net_sink comp="389" pin=2"/></net>

<net id="398"><net_src comp="50" pin="0"/><net_sink comp="389" pin=3"/></net>

<net id="403"><net_src comp="380" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="52" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="408"><net_src comp="399" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="413"><net_src comp="365" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="419"><net_src comp="54" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="420"><net_src comp="410" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="421"><net_src comp="56" pin="0"/><net_sink comp="414" pin=2"/></net>

<net id="426"><net_src comp="414" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="389" pin="4"/><net_sink comp="422" pin=1"/></net>

<net id="428"><net_src comp="422" pin="2"/><net_sink comp="187" pin=1"/></net>

<net id="435"><net_src comp="58" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="436"><net_src comp="365" pin="2"/><net_sink comp="429" pin=1"/></net>

<net id="437"><net_src comp="60" pin="0"/><net_sink comp="429" pin=2"/></net>

<net id="438"><net_src comp="62" pin="0"/><net_sink comp="429" pin=3"/></net>

<net id="445"><net_src comp="58" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="446"><net_src comp="365" pin="2"/><net_sink comp="439" pin=1"/></net>

<net id="447"><net_src comp="64" pin="0"/><net_sink comp="439" pin=2"/></net>

<net id="448"><net_src comp="66" pin="0"/><net_sink comp="439" pin=3"/></net>

<net id="453"><net_src comp="376" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="68" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="459"><net_src comp="449" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="4" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="465"><net_src comp="307" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="470"><net_src comp="40" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="474"><net_src comp="466" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="479"><net_src comp="471" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="483"><net_src comp="475" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="488"><net_src comp="70" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="480" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="494"><net_src comp="72" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="498"><net_src comp="490" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="503"><net_src comp="495" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="507"><net_src comp="499" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="512"><net_src comp="74" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="504" pin="1"/><net_sink comp="508" pin=1"/></net>

<net id="518"><net_src comp="76" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="522"><net_src comp="514" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="528"><net_src comp="78" pin="0"/><net_sink comp="524" pin=1"/></net>

<net id="532"><net_src comp="524" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="537"><net_src comp="484" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="543"><net_src comp="80" pin="0"/><net_sink comp="538" pin=0"/></net>

<net id="544"><net_src comp="534" pin="1"/><net_sink comp="538" pin=1"/></net>

<net id="545"><net_src comp="82" pin="0"/><net_sink comp="538" pin=2"/></net>

<net id="550"><net_src comp="538" pin="3"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="546" pin="2"/><net_sink comp="187" pin=1"/></net>

<net id="558"><net_src comp="84" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="559"><net_src comp="484" pin="2"/><net_sink comp="552" pin=1"/></net>

<net id="560"><net_src comp="86" pin="0"/><net_sink comp="552" pin=2"/></net>

<net id="561"><net_src comp="68" pin="0"/><net_sink comp="552" pin=3"/></net>

<net id="565"><net_src comp="508" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="571"><net_src comp="88" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="572"><net_src comp="562" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="573"><net_src comp="90" pin="0"/><net_sink comp="566" pin=2"/></net>

<net id="578"><net_src comp="566" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="552" pin="4"/><net_sink comp="574" pin=1"/></net>

<net id="586"><net_src comp="92" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="587"><net_src comp="508" pin="2"/><net_sink comp="580" pin=1"/></net>

<net id="588"><net_src comp="6" pin="0"/><net_sink comp="580" pin=2"/></net>

<net id="589"><net_src comp="48" pin="0"/><net_sink comp="580" pin=3"/></net>

<net id="596"><net_src comp="92" pin="0"/><net_sink comp="590" pin=0"/></net>

<net id="597"><net_src comp="508" pin="2"/><net_sink comp="590" pin=1"/></net>

<net id="598"><net_src comp="94" pin="0"/><net_sink comp="590" pin=2"/></net>

<net id="599"><net_src comp="96" pin="0"/><net_sink comp="590" pin=3"/></net>

<net id="604"><net_src comp="40" pin="0"/><net_sink comp="600" pin=1"/></net>

<net id="608"><net_src comp="600" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="613"><net_src comp="605" pin="1"/><net_sink comp="609" pin=1"/></net>

<net id="617"><net_src comp="609" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="622"><net_src comp="98" pin="0"/><net_sink comp="618" pin=0"/></net>

<net id="623"><net_src comp="614" pin="1"/><net_sink comp="618" pin=1"/></net>

<net id="628"><net_src comp="100" pin="0"/><net_sink comp="624" pin=1"/></net>

<net id="632"><net_src comp="624" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="637"><net_src comp="629" pin="1"/><net_sink comp="633" pin=1"/></net>

<net id="641"><net_src comp="633" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="646"><net_src comp="102" pin="0"/><net_sink comp="642" pin=0"/></net>

<net id="647"><net_src comp="638" pin="1"/><net_sink comp="642" pin=1"/></net>

<net id="652"><net_src comp="104" pin="0"/><net_sink comp="648" pin=1"/></net>

<net id="656"><net_src comp="648" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="662"><net_src comp="106" pin="0"/><net_sink comp="658" pin=1"/></net>

<net id="666"><net_src comp="658" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="671"><net_src comp="618" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="677"><net_src comp="108" pin="0"/><net_sink comp="672" pin=0"/></net>

<net id="678"><net_src comp="668" pin="1"/><net_sink comp="672" pin=1"/></net>

<net id="679"><net_src comp="110" pin="0"/><net_sink comp="672" pin=2"/></net>

<net id="684"><net_src comp="672" pin="3"/><net_sink comp="680" pin=0"/></net>

<net id="691"><net_src comp="112" pin="0"/><net_sink comp="685" pin=0"/></net>

<net id="692"><net_src comp="618" pin="2"/><net_sink comp="685" pin=1"/></net>

<net id="693"><net_src comp="114" pin="0"/><net_sink comp="685" pin=2"/></net>

<net id="694"><net_src comp="64" pin="0"/><net_sink comp="685" pin=3"/></net>

<net id="701"><net_src comp="112" pin="0"/><net_sink comp="695" pin=0"/></net>

<net id="702"><net_src comp="618" pin="2"/><net_sink comp="695" pin=1"/></net>

<net id="703"><net_src comp="116" pin="0"/><net_sink comp="695" pin=2"/></net>

<net id="704"><net_src comp="118" pin="0"/><net_sink comp="695" pin=3"/></net>

<net id="708"><net_src comp="642" pin="2"/><net_sink comp="705" pin=0"/></net>

<net id="714"><net_src comp="120" pin="0"/><net_sink comp="709" pin=0"/></net>

<net id="715"><net_src comp="705" pin="1"/><net_sink comp="709" pin=1"/></net>

<net id="716"><net_src comp="122" pin="0"/><net_sink comp="709" pin=2"/></net>

<net id="721"><net_src comp="709" pin="3"/><net_sink comp="717" pin=0"/></net>

<net id="722"><net_src comp="695" pin="4"/><net_sink comp="717" pin=1"/></net>

<net id="729"><net_src comp="124" pin="0"/><net_sink comp="723" pin=0"/></net>

<net id="730"><net_src comp="642" pin="2"/><net_sink comp="723" pin=1"/></net>

<net id="731"><net_src comp="126" pin="0"/><net_sink comp="723" pin=2"/></net>

<net id="732"><net_src comp="128" pin="0"/><net_sink comp="723" pin=3"/></net>

<net id="737"><net_src comp="72" pin="0"/><net_sink comp="733" pin=1"/></net>

<net id="741"><net_src comp="733" pin="2"/><net_sink comp="738" pin=0"/></net>

<net id="746"><net_src comp="738" pin="1"/><net_sink comp="742" pin=1"/></net>

<net id="750"><net_src comp="742" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="755"><net_src comp="130" pin="0"/><net_sink comp="751" pin=0"/></net>

<net id="756"><net_src comp="747" pin="1"/><net_sink comp="751" pin=1"/></net>

<net id="761"><net_src comp="132" pin="0"/><net_sink comp="757" pin=1"/></net>

<net id="765"><net_src comp="757" pin="2"/><net_sink comp="762" pin=0"/></net>

<net id="770"><net_src comp="762" pin="1"/><net_sink comp="766" pin=1"/></net>

<net id="774"><net_src comp="766" pin="2"/><net_sink comp="771" pin=0"/></net>

<net id="779"><net_src comp="134" pin="0"/><net_sink comp="775" pin=0"/></net>

<net id="780"><net_src comp="771" pin="1"/><net_sink comp="775" pin=1"/></net>

<net id="785"><net_src comp="136" pin="0"/><net_sink comp="781" pin=1"/></net>

<net id="789"><net_src comp="781" pin="2"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="795"><net_src comp="138" pin="0"/><net_sink comp="791" pin=1"/></net>

<net id="799"><net_src comp="791" pin="2"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="804"><net_src comp="751" pin="2"/><net_sink comp="801" pin=0"/></net>

<net id="810"><net_src comp="140" pin="0"/><net_sink comp="805" pin=0"/></net>

<net id="811"><net_src comp="801" pin="1"/><net_sink comp="805" pin=1"/></net>

<net id="812"><net_src comp="20" pin="0"/><net_sink comp="805" pin=2"/></net>

<net id="817"><net_src comp="805" pin="3"/><net_sink comp="813" pin=0"/></net>

<net id="824"><net_src comp="142" pin="0"/><net_sink comp="818" pin=0"/></net>

<net id="825"><net_src comp="751" pin="2"/><net_sink comp="818" pin=1"/></net>

<net id="826"><net_src comp="144" pin="0"/><net_sink comp="818" pin=2"/></net>

<net id="827"><net_src comp="94" pin="0"/><net_sink comp="818" pin=3"/></net>

<net id="834"><net_src comp="142" pin="0"/><net_sink comp="828" pin=0"/></net>

<net id="835"><net_src comp="751" pin="2"/><net_sink comp="828" pin=1"/></net>

<net id="836"><net_src comp="62" pin="0"/><net_sink comp="828" pin=2"/></net>

<net id="837"><net_src comp="146" pin="0"/><net_sink comp="828" pin=3"/></net>

<net id="841"><net_src comp="775" pin="2"/><net_sink comp="838" pin=0"/></net>

<net id="847"><net_src comp="148" pin="0"/><net_sink comp="842" pin=0"/></net>

<net id="848"><net_src comp="838" pin="1"/><net_sink comp="842" pin=1"/></net>

<net id="849"><net_src comp="150" pin="0"/><net_sink comp="842" pin=2"/></net>

<net id="854"><net_src comp="842" pin="3"/><net_sink comp="850" pin=0"/></net>

<net id="855"><net_src comp="828" pin="4"/><net_sink comp="850" pin=1"/></net>

<net id="862"><net_src comp="152" pin="0"/><net_sink comp="856" pin=0"/></net>

<net id="863"><net_src comp="775" pin="2"/><net_sink comp="856" pin=1"/></net>

<net id="864"><net_src comp="154" pin="0"/><net_sink comp="856" pin=2"/></net>

<net id="865"><net_src comp="116" pin="0"/><net_sink comp="856" pin=3"/></net>

<net id="870"><net_src comp="156" pin="0"/><net_sink comp="866" pin=1"/></net>

<net id="874"><net_src comp="866" pin="2"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="880"><net_src comp="158" pin="0"/><net_sink comp="876" pin=1"/></net>

<net id="884"><net_src comp="876" pin="2"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="890"><net_src comp="160" pin="0"/><net_sink comp="886" pin=1"/></net>

<net id="894"><net_src comp="886" pin="2"/><net_sink comp="891" pin=0"/></net>

<net id="895"><net_src comp="891" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="900"><net_src comp="162" pin="0"/><net_sink comp="896" pin=1"/></net>

<net id="904"><net_src comp="896" pin="2"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="910"><net_src comp="168" pin="0"/><net_sink comp="906" pin=1"/></net>

<net id="914"><net_src comp="906" pin="2"/><net_sink comp="911" pin=0"/></net>

<net id="915"><net_src comp="911" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="919"><net_src comp="170" pin="1"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="921"><net_src comp="916" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="922"><net_src comp="916" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="926"><net_src comp="174" pin="2"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="928"><net_src comp="923" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="929"><net_src comp="923" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="930"><net_src comp="923" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="931"><net_src comp="923" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="932"><net_src comp="923" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="939"><net_src comp="317" pin="3"/><net_sink comp="936" pin=0"/></net>

<net id="940"><net_src comp="936" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="941"><net_src comp="936" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="945"><net_src comp="345" pin="2"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="950"><net_src comp="380" pin="1"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="952"><net_src comp="947" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="953"><net_src comp="947" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="954"><net_src comp="947" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="955"><net_src comp="947" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="956"><net_src comp="947" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="957"><net_src comp="947" pin="1"/><net_sink comp="866" pin=0"/></net>

<net id="958"><net_src comp="947" pin="1"/><net_sink comp="876" pin=0"/></net>

<net id="959"><net_src comp="947" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="960"><net_src comp="947" pin="1"/><net_sink comp="896" pin=0"/></net>

<net id="961"><net_src comp="947" pin="1"/><net_sink comp="906" pin=0"/></net>

<net id="965"><net_src comp="429" pin="4"/><net_sink comp="962" pin=0"/></net>

<net id="966"><net_src comp="962" pin="1"/><net_sink comp="187" pin=4"/></net>

<net id="970"><net_src comp="439" pin="4"/><net_sink comp="967" pin=0"/></net>

<net id="971"><net_src comp="967" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="975"><net_src comp="490" pin="2"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="977"><net_src comp="972" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="978"><net_src comp="972" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="982"><net_src comp="574" pin="2"/><net_sink comp="979" pin=0"/></net>

<net id="983"><net_src comp="979" pin="1"/><net_sink comp="187" pin=4"/></net>

<net id="987"><net_src comp="580" pin="4"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="992"><net_src comp="590" pin="4"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="680" pin=1"/></net>

<net id="997"><net_src comp="680" pin="2"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="187" pin=4"/></net>

<net id="1002"><net_src comp="685" pin="4"/><net_sink comp="999" pin=0"/></net>

<net id="1003"><net_src comp="999" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="1007"><net_src comp="717" pin="2"/><net_sink comp="1004" pin=0"/></net>

<net id="1008"><net_src comp="1004" pin="1"/><net_sink comp="187" pin=4"/></net>

<net id="1012"><net_src comp="723" pin="4"/><net_sink comp="1009" pin=0"/></net>

<net id="1013"><net_src comp="1009" pin="1"/><net_sink comp="813" pin=1"/></net>

<net id="1017"><net_src comp="813" pin="2"/><net_sink comp="1014" pin=0"/></net>

<net id="1018"><net_src comp="1014" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="1022"><net_src comp="818" pin="4"/><net_sink comp="1019" pin=0"/></net>

<net id="1023"><net_src comp="1019" pin="1"/><net_sink comp="187" pin=4"/></net>

<net id="1027"><net_src comp="850" pin="2"/><net_sink comp="1024" pin=0"/></net>

<net id="1028"><net_src comp="1024" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="1032"><net_src comp="856" pin="4"/><net_sink comp="1029" pin=0"/></net>

<net id="1033"><net_src comp="1029" pin="1"/><net_sink comp="187" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sk | {1 2 3 4 5 6 7 }
	Port: ptr | {1 }
 - Input state : 
	Port: dpu_pack.4_Pipeline_VITIS_LOOP_630_6 : this_5_5_reload | {1 }
	Port: dpu_pack.4_Pipeline_VITIS_LOOP_630_6 : sk | {}
	Port: dpu_pack.4_Pipeline_VITIS_LOOP_630_6 : ptr | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i : 1
		icmp_ln630 : 2
		add_ln630 : 2
		br_ln630 : 3
		trunc_ln632 : 2
		shl_ln : 3
		zext_ln632 : 4
		lshr_ln632 : 5
		trunc_ln632_1 : 6
		t : 7
		or_ln633 : 4
		zext_ln633 : 4
		lshr_ln633 : 5
		trunc_ln633 : 6
		t_8 : 7
		trunc_ln640 : 8
		trunc_ln640_1 : 1
		zext_ln640 : 1
		sk_addr : 2
		store_ln640 : 9
		trunc_ln : 8
		add_ln641 : 2
		zext_ln641 : 3
		sk_addr_17 : 4
		trunc_ln642 : 8
		shl_ln6 : 9
		or_ln642 : 10
		store_ln642 : 10
		trunc_ln6 : 8
		trunc_ln7 : 8
		add_ln660 : 1
		store_ln660 : 2
		store_ln630 : 3
	State 2
		zext_ln634 : 1
		lshr_ln634 : 2
		trunc_ln634 : 3
		t_9 : 4
		lshr_ln635 : 1
		trunc_ln635 : 2
		t_10 : 3
		zext_ln643 : 1
		sk_addr_18 : 2
		store_ln643 : 3
		zext_ln644 : 1
		sk_addr_19 : 2
		trunc_ln645 : 5
		shl_ln7 : 6
		or_ln645 : 7
		store_ln645 : 7
		trunc_ln8 : 5
		trunc_ln647 : 4
		shl_ln8 : 5
		or_ln647 : 6
		trunc_ln9 : 4
		trunc_ln10 : 4
	State 3
		zext_ln636 : 1
		lshr_ln636 : 2
		trunc_ln636 : 3
		t_11 : 4
		zext_ln637 : 1
		lshr_ln637 : 2
		trunc_ln637 : 3
		t_12 : 4
		zext_ln646 : 1
		sk_addr_20 : 2
		store_ln647 : 3
		zext_ln648 : 1
		sk_addr_21 : 2
		store_ln648 : 3
		trunc_ln650 : 5
		shl_ln9 : 6
		or_ln650 : 7
		trunc_ln11 : 5
		trunc_ln12 : 5
		trunc_ln653 : 5
		shl_ln10 : 6
		or_ln653 : 7
		trunc_ln13 : 5
	State 4
		zext_ln638 : 1
		lshr_ln638 : 2
		trunc_ln638 : 3
		t_13 : 4
		lshr_ln639 : 1
		trunc_ln639 : 2
		t_14 : 3
		zext_ln649 : 1
		sk_addr_22 : 2
		store_ln650 : 3
		zext_ln651 : 1
		sk_addr_23 : 2
		store_ln651 : 3
		trunc_ln655 : 5
		shl_ln11 : 6
		or_ln655 : 7
		trunc_ln14 : 5
		trunc_ln15 : 5
		trunc_ln658 : 4
		shl_ln12 : 5
		or_ln658 : 6
		trunc_ln16 : 4
	State 5
		zext_ln652 : 1
		sk_addr_24 : 2
		store_ln653 : 3
		zext_ln654 : 1
		sk_addr_25 : 2
		store_ln655 : 3
	State 6
		zext_ln656 : 1
		sk_addr_26 : 2
		store_ln656 : 3
		zext_ln657 : 1
		sk_addr_27 : 2
		store_ln658 : 3
	State 7
		zext_ln659 : 1
		sk_addr_28 : 2
		store_ln659 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|
| Operation|          Functional Unit         |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|
|          |         lshr_ln632_fu_329        |    0    |   2171  |
|          |         lshr_ln633_fu_355        |    0    |   2171  |
|          |         lshr_ln634_fu_475        |    0    |   2171  |
|   lshr   |         lshr_ln635_fu_499        |    0    |   2171  |
|          |         lshr_ln636_fu_609        |    0    |   2171  |
|          |         lshr_ln637_fu_633        |    0    |   2171  |
|          |         lshr_ln638_fu_742        |    0    |   2171  |
|          |         lshr_ln639_fu_766        |    0    |   2171  |
|----------|----------------------------------|---------|---------|
|          |         add_ln630_fu_307         |    0    |    13   |
|          |         add_ln641_fu_399         |    0    |    19   |
|          |         add_ln660_fu_449         |    0    |    39   |
|          |         add_ln634_fu_466         |    0    |    20   |
|          |         add_ln643_fu_514         |    0    |    19   |
|          |         add_ln644_fu_524         |    0    |    19   |
|          |         add_ln636_fu_600         |    0    |    20   |
|          |         add_ln637_fu_624         |    0    |    20   |
|    add   |         add_ln646_fu_648         |    0    |    19   |
|          |         add_ln648_fu_658         |    0    |    19   |
|          |         add_ln638_fu_733         |    0    |    20   |
|          |         add_ln649_fu_781         |    0    |    19   |
|          |         add_ln651_fu_791         |    0    |    19   |
|          |         add_ln652_fu_866         |    0    |    19   |
|          |         add_ln654_fu_876         |    0    |    19   |
|          |         add_ln656_fu_886         |    0    |    19   |
|          |         add_ln657_fu_896         |    0    |    19   |
|          |         add_ln659_fu_906         |    0    |    19   |
|----------|----------------------------------|---------|---------|
|          |             t_fu_339             |    0    |    23   |
|          |            t_8_fu_365            |    0    |    26   |
|          |            t_9_fu_484            |    0    |    21   |
|    sub   |            t_10_fu_508           |    0    |    24   |
|          |            t_11_fu_618           |    0    |    27   |
|          |            t_12_fu_642           |    0    |    22   |
|          |            t_13_fu_751           |    0    |    25   |
|          |            t_14_fu_775           |    0    |    20   |
|----------|----------------------------------|---------|---------|
|          |          or_ln633_fu_345         |    0    |    0    |
|          |          or_ln642_fu_422         |    0    |    8    |
|          |          or_ln635_fu_490         |    0    |    0    |
|          |          or_ln645_fu_546         |    0    |    8    |
|    or    |          or_ln647_fu_574         |    0    |    8    |
|          |          or_ln650_fu_680         |    0    |    8    |
|          |          or_ln653_fu_717         |    0    |    8    |
|          |          or_ln639_fu_757         |    0    |    0    |
|          |          or_ln655_fu_813         |    0    |    8    |
|          |          or_ln658_fu_850         |    0    |    8    |
|----------|----------------------------------|---------|---------|
|   icmp   |         icmp_ln630_fu_301        |    0    |    10   |
|----------|----------------------------------|---------|---------|
|   read   | this_5_5_reload_read_read_fu_174 |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |        trunc_ln632_fu_313        |    0    |    0    |
|          |       trunc_ln632_1_fu_335       |    0    |    0    |
|          |        trunc_ln633_fu_361        |    0    |    0    |
|          |        trunc_ln640_fu_371        |    0    |    0    |
|          |       trunc_ln640_1_fu_380       |    0    |    0    |
|          |        trunc_ln642_fu_410        |    0    |    0    |
|          |        trunc_ln634_fu_480        |    0    |    0    |
|          |        trunc_ln635_fu_504        |    0    |    0    |
|   trunc  |        trunc_ln645_fu_534        |    0    |    0    |
|          |        trunc_ln647_fu_562        |    0    |    0    |
|          |        trunc_ln636_fu_614        |    0    |    0    |
|          |        trunc_ln637_fu_638        |    0    |    0    |
|          |        trunc_ln650_fu_668        |    0    |    0    |
|          |        trunc_ln653_fu_705        |    0    |    0    |
|          |        trunc_ln638_fu_747        |    0    |    0    |
|          |        trunc_ln639_fu_771        |    0    |    0    |
|          |        trunc_ln655_fu_801        |    0    |    0    |
|          |        trunc_ln658_fu_838        |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |           shl_ln_fu_317          |    0    |    0    |
|          |          shl_ln6_fu_414          |    0    |    0    |
|          |          shl_ln7_fu_538          |    0    |    0    |
|bitconcatenate|          shl_ln8_fu_566          |    0    |    0    |
|          |          shl_ln9_fu_672          |    0    |    0    |
|          |          shl_ln10_fu_709         |    0    |    0    |
|          |          shl_ln11_fu_805         |    0    |    0    |
|          |          shl_ln12_fu_842         |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |         zext_ln632_fu_325        |    0    |    0    |
|          |         zext_ln633_fu_351        |    0    |    0    |
|          |         zext_ln640_fu_384        |    0    |    0    |
|          |         zext_ln641_fu_405        |    0    |    0    |
|          |         zext_ln634_fu_471        |    0    |    0    |
|          |         zext_ln635_fu_495        |    0    |    0    |
|          |         zext_ln643_fu_519        |    0    |    0    |
|          |         zext_ln644_fu_529        |    0    |    0    |
|          |         zext_ln636_fu_605        |    0    |    0    |
|          |         zext_ln637_fu_629        |    0    |    0    |
|   zext   |         zext_ln646_fu_653        |    0    |    0    |
|          |         zext_ln648_fu_663        |    0    |    0    |
|          |         zext_ln638_fu_738        |    0    |    0    |
|          |         zext_ln639_fu_762        |    0    |    0    |
|          |         zext_ln649_fu_786        |    0    |    0    |
|          |         zext_ln651_fu_796        |    0    |    0    |
|          |         zext_ln652_fu_871        |    0    |    0    |
|          |         zext_ln654_fu_881        |    0    |    0    |
|          |         zext_ln656_fu_891        |    0    |    0    |
|          |         zext_ln657_fu_901        |    0    |    0    |
|          |         zext_ln659_fu_911        |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |          trunc_ln_fu_389         |    0    |    0    |
|          |         trunc_ln6_fu_429         |    0    |    0    |
|          |         trunc_ln7_fu_439         |    0    |    0    |
|          |         trunc_ln8_fu_552         |    0    |    0    |
|          |         trunc_ln9_fu_580         |    0    |    0    |
|partselect|         trunc_ln10_fu_590        |    0    |    0    |
|          |         trunc_ln11_fu_685        |    0    |    0    |
|          |         trunc_ln12_fu_695        |    0    |    0    |
|          |         trunc_ln13_fu_723        |    0    |    0    |
|          |         trunc_ln14_fu_818        |    0    |    0    |
|          |         trunc_ln15_fu_828        |    0    |    0    |
|          |         trunc_ln16_fu_856        |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   Total  |                                  |    0    |  17982  |
|----------|----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|        i_29_reg_916        |    6   |
|      or_ln633_reg_942      |   13   |
|      or_ln635_reg_972      |   13   |
|      or_ln647_reg_979      |    8   |
|      or_ln650_reg_994      |    8   |
|      or_ln653_reg_1004     |    8   |
|      or_ln655_reg_1014     |    8   |
|      or_ln658_reg_1024     |    8   |
|       shl_ln_reg_936       |   13   |
|this_5_5_reload_read_reg_923|  8192  |
|     trunc_ln10_reg_989     |    8   |
|     trunc_ln11_reg_999     |    8   |
|     trunc_ln13_reg_1009    |    8   |
|     trunc_ln14_reg_1019    |    8   |
|     trunc_ln16_reg_1029    |    8   |
|    trunc_ln640_1_reg_947   |   12   |
|      trunc_ln6_reg_962     |    8   |
|      trunc_ln7_reg_967     |    8   |
|      trunc_ln9_reg_984     |    8   |
+----------------------------+--------+
|            Total           |  8353  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_187 |  p0  |   7  |  12  |   84   ||    37   |
| grp_access_fu_187 |  p1  |   7  |   8  |   56   ||    37   |
| grp_access_fu_187 |  p2  |   6  |   0  |    0   ||    31   |
| grp_access_fu_187 |  p4  |   6  |  12  |   72   ||    31   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   212  || 2.59857 ||   136   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  17982 |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   136  |
|  Register |    -   |  8353  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |  8353  |  18118 |
+-----------+--------+--------+--------+
