--------------------------------------------------------------------------------
Release 9.2.04i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

C:\Xilinx92i\bin\nt\trce.exe -ise
C:/Users/student_dcti/Desktop/PROIECT/Proiect_I/PIC24/PIC24.ise -intstyle ise
-e 3 -s 4 -xml PIC24 PIC24.ncd -o PIC24.twr PIC24.pcf -ucf CONSTR.ucf

Design file:              pic24.ncd
Physical constraint file: pic24.pcf
Device,package,speed:     xa3s50,vqg100,-4 (PRODUCTION 1.39 2007-10-19)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_Clk = PERIOD TIMEGRP "Clk" 20 ns HIGH 50%;

 200997 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is  16.388ns.
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |   16.388|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 200997 paths, 0 nets, and 1433 connections

Design statistics:
   Minimum period:  16.388ns   (Maximum frequency:  61.020MHz)


Analysis completed Tue Jan 06 02:59:28 2026 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 116 MB



