// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module activation_accelerator_round_float32_to_bf16_ieee (
        ap_ready,
        x_in,
        ap_return,
        ap_rst
);


output   ap_ready;
input  [31:0] x_in;
output  [15:0] ap_return;
input   ap_rst;

wire   [31:0] fbits_fu_62_p1;
wire   [7:0] tmp_fu_92_p4;
wire   [30:0] exp_field_fu_102_p3;
wire   [22:0] full_mant_fu_66_p1;
wire   [6:0] trunc_ln32_1_fu_116_p4;
wire   [0:0] icmp_ln36_fu_126_p2;
wire   [0:0] icmp_ln36_1_fu_132_p2;
wire   [14:0] tmp_1_fu_144_p4;
wire   [0:0] and_ln36_fu_138_p2;
wire   [15:0] ret_1_fu_154_p3;
wire   [15:0] ret_fu_74_p4;
wire   [15:0] lower_fu_70_p1;
wire   [0:0] round_up_fu_84_p3;
wire   [0:0] tmp_4_fu_176_p3;
wire   [0:0] icmp_ln48_fu_170_p2;
wire   [0:0] round_up_1_fu_184_p2;
wire   [0:0] empty_fu_190_p2;
wire   [15:0] zext_ln58_fu_196_p1;
wire   [15:0] rounded_fu_200_p2;
wire   [7:0] tmp_2_fu_206_p4;
wire   [14:0] new_exp_fu_216_p3;
wire   [0:0] tmp_5_fu_230_p3;
wire   [0:0] icmp_ln63_fu_224_p2;
wire   [15:0] res_fu_238_p3;
wire   [0:0] icmp_ln31_fu_110_p2;
wire   [15:0] ret_2_fu_162_p3;
wire   [15:0] select_ln63_fu_246_p3;
wire    ap_ce_reg;

assign and_ln36_fu_138_p2 = (icmp_ln36_fu_126_p2 & icmp_ln36_1_fu_132_p2);

assign ap_ready = 1'b1;

assign empty_fu_190_p2 = (round_up_1_fu_184_p2 | icmp_ln48_fu_170_p2);

assign exp_field_fu_102_p3 = {{tmp_fu_92_p4}, {23'd0}};

assign fbits_fu_62_p1 = x_in;

assign full_mant_fu_66_p1 = fbits_fu_62_p1[22:0];

assign icmp_ln36_1_fu_132_p2 = ((trunc_ln32_1_fu_116_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln36_fu_126_p2 = ((full_mant_fu_66_p1 != 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln48_fu_170_p2 = ((lower_fu_70_p1 > 16'd32768) ? 1'b1 : 1'b0);

assign icmp_ln63_fu_224_p2 = ((new_exp_fu_216_p3 == 15'd32640) ? 1'b1 : 1'b0);

assign lower_fu_70_p1 = fbits_fu_62_p1[15:0];

assign new_exp_fu_216_p3 = {{tmp_2_fu_206_p4}, {7'd0}};

assign res_fu_238_p3 = {{tmp_5_fu_230_p3}, {15'd32640}};

assign ret_1_fu_154_p3 = {{tmp_1_fu_144_p4}, {1'd1}};

assign ret_2_fu_162_p3 = ((and_ln36_fu_138_p2[0:0] == 1'b1) ? ret_1_fu_154_p3 : ret_fu_74_p4);

assign ret_fu_74_p4 = {{fbits_fu_62_p1[31:16]}};

assign round_up_1_fu_184_p2 = (tmp_4_fu_176_p3 & round_up_fu_84_p3);

assign round_up_fu_84_p3 = fbits_fu_62_p1[32'd16];

assign rounded_fu_200_p2 = (zext_ln58_fu_196_p1 + ret_fu_74_p4);

assign select_ln63_fu_246_p3 = ((icmp_ln63_fu_224_p2[0:0] == 1'b1) ? res_fu_238_p3 : rounded_fu_200_p2);

assign tmp_1_fu_144_p4 = {{fbits_fu_62_p1[31:17]}};

assign tmp_2_fu_206_p4 = {{rounded_fu_200_p2[14:7]}};

assign tmp_4_fu_176_p3 = fbits_fu_62_p1[32'd15];

assign tmp_5_fu_230_p3 = rounded_fu_200_p2[32'd15];

assign tmp_fu_92_p4 = {{fbits_fu_62_p1[30:23]}};

assign trunc_ln32_1_fu_116_p4 = {{fbits_fu_62_p1[22:16]}};

assign zext_ln58_fu_196_p1 = empty_fu_190_p2;

assign ap_return = ((icmp_ln31_fu_110_p2[0:0] == 1'b1) ? ret_2_fu_162_p3 : select_ln63_fu_246_p3);

assign icmp_ln31_fu_110_p2 = ((exp_field_fu_102_p3 == 31'd2139095040) ? 1'b1 : 1'b0);

endmodule //activation_accelerator_round_float32_to_bf16_ieee
