Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/subir/Desktop/VHDL Projects/half_full_adder/half_full_adder.srcs/sources_1/new/half_full_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity half_full_adder
