Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Apr  3 13:52:38 2020
| Host         : DESKTOP-TM8D8VH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.795        0.000                      0                  416        0.129        0.000                      0                  416        3.000        0.000                       0                   242  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
clk_in                           {0.000 5.000}        10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0  {0.000 50.000}       100.000         10.000          
  clk_out2_design_1_clk_wiz_0_0  {0.000 6.250}        12.500          80.000          
  clkfbout_design_1_clk_wiz_0_0  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in                                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0       25.177        0.000                      0                  356        0.226        0.000                      0                  356       49.500        0.000                       0                   200  
  clk_out2_design_1_clk_wiz_0_0        6.441        0.000                      0                   36        0.129        0.000                      0                   36        5.750        0.000                       0                    38  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_0_0  clk_out2_design_1_clk_wiz_0_0        4.795        0.000                      0                   60        0.175        0.000                      0                   60  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       25.177ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.177ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/Saturation_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/B_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        72.956ns  (logic 32.977ns (45.201%)  route 39.979ns (54.799%))
  Logic Levels:           77  (CARRY4=39 DSP48E1=4 LUT1=1 LUT2=1 LUT3=9 LUT4=10 LUT5=3 LUT6=10)
  Clock Path Skew:        -1.708ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 98.731 - 100.000 ) 
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=78, routed)          2.332    -0.026    design_1_i/BTNs_test_0/inst/clk
    SLICE_X25Y9          LUT2 (Prop_lut2_I0_O)        0.124     0.098 r  design_1_i/BTNs_test_0/inst/Saturation[8]_i_3/O
                         net (fo=61, routed)          0.815     0.912    design_1_i/BTNs_test_0/inst/s0
    SLICE_X25Y15         FDRE                                         r  design_1_i/BTNs_test_0/inst/Saturation_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y15         FDRE (Prop_fdre_C_Q)         0.456     1.368 r  design_1_i/BTNs_test_0/inst/Saturation_reg[2]/Q
                         net (fo=5, routed)           0.999     2.367    design_1_i/hsv_to_rgb_0/inst/Saturation[2]
    SLICE_X23Y14         LUT6 (Prop_lut6_I1_O)        0.124     2.491 f  design_1_i/hsv_to_rgb_0/inst/R6_i_10/O
                         net (fo=4, routed)           0.439     2.930    design_1_i/hsv_to_rgb_0/inst/R6_i_10_n_0
    SLICE_X24Y15         LUT4 (Prop_lut4_I2_O)        0.124     3.054 r  design_1_i/hsv_to_rgb_0/inst/R6_i_1/O
                         net (fo=23, routed)          1.074     4.128    design_1_i/hsv_to_rgb_0/inst/R6_i_1_n_0
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036     8.164 r  design_1_i/hsv_to_rgb_0/inst/R6/PCOUT[47]
                         net (fo=1, routed)           0.002     8.166    design_1_i/hsv_to_rgb_0/inst/R6_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     9.684 r  design_1_i/hsv_to_rgb_0/inst/R6__0/P[1]
                         net (fo=24, routed)          2.519    12.203    design_1_i/hsv_to_rgb_0/inst/R6__0_n_104
    SLICE_X13Y21         LUT3 (Prop_lut3_I2_O)        0.149    12.352 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_246/O
                         net (fo=2, routed)           0.594    12.946    design_1_i/hsv_to_rgb_0/inst/R6__1_i_246_n_0
    SLICE_X13Y22         LUT4 (Prop_lut4_I3_O)        0.332    13.278 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_250/O
                         net (fo=1, routed)           0.000    13.278    design_1_i/hsv_to_rgb_0/inst/R6__1_i_250_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.825 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_143/O[2]
                         net (fo=3, routed)           1.163    14.989    design_1_i/hsv_to_rgb_0/inst/R6__1_i_143_n_5
    SLICE_X20Y23         LUT3 (Prop_lut3_I1_O)        0.302    15.291 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_145/O
                         net (fo=2, routed)           0.875    16.165    design_1_i/hsv_to_rgb_0/inst/R6__1_i_145_n_0
    SLICE_X12Y23         LUT5 (Prop_lut5_I1_O)        0.124    16.289 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_81/O
                         net (fo=2, routed)           1.092    17.382    design_1_i/hsv_to_rgb_0/inst/R6__1_i_81_n_0
    SLICE_X17Y23         LUT6 (Prop_lut6_I0_O)        0.124    17.506 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_85/O
                         net (fo=1, routed)           0.000    17.506    design_1_i/hsv_to_rgb_0/inst/R6__1_i_85_n_0
    SLICE_X17Y23         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    18.146 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_46/O[3]
                         net (fo=21, routed)          0.717    18.863    design_1_i/hsv_to_rgb_0/inst/R6__1_i_46_n_4
    SLICE_X18Y26         LUT3 (Prop_lut3_I2_O)        0.306    19.169 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_405/O
                         net (fo=1, routed)           0.700    19.869    design_1_i/hsv_to_rgb_0/inst/R6__1_i_405_n_0
    SLICE_X19Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.376 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_339/CO[3]
                         net (fo=1, routed)           0.000    20.376    design_1_i/hsv_to_rgb_0/inst/R6__1_i_339_n_0
    SLICE_X19Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.490 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_176/CO[3]
                         net (fo=1, routed)           0.000    20.490    design_1_i/hsv_to_rgb_0/inst/R6__1_i_176_n_0
    SLICE_X19Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.604 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_110/CO[3]
                         net (fo=1, routed)           0.009    20.613    design_1_i/hsv_to_rgb_0/inst/R6__1_i_110_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.727 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_52/CO[3]
                         net (fo=1, routed)           0.000    20.727    design_1_i/hsv_to_rgb_0/inst/R6__1_i_52_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.061 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_40/O[1]
                         net (fo=3, routed)           1.049    22.110    design_1_i/hsv_to_rgb_0/inst/R6__1_i_40_n_6
    SLICE_X15Y24         LUT4 (Prop_lut4_I1_O)        0.303    22.413 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_61/O
                         net (fo=1, routed)           0.000    22.413    design_1_i/hsv_to_rgb_0/inst/R6__1_i_61_n_0
    SLICE_X15Y24         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    22.904 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_41/CO[1]
                         net (fo=77, routed)          1.403    24.308    design_1_i/hsv_to_rgb_0/inst/R6__1_i_41_n_2
    SLICE_X31Y19         LUT6 (Prop_lut6_I4_O)        0.329    24.637 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_34/O
                         net (fo=1, routed)           0.000    24.637    design_1_i/hsv_to_rgb_0/inst/R6__1_i_34_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.187 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_10/CO[3]
                         net (fo=1, routed)           0.000    25.187    design_1_i/hsv_to_rgb_0/inst/R6__1_i_10_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.301 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    25.301    design_1_i/hsv_to_rgb_0/inst/R6__1_i_9_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.415 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_8/CO[3]
                         net (fo=1, routed)           0.000    25.415    design_1_i/hsv_to_rgb_0/inst/R6__1_i_8_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.728 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_7/O[3]
                         net (fo=1, routed)           0.605    26.333    design_1_i/hsv_to_rgb_0/inst/R70_in[15]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.218    30.551 r  design_1_i/hsv_to_rgb_0/inst/R6__1/PCOUT[47]
                         net (fo=1, routed)           0.002    30.553    design_1_i/hsv_to_rgb_0/inst/R6__1_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    32.071 r  design_1_i/hsv_to_rgb_0/inst/R6__2/P[0]
                         net (fo=15, routed)          1.718    33.788    design_1_i/hsv_to_rgb_0/inst/R6__2_n_105
    SLICE_X33Y26         LUT3 (Prop_lut3_I1_O)        0.154    33.942 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_589/O
                         net (fo=4, routed)           0.527    34.469    design_1_i/hsv_to_rgb_0/inst/R[5]_i_589_n_0
    SLICE_X35Y24         LUT4 (Prop_lut4_I0_O)        0.327    34.796 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_634/O
                         net (fo=1, routed)           0.000    34.796    design_1_i/hsv_to_rgb_0/inst/R[5]_i_634_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.197 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_606/CO[3]
                         net (fo=1, routed)           0.009    35.206    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_606_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.320 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_605/CO[3]
                         net (fo=1, routed)           0.000    35.320    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_605_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.654 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_581/O[1]
                         net (fo=2, routed)           0.953    36.607    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_581_n_6
    SLICE_X32Y26         LUT3 (Prop_lut3_I1_O)        0.327    36.934 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_549/O
                         net (fo=2, routed)           0.490    37.424    design_1_i/hsv_to_rgb_0/inst/R[5]_i_549_n_0
    SLICE_X32Y26         LUT4 (Prop_lut4_I3_O)        0.328    37.752 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_553/O
                         net (fo=1, routed)           0.000    37.752    design_1_i/hsv_to_rgb_0/inst/R[5]_i_553_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.285 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_507/CO[3]
                         net (fo=1, routed)           0.000    38.285    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_507_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.402 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_505/CO[3]
                         net (fo=1, routed)           0.000    38.402    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_505_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    38.641 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1696/O[2]
                         net (fo=6, routed)           1.136    39.777    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1696_n_5
    SLICE_X28Y26         LUT2 (Prop_lut2_I0_O)        0.301    40.078 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1905/O
                         net (fo=1, routed)           0.000    40.078    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1905_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    40.591 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1859/CO[3]
                         net (fo=1, routed)           0.000    40.591    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1859_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.708 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1715/CO[3]
                         net (fo=1, routed)           0.000    40.708    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1715_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    40.927 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1481/O[0]
                         net (fo=3, routed)           0.702    41.629    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1481_n_7
    SLICE_X29Y28         LUT4 (Prop_lut4_I1_O)        0.295    41.924 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1713/O
                         net (fo=1, routed)           0.000    41.924    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1713_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.474 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1472/CO[3]
                         net (fo=1, routed)           0.000    42.474    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1472_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.588 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1204/CO[3]
                         net (fo=1, routed)           0.000    42.588    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1204_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.745 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_904/CO[1]
                         net (fo=5, routed)           0.633    43.378    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_904_n_2
    SLICE_X31Y34         LUT3 (Prop_lut3_I0_O)        0.329    43.707 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_908/O
                         net (fo=50, routed)          1.397    45.104    design_1_i/hsv_to_rgb_0/inst/R[7]_i_908_n_0
    SLICE_X40Y31         LUT6 (Prop_lut6_I4_O)        0.124    45.228 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1785/O
                         net (fo=1, routed)           0.000    45.228    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1785_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    45.868 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1619/O[3]
                         net (fo=13, routed)          1.766    47.634    design_1_i/hsv_to_rgb_0/inst/p_0_in[3]
    SLICE_X33Y34         LUT4 (Prop_lut4_I0_O)        0.306    47.940 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1614/O
                         net (fo=1, routed)           0.000    47.940    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1614_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    48.364 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1338/O[1]
                         net (fo=4, routed)           1.661    50.025    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1338_n_6
    SLICE_X41Y34         LUT6 (Prop_lut6_I5_O)        0.303    50.328 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1329/O
                         net (fo=2, routed)           0.807    51.135    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1329_n_0
    SLICE_X36Y34         LUT5 (Prop_lut5_I0_O)        0.124    51.259 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1333/O
                         net (fo=1, routed)           0.000    51.259    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1333_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    51.657 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1054/CO[3]
                         net (fo=1, routed)           0.000    51.657    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1054_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.771 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_724/CO[3]
                         net (fo=1, routed)           0.000    51.771    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_724_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    52.084 f  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_398/O[3]
                         net (fo=15, routed)          1.794    53.878    design_1_i/hsv_to_rgb_0/inst/p_1_in[22]
    SLICE_X22Y48         LUT1 (Prop_lut1_I0_O)        0.306    54.184 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_769/O
                         net (fo=1, routed)           0.000    54.184    design_1_i/hsv_to_rgb_0/inst/R[7]_i_769_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    54.824 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_426/O[3]
                         net (fo=12, routed)          1.171    55.995    design_1_i/hsv_to_rgb_0/inst/R3[24]
    SLICE_X26Y50         LUT3 (Prop_lut3_I0_O)        0.332    56.327 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1110/O
                         net (fo=14, routed)          1.586    57.912    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1110_n_0
    SLICE_X21Y47         LUT6 (Prop_lut6_I2_O)        0.326    58.238 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_177/O
                         net (fo=1, routed)           0.000    58.238    design_1_i/hsv_to_rgb_0/inst/R[5]_i_177_n_0
    SLICE_X21Y47         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    58.878 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_86/O[3]
                         net (fo=2, routed)           0.904    59.782    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_86_n_4
    SLICE_X15Y46         LUT5 (Prop_lut5_I0_O)        0.306    60.088 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_47/O
                         net (fo=2, routed)           0.661    60.750    design_1_i/hsv_to_rgb_0/inst/R[5]_i_47_n_0
    SLICE_X17Y47         LUT6 (Prop_lut6_I0_O)        0.124    60.874 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_51/O
                         net (fo=1, routed)           0.000    60.874    design_1_i/hsv_to_rgb_0/inst/R[5]_i_51_n_0
    SLICE_X17Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    61.406 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_23/CO[3]
                         net (fo=1, routed)           0.000    61.406    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_23_n_0
    SLICE_X17Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    61.740 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_78/O[1]
                         net (fo=12, routed)          1.362    63.101    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_78_n_6
    SLICE_X24Y53         LUT3 (Prop_lut3_I1_O)        0.303    63.404 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1397/O
                         net (fo=1, routed)           0.478    63.883    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1397_n_0
    SLICE_X23Y51         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    64.409 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1143/CO[3]
                         net (fo=1, routed)           0.000    64.409    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1143_n_0
    SLICE_X23Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    64.743 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_844/O[1]
                         net (fo=3, routed)           0.831    65.573    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_844_n_6
    SLICE_X24Y49         LUT4 (Prop_lut4_I0_O)        0.303    65.876 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1137/O
                         net (fo=1, routed)           0.619    66.496    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1137_n_0
    SLICE_X25Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    67.003 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_834/CO[3]
                         net (fo=1, routed)           0.001    67.003    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_834_n_0
    SLICE_X25Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.117 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_444/CO[3]
                         net (fo=1, routed)           0.000    67.117    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_444_n_0
    SLICE_X25Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.231 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_198/CO[3]
                         net (fo=1, routed)           0.000    67.231    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_198_n_0
    SLICE_X25Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.388 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_79/CO[1]
                         net (fo=9, routed)           0.866    68.254    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_79_n_2
    SLICE_X31Y50         LUT6 (Prop_lut6_I3_O)        0.329    68.583 f  design_1_i/hsv_to_rgb_0/inst/R[1]_i_9/O
                         net (fo=2, routed)           1.378    69.961    design_1_i/hsv_to_rgb_0/inst/R10_in[0]
    SLICE_X37Y39         LUT4 (Prop_lut4_I0_O)        0.124    70.085 f  design_1_i/hsv_to_rgb_0/inst/R[0]_i_5/O
                         net (fo=3, routed)           1.122    71.207    design_1_i/hsv_to_rgb_0/inst/R[0]_i_5_n_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I1_O)        0.124    71.331 f  design_1_i/hsv_to_rgb_0/inst/B[0]_i_2/O
                         net (fo=2, routed)           0.883    72.214    design_1_i/hsv_to_rgb_0/inst/B[0]_i_2_n_0
    SLICE_X37Y50         LUT4 (Prop_lut4_I2_O)        0.124    72.338 f  design_1_i/hsv_to_rgb_0/inst/B[7]_i_5/O
                         net (fo=1, routed)           0.713    73.052    design_1_i/hsv_to_rgb_0/inst/B[7]_i_5_n_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I1_O)        0.124    73.176 r  design_1_i/hsv_to_rgb_0/inst/B[7]_i_3/O
                         net (fo=8, routed)           0.569    73.745    design_1_i/hsv_to_rgb_0/inst/B1
    SLICE_X37Y50         LUT3 (Prop_lut3_I1_O)        0.124    73.869 r  design_1_i/hsv_to_rgb_0/inst/B[5]_i_1/O
                         net (fo=1, routed)           0.000    73.869    design_1_i/hsv_to_rgb_0/inst/B[5]_i_1_n_0
    SLICE_X37Y50         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=78, routed)          1.563    98.731    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X37Y50         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[5]/C
                         clock pessimism              0.473    99.204    
                         clock uncertainty           -0.190    99.015    
    SLICE_X37Y50         FDRE (Setup_fdre_C_D)        0.031    99.046    design_1_i/hsv_to_rgb_0/inst/B_reg[5]
  -------------------------------------------------------------------
                         required time                         99.046    
                         arrival time                         -73.869    
  -------------------------------------------------------------------
                         slack                                 25.177    

Slack (MET) :             25.225ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/Saturation_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/B_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        72.952ns  (logic 32.973ns (45.198%)  route 39.979ns (54.802%))
  Logic Levels:           77  (CARRY4=39 DSP48E1=4 LUT1=1 LUT2=1 LUT3=9 LUT4=10 LUT5=3 LUT6=10)
  Clock Path Skew:        -1.708ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 98.731 - 100.000 ) 
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=78, routed)          2.332    -0.026    design_1_i/BTNs_test_0/inst/clk
    SLICE_X25Y9          LUT2 (Prop_lut2_I0_O)        0.124     0.098 r  design_1_i/BTNs_test_0/inst/Saturation[8]_i_3/O
                         net (fo=61, routed)          0.815     0.912    design_1_i/BTNs_test_0/inst/s0
    SLICE_X25Y15         FDRE                                         r  design_1_i/BTNs_test_0/inst/Saturation_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y15         FDRE (Prop_fdre_C_Q)         0.456     1.368 r  design_1_i/BTNs_test_0/inst/Saturation_reg[2]/Q
                         net (fo=5, routed)           0.999     2.367    design_1_i/hsv_to_rgb_0/inst/Saturation[2]
    SLICE_X23Y14         LUT6 (Prop_lut6_I1_O)        0.124     2.491 f  design_1_i/hsv_to_rgb_0/inst/R6_i_10/O
                         net (fo=4, routed)           0.439     2.930    design_1_i/hsv_to_rgb_0/inst/R6_i_10_n_0
    SLICE_X24Y15         LUT4 (Prop_lut4_I2_O)        0.124     3.054 r  design_1_i/hsv_to_rgb_0/inst/R6_i_1/O
                         net (fo=23, routed)          1.074     4.128    design_1_i/hsv_to_rgb_0/inst/R6_i_1_n_0
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036     8.164 r  design_1_i/hsv_to_rgb_0/inst/R6/PCOUT[47]
                         net (fo=1, routed)           0.002     8.166    design_1_i/hsv_to_rgb_0/inst/R6_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     9.684 r  design_1_i/hsv_to_rgb_0/inst/R6__0/P[1]
                         net (fo=24, routed)          2.519    12.203    design_1_i/hsv_to_rgb_0/inst/R6__0_n_104
    SLICE_X13Y21         LUT3 (Prop_lut3_I2_O)        0.149    12.352 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_246/O
                         net (fo=2, routed)           0.594    12.946    design_1_i/hsv_to_rgb_0/inst/R6__1_i_246_n_0
    SLICE_X13Y22         LUT4 (Prop_lut4_I3_O)        0.332    13.278 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_250/O
                         net (fo=1, routed)           0.000    13.278    design_1_i/hsv_to_rgb_0/inst/R6__1_i_250_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.825 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_143/O[2]
                         net (fo=3, routed)           1.163    14.989    design_1_i/hsv_to_rgb_0/inst/R6__1_i_143_n_5
    SLICE_X20Y23         LUT3 (Prop_lut3_I1_O)        0.302    15.291 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_145/O
                         net (fo=2, routed)           0.875    16.165    design_1_i/hsv_to_rgb_0/inst/R6__1_i_145_n_0
    SLICE_X12Y23         LUT5 (Prop_lut5_I1_O)        0.124    16.289 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_81/O
                         net (fo=2, routed)           1.092    17.382    design_1_i/hsv_to_rgb_0/inst/R6__1_i_81_n_0
    SLICE_X17Y23         LUT6 (Prop_lut6_I0_O)        0.124    17.506 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_85/O
                         net (fo=1, routed)           0.000    17.506    design_1_i/hsv_to_rgb_0/inst/R6__1_i_85_n_0
    SLICE_X17Y23         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    18.146 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_46/O[3]
                         net (fo=21, routed)          0.717    18.863    design_1_i/hsv_to_rgb_0/inst/R6__1_i_46_n_4
    SLICE_X18Y26         LUT3 (Prop_lut3_I2_O)        0.306    19.169 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_405/O
                         net (fo=1, routed)           0.700    19.869    design_1_i/hsv_to_rgb_0/inst/R6__1_i_405_n_0
    SLICE_X19Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.376 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_339/CO[3]
                         net (fo=1, routed)           0.000    20.376    design_1_i/hsv_to_rgb_0/inst/R6__1_i_339_n_0
    SLICE_X19Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.490 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_176/CO[3]
                         net (fo=1, routed)           0.000    20.490    design_1_i/hsv_to_rgb_0/inst/R6__1_i_176_n_0
    SLICE_X19Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.604 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_110/CO[3]
                         net (fo=1, routed)           0.009    20.613    design_1_i/hsv_to_rgb_0/inst/R6__1_i_110_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.727 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_52/CO[3]
                         net (fo=1, routed)           0.000    20.727    design_1_i/hsv_to_rgb_0/inst/R6__1_i_52_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.061 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_40/O[1]
                         net (fo=3, routed)           1.049    22.110    design_1_i/hsv_to_rgb_0/inst/R6__1_i_40_n_6
    SLICE_X15Y24         LUT4 (Prop_lut4_I1_O)        0.303    22.413 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_61/O
                         net (fo=1, routed)           0.000    22.413    design_1_i/hsv_to_rgb_0/inst/R6__1_i_61_n_0
    SLICE_X15Y24         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    22.904 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_41/CO[1]
                         net (fo=77, routed)          1.403    24.308    design_1_i/hsv_to_rgb_0/inst/R6__1_i_41_n_2
    SLICE_X31Y19         LUT6 (Prop_lut6_I4_O)        0.329    24.637 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_34/O
                         net (fo=1, routed)           0.000    24.637    design_1_i/hsv_to_rgb_0/inst/R6__1_i_34_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.187 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_10/CO[3]
                         net (fo=1, routed)           0.000    25.187    design_1_i/hsv_to_rgb_0/inst/R6__1_i_10_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.301 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    25.301    design_1_i/hsv_to_rgb_0/inst/R6__1_i_9_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.415 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_8/CO[3]
                         net (fo=1, routed)           0.000    25.415    design_1_i/hsv_to_rgb_0/inst/R6__1_i_8_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.728 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_7/O[3]
                         net (fo=1, routed)           0.605    26.333    design_1_i/hsv_to_rgb_0/inst/R70_in[15]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.218    30.551 r  design_1_i/hsv_to_rgb_0/inst/R6__1/PCOUT[47]
                         net (fo=1, routed)           0.002    30.553    design_1_i/hsv_to_rgb_0/inst/R6__1_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    32.071 r  design_1_i/hsv_to_rgb_0/inst/R6__2/P[0]
                         net (fo=15, routed)          1.718    33.788    design_1_i/hsv_to_rgb_0/inst/R6__2_n_105
    SLICE_X33Y26         LUT3 (Prop_lut3_I1_O)        0.154    33.942 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_589/O
                         net (fo=4, routed)           0.527    34.469    design_1_i/hsv_to_rgb_0/inst/R[5]_i_589_n_0
    SLICE_X35Y24         LUT4 (Prop_lut4_I0_O)        0.327    34.796 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_634/O
                         net (fo=1, routed)           0.000    34.796    design_1_i/hsv_to_rgb_0/inst/R[5]_i_634_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.197 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_606/CO[3]
                         net (fo=1, routed)           0.009    35.206    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_606_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.320 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_605/CO[3]
                         net (fo=1, routed)           0.000    35.320    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_605_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.654 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_581/O[1]
                         net (fo=2, routed)           0.953    36.607    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_581_n_6
    SLICE_X32Y26         LUT3 (Prop_lut3_I1_O)        0.327    36.934 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_549/O
                         net (fo=2, routed)           0.490    37.424    design_1_i/hsv_to_rgb_0/inst/R[5]_i_549_n_0
    SLICE_X32Y26         LUT4 (Prop_lut4_I3_O)        0.328    37.752 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_553/O
                         net (fo=1, routed)           0.000    37.752    design_1_i/hsv_to_rgb_0/inst/R[5]_i_553_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.285 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_507/CO[3]
                         net (fo=1, routed)           0.000    38.285    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_507_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.402 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_505/CO[3]
                         net (fo=1, routed)           0.000    38.402    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_505_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    38.641 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1696/O[2]
                         net (fo=6, routed)           1.136    39.777    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1696_n_5
    SLICE_X28Y26         LUT2 (Prop_lut2_I0_O)        0.301    40.078 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1905/O
                         net (fo=1, routed)           0.000    40.078    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1905_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    40.591 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1859/CO[3]
                         net (fo=1, routed)           0.000    40.591    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1859_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.708 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1715/CO[3]
                         net (fo=1, routed)           0.000    40.708    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1715_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    40.927 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1481/O[0]
                         net (fo=3, routed)           0.702    41.629    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1481_n_7
    SLICE_X29Y28         LUT4 (Prop_lut4_I1_O)        0.295    41.924 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1713/O
                         net (fo=1, routed)           0.000    41.924    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1713_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.474 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1472/CO[3]
                         net (fo=1, routed)           0.000    42.474    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1472_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.588 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1204/CO[3]
                         net (fo=1, routed)           0.000    42.588    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1204_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.745 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_904/CO[1]
                         net (fo=5, routed)           0.633    43.378    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_904_n_2
    SLICE_X31Y34         LUT3 (Prop_lut3_I0_O)        0.329    43.707 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_908/O
                         net (fo=50, routed)          1.397    45.104    design_1_i/hsv_to_rgb_0/inst/R[7]_i_908_n_0
    SLICE_X40Y31         LUT6 (Prop_lut6_I4_O)        0.124    45.228 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1785/O
                         net (fo=1, routed)           0.000    45.228    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1785_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    45.868 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1619/O[3]
                         net (fo=13, routed)          1.766    47.634    design_1_i/hsv_to_rgb_0/inst/p_0_in[3]
    SLICE_X33Y34         LUT4 (Prop_lut4_I0_O)        0.306    47.940 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1614/O
                         net (fo=1, routed)           0.000    47.940    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1614_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    48.364 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1338/O[1]
                         net (fo=4, routed)           1.661    50.025    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1338_n_6
    SLICE_X41Y34         LUT6 (Prop_lut6_I5_O)        0.303    50.328 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1329/O
                         net (fo=2, routed)           0.807    51.135    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1329_n_0
    SLICE_X36Y34         LUT5 (Prop_lut5_I0_O)        0.124    51.259 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1333/O
                         net (fo=1, routed)           0.000    51.259    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1333_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    51.657 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1054/CO[3]
                         net (fo=1, routed)           0.000    51.657    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1054_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.771 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_724/CO[3]
                         net (fo=1, routed)           0.000    51.771    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_724_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    52.084 f  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_398/O[3]
                         net (fo=15, routed)          1.794    53.878    design_1_i/hsv_to_rgb_0/inst/p_1_in[22]
    SLICE_X22Y48         LUT1 (Prop_lut1_I0_O)        0.306    54.184 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_769/O
                         net (fo=1, routed)           0.000    54.184    design_1_i/hsv_to_rgb_0/inst/R[7]_i_769_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    54.824 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_426/O[3]
                         net (fo=12, routed)          1.171    55.995    design_1_i/hsv_to_rgb_0/inst/R3[24]
    SLICE_X26Y50         LUT3 (Prop_lut3_I0_O)        0.332    56.327 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1110/O
                         net (fo=14, routed)          1.586    57.912    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1110_n_0
    SLICE_X21Y47         LUT6 (Prop_lut6_I2_O)        0.326    58.238 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_177/O
                         net (fo=1, routed)           0.000    58.238    design_1_i/hsv_to_rgb_0/inst/R[5]_i_177_n_0
    SLICE_X21Y47         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    58.878 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_86/O[3]
                         net (fo=2, routed)           0.904    59.782    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_86_n_4
    SLICE_X15Y46         LUT5 (Prop_lut5_I0_O)        0.306    60.088 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_47/O
                         net (fo=2, routed)           0.661    60.750    design_1_i/hsv_to_rgb_0/inst/R[5]_i_47_n_0
    SLICE_X17Y47         LUT6 (Prop_lut6_I0_O)        0.124    60.874 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_51/O
                         net (fo=1, routed)           0.000    60.874    design_1_i/hsv_to_rgb_0/inst/R[5]_i_51_n_0
    SLICE_X17Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    61.406 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_23/CO[3]
                         net (fo=1, routed)           0.000    61.406    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_23_n_0
    SLICE_X17Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    61.740 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_78/O[1]
                         net (fo=12, routed)          1.362    63.101    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_78_n_6
    SLICE_X24Y53         LUT3 (Prop_lut3_I1_O)        0.303    63.404 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1397/O
                         net (fo=1, routed)           0.478    63.883    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1397_n_0
    SLICE_X23Y51         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    64.409 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1143/CO[3]
                         net (fo=1, routed)           0.000    64.409    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1143_n_0
    SLICE_X23Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    64.743 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_844/O[1]
                         net (fo=3, routed)           0.831    65.573    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_844_n_6
    SLICE_X24Y49         LUT4 (Prop_lut4_I0_O)        0.303    65.876 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1137/O
                         net (fo=1, routed)           0.619    66.496    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1137_n_0
    SLICE_X25Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    67.003 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_834/CO[3]
                         net (fo=1, routed)           0.001    67.003    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_834_n_0
    SLICE_X25Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.117 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_444/CO[3]
                         net (fo=1, routed)           0.000    67.117    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_444_n_0
    SLICE_X25Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.231 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_198/CO[3]
                         net (fo=1, routed)           0.000    67.231    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_198_n_0
    SLICE_X25Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.388 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_79/CO[1]
                         net (fo=9, routed)           0.866    68.254    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_79_n_2
    SLICE_X31Y50         LUT6 (Prop_lut6_I3_O)        0.329    68.583 f  design_1_i/hsv_to_rgb_0/inst/R[1]_i_9/O
                         net (fo=2, routed)           1.378    69.961    design_1_i/hsv_to_rgb_0/inst/R10_in[0]
    SLICE_X37Y39         LUT4 (Prop_lut4_I0_O)        0.124    70.085 f  design_1_i/hsv_to_rgb_0/inst/R[0]_i_5/O
                         net (fo=3, routed)           1.122    71.207    design_1_i/hsv_to_rgb_0/inst/R[0]_i_5_n_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I1_O)        0.124    71.331 f  design_1_i/hsv_to_rgb_0/inst/B[0]_i_2/O
                         net (fo=2, routed)           0.883    72.214    design_1_i/hsv_to_rgb_0/inst/B[0]_i_2_n_0
    SLICE_X37Y50         LUT4 (Prop_lut4_I2_O)        0.124    72.338 f  design_1_i/hsv_to_rgb_0/inst/B[7]_i_5/O
                         net (fo=1, routed)           0.713    73.052    design_1_i/hsv_to_rgb_0/inst/B[7]_i_5_n_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I1_O)        0.124    73.176 r  design_1_i/hsv_to_rgb_0/inst/B[7]_i_3/O
                         net (fo=8, routed)           0.569    73.745    design_1_i/hsv_to_rgb_0/inst/B1
    SLICE_X37Y50         LUT3 (Prop_lut3_I1_O)        0.120    73.865 r  design_1_i/hsv_to_rgb_0/inst/B[6]_i_1/O
                         net (fo=1, routed)           0.000    73.865    design_1_i/hsv_to_rgb_0/inst/B[6]_i_1_n_0
    SLICE_X37Y50         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=78, routed)          1.563    98.731    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X37Y50         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[6]/C
                         clock pessimism              0.473    99.204    
                         clock uncertainty           -0.190    99.015    
    SLICE_X37Y50         FDRE (Setup_fdre_C_D)        0.075    99.090    design_1_i/hsv_to_rgb_0/inst/B_reg[6]
  -------------------------------------------------------------------
                         required time                         99.090    
                         arrival time                         -73.865    
  -------------------------------------------------------------------
                         slack                                 25.225    

Slack (MET) :             25.266ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/Saturation_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        72.867ns  (logic 32.977ns (45.256%)  route 39.890ns (54.744%))
  Logic Levels:           77  (CARRY4=39 DSP48E1=4 LUT1=1 LUT2=1 LUT3=9 LUT4=10 LUT5=3 LUT6=10)
  Clock Path Skew:        -1.708ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 98.731 - 100.000 ) 
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=78, routed)          2.332    -0.026    design_1_i/BTNs_test_0/inst/clk
    SLICE_X25Y9          LUT2 (Prop_lut2_I0_O)        0.124     0.098 r  design_1_i/BTNs_test_0/inst/Saturation[8]_i_3/O
                         net (fo=61, routed)          0.815     0.912    design_1_i/BTNs_test_0/inst/s0
    SLICE_X25Y15         FDRE                                         r  design_1_i/BTNs_test_0/inst/Saturation_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y15         FDRE (Prop_fdre_C_Q)         0.456     1.368 r  design_1_i/BTNs_test_0/inst/Saturation_reg[2]/Q
                         net (fo=5, routed)           0.999     2.367    design_1_i/hsv_to_rgb_0/inst/Saturation[2]
    SLICE_X23Y14         LUT6 (Prop_lut6_I1_O)        0.124     2.491 f  design_1_i/hsv_to_rgb_0/inst/R6_i_10/O
                         net (fo=4, routed)           0.439     2.930    design_1_i/hsv_to_rgb_0/inst/R6_i_10_n_0
    SLICE_X24Y15         LUT4 (Prop_lut4_I2_O)        0.124     3.054 r  design_1_i/hsv_to_rgb_0/inst/R6_i_1/O
                         net (fo=23, routed)          1.074     4.128    design_1_i/hsv_to_rgb_0/inst/R6_i_1_n_0
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036     8.164 r  design_1_i/hsv_to_rgb_0/inst/R6/PCOUT[47]
                         net (fo=1, routed)           0.002     8.166    design_1_i/hsv_to_rgb_0/inst/R6_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     9.684 r  design_1_i/hsv_to_rgb_0/inst/R6__0/P[1]
                         net (fo=24, routed)          2.519    12.203    design_1_i/hsv_to_rgb_0/inst/R6__0_n_104
    SLICE_X13Y21         LUT3 (Prop_lut3_I2_O)        0.149    12.352 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_246/O
                         net (fo=2, routed)           0.594    12.946    design_1_i/hsv_to_rgb_0/inst/R6__1_i_246_n_0
    SLICE_X13Y22         LUT4 (Prop_lut4_I3_O)        0.332    13.278 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_250/O
                         net (fo=1, routed)           0.000    13.278    design_1_i/hsv_to_rgb_0/inst/R6__1_i_250_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.825 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_143/O[2]
                         net (fo=3, routed)           1.163    14.989    design_1_i/hsv_to_rgb_0/inst/R6__1_i_143_n_5
    SLICE_X20Y23         LUT3 (Prop_lut3_I1_O)        0.302    15.291 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_145/O
                         net (fo=2, routed)           0.875    16.165    design_1_i/hsv_to_rgb_0/inst/R6__1_i_145_n_0
    SLICE_X12Y23         LUT5 (Prop_lut5_I1_O)        0.124    16.289 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_81/O
                         net (fo=2, routed)           1.092    17.382    design_1_i/hsv_to_rgb_0/inst/R6__1_i_81_n_0
    SLICE_X17Y23         LUT6 (Prop_lut6_I0_O)        0.124    17.506 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_85/O
                         net (fo=1, routed)           0.000    17.506    design_1_i/hsv_to_rgb_0/inst/R6__1_i_85_n_0
    SLICE_X17Y23         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    18.146 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_46/O[3]
                         net (fo=21, routed)          0.717    18.863    design_1_i/hsv_to_rgb_0/inst/R6__1_i_46_n_4
    SLICE_X18Y26         LUT3 (Prop_lut3_I2_O)        0.306    19.169 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_405/O
                         net (fo=1, routed)           0.700    19.869    design_1_i/hsv_to_rgb_0/inst/R6__1_i_405_n_0
    SLICE_X19Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.376 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_339/CO[3]
                         net (fo=1, routed)           0.000    20.376    design_1_i/hsv_to_rgb_0/inst/R6__1_i_339_n_0
    SLICE_X19Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.490 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_176/CO[3]
                         net (fo=1, routed)           0.000    20.490    design_1_i/hsv_to_rgb_0/inst/R6__1_i_176_n_0
    SLICE_X19Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.604 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_110/CO[3]
                         net (fo=1, routed)           0.009    20.613    design_1_i/hsv_to_rgb_0/inst/R6__1_i_110_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.727 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_52/CO[3]
                         net (fo=1, routed)           0.000    20.727    design_1_i/hsv_to_rgb_0/inst/R6__1_i_52_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.061 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_40/O[1]
                         net (fo=3, routed)           1.049    22.110    design_1_i/hsv_to_rgb_0/inst/R6__1_i_40_n_6
    SLICE_X15Y24         LUT4 (Prop_lut4_I1_O)        0.303    22.413 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_61/O
                         net (fo=1, routed)           0.000    22.413    design_1_i/hsv_to_rgb_0/inst/R6__1_i_61_n_0
    SLICE_X15Y24         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    22.904 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_41/CO[1]
                         net (fo=77, routed)          1.403    24.308    design_1_i/hsv_to_rgb_0/inst/R6__1_i_41_n_2
    SLICE_X31Y19         LUT6 (Prop_lut6_I4_O)        0.329    24.637 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_34/O
                         net (fo=1, routed)           0.000    24.637    design_1_i/hsv_to_rgb_0/inst/R6__1_i_34_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.187 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_10/CO[3]
                         net (fo=1, routed)           0.000    25.187    design_1_i/hsv_to_rgb_0/inst/R6__1_i_10_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.301 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    25.301    design_1_i/hsv_to_rgb_0/inst/R6__1_i_9_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.415 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_8/CO[3]
                         net (fo=1, routed)           0.000    25.415    design_1_i/hsv_to_rgb_0/inst/R6__1_i_8_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.728 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_7/O[3]
                         net (fo=1, routed)           0.605    26.333    design_1_i/hsv_to_rgb_0/inst/R70_in[15]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.218    30.551 r  design_1_i/hsv_to_rgb_0/inst/R6__1/PCOUT[47]
                         net (fo=1, routed)           0.002    30.553    design_1_i/hsv_to_rgb_0/inst/R6__1_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    32.071 r  design_1_i/hsv_to_rgb_0/inst/R6__2/P[0]
                         net (fo=15, routed)          1.718    33.788    design_1_i/hsv_to_rgb_0/inst/R6__2_n_105
    SLICE_X33Y26         LUT3 (Prop_lut3_I1_O)        0.154    33.942 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_589/O
                         net (fo=4, routed)           0.527    34.469    design_1_i/hsv_to_rgb_0/inst/R[5]_i_589_n_0
    SLICE_X35Y24         LUT4 (Prop_lut4_I0_O)        0.327    34.796 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_634/O
                         net (fo=1, routed)           0.000    34.796    design_1_i/hsv_to_rgb_0/inst/R[5]_i_634_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.197 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_606/CO[3]
                         net (fo=1, routed)           0.009    35.206    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_606_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.320 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_605/CO[3]
                         net (fo=1, routed)           0.000    35.320    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_605_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.654 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_581/O[1]
                         net (fo=2, routed)           0.953    36.607    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_581_n_6
    SLICE_X32Y26         LUT3 (Prop_lut3_I1_O)        0.327    36.934 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_549/O
                         net (fo=2, routed)           0.490    37.424    design_1_i/hsv_to_rgb_0/inst/R[5]_i_549_n_0
    SLICE_X32Y26         LUT4 (Prop_lut4_I3_O)        0.328    37.752 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_553/O
                         net (fo=1, routed)           0.000    37.752    design_1_i/hsv_to_rgb_0/inst/R[5]_i_553_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.285 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_507/CO[3]
                         net (fo=1, routed)           0.000    38.285    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_507_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.402 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_505/CO[3]
                         net (fo=1, routed)           0.000    38.402    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_505_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    38.641 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1696/O[2]
                         net (fo=6, routed)           1.136    39.777    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1696_n_5
    SLICE_X28Y26         LUT2 (Prop_lut2_I0_O)        0.301    40.078 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1905/O
                         net (fo=1, routed)           0.000    40.078    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1905_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    40.591 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1859/CO[3]
                         net (fo=1, routed)           0.000    40.591    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1859_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.708 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1715/CO[3]
                         net (fo=1, routed)           0.000    40.708    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1715_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    40.927 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1481/O[0]
                         net (fo=3, routed)           0.702    41.629    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1481_n_7
    SLICE_X29Y28         LUT4 (Prop_lut4_I1_O)        0.295    41.924 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1713/O
                         net (fo=1, routed)           0.000    41.924    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1713_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.474 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1472/CO[3]
                         net (fo=1, routed)           0.000    42.474    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1472_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.588 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1204/CO[3]
                         net (fo=1, routed)           0.000    42.588    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1204_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.745 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_904/CO[1]
                         net (fo=5, routed)           0.633    43.378    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_904_n_2
    SLICE_X31Y34         LUT3 (Prop_lut3_I0_O)        0.329    43.707 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_908/O
                         net (fo=50, routed)          1.397    45.104    design_1_i/hsv_to_rgb_0/inst/R[7]_i_908_n_0
    SLICE_X40Y31         LUT6 (Prop_lut6_I4_O)        0.124    45.228 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1785/O
                         net (fo=1, routed)           0.000    45.228    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1785_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    45.868 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1619/O[3]
                         net (fo=13, routed)          1.766    47.634    design_1_i/hsv_to_rgb_0/inst/p_0_in[3]
    SLICE_X33Y34         LUT4 (Prop_lut4_I0_O)        0.306    47.940 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1614/O
                         net (fo=1, routed)           0.000    47.940    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1614_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    48.364 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1338/O[1]
                         net (fo=4, routed)           1.661    50.025    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1338_n_6
    SLICE_X41Y34         LUT6 (Prop_lut6_I5_O)        0.303    50.328 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1329/O
                         net (fo=2, routed)           0.807    51.135    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1329_n_0
    SLICE_X36Y34         LUT5 (Prop_lut5_I0_O)        0.124    51.259 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1333/O
                         net (fo=1, routed)           0.000    51.259    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1333_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    51.657 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1054/CO[3]
                         net (fo=1, routed)           0.000    51.657    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1054_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.771 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_724/CO[3]
                         net (fo=1, routed)           0.000    51.771    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_724_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    52.084 f  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_398/O[3]
                         net (fo=15, routed)          1.794    53.878    design_1_i/hsv_to_rgb_0/inst/p_1_in[22]
    SLICE_X22Y48         LUT1 (Prop_lut1_I0_O)        0.306    54.184 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_769/O
                         net (fo=1, routed)           0.000    54.184    design_1_i/hsv_to_rgb_0/inst/R[7]_i_769_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    54.824 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_426/O[3]
                         net (fo=12, routed)          1.171    55.995    design_1_i/hsv_to_rgb_0/inst/R3[24]
    SLICE_X26Y50         LUT3 (Prop_lut3_I0_O)        0.332    56.327 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1110/O
                         net (fo=14, routed)          1.586    57.912    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1110_n_0
    SLICE_X21Y47         LUT6 (Prop_lut6_I2_O)        0.326    58.238 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_177/O
                         net (fo=1, routed)           0.000    58.238    design_1_i/hsv_to_rgb_0/inst/R[5]_i_177_n_0
    SLICE_X21Y47         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    58.878 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_86/O[3]
                         net (fo=2, routed)           0.904    59.782    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_86_n_4
    SLICE_X15Y46         LUT5 (Prop_lut5_I0_O)        0.306    60.088 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_47/O
                         net (fo=2, routed)           0.661    60.750    design_1_i/hsv_to_rgb_0/inst/R[5]_i_47_n_0
    SLICE_X17Y47         LUT6 (Prop_lut6_I0_O)        0.124    60.874 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_51/O
                         net (fo=1, routed)           0.000    60.874    design_1_i/hsv_to_rgb_0/inst/R[5]_i_51_n_0
    SLICE_X17Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    61.406 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_23/CO[3]
                         net (fo=1, routed)           0.000    61.406    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_23_n_0
    SLICE_X17Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    61.740 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_78/O[1]
                         net (fo=12, routed)          1.362    63.101    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_78_n_6
    SLICE_X24Y53         LUT3 (Prop_lut3_I1_O)        0.303    63.404 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1397/O
                         net (fo=1, routed)           0.478    63.883    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1397_n_0
    SLICE_X23Y51         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    64.409 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1143/CO[3]
                         net (fo=1, routed)           0.000    64.409    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1143_n_0
    SLICE_X23Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    64.743 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_844/O[1]
                         net (fo=3, routed)           0.831    65.573    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_844_n_6
    SLICE_X24Y49         LUT4 (Prop_lut4_I0_O)        0.303    65.876 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1137/O
                         net (fo=1, routed)           0.619    66.496    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1137_n_0
    SLICE_X25Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    67.003 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_834/CO[3]
                         net (fo=1, routed)           0.001    67.003    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_834_n_0
    SLICE_X25Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.117 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_444/CO[3]
                         net (fo=1, routed)           0.000    67.117    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_444_n_0
    SLICE_X25Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.231 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_198/CO[3]
                         net (fo=1, routed)           0.000    67.231    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_198_n_0
    SLICE_X25Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.388 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_79/CO[1]
                         net (fo=9, routed)           0.866    68.254    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_79_n_2
    SLICE_X31Y50         LUT6 (Prop_lut6_I3_O)        0.329    68.583 f  design_1_i/hsv_to_rgb_0/inst/R[1]_i_9/O
                         net (fo=2, routed)           1.378    69.961    design_1_i/hsv_to_rgb_0/inst/R10_in[0]
    SLICE_X37Y39         LUT4 (Prop_lut4_I0_O)        0.124    70.085 f  design_1_i/hsv_to_rgb_0/inst/R[0]_i_5/O
                         net (fo=3, routed)           1.122    71.207    design_1_i/hsv_to_rgb_0/inst/R[0]_i_5_n_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I1_O)        0.124    71.331 f  design_1_i/hsv_to_rgb_0/inst/B[0]_i_2/O
                         net (fo=2, routed)           0.883    72.214    design_1_i/hsv_to_rgb_0/inst/B[0]_i_2_n_0
    SLICE_X37Y50         LUT4 (Prop_lut4_I2_O)        0.124    72.338 f  design_1_i/hsv_to_rgb_0/inst/B[7]_i_5/O
                         net (fo=1, routed)           0.713    73.052    design_1_i/hsv_to_rgb_0/inst/B[7]_i_5_n_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I1_O)        0.124    73.176 r  design_1_i/hsv_to_rgb_0/inst/B[7]_i_3/O
                         net (fo=8, routed)           0.480    73.656    design_1_i/hsv_to_rgb_0/inst/B1
    SLICE_X37Y50         LUT3 (Prop_lut3_I1_O)        0.124    73.780 r  design_1_i/hsv_to_rgb_0/inst/B[3]_i_1/O
                         net (fo=1, routed)           0.000    73.780    design_1_i/hsv_to_rgb_0/inst/B[3]_i_1_n_0
    SLICE_X37Y50         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=78, routed)          1.563    98.731    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X37Y50         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[3]/C
                         clock pessimism              0.473    99.204    
                         clock uncertainty           -0.190    99.015    
    SLICE_X37Y50         FDRE (Setup_fdre_C_D)        0.031    99.046    design_1_i/hsv_to_rgb_0/inst/B_reg[3]
  -------------------------------------------------------------------
                         required time                         99.046    
                         arrival time                         -73.780    
  -------------------------------------------------------------------
                         slack                                 25.266    

Slack (MET) :             25.268ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/Saturation_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        72.880ns  (logic 32.977ns (45.248%)  route 39.903ns (54.752%))
  Logic Levels:           77  (CARRY4=39 DSP48E1=4 LUT1=1 LUT2=1 LUT3=9 LUT4=10 LUT5=3 LUT6=10)
  Clock Path Skew:        -1.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 98.748 - 100.000 ) 
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=78, routed)          2.332    -0.026    design_1_i/BTNs_test_0/inst/clk
    SLICE_X25Y9          LUT2 (Prop_lut2_I0_O)        0.124     0.098 r  design_1_i/BTNs_test_0/inst/Saturation[8]_i_3/O
                         net (fo=61, routed)          0.815     0.912    design_1_i/BTNs_test_0/inst/s0
    SLICE_X25Y15         FDRE                                         r  design_1_i/BTNs_test_0/inst/Saturation_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y15         FDRE (Prop_fdre_C_Q)         0.456     1.368 r  design_1_i/BTNs_test_0/inst/Saturation_reg[2]/Q
                         net (fo=5, routed)           0.999     2.367    design_1_i/hsv_to_rgb_0/inst/Saturation[2]
    SLICE_X23Y14         LUT6 (Prop_lut6_I1_O)        0.124     2.491 f  design_1_i/hsv_to_rgb_0/inst/R6_i_10/O
                         net (fo=4, routed)           0.439     2.930    design_1_i/hsv_to_rgb_0/inst/R6_i_10_n_0
    SLICE_X24Y15         LUT4 (Prop_lut4_I2_O)        0.124     3.054 r  design_1_i/hsv_to_rgb_0/inst/R6_i_1/O
                         net (fo=23, routed)          1.074     4.128    design_1_i/hsv_to_rgb_0/inst/R6_i_1_n_0
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036     8.164 r  design_1_i/hsv_to_rgb_0/inst/R6/PCOUT[47]
                         net (fo=1, routed)           0.002     8.166    design_1_i/hsv_to_rgb_0/inst/R6_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     9.684 r  design_1_i/hsv_to_rgb_0/inst/R6__0/P[1]
                         net (fo=24, routed)          2.519    12.203    design_1_i/hsv_to_rgb_0/inst/R6__0_n_104
    SLICE_X13Y21         LUT3 (Prop_lut3_I2_O)        0.149    12.352 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_246/O
                         net (fo=2, routed)           0.594    12.946    design_1_i/hsv_to_rgb_0/inst/R6__1_i_246_n_0
    SLICE_X13Y22         LUT4 (Prop_lut4_I3_O)        0.332    13.278 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_250/O
                         net (fo=1, routed)           0.000    13.278    design_1_i/hsv_to_rgb_0/inst/R6__1_i_250_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.825 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_143/O[2]
                         net (fo=3, routed)           1.163    14.989    design_1_i/hsv_to_rgb_0/inst/R6__1_i_143_n_5
    SLICE_X20Y23         LUT3 (Prop_lut3_I1_O)        0.302    15.291 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_145/O
                         net (fo=2, routed)           0.875    16.165    design_1_i/hsv_to_rgb_0/inst/R6__1_i_145_n_0
    SLICE_X12Y23         LUT5 (Prop_lut5_I1_O)        0.124    16.289 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_81/O
                         net (fo=2, routed)           1.092    17.382    design_1_i/hsv_to_rgb_0/inst/R6__1_i_81_n_0
    SLICE_X17Y23         LUT6 (Prop_lut6_I0_O)        0.124    17.506 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_85/O
                         net (fo=1, routed)           0.000    17.506    design_1_i/hsv_to_rgb_0/inst/R6__1_i_85_n_0
    SLICE_X17Y23         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    18.146 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_46/O[3]
                         net (fo=21, routed)          0.717    18.863    design_1_i/hsv_to_rgb_0/inst/R6__1_i_46_n_4
    SLICE_X18Y26         LUT3 (Prop_lut3_I2_O)        0.306    19.169 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_405/O
                         net (fo=1, routed)           0.700    19.869    design_1_i/hsv_to_rgb_0/inst/R6__1_i_405_n_0
    SLICE_X19Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.376 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_339/CO[3]
                         net (fo=1, routed)           0.000    20.376    design_1_i/hsv_to_rgb_0/inst/R6__1_i_339_n_0
    SLICE_X19Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.490 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_176/CO[3]
                         net (fo=1, routed)           0.000    20.490    design_1_i/hsv_to_rgb_0/inst/R6__1_i_176_n_0
    SLICE_X19Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.604 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_110/CO[3]
                         net (fo=1, routed)           0.009    20.613    design_1_i/hsv_to_rgb_0/inst/R6__1_i_110_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.727 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_52/CO[3]
                         net (fo=1, routed)           0.000    20.727    design_1_i/hsv_to_rgb_0/inst/R6__1_i_52_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.061 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_40/O[1]
                         net (fo=3, routed)           1.049    22.110    design_1_i/hsv_to_rgb_0/inst/R6__1_i_40_n_6
    SLICE_X15Y24         LUT4 (Prop_lut4_I1_O)        0.303    22.413 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_61/O
                         net (fo=1, routed)           0.000    22.413    design_1_i/hsv_to_rgb_0/inst/R6__1_i_61_n_0
    SLICE_X15Y24         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    22.904 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_41/CO[1]
                         net (fo=77, routed)          1.403    24.308    design_1_i/hsv_to_rgb_0/inst/R6__1_i_41_n_2
    SLICE_X31Y19         LUT6 (Prop_lut6_I4_O)        0.329    24.637 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_34/O
                         net (fo=1, routed)           0.000    24.637    design_1_i/hsv_to_rgb_0/inst/R6__1_i_34_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.187 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_10/CO[3]
                         net (fo=1, routed)           0.000    25.187    design_1_i/hsv_to_rgb_0/inst/R6__1_i_10_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.301 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    25.301    design_1_i/hsv_to_rgb_0/inst/R6__1_i_9_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.415 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_8/CO[3]
                         net (fo=1, routed)           0.000    25.415    design_1_i/hsv_to_rgb_0/inst/R6__1_i_8_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.728 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_7/O[3]
                         net (fo=1, routed)           0.605    26.333    design_1_i/hsv_to_rgb_0/inst/R70_in[15]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.218    30.551 r  design_1_i/hsv_to_rgb_0/inst/R6__1/PCOUT[47]
                         net (fo=1, routed)           0.002    30.553    design_1_i/hsv_to_rgb_0/inst/R6__1_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    32.071 r  design_1_i/hsv_to_rgb_0/inst/R6__2/P[0]
                         net (fo=15, routed)          1.718    33.788    design_1_i/hsv_to_rgb_0/inst/R6__2_n_105
    SLICE_X33Y26         LUT3 (Prop_lut3_I1_O)        0.154    33.942 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_589/O
                         net (fo=4, routed)           0.527    34.469    design_1_i/hsv_to_rgb_0/inst/R[5]_i_589_n_0
    SLICE_X35Y24         LUT4 (Prop_lut4_I0_O)        0.327    34.796 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_634/O
                         net (fo=1, routed)           0.000    34.796    design_1_i/hsv_to_rgb_0/inst/R[5]_i_634_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.197 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_606/CO[3]
                         net (fo=1, routed)           0.009    35.206    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_606_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.320 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_605/CO[3]
                         net (fo=1, routed)           0.000    35.320    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_605_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.654 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_581/O[1]
                         net (fo=2, routed)           0.953    36.607    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_581_n_6
    SLICE_X32Y26         LUT3 (Prop_lut3_I1_O)        0.327    36.934 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_549/O
                         net (fo=2, routed)           0.490    37.424    design_1_i/hsv_to_rgb_0/inst/R[5]_i_549_n_0
    SLICE_X32Y26         LUT4 (Prop_lut4_I3_O)        0.328    37.752 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_553/O
                         net (fo=1, routed)           0.000    37.752    design_1_i/hsv_to_rgb_0/inst/R[5]_i_553_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.285 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_507/CO[3]
                         net (fo=1, routed)           0.000    38.285    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_507_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.402 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_505/CO[3]
                         net (fo=1, routed)           0.000    38.402    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_505_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    38.641 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1696/O[2]
                         net (fo=6, routed)           1.136    39.777    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1696_n_5
    SLICE_X28Y26         LUT2 (Prop_lut2_I0_O)        0.301    40.078 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1905/O
                         net (fo=1, routed)           0.000    40.078    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1905_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    40.591 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1859/CO[3]
                         net (fo=1, routed)           0.000    40.591    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1859_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.708 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1715/CO[3]
                         net (fo=1, routed)           0.000    40.708    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1715_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    40.927 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1481/O[0]
                         net (fo=3, routed)           0.702    41.629    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1481_n_7
    SLICE_X29Y28         LUT4 (Prop_lut4_I1_O)        0.295    41.924 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1713/O
                         net (fo=1, routed)           0.000    41.924    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1713_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.474 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1472/CO[3]
                         net (fo=1, routed)           0.000    42.474    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1472_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.588 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1204/CO[3]
                         net (fo=1, routed)           0.000    42.588    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1204_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.745 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_904/CO[1]
                         net (fo=5, routed)           0.633    43.378    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_904_n_2
    SLICE_X31Y34         LUT3 (Prop_lut3_I0_O)        0.329    43.707 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_908/O
                         net (fo=50, routed)          1.397    45.104    design_1_i/hsv_to_rgb_0/inst/R[7]_i_908_n_0
    SLICE_X40Y31         LUT6 (Prop_lut6_I4_O)        0.124    45.228 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1785/O
                         net (fo=1, routed)           0.000    45.228    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1785_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    45.868 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1619/O[3]
                         net (fo=13, routed)          1.766    47.634    design_1_i/hsv_to_rgb_0/inst/p_0_in[3]
    SLICE_X33Y34         LUT4 (Prop_lut4_I0_O)        0.306    47.940 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1614/O
                         net (fo=1, routed)           0.000    47.940    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1614_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    48.364 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1338/O[1]
                         net (fo=4, routed)           1.661    50.025    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1338_n_6
    SLICE_X41Y34         LUT6 (Prop_lut6_I5_O)        0.303    50.328 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1329/O
                         net (fo=2, routed)           0.807    51.135    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1329_n_0
    SLICE_X36Y34         LUT5 (Prop_lut5_I0_O)        0.124    51.259 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1333/O
                         net (fo=1, routed)           0.000    51.259    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1333_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    51.657 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1054/CO[3]
                         net (fo=1, routed)           0.000    51.657    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1054_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.771 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_724/CO[3]
                         net (fo=1, routed)           0.000    51.771    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_724_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    52.084 f  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_398/O[3]
                         net (fo=15, routed)          1.794    53.878    design_1_i/hsv_to_rgb_0/inst/p_1_in[22]
    SLICE_X22Y48         LUT1 (Prop_lut1_I0_O)        0.306    54.184 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_769/O
                         net (fo=1, routed)           0.000    54.184    design_1_i/hsv_to_rgb_0/inst/R[7]_i_769_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    54.824 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_426/O[3]
                         net (fo=12, routed)          1.171    55.995    design_1_i/hsv_to_rgb_0/inst/R3[24]
    SLICE_X26Y50         LUT3 (Prop_lut3_I0_O)        0.332    56.327 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1110/O
                         net (fo=14, routed)          1.586    57.912    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1110_n_0
    SLICE_X21Y47         LUT6 (Prop_lut6_I2_O)        0.326    58.238 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_177/O
                         net (fo=1, routed)           0.000    58.238    design_1_i/hsv_to_rgb_0/inst/R[5]_i_177_n_0
    SLICE_X21Y47         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    58.878 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_86/O[3]
                         net (fo=2, routed)           0.904    59.782    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_86_n_4
    SLICE_X15Y46         LUT5 (Prop_lut5_I0_O)        0.306    60.088 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_47/O
                         net (fo=2, routed)           0.661    60.750    design_1_i/hsv_to_rgb_0/inst/R[5]_i_47_n_0
    SLICE_X17Y47         LUT6 (Prop_lut6_I0_O)        0.124    60.874 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_51/O
                         net (fo=1, routed)           0.000    60.874    design_1_i/hsv_to_rgb_0/inst/R[5]_i_51_n_0
    SLICE_X17Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    61.406 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_23/CO[3]
                         net (fo=1, routed)           0.000    61.406    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_23_n_0
    SLICE_X17Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    61.740 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_78/O[1]
                         net (fo=12, routed)          1.362    63.101    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_78_n_6
    SLICE_X24Y53         LUT3 (Prop_lut3_I1_O)        0.303    63.404 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1397/O
                         net (fo=1, routed)           0.478    63.883    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1397_n_0
    SLICE_X23Y51         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    64.409 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1143/CO[3]
                         net (fo=1, routed)           0.000    64.409    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1143_n_0
    SLICE_X23Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    64.743 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_844/O[1]
                         net (fo=3, routed)           0.831    65.573    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_844_n_6
    SLICE_X24Y49         LUT4 (Prop_lut4_I0_O)        0.303    65.876 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1137/O
                         net (fo=1, routed)           0.619    66.496    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1137_n_0
    SLICE_X25Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    67.003 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_834/CO[3]
                         net (fo=1, routed)           0.001    67.003    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_834_n_0
    SLICE_X25Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.117 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_444/CO[3]
                         net (fo=1, routed)           0.000    67.117    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_444_n_0
    SLICE_X25Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.231 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_198/CO[3]
                         net (fo=1, routed)           0.000    67.231    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_198_n_0
    SLICE_X25Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.388 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_79/CO[1]
                         net (fo=9, routed)           0.866    68.254    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_79_n_2
    SLICE_X31Y50         LUT6 (Prop_lut6_I3_O)        0.329    68.583 f  design_1_i/hsv_to_rgb_0/inst/R[1]_i_9/O
                         net (fo=2, routed)           1.378    69.961    design_1_i/hsv_to_rgb_0/inst/R10_in[0]
    SLICE_X37Y39         LUT4 (Prop_lut4_I0_O)        0.124    70.085 f  design_1_i/hsv_to_rgb_0/inst/R[0]_i_5/O
                         net (fo=3, routed)           1.122    71.207    design_1_i/hsv_to_rgb_0/inst/R[0]_i_5_n_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I1_O)        0.124    71.331 f  design_1_i/hsv_to_rgb_0/inst/B[0]_i_2/O
                         net (fo=2, routed)           0.883    72.214    design_1_i/hsv_to_rgb_0/inst/B[0]_i_2_n_0
    SLICE_X37Y50         LUT4 (Prop_lut4_I2_O)        0.124    72.338 f  design_1_i/hsv_to_rgb_0/inst/B[7]_i_5/O
                         net (fo=1, routed)           0.713    73.052    design_1_i/hsv_to_rgb_0/inst/B[7]_i_5_n_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I1_O)        0.124    73.176 r  design_1_i/hsv_to_rgb_0/inst/B[7]_i_3/O
                         net (fo=8, routed)           0.493    73.668    design_1_i/hsv_to_rgb_0/inst/B1
    SLICE_X37Y49         LUT3 (Prop_lut3_I1_O)        0.124    73.792 r  design_1_i/hsv_to_rgb_0/inst/B[1]_i_1/O
                         net (fo=1, routed)           0.000    73.792    design_1_i/hsv_to_rgb_0/inst/B[1]_i_1_n_0
    SLICE_X37Y49         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=78, routed)          1.579    98.748    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X37Y49         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[1]/C
                         clock pessimism              0.473    99.221    
                         clock uncertainty           -0.190    99.031    
    SLICE_X37Y49         FDRE (Setup_fdre_C_D)        0.029    99.060    design_1_i/hsv_to_rgb_0/inst/B_reg[1]
  -------------------------------------------------------------------
                         required time                         99.060    
                         arrival time                         -73.792    
  -------------------------------------------------------------------
                         slack                                 25.268    

Slack (MET) :             25.268ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/Saturation_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/B_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        72.863ns  (logic 32.977ns (45.259%)  route 39.886ns (54.741%))
  Logic Levels:           77  (CARRY4=39 DSP48E1=4 LUT1=1 LUT2=1 LUT3=9 LUT4=10 LUT5=3 LUT6=10)
  Clock Path Skew:        -1.708ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 98.731 - 100.000 ) 
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=78, routed)          2.332    -0.026    design_1_i/BTNs_test_0/inst/clk
    SLICE_X25Y9          LUT2 (Prop_lut2_I0_O)        0.124     0.098 r  design_1_i/BTNs_test_0/inst/Saturation[8]_i_3/O
                         net (fo=61, routed)          0.815     0.912    design_1_i/BTNs_test_0/inst/s0
    SLICE_X25Y15         FDRE                                         r  design_1_i/BTNs_test_0/inst/Saturation_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y15         FDRE (Prop_fdre_C_Q)         0.456     1.368 r  design_1_i/BTNs_test_0/inst/Saturation_reg[2]/Q
                         net (fo=5, routed)           0.999     2.367    design_1_i/hsv_to_rgb_0/inst/Saturation[2]
    SLICE_X23Y14         LUT6 (Prop_lut6_I1_O)        0.124     2.491 f  design_1_i/hsv_to_rgb_0/inst/R6_i_10/O
                         net (fo=4, routed)           0.439     2.930    design_1_i/hsv_to_rgb_0/inst/R6_i_10_n_0
    SLICE_X24Y15         LUT4 (Prop_lut4_I2_O)        0.124     3.054 r  design_1_i/hsv_to_rgb_0/inst/R6_i_1/O
                         net (fo=23, routed)          1.074     4.128    design_1_i/hsv_to_rgb_0/inst/R6_i_1_n_0
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036     8.164 r  design_1_i/hsv_to_rgb_0/inst/R6/PCOUT[47]
                         net (fo=1, routed)           0.002     8.166    design_1_i/hsv_to_rgb_0/inst/R6_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     9.684 r  design_1_i/hsv_to_rgb_0/inst/R6__0/P[1]
                         net (fo=24, routed)          2.519    12.203    design_1_i/hsv_to_rgb_0/inst/R6__0_n_104
    SLICE_X13Y21         LUT3 (Prop_lut3_I2_O)        0.149    12.352 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_246/O
                         net (fo=2, routed)           0.594    12.946    design_1_i/hsv_to_rgb_0/inst/R6__1_i_246_n_0
    SLICE_X13Y22         LUT4 (Prop_lut4_I3_O)        0.332    13.278 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_250/O
                         net (fo=1, routed)           0.000    13.278    design_1_i/hsv_to_rgb_0/inst/R6__1_i_250_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.825 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_143/O[2]
                         net (fo=3, routed)           1.163    14.989    design_1_i/hsv_to_rgb_0/inst/R6__1_i_143_n_5
    SLICE_X20Y23         LUT3 (Prop_lut3_I1_O)        0.302    15.291 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_145/O
                         net (fo=2, routed)           0.875    16.165    design_1_i/hsv_to_rgb_0/inst/R6__1_i_145_n_0
    SLICE_X12Y23         LUT5 (Prop_lut5_I1_O)        0.124    16.289 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_81/O
                         net (fo=2, routed)           1.092    17.382    design_1_i/hsv_to_rgb_0/inst/R6__1_i_81_n_0
    SLICE_X17Y23         LUT6 (Prop_lut6_I0_O)        0.124    17.506 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_85/O
                         net (fo=1, routed)           0.000    17.506    design_1_i/hsv_to_rgb_0/inst/R6__1_i_85_n_0
    SLICE_X17Y23         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    18.146 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_46/O[3]
                         net (fo=21, routed)          0.717    18.863    design_1_i/hsv_to_rgb_0/inst/R6__1_i_46_n_4
    SLICE_X18Y26         LUT3 (Prop_lut3_I2_O)        0.306    19.169 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_405/O
                         net (fo=1, routed)           0.700    19.869    design_1_i/hsv_to_rgb_0/inst/R6__1_i_405_n_0
    SLICE_X19Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.376 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_339/CO[3]
                         net (fo=1, routed)           0.000    20.376    design_1_i/hsv_to_rgb_0/inst/R6__1_i_339_n_0
    SLICE_X19Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.490 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_176/CO[3]
                         net (fo=1, routed)           0.000    20.490    design_1_i/hsv_to_rgb_0/inst/R6__1_i_176_n_0
    SLICE_X19Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.604 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_110/CO[3]
                         net (fo=1, routed)           0.009    20.613    design_1_i/hsv_to_rgb_0/inst/R6__1_i_110_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.727 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_52/CO[3]
                         net (fo=1, routed)           0.000    20.727    design_1_i/hsv_to_rgb_0/inst/R6__1_i_52_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.061 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_40/O[1]
                         net (fo=3, routed)           1.049    22.110    design_1_i/hsv_to_rgb_0/inst/R6__1_i_40_n_6
    SLICE_X15Y24         LUT4 (Prop_lut4_I1_O)        0.303    22.413 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_61/O
                         net (fo=1, routed)           0.000    22.413    design_1_i/hsv_to_rgb_0/inst/R6__1_i_61_n_0
    SLICE_X15Y24         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    22.904 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_41/CO[1]
                         net (fo=77, routed)          1.403    24.308    design_1_i/hsv_to_rgb_0/inst/R6__1_i_41_n_2
    SLICE_X31Y19         LUT6 (Prop_lut6_I4_O)        0.329    24.637 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_34/O
                         net (fo=1, routed)           0.000    24.637    design_1_i/hsv_to_rgb_0/inst/R6__1_i_34_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.187 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_10/CO[3]
                         net (fo=1, routed)           0.000    25.187    design_1_i/hsv_to_rgb_0/inst/R6__1_i_10_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.301 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    25.301    design_1_i/hsv_to_rgb_0/inst/R6__1_i_9_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.415 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_8/CO[3]
                         net (fo=1, routed)           0.000    25.415    design_1_i/hsv_to_rgb_0/inst/R6__1_i_8_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.728 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_7/O[3]
                         net (fo=1, routed)           0.605    26.333    design_1_i/hsv_to_rgb_0/inst/R70_in[15]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.218    30.551 r  design_1_i/hsv_to_rgb_0/inst/R6__1/PCOUT[47]
                         net (fo=1, routed)           0.002    30.553    design_1_i/hsv_to_rgb_0/inst/R6__1_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    32.071 r  design_1_i/hsv_to_rgb_0/inst/R6__2/P[0]
                         net (fo=15, routed)          1.718    33.788    design_1_i/hsv_to_rgb_0/inst/R6__2_n_105
    SLICE_X33Y26         LUT3 (Prop_lut3_I1_O)        0.154    33.942 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_589/O
                         net (fo=4, routed)           0.527    34.469    design_1_i/hsv_to_rgb_0/inst/R[5]_i_589_n_0
    SLICE_X35Y24         LUT4 (Prop_lut4_I0_O)        0.327    34.796 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_634/O
                         net (fo=1, routed)           0.000    34.796    design_1_i/hsv_to_rgb_0/inst/R[5]_i_634_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.197 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_606/CO[3]
                         net (fo=1, routed)           0.009    35.206    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_606_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.320 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_605/CO[3]
                         net (fo=1, routed)           0.000    35.320    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_605_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.654 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_581/O[1]
                         net (fo=2, routed)           0.953    36.607    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_581_n_6
    SLICE_X32Y26         LUT3 (Prop_lut3_I1_O)        0.327    36.934 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_549/O
                         net (fo=2, routed)           0.490    37.424    design_1_i/hsv_to_rgb_0/inst/R[5]_i_549_n_0
    SLICE_X32Y26         LUT4 (Prop_lut4_I3_O)        0.328    37.752 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_553/O
                         net (fo=1, routed)           0.000    37.752    design_1_i/hsv_to_rgb_0/inst/R[5]_i_553_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.285 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_507/CO[3]
                         net (fo=1, routed)           0.000    38.285    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_507_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.402 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_505/CO[3]
                         net (fo=1, routed)           0.000    38.402    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_505_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    38.641 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1696/O[2]
                         net (fo=6, routed)           1.136    39.777    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1696_n_5
    SLICE_X28Y26         LUT2 (Prop_lut2_I0_O)        0.301    40.078 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1905/O
                         net (fo=1, routed)           0.000    40.078    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1905_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    40.591 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1859/CO[3]
                         net (fo=1, routed)           0.000    40.591    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1859_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.708 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1715/CO[3]
                         net (fo=1, routed)           0.000    40.708    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1715_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    40.927 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1481/O[0]
                         net (fo=3, routed)           0.702    41.629    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1481_n_7
    SLICE_X29Y28         LUT4 (Prop_lut4_I1_O)        0.295    41.924 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1713/O
                         net (fo=1, routed)           0.000    41.924    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1713_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.474 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1472/CO[3]
                         net (fo=1, routed)           0.000    42.474    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1472_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.588 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1204/CO[3]
                         net (fo=1, routed)           0.000    42.588    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1204_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.745 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_904/CO[1]
                         net (fo=5, routed)           0.633    43.378    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_904_n_2
    SLICE_X31Y34         LUT3 (Prop_lut3_I0_O)        0.329    43.707 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_908/O
                         net (fo=50, routed)          1.397    45.104    design_1_i/hsv_to_rgb_0/inst/R[7]_i_908_n_0
    SLICE_X40Y31         LUT6 (Prop_lut6_I4_O)        0.124    45.228 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1785/O
                         net (fo=1, routed)           0.000    45.228    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1785_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    45.868 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1619/O[3]
                         net (fo=13, routed)          1.766    47.634    design_1_i/hsv_to_rgb_0/inst/p_0_in[3]
    SLICE_X33Y34         LUT4 (Prop_lut4_I0_O)        0.306    47.940 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1614/O
                         net (fo=1, routed)           0.000    47.940    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1614_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    48.364 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1338/O[1]
                         net (fo=4, routed)           1.661    50.025    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1338_n_6
    SLICE_X41Y34         LUT6 (Prop_lut6_I5_O)        0.303    50.328 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1329/O
                         net (fo=2, routed)           0.807    51.135    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1329_n_0
    SLICE_X36Y34         LUT5 (Prop_lut5_I0_O)        0.124    51.259 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1333/O
                         net (fo=1, routed)           0.000    51.259    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1333_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    51.657 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1054/CO[3]
                         net (fo=1, routed)           0.000    51.657    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1054_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.771 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_724/CO[3]
                         net (fo=1, routed)           0.000    51.771    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_724_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    52.084 f  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_398/O[3]
                         net (fo=15, routed)          1.794    53.878    design_1_i/hsv_to_rgb_0/inst/p_1_in[22]
    SLICE_X22Y48         LUT1 (Prop_lut1_I0_O)        0.306    54.184 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_769/O
                         net (fo=1, routed)           0.000    54.184    design_1_i/hsv_to_rgb_0/inst/R[7]_i_769_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    54.824 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_426/O[3]
                         net (fo=12, routed)          1.171    55.995    design_1_i/hsv_to_rgb_0/inst/R3[24]
    SLICE_X26Y50         LUT3 (Prop_lut3_I0_O)        0.332    56.327 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1110/O
                         net (fo=14, routed)          1.586    57.912    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1110_n_0
    SLICE_X21Y47         LUT6 (Prop_lut6_I2_O)        0.326    58.238 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_177/O
                         net (fo=1, routed)           0.000    58.238    design_1_i/hsv_to_rgb_0/inst/R[5]_i_177_n_0
    SLICE_X21Y47         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    58.878 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_86/O[3]
                         net (fo=2, routed)           0.904    59.782    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_86_n_4
    SLICE_X15Y46         LUT5 (Prop_lut5_I0_O)        0.306    60.088 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_47/O
                         net (fo=2, routed)           0.661    60.750    design_1_i/hsv_to_rgb_0/inst/R[5]_i_47_n_0
    SLICE_X17Y47         LUT6 (Prop_lut6_I0_O)        0.124    60.874 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_51/O
                         net (fo=1, routed)           0.000    60.874    design_1_i/hsv_to_rgb_0/inst/R[5]_i_51_n_0
    SLICE_X17Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    61.406 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_23/CO[3]
                         net (fo=1, routed)           0.000    61.406    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_23_n_0
    SLICE_X17Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    61.740 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_78/O[1]
                         net (fo=12, routed)          1.362    63.101    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_78_n_6
    SLICE_X24Y53         LUT3 (Prop_lut3_I1_O)        0.303    63.404 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1397/O
                         net (fo=1, routed)           0.478    63.883    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1397_n_0
    SLICE_X23Y51         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    64.409 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1143/CO[3]
                         net (fo=1, routed)           0.000    64.409    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1143_n_0
    SLICE_X23Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    64.743 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_844/O[1]
                         net (fo=3, routed)           0.831    65.573    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_844_n_6
    SLICE_X24Y49         LUT4 (Prop_lut4_I0_O)        0.303    65.876 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1137/O
                         net (fo=1, routed)           0.619    66.496    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1137_n_0
    SLICE_X25Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    67.003 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_834/CO[3]
                         net (fo=1, routed)           0.001    67.003    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_834_n_0
    SLICE_X25Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.117 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_444/CO[3]
                         net (fo=1, routed)           0.000    67.117    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_444_n_0
    SLICE_X25Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.231 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_198/CO[3]
                         net (fo=1, routed)           0.000    67.231    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_198_n_0
    SLICE_X25Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.388 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_79/CO[1]
                         net (fo=9, routed)           0.866    68.254    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_79_n_2
    SLICE_X31Y50         LUT6 (Prop_lut6_I3_O)        0.329    68.583 f  design_1_i/hsv_to_rgb_0/inst/R[1]_i_9/O
                         net (fo=2, routed)           1.378    69.961    design_1_i/hsv_to_rgb_0/inst/R10_in[0]
    SLICE_X37Y39         LUT4 (Prop_lut4_I0_O)        0.124    70.085 f  design_1_i/hsv_to_rgb_0/inst/R[0]_i_5/O
                         net (fo=3, routed)           1.122    71.207    design_1_i/hsv_to_rgb_0/inst/R[0]_i_5_n_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I1_O)        0.124    71.331 f  design_1_i/hsv_to_rgb_0/inst/B[0]_i_2/O
                         net (fo=2, routed)           0.883    72.214    design_1_i/hsv_to_rgb_0/inst/B[0]_i_2_n_0
    SLICE_X37Y50         LUT4 (Prop_lut4_I2_O)        0.124    72.338 f  design_1_i/hsv_to_rgb_0/inst/B[7]_i_5/O
                         net (fo=1, routed)           0.713    73.052    design_1_i/hsv_to_rgb_0/inst/B[7]_i_5_n_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I1_O)        0.124    73.176 r  design_1_i/hsv_to_rgb_0/inst/B[7]_i_3/O
                         net (fo=8, routed)           0.476    73.652    design_1_i/hsv_to_rgb_0/inst/B1
    SLICE_X37Y50         LUT3 (Prop_lut3_I1_O)        0.124    73.776 r  design_1_i/hsv_to_rgb_0/inst/B[0]_i_1/O
                         net (fo=1, routed)           0.000    73.776    design_1_i/hsv_to_rgb_0/inst/B[0]_i_1_n_0
    SLICE_X37Y50         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=78, routed)          1.563    98.731    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X37Y50         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[0]/C
                         clock pessimism              0.473    99.204    
                         clock uncertainty           -0.190    99.015    
    SLICE_X37Y50         FDRE (Setup_fdre_C_D)        0.029    99.044    design_1_i/hsv_to_rgb_0/inst/B_reg[0]
  -------------------------------------------------------------------
                         required time                         99.044    
                         arrival time                         -73.776    
  -------------------------------------------------------------------
                         slack                                 25.268    

Slack (MET) :             25.296ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/Saturation_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/G_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        72.835ns  (logic 33.101ns (45.446%)  route 39.734ns (54.554%))
  Logic Levels:           78  (CARRY4=39 DSP48E1=4 LUT1=1 LUT2=1 LUT3=9 LUT4=10 LUT5=5 LUT6=9)
  Clock Path Skew:        -1.708ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 98.731 - 100.000 ) 
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=78, routed)          2.332    -0.026    design_1_i/BTNs_test_0/inst/clk
    SLICE_X25Y9          LUT2 (Prop_lut2_I0_O)        0.124     0.098 r  design_1_i/BTNs_test_0/inst/Saturation[8]_i_3/O
                         net (fo=61, routed)          0.815     0.912    design_1_i/BTNs_test_0/inst/s0
    SLICE_X25Y15         FDRE                                         r  design_1_i/BTNs_test_0/inst/Saturation_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y15         FDRE (Prop_fdre_C_Q)         0.456     1.368 r  design_1_i/BTNs_test_0/inst/Saturation_reg[2]/Q
                         net (fo=5, routed)           0.999     2.367    design_1_i/hsv_to_rgb_0/inst/Saturation[2]
    SLICE_X23Y14         LUT6 (Prop_lut6_I1_O)        0.124     2.491 f  design_1_i/hsv_to_rgb_0/inst/R6_i_10/O
                         net (fo=4, routed)           0.439     2.930    design_1_i/hsv_to_rgb_0/inst/R6_i_10_n_0
    SLICE_X24Y15         LUT4 (Prop_lut4_I2_O)        0.124     3.054 r  design_1_i/hsv_to_rgb_0/inst/R6_i_1/O
                         net (fo=23, routed)          1.074     4.128    design_1_i/hsv_to_rgb_0/inst/R6_i_1_n_0
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036     8.164 r  design_1_i/hsv_to_rgb_0/inst/R6/PCOUT[47]
                         net (fo=1, routed)           0.002     8.166    design_1_i/hsv_to_rgb_0/inst/R6_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     9.684 r  design_1_i/hsv_to_rgb_0/inst/R6__0/P[1]
                         net (fo=24, routed)          2.519    12.203    design_1_i/hsv_to_rgb_0/inst/R6__0_n_104
    SLICE_X13Y21         LUT3 (Prop_lut3_I2_O)        0.149    12.352 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_246/O
                         net (fo=2, routed)           0.594    12.946    design_1_i/hsv_to_rgb_0/inst/R6__1_i_246_n_0
    SLICE_X13Y22         LUT4 (Prop_lut4_I3_O)        0.332    13.278 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_250/O
                         net (fo=1, routed)           0.000    13.278    design_1_i/hsv_to_rgb_0/inst/R6__1_i_250_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.825 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_143/O[2]
                         net (fo=3, routed)           1.163    14.989    design_1_i/hsv_to_rgb_0/inst/R6__1_i_143_n_5
    SLICE_X20Y23         LUT3 (Prop_lut3_I1_O)        0.302    15.291 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_145/O
                         net (fo=2, routed)           0.875    16.165    design_1_i/hsv_to_rgb_0/inst/R6__1_i_145_n_0
    SLICE_X12Y23         LUT5 (Prop_lut5_I1_O)        0.124    16.289 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_81/O
                         net (fo=2, routed)           1.092    17.382    design_1_i/hsv_to_rgb_0/inst/R6__1_i_81_n_0
    SLICE_X17Y23         LUT6 (Prop_lut6_I0_O)        0.124    17.506 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_85/O
                         net (fo=1, routed)           0.000    17.506    design_1_i/hsv_to_rgb_0/inst/R6__1_i_85_n_0
    SLICE_X17Y23         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    18.146 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_46/O[3]
                         net (fo=21, routed)          0.717    18.863    design_1_i/hsv_to_rgb_0/inst/R6__1_i_46_n_4
    SLICE_X18Y26         LUT3 (Prop_lut3_I2_O)        0.306    19.169 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_405/O
                         net (fo=1, routed)           0.700    19.869    design_1_i/hsv_to_rgb_0/inst/R6__1_i_405_n_0
    SLICE_X19Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.376 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_339/CO[3]
                         net (fo=1, routed)           0.000    20.376    design_1_i/hsv_to_rgb_0/inst/R6__1_i_339_n_0
    SLICE_X19Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.490 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_176/CO[3]
                         net (fo=1, routed)           0.000    20.490    design_1_i/hsv_to_rgb_0/inst/R6__1_i_176_n_0
    SLICE_X19Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.604 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_110/CO[3]
                         net (fo=1, routed)           0.009    20.613    design_1_i/hsv_to_rgb_0/inst/R6__1_i_110_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.727 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_52/CO[3]
                         net (fo=1, routed)           0.000    20.727    design_1_i/hsv_to_rgb_0/inst/R6__1_i_52_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.061 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_40/O[1]
                         net (fo=3, routed)           1.049    22.110    design_1_i/hsv_to_rgb_0/inst/R6__1_i_40_n_6
    SLICE_X15Y24         LUT4 (Prop_lut4_I1_O)        0.303    22.413 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_61/O
                         net (fo=1, routed)           0.000    22.413    design_1_i/hsv_to_rgb_0/inst/R6__1_i_61_n_0
    SLICE_X15Y24         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    22.904 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_41/CO[1]
                         net (fo=77, routed)          1.403    24.308    design_1_i/hsv_to_rgb_0/inst/R6__1_i_41_n_2
    SLICE_X31Y19         LUT6 (Prop_lut6_I4_O)        0.329    24.637 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_34/O
                         net (fo=1, routed)           0.000    24.637    design_1_i/hsv_to_rgb_0/inst/R6__1_i_34_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.187 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_10/CO[3]
                         net (fo=1, routed)           0.000    25.187    design_1_i/hsv_to_rgb_0/inst/R6__1_i_10_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.301 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    25.301    design_1_i/hsv_to_rgb_0/inst/R6__1_i_9_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.415 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_8/CO[3]
                         net (fo=1, routed)           0.000    25.415    design_1_i/hsv_to_rgb_0/inst/R6__1_i_8_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.728 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_7/O[3]
                         net (fo=1, routed)           0.605    26.333    design_1_i/hsv_to_rgb_0/inst/R70_in[15]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.218    30.551 r  design_1_i/hsv_to_rgb_0/inst/R6__1/PCOUT[47]
                         net (fo=1, routed)           0.002    30.553    design_1_i/hsv_to_rgb_0/inst/R6__1_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    32.071 r  design_1_i/hsv_to_rgb_0/inst/R6__2/P[0]
                         net (fo=15, routed)          1.718    33.788    design_1_i/hsv_to_rgb_0/inst/R6__2_n_105
    SLICE_X33Y26         LUT3 (Prop_lut3_I1_O)        0.154    33.942 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_589/O
                         net (fo=4, routed)           0.527    34.469    design_1_i/hsv_to_rgb_0/inst/R[5]_i_589_n_0
    SLICE_X35Y24         LUT4 (Prop_lut4_I0_O)        0.327    34.796 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_634/O
                         net (fo=1, routed)           0.000    34.796    design_1_i/hsv_to_rgb_0/inst/R[5]_i_634_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.197 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_606/CO[3]
                         net (fo=1, routed)           0.009    35.206    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_606_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.320 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_605/CO[3]
                         net (fo=1, routed)           0.000    35.320    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_605_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.654 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_581/O[1]
                         net (fo=2, routed)           0.953    36.607    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_581_n_6
    SLICE_X32Y26         LUT3 (Prop_lut3_I1_O)        0.327    36.934 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_549/O
                         net (fo=2, routed)           0.490    37.424    design_1_i/hsv_to_rgb_0/inst/R[5]_i_549_n_0
    SLICE_X32Y26         LUT4 (Prop_lut4_I3_O)        0.328    37.752 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_553/O
                         net (fo=1, routed)           0.000    37.752    design_1_i/hsv_to_rgb_0/inst/R[5]_i_553_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.285 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_507/CO[3]
                         net (fo=1, routed)           0.000    38.285    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_507_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.402 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_505/CO[3]
                         net (fo=1, routed)           0.000    38.402    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_505_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    38.641 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1696/O[2]
                         net (fo=6, routed)           1.136    39.777    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1696_n_5
    SLICE_X28Y26         LUT2 (Prop_lut2_I0_O)        0.301    40.078 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1905/O
                         net (fo=1, routed)           0.000    40.078    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1905_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    40.591 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1859/CO[3]
                         net (fo=1, routed)           0.000    40.591    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1859_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.708 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1715/CO[3]
                         net (fo=1, routed)           0.000    40.708    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1715_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    40.927 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1481/O[0]
                         net (fo=3, routed)           0.702    41.629    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1481_n_7
    SLICE_X29Y28         LUT4 (Prop_lut4_I1_O)        0.295    41.924 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1713/O
                         net (fo=1, routed)           0.000    41.924    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1713_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.474 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1472/CO[3]
                         net (fo=1, routed)           0.000    42.474    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1472_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.588 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1204/CO[3]
                         net (fo=1, routed)           0.000    42.588    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1204_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.745 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_904/CO[1]
                         net (fo=5, routed)           0.633    43.378    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_904_n_2
    SLICE_X31Y34         LUT3 (Prop_lut3_I0_O)        0.329    43.707 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_908/O
                         net (fo=50, routed)          1.397    45.104    design_1_i/hsv_to_rgb_0/inst/R[7]_i_908_n_0
    SLICE_X40Y31         LUT6 (Prop_lut6_I4_O)        0.124    45.228 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1785/O
                         net (fo=1, routed)           0.000    45.228    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1785_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    45.868 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1619/O[3]
                         net (fo=13, routed)          1.766    47.634    design_1_i/hsv_to_rgb_0/inst/p_0_in[3]
    SLICE_X33Y34         LUT4 (Prop_lut4_I0_O)        0.306    47.940 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1614/O
                         net (fo=1, routed)           0.000    47.940    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1614_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    48.364 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1338/O[1]
                         net (fo=4, routed)           1.661    50.025    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1338_n_6
    SLICE_X41Y34         LUT6 (Prop_lut6_I5_O)        0.303    50.328 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1329/O
                         net (fo=2, routed)           0.807    51.135    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1329_n_0
    SLICE_X36Y34         LUT5 (Prop_lut5_I0_O)        0.124    51.259 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1333/O
                         net (fo=1, routed)           0.000    51.259    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1333_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    51.657 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1054/CO[3]
                         net (fo=1, routed)           0.000    51.657    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1054_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.771 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_724/CO[3]
                         net (fo=1, routed)           0.000    51.771    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_724_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    52.084 f  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_398/O[3]
                         net (fo=15, routed)          1.794    53.878    design_1_i/hsv_to_rgb_0/inst/p_1_in[22]
    SLICE_X22Y48         LUT1 (Prop_lut1_I0_O)        0.306    54.184 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_769/O
                         net (fo=1, routed)           0.000    54.184    design_1_i/hsv_to_rgb_0/inst/R[7]_i_769_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    54.824 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_426/O[3]
                         net (fo=12, routed)          1.171    55.995    design_1_i/hsv_to_rgb_0/inst/R3[24]
    SLICE_X26Y50         LUT3 (Prop_lut3_I0_O)        0.332    56.327 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1110/O
                         net (fo=14, routed)          1.586    57.912    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1110_n_0
    SLICE_X21Y47         LUT6 (Prop_lut6_I2_O)        0.326    58.238 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_177/O
                         net (fo=1, routed)           0.000    58.238    design_1_i/hsv_to_rgb_0/inst/R[5]_i_177_n_0
    SLICE_X21Y47         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    58.878 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_86/O[3]
                         net (fo=2, routed)           0.904    59.782    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_86_n_4
    SLICE_X15Y46         LUT5 (Prop_lut5_I0_O)        0.306    60.088 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_47/O
                         net (fo=2, routed)           0.661    60.750    design_1_i/hsv_to_rgb_0/inst/R[5]_i_47_n_0
    SLICE_X17Y47         LUT6 (Prop_lut6_I0_O)        0.124    60.874 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_51/O
                         net (fo=1, routed)           0.000    60.874    design_1_i/hsv_to_rgb_0/inst/R[5]_i_51_n_0
    SLICE_X17Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    61.406 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_23/CO[3]
                         net (fo=1, routed)           0.000    61.406    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_23_n_0
    SLICE_X17Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    61.740 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_78/O[1]
                         net (fo=12, routed)          1.362    63.101    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_78_n_6
    SLICE_X24Y53         LUT3 (Prop_lut3_I1_O)        0.303    63.404 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1397/O
                         net (fo=1, routed)           0.478    63.883    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1397_n_0
    SLICE_X23Y51         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    64.409 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1143/CO[3]
                         net (fo=1, routed)           0.000    64.409    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1143_n_0
    SLICE_X23Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    64.743 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_844/O[1]
                         net (fo=3, routed)           0.831    65.573    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_844_n_6
    SLICE_X24Y49         LUT4 (Prop_lut4_I0_O)        0.303    65.876 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1137/O
                         net (fo=1, routed)           0.619    66.496    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1137_n_0
    SLICE_X25Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    67.003 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_834/CO[3]
                         net (fo=1, routed)           0.001    67.003    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_834_n_0
    SLICE_X25Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.117 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_444/CO[3]
                         net (fo=1, routed)           0.000    67.117    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_444_n_0
    SLICE_X25Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.231 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_198/CO[3]
                         net (fo=1, routed)           0.000    67.231    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_198_n_0
    SLICE_X25Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.388 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_79/CO[1]
                         net (fo=9, routed)           0.991    68.379    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_79_n_2
    SLICE_X29Y50         LUT4 (Prop_lut4_I0_O)        0.329    68.708 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_22/O
                         net (fo=3, routed)           0.315    69.023    design_1_i/hsv_to_rgb_0/inst/R[5]_i_22_n_0
    SLICE_X30Y50         LUT5 (Prop_lut5_I3_O)        0.124    69.147 r  design_1_i/hsv_to_rgb_0/inst/R[3]_i_13/O
                         net (fo=5, routed)           0.727    69.874    design_1_i/hsv_to_rgb_0/inst/R[3]_i_13_n_0
    SLICE_X30Y49         LUT5 (Prop_lut5_I0_O)        0.124    69.998 f  design_1_i/hsv_to_rgb_0/inst/R[2]_i_5/O
                         net (fo=3, routed)           0.793    70.791    design_1_i/hsv_to_rgb_0/inst/R[2]_i_5_n_0
    SLICE_X34Y49         LUT6 (Prop_lut6_I3_O)        0.124    70.915 f  design_1_i/hsv_to_rgb_0/inst/G[2]_i_2/O
                         net (fo=2, routed)           0.901    71.816    design_1_i/hsv_to_rgb_0/inst/G[2]_i_2_n_0
    SLICE_X36Y49         LUT4 (Prop_lut4_I0_O)        0.124    71.940 f  design_1_i/hsv_to_rgb_0/inst/G[7]_i_5/O
                         net (fo=1, routed)           0.862    72.802    design_1_i/hsv_to_rgb_0/inst/G[7]_i_5_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I1_O)        0.124    72.926 r  design_1_i/hsv_to_rgb_0/inst/G[7]_i_3/O
                         net (fo=8, routed)           0.697    73.624    design_1_i/hsv_to_rgb_0/inst/G1
    SLICE_X36Y50         LUT3 (Prop_lut3_I1_O)        0.124    73.748 r  design_1_i/hsv_to_rgb_0/inst/G[0]_i_1/O
                         net (fo=1, routed)           0.000    73.748    design_1_i/hsv_to_rgb_0/inst/G[0]_i_1_n_0
    SLICE_X36Y50         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=78, routed)          1.563    98.731    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X36Y50         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[0]/C
                         clock pessimism              0.473    99.204    
                         clock uncertainty           -0.190    99.015    
    SLICE_X36Y50         FDRE (Setup_fdre_C_D)        0.029    99.044    design_1_i/hsv_to_rgb_0/inst/G_reg[0]
  -------------------------------------------------------------------
                         required time                         99.044    
                         arrival time                         -73.748    
  -------------------------------------------------------------------
                         slack                                 25.296    

Slack (MET) :             25.312ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/Saturation_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        72.822ns  (logic 33.101ns (45.455%)  route 39.721ns (54.545%))
  Logic Levels:           78  (CARRY4=39 DSP48E1=4 LUT1=1 LUT2=1 LUT3=9 LUT4=10 LUT5=5 LUT6=9)
  Clock Path Skew:        -1.708ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 98.731 - 100.000 ) 
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=78, routed)          2.332    -0.026    design_1_i/BTNs_test_0/inst/clk
    SLICE_X25Y9          LUT2 (Prop_lut2_I0_O)        0.124     0.098 r  design_1_i/BTNs_test_0/inst/Saturation[8]_i_3/O
                         net (fo=61, routed)          0.815     0.912    design_1_i/BTNs_test_0/inst/s0
    SLICE_X25Y15         FDRE                                         r  design_1_i/BTNs_test_0/inst/Saturation_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y15         FDRE (Prop_fdre_C_Q)         0.456     1.368 r  design_1_i/BTNs_test_0/inst/Saturation_reg[2]/Q
                         net (fo=5, routed)           0.999     2.367    design_1_i/hsv_to_rgb_0/inst/Saturation[2]
    SLICE_X23Y14         LUT6 (Prop_lut6_I1_O)        0.124     2.491 f  design_1_i/hsv_to_rgb_0/inst/R6_i_10/O
                         net (fo=4, routed)           0.439     2.930    design_1_i/hsv_to_rgb_0/inst/R6_i_10_n_0
    SLICE_X24Y15         LUT4 (Prop_lut4_I2_O)        0.124     3.054 r  design_1_i/hsv_to_rgb_0/inst/R6_i_1/O
                         net (fo=23, routed)          1.074     4.128    design_1_i/hsv_to_rgb_0/inst/R6_i_1_n_0
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036     8.164 r  design_1_i/hsv_to_rgb_0/inst/R6/PCOUT[47]
                         net (fo=1, routed)           0.002     8.166    design_1_i/hsv_to_rgb_0/inst/R6_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     9.684 r  design_1_i/hsv_to_rgb_0/inst/R6__0/P[1]
                         net (fo=24, routed)          2.519    12.203    design_1_i/hsv_to_rgb_0/inst/R6__0_n_104
    SLICE_X13Y21         LUT3 (Prop_lut3_I2_O)        0.149    12.352 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_246/O
                         net (fo=2, routed)           0.594    12.946    design_1_i/hsv_to_rgb_0/inst/R6__1_i_246_n_0
    SLICE_X13Y22         LUT4 (Prop_lut4_I3_O)        0.332    13.278 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_250/O
                         net (fo=1, routed)           0.000    13.278    design_1_i/hsv_to_rgb_0/inst/R6__1_i_250_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.825 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_143/O[2]
                         net (fo=3, routed)           1.163    14.989    design_1_i/hsv_to_rgb_0/inst/R6__1_i_143_n_5
    SLICE_X20Y23         LUT3 (Prop_lut3_I1_O)        0.302    15.291 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_145/O
                         net (fo=2, routed)           0.875    16.165    design_1_i/hsv_to_rgb_0/inst/R6__1_i_145_n_0
    SLICE_X12Y23         LUT5 (Prop_lut5_I1_O)        0.124    16.289 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_81/O
                         net (fo=2, routed)           1.092    17.382    design_1_i/hsv_to_rgb_0/inst/R6__1_i_81_n_0
    SLICE_X17Y23         LUT6 (Prop_lut6_I0_O)        0.124    17.506 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_85/O
                         net (fo=1, routed)           0.000    17.506    design_1_i/hsv_to_rgb_0/inst/R6__1_i_85_n_0
    SLICE_X17Y23         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    18.146 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_46/O[3]
                         net (fo=21, routed)          0.717    18.863    design_1_i/hsv_to_rgb_0/inst/R6__1_i_46_n_4
    SLICE_X18Y26         LUT3 (Prop_lut3_I2_O)        0.306    19.169 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_405/O
                         net (fo=1, routed)           0.700    19.869    design_1_i/hsv_to_rgb_0/inst/R6__1_i_405_n_0
    SLICE_X19Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.376 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_339/CO[3]
                         net (fo=1, routed)           0.000    20.376    design_1_i/hsv_to_rgb_0/inst/R6__1_i_339_n_0
    SLICE_X19Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.490 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_176/CO[3]
                         net (fo=1, routed)           0.000    20.490    design_1_i/hsv_to_rgb_0/inst/R6__1_i_176_n_0
    SLICE_X19Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.604 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_110/CO[3]
                         net (fo=1, routed)           0.009    20.613    design_1_i/hsv_to_rgb_0/inst/R6__1_i_110_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.727 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_52/CO[3]
                         net (fo=1, routed)           0.000    20.727    design_1_i/hsv_to_rgb_0/inst/R6__1_i_52_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.061 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_40/O[1]
                         net (fo=3, routed)           1.049    22.110    design_1_i/hsv_to_rgb_0/inst/R6__1_i_40_n_6
    SLICE_X15Y24         LUT4 (Prop_lut4_I1_O)        0.303    22.413 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_61/O
                         net (fo=1, routed)           0.000    22.413    design_1_i/hsv_to_rgb_0/inst/R6__1_i_61_n_0
    SLICE_X15Y24         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    22.904 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_41/CO[1]
                         net (fo=77, routed)          1.403    24.308    design_1_i/hsv_to_rgb_0/inst/R6__1_i_41_n_2
    SLICE_X31Y19         LUT6 (Prop_lut6_I4_O)        0.329    24.637 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_34/O
                         net (fo=1, routed)           0.000    24.637    design_1_i/hsv_to_rgb_0/inst/R6__1_i_34_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.187 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_10/CO[3]
                         net (fo=1, routed)           0.000    25.187    design_1_i/hsv_to_rgb_0/inst/R6__1_i_10_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.301 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    25.301    design_1_i/hsv_to_rgb_0/inst/R6__1_i_9_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.415 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_8/CO[3]
                         net (fo=1, routed)           0.000    25.415    design_1_i/hsv_to_rgb_0/inst/R6__1_i_8_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.728 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_7/O[3]
                         net (fo=1, routed)           0.605    26.333    design_1_i/hsv_to_rgb_0/inst/R70_in[15]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.218    30.551 r  design_1_i/hsv_to_rgb_0/inst/R6__1/PCOUT[47]
                         net (fo=1, routed)           0.002    30.553    design_1_i/hsv_to_rgb_0/inst/R6__1_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    32.071 r  design_1_i/hsv_to_rgb_0/inst/R6__2/P[0]
                         net (fo=15, routed)          1.718    33.788    design_1_i/hsv_to_rgb_0/inst/R6__2_n_105
    SLICE_X33Y26         LUT3 (Prop_lut3_I1_O)        0.154    33.942 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_589/O
                         net (fo=4, routed)           0.527    34.469    design_1_i/hsv_to_rgb_0/inst/R[5]_i_589_n_0
    SLICE_X35Y24         LUT4 (Prop_lut4_I0_O)        0.327    34.796 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_634/O
                         net (fo=1, routed)           0.000    34.796    design_1_i/hsv_to_rgb_0/inst/R[5]_i_634_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.197 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_606/CO[3]
                         net (fo=1, routed)           0.009    35.206    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_606_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.320 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_605/CO[3]
                         net (fo=1, routed)           0.000    35.320    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_605_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.654 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_581/O[1]
                         net (fo=2, routed)           0.953    36.607    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_581_n_6
    SLICE_X32Y26         LUT3 (Prop_lut3_I1_O)        0.327    36.934 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_549/O
                         net (fo=2, routed)           0.490    37.424    design_1_i/hsv_to_rgb_0/inst/R[5]_i_549_n_0
    SLICE_X32Y26         LUT4 (Prop_lut4_I3_O)        0.328    37.752 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_553/O
                         net (fo=1, routed)           0.000    37.752    design_1_i/hsv_to_rgb_0/inst/R[5]_i_553_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.285 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_507/CO[3]
                         net (fo=1, routed)           0.000    38.285    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_507_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.402 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_505/CO[3]
                         net (fo=1, routed)           0.000    38.402    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_505_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    38.641 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1696/O[2]
                         net (fo=6, routed)           1.136    39.777    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1696_n_5
    SLICE_X28Y26         LUT2 (Prop_lut2_I0_O)        0.301    40.078 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1905/O
                         net (fo=1, routed)           0.000    40.078    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1905_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    40.591 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1859/CO[3]
                         net (fo=1, routed)           0.000    40.591    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1859_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.708 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1715/CO[3]
                         net (fo=1, routed)           0.000    40.708    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1715_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    40.927 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1481/O[0]
                         net (fo=3, routed)           0.702    41.629    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1481_n_7
    SLICE_X29Y28         LUT4 (Prop_lut4_I1_O)        0.295    41.924 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1713/O
                         net (fo=1, routed)           0.000    41.924    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1713_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.474 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1472/CO[3]
                         net (fo=1, routed)           0.000    42.474    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1472_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.588 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1204/CO[3]
                         net (fo=1, routed)           0.000    42.588    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1204_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.745 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_904/CO[1]
                         net (fo=5, routed)           0.633    43.378    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_904_n_2
    SLICE_X31Y34         LUT3 (Prop_lut3_I0_O)        0.329    43.707 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_908/O
                         net (fo=50, routed)          1.397    45.104    design_1_i/hsv_to_rgb_0/inst/R[7]_i_908_n_0
    SLICE_X40Y31         LUT6 (Prop_lut6_I4_O)        0.124    45.228 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1785/O
                         net (fo=1, routed)           0.000    45.228    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1785_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    45.868 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1619/O[3]
                         net (fo=13, routed)          1.766    47.634    design_1_i/hsv_to_rgb_0/inst/p_0_in[3]
    SLICE_X33Y34         LUT4 (Prop_lut4_I0_O)        0.306    47.940 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1614/O
                         net (fo=1, routed)           0.000    47.940    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1614_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    48.364 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1338/O[1]
                         net (fo=4, routed)           1.661    50.025    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1338_n_6
    SLICE_X41Y34         LUT6 (Prop_lut6_I5_O)        0.303    50.328 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1329/O
                         net (fo=2, routed)           0.807    51.135    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1329_n_0
    SLICE_X36Y34         LUT5 (Prop_lut5_I0_O)        0.124    51.259 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1333/O
                         net (fo=1, routed)           0.000    51.259    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1333_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    51.657 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1054/CO[3]
                         net (fo=1, routed)           0.000    51.657    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1054_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.771 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_724/CO[3]
                         net (fo=1, routed)           0.000    51.771    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_724_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    52.084 f  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_398/O[3]
                         net (fo=15, routed)          1.794    53.878    design_1_i/hsv_to_rgb_0/inst/p_1_in[22]
    SLICE_X22Y48         LUT1 (Prop_lut1_I0_O)        0.306    54.184 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_769/O
                         net (fo=1, routed)           0.000    54.184    design_1_i/hsv_to_rgb_0/inst/R[7]_i_769_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    54.824 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_426/O[3]
                         net (fo=12, routed)          1.171    55.995    design_1_i/hsv_to_rgb_0/inst/R3[24]
    SLICE_X26Y50         LUT3 (Prop_lut3_I0_O)        0.332    56.327 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1110/O
                         net (fo=14, routed)          1.586    57.912    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1110_n_0
    SLICE_X21Y47         LUT6 (Prop_lut6_I2_O)        0.326    58.238 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_177/O
                         net (fo=1, routed)           0.000    58.238    design_1_i/hsv_to_rgb_0/inst/R[5]_i_177_n_0
    SLICE_X21Y47         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    58.878 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_86/O[3]
                         net (fo=2, routed)           0.904    59.782    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_86_n_4
    SLICE_X15Y46         LUT5 (Prop_lut5_I0_O)        0.306    60.088 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_47/O
                         net (fo=2, routed)           0.661    60.750    design_1_i/hsv_to_rgb_0/inst/R[5]_i_47_n_0
    SLICE_X17Y47         LUT6 (Prop_lut6_I0_O)        0.124    60.874 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_51/O
                         net (fo=1, routed)           0.000    60.874    design_1_i/hsv_to_rgb_0/inst/R[5]_i_51_n_0
    SLICE_X17Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    61.406 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_23/CO[3]
                         net (fo=1, routed)           0.000    61.406    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_23_n_0
    SLICE_X17Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    61.740 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_78/O[1]
                         net (fo=12, routed)          1.362    63.101    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_78_n_6
    SLICE_X24Y53         LUT3 (Prop_lut3_I1_O)        0.303    63.404 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1397/O
                         net (fo=1, routed)           0.478    63.883    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1397_n_0
    SLICE_X23Y51         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    64.409 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1143/CO[3]
                         net (fo=1, routed)           0.000    64.409    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1143_n_0
    SLICE_X23Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    64.743 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_844/O[1]
                         net (fo=3, routed)           0.831    65.573    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_844_n_6
    SLICE_X24Y49         LUT4 (Prop_lut4_I0_O)        0.303    65.876 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1137/O
                         net (fo=1, routed)           0.619    66.496    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1137_n_0
    SLICE_X25Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    67.003 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_834/CO[3]
                         net (fo=1, routed)           0.001    67.003    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_834_n_0
    SLICE_X25Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.117 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_444/CO[3]
                         net (fo=1, routed)           0.000    67.117    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_444_n_0
    SLICE_X25Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.231 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_198/CO[3]
                         net (fo=1, routed)           0.000    67.231    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_198_n_0
    SLICE_X25Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.388 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_79/CO[1]
                         net (fo=9, routed)           0.991    68.379    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_79_n_2
    SLICE_X29Y50         LUT4 (Prop_lut4_I0_O)        0.329    68.708 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_22/O
                         net (fo=3, routed)           0.315    69.023    design_1_i/hsv_to_rgb_0/inst/R[5]_i_22_n_0
    SLICE_X30Y50         LUT5 (Prop_lut5_I3_O)        0.124    69.147 r  design_1_i/hsv_to_rgb_0/inst/R[3]_i_13/O
                         net (fo=5, routed)           0.727    69.874    design_1_i/hsv_to_rgb_0/inst/R[3]_i_13_n_0
    SLICE_X30Y49         LUT5 (Prop_lut5_I0_O)        0.124    69.998 f  design_1_i/hsv_to_rgb_0/inst/R[2]_i_5/O
                         net (fo=3, routed)           0.793    70.791    design_1_i/hsv_to_rgb_0/inst/R[2]_i_5_n_0
    SLICE_X34Y49         LUT6 (Prop_lut6_I3_O)        0.124    70.915 f  design_1_i/hsv_to_rgb_0/inst/G[2]_i_2/O
                         net (fo=2, routed)           0.901    71.816    design_1_i/hsv_to_rgb_0/inst/G[2]_i_2_n_0
    SLICE_X36Y49         LUT4 (Prop_lut4_I0_O)        0.124    71.940 f  design_1_i/hsv_to_rgb_0/inst/G[7]_i_5/O
                         net (fo=1, routed)           0.862    72.802    design_1_i/hsv_to_rgb_0/inst/G[7]_i_5_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I1_O)        0.124    72.926 r  design_1_i/hsv_to_rgb_0/inst/G[7]_i_3/O
                         net (fo=8, routed)           0.684    73.610    design_1_i/hsv_to_rgb_0/inst/G1
    SLICE_X36Y50         LUT3 (Prop_lut3_I1_O)        0.124    73.734 r  design_1_i/hsv_to_rgb_0/inst/G[3]_i_1/O
                         net (fo=1, routed)           0.000    73.734    design_1_i/hsv_to_rgb_0/inst/G[3]_i_1_n_0
    SLICE_X36Y50         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=78, routed)          1.563    98.731    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X36Y50         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[3]/C
                         clock pessimism              0.473    99.204    
                         clock uncertainty           -0.190    99.015    
    SLICE_X36Y50         FDRE (Setup_fdre_C_D)        0.031    99.046    design_1_i/hsv_to_rgb_0/inst/G_reg[3]
  -------------------------------------------------------------------
                         required time                         99.046    
                         arrival time                         -73.734    
  -------------------------------------------------------------------
                         slack                                 25.312    

Slack (MET) :             25.314ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/Saturation_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/G_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        72.863ns  (logic 33.129ns (45.467%)  route 39.734ns (54.533%))
  Logic Levels:           78  (CARRY4=39 DSP48E1=4 LUT1=1 LUT2=1 LUT3=9 LUT4=10 LUT5=5 LUT6=9)
  Clock Path Skew:        -1.708ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 98.731 - 100.000 ) 
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=78, routed)          2.332    -0.026    design_1_i/BTNs_test_0/inst/clk
    SLICE_X25Y9          LUT2 (Prop_lut2_I0_O)        0.124     0.098 r  design_1_i/BTNs_test_0/inst/Saturation[8]_i_3/O
                         net (fo=61, routed)          0.815     0.912    design_1_i/BTNs_test_0/inst/s0
    SLICE_X25Y15         FDRE                                         r  design_1_i/BTNs_test_0/inst/Saturation_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y15         FDRE (Prop_fdre_C_Q)         0.456     1.368 r  design_1_i/BTNs_test_0/inst/Saturation_reg[2]/Q
                         net (fo=5, routed)           0.999     2.367    design_1_i/hsv_to_rgb_0/inst/Saturation[2]
    SLICE_X23Y14         LUT6 (Prop_lut6_I1_O)        0.124     2.491 f  design_1_i/hsv_to_rgb_0/inst/R6_i_10/O
                         net (fo=4, routed)           0.439     2.930    design_1_i/hsv_to_rgb_0/inst/R6_i_10_n_0
    SLICE_X24Y15         LUT4 (Prop_lut4_I2_O)        0.124     3.054 r  design_1_i/hsv_to_rgb_0/inst/R6_i_1/O
                         net (fo=23, routed)          1.074     4.128    design_1_i/hsv_to_rgb_0/inst/R6_i_1_n_0
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036     8.164 r  design_1_i/hsv_to_rgb_0/inst/R6/PCOUT[47]
                         net (fo=1, routed)           0.002     8.166    design_1_i/hsv_to_rgb_0/inst/R6_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     9.684 r  design_1_i/hsv_to_rgb_0/inst/R6__0/P[1]
                         net (fo=24, routed)          2.519    12.203    design_1_i/hsv_to_rgb_0/inst/R6__0_n_104
    SLICE_X13Y21         LUT3 (Prop_lut3_I2_O)        0.149    12.352 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_246/O
                         net (fo=2, routed)           0.594    12.946    design_1_i/hsv_to_rgb_0/inst/R6__1_i_246_n_0
    SLICE_X13Y22         LUT4 (Prop_lut4_I3_O)        0.332    13.278 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_250/O
                         net (fo=1, routed)           0.000    13.278    design_1_i/hsv_to_rgb_0/inst/R6__1_i_250_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.825 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_143/O[2]
                         net (fo=3, routed)           1.163    14.989    design_1_i/hsv_to_rgb_0/inst/R6__1_i_143_n_5
    SLICE_X20Y23         LUT3 (Prop_lut3_I1_O)        0.302    15.291 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_145/O
                         net (fo=2, routed)           0.875    16.165    design_1_i/hsv_to_rgb_0/inst/R6__1_i_145_n_0
    SLICE_X12Y23         LUT5 (Prop_lut5_I1_O)        0.124    16.289 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_81/O
                         net (fo=2, routed)           1.092    17.382    design_1_i/hsv_to_rgb_0/inst/R6__1_i_81_n_0
    SLICE_X17Y23         LUT6 (Prop_lut6_I0_O)        0.124    17.506 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_85/O
                         net (fo=1, routed)           0.000    17.506    design_1_i/hsv_to_rgb_0/inst/R6__1_i_85_n_0
    SLICE_X17Y23         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    18.146 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_46/O[3]
                         net (fo=21, routed)          0.717    18.863    design_1_i/hsv_to_rgb_0/inst/R6__1_i_46_n_4
    SLICE_X18Y26         LUT3 (Prop_lut3_I2_O)        0.306    19.169 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_405/O
                         net (fo=1, routed)           0.700    19.869    design_1_i/hsv_to_rgb_0/inst/R6__1_i_405_n_0
    SLICE_X19Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.376 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_339/CO[3]
                         net (fo=1, routed)           0.000    20.376    design_1_i/hsv_to_rgb_0/inst/R6__1_i_339_n_0
    SLICE_X19Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.490 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_176/CO[3]
                         net (fo=1, routed)           0.000    20.490    design_1_i/hsv_to_rgb_0/inst/R6__1_i_176_n_0
    SLICE_X19Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.604 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_110/CO[3]
                         net (fo=1, routed)           0.009    20.613    design_1_i/hsv_to_rgb_0/inst/R6__1_i_110_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.727 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_52/CO[3]
                         net (fo=1, routed)           0.000    20.727    design_1_i/hsv_to_rgb_0/inst/R6__1_i_52_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.061 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_40/O[1]
                         net (fo=3, routed)           1.049    22.110    design_1_i/hsv_to_rgb_0/inst/R6__1_i_40_n_6
    SLICE_X15Y24         LUT4 (Prop_lut4_I1_O)        0.303    22.413 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_61/O
                         net (fo=1, routed)           0.000    22.413    design_1_i/hsv_to_rgb_0/inst/R6__1_i_61_n_0
    SLICE_X15Y24         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    22.904 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_41/CO[1]
                         net (fo=77, routed)          1.403    24.308    design_1_i/hsv_to_rgb_0/inst/R6__1_i_41_n_2
    SLICE_X31Y19         LUT6 (Prop_lut6_I4_O)        0.329    24.637 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_34/O
                         net (fo=1, routed)           0.000    24.637    design_1_i/hsv_to_rgb_0/inst/R6__1_i_34_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.187 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_10/CO[3]
                         net (fo=1, routed)           0.000    25.187    design_1_i/hsv_to_rgb_0/inst/R6__1_i_10_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.301 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    25.301    design_1_i/hsv_to_rgb_0/inst/R6__1_i_9_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.415 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_8/CO[3]
                         net (fo=1, routed)           0.000    25.415    design_1_i/hsv_to_rgb_0/inst/R6__1_i_8_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.728 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_7/O[3]
                         net (fo=1, routed)           0.605    26.333    design_1_i/hsv_to_rgb_0/inst/R70_in[15]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.218    30.551 r  design_1_i/hsv_to_rgb_0/inst/R6__1/PCOUT[47]
                         net (fo=1, routed)           0.002    30.553    design_1_i/hsv_to_rgb_0/inst/R6__1_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    32.071 r  design_1_i/hsv_to_rgb_0/inst/R6__2/P[0]
                         net (fo=15, routed)          1.718    33.788    design_1_i/hsv_to_rgb_0/inst/R6__2_n_105
    SLICE_X33Y26         LUT3 (Prop_lut3_I1_O)        0.154    33.942 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_589/O
                         net (fo=4, routed)           0.527    34.469    design_1_i/hsv_to_rgb_0/inst/R[5]_i_589_n_0
    SLICE_X35Y24         LUT4 (Prop_lut4_I0_O)        0.327    34.796 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_634/O
                         net (fo=1, routed)           0.000    34.796    design_1_i/hsv_to_rgb_0/inst/R[5]_i_634_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.197 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_606/CO[3]
                         net (fo=1, routed)           0.009    35.206    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_606_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.320 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_605/CO[3]
                         net (fo=1, routed)           0.000    35.320    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_605_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.654 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_581/O[1]
                         net (fo=2, routed)           0.953    36.607    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_581_n_6
    SLICE_X32Y26         LUT3 (Prop_lut3_I1_O)        0.327    36.934 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_549/O
                         net (fo=2, routed)           0.490    37.424    design_1_i/hsv_to_rgb_0/inst/R[5]_i_549_n_0
    SLICE_X32Y26         LUT4 (Prop_lut4_I3_O)        0.328    37.752 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_553/O
                         net (fo=1, routed)           0.000    37.752    design_1_i/hsv_to_rgb_0/inst/R[5]_i_553_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.285 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_507/CO[3]
                         net (fo=1, routed)           0.000    38.285    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_507_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.402 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_505/CO[3]
                         net (fo=1, routed)           0.000    38.402    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_505_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    38.641 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1696/O[2]
                         net (fo=6, routed)           1.136    39.777    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1696_n_5
    SLICE_X28Y26         LUT2 (Prop_lut2_I0_O)        0.301    40.078 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1905/O
                         net (fo=1, routed)           0.000    40.078    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1905_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    40.591 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1859/CO[3]
                         net (fo=1, routed)           0.000    40.591    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1859_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.708 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1715/CO[3]
                         net (fo=1, routed)           0.000    40.708    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1715_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    40.927 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1481/O[0]
                         net (fo=3, routed)           0.702    41.629    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1481_n_7
    SLICE_X29Y28         LUT4 (Prop_lut4_I1_O)        0.295    41.924 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1713/O
                         net (fo=1, routed)           0.000    41.924    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1713_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.474 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1472/CO[3]
                         net (fo=1, routed)           0.000    42.474    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1472_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.588 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1204/CO[3]
                         net (fo=1, routed)           0.000    42.588    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1204_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.745 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_904/CO[1]
                         net (fo=5, routed)           0.633    43.378    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_904_n_2
    SLICE_X31Y34         LUT3 (Prop_lut3_I0_O)        0.329    43.707 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_908/O
                         net (fo=50, routed)          1.397    45.104    design_1_i/hsv_to_rgb_0/inst/R[7]_i_908_n_0
    SLICE_X40Y31         LUT6 (Prop_lut6_I4_O)        0.124    45.228 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1785/O
                         net (fo=1, routed)           0.000    45.228    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1785_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    45.868 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1619/O[3]
                         net (fo=13, routed)          1.766    47.634    design_1_i/hsv_to_rgb_0/inst/p_0_in[3]
    SLICE_X33Y34         LUT4 (Prop_lut4_I0_O)        0.306    47.940 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1614/O
                         net (fo=1, routed)           0.000    47.940    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1614_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    48.364 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1338/O[1]
                         net (fo=4, routed)           1.661    50.025    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1338_n_6
    SLICE_X41Y34         LUT6 (Prop_lut6_I5_O)        0.303    50.328 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1329/O
                         net (fo=2, routed)           0.807    51.135    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1329_n_0
    SLICE_X36Y34         LUT5 (Prop_lut5_I0_O)        0.124    51.259 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1333/O
                         net (fo=1, routed)           0.000    51.259    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1333_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    51.657 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1054/CO[3]
                         net (fo=1, routed)           0.000    51.657    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1054_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.771 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_724/CO[3]
                         net (fo=1, routed)           0.000    51.771    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_724_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    52.084 f  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_398/O[3]
                         net (fo=15, routed)          1.794    53.878    design_1_i/hsv_to_rgb_0/inst/p_1_in[22]
    SLICE_X22Y48         LUT1 (Prop_lut1_I0_O)        0.306    54.184 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_769/O
                         net (fo=1, routed)           0.000    54.184    design_1_i/hsv_to_rgb_0/inst/R[7]_i_769_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    54.824 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_426/O[3]
                         net (fo=12, routed)          1.171    55.995    design_1_i/hsv_to_rgb_0/inst/R3[24]
    SLICE_X26Y50         LUT3 (Prop_lut3_I0_O)        0.332    56.327 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1110/O
                         net (fo=14, routed)          1.586    57.912    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1110_n_0
    SLICE_X21Y47         LUT6 (Prop_lut6_I2_O)        0.326    58.238 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_177/O
                         net (fo=1, routed)           0.000    58.238    design_1_i/hsv_to_rgb_0/inst/R[5]_i_177_n_0
    SLICE_X21Y47         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    58.878 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_86/O[3]
                         net (fo=2, routed)           0.904    59.782    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_86_n_4
    SLICE_X15Y46         LUT5 (Prop_lut5_I0_O)        0.306    60.088 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_47/O
                         net (fo=2, routed)           0.661    60.750    design_1_i/hsv_to_rgb_0/inst/R[5]_i_47_n_0
    SLICE_X17Y47         LUT6 (Prop_lut6_I0_O)        0.124    60.874 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_51/O
                         net (fo=1, routed)           0.000    60.874    design_1_i/hsv_to_rgb_0/inst/R[5]_i_51_n_0
    SLICE_X17Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    61.406 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_23/CO[3]
                         net (fo=1, routed)           0.000    61.406    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_23_n_0
    SLICE_X17Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    61.740 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_78/O[1]
                         net (fo=12, routed)          1.362    63.101    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_78_n_6
    SLICE_X24Y53         LUT3 (Prop_lut3_I1_O)        0.303    63.404 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1397/O
                         net (fo=1, routed)           0.478    63.883    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1397_n_0
    SLICE_X23Y51         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    64.409 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1143/CO[3]
                         net (fo=1, routed)           0.000    64.409    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1143_n_0
    SLICE_X23Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    64.743 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_844/O[1]
                         net (fo=3, routed)           0.831    65.573    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_844_n_6
    SLICE_X24Y49         LUT4 (Prop_lut4_I0_O)        0.303    65.876 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1137/O
                         net (fo=1, routed)           0.619    66.496    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1137_n_0
    SLICE_X25Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    67.003 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_834/CO[3]
                         net (fo=1, routed)           0.001    67.003    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_834_n_0
    SLICE_X25Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.117 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_444/CO[3]
                         net (fo=1, routed)           0.000    67.117    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_444_n_0
    SLICE_X25Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.231 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_198/CO[3]
                         net (fo=1, routed)           0.000    67.231    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_198_n_0
    SLICE_X25Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.388 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_79/CO[1]
                         net (fo=9, routed)           0.991    68.379    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_79_n_2
    SLICE_X29Y50         LUT4 (Prop_lut4_I0_O)        0.329    68.708 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_22/O
                         net (fo=3, routed)           0.315    69.023    design_1_i/hsv_to_rgb_0/inst/R[5]_i_22_n_0
    SLICE_X30Y50         LUT5 (Prop_lut5_I3_O)        0.124    69.147 r  design_1_i/hsv_to_rgb_0/inst/R[3]_i_13/O
                         net (fo=5, routed)           0.727    69.874    design_1_i/hsv_to_rgb_0/inst/R[3]_i_13_n_0
    SLICE_X30Y49         LUT5 (Prop_lut5_I0_O)        0.124    69.998 f  design_1_i/hsv_to_rgb_0/inst/R[2]_i_5/O
                         net (fo=3, routed)           0.793    70.791    design_1_i/hsv_to_rgb_0/inst/R[2]_i_5_n_0
    SLICE_X34Y49         LUT6 (Prop_lut6_I3_O)        0.124    70.915 f  design_1_i/hsv_to_rgb_0/inst/G[2]_i_2/O
                         net (fo=2, routed)           0.901    71.816    design_1_i/hsv_to_rgb_0/inst/G[2]_i_2_n_0
    SLICE_X36Y49         LUT4 (Prop_lut4_I0_O)        0.124    71.940 f  design_1_i/hsv_to_rgb_0/inst/G[7]_i_5/O
                         net (fo=1, routed)           0.862    72.802    design_1_i/hsv_to_rgb_0/inst/G[7]_i_5_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I1_O)        0.124    72.926 r  design_1_i/hsv_to_rgb_0/inst/G[7]_i_3/O
                         net (fo=8, routed)           0.697    73.624    design_1_i/hsv_to_rgb_0/inst/G1
    SLICE_X36Y50         LUT3 (Prop_lut3_I1_O)        0.152    73.776 r  design_1_i/hsv_to_rgb_0/inst/G[7]_i_1/O
                         net (fo=1, routed)           0.000    73.776    design_1_i/hsv_to_rgb_0/inst/G[7]_i_1_n_0
    SLICE_X36Y50         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=78, routed)          1.563    98.731    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X36Y50         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[7]/C
                         clock pessimism              0.473    99.204    
                         clock uncertainty           -0.190    99.015    
    SLICE_X36Y50         FDRE (Setup_fdre_C_D)        0.075    99.090    design_1_i/hsv_to_rgb_0/inst/G_reg[7]
  -------------------------------------------------------------------
                         required time                         99.090    
                         arrival time                         -73.776    
  -------------------------------------------------------------------
                         slack                                 25.314    

Slack (MET) :             25.315ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/Saturation_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/B_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        72.862ns  (logic 32.972ns (45.252%)  route 39.890ns (54.748%))
  Logic Levels:           77  (CARRY4=39 DSP48E1=4 LUT1=1 LUT2=1 LUT3=9 LUT4=10 LUT5=3 LUT6=10)
  Clock Path Skew:        -1.708ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 98.731 - 100.000 ) 
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=78, routed)          2.332    -0.026    design_1_i/BTNs_test_0/inst/clk
    SLICE_X25Y9          LUT2 (Prop_lut2_I0_O)        0.124     0.098 r  design_1_i/BTNs_test_0/inst/Saturation[8]_i_3/O
                         net (fo=61, routed)          0.815     0.912    design_1_i/BTNs_test_0/inst/s0
    SLICE_X25Y15         FDRE                                         r  design_1_i/BTNs_test_0/inst/Saturation_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y15         FDRE (Prop_fdre_C_Q)         0.456     1.368 r  design_1_i/BTNs_test_0/inst/Saturation_reg[2]/Q
                         net (fo=5, routed)           0.999     2.367    design_1_i/hsv_to_rgb_0/inst/Saturation[2]
    SLICE_X23Y14         LUT6 (Prop_lut6_I1_O)        0.124     2.491 f  design_1_i/hsv_to_rgb_0/inst/R6_i_10/O
                         net (fo=4, routed)           0.439     2.930    design_1_i/hsv_to_rgb_0/inst/R6_i_10_n_0
    SLICE_X24Y15         LUT4 (Prop_lut4_I2_O)        0.124     3.054 r  design_1_i/hsv_to_rgb_0/inst/R6_i_1/O
                         net (fo=23, routed)          1.074     4.128    design_1_i/hsv_to_rgb_0/inst/R6_i_1_n_0
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036     8.164 r  design_1_i/hsv_to_rgb_0/inst/R6/PCOUT[47]
                         net (fo=1, routed)           0.002     8.166    design_1_i/hsv_to_rgb_0/inst/R6_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     9.684 r  design_1_i/hsv_to_rgb_0/inst/R6__0/P[1]
                         net (fo=24, routed)          2.519    12.203    design_1_i/hsv_to_rgb_0/inst/R6__0_n_104
    SLICE_X13Y21         LUT3 (Prop_lut3_I2_O)        0.149    12.352 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_246/O
                         net (fo=2, routed)           0.594    12.946    design_1_i/hsv_to_rgb_0/inst/R6__1_i_246_n_0
    SLICE_X13Y22         LUT4 (Prop_lut4_I3_O)        0.332    13.278 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_250/O
                         net (fo=1, routed)           0.000    13.278    design_1_i/hsv_to_rgb_0/inst/R6__1_i_250_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.825 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_143/O[2]
                         net (fo=3, routed)           1.163    14.989    design_1_i/hsv_to_rgb_0/inst/R6__1_i_143_n_5
    SLICE_X20Y23         LUT3 (Prop_lut3_I1_O)        0.302    15.291 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_145/O
                         net (fo=2, routed)           0.875    16.165    design_1_i/hsv_to_rgb_0/inst/R6__1_i_145_n_0
    SLICE_X12Y23         LUT5 (Prop_lut5_I1_O)        0.124    16.289 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_81/O
                         net (fo=2, routed)           1.092    17.382    design_1_i/hsv_to_rgb_0/inst/R6__1_i_81_n_0
    SLICE_X17Y23         LUT6 (Prop_lut6_I0_O)        0.124    17.506 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_85/O
                         net (fo=1, routed)           0.000    17.506    design_1_i/hsv_to_rgb_0/inst/R6__1_i_85_n_0
    SLICE_X17Y23         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    18.146 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_46/O[3]
                         net (fo=21, routed)          0.717    18.863    design_1_i/hsv_to_rgb_0/inst/R6__1_i_46_n_4
    SLICE_X18Y26         LUT3 (Prop_lut3_I2_O)        0.306    19.169 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_405/O
                         net (fo=1, routed)           0.700    19.869    design_1_i/hsv_to_rgb_0/inst/R6__1_i_405_n_0
    SLICE_X19Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.376 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_339/CO[3]
                         net (fo=1, routed)           0.000    20.376    design_1_i/hsv_to_rgb_0/inst/R6__1_i_339_n_0
    SLICE_X19Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.490 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_176/CO[3]
                         net (fo=1, routed)           0.000    20.490    design_1_i/hsv_to_rgb_0/inst/R6__1_i_176_n_0
    SLICE_X19Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.604 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_110/CO[3]
                         net (fo=1, routed)           0.009    20.613    design_1_i/hsv_to_rgb_0/inst/R6__1_i_110_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.727 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_52/CO[3]
                         net (fo=1, routed)           0.000    20.727    design_1_i/hsv_to_rgb_0/inst/R6__1_i_52_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.061 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_40/O[1]
                         net (fo=3, routed)           1.049    22.110    design_1_i/hsv_to_rgb_0/inst/R6__1_i_40_n_6
    SLICE_X15Y24         LUT4 (Prop_lut4_I1_O)        0.303    22.413 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_61/O
                         net (fo=1, routed)           0.000    22.413    design_1_i/hsv_to_rgb_0/inst/R6__1_i_61_n_0
    SLICE_X15Y24         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    22.904 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_41/CO[1]
                         net (fo=77, routed)          1.403    24.308    design_1_i/hsv_to_rgb_0/inst/R6__1_i_41_n_2
    SLICE_X31Y19         LUT6 (Prop_lut6_I4_O)        0.329    24.637 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_34/O
                         net (fo=1, routed)           0.000    24.637    design_1_i/hsv_to_rgb_0/inst/R6__1_i_34_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.187 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_10/CO[3]
                         net (fo=1, routed)           0.000    25.187    design_1_i/hsv_to_rgb_0/inst/R6__1_i_10_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.301 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    25.301    design_1_i/hsv_to_rgb_0/inst/R6__1_i_9_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.415 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_8/CO[3]
                         net (fo=1, routed)           0.000    25.415    design_1_i/hsv_to_rgb_0/inst/R6__1_i_8_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.728 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_7/O[3]
                         net (fo=1, routed)           0.605    26.333    design_1_i/hsv_to_rgb_0/inst/R70_in[15]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.218    30.551 r  design_1_i/hsv_to_rgb_0/inst/R6__1/PCOUT[47]
                         net (fo=1, routed)           0.002    30.553    design_1_i/hsv_to_rgb_0/inst/R6__1_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    32.071 r  design_1_i/hsv_to_rgb_0/inst/R6__2/P[0]
                         net (fo=15, routed)          1.718    33.788    design_1_i/hsv_to_rgb_0/inst/R6__2_n_105
    SLICE_X33Y26         LUT3 (Prop_lut3_I1_O)        0.154    33.942 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_589/O
                         net (fo=4, routed)           0.527    34.469    design_1_i/hsv_to_rgb_0/inst/R[5]_i_589_n_0
    SLICE_X35Y24         LUT4 (Prop_lut4_I0_O)        0.327    34.796 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_634/O
                         net (fo=1, routed)           0.000    34.796    design_1_i/hsv_to_rgb_0/inst/R[5]_i_634_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.197 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_606/CO[3]
                         net (fo=1, routed)           0.009    35.206    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_606_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.320 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_605/CO[3]
                         net (fo=1, routed)           0.000    35.320    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_605_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.654 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_581/O[1]
                         net (fo=2, routed)           0.953    36.607    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_581_n_6
    SLICE_X32Y26         LUT3 (Prop_lut3_I1_O)        0.327    36.934 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_549/O
                         net (fo=2, routed)           0.490    37.424    design_1_i/hsv_to_rgb_0/inst/R[5]_i_549_n_0
    SLICE_X32Y26         LUT4 (Prop_lut4_I3_O)        0.328    37.752 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_553/O
                         net (fo=1, routed)           0.000    37.752    design_1_i/hsv_to_rgb_0/inst/R[5]_i_553_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.285 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_507/CO[3]
                         net (fo=1, routed)           0.000    38.285    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_507_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.402 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_505/CO[3]
                         net (fo=1, routed)           0.000    38.402    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_505_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    38.641 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1696/O[2]
                         net (fo=6, routed)           1.136    39.777    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1696_n_5
    SLICE_X28Y26         LUT2 (Prop_lut2_I0_O)        0.301    40.078 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1905/O
                         net (fo=1, routed)           0.000    40.078    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1905_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    40.591 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1859/CO[3]
                         net (fo=1, routed)           0.000    40.591    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1859_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.708 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1715/CO[3]
                         net (fo=1, routed)           0.000    40.708    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1715_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    40.927 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1481/O[0]
                         net (fo=3, routed)           0.702    41.629    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1481_n_7
    SLICE_X29Y28         LUT4 (Prop_lut4_I1_O)        0.295    41.924 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1713/O
                         net (fo=1, routed)           0.000    41.924    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1713_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.474 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1472/CO[3]
                         net (fo=1, routed)           0.000    42.474    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1472_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.588 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1204/CO[3]
                         net (fo=1, routed)           0.000    42.588    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1204_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.745 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_904/CO[1]
                         net (fo=5, routed)           0.633    43.378    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_904_n_2
    SLICE_X31Y34         LUT3 (Prop_lut3_I0_O)        0.329    43.707 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_908/O
                         net (fo=50, routed)          1.397    45.104    design_1_i/hsv_to_rgb_0/inst/R[7]_i_908_n_0
    SLICE_X40Y31         LUT6 (Prop_lut6_I4_O)        0.124    45.228 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1785/O
                         net (fo=1, routed)           0.000    45.228    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1785_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    45.868 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1619/O[3]
                         net (fo=13, routed)          1.766    47.634    design_1_i/hsv_to_rgb_0/inst/p_0_in[3]
    SLICE_X33Y34         LUT4 (Prop_lut4_I0_O)        0.306    47.940 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1614/O
                         net (fo=1, routed)           0.000    47.940    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1614_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    48.364 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1338/O[1]
                         net (fo=4, routed)           1.661    50.025    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1338_n_6
    SLICE_X41Y34         LUT6 (Prop_lut6_I5_O)        0.303    50.328 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1329/O
                         net (fo=2, routed)           0.807    51.135    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1329_n_0
    SLICE_X36Y34         LUT5 (Prop_lut5_I0_O)        0.124    51.259 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1333/O
                         net (fo=1, routed)           0.000    51.259    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1333_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    51.657 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1054/CO[3]
                         net (fo=1, routed)           0.000    51.657    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1054_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.771 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_724/CO[3]
                         net (fo=1, routed)           0.000    51.771    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_724_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    52.084 f  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_398/O[3]
                         net (fo=15, routed)          1.794    53.878    design_1_i/hsv_to_rgb_0/inst/p_1_in[22]
    SLICE_X22Y48         LUT1 (Prop_lut1_I0_O)        0.306    54.184 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_769/O
                         net (fo=1, routed)           0.000    54.184    design_1_i/hsv_to_rgb_0/inst/R[7]_i_769_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    54.824 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_426/O[3]
                         net (fo=12, routed)          1.171    55.995    design_1_i/hsv_to_rgb_0/inst/R3[24]
    SLICE_X26Y50         LUT3 (Prop_lut3_I0_O)        0.332    56.327 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1110/O
                         net (fo=14, routed)          1.586    57.912    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1110_n_0
    SLICE_X21Y47         LUT6 (Prop_lut6_I2_O)        0.326    58.238 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_177/O
                         net (fo=1, routed)           0.000    58.238    design_1_i/hsv_to_rgb_0/inst/R[5]_i_177_n_0
    SLICE_X21Y47         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    58.878 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_86/O[3]
                         net (fo=2, routed)           0.904    59.782    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_86_n_4
    SLICE_X15Y46         LUT5 (Prop_lut5_I0_O)        0.306    60.088 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_47/O
                         net (fo=2, routed)           0.661    60.750    design_1_i/hsv_to_rgb_0/inst/R[5]_i_47_n_0
    SLICE_X17Y47         LUT6 (Prop_lut6_I0_O)        0.124    60.874 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_51/O
                         net (fo=1, routed)           0.000    60.874    design_1_i/hsv_to_rgb_0/inst/R[5]_i_51_n_0
    SLICE_X17Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    61.406 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_23/CO[3]
                         net (fo=1, routed)           0.000    61.406    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_23_n_0
    SLICE_X17Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    61.740 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_78/O[1]
                         net (fo=12, routed)          1.362    63.101    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_78_n_6
    SLICE_X24Y53         LUT3 (Prop_lut3_I1_O)        0.303    63.404 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1397/O
                         net (fo=1, routed)           0.478    63.883    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1397_n_0
    SLICE_X23Y51         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    64.409 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1143/CO[3]
                         net (fo=1, routed)           0.000    64.409    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1143_n_0
    SLICE_X23Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    64.743 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_844/O[1]
                         net (fo=3, routed)           0.831    65.573    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_844_n_6
    SLICE_X24Y49         LUT4 (Prop_lut4_I0_O)        0.303    65.876 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1137/O
                         net (fo=1, routed)           0.619    66.496    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1137_n_0
    SLICE_X25Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    67.003 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_834/CO[3]
                         net (fo=1, routed)           0.001    67.003    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_834_n_0
    SLICE_X25Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.117 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_444/CO[3]
                         net (fo=1, routed)           0.000    67.117    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_444_n_0
    SLICE_X25Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.231 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_198/CO[3]
                         net (fo=1, routed)           0.000    67.231    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_198_n_0
    SLICE_X25Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.388 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_79/CO[1]
                         net (fo=9, routed)           0.866    68.254    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_79_n_2
    SLICE_X31Y50         LUT6 (Prop_lut6_I3_O)        0.329    68.583 f  design_1_i/hsv_to_rgb_0/inst/R[1]_i_9/O
                         net (fo=2, routed)           1.378    69.961    design_1_i/hsv_to_rgb_0/inst/R10_in[0]
    SLICE_X37Y39         LUT4 (Prop_lut4_I0_O)        0.124    70.085 f  design_1_i/hsv_to_rgb_0/inst/R[0]_i_5/O
                         net (fo=3, routed)           1.122    71.207    design_1_i/hsv_to_rgb_0/inst/R[0]_i_5_n_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I1_O)        0.124    71.331 f  design_1_i/hsv_to_rgb_0/inst/B[0]_i_2/O
                         net (fo=2, routed)           0.883    72.214    design_1_i/hsv_to_rgb_0/inst/B[0]_i_2_n_0
    SLICE_X37Y50         LUT4 (Prop_lut4_I2_O)        0.124    72.338 f  design_1_i/hsv_to_rgb_0/inst/B[7]_i_5/O
                         net (fo=1, routed)           0.713    73.052    design_1_i/hsv_to_rgb_0/inst/B[7]_i_5_n_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I1_O)        0.124    73.176 r  design_1_i/hsv_to_rgb_0/inst/B[7]_i_3/O
                         net (fo=8, routed)           0.480    73.656    design_1_i/hsv_to_rgb_0/inst/B1
    SLICE_X37Y50         LUT3 (Prop_lut3_I1_O)        0.119    73.775 r  design_1_i/hsv_to_rgb_0/inst/B[4]_i_1/O
                         net (fo=1, routed)           0.000    73.775    design_1_i/hsv_to_rgb_0/inst/B[4]_i_1_n_0
    SLICE_X37Y50         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=78, routed)          1.563    98.731    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X37Y50         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[4]/C
                         clock pessimism              0.473    99.204    
                         clock uncertainty           -0.190    99.015    
    SLICE_X37Y50         FDRE (Setup_fdre_C_D)        0.075    99.090    design_1_i/hsv_to_rgb_0/inst/B_reg[4]
  -------------------------------------------------------------------
                         required time                         99.090    
                         arrival time                         -73.775    
  -------------------------------------------------------------------
                         slack                                 25.315    

Slack (MET) :             25.320ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/Saturation_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        72.874ns  (logic 32.971ns (45.244%)  route 39.903ns (54.756%))
  Logic Levels:           77  (CARRY4=39 DSP48E1=4 LUT1=1 LUT2=1 LUT3=9 LUT4=10 LUT5=3 LUT6=10)
  Clock Path Skew:        -1.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 98.748 - 100.000 ) 
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=78, routed)          2.332    -0.026    design_1_i/BTNs_test_0/inst/clk
    SLICE_X25Y9          LUT2 (Prop_lut2_I0_O)        0.124     0.098 r  design_1_i/BTNs_test_0/inst/Saturation[8]_i_3/O
                         net (fo=61, routed)          0.815     0.912    design_1_i/BTNs_test_0/inst/s0
    SLICE_X25Y15         FDRE                                         r  design_1_i/BTNs_test_0/inst/Saturation_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y15         FDRE (Prop_fdre_C_Q)         0.456     1.368 r  design_1_i/BTNs_test_0/inst/Saturation_reg[2]/Q
                         net (fo=5, routed)           0.999     2.367    design_1_i/hsv_to_rgb_0/inst/Saturation[2]
    SLICE_X23Y14         LUT6 (Prop_lut6_I1_O)        0.124     2.491 f  design_1_i/hsv_to_rgb_0/inst/R6_i_10/O
                         net (fo=4, routed)           0.439     2.930    design_1_i/hsv_to_rgb_0/inst/R6_i_10_n_0
    SLICE_X24Y15         LUT4 (Prop_lut4_I2_O)        0.124     3.054 r  design_1_i/hsv_to_rgb_0/inst/R6_i_1/O
                         net (fo=23, routed)          1.074     4.128    design_1_i/hsv_to_rgb_0/inst/R6_i_1_n_0
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036     8.164 r  design_1_i/hsv_to_rgb_0/inst/R6/PCOUT[47]
                         net (fo=1, routed)           0.002     8.166    design_1_i/hsv_to_rgb_0/inst/R6_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     9.684 r  design_1_i/hsv_to_rgb_0/inst/R6__0/P[1]
                         net (fo=24, routed)          2.519    12.203    design_1_i/hsv_to_rgb_0/inst/R6__0_n_104
    SLICE_X13Y21         LUT3 (Prop_lut3_I2_O)        0.149    12.352 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_246/O
                         net (fo=2, routed)           0.594    12.946    design_1_i/hsv_to_rgb_0/inst/R6__1_i_246_n_0
    SLICE_X13Y22         LUT4 (Prop_lut4_I3_O)        0.332    13.278 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_250/O
                         net (fo=1, routed)           0.000    13.278    design_1_i/hsv_to_rgb_0/inst/R6__1_i_250_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.825 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_143/O[2]
                         net (fo=3, routed)           1.163    14.989    design_1_i/hsv_to_rgb_0/inst/R6__1_i_143_n_5
    SLICE_X20Y23         LUT3 (Prop_lut3_I1_O)        0.302    15.291 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_145/O
                         net (fo=2, routed)           0.875    16.165    design_1_i/hsv_to_rgb_0/inst/R6__1_i_145_n_0
    SLICE_X12Y23         LUT5 (Prop_lut5_I1_O)        0.124    16.289 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_81/O
                         net (fo=2, routed)           1.092    17.382    design_1_i/hsv_to_rgb_0/inst/R6__1_i_81_n_0
    SLICE_X17Y23         LUT6 (Prop_lut6_I0_O)        0.124    17.506 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_85/O
                         net (fo=1, routed)           0.000    17.506    design_1_i/hsv_to_rgb_0/inst/R6__1_i_85_n_0
    SLICE_X17Y23         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    18.146 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_46/O[3]
                         net (fo=21, routed)          0.717    18.863    design_1_i/hsv_to_rgb_0/inst/R6__1_i_46_n_4
    SLICE_X18Y26         LUT3 (Prop_lut3_I2_O)        0.306    19.169 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_405/O
                         net (fo=1, routed)           0.700    19.869    design_1_i/hsv_to_rgb_0/inst/R6__1_i_405_n_0
    SLICE_X19Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.376 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_339/CO[3]
                         net (fo=1, routed)           0.000    20.376    design_1_i/hsv_to_rgb_0/inst/R6__1_i_339_n_0
    SLICE_X19Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.490 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_176/CO[3]
                         net (fo=1, routed)           0.000    20.490    design_1_i/hsv_to_rgb_0/inst/R6__1_i_176_n_0
    SLICE_X19Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.604 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_110/CO[3]
                         net (fo=1, routed)           0.009    20.613    design_1_i/hsv_to_rgb_0/inst/R6__1_i_110_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.727 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_52/CO[3]
                         net (fo=1, routed)           0.000    20.727    design_1_i/hsv_to_rgb_0/inst/R6__1_i_52_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.061 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_40/O[1]
                         net (fo=3, routed)           1.049    22.110    design_1_i/hsv_to_rgb_0/inst/R6__1_i_40_n_6
    SLICE_X15Y24         LUT4 (Prop_lut4_I1_O)        0.303    22.413 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_61/O
                         net (fo=1, routed)           0.000    22.413    design_1_i/hsv_to_rgb_0/inst/R6__1_i_61_n_0
    SLICE_X15Y24         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    22.904 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_41/CO[1]
                         net (fo=77, routed)          1.403    24.308    design_1_i/hsv_to_rgb_0/inst/R6__1_i_41_n_2
    SLICE_X31Y19         LUT6 (Prop_lut6_I4_O)        0.329    24.637 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_34/O
                         net (fo=1, routed)           0.000    24.637    design_1_i/hsv_to_rgb_0/inst/R6__1_i_34_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.187 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_10/CO[3]
                         net (fo=1, routed)           0.000    25.187    design_1_i/hsv_to_rgb_0/inst/R6__1_i_10_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.301 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    25.301    design_1_i/hsv_to_rgb_0/inst/R6__1_i_9_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.415 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_8/CO[3]
                         net (fo=1, routed)           0.000    25.415    design_1_i/hsv_to_rgb_0/inst/R6__1_i_8_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.728 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_7/O[3]
                         net (fo=1, routed)           0.605    26.333    design_1_i/hsv_to_rgb_0/inst/R70_in[15]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.218    30.551 r  design_1_i/hsv_to_rgb_0/inst/R6__1/PCOUT[47]
                         net (fo=1, routed)           0.002    30.553    design_1_i/hsv_to_rgb_0/inst/R6__1_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    32.071 r  design_1_i/hsv_to_rgb_0/inst/R6__2/P[0]
                         net (fo=15, routed)          1.718    33.788    design_1_i/hsv_to_rgb_0/inst/R6__2_n_105
    SLICE_X33Y26         LUT3 (Prop_lut3_I1_O)        0.154    33.942 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_589/O
                         net (fo=4, routed)           0.527    34.469    design_1_i/hsv_to_rgb_0/inst/R[5]_i_589_n_0
    SLICE_X35Y24         LUT4 (Prop_lut4_I0_O)        0.327    34.796 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_634/O
                         net (fo=1, routed)           0.000    34.796    design_1_i/hsv_to_rgb_0/inst/R[5]_i_634_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.197 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_606/CO[3]
                         net (fo=1, routed)           0.009    35.206    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_606_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.320 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_605/CO[3]
                         net (fo=1, routed)           0.000    35.320    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_605_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.654 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_581/O[1]
                         net (fo=2, routed)           0.953    36.607    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_581_n_6
    SLICE_X32Y26         LUT3 (Prop_lut3_I1_O)        0.327    36.934 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_549/O
                         net (fo=2, routed)           0.490    37.424    design_1_i/hsv_to_rgb_0/inst/R[5]_i_549_n_0
    SLICE_X32Y26         LUT4 (Prop_lut4_I3_O)        0.328    37.752 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_553/O
                         net (fo=1, routed)           0.000    37.752    design_1_i/hsv_to_rgb_0/inst/R[5]_i_553_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.285 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_507/CO[3]
                         net (fo=1, routed)           0.000    38.285    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_507_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.402 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_505/CO[3]
                         net (fo=1, routed)           0.000    38.402    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_505_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    38.641 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1696/O[2]
                         net (fo=6, routed)           1.136    39.777    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1696_n_5
    SLICE_X28Y26         LUT2 (Prop_lut2_I0_O)        0.301    40.078 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1905/O
                         net (fo=1, routed)           0.000    40.078    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1905_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    40.591 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1859/CO[3]
                         net (fo=1, routed)           0.000    40.591    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1859_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.708 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1715/CO[3]
                         net (fo=1, routed)           0.000    40.708    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1715_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    40.927 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1481/O[0]
                         net (fo=3, routed)           0.702    41.629    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1481_n_7
    SLICE_X29Y28         LUT4 (Prop_lut4_I1_O)        0.295    41.924 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1713/O
                         net (fo=1, routed)           0.000    41.924    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1713_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.474 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1472/CO[3]
                         net (fo=1, routed)           0.000    42.474    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1472_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.588 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1204/CO[3]
                         net (fo=1, routed)           0.000    42.588    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1204_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.745 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_904/CO[1]
                         net (fo=5, routed)           0.633    43.378    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_904_n_2
    SLICE_X31Y34         LUT3 (Prop_lut3_I0_O)        0.329    43.707 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_908/O
                         net (fo=50, routed)          1.397    45.104    design_1_i/hsv_to_rgb_0/inst/R[7]_i_908_n_0
    SLICE_X40Y31         LUT6 (Prop_lut6_I4_O)        0.124    45.228 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1785/O
                         net (fo=1, routed)           0.000    45.228    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1785_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    45.868 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1619/O[3]
                         net (fo=13, routed)          1.766    47.634    design_1_i/hsv_to_rgb_0/inst/p_0_in[3]
    SLICE_X33Y34         LUT4 (Prop_lut4_I0_O)        0.306    47.940 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1614/O
                         net (fo=1, routed)           0.000    47.940    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1614_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    48.364 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1338/O[1]
                         net (fo=4, routed)           1.661    50.025    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1338_n_6
    SLICE_X41Y34         LUT6 (Prop_lut6_I5_O)        0.303    50.328 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1329/O
                         net (fo=2, routed)           0.807    51.135    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1329_n_0
    SLICE_X36Y34         LUT5 (Prop_lut5_I0_O)        0.124    51.259 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1333/O
                         net (fo=1, routed)           0.000    51.259    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1333_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    51.657 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1054/CO[3]
                         net (fo=1, routed)           0.000    51.657    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1054_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.771 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_724/CO[3]
                         net (fo=1, routed)           0.000    51.771    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_724_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    52.084 f  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_398/O[3]
                         net (fo=15, routed)          1.794    53.878    design_1_i/hsv_to_rgb_0/inst/p_1_in[22]
    SLICE_X22Y48         LUT1 (Prop_lut1_I0_O)        0.306    54.184 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_769/O
                         net (fo=1, routed)           0.000    54.184    design_1_i/hsv_to_rgb_0/inst/R[7]_i_769_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    54.824 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_426/O[3]
                         net (fo=12, routed)          1.171    55.995    design_1_i/hsv_to_rgb_0/inst/R3[24]
    SLICE_X26Y50         LUT3 (Prop_lut3_I0_O)        0.332    56.327 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1110/O
                         net (fo=14, routed)          1.586    57.912    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1110_n_0
    SLICE_X21Y47         LUT6 (Prop_lut6_I2_O)        0.326    58.238 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_177/O
                         net (fo=1, routed)           0.000    58.238    design_1_i/hsv_to_rgb_0/inst/R[5]_i_177_n_0
    SLICE_X21Y47         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    58.878 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_86/O[3]
                         net (fo=2, routed)           0.904    59.782    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_86_n_4
    SLICE_X15Y46         LUT5 (Prop_lut5_I0_O)        0.306    60.088 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_47/O
                         net (fo=2, routed)           0.661    60.750    design_1_i/hsv_to_rgb_0/inst/R[5]_i_47_n_0
    SLICE_X17Y47         LUT6 (Prop_lut6_I0_O)        0.124    60.874 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_51/O
                         net (fo=1, routed)           0.000    60.874    design_1_i/hsv_to_rgb_0/inst/R[5]_i_51_n_0
    SLICE_X17Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    61.406 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_23/CO[3]
                         net (fo=1, routed)           0.000    61.406    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_23_n_0
    SLICE_X17Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    61.740 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_78/O[1]
                         net (fo=12, routed)          1.362    63.101    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_78_n_6
    SLICE_X24Y53         LUT3 (Prop_lut3_I1_O)        0.303    63.404 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1397/O
                         net (fo=1, routed)           0.478    63.883    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1397_n_0
    SLICE_X23Y51         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    64.409 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1143/CO[3]
                         net (fo=1, routed)           0.000    64.409    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1143_n_0
    SLICE_X23Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    64.743 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_844/O[1]
                         net (fo=3, routed)           0.831    65.573    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_844_n_6
    SLICE_X24Y49         LUT4 (Prop_lut4_I0_O)        0.303    65.876 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1137/O
                         net (fo=1, routed)           0.619    66.496    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1137_n_0
    SLICE_X25Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    67.003 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_834/CO[3]
                         net (fo=1, routed)           0.001    67.003    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_834_n_0
    SLICE_X25Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.117 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_444/CO[3]
                         net (fo=1, routed)           0.000    67.117    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_444_n_0
    SLICE_X25Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.231 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_198/CO[3]
                         net (fo=1, routed)           0.000    67.231    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_198_n_0
    SLICE_X25Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.388 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_79/CO[1]
                         net (fo=9, routed)           0.866    68.254    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_79_n_2
    SLICE_X31Y50         LUT6 (Prop_lut6_I3_O)        0.329    68.583 f  design_1_i/hsv_to_rgb_0/inst/R[1]_i_9/O
                         net (fo=2, routed)           1.378    69.961    design_1_i/hsv_to_rgb_0/inst/R10_in[0]
    SLICE_X37Y39         LUT4 (Prop_lut4_I0_O)        0.124    70.085 f  design_1_i/hsv_to_rgb_0/inst/R[0]_i_5/O
                         net (fo=3, routed)           1.122    71.207    design_1_i/hsv_to_rgb_0/inst/R[0]_i_5_n_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I1_O)        0.124    71.331 f  design_1_i/hsv_to_rgb_0/inst/B[0]_i_2/O
                         net (fo=2, routed)           0.883    72.214    design_1_i/hsv_to_rgb_0/inst/B[0]_i_2_n_0
    SLICE_X37Y50         LUT4 (Prop_lut4_I2_O)        0.124    72.338 f  design_1_i/hsv_to_rgb_0/inst/B[7]_i_5/O
                         net (fo=1, routed)           0.713    73.052    design_1_i/hsv_to_rgb_0/inst/B[7]_i_5_n_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I1_O)        0.124    73.176 r  design_1_i/hsv_to_rgb_0/inst/B[7]_i_3/O
                         net (fo=8, routed)           0.493    73.668    design_1_i/hsv_to_rgb_0/inst/B1
    SLICE_X37Y49         LUT3 (Prop_lut3_I1_O)        0.118    73.786 r  design_1_i/hsv_to_rgb_0/inst/B[2]_i_1/O
                         net (fo=1, routed)           0.000    73.786    design_1_i/hsv_to_rgb_0/inst/B[2]_i_1_n_0
    SLICE_X37Y49         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=78, routed)          1.579    98.748    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X37Y49         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[2]/C
                         clock pessimism              0.473    99.221    
                         clock uncertainty           -0.190    99.031    
    SLICE_X37Y49         FDRE (Setup_fdre_C_D)        0.075    99.106    design_1_i/hsv_to_rgb_0/inst/B_reg[2]
  -------------------------------------------------------------------
                         required time                         99.106    
                         arrival time                         -73.786    
  -------------------------------------------------------------------
                         slack                                 25.320    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/s_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.371ns (71.313%)  route 0.149ns (28.687%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.025ns
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    -0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=78, routed)          0.784    -0.276    design_1_i/BTNs_test_0/inst/clk
    SLICE_X25Y9          LUT2 (Prop_lut2_I0_O)        0.045    -0.231 r  design_1_i/BTNs_test_0/inst/Saturation[8]_i_3/O
                         net (fo=61, routed)          0.268     0.037    design_1_i/BTNs_test_0/inst/s0
    SLICE_X20Y13         FDRE                                         r  design_1_i/BTNs_test_0/inst/s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.164     0.201 r  design_1_i/BTNs_test_0/inst/s_reg[3]/Q
                         net (fo=2, routed)           0.149     0.350    design_1_i/BTNs_test_0/inst/s_reg[3]
    SLICE_X20Y13         LUT2 (Prop_lut2_I0_O)        0.045     0.395 r  design_1_i/BTNs_test_0/inst/s[0]_i_4/O
                         net (fo=1, routed)           0.000     0.395    design_1_i/BTNs_test_0/inst/s[0]_i_4_n_0
    SLICE_X20Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     0.504 r  design_1_i/BTNs_test_0/inst/s_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.504    design_1_i/BTNs_test_0/inst/s_reg[0]_i_1_n_0
    SLICE_X20Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.557 r  design_1_i/BTNs_test_0/inst/s_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.557    design_1_i/BTNs_test_0/inst/s_reg[4]_i_1_n_7
    SLICE_X20Y14         FDRE                                         r  design_1_i/BTNs_test_0/inst/s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=78, routed)          1.104    -0.459    design_1_i/BTNs_test_0/inst/clk
    SLICE_X25Y9          LUT2 (Prop_lut2_I0_O)        0.056    -0.403 r  design_1_i/BTNs_test_0/inst/Saturation[8]_i_3/O
                         net (fo=61, routed)          0.428     0.025    design_1_i/BTNs_test_0/inst/s0
    SLICE_X20Y14         FDRE                                         r  design_1_i/BTNs_test_0/inst/s_reg[4]/C
                         clock pessimism              0.172     0.197    
    SLICE_X20Y14         FDRE (Hold_fdre_C_D)         0.134     0.331    design_1_i/BTNs_test_0/inst/s_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.331    
                         arrival time                           0.557    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/v_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/v_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.371ns (71.313%)  route 0.149ns (28.687%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.021ns
    Source Clock Delay      (SCD):    0.026ns
    Clock Pessimism Removal (CPR):    -0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=78, routed)          0.694    -0.366    design_1_i/BTNs_test_0/inst/clk
    SLICE_X34Y24         LUT2 (Prop_lut2_I0_O)        0.045    -0.321 r  design_1_i/BTNs_test_0/inst/Value[8]_i_3/O
                         net (fo=61, routed)          0.347     0.026    design_1_i/BTNs_test_0/inst/Value0
    SLICE_X32Y16         FDRE                                         r  design_1_i/BTNs_test_0/inst/v_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.164     0.190 r  design_1_i/BTNs_test_0/inst/v_reg[11]/Q
                         net (fo=2, routed)           0.149     0.339    design_1_i/BTNs_test_0/inst/v_reg[11]
    SLICE_X32Y16         LUT2 (Prop_lut2_I0_O)        0.045     0.384 r  design_1_i/BTNs_test_0/inst/v[8]_i_2/O
                         net (fo=1, routed)           0.000     0.384    design_1_i/BTNs_test_0/inst/v[8]_i_2_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     0.493 r  design_1_i/BTNs_test_0/inst/v_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.493    design_1_i/BTNs_test_0/inst/v_reg[8]_i_1_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.546 r  design_1_i/BTNs_test_0/inst/v_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.546    design_1_i/BTNs_test_0/inst/v_reg[12]_i_1_n_7
    SLICE_X32Y17         FDRE                                         r  design_1_i/BTNs_test_0/inst/v_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=78, routed)          0.992    -0.571    design_1_i/BTNs_test_0/inst/clk
    SLICE_X34Y24         LUT2 (Prop_lut2_I0_O)        0.056    -0.515 r  design_1_i/BTNs_test_0/inst/Value[8]_i_3/O
                         net (fo=61, routed)          0.494    -0.021    design_1_i/BTNs_test_0/inst/Value0
    SLICE_X32Y17         FDRE                                         r  design_1_i/BTNs_test_0/inst/v_reg[12]/C
                         clock pessimism              0.194     0.173    
    SLICE_X32Y17         FDRE (Hold_fdre_C_D)         0.134     0.307    design_1_i/BTNs_test_0/inst/v_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.307    
                         arrival time                           0.546    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/s_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.384ns (72.013%)  route 0.149ns (27.987%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.025ns
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    -0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=78, routed)          0.784    -0.276    design_1_i/BTNs_test_0/inst/clk
    SLICE_X25Y9          LUT2 (Prop_lut2_I0_O)        0.045    -0.231 r  design_1_i/BTNs_test_0/inst/Saturation[8]_i_3/O
                         net (fo=61, routed)          0.268     0.037    design_1_i/BTNs_test_0/inst/s0
    SLICE_X20Y13         FDRE                                         r  design_1_i/BTNs_test_0/inst/s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.164     0.201 r  design_1_i/BTNs_test_0/inst/s_reg[3]/Q
                         net (fo=2, routed)           0.149     0.350    design_1_i/BTNs_test_0/inst/s_reg[3]
    SLICE_X20Y13         LUT2 (Prop_lut2_I0_O)        0.045     0.395 r  design_1_i/BTNs_test_0/inst/s[0]_i_4/O
                         net (fo=1, routed)           0.000     0.395    design_1_i/BTNs_test_0/inst/s[0]_i_4_n_0
    SLICE_X20Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     0.504 r  design_1_i/BTNs_test_0/inst/s_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.504    design_1_i/BTNs_test_0/inst/s_reg[0]_i_1_n_0
    SLICE_X20Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.570 r  design_1_i/BTNs_test_0/inst/s_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.570    design_1_i/BTNs_test_0/inst/s_reg[4]_i_1_n_5
    SLICE_X20Y14         FDRE                                         r  design_1_i/BTNs_test_0/inst/s_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=78, routed)          1.104    -0.459    design_1_i/BTNs_test_0/inst/clk
    SLICE_X25Y9          LUT2 (Prop_lut2_I0_O)        0.056    -0.403 r  design_1_i/BTNs_test_0/inst/Saturation[8]_i_3/O
                         net (fo=61, routed)          0.428     0.025    design_1_i/BTNs_test_0/inst/s0
    SLICE_X20Y14         FDRE                                         r  design_1_i/BTNs_test_0/inst/s_reg[6]/C
                         clock pessimism              0.172     0.197    
    SLICE_X20Y14         FDRE (Hold_fdre_C_D)         0.134     0.331    design_1_i/BTNs_test_0/inst/s_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.331    
                         arrival time                           0.570    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/s_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/s_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.371ns (71.313%)  route 0.149ns (28.687%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.045ns
    Source Clock Delay      (SCD):    0.079ns
    Clock Pessimism Removal (CPR):    -0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=78, routed)          0.784    -0.276    design_1_i/BTNs_test_0/inst/clk
    SLICE_X25Y9          LUT2 (Prop_lut2_I0_O)        0.045    -0.231 r  design_1_i/BTNs_test_0/inst/Saturation[8]_i_3/O
                         net (fo=61, routed)          0.310     0.079    design_1_i/BTNs_test_0/inst/s0
    SLICE_X20Y15         FDRE                                         r  design_1_i/BTNs_test_0/inst/s_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y15         FDRE (Prop_fdre_C_Q)         0.164     0.243 r  design_1_i/BTNs_test_0/inst/s_reg[11]/Q
                         net (fo=2, routed)           0.149     0.393    design_1_i/BTNs_test_0/inst/s_reg[11]
    SLICE_X20Y15         LUT2 (Prop_lut2_I0_O)        0.045     0.438 r  design_1_i/BTNs_test_0/inst/s[8]_i_2/O
                         net (fo=1, routed)           0.000     0.438    design_1_i/BTNs_test_0/inst/s[8]_i_2_n_0
    SLICE_X20Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     0.547 r  design_1_i/BTNs_test_0/inst/s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.547    design_1_i/BTNs_test_0/inst/s_reg[8]_i_1_n_0
    SLICE_X20Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.600 r  design_1_i/BTNs_test_0/inst/s_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.600    design_1_i/BTNs_test_0/inst/s_reg[12]_i_1_n_7
    SLICE_X20Y16         FDRE                                         r  design_1_i/BTNs_test_0/inst/s_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=78, routed)          1.104    -0.459    design_1_i/BTNs_test_0/inst/clk
    SLICE_X25Y9          LUT2 (Prop_lut2_I0_O)        0.056    -0.403 r  design_1_i/BTNs_test_0/inst/Saturation[8]_i_3/O
                         net (fo=61, routed)          0.448     0.045    design_1_i/BTNs_test_0/inst/s0
    SLICE_X20Y16         FDRE                                         r  design_1_i/BTNs_test_0/inst/s_reg[12]/C
                         clock pessimism              0.172     0.217    
    SLICE_X20Y16         FDRE (Hold_fdre_C_D)         0.134     0.351    design_1_i/BTNs_test_0/inst/s_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.351    
                         arrival time                           0.600    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/v_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/v_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.384ns (72.013%)  route 0.149ns (27.987%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.021ns
    Source Clock Delay      (SCD):    0.026ns
    Clock Pessimism Removal (CPR):    -0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=78, routed)          0.694    -0.366    design_1_i/BTNs_test_0/inst/clk
    SLICE_X34Y24         LUT2 (Prop_lut2_I0_O)        0.045    -0.321 r  design_1_i/BTNs_test_0/inst/Value[8]_i_3/O
                         net (fo=61, routed)          0.347     0.026    design_1_i/BTNs_test_0/inst/Value0
    SLICE_X32Y16         FDRE                                         r  design_1_i/BTNs_test_0/inst/v_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.164     0.190 r  design_1_i/BTNs_test_0/inst/v_reg[11]/Q
                         net (fo=2, routed)           0.149     0.339    design_1_i/BTNs_test_0/inst/v_reg[11]
    SLICE_X32Y16         LUT2 (Prop_lut2_I0_O)        0.045     0.384 r  design_1_i/BTNs_test_0/inst/v[8]_i_2/O
                         net (fo=1, routed)           0.000     0.384    design_1_i/BTNs_test_0/inst/v[8]_i_2_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     0.493 r  design_1_i/BTNs_test_0/inst/v_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.493    design_1_i/BTNs_test_0/inst/v_reg[8]_i_1_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.559 r  design_1_i/BTNs_test_0/inst/v_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.559    design_1_i/BTNs_test_0/inst/v_reg[12]_i_1_n_5
    SLICE_X32Y17         FDRE                                         r  design_1_i/BTNs_test_0/inst/v_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=78, routed)          0.992    -0.571    design_1_i/BTNs_test_0/inst/clk
    SLICE_X34Y24         LUT2 (Prop_lut2_I0_O)        0.056    -0.515 r  design_1_i/BTNs_test_0/inst/Value[8]_i_3/O
                         net (fo=61, routed)          0.494    -0.021    design_1_i/BTNs_test_0/inst/Value0
    SLICE_X32Y17         FDRE                                         r  design_1_i/BTNs_test_0/inst/v_reg[14]/C
                         clock pessimism              0.194     0.173    
    SLICE_X32Y17         FDRE (Hold_fdre_C_D)         0.134     0.307    design_1_i/BTNs_test_0/inst/v_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.307    
                         arrival time                           0.559    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/s_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/s_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.384ns (72.013%)  route 0.149ns (27.987%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.045ns
    Source Clock Delay      (SCD):    0.079ns
    Clock Pessimism Removal (CPR):    -0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=78, routed)          0.784    -0.276    design_1_i/BTNs_test_0/inst/clk
    SLICE_X25Y9          LUT2 (Prop_lut2_I0_O)        0.045    -0.231 r  design_1_i/BTNs_test_0/inst/Saturation[8]_i_3/O
                         net (fo=61, routed)          0.310     0.079    design_1_i/BTNs_test_0/inst/s0
    SLICE_X20Y15         FDRE                                         r  design_1_i/BTNs_test_0/inst/s_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y15         FDRE (Prop_fdre_C_Q)         0.164     0.243 r  design_1_i/BTNs_test_0/inst/s_reg[11]/Q
                         net (fo=2, routed)           0.149     0.393    design_1_i/BTNs_test_0/inst/s_reg[11]
    SLICE_X20Y15         LUT2 (Prop_lut2_I0_O)        0.045     0.438 r  design_1_i/BTNs_test_0/inst/s[8]_i_2/O
                         net (fo=1, routed)           0.000     0.438    design_1_i/BTNs_test_0/inst/s[8]_i_2_n_0
    SLICE_X20Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     0.547 r  design_1_i/BTNs_test_0/inst/s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.547    design_1_i/BTNs_test_0/inst/s_reg[8]_i_1_n_0
    SLICE_X20Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.613 r  design_1_i/BTNs_test_0/inst/s_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.613    design_1_i/BTNs_test_0/inst/s_reg[12]_i_1_n_5
    SLICE_X20Y16         FDRE                                         r  design_1_i/BTNs_test_0/inst/s_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=78, routed)          1.104    -0.459    design_1_i/BTNs_test_0/inst/clk
    SLICE_X25Y9          LUT2 (Prop_lut2_I0_O)        0.056    -0.403 r  design_1_i/BTNs_test_0/inst/Saturation[8]_i_3/O
                         net (fo=61, routed)          0.448     0.045    design_1_i/BTNs_test_0/inst/s0
    SLICE_X20Y16         FDRE                                         r  design_1_i/BTNs_test_0/inst/s_reg[14]/C
                         clock pessimism              0.172     0.217    
    SLICE_X20Y16         FDRE (Hold_fdre_C_D)         0.134     0.351    design_1_i/BTNs_test_0/inst/s_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.351    
                         arrival time                           0.613    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/s_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.407ns (73.170%)  route 0.149ns (26.830%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.025ns
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    -0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=78, routed)          0.784    -0.276    design_1_i/BTNs_test_0/inst/clk
    SLICE_X25Y9          LUT2 (Prop_lut2_I0_O)        0.045    -0.231 r  design_1_i/BTNs_test_0/inst/Saturation[8]_i_3/O
                         net (fo=61, routed)          0.268     0.037    design_1_i/BTNs_test_0/inst/s0
    SLICE_X20Y13         FDRE                                         r  design_1_i/BTNs_test_0/inst/s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.164     0.201 r  design_1_i/BTNs_test_0/inst/s_reg[3]/Q
                         net (fo=2, routed)           0.149     0.350    design_1_i/BTNs_test_0/inst/s_reg[3]
    SLICE_X20Y13         LUT2 (Prop_lut2_I0_O)        0.045     0.395 r  design_1_i/BTNs_test_0/inst/s[0]_i_4/O
                         net (fo=1, routed)           0.000     0.395    design_1_i/BTNs_test_0/inst/s[0]_i_4_n_0
    SLICE_X20Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     0.504 r  design_1_i/BTNs_test_0/inst/s_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.504    design_1_i/BTNs_test_0/inst/s_reg[0]_i_1_n_0
    SLICE_X20Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     0.593 r  design_1_i/BTNs_test_0/inst/s_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.593    design_1_i/BTNs_test_0/inst/s_reg[4]_i_1_n_6
    SLICE_X20Y14         FDRE                                         r  design_1_i/BTNs_test_0/inst/s_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=78, routed)          1.104    -0.459    design_1_i/BTNs_test_0/inst/clk
    SLICE_X25Y9          LUT2 (Prop_lut2_I0_O)        0.056    -0.403 r  design_1_i/BTNs_test_0/inst/Saturation[8]_i_3/O
                         net (fo=61, routed)          0.428     0.025    design_1_i/BTNs_test_0/inst/s0
    SLICE_X20Y14         FDRE                                         r  design_1_i/BTNs_test_0/inst/s_reg[5]/C
                         clock pessimism              0.172     0.197    
    SLICE_X20Y14         FDRE (Hold_fdre_C_D)         0.134     0.331    design_1_i/BTNs_test_0/inst/s_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.331    
                         arrival time                           0.593    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/counter1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/counter1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=78, routed)          0.587    -0.473    design_1_i/BTNs_test_0/inst/clk
    SLICE_X43Y59         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  design_1_i/BTNs_test_0/inst/counter1_reg[11]/Q
                         net (fo=2, routed)           0.119    -0.213    design_1_i/BTNs_test_0/inst/counter1_reg[11]
    SLICE_X43Y59         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.105 r  design_1_i/BTNs_test_0/inst/counter1_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.105    design_1_i/BTNs_test_0/inst/counter1_reg[8]_i_1_n_4
    SLICE_X43Y59         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=78, routed)          0.857    -0.706    design_1_i/BTNs_test_0/inst/clk
    SLICE_X43Y59         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[11]/C
                         clock pessimism              0.232    -0.473    
    SLICE_X43Y59         FDRE (Hold_fdre_C_D)         0.105    -0.368    design_1_i/BTNs_test_0/inst/counter1_reg[11]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/counter1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/counter1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=78, routed)          0.586    -0.474    design_1_i/BTNs_test_0/inst/clk
    SLICE_X43Y60         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  design_1_i/BTNs_test_0/inst/counter1_reg[15]/Q
                         net (fo=2, routed)           0.119    -0.214    design_1_i/BTNs_test_0/inst/counter1_reg[15]
    SLICE_X43Y60         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.106 r  design_1_i/BTNs_test_0/inst/counter1_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.106    design_1_i/BTNs_test_0/inst/counter1_reg[12]_i_1_n_4
    SLICE_X43Y60         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=78, routed)          0.856    -0.707    design_1_i/BTNs_test_0/inst/clk
    SLICE_X43Y60         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[15]/C
                         clock pessimism              0.232    -0.474    
    SLICE_X43Y60         FDRE (Hold_fdre_C_D)         0.105    -0.369    design_1_i/BTNs_test_0/inst/counter1_reg[15]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/counter1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/counter1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=78, routed)          0.586    -0.474    design_1_i/BTNs_test_0/inst/clk
    SLICE_X43Y61         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  design_1_i/BTNs_test_0/inst/counter1_reg[19]/Q
                         net (fo=2, routed)           0.119    -0.214    design_1_i/BTNs_test_0/inst/counter1_reg[19]
    SLICE_X43Y61         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.106 r  design_1_i/BTNs_test_0/inst/counter1_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.106    design_1_i/BTNs_test_0/inst/counter1_reg[16]_i_1_n_4
    SLICE_X43Y61         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=78, routed)          0.856    -0.707    design_1_i/BTNs_test_0/inst/clk
    SLICE_X43Y61         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[19]/C
                         clock pessimism              0.232    -0.474    
    SLICE_X43Y61         FDRE (Hold_fdre_C_D)         0.105    -0.369    design_1_i/BTNs_test_0/inst/counter1_reg[19]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X39Y37     design_1_i/BTNs_test_0/inst/Hue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X39Y37     design_1_i/BTNs_test_0/inst/Hue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X42Y40     design_1_i/BTNs_test_0/inst/Hue_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X42Y40     design_1_i/BTNs_test_0/inst/Hue_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X42Y40     design_1_i/BTNs_test_0/inst/Hue_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X42Y40     design_1_i/BTNs_test_0/inst/Hue_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X42Y41     design_1_i/BTNs_test_0/inst/Hue_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X38Y41     design_1_i/BTNs_test_0/inst/Hue_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X39Y37     design_1_i/BTNs_test_0/inst/Hue_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X39Y37     design_1_i/BTNs_test_0/inst/Hue_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X22Y14     design_1_i/BTNs_test_0/inst/Saturation_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X22Y14     design_1_i/BTNs_test_0/inst/Saturation_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X34Y16     design_1_i/BTNs_test_0/inst/Value_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X34Y16     design_1_i/BTNs_test_0/inst/Value_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X34Y16     design_1_i/BTNs_test_0/inst/Value_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X34Y16     design_1_i/BTNs_test_0/inst/Value_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X43Y60     design_1_i/BTNs_test_0/inst/counter1_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X43Y60     design_1_i/BTNs_test_0/inst/counter1_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X34Y17     design_1_i/BTNs_test_0/inst/Value_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X34Y16     design_1_i/BTNs_test_0/inst/Value_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X34Y16     design_1_i/BTNs_test_0/inst/Value_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X34Y16     design_1_i/BTNs_test_0/inst/Value_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X34Y16     design_1_i/BTNs_test_0/inst/Value_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X34Y17     design_1_i/BTNs_test_0/inst/Value_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X43Y59     design_1_i/BTNs_test_0/inst/counter1_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X43Y59     design_1_i/BTNs_test_0/inst/counter1_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X43Y60     design_1_i/BTNs_test_0/inst/counter1_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X43Y60     design_1_i/BTNs_test_0/inst/counter1_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        6.441ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.441ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/temp2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.833ns  (logic 2.225ns (38.146%)  route 3.608ns (61.854%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 11.156 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.739    -0.619    design_1_i/PWM_0/inst/clk
    SLICE_X36Y51         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.456    -0.163 r  design_1_i/PWM_0/inst/temp2_reg[0]/Q
                         net (fo=1, routed)           1.099     0.936    design_1_i/PWM_0/inst/temp2[0]
    SLICE_X36Y51         LUT6 (Prop_lut6_I4_O)        0.124     1.060 r  design_1_i/PWM_0/inst/counter3_carry_i_3/O
                         net (fo=1, routed)           0.000     1.060    design_1_i/PWM_0/inst/counter3_carry_i_3_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     1.596 r  design_1_i/PWM_0/inst/counter3_carry/CO[2]
                         net (fo=9, routed)           1.409     3.005    design_1_i/PWM_0/inst/counter3
    SLICE_X33Y52         LUT3 (Prop_lut3_I0_O)        0.313     3.318 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=52, routed)          1.100     4.418    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X35Y51         LUT5 (Prop_lut5_I4_O)        0.124     4.542 r  design_1_i/PWM_0/inst/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000     4.542    design_1_i/PWM_0/inst/i__carry_i_5__0_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.943 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.943    design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__0/i__carry_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.214 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.000     5.214    design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__0/i__carry__0_n_3
    SLICE_X35Y52         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.488    11.156    design_1_i/PWM_0/inst/clk
    SLICE_X35Y52         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/C
                         clock pessimism              0.588    11.744    
                         clock uncertainty           -0.135    11.609    
    SLICE_X35Y52         FDRE (Setup_fdre_C_D)        0.046    11.655    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]
  -------------------------------------------------------------------
                         required time                         11.655    
                         arrival time                          -5.214    
  -------------------------------------------------------------------
                         slack                                  6.441    

Slack (MET) :             6.513ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/temp2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.809ns  (logic 2.183ns (37.581%)  route 3.626ns (62.419%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 11.156 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.739    -0.619    design_1_i/PWM_0/inst/clk
    SLICE_X36Y51         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.456    -0.163 r  design_1_i/PWM_0/inst/temp2_reg[0]/Q
                         net (fo=1, routed)           1.099     0.936    design_1_i/PWM_0/inst/temp2[0]
    SLICE_X36Y51         LUT6 (Prop_lut6_I4_O)        0.124     1.060 r  design_1_i/PWM_0/inst/counter3_carry_i_3/O
                         net (fo=1, routed)           0.000     1.060    design_1_i/PWM_0/inst/counter3_carry_i_3_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     1.596 r  design_1_i/PWM_0/inst/counter3_carry/CO[2]
                         net (fo=9, routed)           1.409     3.005    design_1_i/PWM_0/inst/counter3
    SLICE_X33Y52         LUT3 (Prop_lut3_I0_O)        0.313     3.318 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=52, routed)          1.118     4.436    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X34Y51         LUT5 (Prop_lut5_I4_O)        0.124     4.560 r  design_1_i/PWM_0/inst/i__carry_i_5/O
                         net (fo=1, routed)           0.000     4.560    design_1_i/PWM_0/inst/i__carry_i_5_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.936 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.936    design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__1/i__carry_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.190 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__1/i__carry__0/CO[0]
                         net (fo=1, routed)           0.000     5.190    design_1_i/PWM_0/inst/rgb_led_tri_o0
    SLICE_X34Y52         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.488    11.156    design_1_i/PWM_0/inst/clk
    SLICE_X34Y52         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/C
                         clock pessimism              0.588    11.744    
                         clock uncertainty           -0.135    11.609    
    SLICE_X34Y52         FDRE (Setup_fdre_C_D)        0.094    11.703    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                          -5.190    
  -------------------------------------------------------------------
                         slack                                  6.513    

Slack (MET) :             6.620ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/temp2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.653ns  (logic 2.225ns (39.362%)  route 3.428ns (60.638%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 11.155 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.739    -0.619    design_1_i/PWM_0/inst/clk
    SLICE_X36Y51         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.456    -0.163 r  design_1_i/PWM_0/inst/temp2_reg[0]/Q
                         net (fo=1, routed)           1.099     0.936    design_1_i/PWM_0/inst/temp2[0]
    SLICE_X36Y51         LUT6 (Prop_lut6_I4_O)        0.124     1.060 r  design_1_i/PWM_0/inst/counter3_carry_i_3/O
                         net (fo=1, routed)           0.000     1.060    design_1_i/PWM_0/inst/counter3_carry_i_3_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     1.596 r  design_1_i/PWM_0/inst/counter3_carry/CO[2]
                         net (fo=9, routed)           1.409     3.005    design_1_i/PWM_0/inst/counter3
    SLICE_X33Y52         LUT3 (Prop_lut3_I0_O)        0.313     3.318 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=52, routed)          0.920     4.237    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X35Y53         LUT5 (Prop_lut5_I4_O)        0.124     4.361 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_carry_i_5/O
                         net (fo=1, routed)           0.000     4.361    design_1_i/PWM_0/inst/rgb_led_tri_o0_carry_i_5_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.762 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.762    design_1_i/PWM_0/inst/rgb_led_tri_o0_carry_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.033 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_carry__0/CO[0]
                         net (fo=1, routed)           0.000     5.033    design_1_i/PWM_0/inst/rgb_led_tri_o0_carry__0_n_3
    SLICE_X35Y54         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.487    11.155    design_1_i/PWM_0/inst/clk
    SLICE_X35Y54         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/C
                         clock pessimism              0.588    11.743    
                         clock uncertainty           -0.135    11.608    
    SLICE_X35Y54         FDRE (Setup_fdre_C_D)        0.046    11.654    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]
  -------------------------------------------------------------------
                         required time                         11.654    
                         arrival time                          -5.033    
  -------------------------------------------------------------------
                         slack                                  6.620    

Slack (MET) :             7.090ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/temp2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/temp2_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.048ns  (logic 1.429ns (28.310%)  route 3.619ns (71.690%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 11.231 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.628ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.739    -0.619    design_1_i/PWM_0/inst/clk
    SLICE_X36Y51         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.456    -0.163 r  design_1_i/PWM_0/inst/temp2_reg[0]/Q
                         net (fo=1, routed)           1.099     0.936    design_1_i/PWM_0/inst/temp2[0]
    SLICE_X36Y51         LUT6 (Prop_lut6_I4_O)        0.124     1.060 r  design_1_i/PWM_0/inst/counter3_carry_i_3/O
                         net (fo=1, routed)           0.000     1.060    design_1_i/PWM_0/inst/counter3_carry_i_3_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     1.596 r  design_1_i/PWM_0/inst/counter3_carry/CO[2]
                         net (fo=9, routed)           1.409     3.005    design_1_i/PWM_0/inst/counter3
    SLICE_X33Y52         LUT3 (Prop_lut3_I0_O)        0.313     3.318 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=52, routed)          1.111     4.428    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X37Y51         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.563    11.231    design_1_i/PWM_0/inst/clk
    SLICE_X37Y51         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[1]/C
                         clock pessimism              0.628    11.859    
                         clock uncertainty           -0.135    11.724    
    SLICE_X37Y51         FDRE (Setup_fdre_C_CE)      -0.205    11.519    design_1_i/PWM_0/inst/temp2_reg[1]
  -------------------------------------------------------------------
                         required time                         11.519    
                         arrival time                          -4.428    
  -------------------------------------------------------------------
                         slack                                  7.090    

Slack (MET) :             7.090ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/temp2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/temp2_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.048ns  (logic 1.429ns (28.310%)  route 3.619ns (71.690%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 11.231 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.628ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.739    -0.619    design_1_i/PWM_0/inst/clk
    SLICE_X36Y51         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.456    -0.163 r  design_1_i/PWM_0/inst/temp2_reg[0]/Q
                         net (fo=1, routed)           1.099     0.936    design_1_i/PWM_0/inst/temp2[0]
    SLICE_X36Y51         LUT6 (Prop_lut6_I4_O)        0.124     1.060 r  design_1_i/PWM_0/inst/counter3_carry_i_3/O
                         net (fo=1, routed)           0.000     1.060    design_1_i/PWM_0/inst/counter3_carry_i_3_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     1.596 r  design_1_i/PWM_0/inst/counter3_carry/CO[2]
                         net (fo=9, routed)           1.409     3.005    design_1_i/PWM_0/inst/counter3
    SLICE_X33Y52         LUT3 (Prop_lut3_I0_O)        0.313     3.318 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=52, routed)          1.111     4.428    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X37Y51         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.563    11.231    design_1_i/PWM_0/inst/clk
    SLICE_X37Y51         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[2]/C
                         clock pessimism              0.628    11.859    
                         clock uncertainty           -0.135    11.724    
    SLICE_X37Y51         FDRE (Setup_fdre_C_CE)      -0.205    11.519    design_1_i/PWM_0/inst/temp2_reg[2]
  -------------------------------------------------------------------
                         required time                         11.519    
                         arrival time                          -4.428    
  -------------------------------------------------------------------
                         slack                                  7.090    

Slack (MET) :             7.090ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/temp2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/temp2_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.048ns  (logic 1.429ns (28.310%)  route 3.619ns (71.690%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 11.231 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.628ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.739    -0.619    design_1_i/PWM_0/inst/clk
    SLICE_X36Y51         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.456    -0.163 r  design_1_i/PWM_0/inst/temp2_reg[0]/Q
                         net (fo=1, routed)           1.099     0.936    design_1_i/PWM_0/inst/temp2[0]
    SLICE_X36Y51         LUT6 (Prop_lut6_I4_O)        0.124     1.060 r  design_1_i/PWM_0/inst/counter3_carry_i_3/O
                         net (fo=1, routed)           0.000     1.060    design_1_i/PWM_0/inst/counter3_carry_i_3_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     1.596 r  design_1_i/PWM_0/inst/counter3_carry/CO[2]
                         net (fo=9, routed)           1.409     3.005    design_1_i/PWM_0/inst/counter3
    SLICE_X33Y52         LUT3 (Prop_lut3_I0_O)        0.313     3.318 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=52, routed)          1.111     4.428    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X37Y51         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.563    11.231    design_1_i/PWM_0/inst/clk
    SLICE_X37Y51         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[3]/C
                         clock pessimism              0.628    11.859    
                         clock uncertainty           -0.135    11.724    
    SLICE_X37Y51         FDRE (Setup_fdre_C_CE)      -0.205    11.519    design_1_i/PWM_0/inst/temp2_reg[3]
  -------------------------------------------------------------------
                         required time                         11.519    
                         arrival time                          -4.428    
  -------------------------------------------------------------------
                         slack                                  7.090    

Slack (MET) :             7.090ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/temp2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/temp2_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.048ns  (logic 1.429ns (28.310%)  route 3.619ns (71.690%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 11.231 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.628ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.739    -0.619    design_1_i/PWM_0/inst/clk
    SLICE_X36Y51         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.456    -0.163 r  design_1_i/PWM_0/inst/temp2_reg[0]/Q
                         net (fo=1, routed)           1.099     0.936    design_1_i/PWM_0/inst/temp2[0]
    SLICE_X36Y51         LUT6 (Prop_lut6_I4_O)        0.124     1.060 r  design_1_i/PWM_0/inst/counter3_carry_i_3/O
                         net (fo=1, routed)           0.000     1.060    design_1_i/PWM_0/inst/counter3_carry_i_3_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     1.596 r  design_1_i/PWM_0/inst/counter3_carry/CO[2]
                         net (fo=9, routed)           1.409     3.005    design_1_i/PWM_0/inst/counter3
    SLICE_X33Y52         LUT3 (Prop_lut3_I0_O)        0.313     3.318 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=52, routed)          1.111     4.428    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X37Y51         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.563    11.231    design_1_i/PWM_0/inst/clk
    SLICE_X37Y51         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[4]/C
                         clock pessimism              0.628    11.859    
                         clock uncertainty           -0.135    11.724    
    SLICE_X37Y51         FDRE (Setup_fdre_C_CE)      -0.205    11.519    design_1_i/PWM_0/inst/temp2_reg[4]
  -------------------------------------------------------------------
                         required time                         11.519    
                         arrival time                          -4.428    
  -------------------------------------------------------------------
                         slack                                  7.090    

Slack (MET) :             7.090ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/temp2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/temp2_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.048ns  (logic 1.429ns (28.310%)  route 3.619ns (71.690%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 11.231 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.628ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.739    -0.619    design_1_i/PWM_0/inst/clk
    SLICE_X36Y51         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.456    -0.163 r  design_1_i/PWM_0/inst/temp2_reg[0]/Q
                         net (fo=1, routed)           1.099     0.936    design_1_i/PWM_0/inst/temp2[0]
    SLICE_X36Y51         LUT6 (Prop_lut6_I4_O)        0.124     1.060 r  design_1_i/PWM_0/inst/counter3_carry_i_3/O
                         net (fo=1, routed)           0.000     1.060    design_1_i/PWM_0/inst/counter3_carry_i_3_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     1.596 r  design_1_i/PWM_0/inst/counter3_carry/CO[2]
                         net (fo=9, routed)           1.409     3.005    design_1_i/PWM_0/inst/counter3
    SLICE_X33Y52         LUT3 (Prop_lut3_I0_O)        0.313     3.318 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=52, routed)          1.111     4.428    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X37Y51         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.563    11.231    design_1_i/PWM_0/inst/clk
    SLICE_X37Y51         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[5]/C
                         clock pessimism              0.628    11.859    
                         clock uncertainty           -0.135    11.724    
    SLICE_X37Y51         FDRE (Setup_fdre_C_CE)      -0.205    11.519    design_1_i/PWM_0/inst/temp2_reg[5]
  -------------------------------------------------------------------
                         required time                         11.519    
                         arrival time                          -4.428    
  -------------------------------------------------------------------
                         slack                                  7.090    

Slack (MET) :             7.090ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/temp2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/temp2_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.048ns  (logic 1.429ns (28.310%)  route 3.619ns (71.690%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 11.231 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.628ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.739    -0.619    design_1_i/PWM_0/inst/clk
    SLICE_X36Y51         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.456    -0.163 r  design_1_i/PWM_0/inst/temp2_reg[0]/Q
                         net (fo=1, routed)           1.099     0.936    design_1_i/PWM_0/inst/temp2[0]
    SLICE_X36Y51         LUT6 (Prop_lut6_I4_O)        0.124     1.060 r  design_1_i/PWM_0/inst/counter3_carry_i_3/O
                         net (fo=1, routed)           0.000     1.060    design_1_i/PWM_0/inst/counter3_carry_i_3_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     1.596 r  design_1_i/PWM_0/inst/counter3_carry/CO[2]
                         net (fo=9, routed)           1.409     3.005    design_1_i/PWM_0/inst/counter3
    SLICE_X33Y52         LUT3 (Prop_lut3_I0_O)        0.313     3.318 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=52, routed)          1.111     4.428    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X37Y51         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.563    11.231    design_1_i/PWM_0/inst/clk
    SLICE_X37Y51         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[6]/C
                         clock pessimism              0.628    11.859    
                         clock uncertainty           -0.135    11.724    
    SLICE_X37Y51         FDRE (Setup_fdre_C_CE)      -0.205    11.519    design_1_i/PWM_0/inst/temp2_reg[6]
  -------------------------------------------------------------------
                         required time                         11.519    
                         arrival time                          -4.428    
  -------------------------------------------------------------------
                         slack                                  7.090    

Slack (MET) :             7.173ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/temp2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/temp1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.849ns  (logic 1.429ns (29.468%)  route 3.420ns (70.532%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 11.155 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.739    -0.619    design_1_i/PWM_0/inst/clk
    SLICE_X36Y51         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.456    -0.163 r  design_1_i/PWM_0/inst/temp2_reg[0]/Q
                         net (fo=1, routed)           1.099     0.936    design_1_i/PWM_0/inst/temp2[0]
    SLICE_X36Y51         LUT6 (Prop_lut6_I4_O)        0.124     1.060 r  design_1_i/PWM_0/inst/counter3_carry_i_3/O
                         net (fo=1, routed)           0.000     1.060    design_1_i/PWM_0/inst/counter3_carry_i_3_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     1.596 r  design_1_i/PWM_0/inst/counter3_carry/CO[2]
                         net (fo=9, routed)           1.409     3.005    design_1_i/PWM_0/inst/counter3
    SLICE_X33Y52         LUT3 (Prop_lut3_I0_O)        0.313     3.318 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=52, routed)          0.912     4.230    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X35Y55         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.487    11.155    design_1_i/PWM_0/inst/clk
    SLICE_X35Y55         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[1]/C
                         clock pessimism              0.588    11.743    
                         clock uncertainty           -0.135    11.608    
    SLICE_X35Y55         FDRE (Setup_fdre_C_CE)      -0.205    11.403    design_1_i/PWM_0/inst/temp1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.403    
                         arrival time                          -4.230    
  -------------------------------------------------------------------
                         slack                                  7.173    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.686%)  route 0.077ns (29.314%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.559    -0.501    design_1_i/PWM_0/inst/clk
    SLICE_X33Y53         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  design_1_i/PWM_0/inst/counter_reg[7]/Q
                         net (fo=8, routed)           0.077    -0.283    design_1_i/PWM_0/inst/counter_reg_n_0_[7]
    SLICE_X32Y53         LUT6 (Prop_lut6_I0_O)        0.045    -0.238 r  design_1_i/PWM_0/inst/counter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    design_1_i/PWM_0/inst/p_0_in[8]
    SLICE_X32Y53         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.828    -0.735    design_1_i/PWM_0/inst/clk
    SLICE_X32Y53         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[8]/C
                         clock pessimism              0.246    -0.488    
    SLICE_X32Y53         FDRE (Hold_fdre_C_D)         0.121    -0.367    design_1_i/PWM_0/inst/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.551%)  route 0.137ns (42.449%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.560    -0.500    design_1_i/PWM_0/inst/clk
    SLICE_X33Y52         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  design_1_i/PWM_0/inst/counter_reg[3]/Q
                         net (fo=9, routed)           0.137    -0.222    design_1_i/PWM_0/inst/counter_reg_n_0_[3]
    SLICE_X33Y53         LUT6 (Prop_lut6_I3_O)        0.045    -0.177 r  design_1_i/PWM_0/inst/counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.177    design_1_i/PWM_0/inst/p_0_in[4]
    SLICE_X33Y53         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.828    -0.735    design_1_i/PWM_0/inst/clk
    SLICE_X33Y53         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[4]/C
                         clock pessimism              0.249    -0.485    
    SLICE_X33Y53         FDRE (Hold_fdre_C_D)         0.091    -0.394    design_1_i/PWM_0/inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.377%)  route 0.133ns (41.623%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.559    -0.501    design_1_i/PWM_0/inst/clk
    SLICE_X33Y53         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  design_1_i/PWM_0/inst/counter_reg[7]/Q
                         net (fo=8, routed)           0.133    -0.228    design_1_i/PWM_0/inst/counter_reg_n_0_[7]
    SLICE_X33Y53         LUT5 (Prop_lut5_I1_O)        0.045    -0.183 r  design_1_i/PWM_0/inst/counter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    design_1_i/PWM_0/inst/p_0_in[7]
    SLICE_X33Y53         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.828    -0.735    design_1_i/PWM_0/inst/clk
    SLICE_X33Y53         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[7]/C
                         clock pessimism              0.233    -0.501    
    SLICE_X33Y53         FDRE (Hold_fdre_C_D)         0.092    -0.409    design_1_i/PWM_0/inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.209ns (61.917%)  route 0.129ns (38.083%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.559    -0.501    design_1_i/PWM_0/inst/clk
    SLICE_X32Y53         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.337 r  design_1_i/PWM_0/inst/counter_reg[5]/Q
                         net (fo=10, routed)          0.129    -0.209    design_1_i/PWM_0/inst/counter_reg_n_0_[5]
    SLICE_X33Y53         LUT6 (Prop_lut6_I1_O)        0.045    -0.164 r  design_1_i/PWM_0/inst/counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.164    design_1_i/PWM_0/inst/p_0_in[6]
    SLICE_X33Y53         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.828    -0.735    design_1_i/PWM_0/inst/clk
    SLICE_X33Y53         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[6]/C
                         clock pessimism              0.246    -0.488    
    SLICE_X33Y53         FDRE (Hold_fdre_C_D)         0.092    -0.396    design_1_i/PWM_0/inst/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.227ns (69.622%)  route 0.099ns (30.378%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.560    -0.500    design_1_i/PWM_0/inst/clk
    SLICE_X33Y52         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDRE (Prop_fdre_C_Q)         0.128    -0.372 r  design_1_i/PWM_0/inst/counter_reg[1]/Q
                         net (fo=11, routed)          0.099    -0.273    design_1_i/PWM_0/inst/counter_reg_n_0_[1]
    SLICE_X33Y52         LUT6 (Prop_lut6_I1_O)        0.099    -0.174 r  design_1_i/PWM_0/inst/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.174    design_1_i/PWM_0/inst/p_0_in[2]
    SLICE_X33Y52         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.829    -0.734    design_1_i/PWM_0/inst/clk
    SLICE_X33Y52         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[2]/C
                         clock pessimism              0.233    -0.500    
    SLICE_X33Y52         FDRE (Hold_fdre_C_D)         0.092    -0.408    design_1_i/PWM_0/inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.478%)  route 0.168ns (47.522%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.560    -0.500    design_1_i/PWM_0/inst/clk
    SLICE_X33Y52         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  design_1_i/PWM_0/inst/counter_reg[0]/Q
                         net (fo=12, routed)          0.168    -0.191    design_1_i/PWM_0/inst/counter_reg_n_0_[0]
    SLICE_X33Y52         LUT5 (Prop_lut5_I1_O)        0.045    -0.146 r  design_1_i/PWM_0/inst/counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.146    design_1_i/PWM_0/inst/p_0_in[3]
    SLICE_X33Y52         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.829    -0.734    design_1_i/PWM_0/inst/clk
    SLICE_X33Y52         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[3]/C
                         clock pessimism              0.233    -0.500    
    SLICE_X33Y52         FDRE (Hold_fdre_C_D)         0.092    -0.408    design_1_i/PWM_0/inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.209ns (50.054%)  route 0.209ns (49.946%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.559    -0.501    design_1_i/PWM_0/inst/clk
    SLICE_X32Y53         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.337 r  design_1_i/PWM_0/inst/counter_reg[5]/Q
                         net (fo=10, routed)          0.209    -0.129    design_1_i/PWM_0/inst/counter_reg_n_0_[5]
    SLICE_X32Y53         LUT5 (Prop_lut5_I4_O)        0.045    -0.084 r  design_1_i/PWM_0/inst/counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.084    design_1_i/PWM_0/inst/p_0_in[5]
    SLICE_X32Y53         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.828    -0.735    design_1_i/PWM_0/inst/clk
    SLICE_X32Y53         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[5]/C
                         clock pessimism              0.233    -0.501    
    SLICE_X32Y53         FDRE (Hold_fdre_C_D)         0.120    -0.381    design_1_i/PWM_0/inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.187ns (42.362%)  route 0.254ns (57.638%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.560    -0.500    design_1_i/PWM_0/inst/clk
    SLICE_X33Y52         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  design_1_i/PWM_0/inst/counter_reg[0]/Q
                         net (fo=12, routed)          0.254    -0.105    design_1_i/PWM_0/inst/counter_reg_n_0_[0]
    SLICE_X33Y52         LUT5 (Prop_lut5_I0_O)        0.046    -0.059 r  design_1_i/PWM_0/inst/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.059    design_1_i/PWM_0/inst/p_0_in[1]
    SLICE_X33Y52         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.829    -0.734    design_1_i/PWM_0/inst/clk
    SLICE_X33Y52         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[1]/C
                         clock pessimism              0.233    -0.500    
    SLICE_X33Y52         FDRE (Hold_fdre_C_D)         0.107    -0.393    design_1_i/PWM_0/inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.186ns (42.231%)  route 0.254ns (57.769%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.560    -0.500    design_1_i/PWM_0/inst/clk
    SLICE_X33Y52         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.359 f  design_1_i/PWM_0/inst/counter_reg[0]/Q
                         net (fo=12, routed)          0.254    -0.105    design_1_i/PWM_0/inst/counter_reg_n_0_[0]
    SLICE_X33Y52         LUT4 (Prop_lut4_I3_O)        0.045    -0.060 r  design_1_i/PWM_0/inst/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.060    design_1_i/PWM_0/inst/p_0_in[0]
    SLICE_X33Y52         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.829    -0.734    design_1_i/PWM_0/inst/clk
    SLICE_X33Y52         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[0]/C
                         clock pessimism              0.233    -0.500    
    SLICE_X33Y52         FDRE (Hold_fdre_C_D)         0.091    -0.409    design_1_i/PWM_0/inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.306ns (57.033%)  route 0.231ns (42.967%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.559    -0.501    design_1_i/PWM_0/inst/clk
    SLICE_X32Y53         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.337 f  design_1_i/PWM_0/inst/counter_reg[8]/Q
                         net (fo=4, routed)           0.231    -0.107    design_1_i/PWM_0/inst/counter_reg_n_0_[8]
    SLICE_X34Y52         LUT4 (Prop_lut4_I3_O)        0.045    -0.062 r  design_1_i/PWM_0/inst/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000    -0.062    design_1_i/PWM_0/inst/i__carry__0_i_1_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.097     0.035 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__1/i__carry__0/CO[0]
                         net (fo=1, routed)           0.000     0.035    design_1_i/PWM_0/inst/rgb_led_tri_o0
    SLICE_X34Y52         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.830    -0.733    design_1_i/PWM_0/inst/clk
    SLICE_X34Y52         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/C
                         clock pessimism              0.268    -0.464    
    SLICE_X34Y52         FDRE (Hold_fdre_C_D)         0.129    -0.335    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                           0.035    
  -------------------------------------------------------------------
                         slack                                  0.371    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         12.500      10.345     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         12.500      11.251     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X33Y52     design_1_i/PWM_0/inst/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X33Y52     design_1_i/PWM_0/inst/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X33Y52     design_1_i/PWM_0/inst/counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X33Y52     design_1_i/PWM_0/inst/counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X33Y53     design_1_i/PWM_0/inst/counter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X32Y53     design_1_i/PWM_0/inst/counter_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X33Y53     design_1_i/PWM_0/inst/counter_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X33Y53     design_1_i/PWM_0/inst/counter_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       12.500      200.860    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X36Y51     design_1_i/PWM_0/inst/temp2_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X37Y51     design_1_i/PWM_0/inst/temp2_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X37Y51     design_1_i/PWM_0/inst/temp2_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X37Y51     design_1_i/PWM_0/inst/temp2_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X37Y51     design_1_i/PWM_0/inst/temp2_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X37Y51     design_1_i/PWM_0/inst/temp2_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X37Y51     design_1_i/PWM_0/inst/temp2_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X36Y51     design_1_i/PWM_0/inst/temp2_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X36Y52     design_1_i/PWM_0/inst/temp3_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X37Y53     design_1_i/PWM_0/inst/temp3_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X33Y52     design_1_i/PWM_0/inst/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X33Y52     design_1_i/PWM_0/inst/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X33Y52     design_1_i/PWM_0/inst/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X33Y52     design_1_i/PWM_0/inst/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X33Y53     design_1_i/PWM_0/inst/counter_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X32Y53     design_1_i/PWM_0/inst/counter_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X33Y53     design_1_i/PWM_0/inst/counter_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X33Y53     design_1_i/PWM_0/inst/counter_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X32Y53     design_1_i/PWM_0/inst/counter_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X36Y51     design_1_i/PWM_0/inst/temp2_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y18   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.795ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.795ns  (required time - arrival time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/G_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.002ns  (logic 2.363ns (33.747%)  route 4.639ns (66.253%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 11.156 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=78, routed)          1.756    -0.602    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X36Y49         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.419    -0.183 r  design_1_i/hsv_to_rgb_0/inst/G_reg[2]/Q
                         net (fo=6, routed)           2.131     1.947    design_1_i/PWM_0/inst/G[2]
    SLICE_X36Y51         LUT6 (Prop_lut6_I0_O)        0.299     2.246 r  design_1_i/PWM_0/inst/counter3_carry_i_3/O
                         net (fo=1, routed)           0.000     2.246    design_1_i/PWM_0/inst/counter3_carry_i_3_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     2.782 r  design_1_i/PWM_0/inst/counter3_carry/CO[2]
                         net (fo=9, routed)           1.409     4.191    design_1_i/PWM_0/inst/counter3
    SLICE_X33Y52         LUT3 (Prop_lut3_I0_O)        0.313     4.504 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=52, routed)          1.100     5.604    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X35Y51         LUT5 (Prop_lut5_I4_O)        0.124     5.728 r  design_1_i/PWM_0/inst/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000     5.728    design_1_i/PWM_0/inst/i__carry_i_5__0_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.129 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.129    design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__0/i__carry_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.400 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.000     6.400    design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__0/i__carry__0_n_3
    SLICE_X35Y52         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.488    11.156    design_1_i/PWM_0/inst/clk
    SLICE_X35Y52         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/C
                         clock pessimism              0.303    11.459    
                         clock uncertainty           -0.310    11.149    
    SLICE_X35Y52         FDRE (Setup_fdre_C_D)        0.046    11.195    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]
  -------------------------------------------------------------------
                         required time                         11.195    
                         arrival time                          -6.400    
  -------------------------------------------------------------------
                         slack                                  4.795    

Slack (MET) :             4.867ns  (required time - arrival time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/G_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.978ns  (logic 2.321ns (33.261%)  route 4.657ns (66.739%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 11.156 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=78, routed)          1.756    -0.602    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X36Y49         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.419    -0.183 r  design_1_i/hsv_to_rgb_0/inst/G_reg[2]/Q
                         net (fo=6, routed)           2.131     1.947    design_1_i/PWM_0/inst/G[2]
    SLICE_X36Y51         LUT6 (Prop_lut6_I0_O)        0.299     2.246 r  design_1_i/PWM_0/inst/counter3_carry_i_3/O
                         net (fo=1, routed)           0.000     2.246    design_1_i/PWM_0/inst/counter3_carry_i_3_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     2.782 r  design_1_i/PWM_0/inst/counter3_carry/CO[2]
                         net (fo=9, routed)           1.409     4.191    design_1_i/PWM_0/inst/counter3
    SLICE_X33Y52         LUT3 (Prop_lut3_I0_O)        0.313     4.504 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=52, routed)          1.118     5.622    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X34Y51         LUT5 (Prop_lut5_I4_O)        0.124     5.746 r  design_1_i/PWM_0/inst/i__carry_i_5/O
                         net (fo=1, routed)           0.000     5.746    design_1_i/PWM_0/inst/i__carry_i_5_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.122 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.122    design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__1/i__carry_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.376 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__1/i__carry__0/CO[0]
                         net (fo=1, routed)           0.000     6.376    design_1_i/PWM_0/inst/rgb_led_tri_o0
    SLICE_X34Y52         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.488    11.156    design_1_i/PWM_0/inst/clk
    SLICE_X34Y52         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/C
                         clock pessimism              0.303    11.459    
                         clock uncertainty           -0.310    11.149    
    SLICE_X34Y52         FDRE (Setup_fdre_C_D)        0.094    11.243    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]
  -------------------------------------------------------------------
                         required time                         11.243    
                         arrival time                          -6.376    
  -------------------------------------------------------------------
                         slack                                  4.867    

Slack (MET) :             4.974ns  (required time - arrival time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/G_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.822ns  (logic 2.363ns (34.638%)  route 4.459ns (65.362%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 11.155 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=78, routed)          1.756    -0.602    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X36Y49         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.419    -0.183 r  design_1_i/hsv_to_rgb_0/inst/G_reg[2]/Q
                         net (fo=6, routed)           2.131     1.947    design_1_i/PWM_0/inst/G[2]
    SLICE_X36Y51         LUT6 (Prop_lut6_I0_O)        0.299     2.246 r  design_1_i/PWM_0/inst/counter3_carry_i_3/O
                         net (fo=1, routed)           0.000     2.246    design_1_i/PWM_0/inst/counter3_carry_i_3_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     2.782 r  design_1_i/PWM_0/inst/counter3_carry/CO[2]
                         net (fo=9, routed)           1.409     4.191    design_1_i/PWM_0/inst/counter3
    SLICE_X33Y52         LUT3 (Prop_lut3_I0_O)        0.313     4.504 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=52, routed)          0.920     5.424    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X35Y53         LUT5 (Prop_lut5_I4_O)        0.124     5.548 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_carry_i_5/O
                         net (fo=1, routed)           0.000     5.548    design_1_i/PWM_0/inst/rgb_led_tri_o0_carry_i_5_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.949 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.949    design_1_i/PWM_0/inst/rgb_led_tri_o0_carry_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.220 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_carry__0/CO[0]
                         net (fo=1, routed)           0.000     6.220    design_1_i/PWM_0/inst/rgb_led_tri_o0_carry__0_n_3
    SLICE_X35Y54         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.487    11.155    design_1_i/PWM_0/inst/clk
    SLICE_X35Y54         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/C
                         clock pessimism              0.303    11.458    
                         clock uncertainty           -0.310    11.148    
    SLICE_X35Y54         FDRE (Setup_fdre_C_D)        0.046    11.194    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]
  -------------------------------------------------------------------
                         required time                         11.194    
                         arrival time                          -6.220    
  -------------------------------------------------------------------
                         slack                                  4.974    

Slack (MET) :             5.404ns  (required time - arrival time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/G_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp2_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.217ns  (logic 1.567ns (25.205%)  route 4.650ns (74.795%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 11.231 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=78, routed)          1.756    -0.602    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X36Y49         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.419    -0.183 r  design_1_i/hsv_to_rgb_0/inst/G_reg[2]/Q
                         net (fo=6, routed)           2.131     1.947    design_1_i/PWM_0/inst/G[2]
    SLICE_X36Y51         LUT6 (Prop_lut6_I0_O)        0.299     2.246 r  design_1_i/PWM_0/inst/counter3_carry_i_3/O
                         net (fo=1, routed)           0.000     2.246    design_1_i/PWM_0/inst/counter3_carry_i_3_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     2.782 r  design_1_i/PWM_0/inst/counter3_carry/CO[2]
                         net (fo=9, routed)           1.409     4.191    design_1_i/PWM_0/inst/counter3
    SLICE_X33Y52         LUT3 (Prop_lut3_I0_O)        0.313     4.504 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=52, routed)          1.111     5.615    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X37Y51         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.563    11.231    design_1_i/PWM_0/inst/clk
    SLICE_X37Y51         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[1]/C
                         clock pessimism              0.303    11.534    
                         clock uncertainty           -0.310    11.224    
    SLICE_X37Y51         FDRE (Setup_fdre_C_CE)      -0.205    11.019    design_1_i/PWM_0/inst/temp2_reg[1]
  -------------------------------------------------------------------
                         required time                         11.019    
                         arrival time                          -5.615    
  -------------------------------------------------------------------
                         slack                                  5.404    

Slack (MET) :             5.404ns  (required time - arrival time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/G_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp2_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.217ns  (logic 1.567ns (25.205%)  route 4.650ns (74.795%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 11.231 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=78, routed)          1.756    -0.602    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X36Y49         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.419    -0.183 r  design_1_i/hsv_to_rgb_0/inst/G_reg[2]/Q
                         net (fo=6, routed)           2.131     1.947    design_1_i/PWM_0/inst/G[2]
    SLICE_X36Y51         LUT6 (Prop_lut6_I0_O)        0.299     2.246 r  design_1_i/PWM_0/inst/counter3_carry_i_3/O
                         net (fo=1, routed)           0.000     2.246    design_1_i/PWM_0/inst/counter3_carry_i_3_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     2.782 r  design_1_i/PWM_0/inst/counter3_carry/CO[2]
                         net (fo=9, routed)           1.409     4.191    design_1_i/PWM_0/inst/counter3
    SLICE_X33Y52         LUT3 (Prop_lut3_I0_O)        0.313     4.504 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=52, routed)          1.111     5.615    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X37Y51         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.563    11.231    design_1_i/PWM_0/inst/clk
    SLICE_X37Y51         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[2]/C
                         clock pessimism              0.303    11.534    
                         clock uncertainty           -0.310    11.224    
    SLICE_X37Y51         FDRE (Setup_fdre_C_CE)      -0.205    11.019    design_1_i/PWM_0/inst/temp2_reg[2]
  -------------------------------------------------------------------
                         required time                         11.019    
                         arrival time                          -5.615    
  -------------------------------------------------------------------
                         slack                                  5.404    

Slack (MET) :             5.404ns  (required time - arrival time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/G_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp2_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.217ns  (logic 1.567ns (25.205%)  route 4.650ns (74.795%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 11.231 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=78, routed)          1.756    -0.602    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X36Y49         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.419    -0.183 r  design_1_i/hsv_to_rgb_0/inst/G_reg[2]/Q
                         net (fo=6, routed)           2.131     1.947    design_1_i/PWM_0/inst/G[2]
    SLICE_X36Y51         LUT6 (Prop_lut6_I0_O)        0.299     2.246 r  design_1_i/PWM_0/inst/counter3_carry_i_3/O
                         net (fo=1, routed)           0.000     2.246    design_1_i/PWM_0/inst/counter3_carry_i_3_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     2.782 r  design_1_i/PWM_0/inst/counter3_carry/CO[2]
                         net (fo=9, routed)           1.409     4.191    design_1_i/PWM_0/inst/counter3
    SLICE_X33Y52         LUT3 (Prop_lut3_I0_O)        0.313     4.504 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=52, routed)          1.111     5.615    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X37Y51         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.563    11.231    design_1_i/PWM_0/inst/clk
    SLICE_X37Y51         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[3]/C
                         clock pessimism              0.303    11.534    
                         clock uncertainty           -0.310    11.224    
    SLICE_X37Y51         FDRE (Setup_fdre_C_CE)      -0.205    11.019    design_1_i/PWM_0/inst/temp2_reg[3]
  -------------------------------------------------------------------
                         required time                         11.019    
                         arrival time                          -5.615    
  -------------------------------------------------------------------
                         slack                                  5.404    

Slack (MET) :             5.404ns  (required time - arrival time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/G_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp2_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.217ns  (logic 1.567ns (25.205%)  route 4.650ns (74.795%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 11.231 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=78, routed)          1.756    -0.602    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X36Y49         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.419    -0.183 r  design_1_i/hsv_to_rgb_0/inst/G_reg[2]/Q
                         net (fo=6, routed)           2.131     1.947    design_1_i/PWM_0/inst/G[2]
    SLICE_X36Y51         LUT6 (Prop_lut6_I0_O)        0.299     2.246 r  design_1_i/PWM_0/inst/counter3_carry_i_3/O
                         net (fo=1, routed)           0.000     2.246    design_1_i/PWM_0/inst/counter3_carry_i_3_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     2.782 r  design_1_i/PWM_0/inst/counter3_carry/CO[2]
                         net (fo=9, routed)           1.409     4.191    design_1_i/PWM_0/inst/counter3
    SLICE_X33Y52         LUT3 (Prop_lut3_I0_O)        0.313     4.504 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=52, routed)          1.111     5.615    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X37Y51         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.563    11.231    design_1_i/PWM_0/inst/clk
    SLICE_X37Y51         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[4]/C
                         clock pessimism              0.303    11.534    
                         clock uncertainty           -0.310    11.224    
    SLICE_X37Y51         FDRE (Setup_fdre_C_CE)      -0.205    11.019    design_1_i/PWM_0/inst/temp2_reg[4]
  -------------------------------------------------------------------
                         required time                         11.019    
                         arrival time                          -5.615    
  -------------------------------------------------------------------
                         slack                                  5.404    

Slack (MET) :             5.404ns  (required time - arrival time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/G_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp2_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.217ns  (logic 1.567ns (25.205%)  route 4.650ns (74.795%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 11.231 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=78, routed)          1.756    -0.602    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X36Y49         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.419    -0.183 r  design_1_i/hsv_to_rgb_0/inst/G_reg[2]/Q
                         net (fo=6, routed)           2.131     1.947    design_1_i/PWM_0/inst/G[2]
    SLICE_X36Y51         LUT6 (Prop_lut6_I0_O)        0.299     2.246 r  design_1_i/PWM_0/inst/counter3_carry_i_3/O
                         net (fo=1, routed)           0.000     2.246    design_1_i/PWM_0/inst/counter3_carry_i_3_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     2.782 r  design_1_i/PWM_0/inst/counter3_carry/CO[2]
                         net (fo=9, routed)           1.409     4.191    design_1_i/PWM_0/inst/counter3
    SLICE_X33Y52         LUT3 (Prop_lut3_I0_O)        0.313     4.504 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=52, routed)          1.111     5.615    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X37Y51         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.563    11.231    design_1_i/PWM_0/inst/clk
    SLICE_X37Y51         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[5]/C
                         clock pessimism              0.303    11.534    
                         clock uncertainty           -0.310    11.224    
    SLICE_X37Y51         FDRE (Setup_fdre_C_CE)      -0.205    11.019    design_1_i/PWM_0/inst/temp2_reg[5]
  -------------------------------------------------------------------
                         required time                         11.019    
                         arrival time                          -5.615    
  -------------------------------------------------------------------
                         slack                                  5.404    

Slack (MET) :             5.404ns  (required time - arrival time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/G_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp2_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.217ns  (logic 1.567ns (25.205%)  route 4.650ns (74.795%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 11.231 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=78, routed)          1.756    -0.602    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X36Y49         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.419    -0.183 r  design_1_i/hsv_to_rgb_0/inst/G_reg[2]/Q
                         net (fo=6, routed)           2.131     1.947    design_1_i/PWM_0/inst/G[2]
    SLICE_X36Y51         LUT6 (Prop_lut6_I0_O)        0.299     2.246 r  design_1_i/PWM_0/inst/counter3_carry_i_3/O
                         net (fo=1, routed)           0.000     2.246    design_1_i/PWM_0/inst/counter3_carry_i_3_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     2.782 r  design_1_i/PWM_0/inst/counter3_carry/CO[2]
                         net (fo=9, routed)           1.409     4.191    design_1_i/PWM_0/inst/counter3
    SLICE_X33Y52         LUT3 (Prop_lut3_I0_O)        0.313     4.504 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=52, routed)          1.111     5.615    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X37Y51         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.563    11.231    design_1_i/PWM_0/inst/clk
    SLICE_X37Y51         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[6]/C
                         clock pessimism              0.303    11.534    
                         clock uncertainty           -0.310    11.224    
    SLICE_X37Y51         FDRE (Setup_fdre_C_CE)      -0.205    11.019    design_1_i/PWM_0/inst/temp2_reg[6]
  -------------------------------------------------------------------
                         required time                         11.019    
                         arrival time                          -5.615    
  -------------------------------------------------------------------
                         slack                                  5.404    

Slack (MET) :             5.526ns  (required time - arrival time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/G_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.019ns  (logic 1.567ns (26.036%)  route 4.452ns (73.964%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 11.155 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=78, routed)          1.756    -0.602    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X36Y49         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.419    -0.183 r  design_1_i/hsv_to_rgb_0/inst/G_reg[2]/Q
                         net (fo=6, routed)           2.131     1.947    design_1_i/PWM_0/inst/G[2]
    SLICE_X36Y51         LUT6 (Prop_lut6_I0_O)        0.299     2.246 r  design_1_i/PWM_0/inst/counter3_carry_i_3/O
                         net (fo=1, routed)           0.000     2.246    design_1_i/PWM_0/inst/counter3_carry_i_3_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     2.782 r  design_1_i/PWM_0/inst/counter3_carry/CO[2]
                         net (fo=9, routed)           1.409     4.191    design_1_i/PWM_0/inst/counter3
    SLICE_X33Y52         LUT3 (Prop_lut3_I0_O)        0.313     4.504 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=52, routed)          0.912     5.416    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X35Y55         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.487    11.155    design_1_i/PWM_0/inst/clk
    SLICE_X35Y55         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[1]/C
                         clock pessimism              0.303    11.458    
                         clock uncertainty           -0.310    11.148    
    SLICE_X35Y55         FDRE (Setup_fdre_C_CE)      -0.205    10.943    design_1_i/PWM_0/inst/temp1_reg[1]
  -------------------------------------------------------------------
                         required time                         10.943    
                         arrival time                          -5.416    
  -------------------------------------------------------------------
                         slack                                  5.526    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/R_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.404ns (44.748%)  route 0.499ns (55.252%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=78, routed)          0.560    -0.500    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X34Y50         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.336 r  design_1_i/hsv_to_rgb_0/inst/R_reg[3]/Q
                         net (fo=6, routed)           0.499     0.163    design_1_i/PWM_0/inst/R[3]
    SLICE_X35Y53         LUT5 (Prop_lut5_I0_O)        0.045     0.208 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_carry_i_3/O
                         net (fo=1, routed)           0.000     0.208    design_1_i/PWM_0/inst/rgb_led_tri_o0_carry_i_3_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119     0.327 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.327    design_1_i/PWM_0/inst/rgb_led_tri_o0_carry_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.076     0.403 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_carry__0/CO[0]
                         net (fo=1, routed)           0.000     0.403    design_1_i/PWM_0/inst/rgb_led_tri_o0_carry__0_n_3
    SLICE_X35Y54         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.829    -0.734    design_1_i/PWM_0/inst/clk
    SLICE_X35Y54         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/C
                         clock pessimism              0.552    -0.182    
                         clock uncertainty            0.310     0.128    
    SLICE_X35Y54         FDRE (Hold_fdre_C_D)         0.100     0.228    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.228    
                         arrival time                           0.403    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/G_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.141ns (15.786%)  route 0.752ns (84.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=78, routed)          0.587    -0.473    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X36Y50         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  design_1_i/hsv_to_rgb_0/inst/G_reg[5]/Q
                         net (fo=6, routed)           0.752     0.420    design_1_i/PWM_0/inst/G[5]
    SLICE_X37Y51         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.857    -0.706    design_1_i/PWM_0/inst/clk
    SLICE_X37Y51         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[5]/C
                         clock pessimism              0.552    -0.154    
                         clock uncertainty            0.310     0.156    
    SLICE_X37Y51         FDRE (Hold_fdre_C_D)         0.075     0.231    design_1_i/PWM_0/inst/temp2_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.231    
                         arrival time                           0.420    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/R_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.164ns (18.293%)  route 0.733ns (81.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=78, routed)          0.560    -0.500    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X34Y50         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.336 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]/Q
                         net (fo=6, routed)           0.733     0.396    design_1_i/PWM_0/inst/R[5]
    SLICE_X34Y55         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.829    -0.734    design_1_i/PWM_0/inst/clk
    SLICE_X34Y55         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[5]/C
                         clock pessimism              0.552    -0.182    
                         clock uncertainty            0.310     0.128    
    SLICE_X34Y55         FDRE (Hold_fdre_C_D)         0.063     0.191    design_1_i/PWM_0/inst/temp1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.191    
                         arrival time                           0.396    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/B_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.128ns (14.910%)  route 0.730ns (85.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=78, routed)          0.587    -0.473    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X37Y50         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.128    -0.345 r  design_1_i/hsv_to_rgb_0/inst/B_reg[4]/Q
                         net (fo=6, routed)           0.730     0.385    design_1_i/PWM_0/inst/B[4]
    SLICE_X36Y53         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.856    -0.707    design_1_i/PWM_0/inst/clk
    SLICE_X36Y53         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[4]/C
                         clock pessimism              0.552    -0.155    
                         clock uncertainty            0.310     0.155    
    SLICE_X36Y53         FDRE (Hold_fdre_C_D)         0.013     0.168    design_1_i/PWM_0/inst/temp3_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.168    
                         arrival time                           0.385    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/B_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.128ns (14.609%)  route 0.748ns (85.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=78, routed)          0.587    -0.473    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X37Y50         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.128    -0.345 r  design_1_i/hsv_to_rgb_0/inst/B_reg[6]/Q
                         net (fo=6, routed)           0.748     0.403    design_1_i/PWM_0/inst/B[6]
    SLICE_X36Y53         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.856    -0.707    design_1_i/PWM_0/inst/clk
    SLICE_X36Y53         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[6]/C
                         clock pessimism              0.552    -0.155    
                         clock uncertainty            0.310     0.155    
    SLICE_X36Y53         FDRE (Hold_fdre_C_D)         0.019     0.174    design_1_i/PWM_0/inst/temp3_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.174    
                         arrival time                           0.403    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/R_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.148ns (16.958%)  route 0.725ns (83.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=78, routed)          0.559    -0.501    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X34Y53         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDRE (Prop_fdre_C_Q)         0.148    -0.353 r  design_1_i/hsv_to_rgb_0/inst/R_reg[2]/Q
                         net (fo=6, routed)           0.725     0.371    design_1_i/PWM_0/inst/R[2]
    SLICE_X35Y55         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.829    -0.734    design_1_i/PWM_0/inst/clk
    SLICE_X35Y55         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[2]/C
                         clock pessimism              0.552    -0.182    
                         clock uncertainty            0.310     0.128    
    SLICE_X35Y55         FDRE (Hold_fdre_C_D)         0.012     0.140    design_1_i/PWM_0/inst/temp1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.140    
                         arrival time                           0.371    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/R_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.949ns  (logic 0.164ns (17.280%)  route 0.785ns (82.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=78, routed)          0.559    -0.501    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X34Y53         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.337 r  design_1_i/hsv_to_rgb_0/inst/R_reg[1]/Q
                         net (fo=6, routed)           0.785     0.448    design_1_i/PWM_0/inst/R[1]
    SLICE_X35Y55         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.829    -0.734    design_1_i/PWM_0/inst/clk
    SLICE_X35Y55         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[1]/C
                         clock pessimism              0.552    -0.182    
                         clock uncertainty            0.310     0.128    
    SLICE_X35Y55         FDRE (Hold_fdre_C_D)         0.070     0.198    design_1_i/PWM_0/inst/temp1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.198    
                         arrival time                           0.448    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/B_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.950ns  (logic 0.141ns (14.837%)  route 0.809ns (85.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=78, routed)          0.587    -0.473    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X37Y50         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  design_1_i/hsv_to_rgb_0/inst/B_reg[3]/Q
                         net (fo=6, routed)           0.809     0.477    design_1_i/PWM_0/inst/B[3]
    SLICE_X36Y53         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.856    -0.707    design_1_i/PWM_0/inst/clk
    SLICE_X36Y53         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[3]/C
                         clock pessimism              0.552    -0.155    
                         clock uncertainty            0.310     0.155    
    SLICE_X36Y53         FDRE (Hold_fdre_C_D)         0.070     0.225    design_1_i/PWM_0/inst/temp3_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.225    
                         arrival time                           0.477    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/R_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.148ns (16.521%)  route 0.748ns (83.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=78, routed)          0.559    -0.501    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X34Y53         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDRE (Prop_fdre_C_Q)         0.148    -0.353 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]/Q
                         net (fo=6, routed)           0.748     0.395    design_1_i/PWM_0/inst/R[7]
    SLICE_X34Y55         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.829    -0.734    design_1_i/PWM_0/inst/clk
    SLICE_X34Y55         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[7]/C
                         clock pessimism              0.552    -0.182    
                         clock uncertainty            0.310     0.128    
    SLICE_X34Y55         FDRE (Hold_fdre_C_D)         0.010     0.138    design_1_i/PWM_0/inst/temp1_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.138    
                         arrival time                           0.395    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/R_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.148ns (16.137%)  route 0.769ns (83.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=78, routed)          0.560    -0.500    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X34Y50         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.148    -0.352 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]/Q
                         net (fo=6, routed)           0.769     0.417    design_1_i/PWM_0/inst/R[6]
    SLICE_X34Y54         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.829    -0.734    design_1_i/PWM_0/inst/clk
    SLICE_X34Y54         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[6]/C
                         clock pessimism              0.552    -0.182    
                         clock uncertainty            0.310     0.128    
    SLICE_X34Y54         FDRE (Hold_fdre_C_D)         0.030     0.158    design_1_i/PWM_0/inst/temp1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.158    
                         arrival time                           0.417    
  -------------------------------------------------------------------
                         slack                                  0.259    





