INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sources_1/imports/Assets/sp_class.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sp_class
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sources_1/imports/Assets/sp_class_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sp_class_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
