#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Apr  6 19:45:35 2024
# Process ID: 28700
# Current directory: C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.runs/synth_1
# Command line: vivado.exe -log display_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source display_top.tcl
# Log file: C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.runs/synth_1/display_top.vds
# Journal file: C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source display_top.tcl -notrace
Command: synth_design -top display_top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23868 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 402.922 ; gain = 146.301
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'display_top' [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/display_top.v:1]
	Parameter idle bound to: 3'b001 
	Parameter gameover bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'debounce' [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/debounce.v:23]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (1#1) [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/debounce.v:23]
INFO: [Synth 8-6157] synthesizing module 'mini_game' [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/mini_game.v:3]
	Parameter blink_frequency bound to: 24999999 - type: integer 
	Parameter gen_interval bound to: 199999999 - type: integer 
	Parameter gen_range bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'flexible_clock' [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/flexible_clock.v:3]
INFO: [Synth 8-6155] done synthesizing module 'flexible_clock' (2#1) [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/flexible_clock.v:3]
INFO: [Synth 8-6157] synthesizing module 'seg_display' [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/seg_display.v:3]
	Parameter max_no_of_random_nums bound to: 20 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/seg_display.v:21]
WARNING: [Synth 8-567] referenced signal 'sw14' should be on the sensitivity list [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/seg_display.v:18]
WARNING: [Synth 8-567] referenced signal 'reset' should be on the sensitivity list [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/seg_display.v:18]
WARNING: [Synth 8-567] referenced signal 'num' should be on the sensitivity list [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/seg_display.v:18]
WARNING: [Synth 8-567] referenced signal 'counter' should be on the sensitivity list [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/seg_display.v:18]
INFO: [Synth 8-6155] done synthesizing module 'seg_display' (3#1) [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/seg_display.v:3]
INFO: [Synth 8-6155] done synthesizing module 'mini_game' (4#1) [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/mini_game.v:3]
WARNING: [Synth 8-350] instance 'play_mini_game' of module 'mini_game' requires 7 connections, but only 6 given [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/display_top.v:82]
INFO: [Synth 8-6157] synthesizing module 'mini_game_score' [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/mini_game_score.v:3]
	Parameter waiting bound to: 1'b0 
	Parameter respawn bound to: 1'b1 
WARNING: [Synth 8-6014] Unused sequential element state_reg_reg was removed.  [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/mini_game_score.v:18]
WARNING: [Synth 8-3848] Net new_score_next in module/entity mini_game_score does not have driver. [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/mini_game_score.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mini_game_score' (5#1) [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/mini_game_score.v:3]
INFO: [Synth 8-6157] synthesizing module 'vga_sync' [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/vga_sync.v:1]
	Parameter HORIZONTAL_DISPLAY bound to: 640 - type: integer 
	Parameter HORIZONTAL_LEFT_BORDER bound to: 48 - type: integer 
	Parameter HORIZONTAL_RIGHT_BORDER bound to: 16 - type: integer 
	Parameter HORIZONTAL_RETRACE bound to: 96 - type: integer 
	Parameter HORIZONTAL_MAX bound to: 799 - type: integer 
	Parameter START_HORIZONTAL_RETRACE bound to: 656 - type: integer 
	Parameter END_HORIZONTAL_RETRACE bound to: 751 - type: integer 
	Parameter VERTICAL_DISPLAY bound to: 480 - type: integer 
	Parameter VERTICAL_TOP_BORDER bound to: 10 - type: integer 
	Parameter VERTICAL_BOTTOM_BORDER bound to: 33 - type: integer 
	Parameter VERTICAL_RETRACE bound to: 2 - type: integer 
	Parameter VERTICAL_MAX bound to: 524 - type: integer 
	Parameter START_VERTICAL_RETRACE bound to: 513 - type: integer 
	Parameter END_VERTICAL_RETRACE bound to: 514 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_sync' (6#1) [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/vga_sync.v:1]
INFO: [Synth 8-6157] synthesizing module 'mario_sprite' [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/mario_sprite.v:1]
	Parameter MAX_X bound to: 640 - type: integer 
	Parameter MAX_Y bound to: 480 - type: integer 
	Parameter MIN_Y bound to: 16 - type: integer 
	Parameter T_W bound to: 16 - type: integer 
	Parameter T_H bound to: 16 - type: integer 
	Parameter X_MAX bound to: 16 - type: integer 
	Parameter X_D bound to: 0 - type: integer 
	Parameter LEFT bound to: 0 - type: integer 
	Parameter RIGHT bound to: 1 - type: integer 
	Parameter no_dir bound to: 2'b00 
	Parameter left bound to: 2'b01 
	Parameter right bound to: 2'b10 
	Parameter TIME_START_X bound to: 800000 - type: integer 
	Parameter TIME_STEP_X bound to: 6000 - type: integer 
	Parameter TIME_MIN_X bound to: 500000 - type: integer 
	Parameter standing bound to: 3'b000 
	Parameter walking bound to: 3'b001 
	Parameter jump_up bound to: 3'b010 
	Parameter jump_extra bound to: 3'b011 
	Parameter jump_down bound to: 3'b100 
	Parameter TIME_START_Y bound to: 100000 - type: integer 
	Parameter TIME_STEP_Y bound to: 8000 - type: integer 
	Parameter TIME_MAX_Y bound to: 600000 - type: integer 
	Parameter TIME_TERM_Y bound to: 250000 - type: integer 
	Parameter BEGIN_COUNT_EXTRA bound to: 450000 - type: integer 
	Parameter TILE_1_MAX bound to: 7000000 - type: integer 
	Parameter TILE_2_MAX bound to: 14000000 - type: integer 
	Parameter WALK_T_MAX bound to: 21000000 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/mario_sprite.v:136]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/mario_sprite.v:312]
INFO: [Synth 8-6157] synthesizing module 'mario_rom' [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/mario_rom.v:1]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/mario_rom.v:12]
INFO: [Synth 8-6155] done synthesizing module 'mario_rom' (7#1) [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/mario_rom.v:1]
INFO: [Synth 8-6157] synthesizing module 'mario_damaged_rom' [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/mario_damaged_rom.v:1]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/mario_damaged_rom.v:12]
INFO: [Synth 8-6155] done synthesizing module 'mario_damaged_rom' (8#1) [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/mario_damaged_rom.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mario_sprite' (9#1) [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/mario_sprite.v:1]
INFO: [Synth 8-6157] synthesizing module 'ghost_crazy' [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/ghost_crazy.v:1]
	Parameter MAX_X bound to: 640 - type: integer 
	Parameter MAX_Y bound to: 480 - type: integer 
	Parameter T_W bound to: 16 - type: integer 
	Parameter LEFT bound to: 0 - type: integer 
	Parameter RIGHT bound to: 1 - type: integer 
	Parameter TIME_MAX bound to: 4000000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ghost_crazy_rom' [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/ghost_crazy_rom.v:1]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/ghost_crazy_rom.v:12]
INFO: [Synth 8-6155] done synthesizing module 'ghost_crazy_rom' (10#1) [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/ghost_crazy_rom.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ghost_crazy' (11#1) [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/ghost_crazy.v:1]
INFO: [Synth 8-6157] synthesizing module 'ghost_top' [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/ghost_top.v:1]
	Parameter MAX_X bound to: 640 - type: integer 
	Parameter MAX_Y bound to: 480 - type: integer 
	Parameter T_W bound to: 16 - type: integer 
	Parameter LEFT bound to: 0 - type: integer 
	Parameter RIGHT bound to: 1 - type: integer 
	Parameter TIME_MAX bound to: 4600000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ghost_normal_rom' [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/ghost_normal_rom.v:1]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/ghost_normal_rom.v:12]
INFO: [Synth 8-226] default block is never used [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/ghost_normal_rom.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ghost_normal_rom' (12#1) [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/ghost_normal_rom.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ghost_top' (13#1) [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/ghost_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'ghost_bottom' [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/ghost_bottom.v:1]
	Parameter MAX_X bound to: 640 - type: integer 
	Parameter MAX_Y bound to: 480 - type: integer 
	Parameter T_W bound to: 16 - type: integer 
	Parameter LEFT bound to: 0 - type: integer 
	Parameter RIGHT bound to: 1 - type: integer 
	Parameter TIME_MAX bound to: 4600000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ghost_bottom' (14#1) [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/ghost_bottom.v:1]
INFO: [Synth 8-6157] synthesizing module 'platforms' [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/platforms.v:1]
	Parameter offset bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'walls_rom' [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/walls_rom.v:1]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/walls_rom.v:12]
INFO: [Synth 8-226] default block is never used [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/walls_rom.v:22]
INFO: [Synth 8-6155] done synthesizing module 'walls_rom' (15#1) [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/walls_rom.v:1]
INFO: [Synth 8-6157] synthesizing module 'blocks_rom' [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/blocks_rom.v:1]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/blocks_rom.v:12]
INFO: [Synth 8-6155] done synthesizing module 'blocks_rom' (16#1) [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/blocks_rom.v:1]
INFO: [Synth 8-6155] done synthesizing module 'platforms' (17#1) [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/platforms.v:1]
INFO: [Synth 8-6157] synthesizing module 'grounded' [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/grounded.v:1]
	Parameter MAX_X bound to: 640 - type: integer 
	Parameter MAX_Y bound to: 480 - type: integer 
	Parameter T_W bound to: 16 - type: integer 
	Parameter T_H bound to: 16 - type: integer 
	Parameter X_MAX bound to: 25 - type: integer 
	Parameter X_D bound to: 9 - type: integer 
	Parameter LA bound to: 19 - type: integer 
	Parameter LB bound to: 13 - type: integer 
	Parameter RA bound to: 11 - type: integer 
	Parameter RB bound to: 5 - type: integer 
	Parameter LEFT bound to: 0 - type: integer 
	Parameter RIGHT bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'grounded' (18#1) [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/grounded.v:1]
INFO: [Synth 8-6157] synthesizing module 'background_ghost_rom' [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/background_ghost_rom.v:1]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/background_ghost_rom.v:12]
INFO: [Synth 8-226] default block is never used [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/background_ghost_rom.v:22]
INFO: [Synth 8-6155] done synthesizing module 'background_ghost_rom' (19#1) [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/background_ghost_rom.v:1]
INFO: [Synth 8-6157] synthesizing module 'enemy_collision' [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/enemy_collision.v:1]
	Parameter LEFT bound to: 0 - type: integer 
	Parameter RIGHT bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'enemy_collision' (20#1) [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/enemy_collision.v:1]
INFO: [Synth 8-6157] synthesizing module 'coins' [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/coins.v:1]
	Parameter LEFT bound to: 0 - type: integer 
	Parameter RIGHT bound to: 1 - type: integer 
	Parameter waiting bound to: 1'b0 
	Parameter respawn bound to: 1'b1 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/coins.v:121]
INFO: [Synth 8-6157] synthesizing module 'coins_rom' [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/coins_rom.v:1]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/coins_rom.v:12]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/coins_rom.v:22]
INFO: [Synth 8-6155] done synthesizing module 'coins_rom' (21#1) [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/coins_rom.v:1]
INFO: [Synth 8-6155] done synthesizing module 'coins' (22#1) [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/coins.v:1]
INFO: [Synth 8-6157] synthesizing module 'score_display' [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/score_display.v:1]
INFO: [Synth 8-6157] synthesizing module 'binary2bcd' [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/binary2bcd.v:1]
	Parameter idle bound to: 1'b0 
	Parameter convert bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'binary2bcd' (23#1) [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/binary2bcd.v:1]
INFO: [Synth 8-6157] synthesizing module 'numbers_rom' [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/numbers_rom.v:1]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/numbers_rom.v:12]
INFO: [Synth 8-6155] done synthesizing module 'numbers_rom' (24#1) [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/numbers_rom.v:1]
WARNING: [Synth 8-6014] Unused sequential element decode_reg_reg was removed.  [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/score_display.v:32]
WARNING: [Synth 8-6014] Unused sequential element m_count_reg_reg was removed.  [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/score_display.v:42]
INFO: [Synth 8-6155] done synthesizing module 'score_display' (25#1) [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/score_display.v:1]
INFO: [Synth 8-6157] synthesizing module 'hearts_display' [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/hearts_display.v:1]
INFO: [Synth 8-6157] synthesizing module 'hearts_rom' [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/hearts_rom.v:1]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/hearts_rom.v:12]
INFO: [Synth 8-226] default block is never used [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/hearts_rom.v:22]
INFO: [Synth 8-6155] done synthesizing module 'hearts_rom' (26#1) [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/hearts_rom.v:1]
INFO: [Synth 8-6155] done synthesizing module 'hearts_display' (27#1) [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/hearts_display.v:1]
INFO: [Synth 8-6157] synthesizing module 'game_state_machine' [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/game_state_machine.v:1]
	Parameter init bound to: 3'b000 
	Parameter idle bound to: 3'b001 
	Parameter playing bound to: 3'b010 
	Parameter hit bound to: 3'b011 
	Parameter gameover bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/game_state_machine.v:64]
INFO: [Synth 8-6155] done synthesizing module 'game_state_machine' (28#1) [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/game_state_machine.v:1]
INFO: [Synth 8-6157] synthesizing module 'game_logo_display' [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/game_logo_display.v:1]
INFO: [Synth 8-6157] synthesizing module 'game_logo_rom' [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/game_logo_rom.v:1]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/game_logo_rom.v:12]
INFO: [Synth 8-6155] done synthesizing module 'game_logo_rom' (29#1) [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/game_logo_rom.v:1]
INFO: [Synth 8-6155] done synthesizing module 'game_logo_display' (30#1) [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/game_logo_display.v:1]
INFO: [Synth 8-6157] synthesizing module 'gameover_display' [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/gameover_display.v:1]
INFO: [Synth 8-6157] synthesizing module 'gameover_rom' [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/gameover_rom.v:1]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/gameover_rom.v:12]
INFO: [Synth 8-6155] done synthesizing module 'gameover_rom' (31#1) [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/gameover_rom.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gameover_display' (32#1) [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/gameover_display.v:1]
WARNING: [Synth 8-6014] Unused sequential element mini_game_start_reg was removed.  [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/display_top.v:75]
INFO: [Synth 8-6155] done synthesizing module 'display_top' (33#1) [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/display_top.v:1]
WARNING: [Synth 8-3331] design coins has unconnected port mini_game_led[13]
WARNING: [Synth 8-3331] design coins has unconnected port mini_game_led[12]
WARNING: [Synth 8-3331] design mini_game_score has unconnected port x[9]
WARNING: [Synth 8-3331] design mini_game_score has unconnected port x[8]
WARNING: [Synth 8-3331] design mini_game_score has unconnected port x[7]
WARNING: [Synth 8-3331] design mini_game_score has unconnected port x[6]
WARNING: [Synth 8-3331] design mini_game_score has unconnected port x[5]
WARNING: [Synth 8-3331] design mini_game_score has unconnected port x[4]
WARNING: [Synth 8-3331] design mini_game_score has unconnected port x[3]
WARNING: [Synth 8-3331] design mini_game_score has unconnected port x[2]
WARNING: [Synth 8-3331] design mini_game_score has unconnected port x[1]
WARNING: [Synth 8-3331] design mini_game_score has unconnected port x[0]
WARNING: [Synth 8-3331] design mini_game_score has unconnected port y[9]
WARNING: [Synth 8-3331] design mini_game_score has unconnected port y[8]
WARNING: [Synth 8-3331] design mini_game_score has unconnected port y[7]
WARNING: [Synth 8-3331] design mini_game_score has unconnected port y[6]
WARNING: [Synth 8-3331] design mini_game_score has unconnected port y[5]
WARNING: [Synth 8-3331] design mini_game_score has unconnected port y[4]
WARNING: [Synth 8-3331] design mini_game_score has unconnected port y[3]
WARNING: [Synth 8-3331] design mini_game_score has unconnected port y[2]
WARNING: [Synth 8-3331] design mini_game_score has unconnected port y[1]
WARNING: [Synth 8-3331] design mini_game_score has unconnected port y[0]
WARNING: [Synth 8-3331] design display_top has unconnected port data
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 664.395 ; gain = 407.773
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin play_mini_game:reset to constant 0 [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/display_top.v:82]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 664.395 ; gain = 407.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 664.395 ; gain = 407.773
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/constrs_1/imports/new/basys3.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/constrs_1/imports/new/basys3.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/constrs_1/imports/new/basys3.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/constrs_1/imports/new/basys3.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/constrs_1/imports/new/basys3.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/constrs_1/imports/new/basys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/constrs_1/imports/new/basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/display_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/display_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 897.539 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:39 . Memory (MB): peak = 897.539 ; gain = 640.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:39 . Memory (MB): peak = 897.539 ; gain = 640.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:39 . Memory (MB): peak = 897.539 ; gain = 640.918
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "stable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "slow_clk0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3936] Found unconnected internal register 'lfsr_state_reg' and it is trimmed from '16' to '15' bits. [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/mini_game.v:40]
INFO: [Synth 8-5544] ROM "mini_game_score_reg1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element row_reg_reg was removed.  [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/mario_rom.v:17]
WARNING: [Synth 8-6014] Unused sequential element col_reg_reg was removed.  [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/mario_rom.v:18]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/mario_rom.v:22]
WARNING: [Synth 8-6014] Unused sequential element row_reg_reg was removed.  [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/mario_damaged_rom.v:17]
WARNING: [Synth 8-6014] Unused sequential element col_reg_reg was removed.  [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/mario_damaged_rom.v:18]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/mario_damaged_rom.v:22]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/mario_sprite.v:136]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/mario_sprite.v:312]
INFO: [Synth 8-802] inferred FSM for state register 'x_state_reg_reg' in module 'mario_sprite'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_y_reg' in module 'mario_sprite'
INFO: [Synth 8-5546] ROM "x_start_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x_time_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "state_next_y" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "start_next_y" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "x_state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "x_state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "x_state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jumping_up" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next_y" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next_y" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next_y" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "x_start_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x_time_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "state_next_y" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "start_next_y" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "x_state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "x_state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "x_state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jumping_up" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next_y" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next_y" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next_y" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "head_on0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "torso_on0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dy" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jump_t_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/ghost_top.v:111]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/ghost_bottom.v:108]
WARNING: [Synth 8-6014] Unused sequential element row_reg_reg was removed.  [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/walls_rom.v:17]
WARNING: [Synth 8-6014] Unused sequential element col_reg_reg was removed.  [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/walls_rom.v:18]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/walls_rom.v:22]
WARNING: [Synth 8-6014] Unused sequential element row_reg_reg was removed.  [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/blocks_rom.v:17]
WARNING: [Synth 8-6014] Unused sequential element col_reg_reg was removed.  [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/blocks_rom.v:18]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/blocks_rom.v:22]
INFO: [Synth 8-5546] ROM "grounded_next" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element row_reg_reg was removed.  [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/background_ghost_rom.v:17]
WARNING: [Synth 8-6014] Unused sequential element col_reg_reg was removed.  [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/background_ghost_rom.v:18]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/background_ghost_rom.v:22]
WARNING: [Synth 8-6014] Unused sequential element row_reg_reg was removed.  [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/coins_rom.v:17]
WARNING: [Synth 8-6014] Unused sequential element col_reg_reg was removed.  [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/coins_rom.v:18]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/coins_rom.v:22]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'coins'
INFO: [Synth 8-5544] ROM "coin_x_next" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coin_x_next" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coins_on" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coin_type_offset2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element row_reg_reg was removed.  [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/numbers_rom.v:17]
WARNING: [Synth 8-6014] Unused sequential element col_reg_reg was removed.  [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/numbers_rom.v:18]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/numbers_rom.v:22]
WARNING: [Synth 8-6014] Unused sequential element row_reg_reg was removed.  [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/hearts_rom.v:17]
WARNING: [Synth 8-6014] Unused sequential element col_reg_reg was removed.  [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/hearts_rom.v:18]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/hearts_rom.v:22]
INFO: [Synth 8-802] inferred FSM for state register 'game_state_reg_reg' in module 'game_state_machine'
INFO: [Synth 8-5544] ROM "timeout_next" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "game_en_next" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "game_state_next" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element row_reg_reg was removed.  [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/game_logo_rom.v:17]
WARNING: [Synth 8-6014] Unused sequential element col_reg_reg was removed.  [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/game_logo_rom.v:18]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/game_logo_rom.v:22]
WARNING: [Synth 8-6014] Unused sequential element row_reg_reg was removed.  [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/gameover_rom.v:17]
WARNING: [Synth 8-6014] Unused sequential element col_reg_reg was removed.  [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/gameover_rom.v:18]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/gameover_rom.v:22]
INFO: [Synth 8-5544] ROM "game_over_mario" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'seg_reg' [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/seg_display.v:22]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  no_dir |                               00 |                               00
                   right |                               01 |                               10
                    left |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'x_state_reg_reg' using encoding 'sequential' in module 'mario_sprite'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                standing |                              000 |                              000
                 walking |                              001 |                              001
                 jump_up |                              010 |                              010
              jump_extra |                              011 |                              011
               jump_down |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_y_reg' using encoding 'sequential' in module 'mario_sprite'
WARNING: [Synth 8-327] inferring latch for variable 'color_data_reg' [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/coins_rom.v:24]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 waiting |                                0 |                               00
                 respawn |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'coins'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                              000 |                              000
                    idle |                              001 |                              001
                 playing |                              010 |                              010
                gameover |                              011 |                              100
                     hit |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'game_state_reg_reg' using encoding 'sequential' in module 'game_state_machine'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:16:20 ; elapsed = 00:19:17 . Memory (MB): peak = 897.539 ; gain = 640.918
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'play_mini_game/clk_10Hz_unit0' (flexible_clock) to 'play_mini_game/clk_10Hz_unit1'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     28 Bit       Adders := 2     
	   2 Input     26 Bit       Adders := 5     
	   2 Input     25 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 6     
	   2 Input     14 Bit       Adders := 7     
	   3 Input     12 Bit       Adders := 11    
	   2 Input     11 Bit       Adders := 20    
	   2 Input     10 Bit       Adders := 19    
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   4 Input      7 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 6     
	   4 Input      5 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 7     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               28 Bit    Registers := 2     
	               26 Bit    Registers := 4     
	               25 Bit    Registers := 1     
	               20 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 2     
	               14 Bit    Registers := 3     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 6     
	               10 Bit    Registers := 23    
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 9     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 17    
+---ROMs : 
	                              ROMs := 10    
+---Muxes : 
	   2 Input     28 Bit        Muxes := 2     
	   5 Input     28 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 4     
	   5 Input     26 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   5 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 22    
	   3 Input     20 Bit        Muxes := 2     
	   5 Input     20 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 33    
	   5 Input     12 Bit        Muxes := 1     
	 512 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 15    
	   7 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
	   3 Input      6 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 15    
	   5 Input      4 Bit        Muxes := 2     
	  11 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 8     
	 512 Input      3 Bit        Muxes := 1     
	  11 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 11    
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 98    
	  11 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 13    
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module display_top 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 11    
	   2 Input      2 Bit        Muxes := 1     
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module flexible_clock 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module seg_display 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
Module mini_game 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	  11 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module mini_game_score 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module vga_sync 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module mario_rom 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module mario_damaged_rom 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module mario_sprite 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 2     
	   2 Input     25 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 6     
	   2 Input     11 Bit       Adders := 5     
	   2 Input     10 Bit       Adders := 2     
	   4 Input      7 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               20 Bit    Registers := 4     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 2     
	   2 Input     26 Bit        Muxes := 1     
	   5 Input     26 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   5 Input     25 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 22    
	   3 Input     20 Bit        Muxes := 2     
	   5 Input     20 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 37    
	   3 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 6     
Module ghost_crazy_rom 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   5 Input     12 Bit        Muxes := 1     
	 512 Input      3 Bit        Muxes := 1     
Module ghost_crazy 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 4     
	   4 Input      5 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module ghost_normal_rom 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	 512 Input     12 Bit        Muxes := 1     
Module ghost_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 3     
	   4 Input      5 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ghost_bottom 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 3     
	   4 Input      5 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module walls_rom 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module blocks_rom 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module platforms 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 20    
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
Module grounded 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module background_ghost_rom 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module enemy_collision 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 11    
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module coins_rom 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
Module coins 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 5     
	   3 Input     12 Bit       Adders := 5     
	   2 Input     11 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 5     
	   2 Input      8 Bit       Adders := 2     
	   4 Input      7 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	               10 Bit    Registers := 7     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 5     
	   7 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 1     
Module binary2bcd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module numbers_rom 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module score_display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module hearts_rom 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module hearts_display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module game_state_machine 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input     28 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 6     
Module game_logo_rom 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module game_logo_display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
Module gameover_rom 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module gameover_display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element unit/clk_10kHz/slow_clk_reg was removed.  [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/flexible_clock.v:13]
WARNING: [Synth 8-3936] Found unconnected internal register 'lfsr_state_reg' and it is trimmed from '15' to '14' bits. [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/mini_game.v:40]
INFO: [Synth 8-5545] ROM "clk_10Hz_unit0/slow_clk0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element sel was removed.  [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/mario_damaged_rom.v:22]
INFO: [Synth 8-5546] ROM "x_start_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "start_next_y" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "state_next_y" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element sel was removed.  [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/mario_rom.v:22]
WARNING: [Synth 8-6014] Unused sequential element sel_rep was removed.  [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/mario_rom.v:22]
WARNING: [Synth 8-6014] Unused sequential element sel was removed.  [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/walls_rom.v:22]
WARNING: [Synth 8-6014] Unused sequential element sel was removed.  [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/blocks_rom.v:22]
WARNING: [Synth 8-6014] Unused sequential element sel was removed.  [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/coins_rom.v:22]
WARNING: [Synth 8-6014] Unused sequential element p_1_out was removed.  [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/coins_rom.v:22]
WARNING: [Synth 8-6014] Unused sequential element p_1_out_rep was removed.  [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/coins_rom.v:22]
WARNING: [Synth 8-6014] Unused sequential element sel was removed.  [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/numbers_rom.v:22]
WARNING: [Synth 8-6014] Unused sequential element sel was removed.  [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/hearts_rom.v:22]
WARNING: [Synth 8-6014] Unused sequential element sel was removed.  [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/game_logo_rom.v:22]
WARNING: [Synth 8-6014] Unused sequential element sel was removed.  [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/gameover_rom.v:22]
INFO: [Synth 8-5546] ROM "debounce_btnC_mini_game/count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "debounce_btnC_mini_game/stable" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element sel was removed.  [C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.srcs/sources_1/new/background_ghost_rom.v:22]
WARNING: [Synth 8-3331] design coins has unconnected port mini_game_led[13]
WARNING: [Synth 8-3331] design coins has unconnected port mini_game_led[12]
WARNING: [Synth 8-3331] design mini_game_score has unconnected port x[9]
WARNING: [Synth 8-3331] design mini_game_score has unconnected port x[8]
WARNING: [Synth 8-3331] design mini_game_score has unconnected port x[7]
WARNING: [Synth 8-3331] design mini_game_score has unconnected port x[6]
WARNING: [Synth 8-3331] design mini_game_score has unconnected port x[5]
WARNING: [Synth 8-3331] design mini_game_score has unconnected port x[4]
WARNING: [Synth 8-3331] design mini_game_score has unconnected port x[3]
WARNING: [Synth 8-3331] design mini_game_score has unconnected port x[2]
WARNING: [Synth 8-3331] design mini_game_score has unconnected port x[1]
WARNING: [Synth 8-3331] design mini_game_score has unconnected port x[0]
WARNING: [Synth 8-3331] design mini_game_score has unconnected port y[9]
WARNING: [Synth 8-3331] design mini_game_score has unconnected port y[8]
WARNING: [Synth 8-3331] design mini_game_score has unconnected port y[7]
WARNING: [Synth 8-3331] design mini_game_score has unconnected port y[6]
WARNING: [Synth 8-3331] design mini_game_score has unconnected port y[5]
WARNING: [Synth 8-3331] design mini_game_score has unconnected port y[4]
WARNING: [Synth 8-3331] design mini_game_score has unconnected port y[3]
WARNING: [Synth 8-3331] design mini_game_score has unconnected port y[2]
WARNING: [Synth 8-3331] design mini_game_score has unconnected port y[1]
WARNING: [Synth 8-3331] design mini_game_score has unconnected port y[0]
WARNING: [Synth 8-3331] design display_top has unconnected port data
INFO: [Synth 8-3333] propagating constant 0 across sequential element (coins_unit/\D_reg_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (coins_unit/\coin_y_reg_reg[9] )
INFO: [Synth 8-3886] merging instance 'play_mini_game/led_reg[12]' (FD) to 'play_mini_game/led_reg[13]'
WARNING: [Synth 8-3332] Sequential element (lfsr_state_reg[13]) is unused and will be removed from module mini_game.
WARNING: [Synth 8-3332] Sequential element (lfsr_state_reg[12]) is unused and will be removed from module mini_game.
WARNING: [Synth 8-3332] Sequential element (lfsr_state_reg[11]) is unused and will be removed from module mini_game.
WARNING: [Synth 8-3332] Sequential element (lfsr_state_reg[10]) is unused and will be removed from module mini_game.
WARNING: [Synth 8-3332] Sequential element (lfsr_state_reg[9]) is unused and will be removed from module mini_game.
WARNING: [Synth 8-3332] Sequential element (lfsr_state_reg[8]) is unused and will be removed from module mini_game.
WARNING: [Synth 8-3332] Sequential element (lfsr_state_reg[7]) is unused and will be removed from module mini_game.
WARNING: [Synth 8-3332] Sequential element (lfsr_state_reg[6]) is unused and will be removed from module mini_game.
WARNING: [Synth 8-3332] Sequential element (x_start_reg_reg[2]) is unused and will be removed from module mario_sprite.
WARNING: [Synth 8-3332] Sequential element (x_start_reg_reg[1]) is unused and will be removed from module mario_sprite.
WARNING: [Synth 8-3332] Sequential element (x_start_reg_reg[0]) is unused and will be removed from module mario_sprite.
WARNING: [Synth 8-3332] Sequential element (start_reg_y_reg[4]) is unused and will be removed from module mario_sprite.
WARNING: [Synth 8-3332] Sequential element (start_reg_y_reg[3]) is unused and will be removed from module mario_sprite.
WARNING: [Synth 8-3332] Sequential element (start_reg_y_reg[2]) is unused and will be removed from module mario_sprite.
WARNING: [Synth 8-3332] Sequential element (start_reg_y_reg[1]) is unused and will be removed from module mario_sprite.
WARNING: [Synth 8-3332] Sequential element (start_reg_y_reg[0]) is unused and will be removed from module mario_sprite.
WARNING: [Synth 8-3332] Sequential element (D_reg_reg[8]) is unused and will be removed from module coins.
WARNING: [Synth 8-3332] Sequential element (coin_y_reg_reg[9]) is unused and will be removed from module coins.
WARNING: [Synth 8-3332] Sequential element (score_reg_reg[0]) is unused and will be removed from module coins.
WARNING: [Synth 8-3332] Sequential element (debounce_btnC_mini_game/new_press_reg) is unused and will be removed from module display_top.
WARNING: [Synth 8-3332] Sequential element (debounce_btnC_mini_game/stable_reg) is unused and will be removed from module display_top.
WARNING: [Synth 8-3332] Sequential element (debounce_btnC_mini_game/now_stable_reg) is unused and will be removed from module display_top.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mini_game_score_unit/new_mini_game_score_reg_reg)
INFO: [Synth 8-3886] merging instance 'coins_unit/coin_type_reg_reg[0]' (FDCE) to 'coins_unit/coin_x_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'coins_unit/coin_type_reg_reg[4]' (FDCE) to 'coins_unit/coin_x_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'coins_unit/coin_type_reg_reg[2]' (FDCE) to 'coins_unit/coin_x_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'coins_unit/coin_type_reg_reg[1]' (FDCE) to 'coins_unit/coin_x_reg_reg[1]'
WARNING: [Synth 8-3332] Sequential element (new_mini_game_score_reg_reg) is unused and will be removed from module mini_game_score.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:30:43 ; elapsed = 00:39:32 . Memory (MB): peak = 897.539 ; gain = 640.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+---------------------+-------------+---------------+----------------+
|Module Name          | RTL Object  | Depth x Width | Implemented As | 
+---------------------+-------------+---------------+----------------+
|mario_rom            | color_data  | 2048x12       | Block RAM      | 
|mario_damaged_rom    | color_data  | 2048x12       | Block RAM      | 
|walls_rom            | color_data  | 512x12        | Block RAM      | 
|blocks_rom           | color_data  | 2048x12       | Block RAM      | 
|background_ghost_rom | color_data  | 65536x12      | Block RAM      | 
|coins_rom            | color_data  | 2048x12       | LUT            | 
|coins_rom            | color_data  | 2048x1        | Block RAM      | 
|numbers_rom          | color_data  | 4096x1        | Block RAM      | 
|hearts_rom           | color_data  | 512x12        | Block RAM      | 
|game_logo_rom        | color_data  | 32768x12      | Block RAM      | 
|gameover_rom         | color_data  | 2048x12       | Block RAM      | 
|mario_sprite         | sel_rep     | 2048x12       | Block RAM      | 
|mario_sprite         | sel         | 2048x12       | Block RAM      | 
|platforms            | sel         | 2048x12       | Block RAM      | 
|platforms            | sel         | 512x12        | Block RAM      | 
|coins                | p_1_out_rep | 2048x12       | Block RAM      | 
|coins                | p_1_out     | 2048x1        | Block RAM      | 
|score_display        | sel         | 4096x1        | Block RAM      | 
|hearts_display       | sel         | 512x12        | Block RAM      | 
|game_logo_display    | sel         | 32768x12      | Block RAM      | 
|gameover_display     | sel         | 2048x12       | Block RAM      | 
|display_top          | sel         | 65536x12      | Block RAM      | 
+---------------------+-------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance mario_unit/i_0/sel_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mario_unit/i_1/sel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance platforms_unit/i_0/sel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance platforms_unit/i_1/sel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance coins_unit/i_1/p_1_out_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance coins_unit/i_2/p_1_out (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance score_display_unit/i_1/sel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance hearts_display_unit/i_0/sel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance game_logo_display_unit/i_0/sel_0_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance game_logo_display_unit/i_0/sel_0_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance game_logo_display_unit/i_0/sel_0_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance game_logo_display_unit/i_0/sel_0_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance game_logo_display_unit/i_0/sel_0_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance game_logo_display_unit/i_0/sel_0_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance game_logo_display_unit/i_0/sel_0_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance game_logo_display_unit/i_0/sel_0_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance game_logo_display_unit/i_0/sel_0_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance game_logo_display_unit/i_0/sel_0_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance game_logo_display_unit/i_0/sel_0_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance game_logo_display_unit/i_0/sel_0_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gameover_display_unit/i_0/sel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/sel_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/sel_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/sel_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/sel_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/sel_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/sel_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/sel_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/sel_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/sel_1_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/sel_1_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/sel_1_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/sel_1_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:30:48 ; elapsed = 00:39:41 . Memory (MB): peak = 929.633 ; gain = 673.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:30:49 ; elapsed = 00:39:43 . Memory (MB): peak = 961.203 ; gain = 704.582
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance mario_unit/sel_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mario_unit/sel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance platforms_unit/sel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance platforms_unit/sel__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance coins_unit/p_1_out_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance coins_unit/p_1_out (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance score_display_unit/sel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance hearts_display_unit/sel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance game_logo_display_unit/sel_0_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance game_logo_display_unit/sel_0_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance game_logo_display_unit/sel_0_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance game_logo_display_unit/sel_0_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance game_logo_display_unit/sel_0_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance game_logo_display_unit/sel_0_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance game_logo_display_unit/sel_0_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance game_logo_display_unit/sel_0_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance game_logo_display_unit/sel_0_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance game_logo_display_unit/sel_0_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance game_logo_display_unit/sel_0_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance game_logo_display_unit/sel_0_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gameover_display_unit/sel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sel_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sel_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sel_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sel_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sel_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sel_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sel_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sel_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sel_1_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sel_1_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sel_1_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sel_1_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:30:51 ; elapsed = 00:39:44 . Memory (MB): peak = 966.695 ; gain = 710.074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:30:52 ; elapsed = 00:39:46 . Memory (MB): peak = 966.695 ; gain = 710.074
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:30:52 ; elapsed = 00:39:46 . Memory (MB): peak = 966.695 ; gain = 710.074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:30:52 ; elapsed = 00:39:46 . Memory (MB): peak = 966.695 ; gain = 710.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:30:52 ; elapsed = 00:39:46 . Memory (MB): peak = 966.695 ; gain = 710.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:30:52 ; elapsed = 00:39:46 . Memory (MB): peak = 966.695 ; gain = 710.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:30:52 ; elapsed = 00:39:46 . Memory (MB): peak = 966.695 ; gain = 710.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BUFG        |     1|
|2     |CARRY4      |   355|
|3     |LUT1        |   194|
|4     |LUT2        |   468|
|5     |LUT3        |   309|
|6     |LUT4        |   763|
|7     |LUT5        |   376|
|8     |LUT6        |   812|
|9     |MUXF7       |    24|
|10    |MUXF8       |     1|
|11    |RAMB18E1    |     1|
|12    |RAMB18E1_1  |     1|
|13    |RAMB18E1_2  |     1|
|14    |RAMB18E1_3  |     1|
|15    |RAMB36E1    |     1|
|16    |RAMB36E1_1  |     1|
|17    |RAMB36E1_10 |     1|
|18    |RAMB36E1_11 |     1|
|19    |RAMB36E1_12 |     1|
|20    |RAMB36E1_13 |     1|
|21    |RAMB36E1_14 |     1|
|22    |RAMB36E1_15 |     1|
|23    |RAMB36E1_16 |     1|
|24    |RAMB36E1_17 |     1|
|25    |RAMB36E1_18 |     1|
|26    |RAMB36E1_19 |     1|
|27    |RAMB36E1_2  |     1|
|28    |RAMB36E1_20 |     1|
|29    |RAMB36E1_21 |     1|
|30    |RAMB36E1_22 |     1|
|31    |RAMB36E1_23 |     1|
|32    |RAMB36E1_24 |     1|
|33    |RAMB36E1_25 |     1|
|34    |RAMB36E1_26 |     1|
|35    |RAMB36E1_27 |     1|
|36    |RAMB36E1_28 |     1|
|37    |RAMB36E1_29 |     1|
|38    |RAMB36E1_3  |     1|
|39    |RAMB36E1_30 |     1|
|40    |RAMB36E1_31 |     1|
|41    |RAMB36E1_32 |     1|
|42    |RAMB36E1_33 |     1|
|43    |RAMB36E1_34 |     1|
|44    |RAMB36E1_35 |     1|
|45    |RAMB36E1_36 |     1|
|46    |RAMB36E1_37 |     1|
|47    |RAMB36E1_38 |     1|
|48    |RAMB36E1_39 |     1|
|49    |RAMB36E1_4  |     1|
|50    |RAMB36E1_40 |     1|
|51    |RAMB36E1_5  |     1|
|52    |RAMB36E1_6  |     1|
|53    |RAMB36E1_7  |     1|
|54    |RAMB36E1_8  |     1|
|55    |RAMB36E1_9  |     1|
|56    |FDCE        |   580|
|57    |FDPE        |    63|
|58    |FDRE        |   176|
|59    |LD          |    12|
|60    |LDP         |     7|
|61    |IBUF        |    17|
|62    |OBUF        |    27|
+------+------------+------+

Report Instance Areas: 
+------+-------------------------+-------------------+------+
|      |Instance                 |Module             |Cells |
+------+-------------------------+-------------------+------+
|1     |top                      |                   |  4230|
|2     |  gameover_display_unit  |gameover_display   |     4|
|3     |  coins_unit             |coins              |   525|
|4     |    coins_rom_unit       |coins_rom          |    22|
|5     |  game_FSM               |game_state_machine |   162|
|6     |  game_logo_display_unit |game_logo_display  |    20|
|7     |  ghost_bottom_unit      |ghost_bottom       |   462|
|8     |    ghost_normal_unit    |ghost_normal_rom_0 |   113|
|9     |  ghost_crazy_unit       |ghost_crazy        |   439|
|10    |    ghost_crazy_unit     |ghost_crazy_rom    |    86|
|11    |  ghost_top_unit         |ghost_top          |   455|
|12    |    ghost_normal_unit    |ghost_normal_rom   |   106|
|13    |  grounded_unit          |grounded           |     9|
|14    |  hearts_display_unit    |hearts_display     |    11|
|15    |  mario_unit             |mario_sprite       |  1287|
|16    |  mini_game_score_unit   |mini_game_score    |    50|
|17    |  platforms_unit         |platforms          |    27|
|18    |  play_mini_game         |mini_game          |   152|
|19    |    clk_10Hz_unit0       |flexible_clock     |    59|
|20    |    unit                 |seg_display        |    16|
|21    |  score_display_unit     |score_display      |    80|
|22    |    bcd_unit             |binary2bcd         |    79|
|23    |  vsync_unit             |vga_sync           |   462|
+------+-------------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:30:52 ; elapsed = 00:39:46 . Memory (MB): peak = 966.695 ; gain = 710.074
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 94 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:30:25 ; elapsed = 00:39:37 . Memory (MB): peak = 966.695 ; gain = 476.930
Synthesis Optimization Complete : Time (s): cpu = 00:30:52 ; elapsed = 00:39:46 . Memory (MB): peak = 966.695 ; gain = 710.074
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 461 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 19 instances were transformed.
  LD => LDCE: 12 instances
  LDP => LDPE: 7 instances

INFO: [Common 17-83] Releasing license: Synthesis
232 Infos, 130 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:30:54 ; elapsed = 00:39:50 . Memory (MB): peak = 966.695 ; gain = 722.945
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/bsiva/Desktop/mahesh/University/SEM_4/CG2026/FPGA_EMODS/Big_screen_version/yoshi_main.runs/synth_1/display_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file display_top_utilization_synth.rpt -pb display_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 966.695 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Apr  6 20:25:29 2024...
