`timescale 1ns / 1ps
module comp(x,y,xly,xgy,xey);
  input [1:0]x,y;
  output xly,xgy,xey;
  assign xly=(~x[1]&y[1])|(~x[0]&~x[1]&y[0])|(~x[0]&y[1]&y[0]);
  assign xgy=(x[1]&~y[0])|(x[0]&~y[1]&~y[0])|(~y[0]&x[0]&x[1]);
  assign xey=~(xly|xgy);
endmodule
