set tool_name "Active-HDL (VHDL)"
set corner_file_list {
	{{"Slow Model"} {lr3.vho lr3_vhd.sdo}}
	{{"Fast Model"} {lr3_fast.vho lr3_vhd_fast.sdo}}
}
