Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Wed Mar 20 08:43:31 2019
| Host         : HERO-VI running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   155 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      8 |            1 |
|     10 |            1 |
|    16+ |          153 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             164 |           52 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             194 |           41 |
| Yes          | No                    | No                     |              20 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            3176 |          936 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------+-------------------------------------+-------------------------------------+------------------+----------------+
|                 Clock Signal                 |            Enable Signal            |           Set/Reset Signal          | Slice Load Count | Bel Load Count |
+----------------------------------------------+-------------------------------------+-------------------------------------+------------------+----------------+
|  divider/O_clk_BUFG                          | riscv/priv/mcause[4]_i_2_n_1        | riscv/priv/mcause[4]_i_1_n_1        |                3 |              8 |
|  divider/O_clk_BUFG                          |                                     | vga/display_vga/active              |                2 |             10 |
|  divider/O_clk_BUFG                          | ram/memory[4][7]_i_1_n_1            | reset                               |                3 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[41][7]_i_1_n_1           | reset                               |                5 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[42][7]_i_1_n_1           | reset                               |                5 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[43][7]_i_1_n_1           | reset                               |                4 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[44][7]_i_1_n_1           | reset                               |                3 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[45][7]_i_1_n_1           | reset                               |                7 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[46][7]_i_1_n_1           | reset                               |                8 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[47][7]_i_1_n_1           | reset                               |                5 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[48][7]_i_1_n_1           | reset                               |                2 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[49][7]_i_1_n_1           | reset                               |                2 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[3][7]_i_1_n_1            | reset                               |                7 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[50][7]_i_1_n_1           | reset                               |                2 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[51][7]_i_1_n_1           | reset                               |                4 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[52][7]_i_1_n_1           | reset                               |                2 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[53][7]_i_1_n_1           | reset                               |                3 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[54][7]_i_1_n_1           | reset                               |                5 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[55][7]_i_1_n_1           | reset                               |                7 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[40][7]_i_1_n_1           | reset                               |                2 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[57][7]_i_1_n_1           | reset                               |                4 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[39][7]_i_1_n_1           | reset                               |                3 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[38][7]_i_1_n_1           | reset                               |                6 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[37][7]_i_1_n_1           | reset                               |                6 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[36][7]_i_1_n_1           | reset                               |                2 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[35][7]_i_1_n_1           | reset                               |                4 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[34][7]_i_1_n_1           | reset                               |                3 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[33][7]_i_1_n_1           | reset                               |                3 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[32][7]_i_1_n_1           | reset                               |                2 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[31][7]_i_1_n_1           | reset                               |                8 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[30][7]_i_1_n_1           | reset                               |                8 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[2][7]_i_1_n_1            | reset                               |                3 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[29][7]_i_1_n_1           | reset                               |                8 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[28][7]_i_1_n_1           | reset                               |                2 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[27][7]_i_1_n_1           | reset                               |                7 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[79][7]_i_1_n_1           | reset                               |                7 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[71][7]_i_1_n_1           | reset                               |                7 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[72][7]_i_1_n_1           | reset                               |                1 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[73][7]_i_1_n_1           | reset                               |                3 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[74][7]_i_1_n_1           | reset                               |                6 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[75][7]_i_1_n_1           | reset                               |                8 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[76][7]_i_1_n_1           | reset                               |                1 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[77][7]_i_1_n_1           | reset                               |                5 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[78][7]_i_1_n_1           | reset                               |                7 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[70][7]_i_1_n_1           | reset                               |                4 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[7][7]_i_1_n_1            | reset                               |                7 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[80][7]_i_1_n_1           | reset                               |                2 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[81][7]_i_1_n_1           | reset                               |                3 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[82][7]_i_1_n_1           | reset                               |                3 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[83][7]_i_1_n_1           | reset                               |                2 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[84][7]_i_1_n_1           | reset                               |                2 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[85][7]_i_1_n_1           | reset                               |                3 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[56][7]_i_1_n_1           | reset                               |                2 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[6][7]_i_1_n_1            | reset                               |                8 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[69][7]_i_1_n_1           | reset                               |                4 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[68][7]_i_1_n_1           | reset                               |                1 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[67][7]_i_1_n_1           | reset                               |                3 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[66][7]_i_1_n_1           | reset                               |                4 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[65][7]_i_1_n_1           | reset                               |                3 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[64][7]_i_1_n_1           | reset                               |                2 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[63][7]_i_1_n_1           | reset                               |                8 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[62][7]_i_1_n_1           | reset                               |                7 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[61][7]_i_1_n_1           | reset                               |                5 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[60][7]_i_1_n_1           | reset                               |                2 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[5][7]_i_1_n_1            | reset                               |                8 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[59][7]_i_1_n_1           | reset                               |                8 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[58][7]_i_1_n_1           | reset                               |                3 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[25][7]_i_1_n_1           | reset                               |                3 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[86][7]_i_1_n_1           | reset                               |                6 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[112][7]_i_1_n_1          | reset                               |                2 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[111][7]_i_1_n_1          | reset                               |                8 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[110][7]_i_1_n_1          | reset                               |                7 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[10][7]_i_1_n_1           | reset                               |                3 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[109][7]_i_1_n_1          | reset                               |                6 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[108][7]_i_1_n_1          | reset                               |                1 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[107][7]_i_1_n_1          | reset                               |                7 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[106][7]_i_1_n_1          | reset                               |                5 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[105][7]_i_1_n_1          | reset                               |                3 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[104][7]_i_1_n_1          | reset                               |                2 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[103][7]_i_1_n_1          | reset                               |                5 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[102][7]_i_1_n_1          | reset                               |                4 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[101][7]_i_1_n_1          | reset                               |                5 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[100][7]_i_1_n_1          | reset                               |                2 |             16 |
|  divider/O_clk_BUFG                          | ram/memory                          | reset                               |                2 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[26][7]_i_1_n_1           | reset                               |                4 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[87][7]_i_1_n_1           | reset                               |                1 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[88][7]_i_1_n_1           | reset                               |                2 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[89][7]_i_1_n_1           | reset                               |                5 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[8][7]_i_1_n_1            | reset                               |                1 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[90][7]_i_1_n_1           | reset                               |                7 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[91][7]_i_1_n_1           | reset                               |                6 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[92][7]_i_1_n_1           | reset                               |                2 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[93][7]_i_1_n_1           | reset                               |                7 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[94][7]_i_1_n_1           | reset                               |                8 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[95][7]_i_1_n_1           | reset                               |                8 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[96][7]_i_1_n_1           | reset                               |                2 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[97][7]_i_1_n_1           | reset                               |                3 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[98][7]_i_1_n_1           | reset                               |                2 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[99][7]_i_1_n_1           | reset                               |                6 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[9][7]_i_1_n_1            | reset                               |                6 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[114][7]_i_1_n_1          | reset                               |                2 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[24][7]_i_1_n_1           | reset                               |                2 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[23][7]_i_1_n_1           | reset                               |                7 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[22][7]_i_1_n_1           | reset                               |                6 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[21][7]_i_1_n_1           | reset                               |                8 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[20][7]_i_1_n_1           | reset                               |                2 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[1][7]_i_1_n_1            | reset                               |                5 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[19][7]_i_1_n_1           | reset                               |                5 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[18][7]_i_1_n_1           | reset                               |                1 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[17][7]_i_1_n_1           | reset                               |                4 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[16][7]_i_1_n_1           | reset                               |                3 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[15][7]_i_1_n_1           | reset                               |                4 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[14][7]_i_1_n_1           | reset                               |                6 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[13][7]_i_1_n_1           | reset                               |                7 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[12][7]_i_1_n_1           | reset                               |                1 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[126][7]_i_1_n_1          | reset                               |                6 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[113][7]_i_1_n_1          | reset                               |                4 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[115][7]_i_1_n_1          | reset                               |                4 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[116][7]_i_1_n_1          | reset                               |                3 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[117][7]_i_1_n_1          | reset                               |                4 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[118][7]_i_1_n_1          | reset                               |                3 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[119][7]_i_1_n_1          | reset                               |                6 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[11][7]_i_1_n_1           | reset                               |                3 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[120][7]_i_1_n_1          | reset                               |                2 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[121][7]_i_1_n_1          | reset                               |                8 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[122][7]_i_1_n_1          | reset                               |                8 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[123][7]_i_1_n_1          | reset                               |                8 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[124][7]_i_1_n_1          | reset                               |                2 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[125][7]_i_1_n_1          | reset                               |                4 |             16 |
|  divider/O_clk_BUFG                          | ram/memory[127][7]_i_1_n_1          | reset                               |                8 |             16 |
|  divider/O_clk_BUFG                          | vga/display_vga/v_count[9]_i_1_n_1  |                                     |                3 |             20 |
|  divider/O_clk_BUFG                          | stb_led                             | reset                               |               10 |             32 |
|  riscv/ctrl/register_control_reg[22]_i_2_n_1 |                                     |                                     |               12 |             44 |
|  CLK100MHZ_IBUF_BUFG                         |                                     | divider/clear                       |                7 |             54 |
|  divider/O_clk_BUFG                          |                                     |                                     |               12 |             56 |
|  riscv/decode/O_data_reg[31]_i_2_n_1         |                                     | riscv/decode/O_data_reg[31]_i_3_n_1 |               14 |             60 |
|  divider/O_clk_BUFG                          | riscv/regs/register[12][31]_i_1_n_1 | reset                               |               20 |             64 |
|  riscv/alu/n_0_103_BUFG                      |                                     |                                     |               28 |             64 |
|  divider/O_clk_BUFG                          | riscv/regs/register[1][31]_i_1_n_1  | reset                               |               26 |             64 |
|  divider/O_clk_BUFG                          | riscv/priv/mepc[0]_i_1_n_1          | reset                               |               15 |             64 |
|  divider/O_clk_BUFG                          | riscv/priv/mevect                   | reset                               |               18 |             64 |
|  divider/O_clk_BUFG                          | riscv/regs/register                 | reset                               |               19 |             64 |
|  divider/O_clk_BUFG                          | riscv/regs/register[10][31]_i_1_n_1 | reset                               |               17 |             64 |
|  divider/O_clk_BUFG                          | riscv/regs/register[11][31]_i_1_n_1 | reset                               |               16 |             64 |
|  divider/O_clk_BUFG                          | riscv/regs/register[9][31]_i_1_n_1  | reset                               |               29 |             64 |
|  divider/O_clk_BUFG                          | riscv/regs/register[13][31]_i_1_n_1 | reset                               |               24 |             64 |
|  divider/O_clk_BUFG                          | riscv/regs/register[14][31]_i_1_n_1 | reset                               |               22 |             64 |
|  divider/O_clk_BUFG                          | riscv/regs/register[2][31]_i_1_n_1  | reset                               |               24 |             64 |
|  divider/O_clk_BUFG                          | riscv/regs/register[3][31]_i_1_n_1  | reset                               |               15 |             64 |
|  divider/O_clk_BUFG                          | riscv/regs/register[4][31]_i_1_n_1  | reset                               |               22 |             64 |
|  divider/O_clk_BUFG                          | riscv/regs/register[5][31]_i_1_n_1  | reset                               |               22 |             64 |
|  divider/O_clk_BUFG                          | riscv/regs/register[6][31]_i_1_n_1  | reset                               |               22 |             64 |
|  divider/O_clk_BUFG                          | riscv/regs/register[7][31]_i_1_n_1  | reset                               |               21 |             64 |
|  divider/O_clk_BUFG                          | riscv/regs/register[8][31]_i_1_n_1  | reset                               |               30 |             64 |
|  divider/O_clk_BUFG                          |                                     | reset                               |               18 |             70 |
+----------------------------------------------+-------------------------------------+-------------------------------------+------------------+----------------+


