[{"DBLP title": "Remote Store Programming.", "DBLP authors": ["Henry Hoffmann", "David Wentzlaff", "Anant Agarwal"], "year": 2010, "MAG papers": [], "source": null}, {"DBLP title": "Low-Overhead, High-Speed Multi-core Barrier Synchronization.", "DBLP authors": ["John Sartori", "Rakesh Kumar"], "year": 2010, "MAG papers": [{"PaperId": 1561233365, "PaperTitle": "low overhead high speed multi core barrier synchronization", "Year": 2010, "CitationCount": 29, "EstimatedCitation": 57, "Affiliations": {"university of illinois at urbana champaign": 2.0}}], "source": "ES"}, {"DBLP title": "Improving Performance by Reducing Aborts in Hardware Transactional Memory.", "DBLP authors": ["Mohammad Ansari", "Behram Khan", "Mikel Luj\u00e1n", "Christos Kotselidis", "Chris C. Kirkham", "Ian Watson"], "year": 2010, "MAG papers": [{"PaperId": 2143028966, "PaperTitle": "improving performance by reducing aborts in hardware transactional memory", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of manchester": 5.0, "umm al qura university": 1.0}}], "source": "ES"}, {"DBLP title": "Energy and Throughput Efficient Transactional Memory for Embedded Multicore Systems.", "DBLP authors": ["Cesare Ferri", "Samantha Wood", "Tali Moreshet", "R. Iris Bahar", "Maurice Herlihy"], "year": 2010, "MAG papers": [{"PaperId": 1486797771, "PaperTitle": "energy and throughput efficient transactional memory for embedded multicore systems", "Year": 2010, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"swarthmore college": 1.0, "brown university": 4.0}}], "source": "ES"}, {"DBLP title": "Split Register Allocation: Linear Complexity Without the Performance Penalty.", "DBLP authors": ["Boubacar Diouf", "Albert Cohen", "Fabrice Rastello", "John Cavazos"], "year": 2010, "MAG papers": [{"PaperId": 1946230370, "PaperTitle": "split register allocation linear complexity without the performance penalty", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"french institute for research in computer science and automation": 2.0, "university of delaware": 1.0, "ecole normale superieure de lyon": 1.0}}], "source": "ES"}, {"DBLP title": "Trace-Based Data Layout Optimizations for Multi-core Processors.", "DBLP authors": ["Olga Golovanevsky", "Alon Dayan", "Ayal Zaks", "David Edelsohn"], "year": 2010, "MAG papers": [{"PaperId": 1526583036, "PaperTitle": "trace based data layout optimizations for multi core processors", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"ibm": 4.0}}], "source": "ES"}, {"DBLP title": "Buffer Sizing for Self-timed Stream Programs on Heterogeneous Distributed Memory Multiprocessors.", "DBLP authors": ["Paul M. Carpenter", "Alex Ram\u00edrez", "Eduard Ayguad\u00e9"], "year": 2010, "MAG papers": [{"PaperId": 1537634553, "PaperTitle": "buffer sizing for self timed stream programs on heterogeneous distributed memory multiprocessors", "Year": 2010, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"barcelona supercomputing center": 3.0}}], "source": "ES"}, {"DBLP title": "Automatically Tuning Sparse Matrix-Vector Multiplication for GPU Architectures.", "DBLP authors": ["Alexander Monakov", "Anton Lokhmotov", "Arutyun Avetisyan"], "year": 2010, "MAG papers": [{"PaperId": 2518567779, "PaperTitle": "automatically tuning sparse matrix vector multiplication for gpu architectures", "Year": 2010, "CitationCount": 170, "EstimatedCitation": 257, "Affiliations": {}}, {"PaperId": 1588915715, "PaperTitle": "automatically tuning sparse matrix vector multiplication for gpu architectures", "Year": 2010, "CitationCount": 33, "EstimatedCitation": 282, "Affiliations": {"imperial college london": 1.0}}], "source": "ES"}, {"DBLP title": "Virtual Ways: Efficient Coherence for Architecturally Visible Storage in Automatic Instruction Set Extensions.", "DBLP authors": ["Theo Kluter", "Samuel Burri", "Philip Brisk", "Edoardo Charbon", "Paolo Ienne"], "year": 2010, "MAG papers": [{"PaperId": 1956020392, "PaperTitle": "virtual ways efficient coherence for architecturally visible storage in automatic instruction set extensions", "Year": 2010, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"ecole polytechnique federale de lausanne": 4.0, "university of california riverside": 1.0}}], "source": "ES"}, {"DBLP title": "Accelerating XML Query Matching through Custom Stack Generation on FPGAs.", "DBLP authors": ["Roger Moussalli", "Mariam Salloum", "Walid A. Najjar", "Vassilis J. Tsotras"], "year": 2010, "MAG papers": [{"PaperId": 2112795577, "PaperTitle": "accelerating xml query matching through custom stack generation on fpgas", "Year": 2010, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"university of california riverside": 4.0}}], "source": "ES"}, {"DBLP title": "An Application-Aware Load Balancing Strategy for Network Processors.", "DBLP authors": ["Rainer Ohlendorf", "Michael Meitinger", "Thomas Wild", "Andreas Herkersdorf"], "year": 2010, "MAG papers": [{"PaperId": 1536613692, "PaperTitle": "an application aware load balancing strategy for network processors", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"technische universitat munchen": 4.0}}], "source": "ES"}, {"DBLP title": "Memory-Aware Application Mapping on Coarse-Grained Reconfigurable Arrays.", "DBLP authors": ["Yongjoo Kim", "Jongeun Lee", "Aviral Shrivastava", "Jonghee W. Yoon", "Yunheung Paek"], "year": 2010, "MAG papers": [{"PaperId": 1534434788, "PaperTitle": "memory aware application mapping on coarse grained reconfigurable arrays", "Year": 2010, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"seoul national university": 3.0, "arizona state university": 1.0, "ulsan national institute of science and technology": 1.0}}], "source": "ES"}, {"DBLP title": "Maestro: Orchestrating Lifetime Reliability in Chip Multiprocessors.", "DBLP authors": ["Shuguang Feng", "Shantanu Gupta", "Amin Ansari", "Scott A. Mahlke"], "year": 2010, "MAG papers": [{"PaperId": 2168768336, "PaperTitle": "maestro orchestrating lifetime reliability in chip multiprocessors", "Year": 2010, "CitationCount": 34, "EstimatedCitation": 65, "Affiliations": {"university of michigan": 4.0}}], "source": "ES"}, {"DBLP title": "Combining Locality Analysis with Online Proactive Job Co-scheduling in Chip Multiprocessors.", "DBLP authors": ["Yunlian Jiang", "Kai Tian", "Xipeng Shen"], "year": 2010, "MAG papers": [{"PaperId": 1539971231, "PaperTitle": "combining locality analysis with online proactive job co scheduling in chip multiprocessors", "Year": 2010, "CitationCount": 52, "EstimatedCitation": 72, "Affiliations": {"college of william mary": 3.0}}], "source": "ES"}, {"DBLP title": "RELOCATE: Register File Local Access Pattern Redistribution Mechanism for Power and Thermal Management in Out-of-Order Embedded Processor.", "DBLP authors": ["Houman Homayoun", "Aseem Gupta", "Alexander V. Veidenbaum", "Avesta Sasan", "Fadi J. Kurdahi", "Nikil D. Dutt"], "year": 2010, "MAG papers": [{"PaperId": 1602888674, "PaperTitle": "relocate register file local access pattern redistribution mechanism for power and thermal management in out of order embedded processor", "Year": 2010, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"university of california irvine": 5.0, "freescale semiconductor": 1.0}}], "source": "ES"}, {"DBLP title": "Performance and Power Aware CMP Thread Allocation Modeling.", "DBLP authors": ["Yaniv Ben-Itzhak", "Israel Cidon", "Avinoam Kolodny"], "year": 2010, "MAG papers": [{"PaperId": 2113384643, "PaperTitle": "performance and power aware cmp thread allocation modeling", "Year": 2010, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"technion israel institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Multi-level Hardware Prefetching Using Low Complexity Delta Correlating Prediction Tables with Partial Matching.", "DBLP authors": ["Marius Grann\u00e6s", "Magnus Jahre", "Lasse Natvig"], "year": 2010, "MAG papers": [{"PaperId": 1502234478, "PaperTitle": "multi level hardware prefetching using low complexity delta correlating prediction tables with partial matching", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"norwegian university of science and technology": 3.0}}], "source": "ES"}, {"DBLP title": "Scalable Shared-Cache Management by Containing Thrashing Workloads.", "DBLP authors": ["Yuejian Xie", "Gabriel H. Loh"], "year": 2010, "MAG papers": [{"PaperId": 1554154077, "PaperTitle": "scalable shared cache management by containing thrashing workloads", "Year": 2010, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"georgia institute of technology college of computing": 2.0}}], "source": "ES"}, {"DBLP title": "SRP: Symbiotic Resource Partitioning of the Memory Hierarchy in CMPs.", "DBLP authors": ["Shekhar Srikantaiah", "Mahmut T. Kandemir"], "year": 2010, "MAG papers": [{"PaperId": 1495016831, "PaperTitle": "srp symbiotic resource partitioning of the memory hierarchy in cmps", "Year": 2010, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"pennsylvania state university": 2.0}}], "source": "ES"}, {"DBLP title": "DIEF: An Accurate Interference Feedback Mechanism for Chip Multiprocessor Memory Systems.", "DBLP authors": ["Magnus Jahre", "Marius Grann\u00e6s", "Lasse Natvig"], "year": 2010, "MAG papers": [{"PaperId": 1520867898, "PaperTitle": "dief an accurate interference feedback mechanism for chip multiprocessor memory systems", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"norwegian university of science and technology": 3.0}}], "source": "ES"}, {"DBLP title": "Tagged Procedure Calls (TPC): Efficient Runtime Support for Task-Based Parallelism on the Cell Processor.", "DBLP authors": ["George Tzenakis", "Konstantinos Kapelonis", "Michail Alvanos", "Konstantinos Koukos", "Dimitrios S. Nikolopoulos", "Angelos Bilas"], "year": 2010, "MAG papers": [{"PaperId": 1556229054, "PaperTitle": "tagged procedure calls tpc efficient runtime support for task based parallelism on the cell processor", "Year": 2010, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"foundation for research technology hellas": 6.0}}], "source": "ES"}, {"DBLP title": "Analysis of Task Offloading for Accelerators.", "DBLP authors": ["Roger Ferrer", "Vicen\u00e7 Beltran", "Marc Gonz\u00e1lez", "Xavier Martorell", "Eduard Ayguad\u00e9"], "year": 2010, "MAG papers": [{"PaperId": 2159166067, "PaperTitle": "analysis of task offloading for accelerators", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"barcelona supercomputing center": 5.0}}], "source": "ES"}, {"DBLP title": "Offload - Automating Code Migration to Heterogeneous Multicore Systems.", "DBLP authors": ["Pete Cooper", "Uwe Dolinsky", "Alastair F. Donaldson", "Andrew Richards", "Colin Riley", "George Russell"], "year": 2010, "MAG papers": [{"PaperId": 2126545867, "PaperTitle": "offload automating code migration to heterogeneous multicore systems", "Year": 2010, "CitationCount": 45, "EstimatedCitation": 63, "Affiliations": {"university of oxford": 1.0}}], "source": "ES"}, {"DBLP title": "Computer Generation of Efficient Software Viterbi Decoders.", "DBLP authors": ["Fr\u00e9d\u00e9ric de Mesmay", "Srinivas Chellappa", "Franz Franchetti", "Markus P\u00fcschel"], "year": 2010, "MAG papers": [{"PaperId": 1912514452, "PaperTitle": "computer generation of efficient software viterbi decoders", "Year": 2010, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"carnegie mellon university": 4.0}}], "source": "ES"}]