
DI_001_KSZ8851SNL_no_LwIP_cs2b.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000130d0  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001d28  08013370  08013370  00023370  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08015098  08015098  00025098  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080150a0  080150a0  000250a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  080150a4  080150a4  000250a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000090  24000000  080150a8  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00004c44  24000090  08015138  00030090  2**2
                  ALLOC
  8 ._user_heap_stack 00006000  24004cd4  08015138  00034cd4  2**0
                  ALLOC
  9 .micrel       00001000  30000000  08015138  00040000  2**0
                  ALLOC
 10 .dma_buffer   000005f8  30001000  08015138  00031000  2**5
                  CONTENTS, ALLOC, LOAD, DATA
 11 .lwip_sec     000403e8  300015f8  08015730  000315f8  2**0
                  ALLOC
 12 .ARM.attributes 0000002e  00000000  00000000  000315f8  2**0
                  CONTENTS, READONLY
 13 .debug_line   00025ea3  00000000  00000000  00031626  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_info   0009d15f  00000000  00000000  000574c9  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_abbrev 00010cfd  00000000  00000000  000f4628  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_aranges 00003478  00000000  00000000  00105328  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_ranges 00004808  00000000  00000000  001087a0  2**3
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_loc    0002deb2  00000000  00000000  0010cfa8  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_str    00012ee1  00000000  00000000  0013ae5a  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .comment      0000007c  00000000  00000000  0014dd3b  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000a588  00000000  00000000  0014ddb8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000090 	.word	0x24000090
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08013358 	.word	0x08013358

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000094 	.word	0x24000094
 80002dc:	08013358 	.word	0x08013358

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <memchr>:
 80002f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002f4:	2a10      	cmp	r2, #16
 80002f6:	db2b      	blt.n	8000350 <memchr+0x60>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	d008      	beq.n	8000310 <memchr+0x20>
 80002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000302:	3a01      	subs	r2, #1
 8000304:	428b      	cmp	r3, r1
 8000306:	d02d      	beq.n	8000364 <memchr+0x74>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	b342      	cbz	r2, 8000360 <memchr+0x70>
 800030e:	d1f6      	bne.n	80002fe <memchr+0xe>
 8000310:	b4f0      	push	{r4, r5, r6, r7}
 8000312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800031a:	f022 0407 	bic.w	r4, r2, #7
 800031e:	f07f 0700 	mvns.w	r7, #0
 8000322:	2300      	movs	r3, #0
 8000324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000328:	3c08      	subs	r4, #8
 800032a:	ea85 0501 	eor.w	r5, r5, r1
 800032e:	ea86 0601 	eor.w	r6, r6, r1
 8000332:	fa85 f547 	uadd8	r5, r5, r7
 8000336:	faa3 f587 	sel	r5, r3, r7
 800033a:	fa86 f647 	uadd8	r6, r6, r7
 800033e:	faa5 f687 	sel	r6, r5, r7
 8000342:	b98e      	cbnz	r6, 8000368 <memchr+0x78>
 8000344:	d1ee      	bne.n	8000324 <memchr+0x34>
 8000346:	bcf0      	pop	{r4, r5, r6, r7}
 8000348:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800034c:	f002 0207 	and.w	r2, r2, #7
 8000350:	b132      	cbz	r2, 8000360 <memchr+0x70>
 8000352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000356:	3a01      	subs	r2, #1
 8000358:	ea83 0301 	eor.w	r3, r3, r1
 800035c:	b113      	cbz	r3, 8000364 <memchr+0x74>
 800035e:	d1f8      	bne.n	8000352 <memchr+0x62>
 8000360:	2000      	movs	r0, #0
 8000362:	4770      	bx	lr
 8000364:	3801      	subs	r0, #1
 8000366:	4770      	bx	lr
 8000368:	2d00      	cmp	r5, #0
 800036a:	bf06      	itte	eq
 800036c:	4635      	moveq	r5, r6
 800036e:	3803      	subeq	r0, #3
 8000370:	3807      	subne	r0, #7
 8000372:	f015 0f01 	tst.w	r5, #1
 8000376:	d107      	bne.n	8000388 <memchr+0x98>
 8000378:	3001      	adds	r0, #1
 800037a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800037e:	bf02      	ittt	eq
 8000380:	3001      	addeq	r0, #1
 8000382:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000386:	3001      	addeq	r0, #1
 8000388:	bcf0      	pop	{r4, r5, r6, r7}
 800038a:	3801      	subs	r0, #1
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295
 80003a4:	f000 b97a 	b.w	800069c <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	468c      	mov	ip, r1
 80003c6:	460d      	mov	r5, r1
 80003c8:	4604      	mov	r4, r0
 80003ca:	9e08      	ldr	r6, [sp, #32]
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d151      	bne.n	8000474 <__udivmoddi4+0xb4>
 80003d0:	428a      	cmp	r2, r1
 80003d2:	4617      	mov	r7, r2
 80003d4:	d96d      	bls.n	80004b2 <__udivmoddi4+0xf2>
 80003d6:	fab2 fe82 	clz	lr, r2
 80003da:	f1be 0f00 	cmp.w	lr, #0
 80003de:	d00b      	beq.n	80003f8 <__udivmoddi4+0x38>
 80003e0:	f1ce 0c20 	rsb	ip, lr, #32
 80003e4:	fa01 f50e 	lsl.w	r5, r1, lr
 80003e8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003ec:	fa02 f70e 	lsl.w	r7, r2, lr
 80003f0:	ea4c 0c05 	orr.w	ip, ip, r5
 80003f4:	fa00 f40e 	lsl.w	r4, r0, lr
 80003f8:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 80003fc:	0c25      	lsrs	r5, r4, #16
 80003fe:	fbbc f8fa 	udiv	r8, ip, sl
 8000402:	fa1f f987 	uxth.w	r9, r7
 8000406:	fb0a cc18 	mls	ip, sl, r8, ip
 800040a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 800040e:	fb08 f309 	mul.w	r3, r8, r9
 8000412:	42ab      	cmp	r3, r5
 8000414:	d90a      	bls.n	800042c <__udivmoddi4+0x6c>
 8000416:	19ed      	adds	r5, r5, r7
 8000418:	f108 32ff 	add.w	r2, r8, #4294967295
 800041c:	f080 8123 	bcs.w	8000666 <__udivmoddi4+0x2a6>
 8000420:	42ab      	cmp	r3, r5
 8000422:	f240 8120 	bls.w	8000666 <__udivmoddi4+0x2a6>
 8000426:	f1a8 0802 	sub.w	r8, r8, #2
 800042a:	443d      	add	r5, r7
 800042c:	1aed      	subs	r5, r5, r3
 800042e:	b2a4      	uxth	r4, r4
 8000430:	fbb5 f0fa 	udiv	r0, r5, sl
 8000434:	fb0a 5510 	mls	r5, sl, r0, r5
 8000438:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800043c:	fb00 f909 	mul.w	r9, r0, r9
 8000440:	45a1      	cmp	r9, r4
 8000442:	d909      	bls.n	8000458 <__udivmoddi4+0x98>
 8000444:	19e4      	adds	r4, r4, r7
 8000446:	f100 33ff 	add.w	r3, r0, #4294967295
 800044a:	f080 810a 	bcs.w	8000662 <__udivmoddi4+0x2a2>
 800044e:	45a1      	cmp	r9, r4
 8000450:	f240 8107 	bls.w	8000662 <__udivmoddi4+0x2a2>
 8000454:	3802      	subs	r0, #2
 8000456:	443c      	add	r4, r7
 8000458:	eba4 0409 	sub.w	r4, r4, r9
 800045c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000460:	2100      	movs	r1, #0
 8000462:	2e00      	cmp	r6, #0
 8000464:	d061      	beq.n	800052a <__udivmoddi4+0x16a>
 8000466:	fa24 f40e 	lsr.w	r4, r4, lr
 800046a:	2300      	movs	r3, #0
 800046c:	6034      	str	r4, [r6, #0]
 800046e:	6073      	str	r3, [r6, #4]
 8000470:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000474:	428b      	cmp	r3, r1
 8000476:	d907      	bls.n	8000488 <__udivmoddi4+0xc8>
 8000478:	2e00      	cmp	r6, #0
 800047a:	d054      	beq.n	8000526 <__udivmoddi4+0x166>
 800047c:	2100      	movs	r1, #0
 800047e:	e886 0021 	stmia.w	r6, {r0, r5}
 8000482:	4608      	mov	r0, r1
 8000484:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000488:	fab3 f183 	clz	r1, r3
 800048c:	2900      	cmp	r1, #0
 800048e:	f040 808e 	bne.w	80005ae <__udivmoddi4+0x1ee>
 8000492:	42ab      	cmp	r3, r5
 8000494:	d302      	bcc.n	800049c <__udivmoddi4+0xdc>
 8000496:	4282      	cmp	r2, r0
 8000498:	f200 80fa 	bhi.w	8000690 <__udivmoddi4+0x2d0>
 800049c:	1a84      	subs	r4, r0, r2
 800049e:	eb65 0503 	sbc.w	r5, r5, r3
 80004a2:	2001      	movs	r0, #1
 80004a4:	46ac      	mov	ip, r5
 80004a6:	2e00      	cmp	r6, #0
 80004a8:	d03f      	beq.n	800052a <__udivmoddi4+0x16a>
 80004aa:	e886 1010 	stmia.w	r6, {r4, ip}
 80004ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004b2:	b912      	cbnz	r2, 80004ba <__udivmoddi4+0xfa>
 80004b4:	2701      	movs	r7, #1
 80004b6:	fbb7 f7f2 	udiv	r7, r7, r2
 80004ba:	fab7 fe87 	clz	lr, r7
 80004be:	f1be 0f00 	cmp.w	lr, #0
 80004c2:	d134      	bne.n	800052e <__udivmoddi4+0x16e>
 80004c4:	1beb      	subs	r3, r5, r7
 80004c6:	0c3a      	lsrs	r2, r7, #16
 80004c8:	fa1f fc87 	uxth.w	ip, r7
 80004cc:	2101      	movs	r1, #1
 80004ce:	fbb3 f8f2 	udiv	r8, r3, r2
 80004d2:	0c25      	lsrs	r5, r4, #16
 80004d4:	fb02 3318 	mls	r3, r2, r8, r3
 80004d8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80004dc:	fb0c f308 	mul.w	r3, ip, r8
 80004e0:	42ab      	cmp	r3, r5
 80004e2:	d907      	bls.n	80004f4 <__udivmoddi4+0x134>
 80004e4:	19ed      	adds	r5, r5, r7
 80004e6:	f108 30ff 	add.w	r0, r8, #4294967295
 80004ea:	d202      	bcs.n	80004f2 <__udivmoddi4+0x132>
 80004ec:	42ab      	cmp	r3, r5
 80004ee:	f200 80d1 	bhi.w	8000694 <__udivmoddi4+0x2d4>
 80004f2:	4680      	mov	r8, r0
 80004f4:	1aed      	subs	r5, r5, r3
 80004f6:	b2a3      	uxth	r3, r4
 80004f8:	fbb5 f0f2 	udiv	r0, r5, r2
 80004fc:	fb02 5510 	mls	r5, r2, r0, r5
 8000500:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000504:	fb0c fc00 	mul.w	ip, ip, r0
 8000508:	45a4      	cmp	ip, r4
 800050a:	d907      	bls.n	800051c <__udivmoddi4+0x15c>
 800050c:	19e4      	adds	r4, r4, r7
 800050e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000512:	d202      	bcs.n	800051a <__udivmoddi4+0x15a>
 8000514:	45a4      	cmp	ip, r4
 8000516:	f200 80b8 	bhi.w	800068a <__udivmoddi4+0x2ca>
 800051a:	4618      	mov	r0, r3
 800051c:	eba4 040c 	sub.w	r4, r4, ip
 8000520:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000524:	e79d      	b.n	8000462 <__udivmoddi4+0xa2>
 8000526:	4631      	mov	r1, r6
 8000528:	4630      	mov	r0, r6
 800052a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800052e:	f1ce 0420 	rsb	r4, lr, #32
 8000532:	fa05 f30e 	lsl.w	r3, r5, lr
 8000536:	fa07 f70e 	lsl.w	r7, r7, lr
 800053a:	fa20 f804 	lsr.w	r8, r0, r4
 800053e:	0c3a      	lsrs	r2, r7, #16
 8000540:	fa25 f404 	lsr.w	r4, r5, r4
 8000544:	ea48 0803 	orr.w	r8, r8, r3
 8000548:	fbb4 f1f2 	udiv	r1, r4, r2
 800054c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000550:	fb02 4411 	mls	r4, r2, r1, r4
 8000554:	fa1f fc87 	uxth.w	ip, r7
 8000558:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 800055c:	fb01 f30c 	mul.w	r3, r1, ip
 8000560:	42ab      	cmp	r3, r5
 8000562:	fa00 f40e 	lsl.w	r4, r0, lr
 8000566:	d909      	bls.n	800057c <__udivmoddi4+0x1bc>
 8000568:	19ed      	adds	r5, r5, r7
 800056a:	f101 30ff 	add.w	r0, r1, #4294967295
 800056e:	f080 808a 	bcs.w	8000686 <__udivmoddi4+0x2c6>
 8000572:	42ab      	cmp	r3, r5
 8000574:	f240 8087 	bls.w	8000686 <__udivmoddi4+0x2c6>
 8000578:	3902      	subs	r1, #2
 800057a:	443d      	add	r5, r7
 800057c:	1aeb      	subs	r3, r5, r3
 800057e:	fa1f f588 	uxth.w	r5, r8
 8000582:	fbb3 f0f2 	udiv	r0, r3, r2
 8000586:	fb02 3310 	mls	r3, r2, r0, r3
 800058a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 800058e:	fb00 f30c 	mul.w	r3, r0, ip
 8000592:	42ab      	cmp	r3, r5
 8000594:	d907      	bls.n	80005a6 <__udivmoddi4+0x1e6>
 8000596:	19ed      	adds	r5, r5, r7
 8000598:	f100 38ff 	add.w	r8, r0, #4294967295
 800059c:	d26f      	bcs.n	800067e <__udivmoddi4+0x2be>
 800059e:	42ab      	cmp	r3, r5
 80005a0:	d96d      	bls.n	800067e <__udivmoddi4+0x2be>
 80005a2:	3802      	subs	r0, #2
 80005a4:	443d      	add	r5, r7
 80005a6:	1aeb      	subs	r3, r5, r3
 80005a8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80005ac:	e78f      	b.n	80004ce <__udivmoddi4+0x10e>
 80005ae:	f1c1 0720 	rsb	r7, r1, #32
 80005b2:	fa22 f807 	lsr.w	r8, r2, r7
 80005b6:	408b      	lsls	r3, r1
 80005b8:	fa05 f401 	lsl.w	r4, r5, r1
 80005bc:	ea48 0303 	orr.w	r3, r8, r3
 80005c0:	fa20 fe07 	lsr.w	lr, r0, r7
 80005c4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 80005c8:	40fd      	lsrs	r5, r7
 80005ca:	ea4e 0e04 	orr.w	lr, lr, r4
 80005ce:	fbb5 f9fc 	udiv	r9, r5, ip
 80005d2:	ea4f 441e 	mov.w	r4, lr, lsr #16
 80005d6:	fb0c 5519 	mls	r5, ip, r9, r5
 80005da:	fa1f f883 	uxth.w	r8, r3
 80005de:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 80005e2:	fb09 f408 	mul.w	r4, r9, r8
 80005e6:	42ac      	cmp	r4, r5
 80005e8:	fa02 f201 	lsl.w	r2, r2, r1
 80005ec:	fa00 fa01 	lsl.w	sl, r0, r1
 80005f0:	d908      	bls.n	8000604 <__udivmoddi4+0x244>
 80005f2:	18ed      	adds	r5, r5, r3
 80005f4:	f109 30ff 	add.w	r0, r9, #4294967295
 80005f8:	d243      	bcs.n	8000682 <__udivmoddi4+0x2c2>
 80005fa:	42ac      	cmp	r4, r5
 80005fc:	d941      	bls.n	8000682 <__udivmoddi4+0x2c2>
 80005fe:	f1a9 0902 	sub.w	r9, r9, #2
 8000602:	441d      	add	r5, r3
 8000604:	1b2d      	subs	r5, r5, r4
 8000606:	fa1f fe8e 	uxth.w	lr, lr
 800060a:	fbb5 f0fc 	udiv	r0, r5, ip
 800060e:	fb0c 5510 	mls	r5, ip, r0, r5
 8000612:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000616:	fb00 f808 	mul.w	r8, r0, r8
 800061a:	45a0      	cmp	r8, r4
 800061c:	d907      	bls.n	800062e <__udivmoddi4+0x26e>
 800061e:	18e4      	adds	r4, r4, r3
 8000620:	f100 35ff 	add.w	r5, r0, #4294967295
 8000624:	d229      	bcs.n	800067a <__udivmoddi4+0x2ba>
 8000626:	45a0      	cmp	r8, r4
 8000628:	d927      	bls.n	800067a <__udivmoddi4+0x2ba>
 800062a:	3802      	subs	r0, #2
 800062c:	441c      	add	r4, r3
 800062e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000632:	eba4 0408 	sub.w	r4, r4, r8
 8000636:	fba0 8902 	umull	r8, r9, r0, r2
 800063a:	454c      	cmp	r4, r9
 800063c:	46c6      	mov	lr, r8
 800063e:	464d      	mov	r5, r9
 8000640:	d315      	bcc.n	800066e <__udivmoddi4+0x2ae>
 8000642:	d012      	beq.n	800066a <__udivmoddi4+0x2aa>
 8000644:	b156      	cbz	r6, 800065c <__udivmoddi4+0x29c>
 8000646:	ebba 030e 	subs.w	r3, sl, lr
 800064a:	eb64 0405 	sbc.w	r4, r4, r5
 800064e:	fa04 f707 	lsl.w	r7, r4, r7
 8000652:	40cb      	lsrs	r3, r1
 8000654:	431f      	orrs	r7, r3
 8000656:	40cc      	lsrs	r4, r1
 8000658:	6037      	str	r7, [r6, #0]
 800065a:	6074      	str	r4, [r6, #4]
 800065c:	2100      	movs	r1, #0
 800065e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000662:	4618      	mov	r0, r3
 8000664:	e6f8      	b.n	8000458 <__udivmoddi4+0x98>
 8000666:	4690      	mov	r8, r2
 8000668:	e6e0      	b.n	800042c <__udivmoddi4+0x6c>
 800066a:	45c2      	cmp	sl, r8
 800066c:	d2ea      	bcs.n	8000644 <__udivmoddi4+0x284>
 800066e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000672:	eb69 0503 	sbc.w	r5, r9, r3
 8000676:	3801      	subs	r0, #1
 8000678:	e7e4      	b.n	8000644 <__udivmoddi4+0x284>
 800067a:	4628      	mov	r0, r5
 800067c:	e7d7      	b.n	800062e <__udivmoddi4+0x26e>
 800067e:	4640      	mov	r0, r8
 8000680:	e791      	b.n	80005a6 <__udivmoddi4+0x1e6>
 8000682:	4681      	mov	r9, r0
 8000684:	e7be      	b.n	8000604 <__udivmoddi4+0x244>
 8000686:	4601      	mov	r1, r0
 8000688:	e778      	b.n	800057c <__udivmoddi4+0x1bc>
 800068a:	3802      	subs	r0, #2
 800068c:	443c      	add	r4, r7
 800068e:	e745      	b.n	800051c <__udivmoddi4+0x15c>
 8000690:	4608      	mov	r0, r1
 8000692:	e708      	b.n	80004a6 <__udivmoddi4+0xe6>
 8000694:	f1a8 0802 	sub.w	r8, r8, #2
 8000698:	443d      	add	r5, r7
 800069a:	e72b      	b.n	80004f4 <__udivmoddi4+0x134>

0800069c <__aeabi_idiv0>:
 800069c:	4770      	bx	lr
 800069e:	bf00      	nop

080006a0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80006a0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80006d8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80006a4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80006a6:	e003      	b.n	80006b0 <LoopCopyDataInit>

080006a8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80006a8:	4b0c      	ldr	r3, [pc, #48]	; (80006dc <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80006aa:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80006ac:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80006ae:	3104      	adds	r1, #4

080006b0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80006b0:	480b      	ldr	r0, [pc, #44]	; (80006e0 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80006b2:	4b0c      	ldr	r3, [pc, #48]	; (80006e4 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80006b4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80006b6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80006b8:	d3f6      	bcc.n	80006a8 <CopyDataInit>
  ldr  r2, =_sbss
 80006ba:	4a0b      	ldr	r2, [pc, #44]	; (80006e8 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80006bc:	e002      	b.n	80006c4 <LoopFillZerobss>

080006be <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80006be:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80006c0:	f842 3b04 	str.w	r3, [r2], #4

080006c4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80006c4:	4b09      	ldr	r3, [pc, #36]	; (80006ec <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80006c6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80006c8:	d3f9      	bcc.n	80006be <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80006ca:	f002 fa97 	bl	8002bfc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80006ce:	f011 ff05 	bl	80124dc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80006d2:	f001 fa19 	bl	8001b08 <main>
  bx  lr    
 80006d6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80006d8:	24080000 	.word	0x24080000
  ldr  r3, =_sidata
 80006dc:	080150a8 	.word	0x080150a8
  ldr  r0, =_sdata
 80006e0:	24000000 	.word	0x24000000
  ldr  r3, =_edata
 80006e4:	24000090 	.word	0x24000090
  ldr  r2, =_sbss
 80006e8:	24000090 	.word	0x24000090
  ldr  r3, = _ebss
 80006ec:	24004cd4 	.word	0x24004cd4

080006f0 <ADC3_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80006f0:	e7fe      	b.n	80006f0 <ADC3_IRQHandler>

080006f2 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

int _read (int file, char *ptr, int len)
{
 80006f2:	b570      	push	{r4, r5, r6, lr}
 80006f4:	460e      	mov	r6, r1
 80006f6:	4615      	mov	r5, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80006f8:	460c      	mov	r4, r1
 80006fa:	1ba3      	subs	r3, r4, r6
 80006fc:	429d      	cmp	r5, r3
 80006fe:	dc01      	bgt.n	8000704 <_read+0x12>
	{
		*ptr++ = __io_getchar();
	}

return len;
}
 8000700:	4628      	mov	r0, r5
 8000702:	bd70      	pop	{r4, r5, r6, pc}
		*ptr++ = __io_getchar();
 8000704:	f000 f94e 	bl	80009a4 <__io_getchar>
 8000708:	f804 0b01 	strb.w	r0, [r4], #1
 800070c:	e7f5      	b.n	80006fa <_read+0x8>

0800070e <_write>:

int _write(int file, char *ptr, int len)
{
 800070e:	b570      	push	{r4, r5, r6, lr}
 8000710:	460e      	mov	r6, r1
 8000712:	4615      	mov	r5, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000714:	460c      	mov	r4, r1
 8000716:	1ba3      	subs	r3, r4, r6
 8000718:	429d      	cmp	r5, r3
 800071a:	dc01      	bgt.n	8000720 <_write+0x12>
	{
		__io_putchar(*ptr++);
	}
	return len;
}
 800071c:	4628      	mov	r0, r5
 800071e:	bd70      	pop	{r4, r5, r6, pc}
		__io_putchar(*ptr++);
 8000720:	f814 0b01 	ldrb.w	r0, [r4], #1
 8000724:	f000 f92e 	bl	8000984 <__io_putchar>
 8000728:	e7f5      	b.n	8000716 <_write+0x8>
	...

0800072c <_sbrk>:
{
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800072c:	4b09      	ldr	r3, [pc, #36]	; (8000754 <_sbrk+0x28>)
{
 800072e:	4602      	mov	r2, r0
	if (heap_end == 0)
 8000730:	6819      	ldr	r1, [r3, #0]
 8000732:	b909      	cbnz	r1, 8000738 <_sbrk+0xc>
		heap_end = &end;
 8000734:	4908      	ldr	r1, [pc, #32]	; (8000758 <_sbrk+0x2c>)
 8000736:	6019      	str	r1, [r3, #0]

	prev_heap_end = heap_end;
 8000738:	6818      	ldr	r0, [r3, #0]
	if (heap_end + incr > stack_ptr)
 800073a:	4669      	mov	r1, sp
 800073c:	4402      	add	r2, r0
 800073e:	428a      	cmp	r2, r1
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8000740:	bf83      	ittte	hi
 8000742:	220c      	movhi	r2, #12
 8000744:	4b05      	ldrhi	r3, [pc, #20]	; (800075c <_sbrk+0x30>)
		return (caddr_t) -1;
 8000746:	f04f 30ff 	movhi.w	r0, #4294967295
	}

	heap_end += incr;
 800074a:	601a      	strls	r2, [r3, #0]
		errno = ENOMEM;
 800074c:	bf88      	it	hi
 800074e:	601a      	strhi	r2, [r3, #0]

	return (caddr_t) prev_heap_end;
}
 8000750:	4770      	bx	lr
 8000752:	bf00      	nop
 8000754:	240000ac 	.word	0x240000ac
 8000758:	24004cd4 	.word	0x24004cd4
 800075c:	24004cd0 	.word	0x24004cd0

08000760 <_close>:

int _close(int file)
{
	return -1;
}
 8000760:	f04f 30ff 	mov.w	r0, #4294967295
 8000764:	4770      	bx	lr

08000766 <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8000766:	f44f 5300 	mov.w	r3, #8192	; 0x2000
	return 0;
}
 800076a:	2000      	movs	r0, #0
	st->st_mode = S_IFCHR;
 800076c:	604b      	str	r3, [r1, #4]
}
 800076e:	4770      	bx	lr

08000770 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8000770:	2001      	movs	r0, #1
 8000772:	4770      	bx	lr

08000774 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 8000774:	2000      	movs	r0, #0
 8000776:	4770      	bx	lr

08000778 <dmc_itoa>:
 * C version 0.4 char* style "itoa":
 */
char * dmc_itoa(int value, char* result, int base)
{
	// check that the base if valid
	if (base < 2 || base > 36)
 8000778:	1e93      	subs	r3, r2, #2
 800077a:	2b22      	cmp	r3, #34	; 0x22
{
 800077c:	b5f0      	push	{r4, r5, r6, r7, lr}
	if (base < 2 || base > 36)
 800077e:	d903      	bls.n	8000788 <dmc_itoa+0x10>
	{
		*result = '\0';
 8000780:	2300      	movs	r3, #0
 8000782:	700b      	strb	r3, [r1, #0]
		tmp_char = *ptr;
		*ptr-- = *ptr1;
		*ptr1++ = tmp_char;
	}
	return result;
}
 8000784:	4608      	mov	r0, r1
 8000786:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000788:	460c      	mov	r4, r1
		*ptr++ = "zyxwvutsrqponmlkjihgfedcba9876543210123456789abcdefghijklmnopqrstuvwxyz"[35
 800078a:	4f11      	ldr	r7, [pc, #68]	; (80007d0 <dmc_itoa+0x58>)
 800078c:	4623      	mov	r3, r4
		value /= base;
 800078e:	fb90 f5f2 	sdiv	r5, r0, r2
				+ (tmp_value - value * base)];
 8000792:	fb02 0615 	mls	r6, r2, r5, r0
		*ptr++ = "zyxwvutsrqponmlkjihgfedcba9876543210123456789abcdefghijklmnopqrstuvwxyz"[35
 8000796:	443e      	add	r6, r7
 8000798:	f896 6023 	ldrb.w	r6, [r6, #35]	; 0x23
 800079c:	f803 6b01 	strb.w	r6, [r3], #1
	while (value);
 80007a0:	b995      	cbnz	r5, 80007c8 <dmc_itoa+0x50>
	if (tmp_value < 0)
 80007a2:	2800      	cmp	r0, #0
	*ptr-- = '\0';
 80007a4:	f04f 0000 	mov.w	r0, #0
		*ptr++ = '-';
 80007a8:	bfbe      	ittt	lt
 80007aa:	222d      	movlt	r2, #45	; 0x2d
 80007ac:	701a      	strblt	r2, [r3, #0]
 80007ae:	1ca3      	addlt	r3, r4, #2
	*ptr-- = '\0';
 80007b0:	1e5a      	subs	r2, r3, #1
 80007b2:	7018      	strb	r0, [r3, #0]
 80007b4:	460b      	mov	r3, r1
	while (ptr1 < ptr)
 80007b6:	429a      	cmp	r2, r3
 80007b8:	d9e4      	bls.n	8000784 <dmc_itoa+0xc>
		tmp_char = *ptr;
 80007ba:	7810      	ldrb	r0, [r2, #0]
		*ptr-- = *ptr1;
 80007bc:	781c      	ldrb	r4, [r3, #0]
 80007be:	f802 4901 	strb.w	r4, [r2], #-1
		*ptr1++ = tmp_char;
 80007c2:	f803 0b01 	strb.w	r0, [r3], #1
 80007c6:	e7f6      	b.n	80007b6 <dmc_itoa+0x3e>
	while (value);
 80007c8:	461c      	mov	r4, r3
 80007ca:	4628      	mov	r0, r5
 80007cc:	e7de      	b.n	800078c <dmc_itoa+0x14>
 80007ce:	bf00      	nop
 80007d0:	0801337c 	.word	0x0801337c

080007d4 <ReadDipSwitches>:
#include "dmc_dipswitch.h"

uint8_t ReadDipSwitches(void)
{
 80007d4:	b510      	push	{r4, lr}
	uint8_t SwitchValues = 0;
	// Switches connect to GND, so 'ON' means we will read a low level
	if (HAL_GPIO_ReadPin(GPIOE, S1_1_Pin) == GPIO_PIN_RESET)
 80007d6:	2108      	movs	r1, #8
 80007d8:	480f      	ldr	r0, [pc, #60]	; (8000818 <ReadDipSwitches+0x44>)
 80007da:	f005 fda1 	bl	8006320 <HAL_GPIO_ReadPin>
 80007de:	2800      	cmp	r0, #0
	{
		SwitchValues |= DIPSWITCH_1_VALUE;
	}
	if (HAL_GPIO_ReadPin(GPIOE, S1_2_Pin) == GPIO_PIN_RESET)
 80007e0:	f04f 0110 	mov.w	r1, #16
 80007e4:	480c      	ldr	r0, [pc, #48]	; (8000818 <ReadDipSwitches+0x44>)
		SwitchValues |= DIPSWITCH_1_VALUE;
 80007e6:	bf14      	ite	ne
 80007e8:	2400      	movne	r4, #0
 80007ea:	2408      	moveq	r4, #8
	if (HAL_GPIO_ReadPin(GPIOE, S1_2_Pin) == GPIO_PIN_RESET)
 80007ec:	f005 fd98 	bl	8006320 <HAL_GPIO_ReadPin>
 80007f0:	b908      	cbnz	r0, 80007f6 <ReadDipSwitches+0x22>
	{
		SwitchValues |= DIPSWITCH_2_VALUE;
 80007f2:	f044 0404 	orr.w	r4, r4, #4
	}
	if (HAL_GPIO_ReadPin(GPIOE, S1_3_Pin) == GPIO_PIN_RESET)
 80007f6:	2120      	movs	r1, #32
 80007f8:	4807      	ldr	r0, [pc, #28]	; (8000818 <ReadDipSwitches+0x44>)
 80007fa:	f005 fd91 	bl	8006320 <HAL_GPIO_ReadPin>
 80007fe:	b908      	cbnz	r0, 8000804 <ReadDipSwitches+0x30>
	{
		SwitchValues |= DIPSWITCH_3_VALUE;
 8000800:	f044 0402 	orr.w	r4, r4, #2
	}
	if (HAL_GPIO_ReadPin(GPIOE, S1_4_Pin) == GPIO_PIN_RESET)
 8000804:	2140      	movs	r1, #64	; 0x40
 8000806:	4804      	ldr	r0, [pc, #16]	; (8000818 <ReadDipSwitches+0x44>)
 8000808:	f005 fd8a 	bl	8006320 <HAL_GPIO_ReadPin>
 800080c:	b908      	cbnz	r0, 8000812 <ReadDipSwitches+0x3e>
	{
		SwitchValues |= DIPSWITCH_4_VALUE;
 800080e:	f044 0401 	orr.w	r4, r4, #1
	}
	return SwitchValues;
}
 8000812:	4620      	mov	r0, r4
 8000814:	bd10      	pop	{r4, pc}
 8000816:	bf00      	nop
 8000818:	58021000 	.word	0x58021000

0800081c <DmcLedOn>:
	}
}

void DmcLedOn(uint8_t led)
{
	switch (led)
 800081c:	2806      	cmp	r0, #6
 800081e:	d821      	bhi.n	8000864 <DmcLedOn+0x48>
 8000820:	e8df f000 	tbb	[pc, r0]
 8000824:	120e0804 	.word	0x120e0804
 8000828:	1a16      	.short	0x1a16
 800082a:	1d          	.byte	0x1d
 800082b:	00          	.byte	0x00
	{
	case LED_RUN:
		HAL_GPIO_WritePin(GPIOC, LED_RUN_Pin, LED_RUN_ON);
 800082c:	2200      	movs	r2, #0
 800082e:	2101      	movs	r1, #1
    break;
  case LED_CAN1_OK:
    HAL_GPIO_WritePin(GPIOC, LED_CAN1_OK_Pin, LED_CAN1_OK_ON);
    break;
  case LED_CAN2_OK:
    HAL_GPIO_WritePin(GPIOC, LED_CAN2_OK_Pin, LED_CAN2_OK_ON);
 8000830:	480d      	ldr	r0, [pc, #52]	; (8000868 <DmcLedOn+0x4c>)
 8000832:	e003      	b.n	800083c <DmcLedOn+0x20>
    HAL_GPIO_WritePin(GPIOA, LED_RS1_OK_Pin, LED_RS1_OK_ON);
 8000834:	2200      	movs	r2, #0
 8000836:	f44f 7180 	mov.w	r1, #256	; 0x100
    HAL_GPIO_WritePin(GPIOA, LED_RS2_ERR_Pin, LED_RS2_ERR_ON);
 800083a:	480c      	ldr	r0, [pc, #48]	; (800086c <DmcLedOn+0x50>)
    HAL_GPIO_WritePin(GPIOC, LED_CAN2_OK_Pin, LED_CAN2_OK_ON);
 800083c:	f005 bd82 	b.w	8006344 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, LED_RS1_ERR_Pin, LED_RS1_ERR_ON);
 8000840:	2200      	movs	r2, #0
 8000842:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000846:	e7f8      	b.n	800083a <DmcLedOn+0x1e>
    HAL_GPIO_WritePin(GPIOA, LED_RS2_OK_Pin, LED_RS2_OK_ON);
 8000848:	2200      	movs	r2, #0
 800084a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800084e:	e7f4      	b.n	800083a <DmcLedOn+0x1e>
    HAL_GPIO_WritePin(GPIOA, LED_RS2_ERR_Pin, LED_RS2_ERR_ON);
 8000850:	2200      	movs	r2, #0
 8000852:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000856:	e7f0      	b.n	800083a <DmcLedOn+0x1e>
    HAL_GPIO_WritePin(GPIOC, LED_CAN1_OK_Pin, LED_CAN1_OK_ON);
 8000858:	2200      	movs	r2, #0
 800085a:	2140      	movs	r1, #64	; 0x40
 800085c:	e7e8      	b.n	8000830 <DmcLedOn+0x14>
    HAL_GPIO_WritePin(GPIOC, LED_CAN2_OK_Pin, LED_CAN2_OK_ON);
 800085e:	2200      	movs	r2, #0
 8000860:	2180      	movs	r1, #128	; 0x80
 8000862:	e7e5      	b.n	8000830 <DmcLedOn+0x14>
 8000864:	4770      	bx	lr
 8000866:	bf00      	nop
 8000868:	58020800 	.word	0x58020800
 800086c:	58020000 	.word	0x58020000

08000870 <DmcLedOff>:
	}
}

void DmcLedOff(uint8_t led)
{
	switch (led)
 8000870:	2806      	cmp	r0, #6
 8000872:	d821      	bhi.n	80008b8 <DmcLedOff+0x48>
 8000874:	e8df f000 	tbb	[pc, r0]
 8000878:	120e0804 	.word	0x120e0804
 800087c:	1a16      	.short	0x1a16
 800087e:	1d          	.byte	0x1d
 800087f:	00          	.byte	0x00
	{
	case LED_RUN:
		HAL_GPIO_WritePin(GPIOC, LED_RUN_Pin, LED_RUN_OFF);
 8000880:	2201      	movs	r2, #1
 8000882:	4611      	mov	r1, r2
    break;
  case LED_CAN1_OK:
    HAL_GPIO_WritePin(GPIOC, LED_CAN1_OK_Pin, LED_CAN1_OK_OFF);
    break;
  case LED_CAN2_OK:
    HAL_GPIO_WritePin(GPIOC, LED_CAN2_OK_Pin, LED_CAN2_OK_OFF);
 8000884:	480d      	ldr	r0, [pc, #52]	; (80008bc <DmcLedOff+0x4c>)
 8000886:	e003      	b.n	8000890 <DmcLedOff+0x20>
		HAL_GPIO_WritePin(GPIOA, LED_RS1_OK_Pin, LED_RS1_OK_OFF);
 8000888:	2201      	movs	r2, #1
 800088a:	f44f 7180 	mov.w	r1, #256	; 0x100
    HAL_GPIO_WritePin(GPIOA, LED_RS2_ERR_Pin, LED_RS2_ERR_OFF);
 800088e:	480c      	ldr	r0, [pc, #48]	; (80008c0 <DmcLedOff+0x50>)
    HAL_GPIO_WritePin(GPIOC, LED_CAN2_OK_Pin, LED_CAN2_OK_OFF);
 8000890:	f005 bd58 	b.w	8006344 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, LED_RS1_ERR_Pin, LED_RS1_ERR_OFF);
 8000894:	2201      	movs	r2, #1
 8000896:	f44f 7100 	mov.w	r1, #512	; 0x200
 800089a:	e7f8      	b.n	800088e <DmcLedOff+0x1e>
    HAL_GPIO_WritePin(GPIOA, LED_RS2_OK_Pin, LED_RS2_OK_OFF);
 800089c:	2201      	movs	r2, #1
 800089e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80008a2:	e7f4      	b.n	800088e <DmcLedOff+0x1e>
    HAL_GPIO_WritePin(GPIOA, LED_RS2_ERR_Pin, LED_RS2_ERR_OFF);
 80008a4:	2201      	movs	r2, #1
 80008a6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80008aa:	e7f0      	b.n	800088e <DmcLedOff+0x1e>
    HAL_GPIO_WritePin(GPIOC, LED_CAN1_OK_Pin, LED_CAN1_OK_OFF);
 80008ac:	2201      	movs	r2, #1
 80008ae:	2140      	movs	r1, #64	; 0x40
 80008b0:	e7e8      	b.n	8000884 <DmcLedOff+0x14>
    HAL_GPIO_WritePin(GPIOC, LED_CAN2_OK_Pin, LED_CAN2_OK_OFF);
 80008b2:	2201      	movs	r2, #1
 80008b4:	2180      	movs	r1, #128	; 0x80
 80008b6:	e7e5      	b.n	8000884 <DmcLedOff+0x14>
 80008b8:	4770      	bx	lr
 80008ba:	bf00      	nop
 80008bc:	58020800 	.word	0x58020800
 80008c0:	58020000 	.word	0x58020000

080008c4 <DmcLedToggle>:
	}
}

void DmcLedToggle(uint8_t led)
{
	switch (led)
 80008c4:	2806      	cmp	r0, #6
 80008c6:	d81a      	bhi.n	80008fe <DmcLedToggle+0x3a>
 80008c8:	e8df f000 	tbb	[pc, r0]
 80008cc:	0f0c0704 	.word	0x0f0c0704
 80008d0:	1512      	.short	0x1512
 80008d2:	17          	.byte	0x17
 80008d3:	00          	.byte	0x00
	{
	case LED_RUN:
		HAL_GPIO_TogglePin(GPIOC, LED_RUN_Pin);
 80008d4:	2101      	movs	r1, #1
    break;
  case LED_CAN1_OK:
    HAL_GPIO_TogglePin(GPIOC, LED_CAN1_OK_Pin);
    break;
  case LED_CAN2_OK:
    HAL_GPIO_TogglePin(GPIOC, LED_CAN2_OK_Pin);
 80008d6:	480a      	ldr	r0, [pc, #40]	; (8000900 <DmcLedToggle+0x3c>)
 80008d8:	e002      	b.n	80008e0 <DmcLedToggle+0x1c>
		HAL_GPIO_TogglePin(GPIOA, LED_RS1_OK_Pin);
 80008da:	f44f 7180 	mov.w	r1, #256	; 0x100
    HAL_GPIO_TogglePin(GPIOA, LED_RS2_ERR_Pin);
 80008de:	4809      	ldr	r0, [pc, #36]	; (8000904 <DmcLedToggle+0x40>)
    HAL_GPIO_TogglePin(GPIOC, LED_CAN2_OK_Pin);
 80008e0:	f005 bd4a 	b.w	8006378 <HAL_GPIO_TogglePin>
    HAL_GPIO_TogglePin(GPIOA, LED_RS1_ERR_Pin);
 80008e4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80008e8:	e7f9      	b.n	80008de <DmcLedToggle+0x1a>
    HAL_GPIO_TogglePin(GPIOA, LED_RS2_OK_Pin);
 80008ea:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80008ee:	e7f6      	b.n	80008de <DmcLedToggle+0x1a>
    HAL_GPIO_TogglePin(GPIOA, LED_RS2_ERR_Pin);
 80008f0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80008f4:	e7f3      	b.n	80008de <DmcLedToggle+0x1a>
    HAL_GPIO_TogglePin(GPIOC, LED_CAN1_OK_Pin);
 80008f6:	2140      	movs	r1, #64	; 0x40
 80008f8:	e7ed      	b.n	80008d6 <DmcLedToggle+0x12>
    HAL_GPIO_TogglePin(GPIOC, LED_CAN2_OK_Pin);
 80008fa:	2180      	movs	r1, #128	; 0x80
 80008fc:	e7eb      	b.n	80008d6 <DmcLedToggle+0x12>
 80008fe:	4770      	bx	lr
 8000900:	58020800 	.word	0x58020800
 8000904:	58020000 	.word	0x58020000

08000908 <DmcLedsOff>:
		break;
	}
}

void DmcLedsOff(void)
{
 8000908:	b508      	push	{r3, lr}
  DmcLedOff(LED_RUN);
 800090a:	2000      	movs	r0, #0
 800090c:	f7ff ffb0 	bl	8000870 <DmcLedOff>
  DmcLedOff(LED_RS1_OK);
 8000910:	2001      	movs	r0, #1
 8000912:	f7ff ffad 	bl	8000870 <DmcLedOff>
  DmcLedOff(LED_RS1_ERR);
 8000916:	2002      	movs	r0, #2
 8000918:	f7ff ffaa 	bl	8000870 <DmcLedOff>
  DmcLedOff(LED_RS2_OK);
 800091c:	2003      	movs	r0, #3
 800091e:	f7ff ffa7 	bl	8000870 <DmcLedOff>
  DmcLedOff(LED_RS2_ERR);
 8000922:	2004      	movs	r0, #4
 8000924:	f7ff ffa4 	bl	8000870 <DmcLedOff>
  DmcLedOff(LED_CAN1_OK);
 8000928:	2005      	movs	r0, #5
 800092a:	f7ff ffa1 	bl	8000870 <DmcLedOff>
  DmcLedOff(LED_CAN2_OK);
 800092e:	2006      	movs	r0, #6
}
 8000930:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  DmcLedOff(LED_CAN2_OK);
 8000934:	f7ff bf9c 	b.w	8000870 <DmcLedOff>

08000938 <DmcLedsOn>:

void DmcLedsOn(void)
{
 8000938:	b508      	push	{r3, lr}
  DmcLedOn(LED_RUN);
 800093a:	2000      	movs	r0, #0
 800093c:	f7ff ff6e 	bl	800081c <DmcLedOn>
  DmcLedOn(LED_RS1_OK);
 8000940:	2001      	movs	r0, #1
 8000942:	f7ff ff6b 	bl	800081c <DmcLedOn>
  DmcLedOn(LED_RS1_ERR);
 8000946:	2002      	movs	r0, #2
 8000948:	f7ff ff68 	bl	800081c <DmcLedOn>
  DmcLedOn(LED_RS2_OK);
 800094c:	2003      	movs	r0, #3
 800094e:	f7ff ff65 	bl	800081c <DmcLedOn>
  DmcLedOn(LED_RS2_ERR);
 8000952:	2004      	movs	r0, #4
 8000954:	f7ff ff62 	bl	800081c <DmcLedOn>
  DmcLedOn(LED_CAN1_OK);
 8000958:	2005      	movs	r0, #5
 800095a:	f7ff ff5f 	bl	800081c <DmcLedOn>
  DmcLedOn(LED_CAN2_OK);
 800095e:	2006      	movs	r0, #6
}
 8000960:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  DmcLedOn(LED_CAN2_OK);
 8000964:	f7ff bf5a 	b.w	800081c <DmcLedOn>

08000968 <GetMCUFamily>:
  return "STM32F7";
#endif
#if defined (STM32H7)
  return "STM32H7";
#endif
}
 8000968:	4800      	ldr	r0, [pc, #0]	; (800096c <GetMCUFamily+0x4>)
 800096a:	4770      	bx	lr
 800096c:	080133c4 	.word	0x080133c4

08000970 <GetMCUType>:
	return "STM32F777xx";
#endif
#if defined (STM32F779xx)
	return "STM32F779xx";
#endif
}
 8000970:	4800      	ldr	r0, [pc, #0]	; (8000974 <GetMCUType+0x4>)
 8000972:	4770      	bx	lr
 8000974:	080133cc 	.word	0x080133cc

08000978 <dmc_put_sethuart>:
//UART_HandleTypeDef *huart = &huart2;
UART_HandleTypeDef *huart = NULL;

void dmc_put_sethuart(UART_HandleTypeDef *new_huart)
{
  huart = new_huart;
 8000978:	4b01      	ldr	r3, [pc, #4]	; (8000980 <dmc_put_sethuart+0x8>)
 800097a:	6018      	str	r0, [r3, #0]
 800097c:	4770      	bx	lr
 800097e:	bf00      	nop
 8000980:	240000b0 	.word	0x240000b0

08000984 <__io_putchar>:
}

int __io_putchar(int ch)
{
 8000984:	b513      	push	{r0, r1, r4, lr}
  uint8_t c[1];
  c[0] = ch & 0x00FF;
 8000986:	a902      	add	r1, sp, #8
{
 8000988:	4604      	mov	r4, r0
  HAL_UART_Transmit(huart, &*c, 1, 10);
 800098a:	230a      	movs	r3, #10
 800098c:	2201      	movs	r2, #1
  c[0] = ch & 0x00FF;
 800098e:	f801 0d04 	strb.w	r0, [r1, #-4]!
  HAL_UART_Transmit(huart, &*c, 1, 10);
 8000992:	4803      	ldr	r0, [pc, #12]	; (80009a0 <__io_putchar+0x1c>)
 8000994:	6800      	ldr	r0, [r0, #0]
 8000996:	f00b fe1c 	bl	800c5d2 <HAL_UART_Transmit>
//  HAL_UART_Transmit(&huart7, &*c, 1, 10);
  return ch;
}
 800099a:	4620      	mov	r0, r4
 800099c:	b002      	add	sp, #8
 800099e:	bd10      	pop	{r4, pc}
 80009a0:	240000b0 	.word	0x240000b0

080009a4 <__io_getchar>:

int __io_getchar(void)
{
 80009a4:	b513      	push	{r0, r1, r4, lr}
  HAL_StatusTypeDef Status = HAL_BUSY;
  uint8_t ch;
  // Remember RS485 TX_Enable
  while (Status != HAL_OK)
  {
    Status = HAL_UART_Receive(huart, &ch, 1, 10);
 80009a6:	4c07      	ldr	r4, [pc, #28]	; (80009c4 <__io_getchar+0x20>)
 80009a8:	230a      	movs	r3, #10
 80009aa:	2201      	movs	r2, #1
 80009ac:	f10d 0107 	add.w	r1, sp, #7
 80009b0:	6820      	ldr	r0, [r4, #0]
 80009b2:	f00b fe67 	bl	800c684 <HAL_UART_Receive>
  while (Status != HAL_OK)
 80009b6:	2800      	cmp	r0, #0
 80009b8:	d1f6      	bne.n	80009a8 <__io_getchar+0x4>
  }
  return (ch);
}
 80009ba:	f89d 0007 	ldrb.w	r0, [sp, #7]
 80009be:	b002      	add	sp, #8
 80009c0:	bd10      	pop	{r4, pc}
 80009c2:	bf00      	nop
 80009c4:	240000b0 	.word	0x240000b0

080009c8 <dmc_puts>:
{
	__io_putchar('\n');
}

void dmc_puts(char* str)
{
 80009c8:	b510      	push	{r4, lr}
 80009ca:	1e44      	subs	r4, r0, #1
	while (*str)
 80009cc:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 80009d0:	b900      	cbnz	r0, 80009d4 <dmc_puts+0xc>
	{
		__io_putchar(*str++);
	}
}
 80009d2:	bd10      	pop	{r4, pc}
		__io_putchar(*str++);
 80009d4:	f7ff ffd6 	bl	8000984 <__io_putchar>
 80009d8:	e7f8      	b.n	80009cc <dmc_puts+0x4>

080009da <dmc_putint>:
{
 80009da:	b500      	push	{lr}
 80009dc:	b089      	sub	sp, #36	; 0x24
	dmc_itoa(value, myStr, 10);
 80009de:	220a      	movs	r2, #10
 80009e0:	4669      	mov	r1, sp
 80009e2:	f7ff fec9 	bl	8000778 <dmc_itoa>
	dmc_puts(myStr);
 80009e6:	4668      	mov	r0, sp
 80009e8:	f7ff ffee 	bl	80009c8 <dmc_puts>
}
 80009ec:	b009      	add	sp, #36	; 0x24
 80009ee:	f85d fb04 	ldr.w	pc, [sp], #4

080009f2 <dmc_puthex2>:
{
 80009f2:	b500      	push	{lr}
 80009f4:	b089      	sub	sp, #36	; 0x24
	dmc_itoa(value, myStr, 16);
 80009f6:	2210      	movs	r2, #16
 80009f8:	4669      	mov	r1, sp
 80009fa:	f7ff febd 	bl	8000778 <dmc_itoa>
	if (strlen(myStr) < 2)
 80009fe:	4668      	mov	r0, sp
 8000a00:	f7ff fc6e 	bl	80002e0 <strlen>
 8000a04:	2801      	cmp	r0, #1
 8000a06:	d802      	bhi.n	8000a0e <dmc_puthex2+0x1c>
		__io_putchar('0');
 8000a08:	2030      	movs	r0, #48	; 0x30
 8000a0a:	f7ff ffbb 	bl	8000984 <__io_putchar>
	dmc_puts(myStr);
 8000a0e:	4668      	mov	r0, sp
 8000a10:	f7ff ffda 	bl	80009c8 <dmc_puts>
}
 8000a14:	b009      	add	sp, #36	; 0x24
 8000a16:	f85d fb04 	ldr.w	pc, [sp], #4

08000a1a <dmc_puthex2cr>:
{
 8000a1a:	b508      	push	{r3, lr}
	dmc_puthex2(value);
 8000a1c:	f7ff ffe9 	bl	80009f2 <dmc_puthex2>
	__io_putchar('\n');
 8000a20:	200a      	movs	r0, #10
}
 8000a22:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	__io_putchar('\n');
 8000a26:	f7ff bfad 	b.w	8000984 <__io_putchar>

08000a2a <dmc_puthex4>:
{
 8000a2a:	b510      	push	{r4, lr}
 8000a2c:	b088      	sub	sp, #32
	dmc_itoa(value, myStr, 16);
 8000a2e:	2210      	movs	r2, #16
 8000a30:	4669      	mov	r1, sp
 8000a32:	f7ff fea1 	bl	8000778 <dmc_itoa>
	uint8_t len = strlen(myStr);
 8000a36:	4668      	mov	r0, sp
 8000a38:	f7ff fc52 	bl	80002e0 <strlen>
 8000a3c:	b2c4      	uxtb	r4, r0
	for (; len < 4; len++)
 8000a3e:	2c03      	cmp	r4, #3
 8000a40:	d904      	bls.n	8000a4c <dmc_puthex4+0x22>
	dmc_puts(myStr);
 8000a42:	4668      	mov	r0, sp
 8000a44:	f7ff ffc0 	bl	80009c8 <dmc_puts>
}
 8000a48:	b008      	add	sp, #32
 8000a4a:	bd10      	pop	{r4, pc}
	for (; len < 4; len++)
 8000a4c:	3401      	adds	r4, #1
		__io_putchar('0');
 8000a4e:	2030      	movs	r0, #48	; 0x30
 8000a50:	f7ff ff98 	bl	8000984 <__io_putchar>
	for (; len < 4; len++)
 8000a54:	b2e4      	uxtb	r4, r4
 8000a56:	e7f2      	b.n	8000a3e <dmc_puthex4+0x14>

08000a58 <dmc_puthex4cr>:
{
 8000a58:	b508      	push	{r3, lr}
	dmc_puthex4(value);
 8000a5a:	f7ff ffe6 	bl	8000a2a <dmc_puthex4>
	__io_putchar('\n');
 8000a5e:	200a      	movs	r0, #10
}
 8000a60:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	__io_putchar('\n');
 8000a64:	f7ff bf8e 	b.w	8000984 <__io_putchar>

08000a68 <dmc_puts2>:
	}
	__io_putchar('\n');
}

void dmc_puts2(char* str1, char* str2)
{
 8000a68:	b538      	push	{r3, r4, r5, lr}
 8000a6a:	460c      	mov	r4, r1
 8000a6c:	1e45      	subs	r5, r0, #1
	while (*str1)
 8000a6e:	f815 0f01 	ldrb.w	r0, [r5, #1]!
 8000a72:	b920      	cbnz	r0, 8000a7e <dmc_puts2+0x16>
 8000a74:	3c01      	subs	r4, #1
	{
		__io_putchar(*str1++);
	}
	while (*str2)
 8000a76:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 8000a7a:	b918      	cbnz	r0, 8000a84 <dmc_puts2+0x1c>
	{
		__io_putchar(*str2++);
	}
}
 8000a7c:	bd38      	pop	{r3, r4, r5, pc}
		__io_putchar(*str1++);
 8000a7e:	f7ff ff81 	bl	8000984 <__io_putchar>
 8000a82:	e7f4      	b.n	8000a6e <dmc_puts2+0x6>
		__io_putchar(*str2++);
 8000a84:	f7ff ff7e 	bl	8000984 <__io_putchar>
 8000a88:	e7f5      	b.n	8000a76 <dmc_puts2+0xe>

08000a8a <dmc_puts3>:
	dmc_puts2(str1, str2);
	__io_putchar('\n');
}

void dmc_puts3(char* str1, char* str2, char* str3)
{
 8000a8a:	b510      	push	{r4, lr}
 8000a8c:	4614      	mov	r4, r2
	dmc_puts2(str1, str2);
 8000a8e:	f7ff ffeb 	bl	8000a68 <dmc_puts2>
	dmc_puts(str3);
 8000a92:	4620      	mov	r0, r4
}
 8000a94:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	dmc_puts(str3);
 8000a98:	f7ff bf96 	b.w	80009c8 <dmc_puts>

08000a9c <dmc_putstrintstr>:
{
 8000a9c:	b530      	push	{r4, r5, lr}
 8000a9e:	b089      	sub	sp, #36	; 0x24
 8000aa0:	4604      	mov	r4, r0
 8000aa2:	4615      	mov	r5, r2
 8000aa4:	4608      	mov	r0, r1
	dmc_itoa(value, myStr, 10);
 8000aa6:	220a      	movs	r2, #10
 8000aa8:	4669      	mov	r1, sp
 8000aaa:	f7ff fe65 	bl	8000778 <dmc_itoa>
	dmc_puts3(str1, myStr, str2);
 8000aae:	462a      	mov	r2, r5
 8000ab0:	4669      	mov	r1, sp
 8000ab2:	4620      	mov	r0, r4
 8000ab4:	f7ff ffe9 	bl	8000a8a <dmc_puts3>
}
 8000ab8:	b009      	add	sp, #36	; 0x24
 8000aba:	bd30      	pop	{r4, r5, pc}

08000abc <DMC_I2cRtcRegisterWrite>:
// Functions used to communicate with those devices that do not have a secondary address,
// such as a sensors.
// Returns 0 on success (ack), non-0 on failure (nack)
uint8_t DMC_I2cRtcRegisterWrite(uint16_t address, uint8_t *data, uint16_t length)
{
	return HAL_I2C_Master_Transmit(&RtcHi2c2, address, data, length, I2C_TIMEOUT);
 8000abc:	f242 7310 	movw	r3, #10000	; 0x2710
{
 8000ac0:	b507      	push	{r0, r1, r2, lr}
	return HAL_I2C_Master_Transmit(&RtcHi2c2, address, data, length, I2C_TIMEOUT);
 8000ac2:	9300      	str	r3, [sp, #0]
 8000ac4:	4613      	mov	r3, r2
 8000ac6:	460a      	mov	r2, r1
 8000ac8:	4601      	mov	r1, r0
 8000aca:	4803      	ldr	r0, [pc, #12]	; (8000ad8 <DMC_I2cRtcRegisterWrite+0x1c>)
 8000acc:	f006 fbb8 	bl	8007240 <HAL_I2C_Master_Transmit>
}
 8000ad0:	b003      	add	sp, #12
 8000ad2:	f85d fb04 	ldr.w	pc, [sp], #4
 8000ad6:	bf00      	nop
 8000ad8:	240002f8 	.word	0x240002f8

08000adc <DMC_I2cRtcSramWrite>:

// Functions used to communicate with those devices that have a secondary address,
// such as memory chips (for example AT24Cxxx).
// Returns 0 on success (ack), non-0 on failure (nack)
uint8_t DMC_I2cRtcSramWrite(uint16_t address, uint8_t *data, uint16_t length)
{
 8000adc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	return HAL_I2C_Mem_Write(&RtcHi2c2, _address_RTC, address, 1, data, length, I2C_TIMEOUT);
 8000ade:	4b07      	ldr	r3, [pc, #28]	; (8000afc <DMC_I2cRtcSramWrite+0x20>)
 8000ae0:	781c      	ldrb	r4, [r3, #0]
 8000ae2:	f242 7310 	movw	r3, #10000	; 0x2710
 8000ae6:	e88d 000e 	stmia.w	sp, {r1, r2, r3}
 8000aea:	4602      	mov	r2, r0
 8000aec:	2301      	movs	r3, #1
 8000aee:	4621      	mov	r1, r4
 8000af0:	4803      	ldr	r0, [pc, #12]	; (8000b00 <DMC_I2cRtcSramWrite+0x24>)
 8000af2:	f006 fc3d 	bl	8007370 <HAL_I2C_Mem_Write>
}
 8000af6:	b004      	add	sp, #16
 8000af8:	bd10      	pop	{r4, pc}
 8000afa:	bf00      	nop
 8000afc:	24000261 	.word	0x24000261
 8000b00:	240002f8 	.word	0x240002f8

08000b04 <DMC_I2cRtcSramRead>:

uint8_t DMC_I2cRtcSramRead(uint16_t address, uint8_t *data, uint16_t length)
{
 8000b04:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	return HAL_I2C_Mem_Read(&RtcHi2c2, _address_RTC, address, 1, data, length, I2C_TIMEOUT);
 8000b06:	4b07      	ldr	r3, [pc, #28]	; (8000b24 <DMC_I2cRtcSramRead+0x20>)
 8000b08:	781c      	ldrb	r4, [r3, #0]
 8000b0a:	f242 7310 	movw	r3, #10000	; 0x2710
 8000b0e:	e88d 000e 	stmia.w	sp, {r1, r2, r3}
 8000b12:	4602      	mov	r2, r0
 8000b14:	2301      	movs	r3, #1
 8000b16:	4621      	mov	r1, r4
 8000b18:	4803      	ldr	r0, [pc, #12]	; (8000b28 <DMC_I2cRtcSramRead+0x24>)
 8000b1a:	f006 fceb 	bl	80074f4 <HAL_I2C_Mem_Read>
}
 8000b1e:	b004      	add	sp, #16
 8000b20:	bd10      	pop	{r4, pc}
 8000b22:	bf00      	nop
 8000b24:	24000261 	.word	0x24000261
 8000b28:	240002f8 	.word	0x240002f8

08000b2c <DMC_I2cRtcWriteSramBytes>:
}

// 64 Bytes SRAM, Battery Backed
// Write multiple bytes of data to SRAM
uint8_t DMC_I2cRtcWriteSramBytes(uint8_t location, uint8_t *data, uint8_t length)
{
 8000b2c:	4402      	add	r2, r0
 8000b2e:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8000b32:	4604      	mov	r4, r0
 8000b34:	460f      	mov	r7, r1
 8000b36:	b2d6      	uxtb	r6, r2
	uint8_t bytesWritten = 0;
 8000b38:	2500      	movs	r5, #0
		if (location < SRAM_SIZE)
		{
			buf[0] = data[i];
			uint8_t w = DMC_I2cRtcSramWrite(location + SRAM_START_ADDR, buf, 1); // Returns 0 on success (ack), non-0 on failure (nack)
			bytesWritten++;
			if (_error == FALSE)
 8000b3a:	f8df 8040 	ldr.w	r8, [pc, #64]	; 8000b7c <DMC_I2cRtcWriteSramBytes+0x50>
	for (uint8_t i = 0; i < length; i++)
 8000b3e:	42b4      	cmp	r4, r6
 8000b40:	d103      	bne.n	8000b4a <DMC_I2cRtcWriteSramBytes+0x1e>
			}
		}
		location++;
	}
	return bytesWritten;
}
 8000b42:	4628      	mov	r0, r5
 8000b44:	b002      	add	sp, #8
 8000b46:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (location < SRAM_SIZE)
 8000b4a:	2c3f      	cmp	r4, #63	; 0x3f
 8000b4c:	d812      	bhi.n	8000b74 <DMC_I2cRtcWriteSramBytes+0x48>
			buf[0] = data[i];
 8000b4e:	783b      	ldrb	r3, [r7, #0]
			uint8_t w = DMC_I2cRtcSramWrite(location + SRAM_START_ADDR, buf, 1); // Returns 0 on success (ack), non-0 on failure (nack)
 8000b50:	2201      	movs	r2, #1
 8000b52:	a901      	add	r1, sp, #4
 8000b54:	f104 0020 	add.w	r0, r4, #32
			buf[0] = data[i];
 8000b58:	f88d 3004 	strb.w	r3, [sp, #4]
			bytesWritten++;
 8000b5c:	3501      	adds	r5, #1
			uint8_t w = DMC_I2cRtcSramWrite(location + SRAM_START_ADDR, buf, 1); // Returns 0 on success (ack), non-0 on failure (nack)
 8000b5e:	f7ff ffbd 	bl	8000adc <DMC_I2cRtcSramWrite>
			if (_error == FALSE)
 8000b62:	f898 3000 	ldrb.w	r3, [r8]
			bytesWritten++;
 8000b66:	b2ed      	uxtb	r5, r5
			if (_error == FALSE)
 8000b68:	b923      	cbnz	r3, 8000b74 <DMC_I2cRtcWriteSramBytes+0x48>
				_error = (w != 0);
 8000b6a:	3000      	adds	r0, #0
 8000b6c:	bf18      	it	ne
 8000b6e:	2001      	movne	r0, #1
 8000b70:	f888 0000 	strb.w	r0, [r8]
		location++;
 8000b74:	3401      	adds	r4, #1
 8000b76:	3701      	adds	r7, #1
 8000b78:	b2e4      	uxtb	r4, r4
 8000b7a:	e7e0      	b.n	8000b3e <DMC_I2cRtcWriteSramBytes+0x12>
 8000b7c:	240003e4 	.word	0x240003e4

08000b80 <DMC_I2cRtcWriteSramByte>:
	if (location < SRAM_SIZE)
 8000b80:	283f      	cmp	r0, #63	; 0x3f
{
 8000b82:	b507      	push	{r0, r1, r2, lr}
 8000b84:	f88d 1007 	strb.w	r1, [sp, #7]
	if (location < SRAM_SIZE)
 8000b88:	d804      	bhi.n	8000b94 <DMC_I2cRtcWriteSramByte+0x14>
		DMC_I2cRtcWriteSramBytes(location, &data, 1);
 8000b8a:	2201      	movs	r2, #1
 8000b8c:	f10d 0107 	add.w	r1, sp, #7
 8000b90:	f7ff ffcc 	bl	8000b2c <DMC_I2cRtcWriteSramBytes>
}
 8000b94:	b003      	add	sp, #12
 8000b96:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08000b9c <DMC_I2cRtcReadSramBytes>:
}

// 64 Bytes SRAM, Battery Backed
// Read multiple bytes of data from SRAM
uint8_t DMC_I2cRtcReadSramBytes(uint8_t location, uint8_t *data, uint8_t length)
{
 8000b9c:	4402      	add	r2, r0
 8000b9e:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8000ba2:	4604      	mov	r4, r0
 8000ba4:	460f      	mov	r7, r1
 8000ba6:	b2d6      	uxtb	r6, r2
	uint8_t bytesRead = 0;
 8000ba8:	2500      	movs	r5, #0
		if (location < SRAM_SIZE)
		{
			uint8_t r = DMC_I2cRtcSramRead(location + SRAM_START_ADDR, buf, 1);
			bytesRead++;
			data[i] = buf[0];
			if (_error == FALSE)
 8000baa:	f8df 8040 	ldr.w	r8, [pc, #64]	; 8000bec <DMC_I2cRtcReadSramBytes+0x50>
	for (uint8_t i = 0; i < length; i++)
 8000bae:	42b4      	cmp	r4, r6
 8000bb0:	d103      	bne.n	8000bba <DMC_I2cRtcReadSramBytes+0x1e>
			}
		}
		location++;
	}
	return bytesRead;
}
 8000bb2:	4628      	mov	r0, r5
 8000bb4:	b002      	add	sp, #8
 8000bb6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (location < SRAM_SIZE)
 8000bba:	2c3f      	cmp	r4, #63	; 0x3f
 8000bbc:	d812      	bhi.n	8000be4 <DMC_I2cRtcReadSramBytes+0x48>
			uint8_t r = DMC_I2cRtcSramRead(location + SRAM_START_ADDR, buf, 1);
 8000bbe:	2201      	movs	r2, #1
 8000bc0:	a901      	add	r1, sp, #4
 8000bc2:	f104 0020 	add.w	r0, r4, #32
			bytesRead++;
 8000bc6:	3501      	adds	r5, #1
			uint8_t r = DMC_I2cRtcSramRead(location + SRAM_START_ADDR, buf, 1);
 8000bc8:	f7ff ff9c 	bl	8000b04 <DMC_I2cRtcSramRead>
			data[i] = buf[0];
 8000bcc:	f89d 3004 	ldrb.w	r3, [sp, #4]
			bytesRead++;
 8000bd0:	b2ed      	uxtb	r5, r5
			data[i] = buf[0];
 8000bd2:	703b      	strb	r3, [r7, #0]
			if (_error == FALSE)
 8000bd4:	f898 3000 	ldrb.w	r3, [r8]
 8000bd8:	b923      	cbnz	r3, 8000be4 <DMC_I2cRtcReadSramBytes+0x48>
				_error = (r != 0);
 8000bda:	3000      	adds	r0, #0
 8000bdc:	bf18      	it	ne
 8000bde:	2001      	movne	r0, #1
 8000be0:	f888 0000 	strb.w	r0, [r8]
		location++;
 8000be4:	3401      	adds	r4, #1
 8000be6:	3701      	adds	r7, #1
 8000be8:	b2e4      	uxtb	r4, r4
 8000bea:	e7e0      	b.n	8000bae <DMC_I2cRtcReadSramBytes+0x12>
 8000bec:	240003e4 	.word	0x240003e4

08000bf0 <DMC_I2cRtcSquareWave>:

/*----------------------------------------------------------------------*
 * Enable or disable the square wave output.                            *
 *----------------------------------------------------------------------*/
void DMC_I2cRtcSquareWave(uint8_t freq)
{
 8000bf0:	b513      	push	{r0, r1, r4, lr}
 8000bf2:	4604      	mov	r4, r0
	uint8_t ctrlReg;

	DMC_I2cRtcReadSramBytes(CTRL_REG, &ctrlReg, 1);
 8000bf4:	2201      	movs	r2, #1
 8000bf6:	f10d 0107 	add.w	r1, sp, #7
 8000bfa:	2007      	movs	r0, #7
 8000bfc:	f7ff ffce 	bl	8000b9c <DMC_I2cRtcReadSramBytes>
 8000c00:	f89d 3007 	ldrb.w	r3, [sp, #7]
	if (freq > 3)
 8000c04:	2c03      	cmp	r4, #3
	}
	else
	{
		ctrlReg = (ctrlReg & 0xF8) | _BV(SQWE) | freq;
	}
	DMC_I2cRtcWriteSramByte(CTRL_REG, ctrlReg);
 8000c06:	f04f 0007 	mov.w	r0, #7
		ctrlReg = (ctrlReg & 0xF8) | _BV(SQWE) | freq;
 8000c0a:	bf97      	itett	ls
 8000c0c:	f023 0347 	bicls.w	r3, r3, #71	; 0x47
		ctrlReg &= ~_BV(SQWE);
 8000c10:	f023 0340 	bichi.w	r3, r3, #64	; 0x40
		ctrlReg = (ctrlReg & 0xF8) | _BV(SQWE) | freq;
 8000c14:	f043 0340 	orrls.w	r3, r3, #64	; 0x40
 8000c18:	4323      	orrls	r3, r4
 8000c1a:	f88d 3007 	strb.w	r3, [sp, #7]
	DMC_I2cRtcWriteSramByte(CTRL_REG, ctrlReg);
 8000c1e:	f89d 1007 	ldrb.w	r1, [sp, #7]
 8000c22:	f7ff ffad 	bl	8000b80 <DMC_I2cRtcWriteSramByte>
}
 8000c26:	b002      	add	sp, #8
 8000c28:	bd10      	pop	{r4, pc}

08000c2a <DMC_I2cRtcDecToBcd>:
}

// Convert normal decimal numbers to binary coded decimal:
int DMC_I2cRtcDecToBcd(int val)
{
	return ((val / 10 * 16) + (val % 10));
 8000c2a:	230a      	movs	r3, #10
 8000c2c:	fb90 f2f3 	sdiv	r2, r0, r3
 8000c30:	fb03 0012 	mls	r0, r3, r2, r0
}
 8000c34:	eb00 1002 	add.w	r0, r0, r2, lsl #4
 8000c38:	4770      	bx	lr
	...

08000c3c <DMC_I2cRtcGetDayOfWeek>:

	// https://en.wikipedia.org/wiki/Determination_of_the_day_of_the_week
//	y += 2000;
	static uint8_t t[] =
	{ 0, 3, 2, 5, 0, 3, 5, 1, 4, 6, 2, 4 };
	y -= m < 3;
 8000c3c:	2902      	cmp	r1, #2
 8000c3e:	bf98      	it	ls
 8000c40:	3a01      	subls	r2, #1
{
 8000c42:	b510      	push	{r4, lr}
	y -= m < 3;
 8000c44:	b2d2      	uxtb	r2, r2
	return ((y + y / 4 - y / 100 + y / 400 + t[m - 1] + d) % 7) + 1; // 01 - 07, 01 = Sunday
 8000c46:	2464      	movs	r4, #100	; 0x64
 8000c48:	eb02 0392 	add.w	r3, r2, r2, lsr #2
 8000c4c:	fbb2 f2f4 	udiv	r2, r2, r4
 8000c50:	1a9b      	subs	r3, r3, r2
 8000c52:	4a07      	ldr	r2, [pc, #28]	; (8000c70 <DMC_I2cRtcGetDayOfWeek+0x34>)
 8000c54:	4411      	add	r1, r2
 8000c56:	f811 2c01 	ldrb.w	r2, [r1, #-1]
 8000c5a:	4413      	add	r3, r2
 8000c5c:	4418      	add	r0, r3
 8000c5e:	2307      	movs	r3, #7
 8000c60:	fb90 f3f3 	sdiv	r3, r0, r3
 8000c64:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8000c68:	1ac0      	subs	r0, r0, r3
 8000c6a:	3001      	adds	r0, #1
}
 8000c6c:	b2c0      	uxtb	r0, r0
 8000c6e:	bd10      	pop	{r4, pc}
 8000c70:	08013440 	.word	0x08013440

08000c74 <DMC_I2cRtcGetNoOfDaysInMonth>:
    static const int days[2][13] = {
        {0, 31, 28, 31, 30, 31, 30, 31, 31, 30, 31, 30, 31},
        {0, 31, 29, 31, 30, 31, 30, 31, 31, 30, 31, 30, 31}
    };

    if (year > 2000)
 8000c74:	f5b0 6ffa 	cmp.w	r0, #2000	; 0x7d0
	{
		year -= 2000;
 8000c78:	bf84      	itt	hi
 8000c7a:	f5a0 60fa 	subhi.w	r0, r0, #2000	; 0x7d0
 8000c7e:	b280      	uxthhi	r0, r0
    return (year % 4 == 0);
 8000c80:	f010 0f03 	tst.w	r0, #3
	}

    uint8_t leap = DMC_I2cRtcYearIsLeap(year);

    return days[leap][month];
 8000c84:	bf0c      	ite	eq
 8000c86:	230d      	moveq	r3, #13
 8000c88:	2300      	movne	r3, #0
 8000c8a:	4419      	add	r1, r3
}
 8000c8c:	4b01      	ldr	r3, [pc, #4]	; (8000c94 <DMC_I2cRtcGetNoOfDaysInMonth+0x20>)
 8000c8e:	f813 0021 	ldrb.w	r0, [r3, r1, lsl #2]
 8000c92:	4770      	bx	lr
 8000c94:	080133d8 	.word	0x080133d8

08000c98 <DMC_I2cRtcSetDateTime>:
{
 8000c98:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
	DateTime->DayOfWeek = DMC_I2cRtcGetDayOfWeek(DateTime->DayOfMonth, DateTime->Month, DateTime->Year);     // 1-7
 8000c9c:	7a06      	ldrb	r6, [r0, #8]
{
 8000c9e:	4604      	mov	r4, r0
	DateTime->DayOfWeek = DMC_I2cRtcGetDayOfWeek(DateTime->DayOfMonth, DateTime->Month, DateTime->Year);     // 1-7
 8000ca0:	7a45      	ldrb	r5, [r0, #9]
 8000ca2:	7907      	ldrb	r7, [r0, #4]
 8000ca4:	4631      	mov	r1, r6
 8000ca6:	462a      	mov	r2, r5
 8000ca8:	4638      	mov	r0, r7
 8000caa:	f7ff ffc7 	bl	8000c3c <DMC_I2cRtcGetDayOfWeek>
	uint8_t noOfDaysInMonth = DMC_I2cRtcGetNoOfDaysInMonth((uint16_t) DateTime->Year, DateTime->Month);
 8000cae:	4631      	mov	r1, r6
	DateTime->DayOfWeek = DMC_I2cRtcGetDayOfWeek(DateTime->DayOfMonth, DateTime->Month, DateTime->Year);     // 1-7
 8000cb0:	4680      	mov	r8, r0
 8000cb2:	70e0      	strb	r0, [r4, #3]
	uint8_t noOfDaysInMonth = DMC_I2cRtcGetNoOfDaysInMonth((uint16_t) DateTime->Year, DateTime->Month);
 8000cb4:	4628      	mov	r0, r5
 8000cb6:	f7ff ffdd 	bl	8000c74 <DMC_I2cRtcGetNoOfDaysInMonth>
	if (DateTime->DayOfMonth > noOfDaysInMonth)
 8000cba:	4287      	cmp	r7, r0
	buf[0] = RTC_LOCATION;
 8000cbc:	f04f 0700 	mov.w	r7, #0
		DateTime->DayOfMonth = noOfDaysInMonth;
 8000cc0:	bf88      	it	hi
 8000cc2:	7120      	strbhi	r0, [r4, #4]
	buf[1] = DMC_I2cRtcDecToBcd(DateTime->Second) & 0x7f; // set seconds and disable clock (01111111, Bit 7, ST = 0)
 8000cc4:	7820      	ldrb	r0, [r4, #0]
	buf[0] = RTC_LOCATION;
 8000cc6:	f88d 7000 	strb.w	r7, [sp]
	buf[1] = DMC_I2cRtcDecToBcd(DateTime->Second) & 0x7f; // set seconds and disable clock (01111111, Bit 7, ST = 0)
 8000cca:	f7ff ffae 	bl	8000c2a <DMC_I2cRtcDecToBcd>
 8000cce:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 8000cd2:	f88d 0001 	strb.w	r0, [sp, #1]
	buf[2] = DMC_I2cRtcDecToBcd(DateTime->Minute) & 0x7f;               // set minutes (01111111)
 8000cd6:	7860      	ldrb	r0, [r4, #1]
 8000cd8:	f7ff ffa7 	bl	8000c2a <DMC_I2cRtcDecToBcd>
 8000cdc:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 8000ce0:	f88d 0002 	strb.w	r0, [sp, #2]
	buf[3] = DMC_I2cRtcDecToBcd(DateTime->Hour) & 0x3f; // set hours and to 24hr format (00111111, Bit 6 = 0)
 8000ce4:	78a0      	ldrb	r0, [r4, #2]
 8000ce6:	f7ff ffa0 	bl	8000c2a <DMC_I2cRtcDecToBcd>
 8000cea:	f000 003f 	and.w	r0, r0, #63	; 0x3f
 8000cee:	f88d 0003 	strb.w	r0, [sp, #3]
	buf[4] = _BV(VBATEN) | (DMC_I2cRtcDecToBcd(DateTime->DayOfWeek) & 0x07); // set the day and enable battery backup (00000111)|(00001000, Bit 3 = 1)
 8000cf2:	4640      	mov	r0, r8
 8000cf4:	f7ff ff99 	bl	8000c2a <DMC_I2cRtcDecToBcd>
 8000cf8:	f000 0007 	and.w	r0, r0, #7
 8000cfc:	f040 0008 	orr.w	r0, r0, #8
 8000d00:	f88d 0004 	strb.w	r0, [sp, #4]
	buf[5] = DMC_I2cRtcDecToBcd(DateTime->DayOfMonth) & 0x3f;    // set the date in month (00111111)
 8000d04:	7920      	ldrb	r0, [r4, #4]
 8000d06:	f7ff ff90 	bl	8000c2a <DMC_I2cRtcDecToBcd>
 8000d0a:	f000 003f 	and.w	r0, r0, #63	; 0x3f
 8000d0e:	f88d 0005 	strb.w	r0, [sp, #5]
	buf[6] = DMC_I2cRtcDecToBcd(DateTime->Month) & 0x1f;                // set the month (00011111)
 8000d12:	4630      	mov	r0, r6
 8000d14:	f7ff ff89 	bl	8000c2a <DMC_I2cRtcDecToBcd>
 8000d18:	f000 001f 	and.w	r0, r0, #31
 8000d1c:	f88d 0006 	strb.w	r0, [sp, #6]
	buf[7] = DMC_I2cRtcDecToBcd(DateTime->Year);                        // set the year (11111111)
 8000d20:	4628      	mov	r0, r5
	uint8_t w1 = DMC_I2cRtcRegisterWrite(_address_RTC, buf, 8);
 8000d22:	4d12      	ldr	r5, [pc, #72]	; (8000d6c <DMC_I2cRtcSetDateTime+0xd4>)
	buf[7] = DMC_I2cRtcDecToBcd(DateTime->Year);                        // set the year (11111111)
 8000d24:	f7ff ff81 	bl	8000c2a <DMC_I2cRtcDecToBcd>
	uint8_t w1 = DMC_I2cRtcRegisterWrite(_address_RTC, buf, 8);
 8000d28:	2208      	movs	r2, #8
 8000d2a:	4669      	mov	r1, sp
	buf[7] = DMC_I2cRtcDecToBcd(DateTime->Year);                        // set the year (11111111)
 8000d2c:	f88d 0007 	strb.w	r0, [sp, #7]
	uint8_t w1 = DMC_I2cRtcRegisterWrite(_address_RTC, buf, 8);
 8000d30:	7828      	ldrb	r0, [r5, #0]
 8000d32:	f7ff fec3 	bl	8000abc <DMC_I2cRtcRegisterWrite>
 8000d36:	4606      	mov	r6, r0
	buf[1] = _BV(ST) | DMC_I2cRtcDecToBcd(DateTime->Second); // set seconds and enable clock (10000000)
 8000d38:	7820      	ldrb	r0, [r4, #0]
	buf[0] = RTC_LOCATION;
 8000d3a:	f88d 7000 	strb.w	r7, [sp]
	buf[1] = _BV(ST) | DMC_I2cRtcDecToBcd(DateTime->Second); // set seconds and enable clock (10000000)
 8000d3e:	f7ff ff74 	bl	8000c2a <DMC_I2cRtcDecToBcd>
 8000d42:	f060 007f 	orn	r0, r0, #127	; 0x7f
	uint8_t w2 = DMC_I2cRtcRegisterWrite(_address_RTC, buf, 2);
 8000d46:	2202      	movs	r2, #2
 8000d48:	4669      	mov	r1, sp
	buf[1] = _BV(ST) | DMC_I2cRtcDecToBcd(DateTime->Second); // set seconds and enable clock (10000000)
 8000d4a:	f88d 0001 	strb.w	r0, [sp, #1]
	uint8_t w2 = DMC_I2cRtcRegisterWrite(_address_RTC, buf, 2);
 8000d4e:	7828      	ldrb	r0, [r5, #0]
 8000d50:	f7ff feb4 	bl	8000abc <DMC_I2cRtcRegisterWrite>
	_error = ((w1 != 0) || (w2 != 0));
 8000d54:	b93e      	cbnz	r6, 8000d66 <DMC_I2cRtcSetDateTime+0xce>
 8000d56:	1bc0      	subs	r0, r0, r7
 8000d58:	bf18      	it	ne
 8000d5a:	2001      	movne	r0, #1
 8000d5c:	4b04      	ldr	r3, [pc, #16]	; (8000d70 <DMC_I2cRtcSetDateTime+0xd8>)
 8000d5e:	7018      	strb	r0, [r3, #0]
}
 8000d60:	b002      	add	sp, #8
 8000d62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000d66:	2001      	movs	r0, #1
 8000d68:	e7f8      	b.n	8000d5c <DMC_I2cRtcSetDateTime+0xc4>
 8000d6a:	bf00      	nop
 8000d6c:	24000261 	.word	0x24000261
 8000d70:	240003e4 	.word	0x240003e4

08000d74 <DMC_I2cRtcEepromWriteResetTickCounter>:
	DMC_I2cRtcEepromWriteRequested = TRUE;
}

void DMC_I2cRtcEepromWriteResetTickCounter(void)
{
	DMC_I2cRtcEepromWriteTickCounter = 0;
 8000d74:	2300      	movs	r3, #0
 8000d76:	4a02      	ldr	r2, [pc, #8]	; (8000d80 <DMC_I2cRtcEepromWriteResetTickCounter+0xc>)
 8000d78:	6013      	str	r3, [r2, #0]
	DMC_I2cRtcEepromWriteAllowed = FALSE;
 8000d7a:	4a02      	ldr	r2, [pc, #8]	; (8000d84 <DMC_I2cRtcEepromWriteResetTickCounter+0x10>)
 8000d7c:	7013      	strb	r3, [r2, #0]
 8000d7e:	4770      	bx	lr
 8000d80:	240000b8 	.word	0x240000b8
 8000d84:	240000b4 	.word	0x240000b4

08000d88 <DMC_I2cRtcInit>:
{
 8000d88:	b084      	sub	sp, #16
 8000d8a:	b508      	push	{r3, lr}
 8000d8c:	f10d 0e08 	add.w	lr, sp, #8
 8000d90:	e88e 000f 	stmia.w	lr, {r0, r1, r2, r3}
	RtcHi2c2 = hi2c;
 8000d94:	4671      	mov	r1, lr
 8000d96:	224c      	movs	r2, #76	; 0x4c
 8000d98:	4809      	ldr	r0, [pc, #36]	; (8000dc0 <DMC_I2cRtcInit+0x38>)
 8000d9a:	f011 fbd2 	bl	8012542 <memcpy>
	_address_RTC = MCP79412_RTC_ADDR << 1;
 8000d9e:	22de      	movs	r2, #222	; 0xde
 8000da0:	4b08      	ldr	r3, [pc, #32]	; (8000dc4 <DMC_I2cRtcInit+0x3c>)
	DMC_I2cRtcSquareWave(SQWAVE_1_HZ);
 8000da2:	2000      	movs	r0, #0
	_address_RTC = MCP79412_RTC_ADDR << 1;
 8000da4:	701a      	strb	r2, [r3, #0]
	_address_EEPROM = MCP79412_EEPROM_ADDR << 1;
 8000da6:	22ae      	movs	r2, #174	; 0xae
 8000da8:	4b07      	ldr	r3, [pc, #28]	; (8000dc8 <DMC_I2cRtcInit+0x40>)
 8000daa:	701a      	strb	r2, [r3, #0]
	DMC_I2cRtcSquareWave(SQWAVE_1_HZ);
 8000dac:	f7ff ff20 	bl	8000bf0 <DMC_I2cRtcSquareWave>
	DMC_I2cRtcEepromWriteRequested = FALSE;
 8000db0:	4b06      	ldr	r3, [pc, #24]	; (8000dcc <DMC_I2cRtcInit+0x44>)
 8000db2:	2200      	movs	r2, #0
 8000db4:	701a      	strb	r2, [r3, #0]
}
 8000db6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000dba:	b004      	add	sp, #16
	DMC_I2cRtcEepromWriteResetTickCounter();
 8000dbc:	f7ff bfda 	b.w	8000d74 <DMC_I2cRtcEepromWriteResetTickCounter>
 8000dc0:	240002f8 	.word	0x240002f8
 8000dc4:	24000261 	.word	0x24000261
 8000dc8:	24000263 	.word	0x24000263
 8000dcc:	240000b5 	.word	0x240000b5

08000dd0 <BSP_SD_Init>:
 * @param  None
 * @retval Returns if SD is detected or not
 */
uint8_t BSP_SD_IsDetected(void)
{
  __IO uint8_t status = SD_PRESENT;
 8000dd0:	2301      	movs	r3, #1
{
 8000dd2:	b507      	push	{r0, r1, r2, lr}
  __IO uint8_t status = SD_PRESENT;
 8000dd4:	f88d 3007 	strb.w	r3, [sp, #7]

  /* USER CODE BEGIN IsDetectedSection */
  /* user code can be inserted here */
  /* USER CODE END IsDetectedSection */

  return status;
 8000dd8:	f89d 3007 	ldrb.w	r3, [sp, #7]
  if (BSP_SD_IsDetected() != SD_PRESENT)
 8000ddc:	2b01      	cmp	r3, #1
 8000dde:	d10e      	bne.n	8000dfe <BSP_SD_Init+0x2e>
  sd_state = HAL_SD_Init(&hsd1);
 8000de0:	4808      	ldr	r0, [pc, #32]	; (8000e04 <BSP_SD_Init+0x34>)
 8000de2:	f009 fc95 	bl	800a710 <HAL_SD_Init>
  if (sd_state == MSD_OK)
 8000de6:	b938      	cbnz	r0, 8000df8 <BSP_SD_Init+0x28>
    if (HAL_SD_ConfigWideBusOperation(&hsd1, SDMMC_BUS_WIDE_4B) != HAL_OK)
 8000de8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000dec:	4805      	ldr	r0, [pc, #20]	; (8000e04 <BSP_SD_Init+0x34>)
 8000dee:	f009 fbe5 	bl	800a5bc <HAL_SD_ConfigWideBusOperation>
    return MSD_ERROR_SD_NOT_PRESENT;
 8000df2:	3000      	adds	r0, #0
 8000df4:	bf18      	it	ne
 8000df6:	2001      	movne	r0, #1
}
 8000df8:	b003      	add	sp, #12
 8000dfa:	f85d fb04 	ldr.w	pc, [sp], #4
    return MSD_ERROR_SD_NOT_PRESENT;
 8000dfe:	2002      	movs	r0, #2
 8000e00:	e7fa      	b.n	8000df8 <BSP_SD_Init+0x28>
 8000e02:	bf00      	nop
 8000e04:	24000e8c 	.word	0x24000e8c

08000e08 <BSP_SD_ReadBlocks>:
{
 8000e08:	b507      	push	{r0, r1, r2, lr}
  if (HAL_SD_ReadBlocks(&hsd1, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout) != HAL_OK)
 8000e0a:	9300      	str	r3, [sp, #0]
 8000e0c:	4613      	mov	r3, r2
 8000e0e:	460a      	mov	r2, r1
 8000e10:	4601      	mov	r1, r0
 8000e12:	4804      	ldr	r0, [pc, #16]	; (8000e24 <BSP_SD_ReadBlocks+0x1c>)
 8000e14:	f008 ff9e 	bl	8009d54 <HAL_SD_ReadBlocks>
}
 8000e18:	3000      	adds	r0, #0
 8000e1a:	bf18      	it	ne
 8000e1c:	2001      	movne	r0, #1
 8000e1e:	b003      	add	sp, #12
 8000e20:	f85d fb04 	ldr.w	pc, [sp], #4
 8000e24:	24000e8c 	.word	0x24000e8c

08000e28 <BSP_SD_WriteBlocks>:
{
 8000e28:	b507      	push	{r0, r1, r2, lr}
  if (HAL_SD_WriteBlocks(&hsd1, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout) != HAL_OK) 
 8000e2a:	9300      	str	r3, [sp, #0]
 8000e2c:	4613      	mov	r3, r2
 8000e2e:	460a      	mov	r2, r1
 8000e30:	4601      	mov	r1, r0
 8000e32:	4804      	ldr	r0, [pc, #16]	; (8000e44 <BSP_SD_WriteBlocks+0x1c>)
 8000e34:	f009 f85c 	bl	8009ef0 <HAL_SD_WriteBlocks>
}
 8000e38:	3000      	adds	r0, #0
 8000e3a:	bf18      	it	ne
 8000e3c:	2001      	movne	r0, #1
 8000e3e:	b003      	add	sp, #12
 8000e40:	f85d fb04 	ldr.w	pc, [sp], #4
 8000e44:	24000e8c 	.word	0x24000e8c

08000e48 <BSP_SD_GetCardState>:
{
 8000e48:	b508      	push	{r3, lr}
  return ((HAL_SD_GetCardState(&hsd1) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 8000e4a:	4803      	ldr	r0, [pc, #12]	; (8000e58 <BSP_SD_GetCardState+0x10>)
 8000e4c:	f009 fc4c 	bl	800a6e8 <HAL_SD_GetCardState>
}
 8000e50:	3804      	subs	r0, #4
 8000e52:	bf18      	it	ne
 8000e54:	2001      	movne	r0, #1
 8000e56:	bd08      	pop	{r3, pc}
 8000e58:	24000e8c 	.word	0x24000e8c

08000e5c <BSP_SD_GetCardInfo>:
  HAL_SD_GetCardInfo(&hsd1, CardInfo);
 8000e5c:	4601      	mov	r1, r0
 8000e5e:	4801      	ldr	r0, [pc, #4]	; (8000e64 <BSP_SD_GetCardInfo+0x8>)
 8000e60:	f009 bb9a 	b.w	800a598 <HAL_SD_GetCardInfo>
 8000e64:	24000e8c 	.word	0x24000e8c

08000e68 <BSP_SD_WriteCpltCallback>:
 8000e68:	4770      	bx	lr

08000e6a <HAL_SD_TxCpltCallback>:
{
 8000e6a:	b508      	push	{r3, lr}
  BSP_SD_WriteCpltCallback();
 8000e6c:	f7ff fffc 	bl	8000e68 <BSP_SD_WriteCpltCallback>
 8000e70:	bd08      	pop	{r3, pc}

08000e72 <BSP_SD_ReadCpltCallback>:
{
 8000e72:	4770      	bx	lr

08000e74 <HAL_SD_RxCpltCallback>:
{
 8000e74:	b508      	push	{r3, lr}
  BSP_SD_ReadCpltCallback();
 8000e76:	f7ff fffc 	bl	8000e72 <BSP_SD_ReadCpltCallback>
 8000e7a:	bd08      	pop	{r3, pc}

08000e7c <MX_DMA_Init>:
  * Enable DMA controller clock
  * Configure DMA for memory to memory transfers
  *   hdma_memtomem_dma2_stream0
  */
void MX_DMA_Init(void) 
{
 8000e7c:	b510      	push	{r4, lr}
 8000e7e:	b086      	sub	sp, #24
  /* Local variables */
  HAL_DMA_MuxSyncConfigTypeDef pSyncConfig = {0};
 8000e80:	2210      	movs	r2, #16
 8000e82:	2100      	movs	r1, #0
  __HAL_RCC_DMA2_CLK_ENABLE();

  /* Configure DMA request hdma_memtomem_dma2_stream0 on DMA2_Stream0 */
  hdma_memtomem_dma2_stream0.Instance = DMA2_Stream0;
  hdma_memtomem_dma2_stream0.Init.Request = DMA_REQUEST_MEM2MEM;
  hdma_memtomem_dma2_stream0.Init.Direction = DMA_MEMORY_TO_MEMORY;
 8000e84:	2400      	movs	r4, #0
  HAL_DMA_MuxSyncConfigTypeDef pSyncConfig = {0};
 8000e86:	a802      	add	r0, sp, #8
 8000e88:	f011 fb66 	bl	8012558 <memset>
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000e8c:	4b52      	ldr	r3, [pc, #328]	; (8000fd8 <MX_DMA_Init+0x15c>)
  hdma_memtomem_dma2_stream0.Instance = DMA2_Stream0;
 8000e8e:	4853      	ldr	r0, [pc, #332]	; (8000fdc <MX_DMA_Init+0x160>)
  hdma_memtomem_dma2_stream0.Init.Direction = DMA_MEMORY_TO_MEMORY;
 8000e90:	f04f 0e80 	mov.w	lr, #128	; 0x80
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000e94:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 8000e98:	f042 0201 	orr.w	r2, r2, #1
 8000e9c:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
 8000ea0:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 8000ea4:	f002 0201 	and.w	r2, r2, #1
 8000ea8:	9200      	str	r2, [sp, #0]
 8000eaa:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000eac:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 8000eb0:	f042 0202 	orr.w	r2, r2, #2
 8000eb4:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
 8000eb8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
  hdma_memtomem_dma2_stream0.Init.PeriphInc = DMA_PINC_ENABLE;
  hdma_memtomem_dma2_stream0.Init.MemInc = DMA_MINC_ENABLE;
  hdma_memtomem_dma2_stream0.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000ebc:	6144      	str	r4, [r0, #20]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000ebe:	f003 0302 	and.w	r3, r3, #2
  hdma_memtomem_dma2_stream0.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000ec2:	6184      	str	r4, [r0, #24]
  hdma_memtomem_dma2_stream0.Init.Mode = DMA_NORMAL;
 8000ec4:	61c4      	str	r4, [r0, #28]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000ec6:	9301      	str	r3, [sp, #4]
 8000ec8:	9b01      	ldr	r3, [sp, #4]
  hdma_memtomem_dma2_stream0.Init.Direction = DMA_MEMORY_TO_MEMORY;
 8000eca:	4b45      	ldr	r3, [pc, #276]	; (8000fe0 <MX_DMA_Init+0x164>)
  hdma_memtomem_dma2_stream0.Init.Priority = DMA_PRIORITY_LOW;
 8000ecc:	6204      	str	r4, [r0, #32]
  hdma_memtomem_dma2_stream0.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
  hdma_memtomem_dma2_stream0.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
  hdma_memtomem_dma2_stream0.Init.MemBurst = DMA_MBURST_SINGLE;
 8000ece:	62c4      	str	r4, [r0, #44]	; 0x2c
  hdma_memtomem_dma2_stream0.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8000ed0:	6304      	str	r4, [r0, #48]	; 0x30
  hdma_memtomem_dma2_stream0.Init.Direction = DMA_MEMORY_TO_MEMORY;
 8000ed2:	e880 4018 	stmia.w	r0, {r3, r4, lr}
  hdma_memtomem_dma2_stream0.Init.PeriphInc = DMA_PINC_ENABLE;
 8000ed6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000eda:	60c3      	str	r3, [r0, #12]
  hdma_memtomem_dma2_stream0.Init.MemInc = DMA_MINC_ENABLE;
 8000edc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000ee0:	6103      	str	r3, [r0, #16]
  hdma_memtomem_dma2_stream0.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8000ee2:	2304      	movs	r3, #4
 8000ee4:	6243      	str	r3, [r0, #36]	; 0x24
  hdma_memtomem_dma2_stream0.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8000ee6:	2303      	movs	r3, #3
 8000ee8:	6283      	str	r3, [r0, #40]	; 0x28
  if (HAL_DMA_Init(&hdma_memtomem_dma2_stream0) != HAL_OK)
 8000eea:	f002 ffaf 	bl	8003e4c <HAL_DMA_Init>
 8000eee:	b108      	cbz	r0, 8000ef4 <MX_DMA_Init+0x78>
  {
    Error_Handler();
 8000ef0:	f000 ffec 	bl	8001ecc <Error_Handler>
  }

  /* Configure the DMAMUX synchronization parameters for the selected DMA stream */
  pSyncConfig.SyncSignalID = HAL_DMAMUX1_SYNC_EXTI0;
 8000ef4:	2306      	movs	r3, #6
  pSyncConfig.SyncPolarity = HAL_DMAMUX_SYNC_NO_EVENT;
  pSyncConfig.SyncEnable = DISABLE;
  pSyncConfig.EventEnable = DISABLE;
  pSyncConfig.RequestNumber = 1;
  if (HAL_DMAEx_ConfigMuxSync(&hdma_memtomem_dma2_stream0, &pSyncConfig) != HAL_OK)
 8000ef6:	a902      	add	r1, sp, #8
 8000ef8:	4838      	ldr	r0, [pc, #224]	; (8000fdc <MX_DMA_Init+0x160>)
  pSyncConfig.SyncSignalID = HAL_DMAMUX1_SYNC_EXTI0;
 8000efa:	9302      	str	r3, [sp, #8]
  pSyncConfig.RequestNumber = 1;
 8000efc:	2301      	movs	r3, #1
  pSyncConfig.SyncPolarity = HAL_DMAMUX_SYNC_NO_EVENT;
 8000efe:	9403      	str	r4, [sp, #12]
  pSyncConfig.SyncEnable = DISABLE;
 8000f00:	f88d 4010 	strb.w	r4, [sp, #16]
  pSyncConfig.EventEnable = DISABLE;
 8000f04:	f88d 4011 	strb.w	r4, [sp, #17]
  pSyncConfig.RequestNumber = 1;
 8000f08:	9305      	str	r3, [sp, #20]
  if (HAL_DMAEx_ConfigMuxSync(&hdma_memtomem_dma2_stream0, &pSyncConfig) != HAL_OK)
 8000f0a:	f003 fb3f 	bl	800458c <HAL_DMAEx_ConfigMuxSync>
 8000f0e:	b108      	cbz	r0, 8000f14 <MX_DMA_Init+0x98>
  {
    Error_Handler();
 8000f10:	f000 ffdc 	bl	8001ecc <Error_Handler>
  }

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8000f14:	2200      	movs	r2, #0
 8000f16:	200b      	movs	r0, #11
 8000f18:	4611      	mov	r1, r2
 8000f1a:	f002 fbfd 	bl	8003718 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000f1e:	200b      	movs	r0, #11
 8000f20:	f002 fc42 	bl	80037a8 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8000f24:	2200      	movs	r2, #0
 8000f26:	200c      	movs	r0, #12
 8000f28:	4611      	mov	r1, r2
 8000f2a:	f002 fbf5 	bl	8003718 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8000f2e:	200c      	movs	r0, #12
 8000f30:	f002 fc3a 	bl	80037a8 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 8000f34:	2200      	movs	r2, #0
 8000f36:	200d      	movs	r0, #13
 8000f38:	4611      	mov	r1, r2
 8000f3a:	f002 fbed 	bl	8003718 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8000f3e:	200d      	movs	r0, #13
 8000f40:	f002 fc32 	bl	80037a8 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 8000f44:	2200      	movs	r2, #0
 8000f46:	200e      	movs	r0, #14
 8000f48:	4611      	mov	r1, r2
 8000f4a:	f002 fbe5 	bl	8003718 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8000f4e:	200e      	movs	r0, #14
 8000f50:	f002 fc2a 	bl	80037a8 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 8000f54:	2200      	movs	r2, #0
 8000f56:	200f      	movs	r0, #15
 8000f58:	4611      	mov	r1, r2
 8000f5a:	f002 fbdd 	bl	8003718 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8000f5e:	200f      	movs	r0, #15
 8000f60:	f002 fc22 	bl	80037a8 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8000f64:	2200      	movs	r2, #0
 8000f66:	2010      	movs	r0, #16
 8000f68:	4611      	mov	r1, r2
 8000f6a:	f002 fbd5 	bl	8003718 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8000f6e:	2010      	movs	r0, #16
 8000f70:	f002 fc1a 	bl	80037a8 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 8000f74:	2200      	movs	r2, #0
 8000f76:	2011      	movs	r0, #17
 8000f78:	4611      	mov	r1, r2
 8000f7a:	f002 fbcd 	bl	8003718 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8000f7e:	2011      	movs	r0, #17
 8000f80:	f002 fc12 	bl	80037a8 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 0, 0);
 8000f84:	2200      	movs	r2, #0
 8000f86:	202f      	movs	r0, #47	; 0x2f
 8000f88:	4611      	mov	r1, r2
 8000f8a:	f002 fbc5 	bl	8003718 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 8000f8e:	202f      	movs	r0, #47	; 0x2f
 8000f90:	f002 fc0a 	bl	80037a8 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8000f94:	2200      	movs	r2, #0
 8000f96:	2038      	movs	r0, #56	; 0x38
 8000f98:	4611      	mov	r1, r2
 8000f9a:	f002 fbbd 	bl	8003718 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8000f9e:	2038      	movs	r0, #56	; 0x38
 8000fa0:	f002 fc02 	bl	80037a8 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	2039      	movs	r0, #57	; 0x39
 8000fa8:	4611      	mov	r1, r2
 8000faa:	f002 fbb5 	bl	8003718 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8000fae:	2039      	movs	r0, #57	; 0x39
 8000fb0:	f002 fbfa 	bl	80037a8 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	203a      	movs	r0, #58	; 0x3a
 8000fb8:	4611      	mov	r1, r2
 8000fba:	f002 fbad 	bl	8003718 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8000fbe:	203a      	movs	r0, #58	; 0x3a
 8000fc0:	f002 fbf2 	bl	80037a8 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	203b      	movs	r0, #59	; 0x3b
 8000fc8:	4611      	mov	r1, r2
 8000fca:	f002 fba5 	bl	8003718 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8000fce:	203b      	movs	r0, #59	; 0x3b
 8000fd0:	f002 fbea 	bl	80037a8 <HAL_NVIC_EnableIRQ>

}
 8000fd4:	b006      	add	sp, #24
 8000fd6:	bd10      	pop	{r4, pc}
 8000fd8:	58024400 	.word	0x58024400
 8000fdc:	24000520 	.word	0x24000520
 8000fe0:	40020410 	.word	0x40020410

08000fe4 <SCB_CleanInvalidateDCache>:
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 8000fe4:	4a13      	ldr	r2, [pc, #76]	; (8001034 <SCB_CleanInvalidateDCache+0x50>)
 8000fe6:	2300      	movs	r3, #0
{
 8000fe8:	b5f0      	push	{r4, r5, r6, r7, lr}
    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 8000fea:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000fee:	f3bf 8f4f 	dsb	sy
    __DSB();

    ccsidr = SCB->CCSIDR;
 8000ff2:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
                                            /* clean & invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
      do {
        SCB->DCCISW = (((sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) |
 8000ff6:	f643 76e0 	movw	r6, #16352	; 0x3fe0
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8000ffa:	f3c3 04c9 	ubfx	r4, r3, #3, #10
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8000ffe:	f3c3 334e 	ubfx	r3, r3, #13, #15
 8001002:	07a5      	lsls	r5, r4, #30
 8001004:	015b      	lsls	r3, r3, #5
        SCB->DCCISW = (((sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) |
 8001006:	ea03 0e06 	and.w	lr, r3, r6
 800100a:	4628      	mov	r0, r5
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 800100c:	4621      	mov	r1, r4
        SCB->DCCISW = (((sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) |
 800100e:	ea4e 0700 	orr.w	r7, lr, r0
                       ((ways << SCB_DCCISW_WAY_Pos) & SCB_DCCISW_WAY_Msk)  );
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 8001012:	3901      	subs	r1, #1
 8001014:	f100 4040 	add.w	r0, r0, #3221225472	; 0xc0000000
        SCB->DCCISW = (((sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) |
 8001018:	f8c2 7274 	str.w	r7, [r2, #628]	; 0x274
      } while (ways-- != 0U);
 800101c:	1c4f      	adds	r7, r1, #1
 800101e:	d1f6      	bne.n	800100e <SCB_CleanInvalidateDCache+0x2a>
 8001020:	3b20      	subs	r3, #32
    } while(sets-- != 0U);
 8001022:	f113 0f20 	cmn.w	r3, #32
 8001026:	d1ee      	bne.n	8001006 <SCB_CleanInvalidateDCache+0x22>
 8001028:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800102c:	f3bf 8f6f 	isb	sy
 8001030:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001032:	bf00      	nop
 8001034:	e000ed00 	.word	0xe000ed00

08001038 <pbuf_free_custom>:
  * @retval None
  */
void pbuf_free_custom(struct pbuf *p)
{
//	dmc_puts("pbuf_free_custom\n");
  if(p!=NULL)
 8001038:	b130      	cbz	r0, 8001048 <pbuf_free_custom+0x10>
  {
    p->flags = 0;
 800103a:	2300      	movs	r3, #0
 800103c:	7343      	strb	r3, [r0, #13]
    p->next = NULL;
 800103e:	6003      	str	r3, [r0, #0]
    p->len = p->tot_len = 0;
 8001040:	8103      	strh	r3, [r0, #8]
 8001042:	8143      	strh	r3, [r0, #10]
    p->ref = 0;
 8001044:	81c3      	strh	r3, [r0, #14]
    p->payload = NULL;
 8001046:	6043      	str	r3, [r0, #4]
 8001048:	4770      	bx	lr

0800104a <ETH_PHY_IO_DeInit>:
  */
int32_t ETH_PHY_IO_DeInit (void)
{
//	dmc_puts("ETH_PHY_IO_DeInit\n");
  return 0;
}
 800104a:	2000      	movs	r0, #0
 800104c:	4770      	bx	lr
	...

08001050 <low_level_output>:
{
 8001050:	b570      	push	{r4, r5, r6, lr}
   uint32_t i=0, framelen = 0;
 8001052:	2200      	movs	r2, #0
{
 8001054:	b08c      	sub	sp, #48	; 0x30
 8001056:	460c      	mov	r4, r1
 8001058:	466b      	mov	r3, sp
   uint32_t i=0, framelen = 0;
 800105a:	4611      	mov	r1, r2
 800105c:	466e      	mov	r6, sp
  for(q = p; q != NULL; q = q->next)
 800105e:	b964      	cbnz	r4, 800107a <low_level_output+0x2a>
  TxConfig.Length = framelen;
 8001060:	4d0f      	ldr	r5, [pc, #60]	; (80010a0 <low_level_output+0x50>)
 8001062:	606a      	str	r2, [r5, #4]
  TxConfig.TxBuffer = Txbuffer;
 8001064:	60ae      	str	r6, [r5, #8]
  SCB_CleanInvalidateDCache();
 8001066:	f7ff ffbd 	bl	8000fe4 <SCB_CleanInvalidateDCache>
  HAL_ETH_Transmit(&heth, &TxConfig, 0);
 800106a:	4622      	mov	r2, r4
 800106c:	4629      	mov	r1, r5
 800106e:	480d      	ldr	r0, [pc, #52]	; (80010a4 <low_level_output+0x54>)
 8001070:	f003 fe37 	bl	8004ce2 <HAL_ETH_Transmit>
  return errval;
 8001074:	4620      	mov	r0, r4
}
 8001076:	b00c      	add	sp, #48	; 0x30
 8001078:	bd70      	pop	{r4, r5, r6, pc}
    if(i >= ETH_TX_DESC_CNT)	
 800107a:	2904      	cmp	r1, #4
 800107c:	d00d      	beq.n	800109a <low_level_output+0x4a>
    Txbuffer[i].buffer = q->payload;
 800107e:	6860      	ldr	r0, [r4, #4]
 8001080:	6018      	str	r0, [r3, #0]
    Txbuffer[i].len = q->len;
 8001082:	8960      	ldrh	r0, [r4, #10]
 8001084:	6058      	str	r0, [r3, #4]
    framelen += q->len;
 8001086:	4402      	add	r2, r0
    if(i>0)
 8001088:	b109      	cbz	r1, 800108e <low_level_output+0x3e>
      Txbuffer[i-1].next = &Txbuffer[i];
 800108a:	f843 3c04 	str.w	r3, [r3, #-4]
    if(q->next == NULL)
 800108e:	6824      	ldr	r4, [r4, #0]
 8001090:	b904      	cbnz	r4, 8001094 <low_level_output+0x44>
      Txbuffer[i].next = NULL;
 8001092:	609c      	str	r4, [r3, #8]
    i++;
 8001094:	3101      	adds	r1, #1
 8001096:	330c      	adds	r3, #12
 8001098:	e7e1      	b.n	800105e <low_level_output+0xe>
      return ERR_IF;
 800109a:	f06f 000b 	mvn.w	r0, #11
 800109e:	e7ea      	b.n	8001076 <low_level_output+0x26>
 80010a0:	24000620 	.word	0x24000620
 80010a4:	240005b8 	.word	0x240005b8

080010a8 <ETH_PHY_IO_GetTick>:
  * @retval Time value
  */
int32_t ETH_PHY_IO_GetTick(void)
{
//	dmc_puts("ETH_PHY_IO_GetTick\n");
  return HAL_GetTick();
 80010a8:	f002 baea 	b.w	8003680 <HAL_GetTick>

080010ac <ETH_PHY_IO_Init>:
{  
 80010ac:	b508      	push	{r3, lr}
  HAL_ETH_SetMDIOClockRange(&heth);
 80010ae:	4802      	ldr	r0, [pc, #8]	; (80010b8 <ETH_PHY_IO_Init+0xc>)
 80010b0:	f003 ffe0 	bl	8005074 <HAL_ETH_SetMDIOClockRange>
}
 80010b4:	2000      	movs	r0, #0
 80010b6:	bd08      	pop	{r3, pc}
 80010b8:	240005b8 	.word	0x240005b8

080010bc <ETH_PHY_IO_ReadReg>:
{
 80010bc:	b508      	push	{r3, lr}
  if(HAL_ETH_ReadPHYRegister(&heth, DevAddr, RegAddr, pRegVal) != HAL_OK)
 80010be:	4613      	mov	r3, r2
 80010c0:	460a      	mov	r2, r1
 80010c2:	4601      	mov	r1, r0
 80010c4:	4803      	ldr	r0, [pc, #12]	; (80010d4 <ETH_PHY_IO_ReadReg+0x18>)
 80010c6:	f003 ff77 	bl	8004fb8 <HAL_ETH_ReadPHYRegister>
 80010ca:	3000      	adds	r0, #0
 80010cc:	bf18      	it	ne
 80010ce:	2001      	movne	r0, #1
}
 80010d0:	4240      	negs	r0, r0
 80010d2:	bd08      	pop	{r3, pc}
 80010d4:	240005b8 	.word	0x240005b8

080010d8 <ETH_PHY_IO_WriteReg>:
{
 80010d8:	b508      	push	{r3, lr}
  if(HAL_ETH_WritePHYRegister(&heth, DevAddr, RegAddr, RegVal) != HAL_OK)
 80010da:	4613      	mov	r3, r2
 80010dc:	460a      	mov	r2, r1
 80010de:	4601      	mov	r1, r0
 80010e0:	4803      	ldr	r0, [pc, #12]	; (80010f0 <ETH_PHY_IO_WriteReg+0x18>)
 80010e2:	f003 ff97 	bl	8005014 <HAL_ETH_WritePHYRegister>
 80010e6:	3000      	adds	r0, #0
 80010e8:	bf18      	it	ne
 80010ea:	2001      	movne	r0, #1
}
 80010ec:	4240      	negs	r0, r0
 80010ee:	bd08      	pop	{r3, pc}
 80010f0:	240005b8 	.word	0x240005b8

080010f4 <HAL_ETH_MspInit>:
  if(ethHandle->Instance==ETH)
 80010f4:	6802      	ldr	r2, [r0, #0]
 80010f6:	4b30      	ldr	r3, [pc, #192]	; (80011b8 <HAL_ETH_MspInit+0xc4>)
 80010f8:	429a      	cmp	r2, r3
{
 80010fa:	b570      	push	{r4, r5, r6, lr}
 80010fc:	b088      	sub	sp, #32
  if(ethHandle->Instance==ETH)
 80010fe:	d159      	bne.n	80011b4 <HAL_ETH_MspInit+0xc0>
		dmc_puts("HAL_ETH_MspInit\n");
 8001100:	482e      	ldr	r0, [pc, #184]	; (80011bc <HAL_ETH_MspInit+0xc8>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001102:	2400      	movs	r4, #0
		dmc_puts("HAL_ETH_MspInit\n");
 8001104:	f7ff fc60 	bl	80009c8 <dmc_puts>
    __HAL_RCC_ETH1MAC_CLK_ENABLE();
 8001108:	4b2d      	ldr	r3, [pc, #180]	; (80011c0 <HAL_ETH_MspInit+0xcc>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800110a:	2502      	movs	r5, #2
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800110c:	260b      	movs	r6, #11
    __HAL_RCC_ETH1MAC_CLK_ENABLE();
 800110e:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001112:	a903      	add	r1, sp, #12
 8001114:	482b      	ldr	r0, [pc, #172]	; (80011c4 <HAL_ETH_MspInit+0xd0>)
    __HAL_RCC_ETH1MAC_CLK_ENABLE();
 8001116:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800111a:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
 800111e:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 8001122:	f402 4200 	and.w	r2, r2, #32768	; 0x8000
 8001126:	9200      	str	r2, [sp, #0]
 8001128:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_ETH1TX_CLK_ENABLE();
 800112a:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 800112e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8001132:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
 8001136:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 800113a:	f402 3280 	and.w	r2, r2, #65536	; 0x10000
 800113e:	9201      	str	r2, [sp, #4]
 8001140:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_ETH1RX_CLK_ENABLE();
 8001142:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 8001146:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800114a:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
 800114e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001152:	9504      	str	r5, [sp, #16]
    __HAL_RCC_ETH1RX_CLK_ENABLE();
 8001154:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001158:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH; /* Must be GPIO_SPEED_FREQ_HIGH */
 800115a:	9506      	str	r5, [sp, #24]
    __HAL_RCC_ETH1RX_CLK_ENABLE();
 800115c:	9302      	str	r3, [sp, #8]
 800115e:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8001160:	2386      	movs	r3, #134	; 0x86
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001162:	9607      	str	r6, [sp, #28]
    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8001164:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001166:	f004 ff87 	bl	8006078 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 800116a:	2332      	movs	r3, #50	; 0x32
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800116c:	a903      	add	r1, sp, #12
 800116e:	4816      	ldr	r0, [pc, #88]	; (80011c8 <HAL_ETH_MspInit+0xd4>)
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8001170:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001172:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001174:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH; /* Must be GPIO_SPEED_FREQ_HIGH */
 8001176:	9506      	str	r5, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001178:	9607      	str	r6, [sp, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800117a:	f004 ff7d 	bl	8006078 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin|RMII_TXD1_Pin;
 800117e:	f44f 5360 	mov.w	r3, #14336	; 0x3800
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001182:	a903      	add	r1, sp, #12
 8001184:	4811      	ldr	r0, [pc, #68]	; (80011cc <HAL_ETH_MspInit+0xd8>)
    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin|RMII_TXD1_Pin;
 8001186:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001188:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800118a:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH; /* Must be GPIO_SPEED_FREQ_HIGH */
 800118c:	9506      	str	r5, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800118e:	9607      	str	r6, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001190:	f004 ff72 	bl	8006078 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ETH_IRQn, 0, 0);
 8001194:	4622      	mov	r2, r4
 8001196:	4621      	mov	r1, r4
 8001198:	203d      	movs	r0, #61	; 0x3d
 800119a:	f002 fabd 	bl	8003718 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 800119e:	203d      	movs	r0, #61	; 0x3d
 80011a0:	f002 fb02 	bl	80037a8 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(ETH_WKUP_IRQn, 0, 0);
 80011a4:	203e      	movs	r0, #62	; 0x3e
 80011a6:	4622      	mov	r2, r4
 80011a8:	4621      	mov	r1, r4
 80011aa:	f002 fab5 	bl	8003718 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_WKUP_IRQn);
 80011ae:	203e      	movs	r0, #62	; 0x3e
 80011b0:	f002 fafa 	bl	80037a8 <HAL_NVIC_EnableIRQ>
}
 80011b4:	b008      	add	sp, #32
 80011b6:	bd70      	pop	{r4, r5, r6, pc}
 80011b8:	40028000 	.word	0x40028000
 80011bc:	0801344c 	.word	0x0801344c
 80011c0:	58024400 	.word	0x58024400
 80011c4:	58020000 	.word	0x58020000
 80011c8:	58020800 	.word	0x58020800
 80011cc:	58020400 	.word	0x58020400

080011d0 <ethernetif_init>:
{
 80011d0:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
 80011d4:	4604      	mov	r4, r0
	dmc_puts("ethernetif_init\n");
 80011d6:	484a      	ldr	r0, [pc, #296]	; (8001300 <ethernetif_init+0x130>)
 80011d8:	f7ff fbf6 	bl	80009c8 <dmc_puts>
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 80011dc:	b934      	cbnz	r4, 80011ec <ethernetif_init+0x1c>
 80011de:	4b49      	ldr	r3, [pc, #292]	; (8001304 <ethernetif_init+0x134>)
 80011e0:	f44f 7207 	mov.w	r2, #540	; 0x21c
 80011e4:	4948      	ldr	r1, [pc, #288]	; (8001308 <ethernetif_init+0x138>)
 80011e6:	4849      	ldr	r0, [pc, #292]	; (800130c <ethernetif_init+0x13c>)
 80011e8:	f011 fa6a 	bl	80126c0 <iprintf>
  netif->name[0] = IFNAME0;
 80011ec:	2373      	movs	r3, #115	; 0x73
	dmc_puts("low_level_init\n");
 80011ee:	4848      	ldr	r0, [pc, #288]	; (8001310 <ethernetif_init+0x140>)
  heth.Instance = ETH;
 80011f0:	4e48      	ldr	r6, [pc, #288]	; (8001314 <ethernetif_init+0x144>)
  MACAddr[0] = 0x00;
 80011f2:	2500      	movs	r5, #0
  netif->name[0] = IFNAME0;
 80011f4:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
  netif->name[1] = IFNAME1;
 80011f8:	2374      	movs	r3, #116	; 0x74
  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 80011fa:	f8df 813c 	ldr.w	r8, [pc, #316]	; 8001338 <ethernetif_init+0x168>
    HAL_ETH_DescAssignMemory(&heth, idx, Rx_Buff[idx], NULL);
 80011fe:	46b1      	mov	r9, r6
  netif->name[1] = IFNAME1;
 8001200:	f884 3031 	strb.w	r3, [r4, #49]	; 0x31
  netif->output = etharp_output;
 8001204:	4b44      	ldr	r3, [pc, #272]	; (8001318 <ethernetif_init+0x148>)
    HAL_ETH_DescAssignMemory(&heth, idx, Rx_Buff[idx], NULL);
 8001206:	f8df a134 	ldr.w	sl, [pc, #308]	; 800133c <ethernetif_init+0x16c>
  netif->output = etharp_output;
 800120a:	6163      	str	r3, [r4, #20]
  netif->linkoutput = low_level_output;
 800120c:	4b43      	ldr	r3, [pc, #268]	; (800131c <ethernetif_init+0x14c>)
 800120e:	61a3      	str	r3, [r4, #24]
	dmc_puts("low_level_init\n");
 8001210:	f7ff fbda 	bl	80009c8 <dmc_puts>
  heth.Instance = ETH;
 8001214:	4b42      	ldr	r3, [pc, #264]	; (8001320 <ethernetif_init+0x150>)
  hal_eth_init_status = HAL_ETH_Init(&heth);
 8001216:	4630      	mov	r0, r6
  MACAddr[0] = 0x00;
 8001218:	f88d 5000 	strb.w	r5, [sp]
  heth.Instance = ETH;
 800121c:	6033      	str	r3, [r6, #0]
  MACAddr[1] = 0x80;
 800121e:	2380      	movs	r3, #128	; 0x80
  MACAddr[3] = 0x00;
 8001220:	f88d 5003 	strb.w	r5, [sp, #3]
  MACAddr[1] = 0x80;
 8001224:	f88d 3001 	strb.w	r3, [sp, #1]
  MACAddr[2] = 0xE1;
 8001228:	23e1      	movs	r3, #225	; 0xe1
  MACAddr[4] = 0x00;
 800122a:	f88d 5004 	strb.w	r5, [sp, #4]
  MACAddr[2] = 0xE1;
 800122e:	f88d 3002 	strb.w	r3, [sp, #2]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8001232:	2301      	movs	r3, #1
  MACAddr[5] = 0x00;
 8001234:	f88d 5005 	strb.w	r5, [sp, #5]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8001238:	7233      	strb	r3, [r6, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 800123a:	4b3a      	ldr	r3, [pc, #232]	; (8001324 <ethernetif_init+0x154>)
  heth.Init.MACAddr = &MACAddr[0];
 800123c:	f8c6 d004 	str.w	sp, [r6, #4]
  heth.Init.TxDesc = DMATxDscrTab;
 8001240:	60f3      	str	r3, [r6, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8001242:	4b39      	ldr	r3, [pc, #228]	; (8001328 <ethernetif_init+0x158>)
 8001244:	6133      	str	r3, [r6, #16]
  heth.Init.RxBuffLen = 1524;
 8001246:	f240 53f4 	movw	r3, #1524	; 0x5f4
 800124a:	6173      	str	r3, [r6, #20]
  hal_eth_init_status = HAL_ETH_Init(&heth);
 800124c:	f003 ff4e 	bl	80050ec <HAL_ETH_Init>
  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8001250:	2234      	movs	r2, #52	; 0x34
  hal_eth_init_status = HAL_ETH_Init(&heth);
 8001252:	4607      	mov	r7, r0
  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8001254:	4629      	mov	r1, r5
 8001256:	4640      	mov	r0, r8
 8001258:	f011 f97e 	bl	8012558 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 800125c:	2321      	movs	r3, #33	; 0x21
 800125e:	f8c8 3000 	str.w	r3, [r8]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8001262:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 8001266:	f8c8 3014 	str.w	r3, [r8, #20]
    rx_pbuf[idx].custom_free_function = pbuf_free_custom;
 800126a:	f8df 80d4 	ldr.w	r8, [pc, #212]	; 8001340 <ethernetif_init+0x170>
    HAL_ETH_DescAssignMemory(&heth, idx, Rx_Buff[idx], NULL);
 800126e:	f44f 62bf 	mov.w	r2, #1528	; 0x5f8
 8001272:	2300      	movs	r3, #0
 8001274:	4629      	mov	r1, r5
 8001276:	4648      	mov	r0, r9
 8001278:	fb02 a205 	mla	r2, r2, r5, sl
 800127c:	f003 fce2 	bl	8004c44 <HAL_ETH_DescAssignMemory>
    rx_pbuf[idx].custom_free_function = pbuf_free_custom;
 8001280:	2314      	movs	r3, #20
 8001282:	4a2a      	ldr	r2, [pc, #168]	; (800132c <ethernetif_init+0x15c>)
 8001284:	fb03 8305 	mla	r3, r3, r5, r8
  for(idx = 0; idx < ETH_RX_DESC_CNT; idx ++)
 8001288:	3501      	adds	r5, #1
 800128a:	2d04      	cmp	r5, #4
    rx_pbuf[idx].custom_free_function = pbuf_free_custom;
 800128c:	611a      	str	r2, [r3, #16]
  for(idx = 0; idx < ETH_RX_DESC_CNT; idx ++)
 800128e:	d1ee      	bne.n	800126e <ethernetif_init+0x9e>
  netif->hwaddr_len = ETH_HWADDR_LEN;
 8001290:	2306      	movs	r3, #6
  LAN8742_RegisterBusIO(&LAN8742, &LAN8742_IOCtx);
 8001292:	4927      	ldr	r1, [pc, #156]	; (8001330 <ethernetif_init+0x160>)
 8001294:	4827      	ldr	r0, [pc, #156]	; (8001334 <ethernetif_init+0x164>)
  netif->hwaddr_len = ETH_HWADDR_LEN;
 8001296:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 800129a:	6873      	ldr	r3, [r6, #4]
 800129c:	781a      	ldrb	r2, [r3, #0]
 800129e:	f884 2029 	strb.w	r2, [r4, #41]	; 0x29
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 80012a2:	785a      	ldrb	r2, [r3, #1]
 80012a4:	f884 202a 	strb.w	r2, [r4, #42]	; 0x2a
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 80012a8:	789a      	ldrb	r2, [r3, #2]
 80012aa:	f884 202b 	strb.w	r2, [r4, #43]	; 0x2b
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 80012ae:	78da      	ldrb	r2, [r3, #3]
 80012b0:	f884 202c 	strb.w	r2, [r4, #44]	; 0x2c
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 80012b4:	791a      	ldrb	r2, [r3, #4]
 80012b6:	f884 202d 	strb.w	r2, [r4, #45]	; 0x2d
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 80012ba:	795b      	ldrb	r3, [r3, #5]
 80012bc:	f884 302e 	strb.w	r3, [r4, #46]	; 0x2e
  netif->mtu = 1500;
 80012c0:	f240 53dc 	movw	r3, #1500	; 0x5dc
 80012c4:	84e3      	strh	r3, [r4, #38]	; 0x26
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 80012c6:	f894 302f 	ldrb.w	r3, [r4, #47]	; 0x2f
 80012ca:	f043 030a 	orr.w	r3, r3, #10
 80012ce:	f884 302f 	strb.w	r3, [r4, #47]	; 0x2f
  LAN8742_RegisterBusIO(&LAN8742, &LAN8742_IOCtx);
 80012d2:	f001 fc1b 	bl	8002b0c <LAN8742_RegisterBusIO>
  LAN8742_Init(&LAN8742);
 80012d6:	4817      	ldr	r0, [pc, #92]	; (8001334 <ethernetif_init+0x164>)
 80012d8:	f001 fc2c 	bl	8002b34 <LAN8742_Init>
  if (hal_eth_init_status == HAL_OK)
 80012dc:	b967      	cbnz	r7, 80012f8 <ethernetif_init+0x128>
    netif_set_up(netif);
 80012de:	4620      	mov	r0, r4
 80012e0:	f00d fee6 	bl	800f0b0 <netif_set_up>
    netif_set_link_up(netif);
 80012e4:	4620      	mov	r0, r4
 80012e6:	f00d feff 	bl	800f0e8 <netif_set_link_up>
    HAL_ETH_Start(&heth);
 80012ea:	480a      	ldr	r0, [pc, #40]	; (8001314 <ethernetif_init+0x144>)
 80012ec:	f003 fcc6 	bl	8004c7c <HAL_ETH_Start>
}
 80012f0:	2000      	movs	r0, #0
 80012f2:	b002      	add	sp, #8
 80012f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    Error_Handler();
 80012f8:	f000 fde8 	bl	8001ecc <Error_Handler>
 80012fc:	e7f8      	b.n	80012f0 <ethernetif_init+0x120>
 80012fe:	bf00      	nop
 8001300:	0801345d 	.word	0x0801345d
 8001304:	0801346e 	.word	0x0801346e
 8001308:	08013488 	.word	0x08013488
 800130c:	08013496 	.word	0x08013496
 8001310:	080134be 	.word	0x080134be
 8001314:	240005b8 	.word	0x240005b8
 8001318:	0800dc69 	.word	0x0800dc69
 800131c:	08001051 	.word	0x08001051
 8001320:	40028000 	.word	0x40028000
 8001324:	30040060 	.word	0x30040060
 8001328:	30040000 	.word	0x30040000
 800132c:	08001039 	.word	0x08001039
 8001330:	24000000 	.word	0x24000000
 8001334:	24000598 	.word	0x24000598
 8001338:	24000620 	.word	0x24000620
 800133c:	30040200 	.word	0x30040200
 8001340:	24000654 	.word	0x24000654

08001344 <sys_now>:
  return HAL_GetTick();
 8001344:	f002 b99c 	b.w	8003680 <HAL_GetTick>

08001348 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */    

void MX_FATFS_Init(void) 
{
 8001348:	b508      	push	{r3, lr}
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800134a:	4903      	ldr	r1, [pc, #12]	; (8001358 <MX_FATFS_Init+0x10>)
 800134c:	4803      	ldr	r0, [pc, #12]	; (800135c <MX_FATFS_Init+0x14>)
 800134e:	f00c f983 	bl	800d658 <FATFS_LinkDriver>
 8001352:	4b03      	ldr	r3, [pc, #12]	; (8001360 <MX_FATFS_Init+0x18>)
 8001354:	7018      	strb	r0, [r3, #0]
 8001356:	bd08      	pop	{r3, pc}
 8001358:	240006a5 	.word	0x240006a5
 800135c:	08013610 	.word	0x08013610
 8001360:	240006a4 	.word	0x240006a4

08001364 <MX_FDCAN1_Init>:
FDCAN_HandleTypeDef hfdcan1;
FDCAN_HandleTypeDef hfdcan2;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 8001364:	b508      	push	{r3, lr}

  hfdcan1.Instance = FDCAN1;
 8001366:	4815      	ldr	r0, [pc, #84]	; (80013bc <MX_FDCAN1_Init+0x58>)
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
  hfdcan1.Init.AutoRetransmission = DISABLE;
  hfdcan1.Init.TransmitPause = DISABLE;
  hfdcan1.Init.ProtocolException = DISABLE;
  hfdcan1.Init.NominalPrescaler = 1;
 8001368:	2201      	movs	r2, #1
  hfdcan1.Instance = FDCAN1;
 800136a:	4b15      	ldr	r3, [pc, #84]	; (80013c0 <MX_FDCAN1_Init+0x5c>)
  hfdcan1.Init.NominalSyncJumpWidth = 1;
  hfdcan1.Init.NominalTimeSeg1 = 2;
 800136c:	2102      	movs	r1, #2
  hfdcan1.Init.NominalPrescaler = 1;
 800136e:	6142      	str	r2, [r0, #20]
  hfdcan1.Instance = FDCAN1;
 8001370:	6003      	str	r3, [r0, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8001372:	2300      	movs	r3, #0
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 8001374:	6182      	str	r2, [r0, #24]
  hfdcan1.Init.NominalTimeSeg2 = 2;
  hfdcan1.Init.DataPrescaler = 1;
 8001376:	6242      	str	r2, [r0, #36]	; 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8001378:	6282      	str	r2, [r0, #40]	; 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 800137a:	62c2      	str	r2, [r0, #44]	; 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 800137c:	6302      	str	r2, [r0, #48]	; 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
  hfdcan1.Init.StdFiltersNbr = 0;
  hfdcan1.Init.ExtFiltersNbr = 0;
  hfdcan1.Init.RxFifo0ElmtsNbr = 0;
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 800137e:	2204      	movs	r2, #4
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8001380:	6083      	str	r3, [r0, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8001382:	60c3      	str	r3, [r0, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8001384:	7403      	strb	r3, [r0, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8001386:	7443      	strb	r3, [r0, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8001388:	7483      	strb	r3, [r0, #18]
  hfdcan1.Init.NominalTimeSeg1 = 2;
 800138a:	61c1      	str	r1, [r0, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;
 800138c:	6201      	str	r1, [r0, #32]
  hfdcan1.Init.MessageRAMOffset = 0;
 800138e:	6343      	str	r3, [r0, #52]	; 0x34
  hfdcan1.Init.StdFiltersNbr = 0;
 8001390:	6383      	str	r3, [r0, #56]	; 0x38
  hfdcan1.Init.ExtFiltersNbr = 0;
 8001392:	63c3      	str	r3, [r0, #60]	; 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 0;
 8001394:	6403      	str	r3, [r0, #64]	; 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8001396:	6442      	str	r2, [r0, #68]	; 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 8001398:	6483      	str	r3, [r0, #72]	; 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 800139a:	64c2      	str	r2, [r0, #76]	; 0x4c
  hfdcan1.Init.RxBuffersNbr = 0;
 800139c:	6503      	str	r3, [r0, #80]	; 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 800139e:	6542      	str	r2, [r0, #84]	; 0x54
  hfdcan1.Init.TxEventsNbr = 0;
 80013a0:	6583      	str	r3, [r0, #88]	; 0x58
  hfdcan1.Init.TxBuffersNbr = 0;
 80013a2:	65c3      	str	r3, [r0, #92]	; 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 0;
 80013a4:	6603      	str	r3, [r0, #96]	; 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 80013a6:	6643      	str	r3, [r0, #100]	; 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 80013a8:	6682      	str	r2, [r0, #104]	; 0x68
//  hfdcan1.msgRam.TxBufferSA = 0;
//  hfdcan1.msgRam.TxFIFOQSA = 0;
//  hfdcan1.msgRam.TTMemorySA = 0;
//  hfdcan1.msgRam.EndAddress = 0;
//  hfdcan1.ErrorCode = 0;
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 80013aa:	f003 ffdf 	bl	800536c <HAL_FDCAN_Init>
 80013ae:	b118      	cbz	r0, 80013b8 <MX_FDCAN1_Init+0x54>
  {
    Error_Handler();
  }

}
 80013b0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 80013b4:	f000 bd8a 	b.w	8001ecc <Error_Handler>
 80013b8:	bd08      	pop	{r3, pc}
 80013ba:	bf00      	nop
 80013bc:	24000b0c 	.word	0x24000b0c
 80013c0:	4000a000 	.word	0x4000a000

080013c4 <MX_FDCAN2_Init>:
/* FDCAN2 init function */
void MX_FDCAN2_Init(void)
{
 80013c4:	b508      	push	{r3, lr}

  hfdcan2.Instance = FDCAN2;
 80013c6:	4815      	ldr	r0, [pc, #84]	; (800141c <MX_FDCAN2_Init+0x58>)
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
  hfdcan2.Init.AutoRetransmission = DISABLE;
  hfdcan2.Init.TransmitPause = DISABLE;
  hfdcan2.Init.ProtocolException = DISABLE;
  hfdcan2.Init.NominalPrescaler = 1;
 80013c8:	2201      	movs	r2, #1
  hfdcan2.Instance = FDCAN2;
 80013ca:	4b15      	ldr	r3, [pc, #84]	; (8001420 <MX_FDCAN2_Init+0x5c>)
  hfdcan2.Init.NominalSyncJumpWidth = 1;
  hfdcan2.Init.NominalTimeSeg1 = 2;
 80013cc:	2102      	movs	r1, #2
  hfdcan2.Init.NominalPrescaler = 1;
 80013ce:	6142      	str	r2, [r0, #20]
  hfdcan2.Instance = FDCAN2;
 80013d0:	6003      	str	r3, [r0, #0]
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 80013d2:	2300      	movs	r3, #0
  hfdcan2.Init.NominalSyncJumpWidth = 1;
 80013d4:	6182      	str	r2, [r0, #24]
  hfdcan2.Init.NominalTimeSeg2 = 2;
  hfdcan2.Init.DataPrescaler = 1;
 80013d6:	6242      	str	r2, [r0, #36]	; 0x24
  hfdcan2.Init.DataSyncJumpWidth = 1;
 80013d8:	6282      	str	r2, [r0, #40]	; 0x28
  hfdcan2.Init.DataTimeSeg1 = 1;
 80013da:	62c2      	str	r2, [r0, #44]	; 0x2c
  hfdcan2.Init.DataTimeSeg2 = 1;
 80013dc:	6302      	str	r2, [r0, #48]	; 0x30
  hfdcan2.Init.MessageRAMOffset = 0;
  hfdcan2.Init.StdFiltersNbr = 0;
  hfdcan2.Init.ExtFiltersNbr = 0;
  hfdcan2.Init.RxFifo0ElmtsNbr = 0;
  hfdcan2.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 80013de:	2204      	movs	r2, #4
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 80013e0:	6083      	str	r3, [r0, #8]
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 80013e2:	60c3      	str	r3, [r0, #12]
  hfdcan2.Init.AutoRetransmission = DISABLE;
 80013e4:	7403      	strb	r3, [r0, #16]
  hfdcan2.Init.TransmitPause = DISABLE;
 80013e6:	7443      	strb	r3, [r0, #17]
  hfdcan2.Init.ProtocolException = DISABLE;
 80013e8:	7483      	strb	r3, [r0, #18]
  hfdcan2.Init.NominalTimeSeg1 = 2;
 80013ea:	61c1      	str	r1, [r0, #28]
  hfdcan2.Init.NominalTimeSeg2 = 2;
 80013ec:	6201      	str	r1, [r0, #32]
  hfdcan2.Init.MessageRAMOffset = 0;
 80013ee:	6343      	str	r3, [r0, #52]	; 0x34
  hfdcan2.Init.StdFiltersNbr = 0;
 80013f0:	6383      	str	r3, [r0, #56]	; 0x38
  hfdcan2.Init.ExtFiltersNbr = 0;
 80013f2:	63c3      	str	r3, [r0, #60]	; 0x3c
  hfdcan2.Init.RxFifo0ElmtsNbr = 0;
 80013f4:	6403      	str	r3, [r0, #64]	; 0x40
  hfdcan2.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 80013f6:	6442      	str	r2, [r0, #68]	; 0x44
  hfdcan2.Init.RxFifo1ElmtsNbr = 0;
 80013f8:	6483      	str	r3, [r0, #72]	; 0x48
  hfdcan2.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 80013fa:	64c2      	str	r2, [r0, #76]	; 0x4c
  hfdcan2.Init.RxBuffersNbr = 0;
 80013fc:	6503      	str	r3, [r0, #80]	; 0x50
  hfdcan2.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 80013fe:	6542      	str	r2, [r0, #84]	; 0x54
  hfdcan2.Init.TxEventsNbr = 0;
 8001400:	6583      	str	r3, [r0, #88]	; 0x58
  hfdcan2.Init.TxBuffersNbr = 0;
 8001402:	65c3      	str	r3, [r0, #92]	; 0x5c
  hfdcan2.Init.TxFifoQueueElmtsNbr = 0;
 8001404:	6603      	str	r3, [r0, #96]	; 0x60
  hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8001406:	6643      	str	r3, [r0, #100]	; 0x64
  hfdcan2.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8001408:	6682      	str	r2, [r0, #104]	; 0x68
//  hfdcan2.msgRam.TxBufferSA = 0;
//  hfdcan2.msgRam.TxFIFOQSA = 0;
//  hfdcan2.msgRam.TTMemorySA = 0;
//  hfdcan2.msgRam.EndAddress = 0;
//  hfdcan2.ErrorCode = 0;
  if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 800140a:	f003 ffaf 	bl	800536c <HAL_FDCAN_Init>
 800140e:	b118      	cbz	r0, 8001418 <MX_FDCAN2_Init+0x54>
  {
    Error_Handler();
  }

}
 8001410:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8001414:	f000 bd5a 	b.w	8001ecc <Error_Handler>
 8001418:	bd08      	pop	{r3, pc}
 800141a:	bf00      	nop
 800141c:	24000ba8 	.word	0x24000ba8
 8001420:	4000a400 	.word	0x4000a400

08001424 <HAL_FDCAN_MspInit>:

static uint32_t HAL_RCC_FDCAN_CLK_ENABLED=0;

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 8001424:	b510      	push	{r4, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001426:	2214      	movs	r2, #20
{
 8001428:	b08a      	sub	sp, #40	; 0x28
 800142a:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800142c:	2100      	movs	r1, #0
 800142e:	eb0d 0002 	add.w	r0, sp, r2
 8001432:	f011 f891 	bl	8012558 <memset>
  if(fdcanHandle->Instance==FDCAN1)
 8001436:	6823      	ldr	r3, [r4, #0]
 8001438:	4a41      	ldr	r2, [pc, #260]	; (8001540 <HAL_FDCAN_MspInit+0x11c>)
 800143a:	4293      	cmp	r3, r2
 800143c:	d143      	bne.n	80014c6 <HAL_FDCAN_MspInit+0xa2>
  {
  /* USER CODE BEGIN FDCAN1_MspInit 0 */

  /* USER CODE END FDCAN1_MspInit 0 */
    /* FDCAN1 clock enable */
    HAL_RCC_FDCAN_CLK_ENABLED++;
 800143e:	4a41      	ldr	r2, [pc, #260]	; (8001544 <HAL_FDCAN_MspInit+0x120>)
 8001440:	6813      	ldr	r3, [r2, #0]
 8001442:	3301      	adds	r3, #1
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 8001444:	2b01      	cmp	r3, #1
    HAL_RCC_FDCAN_CLK_ENABLED++;
 8001446:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 8001448:	d10c      	bne.n	8001464 <HAL_FDCAN_MspInit+0x40>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 800144a:	4b3f      	ldr	r3, [pc, #252]	; (8001548 <HAL_FDCAN_MspInit+0x124>)
 800144c:	f8d3 20ec 	ldr.w	r2, [r3, #236]	; 0xec
 8001450:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001454:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec
 8001458:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 800145c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001460:	9301      	str	r3, [sp, #4]
 8001462:	9b01      	ldr	r3, [sp, #4]
    }
  
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001464:	4b38      	ldr	r3, [pc, #224]	; (8001548 <HAL_FDCAN_MspInit+0x124>)
    GPIO_InitStruct.Pin = CAN1_RX_Pin|CAN1_TX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001466:	a905      	add	r1, sp, #20
 8001468:	4838      	ldr	r0, [pc, #224]	; (800154c <HAL_FDCAN_MspInit+0x128>)
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800146a:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800146e:	f042 0208 	orr.w	r2, r2, #8
 8001472:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8001476:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800147a:	f003 0308 	and.w	r3, r3, #8
 800147e:	9302      	str	r3, [sp, #8]
 8001480:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = CAN1_RX_Pin|CAN1_TX_Pin;
 8001482:	2303      	movs	r3, #3
 8001484:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001486:	2302      	movs	r3, #2
 8001488:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 800148a:	2309      	movs	r3, #9
 800148c:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800148e:	f004 fdf3 	bl	8006078 <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 0, 0);
 8001492:	2200      	movs	r2, #0
 8001494:	2013      	movs	r0, #19
 8001496:	4611      	mov	r1, r2
 8001498:	f002 f93e 	bl	8003718 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 800149c:	2013      	movs	r0, #19
 800149e:	f002 f983 	bl	80037a8 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(FDCAN1_IT1_IRQn, 0, 0);
 80014a2:	2200      	movs	r2, #0
 80014a4:	2015      	movs	r0, #21
 80014a6:	4611      	mov	r1, r2
 80014a8:	f002 f936 	bl	8003718 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT1_IRQn);
 80014ac:	2015      	movs	r0, #21

    /* FDCAN2 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN2_IT0_IRQn, 0, 0);
    HAL_NVIC_EnableIRQ(FDCAN2_IT0_IRQn);
    HAL_NVIC_SetPriority(FDCAN2_IT1_IRQn, 0, 0);
    HAL_NVIC_EnableIRQ(FDCAN2_IT1_IRQn);
 80014ae:	f002 f97b 	bl	80037a8 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(FDCAN_CAL_IRQn, 0, 0);
 80014b2:	2200      	movs	r2, #0
 80014b4:	203f      	movs	r0, #63	; 0x3f
 80014b6:	4611      	mov	r1, r2
 80014b8:	f002 f92e 	bl	8003718 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN_CAL_IRQn);
 80014bc:	203f      	movs	r0, #63	; 0x3f
 80014be:	f002 f973 	bl	80037a8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN FDCAN2_MspInit 1 */

  /* USER CODE END FDCAN2_MspInit 1 */
  }
}
 80014c2:	b00a      	add	sp, #40	; 0x28
 80014c4:	bd10      	pop	{r4, pc}
  else if(fdcanHandle->Instance==FDCAN2)
 80014c6:	4a22      	ldr	r2, [pc, #136]	; (8001550 <HAL_FDCAN_MspInit+0x12c>)
 80014c8:	4293      	cmp	r3, r2
 80014ca:	d1fa      	bne.n	80014c2 <HAL_FDCAN_MspInit+0x9e>
    HAL_RCC_FDCAN_CLK_ENABLED++;
 80014cc:	4a1d      	ldr	r2, [pc, #116]	; (8001544 <HAL_FDCAN_MspInit+0x120>)
 80014ce:	6813      	ldr	r3, [r2, #0]
 80014d0:	3301      	adds	r3, #1
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 80014d2:	2b01      	cmp	r3, #1
    HAL_RCC_FDCAN_CLK_ENABLED++;
 80014d4:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 80014d6:	d10c      	bne.n	80014f2 <HAL_FDCAN_MspInit+0xce>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 80014d8:	4b1b      	ldr	r3, [pc, #108]	; (8001548 <HAL_FDCAN_MspInit+0x124>)
 80014da:	f8d3 20ec 	ldr.w	r2, [r3, #236]	; 0xec
 80014de:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80014e2:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec
 80014e6:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 80014ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80014ee:	9303      	str	r3, [sp, #12]
 80014f0:	9b03      	ldr	r3, [sp, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80014f2:	4b15      	ldr	r3, [pc, #84]	; (8001548 <HAL_FDCAN_MspInit+0x124>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014f4:	a905      	add	r1, sp, #20
 80014f6:	4817      	ldr	r0, [pc, #92]	; (8001554 <HAL_FDCAN_MspInit+0x130>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80014f8:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80014fc:	f042 0202 	orr.w	r2, r2, #2
 8001500:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8001504:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001508:	f003 0302 	and.w	r3, r3, #2
 800150c:	9304      	str	r3, [sp, #16]
 800150e:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = CAN2_RX_Pin|CAN2_TX_Pin;
 8001510:	2360      	movs	r3, #96	; 0x60
 8001512:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001514:	2302      	movs	r3, #2
 8001516:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 8001518:	2309      	movs	r3, #9
 800151a:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800151c:	f004 fdac 	bl	8006078 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(FDCAN2_IT0_IRQn, 0, 0);
 8001520:	2200      	movs	r2, #0
 8001522:	2014      	movs	r0, #20
 8001524:	4611      	mov	r1, r2
 8001526:	f002 f8f7 	bl	8003718 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN2_IT0_IRQn);
 800152a:	2014      	movs	r0, #20
 800152c:	f002 f93c 	bl	80037a8 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(FDCAN2_IT1_IRQn, 0, 0);
 8001530:	2200      	movs	r2, #0
 8001532:	2016      	movs	r0, #22
 8001534:	4611      	mov	r1, r2
 8001536:	f002 f8ef 	bl	8003718 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN2_IT1_IRQn);
 800153a:	2016      	movs	r0, #22
 800153c:	e7b7      	b.n	80014ae <HAL_FDCAN_MspInit+0x8a>
 800153e:	bf00      	nop
 8001540:	4000a000 	.word	0x4000a000
 8001544:	240000bc 	.word	0x240000bc
 8001548:	58024400 	.word	0x58024400
 800154c:	58020c00 	.word	0x58020c00
 8001550:	4000a400 	.word	0x4000a400
 8001554:	58020400 	.word	0x58020400

08001558 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through 
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 8001558:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800155c:	b08f      	sub	sp, #60	; 0x3c

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800155e:	2214      	movs	r2, #20
 8001560:	2100      	movs	r1, #0
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 8001562:	4f92      	ldr	r7, [pc, #584]	; (80017ac <MX_GPIO_Init+0x254>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001564:	a809      	add	r0, sp, #36	; 0x24
  HAL_GPIO_WritePin(SPI4_CS_GPIO_Port, SPI4_CS_Pin, GPIO_PIN_SET);
 8001566:	4d92      	ldr	r5, [pc, #584]	; (80017b0 <MX_GPIO_Init+0x258>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001568:	f010 fff6 	bl	8012558 <memset>
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800156c:	4b91      	ldr	r3, [pc, #580]	; (80017b4 <MX_GPIO_Init+0x25c>)
  HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 800156e:	4638      	mov	r0, r7
 8001570:	2110      	movs	r1, #16
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001572:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, CAN2_EN_Pin|CAN1_EN_Pin, GPIO_PIN_SET);

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = S1_1_Pin|S1_2_Pin|S1_3_Pin|S1_4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001576:	2400      	movs	r4, #0
  HAL_GPIO_WritePin(USART2_TXE_GPIO_Port, USART2_TXE_Pin, GPIO_PIN_RESET);
 8001578:	f8df 8240 	ldr.w	r8, [pc, #576]	; 80017bc <MX_GPIO_Init+0x264>
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800157c:	2601      	movs	r6, #1
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800157e:	f042 0210 	orr.w	r2, r2, #16
  HAL_GPIO_WritePin(GPIOC, LED_RUN_Pin|LED_CAN1_OK_Pin|LED_CAN2_OK_Pin, GPIO_PIN_RESET);
 8001582:	f8df 923c 	ldr.w	r9, [pc, #572]	; 80017c0 <MX_GPIO_Init+0x268>

  /*Configure GPIO pins : PC13 PC14 PC15 PC2 
                           PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_2 
                          |GPIO_PIN_3;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001586:	f04f 0a03 	mov.w	sl, #3
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = INTRN1_Pin|PME1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800158a:	f8df b238 	ldr.w	fp, [pc, #568]	; 80017c4 <MX_GPIO_Init+0x26c>
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800158e:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8001592:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8001596:	f002 0210 	and.w	r2, r2, #16
 800159a:	9203      	str	r2, [sp, #12]
 800159c:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800159e:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80015a2:	f042 0204 	orr.w	r2, r2, #4
 80015a6:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 80015aa:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80015ae:	f002 0204 	and.w	r2, r2, #4
 80015b2:	9204      	str	r2, [sp, #16]
 80015b4:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80015b6:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80015ba:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80015be:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 80015c2:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80015c6:	f002 0280 	and.w	r2, r2, #128	; 0x80
 80015ca:	9205      	str	r2, [sp, #20]
 80015cc:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015ce:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80015d2:	f042 0201 	orr.w	r2, r2, #1
 80015d6:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 80015da:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80015de:	f002 0201 	and.w	r2, r2, #1
 80015e2:	9206      	str	r2, [sp, #24]
 80015e4:	9a06      	ldr	r2, [sp, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80015e6:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80015ea:	f042 0202 	orr.w	r2, r2, #2
 80015ee:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 80015f2:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80015f6:	f002 0202 	and.w	r2, r2, #2
 80015fa:	9207      	str	r2, [sp, #28]
 80015fc:	9a07      	ldr	r2, [sp, #28]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80015fe:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8001602:	f042 0208 	orr.w	r2, r2, #8
 8001606:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
  HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 800160a:	2201      	movs	r2, #1
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800160c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001610:	f003 0308 	and.w	r3, r3, #8
 8001614:	9308      	str	r3, [sp, #32]
 8001616:	9b08      	ldr	r3, [sp, #32]
  HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 8001618:	f004 fe94 	bl	8006344 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SPI4_CS_GPIO_Port, SPI4_CS_Pin, GPIO_PIN_SET);
 800161c:	4628      	mov	r0, r5
 800161e:	2201      	movs	r2, #1
 8001620:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001624:	f004 fe8e 	bl	8006344 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(UART7_TXE_GPIO_Port, UART7_TXE_Pin, GPIO_PIN_RESET);
 8001628:	4628      	mov	r0, r5
 800162a:	2200      	movs	r2, #0
 800162c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001630:	f004 fe88 	bl	8006344 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(USART2_TXE_GPIO_Port, USART2_TXE_Pin, GPIO_PIN_RESET);
 8001634:	4640      	mov	r0, r8
 8001636:	2200      	movs	r2, #0
 8001638:	2110      	movs	r1, #16
 800163a:	f004 fe83 	bl	8006344 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, LED_RUN_Pin|LED_CAN1_OK_Pin|LED_CAN2_OK_Pin, GPIO_PIN_RESET);
 800163e:	4648      	mov	r0, r9
 8001640:	2200      	movs	r2, #0
 8001642:	21c1      	movs	r1, #193	; 0xc1
 8001644:	f004 fe7e 	bl	8006344 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, LED_RS1_OK_Pin|LED_RS1_ERR_Pin|LED_RS2_OK_Pin|LED_RS2_ERR_Pin, GPIO_PIN_RESET);
 8001648:	4638      	mov	r0, r7
 800164a:	2200      	movs	r2, #0
 800164c:	f44f 6170 	mov.w	r1, #3840	; 0xf00
 8001650:	f004 fe78 	bl	8006344 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOE, CAN2_EN_Pin|CAN1_EN_Pin, GPIO_PIN_SET);
 8001654:	2201      	movs	r2, #1
 8001656:	4628      	mov	r0, r5
 8001658:	2103      	movs	r1, #3
 800165a:	f004 fe73 	bl	8006344 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = S1_1_Pin|S1_2_Pin|S1_3_Pin|S1_4_Pin;
 800165e:	2378      	movs	r3, #120	; 0x78
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001660:	a909      	add	r1, sp, #36	; 0x24
 8001662:	4628      	mov	r0, r5
  GPIO_InitStruct.Pin = S1_1_Pin|S1_2_Pin|S1_3_Pin|S1_4_Pin;
 8001664:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001666:	940a      	str	r4, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001668:	960b      	str	r6, [sp, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800166a:	f004 fd05 	bl	8006078 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_2 
 800166e:	f24e 030c 	movw	r3, #57356	; 0xe00c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001672:	a909      	add	r1, sp, #36	; 0x24
 8001674:	4648      	mov	r0, r9
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001676:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_2 
 800167a:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800167c:	940b      	str	r4, [sp, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800167e:	f004 fcfb 	bl	8006078 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LED_RUN_Pin|LED_CAN1_OK_Pin|LED_CAN2_OK_Pin;
 8001682:	23c1      	movs	r3, #193	; 0xc1
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001684:	a909      	add	r1, sp, #36	; 0x24
 8001686:	4648      	mov	r0, r9
  GPIO_InitStruct.Pin = INTRN1_Pin|PME1_Pin;
 8001688:	f04f 0909 	mov.w	r9, #9
  GPIO_InitStruct.Pin = LED_RUN_Pin|LED_CAN1_OK_Pin|LED_CAN2_OK_Pin;
 800168c:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800168e:	960a      	str	r6, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001690:	940b      	str	r4, [sp, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001692:	940c      	str	r4, [sp, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001694:	f004 fcf0 	bl	8006078 <HAL_GPIO_Init>
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001698:	a909      	add	r1, sp, #36	; 0x24
 800169a:	4638      	mov	r0, r7
  GPIO_InitStruct.Pin = INTRN1_Pin|PME1_Pin;
 800169c:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80016a0:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016a4:	940b      	str	r4, [sp, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016a6:	f004 fce7 	bl	8006078 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_9;
 80016aa:	f240 2303 	movw	r3, #515	; 0x203
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016ae:	a909      	add	r1, sp, #36	; 0x24
 80016b0:	4841      	ldr	r0, [pc, #260]	; (80017b8 <MX_GPIO_Init+0x260>)
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_9;
 80016b2:	9309      	str	r3, [sp, #36]	; 0x24
 80016b4:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80016b6:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ba:	940b      	str	r4, [sp, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016bc:	f004 fcdc 	bl	8006078 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = UART7_TXE_Pin|CAN2_EN_Pin|CAN1_EN_Pin;
 80016c0:	9b01      	ldr	r3, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80016c2:	a909      	add	r1, sp, #36	; 0x24
 80016c4:	4628      	mov	r0, r5
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016c6:	960a      	str	r6, [sp, #40]	; 0x28
  GPIO_InitStruct.Pin = UART7_TXE_Pin|CAN2_EN_Pin|CAN1_EN_Pin;
 80016c8:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ca:	940b      	str	r4, [sp, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016cc:	940c      	str	r4, [sp, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80016ce:	f004 fcd3 	bl	8006078 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE10 PE15 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_15;
 80016d2:	f44f 4304 	mov.w	r3, #33792	; 0x8400
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80016d6:	a909      	add	r1, sp, #36	; 0x24
 80016d8:	4628      	mov	r0, r5
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80016da:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_15;
 80016de:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(VBUS_IN_GPIO_Port, &GPIO_InitStruct);

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USART2_TXE_Pin;
 80016e0:	f04f 0a10 	mov.w	sl, #16
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016e4:	940b      	str	r4, [sp, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80016e6:	f004 fcc7 	bl	8006078 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = PME2_Pin|INTRN2_Pin;
 80016ea:	f44f 7340 	mov.w	r3, #768	; 0x300
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80016ee:	a909      	add	r1, sp, #36	; 0x24
 80016f0:	4640      	mov	r0, r8
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80016f2:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
  GPIO_InitStruct.Pin = PME2_Pin|INTRN2_Pin;
 80016f6:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016f8:	940b      	str	r4, [sp, #44]	; 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80016fa:	f004 fcbd 	bl	8006078 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = SW1_Pin|SW2_Pin|SW3_Pin|SW4_Pin;
 80016fe:	f24c 4308 	movw	r3, #50184	; 0xc408
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001702:	a909      	add	r1, sp, #36	; 0x24
 8001704:	4640      	mov	r0, r8
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001706:	940a      	str	r4, [sp, #40]	; 0x28
  GPIO_InitStruct.Pin = SW1_Pin|SW2_Pin|SW3_Pin|SW4_Pin;
 8001708:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800170a:	940b      	str	r4, [sp, #44]	; 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800170c:	f004 fcb4 	bl	8006078 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LED_RS1_OK_Pin|LED_RS1_ERR_Pin|LED_RS2_OK_Pin|LED_RS2_ERR_Pin;
 8001710:	f44f 6370 	mov.w	r3, #3840	; 0xf00
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001714:	a909      	add	r1, sp, #36	; 0x24
 8001716:	4638      	mov	r0, r7
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001718:	960a      	str	r6, [sp, #40]	; 0x28
  GPIO_InitStruct.Pin = LED_RS1_OK_Pin|LED_RS1_ERR_Pin|LED_RS2_OK_Pin|LED_RS2_ERR_Pin;
 800171a:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800171c:	940b      	str	r4, [sp, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800171e:	940c      	str	r4, [sp, #48]	; 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001720:	f004 fcaa 	bl	8006078 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = VBUS_IN_Pin;
 8001724:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  HAL_GPIO_Init(VBUS_IN_GPIO_Port, &GPIO_InitStruct);
 8001728:	a909      	add	r1, sp, #36	; 0x24
 800172a:	4638      	mov	r0, r7
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800172c:	940a      	str	r4, [sp, #40]	; 0x28
  GPIO_InitStruct.Pin = VBUS_IN_Pin;
 800172e:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001730:	940b      	str	r4, [sp, #44]	; 0x2c
  HAL_GPIO_Init(VBUS_IN_GPIO_Port, &GPIO_InitStruct);
 8001732:	f004 fca1 	bl	8006078 <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(USART2_TXE_GPIO_Port, &GPIO_InitStruct);
 8001736:	a909      	add	r1, sp, #36	; 0x24
 8001738:	4640      	mov	r0, r8

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI1_CS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800173a:	f04f 0802 	mov.w	r8, #2
  GPIO_InitStruct.Pin = USART2_TXE_Pin;
 800173e:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001742:	960a      	str	r6, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001744:	940b      	str	r4, [sp, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001746:	940c      	str	r4, [sp, #48]	; 0x30
  HAL_GPIO_Init(USART2_TXE_GPIO_Port, &GPIO_InitStruct);
 8001748:	f004 fc96 	bl	8006078 <HAL_GPIO_Init>
  HAL_GPIO_Init(SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 800174c:	a909      	add	r1, sp, #36	; 0x24
 800174e:	4638      	mov	r0, r7
  GPIO_InitStruct.Pin = SPI1_CS_Pin;
 8001750:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001754:	960a      	str	r6, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001756:	940b      	str	r4, [sp, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001758:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
  HAL_GPIO_Init(SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 800175c:	f004 fc8c 	bl	8006078 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI4_CS_Pin;
 8001760:	f44f 6300 	mov.w	r3, #2048	; 0x800
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
  HAL_GPIO_Init(SPI4_CS_GPIO_Port, &GPIO_InitStruct);
 8001764:	a909      	add	r1, sp, #36	; 0x24
 8001766:	4628      	mov	r0, r5
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001768:	960a      	str	r6, [sp, #40]	; 0x28
  GPIO_InitStruct.Pin = SPI4_CS_Pin;
 800176a:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800176c:	940b      	str	r4, [sp, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800176e:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
  HAL_GPIO_Init(SPI4_CS_GPIO_Port, &GPIO_InitStruct);
 8001772:	f004 fc81 	bl	8006078 <HAL_GPIO_Init>


  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8001776:	4622      	mov	r2, r4
 8001778:	4621      	mov	r1, r4
 800177a:	2006      	movs	r0, #6
 800177c:	f001 ffcc 	bl	8003718 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001780:	2006      	movs	r0, #6
 8001782:	f002 f811 	bl	80037a8 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8001786:	4622      	mov	r2, r4
 8001788:	4621      	mov	r1, r4
 800178a:	4648      	mov	r0, r9
 800178c:	f001 ffc4 	bl	8003718 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8001790:	4648      	mov	r0, r9
 8001792:	f002 f809 	bl	80037a8 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001796:	4622      	mov	r2, r4
 8001798:	4621      	mov	r1, r4
 800179a:	2017      	movs	r0, #23
 800179c:	f001 ffbc 	bl	8003718 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80017a0:	2017      	movs	r0, #23
 80017a2:	f002 f801 	bl	80037a8 <HAL_NVIC_EnableIRQ>

}
 80017a6:	b00f      	add	sp, #60	; 0x3c
 80017a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80017ac:	58020000 	.word	0x58020000
 80017b0:	58021000 	.word	0x58021000
 80017b4:	58024400 	.word	0x58024400
 80017b8:	58020400 	.word	0x58020400
 80017bc:	58020c00 	.word	0x58020c00
 80017c0:	58020800 	.word	0x58020800
 80017c4:	11110000 	.word	0x11110000

080017c8 <MX_I2C4_Init>:

I2C_HandleTypeDef hi2c4;

/* I2C4 init function */
void MX_I2C4_Init(void)
{
 80017c8:	b508      	push	{r3, lr}

  hi2c4.Instance = I2C4;
 80017ca:	4812      	ldr	r0, [pc, #72]	; (8001814 <MX_I2C4_Init+0x4c>)
  hi2c4.Init.Timing = 0x10C0ECFF;
  hi2c4.Init.OwnAddress1 = 0;
  hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80017cc:	2201      	movs	r2, #1
  hi2c4.Init.Timing = 0x10C0ECFF;
 80017ce:	4b12      	ldr	r3, [pc, #72]	; (8001818 <MX_I2C4_Init+0x50>)
 80017d0:	4912      	ldr	r1, [pc, #72]	; (800181c <MX_I2C4_Init+0x54>)
  hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80017d2:	60c2      	str	r2, [r0, #12]
  hi2c4.Init.Timing = 0x10C0ECFF;
 80017d4:	e880 000a 	stmia.w	r0, {r1, r3}
  hi2c4.Init.OwnAddress1 = 0;
 80017d8:	2300      	movs	r3, #0
 80017da:	6083      	str	r3, [r0, #8]
  hi2c4.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80017dc:	6103      	str	r3, [r0, #16]
  hi2c4.Init.OwnAddress2 = 0;
 80017de:	6143      	str	r3, [r0, #20]
  hi2c4.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80017e0:	6183      	str	r3, [r0, #24]
  hi2c4.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80017e2:	61c3      	str	r3, [r0, #28]
  hi2c4.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80017e4:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c4) != HAL_OK)
 80017e6:	f005 fc81 	bl	80070ec <HAL_I2C_Init>
 80017ea:	b108      	cbz	r0, 80017f0 <MX_I2C4_Init+0x28>
  {
    Error_Handler();
 80017ec:	f000 fb6e 	bl	8001ecc <Error_Handler>
  }
  /** Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c4, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80017f0:	2100      	movs	r1, #0
 80017f2:	4808      	ldr	r0, [pc, #32]	; (8001814 <MX_I2C4_Init+0x4c>)
 80017f4:	f006 f9be 	bl	8007b74 <HAL_I2CEx_ConfigAnalogFilter>
 80017f8:	b108      	cbz	r0, 80017fe <MX_I2C4_Init+0x36>
  {
    Error_Handler();
 80017fa:	f000 fb67 	bl	8001ecc <Error_Handler>
  }
  /** Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c4, 0) != HAL_OK)
 80017fe:	2100      	movs	r1, #0
 8001800:	4804      	ldr	r0, [pc, #16]	; (8001814 <MX_I2C4_Init+0x4c>)
 8001802:	f006 f9ff 	bl	8007c04 <HAL_I2CEx_ConfigDigitalFilter>
 8001806:	b118      	cbz	r0, 8001810 <MX_I2C4_Init+0x48>
  {
    Error_Handler();
  }

}
 8001808:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 800180c:	f000 bb5e 	b.w	8001ecc <Error_Handler>
 8001810:	bd08      	pop	{r3, pc}
 8001812:	bf00      	nop
 8001814:	24000cf4 	.word	0x24000cf4
 8001818:	10c0ecff 	.word	0x10c0ecff
 800181c:	58001c00 	.word	0x58001c00

08001820 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001820:	b510      	push	{r4, lr}
 8001822:	b088      	sub	sp, #32
 8001824:	4604      	mov	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001826:	2214      	movs	r2, #20
 8001828:	2100      	movs	r1, #0
 800182a:	a803      	add	r0, sp, #12
 800182c:	f010 fe94 	bl	8012558 <memset>
  if(i2cHandle->Instance==I2C4)
 8001830:	6822      	ldr	r2, [r4, #0]
 8001832:	4b1c      	ldr	r3, [pc, #112]	; (80018a4 <HAL_I2C_MspInit+0x84>)
 8001834:	429a      	cmp	r2, r3
 8001836:	d133      	bne.n	80018a0 <HAL_I2C_MspInit+0x80>
  {
  /* USER CODE BEGIN I2C4_MspInit 0 */

  /* USER CODE END I2C4_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001838:	4c1b      	ldr	r4, [pc, #108]	; (80018a8 <HAL_I2C_MspInit+0x88>)
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C4;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800183a:	a903      	add	r1, sp, #12
 800183c:	481b      	ldr	r0, [pc, #108]	; (80018ac <HAL_I2C_MspInit+0x8c>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800183e:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
 8001842:	f043 0302 	orr.w	r3, r3, #2
 8001846:	f8c4 30e0 	str.w	r3, [r4, #224]	; 0xe0
 800184a:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
 800184e:	f003 0302 	and.w	r3, r3, #2
 8001852:	9301      	str	r3, [sp, #4]
 8001854:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8001856:	f44f 73c0 	mov.w	r3, #384	; 0x180
 800185a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800185c:	2312      	movs	r3, #18
 800185e:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C4;
 8001860:	2306      	movs	r3, #6
 8001862:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001864:	f004 fc08 	bl	8006078 <HAL_GPIO_Init>

    /* I2C4 clock enable */
    __HAL_RCC_I2C4_CLK_ENABLE();
 8001868:	f8d4 30f4 	ldr.w	r3, [r4, #244]	; 0xf4

    /* I2C4 interrupt Init */
    HAL_NVIC_SetPriority(I2C4_EV_IRQn, 0, 0);
 800186c:	2200      	movs	r2, #0
 800186e:	205f      	movs	r0, #95	; 0x5f
    __HAL_RCC_I2C4_CLK_ENABLE();
 8001870:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    HAL_NVIC_SetPriority(I2C4_EV_IRQn, 0, 0);
 8001874:	4611      	mov	r1, r2
    __HAL_RCC_I2C4_CLK_ENABLE();
 8001876:	f8c4 30f4 	str.w	r3, [r4, #244]	; 0xf4
 800187a:	f8d4 30f4 	ldr.w	r3, [r4, #244]	; 0xf4
 800187e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001882:	9302      	str	r3, [sp, #8]
 8001884:	9b02      	ldr	r3, [sp, #8]
    HAL_NVIC_SetPriority(I2C4_EV_IRQn, 0, 0);
 8001886:	f001 ff47 	bl	8003718 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C4_EV_IRQn);
 800188a:	205f      	movs	r0, #95	; 0x5f
 800188c:	f001 ff8c 	bl	80037a8 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C4_ER_IRQn, 0, 0);
 8001890:	2200      	movs	r2, #0
 8001892:	2060      	movs	r0, #96	; 0x60
 8001894:	4611      	mov	r1, r2
 8001896:	f001 ff3f 	bl	8003718 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C4_ER_IRQn);
 800189a:	2060      	movs	r0, #96	; 0x60
 800189c:	f001 ff84 	bl	80037a8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C4_MspInit 1 */

  /* USER CODE END I2C4_MspInit 1 */
  }
}
 80018a0:	b008      	add	sp, #32
 80018a2:	bd10      	pop	{r4, pc}
 80018a4:	58001c00 	.word	0x58001c00
 80018a8:	58024400 	.word	0x58024400
 80018ac:	58020400 	.word	0x58020400

080018b0 <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 80018b0:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* IP addresses initialization */
  // https://github.com/yonch/lwip-example/blob/master/mch_main.c
  IP_ADDRESS[0] = 192;
  IP_ADDRESS[1] = 168;
  IP_ADDRESS[2] = 25;
  IP_ADDRESS[3] = 238;
 80018b2:	23ee      	movs	r3, #238	; 0xee
  IP_ADDRESS[0] = 192;
 80018b4:	4f2c      	ldr	r7, [pc, #176]	; (8001968 <MX_LWIP_Init+0xb8>)
  NETMASK_ADDRESS[0] = 255;
 80018b6:	4e2d      	ldr	r6, [pc, #180]	; (800196c <MX_LWIP_Init+0xbc>)
  IP_ADDRESS[0] = 192;
 80018b8:	20c0      	movs	r0, #192	; 0xc0
  IP_ADDRESS[3] = 238;
 80018ba:	70fb      	strb	r3, [r7, #3]
  NETMASK_ADDRESS[0] = 255;
 80018bc:	23ff      	movs	r3, #255	; 0xff
  NETMASK_ADDRESS[1] = 255;
  NETMASK_ADDRESS[2] = 255;
  NETMASK_ADDRESS[3] = 0;
  GATEWAY_ADDRESS[0] = 192;
 80018be:	4d2c      	ldr	r5, [pc, #176]	; (8001970 <MX_LWIP_Init+0xc0>)
  IP_ADDRESS[1] = 168;
 80018c0:	21a8      	movs	r1, #168	; 0xa8
  IP_ADDRESS[2] = 25;
 80018c2:	2219      	movs	r2, #25
  NETMASK_ADDRESS[0] = 255;
 80018c4:	7033      	strb	r3, [r6, #0]
  NETMASK_ADDRESS[1] = 255;
 80018c6:	7073      	strb	r3, [r6, #1]
  NETMASK_ADDRESS[3] = 0;
 80018c8:	2400      	movs	r4, #0
  NETMASK_ADDRESS[2] = 255;
 80018ca:	70b3      	strb	r3, [r6, #2]
  GATEWAY_ADDRESS[1] = 168;
  GATEWAY_ADDRESS[2] = 25;
  GATEWAY_ADDRESS[3] = 253;
 80018cc:	23fd      	movs	r3, #253	; 0xfd
{
 80018ce:	b085      	sub	sp, #20
  GATEWAY_ADDRESS[0] = 192;
 80018d0:	7028      	strb	r0, [r5, #0]
  GATEWAY_ADDRESS[1] = 168;
 80018d2:	7069      	strb	r1, [r5, #1]
  GATEWAY_ADDRESS[2] = 25;
 80018d4:	70aa      	strb	r2, [r5, #2]
  GATEWAY_ADDRESS[3] = 253;
 80018d6:	70eb      	strb	r3, [r5, #3]
  IP_ADDRESS[0] = 192;
 80018d8:	7038      	strb	r0, [r7, #0]
  IP_ADDRESS[1] = 168;
 80018da:	7079      	strb	r1, [r7, #1]
  IP_ADDRESS[2] = 25;
 80018dc:	70ba      	strb	r2, [r7, #2]
  NETMASK_ADDRESS[3] = 0;
 80018de:	70f4      	strb	r4, [r6, #3]

  /* Initilialize the LwIP stack without RTOS */
  lwip_init();
 80018e0:	f00c fbc6 	bl	800e070 <lwip_init>

  /* IP addresses initialization without DHCP (IPv4) */
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 80018e4:	787b      	ldrb	r3, [r7, #1]
 80018e6:	783a      	ldrb	r2, [r7, #0]
 80018e8:	041b      	lsls	r3, r3, #16
 80018ea:	4922      	ldr	r1, [pc, #136]	; (8001974 <MX_LWIP_Init+0xc4>)
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 80018ec:	7868      	ldrb	r0, [r5, #1]
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 80018ee:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80018f2:	78fa      	ldrb	r2, [r7, #3]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 80018f4:	0400      	lsls	r0, r0, #16
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 80018f6:	4313      	orrs	r3, r2
 80018f8:	78ba      	ldrb	r2, [r7, #2]
 80018fa:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 80018fe:	7832      	ldrb	r2, [r6, #0]
 8001900:	ba1b      	rev	r3, r3
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 8001902:	600b      	str	r3, [r1, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 8001904:	7873      	ldrb	r3, [r6, #1]
 8001906:	041b      	lsls	r3, r3, #16
 8001908:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800190c:	78f2      	ldrb	r2, [r6, #3]
 800190e:	4313      	orrs	r3, r2
 8001910:	78b2      	ldrb	r2, [r6, #2]
 8001912:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001916:	4a18      	ldr	r2, [pc, #96]	; (8001978 <MX_LWIP_Init+0xc8>)
 8001918:	ba1b      	rev	r3, r3
 800191a:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 800191c:	782b      	ldrb	r3, [r5, #0]
 800191e:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8001922:	78eb      	ldrb	r3, [r5, #3]
 8001924:	4318      	orrs	r0, r3
 8001926:	78ab      	ldrb	r3, [r5, #2]
//  ipaddr.addr = 0;
//  netmask.addr = 0;
//  gw.addr = 0;

  /* add the network interface (IPv4/IPv6) without RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &ethernet_input);
 8001928:	4d14      	ldr	r5, [pc, #80]	; (800197c <MX_LWIP_Init+0xcc>)
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 800192a:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 800192e:	4b14      	ldr	r3, [pc, #80]	; (8001980 <MX_LWIP_Init+0xd0>)
 8001930:	ba00      	rev	r0, r0
 8001932:	6018      	str	r0, [r3, #0]
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &ethernet_input);
 8001934:	4813      	ldr	r0, [pc, #76]	; (8001984 <MX_LWIP_Init+0xd4>)
 8001936:	9400      	str	r4, [sp, #0]
 8001938:	9002      	str	r0, [sp, #8]
 800193a:	4813      	ldr	r0, [pc, #76]	; (8001988 <MX_LWIP_Init+0xd8>)
 800193c:	9001      	str	r0, [sp, #4]
 800193e:	4628      	mov	r0, r5
 8001940:	f00d fb72 	bl	800f028 <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 8001944:	4628      	mov	r0, r5
 8001946:	f00d fbad 	bl	800f0a4 <netif_set_default>

  if (netif_is_link_up(&gnetif))
 800194a:	f895 302f 	ldrb.w	r3, [r5, #47]	; 0x2f
  {
    /* When the netif is fully configured this function must be called */
    netif_set_up(&gnetif);
 800194e:	4628      	mov	r0, r5
  if (netif_is_link_up(&gnetif))
 8001950:	075b      	lsls	r3, r3, #29
 8001952:	d504      	bpl.n	800195e <MX_LWIP_Init+0xae>
//  dhcp_start(&gnetif);

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 8001954:	b005      	add	sp, #20
 8001956:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
    netif_set_up(&gnetif);
 800195a:	f00d bba9 	b.w	800f0b0 <netif_set_up>
}
 800195e:	b005      	add	sp, #20
 8001960:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
    netif_set_down(&gnetif);
 8001964:	f00d bbb3 	b.w	800f0ce <netif_set_down>
 8001968:	24000d90 	.word	0x24000d90
 800196c:	24000d8c 	.word	0x24000d8c
 8001970:	24000d50 	.word	0x24000d50
 8001974:	24000d88 	.word	0x24000d88
 8001978:	24000d94 	.word	0x24000d94
 800197c:	24000d54 	.word	0x24000d54
 8001980:	24000d98 	.word	0x24000d98
 8001984:	0800dd91 	.word	0x0800dd91
 8001988:	080011d1 	.word	0x080011d1

0800198c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800198c:	b570      	push	{r4, r5, r6, lr}
 800198e:	b0cc      	sub	sp, #304	; 0x130
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001990:	224c      	movs	r2, #76	; 0x4c
 8001992:	2100      	movs	r1, #0
 8001994:	a80a      	add	r0, sp, #40	; 0x28
 8001996:	f010 fddf 	bl	8012558 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800199a:	2220      	movs	r2, #32
 800199c:	2100      	movs	r1, #0
 800199e:	a802      	add	r0, sp, #8
 80019a0:	f010 fdda 	bl	8012558 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80019a4:	22bc      	movs	r2, #188	; 0xbc
 80019a6:	2100      	movs	r1, #0
 80019a8:	a81d      	add	r0, sp, #116	; 0x74
 80019aa:	f010 fdd5 	bl	8012558 <memset>

  /**Supply configuration update enable 
  */
  MODIFY_REG(PWR->CR3, PWR_CR3_SCUEN, 0);
 80019ae:	4b35      	ldr	r3, [pc, #212]	; (8001a84 <SystemClock_Config+0xf8>)
 80019b0:	68da      	ldr	r2, [r3, #12]
 80019b2:	f022 0204 	bic.w	r2, r2, #4
 80019b6:	60da      	str	r2, [r3, #12]
  /**Configure the main internal regulator output voltage 
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80019b8:	2200      	movs	r2, #0
 80019ba:	9201      	str	r2, [sp, #4]
 80019bc:	699a      	ldr	r2, [r3, #24]
 80019be:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 80019c2:	619a      	str	r2, [r3, #24]
 80019c4:	699a      	ldr	r2, [r3, #24]
 80019c6:	f402 4240 	and.w	r2, r2, #49152	; 0xc000
 80019ca:	9201      	str	r2, [sp, #4]
 80019cc:	9a01      	ldr	r2, [sp, #4]

  while ((PWR->D3CR & (PWR_D3CR_VOSRDY)) != PWR_D3CR_VOSRDY) 
 80019ce:	699a      	ldr	r2, [r3, #24]
 80019d0:	0492      	lsls	r2, r2, #18
 80019d2:	d5fc      	bpl.n	80019ce <SystemClock_Config+0x42>
  {
    
  }
  /**Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48 | RCC_OSCILLATORTYPE_LSI | RCC_OSCILLATORTYPE_HSE;
 80019d4:	2329      	movs	r3, #41	; 0x29
  RCC_OscInitStruct.PLL.PLLN = 128;
  RCC_OscInitStruct.PLL.PLLP = 2;
  RCC_OscInitStruct.PLL.PLLQ = 8;
  RCC_OscInitStruct.PLL.PLLR = 2;
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80019d6:	2400      	movs	r4, #0
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80019d8:	2502      	movs	r5, #2
  RCC_OscInitStruct.PLL.PLLQ = 8;
 80019da:	2608      	movs	r6, #8
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48 | RCC_OSCILLATORTYPE_LSI | RCC_OSCILLATORTYPE_HSE;
 80019dc:	930a      	str	r3, [sp, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80019de:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80019e2:	a80a      	add	r0, sp, #40	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80019e4:	9513      	str	r5, [sp, #76]	; 0x4c
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80019e6:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80019e8:	2301      	movs	r3, #1
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80019ea:	9514      	str	r5, [sp, #80]	; 0x50
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80019ec:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 80019ee:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 4;
 80019f0:	2304      	movs	r3, #4
  RCC_OscInitStruct.PLL.PLLP = 2;
 80019f2:	9517      	str	r5, [sp, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80019f4:	9315      	str	r3, [sp, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLN = 128;
 80019f6:	2380      	movs	r3, #128	; 0x80
  RCC_OscInitStruct.PLL.PLLQ = 8;
 80019f8:	9618      	str	r6, [sp, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLN = 128;
 80019fa:	9316      	str	r3, [sp, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLR = 2;
 80019fc:	9519      	str	r5, [sp, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 80019fe:	961a      	str	r6, [sp, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8001a00:	941b      	str	r4, [sp, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8001a02:	941c      	str	r4, [sp, #112]	; 0x70
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a04:	f006 fb74 	bl	80080f0 <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /**Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1
 8001a08:	233f      	movs	r3, #63	; 0x3f
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8001a0a:	f44f 6280 	mov.w	r2, #1024	; 0x400
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001a0e:	4629      	mov	r1, r5
 8001a10:	eb0d 0006 	add.w	r0, sp, r6
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1
 8001a14:	9302      	str	r3, [sp, #8]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a16:	2303      	movs	r3, #3
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8001a18:	9208      	str	r2, [sp, #32]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a1a:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8001a1c:	2340      	movs	r3, #64	; 0x40
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8001a1e:	9404      	str	r4, [sp, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8001a20:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8001a22:	9307      	str	r3, [sp, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8001a24:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8001a26:	9605      	str	r6, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001a28:	f006 fee6 	bl	80087f8 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC | RCC_PERIPHCLK_USART2
 8001a2c:	4b16      	ldr	r3, [pc, #88]	; (8001a88 <SystemClock_Config+0xfc>)
  PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
  PeriphClkInitStruct.RngClockSelection = RCC_RNGCLKSOURCE_HSI48;
  PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
  PeriphClkInitStruct.I2c4ClockSelection = RCC_I2C4CLKSOURCE_D3PCLK1;
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001a2e:	a81d      	add	r0, sp, #116	; 0x74
  PeriphClkInitStruct.QspiClockSelection = RCC_QSPICLKSOURCE_D1HCLK;
 8001a30:	942f      	str	r4, [sp, #188]	; 0xbc
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC | RCC_PERIPHCLK_USART2
 8001a32:	931d      	str	r3, [sp, #116]	; 0x74
  PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8001a34:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  PeriphClkInitStruct.SdmmcClockSelection = RCC_SDMMCCLKSOURCE_PLL;
 8001a38:	9430      	str	r4, [sp, #192]	; 0xc0
  PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8001a3a:	9338      	str	r3, [sp, #224]	; 0xe0
  PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8001a3c:	f44f 1340 	mov.w	r3, #3145728	; 0x300000
  PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8001a40:	9434      	str	r4, [sp, #208]	; 0xd0
  PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8001a42:	933e      	str	r3, [sp, #248]	; 0xf8
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8001a44:	f44f 7300 	mov.w	r3, #512	; 0x200
  PeriphClkInitStruct.Spi45ClockSelection = RCC_SPI45CLKSOURCE_D2PCLK1;
 8001a48:	9435      	str	r4, [sp, #212]	; 0xd4
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8001a4a:	9349      	str	r3, [sp, #292]	; 0x124
  PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8001a4c:	943a      	str	r4, [sp, #232]	; 0xe8
  PeriphClkInitStruct.RngClockSelection = RCC_RNGCLKSOURCE_HSI48;
 8001a4e:	943c      	str	r4, [sp, #240]	; 0xf0
  PeriphClkInitStruct.I2c4ClockSelection = RCC_I2C4CLKSOURCE_D3PCLK1;
 8001a50:	9442      	str	r4, [sp, #264]	; 0x108
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001a52:	f007 f9a3 	bl	8008d9c <HAL_RCCEx_PeriphCLKConfig>
//  DMAMUX1_Channel0->CCR = 38;
//  DMAMUX1_Channel1->CCR = 37;
//  DMAMUX1_Channel2->CCR = 83;
//  DMAMUX1_Channel3->CCR = 84;

  SPI1->CR1 |= SPI_CR1_CSTART;
 8001a56:	4b0d      	ldr	r3, [pc, #52]	; (8001a8c <SystemClock_Config+0x100>)
 8001a58:	681a      	ldr	r2, [r3, #0]
 8001a5a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001a5e:	601a      	str	r2, [r3, #0]
  SPI1->CR1 |= SPI_CR1_SPE;
 8001a60:	681a      	ldr	r2, [r3, #0]
 8001a62:	f042 0201 	orr.w	r2, r2, #1
 8001a66:	601a      	str	r2, [r3, #0]
  SPI4->CR1 |= SPI_CR1_CSTART;
 8001a68:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 8001a6c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001a70:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
  SPI4->CR1 |= SPI_CR1_SPE;
 8001a74:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 8001a78:	f042 0201 	orr.w	r2, r2, #1
 8001a7c:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
}
 8001a80:	b04c      	add	sp, #304	; 0x130
 8001a82:	bd70      	pop	{r4, r5, r6, pc}
 8001a84:	58024800 	.word	0x58024800
 8001a88:	0247b012 	.word	0x0247b012
 8001a8c:	40013000 	.word	0x40013000

08001a90 <HAL_IncTicks>:

/* USER CODE BEGIN 4 */
void HAL_IncTicks(void)
{
  msTick += (uint32_t) 1;
 8001a90:	4a02      	ldr	r2, [pc, #8]	; (8001a9c <HAL_IncTicks+0xc>)
 8001a92:	6813      	ldr	r3, [r2, #0]
 8001a94:	3301      	adds	r3, #1
 8001a96:	6013      	str	r3, [r2, #0]
 8001a98:	4770      	bx	lr
 8001a9a:	bf00      	nop
 8001a9c:	240000c0 	.word	0x240000c0

08001aa0 <HAL_StartTicks>:
}

void HAL_StartTicks(void)
{
  msTickPrevious = msTick;
 8001aa0:	4b02      	ldr	r3, [pc, #8]	; (8001aac <HAL_StartTicks+0xc>)
 8001aa2:	681a      	ldr	r2, [r3, #0]
 8001aa4:	4b02      	ldr	r3, [pc, #8]	; (8001ab0 <HAL_StartTicks+0x10>)
 8001aa6:	601a      	str	r2, [r3, #0]
 8001aa8:	4770      	bx	lr
 8001aaa:	bf00      	nop
 8001aac:	240000c0 	.word	0x240000c0
 8001ab0:	240000c4 	.word	0x240000c4

08001ab4 <HAL_GetTicks>:
}

uint8_t HAL_GetTicks(uint32_t ms)
{
  if ((msTick - msTickPrevious) >= ms)
 8001ab4:	4a05      	ldr	r2, [pc, #20]	; (8001acc <HAL_GetTicks+0x18>)
 8001ab6:	4b06      	ldr	r3, [pc, #24]	; (8001ad0 <HAL_GetTicks+0x1c>)
 8001ab8:	6819      	ldr	r1, [r3, #0]
 8001aba:	6813      	ldr	r3, [r2, #0]
 8001abc:	1acb      	subs	r3, r1, r3
 8001abe:	4283      	cmp	r3, r0
  {
    msTickPrevious = msTick;
    return TRUE;
 8001ac0:	bf26      	itte	cs
 8001ac2:	2001      	movcs	r0, #1
    msTickPrevious = msTick;
 8001ac4:	6011      	strcs	r1, [r2, #0]
  }
  return FALSE;
 8001ac6:	2000      	movcc	r0, #0
}
 8001ac8:	4770      	bx	lr
 8001aca:	bf00      	nop
 8001acc:	240000c4 	.word	0x240000c4
 8001ad0:	240000c0 	.word	0x240000c0

08001ad4 <HAL_StartTicks2>:

void HAL_StartTicks2(void)
{
  msTickPrevious2 = msTick;
 8001ad4:	4b02      	ldr	r3, [pc, #8]	; (8001ae0 <HAL_StartTicks2+0xc>)
 8001ad6:	681a      	ldr	r2, [r3, #0]
 8001ad8:	4b02      	ldr	r3, [pc, #8]	; (8001ae4 <HAL_StartTicks2+0x10>)
 8001ada:	601a      	str	r2, [r3, #0]
 8001adc:	4770      	bx	lr
 8001ade:	bf00      	nop
 8001ae0:	240000c0 	.word	0x240000c0
 8001ae4:	240000c8 	.word	0x240000c8

08001ae8 <HAL_GetTicks2>:
}

uint8_t HAL_GetTicks2(uint32_t ms)
{
  if ((msTick - msTickPrevious2) >= ms)
 8001ae8:	4a05      	ldr	r2, [pc, #20]	; (8001b00 <HAL_GetTicks2+0x18>)
 8001aea:	4b06      	ldr	r3, [pc, #24]	; (8001b04 <HAL_GetTicks2+0x1c>)
 8001aec:	6819      	ldr	r1, [r3, #0]
 8001aee:	6813      	ldr	r3, [r2, #0]
 8001af0:	1acb      	subs	r3, r1, r3
 8001af2:	4283      	cmp	r3, r0
  {
    msTickPrevious2 = msTick;
    return TRUE;
 8001af4:	bf26      	itte	cs
 8001af6:	2001      	movcs	r0, #1
    msTickPrevious2 = msTick;
 8001af8:	6011      	strcs	r1, [r2, #0]
  }
  return FALSE;
 8001afa:	2000      	movcc	r0, #0
}
 8001afc:	4770      	bx	lr
 8001afe:	bf00      	nop
 8001b00:	240000c8 	.word	0x240000c8
 8001b04:	240000c0 	.word	0x240000c0

08001b08 <main>:
{
 8001b08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001b0c:	b094      	sub	sp, #80	; 0x50

/* MPU Configuration */

void MPU_Config(void)
{
  MPU_Region_InitTypeDef MPU_InitStruct = { 0 };
 8001b0e:	2210      	movs	r2, #16
 8001b10:	2100      	movs	r1, #0
  /* Disable the MPU */
  HAL_MPU_Disable();

  /* Initialize and configure the Region and the memory to be protected */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8001b12:	2400      	movs	r4, #0
  MPU_Region_InitTypeDef MPU_InitStruct = { 0 };
 8001b14:	a810      	add	r0, sp, #64	; 0x40
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8001b16:	2501      	movs	r5, #1
  MPU_Region_InitTypeDef MPU_InitStruct = { 0 };
 8001b18:	f010 fd1e 	bl	8012558 <memset>
  MPU_InitStruct.BaseAddress = 0x30040000;
  MPU_InitStruct.Size = MPU_REGION_SIZE_256B;
  MPU_InitStruct.SubRegionDisable = 0x0;
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 8001b1c:	2603      	movs	r6, #3
  HAL_MPU_Disable();
 8001b1e:	f001 fe6d 	bl	80037fc <HAL_MPU_Disable>
  MPU_InitStruct.BaseAddress = 0x30040000;
 8001b22:	4bc8      	ldr	r3, [pc, #800]	; (8001e44 <main+0x33c>)
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
  MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
  MPU_InitStruct.IsBufferable = MPU_ACCESS_BUFFERABLE;
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001b24:	a810      	add	r0, sp, #64	; 0x40
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8001b26:	f88d 5040 	strb.w	r5, [sp, #64]	; 0x40
  MPU_InitStruct.BaseAddress = 0x30040000;
 8001b2a:	9311      	str	r3, [sp, #68]	; 0x44
  MPU_InitStruct.Size = MPU_REGION_SIZE_256B;
 8001b2c:	2307      	movs	r3, #7
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8001b2e:	f88d 4041 	strb.w	r4, [sp, #65]	; 0x41
  MPU_InitStruct.Size = MPU_REGION_SIZE_256B;
 8001b32:	f88d 3048 	strb.w	r3, [sp, #72]	; 0x48
  MPU_InitStruct.SubRegionDisable = 0x0;
 8001b36:	f88d 4049 	strb.w	r4, [sp, #73]	; 0x49
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8001b3a:	f88d 404a 	strb.w	r4, [sp, #74]	; 0x4a
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 8001b3e:	f88d 604b 	strb.w	r6, [sp, #75]	; 0x4b
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
 8001b42:	f88d 404c 	strb.w	r4, [sp, #76]	; 0x4c
  MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 8001b46:	f88d 404d 	strb.w	r4, [sp, #77]	; 0x4d
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8001b4a:	f88d 404e 	strb.w	r4, [sp, #78]	; 0x4e
  MPU_InitStruct.IsBufferable = MPU_ACCESS_BUFFERABLE;
 8001b4e:	f88d 504f 	strb.w	r5, [sp, #79]	; 0x4f
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001b52:	f001 fe75 	bl	8003840 <HAL_MPU_ConfigRegion>

  /* Initialize and configure the Region and the memory to be protected */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
  MPU_InitStruct.Number = MPU_REGION_NUMBER1;
  MPU_InitStruct.BaseAddress = 0x30044000;
 8001b56:	4bbc      	ldr	r3, [pc, #752]	; (8001e48 <main+0x340>)
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
  MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
  MPU_InitStruct.IsCacheable = MPU_ACCESS_CACHEABLE;
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001b58:	a810      	add	r0, sp, #64	; 0x40
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8001b5a:	f88d 5040 	strb.w	r5, [sp, #64]	; 0x40
  MPU_InitStruct.BaseAddress = 0x30044000;
 8001b5e:	9311      	str	r3, [sp, #68]	; 0x44
  MPU_InitStruct.Size = MPU_REGION_SIZE_16KB;
 8001b60:	230d      	movs	r3, #13
  MPU_InitStruct.Number = MPU_REGION_NUMBER1;
 8001b62:	f88d 5041 	strb.w	r5, [sp, #65]	; 0x41
  MPU_InitStruct.Size = MPU_REGION_SIZE_16KB;
 8001b66:	f88d 3048 	strb.w	r3, [sp, #72]	; 0x48
  MPU_InitStruct.SubRegionDisable = 0x0;
 8001b6a:	f88d 4049 	strb.w	r4, [sp, #73]	; 0x49
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8001b6e:	f88d 404a 	strb.w	r4, [sp, #74]	; 0x4a
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8001b72:	f88d 404b 	strb.w	r4, [sp, #75]	; 0x4b
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
 8001b76:	f88d 404c 	strb.w	r4, [sp, #76]	; 0x4c
  MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 8001b7a:	f88d 404d 	strb.w	r4, [sp, #77]	; 0x4d
  MPU_InitStruct.IsCacheable = MPU_ACCESS_CACHEABLE;
 8001b7e:	f88d 504e 	strb.w	r5, [sp, #78]	; 0x4e
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8001b82:	f88d 404f 	strb.w	r4, [sp, #79]	; 0x4f
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001b86:	f001 fe5b 	bl	8003840 <HAL_MPU_ConfigRegion>

  /* Initialize and configure the Region and the memory to be protected */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
  MPU_InitStruct.Number = MPU_REGION_NUMBER2;
 8001b8a:	2302      	movs	r3, #2
//  MPU_InitStruct.IsBufferable = MPU_ACCESS_BUFFERABLE;

  MPU_InitStruct.IsCacheable = MPU_ACCESS_CACHEABLE;
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001b8c:	a810      	add	r0, sp, #64	; 0x40
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8001b8e:	f88d 5040 	strb.w	r5, [sp, #64]	; 0x40
  MPU_InitStruct.Number = MPU_REGION_NUMBER2;
 8001b92:	f88d 3041 	strb.w	r3, [sp, #65]	; 0x41
  MPU_InitStruct.BaseAddress = 0x30000000;
 8001b96:	f04f 5340 	mov.w	r3, #805306368	; 0x30000000
  MPU_InitStruct.SubRegionDisable = 0x0;
 8001b9a:	f88d 4049 	strb.w	r4, [sp, #73]	; 0x49
  MPU_InitStruct.BaseAddress = 0x30000000;
 8001b9e:	9311      	str	r3, [sp, #68]	; 0x44
  MPU_InitStruct.Size = MPU_REGION_SIZE_8KB;
 8001ba0:	230c      	movs	r3, #12
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8001ba2:	f88d 404a 	strb.w	r4, [sp, #74]	; 0x4a
  MPU_InitStruct.Size = MPU_REGION_SIZE_8KB;
 8001ba6:	f88d 3048 	strb.w	r3, [sp, #72]	; 0x48
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 8001baa:	f88d 604b 	strb.w	r6, [sp, #75]	; 0x4b
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
 8001bae:	f88d 404c 	strb.w	r4, [sp, #76]	; 0x4c
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8001bb2:	f88d 504d 	strb.w	r5, [sp, #77]	; 0x4d
  MPU_InitStruct.IsCacheable = MPU_ACCESS_CACHEABLE;
 8001bb6:	f88d 504e 	strb.w	r5, [sp, #78]	; 0x4e
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8001bba:	f88d 404f 	strb.w	r4, [sp, #79]	; 0x4f
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001bbe:	f001 fe3f 	bl	8003840 <HAL_MPU_ConfigRegion>

  /* Enable the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8001bc2:	2004      	movs	r0, #4
 8001bc4:	f001 fe2a 	bl	800381c <HAL_MPU_Enable>
  __ASM volatile ("dsb 0xF":::"memory");
 8001bc8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8001bcc:	f3bf 8f6f 	isb	sy
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8001bd0:	4b9e      	ldr	r3, [pc, #632]	; (8001e4c <main+0x344>)
 8001bd2:	f8c3 4250 	str.w	r4, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8001bd6:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8001bda:	f3bf 8f6f 	isb	sy
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8001bde:	695a      	ldr	r2, [r3, #20]
 8001be0:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8001be4:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8001be6:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8001bea:	f3bf 8f6f 	isb	sy
    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 8001bee:	f8c3 4084 	str.w	r4, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8001bf2:	f3bf 8f4f 	dsb	sy
    ccsidr = SCB->CCSIDR;
 8001bf6:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8001bfa:	f643 76e0 	movw	r6, #16352	; 0x3fe0
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8001bfe:	f3c2 04c9 	ubfx	r4, r2, #3, #10
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8001c02:	f3c2 324e 	ubfx	r2, r2, #13, #15
 8001c06:	07a5      	lsls	r5, r4, #30
 8001c08:	0152      	lsls	r2, r2, #5
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8001c0a:	ea02 0e06 	and.w	lr, r2, r6
 8001c0e:	4628      	mov	r0, r5
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8001c10:	4621      	mov	r1, r4
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8001c12:	ea4e 0700 	orr.w	r7, lr, r0
      } while (ways-- != 0U);
 8001c16:	3901      	subs	r1, #1
 8001c18:	f100 4040 	add.w	r0, r0, #3221225472	; 0xc0000000
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8001c1c:	f8c3 7260 	str.w	r7, [r3, #608]	; 0x260
      } while (ways-- != 0U);
 8001c20:	1c4f      	adds	r7, r1, #1
 8001c22:	d1f6      	bne.n	8001c12 <main+0x10a>
 8001c24:	3a20      	subs	r2, #32
    } while(sets-- != 0U);
 8001c26:	f112 0f20 	cmn.w	r2, #32
 8001c2a:	d1ee      	bne.n	8001c0a <main+0x102>
 8001c2c:	f3bf 8f4f 	dsb	sy
    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8001c30:	695a      	ldr	r2, [r3, #20]
 8001c32:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8001c36:	615a      	str	r2, [r3, #20]
 8001c38:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8001c3c:	f3bf 8f6f 	isb	sy
  HAL_Init();
 8001c40:	f001 fd02 	bl	8003648 <HAL_Init>
  DMC_I2cRtcInit(hi2c4);
 8001c44:	4e82      	ldr	r6, [pc, #520]	; (8001e50 <main+0x348>)
  SystemClock_Config();
 8001c46:	f7ff fea1 	bl	800198c <SystemClock_Config>
  MX_GPIO_Init();
 8001c4a:	f7ff fc85 	bl	8001558 <MX_GPIO_Init>
  DMC_I2cRtcInit(hi2c4);
 8001c4e:	f106 0510 	add.w	r5, r6, #16
  DmcLedsOn();
 8001c52:	f7fe fe71 	bl	8000938 <DmcLedsOn>
  MX_UART7_Init();
 8001c56:	f000 fdc7 	bl	80027e8 <MX_UART7_Init>
  MX_USART2_UART_Init();
 8001c5a:	f000 fde7 	bl	800282c <MX_USART2_UART_Init>
  HAL_GPIO_WritePin(UART7_TXE_GPIO_Port, UART7_TXE_Pin, GPIO_PIN_SET);
 8001c5e:	2201      	movs	r2, #1
 8001c60:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001c64:	487b      	ldr	r0, [pc, #492]	; (8001e54 <main+0x34c>)
 8001c66:	f004 fb6d 	bl	8006344 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(USART2_TXE_GPIO_Port, USART2_TXE_Pin, GPIO_PIN_SET);
 8001c6a:	2201      	movs	r2, #1
 8001c6c:	2110      	movs	r1, #16
 8001c6e:	487a      	ldr	r0, [pc, #488]	; (8001e58 <main+0x350>)
 8001c70:	f004 fb68 	bl	8006344 <HAL_GPIO_WritePin>
  dmc_put_sethuart(&huart2);
 8001c74:	4879      	ldr	r0, [pc, #484]	; (8001e5c <main+0x354>)
 8001c76:	f7fe fe7f 	bl	8000978 <dmc_put_sethuart>
  dmc_puts("\n");
 8001c7a:	4879      	ldr	r0, [pc, #484]	; (8001e60 <main+0x358>)
 8001c7c:	f7fe fea4 	bl	80009c8 <dmc_puts>
  dmc_puts("--------------------------------------------------------------------------------\n");
 8001c80:	4878      	ldr	r0, [pc, #480]	; (8001e64 <main+0x35c>)
 8001c82:	f7fe fea1 	bl	80009c8 <dmc_puts>
  dmc_puts("MX_DMA_Init\n");
 8001c86:	4878      	ldr	r0, [pc, #480]	; (8001e68 <main+0x360>)
 8001c88:	f7fe fe9e 	bl	80009c8 <dmc_puts>
  MX_DMA_Init();
 8001c8c:	f7ff f8f6 	bl	8000e7c <MX_DMA_Init>
  dmc_puts("MX_QUADSPI_Init\n");
 8001c90:	4876      	ldr	r0, [pc, #472]	; (8001e6c <main+0x364>)
 8001c92:	f7fe fe99 	bl	80009c8 <dmc_puts>
  MX_QUADSPI_Init();
 8001c96:	f000 f91b 	bl	8001ed0 <MX_QUADSPI_Init>
  dmc_puts("MX_SPI1_Init\n");
 8001c9a:	4875      	ldr	r0, [pc, #468]	; (8001e70 <main+0x368>)
 8001c9c:	f7fe fe94 	bl	80009c8 <dmc_puts>
  MX_SPI1_Init();
 8001ca0:	f000 fa94 	bl	80021cc <MX_SPI1_Init>
  dmc_puts("MX_SPI4_Init\n");
 8001ca4:	4873      	ldr	r0, [pc, #460]	; (8001e74 <main+0x36c>)
 8001ca6:	f7fe fe8f 	bl	80009c8 <dmc_puts>
  MX_SPI4_Init();
 8001caa:	f000 fabf 	bl	800222c <MX_SPI4_Init>
  dmc_puts("MX_FDCAN1_Init\n");
 8001cae:	4872      	ldr	r0, [pc, #456]	; (8001e78 <main+0x370>)
 8001cb0:	f7fe fe8a 	bl	80009c8 <dmc_puts>
  MX_FDCAN1_Init();
 8001cb4:	f7ff fb56 	bl	8001364 <MX_FDCAN1_Init>
  dmc_puts("MX_FDCAN2_Init\n");
 8001cb8:	4870      	ldr	r0, [pc, #448]	; (8001e7c <main+0x374>)
 8001cba:	f7fe fe85 	bl	80009c8 <dmc_puts>
  MX_FDCAN2_Init();
 8001cbe:	f7ff fb81 	bl	80013c4 <MX_FDCAN2_Init>
  dmc_puts("MX_I2C4_Init\n");
 8001cc2:	486f      	ldr	r0, [pc, #444]	; (8001e80 <main+0x378>)
 8001cc4:	f7fe fe80 	bl	80009c8 <dmc_puts>
  MX_I2C4_Init();
 8001cc8:	f7ff fd7e 	bl	80017c8 <MX_I2C4_Init>
  dmc_puts("MX_RTC_Init\n");
 8001ccc:	486d      	ldr	r0, [pc, #436]	; (8001e84 <main+0x37c>)
 8001cce:	f7fe fe7b 	bl	80009c8 <dmc_puts>
  MX_RTC_Init();
 8001cd2:	f000 f98d 	bl	8001ff0 <MX_RTC_Init>
  dmc_puts("MX_FATFS_Init\n");
 8001cd6:	486c      	ldr	r0, [pc, #432]	; (8001e88 <main+0x380>)
 8001cd8:	f7fe fe76 	bl	80009c8 <dmc_puts>
  MX_FATFS_Init();
 8001cdc:	f7ff fb34 	bl	8001348 <MX_FATFS_Init>
  dmc_puts("MX_LWIP_Init\n");
 8001ce0:	486a      	ldr	r0, [pc, #424]	; (8001e8c <main+0x384>)
 8001ce2:	f7fe fe71 	bl	80009c8 <dmc_puts>
  MX_LWIP_Init();  // Problem
 8001ce6:	f7ff fde3 	bl	80018b0 <MX_LWIP_Init>
  dmc_puts("Done\n");
 8001cea:	4869      	ldr	r0, [pc, #420]	; (8001e90 <main+0x388>)
 8001cec:	f7fe fe6c 	bl	80009c8 <dmc_puts>
  HAL_Delay(1000);
 8001cf0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001cf4:	f001 fcca 	bl	800368c <HAL_Delay>
  dmc_puts("HAL_StartTicks\n");
 8001cf8:	4866      	ldr	r0, [pc, #408]	; (8001e94 <main+0x38c>)
 8001cfa:	f7fe fe65 	bl	80009c8 <dmc_puts>
  HAL_StartTicks();
 8001cfe:	f7ff fecf 	bl	8001aa0 <HAL_StartTicks>
  uint8_t s1 = ReadDipSwitches();
 8001d02:	f7fe fd67 	bl	80007d4 <ReadDipSwitches>
 8001d06:	4604      	mov	r4, r0
  dmc_puts("dipswitch: ");
 8001d08:	4863      	ldr	r0, [pc, #396]	; (8001e98 <main+0x390>)
 8001d0a:	f7fe fe5d 	bl	80009c8 <dmc_puts>
  dmc_puthex2cr(s1);
 8001d0e:	4620      	mov	r0, r4
 8001d10:	f7fe fe83 	bl	8000a1a <dmc_puthex2cr>
  HAL_GPIO_TogglePin(GPIOC, LED_RUN_Pin|LED_CAN1_OK_Pin|LED_CAN2_OK_Pin);
 8001d14:	21c1      	movs	r1, #193	; 0xc1
 8001d16:	4861      	ldr	r0, [pc, #388]	; (8001e9c <main+0x394>)
  DMC_I2cRtcInit(hi2c4);
 8001d18:	466c      	mov	r4, sp
  HAL_GPIO_TogglePin(GPIOC, LED_RUN_Pin|LED_CAN1_OK_Pin|LED_CAN2_OK_Pin);
 8001d1a:	f004 fb2d 	bl	8006378 <HAL_GPIO_TogglePin>
  HAL_GPIO_TogglePin(GPIOA, LED_RS1_OK_Pin|LED_RS1_ERR_Pin|LED_RS2_OK_Pin|LED_RS2_ERR_Pin);
 8001d1e:	f44f 6170 	mov.w	r1, #3840	; 0xf00
 8001d22:	485f      	ldr	r0, [pc, #380]	; (8001ea0 <main+0x398>)
 8001d24:	f004 fb28 	bl	8006378 <HAL_GPIO_TogglePin>
  dmc_puts("--------------------------------------------------------------------------------\n");
 8001d28:	484e      	ldr	r0, [pc, #312]	; (8001e64 <main+0x35c>)
 8001d2a:	f7fe fe4d 	bl	80009c8 <dmc_puts>
  dmc_puts("MCU family     : ");
 8001d2e:	485d      	ldr	r0, [pc, #372]	; (8001ea4 <main+0x39c>)
 8001d30:	f7fe fe4a 	bl	80009c8 <dmc_puts>
  dmc_puts(GetMCUFamily());
 8001d34:	f7fe fe18 	bl	8000968 <GetMCUFamily>
 8001d38:	f7fe fe46 	bl	80009c8 <dmc_puts>
  dmc_puts("\n");
 8001d3c:	4848      	ldr	r0, [pc, #288]	; (8001e60 <main+0x358>)
 8001d3e:	f7fe fe43 	bl	80009c8 <dmc_puts>
  dmc_puts("MCU type       : ");
 8001d42:	4859      	ldr	r0, [pc, #356]	; (8001ea8 <main+0x3a0>)
 8001d44:	f7fe fe40 	bl	80009c8 <dmc_puts>
  dmc_puts(GetMCUType());
 8001d48:	f7fe fe12 	bl	8000970 <GetMCUType>
 8001d4c:	f7fe fe3c 	bl	80009c8 <dmc_puts>
  dmc_puts("\n");
 8001d50:	4843      	ldr	r0, [pc, #268]	; (8001e60 <main+0x358>)
 8001d52:	f7fe fe39 	bl	80009c8 <dmc_puts>
  uint32_t SystemCoreClockMHz = SystemCoreClock / 1000000;
 8001d56:	4b55      	ldr	r3, [pc, #340]	; (8001eac <main+0x3a4>)
  dmc_putstrintstr("SystemCoreClock: ", SystemCoreClockMHz, " MHz\n");     // 400000000 Hz
 8001d58:	4a55      	ldr	r2, [pc, #340]	; (8001eb0 <main+0x3a8>)
  uint32_t SystemCoreClockMHz = SystemCoreClock / 1000000;
 8001d5a:	6819      	ldr	r1, [r3, #0]
  dmc_putstrintstr("SystemCoreClock: ", SystemCoreClockMHz, " MHz\n");     // 400000000 Hz
 8001d5c:	4b55      	ldr	r3, [pc, #340]	; (8001eb4 <main+0x3ac>)
 8001d5e:	4856      	ldr	r0, [pc, #344]	; (8001eb8 <main+0x3b0>)
 8001d60:	fbb1 f1f3 	udiv	r1, r1, r3
 8001d64:	f7fe fe9a 	bl	8000a9c <dmc_putstrintstr>
  DMC_I2cRtcInit(hi2c4);
 8001d68:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001d6a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001d6c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001d6e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001d70:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001d72:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001d74:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001d78:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8001d7c:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001d80:	f7ff f802 	bl	8000d88 <DMC_I2cRtcInit>
  DateTime.Second = 50;
 8001d84:	2332      	movs	r3, #50	; 0x32
  DateTime.Hour   = 07;
 8001d86:	2207      	movs	r2, #7
    DMC_I2cRtcSetDateTime(&DateTime);
 8001d88:	a810      	add	r0, sp, #64	; 0x40
  DateTime.Second = 50;
 8001d8a:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
  DateTime.Minute = 18;
 8001d8e:	2312      	movs	r3, #18
      pRXLength = ksz8851_Receive(&KSZ8851_interface_1, pRXData, MAX_FRAMELEN);
 8001d90:	4c4a      	ldr	r4, [pc, #296]	; (8001ebc <main+0x3b4>)
  DateTime.Minute = 18;
 8001d92:	f88d 3041 	strb.w	r3, [sp, #65]	; 0x41
  DateTime.DayOfMonth = 18;
 8001d96:	f88d 3044 	strb.w	r3, [sp, #68]	; 0x44
  DateTime.Month = 3;
 8001d9a:	2303      	movs	r3, #3
          ksz8851_Send(&KSZ8851_interface_0, pRXData, pRXLength);
 8001d9c:	4e48      	ldr	r6, [pc, #288]	; (8001ec0 <main+0x3b8>)
  DateTime.Month = 3;
 8001d9e:	f88d 3048 	strb.w	r3, [sp, #72]	; 0x48
  DateTime.Year = 19;
 8001da2:	2313      	movs	r3, #19
      pRXLength = ksz8851_Receive(&KSZ8851_interface_1, pRXData, MAX_FRAMELEN);
 8001da4:	4d47      	ldr	r5, [pc, #284]	; (8001ec4 <main+0x3bc>)
  DateTime.Year = 19;
 8001da6:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
  DateTime.DayOfWeek = 0; // Not required when setting date, it gets calculated anyway
 8001daa:	2300      	movs	r3, #0
  DateTime.Hour   = 07;
 8001dac:	f88d 2042 	strb.w	r2, [sp, #66]	; 0x42
  DateTime.DayOfWeek = 0; // Not required when setting date, it gets calculated anyway
 8001db0:	f88d 3043 	strb.w	r3, [sp, #67]	; 0x43
    DMC_I2cRtcSetDateTime(&DateTime);
 8001db4:	f7fe ff70 	bl	8000c98 <DMC_I2cRtcSetDateTime>
  DmcLedsOff();
 8001db8:	f7fe fda6 	bl	8000908 <DmcLedsOff>
  HAL_Delay(1000);
 8001dbc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001dc0:	f001 fc64 	bl	800368c <HAL_Delay>
  ksz8851_init_0();
 8001dc4:	f001 fbe0 	bl	8003588 <ksz8851_init_0>
  ksz8851_init_1();
 8001dc8:	f001 fbfc 	bl	80035c4 <ksz8851_init_1>
  HAL_StartTicks();
 8001dcc:	f7ff fe68 	bl	8001aa0 <HAL_StartTicks>
  HAL_StartTicks2();
 8001dd0:	f7ff fe80 	bl	8001ad4 <HAL_StartTicks2>
    HAL_IWDG_Refresh(&hiwdg1);
 8001dd4:	f8df 80f0 	ldr.w	r8, [pc, #240]	; 8001ec8 <main+0x3c0>
 8001dd8:	4640      	mov	r0, r8
 8001dda:	f005 ff59 	bl	8007c90 <HAL_IWDG_Refresh>
    if (HAL_GetTicks2(500))
 8001dde:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001de2:	f7ff fe81 	bl	8001ae8 <HAL_GetTicks2>
 8001de6:	b110      	cbz	r0, 8001dee <main+0x2e6>
      DmcLedToggle(LED_RUN);
 8001de8:	2000      	movs	r0, #0
 8001dea:	f7fe fd6b 	bl	80008c4 <DmcLedToggle>
    if (HAL_GetTicks(NTP_Interval))
 8001dee:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001df2:	f7ff fe5f 	bl	8001ab4 <HAL_GetTicks>
 8001df6:	b110      	cbz	r0, 8001dfe <main+0x2f6>
      DmcLedToggle(LED_RS1_OK);
 8001df8:	2001      	movs	r0, #1
 8001dfa:	f7fe fd63 	bl	80008c4 <DmcLedToggle>
      pRXLength = ksz8851_Receive(&KSZ8851_interface_1, pRXData, MAX_FRAMELEN);
 8001dfe:	f240 52ee 	movw	r2, #1518	; 0x5ee
 8001e02:	4621      	mov	r1, r4
 8001e04:	4628      	mov	r0, r5
 8001e06:	f001 fa7f 	bl	8003308 <ksz8851_Receive>
      if (pRXLength > MB_HDR_OFFSET)
 8001e0a:	2836      	cmp	r0, #54	; 0x36
      pRXLength = ksz8851_Receive(&KSZ8851_interface_1, pRXData, MAX_FRAMELEN);
 8001e0c:	4607      	mov	r7, r0
      if (pRXLength > MB_HDR_OFFSET)
 8001e0e:	d907      	bls.n	8001e20 <main+0x318>
        ksz8851snl_reset_rx(&KSZ8851_interface_1);
 8001e10:	4628      	mov	r0, r5
 8001e12:	f001 fa5f 	bl	80032d4 <ksz8851snl_reset_rx>
          ksz8851_Send(&KSZ8851_interface_0, pRXData, pRXLength);
 8001e16:	463a      	mov	r2, r7
 8001e18:	4621      	mov	r1, r4
 8001e1a:	4630      	mov	r0, r6
 8001e1c:	f001 fb6e 	bl	80034fc <ksz8851_Send>
      pRXLength = ksz8851_Receive(&KSZ8851_interface_0, pRXData, MAX_FRAMELEN);
 8001e20:	f240 52ee 	movw	r2, #1518	; 0x5ee
 8001e24:	4621      	mov	r1, r4
 8001e26:	4630      	mov	r0, r6
 8001e28:	f001 fa6e 	bl	8003308 <ksz8851_Receive>
      if (pRXLength > MB_HDR_OFFSET)
 8001e2c:	2836      	cmp	r0, #54	; 0x36
      pRXLength = ksz8851_Receive(&KSZ8851_interface_0, pRXData, MAX_FRAMELEN);
 8001e2e:	4607      	mov	r7, r0
      if (pRXLength > MB_HDR_OFFSET)
 8001e30:	d9d2      	bls.n	8001dd8 <main+0x2d0>
        ksz8851snl_reset_rx(&KSZ8851_interface_0);
 8001e32:	4630      	mov	r0, r6
 8001e34:	f001 fa4e 	bl	80032d4 <ksz8851snl_reset_rx>
          ksz8851_Send(&KSZ8851_interface_1, pRXData, pRXLength);
 8001e38:	463a      	mov	r2, r7
 8001e3a:	4621      	mov	r1, r4
 8001e3c:	4628      	mov	r0, r5
 8001e3e:	f001 fb5d 	bl	80034fc <ksz8851_Send>
 8001e42:	e7c7      	b.n	8001dd4 <main+0x2cc>
 8001e44:	30040000 	.word	0x30040000
 8001e48:	30044000 	.word	0x30044000
 8001e4c:	e000ed00 	.word	0xe000ed00
 8001e50:	24000cf4 	.word	0x24000cf4
 8001e54:	58021000 	.word	0x58021000
 8001e58:	58020c00 	.word	0x58020c00
 8001e5c:	24001458 	.word	0x24001458
 8001e60:	0801351e 	.word	0x0801351e
 8001e64:	080134ce 	.word	0x080134ce
 8001e68:	08013520 	.word	0x08013520
 8001e6c:	0801352d 	.word	0x0801352d
 8001e70:	0801353e 	.word	0x0801353e
 8001e74:	0801354c 	.word	0x0801354c
 8001e78:	0801355a 	.word	0x0801355a
 8001e7c:	0801356a 	.word	0x0801356a
 8001e80:	0801357a 	.word	0x0801357a
 8001e84:	08013588 	.word	0x08013588
 8001e88:	08013595 	.word	0x08013595
 8001e8c:	080135a4 	.word	0x080135a4
 8001e90:	080135b2 	.word	0x080135b2
 8001e94:	080135b8 	.word	0x080135b8
 8001e98:	080135c8 	.word	0x080135c8
 8001e9c:	58020800 	.word	0x58020800
 8001ea0:	58020000 	.word	0x58020000
 8001ea4:	080135d4 	.word	0x080135d4
 8001ea8:	080135e6 	.word	0x080135e6
 8001eac:	24000018 	.word	0x24000018
 8001eb0:	080135f8 	.word	0x080135f8
 8001eb4:	000f4240 	.word	0x000f4240
 8001eb8:	080135fe 	.word	0x080135fe
 8001ebc:	30001000 	.word	0x30001000
 8001ec0:	24000d9c 	.word	0x24000d9c
 8001ec4:	24000dc8 	.word	0x24000dc8
 8001ec8:	24000d40 	.word	0x24000d40

08001ecc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ecc:	4770      	bx	lr

08001ece <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{ 
 8001ece:	4770      	bx	lr

08001ed0 <MX_QUADSPI_Init>:

QSPI_HandleTypeDef hqspi;

/* QUADSPI init function */
void MX_QUADSPI_Init(void)
{
 8001ed0:	b508      	push	{r3, lr}

  hqspi.Instance = QUADSPI;
 8001ed2:	480b      	ldr	r0, [pc, #44]	; (8001f00 <MX_QUADSPI_Init+0x30>)
  hqspi.Init.ClockPrescaler = 199;   /* QSPI freq = 400 MHz/(199+1) = 108 Mhz */
  hqspi.Init.FifoThreshold = 16;
 8001ed4:	23c7      	movs	r3, #199	; 0xc7
 8001ed6:	4a0b      	ldr	r2, [pc, #44]	; (8001f04 <MX_QUADSPI_Init+0x34>)
 8001ed8:	f04f 0c10 	mov.w	ip, #16
 8001edc:	e880 100c 	stmia.w	r0, {r2, r3, ip}
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 8001ee0:	2300      	movs	r3, #0
  hqspi.Init.FlashSize = 1;
 8001ee2:	2201      	movs	r2, #1
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 8001ee4:	60c3      	str	r3, [r0, #12]
  hqspi.Init.FlashSize = 1;
 8001ee6:	6102      	str	r2, [r0, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 8001ee8:	6143      	str	r3, [r0, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8001eea:	6183      	str	r3, [r0, #24]
  hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 8001eec:	61c3      	str	r3, [r0, #28]
  hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 8001eee:	6203      	str	r3, [r0, #32]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8001ef0:	f005 ff32 	bl	8007d58 <HAL_QSPI_Init>
 8001ef4:	b118      	cbz	r0, 8001efe <MX_QUADSPI_Init+0x2e>
  {
    Error_Handler();
  }

}
 8001ef6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8001efa:	f7ff bfe7 	b.w	8001ecc <Error_Handler>
 8001efe:	bd08      	pop	{r3, pc}
 8001f00:	24000e0c 	.word	0x24000e0c
 8001f04:	52005000 	.word	0x52005000

08001f08 <HAL_QSPI_MspInit>:

void HAL_QSPI_MspInit(QSPI_HandleTypeDef* qspiHandle)
{
 8001f08:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f0a:	2214      	movs	r2, #20
{
 8001f0c:	b08a      	sub	sp, #40	; 0x28
 8001f0e:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f10:	2100      	movs	r1, #0
 8001f12:	eb0d 0002 	add.w	r0, sp, r2
 8001f16:	f010 fb1f 	bl	8012558 <memset>
  if(qspiHandle->Instance==QUADSPI)
 8001f1a:	6822      	ldr	r2, [r4, #0]
 8001f1c:	4b2f      	ldr	r3, [pc, #188]	; (8001fdc <HAL_QSPI_MspInit+0xd4>)
 8001f1e:	429a      	cmp	r2, r3
 8001f20:	d15a      	bne.n	8001fd8 <HAL_QSPI_MspInit+0xd0>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* QUADSPI clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 8001f22:	4b2f      	ldr	r3, [pc, #188]	; (8001fe0 <HAL_QSPI_MspInit+0xd8>)
    PD11     ------> QUADSPI_BK1_IO0
    PD12     ------> QUADSPI_BK1_IO1
    PD13     ------> QUADSPI_BK1_IO3 
    */
    GPIO_InitStruct.Pin = QSPI_IO2_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f24:	2402      	movs	r4, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8001f26:	2609      	movs	r6, #9
    HAL_GPIO_Init(QSPI_IO2_GPIO_Port, &GPIO_InitStruct);
 8001f28:	a905      	add	r1, sp, #20
    __HAL_RCC_QSPI_CLK_ENABLE();
 8001f2a:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4

    GPIO_InitStruct.Pin = QSPI_CLK_Pin|QSPI_NCS_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f2e:	2500      	movs	r5, #0
    HAL_GPIO_Init(QSPI_IO2_GPIO_Port, &GPIO_InitStruct);
 8001f30:	482c      	ldr	r0, [pc, #176]	; (8001fe4 <HAL_QSPI_MspInit+0xdc>)
    __HAL_RCC_QSPI_CLK_ENABLE();
 8001f32:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001f36:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
 8001f3a:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
 8001f3e:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8001f42:	9201      	str	r2, [sp, #4]
 8001f44:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001f46:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8001f4a:	f042 0210 	orr.w	r2, r2, #16
 8001f4e:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8001f52:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8001f56:	f002 0210 	and.w	r2, r2, #16
 8001f5a:	9202      	str	r2, [sp, #8]
 8001f5c:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f5e:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8001f62:	f042 0202 	orr.w	r2, r2, #2
 8001f66:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8001f6a:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8001f6e:	f002 0202 	and.w	r2, r2, #2
 8001f72:	9203      	str	r2, [sp, #12]
 8001f74:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001f76:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8001f7a:	f042 0208 	orr.w	r2, r2, #8
 8001f7e:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8001f82:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f86:	9406      	str	r4, [sp, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001f88:	f003 0308 	and.w	r3, r3, #8
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001f8c:	9408      	str	r4, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8001f8e:	9609      	str	r6, [sp, #36]	; 0x24
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001f90:	9304      	str	r3, [sp, #16]
 8001f92:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = QSPI_IO2_Pin;
 8001f94:	2304      	movs	r3, #4
 8001f96:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(QSPI_IO2_GPIO_Port, &GPIO_InitStruct);
 8001f98:	f004 f86e 	bl	8006078 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = QSPI_CLK_Pin|QSPI_NCS_Pin;
 8001f9c:	f240 4304 	movw	r3, #1028	; 0x404
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001fa0:	a905      	add	r1, sp, #20
 8001fa2:	4811      	ldr	r0, [pc, #68]	; (8001fe8 <HAL_QSPI_MspInit+0xe0>)
    GPIO_InitStruct.Pin = QSPI_CLK_Pin|QSPI_NCS_Pin;
 8001fa4:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fa6:	9406      	str	r4, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fa8:	9507      	str	r5, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001faa:	9408      	str	r4, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8001fac:	9609      	str	r6, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001fae:	f004 f863 	bl	8006078 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = QSPI_IO0_Pin|QSPI_IO1_Pin|QSPI_IO3_Pin;
 8001fb2:	f44f 5360 	mov.w	r3, #14336	; 0x3800
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001fb6:	a905      	add	r1, sp, #20
 8001fb8:	480c      	ldr	r0, [pc, #48]	; (8001fec <HAL_QSPI_MspInit+0xe4>)
    GPIO_InitStruct.Pin = QSPI_IO0_Pin|QSPI_IO1_Pin|QSPI_IO3_Pin;
 8001fba:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fbc:	9406      	str	r4, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fbe:	9507      	str	r5, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001fc0:	9408      	str	r4, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8001fc2:	9609      	str	r6, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001fc4:	f004 f858 	bl	8006078 <HAL_GPIO_Init>

    /* QUADSPI interrupt Init */
    HAL_NVIC_SetPriority(QUADSPI_IRQn, 0, 0);
 8001fc8:	205c      	movs	r0, #92	; 0x5c
 8001fca:	462a      	mov	r2, r5
 8001fcc:	4629      	mov	r1, r5
 8001fce:	f001 fba3 	bl	8003718 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(QUADSPI_IRQn);
 8001fd2:	205c      	movs	r0, #92	; 0x5c
 8001fd4:	f001 fbe8 	bl	80037a8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }
}
 8001fd8:	b00a      	add	sp, #40	; 0x28
 8001fda:	bd70      	pop	{r4, r5, r6, pc}
 8001fdc:	52005000 	.word	0x52005000
 8001fe0:	58024400 	.word	0x58024400
 8001fe4:	58021000 	.word	0x58021000
 8001fe8:	58020400 	.word	0x58020400
 8001fec:	58020c00 	.word	0x58020c00

08001ff0 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8001ff0:	b508      	push	{r3, lr}

  /** Initialize RTC Only 
  */
  hrtc.Instance = RTC;
 8001ff2:	480a      	ldr	r0, [pc, #40]	; (800201c <MX_RTC_Init+0x2c>)
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
  hrtc.Init.AsynchPrediv = 127;
 8001ff4:	227f      	movs	r2, #127	; 0x7f
  hrtc.Instance = RTC;
 8001ff6:	4b0a      	ldr	r3, [pc, #40]	; (8002020 <MX_RTC_Init+0x30>)
  hrtc.Init.AsynchPrediv = 127;
 8001ff8:	6082      	str	r2, [r0, #8]
  hrtc.Init.SynchPrediv = 255;
 8001ffa:	22ff      	movs	r2, #255	; 0xff
  hrtc.Instance = RTC;
 8001ffc:	6003      	str	r3, [r0, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001ffe:	2300      	movs	r3, #0
  hrtc.Init.SynchPrediv = 255;
 8002000:	60c2      	str	r2, [r0, #12]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8002002:	6043      	str	r3, [r0, #4]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8002004:	6103      	str	r3, [r0, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8002006:	6183      	str	r3, [r0, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8002008:	61c3      	str	r3, [r0, #28]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 800200a:	6143      	str	r3, [r0, #20]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800200c:	f007 fdac 	bl	8009b68 <HAL_RTC_Init>
 8002010:	b118      	cbz	r0, 800201a <MX_RTC_Init+0x2a>
  {
    Error_Handler();
  }

}
 8002012:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8002016:	f7ff bf59 	b.w	8001ecc <Error_Handler>
 800201a:	bd08      	pop	{r3, pc}
 800201c:	24000e68 	.word	0x24000e68
 8002020:	58004000 	.word	0x58004000

08002024 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{

  if(rtcHandle->Instance==RTC)
 8002024:	6802      	ldr	r2, [r0, #0]
 8002026:	4b04      	ldr	r3, [pc, #16]	; (8002038 <HAL_RTC_MspInit+0x14>)
 8002028:	429a      	cmp	r2, r3
 800202a:	d104      	bne.n	8002036 <HAL_RTC_MspInit+0x12>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 800202c:	4a03      	ldr	r2, [pc, #12]	; (800203c <HAL_RTC_MspInit+0x18>)
 800202e:	6f13      	ldr	r3, [r2, #112]	; 0x70
 8002030:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002034:	6713      	str	r3, [r2, #112]	; 0x70
 8002036:	4770      	bx	lr
 8002038:	58004000 	.word	0x58004000
 800203c:	58024400 	.word	0x58024400

08002040 <SD_CheckStatus.isra.0>:
/* USER CODE BEGIN beforeFunctionSection */
/* can be used to modify / undefine following code or add new code */
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/
static DSTATUS SD_CheckStatus(BYTE lun)
 8002040:	b510      	push	{r4, lr}
{
  Stat = STA_NOINIT;
 8002042:	2301      	movs	r3, #1
 8002044:	4c05      	ldr	r4, [pc, #20]	; (800205c <SD_CheckStatus.isra.0+0x1c>)
 8002046:	7023      	strb	r3, [r4, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 8002048:	f7fe fefe 	bl	8000e48 <BSP_SD_GetCardState>
 800204c:	4623      	mov	r3, r4
 800204e:	b918      	cbnz	r0, 8002058 <SD_CheckStatus.isra.0+0x18>
  {
    Stat &= ~STA_NOINIT;
 8002050:	7822      	ldrb	r2, [r4, #0]
 8002052:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002056:	7022      	strb	r2, [r4, #0]
  }

  return Stat;
 8002058:	7818      	ldrb	r0, [r3, #0]
}
 800205a:	bd10      	pop	{r4, pc}
 800205c:	24000014 	.word	0x24000014

08002060 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 8002060:	b510      	push	{r4, lr}
  Stat = STA_NOINIT;
 8002062:	2301      	movs	r3, #1
 8002064:	4c04      	ldr	r4, [pc, #16]	; (8002078 <SD_initialize+0x18>)
 8002066:	7023      	strb	r3, [r4, #0]
#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 8002068:	f7fe feb2 	bl	8000dd0 <BSP_SD_Init>
 800206c:	b910      	cbnz	r0, 8002074 <SD_initialize+0x14>
  {
    Stat = SD_CheckStatus(lun);
 800206e:	f7ff ffe7 	bl	8002040 <SD_CheckStatus.isra.0>
 8002072:	7020      	strb	r0, [r4, #0]
  }

#else
  Stat = SD_CheckStatus(lun);
#endif
  return Stat;
 8002074:	7820      	ldrb	r0, [r4, #0]
}
 8002076:	bd10      	pop	{r4, pc}
 8002078:	24000014 	.word	0x24000014

0800207c <SD_status>:
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
  return SD_CheckStatus(lun);
 800207c:	f7ff bfe0 	b.w	8002040 <SD_CheckStatus.isra.0>

08002080 <SD_read>:
  * @param  sector: Sector address (LBA)
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8002080:	b508      	push	{r3, lr}
 8002082:	4608      	mov	r0, r1
 8002084:	4611      	mov	r1, r2
 8002086:	461a      	mov	r2, r3
  DRESULT res = RES_ERROR;

  if(BSP_SD_ReadBlocks((uint32_t*)buff,
 8002088:	f04f 33ff 	mov.w	r3, #4294967295
 800208c:	f7fe febc 	bl	8000e08 <BSP_SD_ReadBlocks>
 8002090:	b920      	cbnz	r0, 800209c <SD_read+0x1c>
  if(BSP_SD_WriteBlocks((uint32_t*)buff,
                        (uint32_t)(sector),
                        count, SD_TIMEOUT) == MSD_OK)
  {
	/* wait until the Write operation is finished */
    while(BSP_SD_GetCardState() != MSD_OK)
 8002092:	f7fe fed9 	bl	8000e48 <BSP_SD_GetCardState>
 8002096:	2800      	cmp	r0, #0
 8002098:	d1fb      	bne.n	8002092 <SD_read+0x12>
 800209a:	bd08      	pop	{r3, pc}
  DRESULT res = RES_ERROR;
 800209c:	2001      	movs	r0, #1
}
 800209e:	bd08      	pop	{r3, pc}

080020a0 <SD_ioctl>:
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
  DRESULT res = RES_ERROR;
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 80020a0:	4b12      	ldr	r3, [pc, #72]	; (80020ec <SD_ioctl+0x4c>)
{
 80020a2:	b510      	push	{r4, lr}
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 80020a4:	781b      	ldrb	r3, [r3, #0]
{
 80020a6:	b08a      	sub	sp, #40	; 0x28
 80020a8:	4614      	mov	r4, r2
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 80020aa:	07db      	lsls	r3, r3, #31
 80020ac:	d41b      	bmi.n	80020e6 <SD_ioctl+0x46>

  switch (cmd)
 80020ae:	2903      	cmp	r1, #3
 80020b0:	d803      	bhi.n	80020ba <SD_ioctl+0x1a>
 80020b2:	e8df f001 	tbb	[pc, r1]
 80020b6:	0510      	.short	0x0510
 80020b8:	120b      	.short	0x120b
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
    res = RES_OK;
    break;

  default:
    res = RES_PARERR;
 80020ba:	2004      	movs	r0, #4
  }

  return res;
}
 80020bc:	b00a      	add	sp, #40	; 0x28
 80020be:	bd10      	pop	{r4, pc}
    BSP_SD_GetCardInfo(&CardInfo);
 80020c0:	a801      	add	r0, sp, #4
 80020c2:	f7fe fecb 	bl	8000e5c <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 80020c6:	9b07      	ldr	r3, [sp, #28]
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 80020c8:	6023      	str	r3, [r4, #0]
 80020ca:	e004      	b.n	80020d6 <SD_ioctl+0x36>
    BSP_SD_GetCardInfo(&CardInfo);
 80020cc:	a801      	add	r0, sp, #4
 80020ce:	f7fe fec5 	bl	8000e5c <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 80020d2:	9b08      	ldr	r3, [sp, #32]
 80020d4:	8023      	strh	r3, [r4, #0]
    res = RES_OK;
 80020d6:	2000      	movs	r0, #0
 80020d8:	e7f0      	b.n	80020bc <SD_ioctl+0x1c>
    BSP_SD_GetCardInfo(&CardInfo);
 80020da:	a801      	add	r0, sp, #4
 80020dc:	f7fe febe 	bl	8000e5c <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 80020e0:	9b08      	ldr	r3, [sp, #32]
 80020e2:	0a5b      	lsrs	r3, r3, #9
 80020e4:	e7f0      	b.n	80020c8 <SD_ioctl+0x28>
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 80020e6:	2003      	movs	r0, #3
 80020e8:	e7e8      	b.n	80020bc <SD_ioctl+0x1c>
 80020ea:	bf00      	nop
 80020ec:	24000014 	.word	0x24000014

080020f0 <SD_write>:
{
 80020f0:	b508      	push	{r3, lr}
 80020f2:	4608      	mov	r0, r1
 80020f4:	4611      	mov	r1, r2
 80020f6:	461a      	mov	r2, r3
  if(BSP_SD_WriteBlocks((uint32_t*)buff,
 80020f8:	f04f 33ff 	mov.w	r3, #4294967295
 80020fc:	f7fe fe94 	bl	8000e28 <BSP_SD_WriteBlocks>
 8002100:	b920      	cbnz	r0, 800210c <SD_write+0x1c>
    while(BSP_SD_GetCardState() != MSD_OK)
 8002102:	f7fe fea1 	bl	8000e48 <BSP_SD_GetCardState>
 8002106:	2800      	cmp	r0, #0
 8002108:	d1fb      	bne.n	8002102 <SD_write+0x12>
 800210a:	bd08      	pop	{r3, pc}
  DRESULT res = RES_ERROR;
 800210c:	2001      	movs	r0, #1
}
 800210e:	bd08      	pop	{r3, pc}

08002110 <HAL_SD_MspInit>:
//    Error_Handler();
  }
}

void HAL_SD_MspInit(SD_HandleTypeDef* sdHandle)
{
 8002110:	b570      	push	{r4, r5, r6, lr}
 8002112:	b088      	sub	sp, #32
 8002114:	4604      	mov	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002116:	2214      	movs	r2, #20
 8002118:	2100      	movs	r1, #0
 800211a:	a803      	add	r0, sp, #12
 800211c:	f010 fa1c 	bl	8012558 <memset>
  if(sdHandle->Instance==SDMMC1)
 8002120:	6822      	ldr	r2, [r4, #0]
 8002122:	4b26      	ldr	r3, [pc, #152]	; (80021bc <HAL_SD_MspInit+0xac>)
 8002124:	429a      	cmp	r2, r3
 8002126:	d146      	bne.n	80021b6 <HAL_SD_MspInit+0xa6>
  {
  /* USER CODE BEGIN SDMMC1_MspInit 0 */

  /* USER CODE END SDMMC1_MspInit 0 */
    /* SDMMC1 clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 8002128:	4b25      	ldr	r3, [pc, #148]	; (80021c0 <HAL_SD_MspInit+0xb0>)
    */
    GPIO_InitStruct.Pin = SD_D0_Pin|SD_D1_Pin|SD_D2_Pin|SD_D3_Pin|SD_CK_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 800212a:	250c      	movs	r5, #12
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800212c:	2402      	movs	r4, #2
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800212e:	2603      	movs	r6, #3
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 8002130:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002134:	eb0d 0105 	add.w	r1, sp, r5
 8002138:	4822      	ldr	r0, [pc, #136]	; (80021c4 <HAL_SD_MspInit+0xb4>)
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 800213a:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800213e:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
 8002142:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
 8002146:	f402 3280 	and.w	r2, r2, #65536	; 0x10000
 800214a:	9200      	str	r2, [sp, #0]
 800214c:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800214e:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8002152:	f042 0204 	orr.w	r2, r2, #4
 8002156:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 800215a:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800215e:	f002 0204 	and.w	r2, r2, #4
 8002162:	9201      	str	r2, [sp, #4]
 8002164:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002166:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800216a:	f042 0208 	orr.w	r2, r2, #8
 800216e:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8002172:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002176:	9404      	str	r4, [sp, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002178:	f003 0308 	and.w	r3, r3, #8
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800217c:	9606      	str	r6, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 800217e:	9507      	str	r5, [sp, #28]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002180:	9302      	str	r3, [sp, #8]
 8002182:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = SD_D0_Pin|SD_D1_Pin|SD_D2_Pin|SD_D3_Pin|SD_CK_Pin;
 8002184:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8002188:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800218a:	f003 ff75 	bl	8006078 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SD_CMD_Pin;
 800218e:	2304      	movs	r3, #4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002190:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002192:	2400      	movs	r4, #0
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
    HAL_GPIO_Init(SD_CMD_GPIO_Port, &GPIO_InitStruct);
 8002194:	eb0d 0105 	add.w	r1, sp, r5
 8002198:	480b      	ldr	r0, [pc, #44]	; (80021c8 <HAL_SD_MspInit+0xb8>)
    GPIO_InitStruct.Pin = SD_CMD_Pin;
 800219a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800219c:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800219e:	9606      	str	r6, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 80021a0:	9507      	str	r5, [sp, #28]
    HAL_GPIO_Init(SD_CMD_GPIO_Port, &GPIO_InitStruct);
 80021a2:	f003 ff69 	bl	8006078 <HAL_GPIO_Init>

    /* SDMMC1 interrupt Init */
    HAL_NVIC_SetPriority(SDMMC1_IRQn, 0, 0);
 80021a6:	2031      	movs	r0, #49	; 0x31
 80021a8:	4622      	mov	r2, r4
 80021aa:	4621      	mov	r1, r4
 80021ac:	f001 fab4 	bl	8003718 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDMMC1_IRQn);
 80021b0:	2031      	movs	r0, #49	; 0x31
 80021b2:	f001 faf9 	bl	80037a8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDMMC1_MspInit 1 */

  /* USER CODE END SDMMC1_MspInit 1 */
  }
}
 80021b6:	b008      	add	sp, #32
 80021b8:	bd70      	pop	{r4, r5, r6, pc}
 80021ba:	bf00      	nop
 80021bc:	52007000 	.word	0x52007000
 80021c0:	58024400 	.word	0x58024400
 80021c4:	58020800 	.word	0x58020800
 80021c8:	58020c00 	.word	0x58020c00

080021cc <MX_SPI1_Init>:
DMA_HandleTypeDef hdma_spi4_rx;
DMA_HandleTypeDef hdma_spi4_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80021cc:	b508      	push	{r3, lr}
  hspi1.Instance = SPI1;
 80021ce:	4815      	ldr	r0, [pc, #84]	; (8002224 <MX_SPI1_Init+0x58>)
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80021d0:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80021d4:	4914      	ldr	r1, [pc, #80]	; (8002228 <MX_SPI1_Init+0x5c>)
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80021d6:	2207      	movs	r2, #7
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80021d8:	e880 000a 	stmia.w	r0, {r1, r3}
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;    // SPI_PHASE_2EDGE
  hspi1.Init.NSS = SPI_NSS_SOFT;     // SPI_NSS_HARD_OUTPUT
 80021dc:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80021e0:	2300      	movs	r3, #0
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80021e2:	60c2      	str	r2, [r0, #12]
  hspi1.Init.NSS = SPI_NSS_SOFT;     // SPI_NSS_HARD_OUTPUT
 80021e4:	6181      	str	r1, [r0, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80021e6:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  hspi1.Init.CRCPolynomial = 7;
 80021ea:	62c2      	str	r2, [r0, #44]	; 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80021ec:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80021f0:	6083      	str	r3, [r0, #8]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80021f2:	6103      	str	r3, [r0, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;    // SPI_PHASE_2EDGE
 80021f4:	6143      	str	r3, [r0, #20]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80021f6:	61c1      	str	r1, [r0, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80021f8:	6203      	str	r3, [r0, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80021fa:	6243      	str	r3, [r0, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80021fc:	6283      	str	r3, [r0, #40]	; 0x28
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80021fe:	6342      	str	r2, [r0, #52]	; 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8002200:	6383      	str	r3, [r0, #56]	; 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8002202:	63c3      	str	r3, [r0, #60]	; 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8002204:	6403      	str	r3, [r0, #64]	; 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8002206:	6443      	str	r3, [r0, #68]	; 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8002208:	6483      	str	r3, [r0, #72]	; 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 800220a:	64c3      	str	r3, [r0, #76]	; 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 800220c:	6503      	str	r3, [r0, #80]	; 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 800220e:	6543      	str	r3, [r0, #84]	; 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8002210:	6583      	str	r3, [r0, #88]	; 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002212:	f008 fd6b 	bl	800acec <HAL_SPI_Init>
 8002216:	b118      	cbz	r0, 8002220 <MX_SPI1_Init+0x54>
  {
    Error_Handler();
  }
}
 8002218:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 800221c:	f7ff be56 	b.w	8001ecc <Error_Handler>
 8002220:	bd08      	pop	{r3, pc}
 8002222:	bf00      	nop
 8002224:	24001080 	.word	0x24001080
 8002228:	40013000 	.word	0x40013000

0800222c <MX_SPI4_Init>:

/* SPI4 init function */
void MX_SPI4_Init(void)
{
 800222c:	b508      	push	{r3, lr}
  hspi4.Instance = SPI4;
 800222e:	4815      	ldr	r0, [pc, #84]	; (8002284 <MX_SPI4_Init+0x58>)
  hspi4.Init.Mode = SPI_MODE_MASTER;
 8002230:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002234:	4914      	ldr	r1, [pc, #80]	; (8002288 <MX_SPI4_Init+0x5c>)
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 8002236:	2207      	movs	r2, #7
  hspi4.Init.Mode = SPI_MODE_MASTER;
 8002238:	e880 000a 	stmia.w	r0, {r1, r3}
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;    // SPI_PHASE_2EDGE
  hspi4.Init.NSS = SPI_NSS_SOFT;     // SPI_NSS_HARD_OUTPUT
 800223c:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 8002240:	2300      	movs	r3, #0
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 8002242:	60c2      	str	r2, [r0, #12]
  hspi4.Init.NSS = SPI_NSS_SOFT;     // SPI_NSS_HARD_OUTPUT
 8002244:	6181      	str	r1, [r0, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8002246:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  hspi4.Init.CRCPolynomial = 7;
 800224a:	62c2      	str	r2, [r0, #44]	; 0x2c
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800224c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 8002250:	6083      	str	r3, [r0, #8]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002252:	6103      	str	r3, [r0, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;    // SPI_PHASE_2EDGE
 8002254:	6143      	str	r3, [r0, #20]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8002256:	61c1      	str	r1, [r0, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002258:	6203      	str	r3, [r0, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 800225a:	6243      	str	r3, [r0, #36]	; 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800225c:	6283      	str	r3, [r0, #40]	; 0x28
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800225e:	6342      	str	r2, [r0, #52]	; 0x34
  hspi4.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8002260:	6383      	str	r3, [r0, #56]	; 0x38
  hspi4.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8002262:	63c3      	str	r3, [r0, #60]	; 0x3c
  hspi4.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8002264:	6403      	str	r3, [r0, #64]	; 0x40
  hspi4.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8002266:	6443      	str	r3, [r0, #68]	; 0x44
  hspi4.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8002268:	6483      	str	r3, [r0, #72]	; 0x48
  hspi4.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 800226a:	64c3      	str	r3, [r0, #76]	; 0x4c
  hspi4.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 800226c:	6503      	str	r3, [r0, #80]	; 0x50
  hspi4.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 800226e:	6543      	str	r3, [r0, #84]	; 0x54
  hspi4.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8002270:	6583      	str	r3, [r0, #88]	; 0x58
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 8002272:	f008 fd3b 	bl	800acec <HAL_SPI_Init>
 8002276:	b118      	cbz	r0, 8002280 <MX_SPI4_Init+0x54>
  {
    Error_Handler();
  }
}
 8002278:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 800227c:	f7ff be26 	b.w	8001ecc <Error_Handler>
 8002280:	bd08      	pop	{r3, pc}
 8002282:	bf00      	nop
 8002284:	24000ff8 	.word	0x24000ff8
 8002288:	40013400 	.word	0x40013400

0800228c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800228c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800228e:	b091      	sub	sp, #68	; 0x44
 8002290:	4606      	mov	r6, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002292:	2214      	movs	r2, #20
 8002294:	2100      	movs	r1, #0
 8002296:	a80b      	add	r0, sp, #44	; 0x2c
 8002298:	f010 f95e 	bl	8012558 <memset>
  HAL_DMA_MuxSyncConfigTypeDef pSyncConfig= {0};
 800229c:	2210      	movs	r2, #16
 800229e:	2100      	movs	r1, #0
 80022a0:	a807      	add	r0, sp, #28
 80022a2:	f010 f959 	bl	8012558 <memset>
  if(spiHandle->Instance==SPI1)
 80022a6:	6833      	ldr	r3, [r6, #0]
 80022a8:	4a92      	ldr	r2, [pc, #584]	; (80024f4 <HAL_SPI_MspInit+0x268>)
 80022aa:	4293      	cmp	r3, r2
 80022ac:	f040 809a 	bne.w	80023e4 <HAL_SPI_MspInit+0x158>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */
  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80022b0:	4b91      	ldr	r3, [pc, #580]	; (80024f8 <HAL_SPI_MspInit+0x26c>)
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PD7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022b2:	2502      	movs	r5, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022b4:	2703      	movs	r7, #3
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80022b6:	2405      	movs	r4, #5
    __HAL_RCC_SPI1_CLK_ENABLE();
 80022b8:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022bc:	a90b      	add	r1, sp, #44	; 0x2c
 80022be:	488f      	ldr	r0, [pc, #572]	; (80024fc <HAL_SPI_MspInit+0x270>)
    __HAL_RCC_SPI1_CLK_ENABLE();
 80022c0:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80022c4:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
 80022c8:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
 80022cc:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 80022d0:	9200      	str	r2, [sp, #0]
 80022d2:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_DMA1_CLK_ENABLE();
 80022d4:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 80022d8:	f042 0201 	orr.w	r2, r2, #1
 80022dc:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
 80022e0:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 80022e4:	f002 0201 	and.w	r2, r2, #1
 80022e8:	9201      	str	r2, [sp, #4]
 80022ea:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022ec:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80022f0:	f042 0201 	orr.w	r2, r2, #1
 80022f4:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 80022f8:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80022fc:	f002 0201 	and.w	r2, r2, #1
 8002300:	9202      	str	r2, [sp, #8]
 8002302:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002304:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8002308:	f042 0208 	orr.w	r2, r2, #8
 800230c:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8002310:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002314:	950c      	str	r5, [sp, #48]	; 0x30
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002316:	f003 0308 	and.w	r3, r3, #8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800231a:	940f      	str	r4, [sp, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800231c:	970e      	str	r7, [sp, #56]	; 0x38
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800231e:	9303      	str	r3, [sp, #12]
 8002320:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8002322:	2360      	movs	r3, #96	; 0x60
 8002324:	930b      	str	r3, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002326:	f003 fea7 	bl	8006078 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800232a:	2380      	movs	r3, #128	; 0x80
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800232c:	950c      	str	r5, [sp, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800232e:	2500      	movs	r5, #0
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002330:	4873      	ldr	r0, [pc, #460]	; (8002500 <HAL_SPI_MspInit+0x274>)
 8002332:	a90b      	add	r1, sp, #44	; 0x2c
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002334:	930b      	str	r3, [sp, #44]	; 0x2c
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002336:	940f      	str	r4, [sp, #60]	; 0x3c
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002338:	950d      	str	r5, [sp, #52]	; 0x34

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Stream0;
 800233a:	4c72      	ldr	r4, [pc, #456]	; (8002504 <HAL_SPI_MspInit+0x278>)
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800233c:	970e      	str	r7, [sp, #56]	; 0x38
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800233e:	f003 fe9b 	bl	8006078 <HAL_GPIO_Init>
    hdma_spi1_tx.Init.Request = DMA_REQUEST_SPI1_TX;
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002342:	4871      	ldr	r0, [pc, #452]	; (8002508 <HAL_SPI_MspInit+0x27c>)
 8002344:	2326      	movs	r3, #38	; 0x26
 8002346:	f04f 0e40 	mov.w	lr, #64	; 0x40
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800234a:	60e5      	str	r5, [r4, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800234c:	6165      	str	r5, [r4, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800234e:	61a5      	str	r5, [r4, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8002350:	61e5      	str	r5, [r4, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002352:	6225      	str	r5, [r4, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
    hdma_spi1_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8002354:	62a7      	str	r7, [r4, #40]	; 0x28
    hdma_spi1_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 8002356:	62e5      	str	r5, [r4, #44]	; 0x2c
    hdma_spi1_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8002358:	6325      	str	r5, [r4, #48]	; 0x30
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800235a:	e884 4009 	stmia.w	r4, {r0, r3, lr}
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800235e:	f44f 6380 	mov.w	r3, #1024	; 0x400
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8002362:	4620      	mov	r0, r4
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002364:	6123      	str	r3, [r4, #16]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8002366:	2304      	movs	r3, #4
 8002368:	6263      	str	r3, [r4, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 800236a:	f001 fd6f 	bl	8003e4c <HAL_DMA_Init>
 800236e:	b108      	cbz	r0, 8002374 <HAL_SPI_MspInit+0xe8>
    {
      Error_Handler();
 8002370:	f7ff fdac 	bl	8001ecc <Error_Handler>
//    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);

    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Stream1;
 8002374:	4d65      	ldr	r5, [pc, #404]	; (800250c <HAL_SPI_MspInit+0x280>)
    hdma_spi1_rx.Init.Request = DMA_REQUEST_SPI1_RX;
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002376:	2700      	movs	r7, #0
 8002378:	2325      	movs	r3, #37	; 0x25
 800237a:	4965      	ldr	r1, [pc, #404]	; (8002510 <HAL_SPI_MspInit+0x284>)
    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 800237c:	67b4      	str	r4, [r6, #120]	; 0x78
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
    hdma_spi1_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
    hdma_spi1_tx.Init.MemBurst = DMA_MBURST_SINGLE;
    hdma_spi1_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 800237e:	4628      	mov	r0, r5
    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 8002380:	63a6      	str	r6, [r4, #56]	; 0x38
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002382:	60ef      	str	r7, [r5, #12]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002384:	616f      	str	r7, [r5, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002386:	61af      	str	r7, [r5, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8002388:	61ef      	str	r7, [r5, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800238a:	622f      	str	r7, [r5, #32]
    hdma_spi1_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 800238c:	62e7      	str	r7, [r4, #44]	; 0x2c
    hdma_spi1_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 800238e:	6327      	str	r7, [r4, #48]	; 0x30
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002390:	e885 008a 	stmia.w	r5, {r1, r3, r7}
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002394:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002398:	612b      	str	r3, [r5, #16]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800239a:	2304      	movs	r3, #4
 800239c:	626b      	str	r3, [r5, #36]	; 0x24
    hdma_spi1_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 800239e:	2303      	movs	r3, #3
 80023a0:	62a3      	str	r3, [r4, #40]	; 0x28
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 80023a2:	f001 fd53 	bl	8003e4c <HAL_DMA_Init>
 80023a6:	b108      	cbz	r0, 80023ac <HAL_SPI_MspInit+0x120>
    {
      Error_Handler();
 80023a8:	f7ff fd90 	bl	8001ecc <Error_Handler>
    }

    pSyncConfig.SyncSignalID = HAL_DMAMUX1_SYNC_EXTI0;
 80023ac:	2306      	movs	r3, #6
    pSyncConfig.SyncPolarity = HAL_DMAMUX_SYNC_NO_EVENT;
    pSyncConfig.SyncEnable = DISABLE;
    pSyncConfig.EventEnable = DISABLE;
    pSyncConfig.RequestNumber = 1;
    if (HAL_DMAEx_ConfigMuxSync(&hdma_spi1_rx, &pSyncConfig) != HAL_OK)
 80023ae:	a907      	add	r1, sp, #28
 80023b0:	4856      	ldr	r0, [pc, #344]	; (800250c <HAL_SPI_MspInit+0x280>)
    pSyncConfig.SyncSignalID = HAL_DMAMUX1_SYNC_EXTI0;
 80023b2:	9307      	str	r3, [sp, #28]
    pSyncConfig.RequestNumber = 1;
 80023b4:	2301      	movs	r3, #1
    pSyncConfig.SyncPolarity = HAL_DMAMUX_SYNC_NO_EVENT;
 80023b6:	9708      	str	r7, [sp, #32]
    pSyncConfig.SyncEnable = DISABLE;
 80023b8:	f88d 7024 	strb.w	r7, [sp, #36]	; 0x24
    pSyncConfig.EventEnable = DISABLE;
 80023bc:	f88d 7025 	strb.w	r7, [sp, #37]	; 0x25
    pSyncConfig.RequestNumber = 1;
 80023c0:	930a      	str	r3, [sp, #40]	; 0x28
    if (HAL_DMAEx_ConfigMuxSync(&hdma_spi1_rx, &pSyncConfig) != HAL_OK)
 80023c2:	f002 f8e3 	bl	800458c <HAL_DMAEx_ConfigMuxSync>
 80023c6:	b108      	cbz	r0, 80023cc <HAL_SPI_MspInit+0x140>
    {
      Error_Handler();
 80023c8:	f7ff fd80 	bl	8001ecc <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi1_rx);

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 80023cc:	2200      	movs	r2, #0
 80023ce:	2023      	movs	r0, #35	; 0x23
    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi1_rx);
 80023d0:	67f5      	str	r5, [r6, #124]	; 0x7c
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 80023d2:	4611      	mov	r1, r2
    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi1_rx);
 80023d4:	63ae      	str	r6, [r5, #56]	; 0x38
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 80023d6:	f001 f99f 	bl	8003718 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 80023da:	2023      	movs	r0, #35	; 0x23

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi4_tx);

    /* SPI4 interrupt Init */
    HAL_NVIC_SetPriority(SPI4_IRQn, 0, 0);
    HAL_NVIC_EnableIRQ(SPI4_IRQn);
 80023dc:	f001 f9e4 	bl	80037a8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }
}
 80023e0:	b011      	add	sp, #68	; 0x44
 80023e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
  else if(spiHandle->Instance==SPI4)
 80023e4:	4a4b      	ldr	r2, [pc, #300]	; (8002514 <HAL_SPI_MspInit+0x288>)
 80023e6:	4293      	cmp	r3, r2
 80023e8:	d1fa      	bne.n	80023e0 <HAL_SPI_MspInit+0x154>
    __HAL_RCC_SPI4_CLK_ENABLE();
 80023ea:	4b43      	ldr	r3, [pc, #268]	; (80024f8 <HAL_SPI_MspInit+0x26c>)
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023ec:	2703      	movs	r7, #3
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80023ee:	a90b      	add	r1, sp, #44	; 0x2c
 80023f0:	4849      	ldr	r0, [pc, #292]	; (8002518 <HAL_SPI_MspInit+0x28c>)
    __HAL_RCC_SPI4_CLK_ENABLE();
 80023f2:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
    hdma_spi4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80023f6:	2500      	movs	r5, #0
    hdma_spi4_rx.Instance = DMA1_Stream2;
 80023f8:	4c48      	ldr	r4, [pc, #288]	; (800251c <HAL_SPI_MspInit+0x290>)
    __HAL_RCC_SPI4_CLK_ENABLE();
 80023fa:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80023fe:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
 8002402:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
 8002406:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 800240a:	9204      	str	r2, [sp, #16]
 800240c:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_DMA1_CLK_ENABLE();
 800240e:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 8002412:	f042 0201 	orr.w	r2, r2, #1
 8002416:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
 800241a:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 800241e:	f002 0201 	and.w	r2, r2, #1
 8002422:	9205      	str	r2, [sp, #20]
 8002424:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002426:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800242a:	f042 0210 	orr.w	r2, r2, #16
 800242e:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8002432:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002436:	970e      	str	r7, [sp, #56]	; 0x38
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002438:	f003 0310 	and.w	r3, r3, #16
 800243c:	9306      	str	r3, [sp, #24]
 800243e:	9b06      	ldr	r3, [sp, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14;
 8002440:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 8002444:	930b      	str	r3, [sp, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002446:	2302      	movs	r3, #2
 8002448:	930c      	str	r3, [sp, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 800244a:	2305      	movs	r3, #5
 800244c:	930f      	str	r3, [sp, #60]	; 0x3c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800244e:	f003 fe13 	bl	8006078 <HAL_GPIO_Init>
    hdma_spi4_rx.Init.Request = DMA_REQUEST_SPI4_RX;
 8002452:	4a33      	ldr	r2, [pc, #204]	; (8002520 <HAL_SPI_MspInit+0x294>)
 8002454:	2353      	movs	r3, #83	; 0x53
    if (HAL_DMA_Init(&hdma_spi4_rx) != HAL_OK)
 8002456:	4620      	mov	r0, r4
    hdma_spi4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002458:	60a5      	str	r5, [r4, #8]
    hdma_spi4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800245a:	60e5      	str	r5, [r4, #12]
    hdma_spi4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800245c:	6165      	str	r5, [r4, #20]
    hdma_spi4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800245e:	61a5      	str	r5, [r4, #24]
    hdma_spi4_rx.Init.Mode = DMA_NORMAL;
 8002460:	61e5      	str	r5, [r4, #28]
    hdma_spi4_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002462:	6225      	str	r5, [r4, #32]
    hdma_spi4_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8002464:	62a7      	str	r7, [r4, #40]	; 0x28
 8002466:	462f      	mov	r7, r5
    hdma_spi4_rx.Init.MemBurst = DMA_MBURST_SINGLE;
 8002468:	62e5      	str	r5, [r4, #44]	; 0x2c
    hdma_spi4_rx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 800246a:	6325      	str	r5, [r4, #48]	; 0x30
 800246c:	4625      	mov	r5, r4
    hdma_spi4_rx.Init.Request = DMA_REQUEST_SPI4_RX;
 800246e:	e884 000c 	stmia.w	r4, {r2, r3}
    hdma_spi4_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002472:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002476:	6123      	str	r3, [r4, #16]
    hdma_spi4_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8002478:	2304      	movs	r3, #4
 800247a:	6263      	str	r3, [r4, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi4_rx) != HAL_OK)
 800247c:	f001 fce6 	bl	8003e4c <HAL_DMA_Init>
 8002480:	b108      	cbz	r0, 8002486 <HAL_SPI_MspInit+0x1fa>
      Error_Handler();
 8002482:	f7ff fd23 	bl	8001ecc <Error_Handler>
    pSyncConfig.SyncSignalID = HAL_DMAMUX1_SYNC_EXTI0;
 8002486:	2306      	movs	r3, #6
    if (HAL_DMAEx_ConfigMuxSync(&hdma_spi4_rx, &pSyncConfig) != HAL_OK)
 8002488:	a907      	add	r1, sp, #28
 800248a:	4824      	ldr	r0, [pc, #144]	; (800251c <HAL_SPI_MspInit+0x290>)
    pSyncConfig.SyncSignalID = HAL_DMAMUX1_SYNC_EXTI0;
 800248c:	9307      	str	r3, [sp, #28]
    pSyncConfig.RequestNumber = 1;
 800248e:	2301      	movs	r3, #1
    pSyncConfig.SyncPolarity = HAL_DMAMUX_SYNC_NO_EVENT;
 8002490:	9708      	str	r7, [sp, #32]
    pSyncConfig.SyncEnable = DISABLE;
 8002492:	f88d 7024 	strb.w	r7, [sp, #36]	; 0x24
    pSyncConfig.EventEnable = DISABLE;
 8002496:	f88d 7025 	strb.w	r7, [sp, #37]	; 0x25
    pSyncConfig.RequestNumber = 1;
 800249a:	930a      	str	r3, [sp, #40]	; 0x28
    if (HAL_DMAEx_ConfigMuxSync(&hdma_spi4_rx, &pSyncConfig) != HAL_OK)
 800249c:	f002 f876 	bl	800458c <HAL_DMAEx_ConfigMuxSync>
 80024a0:	b108      	cbz	r0, 80024a6 <HAL_SPI_MspInit+0x21a>
      Error_Handler();
 80024a2:	f7ff fd13 	bl	8001ecc <Error_Handler>
    hdma_spi4_tx.Instance = DMA1_Stream3;
 80024a6:	4c1f      	ldr	r4, [pc, #124]	; (8002524 <HAL_SPI_MspInit+0x298>)
    hdma_spi4_tx.Init.MemInc = DMA_MINC_ENABLE;
 80024a8:	f44f 6280 	mov.w	r2, #1024	; 0x400
    hdma_spi4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80024ac:	4b1e      	ldr	r3, [pc, #120]	; (8002528 <HAL_SPI_MspInit+0x29c>)
 80024ae:	2754      	movs	r7, #84	; 0x54
 80024b0:	f04f 0e40 	mov.w	lr, #64	; 0x40
    hdma_spi4_tx.Init.MemInc = DMA_MINC_ENABLE;
 80024b4:	6122      	str	r2, [r4, #16]
    hdma_spi4_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80024b6:	2204      	movs	r2, #4
    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi4_rx);
 80024b8:	67f5      	str	r5, [r6, #124]	; 0x7c
    if (HAL_DMA_Init(&hdma_spi4_tx) != HAL_OK)
 80024ba:	4620      	mov	r0, r4
    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi4_rx);
 80024bc:	63ae      	str	r6, [r5, #56]	; 0x38
    hdma_spi4_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80024be:	6262      	str	r2, [r4, #36]	; 0x24
    hdma_spi4_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80024c0:	2203      	movs	r2, #3
    hdma_spi4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80024c2:	e884 4088 	stmia.w	r4, {r3, r7, lr}
    hdma_spi4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80024c6:	2300      	movs	r3, #0
    hdma_spi4_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80024c8:	62aa      	str	r2, [r5, #40]	; 0x28
    hdma_spi4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80024ca:	60e3      	str	r3, [r4, #12]
    hdma_spi4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80024cc:	6163      	str	r3, [r4, #20]
    hdma_spi4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80024ce:	61a3      	str	r3, [r4, #24]
    hdma_spi4_tx.Init.Mode = DMA_NORMAL;
 80024d0:	61e3      	str	r3, [r4, #28]
    hdma_spi4_tx.Init.Priority = DMA_PRIORITY_LOW;
 80024d2:	6223      	str	r3, [r4, #32]
    hdma_spi4_rx.Init.MemBurst = DMA_MBURST_SINGLE;
 80024d4:	62eb      	str	r3, [r5, #44]	; 0x2c
    hdma_spi4_rx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 80024d6:	632b      	str	r3, [r5, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_spi4_tx) != HAL_OK)
 80024d8:	f001 fcb8 	bl	8003e4c <HAL_DMA_Init>
 80024dc:	b108      	cbz	r0, 80024e2 <HAL_SPI_MspInit+0x256>
      Error_Handler();
 80024de:	f7ff fcf5 	bl	8001ecc <Error_Handler>
    HAL_NVIC_SetPriority(SPI4_IRQn, 0, 0);
 80024e2:	2200      	movs	r2, #0
 80024e4:	2054      	movs	r0, #84	; 0x54
    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi4_tx);
 80024e6:	67b4      	str	r4, [r6, #120]	; 0x78
    HAL_NVIC_SetPriority(SPI4_IRQn, 0, 0);
 80024e8:	4611      	mov	r1, r2
    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi4_tx);
 80024ea:	63a6      	str	r6, [r4, #56]	; 0x38
    HAL_NVIC_SetPriority(SPI4_IRQn, 0, 0);
 80024ec:	f001 f914 	bl	8003718 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI4_IRQn);
 80024f0:	2054      	movs	r0, #84	; 0x54
 80024f2:	e773      	b.n	80023dc <HAL_SPI_MspInit+0x150>
 80024f4:	40013000 	.word	0x40013000
 80024f8:	58024400 	.word	0x58024400
 80024fc:	58020000 	.word	0x58020000
 8002500:	58020c00 	.word	0x58020c00
 8002504:	24001180 	.word	0x24001180
 8002508:	40020010 	.word	0x40020010
 800250c:	24001108 	.word	0x24001108
 8002510:	40020028 	.word	0x40020028
 8002514:	40013400 	.word	0x40013400
 8002518:	58021000 	.word	0x58021000
 800251c:	24000f08 	.word	0x24000f08
 8002520:	40020040 	.word	0x40020040
 8002524:	24000f80 	.word	0x24000f80
 8002528:	40020058 	.word	0x40020058

0800252c <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800252c:	4b1c      	ldr	r3, [pc, #112]	; (80025a0 <HAL_MspInit+0x74>)
{
 800252e:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002530:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* PVD_AVD_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PVD_AVD_IRQn, 0, 0);
 8002534:	2001      	movs	r0, #1
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002536:	f042 0202 	orr.w	r2, r2, #2
 800253a:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
  HAL_NVIC_SetPriority(PVD_AVD_IRQn, 0, 0);
 800253e:	2200      	movs	r2, #0
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002540:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
  HAL_NVIC_SetPriority(PVD_AVD_IRQn, 0, 0);
 8002544:	4611      	mov	r1, r2
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002546:	f003 0302 	and.w	r3, r3, #2
 800254a:	9301      	str	r3, [sp, #4]
 800254c:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(PVD_AVD_IRQn, 0, 0);
 800254e:	f001 f8e3 	bl	8003718 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(PVD_AVD_IRQn);
 8002552:	2001      	movs	r0, #1
 8002554:	f001 f928 	bl	80037a8 <HAL_NVIC_EnableIRQ>
  /* FLASH_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(FLASH_IRQn, 0, 0);
 8002558:	2200      	movs	r2, #0
 800255a:	2004      	movs	r0, #4
 800255c:	4611      	mov	r1, r2
 800255e:	f001 f8db 	bl	8003718 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(FLASH_IRQn);
 8002562:	2004      	movs	r0, #4
 8002564:	f001 f920 	bl	80037a8 <HAL_NVIC_EnableIRQ>
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 8002568:	2200      	movs	r2, #0
 800256a:	2005      	movs	r0, #5
 800256c:	4611      	mov	r1, r2
 800256e:	f001 f8d3 	bl	8003718 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8002572:	2005      	movs	r0, #5
 8002574:	f001 f918 	bl	80037a8 <HAL_NVIC_EnableIRQ>
  /* FPU_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(FPU_IRQn, 0, 0);
 8002578:	2200      	movs	r2, #0
 800257a:	2051      	movs	r0, #81	; 0x51
 800257c:	4611      	mov	r1, r2
 800257e:	f001 f8cb 	bl	8003718 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(FPU_IRQn);
 8002582:	2051      	movs	r0, #81	; 0x51
 8002584:	f001 f910 	bl	80037a8 <HAL_NVIC_EnableIRQ>
  /* HSEM1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(HSEM1_IRQn, 0, 0);
 8002588:	2200      	movs	r2, #0
 800258a:	207d      	movs	r0, #125	; 0x7d
 800258c:	4611      	mov	r1, r2
 800258e:	f001 f8c3 	bl	8003718 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(HSEM1_IRQn);
 8002592:	207d      	movs	r0, #125	; 0x7d
 8002594:	f001 f908 	bl	80037a8 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002598:	b003      	add	sp, #12
 800259a:	f85d fb04 	ldr.w	pc, [sp], #4
 800259e:	bf00      	nop
 80025a0:	58024400 	.word	0x58024400

080025a4 <NMI_Handler>:
 80025a4:	4770      	bx	lr

080025a6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80025a6:	e7fe      	b.n	80025a6 <HardFault_Handler>

080025a8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80025a8:	e7fe      	b.n	80025a8 <MemManage_Handler>

080025aa <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80025aa:	e7fe      	b.n	80025aa <BusFault_Handler>

080025ac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80025ac:	e7fe      	b.n	80025ac <UsageFault_Handler>

080025ae <SVC_Handler>:
 80025ae:	4770      	bx	lr

080025b0 <DebugMon_Handler>:
 80025b0:	4770      	bx	lr

080025b2 <PendSV_Handler>:
 80025b2:	4770      	bx	lr

080025b4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80025b4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80025b6:	f001 f857 	bl	8003668 <HAL_IncTick>
  HAL_IncTicks(); // main.c
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80025ba:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_IncTicks(); // main.c
 80025be:	f7ff ba67 	b.w	8001a90 <HAL_IncTicks>

080025c2 <PVD_AVD_IRQHandler>:
void PVD_AVD_IRQHandler(void)
{
  /* USER CODE BEGIN PVD_AVD_IRQn 0 */

  /* USER CODE END PVD_AVD_IRQn 0 */
  HAL_PWREx_PVD_AVD_IRQHandler();
 80025c2:	f005 bb81 	b.w	8007cc8 <HAL_PWREx_PVD_AVD_IRQHandler>

080025c6 <FLASH_IRQHandler>:
void FLASH_IRQHandler(void)
{
  /* USER CODE BEGIN FLASH_IRQn 0 */

  /* USER CODE END FLASH_IRQn 0 */
  HAL_FLASH_IRQHandler();
 80025c6:	f003 bc11 	b.w	8005dec <HAL_FLASH_IRQHandler>

080025ca <RCC_IRQHandler>:
 80025ca:	4770      	bx	lr

080025cc <EXTI0_IRQHandler>:
  /* USER CODE BEGIN EXTI0_IRQn 0 */
  // INTRN1 PA0 Ethernet 1
//  dmc_puts("INTRN1\n");

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 80025cc:	2001      	movs	r0, #1
 80025ce:	f003 bee5 	b.w	800639c <HAL_GPIO_EXTI_IRQHandler>

080025d2 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80025d2:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */
  // INTRN2 PD9 Ethernet 2
//  dmc_puts("INTRN2\n");

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 80025d4:	f44f 7080 	mov.w	r0, #256	; 0x100
 80025d8:	f003 fee0 	bl	800639c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 80025dc:	f44f 7000 	mov.w	r0, #512	; 0x200
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80025e0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 80025e4:	f003 beda 	b.w	800639c <HAL_GPIO_EXTI_IRQHandler>

080025e8 <EXTI3_IRQHandler>:
void EXTI3_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 80025e8:	2008      	movs	r0, #8
 80025ea:	f003 bed7 	b.w	800639c <HAL_GPIO_EXTI_IRQHandler>
	...

080025f0 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 80025f0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */
  // SPI1_TX  DMA1 Stream 0 Memory To Peripheral  Byte/Byte   D2

//  dmc_puts("SPI1TX\n");
  set_dma_tx_ended(&KSZ8851_interface_0);
 80025f2:	4804      	ldr	r0, [pc, #16]	; (8002604 <DMA1_Stream0_IRQHandler+0x14>)
 80025f4:	f000 fee9 	bl	80033ca <set_dma_tx_ended>

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 80025f8:	4803      	ldr	r0, [pc, #12]	; (8002608 <DMA1_Stream0_IRQHandler+0x18>)
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 80025fa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 80025fe:	f001 be8f 	b.w	8004320 <HAL_DMA_IRQHandler>
 8002602:	bf00      	nop
 8002604:	24000d9c 	.word	0x24000d9c
 8002608:	24001180 	.word	0x24001180

0800260c <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 800260c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */
  // SPI1_RX  DMA1 Stream 1 Peripheral To Memory  Byte/Byte   D2

//  dmc_puts("SPI1RX\n");
  set_dma_rx_ended(&KSZ8851_interface_0);
 800260e:	4804      	ldr	r0, [pc, #16]	; (8002620 <DMA1_Stream1_IRQHandler+0x14>)
 8002610:	f000 fee4 	bl	80033dc <set_dma_rx_ended>

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8002614:	4803      	ldr	r0, [pc, #12]	; (8002624 <DMA1_Stream1_IRQHandler+0x18>)
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8002616:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 800261a:	f001 be81 	b.w	8004320 <HAL_DMA_IRQHandler>
 800261e:	bf00      	nop
 8002620:	24000d9c 	.word	0x24000d9c
 8002624:	24001108 	.word	0x24001108

08002628 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8002628:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */
  // SPI4_RX  DMA1 Stream 2 Peripheral To Memory  Byte/Byte   D2

//  dmc_puts("SPI4RX\n");
  set_dma_rx_ended(&KSZ8851_interface_1);
 800262a:	4804      	ldr	r0, [pc, #16]	; (800263c <DMA1_Stream2_IRQHandler+0x14>)
 800262c:	f000 fed6 	bl	80033dc <set_dma_rx_ended>

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi4_rx);
 8002630:	4803      	ldr	r0, [pc, #12]	; (8002640 <DMA1_Stream2_IRQHandler+0x18>)
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 8002632:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_DMA_IRQHandler(&hdma_spi4_rx);
 8002636:	f001 be73 	b.w	8004320 <HAL_DMA_IRQHandler>
 800263a:	bf00      	nop
 800263c:	24000dc8 	.word	0x24000dc8
 8002640:	24000f08 	.word	0x24000f08

08002644 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8002644:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */
  // SPI4_TX  DMA1 Stream 3 Memory To Peripheral  Byte/Byte   D2

//  dmc_puts("SPI4TX\n");
  set_dma_tx_ended(&KSZ8851_interface_1);
 8002646:	4804      	ldr	r0, [pc, #16]	; (8002658 <DMA1_Stream3_IRQHandler+0x14>)
 8002648:	f000 febf 	bl	80033ca <set_dma_tx_ended>

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi4_tx);
 800264c:	4803      	ldr	r0, [pc, #12]	; (800265c <DMA1_Stream3_IRQHandler+0x18>)
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 800264e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_DMA_IRQHandler(&hdma_spi4_tx);
 8002652:	f001 be65 	b.w	8004320 <HAL_DMA_IRQHandler>
 8002656:	bf00      	nop
 8002658:	24000dc8 	.word	0x24000dc8
 800265c:	24000f80 	.word	0x24000f80

08002660 <DMA1_Stream4_IRQHandler>:
{
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */
//  dmc_puts("DMA1_Stream4_IRQHandler\n");

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart7_rx);
 8002660:	4801      	ldr	r0, [pc, #4]	; (8002668 <DMA1_Stream4_IRQHandler+0x8>)
 8002662:	f001 be5d 	b.w	8004320 <HAL_DMA_IRQHandler>
 8002666:	bf00      	nop
 8002668:	24001368 	.word	0x24001368

0800266c <DMA1_Stream5_IRQHandler>:
{
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */
//  dmc_puts("DMA1_Stream5_IRQHandler\n");

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart7_tx);
 800266c:	4801      	ldr	r0, [pc, #4]	; (8002674 <DMA1_Stream5_IRQHandler+0x8>)
 800266e:	f001 be57 	b.w	8004320 <HAL_DMA_IRQHandler>
 8002672:	bf00      	nop
 8002674:	240012f0 	.word	0x240012f0

08002678 <DMA1_Stream6_IRQHandler>:
{
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */
//  dmc_puts("DMA1_Stream6_IRQHandler\n");

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8002678:	4801      	ldr	r0, [pc, #4]	; (8002680 <DMA1_Stream6_IRQHandler+0x8>)
 800267a:	f001 be51 	b.w	8004320 <HAL_DMA_IRQHandler>
 800267e:	bf00      	nop
 8002680:	240011f8 	.word	0x240011f8

08002684 <FDCAN1_IT1_IRQHandler>:
void FDCAN1_IT1_IRQHandler(void)
{
  /* USER CODE BEGIN FDCAN1_IT1_IRQn 0 */

  /* USER CODE END FDCAN1_IT1_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8002684:	4801      	ldr	r0, [pc, #4]	; (800268c <FDCAN1_IT1_IRQHandler+0x8>)
 8002686:	f003 b94b 	b.w	8005920 <HAL_FDCAN_IRQHandler>
 800268a:	bf00      	nop
 800268c:	24000b0c 	.word	0x24000b0c

08002690 <FDCAN1_IT0_IRQHandler>:
 8002690:	f7ff bff8 	b.w	8002684 <FDCAN1_IT1_IRQHandler>

08002694 <FDCAN2_IT1_IRQHandler>:
void FDCAN2_IT1_IRQHandler(void)
{
  /* USER CODE BEGIN FDCAN2_IT1_IRQn 0 */

  /* USER CODE END FDCAN2_IT1_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan2);
 8002694:	4801      	ldr	r0, [pc, #4]	; (800269c <FDCAN2_IT1_IRQHandler+0x8>)
 8002696:	f003 b943 	b.w	8005920 <HAL_FDCAN_IRQHandler>
 800269a:	bf00      	nop
 800269c:	24000ba8 	.word	0x24000ba8

080026a0 <FDCAN2_IT0_IRQHandler>:
 80026a0:	f7ff bff8 	b.w	8002694 <FDCAN2_IT1_IRQHandler>

080026a4 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 80026a4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SPI1_IRQn 0 */
//  dmc_puthex8cr(SPI1->SR);
  if (SPI1->SR & SPI_SR_EOT) // SPI_SR_EOT or SPI_SR_TXC, both work
 80026a6:	4b06      	ldr	r3, [pc, #24]	; (80026c0 <SPI1_IRQHandler+0x1c>)
 80026a8:	695b      	ldr	r3, [r3, #20]
 80026aa:	071b      	lsls	r3, r3, #28
 80026ac:	d502      	bpl.n	80026b4 <SPI1_IRQHandler+0x10>
  {
    set_spi_irq(&KSZ8851_interface_0);
 80026ae:	4805      	ldr	r0, [pc, #20]	; (80026c4 <SPI1_IRQHandler+0x20>)
 80026b0:	f000 fe97 	bl	80033e2 <set_spi_irq>
  }
  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 80026b4:	4804      	ldr	r0, [pc, #16]	; (80026c8 <SPI1_IRQHandler+0x24>)
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 80026b6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_SPI_IRQHandler(&hspi1);
 80026ba:	f009 b90b 	b.w	800b8d4 <HAL_SPI_IRQHandler>
 80026be:	bf00      	nop
 80026c0:	40013000 	.word	0x40013000
 80026c4:	24000d9c 	.word	0x24000d9c
 80026c8:	24001080 	.word	0x24001080

080026cc <SPI4_IRQHandler>:

/**
  * @brief This function handles SPI4 global interrupt.
  */
void SPI4_IRQHandler(void)
{
 80026cc:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SPI4_IRQn 0 */
  if (SPI4->SR & SPI_SR_EOT) // SPI_SR_EOT or SPI_SR_TXC, both work
 80026ce:	4b06      	ldr	r3, [pc, #24]	; (80026e8 <SPI4_IRQHandler+0x1c>)
 80026d0:	695b      	ldr	r3, [r3, #20]
 80026d2:	071b      	lsls	r3, r3, #28
 80026d4:	d502      	bpl.n	80026dc <SPI4_IRQHandler+0x10>
  {
    set_spi_irq(&KSZ8851_interface_1);
 80026d6:	4805      	ldr	r0, [pc, #20]	; (80026ec <SPI4_IRQHandler+0x20>)
 80026d8:	f000 fe83 	bl	80033e2 <set_spi_irq>
  }

  /* USER CODE END SPI4_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi4);
 80026dc:	4804      	ldr	r0, [pc, #16]	; (80026f0 <SPI4_IRQHandler+0x24>)
  /* USER CODE BEGIN SPI4_IRQn 1 */

  /* USER CODE END SPI4_IRQn 1 */
}
 80026de:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_SPI_IRQHandler(&hspi4);
 80026e2:	f009 b8f7 	b.w	800b8d4 <HAL_SPI_IRQHandler>
 80026e6:	bf00      	nop
 80026e8:	40013400 	.word	0x40013400
 80026ec:	24000dc8 	.word	0x24000dc8
 80026f0:	24000ff8 	.word	0x24000ff8

080026f4 <USART2_IRQHandler>:
void USART2_IRQHandler(void)
{
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80026f4:	4801      	ldr	r0, [pc, #4]	; (80026fc <USART2_IRQHandler+0x8>)
 80026f6:	f009 ba3b 	b.w	800bb70 <HAL_UART_IRQHandler>
 80026fa:	bf00      	nop
 80026fc:	24001458 	.word	0x24001458

08002700 <DMA1_Stream7_IRQHandler>:
void DMA1_Stream7_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream7_IRQn 0 */

  /* USER CODE END DMA1_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8002700:	4801      	ldr	r0, [pc, #4]	; (8002708 <DMA1_Stream7_IRQHandler+0x8>)
 8002702:	f001 be0d 	b.w	8004320 <HAL_DMA_IRQHandler>
 8002706:	bf00      	nop
 8002708:	240013e0 	.word	0x240013e0

0800270c <SDMMC1_IRQHandler>:
void SDMMC1_IRQHandler(void)
{
  /* USER CODE BEGIN SDMMC1_IRQn 0 */

  /* USER CODE END SDMMC1_IRQn 0 */
  HAL_SD_IRQHandler(&hsd1);
 800270c:	4801      	ldr	r0, [pc, #4]	; (8002714 <SDMMC1_IRQHandler+0x8>)
 800270e:	f008 b98d 	b.w	800aa2c <HAL_SD_IRQHandler>
 8002712:	bf00      	nop
 8002714:	24000e8c 	.word	0x24000e8c

08002718 <DMA2_Stream0_IRQHandler>:
void DMA2_Stream0_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_memtomem_dma2_stream0);
 8002718:	4801      	ldr	r0, [pc, #4]	; (8002720 <DMA2_Stream0_IRQHandler+0x8>)
 800271a:	f001 be01 	b.w	8004320 <HAL_DMA_IRQHandler>
 800271e:	bf00      	nop
 8002720:	24000520 	.word	0x24000520

08002724 <DMA2_Stream1_IRQHandler>:
void DMA2_Stream1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_cryp_in);
 8002724:	4801      	ldr	r0, [pc, #4]	; (800272c <DMA2_Stream1_IRQHandler+0x8>)
 8002726:	f001 bdfb 	b.w	8004320 <HAL_DMA_IRQHandler>
 800272a:	bf00      	nop
 800272c:	24000460 	.word	0x24000460

08002730 <DMA2_Stream2_IRQHandler>:
void DMA2_Stream2_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_cryp_out);
 8002730:	4801      	ldr	r0, [pc, #4]	; (8002738 <DMA2_Stream2_IRQHandler+0x8>)
 8002732:	f001 bdf5 	b.w	8004320 <HAL_DMA_IRQHandler>
 8002736:	bf00      	nop
 8002738:	240003e8 	.word	0x240003e8

0800273c <DMA2_Stream3_IRQHandler>:
void DMA2_Stream3_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_hash_in);
 800273c:	4801      	ldr	r0, [pc, #4]	; (8002744 <DMA2_Stream3_IRQHandler+0x8>)
 800273e:	f001 bdef 	b.w	8004320 <HAL_DMA_IRQHandler>
 8002742:	bf00      	nop
 8002744:	24000c7c 	.word	0x24000c7c

08002748 <ETH_WKUP_IRQHandler>:
void ETH_WKUP_IRQHandler(void)
{
  /* USER CODE BEGIN ETH_WKUP_IRQn 0 */

  /* USER CODE END ETH_WKUP_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 8002748:	4801      	ldr	r0, [pc, #4]	; (8002750 <ETH_WKUP_IRQHandler+0x8>)
 800274a:	f002 bb97 	b.w	8004e7c <HAL_ETH_IRQHandler>
 800274e:	bf00      	nop
 8002750:	240005b8 	.word	0x240005b8

08002754 <ETH_IRQHandler>:
 8002754:	f7ff bff8 	b.w	8002748 <ETH_WKUP_IRQHandler>

08002758 <FDCAN_CAL_IRQHandler>:

/**
  * @brief This function handles FDCAN calibration unit interrupt.
  */
void FDCAN_CAL_IRQHandler(void)
{
 8002758:	b508      	push	{r3, lr}
  /* USER CODE BEGIN FDCAN_CAL_IRQn 0 */

  /* USER CODE END FDCAN_CAL_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 800275a:	4804      	ldr	r0, [pc, #16]	; (800276c <FDCAN_CAL_IRQHandler+0x14>)
 800275c:	f003 f8e0 	bl	8005920 <HAL_FDCAN_IRQHandler>
  HAL_FDCAN_IRQHandler(&hfdcan2);
 8002760:	4803      	ldr	r0, [pc, #12]	; (8002770 <FDCAN_CAL_IRQHandler+0x18>)
  /* USER CODE BEGIN FDCAN_CAL_IRQn 1 */

  /* USER CODE END FDCAN_CAL_IRQn 1 */
}
 8002762:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_FDCAN_IRQHandler(&hfdcan2);
 8002766:	f003 b8db 	b.w	8005920 <HAL_FDCAN_IRQHandler>
 800276a:	bf00      	nop
 800276c:	24000b0c 	.word	0x24000b0c
 8002770:	24000ba8 	.word	0x24000ba8

08002774 <OTG_HS_IRQHandler>:
void OTG_HS_IRQHandler(void)
{
  /* USER CODE BEGIN OTG_HS_IRQn 0 */

  /* USER CODE END OTG_HS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_HS);
 8002774:	4801      	ldr	r0, [pc, #4]	; (800277c <OTG_HS_IRQHandler+0x8>)
 8002776:	f003 bfb1 	b.w	80066dc <HAL_HCD_IRQHandler>
 800277a:	bf00      	nop
 800277c:	240014d8 	.word	0x240014d8

08002780 <OTG_HS_EP1_IN_IRQHandler>:
 8002780:	f7ff bff8 	b.w	8002774 <OTG_HS_IRQHandler>

08002784 <OTG_HS_EP1_OUT_IRQHandler>:
 8002784:	f7ff bff6 	b.w	8002774 <OTG_HS_IRQHandler>

08002788 <CRYP_IRQHandler>:
void CRYP_IRQHandler(void)
{
  /* USER CODE BEGIN CRYP_IRQn 0 */

  /* USER CODE END CRYP_IRQn 0 */
  HAL_CRYP_IRQHandler(&hcryp);
 8002788:	4801      	ldr	r0, [pc, #4]	; (8002790 <CRYP_IRQHandler+0x8>)
 800278a:	f001 b8dd 	b.w	8003948 <HAL_CRYP_IRQHandler>
 800278e:	bf00      	nop
 8002790:	240004d8 	.word	0x240004d8

08002794 <HASH_RNG_IRQHandler>:

/**
  * @brief This function handles HASH and RNG global interrupts.
  */
void HASH_RNG_IRQHandler(void)
{
 8002794:	b508      	push	{r3, lr}
  /* USER CODE BEGIN HASH_RNG_IRQn 0 */

  /* USER CODE END HASH_RNG_IRQn 0 */
  HAL_HASH_IRQHandler(&hhash);
 8002796:	4804      	ldr	r0, [pc, #16]	; (80027a8 <HASH_RNG_IRQHandler+0x14>)
 8002798:	f003 fec0 	bl	800651c <HAL_HASH_IRQHandler>
  HAL_RNG_IRQHandler(&hrng);
 800279c:	4803      	ldr	r0, [pc, #12]	; (80027ac <HASH_RNG_IRQHandler+0x18>)
  /* USER CODE BEGIN HASH_RNG_IRQn 1 */

  /* USER CODE END HASH_RNG_IRQn 1 */
}
 800279e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_RNG_IRQHandler(&hrng);
 80027a2:	f007 b9a1 	b.w	8009ae8 <HAL_RNG_IRQHandler>
 80027a6:	bf00      	nop
 80027a8:	24000c44 	.word	0x24000c44
 80027ac:	24000e58 	.word	0x24000e58

080027b0 <FPU_IRQHandler>:

/**
  * @brief This function handles FPU global interrupt.
  */
void FPU_IRQHandler(void)
{
 80027b0:	4770      	bx	lr
	...

080027b4 <UART7_IRQHandler>:
void UART7_IRQHandler(void)
{
  /* USER CODE BEGIN UART7_IRQn 0 */

  /* USER CODE END UART7_IRQn 0 */
  HAL_UART_IRQHandler(&huart7);
 80027b4:	4801      	ldr	r0, [pc, #4]	; (80027bc <UART7_IRQHandler+0x8>)
 80027b6:	f009 b9db 	b.w	800bb70 <HAL_UART_IRQHandler>
 80027ba:	bf00      	nop
 80027bc:	24001270 	.word	0x24001270

080027c0 <QUADSPI_IRQHandler>:
void QUADSPI_IRQHandler(void)
{
  /* USER CODE BEGIN QUADSPI_IRQn 0 */

  /* USER CODE END QUADSPI_IRQn 0 */
  HAL_QSPI_IRQHandler(&hqspi);
 80027c0:	4801      	ldr	r0, [pc, #4]	; (80027c8 <QUADSPI_IRQHandler+0x8>)
 80027c2:	f005 bbb5 	b.w	8007f30 <HAL_QSPI_IRQHandler>
 80027c6:	bf00      	nop
 80027c8:	24000e0c 	.word	0x24000e0c

080027cc <I2C4_EV_IRQHandler>:
void I2C4_EV_IRQHandler(void)
{
  /* USER CODE BEGIN I2C4_EV_IRQn 0 */

  /* USER CODE END I2C4_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c4);
 80027cc:	4801      	ldr	r0, [pc, #4]	; (80027d4 <I2C4_EV_IRQHandler+0x8>)
 80027ce:	f004 bf59 	b.w	8007684 <HAL_I2C_EV_IRQHandler>
 80027d2:	bf00      	nop
 80027d4:	24000cf4 	.word	0x24000cf4

080027d8 <I2C4_ER_IRQHandler>:
void I2C4_ER_IRQHandler(void)
{
  /* USER CODE BEGIN I2C4_ER_IRQn 0 */

  /* USER CODE END I2C4_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c4);
 80027d8:	4801      	ldr	r0, [pc, #4]	; (80027e0 <I2C4_ER_IRQHandler+0x8>)
 80027da:	f005 b981 	b.w	8007ae0 <HAL_I2C_ER_IRQHandler>
 80027de:	bf00      	nop
 80027e0:	24000cf4 	.word	0x24000cf4

080027e4 <HSEM1_IRQHandler>:
void HSEM1_IRQHandler(void)
{
  /* USER CODE BEGIN HSEM1_IRQn 0 */

  /* USER CODE END HSEM1_IRQn 0 */
  HAL_HSEM_IRQHandler();
 80027e4:	f004 bab8 	b.w	8006d58 <HAL_HSEM_IRQHandler>

080027e8 <MX_UART7_Init>:
DMA_HandleTypeDef hdma_usart2_rx;
DMA_HandleTypeDef hdma_usart2_tx;

/* UART7 init function */
void MX_UART7_Init(void)
{
 80027e8:	b508      	push	{r3, lr}

  huart7.Instance = UART7;
 80027ea:	480e      	ldr	r0, [pc, #56]	; (8002824 <MX_UART7_Init+0x3c>)
  huart7.Init.BaudRate = 115200;
 80027ec:	f44f 3ee1 	mov.w	lr, #115200	; 0x1c200
 80027f0:	4b0d      	ldr	r3, [pc, #52]	; (8002828 <MX_UART7_Init+0x40>)
  huart7.Init.WordLength = UART_WORDLENGTH_8B;
  huart7.Init.StopBits = UART_STOPBITS_1;
  huart7.Init.Parity = UART_PARITY_NONE;
  huart7.Init.Mode = UART_MODE_TX_RX;
 80027f2:	220c      	movs	r2, #12
  huart7.Init.BaudRate = 115200;
 80027f4:	e880 4008 	stmia.w	r0, {r3, lr}
  huart7.Init.WordLength = UART_WORDLENGTH_8B;
 80027f8:	2300      	movs	r3, #0
  huart7.Init.Mode = UART_MODE_TX_RX;
 80027fa:	6142      	str	r2, [r0, #20]
  huart7.Init.WordLength = UART_WORDLENGTH_8B;
 80027fc:	6083      	str	r3, [r0, #8]
  huart7.Init.StopBits = UART_STOPBITS_1;
 80027fe:	60c3      	str	r3, [r0, #12]
  huart7.Init.Parity = UART_PARITY_NONE;
 8002800:	6103      	str	r3, [r0, #16]
  huart7.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002802:	6183      	str	r3, [r0, #24]
  huart7.Init.OverSampling = UART_OVERSAMPLING_16;
 8002804:	61c3      	str	r3, [r0, #28]
  huart7.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002806:	6203      	str	r3, [r0, #32]
  huart7.Init.Prescaler = UART_PRESCALER_DIV1;
 8002808:	6243      	str	r3, [r0, #36]	; 0x24
  huart7.Init.FIFOMode = UART_FIFOMODE_DISABLE;
 800280a:	6283      	str	r3, [r0, #40]	; 0x28
  huart7.Init.TXFIFOThreshold = UART_TXFIFO_THRESHOLD_1_8;
 800280c:	62c3      	str	r3, [r0, #44]	; 0x2c
  huart7.Init.RXFIFOThreshold = UART_RXFIFO_THRESHOLD_1_8;
 800280e:	6303      	str	r3, [r0, #48]	; 0x30
  huart7.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002810:	6343      	str	r3, [r0, #52]	; 0x34
  if (HAL_UART_Init(&huart7) != HAL_OK)
 8002812:	f009 ffd9 	bl	800c7c8 <HAL_UART_Init>
 8002816:	b118      	cbz	r0, 8002820 <MX_UART7_Init+0x38>
  {
    Error_Handler();
  }

}
 8002818:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 800281c:	f7ff bb56 	b.w	8001ecc <Error_Handler>
 8002820:	bd08      	pop	{r3, pc}
 8002822:	bf00      	nop
 8002824:	24001270 	.word	0x24001270
 8002828:	40007800 	.word	0x40007800

0800282c <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800282c:	b508      	push	{r3, lr}

  huart2.Instance = USART2;
 800282e:	480e      	ldr	r0, [pc, #56]	; (8002868 <MX_USART2_UART_Init+0x3c>)
  huart2.Init.BaudRate = 115200;
 8002830:	f44f 3ee1 	mov.w	lr, #115200	; 0x1c200
 8002834:	4b0d      	ldr	r3, [pc, #52]	; (800286c <MX_USART2_UART_Init+0x40>)
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
  huart2.Init.StopBits = UART_STOPBITS_1;
  huart2.Init.Parity = UART_PARITY_NONE;
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002836:	220c      	movs	r2, #12
  huart2.Init.BaudRate = 115200;
 8002838:	e880 4008 	stmia.w	r0, {r3, lr}
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800283c:	2300      	movs	r3, #0
  huart2.Init.Mode = UART_MODE_TX_RX;
 800283e:	6142      	str	r2, [r0, #20]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002840:	6083      	str	r3, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002842:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002844:	6103      	str	r3, [r0, #16]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002846:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002848:	61c3      	str	r3, [r0, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800284a:	6203      	str	r3, [r0, #32]
  huart2.Init.Prescaler = UART_PRESCALER_DIV1;
 800284c:	6243      	str	r3, [r0, #36]	; 0x24
  huart2.Init.FIFOMode = UART_FIFOMODE_DISABLE;
 800284e:	6283      	str	r3, [r0, #40]	; 0x28
  huart2.Init.TXFIFOThreshold = UART_TXFIFO_THRESHOLD_1_8;
 8002850:	62c3      	str	r3, [r0, #44]	; 0x2c
  huart2.Init.RXFIFOThreshold = UART_RXFIFO_THRESHOLD_1_8;
 8002852:	6303      	str	r3, [r0, #48]	; 0x30
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002854:	6343      	str	r3, [r0, #52]	; 0x34
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002856:	f009 ffb7 	bl	800c7c8 <HAL_UART_Init>
 800285a:	b118      	cbz	r0, 8002864 <MX_USART2_UART_Init+0x38>
  {
    Error_Handler();
  }

}
 800285c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8002860:	f7ff bb34 	b.w	8001ecc <Error_Handler>
 8002864:	bd08      	pop	{r3, pc}
 8002866:	bf00      	nop
 8002868:	24001458 	.word	0x24001458
 800286c:	40004400 	.word	0x40004400

08002870 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002870:	b570      	push	{r4, r5, r6, lr}
 8002872:	b08e      	sub	sp, #56	; 0x38
 8002874:	4605      	mov	r5, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002876:	2214      	movs	r2, #20
 8002878:	2100      	movs	r1, #0
 800287a:	a809      	add	r0, sp, #36	; 0x24
 800287c:	f00f fe6c 	bl	8012558 <memset>
  HAL_DMA_MuxSyncConfigTypeDef pSyncConfig= {0};
 8002880:	2210      	movs	r2, #16
 8002882:	2100      	movs	r1, #0
 8002884:	a805      	add	r0, sp, #20
 8002886:	f00f fe67 	bl	8012558 <memset>
  if(uartHandle->Instance==UART7)
 800288a:	682b      	ldr	r3, [r5, #0]
 800288c:	4a7d      	ldr	r2, [pc, #500]	; (8002a84 <HAL_UART_MspInit+0x214>)
 800288e:	4293      	cmp	r3, r2
 8002890:	d17c      	bne.n	800298c <HAL_UART_MspInit+0x11c>
  {
  /* USER CODE BEGIN UART7_MspInit 0 */

  /* USER CODE END UART7_MspInit 0 */
    /* UART7 clock enable */
    __HAL_RCC_UART7_CLK_ENABLE();
 8002892:	4b7d      	ldr	r3, [pc, #500]	; (8002a88 <HAL_UART_MspInit+0x218>)
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF7_UART7;
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002894:	a909      	add	r1, sp, #36	; 0x24
 8002896:	487d      	ldr	r0, [pc, #500]	; (8002a8c <HAL_UART_MspInit+0x21c>)

    /* UART7 DMA Init */
    /* UART7_RX Init */
    hdma_uart7_rx.Instance = DMA1_Stream4;
    hdma_uart7_rx.Init.Request = DMA_REQUEST_UART7_RX;
    hdma_uart7_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002898:	2600      	movs	r6, #0
    __HAL_RCC_UART7_CLK_ENABLE();
 800289a:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
    hdma_uart7_rx.Instance = DMA1_Stream4;
 800289e:	4c7c      	ldr	r4, [pc, #496]	; (8002a90 <HAL_UART_MspInit+0x220>)
    __HAL_RCC_UART7_CLK_ENABLE();
 80028a0:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80028a4:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
 80028a8:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 80028ac:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 80028b0:	9201      	str	r2, [sp, #4]
 80028b2:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80028b4:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80028b8:	f042 0210 	orr.w	r2, r2, #16
 80028bc:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 80028c0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80028c4:	f003 0310 	and.w	r3, r3, #16
 80028c8:	9302      	str	r3, [sp, #8]
 80028ca:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 80028cc:	f44f 73c0 	mov.w	r3, #384	; 0x180
 80028d0:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028d2:	2302      	movs	r3, #2
 80028d4:	930a      	str	r3, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_UART7;
 80028d6:	2307      	movs	r3, #7
 80028d8:	930d      	str	r3, [sp, #52]	; 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80028da:	f003 fbcd 	bl	8006078 <HAL_GPIO_Init>
    hdma_uart7_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80028de:	486d      	ldr	r0, [pc, #436]	; (8002a94 <HAL_UART_MspInit+0x224>)
 80028e0:	234f      	movs	r3, #79	; 0x4f
    hdma_uart7_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80028e2:	60e6      	str	r6, [r4, #12]
    hdma_uart7_rx.Init.MemInc = DMA_MINC_ENABLE;
    hdma_uart7_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80028e4:	6166      	str	r6, [r4, #20]
    hdma_uart7_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80028e6:	61a6      	str	r6, [r4, #24]
    hdma_uart7_rx.Init.Mode = DMA_NORMAL;
 80028e8:	61e6      	str	r6, [r4, #28]
    hdma_uart7_rx.Init.Priority = DMA_PRIORITY_LOW;
 80028ea:	6226      	str	r6, [r4, #32]
    hdma_uart7_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80028ec:	6266      	str	r6, [r4, #36]	; 0x24
    hdma_uart7_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80028ee:	e884 0049 	stmia.w	r4, {r0, r3, r6}
    hdma_uart7_rx.Init.MemInc = DMA_MINC_ENABLE;
 80028f2:	f44f 6380 	mov.w	r3, #1024	; 0x400
    if (HAL_DMA_Init(&hdma_uart7_rx) != HAL_OK)
 80028f6:	4620      	mov	r0, r4
    hdma_uart7_rx.Init.MemInc = DMA_MINC_ENABLE;
 80028f8:	6123      	str	r3, [r4, #16]
    if (HAL_DMA_Init(&hdma_uart7_rx) != HAL_OK)
 80028fa:	f001 faa7 	bl	8003e4c <HAL_DMA_Init>
 80028fe:	b108      	cbz	r0, 8002904 <HAL_UART_MspInit+0x94>
    {
      Error_Handler();
 8002900:	f7ff fae4 	bl	8001ecc <Error_Handler>
    }

    pSyncConfig.SyncSignalID = HAL_DMAMUX1_SYNC_EXTI0;
 8002904:	2306      	movs	r3, #6
    pSyncConfig.SyncPolarity = HAL_DMAMUX_SYNC_NO_EVENT;
    pSyncConfig.SyncEnable = DISABLE;
    pSyncConfig.EventEnable = DISABLE;
    pSyncConfig.RequestNumber = 1;
    if (HAL_DMAEx_ConfigMuxSync(&hdma_uart7_rx, &pSyncConfig) != HAL_OK)
 8002906:	a905      	add	r1, sp, #20
 8002908:	4861      	ldr	r0, [pc, #388]	; (8002a90 <HAL_UART_MspInit+0x220>)
    pSyncConfig.SyncSignalID = HAL_DMAMUX1_SYNC_EXTI0;
 800290a:	9305      	str	r3, [sp, #20]
    pSyncConfig.RequestNumber = 1;
 800290c:	2301      	movs	r3, #1
    pSyncConfig.SyncPolarity = HAL_DMAMUX_SYNC_NO_EVENT;
 800290e:	9606      	str	r6, [sp, #24]
    pSyncConfig.SyncEnable = DISABLE;
 8002910:	f88d 601c 	strb.w	r6, [sp, #28]
    pSyncConfig.EventEnable = DISABLE;
 8002914:	f88d 601d 	strb.w	r6, [sp, #29]
    pSyncConfig.RequestNumber = 1;
 8002918:	9308      	str	r3, [sp, #32]
    if (HAL_DMAEx_ConfigMuxSync(&hdma_uart7_rx, &pSyncConfig) != HAL_OK)
 800291a:	f001 fe37 	bl	800458c <HAL_DMAEx_ConfigMuxSync>
 800291e:	b108      	cbz	r0, 8002924 <HAL_UART_MspInit+0xb4>
    {
      Error_Handler();
 8002920:	f7ff fad4 	bl	8001ecc <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_uart7_rx);

    /* UART7_TX Init */
    hdma_uart7_tx.Instance = DMA1_Stream5;
    hdma_uart7_tx.Init.Request = DMA_REQUEST_UART7_TX;
    hdma_uart7_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002924:	2340      	movs	r3, #64	; 0x40
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_uart7_rx);
 8002926:	676c      	str	r4, [r5, #116]	; 0x74
 8002928:	63a5      	str	r5, [r4, #56]	; 0x38
    hdma_uart7_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800292a:	2250      	movs	r2, #80	; 0x50
    hdma_uart7_tx.Instance = DMA1_Stream5;
 800292c:	4c5a      	ldr	r4, [pc, #360]	; (8002a98 <HAL_UART_MspInit+0x228>)
    hdma_uart7_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800292e:	2600      	movs	r6, #0
    hdma_uart7_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002930:	495a      	ldr	r1, [pc, #360]	; (8002a9c <HAL_UART_MspInit+0x22c>)
    hdma_uart7_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_uart7_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_uart7_tx.Init.Mode = DMA_NORMAL;
    hdma_uart7_tx.Init.Priority = DMA_PRIORITY_LOW;
    hdma_uart7_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
    if (HAL_DMA_Init(&hdma_uart7_tx) != HAL_OK)
 8002932:	4620      	mov	r0, r4
    hdma_uart7_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002934:	60e6      	str	r6, [r4, #12]
    hdma_uart7_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002936:	6166      	str	r6, [r4, #20]
    hdma_uart7_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002938:	61a6      	str	r6, [r4, #24]
    hdma_uart7_tx.Init.Mode = DMA_NORMAL;
 800293a:	61e6      	str	r6, [r4, #28]
    hdma_uart7_tx.Init.Priority = DMA_PRIORITY_LOW;
 800293c:	6226      	str	r6, [r4, #32]
    hdma_uart7_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800293e:	6266      	str	r6, [r4, #36]	; 0x24
    hdma_uart7_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002940:	e884 000e 	stmia.w	r4, {r1, r2, r3}
    hdma_uart7_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002944:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002948:	6123      	str	r3, [r4, #16]
    if (HAL_DMA_Init(&hdma_uart7_tx) != HAL_OK)
 800294a:	f001 fa7f 	bl	8003e4c <HAL_DMA_Init>
 800294e:	b108      	cbz	r0, 8002954 <HAL_UART_MspInit+0xe4>
    {
      Error_Handler();
 8002950:	f7ff fabc 	bl	8001ecc <Error_Handler>
    }

    pSyncConfig.SyncSignalID = HAL_DMAMUX1_SYNC_EXTI0;
 8002954:	2306      	movs	r3, #6
    pSyncConfig.SyncPolarity = HAL_DMAMUX_SYNC_NO_EVENT;
    pSyncConfig.SyncEnable = DISABLE;
    pSyncConfig.EventEnable = DISABLE;
    pSyncConfig.RequestNumber = 1;
    if (HAL_DMAEx_ConfigMuxSync(&hdma_uart7_tx, &pSyncConfig) != HAL_OK)
 8002956:	a905      	add	r1, sp, #20
 8002958:	484f      	ldr	r0, [pc, #316]	; (8002a98 <HAL_UART_MspInit+0x228>)
    pSyncConfig.SyncSignalID = HAL_DMAMUX1_SYNC_EXTI0;
 800295a:	9305      	str	r3, [sp, #20]
    pSyncConfig.RequestNumber = 1;
 800295c:	2301      	movs	r3, #1
    pSyncConfig.SyncPolarity = HAL_DMAMUX_SYNC_NO_EVENT;
 800295e:	9606      	str	r6, [sp, #24]
    pSyncConfig.SyncEnable = DISABLE;
 8002960:	f88d 601c 	strb.w	r6, [sp, #28]
    pSyncConfig.EventEnable = DISABLE;
 8002964:	f88d 601d 	strb.w	r6, [sp, #29]
    pSyncConfig.RequestNumber = 1;
 8002968:	9308      	str	r3, [sp, #32]
    if (HAL_DMAEx_ConfigMuxSync(&hdma_uart7_tx, &pSyncConfig) != HAL_OK)
 800296a:	f001 fe0f 	bl	800458c <HAL_DMAEx_ConfigMuxSync>
 800296e:	b108      	cbz	r0, 8002974 <HAL_UART_MspInit+0x104>
    {
      Error_Handler();
 8002970:	f7ff faac 	bl	8001ecc <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_uart7_tx);

    /* UART7 interrupt Init */
    HAL_NVIC_SetPriority(UART7_IRQn, 0, 0);
 8002974:	2200      	movs	r2, #0
 8002976:	2052      	movs	r0, #82	; 0x52
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_uart7_tx);
 8002978:	672c      	str	r4, [r5, #112]	; 0x70
    HAL_NVIC_SetPriority(UART7_IRQn, 0, 0);
 800297a:	4611      	mov	r1, r2
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_uart7_tx);
 800297c:	63a5      	str	r5, [r4, #56]	; 0x38
    HAL_NVIC_SetPriority(UART7_IRQn, 0, 0);
 800297e:	f000 fecb 	bl	8003718 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART7_IRQn);
 8002982:	2052      	movs	r0, #82	; 0x52

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002984:	f000 ff10 	bl	80037a8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002988:	b00e      	add	sp, #56	; 0x38
 800298a:	bd70      	pop	{r4, r5, r6, pc}
  else if(uartHandle->Instance==USART2)
 800298c:	4a44      	ldr	r2, [pc, #272]	; (8002aa0 <HAL_UART_MspInit+0x230>)
 800298e:	4293      	cmp	r3, r2
 8002990:	d1fa      	bne.n	8002988 <HAL_UART_MspInit+0x118>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002992:	4b3d      	ldr	r3, [pc, #244]	; (8002a88 <HAL_UART_MspInit+0x218>)
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002994:	a909      	add	r1, sp, #36	; 0x24
 8002996:	4843      	ldr	r0, [pc, #268]	; (8002aa4 <HAL_UART_MspInit+0x234>)
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002998:	2600      	movs	r6, #0
    __HAL_RCC_USART2_CLK_ENABLE();
 800299a:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
    hdma_usart2_rx.Instance = DMA1_Stream6;
 800299e:	4c42      	ldr	r4, [pc, #264]	; (8002aa8 <HAL_UART_MspInit+0x238>)
    __HAL_RCC_USART2_CLK_ENABLE();
 80029a0:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80029a4:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
 80029a8:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 80029ac:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 80029b0:	9203      	str	r2, [sp, #12]
 80029b2:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80029b4:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80029b8:	f042 0208 	orr.w	r2, r2, #8
 80029bc:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 80029c0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80029c4:	f003 0308 	and.w	r3, r3, #8
 80029c8:	9304      	str	r3, [sp, #16]
 80029ca:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 80029cc:	2360      	movs	r3, #96	; 0x60
 80029ce:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029d0:	2302      	movs	r3, #2
 80029d2:	930a      	str	r3, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80029d4:	2307      	movs	r3, #7
 80029d6:	930d      	str	r3, [sp, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80029d8:	f003 fb4e 	bl	8006078 <HAL_GPIO_Init>
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80029dc:	4833      	ldr	r0, [pc, #204]	; (8002aac <HAL_UART_MspInit+0x23c>)
 80029de:	232b      	movs	r3, #43	; 0x2b
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80029e0:	60e6      	str	r6, [r4, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80029e2:	6166      	str	r6, [r4, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80029e4:	61a6      	str	r6, [r4, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 80029e6:	61e6      	str	r6, [r4, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80029e8:	6226      	str	r6, [r4, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80029ea:	6266      	str	r6, [r4, #36]	; 0x24
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80029ec:	e884 0049 	stmia.w	r4, {r0, r3, r6}
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80029f0:	f44f 6380 	mov.w	r3, #1024	; 0x400
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80029f4:	4620      	mov	r0, r4
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80029f6:	6123      	str	r3, [r4, #16]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80029f8:	f001 fa28 	bl	8003e4c <HAL_DMA_Init>
 80029fc:	b108      	cbz	r0, 8002a02 <HAL_UART_MspInit+0x192>
      Error_Handler();
 80029fe:	f7ff fa65 	bl	8001ecc <Error_Handler>
    pSyncConfig.SyncSignalID = HAL_DMAMUX1_SYNC_EXTI0;
 8002a02:	2306      	movs	r3, #6
    if (HAL_DMAEx_ConfigMuxSync(&hdma_usart2_rx, &pSyncConfig) != HAL_OK)
 8002a04:	a905      	add	r1, sp, #20
 8002a06:	4828      	ldr	r0, [pc, #160]	; (8002aa8 <HAL_UART_MspInit+0x238>)
    pSyncConfig.SyncSignalID = HAL_DMAMUX1_SYNC_EXTI0;
 8002a08:	9305      	str	r3, [sp, #20]
    pSyncConfig.RequestNumber = 1;
 8002a0a:	2301      	movs	r3, #1
    pSyncConfig.SyncPolarity = HAL_DMAMUX_SYNC_NO_EVENT;
 8002a0c:	9606      	str	r6, [sp, #24]
    pSyncConfig.SyncEnable = DISABLE;
 8002a0e:	f88d 601c 	strb.w	r6, [sp, #28]
    pSyncConfig.EventEnable = DISABLE;
 8002a12:	f88d 601d 	strb.w	r6, [sp, #29]
    pSyncConfig.RequestNumber = 1;
 8002a16:	9308      	str	r3, [sp, #32]
    if (HAL_DMAEx_ConfigMuxSync(&hdma_usart2_rx, &pSyncConfig) != HAL_OK)
 8002a18:	f001 fdb8 	bl	800458c <HAL_DMAEx_ConfigMuxSync>
 8002a1c:	b108      	cbz	r0, 8002a22 <HAL_UART_MspInit+0x1b2>
      Error_Handler();
 8002a1e:	f7ff fa55 	bl	8001ecc <Error_Handler>
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002a22:	2600      	movs	r6, #0
 8002a24:	2340      	movs	r3, #64	; 0x40
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8002a26:	676c      	str	r4, [r5, #116]	; 0x74
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002a28:	222c      	movs	r2, #44	; 0x2c
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8002a2a:	63a5      	str	r5, [r4, #56]	; 0x38
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002a2c:	4920      	ldr	r1, [pc, #128]	; (8002ab0 <HAL_UART_MspInit+0x240>)
    hdma_usart2_tx.Instance = DMA1_Stream7;
 8002a2e:	4c21      	ldr	r4, [pc, #132]	; (8002ab4 <HAL_UART_MspInit+0x244>)
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002a30:	e884 004e 	stmia.w	r4, {r1, r2, r3, r6}
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002a34:	f44f 6380 	mov.w	r3, #1024	; 0x400
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8002a38:	4620      	mov	r0, r4
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002a3a:	6166      	str	r6, [r4, #20]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002a3c:	6123      	str	r3, [r4, #16]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002a3e:	61a6      	str	r6, [r4, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8002a40:	61e6      	str	r6, [r4, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002a42:	6226      	str	r6, [r4, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002a44:	6266      	str	r6, [r4, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8002a46:	f001 fa01 	bl	8003e4c <HAL_DMA_Init>
 8002a4a:	b108      	cbz	r0, 8002a50 <HAL_UART_MspInit+0x1e0>
      Error_Handler();
 8002a4c:	f7ff fa3e 	bl	8001ecc <Error_Handler>
    pSyncConfig.SyncSignalID = HAL_DMAMUX1_SYNC_EXTI0;
 8002a50:	2306      	movs	r3, #6
    if (HAL_DMAEx_ConfigMuxSync(&hdma_usart2_tx, &pSyncConfig) != HAL_OK)
 8002a52:	a905      	add	r1, sp, #20
 8002a54:	4817      	ldr	r0, [pc, #92]	; (8002ab4 <HAL_UART_MspInit+0x244>)
    pSyncConfig.SyncSignalID = HAL_DMAMUX1_SYNC_EXTI0;
 8002a56:	9305      	str	r3, [sp, #20]
    pSyncConfig.RequestNumber = 1;
 8002a58:	2301      	movs	r3, #1
    pSyncConfig.SyncPolarity = HAL_DMAMUX_SYNC_NO_EVENT;
 8002a5a:	9606      	str	r6, [sp, #24]
    pSyncConfig.SyncEnable = DISABLE;
 8002a5c:	f88d 601c 	strb.w	r6, [sp, #28]
    pSyncConfig.EventEnable = DISABLE;
 8002a60:	f88d 601d 	strb.w	r6, [sp, #29]
    pSyncConfig.RequestNumber = 1;
 8002a64:	9308      	str	r3, [sp, #32]
    if (HAL_DMAEx_ConfigMuxSync(&hdma_usart2_tx, &pSyncConfig) != HAL_OK)
 8002a66:	f001 fd91 	bl	800458c <HAL_DMAEx_ConfigMuxSync>
 8002a6a:	b108      	cbz	r0, 8002a70 <HAL_UART_MspInit+0x200>
      Error_Handler();
 8002a6c:	f7ff fa2e 	bl	8001ecc <Error_Handler>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002a70:	2200      	movs	r2, #0
 8002a72:	2026      	movs	r0, #38	; 0x26
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8002a74:	672c      	str	r4, [r5, #112]	; 0x70
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002a76:	4611      	mov	r1, r2
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8002a78:	63a5      	str	r5, [r4, #56]	; 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002a7a:	f000 fe4d 	bl	8003718 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002a7e:	2026      	movs	r0, #38	; 0x26
 8002a80:	e780      	b.n	8002984 <HAL_UART_MspInit+0x114>
 8002a82:	bf00      	nop
 8002a84:	40007800 	.word	0x40007800
 8002a88:	58024400 	.word	0x58024400
 8002a8c:	58021000 	.word	0x58021000
 8002a90:	24001368 	.word	0x24001368
 8002a94:	40020070 	.word	0x40020070
 8002a98:	240012f0 	.word	0x240012f0
 8002a9c:	40020088 	.word	0x40020088
 8002aa0:	40004400 	.word	0x40004400
 8002aa4:	58020c00 	.word	0x58020c00
 8002aa8:	240011f8 	.word	0x240011f8
 8002aac:	400200a0 	.word	0x400200a0
 8002ab0:	400200b8 	.word	0x400200b8
 8002ab4:	240013e0 	.word	0x240013e0

08002ab8 <HAL_HCD_SOF_Callback>:
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
  USBH_LL_IncTimer(hhcd->pData);
 8002ab8:	f8d0 0294 	ldr.w	r0, [r0, #660]	; 0x294
 8002abc:	f00f bcc4 	b.w	8012448 <USBH_LL_IncTimer>

08002ac0 <HAL_HCD_Connect_Callback>:
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
  USBH_LL_Connect(hhcd->pData);
 8002ac0:	f8d0 0294 	ldr.w	r0, [r0, #660]	; 0x294
 8002ac4:	f00f bcce 	b.w	8012464 <USBH_LL_Connect>

08002ac8 <HAL_HCD_Disconnect_Callback>:
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
  USBH_LL_Disconnect(hhcd->pData);
 8002ac8:	f8d0 0294 	ldr.w	r0, [r0, #660]	; 0x294
 8002acc:	f00f bcdd 	b.w	801248a <USBH_LL_Disconnect>

08002ad0 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 8002ad0:	4770      	bx	lr
	...

08002ad4 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 8002ad4:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBH_StatusTypeDef usb_status = USBH_OK;

  hal_status = HAL_HCD_Start(phost->pData);
 8002ad6:	f8d0 0590 	ldr.w	r0, [r0, #1424]	; 0x590
 8002ada:	f004 f913 	bl	8006d04 <HAL_HCD_Start>
 8002ade:	2803      	cmp	r0, #3
 8002ae0:	bf9a      	itte	ls
 8002ae2:	4b02      	ldrls	r3, [pc, #8]	; (8002aec <USBH_LL_Start+0x18>)
 8002ae4:	5c18      	ldrbls	r0, [r3, r0]
 8002ae6:	2002      	movhi	r0, #2

  usb_status = USBH_Get_USB_Status(hal_status);
  
  return usb_status;
}
 8002ae8:	bd08      	pop	{r3, pc}
 8002aea:	bf00      	nop
 8002aec:	08013624 	.word	0x08013624

08002af0 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 8002af0:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBH_StatusTypeDef usb_status = USBH_OK;

  hal_status = HAL_HCD_Stop(phost->pData);
 8002af2:	f8d0 0590 	ldr.w	r0, [r0, #1424]	; 0x590
 8002af6:	f004 f91b 	bl	8006d30 <HAL_HCD_Stop>
 8002afa:	2803      	cmp	r0, #3
 8002afc:	bf9a      	itte	ls
 8002afe:	4b02      	ldrls	r3, [pc, #8]	; (8002b08 <USBH_LL_Stop+0x18>)
 8002b00:	5c18      	ldrbls	r0, [r3, r0]
 8002b02:	2002      	movhi	r0, #2

  usb_status = USBH_Get_USB_Status(hal_status);
 
  return usb_status;
}
 8002b04:	bd08      	pop	{r3, pc}
 8002b06:	bf00      	nop
 8002b08:	08013624 	.word	0x08013624

08002b0c <LAN8742_RegisterBusIO>:
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ERROR if missing mandatory function
  */
// Used in ethernetif.c, 359, static void low_level_init(struct netif *netif)
int32_t  LAN8742_RegisterBusIO(lan8742_Object_t *pObj, lan8742_IOCtx_t *ioctx)
{
 8002b0c:	b530      	push	{r4, r5, lr}
  if(!pObj || !ioctx->ReadReg || !ioctx->WriteReg || !ioctx->GetTick)
 8002b0e:	b170      	cbz	r0, 8002b2e <LAN8742_RegisterBusIO+0x22>
 8002b10:	68ca      	ldr	r2, [r1, #12]
 8002b12:	b162      	cbz	r2, 8002b2e <LAN8742_RegisterBusIO+0x22>
 8002b14:	688c      	ldr	r4, [r1, #8]
 8002b16:	b154      	cbz	r4, 8002b2e <LAN8742_RegisterBusIO+0x22>
 8002b18:	690b      	ldr	r3, [r1, #16]
 8002b1a:	b143      	cbz	r3, 8002b2e <LAN8742_RegisterBusIO+0x22>
  {
    return LAN8742_STATUS_ERROR;
  }
  
  pObj->IO.Init = ioctx->Init;
 8002b1c:	680d      	ldr	r5, [r1, #0]
  pObj->IO.DeInit = ioctx->DeInit;
 8002b1e:	6849      	ldr	r1, [r1, #4]
  pObj->IO.Init = ioctx->Init;
 8002b20:	6085      	str	r5, [r0, #8]
  pObj->IO.DeInit = ioctx->DeInit;
 8002b22:	60c1      	str	r1, [r0, #12]
  pObj->IO.WriteReg = ioctx->WriteReg;
 8002b24:	6104      	str	r4, [r0, #16]
  pObj->IO.ReadReg = ioctx->ReadReg;
 8002b26:	6142      	str	r2, [r0, #20]
  pObj->IO.GetTick = ioctx->GetTick;
 8002b28:	6183      	str	r3, [r0, #24]
  
  return LAN8742_STATUS_OK;
 8002b2a:	2000      	movs	r0, #0
 8002b2c:	bd30      	pop	{r4, r5, pc}
    return LAN8742_STATUS_ERROR;
 8002b2e:	f04f 30ff 	mov.w	r0, #4294967295
}
 8002b32:	bd30      	pop	{r4, r5, pc}

08002b34 <LAN8742_Init>:
  *         LAN8742_STATUS_WRITE_ERROR if connot write to register
  *         LAN8742_STATUS_RESET_TIMEOUT if cannot perform a software reset
  */
// Used in ethernetif.c, 363, static void low_level_init(struct netif *netif)
int32_t LAN8742_Init(lan8742_Object_t *pObj)
 {
 8002b34:	b573      	push	{r0, r1, r4, r5, r6, lr}
   uint32_t tickstart = 0, regvalue = 0, addr = 0;
 8002b36:	2300      	movs	r3, #0
   int32_t status = LAN8742_STATUS_OK;
   
   if(pObj->Is_Initialized == 0)
 8002b38:	6846      	ldr	r6, [r0, #4]
 {
 8002b3a:	4604      	mov	r4, r0
   uint32_t tickstart = 0, regvalue = 0, addr = 0;
 8002b3c:	9301      	str	r3, [sp, #4]
   if(pObj->Is_Initialized == 0)
 8002b3e:	b166      	cbz	r6, 8002b5a <LAN8742_Init+0x26>
     }
   }
      
   if(status == LAN8742_STATUS_OK)
   {
     tickstart =  pObj->IO.GetTick();
 8002b40:	69a3      	ldr	r3, [r4, #24]
 8002b42:	4798      	blx	r3
 8002b44:	4605      	mov	r5, r0
     
     /* Wait for 2s to perform initialization */
     while((pObj->IO.GetTick() - tickstart) <= LAN8742_INIT_TO)
 8002b46:	69a3      	ldr	r3, [r4, #24]
 8002b48:	4798      	blx	r3
 8002b4a:	1b40      	subs	r0, r0, r5
 8002b4c:	f5b0 6ffa 	cmp.w	r0, #2000	; 0x7d0
 8002b50:	d9f9      	bls.n	8002b46 <LAN8742_Init+0x12>
     {
     }
     pObj->Is_Initialized = 1;
 8002b52:	2301      	movs	r3, #1
 8002b54:	2500      	movs	r5, #0
 8002b56:	6063      	str	r3, [r4, #4]
 8002b58:	e027      	b.n	8002baa <LAN8742_Init+0x76>
     if(pObj->IO.Init != 0)
 8002b5a:	6883      	ldr	r3, [r0, #8]
 8002b5c:	b103      	cbz	r3, 8002b60 <LAN8742_Init+0x2c>
       pObj->IO.Init();
 8002b5e:	4798      	blx	r3
     pObj->DevAddr = LAN8742_MAX_DEV_ADDR + 1;
 8002b60:	2320      	movs	r3, #32
   int32_t status = LAN8742_STATUS_OK;
 8002b62:	2500      	movs	r5, #0
     pObj->DevAddr = LAN8742_MAX_DEV_ADDR + 1;
 8002b64:	6023      	str	r3, [r4, #0]
       if(pObj->IO.ReadReg(addr, LAN8742_SMR, &regvalue) < 0)
 8002b66:	6963      	ldr	r3, [r4, #20]
 8002b68:	aa01      	add	r2, sp, #4
 8002b6a:	2112      	movs	r1, #18
 8002b6c:	4630      	mov	r0, r6
 8002b6e:	4798      	blx	r3
 8002b70:	2800      	cmp	r0, #0
 8002b72:	db1d      	blt.n	8002bb0 <LAN8742_Init+0x7c>
       if((regvalue & LAN8742_SMR_PHY_ADDR) == addr)
 8002b74:	9b01      	ldr	r3, [sp, #4]
 8002b76:	f003 031f 	and.w	r3, r3, #31
 8002b7a:	42b3      	cmp	r3, r6
 8002b7c:	d11a      	bne.n	8002bb4 <LAN8742_Init+0x80>
         status = LAN8742_STATUS_OK;
 8002b7e:	2500      	movs	r5, #0
         pObj->DevAddr = addr;
 8002b80:	6026      	str	r6, [r4, #0]
     if(pObj->DevAddr > LAN8742_MAX_DEV_ADDR)
 8002b82:	6820      	ldr	r0, [r4, #0]
 8002b84:	281f      	cmp	r0, #31
 8002b86:	d833      	bhi.n	8002bf0 <LAN8742_Init+0xbc>
     if(status == LAN8742_STATUS_OK)
 8002b88:	b97d      	cbnz	r5, 8002baa <LAN8742_Init+0x76>
       if(pObj->IO.WriteReg(pObj->DevAddr, LAN8742_BCR, LAN8742_BCR_SOFT_RESET) >= 0)
 8002b8a:	6923      	ldr	r3, [r4, #16]
 8002b8c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8002b90:	4629      	mov	r1, r5
 8002b92:	4798      	blx	r3
 8002b94:	2800      	cmp	r0, #0
 8002b96:	db2e      	blt.n	8002bf6 <LAN8742_Init+0xc2>
         if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &regvalue) >= 0)
 8002b98:	6963      	ldr	r3, [r4, #20]
 8002b9a:	aa01      	add	r2, sp, #4
 8002b9c:	4629      	mov	r1, r5
 8002b9e:	6820      	ldr	r0, [r4, #0]
 8002ba0:	4798      	blx	r3
 8002ba2:	2800      	cmp	r0, #0
 8002ba4:	da0a      	bge.n	8002bbc <LAN8742_Init+0x88>
           status = LAN8742_STATUS_READ_ERROR;
 8002ba6:	f06f 0504 	mvn.w	r5, #4
   }
   
   return status;
 }
 8002baa:	4628      	mov	r0, r5
 8002bac:	b002      	add	sp, #8
 8002bae:	bd70      	pop	{r4, r5, r6, pc}
         status = LAN8742_STATUS_READ_ERROR;
 8002bb0:	f06f 0504 	mvn.w	r5, #4
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 8002bb4:	3601      	adds	r6, #1
 8002bb6:	2e20      	cmp	r6, #32
 8002bb8:	d1d5      	bne.n	8002b66 <LAN8742_Init+0x32>
 8002bba:	e7e2      	b.n	8002b82 <LAN8742_Init+0x4e>
           tickstart = pObj->IO.GetTick();
 8002bbc:	69a3      	ldr	r3, [r4, #24]
 8002bbe:	4798      	blx	r3
 8002bc0:	4606      	mov	r6, r0
           while(regvalue & LAN8742_BCR_SOFT_RESET)
 8002bc2:	9b01      	ldr	r3, [sp, #4]
 8002bc4:	041b      	lsls	r3, r3, #16
 8002bc6:	d402      	bmi.n	8002bce <LAN8742_Init+0x9a>
   if(status == LAN8742_STATUS_OK)
 8002bc8:	2d00      	cmp	r5, #0
 8002bca:	d1ee      	bne.n	8002baa <LAN8742_Init+0x76>
 8002bcc:	e7b8      	b.n	8002b40 <LAN8742_Init+0xc>
             if((pObj->IO.GetTick() - tickstart) <= LAN8742_SW_RESET_TO)
 8002bce:	69a3      	ldr	r3, [r4, #24]
 8002bd0:	4798      	blx	r3
 8002bd2:	1b80      	subs	r0, r0, r6
 8002bd4:	f5b0 7ffa 	cmp.w	r0, #500	; 0x1f4
 8002bd8:	d807      	bhi.n	8002bea <LAN8742_Init+0xb6>
               if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &regvalue) < 0)
 8002bda:	6963      	ldr	r3, [r4, #20]
 8002bdc:	aa01      	add	r2, sp, #4
 8002bde:	2100      	movs	r1, #0
 8002be0:	6820      	ldr	r0, [r4, #0]
 8002be2:	4798      	blx	r3
 8002be4:	2800      	cmp	r0, #0
 8002be6:	daec      	bge.n	8002bc2 <LAN8742_Init+0x8e>
 8002be8:	e7dd      	b.n	8002ba6 <LAN8742_Init+0x72>
               status = LAN8742_STATUS_RESET_TIMEOUT;
 8002bea:	f06f 0501 	mvn.w	r5, #1
 8002bee:	e7e8      	b.n	8002bc2 <LAN8742_Init+0x8e>
       status = LAN8742_STATUS_ADDRESS_ERROR;
 8002bf0:	f06f 0502 	mvn.w	r5, #2
 8002bf4:	e7d9      	b.n	8002baa <LAN8742_Init+0x76>
         status = LAN8742_STATUS_WRITE_ERROR;
 8002bf6:	f06f 0503 	mvn.w	r5, #3
   return status;
 8002bfa:	e7d6      	b.n	8002baa <LAN8742_Init+0x76>

08002bfc <SystemInit>:
  */
void SystemInit (void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002bfc:	4914      	ldr	r1, [pc, #80]	; (8002c50 <SystemInit+0x54>)

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;

  /* Reset HSEON, CSSON , CSION,RC48ON, CSIKERON PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= (uint32_t)0xEAF6ED7F;
 8002bfe:	4815      	ldr	r0, [pc, #84]	; (8002c54 <SystemInit+0x58>)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002c00:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8002c04:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
{
 8002c08:	b510      	push	{r4, lr}
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002c0a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  RCC->CR |= RCC_CR_HSION;
 8002c0e:	4b12      	ldr	r3, [pc, #72]	; (8002c58 <SystemInit+0x5c>)
 8002c10:	681a      	ldr	r2, [r3, #0]
 8002c12:	f042 0201 	orr.w	r2, r2, #1
 8002c16:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 8002c18:	2200      	movs	r2, #0
 8002c1a:	611a      	str	r2, [r3, #16]
  RCC->CR &= (uint32_t)0xEAF6ED7F;
 8002c1c:	681c      	ldr	r4, [r3, #0]
 8002c1e:	4020      	ands	r0, r4
 8002c20:	6018      	str	r0, [r3, #0]

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8002c22:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8002c24:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8002c26:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x00000000;
 8002c28:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00000000;
 8002c2a:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x00000000;
 8002c2c:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8002c2e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x00000000;
 8002c30:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8002c32:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x00000000;
 8002c34:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8002c36:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8002c38:	6818      	ldr	r0, [r3, #0]
 8002c3a:	f420 2080 	bic.w	r0, r0, #262144	; 0x40000
 8002c3e:	6018      	str	r0, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8002c40:	661a      	str	r2, [r3, #96]	; 0x60

  /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
  *((__IO uint32_t*)0x51008108) = 0x00000001;
 8002c42:	2201      	movs	r2, #1
 8002c44:	4b05      	ldr	r3, [pc, #20]	; (8002c5c <SystemInit+0x60>)
 8002c46:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal ITCMSRAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET;       /* Vector Table Relocation in Internal FLASH */
 8002c48:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8002c4c:	608b      	str	r3, [r1, #8]
 8002c4e:	bd10      	pop	{r4, pc}
 8002c50:	e000ed00 	.word	0xe000ed00
 8002c54:	eaf6ed7f 	.word	0xeaf6ed7f
 8002c58:	58024400 	.word	0x58024400
 8002c5c:	51008108 	.word	0x51008108

08002c60 <ksz8851_interface_init>:
 * @brief Initialize SPI bus
 * @param None
 * @return Error code
 */
uint8_t ksz8851_interface_init(struct KSZ8851_INTERFACE *interface)
{
 8002c60:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002c62:	b08f      	sub	sp, #60	; 0x3c
 8002c64:	4605      	mov	r5, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c66:	2214      	movs	r2, #20
 8002c68:	2100      	movs	r1, #0
 8002c6a:	a809      	add	r0, sp, #36	; 0x24
 8002c6c:	f00f fc74 	bl	8012558 <memset>
  HAL_DMA_MuxSyncConfigTypeDef pSyncConfig= {0};
 8002c70:	2210      	movs	r2, #16
 8002c72:	2100      	movs	r1, #0
 8002c74:	a805      	add	r0, sp, #20
 8002c76:	f00f fc6f 	bl	8012558 <memset>

//  dmc_puts("ksz8851_interface_init\n");

  /* Configure the SPI peripheral */
  /* Set the SPI parameters */
  if (interface->hspi->Instance == SPI1)
 8002c7a:	692b      	ldr	r3, [r5, #16]
 8002c7c:	681a      	ldr	r2, [r3, #0]
 8002c7e:	4b8f      	ldr	r3, [pc, #572]	; (8002ebc <ksz8851_interface_init+0x25c>)
 8002c80:	429a      	cmp	r2, r3
 8002c82:	d17d      	bne.n	8002d80 <ksz8851_interface_init+0x120>
  {
//    dmc_puts("SPI1...\n");
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002c84:	4b8e      	ldr	r3, [pc, #568]	; (8002ec0 <ksz8851_interface_init+0x260>)
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PD7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c86:	2402      	movs	r4, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002c88:	2705      	movs	r7, #5
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c8a:	a909      	add	r1, sp, #36	; 0x24
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002c8c:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0

    GPIO_InitStruct.Pin = GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c90:	2600      	movs	r6, #0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c92:	488c      	ldr	r0, [pc, #560]	; (8002ec4 <ksz8851_interface_init+0x264>)
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002c94:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002c98:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
 8002c9c:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
 8002ca0:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8002ca4:	9200      	str	r2, [sp, #0]
 8002ca6:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ca8:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8002cac:	f042 0201 	orr.w	r2, r2, #1
 8002cb0:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8002cb4:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8002cb8:	f002 0201 	and.w	r2, r2, #1
 8002cbc:	9201      	str	r2, [sp, #4]
 8002cbe:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002cc0:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8002cc4:	f042 0208 	orr.w	r2, r2, #8
 8002cc8:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8002ccc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cd0:	940a      	str	r4, [sp, #40]	; 0x28
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002cd2:	f003 0308 	and.w	r3, r3, #8
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002cd6:	940c      	str	r4, [sp, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002cd8:	970d      	str	r7, [sp, #52]	; 0x34
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002cda:	9302      	str	r3, [sp, #8]
 8002cdc:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8002cde:	2360      	movs	r3, #96	; 0x60
 8002ce0:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ce2:	f003 f9c9 	bl	8006078 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002ce6:	2380      	movs	r3, #128	; 0x80
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002ce8:	4877      	ldr	r0, [pc, #476]	; (8002ec8 <ksz8851_interface_init+0x268>)
 8002cea:	a909      	add	r1, sp, #36	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cec:	940a      	str	r4, [sp, #40]	; 0x28
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002cee:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002cf0:	940c      	str	r4, [sp, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002cf2:	970d      	str	r7, [sp, #52]	; 0x34

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Stream0;
    hdma_spi1_tx.Init.Request = DMA_REQUEST_SPI1_TX;
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002cf4:	2740      	movs	r7, #64	; 0x40
    hdma_spi1_tx.Instance = DMA1_Stream0;
 8002cf6:	4c75      	ldr	r4, [pc, #468]	; (8002ecc <ksz8851_interface_init+0x26c>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cf8:	960b      	str	r6, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002cfa:	f003 f9bd 	bl	8006078 <HAL_GPIO_Init>
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002cfe:	4874      	ldr	r0, [pc, #464]	; (8002ed0 <ksz8851_interface_init+0x270>)
 8002d00:	2326      	movs	r3, #38	; 0x26
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002d02:	60e6      	str	r6, [r4, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002d04:	6166      	str	r6, [r4, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002d06:	61a6      	str	r6, [r4, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8002d08:	61e6      	str	r6, [r4, #28]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002d0a:	e884 0089 	stmia.w	r4, {r0, r3, r7}
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002d0e:	f44f 6380 	mov.w	r3, #1024	; 0x400
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_HIGH;
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8002d12:	4620      	mov	r0, r4
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002d14:	6123      	str	r3, [r4, #16]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8002d16:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002d1a:	6223      	str	r3, [r4, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8002d1c:	2304      	movs	r3, #4
 8002d1e:	6263      	str	r3, [r4, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8002d20:	f001 f894 	bl	8003e4c <HAL_DMA_Init>
 8002d24:	b108      	cbz	r0, 8002d2a <ksz8851_interface_init+0xca>
    {
      Error_Handler();
 8002d26:	f7ff f8d1 	bl	8001ecc <Error_Handler>
    }

    pSyncConfig.SyncSignalID = HAL_DMAMUX1_SYNC_EXTI0;
 8002d2a:	2306      	movs	r3, #6
    pSyncConfig.SyncPolarity = HAL_DMAMUX_SYNC_NO_EVENT;
    pSyncConfig.SyncEnable = DISABLE;
    pSyncConfig.EventEnable = DISABLE;
    pSyncConfig.RequestNumber = 1;
    if (HAL_DMAEx_ConfigMuxSync(&hdma_spi1_tx, &pSyncConfig) != HAL_OK)
 8002d2c:	a905      	add	r1, sp, #20
 8002d2e:	4867      	ldr	r0, [pc, #412]	; (8002ecc <ksz8851_interface_init+0x26c>)
    pSyncConfig.SyncSignalID = HAL_DMAMUX1_SYNC_EXTI0;
 8002d30:	9305      	str	r3, [sp, #20]
    pSyncConfig.RequestNumber = 1;
 8002d32:	2301      	movs	r3, #1
    pSyncConfig.SyncPolarity = HAL_DMAMUX_SYNC_NO_EVENT;
 8002d34:	9606      	str	r6, [sp, #24]
    pSyncConfig.SyncEnable = DISABLE;
 8002d36:	f88d 601c 	strb.w	r6, [sp, #28]
    pSyncConfig.EventEnable = DISABLE;
 8002d3a:	f88d 601d 	strb.w	r6, [sp, #29]
    pSyncConfig.RequestNumber = 1;
 8002d3e:	9308      	str	r3, [sp, #32]
    if (HAL_DMAEx_ConfigMuxSync(&hdma_spi1_tx, &pSyncConfig) != HAL_OK)
 8002d40:	f001 fc24 	bl	800458c <HAL_DMAEx_ConfigMuxSync>
 8002d44:	b108      	cbz	r0, 8002d4a <ksz8851_interface_init+0xea>
    {
      Error_Handler();
 8002d46:	f7ff f8c1 	bl	8001ecc <Error_Handler>
    }

    __HAL_LINKDMA(interface->hspi,hdmatx,hdma_spi1_tx);
 8002d4a:	692b      	ldr	r3, [r5, #16]
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Stream1;
    hdma_spi1_rx.Init.Request = DMA_REQUEST_SPI1_RX;
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002d4c:	f44f 6280 	mov.w	r2, #1024	; 0x400
    hdma_spi1_rx.Instance = DMA1_Stream1;
 8002d50:	4860      	ldr	r0, [pc, #384]	; (8002ed4 <ksz8851_interface_init+0x274>)
    __HAL_LINKDMA(interface->hspi,hdmatx,hdma_spi1_tx);
 8002d52:	679c      	str	r4, [r3, #120]	; 0x78
 8002d54:	63a3      	str	r3, [r4, #56]	; 0x38
    hdma_spi1_rx.Init.Request = DMA_REQUEST_SPI1_RX;
 8002d56:	2325      	movs	r3, #37	; 0x25
 8002d58:	495f      	ldr	r1, [pc, #380]	; (8002ed8 <ksz8851_interface_init+0x278>)
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002d5a:	6102      	str	r2, [r0, #16]
    hdma_spi1_rx.Init.Request = DMA_REQUEST_SPI1_RX;
 8002d5c:	e880 000a 	stmia.w	r0, {r1, r3}
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002d60:	2300      	movs	r3, #0
 8002d62:	6083      	str	r3, [r0, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002d64:	60c3      	str	r3, [r0, #12]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002d66:	6143      	str	r3, [r0, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002d68:	6183      	str	r3, [r0, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8002d6a:	61c3      	str	r3, [r0, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8002d6c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002d70:	6203      	str	r3, [r0, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8002d72:	2304      	movs	r3, #4
 8002d74:	6243      	str	r3, [r0, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8002d76:	f001 f869 	bl	8003e4c <HAL_DMA_Init>
 8002d7a:	b108      	cbz	r0, 8002d80 <ksz8851_interface_init+0x120>
    {
      Error_Handler();
 8002d7c:	f7ff f8a6 	bl	8001ecc <Error_Handler>
    }
  }
  if (interface->hspi->Instance == SPI4)
 8002d80:	692b      	ldr	r3, [r5, #16]
 8002d82:	681a      	ldr	r2, [r3, #0]
 8002d84:	4b55      	ldr	r3, [pc, #340]	; (8002edc <ksz8851_interface_init+0x27c>)
 8002d86:	429a      	cmp	r2, r3
 8002d88:	d16a      	bne.n	8002e60 <ksz8851_interface_init+0x200>
  {
//    dmc_puts("SPI4...\n");
    __HAL_RCC_SPI4_CLK_ENABLE();
 8002d8a:	4b4d      	ldr	r3, [pc, #308]	; (8002ec0 <ksz8851_interface_init+0x260>)
    PE13     ------> SPI4_MISO
    PE14     ------> SPI4_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d8c:	2600      	movs	r6, #0
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002d8e:	4854      	ldr	r0, [pc, #336]	; (8002ee0 <ksz8851_interface_init+0x280>)
 8002d90:	a909      	add	r1, sp, #36	; 0x24
    __HAL_RCC_SPI4_CLK_ENABLE();
 8002d92:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0

    /* SPI4 DMA Init */
    /* SPI4_RX Init */
    hdma_spi4_rx.Instance = DMA1_Stream2;
 8002d96:	4c53      	ldr	r4, [pc, #332]	; (8002ee4 <ksz8851_interface_init+0x284>)
    __HAL_RCC_SPI4_CLK_ENABLE();
 8002d98:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002d9c:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
 8002da0:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
 8002da4:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8002da8:	9203      	str	r2, [sp, #12]
 8002daa:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002dac:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8002db0:	f042 0210 	orr.w	r2, r2, #16
 8002db4:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8002db8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dbc:	960b      	str	r6, [sp, #44]	; 0x2c
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002dbe:	f003 0310 	and.w	r3, r3, #16
 8002dc2:	9304      	str	r3, [sp, #16]
 8002dc4:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14;
 8002dc6:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 8002dca:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002dcc:	2302      	movs	r3, #2
 8002dce:	930a      	str	r3, [sp, #40]	; 0x28
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002dd0:	930c      	str	r3, [sp, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8002dd2:	2305      	movs	r3, #5
 8002dd4:	930d      	str	r3, [sp, #52]	; 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002dd6:	f003 f94f 	bl	8006078 <HAL_GPIO_Init>
    hdma_spi4_rx.Init.Request = DMA_REQUEST_SPI4_RX;
 8002dda:	4b43      	ldr	r3, [pc, #268]	; (8002ee8 <ksz8851_interface_init+0x288>)
 8002ddc:	f04f 0e53 	mov.w	lr, #83	; 0x53
    hdma_spi4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_spi4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_spi4_rx.Init.Mode = DMA_NORMAL;
    hdma_spi4_rx.Init.Priority = DMA_PRIORITY_HIGH;
    hdma_spi4_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
    if (HAL_DMA_Init(&hdma_spi4_rx) != HAL_OK)
 8002de0:	4620      	mov	r0, r4
    hdma_spi4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002de2:	60a6      	str	r6, [r4, #8]
    hdma_spi4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002de4:	60e6      	str	r6, [r4, #12]
    hdma_spi4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002de6:	6166      	str	r6, [r4, #20]
    hdma_spi4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002de8:	61a6      	str	r6, [r4, #24]
    hdma_spi4_rx.Init.Mode = DMA_NORMAL;
 8002dea:	61e6      	str	r6, [r4, #28]
    hdma_spi4_rx.Init.Request = DMA_REQUEST_SPI4_RX;
 8002dec:	e884 4008 	stmia.w	r4, {r3, lr}
    hdma_spi4_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002df0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002df4:	6123      	str	r3, [r4, #16]
    hdma_spi4_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8002df6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002dfa:	6223      	str	r3, [r4, #32]
    hdma_spi4_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8002dfc:	2304      	movs	r3, #4
 8002dfe:	6263      	str	r3, [r4, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi4_rx) != HAL_OK)
 8002e00:	f001 f824 	bl	8003e4c <HAL_DMA_Init>
 8002e04:	b108      	cbz	r0, 8002e0a <ksz8851_interface_init+0x1aa>
    {
      Error_Handler();
 8002e06:	f7ff f861 	bl	8001ecc <Error_Handler>
    }

    pSyncConfig.SyncSignalID = HAL_DMAMUX1_SYNC_EXTI0;
 8002e0a:	2306      	movs	r3, #6
    pSyncConfig.SyncPolarity = HAL_DMAMUX_SYNC_NO_EVENT;
    pSyncConfig.SyncEnable = DISABLE;
    pSyncConfig.EventEnable = DISABLE;
    pSyncConfig.RequestNumber = 1;
    if (HAL_DMAEx_ConfigMuxSync(&hdma_spi4_rx, &pSyncConfig) != HAL_OK)
 8002e0c:	a905      	add	r1, sp, #20
 8002e0e:	4835      	ldr	r0, [pc, #212]	; (8002ee4 <ksz8851_interface_init+0x284>)
    pSyncConfig.SyncSignalID = HAL_DMAMUX1_SYNC_EXTI0;
 8002e10:	9305      	str	r3, [sp, #20]
    pSyncConfig.RequestNumber = 1;
 8002e12:	2301      	movs	r3, #1
    pSyncConfig.SyncPolarity = HAL_DMAMUX_SYNC_NO_EVENT;
 8002e14:	9606      	str	r6, [sp, #24]
    pSyncConfig.SyncEnable = DISABLE;
 8002e16:	f88d 601c 	strb.w	r6, [sp, #28]
    pSyncConfig.EventEnable = DISABLE;
 8002e1a:	f88d 601d 	strb.w	r6, [sp, #29]
    pSyncConfig.RequestNumber = 1;
 8002e1e:	9308      	str	r3, [sp, #32]
    if (HAL_DMAEx_ConfigMuxSync(&hdma_spi4_rx, &pSyncConfig) != HAL_OK)
 8002e20:	f001 fbb4 	bl	800458c <HAL_DMAEx_ConfigMuxSync>
 8002e24:	b108      	cbz	r0, 8002e2a <ksz8851_interface_init+0x1ca>
    {
      Error_Handler();
 8002e26:	f7ff f851 	bl	8001ecc <Error_Handler>
    }

    __HAL_LINKDMA(interface->hspi,hdmarx,hdma_spi4_rx);
 8002e2a:	692b      	ldr	r3, [r5, #16]

    /* SPI4_TX Init */
    hdma_spi4_tx.Instance = DMA1_Stream3;
    hdma_spi4_tx.Init.Request = DMA_REQUEST_SPI4_TX;
    hdma_spi4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002e2c:	2654      	movs	r6, #84	; 0x54
    hdma_spi4_tx.Instance = DMA1_Stream3;
 8002e2e:	482f      	ldr	r0, [pc, #188]	; (8002eec <ksz8851_interface_init+0x28c>)
    hdma_spi4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002e30:	2740      	movs	r7, #64	; 0x40
    __HAL_LINKDMA(interface->hspi,hdmarx,hdma_spi4_rx);
 8002e32:	67dc      	str	r4, [r3, #124]	; 0x7c
    hdma_spi4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_spi4_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002e34:	f44f 6280 	mov.w	r2, #1024	; 0x400
    __HAL_LINKDMA(interface->hspi,hdmarx,hdma_spi4_rx);
 8002e38:	63a3      	str	r3, [r4, #56]	; 0x38
    hdma_spi4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002e3a:	4b2d      	ldr	r3, [pc, #180]	; (8002ef0 <ksz8851_interface_init+0x290>)
    hdma_spi4_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002e3c:	6102      	str	r2, [r0, #16]
    hdma_spi4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002e3e:	e880 00c8 	stmia.w	r0, {r3, r6, r7}
    hdma_spi4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002e42:	2300      	movs	r3, #0
 8002e44:	60c3      	str	r3, [r0, #12]
    hdma_spi4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002e46:	6143      	str	r3, [r0, #20]
    hdma_spi4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002e48:	6183      	str	r3, [r0, #24]
    hdma_spi4_tx.Init.Mode = DMA_NORMAL;
 8002e4a:	61c3      	str	r3, [r0, #28]
    hdma_spi4_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8002e4c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002e50:	6203      	str	r3, [r0, #32]
    hdma_spi4_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8002e52:	2304      	movs	r3, #4
 8002e54:	6243      	str	r3, [r0, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi4_tx) != HAL_OK)
 8002e56:	f000 fff9 	bl	8003e4c <HAL_DMA_Init>
 8002e5a:	b108      	cbz	r0, 8002e60 <ksz8851_interface_init+0x200>
    {
      Error_Handler();
 8002e5c:	f7ff f836 	bl	8001ecc <Error_Handler>
    }
  }

  interface->hspi->Init.Mode = SPI_MODE_MASTER;
 8002e60:	6928      	ldr	r0, [r5, #16]
 8002e62:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
  interface->hspi->Init.Direction = SPI_DIRECTION_2LINES;
  interface->hspi->Init.DataSize = SPI_DATASIZE_8BIT;
  interface->hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
  interface->hspi->Init.CLKPhase = SPI_PHASE_1EDGE;
  interface->hspi->Init.NSS = SPI_NSS_SOFT;  // SPI_NSS_HARD_OUTPUT
 8002e66:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  interface->hspi->Init.Direction = SPI_DIRECTION_2LINES;
 8002e6a:	2400      	movs	r4, #0
  interface->hspi->Init.Mode = SPI_MODE_MASTER;
 8002e6c:	6043      	str	r3, [r0, #4]
  interface->hspi->Init.DataSize = SPI_DATASIZE_8BIT;
 8002e6e:	2307      	movs	r3, #7
  interface->hspi->Init.NSS = SPI_NSS_SOFT;  // SPI_NSS_HARD_OUTPUT
 8002e70:	6182      	str	r2, [r0, #24]
  // KSZ8851SNL can handle up to 50 MHz
  // SPI_BAUDRATEPRESCALER_8: 100MHz / 8 = 12.5 MHz
  // SPI_BAUDRATEPRESCALER_4: 100MHz / 4 = 25.0 MHz
  // SPI_BAUDRATEPRESCALER_2: 100MHz / 2 = 50.0 MHz - Too fast in practice...
  interface->hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8002e72:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  interface->hspi->Init.DataSize = SPI_DATASIZE_8BIT;
 8002e76:	60c3      	str	r3, [r0, #12]
  interface->hspi->Init.FirstBit = SPI_FIRSTBIT_MSB;
  interface->hspi->Init.TIMode = SPI_TIMODE_DISABLE;
  interface->hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  interface->hspi->Init.CRCPolynomial = 7;
 8002e78:	62c3      	str	r3, [r0, #44]	; 0x2c
  interface->hspi->Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002e7a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  interface->hspi->Init.Direction = SPI_DIRECTION_2LINES;
 8002e7e:	6084      	str	r4, [r0, #8]
  interface->hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002e80:	6104      	str	r4, [r0, #16]
  interface->hspi->Init.CLKPhase = SPI_PHASE_1EDGE;
 8002e82:	6144      	str	r4, [r0, #20]
  interface->hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8002e84:	61c2      	str	r2, [r0, #28]
  interface->hspi->Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002e86:	6204      	str	r4, [r0, #32]
  interface->hspi->Init.TIMode = SPI_TIMODE_DISABLE;
 8002e88:	6244      	str	r4, [r0, #36]	; 0x24
  interface->hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002e8a:	6284      	str	r4, [r0, #40]	; 0x28
  interface->hspi->Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002e8c:	6343      	str	r3, [r0, #52]	; 0x34
  interface->hspi->Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8002e8e:	6384      	str	r4, [r0, #56]	; 0x38
  interface->hspi->Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8002e90:	63c4      	str	r4, [r0, #60]	; 0x3c
  interface->hspi->Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8002e92:	6404      	str	r4, [r0, #64]	; 0x40
  interface->hspi->Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8002e94:	6444      	str	r4, [r0, #68]	; 0x44
  interface->hspi->Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8002e96:	6484      	str	r4, [r0, #72]	; 0x48
  interface->hspi->Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8002e98:	64c4      	str	r4, [r0, #76]	; 0x4c
  interface->hspi->Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8002e9a:	6504      	str	r4, [r0, #80]	; 0x50
  interface->hspi->Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8002e9c:	6544      	str	r4, [r0, #84]	; 0x54
  interface->hspi->Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8002e9e:	6584      	str	r4, [r0, #88]	; 0x58
  if (HAL_SPI_Init(interface->hspi) != HAL_OK)
 8002ea0:	f007 ff24 	bl	800acec <HAL_SPI_Init>
 8002ea4:	b938      	cbnz	r0, 8002eb6 <ksz8851_interface_init+0x256>
  {
    return false;
  }

  /* Default state: Stop the SPI transfer operation, terminate the operation by raising the CS pin */
  HAL_GPIO_WritePin((GPIO_TypeDef*) interface->cs_port, interface->cs_pin, GPIO_PIN_SET);
 8002ea6:	6828      	ldr	r0, [r5, #0]
 8002ea8:	2201      	movs	r2, #1
 8002eaa:	88a9      	ldrh	r1, [r5, #4]
 8002eac:	f003 fa4a 	bl	8006344 <HAL_GPIO_WritePin>

  return true;
 8002eb0:	2001      	movs	r0, #1
}
 8002eb2:	b00f      	add	sp, #60	; 0x3c
 8002eb4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return false;
 8002eb6:	4620      	mov	r0, r4
 8002eb8:	e7fb      	b.n	8002eb2 <ksz8851_interface_init+0x252>
 8002eba:	bf00      	nop
 8002ebc:	40013000 	.word	0x40013000
 8002ec0:	58024400 	.word	0x58024400
 8002ec4:	58020000 	.word	0x58020000
 8002ec8:	58020c00 	.word	0x58020c00
 8002ecc:	24001180 	.word	0x24001180
 8002ed0:	40020010 	.word	0x40020010
 8002ed4:	24001108 	.word	0x24001108
 8002ed8:	40020028 	.word	0x40020028
 8002edc:	40013400 	.word	0x40013400
 8002ee0:	58021000 	.word	0x58021000
 8002ee4:	24000f08 	.word	0x24000f08
 8002ee8:	40020040 	.word	0x40020040
 8002eec:	24000f80 	.word	0x24000f80
 8002ef0:	40020058 	.word	0x40020058

08002ef4 <ksz8851_reg_read>:
 * @brief Read KSZ8851 register
 * @param[in] address Register address
 * @return Register value
 */
uint16_t ksz8851_reg_read(struct KSZ8851_INTERFACE *interface, uint16_t reg)
{
 8002ef4:	b530      	push	{r4, r5, lr}
 8002ef6:	460d      	mov	r5, r1
 8002ef8:	b085      	sub	sp, #20
 8002efa:	4604      	mov	r4, r0
  uint8_t outbuf[4];
  uint16_t cmd = 0;
  uint16_t rddata = 0;

  /* Starting the SPI transfer operation by pulling the CS pin low */
  HAL_GPIO_WritePin((GPIO_TypeDef*) interface->cs_port, interface->cs_pin, GPIO_PIN_RESET);
 8002efc:	2200      	movs	r2, #0
 8002efe:	8881      	ldrh	r1, [r0, #4]
 8002f00:	6800      	ldr	r0, [r0, #0]
 8002f02:	f003 fa1f 	bl	8006344 <HAL_GPIO_WritePin>
  cmd = (reg << 2) & REG_ADDR_MASK; // & 0x3F0

  /* Add byte enables to cmd */
  /* Last 2 bits still under "don't care bits" handled with byte enable. */
  /* Select byte enable for command. */
  if (reg & 2)
 8002f06:	07aa      	lsls	r2, r5, #30
  cmd = (reg << 2) & REG_ADDR_MASK; // & 0x3F0
 8002f08:	ea4f 0385 	mov.w	r3, r5, lsl #2
  outbuf[1] = cmd & 0xff;
  outbuf[2] = 0xff;
  outbuf[3] = 0xff;

  /* Perform blocking SPI transfer. Discard function returned value! TODO: handle it? */
  (void) HAL_SPI_TransmitReceive(interface->hspi, (uint8_t*) outbuf, (uint8_t *) inbuf, 4, 5000);
 8002f0c:	a903      	add	r1, sp, #12
 8002f0e:	6920      	ldr	r0, [r4, #16]
  cmd = (reg << 2) & REG_ADDR_MASK; // & 0x3F0
 8002f10:	f403 737c 	and.w	r3, r3, #1008	; 0x3f0
    cmd |= (0xc << 10);
 8002f14:	bf4c      	ite	mi
 8002f16:	f443 5340 	orrmi.w	r3, r3, #12288	; 0x3000
    cmd |= (0x3 << 10);
 8002f1a:	f443 6340 	orrpl.w	r3, r3, #3072	; 0xc00
  outbuf[0] = cmd >> 8;
 8002f1e:	0a1a      	lsrs	r2, r3, #8
  outbuf[1] = cmd & 0xff;
 8002f20:	f88d 300d 	strb.w	r3, [sp, #13]
  outbuf[2] = 0xff;
 8002f24:	23ff      	movs	r3, #255	; 0xff
  outbuf[0] = cmd >> 8;
 8002f26:	f88d 200c 	strb.w	r2, [sp, #12]
  (void) HAL_SPI_TransmitReceive(interface->hspi, (uint8_t*) outbuf, (uint8_t *) inbuf, 4, 5000);
 8002f2a:	aa02      	add	r2, sp, #8
  outbuf[2] = 0xff;
 8002f2c:	f88d 300e 	strb.w	r3, [sp, #14]
  outbuf[3] = 0xff;
 8002f30:	f88d 300f 	strb.w	r3, [sp, #15]
  (void) HAL_SPI_TransmitReceive(interface->hspi, (uint8_t*) outbuf, (uint8_t *) inbuf, 4, 5000);
 8002f34:	f241 3388 	movw	r3, #5000	; 0x1388
 8002f38:	9300      	str	r3, [sp, #0]
 8002f3a:	2304      	movs	r3, #4
 8002f3c:	f008 f912 	bl	800b164 <HAL_SPI_TransmitReceive>

  /* Stop the SPI transfer operation, terminate the operation by raising the CS pin */
  HAL_GPIO_WritePin((GPIO_TypeDef*) interface->cs_port, interface->cs_pin, GPIO_PIN_SET);
 8002f40:	6820      	ldr	r0, [r4, #0]
 8002f42:	2201      	movs	r2, #1
 8002f44:	88a1      	ldrh	r1, [r4, #4]
 8002f46:	f003 f9fd 	bl	8006344 <HAL_GPIO_WritePin>

  rddata = (inbuf[3] << 8) | inbuf[2];
 8002f4a:	f89d 000b 	ldrb.w	r0, [sp, #11]
 8002f4e:	f89d 300a 	ldrb.w	r3, [sp, #10]
  return rddata;
}
 8002f52:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
 8002f56:	b005      	add	sp, #20
 8002f58:	bd30      	pop	{r4, r5, pc}

08002f5a <ksz8851_reg_write>:
 * @brief Write KSZ8851 register
 * @param[in] address Register address
 * @param[in] data Register value
 */
void ksz8851_reg_write(struct KSZ8851_INTERFACE *interface, uint16_t reg, uint16_t wrdata)
{
 8002f5a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8002f5c:	460e      	mov	r6, r1
 8002f5e:	4604      	mov	r4, r0
 8002f60:	4615      	mov	r5, r2
  uint8_t outbuf[4];
  uint16_t cmd = 0;

  /* Starting the SPI transfer operation by pulling the CS pin low */
  HAL_GPIO_WritePin((GPIO_TypeDef*) interface->cs_port, interface->cs_pin, GPIO_PIN_RESET);
 8002f62:	8881      	ldrh	r1, [r0, #4]
 8002f64:	2200      	movs	r2, #0
 8002f66:	6800      	ldr	r0, [r0, #0]
 8002f68:	f003 f9ec 	bl	8006344 <HAL_GPIO_WritePin>


  /* Add byte enables to cmd */
  /* Last 2 bits still under "don't care bits" handled with byte enable. */
  /* Select byte enable for command. */
  if (reg & 2)
 8002f6c:	07b2      	lsls	r2, r6, #30
  cmd = (reg << 2) & REG_ADDR_MASK;
 8002f6e:	ea4f 0386 	mov.w	r3, r6, lsl #2
  /* Add opcode to cmd */
  /* Add command write code. */
  cmd |= CMD_WRITE;
  outbuf[0] = cmd >> 8;
  outbuf[1] = cmd & 0xff;
  outbuf[2] = wrdata & 0xff;
 8002f72:	f88d 5006 	strb.w	r5, [sp, #6]
  outbuf[3] = wrdata >> 8;
 8002f76:	ea4f 2515 	mov.w	r5, r5, lsr #8

  /* Perform blocking SPI transfer. Discard function returned value! TODO: handle it? */
  (void) HAL_SPI_Transmit(interface->hspi, (uint8_t*) outbuf, 4, 2000);
 8002f7a:	6920      	ldr	r0, [r4, #16]
  cmd = (reg << 2) & REG_ADDR_MASK;
 8002f7c:	f403 737c 	and.w	r3, r3, #1008	; 0x3f0
  outbuf[3] = wrdata >> 8;
 8002f80:	f88d 5007 	strb.w	r5, [sp, #7]
    cmd |= (0xc << 10);
 8002f84:	bf4c      	ite	mi
 8002f86:	f443 5340 	orrmi.w	r3, r3, #12288	; 0x3000
    cmd |= (0x3 << 10);
 8002f8a:	f443 6340 	orrpl.w	r3, r3, #3072	; 0xc00
  cmd |= CMD_WRITE;
 8002f8e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
  outbuf[0] = cmd >> 8;
 8002f92:	0a1a      	lsrs	r2, r3, #8
  outbuf[1] = cmd & 0xff;
 8002f94:	f88d 3005 	strb.w	r3, [sp, #5]
  (void) HAL_SPI_Transmit(interface->hspi, (uint8_t*) outbuf, 4, 2000);
 8002f98:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
  outbuf[0] = cmd >> 8;
 8002f9c:	f88d 2004 	strb.w	r2, [sp, #4]
  (void) HAL_SPI_Transmit(interface->hspi, (uint8_t*) outbuf, 4, 2000);
 8002fa0:	2204      	movs	r2, #4
 8002fa2:	eb0d 0102 	add.w	r1, sp, r2
 8002fa6:	f007 ffb5 	bl	800af14 <HAL_SPI_Transmit>

  /* Stop the SPI transfer operation, terminate the operation by raising the CS pin */
  HAL_GPIO_WritePin((GPIO_TypeDef*) interface->cs_port, interface->cs_pin, GPIO_PIN_SET);
 8002faa:	2201      	movs	r2, #1
 8002fac:	88a1      	ldrh	r1, [r4, #4]
 8002fae:	6820      	ldr	r0, [r4, #0]
 8002fb0:	f003 f9c8 	bl	8006344 <HAL_GPIO_WritePin>
}
 8002fb4:	b002      	add	sp, #8
 8002fb6:	bd70      	pop	{r4, r5, r6, pc}

08002fb8 <ksz8851_reg_setbits>:
 * @brief Read register content, set bitmask and write back to register.
 * @param reg the register address to modify.
 * @param bits_to_set bitmask to apply.
 */
void ksz8851_reg_setbits(struct KSZ8851_INTERFACE *interface, uint16_t reg, uint16_t bits_to_set)
{
 8002fb8:	b570      	push	{r4, r5, r6, lr}
 8002fba:	4614      	mov	r4, r2
 8002fbc:	4605      	mov	r5, r0
 8002fbe:	460e      	mov	r6, r1
  uint16_t temp;

  // In order to set a bit in a register, such as during initialization,
  // read the register first, modify the target bit only and write it back.
  temp = ksz8851_reg_read(interface, reg);
 8002fc0:	f7ff ff98 	bl	8002ef4 <ksz8851_reg_read>
  temp |= bits_to_set;
 8002fc4:	ea40 0204 	orr.w	r2, r0, r4
  ksz8851_reg_write(interface, reg, temp);
 8002fc8:	4628      	mov	r0, r5
 8002fca:	4631      	mov	r1, r6
 8002fcc:	b292      	uxth	r2, r2
}
 8002fce:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  ksz8851_reg_write(interface, reg, temp);
 8002fd2:	f7ff bfc2 	b.w	8002f5a <ksz8851_reg_write>

08002fd6 <ksz8851_reg_clrbits>:
 * @brief Read register content, clear bitmask and write back to register.
 * @param reg the register address to modify.
 * @param bits_to_set bitmask to apply.
 */
void ksz8851_reg_clrbits(struct KSZ8851_INTERFACE *interface, uint16_t reg, uint16_t bits_to_clr)
{
 8002fd6:	b570      	push	{r4, r5, r6, lr}
 8002fd8:	4614      	mov	r4, r2
 8002fda:	4605      	mov	r5, r0
 8002fdc:	460e      	mov	r6, r1
  uint16_t temp;

  // In order to set a bit in a register, such as during initialization,
  // read the register first, modify the target bit only and write it back.
  temp = ksz8851_reg_read(interface, reg);
 8002fde:	f7ff ff89 	bl	8002ef4 <ksz8851_reg_read>
  temp &= ~bits_to_clr;
 8002fe2:	ea20 0204 	bic.w	r2, r0, r4
  ksz8851_reg_write(interface, reg, temp);
 8002fe6:	4628      	mov	r0, r5
 8002fe8:	4631      	mov	r1, r6
 8002fea:	b292      	uxth	r2, r2
}
 8002fec:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  ksz8851_reg_write(interface, reg, temp);
 8002ff0:	f7ff bfb3 	b.w	8002f5a <ksz8851_reg_write>

08002ff4 <ksz8851_soft_reset>:
{
 8002ff4:	b510      	push	{r4, lr}
 8002ff6:	4604      	mov	r4, r0
  if (queue_only)
 8002ff8:	b181      	cbz	r1, 800301c <ksz8851_soft_reset+0x28>
    ksz8851_reg_setbits(interface, REG_RESET_CTRL, QMU_SOFTWARE_RESET);
 8002ffa:	2202      	movs	r2, #2
 8002ffc:	2126      	movs	r1, #38	; 0x26
 8002ffe:	f7ff ffdb 	bl	8002fb8 <ksz8851_reg_setbits>
    HAL_Delay(1);
 8003002:	2001      	movs	r0, #1
 8003004:	f000 fb42 	bl	800368c <HAL_Delay>
    ksz8851_reg_clrbits(interface, REG_RESET_CTRL, QMU_SOFTWARE_RESET);
 8003008:	2202      	movs	r2, #2
    ksz8851_reg_clrbits(interface, REG_RESET_CTRL, GLOBAL_SOFTWARE_RESET);
 800300a:	4620      	mov	r0, r4
 800300c:	2126      	movs	r1, #38	; 0x26
 800300e:	f7ff ffe2 	bl	8002fd6 <ksz8851_reg_clrbits>
  HAL_Delay(1);
 8003012:	2001      	movs	r0, #1
}
 8003014:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  HAL_Delay(1);
 8003018:	f000 bb38 	b.w	800368c <HAL_Delay>
    ksz8851_reg_setbits(interface, REG_RESET_CTRL, GLOBAL_SOFTWARE_RESET);
 800301c:	2201      	movs	r2, #1
 800301e:	2126      	movs	r1, #38	; 0x26
 8003020:	f7ff ffca 	bl	8002fb8 <ksz8851_reg_setbits>
    HAL_Delay(1);
 8003024:	2001      	movs	r0, #1
 8003026:	f000 fb31 	bl	800368c <HAL_Delay>
    ksz8851_reg_clrbits(interface, REG_RESET_CTRL, GLOBAL_SOFTWARE_RESET);
 800302a:	2201      	movs	r2, #1
 800302c:	e7ed      	b.n	800300a <ksz8851_soft_reset+0x16>

0800302e <ksz8851_IntEnable>:
//      KSZ8851SNL_INT_RX_STOPPED |   /** Enable receive process stopped interrupt */
//      KSZ8851SNL_INT_TX_STOPPED |   /** Enable transmit process stopped interrupt */
//      KSZ8851SNL_INT_LINK_CHANGE |  /** Enable link change interrupt */
//      KSZ8851SNL_INT_RX_SPI_ERROR); /** Enable receive SPI bus error interrupt */

  ksz8851_reg_write(interface, REG_INT_ENABLE,     /* IER */
 800302e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003032:	2190      	movs	r1, #144	; 0x90
 8003034:	f7ff bf91 	b.w	8002f5a <ksz8851_reg_write>

08003038 <ksz8851_init_chip>:
{
 8003038:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800303c:	4604      	mov	r4, r0
  if (ksz8851_interface_init(interface) == false)
 800303e:	f7ff fe0f 	bl	8002c60 <ksz8851_interface_init>
 8003042:	2800      	cmp	r0, #0
 8003044:	f000 80cb 	beq.w	80031de <ksz8851_init_chip+0x1a6>
  uint32_t TickResetMicrel = HAL_GetTick();
 8003048:	f000 fb1a 	bl	8003680 <HAL_GetTick>
    while ((dev_id & 0xFFF0) != CHIP_ID_8851_16);
 800304c:	f648 0770 	movw	r7, #34928	; 0x8870
  uint32_t TickResetMicrel = HAL_GetTick();
 8003050:	4680      	mov	r8, r0
      dmc_puts(TERMINAL_LIGHT_RED);
 8003052:	f8df 91bc 	ldr.w	r9, [pc, #444]	; 8003210 <ksz8851_init_chip+0x1d8>
    ksz8851_soft_reset(interface, 0);
 8003056:	2100      	movs	r1, #0
 8003058:	4620      	mov	r0, r4
 800305a:	f7ff ffcb 	bl	8002ff4 <ksz8851_soft_reset>
    uint32_t TickReadID = HAL_GetTick();
 800305e:	f000 fb0f 	bl	8003680 <HAL_GetTick>
 8003062:	4682      	mov	sl, r0
      dev_id = ksz8851_reg_read(interface, REG_CHIP_ID); /* CIDER */
 8003064:	21c0      	movs	r1, #192	; 0xc0
 8003066:	4620      	mov	r0, r4
 8003068:	f7ff ff44 	bl	8002ef4 <ksz8851_reg_read>
 800306c:	4606      	mov	r6, r0
      if (HAL_GetTick() - TickReadID > 10)
 800306e:	f000 fb07 	bl	8003680 <HAL_GetTick>
 8003072:	eba0 000a 	sub.w	r0, r0, sl
 8003076:	f026 050f 	bic.w	r5, r6, #15
 800307a:	280a      	cmp	r0, #10
 800307c:	f240 80b1 	bls.w	80031e2 <ksz8851_init_chip+0x1aa>
    if (HAL_GetTick() - TickResetMicrel > 100)
 8003080:	f000 fafe 	bl	8003680 <HAL_GetTick>
 8003084:	eba0 0008 	sub.w	r0, r0, r8
 8003088:	2864      	cmp	r0, #100	; 0x64
 800308a:	d90b      	bls.n	80030a4 <ksz8851_init_chip+0x6c>
      dmc_puts(TERMINAL_LIGHT_RED);
 800308c:	4648      	mov	r0, r9
 800308e:	f7fd fc9b 	bl	80009c8 <dmc_puts>
      dmc_puts("FAILED: wrong Chip ID: ");
 8003092:	4856      	ldr	r0, [pc, #344]	; (80031ec <ksz8851_init_chip+0x1b4>)
 8003094:	f7fd fc98 	bl	80009c8 <dmc_puts>
      dmc_puthex4cr(dev_id);
 8003098:	4630      	mov	r0, r6
 800309a:	f7fd fcdd 	bl	8000a58 <dmc_puthex4cr>
      dmc_puts(TERMINAL_DEFAULT);
 800309e:	4854      	ldr	r0, [pc, #336]	; (80031f0 <ksz8851_init_chip+0x1b8>)
 80030a0:	f7fd fc92 	bl	80009c8 <dmc_puts>
  while ((dev_id & 0xFFF0) != CHIP_ID_8851_16);
 80030a4:	b2ad      	uxth	r5, r5
 80030a6:	42bd      	cmp	r5, r7
 80030a8:	d1d5      	bne.n	8003056 <ksz8851_init_chip+0x1e>
  dmc_puts(TERMINAL_LIGHT_GREEN);
 80030aa:	4852      	ldr	r0, [pc, #328]	; (80031f4 <ksz8851_init_chip+0x1bc>)
 80030ac:	f7fd fc8c 	bl	80009c8 <dmc_puts>
  dmc_puts("Device ID");
 80030b0:	4851      	ldr	r0, [pc, #324]	; (80031f8 <ksz8851_init_chip+0x1c0>)
 80030b2:	f7fd fc89 	bl	80009c8 <dmc_puts>
  if (interface->hspi->Instance == SPI1)
 80030b6:	6923      	ldr	r3, [r4, #16]
 80030b8:	681a      	ldr	r2, [r3, #0]
 80030ba:	4b50      	ldr	r3, [pc, #320]	; (80031fc <ksz8851_init_chip+0x1c4>)
 80030bc:	429a      	cmp	r2, r3
 80030be:	d102      	bne.n	80030c6 <ksz8851_init_chip+0x8e>
    dmc_puts(" 1");
 80030c0:	484f      	ldr	r0, [pc, #316]	; (8003200 <ksz8851_init_chip+0x1c8>)
 80030c2:	f7fd fc81 	bl	80009c8 <dmc_puts>
  if (interface->hspi->Instance == SPI4)
 80030c6:	6923      	ldr	r3, [r4, #16]
 80030c8:	681a      	ldr	r2, [r3, #0]
 80030ca:	4b4e      	ldr	r3, [pc, #312]	; (8003204 <ksz8851_init_chip+0x1cc>)
 80030cc:	429a      	cmp	r2, r3
 80030ce:	d102      	bne.n	80030d6 <ksz8851_init_chip+0x9e>
    dmc_puts(" 4");
 80030d0:	484d      	ldr	r0, [pc, #308]	; (8003208 <ksz8851_init_chip+0x1d0>)
 80030d2:	f7fd fc79 	bl	80009c8 <dmc_puts>
  dmc_puts(": ");
 80030d6:	484d      	ldr	r0, [pc, #308]	; (800320c <ksz8851_init_chip+0x1d4>)
 80030d8:	f7fd fc76 	bl	80009c8 <dmc_puts>
  dmc_puthex4cr(dev_id);
 80030dc:	4630      	mov	r0, r6
 80030de:	f7fd fcbb 	bl	8000a58 <dmc_puthex4cr>
  dmc_puts(TERMINAL_DEFAULT);
 80030e2:	4843      	ldr	r0, [pc, #268]	; (80031f0 <ksz8851_init_chip+0x1b8>)
 80030e4:	f7fd fc70 	bl	80009c8 <dmc_puts>
  ksz8851_reg_write(interface, REG_MAC_ADDR_0, (interface->MAC_address[4] << 8) | interface->MAC_address[5]); /* MARL */
 80030e8:	7e63      	ldrb	r3, [r4, #25]
 80030ea:	7e22      	ldrb	r2, [r4, #24]
 80030ec:	2110      	movs	r1, #16
 80030ee:	4620      	mov	r0, r4
 80030f0:	ea43 2202 	orr.w	r2, r3, r2, lsl #8
 80030f4:	f7ff ff31 	bl	8002f5a <ksz8851_reg_write>
  ksz8851_reg_write(interface, REG_MAC_ADDR_2, (interface->MAC_address[2] << 8) | interface->MAC_address[3]); /* MARM */
 80030f8:	7de3      	ldrb	r3, [r4, #23]
 80030fa:	7da2      	ldrb	r2, [r4, #22]
 80030fc:	2112      	movs	r1, #18
 80030fe:	4620      	mov	r0, r4
 8003100:	ea43 2202 	orr.w	r2, r3, r2, lsl #8
 8003104:	f7ff ff29 	bl	8002f5a <ksz8851_reg_write>
  ksz8851_reg_write(interface, REG_MAC_ADDR_4, (interface->MAC_address[0] << 8) | interface->MAC_address[1]); /* MARH */
 8003108:	7d63      	ldrb	r3, [r4, #21]
 800310a:	7d22      	ldrb	r2, [r4, #20]
 800310c:	2114      	movs	r1, #20
 800310e:	4620      	mov	r0, r4
 8003110:	ea43 2202 	orr.w	r2, r3, r2, lsl #8
 8003114:	f7ff ff21 	bl	8002f5a <ksz8851_reg_write>
  ksz8851_reg_write(interface, REG_TX_ADDR_PTR,  /* TXFDPR */
 8003118:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800311c:	2184      	movs	r1, #132	; 0x84
 800311e:	4620      	mov	r0, r4
 8003120:	f7ff ff1b 	bl	8002f5a <ksz8851_reg_write>
  ksz8851_reg_write(interface, REG_TX_CTRL,    /* TXCR */
 8003124:	f44f 72f7 	mov.w	r2, #494	; 0x1ee
 8003128:	2170      	movs	r1, #112	; 0x70
 800312a:	4620      	mov	r0, r4
 800312c:	f7ff ff15 	bl	8002f5a <ksz8851_reg_write>
  ksz8851_reg_write(interface, REG_RX_ADDR_PTR,  /* RXFDPR */
 8003130:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003134:	2186      	movs	r1, #134	; 0x86
 8003136:	4620      	mov	r0, r4
 8003138:	f7ff ff0f 	bl	8002f5a <ksz8851_reg_write>
  ksz8851_reg_write(interface, REG_RX_FRAME_CNT_THRES, 1); /* RXFCTFC */
 800313c:	2201      	movs	r2, #1
 800313e:	219c      	movs	r1, #156	; 0x9c
 8003140:	4620      	mov	r0, r4
 8003142:	f7ff ff0a 	bl	8002f5a <ksz8851_reg_write>
  ksz8851_reg_write(interface, REG_RX_CTRL1,   /* RXCR1 */
 8003146:	f647 62f1 	movw	r2, #32497	; 0x7ef1
 800314a:	2174      	movs	r1, #116	; 0x74
 800314c:	4620      	mov	r0, r4
 800314e:	f7ff ff04 	bl	8002f5a <ksz8851_reg_write>
  ksz8851_reg_write(interface, REG_RX_CTRL2,     /* RXCR2 */
 8003152:	229e      	movs	r2, #158	; 0x9e
 8003154:	2176      	movs	r1, #118	; 0x76
 8003156:	4620      	mov	r0, r4
 8003158:	f7ff feff 	bl	8002f5a <ksz8851_reg_write>
  ksz8851_reg_write(interface, REG_RXQ_CMD,      /* RXQCR */
 800315c:	f44f 720c 	mov.w	r2, #560	; 0x230
 8003160:	2182      	movs	r1, #130	; 0x82
 8003162:	4620      	mov	r0, r4
 8003164:	f7ff fef9 	bl	8002f5a <ksz8851_reg_write>
  ksz8851_reg_write(interface, REG_BUS_CLOCK_CTRL, /* OBCR */
 8003168:	2204      	movs	r2, #4
 800316a:	2120      	movs	r1, #32
 800316c:	4620      	mov	r0, r4
 800316e:	f7ff fef4 	bl	8002f5a <ksz8851_reg_write>
  ksz8851_reg_setbits(interface, REG_PORT_CTRL,    /* P1CR */
 8003172:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003176:	21f6      	movs	r1, #246	; 0xf6
 8003178:	4620      	mov	r0, r4
 800317a:	f7ff ff1d 	bl	8002fb8 <ksz8851_reg_setbits>
  if ((ksz8851_reg_read(interface, REG_PORT_CTRL) & PORT_AUTO_NEG_RESTART) != PORT_AUTO_NEG_RESTART) /* P1CR */
 800317e:	21f6      	movs	r1, #246	; 0xf6
 8003180:	4620      	mov	r0, r4
 8003182:	f7ff feb7 	bl	8002ef4 <ksz8851_reg_read>
 8003186:	0483      	lsls	r3, r0, #18
 8003188:	d404      	bmi.n	8003194 <ksz8851_init_chip+0x15c>
    ksz8851_reg_clrbits(interface, REG_PORT_CTRL,  /* P1CR */
 800318a:	2220      	movs	r2, #32
 800318c:	21f6      	movs	r1, #246	; 0xf6
 800318e:	4620      	mov	r0, r4
 8003190:	f7ff ff21 	bl	8002fd6 <ksz8851_reg_clrbits>
  ksz8851_reg_write(interface, REG_INT_STATUS, IRQ_ALL_FLAGS);  /* ISR */
 8003194:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003198:	2192      	movs	r1, #146	; 0x92
 800319a:	4620      	mov	r0, r4
 800319c:	f7ff fedd 	bl	8002f5a <ksz8851_reg_write>
  ksz8851_reg_write(interface, REG_RX_LOW_WATERMARK,   /* FCLWR */
 80031a0:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 80031a4:	21b0      	movs	r1, #176	; 0xb0
 80031a6:	4620      	mov	r0, r4
 80031a8:	f7ff fed7 	bl	8002f5a <ksz8851_reg_write>
  ksz8851_reg_write(interface, REG_RX_HIGH_WATERMARK,  /* FCHWR */
 80031ac:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80031b0:	21b2      	movs	r1, #178	; 0xb2
 80031b2:	4620      	mov	r0, r4
 80031b4:	f7ff fed1 	bl	8002f5a <ksz8851_reg_write>
  ksz8851_IntEnable(interface);
 80031b8:	4620      	mov	r0, r4
 80031ba:	f7ff ff38 	bl	800302e <ksz8851_IntEnable>
  ksz8851_reg_setbits(interface, REG_TX_CTRL,  /* TXCR */
 80031be:	2201      	movs	r2, #1
 80031c0:	2170      	movs	r1, #112	; 0x70
 80031c2:	4620      	mov	r0, r4
 80031c4:	f7ff fef8 	bl	8002fb8 <ksz8851_reg_setbits>
  ksz8851_reg_setbits(interface, REG_RX_CTRL1, /* RXCR1 */
 80031c8:	2201      	movs	r2, #1
 80031ca:	2174      	movs	r1, #116	; 0x74
 80031cc:	4620      	mov	r0, r4
 80031ce:	f7ff fef3 	bl	8002fb8 <ksz8851_reg_setbits>
  interface->rxqcr = ksz8851_reg_read(interface, REG_RXQ_CMD);
 80031d2:	2182      	movs	r1, #130	; 0x82
 80031d4:	4620      	mov	r0, r4
 80031d6:	f7ff fe8d 	bl	8002ef4 <ksz8851_reg_read>
 80031da:	8360      	strh	r0, [r4, #26]
 80031dc:	2001      	movs	r0, #1
}
 80031de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    while ((dev_id & 0xFFF0) != CHIP_ID_8851_16);
 80031e2:	b2ab      	uxth	r3, r5
 80031e4:	42bb      	cmp	r3, r7
 80031e6:	f47f af3d 	bne.w	8003064 <ksz8851_init_chip+0x2c>
 80031ea:	e749      	b.n	8003080 <ksz8851_init_chip+0x48>
 80031ec:	080136a6 	.word	0x080136a6
 80031f0:	080136be 	.word	0x080136be
 80031f4:	080136c4 	.word	0x080136c4
 80031f8:	080136ca 	.word	0x080136ca
 80031fc:	40013000 	.word	0x40013000
 8003200:	08013ee0 	.word	0x08013ee0
 8003204:	40013400 	.word	0x40013400
 8003208:	080136d4 	.word	0x080136d4
 800320c:	080135f5 	.word	0x080135f5
 8003210:	080136a0 	.word	0x080136a0

08003214 <ksz8851_init>:
{
 8003214:	b470      	push	{r4, r5, r6}
  interface->cs_pin = cs_pin;
 8003216:	8083      	strh	r3, [r0, #4]
  interface->rst_port = rst_port;
 8003218:	9b03      	ldr	r3, [sp, #12]
{
 800321a:	9d05      	ldr	r5, [sp, #20]
  interface->rst_port = rst_port;
 800321c:	6083      	str	r3, [r0, #8]
  interface->frameId = 0;
 800321e:	2300      	movs	r3, #0
{
 8003220:	f8bd 6010 	ldrh.w	r6, [sp, #16]
  interface->hspi = hspi;
 8003224:	6101      	str	r1, [r0, #16]
  interface->rst_pin = rst_pin;
 8003226:	8186      	strh	r6, [r0, #12]
  interface->cs_port = cs_port;
 8003228:	6002      	str	r2, [r0, #0]
  interface->frameId = 0;
 800322a:	8383      	strh	r3, [r0, #28]
  memcpy(interface->MAC_address, MACaddress, 6);
 800322c:	682b      	ldr	r3, [r5, #0]
 800322e:	6143      	str	r3, [r0, #20]
 8003230:	88ab      	ldrh	r3, [r5, #4]
 8003232:	8303      	strh	r3, [r0, #24]
}
 8003234:	bc70      	pop	{r4, r5, r6}
  ksz8851_init_chip(interface);
 8003236:	f7ff beff 	b.w	8003038 <ksz8851_init_chip>

0800323a <ksz8851_IntDisable>:
      KSZ8851SNL_INT_RX_DONE);      /** Enable receive done interrupt */
}

void ksz8851_IntDisable(struct KSZ8851_INTERFACE *interface)
{
  ksz8851_reg_write(interface, REG_INT_ENABLE, INT_NO_INT);
 800323a:	2200      	movs	r2, #0
 800323c:	2190      	movs	r1, #144	; 0x90
 800323e:	f7ff be8c 	b.w	8002f5a <ksz8851_reg_write>

08003242 <ksz8851_IntClearAll>:
}

void ksz8851_IntClearAll(struct KSZ8851_INTERFACE *interface)
{
  ksz8851_reg_write(interface, REG_INT_STATUS, 0xFFFF);  /* ISR */
 8003242:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003246:	2192      	movs	r1, #146	; 0x92
 8003248:	f7ff be87 	b.w	8002f5a <ksz8851_reg_write>

0800324c <ksz8851_fifo_read>:
  uint8_t tmp_buf[9];
  uint8_t pad_bytes;
  HAL_StatusTypeDef errorcode = HAL_OK;

  /* Check len value */
  if (len < ETH_HDR_SIZE)
 800324c:	2a0d      	cmp	r2, #13
{
 800324e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003250:	4606      	mov	r6, r0
 8003252:	b085      	sub	sp, #20
 8003254:	460f      	mov	r7, r1
 8003256:	4615      	mov	r5, r2
  if (len < ETH_HDR_SIZE)
 8003258:	d934      	bls.n	80032c4 <ksz8851_fifo_read+0x78>
  {
    return 0;
  }

  /* Starting the SPI transfer operation by pulling the CS pin low */
  HAL_GPIO_WritePin((GPIO_TypeDef*) interface->cs_port, interface->cs_pin, GPIO_PIN_RESET);
 800325a:	8881      	ldrh	r1, [r0, #4]
 800325c:	2200      	movs	r2, #0
 800325e:	6800      	ldr	r0, [r0, #0]
 8003260:	f003 f870 	bl	8006344 <HAL_GPIO_WritePin>

  /* Calculate number of dummy pad bytes to read a 32-bits aligned buffer */
  pad_bytes = ((len & 0x03) != 0) ? (4 - (len & 0x03)) : 0;
 8003264:	f005 0303 	and.w	r3, r5, #3
 8003268:	b29c      	uxth	r4, r3
 800326a:	b114      	cbz	r4, 8003272 <ksz8851_fifo_read+0x26>
 800326c:	f1c3 0404 	rsb	r4, r3, #4
 8003270:	b2e4      	uxtb	r4, r4

  /* Update length to maintain alignment to 4-byte boundaries */
  len += pad_bytes;
 8003272:	442c      	add	r4, r5

  /* The first byte: Command phase */
  tmp_buf[0] = FIFO_READ;
 8003274:	a904      	add	r1, sp, #16
 8003276:	2380      	movs	r3, #128	; 0x80
   * Read frame header 'Status Word', 2 bytes
   * Read Frame header 'Byte Count', 2 bytes
   * Read out dummy 2 bytes due to 'IP Header Two-Byte Offset Enable' (REG_RXQ_CMD |= RXQ_TWOBYTE_OFFSET), 2 bytes
   * So we transfer 11 bytes in total */
  /* Perform blocking SPI transfer for 11 bytes */
  (void) HAL_SPI_Transmit(interface->hspi, (uint8_t*) tmp_buf, 11, 2000);
 8003278:	220b      	movs	r2, #11
  len += pad_bytes;
 800327a:	b2a4      	uxth	r4, r4
  (void) HAL_SPI_Transmit(interface->hspi, (uint8_t*) tmp_buf, 11, 2000);
 800327c:	6930      	ldr	r0, [r6, #16]
  tmp_buf[0] = FIFO_READ;
 800327e:	f801 3d0c 	strb.w	r3, [r1, #-12]!
  (void) HAL_SPI_Transmit(interface->hspi, (uint8_t*) tmp_buf, 11, 2000);
 8003282:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8003286:	f007 fe45 	bl	800af14 <HAL_SPI_Transmit>

  /* Data phase */
  /* ATTENTION: pad bytes are the bytes beyond buffer length (can be any rubbish values) */
#if (KSZ8851_USE_RX_DMA == 0)
  /* Perform blocking SPI transfer for len bytes */
  errorcode = HAL_SPI_Receive(interface->hspi, (uint8_t*) buf, len, 2000);
 800328a:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800328e:	4622      	mov	r2, r4
 8003290:	4639      	mov	r1, r7
 8003292:	6930      	ldr	r0, [r6, #16]
 8003294:	f008 f910 	bl	800b4b8 <HAL_SPI_Receive>
  if (errorcode != HAL_OK)
 8003298:	b160      	cbz	r0, 80032b4 <ksz8851_fifo_read+0x68>
  {
    dmc_puts(__FILE__);
 800329a:	480b      	ldr	r0, [pc, #44]	; (80032c8 <ksz8851_fifo_read+0x7c>)
 800329c:	f7fd fb94 	bl	80009c8 <dmc_puts>
    dmc_puts(", ");
 80032a0:	480a      	ldr	r0, [pc, #40]	; (80032cc <ksz8851_fifo_read+0x80>)
 80032a2:	f7fd fb91 	bl	80009c8 <dmc_puts>
    dmc_putint(__LINE__);
 80032a6:	f240 30ab 	movw	r0, #939	; 0x3ab
 80032aa:	f7fd fb96 	bl	80009da <dmc_putint>
    dmc_puts(": Error: HAL_SPI_Transmit");
 80032ae:	4808      	ldr	r0, [pc, #32]	; (80032d0 <ksz8851_fifo_read+0x84>)
 80032b0:	f7fd fb8a 	bl	80009c8 <dmc_puts>
//  {
//    len = 60;
//  }

  /* Stop the SPI transfer operation, terminate the operation by raising the CS pin */
  HAL_GPIO_WritePin((GPIO_TypeDef*) interface->cs_port, interface->cs_pin, GPIO_PIN_SET);
 80032b4:	2201      	movs	r2, #1
 80032b6:	88b1      	ldrh	r1, [r6, #4]
 80032b8:	6830      	ldr	r0, [r6, #0]
 80032ba:	f003 f843 	bl	8006344 <HAL_GPIO_WritePin>
//  SCB_InvalidateDCache();

//  ksz8851_show_packet_headers(interface, (uint8_t*) buf);

  return len;
}
 80032be:	4620      	mov	r0, r4
 80032c0:	b005      	add	sp, #20
 80032c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return 0;
 80032c4:	2400      	movs	r4, #0
 80032c6:	e7fa      	b.n	80032be <ksz8851_fifo_read+0x72>
 80032c8:	08013638 	.word	0x08013638
 80032cc:	08013665 	.word	0x08013665
 80032d0:	08013668 	.word	0x08013668

080032d4 <ksz8851snl_reset_rx>:
  ksz8851_reg_write(interface, REG_RX_CTRL1, data);
  HAL_Delay(1);
}

void ksz8851snl_reset_rx(struct KSZ8851_INTERFACE *interface)
{
 80032d4:	b510      	push	{r4, lr}
 80032d6:	4604      	mov	r4, r0
  ksz8851_reg_clrbits(interface, REG_RX_CTRL1, RX_CTRL_ENABLE | RX_CTRL_FLUSH_QUEUE);  /* RXCR1 */
 80032d8:	f248 0201 	movw	r2, #32769	; 0x8001
 80032dc:	2174      	movs	r1, #116	; 0x74
 80032de:	f7ff fe7a 	bl	8002fd6 <ksz8851_reg_clrbits>

  ksz8851_reg_setbits(interface, REG_RX_CTRL1, RX_CTRL_FLUSH_QUEUE);  /* RXCR1 */
 80032e2:	4620      	mov	r0, r4
 80032e4:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80032e8:	2174      	movs	r1, #116	; 0x74
 80032ea:	f7ff fe65 	bl	8002fb8 <ksz8851_reg_setbits>

  ksz8851_reg_clrbits(interface, REG_RX_CTRL1, RX_CTRL_FLUSH_QUEUE);  /* RXCR1 */
 80032ee:	4620      	mov	r0, r4
 80032f0:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80032f4:	2174      	movs	r1, #116	; 0x74
 80032f6:	f7ff fe6e 	bl	8002fd6 <ksz8851_reg_clrbits>

  ksz8851_reg_setbits(interface, REG_RX_CTRL1, RX_CTRL_ENABLE);  /* RXCR1 */
 80032fa:	4620      	mov	r0, r4
 80032fc:	2201      	movs	r2, #1
 80032fe:	2174      	movs	r1, #116	; 0x74
////  HAL_Delay(1);
//  ksz8851_reg_write(interface, REG_RX_CTRL1, usValue );
////  HAL_Delay(1);
//  ksz8851_reg_write(interface, REG_RX_CTRL1, usValue | RX_CTRL_ENABLE );
////  HAL_Delay(1);
}
 8003300:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  ksz8851_reg_setbits(interface, REG_RX_CTRL1, RX_CTRL_ENABLE);  /* RXCR1 */
 8003304:	f7ff be58 	b.w	8002fb8 <ksz8851_reg_setbits>

08003308 <ksz8851_Receive>:
 *
 * @return
 *     received packet length, 0 in case of failure
 *****************************************************************************/
uint16_t ksz8851_Receive(struct KSZ8851_INTERFACE *interface, uint8_t *pRXData, uint16_t pRXLength)
{
 8003308:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800330c:	4688      	mov	r8, r1
//  uint8_t outbuf[4096];

  // Step 1
  /* RX step1: read and discard interrupt status for INT_RX flag. */
  // Read value from ISR to check if RXIS Receive Interrupt is set. If not set, Exit.
  data = ksz8851_reg_read(interface, REG_INT_STATUS);  /* ISR */
 800330e:	2192      	movs	r1, #146	; 0x92
{
 8003310:	4604      	mov	r4, r0
 8003312:	4691      	mov	r9, r2
  data = ksz8851_reg_read(interface, REG_INT_STATUS);  /* ISR */
 8003314:	f7ff fdee 	bl	8002ef4 <ksz8851_reg_read>
  //  dmc_puthex4cr(data);
  if (!(data & IRQ_RXI))  /* INT_RX_DONE */
 8003318:	f410 5500 	ands.w	r5, r0, #8192	; 0x2000
 800331c:	d012      	beq.n	8003344 <ksz8851_Receive+0x3c>
    return 0;
  }

  // Step 2
  // Disable all the device interrupts generation.
  ksz8851_IntDisable(interface);
 800331e:	4620      	mov	r0, r4
 8003320:	f7ff ff8b 	bl	800323a <ksz8851_IntDisable>
  // Acknowledge (clear) RXIS Receive Interrupt bit.
  // Note we have to set the bit in ISR to clear it!
//  data = ksz8851_reg_read(interface, REG_INT_STATUS);  /* ISR */
//  data |= IRQ_RXI;              /* RXIS */
//  ksz8851_reg_write(interface, REG_INT_STATUS, data);  /* ISR */
  ksz8851_reg_setbits(interface, REG_INT_STATUS, IRQ_RXI);
 8003324:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003328:	2192      	movs	r1, #146	; 0x92
 800332a:	4620      	mov	r0, r4
 800332c:	f7ff fe44 	bl	8002fb8 <ksz8851_reg_setbits>

  // Step4
  /* RX step4-5: check for received frames. */
  // Read current total amount of received frame count from RXFCTR, and save in rxFrameCount.
  /* Read the frame count and threshold register */
  data = ksz8851_reg_read(interface, REG_RX_FRAME_CNT_THRES);  /* RXFCTR */
 8003330:	219c      	movs	r1, #156	; 0x9c
 8003332:	4620      	mov	r0, r4
 8003334:	f7ff fdde 	bl	8002ef4 <ksz8851_reg_read>
  /* Extract the actual number of frames from RX_FRAME_THRES_REG*/
  rxFrameCount = (data >> MSB_POS) & 0x00ff;
 8003338:	f3c0 250f 	ubfx	r5, r0, #8, #16
  // When software driver reads back Receive Frame Count (RXFCTR) Register;
  // the KSZ8851 will update both Receive Frame Header Status
  // and Byte Count Registers (RXFHSR/RXFHBCR).

  if (rxFrameCount == 0)
 800333c:	b92d      	cbnz	r5, 800334a <ksz8851_Receive+0x42>
//  dmc_puthex4cr(data);

  // Step 24
  /* Enable interrupts */
  ksz8851_IntClearAll(interface);
  ksz8851_IntEnable(interface);
 800333e:	4620      	mov	r0, r4
 8003340:	f7ff fe75 	bl	800302e <ksz8851_IntEnable>
//    /* Enable interrupts */
//    data = INT_MASK_EXAMPLE;
//    ksz8851_reg_write(interface, REG_INT_ENABLE, data);
//  }
//  return 0;
}
 8003344:	4628      	mov	r0, r5
 8003346:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if (rxFrameCount == 0)
 800334a:	462f      	mov	r7, r5
 800334c:	2500      	movs	r5, #0
    rxStatus = ksz8851_reg_read(interface, REG_RX_FHR_STATUS);   /* RXFHSR */
 800334e:	217c      	movs	r1, #124	; 0x7c
 8003350:	4620      	mov	r0, r4
    rxFrameCount--;
 8003352:	3f01      	subs	r7, #1
    rxStatus = ksz8851_reg_read(interface, REG_RX_FHR_STATUS);   /* RXFHSR */
 8003354:	f7ff fdce 	bl	8002ef4 <ksz8851_reg_read>
    if ((!(rxStatus & RX_VALID)) || (rxStatus & RX_ERRORS))
 8003358:	0403      	lsls	r3, r0, #16
    rxFrameCount--;
 800335a:	b2bf      	uxth	r7, r7
    if ((!(rxStatus & RX_VALID)) || (rxStatus & RX_ERRORS))
 800335c:	d503      	bpl.n	8003366 <ksz8851_Receive+0x5e>
 800335e:	f643 4317 	movw	r3, #15383	; 0x3c17
 8003362:	4218      	tst	r0, r3
 8003364:	d00a      	beq.n	800337c <ksz8851_Receive+0x74>
        ksz8851_reg_setbits(interface, REG_RXQ_CMD, RXQ_CMD_FREE_PACKET);
 8003366:	2201      	movs	r2, #1
 8003368:	2182      	movs	r1, #130	; 0x82
 800336a:	4620      	mov	r0, r4
 800336c:	f7ff fe24 	bl	8002fb8 <ksz8851_reg_setbits>
  while (rxFrameCount > 0)
 8003370:	2f00      	cmp	r7, #0
 8003372:	d1ec      	bne.n	800334e <ksz8851_Receive+0x46>
  ksz8851_IntClearAll(interface);
 8003374:	4620      	mov	r0, r4
 8003376:	f7ff ff64 	bl	8003242 <ksz8851_IntClearAll>
 800337a:	e7e0      	b.n	800333e <ksz8851_Receive+0x36>
      rxPacketLength = ksz8851_reg_read(interface, REG_RX_FHR_BYTE_CNT) & RX_BYTE_CNT_MASK;  /* RXFHBCR */
 800337c:	217e      	movs	r1, #126	; 0x7e
 800337e:	4620      	mov	r0, r4
 8003380:	f7ff fdb8 	bl	8002ef4 <ksz8851_reg_read>
 8003384:	f3c0 050b 	ubfx	r5, r0, #0, #12
      if(rxPacketLength == 0)
 8003388:	2d00      	cmp	r5, #0
 800338a:	d0ec      	beq.n	8003366 <ksz8851_Receive+0x5e>
      bytesToRead = 4 * ((rxPacketLength + 3) >> 2);
 800338c:	1cee      	adds	r6, r5, #3
 800338e:	f026 0603 	bic.w	r6, r6, #3
 8003392:	b2b6      	uxth	r6, r6
      if ((bytesToRead > pRXLength) || (rxPacketLength <= 4))
 8003394:	454e      	cmp	r6, r9
 8003396:	d8e6      	bhi.n	8003366 <ksz8851_Receive+0x5e>
 8003398:	2d04      	cmp	r5, #4
 800339a:	d9e4      	bls.n	8003366 <ksz8851_Receive+0x5e>
      ksz8851_reg_write(interface, REG_RX_ADDR_PTR, ADDR_PTR_AUTO_INC | 0x0000); /* RXFDPR */
 800339c:	4620      	mov	r0, r4
 800339e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80033a2:	2186      	movs	r1, #134	; 0x86
 80033a4:	f7ff fdd9 	bl	8002f5a <ksz8851_reg_write>
      ksz8851_reg_setbits(interface, REG_RXQ_CMD, RXQ_START | RXQ_AUTO_DEQUEUE);  /* RXQCR */
 80033a8:	4620      	mov	r0, r4
 80033aa:	2218      	movs	r2, #24
 80033ac:	2182      	movs	r1, #130	; 0x82
 80033ae:	f7ff fe03 	bl	8002fb8 <ksz8851_reg_setbits>
      rxPacketLength = ksz8851_fifo_read(interface, pRXData, bytesToRead);
 80033b2:	4632      	mov	r2, r6
 80033b4:	4641      	mov	r1, r8
 80033b6:	4620      	mov	r0, r4
 80033b8:	f7ff ff48 	bl	800324c <ksz8851_fifo_read>
      ksz8851_reg_clrbits(interface, REG_RXQ_CMD, RXQ_START);
 80033bc:	2208      	movs	r2, #8
      rxPacketLength = ksz8851_fifo_read(interface, pRXData, bytesToRead);
 80033be:	4605      	mov	r5, r0
      ksz8851_reg_clrbits(interface, REG_RXQ_CMD, RXQ_START);
 80033c0:	2182      	movs	r1, #130	; 0x82
 80033c2:	4620      	mov	r0, r4
 80033c4:	f7ff fe07 	bl	8002fd6 <ksz8851_reg_clrbits>
 80033c8:	e7d2      	b.n	8003370 <ksz8851_Receive+0x68>

080033ca <set_dma_tx_ended>:
//  {
//    dmc_puts("SPI4\n");
//  }
//  dmc_puts("set_dma_tx_ended\n");
//  dmc_puts("S\n");
  interface->dma_tx_ended = 1;
 80033ca:	2301      	movs	r3, #1
 80033cc:	f880 3020 	strb.w	r3, [r0, #32]
 80033d0:	4770      	bx	lr

080033d2 <wait_dma_tx_ended>:
//  {
//    dmc_puts("SPI4\n");
//  }
////  dmc_puts("wait_dma_tx_ended\n");
//  dmc_putc('_');
  while (interface->dma_tx_ended != 1);
 80033d2:	f890 3020 	ldrb.w	r3, [r0, #32]
 80033d6:	2b01      	cmp	r3, #1
 80033d8:	d1fb      	bne.n	80033d2 <wait_dma_tx_ended>
//  dmc_putintcr(interface->dma_tx_ended);
}
 80033da:	4770      	bx	lr

080033dc <set_dma_rx_ended>:
}

void set_dma_rx_ended(struct KSZ8851_INTERFACE *interface)
{
//  dmc_puts("set_dma_rx_ended\n");
  interface->dma_rx_ended = 1;
 80033dc:	2301      	movs	r3, #1
 80033de:	77c3      	strb	r3, [r0, #31]
 80033e0:	4770      	bx	lr

080033e2 <set_spi_irq>:
}

void set_spi_irq(struct KSZ8851_INTERFACE *interface)
{
//  dmc_puts("set_dma_rx_ended\n");
  interface->spi_irq = 1;
 80033e2:	2301      	movs	r3, #1
 80033e4:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
 80033e8:	4770      	bx	lr

080033ea <wait_spi_irq>:
}

void wait_spi_irq(struct KSZ8851_INTERFACE *interface)
{
//  dmc_puts("wait_dma_rx_ended\n");
  while (interface->spi_irq != 1);
 80033ea:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
 80033ee:	2b01      	cmp	r3, #1
 80033f0:	d1fb      	bne.n	80033ea <wait_spi_irq>
}
 80033f2:	4770      	bx	lr

080033f4 <ksz8851_fifo_write>:
{
 80033f4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80033f6:	4614      	mov	r4, r2
 80033f8:	4605      	mov	r5, r0
 80033fa:	460f      	mov	r7, r1
  HAL_GPIO_WritePin((GPIO_TypeDef*) interface->cs_port, interface->cs_pin, GPIO_PIN_RESET);
 80033fc:	2200      	movs	r2, #0
 80033fe:	8881      	ldrh	r1, [r0, #4]
 8003400:	6800      	ldr	r0, [r0, #0]
 8003402:	f002 ff9f 	bl	8006344 <HAL_GPIO_WritePin>
  if (len < ETH_HDR_SIZE)
 8003406:	2c0d      	cmp	r4, #13
 8003408:	d96c      	bls.n	80034e4 <ksz8851_fifo_write+0xf0>
  pad_bytes = ((len & 0x03) != 0) ? (4 - (len & 0x03)) : 0;
 800340a:	f014 0203 	ands.w	r2, r4, #3
  len &= 0x07FF;
 800340e:	f3c4 060a 	ubfx	r6, r4, #0, #11
  outbuf[0] = FIFO_WRITE;
 8003412:	f04f 03c0 	mov.w	r3, #192	; 0xc0
  errorcode = HAL_SPI_Transmit(interface->hspi, (uint8_t*) outbuf, 5, 2000);
 8003416:	4669      	mov	r1, sp
  pad_bytes = ((len & 0x03) != 0) ? (4 - (len & 0x03)) : 0;
 8003418:	bf14      	ite	ne
 800341a:	f006 0203 	andne.w	r2, r6, #3
 800341e:	4614      	moveq	r4, r2
  outbuf[0] = FIFO_WRITE;
 8003420:	f88d 3000 	strb.w	r3, [sp]
  pad_bytes = ((len & 0x03) != 0) ? (4 - (len & 0x03)) : 0;
 8003424:	bf18      	it	ne
 8003426:	f1c2 0204 	rsbne	r2, r2, #4
  outbuf[1] = (interface->frameId++ & FRAME_ID_MASK);
 800342a:	8bab      	ldrh	r3, [r5, #28]
  errorcode = HAL_SPI_Transmit(interface->hspi, (uint8_t*) outbuf, 5, 2000);
 800342c:	6928      	ldr	r0, [r5, #16]
  pad_bytes = ((len & 0x03) != 0) ? (4 - (len & 0x03)) : 0;
 800342e:	bf18      	it	ne
 8003430:	b2d4      	uxtbne	r4, r2
  outbuf[1] = (interface->frameId++ & FRAME_ID_MASK);
 8003432:	1c5a      	adds	r2, r3, #1
 8003434:	f003 033f 	and.w	r3, r3, #63	; 0x3f
  outbuf[3] = len & LSB_MASK;
 8003438:	f88d 6003 	strb.w	r6, [sp, #3]
  outbuf[1] = (interface->frameId++ & FRAME_ID_MASK);
 800343c:	83aa      	strh	r2, [r5, #28]
  errorcode = HAL_SPI_Transmit(interface->hspi, (uint8_t*) outbuf, 5, 2000);
 800343e:	2205      	movs	r2, #5
  outbuf[1] = (interface->frameId++ & FRAME_ID_MASK);
 8003440:	f88d 3001 	strb.w	r3, [sp, #1]
  outbuf[2] = 0;
 8003444:	2300      	movs	r3, #0
 8003446:	f88d 3002 	strb.w	r3, [sp, #2]
  outbuf[4] = len >> MSB_POS;
 800344a:	0a33      	lsrs	r3, r6, #8
 800344c:	f88d 3004 	strb.w	r3, [sp, #4]
  errorcode = HAL_SPI_Transmit(interface->hspi, (uint8_t*) outbuf, 5, 2000);
 8003450:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8003454:	f007 fd5e 	bl	800af14 <HAL_SPI_Transmit>
  if (errorcode != HAL_OK)
 8003458:	b160      	cbz	r0, 8003474 <ksz8851_fifo_write+0x80>
    dmc_puts(__FILE__);
 800345a:	4823      	ldr	r0, [pc, #140]	; (80034e8 <ksz8851_fifo_write+0xf4>)
 800345c:	f7fd fab4 	bl	80009c8 <dmc_puts>
    dmc_puts(", ");
 8003460:	4822      	ldr	r0, [pc, #136]	; (80034ec <ksz8851_fifo_write+0xf8>)
 8003462:	f7fd fab1 	bl	80009c8 <dmc_puts>
    dmc_putint(__LINE__);
 8003466:	f240 402e 	movw	r0, #1070	; 0x42e
 800346a:	f7fd fab6 	bl	80009da <dmc_putint>
    dmc_puts(": Error: HAL_SPI_Transmit");
 800346e:	4820      	ldr	r0, [pc, #128]	; (80034f0 <ksz8851_fifo_write+0xfc>)
 8003470:	f7fd faaa 	bl	80009c8 <dmc_puts>
  len += pad_bytes;
 8003474:	1932      	adds	r2, r6, r4
  SCB_CleanDCache_by_Addr((uint32_t*)(((uint32_t)buf) & ~(uint32_t)0x1F), len + 32); /* Mem-to-Peri */
 8003476:	f027 031f 	bic.w	r3, r7, #31
  __ASM volatile ("dsb 0xF":::"memory");
 800347a:	f3bf 8f4f 	dsb	sy
 800347e:	f102 011f 	add.w	r1, r2, #31
 8003482:	f103 0020 	add.w	r0, r3, #32
 8003486:	f021 011f 	bic.w	r1, r1, #31
 800348a:	4401      	add	r1, r0
     int32_t linesize = 32;                /* in Cortex-M7 size of cache line is fixed to 8 words (32 bytes) */

    __DSB();

    while (op_size > 0) {
      SCB->DCCMVAC = op_addr;
 800348c:	4819      	ldr	r0, [pc, #100]	; (80034f4 <ksz8851_fifo_write+0x100>)
 800348e:	f8c0 3268 	str.w	r3, [r0, #616]	; 0x268
      op_addr += (uint32_t)linesize;
 8003492:	3320      	adds	r3, #32
    while (op_size > 0) {
 8003494:	4299      	cmp	r1, r3
 8003496:	d1fa      	bne.n	800348e <ksz8851_fifo_write+0x9a>
 8003498:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800349c:	f3bf 8f6f 	isb	sy
  interface->spi_irq = 0;
 80034a0:	2300      	movs	r3, #0
  errorcode = HAL_SPI_Transmit_DMA(interface->hspi, (uint8_t*) buf, len);
 80034a2:	4639      	mov	r1, r7
 80034a4:	6928      	ldr	r0, [r5, #16]
  interface->spi_irq = 0;
 80034a6:	f885 3021 	strb.w	r3, [r5, #33]	; 0x21
  interface->dma_tx_ended = 0;
 80034aa:	f885 3020 	strb.w	r3, [r5, #32]
  errorcode = HAL_SPI_Transmit_DMA(interface->hspi, (uint8_t*) buf, len);
 80034ae:	f008 f921 	bl	800b6f4 <HAL_SPI_Transmit_DMA>
  if (errorcode != HAL_OK)
 80034b2:	b160      	cbz	r0, 80034ce <ksz8851_fifo_write+0xda>
    dmc_puts(__FILE__);
 80034b4:	480c      	ldr	r0, [pc, #48]	; (80034e8 <ksz8851_fifo_write+0xf4>)
 80034b6:	f7fd fa87 	bl	80009c8 <dmc_puts>
    dmc_puts(", ");
 80034ba:	480c      	ldr	r0, [pc, #48]	; (80034ec <ksz8851_fifo_write+0xf8>)
 80034bc:	f7fd fa84 	bl	80009c8 <dmc_puts>
    dmc_putint(__LINE__);
 80034c0:	f240 4054 	movw	r0, #1108	; 0x454
 80034c4:	f7fd fa89 	bl	80009da <dmc_putint>
    dmc_puts(": Error: HAL_SPI_Transmit_DMA");
 80034c8:	480b      	ldr	r0, [pc, #44]	; (80034f8 <ksz8851_fifo_write+0x104>)
 80034ca:	f7fd fa7d 	bl	80009c8 <dmc_puts>
  wait_dma_tx_ended(interface); // wait for dmx tx complete, but wait for SPI interrupt seems sufficient
 80034ce:	4628      	mov	r0, r5
 80034d0:	f7ff ff7f 	bl	80033d2 <wait_dma_tx_ended>
  wait_spi_irq(interface);
 80034d4:	4628      	mov	r0, r5
 80034d6:	f7ff ff88 	bl	80033ea <wait_spi_irq>
  HAL_GPIO_WritePin((GPIO_TypeDef*) interface->cs_port, interface->cs_pin, GPIO_PIN_SET);
 80034da:	2201      	movs	r2, #1
 80034dc:	88a9      	ldrh	r1, [r5, #4]
 80034de:	6828      	ldr	r0, [r5, #0]
 80034e0:	f002 ff30 	bl	8006344 <HAL_GPIO_WritePin>
}
 80034e4:	b003      	add	sp, #12
 80034e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80034e8:	08013638 	.word	0x08013638
 80034ec:	08013665 	.word	0x08013665
 80034f0:	08013668 	.word	0x08013668
 80034f4:	e000ed00 	.word	0xe000ed00
 80034f8:	08013682 	.word	0x08013682

080034fc <ksz8851_Send>:
{
 80034fc:	b570      	push	{r4, r5, r6, lr}
 80034fe:	4604      	mov	r4, r0
 8003500:	460e      	mov	r6, r1
 8003502:	4615      	mov	r5, r2
  while (ksz8851_reg_read(interface, REG_TXQ_CMD) & TXQ_ENQUEUE)
 8003504:	2180      	movs	r1, #128	; 0x80
 8003506:	4620      	mov	r0, r4
 8003508:	f7ff fcf4 	bl	8002ef4 <ksz8851_reg_read>
 800350c:	07c2      	lsls	r2, r0, #31
 800350e:	d4f9      	bmi.n	8003504 <ksz8851_Send+0x8>
  data = ksz8851_reg_read(interface, REG_TX_MEM_INFO); /* TXMIR */
 8003510:	2178      	movs	r1, #120	; 0x78
 8003512:	4620      	mov	r0, r4
 8003514:	f7ff fcee 	bl	8002ef4 <ksz8851_reg_read>
  txPacketLength = pTXLength + EXTRA_SIZE;
 8003518:	f105 0208 	add.w	r2, r5, #8
  if (txmir < txPacketLength)
 800351c:	f3c0 000c 	ubfx	r0, r0, #0, #13
  txPacketLength = pTXLength + EXTRA_SIZE;
 8003520:	b292      	uxth	r2, r2
  if (txmir < txPacketLength)
 8003522:	4290      	cmp	r0, r2
 8003524:	d213      	bcs.n	800354e <ksz8851_Send+0x52>
    ksz8851_reg_write(interface, REG_TX_TOTAL_FRAME_SIZE, txPacketLength); /* TXNTFSR */
 8003526:	219e      	movs	r1, #158	; 0x9e
 8003528:	4620      	mov	r0, r4
 800352a:	f7ff fd16 	bl	8002f5a <ksz8851_reg_write>
    ksz8851_reg_setbits(interface, REG_TXQ_CMD, TXQ_MEM_AVAILABLE_INT);  /* TXQCR */
 800352e:	2202      	movs	r2, #2
 8003530:	2180      	movs	r1, #128	; 0x80
 8003532:	4620      	mov	r0, r4
 8003534:	f7ff fd40 	bl	8002fb8 <ksz8851_reg_setbits>
      data = ksz8851_reg_read(interface, REG_INT_STATUS);  /* ISR */
 8003538:	2192      	movs	r1, #146	; 0x92
 800353a:	4620      	mov	r0, r4
 800353c:	f7ff fcda 	bl	8002ef4 <ksz8851_reg_read>
      if (data & INT_TX_SPACE)
 8003540:	0643      	lsls	r3, r0, #25
 8003542:	d5f9      	bpl.n	8003538 <ksz8851_Send+0x3c>
    ksz8851_reg_setbits(interface, REG_INT_STATUS, INT_TX_SPACE);  /* ISR */
 8003544:	2240      	movs	r2, #64	; 0x40
 8003546:	2192      	movs	r1, #146	; 0x92
 8003548:	4620      	mov	r0, r4
 800354a:	f7ff fd35 	bl	8002fb8 <ksz8851_reg_setbits>
  ksz8851_IntDisable(interface);
 800354e:	4620      	mov	r0, r4
 8003550:	f7ff fe73 	bl	800323a <ksz8851_IntDisable>
  ksz8851_reg_setbits(interface, REG_RXQ_CMD, RXQ_START);  /* RXQCR */
 8003554:	4620      	mov	r0, r4
 8003556:	2208      	movs	r2, #8
 8003558:	2182      	movs	r1, #130	; 0x82
 800355a:	f7ff fd2d 	bl	8002fb8 <ksz8851_reg_setbits>
  ksz8851_fifo_write(interface, pTXData, pTXLength);
 800355e:	462a      	mov	r2, r5
 8003560:	4631      	mov	r1, r6
 8003562:	4620      	mov	r0, r4
 8003564:	f7ff ff46 	bl	80033f4 <ksz8851_fifo_write>
  ksz8851_reg_clrbits(interface, REG_RXQ_CMD, RXQ_START);  /* RXQCR */
 8003568:	4620      	mov	r0, r4
 800356a:	2208      	movs	r2, #8
 800356c:	2182      	movs	r1, #130	; 0x82
 800356e:	f7ff fd32 	bl	8002fd6 <ksz8851_reg_clrbits>
  ksz8851_reg_setbits(interface, REG_TXQ_CMD, TXQ_ENQUEUE);  /* RXQCR */
 8003572:	4620      	mov	r0, r4
 8003574:	2201      	movs	r2, #1
 8003576:	2180      	movs	r1, #128	; 0x80
 8003578:	f7ff fd1e 	bl	8002fb8 <ksz8851_reg_setbits>
  ksz8851_IntEnable(interface);
 800357c:	4620      	mov	r0, r4
}
 800357e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  ksz8851_IntEnable(interface);
 8003582:	f7ff bd54 	b.w	800302e <ksz8851_IntEnable>
	...

08003588 <ksz8851_init_0>:
 * @brief KSZ8851 initialization
 * @param None
 * @return None
 */
void ksz8851_init_0(void)
{
 8003588:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
  uint8_t MAC_address[] = { 0x00, 0x80, 0xe1, 0x00, 0x00, 0x01 };
 800358a:	4a0a      	ldr	r2, [pc, #40]	; (80035b4 <ksz8851_init_0+0x2c>)
 800358c:	ab04      	add	r3, sp, #16

  ksz8851_init(&KSZ8851_interface_0, &hspi1, SPI1_CS_GPIO_Port, SPI1_CS_Pin, 0, 0, MAC_address);
 800358e:	490a      	ldr	r1, [pc, #40]	; (80035b8 <ksz8851_init_0+0x30>)
  uint8_t MAC_address[] = { 0x00, 0x80, 0xe1, 0x00, 0x00, 0x01 };
 8003590:	6810      	ldr	r0, [r2, #0]
  ksz8851_init(&KSZ8851_interface_0, &hspi1, SPI1_CS_GPIO_Port, SPI1_CS_Pin, 0, 0, MAC_address);
 8003592:	9302      	str	r3, [sp, #8]
 8003594:	2300      	movs	r3, #0
  uint8_t MAC_address[] = { 0x00, 0x80, 0xe1, 0x00, 0x00, 0x01 };
 8003596:	8892      	ldrh	r2, [r2, #4]
 8003598:	9004      	str	r0, [sp, #16]
 800359a:	f8ad 2014 	strh.w	r2, [sp, #20]
  ksz8851_init(&KSZ8851_interface_0, &hspi1, SPI1_CS_GPIO_Port, SPI1_CS_Pin, 0, 0, MAC_address);
 800359e:	9301      	str	r3, [sp, #4]
 80035a0:	9300      	str	r3, [sp, #0]
 80035a2:	2310      	movs	r3, #16
 80035a4:	4a05      	ldr	r2, [pc, #20]	; (80035bc <ksz8851_init_0+0x34>)
 80035a6:	4806      	ldr	r0, [pc, #24]	; (80035c0 <ksz8851_init_0+0x38>)
 80035a8:	f7ff fe34 	bl	8003214 <ksz8851_init>
}
 80035ac:	b007      	add	sp, #28
 80035ae:	f85d fb04 	ldr.w	pc, [sp], #4
 80035b2:	bf00      	nop
 80035b4:	08013370 	.word	0x08013370
 80035b8:	24001080 	.word	0x24001080
 80035bc:	58020000 	.word	0x58020000
 80035c0:	24000d9c 	.word	0x24000d9c

080035c4 <ksz8851_init_1>:
 * @brief KSZ8851 initialization
 * @param None
 * @return None
 */
void ksz8851_init_1(void)
{
 80035c4:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
  uint8_t MAC_address[] = { 0x00, 0x80, 0xe1, 0x00, 0x00, 0x02 };
 80035c6:	4a0a      	ldr	r2, [pc, #40]	; (80035f0 <ksz8851_init_1+0x2c>)
 80035c8:	ab04      	add	r3, sp, #16

  ksz8851_init(&KSZ8851_interface_1, &hspi4, SPI4_CS_GPIO_Port, SPI4_CS_Pin, 0, 0, MAC_address);
 80035ca:	490a      	ldr	r1, [pc, #40]	; (80035f4 <ksz8851_init_1+0x30>)
  uint8_t MAC_address[] = { 0x00, 0x80, 0xe1, 0x00, 0x00, 0x02 };
 80035cc:	6810      	ldr	r0, [r2, #0]
  ksz8851_init(&KSZ8851_interface_1, &hspi4, SPI4_CS_GPIO_Port, SPI4_CS_Pin, 0, 0, MAC_address);
 80035ce:	9302      	str	r3, [sp, #8]
 80035d0:	2300      	movs	r3, #0
  uint8_t MAC_address[] = { 0x00, 0x80, 0xe1, 0x00, 0x00, 0x02 };
 80035d2:	8892      	ldrh	r2, [r2, #4]
 80035d4:	9004      	str	r0, [sp, #16]
 80035d6:	f8ad 2014 	strh.w	r2, [sp, #20]
  ksz8851_init(&KSZ8851_interface_1, &hspi4, SPI4_CS_GPIO_Port, SPI4_CS_Pin, 0, 0, MAC_address);
 80035da:	9301      	str	r3, [sp, #4]
 80035dc:	9300      	str	r3, [sp, #0]
 80035de:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80035e2:	4a05      	ldr	r2, [pc, #20]	; (80035f8 <ksz8851_init_1+0x34>)
 80035e4:	4805      	ldr	r0, [pc, #20]	; (80035fc <ksz8851_init_1+0x38>)
 80035e6:	f7ff fe15 	bl	8003214 <ksz8851_init>
}
 80035ea:	b007      	add	sp, #28
 80035ec:	f85d fb04 	ldr.w	pc, [sp], #4
 80035f0:	08013376 	.word	0x08013376
 80035f4:	24000ff8 	.word	0x24000ff8
 80035f8:	58021000 	.word	0x58021000
 80035fc:	24000dc8 	.word	0x24000dc8

08003600 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003600:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003602:	4b0e      	ldr	r3, [pc, #56]	; (800363c <HAL_InitTick+0x3c>)
{
 8003604:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003606:	4a0e      	ldr	r2, [pc, #56]	; (8003640 <HAL_InitTick+0x40>)
 8003608:	7818      	ldrb	r0, [r3, #0]
 800360a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800360e:	fbb3 f3f0 	udiv	r3, r3, r0
 8003612:	6810      	ldr	r0, [r2, #0]
 8003614:	fbb0 f0f3 	udiv	r0, r0, r3
 8003618:	f000 f8da 	bl	80037d0 <HAL_SYSTICK_Config>
 800361c:	4604      	mov	r4, r0
 800361e:	b958      	cbnz	r0, 8003638 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003620:	2d0f      	cmp	r5, #15
 8003622:	d809      	bhi.n	8003638 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003624:	4602      	mov	r2, r0
 8003626:	4629      	mov	r1, r5
 8003628:	f04f 30ff 	mov.w	r0, #4294967295
 800362c:	f000 f874 	bl	8003718 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003630:	4b04      	ldr	r3, [pc, #16]	; (8003644 <HAL_InitTick+0x44>)
 8003632:	4620      	mov	r0, r4
 8003634:	601d      	str	r5, [r3, #0]
 8003636:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8003638:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 800363a:	bd38      	pop	{r3, r4, r5, pc}
 800363c:	24000020 	.word	0x24000020
 8003640:	24000018 	.word	0x24000018
 8003644:	24000024 	.word	0x24000024

08003648 <HAL_Init>:
{
 8003648:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800364a:	2003      	movs	r0, #3
 800364c:	f000 f846 	bl	80036dc <HAL_NVIC_SetPriorityGrouping>
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003650:	2000      	movs	r0, #0
 8003652:	f7ff ffd5 	bl	8003600 <HAL_InitTick>
 8003656:	4604      	mov	r4, r0
 8003658:	b918      	cbnz	r0, 8003662 <HAL_Init+0x1a>
  HAL_MspInit();
 800365a:	f7fe ff67 	bl	800252c <HAL_MspInit>
}
 800365e:	4620      	mov	r0, r4
 8003660:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8003662:	2401      	movs	r4, #1
 8003664:	e7fb      	b.n	800365e <HAL_Init+0x16>
	...

08003668 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8003668:	4a03      	ldr	r2, [pc, #12]	; (8003678 <HAL_IncTick+0x10>)
 800366a:	4b04      	ldr	r3, [pc, #16]	; (800367c <HAL_IncTick+0x14>)
 800366c:	6811      	ldr	r1, [r2, #0]
 800366e:	781b      	ldrb	r3, [r3, #0]
 8003670:	440b      	add	r3, r1
 8003672:	6013      	str	r3, [r2, #0]
 8003674:	4770      	bx	lr
 8003676:	bf00      	nop
 8003678:	240000cc 	.word	0x240000cc
 800367c:	24000020 	.word	0x24000020

08003680 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8003680:	4b01      	ldr	r3, [pc, #4]	; (8003688 <HAL_GetTick+0x8>)
 8003682:	6818      	ldr	r0, [r3, #0]
}
 8003684:	4770      	bx	lr
 8003686:	bf00      	nop
 8003688:	240000cc 	.word	0x240000cc

0800368c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800368c:	b538      	push	{r3, r4, r5, lr}
 800368e:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8003690:	f7ff fff6 	bl	8003680 <HAL_GetTick>
 8003694:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003696:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 8003698:	bf1e      	ittt	ne
 800369a:	4b04      	ldrne	r3, [pc, #16]	; (80036ac <HAL_Delay+0x20>)
 800369c:	781b      	ldrbne	r3, [r3, #0]
 800369e:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80036a0:	f7ff ffee 	bl	8003680 <HAL_GetTick>
 80036a4:	1b40      	subs	r0, r0, r5
 80036a6:	4284      	cmp	r4, r0
 80036a8:	d8fa      	bhi.n	80036a0 <HAL_Delay+0x14>
  {
  }
}
 80036aa:	bd38      	pop	{r3, r4, r5, pc}
 80036ac:	24000020 	.word	0x24000020

080036b0 <HAL_SYSCFG_ETHInterfaceSelect>:
  * @retval None
  */
void HAL_SYSCFG_ETHInterfaceSelect(uint32_t SYSCFG_ETHInterface)
{
  /* Check the parameter */
  assert_param(IS_SYSCFG_ETHERNET_CONFIG(SYSCFG_ETHInterface));
 80036b0:	f430 0300 	bics.w	r3, r0, #8388608	; 0x800000
{
 80036b4:	b510      	push	{r4, lr}
 80036b6:	4604      	mov	r4, r0
  assert_param(IS_SYSCFG_ETHERNET_CONFIG(SYSCFG_ETHInterface));
 80036b8:	d004      	beq.n	80036c4 <HAL_SYSCFG_ETHInterfaceSelect+0x14>
 80036ba:	f240 2117 	movw	r1, #535	; 0x217
 80036be:	4805      	ldr	r0, [pc, #20]	; (80036d4 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 80036c0:	f7fe fc05 	bl	8001ece <assert_failed>

  MODIFY_REG(SYSCFG->PMCR, SYCFG_PMCR_EPIS_SEL, (uint32_t)(SYSCFG_ETHInterface));  
 80036c4:	4b04      	ldr	r3, [pc, #16]	; (80036d8 <HAL_SYSCFG_ETHInterfaceSelect+0x28>)
 80036c6:	6858      	ldr	r0, [r3, #4]
 80036c8:	f420 0060 	bic.w	r0, r0, #14680064	; 0xe00000
 80036cc:	4320      	orrs	r0, r4
 80036ce:	6058      	str	r0, [r3, #4]
 80036d0:	bd10      	pop	{r4, pc}
 80036d2:	bf00      	nop
 80036d4:	080136d7 	.word	0x080136d7
 80036d8:	58000400 	.word	0x58000400

080036dc <HAL_NVIC_SetPriorityGrouping>:
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 80036dc:	1ec3      	subs	r3, r0, #3
 80036de:	2b04      	cmp	r3, #4
{
 80036e0:	b510      	push	{r4, lr}
 80036e2:	4604      	mov	r4, r0
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 80036e4:	d903      	bls.n	80036ee <HAL_NVIC_SetPriorityGrouping+0x12>
 80036e6:	21a2      	movs	r1, #162	; 0xa2
 80036e8:	4809      	ldr	r0, [pc, #36]	; (8003710 <HAL_NVIC_SetPriorityGrouping+0x34>)
 80036ea:	f7fe fbf0 	bl	8001ece <assert_failed>
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80036ee:	4a09      	ldr	r2, [pc, #36]	; (8003714 <HAL_NVIC_SetPriorityGrouping+0x38>)
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80036f0:	0224      	lsls	r4, r4, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80036f2:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80036f4:	f404 64e0 	and.w	r4, r4, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80036f8:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80036fc:	041b      	lsls	r3, r3, #16
 80036fe:	0c1b      	lsrs	r3, r3, #16
 8003700:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003704:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 8003708:	431c      	orrs	r4, r3
  SCB->AIRCR =  reg_value;
 800370a:	60d4      	str	r4, [r2, #12]
 800370c:	bd10      	pop	{r4, pc}
 800370e:	bf00      	nop
 8003710:	08013711 	.word	0x08013711
 8003714:	e000ed00 	.word	0xe000ed00

08003718 <HAL_NVIC_SetPriority>:
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
  uint32_t prioritygroup;

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8003718:	2a0f      	cmp	r2, #15
{
 800371a:	b570      	push	{r4, r5, r6, lr}
 800371c:	4604      	mov	r4, r0
 800371e:	460e      	mov	r6, r1
 8003720:	4615      	mov	r5, r2
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8003722:	d903      	bls.n	800372c <HAL_NVIC_SetPriority+0x14>
 8003724:	21ba      	movs	r1, #186	; 0xba
 8003726:	481d      	ldr	r0, [pc, #116]	; (800379c <HAL_NVIC_SetPriority+0x84>)
 8003728:	f7fe fbd1 	bl	8001ece <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 800372c:	2e0f      	cmp	r6, #15
 800372e:	d903      	bls.n	8003738 <HAL_NVIC_SetPriority+0x20>
 8003730:	21bb      	movs	r1, #187	; 0xbb
 8003732:	481a      	ldr	r0, [pc, #104]	; (800379c <HAL_NVIC_SetPriority+0x84>)
 8003734:	f7fe fbcb 	bl	8001ece <assert_failed>
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003738:	4b19      	ldr	r3, [pc, #100]	; (80037a0 <HAL_NVIC_SetPriority+0x88>)
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800373a:	2001      	movs	r0, #1
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800373c:	68d9      	ldr	r1, [r3, #12]
 800373e:	f3c1 2102 	ubfx	r1, r1, #8, #3
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003742:	f1c1 0307 	rsb	r3, r1, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003746:	1d0a      	adds	r2, r1, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003748:	2b04      	cmp	r3, #4
 800374a:	bf28      	it	cs
 800374c:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800374e:	2a06      	cmp	r2, #6
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003750:	fa00 f203 	lsl.w	r2, r0, r3
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003754:	bf8c      	ite	hi
 8003756:	3903      	subhi	r1, #3
 8003758:	2100      	movls	r1, #0
  if ((int32_t)(IRQn) >= 0)
 800375a:	2c00      	cmp	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800375c:	f102 32ff 	add.w	r2, r2, #4294967295
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003760:	fa00 f001 	lsl.w	r0, r0, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003764:	ea02 0206 	and.w	r2, r2, r6
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003768:	f100 30ff 	add.w	r0, r0, #4294967295
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800376c:	fa02 f201 	lsl.w	r2, r2, r1
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003770:	ea05 0500 	and.w	r5, r5, r0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003774:	ea42 0205 	orr.w	r2, r2, r5
 8003778:	ea4f 1202 	mov.w	r2, r2, lsl #4
  if ((int32_t)(IRQn) >= 0)
 800377c:	db07      	blt.n	800378e <HAL_NVIC_SetPriority+0x76>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800377e:	f104 4460 	add.w	r4, r4, #3758096384	; 0xe0000000
 8003782:	b2d2      	uxtb	r2, r2
 8003784:	f504 4461 	add.w	r4, r4, #57600	; 0xe100
 8003788:	f884 2300 	strb.w	r2, [r4, #768]	; 0x300
 800378c:	bd70      	pop	{r4, r5, r6, pc}
    SCB->SHPR[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800378e:	f004 040f 	and.w	r4, r4, #15
 8003792:	b2d2      	uxtb	r2, r2
 8003794:	4b03      	ldr	r3, [pc, #12]	; (80037a4 <HAL_NVIC_SetPriority+0x8c>)
 8003796:	551a      	strb	r2, [r3, r4]
 8003798:	bd70      	pop	{r4, r5, r6, pc}
 800379a:	bf00      	nop
 800379c:	08013711 	.word	0x08013711
 80037a0:	e000ed00 	.word	0xe000ed00
 80037a4:	e000ed14 	.word	0xe000ed14

080037a8 <HAL_NVIC_EnableIRQ>:
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 80037a8:	2800      	cmp	r0, #0
 80037aa:	da03      	bge.n	80037b4 <HAL_NVIC_EnableIRQ+0xc>
 80037ac:	21ce      	movs	r1, #206	; 0xce
 80037ae:	4806      	ldr	r0, [pc, #24]	; (80037c8 <HAL_NVIC_EnableIRQ+0x20>)
 80037b0:	f7fe bb8d 	b.w	8001ece <assert_failed>
    NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80037b4:	0942      	lsrs	r2, r0, #5
 80037b6:	2301      	movs	r3, #1
 80037b8:	f000 001f 	and.w	r0, r0, #31
 80037bc:	fa03 f000 	lsl.w	r0, r3, r0
 80037c0:	4b02      	ldr	r3, [pc, #8]	; (80037cc <HAL_NVIC_EnableIRQ+0x24>)
 80037c2:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 80037c6:	4770      	bx	lr
 80037c8:	08013711 	.word	0x08013711
 80037cc:	e000e100 	.word	0xe000e100

080037d0 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80037d0:	3801      	subs	r0, #1
 80037d2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80037d6:	d20a      	bcs.n	80037ee <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80037d8:	4b06      	ldr	r3, [pc, #24]	; (80037f4 <HAL_SYSTICK_Config+0x24>)
    SCB->SHPR[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80037da:	21f0      	movs	r1, #240	; 0xf0
 80037dc:	4a06      	ldr	r2, [pc, #24]	; (80037f8 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80037de:	6058      	str	r0, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80037e0:	2000      	movs	r0, #0
    SCB->SHPR[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80037e2:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80037e6:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80037e8:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80037ea:	601a      	str	r2, [r3, #0]
 80037ec:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80037ee:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80037f0:	4770      	bx	lr
 80037f2:	bf00      	nop
 80037f4:	e000e010 	.word	0xe000e010
 80037f8:	e000ed00 	.word	0xe000ed00

080037fc <HAL_MPU_Disable>:
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__attribute__((always_inline)) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 80037fc:	f3bf 8f5f 	dmb	sy
{
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8003800:	4a04      	ldr	r2, [pc, #16]	; (8003814 <HAL_MPU_Disable+0x18>)
 8003802:	6a53      	ldr	r3, [r2, #36]	; 0x24
 8003804:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003808:	6253      	str	r3, [r2, #36]	; 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 800380a:	2200      	movs	r2, #0
 800380c:	4b02      	ldr	r3, [pc, #8]	; (8003818 <HAL_MPU_Disable+0x1c>)
 800380e:	605a      	str	r2, [r3, #4]
 8003810:	4770      	bx	lr
 8003812:	bf00      	nop
 8003814:	e000ed00 	.word	0xe000ed00
 8003818:	e000ed90 	.word	0xe000ed90

0800381c <HAL_MPU_Enable>:
{
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 800381c:	4a06      	ldr	r2, [pc, #24]	; (8003838 <HAL_MPU_Enable+0x1c>)
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 800381e:	f040 0001 	orr.w	r0, r0, #1
 8003822:	4b06      	ldr	r3, [pc, #24]	; (800383c <HAL_MPU_Enable+0x20>)
 8003824:	6058      	str	r0, [r3, #4]
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8003826:	6a53      	ldr	r3, [r2, #36]	; 0x24
 8003828:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800382c:	6253      	str	r3, [r2, #36]	; 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 800382e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8003832:	f3bf 8f6f 	isb	sy
 8003836:	4770      	bx	lr
 8003838:	e000ed00 	.word	0xe000ed00
 800383c:	e000ed90 	.word	0xe000ed90

08003840 <HAL_MPU_ConfigRegion>:
  * @param  MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8003840:	b538      	push	{r3, r4, r5, lr}
  /* Check the parameters */
  assert_param(IS_MPU_REGION_NUMBER(MPU_Init->Number));
 8003842:	7843      	ldrb	r3, [r0, #1]
{
 8003844:	4604      	mov	r4, r0
  assert_param(IS_MPU_REGION_NUMBER(MPU_Init->Number));
 8003846:	2b0f      	cmp	r3, #15
 8003848:	d904      	bls.n	8003854 <HAL_MPU_ConfigRegion+0x14>
 800384a:	f240 113d 	movw	r1, #317	; 0x13d
 800384e:	483b      	ldr	r0, [pc, #236]	; (800393c <HAL_MPU_ConfigRegion+0xfc>)
 8003850:	f7fe fb3d 	bl	8001ece <assert_failed>
  assert_param(IS_MPU_REGION_ENABLE(MPU_Init->Enable));
 8003854:	7823      	ldrb	r3, [r4, #0]
 8003856:	2b01      	cmp	r3, #1
 8003858:	d904      	bls.n	8003864 <HAL_MPU_ConfigRegion+0x24>
 800385a:	f44f 719f 	mov.w	r1, #318	; 0x13e
 800385e:	4837      	ldr	r0, [pc, #220]	; (800393c <HAL_MPU_ConfigRegion+0xfc>)
 8003860:	f7fe fb35 	bl	8001ece <assert_failed>

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8003864:	7862      	ldrb	r2, [r4, #1]
 8003866:	4b36      	ldr	r3, [pc, #216]	; (8003940 <HAL_MPU_ConfigRegion+0x100>)
 8003868:	609a      	str	r2, [r3, #8]
 800386a:	461d      	mov	r5, r3

  if ((MPU_Init->Enable) != RESET)
 800386c:	7822      	ldrb	r2, [r4, #0]
 800386e:	2a00      	cmp	r2, #0
 8003870:	d060      	beq.n	8003934 <HAL_MPU_ConfigRegion+0xf4>
  {
    /* Check the parameters */
    assert_param(IS_MPU_INSTRUCTION_ACCESS(MPU_Init->DisableExec));
 8003872:	7b23      	ldrb	r3, [r4, #12]
 8003874:	2b01      	cmp	r3, #1
 8003876:	d904      	bls.n	8003882 <HAL_MPU_ConfigRegion+0x42>
 8003878:	f44f 71a3 	mov.w	r1, #326	; 0x146
 800387c:	482f      	ldr	r0, [pc, #188]	; (800393c <HAL_MPU_ConfigRegion+0xfc>)
 800387e:	f7fe fb26 	bl	8001ece <assert_failed>
    assert_param(IS_MPU_REGION_PERMISSION_ATTRIBUTE(MPU_Init->AccessPermission));
 8003882:	7ae3      	ldrb	r3, [r4, #11]
 8003884:	2b03      	cmp	r3, #3
 8003886:	d907      	bls.n	8003898 <HAL_MPU_ConfigRegion+0x58>
 8003888:	3b05      	subs	r3, #5
 800388a:	2b01      	cmp	r3, #1
 800388c:	d904      	bls.n	8003898 <HAL_MPU_ConfigRegion+0x58>
 800388e:	f240 1147 	movw	r1, #327	; 0x147
 8003892:	482a      	ldr	r0, [pc, #168]	; (800393c <HAL_MPU_ConfigRegion+0xfc>)
 8003894:	f7fe fb1b 	bl	8001ece <assert_failed>
    assert_param(IS_MPU_TEX_LEVEL(MPU_Init->TypeExtField));
 8003898:	7aa3      	ldrb	r3, [r4, #10]
 800389a:	2b02      	cmp	r3, #2
 800389c:	d904      	bls.n	80038a8 <HAL_MPU_ConfigRegion+0x68>
 800389e:	f44f 71a4 	mov.w	r1, #328	; 0x148
 80038a2:	4826      	ldr	r0, [pc, #152]	; (800393c <HAL_MPU_ConfigRegion+0xfc>)
 80038a4:	f7fe fb13 	bl	8001ece <assert_failed>
    assert_param(IS_MPU_ACCESS_SHAREABLE(MPU_Init->IsShareable));
 80038a8:	7b63      	ldrb	r3, [r4, #13]
 80038aa:	2b01      	cmp	r3, #1
 80038ac:	d904      	bls.n	80038b8 <HAL_MPU_ConfigRegion+0x78>
 80038ae:	f240 1149 	movw	r1, #329	; 0x149
 80038b2:	4822      	ldr	r0, [pc, #136]	; (800393c <HAL_MPU_ConfigRegion+0xfc>)
 80038b4:	f7fe fb0b 	bl	8001ece <assert_failed>
    assert_param(IS_MPU_ACCESS_CACHEABLE(MPU_Init->IsCacheable));
 80038b8:	7ba3      	ldrb	r3, [r4, #14]
 80038ba:	2b01      	cmp	r3, #1
 80038bc:	d904      	bls.n	80038c8 <HAL_MPU_ConfigRegion+0x88>
 80038be:	f44f 71a5 	mov.w	r1, #330	; 0x14a
 80038c2:	481e      	ldr	r0, [pc, #120]	; (800393c <HAL_MPU_ConfigRegion+0xfc>)
 80038c4:	f7fe fb03 	bl	8001ece <assert_failed>
    assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
 80038c8:	7be3      	ldrb	r3, [r4, #15]
 80038ca:	2b01      	cmp	r3, #1
 80038cc:	d904      	bls.n	80038d8 <HAL_MPU_ConfigRegion+0x98>
 80038ce:	f240 114b 	movw	r1, #331	; 0x14b
 80038d2:	481a      	ldr	r0, [pc, #104]	; (800393c <HAL_MPU_ConfigRegion+0xfc>)
 80038d4:	f7fe fafb 	bl	8001ece <assert_failed>
    assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
 80038d8:	7a63      	ldrb	r3, [r4, #9]
 80038da:	2bff      	cmp	r3, #255	; 0xff
 80038dc:	d104      	bne.n	80038e8 <HAL_MPU_ConfigRegion+0xa8>
 80038de:	f44f 71a6 	mov.w	r1, #332	; 0x14c
 80038e2:	4816      	ldr	r0, [pc, #88]	; (800393c <HAL_MPU_ConfigRegion+0xfc>)
 80038e4:	f7fe faf3 	bl	8001ece <assert_failed>
    assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));
 80038e8:	7a23      	ldrb	r3, [r4, #8]
 80038ea:	3b04      	subs	r3, #4
 80038ec:	2b1b      	cmp	r3, #27
 80038ee:	d904      	bls.n	80038fa <HAL_MPU_ConfigRegion+0xba>
 80038f0:	f240 114d 	movw	r1, #333	; 0x14d
 80038f4:	4811      	ldr	r0, [pc, #68]	; (800393c <HAL_MPU_ConfigRegion+0xfc>)
 80038f6:	f7fe faea 	bl	8001ece <assert_failed>

    MPU->RBAR = MPU_Init->BaseAddress;
 80038fa:	6863      	ldr	r3, [r4, #4]
 80038fc:	60eb      	str	r3, [r5, #12]
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80038fe:	7ae3      	ldrb	r3, [r4, #11]
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003900:	7b22      	ldrb	r2, [r4, #12]
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8003902:	061b      	lsls	r3, r3, #24
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003904:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
                ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8003908:	7822      	ldrb	r2, [r4, #0]
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800390a:	4313      	orrs	r3, r2
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800390c:	7aa2      	ldrb	r2, [r4, #10]
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800390e:	ea43 43c2 	orr.w	r3, r3, r2, lsl #19
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8003912:	7b62      	ldrb	r2, [r4, #13]
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8003914:	ea43 4382 	orr.w	r3, r3, r2, lsl #18
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8003918:	7ba2      	ldrb	r2, [r4, #14]
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800391a:	ea43 4342 	orr.w	r3, r3, r2, lsl #17
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 800391e:	7be2      	ldrb	r2, [r4, #15]
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8003920:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8003924:	7a62      	ldrb	r2, [r4, #9]
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8003926:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800392a:	7a22      	ldrb	r2, [r4, #8]
 800392c:	ea43 0342 	orr.w	r3, r3, r2, lsl #1
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003930:	612b      	str	r3, [r5, #16]
 8003932:	bd38      	pop	{r3, r4, r5, pc}
  }
  else
  {
    MPU->RBAR = 0x00;
 8003934:	60da      	str	r2, [r3, #12]
    MPU->RASR = 0x00;
 8003936:	611a      	str	r2, [r3, #16]
 8003938:	bd38      	pop	{r3, r4, r5, pc}
 800393a:	bf00      	nop
 800393c:	08013711 	.word	0x08013711
 8003940:	e000ed90 	.word	0xe000ed90

08003944 <HAL_CRYP_InCpltCallback>:
 8003944:	4770      	bx	lr

08003946 <HAL_CRYP_OutCpltCallback>:
 8003946:	4770      	bx	lr

08003948 <HAL_CRYP_IRQHandler>:
void HAL_CRYP_IRQHandler(CRYP_HandleTypeDef *hcryp)
{
  uint32_t CurrentMode  = 0U; 
  
  /*put CRYP_IT_OUTI flag status in CurrentMode variable*/
  CurrentMode  = __HAL_CRYP_GET_IT(hcryp, CRYP_IT_OUTI);
 8003948:	6803      	ldr	r3, [r0, #0]
 800394a:	69d9      	ldr	r1, [r3, #28]
  
  if((__HAL_CRYP_GET_IT(hcryp, CRYP_IT_INI) != RESET)| (CurrentMode != RESET))
 800394c:	69da      	ldr	r2, [r3, #28]
{
 800394e:	b570      	push	{r4, r5, r6, lr}
  if((__HAL_CRYP_GET_IT(hcryp, CRYP_IT_INI) != RESET)| (CurrentMode != RESET))
 8003950:	078d      	lsls	r5, r1, #30
{
 8003952:	4604      	mov	r4, r0
  if((__HAL_CRYP_GET_IT(hcryp, CRYP_IT_INI) != RESET)| (CurrentMode != RESET))
 8003954:	d401      	bmi.n	800395a <HAL_CRYP_IRQHandler+0x12>
 8003956:	07d0      	lsls	r0, r2, #31
 8003958:	d55f      	bpl.n	8003a1a <HAL_CRYP_IRQHandler+0xd2>
  {
    if ((hcryp->Init.Algorithm == CRYP_DES_ECB)|| (hcryp->Init.Algorithm == CRYP_DES_CBC) || (hcryp->Init.Algorithm == CRYP_TDES_ECB) || (hcryp->Init.Algorithm == CRYP_TDES_CBC))
 800395a:	6962      	ldr	r2, [r4, #20]
 800395c:	f032 0018 	bics.w	r0, r2, #24
 8003960:	f022 0108 	bic.w	r1, r2, #8
 8003964:	d15a      	bne.n	8003a1c <HAL_CRYP_IRQHandler+0xd4>
  */
static HAL_StatusTypeDef CRYP_TDES_IT(CRYP_HandleTypeDef *hcryp)
{
  uint32_t temp = 0U;  /* Temporary CrypOutBuff */ 
  
  if(hcryp->State == HAL_CRYP_STATE_BUSY)
 8003966:	f894 2041 	ldrb.w	r2, [r4, #65]	; 0x41
 800396a:	2a02      	cmp	r2, #2
 800396c:	f040 80d8 	bne.w	8003b20 <HAL_CRYP_IRQHandler+0x1d8>
  { 
    if((__HAL_CRYP_GET_IT(hcryp, CRYP_IT_INI) != RESET) && (__HAL_CRYP_GET_FLAG(hcryp, CRYP_FLAG_INRIS) != RESET))
 8003970:	69da      	ldr	r2, [r3, #28]
 8003972:	07d1      	lsls	r1, r2, #31
 8003974:	d521      	bpl.n	80039ba <HAL_CRYP_IRQHandler+0x72>
 8003976:	699a      	ldr	r2, [r3, #24]
 8003978:	07d2      	lsls	r2, r2, #31
 800397a:	d51e      	bpl.n	80039ba <HAL_CRYP_IRQHandler+0x72>
      
    {     
      /* Write input block in the IN FIFO */
      hcryp->Instance->DIN = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount );
 800397c:	8de2      	ldrh	r2, [r4, #46]	; 0x2e
 800397e:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8003980:	b292      	uxth	r2, r2
 8003982:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8003986:	609a      	str	r2, [r3, #8]
      hcryp->CrypInCount++;
 8003988:	8de2      	ldrh	r2, [r4, #46]	; 0x2e
 800398a:	3201      	adds	r2, #1
 800398c:	b292      	uxth	r2, r2
 800398e:	85e2      	strh	r2, [r4, #46]	; 0x2e
      hcryp->Instance->DIN = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount );
 8003990:	8de2      	ldrh	r2, [r4, #46]	; 0x2e
 8003992:	b292      	uxth	r2, r2
 8003994:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
      hcryp->CrypInCount++;
      
      if(hcryp->CrypInCount ==  hcryp->Size)
 8003998:	8e61      	ldrh	r1, [r4, #50]	; 0x32
      hcryp->Instance->DIN = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount );
 800399a:	609a      	str	r2, [r3, #8]
      hcryp->CrypInCount++;
 800399c:	8de2      	ldrh	r2, [r4, #46]	; 0x2e
 800399e:	3201      	adds	r2, #1
 80039a0:	b292      	uxth	r2, r2
 80039a2:	85e2      	strh	r2, [r4, #46]	; 0x2e
      if(hcryp->CrypInCount ==  hcryp->Size)
 80039a4:	8de2      	ldrh	r2, [r4, #46]	; 0x2e
 80039a6:	b292      	uxth	r2, r2
 80039a8:	4291      	cmp	r1, r2
 80039aa:	d106      	bne.n	80039ba <HAL_CRYP_IRQHandler+0x72>
      {     
        /* Disable interruption */
        __HAL_CRYP_DISABLE_IT(hcryp, CRYP_IT_INI);
 80039ac:	695a      	ldr	r2, [r3, #20]
        
        /* Call the input data transfer complete callback */
        HAL_CRYP_InCpltCallback(hcryp);
 80039ae:	4620      	mov	r0, r4
        __HAL_CRYP_DISABLE_IT(hcryp, CRYP_IT_INI);
 80039b0:	f022 0201 	bic.w	r2, r2, #1
 80039b4:	615a      	str	r2, [r3, #20]
        HAL_CRYP_InCpltCallback(hcryp);
 80039b6:	f7ff ffc5 	bl	8003944 <HAL_CRYP_InCpltCallback>
      }
    }
    if((__HAL_CRYP_GET_IT(hcryp, CRYP_IT_OUTI) != RESET)&& (__HAL_CRYP_GET_FLAG(hcryp, CRYP_FLAG_OUTRIS) != RESET))
 80039ba:	6823      	ldr	r3, [r4, #0]
 80039bc:	69da      	ldr	r2, [r3, #28]
 80039be:	0796      	lsls	r6, r2, #30
 80039c0:	d52b      	bpl.n	8003a1a <HAL_CRYP_IRQHandler+0xd2>
 80039c2:	699a      	ldr	r2, [r3, #24]
 80039c4:	0795      	lsls	r5, r2, #30
 80039c6:	d528      	bpl.n	8003a1a <HAL_CRYP_IRQHandler+0xd2>
    {
      /* Read the output block from the Output FIFO and put them in temporary Buffer then get CrypOutBuff from temporary buffer  */    
      temp = hcryp->Instance->DOUT;
 80039c8:	68d8      	ldr	r0, [r3, #12]
      *(uint32_t *)(hcryp->pCrypOutBuffPtr + (hcryp->CrypOutCount)) = temp;      
 80039ca:	8e22      	ldrh	r2, [r4, #48]	; 0x30
 80039cc:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 80039ce:	b292      	uxth	r2, r2
 80039d0:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
      hcryp->CrypOutCount++;  
 80039d4:	8e22      	ldrh	r2, [r4, #48]	; 0x30
 80039d6:	3201      	adds	r2, #1
 80039d8:	b292      	uxth	r2, r2
 80039da:	8622      	strh	r2, [r4, #48]	; 0x30
      temp = hcryp->Instance->DOUT;  
 80039dc:	68d8      	ldr	r0, [r3, #12]
      *(uint32_t *)(hcryp->pCrypOutBuffPtr + (hcryp->CrypOutCount)) = temp;      
 80039de:	8e22      	ldrh	r2, [r4, #48]	; 0x30
 80039e0:	b292      	uxth	r2, r2
 80039e2:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
      hcryp->CrypOutCount++;            
 80039e6:	8e22      	ldrh	r2, [r4, #48]	; 0x30
      if(hcryp->CrypOutCount ==  hcryp->Size)
 80039e8:	8e61      	ldrh	r1, [r4, #50]	; 0x32
      hcryp->CrypOutCount++;            
 80039ea:	3201      	adds	r2, #1
 80039ec:	b292      	uxth	r2, r2
 80039ee:	8622      	strh	r2, [r4, #48]	; 0x30
      if(hcryp->CrypOutCount ==  hcryp->Size)
 80039f0:	8e22      	ldrh	r2, [r4, #48]	; 0x30
 80039f2:	b292      	uxth	r2, r2
 80039f4:	4291      	cmp	r1, r2
 80039f6:	d110      	bne.n	8003a1a <HAL_CRYP_IRQHandler+0xd2>
      {
        /* Disable interruption */
        __HAL_CRYP_DISABLE_IT(hcryp, CRYP_IT_OUTI);
 80039f8:	695a      	ldr	r2, [r3, #20]
 80039fa:	f022 0202 	bic.w	r2, r2, #2
 80039fe:	615a      	str	r2, [r3, #20]
        
        /* Disable CRYP */
        __HAL_CRYP_DISABLE(hcryp);
 8003a00:	681a      	ldr	r2, [r3, #0]
 8003a02:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003a06:	601a      	str	r2, [r3, #0]
        
        /* Process unlocked */
        __HAL_UNLOCK(hcryp);   
 8003a08:	2300      	movs	r3, #0
 8003a0a:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
        
        /* Change the CRYP state */
        hcryp->State = HAL_CRYP_STATE_READY;
 8003a0e:	2301      	movs	r3, #1
 8003a10:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      
      /* Process unlocked */
      __HAL_UNLOCK(hcryp);
      
      /* Call output transfer complete callback */
      HAL_CRYP_OutCpltCallback(hcryp);
 8003a14:	4620      	mov	r0, r4
 8003a16:	f7ff ff96 	bl	8003946 <HAL_CRYP_OutCpltCallback>
 8003a1a:	bd70      	pop	{r4, r5, r6, pc}
    else if((hcryp->Init.Algorithm == CRYP_AES_ECB) || (hcryp->Init.Algorithm == CRYP_AES_CBC) || (hcryp->Init.Algorithm == CRYP_AES_CTR))
 8003a1c:	2920      	cmp	r1, #32
 8003a1e:	d002      	beq.n	8003a26 <HAL_CRYP_IRQHandler+0xde>
 8003a20:	2a30      	cmp	r2, #48	; 0x30
 8003a22:	f040 8082 	bne.w	8003b2a <HAL_CRYP_IRQHandler+0x1e2>
  if(hcryp->State == HAL_CRYP_STATE_BUSY)
 8003a26:	f894 2041 	ldrb.w	r2, [r4, #65]	; 0x41
 8003a2a:	2a02      	cmp	r2, #2
 8003a2c:	d178      	bne.n	8003b20 <HAL_CRYP_IRQHandler+0x1d8>
    if(((hcryp->Instance->SR & CRYP_FLAG_IFNF ) != RESET) && (hcryp->CrypInCount < hcryp->Size))
 8003a2e:	685a      	ldr	r2, [r3, #4]
 8003a30:	0790      	lsls	r0, r2, #30
 8003a32:	d534      	bpl.n	8003a9e <HAL_CRYP_IRQHandler+0x156>
 8003a34:	8de2      	ldrh	r2, [r4, #46]	; 0x2e
 8003a36:	8e61      	ldrh	r1, [r4, #50]	; 0x32
 8003a38:	b292      	uxth	r2, r2
 8003a3a:	428a      	cmp	r2, r1
 8003a3c:	d22f      	bcs.n	8003a9e <HAL_CRYP_IRQHandler+0x156>
      hcryp->Instance->DIN  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount );
 8003a3e:	8de2      	ldrh	r2, [r4, #46]	; 0x2e
 8003a40:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8003a42:	b292      	uxth	r2, r2
 8003a44:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
 8003a48:	609a      	str	r2, [r3, #8]
      hcryp->CrypInCount++;
 8003a4a:	8de2      	ldrh	r2, [r4, #46]	; 0x2e
 8003a4c:	3201      	adds	r2, #1
 8003a4e:	b292      	uxth	r2, r2
 8003a50:	85e2      	strh	r2, [r4, #46]	; 0x2e
      hcryp->Instance->DIN  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount );
 8003a52:	8de2      	ldrh	r2, [r4, #46]	; 0x2e
 8003a54:	b292      	uxth	r2, r2
 8003a56:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
 8003a5a:	609a      	str	r2, [r3, #8]
      hcryp->CrypInCount++;   
 8003a5c:	8de2      	ldrh	r2, [r4, #46]	; 0x2e
 8003a5e:	3201      	adds	r2, #1
 8003a60:	b292      	uxth	r2, r2
 8003a62:	85e2      	strh	r2, [r4, #46]	; 0x2e
      hcryp->Instance->DIN  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount );
 8003a64:	8de2      	ldrh	r2, [r4, #46]	; 0x2e
 8003a66:	b292      	uxth	r2, r2
 8003a68:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
 8003a6c:	609a      	str	r2, [r3, #8]
      hcryp->CrypInCount++;
 8003a6e:	8de2      	ldrh	r2, [r4, #46]	; 0x2e
 8003a70:	3201      	adds	r2, #1
 8003a72:	b292      	uxth	r2, r2
 8003a74:	85e2      	strh	r2, [r4, #46]	; 0x2e
      hcryp->Instance->DIN  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount );
 8003a76:	8de2      	ldrh	r2, [r4, #46]	; 0x2e
 8003a78:	b292      	uxth	r2, r2
 8003a7a:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
 8003a7e:	609a      	str	r2, [r3, #8]
      hcryp->CrypInCount++;      
 8003a80:	8de2      	ldrh	r2, [r4, #46]	; 0x2e
 8003a82:	3201      	adds	r2, #1
 8003a84:	b292      	uxth	r2, r2
 8003a86:	85e2      	strh	r2, [r4, #46]	; 0x2e
      if(hcryp->CrypInCount ==  hcryp->Size)
 8003a88:	8de2      	ldrh	r2, [r4, #46]	; 0x2e
 8003a8a:	b292      	uxth	r2, r2
 8003a8c:	4291      	cmp	r1, r2
 8003a8e:	d106      	bne.n	8003a9e <HAL_CRYP_IRQHandler+0x156>
        __HAL_CRYP_DISABLE_IT(hcryp, CRYP_IT_INI);
 8003a90:	695a      	ldr	r2, [r3, #20]
        HAL_CRYP_InCpltCallback(hcryp);
 8003a92:	4620      	mov	r0, r4
        __HAL_CRYP_DISABLE_IT(hcryp, CRYP_IT_INI);
 8003a94:	f022 0201 	bic.w	r2, r2, #1
 8003a98:	615a      	str	r2, [r3, #20]
        HAL_CRYP_InCpltCallback(hcryp);
 8003a9a:	f7ff ff53 	bl	8003944 <HAL_CRYP_InCpltCallback>
    if(((hcryp->Instance->SR & CRYP_FLAG_OFNE ) != RESET) && (hcryp->CrypOutCount < hcryp->Size))
 8003a9e:	6823      	ldr	r3, [r4, #0]
 8003aa0:	685a      	ldr	r2, [r3, #4]
 8003aa2:	0751      	lsls	r1, r2, #29
 8003aa4:	d5b9      	bpl.n	8003a1a <HAL_CRYP_IRQHandler+0xd2>
 8003aa6:	8e22      	ldrh	r2, [r4, #48]	; 0x30
 8003aa8:	8e61      	ldrh	r1, [r4, #50]	; 0x32
 8003aaa:	b292      	uxth	r2, r2
 8003aac:	428a      	cmp	r2, r1
 8003aae:	d2b4      	bcs.n	8003a1a <HAL_CRYP_IRQHandler+0xd2>
      temp  = hcryp->Instance->DOUT;
 8003ab0:	68dd      	ldr	r5, [r3, #12]
      *(uint32_t *)(hcryp->pCrypOutBuffPtr + hcryp->CrypOutCount) = temp;      
 8003ab2:	8e22      	ldrh	r2, [r4, #48]	; 0x30
 8003ab4:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8003ab6:	b292      	uxth	r2, r2
 8003ab8:	f840 5022 	str.w	r5, [r0, r2, lsl #2]
      hcryp->CrypOutCount++;
 8003abc:	8e22      	ldrh	r2, [r4, #48]	; 0x30
 8003abe:	3201      	adds	r2, #1
 8003ac0:	b292      	uxth	r2, r2
 8003ac2:	8622      	strh	r2, [r4, #48]	; 0x30
      temp  = hcryp->Instance->DOUT;    
 8003ac4:	68dd      	ldr	r5, [r3, #12]
      *(uint32_t *)(hcryp->pCrypOutBuffPtr + hcryp->CrypOutCount) = temp;
 8003ac6:	8e22      	ldrh	r2, [r4, #48]	; 0x30
 8003ac8:	b292      	uxth	r2, r2
 8003aca:	f840 5022 	str.w	r5, [r0, r2, lsl #2]
      hcryp->CrypOutCount++;    
 8003ace:	8e22      	ldrh	r2, [r4, #48]	; 0x30
 8003ad0:	3201      	adds	r2, #1
 8003ad2:	b292      	uxth	r2, r2
 8003ad4:	8622      	strh	r2, [r4, #48]	; 0x30
      temp  = hcryp->Instance->DOUT;    
 8003ad6:	68dd      	ldr	r5, [r3, #12]
      *(uint32_t *)(hcryp->pCrypOutBuffPtr + hcryp->CrypOutCount) = temp;      
 8003ad8:	8e22      	ldrh	r2, [r4, #48]	; 0x30
 8003ada:	b292      	uxth	r2, r2
 8003adc:	f840 5022 	str.w	r5, [r0, r2, lsl #2]
      hcryp->CrypOutCount++;
 8003ae0:	8e22      	ldrh	r2, [r4, #48]	; 0x30
 8003ae2:	3201      	adds	r2, #1
 8003ae4:	b292      	uxth	r2, r2
 8003ae6:	8622      	strh	r2, [r4, #48]	; 0x30
      temp  = hcryp->Instance->DOUT;   
 8003ae8:	68dd      	ldr	r5, [r3, #12]
      *(uint32_t *)(hcryp->pCrypOutBuffPtr + hcryp->CrypOutCount) = temp;
 8003aea:	8e22      	ldrh	r2, [r4, #48]	; 0x30
 8003aec:	b292      	uxth	r2, r2
 8003aee:	f840 5022 	str.w	r5, [r0, r2, lsl #2]
      hcryp->CrypOutCount++;
 8003af2:	8e22      	ldrh	r2, [r4, #48]	; 0x30
 8003af4:	3201      	adds	r2, #1
 8003af6:	b292      	uxth	r2, r2
 8003af8:	8622      	strh	r2, [r4, #48]	; 0x30
      if (hcryp->Size == hcryp->CrypOutCount)
 8003afa:	8e22      	ldrh	r2, [r4, #48]	; 0x30
 8003afc:	b292      	uxth	r2, r2
 8003afe:	4291      	cmp	r1, r2
 8003b00:	d18b      	bne.n	8003a1a <HAL_CRYP_IRQHandler+0xd2>
        __HAL_CRYP_DISABLE_IT(hcryp, CRYP_IT_OUTI);
 8003b02:	695a      	ldr	r2, [r3, #20]
 8003b04:	f022 0202 	bic.w	r2, r2, #2
 8003b08:	615a      	str	r2, [r3, #20]
        hcryp->State = HAL_CRYP_STATE_READY;
 8003b0a:	2201      	movs	r2, #1
 8003b0c:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
        __HAL_CRYP_DISABLE(hcryp);
 8003b10:	681a      	ldr	r2, [r3, #0]
 8003b12:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003b16:	601a      	str	r2, [r3, #0]
      __HAL_UNLOCK(hcryp);
 8003b18:	2300      	movs	r3, #0
 8003b1a:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8003b1e:	e779      	b.n	8003a14 <HAL_CRYP_IRQHandler+0xcc>
    hcryp->ErrorCode |= HAL_CRYP_ERROR_BUSY; 
 8003b20:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8003b22:	f043 0308 	orr.w	r3, r3, #8
 8003b26:	6463      	str	r3, [r4, #68]	; 0x44
 8003b28:	bd70      	pop	{r4, r5, r6, pc}
    else if((hcryp->Init.Algorithm == CRYP_AES_GCM) ||(hcryp->Init.Algorithm == CRYP_CR_ALGOMODE_AES_CCM) )
 8003b2a:	f5b1 2f00 	cmp.w	r1, #524288	; 0x80000
 8003b2e:	f47f af74 	bne.w	8003a1a <HAL_CRYP_IRQHandler+0xd2>
      if ((hcryp->Instance->CR & CRYP_PHASE_HEADER) == CRYP_PHASE_HEADER )
 8003b32:	681a      	ldr	r2, [r3, #0]
 8003b34:	f412 3280 	ands.w	r2, r2, #65536	; 0x10000
 8003b38:	d062      	beq.n	8003c00 <HAL_CRYP_IRQHandler+0x2b8>
{
  uint32_t loopcounter = 0U;
  
  /***************************** Header phase *********************************/
  
  if(hcryp->Init.HeaderSize ==  hcryp->CrypHeaderCount)
 8003b3a:	8da2      	ldrh	r2, [r4, #44]	; 0x2c
 8003b3c:	69e1      	ldr	r1, [r4, #28]
 8003b3e:	b292      	uxth	r2, r2
 8003b40:	4291      	cmp	r1, r2
 8003b42:	d11a      	bne.n	8003b7a <HAL_CRYP_IRQHandler+0x232>
  {     
    /* Disable interrupts */
    __HAL_CRYP_DISABLE_IT(hcryp, CRYP_IT_INI );
 8003b44:	695a      	ldr	r2, [r3, #20]
 8003b46:	f022 0201 	bic.w	r2, r2, #1
 8003b4a:	615a      	str	r2, [r3, #20]
    
    /* Disable the CRYP peripheral */
    __HAL_CRYP_DISABLE(hcryp);
 8003b4c:	681a      	ldr	r2, [r3, #0]
 8003b4e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003b52:	601a      	str	r2, [r3, #0]
    
    /* Set the phase */
    hcryp->Phase = CRYP_PHASE_PROCESS;
 8003b54:	2202      	movs	r2, #2
 8003b56:	6362      	str	r2, [r4, #52]	; 0x34
    
    /* Select payload phase once the header phase is performed */
    CRYP_SET_PHASE(hcryp, CRYP_PHASE_PAYLOAD); 
 8003b58:	681a      	ldr	r2, [r3, #0]
 8003b5a:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8003b5e:	601a      	str	r2, [r3, #0]
 8003b60:	681a      	ldr	r2, [r3, #0]
 8003b62:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8003b66:	601a      	str	r2, [r3, #0]
    
    /* Enable Interrupts */
    __HAL_CRYP_ENABLE_IT(hcryp, CRYP_IT_INI | CRYP_IT_OUTI );
 8003b68:	695a      	ldr	r2, [r3, #20]
 8003b6a:	f042 0203 	orr.w	r2, r2, #3
 8003b6e:	615a      	str	r2, [r3, #20]
    
    /* Enable the CRYP peripheral */
    __HAL_CRYP_ENABLE(hcryp);  
 8003b70:	681a      	ldr	r2, [r3, #0]
 8003b72:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003b76:	601a      	str	r2, [r3, #0]
 8003b78:	bd70      	pop	{r4, r5, r6, pc}
  }    
  else if ((hcryp->Init.HeaderSize) - (hcryp->CrypHeaderCount) >= 4U)
 8003b7a:	8da2      	ldrh	r2, [r4, #44]	; 0x2c
 8003b7c:	b292      	uxth	r2, r2
 8003b7e:	1a8a      	subs	r2, r1, r2
 8003b80:	2a03      	cmp	r2, #3
 8003b82:	d808      	bhi.n	8003b96 <HAL_CRYP_IRQHandler+0x24e>
 8003b84:	2200      	movs	r2, #0
    hcryp->CrypHeaderCount++ ;           
  }
  else
  {      
    /*  Last block optionally pad the data with zeros*/
    for(loopcounter = 0U; loopcounter < (hcryp->Init.HeaderSize %4U ); loopcounter++)
 8003b86:	f001 0103 	and.w	r1, r1, #3
 8003b8a:	428a      	cmp	r2, r1
 8003b8c:	d329      	bcc.n	8003be2 <HAL_CRYP_IRQHandler+0x29a>
      hcryp->CrypHeaderCount++ ;
    }
    while(loopcounter <4U )
    { 
      /* Pad the data with zeros to have a complete block */     
      hcryp->Instance->DIN = 0x0U;         
 8003b8e:	2100      	movs	r1, #0
    while(loopcounter <4U )
 8003b90:	2a03      	cmp	r2, #3
 8003b92:	d932      	bls.n	8003bfa <HAL_CRYP_IRQHandler+0x2b2>
 8003b94:	bd70      	pop	{r4, r5, r6, pc}
    hcryp->Instance->DIN = *(uint32_t*)(hcryp->Init.Header + hcryp->CrypHeaderCount );
 8003b96:	8da2      	ldrh	r2, [r4, #44]	; 0x2c
 8003b98:	69a1      	ldr	r1, [r4, #24]
 8003b9a:	b292      	uxth	r2, r2
 8003b9c:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8003ba0:	609a      	str	r2, [r3, #8]
    hcryp->CrypHeaderCount++ ;       
 8003ba2:	8da2      	ldrh	r2, [r4, #44]	; 0x2c
 8003ba4:	3201      	adds	r2, #1
 8003ba6:	b292      	uxth	r2, r2
 8003ba8:	85a2      	strh	r2, [r4, #44]	; 0x2c
    hcryp->Instance->DIN = *(uint32_t*)(hcryp->Init.Header + hcryp->CrypHeaderCount);
 8003baa:	8da2      	ldrh	r2, [r4, #44]	; 0x2c
 8003bac:	b292      	uxth	r2, r2
 8003bae:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8003bb2:	609a      	str	r2, [r3, #8]
    hcryp->CrypHeaderCount++  ;       
 8003bb4:	8da2      	ldrh	r2, [r4, #44]	; 0x2c
 8003bb6:	3201      	adds	r2, #1
 8003bb8:	b292      	uxth	r2, r2
 8003bba:	85a2      	strh	r2, [r4, #44]	; 0x2c
    hcryp->Instance->DIN = *(uint32_t*)(hcryp->Init.Header + hcryp->CrypHeaderCount);
 8003bbc:	8da2      	ldrh	r2, [r4, #44]	; 0x2c
 8003bbe:	b292      	uxth	r2, r2
 8003bc0:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8003bc4:	609a      	str	r2, [r3, #8]
    hcryp->CrypHeaderCount++ ;
 8003bc6:	8da2      	ldrh	r2, [r4, #44]	; 0x2c
 8003bc8:	3201      	adds	r2, #1
 8003bca:	b292      	uxth	r2, r2
 8003bcc:	85a2      	strh	r2, [r4, #44]	; 0x2c
    hcryp->Instance->DIN = *(uint32_t*)(hcryp->Init.Header + hcryp->CrypHeaderCount);
 8003bce:	8da2      	ldrh	r2, [r4, #44]	; 0x2c
 8003bd0:	b292      	uxth	r2, r2
 8003bd2:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8003bd6:	609a      	str	r2, [r3, #8]
    hcryp->CrypHeaderCount++ ;           
 8003bd8:	8da3      	ldrh	r3, [r4, #44]	; 0x2c
 8003bda:	3301      	adds	r3, #1
 8003bdc:	b29b      	uxth	r3, r3
 8003bde:	85a3      	strh	r3, [r4, #44]	; 0x2c
 8003be0:	bd70      	pop	{r4, r5, r6, pc}
      hcryp->Instance->DIN = *(uint32_t*)(hcryp->Init.Header+ hcryp->CrypHeaderCount);    
 8003be2:	8da0      	ldrh	r0, [r4, #44]	; 0x2c
    for(loopcounter = 0U; loopcounter < (hcryp->Init.HeaderSize %4U ); loopcounter++)
 8003be4:	3201      	adds	r2, #1
      hcryp->Instance->DIN = *(uint32_t*)(hcryp->Init.Header+ hcryp->CrypHeaderCount);    
 8003be6:	69a5      	ldr	r5, [r4, #24]
 8003be8:	b280      	uxth	r0, r0
 8003bea:	f855 0020 	ldr.w	r0, [r5, r0, lsl #2]
 8003bee:	6098      	str	r0, [r3, #8]
      hcryp->CrypHeaderCount++ ;
 8003bf0:	8da0      	ldrh	r0, [r4, #44]	; 0x2c
 8003bf2:	3001      	adds	r0, #1
 8003bf4:	b280      	uxth	r0, r0
 8003bf6:	85a0      	strh	r0, [r4, #44]	; 0x2c
 8003bf8:	e7c7      	b.n	8003b8a <HAL_CRYP_IRQHandler+0x242>
      hcryp->Instance->DIN = 0x0U;         
 8003bfa:	6099      	str	r1, [r3, #8]
      loopcounter++;
 8003bfc:	3201      	adds	r2, #1
 8003bfe:	e7c7      	b.n	8003b90 <HAL_CRYP_IRQHandler+0x248>
  if(hcryp->Size == 0U)
 8003c00:	8e61      	ldrh	r1, [r4, #50]	; 0x32
 8003c02:	b949      	cbnz	r1, 8003c18 <HAL_CRYP_IRQHandler+0x2d0>
    __HAL_CRYP_DISABLE_IT(hcryp, CRYP_IT_INI| CRYP_IT_OUTI);
 8003c04:	695a      	ldr	r2, [r3, #20]
 8003c06:	f022 0203 	bic.w	r2, r2, #3
 8003c0a:	615a      	str	r2, [r3, #20]
    hcryp->State = HAL_CRYP_STATE_READY;      
 8003c0c:	2301      	movs	r3, #1
    __HAL_UNLOCK(hcryp);
 8003c0e:	f884 1040 	strb.w	r1, [r4, #64]	; 0x40
    hcryp->State = HAL_CRYP_STATE_READY;      
 8003c12:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8003c16:	bd70      	pop	{r4, r5, r6, pc}
  else if ((hcryp->Size) - (hcryp->CrypInCount) >= 4)
 8003c18:	8de0      	ldrh	r0, [r4, #46]	; 0x2e
 8003c1a:	b280      	uxth	r0, r0
 8003c1c:	1a08      	subs	r0, r1, r0
 8003c1e:	2803      	cmp	r0, #3
 8003c20:	dd37      	ble.n	8003c92 <HAL_CRYP_IRQHandler+0x34a>
    hcryp->Instance->DIN  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount );
 8003c22:	8de2      	ldrh	r2, [r4, #46]	; 0x2e
 8003c24:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8003c26:	b292      	uxth	r2, r2
 8003c28:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
 8003c2c:	609a      	str	r2, [r3, #8]
    hcryp->CrypInCount++;
 8003c2e:	8de2      	ldrh	r2, [r4, #46]	; 0x2e
 8003c30:	3201      	adds	r2, #1
 8003c32:	b292      	uxth	r2, r2
 8003c34:	85e2      	strh	r2, [r4, #46]	; 0x2e
    hcryp->Instance->DIN  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount );
 8003c36:	8de2      	ldrh	r2, [r4, #46]	; 0x2e
 8003c38:	b292      	uxth	r2, r2
 8003c3a:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
 8003c3e:	609a      	str	r2, [r3, #8]
    hcryp->CrypInCount++;   
 8003c40:	8de2      	ldrh	r2, [r4, #46]	; 0x2e
 8003c42:	3201      	adds	r2, #1
 8003c44:	b292      	uxth	r2, r2
 8003c46:	85e2      	strh	r2, [r4, #46]	; 0x2e
    hcryp->Instance->DIN  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount );
 8003c48:	8de2      	ldrh	r2, [r4, #46]	; 0x2e
 8003c4a:	b292      	uxth	r2, r2
 8003c4c:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
 8003c50:	609a      	str	r2, [r3, #8]
    hcryp->CrypInCount++;
 8003c52:	8de2      	ldrh	r2, [r4, #46]	; 0x2e
 8003c54:	3201      	adds	r2, #1
 8003c56:	b292      	uxth	r2, r2
 8003c58:	85e2      	strh	r2, [r4, #46]	; 0x2e
    hcryp->Instance->DIN  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount );
 8003c5a:	8de2      	ldrh	r2, [r4, #46]	; 0x2e
 8003c5c:	b292      	uxth	r2, r2
 8003c5e:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
 8003c62:	609a      	str	r2, [r3, #8]
    hcryp->CrypInCount++; 
 8003c64:	8de2      	ldrh	r2, [r4, #46]	; 0x2e
 8003c66:	3201      	adds	r2, #1
 8003c68:	b292      	uxth	r2, r2
 8003c6a:	85e2      	strh	r2, [r4, #46]	; 0x2e
    if(hcryp->Size == hcryp->CrypInCount) 
 8003c6c:	8de2      	ldrh	r2, [r4, #46]	; 0x2e
 8003c6e:	b292      	uxth	r2, r2
 8003c70:	4291      	cmp	r1, r2
 8003c72:	d106      	bne.n	8003c82 <HAL_CRYP_IRQHandler+0x33a>
      __HAL_CRYP_DISABLE_IT(hcryp, CRYP_IT_INI);
 8003c74:	695a      	ldr	r2, [r3, #20]
      HAL_CRYP_InCpltCallback(hcryp);
 8003c76:	4620      	mov	r0, r4
      __HAL_CRYP_DISABLE_IT(hcryp, CRYP_IT_INI);
 8003c78:	f022 0201 	bic.w	r2, r2, #1
 8003c7c:	615a      	str	r2, [r3, #20]
      HAL_CRYP_InCpltCallback(hcryp);
 8003c7e:	f7ff fe61 	bl	8003944 <HAL_CRYP_InCpltCallback>
    if(hcryp->CrypOutCount < hcryp->Size)        
 8003c82:	8e23      	ldrh	r3, [r4, #48]	; 0x30
 8003c84:	8e61      	ldrh	r1, [r4, #50]	; 0x32
 8003c86:	b29b      	uxth	r3, r3
 8003c88:	428b      	cmp	r3, r1
 8003c8a:	f4bf aec6 	bcs.w	8003a1a <HAL_CRYP_IRQHandler+0xd2>
      temp  = hcryp->Instance->DOUT;
 8003c8e:	6823      	ldr	r3, [r4, #0]
 8003c90:	e70e      	b.n	8003ab0 <HAL_CRYP_IRQHandler+0x168>
  else if ((hcryp->Size %4U )!= 0U)
 8003c92:	f011 0503 	ands.w	r5, r1, #3
 8003c96:	f43f aec0 	beq.w	8003a1a <HAL_CRYP_IRQHandler+0xd2>
    for(loopcounter = 0U; loopcounter < (hcryp->Size %4 ); loopcounter++)
 8003c9a:	42aa      	cmp	r2, r5
 8003c9c:	4628      	mov	r0, r5
 8003c9e:	d318      	bcc.n	8003cd2 <HAL_CRYP_IRQHandler+0x38a>
      hcryp->Instance->DIN = 0x0U;         
 8003ca0:	2200      	movs	r2, #0
      loopcounter++;
 8003ca2:	3001      	adds	r0, #1
      hcryp->Instance->DIN = 0x0U;         
 8003ca4:	609a      	str	r2, [r3, #8]
    while(loopcounter < 4U )
 8003ca6:	2804      	cmp	r0, #4
 8003ca8:	d1fb      	bne.n	8003ca2 <HAL_CRYP_IRQHandler+0x35a>
    __HAL_CRYP_DISABLE_IT(hcryp, CRYP_IT_INI);
 8003caa:	695a      	ldr	r2, [r3, #20]
 8003cac:	f022 0201 	bic.w	r2, r2, #1
 8003cb0:	615a      	str	r2, [r3, #20]
    if((hcryp->Instance->SR & CRYP_FLAG_OFNE ) != RESET) 
 8003cb2:	685a      	ldr	r2, [r3, #4]
 8003cb4:	0752      	lsls	r2, r2, #29
 8003cb6:	d418      	bmi.n	8003cea <HAL_CRYP_IRQHandler+0x3a2>
    if(hcryp->CrypOutCount >=  hcryp->Size)
 8003cb8:	8e22      	ldrh	r2, [r4, #48]	; 0x30
 8003cba:	b292      	uxth	r2, r2
 8003cbc:	4291      	cmp	r1, r2
 8003cbe:	f63f aeac 	bhi.w	8003a1a <HAL_CRYP_IRQHandler+0xd2>
      __HAL_CRYP_DISABLE_IT(hcryp, CRYP_IT_OUTI|CRYP_IT_INI);
 8003cc2:	695a      	ldr	r2, [r3, #20]
 8003cc4:	f022 0203 	bic.w	r2, r2, #3
 8003cc8:	615a      	str	r2, [r3, #20]
      hcryp->State = HAL_CRYP_STATE_READY;
 8003cca:	2301      	movs	r3, #1
 8003ccc:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8003cd0:	e722      	b.n	8003b18 <HAL_CRYP_IRQHandler+0x1d0>
      hcryp->Instance->DIN = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount );
 8003cd2:	8de0      	ldrh	r0, [r4, #46]	; 0x2e
    for(loopcounter = 0U; loopcounter < (hcryp->Size %4 ); loopcounter++)
 8003cd4:	3201      	adds	r2, #1
      hcryp->Instance->DIN = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount );
 8003cd6:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8003cd8:	b280      	uxth	r0, r0
 8003cda:	f856 0020 	ldr.w	r0, [r6, r0, lsl #2]
 8003cde:	6098      	str	r0, [r3, #8]
      hcryp->CrypInCount++;
 8003ce0:	8de0      	ldrh	r0, [r4, #46]	; 0x2e
 8003ce2:	3001      	adds	r0, #1
 8003ce4:	b280      	uxth	r0, r0
 8003ce6:	85e0      	strh	r0, [r4, #46]	; 0x2e
 8003ce8:	e7d7      	b.n	8003c9a <HAL_CRYP_IRQHandler+0x352>
        *(uint32_t *)(hcryp->pCrypOutBuffPtr + (hcryp->CrypOutCount))=temp; 
 8003cea:	6aa5      	ldr	r5, [r4, #40]	; 0x28
        temp= hcryp->Instance->DOUT; 
 8003cec:	68de      	ldr	r6, [r3, #12]
      for(loopcounter = 0U; loopcounter < 4U; loopcounter++)        
 8003cee:	3801      	subs	r0, #1
        *(uint32_t *)(hcryp->pCrypOutBuffPtr + (hcryp->CrypOutCount))=temp; 
 8003cf0:	8e22      	ldrh	r2, [r4, #48]	; 0x30
 8003cf2:	b292      	uxth	r2, r2
 8003cf4:	f845 6022 	str.w	r6, [r5, r2, lsl #2]
        hcryp->CrypOutCount++;   
 8003cf8:	8e22      	ldrh	r2, [r4, #48]	; 0x30
 8003cfa:	f102 0201 	add.w	r2, r2, #1
 8003cfe:	b292      	uxth	r2, r2
 8003d00:	8622      	strh	r2, [r4, #48]	; 0x30
      for(loopcounter = 0U; loopcounter < 4U; loopcounter++)        
 8003d02:	d1f3      	bne.n	8003cec <HAL_CRYP_IRQHandler+0x3a4>
 8003d04:	e7d8      	b.n	8003cb8 <HAL_CRYP_IRQHandler+0x370>
	...

08003d08 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003d08:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003d0a:	6e44      	ldr	r4, [r0, #100]	; 0x64
 8003d0c:	6e85      	ldr	r5, [r0, #104]	; 0x68
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003d0e:	6d86      	ldr	r6, [r0, #88]	; 0x58
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003d10:	6065      	str	r5, [r4, #4]

  if(hdma->DMAmuxRequestGen != 0U)
 8003d12:	6ec4      	ldr	r4, [r0, #108]	; 0x6c
 8003d14:	b114      	cbz	r4, 8003d1c <DMA_SetConfig+0x14>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003d16:	6f04      	ldr	r4, [r0, #112]	; 0x70
 8003d18:	6f45      	ldr	r5, [r0, #116]	; 0x74
 8003d1a:	6065      	str	r5, [r4, #4]
  }

  if(IS_D2_DMA_INSTANCE(hdma) != RESET) /* D2 Domain DMA : DMA1 or DMA2 */
 8003d1c:	6804      	ldr	r4, [r0, #0]
 8003d1e:	4d13      	ldr	r5, [pc, #76]	; (8003d6c <DMA_SetConfig+0x64>)
 8003d20:	4425      	add	r5, r4
 8003d22:	f5b5 6f95 	cmp.w	r5, #1192	; 0x4a8
 8003d26:	d80e      	bhi.n	8003d46 <DMA_SetConfig+0x3e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003d28:	6dc7      	ldr	r7, [r0, #92]	; 0x5c
 8003d2a:	253f      	movs	r5, #63	; 0x3f
 8003d2c:	40bd      	lsls	r5, r7
 8003d2e:	60b5      	str	r5, [r6, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003d30:	6825      	ldr	r5, [r4, #0]
 8003d32:	f425 2580 	bic.w	r5, r5, #262144	; 0x40000
 8003d36:	6025      	str	r5, [r4, #0]
  {
    /* Clear all flags */
    BDMA->IFCR  |= (BDMA_ISR_GIF0 << hdma->StreamIndex);

    /* Configure DMA Channel data length */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8003d38:	6063      	str	r3, [r4, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003d3a:	6883      	ldr	r3, [r0, #8]
 8003d3c:	2b40      	cmp	r3, #64	; 0x40
 8003d3e:	d111      	bne.n	8003d64 <DMA_SetConfig+0x5c>
    {
      /* Configure DMA Channel destination address */
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8003d40:	60a2      	str	r2, [r4, #8]

      /* Configure DMA Channel source address */
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CMAR = SrcAddress;
 8003d42:	60e1      	str	r1, [r4, #12]
 8003d44:	bdf0      	pop	{r4, r5, r6, r7, pc}
  else if(IS_D3_DMA_INSTANCE(hdma)) /* D3 Domain BDMA */
 8003d46:	4d0a      	ldr	r5, [pc, #40]	; (8003d70 <DMA_SetConfig+0x68>)
 8003d48:	4425      	add	r5, r4
 8003d4a:	2d8c      	cmp	r5, #140	; 0x8c
 8003d4c:	d80c      	bhi.n	8003d68 <DMA_SetConfig+0x60>
    BDMA->IFCR  |= (BDMA_ISR_GIF0 << hdma->StreamIndex);
 8003d4e:	f8df e024 	ldr.w	lr, [pc, #36]	; 8003d74 <DMA_SetConfig+0x6c>
 8003d52:	2501      	movs	r5, #1
 8003d54:	6dc6      	ldr	r6, [r0, #92]	; 0x5c
 8003d56:	f8de 7004 	ldr.w	r7, [lr, #4]
 8003d5a:	40b5      	lsls	r5, r6
 8003d5c:	433d      	orrs	r5, r7
 8003d5e:	f8ce 5004 	str.w	r5, [lr, #4]
 8003d62:	e7e9      	b.n	8003d38 <DMA_SetConfig+0x30>
    }
    /* Memory to Peripheral */
    else
    {
      /* Configure DMA Channel source address */
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8003d64:	60a1      	str	r1, [r4, #8]

      /* Configure DMA Channel destination address */
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CMAR = DstAddress;
 8003d66:	60e2      	str	r2, [r4, #12]
 8003d68:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003d6a:	bf00      	nop
 8003d6c:	bffdfff0 	.word	0xbffdfff0
 8003d70:	a7fdabf8 	.word	0xa7fdabf8
 8003d74:	58025400 	.word	0x58025400

08003d78 <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003d78:	6803      	ldr	r3, [r0, #0]
 8003d7a:	2118      	movs	r1, #24
 8003d7c:	b2da      	uxtb	r2, r3
 8003d7e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003d82:	3a10      	subs	r2, #16
 8003d84:	f023 0303 	bic.w	r3, r3, #3
 8003d88:	fbb2 f2f1 	udiv	r2, r2, r1

  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003d8c:	4904      	ldr	r1, [pc, #16]	; (8003da0 <DMA_CalcBaseAndBitshift+0x28>)

  if (stream_number > 3U)
 8003d8e:	2a03      	cmp	r2, #3
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003d90:	5c89      	ldrb	r1, [r1, r2]
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003d92:	bf88      	it	hi
 8003d94:	3304      	addhi	r3, #4
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003d96:	65c1      	str	r1, [r0, #92]	; 0x5c
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003d98:	6583      	str	r3, [r0, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
}
 8003d9a:	6d80      	ldr	r0, [r0, #88]	; 0x58
 8003d9c:	4770      	bx	lr
 8003d9e:	bf00      	nop
 8003da0:	08013790 	.word	0x08013790

08003da4 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = 0U;
  uint32_t stream_baseaddress = (uint32_t)hdma->Instance;
 8003da4:	6801      	ldr	r1, [r0, #0]

  if((stream_baseaddress <= ((uint32_t)BDMA_Channel7) ) && \
 8003da6:	4b13      	ldr	r3, [pc, #76]	; (8003df4 <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 8003da8:	440b      	add	r3, r1
 8003daa:	2b8c      	cmp	r3, #140	; 0x8c
 8003dac:	b2cb      	uxtb	r3, r1
 8003dae:	d810      	bhi.n	8003dd2 <DMA_CalcDMAMUXChannelBaseAndMask+0x2e>
     (stream_baseaddress >= ((uint32_t)BDMA_Channel0)))
  {
    /*BDMA Channels are connected to DMAMUX2 channels*/
    stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8003db0:	2214      	movs	r2, #20
 8003db2:	3b08      	subs	r3, #8
 8003db4:	fbb3 f3f2 	udiv	r3, r3, r2
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8003db8:	f103 52b0 	add.w	r2, r3, #369098752	; 0x16000000
 8003dbc:	f502 4216 	add.w	r2, r2, #38400	; 0x9600
 8003dc0:	0092      	lsls	r2, r2, #2
 8003dc2:	6602      	str	r2, [r0, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8003dc4:	4a0c      	ldr	r2, [pc, #48]	; (8003df8 <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
     (stream_baseaddress >= ((uint32_t)DMA2_Stream0)))
    {
      stream_number += 8U;
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8003dc6:	6642      	str	r2, [r0, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1U << stream_number;
 8003dc8:	2201      	movs	r2, #1
 8003dca:	fa02 f303 	lsl.w	r3, r2, r3
 8003dce:	6683      	str	r3, [r0, #104]	; 0x68
 8003dd0:	4770      	bx	lr
    stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003dd2:	2218      	movs	r2, #24
 8003dd4:	3b10      	subs	r3, #16
 8003dd6:	fbb3 f3f2 	udiv	r3, r3, r2
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8003dda:	4a08      	ldr	r2, [pc, #32]	; (8003dfc <DMA_CalcDMAMUXChannelBaseAndMask+0x58>)
 8003ddc:	440a      	add	r2, r1
 8003dde:	2aa8      	cmp	r2, #168	; 0xa8
      stream_number += 8U;
 8003de0:	bf98      	it	ls
 8003de2:	3308      	addls	r3, #8
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8003de4:	f103 5280 	add.w	r2, r3, #268435456	; 0x10000000
 8003de8:	f502 4202 	add.w	r2, r2, #33280	; 0x8200
 8003dec:	0092      	lsls	r2, r2, #2
 8003dee:	6602      	str	r2, [r0, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8003df0:	4a03      	ldr	r2, [pc, #12]	; (8003e00 <DMA_CalcDMAMUXChannelBaseAndMask+0x5c>)
 8003df2:	e7e8      	b.n	8003dc6 <DMA_CalcDMAMUXChannelBaseAndMask+0x22>
 8003df4:	a7fdabf8 	.word	0xa7fdabf8
 8003df8:	58025880 	.word	0x58025880
 8003dfc:	bffdfbf0 	.word	0xbffdfbf0
 8003e00:	40020880 	.word	0x40020880

08003e04 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_baseaddress = (uint32_t)hdma->Instance;
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003e04:	7902      	ldrb	r2, [r0, #4]
{
 8003e06:	b510      	push	{r4, lr}

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8003e08:	1e54      	subs	r4, r2, #1
 8003e0a:	2c07      	cmp	r4, #7
 8003e0c:	d80d      	bhi.n	8003e2a <DMA_CalcDMAMUXRequestGenBaseAndMask+0x26>
  {
    if((stream_baseaddress <= ((uint32_t)BDMA_Channel7) ) && \
 8003e0e:	6803      	ldr	r3, [r0, #0]
 8003e10:	4909      	ldr	r1, [pc, #36]	; (8003e38 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x34>)
 8003e12:	4419      	add	r1, r3
 8003e14:	298c      	cmp	r1, #140	; 0x8c
 8003e16:	d809      	bhi.n	8003e2c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x28>
      (stream_baseaddress >= ((uint32_t)BDMA_Channel0)))
    {
      /*BDMA Channels are connected to DMAMUX2 request generator blocks*/
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8003e18:	4b08      	ldr	r3, [pc, #32]	; (8003e3c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x38>)
 8003e1a:	4413      	add	r3, r2
 8003e1c:	009b      	lsls	r3, r3, #2
 8003e1e:	66c3      	str	r3, [r0, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8003e20:	4b07      	ldr	r3, [pc, #28]	; (8003e40 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x3c>)
    else
    {
      /*DMA1 and DMA2 Streams use DMAMUX1 request generator blocks*/
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003e22:	6703      	str	r3, [r0, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1U << (request - 1U);
 8003e24:	2301      	movs	r3, #1
 8003e26:	40a3      	lsls	r3, r4
 8003e28:	6743      	str	r3, [r0, #116]	; 0x74
 8003e2a:	bd10      	pop	{r4, pc}
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003e2c:	4b05      	ldr	r3, [pc, #20]	; (8003e44 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8003e2e:	4413      	add	r3, r2
 8003e30:	009b      	lsls	r3, r3, #2
 8003e32:	66c3      	str	r3, [r0, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003e34:	4b04      	ldr	r3, [pc, #16]	; (8003e48 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8003e36:	e7f4      	b.n	8003e22 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x1e>
 8003e38:	a7fdabf8 	.word	0xa7fdabf8
 8003e3c:	1600963f 	.word	0x1600963f
 8003e40:	58025940 	.word	0x58025940
 8003e44:	1000823f 	.word	0x1000823f
 8003e48:	40020940 	.word	0x40020940

08003e4c <HAL_DMA_Init>:
{
 8003e4c:	b570      	push	{r4, r5, r6, lr}
 8003e4e:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8003e50:	f7ff fc16 	bl	8003680 <HAL_GetTick>
 8003e54:	4605      	mov	r5, r0
  if(hdma == NULL)
 8003e56:	2c00      	cmp	r4, #0
 8003e58:	f000 8131 	beq.w	80040be <HAL_DMA_Init+0x272>
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));
 8003e5c:	6823      	ldr	r3, [r4, #0]
 8003e5e:	4aa8      	ldr	r2, [pc, #672]	; (8004100 <HAL_DMA_Init+0x2b4>)
 8003e60:	4293      	cmp	r3, r2
 8003e62:	d049      	beq.n	8003ef8 <HAL_DMA_Init+0xac>
 8003e64:	3218      	adds	r2, #24
 8003e66:	4293      	cmp	r3, r2
 8003e68:	d046      	beq.n	8003ef8 <HAL_DMA_Init+0xac>
 8003e6a:	3218      	adds	r2, #24
 8003e6c:	4293      	cmp	r3, r2
 8003e6e:	d043      	beq.n	8003ef8 <HAL_DMA_Init+0xac>
 8003e70:	3218      	adds	r2, #24
 8003e72:	4293      	cmp	r3, r2
 8003e74:	d040      	beq.n	8003ef8 <HAL_DMA_Init+0xac>
 8003e76:	3218      	adds	r2, #24
 8003e78:	4293      	cmp	r3, r2
 8003e7a:	d03d      	beq.n	8003ef8 <HAL_DMA_Init+0xac>
 8003e7c:	3218      	adds	r2, #24
 8003e7e:	4293      	cmp	r3, r2
 8003e80:	d03a      	beq.n	8003ef8 <HAL_DMA_Init+0xac>
 8003e82:	3218      	adds	r2, #24
 8003e84:	4293      	cmp	r3, r2
 8003e86:	d037      	beq.n	8003ef8 <HAL_DMA_Init+0xac>
 8003e88:	3218      	adds	r2, #24
 8003e8a:	4293      	cmp	r3, r2
 8003e8c:	d034      	beq.n	8003ef8 <HAL_DMA_Init+0xac>
 8003e8e:	f502 7256 	add.w	r2, r2, #856	; 0x358
 8003e92:	4293      	cmp	r3, r2
 8003e94:	d030      	beq.n	8003ef8 <HAL_DMA_Init+0xac>
 8003e96:	3218      	adds	r2, #24
 8003e98:	4293      	cmp	r3, r2
 8003e9a:	d02d      	beq.n	8003ef8 <HAL_DMA_Init+0xac>
 8003e9c:	3218      	adds	r2, #24
 8003e9e:	4293      	cmp	r3, r2
 8003ea0:	d02a      	beq.n	8003ef8 <HAL_DMA_Init+0xac>
 8003ea2:	3218      	adds	r2, #24
 8003ea4:	4293      	cmp	r3, r2
 8003ea6:	d027      	beq.n	8003ef8 <HAL_DMA_Init+0xac>
 8003ea8:	3218      	adds	r2, #24
 8003eaa:	4293      	cmp	r3, r2
 8003eac:	d024      	beq.n	8003ef8 <HAL_DMA_Init+0xac>
 8003eae:	3218      	adds	r2, #24
 8003eb0:	4293      	cmp	r3, r2
 8003eb2:	d021      	beq.n	8003ef8 <HAL_DMA_Init+0xac>
 8003eb4:	3218      	adds	r2, #24
 8003eb6:	4293      	cmp	r3, r2
 8003eb8:	d01e      	beq.n	8003ef8 <HAL_DMA_Init+0xac>
 8003eba:	3218      	adds	r2, #24
 8003ebc:	4293      	cmp	r3, r2
 8003ebe:	d01b      	beq.n	8003ef8 <HAL_DMA_Init+0xac>
 8003ec0:	4a90      	ldr	r2, [pc, #576]	; (8004104 <HAL_DMA_Init+0x2b8>)
 8003ec2:	4293      	cmp	r3, r2
 8003ec4:	d018      	beq.n	8003ef8 <HAL_DMA_Init+0xac>
 8003ec6:	3214      	adds	r2, #20
 8003ec8:	4293      	cmp	r3, r2
 8003eca:	d015      	beq.n	8003ef8 <HAL_DMA_Init+0xac>
 8003ecc:	3214      	adds	r2, #20
 8003ece:	4293      	cmp	r3, r2
 8003ed0:	d012      	beq.n	8003ef8 <HAL_DMA_Init+0xac>
 8003ed2:	3214      	adds	r2, #20
 8003ed4:	4293      	cmp	r3, r2
 8003ed6:	d00f      	beq.n	8003ef8 <HAL_DMA_Init+0xac>
 8003ed8:	3214      	adds	r2, #20
 8003eda:	4293      	cmp	r3, r2
 8003edc:	d00c      	beq.n	8003ef8 <HAL_DMA_Init+0xac>
 8003ede:	3214      	adds	r2, #20
 8003ee0:	4293      	cmp	r3, r2
 8003ee2:	d009      	beq.n	8003ef8 <HAL_DMA_Init+0xac>
 8003ee4:	3214      	adds	r2, #20
 8003ee6:	4293      	cmp	r3, r2
 8003ee8:	d006      	beq.n	8003ef8 <HAL_DMA_Init+0xac>
 8003eea:	3214      	adds	r2, #20
 8003eec:	4293      	cmp	r3, r2
 8003eee:	d003      	beq.n	8003ef8 <HAL_DMA_Init+0xac>
 8003ef0:	21de      	movs	r1, #222	; 0xde
 8003ef2:	4885      	ldr	r0, [pc, #532]	; (8004108 <HAL_DMA_Init+0x2bc>)
 8003ef4:	f7fd ffeb 	bl	8001ece <assert_failed>
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 8003ef8:	68a3      	ldr	r3, [r4, #8]
 8003efa:	f033 0240 	bics.w	r2, r3, #64	; 0x40
 8003efe:	d005      	beq.n	8003f0c <HAL_DMA_Init+0xc0>
 8003f00:	2b80      	cmp	r3, #128	; 0x80
 8003f02:	d003      	beq.n	8003f0c <HAL_DMA_Init+0xc0>
 8003f04:	21df      	movs	r1, #223	; 0xdf
 8003f06:	4880      	ldr	r0, [pc, #512]	; (8004108 <HAL_DMA_Init+0x2bc>)
 8003f08:	f7fd ffe1 	bl	8001ece <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 8003f0c:	68e3      	ldr	r3, [r4, #12]
 8003f0e:	f433 7300 	bics.w	r3, r3, #512	; 0x200
 8003f12:	d003      	beq.n	8003f1c <HAL_DMA_Init+0xd0>
 8003f14:	21e0      	movs	r1, #224	; 0xe0
 8003f16:	487c      	ldr	r0, [pc, #496]	; (8004108 <HAL_DMA_Init+0x2bc>)
 8003f18:	f7fd ffd9 	bl	8001ece <assert_failed>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 8003f1c:	6923      	ldr	r3, [r4, #16]
 8003f1e:	f433 6380 	bics.w	r3, r3, #1024	; 0x400
 8003f22:	d003      	beq.n	8003f2c <HAL_DMA_Init+0xe0>
 8003f24:	21e1      	movs	r1, #225	; 0xe1
 8003f26:	4878      	ldr	r0, [pc, #480]	; (8004108 <HAL_DMA_Init+0x2bc>)
 8003f28:	f7fd ffd1 	bl	8001ece <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 8003f2c:	6963      	ldr	r3, [r4, #20]
 8003f2e:	f433 6200 	bics.w	r2, r3, #2048	; 0x800
 8003f32:	d006      	beq.n	8003f42 <HAL_DMA_Init+0xf6>
 8003f34:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003f38:	d003      	beq.n	8003f42 <HAL_DMA_Init+0xf6>
 8003f3a:	21e2      	movs	r1, #226	; 0xe2
 8003f3c:	4872      	ldr	r0, [pc, #456]	; (8004108 <HAL_DMA_Init+0x2bc>)
 8003f3e:	f7fd ffc6 	bl	8001ece <assert_failed>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 8003f42:	69a3      	ldr	r3, [r4, #24]
 8003f44:	f433 5200 	bics.w	r2, r3, #8192	; 0x2000
 8003f48:	d006      	beq.n	8003f58 <HAL_DMA_Init+0x10c>
 8003f4a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003f4e:	d003      	beq.n	8003f58 <HAL_DMA_Init+0x10c>
 8003f50:	21e3      	movs	r1, #227	; 0xe3
 8003f52:	486d      	ldr	r0, [pc, #436]	; (8004108 <HAL_DMA_Init+0x2bc>)
 8003f54:	f7fd ffbb 	bl	8001ece <assert_failed>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 8003f58:	69e3      	ldr	r3, [r4, #28]
 8003f5a:	f033 0220 	bics.w	r2, r3, #32
 8003f5e:	d006      	beq.n	8003f6e <HAL_DMA_Init+0x122>
 8003f60:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003f64:	d003      	beq.n	8003f6e <HAL_DMA_Init+0x122>
 8003f66:	21e4      	movs	r1, #228	; 0xe4
 8003f68:	4867      	ldr	r0, [pc, #412]	; (8004108 <HAL_DMA_Init+0x2bc>)
 8003f6a:	f7fd ffb0 	bl	8001ece <assert_failed>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
 8003f6e:	6a23      	ldr	r3, [r4, #32]
 8003f70:	f433 3340 	bics.w	r3, r3, #196608	; 0x30000
 8003f74:	d003      	beq.n	8003f7e <HAL_DMA_Init+0x132>
 8003f76:	21e5      	movs	r1, #229	; 0xe5
 8003f78:	4863      	ldr	r0, [pc, #396]	; (8004108 <HAL_DMA_Init+0x2bc>)
 8003f7a:	f7fd ffa8 	bl	8001ece <assert_failed>
  if(IS_D2_DMA_INSTANCE(hdma) != RESET) /*DMA2/DMA1 stream , D2 domain*/
 8003f7e:	6823      	ldr	r3, [r4, #0]
 8003f80:	4e62      	ldr	r6, [pc, #392]	; (800410c <HAL_DMA_Init+0x2c0>)
 8003f82:	1999      	adds	r1, r3, r6
 8003f84:	f5b1 6f95 	cmp.w	r1, #1192	; 0x4a8
 8003f88:	f200 80c4 	bhi.w	8004114 <HAL_DMA_Init+0x2c8>
    assert_param(IS_DMA_D2_REQUEST(hdma->Init.Request));
 8003f8c:	6863      	ldr	r3, [r4, #4]
 8003f8e:	2b73      	cmp	r3, #115	; 0x73
 8003f90:	d903      	bls.n	8003f9a <HAL_DMA_Init+0x14e>
 8003f92:	21ea      	movs	r1, #234	; 0xea
 8003f94:	485c      	ldr	r0, [pc, #368]	; (8004108 <HAL_DMA_Init+0x2bc>)
 8003f96:	f7fd ff9a 	bl	8001ece <assert_failed>
    assert_param(IS_DMA_FIFO_MODE_STATE(hdma->Init.FIFOMode));
 8003f9a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003f9c:	f033 0304 	bics.w	r3, r3, #4
 8003fa0:	d003      	beq.n	8003faa <HAL_DMA_Init+0x15e>
 8003fa2:	21eb      	movs	r1, #235	; 0xeb
 8003fa4:	4858      	ldr	r0, [pc, #352]	; (8004108 <HAL_DMA_Init+0x2bc>)
 8003fa6:	f7fd ff92 	bl	8001ece <assert_failed>
    if(hdma->Init.FIFOMode != DMA_FIFOMODE_DISABLE)
 8003faa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003fac:	b1b3      	cbz	r3, 8003fdc <HAL_DMA_Init+0x190>
      assert_param(IS_DMA_FIFO_THRESHOLD(hdma->Init.FIFOThreshold));
 8003fae:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8003fb0:	2b03      	cmp	r3, #3
 8003fb2:	d903      	bls.n	8003fbc <HAL_DMA_Init+0x170>
 8003fb4:	21f0      	movs	r1, #240	; 0xf0
 8003fb6:	4854      	ldr	r0, [pc, #336]	; (8004108 <HAL_DMA_Init+0x2bc>)
 8003fb8:	f7fd ff89 	bl	8001ece <assert_failed>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
 8003fbc:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8003fbe:	f033 73c0 	bics.w	r3, r3, #25165824	; 0x1800000
 8003fc2:	d003      	beq.n	8003fcc <HAL_DMA_Init+0x180>
 8003fc4:	21f1      	movs	r1, #241	; 0xf1
 8003fc6:	4850      	ldr	r0, [pc, #320]	; (8004108 <HAL_DMA_Init+0x2bc>)
 8003fc8:	f7fd ff81 	bl	8001ece <assert_failed>
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
 8003fcc:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8003fce:	f433 03c0 	bics.w	r3, r3, #6291456	; 0x600000
 8003fd2:	d003      	beq.n	8003fdc <HAL_DMA_Init+0x190>
 8003fd4:	21f2      	movs	r1, #242	; 0xf2
 8003fd6:	484c      	ldr	r0, [pc, #304]	; (8004108 <HAL_DMA_Init+0x2bc>)
 8003fd8:	f7fd ff79 	bl	8001ece <assert_failed>
    __HAL_UNLOCK(hdma);
 8003fdc:	2300      	movs	r3, #0
 8003fde:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    hdma->State = HAL_DMA_STATE_BUSY;
 8003fe2:	2302      	movs	r3, #2
 8003fe4:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    __HAL_DMA_DISABLE(hdma);
 8003fe8:	6823      	ldr	r3, [r4, #0]
 8003fea:	681a      	ldr	r2, [r3, #0]
 8003fec:	f022 0201 	bic.w	r2, r2, #1
 8003ff0:	601a      	str	r2, [r3, #0]
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != RESET)
 8003ff2:	6821      	ldr	r1, [r4, #0]
 8003ff4:	680b      	ldr	r3, [r1, #0]
 8003ff6:	07d8      	lsls	r0, r3, #31
 8003ff8:	d457      	bmi.n	80040aa <HAL_DMA_Init+0x25e>
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8003ffa:	680b      	ldr	r3, [r1, #0]
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003ffc:	4d44      	ldr	r5, [pc, #272]	; (8004110 <HAL_DMA_Init+0x2c4>)
    registerValue |=  hdma->Init.Direction           |
 8003ffe:	68a2      	ldr	r2, [r4, #8]
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004000:	401d      	ands	r5, r3
    registerValue |=  hdma->Init.Direction           |
 8004002:	68e3      	ldr	r3, [r4, #12]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004004:	69a0      	ldr	r0, [r4, #24]
    registerValue |=  hdma->Init.Direction           |
 8004006:	4313      	orrs	r3, r2
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004008:	6922      	ldr	r2, [r4, #16]
 800400a:	4313      	orrs	r3, r2
 800400c:	6962      	ldr	r2, [r4, #20]
 800400e:	4313      	orrs	r3, r2
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004010:	69e2      	ldr	r2, [r4, #28]
 8004012:	4303      	orrs	r3, r0
 8004014:	4313      	orrs	r3, r2
            hdma->Init.Mode                | hdma->Init.Priority;
 8004016:	6a22      	ldr	r2, [r4, #32]
 8004018:	4313      	orrs	r3, r2
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800401a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800401c:	2a04      	cmp	r2, #4
    registerValue |=  hdma->Init.Direction           |
 800401e:	ea43 0305 	orr.w	r3, r3, r5
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004022:	bf01      	itttt	eq
 8004024:	6b26      	ldreq	r6, [r4, #48]	; 0x30
 8004026:	6ae5      	ldreq	r5, [r4, #44]	; 0x2c
 8004028:	4335      	orreq	r5, r6
 800402a:	432b      	orreq	r3, r5
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800402c:	2a04      	cmp	r2, #4
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 800402e:	600b      	str	r3, [r1, #0]
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8004030:	694b      	ldr	r3, [r1, #20]
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004032:	f023 0307 	bic.w	r3, r3, #7
    registerValue |= hdma->Init.FIFOMode;
 8004036:	ea43 0302 	orr.w	r3, r3, r2
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800403a:	d10c      	bne.n	8004056 <HAL_DMA_Init+0x20a>
      registerValue |= hdma->Init.FIFOThreshold;
 800403c:	6aa2      	ldr	r2, [r4, #40]	; 0x28
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800403e:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
      registerValue |= hdma->Init.FIFOThreshold;
 8004040:	4313      	orrs	r3, r2
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004042:	b145      	cbz	r5, 8004056 <HAL_DMA_Init+0x20a>
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004044:	2800      	cmp	r0, #0
 8004046:	d13c      	bne.n	80040c2 <HAL_DMA_Init+0x276>
    switch (hdma->Init.FIFOThreshold)
 8004048:	2a01      	cmp	r2, #1
 800404a:	d04b      	beq.n	80040e4 <HAL_DMA_Init+0x298>
 800404c:	d301      	bcc.n	8004052 <HAL_DMA_Init+0x206>
 800404e:	2a02      	cmp	r2, #2
    switch (hdma->Init.FIFOThreshold)
 8004050:	d101      	bne.n	8004056 <HAL_DMA_Init+0x20a>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004052:	01ea      	lsls	r2, r5, #7
 8004054:	d449      	bmi.n	80040ea <HAL_DMA_Init+0x29e>
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8004056:	614b      	str	r3, [r1, #20]
    regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004058:	4620      	mov	r0, r4
 800405a:	f7ff fe8d 	bl	8003d78 <DMA_CalcBaseAndBitshift>
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800405e:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8004060:	233f      	movs	r3, #63	; 0x3f
 8004062:	4093      	lsls	r3, r2
 8004064:	6083      	str	r3, [r0, #8]
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004066:	4620      	mov	r0, r4
 8004068:	2500      	movs	r5, #0
 800406a:	f7ff fe9b 	bl	8003da4 <DMA_CalcDMAMUXChannelBaseAndMask>
  if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800406e:	68a3      	ldr	r3, [r4, #8]
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004070:	6e22      	ldr	r2, [r4, #96]	; 0x60
  if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004072:	2b80      	cmp	r3, #128	; 0x80
     hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8004074:	bf04      	itt	eq
 8004076:	2300      	moveq	r3, #0
 8004078:	6063      	streq	r3, [r4, #4]
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800407a:	6863      	ldr	r3, [r4, #4]
 800407c:	b2d9      	uxtb	r1, r3
  if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 800407e:	3b01      	subs	r3, #1
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004080:	6011      	str	r1, [r2, #0]
  if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8004082:	2b07      	cmp	r3, #7
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004084:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8004086:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 8004088:	6051      	str	r1, [r2, #4]
  if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 800408a:	f200 8084 	bhi.w	8004196 <HAL_DMA_Init+0x34a>
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800408e:	4620      	mov	r0, r4
 8004090:	f7ff feb8 	bl	8003e04 <DMA_CalcDMAMUXRequestGenBaseAndMask>
     hdma->DMAmuxRequestGen->RGCR = 0U;
 8004094:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004096:	6f62      	ldr	r2, [r4, #116]	; 0x74
     hdma->DMAmuxRequestGen->RGCR = 0U;
 8004098:	601d      	str	r5, [r3, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800409a:	6f23      	ldr	r3, [r4, #112]	; 0x70
 800409c:	605a      	str	r2, [r3, #4]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800409e:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 80040a0:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80040a2:	6560      	str	r0, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 80040a4:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  return HAL_OK;
 80040a8:	bd70      	pop	{r4, r5, r6, pc}
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80040aa:	f7ff fae9 	bl	8003680 <HAL_GetTick>
 80040ae:	1b40      	subs	r0, r0, r5
 80040b0:	2805      	cmp	r0, #5
 80040b2:	d99e      	bls.n	8003ff2 <HAL_DMA_Init+0x1a6>
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80040b4:	2320      	movs	r3, #32
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80040b6:	6563      	str	r3, [r4, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 80040b8:	2303      	movs	r3, #3
 80040ba:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    return HAL_ERROR;
 80040be:	2001      	movs	r0, #1
 80040c0:	bd70      	pop	{r4, r5, r6, pc}
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80040c2:	f5b0 5f00 	cmp.w	r0, #8192	; 0x2000
 80040c6:	d116      	bne.n	80040f6 <HAL_DMA_Init+0x2aa>
    switch (hdma->Init.FIFOThreshold)
 80040c8:	2a03      	cmp	r2, #3
 80040ca:	d8c4      	bhi.n	8004056 <HAL_DMA_Init+0x20a>
 80040cc:	a001      	add	r0, pc, #4	; (adr r0, 80040d4 <HAL_DMA_Init+0x288>)
 80040ce:	f850 f022 	ldr.w	pc, [r0, r2, lsl #2]
 80040d2:	bf00      	nop
 80040d4:	080040eb 	.word	0x080040eb
 80040d8:	08004053 	.word	0x08004053
 80040dc:	080040eb 	.word	0x080040eb
 80040e0:	080040e5 	.word	0x080040e5
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80040e4:	f1b5 7fc0 	cmp.w	r5, #25165824	; 0x1800000
 80040e8:	d1b5      	bne.n	8004056 <HAL_DMA_Init+0x20a>
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80040ea:	2340      	movs	r3, #64	; 0x40
          hdma->State = HAL_DMA_STATE_READY;
 80040ec:	2001      	movs	r0, #1
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80040ee:	6563      	str	r3, [r4, #84]	; 0x54
          hdma->State = HAL_DMA_STATE_READY;
 80040f0:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
}
 80040f4:	bd70      	pop	{r4, r5, r6, pc}
    switch (hdma->Init.FIFOThreshold)
 80040f6:	2a02      	cmp	r2, #2
 80040f8:	d9f7      	bls.n	80040ea <HAL_DMA_Init+0x29e>
 80040fa:	2a03      	cmp	r2, #3
 80040fc:	e7a8      	b.n	8004050 <HAL_DMA_Init+0x204>
 80040fe:	bf00      	nop
 8004100:	40020010 	.word	0x40020010
 8004104:	58025408 	.word	0x58025408
 8004108:	08013752 	.word	0x08013752
 800410c:	bffdfff0 	.word	0xbffdfff0
 8004110:	fe10803f 	.word	0xfe10803f
  else if(IS_D3_DMA_INSTANCE(hdma) != RESET) /*<BDMA channel , D3 domain*/
 8004114:	4d22      	ldr	r5, [pc, #136]	; (80041a0 <HAL_DMA_Init+0x354>)
 8004116:	442b      	add	r3, r5
 8004118:	2b8c      	cmp	r3, #140	; 0x8c
 800411a:	d83a      	bhi.n	8004192 <HAL_DMA_Init+0x346>
    assert_param(IS_BDMA_D3_REQUEST(hdma->Init.Request));
 800411c:	6863      	ldr	r3, [r4, #4]
 800411e:	2b11      	cmp	r3, #17
 8004120:	d904      	bls.n	800412c <HAL_DMA_Init+0x2e0>
 8004122:	f44f 71aa 	mov.w	r1, #340	; 0x154
 8004126:	481f      	ldr	r0, [pc, #124]	; (80041a4 <HAL_DMA_Init+0x358>)
 8004128:	f7fd fed1 	bl	8001ece <assert_failed>
    __HAL_UNLOCK(hdma);
 800412c:	2300      	movs	r3, #0
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 800412e:	6822      	ldr	r2, [r4, #0]
    registerValue |=  D2_TO_D3_DMA_DIRECTION(hdma->Init.Direction)            |
 8004130:	68a1      	ldr	r1, [r4, #8]
    __HAL_UNLOCK(hdma);
 8004132:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    hdma->State = HAL_DMA_STATE_BUSY;
 8004136:	2302      	movs	r3, #2
    registerValue |=  D2_TO_D3_DMA_DIRECTION(hdma->Init.Direction)            |
 8004138:	2940      	cmp	r1, #64	; 0x40
    hdma->State = HAL_DMA_STATE_BUSY;
 800413a:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 800413e:	6816      	ldr	r6, [r2, #0]
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE  | BDMA_CCR_PSIZE  | \
 8004140:	f426 46ff 	bic.w	r6, r6, #32640	; 0x7f80
 8004144:	f026 0670 	bic.w	r6, r6, #112	; 0x70
    registerValue |=  D2_TO_D3_DMA_DIRECTION(hdma->Init.Direction)            |
 8004148:	d021      	beq.n	800418e <HAL_DMA_Init+0x342>
 800414a:	2980      	cmp	r1, #128	; 0x80
 800414c:	bf14      	ite	ne
 800414e:	2000      	movne	r0, #0
 8004150:	f44f 4080 	moveq.w	r0, #16384	; 0x4000
                      D2_TO_D3_DMA_MEMORY_INC(hdma->Init.MemInc)              |
 8004154:	6923      	ldr	r3, [r4, #16]
    hdma->StreamIndex = (((uint32_t)hdma->Instance - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8004156:	4415      	add	r5, r2
                      D2_TO_D3_DMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8004158:	68e1      	ldr	r1, [r4, #12]
                      D2_TO_D3_DMA_MEMORY_INC(hdma->Init.MemInc)              |
 800415a:	08db      	lsrs	r3, r3, #3
 800415c:	ea43 03d1 	orr.w	r3, r3, r1, lsr #3
                      D2_TO_D3_DMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8004160:	6961      	ldr	r1, [r4, #20]
 8004162:	ea43 03d1 	orr.w	r3, r3, r1, lsr #3
                      D2_TO_D3_DMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8004166:	69a1      	ldr	r1, [r4, #24]
 8004168:	ea43 03d1 	orr.w	r3, r3, r1, lsr #3
                      D2_TO_D3_DMA_PRIORITY(hdma->Init.Priority);
 800416c:	6a21      	ldr	r1, [r4, #32]
 800416e:	ea43 1311 	orr.w	r3, r3, r1, lsr #4
                      D2_TO_D3_DMA_MODE(hdma->Init.Mode)                      |
 8004172:	69e1      	ldr	r1, [r4, #28]
 8004174:	08c9      	lsrs	r1, r1, #3
 8004176:	4333      	orrs	r3, r6
 8004178:	f001 0120 	and.w	r1, r1, #32
 800417c:	430b      	orrs	r3, r1
    registerValue |=  D2_TO_D3_DMA_DIRECTION(hdma->Init.Direction)            |
 800417e:	4303      	orrs	r3, r0
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8004180:	6013      	str	r3, [r2, #0]
    hdma->StreamIndex = (((uint32_t)hdma->Instance - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8004182:	2214      	movs	r2, #20
 8004184:	fbb5 f5f2 	udiv	r5, r5, r2
 8004188:	00ad      	lsls	r5, r5, #2
 800418a:	65e5      	str	r5, [r4, #92]	; 0x5c
 800418c:	e76b      	b.n	8004066 <HAL_DMA_Init+0x21a>
    registerValue |=  D2_TO_D3_DMA_DIRECTION(hdma->Init.Direction)            |
 800418e:	2010      	movs	r0, #16
 8004190:	e7e0      	b.n	8004154 <HAL_DMA_Init+0x308>
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004192:	2340      	movs	r3, #64	; 0x40
 8004194:	e78f      	b.n	80040b6 <HAL_DMA_Init+0x26a>
    hdma->DMAmuxRequestGen = 0U;
 8004196:	66e5      	str	r5, [r4, #108]	; 0x6c
    hdma->DMAmuxRequestGenStatus = 0U;
 8004198:	6725      	str	r5, [r4, #112]	; 0x70
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800419a:	6765      	str	r5, [r4, #116]	; 0x74
 800419c:	e77f      	b.n	800409e <HAL_DMA_Init+0x252>
 800419e:	bf00      	nop
 80041a0:	a7fdabf8 	.word	0xa7fdabf8
 80041a4:	08013752 	.word	0x08013752

080041a8 <HAL_DMA_Start_IT>:
{
 80041a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80041ac:	4617      	mov	r7, r2
 80041ae:	4698      	mov	r8, r3
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 80041b0:	1e5a      	subs	r2, r3, #1
 80041b2:	f64f 73fe 	movw	r3, #65534	; 0xfffe
{
 80041b6:	4604      	mov	r4, r0
 80041b8:	460e      	mov	r6, r1
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 80041ba:	429a      	cmp	r2, r3
 80041bc:	d904      	bls.n	80041c8 <HAL_DMA_Start_IT+0x20>
 80041be:	f240 2181 	movw	r1, #641	; 0x281
 80041c2:	4832      	ldr	r0, [pc, #200]	; (800428c <HAL_DMA_Start_IT+0xe4>)
 80041c4:	f7fd fe83 	bl	8001ece <assert_failed>
  if(hdma == NULL)
 80041c8:	2c00      	cmp	r4, #0
 80041ca:	d058      	beq.n	800427e <HAL_DMA_Start_IT+0xd6>
  __HAL_LOCK(hdma);
 80041cc:	f894 3034 	ldrb.w	r3, [r4, #52]	; 0x34
 80041d0:	2b01      	cmp	r3, #1
 80041d2:	d057      	beq.n	8004284 <HAL_DMA_Start_IT+0xdc>
 80041d4:	2001      	movs	r0, #1
  if(HAL_DMA_STATE_READY == hdma->State)
 80041d6:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 80041da:	4283      	cmp	r3, r0
  __HAL_LOCK(hdma);
 80041dc:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
 80041e0:	f04f 0300 	mov.w	r3, #0
  if(HAL_DMA_STATE_READY == hdma->State)
 80041e4:	d144      	bne.n	8004270 <HAL_DMA_Start_IT+0xc8>
    __HAL_DMA_DISABLE(hdma);
 80041e6:	6821      	ldr	r1, [r4, #0]
    hdma->State = HAL_DMA_STATE_BUSY;
 80041e8:	2202      	movs	r2, #2
    __HAL_DMA_DISABLE(hdma);
 80041ea:	4d29      	ldr	r5, [pc, #164]	; (8004290 <HAL_DMA_Start_IT+0xe8>)
    hdma->State = HAL_DMA_STATE_BUSY;
 80041ec:	f884 2035 	strb.w	r2, [r4, #53]	; 0x35
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80041f0:	463a      	mov	r2, r7
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80041f2:	6563      	str	r3, [r4, #84]	; 0x54
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80041f4:	4643      	mov	r3, r8
    __HAL_DMA_DISABLE(hdma);
 80041f6:	6808      	ldr	r0, [r1, #0]
 80041f8:	f020 0001 	bic.w	r0, r0, #1
 80041fc:	6008      	str	r0, [r1, #0]
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80041fe:	4631      	mov	r1, r6
 8004200:	4620      	mov	r0, r4
 8004202:	f7ff fd81 	bl	8003d08 <DMA_SetConfig>
    if(IS_D2_DMA_INSTANCE(hdma) != RESET) /* D2 Domain DMA : DMA1 or DMA2 */
 8004206:	6823      	ldr	r3, [r4, #0]
 8004208:	6c20      	ldr	r0, [r4, #64]	; 0x40
 800420a:	195a      	adds	r2, r3, r5
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 800420c:	6819      	ldr	r1, [r3, #0]
    if(IS_D2_DMA_INSTANCE(hdma) != RESET) /* D2 Domain DMA : DMA1 or DMA2 */
 800420e:	f5b2 6f95 	cmp.w	r2, #1192	; 0x4a8
 8004212:	d822      	bhi.n	800425a <HAL_DMA_Start_IT+0xb2>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8004214:	f021 011e 	bic.w	r1, r1, #30
 8004218:	f041 0116 	orr.w	r1, r1, #22
 800421c:	6019      	str	r1, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR |= DMA_IT_FE;
 800421e:	6959      	ldr	r1, [r3, #20]
 8004220:	f041 0180 	orr.w	r1, r1, #128	; 0x80
 8004224:	6159      	str	r1, [r3, #20]
      if(hdma->XferHalfCpltCallback != NULL)
 8004226:	b118      	cbz	r0, 8004230 <HAL_DMA_Start_IT+0x88>
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8004228:	6819      	ldr	r1, [r3, #0]
 800422a:	f041 0108 	orr.w	r1, r1, #8
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 800422e:	6019      	str	r1, [r3, #0]
    if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8004230:	6e21      	ldr	r1, [r4, #96]	; 0x60
 8004232:	6808      	ldr	r0, [r1, #0]
 8004234:	03c0      	lsls	r0, r0, #15
 8004236:	d503      	bpl.n	8004240 <HAL_DMA_Start_IT+0x98>
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8004238:	6808      	ldr	r0, [r1, #0]
 800423a:	f440 7080 	orr.w	r0, r0, #256	; 0x100
 800423e:	6008      	str	r0, [r1, #0]
    if(hdma->DMAmuxRequestGen != 0U)
 8004240:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 8004242:	b119      	cbz	r1, 800424c <HAL_DMA_Start_IT+0xa4>
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8004244:	6808      	ldr	r0, [r1, #0]
 8004246:	f440 7080 	orr.w	r0, r0, #256	; 0x100
 800424a:	6008      	str	r0, [r1, #0]
    __HAL_DMA_ENABLE(hdma);
 800424c:	681a      	ldr	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800424e:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 8004250:	f042 0201 	orr.w	r2, r2, #1
 8004254:	601a      	str	r2, [r3, #0]
 8004256:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 800425a:	f021 010e 	bic.w	r1, r1, #14
 800425e:	f041 010a 	orr.w	r1, r1, #10
 8004262:	6019      	str	r1, [r3, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 8004264:	2800      	cmp	r0, #0
 8004266:	d0e3      	beq.n	8004230 <HAL_DMA_Start_IT+0x88>
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8004268:	6819      	ldr	r1, [r3, #0]
 800426a:	f041 0104 	orr.w	r1, r1, #4
 800426e:	e7de      	b.n	800422e <HAL_DMA_Start_IT+0x86>
    __HAL_UNLOCK(hdma);
 8004270:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8004274:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004278:	6563      	str	r3, [r4, #84]	; 0x54
 800427a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_ERROR;
 800427e:	2001      	movs	r0, #1
 8004280:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  __HAL_LOCK(hdma);
 8004284:	2002      	movs	r0, #2
}
 8004286:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800428a:	bf00      	nop
 800428c:	08013752 	.word	0x08013752
 8004290:	bffdfff0 	.word	0xbffdfff0

08004294 <HAL_DMA_Abort_IT>:
{
 8004294:	b510      	push	{r4, lr}
  if(hdma == NULL)
 8004296:	b128      	cbz	r0, 80042a4 <HAL_DMA_Abort_IT+0x10>
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004298:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 800429c:	2b02      	cmp	r3, #2
 800429e:	d003      	beq.n	80042a8 <HAL_DMA_Abort_IT+0x14>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80042a0:	2380      	movs	r3, #128	; 0x80
 80042a2:	6543      	str	r3, [r0, #84]	; 0x54
    return HAL_ERROR;
 80042a4:	2001      	movs	r0, #1
 80042a6:	bd10      	pop	{r4, pc}
    if(IS_D2_DMA_INSTANCE(hdma) != RESET) /* D2 Domain DMA : DMA1 or DMA2*/
 80042a8:	6803      	ldr	r3, [r0, #0]
 80042aa:	4a1b      	ldr	r2, [pc, #108]	; (8004318 <HAL_DMA_Abort_IT+0x84>)
 80042ac:	441a      	add	r2, r3
 80042ae:	f5b2 6f95 	cmp.w	r2, #1192	; 0x4a8
 80042b2:	d808      	bhi.n	80042c6 <HAL_DMA_Abort_IT+0x32>
      hdma->State = HAL_DMA_STATE_ABORT;
 80042b4:	2204      	movs	r2, #4
 80042b6:	f880 2035 	strb.w	r2, [r0, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 80042ba:	681a      	ldr	r2, [r3, #0]
 80042bc:	f022 0201 	bic.w	r2, r2, #1
 80042c0:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 80042c2:	2000      	movs	r0, #0
 80042c4:	bd10      	pop	{r4, pc}
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80042c6:	681a      	ldr	r2, [r3, #0]
 80042c8:	f022 020e 	bic.w	r2, r2, #14
 80042cc:	601a      	str	r2, [r3, #0]
      __HAL_DMA_DISABLE(hdma);
 80042ce:	681a      	ldr	r2, [r3, #0]
 80042d0:	f022 0201 	bic.w	r2, r2, #1
 80042d4:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80042d6:	6e02      	ldr	r2, [r0, #96]	; 0x60
 80042d8:	6813      	ldr	r3, [r2, #0]
 80042da:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80042de:	6013      	str	r3, [r2, #0]
      BDMA->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex));
 80042e0:	2301      	movs	r3, #1
 80042e2:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
 80042e4:	4093      	lsls	r3, r2
 80042e6:	4a0d      	ldr	r2, [pc, #52]	; (800431c <HAL_DMA_Abort_IT+0x88>)
 80042e8:	6053      	str	r3, [r2, #4]
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80042ea:	6e43      	ldr	r3, [r0, #100]	; 0x64
 80042ec:	6e82      	ldr	r2, [r0, #104]	; 0x68
 80042ee:	605a      	str	r2, [r3, #4]
      if(hdma->DMAmuxRequestGen != 0U)
 80042f0:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 80042f2:	b133      	cbz	r3, 8004302 <HAL_DMA_Abort_IT+0x6e>
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80042f4:	681a      	ldr	r2, [r3, #0]
 80042f6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80042fa:	601a      	str	r2, [r3, #0]
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80042fc:	6f03      	ldr	r3, [r0, #112]	; 0x70
 80042fe:	6f42      	ldr	r2, [r0, #116]	; 0x74
 8004300:	605a      	str	r2, [r3, #4]
      hdma->State = HAL_DMA_STATE_READY;
 8004302:	2301      	movs	r3, #1
      __HAL_UNLOCK(hdma);
 8004304:	2400      	movs	r4, #0
      hdma->State = HAL_DMA_STATE_READY;
 8004306:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
      if(hdma->XferAbortCallback != NULL)
 800430a:	6d03      	ldr	r3, [r0, #80]	; 0x50
      __HAL_UNLOCK(hdma);
 800430c:	f880 4034 	strb.w	r4, [r0, #52]	; 0x34
      if(hdma->XferAbortCallback != NULL)
 8004310:	2b00      	cmp	r3, #0
 8004312:	d0d6      	beq.n	80042c2 <HAL_DMA_Abort_IT+0x2e>
        hdma->XferAbortCallback(hdma);
 8004314:	4798      	blx	r3
 8004316:	e7d4      	b.n	80042c2 <HAL_DMA_Abort_IT+0x2e>
 8004318:	bffdfff0 	.word	0xbffdfff0
 800431c:	58025400 	.word	0x58025400

08004320 <HAL_DMA_IRQHandler>:
  __IO uint32_t count = 0U;
 8004320:	2300      	movs	r3, #0
{
 8004322:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if(IS_D2_DMA_INSTANCE(hdma) != RESET)  /*D2 domain DMA : DMA1 or DMA2*/
 8004326:	4d92      	ldr	r5, [pc, #584]	; (8004570 <HAL_DMA_IRQHandler+0x250>)
{
 8004328:	4604      	mov	r4, r0
  __IO uint32_t count = 0U;
 800432a:	9301      	str	r3, [sp, #4]
  if(IS_D2_DMA_INSTANCE(hdma) != RESET)  /*D2 domain DMA : DMA1 or DMA2*/
 800432c:	6803      	ldr	r3, [r0, #0]
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800432e:	6d86      	ldr	r6, [r0, #88]	; 0x58
  if(IS_D2_DMA_INSTANCE(hdma) != RESET)  /*D2 domain DMA : DMA1 or DMA2*/
 8004330:	195a      	adds	r2, r3, r5
  tmpisr = regs->ISR;
 8004332:	f8d6 8000 	ldr.w	r8, [r6]
  if(IS_D2_DMA_INSTANCE(hdma) != RESET)  /*D2 domain DMA : DMA1 or DMA2*/
 8004336:	f5b2 6f95 	cmp.w	r2, #1192	; 0x4a8
 800433a:	f200 80c0 	bhi.w	80044be <HAL_DMA_IRQHandler+0x19e>
  uint32_t timeout = SystemCoreClock / 9600U;
 800433e:	4a8d      	ldr	r2, [pc, #564]	; (8004574 <HAL_DMA_IRQHandler+0x254>)
    if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004340:	6dc1      	ldr	r1, [r0, #92]	; 0x5c
  uint32_t timeout = SystemCoreClock / 9600U;
 8004342:	6817      	ldr	r7, [r2, #0]
    if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004344:	2208      	movs	r2, #8
 8004346:	408a      	lsls	r2, r1
 8004348:	ea18 0f02 	tst.w	r8, r2
 800434c:	d00b      	beq.n	8004366 <HAL_DMA_IRQHandler+0x46>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800434e:	6818      	ldr	r0, [r3, #0]
 8004350:	0740      	lsls	r0, r0, #29
 8004352:	d508      	bpl.n	8004366 <HAL_DMA_IRQHandler+0x46>
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8004354:	6818      	ldr	r0, [r3, #0]
 8004356:	f020 0004 	bic.w	r0, r0, #4
 800435a:	6018      	str	r0, [r3, #0]
        regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800435c:	60b2      	str	r2, [r6, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800435e:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8004360:	f042 0201 	orr.w	r2, r2, #1
 8004364:	6562      	str	r2, [r4, #84]	; 0x54
    if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004366:	4a84      	ldr	r2, [pc, #528]	; (8004578 <HAL_DMA_IRQHandler+0x258>)
 8004368:	408a      	lsls	r2, r1
 800436a:	ea18 0f02 	tst.w	r8, r2
 800436e:	d007      	beq.n	8004380 <HAL_DMA_IRQHandler+0x60>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004370:	6958      	ldr	r0, [r3, #20]
 8004372:	0600      	lsls	r0, r0, #24
 8004374:	d504      	bpl.n	8004380 <HAL_DMA_IRQHandler+0x60>
        regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004376:	60b2      	str	r2, [r6, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004378:	6d62      	ldr	r2, [r4, #84]	; 0x54
 800437a:	f042 0202 	orr.w	r2, r2, #2
 800437e:	6562      	str	r2, [r4, #84]	; 0x54
    if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004380:	4a7e      	ldr	r2, [pc, #504]	; (800457c <HAL_DMA_IRQHandler+0x25c>)
 8004382:	408a      	lsls	r2, r1
 8004384:	ea18 0f02 	tst.w	r8, r2
 8004388:	d007      	beq.n	800439a <HAL_DMA_IRQHandler+0x7a>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800438a:	6818      	ldr	r0, [r3, #0]
 800438c:	0780      	lsls	r0, r0, #30
 800438e:	d504      	bpl.n	800439a <HAL_DMA_IRQHandler+0x7a>
        regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004390:	60b2      	str	r2, [r6, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004392:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8004394:	f042 0204 	orr.w	r2, r2, #4
 8004398:	6562      	str	r2, [r4, #84]	; 0x54
    if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800439a:	2210      	movs	r2, #16
 800439c:	408a      	lsls	r2, r1
 800439e:	ea18 0f02 	tst.w	r8, r2
 80043a2:	d00f      	beq.n	80043c4 <HAL_DMA_IRQHandler+0xa4>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80043a4:	6819      	ldr	r1, [r3, #0]
 80043a6:	0709      	lsls	r1, r1, #28
 80043a8:	d50c      	bpl.n	80043c4 <HAL_DMA_IRQHandler+0xa4>
        regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80043aa:	60b2      	str	r2, [r6, #8]
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80043ac:	681a      	ldr	r2, [r3, #0]
 80043ae:	0350      	lsls	r0, r2, #13
 80043b0:	d53f      	bpl.n	8004432 <HAL_DMA_IRQHandler+0x112>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == RESET)
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	0319      	lsls	r1, r3, #12
 80043b6:	d401      	bmi.n	80043bc <HAL_DMA_IRQHandler+0x9c>
          if(hdma->XferHalfCpltCallback != NULL)
 80043b8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80043ba:	e000      	b.n	80043be <HAL_DMA_IRQHandler+0x9e>
            if(hdma->XferM1HalfCpltCallback != NULL)
 80043bc:	6ca3      	ldr	r3, [r4, #72]	; 0x48
          if(hdma->XferHalfCpltCallback != NULL)
 80043be:	b10b      	cbz	r3, 80043c4 <HAL_DMA_IRQHandler+0xa4>
            hdma->XferHalfCpltCallback(hdma);
 80043c0:	4620      	mov	r0, r4
 80043c2:	4798      	blx	r3
    if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80043c4:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 80043c6:	2120      	movs	r1, #32
 80043c8:	4081      	lsls	r1, r0
 80043ca:	ea18 0f01 	tst.w	r8, r1
 80043ce:	d041      	beq.n	8004454 <HAL_DMA_IRQHandler+0x134>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80043d0:	6823      	ldr	r3, [r4, #0]
 80043d2:	195a      	adds	r2, r3, r5
 80043d4:	f5b2 6f95 	cmp.w	r2, #1192	; 0x4a8
 80043d8:	681a      	ldr	r2, [r3, #0]
 80043da:	bf94      	ite	ls
 80043dc:	f3c2 1200 	ubfxls	r2, r2, #4, #1
 80043e0:	f3c2 0240 	ubfxhi	r2, r2, #1, #1
 80043e4:	2a00      	cmp	r2, #0
 80043e6:	d035      	beq.n	8004454 <HAL_DMA_IRQHandler+0x134>
        regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80043e8:	60b1      	str	r1, [r6, #8]
        if(HAL_DMA_STATE_ABORT == hdma->State)
 80043ea:	f894 2035 	ldrb.w	r2, [r4, #53]	; 0x35
 80043ee:	2a04      	cmp	r2, #4
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80043f0:	681a      	ldr	r2, [r3, #0]
        if(HAL_DMA_STATE_ABORT == hdma->State)
 80043f2:	d126      	bne.n	8004442 <HAL_DMA_IRQHandler+0x122>
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80043f4:	f022 0216 	bic.w	r2, r2, #22
 80043f8:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80043fa:	695a      	ldr	r2, [r3, #20]
 80043fc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004400:	615a      	str	r2, [r3, #20]
          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004402:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8004404:	b90a      	cbnz	r2, 800440a <HAL_DMA_IRQHandler+0xea>
 8004406:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8004408:	b11a      	cbz	r2, 8004412 <HAL_DMA_IRQHandler+0xf2>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800440a:	681a      	ldr	r2, [r3, #0]
 800440c:	f022 0208 	bic.w	r2, r2, #8
 8004410:	601a      	str	r2, [r3, #0]
          regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004412:	233f      	movs	r3, #63	; 0x3f
 8004414:	4083      	lsls	r3, r0
 8004416:	60b3      	str	r3, [r6, #8]
          __HAL_UNLOCK(hdma);
 8004418:	2300      	movs	r3, #0
 800441a:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
          hdma->State = HAL_DMA_STATE_READY;
 800441e:	2301      	movs	r3, #1
 8004420:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
          if(hdma->XferAbortCallback != NULL)
 8004424:	6d23      	ldr	r3, [r4, #80]	; 0x50
      if (hdma->XferErrorCallback != NULL)
 8004426:	b10b      	cbz	r3, 800442c <HAL_DMA_IRQHandler+0x10c>
        hdma->XferErrorCallback(hdma);
 8004428:	4620      	mov	r0, r4
 800442a:	4798      	blx	r3
}
 800442c:	b002      	add	sp, #8
 800442e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == RESET)
 8004432:	681a      	ldr	r2, [r3, #0]
 8004434:	05d2      	lsls	r2, r2, #23
 8004436:	d4bf      	bmi.n	80043b8 <HAL_DMA_IRQHandler+0x98>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8004438:	681a      	ldr	r2, [r3, #0]
 800443a:	f022 0208 	bic.w	r2, r2, #8
 800443e:	601a      	str	r2, [r3, #0]
 8004440:	e7ba      	b.n	80043b8 <HAL_DMA_IRQHandler+0x98>
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004442:	0356      	lsls	r6, r2, #13
 8004444:	d52c      	bpl.n	80044a0 <HAL_DMA_IRQHandler+0x180>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == RESET)
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	0318      	lsls	r0, r3, #12
 800444a:	d436      	bmi.n	80044ba <HAL_DMA_IRQHandler+0x19a>
            if(hdma->XferM1CpltCallback != NULL)
 800444c:	6c63      	ldr	r3, [r4, #68]	; 0x44
          if(hdma->XferCpltCallback != NULL)
 800444e:	b10b      	cbz	r3, 8004454 <HAL_DMA_IRQHandler+0x134>
            hdma->XferCpltCallback(hdma);
 8004450:	4620      	mov	r0, r4
 8004452:	4798      	blx	r3
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004454:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8004456:	2b00      	cmp	r3, #0
 8004458:	d0e8      	beq.n	800442c <HAL_DMA_IRQHandler+0x10c>
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800445a:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800445c:	07d9      	lsls	r1, r3, #31
 800445e:	d51d      	bpl.n	800449c <HAL_DMA_IRQHandler+0x17c>
        hdma->State = HAL_DMA_STATE_ABORT;
 8004460:	2304      	movs	r3, #4
 8004462:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        __HAL_DMA_DISABLE(hdma);
 8004466:	6823      	ldr	r3, [r4, #0]
 8004468:	681a      	ldr	r2, [r3, #0]
 800446a:	f022 0201 	bic.w	r2, r2, #1
 800446e:	601a      	str	r2, [r3, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004470:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8004474:	fbb7 f7f2 	udiv	r7, r7, r2
          if (++count > timeout)
 8004478:	9a01      	ldr	r2, [sp, #4]
 800447a:	3201      	adds	r2, #1
 800447c:	4297      	cmp	r7, r2
 800447e:	9201      	str	r2, [sp, #4]
 8004480:	d302      	bcc.n	8004488 <HAL_DMA_IRQHandler+0x168>
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != RESET);
 8004482:	681a      	ldr	r2, [r3, #0]
 8004484:	07d2      	lsls	r2, r2, #31
 8004486:	d4f7      	bmi.n	8004478 <HAL_DMA_IRQHandler+0x158>
        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != RESET)
 8004488:	681b      	ldr	r3, [r3, #0]
        __HAL_UNLOCK(hdma);
 800448a:	2200      	movs	r2, #0
        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != RESET)
 800448c:	07de      	lsls	r6, r3, #31
        __HAL_UNLOCK(hdma);
 800448e:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
          hdma->State = HAL_DMA_STATE_ERROR;
 8004492:	bf4c      	ite	mi
 8004494:	2303      	movmi	r3, #3
          hdma->State = HAL_DMA_STATE_READY;
 8004496:	2301      	movpl	r3, #1
 8004498:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      if (hdma->XferErrorCallback != NULL)
 800449c:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 800449e:	e7c2      	b.n	8004426 <HAL_DMA_IRQHandler+0x106>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == RESET)
 80044a0:	681a      	ldr	r2, [r3, #0]
 80044a2:	f412 7280 	ands.w	r2, r2, #256	; 0x100
 80044a6:	d108      	bne.n	80044ba <HAL_DMA_IRQHandler+0x19a>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 80044a8:	6819      	ldr	r1, [r3, #0]
 80044aa:	f021 0110 	bic.w	r1, r1, #16
 80044ae:	6019      	str	r1, [r3, #0]
            hdma->State = HAL_DMA_STATE_READY;
 80044b0:	2301      	movs	r3, #1
            __HAL_UNLOCK(hdma);
 80044b2:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
            hdma->State = HAL_DMA_STATE_READY;
 80044b6:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
          if(hdma->XferCpltCallback != NULL)
 80044ba:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80044bc:	e7c7      	b.n	800444e <HAL_DMA_IRQHandler+0x12e>
  else if(IS_D3_DMA_INSTANCE(hdma) != RESET)  /*D3 domain BDMA */
 80044be:	4a30      	ldr	r2, [pc, #192]	; (8004580 <HAL_DMA_IRQHandler+0x260>)
 80044c0:	441a      	add	r2, r3
 80044c2:	2a8c      	cmp	r2, #140	; 0x8c
 80044c4:	d8b2      	bhi.n	800442c <HAL_DMA_IRQHandler+0x10c>
    if ((RESET != (BDMA->ISR & (BDMA_FLAG_HT0 << hdma->StreamIndex))) && (RESET != ((*ccr_reg) & BDMA_CCR_HTIE)))
 80044c6:	4a2f      	ldr	r2, [pc, #188]	; (8004584 <HAL_DMA_IRQHandler+0x264>)
 80044c8:	2104      	movs	r1, #4
 80044ca:	6dc0      	ldr	r0, [r0, #92]	; 0x5c
 80044cc:	6815      	ldr	r5, [r2, #0]
 80044ce:	4081      	lsls	r1, r0
 80044d0:	4229      	tst	r1, r5
 80044d2:	d012      	beq.n	80044fa <HAL_DMA_IRQHandler+0x1da>
 80044d4:	6819      	ldr	r1, [r3, #0]
 80044d6:	074d      	lsls	r5, r1, #29
 80044d8:	d50f      	bpl.n	80044fa <HAL_DMA_IRQHandler+0x1da>
        if(((*ccr_reg) & BDMA_CCR_CIRC) == 0U)
 80044da:	681a      	ldr	r2, [r3, #0]
 80044dc:	0690      	lsls	r0, r2, #26
 80044de:	d403      	bmi.n	80044e8 <HAL_DMA_IRQHandler+0x1c8>
          (*ccr_reg) &= ~BDMA_CCR_HTIE;
 80044e0:	681a      	ldr	r2, [r3, #0]
 80044e2:	f022 0204 	bic.w	r2, r2, #4
 80044e6:	601a      	str	r2, [r3, #0]
        BDMA->IFCR  |= (BDMA_ISR_HTIF0 << hdma->StreamIndex);
 80044e8:	4a26      	ldr	r2, [pc, #152]	; (8004584 <HAL_DMA_IRQHandler+0x264>)
 80044ea:	2304      	movs	r3, #4
 80044ec:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 80044ee:	6851      	ldr	r1, [r2, #4]
 80044f0:	4083      	lsls	r3, r0
 80044f2:	430b      	orrs	r3, r1
 80044f4:	6053      	str	r3, [r2, #4]
       if(hdma->XferHalfCpltCallback != NULL)
 80044f6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80044f8:	e795      	b.n	8004426 <HAL_DMA_IRQHandler+0x106>
    else if ((RESET != (BDMA->ISR & (BDMA_FLAG_TC0 << hdma->StreamIndex))) && (RESET != ((*ccr_reg) & BDMA_CCR_TCIE)))
 80044fa:	6811      	ldr	r1, [r2, #0]
 80044fc:	2202      	movs	r2, #2
 80044fe:	4082      	lsls	r2, r0
 8004500:	420a      	tst	r2, r1
 8004502:	d018      	beq.n	8004536 <HAL_DMA_IRQHandler+0x216>
 8004504:	681a      	ldr	r2, [r3, #0]
 8004506:	0791      	lsls	r1, r2, #30
 8004508:	d515      	bpl.n	8004536 <HAL_DMA_IRQHandler+0x216>
      if(((*ccr_reg) & BDMA_CCR_CIRC) == 0U)
 800450a:	681a      	ldr	r2, [r3, #0]
 800450c:	f012 0220 	ands.w	r2, r2, #32
 8004510:	d108      	bne.n	8004524 <HAL_DMA_IRQHandler+0x204>
        (*ccr_reg) &= ~(BDMA_CCR_TEIE | BDMA_CCR_TCIE);
 8004512:	6819      	ldr	r1, [r3, #0]
 8004514:	f021 010a 	bic.w	r1, r1, #10
 8004518:	6019      	str	r1, [r3, #0]
        hdma->State = HAL_DMA_STATE_READY;
 800451a:	2301      	movs	r3, #1
      __HAL_UNLOCK(hdma);
 800451c:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
        hdma->State = HAL_DMA_STATE_READY;
 8004520:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      BDMA->IFCR |= (BDMA_ISR_TCIF0 << hdma->StreamIndex);
 8004524:	4a17      	ldr	r2, [pc, #92]	; (8004584 <HAL_DMA_IRQHandler+0x264>)
 8004526:	2302      	movs	r3, #2
 8004528:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 800452a:	6851      	ldr	r1, [r2, #4]
 800452c:	4083      	lsls	r3, r0
 800452e:	430b      	orrs	r3, r1
 8004530:	6053      	str	r3, [r2, #4]
      if(hdma->XferCpltCallback != NULL)
 8004532:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8004534:	e777      	b.n	8004426 <HAL_DMA_IRQHandler+0x106>
    else if (( RESET != (BDMA->ISR & (BDMA_FLAG_TE0 << hdma->StreamIndex))) && (RESET != ((*ccr_reg) & BDMA_CCR_TEIE)))
 8004536:	4913      	ldr	r1, [pc, #76]	; (8004584 <HAL_DMA_IRQHandler+0x264>)
 8004538:	2208      	movs	r2, #8
 800453a:	680d      	ldr	r5, [r1, #0]
 800453c:	4082      	lsls	r2, r0
 800453e:	422a      	tst	r2, r5
 8004540:	f43f af74 	beq.w	800442c <HAL_DMA_IRQHandler+0x10c>
 8004544:	681a      	ldr	r2, [r3, #0]
 8004546:	0712      	lsls	r2, r2, #28
 8004548:	f57f af70 	bpl.w	800442c <HAL_DMA_IRQHandler+0x10c>
      (*ccr_reg) &= ~(BDMA_CCR_TEIE | BDMA_CCR_TCIE | BDMA_CCR_HTIE);
 800454c:	681a      	ldr	r2, [r3, #0]
 800454e:	f022 020e 	bic.w	r2, r2, #14
 8004552:	601a      	str	r2, [r3, #0]
      BDMA->IFCR  |= (BDMA_ISR_GIF0 << hdma->StreamIndex);
 8004554:	2201      	movs	r2, #1
 8004556:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8004558:	6848      	ldr	r0, [r1, #4]
 800455a:	fa02 f303 	lsl.w	r3, r2, r3
 800455e:	4303      	orrs	r3, r0
 8004560:	604b      	str	r3, [r1, #4]
      __HAL_UNLOCK(hdma);
 8004562:	2300      	movs	r3, #0
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004564:	6562      	str	r2, [r4, #84]	; 0x54
      __HAL_UNLOCK(hdma);
 8004566:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      hdma->State = HAL_DMA_STATE_READY;
 800456a:	f884 2035 	strb.w	r2, [r4, #53]	; 0x35
 800456e:	e795      	b.n	800449c <HAL_DMA_IRQHandler+0x17c>
 8004570:	bffdfff0 	.word	0xbffdfff0
 8004574:	24000018 	.word	0x24000018
 8004578:	00800001 	.word	0x00800001
 800457c:	00800004 	.word	0x00800004
 8004580:	a7fdabf8 	.word	0xa7fdabf8
 8004584:	58025400 	.word	0x58025400

08004588 <HAL_DMA_GetError>:
  return hdma->ErrorCode;
 8004588:	6d40      	ldr	r0, [r0, #84]	; 0x54
}
 800458a:	4770      	bx	lr

0800458c <HAL_DMAEx_ConfigMuxSync>:
  *                     the configuration information for the specified DMA Stream.
  * @param  pSyncConfig : pointer to HAL_DMA_MuxSyncConfigTypeDef : contains the DMAMUX synchronization parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_ConfigMuxSync(DMA_HandleTypeDef *hdma, HAL_DMA_MuxSyncConfigTypeDef *pSyncConfig)
{
 800458c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t syncSignalID = 0;
  uint32_t syncPolarity = 0;

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));
 800458e:	4a6a      	ldr	r2, [pc, #424]	; (8004738 <HAL_DMAEx_ConfigMuxSync+0x1ac>)
{
 8004590:	4604      	mov	r4, r0
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));
 8004592:	6803      	ldr	r3, [r0, #0]
{
 8004594:	460d      	mov	r5, r1
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));
 8004596:	4293      	cmp	r3, r2
 8004598:	d04a      	beq.n	8004630 <HAL_DMAEx_ConfigMuxSync+0xa4>
 800459a:	3218      	adds	r2, #24
 800459c:	4293      	cmp	r3, r2
 800459e:	d047      	beq.n	8004630 <HAL_DMAEx_ConfigMuxSync+0xa4>
 80045a0:	3218      	adds	r2, #24
 80045a2:	4293      	cmp	r3, r2
 80045a4:	d044      	beq.n	8004630 <HAL_DMAEx_ConfigMuxSync+0xa4>
 80045a6:	3218      	adds	r2, #24
 80045a8:	4293      	cmp	r3, r2
 80045aa:	d041      	beq.n	8004630 <HAL_DMAEx_ConfigMuxSync+0xa4>
 80045ac:	3218      	adds	r2, #24
 80045ae:	4293      	cmp	r3, r2
 80045b0:	d03e      	beq.n	8004630 <HAL_DMAEx_ConfigMuxSync+0xa4>
 80045b2:	3218      	adds	r2, #24
 80045b4:	4293      	cmp	r3, r2
 80045b6:	d03b      	beq.n	8004630 <HAL_DMAEx_ConfigMuxSync+0xa4>
 80045b8:	3218      	adds	r2, #24
 80045ba:	4293      	cmp	r3, r2
 80045bc:	d038      	beq.n	8004630 <HAL_DMAEx_ConfigMuxSync+0xa4>
 80045be:	3218      	adds	r2, #24
 80045c0:	4293      	cmp	r3, r2
 80045c2:	d035      	beq.n	8004630 <HAL_DMAEx_ConfigMuxSync+0xa4>
 80045c4:	f502 7256 	add.w	r2, r2, #856	; 0x358
 80045c8:	4293      	cmp	r3, r2
 80045ca:	d031      	beq.n	8004630 <HAL_DMAEx_ConfigMuxSync+0xa4>
 80045cc:	3218      	adds	r2, #24
 80045ce:	4293      	cmp	r3, r2
 80045d0:	d02e      	beq.n	8004630 <HAL_DMAEx_ConfigMuxSync+0xa4>
 80045d2:	3218      	adds	r2, #24
 80045d4:	4293      	cmp	r3, r2
 80045d6:	d02b      	beq.n	8004630 <HAL_DMAEx_ConfigMuxSync+0xa4>
 80045d8:	3218      	adds	r2, #24
 80045da:	4293      	cmp	r3, r2
 80045dc:	d028      	beq.n	8004630 <HAL_DMAEx_ConfigMuxSync+0xa4>
 80045de:	3218      	adds	r2, #24
 80045e0:	4293      	cmp	r3, r2
 80045e2:	d025      	beq.n	8004630 <HAL_DMAEx_ConfigMuxSync+0xa4>
 80045e4:	3218      	adds	r2, #24
 80045e6:	4293      	cmp	r3, r2
 80045e8:	d022      	beq.n	8004630 <HAL_DMAEx_ConfigMuxSync+0xa4>
 80045ea:	3218      	adds	r2, #24
 80045ec:	4293      	cmp	r3, r2
 80045ee:	d01f      	beq.n	8004630 <HAL_DMAEx_ConfigMuxSync+0xa4>
 80045f0:	3218      	adds	r2, #24
 80045f2:	4293      	cmp	r3, r2
 80045f4:	d01c      	beq.n	8004630 <HAL_DMAEx_ConfigMuxSync+0xa4>
 80045f6:	4a51      	ldr	r2, [pc, #324]	; (800473c <HAL_DMAEx_ConfigMuxSync+0x1b0>)
 80045f8:	4293      	cmp	r3, r2
 80045fa:	d019      	beq.n	8004630 <HAL_DMAEx_ConfigMuxSync+0xa4>
 80045fc:	3214      	adds	r2, #20
 80045fe:	4293      	cmp	r3, r2
 8004600:	d016      	beq.n	8004630 <HAL_DMAEx_ConfigMuxSync+0xa4>
 8004602:	3214      	adds	r2, #20
 8004604:	4293      	cmp	r3, r2
 8004606:	d013      	beq.n	8004630 <HAL_DMAEx_ConfigMuxSync+0xa4>
 8004608:	3214      	adds	r2, #20
 800460a:	4293      	cmp	r3, r2
 800460c:	d010      	beq.n	8004630 <HAL_DMAEx_ConfigMuxSync+0xa4>
 800460e:	3214      	adds	r2, #20
 8004610:	4293      	cmp	r3, r2
 8004612:	d00d      	beq.n	8004630 <HAL_DMAEx_ConfigMuxSync+0xa4>
 8004614:	3214      	adds	r2, #20
 8004616:	4293      	cmp	r3, r2
 8004618:	d00a      	beq.n	8004630 <HAL_DMAEx_ConfigMuxSync+0xa4>
 800461a:	3214      	adds	r2, #20
 800461c:	4293      	cmp	r3, r2
 800461e:	d007      	beq.n	8004630 <HAL_DMAEx_ConfigMuxSync+0xa4>
 8004620:	3214      	adds	r2, #20
 8004622:	4293      	cmp	r3, r2
 8004624:	d004      	beq.n	8004630 <HAL_DMAEx_ConfigMuxSync+0xa4>
 8004626:	f240 115d 	movw	r1, #349	; 0x15d
 800462a:	4845      	ldr	r0, [pc, #276]	; (8004740 <HAL_DMAEx_ConfigMuxSync+0x1b4>)
 800462c:	f7fd fc4f 	bl	8001ece <assert_failed>
  assert_param(IS_DMAMUX_SYNC_STATE(pSyncConfig->SyncEnable));
 8004630:	7a2b      	ldrb	r3, [r5, #8]
 8004632:	2b01      	cmp	r3, #1
 8004634:	d904      	bls.n	8004640 <HAL_DMAEx_ConfigMuxSync+0xb4>
 8004636:	f44f 71af 	mov.w	r1, #350	; 0x15e
 800463a:	4841      	ldr	r0, [pc, #260]	; (8004740 <HAL_DMAEx_ConfigMuxSync+0x1b4>)
 800463c:	f7fd fc47 	bl	8001ece <assert_failed>
  assert_param(IS_DMAMUX_SYNC_EVENT(pSyncConfig->EventEnable));
 8004640:	7a6b      	ldrb	r3, [r5, #9]
 8004642:	2b01      	cmp	r3, #1
 8004644:	d904      	bls.n	8004650 <HAL_DMAEx_ConfigMuxSync+0xc4>
 8004646:	f240 115f 	movw	r1, #351	; 0x15f
 800464a:	483d      	ldr	r0, [pc, #244]	; (8004740 <HAL_DMAEx_ConfigMuxSync+0x1b4>)
 800464c:	f7fd fc3f 	bl	8001ece <assert_failed>
  assert_param(IS_DMAMUX_SYNC_REQUEST_NUMBER(pSyncConfig->RequestNumber));
 8004650:	68eb      	ldr	r3, [r5, #12]
 8004652:	3b01      	subs	r3, #1
 8004654:	2b1f      	cmp	r3, #31
 8004656:	d904      	bls.n	8004662 <HAL_DMAEx_ConfigMuxSync+0xd6>
 8004658:	f44f 71b0 	mov.w	r1, #352	; 0x160
 800465c:	4838      	ldr	r0, [pc, #224]	; (8004740 <HAL_DMAEx_ConfigMuxSync+0x1b4>)
 800465e:	f7fd fc36 	bl	8001ece <assert_failed>

  if(pSyncConfig->SyncEnable == ENABLE)
 8004662:	7a2b      	ldrb	r3, [r5, #8]
 8004664:	2b01      	cmp	r3, #1
 8004666:	d15b      	bne.n	8004720 <HAL_DMAEx_ConfigMuxSync+0x194>
  {
    assert_param(IS_DMAMUX_SYNC_POLARITY(pSyncConfig->SyncPolarity));
 8004668:	686b      	ldr	r3, [r5, #4]
 800466a:	f433 23c0 	bics.w	r3, r3, #393216	; 0x60000
 800466e:	d004      	beq.n	800467a <HAL_DMAEx_ConfigMuxSync+0xee>
 8004670:	f44f 71b2 	mov.w	r1, #356	; 0x164
 8004674:	4832      	ldr	r0, [pc, #200]	; (8004740 <HAL_DMAEx_ConfigMuxSync+0x1b4>)
 8004676:	f7fd fc2a 	bl	8001ece <assert_failed>

    if(IS_D2_DMA_INSTANCE(hdma) != 0U)
 800467a:	6822      	ldr	r2, [r4, #0]
 800467c:	4b31      	ldr	r3, [pc, #196]	; (8004744 <HAL_DMAEx_ConfigMuxSync+0x1b8>)
 800467e:	4413      	add	r3, r2
 8004680:	f5b3 6f95 	cmp.w	r3, #1192	; 0x4a8
 8004684:	682b      	ldr	r3, [r5, #0]
 8004686:	d846      	bhi.n	8004716 <HAL_DMAEx_ConfigMuxSync+0x18a>
    {
      assert_param(IS_D2_DMAMUX_SYNC_SIGNAL_ID(pSyncConfig->SyncSignalID));
 8004688:	2b07      	cmp	r3, #7
 800468a:	d904      	bls.n	8004696 <HAL_DMAEx_ConfigMuxSync+0x10a>
 800468c:	f44f 71b4 	mov.w	r1, #360	; 0x168
    }
    else
    {
      assert_param(IS_D3_DMAMUX_SYNC_SIGNAL_ID(pSyncConfig->SyncSignalID));
 8004690:	482b      	ldr	r0, [pc, #172]	; (8004740 <HAL_DMAEx_ConfigMuxSync+0x1b4>)
 8004692:	f7fd fc1c 	bl	8001ece <assert_failed>
    }
    syncSignalID = pSyncConfig->SyncSignalID;
    syncPolarity = pSyncConfig->SyncPolarity;
 8004696:	e895 1001 	ldmia.w	r5, {r0, ip}
  }

  /*Check if the DMA state is ready */
  if(hdma->State == HAL_DMA_STATE_READY)
 800469a:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 800469e:	2b01      	cmp	r3, #1
 80046a0:	d142      	bne.n	8004728 <HAL_DMAEx_ConfigMuxSync+0x19c>
  {
    /* Process Locked */
    __HAL_LOCK(hdma);
 80046a2:	f894 3034 	ldrb.w	r3, [r4, #52]	; 0x34
 80046a6:	2b01      	cmp	r3, #1
 80046a8:	d043      	beq.n	8004732 <HAL_DMAEx_ConfigMuxSync+0x1a6>

    /* Disable the synchronization and event generation before applying a new config */
    CLEAR_BIT(hdma->DMAmuxChannel->CCR,(DMAMUX_CxCR_SE | DMAMUX_CxCR_EGE));
 80046aa:	6e26      	ldr	r6, [r4, #96]	; 0x60
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046ac:	f04f 5ef8 	mov.w	lr, #520093696	; 0x1f000000
 80046b0:	6833      	ldr	r3, [r6, #0]
 80046b2:	f423 3381 	bic.w	r3, r3, #66048	; 0x10200
 80046b6:	6033      	str	r3, [r6, #0]

    /* Set the new synchronization parameters (and keep the request ID filled during the Init)*/
    MODIFY_REG( hdma->DMAmuxChannel->CCR, \
 80046b8:	6833      	ldr	r3, [r6, #0]
 80046ba:	fa9e feae 	rbit	lr, lr
 80046be:	f44f 0778 	mov.w	r7, #16252928	; 0xf80000
 80046c2:	fabe fe8e 	clz	lr, lr
 80046c6:	fa97 f7a7 	rbit	r7, r7
 80046ca:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 80046ce:	fab7 f787 	clz	r7, r7
 80046d2:	fa91 f1a1 	rbit	r1, r1
 80046d6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80046da:	fab1 f181 	clz	r1, r1
 80046de:	fa92 f2a2 	rbit	r2, r2
 80046e2:	fa00 fe0e 	lsl.w	lr, r0, lr
 80046e6:	b2db      	uxtb	r3, r3
 80046e8:	68e8      	ldr	r0, [r5, #12]
 80046ea:	fab2 f282 	clz	r2, r2
 80046ee:	ea43 030c 	orr.w	r3, r3, ip
 80046f2:	3801      	subs	r0, #1
 80046f4:	ea43 030e 	orr.w	r3, r3, lr
 80046f8:	40b8      	lsls	r0, r7
 80046fa:	4303      	orrs	r3, r0
 80046fc:	7a28      	ldrb	r0, [r5, #8]
 80046fe:	fa00 f101 	lsl.w	r1, r0, r1
               ((pSyncConfig->RequestNumber - 1U) << POSITION_VAL(DMAMUX_CxCR_NBREQ)) | \
               syncPolarity | (pSyncConfig->SyncEnable << DMAMUX_POSITION_CxCR_SE)    | \
               (pSyncConfig->EventEnable << DMAMUX_POSITION_CxCR_EGE));

      /* Process Locked */
    __HAL_UNLOCK(hdma);
 8004702:	2000      	movs	r0, #0
    MODIFY_REG( hdma->DMAmuxChannel->CCR, \
 8004704:	430b      	orrs	r3, r1
 8004706:	7a69      	ldrb	r1, [r5, #9]
 8004708:	fa01 f202 	lsl.w	r2, r1, r2
 800470c:	4313      	orrs	r3, r2
 800470e:	6033      	str	r3, [r6, #0]
    __HAL_UNLOCK(hdma);
 8004710:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34

    return HAL_OK;
 8004714:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      assert_param(IS_D3_DMAMUX_SYNC_SIGNAL_ID(pSyncConfig->SyncSignalID));
 8004716:	2b0f      	cmp	r3, #15
 8004718:	d9bd      	bls.n	8004696 <HAL_DMAEx_ConfigMuxSync+0x10a>
 800471a:	f44f 71b6 	mov.w	r1, #364	; 0x16c
 800471e:	e7b7      	b.n	8004690 <HAL_DMAEx_ConfigMuxSync+0x104>
  uint32_t syncPolarity = 0;
 8004720:	f04f 0c00 	mov.w	ip, #0
  uint32_t syncSignalID = 0;
 8004724:	4660      	mov	r0, ip
 8004726:	e7b8      	b.n	800469a <HAL_DMAEx_ConfigMuxSync+0x10e>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8004728:	f44f 6300 	mov.w	r3, #2048	; 0x800

    /* Return error status */
    return HAL_ERROR;
 800472c:	2001      	movs	r0, #1
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 800472e:	6563      	str	r3, [r4, #84]	; 0x54
    return HAL_ERROR;
 8004730:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    __HAL_LOCK(hdma);
 8004732:	2002      	movs	r0, #2
  }
}
 8004734:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004736:	bf00      	nop
 8004738:	40020010 	.word	0x40020010
 800473c:	58025408 	.word	0x58025408
 8004740:	08013798 	.word	0x08013798
 8004744:	bffdfff0 	.word	0xbffdfff0

08004748 <ETH_SetMACConfig>:
/**
  * @}
  */

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8004748:	688b      	ldr	r3, [r1, #8]
 800474a:	680a      	ldr	r2, [r1, #0]
  uint32_t macregval;
  
  /*------------------------ MACCR Configuration --------------------*/  
  macregval =(macconf->InterPacketGapVal |
              macconf->SourceAddrControl |
                (uint32_t)(macconf->ChecksumOffload << 27) |  
 800474c:	f891 c004 	ldrb.w	ip, [r1, #4]
 8004750:	431a      	orrs	r2, r3
                  (uint32_t)(macconf->GiantPacketSizeLimitControl << 23) |
                    (uint32_t)(macconf->Support2KPacket << 22) |
                      (uint32_t)(macconf->CRCStripTypePacket << 21) |
                        (uint32_t)(macconf->AutomaticPadCRCStrip << 20) | 
                          (uint32_t)(!macconf->Watchdog << 19) | 
 8004752:	7c0b      	ldrb	r3, [r1, #16]
 8004754:	2b00      	cmp	r3, #0
{
 8004756:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
                          (uint32_t)(!macconf->Watchdog << 19) | 
 800475a:	bf08      	it	eq
 800475c:	f44f 2300 	moveq.w	r3, #524288	; 0x80000
{
 8004760:	b085      	sub	sp, #20
                          (uint32_t)(!macconf->Watchdog << 19) | 
 8004762:	bf18      	it	ne
 8004764:	2300      	movne	r3, #0
                  (uint32_t)(macconf->GiantPacketSizeLimitControl << 23) |
 8004766:	f891 e00c 	ldrb.w	lr, [r1, #12]
                    (uint32_t)(macconf->Support2KPacket << 22) |
 800476a:	7b4f      	ldrb	r7, [r1, #13]
                          (uint32_t)(!macconf->Watchdog << 19) | 
 800476c:	9300      	str	r3, [sp, #0]
                            (uint32_t)(!macconf->Jabber << 17) | 
 800476e:	7c4b      	ldrb	r3, [r1, #17]
                      (uint32_t)(macconf->CRCStripTypePacket << 21) |
 8004770:	7b8e      	ldrb	r6, [r1, #14]
                            (uint32_t)(!macconf->Jabber << 17) | 
 8004772:	2b00      	cmp	r3, #0
                        (uint32_t)(macconf->AutomaticPadCRCStrip << 20) | 
 8004774:	7bcd      	ldrb	r5, [r1, #15]
                              (uint32_t)(macconf->JumboPacket << 16) |
 8004776:	7c8c      	ldrb	r4, [r1, #18]
                            (uint32_t)(!macconf->Jabber << 17) | 
 8004778:	bf0c      	ite	eq
 800477a:	f44f 3300 	moveq.w	r3, #131072	; 0x20000
 800477e:	2300      	movne	r3, #0
                                macconf->Speed |
                                  macconf->DuplexMode | 
                                    (uint32_t)(macconf->LoopbackMode << 12) |
 8004780:	f891 901c 	ldrb.w	r9, [r1, #28]
                            (uint32_t)(!macconf->Jabber << 17) | 
 8004784:	9301      	str	r3, [sp, #4]
 8004786:	694b      	ldr	r3, [r1, #20]
                                      (uint32_t)(macconf->CarrierSenseBeforeTransmit << 11)|
 8004788:	f891 b01d 	ldrb.w	fp, [r1, #29]
 800478c:	431a      	orrs	r2, r3
 800478e:	698b      	ldr	r3, [r1, #24]
 8004790:	4313      	orrs	r3, r2
                                        (uint32_t)(!macconf->ReceiveOwn << 10)|
 8004792:	7f8a      	ldrb	r2, [r1, #30]
 8004794:	2a00      	cmp	r2, #0
 8004796:	bf0c      	ite	eq
 8004798:	f44f 6280 	moveq.w	r2, #1024	; 0x400
 800479c:	2200      	movne	r2, #0
 800479e:	9202      	str	r2, [sp, #8]
                                          (uint32_t)(macconf->CarrierSenseDuringTransmit << 9)|
 80047a0:	7fca      	ldrb	r2, [r1, #31]
 80047a2:	9203      	str	r2, [sp, #12]
                                            (uint32_t)(!macconf->RetryTransmission << 8)| 
 80047a4:	f891 2020 	ldrb.w	r2, [r1, #32]
 80047a8:	2a00      	cmp	r2, #0
                                              macconf->BackOffLimit | 
                                                (uint32_t)(macconf->DeferralCheck << 4)|
                                                  macconf->PreambleLength);
  
  /* Write to MACCR */
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 80047aa:	6802      	ldr	r2, [r0, #0]
 80047ac:	6a48      	ldr	r0, [r1, #36]	; 0x24
 80047ae:	f8d2 a000 	ldr.w	sl, [r2]
                                            (uint32_t)(!macconf->RetryTransmission << 8)| 
 80047b2:	bf08      	it	eq
 80047b4:	f44f 7880 	moveq.w	r8, #256	; 0x100
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 80047b8:	ea43 0300 	orr.w	r3, r3, r0
 80047bc:	6ac8      	ldr	r0, [r1, #44]	; 0x2c
 80047be:	f02a 4a7f 	bic.w	sl, sl, #4278190080	; 0xff000000
                                            (uint32_t)(!macconf->RetryTransmission << 8)| 
 80047c2:	bf18      	it	ne
 80047c4:	f04f 0800 	movne.w	r8, #0
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 80047c8:	4303      	orrs	r3, r0
 80047ca:	9803      	ldr	r0, [sp, #12]
 80047cc:	f42a 0a7b 	bic.w	sl, sl, #16449536	; 0xfb0000
 80047d0:	f42a 4afe 	bic.w	sl, sl, #32512	; 0x7f00
 80047d4:	f02a 0a7c 	bic.w	sl, sl, #124	; 0x7c
 80047d8:	ea43 030a 	orr.w	r3, r3, sl
 80047dc:	ea43 63cc 	orr.w	r3, r3, ip, lsl #27
 80047e0:	ea43 53ce 	orr.w	r3, r3, lr, lsl #23
 80047e4:	ea43 5387 	orr.w	r3, r3, r7, lsl #22
 80047e8:	ea43 5346 	orr.w	r3, r3, r6, lsl #21
 80047ec:	ea43 5305 	orr.w	r3, r3, r5, lsl #20
 80047f0:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80047f4:	ea43 3309 	orr.w	r3, r3, r9, lsl #12
 80047f8:	ea43 23cb 	orr.w	r3, r3, fp, lsl #11
                                                (uint32_t)(macconf->DeferralCheck << 4)|
 80047fc:	f891 b028 	ldrb.w	fp, [r1, #40]	; 0x28
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8004800:	ea43 2340 	orr.w	r3, r3, r0, lsl #9
 8004804:	9800      	ldr	r0, [sp, #0]
 8004806:	ea43 130b 	orr.w	r3, r3, fp, lsl #4
 800480a:	4303      	orrs	r3, r0
 800480c:	9801      	ldr	r0, [sp, #4]
 800480e:	4303      	orrs	r3, r0
 8004810:	9802      	ldr	r0, [sp, #8]
 8004812:	4303      	orrs	r3, r0
 8004814:	ea43 0308 	orr.w	r3, r3, r8
 8004818:	6013      	str	r3, [r2, #0]
  
  /*------------------------ MACECR Configuration --------------------*/
  macregval = ((macconf->ExtendedInterPacketGapVal << 25)|
 800481a:	6bce      	ldr	r6, [r1, #60]	; 0x3c
               (uint32_t)(macconf->ExtendedInterPacketGap << 24)|
                 (uint32_t)(macconf->UnicastSlowProtocolPacketDetect << 18)|
                   (uint32_t)(macconf->SlowProtocolDetect << 17)|
                     (uint32_t)(!macconf->CRCCheckingRxPackets << 16) |
 800481c:	f891 3032 	ldrb.w	r3, [r1, #50]	; 0x32
               (uint32_t)(macconf->ExtendedInterPacketGap << 24)|
 8004820:	f891 7038 	ldrb.w	r7, [r1, #56]	; 0x38
                     (uint32_t)(!macconf->CRCCheckingRxPackets << 16) |
 8004824:	2b00      	cmp	r3, #0
                       macconf->GiantPacketSizeLimit);
  
  /* Write to MACECR */
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 8004826:	6853      	ldr	r3, [r2, #4]
                 (uint32_t)(macconf->UnicastSlowProtocolPacketDetect << 18)|
 8004828:	f891 5030 	ldrb.w	r5, [r1, #48]	; 0x30
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 800482c:	f023 537c 	bic.w	r3, r3, #1056964608	; 0x3f000000
                   (uint32_t)(macconf->SlowProtocolDetect << 17)|
 8004830:	f891 4031 	ldrb.w	r4, [r1, #49]	; 0x31
                     (uint32_t)(!macconf->CRCCheckingRxPackets << 16) |
 8004834:	bf0c      	ite	eq
 8004836:	f44f 3080 	moveq.w	r0, #65536	; 0x10000
 800483a:	2000      	movne	r0, #0
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 800483c:	f423 23ef 	bic.w	r3, r3, #489472	; 0x77800
 8004840:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8004844:	f023 0307 	bic.w	r3, r3, #7
 8004848:	ea43 6346 	orr.w	r3, r3, r6, lsl #25
 800484c:	6b4e      	ldr	r6, [r1, #52]	; 0x34
 800484e:	4333      	orrs	r3, r6
  
  /*------------------------ MACTFCR Configuration --------------------*/  
  macregval = ((uint32_t)(macconf->TransmitFlowControl << 1) |
               macconf->PauseLowThreshold | 
                 (uint32_t)(!macconf->ZeroQuantaPause << 7) |
                   (macconf->PauseTime << 16));
 8004850:	6c8e      	ldr	r6, [r1, #72]	; 0x48
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 8004852:	ea43 6307 	orr.w	r3, r3, r7, lsl #24
 8004856:	ea43 4385 	orr.w	r3, r3, r5, lsl #18
               macconf->PauseLowThreshold | 
 800485a:	6d0d      	ldr	r5, [r1, #80]	; 0x50
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 800485c:	ea43 4344 	orr.w	r3, r3, r4, lsl #17
  macregval = ((uint32_t)(macconf->TransmitFlowControl << 1) |
 8004860:	f891 4054 	ldrb.w	r4, [r1, #84]	; 0x54
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 8004864:	4303      	orrs	r3, r0
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);   
 8004866:	6c48      	ldr	r0, [r1, #68]	; 0x44
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 8004868:	6053      	str	r3, [r2, #4]
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);   
 800486a:	68d3      	ldr	r3, [r2, #12]
 800486c:	f423 7387 	bic.w	r3, r3, #270	; 0x10e
 8004870:	f023 0301 	bic.w	r3, r3, #1
 8004874:	4303      	orrs	r3, r0
  macregval = ((uint32_t)(macconf->ProgrammableWatchdog << 8) |
 8004876:	f891 0040 	ldrb.w	r0, [r1, #64]	; 0x40
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);   
 800487a:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 800487e:	60d3      	str	r3, [r2, #12]
                 (uint32_t)(!macconf->ZeroQuantaPause << 7) |
 8004880:	f891 304c 	ldrb.w	r3, [r1, #76]	; 0x4c
 8004884:	2b00      	cmp	r3, #0
  
  /* Write to MACTFCR */
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval); 
 8004886:	6f13      	ldr	r3, [r2, #112]	; 0x70
 8004888:	f023 03f2 	bic.w	r3, r3, #242	; 0xf2
                 (uint32_t)(!macconf->ZeroQuantaPause << 7) |
 800488c:	bf0c      	ite	eq
 800488e:	2080      	moveq	r0, #128	; 0x80
 8004890:	2000      	movne	r0, #0
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval); 
 8004892:	041b      	lsls	r3, r3, #16
 8004894:	0c1b      	lsrs	r3, r3, #16
 8004896:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800489a:	432b      	orrs	r3, r5
  /*------------------------ MTLTQOMR Configuration --------------------*/  
  /* Write to MTLTQOMR */
  MODIFY_REG(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_MASK, macconf->TransmitQueueMode);
  
  /*------------------------ MTLRQOMR Configuration --------------------*/  
  macregval = (macconf->ReceiveQueueMode |
 800489c:	6dcd      	ldr	r5, [r1, #92]	; 0x5c
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval); 
 800489e:	ea43 0344 	orr.w	r3, r3, r4, lsl #1
               (uint32_t)(!macconf->DropTCPIPChecksumErrorPacket << 6) |
                 (uint32_t)(macconf->ForwardRxErrorPacket << 4) |
 80048a2:	f891 4061 	ldrb.w	r4, [r1, #97]	; 0x61
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval); 
 80048a6:	4303      	orrs	r3, r0
 80048a8:	6713      	str	r3, [r2, #112]	; 0x70
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 80048aa:	f8d2 0090 	ldr.w	r0, [r2, #144]	; 0x90
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 80048ae:	f891 3056 	ldrb.w	r3, [r1, #86]	; 0x56
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 80048b2:	f020 0003 	bic.w	r0, r0, #3
 80048b6:	4303      	orrs	r3, r0
               (uint32_t)(macconf->UnicastPausePacketDetect << 1));
 80048b8:	f891 0055 	ldrb.w	r0, [r1, #85]	; 0x55
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 80048bc:	ea43 0340 	orr.w	r3, r3, r0, lsl #1
  MODIFY_REG(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_MASK, macconf->TransmitQueueMode);
 80048c0:	6d88      	ldr	r0, [r1, #88]	; 0x58
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 80048c2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  MODIFY_REG(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_MASK, macconf->TransmitQueueMode);
 80048c6:	f8d2 3d00 	ldr.w	r3, [r2, #3328]	; 0xd00
 80048ca:	f023 0372 	bic.w	r3, r3, #114	; 0x72
 80048ce:	4303      	orrs	r3, r0
 80048d0:	f8c2 3d00 	str.w	r3, [r2, #3328]	; 0xd00
               (uint32_t)(!macconf->DropTCPIPChecksumErrorPacket << 6) |
 80048d4:	f891 3060 	ldrb.w	r3, [r1, #96]	; 0x60
                   (uint32_t)(macconf->ForwardRxUndersizedGoodPacket << 3));
 80048d8:	f891 1062 	ldrb.w	r1, [r1, #98]	; 0x62
               (uint32_t)(!macconf->DropTCPIPChecksumErrorPacket << 6) |
 80048dc:	2b00      	cmp	r3, #0
  
  /* Write to MTLRQOMR */
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);  
 80048de:	f8d2 3d30 	ldr.w	r3, [r2, #3376]	; 0xd30
 80048e2:	f023 037b 	bic.w	r3, r3, #123	; 0x7b
               (uint32_t)(!macconf->DropTCPIPChecksumErrorPacket << 6) |
 80048e6:	bf0c      	ite	eq
 80048e8:	2040      	moveq	r0, #64	; 0x40
 80048ea:	2000      	movne	r0, #0
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);  
 80048ec:	432b      	orrs	r3, r5
 80048ee:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
 80048f2:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80048f6:	4303      	orrs	r3, r0
 80048f8:	f8c2 3d30 	str.w	r3, [r2, #3376]	; 0xd30
}
 80048fc:	b005      	add	sp, #20
 80048fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

08004904 <ETH_SetDMAConfig>:
static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
  uint32_t dmaregval;

  /*------------------------ DMAMR Configuration --------------------*/    
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 8004904:	6802      	ldr	r2, [r0, #0]
 8004906:	f502 5080 	add.w	r0, r2, #4096	; 0x1000
 800490a:	6803      	ldr	r3, [r0, #0]
 800490c:	f423 43f0 	bic.w	r3, r3, #30720	; 0x7800
{
 8004910:	b530      	push	{r4, r5, lr}
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 8004912:	f023 0302 	bic.w	r3, r3, #2
 8004916:	680c      	ldr	r4, [r1, #0]
  
  /*------------------------ DMASBMR Configuration --------------------*/
  dmaregval = ((uint32_t)(dmaconf->AddressAlignedBeats << 12) |
 8004918:	790d      	ldrb	r5, [r1, #4]
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 800491a:	4323      	orrs	r3, r4
               dmaconf->BurstMode |
                 (uint32_t)(dmaconf->RebuildINCRxBurst << 15));
  
  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 800491c:	f241 0404 	movw	r4, #4100	; 0x1004
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 8004920:	6003      	str	r3, [r0, #0]
                 (uint32_t)(dmaconf->RebuildINCRxBurst << 15));
 8004922:	7b0b      	ldrb	r3, [r1, #12]
  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 8004924:	5910      	ldr	r0, [r2, r4]
                 (uint32_t)(dmaconf->RebuildINCRxBurst << 15));
 8004926:	03db      	lsls	r3, r3, #15
  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 8004928:	f420 4050 	bic.w	r0, r0, #53248	; 0xd000
  dmaregval = ((uint32_t)(dmaconf->AddressAlignedBeats << 12) |
 800492c:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
 8004930:	688d      	ldr	r5, [r1, #8]
  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 8004932:	f020 0001 	bic.w	r0, r0, #1
  dmaregval = ((uint32_t)(dmaconf->AddressAlignedBeats << 12) |
 8004936:	432b      	orrs	r3, r5
  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 8004938:	4303      	orrs	r3, r0
  
  /*------------------------ DMACCR Configuration --------------------*/
  dmaregval = ((uint32_t)(dmaconf->PBLx8Mode <<16) | 
               dmaconf->MaximumSegmentSize);
  
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 800493a:	f502 5088 	add.w	r0, r2, #4352	; 0x1100
  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 800493e:	5113      	str	r3, [r2, r4]
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 8004940:	4b12      	ldr	r3, [pc, #72]	; (800498c <ETH_SetDMAConfig+0x88>)
 8004942:	6805      	ldr	r5, [r0, #0]
  dmaregval = ((uint32_t)(dmaconf->PBLx8Mode <<16) | 
 8004944:	7b4c      	ldrb	r4, [r1, #13]
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 8004946:	402b      	ands	r3, r5
 8004948:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800494c:	6a0c      	ldr	r4, [r1, #32]
 800494e:	4323      	orrs	r3, r4
  /*------------------------ DMACTCR Configuration --------------------*/
  dmaregval = (dmaconf->TxDMABurstLength | 
               (uint32_t)(dmaconf->SecondPacketOperate << 4)| 
                 (uint32_t)(dmaconf->TCPSegmentation << 12));
  
  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 8004950:	f241 1404 	movw	r4, #4356	; 0x1104
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 8004954:	6003      	str	r3, [r0, #0]
                 (uint32_t)(dmaconf->TCPSegmentation << 12));
 8004956:	7f4b      	ldrb	r3, [r1, #29]
               (uint32_t)(dmaconf->SecondPacketOperate << 4)| 
 8004958:	7d08      	ldrb	r0, [r1, #20]
                 (uint32_t)(dmaconf->TCPSegmentation << 12));
 800495a:	031b      	lsls	r3, r3, #12
  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 800495c:	5915      	ldr	r5, [r2, r4]
  dmaregval = (dmaconf->TxDMABurstLength | 
 800495e:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
 8004962:	6908      	ldr	r0, [r1, #16]
 8004964:	4303      	orrs	r3, r0
  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 8004966:	480a      	ldr	r0, [pc, #40]	; (8004990 <ETH_SetDMAConfig+0x8c>)
 8004968:	4028      	ands	r0, r5
 800496a:	4303      	orrs	r3, r0
  /*------------------------ DMACRCR Configuration --------------------*/
  dmaregval = ((uint32_t)(dmaconf->FlushRxPacket << 31) |
               dmaconf->RxDMABurstLength);
  
  /* Write to DMACRCR */
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 800496c:	f241 1008 	movw	r0, #4360	; 0x1108
  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 8004970:	5113      	str	r3, [r2, r4]
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 8004972:	5813      	ldr	r3, [r2, r0]
  dmaregval = ((uint32_t)(dmaconf->FlushRxPacket << 31) |
 8004974:	7f0c      	ldrb	r4, [r1, #28]
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 8004976:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800497a:	6989      	ldr	r1, [r1, #24]
 800497c:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8004980:	ea43 73c4 	orr.w	r3, r3, r4, lsl #31
 8004984:	430b      	orrs	r3, r1
 8004986:	5013      	str	r3, [r2, r0]
 8004988:	bd30      	pop	{r4, r5, pc}
 800498a:	bf00      	nop
 800498c:	fffec000 	.word	0xfffec000
 8004990:	ffc0efef 	.word	0xffc0efef

08004994 <ETH_Prepare_Tx_Descriptors>:
  * @param  pTxConfig: Tx packet configuration 
  * @param  ItMode: Enable or disable Tx EOT interrept     
  * @retval Status
  */
static uint32_t ETH_Prepare_Tx_Descriptors(ETH_HandleTypeDef *heth, ETH_TxPacketConfig *pTxConfig, uint32_t ItMode)
{
 8004994:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList; 
  uint32_t descidx = dmatxdesclist->CurTxDesc;
 8004998:	f8d0 e028 	ldr.w	lr, [r0, #40]	; 0x28
{
 800499c:	4693      	mov	fp, r2
 800499e:	eb00 0a8e 	add.w	sl, r0, lr, lsl #2
  uint32_t firstdescidx = dmatxdesclist->CurTxDesc;
  uint32_t descnbr = 0, idx;
  ETH_DMADescTypeDef *dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 80049a2:	f8da 3018 	ldr.w	r3, [sl, #24]
  
  ETH_BufferTypeDef  *txbuffer = pTxConfig->TxBuffer;
  
  /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
  if(READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCWBF_OWN) == ETH_DMATXNDESCWBF_OWN)
 80049a6:	68dd      	ldr	r5, [r3, #12]
 80049a8:	2d00      	cmp	r5, #0
 80049aa:	da02      	bge.n	80049b2 <ETH_Prepare_Tx_Descriptors+0x1e>
    {
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[firstdescidx];
      /* Clear own bit */
      CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_OWN);
      
      return HAL_ETH_ERROR_BUSY;
 80049ac:	2002      	movs	r0, #2
 80049ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG))
 80049b2:	680c      	ldr	r4, [r1, #0]
  ETH_BufferTypeDef  *txbuffer = pTxConfig->TxBuffer;
 80049b4:	688e      	ldr	r6, [r1, #8]
  if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG))
 80049b6:	f014 0704 	ands.w	r7, r4, #4
 80049ba:	d02a      	beq.n	8004a12 <ETH_Prepare_Tx_Descriptors+0x7e>
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXCDESC_VT, pTxConfig->VlanTag);
 80049bc:	0c2d      	lsrs	r5, r5, #16
 80049be:	6a4a      	ldr	r2, [r1, #36]	; 0x24
    SET_BIT(heth->Instance->MACVIR, ETH_MACVIR_VLTI);
 80049c0:	f8d0 8000 	ldr.w	r8, [r0]
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXCDESC_VT, pTxConfig->VlanTag);
 80049c4:	042d      	lsls	r5, r5, #16
 80049c6:	ea45 0c02 	orr.w	ip, r5, r2
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_VLTV);
 80049ca:	f44c 3280 	orr.w	r2, ip, #65536	; 0x10000
 80049ce:	60da      	str	r2, [r3, #12]
    SET_BIT(heth->Instance->MACVIR, ETH_MACVIR_VLTI);
 80049d0:	f8d8 2060 	ldr.w	r2, [r8, #96]	; 0x60
 80049d4:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80049d8:	f8c8 2060 	str.w	r2, [r8, #96]	; 0x60
    if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_INNERVLANTAG))
 80049dc:	0722      	lsls	r2, r4, #28
 80049de:	d518      	bpl.n	8004a12 <ETH_Prepare_Tx_Descriptors+0x7e>
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXCDESC_IVT, (pTxConfig->InnerVlanTag << 16));
 80049e0:	689d      	ldr	r5, [r3, #8]
 80049e2:	b2aa      	uxth	r2, r5
 80049e4:	6acd      	ldr	r5, [r1, #44]	; 0x2c
 80049e6:	ea42 4505 	orr.w	r5, r2, r5, lsl #16
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXCDESC_IVTIR, pTxConfig->InnerVlanCtrl);
 80049ea:	6b0a      	ldr	r2, [r1, #48]	; 0x30
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXCDESC_IVT, (pTxConfig->InnerVlanTag << 16));
 80049ec:	609d      	str	r5, [r3, #8]
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXCDESC_IVTIR, pTxConfig->InnerVlanCtrl);
 80049ee:	f442 3240 	orr.w	r2, r2, #196608	; 0x30000
 80049f2:	f42c 2540 	bic.w	r5, ip, #786432	; 0xc0000
 80049f6:	432a      	orrs	r2, r5
 80049f8:	60da      	str	r2, [r3, #12]
      SET_BIT(heth->Instance->MACIVIR, ETH_MACIVIR_VLTI);
 80049fa:	f8d8 2064 	ldr.w	r2, [r8, #100]	; 0x64
 80049fe:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8004a02:	f8c8 2064 	str.w	r2, [r8, #100]	; 0x64
      SET_BIT(heth->Instance->MACVTR, ETH_MACVTR_EDVLP);
 8004a06:	f8d8 2050 	ldr.w	r2, [r8, #80]	; 0x50
 8004a0a:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8004a0e:	f8c8 2050 	str.w	r2, [r8, #80]	; 0x50
  if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO))
 8004a12:	f014 0810 	ands.w	r8, r4, #16
 8004a16:	d00b      	beq.n	8004a30 <ETH_Prepare_Tx_Descriptors+0x9c>
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXCDESC_MSS, pTxConfig->MaxSegmentSize);
 8004a18:	689d      	ldr	r5, [r3, #8]
 8004a1a:	698a      	ldr	r2, [r1, #24]
 8004a1c:	f425 557f 	bic.w	r5, r5, #16320	; 0x3fc0
 8004a20:	f025 053f 	bic.w	r5, r5, #63	; 0x3f
 8004a24:	432a      	orrs	r2, r5
 8004a26:	609a      	str	r2, [r3, #8]
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_TCMSSV);
 8004a28:	68da      	ldr	r2, [r3, #12]
 8004a2a:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8004a2e:	60da      	str	r2, [r3, #12]
  if((READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG)) || (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO)))
 8004a30:	f014 0c14 	ands.w	ip, r4, #20
 8004a34:	d018      	beq.n	8004a68 <ETH_Prepare_Tx_Descriptors+0xd4>
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_CTXT);
 8004a36:	68da      	ldr	r2, [r3, #12]
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_OWN);
 8004a38:	f042 4540 	orr.w	r5, r2, #3221225472	; 0xc0000000
 8004a3c:	60dd      	str	r5, [r3, #12]
    INCR_TX_DESC_INDEX(descidx, 1);
 8004a3e:	f10e 0501 	add.w	r5, lr, #1
 8004a42:	2d03      	cmp	r5, #3
 8004a44:	bf88      	it	hi
 8004a46:	f1ae 0503 	subhi.w	r5, lr, #3
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8004a4a:	eb00 0c85 	add.w	ip, r0, r5, lsl #2
 8004a4e:	f8dc c018 	ldr.w	ip, [ip, #24]
    if(READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCWBF_OWN) == ETH_DMATXNDESCWBF_OWN)
 8004a52:	f8dc 900c 	ldr.w	r9, [ip, #12]
 8004a56:	f1b9 0f00 	cmp.w	r9, #0
 8004a5a:	da5f      	bge.n	8004b1c <ETH_Prepare_Tx_Descriptors+0x188>
      CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_OWN);
 8004a5c:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8004a60:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004a64:	60da      	str	r2, [r3, #12]
 8004a66:	e7a1      	b.n	80049ac <ETH_Prepare_Tx_Descriptors+0x18>
  uint32_t descidx = dmatxdesclist->CurTxDesc;
 8004a68:	4675      	mov	r5, lr
  descnbr += 1U;
  
  /* Set header or buffer 1 address */
  WRITE_REG(dmatxdesc->DESC0, (uint32_t)txbuffer->buffer);
  /* Set header or buffer 1 Length */
  MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B1L, txbuffer->len);
 8004a6a:	f8d3 9008 	ldr.w	r9, [r3, #8]
  descnbr += 1U;
 8004a6e:	f10c 0c01 	add.w	ip, ip, #1
  WRITE_REG(dmatxdesc->DESC0, (uint32_t)txbuffer->buffer);
 8004a72:	6832      	ldr	r2, [r6, #0]
  MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B1L, txbuffer->len);
 8004a74:	f429 597f 	bic.w	r9, r9, #16320	; 0x3fc0
  WRITE_REG(dmatxdesc->DESC0, (uint32_t)txbuffer->buffer);
 8004a78:	601a      	str	r2, [r3, #0]
  MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B1L, txbuffer->len);
 8004a7a:	f029 093f 	bic.w	r9, r9, #63	; 0x3f
 8004a7e:	6872      	ldr	r2, [r6, #4]
 8004a80:	ea49 0902 	orr.w	r9, r9, r2
  
  if(txbuffer->next != NULL)
 8004a84:	68b2      	ldr	r2, [r6, #8]
  MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B1L, txbuffer->len);
 8004a86:	f8c3 9008 	str.w	r9, [r3, #8]
 8004a8a:	f029 597f 	bic.w	r9, r9, #1069547520	; 0x3fc00000
 8004a8e:	f429 197c 	bic.w	r9, r9, #4128768	; 0x3f0000
  if(txbuffer->next != NULL)
 8004a92:	2a00      	cmp	r2, #0
 8004a94:	d046      	beq.n	8004b24 <ETH_Prepare_Tx_Descriptors+0x190>
  {
    txbuffer = txbuffer->next; 
    /* Set buffer 2 address */
    WRITE_REG(dmatxdesc->DESC1, (uint32_t)txbuffer->buffer);
 8004a96:	6816      	ldr	r6, [r2, #0]
 8004a98:	605e      	str	r6, [r3, #4]
    /* Set buffer 2 Length */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, (txbuffer->len << 16));
 8004a9a:	6856      	ldr	r6, [r2, #4]
 8004a9c:	ea49 4606 	orr.w	r6, r9, r6, lsl #16
 8004aa0:	609e      	str	r6, [r3, #8]
 8004aa2:	68de      	ldr	r6, [r3, #12]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
    /* Set buffer 2 Length */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, 0x0);		
  }
  
  if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO))
 8004aa4:	f1b8 0f00 	cmp.w	r8, #0
 8004aa8:	d044      	beq.n	8004b34 <ETH_Prepare_Tx_Descriptors+0x1a0>
  {
    /* Set TCP Header length */
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_THL, (pTxConfig->TCPHeaderLen << 19));
 8004aaa:	f426 08f0 	bic.w	r8, r6, #7864320	; 0x780000
 8004aae:	6a0e      	ldr	r6, [r1, #32]
 8004ab0:	ea48 48c6 	orr.w	r8, r8, r6, lsl #19
    /* Set TCP payload length */
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TPL, pTxConfig->PayloadLen);	
    /* Set TCP Segmentation Enabled bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TSE);
 8004ab4:	69ce      	ldr	r6, [r1, #28]
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TPL, pTxConfig->PayloadLen);	
 8004ab6:	ea4f 4898 	mov.w	r8, r8, lsr #18
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TSE);
 8004aba:	f446 2680 	orr.w	r6, r6, #262144	; 0x40000
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TPL, pTxConfig->PayloadLen);	
 8004abe:	ea4f 4888 	mov.w	r8, r8, lsl #18
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TSE);
 8004ac2:	ea48 0806 	orr.w	r8, r8, r6
 8004ac6:	f8c3 800c 	str.w	r8, [r3, #12]
    {
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CPC, pTxConfig->CRCPadCtrl);
    }
  }
  
  if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG))
 8004aca:	b12f      	cbz	r7, 8004ad8 <ETH_Prepare_Tx_Descriptors+0x144>
  {
    /* Set Vlan Tag control */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_VTIR, pTxConfig->VlanCtrl);		
 8004acc:	689e      	ldr	r6, [r3, #8]
 8004ace:	f426 4740 	bic.w	r7, r6, #49152	; 0xc000
 8004ad2:	6a8e      	ldr	r6, [r1, #40]	; 0x28
 8004ad4:	433e      	orrs	r6, r7
 8004ad6:	609e      	str	r6, [r3, #8]
  }
  
  /* Mark it as First Descriptor */
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FD);
 8004ad8:	68de      	ldr	r6, [r3, #12]
  /* Mark it as NORMAL descriptor */
  CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CTXT); 
  /* set OWN bit of FIRST descriptor */
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 8004ada:	f026 4780 	bic.w	r7, r6, #1073741824	; 0x40000000
 8004ade:	f047 4720 	orr.w	r7, r7, #2684354560	; 0xa0000000
 8004ae2:	60df      	str	r7, [r3, #12]
  
  /* If source address insertion/replacement is enabled for this packet */
  if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_SAIC))
 8004ae4:	07a7      	lsls	r7, r4, #30
 8004ae6:	d506      	bpl.n	8004af6 <ETH_Prepare_Tx_Descriptors+0x162>
  {
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_SAIC, pTxConfig->SrcAddrCtrl);
 8004ae8:	68cc      	ldr	r4, [r1, #12]
 8004aea:	f026 4687 	bic.w	r6, r6, #1132462080	; 0x43800000
 8004aee:	f044 4420 	orr.w	r4, r4, #2684354560	; 0xa0000000
 8004af2:	4334      	orrs	r4, r6
 8004af4:	60dc      	str	r4, [r3, #12]
    txbuffer = (struct __ETH_BufferTypeDef *)txbuffer->next;
    
    /* Set header or buffer 1 address */
    WRITE_REG(dmatxdesc->DESC0, (uint32_t)txbuffer->buffer);
    /* Set header or buffer 1 Length */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B1L, txbuffer->len);
 8004af6:	4e52      	ldr	r6, [pc, #328]	; (8004c40 <ETH_Prepare_Tx_Descriptors+0x2ac>)
  while (txbuffer->next != NULL)
 8004af8:	6894      	ldr	r4, [r2, #8]
 8004afa:	bbb4      	cbnz	r4, 8004b6a <ETH_Prepare_Tx_Descriptors+0x1d6>
 8004afc:	689a      	ldr	r2, [r3, #8]
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
    /* Mark it as NORMAL descriptor */
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CTXT);
  }
  
  if(ItMode != ((uint32_t)RESET))
 8004afe:	f1bb 0f00 	cmp.w	fp, #0
 8004b02:	f000 8099 	beq.w	8004c38 <ETH_Prepare_Tx_Descriptors+0x2a4>
  {
    /* Set Interrupt on completition bit */
    SET_BIT(dmatxdesc->DESC2, ETH_DMATXNDESCRF_IOC);     
 8004b06:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
  }
  else
  {    
    /* Clear Interrupt on completition bit */
    CLEAR_BIT(dmatxdesc->DESC2, ETH_DMATXNDESCRF_IOC); 
 8004b0a:	609a      	str	r2, [r3, #8]
  }
      
  /* Mark it as LAST descriptor */
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_LD); 
 8004b0c:	68da      	ldr	r2, [r3, #12]
 8004b0e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8004b12:	60da      	str	r2, [r3, #12]
  
  dmatxdesclist->CurTxDesc = descidx;
 8004b14:	6285      	str	r5, [r0, #40]	; 0x28
  
  /* Return function status */
  return HAL_ETH_ERROR_NONE;
 8004b16:	2000      	movs	r0, #0
}
 8004b18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004b1c:	4663      	mov	r3, ip
    descnbr += 1U;
 8004b1e:	f04f 0c01 	mov.w	ip, #1
 8004b22:	e7a2      	b.n	8004a6a <ETH_Prepare_Tx_Descriptors+0xd6>
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 8004b24:	711a      	strb	r2, [r3, #4]
 8004b26:	715a      	strb	r2, [r3, #5]
 8004b28:	719a      	strb	r2, [r3, #6]
 8004b2a:	71da      	strb	r2, [r3, #7]
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, 0x0);		
 8004b2c:	4632      	mov	r2, r6
 8004b2e:	f8c3 9008 	str.w	r9, [r3, #8]
 8004b32:	e7b6      	b.n	8004aa2 <ETH_Prepare_Tx_Descriptors+0x10e>
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FL, pTxConfig->Length);
 8004b34:	f426 48ff 	bic.w	r8, r6, #32640	; 0x7f80
 8004b38:	684e      	ldr	r6, [r1, #4]
    if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM))
 8004b3a:	f014 0f01 	tst.w	r4, #1
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FL, pTxConfig->Length);
 8004b3e:	f028 087f 	bic.w	r8, r8, #127	; 0x7f
 8004b42:	ea48 0606 	orr.w	r6, r8, r6
 8004b46:	60de      	str	r6, [r3, #12]
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CIC, pTxConfig->ChecksumCtrl);
 8004b48:	bf1f      	itttt	ne
 8004b4a:	f426 3840 	bicne.w	r8, r6, #196608	; 0x30000
 8004b4e:	694e      	ldrne	r6, [r1, #20]
 8004b50:	ea48 0606 	orrne.w	r6, r8, r6
 8004b54:	60de      	strne	r6, [r3, #12]
    if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CRCPAD))
 8004b56:	06a6      	lsls	r6, r4, #26
 8004b58:	d5b7      	bpl.n	8004aca <ETH_Prepare_Tx_Descriptors+0x136>
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CPC, pTxConfig->CRCPadCtrl);
 8004b5a:	68de      	ldr	r6, [r3, #12]
 8004b5c:	f026 6840 	bic.w	r8, r6, #201326592	; 0xc000000
 8004b60:	690e      	ldr	r6, [r1, #16]
 8004b62:	ea48 0606 	orr.w	r6, r8, r6
 8004b66:	60de      	str	r6, [r3, #12]
 8004b68:	e7af      	b.n	8004aca <ETH_Prepare_Tx_Descriptors+0x136>
    INCR_TX_DESC_INDEX(descidx, 1);
 8004b6a:	1c6f      	adds	r7, r5, #1
 8004b6c:	2f03      	cmp	r7, #3
 8004b6e:	bf88      	it	hi
 8004b70:	1eef      	subhi	r7, r5, #3
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8004b72:	eb00 0387 	add.w	r3, r0, r7, lsl #2
 8004b76:	699b      	ldr	r3, [r3, #24]
    if(READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN) == ETH_DMATXNDESCRF_OWN)
 8004b78:	f8d3 800c 	ldr.w	r8, [r3, #12]
 8004b7c:	f1b8 0f00 	cmp.w	r8, #0
 8004b80:	da15      	bge.n	8004bae <ETH_Prepare_Tx_Descriptors+0x21a>
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8004b82:	f8da 1018 	ldr.w	r1, [sl, #24]
      for(idx = 0; idx < descnbr; idx ++)
 8004b86:	2200      	movs	r2, #0
 8004b88:	4594      	cmp	ip, r2
 8004b8a:	f43f af0f 	beq.w	80049ac <ETH_Prepare_Tx_Descriptors+0x18>
        CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 8004b8e:	68cb      	ldr	r3, [r1, #12]
      for(idx = 0; idx < descnbr; idx ++)
 8004b90:	3201      	adds	r2, #1
        CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 8004b92:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004b96:	60cb      	str	r3, [r1, #12]
        INCR_TX_DESC_INDEX(descidx, 1);
 8004b98:	f10e 0301 	add.w	r3, lr, #1
 8004b9c:	2b03      	cmp	r3, #3
 8004b9e:	bf88      	it	hi
 8004ba0:	f1ae 0303 	subhi.w	r3, lr, #3
        dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8004ba4:	eb00 0183 	add.w	r1, r0, r3, lsl #2
      for(idx = 0; idx < descnbr; idx ++)
 8004ba8:	469e      	mov	lr, r3
        dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8004baa:	6989      	ldr	r1, [r1, #24]
 8004bac:	e7ec      	b.n	8004b88 <ETH_Prepare_Tx_Descriptors+0x1f4>
    WRITE_REG(dmatxdesc->DESC0, (uint32_t)txbuffer->buffer);
 8004bae:	6822      	ldr	r2, [r4, #0]
    descnbr += 1U;
 8004bb0:	f10c 0c01 	add.w	ip, ip, #1
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B1L, txbuffer->len);
 8004bb4:	f8d3 9008 	ldr.w	r9, [r3, #8]
    WRITE_REG(dmatxdesc->DESC0, (uint32_t)txbuffer->buffer);
 8004bb8:	601a      	str	r2, [r3, #0]
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B1L, txbuffer->len);
 8004bba:	ea09 0906 	and.w	r9, r9, r6
 8004bbe:	6862      	ldr	r2, [r4, #4]
 8004bc0:	ea49 0902 	orr.w	r9, r9, r2
    if (txbuffer->next != NULL)
 8004bc4:	68a2      	ldr	r2, [r4, #8]
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B1L, txbuffer->len);
 8004bc6:	f8c3 9008 	str.w	r9, [r3, #8]
 8004bca:	f029 597f 	bic.w	r9, r9, #1069547520	; 0x3fc00000
 8004bce:	f429 197c 	bic.w	r9, r9, #4128768	; 0x3f0000
    if (txbuffer->next != NULL)
 8004bd2:	b1d2      	cbz	r2, 8004c0a <ETH_Prepare_Tx_Descriptors+0x276>
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, (txbuffer->len << 16));
 8004bd4:	6855      	ldr	r5, [r2, #4]
      WRITE_REG(dmatxdesc->DESC1, (uint32_t)txbuffer->buffer);
 8004bd6:	6814      	ldr	r4, [r2, #0]
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, (txbuffer->len << 16));
 8004bd8:	ea49 4505 	orr.w	r5, r9, r5, lsl #16
      WRITE_REG(dmatxdesc->DESC1, (uint32_t)txbuffer->buffer);
 8004bdc:	605c      	str	r4, [r3, #4]
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, (txbuffer->len << 16));
 8004bde:	609d      	str	r5, [r3, #8]
    if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO))
 8004be0:	680d      	ldr	r5, [r1, #0]
 8004be2:	06ec      	lsls	r4, r5, #27
 8004be4:	d519      	bpl.n	8004c1a <ETH_Prepare_Tx_Descriptors+0x286>
      SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TSE);
 8004be6:	69cc      	ldr	r4, [r1, #28]
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TPL, pTxConfig->PayloadLen);	
 8004be8:	ea4f 4898 	mov.w	r8, r8, lsr #18
      SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TSE);
 8004bec:	f444 2480 	orr.w	r4, r4, #262144	; 0x40000
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TPL, pTxConfig->PayloadLen);	
 8004bf0:	ea4f 4888 	mov.w	r8, r8, lsl #18
        MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CIC, pTxConfig->ChecksumCtrl);
 8004bf4:	ea48 0404 	orr.w	r4, r8, r4
 8004bf8:	60dc      	str	r4, [r3, #12]
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 8004bfa:	68dc      	ldr	r4, [r3, #12]
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CTXT);
 8004bfc:	463d      	mov	r5, r7
 8004bfe:	f024 4480 	bic.w	r4, r4, #1073741824	; 0x40000000
 8004c02:	f044 4400 	orr.w	r4, r4, #2147483648	; 0x80000000
 8004c06:	60dc      	str	r4, [r3, #12]
 8004c08:	e776      	b.n	8004af8 <ETH_Prepare_Tx_Descriptors+0x164>
      WRITE_REG(dmatxdesc->DESC1, 0x0);
 8004c0a:	711a      	strb	r2, [r3, #4]
 8004c0c:	715a      	strb	r2, [r3, #5]
 8004c0e:	719a      	strb	r2, [r3, #6]
 8004c10:	71da      	strb	r2, [r3, #7]
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, 0x0);		
 8004c12:	4622      	mov	r2, r4
 8004c14:	f8c3 9008 	str.w	r9, [r3, #8]
 8004c18:	e7e2      	b.n	8004be0 <ETH_Prepare_Tx_Descriptors+0x24c>
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FL, pTxConfig->Length);  
 8004c1a:	f428 48ff 	bic.w	r8, r8, #32640	; 0x7f80
 8004c1e:	684c      	ldr	r4, [r1, #4]
 8004c20:	f028 087f 	bic.w	r8, r8, #127	; 0x7f
 8004c24:	ea48 0804 	orr.w	r8, r8, r4
      if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM))
 8004c28:	07ec      	lsls	r4, r5, #31
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FL, pTxConfig->Length);  
 8004c2a:	f8c3 800c 	str.w	r8, [r3, #12]
      if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM))
 8004c2e:	d5e4      	bpl.n	8004bfa <ETH_Prepare_Tx_Descriptors+0x266>
        MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CIC, pTxConfig->ChecksumCtrl);
 8004c30:	f428 3840 	bic.w	r8, r8, #196608	; 0x30000
 8004c34:	694c      	ldr	r4, [r1, #20]
 8004c36:	e7dd      	b.n	8004bf4 <ETH_Prepare_Tx_Descriptors+0x260>
    CLEAR_BIT(dmatxdesc->DESC2, ETH_DMATXNDESCRF_IOC); 
 8004c38:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8004c3c:	e765      	b.n	8004b0a <ETH_Prepare_Tx_Descriptors+0x176>
 8004c3e:	bf00      	nop
 8004c40:	ffffc000 	.word	0xffffc000

08004c44 <HAL_ETH_DescAssignMemory>:
  if((pBuffer1 == NULL) || (Index >= ETH_RX_DESC_CNT))
 8004c44:	b10a      	cbz	r2, 8004c4a <HAL_ETH_DescAssignMemory+0x6>
 8004c46:	2903      	cmp	r1, #3
 8004c48:	d903      	bls.n	8004c52 <HAL_ETH_DescAssignMemory+0xe>
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 8004c4a:	2301      	movs	r3, #1
 8004c4c:	6543      	str	r3, [r0, #84]	; 0x54
    return HAL_ERROR;
 8004c4e:	4618      	mov	r0, r3
 8004c50:	4770      	bx	lr
  ETH_DMADescTypeDef *dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[Index]; 
 8004c52:	eb00 0081 	add.w	r0, r0, r1, lsl #2
 8004c56:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
  WRITE_REG(dmarxdesc->DESC0, (uint32_t)pBuffer1);
 8004c58:	600a      	str	r2, [r1, #0]
  WRITE_REG(dmarxdesc->BackupAddr0, (uint32_t)pBuffer1);
 8004c5a:	610a      	str	r2, [r1, #16]
  SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_BUF1V);
 8004c5c:	68ca      	ldr	r2, [r1, #12]
 8004c5e:	f042 7080 	orr.w	r0, r2, #16777216	; 0x1000000
 8004c62:	60c8      	str	r0, [r1, #12]
  if(pBuffer2 != NULL)
 8004c64:	b123      	cbz	r3, 8004c70 <HAL_ETH_DescAssignMemory+0x2c>
    SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_BUF2V);
 8004c66:	f042 7240 	orr.w	r2, r2, #50331648	; 0x3000000
    WRITE_REG(dmarxdesc->DESC2, (uint32_t)pBuffer2);
 8004c6a:	608b      	str	r3, [r1, #8]
    WRITE_REG(dmarxdesc->BackupAddr1, (uint32_t)pBuffer2);
 8004c6c:	614b      	str	r3, [r1, #20]
    SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_BUF2V);
 8004c6e:	60ca      	str	r2, [r1, #12]
  SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_OWN);
 8004c70:	68cb      	ldr	r3, [r1, #12]
  return HAL_OK;
 8004c72:	2000      	movs	r0, #0
  SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_OWN);
 8004c74:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004c78:	60cb      	str	r3, [r1, #12]
}
 8004c7a:	4770      	bx	lr

08004c7c <HAL_ETH_Start>:
  if(heth->gState == HAL_ETH_STATE_READY)
 8004c7c:	f890 2051 	ldrb.w	r2, [r0, #81]	; 0x51
 8004c80:	b2d2      	uxtb	r2, r2
 8004c82:	2a10      	cmp	r2, #16
{
 8004c84:	b510      	push	{r4, lr}
  if(heth->gState == HAL_ETH_STATE_READY)
 8004c86:	d12a      	bne.n	8004cde <HAL_ETH_Start+0x62>
    heth->gState = HAL_ETH_STATE_BUSY;
 8004c88:	2323      	movs	r3, #35	; 0x23
    SET_BIT(heth->Instance->DMACTCR, ETH_DMACTCR_ST); 
 8004c8a:	f241 1404 	movw	r4, #4356	; 0x1104
    heth->gState = HAL_ETH_STATE_BUSY;
 8004c8e:	f880 3051 	strb.w	r3, [r0, #81]	; 0x51
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 8004c92:	6803      	ldr	r3, [r0, #0]
 8004c94:	6819      	ldr	r1, [r3, #0]
 8004c96:	f041 0102 	orr.w	r1, r1, #2
 8004c9a:	6019      	str	r1, [r3, #0]
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 8004c9c:	6819      	ldr	r1, [r3, #0]
 8004c9e:	f041 0101 	orr.w	r1, r1, #1
 8004ca2:	6019      	str	r1, [r3, #0]
    SET_BIT(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_FTQ);
 8004ca4:	f8d3 1d00 	ldr.w	r1, [r3, #3328]	; 0xd00
 8004ca8:	f041 0101 	orr.w	r1, r1, #1
 8004cac:	f8c3 1d00 	str.w	r1, [r3, #3328]	; 0xd00
    SET_BIT(heth->Instance->DMACTCR, ETH_DMACTCR_ST); 
 8004cb0:	5919      	ldr	r1, [r3, r4]
 8004cb2:	f041 0101 	orr.w	r1, r1, #1
 8004cb6:	5119      	str	r1, [r3, r4]
    SET_BIT(heth->Instance->DMACRCR, ETH_DMACRCR_SR); 
 8004cb8:	f241 1408 	movw	r4, #4360	; 0x1108
 8004cbc:	5919      	ldr	r1, [r3, r4]
 8004cbe:	f041 0101 	orr.w	r1, r1, #1
 8004cc2:	5119      	str	r1, [r3, r4]
    heth->Instance->DMACSR |= (ETH_DMACSR_TPS | ETH_DMACSR_RPS);
 8004cc4:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 8004cc8:	6819      	ldr	r1, [r3, #0]
 8004cca:	f441 7181 	orr.w	r1, r1, #258	; 0x102
 8004cce:	6019      	str	r1, [r3, #0]
    heth->RxState = HAL_ETH_STATE_BUSY_RX;
 8004cd0:	2322      	movs	r3, #34	; 0x22
    heth->gState = HAL_ETH_STATE_READY;
 8004cd2:	f880 2051 	strb.w	r2, [r0, #81]	; 0x51
    heth->RxState = HAL_ETH_STATE_BUSY_RX;
 8004cd6:	f880 3052 	strb.w	r3, [r0, #82]	; 0x52
    return HAL_OK;
 8004cda:	2000      	movs	r0, #0
 8004cdc:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8004cde:	2001      	movs	r0, #1
}
 8004ce0:	bd10      	pop	{r4, pc}

08004ce2 <HAL_ETH_Transmit>:
{
 8004ce2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ce4:	4604      	mov	r4, r0
 8004ce6:	4615      	mov	r5, r2
  if(pTxConfig == NULL)
 8004ce8:	b929      	cbnz	r1, 8004cf6 <HAL_ETH_Transmit+0x14>
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 8004cea:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8004cec:	f043 0301 	orr.w	r3, r3, #1
      heth->ErrorCode |= HAL_ETH_ERROR_BUSY;
 8004cf0:	6563      	str	r3, [r4, #84]	; 0x54
    return HAL_ERROR; 
 8004cf2:	2001      	movs	r0, #1
}
 8004cf4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if(heth->gState == HAL_ETH_STATE_READY)
 8004cf6:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 8004cfa:	2b10      	cmp	r3, #16
 8004cfc:	d1f9      	bne.n	8004cf2 <HAL_ETH_Transmit+0x10>
    if (ETH_Prepare_Tx_Descriptors(heth, pTxConfig, 0) != HAL_ETH_ERROR_NONE)
 8004cfe:	2200      	movs	r2, #0
 8004d00:	f7ff fe48 	bl	8004994 <ETH_Prepare_Tx_Descriptors>
 8004d04:	b118      	cbz	r0, 8004d0e <HAL_ETH_Transmit+0x2c>
      heth->ErrorCode |= HAL_ETH_ERROR_BUSY;
 8004d06:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8004d08:	f043 0302 	orr.w	r3, r3, #2
 8004d0c:	e7f0      	b.n	8004cf0 <HAL_ETH_Transmit+0xe>
    dmatxdesc = (ETH_DMADescTypeDef *)(&heth->TxDescList)->TxDesc[heth->TxDescList.CurTxDesc];
 8004d0e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8004d10:	1d9a      	adds	r2, r3, #6
 8004d12:	f854 6022 	ldr.w	r6, [r4, r2, lsl #2]
    INCR_TX_DESC_INDEX(heth->TxDescList.CurTxDesc, 1);
 8004d16:	1c5a      	adds	r2, r3, #1
 8004d18:	2a03      	cmp	r2, #3
 8004d1a:	bf8a      	itet	hi
 8004d1c:	3b03      	subhi	r3, #3
 8004d1e:	62a2      	strls	r2, [r4, #40]	; 0x28
 8004d20:	62a3      	strhi	r3, [r4, #40]	; 0x28
    WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t)(heth->TxDescList.TxDesc[heth->TxDescList.CurTxDesc]));
 8004d22:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8004d24:	6823      	ldr	r3, [r4, #0]
 8004d26:	3206      	adds	r2, #6
 8004d28:	f503 5389 	add.w	r3, r3, #4384	; 0x1120
 8004d2c:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8004d30:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8004d32:	f7fe fca5 	bl	8003680 <HAL_GetTick>
 8004d36:	4607      	mov	r7, r0
    while((dmatxdesc->DESC3 & ETH_DMATXNDESCWBF_OWN) != (uint32_t)RESET)
 8004d38:	68f2      	ldr	r2, [r6, #12]
 8004d3a:	2a00      	cmp	r2, #0
 8004d3c:	db04      	blt.n	8004d48 <HAL_ETH_Transmit+0x66>
    heth->gState = HAL_ETH_STATE_READY;
 8004d3e:	2310      	movs	r3, #16
    return HAL_OK;
 8004d40:	2000      	movs	r0, #0
    heth->gState = HAL_ETH_STATE_READY;
 8004d42:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
    return HAL_OK;
 8004d46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((heth->Instance->DMACSR & ETH_DMACSR_FBE) != (uint32_t)RESET)
 8004d48:	6823      	ldr	r3, [r4, #0]
 8004d4a:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 8004d4e:	6819      	ldr	r1, [r3, #0]
 8004d50:	04c9      	lsls	r1, r1, #19
 8004d52:	d509      	bpl.n	8004d68 <HAL_ETH_Transmit+0x86>
        heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 8004d54:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8004d56:	f042 0208 	orr.w	r2, r2, #8
 8004d5a:	6562      	str	r2, [r4, #84]	; 0x54
        heth->DMAErrorCode = heth->Instance->DMACSR;
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	65a3      	str	r3, [r4, #88]	; 0x58
        heth->gState = HAL_ETH_STATE_ERROR;
 8004d60:	23e0      	movs	r3, #224	; 0xe0
          heth->gState = HAL_ETH_STATE_READY;
 8004d62:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
 8004d66:	e7c4      	b.n	8004cf2 <HAL_ETH_Transmit+0x10>
      if(Timeout != HAL_MAX_DELAY)
 8004d68:	1c6b      	adds	r3, r5, #1
 8004d6a:	d0e6      	beq.n	8004d3a <HAL_ETH_Transmit+0x58>
        if(((HAL_GetTick() - tickstart ) > Timeout) || (Timeout == 0U))
 8004d6c:	f7fe fc88 	bl	8003680 <HAL_GetTick>
 8004d70:	1bc0      	subs	r0, r0, r7
 8004d72:	4285      	cmp	r5, r0
 8004d74:	d301      	bcc.n	8004d7a <HAL_ETH_Transmit+0x98>
 8004d76:	2d00      	cmp	r5, #0
 8004d78:	d1de      	bne.n	8004d38 <HAL_ETH_Transmit+0x56>
          heth->ErrorCode |= HAL_ETH_ERROR_TIMEOUT;
 8004d7a:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8004d7c:	f043 0304 	orr.w	r3, r3, #4
 8004d80:	6563      	str	r3, [r4, #84]	; 0x54
          heth->gState = HAL_ETH_STATE_READY;
 8004d82:	2310      	movs	r3, #16
 8004d84:	e7ed      	b.n	8004d62 <HAL_ETH_Transmit+0x80>

08004d86 <HAL_ETH_IsRxDataAvailable>:
{
 8004d86:	b5f0      	push	{r4, r5, r6, r7, lr}
  if(dmarxdesclist->AppDescNbr != 0)
 8004d88:	6c45      	ldr	r5, [r0, #68]	; 0x44
 8004d8a:	b96d      	cbnz	r5, 8004da8 <HAL_ETH_IsRxDataAvailable+0x22>
  uint32_t descidx = dmarxdesclist->CurRxDesc;
 8004d8c:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
  ETH_DMADescTypeDef *dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 8004d8e:	462a      	mov	r2, r5
 8004d90:	4629      	mov	r1, r5
 8004d92:	2605      	movs	r6, #5
 8004d94:	eb00 0384 	add.w	r3, r0, r4, lsl #2
 8004d98:	6adf      	ldr	r7, [r3, #44]	; 0x2c
  while((READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_OWN) == (uint32_t)RESET) && (descscancnt < ETH_RX_DESC_CNT))
 8004d9a:	68ff      	ldr	r7, [r7, #12]
 8004d9c:	2f00      	cmp	r7, #0
 8004d9e:	da1b      	bge.n	8004dd8 <HAL_ETH_IsRxDataAvailable+0x52>
  if(appdesccnt > 0)
 8004da0:	2900      	cmp	r1, #0
 8004da2:	d13b      	bne.n	8004e1c <HAL_ETH_IsRxDataAvailable+0x96>
  dmarxdesclist->AppDescNbr = 0U;  
 8004da4:	2300      	movs	r3, #0
 8004da6:	6443      	str	r3, [r0, #68]	; 0x44
    return 0;
 8004da8:	2000      	movs	r0, #0
}
 8004daa:	bdf0      	pop	{r4, r5, r6, r7, pc}
    else if(READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_FD) != (uint32_t)RESET)
 8004dac:	00bf      	lsls	r7, r7, #2
 8004dae:	d50a      	bpl.n	8004dc6 <HAL_ETH_IsRxDataAvailable+0x40>
      INCR_RX_DESC_INDEX(descidx, 1U);
 8004db0:	2b03      	cmp	r3, #3
      appdesccnt = 1U;
 8004db2:	f04f 0101 	mov.w	r1, #1
      INCR_RX_DESC_INDEX(descidx, 1U);
 8004db6:	bf88      	it	hi
 8004db8:	1ee3      	subhi	r3, r4, #3
      dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];  
 8004dba:	eb00 0283 	add.w	r2, r0, r3, lsl #2
 8004dbe:	6ad7      	ldr	r7, [r2, #44]	; 0x2c
 8004dc0:	4622      	mov	r2, r4
  ETH_DMADescTypeDef *dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 8004dc2:	461c      	mov	r4, r3
 8004dc4:	e7e9      	b.n	8004d9a <HAL_ETH_IsRxDataAvailable+0x14>
      INCR_RX_DESC_INDEX(descidx, 1U);
 8004dc6:	2b03      	cmp	r3, #3
      appdesccnt += 1U;
 8004dc8:	f101 0101 	add.w	r1, r1, #1
      INCR_RX_DESC_INDEX(descidx, 1U);
 8004dcc:	bf88      	it	hi
 8004dce:	1ee3      	subhi	r3, r4, #3
      dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];            
 8004dd0:	eb00 0483 	add.w	r4, r0, r3, lsl #2
 8004dd4:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8004dd6:	e7f4      	b.n	8004dc2 <HAL_ETH_IsRxDataAvailable+0x3c>
  while((READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_OWN) == (uint32_t)RESET) && (descscancnt < ETH_RX_DESC_CNT))
 8004dd8:	3e01      	subs	r6, #1
 8004dda:	d0e1      	beq.n	8004da0 <HAL_ETH_IsRxDataAvailable+0x1a>
    if(READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_LD) != (uint32_t)RESET) 
 8004ddc:	f017 5f80 	tst.w	r7, #268435456	; 0x10000000
 8004de0:	f104 0301 	add.w	r3, r4, #1
 8004de4:	d0e2      	beq.n	8004dac <HAL_ETH_IsRxDataAvailable+0x26>
      appdesccnt += 1U;
 8004de6:	3101      	adds	r1, #1
      if(appdesccnt == 1)
 8004de8:	2901      	cmp	r1, #1
 8004dea:	bf08      	it	eq
 8004dec:	4622      	moveq	r2, r4
      INCR_RX_DESC_INDEX(descidx, 1); 
 8004dee:	2b03      	cmp	r3, #3
 8004df0:	bf88      	it	hi
 8004df2:	1ee3      	subhi	r3, r4, #3
      dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];  
 8004df4:	eb00 0483 	add.w	r4, r0, r3, lsl #2
      if((READ_BIT(dmarxdesc->DESC3,  ETH_DMARXNDESCWBF_OWN)  == (uint32_t)RESET) && 
 8004df8:	6ae4      	ldr	r4, [r4, #44]	; 0x2c
 8004dfa:	68e4      	ldr	r4, [r4, #12]
 8004dfc:	2c00      	cmp	r4, #0
 8004dfe:	db08      	blt.n	8004e12 <HAL_ETH_IsRxDataAvailable+0x8c>
 8004e00:	0064      	lsls	r4, r4, #1
 8004e02:	d506      	bpl.n	8004e12 <HAL_ETH_IsRxDataAvailable+0x8c>
        dmarxdesclist->AppContextDesc = 1;
 8004e04:	2401      	movs	r4, #1
 8004e06:	6484      	str	r4, [r0, #72]	; 0x48
        INCR_RX_DESC_INDEX(descidx, 1); 
 8004e08:	191c      	adds	r4, r3, r4
 8004e0a:	2c03      	cmp	r4, #3
 8004e0c:	bf8c      	ite	hi
 8004e0e:	3b03      	subhi	r3, #3
 8004e10:	4623      	movls	r3, r4
      dmarxdesclist->CurRxDesc = descidx;
 8004e12:	63c3      	str	r3, [r0, #60]	; 0x3c
      dmarxdesclist->FirstAppDesc = firstappdescidx;
 8004e14:	6402      	str	r2, [r0, #64]	; 0x40
      dmarxdesclist->AppDescNbr = appdesccnt;
 8004e16:	6441      	str	r1, [r0, #68]	; 0x44
      return 1;
 8004e18:	2001      	movs	r0, #1
 8004e1a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 8004e1c:	eb00 0382 	add.w	r3, r0, r2, lsl #2
      WRITE_REG(dmarxdesc->DESC3, ETH_DMARXNDESCRF_BUF1V);
 8004e20:	2400      	movs	r4, #0
 8004e22:	f04f 0e01 	mov.w	lr, #1
        SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_BUF2V);
 8004e26:	f04f 0c03 	mov.w	ip, #3
    dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 8004e2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
      WRITE_REG(dmarxdesc->DESC0, dmarxdesc->BackupAddr0);
 8004e2c:	691e      	ldr	r6, [r3, #16]
      WRITE_REG(dmarxdesc->DESC3, ETH_DMARXNDESCRF_BUF1V);
 8004e2e:	731c      	strb	r4, [r3, #12]
      WRITE_REG(dmarxdesc->DESC0, dmarxdesc->BackupAddr0);
 8004e30:	601e      	str	r6, [r3, #0]
      if (READ_REG(dmarxdesc->BackupAddr1) != ((uint32_t)RESET))
 8004e32:	695e      	ldr	r6, [r3, #20]
      WRITE_REG(dmarxdesc->DESC3, ETH_DMARXNDESCRF_BUF1V);
 8004e34:	735c      	strb	r4, [r3, #13]
 8004e36:	739c      	strb	r4, [r3, #14]
 8004e38:	f883 e00f 	strb.w	lr, [r3, #15]
      if (READ_REG(dmarxdesc->BackupAddr1) != ((uint32_t)RESET))
 8004e3c:	b116      	cbz	r6, 8004e44 <HAL_ETH_IsRxDataAvailable+0xbe>
        WRITE_REG(dmarxdesc->DESC2, dmarxdesc->BackupAddr1);
 8004e3e:	609e      	str	r6, [r3, #8]
        SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_BUF2V);
 8004e40:	f883 c00f 	strb.w	ip, [r3, #15]
      SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_OWN);
 8004e44:	68de      	ldr	r6, [r3, #12]
 8004e46:	f046 4700 	orr.w	r7, r6, #2147483648	; 0x80000000
 8004e4a:	60df      	str	r7, [r3, #12]
      if(dmarxdesclist->ItMode != ((uint32_t)RESET))
 8004e4c:	6cc7      	ldr	r7, [r0, #76]	; 0x4c
 8004e4e:	b117      	cbz	r7, 8004e56 <HAL_ETH_IsRxDataAvailable+0xd0>
        SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_IOC);
 8004e50:	f046 4640 	orr.w	r6, r6, #3221225472	; 0xc0000000
 8004e54:	60de      	str	r6, [r3, #12]
      INCR_RX_DESC_INDEX(descidx, 1);
 8004e56:	1c53      	adds	r3, r2, #1
    for(descscancnt = 0; descscancnt < appdesccnt; descscancnt++)
 8004e58:	3501      	adds	r5, #1
      INCR_RX_DESC_INDEX(descidx, 1);
 8004e5a:	2b03      	cmp	r3, #3
 8004e5c:	bf8c      	ite	hi
 8004e5e:	3a03      	subhi	r2, #3
 8004e60:	461a      	movls	r2, r3
    for(descscancnt = 0; descscancnt < appdesccnt; descscancnt++)
 8004e62:	42a9      	cmp	r1, r5
      dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx]; 
 8004e64:	eb00 0382 	add.w	r3, r0, r2, lsl #2
 8004e68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    for(descscancnt = 0; descscancnt < appdesccnt; descscancnt++)
 8004e6a:	d1df      	bne.n	8004e2c <HAL_ETH_IsRxDataAvailable+0xa6>
 8004e6c:	e79a      	b.n	8004da4 <HAL_ETH_IsRxDataAvailable+0x1e>

08004e6e <HAL_ETH_TxCpltCallback>:
 8004e6e:	4770      	bx	lr

08004e70 <HAL_ETH_RxCpltCallback>:
 8004e70:	4770      	bx	lr

08004e72 <HAL_ETH_DMAErrorCallback>:
 8004e72:	4770      	bx	lr

08004e74 <HAL_ETH_MACErrorCallback>:
 8004e74:	4770      	bx	lr

08004e76 <HAL_ETH_PMTCallback>:
 8004e76:	4770      	bx	lr

08004e78 <HAL_ETH_EEECallback>:
 8004e78:	4770      	bx	lr

08004e7a <HAL_ETH_WakeUpCallback>:
{
 8004e7a:	4770      	bx	lr

08004e7c <HAL_ETH_IRQHandler>:
  if (__HAL_ETH_DMA_GET_IT(heth, ETH_DMACSR_RI))
 8004e7c:	6803      	ldr	r3, [r0, #0]
 8004e7e:	f503 528b 	add.w	r2, r3, #4448	; 0x1160
 8004e82:	6812      	ldr	r2, [r2, #0]
 8004e84:	0652      	lsls	r2, r2, #25
{
 8004e86:	b510      	push	{r4, lr}
 8004e88:	4604      	mov	r4, r0
  if (__HAL_ETH_DMA_GET_IT(heth, ETH_DMACSR_RI))
 8004e8a:	d511      	bpl.n	8004eb0 <HAL_ETH_IRQHandler+0x34>
    if(__HAL_ETH_DMA_GET_IT_SOURCE(heth, ETH_DMACIER_RIE)) 
 8004e8c:	f241 1234 	movw	r2, #4404	; 0x1134
 8004e90:	589b      	ldr	r3, [r3, r2]
 8004e92:	0659      	lsls	r1, r3, #25
 8004e94:	d50c      	bpl.n	8004eb0 <HAL_ETH_IRQHandler+0x34>
      if(HAL_ETH_IsRxDataAvailable(heth) == 1)
 8004e96:	f7ff ff76 	bl	8004d86 <HAL_ETH_IsRxDataAvailable>
 8004e9a:	2801      	cmp	r0, #1
 8004e9c:	d102      	bne.n	8004ea4 <HAL_ETH_IRQHandler+0x28>
        HAL_ETH_RxCpltCallback(heth);
 8004e9e:	4620      	mov	r0, r4
 8004ea0:	f7ff ffe6 	bl	8004e70 <HAL_ETH_RxCpltCallback>
      __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMACSR_RI | ETH_DMACSR_NIS);
 8004ea4:	6823      	ldr	r3, [r4, #0]
 8004ea6:	f248 0240 	movw	r2, #32832	; 0x8040
 8004eaa:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 8004eae:	601a      	str	r2, [r3, #0]
  if (__HAL_ETH_DMA_GET_IT(heth, ETH_DMACSR_TI))
 8004eb0:	6823      	ldr	r3, [r4, #0]
 8004eb2:	f503 528b 	add.w	r2, r3, #4448	; 0x1160
 8004eb6:	6812      	ldr	r2, [r2, #0]
 8004eb8:	07d2      	lsls	r2, r2, #31
 8004eba:	d50d      	bpl.n	8004ed8 <HAL_ETH_IRQHandler+0x5c>
    if(__HAL_ETH_DMA_GET_IT_SOURCE(heth, ETH_DMACIER_TIE)) 
 8004ebc:	f241 1234 	movw	r2, #4404	; 0x1134
 8004ec0:	589b      	ldr	r3, [r3, r2]
 8004ec2:	07d8      	lsls	r0, r3, #31
 8004ec4:	d508      	bpl.n	8004ed8 <HAL_ETH_IRQHandler+0x5c>
      HAL_ETH_TxCpltCallback(heth);
 8004ec6:	4620      	mov	r0, r4
 8004ec8:	f7ff ffd1 	bl	8004e6e <HAL_ETH_TxCpltCallback>
      __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMACSR_TI | ETH_DMACSR_NIS);
 8004ecc:	6823      	ldr	r3, [r4, #0]
 8004ece:	f248 0201 	movw	r2, #32769	; 0x8001
 8004ed2:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 8004ed6:	601a      	str	r2, [r3, #0]
  if(__HAL_ETH_DMA_GET_IT(heth, ETH_DMACSR_AIS))
 8004ed8:	6822      	ldr	r2, [r4, #0]
 8004eda:	f502 538b 	add.w	r3, r2, #4448	; 0x1160
 8004ede:	6819      	ldr	r1, [r3, #0]
 8004ee0:	0449      	lsls	r1, r1, #17
 8004ee2:	d51d      	bpl.n	8004f20 <HAL_ETH_IRQHandler+0xa4>
    if(__HAL_ETH_DMA_GET_IT_SOURCE(heth, ETH_DMACIER_AIE))
 8004ee4:	f241 1134 	movw	r1, #4404	; 0x1134
 8004ee8:	5850      	ldr	r0, [r2, r1]
 8004eea:	0440      	lsls	r0, r0, #17
 8004eec:	d518      	bpl.n	8004f20 <HAL_ETH_IRQHandler+0xa4>
      heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 8004eee:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004ef0:	f040 0008 	orr.w	r0, r0, #8
 8004ef4:	6560      	str	r0, [r4, #84]	; 0x54
      if (__HAL_ETH_DMA_GET_IT(heth, ETH_DMACSR_FBE))
 8004ef6:	6818      	ldr	r0, [r3, #0]
 8004ef8:	04c0      	lsls	r0, r0, #19
 8004efa:	d54d      	bpl.n	8004f98 <HAL_ETH_IRQHandler+0x11c>
        heth->DMAErrorCode = __HAL_ETH_DMA_GET_IT(heth, (ETH_DMACSR_FBE | ETH_DMACSR_TPS | ETH_DMACSR_RPS));
 8004efc:	6818      	ldr	r0, [r3, #0]
 8004efe:	f241 1302 	movw	r3, #4354	; 0x1102
 8004f02:	4383      	bics	r3, r0
 8004f04:	bf0c      	ite	eq
 8004f06:	2301      	moveq	r3, #1
 8004f08:	2300      	movne	r3, #0
 8004f0a:	65a3      	str	r3, [r4, #88]	; 0x58
        __HAL_ETH_DMA_DISABLE_IT(heth, ETH_DMACIER_NIE | ETH_DMACIER_AIE);
 8004f0c:	5853      	ldr	r3, [r2, r1]
 8004f0e:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8004f12:	5053      	str	r3, [r2, r1]
        heth->gState = HAL_ETH_STATE_ERROR;
 8004f14:	23e0      	movs	r3, #224	; 0xe0
 8004f16:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
      HAL_ETH_DMAErrorCallback(heth);
 8004f1a:	4620      	mov	r0, r4
 8004f1c:	f7ff ffa9 	bl	8004e72 <HAL_ETH_DMAErrorCallback>
  if(__HAL_ETH_MAC_GET_IT(heth, (ETH_MACIER_RXSTSIE | ETH_MACIER_TXSTSIE)))
 8004f20:	6822      	ldr	r2, [r4, #0]
 8004f22:	f8d2 30b0 	ldr.w	r3, [r2, #176]	; 0xb0
 8004f26:	f403 43c0 	and.w	r3, r3, #24576	; 0x6000
 8004f2a:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8004f2e:	d10a      	bne.n	8004f46 <HAL_ETH_IRQHandler+0xca>
    heth->MACErrorCode = READ_REG(heth->Instance->MACRXTXSR);
 8004f30:	f8d2 30b8 	ldr.w	r3, [r2, #184]	; 0xb8
    HAL_ETH_MACErrorCallback(heth);
 8004f34:	4620      	mov	r0, r4
    heth->MACErrorCode = READ_REG(heth->Instance->MACRXTXSR);
 8004f36:	65e3      	str	r3, [r4, #92]	; 0x5c
    heth->gState = HAL_ETH_STATE_ERROR;
 8004f38:	23e0      	movs	r3, #224	; 0xe0
 8004f3a:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
    HAL_ETH_MACErrorCallback(heth);
 8004f3e:	f7ff ff99 	bl	8004e74 <HAL_ETH_MACErrorCallback>
    heth->MACErrorCode = (uint32_t)(0x0U);
 8004f42:	2300      	movs	r3, #0
 8004f44:	65e3      	str	r3, [r4, #92]	; 0x5c
  if(__HAL_ETH_MAC_GET_IT(heth, ETH_MAC_PMT_IT))
 8004f46:	6823      	ldr	r3, [r4, #0]
 8004f48:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8004f4c:	06d0      	lsls	r0, r2, #27
 8004f4e:	d509      	bpl.n	8004f64 <HAL_ETH_IRQHandler+0xe8>
    heth->MACWakeUpEvent = READ_BIT(heth->Instance->MACPCSR, (ETH_MACPCSR_RWKPRCVD | ETH_MACPCSR_MGKPRCVD));
 8004f50:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
    HAL_ETH_PMTCallback(heth);
 8004f54:	4620      	mov	r0, r4
    heth->MACWakeUpEvent = READ_BIT(heth->Instance->MACPCSR, (ETH_MACPCSR_RWKPRCVD | ETH_MACPCSR_MGKPRCVD));
 8004f56:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8004f5a:	6623      	str	r3, [r4, #96]	; 0x60
    HAL_ETH_PMTCallback(heth);
 8004f5c:	f7ff ff8b 	bl	8004e76 <HAL_ETH_PMTCallback>
    heth->MACWakeUpEvent = (uint32_t)(0x0U);
 8004f60:	2300      	movs	r3, #0
 8004f62:	6623      	str	r3, [r4, #96]	; 0x60
  if(__HAL_ETH_MAC_GET_IT(heth, ETH_MAC_LPI_IT))
 8004f64:	6823      	ldr	r3, [r4, #0]
 8004f66:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8004f6a:	0691      	lsls	r1, r2, #26
 8004f6c:	d509      	bpl.n	8004f82 <HAL_ETH_IRQHandler+0x106>
    heth->MACLPIEvent = READ_BIT(heth->Instance->MACPCSR, 0x0000000FU);
 8004f6e:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
    HAL_ETH_EEECallback(heth);
 8004f72:	4620      	mov	r0, r4
    heth->MACLPIEvent = READ_BIT(heth->Instance->MACPCSR, 0x0000000FU);
 8004f74:	f003 030f 	and.w	r3, r3, #15
 8004f78:	6663      	str	r3, [r4, #100]	; 0x64
    HAL_ETH_EEECallback(heth);
 8004f7a:	f7ff ff7d 	bl	8004e78 <HAL_ETH_EEECallback>
    heth->MACLPIEvent = (uint32_t)(0x0U);
 8004f7e:	2300      	movs	r3, #0
 8004f80:	6663      	str	r3, [r4, #100]	; 0x64
  if(__HAL_ETH_WAKEUP_EXTI_GET_FLAG(ETH_WAKEUP_EXTI_LINE) != RESET)
 8004f82:	4b0c      	ldr	r3, [pc, #48]	; (8004fb4 <HAL_ETH_IRQHandler+0x138>)
 8004f84:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004f86:	0252      	lsls	r2, r2, #9
 8004f88:	d505      	bpl.n	8004f96 <HAL_ETH_IRQHandler+0x11a>
    __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG(ETH_WAKEUP_EXTI_LINE);
 8004f8a:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
    HAL_ETH_WakeUpCallback(heth);
 8004f8e:	4620      	mov	r0, r4
    __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG(ETH_WAKEUP_EXTI_LINE);
 8004f90:	629a      	str	r2, [r3, #40]	; 0x28
    HAL_ETH_WakeUpCallback(heth);
 8004f92:	f7ff ff72 	bl	8004e7a <HAL_ETH_WakeUpCallback>
 8004f96:	bd10      	pop	{r4, pc}
        heth->DMAErrorCode = __HAL_ETH_DMA_GET_IT(heth, (ETH_DMACSR_CDE | ETH_DMACSR_ETI | ETH_DMACSR_RWT |
 8004f98:	681a      	ldr	r2, [r3, #0]
 8004f9a:	f402 42cd 	and.w	r2, r2, #26240	; 0x6680
 8004f9e:	f5a2 4ecd 	sub.w	lr, r2, #26240	; 0x6680
 8004fa2:	f1de 0200 	rsbs	r2, lr, #0
 8004fa6:	eb42 020e 	adc.w	r2, r2, lr
 8004faa:	65a2      	str	r2, [r4, #88]	; 0x58
        __HAL_ETH_DMA_CLEAR_IT(heth, (ETH_DMACSR_CDE | ETH_DMACSR_ETI | ETH_DMACSR_RWT |
 8004fac:	f44f 42cd 	mov.w	r2, #26240	; 0x6680
 8004fb0:	601a      	str	r2, [r3, #0]
 8004fb2:	e7b2      	b.n	8004f1a <HAL_ETH_IRQHandler+0x9e>
 8004fb4:	58000080 	.word	0x58000080

08004fb8 <HAL_ETH_ReadPHYRegister>:
{
 8004fb8:	b570      	push	{r4, r5, r6, lr}
 8004fba:	4604      	mov	r4, r0
  if(READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB))
 8004fbc:	6800      	ldr	r0, [r0, #0]
{
 8004fbe:	461d      	mov	r5, r3
  if(READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB))
 8004fc0:	f8d0 3200 	ldr.w	r3, [r0, #512]	; 0x200
 8004fc4:	07db      	lsls	r3, r3, #31
 8004fc6:	d501      	bpl.n	8004fcc <HAL_ETH_ReadPHYRegister+0x14>
    return HAL_ERROR;
 8004fc8:	2001      	movs	r0, #1
 8004fca:	bd70      	pop	{r4, r5, r6, pc}
  WRITE_REG(tmpreg, heth->Instance->MACMDIOAR);
 8004fcc:	f8d0 3200 	ldr.w	r3, [r0, #512]	; 0x200
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_PA, (PHYAddr <<21));  
 8004fd0:	f023 7378 	bic.w	r3, r3, #65011712	; 0x3e00000
 8004fd4:	ea43 5141 	orr.w	r1, r3, r1, lsl #21
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_RDA, (PHYReg << 16));
 8004fd8:	f421 11f8 	bic.w	r1, r1, #2031616	; 0x1f0000
  SET_BIT(tmpreg, ETH_MACMDIOAR_MB);
 8004fdc:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 8004fe0:	f042 020d 	orr.w	r2, r2, #13
  WRITE_REG(heth->Instance->MACMDIOAR, tmpreg);
 8004fe4:	f8c0 2200 	str.w	r2, [r0, #512]	; 0x200
  tickstart = HAL_GetTick();
 8004fe8:	f7fe fb4a 	bl	8003680 <HAL_GetTick>
 8004fec:	4606      	mov	r6, r0
  while(READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB))
 8004fee:	6823      	ldr	r3, [r4, #0]
 8004ff0:	f8d3 0200 	ldr.w	r0, [r3, #512]	; 0x200
 8004ff4:	f010 0001 	ands.w	r0, r0, #1
 8004ff8:	d104      	bne.n	8005004 <HAL_ETH_ReadPHYRegister+0x4c>
  WRITE_REG(*pRegValue, (uint16_t)heth->Instance->MACMDIODR);
 8004ffa:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8004ffe:	b29b      	uxth	r3, r3
 8005000:	602b      	str	r3, [r5, #0]
}
 8005002:	bd70      	pop	{r4, r5, r6, pc}
    if(((HAL_GetTick() - tickstart ) > ETH_MDIO_BUS_TIMEOUT))
 8005004:	f7fe fb3c 	bl	8003680 <HAL_GetTick>
 8005008:	1b80      	subs	r0, r0, r6
 800500a:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 800500e:	d9ee      	bls.n	8004fee <HAL_ETH_ReadPHYRegister+0x36>
 8005010:	e7da      	b.n	8004fc8 <HAL_ETH_ReadPHYRegister+0x10>
	...

08005014 <HAL_ETH_WritePHYRegister>:
{
 8005014:	b538      	push	{r3, r4, r5, lr}
 8005016:	4604      	mov	r4, r0
  if(READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB))
 8005018:	6800      	ldr	r0, [r0, #0]
 800501a:	f8d0 5200 	ldr.w	r5, [r0, #512]	; 0x200
 800501e:	07ed      	lsls	r5, r5, #31
 8005020:	d501      	bpl.n	8005026 <HAL_ETH_WritePHYRegister+0x12>
    return HAL_ERROR;
 8005022:	2001      	movs	r0, #1
 8005024:	bd38      	pop	{r3, r4, r5, pc}
  WRITE_REG(tmpreg, heth->Instance->MACMDIOAR);
 8005026:	f8d0 0200 	ldr.w	r0, [r0, #512]	; 0x200
 800502a:	b29b      	uxth	r3, r3
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_PA, (PHYAddr <<21));  
 800502c:	f020 7078 	bic.w	r0, r0, #65011712	; 0x3e00000
 8005030:	ea40 5141 	orr.w	r1, r0, r1, lsl #21
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_RDA, (PHYReg << 16));
 8005034:	f421 11f8 	bic.w	r1, r1, #2031616	; 0x1f0000
 8005038:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
  WRITE_REG(ETH->MACMDIODR, (uint16_t)RegValue);
 800503c:	490c      	ldr	r1, [pc, #48]	; (8005070 <HAL_ETH_WritePHYRegister+0x5c>)
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_MOC, ETH_MACMDIOAR_MOC_WR);
 800503e:	f022 020c 	bic.w	r2, r2, #12
  WRITE_REG(ETH->MACMDIODR, (uint16_t)RegValue);
 8005042:	f8c1 3204 	str.w	r3, [r1, #516]	; 0x204
  SET_BIT(tmpreg, ETH_MACMDIOAR_MB);
 8005046:	f042 0205 	orr.w	r2, r2, #5
  WRITE_REG(ETH->MACMDIOAR, tmpreg);
 800504a:	f8c1 2200 	str.w	r2, [r1, #512]	; 0x200
  tickstart = HAL_GetTick();
 800504e:	f7fe fb17 	bl	8003680 <HAL_GetTick>
 8005052:	4605      	mov	r5, r0
  while(READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB))
 8005054:	6823      	ldr	r3, [r4, #0]
 8005056:	f8d3 0200 	ldr.w	r0, [r3, #512]	; 0x200
 800505a:	f010 0001 	ands.w	r0, r0, #1
 800505e:	d100      	bne.n	8005062 <HAL_ETH_WritePHYRegister+0x4e>
}
 8005060:	bd38      	pop	{r3, r4, r5, pc}
    if(((HAL_GetTick() - tickstart ) > ETH_MDIO_BUS_TIMEOUT))
 8005062:	f7fe fb0d 	bl	8003680 <HAL_GetTick>
 8005066:	1b40      	subs	r0, r0, r5
 8005068:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 800506c:	d9f2      	bls.n	8005054 <HAL_ETH_WritePHYRegister+0x40>
 800506e:	e7d8      	b.n	8005022 <HAL_ETH_WritePHYRegister+0xe>
 8005070:	40028000 	.word	0x40028000

08005074 <HAL_ETH_SetMDIOClockRange>:
{
 8005074:	b538      	push	{r3, r4, r5, lr}
  tmpreg = (heth->Instance)->MACMDIOAR;
 8005076:	6803      	ldr	r3, [r0, #0]
{
 8005078:	4605      	mov	r5, r0
  tmpreg = (heth->Instance)->MACMDIOAR;
 800507a:	f8d3 4200 	ldr.w	r4, [r3, #512]	; 0x200
  hclk = HAL_RCC_GetHCLKFreq();
 800507e:	f003 fd1b 	bl	8008ab8 <HAL_RCC_GetHCLKFreq>
  if((hclk >= 20000000)&&(hclk < 35000000))
 8005082:	4b12      	ldr	r3, [pc, #72]	; (80050cc <HAL_ETH_SetMDIOClockRange+0x58>)
 8005084:	4a12      	ldr	r2, [pc, #72]	; (80050d0 <HAL_ETH_SetMDIOClockRange+0x5c>)
  tmpreg &= ~ETH_MACMDIOAR_CR;  
 8005086:	f424 6470 	bic.w	r4, r4, #3840	; 0xf00
  if((hclk >= 20000000)&&(hclk < 35000000))
 800508a:	4403      	add	r3, r0
 800508c:	4293      	cmp	r3, r2
 800508e:	d805      	bhi.n	800509c <HAL_ETH_SetMDIOClockRange+0x28>
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV16;
 8005090:	f444 7400 	orr.w	r4, r4, #512	; 0x200
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;		
 8005094:	682b      	ldr	r3, [r5, #0]
 8005096:	f8c3 4200 	str.w	r4, [r3, #512]	; 0x200
 800509a:	bd38      	pop	{r3, r4, r5, pc}
  else if((hclk >= 35000000)&&(hclk < 60000000))
 800509c:	4b0d      	ldr	r3, [pc, #52]	; (80050d4 <HAL_ETH_SetMDIOClockRange+0x60>)
 800509e:	4a0e      	ldr	r2, [pc, #56]	; (80050d8 <HAL_ETH_SetMDIOClockRange+0x64>)
 80050a0:	4403      	add	r3, r0
 80050a2:	4293      	cmp	r3, r2
 80050a4:	d802      	bhi.n	80050ac <HAL_ETH_SetMDIOClockRange+0x38>
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV26;
 80050a6:	f444 7440 	orr.w	r4, r4, #768	; 0x300
 80050aa:	e7f3      	b.n	8005094 <HAL_ETH_SetMDIOClockRange+0x20>
  else if((hclk >= 60000000)&&(hclk < 100000000))
 80050ac:	4b0b      	ldr	r3, [pc, #44]	; (80050dc <HAL_ETH_SetMDIOClockRange+0x68>)
 80050ae:	4a0c      	ldr	r2, [pc, #48]	; (80050e0 <HAL_ETH_SetMDIOClockRange+0x6c>)
 80050b0:	4403      	add	r3, r0
 80050b2:	4293      	cmp	r3, r2
 80050b4:	d9ee      	bls.n	8005094 <HAL_ETH_SetMDIOClockRange+0x20>
  else if((hclk >= 100000000)&&(hclk < 150000000))
 80050b6:	4b0b      	ldr	r3, [pc, #44]	; (80050e4 <HAL_ETH_SetMDIOClockRange+0x70>)
 80050b8:	4a0b      	ldr	r2, [pc, #44]	; (80050e8 <HAL_ETH_SetMDIOClockRange+0x74>)
 80050ba:	4403      	add	r3, r0
 80050bc:	4293      	cmp	r3, r2
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV62;
 80050be:	bf94      	ite	ls
 80050c0:	f444 7480 	orrls.w	r4, r4, #256	; 0x100
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV102;    
 80050c4:	f444 6480 	orrhi.w	r4, r4, #1024	; 0x400
 80050c8:	e7e4      	b.n	8005094 <HAL_ETH_SetMDIOClockRange+0x20>
 80050ca:	bf00      	nop
 80050cc:	feced300 	.word	0xfeced300
 80050d0:	00e4e1bf 	.word	0x00e4e1bf
 80050d4:	fde9f140 	.word	0xfde9f140
 80050d8:	017d783f 	.word	0x017d783f
 80050dc:	fc6c7900 	.word	0xfc6c7900
 80050e0:	026259ff 	.word	0x026259ff
 80050e4:	fa0a1f00 	.word	0xfa0a1f00
 80050e8:	02faf07f 	.word	0x02faf07f

080050ec <HAL_ETH_Init>:
{
 80050ec:	b570      	push	{r4, r5, r6, lr}
  if(heth == NULL)
 80050ee:	4605      	mov	r5, r0
{
 80050f0:	b0a4      	sub	sp, #144	; 0x90
  if(heth == NULL)
 80050f2:	2800      	cmp	r0, #0
 80050f4:	f000 80c0 	beq.w	8005278 <HAL_ETH_Init+0x18c>
  if(heth->gState == HAL_ETH_STATE_RESET)
 80050f8:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 80050fc:	b90b      	cbnz	r3, 8005102 <HAL_ETH_Init+0x16>
    HAL_ETH_MspInit(heth);
 80050fe:	f7fb fff9 	bl	80010f4 <HAL_ETH_MspInit>
  heth->gState = HAL_ETH_STATE_BUSY;
 8005102:	2323      	movs	r3, #35	; 0x23
  if(heth->Init.MediaInterface == HAL_ETH_MII_MODE)
 8005104:	7a28      	ldrb	r0, [r5, #8]
  heth->gState = HAL_ETH_STATE_BUSY;
 8005106:	f885 3051 	strb.w	r3, [r5, #81]	; 0x51
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800510a:	4b96      	ldr	r3, [pc, #600]	; (8005364 <HAL_ETH_Init+0x278>)
 800510c:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
 8005110:	f042 0202 	orr.w	r2, r2, #2
 8005114:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
 8005118:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800511c:	f003 0302 	and.w	r3, r3, #2
 8005120:	9301      	str	r3, [sp, #4]
 8005122:	9b01      	ldr	r3, [sp, #4]
  if(heth->Init.MediaInterface == HAL_ETH_MII_MODE)
 8005124:	2800      	cmp	r0, #0
 8005126:	f040 8098 	bne.w	800525a <HAL_ETH_Init+0x16e>
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_RMII);
 800512a:	f7fe fac1 	bl	80036b0 <HAL_SYSCFG_ETHInterfaceSelect>
  SET_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR);
 800512e:	682b      	ldr	r3, [r5, #0]
 8005130:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005134:	681a      	ldr	r2, [r3, #0]
 8005136:	f042 0201 	orr.w	r2, r2, #1
 800513a:	601a      	str	r2, [r3, #0]
  tickstart = HAL_GetTick();
 800513c:	f7fe faa0 	bl	8003680 <HAL_GetTick>
 8005140:	4606      	mov	r6, r0
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR))
 8005142:	682b      	ldr	r3, [r5, #0]
 8005144:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005148:	681c      	ldr	r4, [r3, #0]
 800514a:	f014 0401 	ands.w	r4, r4, #1
 800514e:	f040 8087 	bne.w	8005260 <HAL_ETH_Init+0x174>
  ETH_MAC_MDIO_ClkConfig(heth);
 8005152:	4628      	mov	r0, r5
 8005154:	f7ff ff8e 	bl	8005074 <HAL_ETH_SetMDIOClockRange>
  WRITE_REG(heth->Instance->MAC1USTCR, ((HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1));
 8005158:	682e      	ldr	r6, [r5, #0]
 800515a:	f003 fcad 	bl	8008ab8 <HAL_RCC_GetHCLKFreq>
 800515e:	4b82      	ldr	r3, [pc, #520]	; (8005368 <HAL_ETH_Init+0x27c>)
  ETH_SetMACConfig(heth, &macDefaultConf);
 8005160:	a90b      	add	r1, sp, #44	; 0x2c
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10; 
 8005162:	9414      	str	r4, [sp, #80]	; 0x50
  macDefaultConf.CarrierSenseBeforeTransmit = DISABLE; 
 8005164:	f88d 4049 	strb.w	r4, [sp, #73]	; 0x49
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8005168:	f88d 404b 	strb.w	r4, [sp, #75]	; 0x4b
  macDefaultConf.DeferralCheck = DISABLE;
 800516c:	f88d 4054 	strb.w	r4, [sp, #84]	; 0x54
  macDefaultConf.ExtendedInterPacketGap = DISABLE;
 8005170:	f88d 4064 	strb.w	r4, [sp, #100]	; 0x64
  macDefaultConf.ExtendedInterPacketGapVal = 0x0;
 8005174:	941a      	str	r4, [sp, #104]	; 0x68
  macDefaultConf.ForwardRxErrorPacket = DISABLE;
 8005176:	f88d 408d 	strb.w	r4, [sp, #141]	; 0x8d
  macDefaultConf.ForwardRxUndersizedGoodPacket = DISABLE;
 800517a:	f88d 408e 	strb.w	r4, [sp, #142]	; 0x8e
  macDefaultConf.GiantPacketSizeLimitControl = DISABLE;
 800517e:	f88d 4038 	strb.w	r4, [sp, #56]	; 0x38
  macDefaultConf.InterPacketGapVal = ETH_INTERPACKETGAP_96BIT;
 8005182:	940d      	str	r4, [sp, #52]	; 0x34
  macDefaultConf.JumboPacket = DISABLE;
 8005184:	f88d 403e 	strb.w	r4, [sp, #62]	; 0x3e
  macDefaultConf.LoopbackMode = DISABLE;
 8005188:	f88d 4048 	strb.w	r4, [sp, #72]	; 0x48
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS_4;
 800518c:	941f      	str	r4, [sp, #124]	; 0x7c
  macDefaultConf.PauseTime = 0x0;
 800518e:	941d      	str	r4, [sp, #116]	; 0x74
  macDefaultConf.PreambleLength = ETH_PREAMBLELENGTH_7;
 8005190:	9416      	str	r4, [sp, #88]	; 0x58
  macDefaultConf.ProgrammableWatchdog = DISABLE;
 8005192:	f88d 406c 	strb.w	r4, [sp, #108]	; 0x6c
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8005196:	f88d 4082 	strb.w	r4, [sp, #130]	; 0x82
  macDefaultConf.SlowProtocolDetect = DISABLE;
 800519a:	f88d 405d 	strb.w	r4, [sp, #93]	; 0x5d
  WRITE_REG(heth->Instance->MAC1USTCR, ((HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1));
 800519e:	fbb0 f0f3 	udiv	r0, r0, r3
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 80051a2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  WRITE_REG(heth->Instance->MAC1USTCR, ((HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1));
 80051a6:	3801      	subs	r0, #1
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 80051a8:	9311      	str	r3, [sp, #68]	; 0x44
  macDefaultConf.GiantPacketSizeLimit = 0x618;
 80051aa:	f44f 63c3 	mov.w	r3, #1560	; 0x618
  WRITE_REG(heth->Instance->MAC1USTCR, ((HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1));
 80051ae:	f8c6 00dc 	str.w	r0, [r6, #220]	; 0xdc
  macDefaultConf.AutomaticPadCRCStrip = ENABLE;
 80051b2:	2601      	movs	r6, #1
  macDefaultConf.GiantPacketSizeLimit = 0x618;
 80051b4:	9318      	str	r3, [sp, #96]	; 0x60
  macDefaultConf.ReceiveQueueMode = ETH_RECEIVESTOREFORWARD;
 80051b6:	2320      	movs	r3, #32
  ETH_SetMACConfig(heth, &macDefaultConf);
 80051b8:	4628      	mov	r0, r5
  macDefaultConf.AutomaticPadCRCStrip = ENABLE;
 80051ba:	f88d 603b 	strb.w	r6, [sp, #59]	; 0x3b
  macDefaultConf.ReceiveQueueMode = ETH_RECEIVESTOREFORWARD;
 80051be:	9322      	str	r3, [sp, #136]	; 0x88
  macDefaultConf.SourceAddrControl = ETH_SOURCEADDRESS_REPLACE_ADDR0;
 80051c0:	f04f 5340 	mov.w	r3, #805306368	; 0x30000000
  macDefaultConf.ChecksumOffload = ENABLE; 
 80051c4:	f88d 6030 	strb.w	r6, [sp, #48]	; 0x30
  macDefaultConf.SourceAddrControl = ETH_SOURCEADDRESS_REPLACE_ADDR0;
 80051c8:	930b      	str	r3, [sp, #44]	; 0x2c
  macDefaultConf.Speed = ETH_SPEED_100M;
 80051ca:	f44f 4380 	mov.w	r3, #16384	; 0x4000
  macDefaultConf.CRCCheckingRxPackets = ENABLE;
 80051ce:	f88d 605e 	strb.w	r6, [sp, #94]	; 0x5e
  macDefaultConf.Speed = ETH_SPEED_100M;
 80051d2:	9310      	str	r3, [sp, #64]	; 0x40
  macDefaultConf.TransmitQueueMode = ETH_TRANSMITSTOREFORWARD;
 80051d4:	2302      	movs	r3, #2
  macDefaultConf.CRCStripTypePacket = ENABLE;
 80051d6:	f88d 603a 	strb.w	r6, [sp, #58]	; 0x3a
  macDefaultConf.DropTCPIPChecksumErrorPacket = ENABLE;
 80051da:	f88d 608c 	strb.w	r6, [sp, #140]	; 0x8c
  macDefaultConf.Jabber = ENABLE;
 80051de:	f88d 603d 	strb.w	r6, [sp, #61]	; 0x3d
  macDefaultConf.ReceiveOwn = ENABLE;
 80051e2:	f88d 604a 	strb.w	r6, [sp, #74]	; 0x4a
  macDefaultConf.RetryTransmission = ENABLE;
 80051e6:	f88d 604c 	strb.w	r6, [sp, #76]	; 0x4c
  macDefaultConf.Support2KPacket = DISABLE;
 80051ea:	f88d 4039 	strb.w	r4, [sp, #57]	; 0x39
  macDefaultConf.TransmitQueueMode = ETH_TRANSMITSTOREFORWARD;
 80051ee:	9321      	str	r3, [sp, #132]	; 0x84
  macDefaultConf.TransmitFlowControl = DISABLE;
 80051f0:	f88d 4080 	strb.w	r4, [sp, #128]	; 0x80
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 80051f4:	f88d 4081 	strb.w	r4, [sp, #129]	; 0x81
  macDefaultConf.UnicastSlowProtocolPacketDetect = DISABLE;
 80051f8:	f88d 405c 	strb.w	r4, [sp, #92]	; 0x5c
  macDefaultConf.Watchdog = ENABLE;
 80051fc:	f88d 603c 	strb.w	r6, [sp, #60]	; 0x3c
  macDefaultConf.WatchdogTimeout =  ETH_MACWTR_WTO_2KB;
 8005200:	941c      	str	r4, [sp, #112]	; 0x70
  macDefaultConf.ZeroQuantaPause = ENABLE;
 8005202:	f88d 6078 	strb.w	r6, [sp, #120]	; 0x78
  ETH_SetMACConfig(heth, &macDefaultConf);
 8005206:	f7ff fa9f 	bl	8004748 <ETH_SetMACConfig>
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 800520a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 800520e:	a902      	add	r1, sp, #8
 8005210:	4628      	mov	r0, r5
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8005212:	f88d 600c 	strb.w	r6, [sp, #12]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8005216:	9308      	str	r3, [sp, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8005218:	9306      	str	r3, [sp, #24]
  dmaDefaultConf.MaximumSegmentSize = 536;
 800521a:	f44f 7306 	mov.w	r3, #536	; 0x218
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 800521e:	9604      	str	r6, [sp, #16]
  dmaDefaultConf.MaximumSegmentSize = 536;
 8005220:	930a      	str	r3, [sp, #40]	; 0x28
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_RX1_TX1;
 8005222:	9402      	str	r4, [sp, #8]
  dmaDefaultConf.FlushRxPacket = DISABLE;
 8005224:	f88d 4024 	strb.w	r4, [sp, #36]	; 0x24
  dmaDefaultConf.PBLx8Mode = DISABLE;
 8005228:	f88d 4015 	strb.w	r4, [sp, #21]
  dmaDefaultConf.RebuildINCRxBurst = DISABLE;
 800522c:	f88d 4014 	strb.w	r4, [sp, #20]
  dmaDefaultConf.SecondPacketOperate = DISABLE;
 8005230:	f88d 401c 	strb.w	r4, [sp, #28]
  dmaDefaultConf.TCPSegmentation = DISABLE;
 8005234:	f88d 4025 	strb.w	r4, [sp, #37]	; 0x25
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8005238:	f7ff fb64 	bl	8004904 <ETH_SetDMAConfig>
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_DSL, ETH_DMACCR_DSL_64BIT);	
 800523c:	6829      	ldr	r1, [r5, #0]
  if ((heth->Init.RxBuffLen % 4) != 0)
 800523e:	6968      	ldr	r0, [r5, #20]
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_DSL, ETH_DMACCR_DSL_64BIT);	
 8005240:	f501 5288 	add.w	r2, r1, #4352	; 0x1100
 8005244:	6813      	ldr	r3, [r2, #0]
 8005246:	f423 13e0 	bic.w	r3, r3, #1835008	; 0x1c0000
 800524a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800524e:	6013      	str	r3, [r2, #0]
  if ((heth->Init.RxBuffLen % 4) != 0)
 8005250:	f010 0203 	ands.w	r2, r0, #3
 8005254:	d012      	beq.n	800527c <HAL_ETH_Init+0x190>
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 8005256:	656e      	str	r6, [r5, #84]	; 0x54
 8005258:	e00b      	b.n	8005272 <HAL_ETH_Init+0x186>
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_RMII);
 800525a:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 800525e:	e764      	b.n	800512a <HAL_ETH_Init+0x3e>
    if(((HAL_GetTick() - tickstart ) > ETH_SWRESET_TIMEOUT))
 8005260:	f7fe fa0e 	bl	8003680 <HAL_GetTick>
 8005264:	1b80      	subs	r0, r0, r6
 8005266:	f5b0 7ffa 	cmp.w	r0, #500	; 0x1f4
 800526a:	f67f af6a 	bls.w	8005142 <HAL_ETH_Init+0x56>
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 800526e:	2304      	movs	r3, #4
 8005270:	656b      	str	r3, [r5, #84]	; 0x54
    heth->gState = HAL_ETH_STATE_ERROR;
 8005272:	23e0      	movs	r3, #224	; 0xe0
 8005274:	f885 3051 	strb.w	r3, [r5, #81]	; 0x51
    return HAL_ERROR;
 8005278:	2001      	movs	r0, #1
 800527a:	e071      	b.n	8005360 <HAL_ETH_Init+0x274>
    MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_RBSZ, ((heth->Init.RxBuffLen) << 1));
 800527c:	f241 1408 	movw	r4, #4360	; 0x1108
 8005280:	590b      	ldr	r3, [r1, r4]
 8005282:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8005286:	f023 037e 	bic.w	r3, r3, #126	; 0x7e
 800528a:	ea43 0340 	orr.w	r3, r3, r0, lsl #1
    dmatxdesc = heth->Init.TxDesc + i;
 800528e:	68e8      	ldr	r0, [r5, #12]
    MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_RBSZ, ((heth->Init.RxBuffLen) << 1));
 8005290:	510b      	str	r3, [r1, r4]
 8005292:	f100 0660 	add.w	r6, r0, #96	; 0x60
 8005296:	f105 0418 	add.w	r4, r5, #24
    dmatxdesc = heth->Init.TxDesc + i;
 800529a:	4603      	mov	r3, r0
    WRITE_REG(dmatxdesc->DESC0, 0x0);
 800529c:	701a      	strb	r2, [r3, #0]
 800529e:	705a      	strb	r2, [r3, #1]
 80052a0:	709a      	strb	r2, [r3, #2]
 80052a2:	70da      	strb	r2, [r3, #3]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 80052a4:	711a      	strb	r2, [r3, #4]
 80052a6:	715a      	strb	r2, [r3, #5]
 80052a8:	719a      	strb	r2, [r3, #6]
 80052aa:	71da      	strb	r2, [r3, #7]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 80052ac:	721a      	strb	r2, [r3, #8]
 80052ae:	725a      	strb	r2, [r3, #9]
 80052b0:	729a      	strb	r2, [r3, #10]
 80052b2:	72da      	strb	r2, [r3, #11]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 80052b4:	731a      	strb	r2, [r3, #12]
 80052b6:	735a      	strb	r2, [r3, #13]
 80052b8:	739a      	strb	r2, [r3, #14]
 80052ba:	73da      	strb	r2, [r3, #15]
    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 80052bc:	f844 3b04 	str.w	r3, [r4], #4
 80052c0:	3318      	adds	r3, #24
  for(i=0; i < ETH_TX_DESC_CNT; i++)
 80052c2:	42b3      	cmp	r3, r6
 80052c4:	d1ea      	bne.n	800529c <HAL_ETH_Init+0x1b0>
  heth->TxDescList.CurTxDesc = 0;
 80052c6:	62aa      	str	r2, [r5, #40]	; 0x28
  WRITE_REG(heth->Instance->DMACTDRLR, (ETH_TX_DESC_CNT -1));
 80052c8:	f241 132c 	movw	r3, #4396	; 0x112c
 80052cc:	2203      	movs	r2, #3
    WRITE_REG(dmarxdesc->DESC0, 0x0);
 80052ce:	2400      	movs	r4, #0
  WRITE_REG(heth->Instance->DMACTDRLR, (ETH_TX_DESC_CNT -1));
 80052d0:	50ca      	str	r2, [r1, r3]
  WRITE_REG(heth->Instance->DMACTDLAR, (uint32_t) heth->Init.TxDesc);
 80052d2:	f241 1314 	movw	r3, #4372	; 0x1114
    dmarxdesc =  heth->Init.RxDesc + i;
 80052d6:	692a      	ldr	r2, [r5, #16]
  WRITE_REG(heth->Instance->DMACTDLAR, (uint32_t) heth->Init.TxDesc);
 80052d8:	50c8      	str	r0, [r1, r3]
  WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t) heth->Init.TxDesc);
 80052da:	f501 5389 	add.w	r3, r1, #4384	; 0x1120
 80052de:	f102 0660 	add.w	r6, r2, #96	; 0x60
 80052e2:	6018      	str	r0, [r3, #0]
 80052e4:	f105 002c 	add.w	r0, r5, #44	; 0x2c
    dmarxdesc =  heth->Init.RxDesc + i;
 80052e8:	4613      	mov	r3, r2
    WRITE_REG(dmarxdesc->DESC0, 0x0);
 80052ea:	701c      	strb	r4, [r3, #0]
 80052ec:	705c      	strb	r4, [r3, #1]
 80052ee:	709c      	strb	r4, [r3, #2]
 80052f0:	70dc      	strb	r4, [r3, #3]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 80052f2:	711c      	strb	r4, [r3, #4]
 80052f4:	715c      	strb	r4, [r3, #5]
 80052f6:	719c      	strb	r4, [r3, #6]
 80052f8:	71dc      	strb	r4, [r3, #7]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 80052fa:	721c      	strb	r4, [r3, #8]
 80052fc:	725c      	strb	r4, [r3, #9]
 80052fe:	729c      	strb	r4, [r3, #10]
 8005300:	72dc      	strb	r4, [r3, #11]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 8005302:	731c      	strb	r4, [r3, #12]
 8005304:	735c      	strb	r4, [r3, #13]
 8005306:	739c      	strb	r4, [r3, #14]
 8005308:	73dc      	strb	r4, [r3, #15]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 800530a:	741c      	strb	r4, [r3, #16]
 800530c:	745c      	strb	r4, [r3, #17]
 800530e:	749c      	strb	r4, [r3, #18]
 8005310:	74dc      	strb	r4, [r3, #19]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 8005312:	751c      	strb	r4, [r3, #20]
 8005314:	755c      	strb	r4, [r3, #21]
 8005316:	759c      	strb	r4, [r3, #22]
 8005318:	75dc      	strb	r4, [r3, #23]
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 800531a:	f840 3b04 	str.w	r3, [r0], #4
 800531e:	3318      	adds	r3, #24
  for(i = 0; i < ETH_RX_DESC_CNT; i++)
 8005320:	42b3      	cmp	r3, r6
 8005322:	d1e2      	bne.n	80052ea <HAL_ETH_Init+0x1fe>
  WRITE_REG(heth->Instance->DMACRDRLR, (ETH_RX_DESC_CNT - 1));
 8005324:	2003      	movs	r0, #3
 8005326:	f241 1330 	movw	r3, #4400	; 0x1130
  WRITE_REG(heth->RxDescList.CurRxDesc, 0);
 800532a:	63ec      	str	r4, [r5, #60]	; 0x3c
  WRITE_REG(heth->RxDescList.FirstAppDesc, 0);
 800532c:	642c      	str	r4, [r5, #64]	; 0x40
  WRITE_REG(heth->RxDescList.AppDescNbr, 0);
 800532e:	646c      	str	r4, [r5, #68]	; 0x44
  WRITE_REG(heth->RxDescList.ItMode, 0);
 8005330:	64ec      	str	r4, [r5, #76]	; 0x4c
  WRITE_REG(heth->RxDescList.AppContextDesc, 0);
 8005332:	64ac      	str	r4, [r5, #72]	; 0x48
  WRITE_REG(heth->Instance->DMACRDRLR, (ETH_RX_DESC_CNT - 1));
 8005334:	50c8      	str	r0, [r1, r3]
  WRITE_REG(heth->Instance->DMACRDLAR, (uint32_t) heth->Init.RxDesc);
 8005336:	f241 131c 	movw	r3, #4380	; 0x111c
  return HAL_OK;
 800533a:	2000      	movs	r0, #0
  WRITE_REG(heth->Instance->DMACRDLAR, (uint32_t) heth->Init.RxDesc);
 800533c:	50ca      	str	r2, [r1, r3]
  WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)heth->Init.RxDesc + ((ETH_RX_DESC_CNT - 1)*sizeof(ETH_DMADescTypeDef))));
 800533e:	3248      	adds	r2, #72	; 0x48
 8005340:	f241 1328 	movw	r3, #4392	; 0x1128
 8005344:	50ca      	str	r2, [r1, r3]
  heth->Instance->MACA0HR = ((heth->Init.MACAddr[5] << 8) | heth->Init.MACAddr[4]);
 8005346:	686b      	ldr	r3, [r5, #4]
 8005348:	889a      	ldrh	r2, [r3, #4]
 800534a:	f8c1 2300 	str.w	r2, [r1, #768]	; 0x300
 800534e:	681b      	ldr	r3, [r3, #0]
  heth->Instance->MACA0LR = ((heth->Init.MACAddr[3] << 24) | (heth->Init.MACAddr[2] << 16) | (heth->Init.MACAddr[1] << 8) | heth->Init.MACAddr[0]);
 8005350:	f8c1 3304 	str.w	r3, [r1, #772]	; 0x304
  heth->gState = HAL_ETH_STATE_READY;
 8005354:	2310      	movs	r3, #16
  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8005356:	656c      	str	r4, [r5, #84]	; 0x54
  heth->gState = HAL_ETH_STATE_READY;
 8005358:	f885 3051 	strb.w	r3, [r5, #81]	; 0x51
  heth->RxState = HAL_ETH_STATE_READY;
 800535c:	f885 3052 	strb.w	r3, [r5, #82]	; 0x52
}
 8005360:	b024      	add	sp, #144	; 0x90
 8005362:	bd70      	pop	{r4, r5, r6, pc}
 8005364:	58024400 	.word	0x58024400
 8005368:	000f4240 	.word	0x000f4240

0800536c <HAL_FDCAN_Init>:
  * @param  hfdcan: pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef* hfdcan)
{
 800536c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t tickstart = 0U;

  /* Check FDCAN handle */
  if(hfdcan == NULL)
 8005370:	4604      	mov	r4, r0
 8005372:	2800      	cmp	r0, #0
 8005374:	f000 8282 	beq.w	800587c <HAL_FDCAN_Init+0x510>
  {
     return HAL_ERROR;
  }

  /* Check FDCAN instance */
  if(hfdcan->Instance == FDCAN1)
 8005378:	6803      	ldr	r3, [r0, #0]
 800537a:	4a9e      	ldr	r2, [pc, #632]	; (80055f4 <HAL_FDCAN_Init+0x288>)
 800537c:	4293      	cmp	r3, r2
 800537e:	f040 82a9 	bne.w	80058d4 <HAL_FDCAN_Init+0x568>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100);
 8005382:	4b9d      	ldr	r3, [pc, #628]	; (80055f8 <HAL_FDCAN_Init+0x28c>)
 8005384:	6043      	str	r3, [r0, #4]
  }

  /* Check function parameters */
  assert_param(IS_FDCAN_ALL_INSTANCE(hfdcan->Instance));
  assert_param(IS_FDCAN_FRAME_FORMAT(hfdcan->Init.FrameFormat));
 8005386:	68a3      	ldr	r3, [r4, #8]
 8005388:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 800538c:	d006      	beq.n	800539c <HAL_FDCAN_Init+0x30>
 800538e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005392:	d003      	beq.n	800539c <HAL_FDCAN_Init+0x30>
 8005394:	21e6      	movs	r1, #230	; 0xe6
 8005396:	4899      	ldr	r0, [pc, #612]	; (80055fc <HAL_FDCAN_Init+0x290>)
 8005398:	f7fc fd99 	bl	8001ece <assert_failed>
  assert_param(IS_FDCAN_MODE(hfdcan->Init.Mode));
 800539c:	68e3      	ldr	r3, [r4, #12]
 800539e:	2b04      	cmp	r3, #4
 80053a0:	d903      	bls.n	80053aa <HAL_FDCAN_Init+0x3e>
 80053a2:	21e7      	movs	r1, #231	; 0xe7
 80053a4:	4895      	ldr	r0, [pc, #596]	; (80055fc <HAL_FDCAN_Init+0x290>)
 80053a6:	f7fc fd92 	bl	8001ece <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hfdcan->Init.AutoRetransmission));
 80053aa:	7c23      	ldrb	r3, [r4, #16]
 80053ac:	2b01      	cmp	r3, #1
 80053ae:	d903      	bls.n	80053b8 <HAL_FDCAN_Init+0x4c>
 80053b0:	21e8      	movs	r1, #232	; 0xe8
 80053b2:	4892      	ldr	r0, [pc, #584]	; (80055fc <HAL_FDCAN_Init+0x290>)
 80053b4:	f7fc fd8b 	bl	8001ece <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hfdcan->Init.TransmitPause));
 80053b8:	7c63      	ldrb	r3, [r4, #17]
 80053ba:	2b01      	cmp	r3, #1
 80053bc:	d903      	bls.n	80053c6 <HAL_FDCAN_Init+0x5a>
 80053be:	21e9      	movs	r1, #233	; 0xe9
 80053c0:	488e      	ldr	r0, [pc, #568]	; (80055fc <HAL_FDCAN_Init+0x290>)
 80053c2:	f7fc fd84 	bl	8001ece <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hfdcan->Init.ProtocolException));
 80053c6:	7ca3      	ldrb	r3, [r4, #18]
 80053c8:	2b01      	cmp	r3, #1
 80053ca:	d903      	bls.n	80053d4 <HAL_FDCAN_Init+0x68>
 80053cc:	21ea      	movs	r1, #234	; 0xea
 80053ce:	488b      	ldr	r0, [pc, #556]	; (80055fc <HAL_FDCAN_Init+0x290>)
 80053d0:	f7fc fd7d 	bl	8001ece <assert_failed>
  assert_param(IS_FDCAN_NOMINAL_PRESCALER(hfdcan->Init.NominalPrescaler));
 80053d4:	6963      	ldr	r3, [r4, #20]
 80053d6:	3b01      	subs	r3, #1
 80053d8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80053dc:	d303      	bcc.n	80053e6 <HAL_FDCAN_Init+0x7a>
 80053de:	21eb      	movs	r1, #235	; 0xeb
 80053e0:	4886      	ldr	r0, [pc, #536]	; (80055fc <HAL_FDCAN_Init+0x290>)
 80053e2:	f7fc fd74 	bl	8001ece <assert_failed>
  assert_param(IS_FDCAN_NOMINAL_SJW(hfdcan->Init.NominalSyncJumpWidth));
 80053e6:	69a3      	ldr	r3, [r4, #24]
 80053e8:	3b01      	subs	r3, #1
 80053ea:	2b7f      	cmp	r3, #127	; 0x7f
 80053ec:	d903      	bls.n	80053f6 <HAL_FDCAN_Init+0x8a>
 80053ee:	21ec      	movs	r1, #236	; 0xec
 80053f0:	4882      	ldr	r0, [pc, #520]	; (80055fc <HAL_FDCAN_Init+0x290>)
 80053f2:	f7fc fd6c 	bl	8001ece <assert_failed>
  assert_param(IS_FDCAN_NOMINAL_TSEG1(hfdcan->Init.NominalTimeSeg1));
 80053f6:	69e3      	ldr	r3, [r4, #28]
 80053f8:	3b02      	subs	r3, #2
 80053fa:	2bfe      	cmp	r3, #254	; 0xfe
 80053fc:	d903      	bls.n	8005406 <HAL_FDCAN_Init+0x9a>
 80053fe:	21ed      	movs	r1, #237	; 0xed
 8005400:	487e      	ldr	r0, [pc, #504]	; (80055fc <HAL_FDCAN_Init+0x290>)
 8005402:	f7fc fd64 	bl	8001ece <assert_failed>
  assert_param(IS_FDCAN_NOMINAL_TSEG2(hfdcan->Init.NominalTimeSeg2));
 8005406:	6a23      	ldr	r3, [r4, #32]
 8005408:	3b02      	subs	r3, #2
 800540a:	2b7e      	cmp	r3, #126	; 0x7e
 800540c:	d903      	bls.n	8005416 <HAL_FDCAN_Init+0xaa>
 800540e:	21ee      	movs	r1, #238	; 0xee
 8005410:	487a      	ldr	r0, [pc, #488]	; (80055fc <HAL_FDCAN_Init+0x290>)
 8005412:	f7fc fd5c 	bl	8001ece <assert_failed>
  if(hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8005416:	68a3      	ldr	r3, [r4, #8]
 8005418:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800541c:	d11f      	bne.n	800545e <HAL_FDCAN_Init+0xf2>
  {
    assert_param(IS_FDCAN_DATA_PRESCALER(hfdcan->Init.DataPrescaler));
 800541e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005420:	3b01      	subs	r3, #1
 8005422:	2b1f      	cmp	r3, #31
 8005424:	d903      	bls.n	800542e <HAL_FDCAN_Init+0xc2>
 8005426:	21f1      	movs	r1, #241	; 0xf1
 8005428:	4874      	ldr	r0, [pc, #464]	; (80055fc <HAL_FDCAN_Init+0x290>)
 800542a:	f7fc fd50 	bl	8001ece <assert_failed>
    assert_param(IS_FDCAN_DATA_SJW(hfdcan->Init.DataSyncJumpWidth));
 800542e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8005430:	3b01      	subs	r3, #1
 8005432:	2b0f      	cmp	r3, #15
 8005434:	d903      	bls.n	800543e <HAL_FDCAN_Init+0xd2>
 8005436:	21f2      	movs	r1, #242	; 0xf2
 8005438:	4870      	ldr	r0, [pc, #448]	; (80055fc <HAL_FDCAN_Init+0x290>)
 800543a:	f7fc fd48 	bl	8001ece <assert_failed>
    assert_param(IS_FDCAN_DATA_TSEG1(hfdcan->Init.DataTimeSeg1));
 800543e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8005440:	3b01      	subs	r3, #1
 8005442:	2b1f      	cmp	r3, #31
 8005444:	d903      	bls.n	800544e <HAL_FDCAN_Init+0xe2>
 8005446:	21f3      	movs	r1, #243	; 0xf3
 8005448:	486c      	ldr	r0, [pc, #432]	; (80055fc <HAL_FDCAN_Init+0x290>)
 800544a:	f7fc fd40 	bl	8001ece <assert_failed>
    assert_param(IS_FDCAN_DATA_TSEG2(hfdcan->Init.DataTimeSeg2));
 800544e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8005450:	3b01      	subs	r3, #1
 8005452:	2b0f      	cmp	r3, #15
 8005454:	d903      	bls.n	800545e <HAL_FDCAN_Init+0xf2>
 8005456:	21f4      	movs	r1, #244	; 0xf4
 8005458:	4868      	ldr	r0, [pc, #416]	; (80055fc <HAL_FDCAN_Init+0x290>)
 800545a:	f7fc fd38 	bl	8001ece <assert_failed>
  }
  assert_param(IS_FDCAN_MAX_VALUE(hfdcan->Init.StdFiltersNbr, 128));
 800545e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8005460:	2b80      	cmp	r3, #128	; 0x80
 8005462:	d903      	bls.n	800546c <HAL_FDCAN_Init+0x100>
 8005464:	21f6      	movs	r1, #246	; 0xf6
 8005466:	4865      	ldr	r0, [pc, #404]	; (80055fc <HAL_FDCAN_Init+0x290>)
 8005468:	f7fc fd31 	bl	8001ece <assert_failed>
  assert_param(IS_FDCAN_MAX_VALUE(hfdcan->Init.ExtFiltersNbr, 64));
 800546c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800546e:	2b40      	cmp	r3, #64	; 0x40
 8005470:	d903      	bls.n	800547a <HAL_FDCAN_Init+0x10e>
 8005472:	21f7      	movs	r1, #247	; 0xf7
 8005474:	4861      	ldr	r0, [pc, #388]	; (80055fc <HAL_FDCAN_Init+0x290>)
 8005476:	f7fc fd2a 	bl	8001ece <assert_failed>
  assert_param(IS_FDCAN_MAX_VALUE(hfdcan->Init.RxFifo0ElmtsNbr, 64));
 800547a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800547c:	2b40      	cmp	r3, #64	; 0x40
 800547e:	d903      	bls.n	8005488 <HAL_FDCAN_Init+0x11c>
 8005480:	21f8      	movs	r1, #248	; 0xf8
 8005482:	485e      	ldr	r0, [pc, #376]	; (80055fc <HAL_FDCAN_Init+0x290>)
 8005484:	f7fc fd23 	bl	8001ece <assert_failed>
  if(hfdcan->Init.RxFifo0ElmtsNbr > 0)
 8005488:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800548a:	b153      	cbz	r3, 80054a2 <HAL_FDCAN_Init+0x136>
  {
    assert_param(IS_FDCAN_DATA_SIZE(hfdcan->Init.RxFifo0ElmtSize));
 800548c:	6c62      	ldr	r2, [r4, #68]	; 0x44
 800548e:	2a12      	cmp	r2, #18
 8005490:	d803      	bhi.n	800549a <HAL_FDCAN_Init+0x12e>
 8005492:	4b5b      	ldr	r3, [pc, #364]	; (8005600 <HAL_FDCAN_Init+0x294>)
 8005494:	40d3      	lsrs	r3, r2
 8005496:	07df      	lsls	r7, r3, #31
 8005498:	d403      	bmi.n	80054a2 <HAL_FDCAN_Init+0x136>
 800549a:	21fb      	movs	r1, #251	; 0xfb
 800549c:	4857      	ldr	r0, [pc, #348]	; (80055fc <HAL_FDCAN_Init+0x290>)
 800549e:	f7fc fd16 	bl	8001ece <assert_failed>
  }
  assert_param(IS_FDCAN_MAX_VALUE(hfdcan->Init.RxFifo1ElmtsNbr, 64));
 80054a2:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80054a4:	2b40      	cmp	r3, #64	; 0x40
 80054a6:	d903      	bls.n	80054b0 <HAL_FDCAN_Init+0x144>
 80054a8:	21fd      	movs	r1, #253	; 0xfd
 80054aa:	4854      	ldr	r0, [pc, #336]	; (80055fc <HAL_FDCAN_Init+0x290>)
 80054ac:	f7fc fd0f 	bl	8001ece <assert_failed>
  if(hfdcan->Init.RxFifo1ElmtsNbr > 0)
 80054b0:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80054b2:	b15b      	cbz	r3, 80054cc <HAL_FDCAN_Init+0x160>
  {
    assert_param(IS_FDCAN_DATA_SIZE(hfdcan->Init.RxFifo1ElmtSize));
 80054b4:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
 80054b6:	2a12      	cmp	r2, #18
 80054b8:	d803      	bhi.n	80054c2 <HAL_FDCAN_Init+0x156>
 80054ba:	4b51      	ldr	r3, [pc, #324]	; (8005600 <HAL_FDCAN_Init+0x294>)
 80054bc:	40d3      	lsrs	r3, r2
 80054be:	07de      	lsls	r6, r3, #31
 80054c0:	d404      	bmi.n	80054cc <HAL_FDCAN_Init+0x160>
 80054c2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80054c6:	484d      	ldr	r0, [pc, #308]	; (80055fc <HAL_FDCAN_Init+0x290>)
 80054c8:	f7fc fd01 	bl	8001ece <assert_failed>
  }
  assert_param(IS_FDCAN_MAX_VALUE(hfdcan->Init.RxBuffersNbr, 64));
 80054cc:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80054ce:	2b40      	cmp	r3, #64	; 0x40
 80054d0:	d904      	bls.n	80054dc <HAL_FDCAN_Init+0x170>
 80054d2:	f44f 7181 	mov.w	r1, #258	; 0x102
 80054d6:	4849      	ldr	r0, [pc, #292]	; (80055fc <HAL_FDCAN_Init+0x290>)
 80054d8:	f7fc fcf9 	bl	8001ece <assert_failed>
  if(hfdcan->Init.RxBuffersNbr > 0)
 80054dc:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80054de:	b15b      	cbz	r3, 80054f8 <HAL_FDCAN_Init+0x18c>
  {
    assert_param(IS_FDCAN_DATA_SIZE(hfdcan->Init.RxBufferSize));
 80054e0:	6d62      	ldr	r2, [r4, #84]	; 0x54
 80054e2:	2a12      	cmp	r2, #18
 80054e4:	d803      	bhi.n	80054ee <HAL_FDCAN_Init+0x182>
 80054e6:	4b46      	ldr	r3, [pc, #280]	; (8005600 <HAL_FDCAN_Init+0x294>)
 80054e8:	40d3      	lsrs	r3, r2
 80054ea:	07dd      	lsls	r5, r3, #31
 80054ec:	d404      	bmi.n	80054f8 <HAL_FDCAN_Init+0x18c>
 80054ee:	f240 1105 	movw	r1, #261	; 0x105
 80054f2:	4842      	ldr	r0, [pc, #264]	; (80055fc <HAL_FDCAN_Init+0x290>)
 80054f4:	f7fc fceb 	bl	8001ece <assert_failed>
  }
  assert_param(IS_FDCAN_MAX_VALUE(hfdcan->Init.TxEventsNbr, 32));
 80054f8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80054fa:	2b20      	cmp	r3, #32
 80054fc:	d904      	bls.n	8005508 <HAL_FDCAN_Init+0x19c>
 80054fe:	f240 1107 	movw	r1, #263	; 0x107
 8005502:	483e      	ldr	r0, [pc, #248]	; (80055fc <HAL_FDCAN_Init+0x290>)
 8005504:	f7fc fce3 	bl	8001ece <assert_failed>
  assert_param(IS_FDCAN_MAX_VALUE((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr), 32));
 8005508:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800550a:	6e22      	ldr	r2, [r4, #96]	; 0x60
 800550c:	4413      	add	r3, r2
 800550e:	2b20      	cmp	r3, #32
 8005510:	d904      	bls.n	800551c <HAL_FDCAN_Init+0x1b0>
 8005512:	f44f 7184 	mov.w	r1, #264	; 0x108
 8005516:	4839      	ldr	r0, [pc, #228]	; (80055fc <HAL_FDCAN_Init+0x290>)
 8005518:	f7fc fcd9 	bl	8001ece <assert_failed>
  if(hfdcan->Init.TxFifoQueueElmtsNbr > 0)
 800551c:	6e23      	ldr	r3, [r4, #96]	; 0x60
 800551e:	b143      	cbz	r3, 8005532 <HAL_FDCAN_Init+0x1c6>
  {
    assert_param(IS_FDCAN_TX_FIFO_QUEUE_MODE(hfdcan->Init.TxFifoQueueMode));
 8005520:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005522:	f033 4380 	bics.w	r3, r3, #1073741824	; 0x40000000
 8005526:	d004      	beq.n	8005532 <HAL_FDCAN_Init+0x1c6>
 8005528:	f240 110b 	movw	r1, #267	; 0x10b
 800552c:	4833      	ldr	r0, [pc, #204]	; (80055fc <HAL_FDCAN_Init+0x290>)
 800552e:	f7fc fcce 	bl	8001ece <assert_failed>
  }
  if((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0)
 8005532:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8005534:	6e22      	ldr	r2, [r4, #96]	; 0x60
 8005536:	42d3      	cmn	r3, r2
 8005538:	d00b      	beq.n	8005552 <HAL_FDCAN_Init+0x1e6>
  {
    assert_param(IS_FDCAN_DATA_SIZE(hfdcan->Init.TxElmtSize));
 800553a:	6ea2      	ldr	r2, [r4, #104]	; 0x68
 800553c:	2a12      	cmp	r2, #18
 800553e:	d803      	bhi.n	8005548 <HAL_FDCAN_Init+0x1dc>
 8005540:	4b2f      	ldr	r3, [pc, #188]	; (8005600 <HAL_FDCAN_Init+0x294>)
 8005542:	40d3      	lsrs	r3, r2
 8005544:	07d8      	lsls	r0, r3, #31
 8005546:	d404      	bmi.n	8005552 <HAL_FDCAN_Init+0x1e6>
 8005548:	f240 110f 	movw	r1, #271	; 0x10f
 800554c:	482b      	ldr	r0, [pc, #172]	; (80055fc <HAL_FDCAN_Init+0x290>)
 800554e:	f7fc fcbe 	bl	8001ece <assert_failed>
  }

  if(hfdcan->State == HAL_FDCAN_STATE_RESET)
 8005552:	f894 3094 	ldrb.w	r3, [r4, #148]	; 0x94
 8005556:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800555a:	b923      	cbnz	r3, 8005566 <HAL_FDCAN_Init+0x1fa>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 800555c:	f884 2095 	strb.w	r2, [r4, #149]	; 0x95

    /* Init the low level hardware */
    HAL_FDCAN_MspInit(hfdcan);
 8005560:	4620      	mov	r0, r4
 8005562:	f7fb ff5f 	bl	8001424 <HAL_FDCAN_MspInit>
  }

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8005566:	6822      	ldr	r2, [r4, #0]
 8005568:	6993      	ldr	r3, [r2, #24]
 800556a:	f023 0310 	bic.w	r3, r3, #16
 800556e:	6193      	str	r3, [r2, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005570:	f7fe f886 	bl	8003680 <HAL_GetTick>
 8005574:	4605      	mov	r5, r0

  /* Check Sleep mode acknowledge */
  while((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8005576:	6823      	ldr	r3, [r4, #0]
 8005578:	699a      	ldr	r2, [r3, #24]
 800557a:	0711      	lsls	r1, r2, #28
 800557c:	f100 816f 	bmi.w	800585e <HAL_FDCAN_Init+0x4f2>
      return HAL_ERROR;
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8005580:	699a      	ldr	r2, [r3, #24]
 8005582:	f042 0201 	orr.w	r2, r2, #1
 8005586:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005588:	f7fe f87a 	bl	8003680 <HAL_GetTick>
 800558c:	4605      	mov	r5, r0

  /* Wait until the INIT bit into CCCR register is set */
  while((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == RESET)
 800558e:	6823      	ldr	r3, [r4, #0]
 8005590:	699a      	ldr	r2, [r3, #24]
 8005592:	07d2      	lsls	r2, r2, #31
 8005594:	f140 8175 	bpl.w	8005882 <HAL_FDCAN_Init+0x516>
      return HAL_ERROR;
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8005598:	699a      	ldr	r2, [r3, #24]
 800559a:	f042 0202 	orr.w	r2, r2, #2
 800559e:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if(hfdcan->Init.AutoRetransmission == ENABLE)
 80055a0:	7c22      	ldrb	r2, [r4, #16]
 80055a2:	2a01      	cmp	r2, #1
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80055a4:	699a      	ldr	r2, [r3, #24]
 80055a6:	bf0c      	ite	eq
 80055a8:	f022 0240 	biceq.w	r2, r2, #64	; 0x40
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80055ac:	f042 0240 	orrne.w	r2, r2, #64	; 0x40
 80055b0:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if(hfdcan->Init.TransmitPause == ENABLE)
 80055b2:	7c62      	ldrb	r2, [r4, #17]
 80055b4:	2a01      	cmp	r2, #1
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80055b6:	699a      	ldr	r2, [r3, #24]
 80055b8:	bf0c      	ite	eq
 80055ba:	f442 4280 	orreq.w	r2, r2, #16384	; 0x4000
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80055be:	f422 4280 	bicne.w	r2, r2, #16384	; 0x4000
 80055c2:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if(hfdcan->Init.ProtocolException == ENABLE)
 80055c4:	7ca2      	ldrb	r2, [r4, #18]
 80055c6:	2a01      	cmp	r2, #1
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80055c8:	699a      	ldr	r2, [r3, #24]
 80055ca:	bf0c      	ite	eq
 80055cc:	f422 5280 	biceq.w	r2, r2, #4096	; 0x1000
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80055d0:	f442 5280 	orrne.w	r2, r2, #4096	; 0x1000
 80055d4:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 80055d6:	699a      	ldr	r2, [r3, #24]
 80055d8:	68a0      	ldr	r0, [r4, #8]
 80055da:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80055de:	4302      	orrs	r2, r0
 80055e0:	619a      	str	r2, [r3, #24]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if(hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 80055e2:	68e2      	ldr	r2, [r4, #12]
 80055e4:	2a01      	cmp	r2, #1
 80055e6:	f040 8153 	bne.w	8005890 <HAL_FDCAN_Init+0x524>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 80055ea:	699a      	ldr	r2, [r3, #24]
 80055ec:	f042 0204 	orr.w	r2, r2, #4
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80055f0:	619a      	str	r2, [r3, #24]
 80055f2:	e007      	b.n	8005604 <HAL_FDCAN_Init+0x298>
 80055f4:	4000a000 	.word	0x4000a000
 80055f8:	4000a100 	.word	0x4000a100
 80055fc:	080137ec 	.word	0x080137ec
 8005600:	000445f0 	.word	0x000445f0
    }
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1) << 25) | \
 8005604:	69a2      	ldr	r2, [r4, #24]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1) << 8)       | \
                            ((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1)              | \
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1) << 16));

  /* If FD operation with BRS is selected, set the data bit timing register */
  if(hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8005606:	f5b0 7f40 	cmp.w	r0, #768	; 0x300
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1) << 25) | \
 800560a:	f102 31ff 	add.w	r1, r2, #4294967295
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1) << 8)       | \
 800560e:	69e2      	ldr	r2, [r4, #28]
 8005610:	f102 32ff 	add.w	r2, r2, #4294967295
 8005614:	ea4f 2202 	mov.w	r2, r2, lsl #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1) << 25) | \
 8005618:	ea42 6241 	orr.w	r2, r2, r1, lsl #25
                            ((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1)              | \
 800561c:	6a21      	ldr	r1, [r4, #32]
 800561e:	f101 31ff 	add.w	r1, r1, #4294967295
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1) << 8)       | \
 8005622:	ea42 0201 	orr.w	r2, r2, r1
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1) << 16));
 8005626:	6961      	ldr	r1, [r4, #20]
 8005628:	f101 31ff 	add.w	r1, r1, #4294967295
                            ((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1)              | \
 800562c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1) << 25) | \
 8005630:	61da      	str	r2, [r3, #28]
  if(hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8005632:	d10e      	bne.n	8005652 <HAL_FDCAN_Init+0x2e6>
  {
    hfdcan->Instance->DBTP = (((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1)   | \
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1) << 8) | \
 8005634:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8005636:	1e51      	subs	r1, r2, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1) << 4) | \
 8005638:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800563a:	3a01      	subs	r2, #1
 800563c:	0112      	lsls	r2, r2, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1) << 8) | \
 800563e:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
    hfdcan->Instance->DBTP = (((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1)   | \
 8005642:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8005644:	3901      	subs	r1, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1) << 8) | \
 8005646:	430a      	orrs	r2, r1
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1) << 16));
 8005648:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800564a:	3901      	subs	r1, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1) << 4) | \
 800564c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
    hfdcan->Instance->DBTP = (((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1)   | \
 8005650:	60da      	str	r2, [r3, #12]
  }

  if(hfdcan->Init.TxFifoQueueElmtsNbr > 0)
 8005652:	6e26      	ldr	r6, [r4, #96]	; 0x60
 8005654:	b12e      	cbz	r6, 8005662 <HAL_FDCAN_Init+0x2f6>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8005656:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 800565a:	6e61      	ldr	r1, [r4, #100]	; 0x64
 800565c:	430a      	orrs	r2, r1
 800565e:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
  }

  /* Configure Tx element size */
  if((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0)
 8005662:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 8005664:	42c6      	cmn	r6, r0
 8005666:	d009      	beq.n	800567c <HAL_FDCAN_Init+0x310>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 8005668:	f8d3 10c8 	ldr.w	r1, [r3, #200]	; 0xc8
 800566c:	6ea2      	ldr	r2, [r4, #104]	; 0x68
 800566e:	4d9e      	ldr	r5, [pc, #632]	; (80058e8 <HAL_FDCAN_Init+0x57c>)
 8005670:	f021 0107 	bic.w	r1, r1, #7
 8005674:	5caa      	ldrb	r2, [r5, r2]
 8005676:	430a      	orrs	r2, r1
 8005678:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if(hfdcan->Init.RxFifo0ElmtsNbr > 0)
 800567c:	f8d4 8040 	ldr.w	r8, [r4, #64]	; 0x40
 8005680:	f1b8 0f00 	cmp.w	r8, #0
 8005684:	d009      	beq.n	800569a <HAL_FDCAN_Init+0x32e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS, CvtEltSize[hfdcan->Init.RxFifo0ElmtSize]);
 8005686:	f8d3 10bc 	ldr.w	r1, [r3, #188]	; 0xbc
 800568a:	6c62      	ldr	r2, [r4, #68]	; 0x44
 800568c:	4d96      	ldr	r5, [pc, #600]	; (80058e8 <HAL_FDCAN_Init+0x57c>)
 800568e:	f021 0107 	bic.w	r1, r1, #7
 8005692:	5caa      	ldrb	r2, [r5, r2]
 8005694:	430a      	orrs	r2, r1
 8005696:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  }

  /* Configure Rx FIFO 1 element size */
  if(hfdcan->Init.RxFifo1ElmtsNbr > 0)
 800569a:	f8d4 c048 	ldr.w	ip, [r4, #72]	; 0x48
 800569e:	f1bc 0f00 	cmp.w	ip, #0
 80056a2:	d00a      	beq.n	80056ba <HAL_FDCAN_Init+0x34e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS, (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << 4));
 80056a4:	f8d3 20bc 	ldr.w	r2, [r3, #188]	; 0xbc
 80056a8:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 80056aa:	4d8f      	ldr	r5, [pc, #572]	; (80058e8 <HAL_FDCAN_Init+0x57c>)
 80056ac:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80056b0:	5c69      	ldrb	r1, [r5, r1]
 80056b2:	ea42 1201 	orr.w	r2, r2, r1, lsl #4
 80056b6:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  }

  /* Configure Rx buffer element size */
  if(hfdcan->Init.RxBuffersNbr > 0)
 80056ba:	f8d4 a050 	ldr.w	sl, [r4, #80]	; 0x50
 80056be:	f1ba 0f00 	cmp.w	sl, #0
 80056c2:	d00a      	beq.n	80056da <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS, (CvtEltSize[hfdcan->Init.RxBufferSize] << 8));
 80056c4:	f8d3 20bc 	ldr.w	r2, [r3, #188]	; 0xbc
 80056c8:	6d61      	ldr	r1, [r4, #84]	; 0x54
 80056ca:	4d87      	ldr	r5, [pc, #540]	; (80058e8 <HAL_FDCAN_Init+0x57c>)
 80056cc:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80056d0:	5c69      	ldrb	r1, [r5, r1]
 80056d2:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80056d6:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if(hfdcan->Instance == FDCAN1)
 80056da:	4a84      	ldr	r2, [pc, #528]	; (80058ec <HAL_FDCAN_Init+0x580>)
 80056dc:	4293      	cmp	r3, r2
 80056de:	d104      	bne.n	80056ea <HAL_FDCAN_Init+0x37e>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 80056e0:	6861      	ldr	r1, [r4, #4]
 80056e2:	688a      	ldr	r2, [r1, #8]
 80056e4:	f022 0203 	bic.w	r2, r2, #3
 80056e8:	608a      	str	r2, [r1, #8]
  uint32_t RAMcounter;

  hfdcan->msgRam.StandardFilterSA = hfdcan->Init.MessageRAMOffset;

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (hfdcan->msgRam.StandardFilterSA << 2));
 80056ea:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 80056ee:	f8df e20c 	ldr.w	lr, [pc, #524]	; 80058fc <HAL_FDCAN_Init+0x590>
  hfdcan->msgRam.StandardFilterSA = hfdcan->Init.MessageRAMOffset;
 80056f2:	6b61      	ldr	r1, [r4, #52]	; 0x34
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (hfdcan->msgRam.StandardFilterSA << 2));
 80056f4:	ea02 020e 	and.w	r2, r2, lr
  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + hfdcan->Init.StdFiltersNbr;
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (hfdcan->msgRam.ExtendedFilterSA << 2));

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << 16));
 80056f8:	f8d4 903c 	ldr.w	r9, [r4, #60]	; 0x3c
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (hfdcan->msgRam.StandardFilterSA << 2));
 80056fc:	ea42 0281 	orr.w	r2, r2, r1, lsl #2
 8005700:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << 16));
 8005704:	f8d3 5084 	ldr.w	r5, [r3, #132]	; 0x84
 8005708:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800570a:	f425 057f 	bic.w	r5, r5, #16711680	; 0xff0000
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + hfdcan->Init.StdFiltersNbr;
 800570e:	188f      	adds	r7, r1, r2
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize);

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << 24));

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4);
 8005710:	f101 5180 	add.w	r1, r1, #268435456	; 0x10000000
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << 16));
 8005714:	ea45 4502 	orr.w	r5, r5, r2, lsl #16
  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4);
 8005718:	f501 512c 	add.w	r1, r1, #11008	; 0x2b00
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << 16));
 800571c:	f8c3 5084 	str.w	r5, [r3, #132]	; 0x84
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (hfdcan->msgRam.ExtendedFilterSA << 2));
 8005720:	f8d3 5088 	ldr.w	r5, [r3, #136]	; 0x88
  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4);
 8005724:	0089      	lsls	r1, r1, #2
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (hfdcan->msgRam.ExtendedFilterSA << 2));
 8005726:	ea05 050e 	and.w	r5, r5, lr
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4);
 800572a:	eb01 0282 	add.w	r2, r1, r2, lsl #2
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (hfdcan->msgRam.ExtendedFilterSA << 2));
 800572e:	ea45 0587 	orr.w	r5, r5, r7, lsl #2
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2);
 8005732:	eb07 0749 	add.w	r7, r7, r9, lsl #1
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (hfdcan->msgRam.ExtendedFilterSA << 2));
 8005736:	f8c3 5088 	str.w	r5, [r3, #136]	; 0x88
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << 16));
 800573a:	f8d3 5088 	ldr.w	r5, [r3, #136]	; 0x88
 800573e:	f425 057f 	bic.w	r5, r5, #16711680	; 0xff0000
 8005742:	ea45 4509 	orr.w	r5, r5, r9, lsl #16
 8005746:	f8c3 5088 	str.w	r5, [r3, #136]	; 0x88
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (hfdcan->msgRam.RxFIFO0SA << 2));
 800574a:	f8d3 50a0 	ldr.w	r5, [r3, #160]	; 0xa0
 800574e:	ea05 050e 	and.w	r5, r5, lr
 8005752:	ea45 0587 	orr.w	r5, r5, r7, lsl #2
 8005756:	f8c3 50a0 	str.w	r5, [r3, #160]	; 0xa0
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << 16));
 800575a:	f8d3 50a0 	ldr.w	r5, [r3, #160]	; 0xa0
 800575e:	f425 05fe 	bic.w	r5, r5, #8323072	; 0x7f0000
 8005762:	ea45 4508 	orr.w	r5, r5, r8, lsl #16
 8005766:	f8c3 50a0 	str.w	r5, [r3, #160]	; 0xa0
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA + (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 800576a:	6c65      	ldr	r5, [r4, #68]	; 0x44
 800576c:	fb05 f808 	mul.w	r8, r5, r8
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (hfdcan->msgRam.RxFIFO1SA << 2));
 8005770:	f8d3 50b0 	ldr.w	r5, [r3, #176]	; 0xb0
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA + (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 8005774:	4447      	add	r7, r8
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (hfdcan->msgRam.RxFIFO1SA << 2));
 8005776:	f025 05fc 	bic.w	r5, r5, #252	; 0xfc
 800577a:	ea45 0587 	orr.w	r5, r5, r7, lsl #2
 800577e:	f8c3 50b0 	str.w	r5, [r3, #176]	; 0xb0
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << 16));
 8005782:	f8d3 50b0 	ldr.w	r5, [r3, #176]	; 0xb0
 8005786:	f425 05fe 	bic.w	r5, r5, #8323072	; 0x7f0000
 800578a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 800578e:	f8c3 50b0 	str.w	r5, [r3, #176]	; 0xb0
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA + (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 8005792:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
 8005794:	fb05 fc0c 	mul.w	ip, r5, ip
 8005798:	eb07 050c 	add.w	r5, r7, ip
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (hfdcan->msgRam.RxBufferSA << 2));
 800579c:	f8d3 70ac 	ldr.w	r7, [r3, #172]	; 0xac
 80057a0:	f027 07fc 	bic.w	r7, r7, #252	; 0xfc
 80057a4:	ea47 0785 	orr.w	r7, r7, r5, lsl #2
 80057a8:	f8c3 70ac 	str.w	r7, [r3, #172]	; 0xac
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA + (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 80057ac:	6d67      	ldr	r7, [r4, #84]	; 0x54
 80057ae:	fb07 f70a 	mul.w	r7, r7, sl
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (hfdcan->msgRam.TxEventFIFOSA << 2));
 80057b2:	f8d3 a0f0 	ldr.w	sl, [r3, #240]	; 0xf0
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA + (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 80057b6:	443d      	add	r5, r7
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (hfdcan->msgRam.TxEventFIFOSA << 2));
 80057b8:	ea0a 0e0e 	and.w	lr, sl, lr
 80057bc:	ea4e 0e85 	orr.w	lr, lr, r5, lsl #2
 80057c0:	f8c3 e0f0 	str.w	lr, [r3, #240]	; 0xf0
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << 16));
 80057c4:	f8d3 a0f0 	ldr.w	sl, [r3, #240]	; 0xf0
 80057c8:	f8d4 e058 	ldr.w	lr, [r4, #88]	; 0x58
 80057cc:	f42a 1a7c 	bic.w	sl, sl, #4128768	; 0x3f0000
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2);
 80057d0:	eb05 0b4e 	add.w	fp, r5, lr, lsl #1
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << 16));
 80057d4:	ea4a 4a0e 	orr.w	sl, sl, lr, lsl #16
 80057d8:	f8c3 a0f0 	str.w	sl, [r3, #240]	; 0xf0
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (hfdcan->msgRam.TxBufferSA << 2));
 80057dc:	f8d3 a0c0 	ldr.w	sl, [r3, #192]	; 0xc0
 80057e0:	f02a 05fc 	bic.w	r5, sl, #252	; 0xfc
 80057e4:	ea45 058b 	orr.w	r5, r5, fp, lsl #2
 80057e8:	f8c3 50c0 	str.w	r5, [r3, #192]	; 0xc0
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << 16));
 80057ec:	f8d3 50c0 	ldr.w	r5, [r3, #192]	; 0xc0
 80057f0:	f425 157c 	bic.w	r5, r5, #4128768	; 0x3f0000
 80057f4:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 80057f8:	f8c3 50c0 	str.w	r5, [r3, #192]	; 0xc0
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << 24));
 80057fc:	f8d3 a0c0 	ldr.w	sl, [r3, #192]	; 0xc0
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize);
 8005800:	6ea5      	ldr	r5, [r4, #104]	; 0x68
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << 24));
 8005802:	f02a 5a7c 	bic.w	sl, sl, #1056964608	; 0x3f000000
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize);
 8005806:	4368      	muls	r0, r5
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << 24));
 8005808:	ea4a 6a06 	orr.w	sl, sl, r6, lsl #24
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA + (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4);
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA + (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4);
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2 * 4);
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4);

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA + (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4);
 800580c:	4375      	muls	r5, r6
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << 24));
 800580e:	f8c3 a0c0 	str.w	sl, [r3, #192]	; 0xc0
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4);
 8005812:	6722      	str	r2, [r4, #112]	; 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2 * 4);
 8005814:	eb02 02c9 	add.w	r2, r2, r9, lsl #3
  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4);
 8005818:	66e1      	str	r1, [r4, #108]	; 0x6c
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2 * 4);
 800581a:	6762      	str	r2, [r4, #116]	; 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA + (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4);
 800581c:	eb02 0288 	add.w	r2, r2, r8, lsl #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA + (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4);
 8005820:	eb02 038c 	add.w	r3, r2, ip, lsl #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA + (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4);
 8005824:	67a2      	str	r2, [r4, #120]	; 0x78

  if(hfdcan->msgRam.EndAddress > 0x4000B5FC) /* Last address of the Message RAM */
 8005826:	4a32      	ldr	r2, [pc, #200]	; (80058f0 <HAL_FDCAN_Init+0x584>)
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA + (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4);
 8005828:	67e3      	str	r3, [r4, #124]	; 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA + (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4);
 800582a:	eb03 0387 	add.w	r3, r3, r7, lsl #2
 800582e:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2 * 4);
 8005832:	eb03 03ce 	add.w	r3, r3, lr, lsl #3
 8005836:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4);
 800583a:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 800583e:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA + (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4);
 8005842:	eb03 0385 	add.w	r3, r3, r5, lsl #2
  if(hfdcan->msgRam.EndAddress > 0x4000B5FC) /* Last address of the Message RAM */
 8005846:	4293      	cmp	r3, r2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA + (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4);
 8005848:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
  if(hfdcan->msgRam.EndAddress > 0x4000B5FC) /* Last address of the Message RAM */
 800584c:	d834      	bhi.n	80058b8 <HAL_FDCAN_Init+0x54c>
  else
  {
    /* Flush the allocated Message RAM area */
    for(RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4)
    {
      *(__IO uint32_t *)(RAMcounter) = 0x00000000;
 800584e:	2200      	movs	r2, #0
    for(RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4)
 8005850:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8005854:	4299      	cmp	r1, r3
 8005856:	d235      	bcs.n	80058c4 <HAL_FDCAN_Init+0x558>
      *(__IO uint32_t *)(RAMcounter) = 0x00000000;
 8005858:	f841 2b04 	str.w	r2, [r1], #4
 800585c:	e7f8      	b.n	8005850 <HAL_FDCAN_Init+0x4e4>
    if((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 800585e:	f7fd ff0f 	bl	8003680 <HAL_GetTick>
 8005862:	1b40      	subs	r0, r0, r5
 8005864:	280a      	cmp	r0, #10
 8005866:	f67f ae86 	bls.w	8005576 <HAL_FDCAN_Init+0x20a>
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800586a:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
 800586e:	f043 0301 	orr.w	r3, r3, #1
 8005872:	f8c4 3098 	str.w	r3, [r4, #152]	; 0x98
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8005876:	2303      	movs	r3, #3
 8005878:	f884 3094 	strb.w	r3, [r4, #148]	; 0x94
     return HAL_ERROR;
 800587c:	2001      	movs	r0, #1
 800587e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8005882:	f7fd fefd 	bl	8003680 <HAL_GetTick>
 8005886:	1b40      	subs	r0, r0, r5
 8005888:	280a      	cmp	r0, #10
 800588a:	f67f ae80 	bls.w	800558e <HAL_FDCAN_Init+0x222>
 800588e:	e7ec      	b.n	800586a <HAL_FDCAN_Init+0x4fe>
  else if(hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8005890:	2a00      	cmp	r2, #0
 8005892:	f43f aeb7 	beq.w	8005604 <HAL_FDCAN_Init+0x298>
    if(hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8005896:	2a02      	cmp	r2, #2
 8005898:	d00a      	beq.n	80058b0 <HAL_FDCAN_Init+0x544>
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 800589a:	6999      	ldr	r1, [r3, #24]
      if(hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 800589c:	2a03      	cmp	r2, #3
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 800589e:	f041 0180 	orr.w	r1, r1, #128	; 0x80
 80058a2:	6199      	str	r1, [r3, #24]
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80058a4:	6919      	ldr	r1, [r3, #16]
 80058a6:	f041 0110 	orr.w	r1, r1, #16
 80058aa:	6119      	str	r1, [r3, #16]
      if(hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 80058ac:	f47f aeaa 	bne.w	8005604 <HAL_FDCAN_Init+0x298>
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80058b0:	699a      	ldr	r2, [r3, #24]
 80058b2:	f042 0220 	orr.w	r2, r2, #32
 80058b6:	e69b      	b.n	80055f0 <HAL_FDCAN_Init+0x284>
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 80058b8:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
 80058bc:	f043 0320 	orr.w	r3, r3, #32
 80058c0:	f8c4 3098 	str.w	r3, [r4, #152]	; 0x98
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80058c4:	2000      	movs	r0, #0
  hfdcan->State = HAL_FDCAN_STATE_READY;
 80058c6:	2301      	movs	r3, #1
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80058c8:	f8c4 0098 	str.w	r0, [r4, #152]	; 0x98
  hfdcan->State = HAL_FDCAN_STATE_READY;
 80058cc:	f884 3094 	strb.w	r3, [r4, #148]	; 0x94
  return HAL_OK;
 80058d0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  assert_param(IS_FDCAN_ALL_INSTANCE(hfdcan->Instance));
 80058d4:	4a07      	ldr	r2, [pc, #28]	; (80058f4 <HAL_FDCAN_Init+0x588>)
 80058d6:	4293      	cmp	r3, r2
 80058d8:	f43f ad55 	beq.w	8005386 <HAL_FDCAN_Init+0x1a>
 80058dc:	21e5      	movs	r1, #229	; 0xe5
 80058de:	4806      	ldr	r0, [pc, #24]	; (80058f8 <HAL_FDCAN_Init+0x58c>)
 80058e0:	f7fc faf5 	bl	8001ece <assert_failed>
 80058e4:	e54f      	b.n	8005386 <HAL_FDCAN_Init+0x1a>
 80058e6:	bf00      	nop
 80058e8:	080137d9 	.word	0x080137d9
 80058ec:	4000a000 	.word	0x4000a000
 80058f0:	4000b5fc 	.word	0x4000b5fc
 80058f4:	4000a400 	.word	0x4000a400
 80058f8:	080137ec 	.word	0x080137ec
 80058fc:	ffff0003 	.word	0xffff0003

08005900 <HAL_FDCAN_ClockCalibrationCallback>:
 8005900:	4770      	bx	lr

08005902 <HAL_FDCAN_TxEventFifoCallback>:
 8005902:	4770      	bx	lr

08005904 <HAL_FDCAN_RxFifo0Callback>:
 8005904:	4770      	bx	lr

08005906 <HAL_FDCAN_RxFifo1Callback>:
 8005906:	4770      	bx	lr

08005908 <HAL_FDCAN_TxFifoEmptyCallback>:
 8005908:	4770      	bx	lr

0800590a <HAL_FDCAN_TxBufferCompleteCallback>:
 800590a:	4770      	bx	lr

0800590c <HAL_FDCAN_TxBufferAbortCallback>:
 800590c:	4770      	bx	lr

0800590e <HAL_FDCAN_RxBufferNewMessageCallback>:
 800590e:	4770      	bx	lr

08005910 <HAL_FDCAN_TimestampWraparoundCallback>:
 8005910:	4770      	bx	lr

08005912 <HAL_FDCAN_TimeoutOccurredCallback>:
 8005912:	4770      	bx	lr

08005914 <HAL_FDCAN_HighPriorityMessageCallback>:
 8005914:	4770      	bx	lr

08005916 <HAL_FDCAN_ErrorCallback>:
{
 8005916:	4770      	bx	lr

08005918 <HAL_FDCAN_TT_ScheduleSyncCallback>:
 8005918:	4770      	bx	lr

0800591a <HAL_FDCAN_TT_TimeMarkCallback>:
 800591a:	4770      	bx	lr

0800591c <HAL_FDCAN_TT_StopWatchCallback>:
{
 800591c:	4770      	bx	lr

0800591e <HAL_FDCAN_TT_GlobalTimeCallback>:
{
 800591e:	4770      	bx	lr

08005920 <HAL_FDCAN_IRQHandler>:
  ClkCalibrationITs = (FDCAN_CCU->IR << 30);
 8005920:	4aa2      	ldr	r2, [pc, #648]	; (8005bac <HAL_FDCAN_IRQHandler+0x28c>)
{
 8005922:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  ClkCalibrationITs = (FDCAN_CCU->IR << 30);
 8005926:	6911      	ldr	r1, [r2, #16]
{
 8005928:	4604      	mov	r4, r0
  ClkCalibrationITs &= (FDCAN_CCU->IE << 30);
 800592a:	6953      	ldr	r3, [r2, #20]
 800592c:	ea4f 7983 	mov.w	r9, r3, lsl #30
  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8005930:	6803      	ldr	r3, [r0, #0]
  ClkCalibrationITs &= (FDCAN_CCU->IE << 30);
 8005932:	ea09 7981 	and.w	r9, r9, r1, lsl #30
  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8005936:	6d19      	ldr	r1, [r3, #80]	; 0x50
  TxEventFifoITs &= hfdcan->Instance->IE;
 8005938:	6d5d      	ldr	r5, [r3, #84]	; 0x54
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 800593a:	6d1f      	ldr	r7, [r3, #80]	; 0x50
  TxEventFifoITs &= hfdcan->Instance->IE;
 800593c:	ea01 0805 	and.w	r8, r1, r5
  RxFifo0ITs &= hfdcan->Instance->IE;
 8005940:	6d59      	ldr	r1, [r3, #84]	; 0x54
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 8005942:	6d1e      	ldr	r6, [r3, #80]	; 0x50
  RxFifo0ITs &= hfdcan->Instance->IE;
 8005944:	400f      	ands	r7, r1
  RxFifo1ITs &= hfdcan->Instance->IE;
 8005946:	6d59      	ldr	r1, [r3, #84]	; 0x54
  ErrStatus = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8005948:	6d1d      	ldr	r5, [r3, #80]	; 0x50
  TxEventFifoITs &= hfdcan->Instance->IE;
 800594a:	f408 4870 	and.w	r8, r8, #61440	; 0xf000
  RxFifo1ITs &= hfdcan->Instance->IE;
 800594e:	400e      	ands	r6, r1
  ErrStatus &= hfdcan->Instance->IE;
 8005950:	6d59      	ldr	r1, [r3, #84]	; 0x54
  RxFifo0ITs &= hfdcan->Instance->IE;
 8005952:	f007 070f 	and.w	r7, r7, #15
  ErrStatus &= hfdcan->Instance->IE;
 8005956:	400d      	ands	r5, r1
  if(__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 8005958:	6d19      	ldr	r1, [r3, #80]	; 0x50
  RxFifo1ITs &= hfdcan->Instance->IE;
 800595a:	f006 06f0 	and.w	r6, r6, #240	; 0xf0
  if(__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 800595e:	05c9      	lsls	r1, r1, #23
  ErrStatus &= hfdcan->Instance->IE;
 8005960:	f005 557f 	and.w	r5, r5, #1069547520	; 0x3fc00000
  if(__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 8005964:	d50f      	bpl.n	8005986 <HAL_FDCAN_IRQHandler+0x66>
    if(__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 8005966:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8005968:	05c9      	lsls	r1, r1, #23
 800596a:	d50c      	bpl.n	8005986 <HAL_FDCAN_IRQHandler+0x66>
      __HAL_FDCAN_DISABLE_IT(hfdcan, FDCAN_IT_RX_HIGH_PRIORITY_MSG);
 800596c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800596e:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 8005972:	6559      	str	r1, [r3, #84]	; 0x54
 8005974:	6951      	ldr	r1, [r2, #20]
 8005976:	6151      	str	r1, [r2, #20]
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 8005978:	f44f 7180 	mov.w	r1, #256	; 0x100
 800597c:	6519      	str	r1, [r3, #80]	; 0x50
 800597e:	2300      	movs	r3, #0
 8005980:	6113      	str	r3, [r2, #16]
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 8005982:	f7ff ffc7 	bl	8005914 <HAL_FDCAN_HighPriorityMessageCallback>
  if(__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 8005986:	6823      	ldr	r3, [r4, #0]
 8005988:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800598a:	0551      	lsls	r1, r2, #21
 800598c:	d51c      	bpl.n	80059c8 <HAL_FDCAN_IRQHandler+0xa8>
    if(__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 800598e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005990:	0552      	lsls	r2, r2, #21
 8005992:	d519      	bpl.n	80059c8 <HAL_FDCAN_IRQHandler+0xa8>
      __HAL_FDCAN_DISABLE_IT(hfdcan, FDCAN_IT_TX_ABORT_COMPLETE);
 8005994:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005996:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800599a:	655a      	str	r2, [r3, #84]	; 0x54
 800599c:	4a83      	ldr	r2, [pc, #524]	; (8005bac <HAL_FDCAN_IRQHandler+0x28c>)
 800599e:	6951      	ldr	r1, [r2, #20]
 80059a0:	6151      	str	r1, [r2, #20]
      AbortedBuffers = hfdcan->Instance->TXBCF;
 80059a2:	f8d3 10dc 	ldr.w	r1, [r3, #220]	; 0xdc
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 80059a6:	f8d3 00e4 	ldr.w	r0, [r3, #228]	; 0xe4
 80059aa:	4001      	ands	r1, r0
      CLEAR_BIT(hfdcan->Instance->TXBCIE, AbortedBuffers);
 80059ac:	f8d3 00e4 	ldr.w	r0, [r3, #228]	; 0xe4
 80059b0:	ea20 0001 	bic.w	r0, r0, r1
 80059b4:	f8c3 00e4 	str.w	r0, [r3, #228]	; 0xe4
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 80059b8:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80059bc:	6518      	str	r0, [r3, #80]	; 0x50
 80059be:	2300      	movs	r3, #0
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 80059c0:	4620      	mov	r0, r4
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 80059c2:	6113      	str	r3, [r2, #16]
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 80059c4:	f7ff ffa2 	bl	800590c <HAL_FDCAN_TxBufferAbortCallback>
  if(ClkCalibrationITs != 0U)
 80059c8:	f1b9 0f00 	cmp.w	r9, #0
 80059cc:	d010      	beq.n	80059f0 <HAL_FDCAN_IRQHandler+0xd0>
    __HAL_FDCAN_DISABLE_IT(hfdcan, ClkCalibrationITs);
 80059ce:	6822      	ldr	r2, [r4, #0]
 80059d0:	ea4f 7099 	mov.w	r0, r9, lsr #30
 80059d4:	6d53      	ldr	r3, [r2, #84]	; 0x54
 80059d6:	6553      	str	r3, [r2, #84]	; 0x54
 80059d8:	4b74      	ldr	r3, [pc, #464]	; (8005bac <HAL_FDCAN_IRQHandler+0x28c>)
 80059da:	6959      	ldr	r1, [r3, #20]
 80059dc:	ea21 0100 	bic.w	r1, r1, r0
 80059e0:	6159      	str	r1, [r3, #20]
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ClkCalibrationITs);
 80059e2:	2100      	movs	r1, #0
 80059e4:	6511      	str	r1, [r2, #80]	; 0x50
    HAL_FDCAN_ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
 80059e6:	4649      	mov	r1, r9
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ClkCalibrationITs);
 80059e8:	6118      	str	r0, [r3, #16]
    HAL_FDCAN_ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
 80059ea:	4620      	mov	r0, r4
 80059ec:	f7ff ff88 	bl	8005900 <HAL_FDCAN_ClockCalibrationCallback>
  if(TxEventFifoITs != 0U)
 80059f0:	f1b8 0f00 	cmp.w	r8, #0
 80059f4:	d00f      	beq.n	8005a16 <HAL_FDCAN_IRQHandler+0xf6>
    __HAL_FDCAN_DISABLE_IT(hfdcan, TxEventFifoITs);
 80059f6:	6822      	ldr	r2, [r4, #0]
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 80059f8:	4620      	mov	r0, r4
    __HAL_FDCAN_DISABLE_IT(hfdcan, TxEventFifoITs);
 80059fa:	6d53      	ldr	r3, [r2, #84]	; 0x54
 80059fc:	ea23 0308 	bic.w	r3, r3, r8
 8005a00:	6553      	str	r3, [r2, #84]	; 0x54
 8005a02:	4b6a      	ldr	r3, [pc, #424]	; (8005bac <HAL_FDCAN_IRQHandler+0x28c>)
 8005a04:	6959      	ldr	r1, [r3, #20]
 8005a06:	6159      	str	r1, [r3, #20]
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 8005a08:	4641      	mov	r1, r8
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8005a0a:	f8c2 8050 	str.w	r8, [r2, #80]	; 0x50
 8005a0e:	2200      	movs	r2, #0
 8005a10:	611a      	str	r2, [r3, #16]
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 8005a12:	f7ff ff76 	bl	8005902 <HAL_FDCAN_TxEventFifoCallback>
  if(RxFifo0ITs != 0U)
 8005a16:	b177      	cbz	r7, 8005a36 <HAL_FDCAN_IRQHandler+0x116>
    __HAL_FDCAN_DISABLE_IT(hfdcan, RxFifo0ITs);
 8005a18:	6822      	ldr	r2, [r4, #0]
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8005a1a:	4620      	mov	r0, r4
    __HAL_FDCAN_DISABLE_IT(hfdcan, RxFifo0ITs);
 8005a1c:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8005a1e:	ea23 0307 	bic.w	r3, r3, r7
 8005a22:	6553      	str	r3, [r2, #84]	; 0x54
 8005a24:	4b61      	ldr	r3, [pc, #388]	; (8005bac <HAL_FDCAN_IRQHandler+0x28c>)
 8005a26:	6959      	ldr	r1, [r3, #20]
 8005a28:	6159      	str	r1, [r3, #20]
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8005a2a:	4639      	mov	r1, r7
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8005a2c:	6517      	str	r7, [r2, #80]	; 0x50
 8005a2e:	2200      	movs	r2, #0
 8005a30:	611a      	str	r2, [r3, #16]
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8005a32:	f7ff ff67 	bl	8005904 <HAL_FDCAN_RxFifo0Callback>
  if(RxFifo1ITs != 0U)
 8005a36:	b176      	cbz	r6, 8005a56 <HAL_FDCAN_IRQHandler+0x136>
    __HAL_FDCAN_DISABLE_IT(hfdcan, RxFifo1ITs);
 8005a38:	6822      	ldr	r2, [r4, #0]
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 8005a3a:	4620      	mov	r0, r4
    __HAL_FDCAN_DISABLE_IT(hfdcan, RxFifo1ITs);
 8005a3c:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8005a3e:	ea23 0306 	bic.w	r3, r3, r6
 8005a42:	6553      	str	r3, [r2, #84]	; 0x54
 8005a44:	4b59      	ldr	r3, [pc, #356]	; (8005bac <HAL_FDCAN_IRQHandler+0x28c>)
 8005a46:	6959      	ldr	r1, [r3, #20]
 8005a48:	6159      	str	r1, [r3, #20]
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 8005a4a:	4631      	mov	r1, r6
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8005a4c:	6516      	str	r6, [r2, #80]	; 0x50
 8005a4e:	2200      	movs	r2, #0
 8005a50:	611a      	str	r2, [r3, #16]
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 8005a52:	f7ff ff58 	bl	8005906 <HAL_FDCAN_RxFifo1Callback>
  if(__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 8005a56:	6823      	ldr	r3, [r4, #0]
 8005a58:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005a5a:	0517      	lsls	r7, r2, #20
 8005a5c:	d511      	bpl.n	8005a82 <HAL_FDCAN_IRQHandler+0x162>
    if(__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 8005a5e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005a60:	0516      	lsls	r6, r2, #20
 8005a62:	d50e      	bpl.n	8005a82 <HAL_FDCAN_IRQHandler+0x162>
      __HAL_FDCAN_DISABLE_IT(hfdcan, FDCAN_IT_TX_FIFO_EMPTY);
 8005a64:	6d5a      	ldr	r2, [r3, #84]	; 0x54
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 8005a66:	4620      	mov	r0, r4
      __HAL_FDCAN_DISABLE_IT(hfdcan, FDCAN_IT_TX_FIFO_EMPTY);
 8005a68:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005a6c:	655a      	str	r2, [r3, #84]	; 0x54
 8005a6e:	4a4f      	ldr	r2, [pc, #316]	; (8005bac <HAL_FDCAN_IRQHandler+0x28c>)
 8005a70:	6951      	ldr	r1, [r2, #20]
 8005a72:	6151      	str	r1, [r2, #20]
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 8005a74:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005a78:	6519      	str	r1, [r3, #80]	; 0x50
 8005a7a:	2300      	movs	r3, #0
 8005a7c:	6113      	str	r3, [r2, #16]
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 8005a7e:	f7ff ff43 	bl	8005908 <HAL_FDCAN_TxFifoEmptyCallback>
  if(__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE) != RESET)
 8005a82:	6823      	ldr	r3, [r4, #0]
 8005a84:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005a86:	0590      	lsls	r0, r2, #22
 8005a88:	d51c      	bpl.n	8005ac4 <HAL_FDCAN_IRQHandler+0x1a4>
    if(__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_COMPLETE) != RESET)
 8005a8a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005a8c:	0591      	lsls	r1, r2, #22
 8005a8e:	d519      	bpl.n	8005ac4 <HAL_FDCAN_IRQHandler+0x1a4>
      __HAL_FDCAN_DISABLE_IT(hfdcan, FDCAN_IT_TX_COMPLETE);
 8005a90:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005a92:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005a96:	655a      	str	r2, [r3, #84]	; 0x54
 8005a98:	4a44      	ldr	r2, [pc, #272]	; (8005bac <HAL_FDCAN_IRQHandler+0x28c>)
 8005a9a:	6951      	ldr	r1, [r2, #20]
 8005a9c:	6151      	str	r1, [r2, #20]
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8005a9e:	f8d3 10d8 	ldr.w	r1, [r3, #216]	; 0xd8
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 8005aa2:	f8d3 00e0 	ldr.w	r0, [r3, #224]	; 0xe0
 8005aa6:	4001      	ands	r1, r0
      CLEAR_BIT(hfdcan->Instance->TXBTIE, TransmittedBuffers);
 8005aa8:	f8d3 00e0 	ldr.w	r0, [r3, #224]	; 0xe0
 8005aac:	ea20 0001 	bic.w	r0, r0, r1
 8005ab0:	f8c3 00e0 	str.w	r0, [r3, #224]	; 0xe0
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 8005ab4:	f44f 7000 	mov.w	r0, #512	; 0x200
 8005ab8:	6518      	str	r0, [r3, #80]	; 0x50
 8005aba:	2300      	movs	r3, #0
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8005abc:	4620      	mov	r0, r4
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 8005abe:	6113      	str	r3, [r2, #16]
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8005ac0:	f7ff ff23 	bl	800590a <HAL_FDCAN_TxBufferCompleteCallback>
  if(__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE) != RESET)
 8005ac4:	6823      	ldr	r3, [r4, #0]
 8005ac6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005ac8:	0312      	lsls	r2, r2, #12
 8005aca:	d511      	bpl.n	8005af0 <HAL_FDCAN_IRQHandler+0x1d0>
    if(__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_RX_BUFFER_NEW_MESSAGE) != RESET)
 8005acc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005ace:	0317      	lsls	r7, r2, #12
 8005ad0:	d50e      	bpl.n	8005af0 <HAL_FDCAN_IRQHandler+0x1d0>
      __HAL_FDCAN_DISABLE_IT(hfdcan, FDCAN_IT_RX_BUFFER_NEW_MESSAGE);
 8005ad2:	6d5a      	ldr	r2, [r3, #84]	; 0x54
      HAL_FDCAN_RxBufferNewMessageCallback(hfdcan);
 8005ad4:	4620      	mov	r0, r4
      __HAL_FDCAN_DISABLE_IT(hfdcan, FDCAN_IT_RX_BUFFER_NEW_MESSAGE);
 8005ad6:	f422 2200 	bic.w	r2, r2, #524288	; 0x80000
 8005ada:	655a      	str	r2, [r3, #84]	; 0x54
 8005adc:	4a33      	ldr	r2, [pc, #204]	; (8005bac <HAL_FDCAN_IRQHandler+0x28c>)
 8005ade:	6951      	ldr	r1, [r2, #20]
 8005ae0:	6151      	str	r1, [r2, #20]
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE);
 8005ae2:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8005ae6:	6519      	str	r1, [r3, #80]	; 0x50
 8005ae8:	2300      	movs	r3, #0
 8005aea:	6113      	str	r3, [r2, #16]
      HAL_FDCAN_RxBufferNewMessageCallback(hfdcan);
 8005aec:	f7ff ff0f 	bl	800590e <HAL_FDCAN_RxBufferNewMessageCallback>
  if(__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 8005af0:	6823      	ldr	r3, [r4, #0]
 8005af2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005af4:	03d6      	lsls	r6, r2, #15
 8005af6:	d511      	bpl.n	8005b1c <HAL_FDCAN_IRQHandler+0x1fc>
    if(__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 8005af8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005afa:	03d0      	lsls	r0, r2, #15
 8005afc:	d50e      	bpl.n	8005b1c <HAL_FDCAN_IRQHandler+0x1fc>
      __HAL_FDCAN_DISABLE_IT(hfdcan, FDCAN_IT_TIMESTAMP_WRAPAROUND);
 8005afe:	6d5a      	ldr	r2, [r3, #84]	; 0x54
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8005b00:	4620      	mov	r0, r4
      __HAL_FDCAN_DISABLE_IT(hfdcan, FDCAN_IT_TIMESTAMP_WRAPAROUND);
 8005b02:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8005b06:	655a      	str	r2, [r3, #84]	; 0x54
 8005b08:	4a28      	ldr	r2, [pc, #160]	; (8005bac <HAL_FDCAN_IRQHandler+0x28c>)
 8005b0a:	6951      	ldr	r1, [r2, #20]
 8005b0c:	6151      	str	r1, [r2, #20]
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 8005b0e:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8005b12:	6519      	str	r1, [r3, #80]	; 0x50
 8005b14:	2300      	movs	r3, #0
 8005b16:	6113      	str	r3, [r2, #16]
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8005b18:	f7ff fefa 	bl	8005910 <HAL_FDCAN_TimestampWraparoundCallback>
  if(__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 8005b1c:	6823      	ldr	r3, [r4, #0]
 8005b1e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005b20:	0351      	lsls	r1, r2, #13
 8005b22:	d511      	bpl.n	8005b48 <HAL_FDCAN_IRQHandler+0x228>
    if(__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 8005b24:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005b26:	0352      	lsls	r2, r2, #13
 8005b28:	d50e      	bpl.n	8005b48 <HAL_FDCAN_IRQHandler+0x228>
      __HAL_FDCAN_DISABLE_IT(hfdcan, FDCAN_IT_TIMEOUT_OCCURRED);
 8005b2a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 8005b2c:	4620      	mov	r0, r4
      __HAL_FDCAN_DISABLE_IT(hfdcan, FDCAN_IT_TIMEOUT_OCCURRED);
 8005b2e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005b32:	655a      	str	r2, [r3, #84]	; 0x54
 8005b34:	4a1d      	ldr	r2, [pc, #116]	; (8005bac <HAL_FDCAN_IRQHandler+0x28c>)
 8005b36:	6951      	ldr	r1, [r2, #20]
 8005b38:	6151      	str	r1, [r2, #20]
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8005b3a:	f44f 2180 	mov.w	r1, #262144	; 0x40000
 8005b3e:	6519      	str	r1, [r3, #80]	; 0x50
 8005b40:	2300      	movs	r3, #0
 8005b42:	6113      	str	r3, [r2, #16]
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 8005b44:	f7ff fee5 	bl	8005912 <HAL_FDCAN_TimeoutOccurredCallback>
  if(__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 8005b48:	6823      	ldr	r3, [r4, #0]
 8005b4a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005b4c:	0397      	lsls	r7, r2, #14
 8005b4e:	d514      	bpl.n	8005b7a <HAL_FDCAN_IRQHandler+0x25a>
    if(__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 8005b50:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005b52:	0396      	lsls	r6, r2, #14
 8005b54:	d511      	bpl.n	8005b7a <HAL_FDCAN_IRQHandler+0x25a>
      __HAL_FDCAN_DISABLE_IT(hfdcan, FDCAN_IT_RAM_ACCESS_FAILURE);
 8005b56:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005b58:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8005b5c:	655a      	str	r2, [r3, #84]	; 0x54
 8005b5e:	4a13      	ldr	r2, [pc, #76]	; (8005bac <HAL_FDCAN_IRQHandler+0x28c>)
 8005b60:	6951      	ldr	r1, [r2, #20]
 8005b62:	6151      	str	r1, [r2, #20]
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 8005b64:	f44f 3100 	mov.w	r1, #131072	; 0x20000
 8005b68:	6519      	str	r1, [r3, #80]	; 0x50
 8005b6a:	2100      	movs	r1, #0
 8005b6c:	6111      	str	r1, [r2, #16]
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8005b6e:	f8d4 2098 	ldr.w	r2, [r4, #152]	; 0x98
 8005b72:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005b76:	f8c4 2098 	str.w	r2, [r4, #152]	; 0x98
  if(ErrStatus != 0U)
 8005b7a:	b175      	cbz	r5, 8005b9a <HAL_FDCAN_IRQHandler+0x27a>
    __HAL_FDCAN_DISABLE_IT(hfdcan, ErrStatus);
 8005b7c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005b7e:	ea22 0205 	bic.w	r2, r2, r5
 8005b82:	655a      	str	r2, [r3, #84]	; 0x54
 8005b84:	4a09      	ldr	r2, [pc, #36]	; (8005bac <HAL_FDCAN_IRQHandler+0x28c>)
 8005b86:	6951      	ldr	r1, [r2, #20]
 8005b88:	6151      	str	r1, [r2, #20]
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrStatus);
 8005b8a:	2100      	movs	r1, #0
 8005b8c:	651d      	str	r5, [r3, #80]	; 0x50
 8005b8e:	6111      	str	r1, [r2, #16]
    hfdcan->ErrorCode |= ErrStatus;
 8005b90:	f8d4 2098 	ldr.w	r2, [r4, #152]	; 0x98
 8005b94:	4315      	orrs	r5, r2
 8005b96:	f8c4 5098 	str.w	r5, [r4, #152]	; 0x98
  if((hfdcan->Instance == FDCAN1) && \
 8005b9a:	4a05      	ldr	r2, [pc, #20]	; (8005bb0 <HAL_FDCAN_IRQHandler+0x290>)
 8005b9c:	4293      	cmp	r3, r2
 8005b9e:	d174      	bne.n	8005c8a <HAL_FDCAN_IRQHandler+0x36a>
     ((hfdcan->ttcan->TTOCF & FDCAN_TTOCF_OM) != 0))
 8005ba0:	6863      	ldr	r3, [r4, #4]
 8005ba2:	689a      	ldr	r2, [r3, #8]
  if((hfdcan->Instance == FDCAN1) && \
 8005ba4:	0790      	lsls	r0, r2, #30
 8005ba6:	d070      	beq.n	8005c8a <HAL_FDCAN_IRQHandler+0x36a>
 8005ba8:	e004      	b.n	8005bb4 <HAL_FDCAN_IRQHandler+0x294>
 8005baa:	bf00      	nop
 8005bac:	4000a800 	.word	0x4000a800
 8005bb0:	4000a000 	.word	0x4000a000
    TTSchedSyncITs = hfdcan->ttcan->TTIR & FDCAN_TT_SCHEDULE_SYNC_MASK;
 8005bb4:	6a1a      	ldr	r2, [r3, #32]
    TTSchedSyncITs &= hfdcan->ttcan->TTIE;
 8005bb6:	6a59      	ldr	r1, [r3, #36]	; 0x24
    TTTimeMarkITs = hfdcan->ttcan->TTIR & FDCAN_TT_TIME_MARK_MASK;
 8005bb8:	6a1f      	ldr	r7, [r3, #32]
    TTSchedSyncITs &= hfdcan->ttcan->TTIE;
 8005bba:	4011      	ands	r1, r2
    TTTimeMarkITs &= hfdcan->ttcan->TTIE;
 8005bbc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005bbe:	4017      	ands	r7, r2
    TTGlobTimeITs = hfdcan->ttcan->TTIR & FDCAN_TT_GLOBAL_TIME_MASK;
 8005bc0:	6a1a      	ldr	r2, [r3, #32]
    TTGlobTimeITs &= hfdcan->ttcan->TTIE;
 8005bc2:	6a58      	ldr	r0, [r3, #36]	; 0x24
    if(TTSchedSyncITs != 0U)
 8005bc4:	f011 010f 	ands.w	r1, r1, #15
    TTDistErrors = hfdcan->ttcan->TTIR & FDCAN_TT_DISTURBING_ERROR_MASK;
 8005bc8:	6a1e      	ldr	r6, [r3, #32]
    TTTimeMarkITs &= hfdcan->ttcan->TTIE;
 8005bca:	f007 0730 	and.w	r7, r7, #48	; 0x30
    TTGlobTimeITs &= hfdcan->ttcan->TTIE;
 8005bce:	ea02 0800 	and.w	r8, r2, r0
    TTDistErrors &= hfdcan->ttcan->TTIE;
 8005bd2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
    TTFatalErrors = hfdcan->ttcan->TTIR & FDCAN_TT_FATAL_ERROR_MASK;
 8005bd4:	6a1d      	ldr	r5, [r3, #32]
    TTDistErrors &= hfdcan->ttcan->TTIE;
 8005bd6:	ea06 0602 	and.w	r6, r6, r2
    TTFatalErrors &= hfdcan->ttcan->TTIE;
 8005bda:	6a5a      	ldr	r2, [r3, #36]	; 0x24
    TTGlobTimeITs &= hfdcan->ttcan->TTIE;
 8005bdc:	f408 78c0 	and.w	r8, r8, #384	; 0x180
    TTFatalErrors &= hfdcan->ttcan->TTIE;
 8005be0:	ea05 0502 	and.w	r5, r5, r2
    TTDistErrors &= hfdcan->ttcan->TTIE;
 8005be4:	f406 46fc 	and.w	r6, r6, #32256	; 0x7e00
    TTFatalErrors &= hfdcan->ttcan->TTIE;
 8005be8:	f405 25f0 	and.w	r5, r5, #491520	; 0x78000
    if(TTSchedSyncITs != 0U)
 8005bec:	d007      	beq.n	8005bfe <HAL_FDCAN_IRQHandler+0x2de>
      __HAL_FDCAN_TT_DISABLE_IT(hfdcan, TTSchedSyncITs);
 8005bee:	6a5a      	ldr	r2, [r3, #36]	; 0x24
      HAL_FDCAN_TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
 8005bf0:	4620      	mov	r0, r4
      __HAL_FDCAN_TT_DISABLE_IT(hfdcan, TTSchedSyncITs);
 8005bf2:	ea22 0201 	bic.w	r2, r2, r1
 8005bf6:	625a      	str	r2, [r3, #36]	; 0x24
      __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTSchedSyncITs);
 8005bf8:	6219      	str	r1, [r3, #32]
      HAL_FDCAN_TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
 8005bfa:	f7ff fe8d 	bl	8005918 <HAL_FDCAN_TT_ScheduleSyncCallback>
    if(TTTimeMarkITs != 0U)
 8005bfe:	b14f      	cbz	r7, 8005c14 <HAL_FDCAN_IRQHandler+0x2f4>
      __HAL_FDCAN_TT_DISABLE_IT(hfdcan, TTTimeMarkITs);
 8005c00:	6863      	ldr	r3, [r4, #4]
      HAL_FDCAN_TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
 8005c02:	4639      	mov	r1, r7
 8005c04:	4620      	mov	r0, r4
      __HAL_FDCAN_TT_DISABLE_IT(hfdcan, TTTimeMarkITs);
 8005c06:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005c08:	ea22 0207 	bic.w	r2, r2, r7
 8005c0c:	625a      	str	r2, [r3, #36]	; 0x24
      __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTTimeMarkITs);
 8005c0e:	621f      	str	r7, [r3, #32]
      HAL_FDCAN_TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
 8005c10:	f7ff fe83 	bl	800591a <HAL_FDCAN_TT_TimeMarkCallback>
    if(__HAL_FDCAN_TT_GET_FLAG(hfdcan, FDCAN_TT_FLAG_STOP_WATCH) != RESET)
 8005c14:	6863      	ldr	r3, [r4, #4]
 8005c16:	6a1a      	ldr	r2, [r3, #32]
 8005c18:	0651      	lsls	r1, r2, #25
 8005c1a:	d510      	bpl.n	8005c3e <HAL_FDCAN_IRQHandler+0x31e>
      if(__HAL_FDCAN_TT_GET_IT_SOURCE(hfdcan, FDCAN_TT_IT_STOP_WATCH) != RESET)
 8005c1c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005c1e:	0652      	lsls	r2, r2, #25
 8005c20:	d50d      	bpl.n	8005c3e <HAL_FDCAN_IRQHandler+0x31e>
        __HAL_FDCAN_TT_DISABLE_IT(hfdcan, FDCAN_TT_IT_STOP_WATCH);
 8005c22:	6a5a      	ldr	r2, [r3, #36]	; 0x24
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, FDCAN_TT_FLAG_STOP_WATCH);
 8005c24:	2040      	movs	r0, #64	; 0x40
        __HAL_FDCAN_TT_DISABLE_IT(hfdcan, FDCAN_TT_IT_STOP_WATCH);
 8005c26:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005c2a:	625a      	str	r2, [r3, #36]	; 0x24
        SWTime = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_SWV) >> 16);
 8005c2c:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
        SWCycleCount = hfdcan->ttcan->TTCPT & FDCAN_TTCPT_CCV;
 8005c2e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
        HAL_FDCAN_TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
 8005c30:	0c09      	lsrs	r1, r1, #16
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, FDCAN_TT_FLAG_STOP_WATCH);
 8005c32:	6218      	str	r0, [r3, #32]
        HAL_FDCAN_TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
 8005c34:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8005c38:	4620      	mov	r0, r4
 8005c3a:	f7ff fe6f 	bl	800591c <HAL_FDCAN_TT_StopWatchCallback>
    if(TTGlobTimeITs != 0U)
 8005c3e:	f1b8 0f00 	cmp.w	r8, #0
 8005c42:	d00a      	beq.n	8005c5a <HAL_FDCAN_IRQHandler+0x33a>
      __HAL_FDCAN_TT_DISABLE_IT(hfdcan, TTGlobTimeITs);
 8005c44:	6863      	ldr	r3, [r4, #4]
      HAL_FDCAN_TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
 8005c46:	4641      	mov	r1, r8
 8005c48:	4620      	mov	r0, r4
      __HAL_FDCAN_TT_DISABLE_IT(hfdcan, TTGlobTimeITs);
 8005c4a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005c4c:	ea22 0208 	bic.w	r2, r2, r8
 8005c50:	625a      	str	r2, [r3, #36]	; 0x24
      __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTGlobTimeITs);
 8005c52:	f8c3 8020 	str.w	r8, [r3, #32]
      HAL_FDCAN_TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
 8005c56:	f7ff fe62 	bl	800591e <HAL_FDCAN_TT_GlobalTimeCallback>
    if(TTDistErrors != 0U)
 8005c5a:	b156      	cbz	r6, 8005c72 <HAL_FDCAN_IRQHandler+0x352>
      __HAL_FDCAN_TT_DISABLE_IT(hfdcan, TTDistErrors);
 8005c5c:	6863      	ldr	r3, [r4, #4]
 8005c5e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005c60:	ea22 0206 	bic.w	r2, r2, r6
 8005c64:	625a      	str	r2, [r3, #36]	; 0x24
      __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTDistErrors);
 8005c66:	621e      	str	r6, [r3, #32]
      hfdcan->ErrorCode |= TTDistErrors;
 8005c68:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
 8005c6c:	431e      	orrs	r6, r3
 8005c6e:	f8c4 6098 	str.w	r6, [r4, #152]	; 0x98
    if(TTFatalErrors != 0U)
 8005c72:	b155      	cbz	r5, 8005c8a <HAL_FDCAN_IRQHandler+0x36a>
      __HAL_FDCAN_TT_DISABLE_IT(hfdcan, TTFatalErrors);
 8005c74:	6863      	ldr	r3, [r4, #4]
 8005c76:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005c78:	ea22 0205 	bic.w	r2, r2, r5
 8005c7c:	625a      	str	r2, [r3, #36]	; 0x24
      __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTFatalErrors);
 8005c7e:	621d      	str	r5, [r3, #32]
      hfdcan->ErrorCode |= TTFatalErrors;
 8005c80:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
 8005c84:	431d      	orrs	r5, r3
 8005c86:	f8c4 5098 	str.w	r5, [r4, #152]	; 0x98
  if(hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8005c8a:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
 8005c8e:	b113      	cbz	r3, 8005c96 <HAL_FDCAN_IRQHandler+0x376>
    HAL_FDCAN_ErrorCallback(hfdcan);
 8005c90:	4620      	mov	r0, r4
 8005c92:	f7ff fe40 	bl	8005916 <HAL_FDCAN_ErrorCallback>
 8005c96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005c9a:	bf00      	nop

08005c9c <FLASH_SetErrorCode>:
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(uint32_t Bank)
{  
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8005c9c:	4b4f      	ldr	r3, [pc, #316]	; (8005ddc <FLASH_SetErrorCode+0x140>)
 8005c9e:	2200      	movs	r2, #0
  
  if(Bank == FLASH_BANK_1)
 8005ca0:	2801      	cmp	r0, #1
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8005ca2:	619a      	str	r2, [r3, #24]
  if(Bank == FLASH_BANK_1)
 8005ca4:	d144      	bne.n	8005d30 <FLASH_SetErrorCode+0x94>
  {
    if(__HAL_FLASH_GET_FLAG_BANK1(FLASH_FLAG_WRPERR_BANK1))
 8005ca6:	4a4e      	ldr	r2, [pc, #312]	; (8005de0 <FLASH_SetErrorCode+0x144>)
 8005ca8:	6911      	ldr	r1, [r2, #16]
 8005caa:	0389      	lsls	r1, r1, #14
 8005cac:	d503      	bpl.n	8005cb6 <FLASH_SetErrorCode+0x1a>
    {
      pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP_BANK1;
 8005cae:	6999      	ldr	r1, [r3, #24]
 8005cb0:	f041 0101 	orr.w	r1, r1, #1
 8005cb4:	6199      	str	r1, [r3, #24]
    }
    if(__HAL_FLASH_GET_FLAG_BANK1(FLASH_FLAG_PGSERR_BANK1))
 8005cb6:	6912      	ldr	r2, [r2, #16]
 8005cb8:	0350      	lsls	r0, r2, #13
 8005cba:	d503      	bpl.n	8005cc4 <FLASH_SetErrorCode+0x28>
    {
      pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS_BANK1;
 8005cbc:	699a      	ldr	r2, [r3, #24]
 8005cbe:	f042 0202 	orr.w	r2, r2, #2
 8005cc2:	619a      	str	r2, [r3, #24]
    }
    if(__HAL_FLASH_GET_FLAG_BANK1(FLASH_FLAG_STRBER_BANK1R))
 8005cc4:	4a46      	ldr	r2, [pc, #280]	; (8005de0 <FLASH_SetErrorCode+0x144>)
 8005cc6:	6911      	ldr	r1, [r2, #16]
 8005cc8:	0309      	lsls	r1, r1, #12
 8005cca:	d503      	bpl.n	8005cd4 <FLASH_SetErrorCode+0x38>
    {
      pFlash.ErrorCode |= HAL_FLASH_ERROR_STRB_BANK1;
 8005ccc:	6999      	ldr	r1, [r3, #24]
 8005cce:	f041 0104 	orr.w	r1, r1, #4
 8005cd2:	6199      	str	r1, [r3, #24]
    }
    if(__HAL_FLASH_GET_FLAG_BANK1(FLASH_FLAG_INCERR_BANK1))
 8005cd4:	6912      	ldr	r2, [r2, #16]
 8005cd6:	0290      	lsls	r0, r2, #10
 8005cd8:	d503      	bpl.n	8005ce2 <FLASH_SetErrorCode+0x46>
    {
      pFlash.ErrorCode |= HAL_FLASH_ERROR_INC_BANK1;
 8005cda:	699a      	ldr	r2, [r3, #24]
 8005cdc:	f042 0208 	orr.w	r2, r2, #8
 8005ce0:	619a      	str	r2, [r3, #24]
    }
    if(__HAL_FLASH_GET_FLAG_BANK1(FLASH_FLAG_OPERR_BANK1))
 8005ce2:	4a3f      	ldr	r2, [pc, #252]	; (8005de0 <FLASH_SetErrorCode+0x144>)
 8005ce4:	6911      	ldr	r1, [r2, #16]
 8005ce6:	0249      	lsls	r1, r1, #9
 8005ce8:	d503      	bpl.n	8005cf2 <FLASH_SetErrorCode+0x56>
    {
      pFlash.ErrorCode |= HAL_FLASH_ERROR_OPE_BANK1;
 8005cea:	6999      	ldr	r1, [r3, #24]
 8005cec:	f041 0110 	orr.w	r1, r1, #16
 8005cf0:	6199      	str	r1, [r3, #24]
    }
    if(__HAL_FLASH_GET_FLAG_BANK1(FLASH_FLAG_RDPERR_BANK1))
 8005cf2:	6912      	ldr	r2, [r2, #16]
 8005cf4:	0210      	lsls	r0, r2, #8
 8005cf6:	d503      	bpl.n	8005d00 <FLASH_SetErrorCode+0x64>
    {
      pFlash.ErrorCode |= HAL_FLASH_ERROR_RDP_BANK1;
 8005cf8:	699a      	ldr	r2, [r3, #24]
 8005cfa:	f042 0220 	orr.w	r2, r2, #32
 8005cfe:	619a      	str	r2, [r3, #24]
    }
    if(__HAL_FLASH_GET_FLAG_BANK1(FLASH_FLAG_RDSERR_BANK1))
 8005d00:	4a37      	ldr	r2, [pc, #220]	; (8005de0 <FLASH_SetErrorCode+0x144>)
 8005d02:	6911      	ldr	r1, [r2, #16]
 8005d04:	01c9      	lsls	r1, r1, #7
 8005d06:	d503      	bpl.n	8005d10 <FLASH_SetErrorCode+0x74>
    {
      pFlash.ErrorCode |= HAL_FLASH_ERROR_RDS_BANK1;
 8005d08:	6999      	ldr	r1, [r3, #24]
 8005d0a:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 8005d0e:	6199      	str	r1, [r3, #24]
    }
    if(__HAL_FLASH_GET_FLAG_BANK1(FLASH_FLAG_SNECCE_BANK1RR))
 8005d10:	6912      	ldr	r2, [r2, #16]
 8005d12:	0192      	lsls	r2, r2, #6
 8005d14:	d503      	bpl.n	8005d1e <FLASH_SetErrorCode+0x82>
    {
      pFlash.ErrorCode |= HAL_FLASH_ERROR_SNECC_BANK1;
 8005d16:	699a      	ldr	r2, [r3, #24]
 8005d18:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005d1c:	619a      	str	r2, [r3, #24]
    }
    if(__HAL_FLASH_GET_FLAG_BANK1(FLASH_FLAG_DBECCE_BANK1RR))
 8005d1e:	4a30      	ldr	r2, [pc, #192]	; (8005de0 <FLASH_SetErrorCode+0x144>)
 8005d20:	6912      	ldr	r2, [r2, #16]
 8005d22:	0150      	lsls	r0, r2, #5
 8005d24:	d503      	bpl.n	8005d2e <FLASH_SetErrorCode+0x92>
    {
      pFlash.ErrorCode |= HAL_FLASH_ERROR_DBECC_BANK1;
 8005d26:	699a      	ldr	r2, [r3, #24]
 8005d28:	f442 7280 	orr.w	r2, r2, #256	; 0x100
    {
      pFlash.ErrorCode |= HAL_FLASH_ERROR_SNECC_BANK2;
    }
    if(__HAL_FLASH_GET_FLAG_BANK2(FLASH_FLAG_DBECCE_BANK2RR))
    {
      pFlash.ErrorCode |= HAL_FLASH_ERROR_DBECC_BANK2;
 8005d2c:	619a      	str	r2, [r3, #24]
 8005d2e:	4770      	bx	lr
  else if(Bank == FLASH_BANK_2)
 8005d30:	2802      	cmp	r0, #2
 8005d32:	d1fc      	bne.n	8005d2e <FLASH_SetErrorCode+0x92>
    if(__HAL_FLASH_GET_FLAG_BANK2(FLASH_FLAG_WRPERR_BANK2))
 8005d34:	4a2a      	ldr	r2, [pc, #168]	; (8005de0 <FLASH_SetErrorCode+0x144>)
 8005d36:	f8d2 1110 	ldr.w	r1, [r2, #272]	; 0x110
 8005d3a:	0389      	lsls	r1, r1, #14
 8005d3c:	d503      	bpl.n	8005d46 <FLASH_SetErrorCode+0xaa>
      pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP_BANK2;
 8005d3e:	6999      	ldr	r1, [r3, #24]
 8005d40:	f441 5180 	orr.w	r1, r1, #4096	; 0x1000
 8005d44:	6199      	str	r1, [r3, #24]
    if(__HAL_FLASH_GET_FLAG_BANK2(FLASH_FLAG_PGSERR_BANK2))
 8005d46:	f8d2 2110 	ldr.w	r2, [r2, #272]	; 0x110
 8005d4a:	0350      	lsls	r0, r2, #13
 8005d4c:	d503      	bpl.n	8005d56 <FLASH_SetErrorCode+0xba>
      pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS_BANK2;
 8005d4e:	699a      	ldr	r2, [r3, #24]
 8005d50:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005d54:	619a      	str	r2, [r3, #24]
    if(__HAL_FLASH_GET_FLAG_BANK2(FLASH_FLAG_STRBER_BANK2R))
 8005d56:	4a22      	ldr	r2, [pc, #136]	; (8005de0 <FLASH_SetErrorCode+0x144>)
 8005d58:	f8d2 1110 	ldr.w	r1, [r2, #272]	; 0x110
 8005d5c:	0309      	lsls	r1, r1, #12
 8005d5e:	d503      	bpl.n	8005d68 <FLASH_SetErrorCode+0xcc>
      pFlash.ErrorCode |= HAL_FLASH_ERROR_STRB_BANK2;
 8005d60:	6999      	ldr	r1, [r3, #24]
 8005d62:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 8005d66:	6199      	str	r1, [r3, #24]
    if(__HAL_FLASH_GET_FLAG_BANK2(FLASH_FLAG_INCERR_BANK2))
 8005d68:	f8d2 2110 	ldr.w	r2, [r2, #272]	; 0x110
 8005d6c:	0290      	lsls	r0, r2, #10
 8005d6e:	d503      	bpl.n	8005d78 <FLASH_SetErrorCode+0xdc>
      pFlash.ErrorCode |= HAL_FLASH_ERROR_INC_BANK2;
 8005d70:	699a      	ldr	r2, [r3, #24]
 8005d72:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005d76:	619a      	str	r2, [r3, #24]
    if(__HAL_FLASH_GET_FLAG_BANK2(FLASH_FLAG_OPERR_BANK2))
 8005d78:	4a19      	ldr	r2, [pc, #100]	; (8005de0 <FLASH_SetErrorCode+0x144>)
 8005d7a:	f8d2 1110 	ldr.w	r1, [r2, #272]	; 0x110
 8005d7e:	0249      	lsls	r1, r1, #9
 8005d80:	d503      	bpl.n	8005d8a <FLASH_SetErrorCode+0xee>
      pFlash.ErrorCode |= HAL_FLASH_ERROR_OPE_BANK2;
 8005d82:	6999      	ldr	r1, [r3, #24]
 8005d84:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
 8005d88:	6199      	str	r1, [r3, #24]
    if(__HAL_FLASH_GET_FLAG_BANK1(FLASH_FLAG_RDPERR_BANK2))
 8005d8a:	6911      	ldr	r1, [r2, #16]
 8005d8c:	4a15      	ldr	r2, [pc, #84]	; (8005de4 <FLASH_SetErrorCode+0x148>)
 8005d8e:	400a      	ands	r2, r1
 8005d90:	f112 4fff 	cmn.w	r2, #2139095040	; 0x7f800000
 8005d94:	d103      	bne.n	8005d9e <FLASH_SetErrorCode+0x102>
      pFlash.ErrorCode |= HAL_FLASH_ERROR_RDP_BANK2;
 8005d96:	699a      	ldr	r2, [r3, #24]
 8005d98:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8005d9c:	619a      	str	r2, [r3, #24]
    if(__HAL_FLASH_GET_FLAG_BANK1(FLASH_FLAG_RDSERR_BANK2))
 8005d9e:	4a10      	ldr	r2, [pc, #64]	; (8005de0 <FLASH_SetErrorCode+0x144>)
 8005da0:	6911      	ldr	r1, [r2, #16]
 8005da2:	f001 4101 	and.w	r1, r1, #2164260864	; 0x81000000
 8005da6:	f1b1 4f01 	cmp.w	r1, #2164260864	; 0x81000000
 8005daa:	d103      	bne.n	8005db4 <FLASH_SetErrorCode+0x118>
      pFlash.ErrorCode |= HAL_FLASH_ERROR_RDS_BANK2;
 8005dac:	6999      	ldr	r1, [r3, #24]
 8005dae:	f441 2180 	orr.w	r1, r1, #262144	; 0x40000
 8005db2:	6199      	str	r1, [r3, #24]
    if(__HAL_FLASH_GET_FLAG_BANK1(FLASH_FLAG_SNECCE_BANK2RR))
 8005db4:	6912      	ldr	r2, [r2, #16]
 8005db6:	f002 4202 	and.w	r2, r2, #2181038080	; 0x82000000
 8005dba:	f1b2 4f02 	cmp.w	r2, #2181038080	; 0x82000000
 8005dbe:	d103      	bne.n	8005dc8 <FLASH_SetErrorCode+0x12c>
      pFlash.ErrorCode |= HAL_FLASH_ERROR_SNECC_BANK2;
 8005dc0:	699a      	ldr	r2, [r3, #24]
 8005dc2:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8005dc6:	619a      	str	r2, [r3, #24]
    if(__HAL_FLASH_GET_FLAG_BANK2(FLASH_FLAG_DBECCE_BANK2RR))
 8005dc8:	4a05      	ldr	r2, [pc, #20]	; (8005de0 <FLASH_SetErrorCode+0x144>)
 8005dca:	f8d2 2110 	ldr.w	r2, [r2, #272]	; 0x110
 8005dce:	0152      	lsls	r2, r2, #5
 8005dd0:	d5ad      	bpl.n	8005d2e <FLASH_SetErrorCode+0x92>
      pFlash.ErrorCode |= HAL_FLASH_ERROR_DBECC_BANK2;
 8005dd2:	699a      	ldr	r2, [r3, #24]
 8005dd4:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8005dd8:	e7a8      	b.n	8005d2c <FLASH_SetErrorCode+0x90>
 8005dda:	bf00      	nop
 8005ddc:	24001770 	.word	0x24001770
 8005de0:	52002000 	.word	0x52002000
 8005de4:	80800000 	.word	0x80800000

08005de8 <HAL_FLASH_EndOfOperationCallback>:
 8005de8:	4770      	bx	lr

08005dea <HAL_FLASH_OperationErrorCallback>:
{
 8005dea:	4770      	bx	lr

08005dec <HAL_FLASH_IRQHandler>:
{
 8005dec:	b570      	push	{r4, r5, r6, lr}
  if(__HAL_FLASH_GET_FLAG_BANK1(FLASH_SR_EOP) != RESET)
 8005dee:	4e73      	ldr	r6, [pc, #460]	; (8005fbc <HAL_FLASH_IRQHandler+0x1d0>)
 8005df0:	4c73      	ldr	r4, [pc, #460]	; (8005fc0 <HAL_FLASH_IRQHandler+0x1d4>)
 8005df2:	6933      	ldr	r3, [r6, #16]
 8005df4:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8005df8:	d015      	beq.n	8005e26 <HAL_FLASH_IRQHandler+0x3a>
    if(pFlash.ProcedureOnGoing == FLASH_PROC_SECTERASE_BANK1)
 8005dfa:	7825      	ldrb	r5, [r4, #0]
 8005dfc:	b2ed      	uxtb	r5, r5
 8005dfe:	2d01      	cmp	r5, #1
 8005e00:	d17f      	bne.n	8005f02 <HAL_FLASH_IRQHandler+0x116>
      pFlash.NbSectorsToErase--;
 8005e02:	6863      	ldr	r3, [r4, #4]
 8005e04:	3b01      	subs	r3, #1
 8005e06:	6063      	str	r3, [r4, #4]
      if(pFlash.NbSectorsToErase != 0)
 8005e08:	6863      	ldr	r3, [r4, #4]
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d06f      	beq.n	8005eee <HAL_FLASH_IRQHandler+0x102>
        temp = pFlash.Sector;
 8005e0e:	68e0      	ldr	r0, [r4, #12]
        HAL_FLASH_EndOfOperationCallback(temp);
 8005e10:	f7ff ffea 	bl	8005de8 <HAL_FLASH_EndOfOperationCallback>
        __HAL_FLASH_CLEAR_FLAG_BANK1(FLASH_FLAG_EOP_BANK1 | FLASH_FLAG_ALL_ERRORS_BANK1);  
 8005e14:	4b6b      	ldr	r3, [pc, #428]	; (8005fc4 <HAL_FLASH_IRQHandler+0x1d8>)
        FLASH_Erase_Sector(temp, FLASH_BANK_1/*pFlash.Bank*/, pFlash.VoltageForErase);
 8005e16:	4629      	mov	r1, r5
        __HAL_FLASH_CLEAR_FLAG_BANK1(FLASH_FLAG_EOP_BANK1 | FLASH_FLAG_ALL_ERRORS_BANK1);  
 8005e18:	6173      	str	r3, [r6, #20]
        temp = ++pFlash.Sector;
 8005e1a:	68e0      	ldr	r0, [r4, #12]
 8005e1c:	3001      	adds	r0, #1
 8005e1e:	60e0      	str	r0, [r4, #12]
        FLASH_Erase_Sector(temp, FLASH_BANK_1/*pFlash.Bank*/, pFlash.VoltageForErase);
 8005e20:	7a22      	ldrb	r2, [r4, #8]
 8005e22:	f000 f8d1 	bl	8005fc8 <FLASH_Erase_Sector>
  if(__HAL_FLASH_GET_FLAG_BANK2(FLASH_SR_EOP) != RESET)
 8005e26:	4d65      	ldr	r5, [pc, #404]	; (8005fbc <HAL_FLASH_IRQHandler+0x1d0>)
 8005e28:	f8d5 3110 	ldr.w	r3, [r5, #272]	; 0x110
 8005e2c:	03db      	lsls	r3, r3, #15
 8005e2e:	d516      	bpl.n	8005e5e <HAL_FLASH_IRQHandler+0x72>
    if(pFlash.ProcedureOnGoing == FLASH_PROC_SECTERASE_BANK2)
 8005e30:	7823      	ldrb	r3, [r4, #0]
 8005e32:	2b04      	cmp	r3, #4
 8005e34:	f040 808f 	bne.w	8005f56 <HAL_FLASH_IRQHandler+0x16a>
      pFlash.NbSectorsToErase--;
 8005e38:	6863      	ldr	r3, [r4, #4]
 8005e3a:	3b01      	subs	r3, #1
 8005e3c:	6063      	str	r3, [r4, #4]
      if(pFlash.NbSectorsToErase != 0)
 8005e3e:	6863      	ldr	r3, [r4, #4]
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d07d      	beq.n	8005f40 <HAL_FLASH_IRQHandler+0x154>
        temp = pFlash.Sector;
 8005e44:	68e0      	ldr	r0, [r4, #12]
        HAL_FLASH_EndOfOperationCallback(temp);
 8005e46:	f7ff ffcf 	bl	8005de8 <HAL_FLASH_EndOfOperationCallback>
        __HAL_FLASH_CLEAR_FLAG_BANK2(FLASH_FLAG_EOP_BANK2 | FLASH_FLAG_ALL_ERRORS_BANK2);  
 8005e4a:	4b5e      	ldr	r3, [pc, #376]	; (8005fc4 <HAL_FLASH_IRQHandler+0x1d8>)
        FLASH_Erase_Sector(temp, FLASH_BANK_2 /*pFlash.Bank*/, pFlash.VoltageForErase);
 8005e4c:	2102      	movs	r1, #2
        __HAL_FLASH_CLEAR_FLAG_BANK2(FLASH_FLAG_EOP_BANK2 | FLASH_FLAG_ALL_ERRORS_BANK2);  
 8005e4e:	f8c5 3114 	str.w	r3, [r5, #276]	; 0x114
        temp = ++pFlash.Sector;
 8005e52:	68e0      	ldr	r0, [r4, #12]
 8005e54:	3001      	adds	r0, #1
 8005e56:	60e0      	str	r0, [r4, #12]
        FLASH_Erase_Sector(temp, FLASH_BANK_2 /*pFlash.Bank*/, pFlash.VoltageForErase);
 8005e58:	7a22      	ldrb	r2, [r4, #8]
 8005e5a:	f000 f8b5 	bl	8005fc8 <FLASH_Erase_Sector>
  if(__HAL_FLASH_GET_FLAG_BANK1((FLASH_FLAG_EOP_BANK1    | FLASH_FLAG_WRPERR_BANK1 | FLASH_FLAG_PGSERR_BANK1 | \
 8005e5e:	4b57      	ldr	r3, [pc, #348]	; (8005fbc <HAL_FLASH_IRQHandler+0x1d0>)
 8005e60:	691b      	ldr	r3, [r3, #16]
 8005e62:	f403 03de 	and.w	r3, r3, #7274496	; 0x6f0000
 8005e66:	f5b3 0fde 	cmp.w	r3, #7274496	; 0x6f0000
 8005e6a:	d113      	bne.n	8005e94 <HAL_FLASH_IRQHandler+0xa8>
    if(pFlash.ProcedureOnGoing == FLASH_PROC_SECTERASE_BANK1)
 8005e6c:	7823      	ldrb	r3, [r4, #0]
 8005e6e:	2b01      	cmp	r3, #1
 8005e70:	f040 8090 	bne.w	8005f94 <HAL_FLASH_IRQHandler+0x1a8>
      pFlash.Sector = 0xFFFFFFFF;
 8005e74:	f04f 33ff 	mov.w	r3, #4294967295
      temp = pFlash.Sector;
 8005e78:	68e5      	ldr	r5, [r4, #12]
      pFlash.Sector = 0xFFFFFFFF;
 8005e7a:	60e3      	str	r3, [r4, #12]
    FLASH_SetErrorCode(FLASH_BANK_1);
 8005e7c:	2001      	movs	r0, #1
 8005e7e:	f7ff ff0d 	bl	8005c9c <FLASH_SetErrorCode>
    HAL_FLASH_OperationErrorCallback(temp);
 8005e82:	4628      	mov	r0, r5
 8005e84:	f7ff ffb1 	bl	8005dea <HAL_FLASH_OperationErrorCallback>
    __HAL_FLASH_CLEAR_FLAG_BANK1((FLASH_FLAG_EOP_BANK1    | FLASH_FLAG_WRPERR_BANK1 | FLASH_FLAG_PGSERR_BANK1 | \
 8005e88:	4b4c      	ldr	r3, [pc, #304]	; (8005fbc <HAL_FLASH_IRQHandler+0x1d0>)
 8005e8a:	f44f 02de 	mov.w	r2, #7274496	; 0x6f0000
 8005e8e:	615a      	str	r2, [r3, #20]
    pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8005e90:	2300      	movs	r3, #0
 8005e92:	7023      	strb	r3, [r4, #0]
  if(__HAL_FLASH_GET_FLAG_BANK2((FLASH_FLAG_EOP_BANK2    | FLASH_FLAG_WRPERR_BANK2 | FLASH_FLAG_PGSERR_BANK2 | \
 8005e94:	4b49      	ldr	r3, [pc, #292]	; (8005fbc <HAL_FLASH_IRQHandler+0x1d0>)
 8005e96:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
 8005e9a:	f403 03de 	and.w	r3, r3, #7274496	; 0x6f0000
 8005e9e:	f5b3 0fde 	cmp.w	r3, #7274496	; 0x6f0000
 8005ea2:	d113      	bne.n	8005ecc <HAL_FLASH_IRQHandler+0xe0>
    if(pFlash.ProcedureOnGoing == FLASH_PROC_SECTERASE_BANK2)
 8005ea4:	7823      	ldrb	r3, [r4, #0]
 8005ea6:	2b04      	cmp	r3, #4
 8005ea8:	d17e      	bne.n	8005fa8 <HAL_FLASH_IRQHandler+0x1bc>
      pFlash.Sector = 0xFFFFFFFF;
 8005eaa:	f04f 33ff 	mov.w	r3, #4294967295
      temp = pFlash.Sector;
 8005eae:	68e5      	ldr	r5, [r4, #12]
      pFlash.Sector = 0xFFFFFFFF;
 8005eb0:	60e3      	str	r3, [r4, #12]
    FLASH_SetErrorCode(FLASH_BANK_2);
 8005eb2:	2002      	movs	r0, #2
 8005eb4:	f7ff fef2 	bl	8005c9c <FLASH_SetErrorCode>
    HAL_FLASH_OperationErrorCallback(temp);
 8005eb8:	4628      	mov	r0, r5
 8005eba:	f7ff ff96 	bl	8005dea <HAL_FLASH_OperationErrorCallback>
    __HAL_FLASH_CLEAR_FLAG_BANK2((FLASH_FLAG_EOP_BANK2    | FLASH_FLAG_WRPERR_BANK2 | FLASH_FLAG_PGSERR_BANK2 | \
 8005ebe:	4b3f      	ldr	r3, [pc, #252]	; (8005fbc <HAL_FLASH_IRQHandler+0x1d0>)
 8005ec0:	f44f 02de 	mov.w	r2, #7274496	; 0x6f0000
 8005ec4:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
    pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8005ec8:	2300      	movs	r3, #0
 8005eca:	7023      	strb	r3, [r4, #0]
  if(pFlash.ProcedureOnGoing == FLASH_PROC_NONE)
 8005ecc:	7823      	ldrb	r3, [r4, #0]
 8005ece:	f003 01ff 	and.w	r1, r3, #255	; 0xff
 8005ed2:	b95b      	cbnz	r3, 8005eec <HAL_FLASH_IRQHandler+0x100>
    __HAL_FLASH_DISABLE_IT_BANK1(FLASH_IT_EOP_BANK1    | FLASH_IT_WRPERR_BANK1 | FLASH_IT_PGSERR_BANK1 | \
 8005ed4:	4b39      	ldr	r3, [pc, #228]	; (8005fbc <HAL_FLASH_IRQHandler+0x1d0>)
 8005ed6:	68da      	ldr	r2, [r3, #12]
 8005ed8:	f422 02de 	bic.w	r2, r2, #7274496	; 0x6f0000
 8005edc:	60da      	str	r2, [r3, #12]
    __HAL_FLASH_DISABLE_IT_BANK2(FLASH_IT_EOP_BANK2    | FLASH_IT_WRPERR_BANK2 | FLASH_IT_PGSERR_BANK2 | \
 8005ede:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
 8005ee2:	f422 02de 	bic.w	r2, r2, #7274496	; 0x6f0000
 8005ee6:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
    __HAL_UNLOCK(&pFlash);
 8005eea:	7521      	strb	r1, [r4, #20]
 8005eec:	bd70      	pop	{r4, r5, r6, pc}
        pFlash.Sector = temp = 0xFFFFFFFF;
 8005eee:	f04f 30ff 	mov.w	r0, #4294967295
 8005ef2:	60e0      	str	r0, [r4, #12]
        pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8005ef4:	7023      	strb	r3, [r4, #0]
        HAL_FLASH_EndOfOperationCallback(temp);
 8005ef6:	f7ff ff77 	bl	8005de8 <HAL_FLASH_EndOfOperationCallback>
        __HAL_FLASH_CLEAR_FLAG_BANK1(FLASH_FLAG_EOP_BANK1);
 8005efa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005efe:	6173      	str	r3, [r6, #20]
 8005f00:	e791      	b.n	8005e26 <HAL_FLASH_IRQHandler+0x3a>
      if((pFlash.ProcedureOnGoing == FLASH_PROC_MASSERASE_BANK1) || (pFlash.ProcedureOnGoing == FLASH_PROC_ALLBANK_MASSERASE))
 8005f02:	7823      	ldrb	r3, [r4, #0]
 8005f04:	2b02      	cmp	r3, #2
 8005f06:	d002      	beq.n	8005f0e <HAL_FLASH_IRQHandler+0x122>
 8005f08:	7823      	ldrb	r3, [r4, #0]
 8005f0a:	2b07      	cmp	r3, #7
 8005f0c:	d113      	bne.n	8005f36 <HAL_FLASH_IRQHandler+0x14a>
        HAL_FLASH_EndOfOperationCallback(FLASH_BANK_1);
 8005f0e:	2001      	movs	r0, #1
        HAL_FLASH_EndOfOperationCallback(pFlash.Address);
 8005f10:	f7ff ff6a 	bl	8005de8 <HAL_FLASH_EndOfOperationCallback>
      if((pFlash.ProcedureOnGoing != FLASH_PROC_SECTERASE_BANK2) && \
 8005f14:	7823      	ldrb	r3, [r4, #0]
 8005f16:	2b04      	cmp	r3, #4
 8005f18:	d085      	beq.n	8005e26 <HAL_FLASH_IRQHandler+0x3a>
         (pFlash.ProcedureOnGoing != FLASH_PROC_MASSERASE_BANK2)&& \
 8005f1a:	7823      	ldrb	r3, [r4, #0]
      if((pFlash.ProcedureOnGoing != FLASH_PROC_SECTERASE_BANK2) && \
 8005f1c:	2b05      	cmp	r3, #5
 8005f1e:	d082      	beq.n	8005e26 <HAL_FLASH_IRQHandler+0x3a>
         (pFlash.ProcedureOnGoing != FLASH_PROC_PROGRAM_BANK2))
 8005f20:	7823      	ldrb	r3, [r4, #0]
         (pFlash.ProcedureOnGoing != FLASH_PROC_MASSERASE_BANK2)&& \
 8005f22:	2b06      	cmp	r3, #6
 8005f24:	f43f af7f 	beq.w	8005e26 <HAL_FLASH_IRQHandler+0x3a>
        pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8005f28:	2300      	movs	r3, #0
        __HAL_FLASH_CLEAR_FLAG_BANK1(FLASH_FLAG_EOP_BANK1);
 8005f2a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
        pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8005f2e:	7023      	strb	r3, [r4, #0]
        __HAL_FLASH_CLEAR_FLAG_BANK1(FLASH_FLAG_EOP_BANK1);
 8005f30:	4b22      	ldr	r3, [pc, #136]	; (8005fbc <HAL_FLASH_IRQHandler+0x1d0>)
 8005f32:	615a      	str	r2, [r3, #20]
 8005f34:	e777      	b.n	8005e26 <HAL_FLASH_IRQHandler+0x3a>
      else if(pFlash.ProcedureOnGoing == FLASH_PROC_PROGRAM_BANK1)
 8005f36:	7823      	ldrb	r3, [r4, #0]
 8005f38:	2b03      	cmp	r3, #3
 8005f3a:	d1eb      	bne.n	8005f14 <HAL_FLASH_IRQHandler+0x128>
        HAL_FLASH_EndOfOperationCallback(pFlash.Address);
 8005f3c:	6920      	ldr	r0, [r4, #16]
 8005f3e:	e7e7      	b.n	8005f10 <HAL_FLASH_IRQHandler+0x124>
        pFlash.Sector = temp = 0xFFFFFFFF;
 8005f40:	f04f 30ff 	mov.w	r0, #4294967295
 8005f44:	60e0      	str	r0, [r4, #12]
        pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8005f46:	7023      	strb	r3, [r4, #0]
        HAL_FLASH_EndOfOperationCallback(temp);
 8005f48:	f7ff ff4e 	bl	8005de8 <HAL_FLASH_EndOfOperationCallback>
        __HAL_FLASH_CLEAR_FLAG_BANK2(FLASH_FLAG_EOP_BANK2);
 8005f4c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005f50:	f8c5 3114 	str.w	r3, [r5, #276]	; 0x114
 8005f54:	e783      	b.n	8005e5e <HAL_FLASH_IRQHandler+0x72>
      if((pFlash.ProcedureOnGoing == FLASH_PROC_MASSERASE_BANK2) || (pFlash.ProcedureOnGoing == FLASH_PROC_ALLBANK_MASSERASE))
 8005f56:	7823      	ldrb	r3, [r4, #0]
 8005f58:	2b05      	cmp	r3, #5
 8005f5a:	d002      	beq.n	8005f62 <HAL_FLASH_IRQHandler+0x176>
 8005f5c:	7823      	ldrb	r3, [r4, #0]
 8005f5e:	2b07      	cmp	r3, #7
 8005f60:	d116      	bne.n	8005f90 <HAL_FLASH_IRQHandler+0x1a4>
        HAL_FLASH_EndOfOperationCallback(FLASH_BANK_2);
 8005f62:	2002      	movs	r0, #2
        HAL_FLASH_EndOfOperationCallback(pFlash.Address);
 8005f64:	f7ff ff40 	bl	8005de8 <HAL_FLASH_EndOfOperationCallback>
      if((pFlash.ProcedureOnGoing != FLASH_PROC_SECTERASE_BANK1) && \
 8005f68:	7823      	ldrb	r3, [r4, #0]
 8005f6a:	2b01      	cmp	r3, #1
 8005f6c:	f43f af77 	beq.w	8005e5e <HAL_FLASH_IRQHandler+0x72>
          (pFlash.ProcedureOnGoing != FLASH_PROC_MASSERASE_BANK1)&& \
 8005f70:	7823      	ldrb	r3, [r4, #0]
      if((pFlash.ProcedureOnGoing != FLASH_PROC_SECTERASE_BANK1) && \
 8005f72:	2b02      	cmp	r3, #2
 8005f74:	f43f af73 	beq.w	8005e5e <HAL_FLASH_IRQHandler+0x72>
          (pFlash.ProcedureOnGoing != FLASH_PROC_PROGRAM_BANK1))
 8005f78:	7823      	ldrb	r3, [r4, #0]
          (pFlash.ProcedureOnGoing != FLASH_PROC_MASSERASE_BANK1)&& \
 8005f7a:	2b03      	cmp	r3, #3
 8005f7c:	f43f af6f 	beq.w	8005e5e <HAL_FLASH_IRQHandler+0x72>
        pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8005f80:	2300      	movs	r3, #0
        __HAL_FLASH_CLEAR_FLAG_BANK2(FLASH_FLAG_EOP_BANK2);
 8005f82:	f44f 3280 	mov.w	r2, #65536	; 0x10000
        pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8005f86:	7023      	strb	r3, [r4, #0]
        __HAL_FLASH_CLEAR_FLAG_BANK2(FLASH_FLAG_EOP_BANK2);
 8005f88:	4b0c      	ldr	r3, [pc, #48]	; (8005fbc <HAL_FLASH_IRQHandler+0x1d0>)
 8005f8a:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
 8005f8e:	e766      	b.n	8005e5e <HAL_FLASH_IRQHandler+0x72>
        HAL_FLASH_EndOfOperationCallback(pFlash.Address);
 8005f90:	6920      	ldr	r0, [r4, #16]
 8005f92:	e7e7      	b.n	8005f64 <HAL_FLASH_IRQHandler+0x178>
    else if((pFlash.ProcedureOnGoing == FLASH_PROC_MASSERASE_BANK1) || (pFlash.ProcedureOnGoing == FLASH_PROC_ALLBANK_MASSERASE))
 8005f94:	7823      	ldrb	r3, [r4, #0]
 8005f96:	2b02      	cmp	r3, #2
 8005f98:	d004      	beq.n	8005fa4 <HAL_FLASH_IRQHandler+0x1b8>
 8005f9a:	7823      	ldrb	r3, [r4, #0]
 8005f9c:	2b07      	cmp	r3, #7
 8005f9e:	d001      	beq.n	8005fa4 <HAL_FLASH_IRQHandler+0x1b8>
      temp = pFlash.Address;
 8005fa0:	6925      	ldr	r5, [r4, #16]
 8005fa2:	e76b      	b.n	8005e7c <HAL_FLASH_IRQHandler+0x90>
      temp = FLASH_BANK_1;
 8005fa4:	2501      	movs	r5, #1
 8005fa6:	e769      	b.n	8005e7c <HAL_FLASH_IRQHandler+0x90>
    else if((pFlash.ProcedureOnGoing == FLASH_PROC_MASSERASE_BANK2) || (pFlash.ProcedureOnGoing == FLASH_PROC_ALLBANK_MASSERASE))
 8005fa8:	7823      	ldrb	r3, [r4, #0]
 8005faa:	2b05      	cmp	r3, #5
 8005fac:	d004      	beq.n	8005fb8 <HAL_FLASH_IRQHandler+0x1cc>
 8005fae:	7823      	ldrb	r3, [r4, #0]
 8005fb0:	2b07      	cmp	r3, #7
 8005fb2:	d001      	beq.n	8005fb8 <HAL_FLASH_IRQHandler+0x1cc>
      temp = pFlash.Address;
 8005fb4:	6925      	ldr	r5, [r4, #16]
 8005fb6:	e77c      	b.n	8005eb2 <HAL_FLASH_IRQHandler+0xc6>
      temp = FLASH_BANK_2;
 8005fb8:	2502      	movs	r5, #2
 8005fba:	e77a      	b.n	8005eb2 <HAL_FLASH_IRQHandler+0xc6>
 8005fbc:	52002000 	.word	0x52002000
 8005fc0:	24001770 	.word	0x24001770
 8005fc4:	07ef0000 	.word	0x07ef0000

08005fc8 <FLASH_Erase_Sector>:
  * 
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint32_t Banks, uint32_t VoltageRange)
{
  assert_param(IS_FLASH_BANK_EXCLUSIVE(Banks));
 8005fc8:	1e4b      	subs	r3, r1, #1
 8005fca:	2b01      	cmp	r3, #1
{
 8005fcc:	b570      	push	{r4, r5, r6, lr}
 8005fce:	4604      	mov	r4, r0
 8005fd0:	460e      	mov	r6, r1
 8005fd2:	4615      	mov	r5, r2
  assert_param(IS_FLASH_BANK_EXCLUSIVE(Banks));
 8005fd4:	d904      	bls.n	8005fe0 <FLASH_Erase_Sector+0x18>
 8005fd6:	f240 2181 	movw	r1, #641	; 0x281
 8005fda:	4825      	ldr	r0, [pc, #148]	; (8006070 <FLASH_Erase_Sector+0xa8>)
 8005fdc:	f7fb ff77 	bl	8001ece <assert_failed>
  assert_param(IS_VOLTAGERANGE(VoltageRange));  
 8005fe0:	f035 0330 	bics.w	r3, r5, #48	; 0x30
 8005fe4:	d004      	beq.n	8005ff0 <FLASH_Erase_Sector+0x28>
 8005fe6:	f240 2182 	movw	r1, #642	; 0x282
 8005fea:	4821      	ldr	r0, [pc, #132]	; (8006070 <FLASH_Erase_Sector+0xa8>)
 8005fec:	f7fb ff6f 	bl	8001ece <assert_failed>
  assert_param(IS_FLASH_SECTOR(Sector));
 8005ff0:	2c07      	cmp	r4, #7
 8005ff2:	d904      	bls.n	8005ffe <FLASH_Erase_Sector+0x36>
 8005ff4:	f240 2183 	movw	r1, #643	; 0x283
 8005ff8:	481d      	ldr	r0, [pc, #116]	; (8006070 <FLASH_Erase_Sector+0xa8>)
 8005ffa:	f7fb ff68 	bl	8001ece <assert_failed>
  
  if((Banks & FLASH_BANK_1) == FLASH_BANK_1)
 8005ffe:	07f2      	lsls	r2, r6, #31
 8006000:	d516      	bpl.n	8006030 <FLASH_Erase_Sector+0x68>
  {
    /* reset Program/erase VoltageRange for Bank1 */
    FLASH->CR1 &= ~(FLASH_CR_PSIZE | FLASH_CR_SNB);
 8006002:	491c      	ldr	r1, [pc, #112]	; (8006074 <FLASH_Erase_Sector+0xac>)
 8006004:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8006008:	68cb      	ldr	r3, [r1, #12]
 800600a:	f423 63e6 	bic.w	r3, r3, #1840	; 0x730
 800600e:	60cb      	str	r3, [r1, #12]
 8006010:	fa92 f2a2 	rbit	r2, r2
  
    FLASH->CR1 |= (FLASH_CR_SER | VoltageRange | (Sector << POSITION_VAL(FLASH_CR_SNB)));
 8006014:	68cb      	ldr	r3, [r1, #12]
 8006016:	fab2 f282 	clz	r2, r2
 800601a:	f043 0304 	orr.w	r3, r3, #4
 800601e:	fa04 f202 	lsl.w	r2, r4, r2
 8006022:	432b      	orrs	r3, r5
 8006024:	4313      	orrs	r3, r2
 8006026:	60cb      	str	r3, [r1, #12]
  
    FLASH->CR1 |= FLASH_CR_START;  
 8006028:	68cb      	ldr	r3, [r1, #12]
 800602a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800602e:	60cb      	str	r3, [r1, #12]
  }

  if((Banks & FLASH_BANK_2) == FLASH_BANK_2)
 8006030:	07b3      	lsls	r3, r6, #30
 8006032:	d51b      	bpl.n	800606c <FLASH_Erase_Sector+0xa4>
  {
    /* reset Program/erase VoltageRange for Bank2 */
    FLASH->CR2 &= ~(FLASH_CR_PSIZE | FLASH_CR_SNB);
 8006034:	4b0f      	ldr	r3, [pc, #60]	; (8006074 <FLASH_Erase_Sector+0xac>)
 8006036:	f44f 61e0 	mov.w	r1, #1792	; 0x700
 800603a:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
 800603e:	f422 62e6 	bic.w	r2, r2, #1840	; 0x730
 8006042:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
 8006046:	fa91 f1a1 	rbit	r1, r1

    FLASH->CR2 |= (FLASH_CR_SER | VoltageRange  | (Sector << POSITION_VAL(FLASH_CR_SNB)));
 800604a:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
 800604e:	fab1 f181 	clz	r1, r1
 8006052:	f042 0204 	orr.w	r2, r2, #4
 8006056:	408c      	lsls	r4, r1
 8006058:	432a      	orrs	r2, r5
 800605a:	4322      	orrs	r2, r4
 800605c:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c

    FLASH->CR2 |= FLASH_CR_START;  
 8006060:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
 8006064:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006068:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
 800606c:	bd70      	pop	{r4, r5, r6, pc}
 800606e:	bf00      	nop
 8006070:	0801382c 	.word	0x0801382c
 8006074:	52002000 	.word	0x52002000

08006078 <HAL_GPIO_Init>:
  uint32_t temp = 0x00;
  EXTI_Core_TypeDef * EXTI_Ptr = EXTI_D1; 


  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8006078:	4ba3      	ldr	r3, [pc, #652]	; (8006308 <HAL_GPIO_Init+0x290>)
 800607a:	4298      	cmp	r0, r3
{
 800607c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006080:	4604      	mov	r4, r0
 8006082:	460d      	mov	r5, r1
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8006084:	d02b      	beq.n	80060de <HAL_GPIO_Init+0x66>
 8006086:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800608a:	4298      	cmp	r0, r3
 800608c:	d027      	beq.n	80060de <HAL_GPIO_Init+0x66>
 800608e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006092:	4298      	cmp	r0, r3
 8006094:	d023      	beq.n	80060de <HAL_GPIO_Init+0x66>
 8006096:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800609a:	4298      	cmp	r0, r3
 800609c:	d01f      	beq.n	80060de <HAL_GPIO_Init+0x66>
 800609e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80060a2:	4298      	cmp	r0, r3
 80060a4:	d01b      	beq.n	80060de <HAL_GPIO_Init+0x66>
 80060a6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80060aa:	4298      	cmp	r0, r3
 80060ac:	d017      	beq.n	80060de <HAL_GPIO_Init+0x66>
 80060ae:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80060b2:	4298      	cmp	r0, r3
 80060b4:	d013      	beq.n	80060de <HAL_GPIO_Init+0x66>
 80060b6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80060ba:	4298      	cmp	r0, r3
 80060bc:	d00f      	beq.n	80060de <HAL_GPIO_Init+0x66>
 80060be:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80060c2:	4298      	cmp	r0, r3
 80060c4:	d00b      	beq.n	80060de <HAL_GPIO_Init+0x66>
 80060c6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80060ca:	4298      	cmp	r0, r3
 80060cc:	d007      	beq.n	80060de <HAL_GPIO_Init+0x66>
 80060ce:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80060d2:	4298      	cmp	r0, r3
 80060d4:	d003      	beq.n	80060de <HAL_GPIO_Init+0x66>
 80060d6:	21c4      	movs	r1, #196	; 0xc4
 80060d8:	488c      	ldr	r0, [pc, #560]	; (800630c <HAL_GPIO_Init+0x294>)
 80060da:	f7fb fef8 	bl	8001ece <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 80060de:	882b      	ldrh	r3, [r5, #0]
 80060e0:	b91b      	cbnz	r3, 80060ea <HAL_GPIO_Init+0x72>
 80060e2:	21c5      	movs	r1, #197	; 0xc5
 80060e4:	4889      	ldr	r0, [pc, #548]	; (800630c <HAL_GPIO_Init+0x294>)
 80060e6:	f7fb fef2 	bl	8001ece <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 80060ea:	686b      	ldr	r3, [r5, #4]
 80060ec:	2b03      	cmp	r3, #3
 80060ee:	d917      	bls.n	8006120 <HAL_GPIO_Init+0xa8>
 80060f0:	f1a3 0211 	sub.w	r2, r3, #17
 80060f4:	2a01      	cmp	r2, #1
 80060f6:	d913      	bls.n	8006120 <HAL_GPIO_Init+0xa8>
 80060f8:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80060fc:	4984      	ldr	r1, [pc, #528]	; (8006310 <HAL_GPIO_Init+0x298>)
 80060fe:	428a      	cmp	r2, r1
 8006100:	d00e      	beq.n	8006120 <HAL_GPIO_Init+0xa8>
 8006102:	f501 1180 	add.w	r1, r1, #1048576	; 0x100000
 8006106:	428b      	cmp	r3, r1
 8006108:	d00a      	beq.n	8006120 <HAL_GPIO_Init+0xa8>
 800610a:	f5a1 2170 	sub.w	r1, r1, #983040	; 0xf0000
 800610e:	428a      	cmp	r2, r1
 8006110:	d006      	beq.n	8006120 <HAL_GPIO_Init+0xa8>
 8006112:	4a80      	ldr	r2, [pc, #512]	; (8006314 <HAL_GPIO_Init+0x29c>)
 8006114:	4293      	cmp	r3, r2
 8006116:	d003      	beq.n	8006120 <HAL_GPIO_Init+0xa8>
 8006118:	21c6      	movs	r1, #198	; 0xc6
 800611a:	487c      	ldr	r0, [pc, #496]	; (800630c <HAL_GPIO_Init+0x294>)
 800611c:	f7fb fed7 	bl	8001ece <assert_failed>
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 8006120:	68ab      	ldr	r3, [r5, #8]
 8006122:	2b02      	cmp	r3, #2
 8006124:	d903      	bls.n	800612e <HAL_GPIO_Init+0xb6>
 8006126:	21c7      	movs	r1, #199	; 0xc7
 8006128:	4878      	ldr	r0, [pc, #480]	; (800630c <HAL_GPIO_Init+0x294>)
 800612a:	f7fb fed0 	bl	8001ece <assert_failed>
{
 800612e:	2600      	movs	r6, #0
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
        SYSCFG->EXTICR[position >> 2] = temp;
     
        /* Clear EXTI line configuration */
        temp = EXTI_Ptr->IMR1;
 8006130:	f8df 81e8 	ldr.w	r8, [pc, #488]	; 800631c <HAL_GPIO_Init+0x2a4>
    ioposition = ((uint32_t)0x01) << position;
 8006134:	2301      	movs	r3, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006136:	682f      	ldr	r7, [r5, #0]
    ioposition = ((uint32_t)0x01) << position;
 8006138:	fa03 f906 	lsl.w	r9, r3, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800613c:	ea09 0707 	and.w	r7, r9, r7
    if(iocurrent == ioposition)
 8006140:	45b9      	cmp	r9, r7
 8006142:	f040 80c8 	bne.w	80062d6 <HAL_GPIO_Init+0x25e>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006146:	686a      	ldr	r2, [r5, #4]
 8006148:	f022 0210 	bic.w	r2, r2, #16
 800614c:	2a02      	cmp	r2, #2
 800614e:	d116      	bne.n	800617e <HAL_GPIO_Init+0x106>
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 8006150:	692a      	ldr	r2, [r5, #16]
 8006152:	2a0f      	cmp	r2, #15
 8006154:	d903      	bls.n	800615e <HAL_GPIO_Init+0xe6>
 8006156:	21d8      	movs	r1, #216	; 0xd8
 8006158:	486c      	ldr	r0, [pc, #432]	; (800630c <HAL_GPIO_Init+0x294>)
 800615a:	f7fb feb8 	bl	8001ece <assert_failed>
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800615e:	f006 0207 	and.w	r2, r6, #7
        temp = GPIOx->AFR[position >> 3];
 8006162:	08f1      	lsrs	r1, r6, #3
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8006164:	0090      	lsls	r0, r2, #2
 8006166:	220f      	movs	r2, #15
 8006168:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 800616c:	4082      	lsls	r2, r0
        temp = GPIOx->AFR[position >> 3];
 800616e:	6a0b      	ldr	r3, [r1, #32]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8006170:	ea23 0e02 	bic.w	lr, r3, r2
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8006174:	692a      	ldr	r2, [r5, #16]
 8006176:	4082      	lsls	r2, r0
 8006178:	ea42 020e 	orr.w	r2, r2, lr
        GPIOx->AFR[position >> 3] = temp;
 800617c:	620a      	str	r2, [r1, #32]
 800617e:	ea4f 0b46 	mov.w	fp, r6, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8006182:	f04f 0a03 	mov.w	sl, #3
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8006186:	686a      	ldr	r2, [r5, #4]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8006188:	fa0a fa0b 	lsl.w	sl, sl, fp
      temp = GPIOx->MODER;
 800618c:	6820      	ldr	r0, [r4, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800618e:	f002 0103 	and.w	r1, r2, #3
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8006192:	f022 0210 	bic.w	r2, r2, #16
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8006196:	ea6f 0a0a 	mvn.w	sl, sl
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800619a:	fa01 f10b 	lsl.w	r1, r1, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800619e:	3a01      	subs	r2, #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80061a0:	ea00 000a 	and.w	r0, r0, sl
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80061a4:	2a01      	cmp	r2, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80061a6:	ea41 0100 	orr.w	r1, r1, r0
      GPIOx->MODER = temp;
 80061aa:	6021      	str	r1, [r4, #0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80061ac:	d817      	bhi.n	80061de <HAL_GPIO_Init+0x166>
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 80061ae:	68ea      	ldr	r2, [r5, #12]
 80061b0:	2a03      	cmp	r2, #3
 80061b2:	d903      	bls.n	80061bc <HAL_GPIO_Init+0x144>
 80061b4:	21ec      	movs	r1, #236	; 0xec
 80061b6:	4855      	ldr	r0, [pc, #340]	; (800630c <HAL_GPIO_Init+0x294>)
 80061b8:	f7fb fe89 	bl	8001ece <assert_failed>
        temp = GPIOx->OSPEEDR; 
 80061bc:	68a1      	ldr	r1, [r4, #8]
        temp |= (GPIO_Init->Speed << (position * 2));
 80061be:	68ea      	ldr	r2, [r5, #12]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80061c0:	ea0a 0101 	and.w	r1, sl, r1
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 80061c4:	686b      	ldr	r3, [r5, #4]
        temp |= (GPIO_Init->Speed << (position * 2));
 80061c6:	fa02 f20b 	lsl.w	r2, r2, fp
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 80061ca:	f3c3 1300 	ubfx	r3, r3, #4, #1
        temp |= (GPIO_Init->Speed << (position * 2));
 80061ce:	430a      	orrs	r2, r1
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 80061d0:	40b3      	lsls	r3, r6
        GPIOx->OSPEEDR = temp;
 80061d2:	60a2      	str	r2, [r4, #8]
        temp = GPIOx->OTYPER;
 80061d4:	6862      	ldr	r2, [r4, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80061d6:	ea22 0209 	bic.w	r2, r2, r9
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 80061da:	4313      	orrs	r3, r2
        GPIOx->OTYPER = temp;
 80061dc:	6063      	str	r3, [r4, #4]
      temp = GPIOx->PUPDR;
 80061de:	68e3      	ldr	r3, [r4, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80061e0:	6868      	ldr	r0, [r5, #4]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80061e2:	ea0a 0a03 	and.w	sl, sl, r3
      temp |= ((GPIO_Init->Pull) << (position * 2));
 80061e6:	68ab      	ldr	r3, [r5, #8]
 80061e8:	fa03 f30b 	lsl.w	r3, r3, fp
 80061ec:	ea43 030a 	orr.w	r3, r3, sl
      GPIOx->PUPDR = temp;
 80061f0:	60e3      	str	r3, [r4, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80061f2:	00c3      	lsls	r3, r0, #3
 80061f4:	d56f      	bpl.n	80062d6 <HAL_GPIO_Init+0x25e>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80061f6:	4b48      	ldr	r3, [pc, #288]	; (8006318 <HAL_GPIO_Init+0x2a0>)
 80061f8:	f026 0103 	bic.w	r1, r6, #3
 80061fc:	4a46      	ldr	r2, [pc, #280]	; (8006318 <HAL_GPIO_Init+0x2a0>)
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80061fe:	f04f 0c0f 	mov.w	ip, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006202:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8006206:	f101 41b0 	add.w	r1, r1, #1476395008	; 0x58000000
 800620a:	f043 0302 	orr.w	r3, r3, #2
 800620e:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8006212:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8006216:	f8d2 30f4 	ldr.w	r3, [r2, #244]	; 0xf4
 800621a:	f003 0302 	and.w	r3, r3, #2
 800621e:	9301      	str	r3, [sp, #4]
 8006220:	9b01      	ldr	r3, [sp, #4]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8006222:	f006 0303 	and.w	r3, r6, #3
        temp = SYSCFG->EXTICR[position >> 2];
 8006226:	688a      	ldr	r2, [r1, #8]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8006228:	ea4f 0e83 	mov.w	lr, r3, lsl #2
 800622c:	fa0c f30e 	lsl.w	r3, ip, lr
 8006230:	ea22 0c03 	bic.w	ip, r2, r3
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8006234:	4b34      	ldr	r3, [pc, #208]	; (8006308 <HAL_GPIO_Init+0x290>)
 8006236:	429c      	cmp	r4, r3
 8006238:	d054      	beq.n	80062e4 <HAL_GPIO_Init+0x26c>
 800623a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800623e:	429c      	cmp	r4, r3
 8006240:	d052      	beq.n	80062e8 <HAL_GPIO_Init+0x270>
 8006242:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006246:	429c      	cmp	r4, r3
 8006248:	d050      	beq.n	80062ec <HAL_GPIO_Init+0x274>
 800624a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800624e:	429c      	cmp	r4, r3
 8006250:	d04e      	beq.n	80062f0 <HAL_GPIO_Init+0x278>
 8006252:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006256:	429c      	cmp	r4, r3
 8006258:	d04c      	beq.n	80062f4 <HAL_GPIO_Init+0x27c>
 800625a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800625e:	429c      	cmp	r4, r3
 8006260:	d04a      	beq.n	80062f8 <HAL_GPIO_Init+0x280>
 8006262:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006266:	429c      	cmp	r4, r3
 8006268:	d048      	beq.n	80062fc <HAL_GPIO_Init+0x284>
 800626a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800626e:	429c      	cmp	r4, r3
 8006270:	d046      	beq.n	8006300 <HAL_GPIO_Init+0x288>
 8006272:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006276:	429c      	cmp	r4, r3
 8006278:	d044      	beq.n	8006304 <HAL_GPIO_Init+0x28c>
 800627a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800627e:	429c      	cmp	r4, r3
 8006280:	bf14      	ite	ne
 8006282:	230a      	movne	r3, #10
 8006284:	2309      	moveq	r3, #9
 8006286:	fa03 f30e 	lsl.w	r3, r3, lr
        temp &= ~((uint32_t)iocurrent);
 800628a:	43fa      	mvns	r2, r7
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800628c:	ea43 030c 	orr.w	r3, r3, ip
        SYSCFG->EXTICR[position >> 2] = temp;
 8006290:	608b      	str	r3, [r1, #8]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8006292:	03c1      	lsls	r1, r0, #15
        temp = EXTI_Ptr->IMR1;
 8006294:	f8d8 3000 	ldr.w	r3, [r8]
        {
          temp |= iocurrent;
 8006298:	bf4c      	ite	mi
 800629a:	433b      	orrmi	r3, r7
        temp &= ~((uint32_t)iocurrent);
 800629c:	4013      	andpl	r3, r2
        }
        EXTI_Ptr->IMR1 = temp;

        temp = EXTI_Ptr->EMR1;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800629e:	0381      	lsls	r1, r0, #14
          temp |= iocurrent;
        }
        EXTI_Ptr->EMR1 = temp;
             
        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80062a0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
        EXTI_Ptr->IMR1 = temp;
 80062a4:	f8c8 3000 	str.w	r3, [r8]
        temp = EXTI_Ptr->EMR1;
 80062a8:	f8d8 3004 	ldr.w	r3, [r8, #4]
          temp |= iocurrent;
 80062ac:	bf4c      	ite	mi
 80062ae:	433b      	orrmi	r3, r7
        temp &= ~((uint32_t)iocurrent);
 80062b0:	4013      	andpl	r3, r2
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80062b2:	f410 1f80 	tst.w	r0, #1048576	; 0x100000
        EXTI_Ptr->EMR1 = temp;
 80062b6:	f8c8 3004 	str.w	r3, [r8, #4]
        temp = EXTI->RTSR1;
 80062ba:	680b      	ldr	r3, [r1, #0]
        {
          temp |= iocurrent;
 80062bc:	bf14      	ite	ne
 80062be:	433b      	orrne	r3, r7
        temp &= ~((uint32_t)iocurrent);
 80062c0:	4013      	andeq	r3, r2
        }
        EXTI->RTSR1 = temp;
 80062c2:	600b      	str	r3, [r1, #0]

        temp = EXTI->FTSR1;
 80062c4:	684b      	ldr	r3, [r1, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80062c6:	0281      	lsls	r1, r0, #10
        temp &= ~((uint32_t)iocurrent);
 80062c8:	bf54      	ite	pl
 80062ca:	ea02 0703 	andpl.w	r7, r2, r3
        {
          temp |= iocurrent;
 80062ce:	431f      	orrmi	r7, r3
        }
        EXTI->FTSR1 = temp;
 80062d0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80062d4:	605f      	str	r7, [r3, #4]
  for(position = 0; position < GPIO_NUMBER; position++)
 80062d6:	3601      	adds	r6, #1
 80062d8:	2e10      	cmp	r6, #16
 80062da:	f47f af2b 	bne.w	8006134 <HAL_GPIO_Init+0xbc>
      }      
    }
  }
}
 80062de:	b003      	add	sp, #12
 80062e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80062e4:	2300      	movs	r3, #0
 80062e6:	e7ce      	b.n	8006286 <HAL_GPIO_Init+0x20e>
 80062e8:	2301      	movs	r3, #1
 80062ea:	e7cc      	b.n	8006286 <HAL_GPIO_Init+0x20e>
 80062ec:	2302      	movs	r3, #2
 80062ee:	e7ca      	b.n	8006286 <HAL_GPIO_Init+0x20e>
 80062f0:	2303      	movs	r3, #3
 80062f2:	e7c8      	b.n	8006286 <HAL_GPIO_Init+0x20e>
 80062f4:	2304      	movs	r3, #4
 80062f6:	e7c6      	b.n	8006286 <HAL_GPIO_Init+0x20e>
 80062f8:	2305      	movs	r3, #5
 80062fa:	e7c4      	b.n	8006286 <HAL_GPIO_Init+0x20e>
 80062fc:	2306      	movs	r3, #6
 80062fe:	e7c2      	b.n	8006286 <HAL_GPIO_Init+0x20e>
 8006300:	2307      	movs	r3, #7
 8006302:	e7c0      	b.n	8006286 <HAL_GPIO_Init+0x20e>
 8006304:	2308      	movs	r3, #8
 8006306:	e7be      	b.n	8006286 <HAL_GPIO_Init+0x20e>
 8006308:	58020000 	.word	0x58020000
 800630c:	0801386f 	.word	0x0801386f
 8006310:	11110000 	.word	0x11110000
 8006314:	11220000 	.word	0x11220000
 8006318:	58024400 	.word	0x58024400
 800631c:	58000080 	.word	0x58000080

08006320 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006320:	b538      	push	{r3, r4, r5, lr}
 8006322:	4605      	mov	r5, r0
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8006324:	460c      	mov	r4, r1
 8006326:	b921      	cbnz	r1, 8006332 <HAL_GPIO_ReadPin+0x12>
 8006328:	f44f 71c8 	mov.w	r1, #400	; 0x190
 800632c:	4804      	ldr	r0, [pc, #16]	; (8006340 <HAL_GPIO_ReadPin+0x20>)
 800632e:	f7fb fdce 	bl	8001ece <assert_failed>

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8006332:	692b      	ldr	r3, [r5, #16]
 8006334:	421c      	tst	r4, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8006336:	bf14      	ite	ne
 8006338:	2001      	movne	r0, #1
 800633a:	2000      	moveq	r0, #0
 800633c:	bd38      	pop	{r3, r4, r5, pc}
 800633e:	bf00      	nop
 8006340:	0801386f 	.word	0x0801386f

08006344 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006344:	b570      	push	{r4, r5, r6, lr}
 8006346:	4605      	mov	r5, r0
 8006348:	4616      	mov	r6, r2
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 800634a:	460c      	mov	r4, r1
 800634c:	b921      	cbnz	r1, 8006358 <HAL_GPIO_WritePin+0x14>
 800634e:	f44f 71d8 	mov.w	r1, #432	; 0x1b0
 8006352:	4808      	ldr	r0, [pc, #32]	; (8006374 <HAL_GPIO_WritePin+0x30>)
 8006354:	f7fb fdbb 	bl	8001ece <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 8006358:	2e01      	cmp	r6, #1
 800635a:	d906      	bls.n	800636a <HAL_GPIO_WritePin+0x26>
 800635c:	f240 11b1 	movw	r1, #433	; 0x1b1
 8006360:	4804      	ldr	r0, [pc, #16]	; (8006374 <HAL_GPIO_WritePin+0x30>)
 8006362:	f7fb fdb4 	bl	8001ece <assert_failed>

  if(PinState != GPIO_PIN_RESET)
  {
    GPIOx->BSRRL = GPIO_Pin;
 8006366:	832c      	strh	r4, [r5, #24]
 8006368:	bd70      	pop	{r4, r5, r6, pc}
  if(PinState != GPIO_PIN_RESET)
 800636a:	2e00      	cmp	r6, #0
 800636c:	d1fb      	bne.n	8006366 <HAL_GPIO_WritePin+0x22>
  }
  else
  {
    GPIOx->BSRRH = GPIO_Pin ;
 800636e:	836c      	strh	r4, [r5, #26]
 8006370:	bd70      	pop	{r4, r5, r6, pc}
 8006372:	bf00      	nop
 8006374:	0801386f 	.word	0x0801386f

08006378 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006378:	b538      	push	{r3, r4, r5, lr}
 800637a:	4605      	mov	r5, r0
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 800637c:	460c      	mov	r4, r1
 800637e:	b921      	cbnz	r1, 800638a <HAL_GPIO_TogglePin+0x12>
 8006380:	f44f 71e3 	mov.w	r1, #454	; 0x1c6
 8006384:	4803      	ldr	r0, [pc, #12]	; (8006394 <HAL_GPIO_TogglePin+0x1c>)
 8006386:	f7fb fda2 	bl	8001ece <assert_failed>

  GPIOx->ODR ^= GPIO_Pin;
 800638a:	696b      	ldr	r3, [r5, #20]
 800638c:	405c      	eors	r4, r3
 800638e:	616c      	str	r4, [r5, #20]
 8006390:	bd38      	pop	{r3, r4, r5, pc}
 8006392:	bf00      	nop
 8006394:	0801386f 	.word	0x0801386f

08006398 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8006398:	4770      	bx	lr
	...

0800639c <HAL_GPIO_EXTI_IRQHandler>:
{
 800639c:	b508      	push	{r3, lr}
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800639e:	4b04      	ldr	r3, [pc, #16]	; (80063b0 <HAL_GPIO_EXTI_IRQHandler+0x14>)
 80063a0:	6899      	ldr	r1, [r3, #8]
 80063a2:	4201      	tst	r1, r0
 80063a4:	d002      	beq.n	80063ac <HAL_GPIO_EXTI_IRQHandler+0x10>
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80063a6:	6098      	str	r0, [r3, #8]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80063a8:	f7ff fff6 	bl	8006398 <HAL_GPIO_EXTI_Callback>
 80063ac:	bd08      	pop	{r3, pc}
 80063ae:	bf00      	nop
 80063b0:	58000080 	.word	0x58000080

080063b4 <HASH_GetDigest>:
  */
static void HASH_GetDigest(uint8_t *pMsgDigest, uint8_t Size)
{
  uint32_t msgdigest = (uint32_t)pMsgDigest;
  
  switch(Size)
 80063b4:	2914      	cmp	r1, #20
 80063b6:	d016      	beq.n	80063e6 <HASH_GetDigest+0x32>
 80063b8:	d802      	bhi.n	80063c0 <HASH_GetDigest+0xc>
 80063ba:	2910      	cmp	r1, #16
 80063bc:	d005      	beq.n	80063ca <HASH_GetDigest+0x16>
 80063be:	4770      	bx	lr
 80063c0:	291c      	cmp	r1, #28
 80063c2:	d021      	beq.n	8006408 <HASH_GetDigest+0x54>
 80063c4:	2920      	cmp	r1, #32
 80063c6:	d037      	beq.n	8006438 <HASH_GetDigest+0x84>
 80063c8:	4770      	bx	lr
  {
    /* Read the message digest */
    case 16:  /* MD5 */
      *(uint32_t*)(msgdigest) = __REV(HASH->HR[0]);
 80063ca:	4b29      	ldr	r3, [pc, #164]	; (8006470 <HASH_GetDigest+0xbc>)
 80063cc:	68da      	ldr	r2, [r3, #12]
  return __builtin_bswap32(value);
 80063ce:	ba12      	rev	r2, r2
 80063d0:	6002      	str	r2, [r0, #0]
      msgdigest+=4;
      *(uint32_t*)(msgdigest) = __REV(HASH->HR[1]);
 80063d2:	691a      	ldr	r2, [r3, #16]
 80063d4:	ba12      	rev	r2, r2
 80063d6:	6042      	str	r2, [r0, #4]
      msgdigest+=4;
      *(uint32_t*)(msgdigest) = __REV(HASH->HR[2]);
 80063d8:	695a      	ldr	r2, [r3, #20]
 80063da:	ba12      	rev	r2, r2
 80063dc:	6082      	str	r2, [r0, #8]
      msgdigest+=4;
      *(uint32_t*)(msgdigest) = __REV(HASH->HR[3]);
 80063de:	699b      	ldr	r3, [r3, #24]
 80063e0:	ba1b      	rev	r3, r3
 80063e2:	60c3      	str	r3, [r0, #12]
    break;
 80063e4:	4770      	bx	lr
    case 20:  /* SHA1 */
      *(uint32_t*)(msgdigest) = __REV(HASH->HR[0]);
 80063e6:	4b22      	ldr	r3, [pc, #136]	; (8006470 <HASH_GetDigest+0xbc>)
 80063e8:	68da      	ldr	r2, [r3, #12]
 80063ea:	ba12      	rev	r2, r2
 80063ec:	6002      	str	r2, [r0, #0]
      msgdigest+=4;
      *(uint32_t*)(msgdigest) = __REV(HASH->HR[1]);
 80063ee:	691a      	ldr	r2, [r3, #16]
 80063f0:	ba12      	rev	r2, r2
 80063f2:	6042      	str	r2, [r0, #4]
      msgdigest+=4;
      *(uint32_t*)(msgdigest) = __REV(HASH->HR[2]);
 80063f4:	695a      	ldr	r2, [r3, #20]
 80063f6:	ba12      	rev	r2, r2
 80063f8:	6082      	str	r2, [r0, #8]
      msgdigest+=4;
      *(uint32_t*)(msgdigest) = __REV(HASH->HR[3]);
 80063fa:	699a      	ldr	r2, [r3, #24]
 80063fc:	ba12      	rev	r2, r2
 80063fe:	60c2      	str	r2, [r0, #12]
      msgdigest+=4;
      *(uint32_t*)(msgdigest) = __REV(HASH->HR[4]);
 8006400:	69db      	ldr	r3, [r3, #28]
 8006402:	ba1b      	rev	r3, r3
 8006404:	6103      	str	r3, [r0, #16]
    break;
 8006406:	4770      	bx	lr
  case 28:  /* SHA224 */
    *(uint32_t*)(msgdigest) = __REV(HASH->HR[0]);
 8006408:	4b19      	ldr	r3, [pc, #100]	; (8006470 <HASH_GetDigest+0xbc>)
 800640a:	68da      	ldr	r2, [r3, #12]
 800640c:	ba12      	rev	r2, r2
 800640e:	6002      	str	r2, [r0, #0]
    msgdigest+=4;
    *(uint32_t*)(msgdigest) = __REV(HASH->HR[1]);
 8006410:	691a      	ldr	r2, [r3, #16]
 8006412:	ba12      	rev	r2, r2
 8006414:	6042      	str	r2, [r0, #4]
    msgdigest+=4;
    *(uint32_t*)(msgdigest) = __REV(HASH->HR[2]);
 8006416:	695a      	ldr	r2, [r3, #20]
 8006418:	ba12      	rev	r2, r2
 800641a:	6082      	str	r2, [r0, #8]
    msgdigest+=4;
    *(uint32_t*)(msgdigest) = __REV(HASH->HR[3]);
 800641c:	699a      	ldr	r2, [r3, #24]
 800641e:	ba12      	rev	r2, r2
 8006420:	60c2      	str	r2, [r0, #12]
    msgdigest+=4;
    *(uint32_t*)(msgdigest) = __REV(HASH->HR[4]);
 8006422:	69db      	ldr	r3, [r3, #28]
    msgdigest+=4;
    *(uint32_t*)(msgdigest) = __REV(HASH_DIGEST->HR[5]);
 8006424:	4a13      	ldr	r2, [pc, #76]	; (8006474 <HASH_GetDigest+0xc0>)
 8006426:	ba1b      	rev	r3, r3
    *(uint32_t*)(msgdigest) = __REV(HASH->HR[4]);
 8006428:	6103      	str	r3, [r0, #16]
    *(uint32_t*)(msgdigest) = __REV(HASH_DIGEST->HR[5]);
 800642a:	6953      	ldr	r3, [r2, #20]
 800642c:	ba1b      	rev	r3, r3
 800642e:	6143      	str	r3, [r0, #20]
    msgdigest+=4;
    *(uint32_t*)(msgdigest) = __REV(HASH_DIGEST->HR[6]);
 8006430:	6993      	ldr	r3, [r2, #24]
 8006432:	ba1b      	rev	r3, r3
 8006434:	6183      	str	r3, [r0, #24]
    break;
 8006436:	4770      	bx	lr
  case 32:   /* SHA256 */
    *(uint32_t*)(msgdigest) = __REV(HASH->HR[0]);
 8006438:	4b0d      	ldr	r3, [pc, #52]	; (8006470 <HASH_GetDigest+0xbc>)
 800643a:	68da      	ldr	r2, [r3, #12]
 800643c:	ba12      	rev	r2, r2
 800643e:	6002      	str	r2, [r0, #0]
    msgdigest+=4;
    *(uint32_t*)(msgdigest) = __REV(HASH->HR[1]);
 8006440:	691a      	ldr	r2, [r3, #16]
 8006442:	ba12      	rev	r2, r2
 8006444:	6042      	str	r2, [r0, #4]
    msgdigest+=4;
    *(uint32_t*)(msgdigest) = __REV(HASH->HR[2]);
 8006446:	695a      	ldr	r2, [r3, #20]
 8006448:	ba12      	rev	r2, r2
 800644a:	6082      	str	r2, [r0, #8]
    msgdigest+=4;
    *(uint32_t*)(msgdigest) = __REV(HASH->HR[3]);
 800644c:	699a      	ldr	r2, [r3, #24]
 800644e:	ba12      	rev	r2, r2
 8006450:	60c2      	str	r2, [r0, #12]
    msgdigest+=4;
    *(uint32_t*)(msgdigest) = __REV(HASH->HR[4]);
 8006452:	69db      	ldr	r3, [r3, #28]
 8006454:	ba1b      	rev	r3, r3
 8006456:	6103      	str	r3, [r0, #16]
    msgdigest+=4;
    *(uint32_t*)(msgdigest) = __REV(HASH_DIGEST->HR[5]);
 8006458:	4b06      	ldr	r3, [pc, #24]	; (8006474 <HASH_GetDigest+0xc0>)
 800645a:	695a      	ldr	r2, [r3, #20]
 800645c:	ba12      	rev	r2, r2
 800645e:	6142      	str	r2, [r0, #20]
    msgdigest+=4;
    *(uint32_t*)(msgdigest) = __REV(HASH_DIGEST->HR[6]);
 8006460:	699a      	ldr	r2, [r3, #24]
 8006462:	ba12      	rev	r2, r2
 8006464:	6182      	str	r2, [r0, #24]
    msgdigest+=4;
    *(uint32_t*)(msgdigest) = __REV(HASH_DIGEST->HR[7]);
 8006466:	69db      	ldr	r3, [r3, #28]
 8006468:	ba1b      	rev	r3, r3
 800646a:	61c3      	str	r3, [r0, #28]
 800646c:	4770      	bx	lr
 800646e:	bf00      	nop
 8006470:	48021400 	.word	0x48021400
 8006474:	48021710 	.word	0x48021710

08006478 <HASH_WaitOnFlagUntilTimeout>:
  * @param  Status: the Flag status (SET or RESET).
  * @param  Timeout: Timeout duration.
  * @retval HAL status
  */  
static HAL_StatusTypeDef HASH_WaitOnFlagUntilTimeout(HASH_HandleTypeDef *hhash, uint32_t Flag, FlagStatus Status, uint32_t Timeout)
{
 8006478:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800647c:	4690      	mov	r8, r2
 800647e:	4604      	mov	r4, r0
 8006480:	460d      	mov	r5, r1
 8006482:	461e      	mov	r6, r3
  uint32_t tickstart = HAL_GetTick();
 8006484:	f7fd f8fc 	bl	8003680 <HAL_GetTick>
 8006488:	4607      	mov	r7, r0

  /* Wait until flag is set */
  if(Status == RESET)
 800648a:	f1b8 0f00 	cmp.w	r8, #0
 800648e:	d10e      	bne.n	80064ae <HASH_WaitOnFlagUntilTimeout+0x36>
 8006490:	f8df 807c 	ldr.w	r8, [pc, #124]	; 8006510 <HASH_WaitOnFlagUntilTimeout+0x98>
  {
    while(__HAL_HASH_GET_FLAG(Flag) == RESET)
 8006494:	2d08      	cmp	r5, #8
 8006496:	d934      	bls.n	8006502 <HASH_WaitOnFlagUntilTimeout+0x8a>
 8006498:	f8d8 3000 	ldr.w	r3, [r8]
 800649c:	ea35 0303 	bics.w	r3, r5, r3
 80064a0:	bf14      	ite	ne
 80064a2:	2301      	movne	r3, #1
 80064a4:	2300      	moveq	r3, #0
 80064a6:	b9c3      	cbnz	r3, 80064da <HASH_WaitOnFlagUntilTimeout+0x62>
          return HAL_TIMEOUT;
        }
      }
    }
  }
  return HAL_OK;
 80064a8:	2000      	movs	r0, #0
 80064aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80064ae:	f8df 8060 	ldr.w	r8, [pc, #96]	; 8006510 <HASH_WaitOnFlagUntilTimeout+0x98>
    while(__HAL_HASH_GET_FLAG(Flag) != RESET)
 80064b2:	2d08      	cmp	r5, #8
 80064b4:	d928      	bls.n	8006508 <HASH_WaitOnFlagUntilTimeout+0x90>
 80064b6:	f8d8 3000 	ldr.w	r3, [r8]
 80064ba:	ea35 0303 	bics.w	r3, r5, r3
 80064be:	bf0c      	ite	eq
 80064c0:	2301      	moveq	r3, #1
 80064c2:	2300      	movne	r3, #0
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d0ef      	beq.n	80064a8 <HASH_WaitOnFlagUntilTimeout+0x30>
      if(Timeout != HAL_MAX_DELAY)
 80064c8:	1c73      	adds	r3, r6, #1
 80064ca:	d0f2      	beq.n	80064b2 <HASH_WaitOnFlagUntilTimeout+0x3a>
        if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 80064cc:	b146      	cbz	r6, 80064e0 <HASH_WaitOnFlagUntilTimeout+0x68>
 80064ce:	f7fd f8d7 	bl	8003680 <HAL_GetTick>
 80064d2:	1bc0      	subs	r0, r0, r7
 80064d4:	4286      	cmp	r6, r0
 80064d6:	d2ec      	bcs.n	80064b2 <HASH_WaitOnFlagUntilTimeout+0x3a>
 80064d8:	e002      	b.n	80064e0 <HASH_WaitOnFlagUntilTimeout+0x68>
      if(Timeout != HAL_MAX_DELAY)
 80064da:	1c72      	adds	r2, r6, #1
 80064dc:	d0da      	beq.n	8006494 <HASH_WaitOnFlagUntilTimeout+0x1c>
        if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 80064de:	b956      	cbnz	r6, 80064f6 <HASH_WaitOnFlagUntilTimeout+0x7e>
          hhash->State  = HAL_HASH_STATE_READY;
 80064e0:	2301      	movs	r3, #1
          hhash->Status = HAL_TIMEOUT;
 80064e2:	2003      	movs	r0, #3
          hhash->State  = HAL_HASH_STATE_READY;
 80064e4:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
          __HAL_UNLOCK(hhash);
 80064e8:	2300      	movs	r3, #0
          hhash->Status = HAL_TIMEOUT;
 80064ea:	f884 002c 	strb.w	r0, [r4, #44]	; 0x2c
          __HAL_UNLOCK(hhash);
 80064ee:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
          return HAL_TIMEOUT;
 80064f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 80064f6:	f7fd f8c3 	bl	8003680 <HAL_GetTick>
 80064fa:	1bc0      	subs	r0, r0, r7
 80064fc:	4286      	cmp	r6, r0
 80064fe:	d2c9      	bcs.n	8006494 <HASH_WaitOnFlagUntilTimeout+0x1c>
 8006500:	e7ee      	b.n	80064e0 <HASH_WaitOnFlagUntilTimeout+0x68>
    while(__HAL_HASH_GET_FLAG(Flag) == RESET)
 8006502:	f8d8 3024 	ldr.w	r3, [r8, #36]	; 0x24
 8006506:	e7c9      	b.n	800649c <HASH_WaitOnFlagUntilTimeout+0x24>
    while(__HAL_HASH_GET_FLAG(Flag) != RESET)
 8006508:	f8d8 3024 	ldr.w	r3, [r8, #36]	; 0x24
 800650c:	e7d5      	b.n	80064ba <HASH_WaitOnFlagUntilTimeout+0x42>
 800650e:	bf00      	nop
 8006510:	48021400 	.word	0x48021400

08006514 <HAL_HASH_InCpltCallback>:
 8006514:	4770      	bx	lr

08006516 <HAL_HASH_DgstCpltCallback>:
 8006516:	4770      	bx	lr

08006518 <HAL_HASH_ErrorCallback>:
{
 8006518:	4770      	bx	lr
	...

0800651c <HAL_HASH_IRQHandler>:
  *         suspension time is stored in the handle for resumption later on.  
  * @retval HAL status
  */
static HAL_StatusTypeDef HASH_IT(HASH_HandleTypeDef *hhash)
{
  if (hhash->State == HAL_HASH_STATE_BUSY)
 800651c:	f890 2035 	ldrb.w	r2, [r0, #53]	; 0x35
 8006520:	b2d2      	uxtb	r2, r2
 8006522:	2a02      	cmp	r2, #2
{
 8006524:	b570      	push	{r4, r5, r6, lr}
 8006526:	4604      	mov	r4, r0
  if (hhash->State == HAL_HASH_STATE_BUSY)
 8006528:	f040 80d1 	bne.w	80066ce <HAL_HASH_IRQHandler+0x1b2>
  {  
    /* ITCounter must not be equal to 0 at this point. Report an error if this is the case. */
    if(hhash->HashITCounter == 0)
 800652c:	6a41      	ldr	r1, [r0, #36]	; 0x24
 800652e:	4b69      	ldr	r3, [pc, #420]	; (80066d4 <HAL_HASH_IRQHandler+0x1b8>)
 8006530:	b981      	cbnz	r1, 8006554 <HAL_HASH_IRQHandler+0x38>
    {
      /* Disable Interrupts */
      __HAL_HASH_DISABLE_IT(HASH_IT_DINI|HASH_IT_DCI);
 8006532:	6a1a      	ldr	r2, [r3, #32]
      /* HASH state set back to Ready to prevent any issue in user code
         present in HAL_HASH_ErrorCallback() */
      hhash->State = HAL_HASH_STATE_READY;        
 8006534:	2001      	movs	r0, #1
      __HAL_HASH_DISABLE_IT(HASH_IT_DINI|HASH_IT_DCI);
 8006536:	f022 0203 	bic.w	r2, r2, #3
 800653a:	621a      	str	r2, [r3, #32]
      hhash->State = HAL_HASH_STATE_READY;        
 800653c:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
  hhash->Status = HASH_IT(hhash);
 8006540:	f884 002c 	strb.w	r0, [r4, #44]	; 0x2c
  if (hhash->Status != HAL_OK)
 8006544:	b128      	cbz	r0, 8006552 <HAL_HASH_IRQHandler+0x36>
    HAL_HASH_ErrorCallback(hhash); 
 8006546:	4620      	mov	r0, r4
 8006548:	f7ff ffe6 	bl	8006518 <HAL_HASH_ErrorCallback>
    hhash->Status = HAL_OK;
 800654c:	2300      	movs	r3, #0
 800654e:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
 8006552:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
    }
    else if (hhash->HashITCounter == 1)
 8006554:	6a41      	ldr	r1, [r0, #36]	; 0x24
 8006556:	2901      	cmp	r1, #1
    }
    else
    {
      /* Cruise speed reached, HashITCounter remains equal to 3 until the end of
        the HASH processing or the end of the current step for HMAC processing. */ 
      hhash->HashITCounter = 3;
 8006558:	bf18      	it	ne
 800655a:	2203      	movne	r2, #3
 800655c:	6242      	str	r2, [r0, #36]	; 0x24
    }
    
    /* If digest is ready */
    if (__HAL_HASH_GET_FLAG(HASH_FLAG_DCIS))
 800655e:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8006560:	f010 0002 	ands.w	r0, r0, #2
 8006564:	d022      	beq.n	80065ac <HAL_HASH_IRQHandler+0x90>
    {
      /* Read the digest */
      HASH_GetDigest(hhash->pHashOutBuffPtr, HASH_DIGEST_LENGTH());
 8006566:	6819      	ldr	r1, [r3, #0]
 8006568:	4a5b      	ldr	r2, [pc, #364]	; (80066d8 <HAL_HASH_IRQHandler+0x1bc>)
 800656a:	6920      	ldr	r0, [r4, #16]
 800656c:	4211      	tst	r1, r2
 800656e:	d019      	beq.n	80065a4 <HAL_HASH_IRQHandler+0x88>
 8006570:	6819      	ldr	r1, [r3, #0]
 8006572:	4011      	ands	r1, r2
 8006574:	f5b1 2f80 	cmp.w	r1, #262144	; 0x40000
 8006578:	d016      	beq.n	80065a8 <HAL_HASH_IRQHandler+0x8c>
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	ea32 0303 	bics.w	r3, r2, r3
 8006580:	bf0c      	ite	eq
 8006582:	2120      	moveq	r1, #32
 8006584:	2110      	movne	r1, #16
 8006586:	f7ff ff15 	bl	80063b4 <HASH_GetDigest>
      
      /* Disable Interrupts */
      __HAL_HASH_DISABLE_IT(HASH_IT_DINI|HASH_IT_DCI);
 800658a:	4a52      	ldr	r2, [pc, #328]	; (80066d4 <HAL_HASH_IRQHandler+0x1b8>)
      /* Change the HASH state */
      hhash->State = HAL_HASH_STATE_READY;
      /* Call digest computation complete call back */
      HAL_HASH_DgstCpltCallback(hhash);
 800658c:	4620      	mov	r0, r4
      __HAL_HASH_DISABLE_IT(HASH_IT_DINI|HASH_IT_DCI);
 800658e:	6a13      	ldr	r3, [r2, #32]
 8006590:	f023 0303 	bic.w	r3, r3, #3
 8006594:	6213      	str	r3, [r2, #32]
      hhash->State = HAL_HASH_STATE_READY;
 8006596:	2301      	movs	r3, #1
 8006598:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      HAL_HASH_DgstCpltCallback(hhash);
 800659c:	f7ff ffbb 	bl	8006516 <HAL_HASH_DgstCpltCallback>
        }
      } /* if (HASH_Write_Block_Data(hhash) == HASH_DIGEST_CALCULATION_STARTED) */
    }  /* if (__HAL_HASH_GET_FLAG(HASH_FLAG_DINIS))*/

    /* Return function status */
    return HAL_OK;  
 80065a0:	2000      	movs	r0, #0
 80065a2:	e7cd      	b.n	8006540 <HAL_HASH_IRQHandler+0x24>
      HASH_GetDigest(hhash->pHashOutBuffPtr, HASH_DIGEST_LENGTH());
 80065a4:	2114      	movs	r1, #20
 80065a6:	e7ee      	b.n	8006586 <HAL_HASH_IRQHandler+0x6a>
 80065a8:	211c      	movs	r1, #28
 80065aa:	e7ec      	b.n	8006586 <HAL_HASH_IRQHandler+0x6a>
    if (__HAL_HASH_GET_FLAG(HASH_FLAG_DINIS))
 80065ac:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80065ae:	07d2      	lsls	r2, r2, #31
 80065b0:	d5f6      	bpl.n	80065a0 <HAL_HASH_IRQHandler+0x84>
      if ((hhash->SuspendRequest == HAL_HASH_SUSPEND) && (hhash->HashInCount != 0))
 80065b2:	f894 2036 	ldrb.w	r2, [r4, #54]	; 0x36
 80065b6:	2a01      	cmp	r2, #1
 80065b8:	d10b      	bne.n	80065d2 <HAL_HASH_IRQHandler+0xb6>
 80065ba:	6a22      	ldr	r2, [r4, #32]
 80065bc:	b14a      	cbz	r2, 80065d2 <HAL_HASH_IRQHandler+0xb6>
        __HAL_HASH_DISABLE_IT(HASH_IT_DINI|HASH_IT_DCI);
 80065be:	6a1a      	ldr	r2, [r3, #32]
 80065c0:	f022 0203 	bic.w	r2, r2, #3
 80065c4:	621a      	str	r2, [r3, #32]
        hhash->State = HAL_HASH_STATE_SUSPENDED;
 80065c6:	2308      	movs	r3, #8
        hhash->SuspendRequest = HAL_HASH_SUSPEND_NONE;         
 80065c8:	f884 0036 	strb.w	r0, [r4, #54]	; 0x36
        hhash->State = HAL_HASH_STATE_SUSPENDED;
 80065cc:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
 80065d0:	e7b6      	b.n	8006540 <HAL_HASH_IRQHandler+0x24>
  uint32_t buffercounter;
  uint32_t inputcounter;    
  uint32_t ret = HASH_DIGEST_CALCULATION_NOT_STARTED;
  
  /* If there are more than 64 bytes remaining to be entered */
  if(hhash->HashInCount > 64)
 80065d2:	6a23      	ldr	r3, [r4, #32]
 80065d4:	2b40      	cmp	r3, #64	; 0x40
 80065d6:	68e3      	ldr	r3, [r4, #12]
 80065d8:	d91e      	bls.n	8006618 <HAL_HASH_IRQHandler+0xfc>
 80065da:	f103 0040 	add.w	r0, r3, #64	; 0x40
  {
    inputaddr = (uint32_t)hhash->pHashInBuffPtr;
 80065de:	461a      	mov	r2, r3
    /* Write the Input block in the Data IN register
      (16 32-bit words, or 64 bytes are entered) */
    for(buffercounter = 0; buffercounter < 64; buffercounter+=4)
    {
      HASH->DIN = *(uint32_t*)inputaddr;
 80065e0:	493c      	ldr	r1, [pc, #240]	; (80066d4 <HAL_HASH_IRQHandler+0x1b8>)
 80065e2:	f852 5b04 	ldr.w	r5, [r2], #4
    for(buffercounter = 0; buffercounter < 64; buffercounter+=4)
 80065e6:	4282      	cmp	r2, r0
      HASH->DIN = *(uint32_t*)inputaddr;
 80065e8:	604d      	str	r5, [r1, #4]
    for(buffercounter = 0; buffercounter < 64; buffercounter+=4)
 80065ea:	d1fa      	bne.n	80065e2 <HAL_HASH_IRQHandler+0xc6>
      inputaddr+=4;
    }
    /* If this is the start of input data entering, an additional word
      must be entered to start up the HASH processing */
    if(hhash->HashITCounter == 2)
 80065ec:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80065ee:	2802      	cmp	r0, #2
 80065f0:	d10d      	bne.n	800660e <HAL_HASH_IRQHandler+0xf2>
    {
      HASH->DIN = *(uint32_t*)inputaddr;
 80065f2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80065f4:	604a      	str	r2, [r1, #4]
      inputaddr+=4;
      if(hhash->HashInCount >= 68)
 80065f6:	6a22      	ldr	r2, [r4, #32]
 80065f8:	2a43      	cmp	r2, #67	; 0x43
 80065fa:	d905      	bls.n	8006608 <HAL_HASH_IRQHandler+0xec>
      {
        /* There are still data waiting to be entered in the IP.
           Decrement buffer counter and set pointer to the proper
           memory location for the next data entering round. */
        hhash->HashInCount -= 68;
 80065fc:	6a22      	ldr	r2, [r4, #32]
        hhash->pHashInBuffPtr+= 68;
 80065fe:	3344      	adds	r3, #68	; 0x44
        hhash->HashInCount -= 68;
 8006600:	3a44      	subs	r2, #68	; 0x44
        hhash->pHashInBuffPtr+= 68;
 8006602:	60e3      	str	r3, [r4, #12]
        hhash->HashInCount -= 68;
 8006604:	6222      	str	r2, [r4, #32]
 8006606:	e7cb      	b.n	80065a0 <HAL_HASH_IRQHandler+0x84>
      }
      else
      {
        /* All the input buffer has been fed to the HW. */
        hhash->HashInCount = 0;
 8006608:	2000      	movs	r0, #0
 800660a:	6220      	str	r0, [r4, #32]
 800660c:	e798      	b.n	8006540 <HAL_HASH_IRQHandler+0x24>
    else
    {
      /* 64 bytes have been entered and there are still some remaining:
         Decrement buffer counter and set pointer to the proper
        memory location for the next data entering round.*/
      hhash->HashInCount -= 64;
 800660e:	6a23      	ldr	r3, [r4, #32]
      hhash->pHashInBuffPtr+= 64;
 8006610:	60e2      	str	r2, [r4, #12]
      hhash->HashInCount -= 64;
 8006612:	3b40      	subs	r3, #64	; 0x40
 8006614:	6223      	str	r3, [r4, #32]
 8006616:	e7c3      	b.n	80065a0 <HAL_HASH_IRQHandler+0x84>
      data entering round. */ 
  
    /* Get the buffer address */
    inputaddr = (uint32_t)hhash->pHashInBuffPtr;
    /* Get the buffer counter */
    inputcounter = hhash->HashInCount;
 8006618:	6a22      	ldr	r2, [r4, #32]
    /* Disable Interrupts */
    __HAL_HASH_DISABLE_IT(HASH_IT_DINI);
 800661a:	4d2e      	ldr	r5, [pc, #184]	; (80066d4 <HAL_HASH_IRQHandler+0x1b8>)

    /* Write the Input block in the Data IN register */
    for(buffercounter = 0; buffercounter < (inputcounter+3)/4; buffercounter++)
 800661c:	3203      	adds	r2, #3
    __HAL_HASH_DISABLE_IT(HASH_IT_DINI);
 800661e:	6a29      	ldr	r1, [r5, #32]
 8006620:	f022 0203 	bic.w	r2, r2, #3
 8006624:	f021 0101 	bic.w	r1, r1, #1
 8006628:	441a      	add	r2, r3
 800662a:	6229      	str	r1, [r5, #32]
    for(buffercounter = 0; buffercounter < (inputcounter+3)/4; buffercounter++)
 800662c:	4293      	cmp	r3, r2
 800662e:	d11a      	bne.n	8006666 <HAL_HASH_IRQHandler+0x14a>
    {
      HASH->DIN = *(uint32_t*)inputaddr;
      inputaddr+=4;
    }
    /* Start the Digest calculation */
    __HAL_HASH_START_DIGEST();
 8006630:	68ab      	ldr	r3, [r5, #8]
        HAL_HASH_InCpltCallback(hhash);            
 8006632:	4620      	mov	r0, r4
    __HAL_HASH_START_DIGEST();
 8006634:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006638:	60ab      	str	r3, [r5, #8]
       this return value triggers the call to Input data transfer 
       complete call back as well as the proper transition from
       one step to another in HMAC mode. */          
    ret = HASH_DIGEST_CALCULATION_STARTED;          
    /* Reset buffer counter */
    hhash->HashInCount = 0;
 800663a:	2300      	movs	r3, #0
 800663c:	6223      	str	r3, [r4, #32]
        HAL_HASH_InCpltCallback(hhash);            
 800663e:	f7ff ff69 	bl	8006514 <HAL_HASH_InCpltCallback>
        if (hhash->Phase == HAL_HASH_PHASE_HMAC_STEP_1)
 8006642:	f894 602d 	ldrb.w	r6, [r4, #45]	; 0x2d
 8006646:	2e03      	cmp	r6, #3
 8006648:	d127      	bne.n	800669a <HAL_HASH_IRQHandler+0x17e>
          if (HASH_WaitOnFlagUntilTimeout(hhash, HASH_FLAG_BUSY, SET, HASH_TIMEOUTVALUE) != HAL_OK)
 800664a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800664e:	2201      	movs	r2, #1
 8006650:	2108      	movs	r1, #8
 8006652:	4620      	mov	r0, r4
 8006654:	f7ff ff10 	bl	8006478 <HASH_WaitOnFlagUntilTimeout>
 8006658:	b148      	cbz	r0, 800666e <HAL_HASH_IRQHandler+0x152>
            __HAL_HASH_DISABLE_IT(HASH_IT_DINI|HASH_IT_DCI);                                 
 800665a:	6a2b      	ldr	r3, [r5, #32]
            return HAL_TIMEOUT;
 800665c:	2003      	movs	r0, #3
            __HAL_HASH_DISABLE_IT(HASH_IT_DINI|HASH_IT_DCI);                                 
 800665e:	f023 0303 	bic.w	r3, r3, #3
 8006662:	622b      	str	r3, [r5, #32]
 8006664:	e76c      	b.n	8006540 <HAL_HASH_IRQHandler+0x24>
      HASH->DIN = *(uint32_t*)inputaddr;
 8006666:	f853 1b04 	ldr.w	r1, [r3], #4
 800666a:	6069      	str	r1, [r5, #4]
 800666c:	e7de      	b.n	800662c <HAL_HASH_IRQHandler+0x110>
          hhash->Phase = HAL_HASH_PHASE_HMAC_STEP_2;        /* Move phase from Step 1 to Step 2 */
 800666e:	2304      	movs	r3, #4
          __HAL_HASH_SET_NBVALIDBITS(hhash->HashBuffSize);  /* Set NBLW for the input message */
 8006670:	69e2      	ldr	r2, [r4, #28]
          hhash->Phase = HAL_HASH_PHASE_HMAC_STEP_2;        /* Move phase from Step 1 to Step 2 */
 8006672:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
          __HAL_HASH_SET_NBVALIDBITS(hhash->HashBuffSize);  /* Set NBLW for the input message */
 8006676:	f002 0103 	and.w	r1, r2, #3
 800667a:	68ab      	ldr	r3, [r5, #8]
 800667c:	f023 031f 	bic.w	r3, r3, #31
 8006680:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8006684:	60ab      	str	r3, [r5, #8]
          hhash->pHashInBuffPtr = hhash->pHashMsgBuffPtr;   /* Set the input data address */
 8006686:	69a3      	ldr	r3, [r4, #24]
          hhash->HashInCount = hhash->HashBuffSize;         /* Set the input data size (in bytes) */
 8006688:	6222      	str	r2, [r4, #32]
          hhash->pHashInBuffPtr = hhash->Init.pKey;          /* Set the key address */                             
 800668a:	60e3      	str	r3, [r4, #12]
          hhash->HashITCounter = 1;                          /* Set ITCounter to 1 to indicate the start of a new phase */
 800668c:	2301      	movs	r3, #1
 800668e:	6263      	str	r3, [r4, #36]	; 0x24
          __HAL_HASH_ENABLE_IT(HASH_IT_DINI);                /* Enable IT (was disabled in HASH_Write_Block_Data) */      
 8006690:	6a2b      	ldr	r3, [r5, #32]
 8006692:	f043 0301 	orr.w	r3, r3, #1
 8006696:	622b      	str	r3, [r5, #32]
 8006698:	e752      	b.n	8006540 <HAL_HASH_IRQHandler+0x24>
        else if (hhash->Phase == HAL_HASH_PHASE_HMAC_STEP_2)
 800669a:	2e04      	cmp	r6, #4
 800669c:	d180      	bne.n	80065a0 <HAL_HASH_IRQHandler+0x84>
          if (HASH_WaitOnFlagUntilTimeout(hhash, HASH_FLAG_BUSY, SET, HASH_TIMEOUTVALUE) != HAL_OK)
 800669e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80066a2:	2201      	movs	r2, #1
 80066a4:	2108      	movs	r1, #8
 80066a6:	4620      	mov	r0, r4
 80066a8:	f7ff fee6 	bl	8006478 <HASH_WaitOnFlagUntilTimeout>
 80066ac:	2800      	cmp	r0, #0
 80066ae:	d1d4      	bne.n	800665a <HAL_HASH_IRQHandler+0x13e>
          hhash->Phase = HAL_HASH_PHASE_HMAC_STEP_3;         /* Move phase from Step 2 to Step 3 */                       
 80066b0:	2305      	movs	r3, #5
          __HAL_HASH_SET_NBVALIDBITS(hhash->Init.KeySize);   /* Set NBLW for the key */                         
 80066b2:	6862      	ldr	r2, [r4, #4]
          hhash->Phase = HAL_HASH_PHASE_HMAC_STEP_3;         /* Move phase from Step 2 to Step 3 */                       
 80066b4:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
          __HAL_HASH_SET_NBVALIDBITS(hhash->Init.KeySize);   /* Set NBLW for the key */                         
 80066b8:	f002 0103 	and.w	r1, r2, #3
 80066bc:	68ab      	ldr	r3, [r5, #8]
 80066be:	f023 031f 	bic.w	r3, r3, #31
 80066c2:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80066c6:	60ab      	str	r3, [r5, #8]
          hhash->HashInCount = hhash->Init.KeySize;          /* Set the key size (in bytes) */                     
 80066c8:	6222      	str	r2, [r4, #32]
          hhash->pHashInBuffPtr = hhash->Init.pKey;          /* Set the key address */                             
 80066ca:	68a3      	ldr	r3, [r4, #8]
 80066cc:	e7dd      	b.n	800668a <HAL_HASH_IRQHandler+0x16e>
    return HAL_BUSY;
 80066ce:	2002      	movs	r0, #2
 80066d0:	e736      	b.n	8006540 <HAL_HASH_IRQHandler+0x24>
 80066d2:	bf00      	nop
 80066d4:	48021400 	.word	0x48021400
 80066d8:	00040080 	.word	0x00040080

080066dc <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80066dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80066e0:	6806      	ldr	r6, [r0, #0]
{
 80066e2:	b087      	sub	sp, #28
 80066e4:	4604      	mov	r4, r0
  uint32_t i = 0 , interrupt = 0;
  
  /* ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 80066e6:	4630      	mov	r0, r6
 80066e8:	f006 fdbc 	bl	800d264 <USB_GetMode>
 80066ec:	2801      	cmp	r0, #1
 80066ee:	f040 80ef 	bne.w	80068d0 <HAL_HCD_IRQHandler+0x1f4>
  {
    /* avoid spurious interrupt */
    if(__HAL_HCD_IS_INVALID_INTERRUPT(hhcd)) 
 80066f2:	6820      	ldr	r0, [r4, #0]
 80066f4:	f006 fdb2 	bl	800d25c <USB_ReadInterrupts>
 80066f8:	2800      	cmp	r0, #0
 80066fa:	f000 80e9 	beq.w	80068d0 <HAL_HCD_IRQHandler+0x1f4>
    {
      return;
    }
    
    if(__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80066fe:	6820      	ldr	r0, [r4, #0]
 8006700:	f006 fdac 	bl	800d25c <USB_ReadInterrupts>
 8006704:	0280      	lsls	r0, r0, #10
 8006706:	d503      	bpl.n	8006710 <HAL_HCD_IRQHandler+0x34>
    {
     /* incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8006708:	6823      	ldr	r3, [r4, #0]
 800670a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800670e:	615a      	str	r2, [r3, #20]
    }
    
    if(__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8006710:	6820      	ldr	r0, [r4, #0]
 8006712:	f006 fda3 	bl	800d25c <USB_ReadInterrupts>
 8006716:	02c1      	lsls	r1, r0, #11
 8006718:	d503      	bpl.n	8006722 <HAL_HCD_IRQHandler+0x46>
    {
     /* incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 800671a:	6823      	ldr	r3, [r4, #0]
 800671c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8006720:	615a      	str	r2, [r3, #20]
    }

    if(__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8006722:	6820      	ldr	r0, [r4, #0]
 8006724:	f006 fd9a 	bl	800d25c <USB_ReadInterrupts>
 8006728:	0142      	lsls	r2, r0, #5
 800672a:	d503      	bpl.n	8006734 <HAL_HCD_IRQHandler+0x58>
    {
     /* incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 800672c:	6823      	ldr	r3, [r4, #0]
 800672e:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8006732:	615a      	str	r2, [r3, #20]
    }   
    
    if(__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8006734:	6820      	ldr	r0, [r4, #0]
 8006736:	f006 fd91 	bl	800d25c <USB_ReadInterrupts>
 800673a:	0783      	lsls	r3, r0, #30
 800673c:	d502      	bpl.n	8006744 <HAL_HCD_IRQHandler+0x68>
    {
     /* incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 800673e:	6823      	ldr	r3, [r4, #0]
 8006740:	2202      	movs	r2, #2
 8006742:	615a      	str	r2, [r3, #20]
    }     
    
    /* Handle Host Disconnect Interrupts */
    if(__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8006744:	6820      	ldr	r0, [r4, #0]
 8006746:	f006 fd89 	bl	800d25c <USB_ReadInterrupts>
 800674a:	0087      	lsls	r7, r0, #2
 800674c:	d510      	bpl.n	8006770 <HAL_HCD_IRQHandler+0x94>
    {
      
      /* Cleanup HPRT */
      USBx_HPRT0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |\
 800674e:	f8d6 3440 	ldr.w	r3, [r6, #1088]	; 0x440
        USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG );
       
      /* Handle Host Port Interrupts */
      HAL_HCD_Disconnect_Callback(hhcd);
 8006752:	4620      	mov	r0, r4
      USBx_HPRT0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |\
 8006754:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8006758:	f8c6 3440 	str.w	r3, [r6, #1088]	; 0x440
      HAL_HCD_Disconnect_Callback(hhcd);
 800675c:	f7fc f9b4 	bl	8002ac8 <HAL_HCD_Disconnect_Callback>
       USB_InitFSLSPClkSel(hhcd->Instance ,HCFG_48_MHZ );
 8006760:	2101      	movs	r1, #1
 8006762:	6820      	ldr	r0, [r4, #0]
 8006764:	f006 fd82 	bl	800d26c <USB_InitFSLSPClkSel>
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8006768:	6823      	ldr	r3, [r4, #0]
 800676a:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 800676e:	615a      	str	r2, [r3, #20]
    }
    
    /* Handle Host Port Interrupts */
    if(__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8006770:	6820      	ldr	r0, [r4, #0]
 8006772:	f006 fd73 	bl	800d25c <USB_ReadInterrupts>
 8006776:	01c5      	lsls	r5, r0, #7
 8006778:	d548      	bpl.n	800680c <HAL_HCD_IRQHandler+0x130>
  * @param  hhcd: HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler  (HCD_HandleTypeDef *hhcd)
{
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;  
 800677a:	6825      	ldr	r5, [r4, #0]
  __IO uint32_t hprt0, hprt0_dup;
  
  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 800677c:	f8d5 3440 	ldr.w	r3, [r5, #1088]	; 0x440
 8006780:	9304      	str	r3, [sp, #16]
  hprt0_dup = USBx_HPRT0;
 8006782:	f8d5 3440 	ldr.w	r3, [r5, #1088]	; 0x440
 8006786:	9305      	str	r3, [sp, #20]
  
  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |\
 8006788:	9b05      	ldr	r3, [sp, #20]
 800678a:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800678e:	9305      	str	r3, [sp, #20]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG );
  
  /* Check whether Port Connect detected */
  if((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8006790:	9b04      	ldr	r3, [sp, #16]
 8006792:	0798      	lsls	r0, r3, #30
 8006794:	d50d      	bpl.n	80067b2 <HAL_HCD_IRQHandler+0xd6>
  {  
    if((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8006796:	9b04      	ldr	r3, [sp, #16]
 8006798:	07d9      	lsls	r1, r3, #31
 800679a:	d506      	bpl.n	80067aa <HAL_HCD_IRQHandler+0xce>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_DISCINT);
 800679c:	69ab      	ldr	r3, [r5, #24]
      HAL_HCD_Connect_Callback(hhcd);
 800679e:	4620      	mov	r0, r4
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_DISCINT);
 80067a0:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80067a4:	61ab      	str	r3, [r5, #24]
      HAL_HCD_Connect_Callback(hhcd);
 80067a6:	f7fc f98b 	bl	8002ac0 <HAL_HCD_Connect_Callback>
    }
    hprt0_dup  |= USB_OTG_HPRT_PCDET;
 80067aa:	9b05      	ldr	r3, [sp, #20]
 80067ac:	f043 0302 	orr.w	r3, r3, #2
 80067b0:	9305      	str	r3, [sp, #20]
    
  }
  
  /* Check whether Port Enable Changed */
  if((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 80067b2:	9b04      	ldr	r3, [sp, #16]
 80067b4:	071a      	lsls	r2, r3, #28
 80067b6:	d51f      	bpl.n	80067f8 <HAL_HCD_IRQHandler+0x11c>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 80067b8:	9b05      	ldr	r3, [sp, #20]
 80067ba:	f043 0308 	orr.w	r3, r3, #8
 80067be:	9305      	str	r3, [sp, #20]
    
    if((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 80067c0:	9b04      	ldr	r3, [sp, #16]
 80067c2:	075b      	lsls	r3, r3, #29
 80067c4:	f140 808f 	bpl.w	80068e6 <HAL_HCD_IRQHandler+0x20a>
    {    
      if(hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 80067c8:	69a1      	ldr	r1, [r4, #24]
 80067ca:	2902      	cmp	r1, #2
 80067cc:	f040 8083 	bne.w	80068d6 <HAL_HCD_IRQHandler+0x1fa>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 80067d0:	9b04      	ldr	r3, [sp, #16]
        {
          USB_InitFSLSPClkSel(hhcd->Instance ,HCFG_6_MHZ );
        }
        else
        {
          USB_InitFSLSPClkSel(hhcd->Instance ,HCFG_48_MHZ );
 80067d2:	6820      	ldr	r0, [r4, #0]
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 80067d4:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 80067d8:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
          USB_InitFSLSPClkSel(hhcd->Instance ,HCFG_48_MHZ );
 80067dc:	bf18      	it	ne
 80067de:	2101      	movne	r1, #1
 80067e0:	f006 fd44 	bl	800d26c <USB_InitFSLSPClkSel>
        if(hhcd->Init.speed == HCD_SPEED_FULL)
        {
          USBx_HOST->HFIR = (uint32_t)60000;
        }
      }
      HAL_HCD_Connect_Callback(hhcd);
 80067e4:	4620      	mov	r0, r4
 80067e6:	f7fc f96b 	bl	8002ac0 <HAL_HCD_Connect_Callback>
      
      if(hhcd->Init.speed == HCD_SPEED_HIGH)
 80067ea:	68e3      	ldr	r3, [r4, #12]
 80067ec:	b923      	cbnz	r3, 80067f8 <HAL_HCD_IRQHandler+0x11c>
    {
      /* Cleanup HPRT */
      USBx_HPRT0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |\
        USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG );
      
      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_DISCINT); 
 80067ee:	6822      	ldr	r2, [r4, #0]
 80067f0:	6993      	ldr	r3, [r2, #24]
 80067f2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80067f6:	6193      	str	r3, [r2, #24]
    }    
  }
  
  /* Check For an overcurrent */
  if((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 80067f8:	9b04      	ldr	r3, [sp, #16]
 80067fa:	069f      	lsls	r7, r3, #26
 80067fc:	d503      	bpl.n	8006806 <HAL_HCD_IRQHandler+0x12a>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 80067fe:	9b05      	ldr	r3, [sp, #20]
 8006800:	f043 0320 	orr.w	r3, r3, #32
 8006804:	9305      	str	r3, [sp, #20]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8006806:	9b05      	ldr	r3, [sp, #20]
 8006808:	f8c5 3440 	str.w	r3, [r5, #1088]	; 0x440
    if(__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 800680c:	6820      	ldr	r0, [r4, #0]
 800680e:	f006 fd25 	bl	800d25c <USB_ReadInterrupts>
 8006812:	0705      	lsls	r5, r0, #28
 8006814:	d505      	bpl.n	8006822 <HAL_HCD_IRQHandler+0x146>
      HAL_HCD_SOF_Callback(hhcd);
 8006816:	4620      	mov	r0, r4
 8006818:	f7fc f94e 	bl	8002ab8 <HAL_HCD_SOF_Callback>
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 800681c:	6823      	ldr	r3, [r4, #0]
 800681e:	2208      	movs	r2, #8
 8006820:	615a      	str	r2, [r3, #20]
    if(__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8006822:	6820      	ldr	r0, [r4, #0]
 8006824:	f006 fd1a 	bl	800d25c <USB_ReadInterrupts>
 8006828:	0180      	lsls	r0, r0, #6
 800682a:	d513      	bpl.n	8006854 <HAL_HCD_IRQHandler+0x178>
 800682c:	f506 68a0 	add.w	r8, r6, #1280	; 0x500
      for (i = 0; i < hhcd->Init.Host_channels ; i++)
 8006830:	f04f 0b00 	mov.w	fp, #0
        if (interrupt & (1 << i))
 8006834:	f04f 0a01 	mov.w	sl, #1
    if(hhcd->hc[chnum].state == HC_XFRC)
 8006838:	2728      	movs	r7, #40	; 0x28
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 800683a:	f04f 0902 	mov.w	r9, #2
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 800683e:	6820      	ldr	r0, [r4, #0]
 8006840:	f006 fd50 	bl	800d2e4 <USB_HC_ReadInterrupt>
 8006844:	9001      	str	r0, [sp, #4]
      for (i = 0; i < hhcd->Init.Host_channels ; i++)
 8006846:	68a3      	ldr	r3, [r4, #8]
 8006848:	459b      	cmp	fp, r3
 800684a:	d353      	bcc.n	80068f4 <HAL_HCD_IRQHandler+0x218>
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 800684c:	6823      	ldr	r3, [r4, #0]
 800684e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8006852:	615a      	str	r2, [r3, #20]
    if(__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL))
 8006854:	6820      	ldr	r0, [r4, #0]
 8006856:	f006 fd01 	bl	800d25c <USB_ReadInterrupts>
 800685a:	06c3      	lsls	r3, r0, #27
 800685c:	d538      	bpl.n	80068d0 <HAL_HCD_IRQHandler+0x1f4>
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800685e:	6825      	ldr	r5, [r4, #0]
 8006860:	69ab      	ldr	r3, [r5, #24]
 8006862:	f023 0310 	bic.w	r3, r3, #16
 8006866:	61ab      	str	r3, [r5, #24]
  temp = hhcd->Instance->GRXSTSP ;
 8006868:	6a2f      	ldr	r7, [r5, #32]
  pktsts = (temp &  USB_OTG_GRXSTSP_PKTSTS) >> 17;
 800686a:	f3c7 4343 	ubfx	r3, r7, #17, #4
  switch (pktsts)
 800686e:	2b02      	cmp	r3, #2
 8006870:	d129      	bne.n	80068c6 <HAL_HCD_IRQHandler+0x1ea>
  pktcnt = (temp &  USB_OTG_GRXSTSP_BCNT) >> 4;
 8006872:	f3c7 180a 	ubfx	r8, r7, #4, #11
    if ((pktcnt > 0) && (hhcd->hc[channelnum].xfer_buff != (void  *)0))
 8006876:	f1b8 0f00 	cmp.w	r8, #0
 800687a:	d024      	beq.n	80068c6 <HAL_HCD_IRQHandler+0x1ea>
  channelnum = temp &  USB_OTG_GRXSTSP_EPNUM;  
 800687c:	f007 070f 	and.w	r7, r7, #15
    if ((pktcnt > 0) && (hhcd->hc[channelnum].xfer_buff != (void  *)0))
 8006880:	2628      	movs	r6, #40	; 0x28
 8006882:	fb06 4607 	mla	r6, r6, r7, r4
 8006886:	6c71      	ldr	r1, [r6, #68]	; 0x44
 8006888:	b1e9      	cbz	r1, 80068c6 <HAL_HCD_IRQHandler+0x1ea>
      USB_ReadPacket(hhcd->Instance, hhcd->hc[channelnum].xfer_buff, pktcnt);
 800688a:	4642      	mov	r2, r8
 800688c:	4628      	mov	r0, r5
 800688e:	f006 fcd5 	bl	800d23c <USB_ReadPacket>
      hhcd->hc[channelnum].xfer_buff += pktcnt;           
 8006892:	6c73      	ldr	r3, [r6, #68]	; 0x44
      if((USBx_HC(channelnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) > 0)
 8006894:	f505 65a0 	add.w	r5, r5, #1280	; 0x500
      hhcd->hc[channelnum].xfer_buff += pktcnt;           
 8006898:	4443      	add	r3, r8
      if((USBx_HC(channelnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) > 0)
 800689a:	eb05 1547 	add.w	r5, r5, r7, lsl #5
      hhcd->hc[channelnum].xfer_buff += pktcnt;           
 800689e:	6473      	str	r3, [r6, #68]	; 0x44
      hhcd->hc[channelnum].xfer_count  += pktcnt;
 80068a0:	6cf3      	ldr	r3, [r6, #76]	; 0x4c
      if((USBx_HC(channelnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) > 0)
 80068a2:	692a      	ldr	r2, [r5, #16]
      hhcd->hc[channelnum].xfer_count  += pktcnt;
 80068a4:	4443      	add	r3, r8
 80068a6:	64f3      	str	r3, [r6, #76]	; 0x4c
      if((USBx_HC(channelnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) > 0)
 80068a8:	4bb2      	ldr	r3, [pc, #712]	; (8006b74 <HAL_HCD_IRQHandler+0x498>)
 80068aa:	4013      	ands	r3, r2
 80068ac:	b15b      	cbz	r3, 80068c6 <HAL_HCD_IRQHandler+0x1ea>
        tmpreg = USBx_HC(channelnum)->HCCHAR;
 80068ae:	682b      	ldr	r3, [r5, #0]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80068b0:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80068b4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
        USBx_HC(channelnum)->HCCHAR = tmpreg;
 80068b8:	602b      	str	r3, [r5, #0]
        hhcd->hc[channelnum].toggle_in ^= 1;
 80068ba:	f896 3050 	ldrb.w	r3, [r6, #80]	; 0x50
 80068be:	f083 0301 	eor.w	r3, r3, #1
 80068c2:	f886 3050 	strb.w	r3, [r6, #80]	; 0x50
      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80068c6:	6822      	ldr	r2, [r4, #0]
 80068c8:	6993      	ldr	r3, [r2, #24]
 80068ca:	f043 0310 	orr.w	r3, r3, #16
 80068ce:	6193      	str	r3, [r2, #24]
}
 80068d0:	b007      	add	sp, #28
 80068d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if(hhcd->Init.speed == HCD_SPEED_FULL)
 80068d6:	68e3      	ldr	r3, [r4, #12]
 80068d8:	2b03      	cmp	r3, #3
 80068da:	d183      	bne.n	80067e4 <HAL_HCD_IRQHandler+0x108>
          USBx_HOST->HFIR = (uint32_t)60000;
 80068dc:	f64e 2260 	movw	r2, #60000	; 0xea60
 80068e0:	f8c5 2404 	str.w	r2, [r5, #1028]	; 0x404
 80068e4:	e77e      	b.n	80067e4 <HAL_HCD_IRQHandler+0x108>
      USBx_HPRT0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |\
 80068e6:	f8d5 3440 	ldr.w	r3, [r5, #1088]	; 0x440
 80068ea:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 80068ee:	f8c5 3440 	str.w	r3, [r5, #1088]	; 0x440
 80068f2:	e77c      	b.n	80067ee <HAL_HCD_IRQHandler+0x112>
        if (interrupt & (1 << i))
 80068f4:	fa0a f30b 	lsl.w	r3, sl, fp
 80068f8:	9a01      	ldr	r2, [sp, #4]
 80068fa:	4213      	tst	r3, r2
 80068fc:	f000 808a 	beq.w	8006a14 <HAL_HCD_IRQHandler+0x338>
          if ((USBx_HC(i)->HCCHAR) &  USB_OTG_HCCHAR_EPDIR)
 8006900:	f8d8 3000 	ldr.w	r3, [r8]
 8006904:	fa5f f58b 	uxtb.w	r5, fp
 8006908:	6820      	ldr	r0, [r4, #0]
 800690a:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 800690e:	f000 8104 	beq.w	8006b1a <HAL_HCD_IRQHandler+0x43e>
  if ((USBx_HC(chnum)->HCINT) &  USB_OTG_HCINT_AHBERR)
 8006912:	016a      	lsls	r2, r5, #5
 8006914:	f500 63a0 	add.w	r3, r0, #1280	; 0x500
 8006918:	18d6      	adds	r6, r2, r3
 800691a:	68b1      	ldr	r1, [r6, #8]
 800691c:	0749      	lsls	r1, r1, #29
 800691e:	d513      	bpl.n	8006948 <HAL_HCD_IRQHandler+0x26c>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8006920:	2104      	movs	r1, #4
 8006922:	60b1      	str	r1, [r6, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(chnum);
 8006924:	68f1      	ldr	r1, [r6, #12]
 8006926:	f041 0102 	orr.w	r1, r1, #2
 800692a:	60f1      	str	r1, [r6, #12]
  if ((USBx_HC(chnum)->HCINT) &  USB_OTG_HCINT_FRMOR)
 800692c:	68b1      	ldr	r1, [r6, #8]
 800692e:	0589      	lsls	r1, r1, #22
 8006930:	d542      	bpl.n	80069b8 <HAL_HCD_IRQHandler+0x2dc>
    __HAL_HCD_UNMASK_HALT_HC_INT(chnum); 
 8006932:	68f3      	ldr	r3, [r6, #12]
    USB_HC_Halt(hhcd->Instance, chnum);  
 8006934:	4629      	mov	r1, r5
 8006936:	6820      	ldr	r0, [r4, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(chnum); 
 8006938:	f043 0302 	orr.w	r3, r3, #2
 800693c:	60f3      	str	r3, [r6, #12]
    USB_HC_Halt(hhcd->Instance, chnum);  
 800693e:	f006 fce0 	bl	800d302 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8006942:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006946:	e0c4      	b.n	8006ad2 <HAL_HCD_IRQHandler+0x3f6>
  else if ((USBx_HC(chnum)->HCINT) &  USB_OTG_HCINT_ACK)
 8006948:	68b1      	ldr	r1, [r6, #8]
 800694a:	0689      	lsls	r1, r1, #26
 800694c:	d502      	bpl.n	8006954 <HAL_HCD_IRQHandler+0x278>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 800694e:	2120      	movs	r1, #32
 8006950:	60b1      	str	r1, [r6, #8]
 8006952:	e7eb      	b.n	800692c <HAL_HCD_IRQHandler+0x250>
  else if ((USBx_HC(chnum)->HCINT) &  USB_OTG_HCINT_STALL)  
 8006954:	68b1      	ldr	r1, [r6, #8]
 8006956:	0709      	lsls	r1, r1, #28
 8006958:	d515      	bpl.n	8006986 <HAL_HCD_IRQHandler+0x2aa>
    __HAL_HCD_UNMASK_HALT_HC_INT(chnum);
 800695a:	68f1      	ldr	r1, [r6, #12]
    hhcd->hc[chnum].state = HC_STALL;
 800695c:	f04f 0e05 	mov.w	lr, #5
 8006960:	9303      	str	r3, [sp, #12]
    __HAL_HCD_UNMASK_HALT_HC_INT(chnum);
 8006962:	f041 0102 	orr.w	r1, r1, #2
 8006966:	9202      	str	r2, [sp, #8]
 8006968:	60f1      	str	r1, [r6, #12]
    hhcd->hc[chnum].state = HC_STALL;
 800696a:	fb07 4105 	mla	r1, r7, r5, r4
 800696e:	f881 e05d 	strb.w	lr, [r1, #93]	; 0x5d
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8006972:	2110      	movs	r1, #16
 8006974:	60b1      	str	r1, [r6, #8]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);    
 8006976:	2108      	movs	r1, #8
 8006978:	60b1      	str	r1, [r6, #8]
    USB_HC_Halt(hhcd->Instance, chnum);    
 800697a:	4629      	mov	r1, r5
 800697c:	f006 fcc1 	bl	800d302 <USB_HC_Halt>
 8006980:	9a02      	ldr	r2, [sp, #8]
 8006982:	9b03      	ldr	r3, [sp, #12]
 8006984:	e7d2      	b.n	800692c <HAL_HCD_IRQHandler+0x250>
  else if ((USBx_HC(chnum)->HCINT) &  USB_OTG_HCINT_DTERR)
 8006986:	68b1      	ldr	r1, [r6, #8]
 8006988:	0549      	lsls	r1, r1, #21
 800698a:	d5cf      	bpl.n	800692c <HAL_HCD_IRQHandler+0x250>
    __HAL_HCD_UNMASK_HALT_HC_INT(chnum);
 800698c:	68f1      	ldr	r1, [r6, #12]
 800698e:	9303      	str	r3, [sp, #12]
 8006990:	f041 0102 	orr.w	r1, r1, #2
 8006994:	9202      	str	r2, [sp, #8]
 8006996:	60f1      	str	r1, [r6, #12]
    USB_HC_Halt(hhcd->Instance, chnum);  
 8006998:	4629      	mov	r1, r5
 800699a:	f006 fcb2 	bl	800d302 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);    
 800699e:	2110      	movs	r1, #16
    hhcd->hc[chnum].state = HC_DATATGLERR;
 80069a0:	2008      	movs	r0, #8
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 80069a2:	9b03      	ldr	r3, [sp, #12]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);    
 80069a4:	60b1      	str	r1, [r6, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 80069a6:	fb07 4105 	mla	r1, r7, r5, r4
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 80069aa:	9a02      	ldr	r2, [sp, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 80069ac:	f881 005d 	strb.w	r0, [r1, #93]	; 0x5d
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 80069b0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80069b4:	60b1      	str	r1, [r6, #8]
 80069b6:	e7b9      	b.n	800692c <HAL_HCD_IRQHandler+0x250>
  else if ((USBx_HC(chnum)->HCINT) &  USB_OTG_HCINT_XFRC)
 80069b8:	68b1      	ldr	r1, [r6, #8]
 80069ba:	07c8      	lsls	r0, r1, #31
 80069bc:	d53d      	bpl.n	8006a3a <HAL_HCD_IRQHandler+0x35e>
    if (hhcd->Init.dma_enable)
 80069be:	6921      	ldr	r1, [r4, #16]
 80069c0:	b149      	cbz	r1, 80069d6 <HAL_HCD_IRQHandler+0x2fa>
                               (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 80069c2:	6930      	ldr	r0, [r6, #16]
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].xfer_len - \
 80069c4:	fb07 4e05 	mla	lr, r7, r5, r4
                               (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 80069c8:	f3c0 0012 	ubfx	r0, r0, #0, #19
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].xfer_len - \
 80069cc:	f8de 1048 	ldr.w	r1, [lr, #72]	; 0x48
 80069d0:	1a09      	subs	r1, r1, r0
 80069d2:	f8ce 104c 	str.w	r1, [lr, #76]	; 0x4c
    hhcd->hc[chnum].state = HC_XFRC;
 80069d6:	fb07 4105 	mla	r1, r7, r5, r4
    hhcd->hc[chnum].ErrCnt = 0;
 80069da:	2000      	movs	r0, #0
    hhcd->hc[chnum].state = HC_XFRC;
 80069dc:	f881 a05d 	strb.w	sl, [r1, #93]	; 0x5d
    hhcd->hc[chnum].ErrCnt = 0;
 80069e0:	6588      	str	r0, [r1, #88]	; 0x58
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 80069e2:	f8c6 a008 	str.w	sl, [r6, #8]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL)||
 80069e6:	f891 003f 	ldrb.w	r0, [r1, #63]	; 0x3f
 80069ea:	f010 0ffd 	tst.w	r0, #253	; 0xfd
 80069ee:	d116      	bne.n	8006a1e <HAL_HCD_IRQHandler+0x342>
      __HAL_HCD_UNMASK_HALT_HC_INT(chnum); 
 80069f0:	68f3      	ldr	r3, [r6, #12]
      USB_HC_Halt(hhcd->Instance, chnum); 
 80069f2:	4629      	mov	r1, r5
 80069f4:	6820      	ldr	r0, [r4, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(chnum); 
 80069f6:	f043 0302 	orr.w	r3, r3, #2
 80069fa:	60f3      	str	r3, [r6, #12]
      USB_HC_Halt(hhcd->Instance, chnum); 
 80069fc:	f006 fc81 	bl	800d302 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8006a00:	2310      	movs	r3, #16
 8006a02:	60b3      	str	r3, [r6, #8]
    hhcd->hc[chnum].toggle_in ^= 1;
 8006a04:	fb07 4505 	mla	r5, r7, r5, r4
 8006a08:	f895 3050 	ldrb.w	r3, [r5, #80]	; 0x50
 8006a0c:	f083 0301 	eor.w	r3, r3, #1
 8006a10:	f885 3050 	strb.w	r3, [r5, #80]	; 0x50
      for (i = 0; i < hhcd->Init.Host_channels ; i++)
 8006a14:	f10b 0b01 	add.w	fp, fp, #1
 8006a18:	f108 0820 	add.w	r8, r8, #32
 8006a1c:	e713      	b.n	8006846 <HAL_HCD_IRQHandler+0x16a>
    else if(hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8006a1e:	2803      	cmp	r0, #3
 8006a20:	d1f0      	bne.n	8006a04 <HAL_HCD_IRQHandler+0x328>
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8006a22:	58d0      	ldr	r0, [r2, r3]
 8006a24:	f040 5000 	orr.w	r0, r0, #536870912	; 0x20000000
 8006a28:	50d0      	str	r0, [r2, r3]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8006a2a:	2201      	movs	r2, #1
      hhcd->hc[chnum].urb_state = URB_DONE; 
 8006a2c:	f881 a05c 	strb.w	sl, [r1, #92]	; 0x5c
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8006a30:	4620      	mov	r0, r4
 8006a32:	4629      	mov	r1, r5
 8006a34:	f7fc f84c 	bl	8002ad0 <HAL_HCD_HC_NotifyURBChange_Callback>
 8006a38:	e7e4      	b.n	8006a04 <HAL_HCD_IRQHandler+0x328>
  else if ((USBx_HC(chnum)->HCINT) &  USB_OTG_HCINT_CHH)
 8006a3a:	68b1      	ldr	r1, [r6, #8]
 8006a3c:	0789      	lsls	r1, r1, #30
 8006a3e:	d534      	bpl.n	8006aaa <HAL_HCD_IRQHandler+0x3ce>
    __HAL_HCD_MASK_HALT_HC_INT(chnum); 
 8006a40:	68f1      	ldr	r1, [r6, #12]
    if(hhcd->hc[chnum].state == HC_XFRC)
 8006a42:	fb07 4005 	mla	r0, r7, r5, r4
    __HAL_HCD_MASK_HALT_HC_INT(chnum); 
 8006a46:	f021 0102 	bic.w	r1, r1, #2
 8006a4a:	60f1      	str	r1, [r6, #12]
    if(hhcd->hc[chnum].state == HC_XFRC)
 8006a4c:	f890 105d 	ldrb.w	r1, [r0, #93]	; 0x5d
 8006a50:	2901      	cmp	r1, #1
 8006a52:	d10c      	bne.n	8006a6e <HAL_HCD_IRQHandler+0x392>
      hhcd->hc[chnum].urb_state  = URB_STALL;
 8006a54:	f880 105c 	strb.w	r1, [r0, #92]	; 0x5c
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);  
 8006a58:	fb07 4305 	mla	r3, r7, r5, r4
 8006a5c:	4629      	mov	r1, r5
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8006a5e:	f8c6 9008 	str.w	r9, [r6, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);  
 8006a62:	4620      	mov	r0, r4
 8006a64:	f893 205c 	ldrb.w	r2, [r3, #92]	; 0x5c
 8006a68:	f7fc f832 	bl	8002ad0 <HAL_HCD_HC_NotifyURBChange_Callback>
 8006a6c:	e7d2      	b.n	8006a14 <HAL_HCD_IRQHandler+0x338>
    else if (hhcd->hc[chnum].state == HC_STALL) 
 8006a6e:	2905      	cmp	r1, #5
 8006a70:	d0f0      	beq.n	8006a54 <HAL_HCD_IRQHandler+0x378>
    else if((hhcd->hc[chnum].state == HC_XACTERR) ||
 8006a72:	2906      	cmp	r1, #6
 8006a74:	d001      	beq.n	8006a7a <HAL_HCD_IRQHandler+0x39e>
 8006a76:	2908      	cmp	r1, #8
 8006a78:	d1ee      	bne.n	8006a58 <HAL_HCD_IRQHandler+0x37c>
      if(hhcd->hc[chnum].ErrCnt++ > 3)
 8006a7a:	fb07 4105 	mla	r1, r7, r5, r4
 8006a7e:	6d88      	ldr	r0, [r1, #88]	; 0x58
 8006a80:	2803      	cmp	r0, #3
 8006a82:	f100 0e01 	add.w	lr, r0, #1
        hhcd->hc[chnum].ErrCnt = 0;
 8006a86:	bf88      	it	hi
 8006a88:	2000      	movhi	r0, #0
      if(hhcd->hc[chnum].ErrCnt++ > 3)
 8006a8a:	f8c1 e058 	str.w	lr, [r1, #88]	; 0x58
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8006a8e:	bf91      	iteee	ls
 8006a90:	f881 905c 	strbls.w	r9, [r1, #92]	; 0x5c
        hhcd->hc[chnum].ErrCnt = 0;
 8006a94:	6588      	strhi	r0, [r1, #88]	; 0x58
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8006a96:	2004      	movhi	r0, #4
 8006a98:	f881 005c 	strbhi.w	r0, [r1, #92]	; 0x5c
      tmpreg = USBx_HC(chnum)->HCCHAR;
 8006a9c:	58d1      	ldr	r1, [r2, r3]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006a9e:	f021 4180 	bic.w	r1, r1, #1073741824	; 0x40000000
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006aa2:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
      USBx_HC(chnum)->HCCHAR = tmpreg;     
 8006aa6:	50d1      	str	r1, [r2, r3]
 8006aa8:	e7d6      	b.n	8006a58 <HAL_HCD_IRQHandler+0x37c>
  else if ((USBx_HC(chnum)->HCINT) &  USB_OTG_HCINT_TXERR)
 8006aaa:	68b1      	ldr	r1, [r6, #8]
 8006aac:	0608      	lsls	r0, r1, #24
 8006aae:	d512      	bpl.n	8006ad6 <HAL_HCD_IRQHandler+0x3fa>
    __HAL_HCD_UNMASK_HALT_HC_INT(chnum); 
 8006ab0:	68f3      	ldr	r3, [r6, #12]
     USB_HC_Halt(hhcd->Instance, chnum);     
 8006ab2:	4629      	mov	r1, r5
 8006ab4:	6820      	ldr	r0, [r4, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(chnum); 
 8006ab6:	f043 0302 	orr.w	r3, r3, #2
 8006aba:	60f3      	str	r3, [r6, #12]
     hhcd->hc[chnum].ErrCnt++;
 8006abc:	fb07 4305 	mla	r3, r7, r5, r4
 8006ac0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8006ac2:	3201      	adds	r2, #1
 8006ac4:	659a      	str	r2, [r3, #88]	; 0x58
     hhcd->hc[chnum].state = HC_XACTERR;
 8006ac6:	2206      	movs	r2, #6
 8006ac8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
     USB_HC_Halt(hhcd->Instance, chnum);     
 8006acc:	f006 fc19 	bl	800d302 <USB_HC_Halt>
     __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8006ad0:	2380      	movs	r3, #128	; 0x80
 8006ad2:	60b3      	str	r3, [r6, #8]
 8006ad4:	e79e      	b.n	8006a14 <HAL_HCD_IRQHandler+0x338>
  else if ((USBx_HC(chnum)->HCINT) &  USB_OTG_HCINT_NAK)
 8006ad6:	68b1      	ldr	r1, [r6, #8]
 8006ad8:	06c9      	lsls	r1, r1, #27
 8006ada:	d59b      	bpl.n	8006a14 <HAL_HCD_IRQHandler+0x338>
    if(hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8006adc:	fb07 4105 	mla	r1, r7, r5, r4
 8006ae0:	f891 103f 	ldrb.w	r1, [r1, #63]	; 0x3f
 8006ae4:	2903      	cmp	r1, #3
 8006ae6:	d10e      	bne.n	8006b06 <HAL_HCD_IRQHandler+0x42a>
      __HAL_HCD_UNMASK_HALT_HC_INT(chnum); 
 8006ae8:	68f3      	ldr	r3, [r6, #12]
      USB_HC_Halt(hhcd->Instance, chnum);  
 8006aea:	4629      	mov	r1, r5
 8006aec:	6820      	ldr	r0, [r4, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(chnum); 
 8006aee:	f043 0302 	orr.w	r3, r3, #2
 8006af2:	60f3      	str	r3, [r6, #12]
      USB_HC_Halt(hhcd->Instance, chnum);  
 8006af4:	f006 fc05 	bl	800d302 <USB_HC_Halt>
    hhcd->hc[chnum].state = HC_NAK;
 8006af8:	fb07 4505 	mla	r5, r7, r5, r4
 8006afc:	2303      	movs	r3, #3
 8006afe:	f885 305d 	strb.w	r3, [r5, #93]	; 0x5d
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8006b02:	2310      	movs	r3, #16
 8006b04:	e7e5      	b.n	8006ad2 <HAL_HCD_IRQHandler+0x3f6>
    else if  ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL)||
 8006b06:	f011 0ffd 	tst.w	r1, #253	; 0xfd
 8006b0a:	d1f5      	bne.n	8006af8 <HAL_HCD_IRQHandler+0x41c>
      tmpreg = USBx_HC(chnum)->HCCHAR;
 8006b0c:	58d1      	ldr	r1, [r2, r3]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006b0e:	f021 4180 	bic.w	r1, r1, #1073741824	; 0x40000000
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006b12:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
      USBx_HC(chnum)->HCCHAR = tmpreg;
 8006b16:	50d1      	str	r1, [r2, r3]
 8006b18:	e7ee      	b.n	8006af8 <HAL_HCD_IRQHandler+0x41c>
  if ((USBx_HC(chnum)->HCINT) &  USB_OTG_HCINT_AHBERR)
 8006b1a:	ea4f 1e45 	mov.w	lr, r5, lsl #5
 8006b1e:	f500 61a0 	add.w	r1, r0, #1280	; 0x500
 8006b22:	eb0e 0601 	add.w	r6, lr, r1
 8006b26:	68b3      	ldr	r3, [r6, #8]
 8006b28:	075a      	lsls	r2, r3, #29
 8006b2a:	d506      	bpl.n	8006b3a <HAL_HCD_IRQHandler+0x45e>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8006b2c:	2304      	movs	r3, #4
 8006b2e:	60b3      	str	r3, [r6, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(chnum);
 8006b30:	68f3      	ldr	r3, [r6, #12]
 8006b32:	f043 0302 	orr.w	r3, r3, #2
 8006b36:	60f3      	str	r3, [r6, #12]
 8006b38:	e76c      	b.n	8006a14 <HAL_HCD_IRQHandler+0x338>
  else if ((USBx_HC(chnum)->HCINT) &  USB_OTG_HCINT_ACK)
 8006b3a:	68b2      	ldr	r2, [r6, #8]
 8006b3c:	f012 0220 	ands.w	r2, r2, #32
 8006b40:	d01a      	beq.n	8006b78 <HAL_HCD_IRQHandler+0x49c>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8006b42:	2320      	movs	r3, #32
 8006b44:	60b3      	str	r3, [r6, #8]
    if( hhcd->hc[chnum].do_ping == 1)
 8006b46:	fb07 4305 	mla	r3, r7, r5, r4
 8006b4a:	f893 203d 	ldrb.w	r2, [r3, #61]	; 0x3d
 8006b4e:	2a01      	cmp	r2, #1
 8006b50:	f47f af60 	bne.w	8006a14 <HAL_HCD_IRQHandler+0x338>
      hhcd->hc[chnum].state = HC_NYET;     
 8006b54:	2204      	movs	r2, #4
      USB_HC_Halt(hhcd->Instance, chnum); 
 8006b56:	4629      	mov	r1, r5
      hhcd->hc[chnum].state = HC_NYET;     
 8006b58:	9302      	str	r3, [sp, #8]
 8006b5a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      __HAL_HCD_UNMASK_HALT_HC_INT(chnum); 
 8006b5e:	68f2      	ldr	r2, [r6, #12]
 8006b60:	f042 0202 	orr.w	r2, r2, #2
 8006b64:	60f2      	str	r2, [r6, #12]
      USB_HC_Halt(hhcd->Instance, chnum); 
 8006b66:	f006 fbcc 	bl	800d302 <USB_HC_Halt>
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 8006b6a:	9b02      	ldr	r3, [sp, #8]
 8006b6c:	f883 905c 	strb.w	r9, [r3, #92]	; 0x5c
 8006b70:	e750      	b.n	8006a14 <HAL_HCD_IRQHandler+0x338>
 8006b72:	bf00      	nop
 8006b74:	1ff80000 	.word	0x1ff80000
  else if ((USBx_HC(chnum)->HCINT) &  USB_OTG_HCINT_NYET)
 8006b78:	68b3      	ldr	r3, [r6, #8]
 8006b7a:	065b      	lsls	r3, r3, #25
 8006b7c:	d50e      	bpl.n	8006b9c <HAL_HCD_IRQHandler+0x4c0>
    hhcd->hc[chnum].state = HC_NYET;
 8006b7e:	fb07 4305 	mla	r3, r7, r5, r4
 8006b82:	2104      	movs	r1, #4
    hhcd->hc[chnum].ErrCnt= 0;    
 8006b84:	659a      	str	r2, [r3, #88]	; 0x58
    hhcd->hc[chnum].state = HC_NYET;
 8006b86:	f883 105d 	strb.w	r1, [r3, #93]	; 0x5d
    USB_HC_Halt(hhcd->Instance, chnum);      
 8006b8a:	4629      	mov	r1, r5
    __HAL_HCD_UNMASK_HALT_HC_INT(chnum); 
 8006b8c:	68f3      	ldr	r3, [r6, #12]
 8006b8e:	f043 0302 	orr.w	r3, r3, #2
 8006b92:	60f3      	str	r3, [r6, #12]
    USB_HC_Halt(hhcd->Instance, chnum);      
 8006b94:	f006 fbb5 	bl	800d302 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8006b98:	2340      	movs	r3, #64	; 0x40
 8006b9a:	e79a      	b.n	8006ad2 <HAL_HCD_IRQHandler+0x3f6>
  else if ((USBx_HC(chnum)->HCINT) &  USB_OTG_HCINT_FRMOR)
 8006b9c:	68b2      	ldr	r2, [r6, #8]
 8006b9e:	f412 7200 	ands.w	r2, r2, #512	; 0x200
 8006ba2:	d005      	beq.n	8006bb0 <HAL_HCD_IRQHandler+0x4d4>
    __HAL_HCD_UNMASK_HALT_HC_INT(chnum); 
 8006ba4:	68f3      	ldr	r3, [r6, #12]
    USB_HC_Halt(hhcd->Instance, chnum);  
 8006ba6:	4629      	mov	r1, r5
    __HAL_HCD_UNMASK_HALT_HC_INT(chnum); 
 8006ba8:	f043 0302 	orr.w	r3, r3, #2
 8006bac:	60f3      	str	r3, [r6, #12]
 8006bae:	e6c6      	b.n	800693e <HAL_HCD_IRQHandler+0x262>
  else if ((USBx_HC(chnum)->HCINT) &  USB_OTG_HCINT_XFRC)
 8006bb0:	68b3      	ldr	r3, [r6, #8]
 8006bb2:	07db      	lsls	r3, r3, #31
 8006bb4:	d510      	bpl.n	8006bd8 <HAL_HCD_IRQHandler+0x4fc>
      hhcd->hc[chnum].ErrCnt = 0;  
 8006bb6:	fb07 4305 	mla	r3, r7, r5, r4
    USB_HC_Halt(hhcd->Instance, chnum);   
 8006bba:	4629      	mov	r1, r5
      hhcd->hc[chnum].ErrCnt = 0;  
 8006bbc:	659a      	str	r2, [r3, #88]	; 0x58
    __HAL_HCD_UNMASK_HALT_HC_INT(chnum);
 8006bbe:	68f2      	ldr	r2, [r6, #12]
      hhcd->hc[chnum].ErrCnt = 0;  
 8006bc0:	9302      	str	r3, [sp, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(chnum);
 8006bc2:	f042 0202 	orr.w	r2, r2, #2
 8006bc6:	60f2      	str	r2, [r6, #12]
    USB_HC_Halt(hhcd->Instance, chnum);   
 8006bc8:	f006 fb9b 	bl	800d302 <USB_HC_Halt>
    hhcd->hc[chnum].state = HC_XFRC;
 8006bcc:	9b02      	ldr	r3, [sp, #8]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8006bce:	f8c6 a008 	str.w	sl, [r6, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 8006bd2:	f883 a05d 	strb.w	sl, [r3, #93]	; 0x5d
 8006bd6:	e71d      	b.n	8006a14 <HAL_HCD_IRQHandler+0x338>
  else if ((USBx_HC(chnum)->HCINT) &  USB_OTG_HCINT_STALL)  
 8006bd8:	68b3      	ldr	r3, [r6, #8]
 8006bda:	071b      	lsls	r3, r3, #28
 8006bdc:	d50e      	bpl.n	8006bfc <HAL_HCD_IRQHandler+0x520>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);  
 8006bde:	2308      	movs	r3, #8
    USB_HC_Halt(hhcd->Instance, chnum);   
 8006be0:	4629      	mov	r1, r5
    hhcd->hc[chnum].state = HC_STALL;    
 8006be2:	fb07 4505 	mla	r5, r7, r5, r4
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);  
 8006be6:	60b3      	str	r3, [r6, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(chnum);
 8006be8:	68f3      	ldr	r3, [r6, #12]
 8006bea:	f043 0302 	orr.w	r3, r3, #2
 8006bee:	60f3      	str	r3, [r6, #12]
    USB_HC_Halt(hhcd->Instance, chnum);   
 8006bf0:	f006 fb87 	bl	800d302 <USB_HC_Halt>
    hhcd->hc[chnum].state = HC_STALL;    
 8006bf4:	2305      	movs	r3, #5
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8006bf6:	f885 305d 	strb.w	r3, [r5, #93]	; 0x5d
 8006bfa:	e70b      	b.n	8006a14 <HAL_HCD_IRQHandler+0x338>
  else if ((USBx_HC(chnum)->HCINT) &  USB_OTG_HCINT_NAK)
 8006bfc:	68b3      	ldr	r3, [r6, #8]
 8006bfe:	06da      	lsls	r2, r3, #27
 8006c00:	d510      	bpl.n	8006c24 <HAL_HCD_IRQHandler+0x548>
    hhcd->hc[chnum].ErrCnt = 0;  
 8006c02:	fb07 4305 	mla	r3, r7, r5, r4
 8006c06:	2200      	movs	r2, #0
    USB_HC_Halt(hhcd->Instance, chnum);   
 8006c08:	4629      	mov	r1, r5
    hhcd->hc[chnum].ErrCnt = 0;  
 8006c0a:	659a      	str	r2, [r3, #88]	; 0x58
    __HAL_HCD_UNMASK_HALT_HC_INT(chnum); 
 8006c0c:	68f2      	ldr	r2, [r6, #12]
    hhcd->hc[chnum].ErrCnt = 0;  
 8006c0e:	9302      	str	r3, [sp, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(chnum); 
 8006c10:	f042 0202 	orr.w	r2, r2, #2
 8006c14:	60f2      	str	r2, [r6, #12]
    USB_HC_Halt(hhcd->Instance, chnum);   
 8006c16:	f006 fb74 	bl	800d302 <USB_HC_Halt>
    hhcd->hc[chnum].state = HC_NAK;
 8006c1a:	2203      	movs	r2, #3
 8006c1c:	9b02      	ldr	r3, [sp, #8]
 8006c1e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
 8006c22:	e76e      	b.n	8006b02 <HAL_HCD_IRQHandler+0x426>
  else if ((USBx_HC(chnum)->HCINT) &  USB_OTG_HCINT_TXERR)
 8006c24:	68b3      	ldr	r3, [r6, #8]
 8006c26:	061b      	lsls	r3, r3, #24
 8006c28:	d50c      	bpl.n	8006c44 <HAL_HCD_IRQHandler+0x568>
    __HAL_HCD_UNMASK_HALT_HC_INT(chnum); 
 8006c2a:	68f3      	ldr	r3, [r6, #12]
    USB_HC_Halt(hhcd->Instance, chnum);      
 8006c2c:	4629      	mov	r1, r5
    hhcd->hc[chnum].state = HC_XACTERR;  
 8006c2e:	fb07 4505 	mla	r5, r7, r5, r4
    __HAL_HCD_UNMASK_HALT_HC_INT(chnum); 
 8006c32:	f043 0302 	orr.w	r3, r3, #2
 8006c36:	60f3      	str	r3, [r6, #12]
    USB_HC_Halt(hhcd->Instance, chnum);      
 8006c38:	f006 fb63 	bl	800d302 <USB_HC_Halt>
    hhcd->hc[chnum].state = HC_XACTERR;  
 8006c3c:	2306      	movs	r3, #6
 8006c3e:	f885 305d 	strb.w	r3, [r5, #93]	; 0x5d
 8006c42:	e745      	b.n	8006ad0 <HAL_HCD_IRQHandler+0x3f4>
  else if ((USBx_HC(chnum)->HCINT) &  USB_OTG_HCINT_DTERR)
 8006c44:	68b2      	ldr	r2, [r6, #8]
 8006c46:	f412 6280 	ands.w	r2, r2, #1024	; 0x400
 8006c4a:	d00f      	beq.n	8006c6c <HAL_HCD_IRQHandler+0x590>
    __HAL_HCD_UNMASK_HALT_HC_INT(chnum); 
 8006c4c:	68f3      	ldr	r3, [r6, #12]
    USB_HC_Halt(hhcd->Instance, chnum);      
 8006c4e:	4629      	mov	r1, r5
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8006c50:	fb07 4505 	mla	r5, r7, r5, r4
    __HAL_HCD_UNMASK_HALT_HC_INT(chnum); 
 8006c54:	f043 0302 	orr.w	r3, r3, #2
 8006c58:	60f3      	str	r3, [r6, #12]
    USB_HC_Halt(hhcd->Instance, chnum);      
 8006c5a:	f006 fb52 	bl	800d302 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8006c5e:	2310      	movs	r3, #16
 8006c60:	60b3      	str	r3, [r6, #8]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);    
 8006c62:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006c66:	60b3      	str	r3, [r6, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8006c68:	2308      	movs	r3, #8
 8006c6a:	e7c4      	b.n	8006bf6 <HAL_HCD_IRQHandler+0x51a>
  else if ((USBx_HC(chnum)->HCINT) &  USB_OTG_HCINT_CHH)
 8006c6c:	68b3      	ldr	r3, [r6, #8]
 8006c6e:	0798      	lsls	r0, r3, #30
 8006c70:	f57f aed0 	bpl.w	8006a14 <HAL_HCD_IRQHandler+0x338>
    __HAL_HCD_MASK_HALT_HC_INT(chnum); 
 8006c74:	68f3      	ldr	r3, [r6, #12]
 8006c76:	f023 0302 	bic.w	r3, r3, #2
 8006c7a:	60f3      	str	r3, [r6, #12]
    if(hhcd->hc[chnum].state == HC_XFRC)
 8006c7c:	fb07 4305 	mla	r3, r7, r5, r4
 8006c80:	f893 005d 	ldrb.w	r0, [r3, #93]	; 0x5d
 8006c84:	2801      	cmp	r0, #1
 8006c86:	d10d      	bne.n	8006ca4 <HAL_HCD_IRQHandler+0x5c8>
      if (hhcd->hc[chnum].ep_type == EP_TYPE_BULK)
 8006c88:	f893 203f 	ldrb.w	r2, [r3, #63]	; 0x3f
      hhcd->hc[chnum].urb_state  = URB_DONE;
 8006c8c:	f883 005c 	strb.w	r0, [r3, #92]	; 0x5c
      if (hhcd->hc[chnum].ep_type == EP_TYPE_BULK)
 8006c90:	2a02      	cmp	r2, #2
 8006c92:	f47f aee1 	bne.w	8006a58 <HAL_HCD_IRQHandler+0x37c>
        hhcd->hc[chnum].toggle_out ^= 1; 
 8006c96:	f893 2051 	ldrb.w	r2, [r3, #81]	; 0x51
 8006c9a:	f082 0201 	eor.w	r2, r2, #1
 8006c9e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
 8006ca2:	e6d9      	b.n	8006a58 <HAL_HCD_IRQHandler+0x37c>
    else if (hhcd->hc[chnum].state == HC_NAK) 
 8006ca4:	2803      	cmp	r0, #3
 8006ca6:	d102      	bne.n	8006cae <HAL_HCD_IRQHandler+0x5d2>
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 8006ca8:	f883 905c 	strb.w	r9, [r3, #92]	; 0x5c
 8006cac:	e6d4      	b.n	8006a58 <HAL_HCD_IRQHandler+0x37c>
    else if (hhcd->hc[chnum].state == HC_NYET) 
 8006cae:	2804      	cmp	r0, #4
 8006cb0:	d104      	bne.n	8006cbc <HAL_HCD_IRQHandler+0x5e0>
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 8006cb2:	f883 905c 	strb.w	r9, [r3, #92]	; 0x5c
      hhcd->hc[chnum].do_ping = 0;
 8006cb6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8006cba:	e6cd      	b.n	8006a58 <HAL_HCD_IRQHandler+0x37c>
    else if (hhcd->hc[chnum].state == HC_STALL) 
 8006cbc:	2805      	cmp	r0, #5
 8006cbe:	d102      	bne.n	8006cc6 <HAL_HCD_IRQHandler+0x5ea>
      hhcd->hc[chnum].urb_state  = URB_STALL;
 8006cc0:	f883 005c 	strb.w	r0, [r3, #92]	; 0x5c
 8006cc4:	e6c8      	b.n	8006a58 <HAL_HCD_IRQHandler+0x37c>
    else if((hhcd->hc[chnum].state == HC_XACTERR) ||
 8006cc6:	2806      	cmp	r0, #6
 8006cc8:	d002      	beq.n	8006cd0 <HAL_HCD_IRQHandler+0x5f4>
 8006cca:	2808      	cmp	r0, #8
 8006ccc:	f47f aec4 	bne.w	8006a58 <HAL_HCD_IRQHandler+0x37c>
      if(hhcd->hc[chnum].ErrCnt++ > 3)
 8006cd0:	fb07 4305 	mla	r3, r7, r5, r4
 8006cd4:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8006cd6:	2a03      	cmp	r2, #3
 8006cd8:	f102 0001 	add.w	r0, r2, #1
        hhcd->hc[chnum].ErrCnt = 0;
 8006cdc:	bf88      	it	hi
 8006cde:	2200      	movhi	r2, #0
      if(hhcd->hc[chnum].ErrCnt++ > 3)
 8006ce0:	6598      	str	r0, [r3, #88]	; 0x58
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8006ce2:	bf91      	iteee	ls
 8006ce4:	f883 905c 	strbls.w	r9, [r3, #92]	; 0x5c
        hhcd->hc[chnum].ErrCnt = 0;
 8006ce8:	659a      	strhi	r2, [r3, #88]	; 0x58
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8006cea:	2204      	movhi	r2, #4
 8006cec:	f883 205c 	strbhi.w	r2, [r3, #92]	; 0x5c
      tmpreg = USBx_HC(chnum)->HCCHAR;
 8006cf0:	f85e 3001 	ldr.w	r3, [lr, r1]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006cf4:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006cf8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
      USBx_HC(chnum)->HCCHAR = tmpreg;    
 8006cfc:	f84e 3001 	str.w	r3, [lr, r1]
 8006d00:	e6aa      	b.n	8006a58 <HAL_HCD_IRQHandler+0x37c>
 8006d02:	bf00      	nop

08006d04 <HAL_HCD_Start>:
{ 
 8006d04:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(hhcd); 
 8006d06:	f890 3290 	ldrb.w	r3, [r0, #656]	; 0x290
{ 
 8006d0a:	4604      	mov	r4, r0
  __HAL_LOCK(hhcd); 
 8006d0c:	2b01      	cmp	r3, #1
 8006d0e:	d00d      	beq.n	8006d2c <HAL_HCD_Start+0x28>
 8006d10:	2501      	movs	r5, #1
 8006d12:	f880 5290 	strb.w	r5, [r0, #656]	; 0x290
  __HAL_HCD_ENABLE(hhcd);
 8006d16:	6800      	ldr	r0, [r0, #0]
 8006d18:	f006 fa62 	bl	800d1e0 <USB_EnableGlobalInt>
  USB_DriveVbus(hhcd->Instance, 1);  
 8006d1c:	4629      	mov	r1, r5
 8006d1e:	6820      	ldr	r0, [r4, #0]
 8006d20:	f006 fac2 	bl	800d2a8 <USB_DriveVbus>
  __HAL_UNLOCK(hhcd); 
 8006d24:	2000      	movs	r0, #0
 8006d26:	f884 0290 	strb.w	r0, [r4, #656]	; 0x290
  return HAL_OK;
 8006d2a:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(hhcd); 
 8006d2c:	2002      	movs	r0, #2
}
 8006d2e:	bd38      	pop	{r3, r4, r5, pc}

08006d30 <HAL_HCD_Stop>:
  __HAL_LOCK(hhcd); 
 8006d30:	f890 3290 	ldrb.w	r3, [r0, #656]	; 0x290
 8006d34:	2b01      	cmp	r3, #1
{ 
 8006d36:	b510      	push	{r4, lr}
 8006d38:	4604      	mov	r4, r0
  __HAL_LOCK(hhcd); 
 8006d3a:	d009      	beq.n	8006d50 <HAL_HCD_Stop+0x20>
 8006d3c:	2301      	movs	r3, #1
 8006d3e:	f880 3290 	strb.w	r3, [r0, #656]	; 0x290
  USB_StopHost(hhcd->Instance);
 8006d42:	6800      	ldr	r0, [r0, #0]
 8006d44:	f006 fbe1 	bl	800d50a <USB_StopHost>
  __HAL_UNLOCK(hhcd); 
 8006d48:	2000      	movs	r0, #0
 8006d4a:	f884 0290 	strb.w	r0, [r4, #656]	; 0x290
  return HAL_OK;
 8006d4e:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hhcd); 
 8006d50:	2002      	movs	r0, #2
}
 8006d52:	bd10      	pop	{r4, pc}

08006d54 <HAL_HSEM_FreeCallback>:
  * @brief Semaphore Released Callback.
  * @param SemMask: Mask of Released semaphores
  * @retval None
  */
__weak void HAL_HSEM_FreeCallback(uint32_t SemMask)
{
 8006d54:	4770      	bx	lr
	...

08006d58 <HAL_HSEM_IRQHandler>:
{
 8006d58:	b508      	push	{r3, lr}
  statusreg = HSEM->MISR;
 8006d5a:	4b08      	ldr	r3, [pc, #32]	; (8006d7c <HAL_HSEM_IRQHandler+0x24>)
 8006d5c:	f8d3 010c 	ldr.w	r0, [r3, #268]	; 0x10c
  HSEM->IER &= ~((uint32_t)statusreg);
 8006d60:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 8006d64:	ea22 0200 	bic.w	r2, r2, r0
 8006d68:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  HSEM->ICR |=  ((uint32_t)statusreg); 
 8006d6c:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
 8006d70:	4302      	orrs	r2, r0
 8006d72:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
  HAL_HSEM_FreeCallback(statusreg);  
 8006d76:	f7ff ffed 	bl	8006d54 <HAL_HSEM_FreeCallback>
 8006d7a:	bd08      	pop	{r3, pc}
 8006d7c:	58026400 	.word	0x58026400

08006d80 <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8006d80:	6803      	ldr	r3, [r0, #0]
 8006d82:	699a      	ldr	r2, [r3, #24]
 8006d84:	0791      	lsls	r1, r2, #30
 8006d86:	d501      	bpl.n	8006d8c <I2C_Flush_TXDR+0xc>
  {
     hi2c->Instance->TXDR = 0x00U;
 8006d88:	2200      	movs	r2, #0
 8006d8a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006d8c:	699a      	ldr	r2, [r3, #24]
 8006d8e:	07d2      	lsls	r2, r2, #31
 8006d90:	d403      	bmi.n	8006d9a <I2C_Flush_TXDR+0x1a>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8006d92:	699a      	ldr	r2, [r3, #24]
 8006d94:	f042 0201 	orr.w	r2, r2, #1
 8006d98:	619a      	str	r2, [r3, #24]
 8006d9a:	4770      	bx	lr

08006d9c <I2C_Disable_IRQ>:
  */
static HAL_StatusTypeDef I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
  uint32_t tmpisr = 0U;

  if((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8006d9c:	f011 0301 	ands.w	r3, r1, #1
 8006da0:	d007      	beq.n	8006db2 <I2C_Disable_IRQ+0x16>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;

    if((hi2c->State & HAL_I2C_STATE_LISTEN) != HAL_I2C_STATE_LISTEN)
 8006da2:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8006da6:	f003 0328 	and.w	r3, r3, #40	; 0x28
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8006daa:	2b28      	cmp	r3, #40	; 0x28
 8006dac:	bf0c      	ite	eq
 8006dae:	2342      	moveq	r3, #66	; 0x42
 8006db0:	23f2      	movne	r3, #242	; 0xf2
    }
  }

  if((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8006db2:	078a      	lsls	r2, r1, #30
 8006db4:	d509      	bpl.n	8006dca <I2C_Disable_IRQ+0x2e>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;

    if((hi2c->State & HAL_I2C_STATE_LISTEN) != HAL_I2C_STATE_LISTEN)
 8006db6:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 8006dba:	f002 0228 	and.w	r2, r2, #40	; 0x28
 8006dbe:	2a28      	cmp	r2, #40	; 0x28
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8006dc0:	bf0c      	ite	eq
 8006dc2:	f043 0344 	orreq.w	r3, r3, #68	; 0x44
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8006dc6:	f043 03f4 	orrne.w	r3, r3, #244	; 0xf4
    }
  }

  if((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8006dca:	074a      	lsls	r2, r1, #29
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
  }

  if((InterruptRequest & I2C_XFER_ERROR_IT) == I2C_XFER_ERROR_IT)
 8006dcc:	f001 0211 	and.w	r2, r1, #17
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
  }

  if((InterruptRequest & I2C_XFER_CPLT_IT) == I2C_XFER_CPLT_IT)
 8006dd0:	f001 0112 	and.w	r1, r1, #18
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8006dd4:	bf48      	it	mi
 8006dd6:	f043 03b8 	orrmi.w	r3, r3, #184	; 0xb8
  if((InterruptRequest & I2C_XFER_ERROR_IT) == I2C_XFER_ERROR_IT)
 8006dda:	2a11      	cmp	r2, #17
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8006ddc:	bf08      	it	eq
 8006dde:	f043 0390 	orreq.w	r3, r3, #144	; 0x90
  if((InterruptRequest & I2C_XFER_CPLT_IT) == I2C_XFER_CPLT_IT)
 8006de2:	2912      	cmp	r1, #18
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8006de4:	6801      	ldr	r1, [r0, #0]

  return HAL_OK;
}
 8006de6:	f04f 0000 	mov.w	r0, #0
    tmpisr |= I2C_IT_TCI;
 8006dea:	bf08      	it	eq
 8006dec:	f043 0360 	orreq.w	r3, r3, #96	; 0x60
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8006df0:	680a      	ldr	r2, [r1, #0]
 8006df2:	ea22 0303 	bic.w	r3, r2, r3
 8006df6:	600b      	str	r3, [r1, #0]
}
 8006df8:	4770      	bx	lr
	...

08006dfc <I2C_TransferConfig>:
{
 8006dfc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006e00:	4616      	mov	r6, r2
 8006e02:	461f      	mov	r7, r3
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8006e04:	4a25      	ldr	r2, [pc, #148]	; (8006e9c <I2C_TransferConfig+0xa0>)
{
 8006e06:	4680      	mov	r8, r0
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8006e08:	6803      	ldr	r3, [r0, #0]
{
 8006e0a:	460c      	mov	r4, r1
 8006e0c:	9d06      	ldr	r5, [sp, #24]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8006e0e:	4293      	cmp	r3, r2
 8006e10:	d00f      	beq.n	8006e32 <I2C_TransferConfig+0x36>
 8006e12:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006e16:	4293      	cmp	r3, r2
 8006e18:	d00b      	beq.n	8006e32 <I2C_TransferConfig+0x36>
 8006e1a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006e1e:	4293      	cmp	r3, r2
 8006e20:	d007      	beq.n	8006e32 <I2C_TransferConfig+0x36>
 8006e22:	4a1f      	ldr	r2, [pc, #124]	; (8006ea0 <I2C_TransferConfig+0xa4>)
 8006e24:	4293      	cmp	r3, r2
 8006e26:	d004      	beq.n	8006e32 <I2C_TransferConfig+0x36>
 8006e28:	f241 2143 	movw	r1, #4675	; 0x1243
 8006e2c:	481d      	ldr	r0, [pc, #116]	; (8006ea4 <I2C_TransferConfig+0xa8>)
 8006e2e:	f7fb f84e 	bl	8001ece <assert_failed>
  assert_param(IS_TRANSFER_MODE(Mode));
 8006e32:	f1b7 7f00 	cmp.w	r7, #33554432	; 0x2000000
 8006e36:	d007      	beq.n	8006e48 <I2C_TransferConfig+0x4c>
 8006e38:	f037 7380 	bics.w	r3, r7, #16777216	; 0x1000000
 8006e3c:	d004      	beq.n	8006e48 <I2C_TransferConfig+0x4c>
 8006e3e:	f241 2144 	movw	r1, #4676	; 0x1244
 8006e42:	4818      	ldr	r0, [pc, #96]	; (8006ea4 <I2C_TransferConfig+0xa8>)
 8006e44:	f7fb f843 	bl	8001ece <assert_failed>
  assert_param(IS_TRANSFER_REQUEST(Request));
 8006e48:	4b17      	ldr	r3, [pc, #92]	; (8006ea8 <I2C_TransferConfig+0xac>)
 8006e4a:	429d      	cmp	r5, r3
 8006e4c:	d00b      	beq.n	8006e66 <I2C_TransferConfig+0x6a>
 8006e4e:	f425 6280 	bic.w	r2, r5, #1024	; 0x400
 8006e52:	f5a3 5300 	sub.w	r3, r3, #8192	; 0x2000
 8006e56:	429a      	cmp	r2, r3
 8006e58:	d005      	beq.n	8006e66 <I2C_TransferConfig+0x6a>
 8006e5a:	b125      	cbz	r5, 8006e66 <I2C_TransferConfig+0x6a>
 8006e5c:	f241 2145 	movw	r1, #4677	; 0x1245
 8006e60:	4810      	ldr	r0, [pc, #64]	; (8006ea4 <I2C_TransferConfig+0xa8>)
 8006e62:	f7fb f834 	bl	8001ece <assert_failed>
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8006e66:	f3c4 0309 	ubfx	r3, r4, #0, #10
 8006e6a:	f8d8 1000 	ldr.w	r1, [r8]
 8006e6e:	433b      	orrs	r3, r7
 8006e70:	684a      	ldr	r2, [r1, #4]
 8006e72:	432b      	orrs	r3, r5
 8006e74:	0d6d      	lsrs	r5, r5, #21
 8006e76:	f405 6580 	and.w	r5, r5, #1024	; 0x400
 8006e7a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8006e7e:	f045 757f 	orr.w	r5, r5, #66846720	; 0x3fc0000
 8006e82:	f445 3558 	orr.w	r5, r5, #221184	; 0x36000
 8006e86:	f445 757f 	orr.w	r5, r5, #1020	; 0x3fc
 8006e8a:	f045 0503 	orr.w	r5, r5, #3
 8006e8e:	ea22 0505 	bic.w	r5, r2, r5
 8006e92:	432b      	orrs	r3, r5
 8006e94:	604b      	str	r3, [r1, #4]
 8006e96:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006e9a:	bf00      	nop
 8006e9c:	40005400 	.word	0x40005400
 8006ea0:	58001c00 	.word	0x58001c00
 8006ea4:	080138ae 	.word	0x080138ae
 8006ea8:	80004000 	.word	0x80004000

08006eac <I2C_WaitOnFlagUntilTimeout>:
{
 8006eac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006eb0:	9f06      	ldr	r7, [sp, #24]
 8006eb2:	4604      	mov	r4, r0
 8006eb4:	4688      	mov	r8, r1
 8006eb6:	4616      	mov	r6, r2
 8006eb8:	461d      	mov	r5, r3
  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006eba:	6822      	ldr	r2, [r4, #0]
 8006ebc:	6993      	ldr	r3, [r2, #24]
 8006ebe:	ea38 0303 	bics.w	r3, r8, r3
 8006ec2:	bf0c      	ite	eq
 8006ec4:	2301      	moveq	r3, #1
 8006ec6:	2300      	movne	r3, #0
 8006ec8:	42b3      	cmp	r3, r6
 8006eca:	d002      	beq.n	8006ed2 <I2C_WaitOnFlagUntilTimeout+0x26>
  return HAL_OK;
 8006ecc:	2000      	movs	r0, #0
}
 8006ece:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if(Timeout != HAL_MAX_DELAY)
 8006ed2:	1c6b      	adds	r3, r5, #1
 8006ed4:	d0f2      	beq.n	8006ebc <I2C_WaitOnFlagUntilTimeout+0x10>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8006ed6:	b955      	cbnz	r5, 8006eee <I2C_WaitOnFlagUntilTimeout+0x42>
        hi2c->State= HAL_I2C_STATE_READY;
 8006ed8:	2320      	movs	r3, #32
        return HAL_TIMEOUT;
 8006eda:	2003      	movs	r0, #3
        hi2c->State= HAL_I2C_STATE_READY;
 8006edc:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006ee0:	2300      	movs	r3, #0
 8006ee2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
        __HAL_UNLOCK(hi2c);
 8006ee6:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
        return HAL_TIMEOUT;
 8006eea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8006eee:	f7fc fbc7 	bl	8003680 <HAL_GetTick>
 8006ef2:	1bc0      	subs	r0, r0, r7
 8006ef4:	4285      	cmp	r5, r0
 8006ef6:	d2e0      	bcs.n	8006eba <I2C_WaitOnFlagUntilTimeout+0xe>
 8006ef8:	e7ee      	b.n	8006ed8 <I2C_WaitOnFlagUntilTimeout+0x2c>

08006efa <I2C_IsAcknowledgeFailed>:
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006efa:	6803      	ldr	r3, [r0, #0]
{
 8006efc:	b570      	push	{r4, r5, r6, lr}
 8006efe:	4604      	mov	r4, r0
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006f00:	6998      	ldr	r0, [r3, #24]
{
 8006f02:	460d      	mov	r5, r1
 8006f04:	4616      	mov	r6, r2
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006f06:	f010 0010 	ands.w	r0, r0, #16
 8006f0a:	d112      	bne.n	8006f32 <I2C_IsAcknowledgeFailed+0x38>
 8006f0c:	bd70      	pop	{r4, r5, r6, pc}
      if(Timeout != HAL_MAX_DELAY)
 8006f0e:	1c69      	adds	r1, r5, #1
 8006f10:	d010      	beq.n	8006f34 <I2C_IsAcknowledgeFailed+0x3a>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart) > Timeout))
 8006f12:	b94d      	cbnz	r5, 8006f28 <I2C_IsAcknowledgeFailed+0x2e>
          hi2c->State= HAL_I2C_STATE_READY;
 8006f14:	2320      	movs	r3, #32
          return HAL_TIMEOUT;
 8006f16:	2003      	movs	r0, #3
          hi2c->State= HAL_I2C_STATE_READY;
 8006f18:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006f1c:	2300      	movs	r3, #0
 8006f1e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
          __HAL_UNLOCK(hi2c);
 8006f22:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8006f26:	bd70      	pop	{r4, r5, r6, pc}
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart) > Timeout))
 8006f28:	f7fc fbaa 	bl	8003680 <HAL_GetTick>
 8006f2c:	1b80      	subs	r0, r0, r6
 8006f2e:	4285      	cmp	r5, r0
 8006f30:	d3f0      	bcc.n	8006f14 <I2C_IsAcknowledgeFailed+0x1a>
    while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006f32:	6823      	ldr	r3, [r4, #0]
 8006f34:	6999      	ldr	r1, [r3, #24]
 8006f36:	068a      	lsls	r2, r1, #26
 8006f38:	d5e9      	bpl.n	8006f0e <I2C_IsAcknowledgeFailed+0x14>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006f3a:	2210      	movs	r2, #16
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006f3c:	2520      	movs	r5, #32
    I2C_Flush_TXDR(hi2c);
 8006f3e:	4620      	mov	r0, r4
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006f40:	61da      	str	r2, [r3, #28]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006f42:	61dd      	str	r5, [r3, #28]
    I2C_Flush_TXDR(hi2c);
 8006f44:	f7ff ff1c 	bl	8006d80 <I2C_Flush_TXDR>
    I2C_RESET_CR2(hi2c);
 8006f48:	6822      	ldr	r2, [r4, #0]
    return HAL_ERROR;
 8006f4a:	2001      	movs	r0, #1
    I2C_RESET_CR2(hi2c);
 8006f4c:	6853      	ldr	r3, [r2, #4]
 8006f4e:	f023 73ff 	bic.w	r3, r3, #33423360	; 0x1fe0000
 8006f52:	f423 338b 	bic.w	r3, r3, #71168	; 0x11600
 8006f56:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 8006f5a:	f023 0301 	bic.w	r3, r3, #1
 8006f5e:	6053      	str	r3, [r2, #4]
    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8006f60:	2304      	movs	r3, #4
 8006f62:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006f64:	2300      	movs	r3, #0
    hi2c->State= HAL_I2C_STATE_READY;
 8006f66:	f884 5041 	strb.w	r5, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8006f6a:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006f6e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
}
 8006f72:	bd70      	pop	{r4, r5, r6, pc}

08006f74 <I2C_WaitOnTXISFlagUntilTimeout>:
{
 8006f74:	b570      	push	{r4, r5, r6, lr}
 8006f76:	4604      	mov	r4, r0
 8006f78:	460d      	mov	r5, r1
 8006f7a:	4616      	mov	r6, r2
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006f7c:	6823      	ldr	r3, [r4, #0]
 8006f7e:	699b      	ldr	r3, [r3, #24]
 8006f80:	079b      	lsls	r3, r3, #30
 8006f82:	d501      	bpl.n	8006f88 <I2C_WaitOnTXISFlagUntilTimeout+0x14>
  return HAL_OK;
 8006f84:	2000      	movs	r0, #0
 8006f86:	bd70      	pop	{r4, r5, r6, pc}
    if(I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8006f88:	4632      	mov	r2, r6
 8006f8a:	4629      	mov	r1, r5
 8006f8c:	4620      	mov	r0, r4
 8006f8e:	f7ff ffb4 	bl	8006efa <I2C_IsAcknowledgeFailed>
 8006f92:	b9b0      	cbnz	r0, 8006fc2 <I2C_WaitOnTXISFlagUntilTimeout+0x4e>
    if(Timeout != HAL_MAX_DELAY)
 8006f94:	1c6a      	adds	r2, r5, #1
 8006f96:	d0f1      	beq.n	8006f7c <I2C_WaitOnTXISFlagUntilTimeout+0x8>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart) > Timeout))
 8006f98:	b96d      	cbnz	r5, 8006fb6 <I2C_WaitOnTXISFlagUntilTimeout+0x42>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006f9a:	6c63      	ldr	r3, [r4, #68]	; 0x44
      __HAL_UNLOCK(hi2c);
 8006f9c:	2003      	movs	r0, #3
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006f9e:	f043 0320 	orr.w	r3, r3, #32
 8006fa2:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State= HAL_I2C_STATE_READY;
 8006fa4:	2320      	movs	r3, #32
 8006fa6:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006faa:	2300      	movs	r3, #0
 8006fac:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8006fb0:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8006fb4:	bd70      	pop	{r4, r5, r6, pc}
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart) > Timeout))
 8006fb6:	f7fc fb63 	bl	8003680 <HAL_GetTick>
 8006fba:	1b80      	subs	r0, r0, r6
 8006fbc:	4285      	cmp	r5, r0
 8006fbe:	d2dd      	bcs.n	8006f7c <I2C_WaitOnTXISFlagUntilTimeout+0x8>
 8006fc0:	e7eb      	b.n	8006f9a <I2C_WaitOnTXISFlagUntilTimeout+0x26>
      return HAL_ERROR;
 8006fc2:	2001      	movs	r0, #1
}
 8006fc4:	bd70      	pop	{r4, r5, r6, pc}
	...

08006fc8 <I2C_RequestMemoryWrite>:
{
 8006fc8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006fca:	461f      	mov	r7, r3
  I2C_TransferConfig(hi2c, DevAddress, MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8006fcc:	4b18      	ldr	r3, [pc, #96]	; (8007030 <I2C_RequestMemoryWrite+0x68>)
{
 8006fce:	4604      	mov	r4, r0
 8006fd0:	9e09      	ldr	r6, [sp, #36]	; 0x24
  I2C_TransferConfig(hi2c, DevAddress, MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8006fd2:	9300      	str	r3, [sp, #0]
{
 8006fd4:	4615      	mov	r5, r2
  I2C_TransferConfig(hi2c, DevAddress, MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8006fd6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006fda:	b2fa      	uxtb	r2, r7
 8006fdc:	f7ff ff0e 	bl	8006dfc <I2C_TransferConfig>
  if(I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006fe0:	4632      	mov	r2, r6
 8006fe2:	9908      	ldr	r1, [sp, #32]
 8006fe4:	4620      	mov	r0, r4
 8006fe6:	f7ff ffc5 	bl	8006f74 <I2C_WaitOnTXISFlagUntilTimeout>
 8006fea:	b128      	cbz	r0, 8006ff8 <I2C_RequestMemoryWrite+0x30>
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006fec:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8006fee:	2b04      	cmp	r3, #4
 8006ff0:	d110      	bne.n	8007014 <I2C_RequestMemoryWrite+0x4c>
      return HAL_ERROR;
 8006ff2:	2001      	movs	r0, #1
}
 8006ff4:	b003      	add	sp, #12
 8006ff6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if(MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006ff8:	2f01      	cmp	r7, #1
 8006ffa:	6823      	ldr	r3, [r4, #0]
 8006ffc:	d10c      	bne.n	8007018 <I2C_RequestMemoryWrite+0x50>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006ffe:	b2ed      	uxtb	r5, r5
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8007000:	2200      	movs	r2, #0
 8007002:	2180      	movs	r1, #128	; 0x80
 8007004:	4620      	mov	r0, r4
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007006:	629d      	str	r5, [r3, #40]	; 0x28
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8007008:	9b08      	ldr	r3, [sp, #32]
 800700a:	9600      	str	r6, [sp, #0]
 800700c:	f7ff ff4e 	bl	8006eac <I2C_WaitOnFlagUntilTimeout>
 8007010:	2800      	cmp	r0, #0
 8007012:	d0ef      	beq.n	8006ff4 <I2C_RequestMemoryWrite+0x2c>
      return HAL_TIMEOUT;
 8007014:	2003      	movs	r0, #3
 8007016:	e7ed      	b.n	8006ff4 <I2C_RequestMemoryWrite+0x2c>
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8007018:	0a2a      	lsrs	r2, r5, #8
    if(I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800701a:	9908      	ldr	r1, [sp, #32]
 800701c:	4620      	mov	r0, r4
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800701e:	629a      	str	r2, [r3, #40]	; 0x28
    if(I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007020:	4632      	mov	r2, r6
 8007022:	f7ff ffa7 	bl	8006f74 <I2C_WaitOnTXISFlagUntilTimeout>
 8007026:	2800      	cmp	r0, #0
 8007028:	d1e0      	bne.n	8006fec <I2C_RequestMemoryWrite+0x24>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800702a:	6823      	ldr	r3, [r4, #0]
 800702c:	e7e7      	b.n	8006ffe <I2C_RequestMemoryWrite+0x36>
 800702e:	bf00      	nop
 8007030:	80002000 	.word	0x80002000

08007034 <I2C_RequestMemoryRead>:
{
 8007034:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007036:	461f      	mov	r7, r3
  I2C_TransferConfig(hi2c, DevAddress, MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8007038:	4b17      	ldr	r3, [pc, #92]	; (8007098 <I2C_RequestMemoryRead+0x64>)
{
 800703a:	4604      	mov	r4, r0
 800703c:	9e09      	ldr	r6, [sp, #36]	; 0x24
  I2C_TransferConfig(hi2c, DevAddress, MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800703e:	9300      	str	r3, [sp, #0]
{
 8007040:	4615      	mov	r5, r2
  I2C_TransferConfig(hi2c, DevAddress, MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8007042:	2300      	movs	r3, #0
 8007044:	b2fa      	uxtb	r2, r7
 8007046:	f7ff fed9 	bl	8006dfc <I2C_TransferConfig>
  if(I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800704a:	4632      	mov	r2, r6
 800704c:	9908      	ldr	r1, [sp, #32]
 800704e:	4620      	mov	r0, r4
 8007050:	f7ff ff90 	bl	8006f74 <I2C_WaitOnTXISFlagUntilTimeout>
 8007054:	b128      	cbz	r0, 8007062 <I2C_RequestMemoryRead+0x2e>
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007056:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8007058:	2b04      	cmp	r3, #4
 800705a:	d110      	bne.n	800707e <I2C_RequestMemoryRead+0x4a>
      return HAL_ERROR;
 800705c:	2001      	movs	r0, #1
}
 800705e:	b003      	add	sp, #12
 8007060:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if(MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007062:	2f01      	cmp	r7, #1
 8007064:	6823      	ldr	r3, [r4, #0]
 8007066:	d10c      	bne.n	8007082 <I2C_RequestMemoryRead+0x4e>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007068:	b2ed      	uxtb	r5, r5
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800706a:	2200      	movs	r2, #0
 800706c:	2140      	movs	r1, #64	; 0x40
 800706e:	4620      	mov	r0, r4
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007070:	629d      	str	r5, [r3, #40]	; 0x28
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8007072:	9b08      	ldr	r3, [sp, #32]
 8007074:	9600      	str	r6, [sp, #0]
 8007076:	f7ff ff19 	bl	8006eac <I2C_WaitOnFlagUntilTimeout>
 800707a:	2800      	cmp	r0, #0
 800707c:	d0ef      	beq.n	800705e <I2C_RequestMemoryRead+0x2a>
      return HAL_TIMEOUT;
 800707e:	2003      	movs	r0, #3
 8007080:	e7ed      	b.n	800705e <I2C_RequestMemoryRead+0x2a>
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8007082:	0a2a      	lsrs	r2, r5, #8
    if(I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007084:	9908      	ldr	r1, [sp, #32]
 8007086:	4620      	mov	r0, r4
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8007088:	629a      	str	r2, [r3, #40]	; 0x28
    if(I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800708a:	4632      	mov	r2, r6
 800708c:	f7ff ff72 	bl	8006f74 <I2C_WaitOnTXISFlagUntilTimeout>
 8007090:	2800      	cmp	r0, #0
 8007092:	d1e0      	bne.n	8007056 <I2C_RequestMemoryRead+0x22>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007094:	6823      	ldr	r3, [r4, #0]
 8007096:	e7e7      	b.n	8007068 <I2C_RequestMemoryRead+0x34>
 8007098:	80002000 	.word	0x80002000

0800709c <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 800709c:	b570      	push	{r4, r5, r6, lr}
 800709e:	4604      	mov	r4, r0
 80070a0:	460d      	mov	r5, r1
 80070a2:	4616      	mov	r6, r2
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80070a4:	6823      	ldr	r3, [r4, #0]
 80070a6:	699b      	ldr	r3, [r3, #24]
 80070a8:	069b      	lsls	r3, r3, #26
 80070aa:	d501      	bpl.n	80070b0 <I2C_WaitOnSTOPFlagUntilTimeout+0x14>
  return HAL_OK;
 80070ac:	2000      	movs	r0, #0
 80070ae:	bd70      	pop	{r4, r5, r6, pc}
    if(I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80070b0:	4632      	mov	r2, r6
 80070b2:	4629      	mov	r1, r5
 80070b4:	4620      	mov	r0, r4
 80070b6:	f7ff ff20 	bl	8006efa <I2C_IsAcknowledgeFailed>
 80070ba:	b9a0      	cbnz	r0, 80070e6 <I2C_WaitOnSTOPFlagUntilTimeout+0x4a>
    if((Timeout == 0U)||((HAL_GetTick() - Tickstart) > Timeout))
 80070bc:	b96d      	cbnz	r5, 80070da <I2C_WaitOnSTOPFlagUntilTimeout+0x3e>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80070be:	6c63      	ldr	r3, [r4, #68]	; 0x44
      __HAL_UNLOCK(hi2c);
 80070c0:	2003      	movs	r0, #3
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80070c2:	f043 0320 	orr.w	r3, r3, #32
 80070c6:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State= HAL_I2C_STATE_READY;
 80070c8:	2320      	movs	r3, #32
 80070ca:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80070ce:	2300      	movs	r3, #0
 80070d0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 80070d4:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 80070d8:	bd70      	pop	{r4, r5, r6, pc}
    if((Timeout == 0U)||((HAL_GetTick() - Tickstart) > Timeout))
 80070da:	f7fc fad1 	bl	8003680 <HAL_GetTick>
 80070de:	1b80      	subs	r0, r0, r6
 80070e0:	4285      	cmp	r5, r0
 80070e2:	d2df      	bcs.n	80070a4 <I2C_WaitOnSTOPFlagUntilTimeout+0x8>
 80070e4:	e7eb      	b.n	80070be <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
      return HAL_ERROR;
 80070e6:	2001      	movs	r0, #1
}
 80070e8:	bd70      	pop	{r4, r5, r6, pc}
	...

080070ec <HAL_I2C_Init>:
{
 80070ec:	b510      	push	{r4, lr}
  if(hi2c == NULL)
 80070ee:	4604      	mov	r4, r0
 80070f0:	2800      	cmp	r0, #0
 80070f2:	f000 809d 	beq.w	8007230 <HAL_I2C_Init+0x144>
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 80070f6:	6803      	ldr	r3, [r0, #0]
 80070f8:	4a4e      	ldr	r2, [pc, #312]	; (8007234 <HAL_I2C_Init+0x148>)
 80070fa:	4293      	cmp	r3, r2
 80070fc:	d00f      	beq.n	800711e <HAL_I2C_Init+0x32>
 80070fe:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007102:	4293      	cmp	r3, r2
 8007104:	d00b      	beq.n	800711e <HAL_I2C_Init+0x32>
 8007106:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800710a:	4293      	cmp	r3, r2
 800710c:	d007      	beq.n	800711e <HAL_I2C_Init+0x32>
 800710e:	4a4a      	ldr	r2, [pc, #296]	; (8007238 <HAL_I2C_Init+0x14c>)
 8007110:	4293      	cmp	r3, r2
 8007112:	d004      	beq.n	800711e <HAL_I2C_Init+0x32>
 8007114:	f44f 71cf 	mov.w	r1, #414	; 0x19e
 8007118:	4848      	ldr	r0, [pc, #288]	; (800723c <HAL_I2C_Init+0x150>)
 800711a:	f7fa fed8 	bl	8001ece <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
 800711e:	68a3      	ldr	r3, [r4, #8]
 8007120:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007124:	d304      	bcc.n	8007130 <HAL_I2C_Init+0x44>
 8007126:	f240 119f 	movw	r1, #415	; 0x19f
 800712a:	4844      	ldr	r0, [pc, #272]	; (800723c <HAL_I2C_Init+0x150>)
 800712c:	f7fa fecf 	bl	8001ece <assert_failed>
  assert_param(IS_I2C_ADDRESSING_MODE(hi2c->Init.AddressingMode));
 8007130:	68e3      	ldr	r3, [r4, #12]
 8007132:	3b01      	subs	r3, #1
 8007134:	2b01      	cmp	r3, #1
 8007136:	d904      	bls.n	8007142 <HAL_I2C_Init+0x56>
 8007138:	f44f 71d0 	mov.w	r1, #416	; 0x1a0
 800713c:	483f      	ldr	r0, [pc, #252]	; (800723c <HAL_I2C_Init+0x150>)
 800713e:	f7fa fec6 	bl	8001ece <assert_failed>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
 8007142:	6923      	ldr	r3, [r4, #16]
 8007144:	f433 4300 	bics.w	r3, r3, #32768	; 0x8000
 8007148:	d004      	beq.n	8007154 <HAL_I2C_Init+0x68>
 800714a:	f240 11a1 	movw	r1, #417	; 0x1a1
 800714e:	483b      	ldr	r0, [pc, #236]	; (800723c <HAL_I2C_Init+0x150>)
 8007150:	f7fa febd 	bl	8001ece <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 8007154:	6963      	ldr	r3, [r4, #20]
 8007156:	2bff      	cmp	r3, #255	; 0xff
 8007158:	d904      	bls.n	8007164 <HAL_I2C_Init+0x78>
 800715a:	f44f 71d1 	mov.w	r1, #418	; 0x1a2
 800715e:	4837      	ldr	r0, [pc, #220]	; (800723c <HAL_I2C_Init+0x150>)
 8007160:	f7fa feb5 	bl	8001ece <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
 8007164:	69a3      	ldr	r3, [r4, #24]
 8007166:	2b07      	cmp	r3, #7
 8007168:	d904      	bls.n	8007174 <HAL_I2C_Init+0x88>
 800716a:	f240 11a3 	movw	r1, #419	; 0x1a3
 800716e:	4833      	ldr	r0, [pc, #204]	; (800723c <HAL_I2C_Init+0x150>)
 8007170:	f7fa fead 	bl	8001ece <assert_failed>
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
 8007174:	69e3      	ldr	r3, [r4, #28]
 8007176:	f433 2300 	bics.w	r3, r3, #524288	; 0x80000
 800717a:	d004      	beq.n	8007186 <HAL_I2C_Init+0x9a>
 800717c:	f44f 71d2 	mov.w	r1, #420	; 0x1a4
 8007180:	482e      	ldr	r0, [pc, #184]	; (800723c <HAL_I2C_Init+0x150>)
 8007182:	f7fa fea4 	bl	8001ece <assert_failed>
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));
 8007186:	6a23      	ldr	r3, [r4, #32]
 8007188:	f433 3300 	bics.w	r3, r3, #131072	; 0x20000
 800718c:	d004      	beq.n	8007198 <HAL_I2C_Init+0xac>
 800718e:	f240 11a5 	movw	r1, #421	; 0x1a5
 8007192:	482a      	ldr	r0, [pc, #168]	; (800723c <HAL_I2C_Init+0x150>)
 8007194:	f7fa fe9b 	bl	8001ece <assert_failed>
  if(hi2c->State == HAL_I2C_STATE_RESET)
 8007198:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 800719c:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80071a0:	b923      	cbnz	r3, 80071ac <HAL_I2C_Init+0xc0>
    hi2c->Lock = HAL_UNLOCKED;
 80071a2:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
    HAL_I2C_MspInit(hi2c);
 80071a6:	4620      	mov	r0, r4
 80071a8:	f7fa fb3a 	bl	8001820 <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 80071ac:	2324      	movs	r3, #36	; 0x24
  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80071ae:	68e1      	ldr	r1, [r4, #12]
  hi2c->State = HAL_I2C_STATE_BUSY;
 80071b0:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80071b4:	2901      	cmp	r1, #1
  __HAL_I2C_DISABLE(hi2c);
 80071b6:	6823      	ldr	r3, [r4, #0]
 80071b8:	681a      	ldr	r2, [r3, #0]
 80071ba:	f022 0201 	bic.w	r2, r2, #1
 80071be:	601a      	str	r2, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80071c0:	6862      	ldr	r2, [r4, #4]
 80071c2:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80071c6:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80071c8:	689a      	ldr	r2, [r3, #8]
 80071ca:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80071ce:	609a      	str	r2, [r3, #8]
 80071d0:	68a2      	ldr	r2, [r4, #8]
  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80071d2:	d124      	bne.n	800721e <HAL_I2C_Init+0x132>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80071d4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80071d8:	609a      	str	r2, [r3, #8]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80071da:	685a      	ldr	r2, [r3, #4]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80071dc:	2000      	movs	r0, #0
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 80071de:	6961      	ldr	r1, [r4, #20]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80071e0:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 80071e4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80071e8:	605a      	str	r2, [r3, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80071ea:	68da      	ldr	r2, [r3, #12]
 80071ec:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80071f0:	60da      	str	r2, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 80071f2:	6922      	ldr	r2, [r4, #16]
 80071f4:	430a      	orrs	r2, r1
 80071f6:	69a1      	ldr	r1, [r4, #24]
 80071f8:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80071fc:	6a21      	ldr	r1, [r4, #32]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 80071fe:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8007200:	69e2      	ldr	r2, [r4, #28]
 8007202:	430a      	orrs	r2, r1
 8007204:	601a      	str	r2, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 8007206:	681a      	ldr	r2, [r3, #0]
 8007208:	f042 0201 	orr.w	r2, r2, #1
 800720c:	601a      	str	r2, [r3, #0]
  hi2c->State = HAL_I2C_STATE_READY;
 800720e:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007210:	6460      	str	r0, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8007212:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8007216:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007218:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
  return HAL_OK;
 800721c:	bd10      	pop	{r4, pc}
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800721e:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8007222:	2902      	cmp	r1, #2
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8007224:	609a      	str	r2, [r3, #8]
  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8007226:	d1d8      	bne.n	80071da <HAL_I2C_Init+0xee>
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8007228:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800722c:	605a      	str	r2, [r3, #4]
 800722e:	e7d4      	b.n	80071da <HAL_I2C_Init+0xee>
    return HAL_ERROR;
 8007230:	2001      	movs	r0, #1
}
 8007232:	bd10      	pop	{r4, pc}
 8007234:	40005400 	.word	0x40005400
 8007238:	58001c00 	.word	0x58001c00
 800723c:	080138ae 	.word	0x080138ae

08007240 <HAL_I2C_Master_Transmit>:
{
 8007240:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007244:	4698      	mov	r8, r3
  if(hi2c->State == HAL_I2C_STATE_READY)
 8007246:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
{
 800724a:	4604      	mov	r4, r0
 800724c:	460e      	mov	r6, r1
  if(hi2c->State == HAL_I2C_STATE_READY)
 800724e:	2b20      	cmp	r3, #32
{
 8007250:	4691      	mov	r9, r2
  if(hi2c->State == HAL_I2C_STATE_READY)
 8007252:	f040 8089 	bne.w	8007368 <HAL_I2C_Master_Transmit+0x128>
    __HAL_LOCK(hi2c);
 8007256:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 800725a:	2b01      	cmp	r3, #1
 800725c:	f000 8084 	beq.w	8007368 <HAL_I2C_Master_Transmit+0x128>
 8007260:	2701      	movs	r7, #1
 8007262:	f880 7040 	strb.w	r7, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 8007266:	f7fc fa0b 	bl	8003680 <HAL_GetTick>
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800726a:	2319      	movs	r3, #25
    tickstart = HAL_GetTick();
 800726c:	4605      	mov	r5, r0
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800726e:	9000      	str	r0, [sp, #0]
 8007270:	463a      	mov	r2, r7
 8007272:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8007276:	4620      	mov	r0, r4
 8007278:	f7ff fe18 	bl	8006eac <I2C_WaitOnFlagUntilTimeout>
 800727c:	2800      	cmp	r0, #0
 800727e:	d148      	bne.n	8007312 <HAL_I2C_Master_Transmit+0xd2>
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8007280:	2321      	movs	r3, #33	; 0x21
    hi2c->pBuffPtr  = pData;
 8007282:	f8c4 9024 	str.w	r9, [r4, #36]	; 0x24
    hi2c->XferISR   = NULL;
 8007286:	6360      	str	r0, [r4, #52]	; 0x34
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8007288:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800728c:	2310      	movs	r3, #16
 800728e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007292:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->XferCount = Size;
 8007294:	f8a4 802a 	strh.w	r8, [r4, #42]	; 0x2a
    if(hi2c->XferCount > MAX_NBYTE_SIZE)
 8007298:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800729a:	b29b      	uxth	r3, r3
 800729c:	2bff      	cmp	r3, #255	; 0xff
 800729e:	4b33      	ldr	r3, [pc, #204]	; (800736c <HAL_I2C_Master_Transmit+0x12c>)
 80072a0:	d925      	bls.n	80072ee <HAL_I2C_Master_Transmit+0xae>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80072a2:	22ff      	movs	r2, #255	; 0xff
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80072a4:	9300      	str	r3, [sp, #0]
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80072a6:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80072a8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80072ac:	4631      	mov	r1, r6
 80072ae:	4620      	mov	r0, r4
 80072b0:	f7ff fda4 	bl	8006dfc <I2C_TransferConfig>
    while(hi2c->XferCount > 0U)
 80072b4:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      if(I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80072b6:	462a      	mov	r2, r5
 80072b8:	990a      	ldr	r1, [sp, #40]	; 0x28
 80072ba:	4620      	mov	r0, r4
    while(hi2c->XferCount > 0U)
 80072bc:	b29b      	uxth	r3, r3
 80072be:	b9f3      	cbnz	r3, 80072fe <HAL_I2C_Master_Transmit+0xbe>
    if(I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80072c0:	f7ff feec 	bl	800709c <I2C_WaitOnSTOPFlagUntilTimeout>
 80072c4:	b9f0      	cbnz	r0, 8007304 <HAL_I2C_Master_Transmit+0xc4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80072c6:	6823      	ldr	r3, [r4, #0]
 80072c8:	2120      	movs	r1, #32
 80072ca:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 80072cc:	685a      	ldr	r2, [r3, #4]
 80072ce:	f022 72ff 	bic.w	r2, r2, #33423360	; 0x1fe0000
 80072d2:	f422 328b 	bic.w	r2, r2, #71168	; 0x11600
 80072d6:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 80072da:	f022 0201 	bic.w	r2, r2, #1
 80072de:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80072e0:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 80072e4:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80072e8:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    return HAL_OK;
 80072ec:	e00e      	b.n	800730c <HAL_I2C_Master_Transmit+0xcc>
      hi2c->XferSize = hi2c->XferCount;
 80072ee:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 80072f0:	9300      	str	r3, [sp, #0]
      hi2c->XferSize = hi2c->XferCount;
 80072f2:	b292      	uxth	r2, r2
 80072f4:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80072f6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80072fa:	b2d2      	uxtb	r2, r2
 80072fc:	e7d6      	b.n	80072ac <HAL_I2C_Master_Transmit+0x6c>
      if(I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80072fe:	f7ff fe39 	bl	8006f74 <I2C_WaitOnTXISFlagUntilTimeout>
 8007302:	b140      	cbz	r0, 8007316 <HAL_I2C_Master_Transmit+0xd6>
        if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007304:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8007306:	2b04      	cmp	r3, #4
 8007308:	d103      	bne.n	8007312 <HAL_I2C_Master_Transmit+0xd2>
          return HAL_ERROR;
 800730a:	2001      	movs	r0, #1
}
 800730c:	b003      	add	sp, #12
 800730e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
          return HAL_TIMEOUT;
 8007312:	2003      	movs	r0, #3
 8007314:	e7fa      	b.n	800730c <HAL_I2C_Master_Transmit+0xcc>
      hi2c->Instance->TXDR = (*hi2c->pBuffPtr++);
 8007316:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007318:	6822      	ldr	r2, [r4, #0]
 800731a:	1c59      	adds	r1, r3, #1
 800731c:	6261      	str	r1, [r4, #36]	; 0x24
 800731e:	781b      	ldrb	r3, [r3, #0]
 8007320:	6293      	str	r3, [r2, #40]	; 0x28
      hi2c->XferSize--;
 8007322:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8007324:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8007326:	3a01      	subs	r2, #1
      hi2c->XferCount--;
 8007328:	3b01      	subs	r3, #1
      hi2c->XferSize--;
 800732a:	b292      	uxth	r2, r2
      hi2c->XferCount--;
 800732c:	b29b      	uxth	r3, r3
      hi2c->XferSize--;
 800732e:	8522      	strh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8007330:	8563      	strh	r3, [r4, #42]	; 0x2a
      if((hi2c->XferSize == 0U) && (hi2c->XferCount!=0U))
 8007332:	2a00      	cmp	r2, #0
 8007334:	d1be      	bne.n	80072b4 <HAL_I2C_Master_Transmit+0x74>
 8007336:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8007338:	b29b      	uxth	r3, r3
 800733a:	2b00      	cmp	r3, #0
 800733c:	d0ba      	beq.n	80072b4 <HAL_I2C_Master_Transmit+0x74>
        if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800733e:	9500      	str	r5, [sp, #0]
 8007340:	2180      	movs	r1, #128	; 0x80
 8007342:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007344:	4620      	mov	r0, r4
 8007346:	f7ff fdb1 	bl	8006eac <I2C_WaitOnFlagUntilTimeout>
 800734a:	2800      	cmp	r0, #0
 800734c:	d1e1      	bne.n	8007312 <HAL_I2C_Master_Transmit+0xd2>
        if(hi2c->XferCount > MAX_NBYTE_SIZE)
 800734e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8007350:	b29b      	uxth	r3, r3
 8007352:	2bff      	cmp	r3, #255	; 0xff
 8007354:	d903      	bls.n	800735e <HAL_I2C_Master_Transmit+0x11e>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8007356:	22ff      	movs	r2, #255	; 0xff
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8007358:	9000      	str	r0, [sp, #0]
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800735a:	8522      	strh	r2, [r4, #40]	; 0x28
 800735c:	e7a4      	b.n	80072a8 <HAL_I2C_Master_Transmit+0x68>
          hi2c->XferSize = hi2c->XferCount;
 800735e:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8007360:	9000      	str	r0, [sp, #0]
          hi2c->XferSize = hi2c->XferCount;
 8007362:	b292      	uxth	r2, r2
 8007364:	8522      	strh	r2, [r4, #40]	; 0x28
 8007366:	e7c6      	b.n	80072f6 <HAL_I2C_Master_Transmit+0xb6>
    return HAL_BUSY;
 8007368:	2002      	movs	r0, #2
 800736a:	e7cf      	b.n	800730c <HAL_I2C_Master_Transmit+0xcc>
 800736c:	80002000 	.word	0x80002000

08007370 <HAL_I2C_Mem_Write>:
{
 8007370:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007374:	469a      	mov	sl, r3
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 8007376:	3b01      	subs	r3, #1
{
 8007378:	b085      	sub	sp, #20
 800737a:	4604      	mov	r4, r0
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 800737c:	2b01      	cmp	r3, #1
{
 800737e:	460f      	mov	r7, r1
 8007380:	9203      	str	r2, [sp, #12]
 8007382:	f8bd b03c 	ldrh.w	fp, [sp, #60]	; 0x3c
 8007386:	f8dd 9040 	ldr.w	r9, [sp, #64]	; 0x40
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 800738a:	d904      	bls.n	8007396 <HAL_I2C_Mem_Write+0x26>
 800738c:	f240 61c2 	movw	r1, #1730	; 0x6c2
 8007390:	4857      	ldr	r0, [pc, #348]	; (80074f0 <HAL_I2C_Mem_Write+0x180>)
 8007392:	f7fa fd9c 	bl	8001ece <assert_failed>
  if(hi2c->State == HAL_I2C_STATE_READY)
 8007396:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 800739a:	2b20      	cmp	r3, #32
 800739c:	f040 80a6 	bne.w	80074ec <HAL_I2C_Mem_Write+0x17c>
    if((pData == NULL) || (Size == 0U))
 80073a0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80073a2:	b91b      	cbnz	r3, 80073ac <HAL_I2C_Mem_Write+0x3c>
      return  HAL_ERROR;
 80073a4:	2001      	movs	r0, #1
}
 80073a6:	b005      	add	sp, #20
 80073a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if((pData == NULL) || (Size == 0U))
 80073ac:	f1bb 0f00 	cmp.w	fp, #0
 80073b0:	d0f8      	beq.n	80073a4 <HAL_I2C_Mem_Write+0x34>
    __HAL_LOCK(hi2c);
 80073b2:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 80073b6:	2b01      	cmp	r3, #1
 80073b8:	f000 8098 	beq.w	80074ec <HAL_I2C_Mem_Write+0x17c>
 80073bc:	2501      	movs	r5, #1
 80073be:	f884 5040 	strb.w	r5, [r4, #64]	; 0x40
    tickstart = HAL_GetTick();
 80073c2:	f7fc f95d 	bl	8003680 <HAL_GetTick>
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80073c6:	2319      	movs	r3, #25
 80073c8:	9000      	str	r0, [sp, #0]
    tickstart = HAL_GetTick();
 80073ca:	4606      	mov	r6, r0
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80073cc:	462a      	mov	r2, r5
 80073ce:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80073d2:	4620      	mov	r0, r4
 80073d4:	f7ff fd6a 	bl	8006eac <I2C_WaitOnFlagUntilTimeout>
 80073d8:	4680      	mov	r8, r0
 80073da:	b9d0      	cbnz	r0, 8007412 <HAL_I2C_Mem_Write+0xa2>
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80073dc:	2321      	movs	r3, #33	; 0x21
    hi2c->XferISR   = NULL;
 80073de:	6360      	str	r0, [r4, #52]	; 0x34
    if(I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80073e0:	9601      	str	r6, [sp, #4]
 80073e2:	4639      	mov	r1, r7
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80073e4:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80073e8:	2340      	movs	r3, #64	; 0x40
    if(I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80073ea:	f8cd 9000 	str.w	r9, [sp]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80073ee:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->pBuffPtr  = pData;
 80073f2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80073f4:	6460      	str	r0, [r4, #68]	; 0x44
    if(I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80073f6:	4620      	mov	r0, r4
    hi2c->pBuffPtr  = pData;
 80073f8:	6263      	str	r3, [r4, #36]	; 0x24
    if(I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80073fa:	4653      	mov	r3, sl
    hi2c->XferCount = Size;
 80073fc:	f8a4 b02a 	strh.w	fp, [r4, #42]	; 0x2a
    if(I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007400:	9a03      	ldr	r2, [sp, #12]
 8007402:	f7ff fde1 	bl	8006fc8 <I2C_RequestMemoryWrite>
 8007406:	b130      	cbz	r0, 8007416 <HAL_I2C_Mem_Write+0xa6>
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007408:	6c63      	ldr	r3, [r4, #68]	; 0x44
        __HAL_UNLOCK(hi2c);
 800740a:	f884 8040 	strb.w	r8, [r4, #64]	; 0x40
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800740e:	2b04      	cmp	r3, #4
 8007410:	d0c8      	beq.n	80073a4 <HAL_I2C_Mem_Write+0x34>
          return HAL_TIMEOUT;
 8007412:	2003      	movs	r0, #3
 8007414:	e7c7      	b.n	80073a6 <HAL_I2C_Mem_Write+0x36>
    if(hi2c->XferCount > MAX_NBYTE_SIZE)
 8007416:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8007418:	b29b      	uxth	r3, r3
 800741a:	2bff      	cmp	r3, #255	; 0xff
 800741c:	d910      	bls.n	8007440 <HAL_I2C_Mem_Write+0xd0>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800741e:	22ff      	movs	r2, #255	; 0xff
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8007420:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007424:	9000      	str	r0, [sp, #0]
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007426:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8007428:	4639      	mov	r1, r7
 800742a:	4620      	mov	r0, r4
 800742c:	f7ff fce6 	bl	8006dfc <I2C_TransferConfig>
      if(I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007430:	4632      	mov	r2, r6
 8007432:	4649      	mov	r1, r9
 8007434:	4620      	mov	r0, r4
 8007436:	f7ff fd9d 	bl	8006f74 <I2C_WaitOnTXISFlagUntilTimeout>
 800743a:	b148      	cbz	r0, 8007450 <HAL_I2C_Mem_Write+0xe0>
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800743c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800743e:	e7e6      	b.n	800740e <HAL_I2C_Mem_Write+0x9e>
      hi2c->XferSize = hi2c->XferCount;
 8007440:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8007442:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007446:	9000      	str	r0, [sp, #0]
      hi2c->XferSize = hi2c->XferCount;
 8007448:	b292      	uxth	r2, r2
 800744a:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800744c:	b2d2      	uxtb	r2, r2
 800744e:	e7eb      	b.n	8007428 <HAL_I2C_Mem_Write+0xb8>
      hi2c->Instance->TXDR = (*hi2c->pBuffPtr++);
 8007450:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007452:	6822      	ldr	r2, [r4, #0]
 8007454:	1c59      	adds	r1, r3, #1
 8007456:	6261      	str	r1, [r4, #36]	; 0x24
 8007458:	781b      	ldrb	r3, [r3, #0]
 800745a:	6293      	str	r3, [r2, #40]	; 0x28
      hi2c->XferSize--;
 800745c:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 800745e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8007460:	3a01      	subs	r2, #1
      hi2c->XferCount--;
 8007462:	3b01      	subs	r3, #1
      hi2c->XferSize--;
 8007464:	b292      	uxth	r2, r2
      hi2c->XferCount--;
 8007466:	b29b      	uxth	r3, r3
      hi2c->XferSize--;
 8007468:	8522      	strh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 800746a:	8563      	strh	r3, [r4, #42]	; 0x2a
      if((hi2c->XferSize == 0U) && (hi2c->XferCount!=0U))
 800746c:	b9ba      	cbnz	r2, 800749e <HAL_I2C_Mem_Write+0x12e>
 800746e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8007470:	b29b      	uxth	r3, r3
 8007472:	b1a3      	cbz	r3, 800749e <HAL_I2C_Mem_Write+0x12e>
        if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8007474:	9600      	str	r6, [sp, #0]
 8007476:	464b      	mov	r3, r9
 8007478:	2180      	movs	r1, #128	; 0x80
 800747a:	4620      	mov	r0, r4
 800747c:	f7ff fd16 	bl	8006eac <I2C_WaitOnFlagUntilTimeout>
 8007480:	2800      	cmp	r0, #0
 8007482:	d1c6      	bne.n	8007412 <HAL_I2C_Mem_Write+0xa2>
        if(hi2c->XferCount > MAX_NBYTE_SIZE)
 8007484:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8007486:	b29b      	uxth	r3, r3
 8007488:	2bff      	cmp	r3, #255	; 0xff
 800748a:	d927      	bls.n	80074dc <HAL_I2C_Mem_Write+0x16c>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800748c:	22ff      	movs	r2, #255	; 0xff
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800748e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007492:	9000      	str	r0, [sp, #0]
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8007494:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8007496:	4639      	mov	r1, r7
 8007498:	4620      	mov	r0, r4
 800749a:	f7ff fcaf 	bl	8006dfc <I2C_TransferConfig>
    }while(hi2c->XferCount > 0U);
 800749e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80074a0:	b29b      	uxth	r3, r3
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d1c4      	bne.n	8007430 <HAL_I2C_Mem_Write+0xc0>
    if(I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80074a6:	4632      	mov	r2, r6
 80074a8:	4649      	mov	r1, r9
 80074aa:	4620      	mov	r0, r4
 80074ac:	f7ff fdf6 	bl	800709c <I2C_WaitOnSTOPFlagUntilTimeout>
 80074b0:	2800      	cmp	r0, #0
 80074b2:	d1c3      	bne.n	800743c <HAL_I2C_Mem_Write+0xcc>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80074b4:	6823      	ldr	r3, [r4, #0]
 80074b6:	2120      	movs	r1, #32
 80074b8:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 80074ba:	685a      	ldr	r2, [r3, #4]
 80074bc:	f022 72ff 	bic.w	r2, r2, #33423360	; 0x1fe0000
 80074c0:	f422 328b 	bic.w	r2, r2, #71168	; 0x11600
 80074c4:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 80074c8:	f022 0201 	bic.w	r2, r2, #1
 80074cc:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80074ce:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 80074d2:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80074d6:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    return HAL_OK;
 80074da:	e764      	b.n	80073a6 <HAL_I2C_Mem_Write+0x36>
          hi2c->XferSize = hi2c->XferCount;
 80074dc:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80074de:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80074e2:	9000      	str	r0, [sp, #0]
          hi2c->XferSize = hi2c->XferCount;
 80074e4:	b292      	uxth	r2, r2
 80074e6:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80074e8:	b2d2      	uxtb	r2, r2
 80074ea:	e7d4      	b.n	8007496 <HAL_I2C_Mem_Write+0x126>
    return HAL_BUSY;
 80074ec:	2002      	movs	r0, #2
 80074ee:	e75a      	b.n	80073a6 <HAL_I2C_Mem_Write+0x36>
 80074f0:	080138ae 	.word	0x080138ae

080074f4 <HAL_I2C_Mem_Read>:
{
 80074f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80074f8:	469a      	mov	sl, r3
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 80074fa:	3b01      	subs	r3, #1
{
 80074fc:	b085      	sub	sp, #20
 80074fe:	4604      	mov	r4, r0
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 8007500:	2b01      	cmp	r3, #1
{
 8007502:	460f      	mov	r7, r1
 8007504:	9203      	str	r2, [sp, #12]
 8007506:	f8bd b03c 	ldrh.w	fp, [sp, #60]	; 0x3c
 800750a:	f8dd 9040 	ldr.w	r9, [sp, #64]	; 0x40
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 800750e:	d904      	bls.n	800751a <HAL_I2C_Mem_Read+0x26>
 8007510:	f240 7159 	movw	r1, #1881	; 0x759
 8007514:	4859      	ldr	r0, [pc, #356]	; (800767c <HAL_I2C_Mem_Read+0x188>)
 8007516:	f7fa fcda 	bl	8001ece <assert_failed>
  if(hi2c->State == HAL_I2C_STATE_READY)
 800751a:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 800751e:	2b20      	cmp	r3, #32
 8007520:	f040 80a9 	bne.w	8007676 <HAL_I2C_Mem_Read+0x182>
    if((pData == NULL) || (Size == 0U))
 8007524:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007526:	b91b      	cbnz	r3, 8007530 <HAL_I2C_Mem_Read+0x3c>
      return  HAL_ERROR;
 8007528:	2001      	movs	r0, #1
}
 800752a:	b005      	add	sp, #20
 800752c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if((pData == NULL) || (Size == 0U))
 8007530:	f1bb 0f00 	cmp.w	fp, #0
 8007534:	d0f8      	beq.n	8007528 <HAL_I2C_Mem_Read+0x34>
    __HAL_LOCK(hi2c);
 8007536:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 800753a:	2b01      	cmp	r3, #1
 800753c:	f000 809b 	beq.w	8007676 <HAL_I2C_Mem_Read+0x182>
 8007540:	2501      	movs	r5, #1
 8007542:	f884 5040 	strb.w	r5, [r4, #64]	; 0x40
    tickstart = HAL_GetTick();
 8007546:	f7fc f89b 	bl	8003680 <HAL_GetTick>
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800754a:	2319      	movs	r3, #25
 800754c:	9000      	str	r0, [sp, #0]
    tickstart = HAL_GetTick();
 800754e:	4606      	mov	r6, r0
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8007550:	462a      	mov	r2, r5
 8007552:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8007556:	4620      	mov	r0, r4
 8007558:	f7ff fca8 	bl	8006eac <I2C_WaitOnFlagUntilTimeout>
 800755c:	4680      	mov	r8, r0
 800755e:	b9d0      	cbnz	r0, 8007596 <HAL_I2C_Mem_Read+0xa2>
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8007560:	2322      	movs	r3, #34	; 0x22
    hi2c->XferISR   = NULL;
 8007562:	6360      	str	r0, [r4, #52]	; 0x34
    if(I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007564:	9601      	str	r6, [sp, #4]
 8007566:	4639      	mov	r1, r7
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8007568:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800756c:	2340      	movs	r3, #64	; 0x40
    if(I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800756e:	f8cd 9000 	str.w	r9, [sp]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007572:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->pBuffPtr  = pData;
 8007576:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007578:	6460      	str	r0, [r4, #68]	; 0x44
    if(I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800757a:	4620      	mov	r0, r4
    hi2c->pBuffPtr  = pData;
 800757c:	6263      	str	r3, [r4, #36]	; 0x24
    if(I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800757e:	4653      	mov	r3, sl
    hi2c->XferCount = Size;
 8007580:	f8a4 b02a 	strh.w	fp, [r4, #42]	; 0x2a
    if(I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007584:	9a03      	ldr	r2, [sp, #12]
 8007586:	f7ff fd55 	bl	8007034 <I2C_RequestMemoryRead>
 800758a:	b130      	cbz	r0, 800759a <HAL_I2C_Mem_Read+0xa6>
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800758c:	6c63      	ldr	r3, [r4, #68]	; 0x44
        __HAL_UNLOCK(hi2c);
 800758e:	f884 8040 	strb.w	r8, [r4, #64]	; 0x40
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007592:	2b04      	cmp	r3, #4
 8007594:	d0c8      	beq.n	8007528 <HAL_I2C_Mem_Read+0x34>
        return HAL_TIMEOUT;
 8007596:	2003      	movs	r0, #3
 8007598:	e7c7      	b.n	800752a <HAL_I2C_Mem_Read+0x36>
    if(hi2c->XferCount > MAX_NBYTE_SIZE)
 800759a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800759c:	b29b      	uxth	r3, r3
 800759e:	2bff      	cmp	r3, #255	; 0xff
 80075a0:	4b37      	ldr	r3, [pc, #220]	; (8007680 <HAL_I2C_Mem_Read+0x18c>)
 80075a2:	d944      	bls.n	800762e <HAL_I2C_Mem_Read+0x13a>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80075a4:	22ff      	movs	r2, #255	; 0xff
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 80075a6:	9300      	str	r3, [sp, #0]
 80075a8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80075ac:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 80075ae:	4639      	mov	r1, r7
 80075b0:	4620      	mov	r0, r4
 80075b2:	f7ff fc23 	bl	8006dfc <I2C_TransferConfig>
      if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80075b6:	9600      	str	r6, [sp, #0]
 80075b8:	464b      	mov	r3, r9
 80075ba:	2200      	movs	r2, #0
 80075bc:	2104      	movs	r1, #4
 80075be:	4620      	mov	r0, r4
 80075c0:	f7ff fc74 	bl	8006eac <I2C_WaitOnFlagUntilTimeout>
 80075c4:	2800      	cmp	r0, #0
 80075c6:	d1e6      	bne.n	8007596 <HAL_I2C_Mem_Read+0xa2>
      (*hi2c->pBuffPtr++) = hi2c->Instance->RXDR;
 80075c8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80075ca:	1c5a      	adds	r2, r3, #1
 80075cc:	6262      	str	r2, [r4, #36]	; 0x24
 80075ce:	6822      	ldr	r2, [r4, #0]
 80075d0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80075d2:	701a      	strb	r2, [r3, #0]
      hi2c->XferSize--;
 80075d4:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 80075d6:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 80075d8:	3a01      	subs	r2, #1
      hi2c->XferCount--;
 80075da:	3b01      	subs	r3, #1
      hi2c->XferSize--;
 80075dc:	b292      	uxth	r2, r2
      hi2c->XferCount--;
 80075de:	b29b      	uxth	r3, r3
      hi2c->XferSize--;
 80075e0:	8522      	strh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 80075e2:	8563      	strh	r3, [r4, #42]	; 0x2a
      if((hi2c->XferSize == 0U) && (hi2c->XferCount != 0U))
 80075e4:	b9ba      	cbnz	r2, 8007616 <HAL_I2C_Mem_Read+0x122>
 80075e6:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80075e8:	b29b      	uxth	r3, r3
 80075ea:	b1a3      	cbz	r3, 8007616 <HAL_I2C_Mem_Read+0x122>
        if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80075ec:	9600      	str	r6, [sp, #0]
 80075ee:	464b      	mov	r3, r9
 80075f0:	2180      	movs	r1, #128	; 0x80
 80075f2:	4620      	mov	r0, r4
 80075f4:	f7ff fc5a 	bl	8006eac <I2C_WaitOnFlagUntilTimeout>
 80075f8:	2800      	cmp	r0, #0
 80075fa:	d1cc      	bne.n	8007596 <HAL_I2C_Mem_Read+0xa2>
        if(hi2c->XferCount > MAX_NBYTE_SIZE)
 80075fc:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80075fe:	b29b      	uxth	r3, r3
 8007600:	2bff      	cmp	r3, #255	; 0xff
 8007602:	d91c      	bls.n	800763e <HAL_I2C_Mem_Read+0x14a>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8007604:	22ff      	movs	r2, #255	; 0xff
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8007606:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800760a:	9000      	str	r0, [sp, #0]
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800760c:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800760e:	4639      	mov	r1, r7
 8007610:	4620      	mov	r0, r4
 8007612:	f7ff fbf3 	bl	8006dfc <I2C_TransferConfig>
    }while(hi2c->XferCount > 0U);
 8007616:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8007618:	b29b      	uxth	r3, r3
 800761a:	2b00      	cmp	r3, #0
 800761c:	d1cb      	bne.n	80075b6 <HAL_I2C_Mem_Read+0xc2>
    if(I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800761e:	4632      	mov	r2, r6
 8007620:	4649      	mov	r1, r9
 8007622:	4620      	mov	r0, r4
 8007624:	f7ff fd3a 	bl	800709c <I2C_WaitOnSTOPFlagUntilTimeout>
 8007628:	b188      	cbz	r0, 800764e <HAL_I2C_Mem_Read+0x15a>
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800762a:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800762c:	e7b1      	b.n	8007592 <HAL_I2C_Mem_Read+0x9e>
      hi2c->XferSize = hi2c->XferCount;
 800762e:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8007630:	9300      	str	r3, [sp, #0]
 8007632:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
      hi2c->XferSize = hi2c->XferCount;
 8007636:	b292      	uxth	r2, r2
 8007638:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 800763a:	b2d2      	uxtb	r2, r2
 800763c:	e7b7      	b.n	80075ae <HAL_I2C_Mem_Read+0xba>
          hi2c->XferSize = hi2c->XferCount;
 800763e:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8007640:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007644:	9000      	str	r0, [sp, #0]
          hi2c->XferSize = hi2c->XferCount;
 8007646:	b292      	uxth	r2, r2
 8007648:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800764a:	b2d2      	uxtb	r2, r2
 800764c:	e7df      	b.n	800760e <HAL_I2C_Mem_Read+0x11a>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800764e:	6823      	ldr	r3, [r4, #0]
 8007650:	2120      	movs	r1, #32
 8007652:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8007654:	685a      	ldr	r2, [r3, #4]
 8007656:	f022 72ff 	bic.w	r2, r2, #33423360	; 0x1fe0000
 800765a:	f422 328b 	bic.w	r2, r2, #71168	; 0x11600
 800765e:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 8007662:	f022 0201 	bic.w	r2, r2, #1
 8007666:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8007668:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 800766c:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8007670:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    return HAL_OK;
 8007674:	e759      	b.n	800752a <HAL_I2C_Mem_Read+0x36>
    return HAL_BUSY;
 8007676:	2002      	movs	r0, #2
 8007678:	e757      	b.n	800752a <HAL_I2C_Mem_Read+0x36>
 800767a:	bf00      	nop
 800767c:	080138ae 	.word	0x080138ae
 8007680:	80002400 	.word	0x80002400

08007684 <HAL_I2C_EV_IRQHandler>:
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8007684:	6802      	ldr	r2, [r0, #0]
  if(hi2c->XferISR != NULL)
 8007686:	6b43      	ldr	r3, [r0, #52]	; 0x34
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8007688:	6991      	ldr	r1, [r2, #24]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 800768a:	6812      	ldr	r2, [r2, #0]
  if(hi2c->XferISR != NULL)
 800768c:	b103      	cbz	r3, 8007690 <HAL_I2C_EV_IRQHandler+0xc>
    hi2c->XferISR(hi2c, itflags, itsources);
 800768e:	4718      	bx	r3
 8007690:	4770      	bx	lr

08007692 <HAL_I2C_SlaveTxCpltCallback>:
 8007692:	4770      	bx	lr

08007694 <HAL_I2C_SlaveRxCpltCallback>:
 8007694:	4770      	bx	lr

08007696 <I2C_ITSlaveSequentialCplt>:
{
 8007696:	b538      	push	{r3, r4, r5, lr}
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007698:	2500      	movs	r5, #0
{
 800769a:	4604      	mov	r4, r0
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800769c:	f880 5042 	strb.w	r5, [r0, #66]	; 0x42
  if(hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 80076a0:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 80076a4:	2b29      	cmp	r3, #41	; 0x29
 80076a6:	d10d      	bne.n	80076c4 <I2C_ITSlaveSequentialCplt+0x2e>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80076a8:	2328      	movs	r3, #40	; 0x28
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80076aa:	2101      	movs	r1, #1
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80076ac:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80076b0:	2321      	movs	r3, #33	; 0x21
 80076b2:	6303      	str	r3, [r0, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80076b4:	f7ff fb72 	bl	8006d9c <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 80076b8:	f884 5040 	strb.w	r5, [r4, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80076bc:	4620      	mov	r0, r4
 80076be:	f7ff ffe8 	bl	8007692 <HAL_I2C_SlaveTxCpltCallback>
 80076c2:	bd38      	pop	{r3, r4, r5, pc}
  else if(hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80076c4:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 80076c8:	2b2a      	cmp	r3, #42	; 0x2a
 80076ca:	d10c      	bne.n	80076e6 <I2C_ITSlaveSequentialCplt+0x50>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80076cc:	2328      	movs	r3, #40	; 0x28
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80076ce:	2102      	movs	r1, #2
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80076d0:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80076d4:	2322      	movs	r3, #34	; 0x22
 80076d6:	6303      	str	r3, [r0, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80076d8:	f7ff fb60 	bl	8006d9c <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 80076dc:	f884 5040 	strb.w	r5, [r4, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80076e0:	4620      	mov	r0, r4
 80076e2:	f7ff ffd7 	bl	8007694 <HAL_I2C_SlaveRxCpltCallback>
 80076e6:	bd38      	pop	{r3, r4, r5, pc}

080076e8 <HAL_I2C_AddrCallback>:
{
 80076e8:	4770      	bx	lr

080076ea <HAL_I2C_ListenCpltCallback>:
 80076ea:	4770      	bx	lr

080076ec <I2C_ITListenCplt>:
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80076ec:	4b16      	ldr	r3, [pc, #88]	; (8007748 <I2C_ITListenCplt+0x5c>)
  hi2c->State = HAL_I2C_STATE_READY;
 80076ee:	2220      	movs	r2, #32
{
 80076f0:	b510      	push	{r4, lr}
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80076f2:	62c3      	str	r3, [r0, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 80076f4:	2300      	movs	r3, #0
{
 80076f6:	4604      	mov	r4, r0
  hi2c->PreviousState = I2C_STATE_NONE;
 80076f8:	6303      	str	r3, [r0, #48]	; 0x30
  hi2c->XferISR = NULL;
 80076fa:	6343      	str	r3, [r0, #52]	; 0x34
  hi2c->State = HAL_I2C_STATE_READY;
 80076fc:	f880 2041 	strb.w	r2, [r0, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007700:	f880 3042 	strb.w	r3, [r0, #66]	; 0x42
  if(((ITFlags & I2C_FLAG_RXNE) != RESET))
 8007704:	074b      	lsls	r3, r1, #29
 8007706:	d511      	bpl.n	800772c <I2C_ITListenCplt+0x40>
    (*hi2c->pBuffPtr++) = hi2c->Instance->RXDR;
 8007708:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800770a:	1c5a      	adds	r2, r3, #1
 800770c:	6242      	str	r2, [r0, #36]	; 0x24
 800770e:	6802      	ldr	r2, [r0, #0]
 8007710:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8007712:	701a      	strb	r2, [r3, #0]
    if((hi2c->XferSize > 0U))
 8007714:	8d03      	ldrh	r3, [r0, #40]	; 0x28
 8007716:	b14b      	cbz	r3, 800772c <I2C_ITListenCplt+0x40>
      hi2c->XferSize--;
 8007718:	3b01      	subs	r3, #1
 800771a:	8503      	strh	r3, [r0, #40]	; 0x28
      hi2c->XferCount--;
 800771c:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 800771e:	3b01      	subs	r3, #1
 8007720:	b29b      	uxth	r3, r3
 8007722:	8543      	strh	r3, [r0, #42]	; 0x2a
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007724:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8007726:	f043 0304 	orr.w	r3, r3, #4
 800772a:	6443      	str	r3, [r0, #68]	; 0x44
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800772c:	2107      	movs	r1, #7
 800772e:	4620      	mov	r0, r4
 8007730:	f7ff fb34 	bl	8006d9c <I2C_Disable_IRQ>
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007734:	6823      	ldr	r3, [r4, #0]
 8007736:	2210      	movs	r2, #16
  HAL_I2C_ListenCpltCallback(hi2c);
 8007738:	4620      	mov	r0, r4
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800773a:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(hi2c);
 800773c:	2300      	movs	r3, #0
 800773e:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
  HAL_I2C_ListenCpltCallback(hi2c);
 8007742:	f7ff ffd2 	bl	80076ea <HAL_I2C_ListenCpltCallback>
 8007746:	bd10      	pop	{r4, pc}
 8007748:	ffff0000 	.word	0xffff0000

0800774c <HAL_I2C_ErrorCallback>:
 800774c:	4770      	bx	lr

0800774e <HAL_I2C_AbortCpltCallback>:
{
 800774e:	4770      	bx	lr

08007750 <I2C_ITError>:
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8007750:	2300      	movs	r3, #0
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8007752:	4a34      	ldr	r2, [pc, #208]	; (8007824 <I2C_ITError+0xd4>)
{
 8007754:	b510      	push	{r4, lr}
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8007756:	f880 3042 	strb.w	r3, [r0, #66]	; 0x42
{
 800775a:	4604      	mov	r4, r0
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800775c:	62c2      	str	r2, [r0, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 800775e:	8543      	strh	r3, [r0, #42]	; 0x2a
  hi2c->ErrorCode |= ErrorCode;
 8007760:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8007762:	4319      	orrs	r1, r3
 8007764:	6441      	str	r1, [r0, #68]	; 0x44
  if((hi2c->State == HAL_I2C_STATE_LISTEN)         ||
 8007766:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 800776a:	2b28      	cmp	r3, #40	; 0x28
 800776c:	d007      	beq.n	800777e <I2C_ITError+0x2e>
     (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 800776e:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
  if((hi2c->State == HAL_I2C_STATE_LISTEN)         ||
 8007772:	2b29      	cmp	r3, #41	; 0x29
 8007774:	d003      	beq.n	800777e <I2C_ITError+0x2e>
     (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8007776:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
     (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 800777a:	2b2a      	cmp	r3, #42	; 0x2a
 800777c:	d121      	bne.n	80077c2 <I2C_ITError+0x72>
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800777e:	2103      	movs	r1, #3
 8007780:	4620      	mov	r0, r4
 8007782:	f7ff fb0b 	bl	8006d9c <I2C_Disable_IRQ>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8007786:	2328      	movs	r3, #40	; 0x28
 8007788:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800778c:	2300      	movs	r3, #0
 800778e:	6323      	str	r3, [r4, #48]	; 0x30
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8007790:	4b25      	ldr	r3, [pc, #148]	; (8007828 <I2C_ITError+0xd8>)
    hi2c->XferISR       = NULL;
 8007792:	6363      	str	r3, [r4, #52]	; 0x34
  if((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8007794:	6823      	ldr	r3, [r4, #0]
 8007796:	6819      	ldr	r1, [r3, #0]
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8007798:	681a      	ldr	r2, [r3, #0]
  if((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 800779a:	f411 4180 	ands.w	r1, r1, #16384	; 0x4000
 800779e:	d01d      	beq.n	80077dc <I2C_ITError+0x8c>
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80077a0:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
    hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80077a4:	6ba0      	ldr	r0, [r4, #56]	; 0x38
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80077a6:	601a      	str	r2, [r3, #0]
    hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80077a8:	4b20      	ldr	r3, [pc, #128]	; (800782c <I2C_ITError+0xdc>)
 80077aa:	6503      	str	r3, [r0, #80]	; 0x50
    __HAL_UNLOCK(hi2c);
 80077ac:	2300      	movs	r3, #0
 80077ae:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    if(HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80077b2:	f7fc fd6f 	bl	8004294 <HAL_DMA_Abort_IT>
 80077b6:	b3a0      	cbz	r0, 8007822 <I2C_ITError+0xd2>
      hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80077b8:	6ba0      	ldr	r0, [r4, #56]	; 0x38
      hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80077ba:	6d03      	ldr	r3, [r0, #80]	; 0x50
}
 80077bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80077c0:	4718      	bx	r3
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80077c2:	2107      	movs	r1, #7
 80077c4:	f7ff faea 	bl	8006d9c <I2C_Disable_IRQ>
    if(hi2c->State != HAL_I2C_STATE_ABORT)
 80077c8:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 80077cc:	2b60      	cmp	r3, #96	; 0x60
 80077ce:	d002      	beq.n	80077d6 <I2C_ITError+0x86>
      hi2c->State         = HAL_I2C_STATE_READY;
 80077d0:	2320      	movs	r3, #32
 80077d2:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80077d6:	2300      	movs	r3, #0
 80077d8:	6323      	str	r3, [r4, #48]	; 0x30
 80077da:	e7da      	b.n	8007792 <I2C_ITError+0x42>
  else if((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 80077dc:	f412 4200 	ands.w	r2, r2, #32768	; 0x8000
 80077e0:	d00d      	beq.n	80077fe <I2C_ITError+0xae>
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80077e2:	681a      	ldr	r2, [r3, #0]
    hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80077e4:	6be0      	ldr	r0, [r4, #60]	; 0x3c
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80077e6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80077ea:	601a      	str	r2, [r3, #0]
    hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80077ec:	4b0f      	ldr	r3, [pc, #60]	; (800782c <I2C_ITError+0xdc>)
 80077ee:	6503      	str	r3, [r0, #80]	; 0x50
    __HAL_UNLOCK(hi2c);
 80077f0:	f884 1040 	strb.w	r1, [r4, #64]	; 0x40
    if(HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80077f4:	f7fc fd4e 	bl	8004294 <HAL_DMA_Abort_IT>
 80077f8:	b198      	cbz	r0, 8007822 <I2C_ITError+0xd2>
      hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80077fa:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 80077fc:	e7dd      	b.n	80077ba <I2C_ITError+0x6a>
  else if(hi2c->State == HAL_I2C_STATE_ABORT)
 80077fe:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8007802:	2b60      	cmp	r3, #96	; 0x60
 8007804:	d108      	bne.n	8007818 <I2C_ITError+0xc8>
    hi2c->State = HAL_I2C_STATE_READY;
 8007806:	2320      	movs	r3, #32
    __HAL_UNLOCK(hi2c);
 8007808:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
    HAL_I2C_AbortCpltCallback(hi2c);
 800780c:	4620      	mov	r0, r4
    hi2c->State = HAL_I2C_STATE_READY;
 800780e:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    HAL_I2C_AbortCpltCallback(hi2c);
 8007812:	f7ff ff9c 	bl	800774e <HAL_I2C_AbortCpltCallback>
 8007816:	bd10      	pop	{r4, pc}
    __HAL_UNLOCK(hi2c);
 8007818:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
    HAL_I2C_ErrorCallback(hi2c);
 800781c:	4620      	mov	r0, r4
 800781e:	f7ff ff95 	bl	800774c <HAL_I2C_ErrorCallback>
 8007822:	bd10      	pop	{r4, pc}
 8007824:	ffff0000 	.word	0xffff0000
 8007828:	08007931 	.word	0x08007931
 800782c:	08007b43 	.word	0x08007b43

08007830 <I2C_ITSlaveCplt>:
{
 8007830:	b538      	push	{r3, r4, r5, lr}
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007832:	2220      	movs	r2, #32
 8007834:	6803      	ldr	r3, [r0, #0]
{
 8007836:	4604      	mov	r4, r0
 8007838:	460d      	mov	r5, r1
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800783a:	61da      	str	r2, [r3, #28]
  __HAL_I2C_CLEAR_FLAG(hi2c,I2C_FLAG_ADDR);
 800783c:	2208      	movs	r2, #8
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 800783e:	2107      	movs	r1, #7
  __HAL_I2C_CLEAR_FLAG(hi2c,I2C_FLAG_ADDR);
 8007840:	61da      	str	r2, [r3, #28]
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 8007842:	f7ff faab 	bl	8006d9c <I2C_Disable_IRQ>
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8007846:	6823      	ldr	r3, [r4, #0]
  I2C_Flush_TXDR(hi2c);
 8007848:	4620      	mov	r0, r4
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800784a:	685a      	ldr	r2, [r3, #4]
 800784c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007850:	605a      	str	r2, [r3, #4]
  I2C_RESET_CR2(hi2c);
 8007852:	685a      	ldr	r2, [r3, #4]
 8007854:	f022 72ff 	bic.w	r2, r2, #33423360	; 0x1fe0000
 8007858:	f422 328b 	bic.w	r2, r2, #71168	; 0x11600
 800785c:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 8007860:	f022 0201 	bic.w	r2, r2, #1
 8007864:	605a      	str	r2, [r3, #4]
  I2C_Flush_TXDR(hi2c);
 8007866:	f7ff fa8b 	bl	8006d80 <I2C_Flush_TXDR>
  if(((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN) ||
 800786a:	6822      	ldr	r2, [r4, #0]
 800786c:	6813      	ldr	r3, [r2, #0]
 800786e:	0458      	lsls	r0, r3, #17
 8007870:	d402      	bmi.n	8007878 <I2C_ITSlaveCplt+0x48>
     ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN))
 8007872:	6813      	ldr	r3, [r2, #0]
  if(((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN) ||
 8007874:	0419      	lsls	r1, r3, #16
 8007876:	d509      	bpl.n	800788c <I2C_ITSlaveCplt+0x5c>
    hi2c->XferCount = I2C_GET_DMA_REMAIN_DATA(hi2c);
 8007878:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 800787c:	2b21      	cmp	r3, #33	; 0x21
 800787e:	bf0c      	ite	eq
 8007880:	6ba3      	ldreq	r3, [r4, #56]	; 0x38
 8007882:	6be3      	ldrne	r3, [r4, #60]	; 0x3c
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	685b      	ldr	r3, [r3, #4]
 8007888:	b29b      	uxth	r3, r3
 800788a:	8563      	strh	r3, [r4, #42]	; 0x2a
  if(hi2c->XferCount != 0U)
 800788c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800788e:	b29b      	uxth	r3, r3
 8007890:	b11b      	cbz	r3, 800789a <I2C_ITSlaveCplt+0x6a>
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007892:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8007894:	f043 0304 	orr.w	r3, r3, #4
 8007898:	6463      	str	r3, [r4, #68]	; 0x44
  if(((ITFlags & I2C_FLAG_RXNE) != RESET))
 800789a:	076b      	lsls	r3, r5, #29
 800789c:	d510      	bpl.n	80078c0 <I2C_ITSlaveCplt+0x90>
    (*hi2c->pBuffPtr++) = hi2c->Instance->RXDR;
 800789e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80078a0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80078a2:	1c59      	adds	r1, r3, #1
 80078a4:	6261      	str	r1, [r4, #36]	; 0x24
 80078a6:	701a      	strb	r2, [r3, #0]
    if((hi2c->XferSize > 0U))
 80078a8:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80078aa:	b14b      	cbz	r3, 80078c0 <I2C_ITSlaveCplt+0x90>
      hi2c->XferSize--;
 80078ac:	3b01      	subs	r3, #1
 80078ae:	8523      	strh	r3, [r4, #40]	; 0x28
      hi2c->XferCount--;
 80078b0:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80078b2:	3b01      	subs	r3, #1
 80078b4:	b29b      	uxth	r3, r3
 80078b6:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80078b8:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80078ba:	f043 0304 	orr.w	r3, r3, #4
 80078be:	6463      	str	r3, [r4, #68]	; 0x44
  hi2c->PreviousState = I2C_STATE_NONE;
 80078c0:	2300      	movs	r3, #0
 80078c2:	6323      	str	r3, [r4, #48]	; 0x30
  hi2c->XferISR = NULL;
 80078c4:	6363      	str	r3, [r4, #52]	; 0x34
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80078c6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
  if(hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80078ca:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80078cc:	b16b      	cbz	r3, 80078ea <I2C_ITSlaveCplt+0xba>
    I2C_ITError(hi2c, hi2c->ErrorCode);
 80078ce:	6c61      	ldr	r1, [r4, #68]	; 0x44
 80078d0:	4620      	mov	r0, r4
 80078d2:	f7ff ff3d 	bl	8007750 <I2C_ITError>
    if(hi2c->State == HAL_I2C_STATE_LISTEN)
 80078d6:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 80078da:	2b28      	cmp	r3, #40	; 0x28
 80078dc:	d124      	bne.n	8007928 <I2C_ITSlaveCplt+0xf8>
      I2C_ITListenCplt(hi2c, ITFlags);
 80078de:	4629      	mov	r1, r5
 80078e0:	4620      	mov	r0, r4
}
 80078e2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      I2C_ITListenCplt(hi2c, ITFlags);
 80078e6:	f7ff bf01 	b.w	80076ec <I2C_ITListenCplt>
  else if(hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 80078ea:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80078ec:	f512 3f80 	cmn.w	r2, #65536	; 0x10000
 80078f0:	d00a      	beq.n	8007908 <I2C_ITSlaveCplt+0xd8>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80078f2:	4a0e      	ldr	r2, [pc, #56]	; (800792c <I2C_ITSlaveCplt+0xfc>)
    HAL_I2C_ListenCpltCallback(hi2c);
 80078f4:	4620      	mov	r0, r4
    __HAL_UNLOCK(hi2c);
 80078f6:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80078fa:	62e2      	str	r2, [r4, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 80078fc:	2220      	movs	r2, #32
 80078fe:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
    HAL_I2C_ListenCpltCallback(hi2c);
 8007902:	f7ff fef2 	bl	80076ea <HAL_I2C_ListenCpltCallback>
 8007906:	bd38      	pop	{r3, r4, r5, pc}
  else if(hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8007908:	f894 2041 	ldrb.w	r2, [r4, #65]	; 0x41
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800790c:	4620      	mov	r0, r4
    __HAL_UNLOCK(hi2c);
 800790e:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
  else if(hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8007912:	2a22      	cmp	r2, #34	; 0x22
 8007914:	f04f 0220 	mov.w	r2, #32
    hi2c->State = HAL_I2C_STATE_READY;
 8007918:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
  else if(hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800791c:	d102      	bne.n	8007924 <I2C_ITSlaveCplt+0xf4>
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800791e:	f7ff feb9 	bl	8007694 <HAL_I2C_SlaveRxCpltCallback>
 8007922:	bd38      	pop	{r3, r4, r5, pc}
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8007924:	f7ff feb5 	bl	8007692 <HAL_I2C_SlaveTxCpltCallback>
 8007928:	bd38      	pop	{r3, r4, r5, pc}
 800792a:	bf00      	nop
 800792c:	ffff0000 	.word	0xffff0000

08007930 <I2C_Slave_ISR_IT>:
{
 8007930:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  __HAL_LOCK(hi2c);
 8007934:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
{
 8007938:	4604      	mov	r4, r0
 800793a:	460e      	mov	r6, r1
 800793c:	4617      	mov	r7, r2
  __HAL_LOCK(hi2c);
 800793e:	2b01      	cmp	r3, #1
 8007940:	f000 80cb 	beq.w	8007ada <I2C_Slave_ISR_IT+0x1aa>
 8007944:	2301      	movs	r3, #1
  if(((ITFlags & I2C_FLAG_AF) != RESET) && ((ITSources & I2C_IT_NACKI) != RESET))
 8007946:	06cd      	lsls	r5, r1, #27
  __HAL_LOCK(hi2c);
 8007948:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
  if(((ITFlags & I2C_FLAG_AF) != RESET) && ((ITSources & I2C_IT_NACKI) != RESET))
 800794c:	d53e      	bpl.n	80079cc <I2C_Slave_ISR_IT+0x9c>
 800794e:	06d0      	lsls	r0, r2, #27
 8007950:	d53c      	bpl.n	80079cc <I2C_Slave_ISR_IT+0x9c>
    if(hi2c->XferCount == 0U)
 8007952:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8007954:	b29b      	uxth	r3, r3
 8007956:	bb8b      	cbnz	r3, 80079bc <I2C_Slave_ISR_IT+0x8c>
      if(((hi2c->XferOptions == I2C_FIRST_AND_LAST_FRAME) || (hi2c->XferOptions == I2C_LAST_FRAME)) && \
 8007958:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800795a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800795e:	d003      	beq.n	8007968 <I2C_Slave_ISR_IT+0x38>
 8007960:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8007962:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007966:	d114      	bne.n	8007992 <I2C_Slave_ISR_IT+0x62>
        (hi2c->State == HAL_I2C_STATE_LISTEN))
 8007968:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
      if(((hi2c->XferOptions == I2C_FIRST_AND_LAST_FRAME) || (hi2c->XferOptions == I2C_LAST_FRAME)) && \
 800796c:	2b28      	cmp	r3, #40	; 0x28
 800796e:	d110      	bne.n	8007992 <I2C_Slave_ISR_IT+0x62>
        I2C_ITListenCplt(hi2c, ITFlags);
 8007970:	4631      	mov	r1, r6
 8007972:	4620      	mov	r0, r4
 8007974:	f7ff feba 	bl	80076ec <I2C_ITListenCplt>
  if(((ITFlags & I2C_FLAG_STOPF) != RESET) && ((ITSources & I2C_IT_STOPI) != RESET))
 8007978:	06b2      	lsls	r2, r6, #26
 800797a:	d505      	bpl.n	8007988 <I2C_Slave_ISR_IT+0x58>
 800797c:	06bb      	lsls	r3, r7, #26
 800797e:	d503      	bpl.n	8007988 <I2C_Slave_ISR_IT+0x58>
    I2C_ITSlaveCplt(hi2c, ITFlags);
 8007980:	4631      	mov	r1, r6
 8007982:	4620      	mov	r0, r4
 8007984:	f7ff ff54 	bl	8007830 <I2C_ITSlaveCplt>
  __HAL_UNLOCK(hi2c);
 8007988:	2000      	movs	r0, #0
 800798a:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
 800798e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      else if((hi2c->XferOptions != I2C_NO_OPTION_FRAME) && (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8007992:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8007994:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007998:	6823      	ldr	r3, [r4, #0]
 800799a:	d00c      	beq.n	80079b6 <I2C_Slave_ISR_IT+0x86>
 800799c:	f894 2041 	ldrb.w	r2, [r4, #65]	; 0x41
 80079a0:	2a29      	cmp	r2, #41	; 0x29
 80079a2:	d108      	bne.n	80079b6 <I2C_Slave_ISR_IT+0x86>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80079a4:	2210      	movs	r2, #16
        I2C_Flush_TXDR(hi2c);
 80079a6:	4620      	mov	r0, r4
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80079a8:	61da      	str	r2, [r3, #28]
        I2C_Flush_TXDR(hi2c);
 80079aa:	f7ff f9e9 	bl	8006d80 <I2C_Flush_TXDR>
      I2C_ITSlaveSequentialCplt(hi2c);
 80079ae:	4620      	mov	r0, r4
 80079b0:	f7ff fe71 	bl	8007696 <I2C_ITSlaveSequentialCplt>
 80079b4:	e7e0      	b.n	8007978 <I2C_Slave_ISR_IT+0x48>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80079b6:	2210      	movs	r2, #16
 80079b8:	61da      	str	r2, [r3, #28]
 80079ba:	e7dd      	b.n	8007978 <I2C_Slave_ISR_IT+0x48>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80079bc:	6823      	ldr	r3, [r4, #0]
 80079be:	2210      	movs	r2, #16
 80079c0:	61da      	str	r2, [r3, #28]
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80079c2:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80079c4:	f043 0304 	orr.w	r3, r3, #4
 80079c8:	6463      	str	r3, [r4, #68]	; 0x44
 80079ca:	e7d5      	b.n	8007978 <I2C_Slave_ISR_IT+0x48>
  else if(((ITFlags & I2C_FLAG_RXNE) != RESET) && ((ITSources & I2C_IT_RXI) != RESET))
 80079cc:	0771      	lsls	r1, r6, #29
 80079ce:	d51a      	bpl.n	8007a06 <I2C_Slave_ISR_IT+0xd6>
 80079d0:	077a      	lsls	r2, r7, #29
 80079d2:	d518      	bpl.n	8007a06 <I2C_Slave_ISR_IT+0xd6>
    if(hi2c->XferCount > 0U)
 80079d4:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80079d6:	b29b      	uxth	r3, r3
 80079d8:	b163      	cbz	r3, 80079f4 <I2C_Slave_ISR_IT+0xc4>
      (*hi2c->pBuffPtr++) = hi2c->Instance->RXDR;
 80079da:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80079dc:	1c5a      	adds	r2, r3, #1
 80079de:	6262      	str	r2, [r4, #36]	; 0x24
 80079e0:	6822      	ldr	r2, [r4, #0]
 80079e2:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80079e4:	701a      	strb	r2, [r3, #0]
      hi2c->XferSize--;
 80079e6:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80079e8:	3b01      	subs	r3, #1
 80079ea:	8523      	strh	r3, [r4, #40]	; 0x28
      hi2c->XferCount--;
 80079ec:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80079ee:	3b01      	subs	r3, #1
 80079f0:	b29b      	uxth	r3, r3
 80079f2:	8563      	strh	r3, [r4, #42]	; 0x2a
    if((hi2c->XferCount == 0U) && \
 80079f4:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80079f6:	b29b      	uxth	r3, r3
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	d1bd      	bne.n	8007978 <I2C_Slave_ISR_IT+0x48>
       (hi2c->XferOptions != I2C_NO_OPTION_FRAME))
 80079fc:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    if((hi2c->XferCount == 0U) && \
 80079fe:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007a02:	d1d4      	bne.n	80079ae <I2C_Slave_ISR_IT+0x7e>
 8007a04:	e7b8      	b.n	8007978 <I2C_Slave_ISR_IT+0x48>
  else if(((ITFlags & I2C_FLAG_ADDR) != RESET) && ((ITSources & I2C_IT_ADDRI) != RESET))
 8007a06:	0733      	lsls	r3, r6, #28
 8007a08:	d546      	bpl.n	8007a98 <I2C_Slave_ISR_IT+0x168>
 8007a0a:	073d      	lsls	r5, r7, #28
 8007a0c:	d544      	bpl.n	8007a98 <I2C_Slave_ISR_IT+0x168>
  if((hi2c->State & HAL_I2C_STATE_LISTEN) == HAL_I2C_STATE_LISTEN)
 8007a0e:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8007a12:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8007a16:	2b28      	cmp	r3, #40	; 0x28
 8007a18:	6823      	ldr	r3, [r4, #0]
 8007a1a:	d137      	bne.n	8007a8c <I2C_Slave_ISR_IT+0x15c>
    transferdirection = I2C_GET_DIR(hi2c);
 8007a1c:	699a      	ldr	r2, [r3, #24]
    if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8007a1e:	68e1      	ldr	r1, [r4, #12]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8007a20:	699d      	ldr	r5, [r3, #24]
    transferdirection = I2C_GET_DIR(hi2c);
 8007a22:	f3c2 4800 	ubfx	r8, r2, #16, #1
    if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8007a26:	2902      	cmp	r1, #2
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8007a28:	689a      	ldr	r2, [r3, #8]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8007a2a:	ea4f 4515 	mov.w	r5, r5, lsr #16
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8007a2e:	f8d3 900c 	ldr.w	r9, [r3, #12]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8007a32:	f005 05fe 	and.w	r5, r5, #254	; 0xfe
    if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8007a36:	d120      	bne.n	8007a7a <I2C_Slave_ISR_IT+0x14a>
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8007a38:	f3c2 0209 	ubfx	r2, r2, #0, #10
      if((slaveaddrcode & SlaveAddr_MSK) == ((ownadd1code >> SlaveAddr_SHIFT) & SlaveAddr_MSK))
 8007a3c:	ea85 15d2 	eor.w	r5, r5, r2, lsr #7
 8007a40:	f015 0506 	ands.w	r5, r5, #6
 8007a44:	d10f      	bne.n	8007a66 <I2C_Slave_ISR_IT+0x136>
        hi2c->AddrEventCount++;
 8007a46:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8007a48:	3101      	adds	r1, #1
 8007a4a:	64a1      	str	r1, [r4, #72]	; 0x48
        if(hi2c->AddrEventCount == 2U)
 8007a4c:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8007a4e:	2902      	cmp	r1, #2
 8007a50:	d192      	bne.n	8007978 <I2C_Slave_ISR_IT+0x48>
          __HAL_I2C_CLEAR_FLAG(hi2c,I2C_FLAG_ADDR);
 8007a52:	2108      	movs	r1, #8
          hi2c->AddrEventCount = 0U;
 8007a54:	64a5      	str	r5, [r4, #72]	; 0x48
          __HAL_I2C_CLEAR_FLAG(hi2c,I2C_FLAG_ADDR);
 8007a56:	61d9      	str	r1, [r3, #28]
          __HAL_UNLOCK(hi2c);
 8007a58:	f884 5040 	strb.w	r5, [r4, #64]	; 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8007a5c:	4641      	mov	r1, r8
 8007a5e:	4620      	mov	r0, r4
 8007a60:	f7ff fe42 	bl	80076e8 <HAL_I2C_AddrCallback>
 8007a64:	e788      	b.n	8007978 <I2C_Slave_ISR_IT+0x48>
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8007a66:	2104      	movs	r1, #4
 8007a68:	4620      	mov	r0, r4
 8007a6a:	f7ff f997 	bl	8006d9c <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8007a6e:	2300      	movs	r3, #0
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8007a70:	f009 02fe 	and.w	r2, r9, #254	; 0xfe
        __HAL_UNLOCK(hi2c);
 8007a74:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8007a78:	e7f0      	b.n	8007a5c <I2C_Slave_ISR_IT+0x12c>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8007a7a:	2104      	movs	r1, #4
 8007a7c:	4620      	mov	r0, r4
 8007a7e:	f7ff f98d 	bl	8006d9c <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8007a82:	2300      	movs	r3, #0
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8007a84:	462a      	mov	r2, r5
      __HAL_UNLOCK(hi2c);
 8007a86:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8007a8a:	e7e7      	b.n	8007a5c <I2C_Slave_ISR_IT+0x12c>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8007a8c:	2208      	movs	r2, #8
 8007a8e:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8007a90:	2300      	movs	r3, #0
 8007a92:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8007a96:	e76f      	b.n	8007978 <I2C_Slave_ISR_IT+0x48>
  else if(((ITFlags & I2C_FLAG_TXIS) != RESET) && ((ITSources & I2C_IT_TXI) != RESET))
 8007a98:	07b0      	lsls	r0, r6, #30
 8007a9a:	f57f af6d 	bpl.w	8007978 <I2C_Slave_ISR_IT+0x48>
 8007a9e:	07b9      	lsls	r1, r7, #30
 8007aa0:	f57f af6a 	bpl.w	8007978 <I2C_Slave_ISR_IT+0x48>
    if(hi2c->XferCount > 0U)
 8007aa4:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8007aa6:	b29b      	uxth	r3, r3
 8007aa8:	b16b      	cbz	r3, 8007ac6 <I2C_Slave_ISR_IT+0x196>
      hi2c->Instance->TXDR = (*hi2c->pBuffPtr++);
 8007aaa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007aac:	6822      	ldr	r2, [r4, #0]
 8007aae:	1c59      	adds	r1, r3, #1
 8007ab0:	6261      	str	r1, [r4, #36]	; 0x24
 8007ab2:	781b      	ldrb	r3, [r3, #0]
 8007ab4:	6293      	str	r3, [r2, #40]	; 0x28
      hi2c->XferCount--;
 8007ab6:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8007ab8:	3b01      	subs	r3, #1
 8007aba:	b29b      	uxth	r3, r3
 8007abc:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8007abe:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8007ac0:	3b01      	subs	r3, #1
 8007ac2:	8523      	strh	r3, [r4, #40]	; 0x28
 8007ac4:	e758      	b.n	8007978 <I2C_Slave_ISR_IT+0x48>
      if((hi2c->XferOptions == I2C_NEXT_FRAME) || (hi2c->XferOptions == I2C_FIRST_FRAME))
 8007ac6:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8007ac8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007acc:	f43f af6f 	beq.w	80079ae <I2C_Slave_ISR_IT+0x7e>
 8007ad0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	f43f af6b 	beq.w	80079ae <I2C_Slave_ISR_IT+0x7e>
 8007ad8:	e74e      	b.n	8007978 <I2C_Slave_ISR_IT+0x48>
  __HAL_LOCK(hi2c);
 8007ada:	2002      	movs	r0, #2
}
 8007adc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08007ae0 <HAL_I2C_ER_IRQHandler>:
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8007ae0:	6803      	ldr	r3, [r0, #0]
 8007ae2:	6999      	ldr	r1, [r3, #24]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8007ae4:	681a      	ldr	r2, [r3, #0]
{
 8007ae6:	b410      	push	{r4}
  if(((itflags & I2C_FLAG_BERR) != RESET) && ((itsources & I2C_IT_ERRI) != RESET))
 8007ae8:	05cc      	lsls	r4, r1, #23
 8007aea:	d508      	bpl.n	8007afe <HAL_I2C_ER_IRQHandler+0x1e>
 8007aec:	0614      	lsls	r4, r2, #24
 8007aee:	d506      	bpl.n	8007afe <HAL_I2C_ER_IRQHandler+0x1e>
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8007af0:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8007af2:	f044 0401 	orr.w	r4, r4, #1
 8007af6:	6444      	str	r4, [r0, #68]	; 0x44
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8007af8:	f44f 7480 	mov.w	r4, #256	; 0x100
 8007afc:	61dc      	str	r4, [r3, #28]
  if(((itflags & I2C_FLAG_OVR) != RESET) && ((itsources & I2C_IT_ERRI) != RESET))
 8007afe:	054c      	lsls	r4, r1, #21
 8007b00:	d508      	bpl.n	8007b14 <HAL_I2C_ER_IRQHandler+0x34>
 8007b02:	0614      	lsls	r4, r2, #24
 8007b04:	d506      	bpl.n	8007b14 <HAL_I2C_ER_IRQHandler+0x34>
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8007b06:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8007b08:	f044 0408 	orr.w	r4, r4, #8
 8007b0c:	6444      	str	r4, [r0, #68]	; 0x44
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8007b0e:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8007b12:	61dc      	str	r4, [r3, #28]
  if(((itflags & I2C_FLAG_ARLO) != RESET) && ((itsources & I2C_IT_ERRI) != RESET))
 8007b14:	0589      	lsls	r1, r1, #22
 8007b16:	d508      	bpl.n	8007b2a <HAL_I2C_ER_IRQHandler+0x4a>
 8007b18:	0612      	lsls	r2, r2, #24
 8007b1a:	d506      	bpl.n	8007b2a <HAL_I2C_ER_IRQHandler+0x4a>
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8007b1c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8007b1e:	f042 0202 	orr.w	r2, r2, #2
 8007b22:	6442      	str	r2, [r0, #68]	; 0x44
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8007b24:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007b28:	61da      	str	r2, [r3, #28]
  if((hi2c->ErrorCode & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8007b2a:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8007b2c:	f013 0f0b 	tst.w	r3, #11
 8007b30:	d004      	beq.n	8007b3c <HAL_I2C_ER_IRQHandler+0x5c>
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8007b32:	6c41      	ldr	r1, [r0, #68]	; 0x44
}
 8007b34:	f85d 4b04 	ldr.w	r4, [sp], #4
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8007b38:	f7ff be0a 	b.w	8007750 <I2C_ITError>
}
 8007b3c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007b40:	4770      	bx	lr

08007b42 <I2C_DMAAbort>:
  I2C_HandleTypeDef* hi2c = ( I2C_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8007b42:	6b80      	ldr	r0, [r0, #56]	; 0x38
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8007b44:	6802      	ldr	r2, [r0, #0]
{
 8007b46:	b508      	push	{r3, lr}
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8007b48:	6853      	ldr	r3, [r2, #4]
 8007b4a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007b4e:	6053      	str	r3, [r2, #4]
  hi2c->hdmatx->XferAbortCallback = NULL;
 8007b50:	2300      	movs	r3, #0
 8007b52:	6b82      	ldr	r2, [r0, #56]	; 0x38
 8007b54:	6513      	str	r3, [r2, #80]	; 0x50
  hi2c->hdmarx->XferAbortCallback = NULL;
 8007b56:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8007b58:	6513      	str	r3, [r2, #80]	; 0x50
  if(hi2c->State == HAL_I2C_STATE_ABORT)
 8007b5a:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8007b5e:	2b60      	cmp	r3, #96	; 0x60
 8007b60:	d105      	bne.n	8007b6e <I2C_DMAAbort+0x2c>
    hi2c->State = HAL_I2C_STATE_READY;
 8007b62:	2320      	movs	r3, #32
 8007b64:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
    HAL_I2C_AbortCpltCallback(hi2c);
 8007b68:	f7ff fdf1 	bl	800774e <HAL_I2C_AbortCpltCallback>
 8007b6c:	bd08      	pop	{r3, pc}
    HAL_I2C_ErrorCallback(hi2c);
 8007b6e:	f7ff fded 	bl	800774c <HAL_I2C_ErrorCallback>
 8007b72:	bd08      	pop	{r3, pc}

08007b74 <HAL_I2CEx_ConfigAnalogFilter>:
  *               the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter: New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8007b74:	b538      	push	{r3, r4, r5, lr}
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8007b76:	4a20      	ldr	r2, [pc, #128]	; (8007bf8 <HAL_I2CEx_ConfigAnalogFilter+0x84>)
{
 8007b78:	4604      	mov	r4, r0
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8007b7a:	6803      	ldr	r3, [r0, #0]
{
 8007b7c:	460d      	mov	r5, r1
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8007b7e:	4293      	cmp	r3, r2
 8007b80:	d00e      	beq.n	8007ba0 <HAL_I2CEx_ConfigAnalogFilter+0x2c>
 8007b82:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007b86:	4293      	cmp	r3, r2
 8007b88:	d00a      	beq.n	8007ba0 <HAL_I2CEx_ConfigAnalogFilter+0x2c>
 8007b8a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007b8e:	4293      	cmp	r3, r2
 8007b90:	d006      	beq.n	8007ba0 <HAL_I2CEx_ConfigAnalogFilter+0x2c>
 8007b92:	4a1a      	ldr	r2, [pc, #104]	; (8007bfc <HAL_I2CEx_ConfigAnalogFilter+0x88>)
 8007b94:	4293      	cmp	r3, r2
 8007b96:	d003      	beq.n	8007ba0 <HAL_I2CEx_ConfigAnalogFilter+0x2c>
 8007b98:	2174      	movs	r1, #116	; 0x74
 8007b9a:	4819      	ldr	r0, [pc, #100]	; (8007c00 <HAL_I2CEx_ConfigAnalogFilter+0x8c>)
 8007b9c:	f7fa f997 	bl	8001ece <assert_failed>
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));
 8007ba0:	f435 5380 	bics.w	r3, r5, #4096	; 0x1000
 8007ba4:	d003      	beq.n	8007bae <HAL_I2CEx_ConfigAnalogFilter+0x3a>
 8007ba6:	2175      	movs	r1, #117	; 0x75
 8007ba8:	4815      	ldr	r0, [pc, #84]	; (8007c00 <HAL_I2CEx_ConfigAnalogFilter+0x8c>)
 8007baa:	f7fa f990 	bl	8001ece <assert_failed>

  if(hi2c->State == HAL_I2C_STATE_READY)
 8007bae:	f894 2041 	ldrb.w	r2, [r4, #65]	; 0x41
 8007bb2:	b2d2      	uxtb	r2, r2
 8007bb4:	2a20      	cmp	r2, #32
 8007bb6:	d11c      	bne.n	8007bf2 <HAL_I2CEx_ConfigAnalogFilter+0x7e>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007bb8:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 8007bbc:	2b01      	cmp	r3, #1
 8007bbe:	d018      	beq.n	8007bf2 <HAL_I2CEx_ConfigAnalogFilter+0x7e>

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007bc0:	2324      	movs	r3, #36	; 0x24
    __HAL_I2C_ENABLE(hi2c);

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007bc2:	2000      	movs	r0, #0
    hi2c->State = HAL_I2C_STATE_BUSY;
 8007bc4:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    __HAL_I2C_DISABLE(hi2c);
 8007bc8:	6823      	ldr	r3, [r4, #0]
 8007bca:	6819      	ldr	r1, [r3, #0]
 8007bcc:	f021 0101 	bic.w	r1, r1, #1
 8007bd0:	6019      	str	r1, [r3, #0]
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8007bd2:	6819      	ldr	r1, [r3, #0]
 8007bd4:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
 8007bd8:	6019      	str	r1, [r3, #0]
    hi2c->Instance->CR1 |= AnalogFilter;
 8007bda:	6819      	ldr	r1, [r3, #0]
 8007bdc:	430d      	orrs	r5, r1
 8007bde:	601d      	str	r5, [r3, #0]
    __HAL_I2C_ENABLE(hi2c);
 8007be0:	6819      	ldr	r1, [r3, #0]
 8007be2:	f041 0101 	orr.w	r1, r1, #1
 8007be6:	6019      	str	r1, [r3, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8007be8:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8007bec:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40

    return HAL_OK;
 8007bf0:	bd38      	pop	{r3, r4, r5, pc}
  }
  else
  {
    return HAL_BUSY;
 8007bf2:	2002      	movs	r0, #2
  }
}
 8007bf4:	bd38      	pop	{r3, r4, r5, pc}
 8007bf6:	bf00      	nop
 8007bf8:	40005400 	.word	0x40005400
 8007bfc:	58001c00 	.word	0x58001c00
 8007c00:	080138ec 	.word	0x080138ec

08007c04 <HAL_I2CEx_ConfigDigitalFilter>:
  *               the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter: Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8007c04:	b538      	push	{r3, r4, r5, lr}
  uint32_t tmpreg = 0U;

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8007c06:	4a1f      	ldr	r2, [pc, #124]	; (8007c84 <HAL_I2CEx_ConfigDigitalFilter+0x80>)
{
 8007c08:	4604      	mov	r4, r0
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8007c0a:	6803      	ldr	r3, [r0, #0]
{
 8007c0c:	460d      	mov	r5, r1
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8007c0e:	4293      	cmp	r3, r2
 8007c10:	d00e      	beq.n	8007c30 <HAL_I2CEx_ConfigDigitalFilter+0x2c>
 8007c12:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007c16:	4293      	cmp	r3, r2
 8007c18:	d00a      	beq.n	8007c30 <HAL_I2CEx_ConfigDigitalFilter+0x2c>
 8007c1a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007c1e:	4293      	cmp	r3, r2
 8007c20:	d006      	beq.n	8007c30 <HAL_I2CEx_ConfigDigitalFilter+0x2c>
 8007c22:	4a19      	ldr	r2, [pc, #100]	; (8007c88 <HAL_I2CEx_ConfigDigitalFilter+0x84>)
 8007c24:	4293      	cmp	r3, r2
 8007c26:	d003      	beq.n	8007c30 <HAL_I2CEx_ConfigDigitalFilter+0x2c>
 8007c28:	21a2      	movs	r1, #162	; 0xa2
 8007c2a:	4818      	ldr	r0, [pc, #96]	; (8007c8c <HAL_I2CEx_ConfigDigitalFilter+0x88>)
 8007c2c:	f7fa f94f 	bl	8001ece <assert_failed>
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));
 8007c30:	2d0f      	cmp	r5, #15
 8007c32:	d903      	bls.n	8007c3c <HAL_I2CEx_ConfigDigitalFilter+0x38>
 8007c34:	21a3      	movs	r1, #163	; 0xa3
 8007c36:	4815      	ldr	r0, [pc, #84]	; (8007c8c <HAL_I2CEx_ConfigDigitalFilter+0x88>)
 8007c38:	f7fa f949 	bl	8001ece <assert_failed>

  if(hi2c->State == HAL_I2C_STATE_READY)
 8007c3c:	f894 2041 	ldrb.w	r2, [r4, #65]	; 0x41
 8007c40:	b2d2      	uxtb	r2, r2
 8007c42:	2a20      	cmp	r2, #32
 8007c44:	d11b      	bne.n	8007c7e <HAL_I2CEx_ConfigDigitalFilter+0x7a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007c46:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 8007c4a:	2b01      	cmp	r3, #1
 8007c4c:	d017      	beq.n	8007c7e <HAL_I2CEx_ConfigDigitalFilter+0x7a>

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007c4e:	2324      	movs	r3, #36	; 0x24
    __HAL_I2C_ENABLE(hi2c);

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007c50:	2000      	movs	r0, #0
    hi2c->State = HAL_I2C_STATE_BUSY;
 8007c52:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    __HAL_I2C_DISABLE(hi2c);
 8007c56:	6823      	ldr	r3, [r4, #0]
 8007c58:	6819      	ldr	r1, [r3, #0]
 8007c5a:	f021 0101 	bic.w	r1, r1, #1
 8007c5e:	6019      	str	r1, [r3, #0]
    tmpreg = hi2c->Instance->CR1;
 8007c60:	6819      	ldr	r1, [r3, #0]
    tmpreg &= ~(I2C_CR1_DNF);
 8007c62:	f421 6170 	bic.w	r1, r1, #3840	; 0xf00
    tmpreg |= DigitalFilter << 8U;
 8007c66:	ea41 2105 	orr.w	r1, r1, r5, lsl #8
    hi2c->Instance->CR1 = tmpreg;
 8007c6a:	6019      	str	r1, [r3, #0]
    __HAL_I2C_ENABLE(hi2c);
 8007c6c:	6819      	ldr	r1, [r3, #0]
 8007c6e:	f041 0101 	orr.w	r1, r1, #1
 8007c72:	6019      	str	r1, [r3, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8007c74:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8007c78:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40

    return HAL_OK;
 8007c7c:	bd38      	pop	{r3, r4, r5, pc}
  }
  else
  {
    return HAL_BUSY;
 8007c7e:	2002      	movs	r0, #2
  }
}
 8007c80:	bd38      	pop	{r3, r4, r5, pc}
 8007c82:	bf00      	nop
 8007c84:	40005400 	.word	0x40005400
 8007c88:	58001c00 	.word	0x58001c00
 8007c8c:	080138ec 	.word	0x080138ec

08007c90 <HAL_IWDG_Refresh>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8007c90:	6803      	ldr	r3, [r0, #0]
 8007c92:	f64a 22aa 	movw	r2, #43690	; 0xaaaa

  /* Return function status */
  return HAL_OK;
}
 8007c96:	2000      	movs	r0, #0
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8007c98:	601a      	str	r2, [r3, #0]
}
 8007c9a:	4770      	bx	lr

08007c9c <HAL_MDMA_Abort_IT>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MDMA_Abort_IT(MDMA_HandleTypeDef *hmdma)
{
  /* Check the MDMA peripheral handle */
  if(hmdma == NULL)
 8007c9c:	b128      	cbz	r0, 8007caa <HAL_MDMA_Abort_IT+0xe>
  {
    return HAL_ERROR;
  }
  
  if(HAL_MDMA_STATE_BUSY != hmdma->State)
 8007c9e:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8007ca2:	2b02      	cmp	r3, #2
 8007ca4:	d003      	beq.n	8007cae <HAL_MDMA_Abort_IT+0x12>
  {
    hmdma->ErrorCode = HAL_MDMA_ERROR_NO_XFER;
 8007ca6:	2380      	movs	r3, #128	; 0x80
 8007ca8:	6683      	str	r3, [r0, #104]	; 0x68
    return HAL_ERROR;
 8007caa:	2001      	movs	r0, #1
    /* Disable the stream */
    __HAL_MDMA_DISABLE(hmdma);
  }
  
  return HAL_OK;
}
 8007cac:	4770      	bx	lr
    __HAL_MDMA_DISABLE(hmdma);
 8007cae:	6802      	ldr	r2, [r0, #0]
    hmdma->State = HAL_MDMA_STATE_ABORT;
 8007cb0:	2304      	movs	r3, #4
 8007cb2:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  return HAL_OK;
 8007cb6:	2000      	movs	r0, #0
    __HAL_MDMA_DISABLE(hmdma);
 8007cb8:	68d3      	ldr	r3, [r2, #12]
 8007cba:	f023 0301 	bic.w	r3, r3, #1
 8007cbe:	60d3      	str	r3, [r2, #12]
  return HAL_OK;
 8007cc0:	4770      	bx	lr

08007cc2 <HAL_PWR_PVDCallback>:
/**
  * @brief  PWR PVD interrupt callback
  * @retval None
  */
__weak void HAL_PWR_PVDCallback(void)
{
 8007cc2:	4770      	bx	lr

08007cc4 <HAL_PWREx_AVDCallback>:
/**
  * @brief  PWR AVD interrupt callback
  * @retval None
  */
__weak void HAL_PWREx_AVDCallback(void)
{
 8007cc4:	4770      	bx	lr
	...

08007cc8 <HAL_PWREx_PVD_AVD_IRQHandler>:
{
 8007cc8:	b538      	push	{r3, r4, r5, lr}
  if(READ_BIT(PWR->CR1, PWR_CR1_PVDEN) != RESET)
 8007cca:	4c0e      	ldr	r4, [pc, #56]	; (8007d04 <HAL_PWREx_PVD_AVD_IRQHandler+0x3c>)
 8007ccc:	6822      	ldr	r2, [r4, #0]
 8007cce:	06d0      	lsls	r0, r2, #27
 8007cd0:	d509      	bpl.n	8007ce6 <HAL_PWREx_PVD_AVD_IRQHandler+0x1e>
    if(__HAL_PWR_PVD_EXTI_GET_FLAG() != RESET)
 8007cd2:	4d0d      	ldr	r5, [pc, #52]	; (8007d08 <HAL_PWREx_PVD_AVD_IRQHandler+0x40>)
 8007cd4:	68ab      	ldr	r3, [r5, #8]
 8007cd6:	03d9      	lsls	r1, r3, #15
 8007cd8:	d505      	bpl.n	8007ce6 <HAL_PWREx_PVD_AVD_IRQHandler+0x1e>
      HAL_PWR_PVDCallback();
 8007cda:	f7ff fff2 	bl	8007cc2 <HAL_PWR_PVDCallback>
      __HAL_PWR_PVD_EXTI_CLEAR_FLAG();
 8007cde:	68ab      	ldr	r3, [r5, #8]
 8007ce0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007ce4:	60ab      	str	r3, [r5, #8]
  if(READ_BIT(PWR->CR1, PWR_CR1_AVDEN) != RESET)
 8007ce6:	6823      	ldr	r3, [r4, #0]
 8007ce8:	03da      	lsls	r2, r3, #15
 8007cea:	d509      	bpl.n	8007d00 <HAL_PWREx_PVD_AVD_IRQHandler+0x38>
    if(__HAL_PWR_AVD_EXTI_GET_FLAG() != RESET)
 8007cec:	4c06      	ldr	r4, [pc, #24]	; (8007d08 <HAL_PWREx_PVD_AVD_IRQHandler+0x40>)
 8007cee:	68a3      	ldr	r3, [r4, #8]
 8007cf0:	03db      	lsls	r3, r3, #15
 8007cf2:	d505      	bpl.n	8007d00 <HAL_PWREx_PVD_AVD_IRQHandler+0x38>
      HAL_PWREx_AVDCallback();
 8007cf4:	f7ff ffe6 	bl	8007cc4 <HAL_PWREx_AVDCallback>
      __HAL_PWR_AVD_EXTI_CLEAR_FLAG();
 8007cf8:	68a3      	ldr	r3, [r4, #8]
 8007cfa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007cfe:	60a3      	str	r3, [r4, #8]
 8007d00:	bd38      	pop	{r3, r4, r5, pc}
 8007d02:	bf00      	nop
 8007d04:	58024800 	.word	0x58024800
 8007d08:	58000080 	.word	0x58000080

08007d0c <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout: Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag, 
                                                        FlagStatus State, uint32_t tickstart, uint32_t Timeout)
{
 8007d0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d10:	9d06      	ldr	r5, [sp, #24]
 8007d12:	4604      	mov	r4, r0
 8007d14:	460f      	mov	r7, r1
 8007d16:	4616      	mov	r6, r2
 8007d18:	4698      	mov	r8, r3
  /* Wait until flag is in expected state */    
  while((FlagStatus)(__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8007d1a:	6821      	ldr	r1, [r4, #0]
 8007d1c:	688a      	ldr	r2, [r1, #8]
 8007d1e:	423a      	tst	r2, r7
 8007d20:	bf14      	ite	ne
 8007d22:	2201      	movne	r2, #1
 8007d24:	2200      	moveq	r2, #0
 8007d26:	42b2      	cmp	r2, r6
 8007d28:	d102      	bne.n	8007d30 <QSPI_WaitFlagStateUntilTimeout+0x24>
        
        return HAL_ERROR;
      }
    }
  }
  return HAL_OK;
 8007d2a:	2000      	movs	r0, #0
}
 8007d2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (Timeout != HAL_MAX_DELAY)
 8007d30:	1c6b      	adds	r3, r5, #1
 8007d32:	d0f3      	beq.n	8007d1c <QSPI_WaitFlagStateUntilTimeout+0x10>
      if((Timeout == 0) || ((HAL_GetTick() - tickstart) > Timeout))
 8007d34:	b94d      	cbnz	r5, 8007d4a <QSPI_WaitFlagStateUntilTimeout+0x3e>
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8007d36:	2304      	movs	r3, #4
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8007d38:	2001      	movs	r0, #1
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8007d3a:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8007d3e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8007d40:	f043 0301 	orr.w	r3, r3, #1
 8007d44:	6463      	str	r3, [r4, #68]	; 0x44
 8007d46:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if((Timeout == 0) || ((HAL_GetTick() - tickstart) > Timeout))
 8007d4a:	f7fb fc99 	bl	8003680 <HAL_GetTick>
 8007d4e:	eba0 0008 	sub.w	r0, r0, r8
 8007d52:	4285      	cmp	r5, r0
 8007d54:	d2e1      	bcs.n	8007d1a <QSPI_WaitFlagStateUntilTimeout+0xe>
 8007d56:	e7ee      	b.n	8007d36 <QSPI_WaitFlagStateUntilTimeout+0x2a>

08007d58 <HAL_QSPI_Init>:
{
 8007d58:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007d5a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8007d5c:	f7fb fc90 	bl	8003680 <HAL_GetTick>
 8007d60:	4605      	mov	r5, r0
  if(hqspi == NULL)
 8007d62:	2c00      	cmp	r4, #0
 8007d64:	f000 80b6 	beq.w	8007ed4 <HAL_QSPI_Init+0x17c>
  assert_param(IS_QSPI_ALL_INSTANCE(hqspi->Instance));
 8007d68:	6822      	ldr	r2, [r4, #0]
 8007d6a:	4b5c      	ldr	r3, [pc, #368]	; (8007edc <HAL_QSPI_Init+0x184>)
 8007d6c:	429a      	cmp	r2, r3
 8007d6e:	d003      	beq.n	8007d78 <HAL_QSPI_Init+0x20>
 8007d70:	21ff      	movs	r1, #255	; 0xff
 8007d72:	485b      	ldr	r0, [pc, #364]	; (8007ee0 <HAL_QSPI_Init+0x188>)
 8007d74:	f7fa f8ab 	bl	8001ece <assert_failed>
  assert_param(IS_QSPI_CLOCK_PRESCALER(hqspi->Init.ClockPrescaler));
 8007d78:	6863      	ldr	r3, [r4, #4]
 8007d7a:	2bff      	cmp	r3, #255	; 0xff
 8007d7c:	d904      	bls.n	8007d88 <HAL_QSPI_Init+0x30>
 8007d7e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8007d82:	4857      	ldr	r0, [pc, #348]	; (8007ee0 <HAL_QSPI_Init+0x188>)
 8007d84:	f7fa f8a3 	bl	8001ece <assert_failed>
  assert_param(IS_QSPI_FIFO_THRESHOLD(hqspi->Init.FifoThreshold));
 8007d88:	68a3      	ldr	r3, [r4, #8]
 8007d8a:	3b01      	subs	r3, #1
 8007d8c:	2b1f      	cmp	r3, #31
 8007d8e:	d904      	bls.n	8007d9a <HAL_QSPI_Init+0x42>
 8007d90:	f240 1101 	movw	r1, #257	; 0x101
 8007d94:	4852      	ldr	r0, [pc, #328]	; (8007ee0 <HAL_QSPI_Init+0x188>)
 8007d96:	f7fa f89a 	bl	8001ece <assert_failed>
  assert_param(IS_QSPI_SSHIFT(hqspi->Init.SampleShifting));
 8007d9a:	68e3      	ldr	r3, [r4, #12]
 8007d9c:	f033 0310 	bics.w	r3, r3, #16
 8007da0:	d004      	beq.n	8007dac <HAL_QSPI_Init+0x54>
 8007da2:	f44f 7181 	mov.w	r1, #258	; 0x102
 8007da6:	484e      	ldr	r0, [pc, #312]	; (8007ee0 <HAL_QSPI_Init+0x188>)
 8007da8:	f7fa f891 	bl	8001ece <assert_failed>
  assert_param(IS_QSPI_FLASH_SIZE(hqspi->Init.FlashSize));
 8007dac:	6923      	ldr	r3, [r4, #16]
 8007dae:	2b1f      	cmp	r3, #31
 8007db0:	d904      	bls.n	8007dbc <HAL_QSPI_Init+0x64>
 8007db2:	f240 1103 	movw	r1, #259	; 0x103
 8007db6:	484a      	ldr	r0, [pc, #296]	; (8007ee0 <HAL_QSPI_Init+0x188>)
 8007db8:	f7fa f889 	bl	8001ece <assert_failed>
  assert_param(IS_QSPI_CS_HIGH_TIME(hqspi->Init.ChipSelectHighTime));
 8007dbc:	6963      	ldr	r3, [r4, #20]
 8007dbe:	f433 7340 	bics.w	r3, r3, #768	; 0x300
 8007dc2:	d007      	beq.n	8007dd4 <HAL_QSPI_Init+0x7c>
 8007dc4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007dc8:	d004      	beq.n	8007dd4 <HAL_QSPI_Init+0x7c>
 8007dca:	f44f 7182 	mov.w	r1, #260	; 0x104
 8007dce:	4844      	ldr	r0, [pc, #272]	; (8007ee0 <HAL_QSPI_Init+0x188>)
 8007dd0:	f7fa f87d 	bl	8001ece <assert_failed>
  assert_param(IS_QSPI_CLOCK_MODE(hqspi->Init.ClockMode));
 8007dd4:	69a3      	ldr	r3, [r4, #24]
 8007dd6:	2b01      	cmp	r3, #1
 8007dd8:	d904      	bls.n	8007de4 <HAL_QSPI_Init+0x8c>
 8007dda:	f240 1105 	movw	r1, #261	; 0x105
 8007dde:	4840      	ldr	r0, [pc, #256]	; (8007ee0 <HAL_QSPI_Init+0x188>)
 8007de0:	f7fa f875 	bl	8001ece <assert_failed>
  assert_param(IS_QSPI_DUAL_FLASH_MODE(hqspi->Init.DualFlash));
 8007de4:	6a23      	ldr	r3, [r4, #32]
 8007de6:	f033 0340 	bics.w	r3, r3, #64	; 0x40
 8007dea:	d004      	beq.n	8007df6 <HAL_QSPI_Init+0x9e>
 8007dec:	f44f 7183 	mov.w	r1, #262	; 0x106
 8007df0:	483b      	ldr	r0, [pc, #236]	; (8007ee0 <HAL_QSPI_Init+0x188>)
 8007df2:	f7fa f86c 	bl	8001ece <assert_failed>
  if (hqspi->Init.DualFlash != QSPI_DUALFLASH_ENABLE )
 8007df6:	6a23      	ldr	r3, [r4, #32]
 8007df8:	2b40      	cmp	r3, #64	; 0x40
 8007dfa:	d008      	beq.n	8007e0e <HAL_QSPI_Init+0xb6>
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
 8007dfc:	69e3      	ldr	r3, [r4, #28]
 8007dfe:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 8007e02:	d004      	beq.n	8007e0e <HAL_QSPI_Init+0xb6>
 8007e04:	f44f 7185 	mov.w	r1, #266	; 0x10a
 8007e08:	4835      	ldr	r0, [pc, #212]	; (8007ee0 <HAL_QSPI_Init+0x188>)
 8007e0a:	f7fa f860 	bl	8001ece <assert_failed>
  __HAL_LOCK(hqspi);
 8007e0e:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 8007e12:	2b01      	cmp	r3, #1
 8007e14:	d060      	beq.n	8007ed8 <HAL_QSPI_Init+0x180>
 8007e16:	2301      	movs	r3, #1
 8007e18:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8007e1c:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8007e20:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8007e24:	b93b      	cbnz	r3, 8007e36 <HAL_QSPI_Init+0xde>
    hqspi->Lock = HAL_UNLOCKED;
 8007e26:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
    HAL_QSPI_MspInit(hqspi);
 8007e2a:	4620      	mov	r0, r4
 8007e2c:	f7fa f86c 	bl	8001f08 <HAL_QSPI_MspInit>
  hqspi->Timeout = Timeout;
 8007e30:	f241 3388 	movw	r3, #5000	; 0x1388
 8007e34:	64a3      	str	r3, [r4, #72]	; 0x48
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES, 
 8007e36:	6820      	ldr	r0, [r4, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007e38:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8007e3c:	6801      	ldr	r1, [r0, #0]
 8007e3e:	fa93 f3a3 	rbit	r3, r3
 8007e42:	fab3 f283 	clz	r2, r3
 8007e46:	68a3      	ldr	r3, [r4, #8]
 8007e48:	3b01      	subs	r3, #1
 8007e4a:	4093      	lsls	r3, r2
 8007e4c:	f421 6270 	bic.w	r2, r1, #3840	; 0xf00
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8007e50:	2120      	movs	r1, #32
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES, 
 8007e52:	4313      	orrs	r3, r2
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8007e54:	2200      	movs	r2, #0
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES, 
 8007e56:	6003      	str	r3, [r0, #0]
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8007e58:	4620      	mov	r0, r4
 8007e5a:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8007e5c:	9300      	str	r3, [sp, #0]
 8007e5e:	462b      	mov	r3, r5
 8007e60:	f7ff ff54 	bl	8007d0c <QSPI_WaitFlagStateUntilTimeout>
  if(status == HAL_OK)
 8007e64:	2800      	cmp	r0, #0
 8007e66:	d130      	bne.n	8007eca <HAL_QSPI_Init+0x172>
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 8007e68:	6822      	ldr	r2, [r4, #0]
 8007e6a:	f04f 417f 	mov.w	r1, #4278190080	; 0xff000000
 8007e6e:	6815      	ldr	r5, [r2, #0]
 8007e70:	fa91 f1a1 	rbit	r1, r1
 8007e74:	69e6      	ldr	r6, [r4, #28]
 8007e76:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
 8007e7a:	68e3      	ldr	r3, [r4, #12]
 8007e7c:	fab1 f181 	clz	r1, r1
 8007e80:	f025 05d0 	bic.w	r5, r5, #208	; 0xd0
 8007e84:	4333      	orrs	r3, r6
 8007e86:	6a26      	ldr	r6, [r4, #32]
 8007e88:	4333      	orrs	r3, r6
 8007e8a:	432b      	orrs	r3, r5
 8007e8c:	6865      	ldr	r5, [r4, #4]
 8007e8e:	fa05 f101 	lsl.w	r1, r5, r1
 8007e92:	430b      	orrs	r3, r1
 8007e94:	f44f 11f8 	mov.w	r1, #2031616	; 0x1f0000
 8007e98:	6013      	str	r3, [r2, #0]
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8007e9a:	6856      	ldr	r6, [r2, #4]
 8007e9c:	fa91 f1a1 	rbit	r1, r1
 8007ea0:	69a5      	ldr	r5, [r4, #24]
 8007ea2:	fab1 f181 	clz	r1, r1
 8007ea6:	6963      	ldr	r3, [r4, #20]
 8007ea8:	432b      	orrs	r3, r5
 8007eaa:	4d0e      	ldr	r5, [pc, #56]	; (8007ee4 <HAL_QSPI_Init+0x18c>)
 8007eac:	4035      	ands	r5, r6
 8007eae:	432b      	orrs	r3, r5
 8007eb0:	6925      	ldr	r5, [r4, #16]
 8007eb2:	fa05 f101 	lsl.w	r1, r5, r1
 8007eb6:	430b      	orrs	r3, r1
 8007eb8:	6053      	str	r3, [r2, #4]
    __HAL_QSPI_ENABLE(hqspi);
 8007eba:	6813      	ldr	r3, [r2, #0]
 8007ebc:	f043 0301 	orr.w	r3, r3, #1
 8007ec0:	6013      	str	r3, [r2, #0]
    hqspi->State = HAL_QSPI_STATE_READY;
 8007ec2:	2301      	movs	r3, #1
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8007ec4:	6460      	str	r0, [r4, #68]	; 0x44
    hqspi->State = HAL_QSPI_STATE_READY;
 8007ec6:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  __HAL_UNLOCK(hqspi);
 8007eca:	2300      	movs	r3, #0
 8007ecc:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
}
 8007ed0:	b002      	add	sp, #8
 8007ed2:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8007ed4:	2001      	movs	r0, #1
 8007ed6:	e7fb      	b.n	8007ed0 <HAL_QSPI_Init+0x178>
  __HAL_LOCK(hqspi);
 8007ed8:	2002      	movs	r0, #2
 8007eda:	e7f9      	b.n	8007ed0 <HAL_QSPI_Init+0x178>
 8007edc:	52005000 	.word	0x52005000
 8007ee0:	0801392d 	.word	0x0801392d
 8007ee4:	ffe0f8fe 	.word	0xffe0f8fe

08007ee8 <HAL_QSPI_ErrorCallback>:
 8007ee8:	4770      	bx	lr

08007eea <QSPI_DMAAbortCplt>:
{
 8007eea:	b508      	push	{r3, lr}
  QSPI_HandleTypeDef* hqspi = ( QSPI_HandleTypeDef* )((MDMA_HandleTypeDef* )hmdma)->Parent;
 8007eec:	6c00      	ldr	r0, [r0, #64]	; 0x40
  hqspi->RxXferCount = 0;
 8007eee:	2300      	movs	r3, #0
 8007ef0:	6383      	str	r3, [r0, #56]	; 0x38
  hqspi->TxXferCount = 0;
 8007ef2:	62c3      	str	r3, [r0, #44]	; 0x2c
  if(hqspi->State == HAL_QSPI_STATE_ABORT)
 8007ef4:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8007ef8:	2b08      	cmp	r3, #8
 8007efa:	d10b      	bne.n	8007f14 <QSPI_DMAAbortCplt+0x2a>
    __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8007efc:	6803      	ldr	r3, [r0, #0]
 8007efe:	2202      	movs	r2, #2
 8007f00:	60da      	str	r2, [r3, #12]
    __HAL_QSPI_ENABLE_IT(hqspi, QSPI_IT_TC);
 8007f02:	681a      	ldr	r2, [r3, #0]
 8007f04:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8007f08:	601a      	str	r2, [r3, #0]
    SET_BIT(hqspi->Instance->CR, QUADSPI_CR_ABORT);
 8007f0a:	681a      	ldr	r2, [r3, #0]
 8007f0c:	f042 0202 	orr.w	r2, r2, #2
 8007f10:	601a      	str	r2, [r3, #0]
 8007f12:	bd08      	pop	{r3, pc}
    hqspi->State = HAL_QSPI_STATE_READY;
 8007f14:	2301      	movs	r3, #1
 8007f16:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
    HAL_QSPI_ErrorCallback(hqspi);
 8007f1a:	f7ff ffe5 	bl	8007ee8 <HAL_QSPI_ErrorCallback>
 8007f1e:	bd08      	pop	{r3, pc}

08007f20 <HAL_QSPI_AbortCpltCallback>:
 8007f20:	4770      	bx	lr

08007f22 <HAL_QSPI_CmdCpltCallback>:
 8007f22:	4770      	bx	lr

08007f24 <HAL_QSPI_RxCpltCallback>:
 8007f24:	4770      	bx	lr

08007f26 <HAL_QSPI_TxCpltCallback>:
 8007f26:	4770      	bx	lr

08007f28 <HAL_QSPI_FifoThresholdCallback>:
 8007f28:	4770      	bx	lr

08007f2a <HAL_QSPI_StatusMatchCallback>:
 8007f2a:	4770      	bx	lr

08007f2c <HAL_QSPI_TimeOutCallback>:
{
 8007f2c:	4770      	bx	lr
	...

08007f30 <HAL_QSPI_IRQHandler>:
{
 8007f30:	b508      	push	{r3, lr}
  uint32_t flag = READ_REG(hqspi->Instance->SR);
 8007f32:	6803      	ldr	r3, [r0, #0]
 8007f34:	6899      	ldr	r1, [r3, #8]
  uint32_t itsource = READ_REG(hqspi->Instance->CR);
 8007f36:	681a      	ldr	r2, [r3, #0]
  if((flag & QSPI_FLAG_FT) && (itsource & QSPI_IT_FT))
 8007f38:	f011 0f04 	tst.w	r1, #4
 8007f3c:	d032      	beq.n	8007fa4 <HAL_QSPI_IRQHandler+0x74>
 8007f3e:	f412 2f80 	tst.w	r2, #262144	; 0x40000
 8007f42:	d02f      	beq.n	8007fa4 <HAL_QSPI_IRQHandler+0x74>
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 8007f44:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 8007f48:	2a12      	cmp	r2, #18
 8007f4a:	d112      	bne.n	8007f72 <HAL_QSPI_IRQHandler+0x42>
      while(__HAL_QSPI_GET_FLAG(hqspi, QSPI_FLAG_FT) != 0)
 8007f4c:	6802      	ldr	r2, [r0, #0]
 8007f4e:	6891      	ldr	r1, [r2, #8]
 8007f50:	0749      	lsls	r1, r1, #29
 8007f52:	d402      	bmi.n	8007f5a <HAL_QSPI_IRQHandler+0x2a>
    HAL_QSPI_FifoThresholdCallback(hqspi);
 8007f54:	f7ff ffe8 	bl	8007f28 <HAL_QSPI_FifoThresholdCallback>
 8007f58:	bd08      	pop	{r3, pc}
        if (hqspi->TxXferCount > 0)
 8007f5a:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8007f5c:	b1e9      	cbz	r1, 8007f9a <HAL_QSPI_IRQHandler+0x6a>
          *(__IO uint8_t *)data_reg = *hqspi->pTxBuffPtr++;
 8007f5e:	6a42      	ldr	r2, [r0, #36]	; 0x24
 8007f60:	1c51      	adds	r1, r2, #1
 8007f62:	6241      	str	r1, [r0, #36]	; 0x24
 8007f64:	7812      	ldrb	r2, [r2, #0]
 8007f66:	f883 2020 	strb.w	r2, [r3, #32]
          hqspi->TxXferCount--;
 8007f6a:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 8007f6c:	3a01      	subs	r2, #1
 8007f6e:	62c2      	str	r2, [r0, #44]	; 0x2c
 8007f70:	e7ec      	b.n	8007f4c <HAL_QSPI_IRQHandler+0x1c>
    else if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_RX)
 8007f72:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 8007f76:	2a22      	cmp	r2, #34	; 0x22
 8007f78:	d1ec      	bne.n	8007f54 <HAL_QSPI_IRQHandler+0x24>
      while(__HAL_QSPI_GET_FLAG(hqspi, QSPI_FLAG_FT) != 0)
 8007f7a:	6802      	ldr	r2, [r0, #0]
 8007f7c:	6891      	ldr	r1, [r2, #8]
 8007f7e:	0749      	lsls	r1, r1, #29
 8007f80:	d5e8      	bpl.n	8007f54 <HAL_QSPI_IRQHandler+0x24>
        if (hqspi->RxXferCount > 0)
 8007f82:	6b81      	ldr	r1, [r0, #56]	; 0x38
 8007f84:	b149      	cbz	r1, 8007f9a <HAL_QSPI_IRQHandler+0x6a>
          *hqspi->pRxBuffPtr++ = *(__IO uint8_t *)data_reg;
 8007f86:	6b02      	ldr	r2, [r0, #48]	; 0x30
 8007f88:	1c51      	adds	r1, r2, #1
 8007f8a:	6301      	str	r1, [r0, #48]	; 0x30
 8007f8c:	f893 1020 	ldrb.w	r1, [r3, #32]
 8007f90:	7011      	strb	r1, [r2, #0]
          hqspi->RxXferCount--;
 8007f92:	6b82      	ldr	r2, [r0, #56]	; 0x38
 8007f94:	3a01      	subs	r2, #1
 8007f96:	6382      	str	r2, [r0, #56]	; 0x38
 8007f98:	e7ef      	b.n	8007f7a <HAL_QSPI_IRQHandler+0x4a>
          __HAL_QSPI_DISABLE_IT(hqspi, QSPI_IT_FT);
 8007f9a:	6813      	ldr	r3, [r2, #0]
 8007f9c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007fa0:	6013      	str	r3, [r2, #0]
          break;
 8007fa2:	e7d7      	b.n	8007f54 <HAL_QSPI_IRQHandler+0x24>
  else if((flag & QSPI_FLAG_TC) && (itsource & QSPI_IT_TC))
 8007fa4:	f011 0f02 	tst.w	r1, #2
 8007fa8:	d05f      	beq.n	800806a <HAL_QSPI_IRQHandler+0x13a>
 8007faa:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 8007fae:	d05c      	beq.n	800806a <HAL_QSPI_IRQHandler+0x13a>
    WRITE_REG(hqspi->Instance->FCR, QSPI_FLAG_TC);
 8007fb0:	2202      	movs	r2, #2
 8007fb2:	60da      	str	r2, [r3, #12]
    __HAL_QSPI_DISABLE_IT(hqspi, QSPI_IT_TC | QSPI_IT_TE | QSPI_IT_FT);
 8007fb4:	681a      	ldr	r2, [r3, #0]
 8007fb6:	f422 22e0 	bic.w	r2, r2, #458752	; 0x70000
 8007fba:	601a      	str	r2, [r3, #0]
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 8007fbc:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 8007fc0:	2a12      	cmp	r2, #18
 8007fc2:	d112      	bne.n	8007fea <HAL_QSPI_IRQHandler+0xba>
      if (hqspi->Instance->CR & QUADSPI_CR_DMAEN)
 8007fc4:	681a      	ldr	r2, [r3, #0]
 8007fc6:	0751      	lsls	r1, r2, #29
 8007fc8:	d509      	bpl.n	8007fde <HAL_QSPI_IRQHandler+0xae>
        CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN);
 8007fca:	681a      	ldr	r2, [r3, #0]
 8007fcc:	f022 0204 	bic.w	r2, r2, #4
 8007fd0:	601a      	str	r2, [r3, #0]
        __HAL_MDMA_DISABLE(hqspi->hmdma);
 8007fd2:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 8007fd4:	681a      	ldr	r2, [r3, #0]
 8007fd6:	68d3      	ldr	r3, [r2, #12]
 8007fd8:	f023 0301 	bic.w	r3, r3, #1
 8007fdc:	60d3      	str	r3, [r2, #12]
      hqspi->State = HAL_QSPI_STATE_READY;
 8007fde:	2301      	movs	r3, #1
 8007fe0:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
      HAL_QSPI_TxCpltCallback(hqspi);
 8007fe4:	f7ff ff9f 	bl	8007f26 <HAL_QSPI_TxCpltCallback>
 8007fe8:	bd08      	pop	{r3, pc}
    else if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_RX)
 8007fea:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 8007fee:	2a22      	cmp	r2, #34	; 0x22
 8007ff0:	d124      	bne.n	800803c <HAL_QSPI_IRQHandler+0x10c>
      if (hqspi->Instance->CR & QUADSPI_CR_DMAEN)
 8007ff2:	681a      	ldr	r2, [r3, #0]
 8007ff4:	0752      	lsls	r2, r2, #29
 8007ff6:	d51b      	bpl.n	8008030 <HAL_QSPI_IRQHandler+0x100>
        CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN);
 8007ff8:	681a      	ldr	r2, [r3, #0]
 8007ffa:	f022 0204 	bic.w	r2, r2, #4
 8007ffe:	601a      	str	r2, [r3, #0]
        __HAL_MDMA_DISABLE(hqspi->hmdma);
 8008000:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 8008002:	681a      	ldr	r2, [r3, #0]
 8008004:	68d3      	ldr	r3, [r2, #12]
 8008006:	f023 0301 	bic.w	r3, r3, #1
 800800a:	60d3      	str	r3, [r2, #12]
      hqspi->State = HAL_QSPI_STATE_READY;
 800800c:	2301      	movs	r3, #1
 800800e:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
      HAL_QSPI_RxCpltCallback(hqspi);
 8008012:	f7ff ff87 	bl	8007f24 <HAL_QSPI_RxCpltCallback>
 8008016:	bd08      	pop	{r3, pc}
          if (hqspi->RxXferCount > 0)
 8008018:	6b82      	ldr	r2, [r0, #56]	; 0x38
 800801a:	2a00      	cmp	r2, #0
 800801c:	d0f6      	beq.n	800800c <HAL_QSPI_IRQHandler+0xdc>
            *hqspi->pRxBuffPtr++ = *(__IO uint8_t *)data_reg;
 800801e:	6b02      	ldr	r2, [r0, #48]	; 0x30
 8008020:	1c51      	adds	r1, r2, #1
 8008022:	6301      	str	r1, [r0, #48]	; 0x30
 8008024:	f893 1020 	ldrb.w	r1, [r3, #32]
 8008028:	7011      	strb	r1, [r2, #0]
            hqspi->RxXferCount--;
 800802a:	6b82      	ldr	r2, [r0, #56]	; 0x38
 800802c:	3a01      	subs	r2, #1
 800802e:	6382      	str	r2, [r0, #56]	; 0x38
        while(READ_BIT(hqspi->Instance->SR, QUADSPI_SR_FLEVEL) != 0)
 8008030:	6802      	ldr	r2, [r0, #0]
 8008032:	6892      	ldr	r2, [r2, #8]
 8008034:	f412 5ff8 	tst.w	r2, #7936	; 0x1f00
 8008038:	d1ee      	bne.n	8008018 <HAL_QSPI_IRQHandler+0xe8>
 800803a:	e7e7      	b.n	800800c <HAL_QSPI_IRQHandler+0xdc>
    else if(hqspi->State == HAL_QSPI_STATE_BUSY)
 800803c:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8008040:	2b02      	cmp	r3, #2
 8008042:	d105      	bne.n	8008050 <HAL_QSPI_IRQHandler+0x120>
      hqspi->State = HAL_QSPI_STATE_READY;
 8008044:	2301      	movs	r3, #1
 8008046:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
      HAL_QSPI_CmdCpltCallback(hqspi);
 800804a:	f7ff ff6a 	bl	8007f22 <HAL_QSPI_CmdCpltCallback>
 800804e:	bd08      	pop	{r3, pc}
    else if(hqspi->State == HAL_QSPI_STATE_ABORT)
 8008050:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8008054:	2b08      	cmp	r3, #8
 8008056:	d148      	bne.n	80080ea <HAL_QSPI_IRQHandler+0x1ba>
      hqspi->State = HAL_QSPI_STATE_READY;
 8008058:	2301      	movs	r3, #1
 800805a:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
      if (hqspi->ErrorCode == HAL_QSPI_ERROR_NONE)
 800805e:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8008060:	2b00      	cmp	r3, #0
 8008062:	d137      	bne.n	80080d4 <HAL_QSPI_IRQHandler+0x1a4>
        HAL_QSPI_AbortCpltCallback(hqspi);
 8008064:	f7ff ff5c 	bl	8007f20 <HAL_QSPI_AbortCpltCallback>
 8008068:	bd08      	pop	{r3, pc}
  else if((flag & QSPI_FLAG_SM) && (itsource & QSPI_IT_SM))
 800806a:	f011 0f08 	tst.w	r1, #8
 800806e:	d011      	beq.n	8008094 <HAL_QSPI_IRQHandler+0x164>
 8008070:	f412 2f00 	tst.w	r2, #524288	; 0x80000
 8008074:	d00e      	beq.n	8008094 <HAL_QSPI_IRQHandler+0x164>
    WRITE_REG(hqspi->Instance->FCR, QSPI_FLAG_SM);
 8008076:	2208      	movs	r2, #8
 8008078:	60da      	str	r2, [r3, #12]
    if(READ_BIT(hqspi->Instance->CR, QUADSPI_CR_APMS) != 0)
 800807a:	681a      	ldr	r2, [r3, #0]
 800807c:	0252      	lsls	r2, r2, #9
 800807e:	d506      	bpl.n	800808e <HAL_QSPI_IRQHandler+0x15e>
      __HAL_QSPI_DISABLE_IT(hqspi, (QSPI_IT_SM | QSPI_IT_TE));
 8008080:	681a      	ldr	r2, [r3, #0]
 8008082:	f422 2210 	bic.w	r2, r2, #589824	; 0x90000
 8008086:	601a      	str	r2, [r3, #0]
      hqspi->State = HAL_QSPI_STATE_READY;
 8008088:	2301      	movs	r3, #1
 800808a:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
    HAL_QSPI_StatusMatchCallback(hqspi);
 800808e:	f7ff ff4c 	bl	8007f2a <HAL_QSPI_StatusMatchCallback>
 8008092:	bd08      	pop	{r3, pc}
  else if((flag & QSPI_FLAG_TE) && (itsource & QSPI_IT_TE))
 8008094:	f011 0f01 	tst.w	r1, #1
 8008098:	d01f      	beq.n	80080da <HAL_QSPI_IRQHandler+0x1aa>
 800809a:	f412 3f80 	tst.w	r2, #65536	; 0x10000
 800809e:	d01c      	beq.n	80080da <HAL_QSPI_IRQHandler+0x1aa>
    WRITE_REG(hqspi->Instance->FCR, QSPI_FLAG_TE);
 80080a0:	2101      	movs	r1, #1
 80080a2:	60d9      	str	r1, [r3, #12]
    __HAL_QSPI_DISABLE_IT(hqspi, QSPI_IT_SM | QSPI_IT_TC | QSPI_IT_TE | QSPI_IT_FT);
 80080a4:	681a      	ldr	r2, [r3, #0]
 80080a6:	f422 2270 	bic.w	r2, r2, #983040	; 0xf0000
 80080aa:	601a      	str	r2, [r3, #0]
    hqspi->ErrorCode |= HAL_QSPI_ERROR_TRANSFER;
 80080ac:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80080ae:	f042 0202 	orr.w	r2, r2, #2
 80080b2:	6442      	str	r2, [r0, #68]	; 0x44
    if (hqspi->Instance->CR & QUADSPI_CR_DMAEN)
 80080b4:	681a      	ldr	r2, [r3, #0]
 80080b6:	0752      	lsls	r2, r2, #29
 80080b8:	d50a      	bpl.n	80080d0 <HAL_QSPI_IRQHandler+0x1a0>
      CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN);
 80080ba:	681a      	ldr	r2, [r3, #0]
      hqspi->hmdma->XferAbortCallback = QSPI_DMAAbortCplt;
 80080bc:	6bc0      	ldr	r0, [r0, #60]	; 0x3c
      CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN);
 80080be:	f022 0204 	bic.w	r2, r2, #4
 80080c2:	601a      	str	r2, [r3, #0]
      hqspi->hmdma->XferAbortCallback = QSPI_DMAAbortCplt;
 80080c4:	4b09      	ldr	r3, [pc, #36]	; (80080ec <HAL_QSPI_IRQHandler+0x1bc>)
 80080c6:	6583      	str	r3, [r0, #88]	; 0x58
}
 80080c8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      HAL_MDMA_Abort_IT(hqspi->hmdma);
 80080cc:	f7ff bde6 	b.w	8007c9c <HAL_MDMA_Abort_IT>
      hqspi->State = HAL_QSPI_STATE_READY;
 80080d0:	f880 1041 	strb.w	r1, [r0, #65]	; 0x41
      HAL_QSPI_ErrorCallback(hqspi);
 80080d4:	f7ff ff08 	bl	8007ee8 <HAL_QSPI_ErrorCallback>
 80080d8:	bd08      	pop	{r3, pc}
  else if((flag & QSPI_FLAG_TO) && (itsource & QSPI_IT_TO))
 80080da:	06c9      	lsls	r1, r1, #27
 80080dc:	d505      	bpl.n	80080ea <HAL_QSPI_IRQHandler+0x1ba>
 80080de:	02d2      	lsls	r2, r2, #11
 80080e0:	d503      	bpl.n	80080ea <HAL_QSPI_IRQHandler+0x1ba>
    WRITE_REG(hqspi->Instance->FCR, QSPI_FLAG_TO);
 80080e2:	2210      	movs	r2, #16
 80080e4:	60da      	str	r2, [r3, #12]
    HAL_QSPI_TimeOutCallback(hqspi);
 80080e6:	f7ff ff21 	bl	8007f2c <HAL_QSPI_TimeOutCallback>
 80080ea:	bd08      	pop	{r3, pc}
 80080ec:	08007eeb 	.word	0x08007eeb

080080f0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80080f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t tickstart = 0;

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 80080f2:	6803      	ldr	r3, [r0, #0]
{
 80080f4:	4604      	mov	r4, r0
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 80080f6:	b133      	cbz	r3, 8008106 <HAL_RCC_OscConfig+0x16>
 80080f8:	069d      	lsls	r5, r3, #26
 80080fa:	d104      	bne.n	8008106 <HAL_RCC_OscConfig+0x16>
 80080fc:	f240 1113 	movw	r1, #275	; 0x113
 8008100:	48a6      	ldr	r0, [pc, #664]	; (800839c <HAL_RCC_OscConfig+0x2ac>)
 8008102:	f7f9 fee4 	bl	8001ece <assert_failed>
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008106:	6823      	ldr	r3, [r4, #0]
 8008108:	07d8      	lsls	r0, r3, #31
 800810a:	d458      	bmi.n	80081be <HAL_RCC_OscConfig+0xce>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800810c:	6823      	ldr	r3, [r4, #0]
 800810e:	0799      	lsls	r1, r3, #30
 8008110:	f100 80b7 	bmi.w	8008282 <HAL_RCC_OscConfig+0x192>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8008114:	6823      	ldr	r3, [r4, #0]
 8008116:	06d9      	lsls	r1, r3, #27
 8008118:	d537      	bpl.n	800818a <HAL_RCC_OscConfig+0x9a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
 800811a:	69e3      	ldr	r3, [r4, #28]
 800811c:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 8008120:	d004      	beq.n	800812c <HAL_RCC_OscConfig+0x3c>
 8008122:	f44f 71cc 	mov.w	r1, #408	; 0x198
 8008126:	489d      	ldr	r0, [pc, #628]	; (800839c <HAL_RCC_OscConfig+0x2ac>)
 8008128:	f7f9 fed1 	bl	8001ece <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));
 800812c:	6a23      	ldr	r3, [r4, #32]
 800812e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008132:	d304      	bcc.n	800813e <HAL_RCC_OscConfig+0x4e>
 8008134:	f240 1199 	movw	r1, #409	; 0x199
 8008138:	4898      	ldr	r0, [pc, #608]	; (800839c <HAL_RCC_OscConfig+0x2ac>)
 800813a:	f7f9 fec8 	bl	8001ece <assert_failed>

    /* When the CSI is used as system clock it will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_CSI) || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL1) && ((RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800813e:	4b98      	ldr	r3, [pc, #608]	; (80083a0 <HAL_RCC_OscConfig+0x2b0>)
 8008140:	691a      	ldr	r2, [r3, #16]
 8008142:	f002 0238 	and.w	r2, r2, #56	; 0x38
 8008146:	2a08      	cmp	r2, #8
 8008148:	d00b      	beq.n	8008162 <HAL_RCC_OscConfig+0x72>
 800814a:	691a      	ldr	r2, [r3, #16]
 800814c:	f002 0238 	and.w	r2, r2, #56	; 0x38
 8008150:	2a18      	cmp	r2, #24
 8008152:	f040 8102 	bne.w	800835a <HAL_RCC_OscConfig+0x26a>
 8008156:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008158:	f003 0303 	and.w	r3, r3, #3
 800815c:	2b01      	cmp	r3, #1
 800815e:	f040 80fc 	bne.w	800835a <HAL_RCC_OscConfig+0x26a>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != RESET) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8008162:	4b8f      	ldr	r3, [pc, #572]	; (80083a0 <HAL_RCC_OscConfig+0x2b0>)
 8008164:	681a      	ldr	r2, [r3, #0]
 8008166:	05d2      	lsls	r2, r2, #23
 8008168:	d502      	bpl.n	8008170 <HAL_RCC_OscConfig+0x80>
 800816a:	69e2      	ldr	r2, [r4, #28]
 800816c:	2a80      	cmp	r2, #128	; 0x80
 800816e:	d149      	bne.n	8008204 <HAL_RCC_OscConfig+0x114>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8008170:	6858      	ldr	r0, [r3, #4]
 8008172:	f04f 42f8 	mov.w	r2, #2080374784	; 0x7c000000
 8008176:	fa92 f2a2 	rbit	r2, r2
 800817a:	fab2 f182 	clz	r1, r2
 800817e:	6a22      	ldr	r2, [r4, #32]
 8008180:	408a      	lsls	r2, r1
 8008182:	f020 41f8 	bic.w	r1, r0, #2080374784	; 0x7c000000
 8008186:	430a      	orrs	r2, r1
 8008188:	605a      	str	r2, [r3, #4]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800818a:	6823      	ldr	r3, [r4, #0]
 800818c:	0719      	lsls	r1, r3, #28
 800818e:	f100 811c 	bmi.w	80083ca <HAL_RCC_OscConfig+0x2da>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8008192:	6823      	ldr	r3, [r4, #0]
 8008194:	069a      	lsls	r2, r3, #26
 8008196:	f100 8145 	bmi.w	8008424 <HAL_RCC_OscConfig+0x334>
        }      
      } 
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800819a:	6823      	ldr	r3, [r4, #0]
 800819c:	075d      	lsls	r5, r3, #29
 800819e:	f100 816e 	bmi.w	800847e <HAL_RCC_OscConfig+0x38e>
      }
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 80081a2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80081a4:	2b02      	cmp	r3, #2
 80081a6:	d904      	bls.n	80081b2 <HAL_RCC_OscConfig+0xc2>
 80081a8:	f240 215f 	movw	r1, #607	; 0x25f
 80081ac:	487b      	ldr	r0, [pc, #492]	; (800839c <HAL_RCC_OscConfig+0x2ac>)
 80081ae:	f7f9 fe8e 	bl	8001ece <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80081b2:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80081b4:	2a00      	cmp	r2, #0
 80081b6:	f040 81bb 	bne.w	8008530 <HAL_RCC_OscConfig+0x440>
    else
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
 80081ba:	2000      	movs	r0, #0
 80081bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 80081be:	6863      	ldr	r3, [r4, #4]
 80081c0:	f433 3280 	bics.w	r2, r3, #65536	; 0x10000
 80081c4:	d007      	beq.n	80081d6 <HAL_RCC_OscConfig+0xe6>
 80081c6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80081ca:	d004      	beq.n	80081d6 <HAL_RCC_OscConfig+0xe6>
 80081cc:	f44f 718c 	mov.w	r1, #280	; 0x118
 80081d0:	4872      	ldr	r0, [pc, #456]	; (800839c <HAL_RCC_OscConfig+0x2ac>)
 80081d2:	f7f9 fe7c 	bl	8001ece <assert_failed>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL1) && ((RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80081d6:	4b72      	ldr	r3, [pc, #456]	; (80083a0 <HAL_RCC_OscConfig+0x2b0>)
 80081d8:	691a      	ldr	r2, [r3, #16]
 80081da:	f002 0238 	and.w	r2, r2, #56	; 0x38
 80081de:	2a10      	cmp	r2, #16
 80081e0:	d009      	beq.n	80081f6 <HAL_RCC_OscConfig+0x106>
 80081e2:	691a      	ldr	r2, [r3, #16]
 80081e4:	f002 0238 	and.w	r2, r2, #56	; 0x38
 80081e8:	2a18      	cmp	r2, #24
 80081ea:	d10d      	bne.n	8008208 <HAL_RCC_OscConfig+0x118>
 80081ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80081ee:	f003 0303 	and.w	r3, r3, #3
 80081f2:	2b02      	cmp	r3, #2
 80081f4:	d108      	bne.n	8008208 <HAL_RCC_OscConfig+0x118>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80081f6:	4b6a      	ldr	r3, [pc, #424]	; (80083a0 <HAL_RCC_OscConfig+0x2b0>)
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	039a      	lsls	r2, r3, #14
 80081fc:	d586      	bpl.n	800810c <HAL_RCC_OscConfig+0x1c>
 80081fe:	6863      	ldr	r3, [r4, #4]
 8008200:	2b00      	cmp	r3, #0
 8008202:	d183      	bne.n	800810c <HAL_RCC_OscConfig+0x1c>
      return HAL_ERROR;
 8008204:	2001      	movs	r0, #1
 8008206:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008208:	6863      	ldr	r3, [r4, #4]
 800820a:	4d65      	ldr	r5, [pc, #404]	; (80083a0 <HAL_RCC_OscConfig+0x2b0>)
 800820c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008210:	d112      	bne.n	8008238 <HAL_RCC_OscConfig+0x148>
 8008212:	682b      	ldr	r3, [r5, #0]
 8008214:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008218:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800821a:	f7fb fa31 	bl	8003680 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800821e:	4d60      	ldr	r5, [pc, #384]	; (80083a0 <HAL_RCC_OscConfig+0x2b0>)
        tickstart = HAL_GetTick();
 8008220:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008222:	682b      	ldr	r3, [r5, #0]
 8008224:	039b      	lsls	r3, r3, #14
 8008226:	f53f af71 	bmi.w	800810c <HAL_RCC_OscConfig+0x1c>
          if((int32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800822a:	f7fb fa29 	bl	8003680 <HAL_GetTick>
 800822e:	1b80      	subs	r0, r0, r6
 8008230:	2864      	cmp	r0, #100	; 0x64
 8008232:	d9f6      	bls.n	8008222 <HAL_RCC_OscConfig+0x132>
            return HAL_TIMEOUT;
 8008234:	2003      	movs	r0, #3
 8008236:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008238:	b9a3      	cbnz	r3, 8008264 <HAL_RCC_OscConfig+0x174>
 800823a:	682b      	ldr	r3, [r5, #0]
 800823c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008240:	602b      	str	r3, [r5, #0]
 8008242:	682b      	ldr	r3, [r5, #0]
 8008244:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008248:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800824a:	f7fb fa19 	bl	8003680 <HAL_GetTick>
 800824e:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008250:	682b      	ldr	r3, [r5, #0]
 8008252:	039f      	lsls	r7, r3, #14
 8008254:	f57f af5a 	bpl.w	800810c <HAL_RCC_OscConfig+0x1c>
          if((int32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008258:	f7fb fa12 	bl	8003680 <HAL_GetTick>
 800825c:	1b80      	subs	r0, r0, r6
 800825e:	2864      	cmp	r0, #100	; 0x64
 8008260:	d9f6      	bls.n	8008250 <HAL_RCC_OscConfig+0x160>
 8008262:	e7e7      	b.n	8008234 <HAL_RCC_OscConfig+0x144>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008264:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8008268:	682b      	ldr	r3, [r5, #0]
 800826a:	d103      	bne.n	8008274 <HAL_RCC_OscConfig+0x184>
 800826c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008270:	602b      	str	r3, [r5, #0]
 8008272:	e7ce      	b.n	8008212 <HAL_RCC_OscConfig+0x122>
 8008274:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008278:	602b      	str	r3, [r5, #0]
 800827a:	682b      	ldr	r3, [r5, #0]
 800827c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008280:	e7ca      	b.n	8008218 <HAL_RCC_OscConfig+0x128>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 8008282:	68e2      	ldr	r2, [r4, #12]
 8008284:	2a19      	cmp	r2, #25
 8008286:	d803      	bhi.n	8008290 <HAL_RCC_OscConfig+0x1a0>
 8008288:	4b46      	ldr	r3, [pc, #280]	; (80083a4 <HAL_RCC_OscConfig+0x2b4>)
 800828a:	40d3      	lsrs	r3, r2
 800828c:	07de      	lsls	r6, r3, #31
 800828e:	d404      	bmi.n	800829a <HAL_RCC_OscConfig+0x1aa>
 8008290:	f240 1149 	movw	r1, #329	; 0x149
 8008294:	4841      	ldr	r0, [pc, #260]	; (800839c <HAL_RCC_OscConfig+0x2ac>)
 8008296:	f7f9 fe1a 	bl	8001ece <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 800829a:	6923      	ldr	r3, [r4, #16]
 800829c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80082a0:	d304      	bcc.n	80082ac <HAL_RCC_OscConfig+0x1bc>
 80082a2:	f44f 71a5 	mov.w	r1, #330	; 0x14a
 80082a6:	483d      	ldr	r0, [pc, #244]	; (800839c <HAL_RCC_OscConfig+0x2ac>)
 80082a8:	f7f9 fe11 	bl	8001ece <assert_failed>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL1) && ((RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80082ac:	4b3c      	ldr	r3, [pc, #240]	; (80083a0 <HAL_RCC_OscConfig+0x2b0>)
 80082ae:	68e1      	ldr	r1, [r4, #12]
 80082b0:	691a      	ldr	r2, [r3, #16]
 80082b2:	f012 0f38 	tst.w	r2, #56	; 0x38
 80082b6:	d007      	beq.n	80082c8 <HAL_RCC_OscConfig+0x1d8>
 80082b8:	691a      	ldr	r2, [r3, #16]
 80082ba:	f002 0238 	and.w	r2, r2, #56	; 0x38
 80082be:	2a18      	cmp	r2, #24
 80082c0:	d128      	bne.n	8008314 <HAL_RCC_OscConfig+0x224>
 80082c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80082c4:	079d      	lsls	r5, r3, #30
 80082c6:	d125      	bne.n	8008314 <HAL_RCC_OscConfig+0x224>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80082c8:	4a35      	ldr	r2, [pc, #212]	; (80083a0 <HAL_RCC_OscConfig+0x2b0>)
 80082ca:	6813      	ldr	r3, [r2, #0]
 80082cc:	0758      	lsls	r0, r3, #29
 80082ce:	d501      	bpl.n	80082d4 <HAL_RCC_OscConfig+0x1e4>
 80082d0:	2900      	cmp	r1, #0
 80082d2:	d097      	beq.n	8008204 <HAL_RCC_OscConfig+0x114>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80082d4:	6813      	ldr	r3, [r2, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80082d6:	4d32      	ldr	r5, [pc, #200]	; (80083a0 <HAL_RCC_OscConfig+0x2b0>)
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80082d8:	f023 0319 	bic.w	r3, r3, #25
 80082dc:	430b      	orrs	r3, r1
 80082de:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80082e0:	f7fb f9ce 	bl	8003680 <HAL_GetTick>
 80082e4:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80082e6:	682b      	ldr	r3, [r5, #0]
 80082e8:	075b      	lsls	r3, r3, #29
 80082ea:	d50d      	bpl.n	8008308 <HAL_RCC_OscConfig+0x218>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80082ec:	6869      	ldr	r1, [r5, #4]
 80082ee:	f44f 337c 	mov.w	r3, #258048	; 0x3f000
 80082f2:	fa93 f3a3 	rbit	r3, r3
 80082f6:	fab3 f283 	clz	r2, r3
 80082fa:	6923      	ldr	r3, [r4, #16]
 80082fc:	4093      	lsls	r3, r2
 80082fe:	f421 327c 	bic.w	r2, r1, #258048	; 0x3f000
 8008302:	4313      	orrs	r3, r2
 8008304:	606b      	str	r3, [r5, #4]
 8008306:	e705      	b.n	8008114 <HAL_RCC_OscConfig+0x24>
          if((int32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008308:	f7fb f9ba 	bl	8003680 <HAL_GetTick>
 800830c:	1b80      	subs	r0, r0, r6
 800830e:	2802      	cmp	r0, #2
 8008310:	d9e9      	bls.n	80082e6 <HAL_RCC_OscConfig+0x1f6>
 8008312:	e78f      	b.n	8008234 <HAL_RCC_OscConfig+0x144>
 8008314:	4d22      	ldr	r5, [pc, #136]	; (80083a0 <HAL_RCC_OscConfig+0x2b0>)
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8008316:	682b      	ldr	r3, [r5, #0]
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8008318:	b179      	cbz	r1, 800833a <HAL_RCC_OscConfig+0x24a>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800831a:	f023 0319 	bic.w	r3, r3, #25
 800831e:	430b      	orrs	r3, r1
 8008320:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8008322:	f7fb f9ad 	bl	8003680 <HAL_GetTick>
 8008326:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008328:	682b      	ldr	r3, [r5, #0]
 800832a:	075f      	lsls	r7, r3, #29
 800832c:	d4de      	bmi.n	80082ec <HAL_RCC_OscConfig+0x1fc>
          if((int32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800832e:	f7fb f9a7 	bl	8003680 <HAL_GetTick>
 8008332:	1b80      	subs	r0, r0, r6
 8008334:	2802      	cmp	r0, #2
 8008336:	d9f7      	bls.n	8008328 <HAL_RCC_OscConfig+0x238>
 8008338:	e77c      	b.n	8008234 <HAL_RCC_OscConfig+0x144>
        __HAL_RCC_HSI_DISABLE();
 800833a:	f023 0301 	bic.w	r3, r3, #1
 800833e:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8008340:	f7fb f99e 	bl	8003680 <HAL_GetTick>
 8008344:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008346:	682b      	ldr	r3, [r5, #0]
 8008348:	0758      	lsls	r0, r3, #29
 800834a:	f57f aee3 	bpl.w	8008114 <HAL_RCC_OscConfig+0x24>
          if((int32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800834e:	f7fb f997 	bl	8003680 <HAL_GetTick>
 8008352:	1b80      	subs	r0, r0, r6
 8008354:	2802      	cmp	r0, #2
 8008356:	d9f6      	bls.n	8008346 <HAL_RCC_OscConfig+0x256>
 8008358:	e76c      	b.n	8008234 <HAL_RCC_OscConfig+0x144>
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 800835a:	69e3      	ldr	r3, [r4, #28]
 800835c:	4d10      	ldr	r5, [pc, #64]	; (80083a0 <HAL_RCC_OscConfig+0x2b0>)
 800835e:	b31b      	cbz	r3, 80083a8 <HAL_RCC_OscConfig+0x2b8>
        __HAL_RCC_CSI_ENABLE();
 8008360:	682b      	ldr	r3, [r5, #0]
 8008362:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008366:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8008368:	f7fb f98a 	bl	8003680 <HAL_GetTick>
 800836c:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == RESET)
 800836e:	682b      	ldr	r3, [r5, #0]
 8008370:	05df      	lsls	r7, r3, #23
 8008372:	d50d      	bpl.n	8008390 <HAL_RCC_OscConfig+0x2a0>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8008374:	6869      	ldr	r1, [r5, #4]
 8008376:	f04f 43f8 	mov.w	r3, #2080374784	; 0x7c000000
 800837a:	fa93 f3a3 	rbit	r3, r3
 800837e:	fab3 f283 	clz	r2, r3
 8008382:	6a23      	ldr	r3, [r4, #32]
 8008384:	4093      	lsls	r3, r2
 8008386:	f021 42f8 	bic.w	r2, r1, #2080374784	; 0x7c000000
 800838a:	4313      	orrs	r3, r2
 800838c:	606b      	str	r3, [r5, #4]
 800838e:	e6fc      	b.n	800818a <HAL_RCC_OscConfig+0x9a>
          if((int32_t) (HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8008390:	f7fb f976 	bl	8003680 <HAL_GetTick>
 8008394:	1b80      	subs	r0, r0, r6
 8008396:	2802      	cmp	r0, #2
 8008398:	d9e9      	bls.n	800836e <HAL_RCC_OscConfig+0x27e>
 800839a:	e74b      	b.n	8008234 <HAL_RCC_OscConfig+0x144>
 800839c:	0801396c 	.word	0x0801396c
 80083a0:	58024400 	.word	0x58024400
 80083a4:	02020203 	.word	0x02020203
        __HAL_RCC_CSI_DISABLE();
 80083a8:	682b      	ldr	r3, [r5, #0]
 80083aa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80083ae:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80083b0:	f7fb f966 	bl	8003680 <HAL_GetTick>
 80083b4:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != RESET)
 80083b6:	682b      	ldr	r3, [r5, #0]
 80083b8:	05d8      	lsls	r0, r3, #23
 80083ba:	f57f aee6 	bpl.w	800818a <HAL_RCC_OscConfig+0x9a>
          if((int32_t) (HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 80083be:	f7fb f95f 	bl	8003680 <HAL_GetTick>
 80083c2:	1b80      	subs	r0, r0, r6
 80083c4:	2802      	cmp	r0, #2
 80083c6:	d9f6      	bls.n	80083b6 <HAL_RCC_OscConfig+0x2c6>
 80083c8:	e734      	b.n	8008234 <HAL_RCC_OscConfig+0x144>
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 80083ca:	6963      	ldr	r3, [r4, #20]
 80083cc:	2b01      	cmp	r3, #1
 80083ce:	d904      	bls.n	80083da <HAL_RCC_OscConfig+0x2ea>
 80083d0:	f44f 71ec 	mov.w	r1, #472	; 0x1d8
 80083d4:	48ae      	ldr	r0, [pc, #696]	; (8008690 <HAL_RCC_OscConfig+0x5a0>)
 80083d6:	f7f9 fd7a 	bl	8001ece <assert_failed>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80083da:	6963      	ldr	r3, [r4, #20]
 80083dc:	4dad      	ldr	r5, [pc, #692]	; (8008694 <HAL_RCC_OscConfig+0x5a4>)
 80083de:	b183      	cbz	r3, 8008402 <HAL_RCC_OscConfig+0x312>
      __HAL_RCC_LSI_ENABLE();
 80083e0:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 80083e2:	f043 0301 	orr.w	r3, r3, #1
 80083e6:	676b      	str	r3, [r5, #116]	; 0x74
      tickstart = HAL_GetTick();
 80083e8:	f7fb f94a 	bl	8003680 <HAL_GetTick>
 80083ec:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80083ee:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 80083f0:	079b      	lsls	r3, r3, #30
 80083f2:	f53f aece 	bmi.w	8008192 <HAL_RCC_OscConfig+0xa2>
        if((int32_t) (HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80083f6:	f7fb f943 	bl	8003680 <HAL_GetTick>
 80083fa:	1b80      	subs	r0, r0, r6
 80083fc:	2802      	cmp	r0, #2
 80083fe:	d9f6      	bls.n	80083ee <HAL_RCC_OscConfig+0x2fe>
 8008400:	e718      	b.n	8008234 <HAL_RCC_OscConfig+0x144>
      __HAL_RCC_LSI_DISABLE();
 8008402:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8008404:	f023 0301 	bic.w	r3, r3, #1
 8008408:	676b      	str	r3, [r5, #116]	; 0x74
      tickstart = HAL_GetTick();
 800840a:	f7fb f939 	bl	8003680 <HAL_GetTick>
 800840e:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008410:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8008412:	079f      	lsls	r7, r3, #30
 8008414:	f57f aebd 	bpl.w	8008192 <HAL_RCC_OscConfig+0xa2>
        if((int32_t) (HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008418:	f7fb f932 	bl	8003680 <HAL_GetTick>
 800841c:	1b80      	subs	r0, r0, r6
 800841e:	2802      	cmp	r0, #2
 8008420:	d9f6      	bls.n	8008410 <HAL_RCC_OscConfig+0x320>
 8008422:	e707      	b.n	8008234 <HAL_RCC_OscConfig+0x144>
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));
 8008424:	69a3      	ldr	r3, [r4, #24]
 8008426:	2b01      	cmp	r3, #1
 8008428:	d904      	bls.n	8008434 <HAL_RCC_OscConfig+0x344>
 800842a:	f240 2103 	movw	r1, #515	; 0x203
 800842e:	4898      	ldr	r0, [pc, #608]	; (8008690 <HAL_RCC_OscConfig+0x5a0>)
 8008430:	f7f9 fd4d 	bl	8001ece <assert_failed>
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 8008434:	69a3      	ldr	r3, [r4, #24]
 8008436:	4d97      	ldr	r5, [pc, #604]	; (8008694 <HAL_RCC_OscConfig+0x5a4>)
 8008438:	b183      	cbz	r3, 800845c <HAL_RCC_OscConfig+0x36c>
      __HAL_RCC_HSI48_ENABLE();
 800843a:	682b      	ldr	r3, [r5, #0]
 800843c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8008440:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8008442:	f7fb f91d 	bl	8003680 <HAL_GetTick>
 8008446:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8008448:	682b      	ldr	r3, [r5, #0]
 800844a:	0498      	lsls	r0, r3, #18
 800844c:	f53f aea5 	bmi.w	800819a <HAL_RCC_OscConfig+0xaa>
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8008450:	f7fb f916 	bl	8003680 <HAL_GetTick>
 8008454:	1b80      	subs	r0, r0, r6
 8008456:	2802      	cmp	r0, #2
 8008458:	d9f6      	bls.n	8008448 <HAL_RCC_OscConfig+0x358>
 800845a:	e6eb      	b.n	8008234 <HAL_RCC_OscConfig+0x144>
      __HAL_RCC_HSI48_DISABLE();
 800845c:	682b      	ldr	r3, [r5, #0]
 800845e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008462:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8008464:	f7fb f90c 	bl	8003680 <HAL_GetTick>
 8008468:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 800846a:	682b      	ldr	r3, [r5, #0]
 800846c:	0499      	lsls	r1, r3, #18
 800846e:	f57f ae94 	bpl.w	800819a <HAL_RCC_OscConfig+0xaa>
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8008472:	f7fb f905 	bl	8003680 <HAL_GetTick>
 8008476:	1b80      	subs	r0, r0, r6
 8008478:	2802      	cmp	r0, #2
 800847a:	d9f6      	bls.n	800846a <HAL_RCC_OscConfig+0x37a>
 800847c:	e6da      	b.n	8008234 <HAL_RCC_OscConfig+0x144>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 800847e:	68a3      	ldr	r3, [r4, #8]
 8008480:	2b01      	cmp	r3, #1
 8008482:	d906      	bls.n	8008492 <HAL_RCC_OscConfig+0x3a2>
 8008484:	2b05      	cmp	r3, #5
 8008486:	d004      	beq.n	8008492 <HAL_RCC_OscConfig+0x3a2>
 8008488:	f240 212d 	movw	r1, #557	; 0x22d
 800848c:	4880      	ldr	r0, [pc, #512]	; (8008690 <HAL_RCC_OscConfig+0x5a0>)
 800848e:	f7f9 fd1e 	bl	8001ece <assert_failed>
    PWR->CR1 |= PWR_CR1_DBP;
 8008492:	4d81      	ldr	r5, [pc, #516]	; (8008698 <HAL_RCC_OscConfig+0x5a8>)
 8008494:	682b      	ldr	r3, [r5, #0]
 8008496:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800849a:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 800849c:	f7fb f8f0 	bl	8003680 <HAL_GetTick>
 80084a0:	4606      	mov	r6, r0
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80084a2:	682b      	ldr	r3, [r5, #0]
 80084a4:	05da      	lsls	r2, r3, #23
 80084a6:	d517      	bpl.n	80084d8 <HAL_RCC_OscConfig+0x3e8>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80084a8:	68a3      	ldr	r3, [r4, #8]
 80084aa:	4d7a      	ldr	r5, [pc, #488]	; (8008694 <HAL_RCC_OscConfig+0x5a4>)
 80084ac:	2b01      	cmp	r3, #1
 80084ae:	d119      	bne.n	80084e4 <HAL_RCC_OscConfig+0x3f4>
 80084b0:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80084b2:	f043 0301 	orr.w	r3, r3, #1
 80084b6:	672b      	str	r3, [r5, #112]	; 0x70
        if((int32_t) (HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80084b8:	f241 3588 	movw	r5, #5000	; 0x1388
      tickstart = HAL_GetTick();
 80084bc:	f7fb f8e0 	bl	8003680 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80084c0:	4e74      	ldr	r6, [pc, #464]	; (8008694 <HAL_RCC_OscConfig+0x5a4>)
      tickstart = HAL_GetTick();
 80084c2:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80084c4:	6f33      	ldr	r3, [r6, #112]	; 0x70
 80084c6:	079b      	lsls	r3, r3, #30
 80084c8:	f53f ae6b 	bmi.w	80081a2 <HAL_RCC_OscConfig+0xb2>
        if((int32_t) (HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80084cc:	f7fb f8d8 	bl	8003680 <HAL_GetTick>
 80084d0:	1bc0      	subs	r0, r0, r7
 80084d2:	42a8      	cmp	r0, r5
 80084d4:	d9f6      	bls.n	80084c4 <HAL_RCC_OscConfig+0x3d4>
 80084d6:	e6ad      	b.n	8008234 <HAL_RCC_OscConfig+0x144>
      if((int32_t) (HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80084d8:	f7fb f8d2 	bl	8003680 <HAL_GetTick>
 80084dc:	1b80      	subs	r0, r0, r6
 80084de:	2864      	cmp	r0, #100	; 0x64
 80084e0:	d9df      	bls.n	80084a2 <HAL_RCC_OscConfig+0x3b2>
 80084e2:	e6a7      	b.n	8008234 <HAL_RCC_OscConfig+0x144>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80084e4:	b9b3      	cbnz	r3, 8008514 <HAL_RCC_OscConfig+0x424>
 80084e6:	6f2b      	ldr	r3, [r5, #112]	; 0x70
        if((int32_t) (HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80084e8:	f241 3788 	movw	r7, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80084ec:	f023 0301 	bic.w	r3, r3, #1
 80084f0:	672b      	str	r3, [r5, #112]	; 0x70
 80084f2:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80084f4:	f023 0304 	bic.w	r3, r3, #4
 80084f8:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 80084fa:	f7fb f8c1 	bl	8003680 <HAL_GetTick>
 80084fe:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008500:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8008502:	0798      	lsls	r0, r3, #30
 8008504:	f57f ae4d 	bpl.w	80081a2 <HAL_RCC_OscConfig+0xb2>
        if((int32_t) (HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008508:	f7fb f8ba 	bl	8003680 <HAL_GetTick>
 800850c:	1b80      	subs	r0, r0, r6
 800850e:	42b8      	cmp	r0, r7
 8008510:	d9f6      	bls.n	8008500 <HAL_RCC_OscConfig+0x410>
 8008512:	e68f      	b.n	8008234 <HAL_RCC_OscConfig+0x144>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008514:	2b05      	cmp	r3, #5
 8008516:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8008518:	d103      	bne.n	8008522 <HAL_RCC_OscConfig+0x432>
 800851a:	f043 0304 	orr.w	r3, r3, #4
 800851e:	672b      	str	r3, [r5, #112]	; 0x70
 8008520:	e7c6      	b.n	80084b0 <HAL_RCC_OscConfig+0x3c0>
 8008522:	f023 0301 	bic.w	r3, r3, #1
 8008526:	672b      	str	r3, [r5, #112]	; 0x70
 8008528:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800852a:	f023 0304 	bic.w	r3, r3, #4
 800852e:	e7c2      	b.n	80084b6 <HAL_RCC_OscConfig+0x3c6>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8008530:	4d58      	ldr	r5, [pc, #352]	; (8008694 <HAL_RCC_OscConfig+0x5a4>)
 8008532:	692b      	ldr	r3, [r5, #16]
 8008534:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008538:	2b18      	cmp	r3, #24
 800853a:	f43f ae63 	beq.w	8008204 <HAL_RCC_OscConfig+0x114>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800853e:	2a02      	cmp	r2, #2
 8008540:	f040 80ac 	bne.w	800869c <HAL_RCC_OscConfig+0x5ac>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 8008544:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8008546:	2b03      	cmp	r3, #3
 8008548:	d904      	bls.n	8008554 <HAL_RCC_OscConfig+0x464>
 800854a:	f44f 711a 	mov.w	r1, #616	; 0x268
 800854e:	4850      	ldr	r0, [pc, #320]	; (8008690 <HAL_RCC_OscConfig+0x5a0>)
 8008550:	f7f9 fcbd 	bl	8001ece <assert_failed>
        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 8008554:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8008556:	3b01      	subs	r3, #1
 8008558:	2b3e      	cmp	r3, #62	; 0x3e
 800855a:	d904      	bls.n	8008566 <HAL_RCC_OscConfig+0x476>
 800855c:	f240 2169 	movw	r1, #617	; 0x269
 8008560:	484b      	ldr	r0, [pc, #300]	; (8008690 <HAL_RCC_OscConfig+0x5a0>)
 8008562:	f7f9 fcb4 	bl	8001ece <assert_failed>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 8008566:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8008568:	3b04      	subs	r3, #4
 800856a:	f5b3 7ffe 	cmp.w	r3, #508	; 0x1fc
 800856e:	d904      	bls.n	800857a <HAL_RCC_OscConfig+0x48a>
 8008570:	f240 216a 	movw	r1, #618	; 0x26a
 8008574:	4846      	ldr	r0, [pc, #280]	; (8008690 <HAL_RCC_OscConfig+0x5a0>)
 8008576:	f7f9 fcaa 	bl	8001ece <assert_failed>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 800857a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800857c:	3b01      	subs	r3, #1
 800857e:	2b7f      	cmp	r3, #127	; 0x7f
 8008580:	d904      	bls.n	800858c <HAL_RCC_OscConfig+0x49c>
 8008582:	f240 216b 	movw	r1, #619	; 0x26b
 8008586:	4842      	ldr	r0, [pc, #264]	; (8008690 <HAL_RCC_OscConfig+0x5a0>)
 8008588:	f7f9 fca1 	bl	8001ece <assert_failed>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 800858c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800858e:	3b01      	subs	r3, #1
 8008590:	2b7f      	cmp	r3, #127	; 0x7f
 8008592:	d904      	bls.n	800859e <HAL_RCC_OscConfig+0x4ae>
 8008594:	f44f 711b 	mov.w	r1, #620	; 0x26c
 8008598:	483d      	ldr	r0, [pc, #244]	; (8008690 <HAL_RCC_OscConfig+0x5a0>)
 800859a:	f7f9 fc98 	bl	8001ece <assert_failed>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLR));
 800859e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80085a0:	3b01      	subs	r3, #1
 80085a2:	2b7f      	cmp	r3, #127	; 0x7f
 80085a4:	d904      	bls.n	80085b0 <HAL_RCC_OscConfig+0x4c0>
 80085a6:	f240 216d 	movw	r1, #621	; 0x26d
 80085aa:	4839      	ldr	r0, [pc, #228]	; (8008690 <HAL_RCC_OscConfig+0x5a0>)
 80085ac:	f7f9 fc8f 	bl	8001ece <assert_failed>
        __HAL_RCC_PLL_DISABLE();
 80085b0:	4d38      	ldr	r5, [pc, #224]	; (8008694 <HAL_RCC_OscConfig+0x5a4>)
 80085b2:	682b      	ldr	r3, [r5, #0]
 80085b4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80085b8:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80085ba:	f7fb f861 	bl	8003680 <HAL_GetTick>
 80085be:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80085c0:	682b      	ldr	r3, [r5, #0]
 80085c2:	0199      	lsls	r1, r3, #6
 80085c4:	d45d      	bmi.n	8008682 <HAL_RCC_OscConfig+0x592>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80085c6:	6aab      	ldr	r3, [r5, #40]	; 0x28
 80085c8:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80085ca:	f423 737c 	bic.w	r3, r3, #1008	; 0x3f0
 80085ce:	f023 0303 	bic.w	r3, r3, #3
 80085d2:	4313      	orrs	r3, r2
 80085d4:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80085d6:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 80085da:	62ab      	str	r3, [r5, #40]	; 0x28
 80085dc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80085de:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80085e0:	3b01      	subs	r3, #1
 80085e2:	3a01      	subs	r2, #1
 80085e4:	025b      	lsls	r3, r3, #9
 80085e6:	0412      	lsls	r2, r2, #16
 80085e8:	b29b      	uxth	r3, r3
 80085ea:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 80085ee:	4313      	orrs	r3, r2
 80085f0:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80085f2:	3a01      	subs	r2, #1
 80085f4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80085f8:	4313      	orrs	r3, r2
 80085fa:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 80085fc:	3a01      	subs	r2, #1
 80085fe:	0612      	lsls	r2, r2, #24
 8008600:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 8008604:	4313      	orrs	r3, r2
 8008606:	632b      	str	r3, [r5, #48]	; 0x30
 8008608:	f64f 73f8 	movw	r3, #65528	; 0xfff8
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800860c:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 800860e:	fa93 f3a3 	rbit	r3, r3
 8008612:	fab3 f183 	clz	r1, r3
 8008616:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 800861a:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800861c:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8008620:	408b      	lsls	r3, r1
 8008622:	4313      	orrs	r3, r2
 8008624:	636b      	str	r3, [r5, #52]	; 0x34
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8008626:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8008628:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800862a:	f023 030c 	bic.w	r3, r3, #12
 800862e:	4313      	orrs	r3, r2
 8008630:	62eb      	str	r3, [r5, #44]	; 0x2c
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8008632:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8008634:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8008636:	f023 0302 	bic.w	r3, r3, #2
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800863a:	4c16      	ldr	r4, [pc, #88]	; (8008694 <HAL_RCC_OscConfig+0x5a4>)
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800863c:	4313      	orrs	r3, r2
 800863e:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8008640:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8008642:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008646:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008648:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800864a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800864e:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8008650:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8008652:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008656:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLFRACN_ENABLE();
 8008658:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800865a:	f043 0301 	orr.w	r3, r3, #1
 800865e:	62eb      	str	r3, [r5, #44]	; 0x2c
        __HAL_RCC_PLL_ENABLE();
 8008660:	682b      	ldr	r3, [r5, #0]
 8008662:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008666:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8008668:	f7fb f80a 	bl	8003680 <HAL_GetTick>
 800866c:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800866e:	6823      	ldr	r3, [r4, #0]
 8008670:	019a      	lsls	r2, r3, #6
 8008672:	f53f ada2 	bmi.w	80081ba <HAL_RCC_OscConfig+0xca>
          if((int32_t) (HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008676:	f7fb f803 	bl	8003680 <HAL_GetTick>
 800867a:	1b40      	subs	r0, r0, r5
 800867c:	2802      	cmp	r0, #2
 800867e:	d9f6      	bls.n	800866e <HAL_RCC_OscConfig+0x57e>
 8008680:	e5d8      	b.n	8008234 <HAL_RCC_OscConfig+0x144>
          if((int32_t) (HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008682:	f7fa fffd 	bl	8003680 <HAL_GetTick>
 8008686:	1b80      	subs	r0, r0, r6
 8008688:	2802      	cmp	r0, #2
 800868a:	d999      	bls.n	80085c0 <HAL_RCC_OscConfig+0x4d0>
 800868c:	e5d2      	b.n	8008234 <HAL_RCC_OscConfig+0x144>
 800868e:	bf00      	nop
 8008690:	0801396c 	.word	0x0801396c
 8008694:	58024400 	.word	0x58024400
 8008698:	58024800 	.word	0x58024800
        __HAL_RCC_PLL_DISABLE();
 800869c:	682b      	ldr	r3, [r5, #0]
 800869e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80086a2:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80086a4:	f7fa ffec 	bl	8003680 <HAL_GetTick>
 80086a8:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80086aa:	682b      	ldr	r3, [r5, #0]
 80086ac:	019b      	lsls	r3, r3, #6
 80086ae:	f57f ad84 	bpl.w	80081ba <HAL_RCC_OscConfig+0xca>
          if((int32_t) (HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80086b2:	f7fa ffe5 	bl	8003680 <HAL_GetTick>
 80086b6:	1b00      	subs	r0, r0, r4
 80086b8:	2802      	cmp	r0, #2
 80086ba:	d9f6      	bls.n	80086aa <HAL_RCC_OscConfig+0x5ba>
 80086bc:	e5ba      	b.n	8008234 <HAL_RCC_OscConfig+0x144>
 80086be:	bf00      	nop

080086c0 <HAL_RCC_GetSysClockFreq>:
 uint32_t pllp = 1, pllsource = 0, pllm = 1 ,pllfracen =0 , hsivalue = 0;
 float fracn1=0, pllvco = 0;
 uint32_t sysclockfreq = 0;
  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80086c0:	4b48      	ldr	r3, [pc, #288]	; (80087e4 <HAL_RCC_GetSysClockFreq+0x124>)
 80086c2:	691a      	ldr	r2, [r3, #16]
 80086c4:	f002 0238 	and.w	r2, r2, #56	; 0x38
 80086c8:	2a10      	cmp	r2, #16
{
 80086ca:	b510      	push	{r4, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80086cc:	d00e      	beq.n	80086ec <HAL_RCC_GetSysClockFreq+0x2c>
 80086ce:	2a18      	cmp	r2, #24
 80086d0:	d00e      	beq.n	80086f0 <HAL_RCC_GetSysClockFreq+0x30>
 80086d2:	2a00      	cmp	r2, #0
 80086d4:	f040 8084 	bne.w	80087e0 <HAL_RCC_GetSysClockFreq+0x120>
  {
  case 0x00:  /* HSI used as system clock source */
  
   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80086d8:	681a      	ldr	r2, [r3, #0]
 80086da:	4843      	ldr	r0, [pc, #268]	; (80087e8 <HAL_RCC_GetSysClockFreq+0x128>)
 80086dc:	f012 0f20 	tst.w	r2, #32
 80086e0:	d07f      	beq.n	80087e2 <HAL_RCC_GetSysClockFreq+0x122>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80086e8:	40d8      	lsrs	r0, r3
 80086ea:	bd10      	pop	{r4, pc}
  case 0x08:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
    break;

  case 0x10:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 80086ec:	483f      	ldr	r0, [pc, #252]	; (80087ec <HAL_RCC_GetSysClockFreq+0x12c>)
 80086ee:	bd10      	pop	{r4, pc}
  case 0x18:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80086f0:	6a9c      	ldr	r4, [r3, #40]	; 0x28
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 80086f2:	6a98      	ldr	r0, [r3, #40]	; 0x28
    pllfracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 80086f4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
    fracn1 = (pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 80086f6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 80086f8:	f3c0 1005 	ubfx	r0, r0, #4, #6
    pllfracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 80086fc:	f001 0101 	and.w	r1, r1, #1
 8008700:	eddf 5a3b 	vldr	s11, [pc, #236]	; 80087f0 <HAL_RCC_GetSysClockFreq+0x130>
    fracn1 = (pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8008704:	f3c2 02cc 	ubfx	r2, r2, #3, #13
 8008708:	4351      	muls	r1, r2
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800870a:	f004 0203 	and.w	r2, r4, #3
    fracn1 = (pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 800870e:	ee07 1a90 	vmov	s15, r1

    switch (pllsource)
 8008712:	2a01      	cmp	r2, #1
    fracn1 = (pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8008714:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 8008718:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
    switch (pllsource)
 800871c:	d002      	beq.n	8008724 <HAL_RCC_GetSysClockFreq+0x64>
 800871e:	d30e      	bcc.n	800873e <HAL_RCC_GetSysClockFreq+0x7e>
 8008720:	2a02      	cmp	r2, #2
 8008722:	d04c      	beq.n	80087be <HAL_RCC_GetSysClockFreq+0xfe>
    case 0x02:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * ((RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/0x2000) +1 );
      break;

    default:
      pllvco = (CSI_VALUE / pllm) * ((RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/0x2000) +1 );
 8008724:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008726:	4a33      	ldr	r2, [pc, #204]	; (80087f4 <HAL_RCC_GetSysClockFreq+0x134>)
 8008728:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800872c:	ee07 3a10 	vmov	s14, r3
 8008730:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8008734:	eea6 7a25 	vfma.f32	s14, s12, s11
 8008738:	ee37 7a27 	vadd.f32	s14, s14, s15
 800873c:	e04b      	b.n	80087d6 <HAL_RCC_GetSysClockFreq+0x116>
     if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800873e:	681a      	ldr	r2, [r3, #0]
 8008740:	f012 0f20 	tst.w	r2, #32
 8008744:	4a28      	ldr	r2, [pc, #160]	; (80087e8 <HAL_RCC_GetSysClockFreq+0x128>)
 8008746:	d026      	beq.n	8008796 <HAL_RCC_GetSysClockFreq+0xd6>
        hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8008748:	6819      	ldr	r1, [r3, #0]
        pllvco = ( hsivalue / pllm) * ((RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/0x2000) +1 );
 800874a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800874c:	f3c1 01c1 	ubfx	r1, r1, #3, #2
        pllvco = ( hsivalue / pllm) * ((RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/0x2000) +1 );
 8008750:	f3c3 0308 	ubfx	r3, r3, #0, #9
        hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8008754:	40ca      	lsrs	r2, r1
        pllvco = ( hsivalue / pllm) * ((RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/0x2000) +1 );
 8008756:	fbb2 f2f0 	udiv	r2, r2, r0
 800875a:	ee07 2a10 	vmov	s14, r2
 800875e:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 8008762:	ee07 3a10 	vmov	s14, r3
 8008766:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800876a:	eea6 7a25 	vfma.f32	s14, s12, s11
 800876e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008772:	ee66 7a87 	vmul.f32	s15, s13, s14
      break;
    }
    pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1 ) ;
 8008776:	4b1b      	ldr	r3, [pc, #108]	; (80087e4 <HAL_RCC_GetSysClockFreq+0x124>)
 8008778:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800877a:	f3c3 2346 	ubfx	r3, r3, #9, #7
 800877e:	3301      	adds	r3, #1
    sysclockfreq =  (uint32_t)(pllvco/pllp);
 8008780:	ee07 3a10 	vmov	s14, r3
 8008784:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 8008788:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800878c:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 8008790:	ee17 0a90 	vmov	r0, s15
 8008794:	bd10      	pop	{r4, pc}
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/0x2000) +1 );
 8008796:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008798:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800879c:	ee07 3a10 	vmov	s14, r3
 80087a0:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80087a4:	fbb2 f3f0 	udiv	r3, r2, r0
 80087a8:	eea6 7a25 	vfma.f32	s14, s12, s11
 80087ac:	ee37 7a27 	vadd.f32	s14, s14, s15
 80087b0:	ee07 3a90 	vmov	s15, r3
      pllvco = (CSI_VALUE / pllm) * ((RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/0x2000) +1 );
 80087b4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80087b8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80087bc:	e7db      	b.n	8008776 <HAL_RCC_GetSysClockFreq+0xb6>
      pllvco = (HSE_VALUE / pllm) * ((RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/0x2000) +1 );
 80087be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80087c0:	4a0a      	ldr	r2, [pc, #40]	; (80087ec <HAL_RCC_GetSysClockFreq+0x12c>)
 80087c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80087c6:	ee07 3a10 	vmov	s14, r3
 80087ca:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80087ce:	eea6 7a25 	vfma.f32	s14, s12, s11
 80087d2:	ee37 7a27 	vadd.f32	s14, s14, s15
      pllvco = (CSI_VALUE / pllm) * ((RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/0x2000) +1 );
 80087d6:	fbb2 f2f0 	udiv	r2, r2, r0
 80087da:	ee07 2a90 	vmov	s15, r2
 80087de:	e7e9      	b.n	80087b4 <HAL_RCC_GetSysClockFreq+0xf4>
    sysclockfreq = CSI_VALUE;
 80087e0:	4804      	ldr	r0, [pc, #16]	; (80087f4 <HAL_RCC_GetSysClockFreq+0x134>)
    sysclockfreq = CSI_VALUE;
    break;
  }

  return sysclockfreq;
}
 80087e2:	bd10      	pop	{r4, pc}
 80087e4:	58024400 	.word	0x58024400
 80087e8:	03d09000 	.word	0x03d09000
 80087ec:	017d7840 	.word	0x017d7840
 80087f0:	39000000 	.word	0x39000000
 80087f4:	003d0900 	.word	0x003d0900

080087f8 <HAL_RCC_ClockConfig>:
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 80087f8:	6803      	ldr	r3, [r0, #0]
 80087fa:	3b01      	subs	r3, #1
 80087fc:	2b3e      	cmp	r3, #62	; 0x3e
{
 80087fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008802:	4604      	mov	r4, r0
 8008804:	460d      	mov	r5, r1
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 8008806:	d904      	bls.n	8008812 <HAL_RCC_ClockConfig+0x1a>
 8008808:	f240 21e3 	movw	r1, #739	; 0x2e3
 800880c:	48a5      	ldr	r0, [pc, #660]	; (8008aa4 <HAL_RCC_ClockConfig+0x2ac>)
 800880e:	f7f9 fb5e 	bl	8001ece <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 8008812:	2d07      	cmp	r5, #7
 8008814:	d904      	bls.n	8008820 <HAL_RCC_ClockConfig+0x28>
 8008816:	f44f 7139 	mov.w	r1, #740	; 0x2e4
 800881a:	48a2      	ldr	r0, [pc, #648]	; (8008aa4 <HAL_RCC_ClockConfig+0x2ac>)
 800881c:	f7f9 fb57 	bl	8001ece <assert_failed>
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8008820:	4aa1      	ldr	r2, [pc, #644]	; (8008aa8 <HAL_RCC_ClockConfig+0x2b0>)
 8008822:	6813      	ldr	r3, [r2, #0]
 8008824:	f003 0307 	and.w	r3, r3, #7
 8008828:	429d      	cmp	r5, r3
 800882a:	d877      	bhi.n	800891c <HAL_RCC_ClockConfig+0x124>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800882c:	6823      	ldr	r3, [r4, #0]
 800882e:	079f      	lsls	r7, r3, #30
 8008830:	f100 8082 	bmi.w	8008938 <HAL_RCC_ClockConfig+0x140>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008834:	6823      	ldr	r3, [r4, #0]
 8008836:	07de      	lsls	r6, r3, #31
 8008838:	f100 8090 	bmi.w	800895c <HAL_RCC_ClockConfig+0x164>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 800883c:	4a9a      	ldr	r2, [pc, #616]	; (8008aa8 <HAL_RCC_ClockConfig+0x2b0>)
 800883e:	6813      	ldr	r3, [r2, #0]
 8008840:	f003 0307 	and.w	r3, r3, #7
 8008844:	429d      	cmp	r5, r3
 8008846:	f0c0 8109 	bcc.w	8008a5c <HAL_RCC_ClockConfig+0x264>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800884a:	6823      	ldr	r3, [r4, #0]
 800884c:	0758      	lsls	r0, r3, #29
 800884e:	f100 8111 	bmi.w	8008a74 <HAL_RCC_ClockConfig+0x27c>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008852:	6823      	ldr	r3, [r4, #0]
 8008854:	0719      	lsls	r1, r3, #28
 8008856:	d515      	bpl.n	8008884 <HAL_RCC_ClockConfig+0x8c>
    assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
 8008858:	6963      	ldr	r3, [r4, #20]
 800885a:	f033 0240 	bics.w	r2, r3, #64	; 0x40
 800885e:	d00a      	beq.n	8008876 <HAL_RCC_ClockConfig+0x7e>
 8008860:	f023 0220 	bic.w	r2, r3, #32
 8008864:	2a50      	cmp	r2, #80	; 0x50
 8008866:	d006      	beq.n	8008876 <HAL_RCC_ClockConfig+0x7e>
 8008868:	2b60      	cmp	r3, #96	; 0x60
 800886a:	d004      	beq.n	8008876 <HAL_RCC_ClockConfig+0x7e>
 800886c:	f44f 715c 	mov.w	r1, #880	; 0x370
 8008870:	488c      	ldr	r0, [pc, #560]	; (8008aa4 <HAL_RCC_ClockConfig+0x2ac>)
 8008872:	f7f9 fb2c 	bl	8001ece <assert_failed>
    MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8008876:	4a8d      	ldr	r2, [pc, #564]	; (8008aac <HAL_RCC_ClockConfig+0x2b4>)
 8008878:	6961      	ldr	r1, [r4, #20]
 800887a:	69d3      	ldr	r3, [r2, #28]
 800887c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008880:	430b      	orrs	r3, r1
 8008882:	61d3      	str	r3, [r2, #28]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008884:	6823      	ldr	r3, [r4, #0]
 8008886:	06da      	lsls	r2, r3, #27
 8008888:	d517      	bpl.n	80088ba <HAL_RCC_ClockConfig+0xc2>
    assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
 800888a:	69a3      	ldr	r3, [r4, #24]
 800888c:	f433 6280 	bics.w	r2, r3, #1024	; 0x400
 8008890:	d00c      	beq.n	80088ac <HAL_RCC_ClockConfig+0xb4>
 8008892:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8008896:	f5b2 6fa0 	cmp.w	r2, #1280	; 0x500
 800889a:	d007      	beq.n	80088ac <HAL_RCC_ClockConfig+0xb4>
 800889c:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80088a0:	d004      	beq.n	80088ac <HAL_RCC_ClockConfig+0xb4>
 80088a2:	f240 3177 	movw	r1, #887	; 0x377
 80088a6:	487f      	ldr	r0, [pc, #508]	; (8008aa4 <HAL_RCC_ClockConfig+0x2ac>)
 80088a8:	f7f9 fb11 	bl	8001ece <assert_failed>
    MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80088ac:	4a7f      	ldr	r2, [pc, #508]	; (8008aac <HAL_RCC_ClockConfig+0x2b4>)
 80088ae:	69a1      	ldr	r1, [r4, #24]
 80088b0:	69d3      	ldr	r3, [r2, #28]
 80088b2:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80088b6:	430b      	orrs	r3, r1
 80088b8:	61d3      	str	r3, [r2, #28]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80088ba:	6823      	ldr	r3, [r4, #0]
 80088bc:	069b      	lsls	r3, r3, #26
 80088be:	d515      	bpl.n	80088ec <HAL_RCC_ClockConfig+0xf4>
    assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
 80088c0:	69e3      	ldr	r3, [r4, #28]
 80088c2:	f033 0240 	bics.w	r2, r3, #64	; 0x40
 80088c6:	d00a      	beq.n	80088de <HAL_RCC_ClockConfig+0xe6>
 80088c8:	f023 0220 	bic.w	r2, r3, #32
 80088cc:	2a50      	cmp	r2, #80	; 0x50
 80088ce:	d006      	beq.n	80088de <HAL_RCC_ClockConfig+0xe6>
 80088d0:	2b60      	cmp	r3, #96	; 0x60
 80088d2:	d004      	beq.n	80088de <HAL_RCC_ClockConfig+0xe6>
 80088d4:	f240 317f 	movw	r1, #895	; 0x37f
 80088d8:	4872      	ldr	r0, [pc, #456]	; (8008aa4 <HAL_RCC_ClockConfig+0x2ac>)
 80088da:	f7f9 faf8 	bl	8001ece <assert_failed>
    MODIFY_REG(RCC->D3CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB4CLKDivider) );
 80088de:	4a73      	ldr	r2, [pc, #460]	; (8008aac <HAL_RCC_ClockConfig+0x2b4>)
 80088e0:	69e1      	ldr	r1, [r4, #28]
 80088e2:	6a13      	ldr	r3, [r2, #32]
 80088e4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80088e8:	430b      	orrs	r3, r1
 80088ea:	6213      	str	r3, [r2, #32]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> POSITION_VAL(RCC_D1CFGR_D1CPRE_0)];
 80088ec:	f7ff fee8 	bl	80086c0 <HAL_RCC_GetSysClockFreq>
 80088f0:	4b6e      	ldr	r3, [pc, #440]	; (8008aac <HAL_RCC_ClockConfig+0x2b4>)
 80088f2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80088f6:	699b      	ldr	r3, [r3, #24]
 80088f8:	fa92 f2a2 	rbit	r2, r2
 80088fc:	fab2 f282 	clz	r2, r2
 8008900:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8008904:	40d3      	lsrs	r3, r2
 8008906:	4a6a      	ldr	r2, [pc, #424]	; (8008ab0 <HAL_RCC_ClockConfig+0x2b8>)
 8008908:	5cd3      	ldrb	r3, [r2, r3]
 800890a:	40d8      	lsrs	r0, r3
 800890c:	4b69      	ldr	r3, [pc, #420]	; (8008ab4 <HAL_RCC_ClockConfig+0x2bc>)
 800890e:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8008910:	2000      	movs	r0, #0
 8008912:	f7fa fe75 	bl	8003600 <HAL_InitTick>
  return HAL_OK;
 8008916:	2000      	movs	r0, #0
}
 8008918:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 800891c:	6813      	ldr	r3, [r2, #0]
 800891e:	f023 0307 	bic.w	r3, r3, #7
 8008922:	432b      	orrs	r3, r5
 8008924:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8008926:	6813      	ldr	r3, [r2, #0]
 8008928:	f003 0307 	and.w	r3, r3, #7
 800892c:	429d      	cmp	r5, r3
 800892e:	f43f af7d 	beq.w	800882c <HAL_RCC_ClockConfig+0x34>
      return HAL_ERROR;
 8008932:	2001      	movs	r0, #1
 8008934:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 8008938:	68e3      	ldr	r3, [r4, #12]
 800893a:	b13b      	cbz	r3, 800894c <HAL_RCC_ClockConfig+0x154>
 800893c:	3b08      	subs	r3, #8
 800893e:	2b07      	cmp	r3, #7
 8008940:	d904      	bls.n	800894c <HAL_RCC_ClockConfig+0x154>
 8008942:	f240 21fb 	movw	r1, #763	; 0x2fb
 8008946:	4857      	ldr	r0, [pc, #348]	; (8008aa4 <HAL_RCC_ClockConfig+0x2ac>)
 8008948:	f7f9 fac1 	bl	8001ece <assert_failed>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800894c:	4a57      	ldr	r2, [pc, #348]	; (8008aac <HAL_RCC_ClockConfig+0x2b4>)
 800894e:	68e1      	ldr	r1, [r4, #12]
 8008950:	6993      	ldr	r3, [r2, #24]
 8008952:	f023 030f 	bic.w	r3, r3, #15
 8008956:	430b      	orrs	r3, r1
 8008958:	6193      	str	r3, [r2, #24]
 800895a:	e76b      	b.n	8008834 <HAL_RCC_ClockConfig+0x3c>
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
 800895c:	68a3      	ldr	r3, [r4, #8]
 800895e:	f433 6200 	bics.w	r2, r3, #2048	; 0x800
 8008962:	d016      	beq.n	8008992 <HAL_RCC_ClockConfig+0x19a>
 8008964:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8008968:	f5b2 6f10 	cmp.w	r2, #2304	; 0x900
 800896c:	d011      	beq.n	8008992 <HAL_RCC_ClockConfig+0x19a>
 800896e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8008972:	f5b2 6f20 	cmp.w	r2, #2560	; 0xa00
 8008976:	d00c      	beq.n	8008992 <HAL_RCC_ClockConfig+0x19a>
 8008978:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800897c:	f5b2 6f40 	cmp.w	r2, #3072	; 0xc00
 8008980:	d007      	beq.n	8008992 <HAL_RCC_ClockConfig+0x19a>
 8008982:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8008986:	d004      	beq.n	8008992 <HAL_RCC_ClockConfig+0x19a>
 8008988:	f240 3102 	movw	r1, #770	; 0x302
 800898c:	4845      	ldr	r0, [pc, #276]	; (8008aa4 <HAL_RCC_ClockConfig+0x2ac>)
 800898e:	f7f9 fa9e 	bl	8001ece <assert_failed>
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 8008992:	6863      	ldr	r3, [r4, #4]
 8008994:	2b03      	cmp	r3, #3
 8008996:	d904      	bls.n	80089a2 <HAL_RCC_ClockConfig+0x1aa>
 8008998:	f240 3103 	movw	r1, #771	; 0x303
 800899c:	4841      	ldr	r0, [pc, #260]	; (8008aa4 <HAL_RCC_ClockConfig+0x2ac>)
 800899e:	f7f9 fa96 	bl	8001ece <assert_failed>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80089a2:	4b42      	ldr	r3, [pc, #264]	; (8008aac <HAL_RCC_ClockConfig+0x2b4>)
 80089a4:	68a1      	ldr	r1, [r4, #8]
 80089a6:	699a      	ldr	r2, [r3, #24]
 80089a8:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00
 80089ac:	430a      	orrs	r2, r1
 80089ae:	619a      	str	r2, [r3, #24]
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80089b0:	6861      	ldr	r1, [r4, #4]
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80089b2:	681a      	ldr	r2, [r3, #0]
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80089b4:	2902      	cmp	r1, #2
 80089b6:	d11e      	bne.n	80089f6 <HAL_RCC_ClockConfig+0x1fe>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80089b8:	f412 3f00 	tst.w	r2, #131072	; 0x20000
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80089bc:	d0b9      	beq.n	8008932 <HAL_RCC_ClockConfig+0x13a>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80089be:	691a      	ldr	r2, [r3, #16]
          if((int32_t) (HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80089c0:	f241 3888 	movw	r8, #5000	; 0x1388
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSE)
 80089c4:	4f39      	ldr	r7, [pc, #228]	; (8008aac <HAL_RCC_ClockConfig+0x2b4>)
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80089c6:	f022 0207 	bic.w	r2, r2, #7
 80089ca:	430a      	orrs	r2, r1
 80089cc:	611a      	str	r2, [r3, #16]
      tickstart = HAL_GetTick();
 80089ce:	f7fa fe57 	bl	8003680 <HAL_GetTick>
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80089d2:	6863      	ldr	r3, [r4, #4]
      tickstart = HAL_GetTick();
 80089d4:	4606      	mov	r6, r0
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80089d6:	2b02      	cmp	r3, #2
 80089d8:	d11a      	bne.n	8008a10 <HAL_RCC_ClockConfig+0x218>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSE)
 80089da:	693b      	ldr	r3, [r7, #16]
 80089dc:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80089e0:	2b10      	cmp	r3, #16
 80089e2:	f43f af2b 	beq.w	800883c <HAL_RCC_ClockConfig+0x44>
          if((int32_t) (HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80089e6:	f7fa fe4b 	bl	8003680 <HAL_GetTick>
 80089ea:	1b80      	subs	r0, r0, r6
 80089ec:	4540      	cmp	r0, r8
 80089ee:	d9f4      	bls.n	80089da <HAL_RCC_ClockConfig+0x1e2>
            return HAL_TIMEOUT;
 80089f0:	2003      	movs	r0, #3
 80089f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80089f6:	2903      	cmp	r1, #3
 80089f8:	d102      	bne.n	8008a00 <HAL_RCC_ClockConfig+0x208>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80089fa:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 80089fe:	e7dd      	b.n	80089bc <HAL_RCC_ClockConfig+0x1c4>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8008a00:	2901      	cmp	r1, #1
 8008a02:	d102      	bne.n	8008a0a <HAL_RCC_ClockConfig+0x212>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == RESET)
 8008a04:	f412 7f80 	tst.w	r2, #256	; 0x100
 8008a08:	e7d8      	b.n	80089bc <HAL_RCC_ClockConfig+0x1c4>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008a0a:	f012 0f04 	tst.w	r2, #4
 8008a0e:	e7d5      	b.n	80089bc <HAL_RCC_ClockConfig+0x1c4>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008a10:	2b03      	cmp	r3, #3
 8008a12:	d10b      	bne.n	8008a2c <HAL_RCC_ClockConfig+0x234>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8008a14:	693b      	ldr	r3, [r7, #16]
 8008a16:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008a1a:	2b18      	cmp	r3, #24
 8008a1c:	f43f af0e 	beq.w	800883c <HAL_RCC_ClockConfig+0x44>
          if((int32_t) (HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008a20:	f7fa fe2e 	bl	8003680 <HAL_GetTick>
 8008a24:	1b80      	subs	r0, r0, r6
 8008a26:	4540      	cmp	r0, r8
 8008a28:	d9f4      	bls.n	8008a14 <HAL_RCC_ClockConfig+0x21c>
 8008a2a:	e7e1      	b.n	80089f0 <HAL_RCC_ClockConfig+0x1f8>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8008a2c:	2b01      	cmp	r3, #1
 8008a2e:	d110      	bne.n	8008a52 <HAL_RCC_ClockConfig+0x25a>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_CSI)
 8008a30:	693b      	ldr	r3, [r7, #16]
 8008a32:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008a36:	2b08      	cmp	r3, #8
 8008a38:	f43f af00 	beq.w	800883c <HAL_RCC_ClockConfig+0x44>
          if((int32_t) (HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008a3c:	f7fa fe20 	bl	8003680 <HAL_GetTick>
 8008a40:	1b80      	subs	r0, r0, r6
 8008a42:	4540      	cmp	r0, r8
 8008a44:	d9f4      	bls.n	8008a30 <HAL_RCC_ClockConfig+0x238>
 8008a46:	e7d3      	b.n	80089f0 <HAL_RCC_ClockConfig+0x1f8>
          if((int32_t) (HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008a48:	f7fa fe1a 	bl	8003680 <HAL_GetTick>
 8008a4c:	1b80      	subs	r0, r0, r6
 8008a4e:	4540      	cmp	r0, r8
 8008a50:	d8ce      	bhi.n	80089f0 <HAL_RCC_ClockConfig+0x1f8>
        while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSI)
 8008a52:	693b      	ldr	r3, [r7, #16]
 8008a54:	f013 0f38 	tst.w	r3, #56	; 0x38
 8008a58:	d1f6      	bne.n	8008a48 <HAL_RCC_ClockConfig+0x250>
 8008a5a:	e6ef      	b.n	800883c <HAL_RCC_ClockConfig+0x44>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008a5c:	6813      	ldr	r3, [r2, #0]
 8008a5e:	f023 0307 	bic.w	r3, r3, #7
 8008a62:	432b      	orrs	r3, r5
 8008a64:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8008a66:	6813      	ldr	r3, [r2, #0]
 8008a68:	f003 0307 	and.w	r3, r3, #7
 8008a6c:	429d      	cmp	r5, r3
 8008a6e:	f47f af60 	bne.w	8008932 <HAL_RCC_ClockConfig+0x13a>
 8008a72:	e6ea      	b.n	800884a <HAL_RCC_ClockConfig+0x52>
    assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
 8008a74:	6923      	ldr	r3, [r4, #16]
 8008a76:	f033 0240 	bics.w	r2, r3, #64	; 0x40
 8008a7a:	d00a      	beq.n	8008a92 <HAL_RCC_ClockConfig+0x29a>
 8008a7c:	f023 0220 	bic.w	r2, r3, #32
 8008a80:	2a50      	cmp	r2, #80	; 0x50
 8008a82:	d006      	beq.n	8008a92 <HAL_RCC_ClockConfig+0x29a>
 8008a84:	2b60      	cmp	r3, #96	; 0x60
 8008a86:	d004      	beq.n	8008a92 <HAL_RCC_ClockConfig+0x29a>
 8008a88:	f240 3169 	movw	r1, #873	; 0x369
 8008a8c:	4805      	ldr	r0, [pc, #20]	; (8008aa4 <HAL_RCC_ClockConfig+0x2ac>)
 8008a8e:	f7f9 fa1e 	bl	8001ece <assert_failed>
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8008a92:	4a06      	ldr	r2, [pc, #24]	; (8008aac <HAL_RCC_ClockConfig+0x2b4>)
 8008a94:	6921      	ldr	r1, [r4, #16]
 8008a96:	6993      	ldr	r3, [r2, #24]
 8008a98:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008a9c:	430b      	orrs	r3, r1
 8008a9e:	6193      	str	r3, [r2, #24]
 8008aa0:	e6d7      	b.n	8008852 <HAL_RCC_ClockConfig+0x5a>
 8008aa2:	bf00      	nop
 8008aa4:	0801396c 	.word	0x0801396c
 8008aa8:	52002000 	.word	0x52002000
 8008aac:	58024400 	.word	0x58024400
 8008ab0:	08013628 	.word	0x08013628
 8008ab4:	24000018 	.word	0x24000018

08008ab8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008ab8:	b508      	push	{r3, lr}
  SystemD2Clock = (HAL_RCCEx_GetD1SysClockFreq() >> D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> POSITION_VAL(RCC_D1CFGR_HPRE_0)]);
 8008aba:	f000 fff9 	bl	8009ab0 <HAL_RCCEx_GetD1SysClockFreq>
 8008abe:	4b08      	ldr	r3, [pc, #32]	; (8008ae0 <HAL_RCC_GetHCLKFreq+0x28>)
 8008ac0:	2201      	movs	r2, #1
 8008ac2:	699b      	ldr	r3, [r3, #24]
 8008ac4:	fa92 f2a2 	rbit	r2, r2
 8008ac8:	fab2 f282 	clz	r2, r2
 8008acc:	f003 030f 	and.w	r3, r3, #15
 8008ad0:	40d3      	lsrs	r3, r2
 8008ad2:	4a04      	ldr	r2, [pc, #16]	; (8008ae4 <HAL_RCC_GetHCLKFreq+0x2c>)
 8008ad4:	5cd3      	ldrb	r3, [r2, r3]
 8008ad6:	40d8      	lsrs	r0, r3
 8008ad8:	4b03      	ldr	r3, [pc, #12]	; (8008ae8 <HAL_RCC_GetHCLKFreq+0x30>)
 8008ada:	6018      	str	r0, [r3, #0]
  return SystemD2Clock;
}
 8008adc:	bd08      	pop	{r3, pc}
 8008ade:	bf00      	nop
 8008ae0:	58024400 	.word	0x58024400
 8008ae4:	08013628 	.word	0x08013628
 8008ae8:	2400001c 	.word	0x2400001c

08008aec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008aec:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> POSITION_VAL(RCC_D2CFGR_D2PPRE1_0)]);
 8008aee:	f7ff ffe3 	bl	8008ab8 <HAL_RCC_GetHCLKFreq>
 8008af2:	4b07      	ldr	r3, [pc, #28]	; (8008b10 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008af4:	2210      	movs	r2, #16
 8008af6:	69db      	ldr	r3, [r3, #28]
 8008af8:	fa92 f2a2 	rbit	r2, r2
 8008afc:	fab2 f282 	clz	r2, r2
 8008b00:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8008b04:	40d3      	lsrs	r3, r2
 8008b06:	4a03      	ldr	r2, [pc, #12]	; (8008b14 <HAL_RCC_GetPCLK1Freq+0x28>)
 8008b08:	5cd3      	ldrb	r3, [r2, r3]
}
 8008b0a:	40d8      	lsrs	r0, r3
 8008b0c:	bd08      	pop	{r3, pc}
 8008b0e:	bf00      	nop
 8008b10:	58024400 	.word	0x58024400
 8008b14:	08013628 	.word	0x08013628

08008b18 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008b18:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> POSITION_VAL(RCC_D2CFGR_D2PPRE2_0)]);
 8008b1a:	f7ff ffcd 	bl	8008ab8 <HAL_RCC_GetHCLKFreq>
 8008b1e:	4b07      	ldr	r3, [pc, #28]	; (8008b3c <HAL_RCC_GetPCLK2Freq+0x24>)
 8008b20:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008b24:	69db      	ldr	r3, [r3, #28]
 8008b26:	fa92 f2a2 	rbit	r2, r2
 8008b2a:	fab2 f282 	clz	r2, r2
 8008b2e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8008b32:	40d3      	lsrs	r3, r2
 8008b34:	4a02      	ldr	r2, [pc, #8]	; (8008b40 <HAL_RCC_GetPCLK2Freq+0x28>)
 8008b36:	5cd3      	ldrb	r3, [r2, r3]
}
 8008b38:	40d8      	lsrs	r0, r3
 8008b3a:	bd08      	pop	{r3, pc}
 8008b3c:	58024400 	.word	0x58024400
 8008b40:	08013628 	.word	0x08013628

08008b44 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8008b44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
  assert_param(IS_RCC_PLL2M_VALUE(pll2->PLL2M));
 8008b46:	6803      	ldr	r3, [r0, #0]
{
 8008b48:	4606      	mov	r6, r0
 8008b4a:	460d      	mov	r5, r1
  assert_param(IS_RCC_PLL2M_VALUE(pll2->PLL2M));
 8008b4c:	3b01      	subs	r3, #1
 8008b4e:	2b3e      	cmp	r3, #62	; 0x3e
 8008b50:	d904      	bls.n	8008b5c <RCCEx_PLL2_Config+0x18>
 8008b52:	f44f 611a 	mov.w	r1, #2464	; 0x9a0
 8008b56:	4844      	ldr	r0, [pc, #272]	; (8008c68 <RCCEx_PLL2_Config+0x124>)
 8008b58:	f7f9 f9b9 	bl	8001ece <assert_failed>
  assert_param(IS_RCC_PLL2N_VALUE(pll2->PLL2N));
 8008b5c:	6873      	ldr	r3, [r6, #4]
 8008b5e:	3b04      	subs	r3, #4
 8008b60:	f5b3 7ffe 	cmp.w	r3, #508	; 0x1fc
 8008b64:	d904      	bls.n	8008b70 <RCCEx_PLL2_Config+0x2c>
 8008b66:	f640 11a1 	movw	r1, #2465	; 0x9a1
 8008b6a:	483f      	ldr	r0, [pc, #252]	; (8008c68 <RCCEx_PLL2_Config+0x124>)
 8008b6c:	f7f9 f9af 	bl	8001ece <assert_failed>
  assert_param(IS_RCC_PLL2P_VALUE(pll2->PLL2P));
 8008b70:	68b3      	ldr	r3, [r6, #8]
 8008b72:	3b01      	subs	r3, #1
 8008b74:	2b7f      	cmp	r3, #127	; 0x7f
 8008b76:	d904      	bls.n	8008b82 <RCCEx_PLL2_Config+0x3e>
 8008b78:	f640 11a2 	movw	r1, #2466	; 0x9a2
 8008b7c:	483a      	ldr	r0, [pc, #232]	; (8008c68 <RCCEx_PLL2_Config+0x124>)
 8008b7e:	f7f9 f9a6 	bl	8001ece <assert_failed>
  assert_param(IS_RCC_PLL2R_VALUE(pll2->PLL2R));
 8008b82:	6933      	ldr	r3, [r6, #16]
 8008b84:	3b01      	subs	r3, #1
 8008b86:	2b7f      	cmp	r3, #127	; 0x7f
 8008b88:	d904      	bls.n	8008b94 <RCCEx_PLL2_Config+0x50>
 8008b8a:	f640 11a3 	movw	r1, #2467	; 0x9a3
 8008b8e:	4836      	ldr	r0, [pc, #216]	; (8008c68 <RCCEx_PLL2_Config+0x124>)
 8008b90:	f7f9 f99d 	bl	8001ece <assert_failed>
  assert_param(IS_RCC_PLL2Q_VALUE(pll2->PLL2Q));
 8008b94:	68f3      	ldr	r3, [r6, #12]
 8008b96:	3b01      	subs	r3, #1
 8008b98:	2b7f      	cmp	r3, #127	; 0x7f
 8008b9a:	d904      	bls.n	8008ba6 <RCCEx_PLL2_Config+0x62>
 8008b9c:	f640 11a4 	movw	r1, #2468	; 0x9a4
 8008ba0:	4831      	ldr	r0, [pc, #196]	; (8008c68 <RCCEx_PLL2_Config+0x124>)
 8008ba2:	f7f9 f994 	bl	8001ece <assert_failed>

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008ba6:	4c31      	ldr	r4, [pc, #196]	; (8008c6c <RCCEx_PLL2_Config+0x128>)
 8008ba8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8008baa:	f003 0303 	and.w	r3, r3, #3
 8008bae:	2b03      	cmp	r3, #3
 8008bb0:	d058      	beq.n	8008c64 <RCCEx_PLL2_Config+0x120>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8008bb2:	6823      	ldr	r3, [r4, #0]
 8008bb4:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8008bb8:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008bba:	f7fa fd61 	bl	8003680 <HAL_GetTick>
 8008bbe:	4607      	mov	r7, r0

    /* Wait till PLL is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 8008bc0:	6823      	ldr	r3, [r4, #0]
 8008bc2:	011a      	lsls	r2, r3, #4
 8008bc4:	d43a      	bmi.n	8008c3c <RCCEx_PLL2_Config+0xf8>
        return HAL_TIMEOUT;
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8008bc6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8008bc8:	6832      	ldr	r2, [r6, #0]
 8008bca:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8008bce:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 8008bd2:	62a3      	str	r3, [r4, #40]	; 0x28
 8008bd4:	68b3      	ldr	r3, [r6, #8]
 8008bd6:	68f2      	ldr	r2, [r6, #12]
 8008bd8:	3b01      	subs	r3, #1
 8008bda:	3a01      	subs	r2, #1
 8008bdc:	025b      	lsls	r3, r3, #9
 8008bde:	0412      	lsls	r2, r2, #16
 8008be0:	b29b      	uxth	r3, r3
 8008be2:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 8008be6:	4313      	orrs	r3, r2
 8008be8:	6872      	ldr	r2, [r6, #4]
 8008bea:	3a01      	subs	r2, #1
 8008bec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008bf0:	4313      	orrs	r3, r2
 8008bf2:	6932      	ldr	r2, [r6, #16]
 8008bf4:	3a01      	subs	r2, #1
 8008bf6:	0612      	lsls	r2, r2, #24
 8008bf8:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 8008bfc:	4313      	orrs	r3, r2
 8008bfe:	63a3      	str	r3, [r4, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8008c00:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8008c02:	6972      	ldr	r2, [r6, #20]
 8008c04:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8008c08:	4313      	orrs	r3, r2
 8008c0a:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8008c0c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8008c0e:	69b2      	ldr	r2, [r6, #24]
 8008c10:	f023 0320 	bic.w	r3, r3, #32
 8008c14:	4313      	orrs	r3, r2
 8008c16:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8008c18:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    if(Divider == DIVIDER_P_UPDATE)
 8008c1a:	b9b5      	cbnz	r5, 8008c4a <RCCEx_PLL2_Config+0x106>
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8008c1c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8008c20:	62e3      	str	r3, [r4, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8008c22:	4c12      	ldr	r4, [pc, #72]	; (8008c6c <RCCEx_PLL2_Config+0x128>)
 8008c24:	6823      	ldr	r3, [r4, #0]
 8008c26:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8008c2a:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008c2c:	f7fa fd28 	bl	8003680 <HAL_GetTick>
 8008c30:	4605      	mov	r5, r0

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == RESET)
 8008c32:	6823      	ldr	r3, [r4, #0]
 8008c34:	011b      	lsls	r3, r3, #4
 8008c36:	d50f      	bpl.n	8008c58 <RCCEx_PLL2_Config+0x114>
    }

  }


  return status;
 8008c38:	2000      	movs	r0, #0
 8008c3a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((int32_t) (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8008c3c:	f7fa fd20 	bl	8003680 <HAL_GetTick>
 8008c40:	1bc0      	subs	r0, r0, r7
 8008c42:	2802      	cmp	r0, #2
 8008c44:	d9bc      	bls.n	8008bc0 <RCCEx_PLL2_Config+0x7c>
        return HAL_TIMEOUT;
 8008c46:	2003      	movs	r0, #3
 8008c48:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    else if(Divider == DIVIDER_Q_UPDATE)
 8008c4a:	2d01      	cmp	r5, #1
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8008c4c:	bf0c      	ite	eq
 8008c4e:	f443 1380 	orreq.w	r3, r3, #1048576	; 0x100000
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8008c52:	f443 1300 	orrne.w	r3, r3, #2097152	; 0x200000
 8008c56:	e7e3      	b.n	8008c20 <RCCEx_PLL2_Config+0xdc>
      if((int32_t) (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8008c58:	f7fa fd12 	bl	8003680 <HAL_GetTick>
 8008c5c:	1b40      	subs	r0, r0, r5
 8008c5e:	2802      	cmp	r0, #2
 8008c60:	d9e7      	bls.n	8008c32 <RCCEx_PLL2_Config+0xee>
 8008c62:	e7f0      	b.n	8008c46 <RCCEx_PLL2_Config+0x102>
    return HAL_ERROR;
 8008c64:	2001      	movs	r0, #1
}
 8008c66:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008c68:	080139aa 	.word	0x080139aa
 8008c6c:	58024400 	.word	0x58024400

08008c70 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8008c70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
  assert_param(IS_RCC_PLL3M_VALUE(pll3->PLL3M));
 8008c72:	6803      	ldr	r3, [r0, #0]
{
 8008c74:	4606      	mov	r6, r0
 8008c76:	460d      	mov	r5, r1
  assert_param(IS_RCC_PLL3M_VALUE(pll3->PLL3M));
 8008c78:	3b01      	subs	r3, #1
 8008c7a:	2b3e      	cmp	r3, #62	; 0x3e
 8008c7c:	d904      	bls.n	8008c88 <RCCEx_PLL3_Config+0x18>
 8008c7e:	f640 11fb 	movw	r1, #2555	; 0x9fb
 8008c82:	4844      	ldr	r0, [pc, #272]	; (8008d94 <RCCEx_PLL3_Config+0x124>)
 8008c84:	f7f9 f923 	bl	8001ece <assert_failed>
  assert_param(IS_RCC_PLL3N_VALUE(pll3->PLL3N));
 8008c88:	6873      	ldr	r3, [r6, #4]
 8008c8a:	3b04      	subs	r3, #4
 8008c8c:	f5b3 7ffe 	cmp.w	r3, #508	; 0x1fc
 8008c90:	d904      	bls.n	8008c9c <RCCEx_PLL3_Config+0x2c>
 8008c92:	f640 11fc 	movw	r1, #2556	; 0x9fc
 8008c96:	483f      	ldr	r0, [pc, #252]	; (8008d94 <RCCEx_PLL3_Config+0x124>)
 8008c98:	f7f9 f919 	bl	8001ece <assert_failed>
  assert_param(IS_RCC_PLL3P_VALUE(pll3->PLL3P));
 8008c9c:	68b3      	ldr	r3, [r6, #8]
 8008c9e:	3b01      	subs	r3, #1
 8008ca0:	2b7f      	cmp	r3, #127	; 0x7f
 8008ca2:	d904      	bls.n	8008cae <RCCEx_PLL3_Config+0x3e>
 8008ca4:	f640 11fd 	movw	r1, #2557	; 0x9fd
 8008ca8:	483a      	ldr	r0, [pc, #232]	; (8008d94 <RCCEx_PLL3_Config+0x124>)
 8008caa:	f7f9 f910 	bl	8001ece <assert_failed>
  assert_param(IS_RCC_PLL3R_VALUE(pll3->PLL3R));
 8008cae:	6933      	ldr	r3, [r6, #16]
 8008cb0:	3b01      	subs	r3, #1
 8008cb2:	2b7f      	cmp	r3, #127	; 0x7f
 8008cb4:	d904      	bls.n	8008cc0 <RCCEx_PLL3_Config+0x50>
 8008cb6:	f640 11fe 	movw	r1, #2558	; 0x9fe
 8008cba:	4836      	ldr	r0, [pc, #216]	; (8008d94 <RCCEx_PLL3_Config+0x124>)
 8008cbc:	f7f9 f907 	bl	8001ece <assert_failed>
  assert_param(IS_RCC_PLL3Q_VALUE(pll3->PLL3Q));
 8008cc0:	68f3      	ldr	r3, [r6, #12]
 8008cc2:	3b01      	subs	r3, #1
 8008cc4:	2b7f      	cmp	r3, #127	; 0x7f
 8008cc6:	d904      	bls.n	8008cd2 <RCCEx_PLL3_Config+0x62>
 8008cc8:	f640 11ff 	movw	r1, #2559	; 0x9ff
 8008ccc:	4831      	ldr	r0, [pc, #196]	; (8008d94 <RCCEx_PLL3_Config+0x124>)
 8008cce:	f7f9 f8fe 	bl	8001ece <assert_failed>

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008cd2:	4c31      	ldr	r4, [pc, #196]	; (8008d98 <RCCEx_PLL3_Config+0x128>)
 8008cd4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8008cd6:	f003 0303 	and.w	r3, r3, #3
 8008cda:	2b03      	cmp	r3, #3
 8008cdc:	d058      	beq.n	8008d90 <RCCEx_PLL3_Config+0x120>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8008cde:	6823      	ldr	r3, [r4, #0]
 8008ce0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008ce4:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008ce6:	f7fa fccb 	bl	8003680 <HAL_GetTick>
 8008cea:	4607      	mov	r7, r0
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != RESET)
 8008cec:	6823      	ldr	r3, [r4, #0]
 8008cee:	009a      	lsls	r2, r3, #2
 8008cf0:	d43a      	bmi.n	8008d68 <RCCEx_PLL3_Config+0xf8>
        return HAL_TIMEOUT;
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8008cf2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8008cf4:	6832      	ldr	r2, [r6, #0]
 8008cf6:	f023 737c 	bic.w	r3, r3, #66060288	; 0x3f00000
 8008cfa:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
 8008cfe:	62a3      	str	r3, [r4, #40]	; 0x28
 8008d00:	68b3      	ldr	r3, [r6, #8]
 8008d02:	68f2      	ldr	r2, [r6, #12]
 8008d04:	3b01      	subs	r3, #1
 8008d06:	3a01      	subs	r2, #1
 8008d08:	025b      	lsls	r3, r3, #9
 8008d0a:	0412      	lsls	r2, r2, #16
 8008d0c:	b29b      	uxth	r3, r3
 8008d0e:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 8008d12:	4313      	orrs	r3, r2
 8008d14:	6872      	ldr	r2, [r6, #4]
 8008d16:	3a01      	subs	r2, #1
 8008d18:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008d1c:	4313      	orrs	r3, r2
 8008d1e:	6932      	ldr	r2, [r6, #16]
 8008d20:	3a01      	subs	r2, #1
 8008d22:	0612      	lsls	r2, r2, #24
 8008d24:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 8008d28:	4313      	orrs	r3, r2
 8008d2a:	6423      	str	r3, [r4, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8008d2c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8008d2e:	6972      	ldr	r2, [r6, #20]
 8008d30:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8008d34:	4313      	orrs	r3, r2
 8008d36:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8008d38:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8008d3a:	69b2      	ldr	r2, [r6, #24]
 8008d3c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008d40:	4313      	orrs	r3, r2
 8008d42:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8008d44:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    if(Divider == DIVIDER_P_UPDATE)
 8008d46:	b9b5      	cbnz	r5, 8008d76 <RCCEx_PLL3_Config+0x106>
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8008d48:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8008d4c:	62e3      	str	r3, [r4, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8008d4e:	4c12      	ldr	r4, [pc, #72]	; (8008d98 <RCCEx_PLL3_Config+0x128>)
 8008d50:	6823      	ldr	r3, [r4, #0]
 8008d52:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008d56:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008d58:	f7fa fc92 	bl	8003680 <HAL_GetTick>
 8008d5c:	4605      	mov	r5, r0

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == RESET)
 8008d5e:	6823      	ldr	r3, [r4, #0]
 8008d60:	009b      	lsls	r3, r3, #2
 8008d62:	d50f      	bpl.n	8008d84 <RCCEx_PLL3_Config+0x114>
    }

  }


  return status;
 8008d64:	2000      	movs	r0, #0
 8008d66:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((int32_t) (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8008d68:	f7fa fc8a 	bl	8003680 <HAL_GetTick>
 8008d6c:	1bc0      	subs	r0, r0, r7
 8008d6e:	2802      	cmp	r0, #2
 8008d70:	d9bc      	bls.n	8008cec <RCCEx_PLL3_Config+0x7c>
        return HAL_TIMEOUT;
 8008d72:	2003      	movs	r0, #3
 8008d74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    else if(Divider == DIVIDER_Q_UPDATE)
 8008d76:	2d01      	cmp	r5, #1
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8008d78:	bf0c      	ite	eq
 8008d7a:	f443 0300 	orreq.w	r3, r3, #8388608	; 0x800000
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8008d7e:	f043 7380 	orrne.w	r3, r3, #16777216	; 0x1000000
 8008d82:	e7e3      	b.n	8008d4c <RCCEx_PLL3_Config+0xdc>
      if((int32_t) (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8008d84:	f7fa fc7c 	bl	8003680 <HAL_GetTick>
 8008d88:	1b40      	subs	r0, r0, r5
 8008d8a:	2802      	cmp	r0, #2
 8008d8c:	d9e7      	bls.n	8008d5e <RCCEx_PLL3_Config+0xee>
 8008d8e:	e7f0      	b.n	8008d72 <RCCEx_PLL3_Config+0x102>
    return HAL_ERROR;
 8008d90:	2001      	movs	r0, #1
}
 8008d92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008d94:	080139aa 	.word	0x080139aa
 8008d98:	58024400 	.word	0x58024400

08008d9c <HAL_RCCEx_PeriphCLKConfig>:
{
 8008d9c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8008da0:	6805      	ldr	r5, [r0, #0]
{
 8008da2:	4604      	mov	r4, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8008da4:	f015 6000 	ands.w	r0, r5, #134217728	; 0x8000000
 8008da8:	d014      	beq.n	8008dd4 <HAL_RCCEx_PeriphCLKConfig+0x38>
    switch(PeriphClkInit->SpdifrxClockSelection)
 8008daa:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008dac:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008db0:	d018      	beq.n	8008de4 <HAL_RCCEx_PeriphCLKConfig+0x48>
 8008db2:	d802      	bhi.n	8008dba <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8008db4:	b183      	cbz	r3, 8008dd8 <HAL_RCCEx_PeriphCLKConfig+0x3c>
      ret = HAL_ERROR;
 8008db6:	2501      	movs	r5, #1
 8008db8:	e01b      	b.n	8008df2 <HAL_RCCEx_PeriphCLKConfig+0x56>
    switch(PeriphClkInit->SpdifrxClockSelection)
 8008dba:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008dbe:	d023      	beq.n	8008e08 <HAL_RCCEx_PeriphCLKConfig+0x6c>
 8008dc0:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8008dc4:	d1f7      	bne.n	8008db6 <HAL_RCCEx_PeriphCLKConfig+0x1a>
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8008dc6:	4aa6      	ldr	r2, [pc, #664]	; (8009060 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8008dc8:	6e61      	ldr	r1, [r4, #100]	; 0x64
 8008dca:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8008dcc:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8008dd0:	430b      	orrs	r3, r1
 8008dd2:	6513      	str	r3, [r2, #80]	; 0x50
 8008dd4:	2500      	movs	r5, #0
 8008dd6:	e00c      	b.n	8008df2 <HAL_RCCEx_PeriphCLKConfig+0x56>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008dd8:	4aa1      	ldr	r2, [pc, #644]	; (8009060 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8008dda:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8008ddc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008de0:	62d3      	str	r3, [r2, #44]	; 0x2c
      break;
 8008de2:	e7f0      	b.n	8008dc6 <HAL_RCCEx_PeriphCLKConfig+0x2a>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8008de4:	2102      	movs	r1, #2
 8008de6:	1d20      	adds	r0, r4, #4
 8008de8:	f7ff feac 	bl	8008b44 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8008dec:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008dee:	2800      	cmp	r0, #0
 8008df0:	d0e9      	beq.n	8008dc6 <HAL_RCCEx_PeriphCLKConfig+0x2a>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8008df2:	6823      	ldr	r3, [r4, #0]
 8008df4:	05de      	lsls	r6, r3, #23
 8008df6:	d53c      	bpl.n	8008e72 <HAL_RCCEx_PeriphCLKConfig+0xd6>
    switch(PeriphClkInit->Sai1ClockSelection)
 8008df8:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8008dfa:	2b04      	cmp	r3, #4
 8008dfc:	d834      	bhi.n	8008e68 <HAL_RCCEx_PeriphCLKConfig+0xcc>
 8008dfe:	e8df f003 	tbb	[pc, r3]
 8008e02:	1009      	.short	0x1009
 8008e04:	0e2d      	.short	0x0e2d
 8008e06:	0e          	.byte	0x0e
 8008e07:	00          	.byte	0x00
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8008e08:	2102      	movs	r1, #2
 8008e0a:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8008e0e:	f7ff ff2f 	bl	8008c70 <RCCEx_PLL3_Config>
 8008e12:	e7eb      	b.n	8008dec <HAL_RCCEx_PeriphCLKConfig+0x50>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008e14:	4a92      	ldr	r2, [pc, #584]	; (8009060 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8008e16:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8008e18:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008e1c:	62d3      	str	r3, [r2, #44]	; 0x2c
    switch(PeriphClkInit->Sai1ClockSelection)
 8008e1e:	462e      	mov	r6, r5
 8008e20:	e004      	b.n	8008e2c <HAL_RCCEx_PeriphCLKConfig+0x90>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8008e22:	2100      	movs	r1, #0
 8008e24:	1d20      	adds	r0, r4, #4
 8008e26:	f7ff fe8d 	bl	8008b44 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8008e2a:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 8008e2c:	b9ee      	cbnz	r6, 8008e6a <HAL_RCCEx_PeriphCLKConfig+0xce>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8008e2e:	4a8c      	ldr	r2, [pc, #560]	; (8009060 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8008e30:	6d61      	ldr	r1, [r4, #84]	; 0x54
 8008e32:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8008e34:	f023 0307 	bic.w	r3, r3, #7
 8008e38:	430b      	orrs	r3, r1
 8008e3a:	6513      	str	r3, [r2, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8008e3c:	6823      	ldr	r3, [r4, #0]
 8008e3e:	0598      	lsls	r0, r3, #22
 8008e40:	d527      	bpl.n	8008e92 <HAL_RCCEx_PeriphCLKConfig+0xf6>
    switch(PeriphClkInit->Sai23ClockSelection)
 8008e42:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008e44:	2b80      	cmp	r3, #128	; 0x80
 8008e46:	d043      	beq.n	8008ed0 <HAL_RCCEx_PeriphCLKConfig+0x134>
 8008e48:	d815      	bhi.n	8008e76 <HAL_RCCEx_PeriphCLKConfig+0xda>
 8008e4a:	2b00      	cmp	r3, #0
 8008e4c:	d034      	beq.n	8008eb8 <HAL_RCCEx_PeriphCLKConfig+0x11c>
 8008e4e:	2b40      	cmp	r3, #64	; 0x40
 8008e50:	d038      	beq.n	8008ec4 <HAL_RCCEx_PeriphCLKConfig+0x128>
      ret = HAL_ERROR;
 8008e52:	2601      	movs	r6, #1
      status |= ret;
 8008e54:	ea45 0006 	orr.w	r0, r5, r6
 8008e58:	b2c5      	uxtb	r5, r0
 8008e5a:	e01a      	b.n	8008e92 <HAL_RCCEx_PeriphCLKConfig+0xf6>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8008e5c:	2100      	movs	r1, #0
 8008e5e:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8008e62:	f7ff ff05 	bl	8008c70 <RCCEx_PLL3_Config>
 8008e66:	e7e0      	b.n	8008e2a <HAL_RCCEx_PeriphCLKConfig+0x8e>
      ret = HAL_ERROR;
 8008e68:	2601      	movs	r6, #1
      status |= ret;
 8008e6a:	ea45 0006 	orr.w	r0, r5, r6
 8008e6e:	b2c5      	uxtb	r5, r0
 8008e70:	e7e4      	b.n	8008e3c <HAL_RCCEx_PeriphCLKConfig+0xa0>
 8008e72:	462e      	mov	r6, r5
 8008e74:	e7e2      	b.n	8008e3c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    switch(PeriphClkInit->Sai23ClockSelection)
 8008e76:	2bc0      	cmp	r3, #192	; 0xc0
 8008e78:	d002      	beq.n	8008e80 <HAL_RCCEx_PeriphCLKConfig+0xe4>
 8008e7a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008e7e:	d1e8      	bne.n	8008e52 <HAL_RCCEx_PeriphCLKConfig+0xb6>
    if(ret == HAL_OK)
 8008e80:	2e00      	cmp	r6, #0
 8008e82:	d1e7      	bne.n	8008e54 <HAL_RCCEx_PeriphCLKConfig+0xb8>
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8008e84:	4a76      	ldr	r2, [pc, #472]	; (8009060 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8008e86:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8008e88:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8008e8a:	f423 73e0 	bic.w	r3, r3, #448	; 0x1c0
 8008e8e:	430b      	orrs	r3, r1
 8008e90:	6513      	str	r3, [r2, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8008e92:	6823      	ldr	r3, [r4, #0]
 8008e94:	0559      	lsls	r1, r3, #21
 8008e96:	d531      	bpl.n	8008efc <HAL_RCCEx_PeriphCLKConfig+0x160>
    switch(PeriphClkInit->Sai4AClockSelection)
 8008e98:	f8d4 30a4 	ldr.w	r3, [r4, #164]	; 0xa4
 8008e9c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008ea0:	d04b      	beq.n	8008f3a <HAL_RCCEx_PeriphCLKConfig+0x19e>
 8008ea2:	d81b      	bhi.n	8008edc <HAL_RCCEx_PeriphCLKConfig+0x140>
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	d03c      	beq.n	8008f22 <HAL_RCCEx_PeriphCLKConfig+0x186>
 8008ea8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008eac:	d03f      	beq.n	8008f2e <HAL_RCCEx_PeriphCLKConfig+0x192>
      ret = HAL_ERROR;
 8008eae:	2601      	movs	r6, #1
      status |= ret;
 8008eb0:	ea45 0006 	orr.w	r0, r5, r6
 8008eb4:	b2c5      	uxtb	r5, r0
 8008eb6:	e021      	b.n	8008efc <HAL_RCCEx_PeriphCLKConfig+0x160>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008eb8:	4a69      	ldr	r2, [pc, #420]	; (8009060 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8008eba:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8008ebc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008ec0:	62d3      	str	r3, [r2, #44]	; 0x2c
      break;
 8008ec2:	e7dd      	b.n	8008e80 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8008ec4:	2100      	movs	r1, #0
 8008ec6:	1d20      	adds	r0, r4, #4
 8008ec8:	f7ff fe3c 	bl	8008b44 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8008ecc:	4606      	mov	r6, r0
      break;
 8008ece:	e7d7      	b.n	8008e80 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8008ed0:	2100      	movs	r1, #0
 8008ed2:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8008ed6:	f7ff fecb 	bl	8008c70 <RCCEx_PLL3_Config>
 8008eda:	e7f7      	b.n	8008ecc <HAL_RCCEx_PeriphCLKConfig+0x130>
    switch(PeriphClkInit->Sai4AClockSelection)
 8008edc:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8008ee0:	d002      	beq.n	8008ee8 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8008ee2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8008ee6:	d1e2      	bne.n	8008eae <HAL_RCCEx_PeriphCLKConfig+0x112>
    if(ret == HAL_OK)
 8008ee8:	2e00      	cmp	r6, #0
 8008eea:	d1e1      	bne.n	8008eb0 <HAL_RCCEx_PeriphCLKConfig+0x114>
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8008eec:	4a5c      	ldr	r2, [pc, #368]	; (8009060 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8008eee:	f8d4 10a4 	ldr.w	r1, [r4, #164]	; 0xa4
 8008ef2:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8008ef4:	f423 0360 	bic.w	r3, r3, #14680064	; 0xe00000
 8008ef8:	430b      	orrs	r3, r1
 8008efa:	6593      	str	r3, [r2, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8008efc:	6823      	ldr	r3, [r4, #0]
 8008efe:	051a      	lsls	r2, r3, #20
 8008f00:	d531      	bpl.n	8008f66 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    switch(PeriphClkInit->Sai4BClockSelection)
 8008f02:	f8d4 30a8 	ldr.w	r3, [r4, #168]	; 0xa8
 8008f06:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8008f0a:	d045      	beq.n	8008f98 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
 8008f0c:	d81b      	bhi.n	8008f46 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8008f0e:	2b00      	cmp	r3, #0
 8008f10:	d036      	beq.n	8008f80 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 8008f12:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8008f16:	d039      	beq.n	8008f8c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
      ret = HAL_ERROR;
 8008f18:	2601      	movs	r6, #1
      status |= ret;
 8008f1a:	ea45 0006 	orr.w	r0, r5, r6
 8008f1e:	b2c5      	uxtb	r5, r0
 8008f20:	e021      	b.n	8008f66 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008f22:	4a4f      	ldr	r2, [pc, #316]	; (8009060 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8008f24:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8008f26:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008f2a:	62d3      	str	r3, [r2, #44]	; 0x2c
      break;
 8008f2c:	e7dc      	b.n	8008ee8 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8008f2e:	2100      	movs	r1, #0
 8008f30:	1d20      	adds	r0, r4, #4
 8008f32:	f7ff fe07 	bl	8008b44 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8008f36:	4606      	mov	r6, r0
      break;
 8008f38:	e7d6      	b.n	8008ee8 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8008f3a:	2100      	movs	r1, #0
 8008f3c:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8008f40:	f7ff fe96 	bl	8008c70 <RCCEx_PLL3_Config>
 8008f44:	e7f7      	b.n	8008f36 <HAL_RCCEx_PeriphCLKConfig+0x19a>
    switch(PeriphClkInit->Sai4BClockSelection)
 8008f46:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8008f4a:	d002      	beq.n	8008f52 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8008f4c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8008f50:	d1e2      	bne.n	8008f18 <HAL_RCCEx_PeriphCLKConfig+0x17c>
    if(ret == HAL_OK)
 8008f52:	2e00      	cmp	r6, #0
 8008f54:	d1e1      	bne.n	8008f1a <HAL_RCCEx_PeriphCLKConfig+0x17e>
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8008f56:	4a42      	ldr	r2, [pc, #264]	; (8009060 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8008f58:	f8d4 10a8 	ldr.w	r1, [r4, #168]	; 0xa8
 8008f5c:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8008f5e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8008f62:	430b      	orrs	r3, r1
 8008f64:	6593      	str	r3, [r2, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8008f66:	6823      	ldr	r3, [r4, #0]
 8008f68:	019b      	lsls	r3, r3, #6
 8008f6a:	d528      	bpl.n	8008fbe <HAL_RCCEx_PeriphCLKConfig+0x222>
    switch(PeriphClkInit->QspiClockSelection)
 8008f6c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8008f6e:	2b10      	cmp	r3, #16
 8008f70:	d037      	beq.n	8008fe2 <HAL_RCCEx_PeriphCLKConfig+0x246>
 8008f72:	d817      	bhi.n	8008fa4 <HAL_RCCEx_PeriphCLKConfig+0x208>
 8008f74:	b1d3      	cbz	r3, 8008fac <HAL_RCCEx_PeriphCLKConfig+0x210>
      ret = HAL_ERROR;
 8008f76:	2601      	movs	r6, #1
      status |= ret;
 8008f78:	ea45 0006 	orr.w	r0, r5, r6
 8008f7c:	b2c5      	uxtb	r5, r0
 8008f7e:	e01e      	b.n	8008fbe <HAL_RCCEx_PeriphCLKConfig+0x222>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008f80:	4a37      	ldr	r2, [pc, #220]	; (8009060 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8008f82:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8008f84:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008f88:	62d3      	str	r3, [r2, #44]	; 0x2c
      break;
 8008f8a:	e7e2      	b.n	8008f52 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8008f8c:	2100      	movs	r1, #0
 8008f8e:	1d20      	adds	r0, r4, #4
 8008f90:	f7ff fdd8 	bl	8008b44 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8008f94:	4606      	mov	r6, r0
      break;
 8008f96:	e7dc      	b.n	8008f52 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8008f98:	2100      	movs	r1, #0
 8008f9a:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8008f9e:	f7ff fe67 	bl	8008c70 <RCCEx_PLL3_Config>
 8008fa2:	e7f7      	b.n	8008f94 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
    switch(PeriphClkInit->QspiClockSelection)
 8008fa4:	2b20      	cmp	r3, #32
 8008fa6:	d022      	beq.n	8008fee <HAL_RCCEx_PeriphCLKConfig+0x252>
 8008fa8:	2b30      	cmp	r3, #48	; 0x30
 8008faa:	d1e4      	bne.n	8008f76 <HAL_RCCEx_PeriphCLKConfig+0x1da>
    if(ret == HAL_OK)
 8008fac:	2e00      	cmp	r6, #0
 8008fae:	d1e3      	bne.n	8008f78 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8008fb0:	4a2b      	ldr	r2, [pc, #172]	; (8009060 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8008fb2:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8008fb4:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8008fb6:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8008fba:	430b      	orrs	r3, r1
 8008fbc:	64d3      	str	r3, [r2, #76]	; 0x4c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8008fbe:	6823      	ldr	r3, [r4, #0]
 8008fc0:	04df      	lsls	r7, r3, #19
 8008fc2:	d529      	bpl.n	8009018 <HAL_RCCEx_PeriphCLKConfig+0x27c>
    switch(PeriphClkInit->Spi123ClockSelection)
 8008fc4:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8008fc6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008fca:	d042      	beq.n	8009052 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
 8008fcc:	d815      	bhi.n	8008ffa <HAL_RCCEx_PeriphCLKConfig+0x25e>
 8008fce:	2b00      	cmp	r3, #0
 8008fd0:	d033      	beq.n	800903a <HAL_RCCEx_PeriphCLKConfig+0x29e>
 8008fd2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008fd6:	d036      	beq.n	8009046 <HAL_RCCEx_PeriphCLKConfig+0x2aa>
      ret = HAL_ERROR;
 8008fd8:	2601      	movs	r6, #1
      status |= ret;
 8008fda:	ea45 0006 	orr.w	r0, r5, r6
 8008fde:	b2c5      	uxtb	r5, r0
 8008fe0:	e01a      	b.n	8009018 <HAL_RCCEx_PeriphCLKConfig+0x27c>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008fe2:	4a1f      	ldr	r2, [pc, #124]	; (8009060 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8008fe4:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8008fe6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008fea:	62d3      	str	r3, [r2, #44]	; 0x2c
      break;
 8008fec:	e7de      	b.n	8008fac <HAL_RCCEx_PeriphCLKConfig+0x210>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8008fee:	2102      	movs	r1, #2
 8008ff0:	1d20      	adds	r0, r4, #4
 8008ff2:	f7ff fda7 	bl	8008b44 <RCCEx_PLL2_Config>
 8008ff6:	4606      	mov	r6, r0
      break;
 8008ff8:	e7d8      	b.n	8008fac <HAL_RCCEx_PeriphCLKConfig+0x210>
    switch(PeriphClkInit->Spi123ClockSelection)
 8008ffa:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8008ffe:	d002      	beq.n	8009006 <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8009000:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009004:	d1e8      	bne.n	8008fd8 <HAL_RCCEx_PeriphCLKConfig+0x23c>
    if(ret == HAL_OK)
 8009006:	2e00      	cmp	r6, #0
 8009008:	d1e7      	bne.n	8008fda <HAL_RCCEx_PeriphCLKConfig+0x23e>
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800900a:	4a15      	ldr	r2, [pc, #84]	; (8009060 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800900c:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800900e:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8009010:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009014:	430b      	orrs	r3, r1
 8009016:	6513      	str	r3, [r2, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8009018:	6823      	ldr	r3, [r4, #0]
 800901a:	0498      	lsls	r0, r3, #18
 800901c:	d534      	bpl.n	8009088 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
    switch(PeriphClkInit->Spi45ClockSelection)
 800901e:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8009020:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8009024:	d048      	beq.n	80090b8 <HAL_RCCEx_PeriphCLKConfig+0x31c>
 8009026:	d81d      	bhi.n	8009064 <HAL_RCCEx_PeriphCLKConfig+0x2c8>
 8009028:	b32b      	cbz	r3, 8009076 <HAL_RCCEx_PeriphCLKConfig+0x2da>
 800902a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800902e:	d03d      	beq.n	80090ac <HAL_RCCEx_PeriphCLKConfig+0x310>
      ret = HAL_ERROR;
 8009030:	2601      	movs	r6, #1
      status |= ret;
 8009032:	ea45 0006 	orr.w	r0, r5, r6
 8009036:	b2c5      	uxtb	r5, r0
 8009038:	e026      	b.n	8009088 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800903a:	4a09      	ldr	r2, [pc, #36]	; (8009060 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800903c:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 800903e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009042:	62d3      	str	r3, [r2, #44]	; 0x2c
      break;
 8009044:	e7df      	b.n	8009006 <HAL_RCCEx_PeriphCLKConfig+0x26a>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8009046:	2100      	movs	r1, #0
 8009048:	1d20      	adds	r0, r4, #4
 800904a:	f7ff fd7b 	bl	8008b44 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800904e:	4606      	mov	r6, r0
      break;
 8009050:	e7d9      	b.n	8009006 <HAL_RCCEx_PeriphCLKConfig+0x26a>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8009052:	2100      	movs	r1, #0
 8009054:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8009058:	f7ff fe0a 	bl	8008c70 <RCCEx_PLL3_Config>
 800905c:	e7f7      	b.n	800904e <HAL_RCCEx_PeriphCLKConfig+0x2b2>
 800905e:	bf00      	nop
 8009060:	58024400 	.word	0x58024400
    switch(PeriphClkInit->Spi45ClockSelection)
 8009064:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8009068:	d005      	beq.n	8009076 <HAL_RCCEx_PeriphCLKConfig+0x2da>
 800906a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800906e:	d002      	beq.n	8009076 <HAL_RCCEx_PeriphCLKConfig+0x2da>
 8009070:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8009074:	d1dc      	bne.n	8009030 <HAL_RCCEx_PeriphCLKConfig+0x294>
    if(ret == HAL_OK)
 8009076:	2e00      	cmp	r6, #0
 8009078:	d1db      	bne.n	8009032 <HAL_RCCEx_PeriphCLKConfig+0x296>
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800907a:	4aa9      	ldr	r2, [pc, #676]	; (8009320 <HAL_RCCEx_PeriphCLKConfig+0x584>)
 800907c:	6e21      	ldr	r1, [r4, #96]	; 0x60
 800907e:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8009080:	f423 23e0 	bic.w	r3, r3, #458752	; 0x70000
 8009084:	430b      	orrs	r3, r1
 8009086:	6513      	str	r3, [r2, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8009088:	6823      	ldr	r3, [r4, #0]
 800908a:	0459      	lsls	r1, r3, #17
 800908c:	d52d      	bpl.n	80090ea <HAL_RCCEx_PeriphCLKConfig+0x34e>
    switch(PeriphClkInit->Spi6ClockSelection)
 800908e:	f8d4 30ac 	ldr.w	r3, [r4, #172]	; 0xac
 8009092:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009096:	d04e      	beq.n	8009136 <HAL_RCCEx_PeriphCLKConfig+0x39a>
 8009098:	d814      	bhi.n	80090c4 <HAL_RCCEx_PeriphCLKConfig+0x328>
 800909a:	b1e3      	cbz	r3, 80090d6 <HAL_RCCEx_PeriphCLKConfig+0x33a>
 800909c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80090a0:	d043      	beq.n	800912a <HAL_RCCEx_PeriphCLKConfig+0x38e>
      ret = HAL_ERROR;
 80090a2:	2601      	movs	r6, #1
      status |= ret;
 80090a4:	ea45 0006 	orr.w	r0, r5, r6
 80090a8:	b2c5      	uxtb	r5, r0
 80090aa:	e01e      	b.n	80090ea <HAL_RCCEx_PeriphCLKConfig+0x34e>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80090ac:	2101      	movs	r1, #1
 80090ae:	1d20      	adds	r0, r4, #4
 80090b0:	f7ff fd48 	bl	8008b44 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80090b4:	4606      	mov	r6, r0
      break;
 80090b6:	e7de      	b.n	8009076 <HAL_RCCEx_PeriphCLKConfig+0x2da>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80090b8:	2101      	movs	r1, #1
 80090ba:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80090be:	f7ff fdd7 	bl	8008c70 <RCCEx_PLL3_Config>
 80090c2:	e7f7      	b.n	80090b4 <HAL_RCCEx_PeriphCLKConfig+0x318>
    switch(PeriphClkInit->Spi6ClockSelection)
 80090c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80090c8:	d005      	beq.n	80090d6 <HAL_RCCEx_PeriphCLKConfig+0x33a>
 80090ca:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80090ce:	d002      	beq.n	80090d6 <HAL_RCCEx_PeriphCLKConfig+0x33a>
 80090d0:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80090d4:	d1e5      	bne.n	80090a2 <HAL_RCCEx_PeriphCLKConfig+0x306>
    if(ret == HAL_OK)
 80090d6:	2e00      	cmp	r6, #0
 80090d8:	d1e4      	bne.n	80090a4 <HAL_RCCEx_PeriphCLKConfig+0x308>
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80090da:	4a91      	ldr	r2, [pc, #580]	; (8009320 <HAL_RCCEx_PeriphCLKConfig+0x584>)
 80090dc:	f8d4 10ac 	ldr.w	r1, [r4, #172]	; 0xac
 80090e0:	6d93      	ldr	r3, [r2, #88]	; 0x58
 80090e2:	f023 43e0 	bic.w	r3, r3, #1879048192	; 0x70000000
 80090e6:	430b      	orrs	r3, r1
 80090e8:	6593      	str	r3, [r2, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80090ea:	6823      	ldr	r3, [r4, #0]
 80090ec:	041a      	lsls	r2, r3, #16
 80090ee:	d50f      	bpl.n	8009110 <HAL_RCCEx_PeriphCLKConfig+0x374>
    switch(PeriphClkInit->FdcanClockSelection)
 80090f0:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 80090f2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80090f6:	d024      	beq.n	8009142 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
 80090f8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80090fc:	d027      	beq.n	800914e <HAL_RCCEx_PeriphCLKConfig+0x3b2>
 80090fe:	bb63      	cbnz	r3, 800915a <HAL_RCCEx_PeriphCLKConfig+0x3be>
    if(ret == HAL_OK)
 8009100:	bb66      	cbnz	r6, 800915c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8009102:	4a87      	ldr	r2, [pc, #540]	; (8009320 <HAL_RCCEx_PeriphCLKConfig+0x584>)
 8009104:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 8009106:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8009108:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 800910c:	430b      	orrs	r3, r1
 800910e:	6513      	str	r3, [r2, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8009110:	6823      	ldr	r3, [r4, #0]
 8009112:	01db      	lsls	r3, r3, #7
 8009114:	d535      	bpl.n	8009182 <HAL_RCCEx_PeriphCLKConfig+0x3e6>
    switch(PeriphClkInit->FmcClockSelection)
 8009116:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8009118:	2b03      	cmp	r3, #3
 800911a:	f200 80e1 	bhi.w	80092e0 <HAL_RCCEx_PeriphCLKConfig+0x544>
 800911e:	e8df f013 	tbh	[pc, r3, lsl #1]
 8009122:	0026      	.short	0x0026
 8009124:	00d90021 	.word	0x00d90021
 8009128:	0026      	.short	0x0026
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800912a:	2101      	movs	r1, #1
 800912c:	1d20      	adds	r0, r4, #4
 800912e:	f7ff fd09 	bl	8008b44 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8009132:	4606      	mov	r6, r0
      break;
 8009134:	e7cf      	b.n	80090d6 <HAL_RCCEx_PeriphCLKConfig+0x33a>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8009136:	2101      	movs	r1, #1
 8009138:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800913c:	f7ff fd98 	bl	8008c70 <RCCEx_PLL3_Config>
 8009140:	e7f7      	b.n	8009132 <HAL_RCCEx_PeriphCLKConfig+0x396>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009142:	4a77      	ldr	r2, [pc, #476]	; (8009320 <HAL_RCCEx_PeriphCLKConfig+0x584>)
 8009144:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8009146:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800914a:	62d3      	str	r3, [r2, #44]	; 0x2c
      break;
 800914c:	e7d8      	b.n	8009100 <HAL_RCCEx_PeriphCLKConfig+0x364>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800914e:	2101      	movs	r1, #1
 8009150:	1d20      	adds	r0, r4, #4
 8009152:	f7ff fcf7 	bl	8008b44 <RCCEx_PLL2_Config>
 8009156:	4606      	mov	r6, r0
      break;
 8009158:	e7d2      	b.n	8009100 <HAL_RCCEx_PeriphCLKConfig+0x364>
      ret = HAL_ERROR;
 800915a:	2601      	movs	r6, #1
      status |= ret;
 800915c:	ea45 0006 	orr.w	r0, r5, r6
 8009160:	b2c5      	uxtb	r5, r0
 8009162:	e7d5      	b.n	8009110 <HAL_RCCEx_PeriphCLKConfig+0x374>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009164:	4a6e      	ldr	r2, [pc, #440]	; (8009320 <HAL_RCCEx_PeriphCLKConfig+0x584>)
 8009166:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8009168:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800916c:	62d3      	str	r3, [r2, #44]	; 0x2c
    if(ret == HAL_OK)
 800916e:	2e00      	cmp	r6, #0
 8009170:	f040 80b7 	bne.w	80092e2 <HAL_RCCEx_PeriphCLKConfig+0x546>
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8009174:	4a6a      	ldr	r2, [pc, #424]	; (8009320 <HAL_RCCEx_PeriphCLKConfig+0x584>)
 8009176:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8009178:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 800917a:	f023 0303 	bic.w	r3, r3, #3
 800917e:	430b      	orrs	r3, r1
 8009180:	64d3      	str	r3, [r2, #76]	; 0x4c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8009182:	6823      	ldr	r3, [r4, #0]
 8009184:	025f      	lsls	r7, r3, #9
 8009186:	f140 8095 	bpl.w	80092b4 <HAL_RCCEx_PeriphCLKConfig+0x518>
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 800918a:	f8d4 20b0 	ldr.w	r2, [r4, #176]	; 0xb0
 800918e:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 8009192:	d04c      	beq.n	800922e <HAL_RCCEx_PeriphCLKConfig+0x492>
 8009194:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 8009198:	d049      	beq.n	800922e <HAL_RCCEx_PeriphCLKConfig+0x492>
 800919a:	f422 43a0 	bic.w	r3, r2, #20480	; 0x5000
 800919e:	f422 5180 	bic.w	r1, r2, #4096	; 0x1000
 80091a2:	f5b3 5f0c 	cmp.w	r3, #8960	; 0x2300
 80091a6:	d042      	beq.n	800922e <HAL_RCCEx_PeriphCLKConfig+0x492>
 80091a8:	f422 4310 	bic.w	r3, r2, #36864	; 0x9000
 80091ac:	f5b3 4f86 	cmp.w	r3, #17152	; 0x4300
 80091b0:	d03d      	beq.n	800922e <HAL_RCCEx_PeriphCLKConfig+0x492>
 80091b2:	f422 5340 	bic.w	r3, r2, #12288	; 0x3000
 80091b6:	f5b3 4f03 	cmp.w	r3, #33536	; 0x8300
 80091ba:	d038      	beq.n	800922e <HAL_RCCEx_PeriphCLKConfig+0x492>
 80091bc:	f422 3088 	bic.w	r0, r2, #69632	; 0x11000
 80091c0:	f5b0 4f63 	cmp.w	r0, #58112	; 0xe300
 80091c4:	d033      	beq.n	800922e <HAL_RCCEx_PeriphCLKConfig+0x492>
 80091c6:	4857      	ldr	r0, [pc, #348]	; (8009324 <HAL_RCCEx_PeriphCLKConfig+0x588>)
 80091c8:	4283      	cmp	r3, r0
 80091ca:	d030      	beq.n	800922e <HAL_RCCEx_PeriphCLKConfig+0x492>
 80091cc:	f500 4080 	add.w	r0, r0, #16384	; 0x4000
 80091d0:	4283      	cmp	r3, r0
 80091d2:	d02c      	beq.n	800922e <HAL_RCCEx_PeriphCLKConfig+0x492>
 80091d4:	f500 4080 	add.w	r0, r0, #16384	; 0x4000
 80091d8:	4283      	cmp	r3, r0
 80091da:	d028      	beq.n	800922e <HAL_RCCEx_PeriphCLKConfig+0x492>
 80091dc:	f422 3204 	bic.w	r2, r2, #135168	; 0x21000
 80091e0:	f500 4080 	add.w	r0, r0, #16384	; 0x4000
 80091e4:	4282      	cmp	r2, r0
 80091e6:	d022      	beq.n	800922e <HAL_RCCEx_PeriphCLKConfig+0x492>
 80091e8:	4a4f      	ldr	r2, [pc, #316]	; (8009328 <HAL_RCCEx_PeriphCLKConfig+0x58c>)
 80091ea:	4293      	cmp	r3, r2
 80091ec:	d01f      	beq.n	800922e <HAL_RCCEx_PeriphCLKConfig+0x492>
 80091ee:	f502 4280 	add.w	r2, r2, #16384	; 0x4000
 80091f2:	4293      	cmp	r3, r2
 80091f4:	d01b      	beq.n	800922e <HAL_RCCEx_PeriphCLKConfig+0x492>
 80091f6:	f502 4280 	add.w	r2, r2, #16384	; 0x4000
 80091fa:	4293      	cmp	r3, r2
 80091fc:	d017      	beq.n	800922e <HAL_RCCEx_PeriphCLKConfig+0x492>
 80091fe:	f502 4280 	add.w	r2, r2, #16384	; 0x4000
 8009202:	4293      	cmp	r3, r2
 8009204:	d013      	beq.n	800922e <HAL_RCCEx_PeriphCLKConfig+0x492>
 8009206:	f502 4280 	add.w	r2, r2, #16384	; 0x4000
 800920a:	4293      	cmp	r3, r2
 800920c:	d00f      	beq.n	800922e <HAL_RCCEx_PeriphCLKConfig+0x492>
 800920e:	f502 4280 	add.w	r2, r2, #16384	; 0x4000
 8009212:	4293      	cmp	r3, r2
 8009214:	d00b      	beq.n	800922e <HAL_RCCEx_PeriphCLKConfig+0x492>
 8009216:	f502 4280 	add.w	r2, r2, #16384	; 0x4000
 800921a:	4293      	cmp	r3, r2
 800921c:	d007      	beq.n	800922e <HAL_RCCEx_PeriphCLKConfig+0x492>
 800921e:	4b43      	ldr	r3, [pc, #268]	; (800932c <HAL_RCCEx_PeriphCLKConfig+0x590>)
 8009220:	4299      	cmp	r1, r3
 8009222:	d004      	beq.n	800922e <HAL_RCCEx_PeriphCLKConfig+0x492>
 8009224:	f240 21a9 	movw	r1, #681	; 0x2a9
 8009228:	4841      	ldr	r0, [pc, #260]	; (8009330 <HAL_RCCEx_PeriphCLKConfig+0x594>)
 800922a:	f7f8 fe50 	bl	8001ece <assert_failed>
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800922e:	4f41      	ldr	r7, [pc, #260]	; (8009334 <HAL_RCCEx_PeriphCLKConfig+0x598>)
 8009230:	683b      	ldr	r3, [r7, #0]
 8009232:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009236:	603b      	str	r3, [r7, #0]
    tickstart = HAL_GetTick();
 8009238:	f7fa fa22 	bl	8003680 <HAL_GetTick>
 800923c:	4680      	mov	r8, r0
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800923e:	683b      	ldr	r3, [r7, #0]
 8009240:	05d8      	lsls	r0, r3, #23
 8009242:	d552      	bpl.n	80092ea <HAL_RCCEx_PeriphCLKConfig+0x54e>
    if(ret == HAL_OK)
 8009244:	2e00      	cmp	r6, #0
 8009246:	d157      	bne.n	80092f8 <HAL_RCCEx_PeriphCLKConfig+0x55c>
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8009248:	4b35      	ldr	r3, [pc, #212]	; (8009320 <HAL_RCCEx_PeriphCLKConfig+0x584>)
 800924a:	f8d4 00b0 	ldr.w	r0, [r4, #176]	; 0xb0
 800924e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8009250:	4042      	eors	r2, r0
 8009252:	f412 7f40 	tst.w	r2, #768	; 0x300
 8009256:	d00b      	beq.n	8009270 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8009258:	6f1a      	ldr	r2, [r3, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_FORCE();
 800925a:	6f19      	ldr	r1, [r3, #112]	; 0x70
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800925c:	f422 7240 	bic.w	r2, r2, #768	; 0x300
        __HAL_RCC_BACKUPRESET_FORCE();
 8009260:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
 8009264:	6719      	str	r1, [r3, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8009266:	6f19      	ldr	r1, [r3, #112]	; 0x70
 8009268:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 800926c:	6719      	str	r1, [r3, #112]	; 0x70
        RCC->BDCR = tmpreg;
 800926e:	671a      	str	r2, [r3, #112]	; 0x70
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8009270:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
 8009274:	d108      	bne.n	8009288 <HAL_RCCEx_PeriphCLKConfig+0x4ec>
        tickstart = HAL_GetTick();
 8009276:	f7fa fa03 	bl	8003680 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800927a:	4f29      	ldr	r7, [pc, #164]	; (8009320 <HAL_RCCEx_PeriphCLKConfig+0x584>)
        tickstart = HAL_GetTick();
 800927c:	4680      	mov	r8, r0
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800927e:	f241 3988 	movw	r9, #5000	; 0x1388
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009282:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009284:	0799      	lsls	r1, r3, #30
 8009286:	d53b      	bpl.n	8009300 <HAL_RCCEx_PeriphCLKConfig+0x564>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009288:	f8d4 30b0 	ldr.w	r3, [r4, #176]	; 0xb0
 800928c:	4924      	ldr	r1, [pc, #144]	; (8009320 <HAL_RCCEx_PeriphCLKConfig+0x584>)
 800928e:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8009292:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 8009296:	d13e      	bne.n	8009316 <HAL_RCCEx_PeriphCLKConfig+0x57a>
 8009298:	6908      	ldr	r0, [r1, #16]
 800929a:	4a27      	ldr	r2, [pc, #156]	; (8009338 <HAL_RCCEx_PeriphCLKConfig+0x59c>)
 800929c:	f420 507c 	bic.w	r0, r0, #16128	; 0x3f00
 80092a0:	ea02 1213 	and.w	r2, r2, r3, lsr #4
 80092a4:	4302      	orrs	r2, r0
 80092a6:	610a      	str	r2, [r1, #16]
 80092a8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80092ac:	4a1c      	ldr	r2, [pc, #112]	; (8009320 <HAL_RCCEx_PeriphCLKConfig+0x584>)
 80092ae:	6f11      	ldr	r1, [r2, #112]	; 0x70
 80092b0:	430b      	orrs	r3, r1
 80092b2:	6713      	str	r3, [r2, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80092b4:	6823      	ldr	r3, [r4, #0]
 80092b6:	07da      	lsls	r2, r3, #31
 80092b8:	d54f      	bpl.n	800935a <HAL_RCCEx_PeriphCLKConfig+0x5be>
    switch(PeriphClkInit->Usart16ClockSelection)
 80092ba:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 80092bc:	2b10      	cmp	r3, #16
 80092be:	d05d      	beq.n	800937c <HAL_RCCEx_PeriphCLKConfig+0x5e0>
 80092c0:	d83c      	bhi.n	800933c <HAL_RCCEx_PeriphCLKConfig+0x5a0>
 80092c2:	2b00      	cmp	r3, #0
 80092c4:	d040      	beq.n	8009348 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 80092c6:	2b08      	cmp	r3, #8
 80092c8:	d052      	beq.n	8009370 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
      ret = HAL_ERROR;
 80092ca:	2601      	movs	r6, #1
      status |= ret;
 80092cc:	ea45 0006 	orr.w	r0, r5, r6
 80092d0:	b2c5      	uxtb	r5, r0
 80092d2:	e042      	b.n	800935a <HAL_RCCEx_PeriphCLKConfig+0x5be>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80092d4:	2102      	movs	r1, #2
 80092d6:	1d20      	adds	r0, r4, #4
 80092d8:	f7ff fc34 	bl	8008b44 <RCCEx_PLL2_Config>
 80092dc:	4606      	mov	r6, r0
      break;
 80092de:	e746      	b.n	800916e <HAL_RCCEx_PeriphCLKConfig+0x3d2>
      ret = HAL_ERROR;
 80092e0:	2601      	movs	r6, #1
      status |= ret;
 80092e2:	ea45 0006 	orr.w	r0, r5, r6
 80092e6:	b2c5      	uxtb	r5, r0
 80092e8:	e74b      	b.n	8009182 <HAL_RCCEx_PeriphCLKConfig+0x3e6>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80092ea:	f7fa f9c9 	bl	8003680 <HAL_GetTick>
 80092ee:	eba0 0008 	sub.w	r0, r0, r8
 80092f2:	2864      	cmp	r0, #100	; 0x64
 80092f4:	d9a3      	bls.n	800923e <HAL_RCCEx_PeriphCLKConfig+0x4a2>
        ret = HAL_TIMEOUT;
 80092f6:	2603      	movs	r6, #3
      status |= ret;
 80092f8:	ea45 0006 	orr.w	r0, r5, r6
 80092fc:	b2c5      	uxtb	r5, r0
 80092fe:	e7d9      	b.n	80092b4 <HAL_RCCEx_PeriphCLKConfig+0x518>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009300:	f7fa f9be 	bl	8003680 <HAL_GetTick>
 8009304:	eba0 0008 	sub.w	r0, r0, r8
 8009308:	4548      	cmp	r0, r9
 800930a:	d9ba      	bls.n	8009282 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
        status |= ret;
 800930c:	f045 0003 	orr.w	r0, r5, #3
            ret = HAL_TIMEOUT;
 8009310:	2603      	movs	r6, #3
        status |= ret;
 8009312:	b2c5      	uxtb	r5, r0
 8009314:	e7ce      	b.n	80092b4 <HAL_RCCEx_PeriphCLKConfig+0x518>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009316:	690a      	ldr	r2, [r1, #16]
 8009318:	f422 527c 	bic.w	r2, r2, #16128	; 0x3f00
 800931c:	e7c3      	b.n	80092a6 <HAL_RCCEx_PeriphCLKConfig+0x50a>
 800931e:	bf00      	nop
 8009320:	58024400 	.word	0x58024400
 8009324:	00010300 	.word	0x00010300
 8009328:	00020300 	.word	0x00020300
 800932c:	0003e300 	.word	0x0003e300
 8009330:	080139aa 	.word	0x080139aa
 8009334:	58024800 	.word	0x58024800
 8009338:	00ffffcf 	.word	0x00ffffcf
    switch(PeriphClkInit->Usart16ClockSelection)
 800933c:	2b20      	cmp	r3, #32
 800933e:	d003      	beq.n	8009348 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8009340:	2b28      	cmp	r3, #40	; 0x28
 8009342:	d001      	beq.n	8009348 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8009344:	2b18      	cmp	r3, #24
 8009346:	d1c0      	bne.n	80092ca <HAL_RCCEx_PeriphCLKConfig+0x52e>
    if(ret == HAL_OK)
 8009348:	2e00      	cmp	r6, #0
 800934a:	d1bf      	bne.n	80092cc <HAL_RCCEx_PeriphCLKConfig+0x530>
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800934c:	4a68      	ldr	r2, [pc, #416]	; (80094f0 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 800934e:	6fa1      	ldr	r1, [r4, #120]	; 0x78
 8009350:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8009352:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 8009356:	430b      	orrs	r3, r1
 8009358:	6553      	str	r3, [r2, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800935a:	6823      	ldr	r3, [r4, #0]
 800935c:	079b      	lsls	r3, r3, #30
 800935e:	d520      	bpl.n	80093a2 <HAL_RCCEx_PeriphCLKConfig+0x606>
    switch(PeriphClkInit->Usart234578ClockSelection)
 8009360:	6f63      	ldr	r3, [r4, #116]	; 0x74
 8009362:	2b05      	cmp	r3, #5
 8009364:	d82f      	bhi.n	80093c6 <HAL_RCCEx_PeriphCLKConfig+0x62a>
 8009366:	e8df f003 	tbb	[pc, r3]
 800936a:	0f14      	.short	0x0f14
 800936c:	14141428 	.word	0x14141428
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8009370:	2101      	movs	r1, #1
 8009372:	1d20      	adds	r0, r4, #4
 8009374:	f7ff fbe6 	bl	8008b44 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8009378:	4606      	mov	r6, r0
      break;
 800937a:	e7e5      	b.n	8009348 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800937c:	2101      	movs	r1, #1
 800937e:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8009382:	f7ff fc75 	bl	8008c70 <RCCEx_PLL3_Config>
 8009386:	e7f7      	b.n	8009378 <HAL_RCCEx_PeriphCLKConfig+0x5dc>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8009388:	2101      	movs	r1, #1
 800938a:	1d20      	adds	r0, r4, #4
 800938c:	f7ff fbda 	bl	8008b44 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8009390:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 8009392:	b9ce      	cbnz	r6, 80093c8 <HAL_RCCEx_PeriphCLKConfig+0x62c>
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8009394:	4a56      	ldr	r2, [pc, #344]	; (80094f0 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 8009396:	6f61      	ldr	r1, [r4, #116]	; 0x74
 8009398:	6d53      	ldr	r3, [r2, #84]	; 0x54
 800939a:	f023 0307 	bic.w	r3, r3, #7
 800939e:	430b      	orrs	r3, r1
 80093a0:	6553      	str	r3, [r2, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80093a2:	6823      	ldr	r3, [r4, #0]
 80093a4:	075f      	lsls	r7, r3, #29
 80093a6:	d521      	bpl.n	80093ec <HAL_RCCEx_PeriphCLKConfig+0x650>
    switch(PeriphClkInit->Lpuart1ClockSelection)
 80093a8:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 80093ac:	2b05      	cmp	r3, #5
 80093ae:	d835      	bhi.n	800941c <HAL_RCCEx_PeriphCLKConfig+0x680>
 80093b0:	e8df f003 	tbb	[pc, r3]
 80093b4:	132e0e13 	.word	0x132e0e13
 80093b8:	1313      	.short	0x1313
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80093ba:	2101      	movs	r1, #1
 80093bc:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80093c0:	f7ff fc56 	bl	8008c70 <RCCEx_PLL3_Config>
 80093c4:	e7e4      	b.n	8009390 <HAL_RCCEx_PeriphCLKConfig+0x5f4>
      ret = HAL_ERROR;
 80093c6:	2601      	movs	r6, #1
      status |= ret;
 80093c8:	ea45 0006 	orr.w	r0, r5, r6
 80093cc:	b2c5      	uxtb	r5, r0
 80093ce:	e7e8      	b.n	80093a2 <HAL_RCCEx_PeriphCLKConfig+0x606>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80093d0:	2101      	movs	r1, #1
 80093d2:	1d20      	adds	r0, r4, #4
 80093d4:	f7ff fbb6 	bl	8008b44 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80093d8:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 80093da:	bb06      	cbnz	r6, 800941e <HAL_RCCEx_PeriphCLKConfig+0x682>
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80093dc:	4a44      	ldr	r2, [pc, #272]	; (80094f0 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 80093de:	f8d4 1090 	ldr.w	r1, [r4, #144]	; 0x90
 80093e2:	6d93      	ldr	r3, [r2, #88]	; 0x58
 80093e4:	f023 0307 	bic.w	r3, r3, #7
 80093e8:	430b      	orrs	r3, r1
 80093ea:	6593      	str	r3, [r2, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80093ec:	6823      	ldr	r3, [r4, #0]
 80093ee:	0698      	lsls	r0, r3, #26
 80093f0:	d52c      	bpl.n	800944c <HAL_RCCEx_PeriphCLKConfig+0x6b0>
    switch(PeriphClkInit->Lptim1ClockSelection)
 80093f2:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 80093f6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80093fa:	d03f      	beq.n	800947c <HAL_RCCEx_PeriphCLKConfig+0x6e0>
 80093fc:	d813      	bhi.n	8009426 <HAL_RCCEx_PeriphCLKConfig+0x68a>
 80093fe:	b1db      	cbz	r3, 8009438 <HAL_RCCEx_PeriphCLKConfig+0x69c>
 8009400:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8009404:	d034      	beq.n	8009470 <HAL_RCCEx_PeriphCLKConfig+0x6d4>
      ret = HAL_ERROR;
 8009406:	2601      	movs	r6, #1
      status |= ret;
 8009408:	ea45 0006 	orr.w	r0, r5, r6
 800940c:	b2c5      	uxtb	r5, r0
 800940e:	e01d      	b.n	800944c <HAL_RCCEx_PeriphCLKConfig+0x6b0>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8009410:	2101      	movs	r1, #1
 8009412:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8009416:	f7ff fc2b 	bl	8008c70 <RCCEx_PLL3_Config>
 800941a:	e7dd      	b.n	80093d8 <HAL_RCCEx_PeriphCLKConfig+0x63c>
      ret = HAL_ERROR;
 800941c:	2601      	movs	r6, #1
      status |= ret;
 800941e:	ea45 0006 	orr.w	r0, r5, r6
 8009422:	b2c5      	uxtb	r5, r0
 8009424:	e7e2      	b.n	80093ec <HAL_RCCEx_PeriphCLKConfig+0x650>
    switch(PeriphClkInit->Lptim1ClockSelection)
 8009426:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800942a:	d005      	beq.n	8009438 <HAL_RCCEx_PeriphCLKConfig+0x69c>
 800942c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009430:	d002      	beq.n	8009438 <HAL_RCCEx_PeriphCLKConfig+0x69c>
 8009432:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8009436:	d1e6      	bne.n	8009406 <HAL_RCCEx_PeriphCLKConfig+0x66a>
    if(ret == HAL_OK)
 8009438:	2e00      	cmp	r6, #0
 800943a:	d1e5      	bne.n	8009408 <HAL_RCCEx_PeriphCLKConfig+0x66c>
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800943c:	4a2c      	ldr	r2, [pc, #176]	; (80094f0 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 800943e:	f8d4 108c 	ldr.w	r1, [r4, #140]	; 0x8c
 8009442:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8009444:	f023 43e0 	bic.w	r3, r3, #1879048192	; 0x70000000
 8009448:	430b      	orrs	r3, r1
 800944a:	6553      	str	r3, [r2, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800944c:	6823      	ldr	r3, [r4, #0]
 800944e:	0659      	lsls	r1, r3, #25
 8009450:	d52d      	bpl.n	80094ae <HAL_RCCEx_PeriphCLKConfig+0x712>
    switch(PeriphClkInit->Lptim2ClockSelection)
 8009452:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
 8009456:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800945a:	d042      	beq.n	80094e2 <HAL_RCCEx_PeriphCLKConfig+0x746>
 800945c:	d814      	bhi.n	8009488 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
 800945e:	b1e3      	cbz	r3, 800949a <HAL_RCCEx_PeriphCLKConfig+0x6fe>
 8009460:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009464:	d037      	beq.n	80094d6 <HAL_RCCEx_PeriphCLKConfig+0x73a>
      ret = HAL_ERROR;
 8009466:	2601      	movs	r6, #1
      status |= ret;
 8009468:	ea45 0006 	orr.w	r0, r5, r6
 800946c:	b2c5      	uxtb	r5, r0
 800946e:	e01e      	b.n	80094ae <HAL_RCCEx_PeriphCLKConfig+0x712>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8009470:	2100      	movs	r1, #0
 8009472:	1d20      	adds	r0, r4, #4
 8009474:	f7ff fb66 	bl	8008b44 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8009478:	4606      	mov	r6, r0
      break;
 800947a:	e7dd      	b.n	8009438 <HAL_RCCEx_PeriphCLKConfig+0x69c>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800947c:	2102      	movs	r1, #2
 800947e:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8009482:	f7ff fbf5 	bl	8008c70 <RCCEx_PLL3_Config>
 8009486:	e7f7      	b.n	8009478 <HAL_RCCEx_PeriphCLKConfig+0x6dc>
    switch(PeriphClkInit->Lptim2ClockSelection)
 8009488:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800948c:	d005      	beq.n	800949a <HAL_RCCEx_PeriphCLKConfig+0x6fe>
 800948e:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8009492:	d002      	beq.n	800949a <HAL_RCCEx_PeriphCLKConfig+0x6fe>
 8009494:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8009498:	d1e5      	bne.n	8009466 <HAL_RCCEx_PeriphCLKConfig+0x6ca>
    if(ret == HAL_OK)
 800949a:	2e00      	cmp	r6, #0
 800949c:	d1e4      	bne.n	8009468 <HAL_RCCEx_PeriphCLKConfig+0x6cc>
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800949e:	4a14      	ldr	r2, [pc, #80]	; (80094f0 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 80094a0:	f8d4 1098 	ldr.w	r1, [r4, #152]	; 0x98
 80094a4:	6d93      	ldr	r3, [r2, #88]	; 0x58
 80094a6:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 80094aa:	430b      	orrs	r3, r1
 80094ac:	6593      	str	r3, [r2, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80094ae:	6823      	ldr	r3, [r4, #0]
 80094b0:	061a      	lsls	r2, r3, #24
 80094b2:	d532      	bpl.n	800951a <HAL_RCCEx_PeriphCLKConfig+0x77e>
    switch(PeriphClkInit->Lptim345ClockSelection)
 80094b4:	f8d4 309c 	ldr.w	r3, [r4, #156]	; 0x9c
 80094b8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80094bc:	f000 80bc 	beq.w	8009638 <HAL_RCCEx_PeriphCLKConfig+0x89c>
 80094c0:	d818      	bhi.n	80094f4 <HAL_RCCEx_PeriphCLKConfig+0x758>
 80094c2:	b303      	cbz	r3, 8009506 <HAL_RCCEx_PeriphCLKConfig+0x76a>
 80094c4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80094c8:	f000 80b0 	beq.w	800962c <HAL_RCCEx_PeriphCLKConfig+0x890>
      ret = HAL_ERROR;
 80094cc:	2601      	movs	r6, #1
      status |= ret;
 80094ce:	ea45 0006 	orr.w	r0, r5, r6
 80094d2:	b2c5      	uxtb	r5, r0
 80094d4:	e021      	b.n	800951a <HAL_RCCEx_PeriphCLKConfig+0x77e>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80094d6:	2100      	movs	r1, #0
 80094d8:	1d20      	adds	r0, r4, #4
 80094da:	f7ff fb33 	bl	8008b44 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80094de:	4606      	mov	r6, r0
      break;
 80094e0:	e7db      	b.n	800949a <HAL_RCCEx_PeriphCLKConfig+0x6fe>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80094e2:	2102      	movs	r1, #2
 80094e4:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80094e8:	f7ff fbc2 	bl	8008c70 <RCCEx_PLL3_Config>
 80094ec:	e7f7      	b.n	80094de <HAL_RCCEx_PeriphCLKConfig+0x742>
 80094ee:	bf00      	nop
 80094f0:	58024400 	.word	0x58024400
    switch(PeriphClkInit->Lptim345ClockSelection)
 80094f4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80094f8:	d005      	beq.n	8009506 <HAL_RCCEx_PeriphCLKConfig+0x76a>
 80094fa:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 80094fe:	d002      	beq.n	8009506 <HAL_RCCEx_PeriphCLKConfig+0x76a>
 8009500:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8009504:	d1e2      	bne.n	80094cc <HAL_RCCEx_PeriphCLKConfig+0x730>
    if(ret == HAL_OK)
 8009506:	2e00      	cmp	r6, #0
 8009508:	d1e1      	bne.n	80094ce <HAL_RCCEx_PeriphCLKConfig+0x732>
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800950a:	4ab1      	ldr	r2, [pc, #708]	; (80097d0 <HAL_RCCEx_PeriphCLKConfig+0xa34>)
 800950c:	f8d4 109c 	ldr.w	r1, [r4, #156]	; 0x9c
 8009510:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8009512:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8009516:	430b      	orrs	r3, r1
 8009518:	6593      	str	r3, [r2, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800951a:	6823      	ldr	r3, [r4, #0]
 800951c:	071b      	lsls	r3, r3, #28
 800951e:	d516      	bpl.n	800954e <HAL_RCCEx_PeriphCLKConfig+0x7b2>
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));
 8009520:	f8d4 3080 	ldr.w	r3, [r4, #128]	; 0x80
 8009524:	f433 5340 	bics.w	r3, r3, #12288	; 0x3000
 8009528:	d004      	beq.n	8009534 <HAL_RCCEx_PeriphCLKConfig+0x798>
 800952a:	f240 4127 	movw	r1, #1063	; 0x427
 800952e:	48a9      	ldr	r0, [pc, #676]	; (80097d4 <HAL_RCCEx_PeriphCLKConfig+0xa38>)
 8009530:	f7f8 fccd 	bl	8001ece <assert_failed>
    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8009534:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 8009538:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 800953c:	f040 8082 	bne.w	8009644 <HAL_RCCEx_PeriphCLKConfig+0x8a8>
      status |= RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8009540:	2102      	movs	r1, #2
 8009542:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8009546:	f7ff fb93 	bl	8008c70 <RCCEx_PLL3_Config>
 800954a:	4305      	orrs	r5, r0
 800954c:	b2ed      	uxtb	r5, r5
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800954e:	6823      	ldr	r3, [r4, #0]
 8009550:	06df      	lsls	r7, r3, #27
 8009552:	d51b      	bpl.n	800958c <HAL_RCCEx_PeriphCLKConfig+0x7f0>
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));
 8009554:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8009558:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800955c:	d00a      	beq.n	8009574 <HAL_RCCEx_PeriphCLKConfig+0x7d8>
 800955e:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 8009562:	d007      	beq.n	8009574 <HAL_RCCEx_PeriphCLKConfig+0x7d8>
 8009564:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8009568:	d004      	beq.n	8009574 <HAL_RCCEx_PeriphCLKConfig+0x7d8>
 800956a:	f240 4139 	movw	r1, #1081	; 0x439
 800956e:	4899      	ldr	r0, [pc, #612]	; (80097d4 <HAL_RCCEx_PeriphCLKConfig+0xa38>)
 8009570:	f7f8 fcad 	bl	8001ece <assert_failed>
    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 8009574:	f8d4 1094 	ldr.w	r1, [r4, #148]	; 0x94
 8009578:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 800957c:	d169      	bne.n	8009652 <HAL_RCCEx_PeriphCLKConfig+0x8b6>
      status |= RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800957e:	2102      	movs	r1, #2
 8009580:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8009584:	f7ff fb74 	bl	8008c70 <RCCEx_PLL3_Config>
 8009588:	4305      	orrs	r5, r0
 800958a:	b2ed      	uxtb	r5, r5
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800958c:	6823      	ldr	r3, [r4, #0]
 800958e:	0318      	lsls	r0, r3, #12
 8009590:	d517      	bpl.n	80095c2 <HAL_RCCEx_PeriphCLKConfig+0x826>
    switch(PeriphClkInit->AdcClockSelection)
 8009592:	f8d4 10a0 	ldr.w	r1, [r4, #160]	; 0xa0
 8009596:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 800959a:	d061      	beq.n	8009660 <HAL_RCCEx_PeriphCLKConfig+0x8c4>
 800959c:	f5b1 3f00 	cmp.w	r1, #131072	; 0x20000
 80095a0:	d005      	beq.n	80095ae <HAL_RCCEx_PeriphCLKConfig+0x812>
 80095a2:	2900      	cmp	r1, #0
 80095a4:	d162      	bne.n	800966c <HAL_RCCEx_PeriphCLKConfig+0x8d0>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80095a6:	1d20      	adds	r0, r4, #4
 80095a8:	f7ff facc 	bl	8008b44 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80095ac:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 80095ae:	2e00      	cmp	r6, #0
 80095b0:	d15d      	bne.n	800966e <HAL_RCCEx_PeriphCLKConfig+0x8d2>
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80095b2:	4a87      	ldr	r2, [pc, #540]	; (80097d0 <HAL_RCCEx_PeriphCLKConfig+0xa34>)
 80095b4:	f8d4 10a0 	ldr.w	r1, [r4, #160]	; 0xa0
 80095b8:	6d93      	ldr	r3, [r2, #88]	; 0x58
 80095ba:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 80095be:	430b      	orrs	r3, r1
 80095c0:	6593      	str	r3, [r2, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80095c2:	6823      	ldr	r3, [r4, #0]
 80095c4:	0359      	lsls	r1, r3, #13
 80095c6:	d519      	bpl.n	80095fc <HAL_RCCEx_PeriphCLKConfig+0x860>
    switch(PeriphClkInit->UsbClockSelection)
 80095c8:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 80095cc:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80095d0:	d051      	beq.n	8009676 <HAL_RCCEx_PeriphCLKConfig+0x8da>
 80095d2:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80095d6:	d007      	beq.n	80095e8 <HAL_RCCEx_PeriphCLKConfig+0x84c>
 80095d8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80095dc:	d152      	bne.n	8009684 <HAL_RCCEx_PeriphCLKConfig+0x8e8>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80095de:	4a7c      	ldr	r2, [pc, #496]	; (80097d0 <HAL_RCCEx_PeriphCLKConfig+0xa34>)
 80095e0:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80095e2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80095e6:	62d3      	str	r3, [r2, #44]	; 0x2c
    if(ret == HAL_OK)
 80095e8:	2e00      	cmp	r6, #0
 80095ea:	d14c      	bne.n	8009686 <HAL_RCCEx_PeriphCLKConfig+0x8ea>
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80095ec:	4a78      	ldr	r2, [pc, #480]	; (80097d0 <HAL_RCCEx_PeriphCLKConfig+0xa34>)
 80095ee:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
 80095f2:	6d53      	ldr	r3, [r2, #84]	; 0x54
 80095f4:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80095f8:	430b      	orrs	r3, r1
 80095fa:	6553      	str	r3, [r2, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80095fc:	6823      	ldr	r3, [r4, #0]
 80095fe:	03da      	lsls	r2, r3, #15
 8009600:	d553      	bpl.n	80096aa <HAL_RCCEx_PeriphCLKConfig+0x90e>
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));
 8009602:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8009604:	f433 3380 	bics.w	r3, r3, #65536	; 0x10000
 8009608:	d004      	beq.n	8009614 <HAL_RCCEx_PeriphCLKConfig+0x878>
 800960a:	f240 419e 	movw	r1, #1182	; 0x49e
 800960e:	4871      	ldr	r0, [pc, #452]	; (80097d4 <HAL_RCCEx_PeriphCLKConfig+0xa38>)
 8009610:	f7f8 fc5d 	bl	8001ece <assert_failed>
    switch(PeriphClkInit->SdmmcClockSelection)
 8009614:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8009616:	2b00      	cmp	r3, #0
 8009618:	d039      	beq.n	800968e <HAL_RCCEx_PeriphCLKConfig+0x8f2>
 800961a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800961e:	f000 80d0 	beq.w	80097c2 <HAL_RCCEx_PeriphCLKConfig+0xa26>
      ret = HAL_ERROR;
 8009622:	2601      	movs	r6, #1
      status |= ret;
 8009624:	ea45 0006 	orr.w	r0, r5, r6
 8009628:	b2c5      	uxtb	r5, r0
 800962a:	e03e      	b.n	80096aa <HAL_RCCEx_PeriphCLKConfig+0x90e>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800962c:	2100      	movs	r1, #0
 800962e:	1d20      	adds	r0, r4, #4
 8009630:	f7ff fa88 	bl	8008b44 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8009634:	4606      	mov	r6, r0
      break;
 8009636:	e766      	b.n	8009506 <HAL_RCCEx_PeriphCLKConfig+0x76a>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8009638:	2102      	movs	r1, #2
 800963a:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800963e:	f7ff fb17 	bl	8008c70 <RCCEx_PLL3_Config>
 8009642:	e7f7      	b.n	8009634 <HAL_RCCEx_PeriphCLKConfig+0x898>
      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8009644:	4a62      	ldr	r2, [pc, #392]	; (80097d0 <HAL_RCCEx_PeriphCLKConfig+0xa34>)
 8009646:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8009648:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800964c:	430b      	orrs	r3, r1
 800964e:	6553      	str	r3, [r2, #84]	; 0x54
 8009650:	e77d      	b.n	800954e <HAL_RCCEx_PeriphCLKConfig+0x7b2>
      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8009652:	4a5f      	ldr	r2, [pc, #380]	; (80097d0 <HAL_RCCEx_PeriphCLKConfig+0xa34>)
 8009654:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8009656:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800965a:	430b      	orrs	r3, r1
 800965c:	6593      	str	r3, [r2, #88]	; 0x58
 800965e:	e795      	b.n	800958c <HAL_RCCEx_PeriphCLKConfig+0x7f0>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8009660:	2102      	movs	r1, #2
 8009662:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8009666:	f7ff fb03 	bl	8008c70 <RCCEx_PLL3_Config>
 800966a:	e79f      	b.n	80095ac <HAL_RCCEx_PeriphCLKConfig+0x810>
      ret = HAL_ERROR;
 800966c:	2601      	movs	r6, #1
      status |= ret;
 800966e:	ea45 0006 	orr.w	r0, r5, r6
 8009672:	b2c5      	uxtb	r5, r0
 8009674:	e7a5      	b.n	80095c2 <HAL_RCCEx_PeriphCLKConfig+0x826>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8009676:	2101      	movs	r1, #1
 8009678:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800967c:	f7ff faf8 	bl	8008c70 <RCCEx_PLL3_Config>
 8009680:	4606      	mov	r6, r0
      break;
 8009682:	e7b1      	b.n	80095e8 <HAL_RCCEx_PeriphCLKConfig+0x84c>
      ret = HAL_ERROR;
 8009684:	2601      	movs	r6, #1
      status |= ret;
 8009686:	ea45 0006 	orr.w	r0, r5, r6
 800968a:	b2c5      	uxtb	r5, r0
 800968c:	e7b6      	b.n	80095fc <HAL_RCCEx_PeriphCLKConfig+0x860>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800968e:	4a50      	ldr	r2, [pc, #320]	; (80097d0 <HAL_RCCEx_PeriphCLKConfig+0xa34>)
 8009690:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8009692:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009696:	62d3      	str	r3, [r2, #44]	; 0x2c
    if(ret == HAL_OK)
 8009698:	2e00      	cmp	r6, #0
 800969a:	d1c3      	bne.n	8009624 <HAL_RCCEx_PeriphCLKConfig+0x888>
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800969c:	4a4c      	ldr	r2, [pc, #304]	; (80097d0 <HAL_RCCEx_PeriphCLKConfig+0xa34>)
 800969e:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 80096a0:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 80096a2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80096a6:	430b      	orrs	r3, r1
 80096a8:	64d3      	str	r3, [r2, #76]	; 0x4c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80096aa:	6823      	ldr	r3, [r4, #0]
 80096ac:	009b      	lsls	r3, r3, #2
 80096ae:	d506      	bpl.n	80096be <HAL_RCCEx_PeriphCLKConfig+0x922>
    status |= RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80096b0:	2102      	movs	r1, #2
 80096b2:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80096b6:	f7ff fadb 	bl	8008c70 <RCCEx_PLL3_Config>
 80096ba:	4305      	orrs	r5, r0
 80096bc:	b2ed      	uxtb	r5, r5
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80096be:	6821      	ldr	r1, [r4, #0]
 80096c0:	038f      	lsls	r7, r1, #14
 80096c2:	d512      	bpl.n	80096ea <HAL_RCCEx_PeriphCLKConfig+0x94e>
    switch(PeriphClkInit->RngClockSelection)
 80096c4:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 80096c6:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 80096ca:	f000 8092 	beq.w	80097f2 <HAL_RCCEx_PeriphCLKConfig+0xa56>
 80096ce:	f200 8083 	bhi.w	80097d8 <HAL_RCCEx_PeriphCLKConfig+0xa3c>
 80096d2:	2a00      	cmp	r2, #0
 80096d4:	f040 8088 	bne.w	80097e8 <HAL_RCCEx_PeriphCLKConfig+0xa4c>
    if(ret == HAL_OK)
 80096d8:	2e00      	cmp	r6, #0
 80096da:	f040 8086 	bne.w	80097ea <HAL_RCCEx_PeriphCLKConfig+0xa4e>
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80096de:	483c      	ldr	r0, [pc, #240]	; (80097d0 <HAL_RCCEx_PeriphCLKConfig+0xa34>)
 80096e0:	6d43      	ldr	r3, [r0, #84]	; 0x54
 80096e2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80096e6:	4313      	orrs	r3, r2
 80096e8:	6543      	str	r3, [r0, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80096ea:	02c8      	lsls	r0, r1, #11
 80096ec:	d50f      	bpl.n	800970e <HAL_RCCEx_PeriphCLKConfig+0x972>
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));
 80096ee:	6f23      	ldr	r3, [r4, #112]	; 0x70
 80096f0:	f033 4300 	bics.w	r3, r3, #2147483648	; 0x80000000
 80096f4:	d004      	beq.n	8009700 <HAL_RCCEx_PeriphCLKConfig+0x964>
 80096f6:	f44f 619f 	mov.w	r1, #1272	; 0x4f8
 80096fa:	4836      	ldr	r0, [pc, #216]	; (80097d4 <HAL_RCCEx_PeriphCLKConfig+0xa38>)
 80096fc:	f7f8 fbe7 	bl	8001ece <assert_failed>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8009700:	4a33      	ldr	r2, [pc, #204]	; (80097d0 <HAL_RCCEx_PeriphCLKConfig+0xa34>)
 8009702:	6f21      	ldr	r1, [r4, #112]	; 0x70
 8009704:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8009706:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800970a:	430b      	orrs	r3, r1
 800970c:	6513      	str	r3, [r2, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800970e:	6823      	ldr	r3, [r4, #0]
 8009710:	00d9      	lsls	r1, r3, #3
 8009712:	d511      	bpl.n	8009738 <HAL_RCCEx_PeriphCLKConfig+0x99c>
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));
 8009714:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
 8009718:	f433 4380 	bics.w	r3, r3, #16384	; 0x4000
 800971c:	d004      	beq.n	8009728 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 800971e:	f240 5102 	movw	r1, #1282	; 0x502
 8009722:	482c      	ldr	r0, [pc, #176]	; (80097d4 <HAL_RCCEx_PeriphCLKConfig+0xa38>)
 8009724:	f7f8 fbd3 	bl	8001ece <assert_failed>
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8009728:	4a29      	ldr	r2, [pc, #164]	; (80097d0 <HAL_RCCEx_PeriphCLKConfig+0xa34>)
 800972a:	f8d4 10b4 	ldr.w	r1, [r4, #180]	; 0xb4
 800972e:	6913      	ldr	r3, [r2, #16]
 8009730:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009734:	430b      	orrs	r3, r1
 8009736:	6113      	str	r3, [r2, #16]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8009738:	6823      	ldr	r3, [r4, #0]
 800973a:	029a      	lsls	r2, r3, #10
 800973c:	d50f      	bpl.n	800975e <HAL_RCCEx_PeriphCLKConfig+0x9c2>
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));
 800973e:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 8009740:	f033 7380 	bics.w	r3, r3, #16777216	; 0x1000000
 8009744:	d004      	beq.n	8009750 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
 8009746:	f240 510c 	movw	r1, #1292	; 0x50c
 800974a:	4822      	ldr	r0, [pc, #136]	; (80097d4 <HAL_RCCEx_PeriphCLKConfig+0xa38>)
 800974c:	f7f8 fbbf 	bl	8001ece <assert_failed>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8009750:	4a1f      	ldr	r2, [pc, #124]	; (80097d0 <HAL_RCCEx_PeriphCLKConfig+0xa34>)
 8009752:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 8009754:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8009756:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800975a:	430b      	orrs	r3, r1
 800975c:	6513      	str	r3, [r2, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800975e:	6823      	ldr	r3, [r4, #0]
 8009760:	005b      	lsls	r3, r3, #1
 8009762:	d513      	bpl.n	800978c <HAL_RCCEx_PeriphCLKConfig+0x9f0>
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));
 8009764:	f8d4 30b8 	ldr.w	r3, [r4, #184]	; 0xb8
 8009768:	f433 4300 	bics.w	r3, r3, #32768	; 0x8000
 800976c:	d004      	beq.n	8009778 <HAL_RCCEx_PeriphCLKConfig+0x9dc>
 800976e:	f240 5116 	movw	r1, #1302	; 0x516
 8009772:	4818      	ldr	r0, [pc, #96]	; (80097d4 <HAL_RCCEx_PeriphCLKConfig+0xa38>)
 8009774:	f7f8 fbab 	bl	8001ece <assert_failed>
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8009778:	4b15      	ldr	r3, [pc, #84]	; (80097d0 <HAL_RCCEx_PeriphCLKConfig+0xa34>)
 800977a:	691a      	ldr	r2, [r3, #16]
 800977c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8009780:	611a      	str	r2, [r3, #16]
 8009782:	691a      	ldr	r2, [r3, #16]
 8009784:	f8d4 10b8 	ldr.w	r1, [r4, #184]	; 0xb8
 8009788:	430a      	orrs	r2, r1
 800978a:	611a      	str	r2, [r3, #16]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800978c:	6823      	ldr	r3, [r4, #0]
 800978e:	2b00      	cmp	r3, #0
 8009790:	da12      	bge.n	80097b8 <HAL_RCCEx_PeriphCLKConfig+0xa1c>
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));
 8009792:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8009794:	f033 5280 	bics.w	r2, r3, #268435456	; 0x10000000
 8009798:	d007      	beq.n	80097aa <HAL_RCCEx_PeriphCLKConfig+0xa0e>
 800979a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800979e:	d004      	beq.n	80097aa <HAL_RCCEx_PeriphCLKConfig+0xa0e>
 80097a0:	f44f 61a4 	mov.w	r1, #1312	; 0x520
 80097a4:	480b      	ldr	r0, [pc, #44]	; (80097d4 <HAL_RCCEx_PeriphCLKConfig+0xa38>)
 80097a6:	f7f8 fb92 	bl	8001ece <assert_failed>
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80097aa:	4a09      	ldr	r2, [pc, #36]	; (80097d0 <HAL_RCCEx_PeriphCLKConfig+0xa34>)
 80097ac:	6d21      	ldr	r1, [r4, #80]	; 0x50
 80097ae:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 80097b0:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 80097b4:	430b      	orrs	r3, r1
 80097b6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80097b8:	1c28      	adds	r0, r5, #0
 80097ba:	bf18      	it	ne
 80097bc:	2001      	movne	r0, #1
}
 80097be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80097c2:	2102      	movs	r1, #2
 80097c4:	1d20      	adds	r0, r4, #4
 80097c6:	f7ff f9bd 	bl	8008b44 <RCCEx_PLL2_Config>
 80097ca:	4606      	mov	r6, r0
      break;
 80097cc:	e764      	b.n	8009698 <HAL_RCCEx_PeriphCLKConfig+0x8fc>
 80097ce:	bf00      	nop
 80097d0:	58024400 	.word	0x58024400
 80097d4:	080139aa 	.word	0x080139aa
    switch(PeriphClkInit->RngClockSelection)
 80097d8:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 80097dc:	f43f af7c 	beq.w	80096d8 <HAL_RCCEx_PeriphCLKConfig+0x93c>
 80097e0:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 80097e4:	f43f af78 	beq.w	80096d8 <HAL_RCCEx_PeriphCLKConfig+0x93c>
      ret = HAL_ERROR;
 80097e8:	2601      	movs	r6, #1
      status |= ret;
 80097ea:	ea45 0006 	orr.w	r0, r5, r6
 80097ee:	b2c5      	uxtb	r5, r0
 80097f0:	e77b      	b.n	80096ea <HAL_RCCEx_PeriphCLKConfig+0x94e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80097f2:	4803      	ldr	r0, [pc, #12]	; (8009800 <HAL_RCCEx_PeriphCLKConfig+0xa64>)
 80097f4:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 80097f6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80097fa:	62c3      	str	r3, [r0, #44]	; 0x2c
      break;
 80097fc:	e76c      	b.n	80096d8 <HAL_RCCEx_PeriphCLKConfig+0x93c>
 80097fe:	bf00      	nop
 8009800:	58024400 	.word	0x58024400

08009804 <HAL_RCCEx_GetD3PCLK1Freq>:
{
 8009804:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> POSITION_VAL(RCC_D3CFGR_D3PPRE_0)]);
 8009806:	f7ff f957 	bl	8008ab8 <HAL_RCC_GetHCLKFreq>
 800980a:	4b07      	ldr	r3, [pc, #28]	; (8009828 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800980c:	2210      	movs	r2, #16
 800980e:	6a1b      	ldr	r3, [r3, #32]
 8009810:	fa92 f2a2 	rbit	r2, r2
 8009814:	fab2 f282 	clz	r2, r2
 8009818:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800981c:	40d3      	lsrs	r3, r2
 800981e:	4a03      	ldr	r2, [pc, #12]	; (800982c <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8009820:	5cd3      	ldrb	r3, [r2, r3]
}
 8009822:	40d8      	lsrs	r0, r3
 8009824:	bd08      	pop	{r3, pc}
 8009826:	bf00      	nop
 8009828:	58024400 	.word	0x58024400
 800982c:	08013628 	.word	0x08013628

08009830 <HAL_RCCEx_GetPLL2ClockFreq>:
{
 8009830:	b530      	push	{r4, r5, lr}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009832:	4c4a      	ldr	r4, [pc, #296]	; (800995c <HAL_RCCEx_GetPLL2ClockFreq+0x12c>)
 8009834:	eddf 5a4a 	vldr	s11, [pc, #296]	; 8009960 <HAL_RCCEx_GetPLL2ClockFreq+0x130>
 8009838:	6aa5      	ldr	r5, [r4, #40]	; 0x28
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12)  ;
 800983a:	6aa1      	ldr	r1, [r4, #40]	; 0x28
  pll2fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN;
 800983c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  fracn2 =(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 800983e:	6be2      	ldr	r2, [r4, #60]	; 0x3c
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12)  ;
 8009840:	f3c1 3105 	ubfx	r1, r1, #12, #6
  pll2fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN;
 8009844:	f003 0310 	and.w	r3, r3, #16
  fracn2 =(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8009848:	f3c2 02cc 	ubfx	r2, r2, #3, #13
 800984c:	4353      	muls	r3, r2
 800984e:	ee07 3a90 	vmov	s15, r3
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009852:	f005 0303 	and.w	r3, r5, #3
  switch (pllsource)
 8009856:	2b01      	cmp	r3, #1
  fracn2 =(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8009858:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 800985c:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
  switch (pllsource)
 8009860:	d002      	beq.n	8009868 <HAL_RCCEx_GetPLL2ClockFreq+0x38>
 8009862:	d30e      	bcc.n	8009882 <HAL_RCCEx_GetPLL2ClockFreq+0x52>
 8009864:	2b02      	cmp	r3, #2
 8009866:	d068      	beq.n	800993a <HAL_RCCEx_GetPLL2ClockFreq+0x10a>
    pll2vco = (CSI_VALUE / pll2m) * ((RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/0x2000) +1 );
 8009868:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800986a:	4a3e      	ldr	r2, [pc, #248]	; (8009964 <HAL_RCCEx_GetPLL2ClockFreq+0x134>)
 800986c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009870:	ee07 3a10 	vmov	s14, r3
 8009874:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8009878:	eea6 7a25 	vfma.f32	s14, s12, s11
 800987c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009880:	e067      	b.n	8009952 <HAL_RCCEx_GetPLL2ClockFreq+0x122>
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009882:	6823      	ldr	r3, [r4, #0]
 8009884:	4a38      	ldr	r2, [pc, #224]	; (8009968 <HAL_RCCEx_GetPLL2ClockFreq+0x138>)
 8009886:	f013 0f20 	tst.w	r3, #32
 800988a:	d042      	beq.n	8009912 <HAL_RCCEx_GetPLL2ClockFreq+0xe2>
      hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800988c:	6825      	ldr	r5, [r4, #0]
      pll2vco = ( hsivalue / pll2m) * ((RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/0x2000) +1 );
 800988e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
      hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8009890:	f3c5 04c1 	ubfx	r4, r5, #3, #2
      pll2vco = ( hsivalue / pll2m) * ((RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/0x2000) +1 );
 8009894:	f3c3 0308 	ubfx	r3, r3, #0, #9
      hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8009898:	40e2      	lsrs	r2, r4
      pll2vco = ( hsivalue / pll2m) * ((RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/0x2000) +1 );
 800989a:	fbb2 f2f1 	udiv	r2, r2, r1
 800989e:	ee07 2a10 	vmov	s14, r2
 80098a2:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 80098a6:	ee07 3a10 	vmov	s14, r3
 80098aa:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80098ae:	eea6 7a25 	vfma.f32	s14, s12, s11
 80098b2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80098b6:	ee66 7a87 	vmul.f32	s15, s13, s14
  PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(pll2vco/(((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9) + 1  )) ;
 80098ba:	4a28      	ldr	r2, [pc, #160]	; (800995c <HAL_RCCEx_GetPLL2ClockFreq+0x12c>)
 80098bc:	6b93      	ldr	r3, [r2, #56]	; 0x38
 80098be:	f3c3 2346 	ubfx	r3, r3, #9, #7
 80098c2:	3301      	adds	r3, #1
 80098c4:	ee07 3a10 	vmov	s14, r3
 80098c8:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80098cc:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80098d0:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 80098d4:	edc0 6a00 	vstr	s13, [r0]
  PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(pll2vco/(((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + 1 )) ;
 80098d8:	6b93      	ldr	r3, [r2, #56]	; 0x38
 80098da:	f3c3 4306 	ubfx	r3, r3, #16, #7
 80098de:	3301      	adds	r3, #1
 80098e0:	ee07 3a10 	vmov	s14, r3
 80098e4:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80098e8:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80098ec:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 80098f0:	edc0 6a01 	vstr	s13, [r0, #4]
  PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(pll2vco/(((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + 1 )) ;
 80098f4:	6b93      	ldr	r3, [r2, #56]	; 0x38
 80098f6:	f3c3 6306 	ubfx	r3, r3, #24, #7
 80098fa:	3301      	adds	r3, #1
 80098fc:	ee07 3a10 	vmov	s14, r3
 8009900:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8009904:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8009908:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 800990c:	edc0 6a02 	vstr	s13, [r0, #8]
 8009910:	bd30      	pop	{r4, r5, pc}
      pll2vco = (HSI_VALUE / pll2m) * ((RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/0x2000) +1 );
 8009912:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8009914:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009918:	ee07 3a10 	vmov	s14, r3
 800991c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8009920:	fbb2 f3f1 	udiv	r3, r2, r1
 8009924:	eea6 7a25 	vfma.f32	s14, s12, s11
 8009928:	ee37 7a27 	vadd.f32	s14, s14, s15
 800992c:	ee07 3a90 	vmov	s15, r3
    pll2vco = (CSI_VALUE / pll2m) * ((RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/0x2000) +1 );
 8009930:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009934:	ee67 7a27 	vmul.f32	s15, s14, s15
    break;
 8009938:	e7bf      	b.n	80098ba <HAL_RCCEx_GetPLL2ClockFreq+0x8a>
    pll2vco = (HSE_VALUE / pll2m) * ((RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/0x2000) +1 );
 800993a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800993c:	4a0b      	ldr	r2, [pc, #44]	; (800996c <HAL_RCCEx_GetPLL2ClockFreq+0x13c>)
 800993e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009942:	ee07 3a10 	vmov	s14, r3
 8009946:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800994a:	eea6 7a25 	vfma.f32	s14, s12, s11
 800994e:	ee37 7a27 	vadd.f32	s14, s14, s15
    pll2vco = (CSI_VALUE / pll2m) * ((RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/0x2000) +1 );
 8009952:	fbb2 f2f1 	udiv	r2, r2, r1
 8009956:	ee07 2a90 	vmov	s15, r2
 800995a:	e7e9      	b.n	8009930 <HAL_RCCEx_GetPLL2ClockFreq+0x100>
 800995c:	58024400 	.word	0x58024400
 8009960:	39000000 	.word	0x39000000
 8009964:	003d0900 	.word	0x003d0900
 8009968:	03d09000 	.word	0x03d09000
 800996c:	017d7840 	.word	0x017d7840

08009970 <HAL_RCCEx_GetPLL3ClockFreq>:
{
 8009970:	b530      	push	{r4, r5, lr}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009972:	4c4a      	ldr	r4, [pc, #296]	; (8009a9c <HAL_RCCEx_GetPLL3ClockFreq+0x12c>)
 8009974:	eddf 5a4a 	vldr	s11, [pc, #296]	; 8009aa0 <HAL_RCCEx_GetPLL3ClockFreq+0x130>
 8009978:	6aa5      	ldr	r5, [r4, #40]	; 0x28
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 800997a:	6aa1      	ldr	r1, [r4, #40]	; 0x28
  pll3fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN;
 800997c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  fracn3 = (pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 800997e:	6c62      	ldr	r2, [r4, #68]	; 0x44
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 8009980:	f3c1 5105 	ubfx	r1, r1, #20, #6
  pll3fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN;
 8009984:	f403 7380 	and.w	r3, r3, #256	; 0x100
  fracn3 = (pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8009988:	f3c2 02cc 	ubfx	r2, r2, #3, #13
 800998c:	4353      	muls	r3, r2
 800998e:	ee07 3a90 	vmov	s15, r3
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009992:	f005 0303 	and.w	r3, r5, #3
  switch (pllsource)
 8009996:	2b01      	cmp	r3, #1
  fracn3 = (pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8009998:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 800999c:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
  switch (pllsource)
 80099a0:	d002      	beq.n	80099a8 <HAL_RCCEx_GetPLL3ClockFreq+0x38>
 80099a2:	d30e      	bcc.n	80099c2 <HAL_RCCEx_GetPLL3ClockFreq+0x52>
 80099a4:	2b02      	cmp	r3, #2
 80099a6:	d068      	beq.n	8009a7a <HAL_RCCEx_GetPLL3ClockFreq+0x10a>
    pll3vco = (CSI_VALUE / pll3m) * ((RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/0x2000) +1 );
 80099a8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80099aa:	4a3e      	ldr	r2, [pc, #248]	; (8009aa4 <HAL_RCCEx_GetPLL3ClockFreq+0x134>)
 80099ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80099b0:	ee07 3a10 	vmov	s14, r3
 80099b4:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80099b8:	eea6 7a25 	vfma.f32	s14, s12, s11
 80099bc:	ee37 7a27 	vadd.f32	s14, s14, s15
 80099c0:	e067      	b.n	8009a92 <HAL_RCCEx_GetPLL3ClockFreq+0x122>
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80099c2:	6823      	ldr	r3, [r4, #0]
 80099c4:	4a38      	ldr	r2, [pc, #224]	; (8009aa8 <HAL_RCCEx_GetPLL3ClockFreq+0x138>)
 80099c6:	f013 0f20 	tst.w	r3, #32
 80099ca:	d042      	beq.n	8009a52 <HAL_RCCEx_GetPLL3ClockFreq+0xe2>
      hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80099cc:	6825      	ldr	r5, [r4, #0]
      pll3vco = (hsivalue / pll3m) * ((RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/0x2000) +1 );
 80099ce:	6c23      	ldr	r3, [r4, #64]	; 0x40
      hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80099d0:	f3c5 04c1 	ubfx	r4, r5, #3, #2
      pll3vco = (hsivalue / pll3m) * ((RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/0x2000) +1 );
 80099d4:	f3c3 0308 	ubfx	r3, r3, #0, #9
      hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80099d8:	40e2      	lsrs	r2, r4
      pll3vco = (hsivalue / pll3m) * ((RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/0x2000) +1 );
 80099da:	fbb2 f2f1 	udiv	r2, r2, r1
 80099de:	ee07 2a10 	vmov	s14, r2
 80099e2:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 80099e6:	ee07 3a10 	vmov	s14, r3
 80099ea:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80099ee:	eea6 7a25 	vfma.f32	s14, s12, s11
 80099f2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80099f6:	ee66 7a87 	vmul.f32	s15, s13, s14
  PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(pll3vco/(((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + 1 )) ;
 80099fa:	4a28      	ldr	r2, [pc, #160]	; (8009a9c <HAL_RCCEx_GetPLL3ClockFreq+0x12c>)
 80099fc:	6c13      	ldr	r3, [r2, #64]	; 0x40
 80099fe:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8009a02:	3301      	adds	r3, #1
 8009a04:	ee07 3a10 	vmov	s14, r3
 8009a08:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8009a0c:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8009a10:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8009a14:	edc0 6a00 	vstr	s13, [r0]
  PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(pll3vco/(((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + 1 )) ;
 8009a18:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8009a1a:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8009a1e:	3301      	adds	r3, #1
 8009a20:	ee07 3a10 	vmov	s14, r3
 8009a24:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8009a28:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8009a2c:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8009a30:	edc0 6a01 	vstr	s13, [r0, #4]
  PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(pll3vco/(((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + 1 )) ;
 8009a34:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8009a36:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8009a3a:	3301      	adds	r3, #1
 8009a3c:	ee07 3a10 	vmov	s14, r3
 8009a40:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8009a44:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8009a48:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8009a4c:	edc0 6a02 	vstr	s13, [r0, #8]
 8009a50:	bd30      	pop	{r4, r5, pc}
      pll3vco = (HSI_VALUE / pll3m) * ((RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/0x2000) +1 );
 8009a52:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009a54:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009a58:	ee07 3a10 	vmov	s14, r3
 8009a5c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8009a60:	fbb2 f3f1 	udiv	r3, r2, r1
 8009a64:	eea6 7a25 	vfma.f32	s14, s12, s11
 8009a68:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009a6c:	ee07 3a90 	vmov	s15, r3
    pll3vco = (CSI_VALUE / pll3m) * ((RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/0x2000) +1 );
 8009a70:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009a74:	ee67 7a27 	vmul.f32	s15, s14, s15
    break;
 8009a78:	e7bf      	b.n	80099fa <HAL_RCCEx_GetPLL3ClockFreq+0x8a>
    pll3vco = (HSE_VALUE / pll3m) * ((RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/0x2000) +1 );
 8009a7a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009a7c:	4a0b      	ldr	r2, [pc, #44]	; (8009aac <HAL_RCCEx_GetPLL3ClockFreq+0x13c>)
 8009a7e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009a82:	ee07 3a10 	vmov	s14, r3
 8009a86:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8009a8a:	eea6 7a25 	vfma.f32	s14, s12, s11
 8009a8e:	ee37 7a27 	vadd.f32	s14, s14, s15
    pll3vco = (CSI_VALUE / pll3m) * ((RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/0x2000) +1 );
 8009a92:	fbb2 f2f1 	udiv	r2, r2, r1
 8009a96:	ee07 2a90 	vmov	s15, r2
 8009a9a:	e7e9      	b.n	8009a70 <HAL_RCCEx_GetPLL3ClockFreq+0x100>
 8009a9c:	58024400 	.word	0x58024400
 8009aa0:	39000000 	.word	0x39000000
 8009aa4:	003d0900 	.word	0x003d0900
 8009aa8:	03d09000 	.word	0x03d09000
 8009aac:	017d7840 	.word	0x017d7840

08009ab0 <HAL_RCCEx_GetD1SysClockFreq>:
{
 8009ab0:	b508      	push	{r3, lr}
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> POSITION_VAL(RCC_D1CFGR_D1CPRE_0)];
 8009ab2:	f7fe fe05 	bl	80086c0 <HAL_RCC_GetSysClockFreq>
 8009ab6:	4b08      	ldr	r3, [pc, #32]	; (8009ad8 <HAL_RCCEx_GetD1SysClockFreq+0x28>)
 8009ab8:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009abc:	699b      	ldr	r3, [r3, #24]
 8009abe:	fa92 f2a2 	rbit	r2, r2
 8009ac2:	fab2 f282 	clz	r2, r2
 8009ac6:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8009aca:	40d3      	lsrs	r3, r2
 8009acc:	4a03      	ldr	r2, [pc, #12]	; (8009adc <HAL_RCCEx_GetD1SysClockFreq+0x2c>)
 8009ace:	5cd3      	ldrb	r3, [r2, r3]
 8009ad0:	40d8      	lsrs	r0, r3
 8009ad2:	4b03      	ldr	r3, [pc, #12]	; (8009ae0 <HAL_RCCEx_GetD1SysClockFreq+0x30>)
 8009ad4:	6018      	str	r0, [r3, #0]
}
 8009ad6:	bd08      	pop	{r3, pc}
 8009ad8:	58024400 	.word	0x58024400
 8009adc:	08013628 	.word	0x08013628
 8009ae0:	24000018 	.word	0x24000018

08009ae4 <HAL_RNG_ReadyDataCallback>:
  *                the configuration information for RNG.
  * @param  random32bit: generated random number.
  * @retval None
  */
__weak void HAL_RNG_ReadyDataCallback(RNG_HandleTypeDef *hrng, uint32_t random32bit)
{
 8009ae4:	4770      	bx	lr

08009ae6 <HAL_RNG_ErrorCallback>:
  * @param  hrng: pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval None
  */
__weak void HAL_RNG_ErrorCallback(RNG_HandleTypeDef *hrng)
{
 8009ae6:	4770      	bx	lr

08009ae8 <HAL_RNG_IRQHandler>:
  if((__HAL_RNG_GET_IT(hrng, RNG_IT_CEI) != RESET) ||  (__HAL_RNG_GET_IT(hrng, RNG_IT_SEI) != RESET))
 8009ae8:	6803      	ldr	r3, [r0, #0]
 8009aea:	685a      	ldr	r2, [r3, #4]
{
 8009aec:	b510      	push	{r4, lr}
 8009aee:	4604      	mov	r4, r0
  if((__HAL_RNG_GET_IT(hrng, RNG_IT_CEI) != RESET) ||  (__HAL_RNG_GET_IT(hrng, RNG_IT_SEI) != RESET))
 8009af0:	0690      	lsls	r0, r2, #26
 8009af2:	d402      	bmi.n	8009afa <HAL_RNG_IRQHandler+0x12>
 8009af4:	685b      	ldr	r3, [r3, #4]
 8009af6:	0659      	lsls	r1, r3, #25
 8009af8:	d508      	bpl.n	8009b0c <HAL_RNG_IRQHandler+0x24>
    hrng->State = HAL_RNG_STATE_ERROR;
 8009afa:	2304      	movs	r3, #4
    HAL_RNG_ErrorCallback(hrng);
 8009afc:	4620      	mov	r0, r4
    hrng->State = HAL_RNG_STATE_ERROR;
 8009afe:	7263      	strb	r3, [r4, #9]
    HAL_RNG_ErrorCallback(hrng);
 8009b00:	f7ff fff1 	bl	8009ae6 <HAL_RNG_ErrorCallback>
    __HAL_RNG_CLEAR_IT(hrng, RNG_IT_CEI|RNG_IT_SEI);
 8009b04:	6823      	ldr	r3, [r4, #0]
 8009b06:	f06f 0260 	mvn.w	r2, #96	; 0x60
 8009b0a:	605a      	str	r2, [r3, #4]
  if(__HAL_RNG_GET_IT(hrng, RNG_IT_DRDY) != RESET)
 8009b0c:	6823      	ldr	r3, [r4, #0]
 8009b0e:	685a      	ldr	r2, [r3, #4]
 8009b10:	07d2      	lsls	r2, r2, #31
 8009b12:	d50d      	bpl.n	8009b30 <HAL_RNG_IRQHandler+0x48>
    __HAL_RNG_DISABLE_IT(hrng);
 8009b14:	681a      	ldr	r2, [r3, #0]
 8009b16:	f022 0208 	bic.w	r2, r2, #8
 8009b1a:	601a      	str	r2, [r3, #0]
    hrng->RandomNumber = hrng->Instance->DR;
 8009b1c:	6899      	ldr	r1, [r3, #8]
    if(hrng->State != HAL_RNG_STATE_ERROR)
 8009b1e:	7a63      	ldrb	r3, [r4, #9]
    hrng->RandomNumber = hrng->Instance->DR;
 8009b20:	60e1      	str	r1, [r4, #12]
    if(hrng->State != HAL_RNG_STATE_ERROR)
 8009b22:	2b04      	cmp	r3, #4
 8009b24:	d004      	beq.n	8009b30 <HAL_RNG_IRQHandler+0x48>
      hrng->State = HAL_RNG_STATE_READY; 
 8009b26:	2301      	movs	r3, #1
      HAL_RNG_ReadyDataCallback(hrng, hrng->RandomNumber);
 8009b28:	4620      	mov	r0, r4
      hrng->State = HAL_RNG_STATE_READY; 
 8009b2a:	7263      	strb	r3, [r4, #9]
      HAL_RNG_ReadyDataCallback(hrng, hrng->RandomNumber);
 8009b2c:	f7ff ffda 	bl	8009ae4 <HAL_RNG_ReadyDataCallback>
 8009b30:	bd10      	pop	{r4, pc}

08009b32 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc: RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8009b32:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart = 0;

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8009b34:	6803      	ldr	r3, [r0, #0]
{
 8009b36:	4604      	mov	r4, r0
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8009b38:	68da      	ldr	r2, [r3, #12]
 8009b3a:	0652      	lsls	r2, r2, #25
 8009b3c:	d501      	bpl.n	8009b42 <RTC_EnterInitMode+0x10>
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 8009b3e:	2000      	movs	r0, #0
 8009b40:	bd38      	pop	{r3, r4, r5, pc}
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8009b42:	f04f 32ff 	mov.w	r2, #4294967295
 8009b46:	60da      	str	r2, [r3, #12]
    tickstart = HAL_GetTick();
 8009b48:	f7f9 fd9a 	bl	8003680 <HAL_GetTick>
 8009b4c:	4605      	mov	r5, r0
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8009b4e:	6823      	ldr	r3, [r4, #0]
 8009b50:	68db      	ldr	r3, [r3, #12]
 8009b52:	065b      	lsls	r3, r3, #25
 8009b54:	d4f3      	bmi.n	8009b3e <RTC_EnterInitMode+0xc>
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 8009b56:	f7f9 fd93 	bl	8003680 <HAL_GetTick>
 8009b5a:	1b40      	subs	r0, r0, r5
 8009b5c:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8009b60:	d9f5      	bls.n	8009b4e <RTC_EnterInitMode+0x1c>
        return HAL_TIMEOUT;
 8009b62:	2003      	movs	r0, #3
}
 8009b64:	bd38      	pop	{r3, r4, r5, pc}
	...

08009b68 <HAL_RTC_Init>:
{
 8009b68:	b538      	push	{r3, r4, r5, lr}
  if(hrtc == NULL)
 8009b6a:	4604      	mov	r4, r0
 8009b6c:	2800      	cmp	r0, #0
 8009b6e:	d059      	beq.n	8009c24 <HAL_RTC_Init+0xbc>
  assert_param(IS_RTC_ALL_INSTANCE(hrtc->Instance));
 8009b70:	6802      	ldr	r2, [r0, #0]
 8009b72:	4b42      	ldr	r3, [pc, #264]	; (8009c7c <HAL_RTC_Init+0x114>)
 8009b74:	429a      	cmp	r2, r3
 8009b76:	d003      	beq.n	8009b80 <HAL_RTC_Init+0x18>
 8009b78:	21c1      	movs	r1, #193	; 0xc1
 8009b7a:	4841      	ldr	r0, [pc, #260]	; (8009c80 <HAL_RTC_Init+0x118>)
 8009b7c:	f7f8 f9a7 	bl	8001ece <assert_failed>
  assert_param(IS_RTC_HOUR_FORMAT(hrtc->Init.HourFormat));
 8009b80:	6863      	ldr	r3, [r4, #4]
 8009b82:	f033 0340 	bics.w	r3, r3, #64	; 0x40
 8009b86:	d003      	beq.n	8009b90 <HAL_RTC_Init+0x28>
 8009b88:	21c2      	movs	r1, #194	; 0xc2
 8009b8a:	483d      	ldr	r0, [pc, #244]	; (8009c80 <HAL_RTC_Init+0x118>)
 8009b8c:	f7f8 f99f 	bl	8001ece <assert_failed>
  assert_param(IS_RTC_ASYNCH_PREDIV(hrtc->Init.AsynchPrediv));
 8009b90:	68a3      	ldr	r3, [r4, #8]
 8009b92:	2b7f      	cmp	r3, #127	; 0x7f
 8009b94:	d903      	bls.n	8009b9e <HAL_RTC_Init+0x36>
 8009b96:	21c3      	movs	r1, #195	; 0xc3
 8009b98:	4839      	ldr	r0, [pc, #228]	; (8009c80 <HAL_RTC_Init+0x118>)
 8009b9a:	f7f8 f998 	bl	8001ece <assert_failed>
  assert_param(IS_RTC_SYNCH_PREDIV(hrtc->Init.SynchPrediv));
 8009b9e:	68e3      	ldr	r3, [r4, #12]
 8009ba0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009ba4:	d303      	bcc.n	8009bae <HAL_RTC_Init+0x46>
 8009ba6:	21c4      	movs	r1, #196	; 0xc4
 8009ba8:	4835      	ldr	r0, [pc, #212]	; (8009c80 <HAL_RTC_Init+0x118>)
 8009baa:	f7f8 f990 	bl	8001ece <assert_failed>
  assert_param(IS_RTC_OUTPUT(hrtc->Init.OutPut));
 8009bae:	6923      	ldr	r3, [r4, #16]
 8009bb0:	f433 03c0 	bics.w	r3, r3, #6291456	; 0x600000
 8009bb4:	d003      	beq.n	8009bbe <HAL_RTC_Init+0x56>
 8009bb6:	21c5      	movs	r1, #197	; 0xc5
 8009bb8:	4831      	ldr	r0, [pc, #196]	; (8009c80 <HAL_RTC_Init+0x118>)
 8009bba:	f7f8 f988 	bl	8001ece <assert_failed>
  assert_param(IS_RTC_OUTPUT_REMAP(hrtc->Init.OutPutRemap));
 8009bbe:	6963      	ldr	r3, [r4, #20]
 8009bc0:	f033 0302 	bics.w	r3, r3, #2
 8009bc4:	d003      	beq.n	8009bce <HAL_RTC_Init+0x66>
 8009bc6:	21c6      	movs	r1, #198	; 0xc6
 8009bc8:	482d      	ldr	r0, [pc, #180]	; (8009c80 <HAL_RTC_Init+0x118>)
 8009bca:	f7f8 f980 	bl	8001ece <assert_failed>
  assert_param(IS_RTC_OUTPUT_POL(hrtc->Init.OutPutPolarity));
 8009bce:	69a3      	ldr	r3, [r4, #24]
 8009bd0:	f433 1380 	bics.w	r3, r3, #1048576	; 0x100000
 8009bd4:	d003      	beq.n	8009bde <HAL_RTC_Init+0x76>
 8009bd6:	21c7      	movs	r1, #199	; 0xc7
 8009bd8:	4829      	ldr	r0, [pc, #164]	; (8009c80 <HAL_RTC_Init+0x118>)
 8009bda:	f7f8 f978 	bl	8001ece <assert_failed>
  assert_param(IS_RTC_OUTPUT_TYPE(hrtc->Init.OutPutType));
 8009bde:	69e3      	ldr	r3, [r4, #28]
 8009be0:	2b01      	cmp	r3, #1
 8009be2:	d903      	bls.n	8009bec <HAL_RTC_Init+0x84>
 8009be4:	21c8      	movs	r1, #200	; 0xc8
 8009be6:	4826      	ldr	r0, [pc, #152]	; (8009c80 <HAL_RTC_Init+0x118>)
 8009be8:	f7f8 f971 	bl	8001ece <assert_failed>
  if(hrtc->State == HAL_RTC_STATE_RESET)
 8009bec:	f894 3021 	ldrb.w	r3, [r4, #33]	; 0x21
 8009bf0:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8009bf4:	b923      	cbnz	r3, 8009c00 <HAL_RTC_Init+0x98>
    hrtc->Lock = HAL_UNLOCKED;
 8009bf6:	f884 2020 	strb.w	r2, [r4, #32]
    HAL_RTC_MspInit(hrtc);
 8009bfa:	4620      	mov	r0, r4
 8009bfc:	f7f8 fa12 	bl	8002024 <HAL_RTC_MspInit>
  hrtc->State = HAL_RTC_STATE_BUSY;
 8009c00:	2302      	movs	r3, #2
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8009c02:	22ca      	movs	r2, #202	; 0xca
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8009c04:	4620      	mov	r0, r4
  hrtc->State = HAL_RTC_STATE_BUSY;
 8009c06:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8009c0a:	6823      	ldr	r3, [r4, #0]
 8009c0c:	625a      	str	r2, [r3, #36]	; 0x24
 8009c0e:	2253      	movs	r2, #83	; 0x53
 8009c10:	625a      	str	r2, [r3, #36]	; 0x24
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8009c12:	f7ff ff8e 	bl	8009b32 <RTC_EnterInitMode>
 8009c16:	6823      	ldr	r3, [r4, #0]
 8009c18:	b130      	cbz	r0, 8009c28 <HAL_RTC_Init+0xc0>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009c1a:	22ff      	movs	r2, #255	; 0xff
 8009c1c:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_ERROR;
 8009c1e:	2304      	movs	r3, #4
 8009c20:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
     return HAL_ERROR;
 8009c24:	2001      	movs	r0, #1
}
 8009c26:	bd38      	pop	{r3, r4, r5, pc}
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8009c28:	689a      	ldr	r2, [r3, #8]
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8009c2a:	6925      	ldr	r5, [r4, #16]
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8009c2c:	f422 02e0 	bic.w	r2, r2, #7340032	; 0x700000
 8009c30:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009c34:	609a      	str	r2, [r3, #8]
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8009c36:	6862      	ldr	r2, [r4, #4]
 8009c38:	6899      	ldr	r1, [r3, #8]
 8009c3a:	432a      	orrs	r2, r5
 8009c3c:	69a5      	ldr	r5, [r4, #24]
 8009c3e:	432a      	orrs	r2, r5
    hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8009c40:	6965      	ldr	r5, [r4, #20]
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8009c42:	430a      	orrs	r2, r1
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16);
 8009c44:	68a1      	ldr	r1, [r4, #8]
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8009c46:	609a      	str	r2, [r3, #8]
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8009c48:	68e2      	ldr	r2, [r4, #12]
 8009c4a:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16);
 8009c4c:	691a      	ldr	r2, [r3, #16]
 8009c4e:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8009c52:	611a      	str	r2, [r3, #16]
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8009c54:	68da      	ldr	r2, [r3, #12]
 8009c56:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009c5a:	60da      	str	r2, [r3, #12]
    hrtc->Instance->OR &= (uint32_t)~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8009c5c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009c5e:	f022 0203 	bic.w	r2, r2, #3
 8009c62:	64da      	str	r2, [r3, #76]	; 0x4c
    hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8009c64:	69e2      	ldr	r2, [r4, #28]
 8009c66:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8009c68:	432a      	orrs	r2, r5
 8009c6a:	430a      	orrs	r2, r1
 8009c6c:	64da      	str	r2, [r3, #76]	; 0x4c
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009c6e:	22ff      	movs	r2, #255	; 0xff
 8009c70:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_READY;
 8009c72:	2301      	movs	r3, #1
 8009c74:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
    return HAL_OK;
 8009c78:	bd38      	pop	{r3, r4, r5, pc}
 8009c7a:	bf00      	nop
 8009c7c:	58004000 	.word	0x58004000
 8009c80:	080139eb 	.word	0x080139eb

08009c84 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 8009c84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c88:	4606      	mov	r6, r0
 8009c8a:	b087      	sub	sp, #28
 8009c8c:	4688      	mov	r8, r1
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8009c8e:	f7f9 fcf7 	bl	8003680 <HAL_GetTick>
  uint32_t index = 0;
  uint32_t tempscr[2] = {0, 0};
  uint32_t *scr = pSCR;

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8);
 8009c92:	2108      	movs	r1, #8
  uint32_t tickstart = HAL_GetTick();
 8009c94:	4682      	mov	sl, r0
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8);
 8009c96:	6830      	ldr	r0, [r6, #0]
 8009c98:	f003 f850 	bl	800cd3c <SDMMC_CmdBlockLength>
  if(errorstate != HAL_SD_ERROR_NONE)
 8009c9c:	4604      	mov	r4, r0
 8009c9e:	bb40      	cbnz	r0, 8009cf2 <SD_FindSCR+0x6e>
  {
    return errorstate;
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16));
 8009ca0:	6c71      	ldr	r1, [r6, #68]	; 0x44
 8009ca2:	6830      	ldr	r0, [r6, #0]
 8009ca4:	0409      	lsls	r1, r1, #16
 8009ca6:	f003 f96f 	bl	800cf88 <SDMMC_CmdAppCommand>
  if(errorstate != HAL_SD_ERROR_NONE)
 8009caa:	4604      	mov	r4, r0
 8009cac:	bb08      	cbnz	r0, 8009cf2 <SD_FindSCR+0x6e>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
  config.DataLength    = 8;
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8009cae:	2230      	movs	r2, #48	; 0x30
 8009cb0:	f04f 30ff 	mov.w	r0, #4294967295
 8009cb4:	2108      	movs	r1, #8
 8009cb6:	2302      	movs	r3, #2
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8009cb8:	9404      	str	r4, [sp, #16]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8009cba:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
  config.DPSM          = SDMMC_DPSM_ENABLE;
 8009cbe:	2301      	movs	r3, #1
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 8009cc0:	4669      	mov	r1, sp
 8009cc2:	6830      	ldr	r0, [r6, #0]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 8009cc4:	9305      	str	r3, [sp, #20]
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 8009cc6:	f002 ffeb 	bl	800cca0 <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8009cca:	6830      	ldr	r0, [r6, #0]
 8009ccc:	f003 f98b 	bl	800cfe6 <SDMMC_CmdSendSCR>
  if(errorstate != HAL_SD_ERROR_NONE)
 8009cd0:	4604      	mov	r4, r0
 8009cd2:	b970      	cbnz	r0, 8009cf2 <SD_FindSCR+0x6e>
 8009cd4:	4605      	mov	r5, r0
 8009cd6:	4607      	mov	r7, r0
 8009cd8:	4683      	mov	fp, r0
  {
    return errorstate;
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND | SDMMC_FLAG_DATAEND))
 8009cda:	f240 592a 	movw	r9, #1322	; 0x52a
 8009cde:	6830      	ldr	r0, [r6, #0]
 8009ce0:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8009ce2:	ea13 0f09 	tst.w	r3, r9
  {
    if((!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOE)) && (index == 0U))
 8009ce6:	6b43      	ldr	r3, [r0, #52]	; 0x34
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND | SDMMC_FLAG_DATAEND))
 8009ce8:	d007      	beq.n	8009cfa <SD_FindSCR+0x76>
    {
      return HAL_SD_ERROR_TIMEOUT;
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 8009cea:	0719      	lsls	r1, r3, #28
 8009cec:	d51c      	bpl.n	8009d28 <SD_FindSCR+0xa4>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 8009cee:	2408      	movs	r4, #8

    return HAL_SD_ERROR_DATA_CRC_FAIL;
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 8009cf0:	6384      	str	r4, [r0, #56]	; 0x38
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));

  }

  return HAL_SD_ERROR_NONE;
}
 8009cf2:	4620      	mov	r0, r4
 8009cf4:	b007      	add	sp, #28
 8009cf6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if((!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOE)) && (index == 0U))
 8009cfa:	031b      	lsls	r3, r3, #12
 8009cfc:	d40b      	bmi.n	8009d16 <SD_FindSCR+0x92>
 8009cfe:	f1bb 0f00 	cmp.w	fp, #0
 8009d02:	d108      	bne.n	8009d16 <SD_FindSCR+0x92>
      tempscr[0] = SDMMC_ReadFIFO(hsd->Instance);
 8009d04:	f002 ff66 	bl	800cbd4 <SDMMC_ReadFIFO>
 8009d08:	4607      	mov	r7, r0
      tempscr[1] = SDMMC_ReadFIFO(hsd->Instance);
 8009d0a:	6830      	ldr	r0, [r6, #0]
      index++;
 8009d0c:	f04f 0b01 	mov.w	fp, #1
      tempscr[1] = SDMMC_ReadFIFO(hsd->Instance);
 8009d10:	f002 ff60 	bl	800cbd4 <SDMMC_ReadFIFO>
 8009d14:	4605      	mov	r5, r0
    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 8009d16:	f7f9 fcb3 	bl	8003680 <HAL_GetTick>
 8009d1a:	eba0 000a 	sub.w	r0, r0, sl
 8009d1e:	3001      	adds	r0, #1
 8009d20:	d1dd      	bne.n	8009cde <SD_FindSCR+0x5a>
      return HAL_SD_ERROR_TIMEOUT;
 8009d22:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 8009d26:	e7e4      	b.n	8009cf2 <SD_FindSCR+0x6e>
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 8009d28:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8009d2a:	079a      	lsls	r2, r3, #30
 8009d2c:	d501      	bpl.n	8009d32 <SD_FindSCR+0xae>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 8009d2e:	2402      	movs	r4, #2
 8009d30:	e7de      	b.n	8009cf0 <SD_FindSCR+0x6c>
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 8009d32:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8009d34:	069b      	lsls	r3, r3, #26
 8009d36:	d501      	bpl.n	8009d3c <SD_FindSCR+0xb8>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 8009d38:	2420      	movs	r4, #32
 8009d3a:	e7d9      	b.n	8009cf0 <SD_FindSCR+0x6c>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8009d3c:	4b04      	ldr	r3, [pc, #16]	; (8009d50 <SD_FindSCR+0xcc>)
 8009d3e:	ba2d      	rev	r5, r5
 8009d40:	ba3f      	rev	r7, r7
 8009d42:	6383      	str	r3, [r0, #56]	; 0x38
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8009d44:	f8c8 5000 	str.w	r5, [r8]
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8009d48:	f8c8 7004 	str.w	r7, [r8, #4]
  return HAL_SD_ERROR_NONE;
 8009d4c:	e7d1      	b.n	8009cf2 <SD_FindSCR+0x6e>
 8009d4e:	bf00      	nop
 8009d50:	18000f3a 	.word	0x18000f3a

08009d54 <HAL_SD_ReadBlocks>:
{
 8009d54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009d58:	460f      	mov	r7, r1
 8009d5a:	b086      	sub	sp, #24
 8009d5c:	4604      	mov	r4, r0
 8009d5e:	4616      	mov	r6, r2
 8009d60:	4698      	mov	r8, r3
  uint32_t tickstart = HAL_GetTick();
 8009d62:	f7f9 fc8d 	bl	8003680 <HAL_GetTick>
 8009d66:	4681      	mov	r9, r0
  if(NULL == pData)
 8009d68:	b92f      	cbnz	r7, 8009d76 <HAL_SD_ReadBlocks+0x22>
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8009d6a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009d6c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8009d70:	6363      	str	r3, [r4, #52]	; 0x34
    return HAL_ERROR;
 8009d72:	2001      	movs	r0, #1
 8009d74:	e010      	b.n	8009d98 <HAL_SD_ReadBlocks+0x44>
  if(hsd->State == HAL_SD_STATE_READY)
 8009d76:	f894 0030 	ldrb.w	r0, [r4, #48]	; 0x30
 8009d7a:	b2c0      	uxtb	r0, r0
 8009d7c:	2801      	cmp	r0, #1
 8009d7e:	f040 80af 	bne.w	8009ee0 <HAL_SD_ReadBlocks+0x18c>
    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8009d82:	eb06 0308 	add.w	r3, r6, r8
 8009d86:	6d22      	ldr	r2, [r4, #80]	; 0x50
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8009d88:	2100      	movs	r1, #0
    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8009d8a:	4293      	cmp	r3, r2
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8009d8c:	6361      	str	r1, [r4, #52]	; 0x34
    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8009d8e:	d906      	bls.n	8009d9e <HAL_SD_ReadBlocks+0x4a>
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8009d90:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009d92:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8009d96:	6363      	str	r3, [r4, #52]	; 0x34
}
 8009d98:	b006      	add	sp, #24
 8009d9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    hsd->State = HAL_SD_STATE_BUSY;
 8009d9e:	2303      	movs	r3, #3
    hsd->Instance->DCTRL = 0U;
 8009da0:	6820      	ldr	r0, [r4, #0]
    hsd->State = HAL_SD_STATE_BUSY;
 8009da2:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8009da6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    hsd->Instance->DCTRL = 0U;
 8009da8:	62c1      	str	r1, [r0, #44]	; 0x2c
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8009daa:	f44f 7100 	mov.w	r1, #512	; 0x200
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8009dae:	2b01      	cmp	r3, #1
      add *= 512U;
 8009db0:	bf18      	it	ne
 8009db2:	0276      	lslne	r6, r6, #9
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8009db4:	f002 ffc2 	bl	800cd3c <SDMMC_CmdBlockLength>
    if(errorstate != HAL_SD_ERROR_NONE)
 8009db8:	b148      	cbz	r0, 8009dce <HAL_SD_ReadBlocks+0x7a>
          __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009dba:	6823      	ldr	r3, [r4, #0]
 8009dbc:	4a4a      	ldr	r2, [pc, #296]	; (8009ee8 <HAL_SD_ReadBlocks+0x194>)
 8009dbe:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 8009dc0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009dc2:	4318      	orrs	r0, r3
 8009dc4:	6360      	str	r0, [r4, #52]	; 0x34
      hsd->State = HAL_SD_STATE_READY;
 8009dc6:	2001      	movs	r0, #1
 8009dc8:	f884 0030 	strb.w	r0, [r4, #48]	; 0x30
      return HAL_ERROR;
 8009dcc:	e7e4      	b.n	8009d98 <HAL_SD_ReadBlocks+0x44>
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8009dce:	f04f 33ff 	mov.w	r3, #4294967295
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8009dd2:	2502      	movs	r5, #2
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8009dd4:	9004      	str	r0, [sp, #16]
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 8009dd6:	4669      	mov	r1, sp
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8009dd8:	9300      	str	r3, [sp, #0]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8009dda:	ea4f 2348 	mov.w	r3, r8, lsl #9
    config.DPSM          = SDMMC_DPSM_DISABLE;
 8009dde:	9005      	str	r0, [sp, #20]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8009de0:	9301      	str	r3, [sp, #4]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 8009de2:	2390      	movs	r3, #144	; 0x90
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 8009de4:	6820      	ldr	r0, [r4, #0]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 8009de6:	9302      	str	r3, [sp, #8]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8009de8:	9503      	str	r5, [sp, #12]
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 8009dea:	f002 ff59 	bl	800cca0 <SDMMC_ConfigData>
    __SDMMC_CMDTRANS_ENABLE( hsd->Instance);
 8009dee:	6820      	ldr	r0, [r4, #0]
    if(NumberOfBlocks > 1U)
 8009df0:	f1b8 0f01 	cmp.w	r8, #1
    __SDMMC_CMDTRANS_ENABLE( hsd->Instance);
 8009df4:	68c3      	ldr	r3, [r0, #12]
 8009df6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009dfa:	60c3      	str	r3, [r0, #12]
    if(NumberOfBlocks > 1U)
 8009dfc:	d926      	bls.n	8009e4c <HAL_SD_ReadBlocks+0xf8>
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 8009dfe:	62e5      	str	r5, [r4, #44]	; 0x2c
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8009e00:	4631      	mov	r1, r6
 8009e02:	f002 ffcd 	bl	800cda0 <SDMMC_CmdReadMultiBlock>
    if(errorstate != HAL_SD_ERROR_NONE)
 8009e06:	2800      	cmp	r0, #0
 8009e08:	d1d7      	bne.n	8009dba <HAL_SD_ReadBlocks+0x66>
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 8009e0a:	6820      	ldr	r0, [r4, #0]
 8009e0c:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8009e0e:	f413 7f95 	tst.w	r3, #298	; 0x12a
 8009e12:	d021      	beq.n	8009e58 <HAL_SD_ReadBlocks+0x104>
    __SDMMC_CMDTRANS_DISABLE( hsd->Instance);
 8009e14:	68c3      	ldr	r3, [r0, #12]
 8009e16:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009e1a:	60c3      	str	r3, [r0, #12]
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8009e1c:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8009e1e:	05dd      	lsls	r5, r3, #23
 8009e20:	d509      	bpl.n	8009e36 <HAL_SD_ReadBlocks+0xe2>
 8009e22:	f1b8 0f01 	cmp.w	r8, #1
 8009e26:	d906      	bls.n	8009e36 <HAL_SD_ReadBlocks+0xe2>
      if(hsd->SdCard.CardType != CARD_SECURED)
 8009e28:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8009e2a:	2b03      	cmp	r3, #3
 8009e2c:	d003      	beq.n	8009e36 <HAL_SD_ReadBlocks+0xe2>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8009e2e:	f003 f803 	bl	800ce38 <SDMMC_CmdStopTransfer>
        if(errorstate != HAL_SD_ERROR_NONE)
 8009e32:	2800      	cmp	r0, #0
 8009e34:	d1c1      	bne.n	8009dba <HAL_SD_ReadBlocks+0x66>
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 8009e36:	6823      	ldr	r3, [r4, #0]
 8009e38:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009e3a:	0711      	lsls	r1, r2, #28
 8009e3c:	d537      	bpl.n	8009eae <HAL_SD_ReadBlocks+0x15a>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009e3e:	4a2a      	ldr	r2, [pc, #168]	; (8009ee8 <HAL_SD_ReadBlocks+0x194>)
 8009e40:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8009e42:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009e44:	f043 0308 	orr.w	r3, r3, #8
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8009e48:	6363      	str	r3, [r4, #52]	; 0x34
 8009e4a:	e7bc      	b.n	8009dc6 <HAL_SD_ReadBlocks+0x72>
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 8009e4c:	2301      	movs	r3, #1
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8009e4e:	4631      	mov	r1, r6
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 8009e50:	62e3      	str	r3, [r4, #44]	; 0x2c
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8009e52:	f002 ff8c 	bl	800cd6e <SDMMC_CmdReadSingleBlock>
 8009e56:	e7d6      	b.n	8009e06 <HAL_SD_ReadBlocks+0xb2>
      if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF))
 8009e58:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8009e5a:	041e      	lsls	r6, r3, #16
 8009e5c:	d514      	bpl.n	8009e88 <HAL_SD_ReadBlocks+0x134>
 8009e5e:	1d3e      	adds	r6, r7, #4
 8009e60:	f107 0a24 	add.w	sl, r7, #36	; 0x24
          data = SDMMC_ReadFIFO(hsd->Instance);
 8009e64:	6820      	ldr	r0, [r4, #0]
 8009e66:	3604      	adds	r6, #4
 8009e68:	f002 feb4 	bl	800cbd4 <SDMMC_ReadFIFO>
          *tempbuff = (uint8_t)(data & 0xFFU);
 8009e6c:	f806 0c08 	strb.w	r0, [r6, #-8]
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8009e70:	0a03      	lsrs	r3, r0, #8
 8009e72:	f806 3c07 	strb.w	r3, [r6, #-7]
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 8009e76:	0c03      	lsrs	r3, r0, #16
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 8009e78:	0e00      	lsrs	r0, r0, #24
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 8009e7a:	f806 3c06 	strb.w	r3, [r6, #-6]
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 8009e7e:	f806 0c05 	strb.w	r0, [r6, #-5]
        for(count = 0U; count < 8U; count++)
 8009e82:	45b2      	cmp	sl, r6
 8009e84:	d1ee      	bne.n	8009e64 <HAL_SD_ReadBlocks+0x110>
 8009e86:	3720      	adds	r7, #32
      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8009e88:	f7f9 fbfa 	bl	8003680 <HAL_GetTick>
 8009e8c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009e8e:	eba0 0009 	sub.w	r0, r0, r9
 8009e92:	4298      	cmp	r0, r3
 8009e94:	d3b9      	bcc.n	8009e0a <HAL_SD_ReadBlocks+0xb6>
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009e96:	6823      	ldr	r3, [r4, #0]
        return HAL_TIMEOUT;
 8009e98:	2003      	movs	r0, #3
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009e9a:	4a13      	ldr	r2, [pc, #76]	; (8009ee8 <HAL_SD_ReadBlocks+0x194>)
 8009e9c:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8009e9e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009ea0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8009ea4:	6363      	str	r3, [r4, #52]	; 0x34
        hsd->State= HAL_SD_STATE_READY;
 8009ea6:	2301      	movs	r3, #1
 8009ea8:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
        return HAL_TIMEOUT;
 8009eac:	e774      	b.n	8009d98 <HAL_SD_ReadBlocks+0x44>
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 8009eae:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009eb0:	0792      	lsls	r2, r2, #30
 8009eb2:	d505      	bpl.n	8009ec0 <HAL_SD_ReadBlocks+0x16c>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009eb4:	4a0c      	ldr	r2, [pc, #48]	; (8009ee8 <HAL_SD_ReadBlocks+0x194>)
 8009eb6:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8009eb8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009eba:	f043 0302 	orr.w	r3, r3, #2
 8009ebe:	e7c3      	b.n	8009e48 <HAL_SD_ReadBlocks+0xf4>
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 8009ec0:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8009ec2:	f010 0020 	ands.w	r0, r0, #32
 8009ec6:	d005      	beq.n	8009ed4 <HAL_SD_ReadBlocks+0x180>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009ec8:	4a07      	ldr	r2, [pc, #28]	; (8009ee8 <HAL_SD_ReadBlocks+0x194>)
 8009eca:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8009ecc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009ece:	f043 0320 	orr.w	r3, r3, #32
 8009ed2:	e7b9      	b.n	8009e48 <HAL_SD_ReadBlocks+0xf4>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8009ed4:	4a05      	ldr	r2, [pc, #20]	; (8009eec <HAL_SD_ReadBlocks+0x198>)
 8009ed6:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8009ed8:	2301      	movs	r3, #1
 8009eda:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
    return HAL_OK;
 8009ede:	e75b      	b.n	8009d98 <HAL_SD_ReadBlocks+0x44>
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8009ee0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009ee2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8009ee6:	e743      	b.n	8009d70 <HAL_SD_ReadBlocks+0x1c>
 8009ee8:	1fe00fff 	.word	0x1fe00fff
 8009eec:	18000f3a 	.word	0x18000f3a

08009ef0 <HAL_SD_WriteBlocks>:
{
 8009ef0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009ef4:	460e      	mov	r6, r1
 8009ef6:	b089      	sub	sp, #36	; 0x24
 8009ef8:	4604      	mov	r4, r0
 8009efa:	4691      	mov	r9, r2
 8009efc:	461f      	mov	r7, r3
 8009efe:	9d10      	ldr	r5, [sp, #64]	; 0x40
  uint32_t tickstart = HAL_GetTick();
 8009f00:	f7f9 fbbe 	bl	8003680 <HAL_GetTick>
 8009f04:	4680      	mov	r8, r0
  if(NULL == pData)
 8009f06:	b92e      	cbnz	r6, 8009f14 <HAL_SD_WriteBlocks+0x24>
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8009f08:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009f0a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8009f0e:	6363      	str	r3, [r4, #52]	; 0x34
    return HAL_ERROR;
 8009f10:	2001      	movs	r0, #1
 8009f12:	e010      	b.n	8009f36 <HAL_SD_WriteBlocks+0x46>
  if(hsd->State == HAL_SD_STATE_READY)
 8009f14:	f894 0030 	ldrb.w	r0, [r4, #48]	; 0x30
 8009f18:	b2c0      	uxtb	r0, r0
 8009f1a:	2801      	cmp	r0, #1
 8009f1c:	f040 80a0 	bne.w	800a060 <HAL_SD_WriteBlocks+0x170>
    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8009f20:	eb09 0307 	add.w	r3, r9, r7
 8009f24:	6d22      	ldr	r2, [r4, #80]	; 0x50
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8009f26:	2100      	movs	r1, #0
    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8009f28:	4293      	cmp	r3, r2
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8009f2a:	6361      	str	r1, [r4, #52]	; 0x34
    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8009f2c:	d906      	bls.n	8009f3c <HAL_SD_WriteBlocks+0x4c>
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8009f2e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009f30:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8009f34:	6363      	str	r3, [r4, #52]	; 0x34
}
 8009f36:	b009      	add	sp, #36	; 0x24
 8009f38:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    hsd->State = HAL_SD_STATE_BUSY;
 8009f3c:	2303      	movs	r3, #3
    hsd->Instance->DCTRL = 0U;
 8009f3e:	6820      	ldr	r0, [r4, #0]
    hsd->State = HAL_SD_STATE_BUSY;
 8009f40:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8009f44:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    hsd->Instance->DCTRL = 0U;
 8009f46:	62c1      	str	r1, [r0, #44]	; 0x2c
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8009f48:	f44f 7100 	mov.w	r1, #512	; 0x200
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8009f4c:	2b01      	cmp	r3, #1
      add *= 512U;
 8009f4e:	bf18      	it	ne
 8009f50:	ea4f 2949 	movne.w	r9, r9, lsl #9
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8009f54:	f002 fef2 	bl	800cd3c <SDMMC_CmdBlockLength>
    if(errorstate != HAL_SD_ERROR_NONE)
 8009f58:	b148      	cbz	r0, 8009f6e <HAL_SD_WriteBlocks+0x7e>
          __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009f5a:	6823      	ldr	r3, [r4, #0]
 8009f5c:	4a42      	ldr	r2, [pc, #264]	; (800a068 <HAL_SD_WriteBlocks+0x178>)
 8009f5e:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 8009f60:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009f62:	4318      	orrs	r0, r3
 8009f64:	6360      	str	r0, [r4, #52]	; 0x34
      hsd->State = HAL_SD_STATE_READY;
 8009f66:	2001      	movs	r0, #1
 8009f68:	f884 0030 	strb.w	r0, [r4, #48]	; 0x30
      return HAL_ERROR;
 8009f6c:	e7e3      	b.n	8009f36 <HAL_SD_WriteBlocks+0x46>
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8009f6e:	f04f 33ff 	mov.w	r3, #4294967295
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 8009f72:	9005      	str	r0, [sp, #20]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8009f74:	9006      	str	r0, [sp, #24]
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 8009f76:	a902      	add	r1, sp, #8
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8009f78:	9302      	str	r3, [sp, #8]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8009f7a:	027b      	lsls	r3, r7, #9
    config.DPSM          = SDMMC_DPSM_DISABLE;
 8009f7c:	9007      	str	r0, [sp, #28]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8009f7e:	9303      	str	r3, [sp, #12]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 8009f80:	2390      	movs	r3, #144	; 0x90
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 8009f82:	6820      	ldr	r0, [r4, #0]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 8009f84:	9304      	str	r3, [sp, #16]
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 8009f86:	f002 fe8b 	bl	800cca0 <SDMMC_ConfigData>
    __SDMMC_CMDTRANS_ENABLE( hsd->Instance);
 8009f8a:	6820      	ldr	r0, [r4, #0]
    if(NumberOfBlocks > 1U)
 8009f8c:	2f01      	cmp	r7, #1
    __SDMMC_CMDTRANS_ENABLE( hsd->Instance);
 8009f8e:	68c3      	ldr	r3, [r0, #12]
 8009f90:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009f94:	60c3      	str	r3, [r0, #12]
    if(NumberOfBlocks > 1U)
 8009f96:	d926      	bls.n	8009fe6 <HAL_SD_WriteBlocks+0xf6>
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 8009f98:	2320      	movs	r3, #32
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8009f9a:	4649      	mov	r1, r9
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 8009f9c:	62e3      	str	r3, [r4, #44]	; 0x2c
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8009f9e:	f002 ff31 	bl	800ce04 <SDMMC_CmdWriteMultiBlock>
    if(errorstate != HAL_SD_ERROR_NONE)
 8009fa2:	2800      	cmp	r0, #0
 8009fa4:	d1d9      	bne.n	8009f5a <HAL_SD_WriteBlocks+0x6a>
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 8009fa6:	6820      	ldr	r0, [r4, #0]
 8009fa8:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8009faa:	f413 7f8d 	tst.w	r3, #282	; 0x11a
 8009fae:	d020      	beq.n	8009ff2 <HAL_SD_WriteBlocks+0x102>
    __SDMMC_CMDTRANS_DISABLE( hsd->Instance);
 8009fb0:	68c3      	ldr	r3, [r0, #12]
 8009fb2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009fb6:	60c3      	str	r3, [r0, #12]
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8009fb8:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8009fba:	05dd      	lsls	r5, r3, #23
 8009fbc:	d508      	bpl.n	8009fd0 <HAL_SD_WriteBlocks+0xe0>
 8009fbe:	2f01      	cmp	r7, #1
 8009fc0:	d906      	bls.n	8009fd0 <HAL_SD_WriteBlocks+0xe0>
      if(hsd->SdCard.CardType != CARD_SECURED)
 8009fc2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8009fc4:	2b03      	cmp	r3, #3
 8009fc6:	d003      	beq.n	8009fd0 <HAL_SD_WriteBlocks+0xe0>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8009fc8:	f002 ff36 	bl	800ce38 <SDMMC_CmdStopTransfer>
        if(errorstate != HAL_SD_ERROR_NONE)
 8009fcc:	2800      	cmp	r0, #0
 8009fce:	d1c4      	bne.n	8009f5a <HAL_SD_WriteBlocks+0x6a>
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 8009fd0:	6823      	ldr	r3, [r4, #0]
 8009fd2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009fd4:	0711      	lsls	r1, r2, #28
 8009fd6:	d52a      	bpl.n	800a02e <HAL_SD_WriteBlocks+0x13e>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009fd8:	4a23      	ldr	r2, [pc, #140]	; (800a068 <HAL_SD_WriteBlocks+0x178>)
 8009fda:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8009fdc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009fde:	f043 0308 	orr.w	r3, r3, #8
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8009fe2:	6363      	str	r3, [r4, #52]	; 0x34
 8009fe4:	e7bf      	b.n	8009f66 <HAL_SD_WriteBlocks+0x76>
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 8009fe6:	2310      	movs	r3, #16
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8009fe8:	4649      	mov	r1, r9
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 8009fea:	62e3      	str	r3, [r4, #44]	; 0x2c
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8009fec:	f002 fef1 	bl	800cdd2 <SDMMC_CmdWriteSingleBlock>
 8009ff0:	e7d7      	b.n	8009fa2 <HAL_SD_WriteBlocks+0xb2>
      if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE))
 8009ff2:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8009ff4:	045b      	lsls	r3, r3, #17
 8009ff6:	d50a      	bpl.n	800a00e <HAL_SD_WriteBlocks+0x11e>
 8009ff8:	f106 0920 	add.w	r9, r6, #32
          data |= ((uint32_t)(*tempbuff) << 24U);
 8009ffc:	f856 3b04 	ldr.w	r3, [r6], #4
          (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 800a000:	a901      	add	r1, sp, #4
 800a002:	6820      	ldr	r0, [r4, #0]
          data |= ((uint32_t)(*tempbuff) << 24U);
 800a004:	9301      	str	r3, [sp, #4]
          (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 800a006:	f002 fde8 	bl	800cbda <SDMMC_WriteFIFO>
        for(count = 0U; count < 8U; count++)
 800a00a:	45b1      	cmp	r9, r6
 800a00c:	d1f6      	bne.n	8009ffc <HAL_SD_WriteBlocks+0x10c>
      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 800a00e:	f7f9 fb37 	bl	8003680 <HAL_GetTick>
 800a012:	eba0 0008 	sub.w	r0, r0, r8
 800a016:	42a8      	cmp	r0, r5
 800a018:	d3c5      	bcc.n	8009fa6 <HAL_SD_WriteBlocks+0xb6>
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800a01a:	6823      	ldr	r3, [r4, #0]
        return HAL_TIMEOUT;
 800a01c:	2003      	movs	r0, #3
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800a01e:	4a12      	ldr	r2, [pc, #72]	; (800a068 <HAL_SD_WriteBlocks+0x178>)
 800a020:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 800a022:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a024:	6363      	str	r3, [r4, #52]	; 0x34
        hsd->State = HAL_SD_STATE_READY;
 800a026:	2301      	movs	r3, #1
 800a028:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
        return HAL_TIMEOUT;
 800a02c:	e783      	b.n	8009f36 <HAL_SD_WriteBlocks+0x46>
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800a02e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a030:	0792      	lsls	r2, r2, #30
 800a032:	d505      	bpl.n	800a040 <HAL_SD_WriteBlocks+0x150>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800a034:	4a0c      	ldr	r2, [pc, #48]	; (800a068 <HAL_SD_WriteBlocks+0x178>)
 800a036:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800a038:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a03a:	f043 0302 	orr.w	r3, r3, #2
 800a03e:	e7d0      	b.n	8009fe2 <HAL_SD_WriteBlocks+0xf2>
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR))
 800a040:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800a042:	f010 0010 	ands.w	r0, r0, #16
 800a046:	d005      	beq.n	800a054 <HAL_SD_WriteBlocks+0x164>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800a048:	4a07      	ldr	r2, [pc, #28]	; (800a068 <HAL_SD_WriteBlocks+0x178>)
 800a04a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 800a04c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a04e:	f043 0310 	orr.w	r3, r3, #16
 800a052:	e7c6      	b.n	8009fe2 <HAL_SD_WriteBlocks+0xf2>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800a054:	4a05      	ldr	r2, [pc, #20]	; (800a06c <HAL_SD_WriteBlocks+0x17c>)
 800a056:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800a058:	2301      	movs	r3, #1
 800a05a:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
    return HAL_OK;
 800a05e:	e76a      	b.n	8009f36 <HAL_SD_WriteBlocks+0x46>
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 800a060:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a062:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800a066:	e752      	b.n	8009f0e <HAL_SD_WriteBlocks+0x1e>
 800a068:	1fe00fff 	.word	0x1fe00fff
 800a06c:	18000f3a 	.word	0x18000f3a

0800a070 <HAL_SD_ErrorCallback>:
 800a070:	4770      	bx	lr

0800a072 <HAL_SD_DriveTransceiver_1_8V_Callback>:
{
 800a072:	4770      	bx	lr

0800a074 <HAL_SD_GetCardCSD>:
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800a074:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 800a076:	0f9a      	lsrs	r2, r3, #30
 800a078:	700a      	strb	r2, [r1, #0]
  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800a07a:	f3c3 6283 	ubfx	r2, r3, #26, #4
 800a07e:	704a      	strb	r2, [r1, #1]
  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 800a080:	f3c3 6201 	ubfx	r2, r3, #24, #2
 800a084:	708a      	strb	r2, [r1, #2]
  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800a086:	f3c3 4207 	ubfx	r2, r3, #16, #8
 800a08a:	70ca      	strb	r2, [r1, #3]
  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800a08c:	f3c3 2207 	ubfx	r2, r3, #8, #8
  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800a090:	b2db      	uxtb	r3, r3
  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800a092:	710a      	strb	r2, [r1, #4]
  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800a094:	714b      	strb	r3, [r1, #5]
  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800a096:	6e03      	ldr	r3, [r0, #96]	; 0x60
 800a098:	0d1a      	lsrs	r2, r3, #20
 800a09a:	80ca      	strh	r2, [r1, #6]
  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 800a09c:	f3c3 4203 	ubfx	r2, r3, #16, #4
 800a0a0:	720a      	strb	r2, [r1, #8]
  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800a0a2:	f3c3 32c0 	ubfx	r2, r3, #15, #1
 800a0a6:	724a      	strb	r2, [r1, #9]
  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 800a0a8:	f3c3 3280 	ubfx	r2, r3, #14, #1
 800a0ac:	728a      	strb	r2, [r1, #10]
  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800a0ae:	f3c3 3240 	ubfx	r2, r3, #13, #1
 800a0b2:	72ca      	strb	r2, [r1, #11]
  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 800a0b4:	f3c3 3200 	ubfx	r2, r3, #12, #1
 800a0b8:	730a      	strb	r2, [r1, #12]
  pCSD->Reserved2 = 0U; /*!< Reserved */
 800a0ba:	2200      	movs	r2, #0
 800a0bc:	734a      	strb	r2, [r1, #13]
  if(hsd->SdCard.CardType == CARD_SDSC)
 800a0be:	6b82      	ldr	r2, [r0, #56]	; 0x38
{
 800a0c0:	b510      	push	{r4, lr}
  if(hsd->SdCard.CardType == CARD_SDSC)
 800a0c2:	2a00      	cmp	r2, #0
 800a0c4:	d16b      	bne.n	800a19e <HAL_SD_GetCardCSD+0x12a>
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 800a0c6:	f640 74fc 	movw	r4, #4092	; 0xffc
 800a0ca:	6e42      	ldr	r2, [r0, #100]	; 0x64
 800a0cc:	ea04 0383 	and.w	r3, r4, r3, lsl #2
 800a0d0:	ea43 7392 	orr.w	r3, r3, r2, lsr #30
 800a0d4:	610b      	str	r3, [r1, #16]
    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 800a0d6:	f3c2 63c2 	ubfx	r3, r2, #27, #3
 800a0da:	750b      	strb	r3, [r1, #20]
    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800a0dc:	f3c2 6302 	ubfx	r3, r2, #24, #3
 800a0e0:	754b      	strb	r3, [r1, #21]
    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800a0e2:	f3c2 5342 	ubfx	r3, r2, #21, #3
 800a0e6:	758b      	strb	r3, [r1, #22]
    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800a0e8:	f3c2 4382 	ubfx	r3, r2, #18, #3
    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800a0ec:	f3c2 32c2 	ubfx	r2, r2, #15, #3
    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800a0f0:	75cb      	strb	r3, [r1, #23]
    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800a0f2:	760a      	strb	r2, [r1, #24]
    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800a0f4:	690b      	ldr	r3, [r1, #16]
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800a0f6:	7e0a      	ldrb	r2, [r1, #24]
    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800a0f8:	3301      	adds	r3, #1
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800a0fa:	f002 0207 	and.w	r2, r2, #7
 800a0fe:	3202      	adds	r2, #2
 800a100:	4093      	lsls	r3, r2
 800a102:	6483      	str	r3, [r0, #72]	; 0x48
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800a104:	7a0a      	ldrb	r2, [r1, #8]
 800a106:	f002 040f 	and.w	r4, r2, #15
 800a10a:	2201      	movs	r2, #1
 800a10c:	40a2      	lsls	r2, r4
 800a10e:	64c2      	str	r2, [r0, #76]	; 0x4c
    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 800a110:	0a52      	lsrs	r2, r2, #9
 800a112:	4353      	muls	r3, r2
 800a114:	6503      	str	r3, [r0, #80]	; 0x50
    hsd->SdCard.LogBlockSize = 512U;
 800a116:	f44f 7300 	mov.w	r3, #512	; 0x200
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800a11a:	6543      	str	r3, [r0, #84]	; 0x54
  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 800a11c:	6e43      	ldr	r3, [r0, #100]	; 0x64
 800a11e:	f3c3 3280 	ubfx	r2, r3, #14, #1
 800a122:	764a      	strb	r2, [r1, #25]
  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800a124:	f3c3 12c6 	ubfx	r2, r3, #7, #7
  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800a128:	f003 037f 	and.w	r3, r3, #127	; 0x7f
  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800a12c:	768a      	strb	r2, [r1, #26]
  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800a12e:	76cb      	strb	r3, [r1, #27]
  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800a130:	6e83      	ldr	r3, [r0, #104]	; 0x68
  pCSD->Reserved3 = 0;
 800a132:	2000      	movs	r0, #0
  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800a134:	0fda      	lsrs	r2, r3, #31
 800a136:	770a      	strb	r2, [r1, #28]
  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800a138:	f3c3 7241 	ubfx	r2, r3, #29, #2
 800a13c:	774a      	strb	r2, [r1, #29]
  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800a13e:	f3c3 6282 	ubfx	r2, r3, #26, #3
 800a142:	778a      	strb	r2, [r1, #30]
  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800a144:	f3c3 5283 	ubfx	r2, r3, #22, #4
 800a148:	77ca      	strb	r2, [r1, #31]
  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800a14a:	f3c3 5240 	ubfx	r2, r3, #21, #1
 800a14e:	f881 2020 	strb.w	r2, [r1, #32]
  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800a152:	f3c3 4200 	ubfx	r2, r3, #16, #1
  pCSD->Reserved3 = 0;
 800a156:	f881 0021 	strb.w	r0, [r1, #33]	; 0x21
  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800a15a:	f881 2022 	strb.w	r2, [r1, #34]	; 0x22
  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800a15e:	f3c3 32c0 	ubfx	r2, r3, #15, #1
 800a162:	f881 2023 	strb.w	r2, [r1, #35]	; 0x23
  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800a166:	f3c3 3280 	ubfx	r2, r3, #14, #1
 800a16a:	f881 2024 	strb.w	r2, [r1, #36]	; 0x24
  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800a16e:	f3c3 3240 	ubfx	r2, r3, #13, #1
 800a172:	f881 2025 	strb.w	r2, [r1, #37]	; 0x25
  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800a176:	f3c3 3200 	ubfx	r2, r3, #12, #1
 800a17a:	f881 2026 	strb.w	r2, [r1, #38]	; 0x26
  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800a17e:	f3c3 2281 	ubfx	r2, r3, #10, #2
 800a182:	f881 2027 	strb.w	r2, [r1, #39]	; 0x27
  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800a186:	f3c3 2201 	ubfx	r2, r3, #8, #2
  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800a18a:	f3c3 0346 	ubfx	r3, r3, #1, #7
  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800a18e:	f881 2028 	strb.w	r2, [r1, #40]	; 0x28
  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800a192:	f881 3029 	strb.w	r3, [r1, #41]	; 0x29
  pCSD->Reserved4 = 1;
 800a196:	2301      	movs	r3, #1
 800a198:	f881 302a 	strb.w	r3, [r1, #42]	; 0x2a
}
 800a19c:	bd10      	pop	{r4, pc}
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800a19e:	2a01      	cmp	r2, #1
 800a1a0:	d10f      	bne.n	800a1c2 <HAL_SD_GetCardCSD+0x14e>
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800a1a2:	041b      	lsls	r3, r3, #16
 800a1a4:	f8b0 2066 	ldrh.w	r2, [r0, #102]	; 0x66
 800a1a8:	f403 137c 	and.w	r3, r3, #4128768	; 0x3f0000
 800a1ac:	4313      	orrs	r3, r2
 800a1ae:	610b      	str	r3, [r1, #16]
    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800a1b0:	690b      	ldr	r3, [r1, #16]
 800a1b2:	3301      	adds	r3, #1
 800a1b4:	029b      	lsls	r3, r3, #10
 800a1b6:	6483      	str	r3, [r0, #72]	; 0x48
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800a1b8:	6503      	str	r3, [r0, #80]	; 0x50
    hsd->SdCard.BlockSize = 512U;
 800a1ba:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a1be:	64c3      	str	r3, [r0, #76]	; 0x4c
 800a1c0:	e7ab      	b.n	800a11a <HAL_SD_GetCardCSD+0xa6>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800a1c2:	6803      	ldr	r3, [r0, #0]
 800a1c4:	4a05      	ldr	r2, [pc, #20]	; (800a1dc <HAL_SD_GetCardCSD+0x168>)
 800a1c6:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800a1c8:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800a1ca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a1ce:	6343      	str	r3, [r0, #52]	; 0x34
    hsd->State = HAL_SD_STATE_READY;
 800a1d0:	2301      	movs	r3, #1
 800a1d2:	f880 3030 	strb.w	r3, [r0, #48]	; 0x30
    return HAL_ERROR;
 800a1d6:	4618      	mov	r0, r3
 800a1d8:	bd10      	pop	{r4, pc}
 800a1da:	bf00      	nop
 800a1dc:	1fe00fff 	.word	0x1fe00fff

0800a1e0 <HAL_SD_InitCard>:
{
 800a1e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 800a1e4:	2300      	movs	r3, #0
{
 800a1e6:	b094      	sub	sp, #80	; 0x50
    hsd->Instance->POWER |= SDMMC_POWER_DIRPOL;
 800a1e8:	6805      	ldr	r5, [r0, #0]
{
 800a1ea:	4604      	mov	r4, r0
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 800a1ec:	9304      	str	r3, [sp, #16]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 800a1ee:	9305      	str	r3, [sp, #20]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 800a1f0:	9306      	str	r3, [sp, #24]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 800a1f2:	9307      	str	r3, [sp, #28]
  Init.ClockDiv            = SDMMC_INIT_CLK_DIV;
 800a1f4:	23fa      	movs	r3, #250	; 0xfa
 800a1f6:	9308      	str	r3, [sp, #32]
    hsd->Instance->POWER |= SDMMC_POWER_DIRPOL;
 800a1f8:	682b      	ldr	r3, [r5, #0]
 800a1fa:	f043 0310 	orr.w	r3, r3, #16
 800a1fe:	602b      	str	r3, [r5, #0]
  status = SDMMC_Init(hsd->Instance, Init);
 800a200:	ab07      	add	r3, sp, #28
 800a202:	e893 0003 	ldmia.w	r3, {r0, r1}
 800a206:	ab04      	add	r3, sp, #16
 800a208:	e88d 0003 	stmia.w	sp, {r0, r1}
 800a20c:	4628      	mov	r0, r5
 800a20e:	cb0e      	ldmia	r3, {r1, r2, r3}
 800a210:	f002 fc8e 	bl	800cb30 <SDMMC_Init>
  if(status != HAL_OK)
 800a214:	2800      	cmp	r0, #0
 800a216:	f040 8105 	bne.w	800a424 <HAL_SD_InitCard+0x244>
  status = SDMMC_PowerState_ON(hsd->Instance);
 800a21a:	6820      	ldr	r0, [r4, #0]
 800a21c:	f002 fce2 	bl	800cbe4 <SDMMC_PowerState_ON>
  if(status != HAL_OK)
 800a220:	2800      	cmp	r0, #0
 800a222:	f040 80ff 	bne.w	800a424 <HAL_SD_InitCard+0x244>
  __IO uint32_t count = 0;
 800a226:	9003      	str	r0, [sp, #12]
  uint32_t tickstart = HAL_GetTick();
 800a228:	f7f9 fa2a 	bl	8003680 <HAL_GetTick>
 800a22c:	4607      	mov	r7, r0
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800a22e:	6820      	ldr	r0, [r4, #0]
 800a230:	f002 fe42 	bl	800ceb8 <SDMMC_CmdGoIdleState>
  if(errorstate != HAL_SD_ERROR_NONE)
 800a234:	4606      	mov	r6, r0
 800a236:	2800      	cmp	r0, #0
 800a238:	d15e      	bne.n	800a2f8 <HAL_SD_InitCard+0x118>
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800a23a:	6820      	ldr	r0, [r4, #0]
 800a23c:	f002 fe66 	bl	800cf0c <SDMMC_CmdOperCond>
  if(errorstate != HAL_SD_ERROR_NONE)
 800a240:	2800      	cmp	r0, #0
 800a242:	d054      	beq.n	800a2ee <HAL_SD_InitCard+0x10e>
    hsd->SdCard.CardVersion = CARD_V1_X;
 800a244:	63e6      	str	r6, [r4, #60]	; 0x3c
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800a246:	2100      	movs	r1, #0
 800a248:	6820      	ldr	r0, [r4, #0]
 800a24a:	f002 fe9d 	bl	800cf88 <SDMMC_CmdAppCommand>
  if(errorstate != HAL_SD_ERROR_NONE)
 800a24e:	2800      	cmp	r0, #0
 800a250:	d150      	bne.n	800a2f4 <HAL_SD_InitCard+0x114>
    while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800a252:	f64f 78fe 	movw	r8, #65534	; 0xfffe
  if(errorstate != HAL_SD_ERROR_NONE)
 800a256:	4605      	mov	r5, r0
      errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 800a258:	f8df a1d4 	ldr.w	sl, [pc, #468]	; 800a430 <HAL_SD_InitCard+0x250>
 800a25c:	46c1      	mov	r9, r8
    while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800a25e:	9b03      	ldr	r3, [sp, #12]
 800a260:	4543      	cmp	r3, r8
 800a262:	d950      	bls.n	800a306 <HAL_SD_InitCard+0x126>
    if(count >= SDMMC_MAX_VOLT_TRIAL)
 800a264:	9b03      	ldr	r3, [sp, #12]
 800a266:	454b      	cmp	r3, r9
 800a268:	d865      	bhi.n	800a336 <HAL_SD_InitCard+0x156>
    if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 800a26a:	0043      	lsls	r3, r0, #1
 800a26c:	d534      	bpl.n	800a2d8 <HAL_SD_InitCard+0xf8>
      hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800a26e:	2301      	movs	r3, #1
      if((response & SD_SWITCH_1_8V_CAPACITY) == SD_SWITCH_1_8V_CAPACITY)
 800a270:	01c6      	lsls	r6, r0, #7
      hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800a272:	63a3      	str	r3, [r4, #56]	; 0x38
      if((response & SD_SWITCH_1_8V_CAPACITY) == SD_SWITCH_1_8V_CAPACITY)
 800a274:	d530      	bpl.n	800a2d8 <HAL_SD_InitCard+0xf8>
        hsd->Instance->POWER |= SDMMC_POWER_VSWITCHEN;
 800a276:	6820      	ldr	r0, [r4, #0]
        hsd->SdCard.CardSpeed = CARD_ULTRA_HIGH_SPEED;
 800a278:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a27c:	65a3      	str	r3, [r4, #88]	; 0x58
        hsd->Instance->POWER |= SDMMC_POWER_VSWITCHEN;
 800a27e:	6803      	ldr	r3, [r0, #0]
 800a280:	f043 0308 	orr.w	r3, r3, #8
 800a284:	6003      	str	r3, [r0, #0]
        errorstate = SDMMC_CmdVoltageSwitch(hsd->Instance);
 800a286:	f002 ff92 	bl	800d1ae <SDMMC_CmdVoltageSwitch>
        if(errorstate != HAL_SD_ERROR_NONE)
 800a28a:	4606      	mov	r6, r0
 800a28c:	2800      	cmp	r0, #0
 800a28e:	d133      	bne.n	800a2f8 <HAL_SD_InitCard+0x118>
        while(( hsd->Instance->STA & SDMMC_FLAG_CKSTOP) != SDMMC_FLAG_CKSTOP)
 800a290:	6823      	ldr	r3, [r4, #0]
 800a292:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a294:	0155      	lsls	r5, r2, #5
 800a296:	d551      	bpl.n	800a33c <HAL_SD_InitCard+0x15c>
        hsd->Instance->ICR = SDMMC_FLAG_CKSTOP;
 800a298:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 800a29c:	639a      	str	r2, [r3, #56]	; 0x38
        if(( hsd->Instance->STA & SDMMC_FLAG_BUSYD0) != SDMMC_FLAG_BUSYD0)
 800a29e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a2a0:	02d8      	lsls	r0, r3, #11
 800a2a2:	d527      	bpl.n	800a2f4 <HAL_SD_InitCard+0x114>
          HAL_SD_DriveTransceiver_1_8V_Callback(SET);
 800a2a4:	2001      	movs	r0, #1
 800a2a6:	f7ff fee4 	bl	800a072 <HAL_SD_DriveTransceiver_1_8V_Callback>
          hsd->Instance->POWER |= SDMMC_POWER_VSWITCH;
 800a2aa:	6822      	ldr	r2, [r4, #0]
 800a2ac:	6813      	ldr	r3, [r2, #0]
 800a2ae:	f043 0304 	orr.w	r3, r3, #4
 800a2b2:	6013      	str	r3, [r2, #0]
          while(( hsd->Instance->STA & SDMMC_FLAG_VSWEND) != SDMMC_FLAG_VSWEND)
 800a2b4:	6823      	ldr	r3, [r4, #0]
 800a2b6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a2b8:	0191      	lsls	r1, r2, #6
 800a2ba:	d547      	bpl.n	800a34c <HAL_SD_InitCard+0x16c>
          hsd->Instance->ICR = SDMMC_FLAG_VSWEND;
 800a2bc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800a2c0:	639a      	str	r2, [r3, #56]	; 0x38
          if(( hsd->Instance->STA & SDMMC_FLAG_BUSYD0) == SDMMC_FLAG_BUSYD0)
 800a2c2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a2c4:	02d2      	lsls	r2, r2, #11
 800a2c6:	d436      	bmi.n	800a336 <HAL_SD_InitCard+0x156>
          hsd->Instance->POWER = 0x13U;
 800a2c8:	2213      	movs	r2, #19
 800a2ca:	601a      	str	r2, [r3, #0]
          hsd->Instance->ICR = 0xFFFFFFFFU;
 800a2cc:	f04f 32ff 	mov.w	r2, #4294967295
 800a2d0:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->SdCard.CardSpeed = CARD_ULTRA_HIGH_SPEED;
 800a2d2:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a2d6:	65a3      	str	r3, [r4, #88]	; 0x58
  uint16_t sd_rca = 1;
 800a2d8:	2301      	movs	r3, #1
  if(SDMMC_GetPowerState(hsd->Instance) == 0U)
 800a2da:	6820      	ldr	r0, [r4, #0]
  uint16_t sd_rca = 1;
 800a2dc:	f8ad 300a 	strh.w	r3, [sp, #10]
  if(SDMMC_GetPowerState(hsd->Instance) == 0U)
 800a2e0:	f002 fc8a 	bl	800cbf8 <SDMMC_GetPowerState>
 800a2e4:	2800      	cmp	r0, #0
 800a2e6:	d137      	bne.n	800a358 <HAL_SD_InitCard+0x178>
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800a2e8:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 800a2ec:	e075      	b.n	800a3da <HAL_SD_InitCard+0x1fa>
    hsd->SdCard.CardVersion = CARD_V2_X;
 800a2ee:	2301      	movs	r3, #1
 800a2f0:	63e3      	str	r3, [r4, #60]	; 0x3c
 800a2f2:	e7a8      	b.n	800a246 <HAL_SD_InitCard+0x66>
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800a2f4:	f04f 5680 	mov.w	r6, #268435456	; 0x10000000
    hsd->State = HAL_SD_STATE_READY;
 800a2f8:	2501      	movs	r5, #1
 800a2fa:	f884 5030 	strb.w	r5, [r4, #48]	; 0x30
    hsd->ErrorCode |= errorstate;
 800a2fe:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a300:	431e      	orrs	r6, r3
 800a302:	6366      	str	r6, [r4, #52]	; 0x34
    return HAL_ERROR;
 800a304:	e05e      	b.n	800a3c4 <HAL_SD_InitCard+0x1e4>
    while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800a306:	2d00      	cmp	r5, #0
 800a308:	d1ac      	bne.n	800a264 <HAL_SD_InitCard+0x84>
      errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800a30a:	4629      	mov	r1, r5
 800a30c:	6820      	ldr	r0, [r4, #0]
 800a30e:	f002 fe3b 	bl	800cf88 <SDMMC_CmdAppCommand>
      if(errorstate != HAL_SD_ERROR_NONE)
 800a312:	4606      	mov	r6, r0
 800a314:	2800      	cmp	r0, #0
 800a316:	d1ef      	bne.n	800a2f8 <HAL_SD_InitCard+0x118>
      errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 800a318:	4651      	mov	r1, sl
 800a31a:	6820      	ldr	r0, [r4, #0]
 800a31c:	f002 fe4d 	bl	800cfba <SDMMC_CmdAppOperCommand>
      if(errorstate != HAL_SD_ERROR_NONE)
 800a320:	2800      	cmp	r0, #0
 800a322:	d1e7      	bne.n	800a2f4 <HAL_SD_InitCard+0x114>
      response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800a324:	4629      	mov	r1, r5
 800a326:	6820      	ldr	r0, [r4, #0]
 800a328:	f002 fcaa 	bl	800cc80 <SDMMC_GetResponse>
      count++;
 800a32c:	9b03      	ldr	r3, [sp, #12]
      validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800a32e:	0fc5      	lsrs	r5, r0, #31
      count++;
 800a330:	3301      	adds	r3, #1
 800a332:	9303      	str	r3, [sp, #12]
 800a334:	e793      	b.n	800a25e <HAL_SD_InitCard+0x7e>
      return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800a336:	f04f 7680 	mov.w	r6, #16777216	; 0x1000000
 800a33a:	e7dd      	b.n	800a2f8 <HAL_SD_InitCard+0x118>
          if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800a33c:	f7f9 f9a0 	bl	8003680 <HAL_GetTick>
 800a340:	1bc0      	subs	r0, r0, r7
 800a342:	3001      	adds	r0, #1
 800a344:	d1a4      	bne.n	800a290 <HAL_SD_InitCard+0xb0>
            return HAL_SD_ERROR_TIMEOUT;
 800a346:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800a34a:	e7d5      	b.n	800a2f8 <HAL_SD_InitCard+0x118>
            if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800a34c:	f7f9 f998 	bl	8003680 <HAL_GetTick>
 800a350:	1bc0      	subs	r0, r0, r7
 800a352:	3001      	adds	r0, #1
 800a354:	d1ae      	bne.n	800a2b4 <HAL_SD_InitCard+0xd4>
 800a356:	e7f6      	b.n	800a346 <HAL_SD_InitCard+0x166>
  if(hsd->SdCard.CardType != CARD_SECURED)
 800a358:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800a35a:	2b03      	cmp	r3, #3
 800a35c:	d018      	beq.n	800a390 <HAL_SD_InitCard+0x1b0>
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800a35e:	6820      	ldr	r0, [r4, #0]
 800a360:	f002 fe5a 	bl	800d018 <SDMMC_CmdSendCID>
    if(errorstate != HAL_SD_ERROR_NONE)
 800a364:	2800      	cmp	r0, #0
 800a366:	d138      	bne.n	800a3da <HAL_SD_InitCard+0x1fa>
      hsd->CID[0] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800a368:	4601      	mov	r1, r0
 800a36a:	6820      	ldr	r0, [r4, #0]
 800a36c:	f002 fc88 	bl	800cc80 <SDMMC_GetResponse>
      hsd->CID[1] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800a370:	2104      	movs	r1, #4
      hsd->CID[0] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800a372:	66e0      	str	r0, [r4, #108]	; 0x6c
      hsd->CID[1] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800a374:	6820      	ldr	r0, [r4, #0]
 800a376:	f002 fc83 	bl	800cc80 <SDMMC_GetResponse>
      hsd->CID[2] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800a37a:	2108      	movs	r1, #8
      hsd->CID[1] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800a37c:	6720      	str	r0, [r4, #112]	; 0x70
      hsd->CID[2] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800a37e:	6820      	ldr	r0, [r4, #0]
 800a380:	f002 fc7e 	bl	800cc80 <SDMMC_GetResponse>
      hsd->CID[3] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800a384:	210c      	movs	r1, #12
      hsd->CID[2] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800a386:	6760      	str	r0, [r4, #116]	; 0x74
      hsd->CID[3] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800a388:	6820      	ldr	r0, [r4, #0]
 800a38a:	f002 fc79 	bl	800cc80 <SDMMC_GetResponse>
 800a38e:	67a0      	str	r0, [r4, #120]	; 0x78
  if(hsd->SdCard.CardType != CARD_SECURED)
 800a390:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800a392:	2b03      	cmp	r3, #3
 800a394:	d11a      	bne.n	800a3cc <HAL_SD_InitCard+0x1ec>
  if(hsd->SdCard.CardType != CARD_SECURED)
 800a396:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800a398:	2b03      	cmp	r3, #3
 800a39a:	d125      	bne.n	800a3e8 <HAL_SD_InitCard+0x208>
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20);
 800a39c:	2104      	movs	r1, #4
 800a39e:	6820      	ldr	r0, [r4, #0]
 800a3a0:	f002 fc6e 	bl	800cc80 <SDMMC_GetResponse>
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800a3a4:	a909      	add	r1, sp, #36	; 0x24
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20);
 800a3a6:	0d00      	lsrs	r0, r0, #20
 800a3a8:	6420      	str	r0, [r4, #64]	; 0x40
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800a3aa:	4620      	mov	r0, r4
 800a3ac:	f7ff fe62 	bl	800a074 <HAL_SD_GetCardCSD>
 800a3b0:	4605      	mov	r5, r0
 800a3b2:	2800      	cmp	r0, #0
 800a3b4:	d138      	bne.n	800a428 <HAL_SD_InitCard+0x248>
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16));
 800a3b6:	6c62      	ldr	r2, [r4, #68]	; 0x44
 800a3b8:	4603      	mov	r3, r0
 800a3ba:	6820      	ldr	r0, [r4, #0]
 800a3bc:	0412      	lsls	r2, r2, #16
 800a3be:	f002 fd61 	bl	800ce84 <SDMMC_CmdSelDesel>
  if(errorstate != HAL_SD_ERROR_NONE)
 800a3c2:	b950      	cbnz	r0, 800a3da <HAL_SD_InitCard+0x1fa>
}
 800a3c4:	4628      	mov	r0, r5
 800a3c6:	b014      	add	sp, #80	; 0x50
 800a3c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800a3cc:	f10d 010a 	add.w	r1, sp, #10
 800a3d0:	6820      	ldr	r0, [r4, #0]
 800a3d2:	f002 fe4d 	bl	800d070 <SDMMC_CmdSetRelAdd>
    if(errorstate != HAL_SD_ERROR_NONE)
 800a3d6:	2800      	cmp	r0, #0
 800a3d8:	d0dd      	beq.n	800a396 <HAL_SD_InitCard+0x1b6>
    hsd->State = HAL_SD_STATE_READY;
 800a3da:	2501      	movs	r5, #1
 800a3dc:	f884 5030 	strb.w	r5, [r4, #48]	; 0x30
    hsd->ErrorCode |= errorstate;
 800a3e0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a3e2:	4308      	orrs	r0, r1
 800a3e4:	6360      	str	r0, [r4, #52]	; 0x34
 800a3e6:	e7ed      	b.n	800a3c4 <HAL_SD_InitCard+0x1e4>
    hsd->SdCard.RelCardAdd = sd_rca;
 800a3e8:	f8bd 100a 	ldrh.w	r1, [sp, #10]
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800a3ec:	6820      	ldr	r0, [r4, #0]
    hsd->SdCard.RelCardAdd = sd_rca;
 800a3ee:	6461      	str	r1, [r4, #68]	; 0x44
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800a3f0:	0409      	lsls	r1, r1, #16
 800a3f2:	f002 fe27 	bl	800d044 <SDMMC_CmdSendCSD>
    if(errorstate != HAL_SD_ERROR_NONE)
 800a3f6:	2800      	cmp	r0, #0
 800a3f8:	d1ef      	bne.n	800a3da <HAL_SD_InitCard+0x1fa>
      hsd->CSD[0] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800a3fa:	4601      	mov	r1, r0
 800a3fc:	6820      	ldr	r0, [r4, #0]
 800a3fe:	f002 fc3f 	bl	800cc80 <SDMMC_GetResponse>
      hsd->CSD[1] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800a402:	2104      	movs	r1, #4
      hsd->CSD[0] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800a404:	65e0      	str	r0, [r4, #92]	; 0x5c
      hsd->CSD[1] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800a406:	6820      	ldr	r0, [r4, #0]
 800a408:	f002 fc3a 	bl	800cc80 <SDMMC_GetResponse>
      hsd->CSD[2] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800a40c:	2108      	movs	r1, #8
      hsd->CSD[1] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800a40e:	6620      	str	r0, [r4, #96]	; 0x60
      hsd->CSD[2] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800a410:	6820      	ldr	r0, [r4, #0]
 800a412:	f002 fc35 	bl	800cc80 <SDMMC_GetResponse>
      hsd->CSD[3] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800a416:	210c      	movs	r1, #12
      hsd->CSD[2] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800a418:	6660      	str	r0, [r4, #100]	; 0x64
      hsd->CSD[3] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800a41a:	6820      	ldr	r0, [r4, #0]
 800a41c:	f002 fc30 	bl	800cc80 <SDMMC_GetResponse>
 800a420:	66a0      	str	r0, [r4, #104]	; 0x68
 800a422:	e7bb      	b.n	800a39c <HAL_SD_InitCard+0x1bc>
    return HAL_ERROR;
 800a424:	2501      	movs	r5, #1
 800a426:	e7cd      	b.n	800a3c4 <HAL_SD_InitCard+0x1e4>
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800a428:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 800a42c:	e7d5      	b.n	800a3da <HAL_SD_InitCard+0x1fa>
 800a42e:	bf00      	nop
 800a430:	c1100000 	.word	0xc1100000

0800a434 <HAL_SD_GetCardStatus>:
{
 800a434:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a438:	4604      	mov	r4, r0
 800a43a:	b096      	sub	sp, #88	; 0x58
 800a43c:	460d      	mov	r5, r1
  uint32_t tickstart = HAL_GetTick();
 800a43e:	f7f9 f91f 	bl	8003680 <HAL_GetTick>
  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800a442:	2100      	movs	r1, #0
  uint32_t tickstart = HAL_GetTick();
 800a444:	4607      	mov	r7, r0
  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800a446:	6820      	ldr	r0, [r4, #0]
 800a448:	f002 fc1a 	bl	800cc80 <SDMMC_GetResponse>
 800a44c:	0183      	lsls	r3, r0, #6
 800a44e:	f100 8095 	bmi.w	800a57c <HAL_SD_GetCardStatus+0x148>
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 64);
 800a452:	2140      	movs	r1, #64	; 0x40
 800a454:	6820      	ldr	r0, [r4, #0]
 800a456:	f002 fc71 	bl	800cd3c <SDMMC_CmdBlockLength>
  if(errorstate != HAL_SD_ERROR_NONE)
 800a45a:	b158      	cbz	r0, 800a474 <HAL_SD_GetCardStatus+0x40>
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800a45c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a45e:	6363      	str	r3, [r4, #52]	; 0x34
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800a460:	6823      	ldr	r3, [r4, #0]
 800a462:	4a4b      	ldr	r2, [pc, #300]	; (800a590 <HAL_SD_GetCardStatus+0x15c>)
 800a464:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 800a466:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a468:	4318      	orrs	r0, r3
 800a46a:	6360      	str	r0, [r4, #52]	; 0x34
    hsd->State = HAL_SD_STATE_READY;
 800a46c:	2001      	movs	r0, #1
 800a46e:	f884 0030 	strb.w	r0, [r4, #48]	; 0x30
    return HAL_ERROR;
 800a472:	e062      	b.n	800a53a <HAL_SD_GetCardStatus+0x106>
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16));
 800a474:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800a476:	6820      	ldr	r0, [r4, #0]
 800a478:	0409      	lsls	r1, r1, #16
 800a47a:	f002 fd85 	bl	800cf88 <SDMMC_CmdAppCommand>
  if(errorstate != HAL_SD_ERROR_NONE)
 800a47e:	2800      	cmp	r0, #0
 800a480:	d1ec      	bne.n	800a45c <HAL_SD_GetCardStatus+0x28>
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800a482:	f04f 33ff 	mov.w	r3, #4294967295
 800a486:	f04f 0c60 	mov.w	ip, #96	; 0x60
 800a48a:	f04f 0e02 	mov.w	lr, #2
 800a48e:	2640      	movs	r6, #64	; 0x40
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800a490:	9004      	str	r0, [sp, #16]
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800a492:	4669      	mov	r1, sp
 800a494:	6820      	ldr	r0, [r4, #0]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800a496:	e88d 5048 	stmia.w	sp, {r3, r6, ip, lr}
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800a49a:	2301      	movs	r3, #1
 800a49c:	9305      	str	r3, [sp, #20]
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800a49e:	f002 fbff 	bl	800cca0 <SDMMC_ConfigData>
  errorstate = SDMMC_CmdStatusRegister(hsd->Instance);
 800a4a2:	6820      	ldr	r0, [r4, #0]
 800a4a4:	f002 fe4f 	bl	800d146 <SDMMC_CmdStatusRegister>
  if(errorstate != HAL_SD_ERROR_NONE)
 800a4a8:	2800      	cmp	r0, #0
 800a4aa:	d1d7      	bne.n	800a45c <HAL_SD_GetCardStatus+0x28>
 800a4ac:	ae06      	add	r6, sp, #24
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 800a4ae:	6823      	ldr	r3, [r4, #0]
 800a4b0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a4b2:	f412 7f95 	tst.w	r2, #298	; 0x12a
 800a4b6:	d043      	beq.n	800a540 <HAL_SD_GetCardStatus+0x10c>
  if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800a4b8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a4ba:	0711      	lsls	r1, r2, #28
 800a4bc:	d461      	bmi.n	800a582 <HAL_SD_GetCardStatus+0x14e>
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800a4be:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a4c0:	0792      	lsls	r2, r2, #30
 800a4c2:	d460      	bmi.n	800a586 <HAL_SD_GetCardStatus+0x152>
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800a4c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a4c6:	069b      	lsls	r3, r3, #26
 800a4c8:	d45f      	bmi.n	800a58a <HAL_SD_GetCardStatus+0x156>
  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
 800a4ca:	6820      	ldr	r0, [r4, #0]
 800a4cc:	6b42      	ldr	r2, [r0, #52]	; 0x34
 800a4ce:	f412 5200 	ands.w	r2, r2, #8192	; 0x2000
 800a4d2:	d149      	bne.n	800a568 <HAL_SD_GetCardStatus+0x134>
    pStatus->DataBusWidth = (uint8_t)((sd_status[0] & 0xC0U) >> 6U);
 800a4d4:	9906      	ldr	r1, [sp, #24]
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800a4d6:	4b2f      	ldr	r3, [pc, #188]	; (800a594 <HAL_SD_GetCardStatus+0x160>)
 800a4d8:	6383      	str	r3, [r0, #56]	; 0x38
    pStatus->DataBusWidth = (uint8_t)((sd_status[0] & 0xC0U) >> 6U);
 800a4da:	f3c1 1381 	ubfx	r3, r1, #6, #2
 800a4de:	702b      	strb	r3, [r5, #0]
    pStatus->SecuredMode = (uint8_t)((sd_status[0] & 0x20U) >> 5U);
 800a4e0:	f3c1 1340 	ubfx	r3, r1, #5, #1
 800a4e4:	706b      	strb	r3, [r5, #1]
    pStatus->CardType = (uint16_t)(((sd_status[0] & 0x00FF0000U) >> 8U) | ((sd_status[0] & 0xFF000000U) >> 24U));
 800a4e6:	0a0b      	lsrs	r3, r1, #8
 800a4e8:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800a4ec:	ea43 6311 	orr.w	r3, r3, r1, lsr #24
 800a4f0:	b29b      	uxth	r3, r3
 800a4f2:	806b      	strh	r3, [r5, #2]
 800a4f4:	9b07      	ldr	r3, [sp, #28]
 800a4f6:	ba1b      	rev	r3, r3
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800a4f8:	606b      	str	r3, [r5, #4]
    pStatus->SpeedClass = (uint8_t)(sd_status[2] & 0xFFU);
 800a4fa:	9b08      	ldr	r3, [sp, #32]
 800a4fc:	b2d9      	uxtb	r1, r3
 800a4fe:	7229      	strb	r1, [r5, #8]
    pStatus->PerformanceMove = (uint8_t)((sd_status[2] & 0xFF00U) >> 8U);
 800a500:	f3c3 2107 	ubfx	r1, r3, #8, #8
 800a504:	7269      	strb	r1, [r5, #9]
    pStatus->AllocationUnitSize = (uint8_t)((sd_status[2] & 0xF00000U) >> 20U);
 800a506:	f3c3 5103 	ubfx	r1, r3, #20, #4
    pStatus->EraseSize = (uint16_t)(((sd_status[2] & 0xFF000000U) >> 16U) | (sd_status[3] & 0xFFU));
 800a50a:	0c1b      	lsrs	r3, r3, #16
    pStatus->AllocationUnitSize = (uint8_t)((sd_status[2] & 0xF00000U) >> 20U);
 800a50c:	72a9      	strb	r1, [r5, #10]
    pStatus->EraseSize = (uint16_t)(((sd_status[2] & 0xFF000000U) >> 16U) | (sd_status[3] & 0xFFU));
 800a50e:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a510:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800a514:	b2c8      	uxtb	r0, r1
 800a516:	4303      	orrs	r3, r0
  return HAL_OK;
 800a518:	4610      	mov	r0, r2
    pStatus->EraseSize = (uint16_t)(((sd_status[2] & 0xFF000000U) >> 16U) | (sd_status[3] & 0xFFU));
 800a51a:	81ab      	strh	r3, [r5, #12]
    pStatus->EraseTimeout = (uint8_t)((sd_status[3] & 0xFC00U) >> 10U);
 800a51c:	f3c1 2385 	ubfx	r3, r1, #10, #6
 800a520:	73ab      	strb	r3, [r5, #14]
    pStatus->EraseOffset = (uint8_t)((sd_status[3] & 0x0300U) >> 8U);
 800a522:	f3c1 2301 	ubfx	r3, r1, #8, #2
 800a526:	73eb      	strb	r3, [r5, #15]
    pStatus->UhsSpeedGrade = (uint8_t)((sd_status[3] & 0x00F0U) >> 4U);
 800a528:	f3c1 1303 	ubfx	r3, r1, #4, #4
    pStatus->UhsAllocationUnitSize = (uint8_t)(sd_status[3] & 0x000FU) ;
 800a52c:	f001 010f 	and.w	r1, r1, #15
    pStatus->UhsSpeedGrade = (uint8_t)((sd_status[3] & 0x00F0U) >> 4U);
 800a530:	742b      	strb	r3, [r5, #16]
    pStatus->VideoSpeedClass = (uint8_t)((sd_status[4] & 0xFF000000U) >> 24U);
 800a532:	f89d 302b 	ldrb.w	r3, [sp, #43]	; 0x2b
    pStatus->UhsAllocationUnitSize = (uint8_t)(sd_status[3] & 0x000FU) ;
 800a536:	7469      	strb	r1, [r5, #17]
    pStatus->VideoSpeedClass = (uint8_t)((sd_status[4] & 0xFF000000U) >> 24U);
 800a538:	74ab      	strb	r3, [r5, #18]
}
 800a53a:	b016      	add	sp, #88	; 0x58
 800a53c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF))
 800a540:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a542:	0418      	lsls	r0, r3, #16
 800a544:	d508      	bpl.n	800a558 <HAL_SD_GetCardStatus+0x124>
 800a546:	f106 0820 	add.w	r8, r6, #32
        *pData = SDMMC_ReadFIFO(hsd->Instance);
 800a54a:	6820      	ldr	r0, [r4, #0]
 800a54c:	f002 fb42 	bl	800cbd4 <SDMMC_ReadFIFO>
 800a550:	f846 0b04 	str.w	r0, [r6], #4
      for(count = 0U; count < 8U; count++)
 800a554:	4546      	cmp	r6, r8
 800a556:	d1f8      	bne.n	800a54a <HAL_SD_GetCardStatus+0x116>
    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800a558:	f7f9 f892 	bl	8003680 <HAL_GetTick>
 800a55c:	1bc0      	subs	r0, r0, r7
 800a55e:	3001      	adds	r0, #1
 800a560:	d1a5      	bne.n	800a4ae <HAL_SD_GetCardStatus+0x7a>
      return HAL_SD_ERROR_TIMEOUT;
 800a562:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 800a566:	e77b      	b.n	800a460 <HAL_SD_GetCardStatus+0x2c>
    *pData = SDMMC_ReadFIFO(hsd->Instance);
 800a568:	f002 fb34 	bl	800cbd4 <SDMMC_ReadFIFO>
 800a56c:	f846 0b04 	str.w	r0, [r6], #4
    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800a570:	f7f9 f886 	bl	8003680 <HAL_GetTick>
 800a574:	1bc0      	subs	r0, r0, r7
 800a576:	3001      	adds	r0, #1
 800a578:	d1a7      	bne.n	800a4ca <HAL_SD_GetCardStatus+0x96>
 800a57a:	e7f2      	b.n	800a562 <HAL_SD_GetCardStatus+0x12e>
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800a57c:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800a580:	e76e      	b.n	800a460 <HAL_SD_GetCardStatus+0x2c>
    return HAL_SD_ERROR_DATA_TIMEOUT;
 800a582:	2008      	movs	r0, #8
 800a584:	e76c      	b.n	800a460 <HAL_SD_GetCardStatus+0x2c>
    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800a586:	2002      	movs	r0, #2
 800a588:	e76a      	b.n	800a460 <HAL_SD_GetCardStatus+0x2c>
    return HAL_SD_ERROR_RX_OVERRUN;
 800a58a:	2020      	movs	r0, #32
 800a58c:	e768      	b.n	800a460 <HAL_SD_GetCardStatus+0x2c>
 800a58e:	bf00      	nop
 800a590:	1fe00fff 	.word	0x1fe00fff
 800a594:	18000f3a 	.word	0x18000f3a

0800a598 <HAL_SD_GetCardInfo>:
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800a598:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800a59a:	600b      	str	r3, [r1, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800a59c:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 800a59e:	604b      	str	r3, [r1, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800a5a0:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800a5a2:	608b      	str	r3, [r1, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800a5a4:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800a5a6:	60cb      	str	r3, [r1, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800a5a8:	6c83      	ldr	r3, [r0, #72]	; 0x48
 800a5aa:	610b      	str	r3, [r1, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800a5ac:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800a5ae:	614b      	str	r3, [r1, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800a5b0:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800a5b2:	618b      	str	r3, [r1, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800a5b4:	6d43      	ldr	r3, [r0, #84]	; 0x54
}
 800a5b6:	2000      	movs	r0, #0
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800a5b8:	61cb      	str	r3, [r1, #28]
}
 800a5ba:	4770      	bx	lr

0800a5bc <HAL_SD_ConfigWideBusOperation>:
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));
 800a5bc:	f431 4380 	bics.w	r3, r1, #16384	; 0x4000
{
 800a5c0:	b530      	push	{r4, r5, lr}
 800a5c2:	4604      	mov	r4, r0
 800a5c4:	b089      	sub	sp, #36	; 0x24
 800a5c6:	460d      	mov	r5, r1
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));
 800a5c8:	d007      	beq.n	800a5da <HAL_SD_ConfigWideBusOperation+0x1e>
 800a5ca:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 800a5ce:	d004      	beq.n	800a5da <HAL_SD_ConfigWideBusOperation+0x1e>
 800a5d0:	f240 7195 	movw	r1, #1941	; 0x795
 800a5d4:	4842      	ldr	r0, [pc, #264]	; (800a6e0 <HAL_SD_ConfigWideBusOperation+0x124>)
 800a5d6:	f7f7 fc7a 	bl	8001ece <assert_failed>
  hsd->State = HAL_SD_STATE_BUSY;
 800a5da:	2303      	movs	r3, #3
 800a5dc:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
  if(hsd->SdCard.CardType != CARD_SECURED)
 800a5e0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800a5e2:	2b03      	cmp	r3, #3
 800a5e4:	d002      	beq.n	800a5ec <HAL_SD_ConfigWideBusOperation+0x30>
    if(WideMode == SDMMC_BUS_WIDE_8B)
 800a5e6:	f5b5 4f00 	cmp.w	r5, #32768	; 0x8000
 800a5ea:	d103      	bne.n	800a5f4 <HAL_SD_ConfigWideBusOperation+0x38>
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800a5ec:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a5ee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a5f2:	e04e      	b.n	800a692 <HAL_SD_ConfigWideBusOperation+0xd6>
    else if(WideMode == SDMMC_BUS_WIDE_4B)
 800a5f4:	f5b5 4f80 	cmp.w	r5, #16384	; 0x4000
 800a5f8:	d127      	bne.n	800a64a <HAL_SD_ConfigWideBusOperation+0x8e>
  uint32_t scr[2] = {0, 0};
 800a5fa:	2100      	movs	r1, #0
  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800a5fc:	6820      	ldr	r0, [r4, #0]
  uint32_t scr[2] = {0, 0};
 800a5fe:	9103      	str	r1, [sp, #12]
 800a600:	9104      	str	r1, [sp, #16]
  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800a602:	f002 fb3d 	bl	800cc80 <SDMMC_GetResponse>
 800a606:	0180      	lsls	r0, r0, #6
 800a608:	d43a      	bmi.n	800a680 <HAL_SD_ConfigWideBusOperation+0xc4>
  errorstate = SD_FindSCR(hsd, scr);
 800a60a:	a903      	add	r1, sp, #12
 800a60c:	4620      	mov	r0, r4
 800a60e:	f7ff fb39 	bl	8009c84 <SD_FindSCR>
  if(errorstate != HAL_SD_ERROR_NONE)
 800a612:	b960      	cbnz	r0, 800a62e <HAL_SD_ConfigWideBusOperation+0x72>
  if((scr[1] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800a614:	9b04      	ldr	r3, [sp, #16]
 800a616:	0359      	lsls	r1, r3, #13
 800a618:	d535      	bpl.n	800a686 <HAL_SD_ConfigWideBusOperation+0xca>
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16));
 800a61a:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800a61c:	6820      	ldr	r0, [r4, #0]
 800a61e:	0409      	lsls	r1, r1, #16
 800a620:	f002 fcb2 	bl	800cf88 <SDMMC_CmdAppCommand>
    if(errorstate != HAL_SD_ERROR_NONE)
 800a624:	b918      	cbnz	r0, 800a62e <HAL_SD_ConfigWideBusOperation+0x72>
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2);
 800a626:	2102      	movs	r1, #2
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0);
 800a628:	6820      	ldr	r0, [r4, #0]
 800a62a:	f002 fdbe 	bl	800d1aa <SDMMC_CmdBusWidth>
      hsd->ErrorCode |= errorstate;
 800a62e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a630:	4318      	orrs	r0, r3
 800a632:	6360      	str	r0, [r4, #52]	; 0x34
  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800a634:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a636:	2b00      	cmp	r3, #0
 800a638:	d02d      	beq.n	800a696 <HAL_SD_ConfigWideBusOperation+0xda>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800a63a:	6823      	ldr	r3, [r4, #0]
    hsd->State = HAL_SD_STATE_READY;
 800a63c:	2001      	movs	r0, #1
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800a63e:	4a29      	ldr	r2, [pc, #164]	; (800a6e4 <HAL_SD_ConfigWideBusOperation+0x128>)
 800a640:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800a642:	f884 0030 	strb.w	r0, [r4, #48]	; 0x30
}
 800a646:	b009      	add	sp, #36	; 0x24
 800a648:	bd30      	pop	{r4, r5, pc}
    else if(WideMode == SDMMC_BUS_WIDE_1B)
 800a64a:	b9fd      	cbnz	r5, 800a68c <HAL_SD_ConfigWideBusOperation+0xd0>
  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800a64c:	4629      	mov	r1, r5
 800a64e:	6820      	ldr	r0, [r4, #0]
  uint32_t scr[2] = {0, 0};
 800a650:	9503      	str	r5, [sp, #12]
 800a652:	9504      	str	r5, [sp, #16]
  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800a654:	f002 fb14 	bl	800cc80 <SDMMC_GetResponse>
 800a658:	0182      	lsls	r2, r0, #6
 800a65a:	d411      	bmi.n	800a680 <HAL_SD_ConfigWideBusOperation+0xc4>
  errorstate = SD_FindSCR(hsd, scr);
 800a65c:	a903      	add	r1, sp, #12
 800a65e:	4620      	mov	r0, r4
 800a660:	f7ff fb10 	bl	8009c84 <SD_FindSCR>
  if(errorstate != HAL_SD_ERROR_NONE)
 800a664:	2800      	cmp	r0, #0
 800a666:	d1e2      	bne.n	800a62e <HAL_SD_ConfigWideBusOperation+0x72>
  if((scr[1] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800a668:	9b04      	ldr	r3, [sp, #16]
 800a66a:	03db      	lsls	r3, r3, #15
 800a66c:	d50b      	bpl.n	800a686 <HAL_SD_ConfigWideBusOperation+0xca>
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16));
 800a66e:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800a670:	6820      	ldr	r0, [r4, #0]
 800a672:	0409      	lsls	r1, r1, #16
 800a674:	f002 fc88 	bl	800cf88 <SDMMC_CmdAppCommand>
    if(errorstate != HAL_SD_ERROR_NONE)
 800a678:	2800      	cmp	r0, #0
 800a67a:	d1d8      	bne.n	800a62e <HAL_SD_ConfigWideBusOperation+0x72>
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0);
 800a67c:	4629      	mov	r1, r5
 800a67e:	e7d3      	b.n	800a628 <HAL_SD_ConfigWideBusOperation+0x6c>
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800a680:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800a684:	e7d3      	b.n	800a62e <HAL_SD_ConfigWideBusOperation+0x72>
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800a686:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 800a68a:	e7d0      	b.n	800a62e <HAL_SD_ConfigWideBusOperation+0x72>
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800a68c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a68e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800a692:	6363      	str	r3, [r4, #52]	; 0x34
 800a694:	e7ce      	b.n	800a634 <HAL_SD_ConfigWideBusOperation+0x78>
    Init.ClockEdge           = hsd->Init.ClockEdge;
 800a696:	6863      	ldr	r3, [r4, #4]
    Init.BusWide             = WideMode;
 800a698:	9505      	str	r5, [sp, #20]
    Init.ClockEdge           = hsd->Init.ClockEdge;
 800a69a:	9303      	str	r3, [sp, #12]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800a69c:	68a3      	ldr	r3, [r4, #8]
 800a69e:	9304      	str	r3, [sp, #16]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800a6a0:	6923      	ldr	r3, [r4, #16]
 800a6a2:	9306      	str	r3, [sp, #24]
    if(hsd->Init.ClockDiv >= SDMMC_NSpeed_CLK_DIV)
 800a6a4:	6963      	ldr	r3, [r4, #20]
 800a6a6:	2b03      	cmp	r3, #3
 800a6a8:	d90f      	bls.n	800a6ca <HAL_SD_ConfigWideBusOperation+0x10e>
      Init.ClockDiv = SDMMC_NSpeed_CLK_DIV;
 800a6aa:	9307      	str	r3, [sp, #28]
    (void)SDMMC_Init(hsd->Instance, Init);
 800a6ac:	ab08      	add	r3, sp, #32
 800a6ae:	e913 0003 	ldmdb	r3, {r0, r1}
 800a6b2:	ab03      	add	r3, sp, #12
 800a6b4:	e88d 0003 	stmia.w	sp, {r0, r1}
 800a6b8:	6820      	ldr	r0, [r4, #0]
 800a6ba:	cb0e      	ldmia	r3, {r1, r2, r3}
 800a6bc:	f002 fa38 	bl	800cb30 <SDMMC_Init>
  hsd->State = HAL_SD_STATE_READY;
 800a6c0:	2301      	movs	r3, #1
  return HAL_OK;
 800a6c2:	2000      	movs	r0, #0
  hsd->State = HAL_SD_STATE_READY;
 800a6c4:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
  return HAL_OK;
 800a6c8:	e7bd      	b.n	800a646 <HAL_SD_ConfigWideBusOperation+0x8a>
    else if (hsd->SdCard.CardSpeed == CARD_ULTRA_HIGH_SPEED)
 800a6ca:	6da2      	ldr	r2, [r4, #88]	; 0x58
 800a6cc:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 800a6d0:	d0eb      	beq.n	800a6aa <HAL_SD_ConfigWideBusOperation+0xee>
    else if (hsd->SdCard.CardSpeed == CARD_HIGH_SPEED)
 800a6d2:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
      Init.ClockDiv = SDMMC_HSpeed_CLK_DIV;
 800a6d6:	bf0c      	ite	eq
 800a6d8:	2302      	moveq	r3, #2
      Init.ClockDiv = SDMMC_NSpeed_CLK_DIV;
 800a6da:	2304      	movne	r3, #4
 800a6dc:	e7e5      	b.n	800a6aa <HAL_SD_ConfigWideBusOperation+0xee>
 800a6de:	bf00      	nop
 800a6e0:	08013a29 	.word	0x08013a29
 800a6e4:	1fe00fff 	.word	0x1fe00fff

0800a6e8 <HAL_SD_GetCardState>:
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16));
 800a6e8:	6c41      	ldr	r1, [r0, #68]	; 0x44
{
 800a6ea:	b510      	push	{r4, lr}
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16));
 800a6ec:	0409      	lsls	r1, r1, #16
{
 800a6ee:	4604      	mov	r4, r0
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16));
 800a6f0:	6800      	ldr	r0, [r0, #0]
 800a6f2:	f002 fd0f 	bl	800d114 <SDMMC_CmdSendStatus>
  if(errorstate != HAL_SD_ERROR_NONE)
 800a6f6:	4601      	mov	r1, r0
 800a6f8:	b928      	cbnz	r0, 800a706 <HAL_SD_GetCardState+0x1e>
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800a6fa:	6820      	ldr	r0, [r4, #0]
 800a6fc:	f002 fac0 	bl	800cc80 <SDMMC_GetResponse>
  return (HAL_SD_CardStateTypedef)cardstate;
 800a700:	f3c0 2043 	ubfx	r0, r0, #9, #4
}
 800a704:	bd10      	pop	{r4, pc}
    hsd->ErrorCode |= errorstate;
 800a706:	6b63      	ldr	r3, [r4, #52]	; 0x34
  uint32_t resp1 = 0;
 800a708:	2000      	movs	r0, #0
    hsd->ErrorCode |= errorstate;
 800a70a:	4319      	orrs	r1, r3
 800a70c:	6361      	str	r1, [r4, #52]	; 0x34
 800a70e:	e7f7      	b.n	800a700 <HAL_SD_GetCardState+0x18>

0800a710 <HAL_SD_Init>:
{
 800a710:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  if(hsd == NULL)
 800a714:	4604      	mov	r4, r0
{
 800a716:	b09c      	sub	sp, #112	; 0x70
  if(hsd == NULL)
 800a718:	b908      	cbnz	r0, 800a71e <HAL_SD_Init+0xe>
      return HAL_ERROR;
 800a71a:	2501      	movs	r5, #1
 800a71c:	e17d      	b.n	800aa1a <HAL_SD_Init+0x30a>
  assert_param(IS_SDMMC_ALL_INSTANCE(hsd->Instance));
 800a71e:	6802      	ldr	r2, [r0, #0]
 800a720:	4bb0      	ldr	r3, [pc, #704]	; (800a9e4 <HAL_SD_Init+0x2d4>)
 800a722:	429a      	cmp	r2, r3
 800a724:	d003      	beq.n	800a72e <HAL_SD_Init+0x1e>
 800a726:	21f7      	movs	r1, #247	; 0xf7
 800a728:	48af      	ldr	r0, [pc, #700]	; (800a9e8 <HAL_SD_Init+0x2d8>)
 800a72a:	f7f7 fbd0 	bl	8001ece <assert_failed>
  assert_param(IS_SDMMC_CLOCK_EDGE(hsd->Init.ClockEdge));
 800a72e:	6863      	ldr	r3, [r4, #4]
 800a730:	f433 3380 	bics.w	r3, r3, #65536	; 0x10000
 800a734:	d003      	beq.n	800a73e <HAL_SD_Init+0x2e>
 800a736:	21f8      	movs	r1, #248	; 0xf8
 800a738:	48ab      	ldr	r0, [pc, #684]	; (800a9e8 <HAL_SD_Init+0x2d8>)
 800a73a:	f7f7 fbc8 	bl	8001ece <assert_failed>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
 800a73e:	68a3      	ldr	r3, [r4, #8]
 800a740:	f433 5380 	bics.w	r3, r3, #4096	; 0x1000
 800a744:	d003      	beq.n	800a74e <HAL_SD_Init+0x3e>
 800a746:	21f9      	movs	r1, #249	; 0xf9
 800a748:	48a7      	ldr	r0, [pc, #668]	; (800a9e8 <HAL_SD_Init+0x2d8>)
 800a74a:	f7f7 fbc0 	bl	8001ece <assert_failed>
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
 800a74e:	68e3      	ldr	r3, [r4, #12]
 800a750:	f433 4280 	bics.w	r2, r3, #16384	; 0x4000
 800a754:	d006      	beq.n	800a764 <HAL_SD_Init+0x54>
 800a756:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a75a:	d003      	beq.n	800a764 <HAL_SD_Init+0x54>
 800a75c:	21fa      	movs	r1, #250	; 0xfa
 800a75e:	48a2      	ldr	r0, [pc, #648]	; (800a9e8 <HAL_SD_Init+0x2d8>)
 800a760:	f7f7 fbb5 	bl	8001ece <assert_failed>
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
 800a764:	6923      	ldr	r3, [r4, #16]
 800a766:	f433 3300 	bics.w	r3, r3, #131072	; 0x20000
 800a76a:	d003      	beq.n	800a774 <HAL_SD_Init+0x64>
 800a76c:	21fb      	movs	r1, #251	; 0xfb
 800a76e:	489e      	ldr	r0, [pc, #632]	; (800a9e8 <HAL_SD_Init+0x2d8>)
 800a770:	f7f7 fbad 	bl	8001ece <assert_failed>
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));
 800a774:	6963      	ldr	r3, [r4, #20]
 800a776:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a77a:	d303      	bcc.n	800a784 <HAL_SD_Init+0x74>
 800a77c:	21fc      	movs	r1, #252	; 0xfc
 800a77e:	489a      	ldr	r0, [pc, #616]	; (800a9e8 <HAL_SD_Init+0x2d8>)
 800a780:	f7f7 fba5 	bl	8001ece <assert_failed>
  if(hsd->State == HAL_SD_STATE_RESET)
 800a784:	f894 3030 	ldrb.w	r3, [r4, #48]	; 0x30
 800a788:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800a78c:	b91b      	cbnz	r3, 800a796 <HAL_SD_Init+0x86>
    hsd->Lock = HAL_UNLOCKED;
 800a78e:	7622      	strb	r2, [r4, #24]
    HAL_SD_MspInit(hsd);
 800a790:	4620      	mov	r0, r4
 800a792:	f7f7 fcbd 	bl	8002110 <HAL_SD_MspInit>
  hsd->State = HAL_SD_STATE_BUSY;
 800a796:	2303      	movs	r3, #3
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800a798:	4620      	mov	r0, r4
  hsd->State = HAL_SD_STATE_BUSY;
 800a79a:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800a79e:	f7ff fd1f 	bl	800a1e0 <HAL_SD_InitCard>
 800a7a2:	2800      	cmp	r0, #0
 800a7a4:	d1b9      	bne.n	800a71a <HAL_SD_Init+0xa>
  if( HAL_SD_GetCardStatus(hsd, &CardStatus) != HAL_OK)
 800a7a6:	a901      	add	r1, sp, #4
 800a7a8:	4620      	mov	r0, r4
 800a7aa:	f7ff fe43 	bl	800a434 <HAL_SD_GetCardStatus>
 800a7ae:	2800      	cmp	r0, #0
 800a7b0:	d1b3      	bne.n	800a71a <HAL_SD_Init+0xa>
  if ((hsd->SdCard.CardType == CARD_SDHC_SDXC) && ((speedgrade != 0U) || (unitsize != 0U)))
 800a7b2:	6ba1      	ldr	r1, [r4, #56]	; 0x38
  speedgrade = CardStatus.UhsSpeedGrade;
 800a7b4:	f89d 2014 	ldrb.w	r2, [sp, #20]
  if ((hsd->SdCard.CardType == CARD_SDHC_SDXC) && ((speedgrade != 0U) || (unitsize != 0U)))
 800a7b8:	2901      	cmp	r1, #1
  unitsize = CardStatus.UhsAllocationUnitSize;
 800a7ba:	f89d 3015 	ldrb.w	r3, [sp, #21]
  speedgrade = CardStatus.UhsSpeedGrade;
 800a7be:	b2d2      	uxtb	r2, r2
  unitsize = CardStatus.UhsAllocationUnitSize;
 800a7c0:	b2db      	uxtb	r3, r3
  if ((hsd->SdCard.CardType == CARD_SDHC_SDXC) && ((speedgrade != 0U) || (unitsize != 0U)))
 800a7c2:	d15a      	bne.n	800a87a <HAL_SD_Init+0x16a>
 800a7c4:	b90a      	cbnz	r2, 800a7ca <HAL_SD_Init+0xba>
 800a7c6:	2b00      	cmp	r3, #0
 800a7c8:	d054      	beq.n	800a874 <HAL_SD_Init+0x164>
    hsd->SdCard.CardSpeed = CARD_ULTRA_HIGH_SPEED;
 800a7ca:	f44f 7300 	mov.w	r3, #512	; 0x200
      hsd->SdCard.CardSpeed  = CARD_HIGH_SPEED;
 800a7ce:	65a3      	str	r3, [r4, #88]	; 0x58
  if(HAL_SD_ConfigWideBusOperation(hsd, hsd->Init.BusWide) != HAL_OK)
 800a7d0:	68e1      	ldr	r1, [r4, #12]
 800a7d2:	4620      	mov	r0, r4
 800a7d4:	f7ff fef2 	bl	800a5bc <HAL_SD_ConfigWideBusOperation>
 800a7d8:	4605      	mov	r5, r0
 800a7da:	2800      	cmp	r0, #0
 800a7dc:	d19d      	bne.n	800a71a <HAL_SD_Init+0xa>
  if((hsd->SdCard.CardSpeed  == CARD_ULTRA_HIGH_SPEED) ||
 800a7de:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800a7e0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a7e4:	d003      	beq.n	800a7ee <HAL_SD_Init+0xde>
 800a7e6:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800a7e8:	2a01      	cmp	r2, #1
 800a7ea:	f040 8096 	bne.w	800a91a <HAL_SD_Init+0x20a>
    hsd->Instance->CLKCR |= 0x00100000U;
 800a7ee:	6822      	ldr	r2, [r4, #0]
  */
uint32_t SD_UltraHighSpeed(SD_HandleTypeDef *hsd)
{
  uint32_t errorstate = HAL_SD_ERROR_NONE;
  SDMMC_DataInitTypeDef sdmmc_datainitstructure;
  uint32_t SD_hs[16]  = {0};
 800a7f0:	2640      	movs	r6, #64	; 0x40
 800a7f2:	2100      	movs	r1, #0
 800a7f4:	a80c      	add	r0, sp, #48	; 0x30
    hsd->Instance->CLKCR |= 0x00100000U;
 800a7f6:	6853      	ldr	r3, [r2, #4]
 800a7f8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a7fc:	6053      	str	r3, [r2, #4]
  uint32_t SD_hs[16]  = {0};
 800a7fe:	4632      	mov	r2, r6
 800a800:	f007 feaa 	bl	8012558 <memset>
  uint32_t count, loop = 0 ;
  uint32_t Timeout = HAL_GetTick();
 800a804:	f7f8 ff3c 	bl	8003680 <HAL_GetTick>

  if(hsd->SdCard.CardSpeed == CARD_NORMAL_SPEED)
 800a808:	6da3      	ldr	r3, [r4, #88]	; 0x58
  uint32_t Timeout = HAL_GetTick();
 800a80a:	4680      	mov	r8, r0
  if(hsd->SdCard.CardSpeed == CARD_NORMAL_SPEED)
 800a80c:	2b00      	cmp	r3, #0
 800a80e:	d084      	beq.n	800a71a <HAL_SD_Init+0xa>
  {
     /* Standard Speed Card <= 12.5Mhz  */
     return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
  }

  if(hsd->SdCard.CardSpeed == CARD_ULTRA_HIGH_SPEED)
 800a810:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a814:	d172      	bne.n	800a8fc <HAL_SD_Init+0x1ec>
  {
    /* Initialize the Data control register */
    hsd->Instance->DCTRL = 0;
 800a816:	6820      	ldr	r0, [r4, #0]
 800a818:	2300      	movs	r3, #0
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, 64);
 800a81a:	4631      	mov	r1, r6
    hsd->Instance->DCTRL = 0;
 800a81c:	62c3      	str	r3, [r0, #44]	; 0x2c
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, 64);
 800a81e:	f002 fa8d 	bl	800cd3c <SDMMC_CmdBlockLength>

    if (errorstate != HAL_SD_ERROR_NONE)
 800a822:	2800      	cmp	r0, #0
 800a824:	f47f af79 	bne.w	800a71a <HAL_SD_Init+0xa>
    {
      return errorstate;
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    sdmmc_datainitstructure.DataTimeOut   = SDMMC_DATATIMEOUT;
 800a828:	f04f 33ff 	mov.w	r3, #4294967295
    sdmmc_datainitstructure.DataLength    = 64;
    sdmmc_datainitstructure.DataBlockSize = SDMMC_DATABLOCK_SIZE_64B ;
    sdmmc_datainitstructure.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
    sdmmc_datainitstructure.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800a82c:	900a      	str	r0, [sp, #40]	; 0x28
    sdmmc_datainitstructure.DPSM          = SDMMC_DPSM_ENABLE;

    if ( SDMMC_ConfigData(hsd->Instance, &sdmmc_datainitstructure) != HAL_OK)
 800a82e:	a906      	add	r1, sp, #24
 800a830:	6820      	ldr	r0, [r4, #0]
    sdmmc_datainitstructure.DataTimeOut   = SDMMC_DATATIMEOUT;
 800a832:	9306      	str	r3, [sp, #24]
    sdmmc_datainitstructure.DataBlockSize = SDMMC_DATABLOCK_SIZE_64B ;
 800a834:	2360      	movs	r3, #96	; 0x60
    sdmmc_datainitstructure.DataLength    = 64;
 800a836:	9607      	str	r6, [sp, #28]
    sdmmc_datainitstructure.DataBlockSize = SDMMC_DATABLOCK_SIZE_64B ;
 800a838:	9308      	str	r3, [sp, #32]
    sdmmc_datainitstructure.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800a83a:	2302      	movs	r3, #2
 800a83c:	9309      	str	r3, [sp, #36]	; 0x24
    sdmmc_datainitstructure.DPSM          = SDMMC_DPSM_ENABLE;
 800a83e:	2301      	movs	r3, #1
 800a840:	930b      	str	r3, [sp, #44]	; 0x2c
    if ( SDMMC_ConfigData(hsd->Instance, &sdmmc_datainitstructure) != HAL_OK)
 800a842:	f002 fa2d 	bl	800cca0 <SDMMC_ConfigData>
 800a846:	2800      	cmp	r0, #0
 800a848:	f47f af67 	bne.w	800a71a <HAL_SD_Init+0xa>
    {
      return (HAL_SD_ERROR_GENERAL_UNKNOWN_ERR);
    }

    errorstate = SDMMC_CmdSwitch(hsd->Instance, SDMMC_SDR104_SWITCH_PATTERN);
 800a84c:	4967      	ldr	r1, [pc, #412]	; (800a9ec <HAL_SD_Init+0x2dc>)
 800a84e:	6820      	ldr	r0, [r4, #0]
 800a850:	f002 fc92 	bl	800d178 <SDMMC_CmdSwitch>
    if(errorstate != HAL_SD_ERROR_NONE)
 800a854:	2800      	cmp	r0, #0
 800a856:	f47f af60 	bne.w	800a71a <HAL_SD_Init+0xa>
 800a85a:	4681      	mov	r9, r0
    {
      return errorstate;
    }

    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND| SDMMC_FLAG_DATAEND ))
 800a85c:	f240 572a 	movw	r7, #1322	; 0x52a
 800a860:	6823      	ldr	r3, [r4, #0]
 800a862:	6b5e      	ldr	r6, [r3, #52]	; 0x34
 800a864:	403e      	ands	r6, r7
 800a866:	d00a      	beq.n	800a87e <HAL_SD_Init+0x16e>
        hsd->State= HAL_SD_STATE_READY;
        return HAL_SD_ERROR_TIMEOUT;
      }
    }

    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800a868:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a86a:	0716      	lsls	r6, r2, #28
 800a86c:	d524      	bpl.n	800a8b8 <HAL_SD_Init+0x1a8>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 800a86e:	2208      	movs	r2, #8
 800a870:	639a      	str	r2, [r3, #56]	; 0x38
 800a872:	e043      	b.n	800a8fc <HAL_SD_Init+0x1ec>
      hsd->SdCard.CardSpeed  = CARD_HIGH_SPEED;
 800a874:	f44f 7380 	mov.w	r3, #256	; 0x100
 800a878:	e7a9      	b.n	800a7ce <HAL_SD_Init+0xbe>
      hsd->SdCard.CardSpeed  = CARD_NORMAL_SPEED;
 800a87a:	65a0      	str	r0, [r4, #88]	; 0x58
 800a87c:	e7a8      	b.n	800a7d0 <HAL_SD_Init+0xc0>
      if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF))
 800a87e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a880:	041b      	lsls	r3, r3, #16
 800a882:	d50c      	bpl.n	800a89e <HAL_SD_Init+0x18e>
 800a884:	ab0c      	add	r3, sp, #48	; 0x30
 800a886:	eb03 1a49 	add.w	sl, r3, r9, lsl #5
          SD_hs[(8U*loop)+count]  = SDMMC_ReadFIFO(hsd->Instance);
 800a88a:	6820      	ldr	r0, [r4, #0]
 800a88c:	f002 f9a2 	bl	800cbd4 <SDMMC_ReadFIFO>
 800a890:	f84a 0026 	str.w	r0, [sl, r6, lsl #2]
        for (count = 0U; count < 8U; count++)
 800a894:	3601      	adds	r6, #1
 800a896:	2e08      	cmp	r6, #8
 800a898:	d1f7      	bne.n	800a88a <HAL_SD_Init+0x17a>
        loop ++;
 800a89a:	f109 0901 	add.w	r9, r9, #1
      if((HAL_GetTick()-Timeout) >=  SDMMC_DATATIMEOUT)
 800a89e:	f7f8 feef 	bl	8003680 <HAL_GetTick>
 800a8a2:	eba0 0008 	sub.w	r0, r0, r8
 800a8a6:	3001      	adds	r0, #1
 800a8a8:	d1da      	bne.n	800a860 <HAL_SD_Init+0x150>
        hsd->ErrorCode = HAL_SD_ERROR_TIMEOUT;
 800a8aa:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800a8ae:	6363      	str	r3, [r4, #52]	; 0x34
        hsd->State= HAL_SD_STATE_READY;
 800a8b0:	2301      	movs	r3, #1
 800a8b2:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
 800a8b6:	e730      	b.n	800a71a <HAL_SD_Init+0xa>

      errorstate = 0;

      return errorstate;
    }
    else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800a8b8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a8ba:	0790      	lsls	r0, r2, #30
 800a8bc:	d502      	bpl.n	800a8c4 <HAL_SD_Init+0x1b4>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 800a8be:	2202      	movs	r2, #2
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 800a8c0:	639a      	str	r2, [r3, #56]	; 0x38
 800a8c2:	e72a      	b.n	800a71a <HAL_SD_Init+0xa>

      errorstate = SDMMC_ERROR_DATA_CRC_FAIL;

      return errorstate;
    }
    else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800a8c4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a8c6:	0691      	lsls	r1, r2, #26
 800a8c8:	d501      	bpl.n	800a8ce <HAL_SD_Init+0x1be>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 800a8ca:	2220      	movs	r2, #32
 800a8cc:	e7f8      	b.n	800a8c0 <HAL_SD_Init+0x1b0>
    {
      /* No error flag set */
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800a8ce:	4a48      	ldr	r2, [pc, #288]	; (800a9f0 <HAL_SD_Init+0x2e0>)
 800a8d0:	639a      	str	r2, [r3, #56]	; 0x38

    /* Test if the switch mode HS is ok */
    if ((((uint8_t*)SD_hs)[13] & 2U) != 2U)
 800a8d2:	f89d 303d 	ldrb.w	r3, [sp, #61]	; 0x3d
 800a8d6:	079a      	lsls	r2, r3, #30
 800a8d8:	f57f af1f 	bpl.w	800a71a <HAL_SD_Init+0xa>
    {
      errorstate = SDMMC_ERROR_UNSUPPORTED_FEATURE;
    }
    else
    {
      HAL_SD_DriveTransceiver_1_8V_Callback(SET);
 800a8dc:	2001      	movs	r0, #1
 800a8de:	f7ff fbc8 	bl	800a072 <HAL_SD_DriveTransceiver_1_8V_Callback>
#if defined (DLYB_SDMMC1) || defined (DLYB_SDMMC2)
      /* Enable DelayBlock IP */
      /* SDMMC_FB_CLK tuned feedback clock selected as receive clock, for SDR104 */
      MODIFY_REG(hsd->Instance->CLKCR, SDMMC_CLKCR_SELCLKRX,SDMMC_CLKCR_SELCLKRX_1);
 800a8e2:	6822      	ldr	r2, [r4, #0]
      if (DelayBlock_Enable(DLYB_SDMMC1) != HAL_OK)
 800a8e4:	4843      	ldr	r0, [pc, #268]	; (800a9f4 <HAL_SD_Init+0x2e4>)
      MODIFY_REG(hsd->Instance->CLKCR, SDMMC_CLKCR_SELCLKRX,SDMMC_CLKCR_SELCLKRX_1);
 800a8e6:	6853      	ldr	r3, [r2, #4]
 800a8e8:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800a8ec:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800a8f0:	6053      	str	r3, [r2, #4]
      if (DelayBlock_Enable(DLYB_SDMMC1) != HAL_OK)
 800a8f2:	f001 fff3 	bl	800c8dc <DelayBlock_Enable>
 800a8f6:	2800      	cmp	r0, #0
 800a8f8:	f47f af0f 	bne.w	800a71a <HAL_SD_Init+0xa>
  tickstart = HAL_GetTick();
 800a8fc:	f7f8 fec0 	bl	8003680 <HAL_GetTick>
 800a900:	4606      	mov	r6, r0
  while((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 800a902:	4620      	mov	r0, r4
 800a904:	f7ff fef0 	bl	800a6e8 <HAL_SD_GetCardState>
 800a908:	2804      	cmp	r0, #4
 800a90a:	d179      	bne.n	800aa00 <HAL_SD_Init+0x2f0>
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800a90c:	2300      	movs	r3, #0
 800a90e:	6363      	str	r3, [r4, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800a910:	62e3      	str	r3, [r4, #44]	; 0x2c
  hsd->State = HAL_SD_STATE_READY;
 800a912:	2301      	movs	r3, #1
 800a914:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
  return HAL_OK;
 800a918:	e07f      	b.n	800aa1a <HAL_SD_Init+0x30a>
  else if (hsd->SdCard.CardSpeed  == CARD_HIGH_SPEED)
 800a91a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a91e:	d1ed      	bne.n	800a8fc <HAL_SD_Init+0x1ec>
  uint32_t SD_hs[16]  = {0};
 800a920:	2640      	movs	r6, #64	; 0x40
 800a922:	4601      	mov	r1, r0
 800a924:	a80c      	add	r0, sp, #48	; 0x30
 800a926:	4632      	mov	r2, r6
 800a928:	f007 fe16 	bl	8012558 <memset>
  uint32_t Timeout = HAL_GetTick();
 800a92c:	f7f8 fea8 	bl	8003680 <HAL_GetTick>
  if(hsd->SdCard.CardSpeed == CARD_NORMAL_SPEED)
 800a930:	6da3      	ldr	r3, [r4, #88]	; 0x58
  uint32_t Timeout = HAL_GetTick();
 800a932:	4607      	mov	r7, r0
  if(hsd->SdCard.CardSpeed == CARD_NORMAL_SPEED)
 800a934:	2b00      	cmp	r3, #0
 800a936:	f43f aef0 	beq.w	800a71a <HAL_SD_Init+0xa>
  if(hsd->SdCard.CardSpeed == CARD_HIGH_SPEED)
 800a93a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a93e:	d1dd      	bne.n	800a8fc <HAL_SD_Init+0x1ec>
    hsd->Instance->DCTRL = 0;
 800a940:	6820      	ldr	r0, [r4, #0]
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, 64);
 800a942:	4631      	mov	r1, r6
    hsd->Instance->DCTRL = 0;
 800a944:	62c5      	str	r5, [r0, #44]	; 0x2c
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, 64);
 800a946:	f002 f9f9 	bl	800cd3c <SDMMC_CmdBlockLength>
    if (errorstate != HAL_SD_ERROR_NONE)
 800a94a:	2800      	cmp	r0, #0
 800a94c:	f47f aee5 	bne.w	800a71a <HAL_SD_Init+0xa>
    sdmmc_datainitstructure.DataTimeOut   = SDMMC_DATATIMEOUT;
 800a950:	f04f 33ff 	mov.w	r3, #4294967295
    if ( SDMMC_ConfigData(hsd->Instance, &sdmmc_datainitstructure) != HAL_OK)
 800a954:	a906      	add	r1, sp, #24
 800a956:	6820      	ldr	r0, [r4, #0]
    sdmmc_datainitstructure.DataTimeOut   = SDMMC_DATATIMEOUT;
 800a958:	9306      	str	r3, [sp, #24]
    sdmmc_datainitstructure.DataBlockSize = SDMMC_DATABLOCK_SIZE_64B ;
 800a95a:	2360      	movs	r3, #96	; 0x60
    sdmmc_datainitstructure.DataLength    = 64;
 800a95c:	9607      	str	r6, [sp, #28]
    sdmmc_datainitstructure.DataBlockSize = SDMMC_DATABLOCK_SIZE_64B ;
 800a95e:	9308      	str	r3, [sp, #32]
    sdmmc_datainitstructure.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800a960:	2302      	movs	r3, #2
    sdmmc_datainitstructure.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800a962:	950a      	str	r5, [sp, #40]	; 0x28
    sdmmc_datainitstructure.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800a964:	9309      	str	r3, [sp, #36]	; 0x24
    sdmmc_datainitstructure.DPSM          = SDMMC_DPSM_ENABLE;
 800a966:	2301      	movs	r3, #1
 800a968:	930b      	str	r3, [sp, #44]	; 0x2c
    if ( SDMMC_ConfigData(hsd->Instance, &sdmmc_datainitstructure) != HAL_OK)
 800a96a:	f002 f999 	bl	800cca0 <SDMMC_ConfigData>
 800a96e:	2800      	cmp	r0, #0
 800a970:	f47f aed3 	bne.w	800a71a <HAL_SD_Init+0xa>
    errorstate = SDMMC_CmdSwitch(hsd->Instance,SDMMC_SDR25_SWITCH_PATTERN);
 800a974:	4920      	ldr	r1, [pc, #128]	; (800a9f8 <HAL_SD_Init+0x2e8>)
 800a976:	6820      	ldr	r0, [r4, #0]
 800a978:	f002 fbfe 	bl	800d178 <SDMMC_CmdSwitch>
    if(errorstate != HAL_SD_ERROR_NONE)
 800a97c:	2800      	cmp	r0, #0
 800a97e:	f47f aecc 	bne.w	800a71a <HAL_SD_Init+0xa>
 800a982:	46a9      	mov	r9, r5
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND| SDMMC_FLAG_DATAEND ))
 800a984:	f240 582a 	movw	r8, #1322	; 0x52a
 800a988:	6823      	ldr	r3, [r4, #0]
 800a98a:	6b5e      	ldr	r6, [r3, #52]	; 0x34
 800a98c:	ea16 0608 	ands.w	r6, r6, r8
 800a990:	d011      	beq.n	800a9b6 <HAL_SD_Init+0x2a6>
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800a992:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a994:	0710      	lsls	r0, r2, #28
 800a996:	f53f af6a 	bmi.w	800a86e <HAL_SD_Init+0x15e>
    else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800a99a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a99c:	0791      	lsls	r1, r2, #30
 800a99e:	d48e      	bmi.n	800a8be <HAL_SD_Init+0x1ae>
    else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800a9a0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a9a2:	0692      	lsls	r2, r2, #26
 800a9a4:	d491      	bmi.n	800a8ca <HAL_SD_Init+0x1ba>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800a9a6:	4a15      	ldr	r2, [pc, #84]	; (800a9fc <HAL_SD_Init+0x2ec>)
 800a9a8:	639a      	str	r2, [r3, #56]	; 0x38
    if ((((uint8_t*)SD_hs)[13] & 2U) != 2U)
 800a9aa:	f89d 303d 	ldrb.w	r3, [sp, #61]	; 0x3d
 800a9ae:	079b      	lsls	r3, r3, #30
 800a9b0:	f57f aeb3 	bpl.w	800a71a <HAL_SD_Init+0xa>
 800a9b4:	e7a2      	b.n	800a8fc <HAL_SD_Init+0x1ec>
      if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF))
 800a9b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a9b8:	041b      	lsls	r3, r3, #16
 800a9ba:	d50c      	bpl.n	800a9d6 <HAL_SD_Init+0x2c6>
 800a9bc:	ab0c      	add	r3, sp, #48	; 0x30
 800a9be:	eb03 1a49 	add.w	sl, r3, r9, lsl #5
          SD_hs[(8U*loop)+count]  = SDMMC_ReadFIFO(hsd->Instance);
 800a9c2:	6820      	ldr	r0, [r4, #0]
 800a9c4:	f002 f906 	bl	800cbd4 <SDMMC_ReadFIFO>
 800a9c8:	f84a 0026 	str.w	r0, [sl, r6, lsl #2]
        for (count = 0U; count < 8U; count++)
 800a9cc:	3601      	adds	r6, #1
 800a9ce:	2e08      	cmp	r6, #8
 800a9d0:	d1f7      	bne.n	800a9c2 <HAL_SD_Init+0x2b2>
        loop ++;
 800a9d2:	f109 0901 	add.w	r9, r9, #1
      if((HAL_GetTick()-Timeout) >=  SDMMC_DATATIMEOUT)
 800a9d6:	f7f8 fe53 	bl	8003680 <HAL_GetTick>
 800a9da:	1bc0      	subs	r0, r0, r7
 800a9dc:	3001      	adds	r0, #1
 800a9de:	d1d3      	bne.n	800a988 <HAL_SD_Init+0x278>
 800a9e0:	e763      	b.n	800a8aa <HAL_SD_Init+0x19a>
 800a9e2:	bf00      	nop
 800a9e4:	52007000 	.word	0x52007000
 800a9e8:	08013a29 	.word	0x08013a29
 800a9ec:	80ff1f03 	.word	0x80ff1f03
 800a9f0:	18000f3a 	.word	0x18000f3a
 800a9f4:	52008000 	.word	0x52008000
 800a9f8:	80ffff01 	.word	0x80ffff01
 800a9fc:	1fe00fff 	.word	0x1fe00fff
    if((HAL_GetTick()-tickstart) >=  SDMMC_DATATIMEOUT)
 800aa00:	f7f8 fe3e 	bl	8003680 <HAL_GetTick>
 800aa04:	1b80      	subs	r0, r0, r6
 800aa06:	3001      	adds	r0, #1
 800aa08:	f47f af7b 	bne.w	800a902 <HAL_SD_Init+0x1f2>
      hsd->ErrorCode = HAL_SD_ERROR_TIMEOUT;
 800aa0c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
      return HAL_TIMEOUT;
 800aa10:	2503      	movs	r5, #3
      hsd->ErrorCode = HAL_SD_ERROR_TIMEOUT;
 800aa12:	6363      	str	r3, [r4, #52]	; 0x34
      hsd->State= HAL_SD_STATE_READY;
 800aa14:	2301      	movs	r3, #1
 800aa16:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
}
 800aa1a:	4628      	mov	r0, r5
 800aa1c:	b01c      	add	sp, #112	; 0x70
 800aa1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aa22:	bf00      	nop

0800aa24 <HAL_SDEx_Read_DMADoubleBuf0CpltCallback>:
 800aa24:	4770      	bx	lr

0800aa26 <HAL_SDEx_Read_DMADoubleBuf1CpltCallback>:
 800aa26:	4770      	bx	lr

0800aa28 <HAL_SDEx_Write_DMADoubleBuf0CpltCallback>:
 800aa28:	4770      	bx	lr

0800aa2a <HAL_SDEx_Write_DMADoubleBuf1CpltCallback>:
  * @brief Write DMA Buffer 1 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Write_DMADoubleBuffer1CpltCallback(SD_HandleTypeDef *hsd)
{
 800aa2a:	4770      	bx	lr

0800aa2c <HAL_SD_IRQHandler>:
  if(__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DATAEND) != RESET)
 800aa2c:	6803      	ldr	r3, [r0, #0]
{
 800aa2e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  uint32_t context = hsd->Context;
 800aa30:	6ac5      	ldr	r5, [r0, #44]	; 0x2c
{
 800aa32:	4604      	mov	r4, r0
  if(__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DATAEND) != RESET)
 800aa34:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800aa36:	05d2      	lsls	r2, r2, #23
 800aa38:	d54f      	bpl.n	800aada <HAL_SD_IRQHandler+0xae>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DATAEND);
 800aa3a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800aa3e:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND  | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT   |\
 800aa40:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800aa42:	f422 4241 	bic.w	r2, r2, #49408	; 0xc100
 800aa46:	f022 023a 	bic.w	r2, r2, #58	; 0x3a
 800aa4a:	63da      	str	r2, [r3, #60]	; 0x3c
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_IDMABTC);
 800aa4c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800aa4e:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 800aa52:	63da      	str	r2, [r3, #60]	; 0x3c
    __SDMMC_CMDTRANS_DISABLE( hsd->Instance);
 800aa54:	68da      	ldr	r2, [r3, #12]
 800aa56:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800aa5a:	60da      	str	r2, [r3, #12]
    if((context & SD_CONTEXT_IT) != 0U)
 800aa5c:	f015 0208 	ands.w	r2, r5, #8
 800aa60:	d01e      	beq.n	800aaa0 <HAL_SD_IRQHandler+0x74>
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800aa62:	f015 0f22 	tst.w	r5, #34	; 0x22
 800aa66:	d009      	beq.n	800aa7c <HAL_SD_IRQHandler+0x50>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800aa68:	4618      	mov	r0, r3
 800aa6a:	f002 f9e5 	bl	800ce38 <SDMMC_CmdStopTransfer>
        if(errorstate != HAL_SD_ERROR_NONE)
 800aa6e:	b128      	cbz	r0, 800aa7c <HAL_SD_IRQHandler+0x50>
          hsd->ErrorCode |= errorstate;
 800aa70:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800aa72:	4318      	orrs	r0, r3
 800aa74:	6360      	str	r0, [r4, #52]	; 0x34
          HAL_SD_ErrorCallback(hsd);
 800aa76:	4620      	mov	r0, r4
 800aa78:	f7ff fafa 	bl	800a070 <HAL_SD_ErrorCallback>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800aa7c:	6823      	ldr	r3, [r4, #0]
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800aa7e:	07af      	lsls	r7, r5, #30
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800aa80:	4a6e      	ldr	r2, [pc, #440]	; (800ac3c <HAL_SD_IRQHandler+0x210>)
 800aa82:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800aa84:	f04f 0301 	mov.w	r3, #1
 800aa88:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800aa8c:	d004      	beq.n	800aa98 <HAL_SD_IRQHandler+0x6c>
        HAL_SD_RxCpltCallback(hsd);
 800aa8e:	4620      	mov	r0, r4
 800aa90:	f7f6 f9f0 	bl	8000e74 <HAL_SD_RxCpltCallback>
}
 800aa94:	b003      	add	sp, #12
 800aa96:	bdf0      	pop	{r4, r5, r6, r7, pc}
        HAL_SD_TxCpltCallback(hsd);
 800aa98:	4620      	mov	r0, r4
 800aa9a:	f7f6 f9e6 	bl	8000e6a <HAL_SD_TxCpltCallback>
 800aa9e:	e7f9      	b.n	800aa94 <HAL_SD_IRQHandler+0x68>
    else if((context & SD_CONTEXT_DMA) != 0U)
 800aaa0:	062e      	lsls	r6, r5, #24
 800aaa2:	d5f7      	bpl.n	800aa94 <HAL_SD_IRQHandler+0x68>
      if((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U)
 800aaa4:	07e8      	lsls	r0, r5, #31
      hsd->Instance->DLEN = 0;
 800aaa6:	629a      	str	r2, [r3, #40]	; 0x28
      hsd->Instance->DCTRL = 0;
 800aaa8:	62da      	str	r2, [r3, #44]	; 0x2c
      hsd->Instance->IDMACTRL = SDMMC_DISABLE_IDMA;
 800aaaa:	651a      	str	r2, [r3, #80]	; 0x50
      if((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U)
 800aaac:	d409      	bmi.n	800aac2 <HAL_SD_IRQHandler+0x96>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800aaae:	4618      	mov	r0, r3
 800aab0:	f002 f9c2 	bl	800ce38 <SDMMC_CmdStopTransfer>
        if(errorstate != HAL_SD_ERROR_NONE)
 800aab4:	b128      	cbz	r0, 800aac2 <HAL_SD_IRQHandler+0x96>
          hsd->ErrorCode |= errorstate;
 800aab6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800aab8:	4318      	orrs	r0, r3
 800aaba:	6360      	str	r0, [r4, #52]	; 0x34
          HAL_SD_ErrorCallback(hsd);
 800aabc:	4620      	mov	r0, r4
 800aabe:	f7ff fad7 	bl	800a070 <HAL_SD_ErrorCallback>
      hsd->State = HAL_SD_STATE_READY;
 800aac2:	2301      	movs	r3, #1
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800aac4:	f015 0f30 	tst.w	r5, #48	; 0x30
      hsd->State = HAL_SD_STATE_READY;
 800aac8:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800aacc:	d002      	beq.n	800aad4 <HAL_SD_IRQHandler+0xa8>
        HAL_SD_TxCpltCallback(hsd);
 800aace:	4620      	mov	r0, r4
 800aad0:	f7f6 f9cb 	bl	8000e6a <HAL_SD_TxCpltCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800aad4:	07a9      	lsls	r1, r5, #30
 800aad6:	d0dd      	beq.n	800aa94 <HAL_SD_IRQHandler+0x68>
 800aad8:	e7d9      	b.n	800aa8e <HAL_SD_IRQHandler+0x62>
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_IT_TXFIFOHE) != RESET)
 800aada:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800aadc:	0452      	lsls	r2, r2, #17
 800aade:	d51f      	bpl.n	800ab20 <HAL_SD_IRQHandler+0xf4>
  tmp = hsd->pTxBuffPtr;
 800aae0:	69c6      	ldr	r6, [r0, #28]
 800aae2:	1d35      	adds	r5, r6, #4
 800aae4:	f106 0724 	add.w	r7, r6, #36	; 0x24
    data = (uint32_t)(*tmp);
 800aae8:	f815 3c04 	ldrb.w	r3, [r5, #-4]
 800aaec:	3504      	adds	r5, #4
    (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 800aaee:	a901      	add	r1, sp, #4
 800aaf0:	6820      	ldr	r0, [r4, #0]
    data = (uint32_t)(*tmp);
 800aaf2:	9301      	str	r3, [sp, #4]
    data |= ((uint32_t)(*tmp) << 8U);
 800aaf4:	f815 2c07 	ldrb.w	r2, [r5, #-7]
 800aaf8:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800aafc:	9301      	str	r3, [sp, #4]
    data |= ((uint32_t)(*tmp) << 16U);
 800aafe:	f815 2c06 	ldrb.w	r2, [r5, #-6]
 800ab02:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ab06:	9301      	str	r3, [sp, #4]
    data |= ((uint32_t)(*tmp) << 24U);
 800ab08:	f815 2c05 	ldrb.w	r2, [r5, #-5]
 800ab0c:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800ab10:	9301      	str	r3, [sp, #4]
    (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 800ab12:	f002 f862 	bl	800cbda <SDMMC_WriteFIFO>
  for(count = 0U; count < 8U; count++)
 800ab16:	42af      	cmp	r7, r5
 800ab18:	d1e6      	bne.n	800aae8 <HAL_SD_IRQHandler+0xbc>
  hsd->pTxBuffPtr = tmp;
 800ab1a:	3620      	adds	r6, #32
 800ab1c:	61e6      	str	r6, [r4, #28]
 800ab1e:	e7b9      	b.n	800aa94 <HAL_SD_IRQHandler+0x68>
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_IT_RXFIFOHF) != RESET)
 800ab20:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ab22:	0417      	lsls	r7, r2, #16
 800ab24:	d517      	bpl.n	800ab56 <HAL_SD_IRQHandler+0x12a>
  tmp = hsd->pRxBuffPtr;
 800ab26:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800ab28:	1d35      	adds	r5, r6, #4
 800ab2a:	f106 0724 	add.w	r7, r6, #36	; 0x24
    data = SDMMC_ReadFIFO(hsd->Instance);
 800ab2e:	6820      	ldr	r0, [r4, #0]
 800ab30:	3504      	adds	r5, #4
 800ab32:	f002 f84f 	bl	800cbd4 <SDMMC_ReadFIFO>
    *tmp = (uint8_t)(data & 0xFFU);
 800ab36:	f805 0c08 	strb.w	r0, [r5, #-8]
    *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 800ab3a:	0a03      	lsrs	r3, r0, #8
 800ab3c:	f805 3c07 	strb.w	r3, [r5, #-7]
    *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 800ab40:	0c03      	lsrs	r3, r0, #16
    *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 800ab42:	0e00      	lsrs	r0, r0, #24
    *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 800ab44:	f805 3c06 	strb.w	r3, [r5, #-6]
    *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 800ab48:	f805 0c05 	strb.w	r0, [r5, #-5]
  for(count = 0U; count < 8U; count++)
 800ab4c:	42bd      	cmp	r5, r7
 800ab4e:	d1ee      	bne.n	800ab2e <HAL_SD_IRQHandler+0x102>
  hsd->pRxBuffPtr = tmp;
 800ab50:	3620      	adds	r6, #32
 800ab52:	6266      	str	r6, [r4, #36]	; 0x24
 800ab54:	e79e      	b.n	800aa94 <HAL_SD_IRQHandler+0x68>
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_TXUNDERR) != RESET)
 800ab56:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ab58:	f012 0f3a 	tst.w	r2, #58	; 0x3a
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DCRCFAIL) != RESET)
 800ab5c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_TXUNDERR) != RESET)
 800ab5e:	d052      	beq.n	800ac06 <HAL_SD_IRQHandler+0x1da>
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DCRCFAIL) != RESET)
 800ab60:	0796      	lsls	r6, r2, #30
 800ab62:	d503      	bpl.n	800ab6c <HAL_SD_IRQHandler+0x140>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800ab64:	6b42      	ldr	r2, [r0, #52]	; 0x34
 800ab66:	f042 0202 	orr.w	r2, r2, #2
 800ab6a:	6342      	str	r2, [r0, #52]	; 0x34
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DTIMEOUT) != RESET)
 800ab6c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ab6e:	0710      	lsls	r0, r2, #28
 800ab70:	d503      	bpl.n	800ab7a <HAL_SD_IRQHandler+0x14e>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800ab72:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800ab74:	f042 0208 	orr.w	r2, r2, #8
 800ab78:	6362      	str	r2, [r4, #52]	; 0x34
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_IT_RXOVERR) != RESET)
 800ab7a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ab7c:	0691      	lsls	r1, r2, #26
 800ab7e:	d503      	bpl.n	800ab88 <HAL_SD_IRQHandler+0x15c>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 800ab80:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800ab82:	f042 0220 	orr.w	r2, r2, #32
 800ab86:	6362      	str	r2, [r4, #52]	; 0x34
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_IT_TXUNDERR) != RESET)
 800ab88:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ab8a:	06d2      	lsls	r2, r2, #27
 800ab8c:	d503      	bpl.n	800ab96 <HAL_SD_IRQHandler+0x16a>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 800ab8e:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800ab90:	f042 0210 	orr.w	r2, r2, #16
 800ab94:	6362      	str	r2, [r4, #52]	; 0x34
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800ab96:	4a29      	ldr	r2, [pc, #164]	; (800ac3c <HAL_SD_IRQHandler+0x210>)
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800ab98:	4618      	mov	r0, r3
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800ab9a:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 800ab9c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800ab9e:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 800aba2:	63da      	str	r2, [r3, #60]	; 0x3c
    __SDMMC_CMDTRANS_DISABLE( hsd->Instance);
 800aba4:	68da      	ldr	r2, [r3, #12]
 800aba6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800abaa:	60da      	str	r2, [r3, #12]
    hsd->Instance->DCTRL |= SDMMC_DCTRL_FIFORST;
 800abac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800abae:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800abb2:	62da      	str	r2, [r3, #44]	; 0x2c
    hsd->Instance->CMD |= SDMMC_CMD_CMDSTOP;
 800abb4:	68da      	ldr	r2, [r3, #12]
 800abb6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800abba:	60da      	str	r2, [r3, #12]
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800abbc:	f002 f93c 	bl	800ce38 <SDMMC_CmdStopTransfer>
 800abc0:	6b63      	ldr	r3, [r4, #52]	; 0x34
    if((context & SD_CONTEXT_IT) != 0U)
 800abc2:	f015 0108 	ands.w	r1, r5, #8
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800abc6:	ea40 0003 	orr.w	r0, r0, r3
    hsd->Instance->CMD &= ~(SDMMC_CMD_CMDSTOP);
 800abca:	6823      	ldr	r3, [r4, #0]
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800abcc:	6360      	str	r0, [r4, #52]	; 0x34
    hsd->Instance->CMD &= ~(SDMMC_CMD_CMDSTOP);
 800abce:	68da      	ldr	r2, [r3, #12]
 800abd0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800abd4:	60da      	str	r2, [r3, #12]
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DABORT);
 800abd6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800abda:	639a      	str	r2, [r3, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 800abdc:	d006      	beq.n	800abec <HAL_SD_IRQHandler+0x1c0>
        hsd->State = HAL_SD_STATE_READY;
 800abde:	2301      	movs	r3, #1
        HAL_SD_ErrorCallback(hsd);
 800abe0:	4620      	mov	r0, r4
        hsd->State = HAL_SD_STATE_READY;
 800abe2:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
        HAL_SD_ErrorCallback(hsd);
 800abe6:	f7ff fa43 	bl	800a070 <HAL_SD_ErrorCallback>
 800abea:	e753      	b.n	800aa94 <HAL_SD_IRQHandler+0x68>
    else if((context & SD_CONTEXT_DMA) != 0U)
 800abec:	062f      	lsls	r7, r5, #24
 800abee:	f57f af51 	bpl.w	800aa94 <HAL_SD_IRQHandler+0x68>
      if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800abf2:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800abf4:	2a00      	cmp	r2, #0
 800abf6:	f43f af4d 	beq.w	800aa94 <HAL_SD_IRQHandler+0x68>
        __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_IDMABTC);
 800abfa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800abfc:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 800ac00:	63da      	str	r2, [r3, #60]	; 0x3c
        hsd->Instance->IDMACTRL = SDMMC_DISABLE_IDMA;
 800ac02:	6519      	str	r1, [r3, #80]	; 0x50
 800ac04:	e7eb      	b.n	800abde <HAL_SD_IRQHandler+0x1b2>
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_IT_IDMABTC) != RESET)
 800ac06:	00d6      	lsls	r6, r2, #3
 800ac08:	f57f af44 	bpl.w	800aa94 <HAL_SD_IRQHandler+0x68>
    if(READ_BIT(hsd->Instance->IDMACTRL, SDMMC_IDMA_IDMABACT) == 0U)
 800ac0c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ac0e:	0759      	lsls	r1, r3, #29
 800ac10:	d40c      	bmi.n	800ac2c <HAL_SD_IRQHandler+0x200>
      if((hsd->Context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 800ac12:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 800ac14:	069a      	lsls	r2, r3, #26
 800ac16:	d506      	bpl.n	800ac26 <HAL_SD_IRQHandler+0x1fa>
        HAL_SDEx_Write_DMADoubleBuffer1CpltCallback(hsd);
 800ac18:	f7ff ff07 	bl	800aa2a <HAL_SDEx_Write_DMADoubleBuf1CpltCallback>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_IDMABTC);
 800ac1c:	6823      	ldr	r3, [r4, #0]
 800ac1e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ac22:	639a      	str	r2, [r3, #56]	; 0x38
}
 800ac24:	e736      	b.n	800aa94 <HAL_SD_IRQHandler+0x68>
        HAL_SDEx_Read_DMADoubleBuffer1CpltCallback(hsd);
 800ac26:	f7ff fefe 	bl	800aa26 <HAL_SDEx_Read_DMADoubleBuf1CpltCallback>
 800ac2a:	e7f7      	b.n	800ac1c <HAL_SD_IRQHandler+0x1f0>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 800ac2c:	06ab      	lsls	r3, r5, #26
 800ac2e:	d502      	bpl.n	800ac36 <HAL_SD_IRQHandler+0x20a>
        HAL_SDEx_Write_DMADoubleBuffer0CpltCallback(hsd);
 800ac30:	f7ff fefa 	bl	800aa28 <HAL_SDEx_Write_DMADoubleBuf0CpltCallback>
 800ac34:	e7f2      	b.n	800ac1c <HAL_SD_IRQHandler+0x1f0>
        HAL_SDEx_Read_DMADoubleBuffer0CpltCallback(hsd);
 800ac36:	f7ff fef5 	bl	800aa24 <HAL_SDEx_Read_DMADoubleBuf0CpltCallback>
 800ac3a:	e7ef      	b.n	800ac1c <HAL_SD_IRQHandler+0x1f0>
 800ac3c:	18000f3a 	.word	0x18000f3a

0800ac40 <SPI_CloseTransfer>:
  * @retval HAL_ERROR: if any error detected
*         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
  uint32_t itflag = hspi->Instance->SR;
 800ac40:	6803      	ldr	r3, [r0, #0]
 800ac42:	6959      	ldr	r1, [r3, #20]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800ac44:	699a      	ldr	r2, [r3, #24]
 800ac46:	f042 0208 	orr.w	r2, r2, #8
 800ac4a:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800ac4c:	699a      	ldr	r2, [r3, #24]
 800ac4e:	f042 0210 	orr.w	r2, r2, #16
 800ac52:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800ac54:	681a      	ldr	r2, [r3, #0]
 800ac56:	f022 0201 	bic.w	r2, r2, #1
 800ac5a:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_UDR | SPI_IT_OVR | SPI_IT_FRE | SPI_IT_MODF));
 800ac5c:	691a      	ldr	r2, [r3, #16]
 800ac5e:	f422 725a 	bic.w	r2, r2, #872	; 0x368
 800ac62:	f022 0203 	bic.w	r2, r2, #3
 800ac66:	611a      	str	r2, [r3, #16]

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN|SPI_CFG1_RXDMAEN);
 800ac68:	689a      	ldr	r2, [r3, #8]
 800ac6a:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 800ac6e:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800ac70:	f890 2081 	ldrb.w	r2, [r0, #129]	; 0x81
 800ac74:	2a04      	cmp	r2, #4
 800ac76:	d00b      	beq.n	800ac90 <SPI_CloseTransfer+0x50>
  {
    if ((itflag & SPI_FLAG_UDR) != RESET)
 800ac78:	068a      	lsls	r2, r1, #26
 800ac7a:	d509      	bpl.n	800ac90 <SPI_CloseTransfer+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800ac7c:	f8d0 2084 	ldr.w	r2, [r0, #132]	; 0x84
 800ac80:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800ac84:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800ac88:	699a      	ldr	r2, [r3, #24]
 800ac8a:	f042 0220 	orr.w	r2, r2, #32
 800ac8e:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800ac90:	f890 2081 	ldrb.w	r2, [r0, #129]	; 0x81
 800ac94:	2a03      	cmp	r2, #3
 800ac96:	d00b      	beq.n	800acb0 <SPI_CloseTransfer+0x70>
  {
    if ((itflag & SPI_FLAG_OVR) != RESET)
 800ac98:	064a      	lsls	r2, r1, #25
 800ac9a:	d509      	bpl.n	800acb0 <SPI_CloseTransfer+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800ac9c:	f8d0 2084 	ldr.w	r2, [r0, #132]	; 0x84
 800aca0:	f042 0204 	orr.w	r2, r2, #4
 800aca4:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800aca8:	699a      	ldr	r2, [r3, #24]
 800acaa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800acae:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != RESET)
 800acb0:	058a      	lsls	r2, r1, #22
 800acb2:	d509      	bpl.n	800acc8 <SPI_CloseTransfer+0x88>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800acb4:	f8d0 2084 	ldr.w	r2, [r0, #132]	; 0x84
 800acb8:	f042 0201 	orr.w	r2, r2, #1
 800acbc:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800acc0:	699a      	ldr	r2, [r3, #24]
 800acc2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800acc6:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != RESET)
 800acc8:	05ca      	lsls	r2, r1, #23
 800acca:	d509      	bpl.n	800ace0 <SPI_CloseTransfer+0xa0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800accc:	f8d0 2084 	ldr.w	r2, [r0, #132]	; 0x84
 800acd0:	f042 0208 	orr.w	r2, r2, #8
 800acd4:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 800acd8:	699a      	ldr	r2, [r3, #24]
 800acda:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800acde:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = 0U;
 800ace0:	2300      	movs	r3, #0
 800ace2:	f8a0 3062 	strh.w	r3, [r0, #98]	; 0x62
  hspi->RxXferCount = 0U;
 800ace6:	f8a0 306a 	strh.w	r3, [r0, #106]	; 0x6a
 800acea:	4770      	bx	lr

0800acec <HAL_SPI_Init>:
{
 800acec:	b570      	push	{r4, r5, r6, lr}
  if (hspi == NULL)
 800acee:	4604      	mov	r4, r0
 800acf0:	b908      	cbnz	r0, 800acf6 <HAL_SPI_Init+0xa>
    return HAL_ERROR;
 800acf2:	2001      	movs	r0, #1
 800acf4:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 800acf6:	6803      	ldr	r3, [r0, #0]
 800acf8:	4a82      	ldr	r2, [pc, #520]	; (800af04 <HAL_SPI_Init+0x218>)
 800acfa:	4293      	cmp	r3, r2
 800acfc:	d016      	beq.n	800ad2c <HAL_SPI_Init+0x40>
 800acfe:	f5a2 4278 	sub.w	r2, r2, #63488	; 0xf800
 800ad02:	4293      	cmp	r3, r2
 800ad04:	d012      	beq.n	800ad2c <HAL_SPI_Init+0x40>
 800ad06:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800ad0a:	4293      	cmp	r3, r2
 800ad0c:	d00e      	beq.n	800ad2c <HAL_SPI_Init+0x40>
 800ad0e:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 800ad12:	4293      	cmp	r3, r2
 800ad14:	d00a      	beq.n	800ad2c <HAL_SPI_Init+0x40>
 800ad16:	f502 52e0 	add.w	r2, r2, #7168	; 0x1c00
 800ad1a:	4293      	cmp	r3, r2
 800ad1c:	d006      	beq.n	800ad2c <HAL_SPI_Init+0x40>
 800ad1e:	4a7a      	ldr	r2, [pc, #488]	; (800af08 <HAL_SPI_Init+0x21c>)
 800ad20:	4293      	cmp	r3, r2
 800ad22:	d003      	beq.n	800ad2c <HAL_SPI_Init+0x40>
 800ad24:	21d1      	movs	r1, #209	; 0xd1
 800ad26:	4879      	ldr	r0, [pc, #484]	; (800af0c <HAL_SPI_Init+0x220>)
 800ad28:	f7f7 f8d1 	bl	8001ece <assert_failed>
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
 800ad2c:	6863      	ldr	r3, [r4, #4]
 800ad2e:	f433 0380 	bics.w	r3, r3, #4194304	; 0x400000
 800ad32:	d003      	beq.n	800ad3c <HAL_SPI_Init+0x50>
 800ad34:	21d2      	movs	r1, #210	; 0xd2
 800ad36:	4875      	ldr	r0, [pc, #468]	; (800af0c <HAL_SPI_Init+0x220>)
 800ad38:	f7f7 f8c9 	bl	8001ece <assert_failed>
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
 800ad3c:	68a3      	ldr	r3, [r4, #8]
 800ad3e:	f433 23c0 	bics.w	r3, r3, #393216	; 0x60000
 800ad42:	d003      	beq.n	800ad4c <HAL_SPI_Init+0x60>
 800ad44:	21d3      	movs	r1, #211	; 0xd3
 800ad46:	4871      	ldr	r0, [pc, #452]	; (800af0c <HAL_SPI_Init+0x220>)
 800ad48:	f7f7 f8c1 	bl	8001ece <assert_failed>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
 800ad4c:	68e3      	ldr	r3, [r4, #12]
 800ad4e:	3b03      	subs	r3, #3
 800ad50:	2b1c      	cmp	r3, #28
 800ad52:	d903      	bls.n	800ad5c <HAL_SPI_Init+0x70>
 800ad54:	21d4      	movs	r1, #212	; 0xd4
 800ad56:	486d      	ldr	r0, [pc, #436]	; (800af0c <HAL_SPI_Init+0x220>)
 800ad58:	f7f7 f8b9 	bl	8001ece <assert_failed>
  assert_param(IS_SPI_FIFOTHRESHOLD(hspi->Init.FifoThreshold));
 800ad5c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800ad5e:	f033 0360 	bics.w	r3, r3, #96	; 0x60
 800ad62:	d00b      	beq.n	800ad7c <HAL_SPI_Init+0x90>
 800ad64:	2b80      	cmp	r3, #128	; 0x80
 800ad66:	d009      	beq.n	800ad7c <HAL_SPI_Init+0x90>
 800ad68:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ad6c:	d006      	beq.n	800ad7c <HAL_SPI_Init+0x90>
 800ad6e:	f5b3 7fc0 	cmp.w	r3, #384	; 0x180
 800ad72:	d003      	beq.n	800ad7c <HAL_SPI_Init+0x90>
 800ad74:	21d5      	movs	r1, #213	; 0xd5
 800ad76:	4865      	ldr	r0, [pc, #404]	; (800af0c <HAL_SPI_Init+0x220>)
 800ad78:	f7f7 f8a9 	bl	8001ece <assert_failed>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
 800ad7c:	69a3      	ldr	r3, [r4, #24]
 800ad7e:	f033 6280 	bics.w	r2, r3, #67108864	; 0x4000000
 800ad82:	d006      	beq.n	800ad92 <HAL_SPI_Init+0xa6>
 800ad84:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800ad88:	d003      	beq.n	800ad92 <HAL_SPI_Init+0xa6>
 800ad8a:	21d6      	movs	r1, #214	; 0xd6
 800ad8c:	485f      	ldr	r0, [pc, #380]	; (800af0c <HAL_SPI_Init+0x220>)
 800ad8e:	f7f7 f89e 	bl	8001ece <assert_failed>
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
 800ad92:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800ad94:	f033 4380 	bics.w	r3, r3, #1073741824	; 0x40000000
 800ad98:	d003      	beq.n	800ada2 <HAL_SPI_Init+0xb6>
 800ad9a:	21d7      	movs	r1, #215	; 0xd7
 800ad9c:	485b      	ldr	r0, [pc, #364]	; (800af0c <HAL_SPI_Init+0x220>)
 800ad9e:	f7f7 f896 	bl	8001ece <assert_failed>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 800ada2:	69e3      	ldr	r3, [r4, #28]
 800ada4:	f033 5340 	bics.w	r3, r3, #805306368	; 0x30000000
 800ada8:	d006      	beq.n	800adb8 <HAL_SPI_Init+0xcc>
 800adaa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800adae:	d003      	beq.n	800adb8 <HAL_SPI_Init+0xcc>
 800adb0:	21d8      	movs	r1, #216	; 0xd8
 800adb2:	4856      	ldr	r0, [pc, #344]	; (800af0c <HAL_SPI_Init+0x220>)
 800adb4:	f7f7 f88b 	bl	8001ece <assert_failed>
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
 800adb8:	6a23      	ldr	r3, [r4, #32]
 800adba:	f433 0300 	bics.w	r3, r3, #8388608	; 0x800000
 800adbe:	d003      	beq.n	800adc8 <HAL_SPI_Init+0xdc>
 800adc0:	21d9      	movs	r1, #217	; 0xd9
 800adc2:	4852      	ldr	r0, [pc, #328]	; (800af0c <HAL_SPI_Init+0x220>)
 800adc4:	f7f7 f883 	bl	8001ece <assert_failed>
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
 800adc8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800adca:	f433 2300 	bics.w	r3, r3, #524288	; 0x80000
 800adce:	d003      	beq.n	800add8 <HAL_SPI_Init+0xec>
 800add0:	21da      	movs	r1, #218	; 0xda
 800add2:	484e      	ldr	r0, [pc, #312]	; (800af0c <HAL_SPI_Init+0x220>)
 800add4:	f7f7 f87b 	bl	8001ece <assert_failed>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800add8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800adda:	b97b      	cbnz	r3, 800adfc <HAL_SPI_Init+0x110>
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
 800addc:	6923      	ldr	r3, [r4, #16]
 800adde:	f033 7300 	bics.w	r3, r3, #33554432	; 0x2000000
 800ade2:	d003      	beq.n	800adec <HAL_SPI_Init+0x100>
 800ade4:	21dd      	movs	r1, #221	; 0xdd
 800ade6:	4849      	ldr	r0, [pc, #292]	; (800af0c <HAL_SPI_Init+0x220>)
 800ade8:	f7f7 f871 	bl	8001ece <assert_failed>
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));
 800adec:	6963      	ldr	r3, [r4, #20]
 800adee:	f033 7380 	bics.w	r3, r3, #16777216	; 0x1000000
 800adf2:	d003      	beq.n	800adfc <HAL_SPI_Init+0x110>
 800adf4:	21de      	movs	r1, #222	; 0xde
 800adf6:	4845      	ldr	r0, [pc, #276]	; (800af0c <HAL_SPI_Init+0x220>)
 800adf8:	f7f7 f869 	bl	8001ece <assert_failed>
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800adfc:	2300      	movs	r3, #0
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800adfe:	6822      	ldr	r2, [r4, #0]
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800ae00:	62a3      	str	r3, [r4, #40]	; 0x28
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800ae02:	4b40      	ldr	r3, [pc, #256]	; (800af04 <HAL_SPI_Init+0x218>)
 800ae04:	429a      	cmp	r2, r3
 800ae06:	68e3      	ldr	r3, [r4, #12]
 800ae08:	d009      	beq.n	800ae1e <HAL_SPI_Init+0x132>
 800ae0a:	4941      	ldr	r1, [pc, #260]	; (800af10 <HAL_SPI_Init+0x224>)
 800ae0c:	428a      	cmp	r2, r1
 800ae0e:	d006      	beq.n	800ae1e <HAL_SPI_Init+0x132>
 800ae10:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800ae14:	428a      	cmp	r2, r1
 800ae16:	d002      	beq.n	800ae1e <HAL_SPI_Init+0x132>
 800ae18:	2b0f      	cmp	r3, #15
 800ae1a:	f63f af6a 	bhi.w	800acf2 <HAL_SPI_Init+0x6>
  *               the configuration information for SPI module.
  * @retval Packet size occuppied in the fifo
  */
static uint32_t SPI_GetPacketSize(SPI_HandleTypeDef *hspi)
{
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold>>SPI_CFG1_FTHLV_Pos) + 1;
 800ae1e:	6be1      	ldr	r1, [r4, #60]	; 0x3c
  uint32_t data_size       = (hspi->Init.DataSize     >>SPI_CFG1_DSIZE_Pos) + 1;

  /* Convert data size to Byte */
  data_size = (data_size+7)/8;
 800ae20:	3308      	adds	r3, #8
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold>>SPI_CFG1_FTHLV_Pos) + 1;
 800ae22:	0949      	lsrs	r1, r1, #5
  data_size = (data_size+7)/8;
 800ae24:	08db      	lsrs	r3, r3, #3

  return data_size * fifo_threashold;
 800ae26:	fb01 3303 	mla	r3, r1, r3, r3
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE )) ||
 800ae2a:	4936      	ldr	r1, [pc, #216]	; (800af04 <HAL_SPI_Init+0x218>)
 800ae2c:	428a      	cmp	r2, r1
 800ae2e:	d067      	beq.n	800af00 <HAL_SPI_Init+0x214>
 800ae30:	f5a1 4178 	sub.w	r1, r1, #63488	; 0xf800
 800ae34:	428a      	cmp	r2, r1
 800ae36:	d063      	beq.n	800af00 <HAL_SPI_Init+0x214>
 800ae38:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800ae3c:	428a      	cmp	r2, r1
 800ae3e:	d05f      	beq.n	800af00 <HAL_SPI_Init+0x214>
 800ae40:	2b08      	cmp	r3, #8
      (( IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)) )
 800ae42:	f63f af56 	bhi.w	800acf2 <HAL_SPI_Init+0x6>
  if (hspi->State == HAL_SPI_STATE_RESET)
 800ae46:	f894 3081 	ldrb.w	r3, [r4, #129]	; 0x81
 800ae4a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800ae4e:	b923      	cbnz	r3, 800ae5a <HAL_SPI_Init+0x16e>
    hspi->Lock = HAL_UNLOCKED;
 800ae50:	f884 2080 	strb.w	r2, [r4, #128]	; 0x80
    HAL_SPI_MspInit(hspi);
 800ae54:	4620      	mov	r0, r4
 800ae56:	f7f7 fa19 	bl	800228c <HAL_SPI_MspInit>
  hspi->State = HAL_SPI_STATE_BUSY;
 800ae5a:	2302      	movs	r3, #2
  __HAL_SPI_DISABLE(hspi);
 800ae5c:	6822      	ldr	r2, [r4, #0]
 800ae5e:	6861      	ldr	r1, [r4, #4]
  hspi->State = HAL_SPI_STATE_BUSY;
 800ae60:	f884 3081 	strb.w	r3, [r4, #129]	; 0x81
  __HAL_SPI_DISABLE(hspi);
 800ae64:	6813      	ldr	r3, [r2, #0]
 800ae66:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 800ae68:	f023 0301 	bic.w	r3, r3, #1
 800ae6c:	6013      	str	r3, [r2, #0]
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW))
 800ae6e:	69a3      	ldr	r3, [r4, #24]
 800ae70:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800ae74:	d107      	bne.n	800ae86 <HAL_SPI_Init+0x19a>
 800ae76:	f5b1 0f80 	cmp.w	r1, #4194304	; 0x400000
 800ae7a:	d104      	bne.n	800ae86 <HAL_SPI_Init+0x19a>
 800ae7c:	b91d      	cbnz	r5, 800ae86 <HAL_SPI_Init+0x19a>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800ae7e:	6810      	ldr	r0, [r2, #0]
 800ae80:	f440 5080 	orr.w	r0, r0, #4096	; 0x1000
 800ae84:	6010      	str	r0, [r2, #0]
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800ae86:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800ae88:	69e0      	ldr	r0, [r4, #28]
 800ae8a:	4330      	orrs	r0, r6
 800ae8c:	6be6      	ldr	r6, [r4, #60]	; 0x3c
 800ae8e:	4330      	orrs	r0, r6
 800ae90:	68e6      	ldr	r6, [r4, #12]
 800ae92:	4330      	orrs	r0, r6
 800ae94:	6090      	str	r0, [r2, #8]
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode     | hspi->Init.TIMode           | hspi->Init.NSSPolarity             |
 800ae96:	6b60      	ldr	r0, [r4, #52]	; 0x34
 800ae98:	4303      	orrs	r3, r0
 800ae9a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800ae9c:	4303      	orrs	r3, r0
 800ae9e:	6920      	ldr	r0, [r4, #16]
 800aea0:	432b      	orrs	r3, r5
 800aea2:	4303      	orrs	r3, r0
 800aea4:	6960      	ldr	r0, [r4, #20]
 800aea6:	4303      	orrs	r3, r0
 800aea8:	6a20      	ldr	r0, [r4, #32]
 800aeaa:	4303      	orrs	r3, r0
 800aeac:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 800aeae:	430b      	orrs	r3, r1
 800aeb0:	4303      	orrs	r3, r0
 800aeb2:	68a0      	ldr	r0, [r4, #8]
 800aeb4:	4303      	orrs	r3, r0
 800aeb6:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 800aeb8:	4303      	orrs	r3, r0
 800aeba:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800aebc:	4303      	orrs	r3, r0
 800aebe:	60d3      	str	r3, [r2, #12]
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800aec0:	b959      	cbnz	r1, 800aeda <HAL_SPI_Init+0x1ee>
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800aec2:	6893      	ldr	r3, [r2, #8]
 800aec4:	f423 53c0 	bic.w	r3, r3, #6144	; 0x1800
 800aec8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800aecc:	6093      	str	r3, [r2, #8]
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 800aece:	6893      	ldr	r3, [r2, #8]
 800aed0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800aed4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800aed8:	6093      	str	r3, [r2, #8]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800aeda:	6d13      	ldr	r3, [r2, #80]	; 0x50
 800aedc:	f023 0301 	bic.w	r3, r3, #1
 800aee0:	6513      	str	r3, [r2, #80]	; 0x50
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800aee2:	024b      	lsls	r3, r1, #9
 800aee4:	d505      	bpl.n	800aef2 <HAL_SPI_Init+0x206>
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800aee6:	68d3      	ldr	r3, [r2, #12]
 800aee8:	6d61      	ldr	r1, [r4, #84]	; 0x54
 800aeea:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800aeee:	430b      	orrs	r3, r1
 800aef0:	60d3      	str	r3, [r2, #12]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800aef2:	2000      	movs	r0, #0
  hspi->State     = HAL_SPI_STATE_READY;
 800aef4:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800aef6:	f8c4 0084 	str.w	r0, [r4, #132]	; 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 800aefa:	f884 3081 	strb.w	r3, [r4, #129]	; 0x81
}
 800aefe:	bd70      	pop	{r4, r5, r6, pc}
      (( IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)) )
 800af00:	2b10      	cmp	r3, #16
 800af02:	e79e      	b.n	800ae42 <HAL_SPI_Init+0x156>
 800af04:	40013000 	.word	0x40013000
 800af08:	58001400 	.word	0x58001400
 800af0c:	08013a66 	.word	0x08013a66
 800af10:	40003800 	.word	0x40003800

0800af14 <HAL_SPI_Transmit>:
{
 800af14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800af18:	461d      	mov	r5, r3
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));
 800af1a:	6883      	ldr	r3, [r0, #8]
{
 800af1c:	4617      	mov	r7, r2
 800af1e:	4604      	mov	r4, r0
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));
 800af20:	f433 3200 	bics.w	r2, r3, #131072	; 0x20000
{
 800af24:	4688      	mov	r8, r1
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));
 800af26:	d007      	beq.n	800af38 <HAL_SPI_Transmit+0x24>
 800af28:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 800af2c:	d004      	beq.n	800af38 <HAL_SPI_Transmit+0x24>
 800af2e:	f240 11e9 	movw	r1, #489	; 0x1e9
 800af32:	488b      	ldr	r0, [pc, #556]	; (800b160 <HAL_SPI_Transmit+0x24c>)
 800af34:	f7f6 ffcb 	bl	8001ece <assert_failed>
  __HAL_LOCK(hspi);
 800af38:	f894 3080 	ldrb.w	r3, [r4, #128]	; 0x80
 800af3c:	2b01      	cmp	r3, #1
 800af3e:	d00c      	beq.n	800af5a <HAL_SPI_Transmit+0x46>
 800af40:	2301      	movs	r3, #1
 800af42:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
  tickstart = HAL_GetTick();
 800af46:	f7f8 fb9b 	bl	8003680 <HAL_GetTick>
  if (hspi->State != HAL_SPI_STATE_READY)
 800af4a:	f894 3081 	ldrb.w	r3, [r4, #129]	; 0x81
  tickstart = HAL_GetTick();
 800af4e:	4606      	mov	r6, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 800af50:	2b01      	cmp	r3, #1
 800af52:	d005      	beq.n	800af60 <HAL_SPI_Transmit+0x4c>
    __HAL_UNLOCK(hspi);
 800af54:	2300      	movs	r3, #0
 800af56:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
  __HAL_LOCK(hspi);
 800af5a:	2002      	movs	r0, #2
 800af5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if ((pData == NULL) || (Size == 0U))
 800af60:	f1b8 0f00 	cmp.w	r8, #0
 800af64:	d000      	beq.n	800af68 <HAL_SPI_Transmit+0x54>
 800af66:	b92f      	cbnz	r7, 800af74 <HAL_SPI_Transmit+0x60>
    __HAL_UNLOCK(hspi);
 800af68:	2300      	movs	r3, #0
    return errorcode;
 800af6a:	2001      	movs	r0, #1
    __HAL_UNLOCK(hspi);
 800af6c:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
    return errorcode;
 800af70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800af74:	2303      	movs	r3, #3
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800af76:	f8c4 805c 	str.w	r8, [r4, #92]	; 0x5c
  hspi->TxXferSize  = Size;
 800af7a:	f8a4 7060 	strh.w	r7, [r4, #96]	; 0x60
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800af7e:	f884 3081 	strb.w	r3, [r4, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800af82:	2300      	movs	r3, #0
 800af84:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
  hspi->pRxBuffPtr  = NULL;
 800af88:	6663      	str	r3, [r4, #100]	; 0x64
  hspi->TxXferCount = Size;
 800af8a:	f8a4 7062 	strh.w	r7, [r4, #98]	; 0x62
  hspi->RxXferSize  = 0U;
 800af8e:	f8a4 3068 	strh.w	r3, [r4, #104]	; 0x68
  hspi->RxXferCount = 0U;
 800af92:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
  hspi->TxISR       = NULL;
 800af96:	6763      	str	r3, [r4, #116]	; 0x74
  hspi->RxISR       = NULL;
 800af98:	6723      	str	r3, [r4, #112]	; 0x70
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800af9a:	68a3      	ldr	r3, [r4, #8]
 800af9c:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 800afa0:	6823      	ldr	r3, [r4, #0]
 800afa2:	d103      	bne.n	800afac <HAL_SPI_Transmit+0x98>
    SPI_1LINE_TX(hspi);
 800afa4:	681a      	ldr	r2, [r3, #0]
 800afa6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800afaa:	601a      	str	r2, [r3, #0]
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800afac:	6859      	ldr	r1, [r3, #4]
 800afae:	0c09      	lsrs	r1, r1, #16
 800afb0:	0409      	lsls	r1, r1, #16
 800afb2:	4339      	orrs	r1, r7
 800afb4:	6059      	str	r1, [r3, #4]
  __HAL_SPI_ENABLE(hspi);
 800afb6:	681a      	ldr	r2, [r3, #0]
 800afb8:	f042 0201 	orr.w	r2, r2, #1
 800afbc:	601a      	str	r2, [r3, #0]
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800afbe:	6862      	ldr	r2, [r4, #4]
 800afc0:	f5b2 0f80 	cmp.w	r2, #4194304	; 0x400000
 800afc4:	d103      	bne.n	800afce <HAL_SPI_Transmit+0xba>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800afc6:	681a      	ldr	r2, [r3, #0]
 800afc8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800afcc:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800afce:	68e3      	ldr	r3, [r4, #12]
 800afd0:	2b0f      	cmp	r3, #15
 800afd2:	d82e      	bhi.n	800b032 <HAL_SPI_Transmit+0x11e>
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800afd4:	2b07      	cmp	r3, #7
 800afd6:	d875      	bhi.n	800b0c4 <HAL_SPI_Transmit+0x1b0>
    while (hspi->TxXferCount > 0U)
 800afd8:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 800afdc:	b29b      	uxth	r3, r3
 800afde:	2b00      	cmp	r3, #0
 800afe0:	d02c      	beq.n	800b03c <HAL_SPI_Transmit+0x128>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800afe2:	6822      	ldr	r2, [r4, #0]
 800afe4:	6953      	ldr	r3, [r2, #20]
 800afe6:	079f      	lsls	r7, r3, #30
 800afe8:	f140 809d 	bpl.w	800b126 <HAL_SPI_Transmit+0x212>
        if ((hspi->TxXferCount > 3U) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 800afec:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 800aff0:	b29b      	uxth	r3, r3
 800aff2:	2b03      	cmp	r3, #3
 800aff4:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800aff6:	d97d      	bls.n	800b0f4 <HAL_SPI_Transmit+0x1e0>
 800aff8:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800affa:	2940      	cmp	r1, #64	; 0x40
 800affc:	d97a      	bls.n	800b0f4 <HAL_SPI_Transmit+0x1e0>
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 800affe:	f853 1b04 	ldr.w	r1, [r3], #4
 800b002:	6211      	str	r1, [r2, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800b004:	65e3      	str	r3, [r4, #92]	; 0x5c
          hspi->TxXferCount-=4;
 800b006:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 800b00a:	3b04      	subs	r3, #4
          hspi->TxXferCount-=2;
 800b00c:	b29b      	uxth	r3, r3
 800b00e:	f8a4 3062 	strh.w	r3, [r4, #98]	; 0x62
 800b012:	e7e1      	b.n	800afd8 <HAL_SPI_Transmit+0xc4>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800b014:	6822      	ldr	r2, [r4, #0]
 800b016:	6953      	ldr	r3, [r2, #20]
 800b018:	079f      	lsls	r7, r3, #30
 800b01a:	d523      	bpl.n	800b064 <HAL_SPI_Transmit+0x150>
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 800b01c:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800b01e:	f853 1b04 	ldr.w	r1, [r3], #4
 800b022:	6211      	str	r1, [r2, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 800b024:	65e3      	str	r3, [r4, #92]	; 0x5c
        hspi->TxXferCount--;
 800b026:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 800b02a:	3b01      	subs	r3, #1
 800b02c:	b29b      	uxth	r3, r3
 800b02e:	f8a4 3062 	strh.w	r3, [r4, #98]	; 0x62
    while (hspi->TxXferCount > 0U)
 800b032:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 800b036:	b29b      	uxth	r3, r3
 800b038:	2b00      	cmp	r3, #0
 800b03a:	d1eb      	bne.n	800b014 <HAL_SPI_Transmit+0x100>
  while((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800b03c:	6822      	ldr	r2, [r4, #0]
 800b03e:	6953      	ldr	r3, [r2, #20]
 800b040:	071b      	lsls	r3, r3, #28
 800b042:	d57c      	bpl.n	800b13e <HAL_SPI_Transmit+0x22a>
  SPI_CloseTransfer(hspi);
 800b044:	4620      	mov	r0, r4
 800b046:	f7ff fdfb 	bl	800ac40 <SPI_CloseTransfer>
  __HAL_UNLOCK(hspi);
 800b04a:	2300      	movs	r3, #0
 800b04c:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
  hspi->State = HAL_SPI_STATE_READY;
 800b050:	2301      	movs	r3, #1
 800b052:	f884 3081 	strb.w	r3, [r4, #129]	; 0x81
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b056:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
  __HAL_LOCK(hspi);
 800b05a:	3000      	adds	r0, #0
 800b05c:	bf18      	it	ne
 800b05e:	2001      	movne	r0, #1
 800b060:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 800b064:	b985      	cbnz	r5, 800b088 <HAL_SPI_Transmit+0x174>
          SPI_CloseTransfer(hspi);
 800b066:	4620      	mov	r0, r4
 800b068:	f7ff fdea 	bl	800ac40 <SPI_CloseTransfer>
          __HAL_UNLOCK(hspi);
 800b06c:	2300      	movs	r3, #0
          hspi->State = HAL_SPI_STATE_READY;
 800b06e:	2001      	movs	r0, #1
          __HAL_UNLOCK(hspi);
 800b070:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800b074:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 800b078:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b07c:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800b080:	f884 0081 	strb.w	r0, [r4, #129]	; 0x81
          return HAL_ERROR;
 800b084:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 800b088:	1c68      	adds	r0, r5, #1
 800b08a:	d0d2      	beq.n	800b032 <HAL_SPI_Transmit+0x11e>
 800b08c:	f7f8 faf8 	bl	8003680 <HAL_GetTick>
 800b090:	1b80      	subs	r0, r0, r6
 800b092:	4285      	cmp	r5, r0
 800b094:	d8cd      	bhi.n	800b032 <HAL_SPI_Transmit+0x11e>
 800b096:	e7e6      	b.n	800b066 <HAL_SPI_Transmit+0x152>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800b098:	6822      	ldr	r2, [r4, #0]
 800b09a:	6953      	ldr	r3, [r2, #20]
 800b09c:	0799      	lsls	r1, r3, #30
 800b09e:	d51f      	bpl.n	800b0e0 <HAL_SPI_Transmit+0x1cc>
        if ( (hspi->TxXferCount > 1U) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800b0a0:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 800b0a4:	b29b      	uxth	r3, r3
 800b0a6:	2b01      	cmp	r3, #1
 800b0a8:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800b0aa:	d911      	bls.n	800b0d0 <HAL_SPI_Transmit+0x1bc>
 800b0ac:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800b0ae:	b179      	cbz	r1, 800b0d0 <HAL_SPI_Transmit+0x1bc>
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 800b0b0:	f853 1b04 	ldr.w	r1, [r3], #4
 800b0b4:	6211      	str	r1, [r2, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800b0b6:	65e3      	str	r3, [r4, #92]	; 0x5c
          hspi->TxXferCount-=2;
 800b0b8:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 800b0bc:	3b02      	subs	r3, #2
          hspi->TxXferCount--;
 800b0be:	b29b      	uxth	r3, r3
 800b0c0:	f8a4 3062 	strh.w	r3, [r4, #98]	; 0x62
    while (hspi->TxXferCount > 0U)
 800b0c4:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 800b0c8:	b29b      	uxth	r3, r3
 800b0ca:	2b00      	cmp	r3, #0
 800b0cc:	d1e4      	bne.n	800b098 <HAL_SPI_Transmit+0x184>
 800b0ce:	e7b5      	b.n	800b03c <HAL_SPI_Transmit+0x128>
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
 800b0d0:	f833 1b02 	ldrh.w	r1, [r3], #2
 800b0d4:	8411      	strh	r1, [r2, #32]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800b0d6:	65e3      	str	r3, [r4, #92]	; 0x5c
          hspi->TxXferCount--;
 800b0d8:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 800b0dc:	3b01      	subs	r3, #1
 800b0de:	e7ee      	b.n	800b0be <HAL_SPI_Transmit+0x1aa>
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 800b0e0:	2d00      	cmp	r5, #0
 800b0e2:	d0c0      	beq.n	800b066 <HAL_SPI_Transmit+0x152>
 800b0e4:	1c6b      	adds	r3, r5, #1
 800b0e6:	d0ed      	beq.n	800b0c4 <HAL_SPI_Transmit+0x1b0>
 800b0e8:	f7f8 faca 	bl	8003680 <HAL_GetTick>
 800b0ec:	1b80      	subs	r0, r0, r6
 800b0ee:	4285      	cmp	r5, r0
 800b0f0:	d8e8      	bhi.n	800b0c4 <HAL_SPI_Transmit+0x1b0>
 800b0f2:	e7b8      	b.n	800b066 <HAL_SPI_Transmit+0x152>
        else if ((hspi->TxXferCount > 1U) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800b0f4:	f8b4 1062 	ldrh.w	r1, [r4, #98]	; 0x62
 800b0f8:	b289      	uxth	r1, r1
 800b0fa:	2901      	cmp	r1, #1
 800b0fc:	d909      	bls.n	800b112 <HAL_SPI_Transmit+0x1fe>
 800b0fe:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800b100:	b139      	cbz	r1, 800b112 <HAL_SPI_Transmit+0x1fe>
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
 800b102:	f833 1b02 	ldrh.w	r1, [r3], #2
 800b106:	8411      	strh	r1, [r2, #32]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800b108:	65e3      	str	r3, [r4, #92]	; 0x5c
          hspi->TxXferCount-=2;
 800b10a:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 800b10e:	3b02      	subs	r3, #2
 800b110:	e77c      	b.n	800b00c <HAL_SPI_Transmit+0xf8>
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((uint8_t *)hspi->pTxBuffPtr);
 800b112:	781b      	ldrb	r3, [r3, #0]
 800b114:	f882 3020 	strb.w	r3, [r2, #32]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 800b118:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800b11a:	3301      	adds	r3, #1
 800b11c:	65e3      	str	r3, [r4, #92]	; 0x5c
          hspi->TxXferCount--;
 800b11e:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 800b122:	3b01      	subs	r3, #1
 800b124:	e772      	b.n	800b00c <HAL_SPI_Transmit+0xf8>
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 800b126:	2d00      	cmp	r5, #0
 800b128:	d09d      	beq.n	800b066 <HAL_SPI_Transmit+0x152>
 800b12a:	1c68      	adds	r0, r5, #1
 800b12c:	f43f af54 	beq.w	800afd8 <HAL_SPI_Transmit+0xc4>
 800b130:	f7f8 faa6 	bl	8003680 <HAL_GetTick>
 800b134:	1b80      	subs	r0, r0, r6
 800b136:	4285      	cmp	r5, r0
 800b138:	f63f af4e 	bhi.w	800afd8 <HAL_SPI_Transmit+0xc4>
 800b13c:	e793      	b.n	800b066 <HAL_SPI_Transmit+0x152>
    if(Timeout != HAL_MAX_DELAY)
 800b13e:	1c69      	adds	r1, r5, #1
 800b140:	f43f af7d 	beq.w	800b03e <HAL_SPI_Transmit+0x12a>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 800b144:	b12d      	cbz	r5, 800b152 <HAL_SPI_Transmit+0x23e>
 800b146:	f7f8 fa9b 	bl	8003680 <HAL_GetTick>
 800b14a:	1b80      	subs	r0, r0, r6
 800b14c:	4285      	cmp	r5, r0
 800b14e:	f4bf af75 	bcs.w	800b03c <HAL_SPI_Transmit+0x128>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b152:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 800b156:	f043 0320 	orr.w	r3, r3, #32
 800b15a:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
 800b15e:	e771      	b.n	800b044 <HAL_SPI_Transmit+0x130>
 800b160:	08013a66 	.word	0x08013a66

0800b164 <HAL_SPI_TransmitReceive>:
{
 800b164:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b168:	461f      	mov	r7, r3
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));
 800b16a:	6883      	ldr	r3, [r0, #8]
{
 800b16c:	4604      	mov	r4, r0
 800b16e:	4688      	mov	r8, r1
 800b170:	4691      	mov	r9, r2
 800b172:	9d08      	ldr	r5, [sp, #32]
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));
 800b174:	b123      	cbz	r3, 800b180 <HAL_SPI_TransmitReceive+0x1c>
 800b176:	f240 3196 	movw	r1, #918	; 0x396
 800b17a:	48ad      	ldr	r0, [pc, #692]	; (800b430 <HAL_SPI_TransmitReceive+0x2cc>)
 800b17c:	f7f6 fea7 	bl	8001ece <assert_failed>
  __HAL_LOCK(hspi);
 800b180:	f894 3080 	ldrb.w	r3, [r4, #128]	; 0x80
 800b184:	2b01      	cmp	r3, #1
 800b186:	d016      	beq.n	800b1b6 <HAL_SPI_TransmitReceive+0x52>
 800b188:	2301      	movs	r3, #1
 800b18a:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
  tickstart = HAL_GetTick();
 800b18e:	f7f8 fa77 	bl	8003680 <HAL_GetTick>
  if (!((hspi->State == HAL_SPI_STATE_READY) || \
 800b192:	f894 3081 	ldrb.w	r3, [r4, #129]	; 0x81
  tickstart = HAL_GetTick();
 800b196:	4606      	mov	r6, r0
  if (!((hspi->State == HAL_SPI_STATE_READY) || \
 800b198:	2b01      	cmp	r3, #1
 800b19a:	d00f      	beq.n	800b1bc <HAL_SPI_TransmitReceive+0x58>
 800b19c:	6863      	ldr	r3, [r4, #4]
 800b19e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800b1a2:	d105      	bne.n	800b1b0 <HAL_SPI_TransmitReceive+0x4c>
        ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->State == HAL_SPI_STATE_BUSY_RX))))
 800b1a4:	68a3      	ldr	r3, [r4, #8]
 800b1a6:	b91b      	cbnz	r3, 800b1b0 <HAL_SPI_TransmitReceive+0x4c>
 800b1a8:	f894 3081 	ldrb.w	r3, [r4, #129]	; 0x81
 800b1ac:	2b04      	cmp	r3, #4
 800b1ae:	d005      	beq.n	800b1bc <HAL_SPI_TransmitReceive+0x58>
    __HAL_UNLOCK(hspi);
 800b1b0:	2300      	movs	r3, #0
 800b1b2:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
  __HAL_LOCK(hspi);
 800b1b6:	2002      	movs	r0, #2
 800b1b8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800b1bc:	f1b8 0f00 	cmp.w	r8, #0
 800b1c0:	d003      	beq.n	800b1ca <HAL_SPI_TransmitReceive+0x66>
 800b1c2:	f1b9 0f00 	cmp.w	r9, #0
 800b1c6:	d000      	beq.n	800b1ca <HAL_SPI_TransmitReceive+0x66>
 800b1c8:	b92f      	cbnz	r7, 800b1d6 <HAL_SPI_TransmitReceive+0x72>
    __HAL_UNLOCK(hspi);
 800b1ca:	2300      	movs	r3, #0
    return errorcode;
 800b1cc:	2001      	movs	r0, #1
    __HAL_UNLOCK(hspi);
 800b1ce:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
 800b1d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800b1d6:	f894 3081 	ldrb.w	r3, [r4, #129]	; 0x81
 800b1da:	2b04      	cmp	r3, #4
 800b1dc:	d002      	beq.n	800b1e4 <HAL_SPI_TransmitReceive+0x80>
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800b1de:	2305      	movs	r3, #5
 800b1e0:	f884 3081 	strb.w	r3, [r4, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b1e4:	2300      	movs	r3, #0
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800b1e6:	6821      	ldr	r1, [r4, #0]
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800b1e8:	f8c4 9064 	str.w	r9, [r4, #100]	; 0x64
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b1ec:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
  hspi->RxXferCount = Size;
 800b1f0:	f8a4 706a 	strh.w	r7, [r4, #106]	; 0x6a
  hspi->TxXferCount = Size;
 800b1f4:	f8a4 7062 	strh.w	r7, [r4, #98]	; 0x62
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800b1f8:	684a      	ldr	r2, [r1, #4]
  hspi->RxISR       = NULL;
 800b1fa:	6723      	str	r3, [r4, #112]	; 0x70
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800b1fc:	0c12      	lsrs	r2, r2, #16
  hspi->TxISR       = NULL;
 800b1fe:	6763      	str	r3, [r4, #116]	; 0x74
  hspi->RxXferSize  = Size;
 800b200:	f8a4 7068 	strh.w	r7, [r4, #104]	; 0x68
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800b204:	0412      	lsls	r2, r2, #16
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800b206:	f8c4 805c 	str.w	r8, [r4, #92]	; 0x5c
  hspi->TxXferSize  = Size;
 800b20a:	f8a4 7060 	strh.w	r7, [r4, #96]	; 0x60
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800b20e:	433a      	orrs	r2, r7
 800b210:	604a      	str	r2, [r1, #4]
  __HAL_SPI_ENABLE(hspi);
 800b212:	680b      	ldr	r3, [r1, #0]
 800b214:	f043 0301 	orr.w	r3, r3, #1
 800b218:	600b      	str	r3, [r1, #0]
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800b21a:	6863      	ldr	r3, [r4, #4]
 800b21c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800b220:	d103      	bne.n	800b22a <HAL_SPI_TransmitReceive+0xc6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800b222:	680b      	ldr	r3, [r1, #0]
 800b224:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800b228:	600b      	str	r3, [r1, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800b22a:	68e3      	ldr	r3, [r4, #12]
 800b22c:	2b0f      	cmp	r3, #15
 800b22e:	f200 8089 	bhi.w	800b344 <HAL_SPI_TransmitReceive+0x1e0>
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b232:	2b07      	cmp	r3, #7
 800b234:	f200 80e1 	bhi.w	800b3fa <HAL_SPI_TransmitReceive+0x296>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b238:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 800b23c:	b29b      	uxth	r3, r3
 800b23e:	b92b      	cbnz	r3, 800b24c <HAL_SPI_TransmitReceive+0xe8>
 800b240:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 800b244:	b29b      	uxth	r3, r3
 800b246:	2b00      	cmp	r3, #0
 800b248:	f000 8088 	beq.w	800b35c <HAL_SPI_TransmitReceive+0x1f8>
      if ((hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 800b24c:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 800b250:	b29b      	uxth	r3, r3
 800b252:	b1c3      	cbz	r3, 800b286 <HAL_SPI_TransmitReceive+0x122>
 800b254:	6822      	ldr	r2, [r4, #0]
 800b256:	6953      	ldr	r3, [r2, #20]
 800b258:	079f      	lsls	r7, r3, #30
 800b25a:	d514      	bpl.n	800b286 <HAL_SPI_TransmitReceive+0x122>
        if ((hspi->TxXferCount > 3U) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 800b25c:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 800b260:	b29b      	uxth	r3, r3
 800b262:	2b03      	cmp	r3, #3
 800b264:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800b266:	f240 80e5 	bls.w	800b434 <HAL_SPI_TransmitReceive+0x2d0>
 800b26a:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800b26c:	2940      	cmp	r1, #64	; 0x40
 800b26e:	f240 80e1 	bls.w	800b434 <HAL_SPI_TransmitReceive+0x2d0>
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 800b272:	f853 1b04 	ldr.w	r1, [r3], #4
 800b276:	6211      	str	r1, [r2, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800b278:	65e3      	str	r3, [r4, #92]	; 0x5c
          hspi->TxXferCount-=4;
 800b27a:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 800b27e:	3b04      	subs	r3, #4
          hspi->TxXferCount--;
 800b280:	b29b      	uxth	r3, r3
 800b282:	f8a4 3062 	strh.w	r3, [r4, #98]	; 0x62
      if ((hspi->RxXferCount > 0U) && (hspi->Instance->SR & (SPI_FLAG_RXWNE|SPI_FLAG_FRLVL)))
 800b286:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 800b28a:	b29b      	uxth	r3, r3
 800b28c:	b1a3      	cbz	r3, 800b2b8 <HAL_SPI_TransmitReceive+0x154>
 800b28e:	6822      	ldr	r2, [r4, #0]
 800b290:	6953      	ldr	r3, [r2, #20]
 800b292:	f413 4f60 	tst.w	r3, #57344	; 0xe000
 800b296:	d00f      	beq.n	800b2b8 <HAL_SPI_TransmitReceive+0x154>
        if (hspi->Instance->SR & SPI_FLAG_RXWNE)
 800b298:	6953      	ldr	r3, [r2, #20]
 800b29a:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 800b29e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b2a0:	f000 80e1 	beq.w	800b466 <HAL_SPI_TransmitReceive+0x302>
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800b2a4:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800b2a6:	f843 2b04 	str.w	r2, [r3], #4
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800b2aa:	6663      	str	r3, [r4, #100]	; 0x64
          hspi->RxXferCount-=4;
 800b2ac:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 800b2b0:	3b04      	subs	r3, #4
          hspi->RxXferCount--;
 800b2b2:	b29b      	uxth	r3, r3
 800b2b4:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
      if ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout))
 800b2b8:	1c68      	adds	r0, r5, #1
 800b2ba:	d0bd      	beq.n	800b238 <HAL_SPI_TransmitReceive+0xd4>
 800b2bc:	f7f8 f9e0 	bl	8003680 <HAL_GetTick>
 800b2c0:	1b80      	subs	r0, r0, r6
 800b2c2:	4285      	cmp	r5, r0
 800b2c4:	d8b8      	bhi.n	800b238 <HAL_SPI_TransmitReceive+0xd4>
 800b2c6:	e02c      	b.n	800b322 <HAL_SPI_TransmitReceive+0x1be>
      if ((hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 800b2c8:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 800b2cc:	b29b      	uxth	r3, r3
 800b2ce:	b173      	cbz	r3, 800b2ee <HAL_SPI_TransmitReceive+0x18a>
 800b2d0:	6822      	ldr	r2, [r4, #0]
 800b2d2:	6953      	ldr	r3, [r2, #20]
 800b2d4:	079b      	lsls	r3, r3, #30
 800b2d6:	d50a      	bpl.n	800b2ee <HAL_SPI_TransmitReceive+0x18a>
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 800b2d8:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800b2da:	f853 1b04 	ldr.w	r1, [r3], #4
 800b2de:	6211      	str	r1, [r2, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 800b2e0:	65e3      	str	r3, [r4, #92]	; 0x5c
        hspi->TxXferCount --;
 800b2e2:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 800b2e6:	3b01      	subs	r3, #1
 800b2e8:	b29b      	uxth	r3, r3
 800b2ea:	f8a4 3062 	strh.w	r3, [r4, #98]	; 0x62
      if ((hspi->RxXferCount > 0U) && (hspi->Instance->SR & (SPI_FLAG_RXWNE|SPI_FLAG_EOT)))
 800b2ee:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 800b2f2:	b29b      	uxth	r3, r3
 800b2f4:	b173      	cbz	r3, 800b314 <HAL_SPI_TransmitReceive+0x1b0>
 800b2f6:	6823      	ldr	r3, [r4, #0]
 800b2f8:	695a      	ldr	r2, [r3, #20]
 800b2fa:	423a      	tst	r2, r7
 800b2fc:	d00a      	beq.n	800b314 <HAL_SPI_TransmitReceive+0x1b0>
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800b2fe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b300:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b302:	f843 2b04 	str.w	r2, [r3], #4
        hspi->pRxBuffPtr += sizeof(uint32_t);
 800b306:	6663      	str	r3, [r4, #100]	; 0x64
        hspi->RxXferCount --;
 800b308:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 800b30c:	3b01      	subs	r3, #1
 800b30e:	b29b      	uxth	r3, r3
 800b310:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
      if ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout))
 800b314:	1c68      	adds	r0, r5, #1
 800b316:	d017      	beq.n	800b348 <HAL_SPI_TransmitReceive+0x1e4>
 800b318:	f7f8 f9b2 	bl	8003680 <HAL_GetTick>
 800b31c:	1b80      	subs	r0, r0, r6
 800b31e:	4285      	cmp	r5, r0
 800b320:	d812      	bhi.n	800b348 <HAL_SPI_TransmitReceive+0x1e4>
        SPI_CloseTransfer(hspi);
 800b322:	4620      	mov	r0, r4
 800b324:	f7ff fc8c 	bl	800ac40 <SPI_CloseTransfer>
        __HAL_UNLOCK(hspi);
 800b328:	2300      	movs	r3, #0
        hspi->State = HAL_SPI_STATE_READY;
 800b32a:	2001      	movs	r0, #1
        __HAL_UNLOCK(hspi);
 800b32c:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800b330:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 800b334:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b338:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
        hspi->State = HAL_SPI_STATE_READY;
 800b33c:	f884 0081 	strb.w	r0, [r4, #129]	; 0x81
 800b340:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if ((hspi->RxXferCount > 0U) && (hspi->Instance->SR & (SPI_FLAG_RXWNE|SPI_FLAG_EOT)))
 800b344:	f248 0708 	movw	r7, #32776	; 0x8008
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b348:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 800b34c:	b29b      	uxth	r3, r3
 800b34e:	2b00      	cmp	r3, #0
 800b350:	d1ba      	bne.n	800b2c8 <HAL_SPI_TransmitReceive+0x164>
 800b352:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 800b356:	b29b      	uxth	r3, r3
 800b358:	2b00      	cmp	r3, #0
 800b35a:	d1b5      	bne.n	800b2c8 <HAL_SPI_TransmitReceive+0x164>
  while((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800b35c:	6822      	ldr	r2, [r4, #0]
 800b35e:	6953      	ldr	r3, [r2, #20]
 800b360:	071b      	lsls	r3, r3, #28
 800b362:	f140 8098 	bpl.w	800b496 <HAL_SPI_TransmitReceive+0x332>
  SPI_CloseTransfer(hspi);
 800b366:	4620      	mov	r0, r4
 800b368:	f7ff fc6a 	bl	800ac40 <SPI_CloseTransfer>
  __HAL_UNLOCK(hspi);
 800b36c:	2300      	movs	r3, #0
 800b36e:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
  hspi->State = HAL_SPI_STATE_READY;
 800b372:	2301      	movs	r3, #1
 800b374:	f884 3081 	strb.w	r3, [r4, #129]	; 0x81
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b378:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
  __HAL_LOCK(hspi);
 800b37c:	3000      	adds	r0, #0
 800b37e:	bf18      	it	ne
 800b380:	2001      	movne	r0, #1
 800b382:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if ((hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 800b386:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 800b38a:	b29b      	uxth	r3, r3
 800b38c:	b1b3      	cbz	r3, 800b3bc <HAL_SPI_TransmitReceive+0x258>
 800b38e:	6822      	ldr	r2, [r4, #0]
 800b390:	6953      	ldr	r3, [r2, #20]
 800b392:	0799      	lsls	r1, r3, #30
 800b394:	d512      	bpl.n	800b3bc <HAL_SPI_TransmitReceive+0x258>
        if ( (hspi->TxXferCount > 1U) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800b396:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 800b39a:	b29b      	uxth	r3, r3
 800b39c:	2b01      	cmp	r3, #1
 800b39e:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800b3a0:	d936      	bls.n	800b410 <HAL_SPI_TransmitReceive+0x2ac>
 800b3a2:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800b3a4:	2900      	cmp	r1, #0
 800b3a6:	d033      	beq.n	800b410 <HAL_SPI_TransmitReceive+0x2ac>
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 800b3a8:	f853 1b04 	ldr.w	r1, [r3], #4
 800b3ac:	6211      	str	r1, [r2, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800b3ae:	65e3      	str	r3, [r4, #92]	; 0x5c
          hspi->TxXferCount-=2;
 800b3b0:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 800b3b4:	3b02      	subs	r3, #2
          hspi->TxXferCount--;
 800b3b6:	b29b      	uxth	r3, r3
 800b3b8:	f8a4 3062 	strh.w	r3, [r4, #98]	; 0x62
      if ((hspi->RxXferCount > 0U) && (hspi->Instance->SR & (SPI_FLAG_RXWNE|SPI_FLAG_FRLVL)))
 800b3bc:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 800b3c0:	b29b      	uxth	r3, r3
 800b3c2:	b19b      	cbz	r3, 800b3ec <HAL_SPI_TransmitReceive+0x288>
 800b3c4:	6822      	ldr	r2, [r4, #0]
 800b3c6:	6953      	ldr	r3, [r2, #20]
 800b3c8:	f413 4f60 	tst.w	r3, #57344	; 0xe000
 800b3cc:	d00e      	beq.n	800b3ec <HAL_SPI_TransmitReceive+0x288>
        if (hspi->Instance->SR & SPI_FLAG_RXWNE)
 800b3ce:	6953      	ldr	r3, [r2, #20]
 800b3d0:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 800b3d4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b3d6:	d023      	beq.n	800b420 <HAL_SPI_TransmitReceive+0x2bc>
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800b3d8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800b3da:	f843 2b04 	str.w	r2, [r3], #4
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800b3de:	6663      	str	r3, [r4, #100]	; 0x64
          hspi->RxXferCount-=2;
 800b3e0:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 800b3e4:	3b02      	subs	r3, #2
          hspi->RxXferCount--;
 800b3e6:	b29b      	uxth	r3, r3
 800b3e8:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
      if ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout))
 800b3ec:	1c6b      	adds	r3, r5, #1
 800b3ee:	d004      	beq.n	800b3fa <HAL_SPI_TransmitReceive+0x296>
 800b3f0:	f7f8 f946 	bl	8003680 <HAL_GetTick>
 800b3f4:	1b80      	subs	r0, r0, r6
 800b3f6:	4285      	cmp	r5, r0
 800b3f8:	d993      	bls.n	800b322 <HAL_SPI_TransmitReceive+0x1be>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b3fa:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 800b3fe:	b29b      	uxth	r3, r3
 800b400:	2b00      	cmp	r3, #0
 800b402:	d1c0      	bne.n	800b386 <HAL_SPI_TransmitReceive+0x222>
 800b404:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 800b408:	b29b      	uxth	r3, r3
 800b40a:	2b00      	cmp	r3, #0
 800b40c:	d1bb      	bne.n	800b386 <HAL_SPI_TransmitReceive+0x222>
 800b40e:	e7a5      	b.n	800b35c <HAL_SPI_TransmitReceive+0x1f8>
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
 800b410:	f833 1b02 	ldrh.w	r1, [r3], #2
 800b414:	8411      	strh	r1, [r2, #32]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800b416:	65e3      	str	r3, [r4, #92]	; 0x5c
          hspi->TxXferCount--;
 800b418:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 800b41c:	3b01      	subs	r3, #1
 800b41e:	e7ca      	b.n	800b3b6 <HAL_SPI_TransmitReceive+0x252>
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
 800b420:	8e12      	ldrh	r2, [r2, #48]	; 0x30
 800b422:	f823 2b02 	strh.w	r2, [r3], #2
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800b426:	6663      	str	r3, [r4, #100]	; 0x64
          hspi->RxXferCount--;
 800b428:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 800b42c:	3b01      	subs	r3, #1
 800b42e:	e7da      	b.n	800b3e6 <HAL_SPI_TransmitReceive+0x282>
 800b430:	08013a66 	.word	0x08013a66
        else if ((hspi->TxXferCount > 1U) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800b434:	f8b4 1062 	ldrh.w	r1, [r4, #98]	; 0x62
 800b438:	b289      	uxth	r1, r1
 800b43a:	2901      	cmp	r1, #1
 800b43c:	d909      	bls.n	800b452 <HAL_SPI_TransmitReceive+0x2ee>
 800b43e:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800b440:	b139      	cbz	r1, 800b452 <HAL_SPI_TransmitReceive+0x2ee>
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
 800b442:	f833 1b02 	ldrh.w	r1, [r3], #2
 800b446:	8411      	strh	r1, [r2, #32]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800b448:	65e3      	str	r3, [r4, #92]	; 0x5c
          hspi->TxXferCount-=2;
 800b44a:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 800b44e:	3b02      	subs	r3, #2
 800b450:	e716      	b.n	800b280 <HAL_SPI_TransmitReceive+0x11c>
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((uint8_t *)hspi->pTxBuffPtr);
 800b452:	781b      	ldrb	r3, [r3, #0]
 800b454:	f882 3020 	strb.w	r3, [r2, #32]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 800b458:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800b45a:	3301      	adds	r3, #1
 800b45c:	65e3      	str	r3, [r4, #92]	; 0x5c
          hspi->TxXferCount--;
 800b45e:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 800b462:	3b01      	subs	r3, #1
 800b464:	e70c      	b.n	800b280 <HAL_SPI_TransmitReceive+0x11c>
        else if ((hspi->Instance->SR & SPI_FLAG_FRLVL) > SPI_FRLVL_QUARTER_FULL)
 800b466:	6951      	ldr	r1, [r2, #20]
 800b468:	f401 41c0 	and.w	r1, r1, #24576	; 0x6000
 800b46c:	f5b1 5f00 	cmp.w	r1, #8192	; 0x2000
 800b470:	d907      	bls.n	800b482 <HAL_SPI_TransmitReceive+0x31e>
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
 800b472:	8e12      	ldrh	r2, [r2, #48]	; 0x30
 800b474:	f823 2b02 	strh.w	r2, [r3], #2
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800b478:	6663      	str	r3, [r4, #100]	; 0x64
          hspi->RxXferCount-=2;
 800b47a:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 800b47e:	3b02      	subs	r3, #2
 800b480:	e717      	b.n	800b2b2 <HAL_SPI_TransmitReceive+0x14e>
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800b482:	f892 2030 	ldrb.w	r2, [r2, #48]	; 0x30
 800b486:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800b488:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b48a:	3301      	adds	r3, #1
 800b48c:	6663      	str	r3, [r4, #100]	; 0x64
          hspi->RxXferCount--;
 800b48e:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 800b492:	3b01      	subs	r3, #1
 800b494:	e70d      	b.n	800b2b2 <HAL_SPI_TransmitReceive+0x14e>
    if(Timeout != HAL_MAX_DELAY)
 800b496:	1c69      	adds	r1, r5, #1
 800b498:	f43f af61 	beq.w	800b35e <HAL_SPI_TransmitReceive+0x1fa>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 800b49c:	b12d      	cbz	r5, 800b4aa <HAL_SPI_TransmitReceive+0x346>
 800b49e:	f7f8 f8ef 	bl	8003680 <HAL_GetTick>
 800b4a2:	1b80      	subs	r0, r0, r6
 800b4a4:	4285      	cmp	r5, r0
 800b4a6:	f4bf af59 	bcs.w	800b35c <HAL_SPI_TransmitReceive+0x1f8>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b4aa:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 800b4ae:	f043 0320 	orr.w	r3, r3, #32
 800b4b2:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
 800b4b6:	e756      	b.n	800b366 <HAL_SPI_TransmitReceive+0x202>

0800b4b8 <HAL_SPI_Receive>:
{
 800b4b8:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800b4bc:	461d      	mov	r5, r3
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));
 800b4be:	6883      	ldr	r3, [r0, #8]
{
 800b4c0:	4617      	mov	r7, r2
 800b4c2:	4604      	mov	r4, r0
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));
 800b4c4:	f433 2280 	bics.w	r2, r3, #262144	; 0x40000
{
 800b4c8:	4688      	mov	r8, r1
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));
 800b4ca:	d007      	beq.n	800b4dc <HAL_SPI_Receive+0x24>
 800b4cc:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 800b4d0:	d004      	beq.n	800b4dc <HAL_SPI_Receive+0x24>
 800b4d2:	f44f 712e 	mov.w	r1, #696	; 0x2b8
 800b4d6:	4886      	ldr	r0, [pc, #536]	; (800b6f0 <HAL_SPI_Receive+0x238>)
 800b4d8:	f7f6 fcf9 	bl	8001ece <assert_failed>
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800b4dc:	6863      	ldr	r3, [r4, #4]
 800b4de:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800b4e2:	d10e      	bne.n	800b502 <HAL_SPI_Receive+0x4a>
 800b4e4:	68a3      	ldr	r3, [r4, #8]
 800b4e6:	b963      	cbnz	r3, 800b502 <HAL_SPI_Receive+0x4a>
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800b4e8:	2304      	movs	r3, #4
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800b4ea:	9500      	str	r5, [sp, #0]
 800b4ec:	4642      	mov	r2, r8
 800b4ee:	4641      	mov	r1, r8
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800b4f0:	f884 3081 	strb.w	r3, [r4, #129]	; 0x81
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800b4f4:	4620      	mov	r0, r4
 800b4f6:	463b      	mov	r3, r7
 800b4f8:	f7ff fe34 	bl	800b164 <HAL_SPI_TransmitReceive>
}
 800b4fc:	b002      	add	sp, #8
 800b4fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  __HAL_LOCK(hspi);
 800b502:	f894 3080 	ldrb.w	r3, [r4, #128]	; 0x80
 800b506:	2b01      	cmp	r3, #1
 800b508:	d00c      	beq.n	800b524 <HAL_SPI_Receive+0x6c>
 800b50a:	2301      	movs	r3, #1
 800b50c:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
  tickstart = HAL_GetTick();
 800b510:	f7f8 f8b6 	bl	8003680 <HAL_GetTick>
  if (hspi->State != HAL_SPI_STATE_READY)
 800b514:	f894 3081 	ldrb.w	r3, [r4, #129]	; 0x81
  tickstart = HAL_GetTick();
 800b518:	4606      	mov	r6, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 800b51a:	2b01      	cmp	r3, #1
 800b51c:	d004      	beq.n	800b528 <HAL_SPI_Receive+0x70>
    __HAL_UNLOCK(hspi);
 800b51e:	2300      	movs	r3, #0
 800b520:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
  __HAL_LOCK(hspi);
 800b524:	2002      	movs	r0, #2
 800b526:	e7e9      	b.n	800b4fc <HAL_SPI_Receive+0x44>
  if ((pData == NULL) || (Size == 0U))
 800b528:	f1b8 0f00 	cmp.w	r8, #0
 800b52c:	d000      	beq.n	800b530 <HAL_SPI_Receive+0x78>
 800b52e:	b927      	cbnz	r7, 800b53a <HAL_SPI_Receive+0x82>
    __HAL_UNLOCK(hspi);
 800b530:	2300      	movs	r3, #0
    return errorcode;
 800b532:	2001      	movs	r0, #1
    __HAL_UNLOCK(hspi);
 800b534:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
    return errorcode;
 800b538:	e7e0      	b.n	800b4fc <HAL_SPI_Receive+0x44>
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800b53a:	2304      	movs	r3, #4
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800b53c:	f8c4 8064 	str.w	r8, [r4, #100]	; 0x64
  hspi->RxXferSize  = Size;
 800b540:	f8a4 7068 	strh.w	r7, [r4, #104]	; 0x68
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800b544:	f884 3081 	strb.w	r3, [r4, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b548:	2300      	movs	r3, #0
 800b54a:	6821      	ldr	r1, [r4, #0]
 800b54c:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
  hspi->pTxBuffPtr  = NULL;
 800b550:	65e3      	str	r3, [r4, #92]	; 0x5c
  hspi->RxXferCount = Size;
 800b552:	f8a4 706a 	strh.w	r7, [r4, #106]	; 0x6a
  hspi->TxXferSize  = 0U;
 800b556:	f8a4 3060 	strh.w	r3, [r4, #96]	; 0x60
  hspi->TxXferCount = 0U;
 800b55a:	f8a4 3062 	strh.w	r3, [r4, #98]	; 0x62
  hspi->RxISR       = NULL;
 800b55e:	6723      	str	r3, [r4, #112]	; 0x70
  hspi->TxISR       = NULL;
 800b560:	6763      	str	r3, [r4, #116]	; 0x74
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b562:	68a3      	ldr	r3, [r4, #8]
 800b564:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 800b568:	d103      	bne.n	800b572 <HAL_SPI_Receive+0xba>
    SPI_1LINE_RX(hspi);
 800b56a:	680b      	ldr	r3, [r1, #0]
 800b56c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800b570:	600b      	str	r3, [r1, #0]
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800b572:	684b      	ldr	r3, [r1, #4]
 800b574:	0c1b      	lsrs	r3, r3, #16
 800b576:	041b      	lsls	r3, r3, #16
 800b578:	433b      	orrs	r3, r7
 800b57a:	604b      	str	r3, [r1, #4]
  __HAL_SPI_ENABLE(hspi);
 800b57c:	680b      	ldr	r3, [r1, #0]
 800b57e:	f043 0301 	orr.w	r3, r3, #1
 800b582:	600b      	str	r3, [r1, #0]
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800b584:	6863      	ldr	r3, [r4, #4]
 800b586:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800b58a:	d103      	bne.n	800b594 <HAL_SPI_Receive+0xdc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800b58c:	680b      	ldr	r3, [r1, #0]
 800b58e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800b592:	600b      	str	r3, [r1, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800b594:	68e3      	ldr	r3, [r4, #12]
 800b596:	2b0f      	cmp	r3, #15
 800b598:	d857      	bhi.n	800b64a <HAL_SPI_Receive+0x192>
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b59a:	2b07      	cmp	r3, #7
 800b59c:	d86c      	bhi.n	800b678 <HAL_SPI_Receive+0x1c0>
    while (hspi->RxXferCount > 0U)
 800b59e:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 800b5a2:	b29b      	uxth	r3, r3
 800b5a4:	b34b      	cbz	r3, 800b5fa <HAL_SPI_Receive+0x142>
      if (hspi->Instance->SR & (SPI_FLAG_RXWNE|SPI_FLAG_FRLVL))
 800b5a6:	6823      	ldr	r3, [r4, #0]
 800b5a8:	695a      	ldr	r2, [r3, #20]
 800b5aa:	f412 4f60 	tst.w	r2, #57344	; 0xe000
 800b5ae:	f000 8093 	beq.w	800b6d8 <HAL_SPI_Receive+0x220>
        if (hspi->Instance->SR & SPI_FLAG_RXWNE)
 800b5b2:	695a      	ldr	r2, [r3, #20]
 800b5b4:	f412 4f00 	tst.w	r2, #32768	; 0x8000
 800b5b8:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b5ba:	d075      	beq.n	800b6a8 <HAL_SPI_Receive+0x1f0>
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800b5bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b5be:	f842 3b04 	str.w	r3, [r2], #4
          hspi->RxXferCount-=4;
 800b5c2:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800b5c6:	6662      	str	r2, [r4, #100]	; 0x64
          hspi->RxXferCount-=4;
 800b5c8:	3b04      	subs	r3, #4
          hspi->RxXferCount-=2;
 800b5ca:	b29b      	uxth	r3, r3
 800b5cc:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
 800b5d0:	e7e5      	b.n	800b59e <HAL_SPI_Receive+0xe6>
      if (hspi->Instance->SR & (SPI_FLAG_RXWNE|SPI_FLAG_EOT))
 800b5d2:	6823      	ldr	r3, [r4, #0]
 800b5d4:	695a      	ldr	r2, [r3, #20]
 800b5d6:	423a      	tst	r2, r7
 800b5d8:	d01e      	beq.n	800b618 <HAL_SPI_Receive+0x160>
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800b5da:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b5dc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b5de:	f843 2b04 	str.w	r2, [r3], #4
        hspi->pRxBuffPtr += sizeof(uint32_t);
 800b5e2:	6663      	str	r3, [r4, #100]	; 0x64
        hspi->RxXferCount--;
 800b5e4:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 800b5e8:	3b01      	subs	r3, #1
 800b5ea:	b29b      	uxth	r3, r3
 800b5ec:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
    while (hspi->RxXferCount > 0U)
 800b5f0:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 800b5f4:	b29b      	uxth	r3, r3
 800b5f6:	2b00      	cmp	r3, #0
 800b5f8:	d1eb      	bne.n	800b5d2 <HAL_SPI_Receive+0x11a>
  SPI_CloseTransfer(hspi);
 800b5fa:	4620      	mov	r0, r4
 800b5fc:	f7ff fb20 	bl	800ac40 <SPI_CloseTransfer>
  __HAL_UNLOCK(hspi);
 800b600:	2300      	movs	r3, #0
 800b602:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
  hspi->State = HAL_SPI_STATE_READY;
 800b606:	2301      	movs	r3, #1
 800b608:	f884 3081 	strb.w	r3, [r4, #129]	; 0x81
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b60c:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800b610:	3000      	adds	r0, #0
 800b612:	bf18      	it	ne
 800b614:	2001      	movne	r0, #1
 800b616:	e771      	b.n	800b4fc <HAL_SPI_Receive+0x44>
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 800b618:	b97d      	cbnz	r5, 800b63a <HAL_SPI_Receive+0x182>
          SPI_CloseTransfer(hspi);
 800b61a:	4620      	mov	r0, r4
 800b61c:	f7ff fb10 	bl	800ac40 <SPI_CloseTransfer>
          __HAL_UNLOCK(hspi);
 800b620:	2300      	movs	r3, #0
          hspi->State = HAL_SPI_STATE_READY;
 800b622:	2001      	movs	r0, #1
          __HAL_UNLOCK(hspi);
 800b624:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800b628:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 800b62c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b630:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800b634:	f884 0081 	strb.w	r0, [r4, #129]	; 0x81
          return HAL_ERROR;
 800b638:	e760      	b.n	800b4fc <HAL_SPI_Receive+0x44>
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 800b63a:	1c69      	adds	r1, r5, #1
 800b63c:	d0d8      	beq.n	800b5f0 <HAL_SPI_Receive+0x138>
 800b63e:	f7f8 f81f 	bl	8003680 <HAL_GetTick>
 800b642:	1b80      	subs	r0, r0, r6
 800b644:	4285      	cmp	r5, r0
 800b646:	d8d3      	bhi.n	800b5f0 <HAL_SPI_Receive+0x138>
 800b648:	e7e7      	b.n	800b61a <HAL_SPI_Receive+0x162>
      if (hspi->Instance->SR & (SPI_FLAG_RXWNE|SPI_FLAG_EOT))
 800b64a:	f248 0708 	movw	r7, #32776	; 0x8008
 800b64e:	e7cf      	b.n	800b5f0 <HAL_SPI_Receive+0x138>
      if (hspi->Instance->SR & (SPI_FLAG_RXWNE|SPI_FLAG_FRLVL))
 800b650:	6822      	ldr	r2, [r4, #0]
 800b652:	6953      	ldr	r3, [r2, #20]
 800b654:	f413 4f60 	tst.w	r3, #57344	; 0xe000
 800b658:	d01c      	beq.n	800b694 <HAL_SPI_Receive+0x1dc>
        if (hspi->Instance->SR & SPI_FLAG_RXWNE)
 800b65a:	6953      	ldr	r3, [r2, #20]
 800b65c:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 800b660:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b662:	d00f      	beq.n	800b684 <HAL_SPI_Receive+0x1cc>
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800b664:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800b666:	f843 2b04 	str.w	r2, [r3], #4
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800b66a:	6663      	str	r3, [r4, #100]	; 0x64
          hspi->RxXferCount-=2;
 800b66c:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 800b670:	3b02      	subs	r3, #2
          hspi->RxXferCount--;
 800b672:	b29b      	uxth	r3, r3
 800b674:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
    while (hspi->RxXferCount > 0U)
 800b678:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 800b67c:	b29b      	uxth	r3, r3
 800b67e:	2b00      	cmp	r3, #0
 800b680:	d1e6      	bne.n	800b650 <HAL_SPI_Receive+0x198>
 800b682:	e7ba      	b.n	800b5fa <HAL_SPI_Receive+0x142>
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
 800b684:	8e12      	ldrh	r2, [r2, #48]	; 0x30
 800b686:	f823 2b02 	strh.w	r2, [r3], #2
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800b68a:	6663      	str	r3, [r4, #100]	; 0x64
          hspi->RxXferCount--;
 800b68c:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 800b690:	3b01      	subs	r3, #1
 800b692:	e7ee      	b.n	800b672 <HAL_SPI_Receive+0x1ba>
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 800b694:	2d00      	cmp	r5, #0
 800b696:	d0c0      	beq.n	800b61a <HAL_SPI_Receive+0x162>
 800b698:	1c6a      	adds	r2, r5, #1
 800b69a:	d0ed      	beq.n	800b678 <HAL_SPI_Receive+0x1c0>
 800b69c:	f7f7 fff0 	bl	8003680 <HAL_GetTick>
 800b6a0:	1b80      	subs	r0, r0, r6
 800b6a2:	4285      	cmp	r5, r0
 800b6a4:	d8e8      	bhi.n	800b678 <HAL_SPI_Receive+0x1c0>
 800b6a6:	e7b8      	b.n	800b61a <HAL_SPI_Receive+0x162>
        else if ((hspi->Instance->SR & SPI_FLAG_FRLVL) > SPI_FRLVL_QUARTER_FULL)
 800b6a8:	6959      	ldr	r1, [r3, #20]
 800b6aa:	f401 41c0 	and.w	r1, r1, #24576	; 0x6000
 800b6ae:	f5b1 5f00 	cmp.w	r1, #8192	; 0x2000
 800b6b2:	d907      	bls.n	800b6c4 <HAL_SPI_Receive+0x20c>
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
 800b6b4:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 800b6b6:	f822 3b02 	strh.w	r3, [r2], #2
          hspi->RxXferCount-=2;
 800b6ba:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800b6be:	6662      	str	r2, [r4, #100]	; 0x64
          hspi->RxXferCount-=2;
 800b6c0:	3b02      	subs	r3, #2
 800b6c2:	e782      	b.n	800b5ca <HAL_SPI_Receive+0x112>
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800b6c4:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800b6c8:	7013      	strb	r3, [r2, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800b6ca:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b6cc:	3301      	adds	r3, #1
 800b6ce:	6663      	str	r3, [r4, #100]	; 0x64
          hspi->RxXferCount--;
 800b6d0:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 800b6d4:	3b01      	subs	r3, #1
 800b6d6:	e778      	b.n	800b5ca <HAL_SPI_Receive+0x112>
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 800b6d8:	2d00      	cmp	r5, #0
 800b6da:	d09e      	beq.n	800b61a <HAL_SPI_Receive+0x162>
 800b6dc:	1c6b      	adds	r3, r5, #1
 800b6de:	f43f af5e 	beq.w	800b59e <HAL_SPI_Receive+0xe6>
 800b6e2:	f7f7 ffcd 	bl	8003680 <HAL_GetTick>
 800b6e6:	1b80      	subs	r0, r0, r6
 800b6e8:	4285      	cmp	r5, r0
 800b6ea:	f63f af58 	bhi.w	800b59e <HAL_SPI_Receive+0xe6>
 800b6ee:	e794      	b.n	800b61a <HAL_SPI_Receive+0x162>
 800b6f0:	08013a66 	.word	0x08013a66

0800b6f4 <HAL_SPI_Transmit_DMA>:
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));
 800b6f4:	6883      	ldr	r3, [r0, #8]
{
 800b6f6:	b570      	push	{r4, r5, r6, lr}
 800b6f8:	4615      	mov	r5, r2
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));
 800b6fa:	f433 3200 	bics.w	r2, r3, #131072	; 0x20000
{
 800b6fe:	4604      	mov	r4, r0
 800b700:	460e      	mov	r6, r1
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));
 800b702:	d007      	beq.n	800b714 <HAL_SPI_Transmit_DMA+0x20>
 800b704:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 800b708:	d004      	beq.n	800b714 <HAL_SPI_Transmit_DMA+0x20>
 800b70a:	f240 5191 	movw	r1, #1425	; 0x591
 800b70e:	4852      	ldr	r0, [pc, #328]	; (800b858 <HAL_SPI_Transmit_DMA+0x164>)
 800b710:	f7f6 fbdd 	bl	8001ece <assert_failed>
  __HAL_LOCK(hspi);
 800b714:	f894 3080 	ldrb.w	r3, [r4, #128]	; 0x80
 800b718:	2b01      	cmp	r3, #1
 800b71a:	d009      	beq.n	800b730 <HAL_SPI_Transmit_DMA+0x3c>
 800b71c:	2301      	movs	r3, #1
 800b71e:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
  if (hspi->State != HAL_SPI_STATE_READY)
 800b722:	f894 3081 	ldrb.w	r3, [r4, #129]	; 0x81
 800b726:	2b01      	cmp	r3, #1
 800b728:	d004      	beq.n	800b734 <HAL_SPI_Transmit_DMA+0x40>
    __HAL_UNLOCK(hspi);
 800b72a:	2300      	movs	r3, #0
 800b72c:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
  __HAL_LOCK(hspi);
 800b730:	2002      	movs	r0, #2
}
 800b732:	bd70      	pop	{r4, r5, r6, pc}
  if ((pData == NULL) || (Size == 0U))
 800b734:	b926      	cbnz	r6, 800b740 <HAL_SPI_Transmit_DMA+0x4c>
    __HAL_UNLOCK(hspi);
 800b736:	2300      	movs	r3, #0
    return errorcode;
 800b738:	2001      	movs	r0, #1
    __HAL_UNLOCK(hspi);
 800b73a:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
    return errorcode;
 800b73e:	bd70      	pop	{r4, r5, r6, pc}
  if ((pData == NULL) || (Size == 0U))
 800b740:	2d00      	cmp	r5, #0
 800b742:	d0f8      	beq.n	800b736 <HAL_SPI_Transmit_DMA+0x42>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800b744:	2303      	movs	r3, #3
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800b746:	65e6      	str	r6, [r4, #92]	; 0x5c
  hspi->TxXferSize  = Size;
 800b748:	f8a4 5060 	strh.w	r5, [r4, #96]	; 0x60
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800b74c:	f884 3081 	strb.w	r3, [r4, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b750:	2300      	movs	r3, #0
 800b752:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
  hspi->pRxBuffPtr  = NULL;
 800b756:	6663      	str	r3, [r4, #100]	; 0x64
  hspi->TxXferCount = Size;
 800b758:	f8a4 5062 	strh.w	r5, [r4, #98]	; 0x62
  hspi->TxISR       = NULL;
 800b75c:	6763      	str	r3, [r4, #116]	; 0x74
  hspi->RxISR       = NULL;
 800b75e:	6723      	str	r3, [r4, #112]	; 0x70
  hspi->RxXferSize  = 0U;
 800b760:	f8a4 3068 	strh.w	r3, [r4, #104]	; 0x68
  hspi->RxXferCount = 0U;
 800b764:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b768:	68a3      	ldr	r3, [r4, #8]
 800b76a:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 800b76e:	d104      	bne.n	800b77a <HAL_SPI_Transmit_DMA+0x86>
    SPI_1LINE_TX(hspi);
 800b770:	6822      	ldr	r2, [r4, #0]
 800b772:	6813      	ldr	r3, [r2, #0]
 800b774:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800b778:	6013      	str	r3, [r2, #0]
  if (((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))    || \
 800b77a:	68e3      	ldr	r3, [r4, #12]
 800b77c:	2b0f      	cmp	r3, #15
 800b77e:	d94c      	bls.n	800b81a <HAL_SPI_Transmit_DMA+0x126>
 800b780:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 800b782:	6992      	ldr	r2, [r2, #24]
 800b784:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
 800b788:	d1d5      	bne.n	800b736 <HAL_SPI_Transmit_DMA+0x42>
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 800b78a:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 800b78c:	6992      	ldr	r2, [r2, #24]
 800b78e:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 800b792:	d002      	beq.n	800b79a <HAL_SPI_Transmit_DMA+0xa6>
 800b794:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
 800b798:	d1cd      	bne.n	800b736 <HAL_SPI_Transmit_DMA+0x42>
  else if (hspi->Init.DataSize <= SPI_DATASIZE_16BIT)
 800b79a:	2b0f      	cmp	r3, #15
 800b79c:	d804      	bhi.n	800b7a8 <HAL_SPI_Transmit_DMA+0xb4>
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 800b79e:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 800b7a0:	699b      	ldr	r3, [r3, #24]
 800b7a2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800b7a6:	d03f      	beq.n	800b828 <HAL_SPI_Transmit_DMA+0x134>
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 800b7a8:	6fa0      	ldr	r0, [r4, #120]	; 0x78
  HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->TXDR, hspi->TxXferCount);
 800b7aa:	4631      	mov	r1, r6
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 800b7ac:	4b2b      	ldr	r3, [pc, #172]	; (800b85c <HAL_SPI_Transmit_DMA+0x168>)
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN);
 800b7ae:	6822      	ldr	r2, [r4, #0]
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 800b7b0:	6403      	str	r3, [r0, #64]	; 0x40
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 800b7b2:	4b2b      	ldr	r3, [pc, #172]	; (800b860 <HAL_SPI_Transmit_DMA+0x16c>)
  HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->TXDR, hspi->TxXferCount);
 800b7b4:	3220      	adds	r2, #32
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 800b7b6:	63c3      	str	r3, [r0, #60]	; 0x3c
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 800b7b8:	4b2a      	ldr	r3, [pc, #168]	; (800b864 <HAL_SPI_Transmit_DMA+0x170>)
 800b7ba:	64c3      	str	r3, [r0, #76]	; 0x4c
  hspi->hdmatx->XferAbortCallback = NULL;
 800b7bc:	2300      	movs	r3, #0
 800b7be:	6503      	str	r3, [r0, #80]	; 0x50
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN);
 800b7c0:	f852 3c18 	ldr.w	r3, [r2, #-24]
 800b7c4:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800b7c8:	f842 3c18 	str.w	r3, [r2, #-24]
  HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->TXDR, hspi->TxXferCount);
 800b7cc:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 800b7d0:	b29b      	uxth	r3, r3
 800b7d2:	f7f8 fce9 	bl	80041a8 <HAL_DMA_Start_IT>
  if (hspi->hdmatx->Init.Mode == DMA_CIRCULAR)
 800b7d6:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 800b7d8:	4923      	ldr	r1, [pc, #140]	; (800b868 <HAL_SPI_Transmit_DMA+0x174>)
 800b7da:	69db      	ldr	r3, [r3, #28]
 800b7dc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b7e0:	6823      	ldr	r3, [r4, #0]
 800b7e2:	d134      	bne.n	800b84e <HAL_SPI_Transmit_DMA+0x15a>
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, 0);
 800b7e4:	685d      	ldr	r5, [r3, #4]
 800b7e6:	400d      	ands	r5, r1
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800b7e8:	605d      	str	r5, [r3, #4]
  SET_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN);
 800b7ea:	689a      	ldr	r2, [r3, #8]
 800b7ec:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800b7f0:	609a      	str	r2, [r3, #8]
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_UDR | SPI_IT_FRE | SPI_IT_MODF));
 800b7f2:	691a      	ldr	r2, [r3, #16]
 800b7f4:	f442 7248 	orr.w	r2, r2, #800	; 0x320
 800b7f8:	611a      	str	r2, [r3, #16]
  __HAL_SPI_ENABLE(hspi);
 800b7fa:	681a      	ldr	r2, [r3, #0]
 800b7fc:	f042 0201 	orr.w	r2, r2, #1
 800b800:	601a      	str	r2, [r3, #0]
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800b802:	6862      	ldr	r2, [r4, #4]
 800b804:	f5b2 0f80 	cmp.w	r2, #4194304	; 0x400000
 800b808:	d103      	bne.n	800b812 <HAL_SPI_Transmit_DMA+0x11e>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800b80a:	681a      	ldr	r2, [r3, #0]
 800b80c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800b810:	601a      	str	r2, [r3, #0]
  __HAL_UNLOCK(hspi);
 800b812:	2000      	movs	r0, #0
 800b814:	f884 0080 	strb.w	r0, [r4, #128]	; 0x80
  return errorcode;
 800b818:	bd70      	pop	{r4, r5, r6, pc}
  if (((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))    || \
 800b81a:	2b07      	cmp	r3, #7
 800b81c:	d8b5      	bhi.n	800b78a <HAL_SPI_Transmit_DMA+0x96>
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800b81e:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 800b820:	699b      	ldr	r3, [r3, #24]
 800b822:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b826:	d106      	bne.n	800b836 <HAL_SPI_Transmit_DMA+0x142>
      hspi->TxXferCount = (hspi->TxXferCount + 1U) >> 1U;
 800b828:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 800b82c:	b29b      	uxth	r3, r3
 800b82e:	3301      	adds	r3, #1
 800b830:	f3c3 034f 	ubfx	r3, r3, #1, #16
 800b834:	e008      	b.n	800b848 <HAL_SPI_Transmit_DMA+0x154>
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 800b836:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800b83a:	d1b5      	bne.n	800b7a8 <HAL_SPI_Transmit_DMA+0xb4>
      hspi->TxXferCount = (hspi->TxXferCount + 3U) >> 2U;
 800b83c:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 800b840:	b29b      	uxth	r3, r3
 800b842:	3303      	adds	r3, #3
 800b844:	f3c3 038f 	ubfx	r3, r3, #2, #16
      hspi->TxXferCount = (hspi->TxXferCount + 1U) >> 1U;
 800b848:	f8a4 3062 	strh.w	r3, [r4, #98]	; 0x62
 800b84c:	e7ac      	b.n	800b7a8 <HAL_SPI_Transmit_DMA+0xb4>
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800b84e:	685a      	ldr	r2, [r3, #4]
 800b850:	400a      	ands	r2, r1
 800b852:	4315      	orrs	r5, r2
 800b854:	e7c8      	b.n	800b7e8 <HAL_SPI_Transmit_DMA+0xf4>
 800b856:	bf00      	nop
 800b858:	08013a66 	.word	0x08013a66
 800b85c:	0800b89d 	.word	0x0800b89d
 800b860:	0800b86f 	.word	0x0800b86f
 800b864:	0800b8a9 	.word	0x0800b8a9
 800b868:	ffff0000 	.word	0xffff0000

0800b86c <HAL_SPI_TxCpltCallback>:
 800b86c:	4770      	bx	lr

0800b86e <SPI_DMATransmitCplt>:
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b86e:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 800b870:	b508      	push	{r3, lr}
  if (hspi->State != HAL_SPI_STATE_ABORT)
 800b872:	f890 3081 	ldrb.w	r3, [r0, #129]	; 0x81
 800b876:	2b07      	cmp	r3, #7
 800b878:	d00c      	beq.n	800b894 <SPI_DMATransmitCplt+0x26>
    if (hspi->hdmatx->Init.Mode == DMA_CIRCULAR)
 800b87a:	6f83      	ldr	r3, [r0, #120]	; 0x78
 800b87c:	69db      	ldr	r3, [r3, #28]
 800b87e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b882:	d102      	bne.n	800b88a <SPI_DMATransmitCplt+0x1c>
      HAL_SPI_TxCpltCallback(hspi);
 800b884:	f7ff fff2 	bl	800b86c <HAL_SPI_TxCpltCallback>
 800b888:	bd08      	pop	{r3, pc}
      __HAL_SPI_ENABLE_IT(hspi, SPI_IT_EOT);
 800b88a:	6802      	ldr	r2, [r0, #0]
 800b88c:	6913      	ldr	r3, [r2, #16]
 800b88e:	f043 0308 	orr.w	r3, r3, #8
 800b892:	6113      	str	r3, [r2, #16]
 800b894:	bd08      	pop	{r3, pc}

0800b896 <HAL_SPI_RxCpltCallback>:
 800b896:	4770      	bx	lr

0800b898 <HAL_SPI_TxRxCpltCallback>:
 800b898:	4770      	bx	lr

0800b89a <HAL_SPI_TxHalfCpltCallback>:
 800b89a:	4770      	bx	lr

0800b89c <SPI_DMAHalfTransmitCplt>:
{
 800b89c:	b508      	push	{r3, lr}
  HAL_SPI_TxHalfCpltCallback(hspi);
 800b89e:	6b80      	ldr	r0, [r0, #56]	; 0x38
 800b8a0:	f7ff fffb 	bl	800b89a <HAL_SPI_TxHalfCpltCallback>
 800b8a4:	bd08      	pop	{r3, pc}

0800b8a6 <HAL_SPI_ErrorCallback>:
 800b8a6:	4770      	bx	lr

0800b8a8 <SPI_DMAError>:
{
 800b8a8:	b510      	push	{r4, lr}
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b8aa:	6b84      	ldr	r4, [r0, #56]	; 0x38
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 800b8ac:	f7f8 fe6c 	bl	8004588 <HAL_DMA_GetError>
 800b8b0:	2802      	cmp	r0, #2
 800b8b2:	d00e      	beq.n	800b8d2 <SPI_DMAError+0x2a>
    SPI_CloseTransfer(hspi);
 800b8b4:	4620      	mov	r0, r4
 800b8b6:	f7ff f9c3 	bl	800ac40 <SPI_CloseTransfer>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800b8ba:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
    HAL_SPI_ErrorCallback(hspi);
 800b8be:	4620      	mov	r0, r4
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800b8c0:	f043 0310 	orr.w	r3, r3, #16
 800b8c4:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
    hspi->State = HAL_SPI_STATE_READY;
 800b8c8:	2301      	movs	r3, #1
 800b8ca:	f884 3081 	strb.w	r3, [r4, #129]	; 0x81
    HAL_SPI_ErrorCallback(hspi);
 800b8ce:	f7ff ffea 	bl	800b8a6 <HAL_SPI_ErrorCallback>
 800b8d2:	bd10      	pop	{r4, pc}

0800b8d4 <HAL_SPI_IRQHandler>:
  uint32_t itsource = hspi->Instance->IER;
 800b8d4:	6803      	ldr	r3, [r0, #0]
{
 800b8d6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  uint32_t itsource = hspi->Instance->IER;
 800b8da:	f8d3 a010 	ldr.w	sl, [r3, #16]
{
 800b8de:	4604      	mov	r4, r0
  uint32_t itflag   = hspi->Instance->SR;
 800b8e0:	f8d3 9014 	ldr.w	r9, [r3, #20]
  uint32_t cfg1     = hspi->Instance->CFG1;
 800b8e4:	f8d3 8008 	ldr.w	r8, [r3, #8]
  uint32_t trigger  = itsource & itflag;
 800b8e8:	ea0a 0509 	and.w	r5, sl, r9
  HAL_SPI_StateTypeDef State = hspi->State;
 800b8ec:	f890 6081 	ldrb.w	r6, [r0, #129]	; 0x81
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXNE))
 800b8f0:	f005 0741 	and.w	r7, r5, #65	; 0x41
  HAL_SPI_StateTypeDef State = hspi->State;
 800b8f4:	b2f6      	uxtb	r6, r6
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXNE))
 800b8f6:	2f01      	cmp	r7, #1
 800b8f8:	d10a      	bne.n	800b910 <HAL_SPI_IRQHandler+0x3c>
    hspi->RxISR(hspi);
 800b8fa:	6f03      	ldr	r3, [r0, #112]	; 0x70
 800b8fc:	4798      	blx	r3
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXE))
 800b8fe:	f005 0322 	and.w	r3, r5, #34	; 0x22
 800b902:	2b02      	cmp	r3, #2
 800b904:	d106      	bne.n	800b914 <HAL_SPI_IRQHandler+0x40>
    hspi->TxISR(hspi);
 800b906:	6f63      	ldr	r3, [r4, #116]	; 0x74
 800b908:	4620      	mov	r0, r4
}
 800b90a:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    hspi->TxISR(hspi);
 800b90e:	4718      	bx	r3
  uint32_t handled  = 0;
 800b910:	2700      	movs	r7, #0
 800b912:	e7f4      	b.n	800b8fe <HAL_SPI_IRQHandler+0x2a>
  if (handled != 0)
 800b914:	2f00      	cmp	r7, #0
 800b916:	d166      	bne.n	800b9e6 <HAL_SPI_IRQHandler+0x112>
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 800b918:	072f      	lsls	r7, r5, #28
 800b91a:	d566      	bpl.n	800b9ea <HAL_SPI_IRQHandler+0x116>
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800b91c:	6823      	ldr	r3, [r4, #0]
    if( HAL_IS_BIT_CLR(cfg1, SPI_CFG1_TXDMAEN|SPI_CFG1_RXDMAEN) ||                       // IT based transfer is done
 800b91e:	f418 4f40 	tst.w	r8, #49152	; 0xc000
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800b922:	699a      	ldr	r2, [r3, #24]
 800b924:	f042 0208 	orr.w	r2, r2, #8
 800b928:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800b92a:	699a      	ldr	r2, [r3, #24]
 800b92c:	f042 0210 	orr.w	r2, r2, #16
 800b930:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 800b932:	699a      	ldr	r2, [r3, #24]
 800b934:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800b938:	619a      	str	r2, [r3, #24]
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 800b93a:	691a      	ldr	r2, [r3, #16]
 800b93c:	f022 0208 	bic.w	r2, r2, #8
 800b940:	611a      	str	r2, [r3, #16]
    if( HAL_IS_BIT_CLR(cfg1, SPI_CFG1_TXDMAEN|SPI_CFG1_RXDMAEN) ||                       // IT based transfer is done
 800b942:	d00e      	beq.n	800b962 <HAL_SPI_IRQHandler+0x8e>
 800b944:	2e04      	cmp	r6, #4
 800b946:	d009      	beq.n	800b95c <HAL_SPI_IRQHandler+0x88>
       ((State != HAL_SPI_STATE_BUSY_RX) && (hspi->hdmatx->Init.Mode == DMA_NORMAL)) ||  // DMA is used in normal mode
 800b948:	6fa2      	ldr	r2, [r4, #120]	; 0x78
 800b94a:	69d2      	ldr	r2, [r2, #28]
 800b94c:	b14a      	cbz	r2, 800b962 <HAL_SPI_IRQHandler+0x8e>
 800b94e:	2e03      	cmp	r6, #3
 800b950:	d104      	bne.n	800b95c <HAL_SPI_IRQHandler+0x88>
      HAL_SPI_TxCpltCallback(hspi);
 800b952:	4620      	mov	r0, r4
 800b954:	f7ff ff8a 	bl	800b86c <HAL_SPI_TxCpltCallback>
 800b958:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
       ((State != HAL_SPI_STATE_BUSY_TX) && (hspi->hdmarx->Init.Mode == DMA_NORMAL)) )   // DMA is used in normal mode
 800b95c:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 800b95e:	69d2      	ldr	r2, [r2, #28]
 800b960:	bb8a      	cbnz	r2, 800b9c6 <HAL_SPI_IRQHandler+0xf2>
      if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN|SPI_CFG1_RXDMAEN))
 800b962:	689b      	ldr	r3, [r3, #8]
 800b964:	f413 4f40 	tst.w	r3, #49152	; 0xc000
 800b968:	d01b      	beq.n	800b9a2 <HAL_SPI_IRQHandler+0xce>
      SPI_CloseTransfer(hspi);
 800b96a:	4620      	mov	r0, r4
 800b96c:	f7ff f968 	bl	800ac40 <SPI_CloseTransfer>
      hspi->State = HAL_SPI_STATE_READY;
 800b970:	2301      	movs	r3, #1
 800b972:	f884 3081 	strb.w	r3, [r4, #129]	; 0x81
      if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b976:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 800b97a:	b323      	cbz	r3, 800b9c6 <HAL_SPI_IRQHandler+0xf2>
        HAL_SPI_ErrorCallback(hspi);
 800b97c:	4620      	mov	r0, r4
 800b97e:	f7ff ff92 	bl	800b8a6 <HAL_SPI_ErrorCallback>
 800b982:	e030      	b.n	800b9e6 <HAL_SPI_IRQHandler+0x112>
          if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800b984:	68e1      	ldr	r1, [r4, #12]
 800b986:	6822      	ldr	r2, [r4, #0]
 800b988:	290f      	cmp	r1, #15
 800b98a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b98c:	d90f      	bls.n	800b9ae <HAL_SPI_IRQHandler+0xda>
            *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800b98e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800b990:	f843 2b04 	str.w	r2, [r3], #4
            hspi->pRxBuffPtr += sizeof(uint8_t);
 800b994:	6663      	str	r3, [r4, #100]	; 0x64
          hspi->RxXferCount--;
 800b996:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 800b99a:	3b01      	subs	r3, #1
 800b99c:	b29b      	uxth	r3, r3
 800b99e:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
        while (hspi->RxXferCount != 0)
 800b9a2:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 800b9a6:	b29b      	uxth	r3, r3
 800b9a8:	2b00      	cmp	r3, #0
 800b9aa:	d1eb      	bne.n	800b984 <HAL_SPI_IRQHandler+0xb0>
 800b9ac:	e7dd      	b.n	800b96a <HAL_SPI_IRQHandler+0x96>
          else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b9ae:	2907      	cmp	r1, #7
 800b9b0:	d903      	bls.n	800b9ba <HAL_SPI_IRQHandler+0xe6>
            *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
 800b9b2:	8e12      	ldrh	r2, [r2, #48]	; 0x30
 800b9b4:	f823 2b02 	strh.w	r2, [r3], #2
 800b9b8:	e7ec      	b.n	800b994 <HAL_SPI_IRQHandler+0xc0>
            *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800b9ba:	f892 2030 	ldrb.w	r2, [r2, #48]	; 0x30
 800b9be:	701a      	strb	r2, [r3, #0]
            hspi->pRxBuffPtr += sizeof(uint8_t);
 800b9c0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b9c2:	3301      	adds	r3, #1
 800b9c4:	e7e6      	b.n	800b994 <HAL_SPI_IRQHandler+0xc0>
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 800b9c6:	2e05      	cmp	r6, #5
 800b9c8:	d104      	bne.n	800b9d4 <HAL_SPI_IRQHandler+0x100>
      HAL_SPI_TxRxCpltCallback(hspi);
 800b9ca:	4620      	mov	r0, r4
 800b9cc:	f7ff ff64 	bl	800b898 <HAL_SPI_TxRxCpltCallback>
 800b9d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    else if (State == HAL_SPI_STATE_BUSY_RX)
 800b9d4:	2e04      	cmp	r6, #4
 800b9d6:	d104      	bne.n	800b9e2 <HAL_SPI_IRQHandler+0x10e>
      HAL_SPI_RxCpltCallback(hspi);
 800b9d8:	4620      	mov	r0, r4
 800b9da:	f7ff ff5c 	bl	800b896 <HAL_SPI_RxCpltCallback>
 800b9de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    else if (State == HAL_SPI_STATE_BUSY_TX)
 800b9e2:	2e03      	cmp	r6, #3
 800b9e4:	d0b5      	beq.n	800b952 <HAL_SPI_IRQHandler+0x7e>
 800b9e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  if (HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT) && HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP ))
 800b9ea:	f01a 0f08 	tst.w	sl, #8
 800b9ee:	d009      	beq.n	800ba04 <HAL_SPI_IRQHandler+0x130>
 800b9f0:	f419 6f00 	tst.w	r9, #2048	; 0x800
 800b9f4:	d006      	beq.n	800ba04 <HAL_SPI_IRQHandler+0x130>
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 800b9f6:	6822      	ldr	r2, [r4, #0]
 800b9f8:	6993      	ldr	r3, [r2, #24]
 800b9fa:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800b9fe:	6193      	str	r3, [r2, #24]
    return;
 800ba00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != RESET)
 800ba04:	f415 7f58 	tst.w	r5, #864	; 0x360
 800ba08:	d0ed      	beq.n	800b9e6 <HAL_SPI_IRQHandler+0x112>
    if ((trigger & SPI_FLAG_OVR) != RESET)
 800ba0a:	0668      	lsls	r0, r5, #25
 800ba0c:	d50a      	bpl.n	800ba24 <HAL_SPI_IRQHandler+0x150>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800ba0e:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800ba12:	6822      	ldr	r2, [r4, #0]
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800ba14:	f043 0304 	orr.w	r3, r3, #4
 800ba18:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800ba1c:	6993      	ldr	r3, [r2, #24]
 800ba1e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ba22:	6193      	str	r3, [r2, #24]
    if ((trigger & SPI_FLAG_MODF) != RESET)
 800ba24:	05a9      	lsls	r1, r5, #22
 800ba26:	d50a      	bpl.n	800ba3e <HAL_SPI_IRQHandler+0x16a>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800ba28:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800ba2c:	6822      	ldr	r2, [r4, #0]
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800ba2e:	f043 0301 	orr.w	r3, r3, #1
 800ba32:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800ba36:	6993      	ldr	r3, [r2, #24]
 800ba38:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800ba3c:	6193      	str	r3, [r2, #24]
    if ((trigger & SPI_FLAG_FRE) != RESET)
 800ba3e:	05ea      	lsls	r2, r5, #23
 800ba40:	d50a      	bpl.n	800ba58 <HAL_SPI_IRQHandler+0x184>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800ba42:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800ba46:	6822      	ldr	r2, [r4, #0]
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800ba48:	f043 0308 	orr.w	r3, r3, #8
 800ba4c:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800ba50:	6993      	ldr	r3, [r2, #24]
 800ba52:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800ba56:	6193      	str	r3, [r2, #24]
    if ((trigger & SPI_FLAG_UDR) != RESET)
 800ba58:	06ab      	lsls	r3, r5, #26
 800ba5a:	d50a      	bpl.n	800ba72 <HAL_SPI_IRQHandler+0x19e>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800ba5c:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800ba60:	6822      	ldr	r2, [r4, #0]
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800ba62:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ba66:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800ba6a:	6993      	ldr	r3, [r2, #24]
 800ba6c:	f043 0320 	orr.w	r3, r3, #32
 800ba70:	6193      	str	r3, [r2, #24]
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800ba72:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 800ba76:	2b00      	cmp	r3, #0
 800ba78:	d0b5      	beq.n	800b9e6 <HAL_SPI_IRQHandler+0x112>
      __HAL_SPI_DISABLE(hspi);
 800ba7a:	6823      	ldr	r3, [r4, #0]
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN|SPI_CFG1_RXDMAEN))
 800ba7c:	f418 4f40 	tst.w	r8, #49152	; 0xc000
      __HAL_SPI_DISABLE(hspi);
 800ba80:	681a      	ldr	r2, [r3, #0]
 800ba82:	f022 0201 	bic.w	r2, r2, #1
 800ba86:	601a      	str	r2, [r3, #0]
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT | SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_MODF | SPI_IT_OVR | SPI_IT_FRE | SPI_IT_UDR);
 800ba88:	691a      	ldr	r2, [r3, #16]
 800ba8a:	f422 725a 	bic.w	r2, r2, #872	; 0x368
 800ba8e:	f022 0203 	bic.w	r2, r2, #3
 800ba92:	611a      	str	r2, [r3, #16]
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN|SPI_CFG1_RXDMAEN))
 800ba94:	d012      	beq.n	800babc <HAL_SPI_IRQHandler+0x1e8>
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800ba96:	689a      	ldr	r2, [r3, #8]
        if (hspi->hdmarx != NULL)
 800ba98:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800ba9a:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 800ba9e:	609a      	str	r2, [r3, #8]
        if (hspi->hdmarx != NULL)
 800baa0:	b118      	cbz	r0, 800baaa <HAL_SPI_IRQHandler+0x1d6>
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800baa2:	4b08      	ldr	r3, [pc, #32]	; (800bac4 <HAL_SPI_IRQHandler+0x1f0>)
 800baa4:	6503      	str	r3, [r0, #80]	; 0x50
          HAL_DMA_Abort_IT(hspi->hdmarx);
 800baa6:	f7f8 fbf5 	bl	8004294 <HAL_DMA_Abort_IT>
        if (hspi->hdmatx != NULL)
 800baaa:	6fa0      	ldr	r0, [r4, #120]	; 0x78
 800baac:	2800      	cmp	r0, #0
 800baae:	d09a      	beq.n	800b9e6 <HAL_SPI_IRQHandler+0x112>
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800bab0:	4b04      	ldr	r3, [pc, #16]	; (800bac4 <HAL_SPI_IRQHandler+0x1f0>)
}
 800bab2:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800bab6:	6503      	str	r3, [r0, #80]	; 0x50
          HAL_DMA_Abort_IT(hspi->hdmatx);
 800bab8:	f7f8 bbec 	b.w	8004294 <HAL_DMA_Abort_IT>
        hspi->State = HAL_SPI_STATE_READY;
 800babc:	2301      	movs	r3, #1
 800babe:	f884 3081 	strb.w	r3, [r4, #129]	; 0x81
 800bac2:	e75b      	b.n	800b97c <HAL_SPI_IRQHandler+0xa8>
 800bac4:	0800bac9 	.word	0x0800bac9

0800bac8 <SPI_DMAAbortOnError>:
{
 800bac8:	b508      	push	{r3, lr}
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800baca:	6b80      	ldr	r0, [r0, #56]	; 0x38
  hspi->RxXferCount = 0U;
 800bacc:	2300      	movs	r3, #0
 800bace:	f8a0 306a 	strh.w	r3, [r0, #106]	; 0x6a
  hspi->TxXferCount = 0U;
 800bad2:	f8a0 3062 	strh.w	r3, [r0, #98]	; 0x62
  hspi->State = HAL_SPI_STATE_READY;
 800bad6:	2301      	movs	r3, #1
 800bad8:	f880 3081 	strb.w	r3, [r0, #129]	; 0x81
  HAL_SPI_ErrorCallback(hspi);
 800badc:	f7ff fee3 	bl	800b8a6 <HAL_SPI_ErrorCallback>
 800bae0:	bd08      	pop	{r3, pc}

0800bae2 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800bae2:	6803      	ldr	r3, [r0, #0]
 800bae4:	681a      	ldr	r2, [r3, #0]
 800bae6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800baea:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800baec:	689a      	ldr	r2, [r3, #8]
 800baee:	f022 0201 	bic.w	r2, r2, #1
 800baf2:	609a      	str	r2, [r3, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800baf4:	2320      	movs	r3, #32
 800baf6:	f880 307a 	strb.w	r3, [r0, #122]	; 0x7a
 800bafa:	4770      	bx	lr

0800bafc <HAL_UART_TxCpltCallback>:
 800bafc:	4770      	bx	lr

0800bafe <HAL_UART_RxCpltCallback>:
 800bafe:	4770      	bx	lr

0800bb00 <UART_Receive_IT>:
  uint16_t* tmp;
  uint16_t  uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX)
 800bb00:	f890 307a 	ldrb.w	r3, [r0, #122]	; 0x7a
 800bb04:	6801      	ldr	r1, [r0, #0]
 800bb06:	2b22      	cmp	r3, #34	; 0x22
{
 800bb08:	b510      	push	{r4, lr}
  if(huart->RxState == HAL_UART_STATE_BUSY_RX)
 800bb0a:	d129      	bne.n	800bb60 <UART_Receive_IT+0x60>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800bb0c:	6883      	ldr	r3, [r0, #8]
  uint16_t  uhMask = huart->Mask;
 800bb0e:	f8b0 206c 	ldrh.w	r2, [r0, #108]	; 0x6c
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800bb12:	8c89      	ldrh	r1, [r1, #36]	; 0x24
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800bb14:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800bb18:	6e43      	ldr	r3, [r0, #100]	; 0x64
 800bb1a:	ea02 0201 	and.w	r2, r2, r1
 800bb1e:	d11b      	bne.n	800bb58 <UART_Receive_IT+0x58>
 800bb20:	6901      	ldr	r1, [r0, #16]
 800bb22:	b9c9      	cbnz	r1, 800bb58 <UART_Receive_IT+0x58>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr ;
      *tmp = (uint16_t)(uhdata & uhMask);
 800bb24:	f823 2b02 	strh.w	r2, [r3], #2
      huart->pRxBuffPtr +=2;
 800bb28:	6643      	str	r3, [r0, #100]	; 0x64
    else
    {
      *huart->pRxBuffPtr++ = (uint8_t)(uhdata & (uint8_t)uhMask);
    }

    if(--huart->RxXferCount == 0U)
 800bb2a:	f8b0 406a 	ldrh.w	r4, [r0, #106]	; 0x6a
 800bb2e:	3c01      	subs	r4, #1
 800bb30:	b2a4      	uxth	r4, r4
 800bb32:	f8a0 406a 	strh.w	r4, [r0, #106]	; 0x6a
 800bb36:	b96c      	cbnz	r4, 800bb54 <UART_Receive_IT+0x54>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800bb38:	6803      	ldr	r3, [r0, #0]
 800bb3a:	681a      	ldr	r2, [r3, #0]
 800bb3c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800bb40:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bb42:	689a      	ldr	r2, [r3, #8]
 800bb44:	f022 0201 	bic.w	r2, r2, #1
 800bb48:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800bb4a:	2320      	movs	r3, #32
 800bb4c:	f880 307a 	strb.w	r3, [r0, #122]	; 0x7a

      HAL_UART_RxCpltCallback(huart);
 800bb50:	f7ff ffd5 	bl	800bafe <HAL_UART_RxCpltCallback>

      return HAL_OK;
    }

    return HAL_OK;
 800bb54:	2000      	movs	r0, #0
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);

    return HAL_BUSY;
  }
}
 800bb56:	bd10      	pop	{r4, pc}
      *huart->pRxBuffPtr++ = (uint8_t)(uhdata & (uint8_t)uhMask);
 800bb58:	1c59      	adds	r1, r3, #1
 800bb5a:	6641      	str	r1, [r0, #100]	; 0x64
 800bb5c:	701a      	strb	r2, [r3, #0]
 800bb5e:	e7e4      	b.n	800bb2a <UART_Receive_IT+0x2a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800bb60:	8b0b      	ldrh	r3, [r1, #24]
    return HAL_BUSY;
 800bb62:	2002      	movs	r0, #2
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800bb64:	b29b      	uxth	r3, r3
 800bb66:	f043 0308 	orr.w	r3, r3, #8
 800bb6a:	830b      	strh	r3, [r1, #24]
    return HAL_BUSY;
 800bb6c:	bd10      	pop	{r4, pc}

0800bb6e <HAL_UART_ErrorCallback>:
 800bb6e:	4770      	bx	lr

0800bb70 <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800bb70:	6803      	ldr	r3, [r0, #0]
 800bb72:	69da      	ldr	r2, [r3, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800bb74:	6819      	ldr	r1, [r3, #0]
{
 800bb76:	b570      	push	{r4, r5, r6, lr}
  if (errorflags == RESET)
 800bb78:	0715      	lsls	r5, r2, #28
{
 800bb7a:	4604      	mov	r4, r0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800bb7c:	6898      	ldr	r0, [r3, #8]
  if (errorflags == RESET)
 800bb7e:	d10a      	bne.n	800bb96 <HAL_UART_IRQHandler+0x26>
    if(((isrflags & USART_ISR_RXNE) != RESET)
 800bb80:	0696      	lsls	r6, r2, #26
 800bb82:	d56a      	bpl.n	800bc5a <HAL_UART_IRQHandler+0xea>
     && (   ((cr1its & USART_CR1_RXNEIE) != RESET)
 800bb84:	068d      	lsls	r5, r1, #26
 800bb86:	d401      	bmi.n	800bb8c <HAL_UART_IRQHandler+0x1c>
         || ((cr3its & USART_CR3_RXFTIE) != RESET)) )
 800bb88:	00c6      	lsls	r6, r0, #3
 800bb8a:	d566      	bpl.n	800bc5a <HAL_UART_IRQHandler+0xea>
      UART_Receive_IT(huart);
 800bb8c:	4620      	mov	r0, r4
}
 800bb8e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      UART_Receive_IT(huart);
 800bb92:	f7ff bfb5 	b.w	800bb00 <UART_Receive_IT>
     && (   ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != RESET)
 800bb96:	4e61      	ldr	r6, [pc, #388]	; (800bd1c <HAL_UART_IRQHandler+0x1ac>)
 800bb98:	4006      	ands	r6, r0
 800bb9a:	d102      	bne.n	800bba2 <HAL_UART_IRQHandler+0x32>
         || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800bb9c:	f411 7f90 	tst.w	r1, #288	; 0x120
 800bba0:	d05b      	beq.n	800bc5a <HAL_UART_IRQHandler+0xea>
    if(((isrflags & USART_ISR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800bba2:	07d5      	lsls	r5, r2, #31
 800bba4:	d507      	bpl.n	800bbb6 <HAL_UART_IRQHandler+0x46>
 800bba6:	05cd      	lsls	r5, r1, #23
 800bba8:	d505      	bpl.n	800bbb6 <HAL_UART_IRQHandler+0x46>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_PEF);
 800bbaa:	2501      	movs	r5, #1
 800bbac:	621d      	str	r5, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800bbae:	6fe5      	ldr	r5, [r4, #124]	; 0x7c
 800bbb0:	f045 0501 	orr.w	r5, r5, #1
 800bbb4:	67e5      	str	r5, [r4, #124]	; 0x7c
    if(((isrflags & USART_ISR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800bbb6:	0795      	lsls	r5, r2, #30
 800bbb8:	d507      	bpl.n	800bbca <HAL_UART_IRQHandler+0x5a>
 800bbba:	07c5      	lsls	r5, r0, #31
 800bbbc:	d505      	bpl.n	800bbca <HAL_UART_IRQHandler+0x5a>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_FEF);
 800bbbe:	2502      	movs	r5, #2
 800bbc0:	621d      	str	r5, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800bbc2:	6fe5      	ldr	r5, [r4, #124]	; 0x7c
 800bbc4:	f045 0504 	orr.w	r5, r5, #4
 800bbc8:	67e5      	str	r5, [r4, #124]	; 0x7c
    if(((isrflags & USART_ISR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800bbca:	0755      	lsls	r5, r2, #29
 800bbcc:	d507      	bpl.n	800bbde <HAL_UART_IRQHandler+0x6e>
 800bbce:	07c5      	lsls	r5, r0, #31
 800bbd0:	d505      	bpl.n	800bbde <HAL_UART_IRQHandler+0x6e>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_NEF);
 800bbd2:	2504      	movs	r5, #4
 800bbd4:	621d      	str	r5, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800bbd6:	6fe5      	ldr	r5, [r4, #124]	; 0x7c
 800bbd8:	f045 0502 	orr.w	r5, r5, #2
 800bbdc:	67e5      	str	r5, [r4, #124]	; 0x7c
    if(   ((isrflags & USART_ISR_ORE) != RESET)
 800bbde:	0715      	lsls	r5, r2, #28
 800bbe0:	d507      	bpl.n	800bbf2 <HAL_UART_IRQHandler+0x82>
        &&(  ((cr1its & USART_CR1_RXNEIE) != RESET) ||
 800bbe2:	068d      	lsls	r5, r1, #26
 800bbe4:	d400      	bmi.n	800bbe8 <HAL_UART_IRQHandler+0x78>
             ((cr3its & USART_CR3_RXFTIE) != RESET) ||
 800bbe6:	b126      	cbz	r6, 800bbf2 <HAL_UART_IRQHandler+0x82>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_OREF);
 800bbe8:	2508      	movs	r5, #8
 800bbea:	621d      	str	r5, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800bbec:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 800bbee:	432b      	orrs	r3, r5
 800bbf0:	67e3      	str	r3, [r4, #124]	; 0x7c
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 800bbf2:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 800bbf4:	2b00      	cmp	r3, #0
 800bbf6:	d05a      	beq.n	800bcae <HAL_UART_IRQHandler+0x13e>
      if(((isrflags & USART_ISR_RXNE) != RESET)
 800bbf8:	0696      	lsls	r6, r2, #26
 800bbfa:	d506      	bpl.n	800bc0a <HAL_UART_IRQHandler+0x9a>
         && (   ((cr1its & USART_CR1_RXNEIE) != RESET)
 800bbfc:	068d      	lsls	r5, r1, #26
 800bbfe:	d401      	bmi.n	800bc04 <HAL_UART_IRQHandler+0x94>
             || ((cr3its & USART_CR3_RXFTIE) != RESET)) )
 800bc00:	00c0      	lsls	r0, r0, #3
 800bc02:	d502      	bpl.n	800bc0a <HAL_UART_IRQHandler+0x9a>
        UART_Receive_IT(huart);
 800bc04:	4620      	mov	r0, r4
 800bc06:	f7ff ff7b 	bl	800bb00 <UART_Receive_IT>
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 800bc0a:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
        UART_EndRxTransfer(huart);
 800bc0c:	4620      	mov	r0, r4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 800bc0e:	0719      	lsls	r1, r3, #28
 800bc10:	d404      	bmi.n	800bc1c <HAL_UART_IRQHandler+0xac>
          (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)))
 800bc12:	6823      	ldr	r3, [r4, #0]
 800bc14:	689d      	ldr	r5, [r3, #8]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 800bc16:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 800bc1a:	d01a      	beq.n	800bc52 <HAL_UART_IRQHandler+0xe2>
        UART_EndRxTransfer(huart);
 800bc1c:	f7ff ff61 	bl	800bae2 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bc20:	6823      	ldr	r3, [r4, #0]
 800bc22:	689a      	ldr	r2, [r3, #8]
 800bc24:	0652      	lsls	r2, r2, #25
 800bc26:	d510      	bpl.n	800bc4a <HAL_UART_IRQHandler+0xda>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800bc28:	689a      	ldr	r2, [r3, #8]
          if(huart->hdmarx != NULL)
 800bc2a:	6f60      	ldr	r0, [r4, #116]	; 0x74
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800bc2c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800bc30:	609a      	str	r2, [r3, #8]
          if(huart->hdmarx != NULL)
 800bc32:	b150      	cbz	r0, 800bc4a <HAL_UART_IRQHandler+0xda>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800bc34:	4b3a      	ldr	r3, [pc, #232]	; (800bd20 <HAL_UART_IRQHandler+0x1b0>)
 800bc36:	6503      	str	r3, [r0, #80]	; 0x50
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800bc38:	f7f8 fb2c 	bl	8004294 <HAL_DMA_Abort_IT>
 800bc3c:	2800      	cmp	r0, #0
 800bc3e:	d036      	beq.n	800bcae <HAL_UART_IRQHandler+0x13e>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800bc40:	6f60      	ldr	r0, [r4, #116]	; 0x74
}
 800bc42:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800bc46:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800bc48:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 800bc4a:	4620      	mov	r0, r4
 800bc4c:	f7ff ff8f 	bl	800bb6e <HAL_UART_ErrorCallback>
 800bc50:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 800bc52:	f7ff ff8c 	bl	800bb6e <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bc56:	67e5      	str	r5, [r4, #124]	; 0x7c
 800bc58:	bd70      	pop	{r4, r5, r6, pc}
  if(((isrflags & USART_ISR_WUF) != RESET) && ((cr3its & USART_CR3_WUFIE) != RESET))
 800bc5a:	02d6      	lsls	r6, r2, #11
 800bc5c:	d50e      	bpl.n	800bc7c <HAL_UART_IRQHandler+0x10c>
 800bc5e:	0245      	lsls	r5, r0, #9
 800bc60:	d50c      	bpl.n	800bc7c <HAL_UART_IRQHandler+0x10c>
    __HAL_UART_CLEAR_IT(huart, UART_CLEAR_WUF);
 800bc62:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    HAL_UARTEx_WakeupCallback(huart);
 800bc66:	4620      	mov	r0, r4
    __HAL_UART_CLEAR_IT(huart, UART_CLEAR_WUF);
 800bc68:	621a      	str	r2, [r3, #32]
    huart->gState  = HAL_UART_STATE_READY;
 800bc6a:	2320      	movs	r3, #32
 800bc6c:	f884 3079 	strb.w	r3, [r4, #121]	; 0x79
    huart->RxState = HAL_UART_STATE_READY;
 800bc70:	f884 307a 	strb.w	r3, [r4, #122]	; 0x7a
}
 800bc74:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HAL_UARTEx_WakeupCallback(huart);
 800bc78:	f000 be2e 	b.w	800c8d8 <HAL_UARTEx_WakeupCallback>
  if(((isrflags & USART_ISR_TXE) != RESET)
 800bc7c:	0616      	lsls	r6, r2, #24
 800bc7e:	d535      	bpl.n	800bcec <HAL_UART_IRQHandler+0x17c>
     && (   ((cr1its & USART_CR1_TXEIE) != RESET)
 800bc80:	060d      	lsls	r5, r1, #24
 800bc82:	d401      	bmi.n	800bc88 <HAL_UART_IRQHandler+0x118>
         || ((cr3its & USART_CR3_TXFTIE) != RESET)) )
 800bc84:	0200      	lsls	r0, r0, #8
 800bc86:	d531      	bpl.n	800bcec <HAL_UART_IRQHandler+0x17c>
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800bc88:	f894 2079 	ldrb.w	r2, [r4, #121]	; 0x79
 800bc8c:	2a21      	cmp	r2, #33	; 0x21
 800bc8e:	d10e      	bne.n	800bcae <HAL_UART_IRQHandler+0x13e>
    if(huart->TxXferCount == 0U)
 800bc90:	f8b4 2062 	ldrh.w	r2, [r4, #98]	; 0x62
 800bc94:	b292      	uxth	r2, r2
 800bc96:	b982      	cbnz	r2, 800bcba <HAL_UART_IRQHandler+0x14a>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_FIFOEN) != RESET)
 800bc98:	681a      	ldr	r2, [r3, #0]
 800bc9a:	0092      	lsls	r2, r2, #2
 800bc9c:	d508      	bpl.n	800bcb0 <HAL_UART_IRQHandler+0x140>
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800bc9e:	689a      	ldr	r2, [r3, #8]
 800bca0:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 800bca4:	609a      	str	r2, [r3, #8]
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800bca6:	681a      	ldr	r2, [r3, #0]
 800bca8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXFEIE);
 800bcac:	601a      	str	r2, [r3, #0]
 800bcae:	bd70      	pop	{r4, r5, r6, pc}
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800bcb0:	681a      	ldr	r2, [r3, #0]
 800bcb2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800bcb6:	601a      	str	r2, [r3, #0]
 800bcb8:	e7f5      	b.n	800bca6 <HAL_UART_IRQHandler+0x136>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800bcba:	68a2      	ldr	r2, [r4, #8]
 800bcbc:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 800bcc0:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 800bcc2:	d10e      	bne.n	800bce2 <HAL_UART_IRQHandler+0x172>
 800bcc4:	6921      	ldr	r1, [r4, #16]
 800bcc6:	b961      	cbnz	r1, 800bce2 <HAL_UART_IRQHandler+0x172>
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 800bcc8:	f832 1b02 	ldrh.w	r1, [r2], #2
 800bccc:	f3c1 0108 	ubfx	r1, r1, #0, #9
 800bcd0:	8519      	strh	r1, [r3, #40]	; 0x28
        huart->pTxBuffPtr += 2U;
 800bcd2:	65e2      	str	r2, [r4, #92]	; 0x5c
      huart->TxXferCount--;
 800bcd4:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 800bcd8:	3b01      	subs	r3, #1
 800bcda:	b29b      	uxth	r3, r3
 800bcdc:	f8a4 3062 	strh.w	r3, [r4, #98]	; 0x62
 800bce0:	bd70      	pop	{r4, r5, r6, pc}
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0xFFU);
 800bce2:	1c51      	adds	r1, r2, #1
 800bce4:	65e1      	str	r1, [r4, #92]	; 0x5c
 800bce6:	7812      	ldrb	r2, [r2, #0]
 800bce8:	851a      	strh	r2, [r3, #40]	; 0x28
 800bcea:	e7f3      	b.n	800bcd4 <HAL_UART_IRQHandler+0x164>
  if(((isrflags & USART_ISR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800bcec:	0656      	lsls	r6, r2, #25
 800bcee:	d50c      	bpl.n	800bd0a <HAL_UART_IRQHandler+0x19a>
 800bcf0:	064d      	lsls	r5, r1, #25
 800bcf2:	d50a      	bpl.n	800bd0a <HAL_UART_IRQHandler+0x19a>
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800bcf4:	681a      	ldr	r2, [r3, #0]
  HAL_UART_TxCpltCallback(huart);
 800bcf6:	4620      	mov	r0, r4
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800bcf8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800bcfc:	601a      	str	r2, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 800bcfe:	2320      	movs	r3, #32
 800bd00:	f884 3079 	strb.w	r3, [r4, #121]	; 0x79
  HAL_UART_TxCpltCallback(huart);
 800bd04:	f7ff fefa 	bl	800bafc <HAL_UART_TxCpltCallback>
 800bd08:	bd70      	pop	{r4, r5, r6, pc}
  if(((isrflags & USART_ISR_TXFE) != RESET) && ((cr1its & USART_CR1_TXFEIE) != RESET))
 800bd0a:	0210      	lsls	r0, r2, #8
 800bd0c:	d5cf      	bpl.n	800bcae <HAL_UART_IRQHandler+0x13e>
 800bd0e:	004a      	lsls	r2, r1, #1
 800bd10:	d5cd      	bpl.n	800bcae <HAL_UART_IRQHandler+0x13e>
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXFEIE);
 800bd12:	681a      	ldr	r2, [r3, #0]
 800bd14:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
 800bd18:	e7c8      	b.n	800bcac <HAL_UART_IRQHandler+0x13c>
 800bd1a:	bf00      	nop
 800bd1c:	10000001 	.word	0x10000001
 800bd20:	0800bd25 	.word	0x0800bd25

0800bd24 <UART_DMAAbortOnError>:
{
 800bd24:	b508      	push	{r3, lr}
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)(hdma->Parent);
 800bd26:	6b80      	ldr	r0, [r0, #56]	; 0x38
  huart->RxXferCount = 0U;
 800bd28:	2300      	movs	r3, #0
 800bd2a:	f8a0 306a 	strh.w	r3, [r0, #106]	; 0x6a
  huart->TxXferCount = 0U;
 800bd2e:	f8a0 3062 	strh.w	r3, [r0, #98]	; 0x62
  HAL_UART_ErrorCallback(huart);
 800bd32:	f7ff ff1c 	bl	800bb6e <HAL_UART_ErrorCallback>
 800bd36:	bd08      	pop	{r3, pc}

0800bd38 <UART_SetConfig>:
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 800bd38:	6842      	ldr	r2, [r0, #4]
 800bd3a:	4bb4      	ldr	r3, [pc, #720]	; (800c00c <UART_SetConfig+0x2d4>)
 800bd3c:	429a      	cmp	r2, r3
{
 800bd3e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800bd42:	4604      	mov	r4, r0
 800bd44:	b087      	sub	sp, #28
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 800bd46:	d904      	bls.n	800bd52 <UART_SetConfig+0x1a>
 800bd48:	f640 0112 	movw	r1, #2066	; 0x812
 800bd4c:	48b0      	ldr	r0, [pc, #704]	; (800c010 <UART_SetConfig+0x2d8>)
 800bd4e:	f7f6 f8be 	bl	8001ece <assert_failed>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 800bd52:	68a3      	ldr	r3, [r4, #8]
 800bd54:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800bd58:	d007      	beq.n	800bd6a <UART_SetConfig+0x32>
 800bd5a:	f433 5380 	bics.w	r3, r3, #4096	; 0x1000
 800bd5e:	d004      	beq.n	800bd6a <UART_SetConfig+0x32>
 800bd60:	f640 0113 	movw	r1, #2067	; 0x813
 800bd64:	48aa      	ldr	r0, [pc, #680]	; (800c010 <UART_SetConfig+0x2d8>)
 800bd66:	f7f6 f8b2 	bl	8001ece <assert_failed>
  if(UART_INSTANCE_LOWPOWER(huart))
 800bd6a:	4baa      	ldr	r3, [pc, #680]	; (800c014 <UART_SetConfig+0x2dc>)
 800bd6c:	6822      	ldr	r2, [r4, #0]
 800bd6e:	429a      	cmp	r2, r3
 800bd70:	68e3      	ldr	r3, [r4, #12]
 800bd72:	f040 80b1 	bne.w	800bed8 <UART_SetConfig+0x1a0>
    assert_param(IS_LPUART_STOPBITS(huart->Init.StopBits));
 800bd76:	f433 5300 	bics.w	r3, r3, #8192	; 0x2000
 800bd7a:	d004      	beq.n	800bd86 <UART_SetConfig+0x4e>
 800bd7c:	f640 0116 	movw	r1, #2070	; 0x816
    assert_param(IS_UART_ONE_BIT_SAMPLE(huart->Init.OneBitSampling));
 800bd80:	48a3      	ldr	r0, [pc, #652]	; (800c010 <UART_SetConfig+0x2d8>)
 800bd82:	f7f6 f8a4 	bl	8001ece <assert_failed>
  assert_param(IS_UART_PARITY(huart->Init.Parity));
 800bd86:	6923      	ldr	r3, [r4, #16]
 800bd88:	f433 6280 	bics.w	r2, r3, #1024	; 0x400
 800bd8c:	d007      	beq.n	800bd9e <UART_SetConfig+0x66>
 800bd8e:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800bd92:	d004      	beq.n	800bd9e <UART_SetConfig+0x66>
 800bd94:	f640 011e 	movw	r1, #2078	; 0x81e
 800bd98:	489d      	ldr	r0, [pc, #628]	; (800c010 <UART_SetConfig+0x2d8>)
 800bd9a:	f7f6 f898 	bl	8001ece <assert_failed>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 800bd9e:	6963      	ldr	r3, [r4, #20]
 800bda0:	f033 020c 	bics.w	r2, r3, #12
 800bda4:	d100      	bne.n	800bda8 <UART_SetConfig+0x70>
 800bda6:	b923      	cbnz	r3, 800bdb2 <UART_SetConfig+0x7a>
 800bda8:	f640 011f 	movw	r1, #2079	; 0x81f
 800bdac:	4898      	ldr	r0, [pc, #608]	; (800c010 <UART_SetConfig+0x2d8>)
 800bdae:	f7f6 f88e 	bl	8001ece <assert_failed>
  assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 800bdb2:	69a3      	ldr	r3, [r4, #24]
 800bdb4:	f433 7340 	bics.w	r3, r3, #768	; 0x300
 800bdb8:	d004      	beq.n	800bdc4 <UART_SetConfig+0x8c>
 800bdba:	f44f 6102 	mov.w	r1, #2080	; 0x820
 800bdbe:	4894      	ldr	r0, [pc, #592]	; (800c010 <UART_SetConfig+0x2d8>)
 800bdc0:	f7f6 f885 	bl	8001ece <assert_failed>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 800bdc4:	69e3      	ldr	r3, [r4, #28]
 800bdc6:	f433 4300 	bics.w	r3, r3, #32768	; 0x8000
 800bdca:	d004      	beq.n	800bdd6 <UART_SetConfig+0x9e>
 800bdcc:	f640 0121 	movw	r1, #2081	; 0x821
 800bdd0:	488f      	ldr	r0, [pc, #572]	; (800c010 <UART_SetConfig+0x2d8>)
 800bdd2:	f7f6 f87c 	bl	8001ece <assert_failed>
  assert_param(IS_UART_PRESCALER(huart->Init.Prescaler));
 800bdd6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bdd8:	2b0b      	cmp	r3, #11
 800bdda:	d904      	bls.n	800bde6 <UART_SetConfig+0xae>
 800bddc:	f640 0122 	movw	r1, #2082	; 0x822
 800bde0:	488b      	ldr	r0, [pc, #556]	; (800c010 <UART_SetConfig+0x2d8>)
 800bde2:	f7f6 f874 	bl	8001ece <assert_failed>
  assert_param(IS_UART_FIFO_MODE_STATE(huart->Init.FIFOMode));
 800bde6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800bde8:	f033 5300 	bics.w	r3, r3, #536870912	; 0x20000000
 800bdec:	d004      	beq.n	800bdf8 <UART_SetConfig+0xc0>
 800bdee:	f640 0123 	movw	r1, #2083	; 0x823
 800bdf2:	4887      	ldr	r0, [pc, #540]	; (800c010 <UART_SetConfig+0x2d8>)
 800bdf4:	f7f6 f86b 	bl	8001ece <assert_failed>
  if (huart->Init.FIFOMode == UART_FIFOMODE_ENABLE)
 800bdf8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800bdfa:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800bdfe:	d11b      	bne.n	800be38 <UART_SetConfig+0x100>
    assert_param(IS_UART_TXFIFO_THRESHOLD(huart->Init.TXFIFOThreshold));
 800be00:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800be02:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 800be06:	f033 43c0 	bics.w	r3, r3, #1610612736	; 0x60000000
 800be0a:	d007      	beq.n	800be1c <UART_SetConfig+0xe4>
 800be0c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 800be10:	d004      	beq.n	800be1c <UART_SetConfig+0xe4>
 800be12:	f640 0126 	movw	r1, #2086	; 0x826
 800be16:	487e      	ldr	r0, [pc, #504]	; (800c010 <UART_SetConfig+0x2d8>)
 800be18:	f7f6 f859 	bl	8001ece <assert_failed>
    assert_param(IS_UART_RXFIFO_THRESHOLD(huart->Init.RXFIFOThreshold));
 800be1c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800be1e:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800be22:	f033 63c0 	bics.w	r3, r3, #100663296	; 0x6000000
 800be26:	d007      	beq.n	800be38 <UART_SetConfig+0x100>
 800be28:	f1b2 6f00 	cmp.w	r2, #134217728	; 0x8000000
 800be2c:	d004      	beq.n	800be38 <UART_SetConfig+0x100>
 800be2e:	f640 0127 	movw	r1, #2087	; 0x827
 800be32:	4877      	ldr	r0, [pc, #476]	; (800c010 <UART_SetConfig+0x2d8>)
 800be34:	f7f6 f84b 	bl	8001ece <assert_failed>
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800be38:	6922      	ldr	r2, [r4, #16]
 800be3a:	68a3      	ldr	r3, [r4, #8]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 800be3c:	6825      	ldr	r5, [r4, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800be3e:	4313      	orrs	r3, r2
 800be40:	6962      	ldr	r2, [r4, #20]
 800be42:	69e0      	ldr	r0, [r4, #28]
 800be44:	4313      	orrs	r3, r2
  tmpreg |=  (uint32_t)huart->Init.FIFOMode;
 800be46:	6aa1      	ldr	r1, [r4, #40]	; 0x28
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 800be48:	682e      	ldr	r6, [r5, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800be4a:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 800be4c:	4a72      	ldr	r2, [pc, #456]	; (800c018 <UART_SetConfig+0x2e0>)
  tmpreg |=  (uint32_t)huart->Init.FIFOMode;
 800be4e:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 800be50:	4032      	ands	r2, r6
 800be52:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800be54:	68e2      	ldr	r2, [r4, #12]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 800be56:	602b      	str	r3, [r5, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800be58:	686b      	ldr	r3, [r5, #4]
 800be5a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800be5e:	4313      	orrs	r3, r2
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800be60:	69a2      	ldr	r2, [r4, #24]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800be62:	606b      	str	r3, [r5, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800be64:	4b6b      	ldr	r3, [pc, #428]	; (800c014 <UART_SetConfig+0x2dc>)
 800be66:	429d      	cmp	r5, r3
    tmpreg |= huart->Init.OneBitSampling;
 800be68:	bf1c      	itt	ne
 800be6a:	6a23      	ldrne	r3, [r4, #32]
 800be6c:	431a      	orrne	r2, r3
  if (huart->Init.FIFOMode == UART_FIFOMODE_ENABLE)
 800be6e:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
    tmpreg |= ((uint32_t)huart->Init.TXFIFOThreshold | (uint32_t)huart->Init.RXFIFOThreshold);
 800be72:	bf02      	ittt	eq
 800be74:	6ae3      	ldreq	r3, [r4, #44]	; 0x2c
 800be76:	6b21      	ldreq	r1, [r4, #48]	; 0x30
 800be78:	430b      	orreq	r3, r1
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.Prescaler);
 800be7a:	6a61      	ldr	r1, [r4, #36]	; 0x24
    tmpreg |= ((uint32_t)huart->Init.TXFIFOThreshold | (uint32_t)huart->Init.RXFIFOThreshold);
 800be7c:	bf08      	it	eq
 800be7e:	431a      	orreq	r2, r3
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800be80:	68ab      	ldr	r3, [r5, #8]
 800be82:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 800be86:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800be8a:	4313      	orrs	r3, r2
 800be8c:	60ab      	str	r3, [r5, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.Prescaler);
 800be8e:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800be90:	f023 030f 	bic.w	r3, r3, #15
 800be94:	430b      	orrs	r3, r1
 800be96:	62eb      	str	r3, [r5, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 800be98:	4b60      	ldr	r3, [pc, #384]	; (800c01c <UART_SetConfig+0x2e4>)
 800be9a:	429d      	cmp	r5, r3
 800be9c:	d12c      	bne.n	800bef8 <UART_SetConfig+0x1c0>
 800be9e:	4b60      	ldr	r3, [pc, #384]	; (800c020 <UART_SetConfig+0x2e8>)
 800bea0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bea2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800bea6:	2b28      	cmp	r3, #40	; 0x28
 800bea8:	f200 827b 	bhi.w	800c3a2 <UART_SetConfig+0x66a>
 800beac:	4a5d      	ldr	r2, [pc, #372]	; (800c024 <UART_SetConfig+0x2ec>)
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800beae:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800beb2:	5cd3      	ldrb	r3, [r2, r3]
 800beb4:	f040 81f8 	bne.w	800c2a8 <UART_SetConfig+0x570>
    switch (clocksource)
 800beb8:	2b08      	cmp	r3, #8
 800beba:	f000 81c2 	beq.w	800c242 <UART_SetConfig+0x50a>
 800bebe:	f200 817d 	bhi.w	800c1bc <UART_SetConfig+0x484>
 800bec2:	2b01      	cmp	r3, #1
 800bec4:	f000 819f 	beq.w	800c206 <UART_SetConfig+0x4ce>
 800bec8:	f0c0 818c 	bcc.w	800c1e4 <UART_SetConfig+0x4ac>
 800becc:	2b04      	cmp	r3, #4
 800bece:	f000 819d 	beq.w	800c20c <UART_SetConfig+0x4d4>
        ret = HAL_ERROR;
 800bed2:	2301      	movs	r3, #1
  uint16_t usartdiv                   = 0x0000U;
 800bed4:	2200      	movs	r2, #0
 800bed6:	e1d4      	b.n	800c282 <UART_SetConfig+0x54a>
    assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 800bed8:	f433 5340 	bics.w	r3, r3, #12288	; 0x3000
 800bedc:	d004      	beq.n	800bee8 <UART_SetConfig+0x1b0>
 800bede:	f640 011a 	movw	r1, #2074	; 0x81a
 800bee2:	484b      	ldr	r0, [pc, #300]	; (800c010 <UART_SetConfig+0x2d8>)
 800bee4:	f7f5 fff3 	bl	8001ece <assert_failed>
    assert_param(IS_UART_ONE_BIT_SAMPLE(huart->Init.OneBitSampling));
 800bee8:	6a23      	ldr	r3, [r4, #32]
 800beea:	f433 6300 	bics.w	r3, r3, #2048	; 0x800
 800beee:	f43f af4a 	beq.w	800bd86 <UART_SetConfig+0x4e>
 800bef2:	f640 011b 	movw	r1, #2075	; 0x81b
 800bef6:	e743      	b.n	800bd80 <UART_SetConfig+0x48>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800bef8:	4b4b      	ldr	r3, [pc, #300]	; (800c028 <UART_SetConfig+0x2f0>)
 800befa:	429d      	cmp	r5, r3
 800befc:	d108      	bne.n	800bf10 <UART_SetConfig+0x1d8>
 800befe:	4b48      	ldr	r3, [pc, #288]	; (800c020 <UART_SetConfig+0x2e8>)
 800bf00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bf02:	f003 0307 	and.w	r3, r3, #7
 800bf06:	2b05      	cmp	r3, #5
 800bf08:	f200 824b 	bhi.w	800c3a2 <UART_SetConfig+0x66a>
 800bf0c:	4a47      	ldr	r2, [pc, #284]	; (800c02c <UART_SetConfig+0x2f4>)
 800bf0e:	e7ce      	b.n	800beae <UART_SetConfig+0x176>
 800bf10:	4b47      	ldr	r3, [pc, #284]	; (800c030 <UART_SetConfig+0x2f8>)
 800bf12:	429d      	cmp	r5, r3
 800bf14:	d108      	bne.n	800bf28 <UART_SetConfig+0x1f0>
 800bf16:	4b42      	ldr	r3, [pc, #264]	; (800c020 <UART_SetConfig+0x2e8>)
 800bf18:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bf1a:	f003 0307 	and.w	r3, r3, #7
 800bf1e:	2b05      	cmp	r3, #5
 800bf20:	f200 823f 	bhi.w	800c3a2 <UART_SetConfig+0x66a>
 800bf24:	4a43      	ldr	r2, [pc, #268]	; (800c034 <UART_SetConfig+0x2fc>)
 800bf26:	e7c2      	b.n	800beae <UART_SetConfig+0x176>
 800bf28:	4b43      	ldr	r3, [pc, #268]	; (800c038 <UART_SetConfig+0x300>)
 800bf2a:	429d      	cmp	r5, r3
 800bf2c:	d108      	bne.n	800bf40 <UART_SetConfig+0x208>
 800bf2e:	4b3c      	ldr	r3, [pc, #240]	; (800c020 <UART_SetConfig+0x2e8>)
 800bf30:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bf32:	f003 0307 	and.w	r3, r3, #7
 800bf36:	2b05      	cmp	r3, #5
 800bf38:	f200 8233 	bhi.w	800c3a2 <UART_SetConfig+0x66a>
 800bf3c:	4a3f      	ldr	r2, [pc, #252]	; (800c03c <UART_SetConfig+0x304>)
 800bf3e:	e7b6      	b.n	800beae <UART_SetConfig+0x176>
 800bf40:	4b3f      	ldr	r3, [pc, #252]	; (800c040 <UART_SetConfig+0x308>)
 800bf42:	429d      	cmp	r5, r3
 800bf44:	d108      	bne.n	800bf58 <UART_SetConfig+0x220>
 800bf46:	4b36      	ldr	r3, [pc, #216]	; (800c020 <UART_SetConfig+0x2e8>)
 800bf48:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bf4a:	f003 0307 	and.w	r3, r3, #7
 800bf4e:	2b05      	cmp	r3, #5
 800bf50:	f200 8227 	bhi.w	800c3a2 <UART_SetConfig+0x66a>
 800bf54:	4a3b      	ldr	r2, [pc, #236]	; (800c044 <UART_SetConfig+0x30c>)
 800bf56:	e7aa      	b.n	800beae <UART_SetConfig+0x176>
 800bf58:	4b3b      	ldr	r3, [pc, #236]	; (800c048 <UART_SetConfig+0x310>)
 800bf5a:	429d      	cmp	r5, r3
 800bf5c:	d108      	bne.n	800bf70 <UART_SetConfig+0x238>
 800bf5e:	4b30      	ldr	r3, [pc, #192]	; (800c020 <UART_SetConfig+0x2e8>)
 800bf60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bf62:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800bf66:	2b28      	cmp	r3, #40	; 0x28
 800bf68:	f200 821b 	bhi.w	800c3a2 <UART_SetConfig+0x66a>
 800bf6c:	4a37      	ldr	r2, [pc, #220]	; (800c04c <UART_SetConfig+0x314>)
 800bf6e:	e79e      	b.n	800beae <UART_SetConfig+0x176>
 800bf70:	4b37      	ldr	r3, [pc, #220]	; (800c050 <UART_SetConfig+0x318>)
 800bf72:	429d      	cmp	r5, r3
 800bf74:	d108      	bne.n	800bf88 <UART_SetConfig+0x250>
 800bf76:	4b2a      	ldr	r3, [pc, #168]	; (800c020 <UART_SetConfig+0x2e8>)
 800bf78:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bf7a:	f003 0307 	and.w	r3, r3, #7
 800bf7e:	2b05      	cmp	r3, #5
 800bf80:	f200 820f 	bhi.w	800c3a2 <UART_SetConfig+0x66a>
 800bf84:	4a33      	ldr	r2, [pc, #204]	; (800c054 <UART_SetConfig+0x31c>)
 800bf86:	e792      	b.n	800beae <UART_SetConfig+0x176>
 800bf88:	4b33      	ldr	r3, [pc, #204]	; (800c058 <UART_SetConfig+0x320>)
 800bf8a:	429d      	cmp	r5, r3
 800bf8c:	d108      	bne.n	800bfa0 <UART_SetConfig+0x268>
 800bf8e:	4b24      	ldr	r3, [pc, #144]	; (800c020 <UART_SetConfig+0x2e8>)
 800bf90:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bf92:	f003 0307 	and.w	r3, r3, #7
 800bf96:	2b05      	cmp	r3, #5
 800bf98:	f200 8203 	bhi.w	800c3a2 <UART_SetConfig+0x66a>
 800bf9c:	4a2f      	ldr	r2, [pc, #188]	; (800c05c <UART_SetConfig+0x324>)
 800bf9e:	e786      	b.n	800beae <UART_SetConfig+0x176>
 800bfa0:	4b1c      	ldr	r3, [pc, #112]	; (800c014 <UART_SetConfig+0x2dc>)
 800bfa2:	429d      	cmp	r5, r3
 800bfa4:	f040 81fd 	bne.w	800c3a2 <UART_SetConfig+0x66a>
 800bfa8:	f503 330e 	add.w	r3, r3, #145408	; 0x23800
 800bfac:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800bfae:	f002 0207 	and.w	r2, r2, #7
 800bfb2:	2a05      	cmp	r2, #5
 800bfb4:	d901      	bls.n	800bfba <UART_SetConfig+0x282>
        ret = HAL_ERROR;
 800bfb6:	2301      	movs	r3, #1
  return ret;
 800bfb8:	e0b0      	b.n	800c11c <UART_SetConfig+0x3e4>
 800bfba:	4929      	ldr	r1, [pc, #164]	; (800c060 <UART_SetConfig+0x328>)
 800bfbc:	5c8d      	ldrb	r5, [r1, r2]
    switch (clocksource)
 800bfbe:	2d08      	cmp	r5, #8
 800bfc0:	d05d      	beq.n	800c07e <UART_SetConfig+0x346>
 800bfc2:	d808      	bhi.n	800bfd6 <UART_SetConfig+0x29e>
 800bfc4:	2d02      	cmp	r5, #2
 800bfc6:	d04f      	beq.n	800c068 <UART_SetConfig+0x330>
 800bfc8:	2d04      	cmp	r5, #4
 800bfca:	d1f4      	bne.n	800bfb6 <UART_SetConfig+0x27e>
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bfcc:	4668      	mov	r0, sp
 800bfce:	f7fd fc2f 	bl	8009830 <HAL_RCCEx_GetPLL2ClockFreq>
      tmpreg = pll2_clocks.PLL2_Q_Frequency;
 800bfd2:	9801      	ldr	r0, [sp, #4]
      break;
 800bfd4:	e04a      	b.n	800c06c <UART_SetConfig+0x334>
    switch (clocksource)
 800bfd6:	2d20      	cmp	r5, #32
 800bfd8:	d05b      	beq.n	800c092 <UART_SetConfig+0x35a>
 800bfda:	2d40      	cmp	r5, #64	; 0x40
 800bfdc:	d04a      	beq.n	800c074 <UART_SetConfig+0x33c>
 800bfde:	2d10      	cmp	r5, #16
 800bfe0:	d1e9      	bne.n	800bfb6 <UART_SetConfig+0x27e>
      tmpreg =(uint32_t) CSI_VALUE;
 800bfe2:	4820      	ldr	r0, [pc, #128]	; (800c064 <UART_SetConfig+0x32c>)
      if ( (tmpreg < (3 * huart->Init.BaudRate) ) ||
 800bfe4:	6866      	ldr	r6, [r4, #4]
 800bfe6:	eb06 0346 	add.w	r3, r6, r6, lsl #1
 800bfea:	4283      	cmp	r3, r0
 800bfec:	d8e3      	bhi.n	800bfb6 <UART_SetConfig+0x27e>
 800bfee:	ebb0 3f06 	cmp.w	r0, r6, lsl #12
 800bff2:	d8e0      	bhi.n	800bfb6 <UART_SetConfig+0x27e>
        switch (clocksource)
 800bff4:	2d08      	cmp	r5, #8
 800bff6:	f000 80ab 	beq.w	800c150 <UART_SetConfig+0x418>
 800bffa:	d84d      	bhi.n	800c098 <UART_SetConfig+0x360>
 800bffc:	2d02      	cmp	r5, #2
 800bffe:	d06a      	beq.n	800c0d6 <UART_SetConfig+0x39e>
 800c000:	2d04      	cmp	r5, #4
 800c002:	f000 808f 	beq.w	800c124 <UART_SetConfig+0x3ec>
          ret = HAL_ERROR;
 800c006:	2301      	movs	r3, #1
 800c008:	e080      	b.n	800c10c <UART_SetConfig+0x3d4>
 800c00a:	bf00      	nop
 800c00c:	00bebc20 	.word	0x00bebc20
 800c010:	08013ad9 	.word	0x08013ad9
 800c014:	58000c00 	.word	0x58000c00
 800c018:	cfff69f3 	.word	0xcfff69f3
 800c01c:	40011000 	.word	0x40011000
 800c020:	58024400 	.word	0x58024400
 800c024:	08013aa4 	.word	0x08013aa4
 800c028:	40004400 	.word	0x40004400
 800c02c:	08013acd 	.word	0x08013acd
 800c030:	40004800 	.word	0x40004800
 800c034:	08013acd 	.word	0x08013acd
 800c038:	40004c00 	.word	0x40004c00
 800c03c:	08013acd 	.word	0x08013acd
 800c040:	40005000 	.word	0x40005000
 800c044:	08013acd 	.word	0x08013acd
 800c048:	40011400 	.word	0x40011400
 800c04c:	08013aa4 	.word	0x08013aa4
 800c050:	40007800 	.word	0x40007800
 800c054:	08013acd 	.word	0x08013acd
 800c058:	40007c00 	.word	0x40007c00
 800c05c:	08013acd 	.word	0x08013acd
 800c060:	08013ad3 	.word	0x08013ad3
 800c064:	003d0900 	.word	0x003d0900
      tmpreg = HAL_RCCEx_GetD3PCLK1Freq();
 800c068:	f7fd fbcc 	bl	8009804 <HAL_RCCEx_GetD3PCLK1Freq>
    if (tmpreg != 0U)
 800c06c:	2800      	cmp	r0, #0
 800c06e:	d1b9      	bne.n	800bfe4 <UART_SetConfig+0x2ac>
  HAL_StatusTypeDef ret               = HAL_OK;
 800c070:	2300      	movs	r3, #0
      break;
 800c072:	e053      	b.n	800c11c <UART_SetConfig+0x3e4>
      HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c074:	a803      	add	r0, sp, #12
 800c076:	f7fd fc7b 	bl	8009970 <HAL_RCCEx_GetPLL3ClockFreq>
      tmpreg = pll3_clocks.PLL3_Q_Frequency;
 800c07a:	9804      	ldr	r0, [sp, #16]
      break;
 800c07c:	e7f6      	b.n	800c06c <UART_SetConfig+0x334>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c07e:	681a      	ldr	r2, [r3, #0]
 800c080:	48bf      	ldr	r0, [pc, #764]	; (800c380 <UART_SetConfig+0x648>)
 800c082:	f012 0f20 	tst.w	r2, #32
 800c086:	d0ad      	beq.n	800bfe4 <UART_SetConfig+0x2ac>
        tmpreg = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800c088:	681b      	ldr	r3, [r3, #0]
 800c08a:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800c08e:	40d8      	lsrs	r0, r3
 800c090:	e7a8      	b.n	800bfe4 <UART_SetConfig+0x2ac>
      tmpreg = (uint32_t) LSE_VALUE;
 800c092:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800c096:	e7a5      	b.n	800bfe4 <UART_SetConfig+0x2ac>
        switch (clocksource)
 800c098:	2d20      	cmp	r5, #32
 800c09a:	d07e      	beq.n	800c19a <UART_SetConfig+0x462>
 800c09c:	2d40      	cmp	r5, #64	; 0x40
 800c09e:	d04c      	beq.n	800c13a <UART_SetConfig+0x402>
 800c0a0:	2d10      	cmp	r5, #16
 800c0a2:	d1b0      	bne.n	800c006 <UART_SetConfig+0x2ce>
          tmpreg = (uint32_t)(UART_DIV_LPUART(CSI_VALUE, huart->Init.BaudRate, huart->Init.Prescaler));
 800c0a4:	4bb7      	ldr	r3, [pc, #732]	; (800c384 <UART_SetConfig+0x64c>)
 800c0a6:	2100      	movs	r1, #0
 800c0a8:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800c0aa:	48b7      	ldr	r0, [pc, #732]	; (800c388 <UART_SetConfig+0x650>)
 800c0ac:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 800c0b0:	2300      	movs	r3, #0
 800c0b2:	f7f4 f96d 	bl	8000390 <__aeabi_uldivmod>
 800c0b6:	4632      	mov	r2, r6
 800c0b8:	ea4f 2901 	mov.w	r9, r1, lsl #8
 800c0bc:	2300      	movs	r3, #0
 800c0be:	ea4f 2800 	mov.w	r8, r0, lsl #8
 800c0c2:	ea49 6910 	orr.w	r9, r9, r0, lsr #24
 800c0c6:	0870      	lsrs	r0, r6, #1
 800c0c8:	eb18 0500 	adds.w	r5, r8, r0
 800c0cc:	f149 0600 	adc.w	r6, r9, #0
 800c0d0:	4628      	mov	r0, r5
 800c0d2:	4631      	mov	r1, r6
 800c0d4:	e017      	b.n	800c106 <UART_SetConfig+0x3ce>
          tmpreg = (uint32_t)(UART_DIV_LPUART(HAL_RCCEx_GetD3PCLK1Freq(), huart->Init.BaudRate, huart->Init.Prescaler));
 800c0d6:	f7fd fb95 	bl	8009804 <HAL_RCCEx_GetD3PCLK1Freq>
 800c0da:	4baa      	ldr	r3, [pc, #680]	; (800c384 <UART_SetConfig+0x64c>)
 800c0dc:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800c0de:	6865      	ldr	r5, [r4, #4]
 800c0e0:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 800c0e4:	2300      	movs	r3, #0
          tmpreg = (uint32_t)(UART_DIV_LPUART(pll2_clocks.PLL2_Q_Frequency, huart->Init.BaudRate, huart->Init.Prescaler));
 800c0e6:	2100      	movs	r1, #0
 800c0e8:	f7f4 f952 	bl	8000390 <__aeabi_uldivmod>
 800c0ec:	462a      	mov	r2, r5
 800c0ee:	020f      	lsls	r7, r1, #8
 800c0f0:	2300      	movs	r3, #0
 800c0f2:	0206      	lsls	r6, r0, #8
 800c0f4:	ea47 6710 	orr.w	r7, r7, r0, lsr #24
 800c0f8:	0868      	lsrs	r0, r5, #1
 800c0fa:	eb16 0800 	adds.w	r8, r6, r0
 800c0fe:	f147 0900 	adc.w	r9, r7, #0
 800c102:	4640      	mov	r0, r8
 800c104:	4649      	mov	r1, r9
          tmpreg = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.Prescaler));
 800c106:	f7f4 f943 	bl	8000390 <__aeabi_uldivmod>
          break;
 800c10a:	2300      	movs	r3, #0
        if ((tmpreg >= UART_LPUART_BRR_MIN) && (tmpreg <= UART_LPUART_BRR_MAX))
 800c10c:	f5a0 7140 	sub.w	r1, r0, #768	; 0x300
 800c110:	4a9e      	ldr	r2, [pc, #632]	; (800c38c <UART_SetConfig+0x654>)
 800c112:	4291      	cmp	r1, r2
 800c114:	f63f af4f 	bhi.w	800bfb6 <UART_SetConfig+0x27e>
           huart->Instance->BRR = tmpreg;
 800c118:	6822      	ldr	r2, [r4, #0]
 800c11a:	60d0      	str	r0, [r2, #12]
}
 800c11c:	4618      	mov	r0, r3
 800c11e:	b007      	add	sp, #28
 800c120:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c124:	4668      	mov	r0, sp
 800c126:	f7fd fb83 	bl	8009830 <HAL_RCCEx_GetPLL2ClockFreq>
          tmpreg = (uint32_t)(UART_DIV_LPUART(pll2_clocks.PLL2_Q_Frequency, huart->Init.BaudRate, huart->Init.Prescaler));
 800c12a:	4b96      	ldr	r3, [pc, #600]	; (800c384 <UART_SetConfig+0x64c>)
 800c12c:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800c12e:	6865      	ldr	r5, [r4, #4]
 800c130:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 800c134:	2300      	movs	r3, #0
 800c136:	9801      	ldr	r0, [sp, #4]
 800c138:	e7d5      	b.n	800c0e6 <UART_SetConfig+0x3ae>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c13a:	a803      	add	r0, sp, #12
 800c13c:	f7fd fc18 	bl	8009970 <HAL_RCCEx_GetPLL3ClockFreq>
          tmpreg = (uint32_t)(UART_DIV_LPUART(pll3_clocks.PLL3_Q_Frequency, huart->Init.BaudRate, huart->Init.Prescaler));
 800c140:	4b90      	ldr	r3, [pc, #576]	; (800c384 <UART_SetConfig+0x64c>)
 800c142:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800c144:	6865      	ldr	r5, [r4, #4]
 800c146:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 800c14a:	2300      	movs	r3, #0
 800c14c:	9804      	ldr	r0, [sp, #16]
 800c14e:	e7ca      	b.n	800c0e6 <UART_SetConfig+0x3ae>
          if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c150:	498f      	ldr	r1, [pc, #572]	; (800c390 <UART_SetConfig+0x658>)
 800c152:	0877      	lsrs	r7, r6, #1
 800c154:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800c156:	680d      	ldr	r5, [r1, #0]
 800c158:	4b8a      	ldr	r3, [pc, #552]	; (800c384 <UART_SetConfig+0x64c>)
 800c15a:	f015 0520 	ands.w	r5, r5, #32
 800c15e:	d017      	beq.n	800c190 <UART_SetConfig+0x458>
            tmpreg = (uint32_t)(UART_DIV_LPUART((HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3)), huart->Init.BaudRate, huart->Init.Prescaler));
 800c160:	6809      	ldr	r1, [r1, #0]
 800c162:	4887      	ldr	r0, [pc, #540]	; (800c380 <UART_SetConfig+0x648>)
 800c164:	f3c1 01c1 	ubfx	r1, r1, #3, #2
 800c168:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 800c16c:	2300      	movs	r3, #0
 800c16e:	40c8      	lsrs	r0, r1
 800c170:	2100      	movs	r1, #0
 800c172:	f7f4 f90d 	bl	8000390 <__aeabi_uldivmod>
 800c176:	4632      	mov	r2, r6
 800c178:	ea4f 2901 	mov.w	r9, r1, lsl #8
 800c17c:	2300      	movs	r3, #0
 800c17e:	ea4f 2800 	mov.w	r8, r0, lsl #8
 800c182:	ea49 6910 	orr.w	r9, r9, r0, lsr #24
 800c186:	eb18 0007 	adds.w	r0, r8, r7
 800c18a:	f149 0100 	adc.w	r1, r9, #0
 800c18e:	e7ba      	b.n	800c106 <UART_SetConfig+0x3ce>
            tmpreg = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.Prescaler));
 800c190:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 800c194:	2300      	movs	r3, #0
 800c196:	487a      	ldr	r0, [pc, #488]	; (800c380 <UART_SetConfig+0x648>)
 800c198:	e7ea      	b.n	800c170 <UART_SetConfig+0x438>
          tmpreg = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.Prescaler));
 800c19a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800c19c:	f44f 4500 	mov.w	r5, #32768	; 0x8000
 800c1a0:	4b78      	ldr	r3, [pc, #480]	; (800c384 <UART_SetConfig+0x64c>)
 800c1a2:	0870      	lsrs	r0, r6, #1
 800c1a4:	2100      	movs	r1, #0
 800c1a6:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800c1aa:	4632      	mov	r2, r6
 800c1ac:	f44f 7680 	mov.w	r6, #256	; 0x100
 800c1b0:	fbb5 f5f3 	udiv	r5, r5, r3
 800c1b4:	2300      	movs	r3, #0
 800c1b6:	fbe5 0106 	umlal	r0, r1, r5, r6
 800c1ba:	e7a4      	b.n	800c106 <UART_SetConfig+0x3ce>
    switch (clocksource)
 800c1bc:	2b20      	cmp	r3, #32
 800c1be:	d068      	beq.n	800c292 <UART_SetConfig+0x55a>
 800c1c0:	2b40      	cmp	r3, #64	; 0x40
 800c1c2:	d034      	beq.n	800c22e <UART_SetConfig+0x4f6>
 800c1c4:	2b10      	cmp	r3, #16
 800c1c6:	f47f ae84 	bne.w	800bed2 <UART_SetConfig+0x19a>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(CSI_VALUE, huart->Init.BaudRate, huart->Init.Prescaler));
 800c1ca:	4b6e      	ldr	r3, [pc, #440]	; (800c384 <UART_SetConfig+0x64c>)
 800c1cc:	4a6e      	ldr	r2, [pc, #440]	; (800c388 <UART_SetConfig+0x650>)
 800c1ce:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 800c1d2:	6860      	ldr	r0, [r4, #4]
 800c1d4:	fbb2 f3f3 	udiv	r3, r2, r3
 800c1d8:	0842      	lsrs	r2, r0, #1
 800c1da:	eb02 0243 	add.w	r2, r2, r3, lsl #1
 800c1de:	fbb2 f2f0 	udiv	r2, r2, r0
 800c1e2:	e00d      	b.n	800c200 <UART_SetConfig+0x4c8>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.Prescaler));
 800c1e4:	f7fc fc82 	bl	8008aec <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.Prescaler));
 800c1e8:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800c1ea:	4a66      	ldr	r2, [pc, #408]	; (800c384 <UART_SetConfig+0x64c>)
 800c1ec:	6863      	ldr	r3, [r4, #4]
 800c1ee:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
 800c1f2:	fbb0 f0f2 	udiv	r0, r0, r2
 800c1f6:	085a      	lsrs	r2, r3, #1
 800c1f8:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 800c1fc:	fbb2 f2f3 	udiv	r2, r2, r3
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate, huart->Init.Prescaler));
 800c200:	b292      	uxth	r2, r2
  HAL_StatusTypeDef ret               = HAL_OK;
 800c202:	2300      	movs	r3, #0
      break;
 800c204:	e03d      	b.n	800c282 <UART_SetConfig+0x54a>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.Prescaler));
 800c206:	f7fc fc87 	bl	8008b18 <HAL_RCC_GetPCLK2Freq>
 800c20a:	e7ed      	b.n	800c1e8 <UART_SetConfig+0x4b0>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c20c:	4668      	mov	r0, sp
 800c20e:	f7fd fb0f 	bl	8009830 <HAL_RCCEx_GetPLL2ClockFreq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pll2_clocks.PLL2_Q_Frequency, huart->Init.BaudRate, huart->Init.Prescaler));
 800c212:	4b5c      	ldr	r3, [pc, #368]	; (800c384 <UART_SetConfig+0x64c>)
 800c214:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800c216:	6861      	ldr	r1, [r4, #4]
 800c218:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 800c21c:	9b01      	ldr	r3, [sp, #4]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pll3_clocks.PLL3_Q_Frequency, huart->Init.BaudRate, huart->Init.Prescaler));
 800c21e:	fbb3 f3f2 	udiv	r3, r3, r2
 800c222:	084a      	lsrs	r2, r1, #1
 800c224:	eb02 0243 	add.w	r2, r2, r3, lsl #1
 800c228:	fbb2 f2f1 	udiv	r2, r2, r1
 800c22c:	e7e8      	b.n	800c200 <UART_SetConfig+0x4c8>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c22e:	a803      	add	r0, sp, #12
 800c230:	f7fd fb9e 	bl	8009970 <HAL_RCCEx_GetPLL3ClockFreq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pll3_clocks.PLL3_Q_Frequency, huart->Init.BaudRate, huart->Init.Prescaler));
 800c234:	4b53      	ldr	r3, [pc, #332]	; (800c384 <UART_SetConfig+0x64c>)
 800c236:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800c238:	6861      	ldr	r1, [r4, #4]
 800c23a:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 800c23e:	9b04      	ldr	r3, [sp, #16]
 800c240:	e7ed      	b.n	800c21e <UART_SetConfig+0x4e6>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c242:	4a53      	ldr	r2, [pc, #332]	; (800c390 <UART_SetConfig+0x658>)
 800c244:	6865      	ldr	r5, [r4, #4]
 800c246:	6813      	ldr	r3, [r2, #0]
 800c248:	484d      	ldr	r0, [pc, #308]	; (800c380 <UART_SetConfig+0x648>)
 800c24a:	f013 0320 	ands.w	r3, r3, #32
 800c24e:	4e4d      	ldr	r6, [pc, #308]	; (800c384 <UART_SetConfig+0x64c>)
 800c250:	d00d      	beq.n	800c26e <UART_SetConfig+0x536>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3)), huart->Init.BaudRate, huart->Init.Prescaler));
 800c252:	6812      	ldr	r2, [r2, #0]
 800c254:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 800c258:	40d0      	lsrs	r0, r2
 800c25a:	f836 2011 	ldrh.w	r2, [r6, r1, lsl #1]
 800c25e:	fbb0 f0f2 	udiv	r0, r0, r2
 800c262:	086a      	lsrs	r2, r5, #1
 800c264:	eb02 0240 	add.w	r2, r2, r0, lsl #1
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate, huart->Init.Prescaler));
 800c268:	fbb2 f2f5 	udiv	r2, r2, r5
 800c26c:	e7c8      	b.n	800c200 <UART_SetConfig+0x4c8>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.Prescaler));
 800c26e:	f836 2011 	ldrh.w	r2, [r6, r1, lsl #1]
 800c272:	fbb0 f0f2 	udiv	r0, r0, r2
 800c276:	086a      	lsrs	r2, r5, #1
 800c278:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 800c27c:	fbb2 f2f5 	udiv	r2, r2, r5
 800c280:	b292      	uxth	r2, r2
    brrtemp = usartdiv & 0xFFF0U;
 800c282:	f022 010f 	bic.w	r1, r2, #15
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800c286:	f3c2 0242 	ubfx	r2, r2, #1, #3
    huart->Instance->BRR = brrtemp;
 800c28a:	6820      	ldr	r0, [r4, #0]
 800c28c:	430a      	orrs	r2, r1
 800c28e:	60c2      	str	r2, [r0, #12]
 800c290:	e744      	b.n	800c11c <UART_SetConfig+0x3e4>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate, huart->Init.Prescaler));
 800c292:	4b3c      	ldr	r3, [pc, #240]	; (800c384 <UART_SetConfig+0x64c>)
 800c294:	6865      	ldr	r5, [r4, #4]
 800c296:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 800c29a:	fbb0 f2f3 	udiv	r2, r0, r3
 800c29e:	b293      	uxth	r3, r2
 800c2a0:	086a      	lsrs	r2, r5, #1
 800c2a2:	eb02 0243 	add.w	r2, r2, r3, lsl #1
 800c2a6:	e7df      	b.n	800c268 <UART_SetConfig+0x530>
    switch (clocksource)
 800c2a8:	2b08      	cmp	r3, #8
 800c2aa:	d046      	beq.n	800c33a <UART_SetConfig+0x602>
 800c2ac:	d818      	bhi.n	800c2e0 <UART_SetConfig+0x5a8>
 800c2ae:	2b01      	cmp	r3, #1
 800c2b0:	d035      	beq.n	800c31e <UART_SetConfig+0x5e6>
 800c2b2:	d324      	bcc.n	800c2fe <UART_SetConfig+0x5c6>
 800c2b4:	2b04      	cmp	r3, #4
 800c2b6:	f47f ae7e 	bne.w	800bfb6 <UART_SetConfig+0x27e>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c2ba:	4668      	mov	r0, sp
 800c2bc:	f7fd fab8 	bl	8009830 <HAL_RCCEx_GetPLL2ClockFreq>
        huart->Instance->BRR =  (uint16_t)(UART_DIV_SAMPLING16(pll2_clocks.PLL2_Q_Frequency, huart->Init.BaudRate, huart->Init.Prescaler));
 800c2c0:	4b30      	ldr	r3, [pc, #192]	; (800c384 <UART_SetConfig+0x64c>)
 800c2c2:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800c2c4:	e894 0006 	ldmia.w	r4, {r1, r2}
 800c2c8:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
 800c2cc:	9b01      	ldr	r3, [sp, #4]
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(pll3_clocks.PLL3_Q_Frequency, huart->Init.BaudRate, huart->Init.Prescaler));
 800c2ce:	fbb3 f3f0 	udiv	r3, r3, r0
 800c2d2:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 800c2d6:	fbb3 f3f2 	udiv	r3, r3, r2
 800c2da:	b29b      	uxth	r3, r3
 800c2dc:	60cb      	str	r3, [r1, #12]
 800c2de:	e6c7      	b.n	800c070 <UART_SetConfig+0x338>
    switch (clocksource)
 800c2e0:	2b20      	cmp	r3, #32
 800c2e2:	d057      	beq.n	800c394 <UART_SetConfig+0x65c>
 800c2e4:	2b40      	cmp	r3, #64	; 0x40
 800c2e6:	d01d      	beq.n	800c324 <UART_SetConfig+0x5ec>
 800c2e8:	2b10      	cmp	r3, #16
 800c2ea:	f47f ae64 	bne.w	800bfb6 <UART_SetConfig+0x27e>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(CSI_VALUE, huart->Init.BaudRate, huart->Init.Prescaler));
 800c2ee:	4b25      	ldr	r3, [pc, #148]	; (800c384 <UART_SetConfig+0x64c>)
 800c2f0:	6862      	ldr	r2, [r4, #4]
 800c2f2:	f833 1011 	ldrh.w	r1, [r3, r1, lsl #1]
 800c2f6:	4b24      	ldr	r3, [pc, #144]	; (800c388 <UART_SetConfig+0x650>)
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate, huart->Init.Prescaler));
 800c2f8:	fbb3 f3f1 	udiv	r3, r3, r1
 800c2fc:	e008      	b.n	800c310 <UART_SetConfig+0x5d8>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.Prescaler));
 800c2fe:	f7fc fbf5 	bl	8008aec <HAL_RCC_GetPCLK1Freq>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.Prescaler));
 800c302:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800c304:	4b1f      	ldr	r3, [pc, #124]	; (800c384 <UART_SetConfig+0x64c>)
 800c306:	6862      	ldr	r2, [r4, #4]
 800c308:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 800c30c:	fbb0 f3f3 	udiv	r3, r0, r3
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate, huart->Init.Prescaler));
 800c310:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 800c314:	fbb3 f3f2 	udiv	r3, r3, r2
 800c318:	b29b      	uxth	r3, r3
 800c31a:	60eb      	str	r3, [r5, #12]
 800c31c:	e6a8      	b.n	800c070 <UART_SetConfig+0x338>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.Prescaler));
 800c31e:	f7fc fbfb 	bl	8008b18 <HAL_RCC_GetPCLK2Freq>
 800c322:	e7ee      	b.n	800c302 <UART_SetConfig+0x5ca>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c324:	a803      	add	r0, sp, #12
 800c326:	f7fd fb23 	bl	8009970 <HAL_RCCEx_GetPLL3ClockFreq>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(pll3_clocks.PLL3_Q_Frequency, huart->Init.BaudRate, huart->Init.Prescaler));
 800c32a:	4b16      	ldr	r3, [pc, #88]	; (800c384 <UART_SetConfig+0x64c>)
 800c32c:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800c32e:	e894 0006 	ldmia.w	r4, {r1, r2}
 800c332:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
 800c336:	9b04      	ldr	r3, [sp, #16]
 800c338:	e7c9      	b.n	800c2ce <UART_SetConfig+0x596>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c33a:	4e15      	ldr	r6, [pc, #84]	; (800c390 <UART_SetConfig+0x658>)
 800c33c:	6860      	ldr	r0, [r4, #4]
 800c33e:	6833      	ldr	r3, [r6, #0]
 800c340:	4a0f      	ldr	r2, [pc, #60]	; (800c380 <UART_SetConfig+0x648>)
 800c342:	f013 0320 	ands.w	r3, r3, #32
 800c346:	4c0f      	ldr	r4, [pc, #60]	; (800c384 <UART_SetConfig+0x64c>)
 800c348:	d00e      	beq.n	800c368 <UART_SetConfig+0x630>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16((HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3)), huart->Init.BaudRate, huart->Init.Prescaler));
 800c34a:	6833      	ldr	r3, [r6, #0]
 800c34c:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800c350:	40da      	lsrs	r2, r3
 800c352:	f834 3011 	ldrh.w	r3, [r4, r1, lsl #1]
 800c356:	fbb2 f2f3 	udiv	r2, r2, r3
 800c35a:	eb02 0250 	add.w	r2, r2, r0, lsr #1
 800c35e:	fbb2 f2f0 	udiv	r2, r2, r0
 800c362:	b292      	uxth	r2, r2
 800c364:	60ea      	str	r2, [r5, #12]
 800c366:	e683      	b.n	800c070 <UART_SetConfig+0x338>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.Prescaler));
 800c368:	f834 1011 	ldrh.w	r1, [r4, r1, lsl #1]
 800c36c:	fbb2 f2f1 	udiv	r2, r2, r1
 800c370:	eb02 0250 	add.w	r2, r2, r0, lsr #1
 800c374:	fbb2 f2f0 	udiv	r2, r2, r0
 800c378:	b292      	uxth	r2, r2
 800c37a:	60ea      	str	r2, [r5, #12]
 800c37c:	e6ce      	b.n	800c11c <UART_SetConfig+0x3e4>
 800c37e:	bf00      	nop
 800c380:	03d09000 	.word	0x03d09000
 800c384:	08013b18 	.word	0x08013b18
 800c388:	003d0900 	.word	0x003d0900
 800c38c:	000ffcff 	.word	0x000ffcff
 800c390:	58024400 	.word	0x58024400
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate, huart->Init.Prescaler));
 800c394:	4b05      	ldr	r3, [pc, #20]	; (800c3ac <UART_SetConfig+0x674>)
 800c396:	6862      	ldr	r2, [r4, #4]
 800c398:	f833 1011 	ldrh.w	r1, [r3, r1, lsl #1]
 800c39c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800c3a0:	e7aa      	b.n	800c2f8 <UART_SetConfig+0x5c0>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800c3a2:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800c3a6:	f47f ae06 	bne.w	800bfb6 <UART_SetConfig+0x27e>
 800c3aa:	e592      	b.n	800bed2 <UART_SetConfig+0x19a>
 800c3ac:	08013b18 	.word	0x08013b18

0800c3b0 <UART_AdvFeatureConfig>:
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));
 800c3b0:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800c3b2:	2bff      	cmp	r3, #255	; 0xff
{
 800c3b4:	b510      	push	{r4, lr}
 800c3b6:	4604      	mov	r4, r0
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));
 800c3b8:	d904      	bls.n	800c3c4 <UART_AdvFeatureConfig+0x14>
 800c3ba:	f640 111b 	movw	r1, #2331	; 0x91b
 800c3be:	486a      	ldr	r0, [pc, #424]	; (800c568 <UART_AdvFeatureConfig+0x1b8>)
 800c3c0:	f7f5 fd85 	bl	8001ece <assert_failed>
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800c3c4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c3c6:	07d8      	lsls	r0, r3, #31
 800c3c8:	d50f      	bpl.n	800c3ea <UART_AdvFeatureConfig+0x3a>
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
 800c3ca:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800c3cc:	f433 3300 	bics.w	r3, r3, #131072	; 0x20000
 800c3d0:	d004      	beq.n	800c3dc <UART_AdvFeatureConfig+0x2c>
 800c3d2:	f44f 6112 	mov.w	r1, #2336	; 0x920
 800c3d6:	4864      	ldr	r0, [pc, #400]	; (800c568 <UART_AdvFeatureConfig+0x1b8>)
 800c3d8:	f7f5 fd79 	bl	8001ece <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800c3dc:	6822      	ldr	r2, [r4, #0]
 800c3de:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800c3e0:	6853      	ldr	r3, [r2, #4]
 800c3e2:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800c3e6:	430b      	orrs	r3, r1
 800c3e8:	6053      	str	r3, [r2, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800c3ea:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c3ec:	0799      	lsls	r1, r3, #30
 800c3ee:	d50f      	bpl.n	800c410 <UART_AdvFeatureConfig+0x60>
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
 800c3f0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800c3f2:	f433 3380 	bics.w	r3, r3, #65536	; 0x10000
 800c3f6:	d004      	beq.n	800c402 <UART_AdvFeatureConfig+0x52>
 800c3f8:	f640 1127 	movw	r1, #2343	; 0x927
 800c3fc:	485a      	ldr	r0, [pc, #360]	; (800c568 <UART_AdvFeatureConfig+0x1b8>)
 800c3fe:	f7f5 fd66 	bl	8001ece <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800c402:	6822      	ldr	r2, [r4, #0]
 800c404:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800c406:	6853      	ldr	r3, [r2, #4]
 800c408:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800c40c:	430b      	orrs	r3, r1
 800c40e:	6053      	str	r3, [r2, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800c410:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c412:	075a      	lsls	r2, r3, #29
 800c414:	d50f      	bpl.n	800c436 <UART_AdvFeatureConfig+0x86>
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
 800c416:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c418:	f433 2380 	bics.w	r3, r3, #262144	; 0x40000
 800c41c:	d004      	beq.n	800c428 <UART_AdvFeatureConfig+0x78>
 800c41e:	f640 112e 	movw	r1, #2350	; 0x92e
 800c422:	4851      	ldr	r0, [pc, #324]	; (800c568 <UART_AdvFeatureConfig+0x1b8>)
 800c424:	f7f5 fd53 	bl	8001ece <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800c428:	6822      	ldr	r2, [r4, #0]
 800c42a:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800c42c:	6853      	ldr	r3, [r2, #4]
 800c42e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800c432:	430b      	orrs	r3, r1
 800c434:	6053      	str	r3, [r2, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800c436:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c438:	071b      	lsls	r3, r3, #28
 800c43a:	d50f      	bpl.n	800c45c <UART_AdvFeatureConfig+0xac>
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
 800c43c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800c43e:	f433 4300 	bics.w	r3, r3, #32768	; 0x8000
 800c442:	d004      	beq.n	800c44e <UART_AdvFeatureConfig+0x9e>
 800c444:	f640 1135 	movw	r1, #2357	; 0x935
 800c448:	4847      	ldr	r0, [pc, #284]	; (800c568 <UART_AdvFeatureConfig+0x1b8>)
 800c44a:	f7f5 fd40 	bl	8001ece <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800c44e:	6822      	ldr	r2, [r4, #0]
 800c450:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800c452:	6853      	ldr	r3, [r2, #4]
 800c454:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800c458:	430b      	orrs	r3, r1
 800c45a:	6053      	str	r3, [r2, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800c45c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c45e:	06d8      	lsls	r0, r3, #27
 800c460:	d50f      	bpl.n	800c482 <UART_AdvFeatureConfig+0xd2>
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
 800c462:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800c464:	f433 5380 	bics.w	r3, r3, #4096	; 0x1000
 800c468:	d004      	beq.n	800c474 <UART_AdvFeatureConfig+0xc4>
 800c46a:	f640 113c 	movw	r1, #2364	; 0x93c
 800c46e:	483e      	ldr	r0, [pc, #248]	; (800c568 <UART_AdvFeatureConfig+0x1b8>)
 800c470:	f7f5 fd2d 	bl	8001ece <assert_failed>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800c474:	6822      	ldr	r2, [r4, #0]
 800c476:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800c478:	6893      	ldr	r3, [r2, #8]
 800c47a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800c47e:	430b      	orrs	r3, r1
 800c480:	6093      	str	r3, [r2, #8]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800c482:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c484:	0699      	lsls	r1, r3, #26
 800c486:	d50f      	bpl.n	800c4a8 <UART_AdvFeatureConfig+0xf8>
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
 800c488:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 800c48a:	f433 5300 	bics.w	r3, r3, #8192	; 0x2000
 800c48e:	d004      	beq.n	800c49a <UART_AdvFeatureConfig+0xea>
 800c490:	f640 1143 	movw	r1, #2371	; 0x943
 800c494:	4834      	ldr	r0, [pc, #208]	; (800c568 <UART_AdvFeatureConfig+0x1b8>)
 800c496:	f7f5 fd1a 	bl	8001ece <assert_failed>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800c49a:	6822      	ldr	r2, [r4, #0]
 800c49c:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 800c49e:	6893      	ldr	r3, [r2, #8]
 800c4a0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800c4a4:	430b      	orrs	r3, r1
 800c4a6:	6093      	str	r3, [r2, #8]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800c4a8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c4aa:	065a      	lsls	r2, r3, #25
 800c4ac:	d548      	bpl.n	800c540 <UART_AdvFeatureConfig+0x190>
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
 800c4ae:	6823      	ldr	r3, [r4, #0]
 800c4b0:	4a2e      	ldr	r2, [pc, #184]	; (800c56c <UART_AdvFeatureConfig+0x1bc>)
 800c4b2:	4293      	cmp	r3, r2
 800c4b4:	d020      	beq.n	800c4f8 <UART_AdvFeatureConfig+0x148>
 800c4b6:	f5a2 424c 	sub.w	r2, r2, #52224	; 0xcc00
 800c4ba:	4293      	cmp	r3, r2
 800c4bc:	d01c      	beq.n	800c4f8 <UART_AdvFeatureConfig+0x148>
 800c4be:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800c4c2:	4293      	cmp	r3, r2
 800c4c4:	d018      	beq.n	800c4f8 <UART_AdvFeatureConfig+0x148>
 800c4c6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800c4ca:	4293      	cmp	r3, r2
 800c4cc:	d014      	beq.n	800c4f8 <UART_AdvFeatureConfig+0x148>
 800c4ce:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800c4d2:	4293      	cmp	r3, r2
 800c4d4:	d010      	beq.n	800c4f8 <UART_AdvFeatureConfig+0x148>
 800c4d6:	f502 4244 	add.w	r2, r2, #50176	; 0xc400
 800c4da:	4293      	cmp	r3, r2
 800c4dc:	d00c      	beq.n	800c4f8 <UART_AdvFeatureConfig+0x148>
 800c4de:	f5a2 421c 	sub.w	r2, r2, #39936	; 0x9c00
 800c4e2:	4293      	cmp	r3, r2
 800c4e4:	d008      	beq.n	800c4f8 <UART_AdvFeatureConfig+0x148>
 800c4e6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800c4ea:	4293      	cmp	r3, r2
 800c4ec:	d004      	beq.n	800c4f8 <UART_AdvFeatureConfig+0x148>
 800c4ee:	f640 114a 	movw	r1, #2378	; 0x94a
 800c4f2:	481d      	ldr	r0, [pc, #116]	; (800c568 <UART_AdvFeatureConfig+0x1b8>)
 800c4f4:	f7f5 fceb 	bl	8001ece <assert_failed>
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
 800c4f8:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800c4fa:	f433 1380 	bics.w	r3, r3, #1048576	; 0x100000
 800c4fe:	d004      	beq.n	800c50a <UART_AdvFeatureConfig+0x15a>
 800c500:	f640 114b 	movw	r1, #2379	; 0x94b
 800c504:	4818      	ldr	r0, [pc, #96]	; (800c568 <UART_AdvFeatureConfig+0x1b8>)
 800c506:	f7f5 fce2 	bl	8001ece <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800c50a:	6821      	ldr	r1, [r4, #0]
 800c50c:	6d22      	ldr	r2, [r4, #80]	; 0x50
 800c50e:	684b      	ldr	r3, [r1, #4]
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800c510:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800c514:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800c518:	ea43 0302 	orr.w	r3, r3, r2
 800c51c:	604b      	str	r3, [r1, #4]
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800c51e:	d10f      	bne.n	800c540 <UART_AdvFeatureConfig+0x190>
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
 800c520:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800c522:	f433 03c0 	bics.w	r3, r3, #6291456	; 0x600000
 800c526:	d004      	beq.n	800c532 <UART_AdvFeatureConfig+0x182>
 800c528:	f44f 6115 	mov.w	r1, #2384	; 0x950
 800c52c:	480e      	ldr	r0, [pc, #56]	; (800c568 <UART_AdvFeatureConfig+0x1b8>)
 800c52e:	f7f5 fcce 	bl	8001ece <assert_failed>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800c532:	6822      	ldr	r2, [r4, #0]
 800c534:	6d61      	ldr	r1, [r4, #84]	; 0x54
 800c536:	6853      	ldr	r3, [r2, #4]
 800c538:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800c53c:	430b      	orrs	r3, r1
 800c53e:	6053      	str	r3, [r2, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800c540:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c542:	061b      	lsls	r3, r3, #24
 800c544:	d50f      	bpl.n	800c566 <UART_AdvFeatureConfig+0x1b6>
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
 800c546:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800c548:	f433 2300 	bics.w	r3, r3, #524288	; 0x80000
 800c54c:	d004      	beq.n	800c558 <UART_AdvFeatureConfig+0x1a8>
 800c54e:	f640 1158 	movw	r1, #2392	; 0x958
 800c552:	4805      	ldr	r0, [pc, #20]	; (800c568 <UART_AdvFeatureConfig+0x1b8>)
 800c554:	f7f5 fcbb 	bl	8001ece <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800c558:	6822      	ldr	r2, [r4, #0]
 800c55a:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800c55c:	6853      	ldr	r3, [r2, #4]
 800c55e:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 800c562:	430b      	orrs	r3, r1
 800c564:	6053      	str	r3, [r2, #4]
 800c566:	bd10      	pop	{r4, pc}
 800c568:	08013ad9 	.word	0x08013ad9
 800c56c:	40011000 	.word	0x40011000

0800c570 <UART_WaitOnFlagUntilTimeout>:
{
 800c570:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c574:	9d06      	ldr	r5, [sp, #24]
 800c576:	4604      	mov	r4, r0
 800c578:	460f      	mov	r7, r1
 800c57a:	4616      	mov	r6, r2
 800c57c:	4698      	mov	r8, r3
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c57e:	6821      	ldr	r1, [r4, #0]
 800c580:	69ca      	ldr	r2, [r1, #28]
 800c582:	ea37 0302 	bics.w	r3, r7, r2
 800c586:	bf0c      	ite	eq
 800c588:	2201      	moveq	r2, #1
 800c58a:	2200      	movne	r2, #0
 800c58c:	42b2      	cmp	r2, r6
 800c58e:	d002      	beq.n	800c596 <UART_WaitOnFlagUntilTimeout+0x26>
  return HAL_OK;
 800c590:	2000      	movs	r0, #0
}
 800c592:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if(Timeout != HAL_MAX_DELAY)
 800c596:	1c6b      	adds	r3, r5, #1
 800c598:	d0f2      	beq.n	800c580 <UART_WaitOnFlagUntilTimeout+0x10>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 800c59a:	b99d      	cbnz	r5, 800c5c4 <UART_WaitOnFlagUntilTimeout+0x54>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800c59c:	6823      	ldr	r3, [r4, #0]
        __HAL_UNLOCK(huart);
 800c59e:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800c5a0:	681a      	ldr	r2, [r3, #0]
 800c5a2:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800c5a6:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c5a8:	689a      	ldr	r2, [r3, #8]
 800c5aa:	f022 0201 	bic.w	r2, r2, #1
 800c5ae:	609a      	str	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 800c5b0:	2320      	movs	r3, #32
 800c5b2:	f884 3079 	strb.w	r3, [r4, #121]	; 0x79
        huart->RxState = HAL_UART_STATE_READY;
 800c5b6:	f884 307a 	strb.w	r3, [r4, #122]	; 0x7a
        __HAL_UNLOCK(huart);
 800c5ba:	2300      	movs	r3, #0
 800c5bc:	f884 3078 	strb.w	r3, [r4, #120]	; 0x78
 800c5c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 800c5c4:	f7f7 f85c 	bl	8003680 <HAL_GetTick>
 800c5c8:	eba0 0008 	sub.w	r0, r0, r8
 800c5cc:	4285      	cmp	r5, r0
 800c5ce:	d2d6      	bcs.n	800c57e <UART_WaitOnFlagUntilTimeout+0xe>
 800c5d0:	e7e4      	b.n	800c59c <UART_WaitOnFlagUntilTimeout+0x2c>

0800c5d2 <HAL_UART_Transmit>:
{
 800c5d2:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800c5d6:	461f      	mov	r7, r3
  if(huart->gState == HAL_UART_STATE_READY)
 800c5d8:	f890 3079 	ldrb.w	r3, [r0, #121]	; 0x79
{
 800c5dc:	4604      	mov	r4, r0
 800c5de:	460d      	mov	r5, r1
  if(huart->gState == HAL_UART_STATE_READY)
 800c5e0:	2b20      	cmp	r3, #32
{
 800c5e2:	4690      	mov	r8, r2
  if(huart->gState == HAL_UART_STATE_READY)
 800c5e4:	d14c      	bne.n	800c680 <HAL_UART_Transmit+0xae>
    if((pData == NULL ) || (Size == 0U))
 800c5e6:	2900      	cmp	r1, #0
 800c5e8:	d048      	beq.n	800c67c <HAL_UART_Transmit+0xaa>
 800c5ea:	2a00      	cmp	r2, #0
 800c5ec:	d046      	beq.n	800c67c <HAL_UART_Transmit+0xaa>
    __HAL_LOCK(huart);
 800c5ee:	f890 3078 	ldrb.w	r3, [r0, #120]	; 0x78
 800c5f2:	2b01      	cmp	r3, #1
 800c5f4:	d044      	beq.n	800c680 <HAL_UART_Transmit+0xae>
 800c5f6:	2301      	movs	r3, #1
 800c5f8:	f880 3078 	strb.w	r3, [r0, #120]	; 0x78
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c5fc:	2300      	movs	r3, #0
 800c5fe:	67c3      	str	r3, [r0, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800c600:	2321      	movs	r3, #33	; 0x21
 800c602:	f880 3079 	strb.w	r3, [r0, #121]	; 0x79
    tickstart = HAL_GetTick();
 800c606:	f7f7 f83b 	bl	8003680 <HAL_GetTick>
 800c60a:	4606      	mov	r6, r0
    huart->TxXferSize = Size;
 800c60c:	f8a4 8060 	strh.w	r8, [r4, #96]	; 0x60
    huart->TxXferCount = Size;
 800c610:	f8a4 8062 	strh.w	r8, [r4, #98]	; 0x62
    while(huart->TxXferCount > 0U)
 800c614:	f8b4 2062 	ldrh.w	r2, [r4, #98]	; 0x62
 800c618:	b292      	uxth	r2, r2
 800c61a:	b962      	cbnz	r2, 800c636 <HAL_UART_Transmit+0x64>
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800c61c:	9700      	str	r7, [sp, #0]
 800c61e:	4633      	mov	r3, r6
 800c620:	2140      	movs	r1, #64	; 0x40
 800c622:	4620      	mov	r0, r4
 800c624:	f7ff ffa4 	bl	800c570 <UART_WaitOnFlagUntilTimeout>
 800c628:	b998      	cbnz	r0, 800c652 <HAL_UART_Transmit+0x80>
    huart->gState = HAL_UART_STATE_READY;
 800c62a:	2320      	movs	r3, #32
    __HAL_UNLOCK(huart);
 800c62c:	f884 0078 	strb.w	r0, [r4, #120]	; 0x78
    huart->gState = HAL_UART_STATE_READY;
 800c630:	f884 3079 	strb.w	r3, [r4, #121]	; 0x79
    return HAL_OK;
 800c634:	e00e      	b.n	800c654 <HAL_UART_Transmit+0x82>
      huart->TxXferCount--;
 800c636:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800c63a:	2200      	movs	r2, #0
 800c63c:	9700      	str	r7, [sp, #0]
 800c63e:	2180      	movs	r1, #128	; 0x80
      huart->TxXferCount--;
 800c640:	3b01      	subs	r3, #1
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800c642:	4620      	mov	r0, r4
      huart->TxXferCount--;
 800c644:	b29b      	uxth	r3, r3
 800c646:	f8a4 3062 	strh.w	r3, [r4, #98]	; 0x62
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800c64a:	4633      	mov	r3, r6
 800c64c:	f7ff ff90 	bl	800c570 <UART_WaitOnFlagUntilTimeout>
 800c650:	b118      	cbz	r0, 800c65a <HAL_UART_Transmit+0x88>
        return HAL_TIMEOUT;
 800c652:	2003      	movs	r0, #3
}
 800c654:	b002      	add	sp, #8
 800c656:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c65a:	68a3      	ldr	r3, [r4, #8]
 800c65c:	6822      	ldr	r2, [r4, #0]
 800c65e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c662:	d107      	bne.n	800c674 <HAL_UART_Transmit+0xa2>
 800c664:	6923      	ldr	r3, [r4, #16]
 800c666:	b92b      	cbnz	r3, 800c674 <HAL_UART_Transmit+0xa2>
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 800c668:	f835 3b02 	ldrh.w	r3, [r5], #2
 800c66c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c670:	8513      	strh	r3, [r2, #40]	; 0x28
        pData += 2U;
 800c672:	e7cf      	b.n	800c614 <HAL_UART_Transmit+0x42>
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
 800c674:	782b      	ldrb	r3, [r5, #0]
 800c676:	3501      	adds	r5, #1
 800c678:	8513      	strh	r3, [r2, #40]	; 0x28
 800c67a:	e7cb      	b.n	800c614 <HAL_UART_Transmit+0x42>
      return  HAL_ERROR;
 800c67c:	2001      	movs	r0, #1
 800c67e:	e7e9      	b.n	800c654 <HAL_UART_Transmit+0x82>
    return HAL_BUSY;
 800c680:	2002      	movs	r0, #2
 800c682:	e7e7      	b.n	800c654 <HAL_UART_Transmit+0x82>

0800c684 <HAL_UART_Receive>:
{
 800c684:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800c688:	4698      	mov	r8, r3
  if(huart->RxState == HAL_UART_STATE_READY)
 800c68a:	f890 307a 	ldrb.w	r3, [r0, #122]	; 0x7a
{
 800c68e:	4604      	mov	r4, r0
 800c690:	460d      	mov	r5, r1
  if(huart->RxState == HAL_UART_STATE_READY)
 800c692:	2b20      	cmp	r3, #32
{
 800c694:	4616      	mov	r6, r2
  if(huart->RxState == HAL_UART_STATE_READY)
 800c696:	d161      	bne.n	800c75c <HAL_UART_Receive+0xd8>
    if((pData == NULL ) || (Size == 0U))
 800c698:	2900      	cmp	r1, #0
 800c69a:	d05d      	beq.n	800c758 <HAL_UART_Receive+0xd4>
 800c69c:	2a00      	cmp	r2, #0
 800c69e:	d05b      	beq.n	800c758 <HAL_UART_Receive+0xd4>
    __HAL_LOCK(huart);
 800c6a0:	f890 3078 	ldrb.w	r3, [r0, #120]	; 0x78
 800c6a4:	2b01      	cmp	r3, #1
 800c6a6:	d059      	beq.n	800c75c <HAL_UART_Receive+0xd8>
 800c6a8:	2301      	movs	r3, #1
 800c6aa:	f880 3078 	strb.w	r3, [r0, #120]	; 0x78
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c6ae:	2300      	movs	r3, #0
 800c6b0:	67c3      	str	r3, [r0, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800c6b2:	2322      	movs	r3, #34	; 0x22
 800c6b4:	f880 307a 	strb.w	r3, [r0, #122]	; 0x7a
    tickstart = HAL_GetTick();
 800c6b8:	f7f6 ffe2 	bl	8003680 <HAL_GetTick>
    UART_MASK_COMPUTATION(huart);
 800c6bc:	68a3      	ldr	r3, [r4, #8]
    tickstart = HAL_GetTick();
 800c6be:	4607      	mov	r7, r0
    huart->RxXferSize = Size;
 800c6c0:	f8a4 6068 	strh.w	r6, [r4, #104]	; 0x68
    UART_MASK_COMPUTATION(huart);
 800c6c4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
    huart->RxXferCount = Size;
 800c6c8:	f8a4 606a 	strh.w	r6, [r4, #106]	; 0x6a
    UART_MASK_COMPUTATION(huart);
 800c6cc:	d115      	bne.n	800c6fa <HAL_UART_Receive+0x76>
 800c6ce:	6923      	ldr	r3, [r4, #16]
 800c6d0:	b98b      	cbnz	r3, 800c6f6 <HAL_UART_Receive+0x72>
 800c6d2:	f240 13ff 	movw	r3, #511	; 0x1ff
 800c6d6:	f8a4 306c 	strh.w	r3, [r4, #108]	; 0x6c
    uhMask = huart->Mask;
 800c6da:	f8b4 606c 	ldrh.w	r6, [r4, #108]	; 0x6c
    while(huart->RxXferCount > 0U)
 800c6de:	f8b4 006a 	ldrh.w	r0, [r4, #106]	; 0x6a
 800c6e2:	b280      	uxth	r0, r0
 800c6e4:	b9b8      	cbnz	r0, 800c716 <HAL_UART_Receive+0x92>
    huart->RxState = HAL_UART_STATE_READY;
 800c6e6:	2320      	movs	r3, #32
    __HAL_UNLOCK(huart);
 800c6e8:	f884 0078 	strb.w	r0, [r4, #120]	; 0x78
    huart->RxState = HAL_UART_STATE_READY;
 800c6ec:	f884 307a 	strb.w	r3, [r4, #122]	; 0x7a
}
 800c6f0:	b002      	add	sp, #8
 800c6f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    UART_MASK_COMPUTATION(huart);
 800c6f6:	23ff      	movs	r3, #255	; 0xff
 800c6f8:	e7ed      	b.n	800c6d6 <HAL_UART_Receive+0x52>
 800c6fa:	b923      	cbnz	r3, 800c706 <HAL_UART_Receive+0x82>
 800c6fc:	6923      	ldr	r3, [r4, #16]
 800c6fe:	2b00      	cmp	r3, #0
 800c700:	d0f9      	beq.n	800c6f6 <HAL_UART_Receive+0x72>
 800c702:	237f      	movs	r3, #127	; 0x7f
 800c704:	e7e7      	b.n	800c6d6 <HAL_UART_Receive+0x52>
 800c706:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c70a:	d1e6      	bne.n	800c6da <HAL_UART_Receive+0x56>
 800c70c:	6923      	ldr	r3, [r4, #16]
 800c70e:	2b00      	cmp	r3, #0
 800c710:	d0f7      	beq.n	800c702 <HAL_UART_Receive+0x7e>
 800c712:	233f      	movs	r3, #63	; 0x3f
 800c714:	e7df      	b.n	800c6d6 <HAL_UART_Receive+0x52>
      huart->RxXferCount--;
 800c716:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800c71a:	2200      	movs	r2, #0
 800c71c:	f8cd 8000 	str.w	r8, [sp]
 800c720:	2120      	movs	r1, #32
      huart->RxXferCount--;
 800c722:	3b01      	subs	r3, #1
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800c724:	4620      	mov	r0, r4
      huart->RxXferCount--;
 800c726:	b29b      	uxth	r3, r3
 800c728:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800c72c:	463b      	mov	r3, r7
 800c72e:	f7ff ff1f 	bl	800c570 <UART_WaitOnFlagUntilTimeout>
 800c732:	b9a8      	cbnz	r0, 800c760 <HAL_UART_Receive+0xdc>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c734:	68a3      	ldr	r3, [r4, #8]
 800c736:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c73a:	6823      	ldr	r3, [r4, #0]
 800c73c:	d106      	bne.n	800c74c <HAL_UART_Receive+0xc8>
 800c73e:	6922      	ldr	r2, [r4, #16]
 800c740:	b922      	cbnz	r2, 800c74c <HAL_UART_Receive+0xc8>
        *tmp = (uint16_t)(huart->Instance->RDR & uhMask);
 800c742:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800c744:	4033      	ands	r3, r6
 800c746:	f825 3b02 	strh.w	r3, [r5], #2
        pData +=2U;
 800c74a:	e7c8      	b.n	800c6de <HAL_UART_Receive+0x5a>
        *pData++ = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800c74c:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800c74e:	3501      	adds	r5, #1
 800c750:	4033      	ands	r3, r6
 800c752:	f805 3c01 	strb.w	r3, [r5, #-1]
 800c756:	e7c2      	b.n	800c6de <HAL_UART_Receive+0x5a>
      return  HAL_ERROR;
 800c758:	2001      	movs	r0, #1
 800c75a:	e7c9      	b.n	800c6f0 <HAL_UART_Receive+0x6c>
    return HAL_BUSY;
 800c75c:	2002      	movs	r0, #2
 800c75e:	e7c7      	b.n	800c6f0 <HAL_UART_Receive+0x6c>
        return HAL_TIMEOUT;
 800c760:	2003      	movs	r0, #3
 800c762:	e7c5      	b.n	800c6f0 <HAL_UART_Receive+0x6c>

0800c764 <UART_CheckIdleState>:
{
 800c764:	b573      	push	{r0, r1, r4, r5, r6, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c766:	2600      	movs	r6, #0
{
 800c768:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c76a:	67c6      	str	r6, [r0, #124]	; 0x7c
  tickstart = HAL_GetTick();
 800c76c:	f7f6 ff88 	bl	8003680 <HAL_GetTick>
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800c770:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 800c772:	4605      	mov	r5, r0
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800c774:	681b      	ldr	r3, [r3, #0]
 800c776:	071a      	lsls	r2, r3, #28
 800c778:	d417      	bmi.n	800c7aa <UART_CheckIdleState+0x46>
  if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800c77a:	6823      	ldr	r3, [r4, #0]
 800c77c:	681b      	ldr	r3, [r3, #0]
 800c77e:	075b      	lsls	r3, r3, #29
 800c780:	d50a      	bpl.n	800c798 <UART_CheckIdleState+0x34>
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c782:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800c786:	2200      	movs	r2, #0
 800c788:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800c78c:	4620      	mov	r0, r4
 800c78e:	9300      	str	r3, [sp, #0]
 800c790:	462b      	mov	r3, r5
 800c792:	f7ff feed 	bl	800c570 <UART_WaitOnFlagUntilTimeout>
 800c796:	b9a0      	cbnz	r0, 800c7c2 <UART_CheckIdleState+0x5e>
  huart->gState = HAL_UART_STATE_READY;
 800c798:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 800c79a:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 800c79c:	f884 3079 	strb.w	r3, [r4, #121]	; 0x79
  __HAL_UNLOCK(huart);
 800c7a0:	f884 0078 	strb.w	r0, [r4, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800c7a4:	f884 307a 	strb.w	r3, [r4, #122]	; 0x7a
  return HAL_OK;
 800c7a8:	e00c      	b.n	800c7c4 <UART_CheckIdleState+0x60>
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c7aa:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800c7ae:	4632      	mov	r2, r6
 800c7b0:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800c7b4:	9300      	str	r3, [sp, #0]
 800c7b6:	4603      	mov	r3, r0
 800c7b8:	4620      	mov	r0, r4
 800c7ba:	f7ff fed9 	bl	800c570 <UART_WaitOnFlagUntilTimeout>
 800c7be:	2800      	cmp	r0, #0
 800c7c0:	d0db      	beq.n	800c77a <UART_CheckIdleState+0x16>
      return HAL_TIMEOUT;
 800c7c2:	2003      	movs	r0, #3
}
 800c7c4:	b002      	add	sp, #8
 800c7c6:	bd70      	pop	{r4, r5, r6, pc}

0800c7c8 <HAL_UART_Init>:
{
 800c7c8:	b510      	push	{r4, lr}
  if(huart == NULL)
 800c7ca:	4604      	mov	r4, r0
 800c7cc:	2800      	cmp	r0, #0
 800c7ce:	d079      	beq.n	800c8c4 <HAL_UART_Init+0xfc>
  if(huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 800c7d0:	6981      	ldr	r1, [r0, #24]
 800c7d2:	6803      	ldr	r3, [r0, #0]
 800c7d4:	4a3c      	ldr	r2, [pc, #240]	; (800c8c8 <HAL_UART_Init+0x100>)
 800c7d6:	2900      	cmp	r1, #0
 800c7d8:	d052      	beq.n	800c880 <HAL_UART_Init+0xb8>
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 800c7da:	4293      	cmp	r3, r2
 800c7dc:	d022      	beq.n	800c824 <HAL_UART_Init+0x5c>
 800c7de:	f5a2 424c 	sub.w	r2, r2, #52224	; 0xcc00
 800c7e2:	4293      	cmp	r3, r2
 800c7e4:	d01e      	beq.n	800c824 <HAL_UART_Init+0x5c>
 800c7e6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800c7ea:	4293      	cmp	r3, r2
 800c7ec:	d01a      	beq.n	800c824 <HAL_UART_Init+0x5c>
 800c7ee:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800c7f2:	4293      	cmp	r3, r2
 800c7f4:	d016      	beq.n	800c824 <HAL_UART_Init+0x5c>
 800c7f6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800c7fa:	4293      	cmp	r3, r2
 800c7fc:	d012      	beq.n	800c824 <HAL_UART_Init+0x5c>
 800c7fe:	f502 4244 	add.w	r2, r2, #50176	; 0xc400
 800c802:	4293      	cmp	r3, r2
 800c804:	d00e      	beq.n	800c824 <HAL_UART_Init+0x5c>
 800c806:	f5a2 421c 	sub.w	r2, r2, #39936	; 0x9c00
 800c80a:	4293      	cmp	r3, r2
 800c80c:	d00a      	beq.n	800c824 <HAL_UART_Init+0x5c>
 800c80e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800c812:	4293      	cmp	r3, r2
 800c814:	d006      	beq.n	800c824 <HAL_UART_Init+0x5c>
 800c816:	4a2d      	ldr	r2, [pc, #180]	; (800c8cc <HAL_UART_Init+0x104>)
 800c818:	4293      	cmp	r3, r2
 800c81a:	d003      	beq.n	800c824 <HAL_UART_Init+0x5c>
 800c81c:	21f0      	movs	r1, #240	; 0xf0
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
 800c81e:	482c      	ldr	r0, [pc, #176]	; (800c8d0 <HAL_UART_Init+0x108>)
 800c820:	f7f5 fb55 	bl	8001ece <assert_failed>
  if(huart->gState == HAL_UART_STATE_RESET)
 800c824:	f894 3079 	ldrb.w	r3, [r4, #121]	; 0x79
 800c828:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800c82c:	b923      	cbnz	r3, 800c838 <HAL_UART_Init+0x70>
    huart->Lock = HAL_UNLOCKED;
 800c82e:	f884 2078 	strb.w	r2, [r4, #120]	; 0x78
    HAL_UART_MspInit(huart);
 800c832:	4620      	mov	r0, r4
 800c834:	f7f6 f81c 	bl	8002870 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 800c838:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800c83a:	2324      	movs	r3, #36	; 0x24
  if (UART_SetConfig(huart) == HAL_ERROR)
 800c83c:	4620      	mov	r0, r4
  huart->gState = HAL_UART_STATE_BUSY;
 800c83e:	f884 3079 	strb.w	r3, [r4, #121]	; 0x79
  __HAL_UART_DISABLE(huart);
 800c842:	6813      	ldr	r3, [r2, #0]
 800c844:	f023 0301 	bic.w	r3, r3, #1
 800c848:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 800c84a:	f7ff fa75 	bl	800bd38 <UART_SetConfig>
 800c84e:	2801      	cmp	r0, #1
 800c850:	d038      	beq.n	800c8c4 <HAL_UART_Init+0xfc>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800c852:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c854:	b113      	cbz	r3, 800c85c <HAL_UART_Init+0x94>
    UART_AdvFeatureConfig(huart);
 800c856:	4620      	mov	r0, r4
 800c858:	f7ff fdaa 	bl	800c3b0 <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800c85c:	6823      	ldr	r3, [r4, #0]
  return (UART_CheckIdleState(huart));
 800c85e:	4620      	mov	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800c860:	685a      	ldr	r2, [r3, #4]
 800c862:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800c866:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800c868:	689a      	ldr	r2, [r3, #8]
 800c86a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800c86e:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 800c870:	681a      	ldr	r2, [r3, #0]
 800c872:	f042 0201 	orr.w	r2, r2, #1
}
 800c876:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  __HAL_UART_ENABLE(huart);
 800c87a:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 800c87c:	f7ff bf72 	b.w	800c764 <UART_CheckIdleState>
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
 800c880:	4293      	cmp	r3, r2
 800c882:	d0cf      	beq.n	800c824 <HAL_UART_Init+0x5c>
 800c884:	4a13      	ldr	r2, [pc, #76]	; (800c8d4 <HAL_UART_Init+0x10c>)
 800c886:	4293      	cmp	r3, r2
 800c888:	d0cc      	beq.n	800c824 <HAL_UART_Init+0x5c>
 800c88a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800c88e:	4293      	cmp	r3, r2
 800c890:	d0c8      	beq.n	800c824 <HAL_UART_Init+0x5c>
 800c892:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800c896:	4293      	cmp	r3, r2
 800c898:	d0c4      	beq.n	800c824 <HAL_UART_Init+0x5c>
 800c89a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800c89e:	4293      	cmp	r3, r2
 800c8a0:	d0c0      	beq.n	800c824 <HAL_UART_Init+0x5c>
 800c8a2:	f502 4244 	add.w	r2, r2, #50176	; 0xc400
 800c8a6:	4293      	cmp	r3, r2
 800c8a8:	d0bc      	beq.n	800c824 <HAL_UART_Init+0x5c>
 800c8aa:	f5a2 421c 	sub.w	r2, r2, #39936	; 0x9c00
 800c8ae:	4293      	cmp	r3, r2
 800c8b0:	d0b8      	beq.n	800c824 <HAL_UART_Init+0x5c>
 800c8b2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800c8b6:	4293      	cmp	r3, r2
 800c8b8:	d0b4      	beq.n	800c824 <HAL_UART_Init+0x5c>
 800c8ba:	4a04      	ldr	r2, [pc, #16]	; (800c8cc <HAL_UART_Init+0x104>)
 800c8bc:	4293      	cmp	r3, r2
 800c8be:	d0b1      	beq.n	800c824 <HAL_UART_Init+0x5c>
 800c8c0:	21f5      	movs	r1, #245	; 0xf5
 800c8c2:	e7ac      	b.n	800c81e <HAL_UART_Init+0x56>
}
 800c8c4:	2001      	movs	r0, #1
 800c8c6:	bd10      	pop	{r4, pc}
 800c8c8:	40011000 	.word	0x40011000
 800c8cc:	58000c00 	.word	0x58000c00
 800c8d0:	08013ad9 	.word	0x08013ad9
 800c8d4:	40004400 	.word	0x40004400

0800c8d8 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart: UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800c8d8:	4770      	bx	lr
	...

0800c8dc <DelayBlock_Enable>:
  */
HAL_StatusTypeDef DelayBlock_Enable(DLYB_TypeDef *DLYBx)
{
  uint32_t i=0,N=0, lng=0, tuningOn = 1;

  assert_param(IS_DLYB_ALL_INSTANCE(DLYBx));
 800c8dc:	4b23      	ldr	r3, [pc, #140]	; (800c96c <DelayBlock_Enable+0x90>)
 800c8de:	4298      	cmp	r0, r3
{
 800c8e0:	b570      	push	{r4, r5, r6, lr}
 800c8e2:	4604      	mov	r4, r0
  assert_param(IS_DLYB_ALL_INSTANCE(DLYBx));
 800c8e4:	d009      	beq.n	800c8fa <DelayBlock_Enable+0x1e>
 800c8e6:	4b22      	ldr	r3, [pc, #136]	; (800c970 <DelayBlock_Enable+0x94>)
 800c8e8:	4298      	cmp	r0, r3
 800c8ea:	d006      	beq.n	800c8fa <DelayBlock_Enable+0x1e>
 800c8ec:	4b21      	ldr	r3, [pc, #132]	; (800c974 <DelayBlock_Enable+0x98>)
 800c8ee:	4298      	cmp	r0, r3
 800c8f0:	d003      	beq.n	800c8fa <DelayBlock_Enable+0x1e>
 800c8f2:	2173      	movs	r1, #115	; 0x73
 800c8f4:	4820      	ldr	r0, [pc, #128]	; (800c978 <DelayBlock_Enable+0x9c>)
 800c8f6:	f7f5 faea 	bl	8001ece <assert_failed>

  DLYBx->CR = DLYB_CR_DEN | DLYB_CR_SEN;
 800c8fa:	2303      	movs	r3, #3
  uint32_t i=0,N=0, lng=0, tuningOn = 1;
 800c8fc:	2500      	movs	r5, #0
  {
    
    DLYBx->CFGR = 12 | (i << 8);
    HAL_Delay(1);
    if(((DLYBx->CFGR & DLYB_CFGR_LNGF) != 0) 
       && ((DLYBx->CFGR & DLYB_CFGR_LNG) != 0)
 800c8fe:	4e1f      	ldr	r6, [pc, #124]	; (800c97c <DelayBlock_Enable+0xa0>)
  DLYBx->CR = DLYB_CR_DEN | DLYB_CR_SEN;
 800c900:	6023      	str	r3, [r4, #0]
    DLYBx->CFGR = 12 | (i << 8);
 800c902:	022b      	lsls	r3, r5, #8
    HAL_Delay(1);
 800c904:	2001      	movs	r0, #1
    DLYBx->CFGR = 12 | (i << 8);
 800c906:	f043 030c 	orr.w	r3, r3, #12
 800c90a:	6063      	str	r3, [r4, #4]
    HAL_Delay(1);
 800c90c:	f7f6 febe 	bl	800368c <HAL_Delay>
    if(((DLYBx->CFGR & DLYB_CFGR_LNGF) != 0) 
 800c910:	6863      	ldr	r3, [r4, #4]
 800c912:	2b00      	cmp	r3, #0
 800c914:	da10      	bge.n	800c938 <DelayBlock_Enable+0x5c>
       && ((DLYBx->CFGR & DLYB_CFGR_LNG) != 0)
 800c916:	6863      	ldr	r3, [r4, #4]
 800c918:	4233      	tst	r3, r6
 800c91a:	d00d      	beq.n	800c938 <DelayBlock_Enable+0x5c>
       && ((DLYBx->CFGR & DLYB_CFGR_LNG) != (DLYB_CFGR_LNG_11 | DLYB_CFGR_LNG_10)))
 800c91c:	6863      	ldr	r3, [r4, #4]
 800c91e:	4033      	ands	r3, r6
 800c920:	f103 4274 	add.w	r2, r3, #4093640704	; 0xf4000000
 800c924:	4253      	negs	r3, r2
 800c926:	4153      	adcs	r3, r2
    {
      tuningOn = 0;
    }
    i++;
 800c928:	3501      	adds	r5, #1
  while((tuningOn != 0) && (i < DLYB_MAX_UNIT))
 800c92a:	b13b      	cbz	r3, 800c93c <DelayBlock_Enable+0x60>
 800c92c:	2d80      	cmp	r5, #128	; 0x80
 800c92e:	d1e8      	bne.n	800c902 <DelayBlock_Enable+0x26>
  * @retval HAL status
  */
HAL_StatusTypeDef DelayBlock_Disable(DLYB_TypeDef *DLYBx)
{
  /* Disable DLYB */
  DLYBx->CR = 0;
 800c930:	2300      	movs	r3, #0
  return HAL_ERROR;
 800c932:	2001      	movs	r0, #1
  DLYBx->CR = 0;
 800c934:	6023      	str	r3, [r4, #0]
  return HAL_ERROR;
 800c936:	bd70      	pop	{r4, r5, r6, pc}
 800c938:	2301      	movs	r3, #1
 800c93a:	e7f5      	b.n	800c928 <DelayBlock_Enable+0x4c>
  if(DLYB_MAX_UNIT != i)
 800c93c:	2d80      	cmp	r5, #128	; 0x80
 800c93e:	d0f7      	beq.n	800c930 <DelayBlock_Enable+0x54>
    lng = (DLYBx->CFGR & DLYB_CFGR_LNG) >> 16;
 800c940:	6862      	ldr	r2, [r4, #4]
    N = 10;
 800c942:	230a      	movs	r3, #10
    lng = (DLYBx->CFGR & DLYB_CFGR_LNG) >> 16;
 800c944:	f3c2 420b 	ubfx	r2, r2, #16, #12
    while((N>0) && ((lng >> N) == 0))
 800c948:	fa32 f103 	lsrs.w	r1, r2, r3
 800c94c:	d00a      	beq.n	800c964 <DelayBlock_Enable+0x88>
      MODIFY_REG(DLYBx->CFGR, DLYB_CFGR_SEL, ((N/2)+1));
 800c94e:	6862      	ldr	r2, [r4, #4]
 800c950:	085b      	lsrs	r3, r3, #1
      return HAL_OK;
 800c952:	2000      	movs	r0, #0
      MODIFY_REG(DLYBx->CFGR, DLYB_CFGR_SEL, ((N/2)+1));
 800c954:	f022 020f 	bic.w	r2, r2, #15
 800c958:	3301      	adds	r3, #1
 800c95a:	4313      	orrs	r3, r2
 800c95c:	6063      	str	r3, [r4, #4]
      DLYBx->CR = DLYB_CR_DEN;
 800c95e:	2301      	movs	r3, #1
 800c960:	6023      	str	r3, [r4, #0]
}
 800c962:	bd70      	pop	{r4, r5, r6, pc}
    while((N>0) && ((lng >> N) == 0))
 800c964:	3b01      	subs	r3, #1
 800c966:	d1ef      	bne.n	800c948 <DelayBlock_Enable+0x6c>
 800c968:	e7e2      	b.n	800c930 <DelayBlock_Enable+0x54>
 800c96a:	bf00      	nop
 800c96c:	52008000 	.word	0x52008000
 800c970:	48022800 	.word	0x48022800
 800c974:	52006000 	.word	0x52006000
 800c978:	08013b30 	.word	0x08013b30
 800c97c:	0fff0000 	.word	0x0fff0000

0800c980 <SDMMC_GetCmdResp2>:
  */
static uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800c980:	4b11      	ldr	r3, [pc, #68]	; (800c9c8 <SDMMC_GetCmdResp2+0x48>)
 800c982:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 800c986:	681b      	ldr	r3, [r3, #0]
 800c988:	fbb3 f2f2 	udiv	r2, r3, r2
 800c98c:	f241 3388 	movw	r3, #5000	; 0x1388
 800c990:	4353      	muls	r3, r2
  
  do
  {
    if (count-- == 0U)
 800c992:	f113 33ff 	adds.w	r3, r3, #4294967295
 800c996:	d313      	bcc.n	800c9c0 <SDMMC_GetCmdResp2+0x40>
    {
      return SDMMC_ERROR_TIMEOUT;
    }
    
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT));
 800c998:	6b42      	ldr	r2, [r0, #52]	; 0x34
 800c99a:	f012 0f45 	tst.w	r2, #69	; 0x45
 800c99e:	d0f8      	beq.n	800c992 <SDMMC_GetCmdResp2+0x12>
    
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800c9a0:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800c9a2:	075b      	lsls	r3, r3, #29
 800c9a4:	d503      	bpl.n	800c9ae <SDMMC_GetCmdResp2+0x2e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800c9a6:	2304      	movs	r3, #4
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800c9a8:	6383      	str	r3, [r0, #56]	; 0x38
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
  }

  return SDMMC_ERROR_NONE;
}
 800c9aa:	4618      	mov	r0, r3
 800c9ac:	4770      	bx	lr
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800c9ae:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800c9b0:	f013 0301 	ands.w	r3, r3, #1
 800c9b4:	d001      	beq.n	800c9ba <SDMMC_GetCmdResp2+0x3a>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800c9b6:	2301      	movs	r3, #1
 800c9b8:	e7f6      	b.n	800c9a8 <SDMMC_GetCmdResp2+0x28>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800c9ba:	4a04      	ldr	r2, [pc, #16]	; (800c9cc <SDMMC_GetCmdResp2+0x4c>)
 800c9bc:	6382      	str	r2, [r0, #56]	; 0x38
 800c9be:	e7f4      	b.n	800c9aa <SDMMC_GetCmdResp2+0x2a>
      return SDMMC_ERROR_TIMEOUT;
 800c9c0:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800c9c4:	e7f1      	b.n	800c9aa <SDMMC_GetCmdResp2+0x2a>
 800c9c6:	bf00      	nop
 800c9c8:	24000018 	.word	0x24000018
 800c9cc:	002000c5 	.word	0x002000c5

0800c9d0 <SDMMC_GetCmdResp3>:
  */
static uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800c9d0:	4b0e      	ldr	r3, [pc, #56]	; (800ca0c <SDMMC_GetCmdResp3+0x3c>)
 800c9d2:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 800c9d6:	681b      	ldr	r3, [r3, #0]
 800c9d8:	fbb3 f2f2 	udiv	r2, r3, r2
 800c9dc:	f241 3388 	movw	r3, #5000	; 0x1388
 800c9e0:	4353      	muls	r3, r2
  
  do
  {
    if (count-- == 0U)
 800c9e2:	f113 33ff 	adds.w	r3, r3, #4294967295
 800c9e6:	d30e      	bcc.n	800ca06 <SDMMC_GetCmdResp3+0x36>
    {
      return SDMMC_ERROR_TIMEOUT;
    }
    
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT));
 800c9e8:	6b42      	ldr	r2, [r0, #52]	; 0x34
 800c9ea:	f012 0f45 	tst.w	r2, #69	; 0x45
 800c9ee:	d0f8      	beq.n	800c9e2 <SDMMC_GetCmdResp3+0x12>
  
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800c9f0:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800c9f2:	f013 0304 	ands.w	r3, r3, #4
 800c9f6:	d003      	beq.n	800ca00 <SDMMC_GetCmdResp3+0x30>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800c9f8:	2304      	movs	r3, #4
 800c9fa:	6383      	str	r3, [r0, #56]	; 0x38
  {  
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
  }
  
  return SDMMC_ERROR_NONE;
 800c9fc:	4618      	mov	r0, r3
 800c9fe:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800ca00:	4a03      	ldr	r2, [pc, #12]	; (800ca10 <SDMMC_GetCmdResp3+0x40>)
 800ca02:	6382      	str	r2, [r0, #56]	; 0x38
 800ca04:	e7fa      	b.n	800c9fc <SDMMC_GetCmdResp3+0x2c>
      return SDMMC_ERROR_TIMEOUT;
 800ca06:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
}
 800ca0a:	4770      	bx	lr
 800ca0c:	24000018 	.word	0x24000018
 800ca10:	002000c5 	.word	0x002000c5

0800ca14 <SDMMC_GetCmdResp1>:
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800ca14:	4b42      	ldr	r3, [pc, #264]	; (800cb20 <SDMMC_GetCmdResp1+0x10c>)
{
 800ca16:	b510      	push	{r4, lr}
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800ca18:	681b      	ldr	r3, [r3, #0]
 800ca1a:	f44f 54fa 	mov.w	r4, #8000	; 0x1f40
 800ca1e:	fbb3 f3f4 	udiv	r3, r3, r4
 800ca22:	435a      	muls	r2, r3
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT | SDMMC_FLAG_BUSYD0END));
 800ca24:	4b3f      	ldr	r3, [pc, #252]	; (800cb24 <SDMMC_GetCmdResp1+0x110>)
    if (count-- == 0U)
 800ca26:	2a00      	cmp	r2, #0
 800ca28:	d046      	beq.n	800cab8 <SDMMC_GetCmdResp1+0xa4>
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT | SDMMC_FLAG_BUSYD0END));
 800ca2a:	6b44      	ldr	r4, [r0, #52]	; 0x34
 800ca2c:	3a01      	subs	r2, #1
 800ca2e:	421c      	tst	r4, r3
 800ca30:	d0f9      	beq.n	800ca26 <SDMMC_GetCmdResp1+0x12>
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800ca32:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800ca34:	075b      	lsls	r3, r3, #29
 800ca36:	d503      	bpl.n	800ca40 <SDMMC_GetCmdResp1+0x2c>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800ca38:	2304      	movs	r3, #4
 800ca3a:	6383      	str	r3, [r0, #56]	; 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800ca3c:	4618      	mov	r0, r3
 800ca3e:	bd10      	pop	{r4, pc}
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800ca40:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800ca42:	07dc      	lsls	r4, r3, #31
 800ca44:	d503      	bpl.n	800ca4e <SDMMC_GetCmdResp1+0x3a>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800ca46:	2301      	movs	r3, #1
 800ca48:	6383      	str	r3, [r0, #56]	; 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800ca4a:	2001      	movs	r0, #1
 800ca4c:	bd10      	pop	{r4, pc}
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800ca4e:	4b36      	ldr	r3, [pc, #216]	; (800cb28 <SDMMC_GetCmdResp1+0x114>)
 800ca50:	6383      	str	r3, [r0, #56]	; 0x38
  return (uint8_t)(SDMMCx->RESPCMD);
 800ca52:	6903      	ldr	r3, [r0, #16]
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800ca54:	b2db      	uxtb	r3, r3
 800ca56:	4299      	cmp	r1, r3
 800ca58:	d1f7      	bne.n	800ca4a <SDMMC_GetCmdResp1+0x36>
  return (*(__IO uint32_t *) tmp);
 800ca5a:	6943      	ldr	r3, [r0, #20]
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800ca5c:	4833      	ldr	r0, [pc, #204]	; (800cb2c <SDMMC_GetCmdResp1+0x118>)
 800ca5e:	4018      	ands	r0, r3
 800ca60:	2800      	cmp	r0, #0
 800ca62:	d05c      	beq.n	800cb1e <SDMMC_GetCmdResp1+0x10a>
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800ca64:	2b00      	cmp	r3, #0
 800ca66:	db2a      	blt.n	800cabe <SDMMC_GetCmdResp1+0xaa>
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800ca68:	005a      	lsls	r2, r3, #1
 800ca6a:	d42b      	bmi.n	800cac4 <SDMMC_GetCmdResp1+0xb0>
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800ca6c:	009c      	lsls	r4, r3, #2
 800ca6e:	d42b      	bmi.n	800cac8 <SDMMC_GetCmdResp1+0xb4>
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800ca70:	00d9      	lsls	r1, r3, #3
 800ca72:	d42b      	bmi.n	800cacc <SDMMC_GetCmdResp1+0xb8>
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800ca74:	011a      	lsls	r2, r3, #4
 800ca76:	d42c      	bmi.n	800cad2 <SDMMC_GetCmdResp1+0xbe>
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800ca78:	015c      	lsls	r4, r3, #5
 800ca7a:	d42d      	bmi.n	800cad8 <SDMMC_GetCmdResp1+0xc4>
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800ca7c:	01d9      	lsls	r1, r3, #7
 800ca7e:	d42e      	bmi.n	800cade <SDMMC_GetCmdResp1+0xca>
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800ca80:	021a      	lsls	r2, r3, #8
 800ca82:	d42f      	bmi.n	800cae4 <SDMMC_GetCmdResp1+0xd0>
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800ca84:	025c      	lsls	r4, r3, #9
 800ca86:	d430      	bmi.n	800caea <SDMMC_GetCmdResp1+0xd6>
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800ca88:	0299      	lsls	r1, r3, #10
 800ca8a:	d431      	bmi.n	800caf0 <SDMMC_GetCmdResp1+0xdc>
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800ca8c:	02da      	lsls	r2, r3, #11
 800ca8e:	d432      	bmi.n	800caf6 <SDMMC_GetCmdResp1+0xe2>
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800ca90:	035c      	lsls	r4, r3, #13
 800ca92:	d433      	bmi.n	800cafc <SDMMC_GetCmdResp1+0xe8>
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800ca94:	0399      	lsls	r1, r3, #14
 800ca96:	d434      	bmi.n	800cb02 <SDMMC_GetCmdResp1+0xee>
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800ca98:	03da      	lsls	r2, r3, #15
 800ca9a:	d435      	bmi.n	800cb08 <SDMMC_GetCmdResp1+0xf4>
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800ca9c:	041c      	lsls	r4, r3, #16
 800ca9e:	d436      	bmi.n	800cb0e <SDMMC_GetCmdResp1+0xfa>
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800caa0:	0459      	lsls	r1, r3, #17
 800caa2:	d437      	bmi.n	800cb14 <SDMMC_GetCmdResp1+0x100>
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800caa4:	049a      	lsls	r2, r3, #18
 800caa6:	d438      	bmi.n	800cb1a <SDMMC_GetCmdResp1+0x106>
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800caa8:	f013 0f08 	tst.w	r3, #8
 800caac:	bf14      	ite	ne
 800caae:	f44f 0000 	movne.w	r0, #8388608	; 0x800000
 800cab2:	f44f 3080 	moveq.w	r0, #65536	; 0x10000
 800cab6:	bd10      	pop	{r4, pc}
      return SDMMC_ERROR_TIMEOUT;
 800cab8:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 800cabc:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800cabe:	f04f 7000 	mov.w	r0, #33554432	; 0x2000000
 800cac2:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800cac4:	2040      	movs	r0, #64	; 0x40
 800cac6:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800cac8:	2080      	movs	r0, #128	; 0x80
 800caca:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800cacc:	f44f 7080 	mov.w	r0, #256	; 0x100
 800cad0:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800cad2:	f44f 7000 	mov.w	r0, #512	; 0x200
 800cad6:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800cad8:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800cadc:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800cade:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800cae2:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_COM_CRC_FAILED;
 800cae4:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800cae8:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_ILLEGAL_CMD;
 800caea:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800caee:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800caf0:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800caf4:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_CC_ERR;
 800caf6:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800cafa:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800cafc:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 800cb00:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800cb02:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 800cb06:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800cb08:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 800cb0c:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800cb0e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800cb12:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800cb14:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 800cb18:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_ERASE_RESET;
 800cb1a:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
}
 800cb1e:	bd10      	pop	{r4, pc}
 800cb20:	24000018 	.word	0x24000018
 800cb24:	00200045 	.word	0x00200045
 800cb28:	002000c5 	.word	0x002000c5
 800cb2c:	fdffe008 	.word	0xfdffe008

0800cb30 <SDMMC_Init>:
{
 800cb30:	b084      	sub	sp, #16
 800cb32:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cb36:	4605      	mov	r5, r0
 800cb38:	a809      	add	r0, sp, #36	; 0x24
 800cb3a:	460c      	mov	r4, r1
 800cb3c:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  assert_param(IS_SDMMC_ALL_INSTANCE(SDMMCx));
 800cb40:	4b21      	ldr	r3, [pc, #132]	; (800cbc8 <SDMMC_Init+0x98>)
 800cb42:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
 800cb46:	429d      	cmp	r5, r3
 800cb48:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800cb4a:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 800cb4e:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800cb50:	d003      	beq.n	800cb5a <SDMMC_Init+0x2a>
 800cb52:	21e2      	movs	r1, #226	; 0xe2
 800cb54:	481d      	ldr	r0, [pc, #116]	; (800cbcc <SDMMC_Init+0x9c>)
 800cb56:	f7f5 f9ba 	bl	8001ece <assert_failed>
  assert_param(IS_SDMMC_CLOCK_EDGE(Init.ClockEdge)); 
 800cb5a:	f434 3380 	bics.w	r3, r4, #65536	; 0x10000
 800cb5e:	d003      	beq.n	800cb68 <SDMMC_Init+0x38>
 800cb60:	21e3      	movs	r1, #227	; 0xe3
 800cb62:	481a      	ldr	r0, [pc, #104]	; (800cbcc <SDMMC_Init+0x9c>)
 800cb64:	f7f5 f9b3 	bl	8001ece <assert_failed>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(Init.ClockPowerSave));
 800cb68:	f439 5380 	bics.w	r3, r9, #4096	; 0x1000
 800cb6c:	d003      	beq.n	800cb76 <SDMMC_Init+0x46>
 800cb6e:	21e4      	movs	r1, #228	; 0xe4
 800cb70:	4816      	ldr	r0, [pc, #88]	; (800cbcc <SDMMC_Init+0x9c>)
 800cb72:	f7f5 f9ac 	bl	8001ece <assert_failed>
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
 800cb76:	f436 4380 	bics.w	r3, r6, #16384	; 0x4000
 800cb7a:	d006      	beq.n	800cb8a <SDMMC_Init+0x5a>
 800cb7c:	f5b6 4f00 	cmp.w	r6, #32768	; 0x8000
 800cb80:	d003      	beq.n	800cb8a <SDMMC_Init+0x5a>
 800cb82:	21e5      	movs	r1, #229	; 0xe5
 800cb84:	4811      	ldr	r0, [pc, #68]	; (800cbcc <SDMMC_Init+0x9c>)
 800cb86:	f7f5 f9a2 	bl	8001ece <assert_failed>
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
 800cb8a:	f438 3300 	bics.w	r3, r8, #131072	; 0x20000
 800cb8e:	d003      	beq.n	800cb98 <SDMMC_Init+0x68>
 800cb90:	21e6      	movs	r1, #230	; 0xe6
 800cb92:	480e      	ldr	r0, [pc, #56]	; (800cbcc <SDMMC_Init+0x9c>)
 800cb94:	f7f5 f99b 	bl	8001ece <assert_failed>
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));
 800cb98:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
 800cb9c:	d303      	bcc.n	800cba6 <SDMMC_Init+0x76>
 800cb9e:	21e7      	movs	r1, #231	; 0xe7
 800cba0:	480a      	ldr	r0, [pc, #40]	; (800cbcc <SDMMC_Init+0x9c>)
 800cba2:	f7f5 f994 	bl	8001ece <assert_failed>
  tmpreg |= (Init.ClockEdge           |\
 800cba6:	ea44 0309 	orr.w	r3, r4, r9
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 800cbaa:	6869      	ldr	r1, [r5, #4]
 800cbac:	4a08      	ldr	r2, [pc, #32]	; (800cbd0 <SDMMC_Init+0xa0>)
}
 800cbae:	2000      	movs	r0, #0
             Init.ClockPowerSave      |\
 800cbb0:	4333      	orrs	r3, r6
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 800cbb2:	400a      	ands	r2, r1
             Init.BusWide             |\
 800cbb4:	ea43 0308 	orr.w	r3, r3, r8
             Init.HardwareFlowControl |\
 800cbb8:	433b      	orrs	r3, r7
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 800cbba:	4313      	orrs	r3, r2
 800cbbc:	606b      	str	r3, [r5, #4]
}
 800cbbe:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cbc2:	b004      	add	sp, #16
 800cbc4:	4770      	bx	lr
 800cbc6:	bf00      	nop
 800cbc8:	52007000 	.word	0x52007000
 800cbcc:	08013b74 	.word	0x08013b74
 800cbd0:	fffc2c00 	.word	0xfffc2c00

0800cbd4 <SDMMC_ReadFIFO>:
 800cbd4:	f8d0 0080 	ldr.w	r0, [r0, #128]	; 0x80
 800cbd8:	4770      	bx	lr

0800cbda <SDMMC_WriteFIFO>:
  SDMMCx->FIFO = *pWriteData;
 800cbda:	680b      	ldr	r3, [r1, #0]
 800cbdc:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
}
 800cbe0:	2000      	movs	r0, #0
 800cbe2:	4770      	bx	lr

0800cbe4 <SDMMC_PowerState_ON>:
{  
 800cbe4:	b508      	push	{r3, lr}
  SDMMCx->POWER |= SDMMC_POWER_PWRCTRL;
 800cbe6:	6803      	ldr	r3, [r0, #0]
 800cbe8:	f043 0303 	orr.w	r3, r3, #3
 800cbec:	6003      	str	r3, [r0, #0]
  HAL_Delay(2);
 800cbee:	2002      	movs	r0, #2
 800cbf0:	f7f6 fd4c 	bl	800368c <HAL_Delay>
}
 800cbf4:	2000      	movs	r0, #0
 800cbf6:	bd08      	pop	{r3, pc}

0800cbf8 <SDMMC_GetPowerState>:
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 800cbf8:	6800      	ldr	r0, [r0, #0]
}
 800cbfa:	f000 0003 	and.w	r0, r0, #3
 800cbfe:	4770      	bx	lr

0800cc00 <SDMMC_SendCommand>:
{
 800cc00:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_SDMMC_CMD_INDEX(Command->CmdIndex));
 800cc02:	684b      	ldr	r3, [r1, #4]
{
 800cc04:	4605      	mov	r5, r0
 800cc06:	460c      	mov	r4, r1
  assert_param(IS_SDMMC_CMD_INDEX(Command->CmdIndex));
 800cc08:	2b3f      	cmp	r3, #63	; 0x3f
 800cc0a:	d904      	bls.n	800cc16 <SDMMC_SendCommand+0x16>
 800cc0c:	f240 117d 	movw	r1, #381	; 0x17d
 800cc10:	4819      	ldr	r0, [pc, #100]	; (800cc78 <SDMMC_SendCommand+0x78>)
 800cc12:	f7f5 f95c 	bl	8001ece <assert_failed>
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
 800cc16:	68a3      	ldr	r3, [r4, #8]
 800cc18:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 800cc1c:	d007      	beq.n	800cc2e <SDMMC_SendCommand+0x2e>
 800cc1e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800cc22:	d004      	beq.n	800cc2e <SDMMC_SendCommand+0x2e>
 800cc24:	f44f 71bf 	mov.w	r1, #382	; 0x17e
 800cc28:	4813      	ldr	r0, [pc, #76]	; (800cc78 <SDMMC_SendCommand+0x78>)
 800cc2a:	f7f5 f950 	bl	8001ece <assert_failed>
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
 800cc2e:	68e3      	ldr	r3, [r4, #12]
 800cc30:	f433 6280 	bics.w	r2, r3, #1024	; 0x400
 800cc34:	d007      	beq.n	800cc46 <SDMMC_SendCommand+0x46>
 800cc36:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800cc3a:	d004      	beq.n	800cc46 <SDMMC_SendCommand+0x46>
 800cc3c:	f240 117f 	movw	r1, #383	; 0x17f
 800cc40:	480d      	ldr	r0, [pc, #52]	; (800cc78 <SDMMC_SendCommand+0x78>)
 800cc42:	f7f5 f944 	bl	8001ece <assert_failed>
  assert_param(IS_SDMMC_CPSM(Command->CPSM));
 800cc46:	6923      	ldr	r3, [r4, #16]
 800cc48:	f433 5380 	bics.w	r3, r3, #4096	; 0x1000
 800cc4c:	d004      	beq.n	800cc58 <SDMMC_SendCommand+0x58>
 800cc4e:	f44f 71c0 	mov.w	r1, #384	; 0x180
 800cc52:	4809      	ldr	r0, [pc, #36]	; (800cc78 <SDMMC_SendCommand+0x78>)
 800cc54:	f7f5 f93b 	bl	8001ece <assert_failed>
  SDMMCx->ARG = Command->Argument;
 800cc58:	6823      	ldr	r3, [r4, #0]
}
 800cc5a:	2000      	movs	r0, #0
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800cc5c:	68a2      	ldr	r2, [r4, #8]
  SDMMCx->ARG = Command->Argument;
 800cc5e:	60ab      	str	r3, [r5, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800cc60:	6863      	ldr	r3, [r4, #4]
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800cc62:	68e9      	ldr	r1, [r5, #12]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800cc64:	4313      	orrs	r3, r2
                       Command->Response         |\
 800cc66:	68e2      	ldr	r2, [r4, #12]
 800cc68:	4313      	orrs	r3, r2
                       Command->WaitForInterrupt |\
 800cc6a:	6922      	ldr	r2, [r4, #16]
 800cc6c:	4313      	orrs	r3, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800cc6e:	4a03      	ldr	r2, [pc, #12]	; (800cc7c <SDMMC_SendCommand+0x7c>)
 800cc70:	400a      	ands	r2, r1
 800cc72:	4313      	orrs	r3, r2
 800cc74:	60eb      	str	r3, [r5, #12]
}
 800cc76:	bd38      	pop	{r3, r4, r5, pc}
 800cc78:	08013b74 	.word	0x08013b74
 800cc7c:	fffee0c0 	.word	0xfffee0c0

0800cc80 <SDMMC_GetResponse>:
{
 800cc80:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_SDMMC_RESP(Response));
 800cc82:	f031 030c 	bics.w	r3, r1, #12
{
 800cc86:	4604      	mov	r4, r0
 800cc88:	460d      	mov	r5, r1
  assert_param(IS_SDMMC_RESP(Response));
 800cc8a:	d004      	beq.n	800cc96 <SDMMC_GetResponse+0x16>
 800cc8c:	f44f 71d6 	mov.w	r1, #428	; 0x1ac
 800cc90:	4802      	ldr	r0, [pc, #8]	; (800cc9c <SDMMC_GetResponse+0x1c>)
 800cc92:	f7f5 f91c 	bl	8001ece <assert_failed>
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 800cc96:	3414      	adds	r4, #20
  return (*(__IO uint32_t *) tmp);
 800cc98:	5960      	ldr	r0, [r4, r5]
}  
 800cc9a:	bd38      	pop	{r3, r4, r5, pc}
 800cc9c:	08013b74 	.word	0x08013b74

0800cca0 <SDMMC_ConfigData>:
{
 800cca0:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_SDMMC_DATA_LENGTH(Data->DataLength));
 800cca2:	684b      	ldr	r3, [r1, #4]
{
 800cca4:	4605      	mov	r5, r0
 800cca6:	460c      	mov	r4, r1
  assert_param(IS_SDMMC_DATA_LENGTH(Data->DataLength));
 800cca8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800ccac:	d304      	bcc.n	800ccb8 <SDMMC_ConfigData+0x18>
 800ccae:	f240 11c1 	movw	r1, #449	; 0x1c1
 800ccb2:	4821      	ldr	r0, [pc, #132]	; (800cd38 <SDMMC_ConfigData+0x98>)
 800ccb4:	f7f5 f90b 	bl	8001ece <assert_failed>
  assert_param(IS_SDMMC_BLOCK_SIZE(Data->DataBlockSize));
 800ccb8:	68a3      	ldr	r3, [r4, #8]
 800ccba:	f033 0230 	bics.w	r2, r3, #48	; 0x30
 800ccbe:	f023 0110 	bic.w	r1, r3, #16
 800ccc2:	d00c      	beq.n	800ccde <SDMMC_ConfigData+0x3e>
 800ccc4:	2a40      	cmp	r2, #64	; 0x40
 800ccc6:	d00a      	beq.n	800ccde <SDMMC_ConfigData+0x3e>
 800ccc8:	2a80      	cmp	r2, #128	; 0x80
 800ccca:	d008      	beq.n	800ccde <SDMMC_ConfigData+0x3e>
 800cccc:	29c0      	cmp	r1, #192	; 0xc0
 800ccce:	d006      	beq.n	800ccde <SDMMC_ConfigData+0x3e>
 800ccd0:	2be0      	cmp	r3, #224	; 0xe0
 800ccd2:	d004      	beq.n	800ccde <SDMMC_ConfigData+0x3e>
 800ccd4:	f44f 71e1 	mov.w	r1, #450	; 0x1c2
 800ccd8:	4817      	ldr	r0, [pc, #92]	; (800cd38 <SDMMC_ConfigData+0x98>)
 800ccda:	f7f5 f8f8 	bl	8001ece <assert_failed>
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
 800ccde:	68e3      	ldr	r3, [r4, #12]
 800cce0:	f033 0302 	bics.w	r3, r3, #2
 800cce4:	d004      	beq.n	800ccf0 <SDMMC_ConfigData+0x50>
 800cce6:	f240 11c3 	movw	r1, #451	; 0x1c3
 800ccea:	4813      	ldr	r0, [pc, #76]	; (800cd38 <SDMMC_ConfigData+0x98>)
 800ccec:	f7f5 f8ef 	bl	8001ece <assert_failed>
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
 800ccf0:	6923      	ldr	r3, [r4, #16]
 800ccf2:	f033 0308 	bics.w	r3, r3, #8
 800ccf6:	d004      	beq.n	800cd02 <SDMMC_ConfigData+0x62>
 800ccf8:	f44f 71e2 	mov.w	r1, #452	; 0x1c4
 800ccfc:	480e      	ldr	r0, [pc, #56]	; (800cd38 <SDMMC_ConfigData+0x98>)
 800ccfe:	f7f5 f8e6 	bl	8001ece <assert_failed>
  assert_param(IS_SDMMC_DPSM(Data->DPSM));
 800cd02:	6963      	ldr	r3, [r4, #20]
 800cd04:	2b01      	cmp	r3, #1
 800cd06:	d904      	bls.n	800cd12 <SDMMC_ConfigData+0x72>
 800cd08:	f240 11c5 	movw	r1, #453	; 0x1c5
 800cd0c:	480a      	ldr	r0, [pc, #40]	; (800cd38 <SDMMC_ConfigData+0x98>)
 800cd0e:	f7f5 f8de 	bl	8001ece <assert_failed>
  SDMMCx->DTIMER = Data->DataTimeOut;
 800cd12:	6823      	ldr	r3, [r4, #0]
}
 800cd14:	2000      	movs	r0, #0
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800cd16:	68e1      	ldr	r1, [r4, #12]
  SDMMCx->DTIMER = Data->DataTimeOut;
 800cd18:	626b      	str	r3, [r5, #36]	; 0x24
  SDMMCx->DLEN = Data->DataLength;
 800cd1a:	6863      	ldr	r3, [r4, #4]
 800cd1c:	62ab      	str	r3, [r5, #40]	; 0x28
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800cd1e:	68a3      	ldr	r3, [r4, #8]
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800cd20:	6aea      	ldr	r2, [r5, #44]	; 0x2c
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800cd22:	430b      	orrs	r3, r1
                       Data->TransferDir   |\
 800cd24:	6921      	ldr	r1, [r4, #16]
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800cd26:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
                       Data->TransferDir   |\
 800cd2a:	430b      	orrs	r3, r1
                       Data->TransferMode  |\
 800cd2c:	6961      	ldr	r1, [r4, #20]
 800cd2e:	430b      	orrs	r3, r1
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800cd30:	4313      	orrs	r3, r2
 800cd32:	62eb      	str	r3, [r5, #44]	; 0x2c
}
 800cd34:	bd38      	pop	{r3, r4, r5, pc}
 800cd36:	bf00      	nop
 800cd38:	08013b74 	.word	0x08013b74

0800cd3c <SDMMC_CmdBlockLength>:
{
 800cd3c:	b530      	push	{r4, r5, lr}
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800cd3e:	f44f 7380 	mov.w	r3, #256	; 0x100
{
 800cd42:	b087      	sub	sp, #28
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800cd44:	2410      	movs	r4, #16
{
 800cd46:	4605      	mov	r5, r0
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800cd48:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800cd4a:	2300      	movs	r3, #0
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800cd4c:	9101      	str	r1, [sp, #4]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800cd4e:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800cd50:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800cd52:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800cd56:	9402      	str	r4, [sp, #8]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800cd58:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800cd5a:	f7ff ff51 	bl	800cc00 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 800cd5e:	f241 3288 	movw	r2, #5000	; 0x1388
 800cd62:	4621      	mov	r1, r4
 800cd64:	4628      	mov	r0, r5
 800cd66:	f7ff fe55 	bl	800ca14 <SDMMC_GetCmdResp1>
}
 800cd6a:	b007      	add	sp, #28
 800cd6c:	bd30      	pop	{r4, r5, pc}

0800cd6e <SDMMC_CmdReadSingleBlock>:
{
 800cd6e:	b530      	push	{r4, r5, lr}
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800cd70:	f44f 7380 	mov.w	r3, #256	; 0x100
{
 800cd74:	b087      	sub	sp, #28
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800cd76:	2411      	movs	r4, #17
{
 800cd78:	4605      	mov	r5, r0
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800cd7a:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800cd7c:	2300      	movs	r3, #0
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800cd7e:	9101      	str	r1, [sp, #4]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800cd80:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800cd82:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800cd84:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800cd88:	9402      	str	r4, [sp, #8]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800cd8a:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800cd8c:	f7ff ff38 	bl	800cc00 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 800cd90:	f241 3288 	movw	r2, #5000	; 0x1388
 800cd94:	4621      	mov	r1, r4
 800cd96:	4628      	mov	r0, r5
 800cd98:	f7ff fe3c 	bl	800ca14 <SDMMC_GetCmdResp1>
}
 800cd9c:	b007      	add	sp, #28
 800cd9e:	bd30      	pop	{r4, r5, pc}

0800cda0 <SDMMC_CmdReadMultiBlock>:
{
 800cda0:	b530      	push	{r4, r5, lr}
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800cda2:	f44f 7380 	mov.w	r3, #256	; 0x100
{
 800cda6:	b087      	sub	sp, #28
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800cda8:	2412      	movs	r4, #18
{
 800cdaa:	4605      	mov	r5, r0
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800cdac:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800cdae:	2300      	movs	r3, #0
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800cdb0:	9101      	str	r1, [sp, #4]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800cdb2:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800cdb4:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800cdb6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800cdba:	9402      	str	r4, [sp, #8]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800cdbc:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800cdbe:	f7ff ff1f 	bl	800cc00 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 800cdc2:	f241 3288 	movw	r2, #5000	; 0x1388
 800cdc6:	4621      	mov	r1, r4
 800cdc8:	4628      	mov	r0, r5
 800cdca:	f7ff fe23 	bl	800ca14 <SDMMC_GetCmdResp1>
}
 800cdce:	b007      	add	sp, #28
 800cdd0:	bd30      	pop	{r4, r5, pc}

0800cdd2 <SDMMC_CmdWriteSingleBlock>:
{
 800cdd2:	b530      	push	{r4, r5, lr}
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800cdd4:	f44f 7380 	mov.w	r3, #256	; 0x100
{
 800cdd8:	b087      	sub	sp, #28
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800cdda:	2418      	movs	r4, #24
{
 800cddc:	4605      	mov	r5, r0
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800cdde:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800cde0:	2300      	movs	r3, #0
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800cde2:	9101      	str	r1, [sp, #4]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800cde4:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800cde6:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800cde8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800cdec:	9402      	str	r4, [sp, #8]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800cdee:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800cdf0:	f7ff ff06 	bl	800cc00 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 800cdf4:	f241 3288 	movw	r2, #5000	; 0x1388
 800cdf8:	4621      	mov	r1, r4
 800cdfa:	4628      	mov	r0, r5
 800cdfc:	f7ff fe0a 	bl	800ca14 <SDMMC_GetCmdResp1>
}
 800ce00:	b007      	add	sp, #28
 800ce02:	bd30      	pop	{r4, r5, pc}

0800ce04 <SDMMC_CmdWriteMultiBlock>:
{
 800ce04:	b530      	push	{r4, r5, lr}
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800ce06:	f44f 7380 	mov.w	r3, #256	; 0x100
{
 800ce0a:	b087      	sub	sp, #28
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800ce0c:	2419      	movs	r4, #25
{
 800ce0e:	4605      	mov	r5, r0
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800ce10:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800ce12:	2300      	movs	r3, #0
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800ce14:	9101      	str	r1, [sp, #4]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800ce16:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800ce18:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800ce1a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800ce1e:	9402      	str	r4, [sp, #8]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800ce20:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800ce22:	f7ff feed 	bl	800cc00 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 800ce26:	f241 3288 	movw	r2, #5000	; 0x1388
 800ce2a:	4621      	mov	r1, r4
 800ce2c:	4628      	mov	r0, r5
 800ce2e:	f7ff fdf1 	bl	800ca14 <SDMMC_GetCmdResp1>
}
 800ce32:	b007      	add	sp, #28
 800ce34:	bd30      	pop	{r4, r5, pc}
	...

0800ce38 <SDMMC_CmdStopTransfer>:
{
 800ce38:	b530      	push	{r4, r5, lr}
  sdmmc_cmdinit.Argument         = 0;
 800ce3a:	2300      	movs	r3, #0
{
 800ce3c:	b087      	sub	sp, #28
 800ce3e:	4604      	mov	r4, r0
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800ce40:	250c      	movs	r5, #12
  sdmmc_cmdinit.Argument         = 0;
 800ce42:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800ce44:	f44f 7280 	mov.w	r2, #256	; 0x100
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800ce48:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800ce4a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800ce4e:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800ce50:	9203      	str	r2, [sp, #12]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800ce52:	9305      	str	r3, [sp, #20]
  __SDMMC_CMDSTOP_ENABLE(SDMMCx);
 800ce54:	68c3      	ldr	r3, [r0, #12]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800ce56:	9502      	str	r5, [sp, #8]
  __SDMMC_CMDSTOP_ENABLE(SDMMCx);
 800ce58:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ce5c:	60c3      	str	r3, [r0, #12]
  __SDMMC_CMDTRANS_DISABLE(SDMMCx);
 800ce5e:	68c3      	ldr	r3, [r0, #12]
 800ce60:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ce64:	60c3      	str	r3, [r0, #12]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800ce66:	f7ff fecb 	bl	800cc00 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 800ce6a:	4a05      	ldr	r2, [pc, #20]	; (800ce80 <SDMMC_CmdStopTransfer+0x48>)
 800ce6c:	4629      	mov	r1, r5
 800ce6e:	4620      	mov	r0, r4
 800ce70:	f7ff fdd0 	bl	800ca14 <SDMMC_GetCmdResp1>
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800ce74:	68e3      	ldr	r3, [r4, #12]
 800ce76:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ce7a:	60e3      	str	r3, [r4, #12]
}
 800ce7c:	b007      	add	sp, #28
 800ce7e:	bd30      	pop	{r4, r5, pc}
 800ce80:	05f5e100 	.word	0x05f5e100

0800ce84 <SDMMC_CmdSelDesel>:
{
 800ce84:	b530      	push	{r4, r5, lr}
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800ce86:	f44f 7380 	mov.w	r3, #256	; 0x100
{
 800ce8a:	b087      	sub	sp, #28
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800ce8c:	2407      	movs	r4, #7
{
 800ce8e:	4605      	mov	r5, r0
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800ce90:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800ce92:	2300      	movs	r3, #0
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800ce94:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800ce96:	9201      	str	r2, [sp, #4]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800ce98:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800ce9a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800ce9e:	9402      	str	r4, [sp, #8]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800cea0:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800cea2:	f7ff fead 	bl	800cc00 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 800cea6:	f241 3288 	movw	r2, #5000	; 0x1388
 800ceaa:	4621      	mov	r1, r4
 800ceac:	4628      	mov	r0, r5
 800ceae:	f7ff fdb1 	bl	800ca14 <SDMMC_GetCmdResp1>
}
 800ceb2:	b007      	add	sp, #28
 800ceb4:	bd30      	pop	{r4, r5, pc}
	...

0800ceb8 <SDMMC_CmdGoIdleState>:
{
 800ceb8:	b510      	push	{r4, lr}
  sdmmc_cmdinit.Argument         = 0;
 800ceba:	2300      	movs	r3, #0
{
 800cebc:	b086      	sub	sp, #24
 800cebe:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = 0;
 800cec0:	9301      	str	r3, [sp, #4]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800cec2:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800cec4:	9302      	str	r3, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 800cec6:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800cec8:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800ceca:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800cece:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800ced0:	f7ff fe96 	bl	800cc00 <SDMMC_SendCommand>
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800ced4:	4b0b      	ldr	r3, [pc, #44]	; (800cf04 <SDMMC_CmdGoIdleState+0x4c>)
 800ced6:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 800ceda:	681b      	ldr	r3, [r3, #0]
 800cedc:	fbb3 f2f2 	udiv	r2, r3, r2
 800cee0:	f241 3388 	movw	r3, #5000	; 0x1388
 800cee4:	4353      	muls	r3, r2
    if (count-- == 0U)
 800cee6:	f113 33ff 	adds.w	r3, r3, #4294967295
 800ceea:	d307      	bcc.n	800cefc <SDMMC_CmdGoIdleState+0x44>
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 800ceec:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800ceee:	0612      	lsls	r2, r2, #24
 800cef0:	d5f9      	bpl.n	800cee6 <SDMMC_CmdGoIdleState+0x2e>
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800cef2:	4b05      	ldr	r3, [pc, #20]	; (800cf08 <SDMMC_CmdGoIdleState+0x50>)
  return SDMMC_ERROR_NONE;
 800cef4:	2000      	movs	r0, #0
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800cef6:	63a3      	str	r3, [r4, #56]	; 0x38
}
 800cef8:	b006      	add	sp, #24
 800cefa:	bd10      	pop	{r4, pc}
      return SDMMC_ERROR_TIMEOUT;
 800cefc:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
  return errorstate;
 800cf00:	e7fa      	b.n	800cef8 <SDMMC_CmdGoIdleState+0x40>
 800cf02:	bf00      	nop
 800cf04:	24000018 	.word	0x24000018
 800cf08:	002000c5 	.word	0x002000c5

0800cf0c <SDMMC_CmdOperCond>:
{
 800cf0c:	b510      	push	{r4, lr}
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800cf0e:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
{
 800cf12:	b086      	sub	sp, #24
 800cf14:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800cf16:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800cf18:	2308      	movs	r3, #8
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800cf1a:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800cf1c:	9302      	str	r3, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800cf1e:	f44f 7380 	mov.w	r3, #256	; 0x100
 800cf22:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800cf24:	2300      	movs	r3, #0
 800cf26:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800cf28:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800cf2c:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800cf2e:	f7ff fe67 	bl	800cc00 <SDMMC_SendCommand>
  */
static uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800cf32:	4b14      	ldr	r3, [pc, #80]	; (800cf84 <SDMMC_CmdOperCond+0x78>)
 800cf34:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 800cf38:	681b      	ldr	r3, [r3, #0]
 800cf3a:	fbb3 f2f2 	udiv	r2, r3, r2
 800cf3e:	f241 3388 	movw	r3, #5000	; 0x1388
 800cf42:	4353      	muls	r3, r2
  
  do
  {
    if (count-- == 0U)
 800cf44:	f113 33ff 	adds.w	r3, r3, #4294967295
 800cf48:	d318      	bcc.n	800cf7c <SDMMC_CmdOperCond+0x70>
    {
      return SDMMC_ERROR_TIMEOUT;
    }
    
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT));
 800cf4a:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800cf4c:	f012 0f45 	tst.w	r2, #69	; 0x45
 800cf50:	d0f8      	beq.n	800cf44 <SDMMC_CmdOperCond+0x38>

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800cf52:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800cf54:	075b      	lsls	r3, r3, #29
 800cf56:	d503      	bpl.n	800cf60 <SDMMC_CmdOperCond+0x54>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800cf58:	2004      	movs	r0, #4
  }
  
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800cf5a:	63a0      	str	r0, [r4, #56]	; 0x38
}
 800cf5c:	b006      	add	sp, #24
 800cf5e:	bd10      	pop	{r4, pc}
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800cf60:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800cf62:	f012 0201 	ands.w	r2, r2, #1
 800cf66:	d001      	beq.n	800cf6c <SDMMC_CmdOperCond+0x60>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800cf68:	2001      	movs	r0, #1
 800cf6a:	e7f6      	b.n	800cf5a <SDMMC_CmdOperCond+0x4e>
  else
  {
    /* Nothing to do */
  }

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 800cf6c:	6b60      	ldr	r0, [r4, #52]	; 0x34
 800cf6e:	f010 0040 	ands.w	r0, r0, #64	; 0x40
 800cf72:	d0f3      	beq.n	800cf5c <SDMMC_CmdOperCond+0x50>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 800cf74:	2340      	movs	r3, #64	; 0x40
  }
  
  return SDMMC_ERROR_NONE;
 800cf76:	4610      	mov	r0, r2
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 800cf78:	63a3      	str	r3, [r4, #56]	; 0x38
 800cf7a:	e7ef      	b.n	800cf5c <SDMMC_CmdOperCond+0x50>
      return SDMMC_ERROR_TIMEOUT;
 800cf7c:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 800cf80:	e7ec      	b.n	800cf5c <SDMMC_CmdOperCond+0x50>
 800cf82:	bf00      	nop
 800cf84:	24000018 	.word	0x24000018

0800cf88 <SDMMC_CmdAppCommand>:
{
 800cf88:	b530      	push	{r4, r5, lr}
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800cf8a:	f44f 7380 	mov.w	r3, #256	; 0x100
{
 800cf8e:	b087      	sub	sp, #28
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800cf90:	2437      	movs	r4, #55	; 0x37
{
 800cf92:	4605      	mov	r5, r0
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800cf94:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800cf96:	2300      	movs	r3, #0
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800cf98:	9101      	str	r1, [sp, #4]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800cf9a:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800cf9c:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800cf9e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800cfa2:	9402      	str	r4, [sp, #8]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800cfa4:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800cfa6:	f7ff fe2b 	bl	800cc00 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 800cfaa:	f241 3288 	movw	r2, #5000	; 0x1388
 800cfae:	4621      	mov	r1, r4
 800cfb0:	4628      	mov	r0, r5
 800cfb2:	f7ff fd2f 	bl	800ca14 <SDMMC_GetCmdResp1>
}
 800cfb6:	b007      	add	sp, #28
 800cfb8:	bd30      	pop	{r4, r5, pc}

0800cfba <SDMMC_CmdAppOperCommand>:
{
 800cfba:	b510      	push	{r4, lr}
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800cfbc:	2329      	movs	r3, #41	; 0x29
{
 800cfbe:	b086      	sub	sp, #24
 800cfc0:	4604      	mov	r4, r0
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800cfc2:	9302      	str	r3, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800cfc4:	f44f 7380 	mov.w	r3, #256	; 0x100
  sdmmc_cmdinit.Argument         = Argument;
 800cfc8:	9101      	str	r1, [sp, #4]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800cfca:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800cfcc:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800cfce:	2300      	movs	r3, #0
 800cfd0:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800cfd2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800cfd6:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800cfd8:	f7ff fe12 	bl	800cc00 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 800cfdc:	4620      	mov	r0, r4
 800cfde:	f7ff fcf7 	bl	800c9d0 <SDMMC_GetCmdResp3>
}
 800cfe2:	b006      	add	sp, #24
 800cfe4:	bd10      	pop	{r4, pc}

0800cfe6 <SDMMC_CmdSendSCR>:
{
 800cfe6:	b530      	push	{r4, r5, lr}
  sdmmc_cmdinit.Argument         = 0;
 800cfe8:	2300      	movs	r3, #0
{
 800cfea:	b087      	sub	sp, #28
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 800cfec:	2433      	movs	r4, #51	; 0x33
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800cfee:	f44f 7280 	mov.w	r2, #256	; 0x100
  sdmmc_cmdinit.Argument         = 0;
 800cff2:	9301      	str	r3, [sp, #4]
{
 800cff4:	4605      	mov	r5, r0
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800cff6:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800cff8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800cffc:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800cffe:	9203      	str	r2, [sp, #12]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d000:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 800d002:	9402      	str	r4, [sp, #8]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d004:	f7ff fdfc 	bl	800cc00 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 800d008:	f241 3288 	movw	r2, #5000	; 0x1388
 800d00c:	4621      	mov	r1, r4
 800d00e:	4628      	mov	r0, r5
 800d010:	f7ff fd00 	bl	800ca14 <SDMMC_GetCmdResp1>
}
 800d014:	b007      	add	sp, #28
 800d016:	bd30      	pop	{r4, r5, pc}

0800d018 <SDMMC_CmdSendCID>:
{
 800d018:	b510      	push	{r4, lr}
  sdmmc_cmdinit.Argument         = 0;
 800d01a:	2300      	movs	r3, #0
{
 800d01c:	b086      	sub	sp, #24
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800d01e:	2202      	movs	r2, #2
{
 800d020:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = 0;
 800d022:	9301      	str	r3, [sp, #4]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d024:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800d026:	9202      	str	r2, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800d028:	f44f 7240 	mov.w	r2, #768	; 0x300
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800d02c:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d02e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800d032:	9203      	str	r2, [sp, #12]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d034:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d036:	f7ff fde3 	bl	800cc00 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800d03a:	4620      	mov	r0, r4
 800d03c:	f7ff fca0 	bl	800c980 <SDMMC_GetCmdResp2>
}
 800d040:	b006      	add	sp, #24
 800d042:	bd10      	pop	{r4, pc}

0800d044 <SDMMC_CmdSendCSD>:
{
 800d044:	b510      	push	{r4, lr}
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800d046:	2309      	movs	r3, #9
{
 800d048:	b086      	sub	sp, #24
 800d04a:	4604      	mov	r4, r0
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800d04c:	9302      	str	r3, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800d04e:	f44f 7340 	mov.w	r3, #768	; 0x300
  sdmmc_cmdinit.Argument         = Argument;
 800d052:	9101      	str	r1, [sp, #4]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d054:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800d056:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800d058:	2300      	movs	r3, #0
 800d05a:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d05c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800d060:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d062:	f7ff fdcd 	bl	800cc00 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800d066:	4620      	mov	r0, r4
 800d068:	f7ff fc8a 	bl	800c980 <SDMMC_GetCmdResp2>
}
 800d06c:	b006      	add	sp, #24
 800d06e:	bd10      	pop	{r4, pc}

0800d070 <SDMMC_CmdSetRelAdd>:
{
 800d070:	b530      	push	{r4, r5, lr}
  sdmmc_cmdinit.Argument         = 0;
 800d072:	2300      	movs	r3, #0
{
 800d074:	b087      	sub	sp, #28
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800d076:	2203      	movs	r2, #3
{
 800d078:	460d      	mov	r5, r1
  sdmmc_cmdinit.Argument         = 0;
 800d07a:	9301      	str	r3, [sp, #4]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d07c:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800d07e:	9202      	str	r2, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800d080:	f44f 7280 	mov.w	r2, #256	; 0x100
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800d084:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d086:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800d08a:	9203      	str	r2, [sp, #12]
{
 800d08c:	4604      	mov	r4, r0
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d08e:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d090:	f7ff fdb6 	bl	800cc00 <SDMMC_SendCommand>
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800d094:	4b1d      	ldr	r3, [pc, #116]	; (800d10c <SDMMC_CmdSetRelAdd+0x9c>)
 800d096:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 800d09a:	681b      	ldr	r3, [r3, #0]
 800d09c:	fbb3 f2f2 	udiv	r2, r3, r2
 800d0a0:	f241 3388 	movw	r3, #5000	; 0x1388
 800d0a4:	4353      	muls	r3, r2
    if (count-- == 0U)
 800d0a6:	f113 33ff 	adds.w	r3, r3, #4294967295
 800d0aa:	d326      	bcc.n	800d0fa <SDMMC_CmdSetRelAdd+0x8a>
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT));
 800d0ac:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800d0ae:	f012 0f45 	tst.w	r2, #69	; 0x45
 800d0b2:	d0f8      	beq.n	800d0a6 <SDMMC_CmdSetRelAdd+0x36>
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800d0b4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800d0b6:	0758      	lsls	r0, r3, #29
 800d0b8:	d503      	bpl.n	800d0c2 <SDMMC_CmdSetRelAdd+0x52>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800d0ba:	2004      	movs	r0, #4
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800d0bc:	63a0      	str	r0, [r4, #56]	; 0x38
}
 800d0be:	b007      	add	sp, #28
 800d0c0:	bd30      	pop	{r4, r5, pc}
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800d0c2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800d0c4:	07d9      	lsls	r1, r3, #31
 800d0c6:	d501      	bpl.n	800d0cc <SDMMC_CmdSetRelAdd+0x5c>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800d0c8:	2001      	movs	r0, #1
 800d0ca:	e7f7      	b.n	800d0bc <SDMMC_CmdSetRelAdd+0x4c>
  return (uint8_t)(SDMMCx->RESPCMD);
 800d0cc:	6923      	ldr	r3, [r4, #16]
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800d0ce:	b2db      	uxtb	r3, r3
 800d0d0:	2b03      	cmp	r3, #3
 800d0d2:	d115      	bne.n	800d100 <SDMMC_CmdSetRelAdd+0x90>
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800d0d4:	4b0e      	ldr	r3, [pc, #56]	; (800d110 <SDMMC_CmdSetRelAdd+0xa0>)
 800d0d6:	63a3      	str	r3, [r4, #56]	; 0x38
  return (*(__IO uint32_t *) tmp);
 800d0d8:	6963      	ldr	r3, [r4, #20]
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800d0da:	f413 4060 	ands.w	r0, r3, #57344	; 0xe000
 800d0de:	d102      	bne.n	800d0e6 <SDMMC_CmdSetRelAdd+0x76>
    *pRCA = (uint16_t) (response_r1 >> 16);
 800d0e0:	0c1b      	lsrs	r3, r3, #16
 800d0e2:	802b      	strh	r3, [r5, #0]
 800d0e4:	e7eb      	b.n	800d0be <SDMMC_CmdSetRelAdd+0x4e>
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800d0e6:	045a      	lsls	r2, r3, #17
 800d0e8:	d40c      	bmi.n	800d104 <SDMMC_CmdSetRelAdd+0x94>
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800d0ea:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 800d0ee:	bf14      	ite	ne
 800d0f0:	f44f 5080 	movne.w	r0, #4096	; 0x1000
 800d0f4:	f44f 3080 	moveq.w	r0, #65536	; 0x10000
 800d0f8:	e7e1      	b.n	800d0be <SDMMC_CmdSetRelAdd+0x4e>
      return SDMMC_ERROR_TIMEOUT;
 800d0fa:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 800d0fe:	e7de      	b.n	800d0be <SDMMC_CmdSetRelAdd+0x4e>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800d100:	2001      	movs	r0, #1
 800d102:	e7dc      	b.n	800d0be <SDMMC_CmdSetRelAdd+0x4e>
    return SDMMC_ERROR_ILLEGAL_CMD;
 800d104:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800d108:	e7d9      	b.n	800d0be <SDMMC_CmdSetRelAdd+0x4e>
 800d10a:	bf00      	nop
 800d10c:	24000018 	.word	0x24000018
 800d110:	002000c5 	.word	0x002000c5

0800d114 <SDMMC_CmdSendStatus>:
{
 800d114:	b530      	push	{r4, r5, lr}
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800d116:	f44f 7380 	mov.w	r3, #256	; 0x100
{
 800d11a:	b087      	sub	sp, #28
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800d11c:	240d      	movs	r4, #13
{
 800d11e:	4605      	mov	r5, r0
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800d120:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800d122:	2300      	movs	r3, #0
  sdmmc_cmdinit.Argument         = Argument;
 800d124:	9101      	str	r1, [sp, #4]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d126:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800d128:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d12a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800d12e:	9402      	str	r4, [sp, #8]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d130:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d132:	f7ff fd65 	bl	800cc00 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 800d136:	f241 3288 	movw	r2, #5000	; 0x1388
 800d13a:	4621      	mov	r1, r4
 800d13c:	4628      	mov	r0, r5
 800d13e:	f7ff fc69 	bl	800ca14 <SDMMC_GetCmdResp1>
}
 800d142:	b007      	add	sp, #28
 800d144:	bd30      	pop	{r4, r5, pc}

0800d146 <SDMMC_CmdStatusRegister>:
{
 800d146:	b530      	push	{r4, r5, lr}
  sdmmc_cmdinit.Argument         = 0;
 800d148:	2300      	movs	r3, #0
{
 800d14a:	b087      	sub	sp, #28
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_STATUS;
 800d14c:	240d      	movs	r4, #13
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800d14e:	f44f 7280 	mov.w	r2, #256	; 0x100
  sdmmc_cmdinit.Argument         = 0;
 800d152:	9301      	str	r3, [sp, #4]
{
 800d154:	4605      	mov	r5, r0
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800d156:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d158:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d15c:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800d15e:	9203      	str	r2, [sp, #12]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d160:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_STATUS;
 800d162:	9402      	str	r4, [sp, #8]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d164:	f7ff fd4c 	bl	800cc00 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_STATUS, SDMMC_CMDTIMEOUT);
 800d168:	f241 3288 	movw	r2, #5000	; 0x1388
 800d16c:	4621      	mov	r1, r4
 800d16e:	4628      	mov	r0, r5
 800d170:	f7ff fc50 	bl	800ca14 <SDMMC_GetCmdResp1>
}
 800d174:	b007      	add	sp, #28
 800d176:	bd30      	pop	{r4, r5, pc}

0800d178 <SDMMC_CmdSwitch>:
{
 800d178:	b530      	push	{r4, r5, lr}
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800d17a:	f44f 7380 	mov.w	r3, #256	; 0x100
{
 800d17e:	b087      	sub	sp, #28
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SWITCH;
 800d180:	2406      	movs	r4, #6
{
 800d182:	4605      	mov	r5, r0
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800d184:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800d186:	2300      	movs	r3, #0
  sdmmc_cmdinit.Argument         = Argument; /* SDMMC_SDR25_SWITCH_PATTERN;*/
 800d188:	9101      	str	r1, [sp, #4]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d18a:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800d18c:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d18e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SWITCH;
 800d192:	9402      	str	r4, [sp, #8]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d194:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d196:	f7ff fd33 	bl	800cc00 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_HS_SWITCH, SDMMC_CMDTIMEOUT);
 800d19a:	f241 3288 	movw	r2, #5000	; 0x1388
 800d19e:	4621      	mov	r1, r4
 800d1a0:	4628      	mov	r0, r5
 800d1a2:	f7ff fc37 	bl	800ca14 <SDMMC_GetCmdResp1>
}
 800d1a6:	b007      	add	sp, #28
 800d1a8:	bd30      	pop	{r4, r5, pc}

0800d1aa <SDMMC_CmdBusWidth>:
 800d1aa:	f7ff bfe5 	b.w	800d178 <SDMMC_CmdSwitch>

0800d1ae <SDMMC_CmdVoltageSwitch>:
{
 800d1ae:	b530      	push	{r4, r5, lr}
  sdmmc_cmdinit.Argument         = 0x00000000;
 800d1b0:	2300      	movs	r3, #0
{
 800d1b2:	b087      	sub	sp, #28
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_VOLTAGE_SWITCH;
 800d1b4:	240b      	movs	r4, #11
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800d1b6:	f44f 7280 	mov.w	r2, #256	; 0x100
  sdmmc_cmdinit.Argument         = 0x00000000;
 800d1ba:	9301      	str	r3, [sp, #4]
{
 800d1bc:	4605      	mov	r5, r0
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800d1be:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d1c0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d1c4:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800d1c6:	9203      	str	r2, [sp, #12]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d1c8:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_VOLTAGE_SWITCH;
 800d1ca:	9402      	str	r4, [sp, #8]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d1cc:	f7ff fd18 	bl	800cc00 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_VOLTAGE_SWITCH, SDMMC_CMDTIMEOUT);
 800d1d0:	f241 3288 	movw	r2, #5000	; 0x1388
 800d1d4:	4621      	mov	r1, r4
 800d1d6:	4628      	mov	r0, r5
 800d1d8:	f7ff fc1c 	bl	800ca14 <SDMMC_GetCmdResp1>
}
 800d1dc:	b007      	add	sp, #28
 800d1de:	bd30      	pop	{r4, r5, pc}

0800d1e0 <USB_EnableGlobalInt>:
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800d1e0:	6883      	ldr	r3, [r0, #8]
 800d1e2:	f043 0301 	orr.w	r3, r3, #1
 800d1e6:	6083      	str	r3, [r0, #8]
  return HAL_OK;
}
 800d1e8:	2000      	movs	r0, #0
 800d1ea:	4770      	bx	lr

0800d1ec <USB_DisableGlobalInt>:
  * @param  USBx : Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800d1ec:	6883      	ldr	r3, [r0, #8]
 800d1ee:	f023 0301 	bic.w	r3, r3, #1
 800d1f2:	6083      	str	r3, [r0, #8]
  return HAL_OK;
}
 800d1f4:	2000      	movs	r0, #0
 800d1f6:	4770      	bx	lr

0800d1f8 <USB_FlushTxFifo>:
  */
HAL_StatusTypeDef USB_FlushTxFifo (USB_OTG_GlobalTypeDef *USBx, uint32_t num )
{
  uint32_t count = 0;
 
  USBx->GRSTCTL = ( USB_OTG_GRSTCTL_TXFFLSH |(uint32_t)( num << 6)); 
 800d1f8:	0189      	lsls	r1, r1, #6
 800d1fa:	4a07      	ldr	r2, [pc, #28]	; (800d218 <USB_FlushTxFifo+0x20>)
 800d1fc:	f041 0120 	orr.w	r1, r1, #32
 800d200:	6101      	str	r1, [r0, #16]
 
  do
  {
    if (++count > 200000)
 800d202:	3a01      	subs	r2, #1
 800d204:	d005      	beq.n	800d212 <USB_FlushTxFifo+0x1a>
    {
      return HAL_TIMEOUT;
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800d206:	6903      	ldr	r3, [r0, #16]
 800d208:	f013 0320 	ands.w	r3, r3, #32
 800d20c:	d1f9      	bne.n	800d202 <USB_FlushTxFifo+0xa>
  
  return HAL_OK;
 800d20e:	4618      	mov	r0, r3
 800d210:	4770      	bx	lr
      return HAL_TIMEOUT;
 800d212:	2003      	movs	r0, #3
}
 800d214:	4770      	bx	lr
 800d216:	bf00      	nop
 800d218:	00030d41 	.word	0x00030d41

0800d21c <USB_FlushRxFifo>:
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t count = 0;
  
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800d21c:	2310      	movs	r3, #16
 800d21e:	4a06      	ldr	r2, [pc, #24]	; (800d238 <USB_FlushRxFifo+0x1c>)
 800d220:	6103      	str	r3, [r0, #16]
  
  do
  {
    if (++count > 200000)
 800d222:	3a01      	subs	r2, #1
 800d224:	d005      	beq.n	800d232 <USB_FlushRxFifo+0x16>
    {
      return HAL_TIMEOUT;
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800d226:	6903      	ldr	r3, [r0, #16]
 800d228:	f013 0310 	ands.w	r3, r3, #16
 800d22c:	d1f9      	bne.n	800d222 <USB_FlushRxFifo+0x6>
  
  return HAL_OK;
 800d22e:	4618      	mov	r0, r3
 800d230:	4770      	bx	lr
      return HAL_TIMEOUT;
 800d232:	2003      	movs	r0, #3
}
 800d234:	4770      	bx	lr
 800d236:	bf00      	nop
 800d238:	00030d41 	.word	0x00030d41

0800d23c <USB_ReadPacket>:
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
  uint32_t i=0;
  uint32_t count32b = (len + 3) / 4;
 800d23c:	3203      	adds	r2, #3
  
  for ( i = 0; i < count32b; i++)
 800d23e:	2300      	movs	r3, #0
  {
    *(__packed uint32_t *)dest = USBx_DFIFO(0);
 800d240:	f500 5080 	add.w	r0, r0, #4096	; 0x1000
  uint32_t count32b = (len + 3) / 4;
 800d244:	1092      	asrs	r2, r2, #2
{
 800d246:	b510      	push	{r4, lr}
  for ( i = 0; i < count32b; i++)
 800d248:	4293      	cmp	r3, r2
 800d24a:	d102      	bne.n	800d252 <USB_ReadPacket+0x16>
	dest += 4;
    
  }
  return ((void *)dest);
}
 800d24c:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 800d250:	bd10      	pop	{r4, pc}
    *(__packed uint32_t *)dest = USBx_DFIFO(0);
 800d252:	6804      	ldr	r4, [r0, #0]
 800d254:	f841 4023 	str.w	r4, [r1, r3, lsl #2]
  for ( i = 0; i < count32b; i++)
 800d258:	3301      	adds	r3, #1
 800d25a:	e7f5      	b.n	800d248 <USB_ReadPacket+0xc>

0800d25c <USB_ReadInterrupts>:
  */
uint32_t  USB_ReadInterrupts (USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t v = 0;
  
  v = USBx->GINTSTS;
 800d25c:	6942      	ldr	r2, [r0, #20]
  v &= USBx->GINTMSK;
 800d25e:	6980      	ldr	r0, [r0, #24]
  return v;  
}
 800d260:	4010      	ands	r0, r2
 800d262:	4770      	bx	lr

0800d264 <USB_GetMode>:
  *           0 : Host 
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
  return ((USBx->GINTSTS ) & 0x1);
 800d264:	6940      	ldr	r0, [r0, #20]
}
 800d266:	f000 0001 	and.w	r0, r0, #1
 800d26a:	4770      	bx	lr

0800d26c <USB_InitFSLSPClkSel>:
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock 
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx , uint8_t freq)
{
  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 800d26c:	f8d0 3400 	ldr.w	r3, [r0, #1024]	; 0x400
  USBx_HOST->HCFG |= (freq & USB_OTG_HCFG_FSLSPCS);
  
  if (freq ==  HCFG_48_MHZ)
 800d270:	2901      	cmp	r1, #1
  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 800d272:	f500 6280 	add.w	r2, r0, #1024	; 0x400
 800d276:	f023 0303 	bic.w	r3, r3, #3
{
 800d27a:	b510      	push	{r4, lr}
  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 800d27c:	f8c0 3400 	str.w	r3, [r0, #1024]	; 0x400
  USBx_HOST->HCFG |= (freq & USB_OTG_HCFG_FSLSPCS);
 800d280:	f001 0303 	and.w	r3, r1, #3
 800d284:	f8d0 4400 	ldr.w	r4, [r0, #1024]	; 0x400
 800d288:	ea43 0304 	orr.w	r3, r3, r4
 800d28c:	f8c0 3400 	str.w	r3, [r0, #1024]	; 0x400
  if (freq ==  HCFG_48_MHZ)
 800d290:	d104      	bne.n	800d29c <USB_InitFSLSPClkSel+0x30>
  {
    USBx_HOST->HFIR = (uint32_t)48000;
 800d292:	f64b 3380 	movw	r3, #48000	; 0xbb80
 800d296:	6053      	str	r3, [r2, #4]
  else if (freq ==  HCFG_6_MHZ)
  {
    USBx_HOST->HFIR = (uint32_t)6000;
  } 
  return HAL_OK;  
}
 800d298:	2000      	movs	r0, #0
 800d29a:	bd10      	pop	{r4, pc}
  else if (freq ==  HCFG_6_MHZ)
 800d29c:	2902      	cmp	r1, #2
 800d29e:	d1fb      	bne.n	800d298 <USB_InitFSLSPClkSel+0x2c>
    USBx_HOST->HFIR = (uint32_t)6000;
 800d2a0:	f241 7370 	movw	r3, #6000	; 0x1770
 800d2a4:	6053      	str	r3, [r2, #4]
 800d2a6:	e7f7      	b.n	800d298 <USB_InitFSLSPClkSel+0x2c>

0800d2a8 <USB_DriveVbus>:
  *           0 : VBUS Active 
  *           1 : VBUS Inactive
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DriveVbus (USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 800d2a8:	b082      	sub	sp, #8
  __IO uint32_t hprt0;

  hprt0 = USBx_HPRT0;
 800d2aa:	f8d0 3440 	ldr.w	r3, [r0, #1088]	; 0x440
 800d2ae:	9301      	str	r3, [sp, #4]
  
  hprt0 &= ~(USB_OTG_HPRT_PENA    | USB_OTG_HPRT_PCDET |\
 800d2b0:	9b01      	ldr	r3, [sp, #4]
 800d2b2:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800d2b6:	9301      	str	r3, [sp, #4]
                         USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG );
  
  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0 ) && (state == 1 ))
 800d2b8:	9b01      	ldr	r3, [sp, #4]
 800d2ba:	04da      	lsls	r2, r3, #19
 800d2bc:	d406      	bmi.n	800d2cc <USB_DriveVbus+0x24>
 800d2be:	2901      	cmp	r1, #1
 800d2c0:	d104      	bne.n	800d2cc <USB_DriveVbus+0x24>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0); 
 800d2c2:	9b01      	ldr	r3, [sp, #4]
 800d2c4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800d2c8:	f8c0 3440 	str.w	r3, [r0, #1088]	; 0x440
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0 ))
 800d2cc:	9b01      	ldr	r3, [sp, #4]
 800d2ce:	04db      	lsls	r3, r3, #19
 800d2d0:	d505      	bpl.n	800d2de <USB_DriveVbus+0x36>
 800d2d2:	b921      	cbnz	r1, 800d2de <USB_DriveVbus+0x36>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0); 
 800d2d4:	9b01      	ldr	r3, [sp, #4]
 800d2d6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800d2da:	f8c0 3440 	str.w	r3, [r0, #1088]	; 0x440
  }
  return HAL_OK; 
}
 800d2de:	2000      	movs	r0, #0
 800d2e0:	b002      	add	sp, #8
 800d2e2:	4770      	bx	lr

0800d2e4 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx : Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt (USB_OTG_GlobalTypeDef *USBx)
{
 800d2e4:	b480      	push	{r7}
 800d2e6:	b083      	sub	sp, #12
 800d2e8:	af00      	add	r7, sp, #0
 800d2ea:	6078      	str	r0, [r7, #4]
  return ((USBx_HOST->HAINT) & 0xFFFF);
 800d2ec:	687b      	ldr	r3, [r7, #4]
 800d2ee:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800d2f2:	695b      	ldr	r3, [r3, #20]
 800d2f4:	b29b      	uxth	r3, r3
}
 800d2f6:	4618      	mov	r0, r3
 800d2f8:	370c      	adds	r7, #12
 800d2fa:	46bd      	mov	sp, r7
 800d2fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d300:	4770      	bx	lr

0800d302 <USB_HC_Halt>:
  * @param  hc_num : Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx , uint8_t hc_num)
{
 800d302:	b480      	push	{r7}
 800d304:	b085      	sub	sp, #20
 800d306:	af00      	add	r7, sp, #0
 800d308:	6078      	str	r0, [r7, #4]
 800d30a:	460b      	mov	r3, r1
 800d30c:	70fb      	strb	r3, [r7, #3]
  uint32_t count = 0;
 800d30e:	2300      	movs	r3, #0
 800d310:	60fb      	str	r3, [r7, #12]
  
  /* Check for space in the request queue to issue the halt. */
  if (((USBx_HC(hc_num)->HCCHAR) & (HCCHAR_CTRL << 18)) || ((USBx_HC(hc_num)->HCCHAR) & (HCCHAR_BULK << 18)))
 800d312:	78fb      	ldrb	r3, [r7, #3]
 800d314:	015a      	lsls	r2, r3, #5
 800d316:	687b      	ldr	r3, [r7, #4]
 800d318:	4413      	add	r3, r2
 800d31a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d31e:	681b      	ldr	r3, [r3, #0]
 800d320:	78fb      	ldrb	r3, [r7, #3]
 800d322:	015a      	lsls	r2, r3, #5
 800d324:	687b      	ldr	r3, [r7, #4]
 800d326:	4413      	add	r3, r2
 800d328:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d32c:	681b      	ldr	r3, [r3, #0]
 800d32e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800d332:	2b00      	cmp	r3, #0
 800d334:	d070      	beq.n	800d418 <USB_HC_Halt+0x116>
  {
    USBx_HC(hc_num)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800d336:	78fb      	ldrb	r3, [r7, #3]
 800d338:	015a      	lsls	r2, r3, #5
 800d33a:	687b      	ldr	r3, [r7, #4]
 800d33c:	4413      	add	r3, r2
 800d33e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d342:	4619      	mov	r1, r3
 800d344:	78fb      	ldrb	r3, [r7, #3]
 800d346:	015a      	lsls	r2, r3, #5
 800d348:	687b      	ldr	r3, [r7, #4]
 800d34a:	4413      	add	r3, r2
 800d34c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d350:	681b      	ldr	r3, [r3, #0]
 800d352:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800d356:	600b      	str	r3, [r1, #0]
    
    if ((USBx->HNPTXSTS & 0xFFFF) == 0)
 800d358:	687b      	ldr	r3, [r7, #4]
 800d35a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d35c:	b29b      	uxth	r3, r3
 800d35e:	2b00      	cmp	r3, #0
 800d360:	d146      	bne.n	800d3f0 <USB_HC_Halt+0xee>
    {
      USBx_HC(hc_num)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800d362:	78fb      	ldrb	r3, [r7, #3]
 800d364:	015a      	lsls	r2, r3, #5
 800d366:	687b      	ldr	r3, [r7, #4]
 800d368:	4413      	add	r3, r2
 800d36a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d36e:	4619      	mov	r1, r3
 800d370:	78fb      	ldrb	r3, [r7, #3]
 800d372:	015a      	lsls	r2, r3, #5
 800d374:	687b      	ldr	r3, [r7, #4]
 800d376:	4413      	add	r3, r2
 800d378:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d37c:	681b      	ldr	r3, [r3, #0]
 800d37e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800d382:	600b      	str	r3, [r1, #0]
      USBx_HC(hc_num)->HCCHAR |= USB_OTG_HCCHAR_CHENA;  
 800d384:	78fb      	ldrb	r3, [r7, #3]
 800d386:	015a      	lsls	r2, r3, #5
 800d388:	687b      	ldr	r3, [r7, #4]
 800d38a:	4413      	add	r3, r2
 800d38c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d390:	4619      	mov	r1, r3
 800d392:	78fb      	ldrb	r3, [r7, #3]
 800d394:	015a      	lsls	r2, r3, #5
 800d396:	687b      	ldr	r3, [r7, #4]
 800d398:	4413      	add	r3, r2
 800d39a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d39e:	681b      	ldr	r3, [r3, #0]
 800d3a0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800d3a4:	600b      	str	r3, [r1, #0]
      USBx_HC(hc_num)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 800d3a6:	78fb      	ldrb	r3, [r7, #3]
 800d3a8:	015a      	lsls	r2, r3, #5
 800d3aa:	687b      	ldr	r3, [r7, #4]
 800d3ac:	4413      	add	r3, r2
 800d3ae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d3b2:	4619      	mov	r1, r3
 800d3b4:	78fb      	ldrb	r3, [r7, #3]
 800d3b6:	015a      	lsls	r2, r3, #5
 800d3b8:	687b      	ldr	r3, [r7, #4]
 800d3ba:	4413      	add	r3, r2
 800d3bc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d3c0:	681b      	ldr	r3, [r3, #0]
 800d3c2:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800d3c6:	600b      	str	r3, [r1, #0]
      do 
      {
        if (++count > 1000) 
 800d3c8:	68fb      	ldr	r3, [r7, #12]
 800d3ca:	3301      	adds	r3, #1
 800d3cc:	60fb      	str	r3, [r7, #12]
 800d3ce:	68fb      	ldr	r3, [r7, #12]
 800d3d0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800d3d4:	d81e      	bhi.n	800d414 <USB_HC_Halt+0x112>
        {
          break;
        }
      } 
      while ((USBx_HC(hc_num)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);     
 800d3d6:	78fb      	ldrb	r3, [r7, #3]
 800d3d8:	015a      	lsls	r2, r3, #5
 800d3da:	687b      	ldr	r3, [r7, #4]
 800d3dc:	4413      	add	r3, r2
 800d3de:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d3e2:	681b      	ldr	r3, [r3, #0]
 800d3e4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800d3e8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800d3ec:	d0ec      	beq.n	800d3c8 <USB_HC_Halt+0xc6>
    if ((USBx->HNPTXSTS & 0xFFFF) == 0)
 800d3ee:	e085      	b.n	800d4fc <USB_HC_Halt+0x1fa>
    }
    else
    {
      USBx_HC(hc_num)->HCCHAR |= USB_OTG_HCCHAR_CHENA; 
 800d3f0:	78fb      	ldrb	r3, [r7, #3]
 800d3f2:	015a      	lsls	r2, r3, #5
 800d3f4:	687b      	ldr	r3, [r7, #4]
 800d3f6:	4413      	add	r3, r2
 800d3f8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d3fc:	4619      	mov	r1, r3
 800d3fe:	78fb      	ldrb	r3, [r7, #3]
 800d400:	015a      	lsls	r2, r3, #5
 800d402:	687b      	ldr	r3, [r7, #4]
 800d404:	4413      	add	r3, r2
 800d406:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d40a:	681b      	ldr	r3, [r3, #0]
 800d40c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800d410:	600b      	str	r3, [r1, #0]
    if ((USBx->HNPTXSTS & 0xFFFF) == 0)
 800d412:	e073      	b.n	800d4fc <USB_HC_Halt+0x1fa>
          break;
 800d414:	bf00      	nop
    if ((USBx->HNPTXSTS & 0xFFFF) == 0)
 800d416:	e071      	b.n	800d4fc <USB_HC_Halt+0x1fa>
    }
  }
  else
  {
    USBx_HC(hc_num)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800d418:	78fb      	ldrb	r3, [r7, #3]
 800d41a:	015a      	lsls	r2, r3, #5
 800d41c:	687b      	ldr	r3, [r7, #4]
 800d41e:	4413      	add	r3, r2
 800d420:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d424:	4619      	mov	r1, r3
 800d426:	78fb      	ldrb	r3, [r7, #3]
 800d428:	015a      	lsls	r2, r3, #5
 800d42a:	687b      	ldr	r3, [r7, #4]
 800d42c:	4413      	add	r3, r2
 800d42e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d432:	681b      	ldr	r3, [r3, #0]
 800d434:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800d438:	600b      	str	r3, [r1, #0]
    
    if ((USBx_HOST->HPTXSTS & 0xFFFF) == 0)
 800d43a:	687b      	ldr	r3, [r7, #4]
 800d43c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800d440:	691b      	ldr	r3, [r3, #16]
 800d442:	b29b      	uxth	r3, r3
 800d444:	2b00      	cmp	r3, #0
 800d446:	d146      	bne.n	800d4d6 <USB_HC_Halt+0x1d4>
    {
      USBx_HC(hc_num)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800d448:	78fb      	ldrb	r3, [r7, #3]
 800d44a:	015a      	lsls	r2, r3, #5
 800d44c:	687b      	ldr	r3, [r7, #4]
 800d44e:	4413      	add	r3, r2
 800d450:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d454:	4619      	mov	r1, r3
 800d456:	78fb      	ldrb	r3, [r7, #3]
 800d458:	015a      	lsls	r2, r3, #5
 800d45a:	687b      	ldr	r3, [r7, #4]
 800d45c:	4413      	add	r3, r2
 800d45e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d462:	681b      	ldr	r3, [r3, #0]
 800d464:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800d468:	600b      	str	r3, [r1, #0]
      USBx_HC(hc_num)->HCCHAR |= USB_OTG_HCCHAR_CHENA;  
 800d46a:	78fb      	ldrb	r3, [r7, #3]
 800d46c:	015a      	lsls	r2, r3, #5
 800d46e:	687b      	ldr	r3, [r7, #4]
 800d470:	4413      	add	r3, r2
 800d472:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d476:	4619      	mov	r1, r3
 800d478:	78fb      	ldrb	r3, [r7, #3]
 800d47a:	015a      	lsls	r2, r3, #5
 800d47c:	687b      	ldr	r3, [r7, #4]
 800d47e:	4413      	add	r3, r2
 800d480:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d484:	681b      	ldr	r3, [r3, #0]
 800d486:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800d48a:	600b      	str	r3, [r1, #0]
      USBx_HC(hc_num)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 800d48c:	78fb      	ldrb	r3, [r7, #3]
 800d48e:	015a      	lsls	r2, r3, #5
 800d490:	687b      	ldr	r3, [r7, #4]
 800d492:	4413      	add	r3, r2
 800d494:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d498:	4619      	mov	r1, r3
 800d49a:	78fb      	ldrb	r3, [r7, #3]
 800d49c:	015a      	lsls	r2, r3, #5
 800d49e:	687b      	ldr	r3, [r7, #4]
 800d4a0:	4413      	add	r3, r2
 800d4a2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d4a6:	681b      	ldr	r3, [r3, #0]
 800d4a8:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800d4ac:	600b      	str	r3, [r1, #0]
      do 
      {
        if (++count > 1000) 
 800d4ae:	68fb      	ldr	r3, [r7, #12]
 800d4b0:	3301      	adds	r3, #1
 800d4b2:	60fb      	str	r3, [r7, #12]
 800d4b4:	68fb      	ldr	r3, [r7, #12]
 800d4b6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800d4ba:	d81e      	bhi.n	800d4fa <USB_HC_Halt+0x1f8>
        {
          break;
        }
      } 
      while ((USBx_HC(hc_num)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);     
 800d4bc:	78fb      	ldrb	r3, [r7, #3]
 800d4be:	015a      	lsls	r2, r3, #5
 800d4c0:	687b      	ldr	r3, [r7, #4]
 800d4c2:	4413      	add	r3, r2
 800d4c4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d4c8:	681b      	ldr	r3, [r3, #0]
 800d4ca:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800d4ce:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800d4d2:	d0ec      	beq.n	800d4ae <USB_HC_Halt+0x1ac>
 800d4d4:	e012      	b.n	800d4fc <USB_HC_Halt+0x1fa>
    }
    else
    {
       USBx_HC(hc_num)->HCCHAR |= USB_OTG_HCCHAR_CHENA; 
 800d4d6:	78fb      	ldrb	r3, [r7, #3]
 800d4d8:	015a      	lsls	r2, r3, #5
 800d4da:	687b      	ldr	r3, [r7, #4]
 800d4dc:	4413      	add	r3, r2
 800d4de:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d4e2:	4619      	mov	r1, r3
 800d4e4:	78fb      	ldrb	r3, [r7, #3]
 800d4e6:	015a      	lsls	r2, r3, #5
 800d4e8:	687b      	ldr	r3, [r7, #4]
 800d4ea:	4413      	add	r3, r2
 800d4ec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d4f0:	681b      	ldr	r3, [r3, #0]
 800d4f2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800d4f6:	600b      	str	r3, [r1, #0]
 800d4f8:	e000      	b.n	800d4fc <USB_HC_Halt+0x1fa>
          break;
 800d4fa:	bf00      	nop
    }
  }
  
  return HAL_OK;
 800d4fc:	2300      	movs	r3, #0
}
 800d4fe:	4618      	mov	r0, r3
 800d500:	3714      	adds	r7, #20
 800d502:	46bd      	mov	sp, r7
 800d504:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d508:	4770      	bx	lr

0800d50a <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx : Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 800d50a:	b580      	push	{r7, lr}
 800d50c:	b086      	sub	sp, #24
 800d50e:	af00      	add	r7, sp, #0
 800d510:	6078      	str	r0, [r7, #4]
  uint8_t i;
  uint32_t count = 0;
 800d512:	2300      	movs	r3, #0
 800d514:	613b      	str	r3, [r7, #16]
  uint32_t value;
  
  USB_DisableGlobalInt(USBx);
 800d516:	6878      	ldr	r0, [r7, #4]
 800d518:	f7ff fe68 	bl	800d1ec <USB_DisableGlobalInt>
  
    /* Flush FIFO */
  USB_FlushTxFifo(USBx, 0x10);
 800d51c:	2110      	movs	r1, #16
 800d51e:	6878      	ldr	r0, [r7, #4]
 800d520:	f7ff fe6a 	bl	800d1f8 <USB_FlushTxFifo>
  USB_FlushRxFifo(USBx);
 800d524:	6878      	ldr	r0, [r7, #4]
 800d526:	f7ff fe79 	bl	800d21c <USB_FlushRxFifo>
  
  /* Flush out any leftover queued requests. */
  for (i = 0; i <= 15; i++)
 800d52a:	2300      	movs	r3, #0
 800d52c:	75fb      	strb	r3, [r7, #23]
 800d52e:	e01f      	b.n	800d570 <USB_StopHost+0x66>
  {   

    value = USBx_HC(i)->HCCHAR ;
 800d530:	7dfb      	ldrb	r3, [r7, #23]
 800d532:	015a      	lsls	r2, r3, #5
 800d534:	687b      	ldr	r3, [r7, #4]
 800d536:	4413      	add	r3, r2
 800d538:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d53c:	681b      	ldr	r3, [r3, #0]
 800d53e:	60fb      	str	r3, [r7, #12]
    value |=  USB_OTG_HCCHAR_CHDIS;
 800d540:	68fb      	ldr	r3, [r7, #12]
 800d542:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800d546:	60fb      	str	r3, [r7, #12]
    value &= ~USB_OTG_HCCHAR_CHENA;  
 800d548:	68fb      	ldr	r3, [r7, #12]
 800d54a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800d54e:	60fb      	str	r3, [r7, #12]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800d550:	68fb      	ldr	r3, [r7, #12]
 800d552:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800d556:	60fb      	str	r3, [r7, #12]
    USBx_HC(i)->HCCHAR = value;
 800d558:	7dfb      	ldrb	r3, [r7, #23]
 800d55a:	015a      	lsls	r2, r3, #5
 800d55c:	687b      	ldr	r3, [r7, #4]
 800d55e:	4413      	add	r3, r2
 800d560:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d564:	461a      	mov	r2, r3
 800d566:	68fb      	ldr	r3, [r7, #12]
 800d568:	6013      	str	r3, [r2, #0]
  for (i = 0; i <= 15; i++)
 800d56a:	7dfb      	ldrb	r3, [r7, #23]
 800d56c:	3301      	adds	r3, #1
 800d56e:	75fb      	strb	r3, [r7, #23]
 800d570:	7dfb      	ldrb	r3, [r7, #23]
 800d572:	2b0f      	cmp	r3, #15
 800d574:	d9dc      	bls.n	800d530 <USB_StopHost+0x26>
  }
  
  /* Halt all channels to put them into a known state. */  
  for (i = 0; i <= 15; i++)
 800d576:	2300      	movs	r3, #0
 800d578:	75fb      	strb	r3, [r7, #23]
 800d57a:	e034      	b.n	800d5e6 <USB_StopHost+0xdc>
  {
    value = USBx_HC(i)->HCCHAR ;
 800d57c:	7dfb      	ldrb	r3, [r7, #23]
 800d57e:	015a      	lsls	r2, r3, #5
 800d580:	687b      	ldr	r3, [r7, #4]
 800d582:	4413      	add	r3, r2
 800d584:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d588:	681b      	ldr	r3, [r3, #0]
 800d58a:	60fb      	str	r3, [r7, #12]
    
    value |= USB_OTG_HCCHAR_CHDIS;
 800d58c:	68fb      	ldr	r3, [r7, #12]
 800d58e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800d592:	60fb      	str	r3, [r7, #12]
    value |= USB_OTG_HCCHAR_CHENA;  
 800d594:	68fb      	ldr	r3, [r7, #12]
 800d596:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800d59a:	60fb      	str	r3, [r7, #12]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800d59c:	68fb      	ldr	r3, [r7, #12]
 800d59e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800d5a2:	60fb      	str	r3, [r7, #12]
    
    USBx_HC(i)->HCCHAR = value;
 800d5a4:	7dfb      	ldrb	r3, [r7, #23]
 800d5a6:	015a      	lsls	r2, r3, #5
 800d5a8:	687b      	ldr	r3, [r7, #4]
 800d5aa:	4413      	add	r3, r2
 800d5ac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d5b0:	461a      	mov	r2, r3
 800d5b2:	68fb      	ldr	r3, [r7, #12]
 800d5b4:	6013      	str	r3, [r2, #0]
    do 
    {
      if (++count > 1000) 
 800d5b6:	693b      	ldr	r3, [r7, #16]
 800d5b8:	3301      	adds	r3, #1
 800d5ba:	613b      	str	r3, [r7, #16]
 800d5bc:	693b      	ldr	r3, [r7, #16]
 800d5be:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800d5c2:	d80c      	bhi.n	800d5de <USB_StopHost+0xd4>
      {
        break;
      }
    } 
    while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800d5c4:	7dfb      	ldrb	r3, [r7, #23]
 800d5c6:	015a      	lsls	r2, r3, #5
 800d5c8:	687b      	ldr	r3, [r7, #4]
 800d5ca:	4413      	add	r3, r2
 800d5cc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d5d0:	681b      	ldr	r3, [r3, #0]
 800d5d2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800d5d6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800d5da:	d0ec      	beq.n	800d5b6 <USB_StopHost+0xac>
 800d5dc:	e000      	b.n	800d5e0 <USB_StopHost+0xd6>
        break;
 800d5de:	bf00      	nop
  for (i = 0; i <= 15; i++)
 800d5e0:	7dfb      	ldrb	r3, [r7, #23]
 800d5e2:	3301      	adds	r3, #1
 800d5e4:	75fb      	strb	r3, [r7, #23]
 800d5e6:	7dfb      	ldrb	r3, [r7, #23]
 800d5e8:	2b0f      	cmp	r3, #15
 800d5ea:	d9c7      	bls.n	800d57c <USB_StopHost+0x72>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFF;
 800d5ec:	687b      	ldr	r3, [r7, #4]
 800d5ee:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800d5f2:	461a      	mov	r2, r3
 800d5f4:	f04f 33ff 	mov.w	r3, #4294967295
 800d5f8:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFF;
 800d5fa:	687b      	ldr	r3, [r7, #4]
 800d5fc:	f04f 32ff 	mov.w	r2, #4294967295
 800d600:	615a      	str	r2, [r3, #20]
  USB_EnableGlobalInt(USBx);
 800d602:	6878      	ldr	r0, [r7, #4]
 800d604:	f7ff fdec 	bl	800d1e0 <USB_EnableGlobalInt>
  return HAL_OK;  
 800d608:	2300      	movs	r3, #0
}
 800d60a:	4618      	mov	r0, r3
 800d60c:	3718      	adds	r7, #24
 800d60e:	46bd      	mov	sp, r7
 800d610:	bd80      	pop	{r7, pc}
	...

0800d614 <FATFS_LinkDriverEx>:
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
  uint8_t ret = 1;
  uint8_t DiskNum = 0;

  if(disk.nbr < _VOLUMES)
 800d614:	4b0f      	ldr	r3, [pc, #60]	; (800d654 <FATFS_LinkDriverEx+0x40>)
{
 800d616:	b530      	push	{r4, r5, lr}
  if(disk.nbr < _VOLUMES)
 800d618:	7a5d      	ldrb	r5, [r3, #9]
 800d61a:	f005 04ff 	and.w	r4, r5, #255	; 0xff
 800d61e:	b9b5      	cbnz	r5, 800d64e <FATFS_LinkDriverEx+0x3a>
  {
    disk.is_initialized[disk.nbr] = 0;
 800d620:	7a5d      	ldrb	r5, [r3, #9]
 800d622:	555c      	strb	r4, [r3, r5]
    disk.drv[disk.nbr] = drv;
 800d624:	7a5d      	ldrb	r5, [r3, #9]
 800d626:	eb03 0585 	add.w	r5, r3, r5, lsl #2
 800d62a:	6068      	str	r0, [r5, #4]
    disk.lun[disk.nbr] = lun;
 800d62c:	7a58      	ldrb	r0, [r3, #9]
 800d62e:	4418      	add	r0, r3
 800d630:	7202      	strb	r2, [r0, #8]
    DiskNum = disk.nbr++;
 800d632:	7a5a      	ldrb	r2, [r3, #9]
 800d634:	b2d2      	uxtb	r2, r2
 800d636:	1c50      	adds	r0, r2, #1
    path[0] = DiskNum + '0';
 800d638:	3230      	adds	r2, #48	; 0x30
    DiskNum = disk.nbr++;
 800d63a:	b2c0      	uxtb	r0, r0
 800d63c:	7258      	strb	r0, [r3, #9]
    path[1] = ':';
 800d63e:	233a      	movs	r3, #58	; 0x3a
    path[0] = DiskNum + '0';
 800d640:	700a      	strb	r2, [r1, #0]
    path[2] = '/';
    path[3] = 0;
 800d642:	4620      	mov	r0, r4
    path[1] = ':';
 800d644:	704b      	strb	r3, [r1, #1]
    path[2] = '/';
 800d646:	232f      	movs	r3, #47	; 0x2f
    path[3] = 0;
 800d648:	70cc      	strb	r4, [r1, #3]
    path[2] = '/';
 800d64a:	708b      	strb	r3, [r1, #2]
 800d64c:	bd30      	pop	{r4, r5, pc}
  uint8_t ret = 1;
 800d64e:	2001      	movs	r0, #1
    ret = 0;
  }

  return ret;
}
 800d650:	bd30      	pop	{r4, r5, pc}
 800d652:	bf00      	nop
 800d654:	240000d0 	.word	0x240000d0

0800d658 <FATFS_LinkDriver>:
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
  return FATFS_LinkDriverEx(drv, path, 0);
 800d658:	2200      	movs	r2, #0
 800d65a:	f7ff bfdb 	b.w	800d614 <FATFS_LinkDriverEx>

0800d65e <lwip_htons>:
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
  return (u16_t)PP_HTONS(n);
 800d65e:	ba40      	rev16	r0, r0
}
 800d660:	b280      	uxth	r0, r0
 800d662:	4770      	bx	lr

0800d664 <lwip_htonl>:
 */
u32_t
lwip_htonl(u32_t n)
{
  return (u32_t)PP_HTONL(n);
}
 800d664:	ba00      	rev	r0, r0
 800d666:	4770      	bx	lr

0800d668 <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 800d668:	b570      	push	{r4, r5, r6, lr}
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 800d66a:	2618      	movs	r6, #24
 800d66c:	4c07      	ldr	r4, [pc, #28]	; (800d68c <etharp_free_entry+0x24>)
{
 800d66e:	4605      	mov	r5, r0
  if (arp_table[i].q != NULL) {
 800d670:	4346      	muls	r6, r0
 800d672:	59a0      	ldr	r0, [r4, r6]
 800d674:	b118      	cbz	r0, 800d67e <etharp_free_entry+0x16>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 800d676:	f001 fddb 	bl	800f230 <pbuf_free>
    arp_table[i].q = NULL;
 800d67a:	2300      	movs	r3, #0
 800d67c:	51a3      	str	r3, [r4, r6]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 800d67e:	2318      	movs	r3, #24
 800d680:	fb03 4405 	mla	r4, r3, r5, r4
 800d684:	2300      	movs	r3, #0
 800d686:	7523      	strb	r3, [r4, #20]
 800d688:	bd70      	pop	{r4, r5, r6, pc}
 800d68a:	bf00      	nop
 800d68c:	240000dc 	.word	0x240000dc

0800d690 <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 800d690:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
 800d694:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800d696:	4689      	mov	r9, r1
 800d698:	4692      	mov	sl, r2
 800d69a:	4698      	mov	r8, r3
  struct pbuf *p;
  err_t result = ERR_OK;
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 800d69c:	4607      	mov	r7, r0
 800d69e:	b930      	cbnz	r0, 800d6ae <etharp_raw+0x1e>
 800d6a0:	4b2c      	ldr	r3, [pc, #176]	; (800d754 <etharp_raw+0xc4>)
 800d6a2:	f44f 628b 	mov.w	r2, #1112	; 0x458
 800d6a6:	492c      	ldr	r1, [pc, #176]	; (800d758 <etharp_raw+0xc8>)
 800d6a8:	482c      	ldr	r0, [pc, #176]	; (800d75c <etharp_raw+0xcc>)
 800d6aa:	f005 f809 	bl	80126c0 <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 800d6ae:	2200      	movs	r2, #0
 800d6b0:	211c      	movs	r1, #28
 800d6b2:	2002      	movs	r0, #2
 800d6b4:	f001 fe1e 	bl	800f2f4 <pbuf_alloc>
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 800d6b8:	4606      	mov	r6, r0
 800d6ba:	2800      	cmp	r0, #0
 800d6bc:	d047      	beq.n	800d74e <etharp_raw+0xbe>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
      ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 800d6be:	8943      	ldrh	r3, [r0, #10]
 800d6c0:	2b1b      	cmp	r3, #27
 800d6c2:	d806      	bhi.n	800d6d2 <etharp_raw+0x42>
 800d6c4:	4b23      	ldr	r3, [pc, #140]	; (800d754 <etharp_raw+0xc4>)
 800d6c6:	f240 4264 	movw	r2, #1124	; 0x464
 800d6ca:	4925      	ldr	r1, [pc, #148]	; (800d760 <etharp_raw+0xd0>)
 800d6cc:	4823      	ldr	r0, [pc, #140]	; (800d75c <etharp_raw+0xcc>)
 800d6ce:	f004 fff7 	bl	80126c0 <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 800d6d2:	6874      	ldr	r4, [r6, #4]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 800d6d4:	f8bd 0034 	ldrh.w	r0, [sp, #52]	; 0x34
 800d6d8:	f7ff ffc1 	bl	800d65e <lwip_htons>
 800d6dc:	80e0      	strh	r0, [r4, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 800d6de:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800d6e2:	2b06      	cmp	r3, #6
 800d6e4:	d006      	beq.n	800d6f4 <etharp_raw+0x64>
 800d6e6:	4b1b      	ldr	r3, [pc, #108]	; (800d754 <etharp_raw+0xc4>)
 800d6e8:	f240 426b 	movw	r2, #1131	; 0x46b
 800d6ec:	491d      	ldr	r1, [pc, #116]	; (800d764 <etharp_raw+0xd4>)
 800d6ee:	481b      	ldr	r0, [pc, #108]	; (800d75c <etharp_raw+0xcc>)
 800d6f0:	f004 ffe6 	bl	80126c0 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  ETHADDR16_COPY(&hdr->shwaddr, hwsrc_addr);
 800d6f4:	f8d8 3000 	ldr.w	r3, [r8]
  if(ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 800d6f8:	464a      	mov	r2, r9
 800d6fa:	4631      	mov	r1, r6
 800d6fc:	4638      	mov	r0, r7
  ETHADDR16_COPY(&hdr->shwaddr, hwsrc_addr);
 800d6fe:	60a3      	str	r3, [r4, #8]
 800d700:	f8b8 3004 	ldrh.w	r3, [r8, #4]
 800d704:	81a3      	strh	r3, [r4, #12]
  ETHADDR16_COPY(&hdr->dhwaddr, hwdst_addr);
 800d706:	682b      	ldr	r3, [r5, #0]
 800d708:	f8c4 3012 	str.w	r3, [r4, #18]
 800d70c:	88ab      	ldrh	r3, [r5, #4]
  hdr->hwtype = PP_HTONS(HWTYPE_ETHERNET);
 800d70e:	2500      	movs	r5, #0
  ETHADDR16_COPY(&hdr->dhwaddr, hwdst_addr);
 800d710:	82e3      	strh	r3, [r4, #22]
  IPADDR2_COPY(&hdr->sipaddr, ipsrc_addr);
 800d712:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d714:	681b      	ldr	r3, [r3, #0]
 800d716:	f8c4 300e 	str.w	r3, [r4, #14]
  IPADDR2_COPY(&hdr->dipaddr, ipdst_addr);
 800d71a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d71c:	681b      	ldr	r3, [r3, #0]
  hdr->hwtype = PP_HTONS(HWTYPE_ETHERNET);
 800d71e:	7025      	strb	r5, [r4, #0]
  IPADDR2_COPY(&hdr->dipaddr, ipdst_addr);
 800d720:	61a3      	str	r3, [r4, #24]
  hdr->hwtype = PP_HTONS(HWTYPE_ETHERNET);
 800d722:	2301      	movs	r3, #1
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 800d724:	70e5      	strb	r5, [r4, #3]
  hdr->hwtype = PP_HTONS(HWTYPE_ETHERNET);
 800d726:	7063      	strb	r3, [r4, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 800d728:	2308      	movs	r3, #8
 800d72a:	70a3      	strb	r3, [r4, #2]
  hdr->hwlen = ETH_HWADDR_LEN;
 800d72c:	2306      	movs	r3, #6
 800d72e:	7123      	strb	r3, [r4, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 800d730:	2304      	movs	r3, #4
 800d732:	7163      	strb	r3, [r4, #5]
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 800d734:	f640 0306 	movw	r3, #2054	; 0x806
 800d738:	9300      	str	r3, [sp, #0]
 800d73a:	4653      	mov	r3, sl
 800d73c:	f000 fb74 	bl	800de28 <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 800d740:	4630      	mov	r0, r6
 800d742:	f001 fd75 	bl	800f230 <pbuf_free>
  p = NULL;
  /* could not allocate pbuf for ARP request */

  return result;
 800d746:	4628      	mov	r0, r5
}
 800d748:	b002      	add	sp, #8
 800d74a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    return ERR_MEM;
 800d74e:	f04f 30ff 	mov.w	r0, #4294967295
 800d752:	e7f9      	b.n	800d748 <etharp_raw+0xb8>
 800d754:	08013ca8 	.word	0x08013ca8
 800d758:	08013488 	.word	0x08013488
 800d75c:	08013496 	.word	0x08013496
 800d760:	08013ce5 	.word	0x08013ce5
 800d764:	08013d16 	.word	0x08013d16

0800d768 <etharp_find_entry.isra.0>:
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif* netif)
 800d768:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d76c:	4b3e      	ldr	r3, [pc, #248]	; (800d868 <etharp_find_entry.isra.0+0x100>)
  s8_t old_queue = ARP_TABLE_SIZE;
 800d76e:	220a      	movs	r2, #10
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif* netif)
 800d770:	4605      	mov	r5, r0
 800d772:	2000      	movs	r0, #0
  s8_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 800d774:	4694      	mov	ip, r2
 800d776:	4614      	mov	r4, r2
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 800d778:	4681      	mov	r9, r0
 800d77a:	4680      	mov	r8, r0
 800d77c:	4683      	mov	fp, r0
  s8_t empty = ARP_TABLE_SIZE;
 800d77e:	4696      	mov	lr, r2
 800d780:	461e      	mov	r6, r3
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif* netif)
 800d782:	9101      	str	r1, [sp, #4]
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 800d784:	f1be 0f0a 	cmp.w	lr, #10
    u8_t state = arp_table[i].state;
 800d788:	7d1f      	ldrb	r7, [r3, #20]
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 800d78a:	d111      	bne.n	800d7b0 <etharp_find_entry.isra.0+0x48>
 800d78c:	b997      	cbnz	r7, 800d7b4 <etharp_find_entry.isra.0+0x4c>
      empty = i;
 800d78e:	fa4f fe80 	sxtb.w	lr, r0
 800d792:	3001      	adds	r0, #1
 800d794:	3318      	adds	r3, #24
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800d796:	280a      	cmp	r0, #10
 800d798:	d1f4      	bne.n	800d784 <etharp_find_entry.isra.0+0x1c>
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 800d79a:	9b01      	ldr	r3, [sp, #4]
 800d79c:	0799      	lsls	r1, r3, #30
 800d79e:	d404      	bmi.n	800d7aa <etharp_find_entry.isra.0+0x42>
 800d7a0:	f1be 0f0a 	cmp.w	lr, #10
 800d7a4:	d11c      	bne.n	800d7e0 <etharp_find_entry.isra.0+0x78>
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 800d7a6:	07db      	lsls	r3, r3, #31
 800d7a8:	d435      	bmi.n	800d816 <etharp_find_entry.isra.0+0xae>
    return (s8_t)ERR_MEM;
 800d7aa:	f04f 30ff 	mov.w	r0, #4294967295
 800d7ae:	e009      	b.n	800d7c4 <etharp_find_entry.isra.0+0x5c>
    } else if (state != ETHARP_STATE_EMPTY) {
 800d7b0:	2f00      	cmp	r7, #0
 800d7b2:	d0ee      	beq.n	800d792 <etharp_find_entry.isra.0+0x2a>
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 800d7b4:	2d00      	cmp	r5, #0
 800d7b6:	d04a      	beq.n	800d84e <etharp_find_entry.isra.0+0xe6>
 800d7b8:	6829      	ldr	r1, [r5, #0]
 800d7ba:	468a      	mov	sl, r1
 800d7bc:	6859      	ldr	r1, [r3, #4]
 800d7be:	458a      	cmp	sl, r1
 800d7c0:	d145      	bne.n	800d84e <etharp_find_entry.isra.0+0xe6>
        return i;
 800d7c2:	b240      	sxtb	r0, r0
}
 800d7c4:	b003      	add	sp, #12
 800d7c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
          if (arp_table[i].ctime >= age_pending) {
 800d7ca:	45c2      	cmp	sl, r8
 800d7cc:	d3e1      	bcc.n	800d792 <etharp_find_entry.isra.0+0x2a>
            old_pending = i;
 800d7ce:	fa4f fc80 	sxtb.w	ip, r0
 800d7d2:	46d0      	mov	r8, sl
 800d7d4:	e7dd      	b.n	800d792 <etharp_find_entry.isra.0+0x2a>
          if (arp_table[i].ctime >= age_stable) {
 800d7d6:	45ca      	cmp	sl, r9
            old_stable = i;
 800d7d8:	bf24      	itt	cs
 800d7da:	b244      	sxtbcs	r4, r0
 800d7dc:	46d1      	movcs	r9, sl
 800d7de:	e7d8      	b.n	800d792 <etharp_find_entry.isra.0+0x2a>
    i = empty;
 800d7e0:	fa5f f78e 	uxtb.w	r7, lr
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 800d7e4:	2318      	movs	r3, #24
 800d7e6:	fb03 6307 	mla	r3, r3, r7, r6
 800d7ea:	7d1b      	ldrb	r3, [r3, #20]
 800d7ec:	b133      	cbz	r3, 800d7fc <etharp_find_entry.isra.0+0x94>
 800d7ee:	4b1f      	ldr	r3, [pc, #124]	; (800d86c <etharp_find_entry.isra.0+0x104>)
 800d7f0:	f240 1287 	movw	r2, #391	; 0x187
 800d7f4:	491e      	ldr	r1, [pc, #120]	; (800d870 <etharp_find_entry.isra.0+0x108>)
 800d7f6:	481f      	ldr	r0, [pc, #124]	; (800d874 <etharp_find_entry.isra.0+0x10c>)
 800d7f8:	f004 ff62 	bl	80126c0 <iprintf>
  if (ipaddr != NULL) {
 800d7fc:	b125      	cbz	r5, 800d808 <etharp_find_entry.isra.0+0xa0>
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 800d7fe:	2318      	movs	r3, #24
 800d800:	682a      	ldr	r2, [r5, #0]
 800d802:	fb03 6307 	mla	r3, r3, r7, r6
 800d806:	605a      	str	r2, [r3, #4]
  arp_table[i].ctime = 0;
 800d808:	2318      	movs	r3, #24
  return (err_t)i;
 800d80a:	b278      	sxtb	r0, r7
  arp_table[i].ctime = 0;
 800d80c:	fb03 6607 	mla	r6, r3, r7, r6
 800d810:	2300      	movs	r3, #0
 800d812:	8273      	strh	r3, [r6, #18]
 800d814:	e7d6      	b.n	800d7c4 <etharp_find_entry.isra.0+0x5c>
    if (old_stable < ARP_TABLE_SIZE) {
 800d816:	2c0a      	cmp	r4, #10
 800d818:	d00f      	beq.n	800d83a <etharp_find_entry.isra.0+0xd2>
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 800d81a:	2318      	movs	r3, #24
      i = old_stable;
 800d81c:	b2e7      	uxtb	r7, r4
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 800d81e:	435c      	muls	r4, r3
 800d820:	5933      	ldr	r3, [r6, r4]
 800d822:	b133      	cbz	r3, 800d832 <etharp_find_entry.isra.0+0xca>
 800d824:	4b11      	ldr	r3, [pc, #68]	; (800d86c <etharp_find_entry.isra.0+0x104>)
 800d826:	f240 126f 	movw	r2, #367	; 0x16f
 800d82a:	4913      	ldr	r1, [pc, #76]	; (800d878 <etharp_find_entry.isra.0+0x110>)
 800d82c:	4811      	ldr	r0, [pc, #68]	; (800d874 <etharp_find_entry.isra.0+0x10c>)
 800d82e:	f004 ff47 	bl	80126c0 <iprintf>
    etharp_free_entry(i);
 800d832:	4638      	mov	r0, r7
 800d834:	f7ff ff18 	bl	800d668 <etharp_free_entry>
 800d838:	e7d4      	b.n	800d7e4 <etharp_find_entry.isra.0+0x7c>
    } else if (old_pending < ARP_TABLE_SIZE) {
 800d83a:	f1bc 0f0a 	cmp.w	ip, #10
 800d83e:	d002      	beq.n	800d846 <etharp_find_entry.isra.0+0xde>
      i = old_pending;
 800d840:	fa5f f78c 	uxtb.w	r7, ip
 800d844:	e7f5      	b.n	800d832 <etharp_find_entry.isra.0+0xca>
    } else if (old_queue < ARP_TABLE_SIZE) {
 800d846:	2a0a      	cmp	r2, #10
 800d848:	d0af      	beq.n	800d7aa <etharp_find_entry.isra.0+0x42>
      i = old_queue;
 800d84a:	b2d7      	uxtb	r7, r2
 800d84c:	e7f1      	b.n	800d832 <etharp_find_entry.isra.0+0xca>
      if (state == ETHARP_STATE_PENDING) {
 800d84e:	2f01      	cmp	r7, #1
 800d850:	f8b3 a012 	ldrh.w	sl, [r3, #18]
 800d854:	d1bf      	bne.n	800d7d6 <etharp_find_entry.isra.0+0x6e>
        if (arp_table[i].q != NULL) {
 800d856:	681f      	ldr	r7, [r3, #0]
 800d858:	2f00      	cmp	r7, #0
 800d85a:	d0b6      	beq.n	800d7ca <etharp_find_entry.isra.0+0x62>
          if (arp_table[i].ctime >= age_queue) {
 800d85c:	45da      	cmp	sl, fp
 800d85e:	d398      	bcc.n	800d792 <etharp_find_entry.isra.0+0x2a>
            old_queue = i;
 800d860:	b242      	sxtb	r2, r0
 800d862:	46d3      	mov	fp, sl
 800d864:	e795      	b.n	800d792 <etharp_find_entry.isra.0+0x2a>
 800d866:	bf00      	nop
 800d868:	240000dc 	.word	0x240000dc
 800d86c:	08013ca8 	.word	0x08013ca8
 800d870:	08013bca 	.word	0x08013bca
 800d874:	08013496 	.word	0x08013496
 800d878:	08013bb3 	.word	0x08013bb3

0800d87c <etharp_cleanup_netif>:
{
 800d87c:	b570      	push	{r4, r5, r6, lr}
 800d87e:	4606      	mov	r6, r0
 800d880:	4d07      	ldr	r5, [pc, #28]	; (800d8a0 <etharp_cleanup_netif+0x24>)
 800d882:	2400      	movs	r4, #0
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 800d884:	7d2b      	ldrb	r3, [r5, #20]
 800d886:	b12b      	cbz	r3, 800d894 <etharp_cleanup_netif+0x18>
 800d888:	68ab      	ldr	r3, [r5, #8]
 800d88a:	42b3      	cmp	r3, r6
 800d88c:	d102      	bne.n	800d894 <etharp_cleanup_netif+0x18>
      etharp_free_entry(i);
 800d88e:	4620      	mov	r0, r4
 800d890:	f7ff feea 	bl	800d668 <etharp_free_entry>
 800d894:	3401      	adds	r4, #1
 800d896:	3518      	adds	r5, #24
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800d898:	2c0a      	cmp	r4, #10
 800d89a:	d1f3      	bne.n	800d884 <etharp_cleanup_netif+0x8>
}
 800d89c:	bd70      	pop	{r4, r5, r6, pc}
 800d89e:	bf00      	nop
 800d8a0:	240000dc 	.word	0x240000dc

0800d8a4 <etharp_input>:
{
 800d8a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d8a8:	4680      	mov	r8, r0
 800d8aa:	b086      	sub	sp, #24
  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 800d8ac:	460c      	mov	r4, r1
 800d8ae:	b949      	cbnz	r1, 800d8c4 <etharp_input+0x20>
 800d8b0:	4b46      	ldr	r3, [pc, #280]	; (800d9cc <etharp_input+0x128>)
 800d8b2:	f44f 7222 	mov.w	r2, #648	; 0x288
 800d8b6:	4946      	ldr	r1, [pc, #280]	; (800d9d0 <etharp_input+0x12c>)
 800d8b8:	4846      	ldr	r0, [pc, #280]	; (800d9d4 <etharp_input+0x130>)
 800d8ba:	f004 ff01 	bl	80126c0 <iprintf>
}
 800d8be:	b006      	add	sp, #24
 800d8c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  hdr = (struct etharp_hdr *)p->payload;
 800d8c4:	6845      	ldr	r5, [r0, #4]
  if ((hdr->hwtype != PP_HTONS(HWTYPE_ETHERNET)) ||
 800d8c6:	882b      	ldrh	r3, [r5, #0]
 800d8c8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800d8cc:	d108      	bne.n	800d8e0 <etharp_input+0x3c>
 800d8ce:	792b      	ldrb	r3, [r5, #4]
 800d8d0:	2b06      	cmp	r3, #6
 800d8d2:	d105      	bne.n	800d8e0 <etharp_input+0x3c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 800d8d4:	796b      	ldrb	r3, [r5, #5]
 800d8d6:	2b04      	cmp	r3, #4
 800d8d8:	d102      	bne.n	800d8e0 <etharp_input+0x3c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 800d8da:	886b      	ldrh	r3, [r5, #2]
 800d8dc:	2b08      	cmp	r3, #8
 800d8de:	d003      	beq.n	800d8e8 <etharp_input+0x44>
  pbuf_free(p);
 800d8e0:	4640      	mov	r0, r8
 800d8e2:	f001 fca5 	bl	800f230 <pbuf_free>
 800d8e6:	e7ea      	b.n	800d8be <etharp_input+0x1a>
  IPADDR2_COPY(&sipaddr, &hdr->sipaddr);
 800d8e8:	f8d5 300e 	ldr.w	r3, [r5, #14]
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 800d8ec:	684e      	ldr	r6, [r1, #4]
  IPADDR2_COPY(&sipaddr, &hdr->sipaddr);
 800d8ee:	9305      	str	r3, [sp, #20]
  IPADDR2_COPY(&dipaddr, &hdr->dipaddr);
 800d8f0:	69ab      	ldr	r3, [r5, #24]
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 800d8f2:	b116      	cbz	r6, 800d8fa <etharp_input+0x56>
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 800d8f4:	1b9b      	subs	r3, r3, r6
 800d8f6:	425e      	negs	r6, r3
 800d8f8:	415e      	adcs	r6, r3
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 800d8fa:	2e00      	cmp	r6, #0
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 800d8fc:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 800d900:	f105 0708 	add.w	r7, r5, #8
 800d904:	bf14      	ite	ne
 800d906:	f04f 0901 	movne.w	r9, #1
 800d90a:	f04f 0902 	moveq.w	r9, #2
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 800d90e:	2b06      	cmp	r3, #6
 800d910:	d006      	beq.n	800d920 <etharp_input+0x7c>
 800d912:	4b2e      	ldr	r3, [pc, #184]	; (800d9cc <etharp_input+0x128>)
 800d914:	f240 12ab 	movw	r2, #427	; 0x1ab
 800d918:	492f      	ldr	r1, [pc, #188]	; (800d9d8 <etharp_input+0x134>)
 800d91a:	482e      	ldr	r0, [pc, #184]	; (800d9d4 <etharp_input+0x130>)
 800d91c:	f004 fed0 	bl	80126c0 <iprintf>
  if (ip4_addr_isany(ipaddr) ||
 800d920:	9805      	ldr	r0, [sp, #20]
 800d922:	2800      	cmp	r0, #0
 800d924:	d03c      	beq.n	800d9a0 <etharp_input+0xfc>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 800d926:	4621      	mov	r1, r4
 800d928:	f000 fd29 	bl	800e37e <ip4_addr_isbroadcast_u32>
  if (ip4_addr_isany(ipaddr) ||
 800d92c:	4682      	mov	sl, r0
 800d92e:	bbb8      	cbnz	r0, 800d9a0 <etharp_input+0xfc>
      ip4_addr_ismulticast(ipaddr)) {
 800d930:	9b05      	ldr	r3, [sp, #20]
 800d932:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 800d936:	2be0      	cmp	r3, #224	; 0xe0
 800d938:	d032      	beq.n	800d9a0 <etharp_input+0xfc>
  i = etharp_find_entry(ipaddr, flags, netif);
 800d93a:	4649      	mov	r1, r9
 800d93c:	a805      	add	r0, sp, #20
 800d93e:	f7ff ff13 	bl	800d768 <etharp_find_entry.isra.0>
  if (i < 0) {
 800d942:	2800      	cmp	r0, #0
 800d944:	db2c      	blt.n	800d9a0 <etharp_input+0xfc>
    arp_table[i].state = ETHARP_STATE_STABLE;
 800d946:	2218      	movs	r2, #24
 800d948:	4b24      	ldr	r3, [pc, #144]	; (800d9dc <etharp_input+0x138>)
 800d94a:	f04f 0c02 	mov.w	ip, #2
 800d94e:	fb02 f100 	mul.w	r1, r2, r0
 800d952:	eb03 0e01 	add.w	lr, r3, r1
 800d956:	f88e c014 	strb.w	ip, [lr, #20]
  ETHADDR32_COPY(&arp_table[i].ethaddr, ethaddr);
 800d95a:	f04f 0c0c 	mov.w	ip, #12
  arp_table[i].netif = netif;
 800d95e:	f8ce 4008 	str.w	r4, [lr, #8]
  ETHADDR32_COPY(&arp_table[i].ethaddr, ethaddr);
 800d962:	fb12 c200 	smlabb	r2, r2, r0, ip
 800d966:	6838      	ldr	r0, [r7, #0]
 800d968:	eb03 0c02 	add.w	ip, r3, r2
 800d96c:	5098      	str	r0, [r3, r2]
 800d96e:	88ba      	ldrh	r2, [r7, #4]
 800d970:	f8ac 2004 	strh.w	r2, [ip, #4]
  if (arp_table[i].q != NULL) {
 800d974:	f853 9001 	ldr.w	r9, [r3, r1]
  arp_table[i].ctime = 0;
 800d978:	f8ae a012 	strh.w	sl, [lr, #18]
  if (arp_table[i].q != NULL) {
 800d97c:	f1b9 0f00 	cmp.w	r9, #0
 800d980:	d00e      	beq.n	800d9a0 <etharp_input+0xfc>
    arp_table[i].q = NULL;
 800d982:	f843 a001 	str.w	sl, [r3, r1]
    ethernet_output(netif, p, (struct eth_addr*)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 800d986:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800d98a:	f104 0229 	add.w	r2, r4, #41	; 0x29
 800d98e:	4649      	mov	r1, r9
 800d990:	9300      	str	r3, [sp, #0]
 800d992:	4620      	mov	r0, r4
 800d994:	463b      	mov	r3, r7
 800d996:	f000 fa47 	bl	800de28 <ethernet_output>
    pbuf_free(p);
 800d99a:	4648      	mov	r0, r9
 800d99c:	f001 fc48 	bl	800f230 <pbuf_free>
  switch (hdr->opcode) {
 800d9a0:	88eb      	ldrh	r3, [r5, #6]
 800d9a2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800d9a6:	d19b      	bne.n	800d8e0 <etharp_input+0x3c>
    if (for_us) {
 800d9a8:	2e00      	cmp	r6, #0
 800d9aa:	d099      	beq.n	800d8e0 <etharp_input+0x3c>
      etharp_raw(netif,
 800d9ac:	2202      	movs	r2, #2
                 (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 800d9ae:	f104 0329 	add.w	r3, r4, #41	; 0x29
      etharp_raw(netif,
 800d9b2:	9701      	str	r7, [sp, #4]
 800d9b4:	4620      	mov	r0, r4
 800d9b6:	9203      	str	r2, [sp, #12]
 800d9b8:	aa05      	add	r2, sp, #20
 800d9ba:	4619      	mov	r1, r3
 800d9bc:	9202      	str	r2, [sp, #8]
                 (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 800d9be:	1d22      	adds	r2, r4, #4
      etharp_raw(netif,
 800d9c0:	9200      	str	r2, [sp, #0]
 800d9c2:	463a      	mov	r2, r7
 800d9c4:	f7ff fe64 	bl	800d690 <etharp_raw>
 800d9c8:	e78a      	b.n	800d8e0 <etharp_input+0x3c>
 800d9ca:	bf00      	nop
 800d9cc:	08013ca8 	.word	0x08013ca8
 800d9d0:	08013488 	.word	0x08013488
 800d9d4:	08013496 	.word	0x08013496
 800d9d8:	08013c12 	.word	0x08013c12
 800d9dc:	240000dc 	.word	0x240000dc

0800d9e0 <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 800d9e0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d9e2:	4602      	mov	r2, r0
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 800d9e4:	f100 0329 	add.w	r3, r0, #41	; 0x29
 800d9e8:	9102      	str	r1, [sp, #8]
 800d9ea:	2401      	movs	r4, #1
 800d9ec:	4905      	ldr	r1, [pc, #20]	; (800da04 <etharp_request+0x24>)
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 800d9ee:	3204      	adds	r2, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 800d9f0:	9403      	str	r4, [sp, #12]
 800d9f2:	9101      	str	r1, [sp, #4]
 800d9f4:	4619      	mov	r1, r3
 800d9f6:	9200      	str	r2, [sp, #0]
 800d9f8:	4a03      	ldr	r2, [pc, #12]	; (800da08 <etharp_request+0x28>)
 800d9fa:	f7ff fe49 	bl	800d690 <etharp_raw>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
}
 800d9fe:	b004      	add	sp, #16
 800da00:	bd10      	pop	{r4, pc}
 800da02:	bf00      	nop
 800da04:	08013dc9 	.word	0x08013dc9
 800da08:	08013d57 	.word	0x08013d57

0800da0c <etharp_tmr>:
{
 800da0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800da0e:	4c13      	ldr	r4, [pc, #76]	; (800da5c <etharp_tmr+0x50>)
 800da10:	2500      	movs	r5, #0
        arp_table[i].state = ETHARP_STATE_STABLE;
 800da12:	2602      	movs	r6, #2
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 800da14:	2704      	movs	r7, #4
    u8_t state = arp_table[i].state;
 800da16:	7c22      	ldrb	r2, [r4, #16]
    if (state != ETHARP_STATE_EMPTY
 800da18:	b16a      	cbz	r2, 800da36 <etharp_tmr+0x2a>
      arp_table[i].ctime++;
 800da1a:	89e3      	ldrh	r3, [r4, #14]
 800da1c:	3301      	adds	r3, #1
 800da1e:	b29b      	uxth	r3, r3
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 800da20:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
      arp_table[i].ctime++;
 800da24:	81e3      	strh	r3, [r4, #14]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 800da26:	d203      	bcs.n	800da30 <etharp_tmr+0x24>
 800da28:	2a01      	cmp	r2, #1
 800da2a:	d109      	bne.n	800da40 <etharp_tmr+0x34>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 800da2c:	2b04      	cmp	r3, #4
 800da2e:	d90b      	bls.n	800da48 <etharp_tmr+0x3c>
        etharp_free_entry(i);
 800da30:	4628      	mov	r0, r5
 800da32:	f7ff fe19 	bl	800d668 <etharp_free_entry>
 800da36:	3501      	adds	r5, #1
 800da38:	3418      	adds	r4, #24
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800da3a:	2d0a      	cmp	r5, #10
 800da3c:	d1eb      	bne.n	800da16 <etharp_tmr+0xa>
 800da3e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 800da40:	2a03      	cmp	r2, #3
 800da42:	d106      	bne.n	800da52 <etharp_tmr+0x46>
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 800da44:	7427      	strb	r7, [r4, #16]
 800da46:	e7f6      	b.n	800da36 <etharp_tmr+0x2a>
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 800da48:	4621      	mov	r1, r4
 800da4a:	6860      	ldr	r0, [r4, #4]
 800da4c:	f7ff ffc8 	bl	800d9e0 <etharp_request>
 800da50:	e7f1      	b.n	800da36 <etharp_tmr+0x2a>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 800da52:	2a04      	cmp	r2, #4
 800da54:	d1ef      	bne.n	800da36 <etharp_tmr+0x2a>
        arp_table[i].state = ETHARP_STATE_STABLE;
 800da56:	7426      	strb	r6, [r4, #16]
 800da58:	e7ed      	b.n	800da36 <etharp_tmr+0x2a>
 800da5a:	bf00      	nop
 800da5c:	240000e0 	.word	0x240000e0

0800da60 <etharp_output_to_arp_index>:
{
 800da60:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800da64:	4614      	mov	r4, r2
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 800da66:	4d27      	ldr	r5, [pc, #156]	; (800db04 <etharp_output_to_arp_index+0xa4>)
 800da68:	2218      	movs	r2, #24
{
 800da6a:	b085      	sub	sp, #20
 800da6c:	4606      	mov	r6, r0
 800da6e:	4688      	mov	r8, r1
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 800da70:	fb02 5204 	mla	r2, r2, r4, r5
 800da74:	7d12      	ldrb	r2, [r2, #20]
 800da76:	2a01      	cmp	r2, #1
 800da78:	d806      	bhi.n	800da88 <etharp_output_to_arp_index+0x28>
 800da7a:	4b23      	ldr	r3, [pc, #140]	; (800db08 <etharp_output_to_arp_index+0xa8>)
 800da7c:	f240 22ed 	movw	r2, #749	; 0x2ed
 800da80:	4922      	ldr	r1, [pc, #136]	; (800db0c <etharp_output_to_arp_index+0xac>)
 800da82:	4823      	ldr	r0, [pc, #140]	; (800db10 <etharp_output_to_arp_index+0xb0>)
 800da84:	f004 fe1c 	bl	80126c0 <iprintf>
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 800da88:	2118      	movs	r1, #24
 800da8a:	f106 0729 	add.w	r7, r6, #41	; 0x29
 800da8e:	fb01 5904 	mla	r9, r1, r4, r5
 800da92:	f899 3014 	ldrb.w	r3, [r9, #20]
 800da96:	2b02      	cmp	r3, #2
 800da98:	d10d      	bne.n	800dab6 <etharp_output_to_arp_index+0x56>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 800da9a:	f8b9 3012 	ldrh.w	r3, [r9, #18]
 800da9e:	f5b3 7f8e 	cmp.w	r3, #284	; 0x11c
 800daa2:	d917      	bls.n	800dad4 <etharp_output_to_arp_index+0x74>
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 800daa4:	4649      	mov	r1, r9
 800daa6:	4630      	mov	r0, r6
 800daa8:	3104      	adds	r1, #4
 800daaa:	f7ff ff99 	bl	800d9e0 <etharp_request>
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 800daae:	b910      	cbnz	r0, 800dab6 <etharp_output_to_arp_index+0x56>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 800dab0:	2303      	movs	r3, #3
 800dab2:	f889 3014 	strb.w	r3, [r9, #20]
  return ethernet_output(netif, q, (struct eth_addr*)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 800dab6:	2318      	movs	r3, #24
 800dab8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800dabc:	4641      	mov	r1, r8
 800dabe:	4630      	mov	r0, r6
 800dac0:	fb03 5304 	mla	r3, r3, r4, r5
 800dac4:	9200      	str	r2, [sp, #0]
 800dac6:	463a      	mov	r2, r7
 800dac8:	330c      	adds	r3, #12
 800daca:	f000 f9ad 	bl	800de28 <ethernet_output>
}
 800dace:	b005      	add	sp, #20
 800dad0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 800dad4:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 800dad8:	d3ed      	bcc.n	800dab6 <etharp_output_to_arp_index+0x56>
 800dada:	eb04 0344 	add.w	r3, r4, r4, lsl #1
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 800dade:	2101      	movs	r1, #1
 800dae0:	4630      	mov	r0, r6
 800dae2:	00db      	lsls	r3, r3, #3
 800dae4:	9103      	str	r1, [sp, #12]
 800dae6:	4639      	mov	r1, r7
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 800dae8:	f103 020c 	add.w	r2, r3, #12
 800daec:	3304      	adds	r3, #4
 800daee:	442b      	add	r3, r5
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 800daf0:	442a      	add	r2, r5
 800daf2:	9302      	str	r3, [sp, #8]
 800daf4:	4b07      	ldr	r3, [pc, #28]	; (800db14 <etharp_output_to_arp_index+0xb4>)
 800daf6:	9301      	str	r3, [sp, #4]
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 800daf8:	1d33      	adds	r3, r6, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 800dafa:	9300      	str	r3, [sp, #0]
 800dafc:	463b      	mov	r3, r7
 800dafe:	f7ff fdc7 	bl	800d690 <etharp_raw>
 800db02:	e7d4      	b.n	800daae <etharp_output_to_arp_index+0x4e>
 800db04:	240000dc 	.word	0x240000dc
 800db08:	08013ca8 	.word	0x08013ca8
 800db0c:	08013c36 	.word	0x08013c36
 800db10:	08013496 	.word	0x08013496
 800db14:	08013dc9 	.word	0x08013dc9

0800db18 <etharp_query>:
{
 800db18:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
 800db1c:	4689      	mov	r9, r1
 800db1e:	4680      	mov	r8, r0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 800db20:	4601      	mov	r1, r0
{
 800db22:	4616      	mov	r6, r2
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 800db24:	f8d9 0000 	ldr.w	r0, [r9]
 800db28:	f000 fc29 	bl	800e37e <ip4_addr_isbroadcast_u32>
 800db2c:	4604      	mov	r4, r0
 800db2e:	2800      	cmp	r0, #0
 800db30:	d15e      	bne.n	800dbf0 <etharp_query+0xd8>
      ip4_addr_ismulticast(ipaddr) ||
 800db32:	f8d9 3000 	ldr.w	r3, [r9]
 800db36:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 800db3a:	2ae0      	cmp	r2, #224	; 0xe0
 800db3c:	d058      	beq.n	800dbf0 <etharp_query+0xd8>
      ip4_addr_isany(ipaddr)) {
 800db3e:	2b00      	cmp	r3, #0
 800db40:	d056      	beq.n	800dbf0 <etharp_query+0xd8>
  i = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 800db42:	2101      	movs	r1, #1
 800db44:	4648      	mov	r0, r9
 800db46:	f7ff fe0f 	bl	800d768 <etharp_find_entry.isra.0>
  if (i < 0) {
 800db4a:	1e05      	subs	r5, r0, #0
 800db4c:	db53      	blt.n	800dbf6 <etharp_query+0xde>
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 800db4e:	4f40      	ldr	r7, [pc, #256]	; (800dc50 <etharp_query+0x138>)
 800db50:	2318      	movs	r3, #24
 800db52:	fb03 7305 	mla	r3, r3, r5, r7
 800db56:	7d1a      	ldrb	r2, [r3, #20]
 800db58:	b91a      	cbnz	r2, 800db62 <etharp_query+0x4a>
    arp_table[i].state = ETHARP_STATE_PENDING;
 800db5a:	2401      	movs	r4, #1
    arp_table[i].netif = netif;
 800db5c:	f8c3 8008 	str.w	r8, [r3, #8]
    arp_table[i].state = ETHARP_STATE_PENDING;
 800db60:	751c      	strb	r4, [r3, #20]
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 800db62:	2318      	movs	r3, #24
 800db64:	fb03 7305 	mla	r3, r3, r5, r7
 800db68:	7d1b      	ldrb	r3, [r3, #20]
 800db6a:	b933      	cbnz	r3, 800db7a <etharp_query+0x62>
 800db6c:	4b39      	ldr	r3, [pc, #228]	; (800dc54 <etharp_query+0x13c>)
 800db6e:	f240 32c9 	movw	r2, #969	; 0x3c9
 800db72:	4939      	ldr	r1, [pc, #228]	; (800dc58 <etharp_query+0x140>)
 800db74:	4839      	ldr	r0, [pc, #228]	; (800dc5c <etharp_query+0x144>)
 800db76:	f004 fda3 	bl	80126c0 <iprintf>
  if (is_new_entry || (q == NULL)) {
 800db7a:	b90c      	cbnz	r4, 800db80 <etharp_query+0x68>
 800db7c:	2e00      	cmp	r6, #0
 800db7e:	d13c      	bne.n	800dbfa <etharp_query+0xe2>
    result = etharp_request(netif, ipaddr);
 800db80:	4649      	mov	r1, r9
 800db82:	4640      	mov	r0, r8
 800db84:	f7ff ff2c 	bl	800d9e0 <etharp_request>
    if (q == NULL) {
 800db88:	2e00      	cmp	r6, #0
 800db8a:	d138      	bne.n	800dbfe <etharp_query+0xe6>
}
 800db8c:	b002      	add	sp, #8
 800db8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 800db92:	d1fb      	bne.n	800db8c <etharp_query+0x74>
 800db94:	4634      	mov	r4, r6
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 800db96:	f8df 80bc 	ldr.w	r8, [pc, #188]	; 800dc54 <etharp_query+0x13c>
 800db9a:	f8df 90c8 	ldr.w	r9, [pc, #200]	; 800dc64 <etharp_query+0x14c>
 800db9e:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 800dc5c <etharp_query+0x144>
    while (p) {
 800dba2:	b99c      	cbnz	r4, 800dbcc <etharp_query+0xb4>
      pbuf_ref(p);
 800dba4:	4630      	mov	r0, r6
 800dba6:	f001 fcfd 	bl	800f5a4 <pbuf_ref>
    if (p != NULL) {
 800dbaa:	2e00      	cmp	r6, #0
 800dbac:	d04c      	beq.n	800dc48 <etharp_query+0x130>
 800dbae:	46b0      	mov	r8, r6
      if (arp_table[i].q != NULL) {
 800dbb0:	2318      	movs	r3, #24
 800dbb2:	fb03 f205 	mul.w	r2, r3, r5
 800dbb6:	461c      	mov	r4, r3
 800dbb8:	58b8      	ldr	r0, [r7, r2]
 800dbba:	b108      	cbz	r0, 800dbc0 <etharp_query+0xa8>
        pbuf_free(arp_table[i].q);
 800dbbc:	f001 fb38 	bl	800f230 <pbuf_free>
      arp_table[i].q = p;
 800dbc0:	fb04 f305 	mul.w	r3, r4, r5
      result = ERR_OK;
 800dbc4:	2000      	movs	r0, #0
      arp_table[i].q = p;
 800dbc6:	f847 8003 	str.w	r8, [r7, r3]
 800dbca:	e7df      	b.n	800db8c <etharp_query+0x74>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 800dbcc:	8962      	ldrh	r2, [r4, #10]
 800dbce:	8923      	ldrh	r3, [r4, #8]
 800dbd0:	429a      	cmp	r2, r3
 800dbd2:	d108      	bne.n	800dbe6 <etharp_query+0xce>
 800dbd4:	6823      	ldr	r3, [r4, #0]
 800dbd6:	b133      	cbz	r3, 800dbe6 <etharp_query+0xce>
 800dbd8:	4643      	mov	r3, r8
 800dbda:	f44f 727b 	mov.w	r2, #1004	; 0x3ec
 800dbde:	4649      	mov	r1, r9
 800dbe0:	4650      	mov	r0, sl
 800dbe2:	f004 fd6d 	bl	80126c0 <iprintf>
      if (p->type != PBUF_ROM) {
 800dbe6:	7b23      	ldrb	r3, [r4, #12]
 800dbe8:	2b01      	cmp	r3, #1
 800dbea:	d11e      	bne.n	800dc2a <etharp_query+0x112>
      p = p->next;
 800dbec:	6824      	ldr	r4, [r4, #0]
 800dbee:	e7d8      	b.n	800dba2 <etharp_query+0x8a>
    return ERR_ARG;
 800dbf0:	f06f 000f 	mvn.w	r0, #15
 800dbf4:	e7ca      	b.n	800db8c <etharp_query+0x74>
 800dbf6:	4628      	mov	r0, r5
 800dbf8:	e7c8      	b.n	800db8c <etharp_query+0x74>
  err_t result = ERR_MEM;
 800dbfa:	f04f 30ff 	mov.w	r0, #4294967295
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 800dbfe:	2318      	movs	r3, #24
 800dc00:	fb03 7205 	mla	r2, r3, r5, r7
 800dc04:	7d12      	ldrb	r2, [r2, #20]
 800dc06:	2a01      	cmp	r2, #1
 800dc08:	d9c3      	bls.n	800db92 <etharp_query+0x7a>
    ETHARP_SET_HINT(netif, i);
 800dc0a:	4a15      	ldr	r2, [pc, #84]	; (800dc60 <etharp_query+0x148>)
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 800dc0c:	4631      	mov	r1, r6
 800dc0e:	4640      	mov	r0, r8
    ETHARP_SET_HINT(netif, i);
 800dc10:	7015      	strb	r5, [r2, #0]
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 800dc12:	220c      	movs	r2, #12
 800dc14:	fb13 2305 	smlabb	r3, r3, r5, r2
 800dc18:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800dc1c:	443b      	add	r3, r7
 800dc1e:	9200      	str	r2, [sp, #0]
 800dc20:	f108 0229 	add.w	r2, r8, #41	; 0x29
 800dc24:	f000 f900 	bl	800de28 <ethernet_output>
 800dc28:	e7b0      	b.n	800db8c <etharp_query+0x74>
      p = pbuf_alloc(PBUF_LINK, p->tot_len, PBUF_RAM);
 800dc2a:	2200      	movs	r2, #0
 800dc2c:	8921      	ldrh	r1, [r4, #8]
 800dc2e:	2002      	movs	r0, #2
 800dc30:	f001 fb60 	bl	800f2f4 <pbuf_alloc>
      if (p != NULL) {
 800dc34:	4680      	mov	r8, r0
 800dc36:	b138      	cbz	r0, 800dc48 <etharp_query+0x130>
        if (pbuf_copy(p, q) != ERR_OK) {
 800dc38:	4631      	mov	r1, r6
 800dc3a:	f001 fd01 	bl	800f640 <pbuf_copy>
 800dc3e:	2800      	cmp	r0, #0
 800dc40:	d0b6      	beq.n	800dbb0 <etharp_query+0x98>
          pbuf_free(p);
 800dc42:	4640      	mov	r0, r8
 800dc44:	f001 faf4 	bl	800f230 <pbuf_free>
      result = ERR_MEM;
 800dc48:	f04f 30ff 	mov.w	r0, #4294967295
 800dc4c:	e79e      	b.n	800db8c <etharp_query+0x74>
 800dc4e:	bf00      	nop
 800dc50:	240000dc 	.word	0x240000dc
 800dc54:	08013ca8 	.word	0x08013ca8
 800dc58:	08013c66 	.word	0x08013c66
 800dc5c:	08013496 	.word	0x08013496
 800dc60:	240001cc 	.word	0x240001cc
 800dc64:	08013c8e 	.word	0x08013c8e

0800dc68 <etharp_output>:
{
 800dc68:	b5f0      	push	{r4, r5, r6, r7, lr}
 800dc6a:	460e      	mov	r6, r1
 800dc6c:	b085      	sub	sp, #20
 800dc6e:	4615      	mov	r5, r2
  LWIP_ASSERT("netif != NULL", netif != NULL);
 800dc70:	4604      	mov	r4, r0
 800dc72:	b930      	cbnz	r0, 800dc82 <etharp_output+0x1a>
 800dc74:	4b3e      	ldr	r3, [pc, #248]	; (800dd70 <etharp_output+0x108>)
 800dc76:	f240 321b 	movw	r2, #795	; 0x31b
 800dc7a:	493e      	ldr	r1, [pc, #248]	; (800dd74 <etharp_output+0x10c>)
 800dc7c:	483e      	ldr	r0, [pc, #248]	; (800dd78 <etharp_output+0x110>)
 800dc7e:	f004 fd1f 	bl	80126c0 <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 800dc82:	b936      	cbnz	r6, 800dc92 <etharp_output+0x2a>
 800dc84:	4b3a      	ldr	r3, [pc, #232]	; (800dd70 <etharp_output+0x108>)
 800dc86:	f44f 7247 	mov.w	r2, #796	; 0x31c
 800dc8a:	493c      	ldr	r1, [pc, #240]	; (800dd7c <etharp_output+0x114>)
 800dc8c:	483a      	ldr	r0, [pc, #232]	; (800dd78 <etharp_output+0x110>)
 800dc8e:	f004 fd17 	bl	80126c0 <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 800dc92:	b935      	cbnz	r5, 800dca2 <etharp_output+0x3a>
 800dc94:	4b36      	ldr	r3, [pc, #216]	; (800dd70 <etharp_output+0x108>)
 800dc96:	f240 321d 	movw	r2, #797	; 0x31d
 800dc9a:	4939      	ldr	r1, [pc, #228]	; (800dd80 <etharp_output+0x118>)
 800dc9c:	4836      	ldr	r0, [pc, #216]	; (800dd78 <etharp_output+0x110>)
 800dc9e:	f004 fd0f 	bl	80126c0 <iprintf>
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 800dca2:	4621      	mov	r1, r4
 800dca4:	6828      	ldr	r0, [r5, #0]
 800dca6:	f000 fb6a 	bl	800e37e <ip4_addr_isbroadcast_u32>
 800dcaa:	2800      	cmp	r0, #0
 800dcac:	d15a      	bne.n	800dd64 <etharp_output+0xfc>
  } else if (ip4_addr_ismulticast(ipaddr)) {
 800dcae:	682b      	ldr	r3, [r5, #0]
 800dcb0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800dcb4:	2ae0      	cmp	r2, #224	; 0xe0
 800dcb6:	d11d      	bne.n	800dcf4 <etharp_output+0x8c>
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 800dcb8:	2301      	movs	r3, #1
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 800dcba:	f88d 0009 	strb.w	r0, [sp, #9]
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 800dcbe:	f88d 3008 	strb.w	r3, [sp, #8]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 800dcc2:	235e      	movs	r3, #94	; 0x5e
 800dcc4:	f88d 300a 	strb.w	r3, [sp, #10]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 800dcc8:	786b      	ldrb	r3, [r5, #1]
 800dcca:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800dcce:	f88d 300b 	strb.w	r3, [sp, #11]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 800dcd2:	78ab      	ldrb	r3, [r5, #2]
 800dcd4:	f88d 300c 	strb.w	r3, [sp, #12]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 800dcd8:	78eb      	ldrb	r3, [r5, #3]
 800dcda:	f88d 300d 	strb.w	r3, [sp, #13]
    dest = &mcastaddr;
 800dcde:	ab02      	add	r3, sp, #8
  return ethernet_output(netif, q, (struct eth_addr*)(netif->hwaddr), dest, ETHTYPE_IP);
 800dce0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800dce4:	4631      	mov	r1, r6
 800dce6:	4620      	mov	r0, r4
 800dce8:	9200      	str	r2, [sp, #0]
 800dcea:	f104 0229 	add.w	r2, r4, #41	; 0x29
 800dcee:	f000 f89b 	bl	800de28 <ethernet_output>
 800dcf2:	e01f      	b.n	800dd34 <etharp_output+0xcc>
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 800dcf4:	6862      	ldr	r2, [r4, #4]
 800dcf6:	68a1      	ldr	r1, [r4, #8]
 800dcf8:	405a      	eors	r2, r3
 800dcfa:	420a      	tst	r2, r1
 800dcfc:	d008      	beq.n	800dd10 <etharp_output+0xa8>
        !ip4_addr_islinklocal(ipaddr)) {
 800dcfe:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 800dd00:	f64f 62a9 	movw	r2, #65193	; 0xfea9
 800dd04:	4293      	cmp	r3, r2
 800dd06:	d003      	beq.n	800dd10 <etharp_output+0xa8>
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 800dd08:	68e3      	ldr	r3, [r4, #12]
 800dd0a:	b36b      	cbz	r3, 800dd68 <etharp_output+0x100>
            dst_addr = netif_ip4_gw(netif);
 800dd0c:	f104 050c 	add.w	r5, r4, #12
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 800dd10:	4b1c      	ldr	r3, [pc, #112]	; (800dd84 <etharp_output+0x11c>)
 800dd12:	2018      	movs	r0, #24
 800dd14:	491c      	ldr	r1, [pc, #112]	; (800dd88 <etharp_output+0x120>)
 800dd16:	781a      	ldrb	r2, [r3, #0]
 800dd18:	fb00 1002 	mla	r0, r0, r2, r1
 800dd1c:	7d01      	ldrb	r1, [r0, #20]
 800dd1e:	2901      	cmp	r1, #1
 800dd20:	4619      	mov	r1, r3
 800dd22:	d909      	bls.n	800dd38 <etharp_output+0xd0>
 800dd24:	682f      	ldr	r7, [r5, #0]
 800dd26:	6843      	ldr	r3, [r0, #4]
 800dd28:	429f      	cmp	r7, r3
 800dd2a:	d105      	bne.n	800dd38 <etharp_output+0xd0>
        return etharp_output_to_arp_index(netif, q, i);
 800dd2c:	4631      	mov	r1, r6
 800dd2e:	4620      	mov	r0, r4
 800dd30:	f7ff fe96 	bl	800da60 <etharp_output_to_arp_index>
}
 800dd34:	b005      	add	sp, #20
 800dd36:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dd38:	4b13      	ldr	r3, [pc, #76]	; (800dd88 <etharp_output+0x120>)
{
 800dd3a:	2200      	movs	r2, #0
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 800dd3c:	7d18      	ldrb	r0, [r3, #20]
 800dd3e:	2801      	cmp	r0, #1
 800dd40:	d906      	bls.n	800dd50 <etharp_output+0xe8>
 800dd42:	682f      	ldr	r7, [r5, #0]
 800dd44:	6858      	ldr	r0, [r3, #4]
 800dd46:	4287      	cmp	r7, r0
 800dd48:	d102      	bne.n	800dd50 <etharp_output+0xe8>
        ETHARP_SET_HINT(netif, i);
 800dd4a:	b2d2      	uxtb	r2, r2
 800dd4c:	700a      	strb	r2, [r1, #0]
 800dd4e:	e7ed      	b.n	800dd2c <etharp_output+0xc4>
 800dd50:	3201      	adds	r2, #1
 800dd52:	3318      	adds	r3, #24
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 800dd54:	2a0a      	cmp	r2, #10
 800dd56:	d1f1      	bne.n	800dd3c <etharp_output+0xd4>
    return etharp_query(netif, dst_addr, q);
 800dd58:	4632      	mov	r2, r6
 800dd5a:	4629      	mov	r1, r5
 800dd5c:	4620      	mov	r0, r4
 800dd5e:	f7ff fedb 	bl	800db18 <etharp_query>
 800dd62:	e7e7      	b.n	800dd34 <etharp_output+0xcc>
    dest = (const struct eth_addr *)&ethbroadcast;
 800dd64:	4b09      	ldr	r3, [pc, #36]	; (800dd8c <etharp_output+0x124>)
 800dd66:	e7bb      	b.n	800dce0 <etharp_output+0x78>
            return ERR_RTE;
 800dd68:	f06f 0003 	mvn.w	r0, #3
 800dd6c:	e7e2      	b.n	800dd34 <etharp_output+0xcc>
 800dd6e:	bf00      	nop
 800dd70:	08013ca8 	.word	0x08013ca8
 800dd74:	08013488 	.word	0x08013488
 800dd78:	08013496 	.word	0x08013496
 800dd7c:	08014727 	.word	0x08014727
 800dd80:	08013bf3 	.word	0x08013bf3
 800dd84:	240001cc 	.word	0x240001cc
 800dd88:	240000dc 	.word	0x240000dc
 800dd8c:	08013d57 	.word	0x08013d57

0800dd90 <ethernet_input>:
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  s16_t ip_hdr_offset = SIZEOF_ETH_HDR;
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  if (p->len <= SIZEOF_ETH_HDR) {
 800dd90:	8943      	ldrh	r3, [r0, #10]
 800dd92:	2b0e      	cmp	r3, #14
{
 800dd94:	b570      	push	{r4, r5, r6, lr}
 800dd96:	4604      	mov	r4, r0
 800dd98:	460d      	mov	r5, r1
  if (p->len <= SIZEOF_ETH_HDR) {
 800dd9a:	d914      	bls.n	800ddc6 <ethernet_input+0x36>
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 800dd9c:	6840      	ldr	r0, [r0, #4]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 800dd9e:	7803      	ldrb	r3, [r0, #0]
  type = ethhdr->type;
 800dda0:	8986      	ldrh	r6, [r0, #12]
  if (ethhdr->dest.addr[0] & 1) {
 800dda2:	07d9      	lsls	r1, r3, #31
 800dda4:	d50a      	bpl.n	800ddbc <ethernet_input+0x2c>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 800dda6:	2b01      	cmp	r3, #1
 800dda8:	d111      	bne.n	800ddce <ethernet_input+0x3e>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 800ddaa:	7843      	ldrb	r3, [r0, #1]
 800ddac:	b933      	cbnz	r3, 800ddbc <ethernet_input+0x2c>
 800ddae:	7883      	ldrb	r3, [r0, #2]
 800ddb0:	2b5e      	cmp	r3, #94	; 0x5e
 800ddb2:	d103      	bne.n	800ddbc <ethernet_input+0x2c>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 800ddb4:	7b63      	ldrb	r3, [r4, #13]
 800ddb6:	f043 0310 	orr.w	r3, r3, #16
        p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 800ddba:	7363      	strb	r3, [r4, #13]
    }
  }

  switch (type) {
 800ddbc:	2e08      	cmp	r6, #8
 800ddbe:	d010      	beq.n	800dde2 <ethernet_input+0x52>
 800ddc0:	f5b6 6fc1 	cmp.w	r6, #1544	; 0x608
 800ddc4:	d01e      	beq.n	800de04 <ethernet_input+0x74>
  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;

free_and_return:
  pbuf_free(p);
 800ddc6:	4620      	mov	r0, r4
 800ddc8:	f001 fa32 	bl	800f230 <pbuf_free>
  return ERR_OK;
 800ddcc:	e018      	b.n	800de00 <ethernet_input+0x70>
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 800ddce:	2206      	movs	r2, #6
 800ddd0:	4914      	ldr	r1, [pc, #80]	; (800de24 <ethernet_input+0x94>)
 800ddd2:	f004 fba7 	bl	8012524 <memcmp>
 800ddd6:	2800      	cmp	r0, #0
 800ddd8:	d1f0      	bne.n	800ddbc <ethernet_input+0x2c>
      p->flags |= PBUF_FLAG_LLBCAST;
 800ddda:	7b63      	ldrb	r3, [r4, #13]
 800dddc:	f043 0308 	orr.w	r3, r3, #8
 800dde0:	e7eb      	b.n	800ddba <ethernet_input+0x2a>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 800dde2:	f895 302f 	ldrb.w	r3, [r5, #47]	; 0x2f
 800dde6:	071a      	lsls	r2, r3, #28
 800dde8:	d5ed      	bpl.n	800ddc6 <ethernet_input+0x36>
      if ((p->len < ip_hdr_offset) || pbuf_header(p, (s16_t)-ip_hdr_offset)) {
 800ddea:	f06f 010d 	mvn.w	r1, #13
 800ddee:	4620      	mov	r0, r4
 800ddf0:	f001 fa18 	bl	800f224 <pbuf_header>
 800ddf4:	2800      	cmp	r0, #0
 800ddf6:	d1e6      	bne.n	800ddc6 <ethernet_input+0x36>
        ip4_input(p, netif);
 800ddf8:	4629      	mov	r1, r5
 800ddfa:	4620      	mov	r0, r4
 800ddfc:	f000 f974 	bl	800e0e8 <ip4_input>
}
 800de00:	2000      	movs	r0, #0
 800de02:	bd70      	pop	{r4, r5, r6, pc}
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 800de04:	f895 302f 	ldrb.w	r3, [r5, #47]	; 0x2f
 800de08:	071b      	lsls	r3, r3, #28
 800de0a:	d5dc      	bpl.n	800ddc6 <ethernet_input+0x36>
      if ((p->len < ip_hdr_offset) || pbuf_header(p, (s16_t)-ip_hdr_offset)) {
 800de0c:	f06f 010d 	mvn.w	r1, #13
 800de10:	4620      	mov	r0, r4
 800de12:	f001 fa07 	bl	800f224 <pbuf_header>
 800de16:	2800      	cmp	r0, #0
 800de18:	d1d5      	bne.n	800ddc6 <ethernet_input+0x36>
        etharp_input(p, netif);
 800de1a:	4629      	mov	r1, r5
 800de1c:	4620      	mov	r0, r4
 800de1e:	f7ff fd41 	bl	800d8a4 <etharp_input>
      break;
 800de22:	e7ed      	b.n	800de00 <ethernet_input+0x70>
 800de24:	08013d57 	.word	0x08013d57

0800de28 <ethernet_output>:
 */
err_t
ethernet_output(struct netif* netif, struct pbuf* p,
                const struct eth_addr* src, const struct eth_addr* dst,
                u16_t eth_type)
{
 800de28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800de2c:	460d      	mov	r5, r1
 800de2e:	4604      	mov	r4, r0
  struct eth_hdr* ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 800de30:	f8bd 0018 	ldrh.w	r0, [sp, #24]
{
 800de34:	4616      	mov	r6, r2
 800de36:	461f      	mov	r7, r3
  u16_t eth_type_be = lwip_htons(eth_type);
 800de38:	f7ff fc11 	bl	800d65e <lwip_htons>

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_header(p, SIZEOF_ETH_HDR) != 0) {
 800de3c:	210e      	movs	r1, #14
  u16_t eth_type_be = lwip_htons(eth_type);
 800de3e:	4680      	mov	r8, r0
    if (pbuf_header(p, SIZEOF_ETH_HDR) != 0) {
 800de40:	4628      	mov	r0, r5
 800de42:	f001 f9ef 	bl	800f224 <pbuf_header>
 800de46:	b9e0      	cbnz	r0, 800de82 <ethernet_output+0x5a>
      goto pbuf_header_failed;
    }
  }

  ethhdr = (struct eth_hdr*)p->payload;
 800de48:	6869      	ldr	r1, [r5, #4]
  ethhdr->type = eth_type_be;
 800de4a:	f8a1 800c 	strh.w	r8, [r1, #12]
  ETHADDR32_COPY(&ethhdr->dest, dst);
 800de4e:	683b      	ldr	r3, [r7, #0]
 800de50:	600b      	str	r3, [r1, #0]
 800de52:	88bb      	ldrh	r3, [r7, #4]
 800de54:	808b      	strh	r3, [r1, #4]
  ETHADDR16_COPY(&ethhdr->src,  src);
 800de56:	6833      	ldr	r3, [r6, #0]
 800de58:	f8c1 3006 	str.w	r3, [r1, #6]
 800de5c:	88b3      	ldrh	r3, [r6, #4]
 800de5e:	814b      	strh	r3, [r1, #10]

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 800de60:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 800de64:	2b06      	cmp	r3, #6
 800de66:	d006      	beq.n	800de76 <ethernet_output+0x4e>
 800de68:	4b08      	ldr	r3, [pc, #32]	; (800de8c <ethernet_output+0x64>)
 800de6a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800de6e:	4908      	ldr	r1, [pc, #32]	; (800de90 <ethernet_output+0x68>)
 800de70:	4808      	ldr	r0, [pc, #32]	; (800de94 <ethernet_output+0x6c>)
 800de72:	f004 fc25 	bl	80126c0 <iprintf>
    (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
    ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 800de76:	69a3      	ldr	r3, [r4, #24]
 800de78:	4629      	mov	r1, r5
 800de7a:	4620      	mov	r0, r4
pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
    ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
}
 800de7c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  return netif->linkoutput(netif, p);
 800de80:	4718      	bx	r3
}
 800de82:	f06f 0001 	mvn.w	r0, #1
 800de86:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800de8a:	bf00      	nop
 800de8c:	08013d5d 	.word	0x08013d5d
 800de90:	08013d98 	.word	0x08013d98
 800de94:	08013496 	.word	0x08013496

0800de98 <icmp_send_response.isra.0>:
 *          p->payload pointing to the IP header
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
 800de98:	b5f0      	push	{r4, r5, r6, r7, lr}
 800de9a:	4604      	mov	r4, r0
 800de9c:	b087      	sub	sp, #28
 800de9e:	460f      	mov	r7, r1
 800dea0:	4616      	mov	r6, r2

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 800dea2:	2124      	movs	r1, #36	; 0x24
 800dea4:	2200      	movs	r2, #0
 800dea6:	2001      	movs	r0, #1
 800dea8:	f001 fa24 	bl	800f2f4 <pbuf_alloc>
                 PBUF_RAM);
  if (q == NULL) {
 800deac:	4605      	mov	r5, r0
 800deae:	b3a0      	cbz	r0, 800df1a <icmp_send_response.isra.0+0x82>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 800deb0:	8943      	ldrh	r3, [r0, #10]
 800deb2:	2b23      	cmp	r3, #35	; 0x23
 800deb4:	d806      	bhi.n	800dec4 <icmp_send_response.isra.0+0x2c>
 800deb6:	4b1a      	ldr	r3, [pc, #104]	; (800df20 <icmp_send_response.isra.0+0x88>)
 800deb8:	f44f 72b1 	mov.w	r2, #354	; 0x162
 800debc:	4919      	ldr	r1, [pc, #100]	; (800df24 <icmp_send_response.isra.0+0x8c>)
 800debe:	481a      	ldr	r0, [pc, #104]	; (800df28 <icmp_send_response.isra.0+0x90>)
 800dec0:	f004 fbfe 	bl	80126c0 <iprintf>
             (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 800dec4:	6822      	ldr	r2, [r4, #0]
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
  icmphdr->type = type;
  icmphdr->code = code;
  icmphdr->id = 0;
 800dec6:	2300      	movs	r3, #0
  icmphdr = (struct icmp_echo_hdr *)q->payload;
 800dec8:	686c      	ldr	r4, [r5, #4]
  icmphdr->seqno = 0;

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 800deca:	f102 001c 	add.w	r0, r2, #28
  icmphdr->id = 0;
 800dece:	7123      	strb	r3, [r4, #4]
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 800ded0:	f104 0108 	add.w	r1, r4, #8
  icmphdr->id = 0;
 800ded4:	7163      	strb	r3, [r4, #5]
  icmphdr->seqno = 0;
 800ded6:	71a3      	strb	r3, [r4, #6]
 800ded8:	71e3      	strb	r3, [r4, #7]
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 800deda:	4613      	mov	r3, r2
  icmphdr->type = type;
 800dedc:	7027      	strb	r7, [r4, #0]
  icmphdr->code = code;
 800dede:	7066      	strb	r6, [r4, #1]
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 800dee0:	f853 6b04 	ldr.w	r6, [r3], #4
 800dee4:	4283      	cmp	r3, r0
 800dee6:	f841 6b04 	str.w	r6, [r1], #4
 800deea:	d1f9      	bne.n	800dee0 <icmp_send_response.isra.0+0x48>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 800deec:	ae06      	add	r6, sp, #24
 800deee:	68d3      	ldr	r3, [r2, #12]
 800def0:	f846 3d04 	str.w	r3, [r6, #-4]!
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_src, &iphdr_dst);
  }
#else
  netif = ip4_route(&iphdr_src);
 800def4:	4630      	mov	r0, r6
 800def6:	f000 f8cb 	bl	800e090 <ip4_route>
#endif
  if (netif != NULL) {
 800defa:	b158      	cbz	r0, 800df14 <icmp_send_response.isra.0+0x7c>
    /* calculate checksum */
    icmphdr->chksum = 0;
 800defc:	2100      	movs	r1, #0
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 800defe:	2301      	movs	r3, #1
 800df00:	4632      	mov	r2, r6
    icmphdr->chksum = 0;
 800df02:	70a1      	strb	r1, [r4, #2]
 800df04:	70e1      	strb	r1, [r4, #3]
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 800df06:	9002      	str	r0, [sp, #8]
 800df08:	4628      	mov	r0, r5
 800df0a:	e88d 000a 	stmia.w	sp, {r1, r3}
 800df0e:	23ff      	movs	r3, #255	; 0xff
 800df10:	f000 fa24 	bl	800e35c <ip4_output_if>
  }
  pbuf_free(q);
 800df14:	4628      	mov	r0, r5
 800df16:	f001 f98b 	bl	800f230 <pbuf_free>
}
 800df1a:	b007      	add	sp, #28
 800df1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800df1e:	bf00      	nop
 800df20:	08013e36 	.word	0x08013e36
 800df24:	08013e71 	.word	0x08013e71
 800df28:	08013496 	.word	0x08013496

0800df2c <icmp_input>:
  iphdr_in = ip4_current_header();
 800df2c:	4b45      	ldr	r3, [pc, #276]	; (800e044 <icmp_input+0x118>)
{
 800df2e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  iphdr_in = ip4_current_header();
 800df32:	f8d3 9008 	ldr.w	r9, [r3, #8]
{
 800df36:	b085      	sub	sp, #20
 800df38:	4604      	mov	r4, r0
 800df3a:	4688      	mov	r8, r1
  hlen = IPH_HL(iphdr_in) * 4;
 800df3c:	f899 5000 	ldrb.w	r5, [r9]
 800df40:	461f      	mov	r7, r3
 800df42:	f005 050f 	and.w	r5, r5, #15
 800df46:	00ad      	lsls	r5, r5, #2
  if (hlen < IP_HLEN) {
 800df48:	2d13      	cmp	r5, #19
 800df4a:	d92a      	bls.n	800dfa2 <icmp_input+0x76>
  if (p->len < sizeof(u16_t)*2) {
 800df4c:	8942      	ldrh	r2, [r0, #10]
 800df4e:	2a03      	cmp	r2, #3
 800df50:	d927      	bls.n	800dfa2 <icmp_input+0x76>
  type = *((u8_t *)p->payload);
 800df52:	6842      	ldr	r2, [r0, #4]
  switch (type) {
 800df54:	7812      	ldrb	r2, [r2, #0]
 800df56:	2a08      	cmp	r2, #8
 800df58:	d123      	bne.n	800dfa2 <icmp_input+0x76>
    if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 800df5a:	6958      	ldr	r0, [r3, #20]
 800df5c:	f000 02f0 	and.w	r2, r0, #240	; 0xf0
 800df60:	2ae0      	cmp	r2, #224	; 0xe0
 800df62:	d01e      	beq.n	800dfa2 <icmp_input+0x76>
    if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 800df64:	6819      	ldr	r1, [r3, #0]
 800df66:	f000 fa0a 	bl	800e37e <ip4_addr_isbroadcast_u32>
 800df6a:	4606      	mov	r6, r0
 800df6c:	b9c8      	cbnz	r0, 800dfa2 <icmp_input+0x76>
    if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 800df6e:	8923      	ldrh	r3, [r4, #8]
 800df70:	2b07      	cmp	r3, #7
 800df72:	d916      	bls.n	800dfa2 <icmp_input+0x76>
    if (pbuf_header(p, (s16_t)(hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN))) {
 800df74:	f105 010e 	add.w	r1, r5, #14
 800df78:	4620      	mov	r0, r4
 800df7a:	f001 f953 	bl	800f224 <pbuf_header>
 800df7e:	2800      	cmp	r0, #0
 800df80:	d04f      	beq.n	800e022 <icmp_input+0xf6>
      r = pbuf_alloc(PBUF_LINK, p->tot_len + hlen, PBUF_RAM);
 800df82:	8921      	ldrh	r1, [r4, #8]
 800df84:	4632      	mov	r2, r6
 800df86:	2002      	movs	r0, #2
 800df88:	4429      	add	r1, r5
 800df8a:	b289      	uxth	r1, r1
 800df8c:	f001 f9b2 	bl	800f2f4 <pbuf_alloc>
      if (r == NULL) {
 800df90:	4606      	mov	r6, r0
 800df92:	b130      	cbz	r0, 800dfa2 <icmp_input+0x76>
      if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 800df94:	8942      	ldrh	r2, [r0, #10]
 800df96:	f105 0308 	add.w	r3, r5, #8
 800df9a:	429a      	cmp	r2, r3
 800df9c:	d207      	bcs.n	800dfae <icmp_input+0x82>
        pbuf_free(r);
 800df9e:	f001 f947 	bl	800f230 <pbuf_free>
  pbuf_free(p);
 800dfa2:	4620      	mov	r0, r4
}
 800dfa4:	b005      	add	sp, #20
 800dfa6:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
  pbuf_free(p);
 800dfaa:	f001 b941 	b.w	800f230 <pbuf_free>
      MEMCPY(r->payload, iphdr_in, hlen);
 800dfae:	4649      	mov	r1, r9
 800dfb0:	462a      	mov	r2, r5
 800dfb2:	6840      	ldr	r0, [r0, #4]
 800dfb4:	f004 fac5 	bl	8012542 <memcpy>
      if (pbuf_header(r, (s16_t)-hlen)) {
 800dfb8:	4269      	negs	r1, r5
 800dfba:	4630      	mov	r0, r6
 800dfbc:	f001 f932 	bl	800f224 <pbuf_header>
 800dfc0:	b138      	cbz	r0, 800dfd2 <icmp_input+0xa6>
        LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 800dfc2:	4b21      	ldr	r3, [pc, #132]	; (800e048 <icmp_input+0x11c>)
 800dfc4:	22af      	movs	r2, #175	; 0xaf
 800dfc6:	4921      	ldr	r1, [pc, #132]	; (800e04c <icmp_input+0x120>)
 800dfc8:	4821      	ldr	r0, [pc, #132]	; (800e050 <icmp_input+0x124>)
 800dfca:	f004 fb79 	bl	80126c0 <iprintf>
        pbuf_free(r);
 800dfce:	4630      	mov	r0, r6
 800dfd0:	e7e5      	b.n	800df9e <icmp_input+0x72>
      if (pbuf_copy(r, p) != ERR_OK) {
 800dfd2:	4621      	mov	r1, r4
 800dfd4:	4630      	mov	r0, r6
 800dfd6:	f001 fb33 	bl	800f640 <pbuf_copy>
 800dfda:	2800      	cmp	r0, #0
 800dfdc:	d1f7      	bne.n	800dfce <icmp_input+0xa2>
      pbuf_free(p);
 800dfde:	4620      	mov	r0, r4
 800dfe0:	4634      	mov	r4, r6
 800dfe2:	f001 f925 	bl	800f230 <pbuf_free>
    if (pbuf_header(p, (s16_t)hlen)) {
 800dfe6:	4629      	mov	r1, r5
 800dfe8:	4620      	mov	r0, r4
    iecho = (struct icmp_echo_hdr *)p->payload;
 800dfea:	6866      	ldr	r6, [r4, #4]
    if (pbuf_header(p, (s16_t)hlen)) {
 800dfec:	f001 f91a 	bl	800f224 <pbuf_header>
 800dff0:	4602      	mov	r2, r0
 800dff2:	2800      	cmp	r0, #0
 800dff4:	d1d5      	bne.n	800dfa2 <icmp_input+0x76>
      struct ip_hdr *iphdr = (struct ip_hdr*)p->payload;
 800dff6:	6861      	ldr	r1, [r4, #4]
      ip4_addr_copy(iphdr->src, *src);
 800dff8:	697b      	ldr	r3, [r7, #20]
 800dffa:	60cb      	str	r3, [r1, #12]
      ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 800dffc:	693b      	ldr	r3, [r7, #16]
 800dffe:	610b      	str	r3, [r1, #16]
      IPH_TTL_SET(iphdr, ICMP_TTL);
 800e000:	23ff      	movs	r3, #255	; 0xff
      ICMPH_TYPE_SET(iecho, ICMP_ER);
 800e002:	7030      	strb	r0, [r6, #0]
      iecho->chksum = 0;
 800e004:	70b0      	strb	r0, [r6, #2]
 800e006:	70f0      	strb	r0, [r6, #3]
      IPH_TTL_SET(iphdr, ICMP_TTL);
 800e008:	720b      	strb	r3, [r1, #8]
      IPH_CHKSUM_SET(iphdr, 0);
 800e00a:	7288      	strb	r0, [r1, #10]
 800e00c:	72c8      	strb	r0, [r1, #11]
      ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 800e00e:	2101      	movs	r1, #1
 800e010:	9000      	str	r0, [sp, #0]
 800e012:	4620      	mov	r0, r4
 800e014:	9101      	str	r1, [sp, #4]
 800e016:	f8cd 8008 	str.w	r8, [sp, #8]
 800e01a:	490e      	ldr	r1, [pc, #56]	; (800e054 <icmp_input+0x128>)
 800e01c:	f000 f99e 	bl	800e35c <ip4_output_if>
 800e020:	e7bf      	b.n	800dfa2 <icmp_input+0x76>
      if (pbuf_header(p, -(s16_t)(hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN))) {
 800e022:	f5c5 417f 	rsb	r1, r5, #65280	; 0xff00
 800e026:	4620      	mov	r0, r4
 800e028:	31f2      	adds	r1, #242	; 0xf2
 800e02a:	b209      	sxth	r1, r1
 800e02c:	f001 f8fa 	bl	800f224 <pbuf_header>
 800e030:	2800      	cmp	r0, #0
 800e032:	d0d8      	beq.n	800dfe6 <icmp_input+0xba>
        LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 800e034:	4b04      	ldr	r3, [pc, #16]	; (800e048 <icmp_input+0x11c>)
 800e036:	22c0      	movs	r2, #192	; 0xc0
 800e038:	4907      	ldr	r1, [pc, #28]	; (800e058 <icmp_input+0x12c>)
 800e03a:	4805      	ldr	r0, [pc, #20]	; (800e050 <icmp_input+0x124>)
 800e03c:	f004 fb40 	bl	80126c0 <iprintf>
        goto icmperr;
 800e040:	e7af      	b.n	800dfa2 <icmp_input+0x76>
 800e042:	bf00      	nop
 800e044:	2400178c 	.word	0x2400178c
 800e048:	08013e36 	.word	0x08013e36
 800e04c:	08013dcf 	.word	0x08013dcf
 800e050:	08013496 	.word	0x08013496
 800e054:	240017a0 	.word	0x240017a0
 800e058:	08013e04 	.word	0x08013e04

0800e05c <icmp_dest_unreach>:
  icmp_send_response(p, ICMP_DUR, t);
 800e05c:	460a      	mov	r2, r1
 800e05e:	3004      	adds	r0, #4
 800e060:	2103      	movs	r1, #3
 800e062:	f7ff bf19 	b.w	800de98 <icmp_send_response.isra.0>

0800e066 <icmp_time_exceeded>:
  icmp_send_response(p, ICMP_TE, t);
 800e066:	460a      	mov	r2, r1
 800e068:	3004      	adds	r0, #4
 800e06a:	210b      	movs	r1, #11
 800e06c:	f7ff bf14 	b.w	800de98 <icmp_send_response.isra.0>

0800e070 <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 800e070:	b508      	push	{r3, lr}
  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
#endif /* !NO_SYS */
  mem_init();
 800e072:	f000 fd37 	bl	800eae4 <mem_init>
  memp_init();
 800e076:	f000 ff4b 	bl	800ef10 <memp_init>
  pbuf_init();
  netif_init();
 800e07a:	f000 ff96 	bl	800efaa <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 800e07e:	f004 f933 	bl	80122e8 <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 800e082:	f001 fbdd 	bl	800f840 <tcp_init>
#endif
 
#if LWIP_TIMERS
  sys_timeouts_init();
#endif /* LWIP_TIMERS */
}
 800e086:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  sys_timeouts_init();
 800e08a:	f004 b903 	b.w	8012294 <sys_timeouts_init>
	...

0800e090 <ip4_route>:
    return ip4_default_multicast_netif;
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */

  /* iterate through netifs */
  for (netif = netif_list; netif != NULL; netif = netif->next) {
 800e090:	4b13      	ldr	r3, [pc, #76]	; (800e0e0 <ip4_route+0x50>)
{
 800e092:	b530      	push	{r4, r5, lr}
  for (netif = netif_list; netif != NULL; netif = netif->next) {
 800e094:	681b      	ldr	r3, [r3, #0]
 800e096:	b96b      	cbnz	r3, 800e0b4 <ip4_route+0x24>
  if (netif != NULL) {
    return netif;
  }
#endif

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 800e098:	4a12      	ldr	r2, [pc, #72]	; (800e0e4 <ip4_route+0x54>)
 800e09a:	6812      	ldr	r2, [r2, #0]
 800e09c:	b1ea      	cbz	r2, 800e0da <ip4_route+0x4a>
 800e09e:	f892 102f 	ldrb.w	r1, [r2, #47]	; 0x2f
 800e0a2:	f001 0105 	and.w	r1, r1, #5
 800e0a6:	2905      	cmp	r1, #5
 800e0a8:	d117      	bne.n	800e0da <ip4_route+0x4a>
 800e0aa:	6851      	ldr	r1, [r2, #4]
 800e0ac:	2900      	cmp	r1, #0
 800e0ae:	bf18      	it	ne
 800e0b0:	4613      	movne	r3, r2
 800e0b2:	e012      	b.n	800e0da <ip4_route+0x4a>
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 800e0b4:	f893 402f 	ldrb.w	r4, [r3, #47]	; 0x2f
 800e0b8:	f004 0205 	and.w	r2, r4, #5
 800e0bc:	2a05      	cmp	r2, #5
 800e0be:	d1e9      	bne.n	800e094 <ip4_route+0x4>
 800e0c0:	685a      	ldr	r2, [r3, #4]
 800e0c2:	2a00      	cmp	r2, #0
 800e0c4:	d0e6      	beq.n	800e094 <ip4_route+0x4>
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 800e0c6:	6801      	ldr	r1, [r0, #0]
 800e0c8:	689d      	ldr	r5, [r3, #8]
 800e0ca:	404a      	eors	r2, r1
 800e0cc:	422a      	tst	r2, r5
 800e0ce:	d004      	beq.n	800e0da <ip4_route+0x4a>
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 800e0d0:	07a2      	lsls	r2, r4, #30
 800e0d2:	d4df      	bmi.n	800e094 <ip4_route+0x4>
 800e0d4:	68da      	ldr	r2, [r3, #12]
 800e0d6:	4291      	cmp	r1, r2
 800e0d8:	d1dc      	bne.n	800e094 <ip4_route+0x4>
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
  }

  return netif_default;
}
 800e0da:	4618      	mov	r0, r3
 800e0dc:	bd30      	pop	{r4, r5, pc}
 800e0de:	bf00      	nop
 800e0e0:	24004ca4 	.word	0x24004ca4
 800e0e4:	24004ca8 	.word	0x24004ca8

0800e0e8 <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 800e0e8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 800e0ec:	6847      	ldr	r7, [r0, #4]
{
 800e0ee:	4605      	mov	r5, r0
 800e0f0:	4688      	mov	r8, r1
  if (IPH_V(iphdr) != 4) {
 800e0f2:	f897 9000 	ldrb.w	r9, [r7]
 800e0f6:	ea4f 1319 	mov.w	r3, r9, lsr #4
 800e0fa:	2b04      	cmp	r3, #4
 800e0fc:	d005      	beq.n	800e10a <ip4_input+0x22>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 800e0fe:	4628      	mov	r0, r5
 800e100:	f001 f896 	bl	800f230 <pbuf_free>
  ip_data.current_ip_header_tot_len = 0;
  ip4_addr_set_any(ip4_current_src_addr());
  ip4_addr_set_any(ip4_current_dest_addr());

  return ERR_OK;
}
 800e104:	2000      	movs	r0, #0
 800e106:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 800e10a:	8878      	ldrh	r0, [r7, #2]
  iphdr_hlen = IPH_HL(iphdr);
 800e10c:	f009 090f 	and.w	r9, r9, #15
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 800e110:	f7ff faa5 	bl	800d65e <lwip_htons>
  if (iphdr_len < p->tot_len) {
 800e114:	892b      	ldrh	r3, [r5, #8]
  iphdr_hlen *= 4;
 800e116:	ea4f 0989 	mov.w	r9, r9, lsl #2
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 800e11a:	4604      	mov	r4, r0
  if (iphdr_len < p->tot_len) {
 800e11c:	4283      	cmp	r3, r0
 800e11e:	d903      	bls.n	800e128 <ip4_input+0x40>
    pbuf_realloc(p, iphdr_len);
 800e120:	4601      	mov	r1, r0
 800e122:	4628      	mov	r0, r5
 800e124:	f001 f9c6 	bl	800f4b4 <pbuf_realloc>
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 800e128:	896b      	ldrh	r3, [r5, #10]
 800e12a:	454b      	cmp	r3, r9
 800e12c:	d3e7      	bcc.n	800e0fe <ip4_input+0x16>
 800e12e:	892b      	ldrh	r3, [r5, #8]
 800e130:	42a3      	cmp	r3, r4
 800e132:	d3e4      	bcc.n	800e0fe <ip4_input+0x16>
 800e134:	f1b9 0f13 	cmp.w	r9, #19
 800e138:	d9e1      	bls.n	800e0fe <ip4_input+0x16>
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 800e13a:	693b      	ldr	r3, [r7, #16]
 800e13c:	4c49      	ldr	r4, [pc, #292]	; (800e264 <ip4_input+0x17c>)
 800e13e:	6163      	str	r3, [r4, #20]
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 800e140:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 800e144:	68fa      	ldr	r2, [r7, #12]
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 800e146:	2be0      	cmp	r3, #224	; 0xe0
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 800e148:	6122      	str	r2, [r4, #16]
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 800e14a:	d139      	bne.n	800e1c0 <ip4_input+0xd8>
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 800e14c:	f898 302f 	ldrb.w	r3, [r8, #47]	; 0x2f
 800e150:	07da      	lsls	r2, r3, #31
 800e152:	d503      	bpl.n	800e15c <ip4_input+0x74>
 800e154:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800e158:	2b00      	cmp	r3, #0
 800e15a:	d158      	bne.n	800e20e <ip4_input+0x126>
      netif = NULL;
 800e15c:	2600      	movs	r6, #0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 800e15e:	4641      	mov	r1, r8
 800e160:	6920      	ldr	r0, [r4, #16]
 800e162:	f000 f90c 	bl	800e37e <ip4_addr_isbroadcast_u32>
 800e166:	2800      	cmp	r0, #0
 800e168:	d1c9      	bne.n	800e0fe <ip4_input+0x16>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 800e16a:	6923      	ldr	r3, [r4, #16]
 800e16c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 800e170:	2be0      	cmp	r3, #224	; 0xe0
 800e172:	d0c4      	beq.n	800e0fe <ip4_input+0x16>
  if (netif == NULL) {
 800e174:	2e00      	cmp	r6, #0
 800e176:	d0c2      	beq.n	800e0fe <ip4_input+0x16>
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 800e178:	88fb      	ldrh	r3, [r7, #6]
 800e17a:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800e17e:	b133      	cbz	r3, 800e18e <ip4_input+0xa6>
    p = ip4_reass(p);
 800e180:	4628      	mov	r0, r5
 800e182:	f000 fa2b 	bl	800e5dc <ip4_reass>
    if (p == NULL) {
 800e186:	4605      	mov	r5, r0
 800e188:	2800      	cmp	r0, #0
 800e18a:	d0bb      	beq.n	800e104 <ip4_input+0x1c>
    iphdr = (struct ip_hdr *)p->payload;
 800e18c:	6847      	ldr	r7, [r0, #4]
  ip_data.current_ip4_header = iphdr;
 800e18e:	60a7      	str	r7, [r4, #8]
    pbuf_header(p, -(s16_t)iphdr_hlen); /* Move to payload, no check necessary. */
 800e190:	f1c9 0100 	rsb	r1, r9, #0
 800e194:	4628      	mov	r0, r5
  ip_data.current_input_netif = inp;
 800e196:	e884 0140 	stmia.w	r4, {r6, r8}
  ip_data.current_ip_header_tot_len = IPH_HL(iphdr) * 4;
 800e19a:	783b      	ldrb	r3, [r7, #0]
 800e19c:	f003 030f 	and.w	r3, r3, #15
 800e1a0:	009b      	lsls	r3, r3, #2
 800e1a2:	81a3      	strh	r3, [r4, #12]
    pbuf_header(p, -(s16_t)iphdr_hlen); /* Move to payload, no check necessary. */
 800e1a4:	f001 f83e 	bl	800f224 <pbuf_header>
    switch (IPH_PROTO(iphdr)) {
 800e1a8:	7a7b      	ldrb	r3, [r7, #9]
 800e1aa:	2b06      	cmp	r3, #6
 800e1ac:	d03d      	beq.n	800e22a <ip4_input+0x142>
 800e1ae:	2b11      	cmp	r3, #17
 800e1b0:	d02f      	beq.n	800e212 <ip4_input+0x12a>
 800e1b2:	2b01      	cmp	r3, #1
 800e1b4:	d13e      	bne.n	800e234 <ip4_input+0x14c>
      icmp_input(p, inp);
 800e1b6:	4641      	mov	r1, r8
 800e1b8:	4628      	mov	r0, r5
 800e1ba:	f7ff feb7 	bl	800df2c <icmp_input>
      break;
 800e1be:	e02c      	b.n	800e21a <ip4_input+0x132>
 800e1c0:	4646      	mov	r6, r8
 800e1c2:	f04f 0a01 	mov.w	sl, #1
        netif = netif_list;
 800e1c6:	f8df b0a0 	ldr.w	fp, [pc, #160]	; 800e268 <ip4_input+0x180>
      if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 800e1ca:	f896 302f 	ldrb.w	r3, [r6, #47]	; 0x2f
 800e1ce:	07db      	lsls	r3, r3, #31
 800e1d0:	d404      	bmi.n	800e1dc <ip4_input+0xf4>
      if (first) {
 800e1d2:	f1ba 0f00 	cmp.w	sl, #0
 800e1d6:	d10d      	bne.n	800e1f4 <ip4_input+0x10c>
        netif = netif->next;
 800e1d8:	6836      	ldr	r6, [r6, #0]
 800e1da:	e010      	b.n	800e1fe <ip4_input+0x116>
      if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 800e1dc:	6873      	ldr	r3, [r6, #4]
 800e1de:	2b00      	cmp	r3, #0
 800e1e0:	d0f7      	beq.n	800e1d2 <ip4_input+0xea>
        if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 800e1e2:	6960      	ldr	r0, [r4, #20]
 800e1e4:	4283      	cmp	r3, r0
 800e1e6:	d0ba      	beq.n	800e15e <ip4_input+0x76>
            ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 800e1e8:	4631      	mov	r1, r6
 800e1ea:	f000 f8c8 	bl	800e37e <ip4_addr_isbroadcast_u32>
        if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 800e1ee:	2800      	cmp	r0, #0
 800e1f0:	d0ef      	beq.n	800e1d2 <ip4_input+0xea>
 800e1f2:	e7b4      	b.n	800e15e <ip4_input+0x76>
        if (ip4_addr_isloopback(ip4_current_dest_addr())) {
 800e1f4:	7d23      	ldrb	r3, [r4, #20]
 800e1f6:	2b7f      	cmp	r3, #127	; 0x7f
 800e1f8:	d0b0      	beq.n	800e15c <ip4_input+0x74>
        netif = netif_list;
 800e1fa:	f8db 6000 	ldr.w	r6, [fp]
      if (netif == inp) {
 800e1fe:	4546      	cmp	r6, r8
 800e200:	f04f 0a00 	mov.w	sl, #0
        netif = netif->next;
 800e204:	bf08      	it	eq
 800e206:	6836      	ldreq	r6, [r6, #0]
    } while (netif != NULL);
 800e208:	2e00      	cmp	r6, #0
 800e20a:	d1de      	bne.n	800e1ca <ip4_input+0xe2>
 800e20c:	e7a6      	b.n	800e15c <ip4_input+0x74>
 800e20e:	4646      	mov	r6, r8
 800e210:	e7a5      	b.n	800e15e <ip4_input+0x76>
      udp_input(p, inp);
 800e212:	4641      	mov	r1, r8
 800e214:	4628      	mov	r0, r5
 800e216:	f004 f869 	bl	80122ec <udp_input>
  ip_data.current_netif = NULL;
 800e21a:	2300      	movs	r3, #0
 800e21c:	6023      	str	r3, [r4, #0]
  ip_data.current_input_netif = NULL;
 800e21e:	6063      	str	r3, [r4, #4]
  ip_data.current_ip4_header = NULL;
 800e220:	60a3      	str	r3, [r4, #8]
  ip_data.current_ip_header_tot_len = 0;
 800e222:	81a3      	strh	r3, [r4, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 800e224:	6123      	str	r3, [r4, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 800e226:	6163      	str	r3, [r4, #20]
  return ERR_OK;
 800e228:	e76c      	b.n	800e104 <ip4_input+0x1c>
      tcp_input(p, inp);
 800e22a:	4641      	mov	r1, r8
 800e22c:	4628      	mov	r0, r5
 800e22e:	f002 fe45 	bl	8010ebc <tcp_input>
      break;
 800e232:	e7f2      	b.n	800e21a <ip4_input+0x132>
      if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 800e234:	4631      	mov	r1, r6
 800e236:	6960      	ldr	r0, [r4, #20]
 800e238:	f000 f8a1 	bl	800e37e <ip4_addr_isbroadcast_u32>
 800e23c:	b968      	cbnz	r0, 800e25a <ip4_input+0x172>
          !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 800e23e:	6963      	ldr	r3, [r4, #20]
 800e240:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 800e244:	2be0      	cmp	r3, #224	; 0xe0
 800e246:	d008      	beq.n	800e25a <ip4_input+0x172>
        pbuf_header_force(p, iphdr_hlen); /* Move to ip header, no check necessary. */
 800e248:	4649      	mov	r1, r9
 800e24a:	4628      	mov	r0, r5
 800e24c:	f000 ffed 	bl	800f22a <pbuf_header_force>
        p->payload = iphdr;
 800e250:	606f      	str	r7, [r5, #4]
        icmp_dest_unreach(p, ICMP_DUR_PROTO);
 800e252:	2102      	movs	r1, #2
 800e254:	4628      	mov	r0, r5
 800e256:	f7ff ff01 	bl	800e05c <icmp_dest_unreach>
      pbuf_free(p);
 800e25a:	4628      	mov	r0, r5
 800e25c:	f000 ffe8 	bl	800f230 <pbuf_free>
 800e260:	e7db      	b.n	800e21a <ip4_input+0x132>
 800e262:	bf00      	nop
 800e264:	2400178c 	.word	0x2400178c
 800e268:	24004ca4 	.word	0x24004ca4

0800e26c <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
             u8_t ttl, u8_t tos,
             u8_t proto, struct netif *netif)
{
 800e26c:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
 800e270:	461f      	mov	r7, r3
  ip4_addr_t dest_addr;
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 800e272:	89c3      	ldrh	r3, [r0, #14]
{
 800e274:	4605      	mov	r5, r0
 800e276:	468a      	mov	sl, r1
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 800e278:	2b01      	cmp	r3, #1
{
 800e27a:	4616      	mov	r6, r2
 800e27c:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 800e280:	d006      	beq.n	800e290 <ip4_output_if_src+0x24>
 800e282:	4b30      	ldr	r3, [pc, #192]	; (800e344 <ip4_output_if_src+0xd8>)
 800e284:	f240 3233 	movw	r2, #819	; 0x333
 800e288:	492f      	ldr	r1, [pc, #188]	; (800e348 <ip4_output_if_src+0xdc>)
 800e28a:	4830      	ldr	r0, [pc, #192]	; (800e34c <ip4_output_if_src+0xe0>)
 800e28c:	f004 fa18 	bl	80126c0 <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 800e290:	2e00      	cmp	r6, #0
 800e292:	d047      	beq.n	800e324 <ip4_output_if_src+0xb8>
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_header(p, IP_HLEN)) {
 800e294:	2114      	movs	r1, #20
 800e296:	4628      	mov	r0, r5
 800e298:	f000 ffc4 	bl	800f224 <pbuf_header>
 800e29c:	2800      	cmp	r0, #0
 800e29e:	d14e      	bne.n	800e33e <ip4_output_if_src+0xd2>
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
    }

    iphdr = (struct ip_hdr *)p->payload;
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 800e2a0:	896b      	ldrh	r3, [r5, #10]
    iphdr = (struct ip_hdr *)p->payload;
 800e2a2:	686c      	ldr	r4, [r5, #4]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 800e2a4:	2b13      	cmp	r3, #19
 800e2a6:	d806      	bhi.n	800e2b6 <ip4_output_if_src+0x4a>
 800e2a8:	4b26      	ldr	r3, [pc, #152]	; (800e344 <ip4_output_if_src+0xd8>)
 800e2aa:	f240 3261 	movw	r2, #865	; 0x361
 800e2ae:	4928      	ldr	r1, [pc, #160]	; (800e350 <ip4_output_if_src+0xe4>)
 800e2b0:	4826      	ldr	r0, [pc, #152]	; (800e34c <ip4_output_if_src+0xe0>)
 800e2b2:	f004 fa05 	bl	80126c0 <iprintf>
               (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
    IPH_PROTO_SET(iphdr, proto);
 800e2b6:	f89d 302c 	ldrb.w	r3, [sp, #44]	; 0x2c
    IPH_TTL_SET(iphdr, ttl);
 800e2ba:	7227      	strb	r7, [r4, #8]
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 800e2bc:	2700      	movs	r7, #0
    IPH_PROTO_SET(iphdr, proto);
 800e2be:	7263      	strb	r3, [r4, #9]
    ip4_addr_copy(iphdr->dest, *dest);
 800e2c0:	6833      	ldr	r3, [r6, #0]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 800e2c2:	f8df 9094 	ldr.w	r9, [pc, #148]	; 800e358 <ip4_output_if_src+0xec>
    ip4_addr_copy(iphdr->dest, *dest);
 800e2c6:	6123      	str	r3, [r4, #16]
    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 800e2c8:	2345      	movs	r3, #69	; 0x45
 800e2ca:	7023      	strb	r3, [r4, #0]
    IPH_TOS_SET(iphdr, tos);
 800e2cc:	f89d 3028 	ldrb.w	r3, [sp, #40]	; 0x28
 800e2d0:	7063      	strb	r3, [r4, #1]
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 800e2d2:	8928      	ldrh	r0, [r5, #8]
 800e2d4:	f7ff f9c3 	bl	800d65e <lwip_htons>
    IPH_OFFSET_SET(iphdr, 0);
 800e2d8:	71a7      	strb	r7, [r4, #6]
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 800e2da:	8060      	strh	r0, [r4, #2]
    IPH_OFFSET_SET(iphdr, 0);
 800e2dc:	71e7      	strb	r7, [r4, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 800e2de:	f8b9 0000 	ldrh.w	r0, [r9]
 800e2e2:	f7ff f9bc 	bl	800d65e <lwip_htons>
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 800e2e6:	f8b9 3000 	ldrh.w	r3, [r9]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 800e2ea:	80a0      	strh	r0, [r4, #4]
    ++ip_id;
 800e2ec:	3301      	adds	r3, #1
 800e2ee:	f8a9 3000 	strh.w	r3, [r9]

    if (src == NULL) {
 800e2f2:	f1ba 0f00 	cmp.w	sl, #0
 800e2f6:	d112      	bne.n	800e31e <ip4_output_if_src+0xb2>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 800e2f8:	4b16      	ldr	r3, [pc, #88]	; (800e354 <ip4_output_if_src+0xe8>)
 800e2fa:	681b      	ldr	r3, [r3, #0]
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 800e2fc:	60e3      	str	r3, [r4, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 800e2fe:	72a7      	strb	r7, [r4, #10]
 800e300:	72e7      	strb	r7, [r4, #11]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 800e302:	f8b8 3026 	ldrh.w	r3, [r8, #38]	; 0x26
 800e306:	b19b      	cbz	r3, 800e330 <ip4_output_if_src+0xc4>
 800e308:	892a      	ldrh	r2, [r5, #8]
 800e30a:	429a      	cmp	r2, r3
 800e30c:	d910      	bls.n	800e330 <ip4_output_if_src+0xc4>
    return ip4_frag(p, netif, dest);
 800e30e:	4632      	mov	r2, r6
 800e310:	4641      	mov	r1, r8
 800e312:	4628      	mov	r0, r5
 800e314:	f000 fb0c 	bl	800e930 <ip4_frag>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
}
 800e318:	b002      	add	sp, #8
 800e31a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      ip4_addr_copy(iphdr->src, *src);
 800e31e:	f8da 3000 	ldr.w	r3, [sl]
 800e322:	e7eb      	b.n	800e2fc <ip4_output_if_src+0x90>
    ip4_addr_copy(dest_addr, iphdr->dest);
 800e324:	686b      	ldr	r3, [r5, #4]
 800e326:	ae02      	add	r6, sp, #8
 800e328:	691b      	ldr	r3, [r3, #16]
 800e32a:	f846 3d04 	str.w	r3, [r6, #-4]!
 800e32e:	e7e8      	b.n	800e302 <ip4_output_if_src+0x96>
  return netif->output(netif, p, dest);
 800e330:	f8d8 3014 	ldr.w	r3, [r8, #20]
 800e334:	4632      	mov	r2, r6
 800e336:	4629      	mov	r1, r5
 800e338:	4640      	mov	r0, r8
 800e33a:	4798      	blx	r3
 800e33c:	e7ec      	b.n	800e318 <ip4_output_if_src+0xac>
      return ERR_BUF;
 800e33e:	f06f 0001 	mvn.w	r0, #1
 800e342:	e7e9      	b.n	800e318 <ip4_output_if_src+0xac>
 800e344:	08013e9d 	.word	0x08013e9d
 800e348:	08013ed7 	.word	0x08013ed7
 800e34c:	08013496 	.word	0x08013496
 800e350:	08013ee3 	.word	0x08013ee3
 800e354:	08013f10 	.word	0x08013f10
 800e358:	240001ce 	.word	0x240001ce

0800e35c <ip4_output_if>:
{
 800e35c:	b4f0      	push	{r4, r5, r6, r7}
 800e35e:	9c06      	ldr	r4, [sp, #24]
 800e360:	f89d 5010 	ldrb.w	r5, [sp, #16]
 800e364:	f89d 6014 	ldrb.w	r6, [sp, #20]
  if (dest != LWIP_IP_HDRINCL) {
 800e368:	b11a      	cbz	r2, 800e372 <ip4_output_if+0x16>
    if (ip4_addr_isany(src)) {
 800e36a:	b109      	cbz	r1, 800e370 <ip4_output_if+0x14>
 800e36c:	680f      	ldr	r7, [r1, #0]
 800e36e:	b907      	cbnz	r7, 800e372 <ip4_output_if+0x16>
      src_used = netif_ip4_addr(netif);
 800e370:	1d21      	adds	r1, r4, #4
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 800e372:	9406      	str	r4, [sp, #24]
 800e374:	9605      	str	r6, [sp, #20]
 800e376:	9504      	str	r5, [sp, #16]
}
 800e378:	bcf0      	pop	{r4, r5, r6, r7}
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 800e37a:	f7ff bf77 	b.w	800e26c <ip4_output_if_src>

0800e37e <ip4_addr_isbroadcast_u32>:
{
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 800e37e:	1e43      	subs	r3, r0, #1
 800e380:	3303      	adds	r3, #3
 800e382:	d811      	bhi.n	800e3a8 <ip4_addr_isbroadcast_u32+0x2a>
      (addr == IPADDR_ANY)) {
    return 1;
  /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 800e384:	f891 302f 	ldrb.w	r3, [r1, #47]	; 0x2f
 800e388:	f013 0302 	ands.w	r3, r3, #2
 800e38c:	d00e      	beq.n	800e3ac <ip4_addr_isbroadcast_u32+0x2e>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
  /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 800e38e:	684a      	ldr	r2, [r1, #4]
 800e390:	4290      	cmp	r0, r2
 800e392:	d00b      	beq.n	800e3ac <ip4_addr_isbroadcast_u32+0x2e>
    return 0;
  /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 800e394:	688b      	ldr	r3, [r1, #8]
 800e396:	4042      	eors	r2, r0
 800e398:	421a      	tst	r2, r3
 800e39a:	d107      	bne.n	800e3ac <ip4_addr_isbroadcast_u32+0x2e>
         /* ...and host identifier bits are all ones? =>... */
          && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 800e39c:	43db      	mvns	r3, r3
 800e39e:	4383      	bics	r3, r0
    return 1;
 800e3a0:	bf0c      	ite	eq
 800e3a2:	2001      	moveq	r0, #1
 800e3a4:	2000      	movne	r0, #0
 800e3a6:	4770      	bx	lr
 800e3a8:	2001      	movs	r0, #1
 800e3aa:	4770      	bx	lr
           (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
    /* => network broadcast address */
    return 1;
  } else {
    return 0;
 800e3ac:	2000      	movs	r0, #0
  }
}
 800e3ae:	4770      	bx	lr

0800e3b0 <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 800e3b0:	b538      	push	{r3, r4, r5, lr}
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 800e3b2:	4b0c      	ldr	r3, [pc, #48]	; (800e3e4 <ip_reass_dequeue_datagram+0x34>)
{
 800e3b4:	4604      	mov	r4, r0
 800e3b6:	460d      	mov	r5, r1
  if (reassdatagrams == ipr) {
 800e3b8:	681a      	ldr	r2, [r3, #0]
 800e3ba:	4282      	cmp	r2, r0
 800e3bc:	d107      	bne.n	800e3ce <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 800e3be:	6802      	ldr	r2, [r0, #0]
 800e3c0:	601a      	str	r2, [r3, #0]
    LWIP_ASSERT("sanity check linked list", prev != NULL);
    prev->next = ipr->next;
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 800e3c2:	4621      	mov	r1, r4
 800e3c4:	2004      	movs	r0, #4
}
 800e3c6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  memp_free(MEMP_REASSDATA, ipr);
 800e3ca:	f000 bdcb 	b.w	800ef64 <memp_free>
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 800e3ce:	b931      	cbnz	r1, 800e3de <ip_reass_dequeue_datagram+0x2e>
 800e3d0:	4b05      	ldr	r3, [pc, #20]	; (800e3e8 <ip_reass_dequeue_datagram+0x38>)
 800e3d2:	f240 1245 	movw	r2, #325	; 0x145
 800e3d6:	4905      	ldr	r1, [pc, #20]	; (800e3ec <ip_reass_dequeue_datagram+0x3c>)
 800e3d8:	4805      	ldr	r0, [pc, #20]	; (800e3f0 <ip_reass_dequeue_datagram+0x40>)
 800e3da:	f004 f971 	bl	80126c0 <iprintf>
    prev->next = ipr->next;
 800e3de:	6823      	ldr	r3, [r4, #0]
 800e3e0:	602b      	str	r3, [r5, #0]
 800e3e2:	e7ee      	b.n	800e3c2 <ip_reass_dequeue_datagram+0x12>
 800e3e4:	240001d4 	.word	0x240001d4
 800e3e8:	08013ff9 	.word	0x08013ff9
 800e3ec:	08014038 	.word	0x08014038
 800e3f0:	08013496 	.word	0x08013496

0800e3f4 <ip_reass_free_complete_datagram>:
  LWIP_ASSERT("prev != ipr", prev != ipr);
 800e3f4:	4281      	cmp	r1, r0
{
 800e3f6:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e3fa:	4605      	mov	r5, r0
 800e3fc:	460f      	mov	r7, r1
  LWIP_ASSERT("prev != ipr", prev != ipr);
 800e3fe:	d105      	bne.n	800e40c <ip_reass_free_complete_datagram+0x18>
 800e400:	4b2f      	ldr	r3, [pc, #188]	; (800e4c0 <ip_reass_free_complete_datagram+0xcc>)
 800e402:	22ab      	movs	r2, #171	; 0xab
 800e404:	492f      	ldr	r1, [pc, #188]	; (800e4c4 <ip_reass_free_complete_datagram+0xd0>)
 800e406:	4830      	ldr	r0, [pc, #192]	; (800e4c8 <ip_reass_free_complete_datagram+0xd4>)
 800e408:	f004 f95a 	bl	80126c0 <iprintf>
  if (prev != NULL) {
 800e40c:	b147      	cbz	r7, 800e420 <ip_reass_free_complete_datagram+0x2c>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 800e40e:	683b      	ldr	r3, [r7, #0]
 800e410:	429d      	cmp	r5, r3
 800e412:	d005      	beq.n	800e420 <ip_reass_free_complete_datagram+0x2c>
 800e414:	4b2a      	ldr	r3, [pc, #168]	; (800e4c0 <ip_reass_free_complete_datagram+0xcc>)
 800e416:	22ad      	movs	r2, #173	; 0xad
 800e418:	492c      	ldr	r1, [pc, #176]	; (800e4cc <ip_reass_free_complete_datagram+0xd8>)
 800e41a:	482b      	ldr	r0, [pc, #172]	; (800e4c8 <ip_reass_free_complete_datagram+0xd4>)
 800e41c:	f004 f950 	bl	80126c0 <iprintf>
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 800e420:	686e      	ldr	r6, [r5, #4]
 800e422:	6873      	ldr	r3, [r6, #4]
  if (iprh->start == 0) {
 800e424:	889a      	ldrh	r2, [r3, #4]
 800e426:	bb92      	cbnz	r2, 800e48e <ip_reass_free_complete_datagram+0x9a>
    ipr->p = iprh->next_pbuf;
 800e428:	681a      	ldr	r2, [r3, #0]
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 800e42a:	f105 011c 	add.w	r1, r5, #28
    ipr->p = iprh->next_pbuf;
 800e42e:	606a      	str	r2, [r5, #4]
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 800e430:	f105 0208 	add.w	r2, r5, #8
 800e434:	f852 0b04 	ldr.w	r0, [r2], #4
 800e438:	428a      	cmp	r2, r1
 800e43a:	f843 0b04 	str.w	r0, [r3], #4
 800e43e:	d1f9      	bne.n	800e434 <ip_reass_free_complete_datagram+0x40>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 800e440:	2101      	movs	r1, #1
 800e442:	4630      	mov	r0, r6
 800e444:	f7ff fe0f 	bl	800e066 <icmp_time_exceeded>
    clen = pbuf_clen(p);
 800e448:	4630      	mov	r0, r6
 800e44a:	f001 f8a3 	bl	800f594 <pbuf_clen>
 800e44e:	4604      	mov	r4, r0
    pbuf_free(p);
 800e450:	4630      	mov	r0, r6
 800e452:	f000 feed 	bl	800f230 <pbuf_free>
  p = ipr->p;
 800e456:	686e      	ldr	r6, [r5, #4]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 800e458:	f8df 8064 	ldr.w	r8, [pc, #100]	; 800e4c0 <ip_reass_free_complete_datagram+0xcc>
 800e45c:	f8df 9078 	ldr.w	r9, [pc, #120]	; 800e4d8 <ip_reass_free_complete_datagram+0xe4>
 800e460:	f8df a064 	ldr.w	sl, [pc, #100]	; 800e4c8 <ip_reass_free_complete_datagram+0xd4>
  while (p != NULL) {
 800e464:	b9ae      	cbnz	r6, 800e492 <ip_reass_free_complete_datagram+0x9e>
  ip_reass_dequeue_datagram(ipr, prev);
 800e466:	4628      	mov	r0, r5
  LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= pbufs_freed);
 800e468:	4d19      	ldr	r5, [pc, #100]	; (800e4d0 <ip_reass_free_complete_datagram+0xdc>)
  ip_reass_dequeue_datagram(ipr, prev);
 800e46a:	4639      	mov	r1, r7
 800e46c:	f7ff ffa0 	bl	800e3b0 <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= pbufs_freed);
 800e470:	882b      	ldrh	r3, [r5, #0]
 800e472:	42a3      	cmp	r3, r4
 800e474:	d205      	bcs.n	800e482 <ip_reass_free_complete_datagram+0x8e>
 800e476:	4b12      	ldr	r3, [pc, #72]	; (800e4c0 <ip_reass_free_complete_datagram+0xcc>)
 800e478:	22d2      	movs	r2, #210	; 0xd2
 800e47a:	4916      	ldr	r1, [pc, #88]	; (800e4d4 <ip_reass_free_complete_datagram+0xe0>)
 800e47c:	4812      	ldr	r0, [pc, #72]	; (800e4c8 <ip_reass_free_complete_datagram+0xd4>)
 800e47e:	f004 f91f 	bl	80126c0 <iprintf>
  ip_reass_pbufcount -= pbufs_freed;
 800e482:	882b      	ldrh	r3, [r5, #0]
}
 800e484:	4620      	mov	r0, r4
  ip_reass_pbufcount -= pbufs_freed;
 800e486:	1b1b      	subs	r3, r3, r4
 800e488:	802b      	strh	r3, [r5, #0]
}
 800e48a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  u16_t pbufs_freed = 0;
 800e48e:	2400      	movs	r4, #0
 800e490:	e7e1      	b.n	800e456 <ip_reass_free_complete_datagram+0x62>
    iprh = (struct ip_reass_helper *)p->payload;
 800e492:	6873      	ldr	r3, [r6, #4]
    clen = pbuf_clen(pcur);
 800e494:	4630      	mov	r0, r6
    p = iprh->next_pbuf;
 800e496:	f8d3 b000 	ldr.w	fp, [r3]
    clen = pbuf_clen(pcur);
 800e49a:	f001 f87b 	bl	800f594 <pbuf_clen>
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 800e49e:	4404      	add	r4, r0
 800e4a0:	f5b4 3f80 	cmp.w	r4, #65536	; 0x10000
 800e4a4:	db05      	blt.n	800e4b2 <ip_reass_free_complete_datagram+0xbe>
 800e4a6:	4643      	mov	r3, r8
 800e4a8:	22cc      	movs	r2, #204	; 0xcc
 800e4aa:	4649      	mov	r1, r9
 800e4ac:	4650      	mov	r0, sl
 800e4ae:	f004 f907 	bl	80126c0 <iprintf>
    pbuf_free(pcur);
 800e4b2:	4630      	mov	r0, r6
    pbufs_freed += clen;
 800e4b4:	b2a4      	uxth	r4, r4
    pbuf_free(pcur);
 800e4b6:	f000 febb 	bl	800f230 <pbuf_free>
    p = iprh->next_pbuf;
 800e4ba:	465e      	mov	r6, fp
 800e4bc:	e7d2      	b.n	800e464 <ip_reass_free_complete_datagram+0x70>
 800e4be:	bf00      	nop
 800e4c0:	08013ff9 	.word	0x08013ff9
 800e4c4:	08014051 	.word	0x08014051
 800e4c8:	08013496 	.word	0x08013496
 800e4cc:	0801405d 	.word	0x0801405d
 800e4d0:	240001d0 	.word	0x240001d0
 800e4d4:	0801408c 	.word	0x0801408c
 800e4d8:	0801406f 	.word	0x0801406f

0800e4dc <ip_reass_remove_oldest_datagram>:
{
 800e4dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e4e0:	4606      	mov	r6, r0
 800e4e2:	460f      	mov	r7, r1
  int pbufs_freed = 0, pbufs_freed_current;
 800e4e4:	2500      	movs	r5, #0
    r = reassdatagrams;
 800e4e6:	f8df 8068 	ldr.w	r8, [pc, #104]	; 800e550 <ip_reass_remove_oldest_datagram+0x74>
    other_datagrams = 0;
 800e4ea:	2400      	movs	r4, #0
    r = reassdatagrams;
 800e4ec:	f8d8 3000 	ldr.w	r3, [r8]
    oldest_prev = NULL;
 800e4f0:	4621      	mov	r1, r4
    prev = NULL;
 800e4f2:	46a6      	mov	lr, r4
    oldest = NULL;
 800e4f4:	4620      	mov	r0, r4
    while (r != NULL) {
 800e4f6:	b953      	cbnz	r3, 800e50e <ip_reass_remove_oldest_datagram+0x32>
    if (oldest != NULL) {
 800e4f8:	b110      	cbz	r0, 800e500 <ip_reass_remove_oldest_datagram+0x24>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 800e4fa:	f7ff ff7b 	bl	800e3f4 <ip_reass_free_complete_datagram>
      pbufs_freed += pbufs_freed_current;
 800e4fe:	4405      	add	r5, r0
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 800e500:	42bd      	cmp	r5, r7
 800e502:	da01      	bge.n	800e508 <ip_reass_remove_oldest_datagram+0x2c>
 800e504:	2c01      	cmp	r4, #1
 800e506:	dcf0      	bgt.n	800e4ea <ip_reass_remove_oldest_datagram+0xe>
}
 800e508:	4628      	mov	r0, r5
 800e50a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 800e50e:	f8d6 c00c 	ldr.w	ip, [r6, #12]
 800e512:	695a      	ldr	r2, [r3, #20]
 800e514:	4562      	cmp	r2, ip
 800e516:	d109      	bne.n	800e52c <ip_reass_remove_oldest_datagram+0x50>
 800e518:	f8d6 c010 	ldr.w	ip, [r6, #16]
 800e51c:	699a      	ldr	r2, [r3, #24]
 800e51e:	4562      	cmp	r2, ip
 800e520:	d104      	bne.n	800e52c <ip_reass_remove_oldest_datagram+0x50>
 800e522:	f8b3 c00c 	ldrh.w	ip, [r3, #12]
 800e526:	88b2      	ldrh	r2, [r6, #4]
 800e528:	4594      	cmp	ip, r2
 800e52a:	d008      	beq.n	800e53e <ip_reass_remove_oldest_datagram+0x62>
        other_datagrams++;
 800e52c:	3401      	adds	r4, #1
        if (oldest == NULL) {
 800e52e:	b160      	cbz	r0, 800e54a <ip_reass_remove_oldest_datagram+0x6e>
        } else if (r->timer <= oldest->timer) {
 800e530:	7fc2      	ldrb	r2, [r0, #31]
 800e532:	f893 c01f 	ldrb.w	ip, [r3, #31]
          oldest_prev = prev;
 800e536:	4594      	cmp	ip, r2
 800e538:	bf9c      	itt	ls
 800e53a:	4671      	movls	r1, lr
 800e53c:	4618      	movls	r0, r3
      if (r->next != NULL) {
 800e53e:	681a      	ldr	r2, [r3, #0]
 800e540:	2a00      	cmp	r2, #0
 800e542:	bf18      	it	ne
 800e544:	469e      	movne	lr, r3
 800e546:	4613      	mov	r3, r2
 800e548:	e7d5      	b.n	800e4f6 <ip_reass_remove_oldest_datagram+0x1a>
          oldest_prev = prev;
 800e54a:	4671      	mov	r1, lr
 800e54c:	4618      	mov	r0, r3
 800e54e:	e7f6      	b.n	800e53e <ip_reass_remove_oldest_datagram+0x62>
 800e550:	240001d4 	.word	0x240001d4

0800e554 <ip_frag_free_pbuf_custom_ref>:
}

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref* p)
{
 800e554:	b510      	push	{r4, lr}
  LWIP_ASSERT("p != NULL", p != NULL);
 800e556:	4604      	mov	r4, r0
 800e558:	b930      	cbnz	r0, 800e568 <ip_frag_free_pbuf_custom_ref+0x14>
 800e55a:	4b06      	ldr	r3, [pc, #24]	; (800e574 <ip_frag_free_pbuf_custom_ref+0x20>)
 800e55c:	f240 22ae 	movw	r2, #686	; 0x2ae
 800e560:	4905      	ldr	r1, [pc, #20]	; (800e578 <ip_frag_free_pbuf_custom_ref+0x24>)
 800e562:	4806      	ldr	r0, [pc, #24]	; (800e57c <ip_frag_free_pbuf_custom_ref+0x28>)
 800e564:	f004 f8ac 	bl	80126c0 <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 800e568:	4621      	mov	r1, r4
 800e56a:	2005      	movs	r0, #5
}
 800e56c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  memp_free(MEMP_FRAG_PBUF, p);
 800e570:	f000 bcf8 	b.w	800ef64 <memp_free>
 800e574:	08013ff9 	.word	0x08013ff9
 800e578:	080146e3 	.word	0x080146e3
 800e57c:	08013496 	.word	0x08013496

0800e580 <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 800e580:	b510      	push	{r4, lr}
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref*)p;
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 800e582:	4604      	mov	r4, r0
 800e584:	b930      	cbnz	r0, 800e594 <ipfrag_free_pbuf_custom+0x14>
 800e586:	4b08      	ldr	r3, [pc, #32]	; (800e5a8 <ipfrag_free_pbuf_custom+0x28>)
 800e588:	f44f 722e 	mov.w	r2, #696	; 0x2b8
 800e58c:	4907      	ldr	r1, [pc, #28]	; (800e5ac <ipfrag_free_pbuf_custom+0x2c>)
 800e58e:	4808      	ldr	r0, [pc, #32]	; (800e5b0 <ipfrag_free_pbuf_custom+0x30>)
 800e590:	f004 f896 	bl	80126c0 <iprintf>
  LWIP_ASSERT("pcr == p", (void*)pcr == (void*)p);
  if (pcr->original != NULL) {
 800e594:	6960      	ldr	r0, [r4, #20]
 800e596:	b108      	cbz	r0, 800e59c <ipfrag_free_pbuf_custom+0x1c>
    pbuf_free(pcr->original);
 800e598:	f000 fe4a 	bl	800f230 <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 800e59c:	4620      	mov	r0, r4
}
 800e59e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  ip_frag_free_pbuf_custom_ref(pcr);
 800e5a2:	f7ff bfd7 	b.w	800e554 <ip_frag_free_pbuf_custom_ref>
 800e5a6:	bf00      	nop
 800e5a8:	08013ff9 	.word	0x08013ff9
 800e5ac:	080140a7 	.word	0x080140a7
 800e5b0:	08013496 	.word	0x08013496

0800e5b4 <ip_reass_tmr>:
{
 800e5b4:	b538      	push	{r3, r4, r5, lr}
  r = reassdatagrams;
 800e5b6:	4b08      	ldr	r3, [pc, #32]	; (800e5d8 <ip_reass_tmr+0x24>)
  struct ip_reassdata *r, *prev = NULL;
 800e5b8:	2400      	movs	r4, #0
  r = reassdatagrams;
 800e5ba:	6818      	ldr	r0, [r3, #0]
  while (r != NULL) {
 800e5bc:	b900      	cbnz	r0, 800e5c0 <ip_reass_tmr+0xc>
}
 800e5be:	bd38      	pop	{r3, r4, r5, pc}
    if (r->timer > 0) {
 800e5c0:	7fc3      	ldrb	r3, [r0, #31]
 800e5c2:	6805      	ldr	r5, [r0, #0]
 800e5c4:	b123      	cbz	r3, 800e5d0 <ip_reass_tmr+0x1c>
      r->timer--;
 800e5c6:	3b01      	subs	r3, #1
 800e5c8:	4604      	mov	r4, r0
 800e5ca:	77c3      	strb	r3, [r0, #31]
      r = r->next;
 800e5cc:	4628      	mov	r0, r5
 800e5ce:	e7f5      	b.n	800e5bc <ip_reass_tmr+0x8>
      ip_reass_free_complete_datagram(tmp, prev);
 800e5d0:	4621      	mov	r1, r4
 800e5d2:	f7ff ff0f 	bl	800e3f4 <ip_reass_free_complete_datagram>
 800e5d6:	e7f9      	b.n	800e5cc <ip_reass_tmr+0x18>
 800e5d8:	240001d4 	.word	0x240001d4

0800e5dc <ip4_reass>:
{
 800e5dc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  fraghdr = (struct ip_hdr*)p->payload;
 800e5e0:	6845      	ldr	r5, [r0, #4]
{
 800e5e2:	4607      	mov	r7, r0
  if ((IPH_HL(fraghdr) * 4) != IP_HLEN) {
 800e5e4:	782b      	ldrb	r3, [r5, #0]
 800e5e6:	f003 030f 	and.w	r3, r3, #15
 800e5ea:	2b05      	cmp	r3, #5
 800e5ec:	f040 808c 	bne.w	800e708 <ip4_reass+0x12c>
  offset = (lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) * 8;
 800e5f0:	88e8      	ldrh	r0, [r5, #6]
 800e5f2:	f7ff f834 	bl	800d65e <lwip_htons>
 800e5f6:	f3c0 000c 	ubfx	r0, r0, #0, #13
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 800e5fa:	4cb2      	ldr	r4, [pc, #712]	; (800e8c4 <ip4_reass+0x2e8>)
  offset = (lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) * 8;
 800e5fc:	ea4f 09c0 	mov.w	r9, r0, lsl #3
  len = lwip_ntohs(IPH_LEN(fraghdr)) - IPH_HL(fraghdr) * 4;
 800e600:	8868      	ldrh	r0, [r5, #2]
 800e602:	f7ff f82c 	bl	800d65e <lwip_htons>
 800e606:	782b      	ldrb	r3, [r5, #0]
 800e608:	f003 030f 	and.w	r3, r3, #15
 800e60c:	eba0 0083 	sub.w	r0, r0, r3, lsl #2
 800e610:	b283      	uxth	r3, r0
  clen = pbuf_clen(p);
 800e612:	4638      	mov	r0, r7
  len = lwip_ntohs(IPH_LEN(fraghdr)) - IPH_HL(fraghdr) * 4;
 800e614:	9301      	str	r3, [sp, #4]
  clen = pbuf_clen(p);
 800e616:	f000 ffbd 	bl	800f594 <pbuf_clen>
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 800e61a:	8823      	ldrh	r3, [r4, #0]
  clen = pbuf_clen(p);
 800e61c:	4682      	mov	sl, r0
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 800e61e:	4403      	add	r3, r0
 800e620:	2b0a      	cmp	r3, #10
 800e622:	dc68      	bgt.n	800e6f6 <ip4_reass+0x11a>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 800e624:	4ea8      	ldr	r6, [pc, #672]	; (800e8c8 <ip4_reass+0x2ec>)
 800e626:	6834      	ldr	r4, [r6, #0]
 800e628:	2c00      	cmp	r4, #0
 800e62a:	d172      	bne.n	800e712 <ip4_reass+0x136>
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 800e62c:	2004      	movs	r0, #4
 800e62e:	f000 fc7d 	bl	800ef2c <memp_malloc>
  if (ipr == NULL) {
 800e632:	4604      	mov	r4, r0
 800e634:	b958      	cbnz	r0, 800e64e <ip4_reass+0x72>
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 800e636:	4651      	mov	r1, sl
 800e638:	4628      	mov	r0, r5
 800e63a:	f7ff ff4f 	bl	800e4dc <ip_reass_remove_oldest_datagram>
 800e63e:	4582      	cmp	sl, r0
 800e640:	dc62      	bgt.n	800e708 <ip4_reass+0x12c>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 800e642:	2004      	movs	r0, #4
 800e644:	f000 fc72 	bl	800ef2c <memp_malloc>
    if (ipr == NULL)
 800e648:	4604      	mov	r4, r0
 800e64a:	2800      	cmp	r0, #0
 800e64c:	d05c      	beq.n	800e708 <ip4_reass+0x12c>
  memset(ipr, 0, sizeof(struct ip_reassdata));
 800e64e:	2220      	movs	r2, #32
 800e650:	2100      	movs	r1, #0
 800e652:	4620      	mov	r0, r4
 800e654:	f003 ff80 	bl	8012558 <memset>
  ipr->timer = IP_REASS_MAXAGE;
 800e658:	2303      	movs	r3, #3
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 800e65a:	f104 0208 	add.w	r2, r4, #8
 800e65e:	f105 0114 	add.w	r1, r5, #20
  ipr->timer = IP_REASS_MAXAGE;
 800e662:	77e3      	strb	r3, [r4, #31]
  ipr->next = reassdatagrams;
 800e664:	6833      	ldr	r3, [r6, #0]
  reassdatagrams = ipr;
 800e666:	6034      	str	r4, [r6, #0]
  ipr->next = reassdatagrams;
 800e668:	6023      	str	r3, [r4, #0]
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 800e66a:	462b      	mov	r3, r5
 800e66c:	f853 0b04 	ldr.w	r0, [r3], #4
 800e670:	428b      	cmp	r3, r1
 800e672:	f842 0b04 	str.w	r0, [r2], #4
 800e676:	d1f9      	bne.n	800e66c <ip4_reass+0x90>
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 800e678:	f8b5 b006 	ldrh.w	fp, [r5, #6]
  if (is_last) {
 800e67c:	f01b 0b20 	ands.w	fp, fp, #32
 800e680:	d108      	bne.n	800e694 <ip4_reass+0xb8>
    u16_t datagram_len = (u16_t)(offset + len);
 800e682:	9b01      	ldr	r3, [sp, #4]
 800e684:	444b      	add	r3, r9
 800e686:	b29b      	uxth	r3, r3
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 800e688:	4599      	cmp	r9, r3
 800e68a:	d83d      	bhi.n	800e708 <ip4_reass+0x12c>
 800e68c:	f64f 72eb 	movw	r2, #65515	; 0xffeb
 800e690:	4293      	cmp	r3, r2
 800e692:	d839      	bhi.n	800e708 <ip4_reass+0x12c>
  fraghdr = (struct ip_hdr*)new_p->payload;
 800e694:	687d      	ldr	r5, [r7, #4]
  len = lwip_ntohs(IPH_LEN(fraghdr)) - IPH_HL(fraghdr) * 4;
 800e696:	8868      	ldrh	r0, [r5, #2]
 800e698:	f7fe ffe1 	bl	800d65e <lwip_htons>
 800e69c:	f895 8000 	ldrb.w	r8, [r5]
 800e6a0:	f008 080f 	and.w	r8, r8, #15
 800e6a4:	eba0 0888 	sub.w	r8, r0, r8, lsl #2
  offset = (lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) * 8;
 800e6a8:	88e8      	ldrh	r0, [r5, #6]
 800e6aa:	f7fe ffd8 	bl	800d65e <lwip_htons>
 800e6ae:	f3c0 000c 	ubfx	r0, r0, #0, #13
  len = lwip_ntohs(IPH_LEN(fraghdr)) - IPH_HL(fraghdr) * 4;
 800e6b2:	fa1f f888 	uxth.w	r8, r8
  for (q = ipr->p; q != NULL;) {
 800e6b6:	f8d4 e004 	ldr.w	lr, [r4, #4]
  offset = (lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) * 8;
 800e6ba:	00c0      	lsls	r0, r0, #3
  iprh = (struct ip_reass_helper*)new_p->payload;
 800e6bc:	687e      	ldr	r6, [r7, #4]
  iprh->next_pbuf = NULL;
 800e6be:	2500      	movs	r5, #0
  for (q = ipr->p; q != NULL;) {
 800e6c0:	4672      	mov	r2, lr
  iprh->end = offset + len;
 800e6c2:	eb08 0300 	add.w	r3, r8, r0
  int valid = 1;
 800e6c6:	f04f 0801 	mov.w	r8, #1
  iprh->next_pbuf = NULL;
 800e6ca:	7035      	strb	r5, [r6, #0]
  iprh->end = offset + len;
 800e6cc:	b29b      	uxth	r3, r3
  iprh->next_pbuf = NULL;
 800e6ce:	7075      	strb	r5, [r6, #1]
 800e6d0:	70b5      	strb	r5, [r6, #2]
 800e6d2:	70f5      	strb	r5, [r6, #3]
  iprh->start = offset;
 800e6d4:	80b0      	strh	r0, [r6, #4]
  iprh->end = offset + len;
 800e6d6:	80f3      	strh	r3, [r6, #6]
  for (q = ipr->p; q != NULL;) {
 800e6d8:	bb52      	cbnz	r2, 800e730 <ip4_reass+0x154>
    if (iprh_prev != NULL) {
 800e6da:	2d00      	cmp	r5, #0
 800e6dc:	f040 8092 	bne.w	800e804 <ip4_reass+0x228>
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 800e6e0:	f1be 0f00 	cmp.w	lr, #0
 800e6e4:	d07d      	beq.n	800e7e2 <ip4_reass+0x206>
 800e6e6:	4b79      	ldr	r3, [pc, #484]	; (800e8cc <ip4_reass+0x2f0>)
 800e6e8:	f44f 72da 	mov.w	r2, #436	; 0x1b4
 800e6ec:	4978      	ldr	r1, [pc, #480]	; (800e8d0 <ip4_reass+0x2f4>)
 800e6ee:	4879      	ldr	r0, [pc, #484]	; (800e8d4 <ip4_reass+0x2f8>)
 800e6f0:	f003 ffe6 	bl	80126c0 <iprintf>
 800e6f4:	e075      	b.n	800e7e2 <ip4_reass+0x206>
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 800e6f6:	4601      	mov	r1, r0
 800e6f8:	4628      	mov	r0, r5
 800e6fa:	f7ff feef 	bl	800e4dc <ip_reass_remove_oldest_datagram>
 800e6fe:	b118      	cbz	r0, 800e708 <ip4_reass+0x12c>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 800e700:	8823      	ldrh	r3, [r4, #0]
 800e702:	4453      	add	r3, sl
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 800e704:	2b0a      	cmp	r3, #10
 800e706:	dd8d      	ble.n	800e624 <ip4_reass+0x48>
  pbuf_free(p);
 800e708:	4638      	mov	r0, r7
 800e70a:	f000 fd91 	bl	800f230 <pbuf_free>
  return NULL;
 800e70e:	2500      	movs	r5, #0
 800e710:	e0d4      	b.n	800e8bc <ip4_reass+0x2e0>
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 800e712:	68eb      	ldr	r3, [r5, #12]
 800e714:	6962      	ldr	r2, [r4, #20]
 800e716:	429a      	cmp	r2, r3
 800e718:	d108      	bne.n	800e72c <ip4_reass+0x150>
 800e71a:	692b      	ldr	r3, [r5, #16]
 800e71c:	69a2      	ldr	r2, [r4, #24]
 800e71e:	429a      	cmp	r2, r3
 800e720:	d104      	bne.n	800e72c <ip4_reass+0x150>
 800e722:	89a2      	ldrh	r2, [r4, #12]
 800e724:	88ab      	ldrh	r3, [r5, #4]
 800e726:	429a      	cmp	r2, r3
 800e728:	f000 80dc 	beq.w	800e8e4 <ip4_reass+0x308>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 800e72c:	6824      	ldr	r4, [r4, #0]
 800e72e:	e77b      	b.n	800e628 <ip4_reass+0x4c>
    iprh_tmp = (struct ip_reass_helper*)q->payload;
 800e730:	f8d2 c004 	ldr.w	ip, [r2, #4]
    if (iprh->start < iprh_tmp->start) {
 800e734:	f8bc 1004 	ldrh.w	r1, [ip, #4]
 800e738:	4288      	cmp	r0, r1
 800e73a:	d254      	bcs.n	800e7e6 <ip4_reass+0x20a>
      iprh->next_pbuf = q;
 800e73c:	6032      	str	r2, [r6, #0]
      if (iprh_prev != NULL) {
 800e73e:	2d00      	cmp	r5, #0
 800e740:	d04d      	beq.n	800e7de <ip4_reass+0x202>
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 800e742:	88ea      	ldrh	r2, [r5, #6]
 800e744:	4290      	cmp	r0, r2
 800e746:	f0c0 8091 	bcc.w	800e86c <ip4_reass+0x290>
 800e74a:	428b      	cmp	r3, r1
 800e74c:	f200 808e 	bhi.w	800e86c <ip4_reass+0x290>
        if (iprh_prev->end != iprh->start) {
 800e750:	4290      	cmp	r0, r2
        iprh_prev->next_pbuf = new_p;
 800e752:	602f      	str	r7, [r5, #0]
      if (iprh_prev->end != iprh->start) {
 800e754:	f040 80e4 	bne.w	800e920 <ip4_reass+0x344>
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 800e758:	f1bb 0f00 	cmp.w	fp, #0
 800e75c:	d004      	beq.n	800e768 <ip4_reass+0x18c>
 800e75e:	7fa3      	ldrb	r3, [r4, #30]
 800e760:	f013 0301 	ands.w	r3, r3, #1
 800e764:	f000 80da 	beq.w	800e91c <ip4_reass+0x340>
    if (valid) {
 800e768:	f1b8 0f00 	cmp.w	r8, #0
 800e76c:	d159      	bne.n	800e822 <ip4_reass+0x246>
          q = iprh->next_pbuf;
 800e76e:	f04f 0800 	mov.w	r8, #0
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 800e772:	4e54      	ldr	r6, [pc, #336]	; (800e8c4 <ip4_reass+0x2e8>)
 800e774:	8833      	ldrh	r3, [r6, #0]
 800e776:	449a      	add	sl, r3
 800e778:	f8a6 a000 	strh.w	sl, [r6]
  if (is_last) {
 800e77c:	f1bb 0f00 	cmp.w	fp, #0
 800e780:	d107      	bne.n	800e792 <ip4_reass+0x1b6>
    u16_t datagram_len = (u16_t)(offset + len);
 800e782:	9b01      	ldr	r3, [sp, #4]
 800e784:	4499      	add	r9, r3
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 800e786:	7fa3      	ldrb	r3, [r4, #30]
 800e788:	f043 0301 	orr.w	r3, r3, #1
    ipr->datagram_len = datagram_len;
 800e78c:	f8a4 901c 	strh.w	r9, [r4, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 800e790:	77a3      	strb	r3, [r4, #30]
  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 800e792:	f1b8 0f01 	cmp.w	r8, #1
 800e796:	d1ba      	bne.n	800e70e <ip4_reass+0x132>
    ipr->datagram_len += IP_HLEN;
 800e798:	8ba3      	ldrh	r3, [r4, #28]
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 800e79a:	f104 011c 	add.w	r1, r4, #28
    ipr->datagram_len += IP_HLEN;
 800e79e:	3314      	adds	r3, #20
 800e7a0:	83a3      	strh	r3, [r4, #28]
    r = ((struct ip_reass_helper*)ipr->p->payload)->next_pbuf;
 800e7a2:	6863      	ldr	r3, [r4, #4]
 800e7a4:	685d      	ldr	r5, [r3, #4]
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 800e7a6:	f104 0308 	add.w	r3, r4, #8
    r = ((struct ip_reass_helper*)ipr->p->payload)->next_pbuf;
 800e7aa:	682f      	ldr	r7, [r5, #0]
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 800e7ac:	462a      	mov	r2, r5
 800e7ae:	f853 0b04 	ldr.w	r0, [r3], #4
 800e7b2:	428b      	cmp	r3, r1
 800e7b4:	f842 0b04 	str.w	r0, [r2], #4
 800e7b8:	d1f9      	bne.n	800e7ae <ip4_reass+0x1d2>
    IPH_LEN_SET(fraghdr, lwip_htons(ipr->datagram_len));
 800e7ba:	8ba0      	ldrh	r0, [r4, #28]
 800e7bc:	f7fe ff4f 	bl	800d65e <lwip_htons>
    IPH_OFFSET_SET(fraghdr, 0);
 800e7c0:	2300      	movs	r3, #0
    IPH_LEN_SET(fraghdr, lwip_htons(ipr->datagram_len));
 800e7c2:	8068      	strh	r0, [r5, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 800e7c4:	71ab      	strb	r3, [r5, #6]
 800e7c6:	71eb      	strb	r3, [r5, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 800e7c8:	72ab      	strb	r3, [r5, #10]
 800e7ca:	72eb      	strb	r3, [r5, #11]
    p = ipr->p;
 800e7cc:	6865      	ldr	r5, [r4, #4]
    while (r != NULL) {
 800e7ce:	2f00      	cmp	r7, #0
 800e7d0:	d157      	bne.n	800e882 <ip4_reass+0x2a6>
    if (ipr == reassdatagrams) {
 800e7d2:	4b3d      	ldr	r3, [pc, #244]	; (800e8c8 <ip4_reass+0x2ec>)
 800e7d4:	6819      	ldr	r1, [r3, #0]
 800e7d6:	428c      	cmp	r4, r1
 800e7d8:	d165      	bne.n	800e8a6 <ip4_reass+0x2ca>
      ipr_prev = NULL;
 800e7da:	4639      	mov	r1, r7
 800e7dc:	e065      	b.n	800e8aa <ip4_reass+0x2ce>
        if (iprh->end > iprh_tmp->start) {
 800e7de:	428b      	cmp	r3, r1
 800e7e0:	d844      	bhi.n	800e86c <ip4_reass+0x290>
      ipr->p = new_p;
 800e7e2:	6067      	str	r7, [r4, #4]
 800e7e4:	e7b8      	b.n	800e758 <ip4_reass+0x17c>
    } else if (iprh->start == iprh_tmp->start) {
 800e7e6:	d041      	beq.n	800e86c <ip4_reass+0x290>
    } else if (iprh->start < iprh_tmp->end) {
 800e7e8:	f8bc 2006 	ldrh.w	r2, [ip, #6]
 800e7ec:	4282      	cmp	r2, r0
 800e7ee:	d83d      	bhi.n	800e86c <ip4_reass+0x290>
      if (iprh_prev != NULL) {
 800e7f0:	b125      	cbz	r5, 800e7fc <ip4_reass+0x220>
        if (iprh_prev->end != iprh_tmp->start) {
 800e7f2:	88ea      	ldrh	r2, [r5, #6]
          valid = 0;
 800e7f4:	428a      	cmp	r2, r1
 800e7f6:	bf18      	it	ne
 800e7f8:	f04f 0800 	movne.w	r8, #0
    q = iprh_tmp->next_pbuf;
 800e7fc:	f8dc 2000 	ldr.w	r2, [ip]
 800e800:	4665      	mov	r5, ip
 800e802:	e769      	b.n	800e6d8 <ip4_reass+0xfc>
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 800e804:	88eb      	ldrh	r3, [r5, #6]
 800e806:	4283      	cmp	r3, r0
 800e808:	d906      	bls.n	800e818 <ip4_reass+0x23c>
 800e80a:	4b30      	ldr	r3, [pc, #192]	; (800e8cc <ip4_reass+0x2f0>)
 800e80c:	f240 12ab 	movw	r2, #427	; 0x1ab
 800e810:	4931      	ldr	r1, [pc, #196]	; (800e8d8 <ip4_reass+0x2fc>)
 800e812:	4830      	ldr	r0, [pc, #192]	; (800e8d4 <ip4_reass+0x2f8>)
 800e814:	f003 ff54 	bl	80126c0 <iprintf>
      iprh_prev->next_pbuf = new_p;
 800e818:	602f      	str	r7, [r5, #0]
      if (iprh_prev->end != iprh->start) {
 800e81a:	88ea      	ldrh	r2, [r5, #6]
 800e81c:	88b3      	ldrh	r3, [r6, #4]
 800e81e:	429a      	cmp	r2, r3
 800e820:	e798      	b.n	800e754 <ip4_reass+0x178>
      if ((ipr->p == NULL) || (((struct ip_reass_helper*)ipr->p->payload)->start != 0)) {
 800e822:	6863      	ldr	r3, [r4, #4]
 800e824:	2b00      	cmp	r3, #0
 800e826:	d0a2      	beq.n	800e76e <ip4_reass+0x192>
 800e828:	6859      	ldr	r1, [r3, #4]
 800e82a:	888b      	ldrh	r3, [r1, #4]
 800e82c:	2b00      	cmp	r3, #0
 800e82e:	d19e      	bne.n	800e76e <ip4_reass+0x192>
        q = iprh->next_pbuf;
 800e830:	6833      	ldr	r3, [r6, #0]
        while (q != NULL) {
 800e832:	b99b      	cbnz	r3, 800e85c <ip4_reass+0x280>
          LWIP_ASSERT("sanity check",
 800e834:	42b1      	cmp	r1, r6
 800e836:	d106      	bne.n	800e846 <ip4_reass+0x26a>
 800e838:	4b24      	ldr	r3, [pc, #144]	; (800e8cc <ip4_reass+0x2f0>)
 800e83a:	f44f 72eb 	mov.w	r2, #470	; 0x1d6
 800e83e:	4927      	ldr	r1, [pc, #156]	; (800e8dc <ip4_reass+0x300>)
 800e840:	4824      	ldr	r0, [pc, #144]	; (800e8d4 <ip4_reass+0x2f8>)
 800e842:	f003 ff3d 	bl	80126c0 <iprintf>
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 800e846:	6833      	ldr	r3, [r6, #0]
 800e848:	2b00      	cmp	r3, #0
 800e84a:	d092      	beq.n	800e772 <ip4_reass+0x196>
 800e84c:	4b1f      	ldr	r3, [pc, #124]	; (800e8cc <ip4_reass+0x2f0>)
 800e84e:	f44f 72ec 	mov.w	r2, #472	; 0x1d8
 800e852:	4923      	ldr	r1, [pc, #140]	; (800e8e0 <ip4_reass+0x304>)
 800e854:	481f      	ldr	r0, [pc, #124]	; (800e8d4 <ip4_reass+0x2f8>)
 800e856:	f003 ff33 	bl	80126c0 <iprintf>
 800e85a:	e78a      	b.n	800e772 <ip4_reass+0x196>
          iprh = (struct ip_reass_helper*)q->payload;
 800e85c:	685a      	ldr	r2, [r3, #4]
          if (iprh_prev->end != iprh->start) {
 800e85e:	88f0      	ldrh	r0, [r6, #6]
 800e860:	8893      	ldrh	r3, [r2, #4]
 800e862:	4298      	cmp	r0, r3
 800e864:	d183      	bne.n	800e76e <ip4_reass+0x192>
          q = iprh->next_pbuf;
 800e866:	6813      	ldr	r3, [r2, #0]
 800e868:	4616      	mov	r6, r2
 800e86a:	e7e2      	b.n	800e832 <ip4_reass+0x256>
  ip_reass_pbufcount -= pbuf_clen(new_p);
 800e86c:	4638      	mov	r0, r7
 800e86e:	f000 fe91 	bl	800f594 <pbuf_clen>
 800e872:	4a14      	ldr	r2, [pc, #80]	; (800e8c4 <ip4_reass+0x2e8>)
 800e874:	8813      	ldrh	r3, [r2, #0]
 800e876:	1a18      	subs	r0, r3, r0
 800e878:	8010      	strh	r0, [r2, #0]
  pbuf_free(new_p);
 800e87a:	4638      	mov	r0, r7
 800e87c:	f000 fcd8 	bl	800f230 <pbuf_free>
 800e880:	e742      	b.n	800e708 <ip4_reass+0x12c>
      iprh = (struct ip_reass_helper*)r->payload;
 800e882:	f8d7 8004 	ldr.w	r8, [r7, #4]
      pbuf_header(r, -IP_HLEN);
 800e886:	f06f 0113 	mvn.w	r1, #19
 800e88a:	4638      	mov	r0, r7
 800e88c:	f000 fcca 	bl	800f224 <pbuf_header>
      pbuf_cat(p, r);
 800e890:	4639      	mov	r1, r7
 800e892:	4628      	mov	r0, r5
 800e894:	f000 fe9a 	bl	800f5cc <pbuf_cat>
      r = iprh->next_pbuf;
 800e898:	f8d8 7000 	ldr.w	r7, [r8]
 800e89c:	e797      	b.n	800e7ce <ip4_reass+0x1f2>
        if (ipr_prev->next == ipr) {
 800e89e:	680b      	ldr	r3, [r1, #0]
 800e8a0:	429c      	cmp	r4, r3
 800e8a2:	d002      	beq.n	800e8aa <ip4_reass+0x2ce>
 800e8a4:	4619      	mov	r1, r3
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 800e8a6:	2900      	cmp	r1, #0
 800e8a8:	d1f9      	bne.n	800e89e <ip4_reass+0x2c2>
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 800e8aa:	4620      	mov	r0, r4
 800e8ac:	f7ff fd80 	bl	800e3b0 <ip_reass_dequeue_datagram>
    ip_reass_pbufcount -= pbuf_clen(p);
 800e8b0:	4628      	mov	r0, r5
 800e8b2:	f000 fe6f 	bl	800f594 <pbuf_clen>
 800e8b6:	8833      	ldrh	r3, [r6, #0]
 800e8b8:	1a18      	subs	r0, r3, r0
 800e8ba:	8030      	strh	r0, [r6, #0]
}
 800e8bc:	4628      	mov	r0, r5
 800e8be:	b003      	add	sp, #12
 800e8c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e8c4:	240001d0 	.word	0x240001d0
 800e8c8:	240001d4 	.word	0x240001d4
 800e8cc:	08013ff9 	.word	0x08013ff9
 800e8d0:	08013f93 	.word	0x08013f93
 800e8d4:	08013496 	.word	0x08013496
 800e8d8:	08013f75 	.word	0x08013f75
 800e8dc:	08013fca 	.word	0x08013fca
 800e8e0:	08013fd7 	.word	0x08013fd7
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 800e8e4:	88e8      	ldrh	r0, [r5, #6]
 800e8e6:	f7fe feba 	bl	800d65e <lwip_htons>
 800e8ea:	f3c0 000c 	ubfx	r0, r0, #0, #13
 800e8ee:	2800      	cmp	r0, #0
 800e8f0:	f47f aec2 	bne.w	800e678 <ip4_reass+0x9c>
      ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 800e8f4:	89e0      	ldrh	r0, [r4, #14]
 800e8f6:	f7fe feb2 	bl	800d65e <lwip_htons>
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 800e8fa:	f3c0 000c 	ubfx	r0, r0, #0, #13
 800e8fe:	2800      	cmp	r0, #0
 800e900:	f43f aeba 	beq.w	800e678 <ip4_reass+0x9c>
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 800e904:	462b      	mov	r3, r5
 800e906:	f104 0208 	add.w	r2, r4, #8
 800e90a:	f105 0114 	add.w	r1, r5, #20
 800e90e:	f853 0b04 	ldr.w	r0, [r3], #4
 800e912:	428b      	cmp	r3, r1
 800e914:	f842 0b04 	str.w	r0, [r2], #4
 800e918:	d1f9      	bne.n	800e90e <ip4_reass+0x332>
 800e91a:	e6ad      	b.n	800e678 <ip4_reass+0x9c>
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 800e91c:	4698      	mov	r8, r3
 800e91e:	e728      	b.n	800e772 <ip4_reass+0x196>
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 800e920:	f1bb 0f00 	cmp.w	fp, #0
 800e924:	f43f af23 	beq.w	800e76e <ip4_reass+0x192>
 800e928:	f04f 0800 	mov.w	r8, #0
 800e92c:	e717      	b.n	800e75e <ip4_reass+0x182>
 800e92e:	bf00      	nop

0800e930 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 800e930:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  u16_t newpbuflen = 0;
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (netif->mtu - IP_HLEN) / 8;
 800e934:	f8b1 8026 	ldrh.w	r8, [r1, #38]	; 0x26
 800e938:	2308      	movs	r3, #8
{
 800e93a:	b08b      	sub	sp, #44	; 0x2c
 800e93c:	4607      	mov	r7, r0
  const u16_t nfb = (netif->mtu - IP_HLEN) / 8;
 800e93e:	f1a8 0814 	sub.w	r8, r8, #20
{
 800e942:	468b      	mov	fp, r1
 800e944:	9208      	str	r2, [sp, #32]
  const u16_t nfb = (netif->mtu - IP_HLEN) / 8;
 800e946:	fb98 f8f3 	sdiv	r8, r8, r3
 800e94a:	fa1f f388 	uxth.w	r3, r8
 800e94e:	9306      	str	r3, [sp, #24]
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
  u16_t tmp;

  original_iphdr = (struct ip_hdr *)p->payload;
 800e950:	6843      	ldr	r3, [r0, #4]
  iphdr = original_iphdr;
  LWIP_ERROR("ip4_frag() does not support IP options", IPH_HL(iphdr) * 4 == IP_HLEN, return ERR_VAL);
 800e952:	781e      	ldrb	r6, [r3, #0]
  original_iphdr = (struct ip_hdr *)p->payload;
 800e954:	9302      	str	r3, [sp, #8]
  LWIP_ERROR("ip4_frag() does not support IP options", IPH_HL(iphdr) * 4 == IP_HLEN, return ERR_VAL);
 800e956:	f006 060f 	and.w	r6, r6, #15
 800e95a:	00b6      	lsls	r6, r6, #2
 800e95c:	2e14      	cmp	r6, #20
 800e95e:	d00b      	beq.n	800e978 <ip4_frag+0x48>
 800e960:	4b5a      	ldr	r3, [pc, #360]	; (800eacc <ip4_frag+0x19c>)
 800e962:	f240 22e1 	movw	r2, #737	; 0x2e1
 800e966:	495a      	ldr	r1, [pc, #360]	; (800ead0 <ip4_frag+0x1a0>)

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
  ofo = tmp & IP_OFFMASK;
  LWIP_ERROR("ip_frag(): MF already set", (tmp & IP_MF) == 0, return ERR_VAL);
 800e968:	485a      	ldr	r0, [pc, #360]	; (800ead4 <ip4_frag+0x1a4>)
 800e96a:	f003 fea9 	bl	80126c0 <iprintf>
 800e96e:	f06f 0005 	mvn.w	r0, #5
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
}
 800e972:	b00b      	add	sp, #44	; 0x2c
 800e974:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 800e978:	9b02      	ldr	r3, [sp, #8]
 800e97a:	88d8      	ldrh	r0, [r3, #6]
 800e97c:	f7fe fe6f 	bl	800d65e <lwip_htons>
  ofo = tmp & IP_OFFMASK;
 800e980:	f3c0 030c 	ubfx	r3, r0, #0, #13
  LWIP_ERROR("ip_frag(): MF already set", (tmp & IP_MF) == 0, return ERR_VAL);
 800e984:	f410 5400 	ands.w	r4, r0, #8192	; 0x2000
  ofo = tmp & IP_OFFMASK;
 800e988:	9304      	str	r3, [sp, #16]
  LWIP_ERROR("ip_frag(): MF already set", (tmp & IP_MF) == 0, return ERR_VAL);
 800e98a:	d004      	beq.n	800e996 <ip4_frag+0x66>
 800e98c:	4b4f      	ldr	r3, [pc, #316]	; (800eacc <ip4_frag+0x19c>)
 800e98e:	f240 22e6 	movw	r2, #742	; 0x2e6
 800e992:	4951      	ldr	r1, [pc, #324]	; (800ead8 <ip4_frag+0x1a8>)
 800e994:	e7e8      	b.n	800e968 <ip4_frag+0x38>
  left = p->tot_len - IP_HLEN;
 800e996:	893d      	ldrh	r5, [r7, #8]
    fragsize = LWIP_MIN(left, nfb * 8);
 800e998:	fa1f f888 	uxth.w	r8, r8
  left = p->tot_len - IP_HLEN;
 800e99c:	3d14      	subs	r5, #20
    fragsize = LWIP_MIN(left, nfb * 8);
 800e99e:	ea4f 03c8 	mov.w	r3, r8, lsl #3
  left = p->tot_len - IP_HLEN;
 800e9a2:	b2ad      	uxth	r5, r5
    fragsize = LWIP_MIN(left, nfb * 8);
 800e9a4:	9307      	str	r3, [sp, #28]
  while (left) {
 800e9a6:	b90d      	cbnz	r5, 800e9ac <ip4_frag+0x7c>
  return ERR_OK;
 800e9a8:	4628      	mov	r0, r5
 800e9aa:	e7e2      	b.n	800e972 <ip4_frag+0x42>
    fragsize = LWIP_MIN(left, nfb * 8);
 800e9ac:	9b07      	ldr	r3, [sp, #28]
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 800e9ae:	2200      	movs	r2, #0
 800e9b0:	2114      	movs	r1, #20
 800e9b2:	2002      	movs	r0, #2
    fragsize = LWIP_MIN(left, nfb * 8);
 800e9b4:	42ab      	cmp	r3, r5
 800e9b6:	bfa8      	it	ge
 800e9b8:	462b      	movge	r3, r5
 800e9ba:	b29b      	uxth	r3, r3
 800e9bc:	9305      	str	r3, [sp, #20]
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 800e9be:	f000 fc99 	bl	800f2f4 <pbuf_alloc>
    if (rambuf == NULL) {
 800e9c2:	4680      	mov	r8, r0
 800e9c4:	b370      	cbz	r0, 800ea24 <ip4_frag+0xf4>
    LWIP_ASSERT("this needs a pbuf in one piece!",
 800e9c6:	897b      	ldrh	r3, [r7, #10]
 800e9c8:	2b13      	cmp	r3, #19
 800e9ca:	d806      	bhi.n	800e9da <ip4_frag+0xaa>
 800e9cc:	4b3f      	ldr	r3, [pc, #252]	; (800eacc <ip4_frag+0x19c>)
 800e9ce:	f240 3209 	movw	r2, #777	; 0x309
 800e9d2:	4942      	ldr	r1, [pc, #264]	; (800eadc <ip4_frag+0x1ac>)
 800e9d4:	483f      	ldr	r0, [pc, #252]	; (800ead4 <ip4_frag+0x1a4>)
 800e9d6:	f003 fe73 	bl	80126c0 <iprintf>
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 800e9da:	9b02      	ldr	r3, [sp, #8]
 800e9dc:	f8d8 2004 	ldr.w	r2, [r8, #4]
 800e9e0:	4619      	mov	r1, r3
 800e9e2:	3114      	adds	r1, #20
 800e9e4:	f853 0b04 	ldr.w	r0, [r3], #4
 800e9e8:	428b      	cmp	r3, r1
 800e9ea:	f842 0b04 	str.w	r0, [r2], #4
 800e9ee:	d1f9      	bne.n	800e9e4 <ip4_frag+0xb4>
    iphdr = (struct ip_hdr *)rambuf->payload;
 800e9f0:	f8d8 3004 	ldr.w	r3, [r8, #4]
    left_to_copy = fragsize;
 800e9f4:	f8dd 9014 	ldr.w	r9, [sp, #20]
    iphdr = (struct ip_hdr *)rambuf->payload;
 800e9f8:	9303      	str	r3, [sp, #12]
    while (left_to_copy) {
 800e9fa:	f1b9 0f00 	cmp.w	r9, #0
 800e9fe:	d037      	beq.n	800ea70 <ip4_frag+0x140>
      u16_t plen = p->len - poff;
 800ea00:	897c      	ldrh	r4, [r7, #10]
 800ea02:	1ba4      	subs	r4, r4, r6
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 800ea04:	b2a4      	uxth	r4, r4
 800ea06:	454c      	cmp	r4, r9
 800ea08:	bf28      	it	cs
 800ea0a:	464c      	movcs	r4, r9
      if (!newpbuflen) {
 800ea0c:	b914      	cbnz	r4, 800ea14 <ip4_frag+0xe4>
        p = p->next;
 800ea0e:	683f      	ldr	r7, [r7, #0]
        poff = 0;
 800ea10:	2600      	movs	r6, #0
 800ea12:	e7f2      	b.n	800e9fa <ip4_frag+0xca>
  return (struct pbuf_custom_ref*)memp_malloc(MEMP_FRAG_PBUF);
 800ea14:	2005      	movs	r0, #5
 800ea16:	f000 fa89 	bl	800ef2c <memp_malloc>
      if (pcr == NULL) {
 800ea1a:	4682      	mov	sl, r0
 800ea1c:	b928      	cbnz	r0, 800ea2a <ip4_frag+0xfa>
        pbuf_free(rambuf);
 800ea1e:	4640      	mov	r0, r8
 800ea20:	f000 fc06 	bl	800f230 <pbuf_free>
  return ERR_MEM;
 800ea24:	f04f 30ff 	mov.w	r0, #4294967295
 800ea28:	e7a3      	b.n	800e972 <ip4_frag+0x42>
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 800ea2a:	9401      	str	r4, [sp, #4]
 800ea2c:	2202      	movs	r2, #2
 800ea2e:	687b      	ldr	r3, [r7, #4]
 800ea30:	4621      	mov	r1, r4
 800ea32:	4433      	add	r3, r6
 800ea34:	9300      	str	r3, [sp, #0]
 800ea36:	4603      	mov	r3, r0
 800ea38:	2004      	movs	r0, #4
 800ea3a:	f000 fbbb 	bl	800f1b4 <pbuf_alloced_custom>
      if (newpbuf == NULL) {
 800ea3e:	b918      	cbnz	r0, 800ea48 <ip4_frag+0x118>
        ip_frag_free_pbuf_custom_ref(pcr);
 800ea40:	4650      	mov	r0, sl
 800ea42:	f7ff fd87 	bl	800e554 <ip_frag_free_pbuf_custom_ref>
 800ea46:	e7ea      	b.n	800ea1e <ip4_frag+0xee>
 800ea48:	9009      	str	r0, [sp, #36]	; 0x24
      left_to_copy -= newpbuflen;
 800ea4a:	eba9 0904 	sub.w	r9, r9, r4
      pbuf_ref(p);
 800ea4e:	4638      	mov	r0, r7
 800ea50:	f000 fda8 	bl	800f5a4 <pbuf_ref>
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 800ea54:	4b22      	ldr	r3, [pc, #136]	; (800eae0 <ip4_frag+0x1b0>)
      left_to_copy -= newpbuflen;
 800ea56:	fa1f f989 	uxth.w	r9, r9
      pcr->original = p;
 800ea5a:	f8ca 7014 	str.w	r7, [sl, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 800ea5e:	f8ca 3010 	str.w	r3, [sl, #16]
      pbuf_cat(rambuf, newpbuf);
 800ea62:	4640      	mov	r0, r8
 800ea64:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ea66:	f000 fdb1 	bl	800f5cc <pbuf_cat>
      if (left_to_copy) {
 800ea6a:	f1b9 0f00 	cmp.w	r9, #0
 800ea6e:	d1ce      	bne.n	800ea0e <ip4_frag+0xde>
    tmp = (IP_OFFMASK & (ofo));
 800ea70:	9b04      	ldr	r3, [sp, #16]
    poff += newpbuflen;
 800ea72:	4426      	add	r6, r4
    tmp = (IP_OFFMASK & (ofo));
 800ea74:	f3c3 000c 	ubfx	r0, r3, #0, #13
    last = (left <= netif->mtu - IP_HLEN);
 800ea78:	f8bb 3026 	ldrh.w	r3, [fp, #38]	; 0x26
    poff += newpbuflen;
 800ea7c:	b2b6      	uxth	r6, r6
    last = (left <= netif->mtu - IP_HLEN);
 800ea7e:	3b13      	subs	r3, #19
    if (!last) {
 800ea80:	429d      	cmp	r5, r3
      tmp = tmp | IP_MF;
 800ea82:	bfa8      	it	ge
 800ea84:	f440 5000 	orrge.w	r0, r0, #8192	; 0x2000
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 800ea88:	f7fe fde9 	bl	800d65e <lwip_htons>
 800ea8c:	9b03      	ldr	r3, [sp, #12]
 800ea8e:	80d8      	strh	r0, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons(fragsize + IP_HLEN));
 800ea90:	9b05      	ldr	r3, [sp, #20]
 800ea92:	f103 0014 	add.w	r0, r3, #20
 800ea96:	b280      	uxth	r0, r0
 800ea98:	f7fe fde1 	bl	800d65e <lwip_htons>
 800ea9c:	9b03      	ldr	r3, [sp, #12]
    IPH_CHKSUM_SET(iphdr, 0);
 800ea9e:	9a03      	ldr	r2, [sp, #12]
    netif->output(netif, rambuf, dest);
 800eaa0:	4641      	mov	r1, r8
    IPH_LEN_SET(iphdr, lwip_htons(fragsize + IP_HLEN));
 800eaa2:	8058      	strh	r0, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 800eaa4:	2300      	movs	r3, #0
    netif->output(netif, rambuf, dest);
 800eaa6:	4658      	mov	r0, fp
    IPH_CHKSUM_SET(iphdr, 0);
 800eaa8:	7293      	strb	r3, [r2, #10]
 800eaaa:	72d3      	strb	r3, [r2, #11]
    netif->output(netif, rambuf, dest);
 800eaac:	f8db 3014 	ldr.w	r3, [fp, #20]
 800eab0:	9a08      	ldr	r2, [sp, #32]
 800eab2:	4798      	blx	r3
    pbuf_free(rambuf);
 800eab4:	4640      	mov	r0, r8
 800eab6:	f000 fbbb 	bl	800f230 <pbuf_free>
    left -= fragsize;
 800eaba:	9b05      	ldr	r3, [sp, #20]
    ofo += nfb;
 800eabc:	9a06      	ldr	r2, [sp, #24]
    left -= fragsize;
 800eabe:	1aed      	subs	r5, r5, r3
    ofo += nfb;
 800eac0:	9b04      	ldr	r3, [sp, #16]
 800eac2:	4413      	add	r3, r2
    left -= fragsize;
 800eac4:	b2ad      	uxth	r5, r5
    ofo += nfb;
 800eac6:	b29b      	uxth	r3, r3
 800eac8:	9304      	str	r3, [sp, #16]
 800eaca:	e76c      	b.n	800e9a6 <ip4_frag+0x76>
 800eacc:	08013ff9 	.word	0x08013ff9
 800ead0:	08013f14 	.word	0x08013f14
 800ead4:	08013496 	.word	0x08013496
 800ead8:	08013f3b 	.word	0x08013f3b
 800eadc:	08013f55 	.word	0x08013f55
 800eae0:	0800e581 	.word	0x0800e581

0800eae4 <mem_init>:

  LWIP_ASSERT("Sanity check alignment",
    (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT-1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 800eae4:	4b0b      	ldr	r3, [pc, #44]	; (800eb14 <mem_init+0x30>)
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
  mem->next = MEM_SIZE_ALIGNED;
  mem->prev = 0;
 800eae6:	2100      	movs	r1, #0
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 800eae8:	4a0b      	ldr	r2, [pc, #44]	; (800eb18 <mem_init+0x34>)
 800eaea:	f023 0303 	bic.w	r3, r3, #3
 800eaee:	6013      	str	r3, [r2, #0]
  mem->next = MEM_SIZE_ALIGNED;
 800eaf0:	f44f 62c8 	mov.w	r2, #1600	; 0x640
  mem->prev = 0;
 800eaf4:	8059      	strh	r1, [r3, #2]
  mem->used = 0;
  /* initialize the end of the heap */
  ram_end = (struct mem *)(void *)&ram[MEM_SIZE_ALIGNED];
 800eaf6:	1898      	adds	r0, r3, r2
  mem->used = 0;
 800eaf8:	7119      	strb	r1, [r3, #4]
  ram_end = (struct mem *)(void *)&ram[MEM_SIZE_ALIGNED];
 800eafa:	4908      	ldr	r1, [pc, #32]	; (800eb1c <mem_init+0x38>)
  mem->next = MEM_SIZE_ALIGNED;
 800eafc:	801a      	strh	r2, [r3, #0]
  ram_end = (struct mem *)(void *)&ram[MEM_SIZE_ALIGNED];
 800eafe:	6008      	str	r0, [r1, #0]
  ram_end->used = 1;
 800eb00:	2101      	movs	r1, #1
  ram_end->next = MEM_SIZE_ALIGNED;
 800eb02:	f8a3 2640 	strh.w	r2, [r3, #1600]	; 0x640
  ram_end->prev = MEM_SIZE_ALIGNED;
 800eb06:	f8a3 2642 	strh.w	r2, [r3, #1602]	; 0x642

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 800eb0a:	4a05      	ldr	r2, [pc, #20]	; (800eb20 <mem_init+0x3c>)
  ram_end->used = 1;
 800eb0c:	f883 1644 	strb.w	r1, [r3, #1604]	; 0x644
  lfree = (struct mem *)(void *)ram;
 800eb10:	6013      	str	r3, [r2, #0]
 800eb12:	4770      	bx	lr
 800eb14:	240017a7 	.word	0x240017a7
 800eb18:	240001dc 	.word	0x240001dc
 800eb1c:	240001e0 	.word	0x240001e0
 800eb20:	240001d8 	.word	0x240001d8

0800eb24 <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 800eb24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 800eb28:	4604      	mov	r4, r0
 800eb2a:	2800      	cmp	r0, #0
 800eb2c:	f000 8089 	beq.w	800ec42 <mem_free+0x11e>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  LWIP_ASSERT("mem_free: sanity check alignment", (((mem_ptr_t)rmem) & (MEM_ALIGNMENT-1)) == 0);
 800eb30:	0783      	lsls	r3, r0, #30
 800eb32:	d006      	beq.n	800eb42 <mem_free+0x1e>
 800eb34:	4b44      	ldr	r3, [pc, #272]	; (800ec48 <mem_free+0x124>)
 800eb36:	f44f 72d6 	mov.w	r2, #428	; 0x1ac
 800eb3a:	4944      	ldr	r1, [pc, #272]	; (800ec4c <mem_free+0x128>)
 800eb3c:	4844      	ldr	r0, [pc, #272]	; (800ec50 <mem_free+0x12c>)
 800eb3e:	f003 fdbf 	bl	80126c0 <iprintf>

  LWIP_ASSERT("mem_free: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 800eb42:	4f44      	ldr	r7, [pc, #272]	; (800ec54 <mem_free+0x130>)
 800eb44:	683b      	ldr	r3, [r7, #0]
 800eb46:	429c      	cmp	r4, r3
 800eb48:	d303      	bcc.n	800eb52 <mem_free+0x2e>
 800eb4a:	4b43      	ldr	r3, [pc, #268]	; (800ec58 <mem_free+0x134>)
 800eb4c:	681b      	ldr	r3, [r3, #0]
 800eb4e:	429c      	cmp	r4, r3
 800eb50:	d306      	bcc.n	800eb60 <mem_free+0x3c>
 800eb52:	4b3d      	ldr	r3, [pc, #244]	; (800ec48 <mem_free+0x124>)
 800eb54:	f240 12af 	movw	r2, #431	; 0x1af
 800eb58:	4940      	ldr	r1, [pc, #256]	; (800ec5c <mem_free+0x138>)
 800eb5a:	483d      	ldr	r0, [pc, #244]	; (800ec50 <mem_free+0x12c>)
 800eb5c:	f003 fdb0 	bl	80126c0 <iprintf>
    (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 800eb60:	683b      	ldr	r3, [r7, #0]
 800eb62:	429c      	cmp	r4, r3
 800eb64:	d36d      	bcc.n	800ec42 <mem_free+0x11e>
 800eb66:	4b3c      	ldr	r3, [pc, #240]	; (800ec58 <mem_free+0x134>)
 800eb68:	681a      	ldr	r2, [r3, #0]
 800eb6a:	4698      	mov	r8, r3
 800eb6c:	4294      	cmp	r4, r2
 800eb6e:	d268      	bcs.n	800ec42 <mem_free+0x11e>
  LWIP_MEM_FREE_PROTECT();
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - SIZEOF_STRUCT_MEM);
  /* ... which has to be in a used state ... */
  LWIP_ASSERT("mem_free: mem->used", mem->used);
 800eb70:	f814 3c04 	ldrb.w	r3, [r4, #-4]
  mem = (struct mem *)(void *)((u8_t *)rmem - SIZEOF_STRUCT_MEM);
 800eb74:	f1a4 0508 	sub.w	r5, r4, #8
  LWIP_ASSERT("mem_free: mem->used", mem->used);
 800eb78:	b933      	cbnz	r3, 800eb88 <mem_free+0x64>
 800eb7a:	4b33      	ldr	r3, [pc, #204]	; (800ec48 <mem_free+0x124>)
 800eb7c:	f44f 72e0 	mov.w	r2, #448	; 0x1c0
 800eb80:	4937      	ldr	r1, [pc, #220]	; (800ec60 <mem_free+0x13c>)
 800eb82:	4833      	ldr	r0, [pc, #204]	; (800ec50 <mem_free+0x12c>)
 800eb84:	f003 fd9c 	bl	80126c0 <iprintf>
  /* ... and is now unused. */
  mem->used = 0;
 800eb88:	2300      	movs	r3, #0

  if (mem < lfree) {
 800eb8a:	4e36      	ldr	r6, [pc, #216]	; (800ec64 <mem_free+0x140>)
  mem->used = 0;
 800eb8c:	f804 3c04 	strb.w	r3, [r4, #-4]
  if (mem < lfree) {
 800eb90:	6833      	ldr	r3, [r6, #0]
 800eb92:	429d      	cmp	r5, r3
  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 800eb94:	683b      	ldr	r3, [r7, #0]
    /* the newly freed struct is now the lowest */
    lfree = mem;
 800eb96:	bf38      	it	cc
 800eb98:	6035      	strcc	r5, [r6, #0]
  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 800eb9a:	429d      	cmp	r5, r3
 800eb9c:	d206      	bcs.n	800ebac <mem_free+0x88>
 800eb9e:	4b2a      	ldr	r3, [pc, #168]	; (800ec48 <mem_free+0x124>)
 800eba0:	f240 125d 	movw	r2, #349	; 0x15d
 800eba4:	4930      	ldr	r1, [pc, #192]	; (800ec68 <mem_free+0x144>)
 800eba6:	482a      	ldr	r0, [pc, #168]	; (800ec50 <mem_free+0x12c>)
 800eba8:	f003 fd8a 	bl	80126c0 <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 800ebac:	f8d8 3000 	ldr.w	r3, [r8]
 800ebb0:	429d      	cmp	r5, r3
 800ebb2:	d306      	bcc.n	800ebc2 <mem_free+0x9e>
 800ebb4:	4b24      	ldr	r3, [pc, #144]	; (800ec48 <mem_free+0x124>)
 800ebb6:	f44f 72af 	mov.w	r2, #350	; 0x15e
 800ebba:	492c      	ldr	r1, [pc, #176]	; (800ec6c <mem_free+0x148>)
 800ebbc:	4824      	ldr	r0, [pc, #144]	; (800ec50 <mem_free+0x12c>)
 800ebbe:	f003 fd7f 	bl	80126c0 <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 800ebc2:	f814 3c04 	ldrb.w	r3, [r4, #-4]
 800ebc6:	b133      	cbz	r3, 800ebd6 <mem_free+0xb2>
 800ebc8:	4b1f      	ldr	r3, [pc, #124]	; (800ec48 <mem_free+0x124>)
 800ebca:	f240 125f 	movw	r2, #351	; 0x15f
 800ebce:	4928      	ldr	r1, [pc, #160]	; (800ec70 <mem_free+0x14c>)
 800ebd0:	481f      	ldr	r0, [pc, #124]	; (800ec50 <mem_free+0x12c>)
 800ebd2:	f003 fd75 	bl	80126c0 <iprintf>
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 800ebd6:	f834 3c08 	ldrh.w	r3, [r4, #-8]
 800ebda:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800ebde:	d906      	bls.n	800ebee <mem_free+0xca>
 800ebe0:	4b19      	ldr	r3, [pc, #100]	; (800ec48 <mem_free+0x124>)
 800ebe2:	f44f 72b1 	mov.w	r2, #354	; 0x162
 800ebe6:	4923      	ldr	r1, [pc, #140]	; (800ec74 <mem_free+0x150>)
 800ebe8:	4819      	ldr	r0, [pc, #100]	; (800ec50 <mem_free+0x12c>)
 800ebea:	f003 fd69 	bl	80126c0 <iprintf>
  nmem = (struct mem *)(void *)&ram[mem->next];
 800ebee:	683b      	ldr	r3, [r7, #0]
 800ebf0:	f834 1c08 	ldrh.w	r1, [r4, #-8]
 800ebf4:	185a      	adds	r2, r3, r1
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 800ebf6:	4295      	cmp	r5, r2
 800ebf8:	d011      	beq.n	800ec1e <mem_free+0xfa>
 800ebfa:	7910      	ldrb	r0, [r2, #4]
 800ebfc:	b978      	cbnz	r0, 800ec1e <mem_free+0xfa>
 800ebfe:	f8d8 0000 	ldr.w	r0, [r8]
 800ec02:	4282      	cmp	r2, r0
 800ec04:	d00b      	beq.n	800ec1e <mem_free+0xfa>
    if (lfree == nmem) {
 800ec06:	6830      	ldr	r0, [r6, #0]
 800ec08:	4282      	cmp	r2, r0
    mem->next = nmem->next;
 800ec0a:	5a5a      	ldrh	r2, [r3, r1]
 800ec0c:	f824 2c08 	strh.w	r2, [r4, #-8]
    ((struct mem *)(void *)&ram[nmem->next])->prev = (mem_size_t)((u8_t *)mem - ram);
 800ec10:	5a5a      	ldrh	r2, [r3, r1]
 800ec12:	eba5 0103 	sub.w	r1, r5, r3
      lfree = mem;
 800ec16:	bf08      	it	eq
 800ec18:	6035      	streq	r5, [r6, #0]
    ((struct mem *)(void *)&ram[nmem->next])->prev = (mem_size_t)((u8_t *)mem - ram);
 800ec1a:	441a      	add	r2, r3
 800ec1c:	8051      	strh	r1, [r2, #2]
  pmem = (struct mem *)(void *)&ram[mem->prev];
 800ec1e:	f834 2c06 	ldrh.w	r2, [r4, #-6]
 800ec22:	1899      	adds	r1, r3, r2
  if (pmem != mem && pmem->used == 0) {
 800ec24:	428d      	cmp	r5, r1
 800ec26:	d00c      	beq.n	800ec42 <mem_free+0x11e>
 800ec28:	7908      	ldrb	r0, [r1, #4]
 800ec2a:	b950      	cbnz	r0, 800ec42 <mem_free+0x11e>
    if (lfree == mem) {
 800ec2c:	6830      	ldr	r0, [r6, #0]
 800ec2e:	4285      	cmp	r5, r0
      lfree = pmem;
 800ec30:	bf08      	it	eq
 800ec32:	6031      	streq	r1, [r6, #0]
    pmem->next = mem->next;
 800ec34:	f834 1c08 	ldrh.w	r1, [r4, #-8]
 800ec38:	5299      	strh	r1, [r3, r2]
    ((struct mem *)(void *)&ram[mem->next])->prev = (mem_size_t)((u8_t *)pmem - ram);
 800ec3a:	f834 1c08 	ldrh.w	r1, [r4, #-8]
 800ec3e:	440b      	add	r3, r1
 800ec40:	805a      	strh	r2, [r3, #2]
 800ec42:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ec46:	bf00      	nop
 800ec48:	080140b3 	.word	0x080140b3
 800ec4c:	080140e8 	.word	0x080140e8
 800ec50:	08013496 	.word	0x08013496
 800ec54:	240001dc 	.word	0x240001dc
 800ec58:	240001e0 	.word	0x240001e0
 800ec5c:	08014109 	.word	0x08014109
 800ec60:	08014120 	.word	0x08014120
 800ec64:	240001d8 	.word	0x240001d8
 800ec68:	08014134 	.word	0x08014134
 800ec6c:	0801414b 	.word	0x0801414b
 800ec70:	08014165 	.word	0x08014165
 800ec74:	08014180 	.word	0x08014180

0800ec78 <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t newsize)
{
 800ec78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = LWIP_MEM_ALIGN_SIZE(newsize);
 800ec7a:	3103      	adds	r1, #3
 800ec7c:	f64f 75fc 	movw	r5, #65532	; 0xfffc
{
 800ec80:	4604      	mov	r4, r0
  newsize = LWIP_MEM_ALIGN_SIZE(newsize);
 800ec82:	400d      	ands	r5, r1

  if (newsize < MIN_SIZE_ALIGNED) {
 800ec84:	2d0b      	cmp	r5, #11
 800ec86:	d904      	bls.n	800ec92 <mem_trim+0x1a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
  }

  if (newsize > MEM_SIZE_ALIGNED) {
 800ec88:	f5b5 6fc8 	cmp.w	r5, #1600	; 0x640
 800ec8c:	d902      	bls.n	800ec94 <mem_trim+0x1c>
    return NULL;
 800ec8e:	2400      	movs	r4, #0
 800ec90:	e059      	b.n	800ed46 <mem_trim+0xce>
    newsize = MIN_SIZE_ALIGNED;
 800ec92:	250c      	movs	r5, #12
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 800ec94:	4e2d      	ldr	r6, [pc, #180]	; (800ed4c <mem_trim+0xd4>)
 800ec96:	6832      	ldr	r2, [r6, #0]
 800ec98:	42a2      	cmp	r2, r4
 800ec9a:	d803      	bhi.n	800eca4 <mem_trim+0x2c>
 800ec9c:	4b2c      	ldr	r3, [pc, #176]	; (800ed50 <mem_trim+0xd8>)
 800ec9e:	681b      	ldr	r3, [r3, #0]
 800eca0:	429c      	cmp	r4, r3
 800eca2:	d306      	bcc.n	800ecb2 <mem_trim+0x3a>
 800eca4:	4b2b      	ldr	r3, [pc, #172]	; (800ed54 <mem_trim+0xdc>)
 800eca6:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800ecaa:	492b      	ldr	r1, [pc, #172]	; (800ed58 <mem_trim+0xe0>)
 800ecac:	482b      	ldr	r0, [pc, #172]	; (800ed5c <mem_trim+0xe4>)
 800ecae:	f003 fd07 	bl	80126c0 <iprintf>
   (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 800ecb2:	6833      	ldr	r3, [r6, #0]
 800ecb4:	429c      	cmp	r4, r3
 800ecb6:	d346      	bcc.n	800ed46 <mem_trim+0xce>
 800ecb8:	4a25      	ldr	r2, [pc, #148]	; (800ed50 <mem_trim+0xd8>)
 800ecba:	6812      	ldr	r2, [r2, #0]
 800ecbc:	4294      	cmp	r4, r2
 800ecbe:	d242      	bcs.n	800ed46 <mem_trim+0xce>
    SYS_ARCH_UNPROTECT(lev);
    return rmem;
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - SIZEOF_STRUCT_MEM);
 800ecc0:	f1a4 0208 	sub.w	r2, r4, #8
  /* ... and its offset pointer */
  ptr = (mem_size_t)((u8_t *)mem - ram);

  size = mem->next - ptr - SIZEOF_STRUCT_MEM;
 800ecc4:	f834 0c08 	ldrh.w	r0, [r4, #-8]
  ptr = (mem_size_t)((u8_t *)mem - ram);
 800ecc8:	1ad2      	subs	r2, r2, r3
  size = mem->next - ptr - SIZEOF_STRUCT_MEM;
 800ecca:	f1a0 0108 	sub.w	r1, r0, #8
  ptr = (mem_size_t)((u8_t *)mem - ram);
 800ecce:	b292      	uxth	r2, r2
  size = mem->next - ptr - SIZEOF_STRUCT_MEM;
 800ecd0:	1a89      	subs	r1, r1, r2
 800ecd2:	b289      	uxth	r1, r1
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 800ecd4:	42a9      	cmp	r1, r5
 800ecd6:	d219      	bcs.n	800ed0c <mem_trim+0x94>
 800ecd8:	4b1e      	ldr	r3, [pc, #120]	; (800ed54 <mem_trim+0xdc>)
 800ecda:	f240 2206 	movw	r2, #518	; 0x206
 800ecde:	4920      	ldr	r1, [pc, #128]	; (800ed60 <mem_trim+0xe8>)
 800ece0:	481e      	ldr	r0, [pc, #120]	; (800ed5c <mem_trim+0xe4>)
 800ece2:	f003 fced 	bl	80126c0 <iprintf>
 800ece6:	e7d2      	b.n	800ec8e <mem_trim+0x16>
    if (mem2->next != MEM_SIZE_ALIGNED) {
      ((struct mem *)(void *)&ram[mem2->next])->prev = ptr2;
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 800ece8:	f105 0614 	add.w	r6, r5, #20
 800ecec:	428e      	cmp	r6, r1
 800ecee:	d82a      	bhi.n	800ed46 <mem_trim+0xce>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = ptr + SIZEOF_STRUCT_MEM + newsize;
 800ecf0:	f102 0108 	add.w	r1, r2, #8
    mem2 = (struct mem *)(void *)&ram[ptr2];
    if (mem2 < lfree) {
 800ecf4:	4e1b      	ldr	r6, [pc, #108]	; (800ed64 <mem_trim+0xec>)
    ptr2 = ptr + SIZEOF_STRUCT_MEM + newsize;
 800ecf6:	440d      	add	r5, r1
    if (mem2 < lfree) {
 800ecf8:	6837      	ldr	r7, [r6, #0]
    ptr2 = ptr + SIZEOF_STRUCT_MEM + newsize;
 800ecfa:	b2ad      	uxth	r5, r5
    mem2 = (struct mem *)(void *)&ram[ptr2];
 800ecfc:	1959      	adds	r1, r3, r5
    if (mem2 < lfree) {
 800ecfe:	42b9      	cmp	r1, r7
      lfree = mem2;
 800ed00:	bf38      	it	cc
 800ed02:	6031      	strcc	r1, [r6, #0]
    }
    mem2->used = 0;
 800ed04:	2600      	movs	r6, #0
 800ed06:	710e      	strb	r6, [r1, #4]
    mem2->next = mem->next;
 800ed08:	5358      	strh	r0, [r3, r5]
 800ed0a:	e013      	b.n	800ed34 <mem_trim+0xbc>
  if (newsize == size) {
 800ed0c:	d01b      	beq.n	800ed46 <mem_trim+0xce>
  mem2 = (struct mem *)(void *)&ram[mem->next];
 800ed0e:	181e      	adds	r6, r3, r0
  if (mem2->used == 0) {
 800ed10:	7937      	ldrb	r7, [r6, #4]
 800ed12:	2f00      	cmp	r7, #0
 800ed14:	d1e8      	bne.n	800ece8 <mem_trim+0x70>
    ptr2 = ptr + SIZEOF_STRUCT_MEM + newsize;
 800ed16:	f102 0108 	add.w	r1, r2, #8
    next = mem2->next;
 800ed1a:	5a1f      	ldrh	r7, [r3, r0]
    if (lfree == mem2) {
 800ed1c:	4811      	ldr	r0, [pc, #68]	; (800ed64 <mem_trim+0xec>)
    ptr2 = ptr + SIZEOF_STRUCT_MEM + newsize;
 800ed1e:	440d      	add	r5, r1
    if (lfree == mem2) {
 800ed20:	6801      	ldr	r1, [r0, #0]
    ptr2 = ptr + SIZEOF_STRUCT_MEM + newsize;
 800ed22:	b2ad      	uxth	r5, r5
    if (lfree == mem2) {
 800ed24:	428e      	cmp	r6, r1
 800ed26:	eb03 0105 	add.w	r1, r3, r5
      lfree = (struct mem *)(void *)&ram[ptr2];
 800ed2a:	bf08      	it	eq
 800ed2c:	6001      	streq	r1, [r0, #0]
    mem2->used = 0;
 800ed2e:	2000      	movs	r0, #0
 800ed30:	7108      	strb	r0, [r1, #4]
    mem2->next = next;
 800ed32:	535f      	strh	r7, [r3, r5]
    mem2->prev = ptr;
 800ed34:	804a      	strh	r2, [r1, #2]
    mem->next = ptr2;
 800ed36:	f824 5c08 	strh.w	r5, [r4, #-8]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800ed3a:	5b5a      	ldrh	r2, [r3, r5]
 800ed3c:	f5b2 6fc8 	cmp.w	r2, #1600	; 0x640
 800ed40:	d001      	beq.n	800ed46 <mem_trim+0xce>
      ((struct mem *)(void *)&ram[mem2->next])->prev = ptr2;
 800ed42:	4413      	add	r3, r2
 800ed44:	805d      	strh	r5, [r3, #2]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
  return rmem;
}
 800ed46:	4620      	mov	r0, r4
 800ed48:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ed4a:	bf00      	nop
 800ed4c:	240001dc 	.word	0x240001dc
 800ed50:	240001e0 	.word	0x240001e0
 800ed54:	080140b3 	.word	0x080140b3
 800ed58:	08014245 	.word	0x08014245
 800ed5c:	08013496 	.word	0x08013496
 800ed60:	0801425c 	.word	0x0801425c
 800ed64:	240001d8 	.word	0x240001d8

0800ed68 <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size)
{
 800ed68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size == 0) {
 800ed6c:	b148      	cbz	r0, 800ed82 <mem_malloc+0x1a>
    return NULL;
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = LWIP_MEM_ALIGN_SIZE(size);
 800ed6e:	3003      	adds	r0, #3
 800ed70:	f64f 75fc 	movw	r5, #65532	; 0xfffc
 800ed74:	4005      	ands	r5, r0

  if (size < MIN_SIZE_ALIGNED) {
 800ed76:	2d0b      	cmp	r5, #11
 800ed78:	d905      	bls.n	800ed86 <mem_malloc+0x1e>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
  }

  if (size > MEM_SIZE_ALIGNED) {
 800ed7a:	f5b5 6fc8 	cmp.w	r5, #1600	; 0x640
 800ed7e:	d903      	bls.n	800ed88 <mem_malloc+0x20>
    return NULL;
 800ed80:	2000      	movs	r0, #0
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
  return NULL;
}
 800ed82:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    size = MIN_SIZE_ALIGNED;
 800ed86:	250c      	movs	r5, #12
    for (ptr = (mem_size_t)((u8_t *)lfree - ram); ptr < MEM_SIZE_ALIGNED - size;
 800ed88:	4837      	ldr	r0, [pc, #220]	; (800ee68 <mem_malloc+0x100>)
 800ed8a:	f5c5 68c8 	rsb	r8, r5, #1600	; 0x640
 800ed8e:	4e37      	ldr	r6, [pc, #220]	; (800ee6c <mem_malloc+0x104>)
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 800ed90:	f06f 0907 	mvn.w	r9, #7
    for (ptr = (mem_size_t)((u8_t *)lfree - ram); ptr < MEM_SIZE_ALIGNED - size;
 800ed94:	6807      	ldr	r7, [r0, #0]
 800ed96:	6831      	ldr	r1, [r6, #0]
 800ed98:	1a7b      	subs	r3, r7, r1
 800ed9a:	b29b      	uxth	r3, r3
 800ed9c:	4543      	cmp	r3, r8
 800ed9e:	d2ef      	bcs.n	800ed80 <mem_malloc+0x18>
      mem = (struct mem *)(void *)&ram[ptr];
 800eda0:	18cc      	adds	r4, r1, r3
 800eda2:	f831 e003 	ldrh.w	lr, [r1, r3]
      if ((!mem->used) &&
 800eda6:	f894 c004 	ldrb.w	ip, [r4, #4]
 800edaa:	f1bc 0f00 	cmp.w	ip, #0
 800edae:	d158      	bne.n	800ee62 <mem_malloc+0xfa>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 800edb0:	eba9 0203 	sub.w	r2, r9, r3
 800edb4:	4472      	add	r2, lr
      if ((!mem->used) &&
 800edb6:	4295      	cmp	r5, r2
 800edb8:	d853      	bhi.n	800ee62 <mem_malloc+0xfa>
        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 800edba:	f105 0814 	add.w	r8, r5, #20
 800edbe:	4542      	cmp	r2, r8
 800edc0:	d349      	bcc.n	800ee56 <mem_malloc+0xee>
          ptr2 = ptr + SIZEOF_STRUCT_MEM + size;
 800edc2:	f105 0208 	add.w	r2, r5, #8
 800edc6:	441a      	add	r2, r3
 800edc8:	b292      	uxth	r2, r2
          mem2 = (struct mem *)(void *)&ram[ptr2];
 800edca:	eb01 0802 	add.w	r8, r1, r2
          mem2->used = 0;
 800edce:	f888 c004 	strb.w	ip, [r8, #4]
          mem2->next = mem->next;
 800edd2:	f821 e002 	strh.w	lr, [r1, r2]
          mem2->prev = ptr;
 800edd6:	f8a8 3002 	strh.w	r3, [r8, #2]
          mem->used = 1;
 800edda:	2301      	movs	r3, #1
          mem->next = ptr2;
 800eddc:	8022      	strh	r2, [r4, #0]
          mem->used = 1;
 800edde:	7123      	strb	r3, [r4, #4]
          if (mem2->next != MEM_SIZE_ALIGNED) {
 800ede0:	5a8b      	ldrh	r3, [r1, r2]
 800ede2:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800ede6:	d001      	beq.n	800edec <mem_malloc+0x84>
            ((struct mem *)(void *)&ram[mem2->next])->prev = ptr2;
 800ede8:	4419      	add	r1, r3
 800edea:	804a      	strh	r2, [r1, #2]
        if (mem == lfree) {
 800edec:	42a7      	cmp	r7, r4
 800edee:	4f20      	ldr	r7, [pc, #128]	; (800ee70 <mem_malloc+0x108>)
 800edf0:	d111      	bne.n	800ee16 <mem_malloc+0xae>
          while (cur->used && cur != ram_end) {
 800edf2:	6839      	ldr	r1, [r7, #0]
            cur = (struct mem *)(void *)&ram[cur->next];
 800edf4:	4623      	mov	r3, r4
 800edf6:	6836      	ldr	r6, [r6, #0]
          while (cur->used && cur != ram_end) {
 800edf8:	791a      	ldrb	r2, [r3, #4]
 800edfa:	b10a      	cbz	r2, 800ee00 <mem_malloc+0x98>
 800edfc:	428b      	cmp	r3, r1
 800edfe:	d12d      	bne.n	800ee5c <mem_malloc+0xf4>
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 800ee00:	428b      	cmp	r3, r1
          lfree = cur;
 800ee02:	6003      	str	r3, [r0, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 800ee04:	d007      	beq.n	800ee16 <mem_malloc+0xae>
 800ee06:	b132      	cbz	r2, 800ee16 <mem_malloc+0xae>
 800ee08:	4b1a      	ldr	r3, [pc, #104]	; (800ee74 <mem_malloc+0x10c>)
 800ee0a:	f240 22cf 	movw	r2, #719	; 0x2cf
 800ee0e:	491a      	ldr	r1, [pc, #104]	; (800ee78 <mem_malloc+0x110>)
 800ee10:	481a      	ldr	r0, [pc, #104]	; (800ee7c <mem_malloc+0x114>)
 800ee12:	f003 fc55 	bl	80126c0 <iprintf>
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 800ee16:	3508      	adds	r5, #8
 800ee18:	683b      	ldr	r3, [r7, #0]
 800ee1a:	4425      	add	r5, r4
 800ee1c:	42ab      	cmp	r3, r5
 800ee1e:	d206      	bcs.n	800ee2e <mem_malloc+0xc6>
 800ee20:	4b14      	ldr	r3, [pc, #80]	; (800ee74 <mem_malloc+0x10c>)
 800ee22:	f44f 7235 	mov.w	r2, #724	; 0x2d4
 800ee26:	4916      	ldr	r1, [pc, #88]	; (800ee80 <mem_malloc+0x118>)
 800ee28:	4814      	ldr	r0, [pc, #80]	; (800ee7c <mem_malloc+0x114>)
 800ee2a:	f003 fc49 	bl	80126c0 <iprintf>
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 800ee2e:	07a3      	lsls	r3, r4, #30
 800ee30:	d00d      	beq.n	800ee4e <mem_malloc+0xe6>
 800ee32:	4b10      	ldr	r3, [pc, #64]	; (800ee74 <mem_malloc+0x10c>)
 800ee34:	f240 22d6 	movw	r2, #726	; 0x2d6
 800ee38:	4912      	ldr	r1, [pc, #72]	; (800ee84 <mem_malloc+0x11c>)
 800ee3a:	4810      	ldr	r0, [pc, #64]	; (800ee7c <mem_malloc+0x114>)
 800ee3c:	f003 fc40 	bl	80126c0 <iprintf>
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 800ee40:	4b0c      	ldr	r3, [pc, #48]	; (800ee74 <mem_malloc+0x10c>)
 800ee42:	f44f 7236 	mov.w	r2, #728	; 0x2d8
 800ee46:	4910      	ldr	r1, [pc, #64]	; (800ee88 <mem_malloc+0x120>)
 800ee48:	480c      	ldr	r0, [pc, #48]	; (800ee7c <mem_malloc+0x114>)
 800ee4a:	f003 fc39 	bl	80126c0 <iprintf>
        return (u8_t *)mem + SIZEOF_STRUCT_MEM;
 800ee4e:	f104 0008 	add.w	r0, r4, #8
 800ee52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
          mem->used = 1;
 800ee56:	2301      	movs	r3, #1
 800ee58:	7123      	strb	r3, [r4, #4]
 800ee5a:	e7c7      	b.n	800edec <mem_malloc+0x84>
            cur = (struct mem *)(void *)&ram[cur->next];
 800ee5c:	881b      	ldrh	r3, [r3, #0]
 800ee5e:	4433      	add	r3, r6
 800ee60:	e7ca      	b.n	800edf8 <mem_malloc+0x90>
         ptr = ((struct mem *)(void *)&ram[ptr])->next) {
 800ee62:	4673      	mov	r3, lr
 800ee64:	e79a      	b.n	800ed9c <mem_malloc+0x34>
 800ee66:	bf00      	nop
 800ee68:	240001d8 	.word	0x240001d8
 800ee6c:	240001dc 	.word	0x240001dc
 800ee70:	240001e0 	.word	0x240001e0
 800ee74:	080140b3 	.word	0x080140b3
 800ee78:	080141aa 	.word	0x080141aa
 800ee7c:	08013496 	.word	0x08013496
 800ee80:	080141c3 	.word	0x080141c3
 800ee84:	080141f3 	.word	0x080141f3
 800ee88:	08014222 	.word	0x08014222

0800ee8c <do_memp_malloc_pool.isra.0>:
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}

static void*
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
 800ee8c:	b510      	push	{r4, lr}
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);

  memp = *desc->tab;
 800ee8e:	6804      	ldr	r4, [r0, #0]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 800ee90:	b154      	cbz	r4, 800eea8 <do_memp_malloc_pool.isra.0+0x1c>
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element_overflow(memp, desc);
    memp_overflow_check_element_underflow(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 800ee92:	6823      	ldr	r3, [r4, #0]
 800ee94:	6003      	str	r3, [r0, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 800ee96:	07a3      	lsls	r3, r4, #30
 800ee98:	d006      	beq.n	800eea8 <do_memp_malloc_pool.isra.0+0x1c>
 800ee9a:	4b04      	ldr	r3, [pc, #16]	; (800eeac <do_memp_malloc_pool.isra.0+0x20>)
 800ee9c:	f240 1249 	movw	r2, #329	; 0x149
 800eea0:	4903      	ldr	r1, [pc, #12]	; (800eeb0 <do_memp_malloc_pool.isra.0+0x24>)
 800eea2:	4804      	ldr	r0, [pc, #16]	; (800eeb4 <do_memp_malloc_pool.isra.0+0x28>)
 800eea4:	f003 fc0c 	bl	80126c0 <iprintf>
#endif
  }

  SYS_ARCH_UNPROTECT(old_level);
  return NULL;
}
 800eea8:	4620      	mov	r0, r4
 800eeaa:	bd10      	pop	{r4, pc}
 800eeac:	0801429c 	.word	0x0801429c
 800eeb0:	080142d2 	.word	0x080142d2
 800eeb4:	08013496 	.word	0x08013496

0800eeb8 <do_memp_free_pool.isra.1>:

  return memp;
}

static void
do_memp_free_pool(const struct memp_desc* desc, void *mem)
 800eeb8:	b538      	push	{r3, r4, r5, lr}
{
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 800eeba:	078b      	lsls	r3, r1, #30
do_memp_free_pool(const struct memp_desc* desc, void *mem)
 800eebc:	4605      	mov	r5, r0
 800eebe:	460c      	mov	r4, r1
  LWIP_ASSERT("memp_free: mem properly aligned",
 800eec0:	d006      	beq.n	800eed0 <do_memp_free_pool.isra.1+0x18>
 800eec2:	4b06      	ldr	r3, [pc, #24]	; (800eedc <do_memp_free_pool.isra.1+0x24>)
 800eec4:	f240 129d 	movw	r2, #413	; 0x19d
 800eec8:	4905      	ldr	r1, [pc, #20]	; (800eee0 <do_memp_free_pool.isra.1+0x28>)
 800eeca:	4806      	ldr	r0, [pc, #24]	; (800eee4 <do_memp_free_pool.isra.1+0x2c>)
 800eecc:	f003 fbf8 	bl	80126c0 <iprintf>
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 800eed0:	682b      	ldr	r3, [r5, #0]
 800eed2:	681a      	ldr	r2, [r3, #0]
 800eed4:	6022      	str	r2, [r4, #0]
  *desc->tab = memp;
 800eed6:	601c      	str	r4, [r3, #0]
 800eed8:	bd38      	pop	{r3, r4, r5, pc}
 800eeda:	bf00      	nop
 800eedc:	0801429c 	.word	0x0801429c
 800eee0:	0801427c 	.word	0x0801427c
 800eee4:	08013496 	.word	0x08013496

0800eee8 <memp_init_pool>:
  memp = (struct memp*)LWIP_MEM_ALIGN(desc->base);
 800eee8:	6843      	ldr	r3, [r0, #4]
  *desc->tab = NULL;
 800eeea:	2200      	movs	r2, #0
 800eeec:	6881      	ldr	r1, [r0, #8]
  memp = (struct memp*)LWIP_MEM_ALIGN(desc->base);
 800eeee:	3303      	adds	r3, #3
{
 800eef0:	b530      	push	{r4, r5, lr}
  memp = (struct memp*)LWIP_MEM_ALIGN(desc->base);
 800eef2:	f023 0303 	bic.w	r3, r3, #3
  for (i = 0; i < desc->num; ++i) {
 800eef6:	8844      	ldrh	r4, [r0, #2]
  *desc->tab = NULL;
 800eef8:	600a      	str	r2, [r1, #0]
  for (i = 0; i < desc->num; ++i) {
 800eefa:	42a2      	cmp	r2, r4
 800eefc:	db00      	blt.n	800ef00 <memp_init_pool+0x18>
}
 800eefe:	bd30      	pop	{r4, r5, pc}
    memp->next = *desc->tab;
 800ef00:	680d      	ldr	r5, [r1, #0]
  for (i = 0; i < desc->num; ++i) {
 800ef02:	3201      	adds	r2, #1
    memp->next = *desc->tab;
 800ef04:	601d      	str	r5, [r3, #0]
   memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 800ef06:	8805      	ldrh	r5, [r0, #0]
    *desc->tab = memp;
 800ef08:	600b      	str	r3, [r1, #0]
   memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 800ef0a:	442b      	add	r3, r5
 800ef0c:	e7f5      	b.n	800eefa <memp_init_pool+0x12>
	...

0800ef10 <memp_init>:
{
 800ef10:	b538      	push	{r3, r4, r5, lr}
 800ef12:	2400      	movs	r4, #0
    memp_init_pool(memp_pools[i]);
 800ef14:	4d04      	ldr	r5, [pc, #16]	; (800ef28 <memp_init+0x18>)
 800ef16:	f855 0024 	ldr.w	r0, [r5, r4, lsl #2]
 800ef1a:	3401      	adds	r4, #1
 800ef1c:	f7ff ffe4 	bl	800eee8 <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800ef20:	2c09      	cmp	r4, #9
 800ef22:	d1f8      	bne.n	800ef16 <memp_init+0x6>
}
 800ef24:	bd38      	pop	{r3, r4, r5, pc}
 800ef26:	bf00      	nop
 800ef28:	0801439c 	.word	0x0801439c

0800ef2c <memp_malloc>:
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 800ef2c:	2808      	cmp	r0, #8
{
 800ef2e:	b508      	push	{r3, lr}
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 800ef30:	d807      	bhi.n	800ef42 <memp_malloc+0x16>
  memp = do_memp_malloc_pool(memp_pools[type]);
 800ef32:	4b08      	ldr	r3, [pc, #32]	; (800ef54 <memp_malloc+0x28>)
 800ef34:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 800ef38:	6898      	ldr	r0, [r3, #8]
}
 800ef3a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  memp = do_memp_malloc_pool(memp_pools[type]);
 800ef3e:	f7ff bfa5 	b.w	800ee8c <do_memp_malloc_pool.isra.0>
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 800ef42:	4b05      	ldr	r3, [pc, #20]	; (800ef58 <memp_malloc+0x2c>)
 800ef44:	f240 1287 	movw	r2, #391	; 0x187
 800ef48:	4904      	ldr	r1, [pc, #16]	; (800ef5c <memp_malloc+0x30>)
 800ef4a:	4805      	ldr	r0, [pc, #20]	; (800ef60 <memp_malloc+0x34>)
 800ef4c:	f003 fbb8 	bl	80126c0 <iprintf>
}
 800ef50:	2000      	movs	r0, #0
 800ef52:	bd08      	pop	{r3, pc}
 800ef54:	0801439c 	.word	0x0801439c
 800ef58:	0801429c 	.word	0x0801429c
 800ef5c:	0801437f 	.word	0x0801437f
 800ef60:	08013496 	.word	0x08013496

0800ef64 <memp_free>:
{
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 800ef64:	2808      	cmp	r0, #8
 800ef66:	d906      	bls.n	800ef76 <memp_free+0x12>
 800ef68:	4b07      	ldr	r3, [pc, #28]	; (800ef88 <memp_free+0x24>)
 800ef6a:	f240 12db 	movw	r2, #475	; 0x1db
 800ef6e:	4907      	ldr	r1, [pc, #28]	; (800ef8c <memp_free+0x28>)
 800ef70:	4807      	ldr	r0, [pc, #28]	; (800ef90 <memp_free+0x2c>)
 800ef72:	f003 bba5 	b.w	80126c0 <iprintf>

  if (mem == NULL) {
 800ef76:	b129      	cbz	r1, 800ef84 <memp_free+0x20>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 800ef78:	4b06      	ldr	r3, [pc, #24]	; (800ef94 <memp_free+0x30>)
 800ef7a:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 800ef7e:	3008      	adds	r0, #8
 800ef80:	f7ff bf9a 	b.w	800eeb8 <do_memp_free_pool.isra.1>
 800ef84:	4770      	bx	lr
 800ef86:	bf00      	nop
 800ef88:	0801429c 	.word	0x0801429c
 800ef8c:	08014364 	.word	0x08014364
 800ef90:	08013496 	.word	0x08013496
 800ef94:	0801439c 	.word	0x0801439c

0800ef98 <netif_issue_reports.part.0>:
#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 800ef98:	f890 302f 	ldrb.w	r3, [r0, #47]	; 0x2f
netif_issue_reports(struct netif* netif, u8_t report_type)
 800ef9c:	4601      	mov	r1, r0
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 800ef9e:	071b      	lsls	r3, r3, #28
 800efa0:	d502      	bpl.n	800efa8 <netif_issue_reports.part.0+0x10>
      etharp_gratuitous(netif);
 800efa2:	3104      	adds	r1, #4
 800efa4:	f7fe bd1c 	b.w	800d9e0 <etharp_request>
 800efa8:	4770      	bx	lr

0800efaa <netif_init>:
{
 800efaa:	4770      	bx	lr

0800efac <netif_set_ipaddr>:
{
 800efac:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800efae:	4605      	mov	r5, r0
  *ip_2_ip4(&new_addr) = (ipaddr ? *ipaddr : *IP4_ADDR_ANY4);
 800efb0:	460c      	mov	r4, r1
 800efb2:	b1b9      	cbz	r1, 800efe4 <netif_set_ipaddr+0x38>
 800efb4:	680b      	ldr	r3, [r1, #0]
 800efb6:	9301      	str	r3, [sp, #4]
  if (ip4_addr_cmp(ip_2_ip4(&new_addr), netif_ip4_addr(netif)) == 0) {
 800efb8:	9a01      	ldr	r2, [sp, #4]
 800efba:	686b      	ldr	r3, [r5, #4]
 800efbc:	429a      	cmp	r2, r3
 800efbe:	d00f      	beq.n	800efe0 <netif_set_ipaddr+0x34>
    tcp_netif_ip_addr_changed(netif_ip_addr4(netif), &new_addr);
 800efc0:	1d2e      	adds	r6, r5, #4
 800efc2:	a901      	add	r1, sp, #4
 800efc4:	4630      	mov	r0, r6
 800efc6:	f001 f9c9 	bl	801035c <tcp_netif_ip_addr_changed>
    udp_netif_ip_addr_changed(netif_ip_addr4(netif), &new_addr);
 800efca:	a901      	add	r1, sp, #4
 800efcc:	4630      	mov	r0, r6
 800efce:	f003 fa25 	bl	801241c <udp_netif_ip_addr_changed>
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 800efd2:	b104      	cbz	r4, 800efd6 <netif_set_ipaddr+0x2a>
 800efd4:	6824      	ldr	r4, [r4, #0]
 800efd6:	606c      	str	r4, [r5, #4]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800efd8:	b114      	cbz	r4, 800efe0 <netif_set_ipaddr+0x34>
 800efda:	4628      	mov	r0, r5
 800efdc:	f7ff ffdc 	bl	800ef98 <netif_issue_reports.part.0>
}
 800efe0:	b002      	add	sp, #8
 800efe2:	bd70      	pop	{r4, r5, r6, pc}
  *ip_2_ip4(&new_addr) = (ipaddr ? *ipaddr : *IP4_ADDR_ANY4);
 800efe4:	4b01      	ldr	r3, [pc, #4]	; (800efec <netif_set_ipaddr+0x40>)
 800efe6:	681b      	ldr	r3, [r3, #0]
 800efe8:	e7e5      	b.n	800efb6 <netif_set_ipaddr+0xa>
 800efea:	bf00      	nop
 800efec:	08013f10 	.word	0x08013f10

0800eff0 <netif_set_addr>:
{
 800eff0:	b570      	push	{r4, r5, r6, lr}
 800eff2:	4606      	mov	r6, r0
 800eff4:	4615      	mov	r5, r2
 800eff6:	461c      	mov	r4, r3
  if (ip4_addr_isany(ipaddr)) {
 800eff8:	b109      	cbz	r1, 800effe <netif_set_addr+0xe>
 800effa:	680b      	ldr	r3, [r1, #0]
 800effc:	b94b      	cbnz	r3, 800f012 <netif_set_addr+0x22>
    netif_set_ipaddr(netif, ipaddr);
 800effe:	4630      	mov	r0, r6
 800f000:	f7ff ffd4 	bl	800efac <netif_set_ipaddr>
  ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 800f004:	b105      	cbz	r5, 800f008 <netif_set_addr+0x18>
 800f006:	682d      	ldr	r5, [r5, #0]
 800f008:	60b5      	str	r5, [r6, #8]
  ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 800f00a:	b104      	cbz	r4, 800f00e <netif_set_addr+0x1e>
 800f00c:	6824      	ldr	r4, [r4, #0]
 800f00e:	60f4      	str	r4, [r6, #12]
 800f010:	bd70      	pop	{r4, r5, r6, pc}
  ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 800f012:	b102      	cbz	r2, 800f016 <netif_set_addr+0x26>
 800f014:	6815      	ldr	r5, [r2, #0]
 800f016:	60b5      	str	r5, [r6, #8]
  ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 800f018:	b104      	cbz	r4, 800f01c <netif_set_addr+0x2c>
 800f01a:	6824      	ldr	r4, [r4, #0]
 800f01c:	60f4      	str	r4, [r6, #12]
    netif_set_ipaddr(netif, ipaddr);
 800f01e:	4630      	mov	r0, r6
}
 800f020:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    netif_set_ipaddr(netif, ipaddr);
 800f024:	f7ff bfc2 	b.w	800efac <netif_set_ipaddr>

0800f028 <netif_add>:
{
 800f028:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f02c:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800f02e:	4604      	mov	r4, r0
 800f030:	460f      	mov	r7, r1
 800f032:	4690      	mov	r8, r2
 800f034:	4699      	mov	r9, r3
  LWIP_ASSERT("No init function given", init != NULL);
 800f036:	b92e      	cbnz	r6, 800f044 <netif_add+0x1c>
 800f038:	4b15      	ldr	r3, [pc, #84]	; (800f090 <netif_add+0x68>)
 800f03a:	22fb      	movs	r2, #251	; 0xfb
 800f03c:	4915      	ldr	r1, [pc, #84]	; (800f094 <netif_add+0x6c>)
 800f03e:	4816      	ldr	r0, [pc, #88]	; (800f098 <netif_add+0x70>)
 800f040:	f003 fb3e 	bl	80126c0 <iprintf>
  netif->rs_count = LWIP_ND6_MAX_MULTICAST_SOLICIT;
 800f044:	2303      	movs	r3, #3
  netif->num = netif_num++;
 800f046:	4a15      	ldr	r2, [pc, #84]	; (800f09c <netif_add+0x74>)
  ip_addr_set_zero_ip4(&netif->ip_addr);
 800f048:	2500      	movs	r5, #0
  netif_set_addr(netif, ipaddr, netmask, gw);
 800f04a:	4620      	mov	r0, r4
  netif->rs_count = LWIP_ND6_MAX_MULTICAST_SOLICIT;
 800f04c:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
  netif->state = state;
 800f050:	9b08      	ldr	r3, [sp, #32]
  ip_addr_set_zero_ip4(&netif->ip_addr);
 800f052:	6065      	str	r5, [r4, #4]
  netif->state = state;
 800f054:	6223      	str	r3, [r4, #32]
  netif->num = netif_num++;
 800f056:	7813      	ldrb	r3, [r2, #0]
  ip_addr_set_zero_ip4(&netif->netmask);
 800f058:	60a5      	str	r5, [r4, #8]
  netif->num = netif_num++;
 800f05a:	1c59      	adds	r1, r3, #1
 800f05c:	f884 3032 	strb.w	r3, [r4, #50]	; 0x32
  netif->input = input;
 800f060:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  netif->num = netif_num++;
 800f062:	7011      	strb	r1, [r2, #0]
  netif_set_addr(netif, ipaddr, netmask, gw);
 800f064:	4642      	mov	r2, r8
  netif->input = input;
 800f066:	6123      	str	r3, [r4, #16]
  netif_set_addr(netif, ipaddr, netmask, gw);
 800f068:	4639      	mov	r1, r7
  ip_addr_set_zero_ip4(&netif->gw);
 800f06a:	60e5      	str	r5, [r4, #12]
  netif_set_addr(netif, ipaddr, netmask, gw);
 800f06c:	464b      	mov	r3, r9
  netif->flags = 0;
 800f06e:	f884 502f 	strb.w	r5, [r4, #47]	; 0x2f
  netif->link_callback = NULL;
 800f072:	61e5      	str	r5, [r4, #28]
  netif_set_addr(netif, ipaddr, netmask, gw);
 800f074:	f7ff ffbc 	bl	800eff0 <netif_set_addr>
  if (init(netif) != ERR_OK) {
 800f078:	4620      	mov	r0, r4
 800f07a:	47b0      	blx	r6
 800f07c:	b930      	cbnz	r0, 800f08c <netif_add+0x64>
  netif->next = netif_list;
 800f07e:	4b08      	ldr	r3, [pc, #32]	; (800f0a0 <netif_add+0x78>)
 800f080:	681a      	ldr	r2, [r3, #0]
 800f082:	6022      	str	r2, [r4, #0]
  netif_list = netif;
 800f084:	601c      	str	r4, [r3, #0]
}
 800f086:	4620      	mov	r0, r4
 800f088:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    return NULL;
 800f08c:	462c      	mov	r4, r5
 800f08e:	e7fa      	b.n	800f086 <netif_add+0x5e>
 800f090:	080143c0 	.word	0x080143c0
 800f094:	080143f7 	.word	0x080143f7
 800f098:	08013496 	.word	0x08013496
 800f09c:	24000208 	.word	0x24000208
 800f0a0:	24004ca4 	.word	0x24004ca4

0800f0a4 <netif_set_default>:
  netif_default = netif;
 800f0a4:	4b01      	ldr	r3, [pc, #4]	; (800f0ac <netif_set_default+0x8>)
 800f0a6:	6018      	str	r0, [r3, #0]
 800f0a8:	4770      	bx	lr
 800f0aa:	bf00      	nop
 800f0ac:	24004ca8 	.word	0x24004ca8

0800f0b0 <netif_set_up>:
  if (!(netif->flags & NETIF_FLAG_UP)) {
 800f0b0:	f890 202f 	ldrb.w	r2, [r0, #47]	; 0x2f
 800f0b4:	07d1      	lsls	r1, r2, #31
 800f0b6:	d409      	bmi.n	800f0cc <netif_set_up+0x1c>
    netif->flags |= NETIF_FLAG_UP;
 800f0b8:	f042 0101 	orr.w	r1, r2, #1
    if (netif->flags & NETIF_FLAG_LINK_UP) {
 800f0bc:	0752      	lsls	r2, r2, #29
    netif->flags |= NETIF_FLAG_UP;
 800f0be:	f880 102f 	strb.w	r1, [r0, #47]	; 0x2f
    if (netif->flags & NETIF_FLAG_LINK_UP) {
 800f0c2:	d503      	bpl.n	800f0cc <netif_set_up+0x1c>
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800f0c4:	6843      	ldr	r3, [r0, #4]
 800f0c6:	b10b      	cbz	r3, 800f0cc <netif_set_up+0x1c>
 800f0c8:	f7ff bf66 	b.w	800ef98 <netif_issue_reports.part.0>
 800f0cc:	4770      	bx	lr

0800f0ce <netif_set_down>:
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
  if (netif->flags & NETIF_FLAG_UP) {
 800f0ce:	f890 302f 	ldrb.w	r3, [r0, #47]	; 0x2f
 800f0d2:	07d9      	lsls	r1, r3, #31
 800f0d4:	d507      	bpl.n	800f0e6 <netif_set_down+0x18>
    netif->flags &= ~NETIF_FLAG_UP;
 800f0d6:	f023 0101 	bic.w	r1, r3, #1
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 800f0da:	071b      	lsls	r3, r3, #28
    netif->flags &= ~NETIF_FLAG_UP;
 800f0dc:	f880 102f 	strb.w	r1, [r0, #47]	; 0x2f
    if (netif->flags & NETIF_FLAG_ETHARP) {
 800f0e0:	d501      	bpl.n	800f0e6 <netif_set_down+0x18>
      etharp_cleanup_netif(netif);
 800f0e2:	f7fe bbcb 	b.w	800d87c <etharp_cleanup_netif>
 800f0e6:	4770      	bx	lr

0800f0e8 <netif_set_link_up>:
 * @ingroup netif
 * Called by a driver when its link goes up
 */
void
netif_set_link_up(struct netif *netif)
{
 800f0e8:	b510      	push	{r4, lr}
  if (!(netif->flags & NETIF_FLAG_LINK_UP)) {
 800f0ea:	f890 302f 	ldrb.w	r3, [r0, #47]	; 0x2f
{
 800f0ee:	4604      	mov	r4, r0
  if (!(netif->flags & NETIF_FLAG_LINK_UP)) {
 800f0f0:	075a      	lsls	r2, r3, #29
 800f0f2:	d40f      	bmi.n	800f114 <netif_set_link_up+0x2c>
    netif->flags |= NETIF_FLAG_LINK_UP;
 800f0f4:	f043 0204 	orr.w	r2, r3, #4

#if LWIP_AUTOIP
    autoip_network_changed(netif);
#endif /* LWIP_AUTOIP */

    if (netif->flags & NETIF_FLAG_UP) {
 800f0f8:	07db      	lsls	r3, r3, #31
    netif->flags |= NETIF_FLAG_LINK_UP;
 800f0fa:	f880 202f 	strb.w	r2, [r0, #47]	; 0x2f
    if (netif->flags & NETIF_FLAG_UP) {
 800f0fe:	d503      	bpl.n	800f108 <netif_set_link_up+0x20>
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800f100:	6843      	ldr	r3, [r0, #4]
 800f102:	b10b      	cbz	r3, 800f108 <netif_set_link_up+0x20>
 800f104:	f7ff ff48 	bl	800ef98 <netif_issue_reports.part.0>
      netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4|NETIF_REPORT_TYPE_IPV6);
    }
    NETIF_LINK_CALLBACK(netif);
 800f108:	69e3      	ldr	r3, [r4, #28]
 800f10a:	b11b      	cbz	r3, 800f114 <netif_set_link_up+0x2c>
 800f10c:	4620      	mov	r0, r4
  }
}
 800f10e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    NETIF_LINK_CALLBACK(netif);
 800f112:	4718      	bx	r3
 800f114:	bd10      	pop	{r4, pc}
	...

0800f118 <pbuf_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 800f118:	b538      	push	{r3, r4, r5, lr}
  u16_t type;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 800f11a:	4604      	mov	r4, r0
 800f11c:	2800      	cmp	r0, #0
 800f11e:	d12f      	bne.n	800f180 <pbuf_header_impl+0x68>
 800f120:	4b1f      	ldr	r3, [pc, #124]	; (800f1a0 <pbuf_header_impl+0x88>)
 800f122:	f240 223f 	movw	r2, #575	; 0x23f
 800f126:	491f      	ldr	r1, [pc, #124]	; (800f1a4 <pbuf_header_impl+0x8c>)
 800f128:	481f      	ldr	r0, [pc, #124]	; (800f1a8 <pbuf_header_impl+0x90>)
 800f12a:	f003 fac9 	bl	80126c0 <iprintf>
  p->tot_len += header_size_increment;

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_header: old %p new %p (%"S16_F")\n",
    (void *)payload, (void *)p->payload, header_size_increment));

  return 0;
 800f12e:	2000      	movs	r0, #0
 800f130:	bd38      	pop	{r3, r4, r5, pc}
    increment_magnitude = (u16_t)header_size_increment;
 800f132:	b288      	uxth	r0, r1
  type = p->type;
 800f134:	7b25      	ldrb	r5, [r4, #12]
  payload = p->payload;
 800f136:	6863      	ldr	r3, [r4, #4]
  if (type == PBUF_RAM || type == PBUF_POOL) {
 800f138:	b10d      	cbz	r5, 800f13e <pbuf_header_impl+0x26>
 800f13a:	2d03      	cmp	r5, #3
 800f13c:	d106      	bne.n	800f14c <pbuf_header_impl+0x34>
    p->payload = (u8_t *)p->payload - header_size_increment;
 800f13e:	1a5b      	subs	r3, r3, r1
    if ((u8_t *)p->payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 800f140:	f104 0210 	add.w	r2, r4, #16
 800f144:	4293      	cmp	r3, r2
 800f146:	d20a      	bcs.n	800f15e <pbuf_header_impl+0x46>
      return 1;
 800f148:	2001      	movs	r0, #1
 800f14a:	bd38      	pop	{r3, r4, r5, pc}
  } else if (type == PBUF_REF || type == PBUF_ROM) {
 800f14c:	3d01      	subs	r5, #1
 800f14e:	2d01      	cmp	r5, #1
 800f150:	d811      	bhi.n	800f176 <pbuf_header_impl+0x5e>
    if ((header_size_increment < 0) && (increment_magnitude <= p->len)) {
 800f152:	2900      	cmp	r1, #0
 800f154:	da0c      	bge.n	800f170 <pbuf_header_impl+0x58>
 800f156:	8962      	ldrh	r2, [r4, #10]
 800f158:	4282      	cmp	r2, r0
 800f15a:	d3f5      	bcc.n	800f148 <pbuf_header_impl+0x30>
      p->payload = (u8_t *)p->payload - header_size_increment;
 800f15c:	1a5b      	subs	r3, r3, r1
  p->len += header_size_increment;
 800f15e:	b289      	uxth	r1, r1
  p->tot_len += header_size_increment;
 800f160:	8920      	ldrh	r0, [r4, #8]
    p->payload = (u8_t *)p->payload - header_size_increment;
 800f162:	6063      	str	r3, [r4, #4]
  p->len += header_size_increment;
 800f164:	8963      	ldrh	r3, [r4, #10]
 800f166:	440b      	add	r3, r1
  p->tot_len += header_size_increment;
 800f168:	4401      	add	r1, r0
  p->len += header_size_increment;
 800f16a:	8163      	strh	r3, [r4, #10]
  p->tot_len += header_size_increment;
 800f16c:	8121      	strh	r1, [r4, #8]
 800f16e:	e7de      	b.n	800f12e <pbuf_header_impl+0x16>
    } else if ((header_size_increment > 0) && force) {
 800f170:	2a00      	cmp	r2, #0
 800f172:	d1f3      	bne.n	800f15c <pbuf_header_impl+0x44>
 800f174:	e7e8      	b.n	800f148 <pbuf_header_impl+0x30>
    LWIP_ASSERT("bad pbuf type", 0);
 800f176:	4b0a      	ldr	r3, [pc, #40]	; (800f1a0 <pbuf_header_impl+0x88>)
 800f178:	f240 2277 	movw	r2, #631	; 0x277
 800f17c:	490b      	ldr	r1, [pc, #44]	; (800f1ac <pbuf_header_impl+0x94>)
 800f17e:	e00b      	b.n	800f198 <pbuf_header_impl+0x80>
  if ((header_size_increment == 0) || (p == NULL)) {
 800f180:	2900      	cmp	r1, #0
 800f182:	d0d4      	beq.n	800f12e <pbuf_header_impl+0x16>
  if (header_size_increment < 0) {
 800f184:	dad5      	bge.n	800f132 <pbuf_header_impl+0x1a>
    increment_magnitude = (u16_t)-header_size_increment;
 800f186:	4248      	negs	r0, r1
    LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 800f188:	8963      	ldrh	r3, [r4, #10]
    increment_magnitude = (u16_t)-header_size_increment;
 800f18a:	b280      	uxth	r0, r0
    LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 800f18c:	4283      	cmp	r3, r0
 800f18e:	d2d1      	bcs.n	800f134 <pbuf_header_impl+0x1c>
 800f190:	4b03      	ldr	r3, [pc, #12]	; (800f1a0 <pbuf_header_impl+0x88>)
 800f192:	f240 2247 	movw	r2, #583	; 0x247
 800f196:	4906      	ldr	r1, [pc, #24]	; (800f1b0 <pbuf_header_impl+0x98>)
    LWIP_ASSERT("bad pbuf type", 0);
 800f198:	4803      	ldr	r0, [pc, #12]	; (800f1a8 <pbuf_header_impl+0x90>)
 800f19a:	f003 fa91 	bl	80126c0 <iprintf>
 800f19e:	e7d3      	b.n	800f148 <pbuf_header_impl+0x30>
 800f1a0:	08014673 	.word	0x08014673
 800f1a4:	080146e3 	.word	0x080146e3
 800f1a8:	08013496 	.word	0x08013496
 800f1ac:	080146c7 	.word	0x080146c7
 800f1b0:	080146a9 	.word	0x080146a9

0800f1b4 <pbuf_alloced_custom>:
{
 800f1b4:	b570      	push	{r4, r5, r6, lr}
 800f1b6:	9d04      	ldr	r5, [sp, #16]
  switch (l) {
 800f1b8:	2804      	cmp	r0, #4
 800f1ba:	d81e      	bhi.n	800f1fa <pbuf_alloced_custom+0x46>
 800f1bc:	e8df f000 	tbb	[pc, r0]
 800f1c0:	1b280326 	.word	0x1b280326
 800f1c4:	1b          	.byte	0x1b
 800f1c5:	00          	.byte	0x00
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN;
 800f1c6:	2422      	movs	r4, #34	; 0x22
  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 800f1c8:	3403      	adds	r4, #3
 800f1ca:	f8bd 0014 	ldrh.w	r0, [sp, #20]
 800f1ce:	f024 0403 	bic.w	r4, r4, #3
 800f1d2:	190e      	adds	r6, r1, r4
 800f1d4:	4286      	cmp	r6, r0
 800f1d6:	f04f 0000 	mov.w	r0, #0
 800f1da:	d80b      	bhi.n	800f1f4 <pbuf_alloced_custom+0x40>
  p->pbuf.next = NULL;
 800f1dc:	6018      	str	r0, [r3, #0]
  if (payload_mem != NULL) {
 800f1de:	b1cd      	cbz	r5, 800f214 <pbuf_alloced_custom+0x60>
    p->pbuf.payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 800f1e0:	442c      	add	r4, r5
 800f1e2:	605c      	str	r4, [r3, #4]
  p->pbuf.flags = PBUF_FLAG_IS_CUSTOM;
 800f1e4:	2002      	movs	r0, #2
  p->pbuf.type = type;
 800f1e6:	731a      	strb	r2, [r3, #12]
  p->pbuf.ref = 1;
 800f1e8:	2201      	movs	r2, #1
  p->pbuf.len = p->pbuf.tot_len = length;
 800f1ea:	8119      	strh	r1, [r3, #8]
  p->pbuf.flags = PBUF_FLAG_IS_CUSTOM;
 800f1ec:	7358      	strb	r0, [r3, #13]
  return &p->pbuf;
 800f1ee:	4618      	mov	r0, r3
  p->pbuf.len = p->pbuf.tot_len = length;
 800f1f0:	8159      	strh	r1, [r3, #10]
  p->pbuf.ref = 1;
 800f1f2:	81da      	strh	r2, [r3, #14]
}
 800f1f4:	bd70      	pop	{r4, r5, r6, pc}
    offset = 0;
 800f1f6:	2400      	movs	r4, #0
    break;
 800f1f8:	e7e6      	b.n	800f1c8 <pbuf_alloced_custom+0x14>
    LWIP_ASSERT("pbuf_alloced_custom: bad pbuf layer", 0);
 800f1fa:	4b07      	ldr	r3, [pc, #28]	; (800f218 <pbuf_alloced_custom+0x64>)
 800f1fc:	f240 12c5 	movw	r2, #453	; 0x1c5
 800f200:	4906      	ldr	r1, [pc, #24]	; (800f21c <pbuf_alloced_custom+0x68>)
 800f202:	4807      	ldr	r0, [pc, #28]	; (800f220 <pbuf_alloced_custom+0x6c>)
 800f204:	f003 fa5c 	bl	80126c0 <iprintf>
    return NULL;
 800f208:	2000      	movs	r0, #0
 800f20a:	bd70      	pop	{r4, r5, r6, pc}
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN + PBUF_TRANSPORT_HLEN;
 800f20c:	2436      	movs	r4, #54	; 0x36
 800f20e:	e7db      	b.n	800f1c8 <pbuf_alloced_custom+0x14>
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN;
 800f210:	240e      	movs	r4, #14
 800f212:	e7d9      	b.n	800f1c8 <pbuf_alloced_custom+0x14>
    p->pbuf.payload = NULL;
 800f214:	605d      	str	r5, [r3, #4]
 800f216:	e7e5      	b.n	800f1e4 <pbuf_alloced_custom+0x30>
 800f218:	08014673 	.word	0x08014673
 800f21c:	080144b6 	.word	0x080144b6
 800f220:	08013496 	.word	0x08013496

0800f224 <pbuf_header>:
 *
 */
u8_t
pbuf_header(struct pbuf *p, s16_t header_size_increment)
{
   return pbuf_header_impl(p, header_size_increment, 0);
 800f224:	2200      	movs	r2, #0
 800f226:	f7ff bf77 	b.w	800f118 <pbuf_header_impl>

0800f22a <pbuf_header_force>:
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
   return pbuf_header_impl(p, header_size_increment, 1);
 800f22a:	2201      	movs	r2, #1
 800f22c:	f7ff bf74 	b.w	800f118 <pbuf_header_impl>

0800f230 <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 800f230:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  u16_t type;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 800f234:	4604      	mov	r4, r0
 800f236:	b950      	cbnz	r0, 800f24e <pbuf_free+0x1e>
    LWIP_ASSERT("p != NULL", p != NULL);
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
      ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 800f238:	4626      	mov	r6, r4
    LWIP_ASSERT("p != NULL", p != NULL);
 800f23a:	4b28      	ldr	r3, [pc, #160]	; (800f2dc <pbuf_free+0xac>)
 800f23c:	f240 22d2 	movw	r2, #722	; 0x2d2
 800f240:	4927      	ldr	r1, [pc, #156]	; (800f2e0 <pbuf_free+0xb0>)
 800f242:	4828      	ldr	r0, [pc, #160]	; (800f2e4 <pbuf_free+0xb4>)
 800f244:	f003 fa3c 	bl	80126c0 <iprintf>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
}
 800f248:	4630      	mov	r0, r6
 800f24a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  LWIP_ASSERT("pbuf_free: sane type",
 800f24e:	7b03      	ldrb	r3, [r0, #12]
 800f250:	2b03      	cmp	r3, #3
 800f252:	d906      	bls.n	800f262 <pbuf_free+0x32>
 800f254:	4b21      	ldr	r3, [pc, #132]	; (800f2dc <pbuf_free+0xac>)
 800f256:	f240 22de 	movw	r2, #734	; 0x2de
 800f25a:	4923      	ldr	r1, [pc, #140]	; (800f2e8 <pbuf_free+0xb8>)
 800f25c:	4821      	ldr	r0, [pc, #132]	; (800f2e4 <pbuf_free+0xb4>)
 800f25e:	f003 fa2f 	bl	80126c0 <iprintf>
{
 800f262:	2500      	movs	r5, #0
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 800f264:	4f1d      	ldr	r7, [pc, #116]	; (800f2dc <pbuf_free+0xac>)
 800f266:	f8df 9088 	ldr.w	r9, [pc, #136]	; 800f2f0 <pbuf_free+0xc0>
 800f26a:	f8df 8078 	ldr.w	r8, [pc, #120]	; 800f2e4 <pbuf_free+0xb4>
 800f26e:	b2ee      	uxtb	r6, r5
  while (p != NULL) {
 800f270:	2c00      	cmp	r4, #0
 800f272:	d0e9      	beq.n	800f248 <pbuf_free+0x18>
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 800f274:	89e3      	ldrh	r3, [r4, #14]
 800f276:	b933      	cbnz	r3, 800f286 <pbuf_free+0x56>
 800f278:	463b      	mov	r3, r7
 800f27a:	f240 22eb 	movw	r2, #747	; 0x2eb
 800f27e:	4649      	mov	r1, r9
 800f280:	4640      	mov	r0, r8
 800f282:	f003 fa1d 	bl	80126c0 <iprintf>
    ref = --(p->ref);
 800f286:	89e3      	ldrh	r3, [r4, #14]
 800f288:	3b01      	subs	r3, #1
 800f28a:	b29b      	uxth	r3, r3
 800f28c:	81e3      	strh	r3, [r4, #14]
    if (ref == 0) {
 800f28e:	2b00      	cmp	r3, #0
 800f290:	d1da      	bne.n	800f248 <pbuf_free+0x18>
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 800f292:	7b63      	ldrb	r3, [r4, #13]
      q = p->next;
 800f294:	6826      	ldr	r6, [r4, #0]
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 800f296:	079b      	lsls	r3, r3, #30
 800f298:	d50e      	bpl.n	800f2b8 <pbuf_free+0x88>
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 800f29a:	6923      	ldr	r3, [r4, #16]
 800f29c:	b933      	cbnz	r3, 800f2ac <pbuf_free+0x7c>
 800f29e:	463b      	mov	r3, r7
 800f2a0:	f240 22f9 	movw	r2, #761	; 0x2f9
 800f2a4:	4911      	ldr	r1, [pc, #68]	; (800f2ec <pbuf_free+0xbc>)
 800f2a6:	4640      	mov	r0, r8
 800f2a8:	f003 fa0a 	bl	80126c0 <iprintf>
        pc->custom_free_function(p);
 800f2ac:	6923      	ldr	r3, [r4, #16]
 800f2ae:	4620      	mov	r0, r4
 800f2b0:	4798      	blx	r3
 800f2b2:	3501      	adds	r5, #1
      p = q;
 800f2b4:	4634      	mov	r4, r6
 800f2b6:	e7da      	b.n	800f26e <pbuf_free+0x3e>
      type = p->type;
 800f2b8:	7b23      	ldrb	r3, [r4, #12]
        if (type == PBUF_POOL) {
 800f2ba:	2b03      	cmp	r3, #3
 800f2bc:	d104      	bne.n	800f2c8 <pbuf_free+0x98>
          memp_free(MEMP_PBUF_POOL, p);
 800f2be:	4621      	mov	r1, r4
 800f2c0:	2008      	movs	r0, #8
          memp_free(MEMP_PBUF, p);
 800f2c2:	f7ff fe4f 	bl	800ef64 <memp_free>
 800f2c6:	e7f4      	b.n	800f2b2 <pbuf_free+0x82>
        } else if (type == PBUF_ROM || type == PBUF_REF) {
 800f2c8:	3b01      	subs	r3, #1
 800f2ca:	2b01      	cmp	r3, #1
 800f2cc:	d802      	bhi.n	800f2d4 <pbuf_free+0xa4>
          memp_free(MEMP_PBUF, p);
 800f2ce:	4621      	mov	r1, r4
 800f2d0:	2007      	movs	r0, #7
 800f2d2:	e7f6      	b.n	800f2c2 <pbuf_free+0x92>
          mem_free(p);
 800f2d4:	4620      	mov	r0, r4
 800f2d6:	f7ff fc25 	bl	800eb24 <mem_free>
 800f2da:	e7ea      	b.n	800f2b2 <pbuf_free+0x82>
 800f2dc:	08014673 	.word	0x08014673
 800f2e0:	080146e3 	.word	0x080146e3
 800f2e4:	08013496 	.word	0x08013496
 800f2e8:	08014627 	.word	0x08014627
 800f2ec:	08014652 	.word	0x08014652
 800f2f0:	0801463c 	.word	0x0801463c

0800f2f4 <pbuf_alloc>:
{
 800f2f4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f2f8:	460e      	mov	r6, r1
 800f2fa:	4617      	mov	r7, r2
  switch (layer) {
 800f2fc:	2804      	cmp	r0, #4
 800f2fe:	d80e      	bhi.n	800f31e <pbuf_alloc+0x2a>
 800f300:	e8df f000 	tbb	[pc, r0]
 800f304:	0b170315 	.word	0x0b170315
 800f308:	0b          	.byte	0x0b
 800f309:	00          	.byte	0x00
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN;
 800f30a:	2522      	movs	r5, #34	; 0x22
  switch (type) {
 800f30c:	2f03      	cmp	r7, #3
 800f30e:	f200 80bb 	bhi.w	800f488 <pbuf_alloc+0x194>
 800f312:	e8df f007 	tbb	[pc, r7]
 800f316:	ac91      	.short	0xac91
 800f318:	10ac      	.short	0x10ac
    offset = 0;
 800f31a:	2500      	movs	r5, #0
    break;
 800f31c:	e7f6      	b.n	800f30c <pbuf_alloc+0x18>
    LWIP_ASSERT("pbuf_alloc: bad pbuf layer", 0);
 800f31e:	4b5d      	ldr	r3, [pc, #372]	; (800f494 <pbuf_alloc+0x1a0>)
 800f320:	f44f 728b 	mov.w	r2, #278	; 0x116
 800f324:	495c      	ldr	r1, [pc, #368]	; (800f498 <pbuf_alloc+0x1a4>)
    LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 800f326:	485d      	ldr	r0, [pc, #372]	; (800f49c <pbuf_alloc+0x1a8>)
 800f328:	f003 f9ca 	bl	80126c0 <iprintf>
 800f32c:	e04a      	b.n	800f3c4 <pbuf_alloc+0xd0>
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN + PBUF_TRANSPORT_HLEN;
 800f32e:	2536      	movs	r5, #54	; 0x36
 800f330:	e7ec      	b.n	800f30c <pbuf_alloc+0x18>
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN;
 800f332:	250e      	movs	r5, #14
 800f334:	e7ea      	b.n	800f30c <pbuf_alloc+0x18>
    p = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 800f336:	2008      	movs	r0, #8
 800f338:	f7ff fdf8 	bl	800ef2c <memp_malloc>
    if (p == NULL) {
 800f33c:	4604      	mov	r4, r0
 800f33e:	b928      	cbnz	r0, 800f34c <pbuf_alloc+0x58>
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 1);
 800f340:	2201      	movs	r2, #1
 800f342:	4b57      	ldr	r3, [pc, #348]	; (800f4a0 <pbuf_alloc+0x1ac>)
 800f344:	701a      	strb	r2, [r3, #0]
}
 800f346:	4620      	mov	r0, r4
 800f348:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    p->type = type;
 800f34c:	2303      	movs	r3, #3
    LWIP_ASSERT("check p->payload + p->len does not overflow pbuf",
 800f34e:	f500 7718 	add.w	r7, r0, #608	; 0x260
    p->tot_len = length;
 800f352:	8106      	strh	r6, [r0, #8]
    p->type = type;
 800f354:	7303      	strb	r3, [r0, #12]
    p->next = NULL;
 800f356:	2300      	movs	r3, #0
 800f358:	6003      	str	r3, [r0, #0]
    p->payload = LWIP_MEM_ALIGN((void *)((u8_t *)p + (SIZEOF_STRUCT_PBUF + offset)));
 800f35a:	1943      	adds	r3, r0, r5
    p->len = LWIP_MIN(length, PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset));
 800f35c:	3503      	adds	r5, #3
    p->payload = LWIP_MEM_ALIGN((void *)((u8_t *)p + (SIZEOF_STRUCT_PBUF + offset)));
 800f35e:	3313      	adds	r3, #19
    p->len = LWIP_MIN(length, PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset));
 800f360:	f025 0503 	bic.w	r5, r5, #3
    p->payload = LWIP_MEM_ALIGN((void *)((u8_t *)p + (SIZEOF_STRUCT_PBUF + offset)));
 800f364:	f023 0303 	bic.w	r3, r3, #3
    p->len = LWIP_MIN(length, PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset));
 800f368:	f5c5 7514 	rsb	r5, r5, #592	; 0x250
    p->payload = LWIP_MEM_ALIGN((void *)((u8_t *)p + (SIZEOF_STRUCT_PBUF + offset)));
 800f36c:	6043      	str	r3, [r0, #4]
    p->len = LWIP_MIN(length, PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset));
 800f36e:	42b5      	cmp	r5, r6
 800f370:	bf28      	it	cs
 800f372:	4635      	movcs	r5, r6
    LWIP_ASSERT("check p->payload + p->len does not overflow pbuf",
 800f374:	442b      	add	r3, r5
    p->len = LWIP_MIN(length, PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset));
 800f376:	8145      	strh	r5, [r0, #10]
    LWIP_ASSERT("check p->payload + p->len does not overflow pbuf",
 800f378:	429f      	cmp	r7, r3
 800f37a:	d206      	bcs.n	800f38a <pbuf_alloc+0x96>
 800f37c:	4b45      	ldr	r3, [pc, #276]	; (800f494 <pbuf_alloc+0x1a0>)
 800f37e:	f44f 7298 	mov.w	r2, #304	; 0x130
 800f382:	4948      	ldr	r1, [pc, #288]	; (800f4a4 <pbuf_alloc+0x1b0>)
 800f384:	4845      	ldr	r0, [pc, #276]	; (800f49c <pbuf_alloc+0x1a8>)
 800f386:	f003 f99b 	bl	80126c0 <iprintf>
    p->ref = 1;
 800f38a:	2301      	movs	r3, #1
    while (rem_len > 0) {
 800f38c:	46a3      	mov	fp, r4
      LWIP_ASSERT("rem_len < max_u16_t", rem_len < 0xffff);
 800f38e:	f8df 8104 	ldr.w	r8, [pc, #260]	; 800f494 <pbuf_alloc+0x1a0>
    p->ref = 1;
 800f392:	81e3      	strh	r3, [r4, #14]
    rem_len = length - p->len;
 800f394:	8963      	ldrh	r3, [r4, #10]
      LWIP_ASSERT("rem_len < max_u16_t", rem_len < 0xffff);
 800f396:	f8df a118 	ldr.w	sl, [pc, #280]	; 800f4b0 <pbuf_alloc+0x1bc>
    rem_len = length - p->len;
 800f39a:	1af6      	subs	r6, r6, r3
      LWIP_ASSERT("rem_len < max_u16_t", rem_len < 0xffff);
 800f39c:	f8df 90fc 	ldr.w	r9, [pc, #252]	; 800f49c <pbuf_alloc+0x1a8>
    while (rem_len > 0) {
 800f3a0:	2e00      	cmp	r6, #0
 800f3a2:	dc04      	bgt.n	800f3ae <pbuf_alloc+0xba>
  p->ref = 1;
 800f3a4:	2301      	movs	r3, #1
 800f3a6:	81e3      	strh	r3, [r4, #14]
  p->flags = 0;
 800f3a8:	2300      	movs	r3, #0
 800f3aa:	7363      	strb	r3, [r4, #13]
  return p;
 800f3ac:	e7cb      	b.n	800f346 <pbuf_alloc+0x52>
      q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 800f3ae:	2008      	movs	r0, #8
 800f3b0:	f7ff fdbc 	bl	800ef2c <memp_malloc>
      if (q == NULL) {
 800f3b4:	4605      	mov	r5, r0
 800f3b6:	b938      	cbnz	r0, 800f3c8 <pbuf_alloc+0xd4>
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 1);
 800f3b8:	2201      	movs	r2, #1
 800f3ba:	4b39      	ldr	r3, [pc, #228]	; (800f4a0 <pbuf_alloc+0x1ac>)
        pbuf_free(p);
 800f3bc:	4620      	mov	r0, r4
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 1);
 800f3be:	701a      	strb	r2, [r3, #0]
        pbuf_free(p);
 800f3c0:	f7ff ff36 	bl	800f230 <pbuf_free>
    return NULL;
 800f3c4:	2400      	movs	r4, #0
 800f3c6:	e7be      	b.n	800f346 <pbuf_alloc+0x52>
      q->type = type;
 800f3c8:	2303      	movs	r3, #3
 800f3ca:	7303      	strb	r3, [r0, #12]
      q->flags = 0;
 800f3cc:	2300      	movs	r3, #0
 800f3ce:	7343      	strb	r3, [r0, #13]
      q->next = NULL;
 800f3d0:	6003      	str	r3, [r0, #0]
      LWIP_ASSERT("rem_len < max_u16_t", rem_len < 0xffff);
 800f3d2:	f64f 73ff 	movw	r3, #65535	; 0xffff
      r->next = q;
 800f3d6:	f8cb 0000 	str.w	r0, [fp]
      LWIP_ASSERT("rem_len < max_u16_t", rem_len < 0xffff);
 800f3da:	429e      	cmp	r6, r3
 800f3dc:	d106      	bne.n	800f3ec <pbuf_alloc+0xf8>
 800f3de:	4643      	mov	r3, r8
 800f3e0:	f44f 72a6 	mov.w	r2, #332	; 0x14c
 800f3e4:	4651      	mov	r1, sl
 800f3e6:	4648      	mov	r0, r9
 800f3e8:	f003 f96a 	bl	80126c0 <iprintf>
      q->tot_len = (u16_t)rem_len;
 800f3ec:	b2b3      	uxth	r3, r6
      q->len = LWIP_MIN((u16_t)rem_len, PBUF_POOL_BUFSIZE_ALIGNED);
 800f3ee:	f5b3 7f14 	cmp.w	r3, #592	; 0x250
      q->tot_len = (u16_t)rem_len;
 800f3f2:	812b      	strh	r3, [r5, #8]
      q->len = LWIP_MIN((u16_t)rem_len, PBUF_POOL_BUFSIZE_ALIGNED);
 800f3f4:	bf28      	it	cs
 800f3f6:	f44f 7314 	movcs.w	r3, #592	; 0x250
 800f3fa:	816b      	strh	r3, [r5, #10]
      q->payload = (void *)((u8_t *)q + SIZEOF_STRUCT_PBUF);
 800f3fc:	f105 0310 	add.w	r3, r5, #16
 800f400:	606b      	str	r3, [r5, #4]
      LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 800f402:	079b      	lsls	r3, r3, #30
 800f404:	d006      	beq.n	800f414 <pbuf_alloc+0x120>
 800f406:	4643      	mov	r3, r8
 800f408:	f44f 72a9 	mov.w	r2, #338	; 0x152
 800f40c:	4926      	ldr	r1, [pc, #152]	; (800f4a8 <pbuf_alloc+0x1b4>)
 800f40e:	4648      	mov	r0, r9
 800f410:	f003 f956 	bl	80126c0 <iprintf>
      LWIP_ASSERT("check p->payload + p->len does not overflow pbuf",
 800f414:	8962      	ldrh	r2, [r4, #10]
 800f416:	6863      	ldr	r3, [r4, #4]
 800f418:	4413      	add	r3, r2
 800f41a:	429f      	cmp	r7, r3
 800f41c:	d206      	bcs.n	800f42c <pbuf_alloc+0x138>
 800f41e:	4643      	mov	r3, r8
 800f420:	f240 1255 	movw	r2, #341	; 0x155
 800f424:	491f      	ldr	r1, [pc, #124]	; (800f4a4 <pbuf_alloc+0x1b0>)
 800f426:	4648      	mov	r0, r9
 800f428:	f003 f94a 	bl	80126c0 <iprintf>
      q->ref = 1;
 800f42c:	2301      	movs	r3, #1
      rem_len -= q->len;
 800f42e:	46ab      	mov	fp, r5
      q->ref = 1;
 800f430:	81eb      	strh	r3, [r5, #14]
      rem_len -= q->len;
 800f432:	896b      	ldrh	r3, [r5, #10]
 800f434:	1af6      	subs	r6, r6, r3
 800f436:	e7b3      	b.n	800f3a0 <pbuf_alloc+0xac>
      mem_size_t alloc_len = LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF + offset) + LWIP_MEM_ALIGN_SIZE(length);
 800f438:	f105 0013 	add.w	r0, r5, #19
 800f43c:	1cf3      	adds	r3, r6, #3
 800f43e:	f020 0003 	bic.w	r0, r0, #3
 800f442:	f023 0303 	bic.w	r3, r3, #3
 800f446:	4418      	add	r0, r3
 800f448:	b280      	uxth	r0, r0
      if (alloc_len < LWIP_MEM_ALIGN_SIZE(length)) {
 800f44a:	4298      	cmp	r0, r3
 800f44c:	d3ba      	bcc.n	800f3c4 <pbuf_alloc+0xd0>
      p = (struct pbuf*)mem_malloc(alloc_len);
 800f44e:	f7ff fc8b 	bl	800ed68 <mem_malloc>
    if (p == NULL) {
 800f452:	4604      	mov	r4, r0
 800f454:	2800      	cmp	r0, #0
 800f456:	d0b5      	beq.n	800f3c4 <pbuf_alloc+0xd0>
    p->payload = LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset));
 800f458:	4405      	add	r5, r0
    p->next = NULL;
 800f45a:	2300      	movs	r3, #0
    p->len = p->tot_len = length;
 800f45c:	8106      	strh	r6, [r0, #8]
    p->payload = LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset));
 800f45e:	3513      	adds	r5, #19
    p->len = p->tot_len = length;
 800f460:	8146      	strh	r6, [r0, #10]
    p->next = NULL;
 800f462:	6003      	str	r3, [r0, #0]
    p->payload = LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset));
 800f464:	f025 0503 	bic.w	r5, r5, #3
    p->type = type;
 800f468:	7303      	strb	r3, [r0, #12]
    p->payload = LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset));
 800f46a:	6045      	str	r5, [r0, #4]
 800f46c:	e79a      	b.n	800f3a4 <pbuf_alloc+0xb0>
    p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 800f46e:	2007      	movs	r0, #7
 800f470:	f7ff fd5c 	bl	800ef2c <memp_malloc>
    if (p == NULL) {
 800f474:	4604      	mov	r4, r0
 800f476:	2800      	cmp	r0, #0
 800f478:	d0a4      	beq.n	800f3c4 <pbuf_alloc+0xd0>
    p->payload = NULL;
 800f47a:	2300      	movs	r3, #0
    p->len = p->tot_len = length;
 800f47c:	8106      	strh	r6, [r0, #8]
 800f47e:	8146      	strh	r6, [r0, #10]
    p->payload = NULL;
 800f480:	6043      	str	r3, [r0, #4]
    p->next = NULL;
 800f482:	6003      	str	r3, [r0, #0]
    p->type = type;
 800f484:	7307      	strb	r7, [r0, #12]
    break;
 800f486:	e78d      	b.n	800f3a4 <pbuf_alloc+0xb0>
    LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 800f488:	4b02      	ldr	r3, [pc, #8]	; (800f494 <pbuf_alloc+0x1a0>)
 800f48a:	f44f 72c6 	mov.w	r2, #396	; 0x18c
 800f48e:	4907      	ldr	r1, [pc, #28]	; (800f4ac <pbuf_alloc+0x1b8>)
 800f490:	e749      	b.n	800f326 <pbuf_alloc+0x32>
 800f492:	bf00      	nop
 800f494:	08014673 	.word	0x08014673
 800f498:	0801440e 	.word	0x0801440e
 800f49c:	08013496 	.word	0x08013496
 800f4a0:	24004cac 	.word	0x24004cac
 800f4a4:	08014429 	.word	0x08014429
 800f4a8:	0801446e 	.word	0x0801446e
 800f4ac:	0801449b 	.word	0x0801449b
 800f4b0:	0801445a 	.word	0x0801445a

0800f4b4 <pbuf_realloc>:
{
 800f4b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f4b8:	460d      	mov	r5, r1
  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 800f4ba:	4604      	mov	r4, r0
 800f4bc:	b930      	cbnz	r0, 800f4cc <pbuf_realloc+0x18>
 800f4be:	4b2e      	ldr	r3, [pc, #184]	; (800f578 <pbuf_realloc+0xc4>)
 800f4c0:	f240 12f3 	movw	r2, #499	; 0x1f3
 800f4c4:	492d      	ldr	r1, [pc, #180]	; (800f57c <pbuf_realloc+0xc8>)
 800f4c6:	482e      	ldr	r0, [pc, #184]	; (800f580 <pbuf_realloc+0xcc>)
 800f4c8:	f003 f8fa 	bl	80126c0 <iprintf>
  LWIP_ASSERT("pbuf_realloc: sane p->type", p->type == PBUF_POOL ||
 800f4cc:	7b23      	ldrb	r3, [r4, #12]
 800f4ce:	2b03      	cmp	r3, #3
 800f4d0:	d906      	bls.n	800f4e0 <pbuf_realloc+0x2c>
 800f4d2:	4b29      	ldr	r3, [pc, #164]	; (800f578 <pbuf_realloc+0xc4>)
 800f4d4:	f240 12f7 	movw	r2, #503	; 0x1f7
 800f4d8:	492a      	ldr	r1, [pc, #168]	; (800f584 <pbuf_realloc+0xd0>)
 800f4da:	4829      	ldr	r0, [pc, #164]	; (800f580 <pbuf_realloc+0xcc>)
 800f4dc:	f003 f8f0 	bl	80126c0 <iprintf>
  if (new_len >= p->tot_len) {
 800f4e0:	8926      	ldrh	r6, [r4, #8]
 800f4e2:	42ae      	cmp	r6, r5
 800f4e4:	d945      	bls.n	800f572 <pbuf_realloc+0xbe>
  grow = new_len - p->tot_len;
 800f4e6:	1bae      	subs	r6, r5, r6
    LWIP_ASSERT("grow < max_u16_t", grow < 0xffff);
 800f4e8:	4f23      	ldr	r7, [pc, #140]	; (800f578 <pbuf_realloc+0xc4>)
 800f4ea:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 800f590 <pbuf_realloc+0xdc>
 800f4ee:	f8df 8090 	ldr.w	r8, [pc, #144]	; 800f580 <pbuf_realloc+0xcc>
  while (rem_len > q->len) {
 800f4f2:	8963      	ldrh	r3, [r4, #10]
 800f4f4:	429d      	cmp	r5, r3
 800f4f6:	d819      	bhi.n	800f52c <pbuf_realloc+0x78>
  if ((q->type == PBUF_RAM) && (rem_len != q->len)
 800f4f8:	7b22      	ldrb	r2, [r4, #12]
 800f4fa:	2a00      	cmp	r2, #0
 800f4fc:	d131      	bne.n	800f562 <pbuf_realloc+0xae>
 800f4fe:	429d      	cmp	r5, r3
 800f500:	d02f      	beq.n	800f562 <pbuf_realloc+0xae>
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 800f502:	7b63      	ldrb	r3, [r4, #13]
 800f504:	079b      	lsls	r3, r3, #30
 800f506:	d42c      	bmi.n	800f562 <pbuf_realloc+0xae>
    q = (struct pbuf *)mem_trim(q, (u16_t)((u8_t *)q->payload - (u8_t *)q) + rem_len);
 800f508:	6861      	ldr	r1, [r4, #4]
 800f50a:	4620      	mov	r0, r4
 800f50c:	1b09      	subs	r1, r1, r4
 800f50e:	4429      	add	r1, r5
 800f510:	b289      	uxth	r1, r1
 800f512:	f7ff fbb1 	bl	800ec78 <mem_trim>
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 800f516:	4604      	mov	r4, r0
 800f518:	bb18      	cbnz	r0, 800f562 <pbuf_realloc+0xae>
 800f51a:	4b17      	ldr	r3, [pc, #92]	; (800f578 <pbuf_realloc+0xc4>)
 800f51c:	f240 221d 	movw	r2, #541	; 0x21d
 800f520:	4919      	ldr	r1, [pc, #100]	; (800f588 <pbuf_realloc+0xd4>)
 800f522:	4817      	ldr	r0, [pc, #92]	; (800f580 <pbuf_realloc+0xcc>)
 800f524:	f003 f8cc 	bl	80126c0 <iprintf>
  q->len = rem_len;
 800f528:	8164      	strh	r4, [r4, #10]
 800f52a:	deff      	udf	#255	; 0xff
    rem_len -= q->len;
 800f52c:	1aed      	subs	r5, r5, r3
    LWIP_ASSERT("grow < max_u16_t", grow < 0xffff);
 800f52e:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 800f532:	429e      	cmp	r6, r3
    rem_len -= q->len;
 800f534:	b2ad      	uxth	r5, r5
    LWIP_ASSERT("grow < max_u16_t", grow < 0xffff);
 800f536:	dd06      	ble.n	800f546 <pbuf_realloc+0x92>
 800f538:	463b      	mov	r3, r7
 800f53a:	f240 220b 	movw	r2, #523	; 0x20b
 800f53e:	4649      	mov	r1, r9
 800f540:	4640      	mov	r0, r8
 800f542:	f003 f8bd 	bl	80126c0 <iprintf>
    q->tot_len += (u16_t)grow;
 800f546:	8923      	ldrh	r3, [r4, #8]
 800f548:	4433      	add	r3, r6
 800f54a:	8123      	strh	r3, [r4, #8]
    q = q->next;
 800f54c:	6824      	ldr	r4, [r4, #0]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 800f54e:	2c00      	cmp	r4, #0
 800f550:	d1cf      	bne.n	800f4f2 <pbuf_realloc+0x3e>
 800f552:	463b      	mov	r3, r7
 800f554:	f240 220f 	movw	r2, #527	; 0x20f
 800f558:	490c      	ldr	r1, [pc, #48]	; (800f58c <pbuf_realloc+0xd8>)
 800f55a:	4640      	mov	r0, r8
 800f55c:	f003 f8b0 	bl	80126c0 <iprintf>
 800f560:	e7c7      	b.n	800f4f2 <pbuf_realloc+0x3e>
  if (q->next != NULL) {
 800f562:	6820      	ldr	r0, [r4, #0]
  q->len = rem_len;
 800f564:	8165      	strh	r5, [r4, #10]
  q->tot_len = q->len;
 800f566:	8125      	strh	r5, [r4, #8]
  if (q->next != NULL) {
 800f568:	b108      	cbz	r0, 800f56e <pbuf_realloc+0xba>
    pbuf_free(q->next);
 800f56a:	f7ff fe61 	bl	800f230 <pbuf_free>
  q->next = NULL;
 800f56e:	2300      	movs	r3, #0
 800f570:	6023      	str	r3, [r4, #0]
 800f572:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f576:	bf00      	nop
 800f578:	08014673 	.word	0x08014673
 800f57c:	080146d5 	.word	0x080146d5
 800f580:	08013496 	.word	0x08013496
 800f584:	080146ed 	.word	0x080146ed
 800f588:	08014731 	.word	0x08014731
 800f58c:	08014719 	.word	0x08014719
 800f590:	08014708 	.word	0x08014708

0800f594 <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 800f594:	4603      	mov	r3, r0
  u16_t len;

  len = 0;
  while (p != NULL) {
 800f596:	2200      	movs	r2, #0
 800f598:	b290      	uxth	r0, r2
 800f59a:	3201      	adds	r2, #1
 800f59c:	b903      	cbnz	r3, 800f5a0 <pbuf_clen+0xc>
    ++len;
    p = p->next;
  }
  return len;
}
 800f59e:	4770      	bx	lr
    p = p->next;
 800f5a0:	681b      	ldr	r3, [r3, #0]
 800f5a2:	e7f9      	b.n	800f598 <pbuf_clen+0x4>

0800f5a4 <pbuf_ref>:
 */
void
pbuf_ref(struct pbuf *p)
{
  /* pbuf given? */
  if (p != NULL) {
 800f5a4:	b158      	cbz	r0, 800f5be <pbuf_ref+0x1a>
    SYS_ARCH_INC(p->ref, 1);
 800f5a6:	89c3      	ldrh	r3, [r0, #14]
 800f5a8:	3301      	adds	r3, #1
 800f5aa:	b29b      	uxth	r3, r3
 800f5ac:	81c3      	strh	r3, [r0, #14]
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 800f5ae:	b933      	cbnz	r3, 800f5be <pbuf_ref+0x1a>
 800f5b0:	4b03      	ldr	r3, [pc, #12]	; (800f5c0 <pbuf_ref+0x1c>)
 800f5b2:	f240 3239 	movw	r2, #825	; 0x339
 800f5b6:	4903      	ldr	r1, [pc, #12]	; (800f5c4 <pbuf_ref+0x20>)
 800f5b8:	4803      	ldr	r0, [pc, #12]	; (800f5c8 <pbuf_ref+0x24>)
 800f5ba:	f003 b881 	b.w	80126c0 <iprintf>
 800f5be:	4770      	bx	lr
 800f5c0:	08014673 	.word	0x08014673
 800f5c4:	0801474d 	.word	0x0801474d
 800f5c8:	08013496 	.word	0x08013496

0800f5cc <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 800f5cc:	b570      	push	{r4, r5, r6, lr}
 800f5ce:	460d      	mov	r5, r1
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 800f5d0:	4604      	mov	r4, r0
 800f5d2:	b100      	cbz	r0, 800f5d6 <pbuf_cat+0xa>
 800f5d4:	b969      	cbnz	r1, 800f5f2 <pbuf_cat+0x26>
 800f5d6:	4b15      	ldr	r3, [pc, #84]	; (800f62c <pbuf_cat+0x60>)
 800f5d8:	f240 324d 	movw	r2, #845	; 0x34d
 800f5dc:	4914      	ldr	r1, [pc, #80]	; (800f630 <pbuf_cat+0x64>)
 800f5de:	4815      	ldr	r0, [pc, #84]	; (800f634 <pbuf_cat+0x68>)
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 800f5e0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 800f5e4:	f003 b86c 	b.w	80126c0 <iprintf>
    p->tot_len += t->tot_len;
 800f5e8:	8923      	ldrh	r3, [r4, #8]
 800f5ea:	8929      	ldrh	r1, [r5, #8]
 800f5ec:	440b      	add	r3, r1
 800f5ee:	8123      	strh	r3, [r4, #8]
 800f5f0:	4614      	mov	r4, r2
  for (p = h; p->next != NULL; p = p->next) {
 800f5f2:	6822      	ldr	r2, [r4, #0]
 800f5f4:	2a00      	cmp	r2, #0
 800f5f6:	d1f7      	bne.n	800f5e8 <pbuf_cat+0x1c>
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 800f5f8:	8922      	ldrh	r2, [r4, #8]
 800f5fa:	8963      	ldrh	r3, [r4, #10]
 800f5fc:	429a      	cmp	r2, r3
 800f5fe:	d006      	beq.n	800f60e <pbuf_cat+0x42>
 800f600:	4b0a      	ldr	r3, [pc, #40]	; (800f62c <pbuf_cat+0x60>)
 800f602:	f240 3255 	movw	r2, #853	; 0x355
 800f606:	490c      	ldr	r1, [pc, #48]	; (800f638 <pbuf_cat+0x6c>)
 800f608:	480a      	ldr	r0, [pc, #40]	; (800f634 <pbuf_cat+0x68>)
 800f60a:	f003 f859 	bl	80126c0 <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 800f60e:	6823      	ldr	r3, [r4, #0]
 800f610:	b133      	cbz	r3, 800f620 <pbuf_cat+0x54>
 800f612:	4b06      	ldr	r3, [pc, #24]	; (800f62c <pbuf_cat+0x60>)
 800f614:	f240 3256 	movw	r2, #854	; 0x356
 800f618:	4908      	ldr	r1, [pc, #32]	; (800f63c <pbuf_cat+0x70>)
 800f61a:	4806      	ldr	r0, [pc, #24]	; (800f634 <pbuf_cat+0x68>)
 800f61c:	f003 f850 	bl	80126c0 <iprintf>
  p->tot_len += t->tot_len;
 800f620:	892a      	ldrh	r2, [r5, #8]
 800f622:	8923      	ldrh	r3, [r4, #8]
  p->next = t;
 800f624:	6025      	str	r5, [r4, #0]
  p->tot_len += t->tot_len;
 800f626:	4413      	add	r3, r2
 800f628:	8123      	strh	r3, [r4, #8]
  p->next = t;
 800f62a:	bd70      	pop	{r4, r5, r6, pc}
 800f62c:	08014673 	.word	0x08014673
 800f630:	080144da 	.word	0x080144da
 800f634:	08013496 	.word	0x08013496
 800f638:	0801450f 	.word	0x0801450f
 800f63c:	0801453c 	.word	0x0801453c

0800f640 <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 800f640:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f644:	460c      	mov	r4, r1

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
    (const void*)p_to, (const void*)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 800f646:	4605      	mov	r5, r0
 800f648:	b120      	cbz	r0, 800f654 <pbuf_copy+0x14>
 800f64a:	b119      	cbz	r1, 800f654 <pbuf_copy+0x14>
 800f64c:	8902      	ldrh	r2, [r0, #8]
 800f64e:	890b      	ldrh	r3, [r1, #8]
 800f650:	429a      	cmp	r2, r3
 800f652:	d20a      	bcs.n	800f66a <pbuf_copy+0x2a>
 800f654:	4b38      	ldr	r3, [pc, #224]	; (800f738 <pbuf_copy+0xf8>)
 800f656:	f240 32bd 	movw	r2, #957	; 0x3bd
 800f65a:	4938      	ldr	r1, [pc, #224]	; (800f73c <pbuf_copy+0xfc>)
    }
    if (offset_to == p_to->len) {
      /* on to next p_to (if any) */
      offset_to = 0;
      p_to = p_to->next;
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL) , return ERR_ARG;);
 800f65c:	4838      	ldr	r0, [pc, #224]	; (800f740 <pbuf_copy+0x100>)
 800f65e:	f003 f82f 	bl	80126c0 <iprintf>
 800f662:	f06f 000f 	mvn.w	r0, #15
 800f666:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f66a:	f04f 0b00 	mov.w	fp, #0
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 800f66e:	f8df 80c8 	ldr.w	r8, [pc, #200]	; 800f738 <pbuf_copy+0xf8>
 800f672:	f8df a0dc 	ldr.w	sl, [pc, #220]	; 800f750 <pbuf_copy+0x110>
 800f676:	465f      	mov	r7, fp
 800f678:	f8df 90c4 	ldr.w	r9, [pc, #196]	; 800f740 <pbuf_copy+0x100>
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 800f67c:	896e      	ldrh	r6, [r5, #10]
 800f67e:	8963      	ldrh	r3, [r4, #10]
 800f680:	1bf6      	subs	r6, r6, r7
    MEMCPY((u8_t*)p_to->payload + offset_to, (u8_t*)p_from->payload + offset_from, len);
 800f682:	6868      	ldr	r0, [r5, #4]
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 800f684:	eba3 030b 	sub.w	r3, r3, fp
    MEMCPY((u8_t*)p_to->payload + offset_to, (u8_t*)p_from->payload + offset_from, len);
 800f688:	6861      	ldr	r1, [r4, #4]
 800f68a:	4438      	add	r0, r7
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 800f68c:	429e      	cmp	r6, r3
    MEMCPY((u8_t*)p_to->payload + offset_to, (u8_t*)p_from->payload + offset_from, len);
 800f68e:	4459      	add	r1, fp
      len = p_from->len - offset_from;
 800f690:	bfac      	ite	ge
 800f692:	b29e      	uxthge	r6, r3
      len = p_to->len - offset_to;
 800f694:	b2b6      	uxthlt	r6, r6
    offset_to += len;
 800f696:	4437      	add	r7, r6
    MEMCPY((u8_t*)p_to->payload + offset_to, (u8_t*)p_from->payload + offset_from, len);
 800f698:	4632      	mov	r2, r6
 800f69a:	f002 ff52 	bl	8012542 <memcpy>
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 800f69e:	896b      	ldrh	r3, [r5, #10]
    offset_to += len;
 800f6a0:	b2bf      	uxth	r7, r7
    offset_from += len;
 800f6a2:	445e      	add	r6, fp
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 800f6a4:	42bb      	cmp	r3, r7
    offset_from += len;
 800f6a6:	fa1f fb86 	uxth.w	fp, r6
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 800f6aa:	d206      	bcs.n	800f6ba <pbuf_copy+0x7a>
 800f6ac:	4643      	mov	r3, r8
 800f6ae:	f240 32cd 	movw	r2, #973	; 0x3cd
 800f6b2:	4651      	mov	r1, sl
 800f6b4:	4648      	mov	r0, r9
 800f6b6:	f003 f803 	bl	80126c0 <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 800f6ba:	8963      	ldrh	r3, [r4, #10]
 800f6bc:	455b      	cmp	r3, fp
 800f6be:	d206      	bcs.n	800f6ce <pbuf_copy+0x8e>
 800f6c0:	4643      	mov	r3, r8
 800f6c2:	f240 32ce 	movw	r2, #974	; 0x3ce
 800f6c6:	491f      	ldr	r1, [pc, #124]	; (800f744 <pbuf_copy+0x104>)
 800f6c8:	4648      	mov	r0, r9
 800f6ca:	f002 fff9 	bl	80126c0 <iprintf>
    if (offset_from >= p_from->len) {
 800f6ce:	8963      	ldrh	r3, [r4, #10]
 800f6d0:	455b      	cmp	r3, fp
    if (offset_to == p_to->len) {
 800f6d2:	896b      	ldrh	r3, [r5, #10]
      p_from = p_from->next;
 800f6d4:	bf9c      	itt	ls
 800f6d6:	6824      	ldrls	r4, [r4, #0]
      offset_from = 0;
 800f6d8:	f04f 0b00 	movls.w	fp, #0
    if (offset_to == p_to->len) {
 800f6dc:	42bb      	cmp	r3, r7
 800f6de:	d11e      	bne.n	800f71e <pbuf_copy+0xde>
      p_to = p_to->next;
 800f6e0:	682d      	ldr	r5, [r5, #0]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL) , return ERR_ARG;);
 800f6e2:	b9dd      	cbnz	r5, 800f71c <pbuf_copy+0xdc>
 800f6e4:	b1bc      	cbz	r4, 800f716 <pbuf_copy+0xd6>
 800f6e6:	4b14      	ldr	r3, [pc, #80]	; (800f738 <pbuf_copy+0xf8>)
 800f6e8:	f44f 7276 	mov.w	r2, #984	; 0x3d8
 800f6ec:	4916      	ldr	r1, [pc, #88]	; (800f748 <pbuf_copy+0x108>)
 800f6ee:	e7b5      	b.n	800f65c <pbuf_copy+0x1c>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 800f6f0:	8962      	ldrh	r2, [r4, #10]
 800f6f2:	8923      	ldrh	r3, [r4, #8]
 800f6f4:	429a      	cmp	r2, r3
 800f6f6:	d114      	bne.n	800f722 <pbuf_copy+0xe2>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800f6f8:	6823      	ldr	r3, [r4, #0]
 800f6fa:	b193      	cbz	r3, 800f722 <pbuf_copy+0xe2>
 800f6fc:	4b0e      	ldr	r3, [pc, #56]	; (800f738 <pbuf_copy+0xf8>)
 800f6fe:	f240 32de 	movw	r2, #990	; 0x3de
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800f702:	4912      	ldr	r1, [pc, #72]	; (800f74c <pbuf_copy+0x10c>)
 800f704:	480e      	ldr	r0, [pc, #56]	; (800f740 <pbuf_copy+0x100>)
 800f706:	f002 ffdb 	bl	80126c0 <iprintf>
 800f70a:	f06f 0005 	mvn.w	r0, #5
 800f70e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
                  (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 800f712:	2c00      	cmp	r4, #0
 800f714:	d1b2      	bne.n	800f67c <pbuf_copy+0x3c>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 800f716:	4620      	mov	r0, r4
 800f718:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
      offset_to = 0;
 800f71c:	2700      	movs	r7, #0
    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 800f71e:	2c00      	cmp	r4, #0
 800f720:	d1e6      	bne.n	800f6f0 <pbuf_copy+0xb0>
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 800f722:	896a      	ldrh	r2, [r5, #10]
 800f724:	892b      	ldrh	r3, [r5, #8]
 800f726:	429a      	cmp	r2, r3
 800f728:	d1f3      	bne.n	800f712 <pbuf_copy+0xd2>
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800f72a:	682b      	ldr	r3, [r5, #0]
 800f72c:	2b00      	cmp	r3, #0
 800f72e:	d0f0      	beq.n	800f712 <pbuf_copy+0xd2>
 800f730:	4b01      	ldr	r3, [pc, #4]	; (800f738 <pbuf_copy+0xf8>)
 800f732:	f240 32e3 	movw	r2, #995	; 0x3e3
 800f736:	e7e4      	b.n	800f702 <pbuf_copy+0xc2>
 800f738:	08014673 	.word	0x08014673
 800f73c:	0801454c 	.word	0x0801454c
 800f740:	08013496 	.word	0x08013496
 800f744:	08014593 	.word	0x08014593
 800f748:	080145ae 	.word	0x080145ae
 800f74c:	080145bb 	.word	0x080145bb
 800f750:	0801457c 	.word	0x0801457c

0800f754 <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 800f754:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f758:	460f      	mov	r7, r1
 800f75a:	4690      	mov	r8, r2
  const struct pbuf *p;
  u16_t left;
  u16_t buf_copy_len;
  u16_t copied_total = 0;

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 800f75c:	4606      	mov	r6, r0
 800f75e:	b950      	cbnz	r0, 800f776 <pbuf_copy_partial+0x22>
 800f760:	4635      	mov	r5, r6
 800f762:	4b1b      	ldr	r3, [pc, #108]	; (800f7d0 <pbuf_copy_partial+0x7c>)
 800f764:	f240 32fe 	movw	r2, #1022	; 0x3fe
 800f768:	491a      	ldr	r1, [pc, #104]	; (800f7d4 <pbuf_copy_partial+0x80>)
 800f76a:	481b      	ldr	r0, [pc, #108]	; (800f7d8 <pbuf_copy_partial+0x84>)
 800f76c:	f002 ffa8 	bl	80126c0 <iprintf>
      len -= buf_copy_len;
      offset = 0;
    }
  }
  return copied_total;
}
 800f770:	4628      	mov	r0, r5
 800f772:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 800f776:	b169      	cbz	r1, 800f794 <pbuf_copy_partial+0x40>
 800f778:	2500      	movs	r5, #0
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 800f77a:	f1b8 0f00 	cmp.w	r8, #0
 800f77e:	d0f7      	beq.n	800f770 <pbuf_copy_partial+0x1c>
 800f780:	2e00      	cmp	r6, #0
 800f782:	d0f5      	beq.n	800f770 <pbuf_copy_partial+0x1c>
    if ((offset != 0) && (offset >= p->len)) {
 800f784:	b17b      	cbz	r3, 800f7a6 <pbuf_copy_partial+0x52>
 800f786:	8971      	ldrh	r1, [r6, #10]
 800f788:	428b      	cmp	r3, r1
 800f78a:	d30c      	bcc.n	800f7a6 <pbuf_copy_partial+0x52>
      offset -= p->len;
 800f78c:	1a5b      	subs	r3, r3, r1
 800f78e:	b29b      	uxth	r3, r3
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 800f790:	6836      	ldr	r6, [r6, #0]
 800f792:	e7f2      	b.n	800f77a <pbuf_copy_partial+0x26>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 800f794:	4b0e      	ldr	r3, [pc, #56]	; (800f7d0 <pbuf_copy_partial+0x7c>)
 800f796:	f240 32ff 	movw	r2, #1023	; 0x3ff
 800f79a:	4910      	ldr	r1, [pc, #64]	; (800f7dc <pbuf_copy_partial+0x88>)
 800f79c:	463d      	mov	r5, r7
 800f79e:	480e      	ldr	r0, [pc, #56]	; (800f7d8 <pbuf_copy_partial+0x84>)
 800f7a0:	f002 ff8e 	bl	80126c0 <iprintf>
 800f7a4:	e7e4      	b.n	800f770 <pbuf_copy_partial+0x1c>
      buf_copy_len = p->len - offset;
 800f7a6:	8974      	ldrh	r4, [r6, #10]
      MEMCPY(&((char*)dataptr)[left], &((char*)p->payload)[offset], buf_copy_len);
 800f7a8:	1978      	adds	r0, r7, r5
 800f7aa:	6871      	ldr	r1, [r6, #4]
      buf_copy_len = p->len - offset;
 800f7ac:	1ae4      	subs	r4, r4, r3
      MEMCPY(&((char*)dataptr)[left], &((char*)p->payload)[offset], buf_copy_len);
 800f7ae:	4419      	add	r1, r3
      buf_copy_len = p->len - offset;
 800f7b0:	b2a4      	uxth	r4, r4
 800f7b2:	4544      	cmp	r4, r8
 800f7b4:	bf28      	it	cs
 800f7b6:	4644      	movcs	r4, r8
      MEMCPY(&((char*)dataptr)[left], &((char*)p->payload)[offset], buf_copy_len);
 800f7b8:	4622      	mov	r2, r4
      copied_total += buf_copy_len;
 800f7ba:	4425      	add	r5, r4
      len -= buf_copy_len;
 800f7bc:	eba8 0404 	sub.w	r4, r8, r4
      MEMCPY(&((char*)dataptr)[left], &((char*)p->payload)[offset], buf_copy_len);
 800f7c0:	f002 febf 	bl	8012542 <memcpy>
      copied_total += buf_copy_len;
 800f7c4:	b2ad      	uxth	r5, r5
      offset = 0;
 800f7c6:	2300      	movs	r3, #0
      len -= buf_copy_len;
 800f7c8:	fa1f f884 	uxth.w	r8, r4
 800f7cc:	e7e0      	b.n	800f790 <pbuf_copy_partial+0x3c>
 800f7ce:	bf00      	nop
 800f7d0:	08014673 	.word	0x08014673
 800f7d4:	080145e5 	.word	0x080145e5
 800f7d8:	08013496 	.word	0x08013496
 800f7dc:	08014604 	.word	0x08014604

0800f7e0 <tcp_close_shutdown_fin>:
  return ERR_OK;
}

static err_t
tcp_close_shutdown_fin(struct tcp_pcb *pcb)
{
 800f7e0:	b510      	push	{r4, lr}
  err_t err;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 800f7e2:	4604      	mov	r4, r0
 800f7e4:	b930      	cbnz	r0, 800f7f4 <tcp_close_shutdown_fin+0x14>
 800f7e6:	4b13      	ldr	r3, [pc, #76]	; (800f834 <tcp_close_shutdown_fin+0x54>)
 800f7e8:	f240 124d 	movw	r2, #333	; 0x14d
 800f7ec:	4912      	ldr	r1, [pc, #72]	; (800f838 <tcp_close_shutdown_fin+0x58>)
 800f7ee:	4813      	ldr	r0, [pc, #76]	; (800f83c <tcp_close_shutdown_fin+0x5c>)
 800f7f0:	f002 ff66 	bl	80126c0 <iprintf>

  switch (pcb->state) {
 800f7f4:	7d23      	ldrb	r3, [r4, #20]
 800f7f6:	2b04      	cmp	r3, #4
 800f7f8:	d003      	beq.n	800f802 <tcp_close_shutdown_fin+0x22>
 800f7fa:	2b07      	cmp	r3, #7
 800f7fc:	d00c      	beq.n	800f818 <tcp_close_shutdown_fin+0x38>
 800f7fe:	2b03      	cmp	r3, #3
 800f800:	d108      	bne.n	800f814 <tcp_close_shutdown_fin+0x34>
  case SYN_RCVD:
    err = tcp_send_fin(pcb);
 800f802:	4620      	mov	r0, r4
 800f804:	f002 f998 	bl	8011b38 <tcp_send_fin>
    if (err == ERR_OK) {
 800f808:	b988      	cbnz	r0, 800f82e <tcp_close_shutdown_fin+0x4e>
      tcp_backlog_accepted(pcb);
      MIB2_STATS_INC(mib2.tcpattemptfails);
      pcb->state = FIN_WAIT_1;
 800f80a:	2305      	movs	r3, #5
    break;
  case CLOSE_WAIT:
    err = tcp_send_fin(pcb);
    if (err == ERR_OK) {
      MIB2_STATS_INC(mib2.tcpestabresets);
      pcb->state = LAST_ACK;
 800f80c:	7523      	strb	r3, [r4, #20]
    /* To ensure all data has been sent when tcp_close returns, we have
       to make sure tcp_output doesn't fail.
       Since we don't really have to ensure all data has been sent when tcp_close
       returns (unsent data is sent from tcp timer functions, also), we don't care
       for the return value of tcp_output for now. */
    tcp_output(pcb);
 800f80e:	4620      	mov	r0, r4
 800f810:	f002 f9ea 	bl	8011be8 <tcp_output>
 800f814:	2000      	movs	r0, #0
 800f816:	bd10      	pop	{r4, pc}
    err = tcp_send_fin(pcb);
 800f818:	4620      	mov	r0, r4
 800f81a:	f002 f98d 	bl	8011b38 <tcp_send_fin>
    if (err == ERR_OK) {
 800f81e:	b930      	cbnz	r0, 800f82e <tcp_close_shutdown_fin+0x4e>
      pcb->state = LAST_ACK;
 800f820:	2309      	movs	r3, #9
 800f822:	e7f3      	b.n	800f80c <tcp_close_shutdown_fin+0x2c>
  } else if (err == ERR_MEM) {
    /* Mark this pcb for closing. Closing is retried from tcp_tmr. */
    pcb->flags |= TF_CLOSEPEND;
 800f824:	7ea3      	ldrb	r3, [r4, #26]
 800f826:	f043 0308 	orr.w	r3, r3, #8
 800f82a:	76a3      	strb	r3, [r4, #26]
 800f82c:	e7f2      	b.n	800f814 <tcp_close_shutdown_fin+0x34>
  } else if (err == ERR_MEM) {
 800f82e:	1c43      	adds	r3, r0, #1
 800f830:	d0f8      	beq.n	800f824 <tcp_close_shutdown_fin+0x44>
       actually freeing the pcb, either (it is left in closure states for
       remote ACK or timeout) */
    return ERR_OK;
  }
  return err;
}
 800f832:	bd10      	pop	{r4, pc}
 800f834:	080147b6 	.word	0x080147b6
 800f838:	080147eb 	.word	0x080147eb
 800f83c:	08013496 	.word	0x08013496

0800f840 <tcp_init>:
{
 800f840:	4770      	bx	lr
	...

0800f844 <tcp_update_rcv_ann_wnd>:
 * Returns how much extra window would be advertised if we sent an
 * update now.
 */
u32_t
tcp_update_rcv_ann_wnd(struct tcp_pcb *pcb)
{
 800f844:	b538      	push	{r3, r4, r5, lr}
  u32_t new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 800f846:	8d01      	ldrh	r1, [r0, #40]	; 0x28
{
 800f848:	4604      	mov	r4, r0

  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 800f84a:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 800f84c:	8e62      	ldrh	r2, [r4, #50]	; 0x32
  u32_t new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 800f84e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800f850:	1ac8      	subs	r0, r1, r3
  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 800f852:	f5b2 6f86 	cmp.w	r2, #1072	; 0x430
 800f856:	4428      	add	r0, r5
 800f858:	bf94      	ite	ls
 800f85a:	1a82      	subls	r2, r0, r2
 800f85c:	f5a0 6286 	subhi.w	r2, r0, #1072	; 0x430
 800f860:	2a00      	cmp	r2, #0
 800f862:	db01      	blt.n	800f868 <tcp_update_rcv_ann_wnd+0x24>
    /* we can advertise more window */
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 800f864:	8561      	strh	r1, [r4, #42]	; 0x2a
    return new_right_edge - pcb->rcv_ann_right_edge;
 800f866:	bd38      	pop	{r3, r4, r5, pc}
  } else {
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 800f868:	1aea      	subs	r2, r5, r3
 800f86a:	2a00      	cmp	r2, #0
 800f86c:	dd02      	ble.n	800f874 <tcp_update_rcv_ann_wnd+0x30>
      /* Can happen due to other end sending out of advertised window,
       * but within actual available (but not yet advertised) window */
      pcb->rcv_ann_wnd = 0;
 800f86e:	2000      	movs	r0, #0
 800f870:	8560      	strh	r0, [r4, #42]	; 0x2a
 800f872:	bd38      	pop	{r3, r4, r5, pc}
    } else {
      /* keep the right edge of window constant */
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 800f874:	1b5d      	subs	r5, r3, r5
#if !LWIP_WND_SCALE
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 800f876:	f5b5 3f80 	cmp.w	r5, #65536	; 0x10000
 800f87a:	d306      	bcc.n	800f88a <tcp_update_rcv_ann_wnd+0x46>
 800f87c:	4b04      	ldr	r3, [pc, #16]	; (800f890 <tcp_update_rcv_ann_wnd+0x4c>)
 800f87e:	f44f 7242 	mov.w	r2, #776	; 0x308
 800f882:	4904      	ldr	r1, [pc, #16]	; (800f894 <tcp_update_rcv_ann_wnd+0x50>)
 800f884:	4804      	ldr	r0, [pc, #16]	; (800f898 <tcp_update_rcv_ann_wnd+0x54>)
 800f886:	f002 ff1b 	bl	80126c0 <iprintf>
#endif
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 800f88a:	8565      	strh	r5, [r4, #42]	; 0x2a
    }
    return 0;
 800f88c:	2000      	movs	r0, #0
  }
}
 800f88e:	bd38      	pop	{r3, r4, r5, pc}
 800f890:	080147b6 	.word	0x080147b6
 800f894:	08014a00 	.word	0x08014a00
 800f898:	08013496 	.word	0x08013496

0800f89c <tcp_recved>:
 * @param pcb the tcp_pcb for which data is read
 * @param len the amount of bytes that have been read by the application
 */
void
tcp_recved(struct tcp_pcb *pcb, u16_t len)
{
 800f89c:	b538      	push	{r3, r4, r5, lr}
  int wnd_inflation;

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 800f89e:	7d03      	ldrb	r3, [r0, #20]
{
 800f8a0:	4604      	mov	r4, r0
 800f8a2:	460d      	mov	r5, r1
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 800f8a4:	2b01      	cmp	r3, #1
 800f8a6:	d106      	bne.n	800f8b6 <tcp_recved+0x1a>
 800f8a8:	4b17      	ldr	r3, [pc, #92]	; (800f908 <tcp_recved+0x6c>)
 800f8aa:	f44f 7248 	mov.w	r2, #800	; 0x320
 800f8ae:	4917      	ldr	r1, [pc, #92]	; (800f90c <tcp_recved+0x70>)
 800f8b0:	4817      	ldr	r0, [pc, #92]	; (800f910 <tcp_recved+0x74>)
 800f8b2:	f002 ff05 	bl	80126c0 <iprintf>
    pcb->state != LISTEN);

  pcb->rcv_wnd += len;
 800f8b6:	8d21      	ldrh	r1, [r4, #40]	; 0x28
 800f8b8:	4429      	add	r1, r5
 800f8ba:	b289      	uxth	r1, r1
  if (pcb->rcv_wnd > TCP_WND_MAX(pcb)) {
 800f8bc:	f5b1 6f06 	cmp.w	r1, #2144	; 0x860
  pcb->rcv_wnd += len;
 800f8c0:	8521      	strh	r1, [r4, #40]	; 0x28
  if (pcb->rcv_wnd > TCP_WND_MAX(pcb)) {
 800f8c2:	d911      	bls.n	800f8e8 <tcp_recved+0x4c>
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 800f8c4:	f44f 6306 	mov.w	r3, #2144	; 0x860
 800f8c8:	8523      	strh	r3, [r4, #40]	; 0x28
    } else {
      LWIP_ASSERT("tcp_recved: len wrapped rcv_wnd\n", 0);
    }
  }

  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 800f8ca:	4620      	mov	r0, r4
 800f8cc:	f7ff ffba 	bl	800f844 <tcp_update_rcv_ann_wnd>

  /* If the change in the right edge of window is significant (default
   * watermark is TCP_WND/4), then send an explicit update now.
   * Otherwise wait for a packet to be sent in the normal course of
   * events (or more window to be available later) */
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 800f8d0:	f5b0 7f06 	cmp.w	r0, #536	; 0x218
 800f8d4:	db17      	blt.n	800f906 <tcp_recved+0x6a>
    tcp_ack_now(pcb);
 800f8d6:	7ea3      	ldrb	r3, [r4, #26]
    tcp_output(pcb);
 800f8d8:	4620      	mov	r0, r4
    tcp_ack_now(pcb);
 800f8da:	f043 0302 	orr.w	r3, r3, #2
 800f8de:	76a3      	strb	r3, [r4, #26]
  }

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: received %"U16_F" bytes, wnd %"TCPWNDSIZE_F" (%"TCPWNDSIZE_F").\n",
         len, pcb->rcv_wnd, (u16_t)(TCP_WND_MAX(pcb) - pcb->rcv_wnd)));
}
 800f8e0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    tcp_output(pcb);
 800f8e4:	f002 b980 	b.w	8011be8 <tcp_output>
  } else if (pcb->rcv_wnd == 0) {
 800f8e8:	2900      	cmp	r1, #0
 800f8ea:	d1ee      	bne.n	800f8ca <tcp_recved+0x2e>
    if ((pcb->state == CLOSE_WAIT) || (pcb->state == LAST_ACK)) {
 800f8ec:	7d23      	ldrb	r3, [r4, #20]
 800f8ee:	2b07      	cmp	r3, #7
 800f8f0:	d0e8      	beq.n	800f8c4 <tcp_recved+0x28>
 800f8f2:	2b09      	cmp	r3, #9
 800f8f4:	d0e6      	beq.n	800f8c4 <tcp_recved+0x28>
      LWIP_ASSERT("tcp_recved: len wrapped rcv_wnd\n", 0);
 800f8f6:	4b04      	ldr	r3, [pc, #16]	; (800f908 <tcp_recved+0x6c>)
 800f8f8:	f240 322d 	movw	r2, #813	; 0x32d
 800f8fc:	4905      	ldr	r1, [pc, #20]	; (800f914 <tcp_recved+0x78>)
 800f8fe:	4804      	ldr	r0, [pc, #16]	; (800f910 <tcp_recved+0x74>)
 800f900:	f002 fede 	bl	80126c0 <iprintf>
 800f904:	e7e1      	b.n	800f8ca <tcp_recved+0x2e>
 800f906:	bd38      	pop	{r3, r4, r5, pc}
 800f908:	080147b6 	.word	0x080147b6
 800f90c:	08014867 	.word	0x08014867
 800f910:	08013496 	.word	0x08013496
 800f914:	0801488d 	.word	0x0801488d

0800f918 <tcp_seg_free>:
 *
 * @param seg single tcp_seg to free
 */
void
tcp_seg_free(struct tcp_seg *seg)
{
 800f918:	b510      	push	{r4, lr}
  if (seg != NULL) {
 800f91a:	4604      	mov	r4, r0
 800f91c:	b148      	cbz	r0, 800f932 <tcp_seg_free+0x1a>
    if (seg->p != NULL) {
 800f91e:	6840      	ldr	r0, [r0, #4]
 800f920:	b108      	cbz	r0, 800f926 <tcp_seg_free+0xe>
      pbuf_free(seg->p);
 800f922:	f7ff fc85 	bl	800f230 <pbuf_free>
#if TCP_DEBUG
      seg->p = NULL;
#endif /* TCP_DEBUG */
    }
    memp_free(MEMP_TCP_SEG, seg);
 800f926:	4621      	mov	r1, r4
 800f928:	2003      	movs	r0, #3
  }
}
 800f92a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    memp_free(MEMP_TCP_SEG, seg);
 800f92e:	f7ff bb19 	b.w	800ef64 <memp_free>
 800f932:	bd10      	pop	{r4, pc}

0800f934 <tcp_segs_free>:
{
 800f934:	b510      	push	{r4, lr}
  while (seg != NULL) {
 800f936:	b900      	cbnz	r0, 800f93a <tcp_segs_free+0x6>
}
 800f938:	bd10      	pop	{r4, pc}
    struct tcp_seg *next = seg->next;
 800f93a:	6804      	ldr	r4, [r0, #0]
    tcp_seg_free(seg);
 800f93c:	f7ff ffec 	bl	800f918 <tcp_seg_free>
    seg = next;
 800f940:	4620      	mov	r0, r4
 800f942:	e7f8      	b.n	800f936 <tcp_segs_free+0x2>

0800f944 <tcp_seg_copy>:
 * @param seg the old tcp_seg
 * @return a copy of seg
 */
struct tcp_seg *
tcp_seg_copy(struct tcp_seg *seg)
{
 800f944:	b538      	push	{r3, r4, r5, lr}
 800f946:	4604      	mov	r4, r0
  struct tcp_seg *cseg;

  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 800f948:	2003      	movs	r0, #3
 800f94a:	f7ff faef 	bl	800ef2c <memp_malloc>
  if (cseg == NULL) {
 800f94e:	4605      	mov	r5, r0
 800f950:	b160      	cbz	r0, 800f96c <tcp_seg_copy+0x28>
    return NULL;
  }
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 800f952:	4620      	mov	r0, r4
 800f954:	462b      	mov	r3, r5
 800f956:	f104 0210 	add.w	r2, r4, #16
 800f95a:	f850 1b04 	ldr.w	r1, [r0], #4
 800f95e:	4290      	cmp	r0, r2
 800f960:	f843 1b04 	str.w	r1, [r3], #4
 800f964:	d1f9      	bne.n	800f95a <tcp_seg_copy+0x16>
  pbuf_ref(cseg->p);
 800f966:	6868      	ldr	r0, [r5, #4]
 800f968:	f7ff fe1c 	bl	800f5a4 <pbuf_ref>
  return cseg;
}
 800f96c:	4628      	mov	r0, r5
 800f96e:	bd38      	pop	{r3, r4, r5, pc}

0800f970 <tcp_pcb_purge>:
 *
 * @param pcb tcp_pcb to purge. The pcb itself is not deallocated!
 */
void
tcp_pcb_purge(struct tcp_pcb *pcb)
{
 800f970:	b538      	push	{r3, r4, r5, lr}
  if (pcb->state != CLOSED &&
 800f972:	7d03      	ldrb	r3, [r0, #20]
{
 800f974:	4604      	mov	r4, r0
  if (pcb->state != CLOSED &&
 800f976:	2b01      	cmp	r3, #1
 800f978:	d919      	bls.n	800f9ae <tcp_pcb_purge+0x3e>
 800f97a:	2b0a      	cmp	r3, #10
 800f97c:	d017      	beq.n	800f9ae <tcp_pcb_purge+0x3e>

    LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge\n"));

    tcp_backlog_accepted(pcb);

    if (pcb->refused_data != NULL) {
 800f97e:	6f40      	ldr	r0, [r0, #116]	; 0x74
 800f980:	b118      	cbz	r0, 800f98a <tcp_pcb_purge+0x1a>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->refused_data\n"));
      pbuf_free(pcb->refused_data);
 800f982:	f7ff fc55 	bl	800f230 <pbuf_free>
      pcb->refused_data = NULL;
 800f986:	2300      	movs	r3, #0
 800f988:	6763      	str	r3, [r4, #116]	; 0x74
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->ooseq\n"));
    }
    tcp_segs_free(pcb->ooseq);
 800f98a:	6f20      	ldr	r0, [r4, #112]	; 0x70
    pcb->ooseq = NULL;
 800f98c:	2500      	movs	r5, #0
    tcp_segs_free(pcb->ooseq);
 800f98e:	f7ff ffd1 	bl	800f934 <tcp_segs_free>
#endif /* TCP_QUEUE_OOSEQ */

    /* Stop the retransmission timer as it will expect data on unacked
       queue if it fires */
    pcb->rtime = -1;
 800f992:	f64f 73ff 	movw	r3, #65535	; 0xffff

    tcp_segs_free(pcb->unsent);
 800f996:	6ea0      	ldr	r0, [r4, #104]	; 0x68
    pcb->rtime = -1;
 800f998:	8623      	strh	r3, [r4, #48]	; 0x30
    pcb->ooseq = NULL;
 800f99a:	6725      	str	r5, [r4, #112]	; 0x70
    tcp_segs_free(pcb->unsent);
 800f99c:	f7ff ffca 	bl	800f934 <tcp_segs_free>
    tcp_segs_free(pcb->unacked);
 800f9a0:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 800f9a2:	f7ff ffc7 	bl	800f934 <tcp_segs_free>
    pcb->unacked = pcb->unsent = NULL;
 800f9a6:	66a5      	str	r5, [r4, #104]	; 0x68
 800f9a8:	66e5      	str	r5, [r4, #108]	; 0x6c
#if TCP_OVERSIZE
    pcb->unsent_oversize = 0;
 800f9aa:	f8a4 5064 	strh.w	r5, [r4, #100]	; 0x64
 800f9ae:	bd38      	pop	{r3, r4, r5, pc}

0800f9b0 <tcp_slowtmr>:
{
 800f9b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  ++tcp_ticks;
 800f9b4:	4eb0      	ldr	r6, [pc, #704]	; (800fc78 <tcp_slowtmr+0x2c8>)
{
 800f9b6:	b085      	sub	sp, #20
      tcp_active_pcbs_changed = 0;
 800f9b8:	f8df a2f0 	ldr.w	sl, [pc, #752]	; 800fcac <tcp_slowtmr+0x2fc>
  ++tcp_ticks;
 800f9bc:	6833      	ldr	r3, [r6, #0]
 800f9be:	3301      	adds	r3, #1
 800f9c0:	6033      	str	r3, [r6, #0]
  ++tcp_timer_ctr;
 800f9c2:	4bae      	ldr	r3, [pc, #696]	; (800fc7c <tcp_slowtmr+0x2cc>)
 800f9c4:	781a      	ldrb	r2, [r3, #0]
 800f9c6:	9302      	str	r3, [sp, #8]
 800f9c8:	3201      	adds	r2, #1
 800f9ca:	701a      	strb	r2, [r3, #0]
  pcb = tcp_active_pcbs;
 800f9cc:	4fac      	ldr	r7, [pc, #688]	; (800fc80 <tcp_slowtmr+0x2d0>)
  prev = NULL;
 800f9ce:	f04f 0800 	mov.w	r8, #0
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 800f9d2:	f8df 92dc 	ldr.w	r9, [pc, #732]	; 800fcb0 <tcp_slowtmr+0x300>
  pcb = tcp_active_pcbs;
 800f9d6:	683c      	ldr	r4, [r7, #0]
  while (pcb != NULL) {
 800f9d8:	b96c      	cbnz	r4, 800f9f6 <tcp_slowtmr+0x46>
  pcb = tcp_tw_pcbs;
 800f9da:	4faa      	ldr	r7, [pc, #680]	; (800fc84 <tcp_slowtmr+0x2d4>)
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 800f9dc:	f8df 82d0 	ldr.w	r8, [pc, #720]	; 800fcb0 <tcp_slowtmr+0x300>
  pcb = tcp_tw_pcbs;
 800f9e0:	683d      	ldr	r5, [r7, #0]
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 800f9e2:	f8df a2d0 	ldr.w	sl, [pc, #720]	; 800fcb4 <tcp_slowtmr+0x304>
 800f9e6:	f8df 92a4 	ldr.w	r9, [pc, #676]	; 800fc8c <tcp_slowtmr+0x2dc>
  while (pcb != NULL) {
 800f9ea:	2d00      	cmp	r5, #0
 800f9ec:	f040 8185 	bne.w	800fcfa <tcp_slowtmr+0x34a>
}
 800f9f0:	b005      	add	sp, #20
 800f9f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 800f9f6:	7d23      	ldrb	r3, [r4, #20]
 800f9f8:	b933      	cbnz	r3, 800fa08 <tcp_slowtmr+0x58>
 800f9fa:	464b      	mov	r3, r9
 800f9fc:	f44f 727c 	mov.w	r2, #1008	; 0x3f0
 800fa00:	49a1      	ldr	r1, [pc, #644]	; (800fc88 <tcp_slowtmr+0x2d8>)
 800fa02:	48a2      	ldr	r0, [pc, #648]	; (800fc8c <tcp_slowtmr+0x2dc>)
 800fa04:	f002 fe5c 	bl	80126c0 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 800fa08:	7d23      	ldrb	r3, [r4, #20]
 800fa0a:	2b01      	cmp	r3, #1
 800fa0c:	d106      	bne.n	800fa1c <tcp_slowtmr+0x6c>
 800fa0e:	464b      	mov	r3, r9
 800fa10:	f240 32f1 	movw	r2, #1009	; 0x3f1
 800fa14:	499e      	ldr	r1, [pc, #632]	; (800fc90 <tcp_slowtmr+0x2e0>)
 800fa16:	489d      	ldr	r0, [pc, #628]	; (800fc8c <tcp_slowtmr+0x2dc>)
 800fa18:	f002 fe52 	bl	80126c0 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 800fa1c:	7d23      	ldrb	r3, [r4, #20]
 800fa1e:	2b0a      	cmp	r3, #10
 800fa20:	d106      	bne.n	800fa30 <tcp_slowtmr+0x80>
 800fa22:	464b      	mov	r3, r9
 800fa24:	f240 32f2 	movw	r2, #1010	; 0x3f2
 800fa28:	499a      	ldr	r1, [pc, #616]	; (800fc94 <tcp_slowtmr+0x2e4>)
 800fa2a:	4898      	ldr	r0, [pc, #608]	; (800fc8c <tcp_slowtmr+0x2dc>)
 800fa2c:	f002 fe48 	bl	80126c0 <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 800fa30:	9b02      	ldr	r3, [sp, #8]
 800fa32:	7f62      	ldrb	r2, [r4, #29]
 800fa34:	781b      	ldrb	r3, [r3, #0]
 800fa36:	429a      	cmp	r2, r3
 800fa38:	d104      	bne.n	800fa44 <tcp_slowtmr+0x94>
      pcb = pcb->next;
 800fa3a:	68e5      	ldr	r5, [r4, #12]
 800fa3c:	4644      	mov	r4, r8
      continue;
 800fa3e:	46a0      	mov	r8, r4
 800fa40:	462c      	mov	r4, r5
 800fa42:	e7c9      	b.n	800f9d8 <tcp_slowtmr+0x28>
    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 800fa44:	7d21      	ldrb	r1, [r4, #20]
    pcb->last_timer = tcp_timer_ctr;
 800fa46:	7763      	strb	r3, [r4, #29]
    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 800fa48:	2902      	cmp	r1, #2
 800fa4a:	f894 2042 	ldrb.w	r2, [r4, #66]	; 0x42
 800fa4e:	d102      	bne.n	800fa56 <tcp_slowtmr+0xa6>
 800fa50:	2a05      	cmp	r2, #5
 800fa52:	f200 80e6 	bhi.w	800fc22 <tcp_slowtmr+0x272>
    else if (pcb->nrtx >= TCP_MAXRTX) {
 800fa56:	2a0b      	cmp	r2, #11
 800fa58:	f200 80e3 	bhi.w	800fc22 <tcp_slowtmr+0x272>
      if (pcb->persist_backoff > 0) {
 800fa5c:	f894 b095 	ldrb.w	fp, [r4, #149]	; 0x95
 800fa60:	f1bb 0f00 	cmp.w	fp, #0
 800fa64:	f000 80a6 	beq.w	800fbb4 <tcp_slowtmr+0x204>
        u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff-1];
 800fa68:	488b      	ldr	r0, [pc, #556]	; (800fc98 <tcp_slowtmr+0x2e8>)
        if (pcb->persist_cnt < backoff_cnt) {
 800fa6a:	f894 3094 	ldrb.w	r3, [r4, #148]	; 0x94
        u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff-1];
 800fa6e:	4483      	add	fp, r0
 800fa70:	f81b 2c01 	ldrb.w	r2, [fp, #-1]
        if (pcb->persist_cnt < backoff_cnt) {
 800fa74:	429a      	cmp	r2, r3
          pcb->persist_cnt++;
 800fa76:	bf84      	itt	hi
 800fa78:	3301      	addhi	r3, #1
 800fa7a:	f884 3094 	strbhi.w	r3, [r4, #148]	; 0x94
        if (pcb->persist_cnt >= backoff_cnt) {
 800fa7e:	f894 3094 	ldrb.w	r3, [r4, #148]	; 0x94
 800fa82:	4293      	cmp	r3, r2
 800fa84:	f080 8085 	bcs.w	800fb92 <tcp_slowtmr+0x1e2>
    pcb_remove = 0;
 800fa88:	f04f 0b00 	mov.w	fp, #0
    if (pcb->state == FIN_WAIT_2) {
 800fa8c:	7d23      	ldrb	r3, [r4, #20]
 800fa8e:	2b06      	cmp	r3, #6
 800fa90:	d10b      	bne.n	800faaa <tcp_slowtmr+0xfa>
      if (pcb->flags & TF_RXCLOSED) {
 800fa92:	7ea2      	ldrb	r2, [r4, #26]
 800fa94:	06d2      	lsls	r2, r2, #27
 800fa96:	d508      	bpl.n	800faaa <tcp_slowtmr+0xfa>
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 800fa98:	6832      	ldr	r2, [r6, #0]
 800fa9a:	6a21      	ldr	r1, [r4, #32]
 800fa9c:	1a52      	subs	r2, r2, r1
 800fa9e:	2a28      	cmp	r2, #40	; 0x28
          ++pcb_remove;
 800faa0:	bf84      	itt	hi
 800faa2:	f10b 0b01 	addhi.w	fp, fp, #1
 800faa6:	fa5f fb8b 	uxtbhi.w	fp, fp
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 800faaa:	7a25      	ldrb	r5, [r4, #8]
 800faac:	f015 0508 	ands.w	r5, r5, #8
 800fab0:	d019      	beq.n	800fae6 <tcp_slowtmr+0x136>
 800fab2:	2b04      	cmp	r3, #4
 800fab4:	d002      	beq.n	800fabc <tcp_slowtmr+0x10c>
       ((pcb->state == ESTABLISHED) ||
 800fab6:	2b07      	cmp	r3, #7
 800fab8:	f040 80c8 	bne.w	800fc4c <tcp_slowtmr+0x29c>
         (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL)
 800fabc:	f8d4 5090 	ldr.w	r5, [r4, #144]	; 0x90
 800fac0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800fac4:	6831      	ldr	r1, [r6, #0]
         (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL)
 800fac6:	f505 2224 	add.w	r2, r5, #671744	; 0xa4000
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800faca:	6a23      	ldr	r3, [r4, #32]
         (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL)
 800facc:	f602 42b8 	addw	r2, r2, #3256	; 0xcb8
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800fad0:	1ac9      	subs	r1, r1, r3
         (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL)
 800fad2:	fbb2 f2f0 	udiv	r2, r2, r0
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800fad6:	4291      	cmp	r1, r2
 800fad8:	f240 80a6 	bls.w	800fc28 <tcp_slowtmr+0x278>
        ++pcb_remove;
 800fadc:	f10b 0b01 	add.w	fp, fp, #1
        ++pcb_reset;
 800fae0:	2501      	movs	r5, #1
        ++pcb_remove;
 800fae2:	fa5f fb8b 	uxtb.w	fp, fp
    if (pcb->ooseq != NULL &&
 800fae6:	6f20      	ldr	r0, [r4, #112]	; 0x70
 800fae8:	b168      	cbz	r0, 800fb06 <tcp_slowtmr+0x156>
        (u32_t)tcp_ticks - pcb->tmr >= pcb->rto * TCP_OOSEQ_TIMEOUT) {
 800faea:	6833      	ldr	r3, [r6, #0]
 800faec:	6a22      	ldr	r2, [r4, #32]
 800faee:	1a9a      	subs	r2, r3, r2
 800faf0:	f9b4 3040 	ldrsh.w	r3, [r4, #64]	; 0x40
 800faf4:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    if (pcb->ooseq != NULL &&
 800faf8:	ebb2 0f43 	cmp.w	r2, r3, lsl #1
 800fafc:	d303      	bcc.n	800fb06 <tcp_slowtmr+0x156>
      tcp_segs_free(pcb->ooseq);
 800fafe:	f7ff ff19 	bl	800f934 <tcp_segs_free>
      pcb->ooseq = NULL;
 800fb02:	2300      	movs	r3, #0
 800fb04:	6723      	str	r3, [r4, #112]	; 0x70
    if (pcb->state == SYN_RCVD) {
 800fb06:	7d23      	ldrb	r3, [r4, #20]
 800fb08:	2b03      	cmp	r3, #3
 800fb0a:	f040 80a1 	bne.w	800fc50 <tcp_slowtmr+0x2a0>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800fb0e:	6833      	ldr	r3, [r6, #0]
 800fb10:	6a22      	ldr	r2, [r4, #32]
 800fb12:	1a9b      	subs	r3, r3, r2
 800fb14:	2b28      	cmp	r3, #40	; 0x28
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 800fb16:	d803      	bhi.n	800fb20 <tcp_slowtmr+0x170>
    if (pcb_remove) {
 800fb18:	f1bb 0f00 	cmp.w	fp, #0
 800fb1c:	f000 80cc 	beq.w	800fcb8 <tcp_slowtmr+0x308>
      tcp_pcb_purge(pcb);
 800fb20:	4620      	mov	r0, r4
      tcp_err_fn err_fn = pcb->errf;
 800fb22:	f8d4 b08c 	ldr.w	fp, [r4, #140]	; 0x8c
      tcp_pcb_purge(pcb);
 800fb26:	f7ff ff23 	bl	800f970 <tcp_pcb_purge>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 800fb2a:	683b      	ldr	r3, [r7, #0]
      if (prev != NULL) {
 800fb2c:	f1b8 0f00 	cmp.w	r8, #0
 800fb30:	f000 8096 	beq.w	800fc60 <tcp_slowtmr+0x2b0>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 800fb34:	429c      	cmp	r4, r3
 800fb36:	d106      	bne.n	800fb46 <tcp_slowtmr+0x196>
 800fb38:	464b      	mov	r3, r9
 800fb3a:	f240 4289 	movw	r2, #1161	; 0x489
 800fb3e:	4957      	ldr	r1, [pc, #348]	; (800fc9c <tcp_slowtmr+0x2ec>)
 800fb40:	4852      	ldr	r0, [pc, #328]	; (800fc8c <tcp_slowtmr+0x2dc>)
 800fb42:	f002 fdbd 	bl	80126c0 <iprintf>
        prev->next = pcb->next;
 800fb46:	68e3      	ldr	r3, [r4, #12]
 800fb48:	f8c8 300c 	str.w	r3, [r8, #12]
      if (pcb_reset) {
 800fb4c:	b14d      	cbz	r5, 800fb62 <tcp_slowtmr+0x1b2>
        tcp_rst(pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 800fb4e:	8b23      	ldrh	r3, [r4, #24]
 800fb50:	4622      	mov	r2, r4
 800fb52:	9301      	str	r3, [sp, #4]
 800fb54:	8ae3      	ldrh	r3, [r4, #22]
 800fb56:	9300      	str	r3, [sp, #0]
 800fb58:	1d23      	adds	r3, r4, #4
 800fb5a:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800fb5c:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 800fb5e:	f002 f9c1 	bl	8011ee4 <tcp_rst>
      err_arg = pcb->callback_arg;
 800fb62:	6923      	ldr	r3, [r4, #16]
      memp_free(MEMP_TCP_PCB, pcb2);
 800fb64:	4621      	mov	r1, r4
 800fb66:	2001      	movs	r0, #1
      pcb = pcb->next;
 800fb68:	68e5      	ldr	r5, [r4, #12]
      err_arg = pcb->callback_arg;
 800fb6a:	9303      	str	r3, [sp, #12]
      memp_free(MEMP_TCP_PCB, pcb2);
 800fb6c:	f7ff f9fa 	bl	800ef64 <memp_free>
      tcp_active_pcbs_changed = 0;
 800fb70:	2200      	movs	r2, #0
 800fb72:	f88a 2000 	strb.w	r2, [sl]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 800fb76:	f1bb 0f00 	cmp.w	fp, #0
 800fb7a:	d004      	beq.n	800fb86 <tcp_slowtmr+0x1d6>
 800fb7c:	9b03      	ldr	r3, [sp, #12]
 800fb7e:	f06f 010c 	mvn.w	r1, #12
 800fb82:	4618      	mov	r0, r3
 800fb84:	47d8      	blx	fp
      if (tcp_active_pcbs_changed) {
 800fb86:	f89a 3000 	ldrb.w	r3, [sl]
 800fb8a:	2b00      	cmp	r3, #0
 800fb8c:	f43f af56 	beq.w	800fa3c <tcp_slowtmr+0x8c>
 800fb90:	e71c      	b.n	800f9cc <tcp_slowtmr+0x1c>
          if (tcp_zero_window_probe(pcb) == ERR_OK) {
 800fb92:	4620      	mov	r0, r4
 800fb94:	f002 fa96 	bl	80120c4 <tcp_zero_window_probe>
 800fb98:	2800      	cmp	r0, #0
 800fb9a:	f47f af75 	bne.w	800fa88 <tcp_slowtmr+0xd8>
            if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 800fb9e:	f894 3095 	ldrb.w	r3, [r4, #149]	; 0x95
            pcb->persist_cnt = 0;
 800fba2:	f884 0094 	strb.w	r0, [r4, #148]	; 0x94
            if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 800fba6:	2b06      	cmp	r3, #6
 800fba8:	f63f af6e 	bhi.w	800fa88 <tcp_slowtmr+0xd8>
              pcb->persist_backoff++;
 800fbac:	3301      	adds	r3, #1
 800fbae:	f884 3095 	strb.w	r3, [r4, #149]	; 0x95
 800fbb2:	e769      	b.n	800fa88 <tcp_slowtmr+0xd8>
        if (pcb->rtime >= 0) {
 800fbb4:	f9b4 3030 	ldrsh.w	r3, [r4, #48]	; 0x30
 800fbb8:	2b00      	cmp	r3, #0
          ++pcb->rtime;
 800fbba:	bfa4      	itt	ge
 800fbbc:	3301      	addge	r3, #1
 800fbbe:	8623      	strhge	r3, [r4, #48]	; 0x30
        if (pcb->unacked != NULL && pcb->rtime >= pcb->rto) {
 800fbc0:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 800fbc2:	2b00      	cmp	r3, #0
 800fbc4:	f43f af60 	beq.w	800fa88 <tcp_slowtmr+0xd8>
 800fbc8:	f9b4 0030 	ldrsh.w	r0, [r4, #48]	; 0x30
 800fbcc:	f9b4 3040 	ldrsh.w	r3, [r4, #64]	; 0x40
 800fbd0:	4298      	cmp	r0, r3
 800fbd2:	f6ff af59 	blt.w	800fa88 <tcp_slowtmr+0xd8>
          if (pcb->state != SYN_SENT) {
 800fbd6:	2902      	cmp	r1, #2
 800fbd8:	d00a      	beq.n	800fbf0 <tcp_slowtmr+0x240>
            pcb->rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 800fbda:	f9b4 103c 	ldrsh.w	r1, [r4, #60]	; 0x3c
 800fbde:	f9b4 303e 	ldrsh.w	r3, [r4, #62]	; 0x3e
 800fbe2:	eb03 03e1 	add.w	r3, r3, r1, asr #3
 800fbe6:	492e      	ldr	r1, [pc, #184]	; (800fca0 <tcp_slowtmr+0x2f0>)
 800fbe8:	5c8a      	ldrb	r2, [r1, r2]
 800fbea:	4093      	lsls	r3, r2
 800fbec:	f8a4 3040 	strh.w	r3, [r4, #64]	; 0x40
          pcb->rtime = 0;
 800fbf0:	2300      	movs	r3, #0
          eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 800fbf2:	f8b4 2048 	ldrh.w	r2, [r4, #72]	; 0x48
          if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 800fbf6:	8e61      	ldrh	r1, [r4, #50]	; 0x32
          tcp_rexmit_rto(pcb);
 800fbf8:	4620      	mov	r0, r4
          pcb->rtime = 0;
 800fbfa:	8623      	strh	r3, [r4, #48]	; 0x30
          eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 800fbfc:	f8b4 305c 	ldrh.w	r3, [r4, #92]	; 0x5c
          pcb->cwnd = pcb->mss;
 800fc00:	f8a4 1048 	strh.w	r1, [r4, #72]	; 0x48
          pcb->ssthresh = eff_wnd >> 1;
 800fc04:	4293      	cmp	r3, r2
 800fc06:	bf28      	it	cs
 800fc08:	4613      	movcs	r3, r2
          if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 800fc0a:	004a      	lsls	r2, r1, #1
          pcb->ssthresh = eff_wnd >> 1;
 800fc0c:	085b      	lsrs	r3, r3, #1
          if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 800fc0e:	b292      	uxth	r2, r2
          pcb->ssthresh = eff_wnd >> 1;
 800fc10:	f8a4 304a 	strh.w	r3, [r4, #74]	; 0x4a
          if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 800fc14:	4293      	cmp	r3, r2
            pcb->ssthresh = (pcb->mss << 1);
 800fc16:	bf38      	it	cc
 800fc18:	f8a4 204a 	strhcc.w	r2, [r4, #74]	; 0x4a
          tcp_rexmit_rto(pcb);
 800fc1c:	f002 f9bc 	bl	8011f98 <tcp_rexmit_rto>
 800fc20:	e734      	b.n	800fa8c <tcp_slowtmr+0xdc>
      ++pcb_remove;
 800fc22:	f04f 0b01 	mov.w	fp, #1
 800fc26:	e731      	b.n	800fa8c <tcp_slowtmr+0xdc>
                (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 800fc28:	f894 3096 	ldrb.w	r3, [r4, #150]	; 0x96
 800fc2c:	4a1d      	ldr	r2, [pc, #116]	; (800fca4 <tcp_slowtmr+0x2f4>)
 800fc2e:	fb02 5303 	mla	r3, r2, r3, r5
                / TCP_SLOW_INTERVAL)
 800fc32:	fbb3 f3f0 	udiv	r3, r3, r0
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 800fc36:	4299      	cmp	r1, r3
 800fc38:	d908      	bls.n	800fc4c <tcp_slowtmr+0x29c>
        err = tcp_keepalive(pcb);
 800fc3a:	4620      	mov	r0, r4
 800fc3c:	f002 fa18 	bl	8012070 <tcp_keepalive>
        if (err == ERR_OK) {
 800fc40:	b920      	cbnz	r0, 800fc4c <tcp_slowtmr+0x29c>
          pcb->keep_cnt_sent++;
 800fc42:	f894 3096 	ldrb.w	r3, [r4, #150]	; 0x96
 800fc46:	3301      	adds	r3, #1
 800fc48:	f884 3096 	strb.w	r3, [r4, #150]	; 0x96
    pcb_reset = 0;
 800fc4c:	2500      	movs	r5, #0
 800fc4e:	e74a      	b.n	800fae6 <tcp_slowtmr+0x136>
    if (pcb->state == LAST_ACK) {
 800fc50:	2b09      	cmp	r3, #9
 800fc52:	f47f af61 	bne.w	800fb18 <tcp_slowtmr+0x168>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 800fc56:	6833      	ldr	r3, [r6, #0]
 800fc58:	6a22      	ldr	r2, [r4, #32]
 800fc5a:	1a9b      	subs	r3, r3, r2
 800fc5c:	2bf0      	cmp	r3, #240	; 0xf0
 800fc5e:	e75a      	b.n	800fb16 <tcp_slowtmr+0x166>
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 800fc60:	429c      	cmp	r4, r3
 800fc62:	d006      	beq.n	800fc72 <tcp_slowtmr+0x2c2>
 800fc64:	464b      	mov	r3, r9
 800fc66:	f240 428d 	movw	r2, #1165	; 0x48d
 800fc6a:	490f      	ldr	r1, [pc, #60]	; (800fca8 <tcp_slowtmr+0x2f8>)
 800fc6c:	4807      	ldr	r0, [pc, #28]	; (800fc8c <tcp_slowtmr+0x2dc>)
 800fc6e:	f002 fd27 	bl	80126c0 <iprintf>
        tcp_active_pcbs = pcb->next;
 800fc72:	68e3      	ldr	r3, [r4, #12]
 800fc74:	603b      	str	r3, [r7, #0]
 800fc76:	e769      	b.n	800fb4c <tcp_slowtmr+0x19c>
 800fc78:	24004cb8 	.word	0x24004cb8
 800fc7c:	2400020a 	.word	0x2400020a
 800fc80:	24004cb4 	.word	0x24004cb4
 800fc84:	24004cc4 	.word	0x24004cc4
 800fc88:	080148ae 	.word	0x080148ae
 800fc8c:	08013496 	.word	0x08013496
 800fc90:	080148d8 	.word	0x080148d8
 800fc94:	08014902 	.word	0x08014902
 800fc98:	08014860 	.word	0x08014860
 800fc9c:	0801492f 	.word	0x0801492f
 800fca0:	08014790 	.word	0x08014790
 800fca4:	000124f8 	.word	0x000124f8
 800fca8:	0801495a 	.word	0x0801495a
 800fcac:	24004cb0 	.word	0x24004cb0
 800fcb0:	080147b6 	.word	0x080147b6
 800fcb4:	08014984 	.word	0x08014984
      ++prev->polltmr;
 800fcb8:	7ee3      	ldrb	r3, [r4, #27]
      if (prev->polltmr >= prev->pollinterval) {
 800fcba:	7f22      	ldrb	r2, [r4, #28]
      ++prev->polltmr;
 800fcbc:	3301      	adds	r3, #1
      pcb = pcb->next;
 800fcbe:	68e5      	ldr	r5, [r4, #12]
      ++prev->polltmr;
 800fcc0:	b2db      	uxtb	r3, r3
      if (prev->polltmr >= prev->pollinterval) {
 800fcc2:	429a      	cmp	r2, r3
      ++prev->polltmr;
 800fcc4:	76e3      	strb	r3, [r4, #27]
      if (prev->polltmr >= prev->pollinterval) {
 800fcc6:	f63f aeba 	bhi.w	800fa3e <tcp_slowtmr+0x8e>
        TCP_EVENT_POLL(prev, err);
 800fcca:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
        prev->polltmr = 0;
 800fcce:	f884 b01b 	strb.w	fp, [r4, #27]
        tcp_active_pcbs_changed = 0;
 800fcd2:	f88a b000 	strb.w	fp, [sl]
        TCP_EVENT_POLL(prev, err);
 800fcd6:	b173      	cbz	r3, 800fcf6 <tcp_slowtmr+0x346>
 800fcd8:	4621      	mov	r1, r4
 800fcda:	6920      	ldr	r0, [r4, #16]
 800fcdc:	4798      	blx	r3
        if (tcp_active_pcbs_changed) {
 800fcde:	f89a 3000 	ldrb.w	r3, [sl]
 800fce2:	2b00      	cmp	r3, #0
 800fce4:	f47f ae72 	bne.w	800f9cc <tcp_slowtmr+0x1c>
        if (err == ERR_OK) {
 800fce8:	2800      	cmp	r0, #0
 800fcea:	f47f aea8 	bne.w	800fa3e <tcp_slowtmr+0x8e>
          tcp_output(prev);
 800fcee:	4620      	mov	r0, r4
 800fcf0:	f001 ff7a 	bl	8011be8 <tcp_output>
 800fcf4:	e6a3      	b.n	800fa3e <tcp_slowtmr+0x8e>
        TCP_EVENT_POLL(prev, err);
 800fcf6:	4658      	mov	r0, fp
 800fcf8:	e7f1      	b.n	800fcde <tcp_slowtmr+0x32e>
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 800fcfa:	7d2b      	ldrb	r3, [r5, #20]
 800fcfc:	2b0a      	cmp	r3, #10
 800fcfe:	d006      	beq.n	800fd0e <tcp_slowtmr+0x35e>
 800fd00:	4643      	mov	r3, r8
 800fd02:	f240 42bd 	movw	r2, #1213	; 0x4bd
 800fd06:	4651      	mov	r1, sl
 800fd08:	4648      	mov	r0, r9
 800fd0a:	f002 fcd9 	bl	80126c0 <iprintf>
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 800fd0e:	6833      	ldr	r3, [r6, #0]
 800fd10:	6a2a      	ldr	r2, [r5, #32]
 800fd12:	1a9b      	subs	r3, r3, r2
 800fd14:	2bf0      	cmp	r3, #240	; 0xf0
 800fd16:	d816      	bhi.n	800fd46 <tcp_slowtmr+0x396>
      pcb = pcb->next;
 800fd18:	462c      	mov	r4, r5
 800fd1a:	68ed      	ldr	r5, [r5, #12]
 800fd1c:	e665      	b.n	800f9ea <tcp_slowtmr+0x3a>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 800fd1e:	683b      	ldr	r3, [r7, #0]
 800fd20:	429d      	cmp	r5, r3
 800fd22:	d106      	bne.n	800fd32 <tcp_slowtmr+0x382>
 800fd24:	4643      	mov	r3, r8
 800fd26:	f240 42cb 	movw	r2, #1227	; 0x4cb
 800fd2a:	4910      	ldr	r1, [pc, #64]	; (800fd6c <tcp_slowtmr+0x3bc>)
 800fd2c:	4648      	mov	r0, r9
 800fd2e:	f002 fcc7 	bl	80126c0 <iprintf>
        prev->next = pcb->next;
 800fd32:	68eb      	ldr	r3, [r5, #12]
 800fd34:	60e3      	str	r3, [r4, #12]
      pcb = pcb->next;
 800fd36:	f8d5 b00c 	ldr.w	fp, [r5, #12]
      memp_free(MEMP_TCP_PCB, pcb2);
 800fd3a:	4629      	mov	r1, r5
 800fd3c:	2001      	movs	r0, #1
 800fd3e:	f7ff f911 	bl	800ef64 <memp_free>
      pcb = pcb->next;
 800fd42:	465d      	mov	r5, fp
 800fd44:	e651      	b.n	800f9ea <tcp_slowtmr+0x3a>
      tcp_pcb_purge(pcb);
 800fd46:	4628      	mov	r0, r5
 800fd48:	f7ff fe12 	bl	800f970 <tcp_pcb_purge>
      if (prev != NULL) {
 800fd4c:	2c00      	cmp	r4, #0
 800fd4e:	d1e6      	bne.n	800fd1e <tcp_slowtmr+0x36e>
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 800fd50:	683b      	ldr	r3, [r7, #0]
 800fd52:	429d      	cmp	r5, r3
 800fd54:	d006      	beq.n	800fd64 <tcp_slowtmr+0x3b4>
 800fd56:	4643      	mov	r3, r8
 800fd58:	f240 42cf 	movw	r2, #1231	; 0x4cf
 800fd5c:	4904      	ldr	r1, [pc, #16]	; (800fd70 <tcp_slowtmr+0x3c0>)
 800fd5e:	4648      	mov	r0, r9
 800fd60:	f002 fcae 	bl	80126c0 <iprintf>
        tcp_tw_pcbs = pcb->next;
 800fd64:	68eb      	ldr	r3, [r5, #12]
 800fd66:	603b      	str	r3, [r7, #0]
 800fd68:	e7e5      	b.n	800fd36 <tcp_slowtmr+0x386>
 800fd6a:	bf00      	nop
 800fd6c:	080149b3 	.word	0x080149b3
 800fd70:	080149da 	.word	0x080149da

0800fd74 <tcp_pcb_remove>:
 * @param pcb tcp_pcb to purge. The pcb itself is NOT deallocated!
 */
void
tcp_pcb_remove(struct tcp_pcb **pcblist, struct tcp_pcb *pcb)
{
  TCP_RMV(pcblist, pcb);
 800fd74:	6803      	ldr	r3, [r0, #0]
 800fd76:	428b      	cmp	r3, r1
{
 800fd78:	b510      	push	{r4, lr}
 800fd7a:	460c      	mov	r4, r1
  TCP_RMV(pcblist, pcb);
 800fd7c:	d137      	bne.n	800fdee <tcp_pcb_remove+0x7a>
 800fd7e:	68cb      	ldr	r3, [r1, #12]
 800fd80:	6003      	str	r3, [r0, #0]
 800fd82:	2300      	movs	r3, #0

  tcp_pcb_purge(pcb);
 800fd84:	4620      	mov	r0, r4
  TCP_RMV(pcblist, pcb);
 800fd86:	60e3      	str	r3, [r4, #12]
  tcp_pcb_purge(pcb);
 800fd88:	f7ff fdf2 	bl	800f970 <tcp_pcb_purge>

  /* if there is an outstanding delayed ACKs, send it */
  if (pcb->state != TIME_WAIT &&
 800fd8c:	7d23      	ldrb	r3, [r4, #20]
 800fd8e:	2b0a      	cmp	r3, #10
 800fd90:	d00a      	beq.n	800fda8 <tcp_pcb_remove+0x34>
 800fd92:	2b01      	cmp	r3, #1
 800fd94:	d008      	beq.n	800fda8 <tcp_pcb_remove+0x34>
     pcb->state != LISTEN &&
     pcb->flags & TF_ACK_DELAY) {
 800fd96:	7ea3      	ldrb	r3, [r4, #26]
     pcb->state != LISTEN &&
 800fd98:	07da      	lsls	r2, r3, #31
 800fd9a:	d505      	bpl.n	800fda8 <tcp_pcb_remove+0x34>
    pcb->flags |= TF_ACK_NOW;
 800fd9c:	f043 0302 	orr.w	r3, r3, #2
    tcp_output(pcb);
 800fda0:	4620      	mov	r0, r4
    pcb->flags |= TF_ACK_NOW;
 800fda2:	76a3      	strb	r3, [r4, #26]
    tcp_output(pcb);
 800fda4:	f001 ff20 	bl	8011be8 <tcp_output>
  }

  if (pcb->state != LISTEN) {
 800fda8:	7d23      	ldrb	r3, [r4, #20]
 800fdaa:	2b01      	cmp	r3, #1
 800fdac:	d01a      	beq.n	800fde4 <tcp_pcb_remove+0x70>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 800fdae:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 800fdb0:	b133      	cbz	r3, 800fdc0 <tcp_pcb_remove+0x4c>
 800fdb2:	4b13      	ldr	r3, [pc, #76]	; (800fe00 <tcp_pcb_remove+0x8c>)
 800fdb4:	f240 7253 	movw	r2, #1875	; 0x753
 800fdb8:	4912      	ldr	r1, [pc, #72]	; (800fe04 <tcp_pcb_remove+0x90>)
 800fdba:	4813      	ldr	r0, [pc, #76]	; (800fe08 <tcp_pcb_remove+0x94>)
 800fdbc:	f002 fc80 	bl	80126c0 <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 800fdc0:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 800fdc2:	b133      	cbz	r3, 800fdd2 <tcp_pcb_remove+0x5e>
 800fdc4:	4b0e      	ldr	r3, [pc, #56]	; (800fe00 <tcp_pcb_remove+0x8c>)
 800fdc6:	f240 7254 	movw	r2, #1876	; 0x754
 800fdca:	4910      	ldr	r1, [pc, #64]	; (800fe0c <tcp_pcb_remove+0x98>)
 800fdcc:	480e      	ldr	r0, [pc, #56]	; (800fe08 <tcp_pcb_remove+0x94>)
 800fdce:	f002 fc77 	bl	80126c0 <iprintf>
#if TCP_QUEUE_OOSEQ
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 800fdd2:	6f23      	ldr	r3, [r4, #112]	; 0x70
 800fdd4:	b133      	cbz	r3, 800fde4 <tcp_pcb_remove+0x70>
 800fdd6:	4b0a      	ldr	r3, [pc, #40]	; (800fe00 <tcp_pcb_remove+0x8c>)
 800fdd8:	f240 7256 	movw	r2, #1878	; 0x756
 800fddc:	490c      	ldr	r1, [pc, #48]	; (800fe10 <tcp_pcb_remove+0x9c>)
 800fdde:	480a      	ldr	r0, [pc, #40]	; (800fe08 <tcp_pcb_remove+0x94>)
 800fde0:	f002 fc6e 	bl	80126c0 <iprintf>
#endif /* TCP_QUEUE_OOSEQ */
  }

  pcb->state = CLOSED;
 800fde4:	2300      	movs	r3, #0
 800fde6:	7523      	strb	r3, [r4, #20]
  /* reset the local port to prevent the pcb from being 'bound' */
  pcb->local_port = 0;
 800fde8:	82e3      	strh	r3, [r4, #22]
 800fdea:	bd10      	pop	{r4, pc}
 800fdec:	4613      	mov	r3, r2
  TCP_RMV(pcblist, pcb);
 800fdee:	2b00      	cmp	r3, #0
 800fdf0:	d0c7      	beq.n	800fd82 <tcp_pcb_remove+0xe>
 800fdf2:	68da      	ldr	r2, [r3, #12]
 800fdf4:	4294      	cmp	r4, r2
 800fdf6:	d1f9      	bne.n	800fdec <tcp_pcb_remove+0x78>
 800fdf8:	68e2      	ldr	r2, [r4, #12]
 800fdfa:	60da      	str	r2, [r3, #12]
 800fdfc:	e7c1      	b.n	800fd82 <tcp_pcb_remove+0xe>
 800fdfe:	bf00      	nop
 800fe00:	080147b6 	.word	0x080147b6
 800fe04:	08014818 	.word	0x08014818
 800fe08:	08013496 	.word	0x08013496
 800fe0c:	08014830 	.word	0x08014830
 800fe10:	08014849 	.word	0x08014849

0800fe14 <tcp_close_shutdown>:
{
 800fe14:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800fe16:	7d03      	ldrb	r3, [r0, #20]
 800fe18:	4604      	mov	r4, r0
  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 800fe1a:	2900      	cmp	r1, #0
 800fe1c:	d049      	beq.n	800feb2 <tcp_close_shutdown+0x9e>
 800fe1e:	2b04      	cmp	r3, #4
 800fe20:	d001      	beq.n	800fe26 <tcp_close_shutdown+0x12>
 800fe22:	2b07      	cmp	r3, #7
 800fe24:	d145      	bne.n	800feb2 <tcp_close_shutdown+0x9e>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 800fe26:	6f62      	ldr	r2, [r4, #116]	; 0x74
 800fe28:	b91a      	cbnz	r2, 800fe32 <tcp_close_shutdown+0x1e>
 800fe2a:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 800fe2c:	f5b2 6f06 	cmp.w	r2, #2144	; 0x860
 800fe30:	d03f      	beq.n	800feb2 <tcp_close_shutdown+0x9e>
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 800fe32:	7ea3      	ldrb	r3, [r4, #26]
 800fe34:	06db      	lsls	r3, r3, #27
 800fe36:	d406      	bmi.n	800fe46 <tcp_close_shutdown+0x32>
 800fe38:	4b3f      	ldr	r3, [pc, #252]	; (800ff38 <tcp_close_shutdown+0x124>)
 800fe3a:	f240 120f 	movw	r2, #271	; 0x10f
 800fe3e:	493f      	ldr	r1, [pc, #252]	; (800ff3c <tcp_close_shutdown+0x128>)
 800fe40:	483f      	ldr	r0, [pc, #252]	; (800ff40 <tcp_close_shutdown+0x12c>)
 800fe42:	f002 fc3d 	bl	80126c0 <iprintf>
      tcp_rst(pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 800fe46:	8b23      	ldrh	r3, [r4, #24]
 800fe48:	4622      	mov	r2, r4
 800fe4a:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800fe4c:	9301      	str	r3, [sp, #4]
 800fe4e:	8ae3      	ldrh	r3, [r4, #22]
 800fe50:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 800fe52:	9300      	str	r3, [sp, #0]
 800fe54:	1d23      	adds	r3, r4, #4
 800fe56:	f002 f845 	bl	8011ee4 <tcp_rst>
      tcp_pcb_purge(pcb);
 800fe5a:	4620      	mov	r0, r4
 800fe5c:	f7ff fd88 	bl	800f970 <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 800fe60:	4a38      	ldr	r2, [pc, #224]	; (800ff44 <tcp_close_shutdown+0x130>)
 800fe62:	6813      	ldr	r3, [r2, #0]
 800fe64:	429c      	cmp	r4, r3
 800fe66:	d115      	bne.n	800fe94 <tcp_close_shutdown+0x80>
 800fe68:	68e3      	ldr	r3, [r4, #12]
 800fe6a:	6013      	str	r3, [r2, #0]
 800fe6c:	2300      	movs	r3, #0
 800fe6e:	2201      	movs	r2, #1
 800fe70:	60e3      	str	r3, [r4, #12]
 800fe72:	4b35      	ldr	r3, [pc, #212]	; (800ff48 <tcp_close_shutdown+0x134>)
 800fe74:	701a      	strb	r2, [r3, #0]
      if (pcb->state == ESTABLISHED) {
 800fe76:	7d23      	ldrb	r3, [r4, #20]
 800fe78:	2b04      	cmp	r3, #4
 800fe7a:	d113      	bne.n	800fea4 <tcp_close_shutdown+0x90>
        pcb->state = TIME_WAIT;
 800fe7c:	230a      	movs	r3, #10
 800fe7e:	7523      	strb	r3, [r4, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 800fe80:	4b32      	ldr	r3, [pc, #200]	; (800ff4c <tcp_close_shutdown+0x138>)
 800fe82:	681a      	ldr	r2, [r3, #0]
 800fe84:	601c      	str	r4, [r3, #0]
 800fe86:	60e2      	str	r2, [r4, #12]
 800fe88:	f002 f9ce 	bl	8012228 <tcp_timer_needed>
}
 800fe8c:	2000      	movs	r0, #0
 800fe8e:	b003      	add	sp, #12
 800fe90:	bd30      	pop	{r4, r5, pc}
 800fe92:	4613      	mov	r3, r2
      TCP_RMV_ACTIVE(pcb);
 800fe94:	2b00      	cmp	r3, #0
 800fe96:	d0e9      	beq.n	800fe6c <tcp_close_shutdown+0x58>
 800fe98:	68da      	ldr	r2, [r3, #12]
 800fe9a:	4294      	cmp	r4, r2
 800fe9c:	d1f9      	bne.n	800fe92 <tcp_close_shutdown+0x7e>
 800fe9e:	68e2      	ldr	r2, [r4, #12]
 800fea0:	60da      	str	r2, [r3, #12]
 800fea2:	e7e3      	b.n	800fe6c <tcp_close_shutdown+0x58>
        if (tcp_input_pcb == pcb) {
 800fea4:	4b2a      	ldr	r3, [pc, #168]	; (800ff50 <tcp_close_shutdown+0x13c>)
 800fea6:	681b      	ldr	r3, [r3, #0]
 800fea8:	429c      	cmp	r4, r3
 800feaa:	d117      	bne.n	800fedc <tcp_close_shutdown+0xc8>
          tcp_trigger_input_pcb_close();
 800feac:	f001 fd04 	bl	80118b8 <tcp_trigger_input_pcb_close>
 800feb0:	e7ec      	b.n	800fe8c <tcp_close_shutdown+0x78>
  switch (pcb->state) {
 800feb2:	2b01      	cmp	r3, #1
 800feb4:	d020      	beq.n	800fef8 <tcp_close_shutdown+0xe4>
 800feb6:	d307      	bcc.n	800fec8 <tcp_close_shutdown+0xb4>
 800feb8:	2b02      	cmp	r3, #2
 800feba:	d033      	beq.n	800ff24 <tcp_close_shutdown+0x110>
    return tcp_close_shutdown_fin(pcb);
 800febc:	4620      	mov	r0, r4
}
 800febe:	b003      	add	sp, #12
 800fec0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
    return tcp_close_shutdown_fin(pcb);
 800fec4:	f7ff bc8c 	b.w	800f7e0 <tcp_close_shutdown_fin>
    if (pcb->local_port != 0) {
 800fec8:	8ae3      	ldrh	r3, [r4, #22]
 800feca:	b13b      	cbz	r3, 800fedc <tcp_close_shutdown+0xc8>
      TCP_RMV(&tcp_bound_pcbs, pcb);
 800fecc:	4a21      	ldr	r2, [pc, #132]	; (800ff54 <tcp_close_shutdown+0x140>)
 800fece:	6813      	ldr	r3, [r2, #0]
 800fed0:	429c      	cmp	r4, r3
 800fed2:	d109      	bne.n	800fee8 <tcp_close_shutdown+0xd4>
 800fed4:	68e3      	ldr	r3, [r4, #12]
 800fed6:	6013      	str	r3, [r2, #0]
 800fed8:	2300      	movs	r3, #0
 800feda:	60e3      	str	r3, [r4, #12]
          memp_free(MEMP_TCP_PCB, pcb);
 800fedc:	4621      	mov	r1, r4
 800fede:	2001      	movs	r0, #1
    memp_free(MEMP_TCP_PCB, pcb);
 800fee0:	f7ff f840 	bl	800ef64 <memp_free>
    break;
 800fee4:	e7d2      	b.n	800fe8c <tcp_close_shutdown+0x78>
 800fee6:	4613      	mov	r3, r2
      TCP_RMV(&tcp_bound_pcbs, pcb);
 800fee8:	2b00      	cmp	r3, #0
 800feea:	d0f5      	beq.n	800fed8 <tcp_close_shutdown+0xc4>
 800feec:	68da      	ldr	r2, [r3, #12]
 800feee:	4294      	cmp	r4, r2
 800fef0:	d1f9      	bne.n	800fee6 <tcp_close_shutdown+0xd2>
 800fef2:	68e2      	ldr	r2, [r4, #12]
 800fef4:	60da      	str	r2, [r3, #12]
 800fef6:	e7ef      	b.n	800fed8 <tcp_close_shutdown+0xc4>
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen*)pcb);
 800fef8:	4917      	ldr	r1, [pc, #92]	; (800ff58 <tcp_close_shutdown+0x144>)
         pcb->listener = NULL;
 800fefa:	2000      	movs	r0, #0
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen*)pcb);
 800fefc:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
 800ff00:	6812      	ldr	r2, [r2, #0]
   for (pcb = list; pcb != NULL; pcb = pcb->next) {
 800ff02:	b94a      	cbnz	r2, 800ff18 <tcp_close_shutdown+0x104>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 800ff04:	3301      	adds	r3, #1
 800ff06:	2b04      	cmp	r3, #4
 800ff08:	d1f8      	bne.n	800fefc <tcp_close_shutdown+0xe8>
    tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 800ff0a:	4621      	mov	r1, r4
 800ff0c:	4813      	ldr	r0, [pc, #76]	; (800ff5c <tcp_close_shutdown+0x148>)
 800ff0e:	f7ff ff31 	bl	800fd74 <tcp_pcb_remove>
    memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 800ff12:	4621      	mov	r1, r4
 800ff14:	2002      	movs	r0, #2
 800ff16:	e7e3      	b.n	800fee0 <tcp_close_shutdown+0xcc>
      if (pcb->listener == lpcb) {
 800ff18:	6f95      	ldr	r5, [r2, #120]	; 0x78
 800ff1a:	42ac      	cmp	r4, r5
         pcb->listener = NULL;
 800ff1c:	bf08      	it	eq
 800ff1e:	6790      	streq	r0, [r2, #120]	; 0x78
   for (pcb = list; pcb != NULL; pcb = pcb->next) {
 800ff20:	68d2      	ldr	r2, [r2, #12]
 800ff22:	e7ee      	b.n	800ff02 <tcp_close_shutdown+0xee>
    TCP_PCB_REMOVE_ACTIVE(pcb);
 800ff24:	4621      	mov	r1, r4
 800ff26:	4807      	ldr	r0, [pc, #28]	; (800ff44 <tcp_close_shutdown+0x130>)
 800ff28:	f7ff ff24 	bl	800fd74 <tcp_pcb_remove>
 800ff2c:	2001      	movs	r0, #1
 800ff2e:	4b06      	ldr	r3, [pc, #24]	; (800ff48 <tcp_close_shutdown+0x134>)
    memp_free(MEMP_TCP_PCB, pcb);
 800ff30:	4621      	mov	r1, r4
    TCP_PCB_REMOVE_ACTIVE(pcb);
 800ff32:	7018      	strb	r0, [r3, #0]
 800ff34:	e7d4      	b.n	800fee0 <tcp_close_shutdown+0xcc>
 800ff36:	bf00      	nop
 800ff38:	080147b6 	.word	0x080147b6
 800ff3c:	0801479d 	.word	0x0801479d
 800ff40:	08013496 	.word	0x08013496
 800ff44:	24004cb4 	.word	0x24004cb4
 800ff48:	24004cb0 	.word	0x24004cb0
 800ff4c:	24004cc4 	.word	0x24004cc4
 800ff50:	24004cc8 	.word	0x24004cc8
 800ff54:	24004cc0 	.word	0x24004cc0
 800ff58:	08014808 	.word	0x08014808
 800ff5c:	24004cbc 	.word	0x24004cbc

0800ff60 <tcp_close>:
  if (pcb->state != LISTEN) {
 800ff60:	7d03      	ldrb	r3, [r0, #20]
  return tcp_close_shutdown(pcb, 1);
 800ff62:	2101      	movs	r1, #1
  if (pcb->state != LISTEN) {
 800ff64:	2b01      	cmp	r3, #1
    pcb->flags |= TF_RXCLOSED;
 800ff66:	bf1e      	ittt	ne
 800ff68:	7e83      	ldrbne	r3, [r0, #26]
 800ff6a:	f043 0310 	orrne.w	r3, r3, #16
 800ff6e:	7683      	strbne	r3, [r0, #26]
  return tcp_close_shutdown(pcb, 1);
 800ff70:	f7ff bf50 	b.w	800fe14 <tcp_close_shutdown>

0800ff74 <tcp_recv_null>:
{
 800ff74:	b510      	push	{r4, lr}
 800ff76:	4608      	mov	r0, r1
  if (p != NULL) {
 800ff78:	4614      	mov	r4, r2
 800ff7a:	b13a      	cbz	r2, 800ff8c <tcp_recv_null+0x18>
    tcp_recved(pcb, p->tot_len);
 800ff7c:	8911      	ldrh	r1, [r2, #8]
 800ff7e:	f7ff fc8d 	bl	800f89c <tcp_recved>
    pbuf_free(p);
 800ff82:	4620      	mov	r0, r4
 800ff84:	f7ff f954 	bl	800f230 <pbuf_free>
}
 800ff88:	2000      	movs	r0, #0
 800ff8a:	bd10      	pop	{r4, pc}
  } else if (err == ERR_OK) {
 800ff8c:	2b00      	cmp	r3, #0
 800ff8e:	d1fb      	bne.n	800ff88 <tcp_recv_null+0x14>
}
 800ff90:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    return tcp_close(pcb);
 800ff94:	f7ff bfe4 	b.w	800ff60 <tcp_close>

0800ff98 <tcp_process_refused_data>:
{
 800ff98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    u8_t refused_flags = pcb->refused_data->flags;
 800ff9a:	6f46      	ldr	r6, [r0, #116]	; 0x74
    pcb->refused_data = NULL;
 800ff9c:	2300      	movs	r3, #0
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 800ff9e:	f8d0 5080 	ldr.w	r5, [r0, #128]	; 0x80
{
 800ffa2:	4604      	mov	r4, r0
    u8_t refused_flags = pcb->refused_data->flags;
 800ffa4:	7b77      	ldrb	r7, [r6, #13]
    pcb->refused_data = NULL;
 800ffa6:	6743      	str	r3, [r0, #116]	; 0x74
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 800ffa8:	b1dd      	cbz	r5, 800ffe2 <tcp_process_refused_data+0x4a>
 800ffaa:	4601      	mov	r1, r0
 800ffac:	4632      	mov	r2, r6
 800ffae:	6900      	ldr	r0, [r0, #16]
 800ffb0:	47a8      	blx	r5
 800ffb2:	4605      	mov	r5, r0
    if (err == ERR_OK) {
 800ffb4:	b9e0      	cbnz	r0, 800fff0 <tcp_process_refused_data+0x58>
      if (refused_flags & PBUF_FLAG_TCP_FIN
 800ffb6:	06bb      	lsls	r3, r7, #26
 800ffb8:	d511      	bpl.n	800ffde <tcp_process_refused_data+0x46>
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 800ffba:	8d23      	ldrh	r3, [r4, #40]	; 0x28
        TCP_EVENT_CLOSED(pcb, err);
 800ffbc:	f8d4 6080 	ldr.w	r6, [r4, #128]	; 0x80
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 800ffc0:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
          pcb->rcv_wnd++;
 800ffc4:	bf1c      	itt	ne
 800ffc6:	3301      	addne	r3, #1
 800ffc8:	8523      	strhne	r3, [r4, #40]	; 0x28
        TCP_EVENT_CLOSED(pcb, err);
 800ffca:	b146      	cbz	r6, 800ffde <tcp_process_refused_data+0x46>
 800ffcc:	2300      	movs	r3, #0
 800ffce:	4621      	mov	r1, r4
 800ffd0:	6920      	ldr	r0, [r4, #16]
 800ffd2:	461a      	mov	r2, r3
 800ffd4:	47b0      	blx	r6
        if (err == ERR_ABRT) {
 800ffd6:	300d      	adds	r0, #13
 800ffd8:	d101      	bne.n	800ffde <tcp_process_refused_data+0x46>
          return ERR_ABRT;
 800ffda:	f06f 050c 	mvn.w	r5, #12
}
 800ffde:	4628      	mov	r0, r5
 800ffe0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 800ffe2:	4601      	mov	r1, r0
 800ffe4:	462b      	mov	r3, r5
 800ffe6:	4632      	mov	r2, r6
 800ffe8:	4628      	mov	r0, r5
 800ffea:	f7ff ffc3 	bl	800ff74 <tcp_recv_null>
 800ffee:	e7e0      	b.n	800ffb2 <tcp_process_refused_data+0x1a>
    } else if (err == ERR_ABRT) {
 800fff0:	f110 050d 	adds.w	r5, r0, #13
 800fff4:	d0f1      	beq.n	800ffda <tcp_process_refused_data+0x42>
      pcb->refused_data = refused_data;
 800fff6:	6766      	str	r6, [r4, #116]	; 0x74
      return ERR_INPROGRESS;
 800fff8:	f06f 0504 	mvn.w	r5, #4
 800fffc:	e7ef      	b.n	800ffde <tcp_process_refused_data+0x46>
	...

08010000 <tcp_fasttmr>:
{
 8010000:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  ++tcp_timer_ctr;
 8010004:	4d1b      	ldr	r5, [pc, #108]	; (8010074 <tcp_fasttmr+0x74>)
  pcb = tcp_active_pcbs;
 8010006:	4f1c      	ldr	r7, [pc, #112]	; (8010078 <tcp_fasttmr+0x78>)
  ++tcp_timer_ctr;
 8010008:	782b      	ldrb	r3, [r5, #0]
        tcp_active_pcbs_changed = 0;
 801000a:	4e1c      	ldr	r6, [pc, #112]	; (801007c <tcp_fasttmr+0x7c>)
  ++tcp_timer_ctr;
 801000c:	3301      	adds	r3, #1
 801000e:	702b      	strb	r3, [r5, #0]
  pcb = tcp_active_pcbs;
 8010010:	683c      	ldr	r4, [r7, #0]
        tcp_active_pcbs_changed = 0;
 8010012:	f04f 0800 	mov.w	r8, #0
  while (pcb != NULL) {
 8010016:	b90c      	cbnz	r4, 801001c <tcp_fasttmr+0x1c>
}
 8010018:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if (pcb->last_timer != tcp_timer_ctr) {
 801001c:	782b      	ldrb	r3, [r5, #0]
 801001e:	7f62      	ldrb	r2, [r4, #29]
 8010020:	429a      	cmp	r2, r3
 8010022:	d024      	beq.n	801006e <tcp_fasttmr+0x6e>
      pcb->last_timer = tcp_timer_ctr;
 8010024:	7763      	strb	r3, [r4, #29]
      if (pcb->flags & TF_ACK_DELAY) {
 8010026:	7ea3      	ldrb	r3, [r4, #26]
 8010028:	07d9      	lsls	r1, r3, #31
 801002a:	d509      	bpl.n	8010040 <tcp_fasttmr+0x40>
        tcp_ack_now(pcb);
 801002c:	f043 0302 	orr.w	r3, r3, #2
        tcp_output(pcb);
 8010030:	4620      	mov	r0, r4
        tcp_ack_now(pcb);
 8010032:	76a3      	strb	r3, [r4, #26]
        tcp_output(pcb);
 8010034:	f001 fdd8 	bl	8011be8 <tcp_output>
        pcb->flags &= ~(TF_ACK_DELAY | TF_ACK_NOW);
 8010038:	7ea3      	ldrb	r3, [r4, #26]
 801003a:	f023 0303 	bic.w	r3, r3, #3
 801003e:	76a3      	strb	r3, [r4, #26]
      if (pcb->flags & TF_CLOSEPEND) {
 8010040:	7ea3      	ldrb	r3, [r4, #26]
 8010042:	071a      	lsls	r2, r3, #28
 8010044:	d505      	bpl.n	8010052 <tcp_fasttmr+0x52>
        pcb->flags &= ~(TF_CLOSEPEND);
 8010046:	f023 0308 	bic.w	r3, r3, #8
        tcp_close_shutdown_fin(pcb);
 801004a:	4620      	mov	r0, r4
        pcb->flags &= ~(TF_CLOSEPEND);
 801004c:	76a3      	strb	r3, [r4, #26]
        tcp_close_shutdown_fin(pcb);
 801004e:	f7ff fbc7 	bl	800f7e0 <tcp_close_shutdown_fin>
      if (pcb->refused_data != NULL) {
 8010052:	6f63      	ldr	r3, [r4, #116]	; 0x74
      next = pcb->next;
 8010054:	f8d4 900c 	ldr.w	r9, [r4, #12]
      if (pcb->refused_data != NULL) {
 8010058:	b13b      	cbz	r3, 801006a <tcp_fasttmr+0x6a>
        tcp_process_refused_data(pcb);
 801005a:	4620      	mov	r0, r4
        tcp_active_pcbs_changed = 0;
 801005c:	f886 8000 	strb.w	r8, [r6]
        tcp_process_refused_data(pcb);
 8010060:	f7ff ff9a 	bl	800ff98 <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 8010064:	7833      	ldrb	r3, [r6, #0]
 8010066:	2b00      	cmp	r3, #0
 8010068:	d1d2      	bne.n	8010010 <tcp_fasttmr+0x10>
{
 801006a:	464c      	mov	r4, r9
 801006c:	e7d3      	b.n	8010016 <tcp_fasttmr+0x16>
      pcb = pcb->next;
 801006e:	f8d4 900c 	ldr.w	r9, [r4, #12]
 8010072:	e7fa      	b.n	801006a <tcp_fasttmr+0x6a>
 8010074:	2400020a 	.word	0x2400020a
 8010078:	24004cb4 	.word	0x24004cb4
 801007c:	24004cb0 	.word	0x24004cb0

08010080 <tcp_tmr>:
{
 8010080:	b508      	push	{r3, lr}
  tcp_fasttmr();
 8010082:	f7ff ffbd 	bl	8010000 <tcp_fasttmr>
  if (++tcp_timer & 1) {
 8010086:	4a06      	ldr	r2, [pc, #24]	; (80100a0 <tcp_tmr+0x20>)
 8010088:	7813      	ldrb	r3, [r2, #0]
 801008a:	3301      	adds	r3, #1
 801008c:	b2db      	uxtb	r3, r3
 801008e:	7013      	strb	r3, [r2, #0]
 8010090:	07db      	lsls	r3, r3, #31
 8010092:	d503      	bpl.n	801009c <tcp_tmr+0x1c>
}
 8010094:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    tcp_slowtmr();
 8010098:	f7ff bc8a 	b.w	800f9b0 <tcp_slowtmr>
 801009c:	bd08      	pop	{r3, pc}
 801009e:	bf00      	nop
 80100a0:	24000209 	.word	0x24000209

080100a4 <tcp_abandon>:
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 80100a4:	7d03      	ldrb	r3, [r0, #20]
 80100a6:	2b01      	cmp	r3, #1
{
 80100a8:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
 80100ac:	4604      	mov	r4, r0
 80100ae:	460e      	mov	r6, r1
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 80100b0:	d106      	bne.n	80100c0 <tcp_abandon+0x1c>
 80100b2:	4b30      	ldr	r3, [pc, #192]	; (8010174 <tcp_abandon+0xd0>)
 80100b4:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 80100b8:	492f      	ldr	r1, [pc, #188]	; (8010178 <tcp_abandon+0xd4>)
 80100ba:	4830      	ldr	r0, [pc, #192]	; (801017c <tcp_abandon+0xd8>)
 80100bc:	f002 fb00 	bl	80126c0 <iprintf>
  if (pcb->state == TIME_WAIT) {
 80100c0:	7d23      	ldrb	r3, [r4, #20]
 80100c2:	2b0a      	cmp	r3, #10
 80100c4:	d10a      	bne.n	80100dc <tcp_abandon+0x38>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 80100c6:	4621      	mov	r1, r4
 80100c8:	482d      	ldr	r0, [pc, #180]	; (8010180 <tcp_abandon+0xdc>)
 80100ca:	f7ff fe53 	bl	800fd74 <tcp_pcb_remove>
    memp_free(MEMP_TCP_PCB, pcb);
 80100ce:	4621      	mov	r1, r4
 80100d0:	2001      	movs	r0, #1
}
 80100d2:	b002      	add	sp, #8
 80100d4:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    memp_free(MEMP_TCP_PCB, pcb);
 80100d8:	f7fe bf44 	b.w	800ef64 <memp_free>
    seqno = pcb->snd_nxt;
 80100dc:	f8d4 904c 	ldr.w	r9, [r4, #76]	; 0x4c
    ackno = pcb->rcv_nxt;
 80100e0:	f8d4 a024 	ldr.w	sl, [r4, #36]	; 0x24
    errf = pcb->errf;
 80100e4:	f8d4 708c 	ldr.w	r7, [r4, #140]	; 0x8c
    errf_arg = pcb->callback_arg;
 80100e8:	f8d4 8010 	ldr.w	r8, [r4, #16]
 80100ec:	8ae5      	ldrh	r5, [r4, #22]
    if (pcb->state == CLOSED) {
 80100ee:	b99b      	cbnz	r3, 8010118 <tcp_abandon+0x74>
      if (pcb->local_port != 0) {
 80100f0:	b13d      	cbz	r5, 8010102 <tcp_abandon+0x5e>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 80100f2:	4a24      	ldr	r2, [pc, #144]	; (8010184 <tcp_abandon+0xe0>)
 80100f4:	6813      	ldr	r3, [r2, #0]
 80100f6:	429c      	cmp	r4, r3
 80100f8:	d106      	bne.n	8010108 <tcp_abandon+0x64>
 80100fa:	68e3      	ldr	r3, [r4, #12]
 80100fc:	6013      	str	r3, [r2, #0]
 80100fe:	2500      	movs	r5, #0
 8010100:	60e5      	str	r5, [r4, #12]
    int send_rst = 0;
 8010102:	462e      	mov	r6, r5
 8010104:	e00f      	b.n	8010126 <tcp_abandon+0x82>
 8010106:	4613      	mov	r3, r2
        TCP_RMV(&tcp_bound_pcbs, pcb);
 8010108:	2b00      	cmp	r3, #0
 801010a:	d0f8      	beq.n	80100fe <tcp_abandon+0x5a>
 801010c:	68da      	ldr	r2, [r3, #12]
 801010e:	4294      	cmp	r4, r2
 8010110:	d1f9      	bne.n	8010106 <tcp_abandon+0x62>
 8010112:	68e2      	ldr	r2, [r4, #12]
 8010114:	60da      	str	r2, [r3, #12]
 8010116:	e7f2      	b.n	80100fe <tcp_abandon+0x5a>
      TCP_PCB_REMOVE_ACTIVE(pcb);
 8010118:	4621      	mov	r1, r4
 801011a:	481b      	ldr	r0, [pc, #108]	; (8010188 <tcp_abandon+0xe4>)
 801011c:	f7ff fe2a 	bl	800fd74 <tcp_pcb_remove>
 8010120:	2201      	movs	r2, #1
 8010122:	4b1a      	ldr	r3, [pc, #104]	; (801018c <tcp_abandon+0xe8>)
 8010124:	701a      	strb	r2, [r3, #0]
    if (pcb->unacked != NULL) {
 8010126:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8010128:	b108      	cbz	r0, 801012e <tcp_abandon+0x8a>
      tcp_segs_free(pcb->unacked);
 801012a:	f7ff fc03 	bl	800f934 <tcp_segs_free>
    if (pcb->unsent != NULL) {
 801012e:	6ea0      	ldr	r0, [r4, #104]	; 0x68
 8010130:	b108      	cbz	r0, 8010136 <tcp_abandon+0x92>
      tcp_segs_free(pcb->unsent);
 8010132:	f7ff fbff 	bl	800f934 <tcp_segs_free>
    if (pcb->ooseq != NULL) {
 8010136:	6f20      	ldr	r0, [r4, #112]	; 0x70
 8010138:	b108      	cbz	r0, 801013e <tcp_abandon+0x9a>
      tcp_segs_free(pcb->ooseq);
 801013a:	f7ff fbfb 	bl	800f934 <tcp_segs_free>
    if (send_rst) {
 801013e:	b146      	cbz	r6, 8010152 <tcp_abandon+0xae>
      tcp_rst(seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 8010140:	8b23      	ldrh	r3, [r4, #24]
 8010142:	4622      	mov	r2, r4
 8010144:	9500      	str	r5, [sp, #0]
 8010146:	4651      	mov	r1, sl
 8010148:	9301      	str	r3, [sp, #4]
 801014a:	4648      	mov	r0, r9
 801014c:	1d23      	adds	r3, r4, #4
 801014e:	f001 fec9 	bl	8011ee4 <tcp_rst>
    memp_free(MEMP_TCP_PCB, pcb);
 8010152:	4621      	mov	r1, r4
 8010154:	2001      	movs	r0, #1
 8010156:	f7fe ff05 	bl	800ef64 <memp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 801015a:	b13f      	cbz	r7, 801016c <tcp_abandon+0xc8>
 801015c:	f06f 010c 	mvn.w	r1, #12
 8010160:	4640      	mov	r0, r8
 8010162:	463b      	mov	r3, r7
}
 8010164:	b002      	add	sp, #8
 8010166:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 801016a:	4718      	bx	r3
}
 801016c:	b002      	add	sp, #8
 801016e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010172:	bf00      	nop
 8010174:	080147b6 	.word	0x080147b6
 8010178:	0801475f 	.word	0x0801475f
 801017c:	08013496 	.word	0x08013496
 8010180:	24004cc4 	.word	0x24004cc4
 8010184:	24004cc0 	.word	0x24004cc0
 8010188:	24004cb4 	.word	0x24004cb4
 801018c:	24004cb0 	.word	0x24004cb0

08010190 <tcp_abort>:
  tcp_abandon(pcb, 1);
 8010190:	2101      	movs	r1, #1
 8010192:	f7ff bf87 	b.w	80100a4 <tcp_abandon>

08010196 <tcp_netif_ip_addr_changed_pcblist>:
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

/** Helper function for tcp_netif_ip_addr_changed() that iterates a pcb list */
static void
tcp_netif_ip_addr_changed_pcblist(const ip_addr_t* old_addr, struct tcp_pcb* pcb_list)
{
 8010196:	b538      	push	{r3, r4, r5, lr}
 8010198:	4605      	mov	r5, r0
  struct tcp_pcb *pcb;
  pcb = pcb_list;
  while (pcb != NULL) {
 801019a:	b901      	cbnz	r1, 801019e <tcp_netif_ip_addr_changed_pcblist+0x8>
      pcb = next;
    } else {
      pcb = pcb->next;
    }
  }
}
 801019c:	bd38      	pop	{r3, r4, r5, pc}
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 801019e:	680a      	ldr	r2, [r1, #0]
 80101a0:	682b      	ldr	r3, [r5, #0]
 80101a2:	68cc      	ldr	r4, [r1, #12]
 80101a4:	429a      	cmp	r2, r3
 80101a6:	d102      	bne.n	80101ae <tcp_netif_ip_addr_changed_pcblist+0x18>
      tcp_abort(pcb);
 80101a8:	4608      	mov	r0, r1
 80101aa:	f7ff fff1 	bl	8010190 <tcp_abort>
      pcb = pcb->next;
 80101ae:	4621      	mov	r1, r4
 80101b0:	e7f3      	b.n	801019a <tcp_netif_ip_addr_changed_pcblist+0x4>
	...

080101b4 <tcp_kill_state>:
{
 80101b4:	b538      	push	{r3, r4, r5, lr}
  LWIP_ASSERT("invalid state", (state == CLOSING) || (state == LAST_ACK));
 80101b6:	f1a0 0308 	sub.w	r3, r0, #8
{
 80101ba:	4604      	mov	r4, r0
  LWIP_ASSERT("invalid state", (state == CLOSING) || (state == LAST_ACK));
 80101bc:	2b01      	cmp	r3, #1
 80101be:	d906      	bls.n	80101ce <tcp_kill_state+0x1a>
 80101c0:	4b0f      	ldr	r3, [pc, #60]	; (8010200 <tcp_kill_state+0x4c>)
 80101c2:	f240 52dc 	movw	r2, #1500	; 0x5dc
 80101c6:	490f      	ldr	r1, [pc, #60]	; (8010204 <tcp_kill_state+0x50>)
 80101c8:	480f      	ldr	r0, [pc, #60]	; (8010208 <tcp_kill_state+0x54>)
 80101ca:	f002 fa79 	bl	80126c0 <iprintf>
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 80101ce:	4b0f      	ldr	r3, [pc, #60]	; (801020c <tcp_kill_state+0x58>)
  inactivity = 0;
 80101d0:	2200      	movs	r2, #0
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 80101d2:	6819      	ldr	r1, [r3, #0]
  inactive = NULL;
 80101d4:	4610      	mov	r0, r2
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 80101d6:	4b0e      	ldr	r3, [pc, #56]	; (8010210 <tcp_kill_state+0x5c>)
 80101d8:	681d      	ldr	r5, [r3, #0]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 80101da:	b921      	cbnz	r1, 80101e6 <tcp_kill_state+0x32>
  if (inactive != NULL) {
 80101dc:	b170      	cbz	r0, 80101fc <tcp_kill_state+0x48>
}
 80101de:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    tcp_abandon(inactive, 0);
 80101e2:	f7ff bf5f 	b.w	80100a4 <tcp_abandon>
    if (pcb->state == state) {
 80101e6:	7d0b      	ldrb	r3, [r1, #20]
 80101e8:	42a3      	cmp	r3, r4
 80101ea:	d105      	bne.n	80101f8 <tcp_kill_state+0x44>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 80101ec:	6a0b      	ldr	r3, [r1, #32]
 80101ee:	1aeb      	subs	r3, r5, r3
 80101f0:	429a      	cmp	r2, r3
 80101f2:	bf9c      	itt	ls
 80101f4:	461a      	movls	r2, r3
 80101f6:	4608      	movls	r0, r1
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 80101f8:	68c9      	ldr	r1, [r1, #12]
 80101fa:	e7ee      	b.n	80101da <tcp_kill_state+0x26>
 80101fc:	bd38      	pop	{r3, r4, r5, pc}
 80101fe:	bf00      	nop
 8010200:	080147b6 	.word	0x080147b6
 8010204:	080147f7 	.word	0x080147f7
 8010208:	08013496 	.word	0x08013496
 801020c:	24004cb4 	.word	0x24004cb4
 8010210:	24004cb8 	.word	0x24004cb8

08010214 <tcp_alloc>:
{
 8010214:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010216:	4606      	mov	r6, r0
  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8010218:	2001      	movs	r0, #1
 801021a:	f7fe fe87 	bl	800ef2c <memp_malloc>
 801021e:	4d3b      	ldr	r5, [pc, #236]	; (801030c <tcp_alloc+0xf8>)
  if (pcb == NULL) {
 8010220:	4604      	mov	r4, r0
 8010222:	bb90      	cbnz	r0, 801028a <tcp_alloc+0x76>
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8010224:	4b3a      	ldr	r3, [pc, #232]	; (8010310 <tcp_alloc+0xfc>)
  inactivity = 0;
 8010226:	4621      	mov	r1, r4
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8010228:	6828      	ldr	r0, [r5, #0]
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 801022a:	681b      	ldr	r3, [r3, #0]
 801022c:	2b00      	cmp	r3, #0
 801022e:	d158      	bne.n	80102e2 <tcp_alloc+0xce>
  if (inactive != NULL) {
 8010230:	b114      	cbz	r4, 8010238 <tcp_alloc+0x24>
    tcp_abort(inactive);
 8010232:	4620      	mov	r0, r4
 8010234:	f7ff ffac 	bl	8010190 <tcp_abort>
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8010238:	2001      	movs	r0, #1
 801023a:	f7fe fe77 	bl	800ef2c <memp_malloc>
    if (pcb == NULL) {
 801023e:	4604      	mov	r4, r0
 8010240:	bb18      	cbnz	r0, 801028a <tcp_alloc+0x76>
      tcp_kill_state(LAST_ACK);
 8010242:	2009      	movs	r0, #9
 8010244:	f7ff ffb6 	bl	80101b4 <tcp_kill_state>
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8010248:	2001      	movs	r0, #1
 801024a:	f7fe fe6f 	bl	800ef2c <memp_malloc>
      if (pcb == NULL) {
 801024e:	4604      	mov	r4, r0
 8010250:	b9d8      	cbnz	r0, 801028a <tcp_alloc+0x76>
        tcp_kill_state(CLOSING);
 8010252:	2008      	movs	r0, #8
 8010254:	f7ff ffae 	bl	80101b4 <tcp_kill_state>
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8010258:	2001      	movs	r0, #1
 801025a:	f7fe fe67 	bl	800ef2c <memp_malloc>
        if (pcb == NULL) {
 801025e:	4604      	mov	r4, r0
 8010260:	b998      	cbnz	r0, 801028a <tcp_alloc+0x76>
  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 8010262:	f016 0f80 	tst.w	r6, #128	; 0x80
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8010266:	4b2b      	ldr	r3, [pc, #172]	; (8010314 <tcp_alloc+0x100>)
       (u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8010268:	f8d5 e000 	ldr.w	lr, [r5]
  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 801026c:	bf0c      	ite	eq
 801026e:	4631      	moveq	r1, r6
 8010270:	217f      	movne	r1, #127	; 0x7f
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8010272:	681b      	ldr	r3, [r3, #0]
 8010274:	2b00      	cmp	r3, #0
 8010276:	d13c      	bne.n	80102f2 <tcp_alloc+0xde>
  if (inactive != NULL) {
 8010278:	b114      	cbz	r4, 8010280 <tcp_alloc+0x6c>
    tcp_abort(inactive);
 801027a:	4620      	mov	r0, r4
 801027c:	f7ff ff88 	bl	8010190 <tcp_abort>
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8010280:	2001      	movs	r0, #1
 8010282:	f7fe fe53 	bl	800ef2c <memp_malloc>
  if (pcb != NULL) {
 8010286:	4604      	mov	r4, r0
 8010288:	b348      	cbz	r0, 80102de <tcp_alloc+0xca>
    memset(pcb, 0, sizeof(struct tcp_pcb));
 801028a:	2298      	movs	r2, #152	; 0x98
 801028c:	2100      	movs	r1, #0
 801028e:	4620      	mov	r0, r4
 8010290:	f002 f962 	bl	8012558 <memset>
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 8010294:	f44f 6206 	mov.w	r2, #2144	; 0x860
    pcb->snd_buf = TCP_SND_BUF;
 8010298:	f44f 6386 	mov.w	r3, #1072	; 0x430
    pcb->prio = prio;
 801029c:	7566      	strb	r6, [r4, #21]
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 801029e:	8562      	strh	r2, [r4, #42]	; 0x2a
 80102a0:	8522      	strh	r2, [r4, #40]	; 0x28
    pcb->ttl = TCP_TTL;
 80102a2:	22ff      	movs	r2, #255	; 0xff
    pcb->snd_buf = TCP_SND_BUF;
 80102a4:	f8a4 3060 	strh.w	r3, [r4, #96]	; 0x60
    pcb->ttl = TCP_TTL;
 80102a8:	72a2      	strb	r2, [r4, #10]
    pcb->mss = INITIAL_MSS;
 80102aa:	f44f 7206 	mov.w	r2, #536	; 0x218
    pcb->ssthresh = TCP_SND_BUF;
 80102ae:	f8a4 304a 	strh.w	r3, [r4, #74]	; 0x4a
    pcb->mss = INITIAL_MSS;
 80102b2:	8662      	strh	r2, [r4, #50]	; 0x32
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 80102b4:	2206      	movs	r2, #6
    pcb->recv = tcp_recv_null;
 80102b6:	4b18      	ldr	r3, [pc, #96]	; (8010318 <tcp_alloc+0x104>)
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 80102b8:	f8a4 2040 	strh.w	r2, [r4, #64]	; 0x40
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 80102bc:	87e2      	strh	r2, [r4, #62]	; 0x3e
    pcb->rtime = -1;
 80102be:	f64f 72ff 	movw	r2, #65535	; 0xffff
    pcb->recv = tcp_recv_null;
 80102c2:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
    pcb->rtime = -1;
 80102c6:	8622      	strh	r2, [r4, #48]	; 0x30
    pcb->cwnd = 1;
 80102c8:	2201      	movs	r2, #1
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 80102ca:	4b14      	ldr	r3, [pc, #80]	; (801031c <tcp_alloc+0x108>)
    pcb->cwnd = 1;
 80102cc:	f8a4 2048 	strh.w	r2, [r4, #72]	; 0x48
    pcb->tmr = tcp_ticks;
 80102d0:	682a      	ldr	r2, [r5, #0]
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 80102d2:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
    pcb->tmr = tcp_ticks;
 80102d6:	6222      	str	r2, [r4, #32]
    pcb->last_timer = tcp_timer_ctr;
 80102d8:	4a11      	ldr	r2, [pc, #68]	; (8010320 <tcp_alloc+0x10c>)
 80102da:	7812      	ldrb	r2, [r2, #0]
 80102dc:	7762      	strb	r2, [r4, #29]
}
 80102de:	4620      	mov	r0, r4
 80102e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 80102e2:	6a1a      	ldr	r2, [r3, #32]
 80102e4:	1a82      	subs	r2, r0, r2
 80102e6:	428a      	cmp	r2, r1
 80102e8:	bf24      	itt	cs
 80102ea:	461c      	movcs	r4, r3
 80102ec:	4611      	movcs	r1, r2
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 80102ee:	68db      	ldr	r3, [r3, #12]
 80102f0:	e79c      	b.n	801022c <tcp_alloc+0x18>
    if (pcb->prio <= mprio &&
 80102f2:	7d5f      	ldrb	r7, [r3, #21]
 80102f4:	428f      	cmp	r7, r1
 80102f6:	d807      	bhi.n	8010308 <tcp_alloc+0xf4>
       (u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 80102f8:	6a1a      	ldr	r2, [r3, #32]
 80102fa:	ebae 0202 	sub.w	r2, lr, r2
    if (pcb->prio <= mprio &&
 80102fe:	4282      	cmp	r2, r0
 8010300:	bf22      	ittt	cs
 8010302:	4639      	movcs	r1, r7
 8010304:	4610      	movcs	r0, r2
 8010306:	461c      	movcs	r4, r3
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8010308:	68db      	ldr	r3, [r3, #12]
 801030a:	e7b3      	b.n	8010274 <tcp_alloc+0x60>
 801030c:	24004cb8 	.word	0x24004cb8
 8010310:	24004cc4 	.word	0x24004cc4
 8010314:	24004cb4 	.word	0x24004cb4
 8010318:	0800ff75 	.word	0x0800ff75
 801031c:	006ddd00 	.word	0x006ddd00
 8010320:	2400020a 	.word	0x2400020a

08010324 <tcp_next_iss>:
  iss += tcp_ticks;       /* XXX */
 8010324:	4b03      	ldr	r3, [pc, #12]	; (8010334 <tcp_next_iss+0x10>)
 8010326:	4a04      	ldr	r2, [pc, #16]	; (8010338 <tcp_next_iss+0x14>)
 8010328:	6818      	ldr	r0, [r3, #0]
 801032a:	6812      	ldr	r2, [r2, #0]
 801032c:	4410      	add	r0, r2
 801032e:	6018      	str	r0, [r3, #0]
}
 8010330:	4770      	bx	lr
 8010332:	bf00      	nop
 8010334:	24000028 	.word	0x24000028
 8010338:	24004cb8 	.word	0x24004cb8

0801033c <tcp_eff_send_mss_impl>:
{
 801033c:	b510      	push	{r4, lr}
 801033e:	4604      	mov	r4, r0
  outif = ip_route(src, dest);
 8010340:	4608      	mov	r0, r1
 8010342:	f7fd fea5 	bl	800e090 <ip4_route>
    if (outif == NULL) {
 8010346:	b130      	cbz	r0, 8010356 <tcp_eff_send_mss_impl+0x1a>
    mtu = outif->mtu;
 8010348:	8cc3      	ldrh	r3, [r0, #38]	; 0x26
  if (mtu != 0) {
 801034a:	b123      	cbz	r3, 8010356 <tcp_eff_send_mss_impl+0x1a>
      mss_s = mtu - IP_HLEN - TCP_HLEN;
 801034c:	3b28      	subs	r3, #40	; 0x28
    sendmss = LWIP_MIN(sendmss, mss_s);
 801034e:	b29b      	uxth	r3, r3
 8010350:	429c      	cmp	r4, r3
 8010352:	bf28      	it	cs
 8010354:	461c      	movcs	r4, r3
}
 8010356:	4620      	mov	r0, r4
 8010358:	bd10      	pop	{r4, pc}
	...

0801035c <tcp_netif_ip_addr_changed>:
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change or NULL if netif has been removed
 */
void
tcp_netif_ip_addr_changed(const ip_addr_t* old_addr, const ip_addr_t* new_addr)
{
 801035c:	b538      	push	{r3, r4, r5, lr}
 801035e:	460d      	mov	r5, r1
  struct tcp_pcb_listen *lpcb, *next;

  if (!ip_addr_isany(old_addr)) {
 8010360:	4604      	mov	r4, r0
 8010362:	b180      	cbz	r0, 8010386 <tcp_netif_ip_addr_changed+0x2a>
 8010364:	6803      	ldr	r3, [r0, #0]
 8010366:	b173      	cbz	r3, 8010386 <tcp_netif_ip_addr_changed+0x2a>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 8010368:	4b0c      	ldr	r3, [pc, #48]	; (801039c <tcp_netif_ip_addr_changed+0x40>)
 801036a:	6819      	ldr	r1, [r3, #0]
 801036c:	f7ff ff13 	bl	8010196 <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 8010370:	4b0b      	ldr	r3, [pc, #44]	; (80103a0 <tcp_netif_ip_addr_changed+0x44>)
 8010372:	4620      	mov	r0, r4
 8010374:	6819      	ldr	r1, [r3, #0]
 8010376:	f7ff ff0e 	bl	8010196 <tcp_netif_ip_addr_changed_pcblist>

    if (!ip_addr_isany(new_addr)) {
 801037a:	b125      	cbz	r5, 8010386 <tcp_netif_ip_addr_changed+0x2a>
 801037c:	682b      	ldr	r3, [r5, #0]
 801037e:	b113      	cbz	r3, 8010386 <tcp_netif_ip_addr_changed+0x2a>
      /* PCB bound to current local interface address? */
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = next) {
 8010380:	4b08      	ldr	r3, [pc, #32]	; (80103a4 <tcp_netif_ip_addr_changed+0x48>)
 8010382:	681b      	ldr	r3, [r3, #0]
 8010384:	b903      	cbnz	r3, 8010388 <tcp_netif_ip_addr_changed+0x2c>
 8010386:	bd38      	pop	{r3, r4, r5, pc}
        next = lpcb->next;
        /* PCB bound to current local interface address? */
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 8010388:	6818      	ldr	r0, [r3, #0]
 801038a:	6821      	ldr	r1, [r4, #0]
        next = lpcb->next;
 801038c:	68da      	ldr	r2, [r3, #12]
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 801038e:	4288      	cmp	r0, r1
          /* The PCB is listening to the old ipaddr and
            * is set to listen to the new one instead */
          ip_addr_copy(lpcb->local_ip, *new_addr);
 8010390:	bf04      	itt	eq
 8010392:	6829      	ldreq	r1, [r5, #0]
 8010394:	6019      	streq	r1, [r3, #0]
{
 8010396:	4613      	mov	r3, r2
 8010398:	e7f4      	b.n	8010384 <tcp_netif_ip_addr_changed+0x28>
 801039a:	bf00      	nop
 801039c:	24004cb4 	.word	0x24004cb4
 80103a0:	24004cc0 	.word	0x24004cc0
 80103a4:	24004cbc 	.word	0x24004cbc

080103a8 <tcp_oos_insert_segment>:
static void
tcp_oos_insert_segment(struct tcp_seg *cseg, struct tcp_seg *next)
{
  struct tcp_seg *old_seg;

  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 80103a8:	68c3      	ldr	r3, [r0, #12]
{
 80103aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80103ae:	4605      	mov	r5, r0
  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 80103b0:	8998      	ldrh	r0, [r3, #12]
{
 80103b2:	460c      	mov	r4, r1
  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 80103b4:	f7fd f953 	bl	800d65e <lwip_htons>
 80103b8:	07c2      	lsls	r2, r0, #31
 80103ba:	d415      	bmi.n	80103e8 <tcp_oos_insert_segment+0x40>
    next = NULL;
  } else {
    /* delete some following segments
       oos queue may have segments with FIN flag */
    while (next &&
           TCP_SEQ_GEQ((seqno + cseg->len),
 80103bc:	4e18      	ldr	r6, [pc, #96]	; (8010420 <tcp_oos_insert_segment+0x78>)
    while (next &&
 80103be:	b1bc      	cbz	r4, 80103f0 <tcp_oos_insert_segment+0x48>
           TCP_SEQ_GEQ((seqno + cseg->len),
 80103c0:	68e7      	ldr	r7, [r4, #12]
 80103c2:	6830      	ldr	r0, [r6, #0]
 80103c4:	892b      	ldrh	r3, [r5, #8]
 80103c6:	6879      	ldr	r1, [r7, #4]
 80103c8:	8922      	ldrh	r2, [r4, #8]
 80103ca:	4403      	add	r3, r0
 80103cc:	440a      	add	r2, r1
 80103ce:	1a9a      	subs	r2, r3, r2
    while (next &&
 80103d0:	2a00      	cmp	r2, #0
 80103d2:	da10      	bge.n	80103f6 <tcp_oos_insert_segment+0x4e>
      old_seg = next;
      next = next->next;
      tcp_seg_free(old_seg);
    }
    if (next &&
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 80103d4:	1a5b      	subs	r3, r3, r1
    if (next &&
 80103d6:	2b00      	cmp	r3, #0
 80103d8:	dd0a      	ble.n	80103f0 <tcp_oos_insert_segment+0x48>
      /* We need to trim the incoming segment. */
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 80103da:	1a09      	subs	r1, r1, r0
      pbuf_realloc(cseg->p, cseg->len);
 80103dc:	6868      	ldr	r0, [r5, #4]
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 80103de:	b289      	uxth	r1, r1
 80103e0:	8129      	strh	r1, [r5, #8]
      pbuf_realloc(cseg->p, cseg->len);
 80103e2:	f7ff f867 	bl	800f4b4 <pbuf_realloc>
 80103e6:	e003      	b.n	80103f0 <tcp_oos_insert_segment+0x48>
    tcp_segs_free(next);
 80103e8:	4620      	mov	r0, r4
    next = NULL;
 80103ea:	2400      	movs	r4, #0
    tcp_segs_free(next);
 80103ec:	f7ff faa2 	bl	800f934 <tcp_segs_free>
    }
  }
  cseg->next = next;
 80103f0:	602c      	str	r4, [r5, #0]
}
 80103f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 80103f6:	89b8      	ldrh	r0, [r7, #12]
 80103f8:	f7fd f931 	bl	800d65e <lwip_htons>
 80103fc:	07c3      	lsls	r3, r0, #31
 80103fe:	d509      	bpl.n	8010414 <tcp_oos_insert_segment+0x6c>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 8010400:	f8d5 800c 	ldr.w	r8, [r5, #12]
 8010404:	2001      	movs	r0, #1
 8010406:	f8b8 700c 	ldrh.w	r7, [r8, #12]
 801040a:	f7fd f928 	bl	800d65e <lwip_htons>
 801040e:	4338      	orrs	r0, r7
 8010410:	f8a8 000c 	strh.w	r0, [r8, #12]
      next = next->next;
 8010414:	6827      	ldr	r7, [r4, #0]
      tcp_seg_free(old_seg);
 8010416:	4620      	mov	r0, r4
 8010418:	f7ff fa7e 	bl	800f918 <tcp_seg_free>
      next = next->next;
 801041c:	463c      	mov	r4, r7
 801041e:	e7ce      	b.n	80103be <tcp_oos_insert_segment+0x16>
 8010420:	24000230 	.word	0x24000230

08010424 <tcp_receive>:
#if TCP_OOSEQ_MAX_BYTES || TCP_OOSEQ_MAX_PBUFS
  u32_t ooseq_blen;
  u16_t ooseq_qlen;
#endif /* TCP_OOSEQ_MAX_BYTES || TCP_OOSEQ_MAX_PBUFS */

  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 8010424:	7d03      	ldrb	r3, [r0, #20]
 8010426:	2b03      	cmp	r3, #3
{
 8010428:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801042c:	4604      	mov	r4, r0
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 801042e:	d806      	bhi.n	801043e <tcp_receive+0x1a>
 8010430:	4b89      	ldr	r3, [pc, #548]	; (8010658 <tcp_receive+0x234>)
 8010432:	f44f 6281 	mov.w	r2, #1032	; 0x408
 8010436:	4989      	ldr	r1, [pc, #548]	; (801065c <tcp_receive+0x238>)
 8010438:	4889      	ldr	r0, [pc, #548]	; (8010660 <tcp_receive+0x23c>)
 801043a:	f002 f941 	bl	80126c0 <iprintf>

  if (flags & TCP_ACK) {
 801043e:	4b89      	ldr	r3, [pc, #548]	; (8010664 <tcp_receive+0x240>)
 8010440:	4e89      	ldr	r6, [pc, #548]	; (8010668 <tcp_receive+0x244>)
 8010442:	781b      	ldrb	r3, [r3, #0]
 8010444:	f013 0f10 	tst.w	r3, #16
 8010448:	f000 8180 	beq.w	801074c <tcp_receive+0x328>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;

    /* Update window. */
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 801044c:	6d23      	ldr	r3, [r4, #80]	; 0x50
 801044e:	6830      	ldr	r0, [r6, #0]
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 8010450:	f8b4 205c 	ldrh.w	r2, [r4, #92]	; 0x5c
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 8010454:	1a1d      	subs	r5, r3, r0
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 8010456:	6d61      	ldr	r1, [r4, #84]	; 0x54
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 8010458:	2d00      	cmp	r5, #0
 801045a:	4d84      	ldr	r5, [pc, #528]	; (801066c <tcp_receive+0x248>)
 801045c:	db0d      	blt.n	801047a <tcp_receive+0x56>
 801045e:	4283      	cmp	r3, r0
 8010460:	d103      	bne.n	801046a <tcp_receive+0x46>
       (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8010462:	682b      	ldr	r3, [r5, #0]
 8010464:	1acb      	subs	r3, r1, r3
 8010466:	2b00      	cmp	r3, #0
 8010468:	db07      	blt.n	801047a <tcp_receive+0x56>
 801046a:	682b      	ldr	r3, [r5, #0]
 801046c:	4299      	cmp	r1, r3
 801046e:	d11c      	bne.n	80104aa <tcp_receive+0x86>
       (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 8010470:	4b7f      	ldr	r3, [pc, #508]	; (8010670 <tcp_receive+0x24c>)
 8010472:	681b      	ldr	r3, [r3, #0]
 8010474:	89db      	ldrh	r3, [r3, #14]
 8010476:	4293      	cmp	r3, r2
 8010478:	d917      	bls.n	80104aa <tcp_receive+0x86>
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 801047a:	4b7d      	ldr	r3, [pc, #500]	; (8010670 <tcp_receive+0x24c>)
      /* keep track of the biggest window announced by the remote host to calculate
         the maximum segment size */
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 801047c:	f8b4 e05e 	ldrh.w	lr, [r4, #94]	; 0x5e
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 8010480:	681b      	ldr	r3, [r3, #0]
 8010482:	89df      	ldrh	r7, [r3, #14]
        pcb->snd_wnd_max = pcb->snd_wnd;
      }
      pcb->snd_wl1 = seqno;
 8010484:	6520      	str	r0, [r4, #80]	; 0x50
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 8010486:	45be      	cmp	lr, r7
      pcb->snd_wl2 = ackno;
 8010488:	6828      	ldr	r0, [r5, #0]
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 801048a:	f8a4 705c 	strh.w	r7, [r4, #92]	; 0x5c
      pcb->snd_wl2 = ackno;
 801048e:	6560      	str	r0, [r4, #84]	; 0x54
        pcb->snd_wnd_max = pcb->snd_wnd;
 8010490:	bf38      	it	cc
 8010492:	f8a4 705e 	strhcc.w	r7, [r4, #94]	; 0x5e
 8010496:	f894 0095 	ldrb.w	r0, [r4, #149]	; 0x95
      if (pcb->snd_wnd == 0) {
 801049a:	2f00      	cmp	r7, #0
 801049c:	d13c      	bne.n	8010518 <tcp_receive+0xf4>
        if (pcb->persist_backoff == 0) {
 801049e:	b920      	cbnz	r0, 80104aa <tcp_receive+0x86>
          /* start persist timer */
          pcb->persist_cnt = 0;
          pcb->persist_backoff = 1;
 80104a0:	2301      	movs	r3, #1
          pcb->persist_cnt = 0;
 80104a2:	f884 7094 	strb.w	r7, [r4, #148]	; 0x94
        }
      } else if (pcb->persist_backoff > 0) {
        /* stop persist timer */
          pcb->persist_backoff = 0;
 80104a6:	f884 3095 	strb.w	r3, [r4, #149]	; 0x95
     * If it only passes 1, should reset dupack counter
     *
     */

    /* Clause 1 */
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 80104aa:	682b      	ldr	r3, [r5, #0]
 80104ac:	f8d4 e044 	ldr.w	lr, [r4, #68]	; 0x44
 80104b0:	4f70      	ldr	r7, [pc, #448]	; (8010674 <tcp_receive+0x250>)
 80104b2:	eba3 000e 	sub.w	r0, r3, lr
 80104b6:	2800      	cmp	r0, #0
 80104b8:	dc37      	bgt.n	801052a <tcp_receive+0x106>
      /* Clause 2 */
      if (tcplen == 0) {
 80104ba:	486f      	ldr	r0, [pc, #444]	; (8010678 <tcp_receive+0x254>)
 80104bc:	8800      	ldrh	r0, [r0, #0]
 80104be:	2800      	cmp	r0, #0
 80104c0:	f040 8476 	bne.w	8010db0 <tcp_receive+0x98c>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 80104c4:	440a      	add	r2, r1
        /* Clause 3 */
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 80104c6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80104c8:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
 80104cc:	4401      	add	r1, r0
 80104ce:	428a      	cmp	r2, r1
 80104d0:	f040 846e 	bne.w	8010db0 <tcp_receive+0x98c>
          /* Clause 4 */
          if (pcb->rtime >= 0) {
 80104d4:	f9b4 2030 	ldrsh.w	r2, [r4, #48]	; 0x30
 80104d8:	2a00      	cmp	r2, #0
 80104da:	f2c0 8469 	blt.w	8010db0 <tcp_receive+0x98c>
            /* Clause 5 */
            if (pcb->lastack == ackno) {
 80104de:	4573      	cmp	r3, lr
 80104e0:	f040 8466 	bne.w	8010db0 <tcp_receive+0x98c>
              found_dupack = 1;
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 80104e4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80104e8:	1c53      	adds	r3, r2, #1
 80104ea:	b2db      	uxtb	r3, r3
 80104ec:	429a      	cmp	r2, r3
                ++pcb->dupacks;
 80104ee:	bf38      	it	cc
 80104f0:	f884 3043 	strbcc.w	r3, [r4, #67]	; 0x43
              }
              if (pcb->dupacks > 3) {
 80104f4:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80104f8:	2b03      	cmp	r3, #3
 80104fa:	d911      	bls.n	8010520 <tcp_receive+0xfc>
                /* Inflate the congestion window, but not if it means that
                   the value overflows. */
                if ((tcpwnd_size_t)(pcb->cwnd + pcb->mss) > pcb->cwnd) {
 80104fc:	f8b4 2048 	ldrh.w	r2, [r4, #72]	; 0x48
 8010500:	8e63      	ldrh	r3, [r4, #50]	; 0x32
 8010502:	4413      	add	r3, r2
 8010504:	b29b      	uxth	r3, r3
 8010506:	429a      	cmp	r2, r3
 8010508:	d201      	bcs.n	801050e <tcp_receive+0xea>
                  pcb->cwnd += pcb->mss;
 801050a:	f8a4 3048 	strh.w	r3, [r4, #72]	; 0x48
      if (pcb->unsent == NULL) {
        pcb->unsent_oversize = 0;
      }
#endif /* TCP_OVERSIZE */
      LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ", (tcpwnd_size_t)pcb->snd_queuelen));
      LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= pbuf_clen(next->p)));
 801050e:	f8df a148 	ldr.w	sl, [pc, #328]	; 8010658 <tcp_receive+0x234>
 8010512:	f8df 914c 	ldr.w	r9, [pc, #332]	; 8010660 <tcp_receive+0x23c>
 8010516:	e10c      	b.n	8010732 <tcp_receive+0x30e>
      } else if (pcb->persist_backoff > 0) {
 8010518:	2800      	cmp	r0, #0
 801051a:	d0c6      	beq.n	80104aa <tcp_receive+0x86>
          pcb->persist_backoff = 0;
 801051c:	2300      	movs	r3, #0
 801051e:	e7c2      	b.n	80104a6 <tcp_receive+0x82>
              } else if (pcb->dupacks == 3) {
 8010520:	d1f5      	bne.n	801050e <tcp_receive+0xea>
                tcp_rexmit_fast(pcb);
 8010522:	4620      	mov	r0, r4
 8010524:	f001 fd7d 	bl	8012022 <tcp_rexmit_fast>
 8010528:	e7f1      	b.n	801050e <tcp_receive+0xea>
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack+1, pcb->snd_nxt)) {
 801052a:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
 801052c:	1a9a      	subs	r2, r3, r2
 801052e:	2a00      	cmp	r2, #0
 8010530:	f300 808d 	bgt.w	801064e <tcp_receive+0x22a>
      if (pcb->flags & TF_INFR) {
 8010534:	7ea2      	ldrb	r2, [r4, #26]
      pcb->rto = (pcb->sa >> 3) + pcb->sv;
 8010536:	f9b4 003c 	ldrsh.w	r0, [r4, #60]	; 0x3c
      if (pcb->flags & TF_INFR) {
 801053a:	0751      	lsls	r1, r2, #29
      pcb->lastack = ackno;
 801053c:	6463      	str	r3, [r4, #68]	; 0x44
      if (pcb->state >= ESTABLISHED) {
 801053e:	7d23      	ldrb	r3, [r4, #20]
      pcb->nrtx = 0;
 8010540:	f04f 0100 	mov.w	r1, #0
        pcb->flags &= ~TF_INFR;
 8010544:	bf48      	it	mi
 8010546:	f022 0204 	bicmi.w	r2, r2, #4
      pcb->nrtx = 0;
 801054a:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
        pcb->flags &= ~TF_INFR;
 801054e:	bf44      	itt	mi
 8010550:	76a2      	strbmi	r2, [r4, #26]
        pcb->cwnd = pcb->ssthresh;
 8010552:	f8b4 204a 	ldrhmi.w	r2, [r4, #74]	; 0x4a
      pcb->dupacks = 0;
 8010556:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
        pcb->cwnd = pcb->ssthresh;
 801055a:	bf48      	it	mi
 801055c:	f8a4 2048 	strhmi.w	r2, [r4, #72]	; 0x48
      if (pcb->state >= ESTABLISHED) {
 8010560:	2b03      	cmp	r3, #3
      pcb->rto = (pcb->sa >> 3) + pcb->sv;
 8010562:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 8010564:	eb02 02e0 	add.w	r2, r2, r0, asr #3
 8010568:	f8a4 2040 	strh.w	r2, [r4, #64]	; 0x40
      if (pcb->state >= ESTABLISHED) {
 801056c:	d90f      	bls.n	801058e <tcp_receive+0x16a>
        if (pcb->cwnd < pcb->ssthresh) {
 801056e:	f8b4 2048 	ldrh.w	r2, [r4, #72]	; 0x48
 8010572:	f8b4 304a 	ldrh.w	r3, [r4, #74]	; 0x4a
 8010576:	4293      	cmp	r3, r2
          if ((tcpwnd_size_t)(pcb->cwnd + pcb->mss) > pcb->cwnd) {
 8010578:	8e63      	ldrh	r3, [r4, #50]	; 0x32
          tcpwnd_size_t new_cwnd = (pcb->cwnd + pcb->mss * pcb->mss / pcb->cwnd);
 801057a:	bf9c      	itt	ls
 801057c:	435b      	mulls	r3, r3
 801057e:	fb93 f3f2 	sdivls	r3, r3, r2
 8010582:	4413      	add	r3, r2
 8010584:	b29b      	uxth	r3, r3
          if (new_cwnd > pcb->cwnd) {
 8010586:	429a      	cmp	r2, r3
            pcb->cwnd = new_cwnd;
 8010588:	bf38      	it	cc
 801058a:	f8a4 3048 	strhcc.w	r3, [r4, #72]	; 0x48
        LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= pbuf_clen(next->p)));
 801058e:	f8df 90c8 	ldr.w	r9, [pc, #200]	; 8010658 <tcp_receive+0x234>
 8010592:	f8df a0cc 	ldr.w	sl, [pc, #204]	; 8010660 <tcp_receive+0x23c>
      while (pcb->unacked != NULL &&
 8010596:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 8010598:	b943      	cbnz	r3, 80105ac <tcp_receive+0x188>
      if (pcb->unacked == NULL) {
 801059a:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 801059c:	2300      	movs	r3, #0
 801059e:	2a00      	cmp	r2, #0
 80105a0:	d153      	bne.n	801064a <tcp_receive+0x226>
        pcb->rtime = -1;
 80105a2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80105a6:	8622      	strh	r2, [r4, #48]	; 0x30
      pcb->polltmr = 0;
 80105a8:	76e3      	strb	r3, [r4, #27]
 80105aa:	e7b0      	b.n	801050e <tcp_receive+0xea>
             TCP_SEQ_LEQ(lwip_ntohl(pcb->unacked->tcphdr->seqno) +
 80105ac:	68db      	ldr	r3, [r3, #12]
 80105ae:	6858      	ldr	r0, [r3, #4]
 80105b0:	f7fd f858 	bl	800d664 <lwip_htonl>
 80105b4:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 80105b6:	4683      	mov	fp, r0
 80105b8:	f8b3 8008 	ldrh.w	r8, [r3, #8]
 80105bc:	68db      	ldr	r3, [r3, #12]
 80105be:	8998      	ldrh	r0, [r3, #12]
 80105c0:	f7fd f84d 	bl	800d65e <lwip_htons>
 80105c4:	682b      	ldr	r3, [r5, #0]
 80105c6:	f010 0003 	ands.w	r0, r0, #3
 80105ca:	eba8 0803 	sub.w	r8, r8, r3
 80105ce:	bf18      	it	ne
 80105d0:	2001      	movne	r0, #1
 80105d2:	44d8      	add	r8, fp
 80105d4:	4480      	add	r8, r0
      while (pcb->unacked != NULL &&
 80105d6:	f1b8 0f00 	cmp.w	r8, #0
 80105da:	dcde      	bgt.n	801059a <tcp_receive+0x176>
        next = pcb->unacked;
 80105dc:	f8d4 806c 	ldr.w	r8, [r4, #108]	; 0x6c
        LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= pbuf_clen(next->p)));
 80105e0:	f8b4 b062 	ldrh.w	fp, [r4, #98]	; 0x62
        pcb->unacked = pcb->unacked->next;
 80105e4:	f8d8 3000 	ldr.w	r3, [r8]
        LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= pbuf_clen(next->p)));
 80105e8:	f8d8 0004 	ldr.w	r0, [r8, #4]
        pcb->unacked = pcb->unacked->next;
 80105ec:	66e3      	str	r3, [r4, #108]	; 0x6c
        LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= pbuf_clen(next->p)));
 80105ee:	f7fe ffd1 	bl	800f594 <pbuf_clen>
 80105f2:	4583      	cmp	fp, r0
 80105f4:	d206      	bcs.n	8010604 <tcp_receive+0x1e0>
 80105f6:	464b      	mov	r3, r9
 80105f8:	f240 429e 	movw	r2, #1182	; 0x49e
 80105fc:	491f      	ldr	r1, [pc, #124]	; (801067c <tcp_receive+0x258>)
 80105fe:	4650      	mov	r0, sl
 8010600:	f002 f85e 	bl	80126c0 <iprintf>
        pcb->snd_queuelen -= pbuf_clen(next->p);
 8010604:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8010608:	f7fe ffc4 	bl	800f594 <pbuf_clen>
 801060c:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
        recv_acked += next->len;
 8010610:	883a      	ldrh	r2, [r7, #0]
        pcb->snd_queuelen -= pbuf_clen(next->p);
 8010612:	1a18      	subs	r0, r3, r0
        recv_acked += next->len;
 8010614:	f8b8 3008 	ldrh.w	r3, [r8, #8]
 8010618:	4413      	add	r3, r2
        pcb->snd_queuelen -= pbuf_clen(next->p);
 801061a:	f8a4 0062 	strh.w	r0, [r4, #98]	; 0x62
        tcp_seg_free(next);
 801061e:	4640      	mov	r0, r8
        recv_acked += next->len;
 8010620:	803b      	strh	r3, [r7, #0]
        tcp_seg_free(next);
 8010622:	f7ff f979 	bl	800f918 <tcp_seg_free>
        if (pcb->snd_queuelen != 0) {
 8010626:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 801062a:	2b00      	cmp	r3, #0
 801062c:	d0b3      	beq.n	8010596 <tcp_receive+0x172>
          LWIP_ASSERT("tcp_receive: valid queue length", pcb->unacked != NULL ||
 801062e:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 8010630:	2b00      	cmp	r3, #0
 8010632:	d1b0      	bne.n	8010596 <tcp_receive+0x172>
 8010634:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 8010636:	2b00      	cmp	r3, #0
 8010638:	d1ad      	bne.n	8010596 <tcp_receive+0x172>
 801063a:	464b      	mov	r3, r9
 801063c:	f240 42a7 	movw	r2, #1191	; 0x4a7
 8010640:	490f      	ldr	r1, [pc, #60]	; (8010680 <tcp_receive+0x25c>)
 8010642:	4650      	mov	r0, sl
 8010644:	f002 f83c 	bl	80126c0 <iprintf>
 8010648:	e7a5      	b.n	8010596 <tcp_receive+0x172>
        pcb->rtime = 0;
 801064a:	8623      	strh	r3, [r4, #48]	; 0x30
 801064c:	e7ac      	b.n	80105a8 <tcp_receive+0x184>
      tcp_send_empty_ack(pcb);
 801064e:	4620      	mov	r0, r4
 8010650:	f001 fa94 	bl	8011b7c <tcp_send_empty_ack>
 8010654:	e75b      	b.n	801050e <tcp_receive+0xea>
 8010656:	bf00      	nop
 8010658:	08014bd0 	.word	0x08014bd0
 801065c:	08014c08 	.word	0x08014c08
 8010660:	08013496 	.word	0x08013496
 8010664:	24000210 	.word	0x24000210
 8010668:	24000230 	.word	0x24000230
 801066c:	2400020c 	.word	0x2400020c
 8010670:	24000238 	.word	0x24000238
 8010674:	24000224 	.word	0x24000224
 8010678:	24000246 	.word	0x24000246
 801067c:	08014c21 	.word	0x08014c21
 8010680:	08014c49 	.word	0x08014c49
           TCP_SEQ_BETWEEN(ackno, lwip_ntohl(pcb->unsent->tcphdr->seqno) +
 8010684:	682a      	ldr	r2, [r5, #0]
 8010686:	68db      	ldr	r3, [r3, #12]
 8010688:	9201      	str	r2, [sp, #4]
 801068a:	6858      	ldr	r0, [r3, #4]
 801068c:	f7fc ffea 	bl	800d664 <lwip_htonl>
 8010690:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 8010692:	4683      	mov	fp, r0
 8010694:	f8b3 8008 	ldrh.w	r8, [r3, #8]
 8010698:	68db      	ldr	r3, [r3, #12]
 801069a:	8998      	ldrh	r0, [r3, #12]
 801069c:	f7fc ffdf 	bl	800d65e <lwip_htons>
 80106a0:	9a01      	ldr	r2, [sp, #4]
 80106a2:	f010 0003 	ands.w	r0, r0, #3
 80106a6:	eba2 0808 	sub.w	r8, r2, r8
 80106aa:	bf18      	it	ne
 80106ac:	2001      	movne	r0, #1
 80106ae:	eba8 080b 	sub.w	r8, r8, fp
 80106b2:	eba8 0800 	sub.w	r8, r8, r0
    while (pcb->unsent != NULL &&
 80106b6:	f1b8 0f00 	cmp.w	r8, #0
 80106ba:	db3d      	blt.n	8010738 <tcp_receive+0x314>
           TCP_SEQ_BETWEEN(ackno, lwip_ntohl(pcb->unsent->tcphdr->seqno) +
 80106bc:	682b      	ldr	r3, [r5, #0]
 80106be:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
 80106c0:	1a9b      	subs	r3, r3, r2
 80106c2:	2b00      	cmp	r3, #0
 80106c4:	dc38      	bgt.n	8010738 <tcp_receive+0x314>
      next = pcb->unsent;
 80106c6:	f8d4 8068 	ldr.w	r8, [r4, #104]	; 0x68
      pcb->unsent = pcb->unsent->next;
 80106ca:	f8d8 3000 	ldr.w	r3, [r8]
 80106ce:	66a3      	str	r3, [r4, #104]	; 0x68
      if (pcb->unsent == NULL) {
 80106d0:	b90b      	cbnz	r3, 80106d6 <tcp_receive+0x2b2>
        pcb->unsent_oversize = 0;
 80106d2:	f8a4 3064 	strh.w	r3, [r4, #100]	; 0x64
      LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= pbuf_clen(next->p)));
 80106d6:	f8b4 b062 	ldrh.w	fp, [r4, #98]	; 0x62
 80106da:	f8d8 0004 	ldr.w	r0, [r8, #4]
 80106de:	f7fe ff59 	bl	800f594 <pbuf_clen>
 80106e2:	4583      	cmp	fp, r0
 80106e4:	d206      	bcs.n	80106f4 <tcp_receive+0x2d0>
 80106e6:	4653      	mov	r3, sl
 80106e8:	f240 42d5 	movw	r2, #1237	; 0x4d5
 80106ec:	49ba      	ldr	r1, [pc, #744]	; (80109d8 <tcp_receive+0x5b4>)
 80106ee:	4648      	mov	r0, r9
 80106f0:	f001 ffe6 	bl	80126c0 <iprintf>
      /* Prevent ACK for FIN to generate a sent event */
      pcb->snd_queuelen -= pbuf_clen(next->p);
 80106f4:	f8d8 0004 	ldr.w	r0, [r8, #4]
 80106f8:	f7fe ff4c 	bl	800f594 <pbuf_clen>
 80106fc:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
      recv_acked += next->len;
 8010700:	883a      	ldrh	r2, [r7, #0]
      pcb->snd_queuelen -= pbuf_clen(next->p);
 8010702:	1a18      	subs	r0, r3, r0
      recv_acked += next->len;
 8010704:	f8b8 3008 	ldrh.w	r3, [r8, #8]
 8010708:	4413      	add	r3, r2
      pcb->snd_queuelen -= pbuf_clen(next->p);
 801070a:	f8a4 0062 	strh.w	r0, [r4, #98]	; 0x62
      tcp_seg_free(next);
 801070e:	4640      	mov	r0, r8
      recv_acked += next->len;
 8010710:	803b      	strh	r3, [r7, #0]
      tcp_seg_free(next);
 8010712:	f7ff f901 	bl	800f918 <tcp_seg_free>
      LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing unsent)\n", (tcpwnd_size_t)pcb->snd_queuelen));
      if (pcb->snd_queuelen != 0) {
 8010716:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 801071a:	b153      	cbz	r3, 8010732 <tcp_receive+0x30e>
        LWIP_ASSERT("tcp_receive: valid queue length",
 801071c:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 801071e:	b943      	cbnz	r3, 8010732 <tcp_receive+0x30e>
 8010720:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 8010722:	b933      	cbnz	r3, 8010732 <tcp_receive+0x30e>
 8010724:	4653      	mov	r3, sl
 8010726:	f240 42dd 	movw	r2, #1245	; 0x4dd
 801072a:	49ac      	ldr	r1, [pc, #688]	; (80109dc <tcp_receive+0x5b8>)
 801072c:	4648      	mov	r0, r9
 801072e:	f001 ffc7 	bl	80126c0 <iprintf>
    while (pcb->unsent != NULL &&
 8010732:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 8010734:	2b00      	cmp	r3, #0
 8010736:	d1a5      	bne.n	8010684 <tcp_receive+0x260>
          pcb->unacked != NULL || pcb->unsent != NULL);
      }
    }
    pcb->snd_buf += recv_acked;
 8010738:	f8b4 3060 	ldrh.w	r3, [r4, #96]	; 0x60
 801073c:	883a      	ldrh	r2, [r7, #0]
 801073e:	4413      	add	r3, r2
                                pcb->rttest, pcb->rtseq, ackno));

    /* RTT estimation calculations. This is done by checking if the
       incoming segment acknowledges the segment we use to take a
       round-trip time measurement. */
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 8010740:	6b62      	ldr	r2, [r4, #52]	; 0x34
    pcb->snd_buf += recv_acked;
 8010742:	f8a4 3060 	strh.w	r3, [r4, #96]	; 0x60
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 8010746:	2a00      	cmp	r2, #0
 8010748:	f040 8117 	bne.w	801097a <tcp_receive+0x556>

  /* If the incoming segment contains data, we must process it
     further unless the pcb already received a FIN.
     (RFC 793, chapter 3.9, "SEGMENT ARRIVES" in states CLOSE-WAIT, CLOSING,
     LAST-ACK and TIME-WAIT: "Ignore the segment text.") */
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 801074c:	4fa4      	ldr	r7, [pc, #656]	; (80109e0 <tcp_receive+0x5bc>)
 801074e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8010750:	8838      	ldrh	r0, [r7, #0]
 8010752:	2800      	cmp	r0, #0
 8010754:	f000 831f 	beq.w	8010d96 <tcp_receive+0x972>
 8010758:	7d23      	ldrb	r3, [r4, #20]
 801075a:	2b06      	cmp	r3, #6
 801075c:	f200 831b 	bhi.w	8010d96 <tcp_receive+0x972>
       this if the sequence number of the incoming segment is less
       than rcv_nxt, and the sequence number plus the length of the
       segment is larger than rcv_nxt. */
    /*    if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
          if (TCP_SEQ_LT(pcb->rcv_nxt, seqno + tcplen)) {*/
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 8010760:	6833      	ldr	r3, [r6, #0]
 8010762:	1ad5      	subs	r5, r2, r3
 8010764:	2d01      	cmp	r5, #1
 8010766:	f100 815c 	bmi.w	8010a22 <tcp_receive+0x5fe>
 801076a:	f1c3 0101 	rsb	r1, r3, #1
 801076e:	1a09      	subs	r1, r1, r0
 8010770:	4411      	add	r1, r2
 8010772:	2900      	cmp	r1, #0
 8010774:	f300 8155 	bgt.w	8010a22 <tcp_receive+0x5fe>

         After we are done with adjusting the pbuf pointers we must
         adjust the ->data pointer in the seg and the segment
         length.*/

      struct pbuf *p = inseg.p;
 8010778:	4b9a      	ldr	r3, [pc, #616]	; (80109e4 <tcp_receive+0x5c0>)
      off = pcb->rcv_nxt - seqno;
 801077a:	46aa      	mov	sl, r5
      struct pbuf *p = inseg.p;
 801077c:	f8d3 9004 	ldr.w	r9, [r3, #4]
 8010780:	4698      	mov	r8, r3
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 8010782:	f1b9 0f00 	cmp.w	r9, #0
 8010786:	d106      	bne.n	8010796 <tcp_receive+0x372>
 8010788:	4b97      	ldr	r3, [pc, #604]	; (80109e8 <tcp_receive+0x5c4>)
 801078a:	f240 523c 	movw	r2, #1340	; 0x53c
 801078e:	4997      	ldr	r1, [pc, #604]	; (80109ec <tcp_receive+0x5c8>)
 8010790:	4897      	ldr	r0, [pc, #604]	; (80109f0 <tcp_receive+0x5cc>)
 8010792:	f001 ff95 	bl	80126c0 <iprintf>
      LWIP_ASSERT("insane offset!", (off < 0x7fff));
 8010796:	f647 73fe 	movw	r3, #32766	; 0x7ffe
 801079a:	429d      	cmp	r5, r3
 801079c:	dd06      	ble.n	80107ac <tcp_receive+0x388>
 801079e:	4b92      	ldr	r3, [pc, #584]	; (80109e8 <tcp_receive+0x5c4>)
 80107a0:	f240 523d 	movw	r2, #1341	; 0x53d
 80107a4:	4993      	ldr	r1, [pc, #588]	; (80109f4 <tcp_receive+0x5d0>)
 80107a6:	4892      	ldr	r0, [pc, #584]	; (80109f0 <tcp_receive+0x5cc>)
 80107a8:	f001 ff8a 	bl	80126c0 <iprintf>
      if (inseg.p->len < off) {
 80107ac:	f8d8 0004 	ldr.w	r0, [r8, #4]
 80107b0:	8943      	ldrh	r3, [r0, #10]
 80107b2:	429d      	cmp	r5, r3
 80107b4:	f340 812a 	ble.w	8010a0c <tcp_receive+0x5e8>
        LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 80107b8:	8903      	ldrh	r3, [r0, #8]
 80107ba:	429d      	cmp	r5, r3
 80107bc:	dd06      	ble.n	80107cc <tcp_receive+0x3a8>
 80107be:	4b8a      	ldr	r3, [pc, #552]	; (80109e8 <tcp_receive+0x5c4>)
 80107c0:	f240 523f 	movw	r2, #1343	; 0x53f
 80107c4:	498c      	ldr	r1, [pc, #560]	; (80109f8 <tcp_receive+0x5d4>)
 80107c6:	488a      	ldr	r0, [pc, #552]	; (80109f0 <tcp_receive+0x5cc>)
 80107c8:	f001 ff7a 	bl	80126c0 <iprintf>
        new_tot_len = (u16_t)(inseg.p->tot_len - off);
 80107cc:	f8d8 3004 	ldr.w	r3, [r8, #4]
          off -= p->len;
          /* KJM following line changed (with addition of new_tot_len var)
             to fix bug #9076
             inseg.p->tot_len -= p->len; */
          p->tot_len = new_tot_len;
          p->len = 0;
 80107d0:	2200      	movs	r2, #0
        new_tot_len = (u16_t)(inseg.p->tot_len - off);
 80107d2:	8919      	ldrh	r1, [r3, #8]
 80107d4:	1b4d      	subs	r5, r1, r5
 80107d6:	b2ad      	uxth	r5, r5
        while (p->len < off) {
 80107d8:	f8b9 300a 	ldrh.w	r3, [r9, #10]
 80107dc:	459a      	cmp	sl, r3
 80107de:	f300 80f1 	bgt.w	80109c4 <tcp_receive+0x5a0>
          p = p->next;
        }
        if (pbuf_header(p, (s16_t)-off)) {
 80107e2:	f1ca 0100 	rsb	r1, sl, #0
 80107e6:	4648      	mov	r0, r9
 80107e8:	b209      	sxth	r1, r1
 80107ea:	f7fe fd1b 	bl	800f224 <pbuf_header>
 80107ee:	b130      	cbz	r0, 80107fe <tcp_receive+0x3da>
          /* Do we need to cope with this failing?  Assert for now */
          LWIP_ASSERT("pbuf_header failed", 0);
 80107f0:	4b7d      	ldr	r3, [pc, #500]	; (80109e8 <tcp_receive+0x5c4>)
 80107f2:	f240 524c 	movw	r2, #1356	; 0x54c
        }
      } else {
        if (pbuf_header(inseg.p, (s16_t)-off)) {
          /* Do we need to cope with this failing?  Assert for now */
          LWIP_ASSERT("pbuf_header failed", 0);
 80107f6:	4981      	ldr	r1, [pc, #516]	; (80109fc <tcp_receive+0x5d8>)
 80107f8:	487d      	ldr	r0, [pc, #500]	; (80109f0 <tcp_receive+0x5cc>)
 80107fa:	f001 ff61 	bl	80126c0 <iprintf>
        }
      }
      inseg.len -= (u16_t)(pcb->rcv_nxt - seqno);
 80107fe:	f8b8 1008 	ldrh.w	r1, [r8, #8]
 8010802:	6833      	ldr	r3, [r6, #0]
 8010804:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8010806:	440b      	add	r3, r1
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 8010808:	6032      	str	r2, [r6, #0]
      inseg.len -= (u16_t)(pcb->rcv_nxt - seqno);
 801080a:	1a9b      	subs	r3, r3, r2
 801080c:	f8a8 3008 	strh.w	r3, [r8, #8]
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 8010810:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8010814:	605a      	str	r2, [r3, #4]
    }

    /* The sequence number must be within the window (above rcv_nxt
       and below rcv_nxt + rcv_wnd) in order to be further
       processed. */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8010816:	6831      	ldr	r1, [r6, #0]
 8010818:	6a62      	ldr	r2, [r4, #36]	; 0x24
 801081a:	1a8b      	subs	r3, r1, r2
 801081c:	2b00      	cmp	r3, #0
 801081e:	f2c0 82b4 	blt.w	8010d8a <tcp_receive+0x966>
 8010822:	1c4b      	adds	r3, r1, #1
 8010824:	8d20      	ldrh	r0, [r4, #40]	; 0x28
 8010826:	1a9b      	subs	r3, r3, r2
 8010828:	1a1b      	subs	r3, r3, r0
 801082a:	2b00      	cmp	r3, #0
 801082c:	f300 82ad 	bgt.w	8010d8a <tcp_receive+0x966>
                        pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      if (pcb->rcv_nxt == seqno) {
 8010830:	4291      	cmp	r1, r2
 8010832:	f040 81ca 	bne.w	8010bca <tcp_receive+0x7a6>
        /* The incoming segment is the next in sequence. We check if
           we have to trim the end of the segment and update rcv_nxt
           and pass the data to the application. */
        tcplen = TCP_TCPLEN(&inseg);
 8010836:	4d6b      	ldr	r5, [pc, #428]	; (80109e4 <tcp_receive+0x5c0>)
 8010838:	68eb      	ldr	r3, [r5, #12]
 801083a:	f8b5 8008 	ldrh.w	r8, [r5, #8]
 801083e:	8998      	ldrh	r0, [r3, #12]
 8010840:	f7fc ff0d 	bl	800d65e <lwip_htons>
 8010844:	f010 0003 	ands.w	r0, r0, #3

        if (tcplen > pcb->rcv_wnd) {
 8010848:	8d23      	ldrh	r3, [r4, #40]	; 0x28
        tcplen = TCP_TCPLEN(&inseg);
 801084a:	bf18      	it	ne
 801084c:	2001      	movne	r0, #1
 801084e:	4440      	add	r0, r8
 8010850:	b280      	uxth	r0, r0
        if (tcplen > pcb->rcv_wnd) {
 8010852:	4283      	cmp	r3, r0
        tcplen = TCP_TCPLEN(&inseg);
 8010854:	8038      	strh	r0, [r7, #0]
        if (tcplen > pcb->rcv_wnd) {
 8010856:	d241      	bcs.n	80108dc <tcp_receive+0x4b8>
          LWIP_DEBUGF(TCP_INPUT_DEBUG,
                      ("tcp_receive: other end overran receive window"
                       "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                       seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8010858:	68eb      	ldr	r3, [r5, #12]
 801085a:	8998      	ldrh	r0, [r3, #12]
 801085c:	f7fc feff 	bl	800d65e <lwip_htons>
 8010860:	07c2      	lsls	r2, r0, #31
 8010862:	d510      	bpl.n	8010886 <tcp_receive+0x462>
            /* Must remove the FIN from the header as we're trimming
             * that byte of sequence-space from the packet */
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 8010864:	f8d5 900c 	ldr.w	r9, [r5, #12]
 8010868:	f8b9 800c 	ldrh.w	r8, [r9, #12]
 801086c:	4640      	mov	r0, r8
 801086e:	f428 587c 	bic.w	r8, r8, #16128	; 0x3f00
 8010872:	f7fc fef4 	bl	800d65e <lwip_htons>
 8010876:	f000 003e 	and.w	r0, r0, #62	; 0x3e
 801087a:	f7fc fef0 	bl	800d65e <lwip_htons>
 801087e:	ea40 0808 	orr.w	r8, r0, r8
 8010882:	f8a9 800c 	strh.w	r8, [r9, #12]
          }
          /* Adjust length of segment to fit in the window. */
          TCPWND_CHECK16(pcb->rcv_wnd);
          inseg.len = (u16_t)pcb->rcv_wnd;
 8010886:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8010888:	812b      	strh	r3, [r5, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 801088a:	68eb      	ldr	r3, [r5, #12]
 801088c:	8998      	ldrh	r0, [r3, #12]
 801088e:	f7fc fee6 	bl	800d65e <lwip_htons>
 8010892:	0783      	lsls	r3, r0, #30
            inseg.len -= 1;
          }
          pbuf_realloc(inseg.p, inseg.len);
 8010894:	6868      	ldr	r0, [r5, #4]
            inseg.len -= 1;
 8010896:	bf42      	ittt	mi
 8010898:	892b      	ldrhmi	r3, [r5, #8]
 801089a:	f103 33ff 	addmi.w	r3, r3, #4294967295
 801089e:	812b      	strhmi	r3, [r5, #8]
          pbuf_realloc(inseg.p, inseg.len);
 80108a0:	8929      	ldrh	r1, [r5, #8]
 80108a2:	f7fe fe07 	bl	800f4b4 <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 80108a6:	68eb      	ldr	r3, [r5, #12]
 80108a8:	f8b5 8008 	ldrh.w	r8, [r5, #8]
 80108ac:	8998      	ldrh	r0, [r3, #12]
 80108ae:	f7fc fed6 	bl	800d65e <lwip_htons>
 80108b2:	f010 0003 	ands.w	r0, r0, #3
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 80108b6:	6833      	ldr	r3, [r6, #0]
          tcplen = TCP_TCPLEN(&inseg);
 80108b8:	bf18      	it	ne
 80108ba:	2001      	movne	r0, #1
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 80108bc:	6a62      	ldr	r2, [r4, #36]	; 0x24
          tcplen = TCP_TCPLEN(&inseg);
 80108be:	4440      	add	r0, r8
 80108c0:	b280      	uxth	r0, r0
 80108c2:	8038      	strh	r0, [r7, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 80108c4:	4418      	add	r0, r3
 80108c6:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80108c8:	4413      	add	r3, r2
 80108ca:	4298      	cmp	r0, r3
 80108cc:	d006      	beq.n	80108dc <tcp_receive+0x4b8>
 80108ce:	4b46      	ldr	r3, [pc, #280]	; (80109e8 <tcp_receive+0x5c4>)
 80108d0:	f240 527f 	movw	r2, #1407	; 0x57f
 80108d4:	494a      	ldr	r1, [pc, #296]	; (8010a00 <tcp_receive+0x5dc>)
 80108d6:	4846      	ldr	r0, [pc, #280]	; (80109f0 <tcp_receive+0x5cc>)
 80108d8:	f001 fef2 	bl	80126c0 <iprintf>
        }
#if TCP_QUEUE_OOSEQ
        /* Received in-sequence data, adjust ooseq data if:
           - FIN has been received or
           - inseq overlaps with ooseq */
        if (pcb->ooseq != NULL) {
 80108dc:	6f23      	ldr	r3, [r4, #112]	; 0x70
 80108de:	2b00      	cmp	r3, #0
 80108e0:	f000 80ae 	beq.w	8010a40 <tcp_receive+0x61c>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 80108e4:	68eb      	ldr	r3, [r5, #12]
 80108e6:	8998      	ldrh	r0, [r3, #12]
 80108e8:	f7fc feb9 	bl	800d65e <lwip_htons>
 80108ec:	07c0      	lsls	r0, r0, #31
 80108ee:	f100 80a4 	bmi.w	8010a3a <tcp_receive+0x616>
              struct tcp_seg *old_ooseq = pcb->ooseq;
              pcb->ooseq = pcb->ooseq->next;
              tcp_seg_free(old_ooseq);
            }
          } else {
            next = pcb->ooseq;
 80108f2:	f8d4 8070 	ldr.w	r8, [r4, #112]	; 0x70
            /* Remove all segments on ooseq that are covered by inseg already.
             * FIN is copied from ooseq to inseg if present. */
            while (next &&
 80108f6:	f1b8 0f00 	cmp.w	r8, #0
 80108fa:	d03b      	beq.n	8010974 <tcp_receive+0x550>
                   TCP_SEQ_GEQ(seqno + tcplen,
 80108fc:	f8d8 e00c 	ldr.w	lr, [r8, #12]
 8010900:	6830      	ldr	r0, [r6, #0]
 8010902:	883b      	ldrh	r3, [r7, #0]
 8010904:	f8de 2004 	ldr.w	r2, [lr, #4]
 8010908:	f8b8 1008 	ldrh.w	r1, [r8, #8]
 801090c:	4403      	add	r3, r0
 801090e:	4411      	add	r1, r2
 8010910:	1a59      	subs	r1, r3, r1
            while (next &&
 8010912:	2900      	cmp	r1, #0
 8010914:	f280 80d1 	bge.w	8010aba <tcp_receive+0x696>
              tcp_seg_free(prev);
            }
            /* Now trim right side of inseg if it overlaps with the first
             * segment on ooseq */
            if (next &&
                TCP_SEQ_GT(seqno + tcplen,
 8010918:	1a9b      	subs	r3, r3, r2
            if (next &&
 801091a:	2b00      	cmp	r3, #0
 801091c:	dd2a      	ble.n	8010974 <tcp_receive+0x550>
                           next->tcphdr->seqno)) {
              /* inseg cannot have FIN here (already processed above) */
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 801091e:	68eb      	ldr	r3, [r5, #12]
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 8010920:	1a12      	subs	r2, r2, r0
 8010922:	812a      	strh	r2, [r5, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 8010924:	8998      	ldrh	r0, [r3, #12]
 8010926:	f7fc fe9a 	bl	800d65e <lwip_htons>
 801092a:	0783      	lsls	r3, r0, #30
                inseg.len -= 1;
              }
              pbuf_realloc(inseg.p, inseg.len);
 801092c:	6868      	ldr	r0, [r5, #4]
                inseg.len -= 1;
 801092e:	bf42      	ittt	mi
 8010930:	892b      	ldrhmi	r3, [r5, #8]
 8010932:	f103 33ff 	addmi.w	r3, r3, #4294967295
 8010936:	812b      	strhmi	r3, [r5, #8]
              pbuf_realloc(inseg.p, inseg.len);
 8010938:	8929      	ldrh	r1, [r5, #8]
 801093a:	f7fe fdbb 	bl	800f4b4 <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 801093e:	68eb      	ldr	r3, [r5, #12]
 8010940:	f8b5 9008 	ldrh.w	r9, [r5, #8]
 8010944:	8998      	ldrh	r0, [r3, #12]
 8010946:	f7fc fe8a 	bl	800d65e <lwip_htons>
 801094a:	f010 0003 	ands.w	r0, r0, #3
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 801094e:	6833      	ldr	r3, [r6, #0]
              tcplen = TCP_TCPLEN(&inseg);
 8010950:	bf18      	it	ne
 8010952:	2001      	movne	r0, #1
 8010954:	4448      	add	r0, r9
 8010956:	b280      	uxth	r0, r0
 8010958:	8038      	strh	r0, [r7, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 801095a:	4418      	add	r0, r3
 801095c:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8010960:	685b      	ldr	r3, [r3, #4]
 8010962:	4298      	cmp	r0, r3
 8010964:	d006      	beq.n	8010974 <tcp_receive+0x550>
 8010966:	4b20      	ldr	r3, [pc, #128]	; (80109e8 <tcp_receive+0x5c4>)
 8010968:	f240 52af 	movw	r2, #1455	; 0x5af
 801096c:	4925      	ldr	r1, [pc, #148]	; (8010a04 <tcp_receive+0x5e0>)
 801096e:	4820      	ldr	r0, [pc, #128]	; (80109f0 <tcp_receive+0x5cc>)
 8010970:	f001 fea6 	bl	80126c0 <iprintf>
                          (seqno + tcplen) == next->tcphdr->seqno);
            }
            pcb->ooseq = next;
 8010974:	f8c4 8070 	str.w	r8, [r4, #112]	; 0x70
 8010978:	e062      	b.n	8010a40 <tcp_receive+0x61c>
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 801097a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 801097c:	6829      	ldr	r1, [r5, #0]
 801097e:	1a5b      	subs	r3, r3, r1
 8010980:	2b00      	cmp	r3, #0
 8010982:	f6bf aee3 	bge.w	801074c <tcp_receive+0x328>
      m = (s16_t)(tcp_ticks - pcb->rttest);
 8010986:	4b20      	ldr	r3, [pc, #128]	; (8010a08 <tcp_receive+0x5e4>)
      m = m - (pcb->sa >> 3);
 8010988:	f9b4 003c 	ldrsh.w	r0, [r4, #60]	; 0x3c
      m = (s16_t)(tcp_ticks - pcb->rttest);
 801098c:	6819      	ldr	r1, [r3, #0]
 801098e:	1a89      	subs	r1, r1, r2
      m = m - (pcb->sv >> 2);
 8010990:	f9b4 203e 	ldrsh.w	r2, [r4, #62]	; 0x3e
      m = m - (pcb->sa >> 3);
 8010994:	eba1 01e0 	sub.w	r1, r1, r0, asr #3
      pcb->sv += m;
 8010998:	eba2 02a2 	sub.w	r2, r2, r2, asr #2
      m = m - (pcb->sa >> 3);
 801099c:	b289      	uxth	r1, r1
 801099e:	b20b      	sxth	r3, r1
      pcb->sa += m;
 80109a0:	4408      	add	r0, r1
      if (m < 0) {
 80109a2:	2b00      	cmp	r3, #0
      pcb->sa += m;
 80109a4:	b200      	sxth	r0, r0
        m = -m;
 80109a6:	bfb8      	it	lt
 80109a8:	4249      	neglt	r1, r1
      pcb->sa += m;
 80109aa:	87a0      	strh	r0, [r4, #60]	; 0x3c
        m = -m;
 80109ac:	bfb8      	it	lt
 80109ae:	b20b      	sxthlt	r3, r1
      pcb->sv += m;
 80109b0:	4413      	add	r3, r2
 80109b2:	b29b      	uxth	r3, r3
 80109b4:	87e3      	strh	r3, [r4, #62]	; 0x3e
      pcb->rto = (pcb->sa >> 3) + pcb->sv;
 80109b6:	eb03 03e0 	add.w	r3, r3, r0, asr #3
 80109ba:	f8a4 3040 	strh.w	r3, [r4, #64]	; 0x40
      pcb->rttest = 0;
 80109be:	2300      	movs	r3, #0
 80109c0:	6363      	str	r3, [r4, #52]	; 0x34
 80109c2:	e6c3      	b.n	801074c <tcp_receive+0x328>
          p->tot_len = new_tot_len;
 80109c4:	f8a9 5008 	strh.w	r5, [r9, #8]
          off -= p->len;
 80109c8:	ebaa 0a03 	sub.w	sl, sl, r3
          p->len = 0;
 80109cc:	f8a9 200a 	strh.w	r2, [r9, #10]
          p = p->next;
 80109d0:	f8d9 9000 	ldr.w	r9, [r9]
 80109d4:	e700      	b.n	80107d8 <tcp_receive+0x3b4>
 80109d6:	bf00      	nop
 80109d8:	08014c21 	.word	0x08014c21
 80109dc:	08014c49 	.word	0x08014c49
 80109e0:	24000246 	.word	0x24000246
 80109e4:	24000214 	.word	0x24000214
 80109e8:	08014bd0 	.word	0x08014bd0
 80109ec:	08014c69 	.word	0x08014c69
 80109f0:	08013496 	.word	0x08013496
 80109f4:	08014c79 	.word	0x08014c79
 80109f8:	08014c88 	.word	0x08014c88
 80109fc:	08014c98 	.word	0x08014c98
 8010a00:	08014cab 	.word	0x08014cab
 8010a04:	08014ce2 	.word	0x08014ce2
 8010a08:	24004cb8 	.word	0x24004cb8
        if (pbuf_header(inseg.p, (s16_t)-off)) {
 8010a0c:	4269      	negs	r1, r5
 8010a0e:	b209      	sxth	r1, r1
 8010a10:	f7fe fc08 	bl	800f224 <pbuf_header>
 8010a14:	2800      	cmp	r0, #0
 8010a16:	f43f aef2 	beq.w	80107fe <tcp_receive+0x3da>
          LWIP_ASSERT("pbuf_header failed", 0);
 8010a1a:	4b9d      	ldr	r3, [pc, #628]	; (8010c90 <tcp_receive+0x86c>)
 8010a1c:	f240 5251 	movw	r2, #1361	; 0x551
 8010a20:	e6e9      	b.n	80107f6 <tcp_receive+0x3d2>
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 8010a22:	1a9b      	subs	r3, r3, r2
 8010a24:	2b00      	cmp	r3, #0
        tcp_ack_now(pcb);
 8010a26:	bfbe      	ittt	lt
 8010a28:	7ea3      	ldrblt	r3, [r4, #26]
 8010a2a:	f043 0302 	orrlt.w	r3, r3, #2
 8010a2e:	76a3      	strblt	r3, [r4, #26]
 8010a30:	e6f1      	b.n	8010816 <tcp_receive+0x3f2>
              pcb->ooseq = pcb->ooseq->next;
 8010a32:	6803      	ldr	r3, [r0, #0]
 8010a34:	6723      	str	r3, [r4, #112]	; 0x70
              tcp_seg_free(old_ooseq);
 8010a36:	f7fe ff6f 	bl	800f918 <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 8010a3a:	6f20      	ldr	r0, [r4, #112]	; 0x70
 8010a3c:	2800      	cmp	r0, #0
 8010a3e:	d1f8      	bne.n	8010a32 <tcp_receive+0x60e>
          }
        }
#endif /* TCP_QUEUE_OOSEQ */

        pcb->rcv_nxt = seqno + tcplen;
 8010a40:	883a      	ldrh	r2, [r7, #0]
 8010a42:	6833      	ldr	r3, [r6, #0]
 8010a44:	4413      	add	r3, r2
 8010a46:	6263      	str	r3, [r4, #36]	; 0x24

        /* Update the receiver's (our) window. */
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 8010a48:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8010a4a:	4293      	cmp	r3, r2
 8010a4c:	d206      	bcs.n	8010a5c <tcp_receive+0x638>
 8010a4e:	4b90      	ldr	r3, [pc, #576]	; (8010c90 <tcp_receive+0x86c>)
 8010a50:	f240 52b9 	movw	r2, #1465	; 0x5b9
 8010a54:	498f      	ldr	r1, [pc, #572]	; (8010c94 <tcp_receive+0x870>)
 8010a56:	4890      	ldr	r0, [pc, #576]	; (8010c98 <tcp_receive+0x874>)
 8010a58:	f001 fe32 	bl	80126c0 <iprintf>
        pcb->rcv_wnd -= tcplen;
 8010a5c:	8d23      	ldrh	r3, [r4, #40]	; 0x28

        tcp_update_rcv_ann_wnd(pcb);
 8010a5e:	4620      	mov	r0, r4
        pcb->rcv_wnd -= tcplen;
 8010a60:	883a      	ldrh	r2, [r7, #0]
 8010a62:	1a9b      	subs	r3, r3, r2
 8010a64:	8523      	strh	r3, [r4, #40]	; 0x28
        tcp_update_rcv_ann_wnd(pcb);
 8010a66:	f7fe feed 	bl	800f844 <tcp_update_rcv_ann_wnd>
           chains its data on this pbuf as well.

           If the segment was a FIN, we set the TF_GOT_FIN flag that will
           be used to indicate to the application that the remote side has
           closed its end of the connection. */
        if (inseg.p->tot_len > 0) {
 8010a6a:	686b      	ldr	r3, [r5, #4]
 8010a6c:	891a      	ldrh	r2, [r3, #8]
 8010a6e:	b11a      	cbz	r2, 8010a78 <tcp_receive+0x654>
          recv_data = inseg.p;
 8010a70:	4a8a      	ldr	r2, [pc, #552]	; (8010c9c <tcp_receive+0x878>)
 8010a72:	6013      	str	r3, [r2, #0]
          /* Since this pbuf now is the responsibility of the
             application, we delete our reference to it so that we won't
             (mistakingly) deallocate it. */
          inseg.p = NULL;
 8010a74:	2300      	movs	r3, #0
 8010a76:	606b      	str	r3, [r5, #4]
        }
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8010a78:	68eb      	ldr	r3, [r5, #12]

          cseg = pcb->ooseq;
          seqno = pcb->ooseq->tcphdr->seqno;

          pcb->rcv_nxt += TCP_TCPLEN(cseg);
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 8010a7a:	4f85      	ldr	r7, [pc, #532]	; (8010c90 <tcp_receive+0x86c>)
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8010a7c:	8998      	ldrh	r0, [r3, #12]
 8010a7e:	f7fc fdee 	bl	800d65e <lwip_htons>
 8010a82:	07c5      	lsls	r5, r0, #31
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 8010a84:	f8df 8220 	ldr.w	r8, [pc, #544]	; 8010ca8 <tcp_receive+0x884>
          recv_flags |= TF_GOT_FIN;
 8010a88:	bf48      	it	mi
 8010a8a:	4a85      	ldrmi	r2, [pc, #532]	; (8010ca0 <tcp_receive+0x87c>)
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 8010a8c:	f8df 9208 	ldr.w	r9, [pc, #520]	; 8010c98 <tcp_receive+0x874>
          recv_flags |= TF_GOT_FIN;
 8010a90:	bf42      	ittt	mi
 8010a92:	7813      	ldrbmi	r3, [r2, #0]
 8010a94:	f043 0320 	orrmi.w	r3, r3, #32
 8010a98:	7013      	strbmi	r3, [r2, #0]
        while (pcb->ooseq != NULL &&
 8010a9a:	6f25      	ldr	r5, [r4, #112]	; 0x70
 8010a9c:	b125      	cbz	r5, 8010aa8 <tcp_receive+0x684>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 8010a9e:	68ea      	ldr	r2, [r5, #12]
        while (pcb->ooseq != NULL &&
 8010aa0:	6a61      	ldr	r1, [r4, #36]	; 0x24
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 8010aa2:	6853      	ldr	r3, [r2, #4]
        while (pcb->ooseq != NULL &&
 8010aa4:	428b      	cmp	r3, r1
 8010aa6:	d033      	beq.n	8010b10 <tcp_receive+0x6ec>
        }
#endif /* TCP_QUEUE_OOSEQ */


        /* Acknowledge the segment(s). */
        tcp_ack(pcb);
 8010aa8:	7ea3      	ldrb	r3, [r4, #26]
 8010aaa:	07d9      	lsls	r1, r3, #31
 8010aac:	f140 8087 	bpl.w	8010bbe <tcp_receive+0x79a>
 8010ab0:	f023 0301 	bic.w	r3, r3, #1
    }
  } else {
    /* Segments with length 0 is taken care of here. Segments that
       fall out of the window are ACKed. */
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      tcp_ack_now(pcb);
 8010ab4:	f043 0302 	orr.w	r3, r3, #2
 8010ab8:	e083      	b.n	8010bc2 <tcp_receive+0x79e>
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 8010aba:	f8be 000c 	ldrh.w	r0, [lr, #12]
 8010abe:	f7fc fdce 	bl	800d65e <lwip_htons>
 8010ac2:	07c1      	lsls	r1, r0, #31
 8010ac4:	d51d      	bpl.n	8010b02 <tcp_receive+0x6de>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 8010ac6:	68eb      	ldr	r3, [r5, #12]
 8010ac8:	8998      	ldrh	r0, [r3, #12]
 8010aca:	f7fc fdc8 	bl	800d65e <lwip_htons>
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 8010ace:	0782      	lsls	r2, r0, #30
 8010ad0:	d417      	bmi.n	8010b02 <tcp_receive+0x6de>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 8010ad2:	f8d5 a00c 	ldr.w	sl, [r5, #12]
 8010ad6:	2001      	movs	r0, #1
 8010ad8:	f8ba 900c 	ldrh.w	r9, [sl, #12]
 8010adc:	f7fc fdbf 	bl	800d65e <lwip_htons>
                tcplen = TCP_TCPLEN(&inseg);
 8010ae0:	68eb      	ldr	r3, [r5, #12]
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 8010ae2:	ea49 0000 	orr.w	r0, r9, r0
                tcplen = TCP_TCPLEN(&inseg);
 8010ae6:	f8b5 9008 	ldrh.w	r9, [r5, #8]
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 8010aea:	f8aa 000c 	strh.w	r0, [sl, #12]
                tcplen = TCP_TCPLEN(&inseg);
 8010aee:	8998      	ldrh	r0, [r3, #12]
 8010af0:	f7fc fdb5 	bl	800d65e <lwip_htons>
 8010af4:	f010 0003 	ands.w	r0, r0, #3
 8010af8:	bf18      	it	ne
 8010afa:	2001      	movne	r0, #1
 8010afc:	4481      	add	r9, r0
 8010afe:	f8a7 9000 	strh.w	r9, [r7]
              next = next->next;
 8010b02:	f8d8 9000 	ldr.w	r9, [r8]
              tcp_seg_free(prev);
 8010b06:	4640      	mov	r0, r8
 8010b08:	f7fe ff06 	bl	800f918 <tcp_seg_free>
              next = next->next;
 8010b0c:	46c8      	mov	r8, r9
 8010b0e:	e6f2      	b.n	80108f6 <tcp_receive+0x4d2>
          seqno = pcb->ooseq->tcphdr->seqno;
 8010b10:	6033      	str	r3, [r6, #0]
          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 8010b12:	8990      	ldrh	r0, [r2, #12]
 8010b14:	f8b5 a008 	ldrh.w	sl, [r5, #8]
 8010b18:	f7fc fda1 	bl	800d65e <lwip_htons>
 8010b1c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010b1e:	f010 0003 	ands.w	r0, r0, #3
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 8010b22:	f8b5 b008 	ldrh.w	fp, [r5, #8]
          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 8010b26:	bf18      	it	ne
 8010b28:	2001      	movne	r0, #1
 8010b2a:	449a      	add	sl, r3
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 8010b2c:	68eb      	ldr	r3, [r5, #12]
          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 8010b2e:	4450      	add	r0, sl
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 8010b30:	f8b4 a028 	ldrh.w	sl, [r4, #40]	; 0x28
          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 8010b34:	6260      	str	r0, [r4, #36]	; 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 8010b36:	8998      	ldrh	r0, [r3, #12]
 8010b38:	f7fc fd91 	bl	800d65e <lwip_htons>
 8010b3c:	f010 0003 	ands.w	r0, r0, #3
 8010b40:	bf18      	it	ne
 8010b42:	2001      	movne	r0, #1
 8010b44:	4458      	add	r0, fp
 8010b46:	4582      	cmp	sl, r0
 8010b48:	d206      	bcs.n	8010b58 <tcp_receive+0x734>
 8010b4a:	463b      	mov	r3, r7
 8010b4c:	f240 52de 	movw	r2, #1502	; 0x5de
 8010b50:	4641      	mov	r1, r8
 8010b52:	4648      	mov	r0, r9
 8010b54:	f001 fdb4 	bl	80126c0 <iprintf>
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 8010b58:	68eb      	ldr	r3, [r5, #12]
 8010b5a:	f8b5 a008 	ldrh.w	sl, [r5, #8]
 8010b5e:	8998      	ldrh	r0, [r3, #12]
 8010b60:	f7fc fd7d 	bl	800d65e <lwip_htons>
 8010b64:	f010 0003 	ands.w	r0, r0, #3
 8010b68:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8010b6a:	bf18      	it	ne
 8010b6c:	2001      	movne	r0, #1
 8010b6e:	4450      	add	r0, sl
 8010b70:	1a18      	subs	r0, r3, r0
 8010b72:	8520      	strh	r0, [r4, #40]	; 0x28
          tcp_update_rcv_ann_wnd(pcb);
 8010b74:	4620      	mov	r0, r4
 8010b76:	f7fe fe65 	bl	800f844 <tcp_update_rcv_ann_wnd>
          if (cseg->p->tot_len > 0) {
 8010b7a:	6869      	ldr	r1, [r5, #4]
 8010b7c:	890b      	ldrh	r3, [r1, #8]
 8010b7e:	b133      	cbz	r3, 8010b8e <tcp_receive+0x76a>
            if (recv_data) {
 8010b80:	4b46      	ldr	r3, [pc, #280]	; (8010c9c <tcp_receive+0x878>)
 8010b82:	6818      	ldr	r0, [r3, #0]
 8010b84:	b1c8      	cbz	r0, 8010bba <tcp_receive+0x796>
              pbuf_cat(recv_data, cseg->p);
 8010b86:	f7fe fd21 	bl	800f5cc <pbuf_cat>
            cseg->p = NULL;
 8010b8a:	2300      	movs	r3, #0
 8010b8c:	606b      	str	r3, [r5, #4]
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 8010b8e:	68eb      	ldr	r3, [r5, #12]
 8010b90:	8998      	ldrh	r0, [r3, #12]
 8010b92:	f7fc fd64 	bl	800d65e <lwip_htons>
 8010b96:	07c0      	lsls	r0, r0, #31
 8010b98:	d509      	bpl.n	8010bae <tcp_receive+0x78a>
            recv_flags |= TF_GOT_FIN;
 8010b9a:	4a41      	ldr	r2, [pc, #260]	; (8010ca0 <tcp_receive+0x87c>)
 8010b9c:	7813      	ldrb	r3, [r2, #0]
 8010b9e:	f043 0320 	orr.w	r3, r3, #32
 8010ba2:	7013      	strb	r3, [r2, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 8010ba4:	7d23      	ldrb	r3, [r4, #20]
 8010ba6:	2b04      	cmp	r3, #4
              pcb->state = CLOSE_WAIT;
 8010ba8:	bf04      	itt	eq
 8010baa:	2307      	moveq	r3, #7
 8010bac:	7523      	strbeq	r3, [r4, #20]
          pcb->ooseq = cseg->next;
 8010bae:	682b      	ldr	r3, [r5, #0]
          tcp_seg_free(cseg);
 8010bb0:	4628      	mov	r0, r5
          pcb->ooseq = cseg->next;
 8010bb2:	6723      	str	r3, [r4, #112]	; 0x70
          tcp_seg_free(cseg);
 8010bb4:	f7fe feb0 	bl	800f918 <tcp_seg_free>
 8010bb8:	e76f      	b.n	8010a9a <tcp_receive+0x676>
              recv_data = cseg->p;
 8010bba:	6019      	str	r1, [r3, #0]
 8010bbc:	e7e5      	b.n	8010b8a <tcp_receive+0x766>
        tcp_ack(pcb);
 8010bbe:	f043 0301 	orr.w	r3, r3, #1
 8010bc2:	76a3      	strb	r3, [r4, #26]
    }
  }
}
 8010bc4:	b003      	add	sp, #12
 8010bc6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        tcp_send_empty_ack(pcb);
 8010bca:	4620      	mov	r0, r4
 8010bcc:	f000 ffd6 	bl	8011b7c <tcp_send_empty_ack>
        if (pcb->ooseq == NULL) {
 8010bd0:	6f25      	ldr	r5, [r4, #112]	; 0x70
 8010bd2:	b925      	cbnz	r5, 8010bde <tcp_receive+0x7ba>
          pcb->ooseq = tcp_seg_copy(&inseg);
 8010bd4:	4833      	ldr	r0, [pc, #204]	; (8010ca4 <tcp_receive+0x880>)
 8010bd6:	f7fe feb5 	bl	800f944 <tcp_seg_copy>
 8010bda:	6720      	str	r0, [r4, #112]	; 0x70
 8010bdc:	e7f2      	b.n	8010bc4 <tcp_receive+0x7a0>
            if (seqno == next->tcphdr->seqno) {
 8010bde:	6833      	ldr	r3, [r6, #0]
 8010be0:	f04f 0800 	mov.w	r8, #0
 8010be4:	f103 3eff 	add.w	lr, r3, #4294967295
 8010be8:	f103 0c01 	add.w	ip, r3, #1
 8010bec:	68e8      	ldr	r0, [r5, #12]
 8010bee:	6842      	ldr	r2, [r0, #4]
 8010bf0:	429a      	cmp	r2, r3
 8010bf2:	d117      	bne.n	8010c24 <tcp_receive+0x800>
              if (inseg.len > next->len) {
 8010bf4:	482b      	ldr	r0, [pc, #172]	; (8010ca4 <tcp_receive+0x880>)
 8010bf6:	892b      	ldrh	r3, [r5, #8]
 8010bf8:	8902      	ldrh	r2, [r0, #8]
 8010bfa:	429a      	cmp	r2, r3
 8010bfc:	d9e2      	bls.n	8010bc4 <tcp_receive+0x7a0>
                cseg = tcp_seg_copy(&inseg);
 8010bfe:	f7fe fea1 	bl	800f944 <tcp_seg_copy>
                if (cseg != NULL) {
 8010c02:	2800      	cmp	r0, #0
 8010c04:	d0de      	beq.n	8010bc4 <tcp_receive+0x7a0>
                  if (prev != NULL) {
 8010c06:	f1b8 0f00 	cmp.w	r8, #0
 8010c0a:	d009      	beq.n	8010c20 <tcp_receive+0x7fc>
                    prev->next = cseg;
 8010c0c:	f8c8 0000 	str.w	r0, [r8]
                    tcp_oos_insert_segment(cseg, next);
 8010c10:	4629      	mov	r1, r5
}
 8010c12:	b003      	add	sp, #12
 8010c14:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
                    tcp_oos_insert_segment(cseg, next);
 8010c18:	f7ff bbc6 	b.w	80103a8 <tcp_oos_insert_segment>
 8010c1c:	460d      	mov	r5, r1
 8010c1e:	e7e5      	b.n	8010bec <tcp_receive+0x7c8>
                    pcb->ooseq = cseg;
 8010c20:	6720      	str	r0, [r4, #112]	; 0x70
 8010c22:	e7f5      	b.n	8010c10 <tcp_receive+0x7ec>
              if (prev == NULL) {
 8010c24:	f1b8 0f00 	cmp.w	r8, #0
 8010c28:	d109      	bne.n	8010c3e <tcp_receive+0x81a>
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 8010c2a:	1a99      	subs	r1, r3, r2
 8010c2c:	2900      	cmp	r1, #0
 8010c2e:	da3d      	bge.n	8010cac <tcp_receive+0x888>
                  cseg = tcp_seg_copy(&inseg);
 8010c30:	481c      	ldr	r0, [pc, #112]	; (8010ca4 <tcp_receive+0x880>)
 8010c32:	f7fe fe87 	bl	800f944 <tcp_seg_copy>
                  if (cseg != NULL) {
 8010c36:	2800      	cmp	r0, #0
 8010c38:	d0c4      	beq.n	8010bc4 <tcp_receive+0x7a0>
                    pcb->ooseq = cseg;
 8010c3a:	6720      	str	r0, [r4, #112]	; 0x70
 8010c3c:	e7e8      	b.n	8010c10 <tcp_receive+0x7ec>
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno+1, next->tcphdr->seqno-1)) {
 8010c3e:	f8d8 100c 	ldr.w	r1, [r8, #12]
 8010c42:	6849      	ldr	r1, [r1, #4]
 8010c44:	ebae 0101 	sub.w	r1, lr, r1
 8010c48:	2900      	cmp	r1, #0
 8010c4a:	db2f      	blt.n	8010cac <tcp_receive+0x888>
 8010c4c:	ebac 0102 	sub.w	r1, ip, r2
 8010c50:	2900      	cmp	r1, #0
 8010c52:	dc2b      	bgt.n	8010cac <tcp_receive+0x888>
                  cseg = tcp_seg_copy(&inseg);
 8010c54:	4813      	ldr	r0, [pc, #76]	; (8010ca4 <tcp_receive+0x880>)
 8010c56:	f7fe fe75 	bl	800f944 <tcp_seg_copy>
                  if (cseg != NULL) {
 8010c5a:	4604      	mov	r4, r0
 8010c5c:	2800      	cmp	r0, #0
 8010c5e:	d0b1      	beq.n	8010bc4 <tcp_receive+0x7a0>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 8010c60:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8010c64:	6831      	ldr	r1, [r6, #0]
 8010c66:	685a      	ldr	r2, [r3, #4]
 8010c68:	f8b8 3008 	ldrh.w	r3, [r8, #8]
 8010c6c:	4413      	add	r3, r2
 8010c6e:	1a5b      	subs	r3, r3, r1
 8010c70:	2b00      	cmp	r3, #0
 8010c72:	dd07      	ble.n	8010c84 <tcp_receive+0x860>
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 8010c74:	1a89      	subs	r1, r1, r2
                      pbuf_realloc(prev->p, prev->len);
 8010c76:	f8d8 0004 	ldr.w	r0, [r8, #4]
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 8010c7a:	b289      	uxth	r1, r1
 8010c7c:	f8a8 1008 	strh.w	r1, [r8, #8]
                      pbuf_realloc(prev->p, prev->len);
 8010c80:	f7fe fc18 	bl	800f4b4 <pbuf_realloc>
                    prev->next = cseg;
 8010c84:	f8c8 4000 	str.w	r4, [r8]
                    tcp_oos_insert_segment(cseg, next);
 8010c88:	4629      	mov	r1, r5
 8010c8a:	4620      	mov	r0, r4
 8010c8c:	e7c1      	b.n	8010c12 <tcp_receive+0x7ee>
 8010c8e:	bf00      	nop
 8010c90:	08014bd0 	.word	0x08014bd0
 8010c94:	08014d1d 	.word	0x08014d1d
 8010c98:	08013496 	.word	0x08013496
 8010c9c:	24000228 	.word	0x24000228
 8010ca0:	2400022c 	.word	0x2400022c
 8010ca4:	24000214 	.word	0x24000214
 8010ca8:	08014d3c 	.word	0x08014d3c
              if (next->next == NULL &&
 8010cac:	6829      	ldr	r1, [r5, #0]
 8010cae:	46a8      	mov	r8, r5
 8010cb0:	2900      	cmp	r1, #0
 8010cb2:	d1b3      	bne.n	8010c1c <tcp_receive+0x7f8>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 8010cb4:	1a9b      	subs	r3, r3, r2
              if (next->next == NULL &&
 8010cb6:	2b00      	cmp	r3, #0
 8010cb8:	dd84      	ble.n	8010bc4 <tcp_receive+0x7a0>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 8010cba:	8980      	ldrh	r0, [r0, #12]
 8010cbc:	f7fc fccf 	bl	800d65e <lwip_htons>
 8010cc0:	07c2      	lsls	r2, r0, #31
 8010cc2:	f53f af7f 	bmi.w	8010bc4 <tcp_receive+0x7a0>
                next->next = tcp_seg_copy(&inseg);
 8010cc6:	483d      	ldr	r0, [pc, #244]	; (8010dbc <tcp_receive+0x998>)
 8010cc8:	f7fe fe3c 	bl	800f944 <tcp_seg_copy>
 8010ccc:	6028      	str	r0, [r5, #0]
                if (next->next != NULL) {
 8010cce:	2800      	cmp	r0, #0
 8010cd0:	f43f af78 	beq.w	8010bc4 <tcp_receive+0x7a0>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 8010cd4:	68eb      	ldr	r3, [r5, #12]
 8010cd6:	6831      	ldr	r1, [r6, #0]
 8010cd8:	685a      	ldr	r2, [r3, #4]
 8010cda:	892b      	ldrh	r3, [r5, #8]
 8010cdc:	4413      	add	r3, r2
 8010cde:	1a5b      	subs	r3, r3, r1
 8010ce0:	2b00      	cmp	r3, #0
 8010ce2:	dd05      	ble.n	8010cf0 <tcp_receive+0x8cc>
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 8010ce4:	1a89      	subs	r1, r1, r2
                    pbuf_realloc(next->p, next->len);
 8010ce6:	6868      	ldr	r0, [r5, #4]
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 8010ce8:	b289      	uxth	r1, r1
 8010cea:	8129      	strh	r1, [r5, #8]
                    pbuf_realloc(next->p, next->len);
 8010cec:	f7fe fbe2 	bl	800f4b4 <pbuf_realloc>
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 8010cf0:	6832      	ldr	r2, [r6, #0]
 8010cf2:	883b      	ldrh	r3, [r7, #0]
 8010cf4:	4413      	add	r3, r2
 8010cf6:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8010cf8:	1a9b      	subs	r3, r3, r2
 8010cfa:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 8010cfc:	1a9b      	subs	r3, r3, r2
 8010cfe:	2b00      	cmp	r3, #0
 8010d00:	f77f af60 	ble.w	8010bc4 <tcp_receive+0x7a0>
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 8010d04:	682b      	ldr	r3, [r5, #0]
 8010d06:	68db      	ldr	r3, [r3, #12]
 8010d08:	8998      	ldrh	r0, [r3, #12]
 8010d0a:	f7fc fca8 	bl	800d65e <lwip_htons>
 8010d0e:	07c3      	lsls	r3, r0, #31
 8010d10:	d511      	bpl.n	8010d36 <tcp_receive+0x912>
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 8010d12:	682b      	ldr	r3, [r5, #0]
 8010d14:	f8d3 900c 	ldr.w	r9, [r3, #12]
 8010d18:	f8b9 800c 	ldrh.w	r8, [r9, #12]
 8010d1c:	4640      	mov	r0, r8
 8010d1e:	f428 587c 	bic.w	r8, r8, #16128	; 0x3f00
 8010d22:	f7fc fc9c 	bl	800d65e <lwip_htons>
 8010d26:	f000 003e 	and.w	r0, r0, #62	; 0x3e
 8010d2a:	f7fc fc98 	bl	800d65e <lwip_htons>
 8010d2e:	ea40 0808 	orr.w	r8, r0, r8
 8010d32:	f8a9 800c 	strh.w	r8, [r9, #12]
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 8010d36:	6832      	ldr	r2, [r6, #0]
 8010d38:	8d21      	ldrh	r1, [r4, #40]	; 0x28
 8010d3a:	682b      	ldr	r3, [r5, #0]
 8010d3c:	1a89      	subs	r1, r1, r2
 8010d3e:	6a62      	ldr	r2, [r4, #36]	; 0x24
                    pbuf_realloc(next->next->p, next->next->len);
 8010d40:	6858      	ldr	r0, [r3, #4]
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 8010d42:	4411      	add	r1, r2
 8010d44:	b289      	uxth	r1, r1
 8010d46:	8119      	strh	r1, [r3, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 8010d48:	f7fe fbb4 	bl	800f4b4 <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 8010d4c:	682b      	ldr	r3, [r5, #0]
 8010d4e:	891d      	ldrh	r5, [r3, #8]
 8010d50:	68db      	ldr	r3, [r3, #12]
 8010d52:	8998      	ldrh	r0, [r3, #12]
 8010d54:	f7fc fc83 	bl	800d65e <lwip_htons>
 8010d58:	f010 0003 	ands.w	r0, r0, #3
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8010d5c:	6833      	ldr	r3, [r6, #0]
                    tcplen = TCP_TCPLEN(next->next);
 8010d5e:	bf18      	it	ne
 8010d60:	2001      	movne	r0, #1
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8010d62:	6a62      	ldr	r2, [r4, #36]	; 0x24
                    tcplen = TCP_TCPLEN(next->next);
 8010d64:	4428      	add	r0, r5
 8010d66:	b280      	uxth	r0, r0
 8010d68:	8038      	strh	r0, [r7, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8010d6a:	4418      	add	r0, r3
 8010d6c:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8010d6e:	4413      	add	r3, r2
 8010d70:	4298      	cmp	r0, r3
 8010d72:	f43f af27 	beq.w	8010bc4 <tcp_receive+0x7a0>
 8010d76:	4b12      	ldr	r3, [pc, #72]	; (8010dc0 <tcp_receive+0x99c>)
 8010d78:	f240 627b 	movw	r2, #1659	; 0x67b
 8010d7c:	4911      	ldr	r1, [pc, #68]	; (8010dc4 <tcp_receive+0x9a0>)
 8010d7e:	4812      	ldr	r0, [pc, #72]	; (8010dc8 <tcp_receive+0x9a4>)
}
 8010d80:	b003      	add	sp, #12
 8010d82:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8010d86:	f001 bc9b 	b.w	80126c0 <iprintf>
      tcp_send_empty_ack(pcb);
 8010d8a:	4620      	mov	r0, r4
}
 8010d8c:	b003      	add	sp, #12
 8010d8e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
      tcp_send_empty_ack(pcb);
 8010d92:	f000 bef3 	b.w	8011b7c <tcp_send_empty_ack>
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 8010d96:	6833      	ldr	r3, [r6, #0]
 8010d98:	1a99      	subs	r1, r3, r2
 8010d9a:	2900      	cmp	r1, #0
 8010d9c:	db06      	blt.n	8010dac <tcp_receive+0x988>
 8010d9e:	3301      	adds	r3, #1
 8010da0:	1a9b      	subs	r3, r3, r2
 8010da2:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 8010da4:	1a9b      	subs	r3, r3, r2
 8010da6:	2b00      	cmp	r3, #0
 8010da8:	f77f af0c 	ble.w	8010bc4 <tcp_receive+0x7a0>
      tcp_ack_now(pcb);
 8010dac:	7ea3      	ldrb	r3, [r4, #26]
 8010dae:	e681      	b.n	8010ab4 <tcp_receive+0x690>
        pcb->dupacks = 0;
 8010db0:	2300      	movs	r3, #0
 8010db2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8010db6:	f7ff bbaa 	b.w	801050e <tcp_receive+0xea>
 8010dba:	bf00      	nop
 8010dbc:	24000214 	.word	0x24000214
 8010dc0:	08014bd0 	.word	0x08014bd0
 8010dc4:	08014cab 	.word	0x08014cab
 8010dc8:	08013496 	.word	0x08013496

08010dcc <tcp_getoptbyte>:

static u8_t
tcp_getoptbyte(void)
{
  if ((tcphdr_opt2 == NULL) || (tcp_optidx < tcphdr_opt1len)) {
 8010dcc:	4b0b      	ldr	r3, [pc, #44]	; (8010dfc <tcp_getoptbyte+0x30>)
 8010dce:	4a0c      	ldr	r2, [pc, #48]	; (8010e00 <tcp_getoptbyte+0x34>)
 8010dd0:	6819      	ldr	r1, [r3, #0]
{
 8010dd2:	b510      	push	{r4, lr}
  if ((tcphdr_opt2 == NULL) || (tcp_optidx < tcphdr_opt1len)) {
 8010dd4:	b121      	cbz	r1, 8010de0 <tcp_getoptbyte+0x14>
 8010dd6:	480b      	ldr	r0, [pc, #44]	; (8010e04 <tcp_getoptbyte+0x38>)
 8010dd8:	8813      	ldrh	r3, [r2, #0]
 8010dda:	8800      	ldrh	r0, [r0, #0]
 8010ddc:	4283      	cmp	r3, r0
 8010dde:	d207      	bcs.n	8010df0 <tcp_getoptbyte+0x24>
    u8_t* opts = (u8_t *)tcphdr + TCP_HLEN;
 8010de0:	4b09      	ldr	r3, [pc, #36]	; (8010e08 <tcp_getoptbyte+0x3c>)
    return opts[tcp_optidx++];
 8010de2:	8811      	ldrh	r1, [r2, #0]
    u8_t* opts = (u8_t *)tcphdr + TCP_HLEN;
 8010de4:	681b      	ldr	r3, [r3, #0]
    return opts[tcp_optidx++];
 8010de6:	1c48      	adds	r0, r1, #1
 8010de8:	440b      	add	r3, r1
 8010dea:	8010      	strh	r0, [r2, #0]
 8010dec:	7d18      	ldrb	r0, [r3, #20]
 8010dee:	bd10      	pop	{r4, pc}
  } else {
    u8_t idx = (u8_t)(tcp_optidx++ - tcphdr_opt1len);
 8010df0:	1c5c      	adds	r4, r3, #1
 8010df2:	1a1b      	subs	r3, r3, r0
    return tcphdr_opt2[idx];
 8010df4:	b2db      	uxtb	r3, r3
    u8_t idx = (u8_t)(tcp_optidx++ - tcphdr_opt1len);
 8010df6:	8014      	strh	r4, [r2, #0]
    return tcphdr_opt2[idx];
 8010df8:	5cc8      	ldrb	r0, [r1, r3]
  }
}
 8010dfa:	bd10      	pop	{r4, pc}
 8010dfc:	24000240 	.word	0x24000240
 8010e00:	24000234 	.word	0x24000234
 8010e04:	2400023c 	.word	0x2400023c
 8010e08:	24000238 	.word	0x24000238

08010e0c <tcp_parseopt.isra.1.part.2>:
 * Currently, only the MSS option is supported!
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
 8010e0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  u32_t tsval;
#endif

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8010e0e:	4d19      	ldr	r5, [pc, #100]	; (8010e74 <tcp_parseopt.isra.1.part.2+0x68>)
 8010e10:	2300      	movs	r3, #0
tcp_parseopt(struct tcp_pcb *pcb)
 8010e12:	4607      	mov	r7, r0
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8010e14:	4e18      	ldr	r6, [pc, #96]	; (8010e78 <tcp_parseopt.isra.1.part.2+0x6c>)
 8010e16:	802b      	strh	r3, [r5, #0]
 8010e18:	8834      	ldrh	r4, [r6, #0]
 8010e1a:	882b      	ldrh	r3, [r5, #0]
 8010e1c:	42a3      	cmp	r3, r4
 8010e1e:	d300      	bcc.n	8010e22 <tcp_parseopt.isra.1.part.2+0x16>
 8010e20:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      u8_t opt = tcp_getoptbyte();
 8010e22:	f7ff ffd3 	bl	8010dcc <tcp_getoptbyte>
      switch (opt) {
 8010e26:	2801      	cmp	r0, #1
 8010e28:	d0f6      	beq.n	8010e18 <tcp_parseopt.isra.1.part.2+0xc>
 8010e2a:	d3f9      	bcc.n	8010e20 <tcp_parseopt.isra.1.part.2+0x14>
 8010e2c:	2802      	cmp	r0, #2
 8010e2e:	d117      	bne.n	8010e60 <tcp_parseopt.isra.1.part.2+0x54>
        /* NOP option. */
        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: NOP\n"));
        break;
      case LWIP_TCP_OPT_MSS:
        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: MSS\n"));
        if (tcp_getoptbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 8010e30:	f7ff ffcc 	bl	8010dcc <tcp_getoptbyte>
 8010e34:	2804      	cmp	r0, #4
 8010e36:	d1f3      	bne.n	8010e20 <tcp_parseopt.isra.1.part.2+0x14>
 8010e38:	882b      	ldrh	r3, [r5, #0]
 8010e3a:	3301      	adds	r3, #1
 8010e3c:	42a3      	cmp	r3, r4
 8010e3e:	daef      	bge.n	8010e20 <tcp_parseopt.isra.1.part.2+0x14>
          /* Bad length */
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: bad length\n"));
          return;
        }
        /* An MSS option with the right option length. */
        mss = (tcp_getoptbyte() << 8);
 8010e40:	f7ff ffc4 	bl	8010dcc <tcp_getoptbyte>
 8010e44:	0200      	lsls	r0, r0, #8
 8010e46:	b284      	uxth	r4, r0
        mss |= tcp_getoptbyte();
 8010e48:	f7ff ffc0 	bl	8010dcc <tcp_getoptbyte>
 8010e4c:	4320      	orrs	r0, r4
 8010e4e:	b280      	uxth	r0, r0
        /* Limit the mss to the configured TCP_MSS and prevent division by zero */
        pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 8010e50:	1e43      	subs	r3, r0, #1
 8010e52:	f5b3 7f06 	cmp.w	r3, #536	; 0x218
 8010e56:	bf28      	it	cs
 8010e58:	f44f 7006 	movcs.w	r0, #536	; 0x218
 8010e5c:	8038      	strh	r0, [r7, #0]
 8010e5e:	e7db      	b.n	8010e18 <tcp_parseopt.isra.1.part.2+0xc>
        tcp_optidx += LWIP_TCP_OPT_LEN_TS - 6;
        break;
#endif
      default:
        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
        data = tcp_getoptbyte();
 8010e60:	f7ff ffb4 	bl	8010dcc <tcp_getoptbyte>
        if (data < 2) {
 8010e64:	2801      	cmp	r0, #1
 8010e66:	d9db      	bls.n	8010e20 <tcp_parseopt.isra.1.part.2+0x14>
             and we don't process them further. */
          return;
        }
        /* All other options have a length field, so that we easily
           can skip past them. */
        tcp_optidx += data - 2;
 8010e68:	882b      	ldrh	r3, [r5, #0]
 8010e6a:	3b02      	subs	r3, #2
 8010e6c:	4418      	add	r0, r3
 8010e6e:	8028      	strh	r0, [r5, #0]
 8010e70:	e7d2      	b.n	8010e18 <tcp_parseopt.isra.1.part.2+0xc>
 8010e72:	bf00      	nop
 8010e74:	24000234 	.word	0x24000234
 8010e78:	24000244 	.word	0x24000244

08010e7c <tcp_input_delayed_close>:
  if (recv_flags & TF_CLOSED) {
 8010e7c:	4b0d      	ldr	r3, [pc, #52]	; (8010eb4 <tcp_input_delayed_close+0x38>)
{
 8010e7e:	b510      	push	{r4, lr}
 8010e80:	4604      	mov	r4, r0
  if (recv_flags & TF_CLOSED) {
 8010e82:	7818      	ldrb	r0, [r3, #0]
 8010e84:	f010 0010 	ands.w	r0, r0, #16
 8010e88:	d012      	beq.n	8010eb0 <tcp_input_delayed_close+0x34>
    if (!(pcb->flags & TF_RXCLOSED)) {
 8010e8a:	7ea3      	ldrb	r3, [r4, #26]
 8010e8c:	06db      	lsls	r3, r3, #27
 8010e8e:	d406      	bmi.n	8010e9e <tcp_input_delayed_close+0x22>
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 8010e90:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 8010e94:	b11b      	cbz	r3, 8010e9e <tcp_input_delayed_close+0x22>
 8010e96:	f06f 010e 	mvn.w	r1, #14
 8010e9a:	6920      	ldr	r0, [r4, #16]
 8010e9c:	4798      	blx	r3
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 8010e9e:	4621      	mov	r1, r4
 8010ea0:	4805      	ldr	r0, [pc, #20]	; (8010eb8 <tcp_input_delayed_close+0x3c>)
 8010ea2:	f7fe ff67 	bl	800fd74 <tcp_pcb_remove>
    memp_free(MEMP_TCP_PCB, pcb);
 8010ea6:	2001      	movs	r0, #1
 8010ea8:	4621      	mov	r1, r4
 8010eaa:	f7fe f85b 	bl	800ef64 <memp_free>
 8010eae:	2001      	movs	r0, #1
}
 8010eb0:	bd10      	pop	{r4, pc}
 8010eb2:	bf00      	nop
 8010eb4:	2400022c 	.word	0x2400022c
 8010eb8:	24004cb4 	.word	0x24004cb4

08010ebc <tcp_input>:
{
 8010ebc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  tcphdr = (struct tcp_hdr *)p->payload;
 8010ec0:	6843      	ldr	r3, [r0, #4]
{
 8010ec2:	b089      	sub	sp, #36	; 0x24
  tcphdr = (struct tcp_hdr *)p->payload;
 8010ec4:	4e9e      	ldr	r6, [pc, #632]	; (8011140 <tcp_input+0x284>)
{
 8010ec6:	4605      	mov	r5, r0
  tcphdr = (struct tcp_hdr *)p->payload;
 8010ec8:	6033      	str	r3, [r6, #0]
  if (p->len < TCP_HLEN) {
 8010eca:	8943      	ldrh	r3, [r0, #10]
 8010ecc:	2b13      	cmp	r3, #19
 8010ece:	f240 81b2 	bls.w	8011236 <tcp_input+0x37a>
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 8010ed2:	4f9c      	ldr	r7, [pc, #624]	; (8011144 <tcp_input+0x288>)
 8010ed4:	6839      	ldr	r1, [r7, #0]
 8010ed6:	46b8      	mov	r8, r7
 8010ed8:	6978      	ldr	r0, [r7, #20]
 8010eda:	f7fd fa50 	bl	800e37e <ip4_addr_isbroadcast_u32>
 8010ede:	4604      	mov	r4, r0
 8010ee0:	2800      	cmp	r0, #0
 8010ee2:	f040 81a8 	bne.w	8011236 <tcp_input+0x37a>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 8010ee6:	697b      	ldr	r3, [r7, #20]
 8010ee8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 8010eec:	2be0      	cmp	r3, #224	; 0xe0
 8010eee:	f000 81a2 	beq.w	8011236 <tcp_input+0x37a>
  hdrlen_bytes = TCPH_HDRLEN(tcphdr) * 4;
 8010ef2:	6833      	ldr	r3, [r6, #0]
 8010ef4:	8998      	ldrh	r0, [r3, #12]
 8010ef6:	f7fc fbb2 	bl	800d65e <lwip_htons>
 8010efa:	0a81      	lsrs	r1, r0, #10
 8010efc:	f001 01fc 	and.w	r1, r1, #252	; 0xfc
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 8010f00:	2913      	cmp	r1, #19
 8010f02:	f240 8198 	bls.w	8011236 <tcp_input+0x37a>
 8010f06:	b289      	uxth	r1, r1
 8010f08:	892b      	ldrh	r3, [r5, #8]
 8010f0a:	428b      	cmp	r3, r1
 8010f0c:	f0c0 8193 	bcc.w	8011236 <tcp_input+0x37a>
  tcphdr_optlen = hdrlen_bytes - TCP_HLEN;
 8010f10:	f1a1 0314 	sub.w	r3, r1, #20
  if (p->len >= hdrlen_bytes) {
 8010f14:	8968      	ldrh	r0, [r5, #10]
  tcphdr_optlen = hdrlen_bytes - TCP_HLEN;
 8010f16:	4a8c      	ldr	r2, [pc, #560]	; (8011148 <tcp_input+0x28c>)
 8010f18:	b29b      	uxth	r3, r3
  tcphdr_opt2 = NULL;
 8010f1a:	4f8c      	ldr	r7, [pc, #560]	; (801114c <tcp_input+0x290>)
  if (p->len >= hdrlen_bytes) {
 8010f1c:	4288      	cmp	r0, r1
 8010f1e:	9206      	str	r2, [sp, #24]
  tcphdr_opt2 = NULL;
 8010f20:	603c      	str	r4, [r7, #0]
  tcphdr_optlen = hdrlen_bytes - TCP_HLEN;
 8010f22:	8013      	strh	r3, [r2, #0]
 8010f24:	4c8a      	ldr	r4, [pc, #552]	; (8011150 <tcp_input+0x294>)
  if (p->len >= hdrlen_bytes) {
 8010f26:	d344      	bcc.n	8010fb2 <tcp_input+0xf6>
    pbuf_header(p, -(s16_t)hdrlen_bytes); /* cannot fail */
 8010f28:	4249      	negs	r1, r1
 8010f2a:	4628      	mov	r0, r5
    tcphdr_opt1len = tcphdr_optlen;
 8010f2c:	8023      	strh	r3, [r4, #0]
    pbuf_header(p, -(s16_t)hdrlen_bytes); /* cannot fail */
 8010f2e:	f7fe f979 	bl	800f224 <pbuf_header>
  tcphdr->src = lwip_ntohs(tcphdr->src);
 8010f32:	6834      	ldr	r4, [r6, #0]
  prev = NULL;
 8010f34:	f04f 0a00 	mov.w	sl, #0
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 8010f38:	f8df b268 	ldr.w	fp, [pc, #616]	; 80111a4 <tcp_input+0x2e8>
  tcphdr->src = lwip_ntohs(tcphdr->src);
 8010f3c:	8820      	ldrh	r0, [r4, #0]
 8010f3e:	f7fc fb8e 	bl	800d65e <lwip_htons>
 8010f42:	8020      	strh	r0, [r4, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 8010f44:	6834      	ldr	r4, [r6, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 8010f46:	4f83      	ldr	r7, [pc, #524]	; (8011154 <tcp_input+0x298>)
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 8010f48:	8860      	ldrh	r0, [r4, #2]
 8010f4a:	f7fc fb88 	bl	800d65e <lwip_htons>
 8010f4e:	8060      	strh	r0, [r4, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 8010f50:	6834      	ldr	r4, [r6, #0]
 8010f52:	6860      	ldr	r0, [r4, #4]
 8010f54:	f7fc fb86 	bl	800d664 <lwip_htonl>
 8010f58:	6060      	str	r0, [r4, #4]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 8010f5a:	6834      	ldr	r4, [r6, #0]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 8010f5c:	f8cb 0000 	str.w	r0, [fp]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 8010f60:	68a0      	ldr	r0, [r4, #8]
 8010f62:	f7fc fb7f 	bl	800d664 <lwip_htonl>
 8010f66:	60a0      	str	r0, [r4, #8]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 8010f68:	6834      	ldr	r4, [r6, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 8010f6a:	6038      	str	r0, [r7, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 8010f6c:	89e0      	ldrh	r0, [r4, #14]
 8010f6e:	f7fc fb76 	bl	800d65e <lwip_htons>
  flags = TCPH_FLAGS(tcphdr);
 8010f72:	6833      	ldr	r3, [r6, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 8010f74:	81e0      	strh	r0, [r4, #14]
  flags = TCPH_FLAGS(tcphdr);
 8010f76:	8998      	ldrh	r0, [r3, #12]
 8010f78:	f7fc fb71 	bl	800d65e <lwip_htons>
  tcplen = p->tot_len + ((flags & (TCP_FIN | TCP_SYN)) ? 1 : 0);
 8010f7c:	8929      	ldrh	r1, [r5, #8]
  flags = TCPH_FLAGS(tcphdr);
 8010f7e:	b2c0      	uxtb	r0, r0
 8010f80:	4a75      	ldr	r2, [pc, #468]	; (8011158 <tcp_input+0x29c>)
 8010f82:	f000 033f 	and.w	r3, r0, #63	; 0x3f
  tcplen = p->tot_len + ((flags & (TCP_FIN | TCP_SYN)) ? 1 : 0);
 8010f86:	f010 0003 	ands.w	r0, r0, #3
 8010f8a:	9203      	str	r2, [sp, #12]
 8010f8c:	bf18      	it	ne
 8010f8e:	2001      	movne	r0, #1
  flags = TCPH_FLAGS(tcphdr);
 8010f90:	7013      	strb	r3, [r2, #0]
  tcplen = p->tot_len + ((flags & (TCP_FIN | TCP_SYN)) ? 1 : 0);
 8010f92:	4b72      	ldr	r3, [pc, #456]	; (801115c <tcp_input+0x2a0>)
 8010f94:	4408      	add	r0, r1
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8010f96:	4972      	ldr	r1, [pc, #456]	; (8011160 <tcp_input+0x2a4>)
 8010f98:	9304      	str	r3, [sp, #16]
 8010f9a:	680c      	ldr	r4, [r1, #0]
 8010f9c:	4689      	mov	r9, r1
  tcplen = p->tot_len + ((flags & (TCP_FIN | TCP_SYN)) ? 1 : 0);
 8010f9e:	8018      	strh	r0, [r3, #0]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8010fa0:	2c00      	cmp	r4, #0
 8010fa2:	d140      	bne.n	8011026 <tcp_input+0x16a>
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8010fa4:	4b6f      	ldr	r3, [pc, #444]	; (8011164 <tcp_input+0x2a8>)
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 8010fa6:	f8df a1c0 	ldr.w	sl, [pc, #448]	; 8011168 <tcp_input+0x2ac>
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8010faa:	681c      	ldr	r4, [r3, #0]
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 8010fac:	f8df 91f8 	ldr.w	r9, [pc, #504]	; 80111a8 <tcp_input+0x2ec>
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8010fb0:	e148      	b.n	8011244 <tcp_input+0x388>
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 8010fb2:	682b      	ldr	r3, [r5, #0]
 8010fb4:	b92b      	cbnz	r3, 8010fc2 <tcp_input+0x106>
 8010fb6:	4b6c      	ldr	r3, [pc, #432]	; (8011168 <tcp_input+0x2ac>)
 8010fb8:	22b2      	movs	r2, #178	; 0xb2
 8010fba:	496c      	ldr	r1, [pc, #432]	; (801116c <tcp_input+0x2b0>)
 8010fbc:	486c      	ldr	r0, [pc, #432]	; (8011170 <tcp_input+0x2b4>)
 8010fbe:	f001 fb7f 	bl	80126c0 <iprintf>
    pbuf_header(p, -TCP_HLEN);
 8010fc2:	f06f 0113 	mvn.w	r1, #19
 8010fc6:	4628      	mov	r0, r5
 8010fc8:	f7fe f92c 	bl	800f224 <pbuf_header>
    tcphdr_opt1len = p->len;
 8010fcc:	8969      	ldrh	r1, [r5, #10]
    opt2len = tcphdr_optlen - tcphdr_opt1len;
 8010fce:	9b06      	ldr	r3, [sp, #24]
    pbuf_header(p, -(s16_t)tcphdr_opt1len);
 8010fd0:	4628      	mov	r0, r5
    tcphdr_opt1len = p->len;
 8010fd2:	8021      	strh	r1, [r4, #0]
    opt2len = tcphdr_optlen - tcphdr_opt1len;
 8010fd4:	881c      	ldrh	r4, [r3, #0]
 8010fd6:	1a64      	subs	r4, r4, r1
    pbuf_header(p, -(s16_t)tcphdr_opt1len);
 8010fd8:	4249      	negs	r1, r1
 8010fda:	b209      	sxth	r1, r1
 8010fdc:	f7fe f922 	bl	800f224 <pbuf_header>
    if (opt2len > p->next->len) {
 8010fe0:	6828      	ldr	r0, [r5, #0]
    opt2len = tcphdr_optlen - tcphdr_opt1len;
 8010fe2:	b2a4      	uxth	r4, r4
    if (opt2len > p->next->len) {
 8010fe4:	8943      	ldrh	r3, [r0, #10]
 8010fe6:	42a3      	cmp	r3, r4
 8010fe8:	f0c0 8125 	bcc.w	8011236 <tcp_input+0x37a>
    pbuf_header(p->next, -(s16_t)opt2len);
 8010fec:	4261      	negs	r1, r4
    tcphdr_opt2 = (u8_t*)p->next->payload;
 8010fee:	6843      	ldr	r3, [r0, #4]
    pbuf_header(p->next, -(s16_t)opt2len);
 8010ff0:	b209      	sxth	r1, r1
    tcphdr_opt2 = (u8_t*)p->next->payload;
 8010ff2:	603b      	str	r3, [r7, #0]
    pbuf_header(p->next, -(s16_t)opt2len);
 8010ff4:	f7fe f916 	bl	800f224 <pbuf_header>
    p->tot_len -= opt2len;
 8010ff8:	892b      	ldrh	r3, [r5, #8]
 8010ffa:	1b1c      	subs	r4, r3, r4
    LWIP_ASSERT("p->len == 0", p->len == 0);
 8010ffc:	896b      	ldrh	r3, [r5, #10]
    p->tot_len -= opt2len;
 8010ffe:	812c      	strh	r4, [r5, #8]
    LWIP_ASSERT("p->len == 0", p->len == 0);
 8011000:	b12b      	cbz	r3, 801100e <tcp_input+0x152>
 8011002:	4b59      	ldr	r3, [pc, #356]	; (8011168 <tcp_input+0x2ac>)
 8011004:	22cf      	movs	r2, #207	; 0xcf
 8011006:	495b      	ldr	r1, [pc, #364]	; (8011174 <tcp_input+0x2b8>)
 8011008:	4859      	ldr	r0, [pc, #356]	; (8011170 <tcp_input+0x2b4>)
 801100a:	f001 fb59 	bl	80126c0 <iprintf>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 801100e:	682b      	ldr	r3, [r5, #0]
 8011010:	892a      	ldrh	r2, [r5, #8]
 8011012:	891b      	ldrh	r3, [r3, #8]
 8011014:	429a      	cmp	r2, r3
 8011016:	d08c      	beq.n	8010f32 <tcp_input+0x76>
 8011018:	4b53      	ldr	r3, [pc, #332]	; (8011168 <tcp_input+0x2ac>)
 801101a:	22d0      	movs	r2, #208	; 0xd0
 801101c:	4956      	ldr	r1, [pc, #344]	; (8011178 <tcp_input+0x2bc>)
 801101e:	4854      	ldr	r0, [pc, #336]	; (8011170 <tcp_input+0x2b4>)
 8011020:	f001 fb4e 	bl	80126c0 <iprintf>
 8011024:	e785      	b.n	8010f32 <tcp_input+0x76>
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 8011026:	7d23      	ldrb	r3, [r4, #20]
 8011028:	b92b      	cbnz	r3, 8011036 <tcp_input+0x17a>
 801102a:	4b4f      	ldr	r3, [pc, #316]	; (8011168 <tcp_input+0x2ac>)
 801102c:	22e2      	movs	r2, #226	; 0xe2
 801102e:	4953      	ldr	r1, [pc, #332]	; (801117c <tcp_input+0x2c0>)
 8011030:	484f      	ldr	r0, [pc, #316]	; (8011170 <tcp_input+0x2b4>)
 8011032:	f001 fb45 	bl	80126c0 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 8011036:	7d23      	ldrb	r3, [r4, #20]
 8011038:	2b0a      	cmp	r3, #10
 801103a:	d105      	bne.n	8011048 <tcp_input+0x18c>
 801103c:	4b4a      	ldr	r3, [pc, #296]	; (8011168 <tcp_input+0x2ac>)
 801103e:	22e3      	movs	r2, #227	; 0xe3
 8011040:	494f      	ldr	r1, [pc, #316]	; (8011180 <tcp_input+0x2c4>)
 8011042:	484b      	ldr	r0, [pc, #300]	; (8011170 <tcp_input+0x2b4>)
 8011044:	f001 fb3c 	bl	80126c0 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 8011048:	7d23      	ldrb	r3, [r4, #20]
 801104a:	2b01      	cmp	r3, #1
 801104c:	d105      	bne.n	801105a <tcp_input+0x19e>
 801104e:	4b46      	ldr	r3, [pc, #280]	; (8011168 <tcp_input+0x2ac>)
 8011050:	22e4      	movs	r2, #228	; 0xe4
 8011052:	494c      	ldr	r1, [pc, #304]	; (8011184 <tcp_input+0x2c8>)
 8011054:	4846      	ldr	r0, [pc, #280]	; (8011170 <tcp_input+0x2b4>)
 8011056:	f001 fb33 	bl	80126c0 <iprintf>
    if (pcb->remote_port == tcphdr->src &&
 801105a:	6832      	ldr	r2, [r6, #0]
 801105c:	8b21      	ldrh	r1, [r4, #24]
 801105e:	8813      	ldrh	r3, [r2, #0]
 8011060:	4299      	cmp	r1, r3
 8011062:	68e3      	ldr	r3, [r4, #12]
 8011064:	d169      	bne.n	801113a <tcp_input+0x27e>
 8011066:	8ae1      	ldrh	r1, [r4, #22]
 8011068:	8852      	ldrh	r2, [r2, #2]
 801106a:	4291      	cmp	r1, r2
 801106c:	d165      	bne.n	801113a <tcp_input+0x27e>
        pcb->local_port == tcphdr->dest &&
 801106e:	6861      	ldr	r1, [r4, #4]
 8011070:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8011074:	4291      	cmp	r1, r2
 8011076:	d160      	bne.n	801113a <tcp_input+0x27e>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8011078:	6821      	ldr	r1, [r4, #0]
 801107a:	f8d8 2014 	ldr.w	r2, [r8, #20]
 801107e:	4291      	cmp	r1, r2
 8011080:	d15b      	bne.n	801113a <tcp_input+0x27e>
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 8011082:	429c      	cmp	r4, r3
 8011084:	f040 8406 	bne.w	8011894 <tcp_input+0x9d8>
 8011088:	4b37      	ldr	r3, [pc, #220]	; (8011168 <tcp_input+0x2ac>)
 801108a:	22ec      	movs	r2, #236	; 0xec
 801108c:	493e      	ldr	r1, [pc, #248]	; (8011188 <tcp_input+0x2cc>)
 801108e:	4838      	ldr	r0, [pc, #224]	; (8011170 <tcp_input+0x2b4>)
 8011090:	f001 fb16 	bl	80126c0 <iprintf>
      if (prev != NULL) {
 8011094:	f1ba 0f00 	cmp.w	sl, #0
 8011098:	d007      	beq.n	80110aa <tcp_input+0x1ee>
        prev->next = pcb->next;
 801109a:	68e3      	ldr	r3, [r4, #12]
 801109c:	f8ca 300c 	str.w	r3, [sl, #12]
        pcb->next = tcp_active_pcbs;
 80110a0:	f8d9 3000 	ldr.w	r3, [r9]
        tcp_active_pcbs = pcb;
 80110a4:	f8c9 4000 	str.w	r4, [r9]
        pcb->next = tcp_active_pcbs;
 80110a8:	60e3      	str	r3, [r4, #12]
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 80110aa:	68e3      	ldr	r3, [r4, #12]
 80110ac:	429c      	cmp	r4, r3
 80110ae:	d105      	bne.n	80110bc <tcp_input+0x200>
 80110b0:	4b2d      	ldr	r3, [pc, #180]	; (8011168 <tcp_input+0x2ac>)
 80110b2:	22f4      	movs	r2, #244	; 0xf4
 80110b4:	4935      	ldr	r1, [pc, #212]	; (801118c <tcp_input+0x2d0>)
 80110b6:	482e      	ldr	r0, [pc, #184]	; (8011170 <tcp_input+0x2b4>)
 80110b8:	f001 fb02 	bl	80126c0 <iprintf>
    inseg.next = NULL;
 80110bc:	4b34      	ldr	r3, [pc, #208]	; (8011190 <tcp_input+0x2d4>)
 80110be:	2200      	movs	r2, #0
    inseg.len = p->tot_len;
 80110c0:	8929      	ldrh	r1, [r5, #8]
    inseg.next = NULL;
 80110c2:	601a      	str	r2, [r3, #0]
    inseg.len = p->tot_len;
 80110c4:	8119      	strh	r1, [r3, #8]
    inseg.tcphdr = tcphdr;
 80110c6:	6831      	ldr	r1, [r6, #0]
    recv_flags = 0;
 80110c8:	4832      	ldr	r0, [pc, #200]	; (8011194 <tcp_input+0x2d8>)
    inseg.tcphdr = tcphdr;
 80110ca:	60d9      	str	r1, [r3, #12]
    inseg.p = p;
 80110cc:	605d      	str	r5, [r3, #4]
 80110ce:	4680      	mov	r8, r0
    recv_data = NULL;
 80110d0:	4b31      	ldr	r3, [pc, #196]	; (8011198 <tcp_input+0x2dc>)
    recv_acked = 0;
 80110d2:	4932      	ldr	r1, [pc, #200]	; (801119c <tcp_input+0x2e0>)
    recv_data = NULL;
 80110d4:	601a      	str	r2, [r3, #0]
 80110d6:	469a      	mov	sl, r3
    recv_flags = 0;
 80110d8:	7002      	strb	r2, [r0, #0]
    recv_acked = 0;
 80110da:	800a      	strh	r2, [r1, #0]
    if (flags & TCP_PSH) {
 80110dc:	9a03      	ldr	r2, [sp, #12]
 80110de:	9105      	str	r1, [sp, #20]
 80110e0:	7812      	ldrb	r2, [r2, #0]
 80110e2:	f012 0f08 	tst.w	r2, #8
 80110e6:	d003      	beq.n	80110f0 <tcp_input+0x234>
      p->flags |= PBUF_FLAG_PUSH;
 80110e8:	7b6b      	ldrb	r3, [r5, #13]
 80110ea:	f043 0301 	orr.w	r3, r3, #1
 80110ee:	736b      	strb	r3, [r5, #13]
    if (pcb->refused_data != NULL) {
 80110f0:	6f63      	ldr	r3, [r4, #116]	; 0x74
 80110f2:	4d2b      	ldr	r5, [pc, #172]	; (80111a0 <tcp_input+0x2e4>)
 80110f4:	2b00      	cmp	r3, #0
 80110f6:	f000 8137 	beq.w	8011368 <tcp_input+0x4ac>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 80110fa:	4620      	mov	r0, r4
 80110fc:	f7fe ff4c 	bl	800ff98 <tcp_process_refused_data>
 8011100:	300d      	adds	r0, #13
 8011102:	d008      	beq.n	8011116 <tcp_input+0x25a>
 8011104:	6f63      	ldr	r3, [r4, #116]	; 0x74
 8011106:	2b00      	cmp	r3, #0
 8011108:	f000 812e 	beq.w	8011368 <tcp_input+0x4ac>
        ((pcb->refused_data != NULL) && (tcplen > 0))) {
 801110c:	9b04      	ldr	r3, [sp, #16]
 801110e:	881b      	ldrh	r3, [r3, #0]
 8011110:	2b00      	cmp	r3, #0
 8011112:	f000 8129 	beq.w	8011368 <tcp_input+0x4ac>
        if (pcb->rcv_ann_wnd == 0) {
 8011116:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8011118:	b913      	cbnz	r3, 8011120 <tcp_input+0x264>
          tcp_send_empty_ack(pcb);
 801111a:	4620      	mov	r0, r4
 801111c:	f000 fd2e 	bl	8011b7c <tcp_send_empty_ack>
    tcp_input_pcb = NULL;
 8011120:	2400      	movs	r4, #0
 8011122:	602c      	str	r4, [r5, #0]
    if (inseg.p != NULL)
 8011124:	4d1a      	ldr	r5, [pc, #104]	; (8011190 <tcp_input+0x2d4>)
    recv_data = NULL;
 8011126:	f8ca 4000 	str.w	r4, [sl]
    if (inseg.p != NULL)
 801112a:	6868      	ldr	r0, [r5, #4]
 801112c:	b110      	cbz	r0, 8011134 <tcp_input+0x278>
      pbuf_free(inseg.p);
 801112e:	f7fe f87f 	bl	800f230 <pbuf_free>
      inseg.p = NULL;
 8011132:	606c      	str	r4, [r5, #4]
}
 8011134:	b009      	add	sp, #36	; 0x24
 8011136:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 801113a:	46a2      	mov	sl, r4
 801113c:	461c      	mov	r4, r3
 801113e:	e72f      	b.n	8010fa0 <tcp_input+0xe4>
 8011140:	24000238 	.word	0x24000238
 8011144:	2400178c 	.word	0x2400178c
 8011148:	24000244 	.word	0x24000244
 801114c:	24000240 	.word	0x24000240
 8011150:	2400023c 	.word	0x2400023c
 8011154:	2400020c 	.word	0x2400020c
 8011158:	24000210 	.word	0x24000210
 801115c:	24000246 	.word	0x24000246
 8011160:	24004cb4 	.word	0x24004cb4
 8011164:	24004cc4 	.word	0x24004cc4
 8011168:	08014bd0 	.word	0x08014bd0
 801116c:	08014a1a 	.word	0x08014a1a
 8011170:	08013496 	.word	0x08013496
 8011174:	08014a2a 	.word	0x08014a2a
 8011178:	08014a36 	.word	0x08014a36
 801117c:	08014a55 	.word	0x08014a55
 8011180:	08014a7c 	.word	0x08014a7c
 8011184:	08014aa6 	.word	0x08014aa6
 8011188:	08014acd 	.word	0x08014acd
 801118c:	08014af8 	.word	0x08014af8
 8011190:	24000214 	.word	0x24000214
 8011194:	2400022c 	.word	0x2400022c
 8011198:	24000228 	.word	0x24000228
 801119c:	24000224 	.word	0x24000224
 80111a0:	24004cc8 	.word	0x24004cc8
 80111a4:	24000230 	.word	0x24000230
 80111a8:	08014b22 	.word	0x08014b22
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 80111ac:	7d23      	ldrb	r3, [r4, #20]
 80111ae:	2b0a      	cmp	r3, #10
 80111b0:	d005      	beq.n	80111be <tcp_input+0x302>
 80111b2:	4653      	mov	r3, sl
 80111b4:	22fe      	movs	r2, #254	; 0xfe
 80111b6:	4649      	mov	r1, r9
 80111b8:	489d      	ldr	r0, [pc, #628]	; (8011430 <tcp_input+0x574>)
 80111ba:	f001 fa81 	bl	80126c0 <iprintf>
      if (pcb->remote_port == tcphdr->src &&
 80111be:	6833      	ldr	r3, [r6, #0]
 80111c0:	8b22      	ldrh	r2, [r4, #24]
 80111c2:	8818      	ldrh	r0, [r3, #0]
 80111c4:	4290      	cmp	r0, r2
 80111c6:	d13c      	bne.n	8011242 <tcp_input+0x386>
          pcb->local_port == tcphdr->dest &&
 80111c8:	8ae1      	ldrh	r1, [r4, #22]
      if (pcb->remote_port == tcphdr->src &&
 80111ca:	885a      	ldrh	r2, [r3, #2]
 80111cc:	428a      	cmp	r2, r1
 80111ce:	d138      	bne.n	8011242 <tcp_input+0x386>
          pcb->local_port == tcphdr->dest &&
 80111d0:	6861      	ldr	r1, [r4, #4]
 80111d2:	f8d8 3010 	ldr.w	r3, [r8, #16]
 80111d6:	4299      	cmp	r1, r3
 80111d8:	d133      	bne.n	8011242 <tcp_input+0x386>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 80111da:	6821      	ldr	r1, [r4, #0]
 80111dc:	f8d8 3014 	ldr.w	r3, [r8, #20]
 80111e0:	4299      	cmp	r1, r3
 80111e2:	d12e      	bne.n	8011242 <tcp_input+0x386>
  if (flags & TCP_RST) {
 80111e4:	9b03      	ldr	r3, [sp, #12]
 80111e6:	781b      	ldrb	r3, [r3, #0]
 80111e8:	0759      	lsls	r1, r3, #29
 80111ea:	d424      	bmi.n	8011236 <tcp_input+0x37a>
  if (flags & TCP_SYN) {
 80111ec:	079e      	lsls	r6, r3, #30
 80111ee:	d513      	bpl.n	8011218 <tcp_input+0x35c>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 80111f0:	f8db 1000 	ldr.w	r1, [fp]
 80111f4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80111f6:	1acb      	subs	r3, r1, r3
 80111f8:	d413      	bmi.n	8011222 <tcp_input+0x366>
 80111fa:	8d26      	ldrh	r6, [r4, #40]	; 0x28
 80111fc:	1b9b      	subs	r3, r3, r6
 80111fe:	2b00      	cmp	r3, #0
 8011200:	dc0f      	bgt.n	8011222 <tcp_input+0x366>
      tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 8011202:	9b04      	ldr	r3, [sp, #16]
 8011204:	881c      	ldrh	r4, [r3, #0]
 8011206:	9001      	str	r0, [sp, #4]
 8011208:	9200      	str	r2, [sp, #0]
    tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 801120a:	4b8a      	ldr	r3, [pc, #552]	; (8011434 <tcp_input+0x578>)
 801120c:	4421      	add	r1, r4
 801120e:	1d1a      	adds	r2, r3, #4
 8011210:	6838      	ldr	r0, [r7, #0]
 8011212:	f000 fe67 	bl	8011ee4 <tcp_rst>
 8011216:	e00e      	b.n	8011236 <tcp_input+0x37a>
  } else if (flags & TCP_FIN) {
 8011218:	07d8      	lsls	r0, r3, #31
    pcb->tmr = tcp_ticks;
 801121a:	bf42      	ittt	mi
 801121c:	4b86      	ldrmi	r3, [pc, #536]	; (8011438 <tcp_input+0x57c>)
 801121e:	681b      	ldrmi	r3, [r3, #0]
 8011220:	6223      	strmi	r3, [r4, #32]
  if ((tcplen > 0)) {
 8011222:	9b04      	ldr	r3, [sp, #16]
 8011224:	881b      	ldrh	r3, [r3, #0]
 8011226:	b133      	cbz	r3, 8011236 <tcp_input+0x37a>
    pcb->flags |= TF_ACK_NOW;
 8011228:	7ea3      	ldrb	r3, [r4, #26]
 801122a:	f043 0302 	orr.w	r3, r3, #2
 801122e:	76a3      	strb	r3, [r4, #26]
    tcp_output(pcb);
 8011230:	4620      	mov	r0, r4
 8011232:	f000 fcd9 	bl	8011be8 <tcp_output>
  pbuf_free(p);
 8011236:	4628      	mov	r0, r5
}
 8011238:	b009      	add	sp, #36	; 0x24
 801123a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  pbuf_free(p);
 801123e:	f7fd bff7 	b.w	800f230 <pbuf_free>
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8011242:	68e4      	ldr	r4, [r4, #12]
 8011244:	2c00      	cmp	r4, #0
 8011246:	d1b1      	bne.n	80111ac <tcp_input+0x2f0>
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8011248:	4b7c      	ldr	r3, [pc, #496]	; (801143c <tcp_input+0x580>)
      if (lpcb->local_port == tcphdr->dest) {
 801124a:	6832      	ldr	r2, [r6, #0]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 801124c:	6819      	ldr	r1, [r3, #0]
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 801124e:	f8d8 e014 	ldr.w	lr, [r8, #20]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8011252:	4689      	mov	r9, r1
 8011254:	f1b9 0f00 	cmp.w	r9, #0
 8011258:	d111      	bne.n	801127e <tcp_input+0x3c2>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 801125a:	8990      	ldrh	r0, [r2, #12]
 801125c:	f7fc f9ff 	bl	800d65e <lwip_htons>
 8011260:	0743      	lsls	r3, r0, #29
 8011262:	d4e8      	bmi.n	8011236 <tcp_input+0x37a>
        ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8011264:	6833      	ldr	r3, [r6, #0]
      tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 8011266:	9a04      	ldr	r2, [sp, #16]
 8011268:	f8db 1000 	ldr.w	r1, [fp]
 801126c:	8810      	ldrh	r0, [r2, #0]
 801126e:	881a      	ldrh	r2, [r3, #0]
 8011270:	4401      	add	r1, r0
 8011272:	9201      	str	r2, [sp, #4]
 8011274:	885b      	ldrh	r3, [r3, #2]
 8011276:	9300      	str	r3, [sp, #0]
 8011278:	4b6e      	ldr	r3, [pc, #440]	; (8011434 <tcp_input+0x578>)
 801127a:	1d1a      	adds	r2, r3, #4
 801127c:	e7c8      	b.n	8011210 <tcp_input+0x354>
      if (lpcb->local_port == tcphdr->dest) {
 801127e:	f8b9 0016 	ldrh.w	r0, [r9, #22]
 8011282:	8853      	ldrh	r3, [r2, #2]
 8011284:	4283      	cmp	r3, r0
 8011286:	d107      	bne.n	8011298 <tcp_input+0x3dc>
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 8011288:	f8d9 3000 	ldr.w	r3, [r9]
 801128c:	4573      	cmp	r3, lr
 801128e:	f000 82dd 	beq.w	801184c <tcp_input+0x990>
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 8011292:	2b00      	cmp	r3, #0
 8011294:	f000 82da 	beq.w	801184c <tcp_input+0x990>
 8011298:	464c      	mov	r4, r9
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 801129a:	f8d9 900c 	ldr.w	r9, [r9, #12]
 801129e:	e7d9      	b.n	8011254 <tcp_input+0x398>
  } else if (flags & TCP_SYN) {
 80112a0:	0798      	lsls	r0, r3, #30
 80112a2:	d5c8      	bpl.n	8011236 <tcp_input+0x37a>
    npcb = tcp_alloc(pcb->prio);
 80112a4:	f899 0015 	ldrb.w	r0, [r9, #21]
 80112a8:	f7fe ffb4 	bl	8010214 <tcp_alloc>
    if (npcb == NULL) {
 80112ac:	4604      	mov	r4, r0
 80112ae:	b950      	cbnz	r0, 80112c6 <tcp_input+0x40a>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 80112b0:	f8d9 3018 	ldr.w	r3, [r9, #24]
 80112b4:	2b00      	cmp	r3, #0
 80112b6:	d0be      	beq.n	8011236 <tcp_input+0x37a>
 80112b8:	4601      	mov	r1, r0
 80112ba:	f04f 32ff 	mov.w	r2, #4294967295
 80112be:	f8d9 0010 	ldr.w	r0, [r9, #16]
 80112c2:	4798      	blx	r3
 80112c4:	e7b7      	b.n	8011236 <tcp_input+0x37a>
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 80112c6:	f8d8 3014 	ldr.w	r3, [r8, #20]
    npcb->remote_port = tcphdr->src;
 80112ca:	6832      	ldr	r2, [r6, #0]
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 80112cc:	6003      	str	r3, [r0, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 80112ce:	f8d8 3010 	ldr.w	r3, [r8, #16]
 80112d2:	6043      	str	r3, [r0, #4]
    npcb->local_port = pcb->local_port;
 80112d4:	f8b9 3016 	ldrh.w	r3, [r9, #22]
 80112d8:	82c3      	strh	r3, [r0, #22]
    npcb->remote_port = tcphdr->src;
 80112da:	7813      	ldrb	r3, [r2, #0]
 80112dc:	7852      	ldrb	r2, [r2, #1]
 80112de:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80112e2:	8303      	strh	r3, [r0, #24]
    npcb->state = SYN_RCVD;
 80112e4:	2303      	movs	r3, #3
 80112e6:	7503      	strb	r3, [r0, #20]
    npcb->rcv_nxt = seqno + 1;
 80112e8:	f8db 3000 	ldr.w	r3, [fp]
 80112ec:	3301      	adds	r3, #1
 80112ee:	6243      	str	r3, [r0, #36]	; 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 80112f0:	62c3      	str	r3, [r0, #44]	; 0x2c
    iss = tcp_next_iss(npcb);
 80112f2:	f7ff f817 	bl	8010324 <tcp_next_iss>
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 80112f6:	f8db 3000 	ldr.w	r3, [fp]
    npcb->snd_wl2 = iss;
 80112fa:	6560      	str	r0, [r4, #84]	; 0x54
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 80112fc:	3b01      	subs	r3, #1
    npcb->snd_nxt = iss;
 80112fe:	64e0      	str	r0, [r4, #76]	; 0x4c
    npcb->lastack = iss;
 8011300:	6460      	str	r0, [r4, #68]	; 0x44
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 8011302:	6523      	str	r3, [r4, #80]	; 0x50
    npcb->callback_arg = pcb->callback_arg;
 8011304:	f8d9 3010 	ldr.w	r3, [r9, #16]
    npcb->snd_lbb = iss;
 8011308:	65a0      	str	r0, [r4, #88]	; 0x58
    npcb->callback_arg = pcb->callback_arg;
 801130a:	6123      	str	r3, [r4, #16]
    npcb->listener = pcb;
 801130c:	f8c4 9078 	str.w	r9, [r4, #120]	; 0x78
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 8011310:	f899 3008 	ldrb.w	r3, [r9, #8]
 8011314:	f003 030c 	and.w	r3, r3, #12
 8011318:	7223      	strb	r3, [r4, #8]
    TCP_REG_ACTIVE(npcb);
 801131a:	4b49      	ldr	r3, [pc, #292]	; (8011440 <tcp_input+0x584>)
 801131c:	681a      	ldr	r2, [r3, #0]
 801131e:	601c      	str	r4, [r3, #0]
 8011320:	60e2      	str	r2, [r4, #12]
 8011322:	f000 ff81 	bl	8012228 <tcp_timer_needed>
 8011326:	4b47      	ldr	r3, [pc, #284]	; (8011444 <tcp_input+0x588>)
 8011328:	2201      	movs	r2, #1
 801132a:	701a      	strb	r2, [r3, #0]
  if (tcphdr_optlen != 0) {
 801132c:	9b06      	ldr	r3, [sp, #24]
 801132e:	881b      	ldrh	r3, [r3, #0]
 8011330:	b11b      	cbz	r3, 801133a <tcp_input+0x47e>
 8011332:	f104 0032 	add.w	r0, r4, #50	; 0x32
 8011336:	f7ff fd69 	bl	8010e0c <tcp_parseopt.isra.1.part.2>
    npcb->snd_wnd = tcphdr->wnd;
 801133a:	6833      	ldr	r3, [r6, #0]
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 801133c:	1d21      	adds	r1, r4, #4
 801133e:	8e60      	ldrh	r0, [r4, #50]	; 0x32
    npcb->snd_wnd = tcphdr->wnd;
 8011340:	89db      	ldrh	r3, [r3, #14]
 8011342:	f8a4 305c 	strh.w	r3, [r4, #92]	; 0x5c
    npcb->snd_wnd_max = npcb->snd_wnd;
 8011346:	f8a4 305e 	strh.w	r3, [r4, #94]	; 0x5e
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 801134a:	f7fe fff7 	bl	801033c <tcp_eff_send_mss_impl>
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 801134e:	2112      	movs	r1, #18
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 8011350:	8660      	strh	r0, [r4, #50]	; 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 8011352:	4620      	mov	r0, r4
 8011354:	f000 fb5a 	bl	8011a0c <tcp_enqueue_flags>
    if (rc != ERR_OK) {
 8011358:	2800      	cmp	r0, #0
 801135a:	f43f af69 	beq.w	8011230 <tcp_input+0x374>
      tcp_abandon(npcb, 0);
 801135e:	2100      	movs	r1, #0
 8011360:	4620      	mov	r0, r4
 8011362:	f7fe fe9f 	bl	80100a4 <tcp_abandon>
 8011366:	e766      	b.n	8011236 <tcp_input+0x37a>
  if (flags & TCP_RST) {
 8011368:	9b03      	ldr	r3, [sp, #12]
    tcp_input_pcb = pcb;
 801136a:	602c      	str	r4, [r5, #0]
  if (flags & TCP_RST) {
 801136c:	781b      	ldrb	r3, [r3, #0]
 801136e:	0759      	lsls	r1, r3, #29
 8011370:	d535      	bpl.n	80113de <tcp_input+0x522>
    if (pcb->state == SYN_SENT) {
 8011372:	7d21      	ldrb	r1, [r4, #20]
 8011374:	2902      	cmp	r1, #2
 8011376:	d122      	bne.n	80113be <tcp_input+0x502>
      if (ackno == pcb->snd_nxt) {
 8011378:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
 801137a:	683b      	ldr	r3, [r7, #0]
 801137c:	429a      	cmp	r2, r3
 801137e:	d109      	bne.n	8011394 <tcp_input+0x4d8>
      recv_flags |= TF_RESET;
 8011380:	f898 3000 	ldrb.w	r3, [r8]
 8011384:	f043 0308 	orr.w	r3, r3, #8
 8011388:	f888 3000 	strb.w	r3, [r8]
      pcb->flags &= ~TF_ACK_DELAY;
 801138c:	7ea3      	ldrb	r3, [r4, #26]
 801138e:	f023 0301 	bic.w	r3, r3, #1
 8011392:	76a3      	strb	r3, [r4, #26]
      if (recv_flags & TF_RESET) {
 8011394:	f898 3000 	ldrb.w	r3, [r8]
 8011398:	0719      	lsls	r1, r3, #28
 801139a:	f140 81ed 	bpl.w	8011778 <tcp_input+0x8bc>
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 801139e:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 80113a2:	b11b      	cbz	r3, 80113ac <tcp_input+0x4f0>
 80113a4:	f06f 010d 	mvn.w	r1, #13
 80113a8:	6920      	ldr	r0, [r4, #16]
 80113aa:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 80113ac:	4621      	mov	r1, r4
 80113ae:	4824      	ldr	r0, [pc, #144]	; (8011440 <tcp_input+0x584>)
 80113b0:	f7fe fce0 	bl	800fd74 <tcp_pcb_remove>
        memp_free(MEMP_TCP_PCB, pcb);
 80113b4:	4621      	mov	r1, r4
 80113b6:	2001      	movs	r0, #1
 80113b8:	f7fd fdd4 	bl	800ef64 <memp_free>
 80113bc:	e6b0      	b.n	8011120 <tcp_input+0x264>
      if (seqno == pcb->rcv_nxt) {
 80113be:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80113c0:	f8db 3000 	ldr.w	r3, [fp]
 80113c4:	429a      	cmp	r2, r3
 80113c6:	f000 825a 	beq.w	801187e <tcp_input+0x9c2>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 80113ca:	1a9b      	subs	r3, r3, r2
 80113cc:	d4e2      	bmi.n	8011394 <tcp_input+0x4d8>
 80113ce:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 80113d0:	1a9b      	subs	r3, r3, r2
 80113d2:	2b00      	cmp	r3, #0
 80113d4:	dcde      	bgt.n	8011394 <tcp_input+0x4d8>
      tcp_ack_now(pcb);
 80113d6:	7ea3      	ldrb	r3, [r4, #26]
 80113d8:	f043 0302 	orr.w	r3, r3, #2
 80113dc:	e7d9      	b.n	8011392 <tcp_input+0x4d6>
  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 80113de:	f013 0102 	ands.w	r1, r3, #2
 80113e2:	d003      	beq.n	80113ec <tcp_input+0x530>
 80113e4:	7d22      	ldrb	r2, [r4, #20]
 80113e6:	3a02      	subs	r2, #2
 80113e8:	2a01      	cmp	r2, #1
 80113ea:	d8f4      	bhi.n	80113d6 <tcp_input+0x51a>
  if ((pcb->flags & TF_RXCLOSED) == 0) {
 80113ec:	7ea2      	ldrb	r2, [r4, #26]
 80113ee:	06d2      	lsls	r2, r2, #27
    pcb->tmr = tcp_ticks;
 80113f0:	bf5e      	ittt	pl
 80113f2:	4a11      	ldrpl	r2, [pc, #68]	; (8011438 <tcp_input+0x57c>)
 80113f4:	6812      	ldrpl	r2, [r2, #0]
 80113f6:	6222      	strpl	r2, [r4, #32]
  pcb->keep_cnt_sent = 0;
 80113f8:	2200      	movs	r2, #0
 80113fa:	f884 2096 	strb.w	r2, [r4, #150]	; 0x96
  if (tcphdr_optlen != 0) {
 80113fe:	9a06      	ldr	r2, [sp, #24]
 8011400:	8812      	ldrh	r2, [r2, #0]
 8011402:	b13a      	cbz	r2, 8011414 <tcp_input+0x558>
 8011404:	f104 0032 	add.w	r0, r4, #50	; 0x32
 8011408:	9107      	str	r1, [sp, #28]
 801140a:	9306      	str	r3, [sp, #24]
 801140c:	f7ff fcfe 	bl	8010e0c <tcp_parseopt.isra.1.part.2>
 8011410:	9907      	ldr	r1, [sp, #28]
 8011412:	9b06      	ldr	r3, [sp, #24]
  switch (pcb->state) {
 8011414:	7d22      	ldrb	r2, [r4, #20]
 8011416:	3a02      	subs	r2, #2
 8011418:	2a07      	cmp	r2, #7
 801141a:	d8bb      	bhi.n	8011394 <tcp_input+0x4d8>
 801141c:	e8df f012 	tbh	[pc, r2, lsl #1]
 8011420:	00940014 	.word	0x00940014
 8011424:	010000fc 	.word	0x010000fc
 8011428:	00fc014a 	.word	0x00fc014a
 801142c:	01830164 	.word	0x01830164
 8011430:	08013496 	.word	0x08013496
 8011434:	2400179c 	.word	0x2400179c
 8011438:	24004cb8 	.word	0x24004cb8
 801143c:	24004cbc 	.word	0x24004cbc
 8011440:	24004cb4 	.word	0x24004cb4
 8011444:	24004cb0 	.word	0x24004cb0
    if ((flags & TCP_ACK) && (flags & TCP_SYN)
 8011448:	f003 0212 	and.w	r2, r3, #18
 801144c:	2a12      	cmp	r2, #18
 801144e:	d15e      	bne.n	801150e <tcp_input+0x652>
        && (ackno == pcb->lastack + 1)) {
 8011450:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8011452:	6839      	ldr	r1, [r7, #0]
 8011454:	3201      	adds	r2, #1
 8011456:	428a      	cmp	r2, r1
 8011458:	d159      	bne.n	801150e <tcp_input+0x652>
      pcb->rcv_nxt = seqno + 1;
 801145a:	f8db 3000 	ldr.w	r3, [fp]
      pcb->lastack = ackno;
 801145e:	6462      	str	r2, [r4, #68]	; 0x44
      pcb->rcv_nxt = seqno + 1;
 8011460:	1c59      	adds	r1, r3, #1
      pcb->snd_wnd = tcphdr->wnd;
 8011462:	6832      	ldr	r2, [r6, #0]
      pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 8011464:	3b01      	subs	r3, #1
      pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 8011466:	8e60      	ldrh	r0, [r4, #50]	; 0x32
      pcb->rcv_nxt = seqno + 1;
 8011468:	6261      	str	r1, [r4, #36]	; 0x24
      pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 801146a:	62e1      	str	r1, [r4, #44]	; 0x2c
      pcb->snd_wnd = tcphdr->wnd;
 801146c:	89d2      	ldrh	r2, [r2, #14]
      pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 801146e:	6523      	str	r3, [r4, #80]	; 0x50
      pcb->state = ESTABLISHED;
 8011470:	2304      	movs	r3, #4
      pcb->snd_wnd = tcphdr->wnd;
 8011472:	f8a4 205c 	strh.w	r2, [r4, #92]	; 0x5c
      pcb->snd_wnd_max = pcb->snd_wnd;
 8011476:	f8a4 205e 	strh.w	r2, [r4, #94]	; 0x5e
      pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 801147a:	18e1      	adds	r1, r4, r3
      pcb->state = ESTABLISHED;
 801147c:	7523      	strb	r3, [r4, #20]
      pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 801147e:	f7fe ff5d 	bl	801033c <tcp_eff_send_mss_impl>
      pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 8011482:	f241 121c 	movw	r2, #4380	; 0x111c
 8011486:	0043      	lsls	r3, r0, #1
      pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 8011488:	8660      	strh	r0, [r4, #50]	; 0x32
      pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 801148a:	0080      	lsls	r0, r0, #2
 801148c:	4293      	cmp	r3, r2
 801148e:	bf38      	it	cc
 8011490:	4613      	movcc	r3, r2
 8011492:	4283      	cmp	r3, r0
 8011494:	bf28      	it	cs
 8011496:	4603      	movcs	r3, r0
 8011498:	f8a4 3048 	strh.w	r3, [r4, #72]	; 0x48
      LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 801149c:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 80114a0:	b933      	cbnz	r3, 80114b0 <tcp_input+0x5f4>
 80114a2:	4bad      	ldr	r3, [pc, #692]	; (8011758 <tcp_input+0x89c>)
 80114a4:	f240 321a 	movw	r2, #794	; 0x31a
 80114a8:	49ac      	ldr	r1, [pc, #688]	; (801175c <tcp_input+0x8a0>)
 80114aa:	48ad      	ldr	r0, [pc, #692]	; (8011760 <tcp_input+0x8a4>)
 80114ac:	f001 f908 	bl	80126c0 <iprintf>
      --pcb->snd_queuelen;
 80114b0:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
      rseg = pcb->unacked;
 80114b4:	6ee6      	ldr	r6, [r4, #108]	; 0x6c
      --pcb->snd_queuelen;
 80114b6:	3b01      	subs	r3, #1
 80114b8:	f8a4 3062 	strh.w	r3, [r4, #98]	; 0x62
      if (rseg == NULL) {
 80114bc:	b9fe      	cbnz	r6, 80114fe <tcp_input+0x642>
        rseg = pcb->unsent;
 80114be:	6ea6      	ldr	r6, [r4, #104]	; 0x68
        LWIP_ASSERT("no segment to free", rseg != NULL);
 80114c0:	b936      	cbnz	r6, 80114d0 <tcp_input+0x614>
 80114c2:	4ba5      	ldr	r3, [pc, #660]	; (8011758 <tcp_input+0x89c>)
 80114c4:	f240 3222 	movw	r2, #802	; 0x322
 80114c8:	49a6      	ldr	r1, [pc, #664]	; (8011764 <tcp_input+0x8a8>)
 80114ca:	48a5      	ldr	r0, [pc, #660]	; (8011760 <tcp_input+0x8a4>)
 80114cc:	f001 f8f8 	bl	80126c0 <iprintf>
        pcb->unsent = rseg->next;
 80114d0:	6833      	ldr	r3, [r6, #0]
 80114d2:	66a3      	str	r3, [r4, #104]	; 0x68
      tcp_seg_free(rseg);
 80114d4:	4630      	mov	r0, r6
 80114d6:	f7fe fa1f 	bl	800f918 <tcp_seg_free>
      if (pcb->unacked == NULL) {
 80114da:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 80114dc:	b993      	cbnz	r3, 8011504 <tcp_input+0x648>
        pcb->rtime = -1;
 80114de:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80114e2:	8623      	strh	r3, [r4, #48]	; 0x30
      TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 80114e4:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 80114e8:	2b00      	cmp	r3, #0
 80114ea:	f43f af74 	beq.w	80113d6 <tcp_input+0x51a>
 80114ee:	2200      	movs	r2, #0
 80114f0:	4621      	mov	r1, r4
 80114f2:	6920      	ldr	r0, [r4, #16]
 80114f4:	4798      	blx	r3
      if (err == ERR_ABRT) {
 80114f6:	300d      	adds	r0, #13
 80114f8:	f47f af6d 	bne.w	80113d6 <tcp_input+0x51a>
 80114fc:	e610      	b.n	8011120 <tcp_input+0x264>
        pcb->unacked = rseg->next;
 80114fe:	6833      	ldr	r3, [r6, #0]
 8011500:	66e3      	str	r3, [r4, #108]	; 0x6c
 8011502:	e7e7      	b.n	80114d4 <tcp_input+0x618>
        pcb->rtime = 0;
 8011504:	2300      	movs	r3, #0
 8011506:	8623      	strh	r3, [r4, #48]	; 0x30
        pcb->nrtx = 0;
 8011508:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801150c:	e7ea      	b.n	80114e4 <tcp_input+0x628>
    else if (flags & TCP_ACK) {
 801150e:	06db      	lsls	r3, r3, #27
 8011510:	f57f af40 	bpl.w	8011394 <tcp_input+0x4d8>
        ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8011514:	6833      	ldr	r3, [r6, #0]
      tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 8011516:	9a04      	ldr	r2, [sp, #16]
 8011518:	f8db 1000 	ldr.w	r1, [fp]
 801151c:	8810      	ldrh	r0, [r2, #0]
 801151e:	881a      	ldrh	r2, [r3, #0]
 8011520:	4401      	add	r1, r0
 8011522:	9201      	str	r2, [sp, #4]
 8011524:	885b      	ldrh	r3, [r3, #2]
 8011526:	9300      	str	r3, [sp, #0]
 8011528:	4b8f      	ldr	r3, [pc, #572]	; (8011768 <tcp_input+0x8ac>)
 801152a:	6838      	ldr	r0, [r7, #0]
 801152c:	1d1a      	adds	r2, r3, #4
 801152e:	f000 fcd9 	bl	8011ee4 <tcp_rst>
      if (pcb->nrtx < TCP_SYNMAXRTX) {
 8011532:	f894 3042 	ldrb.w	r3, [r4, #66]	; 0x42
 8011536:	2b05      	cmp	r3, #5
 8011538:	f63f af2c 	bhi.w	8011394 <tcp_input+0x4d8>
        pcb->rtime = 0;
 801153c:	2300      	movs	r3, #0
        tcp_rexmit_rto(pcb);
 801153e:	4620      	mov	r0, r4
        pcb->rtime = 0;
 8011540:	8623      	strh	r3, [r4, #48]	; 0x30
        tcp_rexmit_rto(pcb);
 8011542:	f000 fd29 	bl	8011f98 <tcp_rexmit_rto>
 8011546:	e725      	b.n	8011394 <tcp_input+0x4d8>
    if (flags & TCP_ACK) {
 8011548:	06d8      	lsls	r0, r3, #27
 801154a:	d557      	bpl.n	80115fc <tcp_input+0x740>
      if (TCP_SEQ_BETWEEN(ackno, pcb->lastack+1, pcb->snd_nxt)) {
 801154c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 801154e:	6838      	ldr	r0, [r7, #0]
 8011550:	43db      	mvns	r3, r3
 8011552:	42c3      	cmn	r3, r0
 8011554:	d443      	bmi.n	80115de <tcp_input+0x722>
 8011556:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8011558:	1ac3      	subs	r3, r0, r3
 801155a:	2b00      	cmp	r3, #0
 801155c:	dc3f      	bgt.n	80115de <tcp_input+0x722>
        pcb->state = ESTABLISHED;
 801155e:	2304      	movs	r3, #4
 8011560:	7523      	strb	r3, [r4, #20]
        LWIP_ASSERT("pcb->listener->accept != NULL",
 8011562:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 8011564:	b143      	cbz	r3, 8011578 <tcp_input+0x6bc>
 8011566:	699b      	ldr	r3, [r3, #24]
 8011568:	b933      	cbnz	r3, 8011578 <tcp_input+0x6bc>
 801156a:	4b7b      	ldr	r3, [pc, #492]	; (8011758 <tcp_input+0x89c>)
 801156c:	f240 3251 	movw	r2, #849	; 0x351
 8011570:	497e      	ldr	r1, [pc, #504]	; (801176c <tcp_input+0x8b0>)
 8011572:	487b      	ldr	r0, [pc, #492]	; (8011760 <tcp_input+0x8a4>)
 8011574:	f001 f8a4 	bl	80126c0 <iprintf>
        if (pcb->listener == NULL) {
 8011578:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 801157a:	b91b      	cbnz	r3, 8011584 <tcp_input+0x6c8>
            tcp_abort(pcb);
 801157c:	4620      	mov	r0, r4
 801157e:	f7fe fe07 	bl	8010190 <tcp_abort>
            goto aborted;
 8011582:	e5cd      	b.n	8011120 <tcp_input+0x264>
          TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 8011584:	699b      	ldr	r3, [r3, #24]
 8011586:	2b00      	cmp	r3, #0
 8011588:	d0f8      	beq.n	801157c <tcp_input+0x6c0>
 801158a:	2200      	movs	r2, #0
 801158c:	4621      	mov	r1, r4
 801158e:	6920      	ldr	r0, [r4, #16]
 8011590:	4798      	blx	r3
        if (err != ERR_OK) {
 8011592:	b110      	cbz	r0, 801159a <tcp_input+0x6de>
          if (err != ERR_ABRT) {
 8011594:	300d      	adds	r0, #13
 8011596:	d1f1      	bne.n	801157c <tcp_input+0x6c0>
 8011598:	e5c2      	b.n	8011120 <tcp_input+0x264>
        tcp_receive(pcb);
 801159a:	4620      	mov	r0, r4
 801159c:	f7fe ff42 	bl	8010424 <tcp_receive>
        if (recv_acked != 0) {
 80115a0:	9b05      	ldr	r3, [sp, #20]
 80115a2:	881b      	ldrh	r3, [r3, #0]
 80115a4:	b113      	cbz	r3, 80115ac <tcp_input+0x6f0>
          recv_acked--;
 80115a6:	3b01      	subs	r3, #1
 80115a8:	9a05      	ldr	r2, [sp, #20]
 80115aa:	8013      	strh	r3, [r2, #0]
        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 80115ac:	8e62      	ldrh	r2, [r4, #50]	; 0x32
 80115ae:	f241 111c 	movw	r1, #4380	; 0x111c
 80115b2:	0053      	lsls	r3, r2, #1
 80115b4:	0092      	lsls	r2, r2, #2
 80115b6:	428b      	cmp	r3, r1
 80115b8:	bf38      	it	cc
 80115ba:	460b      	movcc	r3, r1
 80115bc:	4293      	cmp	r3, r2
 80115be:	bf28      	it	cs
 80115c0:	4613      	movcs	r3, r2
 80115c2:	f8a4 3048 	strh.w	r3, [r4, #72]	; 0x48
    if (recv_flags & TF_GOT_FIN) { /* passive close */
 80115c6:	f898 3000 	ldrb.w	r3, [r8]
 80115ca:	069a      	lsls	r2, r3, #26
 80115cc:	f57f aee2 	bpl.w	8011394 <tcp_input+0x4d8>
      tcp_ack_now(pcb);
 80115d0:	7ea3      	ldrb	r3, [r4, #26]
 80115d2:	f043 0302 	orr.w	r3, r3, #2
 80115d6:	76a3      	strb	r3, [r4, #26]
      pcb->state = CLOSE_WAIT;
 80115d8:	2307      	movs	r3, #7
        pcb->state = CLOSING;
 80115da:	7523      	strb	r3, [r4, #20]
 80115dc:	e6da      	b.n	8011394 <tcp_input+0x4d8>
          ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80115de:	6833      	ldr	r3, [r6, #0]
        tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 80115e0:	9a04      	ldr	r2, [sp, #16]
 80115e2:	f8db 1000 	ldr.w	r1, [fp]
 80115e6:	8816      	ldrh	r6, [r2, #0]
 80115e8:	881a      	ldrh	r2, [r3, #0]
 80115ea:	4431      	add	r1, r6
 80115ec:	9201      	str	r2, [sp, #4]
 80115ee:	885b      	ldrh	r3, [r3, #2]
 80115f0:	9300      	str	r3, [sp, #0]
 80115f2:	4b5d      	ldr	r3, [pc, #372]	; (8011768 <tcp_input+0x8ac>)
 80115f4:	1d1a      	adds	r2, r3, #4
 80115f6:	f000 fc75 	bl	8011ee4 <tcp_rst>
 80115fa:	e6cb      	b.n	8011394 <tcp_input+0x4d8>
    } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 80115fc:	2900      	cmp	r1, #0
 80115fe:	f43f aec9 	beq.w	8011394 <tcp_input+0x4d8>
 8011602:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011604:	f8db 2000 	ldr.w	r2, [fp]
 8011608:	3b01      	subs	r3, #1
 801160a:	4293      	cmp	r3, r2
 801160c:	f47f aec2 	bne.w	8011394 <tcp_input+0x4d8>
      tcp_rexmit(pcb);
 8011610:	4620      	mov	r0, r4
 8011612:	f000 fcdd 	bl	8011fd0 <tcp_rexmit>
 8011616:	e6bd      	b.n	8011394 <tcp_input+0x4d8>
    tcp_receive(pcb);
 8011618:	4620      	mov	r0, r4
 801161a:	f7fe ff03 	bl	8010424 <tcp_receive>
 801161e:	e7d2      	b.n	80115c6 <tcp_input+0x70a>
    tcp_receive(pcb);
 8011620:	4620      	mov	r0, r4
 8011622:	f7fe feff 	bl	8010424 <tcp_receive>
    if (recv_flags & TF_GOT_FIN) {
 8011626:	f898 3000 	ldrb.w	r3, [r8]
 801162a:	f013 0f20 	tst.w	r3, #32
      if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 801162e:	9b03      	ldr	r3, [sp, #12]
 8011630:	781b      	ldrb	r3, [r3, #0]
    if (recv_flags & TF_GOT_FIN) {
 8011632:	d031      	beq.n	8011698 <tcp_input+0x7dc>
      if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8011634:	f013 0f10 	tst.w	r3, #16
 8011638:	7ea3      	ldrb	r3, [r4, #26]
 801163a:	d028      	beq.n	801168e <tcp_input+0x7d2>
 801163c:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 801163e:	683a      	ldr	r2, [r7, #0]
 8011640:	4291      	cmp	r1, r2
 8011642:	d124      	bne.n	801168e <tcp_input+0x7d2>
 8011644:	6ea2      	ldr	r2, [r4, #104]	; 0x68
 8011646:	bb12      	cbnz	r2, 801168e <tcp_input+0x7d2>
        tcp_ack_now(pcb);
 8011648:	f043 0302 	orr.w	r3, r3, #2
        tcp_pcb_purge(pcb);
 801164c:	4620      	mov	r0, r4
        tcp_ack_now(pcb);
 801164e:	76a3      	strb	r3, [r4, #26]
        tcp_pcb_purge(pcb);
 8011650:	f7fe f98e 	bl	800f970 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 8011654:	f8d9 3000 	ldr.w	r3, [r9]
 8011658:	429c      	cmp	r4, r3
 801165a:	d10a      	bne.n	8011672 <tcp_input+0x7b6>
      TCP_RMV_ACTIVE(pcb);
 801165c:	68e3      	ldr	r3, [r4, #12]
 801165e:	f8c9 3000 	str.w	r3, [r9]
 8011662:	e008      	b.n	8011676 <tcp_input+0x7ba>
        TCP_RMV_ACTIVE(pcb);
 8011664:	68da      	ldr	r2, [r3, #12]
 8011666:	4294      	cmp	r4, r2
 8011668:	d102      	bne.n	8011670 <tcp_input+0x7b4>
      TCP_RMV_ACTIVE(pcb);
 801166a:	68e2      	ldr	r2, [r4, #12]
 801166c:	60da      	str	r2, [r3, #12]
 801166e:	e002      	b.n	8011676 <tcp_input+0x7ba>
        TCP_RMV_ACTIVE(pcb);
 8011670:	4613      	mov	r3, r2
 8011672:	2b00      	cmp	r3, #0
 8011674:	d1f6      	bne.n	8011664 <tcp_input+0x7a8>
      TCP_RMV_ACTIVE(pcb);
 8011676:	2201      	movs	r2, #1
 8011678:	4b3d      	ldr	r3, [pc, #244]	; (8011770 <tcp_input+0x8b4>)
 801167a:	701a      	strb	r2, [r3, #0]
      pcb->state = TIME_WAIT;
 801167c:	230a      	movs	r3, #10
 801167e:	7523      	strb	r3, [r4, #20]
      TCP_REG(&tcp_tw_pcbs, pcb);
 8011680:	4b3c      	ldr	r3, [pc, #240]	; (8011774 <tcp_input+0x8b8>)
 8011682:	681a      	ldr	r2, [r3, #0]
 8011684:	601c      	str	r4, [r3, #0]
 8011686:	60e2      	str	r2, [r4, #12]
 8011688:	f000 fdce 	bl	8012228 <tcp_timer_needed>
 801168c:	e682      	b.n	8011394 <tcp_input+0x4d8>
        tcp_ack_now(pcb);
 801168e:	f043 0302 	orr.w	r3, r3, #2
 8011692:	76a3      	strb	r3, [r4, #26]
        pcb->state = CLOSING;
 8011694:	2308      	movs	r3, #8
 8011696:	e7a0      	b.n	80115da <tcp_input+0x71e>
    } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8011698:	06db      	lsls	r3, r3, #27
 801169a:	f57f ae7b 	bpl.w	8011394 <tcp_input+0x4d8>
 801169e:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
 80116a0:	683b      	ldr	r3, [r7, #0]
 80116a2:	429a      	cmp	r2, r3
 80116a4:	f47f ae76 	bne.w	8011394 <tcp_input+0x4d8>
 80116a8:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 80116aa:	2b00      	cmp	r3, #0
 80116ac:	f47f ae72 	bne.w	8011394 <tcp_input+0x4d8>
      pcb->state = FIN_WAIT_2;
 80116b0:	2306      	movs	r3, #6
 80116b2:	e792      	b.n	80115da <tcp_input+0x71e>
    tcp_receive(pcb);
 80116b4:	4620      	mov	r0, r4
 80116b6:	f7fe feb5 	bl	8010424 <tcp_receive>
    if (recv_flags & TF_GOT_FIN) {
 80116ba:	f898 3000 	ldrb.w	r3, [r8]
 80116be:	069f      	lsls	r7, r3, #26
 80116c0:	f57f ae68 	bpl.w	8011394 <tcp_input+0x4d8>
      tcp_ack_now(pcb);
 80116c4:	7ea3      	ldrb	r3, [r4, #26]
      tcp_pcb_purge(pcb);
 80116c6:	4620      	mov	r0, r4
      tcp_ack_now(pcb);
 80116c8:	f043 0302 	orr.w	r3, r3, #2
 80116cc:	76a3      	strb	r3, [r4, #26]
      tcp_pcb_purge(pcb);
 80116ce:	f7fe f94f 	bl	800f970 <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 80116d2:	f8d9 3000 	ldr.w	r3, [r9]
 80116d6:	429c      	cmp	r4, r3
 80116d8:	d0c0      	beq.n	801165c <tcp_input+0x7a0>
 80116da:	2b00      	cmp	r3, #0
 80116dc:	d0cb      	beq.n	8011676 <tcp_input+0x7ba>
 80116de:	68da      	ldr	r2, [r3, #12]
 80116e0:	4294      	cmp	r4, r2
 80116e2:	d0c2      	beq.n	801166a <tcp_input+0x7ae>
 80116e4:	4613      	mov	r3, r2
 80116e6:	e7f8      	b.n	80116da <tcp_input+0x81e>
    tcp_receive(pcb);
 80116e8:	4620      	mov	r0, r4
 80116ea:	f7fe fe9b 	bl	8010424 <tcp_receive>
    if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 80116ee:	9b03      	ldr	r3, [sp, #12]
 80116f0:	781b      	ldrb	r3, [r3, #0]
 80116f2:	06de      	lsls	r6, r3, #27
 80116f4:	f57f ae4e 	bpl.w	8011394 <tcp_input+0x4d8>
 80116f8:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
 80116fa:	683b      	ldr	r3, [r7, #0]
 80116fc:	429a      	cmp	r2, r3
 80116fe:	f47f ae49 	bne.w	8011394 <tcp_input+0x4d8>
 8011702:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 8011704:	2b00      	cmp	r3, #0
 8011706:	f47f ae45 	bne.w	8011394 <tcp_input+0x4d8>
      tcp_pcb_purge(pcb);
 801170a:	4620      	mov	r0, r4
 801170c:	f7fe f930 	bl	800f970 <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 8011710:	f8d9 3000 	ldr.w	r3, [r9]
 8011714:	429c      	cmp	r4, r3
 8011716:	d0a1      	beq.n	801165c <tcp_input+0x7a0>
 8011718:	2b00      	cmp	r3, #0
 801171a:	d0ac      	beq.n	8011676 <tcp_input+0x7ba>
 801171c:	68da      	ldr	r2, [r3, #12]
 801171e:	4294      	cmp	r4, r2
 8011720:	d0a3      	beq.n	801166a <tcp_input+0x7ae>
 8011722:	4613      	mov	r3, r2
 8011724:	e7f8      	b.n	8011718 <tcp_input+0x85c>
    tcp_receive(pcb);
 8011726:	4620      	mov	r0, r4
 8011728:	f7fe fe7c 	bl	8010424 <tcp_receive>
    if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 801172c:	9b03      	ldr	r3, [sp, #12]
 801172e:	781b      	ldrb	r3, [r3, #0]
 8011730:	06d8      	lsls	r0, r3, #27
 8011732:	f57f ae2f 	bpl.w	8011394 <tcp_input+0x4d8>
 8011736:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
 8011738:	683b      	ldr	r3, [r7, #0]
 801173a:	429a      	cmp	r2, r3
 801173c:	f47f ae2a 	bne.w	8011394 <tcp_input+0x4d8>
 8011740:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 8011742:	2b00      	cmp	r3, #0
 8011744:	f47f ae26 	bne.w	8011394 <tcp_input+0x4d8>
      recv_flags |= TF_CLOSED;
 8011748:	f898 3000 	ldrb.w	r3, [r8]
 801174c:	f043 0310 	orr.w	r3, r3, #16
 8011750:	f888 3000 	strb.w	r3, [r8]
 8011754:	e61e      	b.n	8011394 <tcp_input+0x4d8>
 8011756:	bf00      	nop
 8011758:	08014bd0 	.word	0x08014bd0
 801175c:	08014b6f 	.word	0x08014b6f
 8011760:	08013496 	.word	0x08013496
 8011764:	08014b85 	.word	0x08014b85
 8011768:	2400179c 	.word	0x2400179c
 801176c:	08014b98 	.word	0x08014b98
 8011770:	24004cb0 	.word	0x24004cb0
 8011774:	24004cc4 	.word	0x24004cc4
        if (recv_acked > 0) {
 8011778:	9b05      	ldr	r3, [sp, #20]
 801177a:	881a      	ldrh	r2, [r3, #0]
 801177c:	b122      	cbz	r2, 8011788 <tcp_input+0x8cc>
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 801177e:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 8011780:	b9eb      	cbnz	r3, 80117be <tcp_input+0x902>
          recv_acked = 0;
 8011782:	2300      	movs	r3, #0
 8011784:	9a05      	ldr	r2, [sp, #20]
 8011786:	8013      	strh	r3, [r2, #0]
        if (tcp_input_delayed_close(pcb)) {
 8011788:	4620      	mov	r0, r4
 801178a:	f7ff fb77 	bl	8010e7c <tcp_input_delayed_close>
 801178e:	2800      	cmp	r0, #0
 8011790:	f47f acc6 	bne.w	8011120 <tcp_input+0x264>
        if (recv_data != NULL) {
 8011794:	f8da 3000 	ldr.w	r3, [sl]
 8011798:	b33b      	cbz	r3, 80117ea <tcp_input+0x92e>
          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 801179a:	6f63      	ldr	r3, [r4, #116]	; 0x74
 801179c:	b133      	cbz	r3, 80117ac <tcp_input+0x8f0>
 801179e:	4b40      	ldr	r3, [pc, #256]	; (80118a0 <tcp_input+0x9e4>)
 80117a0:	f44f 72d2 	mov.w	r2, #420	; 0x1a4
 80117a4:	493f      	ldr	r1, [pc, #252]	; (80118a4 <tcp_input+0x9e8>)
 80117a6:	4840      	ldr	r0, [pc, #256]	; (80118a8 <tcp_input+0x9ec>)
 80117a8:	f000 ff8a 	bl	80126c0 <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 80117ac:	7ea3      	ldrb	r3, [r4, #26]
 80117ae:	f013 0310 	ands.w	r3, r3, #16
 80117b2:	d00a      	beq.n	80117ca <tcp_input+0x90e>
            pbuf_free(recv_data);
 80117b4:	f8da 0000 	ldr.w	r0, [sl]
 80117b8:	f7fd fd3a 	bl	800f230 <pbuf_free>
 80117bc:	e6de      	b.n	801157c <tcp_input+0x6c0>
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 80117be:	4621      	mov	r1, r4
 80117c0:	6920      	ldr	r0, [r4, #16]
 80117c2:	4798      	blx	r3
            if (err == ERR_ABRT) {
 80117c4:	300d      	adds	r0, #13
 80117c6:	d1dc      	bne.n	8011782 <tcp_input+0x8c6>
 80117c8:	e4aa      	b.n	8011120 <tcp_input+0x264>
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 80117ca:	f8d4 6080 	ldr.w	r6, [r4, #128]	; 0x80
 80117ce:	b31e      	cbz	r6, 8011818 <tcp_input+0x95c>
 80117d0:	f8da 2000 	ldr.w	r2, [sl]
 80117d4:	4621      	mov	r1, r4
 80117d6:	6920      	ldr	r0, [r4, #16]
 80117d8:	47b0      	blx	r6
          if (err == ERR_ABRT) {
 80117da:	f110 0f0d 	cmn.w	r0, #13
 80117de:	f43f ac9f 	beq.w	8011120 <tcp_input+0x264>
          if (err != ERR_OK) {
 80117e2:	b110      	cbz	r0, 80117ea <tcp_input+0x92e>
            pcb->refused_data = recv_data;
 80117e4:	f8da 3000 	ldr.w	r3, [sl]
 80117e8:	6763      	str	r3, [r4, #116]	; 0x74
        if (recv_flags & TF_GOT_FIN) {
 80117ea:	f898 3000 	ldrb.w	r3, [r8]
 80117ee:	069a      	lsls	r2, r3, #26
 80117f0:	d505      	bpl.n	80117fe <tcp_input+0x942>
          if (pcb->refused_data != NULL) {
 80117f2:	6f63      	ldr	r3, [r4, #116]	; 0x74
 80117f4:	b1c3      	cbz	r3, 8011828 <tcp_input+0x96c>
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 80117f6:	7b5a      	ldrb	r2, [r3, #13]
 80117f8:	f042 0220 	orr.w	r2, r2, #32
 80117fc:	735a      	strb	r2, [r3, #13]
        tcp_input_pcb = NULL;
 80117fe:	2200      	movs	r2, #0
 8011800:	4b2a      	ldr	r3, [pc, #168]	; (80118ac <tcp_input+0x9f0>)
        if (tcp_input_delayed_close(pcb)) {
 8011802:	4620      	mov	r0, r4
        tcp_input_pcb = NULL;
 8011804:	601a      	str	r2, [r3, #0]
        if (tcp_input_delayed_close(pcb)) {
 8011806:	f7ff fb39 	bl	8010e7c <tcp_input_delayed_close>
 801180a:	2800      	cmp	r0, #0
 801180c:	f47f ac88 	bne.w	8011120 <tcp_input+0x264>
        tcp_output(pcb);
 8011810:	4620      	mov	r0, r4
 8011812:	f000 f9e9 	bl	8011be8 <tcp_output>
 8011816:	e483      	b.n	8011120 <tcp_input+0x264>
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 8011818:	4633      	mov	r3, r6
 801181a:	f8da 2000 	ldr.w	r2, [sl]
 801181e:	4621      	mov	r1, r4
 8011820:	4630      	mov	r0, r6
 8011822:	f7fe fba7 	bl	800ff74 <tcp_recv_null>
 8011826:	e7d8      	b.n	80117da <tcp_input+0x91e>
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 8011828:	8d23      	ldrh	r3, [r4, #40]	; 0x28
            TCP_EVENT_CLOSED(pcb, err);
 801182a:	f8d4 6080 	ldr.w	r6, [r4, #128]	; 0x80
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 801182e:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
              pcb->rcv_wnd++;
 8011832:	bf1c      	itt	ne
 8011834:	3301      	addne	r3, #1
 8011836:	8523      	strhne	r3, [r4, #40]	; 0x28
            TCP_EVENT_CLOSED(pcb, err);
 8011838:	2e00      	cmp	r6, #0
 801183a:	d0e0      	beq.n	80117fe <tcp_input+0x942>
 801183c:	2300      	movs	r3, #0
 801183e:	4621      	mov	r1, r4
 8011840:	6920      	ldr	r0, [r4, #16]
 8011842:	461a      	mov	r2, r3
 8011844:	47b0      	blx	r6
            if (err == ERR_ABRT) {
 8011846:	300d      	adds	r0, #13
 8011848:	d1d9      	bne.n	80117fe <tcp_input+0x942>
 801184a:	e469      	b.n	8011120 <tcp_input+0x264>
      if (prev != NULL) {
 801184c:	b13c      	cbz	r4, 801185e <tcp_input+0x9a2>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 801184e:	f8d9 300c 	ldr.w	r3, [r9, #12]
 8011852:	60e3      	str	r3, [r4, #12]
        tcp_listen_pcbs.listen_pcbs = lpcb;
 8011854:	4b16      	ldr	r3, [pc, #88]	; (80118b0 <tcp_input+0x9f4>)
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 8011856:	f8c9 100c 	str.w	r1, [r9, #12]
        tcp_listen_pcbs.listen_pcbs = lpcb;
 801185a:	f8c3 9000 	str.w	r9, [r3]
  if (flags & TCP_RST) {
 801185e:	9b03      	ldr	r3, [sp, #12]
 8011860:	781b      	ldrb	r3, [r3, #0]
 8011862:	0759      	lsls	r1, r3, #29
 8011864:	f53f ace7 	bmi.w	8011236 <tcp_input+0x37a>
  if (flags & TCP_ACK) {
 8011868:	06dc      	lsls	r4, r3, #27
 801186a:	f57f ad19 	bpl.w	80112a0 <tcp_input+0x3e4>
    tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 801186e:	9b04      	ldr	r3, [sp, #16]
 8011870:	f8db 1000 	ldr.w	r1, [fp]
 8011874:	881c      	ldrh	r4, [r3, #0]
 8011876:	8813      	ldrh	r3, [r2, #0]
 8011878:	e88d 0009 	stmia.w	sp, {r0, r3}
 801187c:	e4c5      	b.n	801120a <tcp_input+0x34e>
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 801187e:	2900      	cmp	r1, #0
 8011880:	f47f ad7e 	bne.w	8011380 <tcp_input+0x4c4>
 8011884:	4b06      	ldr	r3, [pc, #24]	; (80118a0 <tcp_input+0x9e4>)
 8011886:	f240 22e7 	movw	r2, #743	; 0x2e7
 801188a:	490a      	ldr	r1, [pc, #40]	; (80118b4 <tcp_input+0x9f8>)
 801188c:	4806      	ldr	r0, [pc, #24]	; (80118a8 <tcp_input+0x9ec>)
 801188e:	f000 ff17 	bl	80126c0 <iprintf>
 8011892:	e575      	b.n	8011380 <tcp_input+0x4c4>
      if (prev != NULL) {
 8011894:	f1ba 0f00 	cmp.w	sl, #0
 8011898:	f47f abff 	bne.w	801109a <tcp_input+0x1de>
 801189c:	e40e      	b.n	80110bc <tcp_input+0x200>
 801189e:	bf00      	nop
 80118a0:	08014bd0 	.word	0x08014bd0
 80118a4:	08014bb6 	.word	0x08014bb6
 80118a8:	08013496 	.word	0x08013496
 80118ac:	24004cc8 	.word	0x24004cc8
 80118b0:	24004cbc 	.word	0x24004cbc
 80118b4:	08014b4f 	.word	0x08014b4f

080118b8 <tcp_trigger_input_pcb_close>:
}

void
tcp_trigger_input_pcb_close(void)
{
  recv_flags |= TF_CLOSED;
 80118b8:	4a02      	ldr	r2, [pc, #8]	; (80118c4 <tcp_trigger_input_pcb_close+0xc>)
 80118ba:	7813      	ldrb	r3, [r2, #0]
 80118bc:	f043 0310 	orr.w	r3, r3, #16
 80118c0:	7013      	strb	r3, [r2, #0]
 80118c2:	4770      	bx	lr
 80118c4:	2400022c 	.word	0x2400022c

080118c8 <tcp_create_segment>:
 * The TCP header is filled in except ackno and wnd.
 * p is freed on failure.
 */
static struct tcp_seg *
tcp_create_segment(struct tcp_pcb *pcb, struct pbuf *p, u8_t flags, u32_t seqno, u8_t optflags)
{
 80118c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80118cc:	f89d a020 	ldrb.w	sl, [sp, #32]
 80118d0:	4680      	mov	r8, r0
  struct tcp_seg *seg;
  u8_t optlen = LWIP_TCP_OPT_LENGTH(optflags);

  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 80118d2:	2003      	movs	r0, #3
{
 80118d4:	460f      	mov	r7, r1
  u8_t optlen = LWIP_TCP_OPT_LENGTH(optflags);
 80118d6:	f01a 0f01 	tst.w	sl, #1
{
 80118da:	4616      	mov	r6, r2
 80118dc:	4699      	mov	r9, r3
  u8_t optlen = LWIP_TCP_OPT_LENGTH(optflags);
 80118de:	bf14      	ite	ne
 80118e0:	2504      	movne	r5, #4
 80118e2:	2500      	moveq	r5, #0
  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 80118e4:	f7fd fb22 	bl	800ef2c <memp_malloc>
 80118e8:	4604      	mov	r4, r0
 80118ea:	b928      	cbnz	r0, 80118f8 <tcp_create_segment+0x30>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no memory.\n"));
    pbuf_free(p);
 80118ec:	4638      	mov	r0, r7
 80118ee:	f7fd fc9f 	bl	800f230 <pbuf_free>
  /* ackno is set in tcp_output */
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), flags);
  /* wnd and chksum are set in tcp_output */
  seg->tcphdr->urgp = 0;
  return seg;
}
 80118f2:	4620      	mov	r0, r4
 80118f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  seg->next = NULL;
 80118f8:	2300      	movs	r3, #0
  seg->flags = optflags;
 80118fa:	f880 a00a 	strb.w	sl, [r0, #10]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 80118fe:	fa1f fa85 	uxth.w	sl, r5
  seg->p = p;
 8011902:	e880 0088 	stmia.w	r0, {r3, r7}
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 8011906:	893b      	ldrh	r3, [r7, #8]
 8011908:	4553      	cmp	r3, sl
 801190a:	d205      	bcs.n	8011918 <tcp_create_segment+0x50>
 801190c:	4b1e      	ldr	r3, [pc, #120]	; (8011988 <tcp_create_segment+0xc0>)
 801190e:	22ba      	movs	r2, #186	; 0xba
 8011910:	491e      	ldr	r1, [pc, #120]	; (801198c <tcp_create_segment+0xc4>)
 8011912:	481f      	ldr	r0, [pc, #124]	; (8011990 <tcp_create_segment+0xc8>)
 8011914:	f000 fed4 	bl	80126c0 <iprintf>
  seg->len = p->tot_len - optlen;
 8011918:	893b      	ldrh	r3, [r7, #8]
  if (pbuf_header(p, TCP_HLEN)) {
 801191a:	4638      	mov	r0, r7
 801191c:	2114      	movs	r1, #20
  seg->len = p->tot_len - optlen;
 801191e:	eba3 030a 	sub.w	r3, r3, sl
 8011922:	8123      	strh	r3, [r4, #8]
  if (pbuf_header(p, TCP_HLEN)) {
 8011924:	f7fd fc7e 	bl	800f224 <pbuf_header>
 8011928:	4607      	mov	r7, r0
 801192a:	b120      	cbz	r0, 8011936 <tcp_create_segment+0x6e>
    tcp_seg_free(seg);
 801192c:	4620      	mov	r0, r4
    return NULL;
 801192e:	2400      	movs	r4, #0
    tcp_seg_free(seg);
 8011930:	f7fd fff2 	bl	800f918 <tcp_seg_free>
    return NULL;
 8011934:	e7dd      	b.n	80118f2 <tcp_create_segment+0x2a>
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 8011936:	6863      	ldr	r3, [r4, #4]
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), flags);
 8011938:	08ad      	lsrs	r5, r5, #2
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 801193a:	f8b8 0016 	ldrh.w	r0, [r8, #22]
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 801193e:	f8d3 a004 	ldr.w	sl, [r3, #4]
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), flags);
 8011942:	3505      	adds	r5, #5
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 8011944:	f8c4 a00c 	str.w	sl, [r4, #12]
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), flags);
 8011948:	ea46 3505 	orr.w	r5, r6, r5, lsl #12
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 801194c:	f7fb fe87 	bl	800d65e <lwip_htons>
 8011950:	f8aa 0000 	strh.w	r0, [sl]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 8011954:	f8d4 a00c 	ldr.w	sl, [r4, #12]
 8011958:	f8b8 0018 	ldrh.w	r0, [r8, #24]
 801195c:	f7fb fe7f 	bl	800d65e <lwip_htons>
  seg->tcphdr->seqno = lwip_htonl(seqno);
 8011960:	f8d4 800c 	ldr.w	r8, [r4, #12]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 8011964:	f8aa 0002 	strh.w	r0, [sl, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 8011968:	4648      	mov	r0, r9
 801196a:	f7fb fe7b 	bl	800d664 <lwip_htonl>
 801196e:	f8c8 0004 	str.w	r0, [r8, #4]
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), flags);
 8011972:	b2a8      	uxth	r0, r5
 8011974:	f8d4 800c 	ldr.w	r8, [r4, #12]
 8011978:	f7fb fe71 	bl	800d65e <lwip_htons>
  seg->tcphdr->urgp = 0;
 801197c:	68e3      	ldr	r3, [r4, #12]
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), flags);
 801197e:	f8a8 000c 	strh.w	r0, [r8, #12]
  seg->tcphdr->urgp = 0;
 8011982:	749f      	strb	r7, [r3, #18]
 8011984:	74df      	strb	r7, [r3, #19]
  return seg;
 8011986:	e7b4      	b.n	80118f2 <tcp_create_segment+0x2a>
 8011988:	08014ed9 	.word	0x08014ed9
 801198c:	08014d61 	.word	0x08014d61
 8011990:	08013496 	.word	0x08013496

08011994 <tcp_output_alloc_header.constprop.0>:
  struct pbuf *p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 8011994:	3114      	adds	r1, #20
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
 8011996:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  struct pbuf *p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 8011998:	b289      	uxth	r1, r1
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
 801199a:	4605      	mov	r5, r0
 801199c:	4617      	mov	r7, r2
  struct pbuf *p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 801199e:	2001      	movs	r0, #1
 80119a0:	2200      	movs	r2, #0
 80119a2:	f7fd fca7 	bl	800f2f4 <pbuf_alloc>
  if (p != NULL) {
 80119a6:	4606      	mov	r6, r0
 80119a8:	b340      	cbz	r0, 80119fc <tcp_output_alloc_header.constprop.0+0x68>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 80119aa:	8943      	ldrh	r3, [r0, #10]
 80119ac:	2b13      	cmp	r3, #19
 80119ae:	dc05      	bgt.n	80119bc <tcp_output_alloc_header.constprop.0+0x28>
 80119b0:	4b13      	ldr	r3, [pc, #76]	; (8011a00 <tcp_output_alloc_header.constprop.0+0x6c>)
 80119b2:	2273      	movs	r2, #115	; 0x73
 80119b4:	4913      	ldr	r1, [pc, #76]	; (8011a04 <tcp_output_alloc_header.constprop.0+0x70>)
 80119b6:	4814      	ldr	r0, [pc, #80]	; (8011a08 <tcp_output_alloc_header.constprop.0+0x74>)
 80119b8:	f000 fe82 	bl	80126c0 <iprintf>
    tcphdr = (struct tcp_hdr *)p->payload;
 80119bc:	6874      	ldr	r4, [r6, #4]
    tcphdr->src = lwip_htons(pcb->local_port);
 80119be:	8ae8      	ldrh	r0, [r5, #22]
 80119c0:	f7fb fe4d 	bl	800d65e <lwip_htons>
 80119c4:	8020      	strh	r0, [r4, #0]
    tcphdr->dest = lwip_htons(pcb->remote_port);
 80119c6:	8b28      	ldrh	r0, [r5, #24]
 80119c8:	f7fb fe49 	bl	800d65e <lwip_htons>
    tcphdr->seqno = seqno_be;
 80119cc:	6067      	str	r7, [r4, #4]
    tcphdr->dest = lwip_htons(pcb->remote_port);
 80119ce:	8060      	strh	r0, [r4, #2]
    tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 80119d0:	6a68      	ldr	r0, [r5, #36]	; 0x24
 80119d2:	f7fb fe47 	bl	800d664 <lwip_htonl>
 80119d6:	60a0      	str	r0, [r4, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), TCP_ACK);
 80119d8:	f245 0010 	movw	r0, #20496	; 0x5010
 80119dc:	f7fb fe3f 	bl	800d65e <lwip_htons>
 80119e0:	81a0      	strh	r0, [r4, #12]
    tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 80119e2:	8d68      	ldrh	r0, [r5, #42]	; 0x2a
 80119e4:	f7fb fe3b 	bl	800d65e <lwip_htons>
    tcphdr->chksum = 0;
 80119e8:	2300      	movs	r3, #0
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 80119ea:	8d6a      	ldrh	r2, [r5, #42]	; 0x2a
    tcphdr->chksum = 0;
 80119ec:	7423      	strb	r3, [r4, #16]
 80119ee:	7463      	strb	r3, [r4, #17]
    tcphdr->urgp = 0;
 80119f0:	74a3      	strb	r3, [r4, #18]
 80119f2:	74e3      	strb	r3, [r4, #19]
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 80119f4:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 80119f6:	81e0      	strh	r0, [r4, #14]
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 80119f8:	4413      	add	r3, r2
 80119fa:	62eb      	str	r3, [r5, #44]	; 0x2c
}
 80119fc:	4630      	mov	r0, r6
 80119fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011a00:	08014ed9 	.word	0x08014ed9
 8011a04:	08014eab 	.word	0x08014eab
 8011a08:	08013496 	.word	0x08013496

08011a0c <tcp_enqueue_flags>:
 * @param pcb Protocol control block for the TCP connection.
 * @param flags TCP header flags to set in the outgoing segment.
 */
err_t
tcp_enqueue_flags(struct tcp_pcb *pcb, u8_t flags)
{
 8011a0c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  u8_t optflags = 0;
  u8_t optlen = 0;

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: queuelen: %"U16_F"\n", (u16_t)pcb->snd_queuelen));

  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 8011a10:	f011 0803 	ands.w	r8, r1, #3
{
 8011a14:	4604      	mov	r4, r0
 8011a16:	460e      	mov	r6, r1
  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 8011a18:	d106      	bne.n	8011a28 <tcp_enqueue_flags+0x1c>
 8011a1a:	4b40      	ldr	r3, [pc, #256]	; (8011b1c <tcp_enqueue_flags+0x110>)
 8011a1c:	f240 321b 	movw	r2, #795	; 0x31b
 8011a20:	493f      	ldr	r1, [pc, #252]	; (8011b20 <tcp_enqueue_flags+0x114>)
 8011a22:	4840      	ldr	r0, [pc, #256]	; (8011b24 <tcp_enqueue_flags+0x118>)
 8011a24:	f000 fe4c 	bl	80126c0 <iprintf>
              (flags & (TCP_SYN | TCP_FIN)) != 0);

  /* check for configured max queuelen and possible overflow (FIN flag should always come through!) */
  if (((pcb->snd_queuelen >= TCP_SND_QUEUELEN) || (pcb->snd_queuelen > TCP_SNDQUEUELEN_OVERFLOW)) &&
 8011a28:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 8011a2c:	2b08      	cmp	r3, #8
 8011a2e:	d90a      	bls.n	8011a46 <tcp_enqueue_flags+0x3a>
 8011a30:	07f1      	lsls	r1, r6, #31
 8011a32:	d408      	bmi.n	8011a46 <tcp_enqueue_flags+0x3a>
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
              (p->len >= optlen));

  /* Allocate memory for tcp_seg, and fill in fields. */
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
    pcb->flags |= TF_NAGLEMEMERR;
 8011a34:	7ea3      	ldrb	r3, [r4, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 8011a36:	f04f 30ff 	mov.w	r0, #4294967295
    pcb->flags |= TF_NAGLEMEMERR;
 8011a3a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8011a3e:	76a3      	strb	r3, [r4, #26]
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
      pcb->unacked != NULL || pcb->unsent != NULL);
  }

  return ERR_OK;
}
 8011a40:	b003      	add	sp, #12
 8011a42:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011a46:	f006 0302 	and.w	r3, r6, #2
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 8011a4a:	2200      	movs	r2, #0
  if (flags & TCP_SYN) {
 8011a4c:	2b00      	cmp	r3, #0
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 8011a4e:	4610      	mov	r0, r2
 8011a50:	bf15      	itete	ne
 8011a52:	2704      	movne	r7, #4
 8011a54:	2700      	moveq	r7, #0
  u8_t optflags = 0;
 8011a56:	f04f 0901 	movne.w	r9, #1
 8011a5a:	f04f 0900 	moveq.w	r9, #0
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 8011a5e:	4639      	mov	r1, r7
 8011a60:	f7fd fc48 	bl	800f2f4 <pbuf_alloc>
 8011a64:	4605      	mov	r5, r0
 8011a66:	2800      	cmp	r0, #0
 8011a68:	d0e4      	beq.n	8011a34 <tcp_enqueue_flags+0x28>
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 8011a6a:	8943      	ldrh	r3, [r0, #10]
 8011a6c:	42bb      	cmp	r3, r7
 8011a6e:	d206      	bcs.n	8011a7e <tcp_enqueue_flags+0x72>
 8011a70:	4b2a      	ldr	r3, [pc, #168]	; (8011b1c <tcp_enqueue_flags+0x110>)
 8011a72:	f240 3241 	movw	r2, #833	; 0x341
 8011a76:	492c      	ldr	r1, [pc, #176]	; (8011b28 <tcp_enqueue_flags+0x11c>)
 8011a78:	482a      	ldr	r0, [pc, #168]	; (8011b24 <tcp_enqueue_flags+0x118>)
 8011a7a:	f000 fe21 	bl	80126c0 <iprintf>
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 8011a7e:	f8cd 9000 	str.w	r9, [sp]
 8011a82:	4629      	mov	r1, r5
 8011a84:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8011a86:	4632      	mov	r2, r6
 8011a88:	4620      	mov	r0, r4
 8011a8a:	f7ff ff1d 	bl	80118c8 <tcp_create_segment>
 8011a8e:	4605      	mov	r5, r0
 8011a90:	2800      	cmp	r0, #0
 8011a92:	d0cf      	beq.n	8011a34 <tcp_enqueue_flags+0x28>
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 8011a94:	68c3      	ldr	r3, [r0, #12]
 8011a96:	079a      	lsls	r2, r3, #30
 8011a98:	d006      	beq.n	8011aa8 <tcp_enqueue_flags+0x9c>
 8011a9a:	4b20      	ldr	r3, [pc, #128]	; (8011b1c <tcp_enqueue_flags+0x110>)
 8011a9c:	f240 3249 	movw	r2, #841	; 0x349
 8011aa0:	4922      	ldr	r1, [pc, #136]	; (8011b2c <tcp_enqueue_flags+0x120>)
 8011aa2:	4820      	ldr	r0, [pc, #128]	; (8011b24 <tcp_enqueue_flags+0x118>)
 8011aa4:	f000 fe0c 	bl	80126c0 <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 8011aa8:	892b      	ldrh	r3, [r5, #8]
 8011aaa:	b133      	cbz	r3, 8011aba <tcp_enqueue_flags+0xae>
 8011aac:	4b1b      	ldr	r3, [pc, #108]	; (8011b1c <tcp_enqueue_flags+0x110>)
 8011aae:	f240 324a 	movw	r2, #842	; 0x34a
 8011ab2:	491f      	ldr	r1, [pc, #124]	; (8011b30 <tcp_enqueue_flags+0x124>)
 8011ab4:	481b      	ldr	r0, [pc, #108]	; (8011b24 <tcp_enqueue_flags+0x118>)
 8011ab6:	f000 fe03 	bl	80126c0 <iprintf>
  if (pcb->unsent == NULL) {
 8011aba:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 8011abc:	bb4b      	cbnz	r3, 8011b12 <tcp_enqueue_flags+0x106>
    pcb->unsent = seg;
 8011abe:	66a5      	str	r5, [r4, #104]	; 0x68
  pcb->unsent_oversize = 0;
 8011ac0:	2300      	movs	r3, #0
 8011ac2:	f8a4 3064 	strh.w	r3, [r4, #100]	; 0x64
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 8011ac6:	f1b8 0f00 	cmp.w	r8, #0
 8011aca:	d002      	beq.n	8011ad2 <tcp_enqueue_flags+0xc6>
    pcb->snd_lbb++;
 8011acc:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8011ace:	3301      	adds	r3, #1
 8011ad0:	65a3      	str	r3, [r4, #88]	; 0x58
  if (flags & TCP_FIN) {
 8011ad2:	07f3      	lsls	r3, r6, #31
    pcb->flags |= TF_FIN;
 8011ad4:	bf42      	ittt	mi
 8011ad6:	7ea3      	ldrbmi	r3, [r4, #26]
 8011ad8:	f043 0320 	orrmi.w	r3, r3, #32
 8011adc:	76a3      	strbmi	r3, [r4, #26]
  pcb->snd_queuelen += pbuf_clen(seg->p);
 8011ade:	6868      	ldr	r0, [r5, #4]
 8011ae0:	f7fd fd58 	bl	800f594 <pbuf_clen>
 8011ae4:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 8011ae8:	4418      	add	r0, r3
 8011aea:	b280      	uxth	r0, r0
 8011aec:	f8a4 0062 	strh.w	r0, [r4, #98]	; 0x62
  if (pcb->snd_queuelen != 0) {
 8011af0:	2800      	cmp	r0, #0
 8011af2:	d0a5      	beq.n	8011a40 <tcp_enqueue_flags+0x34>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 8011af4:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8011af6:	b948      	cbnz	r0, 8011b0c <tcp_enqueue_flags+0x100>
 8011af8:	6ea4      	ldr	r4, [r4, #104]	; 0x68
 8011afa:	2c00      	cmp	r4, #0
 8011afc:	d1a0      	bne.n	8011a40 <tcp_enqueue_flags+0x34>
 8011afe:	4b07      	ldr	r3, [pc, #28]	; (8011b1c <tcp_enqueue_flags+0x110>)
 8011b00:	f240 326d 	movw	r2, #877	; 0x36d
 8011b04:	490b      	ldr	r1, [pc, #44]	; (8011b34 <tcp_enqueue_flags+0x128>)
 8011b06:	4807      	ldr	r0, [pc, #28]	; (8011b24 <tcp_enqueue_flags+0x118>)
 8011b08:	f000 fdda 	bl	80126c0 <iprintf>
  return ERR_OK;
 8011b0c:	2000      	movs	r0, #0
 8011b0e:	e797      	b.n	8011a40 <tcp_enqueue_flags+0x34>
 8011b10:	4613      	mov	r3, r2
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 8011b12:	681a      	ldr	r2, [r3, #0]
 8011b14:	2a00      	cmp	r2, #0
 8011b16:	d1fb      	bne.n	8011b10 <tcp_enqueue_flags+0x104>
    useg->next = seg;
 8011b18:	601d      	str	r5, [r3, #0]
 8011b1a:	e7d1      	b.n	8011ac0 <tcp_enqueue_flags+0xb4>
 8011b1c:	08014ed9 	.word	0x08014ed9
 8011b20:	08014d76 	.word	0x08014d76
 8011b24:	08013496 	.word	0x08013496
 8011b28:	08014dcb 	.word	0x08014dcb
 8011b2c:	08014e04 	.word	0x08014e04
 8011b30:	08014e1c 	.word	0x08014e1c
 8011b34:	08014e46 	.word	0x08014e46

08011b38 <tcp_send_fin>:
{
 8011b38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (pcb->unsent != NULL) {
 8011b3a:	6e84      	ldr	r4, [r0, #104]	; 0x68
{
 8011b3c:	4605      	mov	r5, r0
  if (pcb->unsent != NULL) {
 8011b3e:	b934      	cbnz	r4, 8011b4e <tcp_send_fin+0x16>
  return tcp_enqueue_flags(pcb, TCP_FIN);
 8011b40:	4628      	mov	r0, r5
 8011b42:	2101      	movs	r1, #1
}
 8011b44:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  return tcp_enqueue_flags(pcb, TCP_FIN);
 8011b48:	f7ff bf60 	b.w	8011a0c <tcp_enqueue_flags>
 8011b4c:	461c      	mov	r4, r3
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8011b4e:	6823      	ldr	r3, [r4, #0]
 8011b50:	2b00      	cmp	r3, #0
 8011b52:	d1fb      	bne.n	8011b4c <tcp_send_fin+0x14>
    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 8011b54:	68e3      	ldr	r3, [r4, #12]
 8011b56:	8998      	ldrh	r0, [r3, #12]
 8011b58:	f7fb fd81 	bl	800d65e <lwip_htons>
 8011b5c:	f010 0707 	ands.w	r7, r0, #7
 8011b60:	d1ee      	bne.n	8011b40 <tcp_send_fin+0x8>
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 8011b62:	68e6      	ldr	r6, [r4, #12]
 8011b64:	2001      	movs	r0, #1
 8011b66:	89b4      	ldrh	r4, [r6, #12]
 8011b68:	f7fb fd79 	bl	800d65e <lwip_htons>
 8011b6c:	4320      	orrs	r0, r4
 8011b6e:	81b0      	strh	r0, [r6, #12]
}
 8011b70:	4638      	mov	r0, r7
      pcb->flags |= TF_FIN;
 8011b72:	7eab      	ldrb	r3, [r5, #26]
 8011b74:	f043 0320 	orr.w	r3, r3, #32
 8011b78:	76ab      	strb	r3, [r5, #26]
}
 8011b7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08011b7c <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 8011b7c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8011b7e:	4604      	mov	r4, r0
  if (pcb->flags & TF_TIMESTAMP) {
    optlen = LWIP_TCP_OPT_LENGTH(TF_SEG_OPTS_TS);
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 8011b80:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
 8011b82:	f7fb fd6f 	bl	800d664 <lwip_htonl>
 8011b86:	2100      	movs	r1, #0
 8011b88:	4602      	mov	r2, r0
 8011b8a:	4620      	mov	r0, r4
 8011b8c:	f7ff ff02 	bl	8011994 <tcp_output_alloc_header.constprop.0>
  if (p == NULL) {
 8011b90:	4606      	mov	r6, r0
 8011b92:	b940      	cbnz	r0, 8011ba6 <tcp_send_empty_ack+0x2a>
    /* let tcp_fasttmr retry sending this ACK */
    pcb->flags |= (TF_ACK_DELAY | TF_ACK_NOW);
 8011b94:	7ea3      	ldrb	r3, [r4, #26]
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output: (ACK) could not allocate pbuf\n"));
    return ERR_BUF;
 8011b96:	f06f 0501 	mvn.w	r5, #1
    pcb->flags |= (TF_ACK_DELAY | TF_ACK_NOW);
 8011b9a:	f043 0303 	orr.w	r3, r3, #3
 8011b9e:	76a3      	strb	r3, [r4, #26]
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    pcb->flags &= ~(TF_ACK_DELAY | TF_ACK_NOW);
  }

  return err;
}
 8011ba0:	4628      	mov	r0, r5
 8011ba2:	b004      	add	sp, #16
 8011ba4:	bd70      	pop	{r4, r5, r6, pc}
  netif = ip_route(&pcb->local_ip, &pcb->remote_ip);
 8011ba6:	1d25      	adds	r5, r4, #4
 8011ba8:	4628      	mov	r0, r5
 8011baa:	f7fc fa71 	bl	800e090 <ip4_route>
  if (netif == NULL) {
 8011bae:	b1a0      	cbz	r0, 8011bda <tcp_send_empty_ack+0x5e>
    err = ip_output_if(p, &pcb->local_ip, &pcb->remote_ip,
 8011bb0:	2206      	movs	r2, #6
 8011bb2:	9002      	str	r0, [sp, #8]
 8011bb4:	7aa3      	ldrb	r3, [r4, #10]
 8011bb6:	4621      	mov	r1, r4
 8011bb8:	9201      	str	r2, [sp, #4]
 8011bba:	4630      	mov	r0, r6
 8011bbc:	7a62      	ldrb	r2, [r4, #9]
 8011bbe:	9200      	str	r2, [sp, #0]
 8011bc0:	462a      	mov	r2, r5
 8011bc2:	f7fc fbcb 	bl	800e35c <ip4_output_if>
 8011bc6:	4605      	mov	r5, r0
  pbuf_free(p);
 8011bc8:	4630      	mov	r0, r6
 8011bca:	f7fd fb31 	bl	800f230 <pbuf_free>
 8011bce:	7ea3      	ldrb	r3, [r4, #26]
  if (err != ERR_OK) {
 8011bd0:	b135      	cbz	r5, 8011be0 <tcp_send_empty_ack+0x64>
    pcb->flags |= (TF_ACK_DELAY | TF_ACK_NOW);
 8011bd2:	f043 0303 	orr.w	r3, r3, #3
    pcb->flags &= ~(TF_ACK_DELAY | TF_ACK_NOW);
 8011bd6:	76a3      	strb	r3, [r4, #26]
 8011bd8:	e7e2      	b.n	8011ba0 <tcp_send_empty_ack+0x24>
    err = ERR_RTE;
 8011bda:	f06f 0503 	mvn.w	r5, #3
 8011bde:	e7f3      	b.n	8011bc8 <tcp_send_empty_ack+0x4c>
    pcb->flags &= ~(TF_ACK_DELAY | TF_ACK_NOW);
 8011be0:	f023 0303 	bic.w	r3, r3, #3
 8011be4:	e7f7      	b.n	8011bd6 <tcp_send_empty_ack+0x5a>
	...

08011be8 <tcp_output>:
#if TCP_CWND_DEBUG
  s16_t i = 0;
#endif /* TCP_CWND_DEBUG */

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 8011be8:	7d03      	ldrb	r3, [r0, #20]
 8011bea:	2b01      	cmp	r3, #1
{
 8011bec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011bf0:	4604      	mov	r4, r0
 8011bf2:	b087      	sub	sp, #28
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 8011bf4:	d106      	bne.n	8011c04 <tcp_output+0x1c>
 8011bf6:	4ba5      	ldr	r3, [pc, #660]	; (8011e8c <tcp_output+0x2a4>)
 8011bf8:	f240 32ed 	movw	r2, #1005	; 0x3ed
 8011bfc:	49a4      	ldr	r1, [pc, #656]	; (8011e90 <tcp_output+0x2a8>)
 8011bfe:	48a5      	ldr	r0, [pc, #660]	; (8011e94 <tcp_output+0x2ac>)
 8011c00:	f000 fd5e 	bl	80126c0 <iprintf>

  /* First, check if we are invoked by the TCP input processing
     code. If so, we do not output anything. Instead, we rely on the
     input processing code to call us when input processing is done
     with. */
  if (tcp_input_pcb == pcb) {
 8011c04:	4ba4      	ldr	r3, [pc, #656]	; (8011e98 <tcp_output+0x2b0>)
 8011c06:	681b      	ldr	r3, [r3, #0]
 8011c08:	429c      	cmp	r4, r3
 8011c0a:	d052      	beq.n	8011cb2 <tcp_output+0xca>
    return ERR_OK;
  }

  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 8011c0c:	f8b4 3048 	ldrh.w	r3, [r4, #72]	; 0x48
 8011c10:	f8b4 705c 	ldrh.w	r7, [r4, #92]	; 0x5c

  seg = pcb->unsent;
 8011c14:	6ea5      	ldr	r5, [r4, #104]	; 0x68
  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 8011c16:	429f      	cmp	r7, r3
 8011c18:	bf28      	it	cs
 8011c1a:	461f      	movcs	r7, r3
   * because the ->unsent queue is empty or because the window does
   * not allow it), construct an empty ACK segment and send it.
   *
   * If data is to be sent, we will just piggyback the ACK (see below).
   */
  if (pcb->flags & TF_ACK_NOW &&
 8011c1c:	7ea3      	ldrb	r3, [r4, #26]
 8011c1e:	0799      	lsls	r1, r3, #30
 8011c20:	d510      	bpl.n	8011c44 <tcp_output+0x5c>
 8011c22:	b92d      	cbnz	r5, 8011c30 <tcp_output+0x48>
     (seg == NULL ||
      lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd)) {
     return tcp_send_empty_ack(pcb);
 8011c24:	4620      	mov	r0, r4
  }
#endif /* TCP_OVERSIZE */

  pcb->flags &= ~TF_NAGLEMEMERR;
  return ERR_OK;
}
 8011c26:	b007      	add	sp, #28
 8011c28:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     return tcp_send_empty_ack(pcb);
 8011c2c:	f7ff bfa6 	b.w	8011b7c <tcp_send_empty_ack>
      lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd)) {
 8011c30:	68eb      	ldr	r3, [r5, #12]
 8011c32:	6858      	ldr	r0, [r3, #4]
 8011c34:	f7fb fd16 	bl	800d664 <lwip_htonl>
 8011c38:	892b      	ldrh	r3, [r5, #8]
 8011c3a:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8011c3c:	1a9b      	subs	r3, r3, r2
 8011c3e:	4418      	add	r0, r3
     (seg == NULL ||
 8011c40:	4287      	cmp	r7, r0
 8011c42:	d3ef      	bcc.n	8011c24 <tcp_output+0x3c>
  useg = pcb->unacked;
 8011c44:	6ee6      	ldr	r6, [r4, #108]	; 0x6c
  if (useg != NULL) {
 8011c46:	2e00      	cmp	r6, #0
 8011c48:	d136      	bne.n	8011cb8 <tcp_output+0xd0>
  netif = ip_route(&pcb->local_ip, &pcb->remote_ip);
 8011c4a:	f104 0804 	add.w	r8, r4, #4
 8011c4e:	4640      	mov	r0, r8
 8011c50:	f7fc fa1e 	bl	800e090 <ip4_route>
  if (netif == NULL) {
 8011c54:	4681      	mov	r9, r0
 8011c56:	2800      	cmp	r0, #0
 8011c58:	f000 813c 	beq.w	8011ed4 <tcp_output+0x2ec>
  if (ip_addr_isany(&pcb->local_ip)) {
 8011c5c:	b10c      	cbz	r4, 8011c62 <tcp_output+0x7a>
 8011c5e:	6823      	ldr	r3, [r4, #0]
 8011c60:	b913      	cbnz	r3, 8011c68 <tcp_output+0x80>
    ip_addr_copy(pcb->local_ip, *local_ip);
 8011c62:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8011c66:	6023      	str	r3, [r4, #0]
  if (seg != NULL &&
 8011c68:	b1d5      	cbz	r5, 8011ca0 <tcp_output+0xb8>
      lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd &&
 8011c6a:	68eb      	ldr	r3, [r5, #12]
 8011c6c:	6858      	ldr	r0, [r3, #4]
 8011c6e:	f7fb fcf9 	bl	800d664 <lwip_htonl>
 8011c72:	892b      	ldrh	r3, [r5, #8]
 8011c74:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8011c76:	1a9b      	subs	r3, r3, r2
 8011c78:	4418      	add	r0, r3
  if (seg != NULL &&
 8011c7a:	4287      	cmp	r7, r0
 8011c7c:	d26f      	bcs.n	8011d5e <tcp_output+0x176>
      lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd &&
 8011c7e:	2f00      	cmp	r7, #0
 8011c80:	d06d      	beq.n	8011d5e <tcp_output+0x176>
      wnd > 0 && wnd == pcb->snd_wnd && pcb->unacked == NULL) {
 8011c82:	f8b4 305c 	ldrh.w	r3, [r4, #92]	; 0x5c
 8011c86:	429f      	cmp	r7, r3
 8011c88:	d169      	bne.n	8011d5e <tcp_output+0x176>
 8011c8a:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 8011c8c:	2b00      	cmp	r3, #0
 8011c8e:	d166      	bne.n	8011d5e <tcp_output+0x176>
    if (pcb->persist_backoff == 0) {
 8011c90:	f894 3095 	ldrb.w	r3, [r4, #149]	; 0x95
 8011c94:	b923      	cbnz	r3, 8011ca0 <tcp_output+0xb8>
      pcb->persist_cnt = 0;
 8011c96:	f884 3094 	strb.w	r3, [r4, #148]	; 0x94
      pcb->persist_backoff = 1;
 8011c9a:	2301      	movs	r3, #1
 8011c9c:	f884 3095 	strb.w	r3, [r4, #149]	; 0x95
  if (pcb->unsent == NULL) {
 8011ca0:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 8011ca2:	b913      	cbnz	r3, 8011caa <tcp_output+0xc2>
    pcb->unsent_oversize = 0;
 8011ca4:	2300      	movs	r3, #0
 8011ca6:	f8a4 3064 	strh.w	r3, [r4, #100]	; 0x64
  pcb->flags &= ~TF_NAGLEMEMERR;
 8011caa:	7ea3      	ldrb	r3, [r4, #26]
 8011cac:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011cb0:	76a3      	strb	r3, [r4, #26]
    return ERR_OK;
 8011cb2:	2000      	movs	r0, #0
 8011cb4:	e0e6      	b.n	8011e84 <tcp_output+0x29c>
 8011cb6:	461e      	mov	r6, r3
    for (; useg->next != NULL; useg = useg->next);
 8011cb8:	6833      	ldr	r3, [r6, #0]
 8011cba:	2b00      	cmp	r3, #0
 8011cbc:	d1fb      	bne.n	8011cb6 <tcp_output+0xce>
 8011cbe:	e7c4      	b.n	8011c4a <tcp_output+0x62>
    pcb->unsent = seg->next;
 8011cc0:	682b      	ldr	r3, [r5, #0]
 8011cc2:	66a3      	str	r3, [r4, #104]	; 0x68
    if (pcb->state != SYN_SENT) {
 8011cc4:	7d23      	ldrb	r3, [r4, #20]
 8011cc6:	2b02      	cmp	r3, #2
      pcb->flags &= ~(TF_ACK_DELAY | TF_ACK_NOW);
 8011cc8:	bf1e      	ittt	ne
 8011cca:	7ea3      	ldrbne	r3, [r4, #26]
 8011ccc:	f023 0303 	bicne.w	r3, r3, #3
 8011cd0:	76a3      	strbne	r3, [r4, #26]
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 8011cd2:	68eb      	ldr	r3, [r5, #12]
 8011cd4:	6858      	ldr	r0, [r3, #4]
 8011cd6:	f7fb fcc5 	bl	800d664 <lwip_htonl>
 8011cda:	68e9      	ldr	r1, [r5, #12]
 8011cdc:	4683      	mov	fp, r0
 8011cde:	f8b5 a008 	ldrh.w	sl, [r5, #8]
 8011ce2:	8988      	ldrh	r0, [r1, #12]
 8011ce4:	f7fb fcbb 	bl	800d65e <lwip_htons>
 8011ce8:	f010 0003 	ands.w	r0, r0, #3
 8011cec:	eb0b 030a 	add.w	r3, fp, sl
    if (TCP_TCPLEN(seg) > 0) {
 8011cf0:	68ea      	ldr	r2, [r5, #12]
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 8011cf2:	bf18      	it	ne
 8011cf4:	2001      	movne	r0, #1
    if (TCP_TCPLEN(seg) > 0) {
 8011cf6:	f8b5 a008 	ldrh.w	sl, [r5, #8]
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 8011cfa:	4418      	add	r0, r3
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 8011cfc:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8011cfe:	1a1b      	subs	r3, r3, r0
 8011d00:	2b00      	cmp	r3, #0
      pcb->snd_nxt = snd_nxt;
 8011d02:	bfb8      	it	lt
 8011d04:	64e0      	strlt	r0, [r4, #76]	; 0x4c
    if (TCP_TCPLEN(seg) > 0) {
 8011d06:	8990      	ldrh	r0, [r2, #12]
 8011d08:	f7fb fca9 	bl	800d65e <lwip_htons>
 8011d0c:	f010 0003 	ands.w	r0, r0, #3
 8011d10:	bf18      	it	ne
 8011d12:	2001      	movne	r0, #1
 8011d14:	eb10 0f0a 	cmn.w	r0, sl
 8011d18:	f000 80d8 	beq.w	8011ecc <tcp_output+0x2e4>
      seg->next = NULL;
 8011d1c:	2300      	movs	r3, #0
 8011d1e:	602b      	str	r3, [r5, #0]
      if (pcb->unacked == NULL) {
 8011d20:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 8011d22:	b913      	cbnz	r3, 8011d2a <tcp_output+0x142>
        pcb->unacked = seg;
 8011d24:	66e5      	str	r5, [r4, #108]	; 0x6c
          useg->next = seg;
 8011d26:	462e      	mov	r6, r5
 8011d28:	e016      	b.n	8011d58 <tcp_output+0x170>
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 8011d2a:	68eb      	ldr	r3, [r5, #12]
 8011d2c:	6858      	ldr	r0, [r3, #4]
 8011d2e:	f7fb fc99 	bl	800d664 <lwip_htonl>
 8011d32:	68f2      	ldr	r2, [r6, #12]
 8011d34:	4682      	mov	sl, r0
 8011d36:	6850      	ldr	r0, [r2, #4]
 8011d38:	f7fb fc94 	bl	800d664 <lwip_htonl>
 8011d3c:	ebaa 0000 	sub.w	r0, sl, r0
 8011d40:	2800      	cmp	r0, #0
 8011d42:	f280 80c1 	bge.w	8011ec8 <tcp_output+0x2e0>
          struct tcp_seg **cur_seg = &(pcb->unacked);
 8011d46:	f104 036c 	add.w	r3, r4, #108	; 0x6c
          while (*cur_seg &&
 8011d4a:	681a      	ldr	r2, [r3, #0]
 8011d4c:	2a00      	cmp	r2, #0
 8011d4e:	f040 80a9 	bne.w	8011ea4 <tcp_output+0x2bc>
          seg->next = (*cur_seg);
 8011d52:	681a      	ldr	r2, [r3, #0]
 8011d54:	602a      	str	r2, [r5, #0]
          (*cur_seg) = seg;
 8011d56:	601d      	str	r5, [r3, #0]
    seg = pcb->unsent;
 8011d58:	6ea5      	ldr	r5, [r4, #104]	; 0x68
  while (seg != NULL &&
 8011d5a:	2d00      	cmp	r5, #0
 8011d5c:	d0a2      	beq.n	8011ca4 <tcp_output+0xbc>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 8011d5e:	68eb      	ldr	r3, [r5, #12]
 8011d60:	6858      	ldr	r0, [r3, #4]
 8011d62:	f7fb fc7f 	bl	800d664 <lwip_htonl>
 8011d66:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8011d68:	1ac0      	subs	r0, r0, r3
 8011d6a:	892b      	ldrh	r3, [r5, #8]
 8011d6c:	4418      	add	r0, r3
  while (seg != NULL &&
 8011d6e:	4287      	cmp	r7, r0
 8011d70:	d396      	bcc.n	8011ca0 <tcp_output+0xb8>
    LWIP_ASSERT("RST not expected here!",
 8011d72:	68eb      	ldr	r3, [r5, #12]
 8011d74:	8998      	ldrh	r0, [r3, #12]
 8011d76:	f7fb fc72 	bl	800d65e <lwip_htons>
 8011d7a:	0742      	lsls	r2, r0, #29
 8011d7c:	d506      	bpl.n	8011d8c <tcp_output+0x1a4>
 8011d7e:	4b43      	ldr	r3, [pc, #268]	; (8011e8c <tcp_output+0x2a4>)
 8011d80:	f240 4246 	movw	r2, #1094	; 0x446
 8011d84:	4945      	ldr	r1, [pc, #276]	; (8011e9c <tcp_output+0x2b4>)
 8011d86:	4843      	ldr	r0, [pc, #268]	; (8011e94 <tcp_output+0x2ac>)
 8011d88:	f000 fc9a 	bl	80126c0 <iprintf>
    if ((tcp_do_output_nagle(pcb) == 0) &&
 8011d8c:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 8011d8e:	b19b      	cbz	r3, 8011db8 <tcp_output+0x1d0>
 8011d90:	7ea2      	ldrb	r2, [r4, #26]
 8011d92:	f012 0f44 	tst.w	r2, #68	; 0x44
 8011d96:	d10f      	bne.n	8011db8 <tcp_output+0x1d0>
 8011d98:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 8011d9a:	b12b      	cbz	r3, 8011da8 <tcp_output+0x1c0>
 8011d9c:	6819      	ldr	r1, [r3, #0]
 8011d9e:	b959      	cbnz	r1, 8011db8 <tcp_output+0x1d0>
 8011da0:	8919      	ldrh	r1, [r3, #8]
 8011da2:	8e63      	ldrh	r3, [r4, #50]	; 0x32
 8011da4:	4299      	cmp	r1, r3
 8011da6:	d207      	bcs.n	8011db8 <tcp_output+0x1d0>
 8011da8:	f8b4 3060 	ldrh.w	r3, [r4, #96]	; 0x60
 8011dac:	b123      	cbz	r3, 8011db8 <tcp_output+0x1d0>
 8011dae:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 8011db2:	2b08      	cmp	r3, #8
 8011db4:	f240 8091 	bls.w	8011eda <tcp_output+0x2f2>
    if (pcb->state != SYN_SENT) {
 8011db8:	7d23      	ldrb	r3, [r4, #20]
 8011dba:	2b02      	cmp	r3, #2
 8011dbc:	d00a      	beq.n	8011dd4 <tcp_output+0x1ec>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 8011dbe:	f8d5 a00c 	ldr.w	sl, [r5, #12]
 8011dc2:	2010      	movs	r0, #16
 8011dc4:	f8ba b00c 	ldrh.w	fp, [sl, #12]
 8011dc8:	f7fb fc49 	bl	800d65e <lwip_htons>
 8011dcc:	ea4b 0000 	orr.w	r0, fp, r0
 8011dd0:	f8aa 000c 	strh.w	r0, [sl, #12]
{
  err_t err;
  u16_t len;
  u32_t *opts;

  if (seg->p->ref != 1) {
 8011dd4:	686b      	ldr	r3, [r5, #4]
 8011dd6:	89db      	ldrh	r3, [r3, #14]
 8011dd8:	2b01      	cmp	r3, #1
 8011dda:	f47f af71 	bne.w	8011cc0 <tcp_output+0xd8>
    return ERR_OK;
  }

  /* The TCP header has already been constructed, but the ackno and
   wnd fields remain. */
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 8011dde:	f8d5 a00c 	ldr.w	sl, [r5, #12]
 8011de2:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8011de4:	f7fb fc3e 	bl	800d664 <lwip_htonl>
 8011de8:	f8ca 0008 	str.w	r0, [sl, #8]
       the window scale option) is never scaled. */
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(pcb->rcv_ann_wnd));
  } else
#endif /* LWIP_WND_SCALE */
  {
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 8011dec:	8d60      	ldrh	r0, [r4, #42]	; 0x2a
 8011dee:	f8d5 a00c 	ldr.w	sl, [r5, #12]
 8011df2:	f7fb fc34 	bl	800d65e <lwip_htons>
  }

  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 8011df6:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8011df8:	6a63      	ldr	r3, [r4, #36]	; 0x24
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 8011dfa:	f8aa 000e 	strh.w	r0, [sl, #14]
  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 8011dfe:	4413      	add	r3, r2
 8011e00:	62e3      	str	r3, [r4, #44]	; 0x2c

  /* Add any requested options.  NB MSS option is only set on SYN
     packets, so ignore it here */
  /* cast through void* to get rid of alignment warnings */
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
  if (seg->flags & TF_SEG_OPTS_MSS) {
 8011e02:	7aab      	ldrb	r3, [r5, #10]
 8011e04:	07db      	lsls	r3, r3, #31
 8011e06:	d50c      	bpl.n	8011e22 <tcp_output+0x23a>
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 8011e08:	f8d5 a00c 	ldr.w	sl, [r5, #12]
    u16_t mss;
#if TCP_CALCULATE_EFF_SEND_MSS
    mss = tcp_eff_send_mss(TCP_MSS, &pcb->local_ip, &pcb->remote_ip);
 8011e0c:	4641      	mov	r1, r8
 8011e0e:	f44f 7006 	mov.w	r0, #536	; 0x218
 8011e12:	f7fe fa93 	bl	801033c <tcp_eff_send_mss_impl>
#else /* TCP_CALCULATE_EFF_SEND_MSS */
    mss = TCP_MSS;
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
    *opts = TCP_BUILD_MSS_OPTION(mss);
 8011e16:	f040 7001 	orr.w	r0, r0, #33816576	; 0x2040000
 8011e1a:	f7fb fc23 	bl	800d664 <lwip_htonl>
 8011e1e:	f8ca 0014 	str.w	r0, [sl, #20]
  }
#endif

  /* Set retransmission timer running if it is not currently enabled
     This must be set before checking the route. */
  if (pcb->rtime < 0) {
 8011e22:	f9b4 3030 	ldrsh.w	r3, [r4, #48]	; 0x30
 8011e26:	2b00      	cmp	r3, #0
    pcb->rtime = 0;
 8011e28:	bfbc      	itt	lt
 8011e2a:	2300      	movlt	r3, #0
 8011e2c:	8623      	strhlt	r3, [r4, #48]	; 0x30
  }

  if (pcb->rttest == 0) {
 8011e2e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8011e30:	b93b      	cbnz	r3, 8011e42 <tcp_output+0x25a>
    pcb->rttest = tcp_ticks;
 8011e32:	4b1b      	ldr	r3, [pc, #108]	; (8011ea0 <tcp_output+0x2b8>)
 8011e34:	681b      	ldr	r3, [r3, #0]
 8011e36:	6363      	str	r3, [r4, #52]	; 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 8011e38:	68eb      	ldr	r3, [r5, #12]
 8011e3a:	6858      	ldr	r0, [r3, #4]
 8011e3c:	f7fb fc12 	bl	800d664 <lwip_htonl>
 8011e40:	63a0      	str	r0, [r4, #56]	; 0x38
  }
  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output_segment: %"U32_F":%"U32_F"\n",
          lwip_htonl(seg->tcphdr->seqno), lwip_htonl(seg->tcphdr->seqno) +
          seg->len));

  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 8011e42:	6868      	ldr	r0, [r5, #4]
 8011e44:	68ea      	ldr	r2, [r5, #12]
 8011e46:	6843      	ldr	r3, [r0, #4]
  if (len == 0) {
    /** Exclude retransmitted segments from this count. */
    MIB2_STATS_INC(mib2.tcpoutsegs);
  }

  seg->p->len -= len;
 8011e48:	8941      	ldrh	r1, [r0, #10]
  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 8011e4a:	1ad3      	subs	r3, r2, r3
  seg->p->tot_len -= len;

  seg->p->payload = seg->tcphdr;
 8011e4c:	6042      	str	r2, [r0, #4]
  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 8011e4e:	b29b      	uxth	r3, r3
  seg->p->len -= len;
 8011e50:	1ac9      	subs	r1, r1, r3
 8011e52:	8141      	strh	r1, [r0, #10]
  seg->p->tot_len -= len;
 8011e54:	8901      	ldrh	r1, [r0, #8]
 8011e56:	1acb      	subs	r3, r1, r3
  }
#endif /* CHECKSUM_GEN_TCP */
  TCP_STATS_INC(tcp.xmit);

  NETIF_SET_HWADDRHINT(netif, &(pcb->addr_hint));
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 8011e58:	4621      	mov	r1, r4
  seg->p->tot_len -= len;
 8011e5a:	8103      	strh	r3, [r0, #8]
  seg->tcphdr->chksum = 0;
 8011e5c:	2300      	movs	r3, #0
 8011e5e:	7413      	strb	r3, [r2, #16]
 8011e60:	7453      	strb	r3, [r2, #17]
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 8011e62:	2206      	movs	r2, #6
 8011e64:	7aa3      	ldrb	r3, [r4, #10]
 8011e66:	9201      	str	r2, [sp, #4]
 8011e68:	7a62      	ldrb	r2, [r4, #9]
 8011e6a:	f8cd 9008 	str.w	r9, [sp, #8]
 8011e6e:	9200      	str	r2, [sp, #0]
 8011e70:	4642      	mov	r2, r8
 8011e72:	f7fc fa73 	bl	800e35c <ip4_output_if>
    if (err != ERR_OK) {
 8011e76:	2800      	cmp	r0, #0
 8011e78:	f43f af22 	beq.w	8011cc0 <tcp_output+0xd8>
      pcb->flags |= TF_NAGLEMEMERR;
 8011e7c:	7ea3      	ldrb	r3, [r4, #26]
 8011e7e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8011e82:	76a3      	strb	r3, [r4, #26]
}
 8011e84:	b007      	add	sp, #28
 8011e86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011e8a:	bf00      	nop
 8011e8c:	08014ed9 	.word	0x08014ed9
 8011e90:	08014e6e 	.word	0x08014e6e
 8011e94:	08013496 	.word	0x08013496
 8011e98:	24004cc8 	.word	0x24004cc8
 8011e9c:	08014e94 	.word	0x08014e94
 8011ea0:	24004cb8 	.word	0x24004cb8
            TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 8011ea4:	68d2      	ldr	r2, [r2, #12]
 8011ea6:	9305      	str	r3, [sp, #20]
 8011ea8:	6850      	ldr	r0, [r2, #4]
 8011eaa:	f7fb fbdb 	bl	800d664 <lwip_htonl>
 8011eae:	68e9      	ldr	r1, [r5, #12]
 8011eb0:	4682      	mov	sl, r0
 8011eb2:	6848      	ldr	r0, [r1, #4]
 8011eb4:	f7fb fbd6 	bl	800d664 <lwip_htonl>
 8011eb8:	ebaa 0000 	sub.w	r0, sl, r0
          while (*cur_seg &&
 8011ebc:	9b05      	ldr	r3, [sp, #20]
 8011ebe:	2800      	cmp	r0, #0
 8011ec0:	f6bf af47 	bge.w	8011d52 <tcp_output+0x16a>
              cur_seg = &((*cur_seg)->next );
 8011ec4:	681b      	ldr	r3, [r3, #0]
 8011ec6:	e740      	b.n	8011d4a <tcp_output+0x162>
          useg->next = seg;
 8011ec8:	6035      	str	r5, [r6, #0]
 8011eca:	e72c      	b.n	8011d26 <tcp_output+0x13e>
      tcp_seg_free(seg);
 8011ecc:	4628      	mov	r0, r5
 8011ece:	f7fd fd23 	bl	800f918 <tcp_seg_free>
 8011ed2:	e741      	b.n	8011d58 <tcp_output+0x170>
    return ERR_RTE;
 8011ed4:	f06f 0003 	mvn.w	r0, #3
 8011ed8:	e7d4      	b.n	8011e84 <tcp_output+0x29c>
    if ((tcp_do_output_nagle(pcb) == 0) &&
 8011eda:	f012 0fa0 	tst.w	r2, #160	; 0xa0
 8011ede:	f47f af6b 	bne.w	8011db8 <tcp_output+0x1d0>
 8011ee2:	e6dd      	b.n	8011ca0 <tcp_output+0xb8>

08011ee4 <tcp_rst>:
 */
void
tcp_rst(u32_t seqno, u32_t ackno,
  const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
  u16_t local_port, u16_t remote_port)
{
 8011ee4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011ee8:	b085      	sub	sp, #20
 8011eea:	4681      	mov	r9, r0
 8011eec:	460e      	mov	r6, r1
 8011eee:	4690      	mov	r8, r2
  struct pbuf *p;
  struct tcp_hdr *tcphdr;
  struct netif *netif;
  p = pbuf_alloc(PBUF_IP, TCP_HLEN, PBUF_RAM);
 8011ef0:	2114      	movs	r1, #20
 8011ef2:	2200      	movs	r2, #0
 8011ef4:	2001      	movs	r0, #1
{
 8011ef6:	461f      	mov	r7, r3
 8011ef8:	f8bd b038 	ldrh.w	fp, [sp, #56]	; 0x38
 8011efc:	f8bd a03c 	ldrh.w	sl, [sp, #60]	; 0x3c
  p = pbuf_alloc(PBUF_IP, TCP_HLEN, PBUF_RAM);
 8011f00:	f7fd f9f8 	bl	800f2f4 <pbuf_alloc>
  if (p == NULL) {
 8011f04:	4605      	mov	r5, r0
 8011f06:	2800      	cmp	r0, #0
 8011f08:	d03c      	beq.n	8011f84 <tcp_rst+0xa0>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_rst: could not allocate memory for pbuf\n"));
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 8011f0a:	8943      	ldrh	r3, [r0, #10]
 8011f0c:	2b13      	cmp	r3, #19
 8011f0e:	d806      	bhi.n	8011f1e <tcp_rst+0x3a>
 8011f10:	4b1e      	ldr	r3, [pc, #120]	; (8011f8c <tcp_rst+0xa8>)
 8011f12:	f240 524d 	movw	r2, #1357	; 0x54d
 8011f16:	491e      	ldr	r1, [pc, #120]	; (8011f90 <tcp_rst+0xac>)
 8011f18:	481e      	ldr	r0, [pc, #120]	; (8011f94 <tcp_rst+0xb0>)
 8011f1a:	f000 fbd1 	bl	80126c0 <iprintf>
              (p->len >= sizeof(struct tcp_hdr)));

  tcphdr = (struct tcp_hdr *)p->payload;
 8011f1e:	686c      	ldr	r4, [r5, #4]
  tcphdr->src = lwip_htons(local_port);
 8011f20:	4658      	mov	r0, fp
 8011f22:	f7fb fb9c 	bl	800d65e <lwip_htons>
 8011f26:	8020      	strh	r0, [r4, #0]
  tcphdr->dest = lwip_htons(remote_port);
 8011f28:	4650      	mov	r0, sl
 8011f2a:	f7fb fb98 	bl	800d65e <lwip_htons>
 8011f2e:	8060      	strh	r0, [r4, #2]
  tcphdr->seqno = lwip_htonl(seqno);
 8011f30:	4648      	mov	r0, r9
 8011f32:	f7fb fb97 	bl	800d664 <lwip_htonl>
 8011f36:	6060      	str	r0, [r4, #4]
  tcphdr->ackno = lwip_htonl(ackno);
 8011f38:	4630      	mov	r0, r6
  TCPH_HDRLEN_FLAGS_SET(tcphdr, TCP_HLEN/4, TCP_RST | TCP_ACK);
#if LWIP_WND_SCALE
  tcphdr->wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  tcphdr->wnd = PP_HTONS(TCP_WND);
 8011f3a:	2600      	movs	r6, #0
  tcphdr->ackno = lwip_htonl(ackno);
 8011f3c:	f7fb fb92 	bl	800d664 <lwip_htonl>
 8011f40:	60a0      	str	r0, [r4, #8]
  TCPH_HDRLEN_FLAGS_SET(tcphdr, TCP_HLEN/4, TCP_RST | TCP_ACK);
 8011f42:	f245 0014 	movw	r0, #20500	; 0x5014
 8011f46:	f7fb fb8a 	bl	800d65e <lwip_htons>
  tcphdr->wnd = PP_HTONS(TCP_WND);
 8011f4a:	2308      	movs	r3, #8
  TCPH_HDRLEN_FLAGS_SET(tcphdr, TCP_HLEN/4, TCP_RST | TCP_ACK);
 8011f4c:	81a0      	strh	r0, [r4, #12]
  tcphdr->urgp = 0;

  TCP_STATS_INC(tcp.xmit);
  MIB2_STATS_INC(mib2.tcpoutrsts);

  netif = ip_route(local_ip, remote_ip);
 8011f4e:	4638      	mov	r0, r7
  tcphdr->wnd = PP_HTONS(TCP_WND);
 8011f50:	73a3      	strb	r3, [r4, #14]
 8011f52:	2360      	movs	r3, #96	; 0x60
  tcphdr->chksum = 0;
 8011f54:	7426      	strb	r6, [r4, #16]
  tcphdr->wnd = PP_HTONS(TCP_WND);
 8011f56:	73e3      	strb	r3, [r4, #15]
  tcphdr->chksum = 0;
 8011f58:	7466      	strb	r6, [r4, #17]
  tcphdr->urgp = 0;
 8011f5a:	74a6      	strb	r6, [r4, #18]
 8011f5c:	74e6      	strb	r6, [r4, #19]
  netif = ip_route(local_ip, remote_ip);
 8011f5e:	f7fc f897 	bl	800e090 <ip4_route>
  if (netif != NULL) {
 8011f62:	b148      	cbz	r0, 8011f78 <tcp_rst+0x94>
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
                                        local_ip, remote_ip);
    }
#endif
    /* Send output with hardcoded TTL/HL since we have no access to the pcb */
    ip_output_if(p, local_ip, remote_ip, TCP_TTL, 0, IP_PROTO_TCP, netif);
 8011f64:	2306      	movs	r3, #6
 8011f66:	9002      	str	r0, [sp, #8]
 8011f68:	9600      	str	r6, [sp, #0]
 8011f6a:	463a      	mov	r2, r7
 8011f6c:	9301      	str	r3, [sp, #4]
 8011f6e:	4641      	mov	r1, r8
 8011f70:	23ff      	movs	r3, #255	; 0xff
 8011f72:	4628      	mov	r0, r5
 8011f74:	f7fc f9f2 	bl	800e35c <ip4_output_if>
  }
  pbuf_free(p);
 8011f78:	4628      	mov	r0, r5
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 8011f7a:	b005      	add	sp, #20
 8011f7c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  pbuf_free(p);
 8011f80:	f7fd b956 	b.w	800f230 <pbuf_free>
}
 8011f84:	b005      	add	sp, #20
 8011f86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011f8a:	bf00      	nop
 8011f8c:	08014ed9 	.word	0x08014ed9
 8011f90:	08014eab 	.word	0x08014eab
 8011f94:	08013496 	.word	0x08013496

08011f98 <tcp_rexmit_rto>:
void
tcp_rexmit_rto(struct tcp_pcb *pcb)
{
  struct tcp_seg *seg;

  if (pcb->unacked == NULL) {
 8011f98:	6ec2      	ldr	r2, [r0, #108]	; 0x6c
{
 8011f9a:	b410      	push	{r4}
  if (pcb->unacked == NULL) {
 8011f9c:	b1aa      	cbz	r2, 8011fca <tcp_rexmit_rto+0x32>
 8011f9e:	4611      	mov	r1, r2
    return;
  }

  /* Move all unacked segments to the head of the unsent queue */
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next);
 8011fa0:	680b      	ldr	r3, [r1, #0]
 8011fa2:	b983      	cbnz	r3, 8011fc6 <tcp_rexmit_rto+0x2e>
  /* concatenate unsent queue after unacked queue */
  seg->next = pcb->unsent;
 8011fa4:	6e84      	ldr	r4, [r0, #104]	; 0x68
 8011fa6:	600c      	str	r4, [r1, #0]
  }
#endif /* TCP_OVERSIZE_DBGCHECK */
  /* unsent queue is the concatenated queue (of unacked, unsent) */
  pcb->unsent = pcb->unacked;
  /* unacked queue is now empty */
  pcb->unacked = NULL;
 8011fa8:	66c3      	str	r3, [r0, #108]	; 0x6c

  /* increment number of retransmissions */
  if (pcb->nrtx < 0xFF) {
 8011faa:	f890 3042 	ldrb.w	r3, [r0, #66]	; 0x42
  pcb->unsent = pcb->unacked;
 8011fae:	6682      	str	r2, [r0, #104]	; 0x68
  if (pcb->nrtx < 0xFF) {
 8011fb0:	2bff      	cmp	r3, #255	; 0xff
    ++pcb->nrtx;
 8011fb2:	bf1c      	itt	ne
 8011fb4:	3301      	addne	r3, #1
 8011fb6:	f880 3042 	strbne.w	r3, [r0, #66]	; 0x42
  }

  /* Don't take any RTT measurements after retransmitting. */
  pcb->rttest = 0;
 8011fba:	2300      	movs	r3, #0

  /* Do the actual retransmission */
  tcp_output(pcb);
}
 8011fbc:	f85d 4b04 	ldr.w	r4, [sp], #4
  pcb->rttest = 0;
 8011fc0:	6343      	str	r3, [r0, #52]	; 0x34
  tcp_output(pcb);
 8011fc2:	f7ff be11 	b.w	8011be8 <tcp_output>
 8011fc6:	4619      	mov	r1, r3
 8011fc8:	e7ea      	b.n	8011fa0 <tcp_rexmit_rto+0x8>
}
 8011fca:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011fce:	4770      	bx	lr

08011fd0 <tcp_rexmit>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit(struct tcp_pcb *pcb)
{
 8011fd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  struct tcp_seg *seg;
  struct tcp_seg **cur_seg;

  if (pcb->unacked == NULL) {
 8011fd2:	6ec5      	ldr	r5, [r0, #108]	; 0x6c
{
 8011fd4:	4604      	mov	r4, r0
  if (pcb->unacked == NULL) {
 8011fd6:	b1ad      	cbz	r5, 8012004 <tcp_rexmit+0x34>
  }

  /* Move the first unacked segment to the unsent queue */
  /* Keep the unsent queue sorted. */
  seg = pcb->unacked;
  pcb->unacked = seg->next;
 8011fd8:	682b      	ldr	r3, [r5, #0]

  cur_seg = &(pcb->unsent);
 8011fda:	f100 0668 	add.w	r6, r0, #104	; 0x68
  pcb->unacked = seg->next;
 8011fde:	66c3      	str	r3, [r0, #108]	; 0x6c
  while (*cur_seg &&
 8011fe0:	6833      	ldr	r3, [r6, #0]
 8011fe2:	b983      	cbnz	r3, 8012006 <tcp_rexmit+0x36>
    TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
      cur_seg = &((*cur_seg)->next );
  }
  seg->next = *cur_seg;
 8011fe4:	6833      	ldr	r3, [r6, #0]
 8011fe6:	602b      	str	r3, [r5, #0]
  *cur_seg = seg;
 8011fe8:	6035      	str	r5, [r6, #0]
#if TCP_OVERSIZE
  if (seg->next == NULL) {
 8011fea:	682b      	ldr	r3, [r5, #0]
 8011fec:	b90b      	cbnz	r3, 8011ff2 <tcp_rexmit+0x22>
    /* the retransmitted segment is last in unsent, so reset unsent_oversize */
    pcb->unsent_oversize = 0;
 8011fee:	f8a4 3064 	strh.w	r3, [r4, #100]	; 0x64
  }
#endif /* TCP_OVERSIZE */

  if (pcb->nrtx < 0xFF) {
 8011ff2:	f894 3042 	ldrb.w	r3, [r4, #66]	; 0x42
 8011ff6:	2bff      	cmp	r3, #255	; 0xff
    ++pcb->nrtx;
 8011ff8:	bf1c      	itt	ne
 8011ffa:	3301      	addne	r3, #1
 8011ffc:	f884 3042 	strbne.w	r3, [r4, #66]	; 0x42
  }

  /* Don't take any rtt measurements after retransmitting. */
  pcb->rttest = 0;
 8012000:	2300      	movs	r3, #0
 8012002:	6363      	str	r3, [r4, #52]	; 0x34
 8012004:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 8012006:	68db      	ldr	r3, [r3, #12]
 8012008:	6858      	ldr	r0, [r3, #4]
 801200a:	f7fb fb2b 	bl	800d664 <lwip_htonl>
 801200e:	68eb      	ldr	r3, [r5, #12]
 8012010:	4607      	mov	r7, r0
 8012012:	6858      	ldr	r0, [r3, #4]
 8012014:	f7fb fb26 	bl	800d664 <lwip_htonl>
 8012018:	1a38      	subs	r0, r7, r0
  while (*cur_seg &&
 801201a:	2800      	cmp	r0, #0
 801201c:	dae2      	bge.n	8011fe4 <tcp_rexmit+0x14>
      cur_seg = &((*cur_seg)->next );
 801201e:	6836      	ldr	r6, [r6, #0]
 8012020:	e7de      	b.n	8011fe0 <tcp_rexmit+0x10>

08012022 <tcp_rexmit_fast>:
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit_fast(struct tcp_pcb *pcb)
{
  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 8012022:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
{
 8012024:	b510      	push	{r4, lr}
 8012026:	4604      	mov	r4, r0
  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 8012028:	b30b      	cbz	r3, 801206e <tcp_rexmit_fast+0x4c>
 801202a:	7e83      	ldrb	r3, [r0, #26]
 801202c:	075b      	lsls	r3, r3, #29
 801202e:	d41e      	bmi.n	801206e <tcp_rexmit_fast+0x4c>
    LWIP_DEBUGF(TCP_FR_DEBUG,
                ("tcp_receive: dupacks %"U16_F" (%"U32_F
                 "), fast retransmit %"U32_F"\n",
                 (u16_t)pcb->dupacks, pcb->lastack,
                 lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    tcp_rexmit(pcb);
 8012030:	f7ff ffce 	bl	8011fd0 <tcp_rexmit>

    /* Set ssthresh to half of the minimum of the current
     * cwnd and the advertised window */
    pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 8012034:	f8b4 205c 	ldrh.w	r2, [r4, #92]	; 0x5c
 8012038:	f8b4 3048 	ldrh.w	r3, [r4, #72]	; 0x48
 801203c:	4293      	cmp	r3, r2
 801203e:	bf38      	it	cc
 8012040:	085a      	lsrcc	r2, r3, #1

    /* The minimum value for ssthresh should be 2 MSS */
    if (pcb->ssthresh < (2U * pcb->mss)) {
 8012042:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 8012044:	bf28      	it	cs
 8012046:	0852      	lsrcs	r2, r2, #1
    if (pcb->ssthresh < (2U * pcb->mss)) {
 8012048:	0059      	lsls	r1, r3, #1
    pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 801204a:	f8a4 204a 	strh.w	r2, [r4, #74]	; 0x4a
    if (pcb->ssthresh < (2U * pcb->mss)) {
 801204e:	428a      	cmp	r2, r1
                   " should be min 2 mss %"U16_F"...\n",
                   pcb->ssthresh, (u16_t)(2*pcb->mss)));
      pcb->ssthresh = 2*pcb->mss;
    }

    pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 8012050:	440b      	add	r3, r1
      pcb->ssthresh = 2*pcb->mss;
 8012052:	bf38      	it	cc
 8012054:	f8a4 104a 	strhcc.w	r1, [r4, #74]	; 0x4a
    pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 8012058:	f8b4 204a 	ldrh.w	r2, [r4, #74]	; 0x4a
 801205c:	4413      	add	r3, r2
 801205e:	f8a4 3048 	strh.w	r3, [r4, #72]	; 0x48
    pcb->flags |= TF_INFR;
 8012062:	7ea3      	ldrb	r3, [r4, #26]
 8012064:	f043 0304 	orr.w	r3, r3, #4
 8012068:	76a3      	strb	r3, [r4, #26]

    /* Reset the retransmission timer to prevent immediate rto retransmissions */
    pcb->rtime = 0;
 801206a:	2300      	movs	r3, #0
 801206c:	8623      	strh	r3, [r4, #48]	; 0x30
 801206e:	bd10      	pop	{r4, pc}

08012070 <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 8012070:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8012072:	4604      	mov	r4, r0
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, 0, 0, lwip_htonl(pcb->snd_nxt - 1));
 8012074:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
 8012076:	3801      	subs	r0, #1
 8012078:	f7fb faf4 	bl	800d664 <lwip_htonl>
 801207c:	2100      	movs	r1, #0
 801207e:	4602      	mov	r2, r0
 8012080:	4620      	mov	r0, r4
 8012082:	f7ff fc87 	bl	8011994 <tcp_output_alloc_header.constprop.0>
  if (p == NULL) {
 8012086:	4605      	mov	r5, r0
 8012088:	b1c8      	cbz	r0, 80120be <tcp_keepalive+0x4e>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
  }
  netif = ip_route(&pcb->local_ip, &pcb->remote_ip);
 801208a:	1d26      	adds	r6, r4, #4
 801208c:	4630      	mov	r0, r6
 801208e:	f7fb ffff 	bl	800e090 <ip4_route>
  if (netif == NULL) {
 8012092:	b188      	cbz	r0, 80120b8 <tcp_keepalive+0x48>
#endif /* CHECKSUM_GEN_TCP */
    TCP_STATS_INC(tcp.xmit);

    /* Send output to IP */
    NETIF_SET_HWADDRHINT(netif, &(pcb->addr_hint));
    err = ip_output_if(p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl, 0, IP_PROTO_TCP, netif);
 8012094:	2100      	movs	r1, #0
 8012096:	2206      	movs	r2, #6
 8012098:	7aa3      	ldrb	r3, [r4, #10]
 801209a:	9002      	str	r0, [sp, #8]
 801209c:	4628      	mov	r0, r5
 801209e:	e88d 0006 	stmia.w	sp, {r1, r2}
 80120a2:	4621      	mov	r1, r4
 80120a4:	4632      	mov	r2, r6
 80120a6:	f7fc f959 	bl	800e35c <ip4_output_if>
 80120aa:	4604      	mov	r4, r0
    NETIF_SET_HWADDRHINT(netif, NULL);
  }
  pbuf_free(p);
 80120ac:	4628      	mov	r0, r5
 80120ae:	f7fd f8bf 	bl	800f230 <pbuf_free>

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
}
 80120b2:	4620      	mov	r0, r4
 80120b4:	b004      	add	sp, #16
 80120b6:	bd70      	pop	{r4, r5, r6, pc}
    err = ERR_RTE;
 80120b8:	f06f 0403 	mvn.w	r4, #3
 80120bc:	e7f6      	b.n	80120ac <tcp_keepalive+0x3c>
    return ERR_MEM;
 80120be:	f04f 34ff 	mov.w	r4, #4294967295
 80120c2:	e7f6      	b.n	80120b2 <tcp_keepalive+0x42>

080120c4 <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 80120c4:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
  LWIP_DEBUGF(TCP_DEBUG,
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  seg = pcb->unacked;
 80120c8:	6ec4      	ldr	r4, [r0, #108]	; 0x6c
{
 80120ca:	4606      	mov	r6, r0

  if (seg == NULL) {
 80120cc:	b914      	cbnz	r4, 80120d4 <tcp_zero_window_probe+0x10>
    seg = pcb->unsent;
 80120ce:	6e84      	ldr	r4, [r0, #104]	; 0x68
  }
  if (seg == NULL) {
 80120d0:	2c00      	cmp	r4, #0
 80120d2:	d041      	beq.n	8012158 <tcp_zero_window_probe+0x94>
    /* nothing to send, zero window probe not needed */
    return ERR_OK;
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 80120d4:	68e3      	ldr	r3, [r4, #12]
 80120d6:	8998      	ldrh	r0, [r3, #12]
 80120d8:	f7fb fac1 	bl	800d65e <lwip_htons>
 80120dc:	f010 0501 	ands.w	r5, r0, #1
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;

  p = tcp_output_alloc_header(pcb, 0, len, seg->tcphdr->seqno);
 80120e0:	68e3      	ldr	r3, [r4, #12]
 80120e2:	4630      	mov	r0, r6
  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 80120e4:	bf18      	it	ne
 80120e6:	8925      	ldrhne	r5, [r4, #8]
  p = tcp_output_alloc_header(pcb, 0, len, seg->tcphdr->seqno);
 80120e8:	685a      	ldr	r2, [r3, #4]
  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 80120ea:	bf1c      	itt	ne
 80120ec:	fab5 f585 	clzne	r5, r5
 80120f0:	096d      	lsrne	r5, r5, #5
  p = tcp_output_alloc_header(pcb, 0, len, seg->tcphdr->seqno);
 80120f2:	f085 0101 	eor.w	r1, r5, #1
 80120f6:	f7ff fc4d 	bl	8011994 <tcp_output_alloc_header.constprop.0>
  if (p == NULL) {
 80120fa:	4607      	mov	r7, r0
 80120fc:	2800      	cmp	r0, #0
 80120fe:	d03d      	beq.n	801217c <tcp_zero_window_probe+0xb8>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 8012100:	f8d0 8004 	ldr.w	r8, [r0, #4]

  if (is_fin) {
 8012104:	b365      	cbz	r5, 8012160 <tcp_zero_window_probe+0x9c>
    /* FIN segment, no data */
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 8012106:	f8b8 500c 	ldrh.w	r5, [r8, #12]
 801210a:	2011      	movs	r0, #17
 801210c:	f7fb faa7 	bl	800d65e <lwip_htons>
 8012110:	f425 557c 	bic.w	r5, r5, #16128	; 0x3f00
 8012114:	b2ad      	uxth	r5, r5
 8012116:	4328      	orrs	r0, r5
 8012118:	f8a8 000c 	strh.w	r0, [r8, #12]
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 801211c:	68e3      	ldr	r3, [r4, #12]
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
    pcb->snd_nxt = snd_nxt;
  }

  netif = ip_route(&pcb->local_ip, &pcb->remote_ip);
 801211e:	1d34      	adds	r4, r6, #4
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 8012120:	6858      	ldr	r0, [r3, #4]
 8012122:	f7fb fa9f 	bl	800d664 <lwip_htonl>
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 8012126:	6cf3      	ldr	r3, [r6, #76]	; 0x4c
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 8012128:	3001      	adds	r0, #1
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 801212a:	1a1b      	subs	r3, r3, r0
 801212c:	2b00      	cmp	r3, #0
    pcb->snd_nxt = snd_nxt;
 801212e:	bfb8      	it	lt
 8012130:	64f0      	strlt	r0, [r6, #76]	; 0x4c
  netif = ip_route(&pcb->local_ip, &pcb->remote_ip);
 8012132:	4620      	mov	r0, r4
 8012134:	f7fb ffac 	bl	800e090 <ip4_route>
  if (netif == NULL) {
 8012138:	b1e8      	cbz	r0, 8012176 <tcp_zero_window_probe+0xb2>
#endif
    TCP_STATS_INC(tcp.xmit);

    /* Send output to IP */
    NETIF_SET_HWADDRHINT(netif, &(pcb->addr_hint));
    err = ip_output_if(p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 801213a:	2100      	movs	r1, #0
 801213c:	2206      	movs	r2, #6
 801213e:	9002      	str	r0, [sp, #8]
 8012140:	4638      	mov	r0, r7
 8012142:	7ab3      	ldrb	r3, [r6, #10]
 8012144:	e88d 0006 	stmia.w	sp, {r1, r2}
 8012148:	4622      	mov	r2, r4
 801214a:	4631      	mov	r1, r6
 801214c:	f7fc f906 	bl	800e35c <ip4_output_if>
 8012150:	4604      	mov	r4, r0
      0, IP_PROTO_TCP, netif);
    NETIF_SET_HWADDRHINT(netif, NULL);
  }

  pbuf_free(p);
 8012152:	4638      	mov	r0, r7
 8012154:	f7fd f86c 	bl	800f230 <pbuf_free>

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
}
 8012158:	4620      	mov	r0, r4
 801215a:	b004      	add	sp, #16
 801215c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 8012160:	6860      	ldr	r0, [r4, #4]
 8012162:	f108 0114 	add.w	r1, r8, #20
 8012166:	8922      	ldrh	r2, [r4, #8]
 8012168:	8903      	ldrh	r3, [r0, #8]
 801216a:	1a9b      	subs	r3, r3, r2
 801216c:	2201      	movs	r2, #1
 801216e:	b29b      	uxth	r3, r3
 8012170:	f7fd faf0 	bl	800f754 <pbuf_copy_partial>
 8012174:	e7d2      	b.n	801211c <tcp_zero_window_probe+0x58>
    err = ERR_RTE;
 8012176:	f06f 0403 	mvn.w	r4, #3
 801217a:	e7ea      	b.n	8012152 <tcp_zero_window_probe+0x8e>
    return ERR_MEM;
 801217c:	f04f 34ff 	mov.w	r4, #4294967295
 8012180:	e7ea      	b.n	8012158 <tcp_zero_window_probe+0x94>
	...

08012184 <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char* handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 8012184:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012188:	4605      	mov	r5, r0
  struct sys_timeo *timeout, *t;
  u32_t now, diff;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 801218a:	2006      	movs	r0, #6
{
 801218c:	460f      	mov	r7, r1
 801218e:	4616      	mov	r6, r2
  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 8012190:	f7fc fecc 	bl	800ef2c <memp_malloc>
  if (timeout == NULL) {
 8012194:	4604      	mov	r4, r0
 8012196:	b938      	cbnz	r0, 80121a8 <sys_timeout+0x24>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 8012198:	4b1e      	ldr	r3, [pc, #120]	; (8012214 <sys_timeout+0x90>)
 801219a:	22d4      	movs	r2, #212	; 0xd4
 801219c:	491e      	ldr	r1, [pc, #120]	; (8012218 <sys_timeout+0x94>)
 801219e:	481f      	ldr	r0, [pc, #124]	; (801221c <sys_timeout+0x98>)
        t->next = timeout;
        break;
      }
    }
  }
}
 80121a0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 80121a4:	f000 ba8c 	b.w	80126c0 <iprintf>
  now = sys_now();
 80121a8:	f7ef f8cc 	bl	8001344 <sys_now>
  if (next_timeout == NULL) {
 80121ac:	4a1c      	ldr	r2, [pc, #112]	; (8012220 <sys_timeout+0x9c>)
 80121ae:	491d      	ldr	r1, [pc, #116]	; (8012224 <sys_timeout+0xa0>)
 80121b0:	6813      	ldr	r3, [r2, #0]
 80121b2:	b95b      	cbnz	r3, 80121cc <sys_timeout+0x48>
    timeouts_last_time = now;
 80121b4:	6008      	str	r0, [r1, #0]
    diff = 0;
 80121b6:	4618      	mov	r0, r3
  timeout->next = NULL;
 80121b8:	2100      	movs	r1, #0
  timeout->time = msecs + diff;
 80121ba:	4428      	add	r0, r5
  timeout->h = handler;
 80121bc:	60a7      	str	r7, [r4, #8]
  timeout->next = NULL;
 80121be:	6021      	str	r1, [r4, #0]
  timeout->arg = arg;
 80121c0:	60e6      	str	r6, [r4, #12]
  timeout->time = msecs + diff;
 80121c2:	6060      	str	r0, [r4, #4]
  if (next_timeout == NULL) {
 80121c4:	b92b      	cbnz	r3, 80121d2 <sys_timeout+0x4e>
    next_timeout = timeout;
 80121c6:	6014      	str	r4, [r2, #0]
 80121c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    diff = now - timeouts_last_time;
 80121cc:	6809      	ldr	r1, [r1, #0]
 80121ce:	1a40      	subs	r0, r0, r1
 80121d0:	e7f2      	b.n	80121b8 <sys_timeout+0x34>
  if (next_timeout->time > msecs) {
 80121d2:	6859      	ldr	r1, [r3, #4]
 80121d4:	428d      	cmp	r5, r1
 80121d6:	d217      	bcs.n	8012208 <sys_timeout+0x84>
    next_timeout->time -= msecs;
 80121d8:	1b4d      	subs	r5, r1, r5
 80121da:	605d      	str	r5, [r3, #4]
    timeout->next = next_timeout;
 80121dc:	6023      	str	r3, [r4, #0]
 80121de:	e7f2      	b.n	80121c6 <sys_timeout+0x42>
      if (t->next == NULL || t->next->time > timeout->time) {
 80121e0:	684e      	ldr	r6, [r1, #4]
 80121e2:	42b2      	cmp	r2, r6
 80121e4:	d312      	bcc.n	801220c <sys_timeout+0x88>
 80121e6:	4608      	mov	r0, r1
      timeout->time -= t->time;
 80121e8:	6841      	ldr	r1, [r0, #4]
 80121ea:	6862      	ldr	r2, [r4, #4]
 80121ec:	1a52      	subs	r2, r2, r1
      if (t->next == NULL || t->next->time > timeout->time) {
 80121ee:	6801      	ldr	r1, [r0, #0]
      timeout->time -= t->time;
 80121f0:	6062      	str	r2, [r4, #4]
      if (t->next == NULL || t->next->time > timeout->time) {
 80121f2:	2900      	cmp	r1, #0
 80121f4:	d1f4      	bne.n	80121e0 <sys_timeout+0x5c>
        } else if (timeout->time > msecs) {
 80121f6:	4295      	cmp	r5, r2
 80121f8:	d202      	bcs.n	8012200 <sys_timeout+0x7c>
          timeout->time = msecs + next_timeout->time;
 80121fa:	685b      	ldr	r3, [r3, #4]
 80121fc:	441d      	add	r5, r3
 80121fe:	6065      	str	r5, [r4, #4]
        timeout->next = t->next;
 8012200:	6021      	str	r1, [r4, #0]
        t->next = timeout;
 8012202:	6004      	str	r4, [r0, #0]
        break;
 8012204:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012208:	4618      	mov	r0, r3
 801220a:	e7ed      	b.n	80121e8 <sys_timeout+0x64>
          t->next->time -= timeout->time;
 801220c:	1ab2      	subs	r2, r6, r2
 801220e:	604a      	str	r2, [r1, #4]
 8012210:	e7f6      	b.n	8012200 <sys_timeout+0x7c>
 8012212:	bf00      	nop
 8012214:	08014f40 	.word	0x08014f40
 8012218:	08014f7a 	.word	0x08014f7a
 801221c:	08013496 	.word	0x08013496
 8012220:	24000248 	.word	0x24000248
 8012224:	24000250 	.word	0x24000250

08012228 <tcp_timer_needed>:
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 8012228:	4b08      	ldr	r3, [pc, #32]	; (801224c <tcp_timer_needed+0x24>)
 801222a:	681a      	ldr	r2, [r3, #0]
 801222c:	b962      	cbnz	r2, 8012248 <tcp_timer_needed+0x20>
 801222e:	4a08      	ldr	r2, [pc, #32]	; (8012250 <tcp_timer_needed+0x28>)
 8012230:	6812      	ldr	r2, [r2, #0]
 8012232:	b912      	cbnz	r2, 801223a <tcp_timer_needed+0x12>
 8012234:	4a07      	ldr	r2, [pc, #28]	; (8012254 <tcp_timer_needed+0x2c>)
 8012236:	6812      	ldr	r2, [r2, #0]
 8012238:	b132      	cbz	r2, 8012248 <tcp_timer_needed+0x20>
    tcpip_tcp_timer_active = 1;
 801223a:	2201      	movs	r2, #1
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 801223c:	4906      	ldr	r1, [pc, #24]	; (8012258 <tcp_timer_needed+0x30>)
 801223e:	20fa      	movs	r0, #250	; 0xfa
    tcpip_tcp_timer_active = 1;
 8012240:	601a      	str	r2, [r3, #0]
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 8012242:	2200      	movs	r2, #0
 8012244:	f7ff bf9e 	b.w	8012184 <sys_timeout>
 8012248:	4770      	bx	lr
 801224a:	bf00      	nop
 801224c:	2400024c 	.word	0x2400024c
 8012250:	24004cb4 	.word	0x24004cb4
 8012254:	24004cc4 	.word	0x24004cc4
 8012258:	0801225d 	.word	0x0801225d

0801225c <tcpip_tcp_timer>:
{
 801225c:	b508      	push	{r3, lr}
  tcp_tmr();
 801225e:	f7fd ff0f 	bl	8010080 <tcp_tmr>
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 8012262:	4b08      	ldr	r3, [pc, #32]	; (8012284 <tcpip_tcp_timer+0x28>)
 8012264:	681b      	ldr	r3, [r3, #0]
 8012266:	b913      	cbnz	r3, 801226e <tcpip_tcp_timer+0x12>
 8012268:	4b07      	ldr	r3, [pc, #28]	; (8012288 <tcpip_tcp_timer+0x2c>)
 801226a:	681b      	ldr	r3, [r3, #0]
 801226c:	b133      	cbz	r3, 801227c <tcpip_tcp_timer+0x20>
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 801226e:	2200      	movs	r2, #0
 8012270:	4906      	ldr	r1, [pc, #24]	; (801228c <tcpip_tcp_timer+0x30>)
 8012272:	20fa      	movs	r0, #250	; 0xfa
}
 8012274:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 8012278:	f7ff bf84 	b.w	8012184 <sys_timeout>
    tcpip_tcp_timer_active = 0;
 801227c:	4a04      	ldr	r2, [pc, #16]	; (8012290 <tcpip_tcp_timer+0x34>)
 801227e:	6013      	str	r3, [r2, #0]
 8012280:	bd08      	pop	{r3, pc}
 8012282:	bf00      	nop
 8012284:	24004cb4 	.word	0x24004cb4
 8012288:	24004cc4 	.word	0x24004cc4
 801228c:	0801225d 	.word	0x0801225d
 8012290:	2400024c 	.word	0x2400024c

08012294 <sys_timeouts_init>:
{
 8012294:	b538      	push	{r3, r4, r5, lr}
    sys_timeout(lwip_cyclic_timers[i].interval_ms, cyclic_timer, LWIP_CONST_CAST(void*, &lwip_cyclic_timers[i]));
 8012296:	4d0a      	ldr	r5, [pc, #40]	; (80122c0 <sys_timeouts_init+0x2c>)
 8012298:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 801229c:	4c09      	ldr	r4, [pc, #36]	; (80122c4 <sys_timeouts_init+0x30>)
 801229e:	f105 0208 	add.w	r2, r5, #8
 80122a2:	4621      	mov	r1, r4
 80122a4:	f7ff ff6e 	bl	8012184 <sys_timeout>
 80122a8:	f105 0210 	add.w	r2, r5, #16
 80122ac:	4621      	mov	r1, r4
 80122ae:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80122b2:	f7ff ff67 	bl	8012184 <sys_timeout>
  timeouts_last_time = sys_now();
 80122b6:	f7ef f845 	bl	8001344 <sys_now>
 80122ba:	4b03      	ldr	r3, [pc, #12]	; (80122c8 <sys_timeouts_init+0x34>)
 80122bc:	6018      	str	r0, [r3, #0]
 80122be:	bd38      	pop	{r3, r4, r5, pc}
 80122c0:	08014f28 	.word	0x08014f28
 80122c4:	080122cd 	.word	0x080122cd
 80122c8:	24000250 	.word	0x24000250

080122cc <cyclic_timer>:
{
 80122cc:	b510      	push	{r4, lr}
 80122ce:	4604      	mov	r4, r0
  cyclic->handler();
 80122d0:	6843      	ldr	r3, [r0, #4]
 80122d2:	4798      	blx	r3
  sys_timeout(cyclic->interval_ms, cyclic_timer, arg);
 80122d4:	4903      	ldr	r1, [pc, #12]	; (80122e4 <cyclic_timer+0x18>)
 80122d6:	4622      	mov	r2, r4
 80122d8:	6820      	ldr	r0, [r4, #0]
}
 80122da:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  sys_timeout(cyclic->interval_ms, cyclic_timer, arg);
 80122de:	f7ff bf51 	b.w	8012184 <sys_timeout>
 80122e2:	bf00      	nop
 80122e4:	080122cd 	.word	0x080122cd

080122e8 <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 80122e8:	4770      	bx	lr
	...

080122ec <udp_input>:
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 80122ec:	8943      	ldrh	r3, [r0, #10]
 80122ee:	2b07      	cmp	r3, #7
{
 80122f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80122f4:	4605      	mov	r5, r0
 80122f6:	b085      	sub	sp, #20
 80122f8:	4689      	mov	r9, r1
  if (p->len < UDP_HLEN) {
 80122fa:	d805      	bhi.n	8012308 <udp_input+0x1c>
    if (pbuf_header(p, -UDP_HLEN)) {
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_header failed\n", 0);
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 80122fc:	4628      	mov	r0, r5
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 80122fe:	b005      	add	sp, #20
 8012300:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
      pbuf_free(p);
 8012304:	f7fc bf94 	b.w	800f230 <pbuf_free>
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 8012308:	4e3e      	ldr	r6, [pc, #248]	; (8012404 <udp_input+0x118>)
  udphdr = (struct udp_hdr *)p->payload;
 801230a:	6844      	ldr	r4, [r0, #4]
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 801230c:	6831      	ldr	r1, [r6, #0]
 801230e:	6970      	ldr	r0, [r6, #20]
 8012310:	f7fc f835 	bl	800e37e <ip4_addr_isbroadcast_u32>
 8012314:	4607      	mov	r7, r0
  src = lwip_ntohs(udphdr->src);
 8012316:	8820      	ldrh	r0, [r4, #0]
 8012318:	f7fb f9a1 	bl	800d65e <lwip_htons>
 801231c:	4680      	mov	r8, r0
  dest = lwip_ntohs(udphdr->dest);
 801231e:	8860      	ldrh	r0, [r4, #2]
  uncon_pcb = NULL;
 8012320:	2400      	movs	r4, #0
  dest = lwip_ntohs(udphdr->dest);
 8012322:	f7fb f99c 	bl	800d65e <lwip_htons>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8012326:	4a38      	ldr	r2, [pc, #224]	; (8012408 <udp_input+0x11c>)
  dest = lwip_ntohs(udphdr->dest);
 8012328:	4682      	mov	sl, r0
    if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 801232a:	6971      	ldr	r1, [r6, #20]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801232c:	6810      	ldr	r0, [r2, #0]
  prev = NULL;
 801232e:	46a4      	mov	ip, r4
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 8012330:	f8d6 e010 	ldr.w	lr, [r6, #16]
 8012334:	4693      	mov	fp, r2
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8012336:	4603      	mov	r3, r0
 8012338:	9603      	str	r6, [sp, #12]
 801233a:	b92b      	cbnz	r3, 8012348 <udp_input+0x5c>
  if (pcb != NULL) {
 801233c:	bb0c      	cbnz	r4, 8012382 <udp_input+0x96>
  if (for_us) {
 801233e:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8012342:	428b      	cmp	r3, r1
 8012344:	d1da      	bne.n	80122fc <udp_input+0x10>
 8012346:	e01c      	b.n	8012382 <udp_input+0x96>
    if ((pcb->local_port == dest) &&
 8012348:	8a5a      	ldrh	r2, [r3, #18]
 801234a:	4552      	cmp	r2, sl
 801234c:	d12b      	bne.n	80123a6 <udp_input+0xba>
 801234e:	681a      	ldr	r2, [r3, #0]
    if (broadcast != 0) {
 8012350:	b32f      	cbz	r7, 801239e <udp_input+0xb2>
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8012352:	b13a      	cbz	r2, 8012364 <udp_input+0x78>
 8012354:	1c4e      	adds	r6, r1, #1
 8012356:	d005      	beq.n	8012364 <udp_input+0x78>
           ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 8012358:	404a      	eors	r2, r1
 801235a:	4616      	mov	r6, r2
          ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 801235c:	f8d9 2008 	ldr.w	r2, [r9, #8]
 8012360:	4216      	tst	r6, r2
 8012362:	d120      	bne.n	80123a6 <udp_input+0xba>
      if (((pcb->flags & UDP_FLAGS_CONNECTED) == 0) &&
 8012364:	7c1a      	ldrb	r2, [r3, #16]
 8012366:	0752      	lsls	r2, r2, #29
 8012368:	d402      	bmi.n	8012370 <udp_input+0x84>
 801236a:	2c00      	cmp	r4, #0
 801236c:	bf08      	it	eq
 801236e:	461c      	moveq	r4, r3
      if ((pcb->remote_port == src) &&
 8012370:	8a9a      	ldrh	r2, [r3, #20]
 8012372:	4542      	cmp	r2, r8
 8012374:	d117      	bne.n	80123a6 <udp_input+0xba>
          (ip_addr_isany_val(pcb->remote_ip) ||
 8012376:	685a      	ldr	r2, [r3, #4]
      if ((pcb->remote_port == src) &&
 8012378:	b9c2      	cbnz	r2, 80123ac <udp_input+0xc0>
        if (prev != NULL) {
 801237a:	f1bc 0f00 	cmp.w	ip, #0
 801237e:	d118      	bne.n	80123b2 <udp_input+0xc6>
 8012380:	461c      	mov	r4, r3
    if (pbuf_header(p, -UDP_HLEN)) {
 8012382:	f06f 0107 	mvn.w	r1, #7
 8012386:	4628      	mov	r0, r5
 8012388:	f7fc ff4c 	bl	800f224 <pbuf_header>
 801238c:	b1c0      	cbz	r0, 80123c0 <udp_input+0xd4>
      LWIP_ASSERT("pbuf_header failed\n", 0);
 801238e:	4b1f      	ldr	r3, [pc, #124]	; (801240c <udp_input+0x120>)
 8012390:	f240 1255 	movw	r2, #341	; 0x155
 8012394:	491e      	ldr	r1, [pc, #120]	; (8012410 <udp_input+0x124>)
 8012396:	481f      	ldr	r0, [pc, #124]	; (8012414 <udp_input+0x128>)
 8012398:	f000 f992 	bl	80126c0 <iprintf>
 801239c:	e7ae      	b.n	80122fc <udp_input+0x10>
    if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 801239e:	2a00      	cmp	r2, #0
 80123a0:	d0e0      	beq.n	8012364 <udp_input+0x78>
 80123a2:	428a      	cmp	r2, r1
 80123a4:	d0de      	beq.n	8012364 <udp_input+0x78>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 80123a6:	469c      	mov	ip, r3
 80123a8:	68db      	ldr	r3, [r3, #12]
 80123aa:	e7c6      	b.n	801233a <udp_input+0x4e>
          (ip_addr_isany_val(pcb->remote_ip) ||
 80123ac:	4572      	cmp	r2, lr
 80123ae:	d1fa      	bne.n	80123a6 <udp_input+0xba>
 80123b0:	e7e3      	b.n	801237a <udp_input+0x8e>
          prev->next = pcb->next;
 80123b2:	68da      	ldr	r2, [r3, #12]
          udp_pcbs = pcb;
 80123b4:	f8cb 3000 	str.w	r3, [fp]
          prev->next = pcb->next;
 80123b8:	f8cc 200c 	str.w	r2, [ip, #12]
          pcb->next = udp_pcbs;
 80123bc:	60d8      	str	r0, [r3, #12]
 80123be:	e7df      	b.n	8012380 <udp_input+0x94>
    if (pcb != NULL) {
 80123c0:	b164      	cbz	r4, 80123dc <udp_input+0xf0>
      if (pcb->recv != NULL) {
 80123c2:	69a6      	ldr	r6, [r4, #24]
 80123c4:	2e00      	cmp	r6, #0
 80123c6:	d099      	beq.n	80122fc <udp_input+0x10>
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 80123c8:	f8cd 8000 	str.w	r8, [sp]
 80123cc:	462a      	mov	r2, r5
 80123ce:	4b12      	ldr	r3, [pc, #72]	; (8012418 <udp_input+0x12c>)
 80123d0:	4621      	mov	r1, r4
 80123d2:	69e0      	ldr	r0, [r4, #28]
 80123d4:	47b0      	blx	r6
}
 80123d6:	b005      	add	sp, #20
 80123d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 80123dc:	2f00      	cmp	r7, #0
 80123de:	d18d      	bne.n	80122fc <udp_input+0x10>
 80123e0:	9b03      	ldr	r3, [sp, #12]
 80123e2:	695b      	ldr	r3, [r3, #20]
 80123e4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80123e8:	2be0      	cmp	r3, #224	; 0xe0
 80123ea:	d087      	beq.n	80122fc <udp_input+0x10>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 80123ec:	9b03      	ldr	r3, [sp, #12]
 80123ee:	4628      	mov	r0, r5
 80123f0:	8999      	ldrh	r1, [r3, #12]
 80123f2:	3108      	adds	r1, #8
 80123f4:	b209      	sxth	r1, r1
 80123f6:	f7fc ff18 	bl	800f22a <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 80123fa:	2103      	movs	r1, #3
 80123fc:	4628      	mov	r0, r5
 80123fe:	f7fb fe2d 	bl	800e05c <icmp_dest_unreach>
 8012402:	e77b      	b.n	80122fc <udp_input+0x10>
 8012404:	2400178c 	.word	0x2400178c
 8012408:	24004ccc 	.word	0x24004ccc
 801240c:	08014fb7 	.word	0x08014fb7
 8012410:	08014fec 	.word	0x08014fec
 8012414:	08013496 	.word	0x08013496
 8012418:	2400179c 	.word	0x2400179c

0801241c <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t* old_addr, const ip_addr_t* new_addr)
{
 801241c:	b510      	push	{r4, lr}
  struct udp_pcb* upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 801241e:	b138      	cbz	r0, 8012430 <udp_netif_ip_addr_changed+0x14>
 8012420:	6803      	ldr	r3, [r0, #0]
 8012422:	b12b      	cbz	r3, 8012430 <udp_netif_ip_addr_changed+0x14>
 8012424:	b121      	cbz	r1, 8012430 <udp_netif_ip_addr_changed+0x14>
 8012426:	680b      	ldr	r3, [r1, #0]
 8012428:	b113      	cbz	r3, 8012430 <udp_netif_ip_addr_changed+0x14>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 801242a:	4b06      	ldr	r3, [pc, #24]	; (8012444 <udp_netif_ip_addr_changed+0x28>)
 801242c:	681b      	ldr	r3, [r3, #0]
 801242e:	b903      	cbnz	r3, 8012432 <udp_netif_ip_addr_changed+0x16>
 8012430:	bd10      	pop	{r4, pc}
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 8012432:	681c      	ldr	r4, [r3, #0]
 8012434:	6802      	ldr	r2, [r0, #0]
 8012436:	4294      	cmp	r4, r2
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 8012438:	bf04      	itt	eq
 801243a:	680a      	ldreq	r2, [r1, #0]
 801243c:	601a      	streq	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 801243e:	68db      	ldr	r3, [r3, #12]
 8012440:	e7f5      	b.n	801242e <udp_netif_ip_addr_changed+0x12>
 8012442:	bf00      	nop
 8012444:	24004ccc 	.word	0x24004ccc

08012448 <USBH_LL_IncTimer>:
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer  (USBH_HandleTypeDef *phost)
{
  phost->Timer ++;
 8012448:	f8d0 2588 	ldr.w	r2, [r0, #1416]	; 0x588
 801244c:	3201      	adds	r2, #1
 801244e:	f8c0 2588 	str.w	r2, [r0, #1416]	; 0x588
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_HandleSof  (USBH_HandleTypeDef *phost)
{
  if((phost->gState == HOST_CLASS)&&(phost->pActiveClass != NULL))
 8012452:	7802      	ldrb	r2, [r0, #0]
 8012454:	2a0a      	cmp	r2, #10
 8012456:	d104      	bne.n	8012462 <USBH_LL_IncTimer+0x1a>
 8012458:	f8d0 3544 	ldr.w	r3, [r0, #1348]	; 0x544
 801245c:	b10b      	cbz	r3, 8012462 <USBH_LL_IncTimer+0x1a>
  {
    phost->pActiveClass->SOFProcess(phost);
 801245e:	699b      	ldr	r3, [r3, #24]
 8012460:	4718      	bx	r3
 8012462:	4770      	bx	lr

08012464 <USBH_LL_Connect>:
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect  (USBH_HandleTypeDef *phost)
{
  if(phost->gState == HOST_IDLE )
 8012464:	7802      	ldrb	r2, [r0, #0]
{
 8012466:	b508      	push	{r3, lr}
  if(phost->gState == HOST_IDLE )
 8012468:	b94a      	cbnz	r2, 801247e <USBH_LL_Connect+0x1a>
  {
    phost->device.is_connected = 1;
 801246a:	2201      	movs	r2, #1
    
    if(phost->pUser != NULL)
 801246c:	f8d0 3594 	ldr.w	r3, [r0, #1428]	; 0x594
    phost->device.is_connected = 1;
 8012470:	f880 231e 	strb.w	r2, [r0, #798]	; 0x31e
    if(phost->pUser != NULL)
 8012474:	b10b      	cbz	r3, 801247a <USBH_LL_Connect+0x16>
    {    
      phost->pUser(phost, HOST_USER_CONNECTION);
 8012476:	2104      	movs	r1, #4
 8012478:	4798      	blx	r3
#if (USBH_USE_OS == 1)
  osMessagePut ( phost->os_event, USBH_PORT_EVENT, 0);
#endif 
  
  return USBH_OK;
}
 801247a:	2000      	movs	r0, #0
 801247c:	bd08      	pop	{r3, pc}
  else if(phost->gState == HOST_DEV_WAIT_FOR_ATTACHMENT )
 801247e:	7802      	ldrb	r2, [r0, #0]
 8012480:	2a01      	cmp	r2, #1
 8012482:	d1fa      	bne.n	801247a <USBH_LL_Connect+0x16>
    phost->gState = HOST_DEV_ATTACHED ;
 8012484:	2202      	movs	r2, #2
 8012486:	7002      	strb	r2, [r0, #0]
 8012488:	e7f7      	b.n	801247a <USBH_LL_Connect+0x16>

0801248a <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect  (USBH_HandleTypeDef *phost)
{
 801248a:	b510      	push	{r4, lr}
 801248c:	4604      	mov	r4, r0
  /*Stop Host */ 
  USBH_LL_Stop(phost);  
 801248e:	f7f0 fb2f 	bl	8002af0 <USBH_LL_Stop>
  
  /* FRee Control Pipes */
  USBH_FreePipe  (phost, phost->Control.pipe_in);
 8012492:	7921      	ldrb	r1, [r4, #4]
 8012494:	4620      	mov	r0, r4
 8012496:	f000 f814 	bl	80124c2 <USBH_FreePipe>
  USBH_FreePipe  (phost, phost->Control.pipe_out);  
 801249a:	7961      	ldrb	r1, [r4, #5]
 801249c:	4620      	mov	r0, r4
 801249e:	f000 f810 	bl	80124c2 <USBH_FreePipe>
   
  phost->device.is_connected = 0; 
 80124a2:	2300      	movs	r3, #0
 80124a4:	f884 331e 	strb.w	r3, [r4, #798]	; 0x31e
   
  if(phost->pUser != NULL)
 80124a8:	f8d4 3594 	ldr.w	r3, [r4, #1428]	; 0x594
 80124ac:	b113      	cbz	r3, 80124b4 <USBH_LL_Disconnect+0x2a>
  {    
    phost->pUser(phost, HOST_USER_DISCONNECTION);
 80124ae:	2105      	movs	r1, #5
 80124b0:	4620      	mov	r0, r4
 80124b2:	4798      	blx	r3
  }
  USBH_UsrLog("USB Device disconnected"); 
  
  /* Start the low level driver  */
  USBH_LL_Start(phost);
 80124b4:	4620      	mov	r0, r4
 80124b6:	f7f0 fb0d 	bl	8002ad4 <USBH_LL_Start>
  
  phost->gState = HOST_DEV_DISCONNECTED;
 80124ba:	2303      	movs	r3, #3
#if (USBH_USE_OS == 1)
  osMessagePut ( phost->os_event, USBH_PORT_EVENT, 0);
#endif 
  
  return USBH_OK;
}
 80124bc:	2000      	movs	r0, #0
  phost->gState = HOST_DEV_DISCONNECTED;
 80124be:	7023      	strb	r3, [r4, #0]
}
 80124c0:	bd10      	pop	{r4, pc}

080124c2 <USBH_FreePipe>:
  * @param  idx: Pipe number to be freed 
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe  (USBH_HandleTypeDef *phost, uint8_t idx)
{
   if(idx < 11)
 80124c2:	290a      	cmp	r1, #10
 80124c4:	bf9f      	itttt	ls
 80124c6:	eb00 0081 	addls.w	r0, r0, r1, lsl #2
   {
	 phost->Pipes[idx] &= 0x7FFF;
 80124ca:	f8d0 354c 	ldrls.w	r3, [r0, #1356]	; 0x54c
 80124ce:	f3c3 030e 	ubfxls	r3, r3, #0, #15
 80124d2:	f8c0 354c 	strls.w	r3, [r0, #1356]	; 0x54c
   }
   return USBH_OK;
}
 80124d6:	2000      	movs	r0, #0
 80124d8:	4770      	bx	lr
	...

080124dc <__libc_init_array>:
 80124dc:	b570      	push	{r4, r5, r6, lr}
 80124de:	4e0d      	ldr	r6, [pc, #52]	; (8012514 <__libc_init_array+0x38>)
 80124e0:	4c0d      	ldr	r4, [pc, #52]	; (8012518 <__libc_init_array+0x3c>)
 80124e2:	1ba4      	subs	r4, r4, r6
 80124e4:	10a4      	asrs	r4, r4, #2
 80124e6:	2500      	movs	r5, #0
 80124e8:	42a5      	cmp	r5, r4
 80124ea:	d109      	bne.n	8012500 <__libc_init_array+0x24>
 80124ec:	4e0b      	ldr	r6, [pc, #44]	; (801251c <__libc_init_array+0x40>)
 80124ee:	4c0c      	ldr	r4, [pc, #48]	; (8012520 <__libc_init_array+0x44>)
 80124f0:	f000 ff32 	bl	8013358 <_init>
 80124f4:	1ba4      	subs	r4, r4, r6
 80124f6:	10a4      	asrs	r4, r4, #2
 80124f8:	2500      	movs	r5, #0
 80124fa:	42a5      	cmp	r5, r4
 80124fc:	d105      	bne.n	801250a <__libc_init_array+0x2e>
 80124fe:	bd70      	pop	{r4, r5, r6, pc}
 8012500:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8012504:	4798      	blx	r3
 8012506:	3501      	adds	r5, #1
 8012508:	e7ee      	b.n	80124e8 <__libc_init_array+0xc>
 801250a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 801250e:	4798      	blx	r3
 8012510:	3501      	adds	r5, #1
 8012512:	e7f2      	b.n	80124fa <__libc_init_array+0x1e>
 8012514:	080150a0 	.word	0x080150a0
 8012518:	080150a0 	.word	0x080150a0
 801251c:	080150a0 	.word	0x080150a0
 8012520:	080150a4 	.word	0x080150a4

08012524 <memcmp>:
 8012524:	b510      	push	{r4, lr}
 8012526:	3901      	subs	r1, #1
 8012528:	4402      	add	r2, r0
 801252a:	4290      	cmp	r0, r2
 801252c:	d101      	bne.n	8012532 <memcmp+0xe>
 801252e:	2000      	movs	r0, #0
 8012530:	bd10      	pop	{r4, pc}
 8012532:	f810 3b01 	ldrb.w	r3, [r0], #1
 8012536:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801253a:	42a3      	cmp	r3, r4
 801253c:	d0f5      	beq.n	801252a <memcmp+0x6>
 801253e:	1b18      	subs	r0, r3, r4
 8012540:	bd10      	pop	{r4, pc}

08012542 <memcpy>:
 8012542:	b510      	push	{r4, lr}
 8012544:	1e43      	subs	r3, r0, #1
 8012546:	440a      	add	r2, r1
 8012548:	4291      	cmp	r1, r2
 801254a:	d100      	bne.n	801254e <memcpy+0xc>
 801254c:	bd10      	pop	{r4, pc}
 801254e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8012552:	f803 4f01 	strb.w	r4, [r3, #1]!
 8012556:	e7f7      	b.n	8012548 <memcpy+0x6>

08012558 <memset>:
 8012558:	4402      	add	r2, r0
 801255a:	4603      	mov	r3, r0
 801255c:	4293      	cmp	r3, r2
 801255e:	d100      	bne.n	8012562 <memset+0xa>
 8012560:	4770      	bx	lr
 8012562:	f803 1b01 	strb.w	r1, [r3], #1
 8012566:	e7f9      	b.n	801255c <memset+0x4>

08012568 <_free_r>:
 8012568:	b538      	push	{r3, r4, r5, lr}
 801256a:	4605      	mov	r5, r0
 801256c:	2900      	cmp	r1, #0
 801256e:	d045      	beq.n	80125fc <_free_r+0x94>
 8012570:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012574:	1f0c      	subs	r4, r1, #4
 8012576:	2b00      	cmp	r3, #0
 8012578:	bfb8      	it	lt
 801257a:	18e4      	addlt	r4, r4, r3
 801257c:	f000 fb68 	bl	8012c50 <__malloc_lock>
 8012580:	4a1f      	ldr	r2, [pc, #124]	; (8012600 <_free_r+0x98>)
 8012582:	6813      	ldr	r3, [r2, #0]
 8012584:	4610      	mov	r0, r2
 8012586:	b933      	cbnz	r3, 8012596 <_free_r+0x2e>
 8012588:	6063      	str	r3, [r4, #4]
 801258a:	6014      	str	r4, [r2, #0]
 801258c:	4628      	mov	r0, r5
 801258e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012592:	f000 bb5e 	b.w	8012c52 <__malloc_unlock>
 8012596:	42a3      	cmp	r3, r4
 8012598:	d90c      	bls.n	80125b4 <_free_r+0x4c>
 801259a:	6821      	ldr	r1, [r4, #0]
 801259c:	1862      	adds	r2, r4, r1
 801259e:	4293      	cmp	r3, r2
 80125a0:	bf04      	itt	eq
 80125a2:	681a      	ldreq	r2, [r3, #0]
 80125a4:	685b      	ldreq	r3, [r3, #4]
 80125a6:	6063      	str	r3, [r4, #4]
 80125a8:	bf04      	itt	eq
 80125aa:	1852      	addeq	r2, r2, r1
 80125ac:	6022      	streq	r2, [r4, #0]
 80125ae:	6004      	str	r4, [r0, #0]
 80125b0:	e7ec      	b.n	801258c <_free_r+0x24>
 80125b2:	4613      	mov	r3, r2
 80125b4:	685a      	ldr	r2, [r3, #4]
 80125b6:	b10a      	cbz	r2, 80125bc <_free_r+0x54>
 80125b8:	42a2      	cmp	r2, r4
 80125ba:	d9fa      	bls.n	80125b2 <_free_r+0x4a>
 80125bc:	6819      	ldr	r1, [r3, #0]
 80125be:	1858      	adds	r0, r3, r1
 80125c0:	42a0      	cmp	r0, r4
 80125c2:	d10b      	bne.n	80125dc <_free_r+0x74>
 80125c4:	6820      	ldr	r0, [r4, #0]
 80125c6:	4401      	add	r1, r0
 80125c8:	1858      	adds	r0, r3, r1
 80125ca:	4282      	cmp	r2, r0
 80125cc:	6019      	str	r1, [r3, #0]
 80125ce:	d1dd      	bne.n	801258c <_free_r+0x24>
 80125d0:	6810      	ldr	r0, [r2, #0]
 80125d2:	6852      	ldr	r2, [r2, #4]
 80125d4:	605a      	str	r2, [r3, #4]
 80125d6:	4401      	add	r1, r0
 80125d8:	6019      	str	r1, [r3, #0]
 80125da:	e7d7      	b.n	801258c <_free_r+0x24>
 80125dc:	d902      	bls.n	80125e4 <_free_r+0x7c>
 80125de:	230c      	movs	r3, #12
 80125e0:	602b      	str	r3, [r5, #0]
 80125e2:	e7d3      	b.n	801258c <_free_r+0x24>
 80125e4:	6820      	ldr	r0, [r4, #0]
 80125e6:	1821      	adds	r1, r4, r0
 80125e8:	428a      	cmp	r2, r1
 80125ea:	bf04      	itt	eq
 80125ec:	6811      	ldreq	r1, [r2, #0]
 80125ee:	6852      	ldreq	r2, [r2, #4]
 80125f0:	6062      	str	r2, [r4, #4]
 80125f2:	bf04      	itt	eq
 80125f4:	1809      	addeq	r1, r1, r0
 80125f6:	6021      	streq	r1, [r4, #0]
 80125f8:	605c      	str	r4, [r3, #4]
 80125fa:	e7c7      	b.n	801258c <_free_r+0x24>
 80125fc:	bd38      	pop	{r3, r4, r5, pc}
 80125fe:	bf00      	nop
 8012600:	24000254 	.word	0x24000254

08012604 <_malloc_r>:
 8012604:	b570      	push	{r4, r5, r6, lr}
 8012606:	1ccd      	adds	r5, r1, #3
 8012608:	f025 0503 	bic.w	r5, r5, #3
 801260c:	3508      	adds	r5, #8
 801260e:	2d0c      	cmp	r5, #12
 8012610:	bf38      	it	cc
 8012612:	250c      	movcc	r5, #12
 8012614:	2d00      	cmp	r5, #0
 8012616:	4606      	mov	r6, r0
 8012618:	db01      	blt.n	801261e <_malloc_r+0x1a>
 801261a:	42a9      	cmp	r1, r5
 801261c:	d903      	bls.n	8012626 <_malloc_r+0x22>
 801261e:	230c      	movs	r3, #12
 8012620:	6033      	str	r3, [r6, #0]
 8012622:	2000      	movs	r0, #0
 8012624:	bd70      	pop	{r4, r5, r6, pc}
 8012626:	f000 fb13 	bl	8012c50 <__malloc_lock>
 801262a:	4a23      	ldr	r2, [pc, #140]	; (80126b8 <_malloc_r+0xb4>)
 801262c:	6814      	ldr	r4, [r2, #0]
 801262e:	4621      	mov	r1, r4
 8012630:	b991      	cbnz	r1, 8012658 <_malloc_r+0x54>
 8012632:	4c22      	ldr	r4, [pc, #136]	; (80126bc <_malloc_r+0xb8>)
 8012634:	6823      	ldr	r3, [r4, #0]
 8012636:	b91b      	cbnz	r3, 8012640 <_malloc_r+0x3c>
 8012638:	4630      	mov	r0, r6
 801263a:	f000 f859 	bl	80126f0 <_sbrk_r>
 801263e:	6020      	str	r0, [r4, #0]
 8012640:	4629      	mov	r1, r5
 8012642:	4630      	mov	r0, r6
 8012644:	f000 f854 	bl	80126f0 <_sbrk_r>
 8012648:	1c43      	adds	r3, r0, #1
 801264a:	d126      	bne.n	801269a <_malloc_r+0x96>
 801264c:	230c      	movs	r3, #12
 801264e:	6033      	str	r3, [r6, #0]
 8012650:	4630      	mov	r0, r6
 8012652:	f000 fafe 	bl	8012c52 <__malloc_unlock>
 8012656:	e7e4      	b.n	8012622 <_malloc_r+0x1e>
 8012658:	680b      	ldr	r3, [r1, #0]
 801265a:	1b5b      	subs	r3, r3, r5
 801265c:	d41a      	bmi.n	8012694 <_malloc_r+0x90>
 801265e:	2b0b      	cmp	r3, #11
 8012660:	d90f      	bls.n	8012682 <_malloc_r+0x7e>
 8012662:	600b      	str	r3, [r1, #0]
 8012664:	50cd      	str	r5, [r1, r3]
 8012666:	18cc      	adds	r4, r1, r3
 8012668:	4630      	mov	r0, r6
 801266a:	f000 faf2 	bl	8012c52 <__malloc_unlock>
 801266e:	f104 000b 	add.w	r0, r4, #11
 8012672:	1d23      	adds	r3, r4, #4
 8012674:	f020 0007 	bic.w	r0, r0, #7
 8012678:	1ac3      	subs	r3, r0, r3
 801267a:	d01b      	beq.n	80126b4 <_malloc_r+0xb0>
 801267c:	425a      	negs	r2, r3
 801267e:	50e2      	str	r2, [r4, r3]
 8012680:	bd70      	pop	{r4, r5, r6, pc}
 8012682:	428c      	cmp	r4, r1
 8012684:	bf0d      	iteet	eq
 8012686:	6863      	ldreq	r3, [r4, #4]
 8012688:	684b      	ldrne	r3, [r1, #4]
 801268a:	6063      	strne	r3, [r4, #4]
 801268c:	6013      	streq	r3, [r2, #0]
 801268e:	bf18      	it	ne
 8012690:	460c      	movne	r4, r1
 8012692:	e7e9      	b.n	8012668 <_malloc_r+0x64>
 8012694:	460c      	mov	r4, r1
 8012696:	6849      	ldr	r1, [r1, #4]
 8012698:	e7ca      	b.n	8012630 <_malloc_r+0x2c>
 801269a:	1cc4      	adds	r4, r0, #3
 801269c:	f024 0403 	bic.w	r4, r4, #3
 80126a0:	42a0      	cmp	r0, r4
 80126a2:	d005      	beq.n	80126b0 <_malloc_r+0xac>
 80126a4:	1a21      	subs	r1, r4, r0
 80126a6:	4630      	mov	r0, r6
 80126a8:	f000 f822 	bl	80126f0 <_sbrk_r>
 80126ac:	3001      	adds	r0, #1
 80126ae:	d0cd      	beq.n	801264c <_malloc_r+0x48>
 80126b0:	6025      	str	r5, [r4, #0]
 80126b2:	e7d9      	b.n	8012668 <_malloc_r+0x64>
 80126b4:	bd70      	pop	{r4, r5, r6, pc}
 80126b6:	bf00      	nop
 80126b8:	24000254 	.word	0x24000254
 80126bc:	24000258 	.word	0x24000258

080126c0 <iprintf>:
 80126c0:	b40f      	push	{r0, r1, r2, r3}
 80126c2:	4b0a      	ldr	r3, [pc, #40]	; (80126ec <iprintf+0x2c>)
 80126c4:	b513      	push	{r0, r1, r4, lr}
 80126c6:	681c      	ldr	r4, [r3, #0]
 80126c8:	b124      	cbz	r4, 80126d4 <iprintf+0x14>
 80126ca:	69a3      	ldr	r3, [r4, #24]
 80126cc:	b913      	cbnz	r3, 80126d4 <iprintf+0x14>
 80126ce:	4620      	mov	r0, r4
 80126d0:	f000 f9d0 	bl	8012a74 <__sinit>
 80126d4:	ab05      	add	r3, sp, #20
 80126d6:	9a04      	ldr	r2, [sp, #16]
 80126d8:	68a1      	ldr	r1, [r4, #8]
 80126da:	9301      	str	r3, [sp, #4]
 80126dc:	4620      	mov	r0, r4
 80126de:	f000 fae3 	bl	8012ca8 <_vfiprintf_r>
 80126e2:	b002      	add	sp, #8
 80126e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80126e8:	b004      	add	sp, #16
 80126ea:	4770      	bx	lr
 80126ec:	2400002c 	.word	0x2400002c

080126f0 <_sbrk_r>:
 80126f0:	b538      	push	{r3, r4, r5, lr}
 80126f2:	4c06      	ldr	r4, [pc, #24]	; (801270c <_sbrk_r+0x1c>)
 80126f4:	2300      	movs	r3, #0
 80126f6:	4605      	mov	r5, r0
 80126f8:	4608      	mov	r0, r1
 80126fa:	6023      	str	r3, [r4, #0]
 80126fc:	f7ee f816 	bl	800072c <_sbrk>
 8012700:	1c43      	adds	r3, r0, #1
 8012702:	d102      	bne.n	801270a <_sbrk_r+0x1a>
 8012704:	6823      	ldr	r3, [r4, #0]
 8012706:	b103      	cbz	r3, 801270a <_sbrk_r+0x1a>
 8012708:	602b      	str	r3, [r5, #0]
 801270a:	bd38      	pop	{r3, r4, r5, pc}
 801270c:	24004cd0 	.word	0x24004cd0

08012710 <__swbuf_r>:
 8012710:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012712:	460e      	mov	r6, r1
 8012714:	4614      	mov	r4, r2
 8012716:	4605      	mov	r5, r0
 8012718:	b118      	cbz	r0, 8012722 <__swbuf_r+0x12>
 801271a:	6983      	ldr	r3, [r0, #24]
 801271c:	b90b      	cbnz	r3, 8012722 <__swbuf_r+0x12>
 801271e:	f000 f9a9 	bl	8012a74 <__sinit>
 8012722:	4b21      	ldr	r3, [pc, #132]	; (80127a8 <__swbuf_r+0x98>)
 8012724:	429c      	cmp	r4, r3
 8012726:	d12a      	bne.n	801277e <__swbuf_r+0x6e>
 8012728:	686c      	ldr	r4, [r5, #4]
 801272a:	69a3      	ldr	r3, [r4, #24]
 801272c:	60a3      	str	r3, [r4, #8]
 801272e:	89a3      	ldrh	r3, [r4, #12]
 8012730:	071a      	lsls	r2, r3, #28
 8012732:	d52e      	bpl.n	8012792 <__swbuf_r+0x82>
 8012734:	6923      	ldr	r3, [r4, #16]
 8012736:	b363      	cbz	r3, 8012792 <__swbuf_r+0x82>
 8012738:	6923      	ldr	r3, [r4, #16]
 801273a:	6820      	ldr	r0, [r4, #0]
 801273c:	1ac0      	subs	r0, r0, r3
 801273e:	6963      	ldr	r3, [r4, #20]
 8012740:	b2f6      	uxtb	r6, r6
 8012742:	4298      	cmp	r0, r3
 8012744:	4637      	mov	r7, r6
 8012746:	db04      	blt.n	8012752 <__swbuf_r+0x42>
 8012748:	4621      	mov	r1, r4
 801274a:	4628      	mov	r0, r5
 801274c:	f000 f928 	bl	80129a0 <_fflush_r>
 8012750:	bb28      	cbnz	r0, 801279e <__swbuf_r+0x8e>
 8012752:	68a3      	ldr	r3, [r4, #8]
 8012754:	3b01      	subs	r3, #1
 8012756:	60a3      	str	r3, [r4, #8]
 8012758:	6823      	ldr	r3, [r4, #0]
 801275a:	1c5a      	adds	r2, r3, #1
 801275c:	6022      	str	r2, [r4, #0]
 801275e:	701e      	strb	r6, [r3, #0]
 8012760:	6963      	ldr	r3, [r4, #20]
 8012762:	3001      	adds	r0, #1
 8012764:	4298      	cmp	r0, r3
 8012766:	d004      	beq.n	8012772 <__swbuf_r+0x62>
 8012768:	89a3      	ldrh	r3, [r4, #12]
 801276a:	07db      	lsls	r3, r3, #31
 801276c:	d519      	bpl.n	80127a2 <__swbuf_r+0x92>
 801276e:	2e0a      	cmp	r6, #10
 8012770:	d117      	bne.n	80127a2 <__swbuf_r+0x92>
 8012772:	4621      	mov	r1, r4
 8012774:	4628      	mov	r0, r5
 8012776:	f000 f913 	bl	80129a0 <_fflush_r>
 801277a:	b190      	cbz	r0, 80127a2 <__swbuf_r+0x92>
 801277c:	e00f      	b.n	801279e <__swbuf_r+0x8e>
 801277e:	4b0b      	ldr	r3, [pc, #44]	; (80127ac <__swbuf_r+0x9c>)
 8012780:	429c      	cmp	r4, r3
 8012782:	d101      	bne.n	8012788 <__swbuf_r+0x78>
 8012784:	68ac      	ldr	r4, [r5, #8]
 8012786:	e7d0      	b.n	801272a <__swbuf_r+0x1a>
 8012788:	4b09      	ldr	r3, [pc, #36]	; (80127b0 <__swbuf_r+0xa0>)
 801278a:	429c      	cmp	r4, r3
 801278c:	bf08      	it	eq
 801278e:	68ec      	ldreq	r4, [r5, #12]
 8012790:	e7cb      	b.n	801272a <__swbuf_r+0x1a>
 8012792:	4621      	mov	r1, r4
 8012794:	4628      	mov	r0, r5
 8012796:	f000 f80d 	bl	80127b4 <__swsetup_r>
 801279a:	2800      	cmp	r0, #0
 801279c:	d0cc      	beq.n	8012738 <__swbuf_r+0x28>
 801279e:	f04f 37ff 	mov.w	r7, #4294967295
 80127a2:	4638      	mov	r0, r7
 80127a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80127a6:	bf00      	nop
 80127a8:	08015024 	.word	0x08015024
 80127ac:	08015044 	.word	0x08015044
 80127b0:	08015004 	.word	0x08015004

080127b4 <__swsetup_r>:
 80127b4:	4b32      	ldr	r3, [pc, #200]	; (8012880 <__swsetup_r+0xcc>)
 80127b6:	b570      	push	{r4, r5, r6, lr}
 80127b8:	681d      	ldr	r5, [r3, #0]
 80127ba:	4606      	mov	r6, r0
 80127bc:	460c      	mov	r4, r1
 80127be:	b125      	cbz	r5, 80127ca <__swsetup_r+0x16>
 80127c0:	69ab      	ldr	r3, [r5, #24]
 80127c2:	b913      	cbnz	r3, 80127ca <__swsetup_r+0x16>
 80127c4:	4628      	mov	r0, r5
 80127c6:	f000 f955 	bl	8012a74 <__sinit>
 80127ca:	4b2e      	ldr	r3, [pc, #184]	; (8012884 <__swsetup_r+0xd0>)
 80127cc:	429c      	cmp	r4, r3
 80127ce:	d10f      	bne.n	80127f0 <__swsetup_r+0x3c>
 80127d0:	686c      	ldr	r4, [r5, #4]
 80127d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80127d6:	b29a      	uxth	r2, r3
 80127d8:	0715      	lsls	r5, r2, #28
 80127da:	d42c      	bmi.n	8012836 <__swsetup_r+0x82>
 80127dc:	06d0      	lsls	r0, r2, #27
 80127de:	d411      	bmi.n	8012804 <__swsetup_r+0x50>
 80127e0:	2209      	movs	r2, #9
 80127e2:	6032      	str	r2, [r6, #0]
 80127e4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80127e8:	81a3      	strh	r3, [r4, #12]
 80127ea:	f04f 30ff 	mov.w	r0, #4294967295
 80127ee:	bd70      	pop	{r4, r5, r6, pc}
 80127f0:	4b25      	ldr	r3, [pc, #148]	; (8012888 <__swsetup_r+0xd4>)
 80127f2:	429c      	cmp	r4, r3
 80127f4:	d101      	bne.n	80127fa <__swsetup_r+0x46>
 80127f6:	68ac      	ldr	r4, [r5, #8]
 80127f8:	e7eb      	b.n	80127d2 <__swsetup_r+0x1e>
 80127fa:	4b24      	ldr	r3, [pc, #144]	; (801288c <__swsetup_r+0xd8>)
 80127fc:	429c      	cmp	r4, r3
 80127fe:	bf08      	it	eq
 8012800:	68ec      	ldreq	r4, [r5, #12]
 8012802:	e7e6      	b.n	80127d2 <__swsetup_r+0x1e>
 8012804:	0751      	lsls	r1, r2, #29
 8012806:	d512      	bpl.n	801282e <__swsetup_r+0x7a>
 8012808:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801280a:	b141      	cbz	r1, 801281e <__swsetup_r+0x6a>
 801280c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8012810:	4299      	cmp	r1, r3
 8012812:	d002      	beq.n	801281a <__swsetup_r+0x66>
 8012814:	4630      	mov	r0, r6
 8012816:	f7ff fea7 	bl	8012568 <_free_r>
 801281a:	2300      	movs	r3, #0
 801281c:	6363      	str	r3, [r4, #52]	; 0x34
 801281e:	89a3      	ldrh	r3, [r4, #12]
 8012820:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8012824:	81a3      	strh	r3, [r4, #12]
 8012826:	2300      	movs	r3, #0
 8012828:	6063      	str	r3, [r4, #4]
 801282a:	6923      	ldr	r3, [r4, #16]
 801282c:	6023      	str	r3, [r4, #0]
 801282e:	89a3      	ldrh	r3, [r4, #12]
 8012830:	f043 0308 	orr.w	r3, r3, #8
 8012834:	81a3      	strh	r3, [r4, #12]
 8012836:	6923      	ldr	r3, [r4, #16]
 8012838:	b94b      	cbnz	r3, 801284e <__swsetup_r+0x9a>
 801283a:	89a3      	ldrh	r3, [r4, #12]
 801283c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8012840:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8012844:	d003      	beq.n	801284e <__swsetup_r+0x9a>
 8012846:	4621      	mov	r1, r4
 8012848:	4630      	mov	r0, r6
 801284a:	f000 f9c1 	bl	8012bd0 <__smakebuf_r>
 801284e:	89a2      	ldrh	r2, [r4, #12]
 8012850:	f012 0301 	ands.w	r3, r2, #1
 8012854:	d00c      	beq.n	8012870 <__swsetup_r+0xbc>
 8012856:	2300      	movs	r3, #0
 8012858:	60a3      	str	r3, [r4, #8]
 801285a:	6963      	ldr	r3, [r4, #20]
 801285c:	425b      	negs	r3, r3
 801285e:	61a3      	str	r3, [r4, #24]
 8012860:	6923      	ldr	r3, [r4, #16]
 8012862:	b953      	cbnz	r3, 801287a <__swsetup_r+0xc6>
 8012864:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012868:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 801286c:	d1ba      	bne.n	80127e4 <__swsetup_r+0x30>
 801286e:	bd70      	pop	{r4, r5, r6, pc}
 8012870:	0792      	lsls	r2, r2, #30
 8012872:	bf58      	it	pl
 8012874:	6963      	ldrpl	r3, [r4, #20]
 8012876:	60a3      	str	r3, [r4, #8]
 8012878:	e7f2      	b.n	8012860 <__swsetup_r+0xac>
 801287a:	2000      	movs	r0, #0
 801287c:	e7f7      	b.n	801286e <__swsetup_r+0xba>
 801287e:	bf00      	nop
 8012880:	2400002c 	.word	0x2400002c
 8012884:	08015024 	.word	0x08015024
 8012888:	08015044 	.word	0x08015044
 801288c:	08015004 	.word	0x08015004

08012890 <__sflush_r>:
 8012890:	898a      	ldrh	r2, [r1, #12]
 8012892:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012896:	4605      	mov	r5, r0
 8012898:	0710      	lsls	r0, r2, #28
 801289a:	460c      	mov	r4, r1
 801289c:	d45a      	bmi.n	8012954 <__sflush_r+0xc4>
 801289e:	684b      	ldr	r3, [r1, #4]
 80128a0:	2b00      	cmp	r3, #0
 80128a2:	dc05      	bgt.n	80128b0 <__sflush_r+0x20>
 80128a4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80128a6:	2b00      	cmp	r3, #0
 80128a8:	dc02      	bgt.n	80128b0 <__sflush_r+0x20>
 80128aa:	2000      	movs	r0, #0
 80128ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80128b0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80128b2:	2e00      	cmp	r6, #0
 80128b4:	d0f9      	beq.n	80128aa <__sflush_r+0x1a>
 80128b6:	2300      	movs	r3, #0
 80128b8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80128bc:	682f      	ldr	r7, [r5, #0]
 80128be:	602b      	str	r3, [r5, #0]
 80128c0:	d033      	beq.n	801292a <__sflush_r+0x9a>
 80128c2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80128c4:	89a3      	ldrh	r3, [r4, #12]
 80128c6:	075a      	lsls	r2, r3, #29
 80128c8:	d505      	bpl.n	80128d6 <__sflush_r+0x46>
 80128ca:	6863      	ldr	r3, [r4, #4]
 80128cc:	1ac0      	subs	r0, r0, r3
 80128ce:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80128d0:	b10b      	cbz	r3, 80128d6 <__sflush_r+0x46>
 80128d2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80128d4:	1ac0      	subs	r0, r0, r3
 80128d6:	2300      	movs	r3, #0
 80128d8:	4602      	mov	r2, r0
 80128da:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80128dc:	6a21      	ldr	r1, [r4, #32]
 80128de:	4628      	mov	r0, r5
 80128e0:	47b0      	blx	r6
 80128e2:	1c43      	adds	r3, r0, #1
 80128e4:	89a3      	ldrh	r3, [r4, #12]
 80128e6:	d106      	bne.n	80128f6 <__sflush_r+0x66>
 80128e8:	6829      	ldr	r1, [r5, #0]
 80128ea:	291d      	cmp	r1, #29
 80128ec:	d84b      	bhi.n	8012986 <__sflush_r+0xf6>
 80128ee:	4a2b      	ldr	r2, [pc, #172]	; (801299c <__sflush_r+0x10c>)
 80128f0:	40ca      	lsrs	r2, r1
 80128f2:	07d6      	lsls	r6, r2, #31
 80128f4:	d547      	bpl.n	8012986 <__sflush_r+0xf6>
 80128f6:	2200      	movs	r2, #0
 80128f8:	6062      	str	r2, [r4, #4]
 80128fa:	04d9      	lsls	r1, r3, #19
 80128fc:	6922      	ldr	r2, [r4, #16]
 80128fe:	6022      	str	r2, [r4, #0]
 8012900:	d504      	bpl.n	801290c <__sflush_r+0x7c>
 8012902:	1c42      	adds	r2, r0, #1
 8012904:	d101      	bne.n	801290a <__sflush_r+0x7a>
 8012906:	682b      	ldr	r3, [r5, #0]
 8012908:	b903      	cbnz	r3, 801290c <__sflush_r+0x7c>
 801290a:	6560      	str	r0, [r4, #84]	; 0x54
 801290c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801290e:	602f      	str	r7, [r5, #0]
 8012910:	2900      	cmp	r1, #0
 8012912:	d0ca      	beq.n	80128aa <__sflush_r+0x1a>
 8012914:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8012918:	4299      	cmp	r1, r3
 801291a:	d002      	beq.n	8012922 <__sflush_r+0x92>
 801291c:	4628      	mov	r0, r5
 801291e:	f7ff fe23 	bl	8012568 <_free_r>
 8012922:	2000      	movs	r0, #0
 8012924:	6360      	str	r0, [r4, #52]	; 0x34
 8012926:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801292a:	6a21      	ldr	r1, [r4, #32]
 801292c:	2301      	movs	r3, #1
 801292e:	4628      	mov	r0, r5
 8012930:	47b0      	blx	r6
 8012932:	1c41      	adds	r1, r0, #1
 8012934:	d1c6      	bne.n	80128c4 <__sflush_r+0x34>
 8012936:	682b      	ldr	r3, [r5, #0]
 8012938:	2b00      	cmp	r3, #0
 801293a:	d0c3      	beq.n	80128c4 <__sflush_r+0x34>
 801293c:	2b1d      	cmp	r3, #29
 801293e:	d001      	beq.n	8012944 <__sflush_r+0xb4>
 8012940:	2b16      	cmp	r3, #22
 8012942:	d101      	bne.n	8012948 <__sflush_r+0xb8>
 8012944:	602f      	str	r7, [r5, #0]
 8012946:	e7b0      	b.n	80128aa <__sflush_r+0x1a>
 8012948:	89a3      	ldrh	r3, [r4, #12]
 801294a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801294e:	81a3      	strh	r3, [r4, #12]
 8012950:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012954:	690f      	ldr	r7, [r1, #16]
 8012956:	2f00      	cmp	r7, #0
 8012958:	d0a7      	beq.n	80128aa <__sflush_r+0x1a>
 801295a:	0793      	lsls	r3, r2, #30
 801295c:	680e      	ldr	r6, [r1, #0]
 801295e:	bf08      	it	eq
 8012960:	694b      	ldreq	r3, [r1, #20]
 8012962:	600f      	str	r7, [r1, #0]
 8012964:	bf18      	it	ne
 8012966:	2300      	movne	r3, #0
 8012968:	eba6 0807 	sub.w	r8, r6, r7
 801296c:	608b      	str	r3, [r1, #8]
 801296e:	f1b8 0f00 	cmp.w	r8, #0
 8012972:	dd9a      	ble.n	80128aa <__sflush_r+0x1a>
 8012974:	4643      	mov	r3, r8
 8012976:	463a      	mov	r2, r7
 8012978:	6a21      	ldr	r1, [r4, #32]
 801297a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801297c:	4628      	mov	r0, r5
 801297e:	47b0      	blx	r6
 8012980:	2800      	cmp	r0, #0
 8012982:	dc07      	bgt.n	8012994 <__sflush_r+0x104>
 8012984:	89a3      	ldrh	r3, [r4, #12]
 8012986:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801298a:	81a3      	strh	r3, [r4, #12]
 801298c:	f04f 30ff 	mov.w	r0, #4294967295
 8012990:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012994:	4407      	add	r7, r0
 8012996:	eba8 0800 	sub.w	r8, r8, r0
 801299a:	e7e8      	b.n	801296e <__sflush_r+0xde>
 801299c:	20400001 	.word	0x20400001

080129a0 <_fflush_r>:
 80129a0:	b538      	push	{r3, r4, r5, lr}
 80129a2:	690b      	ldr	r3, [r1, #16]
 80129a4:	4605      	mov	r5, r0
 80129a6:	460c      	mov	r4, r1
 80129a8:	b1db      	cbz	r3, 80129e2 <_fflush_r+0x42>
 80129aa:	b118      	cbz	r0, 80129b4 <_fflush_r+0x14>
 80129ac:	6983      	ldr	r3, [r0, #24]
 80129ae:	b90b      	cbnz	r3, 80129b4 <_fflush_r+0x14>
 80129b0:	f000 f860 	bl	8012a74 <__sinit>
 80129b4:	4b0c      	ldr	r3, [pc, #48]	; (80129e8 <_fflush_r+0x48>)
 80129b6:	429c      	cmp	r4, r3
 80129b8:	d109      	bne.n	80129ce <_fflush_r+0x2e>
 80129ba:	686c      	ldr	r4, [r5, #4]
 80129bc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80129c0:	b17b      	cbz	r3, 80129e2 <_fflush_r+0x42>
 80129c2:	4621      	mov	r1, r4
 80129c4:	4628      	mov	r0, r5
 80129c6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80129ca:	f7ff bf61 	b.w	8012890 <__sflush_r>
 80129ce:	4b07      	ldr	r3, [pc, #28]	; (80129ec <_fflush_r+0x4c>)
 80129d0:	429c      	cmp	r4, r3
 80129d2:	d101      	bne.n	80129d8 <_fflush_r+0x38>
 80129d4:	68ac      	ldr	r4, [r5, #8]
 80129d6:	e7f1      	b.n	80129bc <_fflush_r+0x1c>
 80129d8:	4b05      	ldr	r3, [pc, #20]	; (80129f0 <_fflush_r+0x50>)
 80129da:	429c      	cmp	r4, r3
 80129dc:	bf08      	it	eq
 80129de:	68ec      	ldreq	r4, [r5, #12]
 80129e0:	e7ec      	b.n	80129bc <_fflush_r+0x1c>
 80129e2:	2000      	movs	r0, #0
 80129e4:	bd38      	pop	{r3, r4, r5, pc}
 80129e6:	bf00      	nop
 80129e8:	08015024 	.word	0x08015024
 80129ec:	08015044 	.word	0x08015044
 80129f0:	08015004 	.word	0x08015004

080129f4 <_cleanup_r>:
 80129f4:	4901      	ldr	r1, [pc, #4]	; (80129fc <_cleanup_r+0x8>)
 80129f6:	f000 b8a9 	b.w	8012b4c <_fwalk_reent>
 80129fa:	bf00      	nop
 80129fc:	080129a1 	.word	0x080129a1

08012a00 <std.isra.0>:
 8012a00:	2300      	movs	r3, #0
 8012a02:	b510      	push	{r4, lr}
 8012a04:	4604      	mov	r4, r0
 8012a06:	6003      	str	r3, [r0, #0]
 8012a08:	6043      	str	r3, [r0, #4]
 8012a0a:	6083      	str	r3, [r0, #8]
 8012a0c:	8181      	strh	r1, [r0, #12]
 8012a0e:	6643      	str	r3, [r0, #100]	; 0x64
 8012a10:	81c2      	strh	r2, [r0, #14]
 8012a12:	6103      	str	r3, [r0, #16]
 8012a14:	6143      	str	r3, [r0, #20]
 8012a16:	6183      	str	r3, [r0, #24]
 8012a18:	4619      	mov	r1, r3
 8012a1a:	2208      	movs	r2, #8
 8012a1c:	305c      	adds	r0, #92	; 0x5c
 8012a1e:	f7ff fd9b 	bl	8012558 <memset>
 8012a22:	4b05      	ldr	r3, [pc, #20]	; (8012a38 <std.isra.0+0x38>)
 8012a24:	6263      	str	r3, [r4, #36]	; 0x24
 8012a26:	4b05      	ldr	r3, [pc, #20]	; (8012a3c <std.isra.0+0x3c>)
 8012a28:	62a3      	str	r3, [r4, #40]	; 0x28
 8012a2a:	4b05      	ldr	r3, [pc, #20]	; (8012a40 <std.isra.0+0x40>)
 8012a2c:	62e3      	str	r3, [r4, #44]	; 0x2c
 8012a2e:	4b05      	ldr	r3, [pc, #20]	; (8012a44 <std.isra.0+0x44>)
 8012a30:	6224      	str	r4, [r4, #32]
 8012a32:	6323      	str	r3, [r4, #48]	; 0x30
 8012a34:	bd10      	pop	{r4, pc}
 8012a36:	bf00      	nop
 8012a38:	08013201 	.word	0x08013201
 8012a3c:	08013223 	.word	0x08013223
 8012a40:	0801325b 	.word	0x0801325b
 8012a44:	0801327f 	.word	0x0801327f

08012a48 <__sfmoreglue>:
 8012a48:	b570      	push	{r4, r5, r6, lr}
 8012a4a:	1e4a      	subs	r2, r1, #1
 8012a4c:	2568      	movs	r5, #104	; 0x68
 8012a4e:	4355      	muls	r5, r2
 8012a50:	460e      	mov	r6, r1
 8012a52:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8012a56:	f7ff fdd5 	bl	8012604 <_malloc_r>
 8012a5a:	4604      	mov	r4, r0
 8012a5c:	b140      	cbz	r0, 8012a70 <__sfmoreglue+0x28>
 8012a5e:	2100      	movs	r1, #0
 8012a60:	e880 0042 	stmia.w	r0, {r1, r6}
 8012a64:	300c      	adds	r0, #12
 8012a66:	60a0      	str	r0, [r4, #8]
 8012a68:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8012a6c:	f7ff fd74 	bl	8012558 <memset>
 8012a70:	4620      	mov	r0, r4
 8012a72:	bd70      	pop	{r4, r5, r6, pc}

08012a74 <__sinit>:
 8012a74:	6983      	ldr	r3, [r0, #24]
 8012a76:	b510      	push	{r4, lr}
 8012a78:	4604      	mov	r4, r0
 8012a7a:	bb33      	cbnz	r3, 8012aca <__sinit+0x56>
 8012a7c:	6483      	str	r3, [r0, #72]	; 0x48
 8012a7e:	64c3      	str	r3, [r0, #76]	; 0x4c
 8012a80:	6503      	str	r3, [r0, #80]	; 0x50
 8012a82:	4b12      	ldr	r3, [pc, #72]	; (8012acc <__sinit+0x58>)
 8012a84:	4a12      	ldr	r2, [pc, #72]	; (8012ad0 <__sinit+0x5c>)
 8012a86:	681b      	ldr	r3, [r3, #0]
 8012a88:	6282      	str	r2, [r0, #40]	; 0x28
 8012a8a:	4298      	cmp	r0, r3
 8012a8c:	bf04      	itt	eq
 8012a8e:	2301      	moveq	r3, #1
 8012a90:	6183      	streq	r3, [r0, #24]
 8012a92:	f000 f81f 	bl	8012ad4 <__sfp>
 8012a96:	6060      	str	r0, [r4, #4]
 8012a98:	4620      	mov	r0, r4
 8012a9a:	f000 f81b 	bl	8012ad4 <__sfp>
 8012a9e:	60a0      	str	r0, [r4, #8]
 8012aa0:	4620      	mov	r0, r4
 8012aa2:	f000 f817 	bl	8012ad4 <__sfp>
 8012aa6:	2200      	movs	r2, #0
 8012aa8:	60e0      	str	r0, [r4, #12]
 8012aaa:	2104      	movs	r1, #4
 8012aac:	6860      	ldr	r0, [r4, #4]
 8012aae:	f7ff ffa7 	bl	8012a00 <std.isra.0>
 8012ab2:	2201      	movs	r2, #1
 8012ab4:	2109      	movs	r1, #9
 8012ab6:	68a0      	ldr	r0, [r4, #8]
 8012ab8:	f7ff ffa2 	bl	8012a00 <std.isra.0>
 8012abc:	2202      	movs	r2, #2
 8012abe:	2112      	movs	r1, #18
 8012ac0:	68e0      	ldr	r0, [r4, #12]
 8012ac2:	f7ff ff9d 	bl	8012a00 <std.isra.0>
 8012ac6:	2301      	movs	r3, #1
 8012ac8:	61a3      	str	r3, [r4, #24]
 8012aca:	bd10      	pop	{r4, pc}
 8012acc:	08015000 	.word	0x08015000
 8012ad0:	080129f5 	.word	0x080129f5

08012ad4 <__sfp>:
 8012ad4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012ad6:	4b1c      	ldr	r3, [pc, #112]	; (8012b48 <__sfp+0x74>)
 8012ad8:	681e      	ldr	r6, [r3, #0]
 8012ada:	69b3      	ldr	r3, [r6, #24]
 8012adc:	4607      	mov	r7, r0
 8012ade:	b913      	cbnz	r3, 8012ae6 <__sfp+0x12>
 8012ae0:	4630      	mov	r0, r6
 8012ae2:	f7ff ffc7 	bl	8012a74 <__sinit>
 8012ae6:	3648      	adds	r6, #72	; 0x48
 8012ae8:	68b4      	ldr	r4, [r6, #8]
 8012aea:	6873      	ldr	r3, [r6, #4]
 8012aec:	3b01      	subs	r3, #1
 8012aee:	d503      	bpl.n	8012af8 <__sfp+0x24>
 8012af0:	6833      	ldr	r3, [r6, #0]
 8012af2:	b133      	cbz	r3, 8012b02 <__sfp+0x2e>
 8012af4:	6836      	ldr	r6, [r6, #0]
 8012af6:	e7f7      	b.n	8012ae8 <__sfp+0x14>
 8012af8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8012afc:	b16d      	cbz	r5, 8012b1a <__sfp+0x46>
 8012afe:	3468      	adds	r4, #104	; 0x68
 8012b00:	e7f4      	b.n	8012aec <__sfp+0x18>
 8012b02:	2104      	movs	r1, #4
 8012b04:	4638      	mov	r0, r7
 8012b06:	f7ff ff9f 	bl	8012a48 <__sfmoreglue>
 8012b0a:	6030      	str	r0, [r6, #0]
 8012b0c:	2800      	cmp	r0, #0
 8012b0e:	d1f1      	bne.n	8012af4 <__sfp+0x20>
 8012b10:	230c      	movs	r3, #12
 8012b12:	603b      	str	r3, [r7, #0]
 8012b14:	4604      	mov	r4, r0
 8012b16:	4620      	mov	r0, r4
 8012b18:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012b1a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8012b1e:	81e3      	strh	r3, [r4, #14]
 8012b20:	2301      	movs	r3, #1
 8012b22:	81a3      	strh	r3, [r4, #12]
 8012b24:	6665      	str	r5, [r4, #100]	; 0x64
 8012b26:	6025      	str	r5, [r4, #0]
 8012b28:	60a5      	str	r5, [r4, #8]
 8012b2a:	6065      	str	r5, [r4, #4]
 8012b2c:	6125      	str	r5, [r4, #16]
 8012b2e:	6165      	str	r5, [r4, #20]
 8012b30:	61a5      	str	r5, [r4, #24]
 8012b32:	2208      	movs	r2, #8
 8012b34:	4629      	mov	r1, r5
 8012b36:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8012b3a:	f7ff fd0d 	bl	8012558 <memset>
 8012b3e:	6365      	str	r5, [r4, #52]	; 0x34
 8012b40:	63a5      	str	r5, [r4, #56]	; 0x38
 8012b42:	64a5      	str	r5, [r4, #72]	; 0x48
 8012b44:	64e5      	str	r5, [r4, #76]	; 0x4c
 8012b46:	e7e6      	b.n	8012b16 <__sfp+0x42>
 8012b48:	08015000 	.word	0x08015000

08012b4c <_fwalk_reent>:
 8012b4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012b50:	4680      	mov	r8, r0
 8012b52:	4689      	mov	r9, r1
 8012b54:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8012b58:	2600      	movs	r6, #0
 8012b5a:	b914      	cbnz	r4, 8012b62 <_fwalk_reent+0x16>
 8012b5c:	4630      	mov	r0, r6
 8012b5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012b62:	68a5      	ldr	r5, [r4, #8]
 8012b64:	6867      	ldr	r7, [r4, #4]
 8012b66:	3f01      	subs	r7, #1
 8012b68:	d501      	bpl.n	8012b6e <_fwalk_reent+0x22>
 8012b6a:	6824      	ldr	r4, [r4, #0]
 8012b6c:	e7f5      	b.n	8012b5a <_fwalk_reent+0xe>
 8012b6e:	89ab      	ldrh	r3, [r5, #12]
 8012b70:	2b01      	cmp	r3, #1
 8012b72:	d907      	bls.n	8012b84 <_fwalk_reent+0x38>
 8012b74:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8012b78:	3301      	adds	r3, #1
 8012b7a:	d003      	beq.n	8012b84 <_fwalk_reent+0x38>
 8012b7c:	4629      	mov	r1, r5
 8012b7e:	4640      	mov	r0, r8
 8012b80:	47c8      	blx	r9
 8012b82:	4306      	orrs	r6, r0
 8012b84:	3568      	adds	r5, #104	; 0x68
 8012b86:	e7ee      	b.n	8012b66 <_fwalk_reent+0x1a>

08012b88 <__swhatbuf_r>:
 8012b88:	b570      	push	{r4, r5, r6, lr}
 8012b8a:	460e      	mov	r6, r1
 8012b8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012b90:	2900      	cmp	r1, #0
 8012b92:	b090      	sub	sp, #64	; 0x40
 8012b94:	4614      	mov	r4, r2
 8012b96:	461d      	mov	r5, r3
 8012b98:	da07      	bge.n	8012baa <__swhatbuf_r+0x22>
 8012b9a:	2300      	movs	r3, #0
 8012b9c:	602b      	str	r3, [r5, #0]
 8012b9e:	89b3      	ldrh	r3, [r6, #12]
 8012ba0:	061a      	lsls	r2, r3, #24
 8012ba2:	d410      	bmi.n	8012bc6 <__swhatbuf_r+0x3e>
 8012ba4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8012ba8:	e00e      	b.n	8012bc8 <__swhatbuf_r+0x40>
 8012baa:	aa01      	add	r2, sp, #4
 8012bac:	f000 fb8e 	bl	80132cc <_fstat_r>
 8012bb0:	2800      	cmp	r0, #0
 8012bb2:	dbf2      	blt.n	8012b9a <__swhatbuf_r+0x12>
 8012bb4:	9a02      	ldr	r2, [sp, #8]
 8012bb6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8012bba:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8012bbe:	425a      	negs	r2, r3
 8012bc0:	415a      	adcs	r2, r3
 8012bc2:	602a      	str	r2, [r5, #0]
 8012bc4:	e7ee      	b.n	8012ba4 <__swhatbuf_r+0x1c>
 8012bc6:	2340      	movs	r3, #64	; 0x40
 8012bc8:	2000      	movs	r0, #0
 8012bca:	6023      	str	r3, [r4, #0]
 8012bcc:	b010      	add	sp, #64	; 0x40
 8012bce:	bd70      	pop	{r4, r5, r6, pc}

08012bd0 <__smakebuf_r>:
 8012bd0:	898b      	ldrh	r3, [r1, #12]
 8012bd2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8012bd4:	079d      	lsls	r5, r3, #30
 8012bd6:	4606      	mov	r6, r0
 8012bd8:	460c      	mov	r4, r1
 8012bda:	d507      	bpl.n	8012bec <__smakebuf_r+0x1c>
 8012bdc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8012be0:	6023      	str	r3, [r4, #0]
 8012be2:	6123      	str	r3, [r4, #16]
 8012be4:	2301      	movs	r3, #1
 8012be6:	6163      	str	r3, [r4, #20]
 8012be8:	b002      	add	sp, #8
 8012bea:	bd70      	pop	{r4, r5, r6, pc}
 8012bec:	ab01      	add	r3, sp, #4
 8012bee:	466a      	mov	r2, sp
 8012bf0:	f7ff ffca 	bl	8012b88 <__swhatbuf_r>
 8012bf4:	9900      	ldr	r1, [sp, #0]
 8012bf6:	4605      	mov	r5, r0
 8012bf8:	4630      	mov	r0, r6
 8012bfa:	f7ff fd03 	bl	8012604 <_malloc_r>
 8012bfe:	b948      	cbnz	r0, 8012c14 <__smakebuf_r+0x44>
 8012c00:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012c04:	059a      	lsls	r2, r3, #22
 8012c06:	d4ef      	bmi.n	8012be8 <__smakebuf_r+0x18>
 8012c08:	f023 0303 	bic.w	r3, r3, #3
 8012c0c:	f043 0302 	orr.w	r3, r3, #2
 8012c10:	81a3      	strh	r3, [r4, #12]
 8012c12:	e7e3      	b.n	8012bdc <__smakebuf_r+0xc>
 8012c14:	4b0d      	ldr	r3, [pc, #52]	; (8012c4c <__smakebuf_r+0x7c>)
 8012c16:	62b3      	str	r3, [r6, #40]	; 0x28
 8012c18:	89a3      	ldrh	r3, [r4, #12]
 8012c1a:	6020      	str	r0, [r4, #0]
 8012c1c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8012c20:	81a3      	strh	r3, [r4, #12]
 8012c22:	9b00      	ldr	r3, [sp, #0]
 8012c24:	6163      	str	r3, [r4, #20]
 8012c26:	9b01      	ldr	r3, [sp, #4]
 8012c28:	6120      	str	r0, [r4, #16]
 8012c2a:	b15b      	cbz	r3, 8012c44 <__smakebuf_r+0x74>
 8012c2c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012c30:	4630      	mov	r0, r6
 8012c32:	f000 fb5d 	bl	80132f0 <_isatty_r>
 8012c36:	b128      	cbz	r0, 8012c44 <__smakebuf_r+0x74>
 8012c38:	89a3      	ldrh	r3, [r4, #12]
 8012c3a:	f023 0303 	bic.w	r3, r3, #3
 8012c3e:	f043 0301 	orr.w	r3, r3, #1
 8012c42:	81a3      	strh	r3, [r4, #12]
 8012c44:	89a3      	ldrh	r3, [r4, #12]
 8012c46:	431d      	orrs	r5, r3
 8012c48:	81a5      	strh	r5, [r4, #12]
 8012c4a:	e7cd      	b.n	8012be8 <__smakebuf_r+0x18>
 8012c4c:	080129f5 	.word	0x080129f5

08012c50 <__malloc_lock>:
 8012c50:	4770      	bx	lr

08012c52 <__malloc_unlock>:
 8012c52:	4770      	bx	lr

08012c54 <__sfputc_r>:
 8012c54:	6893      	ldr	r3, [r2, #8]
 8012c56:	3b01      	subs	r3, #1
 8012c58:	2b00      	cmp	r3, #0
 8012c5a:	b410      	push	{r4}
 8012c5c:	6093      	str	r3, [r2, #8]
 8012c5e:	da09      	bge.n	8012c74 <__sfputc_r+0x20>
 8012c60:	6994      	ldr	r4, [r2, #24]
 8012c62:	42a3      	cmp	r3, r4
 8012c64:	db02      	blt.n	8012c6c <__sfputc_r+0x18>
 8012c66:	b2cb      	uxtb	r3, r1
 8012c68:	2b0a      	cmp	r3, #10
 8012c6a:	d103      	bne.n	8012c74 <__sfputc_r+0x20>
 8012c6c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012c70:	f7ff bd4e 	b.w	8012710 <__swbuf_r>
 8012c74:	6813      	ldr	r3, [r2, #0]
 8012c76:	1c58      	adds	r0, r3, #1
 8012c78:	6010      	str	r0, [r2, #0]
 8012c7a:	7019      	strb	r1, [r3, #0]
 8012c7c:	b2c8      	uxtb	r0, r1
 8012c7e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012c82:	4770      	bx	lr

08012c84 <__sfputs_r>:
 8012c84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012c86:	4606      	mov	r6, r0
 8012c88:	460f      	mov	r7, r1
 8012c8a:	4614      	mov	r4, r2
 8012c8c:	18d5      	adds	r5, r2, r3
 8012c8e:	42ac      	cmp	r4, r5
 8012c90:	d101      	bne.n	8012c96 <__sfputs_r+0x12>
 8012c92:	2000      	movs	r0, #0
 8012c94:	e007      	b.n	8012ca6 <__sfputs_r+0x22>
 8012c96:	463a      	mov	r2, r7
 8012c98:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012c9c:	4630      	mov	r0, r6
 8012c9e:	f7ff ffd9 	bl	8012c54 <__sfputc_r>
 8012ca2:	1c43      	adds	r3, r0, #1
 8012ca4:	d1f3      	bne.n	8012c8e <__sfputs_r+0xa>
 8012ca6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08012ca8 <_vfiprintf_r>:
 8012ca8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012cac:	b09d      	sub	sp, #116	; 0x74
 8012cae:	460c      	mov	r4, r1
 8012cb0:	4617      	mov	r7, r2
 8012cb2:	9303      	str	r3, [sp, #12]
 8012cb4:	4606      	mov	r6, r0
 8012cb6:	b118      	cbz	r0, 8012cc0 <_vfiprintf_r+0x18>
 8012cb8:	6983      	ldr	r3, [r0, #24]
 8012cba:	b90b      	cbnz	r3, 8012cc0 <_vfiprintf_r+0x18>
 8012cbc:	f7ff feda 	bl	8012a74 <__sinit>
 8012cc0:	4b7c      	ldr	r3, [pc, #496]	; (8012eb4 <_vfiprintf_r+0x20c>)
 8012cc2:	429c      	cmp	r4, r3
 8012cc4:	d157      	bne.n	8012d76 <_vfiprintf_r+0xce>
 8012cc6:	6874      	ldr	r4, [r6, #4]
 8012cc8:	89a3      	ldrh	r3, [r4, #12]
 8012cca:	0718      	lsls	r0, r3, #28
 8012ccc:	d55d      	bpl.n	8012d8a <_vfiprintf_r+0xe2>
 8012cce:	6923      	ldr	r3, [r4, #16]
 8012cd0:	2b00      	cmp	r3, #0
 8012cd2:	d05a      	beq.n	8012d8a <_vfiprintf_r+0xe2>
 8012cd4:	2300      	movs	r3, #0
 8012cd6:	9309      	str	r3, [sp, #36]	; 0x24
 8012cd8:	2320      	movs	r3, #32
 8012cda:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8012cde:	2330      	movs	r3, #48	; 0x30
 8012ce0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8012ce4:	f04f 0b01 	mov.w	fp, #1
 8012ce8:	46b8      	mov	r8, r7
 8012cea:	4645      	mov	r5, r8
 8012cec:	f815 3b01 	ldrb.w	r3, [r5], #1
 8012cf0:	2b00      	cmp	r3, #0
 8012cf2:	d155      	bne.n	8012da0 <_vfiprintf_r+0xf8>
 8012cf4:	ebb8 0a07 	subs.w	sl, r8, r7
 8012cf8:	d00b      	beq.n	8012d12 <_vfiprintf_r+0x6a>
 8012cfa:	4653      	mov	r3, sl
 8012cfc:	463a      	mov	r2, r7
 8012cfe:	4621      	mov	r1, r4
 8012d00:	4630      	mov	r0, r6
 8012d02:	f7ff ffbf 	bl	8012c84 <__sfputs_r>
 8012d06:	3001      	adds	r0, #1
 8012d08:	f000 80c4 	beq.w	8012e94 <_vfiprintf_r+0x1ec>
 8012d0c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012d0e:	4453      	add	r3, sl
 8012d10:	9309      	str	r3, [sp, #36]	; 0x24
 8012d12:	f898 3000 	ldrb.w	r3, [r8]
 8012d16:	2b00      	cmp	r3, #0
 8012d18:	f000 80bc 	beq.w	8012e94 <_vfiprintf_r+0x1ec>
 8012d1c:	2300      	movs	r3, #0
 8012d1e:	f04f 32ff 	mov.w	r2, #4294967295
 8012d22:	9304      	str	r3, [sp, #16]
 8012d24:	9307      	str	r3, [sp, #28]
 8012d26:	9205      	str	r2, [sp, #20]
 8012d28:	9306      	str	r3, [sp, #24]
 8012d2a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8012d2e:	931a      	str	r3, [sp, #104]	; 0x68
 8012d30:	2205      	movs	r2, #5
 8012d32:	7829      	ldrb	r1, [r5, #0]
 8012d34:	4860      	ldr	r0, [pc, #384]	; (8012eb8 <_vfiprintf_r+0x210>)
 8012d36:	f7ed fadb 	bl	80002f0 <memchr>
 8012d3a:	f105 0801 	add.w	r8, r5, #1
 8012d3e:	9b04      	ldr	r3, [sp, #16]
 8012d40:	2800      	cmp	r0, #0
 8012d42:	d131      	bne.n	8012da8 <_vfiprintf_r+0x100>
 8012d44:	06d9      	lsls	r1, r3, #27
 8012d46:	bf44      	itt	mi
 8012d48:	2220      	movmi	r2, #32
 8012d4a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8012d4e:	071a      	lsls	r2, r3, #28
 8012d50:	bf44      	itt	mi
 8012d52:	222b      	movmi	r2, #43	; 0x2b
 8012d54:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8012d58:	782a      	ldrb	r2, [r5, #0]
 8012d5a:	2a2a      	cmp	r2, #42	; 0x2a
 8012d5c:	d02c      	beq.n	8012db8 <_vfiprintf_r+0x110>
 8012d5e:	9a07      	ldr	r2, [sp, #28]
 8012d60:	2100      	movs	r1, #0
 8012d62:	200a      	movs	r0, #10
 8012d64:	46a8      	mov	r8, r5
 8012d66:	3501      	adds	r5, #1
 8012d68:	f898 3000 	ldrb.w	r3, [r8]
 8012d6c:	3b30      	subs	r3, #48	; 0x30
 8012d6e:	2b09      	cmp	r3, #9
 8012d70:	d96d      	bls.n	8012e4e <_vfiprintf_r+0x1a6>
 8012d72:	b371      	cbz	r1, 8012dd2 <_vfiprintf_r+0x12a>
 8012d74:	e026      	b.n	8012dc4 <_vfiprintf_r+0x11c>
 8012d76:	4b51      	ldr	r3, [pc, #324]	; (8012ebc <_vfiprintf_r+0x214>)
 8012d78:	429c      	cmp	r4, r3
 8012d7a:	d101      	bne.n	8012d80 <_vfiprintf_r+0xd8>
 8012d7c:	68b4      	ldr	r4, [r6, #8]
 8012d7e:	e7a3      	b.n	8012cc8 <_vfiprintf_r+0x20>
 8012d80:	4b4f      	ldr	r3, [pc, #316]	; (8012ec0 <_vfiprintf_r+0x218>)
 8012d82:	429c      	cmp	r4, r3
 8012d84:	bf08      	it	eq
 8012d86:	68f4      	ldreq	r4, [r6, #12]
 8012d88:	e79e      	b.n	8012cc8 <_vfiprintf_r+0x20>
 8012d8a:	4621      	mov	r1, r4
 8012d8c:	4630      	mov	r0, r6
 8012d8e:	f7ff fd11 	bl	80127b4 <__swsetup_r>
 8012d92:	2800      	cmp	r0, #0
 8012d94:	d09e      	beq.n	8012cd4 <_vfiprintf_r+0x2c>
 8012d96:	f04f 30ff 	mov.w	r0, #4294967295
 8012d9a:	b01d      	add	sp, #116	; 0x74
 8012d9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012da0:	2b25      	cmp	r3, #37	; 0x25
 8012da2:	d0a7      	beq.n	8012cf4 <_vfiprintf_r+0x4c>
 8012da4:	46a8      	mov	r8, r5
 8012da6:	e7a0      	b.n	8012cea <_vfiprintf_r+0x42>
 8012da8:	4a43      	ldr	r2, [pc, #268]	; (8012eb8 <_vfiprintf_r+0x210>)
 8012daa:	1a80      	subs	r0, r0, r2
 8012dac:	fa0b f000 	lsl.w	r0, fp, r0
 8012db0:	4318      	orrs	r0, r3
 8012db2:	9004      	str	r0, [sp, #16]
 8012db4:	4645      	mov	r5, r8
 8012db6:	e7bb      	b.n	8012d30 <_vfiprintf_r+0x88>
 8012db8:	9a03      	ldr	r2, [sp, #12]
 8012dba:	1d11      	adds	r1, r2, #4
 8012dbc:	6812      	ldr	r2, [r2, #0]
 8012dbe:	9103      	str	r1, [sp, #12]
 8012dc0:	2a00      	cmp	r2, #0
 8012dc2:	db01      	blt.n	8012dc8 <_vfiprintf_r+0x120>
 8012dc4:	9207      	str	r2, [sp, #28]
 8012dc6:	e004      	b.n	8012dd2 <_vfiprintf_r+0x12a>
 8012dc8:	4252      	negs	r2, r2
 8012dca:	f043 0302 	orr.w	r3, r3, #2
 8012dce:	9207      	str	r2, [sp, #28]
 8012dd0:	9304      	str	r3, [sp, #16]
 8012dd2:	f898 3000 	ldrb.w	r3, [r8]
 8012dd6:	2b2e      	cmp	r3, #46	; 0x2e
 8012dd8:	d110      	bne.n	8012dfc <_vfiprintf_r+0x154>
 8012dda:	f898 3001 	ldrb.w	r3, [r8, #1]
 8012dde:	2b2a      	cmp	r3, #42	; 0x2a
 8012de0:	f108 0101 	add.w	r1, r8, #1
 8012de4:	d137      	bne.n	8012e56 <_vfiprintf_r+0x1ae>
 8012de6:	9b03      	ldr	r3, [sp, #12]
 8012de8:	1d1a      	adds	r2, r3, #4
 8012dea:	681b      	ldr	r3, [r3, #0]
 8012dec:	9203      	str	r2, [sp, #12]
 8012dee:	2b00      	cmp	r3, #0
 8012df0:	bfb8      	it	lt
 8012df2:	f04f 33ff 	movlt.w	r3, #4294967295
 8012df6:	f108 0802 	add.w	r8, r8, #2
 8012dfa:	9305      	str	r3, [sp, #20]
 8012dfc:	4d31      	ldr	r5, [pc, #196]	; (8012ec4 <_vfiprintf_r+0x21c>)
 8012dfe:	f898 1000 	ldrb.w	r1, [r8]
 8012e02:	2203      	movs	r2, #3
 8012e04:	4628      	mov	r0, r5
 8012e06:	f7ed fa73 	bl	80002f0 <memchr>
 8012e0a:	b140      	cbz	r0, 8012e1e <_vfiprintf_r+0x176>
 8012e0c:	2340      	movs	r3, #64	; 0x40
 8012e0e:	1b40      	subs	r0, r0, r5
 8012e10:	fa03 f000 	lsl.w	r0, r3, r0
 8012e14:	9b04      	ldr	r3, [sp, #16]
 8012e16:	4303      	orrs	r3, r0
 8012e18:	9304      	str	r3, [sp, #16]
 8012e1a:	f108 0801 	add.w	r8, r8, #1
 8012e1e:	f898 1000 	ldrb.w	r1, [r8]
 8012e22:	4829      	ldr	r0, [pc, #164]	; (8012ec8 <_vfiprintf_r+0x220>)
 8012e24:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8012e28:	2206      	movs	r2, #6
 8012e2a:	f108 0701 	add.w	r7, r8, #1
 8012e2e:	f7ed fa5f 	bl	80002f0 <memchr>
 8012e32:	2800      	cmp	r0, #0
 8012e34:	d034      	beq.n	8012ea0 <_vfiprintf_r+0x1f8>
 8012e36:	4b25      	ldr	r3, [pc, #148]	; (8012ecc <_vfiprintf_r+0x224>)
 8012e38:	bb03      	cbnz	r3, 8012e7c <_vfiprintf_r+0x1d4>
 8012e3a:	9b03      	ldr	r3, [sp, #12]
 8012e3c:	3307      	adds	r3, #7
 8012e3e:	f023 0307 	bic.w	r3, r3, #7
 8012e42:	3308      	adds	r3, #8
 8012e44:	9303      	str	r3, [sp, #12]
 8012e46:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012e48:	444b      	add	r3, r9
 8012e4a:	9309      	str	r3, [sp, #36]	; 0x24
 8012e4c:	e74c      	b.n	8012ce8 <_vfiprintf_r+0x40>
 8012e4e:	fb00 3202 	mla	r2, r0, r2, r3
 8012e52:	2101      	movs	r1, #1
 8012e54:	e786      	b.n	8012d64 <_vfiprintf_r+0xbc>
 8012e56:	2300      	movs	r3, #0
 8012e58:	9305      	str	r3, [sp, #20]
 8012e5a:	4618      	mov	r0, r3
 8012e5c:	250a      	movs	r5, #10
 8012e5e:	4688      	mov	r8, r1
 8012e60:	3101      	adds	r1, #1
 8012e62:	f898 2000 	ldrb.w	r2, [r8]
 8012e66:	3a30      	subs	r2, #48	; 0x30
 8012e68:	2a09      	cmp	r2, #9
 8012e6a:	d903      	bls.n	8012e74 <_vfiprintf_r+0x1cc>
 8012e6c:	2b00      	cmp	r3, #0
 8012e6e:	d0c5      	beq.n	8012dfc <_vfiprintf_r+0x154>
 8012e70:	9005      	str	r0, [sp, #20]
 8012e72:	e7c3      	b.n	8012dfc <_vfiprintf_r+0x154>
 8012e74:	fb05 2000 	mla	r0, r5, r0, r2
 8012e78:	2301      	movs	r3, #1
 8012e7a:	e7f0      	b.n	8012e5e <_vfiprintf_r+0x1b6>
 8012e7c:	ab03      	add	r3, sp, #12
 8012e7e:	9300      	str	r3, [sp, #0]
 8012e80:	4622      	mov	r2, r4
 8012e82:	4b13      	ldr	r3, [pc, #76]	; (8012ed0 <_vfiprintf_r+0x228>)
 8012e84:	a904      	add	r1, sp, #16
 8012e86:	4630      	mov	r0, r6
 8012e88:	f3af 8000 	nop.w
 8012e8c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8012e90:	4681      	mov	r9, r0
 8012e92:	d1d8      	bne.n	8012e46 <_vfiprintf_r+0x19e>
 8012e94:	89a3      	ldrh	r3, [r4, #12]
 8012e96:	065b      	lsls	r3, r3, #25
 8012e98:	f53f af7d 	bmi.w	8012d96 <_vfiprintf_r+0xee>
 8012e9c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8012e9e:	e77c      	b.n	8012d9a <_vfiprintf_r+0xf2>
 8012ea0:	ab03      	add	r3, sp, #12
 8012ea2:	9300      	str	r3, [sp, #0]
 8012ea4:	4622      	mov	r2, r4
 8012ea6:	4b0a      	ldr	r3, [pc, #40]	; (8012ed0 <_vfiprintf_r+0x228>)
 8012ea8:	a904      	add	r1, sp, #16
 8012eaa:	4630      	mov	r0, r6
 8012eac:	f000 f888 	bl	8012fc0 <_printf_i>
 8012eb0:	e7ec      	b.n	8012e8c <_vfiprintf_r+0x1e4>
 8012eb2:	bf00      	nop
 8012eb4:	08015024 	.word	0x08015024
 8012eb8:	08015064 	.word	0x08015064
 8012ebc:	08015044 	.word	0x08015044
 8012ec0:	08015004 	.word	0x08015004
 8012ec4:	0801506a 	.word	0x0801506a
 8012ec8:	0801506e 	.word	0x0801506e
 8012ecc:	00000000 	.word	0x00000000
 8012ed0:	08012c85 	.word	0x08012c85

08012ed4 <_printf_common>:
 8012ed4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012ed8:	4691      	mov	r9, r2
 8012eda:	461f      	mov	r7, r3
 8012edc:	688a      	ldr	r2, [r1, #8]
 8012ede:	690b      	ldr	r3, [r1, #16]
 8012ee0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8012ee4:	4293      	cmp	r3, r2
 8012ee6:	bfb8      	it	lt
 8012ee8:	4613      	movlt	r3, r2
 8012eea:	f8c9 3000 	str.w	r3, [r9]
 8012eee:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8012ef2:	4606      	mov	r6, r0
 8012ef4:	460c      	mov	r4, r1
 8012ef6:	b112      	cbz	r2, 8012efe <_printf_common+0x2a>
 8012ef8:	3301      	adds	r3, #1
 8012efa:	f8c9 3000 	str.w	r3, [r9]
 8012efe:	6823      	ldr	r3, [r4, #0]
 8012f00:	0699      	lsls	r1, r3, #26
 8012f02:	bf42      	ittt	mi
 8012f04:	f8d9 3000 	ldrmi.w	r3, [r9]
 8012f08:	3302      	addmi	r3, #2
 8012f0a:	f8c9 3000 	strmi.w	r3, [r9]
 8012f0e:	6825      	ldr	r5, [r4, #0]
 8012f10:	f015 0506 	ands.w	r5, r5, #6
 8012f14:	d107      	bne.n	8012f26 <_printf_common+0x52>
 8012f16:	f104 0a19 	add.w	sl, r4, #25
 8012f1a:	68e3      	ldr	r3, [r4, #12]
 8012f1c:	f8d9 2000 	ldr.w	r2, [r9]
 8012f20:	1a9b      	subs	r3, r3, r2
 8012f22:	429d      	cmp	r5, r3
 8012f24:	db29      	blt.n	8012f7a <_printf_common+0xa6>
 8012f26:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8012f2a:	6822      	ldr	r2, [r4, #0]
 8012f2c:	3300      	adds	r3, #0
 8012f2e:	bf18      	it	ne
 8012f30:	2301      	movne	r3, #1
 8012f32:	0692      	lsls	r2, r2, #26
 8012f34:	d42e      	bmi.n	8012f94 <_printf_common+0xc0>
 8012f36:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8012f3a:	4639      	mov	r1, r7
 8012f3c:	4630      	mov	r0, r6
 8012f3e:	47c0      	blx	r8
 8012f40:	3001      	adds	r0, #1
 8012f42:	d021      	beq.n	8012f88 <_printf_common+0xb4>
 8012f44:	6823      	ldr	r3, [r4, #0]
 8012f46:	68e5      	ldr	r5, [r4, #12]
 8012f48:	f8d9 2000 	ldr.w	r2, [r9]
 8012f4c:	f003 0306 	and.w	r3, r3, #6
 8012f50:	2b04      	cmp	r3, #4
 8012f52:	bf08      	it	eq
 8012f54:	1aad      	subeq	r5, r5, r2
 8012f56:	68a3      	ldr	r3, [r4, #8]
 8012f58:	6922      	ldr	r2, [r4, #16]
 8012f5a:	bf0c      	ite	eq
 8012f5c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8012f60:	2500      	movne	r5, #0
 8012f62:	4293      	cmp	r3, r2
 8012f64:	bfc4      	itt	gt
 8012f66:	1a9b      	subgt	r3, r3, r2
 8012f68:	18ed      	addgt	r5, r5, r3
 8012f6a:	f04f 0900 	mov.w	r9, #0
 8012f6e:	341a      	adds	r4, #26
 8012f70:	454d      	cmp	r5, r9
 8012f72:	d11b      	bne.n	8012fac <_printf_common+0xd8>
 8012f74:	2000      	movs	r0, #0
 8012f76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012f7a:	2301      	movs	r3, #1
 8012f7c:	4652      	mov	r2, sl
 8012f7e:	4639      	mov	r1, r7
 8012f80:	4630      	mov	r0, r6
 8012f82:	47c0      	blx	r8
 8012f84:	3001      	adds	r0, #1
 8012f86:	d103      	bne.n	8012f90 <_printf_common+0xbc>
 8012f88:	f04f 30ff 	mov.w	r0, #4294967295
 8012f8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012f90:	3501      	adds	r5, #1
 8012f92:	e7c2      	b.n	8012f1a <_printf_common+0x46>
 8012f94:	18e1      	adds	r1, r4, r3
 8012f96:	1c5a      	adds	r2, r3, #1
 8012f98:	2030      	movs	r0, #48	; 0x30
 8012f9a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8012f9e:	4422      	add	r2, r4
 8012fa0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8012fa4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8012fa8:	3302      	adds	r3, #2
 8012faa:	e7c4      	b.n	8012f36 <_printf_common+0x62>
 8012fac:	2301      	movs	r3, #1
 8012fae:	4622      	mov	r2, r4
 8012fb0:	4639      	mov	r1, r7
 8012fb2:	4630      	mov	r0, r6
 8012fb4:	47c0      	blx	r8
 8012fb6:	3001      	adds	r0, #1
 8012fb8:	d0e6      	beq.n	8012f88 <_printf_common+0xb4>
 8012fba:	f109 0901 	add.w	r9, r9, #1
 8012fbe:	e7d7      	b.n	8012f70 <_printf_common+0x9c>

08012fc0 <_printf_i>:
 8012fc0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8012fc4:	4617      	mov	r7, r2
 8012fc6:	7e0a      	ldrb	r2, [r1, #24]
 8012fc8:	b085      	sub	sp, #20
 8012fca:	2a6e      	cmp	r2, #110	; 0x6e
 8012fcc:	4698      	mov	r8, r3
 8012fce:	4606      	mov	r6, r0
 8012fd0:	460c      	mov	r4, r1
 8012fd2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8012fd4:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8012fd8:	f000 80bc 	beq.w	8013154 <_printf_i+0x194>
 8012fdc:	d81a      	bhi.n	8013014 <_printf_i+0x54>
 8012fde:	2a63      	cmp	r2, #99	; 0x63
 8012fe0:	d02e      	beq.n	8013040 <_printf_i+0x80>
 8012fe2:	d80a      	bhi.n	8012ffa <_printf_i+0x3a>
 8012fe4:	2a00      	cmp	r2, #0
 8012fe6:	f000 80c8 	beq.w	801317a <_printf_i+0x1ba>
 8012fea:	2a58      	cmp	r2, #88	; 0x58
 8012fec:	f000 808a 	beq.w	8013104 <_printf_i+0x144>
 8012ff0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8012ff4:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8012ff8:	e02a      	b.n	8013050 <_printf_i+0x90>
 8012ffa:	2a64      	cmp	r2, #100	; 0x64
 8012ffc:	d001      	beq.n	8013002 <_printf_i+0x42>
 8012ffe:	2a69      	cmp	r2, #105	; 0x69
 8013000:	d1f6      	bne.n	8012ff0 <_printf_i+0x30>
 8013002:	6821      	ldr	r1, [r4, #0]
 8013004:	681a      	ldr	r2, [r3, #0]
 8013006:	f011 0f80 	tst.w	r1, #128	; 0x80
 801300a:	d023      	beq.n	8013054 <_printf_i+0x94>
 801300c:	1d11      	adds	r1, r2, #4
 801300e:	6019      	str	r1, [r3, #0]
 8013010:	6813      	ldr	r3, [r2, #0]
 8013012:	e027      	b.n	8013064 <_printf_i+0xa4>
 8013014:	2a73      	cmp	r2, #115	; 0x73
 8013016:	f000 80b4 	beq.w	8013182 <_printf_i+0x1c2>
 801301a:	d808      	bhi.n	801302e <_printf_i+0x6e>
 801301c:	2a6f      	cmp	r2, #111	; 0x6f
 801301e:	d02a      	beq.n	8013076 <_printf_i+0xb6>
 8013020:	2a70      	cmp	r2, #112	; 0x70
 8013022:	d1e5      	bne.n	8012ff0 <_printf_i+0x30>
 8013024:	680a      	ldr	r2, [r1, #0]
 8013026:	f042 0220 	orr.w	r2, r2, #32
 801302a:	600a      	str	r2, [r1, #0]
 801302c:	e003      	b.n	8013036 <_printf_i+0x76>
 801302e:	2a75      	cmp	r2, #117	; 0x75
 8013030:	d021      	beq.n	8013076 <_printf_i+0xb6>
 8013032:	2a78      	cmp	r2, #120	; 0x78
 8013034:	d1dc      	bne.n	8012ff0 <_printf_i+0x30>
 8013036:	2278      	movs	r2, #120	; 0x78
 8013038:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 801303c:	496e      	ldr	r1, [pc, #440]	; (80131f8 <_printf_i+0x238>)
 801303e:	e064      	b.n	801310a <_printf_i+0x14a>
 8013040:	681a      	ldr	r2, [r3, #0]
 8013042:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8013046:	1d11      	adds	r1, r2, #4
 8013048:	6019      	str	r1, [r3, #0]
 801304a:	6813      	ldr	r3, [r2, #0]
 801304c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8013050:	2301      	movs	r3, #1
 8013052:	e0a3      	b.n	801319c <_printf_i+0x1dc>
 8013054:	f011 0f40 	tst.w	r1, #64	; 0x40
 8013058:	f102 0104 	add.w	r1, r2, #4
 801305c:	6019      	str	r1, [r3, #0]
 801305e:	d0d7      	beq.n	8013010 <_printf_i+0x50>
 8013060:	f9b2 3000 	ldrsh.w	r3, [r2]
 8013064:	2b00      	cmp	r3, #0
 8013066:	da03      	bge.n	8013070 <_printf_i+0xb0>
 8013068:	222d      	movs	r2, #45	; 0x2d
 801306a:	425b      	negs	r3, r3
 801306c:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8013070:	4962      	ldr	r1, [pc, #392]	; (80131fc <_printf_i+0x23c>)
 8013072:	220a      	movs	r2, #10
 8013074:	e017      	b.n	80130a6 <_printf_i+0xe6>
 8013076:	6820      	ldr	r0, [r4, #0]
 8013078:	6819      	ldr	r1, [r3, #0]
 801307a:	f010 0f80 	tst.w	r0, #128	; 0x80
 801307e:	d003      	beq.n	8013088 <_printf_i+0xc8>
 8013080:	1d08      	adds	r0, r1, #4
 8013082:	6018      	str	r0, [r3, #0]
 8013084:	680b      	ldr	r3, [r1, #0]
 8013086:	e006      	b.n	8013096 <_printf_i+0xd6>
 8013088:	f010 0f40 	tst.w	r0, #64	; 0x40
 801308c:	f101 0004 	add.w	r0, r1, #4
 8013090:	6018      	str	r0, [r3, #0]
 8013092:	d0f7      	beq.n	8013084 <_printf_i+0xc4>
 8013094:	880b      	ldrh	r3, [r1, #0]
 8013096:	4959      	ldr	r1, [pc, #356]	; (80131fc <_printf_i+0x23c>)
 8013098:	2a6f      	cmp	r2, #111	; 0x6f
 801309a:	bf14      	ite	ne
 801309c:	220a      	movne	r2, #10
 801309e:	2208      	moveq	r2, #8
 80130a0:	2000      	movs	r0, #0
 80130a2:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 80130a6:	6865      	ldr	r5, [r4, #4]
 80130a8:	60a5      	str	r5, [r4, #8]
 80130aa:	2d00      	cmp	r5, #0
 80130ac:	f2c0 809c 	blt.w	80131e8 <_printf_i+0x228>
 80130b0:	6820      	ldr	r0, [r4, #0]
 80130b2:	f020 0004 	bic.w	r0, r0, #4
 80130b6:	6020      	str	r0, [r4, #0]
 80130b8:	2b00      	cmp	r3, #0
 80130ba:	d13f      	bne.n	801313c <_printf_i+0x17c>
 80130bc:	2d00      	cmp	r5, #0
 80130be:	f040 8095 	bne.w	80131ec <_printf_i+0x22c>
 80130c2:	4675      	mov	r5, lr
 80130c4:	2a08      	cmp	r2, #8
 80130c6:	d10b      	bne.n	80130e0 <_printf_i+0x120>
 80130c8:	6823      	ldr	r3, [r4, #0]
 80130ca:	07da      	lsls	r2, r3, #31
 80130cc:	d508      	bpl.n	80130e0 <_printf_i+0x120>
 80130ce:	6923      	ldr	r3, [r4, #16]
 80130d0:	6862      	ldr	r2, [r4, #4]
 80130d2:	429a      	cmp	r2, r3
 80130d4:	bfde      	ittt	le
 80130d6:	2330      	movle	r3, #48	; 0x30
 80130d8:	f805 3c01 	strble.w	r3, [r5, #-1]
 80130dc:	f105 35ff 	addle.w	r5, r5, #4294967295
 80130e0:	ebae 0305 	sub.w	r3, lr, r5
 80130e4:	6123      	str	r3, [r4, #16]
 80130e6:	f8cd 8000 	str.w	r8, [sp]
 80130ea:	463b      	mov	r3, r7
 80130ec:	aa03      	add	r2, sp, #12
 80130ee:	4621      	mov	r1, r4
 80130f0:	4630      	mov	r0, r6
 80130f2:	f7ff feef 	bl	8012ed4 <_printf_common>
 80130f6:	3001      	adds	r0, #1
 80130f8:	d155      	bne.n	80131a6 <_printf_i+0x1e6>
 80130fa:	f04f 30ff 	mov.w	r0, #4294967295
 80130fe:	b005      	add	sp, #20
 8013100:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8013104:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8013108:	493c      	ldr	r1, [pc, #240]	; (80131fc <_printf_i+0x23c>)
 801310a:	6822      	ldr	r2, [r4, #0]
 801310c:	6818      	ldr	r0, [r3, #0]
 801310e:	f012 0f80 	tst.w	r2, #128	; 0x80
 8013112:	f100 0504 	add.w	r5, r0, #4
 8013116:	601d      	str	r5, [r3, #0]
 8013118:	d001      	beq.n	801311e <_printf_i+0x15e>
 801311a:	6803      	ldr	r3, [r0, #0]
 801311c:	e002      	b.n	8013124 <_printf_i+0x164>
 801311e:	0655      	lsls	r5, r2, #25
 8013120:	d5fb      	bpl.n	801311a <_printf_i+0x15a>
 8013122:	8803      	ldrh	r3, [r0, #0]
 8013124:	07d0      	lsls	r0, r2, #31
 8013126:	bf44      	itt	mi
 8013128:	f042 0220 	orrmi.w	r2, r2, #32
 801312c:	6022      	strmi	r2, [r4, #0]
 801312e:	b91b      	cbnz	r3, 8013138 <_printf_i+0x178>
 8013130:	6822      	ldr	r2, [r4, #0]
 8013132:	f022 0220 	bic.w	r2, r2, #32
 8013136:	6022      	str	r2, [r4, #0]
 8013138:	2210      	movs	r2, #16
 801313a:	e7b1      	b.n	80130a0 <_printf_i+0xe0>
 801313c:	4675      	mov	r5, lr
 801313e:	fbb3 f0f2 	udiv	r0, r3, r2
 8013142:	fb02 3310 	mls	r3, r2, r0, r3
 8013146:	5ccb      	ldrb	r3, [r1, r3]
 8013148:	f805 3d01 	strb.w	r3, [r5, #-1]!
 801314c:	4603      	mov	r3, r0
 801314e:	2800      	cmp	r0, #0
 8013150:	d1f5      	bne.n	801313e <_printf_i+0x17e>
 8013152:	e7b7      	b.n	80130c4 <_printf_i+0x104>
 8013154:	6808      	ldr	r0, [r1, #0]
 8013156:	681a      	ldr	r2, [r3, #0]
 8013158:	6949      	ldr	r1, [r1, #20]
 801315a:	f010 0f80 	tst.w	r0, #128	; 0x80
 801315e:	d004      	beq.n	801316a <_printf_i+0x1aa>
 8013160:	1d10      	adds	r0, r2, #4
 8013162:	6018      	str	r0, [r3, #0]
 8013164:	6813      	ldr	r3, [r2, #0]
 8013166:	6019      	str	r1, [r3, #0]
 8013168:	e007      	b.n	801317a <_printf_i+0x1ba>
 801316a:	f010 0f40 	tst.w	r0, #64	; 0x40
 801316e:	f102 0004 	add.w	r0, r2, #4
 8013172:	6018      	str	r0, [r3, #0]
 8013174:	6813      	ldr	r3, [r2, #0]
 8013176:	d0f6      	beq.n	8013166 <_printf_i+0x1a6>
 8013178:	8019      	strh	r1, [r3, #0]
 801317a:	2300      	movs	r3, #0
 801317c:	6123      	str	r3, [r4, #16]
 801317e:	4675      	mov	r5, lr
 8013180:	e7b1      	b.n	80130e6 <_printf_i+0x126>
 8013182:	681a      	ldr	r2, [r3, #0]
 8013184:	1d11      	adds	r1, r2, #4
 8013186:	6019      	str	r1, [r3, #0]
 8013188:	6815      	ldr	r5, [r2, #0]
 801318a:	6862      	ldr	r2, [r4, #4]
 801318c:	2100      	movs	r1, #0
 801318e:	4628      	mov	r0, r5
 8013190:	f7ed f8ae 	bl	80002f0 <memchr>
 8013194:	b108      	cbz	r0, 801319a <_printf_i+0x1da>
 8013196:	1b40      	subs	r0, r0, r5
 8013198:	6060      	str	r0, [r4, #4]
 801319a:	6863      	ldr	r3, [r4, #4]
 801319c:	6123      	str	r3, [r4, #16]
 801319e:	2300      	movs	r3, #0
 80131a0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80131a4:	e79f      	b.n	80130e6 <_printf_i+0x126>
 80131a6:	6923      	ldr	r3, [r4, #16]
 80131a8:	462a      	mov	r2, r5
 80131aa:	4639      	mov	r1, r7
 80131ac:	4630      	mov	r0, r6
 80131ae:	47c0      	blx	r8
 80131b0:	3001      	adds	r0, #1
 80131b2:	d0a2      	beq.n	80130fa <_printf_i+0x13a>
 80131b4:	6823      	ldr	r3, [r4, #0]
 80131b6:	079b      	lsls	r3, r3, #30
 80131b8:	d507      	bpl.n	80131ca <_printf_i+0x20a>
 80131ba:	2500      	movs	r5, #0
 80131bc:	f104 0919 	add.w	r9, r4, #25
 80131c0:	68e3      	ldr	r3, [r4, #12]
 80131c2:	9a03      	ldr	r2, [sp, #12]
 80131c4:	1a9b      	subs	r3, r3, r2
 80131c6:	429d      	cmp	r5, r3
 80131c8:	db05      	blt.n	80131d6 <_printf_i+0x216>
 80131ca:	68e0      	ldr	r0, [r4, #12]
 80131cc:	9b03      	ldr	r3, [sp, #12]
 80131ce:	4298      	cmp	r0, r3
 80131d0:	bfb8      	it	lt
 80131d2:	4618      	movlt	r0, r3
 80131d4:	e793      	b.n	80130fe <_printf_i+0x13e>
 80131d6:	2301      	movs	r3, #1
 80131d8:	464a      	mov	r2, r9
 80131da:	4639      	mov	r1, r7
 80131dc:	4630      	mov	r0, r6
 80131de:	47c0      	blx	r8
 80131e0:	3001      	adds	r0, #1
 80131e2:	d08a      	beq.n	80130fa <_printf_i+0x13a>
 80131e4:	3501      	adds	r5, #1
 80131e6:	e7eb      	b.n	80131c0 <_printf_i+0x200>
 80131e8:	2b00      	cmp	r3, #0
 80131ea:	d1a7      	bne.n	801313c <_printf_i+0x17c>
 80131ec:	780b      	ldrb	r3, [r1, #0]
 80131ee:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80131f2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80131f6:	e765      	b.n	80130c4 <_printf_i+0x104>
 80131f8:	08015086 	.word	0x08015086
 80131fc:	08015075 	.word	0x08015075

08013200 <__sread>:
 8013200:	b510      	push	{r4, lr}
 8013202:	460c      	mov	r4, r1
 8013204:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013208:	f000 f894 	bl	8013334 <_read_r>
 801320c:	2800      	cmp	r0, #0
 801320e:	bfab      	itete	ge
 8013210:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8013212:	89a3      	ldrhlt	r3, [r4, #12]
 8013214:	181b      	addge	r3, r3, r0
 8013216:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801321a:	bfac      	ite	ge
 801321c:	6563      	strge	r3, [r4, #84]	; 0x54
 801321e:	81a3      	strhlt	r3, [r4, #12]
 8013220:	bd10      	pop	{r4, pc}

08013222 <__swrite>:
 8013222:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013226:	461f      	mov	r7, r3
 8013228:	898b      	ldrh	r3, [r1, #12]
 801322a:	05db      	lsls	r3, r3, #23
 801322c:	4605      	mov	r5, r0
 801322e:	460c      	mov	r4, r1
 8013230:	4616      	mov	r6, r2
 8013232:	d505      	bpl.n	8013240 <__swrite+0x1e>
 8013234:	2302      	movs	r3, #2
 8013236:	2200      	movs	r2, #0
 8013238:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801323c:	f000 f868 	bl	8013310 <_lseek_r>
 8013240:	89a3      	ldrh	r3, [r4, #12]
 8013242:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013246:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801324a:	81a3      	strh	r3, [r4, #12]
 801324c:	4632      	mov	r2, r6
 801324e:	463b      	mov	r3, r7
 8013250:	4628      	mov	r0, r5
 8013252:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013256:	f000 b817 	b.w	8013288 <_write_r>

0801325a <__sseek>:
 801325a:	b510      	push	{r4, lr}
 801325c:	460c      	mov	r4, r1
 801325e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013262:	f000 f855 	bl	8013310 <_lseek_r>
 8013266:	1c43      	adds	r3, r0, #1
 8013268:	89a3      	ldrh	r3, [r4, #12]
 801326a:	bf15      	itete	ne
 801326c:	6560      	strne	r0, [r4, #84]	; 0x54
 801326e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8013272:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8013276:	81a3      	strheq	r3, [r4, #12]
 8013278:	bf18      	it	ne
 801327a:	81a3      	strhne	r3, [r4, #12]
 801327c:	bd10      	pop	{r4, pc}

0801327e <__sclose>:
 801327e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013282:	f000 b813 	b.w	80132ac <_close_r>
	...

08013288 <_write_r>:
 8013288:	b538      	push	{r3, r4, r5, lr}
 801328a:	4c07      	ldr	r4, [pc, #28]	; (80132a8 <_write_r+0x20>)
 801328c:	4605      	mov	r5, r0
 801328e:	4608      	mov	r0, r1
 8013290:	4611      	mov	r1, r2
 8013292:	2200      	movs	r2, #0
 8013294:	6022      	str	r2, [r4, #0]
 8013296:	461a      	mov	r2, r3
 8013298:	f7ed fa39 	bl	800070e <_write>
 801329c:	1c43      	adds	r3, r0, #1
 801329e:	d102      	bne.n	80132a6 <_write_r+0x1e>
 80132a0:	6823      	ldr	r3, [r4, #0]
 80132a2:	b103      	cbz	r3, 80132a6 <_write_r+0x1e>
 80132a4:	602b      	str	r3, [r5, #0]
 80132a6:	bd38      	pop	{r3, r4, r5, pc}
 80132a8:	24004cd0 	.word	0x24004cd0

080132ac <_close_r>:
 80132ac:	b538      	push	{r3, r4, r5, lr}
 80132ae:	4c06      	ldr	r4, [pc, #24]	; (80132c8 <_close_r+0x1c>)
 80132b0:	2300      	movs	r3, #0
 80132b2:	4605      	mov	r5, r0
 80132b4:	4608      	mov	r0, r1
 80132b6:	6023      	str	r3, [r4, #0]
 80132b8:	f7ed fa52 	bl	8000760 <_close>
 80132bc:	1c43      	adds	r3, r0, #1
 80132be:	d102      	bne.n	80132c6 <_close_r+0x1a>
 80132c0:	6823      	ldr	r3, [r4, #0]
 80132c2:	b103      	cbz	r3, 80132c6 <_close_r+0x1a>
 80132c4:	602b      	str	r3, [r5, #0]
 80132c6:	bd38      	pop	{r3, r4, r5, pc}
 80132c8:	24004cd0 	.word	0x24004cd0

080132cc <_fstat_r>:
 80132cc:	b538      	push	{r3, r4, r5, lr}
 80132ce:	4c07      	ldr	r4, [pc, #28]	; (80132ec <_fstat_r+0x20>)
 80132d0:	2300      	movs	r3, #0
 80132d2:	4605      	mov	r5, r0
 80132d4:	4608      	mov	r0, r1
 80132d6:	4611      	mov	r1, r2
 80132d8:	6023      	str	r3, [r4, #0]
 80132da:	f7ed fa44 	bl	8000766 <_fstat>
 80132de:	1c43      	adds	r3, r0, #1
 80132e0:	d102      	bne.n	80132e8 <_fstat_r+0x1c>
 80132e2:	6823      	ldr	r3, [r4, #0]
 80132e4:	b103      	cbz	r3, 80132e8 <_fstat_r+0x1c>
 80132e6:	602b      	str	r3, [r5, #0]
 80132e8:	bd38      	pop	{r3, r4, r5, pc}
 80132ea:	bf00      	nop
 80132ec:	24004cd0 	.word	0x24004cd0

080132f0 <_isatty_r>:
 80132f0:	b538      	push	{r3, r4, r5, lr}
 80132f2:	4c06      	ldr	r4, [pc, #24]	; (801330c <_isatty_r+0x1c>)
 80132f4:	2300      	movs	r3, #0
 80132f6:	4605      	mov	r5, r0
 80132f8:	4608      	mov	r0, r1
 80132fa:	6023      	str	r3, [r4, #0]
 80132fc:	f7ed fa38 	bl	8000770 <_isatty>
 8013300:	1c43      	adds	r3, r0, #1
 8013302:	d102      	bne.n	801330a <_isatty_r+0x1a>
 8013304:	6823      	ldr	r3, [r4, #0]
 8013306:	b103      	cbz	r3, 801330a <_isatty_r+0x1a>
 8013308:	602b      	str	r3, [r5, #0]
 801330a:	bd38      	pop	{r3, r4, r5, pc}
 801330c:	24004cd0 	.word	0x24004cd0

08013310 <_lseek_r>:
 8013310:	b538      	push	{r3, r4, r5, lr}
 8013312:	4c07      	ldr	r4, [pc, #28]	; (8013330 <_lseek_r+0x20>)
 8013314:	4605      	mov	r5, r0
 8013316:	4608      	mov	r0, r1
 8013318:	4611      	mov	r1, r2
 801331a:	2200      	movs	r2, #0
 801331c:	6022      	str	r2, [r4, #0]
 801331e:	461a      	mov	r2, r3
 8013320:	f7ed fa28 	bl	8000774 <_lseek>
 8013324:	1c43      	adds	r3, r0, #1
 8013326:	d102      	bne.n	801332e <_lseek_r+0x1e>
 8013328:	6823      	ldr	r3, [r4, #0]
 801332a:	b103      	cbz	r3, 801332e <_lseek_r+0x1e>
 801332c:	602b      	str	r3, [r5, #0]
 801332e:	bd38      	pop	{r3, r4, r5, pc}
 8013330:	24004cd0 	.word	0x24004cd0

08013334 <_read_r>:
 8013334:	b538      	push	{r3, r4, r5, lr}
 8013336:	4c07      	ldr	r4, [pc, #28]	; (8013354 <_read_r+0x20>)
 8013338:	4605      	mov	r5, r0
 801333a:	4608      	mov	r0, r1
 801333c:	4611      	mov	r1, r2
 801333e:	2200      	movs	r2, #0
 8013340:	6022      	str	r2, [r4, #0]
 8013342:	461a      	mov	r2, r3
 8013344:	f7ed f9d5 	bl	80006f2 <_read>
 8013348:	1c43      	adds	r3, r0, #1
 801334a:	d102      	bne.n	8013352 <_read_r+0x1e>
 801334c:	6823      	ldr	r3, [r4, #0]
 801334e:	b103      	cbz	r3, 8013352 <_read_r+0x1e>
 8013350:	602b      	str	r3, [r5, #0]
 8013352:	bd38      	pop	{r3, r4, r5, pc}
 8013354:	24004cd0 	.word	0x24004cd0

08013358 <_init>:
 8013358:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801335a:	bf00      	nop
 801335c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801335e:	bc08      	pop	{r3}
 8013360:	469e      	mov	lr, r3
 8013362:	4770      	bx	lr

08013364 <_fini>:
 8013364:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013366:	bf00      	nop
 8013368:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801336a:	bc08      	pop	{r3}
 801336c:	469e      	mov	lr, r3
 801336e:	4770      	bx	lr
