# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do display7seg_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/fvura/Desktop/programs\ quartus/display7seg {C:/Users/fvura/Desktop/programs quartus/display7seg/display7seg_main.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:42:04 on Aug 30,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/fvura/Desktop/programs quartus/display7seg" C:/Users/fvura/Desktop/programs quartus/display7seg/display7seg_main.v 
# -- Compiling module display7seg_main
# 
# Top level modules:
# 	display7seg_main
# End time: 10:42:04 on Aug 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/fvura/Desktop/programs\ quartus/display7seg {C:/Users/fvura/Desktop/programs quartus/display7seg/display7seg_testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:42:04 on Aug 30,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/fvura/Desktop/programs quartus/display7seg" C:/Users/fvura/Desktop/programs quartus/display7seg/display7seg_testbench.v 
# -- Compiling module display7seg_testbench
# 
# Top level modules:
# 	display7seg_testbench
# End time: 10:42:05 on Aug 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L arriaii_hssi_ver -L arriaii_pcie_hip_ver -L arriaii_ver -L rtl_work -L work -voptargs="+acc"  display7seg_testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L arriaii_hssi_ver -L arriaii_pcie_hip_ver -L arriaii_ver -L rtl_work -L work -voptargs=""+acc"" display7seg_testbench 
# Start time: 10:42:06 on Aug 30,2019
# Loading work.display7seg_testbench
# Loading work.display7seg_main
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/Users/fvura/Desktop/programs quartus/display7seg/display7seg_testbench.v(29)
#    Time: 160 ns  Iteration: 0  Instance: /display7seg_testbench
# Break in Module display7seg_testbench at C:/Users/fvura/Desktop/programs quartus/display7seg/display7seg_testbench.v line 29
# End time: 10:47:02 on Aug 30,2019, Elapsed time: 0:04:56
# Errors: 0, Warnings: 0
