================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Fri Jun 13 14:44:45 -0700 2025
    * Version:         2024.2 (Build 5238294 on Nov  8 2024)
    * Project:         bnn_hls
    * Solution:        hls (Vivado IP Flow Target)
    * Product family:  zynq
    * Target device:   xc7z020-clg400-1


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  10 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              933
FF:               514
DSP:              0
BRAM:             14
URAM:             0
SRL:              0


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 10.000      |
| Post-Synthesis | 7.148       |
+----------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+--------------------------------------------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                                   | LUT | FF  | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+--------------------------------------------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                                                   | 933 | 514 |     | 14   |      |     |        |      |         |          |        |
|   (inst)                                               |     | 65  |     |      |      |     |        |      |         |          |        |
|   control_s_axi_U                                      | 27  | 25  |     |      |      |     |        |      |         |          |        |
|   grp_feedforward_Pipeline_VITIS_LOOP_103_2_fu_146     | 67  | 32  |     |      |      |     |        |      |         |          |        |
|     (grp_feedforward_Pipeline_VITIS_LOOP_103_2_fu_146) | 43  | 30  |     |      |      |     |        |      |         |          |        |
|   grp_feedforward_Pipeline_VITIS_LOOP_110_3_fu_152     | 31  | 24  |     |      |      |     |        |      |         |          |        |
|     (grp_feedforward_Pipeline_VITIS_LOOP_110_3_fu_152) | 5   | 22  |     |      |      |     |        |      |         |          |        |
|   grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168     | 99  | 21  |     |      |      |     |        |      |         |          |        |
|     (grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168) | 85  | 19  |     |      |      |     |        |      |         |          |        |
|   grp_feedforward_Pipeline_VITIS_LOOP_129_5_fu_176     | 70  | 54  |     |      |      |     |        |      |         |          |        |
|     (grp_feedforward_Pipeline_VITIS_LOOP_129_5_fu_176) | 51  | 52  |     |      |      |     |        |      |         |          |        |
|   grp_feedforward_Pipeline_VITIS_LOOP_139_6_fu_191     | 35  | 24  |     |      |      |     |        |      |         |          |        |
|     (grp_feedforward_Pipeline_VITIS_LOOP_139_6_fu_191) | 17  | 22  |     |      |      |     |        |      |         |          |        |
|   grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196     | 36  | 38  |     |      |      |     |        |      |         |          |        |
|     (grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196) | 8   | 36  |     |      |      |     |        |      |         |          |        |
|   grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159     | 54  | 19  |     |      |      |     |        |      |         |          |        |
|     (grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159) | 4   | 17  |     |      |      |     |        |      |         |          |        |
|   grp_feedforward_Pipeline_VITIS_LOOP_48_12_fu_185     | 29  | 17  |     |      |      |     |        |      |         |          |        |
|     (grp_feedforward_Pipeline_VITIS_LOOP_48_12_fu_185) |     | 15  |     |      |      |     |        |      |         |          |        |
|   grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139      | 127 | 24  |     |      |      |     |        |      |         |          |        |
|     (grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139)  | 101 | 22  |     |      |      |     |        |      |         |          |        |
|   grp_feedforward_Pipeline_VITIS_LOOP_92_1_fu_120      | 28  | 24  |     |      |      |     |        |      |         |          |        |
|     (grp_feedforward_Pipeline_VITIS_LOOP_92_1_fu_120)  | 6   | 22  |     |      |      |     |        |      |         |          |        |
|   layer1_activations_2_U                               | 44  |     |     | 2    |      |     |        |      |         |          |        |
|   layer1_activations_U                                 | 44  |     |     | 2    |      |     |        |      |         |          |        |
|   layer2_activations_4_U                               | 28  |     |     | 2    |      |     |        |      |         |          |        |
|   layer2_activations_5_U                               | 28  |     |     | 2    |      |     |        |      |         |          |        |
|   layer2_activations_6_U                               | 29  |     |     | 2    |      |     |        |      |         |          |        |
|   layer2_activations_U                                 | 28  |     |     | 2    |      |     |        |      |         |          |        |
|   layer3_activations_U                                 | 36  |     |     | 2    |      |     |        |      |         |          |        |
|   regslice_both_input_stream_V_data_V_U                | 42  | 53  |     |      |      |     |        |      |         |          |        |
|   regslice_both_output_stream_V_data_V_U               | 34  | 53  |     |      |      |     |        |      |         |          |        |
|   regslice_both_output_stream_V_dest_V_U               | 11  | 19  |     |      |      |     |        |      |         |          |        |
|   regslice_both_output_stream_V_keep_V_U               | 5   | 5   |     |      |      |     |        |      |         |          |        |
|   regslice_both_output_stream_V_last_V_U               | 5   | 5   |     |      |      |     |        |      |         |          |        |
|   regslice_both_output_stream_V_strb_V_U               | 5   | 5   |     |      |      |     |        |      |         |          |        |
|   regslice_both_output_stream_V_user_V_U               | 6   | 7   |     |      |      |     |        |      |         |          |        |
+--------------------------------------------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 1.75%  | OK     |
| FD                                                        | 50%       | 0.48%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.00%  | OK     |
| MUXF7                                                     | 15%       | 0.13%  | OK     |
| DSP                                                       | 80%       | 0.00%  | OK     |
| RAMB/FIFO                                                 | 80%       | 5.00%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 5.00%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 998       | 35     | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 2.45   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+----------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                                                       | ENDPOINT PIN                                                                | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                                                      |                                                                             |              |            |                |          DELAY |        DELAY |
+-------+-------+----------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 2.852 | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/x_1_fu_1686_reg[5]/C | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/icmp_ln20_reg_4952_reg[0]/D |            8 |         78 |          7.158 |          2.235 |        4.923 |
| Path2 | 4.471 | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/x_1_fu_1686_reg[0]/C | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/x_1_fu_1686_reg[0]/R        |            4 |         83 |          4.921 |          1.201 |        3.720 |
| Path3 | 4.471 | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/x_1_fu_1686_reg[0]/C | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/x_1_fu_1686_reg[1]/R        |            4 |         83 |          4.921 |          1.201 |        3.720 |
| Path4 | 4.471 | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/x_1_fu_1686_reg[0]/C | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/x_1_fu_1686_reg[2]/R        |            4 |         83 |          4.921 |          1.201 |        3.720 |
| Path5 | 4.471 | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/x_1_fu_1686_reg[0]/C | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/x_1_fu_1686_reg[3]/R        |            4 |         83 |          4.921 |          1.201 |        3.720 |
+-------+-------+----------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +---------------------------------------------------------------------------------------------------------------------+----------------------+
    | Path1 Cells                                                                                                         | Primitive Type       |
    +---------------------------------------------------------------------------------------------------------------------+----------------------+
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/x_1_fu_1686_reg[5]                                                  | FLOP_LATCH.flop.FDRE |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/x_1_fu_1686[7]_i_2         | LUT.others.LUT3      |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/icmp_ln20_reg_4952[0]_i_34                                          | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/icmp_ln20_reg_4952[0]_i_17                                          | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/icmp_ln20_reg_4952[0]_i_11                                          | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/icmp_ln20_reg_4952[0]_i_14 | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/icmp_ln20_reg_4952_reg[0]_i_6                                       | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/icmp_ln20_reg_4952_reg[0]_i_2                                       | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/icmp_ln20_reg_4952_reg[0]_i_1                                       | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/icmp_ln20_reg_4952_reg[0]                                           | FLOP_LATCH.flop.FDRE |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/x_1_fu_1686_reg[0]                                                  | FLOP_LATCH.flop.FDRE |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/x_1_fu_1686[5]_i_4         | LUT.others.LUT3      |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/x_1_fu_1686[9]_i_6         | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/x_1_fu_1686[9]_i_4         | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/x_1_fu_1686[9]_i_1         | LUT.others.LUT3      |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/x_1_fu_1686_reg[0]                                                  | FLOP_LATCH.flop.FDRE |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/x_1_fu_1686[5]_i_4         | LUT.others.LUT3      |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/x_1_fu_1686[9]_i_6         | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/x_1_fu_1686[9]_i_4         | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/x_1_fu_1686[9]_i_1         | LUT.others.LUT3      |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/x_1_fu_1686_reg[1]                                                  | FLOP_LATCH.flop.FDRE |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/x_1_fu_1686_reg[0]                                                  | FLOP_LATCH.flop.FDRE |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/x_1_fu_1686[5]_i_4         | LUT.others.LUT3      |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/x_1_fu_1686[9]_i_6         | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/x_1_fu_1686[9]_i_4         | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/x_1_fu_1686[9]_i_1         | LUT.others.LUT3      |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/x_1_fu_1686_reg[2]                                                  | FLOP_LATCH.flop.FDRE |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/x_1_fu_1686_reg[0]                                                  | FLOP_LATCH.flop.FDRE |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/x_1_fu_1686[5]_i_4         | LUT.others.LUT3      |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/x_1_fu_1686[9]_i_6         | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/x_1_fu_1686[9]_i_4         | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/x_1_fu_1686[9]_i_1         | LUT.others.LUT3      |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/x_1_fu_1686_reg[3]                                                  | FLOP_LATCH.flop.FDRE |
    +---------------------------------------------------------------------------------------------------------------------+----------------------+

    +---------------------------------------------------------------------------------------------------------------------+----------------------+
    | Path2 Cells                                                                                                         | Primitive Type       |
    +---------------------------------------------------------------------------------------------------------------------+----------------------+
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/x_1_fu_1686_reg[5]                                                  | FLOP_LATCH.flop.FDRE |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/x_1_fu_1686[7]_i_2         | LUT.others.LUT3      |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/icmp_ln20_reg_4952[0]_i_34                                          | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/icmp_ln20_reg_4952[0]_i_17                                          | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/icmp_ln20_reg_4952[0]_i_11                                          | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/icmp_ln20_reg_4952[0]_i_14 | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/icmp_ln20_reg_4952_reg[0]_i_6                                       | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/icmp_ln20_reg_4952_reg[0]_i_2                                       | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/icmp_ln20_reg_4952_reg[0]_i_1                                       | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/icmp_ln20_reg_4952_reg[0]                                           | FLOP_LATCH.flop.FDRE |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/x_1_fu_1686_reg[0]                                                  | FLOP_LATCH.flop.FDRE |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/x_1_fu_1686[5]_i_4         | LUT.others.LUT3      |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/x_1_fu_1686[9]_i_6         | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/x_1_fu_1686[9]_i_4         | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/x_1_fu_1686[9]_i_1         | LUT.others.LUT3      |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/x_1_fu_1686_reg[0]                                                  | FLOP_LATCH.flop.FDRE |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/x_1_fu_1686[5]_i_4         | LUT.others.LUT3      |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/x_1_fu_1686[9]_i_6         | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/x_1_fu_1686[9]_i_4         | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/x_1_fu_1686[9]_i_1         | LUT.others.LUT3      |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/x_1_fu_1686_reg[1]                                                  | FLOP_LATCH.flop.FDRE |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/x_1_fu_1686_reg[0]                                                  | FLOP_LATCH.flop.FDRE |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/x_1_fu_1686[5]_i_4         | LUT.others.LUT3      |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/x_1_fu_1686[9]_i_6         | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/x_1_fu_1686[9]_i_4         | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/x_1_fu_1686[9]_i_1         | LUT.others.LUT3      |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/x_1_fu_1686_reg[2]                                                  | FLOP_LATCH.flop.FDRE |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/x_1_fu_1686_reg[0]                                                  | FLOP_LATCH.flop.FDRE |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/x_1_fu_1686[5]_i_4         | LUT.others.LUT3      |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/x_1_fu_1686[9]_i_6         | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/x_1_fu_1686[9]_i_4         | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/x_1_fu_1686[9]_i_1         | LUT.others.LUT3      |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/x_1_fu_1686_reg[3]                                                  | FLOP_LATCH.flop.FDRE |
    +---------------------------------------------------------------------------------------------------------------------+----------------------+

    +---------------------------------------------------------------------------------------------------------------------+----------------------+
    | Path3 Cells                                                                                                         | Primitive Type       |
    +---------------------------------------------------------------------------------------------------------------------+----------------------+
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/x_1_fu_1686_reg[5]                                                  | FLOP_LATCH.flop.FDRE |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/x_1_fu_1686[7]_i_2         | LUT.others.LUT3      |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/icmp_ln20_reg_4952[0]_i_34                                          | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/icmp_ln20_reg_4952[0]_i_17                                          | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/icmp_ln20_reg_4952[0]_i_11                                          | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/icmp_ln20_reg_4952[0]_i_14 | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/icmp_ln20_reg_4952_reg[0]_i_6                                       | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/icmp_ln20_reg_4952_reg[0]_i_2                                       | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/icmp_ln20_reg_4952_reg[0]_i_1                                       | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/icmp_ln20_reg_4952_reg[0]                                           | FLOP_LATCH.flop.FDRE |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/x_1_fu_1686_reg[0]                                                  | FLOP_LATCH.flop.FDRE |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/x_1_fu_1686[5]_i_4         | LUT.others.LUT3      |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/x_1_fu_1686[9]_i_6         | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/x_1_fu_1686[9]_i_4         | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/x_1_fu_1686[9]_i_1         | LUT.others.LUT3      |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/x_1_fu_1686_reg[0]                                                  | FLOP_LATCH.flop.FDRE |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/x_1_fu_1686[5]_i_4         | LUT.others.LUT3      |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/x_1_fu_1686[9]_i_6         | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/x_1_fu_1686[9]_i_4         | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/x_1_fu_1686[9]_i_1         | LUT.others.LUT3      |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/x_1_fu_1686_reg[1]                                                  | FLOP_LATCH.flop.FDRE |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/x_1_fu_1686_reg[0]                                                  | FLOP_LATCH.flop.FDRE |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/x_1_fu_1686[5]_i_4         | LUT.others.LUT3      |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/x_1_fu_1686[9]_i_6         | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/x_1_fu_1686[9]_i_4         | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/x_1_fu_1686[9]_i_1         | LUT.others.LUT3      |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/x_1_fu_1686_reg[2]                                                  | FLOP_LATCH.flop.FDRE |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/x_1_fu_1686_reg[0]                                                  | FLOP_LATCH.flop.FDRE |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/x_1_fu_1686[5]_i_4         | LUT.others.LUT3      |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/x_1_fu_1686[9]_i_6         | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/x_1_fu_1686[9]_i_4         | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/x_1_fu_1686[9]_i_1         | LUT.others.LUT3      |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/x_1_fu_1686_reg[3]                                                  | FLOP_LATCH.flop.FDRE |
    +---------------------------------------------------------------------------------------------------------------------+----------------------+

    +---------------------------------------------------------------------------------------------------------------------+----------------------+
    | Path4 Cells                                                                                                         | Primitive Type       |
    +---------------------------------------------------------------------------------------------------------------------+----------------------+
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/x_1_fu_1686_reg[5]                                                  | FLOP_LATCH.flop.FDRE |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/x_1_fu_1686[7]_i_2         | LUT.others.LUT3      |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/icmp_ln20_reg_4952[0]_i_34                                          | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/icmp_ln20_reg_4952[0]_i_17                                          | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/icmp_ln20_reg_4952[0]_i_11                                          | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/icmp_ln20_reg_4952[0]_i_14 | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/icmp_ln20_reg_4952_reg[0]_i_6                                       | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/icmp_ln20_reg_4952_reg[0]_i_2                                       | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/icmp_ln20_reg_4952_reg[0]_i_1                                       | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/icmp_ln20_reg_4952_reg[0]                                           | FLOP_LATCH.flop.FDRE |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/x_1_fu_1686_reg[0]                                                  | FLOP_LATCH.flop.FDRE |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/x_1_fu_1686[5]_i_4         | LUT.others.LUT3      |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/x_1_fu_1686[9]_i_6         | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/x_1_fu_1686[9]_i_4         | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/x_1_fu_1686[9]_i_1         | LUT.others.LUT3      |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/x_1_fu_1686_reg[0]                                                  | FLOP_LATCH.flop.FDRE |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/x_1_fu_1686[5]_i_4         | LUT.others.LUT3      |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/x_1_fu_1686[9]_i_6         | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/x_1_fu_1686[9]_i_4         | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/x_1_fu_1686[9]_i_1         | LUT.others.LUT3      |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/x_1_fu_1686_reg[1]                                                  | FLOP_LATCH.flop.FDRE |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/x_1_fu_1686_reg[0]                                                  | FLOP_LATCH.flop.FDRE |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/x_1_fu_1686[5]_i_4         | LUT.others.LUT3      |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/x_1_fu_1686[9]_i_6         | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/x_1_fu_1686[9]_i_4         | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/x_1_fu_1686[9]_i_1         | LUT.others.LUT3      |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/x_1_fu_1686_reg[2]                                                  | FLOP_LATCH.flop.FDRE |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/x_1_fu_1686_reg[0]                                                  | FLOP_LATCH.flop.FDRE |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/x_1_fu_1686[5]_i_4         | LUT.others.LUT3      |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/x_1_fu_1686[9]_i_6         | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/x_1_fu_1686[9]_i_4         | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/x_1_fu_1686[9]_i_1         | LUT.others.LUT3      |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/x_1_fu_1686_reg[3]                                                  | FLOP_LATCH.flop.FDRE |
    +---------------------------------------------------------------------------------------------------------------------+----------------------+

    +---------------------------------------------------------------------------------------------------------------------+----------------------+
    | Path5 Cells                                                                                                         | Primitive Type       |
    +---------------------------------------------------------------------------------------------------------------------+----------------------+
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/x_1_fu_1686_reg[5]                                                  | FLOP_LATCH.flop.FDRE |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/x_1_fu_1686[7]_i_2         | LUT.others.LUT3      |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/icmp_ln20_reg_4952[0]_i_34                                          | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/icmp_ln20_reg_4952[0]_i_17                                          | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/icmp_ln20_reg_4952[0]_i_11                                          | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/icmp_ln20_reg_4952[0]_i_14 | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/icmp_ln20_reg_4952_reg[0]_i_6                                       | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/icmp_ln20_reg_4952_reg[0]_i_2                                       | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/icmp_ln20_reg_4952_reg[0]_i_1                                       | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/icmp_ln20_reg_4952_reg[0]                                           | FLOP_LATCH.flop.FDRE |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/x_1_fu_1686_reg[0]                                                  | FLOP_LATCH.flop.FDRE |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/x_1_fu_1686[5]_i_4         | LUT.others.LUT3      |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/x_1_fu_1686[9]_i_6         | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/x_1_fu_1686[9]_i_4         | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/x_1_fu_1686[9]_i_1         | LUT.others.LUT3      |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/x_1_fu_1686_reg[0]                                                  | FLOP_LATCH.flop.FDRE |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/x_1_fu_1686[5]_i_4         | LUT.others.LUT3      |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/x_1_fu_1686[9]_i_6         | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/x_1_fu_1686[9]_i_4         | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/x_1_fu_1686[9]_i_1         | LUT.others.LUT3      |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/x_1_fu_1686_reg[1]                                                  | FLOP_LATCH.flop.FDRE |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/x_1_fu_1686_reg[0]                                                  | FLOP_LATCH.flop.FDRE |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/x_1_fu_1686[5]_i_4         | LUT.others.LUT3      |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/x_1_fu_1686[9]_i_6         | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/x_1_fu_1686[9]_i_4         | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/x_1_fu_1686[9]_i_1         | LUT.others.LUT3      |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/x_1_fu_1686_reg[2]                                                  | FLOP_LATCH.flop.FDRE |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/x_1_fu_1686_reg[0]                                                  | FLOP_LATCH.flop.FDRE |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/x_1_fu_1686[5]_i_4         | LUT.others.LUT3      |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/x_1_fu_1686[9]_i_6         | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/x_1_fu_1686[9]_i_4         | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/x_1_fu_1686[9]_i_1         | LUT.others.LUT3      |
    | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/x_1_fu_1686_reg[3]                                                  | FLOP_LATCH.flop.FDRE |
    +---------------------------------------------------------------------------------------------------------------------+----------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+--------------------------------------------------------------------+
| Report Type              | Report Location                                                    |
+--------------------------+--------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/feedforward_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/feedforward_failfast_synth.rpt                 |
| power                    | impl/verilog/report/feedforward_power_synth.rpt                    |
| timing                   | impl/verilog/report/feedforward_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/feedforward_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/feedforward_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/feedforward_utilization_hierarchical_synth.rpt |
+--------------------------+--------------------------------------------------------------------+


