--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Tue Oct 23 00:35:37 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     top
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk3 [get_nets clk1]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 5.000000 -name clk2 [get_nets \xi_data_15__I_0/word_clk]
            414 items scored, 240 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 0.019ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \xi_data_15__I_0/diff3_res1_e3__i15  (from \xi_data_15__I_0/word_clk +)
   Destination:    FD1S3AX    D              \xi_data_15__I_0/DATA_i0  (to \xi_data_15__I_0/word_clk +)

   Delay:                   4.934ns  (21.9% logic, 78.1% route), 3 logic levels.

 Constraint Details:

      4.934ns data_path \xi_data_15__I_0/diff3_res1_e3__i15 to \xi_data_15__I_0/DATA_i0 violates
      5.000ns delay constraint less
      0.085ns L_S requirement (totaling 4.915ns) by 0.019ns

 Path Details: \xi_data_15__I_0/diff3_res1_e3__i15 to \xi_data_15__I_0/DATA_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.478             CK to Q              \xi_data_15__I_0/diff3_res1_e3__i15 (from \xi_data_15__I_0/word_clk)
Route         2   e 1.258                                  \xi_data_15__I_0/diff3[14]
LUT4        ---     0.302              C to Z              \xi_data_15__I_0/i1_4_lut_adj_79
Route         1   e 1.020                                  \xi_data_15__I_0/n15696
LUT4        ---     0.302              B to Z              \xi_data_15__I_0/i12844_4_lut
Route        16   e 1.574                                  \xi_data_15__I_0/DATA_15__N_651[0]
                  --------
                    4.934  (21.9% logic, 78.1% route), 3 logic levels.


Error:  The following path violates requirements by 0.019ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \xi_data_15__I_0/diff3_res1_e3__i15  (from \xi_data_15__I_0/word_clk +)
   Destination:    FD1S3JX    PD             \xi_data_15__I_0/DATA_i15  (to \xi_data_15__I_0/word_clk +)

   Delay:                   4.934ns  (21.9% logic, 78.1% route), 3 logic levels.

 Constraint Details:

      4.934ns data_path \xi_data_15__I_0/diff3_res1_e3__i15 to \xi_data_15__I_0/DATA_i15 violates
      5.000ns delay constraint less
      0.085ns L_S requirement (totaling 4.915ns) by 0.019ns

 Path Details: \xi_data_15__I_0/diff3_res1_e3__i15 to \xi_data_15__I_0/DATA_i15

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.478             CK to Q              \xi_data_15__I_0/diff3_res1_e3__i15 (from \xi_data_15__I_0/word_clk)
Route         2   e 1.258                                  \xi_data_15__I_0/diff3[14]
LUT4        ---     0.302              C to Z              \xi_data_15__I_0/i1_4_lut_adj_79
Route         1   e 1.020                                  \xi_data_15__I_0/n15696
LUT4        ---     0.302              B to Z              \xi_data_15__I_0/i12844_4_lut
Route        16   e 1.574                                  \xi_data_15__I_0/DATA_15__N_651[0]
                  --------
                    4.934  (21.9% logic, 78.1% route), 3 logic levels.


Error:  The following path violates requirements by 0.019ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \xi_data_15__I_0/diff3_res1_e3__i15  (from \xi_data_15__I_0/word_clk +)
   Destination:    FD1S3JX    PD             \xi_data_15__I_0/DATA_i14  (to \xi_data_15__I_0/word_clk +)

   Delay:                   4.934ns  (21.9% logic, 78.1% route), 3 logic levels.

 Constraint Details:

      4.934ns data_path \xi_data_15__I_0/diff3_res1_e3__i15 to \xi_data_15__I_0/DATA_i14 violates
      5.000ns delay constraint less
      0.085ns L_S requirement (totaling 4.915ns) by 0.019ns

 Path Details: \xi_data_15__I_0/diff3_res1_e3__i15 to \xi_data_15__I_0/DATA_i14

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.478             CK to Q              \xi_data_15__I_0/diff3_res1_e3__i15 (from \xi_data_15__I_0/word_clk)
Route         2   e 1.258                                  \xi_data_15__I_0/diff3[14]
LUT4        ---     0.302              C to Z              \xi_data_15__I_0/i1_4_lut_adj_79
Route         1   e 1.020                                  \xi_data_15__I_0/n15696
LUT4        ---     0.302              B to Z              \xi_data_15__I_0/i12844_4_lut
Route        16   e 1.574                                  \xi_data_15__I_0/DATA_15__N_651[0]
                  --------
                    4.934  (21.9% logic, 78.1% route), 3 logic levels.

Warning: 5.019 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk1 [get_nets clk_in_c]
            2476 items scored, 1679 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 2.239ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             sys_rstn_cnt__i8  (from clk_in_c +)
   Destination:    FD1P3IX    SP             sys_rstn_cnt__i6  (to clk_in_c +)

   Delay:                   6.948ns  (31.7% logic, 68.3% route), 14 logic levels.

 Constraint Details:

      6.948ns data_path sys_rstn_cnt__i8 to sys_rstn_cnt__i6 violates
      5.000ns delay constraint less
      0.291ns LCE_S requirement (totaling 4.709ns) by 2.239ns

 Path Details: sys_rstn_cnt__i8 to sys_rstn_cnt__i6

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.478             CK to Q              sys_rstn_cnt__i8 (from clk_in_c)
Route         3   e 1.339                                  sys_rstn_cnt[8]
A1_TO_FCO   ---     0.364           B[2] to COUT           add_10163_2
Route         1   e 0.020                                  n13657
FCI_TO_FCO  ---     0.074            CIN to COUT           add_10163_4
Route         1   e 0.020                                  n13658
FCI_TO_FCO  ---     0.074            CIN to COUT           add_10163_6
Route         1   e 0.020                                  n13659
FCI_TO_FCO  ---     0.074            CIN to COUT           add_10163_8
Route         1   e 0.020                                  n13660
FCI_TO_FCO  ---     0.074            CIN to COUT           add_10163_10
Route         1   e 0.020                                  n13661
FCI_TO_FCO  ---     0.074            CIN to COUT           add_10163_12
Route         1   e 0.020                                  n13662
FCI_TO_FCO  ---     0.074            CIN to COUT           add_10163_14
Route         1   e 0.020                                  n13663
FCI_TO_FCO  ---     0.074            CIN to COUT           add_10163_16
Route         1   e 0.020                                  n13664
FCI_TO_FCO  ---     0.074            CIN to COUT           add_10163_18
Route         1   e 0.020                                  n13665
FCI_TO_FCO  ---     0.074            CIN to COUT           add_10163_20
Route         1   e 0.020                                  n13666
FCI_TO_FCO  ---     0.074            CIN to COUT           add_10163_22
Route         1   e 0.020                                  n13667
FCI_TO_F    ---     0.317            CIN to S[2]           add_10163_24
Route         7   e 1.509                                  cfg_done_N_37
LUT4        ---     0.302              C to Z              i1_3_lut_rep_179_4_lut
Route        27   e 1.679                                  clk_in_c_enable_28
                  --------
                    6.948  (31.7% logic, 68.3% route), 14 logic levels.


Error:  The following path violates requirements by 2.239ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             sys_rstn_cnt__i8  (from clk_in_c +)
   Destination:    FD1P3IX    SP             sys_rstn_cnt__i7  (to clk_in_c +)

   Delay:                   6.948ns  (31.7% logic, 68.3% route), 14 logic levels.

 Constraint Details:

      6.948ns data_path sys_rstn_cnt__i8 to sys_rstn_cnt__i7 violates
      5.000ns delay constraint less
      0.291ns LCE_S requirement (totaling 4.709ns) by 2.239ns

 Path Details: sys_rstn_cnt__i8 to sys_rstn_cnt__i7

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.478             CK to Q              sys_rstn_cnt__i8 (from clk_in_c)
Route         3   e 1.339                                  sys_rstn_cnt[8]
A1_TO_FCO   ---     0.364           B[2] to COUT           add_10163_2
Route         1   e 0.020                                  n13657
FCI_TO_FCO  ---     0.074            CIN to COUT           add_10163_4
Route         1   e 0.020                                  n13658
FCI_TO_FCO  ---     0.074            CIN to COUT           add_10163_6
Route         1   e 0.020                                  n13659
FCI_TO_FCO  ---     0.074            CIN to COUT           add_10163_8
Route         1   e 0.020                                  n13660
FCI_TO_FCO  ---     0.074            CIN to COUT           add_10163_10
Route         1   e 0.020                                  n13661
FCI_TO_FCO  ---     0.074            CIN to COUT           add_10163_12
Route         1   e 0.020                                  n13662
FCI_TO_FCO  ---     0.074            CIN to COUT           add_10163_14
Route         1   e 0.020                                  n13663
FCI_TO_FCO  ---     0.074            CIN to COUT           add_10163_16
Route         1   e 0.020                                  n13664
FCI_TO_FCO  ---     0.074            CIN to COUT           add_10163_18
Route         1   e 0.020                                  n13665
FCI_TO_FCO  ---     0.074            CIN to COUT           add_10163_20
Route         1   e 0.020                                  n13666
FCI_TO_FCO  ---     0.074            CIN to COUT           add_10163_22
Route         1   e 0.020                                  n13667
FCI_TO_F    ---     0.317            CIN to S[2]           add_10163_24
Route         7   e 1.509                                  cfg_done_N_37
LUT4        ---     0.302              C to Z              i1_3_lut_rep_179_4_lut
Route        27   e 1.679                                  clk_in_c_enable_28
                  --------
                    6.948  (31.7% logic, 68.3% route), 14 logic levels.


Error:  The following path violates requirements by 2.239ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             sys_rstn_cnt__i8  (from clk_in_c +)
   Destination:    FD1P3IX    SP             sys_rstn_cnt__i8  (to clk_in_c +)

   Delay:                   6.948ns  (31.7% logic, 68.3% route), 14 logic levels.

 Constraint Details:

      6.948ns data_path sys_rstn_cnt__i8 to sys_rstn_cnt__i8 violates
      5.000ns delay constraint less
      0.291ns LCE_S requirement (totaling 4.709ns) by 2.239ns

 Path Details: sys_rstn_cnt__i8 to sys_rstn_cnt__i8

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.478             CK to Q              sys_rstn_cnt__i8 (from clk_in_c)
Route         3   e 1.339                                  sys_rstn_cnt[8]
A1_TO_FCO   ---     0.364           B[2] to COUT           add_10163_2
Route         1   e 0.020                                  n13657
FCI_TO_FCO  ---     0.074            CIN to COUT           add_10163_4
Route         1   e 0.020                                  n13658
FCI_TO_FCO  ---     0.074            CIN to COUT           add_10163_6
Route         1   e 0.020                                  n13659
FCI_TO_FCO  ---     0.074            CIN to COUT           add_10163_8
Route         1   e 0.020                                  n13660
FCI_TO_FCO  ---     0.074            CIN to COUT           add_10163_10
Route         1   e 0.020                                  n13661
FCI_TO_FCO  ---     0.074            CIN to COUT           add_10163_12
Route         1   e 0.020                                  n13662
FCI_TO_FCO  ---     0.074            CIN to COUT           add_10163_14
Route         1   e 0.020                                  n13663
FCI_TO_FCO  ---     0.074            CIN to COUT           add_10163_16
Route         1   e 0.020                                  n13664
FCI_TO_FCO  ---     0.074            CIN to COUT           add_10163_18
Route         1   e 0.020                                  n13665
FCI_TO_FCO  ---     0.074            CIN to COUT           add_10163_20
Route         1   e 0.020                                  n13666
FCI_TO_FCO  ---     0.074            CIN to COUT           add_10163_22
Route         1   e 0.020                                  n13667
FCI_TO_F    ---     0.317            CIN to S[2]           add_10163_24
Route         7   e 1.509                                  cfg_done_N_37
LUT4        ---     0.302              C to Z              i1_3_lut_rep_179_4_lut
Route        27   e 1.679                                  clk_in_c_enable_28
                  --------
                    6.948  (31.7% logic, 68.3% route), 14 logic levels.

Warning: 7.239 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets clk2]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk3 [get_nets clk1]                    |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk2 [get_nets                          |             |             |
\xi_data_15__I_0/word_clk]              |     5.000 ns|     5.019 ns|     3 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets clk_in_c]                |     5.000 ns|     7.239 ns|    14 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk2]                    |            -|            -|     0  
                                        |             |             |
--------------------------------------------------------------------------------


2 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
clk_in_c_enable_28                      |      27|    1404|     73.16%
                                        |        |        |
cout                                    |       2|     896|     46.69%
                                        |        |        |
n13699                                  |       1|     864|     45.02%
                                        |        |        |
n13698                                  |       1|     800|     41.69%
                                        |        |        |
cfg_done_N_37                           |       7|     783|     40.80%
                                        |        |        |
n13667                                  |       1|     751|     39.13%
                                        |        |        |
n13697                                  |       1|     736|     38.35%
                                        |        |        |
n13666                                  |       1|     687|     35.80%
                                        |        |        |
n13696                                  |       1|     672|     35.02%
                                        |        |        |
n13665                                  |       1|     623|     32.46%
                                        |        |        |
n13695                                  |       1|     608|     31.68%
                                        |        |        |
n13664                                  |       1|     559|     29.13%
                                        |        |        |
n13694                                  |       1|     544|     28.35%
                                        |        |        |
n13663                                  |       1|     495|     25.79%
                                        |        |        |
n13693                                  |       1|     480|     25.01%
                                        |        |        |
n13662                                  |       1|     431|     22.46%
                                        |        |        |
n13692                                  |       1|     416|     21.68%
                                        |        |        |
n13661                                  |       1|     367|     19.12%
                                        |        |        |
n13691                                  |       1|     352|     18.34%
                                        |        |        |
n13660                                  |       1|     303|     15.79%
                                        |        |        |
n13690                                  |       1|     288|     15.01%
                                        |        |        |
clk_in_c_enable_33                      |       5|     260|     13.55%
                                        |        |        |
\xi_data_15__I_0/DATA_15__N_651[0]      |      16|     240|     12.51%
                                        |        |        |
n13659                                  |       1|     239|     12.45%
                                        |        |        |
n13689                                  |       1|     224|     11.67%
                                        |        |        |
--------------------------------------------------------------------------------


Timing summary:
---------------

Timing errors: 1919  Score: 2684500

Constraints cover  3494 paths, 287 nets, and 682 connections (11.4% coverage)


Peak memory: 238796800 bytes, TRCE: 0 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 1 secs 
