f384c44754b7 ("clk: mediatek: Add configurable enable control to mtk_pll_data")
7cc4e1bbe300 ("clk: mediatek: Fix asymmetrical PLL enable and disable control")
23fe31dedb7b ("clk: mediatek: Add configurable pcw_chg_reg to mtk_pll_data")
9d7e1a82b7d1 ("clk: mediatek: Add configurable pcwibits and fmin to mtk_pll_data")
be17ca6ac76a ("clk: mediatek: Disable tuner_en before change PLL rate")
c955bf3998ef ("clk: mediatek: add the option for determining PLL source clock")
e2f744a82d72 ("clk: mediatek: Add MT2712 clock support")
