
Starting:    C:\Microsemi\Libero_SoC_v12.6\SynplifyPro\bin64\mbin\synbatch.exe
Install:     C:\Microsemi\Libero_SoC_v12.6\SynplifyPro
Hostname:    LAPTOP-466NLTIC
Date:        Thu Dec  9 00:24:18 2021
Version:     Q-2020.03M-SP1

Arguments:   -product synplify_pro -licensetype synplifypro_actel -batch -log synplify.log aes_main_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem

Running in Vendor Mode

auto_infer_blackbox is not supported in current product.
log file: "C:\Microsemi\Projects\Project_3\AES_jb\synthesis\aes_main.srr"
Running: synthesis in foreground

Running aes_main_syn|synthesis

Running Flow: compile (Compile) on aes_main_syn|synthesis
# Thu Dec  9 00:24:19 2021

Running Flow: compile_flow (Compile Process) on aes_main_syn|synthesis
# Thu Dec  9 00:24:19 2021

Running: compiler (Compile Input) on aes_main_syn|synthesis
# Thu Dec  9 00:24:19 2021
Copied C:\Microsemi\Projects\Project_3\AES_jb\synthesis\synwork\aes_main_comp.srs to C:\Microsemi\Projects\Project_3\AES_jb\synthesis\aes_main.srs

compiler completed
# Thu Dec  9 00:24:21 2021

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on aes_main_syn|synthesis
# Thu Dec  9 00:24:21 2021

multi_srs_gen completed
# Thu Dec  9 00:24:21 2021

Return Code: 0
Run Time:00h:00m:00s
Copied C:\Microsemi\Projects\Project_3\AES_jb\synthesis\synwork\aes_main_mult.srs to C:\Microsemi\Projects\Project_3\AES_jb\synthesis\aes_main.srs
Complete: Compile Process on aes_main_syn|synthesis

Running: premap (Premap) on aes_main_syn|synthesis
# Thu Dec  9 00:24:21 2021

premap completed with warnings
# Thu Dec  9 00:24:23 2021

Return Code: 1
Run Time:00h:00m:02s
Complete: Compile on aes_main_syn|synthesis

Running Flow: map (Map) on aes_main_syn|synthesis
# Thu Dec  9 00:24:23 2021
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on aes_main_syn|synthesis
# Thu Dec  9 00:24:23 2021
Copied C:\Microsemi\Projects\Project_3\AES_jb\synthesis\synwork\aes_main_m.srm to C:\Microsemi\Projects\Project_3\AES_jb\synthesis\aes_main.srm

fpga_mapper completed with warnings
# Thu Dec  9 00:24:55 2021

Return Code: 1
Run Time:00h:00m:32s
Complete: Map on aes_main_syn|synthesis
Complete: Logic Synthesis on aes_main_syn|synthesis
TCL script complete: "aes_main_syn.tcl"
exit status=0
exit status=0
License checkin: synplifypro_actel
