// Generated by PeakRDL-etana - A free and open-source SystemVerilog generator
//  https://github.com/daxzio/PeakRDL-etana

module regblock (
        input wire clk,
        input wire rst,

        input wire s_ahb_hsel,
        input wire s_ahb_hwrite,
        input wire [1:0] s_ahb_htrans,
        input wire [2:0] s_ahb_hsize,
        input wire [15:0] s_ahb_haddr,
        input wire [31:0] s_ahb_hwdata,
        output logic s_ahb_hready,
        output logic [31:0] s_ahb_hrdata,
        output logic s_ahb_hresp,

        output logic [7:0] [15:0] hwif_out_page_config32_hwnr_tout_max_upper,
        output logic [7:0] [15:0] hwif_out_page_config32_hwnr_tout_max_lower,
        output logic [7:0] [15:0] hwif_out_page_config32_hwnr_tout_min_upper,
        output logic [7:0] [15:0] hwif_out_page_config32_hwnr_tout_min_lower,
        output logic [7:0] [31:0] hwif_out_page_config64_hwnr_tout_max_upper,
        output logic [7:0] [31:0] hwif_out_page_config64_hwnr_tout_max_lower,
        output logic [7:0] [31:0] hwif_out_page_config64_hwnr_tout_min_upper,
        output logic [7:0] [31:0] hwif_out_page_config64_hwnr_tout_min_lower,
        output logic [7:0] [15:0] hwif_out_tout_max32_hwr_upper,
        output logic [7:0] [15:0] hwif_out_tout_max32_hwr_lower,
        output logic [7:0] [31:0] hwif_out_tout_max64_hwr_upper,
        output logic [7:0] [31:0] hwif_out_tout_max64_hwr_lower
    );

    //--------------------------------------------------------------------------
    // CPU Bus interface logic
    //--------------------------------------------------------------------------
    logic cpuif_req;
    logic cpuif_req_is_wr;
    logic [15:0] cpuif_addr;
    logic [31:0] cpuif_wr_data;
    logic [31:0] cpuif_wr_biten;
    logic cpuif_req_stall_wr;
    logic cpuif_req_stall_rd;

    logic cpuif_rd_ack;
    logic cpuif_rd_err;
    logic [31:0] cpuif_rd_data;

    logic cpuif_wr_ack;
    logic cpuif_wr_err;

    // AHB Transfer Types
    //localparam [1:0] HTRANS_IDLE   = 2'b00;
    //localparam [1:0] HTRANS_BUSY   = 2'b01;
    localparam [1:0] HTRANS_NONSEQ = 2'b10;
    localparam [1:0] HTRANS_SEQ    = 2'b11;

    // AHB Response Types
    localparam HRESP_OKAY  = 1'b0;
    localparam HRESP_ERROR = 1'b1;

    // Request
    logic is_active;
    logic [15:0] addr_captured;
    logic [1:0] addr_offset_captured;
    logic write_captured;
    logic [2:0] size_captured;

    always @(posedge clk) begin
        if(rst) begin
            is_active <= '0;
            cpuif_req <= '0;
            cpuif_req_is_wr <= '0;
            cpuif_addr <= '0;
            cpuif_wr_data <= '0;
            cpuif_wr_biten <= '0;
            addr_captured <= '0;
            addr_offset_captured <= '0;
            write_captured <= '0;
            size_captured <= '0;
        end else begin
            if(~is_active) begin
                // Address Phase: Detect new transfer and capture address/control
                if(s_ahb_hsel && (s_ahb_htrans == HTRANS_NONSEQ || s_ahb_htrans == HTRANS_SEQ)) begin
                    is_active <= '1;
                    // Capture word-aligned address for register selection
                    addr_captured <= {s_ahb_haddr[15:2], 2'b0};
                    // Capture original address offset for byte enable calculation
                    addr_offset_captured <= s_ahb_haddr[0+:2];
                    write_captured <= s_ahb_hwrite;
                    size_captured <= s_ahb_hsize;
                end
            end else begin
                // Data Phase: Start request with captured data
                cpuif_req <= '1;
                cpuif_req_is_wr <= write_captured;
                cpuif_addr <= addr_captured;

                // Replicate data based on captured HSIZE for proper lane placement
                case(size_captured)
                    3'b000: begin // Byte access - replicate byte across all lanes
                        cpuif_wr_data <= { 4{ s_ahb_hwdata[0+:8] } };
                    end
                    3'b001: begin // Halfword access - replicate halfword across all lanes
                        cpuif_wr_data <= { 2{ s_ahb_hwdata[0+:16] } };
                    end
                    3'b010: begin // Word access - replicate word across all lanes
                        cpuif_wr_data <= s_ahb_hwdata[0+:32];
                    end
                    default: begin // Larger than supported accesses (full width)
                        cpuif_wr_data <= s_ahb_hwdata;
                    end
                    endcase

                // Generate byte enable based on captured HSIZE and original address offset
                cpuif_wr_biten <= '0;
                case(size_captured)
                    3'b000: begin // Byte access
                        cpuif_wr_biten[addr_offset_captured*8 +: 8] <= '1;
                    end
                    3'b001: begin // Halfword access
                        cpuif_wr_biten[addr_offset_captured[1:1]*16 +: 16] <= '1;
                    end
                    3'b010: begin // Word access
                        cpuif_wr_biten <= '1;
                    end
                    default: begin // Default to full width access
                        cpuif_wr_biten <= '1;
                    end
                endcase

                // End transaction when acknowledged
                if(cpuif_rd_ack || cpuif_wr_ack) begin
                    is_active <= '0;
                    cpuif_req <= '0;
                end
            end
        end
    end

    // Response
    logic [31:0] read_data_extracted;

    // Extract read data based on captured HSIZE and address offset
    always @(*) begin
        case(size_captured)
            3'b000: begin // Byte access - extract specific byte
                read_data_extracted = { 24'd0, cpuif_rd_data[(addr_offset_captured*8)+:8] };
            end
            3'b001: begin // Halfword access - extract specific halfword
                read_data_extracted = { 16'd0, cpuif_rd_data[(addr_offset_captured[1:1]*16)+:16] };
            end
            3'b010: begin // Word access - extract specific word
                read_data_extracted = cpuif_rd_data;
            end
            default: begin // Full width access for larger sizes
                read_data_extracted = cpuif_rd_data;
            end
        endcase
    end

    assign s_ahb_hready = (cpuif_rd_ack | cpuif_wr_ack | ~is_active);
    assign s_ahb_hrdata = read_data_extracted;
    assign s_ahb_hresp = (cpuif_rd_err | cpuif_wr_err) ? HRESP_ERROR : HRESP_OKAY;

    logic cpuif_req_masked;

    // Read & write latencies are balanced. Stalls not required
    assign cpuif_req_stall_rd = '0;
    assign cpuif_req_stall_wr = '0;
    assign cpuif_req_masked = cpuif_req
                            & !(!cpuif_req_is_wr & cpuif_req_stall_rd)
                            & !(cpuif_req_is_wr & cpuif_req_stall_wr);

    //--------------------------------------------------------------------------
    // Address Decode
    //--------------------------------------------------------------------------
    logic [0:0] decoded_reg_strb_page;
    logic [0:0] decoded_reg_strb_operaton;
    logic [0:0] decoded_reg_strb_config;
    logic [0:0] decoded_reg_strb_page_config32_hwna_tout_max [8];
    logic [0:0] decoded_reg_strb_page_config32_hwna_tout_min [8];
    logic [1:0] decoded_reg_strb_page_config64_hwna_tout_max [8];
    logic [1:0] decoded_reg_strb_page_config64_hwna_tout_min [8];
    logic [0:0] decoded_reg_strb_tout_max32_hwna [8];
    logic [1:0] decoded_reg_strb_tout_max64_hwna [8];
    logic [0:0] decoded_reg_strb_page_config32_hwnr_tout_max [8];
    logic [0:0] decoded_reg_strb_page_config32_hwnr_tout_min [8];
    logic [1:0] decoded_reg_strb_page_config64_hwnr_tout_max [8];
    logic [1:0] decoded_reg_strb_page_config64_hwnr_tout_min [8];
    logic [0:0] decoded_reg_strb_tout_max32_hwr [8];
    logic [1:0] decoded_reg_strb_tout_max64_hwr [8];
    logic decoded_req;
    logic decoded_req_is_wr;
    /* verilator lint_off UNUSEDSIGNAL */
    logic [31:0] decoded_wr_data;
    logic [31:0] decoded_wr_biten;
    /* verilator lint_on UNUSEDSIGNAL */

    always @(*) begin
        /* verilator lint_off UNUSEDSIGNAL */
        integer next_cpuif_addr;
        /* verilator lint_on UNUSEDSIGNAL */
        decoded_reg_strb_page = cpuif_req_masked & (cpuif_addr == 16'h0) & !cpuif_req_is_wr;
        decoded_reg_strb_operaton = cpuif_req_masked & (cpuif_addr == 16'h4);
        decoded_reg_strb_config = cpuif_req_masked & (cpuif_addr == 16'h8);
        for(int i0=0; i0<8; i0++) begin : gen_loop_17
            next_cpuif_addr = 32'h1000 + i0*16'h8;
            decoded_reg_strb_page_config32_hwna_tout_max[i0] = cpuif_req_masked & (cpuif_addr == next_cpuif_addr[15:0]);
            next_cpuif_addr = 32'h1004 + i0*16'h8;
            decoded_reg_strb_page_config32_hwna_tout_min[i0] = cpuif_req_masked & (cpuif_addr == next_cpuif_addr[15:0]);
        end
        for(int i0=0; i0<8; i0++) begin : gen_loop_18
            next_cpuif_addr = 32'h2000 + i0*16'h10;
            decoded_reg_strb_page_config64_hwna_tout_max[i0][0] = cpuif_req_masked & (cpuif_addr == next_cpuif_addr[15:0]);
            next_cpuif_addr = 32'h2004 + i0*16'h10;
            decoded_reg_strb_page_config64_hwna_tout_max[i0][1] = cpuif_req_masked & (cpuif_addr == next_cpuif_addr[15:0]);
            next_cpuif_addr = 32'h2008 + i0*16'h10;
            decoded_reg_strb_page_config64_hwna_tout_min[i0][0] = cpuif_req_masked & (cpuif_addr == next_cpuif_addr[15:0]);
            next_cpuif_addr = 32'h200c + i0*16'h10;
            decoded_reg_strb_page_config64_hwna_tout_min[i0][1] = cpuif_req_masked & (cpuif_addr == next_cpuif_addr[15:0]);
        end
        for(int i0=0; i0<8; i0++) begin : gen_loop_19
            next_cpuif_addr = 32'h3000 + i0*16'h4;
            decoded_reg_strb_tout_max32_hwna[i0] = cpuif_req_masked & (cpuif_addr == next_cpuif_addr[15:0]);
        end
        for(int i0=0; i0<8; i0++) begin : gen_loop_20
            next_cpuif_addr = 32'h4000 + i0*16'h8;
            decoded_reg_strb_tout_max64_hwna[i0][0] = cpuif_req_masked & (cpuif_addr == next_cpuif_addr[15:0]);
            next_cpuif_addr = 32'h4004 + i0*16'h8;
            decoded_reg_strb_tout_max64_hwna[i0][1] = cpuif_req_masked & (cpuif_addr == next_cpuif_addr[15:0]);
        end
        for(int i0=0; i0<8; i0++) begin : gen_loop_21
            next_cpuif_addr = 32'h5000 + i0*16'h8;
            decoded_reg_strb_page_config32_hwnr_tout_max[i0] = cpuif_req_masked & (cpuif_addr == next_cpuif_addr[15:0]);
            next_cpuif_addr = 32'h5004 + i0*16'h8;
            decoded_reg_strb_page_config32_hwnr_tout_min[i0] = cpuif_req_masked & (cpuif_addr == next_cpuif_addr[15:0]);
        end
        for(int i0=0; i0<8; i0++) begin : gen_loop_22
            next_cpuif_addr = 32'h6000 + i0*16'h10;
            decoded_reg_strb_page_config64_hwnr_tout_max[i0][0] = cpuif_req_masked & (cpuif_addr == next_cpuif_addr[15:0]);
            next_cpuif_addr = 32'h6004 + i0*16'h10;
            decoded_reg_strb_page_config64_hwnr_tout_max[i0][1] = cpuif_req_masked & (cpuif_addr == next_cpuif_addr[15:0]);
            next_cpuif_addr = 32'h6008 + i0*16'h10;
            decoded_reg_strb_page_config64_hwnr_tout_min[i0][0] = cpuif_req_masked & (cpuif_addr == next_cpuif_addr[15:0]);
            next_cpuif_addr = 32'h600c + i0*16'h10;
            decoded_reg_strb_page_config64_hwnr_tout_min[i0][1] = cpuif_req_masked & (cpuif_addr == next_cpuif_addr[15:0]);
        end
        for(int i0=0; i0<8; i0++) begin : gen_loop_23
            next_cpuif_addr = 32'h7000 + i0*16'h4;
            decoded_reg_strb_tout_max32_hwr[i0] = cpuif_req_masked & (cpuif_addr == next_cpuif_addr[15:0]);
        end
        for(int i0=0; i0<8; i0++) begin : gen_loop_24
            next_cpuif_addr = 32'h8000 + i0*16'h8;
            decoded_reg_strb_tout_max64_hwr[i0][0] = cpuif_req_masked & (cpuif_addr == next_cpuif_addr[15:0]);
            next_cpuif_addr = 32'h8004 + i0*16'h8;
            decoded_reg_strb_tout_max64_hwr[i0][1] = cpuif_req_masked & (cpuif_addr == next_cpuif_addr[15:0]);
        end
    end

    // Pass down signals to next stage
    assign decoded_req = cpuif_req_masked;
    assign decoded_req_is_wr = cpuif_req_is_wr;
    assign decoded_wr_data = cpuif_wr_data;
    assign decoded_wr_biten = cpuif_wr_biten;


    //--------------------------------------------------------------------------
    // Field storage declarations
    //--------------------------------------------------------------------------

    // Field: regblock.OPERATON.BYTE
    logic [7:0] field_storage_operaton_byte_value;
    logic [7:0] field_combo_operaton_byte_next;
    logic field_combo_operaton_byte_load_next;
    // Field: regblock.CONFIG.BYTE
    logic [7:0] field_storage_config_byte_value;
    logic [7:0] field_combo_config_byte_next;
    logic field_combo_config_byte_load_next;
    // Field: regblock.PAGE_CONFIG32_HWNA[].TOUT_MAX.UPPER
    logic [15:0] field_storage_page_config32_hwna_tout_max_upper_value [8] ;
    logic [15:0] field_combo_page_config32_hwna_tout_max_upper_next [8] ;
    logic field_combo_page_config32_hwna_tout_max_upper_load_next [8] ;
    // Field: regblock.PAGE_CONFIG32_HWNA[].TOUT_MAX.LOWER
    logic [15:0] field_storage_page_config32_hwna_tout_max_lower_value [8] ;
    logic [15:0] field_combo_page_config32_hwna_tout_max_lower_next [8] ;
    logic field_combo_page_config32_hwna_tout_max_lower_load_next [8] ;
    // Field: regblock.PAGE_CONFIG32_HWNA[].TOUT_MIN.UPPER
    logic [15:0] field_storage_page_config32_hwna_tout_min_upper_value [8] ;
    logic [15:0] field_combo_page_config32_hwna_tout_min_upper_next [8] ;
    logic field_combo_page_config32_hwna_tout_min_upper_load_next [8] ;
    // Field: regblock.PAGE_CONFIG32_HWNA[].TOUT_MIN.LOWER
    logic [15:0] field_storage_page_config32_hwna_tout_min_lower_value [8] ;
    logic [15:0] field_combo_page_config32_hwna_tout_min_lower_next [8] ;
    logic field_combo_page_config32_hwna_tout_min_lower_load_next [8] ;
    // Field: regblock.PAGE_CONFIG64_HWNA[].TOUT_MAX.UPPER
    logic [31:0] field_storage_page_config64_hwna_tout_max_upper_value [8] ;
    logic [31:0] field_combo_page_config64_hwna_tout_max_upper_next [8] ;
    logic field_combo_page_config64_hwna_tout_max_upper_load_next [8] ;
    // Field: regblock.PAGE_CONFIG64_HWNA[].TOUT_MAX.LOWER
    logic [31:0] field_storage_page_config64_hwna_tout_max_lower_value [8] ;
    logic [31:0] field_combo_page_config64_hwna_tout_max_lower_next [8] ;
    logic field_combo_page_config64_hwna_tout_max_lower_load_next [8] ;
    // Field: regblock.PAGE_CONFIG64_HWNA[].TOUT_MIN.UPPER
    logic [31:0] field_storage_page_config64_hwna_tout_min_upper_value [8] ;
    logic [31:0] field_combo_page_config64_hwna_tout_min_upper_next [8] ;
    logic field_combo_page_config64_hwna_tout_min_upper_load_next [8] ;
    // Field: regblock.PAGE_CONFIG64_HWNA[].TOUT_MIN.LOWER
    logic [31:0] field_storage_page_config64_hwna_tout_min_lower_value [8] ;
    logic [31:0] field_combo_page_config64_hwna_tout_min_lower_next [8] ;
    logic field_combo_page_config64_hwna_tout_min_lower_load_next [8] ;
    // Field: regblock.TOUT_MAX32_HWNA[].UPPER
    logic [15:0] field_storage_tout_max32_hwna_upper_value [8] ;
    logic [15:0] field_combo_tout_max32_hwna_upper_next [8] ;
    logic field_combo_tout_max32_hwna_upper_load_next [8] ;
    // Field: regblock.TOUT_MAX32_HWNA[].LOWER
    logic [15:0] field_storage_tout_max32_hwna_lower_value [8] ;
    logic [15:0] field_combo_tout_max32_hwna_lower_next [8] ;
    logic field_combo_tout_max32_hwna_lower_load_next [8] ;
    // Field: regblock.TOUT_MAX64_HWNA[].UPPER
    logic [31:0] field_storage_tout_max64_hwna_upper_value [8] ;
    logic [31:0] field_combo_tout_max64_hwna_upper_next [8] ;
    logic field_combo_tout_max64_hwna_upper_load_next [8] ;
    // Field: regblock.TOUT_MAX64_HWNA[].LOWER
    logic [31:0] field_storage_tout_max64_hwna_lower_value [8] ;
    logic [31:0] field_combo_tout_max64_hwna_lower_next [8] ;
    logic field_combo_tout_max64_hwna_lower_load_next [8] ;
    // Field: regblock.PAGE_CONFIG32_HWNR[].TOUT_MAX.UPPER
    logic [15:0] field_storage_page_config32_hwnr_tout_max_upper_value [8] ;
    logic [15:0] field_combo_page_config32_hwnr_tout_max_upper_next [8] ;
    logic field_combo_page_config32_hwnr_tout_max_upper_load_next [8] ;
    // Field: regblock.PAGE_CONFIG32_HWNR[].TOUT_MAX.LOWER
    logic [15:0] field_storage_page_config32_hwnr_tout_max_lower_value [8] ;
    logic [15:0] field_combo_page_config32_hwnr_tout_max_lower_next [8] ;
    logic field_combo_page_config32_hwnr_tout_max_lower_load_next [8] ;
    // Field: regblock.PAGE_CONFIG32_HWNR[].TOUT_MIN.UPPER
    logic [15:0] field_storage_page_config32_hwnr_tout_min_upper_value [8] ;
    logic [15:0] field_combo_page_config32_hwnr_tout_min_upper_next [8] ;
    logic field_combo_page_config32_hwnr_tout_min_upper_load_next [8] ;
    // Field: regblock.PAGE_CONFIG32_HWNR[].TOUT_MIN.LOWER
    logic [15:0] field_storage_page_config32_hwnr_tout_min_lower_value [8] ;
    logic [15:0] field_combo_page_config32_hwnr_tout_min_lower_next [8] ;
    logic field_combo_page_config32_hwnr_tout_min_lower_load_next [8] ;
    // Field: regblock.PAGE_CONFIG64_HWNR[].TOUT_MAX.UPPER
    logic [31:0] field_storage_page_config64_hwnr_tout_max_upper_value [8] ;
    logic [31:0] field_combo_page_config64_hwnr_tout_max_upper_next [8] ;
    logic field_combo_page_config64_hwnr_tout_max_upper_load_next [8] ;
    // Field: regblock.PAGE_CONFIG64_HWNR[].TOUT_MAX.LOWER
    logic [31:0] field_storage_page_config64_hwnr_tout_max_lower_value [8] ;
    logic [31:0] field_combo_page_config64_hwnr_tout_max_lower_next [8] ;
    logic field_combo_page_config64_hwnr_tout_max_lower_load_next [8] ;
    // Field: regblock.PAGE_CONFIG64_HWNR[].TOUT_MIN.UPPER
    logic [31:0] field_storage_page_config64_hwnr_tout_min_upper_value [8] ;
    logic [31:0] field_combo_page_config64_hwnr_tout_min_upper_next [8] ;
    logic field_combo_page_config64_hwnr_tout_min_upper_load_next [8] ;
    // Field: regblock.PAGE_CONFIG64_HWNR[].TOUT_MIN.LOWER
    logic [31:0] field_storage_page_config64_hwnr_tout_min_lower_value [8] ;
    logic [31:0] field_combo_page_config64_hwnr_tout_min_lower_next [8] ;
    logic field_combo_page_config64_hwnr_tout_min_lower_load_next [8] ;
    // Field: regblock.TOUT_MAX32_HWR[].UPPER
    logic [15:0] field_storage_tout_max32_hwr_upper_value [8] ;
    logic [15:0] field_combo_tout_max32_hwr_upper_next [8] ;
    logic field_combo_tout_max32_hwr_upper_load_next [8] ;
    // Field: regblock.TOUT_MAX32_HWR[].LOWER
    logic [15:0] field_storage_tout_max32_hwr_lower_value [8] ;
    logic [15:0] field_combo_tout_max32_hwr_lower_next [8] ;
    logic field_combo_tout_max32_hwr_lower_load_next [8] ;
    // Field: regblock.TOUT_MAX64_HWR[].UPPER
    logic [31:0] field_storage_tout_max64_hwr_upper_value [8] ;
    logic [31:0] field_combo_tout_max64_hwr_upper_next [8] ;
    logic field_combo_tout_max64_hwr_upper_load_next [8] ;
    // Field: regblock.TOUT_MAX64_HWR[].LOWER
    logic [31:0] field_storage_tout_max64_hwr_lower_value [8] ;
    logic [31:0] field_combo_tout_max64_hwr_lower_next [8] ;
    logic field_combo_tout_max64_hwr_lower_load_next [8] ;
    //--------------------------------------------------------------------------
    // Field logic
    //--------------------------------------------------------------------------
    // always_comb begin
    always @(*) begin
        logic [7:0] next_c;
        logic load_next_c;
        next_c = field_storage_operaton_byte_value;
        load_next_c = '0;
        if(decoded_reg_strb_operaton && decoded_req_is_wr) begin // SW write
            next_c = (field_storage_operaton_byte_value & ~decoded_wr_biten[7:0]) | (decoded_wr_data[7:0] & decoded_wr_biten[7:0]);
            load_next_c = '1;
        end
        field_combo_operaton_byte_next = next_c;
        field_combo_operaton_byte_load_next = load_next_c;
    end
    always_ff @(posedge clk) begin
        if(rst) begin
            field_storage_operaton_byte_value <= 8'h0;
        end else if(field_combo_operaton_byte_load_next) begin
            field_storage_operaton_byte_value <= field_combo_operaton_byte_next;
        end
    end
    // always_comb begin
    always @(*) begin
        logic [7:0] next_c;
        logic load_next_c;
        next_c = field_storage_config_byte_value;
        load_next_c = '0;
        if(decoded_reg_strb_config && decoded_req_is_wr) begin // SW write
            next_c = (field_storage_config_byte_value & ~decoded_wr_biten[7:0]) | (decoded_wr_data[7:0] & decoded_wr_biten[7:0]);
            load_next_c = '1;
        end
        field_combo_config_byte_next = next_c;
        field_combo_config_byte_load_next = load_next_c;
    end
    always_ff @(posedge clk) begin
        if(rst) begin
            field_storage_config_byte_value <= 8'h0;
        end else if(field_combo_config_byte_load_next) begin
            field_storage_config_byte_value <= field_combo_config_byte_next;
        end
    end
    for(genvar i0=0; i0<8; i0++) begin : gen_loop_33
        // always_comb begin
        always @(*) begin
            logic [15:0] next_c;
            logic load_next_c;
            next_c = field_storage_page_config32_hwna_tout_max_upper_value[i0];
            load_next_c = '0;
            if(decoded_reg_strb_page_config32_hwna_tout_max[i0] && decoded_req_is_wr) begin // SW write
                next_c = (field_storage_page_config32_hwna_tout_max_upper_value[i0] & ~decoded_wr_biten[15:0]) | (decoded_wr_data[15:0] & decoded_wr_biten[15:0]);
                load_next_c = '1;
            end
            field_combo_page_config32_hwna_tout_max_upper_next[i0] = next_c;
            field_combo_page_config32_hwna_tout_max_upper_load_next[i0] = load_next_c;
        end
        always_ff @(posedge clk) begin
            if(rst) begin
                field_storage_page_config32_hwna_tout_max_upper_value[i0] <= 16'h0;
            end else if(field_combo_page_config32_hwna_tout_max_upper_load_next[i0]) begin
                field_storage_page_config32_hwna_tout_max_upper_value[i0] <= field_combo_page_config32_hwna_tout_max_upper_next[i0];
            end
        end
        // always_comb begin
        always @(*) begin
            logic [15:0] next_c;
            logic load_next_c;
            next_c = field_storage_page_config32_hwna_tout_max_lower_value[i0];
            load_next_c = '0;
            if(decoded_reg_strb_page_config32_hwna_tout_max[i0] && decoded_req_is_wr) begin // SW write
                next_c = (field_storage_page_config32_hwna_tout_max_lower_value[i0] & ~decoded_wr_biten[31:16]) | (decoded_wr_data[31:16] & decoded_wr_biten[31:16]);
                load_next_c = '1;
            end
            field_combo_page_config32_hwna_tout_max_lower_next[i0] = next_c;
            field_combo_page_config32_hwna_tout_max_lower_load_next[i0] = load_next_c;
        end
        always_ff @(posedge clk) begin
            if(rst) begin
                field_storage_page_config32_hwna_tout_max_lower_value[i0] <= 16'h0;
            end else if(field_combo_page_config32_hwna_tout_max_lower_load_next[i0]) begin
                field_storage_page_config32_hwna_tout_max_lower_value[i0] <= field_combo_page_config32_hwna_tout_max_lower_next[i0];
            end
        end
        // always_comb begin
        always @(*) begin
            logic [15:0] next_c;
            logic load_next_c;
            next_c = field_storage_page_config32_hwna_tout_min_upper_value[i0];
            load_next_c = '0;
            if(decoded_reg_strb_page_config32_hwna_tout_min[i0] && decoded_req_is_wr) begin // SW write
                next_c = (field_storage_page_config32_hwna_tout_min_upper_value[i0] & ~decoded_wr_biten[15:0]) | (decoded_wr_data[15:0] & decoded_wr_biten[15:0]);
                load_next_c = '1;
            end
            field_combo_page_config32_hwna_tout_min_upper_next[i0] = next_c;
            field_combo_page_config32_hwna_tout_min_upper_load_next[i0] = load_next_c;
        end
        always_ff @(posedge clk) begin
            if(rst) begin
                field_storage_page_config32_hwna_tout_min_upper_value[i0] <= 16'h0;
            end else if(field_combo_page_config32_hwna_tout_min_upper_load_next[i0]) begin
                field_storage_page_config32_hwna_tout_min_upper_value[i0] <= field_combo_page_config32_hwna_tout_min_upper_next[i0];
            end
        end
        // always_comb begin
        always @(*) begin
            logic [15:0] next_c;
            logic load_next_c;
            next_c = field_storage_page_config32_hwna_tout_min_lower_value[i0];
            load_next_c = '0;
            if(decoded_reg_strb_page_config32_hwna_tout_min[i0] && decoded_req_is_wr) begin // SW write
                next_c = (field_storage_page_config32_hwna_tout_min_lower_value[i0] & ~decoded_wr_biten[31:16]) | (decoded_wr_data[31:16] & decoded_wr_biten[31:16]);
                load_next_c = '1;
            end
            field_combo_page_config32_hwna_tout_min_lower_next[i0] = next_c;
            field_combo_page_config32_hwna_tout_min_lower_load_next[i0] = load_next_c;
        end
        always_ff @(posedge clk) begin
            if(rst) begin
                field_storage_page_config32_hwna_tout_min_lower_value[i0] <= 16'h0;
            end else if(field_combo_page_config32_hwna_tout_min_lower_load_next[i0]) begin
                field_storage_page_config32_hwna_tout_min_lower_value[i0] <= field_combo_page_config32_hwna_tout_min_lower_next[i0];
            end
        end
    end
    for(genvar i0=0; i0<8; i0++) begin : gen_loop_34
        // always_comb begin
        always @(*) begin
            logic [31:0] next_c;
            logic load_next_c;
            next_c = field_storage_page_config64_hwna_tout_max_upper_value[i0];
            load_next_c = '0;
            if(decoded_reg_strb_page_config64_hwna_tout_max[i0][0] && decoded_req_is_wr) begin // SW write
                next_c = (field_storage_page_config64_hwna_tout_max_upper_value[i0] & ~decoded_wr_biten[31:0]) | (decoded_wr_data[31:0] & decoded_wr_biten[31:0]);
                load_next_c = '1;
            end
            field_combo_page_config64_hwna_tout_max_upper_next[i0] = next_c;
            field_combo_page_config64_hwna_tout_max_upper_load_next[i0] = load_next_c;
        end
        always_ff @(posedge clk) begin
            if(rst) begin
                field_storage_page_config64_hwna_tout_max_upper_value[i0] <= 32'h0;
            end else if(field_combo_page_config64_hwna_tout_max_upper_load_next[i0]) begin
                field_storage_page_config64_hwna_tout_max_upper_value[i0] <= field_combo_page_config64_hwna_tout_max_upper_next[i0];
            end
        end
        // always_comb begin
        always @(*) begin
            logic [31:0] next_c;
            logic load_next_c;
            next_c = field_storage_page_config64_hwna_tout_max_lower_value[i0];
            load_next_c = '0;
            if(decoded_reg_strb_page_config64_hwna_tout_max[i0][1] && decoded_req_is_wr) begin // SW write
                next_c = (field_storage_page_config64_hwna_tout_max_lower_value[i0] & ~decoded_wr_biten[31:0]) | (decoded_wr_data[31:0] & decoded_wr_biten[31:0]);
                load_next_c = '1;
            end
            field_combo_page_config64_hwna_tout_max_lower_next[i0] = next_c;
            field_combo_page_config64_hwna_tout_max_lower_load_next[i0] = load_next_c;
        end
        always_ff @(posedge clk) begin
            if(rst) begin
                field_storage_page_config64_hwna_tout_max_lower_value[i0] <= 32'h0;
            end else if(field_combo_page_config64_hwna_tout_max_lower_load_next[i0]) begin
                field_storage_page_config64_hwna_tout_max_lower_value[i0] <= field_combo_page_config64_hwna_tout_max_lower_next[i0];
            end
        end
        // always_comb begin
        always @(*) begin
            logic [31:0] next_c;
            logic load_next_c;
            next_c = field_storage_page_config64_hwna_tout_min_upper_value[i0];
            load_next_c = '0;
            if(decoded_reg_strb_page_config64_hwna_tout_min[i0][0] && decoded_req_is_wr) begin // SW write
                next_c = (field_storage_page_config64_hwna_tout_min_upper_value[i0] & ~decoded_wr_biten[31:0]) | (decoded_wr_data[31:0] & decoded_wr_biten[31:0]);
                load_next_c = '1;
            end
            field_combo_page_config64_hwna_tout_min_upper_next[i0] = next_c;
            field_combo_page_config64_hwna_tout_min_upper_load_next[i0] = load_next_c;
        end
        always_ff @(posedge clk) begin
            if(rst) begin
                field_storage_page_config64_hwna_tout_min_upper_value[i0] <= 32'h0;
            end else if(field_combo_page_config64_hwna_tout_min_upper_load_next[i0]) begin
                field_storage_page_config64_hwna_tout_min_upper_value[i0] <= field_combo_page_config64_hwna_tout_min_upper_next[i0];
            end
        end
        // always_comb begin
        always @(*) begin
            logic [31:0] next_c;
            logic load_next_c;
            next_c = field_storage_page_config64_hwna_tout_min_lower_value[i0];
            load_next_c = '0;
            if(decoded_reg_strb_page_config64_hwna_tout_min[i0][1] && decoded_req_is_wr) begin // SW write
                next_c = (field_storage_page_config64_hwna_tout_min_lower_value[i0] & ~decoded_wr_biten[31:0]) | (decoded_wr_data[31:0] & decoded_wr_biten[31:0]);
                load_next_c = '1;
            end
            field_combo_page_config64_hwna_tout_min_lower_next[i0] = next_c;
            field_combo_page_config64_hwna_tout_min_lower_load_next[i0] = load_next_c;
        end
        always_ff @(posedge clk) begin
            if(rst) begin
                field_storage_page_config64_hwna_tout_min_lower_value[i0] <= 32'h0;
            end else if(field_combo_page_config64_hwna_tout_min_lower_load_next[i0]) begin
                field_storage_page_config64_hwna_tout_min_lower_value[i0] <= field_combo_page_config64_hwna_tout_min_lower_next[i0];
            end
        end
    end
    for(genvar i0=0; i0<8; i0++) begin : gen_loop_35
        // always_comb begin
        always @(*) begin
            logic [15:0] next_c;
            logic load_next_c;
            next_c = field_storage_tout_max32_hwna_upper_value[i0];
            load_next_c = '0;
            if(decoded_reg_strb_tout_max32_hwna[i0] && decoded_req_is_wr) begin // SW write
                next_c = (field_storage_tout_max32_hwna_upper_value[i0] & ~decoded_wr_biten[15:0]) | (decoded_wr_data[15:0] & decoded_wr_biten[15:0]);
                load_next_c = '1;
            end
            field_combo_tout_max32_hwna_upper_next[i0] = next_c;
            field_combo_tout_max32_hwna_upper_load_next[i0] = load_next_c;
        end
        always_ff @(posedge clk) begin
            if(rst) begin
                field_storage_tout_max32_hwna_upper_value[i0] <= 16'h0;
            end else if(field_combo_tout_max32_hwna_upper_load_next[i0]) begin
                field_storage_tout_max32_hwna_upper_value[i0] <= field_combo_tout_max32_hwna_upper_next[i0];
            end
        end
        // always_comb begin
        always @(*) begin
            logic [15:0] next_c;
            logic load_next_c;
            next_c = field_storage_tout_max32_hwna_lower_value[i0];
            load_next_c = '0;
            if(decoded_reg_strb_tout_max32_hwna[i0] && decoded_req_is_wr) begin // SW write
                next_c = (field_storage_tout_max32_hwna_lower_value[i0] & ~decoded_wr_biten[31:16]) | (decoded_wr_data[31:16] & decoded_wr_biten[31:16]);
                load_next_c = '1;
            end
            field_combo_tout_max32_hwna_lower_next[i0] = next_c;
            field_combo_tout_max32_hwna_lower_load_next[i0] = load_next_c;
        end
        always_ff @(posedge clk) begin
            if(rst) begin
                field_storage_tout_max32_hwna_lower_value[i0] <= 16'h0;
            end else if(field_combo_tout_max32_hwna_lower_load_next[i0]) begin
                field_storage_tout_max32_hwna_lower_value[i0] <= field_combo_tout_max32_hwna_lower_next[i0];
            end
        end
    end
    for(genvar i0=0; i0<8; i0++) begin : gen_loop_36
        // always_comb begin
        always @(*) begin
            logic [31:0] next_c;
            logic load_next_c;
            next_c = field_storage_tout_max64_hwna_upper_value[i0];
            load_next_c = '0;
            if(decoded_reg_strb_tout_max64_hwna[i0][0] && decoded_req_is_wr) begin // SW write
                next_c = (field_storage_tout_max64_hwna_upper_value[i0] & ~decoded_wr_biten[31:0]) | (decoded_wr_data[31:0] & decoded_wr_biten[31:0]);
                load_next_c = '1;
            end
            field_combo_tout_max64_hwna_upper_next[i0] = next_c;
            field_combo_tout_max64_hwna_upper_load_next[i0] = load_next_c;
        end
        always_ff @(posedge clk) begin
            if(rst) begin
                field_storage_tout_max64_hwna_upper_value[i0] <= 32'h0;
            end else if(field_combo_tout_max64_hwna_upper_load_next[i0]) begin
                field_storage_tout_max64_hwna_upper_value[i0] <= field_combo_tout_max64_hwna_upper_next[i0];
            end
        end
        // always_comb begin
        always @(*) begin
            logic [31:0] next_c;
            logic load_next_c;
            next_c = field_storage_tout_max64_hwna_lower_value[i0];
            load_next_c = '0;
            if(decoded_reg_strb_tout_max64_hwna[i0][1] && decoded_req_is_wr) begin // SW write
                next_c = (field_storage_tout_max64_hwna_lower_value[i0] & ~decoded_wr_biten[31:0]) | (decoded_wr_data[31:0] & decoded_wr_biten[31:0]);
                load_next_c = '1;
            end
            field_combo_tout_max64_hwna_lower_next[i0] = next_c;
            field_combo_tout_max64_hwna_lower_load_next[i0] = load_next_c;
        end
        always_ff @(posedge clk) begin
            if(rst) begin
                field_storage_tout_max64_hwna_lower_value[i0] <= 32'h0;
            end else if(field_combo_tout_max64_hwna_lower_load_next[i0]) begin
                field_storage_tout_max64_hwna_lower_value[i0] <= field_combo_tout_max64_hwna_lower_next[i0];
            end
        end
    end
    for(genvar i0=0; i0<8; i0++) begin : gen_loop_37
        // always_comb begin
        always @(*) begin
            logic [15:0] next_c;
            logic load_next_c;
            next_c = field_storage_page_config32_hwnr_tout_max_upper_value[i0];
            load_next_c = '0;
            if(decoded_reg_strb_page_config32_hwnr_tout_max[i0] && decoded_req_is_wr) begin // SW write
                next_c = (field_storage_page_config32_hwnr_tout_max_upper_value[i0] & ~decoded_wr_biten[15:0]) | (decoded_wr_data[15:0] & decoded_wr_biten[15:0]);
                load_next_c = '1;
            end
            field_combo_page_config32_hwnr_tout_max_upper_next[i0] = next_c;
            field_combo_page_config32_hwnr_tout_max_upper_load_next[i0] = load_next_c;
        end
        always_ff @(posedge clk) begin
            if(rst) begin
                field_storage_page_config32_hwnr_tout_max_upper_value[i0] <= 16'h0;
            end else if(field_combo_page_config32_hwnr_tout_max_upper_load_next[i0]) begin
                field_storage_page_config32_hwnr_tout_max_upper_value[i0] <= field_combo_page_config32_hwnr_tout_max_upper_next[i0];
            end
        end
        assign hwif_out_page_config32_hwnr_tout_max_upper[i0] = field_storage_page_config32_hwnr_tout_max_upper_value[i0];
        // always_comb begin
        always @(*) begin
            logic [15:0] next_c;
            logic load_next_c;
            next_c = field_storage_page_config32_hwnr_tout_max_lower_value[i0];
            load_next_c = '0;
            if(decoded_reg_strb_page_config32_hwnr_tout_max[i0] && decoded_req_is_wr) begin // SW write
                next_c = (field_storage_page_config32_hwnr_tout_max_lower_value[i0] & ~decoded_wr_biten[31:16]) | (decoded_wr_data[31:16] & decoded_wr_biten[31:16]);
                load_next_c = '1;
            end
            field_combo_page_config32_hwnr_tout_max_lower_next[i0] = next_c;
            field_combo_page_config32_hwnr_tout_max_lower_load_next[i0] = load_next_c;
        end
        always_ff @(posedge clk) begin
            if(rst) begin
                field_storage_page_config32_hwnr_tout_max_lower_value[i0] <= 16'h0;
            end else if(field_combo_page_config32_hwnr_tout_max_lower_load_next[i0]) begin
                field_storage_page_config32_hwnr_tout_max_lower_value[i0] <= field_combo_page_config32_hwnr_tout_max_lower_next[i0];
            end
        end
        assign hwif_out_page_config32_hwnr_tout_max_lower[i0] = field_storage_page_config32_hwnr_tout_max_lower_value[i0];
        // always_comb begin
        always @(*) begin
            logic [15:0] next_c;
            logic load_next_c;
            next_c = field_storage_page_config32_hwnr_tout_min_upper_value[i0];
            load_next_c = '0;
            if(decoded_reg_strb_page_config32_hwnr_tout_min[i0] && decoded_req_is_wr) begin // SW write
                next_c = (field_storage_page_config32_hwnr_tout_min_upper_value[i0] & ~decoded_wr_biten[15:0]) | (decoded_wr_data[15:0] & decoded_wr_biten[15:0]);
                load_next_c = '1;
            end
            field_combo_page_config32_hwnr_tout_min_upper_next[i0] = next_c;
            field_combo_page_config32_hwnr_tout_min_upper_load_next[i0] = load_next_c;
        end
        always_ff @(posedge clk) begin
            if(rst) begin
                field_storage_page_config32_hwnr_tout_min_upper_value[i0] <= 16'h0;
            end else if(field_combo_page_config32_hwnr_tout_min_upper_load_next[i0]) begin
                field_storage_page_config32_hwnr_tout_min_upper_value[i0] <= field_combo_page_config32_hwnr_tout_min_upper_next[i0];
            end
        end
        assign hwif_out_page_config32_hwnr_tout_min_upper[i0] = field_storage_page_config32_hwnr_tout_min_upper_value[i0];
        // always_comb begin
        always @(*) begin
            logic [15:0] next_c;
            logic load_next_c;
            next_c = field_storage_page_config32_hwnr_tout_min_lower_value[i0];
            load_next_c = '0;
            if(decoded_reg_strb_page_config32_hwnr_tout_min[i0] && decoded_req_is_wr) begin // SW write
                next_c = (field_storage_page_config32_hwnr_tout_min_lower_value[i0] & ~decoded_wr_biten[31:16]) | (decoded_wr_data[31:16] & decoded_wr_biten[31:16]);
                load_next_c = '1;
            end
            field_combo_page_config32_hwnr_tout_min_lower_next[i0] = next_c;
            field_combo_page_config32_hwnr_tout_min_lower_load_next[i0] = load_next_c;
        end
        always_ff @(posedge clk) begin
            if(rst) begin
                field_storage_page_config32_hwnr_tout_min_lower_value[i0] <= 16'h0;
            end else if(field_combo_page_config32_hwnr_tout_min_lower_load_next[i0]) begin
                field_storage_page_config32_hwnr_tout_min_lower_value[i0] <= field_combo_page_config32_hwnr_tout_min_lower_next[i0];
            end
        end
        assign hwif_out_page_config32_hwnr_tout_min_lower[i0] = field_storage_page_config32_hwnr_tout_min_lower_value[i0];
    end
    for(genvar i0=0; i0<8; i0++) begin : gen_loop_38
        // always_comb begin
        always @(*) begin
            logic [31:0] next_c;
            logic load_next_c;
            next_c = field_storage_page_config64_hwnr_tout_max_upper_value[i0];
            load_next_c = '0;
            if(decoded_reg_strb_page_config64_hwnr_tout_max[i0][0] && decoded_req_is_wr) begin // SW write
                next_c = (field_storage_page_config64_hwnr_tout_max_upper_value[i0] & ~decoded_wr_biten[31:0]) | (decoded_wr_data[31:0] & decoded_wr_biten[31:0]);
                load_next_c = '1;
            end
            field_combo_page_config64_hwnr_tout_max_upper_next[i0] = next_c;
            field_combo_page_config64_hwnr_tout_max_upper_load_next[i0] = load_next_c;
        end
        always_ff @(posedge clk) begin
            if(rst) begin
                field_storage_page_config64_hwnr_tout_max_upper_value[i0] <= 32'h0;
            end else if(field_combo_page_config64_hwnr_tout_max_upper_load_next[i0]) begin
                field_storage_page_config64_hwnr_tout_max_upper_value[i0] <= field_combo_page_config64_hwnr_tout_max_upper_next[i0];
            end
        end
        assign hwif_out_page_config64_hwnr_tout_max_upper[i0] = field_storage_page_config64_hwnr_tout_max_upper_value[i0];
        // always_comb begin
        always @(*) begin
            logic [31:0] next_c;
            logic load_next_c;
            next_c = field_storage_page_config64_hwnr_tout_max_lower_value[i0];
            load_next_c = '0;
            if(decoded_reg_strb_page_config64_hwnr_tout_max[i0][1] && decoded_req_is_wr) begin // SW write
                next_c = (field_storage_page_config64_hwnr_tout_max_lower_value[i0] & ~decoded_wr_biten[31:0]) | (decoded_wr_data[31:0] & decoded_wr_biten[31:0]);
                load_next_c = '1;
            end
            field_combo_page_config64_hwnr_tout_max_lower_next[i0] = next_c;
            field_combo_page_config64_hwnr_tout_max_lower_load_next[i0] = load_next_c;
        end
        always_ff @(posedge clk) begin
            if(rst) begin
                field_storage_page_config64_hwnr_tout_max_lower_value[i0] <= 32'h0;
            end else if(field_combo_page_config64_hwnr_tout_max_lower_load_next[i0]) begin
                field_storage_page_config64_hwnr_tout_max_lower_value[i0] <= field_combo_page_config64_hwnr_tout_max_lower_next[i0];
            end
        end
        assign hwif_out_page_config64_hwnr_tout_max_lower[i0] = field_storage_page_config64_hwnr_tout_max_lower_value[i0];
        // always_comb begin
        always @(*) begin
            logic [31:0] next_c;
            logic load_next_c;
            next_c = field_storage_page_config64_hwnr_tout_min_upper_value[i0];
            load_next_c = '0;
            if(decoded_reg_strb_page_config64_hwnr_tout_min[i0][0] && decoded_req_is_wr) begin // SW write
                next_c = (field_storage_page_config64_hwnr_tout_min_upper_value[i0] & ~decoded_wr_biten[31:0]) | (decoded_wr_data[31:0] & decoded_wr_biten[31:0]);
                load_next_c = '1;
            end
            field_combo_page_config64_hwnr_tout_min_upper_next[i0] = next_c;
            field_combo_page_config64_hwnr_tout_min_upper_load_next[i0] = load_next_c;
        end
        always_ff @(posedge clk) begin
            if(rst) begin
                field_storage_page_config64_hwnr_tout_min_upper_value[i0] <= 32'h0;
            end else if(field_combo_page_config64_hwnr_tout_min_upper_load_next[i0]) begin
                field_storage_page_config64_hwnr_tout_min_upper_value[i0] <= field_combo_page_config64_hwnr_tout_min_upper_next[i0];
            end
        end
        assign hwif_out_page_config64_hwnr_tout_min_upper[i0] = field_storage_page_config64_hwnr_tout_min_upper_value[i0];
        // always_comb begin
        always @(*) begin
            logic [31:0] next_c;
            logic load_next_c;
            next_c = field_storage_page_config64_hwnr_tout_min_lower_value[i0];
            load_next_c = '0;
            if(decoded_reg_strb_page_config64_hwnr_tout_min[i0][1] && decoded_req_is_wr) begin // SW write
                next_c = (field_storage_page_config64_hwnr_tout_min_lower_value[i0] & ~decoded_wr_biten[31:0]) | (decoded_wr_data[31:0] & decoded_wr_biten[31:0]);
                load_next_c = '1;
            end
            field_combo_page_config64_hwnr_tout_min_lower_next[i0] = next_c;
            field_combo_page_config64_hwnr_tout_min_lower_load_next[i0] = load_next_c;
        end
        always_ff @(posedge clk) begin
            if(rst) begin
                field_storage_page_config64_hwnr_tout_min_lower_value[i0] <= 32'h0;
            end else if(field_combo_page_config64_hwnr_tout_min_lower_load_next[i0]) begin
                field_storage_page_config64_hwnr_tout_min_lower_value[i0] <= field_combo_page_config64_hwnr_tout_min_lower_next[i0];
            end
        end
        assign hwif_out_page_config64_hwnr_tout_min_lower[i0] = field_storage_page_config64_hwnr_tout_min_lower_value[i0];
    end
    for(genvar i0=0; i0<8; i0++) begin : gen_loop_39
        // always_comb begin
        always @(*) begin
            logic [15:0] next_c;
            logic load_next_c;
            next_c = field_storage_tout_max32_hwr_upper_value[i0];
            load_next_c = '0;
            if(decoded_reg_strb_tout_max32_hwr[i0] && decoded_req_is_wr) begin // SW write
                next_c = (field_storage_tout_max32_hwr_upper_value[i0] & ~decoded_wr_biten[15:0]) | (decoded_wr_data[15:0] & decoded_wr_biten[15:0]);
                load_next_c = '1;
            end
            field_combo_tout_max32_hwr_upper_next[i0] = next_c;
            field_combo_tout_max32_hwr_upper_load_next[i0] = load_next_c;
        end
        always_ff @(posedge clk) begin
            if(rst) begin
                field_storage_tout_max32_hwr_upper_value[i0] <= 16'h0;
            end else if(field_combo_tout_max32_hwr_upper_load_next[i0]) begin
                field_storage_tout_max32_hwr_upper_value[i0] <= field_combo_tout_max32_hwr_upper_next[i0];
            end
        end
        assign hwif_out_tout_max32_hwr_upper[i0] = field_storage_tout_max32_hwr_upper_value[i0];
        // always_comb begin
        always @(*) begin
            logic [15:0] next_c;
            logic load_next_c;
            next_c = field_storage_tout_max32_hwr_lower_value[i0];
            load_next_c = '0;
            if(decoded_reg_strb_tout_max32_hwr[i0] && decoded_req_is_wr) begin // SW write
                next_c = (field_storage_tout_max32_hwr_lower_value[i0] & ~decoded_wr_biten[31:16]) | (decoded_wr_data[31:16] & decoded_wr_biten[31:16]);
                load_next_c = '1;
            end
            field_combo_tout_max32_hwr_lower_next[i0] = next_c;
            field_combo_tout_max32_hwr_lower_load_next[i0] = load_next_c;
        end
        always_ff @(posedge clk) begin
            if(rst) begin
                field_storage_tout_max32_hwr_lower_value[i0] <= 16'h0;
            end else if(field_combo_tout_max32_hwr_lower_load_next[i0]) begin
                field_storage_tout_max32_hwr_lower_value[i0] <= field_combo_tout_max32_hwr_lower_next[i0];
            end
        end
        assign hwif_out_tout_max32_hwr_lower[i0] = field_storage_tout_max32_hwr_lower_value[i0];
    end
    for(genvar i0=0; i0<8; i0++) begin : gen_loop_40
        // always_comb begin
        always @(*) begin
            logic [31:0] next_c;
            logic load_next_c;
            next_c = field_storage_tout_max64_hwr_upper_value[i0];
            load_next_c = '0;
            if(decoded_reg_strb_tout_max64_hwr[i0][0] && decoded_req_is_wr) begin // SW write
                next_c = (field_storage_tout_max64_hwr_upper_value[i0] & ~decoded_wr_biten[31:0]) | (decoded_wr_data[31:0] & decoded_wr_biten[31:0]);
                load_next_c = '1;
            end
            field_combo_tout_max64_hwr_upper_next[i0] = next_c;
            field_combo_tout_max64_hwr_upper_load_next[i0] = load_next_c;
        end
        always_ff @(posedge clk) begin
            if(rst) begin
                field_storage_tout_max64_hwr_upper_value[i0] <= 32'h0;
            end else if(field_combo_tout_max64_hwr_upper_load_next[i0]) begin
                field_storage_tout_max64_hwr_upper_value[i0] <= field_combo_tout_max64_hwr_upper_next[i0];
            end
        end
        assign hwif_out_tout_max64_hwr_upper[i0] = field_storage_tout_max64_hwr_upper_value[i0];
        // always_comb begin
        always @(*) begin
            logic [31:0] next_c;
            logic load_next_c;
            next_c = field_storage_tout_max64_hwr_lower_value[i0];
            load_next_c = '0;
            if(decoded_reg_strb_tout_max64_hwr[i0][1] && decoded_req_is_wr) begin // SW write
                next_c = (field_storage_tout_max64_hwr_lower_value[i0] & ~decoded_wr_biten[31:0]) | (decoded_wr_data[31:0] & decoded_wr_biten[31:0]);
                load_next_c = '1;
            end
            field_combo_tout_max64_hwr_lower_next[i0] = next_c;
            field_combo_tout_max64_hwr_lower_load_next[i0] = load_next_c;
        end
        always_ff @(posedge clk) begin
            if(rst) begin
                field_storage_tout_max64_hwr_lower_value[i0] <= 32'h0;
            end else if(field_combo_tout_max64_hwr_lower_load_next[i0]) begin
                field_storage_tout_max64_hwr_lower_value[i0] <= field_combo_tout_max64_hwr_lower_next[i0];
            end
        end
        assign hwif_out_tout_max64_hwr_lower[i0] = field_storage_tout_max64_hwr_lower_value[i0];
    end

    //--------------------------------------------------------------------------
    // Write response
    //--------------------------------------------------------------------------
    assign cpuif_wr_ack = decoded_req & decoded_req_is_wr;
    // Writes are always granted with no error response
    assign cpuif_wr_err = '0;

//--------------------------------------------------------------------------
// Readback
//--------------------------------------------------------------------------
    logic readback_external_rd_ack;
    assign readback_external_rd_ack = 0;

    logic readback_err;
    logic readback_done;
    logic [31:0] readback_data;

    // Assign readback values to a flattened array
    logic [31:0] readback_array[147];
    assign readback_array[0][7:0] = (decoded_reg_strb_page && !decoded_req_is_wr) ? 8'h0 : '0;
    assign readback_array[0][31:8] = '0;
    assign readback_array[1][7:0] = (decoded_reg_strb_operaton && !decoded_req_is_wr) ? field_storage_operaton_byte_value : '0;
    assign readback_array[1][31:8] = '0;
    assign readback_array[2][7:0] = (decoded_reg_strb_config && !decoded_req_is_wr) ? field_storage_config_byte_value : '0;
    assign readback_array[2][31:8] = '0;
    for(genvar i0=0; i0<8; i0++) begin : gen_loop_1
        assign readback_array[i0*2 + 3][15:0] = (decoded_reg_strb_page_config32_hwna_tout_max[i0] && !decoded_req_is_wr) ? field_storage_page_config32_hwna_tout_max_upper_value[i0] : '0;
        assign readback_array[i0*2 + 3][31:16] = (decoded_reg_strb_page_config32_hwna_tout_max[i0] && !decoded_req_is_wr) ? field_storage_page_config32_hwna_tout_max_lower_value[i0] : '0;
        assign readback_array[i0*2 + 4][15:0] = (decoded_reg_strb_page_config32_hwna_tout_min[i0] && !decoded_req_is_wr) ? field_storage_page_config32_hwna_tout_min_upper_value[i0] : '0;
        assign readback_array[i0*2 + 4][31:16] = (decoded_reg_strb_page_config32_hwna_tout_min[i0] && !decoded_req_is_wr) ? field_storage_page_config32_hwna_tout_min_lower_value[i0] : '0;
    end
    for(genvar i0=0; i0<8; i0++) begin : gen_loop_2
        assign readback_array[i0*4 + 19][31:0] = (decoded_reg_strb_page_config64_hwna_tout_max[i0][0] && !decoded_req_is_wr) ? field_storage_page_config64_hwna_tout_max_upper_value[i0] : '0;
        assign readback_array[i0*4 + 20][31:0] = (decoded_reg_strb_page_config64_hwna_tout_max[i0][1] && !decoded_req_is_wr) ? field_storage_page_config64_hwna_tout_max_lower_value[i0] : '0;
        assign readback_array[i0*4 + 21][31:0] = (decoded_reg_strb_page_config64_hwna_tout_min[i0][0] && !decoded_req_is_wr) ? field_storage_page_config64_hwna_tout_min_upper_value[i0] : '0;
        assign readback_array[i0*4 + 22][31:0] = (decoded_reg_strb_page_config64_hwna_tout_min[i0][1] && !decoded_req_is_wr) ? field_storage_page_config64_hwna_tout_min_lower_value[i0] : '0;
    end
    for(genvar i0=0; i0<8; i0++) begin : gen_loop_3
        assign readback_array[i0*1 + 51][15:0] = (decoded_reg_strb_tout_max32_hwna[i0] && !decoded_req_is_wr) ? field_storage_tout_max32_hwna_upper_value[i0] : '0;
        assign readback_array[i0*1 + 51][31:16] = (decoded_reg_strb_tout_max32_hwna[i0] && !decoded_req_is_wr) ? field_storage_tout_max32_hwna_lower_value[i0] : '0;
    end
    for(genvar i0=0; i0<8; i0++) begin : gen_loop_4
        assign readback_array[i0*2 + 59][31:0] = (decoded_reg_strb_tout_max64_hwna[i0][0] && !decoded_req_is_wr) ? field_storage_tout_max64_hwna_upper_value[i0] : '0;
        assign readback_array[i0*2 + 60][31:0] = (decoded_reg_strb_tout_max64_hwna[i0][1] && !decoded_req_is_wr) ? field_storage_tout_max64_hwna_lower_value[i0] : '0;
    end
    for(genvar i0=0; i0<8; i0++) begin : gen_loop_5
        assign readback_array[i0*2 + 75][15:0] = (decoded_reg_strb_page_config32_hwnr_tout_max[i0] && !decoded_req_is_wr) ? field_storage_page_config32_hwnr_tout_max_upper_value[i0] : '0;
        assign readback_array[i0*2 + 75][31:16] = (decoded_reg_strb_page_config32_hwnr_tout_max[i0] && !decoded_req_is_wr) ? field_storage_page_config32_hwnr_tout_max_lower_value[i0] : '0;
        assign readback_array[i0*2 + 76][15:0] = (decoded_reg_strb_page_config32_hwnr_tout_min[i0] && !decoded_req_is_wr) ? field_storage_page_config32_hwnr_tout_min_upper_value[i0] : '0;
        assign readback_array[i0*2 + 76][31:16] = (decoded_reg_strb_page_config32_hwnr_tout_min[i0] && !decoded_req_is_wr) ? field_storage_page_config32_hwnr_tout_min_lower_value[i0] : '0;
    end
    for(genvar i0=0; i0<8; i0++) begin : gen_loop_6
        assign readback_array[i0*4 + 91][31:0] = (decoded_reg_strb_page_config64_hwnr_tout_max[i0][0] && !decoded_req_is_wr) ? field_storage_page_config64_hwnr_tout_max_upper_value[i0] : '0;
        assign readback_array[i0*4 + 92][31:0] = (decoded_reg_strb_page_config64_hwnr_tout_max[i0][1] && !decoded_req_is_wr) ? field_storage_page_config64_hwnr_tout_max_lower_value[i0] : '0;
        assign readback_array[i0*4 + 93][31:0] = (decoded_reg_strb_page_config64_hwnr_tout_min[i0][0] && !decoded_req_is_wr) ? field_storage_page_config64_hwnr_tout_min_upper_value[i0] : '0;
        assign readback_array[i0*4 + 94][31:0] = (decoded_reg_strb_page_config64_hwnr_tout_min[i0][1] && !decoded_req_is_wr) ? field_storage_page_config64_hwnr_tout_min_lower_value[i0] : '0;
    end
    for(genvar i0=0; i0<8; i0++) begin : gen_loop_7
        assign readback_array[i0*1 + 123][15:0] = (decoded_reg_strb_tout_max32_hwr[i0] && !decoded_req_is_wr) ? field_storage_tout_max32_hwr_upper_value[i0] : '0;
        assign readback_array[i0*1 + 123][31:16] = (decoded_reg_strb_tout_max32_hwr[i0] && !decoded_req_is_wr) ? field_storage_tout_max32_hwr_lower_value[i0] : '0;
    end
    for(genvar i0=0; i0<8; i0++) begin : gen_loop_8
        assign readback_array[i0*2 + 131][31:0] = (decoded_reg_strb_tout_max64_hwr[i0][0] && !decoded_req_is_wr) ? field_storage_tout_max64_hwr_upper_value[i0] : '0;
        assign readback_array[i0*2 + 132][31:0] = (decoded_reg_strb_tout_max64_hwr[i0][1] && !decoded_req_is_wr) ? field_storage_tout_max64_hwr_lower_value[i0] : '0;
    end

    // Reduce the array
    // always_comb begin
    always @(*) begin
        logic [31:0] readback_data_var;
        readback_done = decoded_req & ~decoded_req_is_wr;
        readback_err = '0;
        readback_data_var = '0;
        for(int i=0; i<147; i++) readback_data_var |= readback_array[i];
        readback_data = readback_data_var;
    end

    assign cpuif_rd_ack = readback_done;
    assign cpuif_rd_data = readback_data;
    assign cpuif_rd_err = readback_err;
endmodule
