
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx primitives in this code.
library UNISIM;
use UNISIM.VComponents.all;


entity usb_sim is
	Port (
		USBWR : in  STD_LOGIC
		;USBRDX : in  STD_LOGIC
		
		;USBTXEX : out  STD_LOGIC
		;USBSIWU : in  STD_LOGIC
		
		;USBRXFX : out  STD_LOGIC
		;USBRSTX : in  STD_LOGIC
		
		;USBD		: inout  STD_LOGIC_VECTOR (7 downto 0)
		);
end usb_sim;

architecture sim of usb_sim is 
    type ram_type is array (0 to 32) of std_logic_vector (7 downto 0); 
    signal RAM : ram_type := 
    (
 x"00" ,x"00" ,x"00" ,x"04" 
 ,x"00" ,x"00" ,x"40" ,x"34" 
 ,x"A4" ,x"10" ,x"40" ,x"01" 
 ,x"C4" ,x"00" ,x"00" ,x"00"
 
,x"C4" ,x"00" ,x"00" ,x"00" 
,x"C4" ,x"00" ,x"00" ,x"00" 
,x"C4" ,x"00" ,x"00" ,x"00" 
,x"C4" ,x"00" ,x"00" ,x"00" 
    );
    signal pointer : std_logic_vector(4 downto 0) := "11111";
begin
USBRXFX <= '0';

USBTXEX <= '0';
USBD <= RAM(conv_integer(pointer));

	process(USBRDX)
	begin
		if falling_edge(USBRDX) then
			pointer <= pointer + '1';
		end if;
	end process;




end sim;
