{
    "json_h": "/foss/designs/Task/N3/runs/RUN_2025-11-20_20-33-13/05-yosys-jsonheader/bfloat16_spi_top.h.json",
    "nl": "/foss/designs/Task/N3/runs/RUN_2025-11-20_20-33-13/52-openroad-fillinsertion/bfloat16_spi_top.nl.v",
    "sdf": {
        "nom_fast_1p32V_m40C": "/foss/designs/Task/N3/runs/RUN_2025-11-20_20-33-13/12-openroad-staprepnr/nom_fast_1p32V_m40C/bfloat16_spi_top__nom_fast_1p32V_m40C.sdf",
        "nom_slow_1p08V_125C": "/foss/designs/Task/N3/runs/RUN_2025-11-20_20-33-13/12-openroad-staprepnr/nom_slow_1p08V_125C/bfloat16_spi_top__nom_slow_1p08V_125C.sdf",
        "nom_typ_1p20V_25C": "/foss/designs/Task/N3/runs/RUN_2025-11-20_20-33-13/12-openroad-staprepnr/nom_typ_1p20V_25C/bfloat16_spi_top__nom_typ_1p20V_25C.sdf"
    },
    "odb": "/foss/designs/Task/N3/runs/RUN_2025-11-20_20-33-13/53-odb-cellfrequencytables/bfloat16_spi_top.odb",
    "def": "/foss/designs/Task/N3/runs/RUN_2025-11-20_20-33-13/53-odb-cellfrequencytables/bfloat16_spi_top.def",
    "sdc": "/foss/designs/Task/N3/runs/RUN_2025-11-20_20-33-13/52-openroad-fillinsertion/bfloat16_spi_top.sdc",
    "pnl": "/foss/designs/Task/N3/runs/RUN_2025-11-20_20-33-13/52-openroad-fillinsertion/bfloat16_spi_top.pnl.v",
    "vh": "/foss/designs/Task/N3/runs/RUN_2025-11-20_20-33-13/29-odb-writeverilogheader/bfloat16_spi_top.vh",
    "spef": {
        "nom_*": "/foss/designs/Task/N3/runs/RUN_2025-11-20_20-33-13/54-openroad-rcx/nom/bfloat16_spi_top.nom.spef"
    },
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 106,
        "design__inferred_latch__count": 0,
        "design__instance__count": 22696,
        "design__instance__area": 235495,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_fast_1p32V_m40C": 0,
        "design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C": 183,
        "design__max_cap_violation__count__corner:nom_fast_1p32V_m40C": 4,
        "power__internal__total": 0.00885754,
        "power__switching__total": 0.00176595,
        "power__leakage__total": 1.34115e-06,
        "power__total": 0.0106248,
        "clock__skew__worst_hold__corner:nom_fast_1p32V_m40C": 0,
        "clock__skew__worst_setup__corner:nom_fast_1p32V_m40C": 0,
        "timing__hold__ws__corner:nom_fast_1p32V_m40C": 0.17311447210170441,
        "timing__setup__ws__corner:nom_fast_1p32V_m40C": 5.187194376409359,
        "timing__hold__tns__corner:nom_fast_1p32V_m40C": 0,
        "timing__setup__tns__corner:nom_fast_1p32V_m40C": 0,
        "timing__hold__wns__corner:nom_fast_1p32V_m40C": 0,
        "timing__setup__wns__corner:nom_fast_1p32V_m40C": 0,
        "timing__hold_vio__count__corner:nom_fast_1p32V_m40C": 0,
        "timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C": 0.173114,
        "timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C": 0,
        "timing__setup_vio__count__corner:nom_fast_1p32V_m40C": 0,
        "timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C": 5.187194,
        "timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C": 0,
        "design__max_slew_violation__count__corner:nom_slow_1p08V_125C": 0,
        "design__max_fanout_violation__count__corner:nom_slow_1p08V_125C": 183,
        "design__max_cap_violation__count__corner:nom_slow_1p08V_125C": 0,
        "clock__skew__worst_hold__corner:nom_slow_1p08V_125C": 0,
        "clock__skew__worst_setup__corner:nom_slow_1p08V_125C": 0,
        "timing__hold__ws__corner:nom_slow_1p08V_125C": 0.40557600092992285,
        "timing__setup__ws__corner:nom_slow_1p08V_125C": 3.1078103192790567,
        "timing__hold__tns__corner:nom_slow_1p08V_125C": 0,
        "timing__setup__tns__corner:nom_slow_1p08V_125C": 0,
        "timing__hold__wns__corner:nom_slow_1p08V_125C": 0,
        "timing__setup__wns__corner:nom_slow_1p08V_125C": 0,
        "timing__hold_vio__count__corner:nom_slow_1p08V_125C": 0,
        "timing__hold_r2r__ws__corner:nom_slow_1p08V_125C": 0.405576,
        "timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C": 0,
        "timing__setup_vio__count__corner:nom_slow_1p08V_125C": 0,
        "timing__setup_r2r__ws__corner:nom_slow_1p08V_125C": 3.10781,
        "timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C": 0,
        "design__max_slew_violation__count__corner:nom_typ_1p20V_25C": 0,
        "design__max_fanout_violation__count__corner:nom_typ_1p20V_25C": 1,
        "design__max_cap_violation__count__corner:nom_typ_1p20V_25C": 0,
        "clock__skew__worst_hold__corner:nom_typ_1p20V_25C": 0.0869048,
        "clock__skew__worst_setup__corner:nom_typ_1p20V_25C": 0.0869048,
        "timing__hold__ws__corner:nom_typ_1p20V_25C": 0.242801,
        "timing__setup__ws__corner:nom_typ_1p20V_25C": 3.97066,
        "timing__hold__tns__corner:nom_typ_1p20V_25C": 0,
        "timing__setup__tns__corner:nom_typ_1p20V_25C": 0,
        "timing__hold__wns__corner:nom_typ_1p20V_25C": 0,
        "timing__setup__wns__corner:nom_typ_1p20V_25C": 0,
        "timing__hold_vio__count__corner:nom_typ_1p20V_25C": 0,
        "timing__hold_r2r__ws__corner:nom_typ_1p20V_25C": 0.242801,
        "timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C": 0,
        "timing__setup_vio__count__corner:nom_typ_1p20V_25C": 0,
        "timing__setup_r2r__ws__corner:nom_typ_1p20V_25C": 3.97066,
        "timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C": 0,
        "design__max_slew_violation__count": 0,
        "design__max_fanout_violation__count": 1,
        "design__max_cap_violation__count": 0,
        "clock__skew__worst_hold": 0.0869048,
        "clock__skew__worst_setup": 0.0869048,
        "timing__hold__ws": 0.242801,
        "timing__setup__ws": 3.97066,
        "timing__hold__tns": 0,
        "timing__setup__tns": 0,
        "timing__hold__wns": 0,
        "timing__setup__wns": 0,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": 0.242801,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 0,
        "timing__setup_r2r__ws": 3.97066,
        "timing__setup_r2r_vio__count": 0,
        "design__die__bbox": "0.0 0.0 498.415 517.135",
        "design__core__bbox": "5.76 15.12 492.48 498.96",
        "design__io": 7,
        "design__die__area": 257748,
        "design__core__area": 235495,
        "design__instance__count__stdcell": 8394,
        "design__instance__area__stdcell": 103923,
        "design__instance__count__macros": 0,
        "design__instance__area__macros": 0,
        "design__instance__count__padcells": 0,
        "design__instance__area__padcells": 0,
        "design__instance__count__cover": 0,
        "design__instance__area__cover": 0,
        "design__instance__utilization": 0.441298,
        "design__instance__utilization__stdcell": 0.441298,
        "design__rows": 128,
        "design__rows:CoreSite": 128,
        "design__sites": 129792,
        "design__sites:CoreSite": 129792,
        "design__instance__count__class:buffer": 231,
        "design__instance__area__class:buffer": 2344.2,
        "design__instance__count__class:inverter": 1759,
        "design__instance__area__class:inverter": 10180.6,
        "design__instance__count__class:sequential_cell": 750,
        "design__instance__area__class:sequential_cell": 37376.6,
        "design__instance__count__class:multi_input_combinational_cell": 5113,
        "design__instance__area__class:multi_input_combinational_cell": 46461.3,
        "flow__warnings__count": 1,
        "flow__errors__count": 0,
        "design__power_grid_violation__count__net:VGND": 0,
        "design__power_grid_violation__count__net:VPWR": 0,
        "design__power_grid_violation__count": 0,
        "design__instance__count__class:timing_repair_buffer": 470,
        "design__instance__area__class:timing_repair_buffer": 4093.29,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 0,
        "design__instance__displacement__mean": 0,
        "design__instance__displacement__max": 0,
        "route__wirelength__estimated": 188175,
        "design__violations": 0,
        "design__instance__count__class:clock_buffer": 212,
        "design__instance__area__class:clock_buffer": 4967.83,
        "design__instance__count__class:clock_inverter": 90,
        "design__instance__area__class:clock_inverter": 843.696,
        "design__instance__count__setup_buffer": 0,
        "design__instance__count__hold_buffer": 0,
        "global_route__vias": 52334,
        "global_route__wirelength": 318836,
        "antenna__violating__nets": 0,
        "antenna__violating__pins": 0,
        "route__antenna_violation__count": 0,
        "antenna_diodes_count": 0,
        "route__net": 8283,
        "route__net__special": 2,
        "route__drc_errors__iter:0": 2474,
        "route__wirelength__iter:0": 215490,
        "route__drc_errors__iter:1": 961,
        "route__wirelength__iter:1": 214120,
        "route__drc_errors__iter:2": 805,
        "route__wirelength__iter:2": 213725,
        "route__drc_errors__iter:3": 5,
        "route__wirelength__iter:3": 213515,
        "route__drc_errors__iter:4": 0,
        "route__wirelength__iter:4": 213512,
        "route__drc_errors": 0,
        "route__wirelength": 213512,
        "route__vias": 50142,
        "route__vias__singlecut": 50142,
        "route__vias__multicut": 0,
        "design__disconnected_pin__count": 0,
        "design__critical_disconnected_pin__count": 0,
        "route__wirelength__max": 1431.7,
        "design__instance__count__class:fill_cell": 14302,
        "design__instance__area__class:fill_cell": 131571
    }
}