set_property SRC_FILE_INFO {cfile:/home/immesys/w/FPGA/project/Avnet-MicroZed-z7010-v2014.2/hardware/Avnet-MicroZed-z7010-2014.2/Avnet-MicroZed-z7010-2014.2.srcs/sources_1/bd/zed/ip/zed_processing_system7_0_0/zed_processing_system7_0_0.xdc rfile:../../../Avnet-MicroZed-z7010-2014.2.srcs/sources_1/bd/zed/ip/zed_processing_system7_0_0/zed_processing_system7_0_0.xdc id:1 order:EARLY scoped_inst:zed_i/processing_system7_0/inst} [current_design]
set_property src_info {type:SCOPED_XDC file:1 line:21 export:INPUT save:INPUT read:READ} [current_design]
set_input_jitter clk_fpga_0 0.3
