{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 16 22:49:43 2019 " "Info: Processing started: Mon Dec 16 22:49:43 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project -c toplevel " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off project -c toplevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ModeDisplay.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ModeDisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 ModeDisplay " "Info: Found entity 1: ModeDisplay" {  } { { "ModeDisplay.v" "" { Text "C:/Users/OMAR/Desktop/project final/ModeDisplay.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "D1 d1 toplevel.v(2) " "Info (10281): Verilog HDL Declaration information at toplevel.v(2): object \"D1\" differs only in case from object \"d1\" in the same scope" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "D2 d2 toplevel.v(2) " "Info (10281): Verilog HDL Declaration information at toplevel.v(2): object \"D2\" differs only in case from object \"d2\" in the same scope" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "D3 d3 toplevel.v(2) " "Info (10281): Verilog HDL Declaration information at toplevel.v(2): object \"D3\" differs only in case from object \"d3\" in the same scope" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "D4 d4 toplevel.v(2) " "Info (10281): Verilog HDL Declaration information at toplevel.v(2): object \"D4\" differs only in case from object \"d4\" in the same scope" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "D5 d5 toplevel.v(2) " "Info (10281): Verilog HDL Declaration information at toplevel.v(2): object \"D5\" differs only in case from object \"d5\" in the same scope" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "D6 d6 toplevel.v(2) " "Info (10281): Verilog HDL Declaration information at toplevel.v(2): object \"D6\" differs only in case from object \"d6\" in the same scope" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "D7 d7 toplevel.v(2) " "Info (10281): Verilog HDL Declaration information at toplevel.v(2): object \"D7\" differs only in case from object \"d7\" in the same scope" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file toplevel.v" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel " "Info: Found entity 1: toplevel" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Register.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Info: Found entity 1: Register" {  } { { "Register.v" "" { Text "C:/Users/OMAR/Desktop/project final/Register.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "D_FF.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file D_FF.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Info: Found entity 1: D_FF" {  } { { "D_FF.v" "" { Text "C:/Users/OMAR/Desktop/project final/D_FF.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "library.v 9 9 " "Info: Found 9 design units, including 9 entities, in source file library.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nand_gate " "Info: Found entity 1: Nand_gate" {  } { { "library.v" "" { Text "C:/Users/OMAR/Desktop/project final/library.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "2 Nor_gate " "Info: Found entity 2: Nor_gate" {  } { { "library.v" "" { Text "C:/Users/OMAR/Desktop/project final/library.v" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "3 Nand_gate3 " "Info: Found entity 3: Nand_gate3" {  } { { "library.v" "" { Text "C:/Users/OMAR/Desktop/project final/library.v" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "4 Xorgate2 " "Info: Found entity 4: Xorgate2" {  } { { "library.v" "" { Text "C:/Users/OMAR/Desktop/project final/library.v" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "5 Norgate4 " "Info: Found entity 5: Norgate4" {  } { { "library.v" "" { Text "C:/Users/OMAR/Desktop/project final/library.v" 25 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "6 Norgate2 " "Info: Found entity 6: Norgate2" {  } { { "library.v" "" { Text "C:/Users/OMAR/Desktop/project final/library.v" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "7 Invgate " "Info: Found entity 7: Invgate" {  } { { "library.v" "" { Text "C:/Users/OMAR/Desktop/project final/library.v" 37 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "8 Xorgate " "Info: Found entity 8: Xorgate" {  } { { "library.v" "" { Text "C:/Users/OMAR/Desktop/project final/library.v" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "9 Andgate " "Info: Found entity 9: Andgate" {  } { { "library.v" "" { Text "C:/Users/OMAR/Desktop/project final/library.v" 49 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BCDtoBinaryConverter.v 6 6 " "Info: Found 6 design units, including 6 entities, in source file BCDtoBinaryConverter.v" { { "Info" "ISGN_ENTITY_NAME" "1 FA " "Info: Found entity 1: FA" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "2 fiveBitsAdderSubtractor " "Info: Found entity 2: fiveBitsAdderSubtractor" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "3 hundredsMultiplier " "Info: Found entity 3: hundredsMultiplier" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 33 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "4 tensMultiplier " "Info: Found entity 4: tensMultiplier" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 48 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "5 tenBitsAdderSubtractor " "Info: Found entity 5: tenBitsAdderSubtractor" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 62 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "6 BCDtoBinaryConverter " "Info: Found entity 6: BCDtoBinaryConverter" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 91 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SevenSegmentDriver.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file SevenSegmentDriver.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegmentDriver " "Info: Found entity 1: SevenSegmentDriver" {  } { { "SevenSegmentDriver.v" "" { Text "C:/Users/OMAR/Desktop/project final/SevenSegmentDriver.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "OutputDigit1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file OutputDigit1.v" { { "Info" "ISGN_ENTITY_NAME" "1 OutputDigit1 " "Info: Found entity 1: OutputDigit1" {  } { { "OutputDigit1.v" "" { Text "C:/Users/OMAR/Desktop/project final/OutputDigit1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "OutputDigit2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file OutputDigit2.v" { { "Info" "ISGN_ENTITY_NAME" "1 OutputDigit2 " "Info: Found entity 1: OutputDigit2" {  } { { "OutputDigit2.v" "" { Text "C:/Users/OMAR/Desktop/project final/OutputDigit2.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MostSigDigitOutput.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file MostSigDigitOutput.v" { { "Info" "ISGN_ENTITY_NAME" "1 MostSigDigitOutput " "Info: Found entity 1: MostSigDigitOutput" {  } { { "MostSigDigitOutput.v" "" { Text "C:/Users/OMAR/Desktop/project final/MostSigDigitOutput.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Quad2to1mux.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Quad2to1mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Quad2to1mux " "Info: Found entity 1: Quad2to1mux" {  } { { "Quad2to1mux.v" "" { Text "C:/Users/OMAR/Desktop/project final/Quad2to1mux.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twotoone_mux.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file twotoone_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 twotoone_mux " "Info: Found entity 1: twotoone_mux" {  } { { "twotoone_mux.v" "" { Text "C:/Users/OMAR/Desktop/project final/twotoone_mux.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "findInvalid.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file findInvalid.v" { { "Info" "ISGN_ENTITY_NAME" "1 findInvalid " "Info: Found entity 1: findInvalid" {  } { { "findInvalid.v" "" { Text "C:/Users/OMAR/Desktop/project final/findInvalid.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "checkoffDigit1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file checkoffDigit1.v" { { "Info" "ISGN_ENTITY_NAME" "1 checkoffDigit1 " "Info: Found entity 1: checkoffDigit1" {  } { { "checkoffDigit1.v" "" { Text "C:/Users/OMAR/Desktop/project final/checkoffDigit1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "checkoffDigit2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file checkoffDigit2.v" { { "Info" "ISGN_ENTITY_NAME" "1 checkoffDigit2 " "Info: Found entity 1: checkoffDigit2" {  } { { "checkoffDigit2.v" "" { Text "C:/Users/OMAR/Desktop/project final/checkoffDigit2.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "checkoffDigit3.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file checkoffDigit3.v" { { "Info" "ISGN_ENTITY_NAME" "1 checkoffDigit3 " "Info: Found entity 1: checkoffDigit3" {  } { { "checkoffDigit3.v" "" { Text "C:/Users/OMAR/Desktop/project final/checkoffDigit3.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "O3 toplevel.v(7) " "Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(7): created implicit net for \"O3\"" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "O2 toplevel.v(7) " "Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(7): created implicit net for \"O2\"" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "O1 toplevel.v(7) " "Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(7): created implicit net for \"O1\"" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "O0 toplevel.v(7) " "Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(7): created implicit net for \"O0\"" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "O7 toplevel.v(8) " "Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(8): created implicit net for \"O7\"" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "O6 toplevel.v(8) " "Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(8): created implicit net for \"O6\"" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "O5 toplevel.v(8) " "Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(8): created implicit net for \"O5\"" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "O4 toplevel.v(8) " "Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(8): created implicit net for \"O4\"" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "O11 toplevel.v(9) " "Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(9): created implicit net for \"O11\"" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "O10 toplevel.v(9) " "Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(9): created implicit net for \"O10\"" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "O9 toplevel.v(9) " "Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(9): created implicit net for \"O9\"" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "O8 toplevel.v(9) " "Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(9): created implicit net for \"O8\"" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E1 toplevel.v(15) " "Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(15): created implicit net for \"E1\"" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E2 toplevel.v(16) " "Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(16): created implicit net for \"E2\"" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E3 toplevel.v(17) " "Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(17): created implicit net for \"E3\"" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "digit0 toplevel.v(23) " "Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(23): created implicit net for \"digit0\"" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "digit1 toplevel.v(23) " "Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(23): created implicit net for \"digit1\"" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "digit2 toplevel.v(23) " "Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(23): created implicit net for \"digit2\"" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "digit3 toplevel.v(23) " "Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(23): created implicit net for \"digit3\"" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "digit4 toplevel.v(23) " "Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(23): created implicit net for \"digit4\"" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "digit5 toplevel.v(23) " "Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(23): created implicit net for \"digit5\"" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "digit6 toplevel.v(23) " "Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(23): created implicit net for \"digit6\"" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "digit7 toplevel.v(23) " "Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(23): created implicit net for \"digit7\"" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "digit8 toplevel.v(23) " "Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(23): created implicit net for \"digit8\"" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "digit9 toplevel.v(23) " "Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(23): created implicit net for \"digit9\"" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A3 toplevel.v(28) " "Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(28): created implicit net for \"A3\"" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A2 toplevel.v(28) " "Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(28): created implicit net for \"A2\"" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A1 toplevel.v(28) " "Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(28): created implicit net for \"A1\"" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A0 toplevel.v(28) " "Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(28): created implicit net for \"A0\"" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A7 toplevel.v(29) " "Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(29): created implicit net for \"A7\"" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A6 toplevel.v(29) " "Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(29): created implicit net for \"A6\"" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A5 toplevel.v(29) " "Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(29): created implicit net for \"A5\"" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A4 toplevel.v(29) " "Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(29): created implicit net for \"A4\"" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A11 toplevel.v(30) " "Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(30): created implicit net for \"A11\"" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A10 toplevel.v(30) " "Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(30): created implicit net for \"A10\"" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A9 toplevel.v(30) " "Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(30): created implicit net for \"A9\"" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A8 toplevel.v(30) " "Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(30): created implicit net for \"A8\"" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A15 toplevel.v(31) " "Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(31): created implicit net for \"A15\"" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A14 toplevel.v(31) " "Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(31): created implicit net for \"A14\"" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A13 toplevel.v(31) " "Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(31): created implicit net for \"A13\"" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A12 toplevel.v(31) " "Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(31): created implicit net for \"A12\"" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OFF2 toplevel.v(36) " "Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(36): created implicit net for \"OFF2\"" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OFF1 toplevel.v(36) " "Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(36): created implicit net for \"OFF1\"" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OFF3 toplevel.v(40) " "Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(40): created implicit net for \"OFF3\"" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nQ0 Register.v(5) " "Warning (10236): Verilog HDL Implicit Net warning at Register.v(5): created implicit net for \"nQ0\"" {  } { { "Register.v" "" { Text "C:/Users/OMAR/Desktop/project final/Register.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nQ1 Register.v(6) " "Warning (10236): Verilog HDL Implicit Net warning at Register.v(6): created implicit net for \"nQ1\"" {  } { { "Register.v" "" { Text "C:/Users/OMAR/Desktop/project final/Register.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nQ2 Register.v(7) " "Warning (10236): Verilog HDL Implicit Net warning at Register.v(7): created implicit net for \"nQ2\"" {  } { { "Register.v" "" { Text "C:/Users/OMAR/Desktop/project final/Register.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nQ3 Register.v(8) " "Warning (10236): Verilog HDL Implicit Net warning at Register.v(8): created implicit net for \"nQ3\"" {  } { { "Register.v" "" { Text "C:/Users/OMAR/Desktop/project final/Register.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nQ4 Register.v(9) " "Warning (10236): Verilog HDL Implicit Net warning at Register.v(9): created implicit net for \"nQ4\"" {  } { { "Register.v" "" { Text "C:/Users/OMAR/Desktop/project final/Register.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nQ5 Register.v(10) " "Warning (10236): Verilog HDL Implicit Net warning at Register.v(10): created implicit net for \"nQ5\"" {  } { { "Register.v" "" { Text "C:/Users/OMAR/Desktop/project final/Register.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nQ6 Register.v(11) " "Warning (10236): Verilog HDL Implicit Net warning at Register.v(11): created implicit net for \"nQ6\"" {  } { { "Register.v" "" { Text "C:/Users/OMAR/Desktop/project final/Register.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nQ7 Register.v(12) " "Warning (10236): Verilog HDL Implicit Net warning at Register.v(12): created implicit net for \"nQ7\"" {  } { { "Register.v" "" { Text "C:/Users/OMAR/Desktop/project final/Register.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nQ8 Register.v(13) " "Warning (10236): Verilog HDL Implicit Net warning at Register.v(13): created implicit net for \"nQ8\"" {  } { { "Register.v" "" { Text "C:/Users/OMAR/Desktop/project final/Register.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nQ9 Register.v(14) " "Warning (10236): Verilog HDL Implicit Net warning at Register.v(14): created implicit net for \"nQ9\"" {  } { { "Register.v" "" { Text "C:/Users/OMAR/Desktop/project final/Register.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nQ10 Register.v(15) " "Warning (10236): Verilog HDL Implicit Net warning at Register.v(15): created implicit net for \"nQ10\"" {  } { { "Register.v" "" { Text "C:/Users/OMAR/Desktop/project final/Register.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nQ11 Register.v(16) " "Warning (10236): Verilog HDL Implicit Net warning at Register.v(16): created implicit net for \"nQ11\"" {  } { { "Register.v" "" { Text "C:/Users/OMAR/Desktop/project final/Register.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notD D_FF.v(6) " "Warning (10236): Verilog HDL Implicit Net warning at D_FF.v(6): created implicit net for \"notD\"" {  } { { "D_FF.v" "" { Text "C:/Users/OMAR/Desktop/project final/D_FF.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w1 D_FF.v(9) " "Warning (10236): Verilog HDL Implicit Net warning at D_FF.v(9): created implicit net for \"w1\"" {  } { { "D_FF.v" "" { Text "C:/Users/OMAR/Desktop/project final/D_FF.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w2 D_FF.v(11) " "Warning (10236): Verilog HDL Implicit Net warning at D_FF.v(11): created implicit net for \"w2\"" {  } { { "D_FF.v" "" { Text "C:/Users/OMAR/Desktop/project final/D_FF.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out0 BCDtoBinaryConverter.v(16) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(16): created implicit net for \"out0\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out1 BCDtoBinaryConverter.v(17) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(17): created implicit net for \"out1\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out2 BCDtoBinaryConverter.v(18) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(18): created implicit net for \"out2\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out3 BCDtoBinaryConverter.v(19) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(19): created implicit net for \"out3\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out4 BCDtoBinaryConverter.v(20) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(20): created implicit net for \"out4\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cout0 BCDtoBinaryConverter.v(23) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(23): created implicit net for \"Cout0\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cout1 BCDtoBinaryConverter.v(24) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(24): created implicit net for \"Cout1\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cout2 BCDtoBinaryConverter.v(25) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(25): created implicit net for \"Cout2\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cout3 BCDtoBinaryConverter.v(26) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(26): created implicit net for \"Cout3\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cout BCDtoBinaryConverter.v(43) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(43): created implicit net for \"Cout\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S4 BCDtoBinaryConverter.v(57) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(57): created implicit net for \"S4\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cout BCDtoBinaryConverter.v(57) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(57): created implicit net for \"Cout\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out0 BCDtoBinaryConverter.v(66) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(66): created implicit net for \"out0\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 66 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out1 BCDtoBinaryConverter.v(67) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(67): created implicit net for \"out1\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 67 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out2 BCDtoBinaryConverter.v(68) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(68): created implicit net for \"out2\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 68 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out3 BCDtoBinaryConverter.v(69) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(69): created implicit net for \"out3\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out4 BCDtoBinaryConverter.v(70) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(70): created implicit net for \"out4\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out5 BCDtoBinaryConverter.v(71) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(71): created implicit net for \"out5\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out6 BCDtoBinaryConverter.v(72) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(72): created implicit net for \"out6\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 72 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out7 BCDtoBinaryConverter.v(73) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(73): created implicit net for \"out7\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 73 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out8 BCDtoBinaryConverter.v(74) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(74): created implicit net for \"out8\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 74 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out9 BCDtoBinaryConverter.v(75) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(75): created implicit net for \"out9\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 75 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cout0 BCDtoBinaryConverter.v(78) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(78): created implicit net for \"Cout0\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 78 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cout1 BCDtoBinaryConverter.v(79) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(79): created implicit net for \"Cout1\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 79 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cout2 BCDtoBinaryConverter.v(80) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(80): created implicit net for \"Cout2\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 80 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cout3 BCDtoBinaryConverter.v(81) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(81): created implicit net for \"Cout3\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 81 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cout4 BCDtoBinaryConverter.v(82) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(82): created implicit net for \"Cout4\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 82 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cout5 BCDtoBinaryConverter.v(83) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(83): created implicit net for \"Cout5\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 83 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cout6 BCDtoBinaryConverter.v(84) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(84): created implicit net for \"Cout6\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 84 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cout7 BCDtoBinaryConverter.v(85) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(85): created implicit net for \"Cout7\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 85 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cout8 BCDtoBinaryConverter.v(86) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(86): created implicit net for \"Cout8\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 86 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "h0 BCDtoBinaryConverter.v(96) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(96): created implicit net for \"h0\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 96 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "h1 BCDtoBinaryConverter.v(96) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(96): created implicit net for \"h1\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 96 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "h2 BCDtoBinaryConverter.v(96) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(96): created implicit net for \"h2\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 96 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "h3 BCDtoBinaryConverter.v(96) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(96): created implicit net for \"h3\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 96 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "h4 BCDtoBinaryConverter.v(96) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(96): created implicit net for \"h4\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 96 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "h5 BCDtoBinaryConverter.v(96) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(96): created implicit net for \"h5\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 96 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "h6 BCDtoBinaryConverter.v(96) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(96): created implicit net for \"h6\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 96 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "h7 BCDtoBinaryConverter.v(96) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(96): created implicit net for \"h7\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 96 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "h8 BCDtoBinaryConverter.v(96) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(96): created implicit net for \"h8\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 96 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "h9 BCDtoBinaryConverter.v(96) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(96): created implicit net for \"h9\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 96 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "t0 BCDtoBinaryConverter.v(99) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(99): created implicit net for \"t0\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 99 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "t1 BCDtoBinaryConverter.v(99) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(99): created implicit net for \"t1\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 99 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "t2 BCDtoBinaryConverter.v(99) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(99): created implicit net for \"t2\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 99 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "t3 BCDtoBinaryConverter.v(99) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(99): created implicit net for \"t3\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 99 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "t4 BCDtoBinaryConverter.v(99) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(99): created implicit net for \"t4\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 99 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "t5 BCDtoBinaryConverter.v(99) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(99): created implicit net for \"t5\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 99 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "t6 BCDtoBinaryConverter.v(99) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(99): created implicit net for \"t6\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 99 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w0 BCDtoBinaryConverter.v(103) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(103): created implicit net for \"w0\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 103 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w1 BCDtoBinaryConverter.v(103) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(103): created implicit net for \"w1\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 103 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w2 BCDtoBinaryConverter.v(103) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(103): created implicit net for \"w2\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 103 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w3 BCDtoBinaryConverter.v(103) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(103): created implicit net for \"w3\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 103 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w4 BCDtoBinaryConverter.v(103) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(103): created implicit net for \"w4\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 103 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w5 BCDtoBinaryConverter.v(103) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(103): created implicit net for \"w5\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 103 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w6 BCDtoBinaryConverter.v(103) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(103): created implicit net for \"w6\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 103 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w7 BCDtoBinaryConverter.v(103) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(103): created implicit net for \"w7\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 103 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w8 BCDtoBinaryConverter.v(103) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(103): created implicit net for \"w8\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 103 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w9 BCDtoBinaryConverter.v(103) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(103): created implicit net for \"w9\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 103 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cout BCDtoBinaryConverter.v(103) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(103): created implicit net for \"Cout\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 103 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "toplevel.v(7) " "Critical Warning (10846): Verilog HDL Instantiation warning at toplevel.v(7): instance has no name" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 7 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "toplevel.v(8) " "Critical Warning (10846): Verilog HDL Instantiation warning at toplevel.v(8): instance has no name" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "toplevel.v(9) " "Critical Warning (10846): Verilog HDL Instantiation warning at toplevel.v(9): instance has no name" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "toplevel.v(12) " "Critical Warning (10846): Verilog HDL Instantiation warning at toplevel.v(12): instance has no name" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "toplevel.v(15) " "Critical Warning (10846): Verilog HDL Instantiation warning at toplevel.v(15): instance has no name" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "toplevel.v(16) " "Critical Warning (10846): Verilog HDL Instantiation warning at toplevel.v(16): instance has no name" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "toplevel.v(17) " "Critical Warning (10846): Verilog HDL Instantiation warning at toplevel.v(17): instance has no name" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "D_FF.v(6) " "Critical Warning (10846): Verilog HDL Instantiation warning at D_FF.v(6): instance has no name" {  } { { "D_FF.v" "" { Text "C:/Users/OMAR/Desktop/project final/D_FF.v" 6 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "D_FF.v(9) " "Critical Warning (10846): Verilog HDL Instantiation warning at D_FF.v(9): instance has no name" {  } { { "D_FF.v" "" { Text "C:/Users/OMAR/Desktop/project final/D_FF.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "D_FF.v(11) " "Critical Warning (10846): Verilog HDL Instantiation warning at D_FF.v(11): instance has no name" {  } { { "D_FF.v" "" { Text "C:/Users/OMAR/Desktop/project final/D_FF.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "D_FF.v(13) " "Critical Warning (10846): Verilog HDL Instantiation warning at D_FF.v(13): instance has no name" {  } { { "D_FF.v" "" { Text "C:/Users/OMAR/Desktop/project final/D_FF.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "D_FF.v(15) " "Critical Warning (10846): Verilog HDL Instantiation warning at D_FF.v(15): instance has no name" {  } { { "D_FF.v" "" { Text "C:/Users/OMAR/Desktop/project final/D_FF.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Register.v(5) " "Critical Warning (10846): Verilog HDL Instantiation warning at Register.v(5): instance has no name" {  } { { "Register.v" "" { Text "C:/Users/OMAR/Desktop/project final/Register.v" 5 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Register.v(6) " "Critical Warning (10846): Verilog HDL Instantiation warning at Register.v(6): instance has no name" {  } { { "Register.v" "" { Text "C:/Users/OMAR/Desktop/project final/Register.v" 6 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Register.v(7) " "Critical Warning (10846): Verilog HDL Instantiation warning at Register.v(7): instance has no name" {  } { { "Register.v" "" { Text "C:/Users/OMAR/Desktop/project final/Register.v" 7 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Register.v(8) " "Critical Warning (10846): Verilog HDL Instantiation warning at Register.v(8): instance has no name" {  } { { "Register.v" "" { Text "C:/Users/OMAR/Desktop/project final/Register.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Register.v(9) " "Critical Warning (10846): Verilog HDL Instantiation warning at Register.v(9): instance has no name" {  } { { "Register.v" "" { Text "C:/Users/OMAR/Desktop/project final/Register.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Register.v(10) " "Critical Warning (10846): Verilog HDL Instantiation warning at Register.v(10): instance has no name" {  } { { "Register.v" "" { Text "C:/Users/OMAR/Desktop/project final/Register.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Register.v(11) " "Critical Warning (10846): Verilog HDL Instantiation warning at Register.v(11): instance has no name" {  } { { "Register.v" "" { Text "C:/Users/OMAR/Desktop/project final/Register.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Register.v(12) " "Critical Warning (10846): Verilog HDL Instantiation warning at Register.v(12): instance has no name" {  } { { "Register.v" "" { Text "C:/Users/OMAR/Desktop/project final/Register.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Register.v(13) " "Critical Warning (10846): Verilog HDL Instantiation warning at Register.v(13): instance has no name" {  } { { "Register.v" "" { Text "C:/Users/OMAR/Desktop/project final/Register.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Register.v(14) " "Critical Warning (10846): Verilog HDL Instantiation warning at Register.v(14): instance has no name" {  } { { "Register.v" "" { Text "C:/Users/OMAR/Desktop/project final/Register.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Register.v(15) " "Critical Warning (10846): Verilog HDL Instantiation warning at Register.v(15): instance has no name" {  } { { "Register.v" "" { Text "C:/Users/OMAR/Desktop/project final/Register.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Register.v(16) " "Critical Warning (10846): Verilog HDL Instantiation warning at Register.v(16): instance has no name" {  } { { "Register.v" "" { Text "C:/Users/OMAR/Desktop/project final/Register.v" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "toplevel.v(20) " "Critical Warning (10846): Verilog HDL Instantiation warning at toplevel.v(20): instance has no name" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BCDtoBinaryConverter.v(16) " "Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(16): instance has no name" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BCDtoBinaryConverter.v(17) " "Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(17): instance has no name" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BCDtoBinaryConverter.v(18) " "Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(18): instance has no name" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 18 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BCDtoBinaryConverter.v(19) " "Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(19): instance has no name" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BCDtoBinaryConverter.v(20) " "Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(20): instance has no name" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BCDtoBinaryConverter.v(23) " "Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(23): instance has no name" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BCDtoBinaryConverter.v(24) " "Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(24): instance has no name" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BCDtoBinaryConverter.v(25) " "Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(25): instance has no name" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 25 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BCDtoBinaryConverter.v(26) " "Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(26): instance has no name" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 26 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BCDtoBinaryConverter.v(27) " "Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(27): instance has no name" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 27 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BCDtoBinaryConverter.v(43) " "Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(43): instance has no name" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 43 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BCDtoBinaryConverter.v(96) " "Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(96): instance has no name" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 96 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BCDtoBinaryConverter.v(57) " "Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(57): instance has no name" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 57 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BCDtoBinaryConverter.v(99) " "Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(99): instance has no name" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 99 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BCDtoBinaryConverter.v(66) " "Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(66): instance has no name" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 66 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BCDtoBinaryConverter.v(67) " "Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(67): instance has no name" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 67 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BCDtoBinaryConverter.v(68) " "Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(68): instance has no name" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 68 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BCDtoBinaryConverter.v(69) " "Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(69): instance has no name" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 69 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BCDtoBinaryConverter.v(70) " "Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(70): instance has no name" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 70 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BCDtoBinaryConverter.v(71) " "Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(71): instance has no name" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 71 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BCDtoBinaryConverter.v(72) " "Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(72): instance has no name" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 72 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BCDtoBinaryConverter.v(73) " "Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(73): instance has no name" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 73 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BCDtoBinaryConverter.v(74) " "Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(74): instance has no name" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 74 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BCDtoBinaryConverter.v(75) " "Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(75): instance has no name" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 75 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BCDtoBinaryConverter.v(78) " "Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(78): instance has no name" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 78 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BCDtoBinaryConverter.v(79) " "Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(79): instance has no name" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 79 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BCDtoBinaryConverter.v(80) " "Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(80): instance has no name" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 80 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BCDtoBinaryConverter.v(81) " "Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(81): instance has no name" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 81 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BCDtoBinaryConverter.v(82) " "Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(82): instance has no name" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 82 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BCDtoBinaryConverter.v(83) " "Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(83): instance has no name" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 83 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BCDtoBinaryConverter.v(84) " "Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(84): instance has no name" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 84 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BCDtoBinaryConverter.v(85) " "Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(85): instance has no name" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 85 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BCDtoBinaryConverter.v(86) " "Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(86): instance has no name" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 86 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BCDtoBinaryConverter.v(87) " "Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(87): instance has no name" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 87 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BCDtoBinaryConverter.v(103) " "Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(103): instance has no name" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 103 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BCDtoBinaryConverter.v(107) " "Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(107): instance has no name" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 107 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "toplevel.v(23) " "Critical Warning (10846): Verilog HDL Instantiation warning at toplevel.v(23): instance has no name" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Quad2to1mux.v(5) " "Critical Warning (10846): Verilog HDL Instantiation warning at Quad2to1mux.v(5): instance has no name" {  } { { "Quad2to1mux.v" "" { Text "C:/Users/OMAR/Desktop/project final/Quad2to1mux.v" 5 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Quad2to1mux.v(6) " "Critical Warning (10846): Verilog HDL Instantiation warning at Quad2to1mux.v(6): instance has no name" {  } { { "Quad2to1mux.v" "" { Text "C:/Users/OMAR/Desktop/project final/Quad2to1mux.v" 6 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Quad2to1mux.v(7) " "Critical Warning (10846): Verilog HDL Instantiation warning at Quad2to1mux.v(7): instance has no name" {  } { { "Quad2to1mux.v" "" { Text "C:/Users/OMAR/Desktop/project final/Quad2to1mux.v" 7 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Quad2to1mux.v(8) " "Critical Warning (10846): Verilog HDL Instantiation warning at Quad2to1mux.v(8): instance has no name" {  } { { "Quad2to1mux.v" "" { Text "C:/Users/OMAR/Desktop/project final/Quad2to1mux.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "toplevel.v(28) " "Critical Warning (10846): Verilog HDL Instantiation warning at toplevel.v(28): instance has no name" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 28 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "toplevel.v(29) " "Critical Warning (10846): Verilog HDL Instantiation warning at toplevel.v(29): instance has no name" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 29 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "toplevel.v(30) " "Critical Warning (10846): Verilog HDL Instantiation warning at toplevel.v(30): instance has no name" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 30 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "toplevel.v(31) " "Critical Warning (10846): Verilog HDL Instantiation warning at toplevel.v(31): instance has no name" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 31 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "toplevel.v(34) " "Critical Warning (10846): Verilog HDL Instantiation warning at toplevel.v(34): instance has no name" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 34 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "toplevel.v(36) " "Critical Warning (10846): Verilog HDL Instantiation warning at toplevel.v(36): instance has no name" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 36 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "toplevel.v(38) " "Critical Warning (10846): Verilog HDL Instantiation warning at toplevel.v(38): instance has no name" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 38 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "toplevel.v(40) " "Critical Warning (10846): Verilog HDL Instantiation warning at toplevel.v(40): instance has no name" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 40 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "toplevel.v(42) " "Critical Warning (10846): Verilog HDL Instantiation warning at toplevel.v(42): instance has no name" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 42 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "toplevel.v(44) " "Critical Warning (10846): Verilog HDL Instantiation warning at toplevel.v(44): instance has no name" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 44 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "toplevel.v(46) " "Critical Warning (10846): Verilog HDL Instantiation warning at toplevel.v(46): instance has no name" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 46 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "toplevel " "Info: Elaborating entity \"toplevel\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegmentDriver SevenSegmentDriver:comb_4 " "Info: Elaborating entity \"SevenSegmentDriver\" for hierarchy \"SevenSegmentDriver:comb_4\"" {  } { { "toplevel.v" "comb_4" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 7 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ModeDisplay ModeDisplay:comb_487 " "Info: Elaborating entity \"ModeDisplay\" for hierarchy \"ModeDisplay:comb_487\"" {  } { { "toplevel.v" "comb_487" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 12 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "findInvalid findInvalid:comb_488 " "Info: Elaborating entity \"findInvalid\" for hierarchy \"findInvalid:comb_488\"" {  } { { "toplevel.v" "comb_488" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 15 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register:comb_491 " "Info: Elaborating entity \"Register\" for hierarchy \"Register:comb_491\"" {  } { { "toplevel.v" "comb_491" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 20 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF Register:comb_491\|D_FF:comb_4 " "Info: Elaborating entity \"D_FF\" for hierarchy \"Register:comb_491\|D_FF:comb_4\"" {  } { { "Register.v" "comb_4" { Text "C:/Users/OMAR/Desktop/project final/Register.v" 5 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Invgate Register:comb_491\|D_FF:comb_4\|Invgate:comb_4 " "Info: Elaborating entity \"Invgate\" for hierarchy \"Register:comb_491\|D_FF:comb_4\|Invgate:comb_4\"" {  } { { "D_FF.v" "comb_4" { Text "C:/Users/OMAR/Desktop/project final/D_FF.v" 6 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nand_gate Register:comb_491\|D_FF:comb_4\|Nand_gate:comb_5 " "Info: Elaborating entity \"Nand_gate\" for hierarchy \"Register:comb_491\|D_FF:comb_4\|Nand_gate:comb_5\"" {  } { { "D_FF.v" "comb_5" { Text "C:/Users/OMAR/Desktop/project final/D_FF.v" 9 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDtoBinaryConverter BCDtoBinaryConverter:comb_492 " "Info: Elaborating entity \"BCDtoBinaryConverter\" for hierarchy \"BCDtoBinaryConverter:comb_492\"" {  } { { "toplevel.v" "comb_492" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 23 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hundredsMultiplier BCDtoBinaryConverter:comb_492\|hundredsMultiplier:comb_4 " "Info: Elaborating entity \"hundredsMultiplier\" for hierarchy \"BCDtoBinaryConverter:comb_492\|hundredsMultiplier:comb_4\"" {  } { { "BCDtoBinaryConverter.v" "comb_4" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 96 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "M8 BCDtoBinaryConverter.v(35) " "Warning (10034): Output port \"M8\" at BCDtoBinaryConverter.v(35) has no driver" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiveBitsAdderSubtractor BCDtoBinaryConverter:comb_492\|hundredsMultiplier:comb_4\|fiveBitsAdderSubtractor:comb_9 " "Info: Elaborating entity \"fiveBitsAdderSubtractor\" for hierarchy \"BCDtoBinaryConverter:comb_492\|hundredsMultiplier:comb_4\|fiveBitsAdderSubtractor:comb_9\"" {  } { { "BCDtoBinaryConverter.v" "comb_9" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 43 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Xorgate BCDtoBinaryConverter:comb_492\|hundredsMultiplier:comb_4\|fiveBitsAdderSubtractor:comb_9\|Xorgate:comb_4 " "Info: Elaborating entity \"Xorgate\" for hierarchy \"BCDtoBinaryConverter:comb_492\|hundredsMultiplier:comb_4\|fiveBitsAdderSubtractor:comb_9\|Xorgate:comb_4\"" {  } { { "BCDtoBinaryConverter.v" "comb_4" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 16 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA BCDtoBinaryConverter:comb_492\|hundredsMultiplier:comb_4\|fiveBitsAdderSubtractor:comb_9\|FA:comb_9 " "Info: Elaborating entity \"FA\" for hierarchy \"BCDtoBinaryConverter:comb_492\|hundredsMultiplier:comb_4\|fiveBitsAdderSubtractor:comb_9\|FA:comb_9\"" {  } { { "BCDtoBinaryConverter.v" "comb_9" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 23 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tensMultiplier BCDtoBinaryConverter:comb_492\|tensMultiplier:comb_5 " "Info: Elaborating entity \"tensMultiplier\" for hierarchy \"BCDtoBinaryConverter:comb_492\|tensMultiplier:comb_5\"" {  } { { "BCDtoBinaryConverter.v" "comb_5" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 99 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tenBitsAdderSubtractor BCDtoBinaryConverter:comb_492\|tenBitsAdderSubtractor:comb_6 " "Info: Elaborating entity \"tenBitsAdderSubtractor\" for hierarchy \"BCDtoBinaryConverter:comb_492\|tenBitsAdderSubtractor:comb_6\"" {  } { { "BCDtoBinaryConverter.v" "comb_6" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 103 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad2to1mux Quad2to1mux:comb_493 " "Info: Elaborating entity \"Quad2to1mux\" for hierarchy \"Quad2to1mux:comb_493\"" {  } { { "toplevel.v" "comb_493" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 28 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twotoone_mux Quad2to1mux:comb_493\|twotoone_mux:comb_4 " "Info: Elaborating entity \"twotoone_mux\" for hierarchy \"Quad2to1mux:comb_493\|twotoone_mux:comb_4\"" {  } { { "Quad2to1mux.v" "comb_4" { Text "C:/Users/OMAR/Desktop/project final/Quad2to1mux.v" 5 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "checkoffDigit1 checkoffDigit1:comb_914 " "Info: Elaborating entity \"checkoffDigit1\" for hierarchy \"checkoffDigit1:comb_914\"" {  } { { "toplevel.v" "comb_914" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 36 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "checkoffDigit2 checkoffDigit2:comb_916 " "Info: Elaborating entity \"checkoffDigit2\" for hierarchy \"checkoffDigit2:comb_916\"" {  } { { "toplevel.v" "comb_916" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 40 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "checkoffDigit3 checkoffDigit3:comb_918 " "Info: Elaborating entity \"checkoffDigit3\" for hierarchy \"checkoffDigit3:comb_918\"" {  } { { "toplevel.v" "comb_918" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 44 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 0 comb_919 32 1 " "Warning (12020): Port \"ordered port 0\" on the entity instantiation of \"comb_919\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "toplevel.v" "comb_919" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 46 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 comb_919 32 1 " "Warning (12020): Port \"ordered port 1\" on the entity instantiation of \"comb_919\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "toplevel.v" "comb_919" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 46 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 comb_919 32 1 " "Warning (12020): Port \"ordered port 2\" on the entity instantiation of \"comb_919\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "toplevel.v" "comb_919" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 46 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 7 comb_881 32 1 " "Warning (12020): Port \"ordered port 7\" on the entity instantiation of \"comb_881\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "toplevel.v" "comb_881" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 0 comb_656 32 1 " "Warning (12020): Port \"ordered port 0\" on the entity instantiation of \"comb_656\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "toplevel.v" "comb_656" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 comb_656 32 1 " "Warning (12020): Port \"ordered port 1\" on the entity instantiation of \"comb_656\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "toplevel.v" "comb_656" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 comb_656 32 1 " "Warning (12020): Port \"ordered port 2\" on the entity instantiation of \"comb_656\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "toplevel.v" "comb_656" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_656 32 1 " "Warning (12020): Port \"ordered port 3\" on the entity instantiation of \"comb_656\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "toplevel.v" "comb_656" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 comb_656 32 1 " "Warning (12020): Port \"ordered port 4\" on the entity instantiation of \"comb_656\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "toplevel.v" "comb_656" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 comb_656 32 1 " "Warning (12020): Port \"ordered port 5\" on the entity instantiation of \"comb_656\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "toplevel.v" "comb_656" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 6 comb_656 32 1 " "Warning (12020): Port \"ordered port 6\" on the entity instantiation of \"comb_656\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "toplevel.v" "comb_656" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 0 comb_559 32 1 " "Warning (12020): Port \"ordered port 0\" on the entity instantiation of \"comb_559\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "toplevel.v" "comb_559" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 comb_559 32 1 " "Warning (12020): Port \"ordered port 1\" on the entity instantiation of \"comb_559\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "toplevel.v" "comb_559" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 comb_559 32 1 " "Warning (12020): Port \"ordered port 4\" on the entity instantiation of \"comb_559\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "toplevel.v" "comb_559" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 comb_526 32 1 " "Warning (12020): Port \"ordered port 4\" on the entity instantiation of \"comb_526\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "toplevel.v" "comb_526" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 comb_493 32 1 " "Warning (12020): Port \"ordered port 4\" on the entity instantiation of \"comb_493\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "toplevel.v" "comb_493" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 20 comb_327 32 1 " "Warning (12020): Port \"ordered port 20\" on the entity instantiation of \"comb_327\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "BCDtoBinaryConverter.v" "comb_327" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 107 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 comb_6 32 1 " "Warning (12020): Port \"ordered port 4\" on the entity instantiation of \"comb_6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "BCDtoBinaryConverter.v" "comb_6" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 103 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 comb_6 32 1 " "Warning (12020): Port \"ordered port 5\" on the entity instantiation of \"comb_6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "BCDtoBinaryConverter.v" "comb_6" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 103 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 6 comb_6 32 1 " "Warning (12020): Port \"ordered port 6\" on the entity instantiation of \"comb_6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "BCDtoBinaryConverter.v" "comb_6" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 103 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 7 comb_6 32 1 " "Warning (12020): Port \"ordered port 7\" on the entity instantiation of \"comb_6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "BCDtoBinaryConverter.v" "comb_6" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 103 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 8 comb_6 32 1 " "Warning (12020): Port \"ordered port 8\" on the entity instantiation of \"comb_6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "BCDtoBinaryConverter.v" "comb_6" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 103 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 9 comb_6 32 1 " "Warning (12020): Port \"ordered port 9\" on the entity instantiation of \"comb_6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "BCDtoBinaryConverter.v" "comb_6" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 103 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 17 comb_6 32 1 " "Warning (12020): Port \"ordered port 17\" on the entity instantiation of \"comb_6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "BCDtoBinaryConverter.v" "comb_6" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 103 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 18 comb_6 32 1 " "Warning (12020): Port \"ordered port 18\" on the entity instantiation of \"comb_6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "BCDtoBinaryConverter.v" "comb_6" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 103 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 19 comb_6 32 1 " "Warning (12020): Port \"ordered port 19\" on the entity instantiation of \"comb_6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "BCDtoBinaryConverter.v" "comb_6" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 103 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 20 comb_6 32 1 " "Warning (12020): Port \"ordered port 20\" on the entity instantiation of \"comb_6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "BCDtoBinaryConverter.v" "comb_6" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 103 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 comb_7 32 1 " "Warning (12020): Port \"ordered port 4\" on the entity instantiation of \"comb_7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "BCDtoBinaryConverter.v" "comb_7" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 57 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 7 comb_7 32 1 " "Warning (12020): Port \"ordered port 7\" on the entity instantiation of \"comb_7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "BCDtoBinaryConverter.v" "comb_7" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 57 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 8 comb_7 32 1 " "Warning (12020): Port \"ordered port 8\" on the entity instantiation of \"comb_7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "BCDtoBinaryConverter.v" "comb_7" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 57 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 9 comb_7 32 1 " "Warning (12020): Port \"ordered port 9\" on the entity instantiation of \"comb_7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "BCDtoBinaryConverter.v" "comb_7" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 57 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 10 comb_7 32 1 " "Warning (12020): Port \"ordered port 10\" on the entity instantiation of \"comb_7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "BCDtoBinaryConverter.v" "comb_7" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 57 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 9 comb_9 32 1 " "Warning (12020): Port \"ordered port 9\" on the entity instantiation of \"comb_9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "BCDtoBinaryConverter.v" "comb_9" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 43 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 10 comb_9 32 1 " "Warning (12020): Port \"ordered port 10\" on the entity instantiation of \"comb_9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "BCDtoBinaryConverter.v" "comb_9" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 43 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 comb_326 32 1 " "Warning (12020): Port \"ordered port 4\" on the entity instantiation of \"comb_326\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "toplevel.v" "comb_326" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 comb_326 32 1 " "Warning (12020): Port \"ordered port 5\" on the entity instantiation of \"comb_326\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "toplevel.v" "comb_326" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 6 comb_326 32 1 " "Warning (12020): Port \"ordered port 6\" on the entity instantiation of \"comb_326\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "toplevel.v" "comb_326" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 7 comb_326 32 1 " "Warning (12020): Port \"ordered port 7\" on the entity instantiation of \"comb_326\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "toplevel.v" "comb_326" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 8 comb_326 32 1 " "Warning (12020): Port \"ordered port 8\" on the entity instantiation of \"comb_326\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "toplevel.v" "comb_326" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 comb_165 32 1 " "Warning (12020): Port \"ordered port 4\" on the entity instantiation of \"comb_165\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "toplevel.v" "comb_165" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 comb_165 32 1 " "Warning (12020): Port \"ordered port 5\" on the entity instantiation of \"comb_165\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "toplevel.v" "comb_165" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 6 comb_165 32 1 " "Warning (12020): Port \"ordered port 6\" on the entity instantiation of \"comb_165\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "toplevel.v" "comb_165" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 7 comb_165 32 1 " "Warning (12020): Port \"ordered port 7\" on the entity instantiation of \"comb_165\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "toplevel.v" "comb_165" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 8 comb_165 32 1 " "Warning (12020): Port \"ordered port 8\" on the entity instantiation of \"comb_165\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "toplevel.v" "comb_165" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 comb_4 32 1 " "Warning (12020): Port \"ordered port 4\" on the entity instantiation of \"comb_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "toplevel.v" "comb_4" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 comb_4 32 1 " "Warning (12020): Port \"ordered port 5\" on the entity instantiation of \"comb_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "toplevel.v" "comb_4" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 6 comb_4 32 1 " "Warning (12020): Port \"ordered port 6\" on the entity instantiation of \"comb_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "toplevel.v" "comb_4" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 7 comb_4 32 1 " "Warning (12020): Port \"ordered port 7\" on the entity instantiation of \"comb_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "toplevel.v" "comb_4" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 8 comb_4 32 1 " "Warning (12020): Port \"ordered port 8\" on the entity instantiation of \"comb_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "toplevel.v" "comb_4" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "a3 GND " "Warning (13410): Pin \"a3\" is stuck at GND" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "e3 GND " "Warning (13410): Pin \"e3\" is stuck at GND" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "f3 GND " "Warning (13410): Pin \"f3\" is stuck at GND" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "g3 GND " "Warning (13410): Pin \"g3\" is stuck at GND" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "a7 VCC " "Warning (13410): Pin \"a7\" is stuck at VCC" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "d7 VCC " "Warning (13410): Pin \"d7\" is stuck at VCC" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "e7 VCC " "Warning (13410): Pin \"e7\" is stuck at VCC" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "f7 VCC " "Warning (13410): Pin \"f7\" is stuck at VCC" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/OMAR/Desktop/project final/toplevel.map.smsg " "Info: Generated suppressed messages file C:/Users/OMAR/Desktop/project final/toplevel.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "189 " "Info: Implemented 189 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Info: Implemented 14 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Info: Implemented 56 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "119 " "Info: Implemented 119 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 254 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 254 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "234 " "Info: Peak virtual memory: 234 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 16 22:49:46 2019 " "Info: Processing ended: Mon Dec 16 22:49:46 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 16 22:49:47 2019 " "Info: Processing started: Mon Dec 16 22:49:47 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off project -c toplevel " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off project -c toplevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "toplevel EP2C70F896C6 " "Info: Selected device EP2C70F896C6 for design \"toplevel\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Info: Pin ~ASDO~ is reserved at location G7" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Info: Pin ~nCSO~ is reserved at location K9" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AD25 " "Info: Pin ~LVDS195p/nCEO~ is reserved at location AD25" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X0_Y0 X11_Y12 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y0 to location X11_Y12" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "56 " "Warning: Found 56 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a 0 " "Info: Pin \"a\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b 0 " "Info: Pin \"b\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c 0 " "Info: Pin \"c\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d 0 " "Info: Pin \"d\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "e 0 " "Info: Pin \"e\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "f 0 " "Info: Pin \"f\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g 0 " "Info: Pin \"g\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a1 0 " "Info: Pin \"a1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b1 0 " "Info: Pin \"b1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c1 0 " "Info: Pin \"c1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d1 0 " "Info: Pin \"d1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "e1 0 " "Info: Pin \"e1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "f1 0 " "Info: Pin \"f1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g1 0 " "Info: Pin \"g1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a2 0 " "Info: Pin \"a2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b2 0 " "Info: Pin \"b2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c2 0 " "Info: Pin \"c2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d2 0 " "Info: Pin \"d2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "e2 0 " "Info: Pin \"e2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "f2 0 " "Info: Pin \"f2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g2 0 " "Info: Pin \"g2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a3 0 " "Info: Pin \"a3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b3 0 " "Info: Pin \"b3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c3 0 " "Info: Pin \"c3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d3 0 " "Info: Pin \"d3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "e3 0 " "Info: Pin \"e3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "f3 0 " "Info: Pin \"f3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g3 0 " "Info: Pin \"g3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a4 0 " "Info: Pin \"a4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b4 0 " "Info: Pin \"b4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c4 0 " "Info: Pin \"c4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d4 0 " "Info: Pin \"d4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "e4 0 " "Info: Pin \"e4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "f4 0 " "Info: Pin \"f4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g4 0 " "Info: Pin \"g4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a5 0 " "Info: Pin \"a5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b5 0 " "Info: Pin \"b5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c5 0 " "Info: Pin \"c5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d5 0 " "Info: Pin \"d5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "e5 0 " "Info: Pin \"e5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "f5 0 " "Info: Pin \"f5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g5 0 " "Info: Pin \"g5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a6 0 " "Info: Pin \"a6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b6 0 " "Info: Pin \"b6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c6 0 " "Info: Pin \"c6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d6 0 " "Info: Pin \"d6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "e6 0 " "Info: Pin \"e6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "f6 0 " "Info: Pin \"f6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g6 0 " "Info: Pin \"g6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a7 0 " "Info: Pin \"a7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b7 0 " "Info: Pin \"b7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c7 0 " "Info: Pin \"c7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d7 0 " "Info: Pin \"d7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "e7 0 " "Info: Pin \"e7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "f7 0 " "Info: Pin \"f7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g7 0 " "Info: Pin \"g7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "8 " "Warning: Following 8 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "a3 GND " "Info: Pin a3 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { a3 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "a3" } } } } { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 3 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { a3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "e3 GND " "Info: Pin e3 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { e3 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "e3" } } } } { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 3 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { e3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "f3 GND " "Info: Pin f3 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { f3 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f3" } } } } { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 3 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { f3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "g3 GND " "Info: Pin g3 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { g3 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "g3" } } } } { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 3 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { g3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "a7 VCC " "Info: Pin a7 has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { a7 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "a7" } } } } { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 3 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { a7 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "d7 VCC " "Info: Pin d7 has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { d7 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "d7" } } } } { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 3 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { d7 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "e7 VCC " "Info: Pin e7 has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { e7 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "e7" } } } } { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 3 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { e7 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "f7 VCC " "Info: Pin f7 has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { f7 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f7" } } } } { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 3 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { f7 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "371 " "Info: Peak virtual memory: 371 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 16 22:49:55 2019 " "Info: Processing ended: Mon Dec 16 22:49:55 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 16 22:49:56 2019 " "Info: Processing started: Mon Dec 16 22:49:56 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off project -c toplevel " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off project -c toplevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "345 " "Info: Peak virtual memory: 345 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 16 22:49:59 2019 " "Info: Processing ended: Mon Dec 16 22:49:59 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 16 22:50:00 2019 " "Info: Processing started: Mon Dec 16 22:50:00 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off project -c toplevel --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off project -c toplevel --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "Register:comb_491\|D_FF:comb_5\|Nand_gate:comb_7\|out~9 " "Warning: Node \"Register:comb_491\|D_FF:comb_5\|Nand_gate:comb_7\|out~9\" is a latch" {  } { { "library.v" "" { Text "C:/Users/OMAR/Desktop/project final/library.v" 3 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Register:comb_491\|D_FF:comb_7\|Nand_gate:comb_7\|out~9 " "Warning: Node \"Register:comb_491\|D_FF:comb_7\|Nand_gate:comb_7\|out~9\" is a latch" {  } { { "library.v" "" { Text "C:/Users/OMAR/Desktop/project final/library.v" 3 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Register:comb_491\|D_FF:comb_4\|Nand_gate:comb_7\|out~9 " "Warning: Node \"Register:comb_491\|D_FF:comb_4\|Nand_gate:comb_7\|out~9\" is a latch" {  } { { "library.v" "" { Text "C:/Users/OMAR/Desktop/project final/library.v" 3 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Register:comb_491\|D_FF:comb_6\|Nand_gate:comb_7\|out~9 " "Warning: Node \"Register:comb_491\|D_FF:comb_6\|Nand_gate:comb_7\|out~9\" is a latch" {  } { { "library.v" "" { Text "C:/Users/OMAR/Desktop/project final/library.v" 3 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Register:comb_491\|D_FF:comb_9\|Nand_gate:comb_7\|out~9 " "Warning: Node \"Register:comb_491\|D_FF:comb_9\|Nand_gate:comb_7\|out~9\" is a latch" {  } { { "library.v" "" { Text "C:/Users/OMAR/Desktop/project final/library.v" 3 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Register:comb_491\|D_FF:comb_11\|Nand_gate:comb_7\|out~9 " "Warning: Node \"Register:comb_491\|D_FF:comb_11\|Nand_gate:comb_7\|out~9\" is a latch" {  } { { "library.v" "" { Text "C:/Users/OMAR/Desktop/project final/library.v" 3 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Register:comb_491\|D_FF:comb_10\|Nand_gate:comb_7\|out~9 " "Warning: Node \"Register:comb_491\|D_FF:comb_10\|Nand_gate:comb_7\|out~9\" is a latch" {  } { { "library.v" "" { Text "C:/Users/OMAR/Desktop/project final/library.v" 3 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Register:comb_491\|D_FF:comb_8\|Nand_gate:comb_7\|out~9 " "Warning: Node \"Register:comb_491\|D_FF:comb_8\|Nand_gate:comb_7\|out~9\" is a latch" {  } { { "library.v" "" { Text "C:/Users/OMAR/Desktop/project final/library.v" 3 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Register:comb_491\|D_FF:comb_12\|Nand_gate:comb_7\|out~9 " "Warning: Node \"Register:comb_491\|D_FF:comb_12\|Nand_gate:comb_7\|out~9\" is a latch" {  } { { "library.v" "" { Text "C:/Users/OMAR/Desktop/project final/library.v" 3 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Register:comb_491\|D_FF:comb_15\|Nand_gate:comb_7\|out~9 " "Warning: Node \"Register:comb_491\|D_FF:comb_15\|Nand_gate:comb_7\|out~9\" is a latch" {  } { { "library.v" "" { Text "C:/Users/OMAR/Desktop/project final/library.v" 3 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Register:comb_491\|D_FF:comb_14\|Nand_gate:comb_7\|out~9 " "Warning: Node \"Register:comb_491\|D_FF:comb_14\|Nand_gate:comb_7\|out~9\" is a latch" {  } { { "library.v" "" { Text "C:/Users/OMAR/Desktop/project final/library.v" 3 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Register:comb_491\|D_FF:comb_13\|Nand_gate:comb_7\|out~9 " "Warning: Node \"Register:comb_491\|D_FF:comb_13\|Nand_gate:comb_7\|out~9\" is a latch" {  } { { "library.v" "" { Text "C:/Users/OMAR/Desktop/project final/library.v" 3 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Start " "Info: Assuming node \"Start\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 2 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "Register:comb_491\|D_FF:comb_6\|Nand_gate:comb_7\|out~9 D2 Start 5.125 ns register " "Info: tsu for register \"Register:comb_491\|D_FF:comb_6\|Nand_gate:comb_7\|out~9\" (data pin = \"D2\", clock pin = \"Start\") is 5.125 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.867 ns + Longest pin register " "Info: + Longest pin to register delay is 7.867 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns D2 1 PIN PIN_AC26 2 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_AC26; Fanout = 2; PIN Node = 'D2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D2 } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.599 ns) + CELL(0.436 ns) 7.867 ns Register:comb_491\|D_FF:comb_6\|Nand_gate:comb_7\|out~9 2 REG LCCOMB_X16_Y8_N28 9 " "Info: 2: + IC(6.599 ns) + CELL(0.436 ns) = 7.867 ns; Loc. = LCCOMB_X16_Y8_N28; Fanout = 9; REG Node = 'Register:comb_491\|D_FF:comb_6\|Nand_gate:comb_7\|out~9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.035 ns" { D2 Register:comb_491|D_FF:comb_6|Nand_gate:comb_7|out~9 } "NODE_NAME" } } { "library.v" "" { Text "C:/Users/OMAR/Desktop/project final/library.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.268 ns ( 16.12 % ) " "Info: Total cell delay = 1.268 ns ( 16.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.599 ns ( 83.88 % ) " "Info: Total interconnect delay = 6.599 ns ( 83.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.867 ns" { D2 Register:comb_491|D_FF:comb_6|Nand_gate:comb_7|out~9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.867 ns" { D2 {} D2~combout {} Register:comb_491|D_FF:comb_6|Nand_gate:comb_7|out~9 {} } { 0.000ns 0.000ns 6.599ns } { 0.000ns 0.832ns 0.436ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.037 ns + " "Info: + Micro setup delay of destination is 1.037 ns" {  } { { "library.v" "" { Text "C:/Users/OMAR/Desktop/project final/library.v" 3 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Start destination 3.779 ns - Shortest register " "Info: - Shortest clock path from clock \"Start\" to destination register is 3.779 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns Start 1 CLK PIN_AA23 18 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_AA23; Fanout = 18; CLK Node = 'Start'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Start } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.682 ns) + CELL(0.275 ns) 3.779 ns Register:comb_491\|D_FF:comb_6\|Nand_gate:comb_7\|out~9 2 REG LCCOMB_X16_Y8_N28 9 " "Info: 2: + IC(2.682 ns) + CELL(0.275 ns) = 3.779 ns; Loc. = LCCOMB_X16_Y8_N28; Fanout = 9; REG Node = 'Register:comb_491\|D_FF:comb_6\|Nand_gate:comb_7\|out~9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.957 ns" { Start Register:comb_491|D_FF:comb_6|Nand_gate:comb_7|out~9 } "NODE_NAME" } } { "library.v" "" { Text "C:/Users/OMAR/Desktop/project final/library.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.097 ns ( 29.03 % ) " "Info: Total cell delay = 1.097 ns ( 29.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.682 ns ( 70.97 % ) " "Info: Total interconnect delay = 2.682 ns ( 70.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.779 ns" { Start Register:comb_491|D_FF:comb_6|Nand_gate:comb_7|out~9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.779 ns" { Start {} Start~combout {} Register:comb_491|D_FF:comb_6|Nand_gate:comb_7|out~9 {} } { 0.000ns 0.000ns 2.682ns } { 0.000ns 0.822ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.867 ns" { D2 Register:comb_491|D_FF:comb_6|Nand_gate:comb_7|out~9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.867 ns" { D2 {} D2~combout {} Register:comb_491|D_FF:comb_6|Nand_gate:comb_7|out~9 {} } { 0.000ns 0.000ns 6.599ns } { 0.000ns 0.832ns 0.436ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.779 ns" { Start Register:comb_491|D_FF:comb_6|Nand_gate:comb_7|out~9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.779 ns" { Start {} Start~combout {} Register:comb_491|D_FF:comb_6|Nand_gate:comb_7|out~9 {} } { 0.000ns 0.000ns 2.682ns } { 0.000ns 0.822ns 0.275ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "Start g6 Register:comb_491\|D_FF:comb_8\|Nand_gate:comb_7\|out~9 18.696 ns register " "Info: tco from clock \"Start\" to destination pin \"g6\" through register \"Register:comb_491\|D_FF:comb_8\|Nand_gate:comb_7\|out~9\" is 18.696 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Start source 3.858 ns + Longest register " "Info: + Longest clock path from clock \"Start\" to source register is 3.858 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns Start 1 CLK PIN_AA23 18 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_AA23; Fanout = 18; CLK Node = 'Start'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Start } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.886 ns) + CELL(0.150 ns) 3.858 ns Register:comb_491\|D_FF:comb_8\|Nand_gate:comb_7\|out~9 2 REG LCCOMB_X8_Y12_N6 22 " "Info: 2: + IC(2.886 ns) + CELL(0.150 ns) = 3.858 ns; Loc. = LCCOMB_X8_Y12_N6; Fanout = 22; REG Node = 'Register:comb_491\|D_FF:comb_8\|Nand_gate:comb_7\|out~9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.036 ns" { Start Register:comb_491|D_FF:comb_8|Nand_gate:comb_7|out~9 } "NODE_NAME" } } { "library.v" "" { Text "C:/Users/OMAR/Desktop/project final/library.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.972 ns ( 25.19 % ) " "Info: Total cell delay = 0.972 ns ( 25.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.886 ns ( 74.81 % ) " "Info: Total interconnect delay = 2.886 ns ( 74.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.858 ns" { Start Register:comb_491|D_FF:comb_8|Nand_gate:comb_7|out~9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.858 ns" { Start {} Start~combout {} Register:comb_491|D_FF:comb_8|Nand_gate:comb_7|out~9 {} } { 0.000ns 0.000ns 2.886ns } { 0.000ns 0.822ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "library.v" "" { Text "C:/Users/OMAR/Desktop/project final/library.v" 3 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.838 ns + Longest register pin " "Info: + Longest register to pin delay is 14.838 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Register:comb_491\|D_FF:comb_8\|Nand_gate:comb_7\|out~9 1 REG LCCOMB_X8_Y12_N6 22 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X8_Y12_N6; Fanout = 22; REG Node = 'Register:comb_491\|D_FF:comb_8\|Nand_gate:comb_7\|out~9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Register:comb_491|D_FF:comb_8|Nand_gate:comb_7|out~9 } "NODE_NAME" } } { "library.v" "" { Text "C:/Users/OMAR/Desktop/project final/library.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.512 ns) + CELL(0.416 ns) 1.928 ns BCDtoBinaryConverter:comb_492\|tenBitsAdderSubtractor:comb_6\|FA:comb_16\|Cout~125 2 COMB LCCOMB_X16_Y8_N22 2 " "Info: 2: + IC(1.512 ns) + CELL(0.416 ns) = 1.928 ns; Loc. = LCCOMB_X16_Y8_N22; Fanout = 2; COMB Node = 'BCDtoBinaryConverter:comb_492\|tenBitsAdderSubtractor:comb_6\|FA:comb_16\|Cout~125'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.928 ns" { Register:comb_491|D_FF:comb_8|Nand_gate:comb_7|out~9 BCDtoBinaryConverter:comb_492|tenBitsAdderSubtractor:comb_6|FA:comb_16|Cout~125 } "NODE_NAME" } } { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.419 ns) 2.602 ns BCDtoBinaryConverter:comb_492\|tenBitsAdderSubtractor:comb_6\|FA:comb_17\|SUM 3 COMB LCCOMB_X16_Y8_N0 2 " "Info: 3: + IC(0.255 ns) + CELL(0.419 ns) = 2.602 ns; Loc. = LCCOMB_X16_Y8_N0; Fanout = 2; COMB Node = 'BCDtoBinaryConverter:comb_492\|tenBitsAdderSubtractor:comb_6\|FA:comb_17\|SUM'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.674 ns" { BCDtoBinaryConverter:comb_492|tenBitsAdderSubtractor:comb_6|FA:comb_16|Cout~125 BCDtoBinaryConverter:comb_492|tenBitsAdderSubtractor:comb_6|FA:comb_17|SUM } "NODE_NAME" } } { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.450 ns) + CELL(0.416 ns) 4.468 ns BCDtoBinaryConverter:comb_492\|tenBitsAdderSubtractor:comb_327\|FA:comb_17\|Cout~175 4 COMB LCCOMB_X4_Y12_N0 6 " "Info: 4: + IC(1.450 ns) + CELL(0.416 ns) = 4.468 ns; Loc. = LCCOMB_X4_Y12_N0; Fanout = 6; COMB Node = 'BCDtoBinaryConverter:comb_492\|tenBitsAdderSubtractor:comb_327\|FA:comb_17\|Cout~175'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.866 ns" { BCDtoBinaryConverter:comb_492|tenBitsAdderSubtractor:comb_6|FA:comb_17|SUM BCDtoBinaryConverter:comb_492|tenBitsAdderSubtractor:comb_327|FA:comb_17|Cout~175 } "NODE_NAME" } } { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.416 ns) 5.152 ns BCDtoBinaryConverter:comb_492\|tenBitsAdderSubtractor:comb_327\|FA:comb_21\|Cout~90 5 COMB LCCOMB_X4_Y12_N10 4 " "Info: 5: + IC(0.268 ns) + CELL(0.416 ns) = 5.152 ns; Loc. = LCCOMB_X4_Y12_N10; Fanout = 4; COMB Node = 'BCDtoBinaryConverter:comb_492\|tenBitsAdderSubtractor:comb_327\|FA:comb_21\|Cout~90'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.684 ns" { BCDtoBinaryConverter:comb_492|tenBitsAdderSubtractor:comb_327|FA:comb_17|Cout~175 BCDtoBinaryConverter:comb_492|tenBitsAdderSubtractor:comb_327|FA:comb_21|Cout~90 } "NODE_NAME" } } { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.438 ns) 5.875 ns BCDtoBinaryConverter:comb_492\|tenBitsAdderSubtractor:comb_327\|FA:comb_23\|SUM 6 COMB LCCOMB_X4_Y12_N12 5 " "Info: 6: + IC(0.285 ns) + CELL(0.438 ns) = 5.875 ns; Loc. = LCCOMB_X4_Y12_N12; Fanout = 5; COMB Node = 'BCDtoBinaryConverter:comb_492\|tenBitsAdderSubtractor:comb_327\|FA:comb_23\|SUM'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.723 ns" { BCDtoBinaryConverter:comb_492|tenBitsAdderSubtractor:comb_327|FA:comb_21|Cout~90 BCDtoBinaryConverter:comb_492|tenBitsAdderSubtractor:comb_327|FA:comb_23|SUM } "NODE_NAME" } } { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.689 ns) + CELL(0.419 ns) 6.983 ns Quad2to1mux:comb_559\|twotoone_mux:comb_5\|O~16 7 COMB LCCOMB_X1_Y12_N30 9 " "Info: 7: + IC(0.689 ns) + CELL(0.419 ns) = 6.983 ns; Loc. = LCCOMB_X1_Y12_N30; Fanout = 9; COMB Node = 'Quad2to1mux:comb_559\|twotoone_mux:comb_5\|O~16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.108 ns" { BCDtoBinaryConverter:comb_492|tenBitsAdderSubtractor:comb_327|FA:comb_23|SUM Quad2to1mux:comb_559|twotoone_mux:comb_5|O~16 } "NODE_NAME" } } { "twotoone_mux.v" "" { Text "C:/Users/OMAR/Desktop/project final/twotoone_mux.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.416 ns) 7.705 ns SevenSegmentDriver:comb_917\|g~94 8 COMB LCCOMB_X1_Y12_N18 1 " "Info: 8: + IC(0.306 ns) + CELL(0.416 ns) = 7.705 ns; Loc. = LCCOMB_X1_Y12_N18; Fanout = 1; COMB Node = 'SevenSegmentDriver:comb_917\|g~94'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.722 ns" { Quad2to1mux:comb_559|twotoone_mux:comb_5|O~16 SevenSegmentDriver:comb_917|g~94 } "NODE_NAME" } } { "SevenSegmentDriver.v" "" { Text "C:/Users/OMAR/Desktop/project final/SevenSegmentDriver.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.438 ns) 8.807 ns SevenSegmentDriver:comb_917\|g~95 9 COMB LCCOMB_X2_Y12_N14 1 " "Info: 9: + IC(0.664 ns) + CELL(0.438 ns) = 8.807 ns; Loc. = LCCOMB_X2_Y12_N14; Fanout = 1; COMB Node = 'SevenSegmentDriver:comb_917\|g~95'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.102 ns" { SevenSegmentDriver:comb_917|g~94 SevenSegmentDriver:comb_917|g~95 } "NODE_NAME" } } { "SevenSegmentDriver.v" "" { Text "C:/Users/OMAR/Desktop/project final/SevenSegmentDriver.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.379 ns) + CELL(2.652 ns) 14.838 ns g6 10 PIN PIN_E4 0 " "Info: 10: + IC(3.379 ns) + CELL(2.652 ns) = 14.838 ns; Loc. = PIN_E4; Fanout = 0; PIN Node = 'g6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.031 ns" { SevenSegmentDriver:comb_917|g~95 g6 } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.030 ns ( 40.64 % ) " "Info: Total cell delay = 6.030 ns ( 40.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.808 ns ( 59.36 % ) " "Info: Total interconnect delay = 8.808 ns ( 59.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.838 ns" { Register:comb_491|D_FF:comb_8|Nand_gate:comb_7|out~9 BCDtoBinaryConverter:comb_492|tenBitsAdderSubtractor:comb_6|FA:comb_16|Cout~125 BCDtoBinaryConverter:comb_492|tenBitsAdderSubtractor:comb_6|FA:comb_17|SUM BCDtoBinaryConverter:comb_492|tenBitsAdderSubtractor:comb_327|FA:comb_17|Cout~175 BCDtoBinaryConverter:comb_492|tenBitsAdderSubtractor:comb_327|FA:comb_21|Cout~90 BCDtoBinaryConverter:comb_492|tenBitsAdderSubtractor:comb_327|FA:comb_23|SUM Quad2to1mux:comb_559|twotoone_mux:comb_5|O~16 SevenSegmentDriver:comb_917|g~94 SevenSegmentDriver:comb_917|g~95 g6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.838 ns" { Register:comb_491|D_FF:comb_8|Nand_gate:comb_7|out~9 {} BCDtoBinaryConverter:comb_492|tenBitsAdderSubtractor:comb_6|FA:comb_16|Cout~125 {} BCDtoBinaryConverter:comb_492|tenBitsAdderSubtractor:comb_6|FA:comb_17|SUM {} BCDtoBinaryConverter:comb_492|tenBitsAdderSubtractor:comb_327|FA:comb_17|Cout~175 {} BCDtoBinaryConverter:comb_492|tenBitsAdderSubtractor:comb_327|FA:comb_21|Cout~90 {} BCDtoBinaryConverter:comb_492|tenBitsAdderSubtractor:comb_327|FA:comb_23|SUM {} Quad2to1mux:comb_559|twotoone_mux:comb_5|O~16 {} SevenSegmentDriver:comb_917|g~94 {} SevenSegmentDriver:comb_917|g~95 {} g6 {} } { 0.000ns 1.512ns 0.255ns 1.450ns 0.268ns 0.285ns 0.689ns 0.306ns 0.664ns 3.379ns } { 0.000ns 0.416ns 0.419ns 0.416ns 0.416ns 0.438ns 0.419ns 0.416ns 0.438ns 2.652ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.858 ns" { Start Register:comb_491|D_FF:comb_8|Nand_gate:comb_7|out~9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.858 ns" { Start {} Start~combout {} Register:comb_491|D_FF:comb_8|Nand_gate:comb_7|out~9 {} } { 0.000ns 0.000ns 2.886ns } { 0.000ns 0.822ns 0.150ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.838 ns" { Register:comb_491|D_FF:comb_8|Nand_gate:comb_7|out~9 BCDtoBinaryConverter:comb_492|tenBitsAdderSubtractor:comb_6|FA:comb_16|Cout~125 BCDtoBinaryConverter:comb_492|tenBitsAdderSubtractor:comb_6|FA:comb_17|SUM BCDtoBinaryConverter:comb_492|tenBitsAdderSubtractor:comb_327|FA:comb_17|Cout~175 BCDtoBinaryConverter:comb_492|tenBitsAdderSubtractor:comb_327|FA:comb_21|Cout~90 BCDtoBinaryConverter:comb_492|tenBitsAdderSubtractor:comb_327|FA:comb_23|SUM Quad2to1mux:comb_559|twotoone_mux:comb_5|O~16 SevenSegmentDriver:comb_917|g~94 SevenSegmentDriver:comb_917|g~95 g6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.838 ns" { Register:comb_491|D_FF:comb_8|Nand_gate:comb_7|out~9 {} BCDtoBinaryConverter:comb_492|tenBitsAdderSubtractor:comb_6|FA:comb_16|Cout~125 {} BCDtoBinaryConverter:comb_492|tenBitsAdderSubtractor:comb_6|FA:comb_17|SUM {} BCDtoBinaryConverter:comb_492|tenBitsAdderSubtractor:comb_327|FA:comb_17|Cout~175 {} BCDtoBinaryConverter:comb_492|tenBitsAdderSubtractor:comb_327|FA:comb_21|Cout~90 {} BCDtoBinaryConverter:comb_492|tenBitsAdderSubtractor:comb_327|FA:comb_23|SUM {} Quad2to1mux:comb_559|twotoone_mux:comb_5|O~16 {} SevenSegmentDriver:comb_917|g~94 {} SevenSegmentDriver:comb_917|g~95 {} g6 {} } { 0.000ns 1.512ns 0.255ns 1.450ns 0.268ns 0.285ns 0.689ns 0.306ns 0.664ns 3.379ns } { 0.000ns 0.416ns 0.419ns 0.416ns 0.416ns 0.438ns 0.419ns 0.416ns 0.438ns 2.652ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "D6 d6 18.689 ns Longest " "Info: Longest tpd from source pin \"D6\" to destination pin \"d6\" is 18.689 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns D6 1 PIN PIN_U9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_U9; Fanout = 2; PIN Node = 'D6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D6 } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.595 ns) + CELL(0.393 ns) 6.810 ns findInvalid:comb_489\|E~31 2 COMB LCCOMB_X8_Y12_N22 1 " "Info: 2: + IC(5.595 ns) + CELL(0.393 ns) = 6.810 ns; Loc. = LCCOMB_X8_Y12_N22; Fanout = 1; COMB Node = 'findInvalid:comb_489\|E~31'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.988 ns" { D6 findInvalid:comb_489|E~31 } "NODE_NAME" } } { "findInvalid.v" "" { Text "C:/Users/OMAR/Desktop/project final/findInvalid.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.441 ns) + CELL(0.398 ns) 8.649 ns SevenSegmentDriver:comb_919\|b~74 3 COMB LCCOMB_X16_Y8_N12 1 " "Info: 3: + IC(1.441 ns) + CELL(0.398 ns) = 8.649 ns; Loc. = LCCOMB_X16_Y8_N12; Fanout = 1; COMB Node = 'SevenSegmentDriver:comb_919\|b~74'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.839 ns" { findInvalid:comb_489|E~31 SevenSegmentDriver:comb_919|b~74 } "NODE_NAME" } } { "SevenSegmentDriver.v" "" { Text "C:/Users/OMAR/Desktop/project final/SevenSegmentDriver.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.686 ns) + CELL(0.275 ns) 10.610 ns SevenSegmentDriver:comb_919\|b~75 4 COMB LCCOMB_X2_Y12_N30 6 " "Info: 4: + IC(1.686 ns) + CELL(0.275 ns) = 10.610 ns; Loc. = LCCOMB_X2_Y12_N30; Fanout = 6; COMB Node = 'SevenSegmentDriver:comb_919\|b~75'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.961 ns" { SevenSegmentDriver:comb_919|b~74 SevenSegmentDriver:comb_919|b~75 } "NODE_NAME" } } { "SevenSegmentDriver.v" "" { Text "C:/Users/OMAR/Desktop/project final/SevenSegmentDriver.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.150 ns) 11.066 ns SevenSegmentDriver:comb_919\|b~76 5 COMB LCCOMB_X2_Y12_N16 12 " "Info: 5: + IC(0.306 ns) + CELL(0.150 ns) = 11.066 ns; Loc. = LCCOMB_X2_Y12_N16; Fanout = 12; COMB Node = 'SevenSegmentDriver:comb_919\|b~76'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.456 ns" { SevenSegmentDriver:comb_919|b~75 SevenSegmentDriver:comb_919|b~76 } "NODE_NAME" } } { "SevenSegmentDriver.v" "" { Text "C:/Users/OMAR/Desktop/project final/SevenSegmentDriver.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.481 ns) + CELL(0.438 ns) 11.985 ns SevenSegmentDriver:comb_917\|f~197 6 COMB LCCOMB_X1_Y12_N4 5 " "Info: 6: + IC(0.481 ns) + CELL(0.438 ns) = 11.985 ns; Loc. = LCCOMB_X1_Y12_N4; Fanout = 5; COMB Node = 'SevenSegmentDriver:comb_917\|f~197'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.919 ns" { SevenSegmentDriver:comb_919|b~76 SevenSegmentDriver:comb_917|f~197 } "NODE_NAME" } } { "SevenSegmentDriver.v" "" { Text "C:/Users/OMAR/Desktop/project final/SevenSegmentDriver.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.283 ns) + CELL(0.275 ns) 12.543 ns SevenSegmentDriver:comb_917\|d 7 COMB LCCOMB_X1_Y12_N28 1 " "Info: 7: + IC(0.283 ns) + CELL(0.275 ns) = 12.543 ns; Loc. = LCCOMB_X1_Y12_N28; Fanout = 1; COMB Node = 'SevenSegmentDriver:comb_917\|d'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.558 ns" { SevenSegmentDriver:comb_917|f~197 SevenSegmentDriver:comb_917|d } "NODE_NAME" } } { "SevenSegmentDriver.v" "" { Text "C:/Users/OMAR/Desktop/project final/SevenSegmentDriver.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.534 ns) + CELL(2.612 ns) 18.689 ns d6 8 PIN PIN_H8 0 " "Info: 8: + IC(3.534 ns) + CELL(2.612 ns) = 18.689 ns; Loc. = PIN_H8; Fanout = 0; PIN Node = 'd6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.146 ns" { SevenSegmentDriver:comb_917|d d6 } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.363 ns ( 28.70 % ) " "Info: Total cell delay = 5.363 ns ( 28.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "13.326 ns ( 71.30 % ) " "Info: Total interconnect delay = 13.326 ns ( 71.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "18.689 ns" { D6 findInvalid:comb_489|E~31 SevenSegmentDriver:comb_919|b~74 SevenSegmentDriver:comb_919|b~75 SevenSegmentDriver:comb_919|b~76 SevenSegmentDriver:comb_917|f~197 SevenSegmentDriver:comb_917|d d6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "18.689 ns" { D6 {} D6~combout {} findInvalid:comb_489|E~31 {} SevenSegmentDriver:comb_919|b~74 {} SevenSegmentDriver:comb_919|b~75 {} SevenSegmentDriver:comb_919|b~76 {} SevenSegmentDriver:comb_917|f~197 {} SevenSegmentDriver:comb_917|d {} d6 {} } { 0.000ns 0.000ns 5.595ns 1.441ns 1.686ns 0.306ns 0.481ns 0.283ns 3.534ns } { 0.000ns 0.822ns 0.393ns 0.398ns 0.275ns 0.150ns 0.438ns 0.275ns 2.612ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "Register:comb_491\|D_FF:comb_8\|Nand_gate:comb_7\|out~9 D4 Start -2.349 ns register " "Info: th for register \"Register:comb_491\|D_FF:comb_8\|Nand_gate:comb_7\|out~9\" (data pin = \"D4\", clock pin = \"Start\") is -2.349 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Start destination 3.858 ns + Longest register " "Info: + Longest clock path from clock \"Start\" to destination register is 3.858 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns Start 1 CLK PIN_AA23 18 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_AA23; Fanout = 18; CLK Node = 'Start'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Start } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.886 ns) + CELL(0.150 ns) 3.858 ns Register:comb_491\|D_FF:comb_8\|Nand_gate:comb_7\|out~9 2 REG LCCOMB_X8_Y12_N6 22 " "Info: 2: + IC(2.886 ns) + CELL(0.150 ns) = 3.858 ns; Loc. = LCCOMB_X8_Y12_N6; Fanout = 22; REG Node = 'Register:comb_491\|D_FF:comb_8\|Nand_gate:comb_7\|out~9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.036 ns" { Start Register:comb_491|D_FF:comb_8|Nand_gate:comb_7|out~9 } "NODE_NAME" } } { "library.v" "" { Text "C:/Users/OMAR/Desktop/project final/library.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.972 ns ( 25.19 % ) " "Info: Total cell delay = 0.972 ns ( 25.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.886 ns ( 74.81 % ) " "Info: Total interconnect delay = 2.886 ns ( 74.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.858 ns" { Start Register:comb_491|D_FF:comb_8|Nand_gate:comb_7|out~9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.858 ns" { Start {} Start~combout {} Register:comb_491|D_FF:comb_8|Nand_gate:comb_7|out~9 {} } { 0.000ns 0.000ns 2.886ns } { 0.000ns 0.822ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "library.v" "" { Text "C:/Users/OMAR/Desktop/project final/library.v" 3 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.207 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.207 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns D4 1 PIN PIN_W5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_W5; Fanout = 1; PIN Node = 'D4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D4 } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.100 ns) + CELL(0.275 ns) 6.207 ns Register:comb_491\|D_FF:comb_8\|Nand_gate:comb_7\|out~9 2 REG LCCOMB_X8_Y12_N6 22 " "Info: 2: + IC(5.100 ns) + CELL(0.275 ns) = 6.207 ns; Loc. = LCCOMB_X8_Y12_N6; Fanout = 22; REG Node = 'Register:comb_491\|D_FF:comb_8\|Nand_gate:comb_7\|out~9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.375 ns" { D4 Register:comb_491|D_FF:comb_8|Nand_gate:comb_7|out~9 } "NODE_NAME" } } { "library.v" "" { Text "C:/Users/OMAR/Desktop/project final/library.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.107 ns ( 17.83 % ) " "Info: Total cell delay = 1.107 ns ( 17.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.100 ns ( 82.17 % ) " "Info: Total interconnect delay = 5.100 ns ( 82.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.207 ns" { D4 Register:comb_491|D_FF:comb_8|Nand_gate:comb_7|out~9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.207 ns" { D4 {} D4~combout {} Register:comb_491|D_FF:comb_8|Nand_gate:comb_7|out~9 {} } { 0.000ns 0.000ns 5.100ns } { 0.000ns 0.832ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.858 ns" { Start Register:comb_491|D_FF:comb_8|Nand_gate:comb_7|out~9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.858 ns" { Start {} Start~combout {} Register:comb_491|D_FF:comb_8|Nand_gate:comb_7|out~9 {} } { 0.000ns 0.000ns 2.886ns } { 0.000ns 0.822ns 0.150ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.207 ns" { D4 Register:comb_491|D_FF:comb_8|Nand_gate:comb_7|out~9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.207 ns" { D4 {} D4~combout {} Register:comb_491|D_FF:comb_8|Nand_gate:comb_7|out~9 {} } { 0.000ns 0.000ns 5.100ns } { 0.000ns 0.832ns 0.275ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 14 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "193 " "Info: Peak virtual memory: 193 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 16 22:50:00 2019 " "Info: Processing ended: Mon Dec 16 22:50:00 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 272 s " "Info: Quartus II Full Compilation was successful. 0 errors, 272 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
