
---------- Begin Simulation Statistics ----------
final_tick                                85157965500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 390976                       # Simulator instruction rate (inst/s)
host_mem_usage                                 663680                       # Number of bytes of host memory used
host_op_rate                                   391744                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   255.77                       # Real time elapsed on the host
host_tick_rate                              332947123                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.085158                       # Number of seconds simulated
sim_ticks                                 85157965500                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.703159                       # CPI: cycles per instruction
system.cpu.discardedOps                        189427                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        37553034                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.587144                       # IPC: instructions per cycle
system.cpu.numCycles                        170315931                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526863     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690537     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958215     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       132762897                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       210471                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        437756                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           75                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            8                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       682082                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          668                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1365624                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            676                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485801                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735493                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81005                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103813                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101809                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.904744                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65378                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             692                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                288                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              404                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51329783                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51329783                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51330293                       # number of overall hits
system.cpu.dcache.overall_hits::total        51330293                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       737264                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         737264                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       745173                       # number of overall misses
system.cpu.dcache.overall_misses::total        745173                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  26893577000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  26893577000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  26893577000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  26893577000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52067047                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52067047                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52075466                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52075466                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014160                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014160                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014309                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014309                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 36477.539931                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 36477.539931                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 36090.380355                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 36090.380355                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       199714                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3376                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    59.156991                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       597330                       # number of writebacks
system.cpu.dcache.writebacks::total            597330                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        62398                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        62398                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        62398                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        62398                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       674866                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       674866                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       682771                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       682771                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  24575650000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  24575650000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  25209701999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  25209701999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012961                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012961                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013111                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013111                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 36415.599541                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 36415.599541                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 36922.631452                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 36922.631452                       # average overall mshr miss latency
system.cpu.dcache.replacements                 681747                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40729511                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40729511                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       388454                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        388454                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  10276640500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10276640500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41117965                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41117965                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009447                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009447                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 26455.231507                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 26455.231507                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          354                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          354                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       388100                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       388100                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   9877290000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   9877290000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009439                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009439                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 25450.373615                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 25450.373615                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10600272                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10600272                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       348810                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       348810                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  16616936500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  16616936500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031857                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031857                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 47638.933804                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 47638.933804                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        62044                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        62044                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       286766                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       286766                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  14698360000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  14698360000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026191                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026191                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 51255.588180                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 51255.588180                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          510                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           510                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7909                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7909                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939423                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939423                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    634051999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    634051999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 80208.981531                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 80208.981531                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  85157965500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1008.082987                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52013140                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            682771                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             76.179480                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1008.082987                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984456                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984456                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           95                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          470                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          456                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104833855                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104833855                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  85157965500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  85157965500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  85157965500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42685820                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43474999                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11024887                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10277943                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10277943                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10277943                       # number of overall hits
system.cpu.icache.overall_hits::total        10277943                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          773                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            773                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          773                       # number of overall misses
system.cpu.icache.overall_misses::total           773                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     55432000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     55432000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     55432000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     55432000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10278716                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10278716                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10278716                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10278716                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000075                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000075                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000075                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000075                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 71710.219922                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 71710.219922                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 71710.219922                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 71710.219922                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          333                       # number of writebacks
system.cpu.icache.writebacks::total               333                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          773                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          773                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          773                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          773                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     54659000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     54659000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     54659000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     54659000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000075                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000075                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000075                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000075                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 70710.219922                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70710.219922                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 70710.219922                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70710.219922                       # average overall mshr miss latency
system.cpu.icache.replacements                    333                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10277943                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10277943                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          773                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           773                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     55432000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     55432000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10278716                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10278716                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000075                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000075                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 71710.219922                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 71710.219922                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          773                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          773                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     54659000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     54659000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000075                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000075                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 70710.219922                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70710.219922                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  85157965500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           356.099481                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10278716                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               773                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13297.174644                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   356.099481                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.695507                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.695507                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          440                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          333                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20558205                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20558205                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  85157965500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  85157965500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  85157965500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  85157965500                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                 100000001                       # Number of Instructions committed
system.cpu.thread0.numOps                   100196356                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  102                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               456145                       # number of demand (read+write) hits
system.l2.demand_hits::total                   456247                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 102                       # number of overall hits
system.l2.overall_hits::.cpu.data              456145                       # number of overall hits
system.l2.overall_hits::total                  456247                       # number of overall hits
system.l2.demand_misses::.cpu.inst                671                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             226626                       # number of demand (read+write) misses
system.l2.demand_misses::total                 227297                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               671                       # number of overall misses
system.l2.overall_misses::.cpu.data            226626                       # number of overall misses
system.l2.overall_misses::total                227297                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     52410000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  19391454000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      19443864000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     52410000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  19391454000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     19443864000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              773                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           682771                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               683544                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             773                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          682771                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              683544                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.868047                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.331921                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.332527                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.868047                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.331921                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.332527                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78107.302534                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 85565.883879                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85543.865515                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78107.302534                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 85565.883879                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85543.865515                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              140629                       # number of writebacks
system.l2.writebacks::total                    140629                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           671                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        226620                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            227291                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          671                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       226620                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           227291                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     45700000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  17124876500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  17170576500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     45700000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  17124876500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  17170576500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.868047                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.331912                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.332518                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.868047                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.331912                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.332518                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68107.302534                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 75566.483541                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75544.462825                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68107.302534                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 75566.483541                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75544.462825                       # average overall mshr miss latency
system.l2.replacements                         211121                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       597330                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           597330                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       597330                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       597330                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          324                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              324                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          324                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          324                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           20                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            20                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            141631                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                141631                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          145135                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              145135                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  12779137000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   12779137000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        286766                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            286766                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.506110                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.506110                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 88050.001723                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88050.001723                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       145135                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         145135                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  11327787000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11327787000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.506110                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.506110                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 78050.001723                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78050.001723                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            102                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                102                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          671                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              671                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     52410000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     52410000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          773                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            773                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.868047                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.868047                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78107.302534                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78107.302534                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          671                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          671                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     45700000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     45700000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.868047                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.868047                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68107.302534                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68107.302534                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        314514                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            314514                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        81491                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           81491                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   6612317000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6612317000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       396005                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        396005                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.205783                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.205783                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 81141.684358                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81141.684358                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        81485                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        81485                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   5797089500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5797089500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.205768                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.205768                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71143.026324                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71143.026324                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  85157965500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16029.239383                       # Cycle average of tags in use
system.l2.tags.total_refs                     1365523                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    227505                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.002167                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      38.117767                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        57.403139                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15933.718476                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002327                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003504                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.972517                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.978347                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          280                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2444                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        11437                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2217                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11151897                       # Number of tag accesses
system.l2.tags.data_accesses                 11151897                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  85157965500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    140629.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       671.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    226404.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.008712516000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8380                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8380                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              604575                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             132432                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      227291                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     140629                       # Number of write requests accepted
system.mem_ctrls.readBursts                    227291                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   140629                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    216                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.86                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                227291                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               140629                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  162858                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   61293                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2572                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     351                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         8380                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.095943                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.084011                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     41.388516                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           8199     97.84%     97.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           77      0.92%     98.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           18      0.21%     98.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            8      0.10%     99.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           64      0.76%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            4      0.05%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            1      0.01%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            2      0.02%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            1      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            2      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1472-1535            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1855            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8380                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8380                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.778520                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.748324                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.018913                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5215     62.23%     62.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               69      0.82%     63.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2838     33.87%     96.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              253      3.02%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8380                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   13824                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                14546624                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9000256                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    170.82                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    105.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   85150115000                       # Total gap between requests
system.mem_ctrls.avgGap                     231436.49                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42944                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     14489856                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      8998656                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 504286.354750924627                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 170152679.375601083040                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 105670161.882859915495                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          671                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       226620                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       140629                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     18192250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   7785271250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2042128520750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27112.15                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     34353.86                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  14521389.76                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42944                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     14503680                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      14546624                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42944                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42944                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      9000256                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      9000256                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          671                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       226620                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         227291                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       140629                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        140629                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       504286                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    170315013                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        170819299                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       504286                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       504286                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    105688950                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       105688950                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    105688950                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       504286                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    170315013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       276508250                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               227075                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              140604                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        14272                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        14164                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        14160                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        14006                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        14392                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        13848                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        14287                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        14420                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        14234                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        13470                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        13815                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        14446                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        14208                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        14593                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        14408                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        14352                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         8690                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         8632                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         8679                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         8676                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         9016                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         8664                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         9053                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         9096                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         8897                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         8279                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         8463                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         9003                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         8640                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         9027                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         8899                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         8890                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              3545807250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1135375000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         7803463500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                15615.14                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           34365.14                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              144699                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              84516                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            63.72                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           60.11                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       138464                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   169.946383                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   103.188406                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   235.994573                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        95680     69.10%     69.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        19563     14.13%     83.23% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         3488      2.52%     85.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1680      1.21%     86.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        10109      7.30%     94.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          745      0.54%     94.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          472      0.34%     95.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          379      0.27%     95.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6348      4.58%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       138464                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              14532800                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            8998656                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              170.656966                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              105.670162                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.16                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.33                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.83                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               62.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  85157965500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       493081260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       262078905                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      810739860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     368041320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6721703040.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  23808540330                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  12651361920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   45115546635                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   529.786572                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  32640689000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2843360000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  49673916500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       495551700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       263391975                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      810575640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     365911560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6721703040.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  23481545010                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  12926726400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   45065405325                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   529.197769                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  33356385250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2843360000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  48958220250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  85157965500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              82156                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       140629                       # Transaction distribution
system.membus.trans_dist::CleanEvict            69836                       # Transaction distribution
system.membus.trans_dist::ReadExReq            145135                       # Transaction distribution
system.membus.trans_dist::ReadExResp           145135                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         82156                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       665047                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 665047                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     23546880                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                23546880                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            227291                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  227291    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              227291                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  85157965500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1042826500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1227507500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            396778                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       737959                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          333                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          154909                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           286766                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          286766                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           773                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       396005                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1879                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2047289                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2049168                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        70784                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     81926464                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               81997248                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          211121                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9000256                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           894665                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000851                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.029458                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 893912     99.92%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    745      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      8      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             894665                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  85157965500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1280475000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1159500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1024159494                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
