

================================================================
== Synthesis Summary Report of 'master_fix'
================================================================
+ General Information: 
    * Date:           Wed Aug 24 16:19:04 2022
    * Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
    * Project:        Testing
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+-----------+------------+-------------+-------------+-----+
    |                               Modules                              | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |           |            |             |             |     |
    |                               & Loops                              | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|   BRAM    |     DSP    |      FF     |     LUT     | URAM|
    +--------------------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+-----------+------------+-------------+-------------+-----+
    |+ master_fix                                                        |     -|  0.01|     4114|  4.266e+04|         -|     4115|     -|        no|  120 (42%)|  278 (126%)|  46744 (43%)|  34266 (64%)|    -|
    | + grp_convolution1_fix_fu_363                                      |     -|  0.01|     3109|  3.224e+04|         -|     3109|     -|        no|          -|    25 (11%)|    6209 (5%)|    5283 (9%)|    -|
    |  + grp_convolution1_fix_Pipeline_Initialization_Conv1_Loop_fu_108  |     -|  0.62|        9|     93.330|         -|        9|     -|        no|          -|           -|    165 (~0%)|    492 (~0%)|    -|
    |   o Initialization_Conv1_Loop                                      |     -|  7.57|        7|     72.590|         3|        1|     6|       yes|          -|           -|            -|            -|    -|
    |  + grp_convolution1_fix_Pipeline_Convolution1_loop_fu_125          |     -|  0.01|     3095|  3.210e+04|         -|     3095|     -|        no|          -|    25 (11%)|    6024 (5%)|    4714 (8%)|    -|
    |   o Convolution1_loop                                              |     -|  7.57|     3093|  3.207e+04|        23|        1|  3072|       yes|          -|           -|            -|            -|    -|
    | + grp_convolution2_fix_fu_397                                      |     -|  0.10|      762|  7.902e+03|         -|      762|     -|        no|   90 (32%)|   160 (72%)|  29627 (27%)|  18857 (35%)|    -|
    |  + grp_convolution2_fix_Pipeline_Initialization_Conv2_Loop_fu_402  |     -|  1.43|       18|    186.660|         -|       18|     -|        no|          -|           -|    2357 (2%)|    4060 (7%)|    -|
    |   o Initialization_Conv2_Loop                                      |     -|  7.57|       16|    165.920|         2|        1|    16|       yes|          -|           -|            -|            -|    -|
    |  + grp_convolution2_fix_Pipeline_Convolution2_loop_fu_474          |     -|  0.10|      721|  7.477e+03|         -|      721|     -|        no|   90 (32%)|   160 (72%)|  27254 (25%)|  14447 (27%)|    -|
    |   o Convolution2_loop                                              |     -|  7.57|      719|  7.456e+03|        49|        1|   672|       yes|          -|           -|            -|            -|    -|
    |  + grp_convolution2_fix_Pipeline_VITIS_LOOP_247_2_fu_628           |     -|  2.16|       18|    186.660|         -|       18|     -|        no|          -|           -|      7 (~0%)|    150 (~0%)|    -|
    |   o VITIS_LOOP_247_2                                               |     -|  7.57|       16|    165.920|         1|        1|    16|       yes|          -|           -|            -|            -|    -|
    | + grp_master_fix_Pipeline_Dense2_Loop_fu_473                       |     -|  0.66|       23|    238.510|         -|       23|     -|        no|          -|    64 (29%)|    6391 (6%)|    3774 (7%)|    -|
    |  o Dense2_Loop                                                     |     -|  7.57|       21|    217.770|        19|        1|     4|       yes|          -|           -|            -|            -|    -|
    | + grp_master_fix_Pipeline_Initialization_SoftMax_Loop_fu_499       |     -|  0.49|       10|    103.700|         -|       10|     -|        no|          -|           -|    914 (~0%)|    1915 (3%)|    -|
    |  o Initialization_SoftMax_Loop                                     |     -|  7.57|        8|     82.960|         6|        1|     4|       yes|          -|           -|            -|            -|    -|
    | + grp_master_fix_Pipeline_Operations_SoftMax_Loop_fu_511           |     -|  0.05|       84|    871.080|         -|       84|     -|        no|          -|           -|    421 (~0%)|    110 (~0%)|    -|
    |  o Operations_SoftMax_Loop                                         |     -|  7.57|       82|    850.340|        80|        1|     4|       yes|          -|           -|            -|            -|    -|
    | o Accumulation_SoftMax_Loop                                        |     -|  7.57|      108|  1.120e+03|        27|        -|     4|        no|          -|           -|            -|            -|    -|
    +--------------------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+-----------+------------+-------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+------------------+----------+
| Interface        | Bitwidth |
+------------------+----------+
| input_r_address0 | 9        |
| input_r_q0       | 16       |
| out_r_address0   | 2        |
| out_r_d0         | 32       |
+------------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+--------------------------------------------+
| Argument | Direction | Datatype                                   |
+----------+-----------+--------------------------------------------+
| input    | in        | ap_fixed<12, 12, AP_RND_CONV, AP_WRAP, 0>* |
| out      | out       | float*                                     |
+----------+-----------+--------------------------------------------+

* SW-to-HW Mapping
+----------+------------------+---------+----------+
| Argument | HW Name          | HW Type | HW Usage |
+----------+------------------+---------+----------+
| input    | input_r_address0 | port    | offset   |
| input    | input_r_ce0      | port    |          |
| input    | input_r_q0       | port    |          |
| out      | out_r_address0   | port    | offset   |
| out      | out_r_ce0        | port    |          |
| out      | out_r_we0        | port    |          |
| out      | out_r_d0         | port    |          |
+----------+------------------+---------+----------+


================================================================
== M_AXI Burst Information
================================================================

