
ants_master_MSS_MSS_CM3_0_app:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000a110  20000000  20000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  2000a110  2000a110  00012110  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .data         00000528  2000a118  2000a118  00012118  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00000200  2000a640  2000a640  00012640  2**2
                  ALLOC
  4 .stack        00003000  2000a840  2000a840  00012640  2**0
                  ALLOC
  5 .comment      00000306  00000000  00000000  00012640  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 00000998  00000000  00000000  00012946  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_pubnames 000018e5  00000000  00000000  000132de  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   0000db02  00000000  00000000  00014bc3  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 000019f0  00000000  00000000  000226c5  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   0000571d  00000000  00000000  000240b5  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  00002d20  00000000  00000000  000297d4  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    00004ac8  00000000  00000000  0002c4f4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    0000350a  00000000  00000000  00030fbc  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macinfo 00075c3b  00000000  00000000  000344c6  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .ARM.attributes 00000025  00000000  00000000  000aa101  2**0
                  CONTENTS, READONLY
 16 .debug_ranges 00000918  00000000  00000000  000aa126  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

20000000 <__text_start>:
20000000:	20010000 	.word	0x20010000
20000004:	20000299 	.word	0x20000299
20000008:	20000309 	.word	0x20000309
2000000c:	2000030b 	.word	0x2000030b
20000010:	2000030d 	.word	0x2000030d
20000014:	2000030f 	.word	0x2000030f
20000018:	20000311 	.word	0x20000311
	...
2000002c:	20000313 	.word	0x20000313
20000030:	20000315 	.word	0x20000315
20000034:	00000000 	.word	0x00000000
20000038:	20000317 	.word	0x20000317
2000003c:	20000319 	.word	0x20000319
20000040:	2000031b 	.word	0x2000031b
20000044:	2000031d 	.word	0x2000031d
20000048:	2000031f 	.word	0x2000031f
2000004c:	20000321 	.word	0x20000321
20000050:	20000323 	.word	0x20000323
20000054:	20000325 	.word	0x20000325
20000058:	20000327 	.word	0x20000327
2000005c:	20000329 	.word	0x20000329
20000060:	2000032b 	.word	0x2000032b
20000064:	2000032d 	.word	0x2000032d
20000068:	20002271 	.word	0x20002271
2000006c:	2000229d 	.word	0x2000229d
20000070:	20002ded 	.word	0x20002ded
20000074:	20002e19 	.word	0x20002e19
20000078:	20000337 	.word	0x20000337
2000007c:	20000339 	.word	0x20000339
20000080:	2000033b 	.word	0x2000033b
20000084:	2000033d 	.word	0x2000033d
20000088:	2000033f 	.word	0x2000033f
2000008c:	20000341 	.word	0x20000341
20000090:	20001791 	.word	0x20001791
20000094:	20000345 	.word	0x20000345
20000098:	20000347 	.word	0x20000347
2000009c:	20000349 	.word	0x20000349
200000a0:	2000034b 	.word	0x2000034b
	...
200000bc:	2000034d 	.word	0x2000034d
200000c0:	2000034f 	.word	0x2000034f
200000c4:	20000351 	.word	0x20000351
200000c8:	20000353 	.word	0x20000353
200000cc:	20000355 	.word	0x20000355
200000d0:	20000357 	.word	0x20000357
200000d4:	20000359 	.word	0x20000359
200000d8:	2000035b 	.word	0x2000035b
200000dc:	2000035d 	.word	0x2000035d
200000e0:	2000035f 	.word	0x2000035f
200000e4:	20000361 	.word	0x20000361
200000e8:	20000363 	.word	0x20000363
200000ec:	20000365 	.word	0x20000365
200000f0:	20000367 	.word	0x20000367
200000f4:	20000369 	.word	0x20000369
200000f8:	2000036b 	.word	0x2000036b
200000fc:	2000036d 	.word	0x2000036d
20000100:	2000036f 	.word	0x2000036f
20000104:	20000371 	.word	0x20000371
20000108:	20000373 	.word	0x20000373
2000010c:	20000375 	.word	0x20000375
20000110:	20000377 	.word	0x20000377
20000114:	20000379 	.word	0x20000379
20000118:	2000037b 	.word	0x2000037b
2000011c:	2000037d 	.word	0x2000037d
20000120:	2000037f 	.word	0x2000037f
20000124:	20000381 	.word	0x20000381
20000128:	20000383 	.word	0x20000383
2000012c:	20000385 	.word	0x20000385
20000130:	20000387 	.word	0x20000387
20000134:	20000389 	.word	0x20000389
20000138:	2000038b 	.word	0x2000038b
2000013c:	2000038d 	.word	0x2000038d
20000140:	2000038f 	.word	0x2000038f
20000144:	20000391 	.word	0x20000391
20000148:	20000393 	.word	0x20000393
2000014c:	20000395 	.word	0x20000395
20000150:	20000397 	.word	0x20000397
20000154:	20000399 	.word	0x20000399
20000158:	2000039b 	.word	0x2000039b
2000015c:	2000039d 	.word	0x2000039d
20000160:	2000039f 	.word	0x2000039f
20000164:	200003a1 	.word	0x200003a1
20000168:	200003a3 	.word	0x200003a3
2000016c:	200003a5 	.word	0x200003a5
20000170:	200003a7 	.word	0x200003a7
20000174:	200003a9 	.word	0x200003a9
20000178:	200003ab 	.word	0x200003ab
2000017c:	200003ad 	.word	0x200003ad
20000180:	200003af 	.word	0x200003af
20000184:	200003b1 	.word	0x200003b1
20000188:	200003b3 	.word	0x200003b3
2000018c:	200003b5 	.word	0x200003b5
20000190:	200003b7 	.word	0x200003b7
20000194:	200003b9 	.word	0x200003b9
20000198:	200003bb 	.word	0x200003bb
2000019c:	200003bd 	.word	0x200003bd
200001a0:	200003bf 	.word	0x200003bf
200001a4:	200003c1 	.word	0x200003c1
200001a8:	200003c3 	.word	0x200003c3
200001ac:	200003c5 	.word	0x200003c5
200001b0:	200003c7 	.word	0x200003c7
200001b4:	200003c9 	.word	0x200003c9
200001b8:	200003cb 	.word	0x200003cb
200001bc:	200003cd 	.word	0x200003cd
200001c0:	200003cf 	.word	0x200003cf
200001c4:	200003d1 	.word	0x200003d1
200001c8:	200003d3 	.word	0x200003d3
200001cc:	200003d5 	.word	0x200003d5
200001d0:	200003d7 	.word	0x200003d7
200001d4:	200003d9 	.word	0x200003d9
200001d8:	200003db 	.word	0x200003db
200001dc:	200003dd 	.word	0x200003dd
200001e0:	200003df 	.word	0x200003df
200001e4:	200003e1 	.word	0x200003e1
200001e8:	200003e3 	.word	0x200003e3
200001ec:	200003e5 	.word	0x200003e5
200001f0:	200003e7 	.word	0x200003e7
200001f4:	200003e9 	.word	0x200003e9
200001f8:	200003eb 	.word	0x200003eb
200001fc:	200003ed 	.word	0x200003ed
20000200:	200003ef 	.word	0x200003ef
20000204:	200003f1 	.word	0x200003f1
20000208:	200003f3 	.word	0x200003f3
2000020c:	200003f5 	.word	0x200003f5
20000210:	200003f7 	.word	0x200003f7
20000214:	200003f9 	.word	0x200003f9
20000218:	200031fd 	.word	0x200031fd
2000021c:	20003225 	.word	0x20003225
20000220:	2000324d 	.word	0x2000324d
20000224:	20003275 	.word	0x20003275
20000228:	2000329d 	.word	0x2000329d
2000022c:	200032c5 	.word	0x200032c5
20000230:	200032ed 	.word	0x200032ed
20000234:	20003315 	.word	0x20003315
20000238:	2000333d 	.word	0x2000333d
2000023c:	20003365 	.word	0x20003365
20000240:	2000338d 	.word	0x2000338d
20000244:	200033b5 	.word	0x200033b5
20000248:	200033dd 	.word	0x200033dd
2000024c:	20003405 	.word	0x20003405
20000250:	2000342d 	.word	0x2000342d
20000254:	20003455 	.word	0x20003455
20000258:	2000347d 	.word	0x2000347d
2000025c:	200034a5 	.word	0x200034a5
20000260:	200034cd 	.word	0x200034cd
20000264:	200034f5 	.word	0x200034f5
20000268:	2000351d 	.word	0x2000351d
2000026c:	20003545 	.word	0x20003545
20000270:	2000356d 	.word	0x2000356d
20000274:	20003595 	.word	0x20003595
20000278:	200035bd 	.word	0x200035bd
2000027c:	200035e5 	.word	0x200035e5
20000280:	2000360d 	.word	0x2000360d
20000284:	20003635 	.word	0x20003635
20000288:	2000365d 	.word	0x2000365d
2000028c:	20003685 	.word	0x20003685
20000290:	200036ad 	.word	0x200036ad
20000294:	200036d5 	.word	0x200036d5

20000298 <Reset_Handler>:
20000298:	4868      	ldr	r0, [pc, #416]	; (2000043c <ACE_ADC2_FifoEmpty_IRQHandler+0x44>)
2000029a:	4780      	blx	r0
2000029c:	4868      	ldr	r0, [pc, #416]	; (20000440 <ACE_ADC2_FifoEmpty_IRQHandler+0x48>)
2000029e:	2800      	cmp	r0, #0
200002a0:	d10b      	bne.n	200002ba <copy_data>
200002a2:	4868      	ldr	r0, [pc, #416]	; (20000444 <ACE_ADC2_FifoEmpty_IRQHandler+0x4c>)
200002a4:	4968      	ldr	r1, [pc, #416]	; (20000448 <ACE_ADC2_FifoEmpty_IRQHandler+0x50>)
200002a6:	4a69      	ldr	r2, [pc, #420]	; (2000044c <ACE_ADC2_FifoEmpty_IRQHandler+0x54>)
200002a8:	4288      	cmp	r0, r1
200002aa:	d006      	beq.n	200002ba <copy_data>

200002ac <copy_code_loop>:
200002ac:	4291      	cmp	r1, r2
200002ae:	bf1c      	itt	ne
200002b0:	f850 3b04 	ldrne.w	r3, [r0], #4
200002b4:	f841 3b04 	strne.w	r3, [r1], #4
200002b8:	d1f8      	bne.n	200002ac <copy_code_loop>

200002ba <copy_data>:
200002ba:	4865      	ldr	r0, [pc, #404]	; (20000450 <ACE_ADC2_FifoEmpty_IRQHandler+0x58>)
200002bc:	4965      	ldr	r1, [pc, #404]	; (20000454 <ACE_ADC2_FifoEmpty_IRQHandler+0x5c>)
200002be:	4a66      	ldr	r2, [pc, #408]	; (20000458 <ACE_ADC2_FifoEmpty_IRQHandler+0x60>)
200002c0:	4288      	cmp	r0, r1
200002c2:	d006      	beq.n	200002d2 <clear_bss>

200002c4 <copy_data_loop>:
200002c4:	4291      	cmp	r1, r2
200002c6:	bf1c      	itt	ne
200002c8:	f850 3b04 	ldrne.w	r3, [r0], #4
200002cc:	f841 3b04 	strne.w	r3, [r1], #4
200002d0:	d1f8      	bne.n	200002c4 <copy_data_loop>

200002d2 <clear_bss>:
200002d2:	4862      	ldr	r0, [pc, #392]	; (2000045c <ACE_ADC2_FifoEmpty_IRQHandler+0x64>)
200002d4:	4962      	ldr	r1, [pc, #392]	; (20000460 <ACE_ADC2_FifoEmpty_IRQHandler+0x68>)
200002d6:	4a63      	ldr	r2, [pc, #396]	; (20000464 <ACE_ADC2_FifoEmpty_IRQHandler+0x6c>)

200002d8 <clear_bss_loop>:
200002d8:	4291      	cmp	r1, r2
200002da:	bf18      	it	ne
200002dc:	f841 0b04 	strne.w	r0, [r1], #4
200002e0:	d1fa      	bne.n	200002d8 <clear_bss_loop>
	...

200002f0 <call_glob_ctor>:
200002f0:	f8df 0174 	ldr.w	r0, [pc, #372]	; 20000468 <ACE_ADC2_FifoEmpty_IRQHandler+0x70>
200002f4:	f20f 0e03 	addw	lr, pc, #3
200002f8:	4700      	bx	r0

200002fa <branch_to_main>:
200002fa:	f04f 0000 	mov.w	r0, #0
200002fe:	f04f 0100 	mov.w	r1, #0
20000302:	f8df f168 	ldr.w	pc, [pc, #360]	; 2000046c <ACE_ADC2_FifoEmpty_IRQHandler+0x74>

20000306 <ExitLoop>:
20000306:	e7fe      	b.n	20000306 <ExitLoop>

20000308 <NMI_Handler>:
20000308:	e7fe      	b.n	20000308 <NMI_Handler>

2000030a <HardFault_Handler>:
2000030a:	e7fe      	b.n	2000030a <HardFault_Handler>

2000030c <MemManage_Handler>:
2000030c:	e7fe      	b.n	2000030c <MemManage_Handler>

2000030e <BusFault_Handler>:
2000030e:	e7fe      	b.n	2000030e <BusFault_Handler>

20000310 <UsageFault_Handler>:
20000310:	e7fe      	b.n	20000310 <UsageFault_Handler>

20000312 <SVC_Handler>:
20000312:	e7fe      	b.n	20000312 <SVC_Handler>

20000314 <DebugMon_Handler>:
20000314:	e7fe      	b.n	20000314 <DebugMon_Handler>

20000316 <PendSV_Handler>:
20000316:	e7fe      	b.n	20000316 <PendSV_Handler>

20000318 <SysTick_Handler>:
20000318:	e7fe      	b.n	20000318 <SysTick_Handler>

2000031a <WdogWakeup_IRQHandler>:
2000031a:	e7fe      	b.n	2000031a <WdogWakeup_IRQHandler>

2000031c <BrownOut_1_5V_IRQHandler>:
2000031c:	e7fe      	b.n	2000031c <BrownOut_1_5V_IRQHandler>

2000031e <BrownOut_3_3V_IRQHandler>:
2000031e:	e7fe      	b.n	2000031e <BrownOut_3_3V_IRQHandler>

20000320 <RTC_Match_IRQHandler>:
20000320:	e7fe      	b.n	20000320 <RTC_Match_IRQHandler>

20000322 <RTCIF_Pub_IRQHandler>:
20000322:	e7fe      	b.n	20000322 <RTCIF_Pub_IRQHandler>

20000324 <EthernetMAC_IRQHandler>:
20000324:	e7fe      	b.n	20000324 <EthernetMAC_IRQHandler>

20000326 <IAP_IRQHandler>:
20000326:	e7fe      	b.n	20000326 <IAP_IRQHandler>

20000328 <ENVM0_IRQHandler>:
20000328:	e7fe      	b.n	20000328 <ENVM0_IRQHandler>

2000032a <ENVM1_IRQHandler>:
2000032a:	e7fe      	b.n	2000032a <ENVM1_IRQHandler>

2000032c <DMA_IRQHandler>:
2000032c:	e7fe      	b.n	2000032c <DMA_IRQHandler>
2000032e:	e7fe      	b.n	2000032e <DMA_IRQHandler+0x2>
20000330:	e7fe      	b.n	20000330 <DMA_IRQHandler+0x4>
20000332:	e7fe      	b.n	20000332 <DMA_IRQHandler+0x6>
20000334:	e7fe      	b.n	20000334 <DMA_IRQHandler+0x8>

20000336 <I2C0_IRQHandler>:
20000336:	e7fe      	b.n	20000336 <I2C0_IRQHandler>

20000338 <I2C0_SMBAlert_IRQHandler>:
20000338:	e7fe      	b.n	20000338 <I2C0_SMBAlert_IRQHandler>

2000033a <I2C0_SMBus_IRQHandler>:
2000033a:	e7fe      	b.n	2000033a <I2C0_SMBus_IRQHandler>

2000033c <I2C1_IRQHandler>:
2000033c:	e7fe      	b.n	2000033c <I2C1_IRQHandler>

2000033e <I2C1_SMBAlert_IRQHandler>:
2000033e:	e7fe      	b.n	2000033e <I2C1_SMBAlert_IRQHandler>

20000340 <I2C1_SMBus_IRQHandler>:
20000340:	e7fe      	b.n	20000340 <I2C1_SMBus_IRQHandler>
20000342:	e7fe      	b.n	20000342 <I2C1_SMBus_IRQHandler+0x2>

20000344 <Timer2_IRQHandler>:
20000344:	e7fe      	b.n	20000344 <Timer2_IRQHandler>

20000346 <PLL_Lock_IRQHandler>:
20000346:	e7fe      	b.n	20000346 <PLL_Lock_IRQHandler>

20000348 <PLL_LockLost_IRQHandler>:
20000348:	e7fe      	b.n	20000348 <PLL_LockLost_IRQHandler>

2000034a <CommError_IRQHandler>:
2000034a:	e7fe      	b.n	2000034a <CommError_IRQHandler>

2000034c <Fabric_IRQHandler>:
2000034c:	e7fe      	b.n	2000034c <Fabric_IRQHandler>

2000034e <GPIO0_IRQHandler>:
2000034e:	e7fe      	b.n	2000034e <GPIO0_IRQHandler>

20000350 <GPIO1_IRQHandler>:
20000350:	e7fe      	b.n	20000350 <GPIO1_IRQHandler>

20000352 <GPIO2_IRQHandler>:
20000352:	e7fe      	b.n	20000352 <GPIO2_IRQHandler>

20000354 <GPIO3_IRQHandler>:
20000354:	e7fe      	b.n	20000354 <GPIO3_IRQHandler>

20000356 <GPIO4_IRQHandler>:
20000356:	e7fe      	b.n	20000356 <GPIO4_IRQHandler>

20000358 <GPIO5_IRQHandler>:
20000358:	e7fe      	b.n	20000358 <GPIO5_IRQHandler>

2000035a <GPIO6_IRQHandler>:
2000035a:	e7fe      	b.n	2000035a <GPIO6_IRQHandler>

2000035c <GPIO7_IRQHandler>:
2000035c:	e7fe      	b.n	2000035c <GPIO7_IRQHandler>

2000035e <GPIO8_IRQHandler>:
2000035e:	e7fe      	b.n	2000035e <GPIO8_IRQHandler>

20000360 <GPIO9_IRQHandler>:
20000360:	e7fe      	b.n	20000360 <GPIO9_IRQHandler>

20000362 <GPIO10_IRQHandler>:
20000362:	e7fe      	b.n	20000362 <GPIO10_IRQHandler>

20000364 <GPIO11_IRQHandler>:
20000364:	e7fe      	b.n	20000364 <GPIO11_IRQHandler>

20000366 <GPIO12_IRQHandler>:
20000366:	e7fe      	b.n	20000366 <GPIO12_IRQHandler>

20000368 <GPIO13_IRQHandler>:
20000368:	e7fe      	b.n	20000368 <GPIO13_IRQHandler>

2000036a <GPIO14_IRQHandler>:
2000036a:	e7fe      	b.n	2000036a <GPIO14_IRQHandler>

2000036c <GPIO15_IRQHandler>:
2000036c:	e7fe      	b.n	2000036c <GPIO15_IRQHandler>

2000036e <GPIO16_IRQHandler>:
2000036e:	e7fe      	b.n	2000036e <GPIO16_IRQHandler>

20000370 <GPIO17_IRQHandler>:
20000370:	e7fe      	b.n	20000370 <GPIO17_IRQHandler>

20000372 <GPIO18_IRQHandler>:
20000372:	e7fe      	b.n	20000372 <GPIO18_IRQHandler>

20000374 <GPIO19_IRQHandler>:
20000374:	e7fe      	b.n	20000374 <GPIO19_IRQHandler>

20000376 <GPIO20_IRQHandler>:
20000376:	e7fe      	b.n	20000376 <GPIO20_IRQHandler>

20000378 <GPIO21_IRQHandler>:
20000378:	e7fe      	b.n	20000378 <GPIO21_IRQHandler>

2000037a <GPIO22_IRQHandler>:
2000037a:	e7fe      	b.n	2000037a <GPIO22_IRQHandler>

2000037c <GPIO23_IRQHandler>:
2000037c:	e7fe      	b.n	2000037c <GPIO23_IRQHandler>

2000037e <GPIO24_IRQHandler>:
2000037e:	e7fe      	b.n	2000037e <GPIO24_IRQHandler>

20000380 <GPIO25_IRQHandler>:
20000380:	e7fe      	b.n	20000380 <GPIO25_IRQHandler>

20000382 <GPIO26_IRQHandler>:
20000382:	e7fe      	b.n	20000382 <GPIO26_IRQHandler>

20000384 <GPIO27_IRQHandler>:
20000384:	e7fe      	b.n	20000384 <GPIO27_IRQHandler>

20000386 <GPIO28_IRQHandler>:
20000386:	e7fe      	b.n	20000386 <GPIO28_IRQHandler>

20000388 <GPIO29_IRQHandler>:
20000388:	e7fe      	b.n	20000388 <GPIO29_IRQHandler>

2000038a <GPIO30_IRQHandler>:
2000038a:	e7fe      	b.n	2000038a <GPIO30_IRQHandler>

2000038c <GPIO31_IRQHandler>:
2000038c:	e7fe      	b.n	2000038c <GPIO31_IRQHandler>

2000038e <ACE_PC0_Flag0_IRQHandler>:
2000038e:	e7fe      	b.n	2000038e <ACE_PC0_Flag0_IRQHandler>

20000390 <ACE_PC0_Flag1_IRQHandler>:
20000390:	e7fe      	b.n	20000390 <ACE_PC0_Flag1_IRQHandler>

20000392 <ACE_PC0_Flag2_IRQHandler>:
20000392:	e7fe      	b.n	20000392 <ACE_PC0_Flag2_IRQHandler>

20000394 <ACE_PC0_Flag3_IRQHandler>:
20000394:	e7fe      	b.n	20000394 <ACE_PC0_Flag3_IRQHandler>

20000396 <ACE_PC1_Flag0_IRQHandler>:
20000396:	e7fe      	b.n	20000396 <ACE_PC1_Flag0_IRQHandler>

20000398 <ACE_PC1_Flag1_IRQHandler>:
20000398:	e7fe      	b.n	20000398 <ACE_PC1_Flag1_IRQHandler>

2000039a <ACE_PC1_Flag2_IRQHandler>:
2000039a:	e7fe      	b.n	2000039a <ACE_PC1_Flag2_IRQHandler>

2000039c <ACE_PC1_Flag3_IRQHandler>:
2000039c:	e7fe      	b.n	2000039c <ACE_PC1_Flag3_IRQHandler>

2000039e <ACE_PC2_Flag0_IRQHandler>:
2000039e:	e7fe      	b.n	2000039e <ACE_PC2_Flag0_IRQHandler>

200003a0 <ACE_PC2_Flag1_IRQHandler>:
200003a0:	e7fe      	b.n	200003a0 <ACE_PC2_Flag1_IRQHandler>

200003a2 <ACE_PC2_Flag2_IRQHandler>:
200003a2:	e7fe      	b.n	200003a2 <ACE_PC2_Flag2_IRQHandler>

200003a4 <ACE_PC2_Flag3_IRQHandler>:
200003a4:	e7fe      	b.n	200003a4 <ACE_PC2_Flag3_IRQHandler>

200003a6 <ACE_ADC0_DataValid_IRQHandler>:
200003a6:	e7fe      	b.n	200003a6 <ACE_ADC0_DataValid_IRQHandler>

200003a8 <ACE_ADC1_DataValid_IRQHandler>:
200003a8:	e7fe      	b.n	200003a8 <ACE_ADC1_DataValid_IRQHandler>

200003aa <ACE_ADC2_DataValid_IRQHandler>:
200003aa:	e7fe      	b.n	200003aa <ACE_ADC2_DataValid_IRQHandler>

200003ac <ACE_ADC0_CalDone_IRQHandler>:
200003ac:	e7fe      	b.n	200003ac <ACE_ADC0_CalDone_IRQHandler>

200003ae <ACE_ADC1_CalDone_IRQHandler>:
200003ae:	e7fe      	b.n	200003ae <ACE_ADC1_CalDone_IRQHandler>

200003b0 <ACE_ADC2_CalDone_IRQHandler>:
200003b0:	e7fe      	b.n	200003b0 <ACE_ADC2_CalDone_IRQHandler>

200003b2 <ACE_ADC0_CalStart_IRQHandler>:
200003b2:	e7fe      	b.n	200003b2 <ACE_ADC0_CalStart_IRQHandler>

200003b4 <ACE_ADC1_CalStart_IRQHandler>:
200003b4:	e7fe      	b.n	200003b4 <ACE_ADC1_CalStart_IRQHandler>

200003b6 <ACE_ADC2_CalStart_IRQHandler>:
200003b6:	e7fe      	b.n	200003b6 <ACE_ADC2_CalStart_IRQHandler>

200003b8 <ACE_Comp0_Fall_IRQHandler>:
200003b8:	e7fe      	b.n	200003b8 <ACE_Comp0_Fall_IRQHandler>

200003ba <ACE_Comp1_Fall_IRQHandler>:
200003ba:	e7fe      	b.n	200003ba <ACE_Comp1_Fall_IRQHandler>

200003bc <ACE_Comp2_Fall_IRQHandler>:
200003bc:	e7fe      	b.n	200003bc <ACE_Comp2_Fall_IRQHandler>

200003be <ACE_Comp3_Fall_IRQHandler>:
200003be:	e7fe      	b.n	200003be <ACE_Comp3_Fall_IRQHandler>

200003c0 <ACE_Comp4_Fall_IRQHandler>:
200003c0:	e7fe      	b.n	200003c0 <ACE_Comp4_Fall_IRQHandler>

200003c2 <ACE_Comp5_Fall_IRQHandler>:
200003c2:	e7fe      	b.n	200003c2 <ACE_Comp5_Fall_IRQHandler>

200003c4 <ACE_Comp6_Fall_IRQHandler>:
200003c4:	e7fe      	b.n	200003c4 <ACE_Comp6_Fall_IRQHandler>

200003c6 <ACE_Comp7_Fall_IRQHandler>:
200003c6:	e7fe      	b.n	200003c6 <ACE_Comp7_Fall_IRQHandler>

200003c8 <ACE_Comp8_Fall_IRQHandler>:
200003c8:	e7fe      	b.n	200003c8 <ACE_Comp8_Fall_IRQHandler>

200003ca <ACE_Comp9_Fall_IRQHandler>:
200003ca:	e7fe      	b.n	200003ca <ACE_Comp9_Fall_IRQHandler>

200003cc <ACE_Comp10_Fall_IRQHandler>:
200003cc:	e7fe      	b.n	200003cc <ACE_Comp10_Fall_IRQHandler>

200003ce <ACE_Comp11_Fall_IRQHandler>:
200003ce:	e7fe      	b.n	200003ce <ACE_Comp11_Fall_IRQHandler>

200003d0 <ACE_Comp0_Rise_IRQHandler>:
200003d0:	e7fe      	b.n	200003d0 <ACE_Comp0_Rise_IRQHandler>

200003d2 <ACE_Comp1_Rise_IRQHandler>:
200003d2:	e7fe      	b.n	200003d2 <ACE_Comp1_Rise_IRQHandler>

200003d4 <ACE_Comp2_Rise_IRQHandler>:
200003d4:	e7fe      	b.n	200003d4 <ACE_Comp2_Rise_IRQHandler>

200003d6 <ACE_Comp3_Rise_IRQHandler>:
200003d6:	e7fe      	b.n	200003d6 <ACE_Comp3_Rise_IRQHandler>

200003d8 <ACE_Comp4_Rise_IRQHandler>:
200003d8:	e7fe      	b.n	200003d8 <ACE_Comp4_Rise_IRQHandler>

200003da <ACE_Comp5_Rise_IRQHandler>:
200003da:	e7fe      	b.n	200003da <ACE_Comp5_Rise_IRQHandler>

200003dc <ACE_Comp6_Rise_IRQHandler>:
200003dc:	e7fe      	b.n	200003dc <ACE_Comp6_Rise_IRQHandler>

200003de <ACE_Comp7_Rise_IRQHandler>:
200003de:	e7fe      	b.n	200003de <ACE_Comp7_Rise_IRQHandler>

200003e0 <ACE_Comp8_Rise_IRQHandler>:
200003e0:	e7fe      	b.n	200003e0 <ACE_Comp8_Rise_IRQHandler>

200003e2 <ACE_Comp9_Rise_IRQHandler>:
200003e2:	e7fe      	b.n	200003e2 <ACE_Comp9_Rise_IRQHandler>

200003e4 <ACE_Comp10_Rise_IRQHandler>:
200003e4:	e7fe      	b.n	200003e4 <ACE_Comp10_Rise_IRQHandler>

200003e6 <ACE_Comp11_Rise_IRQHandler>:
200003e6:	e7fe      	b.n	200003e6 <ACE_Comp11_Rise_IRQHandler>

200003e8 <ACE_ADC0_FifoFull_IRQHandler>:
200003e8:	e7fe      	b.n	200003e8 <ACE_ADC0_FifoFull_IRQHandler>

200003ea <ACE_ADC0_FifoAFull_IRQHandler>:
200003ea:	e7fe      	b.n	200003ea <ACE_ADC0_FifoAFull_IRQHandler>

200003ec <ACE_ADC0_FifoEmpty_IRQHandler>:
200003ec:	e7fe      	b.n	200003ec <ACE_ADC0_FifoEmpty_IRQHandler>

200003ee <ACE_ADC1_FifoFull_IRQHandler>:
200003ee:	e7fe      	b.n	200003ee <ACE_ADC1_FifoFull_IRQHandler>

200003f0 <ACE_ADC1_FifoAFull_IRQHandler>:
200003f0:	e7fe      	b.n	200003f0 <ACE_ADC1_FifoAFull_IRQHandler>

200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>:
200003f2:	e7fe      	b.n	200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>

200003f4 <ACE_ADC2_FifoFull_IRQHandler>:
200003f4:	e7fe      	b.n	200003f4 <ACE_ADC2_FifoFull_IRQHandler>

200003f6 <ACE_ADC2_FifoAFull_IRQHandler>:
200003f6:	e7fe      	b.n	200003f6 <ACE_ADC2_FifoAFull_IRQHandler>

200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>:
200003f8:	e7fe      	b.n	200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>
200003fa:	e7fe      	b.n	200003fa <ACE_ADC2_FifoEmpty_IRQHandler+0x2>
200003fc:	e7fe      	b.n	200003fc <ACE_ADC2_FifoEmpty_IRQHandler+0x4>
200003fe:	e7fe      	b.n	200003fe <ACE_ADC2_FifoEmpty_IRQHandler+0x6>
20000400:	e7fe      	b.n	20000400 <ACE_ADC2_FifoEmpty_IRQHandler+0x8>
20000402:	e7fe      	b.n	20000402 <ACE_ADC2_FifoEmpty_IRQHandler+0xa>
20000404:	e7fe      	b.n	20000404 <ACE_ADC2_FifoEmpty_IRQHandler+0xc>
20000406:	e7fe      	b.n	20000406 <ACE_ADC2_FifoEmpty_IRQHandler+0xe>
20000408:	e7fe      	b.n	20000408 <ACE_ADC2_FifoEmpty_IRQHandler+0x10>
2000040a:	e7fe      	b.n	2000040a <ACE_ADC2_FifoEmpty_IRQHandler+0x12>
2000040c:	e7fe      	b.n	2000040c <ACE_ADC2_FifoEmpty_IRQHandler+0x14>
2000040e:	e7fe      	b.n	2000040e <ACE_ADC2_FifoEmpty_IRQHandler+0x16>
20000410:	e7fe      	b.n	20000410 <ACE_ADC2_FifoEmpty_IRQHandler+0x18>
20000412:	e7fe      	b.n	20000412 <ACE_ADC2_FifoEmpty_IRQHandler+0x1a>
20000414:	e7fe      	b.n	20000414 <ACE_ADC2_FifoEmpty_IRQHandler+0x1c>
20000416:	e7fe      	b.n	20000416 <ACE_ADC2_FifoEmpty_IRQHandler+0x1e>
20000418:	e7fe      	b.n	20000418 <ACE_ADC2_FifoEmpty_IRQHandler+0x20>
2000041a:	e7fe      	b.n	2000041a <ACE_ADC2_FifoEmpty_IRQHandler+0x22>
2000041c:	e7fe      	b.n	2000041c <ACE_ADC2_FifoEmpty_IRQHandler+0x24>
2000041e:	e7fe      	b.n	2000041e <ACE_ADC2_FifoEmpty_IRQHandler+0x26>
20000420:	e7fe      	b.n	20000420 <ACE_ADC2_FifoEmpty_IRQHandler+0x28>
20000422:	e7fe      	b.n	20000422 <ACE_ADC2_FifoEmpty_IRQHandler+0x2a>
20000424:	e7fe      	b.n	20000424 <ACE_ADC2_FifoEmpty_IRQHandler+0x2c>
20000426:	e7fe      	b.n	20000426 <ACE_ADC2_FifoEmpty_IRQHandler+0x2e>
20000428:	e7fe      	b.n	20000428 <ACE_ADC2_FifoEmpty_IRQHandler+0x30>
2000042a:	e7fe      	b.n	2000042a <ACE_ADC2_FifoEmpty_IRQHandler+0x32>
2000042c:	e7fe      	b.n	2000042c <ACE_ADC2_FifoEmpty_IRQHandler+0x34>
2000042e:	e7fe      	b.n	2000042e <ACE_ADC2_FifoEmpty_IRQHandler+0x36>
20000430:	e7fe      	b.n	20000430 <ACE_ADC2_FifoEmpty_IRQHandler+0x38>
20000432:	e7fe      	b.n	20000432 <ACE_ADC2_FifoEmpty_IRQHandler+0x3a>
20000434:	e7fe      	b.n	20000434 <ACE_ADC2_FifoEmpty_IRQHandler+0x3c>
20000436:	e7fe      	b.n	20000436 <ACE_ADC2_FifoEmpty_IRQHandler+0x3e>
20000438:	e7fe      	b.n	20000438 <ACE_ADC2_FifoEmpty_IRQHandler+0x40>
2000043a:	0000      	.short	0x0000
2000043c:	20002f69 	.word	0x20002f69
20000440:	00000000 	.word	0x00000000
20000444:	20000000 	.word	0x20000000
20000448:	20000000 	.word	0x20000000
2000044c:	2000a118 	.word	0x2000a118
20000450:	2000a118 	.word	0x2000a118
20000454:	2000a118 	.word	0x2000a118
20000458:	2000a640 	.word	0x2000a640
2000045c:	00000000 	.word	0x00000000
20000460:	2000a640 	.word	0x2000a640
20000464:	2000a840 	.word	0x2000a840
20000468:	20003ed1 	.word	0x20003ed1
2000046c:	200004fd 	.word	0x200004fd

20000470 <__do_global_dtors_aux>:
20000470:	f24a 6340 	movw	r3, #42560	; 0xa640
20000474:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000478:	781a      	ldrb	r2, [r3, #0]
2000047a:	b90a      	cbnz	r2, 20000480 <__do_global_dtors_aux+0x10>
2000047c:	2001      	movs	r0, #1
2000047e:	7018      	strb	r0, [r3, #0]
20000480:	4770      	bx	lr
20000482:	bf00      	nop

20000484 <frame_dummy>:
20000484:	f24a 1018 	movw	r0, #41240	; 0xa118
20000488:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000048c:	b508      	push	{r3, lr}
2000048e:	6803      	ldr	r3, [r0, #0]
20000490:	b12b      	cbz	r3, 2000049e <frame_dummy+0x1a>
20000492:	f240 0300 	movw	r3, #0
20000496:	f2c0 0300 	movt	r3, #0
2000049a:	b103      	cbz	r3, 2000049e <frame_dummy+0x1a>
2000049c:	4798      	blx	r3
2000049e:	bd08      	pop	{r3, pc}

200004a0 <trigger_solenoid_pin_init>:
#include "timer_t.h"

#define TRIGGER_DURATION 100
#define AFTER_FIRING_DELAY 500

void trigger_solenoid_pin_init() {
200004a0:	b580      	push	{r7, lr}
200004a2:	af00      	add	r7, sp, #0
    MSS_GPIO_init();
200004a4:	f002 fcec 	bl	20002e80 <MSS_GPIO_init>
    MSS_GPIO_config(MSS_GPIO_1, MSS_GPIO_OUTPUT_MODE);
200004a8:	f04f 0001 	mov.w	r0, #1
200004ac:	f04f 0105 	mov.w	r1, #5
200004b0:	f002 fd1c 	bl	20002eec <MSS_GPIO_config>
    MSS_GPIO_set_output(MSS_GPIO_1, 0);
200004b4:	f04f 0001 	mov.w	r0, #1
200004b8:	f04f 0100 	mov.w	r1, #0
200004bc:	f002 fd34 	bl	20002f28 <MSS_GPIO_set_output>
}
200004c0:	bd80      	pop	{r7, pc}
200004c2:	bf00      	nop

200004c4 <trigger_solenoid_activate>:

// activate the trigger for ms miliseconds
void trigger_solenoid_activate(uint32_t ms) {
200004c4:	b580      	push	{r7, lr}
200004c6:	b082      	sub	sp, #8
200004c8:	af00      	add	r7, sp, #0
200004ca:	6078      	str	r0, [r7, #4]

	// Use a GPIO pin and a delay
	MSS_GPIO_set_output(MSS_GPIO_1, 1);
200004cc:	f04f 0001 	mov.w	r0, #1
200004d0:	f04f 0101 	mov.w	r1, #1
200004d4:	f002 fd28 	bl	20002f28 <MSS_GPIO_set_output>
	use_me_carefully_ms_delay_timer(ms);
200004d8:	6878      	ldr	r0, [r7, #4]
200004da:	f001 fad3 	bl	20001a84 <use_me_carefully_ms_delay_timer>

	//volatile uint32_t i;
	//for(i = 0; i < ms * CYCLE_MULT; i++) { }
	MSS_GPIO_set_output(MSS_GPIO_1, 0);
200004de:	f04f 0001 	mov.w	r0, #1
200004e2:	f04f 0100 	mov.w	r1, #0
200004e6:	f002 fd1f 	bl	20002f28 <MSS_GPIO_set_output>

    // second delay for safety
	use_me_carefully_ms_delay_timer(AFTER_FIRING_DELAY);
200004ea:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
200004ee:	f001 fac9 	bl	20001a84 <use_me_carefully_ms_delay_timer>
}
200004f2:	f107 0708 	add.w	r7, r7, #8
200004f6:	46bd      	mov	sp, r7
200004f8:	bd80      	pop	{r7, pc}
200004fa:	bf00      	nop

200004fc <main>:
static uint8_t g_live_fire_enabled = 0;
static lcd_screen_state_t lcd_state;
static lcd_screen_state_t lcd_last_state;
static circle_t trg;

int main() {
200004fc:	b580      	push	{r7, lr}
200004fe:	b082      	sub	sp, #8
20000500:	af00      	add	r7, sp, #0

    /*
     * configure GPIO_0 as an output pin
     */
    MSS_GPIO_init();
20000502:	f002 fcbd 	bl	20002e80 <MSS_GPIO_init>
    MSS_GPIO_config(MSS_GPIO_0, MSS_GPIO_OUTPUT_MODE);
20000506:	f04f 0000 	mov.w	r0, #0
2000050a:	f04f 0105 	mov.w	r1, #5
2000050e:	f002 fced 	bl	20002eec <MSS_GPIO_config>
    MSS_GPIO_set_output(MSS_GPIO_0, 0);
20000512:	f04f 0000 	mov.w	r0, #0
20000516:	f04f 0100 	mov.w	r1, #0
2000051a:	f002 fd05 	bl	20002f28 <MSS_GPIO_set_output>

    /*
     * Initialize the solenoid
     */
    trigger_solenoid_pin_init();
2000051e:	f7ff ffbf 	bl	200004a0 <trigger_solenoid_pin_init>
     * n64 controller state
     */
    n64_state_t n64_buttons;
    n64_state_t last_buttons;

    n64_reset();
20000522:	f000 ff59 	bl	200013d8 <n64_reset>
    n64_enable();
20000526:	f000 ff69 	bl	200013fc <n64_enable>

    n64_get_state(&last_buttons);
2000052a:	463b      	mov	r3, r7
2000052c:	4618      	mov	r0, r3
2000052e:	f000 ff3b 	bl	200013a8 <n64_get_state>

    /*
     * Initialize display and refresh timer
     */

    disp_init();
20000532:	f001 f805 	bl	20001540 <disp_init>
    set_clk(CLK_SPEED); // Only for scaling
20000536:	f24e 1000 	movw	r0, #57600	; 0xe100
2000053a:	f2c0 50f5 	movt	r0, #1525	; 0x5f5
2000053e:	f001 f9f3 	bl	20001928 <set_clk>
    //disp_update(&g_disp_update_argument);
    //add_timer_periodic(disp_update, (void*) &g_disp_update_argument, to_ticks(DISPLAY_UPDATE_MS));
	*/

    // to center y
    _reload_motion();
20000542:	f000 f877 	bl	20000634 <_reload_motion>

    printf("A.N.T.S. 3000, ready for action!\r\n");
20000546:	f649 3034 	movw	r0, #39732	; 0x9b34
2000054a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000054e:	f004 f96d 	bl	2000482c <puts>

    /*
     * Pixy initalization
     */
    Pixy_init();
20000552:	f000 fdbf 	bl	200010d4 <Pixy_init>
    /*
     * Top-level control loop
     */
    while (1) {

        n64_get_state( &n64_buttons );
20000556:	f107 0304 	add.w	r3, r7, #4
2000055a:	4618      	mov	r0, r3
2000055c:	f000 ff24 	bl	200013a8 <n64_get_state>

        do_ready_live_fire( &n64_buttons, &last_buttons );
20000560:	f107 0204 	add.w	r2, r7, #4
20000564:	463b      	mov	r3, r7
20000566:	4610      	mov	r0, r2
20000568:	4619      	mov	r1, r3
2000056a:	f000 f819 	bl	200005a0 <do_ready_live_fire>

        do_solenoid( &n64_buttons, &last_buttons );
2000056e:	f107 0204 	add.w	r2, r7, #4
20000572:	463b      	mov	r3, r7
20000574:	4610      	mov	r0, r2
20000576:	4619      	mov	r1, r3
20000578:	f000 f8a0 	bl	200006bc <do_solenoid>

        do_servos_manual( &n64_buttons, &last_buttons );
2000057c:	f107 0204 	add.w	r2, r7, #4
20000580:	463b      	mov	r3, r7
20000582:	4610      	mov	r0, r2
20000584:	4619      	mov	r1, r3
20000586:	f000 f8bd 	bl	20000704 <do_servos_manual>

        do_automatic( &n64_buttons, &last_buttons );
2000058a:	f107 0204 	add.w	r2, r7, #4
2000058e:	463b      	mov	r3, r7
20000590:	4610      	mov	r0, r2
20000592:	4619      	mov	r1, r3
20000594:	f000 f998 	bl	200008c8 <do_automatic>

        if (PRINT_N64_STATE) {
            n64_print_state( &n64_buttons );
        }

        last_buttons = n64_buttons;
20000598:	687b      	ldr	r3, [r7, #4]
2000059a:	603b      	str	r3, [r7, #0]
    }
2000059c:	e7db      	b.n	20000556 <main+0x5a>
2000059e:	bf00      	nop

200005a0 <do_ready_live_fire>:
}

void do_ready_live_fire(n64_state_t* state, n64_state_t* last_state) {
200005a0:	b580      	push	{r7, lr}
200005a2:	b082      	sub	sp, #8
200005a4:	af00      	add	r7, sp, #0
200005a6:	6078      	str	r0, [r7, #4]
200005a8:	6039      	str	r1, [r7, #0]
	// This global only gets set here, read anywhere, cleared after firing (not repeat mode)
	if ( !g_live_fire_enabled && n64_released(Start)) {
200005aa:	f24a 6341 	movw	r3, #42561	; 0xa641
200005ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
200005b2:	781b      	ldrb	r3, [r3, #0]
200005b4:	2b00      	cmp	r3, #0
200005b6:	d119      	bne.n	200005ec <do_ready_live_fire+0x4c>
200005b8:	687b      	ldr	r3, [r7, #4]
200005ba:	781b      	ldrb	r3, [r3, #0]
200005bc:	f003 0308 	and.w	r3, r3, #8
200005c0:	2b00      	cmp	r3, #0
200005c2:	d113      	bne.n	200005ec <do_ready_live_fire+0x4c>
200005c4:	683b      	ldr	r3, [r7, #0]
200005c6:	781b      	ldrb	r3, [r3, #0]
200005c8:	f003 0308 	and.w	r3, r3, #8
200005cc:	2b00      	cmp	r3, #0
200005ce:	d00d      	beq.n	200005ec <do_ready_live_fire+0x4c>
		g_live_fire_enabled = 1;
200005d0:	f24a 6341 	movw	r3, #42561	; 0xa641
200005d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200005d8:	f04f 0201 	mov.w	r2, #1
200005dc:	701a      	strb	r2, [r3, #0]
		printf("DANGER ZONE: Live-fire enabled.\r\n");
200005de:	f649 3058 	movw	r0, #39768	; 0x9b58
200005e2:	f2c2 0000 	movt	r0, #8192	; 0x2000
200005e6:	f004 f921 	bl	2000482c <puts>
    }
}

void do_ready_live_fire(n64_state_t* state, n64_state_t* last_state) {
	// This global only gets set here, read anywhere, cleared after firing (not repeat mode)
	if ( !g_live_fire_enabled && n64_released(Start)) {
200005ea:	e01f      	b.n	2000062c <do_ready_live_fire+0x8c>
		g_live_fire_enabled = 1;
		printf("DANGER ZONE: Live-fire enabled.\r\n");
	}
	else if (g_live_fire_enabled && n64_released(Start)) {
200005ec:	f24a 6341 	movw	r3, #42561	; 0xa641
200005f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200005f4:	781b      	ldrb	r3, [r3, #0]
200005f6:	2b00      	cmp	r3, #0
200005f8:	d018      	beq.n	2000062c <do_ready_live_fire+0x8c>
200005fa:	687b      	ldr	r3, [r7, #4]
200005fc:	781b      	ldrb	r3, [r3, #0]
200005fe:	f003 0308 	and.w	r3, r3, #8
20000602:	2b00      	cmp	r3, #0
20000604:	d112      	bne.n	2000062c <do_ready_live_fire+0x8c>
20000606:	683b      	ldr	r3, [r7, #0]
20000608:	781b      	ldrb	r3, [r3, #0]
2000060a:	f003 0308 	and.w	r3, r3, #8
2000060e:	2b00      	cmp	r3, #0
20000610:	d00c      	beq.n	2000062c <do_ready_live_fire+0x8c>
		g_live_fire_enabled = 0;
20000612:	f24a 6341 	movw	r3, #42561	; 0xa641
20000616:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000061a:	f04f 0200 	mov.w	r2, #0
2000061e:	701a      	strb	r2, [r3, #0]
		printf("Live-fire disabled.\r\n");
20000620:	f649 307c 	movw	r0, #39804	; 0x9b7c
20000624:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000628:	f004 f900 	bl	2000482c <puts>
	}
}
2000062c:	f107 0708 	add.w	r7, r7, #8
20000630:	46bd      	mov	sp, r7
20000632:	bd80      	pop	{r7, pc}

20000634 <_reload_motion>:
/*
 * Helper function to execute the 'reload' motion
 *
 * called by do_solenoid and the auto mode firing
 */
void _reload_motion() {
20000634:	b580      	push	{r7, lr}
20000636:	af00      	add	r7, sp, #0
    // now go thru the 'reload' motion
    set_y_servo_analog_pw(SERVO_HALF_FORWARD);
20000638:	f64a 3098 	movw	r0, #43928	; 0xab98
2000063c:	f2c0 0002 	movt	r0, #2
20000640:	f000 ff5e 	bl	20001500 <set_y_servo_analog_pw>
    while (servo_r(READ_LOWER_STOP)) { }
20000644:	f240 1354 	movw	r3, #340	; 0x154
20000648:	f2c4 0305 	movt	r3, #16389	; 0x4005
2000064c:	681b      	ldr	r3, [r3, #0]
2000064e:	2b00      	cmp	r3, #0
20000650:	d1f8      	bne.n	20000644 <_reload_motion+0x10>

    // magic numbers from real-world testing
    set_y_servo_analog_pw(SERVO_HALF_REVERSE);
20000652:	f64e 0048 	movw	r0, #59464	; 0xe848
20000656:	f2c0 0001 	movt	r0, #1
2000065a:	f000 ff51 	bl	20001500 <set_y_servo_analog_pw>
    use_me_carefully_ms_delay_timer(250);
2000065e:	f04f 00fa 	mov.w	r0, #250	; 0xfa
20000662:	f001 fa0f 	bl	20001a84 <use_me_carefully_ms_delay_timer>
    set_y_servo_analog_pw(SERVO_NEUTRAL);
20000666:	f644 10f0 	movw	r0, #18928	; 0x49f0
2000066a:	f2c0 0002 	movt	r0, #2
2000066e:	f000 ff47 	bl	20001500 <set_y_servo_analog_pw>
}
20000672:	bd80      	pop	{r7, pc}

20000674 <_fire_dart>:
/*
 * Helper to be called in manual and automatic modes
 * to fire, reload (action), and clear g_ready_live_fire
 */
void _fire_dart() {
20000674:	b580      	push	{r7, lr}
20000676:	af00      	add	r7, sp, #0
	if ( ! g_live_fire_enabled) {
20000678:	f24a 6341 	movw	r3, #42561	; 0xa641
2000067c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000680:	781b      	ldrb	r3, [r3, #0]
20000682:	2b00      	cmp	r3, #0
20000684:	d106      	bne.n	20000694 <_fire_dart+0x20>
		printf("ERROR: Attempted to fire without live fire enabledr\r\n");
20000686:	f649 3094 	movw	r0, #39828	; 0x9b94
2000068a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000068e:	f004 f8cd 	bl	2000482c <puts>
		return;
20000692:	e012      	b.n	200006ba <_fire_dart+0x46>
	}

	trigger_solenoid_activate(TRIGGER_DURATION);
20000694:	f04f 0064 	mov.w	r0, #100	; 0x64
20000698:	f7ff ff14 	bl	200004c4 <trigger_solenoid_activate>
    _reload_motion();
2000069c:	f7ff ffca 	bl	20000634 <_reload_motion>

    // Safer single-shot mode
    if ( ! REPEATED_FIRING_MODE) {
    	g_live_fire_enabled = 0;
200006a0:	f24a 6341 	movw	r3, #42561	; 0xa641
200006a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006a8:	f04f 0200 	mov.w	r2, #0
200006ac:	701a      	strb	r2, [r3, #0]
    	printf("Live-fire disabled.\r\n");
200006ae:	f649 307c 	movw	r0, #39804	; 0x9b7c
200006b2:	f2c2 0000 	movt	r0, #8192	; 0x2000
200006b6:	f004 f8b9 	bl	2000482c <puts>
    }
}
200006ba:	bd80      	pop	{r7, pc}

200006bc <do_solenoid>:

/*
 * Checks the controller state and then triggers the solenoid
 * Also checks and adjusts the duration of the solenoid
 */
void do_solenoid(n64_state_t* state, n64_state_t* last_state) {
200006bc:	b580      	push	{r7, lr}
200006be:	b082      	sub	sp, #8
200006c0:	af00      	add	r7, sp, #0
200006c2:	6078      	str	r0, [r7, #4]
200006c4:	6039      	str	r1, [r7, #0]
     * trigger the solenoid:
     *   Z to fire
     *   C Up to increment the time
     *   C Down to decrement the time
     */
    if (g_live_fire_enabled && n64_pressed(Z)) {
200006c6:	f24a 6341 	movw	r3, #42561	; 0xa641
200006ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006ce:	781b      	ldrb	r3, [r3, #0]
200006d0:	2b00      	cmp	r3, #0
200006d2:	d013      	beq.n	200006fc <do_solenoid+0x40>
200006d4:	687b      	ldr	r3, [r7, #4]
200006d6:	781b      	ldrb	r3, [r3, #0]
200006d8:	f003 0304 	and.w	r3, r3, #4
200006dc:	2b00      	cmp	r3, #0
200006de:	d00d      	beq.n	200006fc <do_solenoid+0x40>
200006e0:	683b      	ldr	r3, [r7, #0]
200006e2:	781b      	ldrb	r3, [r3, #0]
200006e4:	f003 0304 	and.w	r3, r3, #4
200006e8:	2b00      	cmp	r3, #0
200006ea:	d107      	bne.n	200006fc <do_solenoid+0x40>
        printf("Z pressed, activating trigger solenoid\r\n");
200006ec:	f649 30cc 	movw	r0, #39884	; 0x9bcc
200006f0:	f2c2 0000 	movt	r0, #8192	; 0x2000
200006f4:	f004 f89a 	bl	2000482c <puts>
		_fire_dart();
200006f8:	f7ff ffbc 	bl	20000674 <_fire_dart>
            milliseconds -= increment;
            printf("Decrementing solenoid time to: %d ms\r\n", milliseconds);
        }
    }
    */
}
200006fc:	f107 0708 	add.w	r7, r7, #8
20000700:	46bd      	mov	sp, r7
20000702:	bd80      	pop	{r7, pc}

20000704 <do_servos_manual>:
 *
 * The analog stick also works and is even better
 * for fine control of the turret
 *
 */
void do_servos_manual(n64_state_t* state, n64_state_t* last_state) {
20000704:	b580      	push	{r7, lr}
20000706:	b082      	sub	sp, #8
20000708:	af00      	add	r7, sp, #0
2000070a:	6078      	str	r0, [r7, #4]
2000070c:	6039      	str	r1, [r7, #0]

    // Digital Pitch control
    if (n64_pressed(Down)) {
2000070e:	687b      	ldr	r3, [r7, #4]
20000710:	781b      	ldrb	r3, [r3, #0]
20000712:	f003 0320 	and.w	r3, r3, #32
20000716:	2b00      	cmp	r3, #0
20000718:	d013      	beq.n	20000742 <do_servos_manual+0x3e>
2000071a:	683b      	ldr	r3, [r7, #0]
2000071c:	781b      	ldrb	r3, [r3, #0]
2000071e:	f003 0320 	and.w	r3, r3, #32
20000722:	2b00      	cmp	r3, #0
20000724:	d10d      	bne.n	20000742 <do_servos_manual+0x3e>
        servo_do(Y_SET_FORWARD);
20000726:	f240 1348 	movw	r3, #328	; 0x148
2000072a:	f2c4 0305 	movt	r3, #16389	; 0x4005
2000072e:	f04f 0200 	mov.w	r2, #0
20000732:	601a      	str	r2, [r3, #0]
        //set_y_servo_analog_pw(SERVO_FULL_FORWARD);
        printf("servo_do Y_SET_FORWARD\r\n");
20000734:	f649 30f4 	movw	r0, #39924	; 0x9bf4
20000738:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000073c:	f004 f876 	bl	2000482c <puts>
 *
 */
void do_servos_manual(n64_state_t* state, n64_state_t* last_state) {

    // Digital Pitch control
    if (n64_pressed(Down)) {
20000740:	e03e      	b.n	200007c0 <do_servos_manual+0xbc>
        servo_do(Y_SET_FORWARD);
        //set_y_servo_analog_pw(SERVO_FULL_FORWARD);
        printf("servo_do Y_SET_FORWARD\r\n");
    }
    else if (n64_pressed(Up)) {
20000742:	687b      	ldr	r3, [r7, #4]
20000744:	781b      	ldrb	r3, [r3, #0]
20000746:	f003 0310 	and.w	r3, r3, #16
2000074a:	2b00      	cmp	r3, #0
2000074c:	d013      	beq.n	20000776 <do_servos_manual+0x72>
2000074e:	683b      	ldr	r3, [r7, #0]
20000750:	781b      	ldrb	r3, [r3, #0]
20000752:	f003 0310 	and.w	r3, r3, #16
20000756:	2b00      	cmp	r3, #0
20000758:	d10d      	bne.n	20000776 <do_servos_manual+0x72>
        servo_do(Y_SET_REVERSE);
2000075a:	f240 134c 	movw	r3, #332	; 0x14c
2000075e:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000762:	f04f 0200 	mov.w	r2, #0
20000766:	601a      	str	r2, [r3, #0]
        printf("servo_do Y_SET_REVERSE\r\n");
20000768:	f649 400c 	movw	r0, #39948	; 0x9c0c
2000076c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000770:	f004 f85c 	bl	2000482c <puts>
    if (n64_pressed(Down)) {
        servo_do(Y_SET_FORWARD);
        //set_y_servo_analog_pw(SERVO_FULL_FORWARD);
        printf("servo_do Y_SET_FORWARD\r\n");
    }
    else if (n64_pressed(Up)) {
20000774:	e024      	b.n	200007c0 <do_servos_manual+0xbc>
        servo_do(Y_SET_REVERSE);
        printf("servo_do Y_SET_REVERSE\r\n");
    }
    else if (n64_released(Up) || n64_released(Down)) {
20000776:	687b      	ldr	r3, [r7, #4]
20000778:	781b      	ldrb	r3, [r3, #0]
2000077a:	f003 0310 	and.w	r3, r3, #16
2000077e:	2b00      	cmp	r3, #0
20000780:	d105      	bne.n	2000078e <do_servos_manual+0x8a>
20000782:	683b      	ldr	r3, [r7, #0]
20000784:	781b      	ldrb	r3, [r3, #0]
20000786:	f003 0310 	and.w	r3, r3, #16
2000078a:	2b00      	cmp	r3, #0
2000078c:	d10b      	bne.n	200007a6 <do_servos_manual+0xa2>
2000078e:	687b      	ldr	r3, [r7, #4]
20000790:	781b      	ldrb	r3, [r3, #0]
20000792:	f003 0320 	and.w	r3, r3, #32
20000796:	2b00      	cmp	r3, #0
20000798:	d112      	bne.n	200007c0 <do_servos_manual+0xbc>
2000079a:	683b      	ldr	r3, [r7, #0]
2000079c:	781b      	ldrb	r3, [r3, #0]
2000079e:	f003 0320 	and.w	r3, r3, #32
200007a2:	2b00      	cmp	r3, #0
200007a4:	d00c      	beq.n	200007c0 <do_servos_manual+0xbc>
        servo_do(Y_SET_NEUTRAL);
200007a6:	f240 1344 	movw	r3, #324	; 0x144
200007aa:	f2c4 0305 	movt	r3, #16389	; 0x4005
200007ae:	f04f 0200 	mov.w	r2, #0
200007b2:	601a      	str	r2, [r3, #0]
        printf("servo_do Y_SET_NEUTRAL\r\n");
200007b4:	f649 4024 	movw	r0, #39972	; 0x9c24
200007b8:	f2c2 0000 	movt	r0, #8192	; 0x2000
200007bc:	f004 f836 	bl	2000482c <puts>
    }

    // Digital Yaw control
    if (n64_pressed(Left)) {
200007c0:	687b      	ldr	r3, [r7, #4]
200007c2:	781b      	ldrb	r3, [r3, #0]
200007c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
200007c8:	2b00      	cmp	r3, #0
200007ca:	d013      	beq.n	200007f4 <do_servos_manual+0xf0>
200007cc:	683b      	ldr	r3, [r7, #0]
200007ce:	781b      	ldrb	r3, [r3, #0]
200007d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
200007d4:	2b00      	cmp	r3, #0
200007d6:	d10d      	bne.n	200007f4 <do_servos_manual+0xf0>
        servo_do(X_SET_FORWARD);
200007d8:	f240 1308 	movw	r3, #264	; 0x108
200007dc:	f2c4 0305 	movt	r3, #16389	; 0x4005
200007e0:	f04f 0200 	mov.w	r2, #0
200007e4:	601a      	str	r2, [r3, #0]
        //set_x_servo_analog_pw(SERVO_FULL_FORWARD);
        printf("servo_do X_SET_FORWARD\r\n");
200007e6:	f649 403c 	movw	r0, #39996	; 0x9c3c
200007ea:	f2c2 0000 	movt	r0, #8192	; 0x2000
200007ee:	f004 f81d 	bl	2000482c <puts>
        servo_do(Y_SET_NEUTRAL);
        printf("servo_do Y_SET_NEUTRAL\r\n");
    }

    // Digital Yaw control
    if (n64_pressed(Left)) {
200007f2:	e03e      	b.n	20000872 <do_servos_manual+0x16e>
        servo_do(X_SET_FORWARD);
        //set_x_servo_analog_pw(SERVO_FULL_FORWARD);
        printf("servo_do X_SET_FORWARD\r\n");
    }
    else if (n64_pressed(Right)) {
200007f4:	687b      	ldr	r3, [r7, #4]
200007f6:	781b      	ldrb	r3, [r3, #0]
200007f8:	f003 0380 	and.w	r3, r3, #128	; 0x80
200007fc:	2b00      	cmp	r3, #0
200007fe:	d013      	beq.n	20000828 <do_servos_manual+0x124>
20000800:	683b      	ldr	r3, [r7, #0]
20000802:	781b      	ldrb	r3, [r3, #0]
20000804:	f003 0380 	and.w	r3, r3, #128	; 0x80
20000808:	2b00      	cmp	r3, #0
2000080a:	d10d      	bne.n	20000828 <do_servos_manual+0x124>
        servo_do(X_SET_REVERSE);
2000080c:	f240 130c 	movw	r3, #268	; 0x10c
20000810:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000814:	f04f 0200 	mov.w	r2, #0
20000818:	601a      	str	r2, [r3, #0]
        //set_x_servo_analog_pw(SERVO_FULL_REVERSE);
        printf("servo_do X_SET_REVERSE\r\n");
2000081a:	f649 4054 	movw	r0, #40020	; 0x9c54
2000081e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000822:	f004 f803 	bl	2000482c <puts>
    if (n64_pressed(Left)) {
        servo_do(X_SET_FORWARD);
        //set_x_servo_analog_pw(SERVO_FULL_FORWARD);
        printf("servo_do X_SET_FORWARD\r\n");
    }
    else if (n64_pressed(Right)) {
20000826:	e024      	b.n	20000872 <do_servos_manual+0x16e>
        servo_do(X_SET_REVERSE);
        //set_x_servo_analog_pw(SERVO_FULL_REVERSE);
        printf("servo_do X_SET_REVERSE\r\n");
    }
    else if (n64_released(Left) || n64_released(Right)) {
20000828:	687b      	ldr	r3, [r7, #4]
2000082a:	781b      	ldrb	r3, [r3, #0]
2000082c:	f003 0340 	and.w	r3, r3, #64	; 0x40
20000830:	2b00      	cmp	r3, #0
20000832:	d105      	bne.n	20000840 <do_servos_manual+0x13c>
20000834:	683b      	ldr	r3, [r7, #0]
20000836:	781b      	ldrb	r3, [r3, #0]
20000838:	f003 0340 	and.w	r3, r3, #64	; 0x40
2000083c:	2b00      	cmp	r3, #0
2000083e:	d10b      	bne.n	20000858 <do_servos_manual+0x154>
20000840:	687b      	ldr	r3, [r7, #4]
20000842:	781b      	ldrb	r3, [r3, #0]
20000844:	f003 0380 	and.w	r3, r3, #128	; 0x80
20000848:	2b00      	cmp	r3, #0
2000084a:	d112      	bne.n	20000872 <do_servos_manual+0x16e>
2000084c:	683b      	ldr	r3, [r7, #0]
2000084e:	781b      	ldrb	r3, [r3, #0]
20000850:	f003 0380 	and.w	r3, r3, #128	; 0x80
20000854:	2b00      	cmp	r3, #0
20000856:	d00c      	beq.n	20000872 <do_servos_manual+0x16e>
        servo_do(X_SET_NEUTRAL);
20000858:	f240 1304 	movw	r3, #260	; 0x104
2000085c:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000860:	f04f 0200 	mov.w	r2, #0
20000864:	601a      	str	r2, [r3, #0]
        //set_x_servo_analog_pw(SERVO_NEUTRAL);
        printf("servo_do X_SET_NEUTRAL\r\n");
20000866:	f649 406c 	movw	r0, #40044	; 0x9c6c
2000086a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000086e:	f003 ffdd 	bl	2000482c <puts>
    }

    // Analog Pitch and Yaw
    static n64_to_pwm_t analog_pwm_vals;
    if (state->X_axis != last_state->X_axis ||
20000872:	687b      	ldr	r3, [r7, #4]
20000874:	789a      	ldrb	r2, [r3, #2]
20000876:	683b      	ldr	r3, [r7, #0]
20000878:	789b      	ldrb	r3, [r3, #2]
2000087a:	b252      	sxtb	r2, r2
2000087c:	b25b      	sxtb	r3, r3
2000087e:	429a      	cmp	r2, r3
20000880:	d107      	bne.n	20000892 <do_servos_manual+0x18e>
    	state->Y_axis != last_state->Y_axis ) {
20000882:	687b      	ldr	r3, [r7, #4]
20000884:	78da      	ldrb	r2, [r3, #3]
20000886:	683b      	ldr	r3, [r7, #0]
20000888:	78db      	ldrb	r3, [r3, #3]
        printf("servo_do X_SET_NEUTRAL\r\n");
    }

    // Analog Pitch and Yaw
    static n64_to_pwm_t analog_pwm_vals;
    if (state->X_axis != last_state->X_axis ||
2000088a:	b252      	sxtb	r2, r2
2000088c:	b25b      	sxtb	r3, r3
2000088e:	429a      	cmp	r2, r3
20000890:	d016      	beq.n	200008c0 <do_servos_manual+0x1bc>
    	state->Y_axis != last_state->Y_axis ) {

		map_n64_analog_to_servo_pwm(state, &analog_pwm_vals);
20000892:	6878      	ldr	r0, [r7, #4]
20000894:	f24a 6144 	movw	r1, #42564	; 0xa644
20000898:	f2c2 0100 	movt	r1, #8192	; 0x2000
2000089c:	f000 fdf4 	bl	20001488 <map_n64_analog_to_servo_pwm>
		set_x_servo_analog_pw(analog_pwm_vals.x_pwm);
200008a0:	f24a 6344 	movw	r3, #42564	; 0xa644
200008a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200008a8:	681b      	ldr	r3, [r3, #0]
200008aa:	4618      	mov	r0, r3
200008ac:	f000 fe08 	bl	200014c0 <set_x_servo_analog_pw>
		set_y_servo_analog_pw(analog_pwm_vals.y_pwm);
200008b0:	f24a 6344 	movw	r3, #42564	; 0xa644
200008b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200008b8:	685b      	ldr	r3, [r3, #4]
200008ba:	4618      	mov	r0, r3
200008bc:	f000 fe20 	bl	20001500 <set_y_servo_analog_pw>
    }
}
200008c0:	f107 0708 	add.w	r7, r7, #8
200008c4:	46bd      	mov	sp, r7
200008c6:	bd80      	pop	{r7, pc}

200008c8 <do_automatic>:

// lambda value for the exponentially weighted moving average
#define EWMA_LAMBDA 0.15
#define EWMA_LAMBDA_INVERSE 0.85

void do_automatic(n64_state_t* state, n64_state_t* last_state) {
200008c8:	b590      	push	{r4, r7, lr}
200008ca:	b08b      	sub	sp, #44	; 0x2c
200008cc:	af00      	add	r7, sp, #0
200008ce:	6078      	str	r0, [r7, #4]
200008d0:	6039      	str	r1, [r7, #0]

    if ( ! g_live_fire_enabled || ! n64_pressed(R)) {
200008d2:	f24a 6341 	movw	r3, #42561	; 0xa641
200008d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200008da:	781b      	ldrb	r3, [r3, #0]
200008dc:	2b00      	cmp	r3, #0
200008de:	f000 81ac 	beq.w	20000c3a <do_automatic+0x372>
200008e2:	687b      	ldr	r3, [r7, #4]
200008e4:	785b      	ldrb	r3, [r3, #1]
200008e6:	f003 0308 	and.w	r3, r3, #8
200008ea:	2b00      	cmp	r3, #0
200008ec:	f000 81a7 	beq.w	20000c3e <do_automatic+0x376>
200008f0:	683b      	ldr	r3, [r7, #0]
200008f2:	785b      	ldrb	r3, [r3, #1]
200008f4:	f003 0308 	and.w	r3, r3, #8
200008f8:	2b00      	cmp	r3, #0
200008fa:	f040 81a2 	bne.w	20000c42 <do_automatic+0x37a>
        return;
    }

    printf("Beginning automated seek-and-destroy!\r\n");
200008fe:	f649 4084 	movw	r0, #40068	; 0x9c84
20000902:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000906:	f003 ff91 	bl	2000482c <puts>

    // just a good idea
    servo_do(X_SET_NEUTRAL);
2000090a:	f240 1304 	movw	r3, #260	; 0x104
2000090e:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000912:	f04f 0200 	mov.w	r2, #0
20000916:	601a      	str	r2, [r3, #0]
    servo_do(Y_SET_NEUTRAL);
20000918:	f240 1344 	movw	r3, #324	; 0x144
2000091c:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000920:	f04f 0200 	mov.w	r2, #0
20000924:	601a      	str	r2, [r3, #0]

    // turn on the laser
    //MSS_GPIO_set_output(MSS_GPIO_0, 1);

    int active = 1;
20000926:	f04f 0301 	mov.w	r3, #1
2000092a:	60fb      	str	r3, [r7, #12]
    target_pos_t target;

    uint32_t x_pw = SERVO_NEUTRAL;
2000092c:	f644 13f0 	movw	r3, #18928	; 0x49f0
20000930:	f2c0 0302 	movt	r3, #2
20000934:	613b      	str	r3, [r7, #16]
    uint32_t y_pw = SERVO_NEUTRAL;
20000936:	f644 13f0 	movw	r3, #18928	; 0x49f0
2000093a:	f2c0 0302 	movt	r3, #2
2000093e:	617b      	str	r3, [r7, #20]
    uint32_t new_x_pw, new_y_pw;
    uint8_t x_on_target = 0;
20000940:	f04f 0300 	mov.w	r3, #0
20000944:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
    uint8_t y_on_target = 0;
20000948:	f04f 0300 	mov.w	r3, #0
2000094c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    uint32_t junk_frame_count = 0;
20000950:	f04f 0300 	mov.w	r3, #0
20000954:	627b      	str	r3, [r7, #36]	; 0x24

    while (active) {
20000956:	e16b      	b.n	20000c30 <do_automatic+0x368>

        if ( Pixy_get_target_location(&target) == -1 ) {
20000958:	f107 0308 	add.w	r3, r7, #8
2000095c:	4618      	mov	r0, r3
2000095e:	f000 fcfb 	bl	20001358 <Pixy_get_target_location>
20000962:	4603      	mov	r3, r0
20000964:	f1b3 3fff 	cmp.w	r3, #4294967295
20000968:	d118      	bne.n	2000099c <do_automatic+0xd4>
    		//set_x_servo_analog_pw(SERVO_NEUTRAL);
    		//set_y_servo_analog_pw(SERVO_NEUTRAL);
        	//printf("x: %d\ty: %d\r\n", -1, -1);

        	// TODO use a defined value
        	use_me_carefully_ms_delay_timer(5);
2000096a:	f04f 0005 	mov.w	r0, #5
2000096e:	f001 f889 	bl	20001a84 <use_me_carefully_ms_delay_timer>
        	junk_frame_count++;
20000972:	6a7b      	ldr	r3, [r7, #36]	; 0x24
20000974:	f103 0301 	add.w	r3, r3, #1
20000978:	627b      	str	r3, [r7, #36]	; 0x24

        	if (junk_frame_count == 20) {
2000097a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
2000097c:	2b14      	cmp	r3, #20
2000097e:	f040 811e 	bne.w	20000bbe <do_automatic+0x2f6>
        		//servo_do(X_SET_NEUTRAL);
        		//servo_do(Y_SET_NEUTRAL);
            	set_x_servo_analog_pw(SERVO_NEUTRAL);
20000982:	f644 10f0 	movw	r0, #18928	; 0x49f0
20000986:	f2c0 0002 	movt	r0, #2
2000098a:	f000 fd99 	bl	200014c0 <set_x_servo_analog_pw>
            	set_y_servo_analog_pw(SERVO_NEUTRAL);
2000098e:	f644 10f0 	movw	r0, #18928	; 0x49f0
20000992:	f2c0 0002 	movt	r0, #2
20000996:	f000 fdb3 	bl	20001500 <set_y_servo_analog_pw>
2000099a:	e111      	b.n	20000bc0 <do_automatic+0x2f8>
        	}
        }
        // else, target found, coordinates valid
        else {
        	printf("x: %d\ty: %d\r\n", target.x, target.y);
2000099c:	893b      	ldrh	r3, [r7, #8]
2000099e:	b21a      	sxth	r2, r3
200009a0:	897b      	ldrh	r3, [r7, #10]
200009a2:	b21b      	sxth	r3, r3
200009a4:	f649 40ac 	movw	r0, #40108	; 0x9cac
200009a8:	f2c2 0000 	movt	r0, #8192	; 0x2000
200009ac:	4611      	mov	r1, r2
200009ae:	461a      	mov	r2, r3
200009b0:	f003 fece 	bl	20004750 <printf>
		    junk_frame_count = 0;
200009b4:	f04f 0300 	mov.w	r3, #0
200009b8:	627b      	str	r3, [r7, #36]	; 0x24

        	// X servo adjustment
		    if (target.x < PIXY_X_CENTER) {
200009ba:	893b      	ldrh	r3, [r7, #8]
200009bc:	b21b      	sxth	r3, r3
200009be:	2ba3      	cmp	r3, #163	; 0xa3
200009c0:	dc16      	bgt.n	200009f0 <do_automatic+0x128>
		        // go left (forward -> 2ms)
		    	new_x_pw = SERVO_DEADBAND_UPPER + X_SCALE_PW*(PIXY_X_CENTER - target.x);
200009c2:	893b      	ldrh	r3, [r7, #8]
200009c4:	b21b      	sxth	r3, r3
200009c6:	f1c3 03a4 	rsb	r3, r3, #164	; 0xa4
200009ca:	f44f 72c8 	mov.w	r2, #400	; 0x190
200009ce:	fb02 f303 	mul.w	r3, r2, r3
200009d2:	f503 3316 	add.w	r3, r3, #153600	; 0x25800
200009d6:	f503 63af 	add.w	r3, r3, #1400	; 0x578
200009da:	61bb      	str	r3, [r7, #24]
		    	// upper and lower pw bounds
		    	//new_x_pw = (new_x_pw < X_FORWARD_MIN) ? X_FORWARD_MIN : new_x_pw;
		    	new_x_pw = (new_x_pw > SERVO_HALF_FORWARD) ? SERVO_HALF_FORWARD : new_x_pw;
200009dc:	69ba      	ldr	r2, [r7, #24]
200009de:	f64a 3398 	movw	r3, #43928	; 0xab98
200009e2:	f2c0 0302 	movt	r3, #2
200009e6:	429a      	cmp	r2, r3
200009e8:	bf38      	it	cc
200009ea:	4613      	movcc	r3, r2
200009ec:	61bb      	str	r3, [r7, #24]
200009ee:	e019      	b.n	20000a24 <do_automatic+0x15c>
		    }
		    else if (target.x > PIXY_X_CENTER) {
200009f0:	893b      	ldrh	r3, [r7, #8]
200009f2:	b21b      	sxth	r3, r3
200009f4:	2ba4      	cmp	r3, #164	; 0xa4
200009f6:	dd15      	ble.n	20000a24 <do_automatic+0x15c>
		        // go right (reverse -> 1ms)
		    	new_x_pw = SERVO_DEADBAND_LOWER - X_SCALE_PW*(target.x - PIXY_X_CENTER);
200009f8:	893b      	ldrh	r3, [r7, #8]
200009fa:	b21a      	sxth	r2, r3
200009fc:	f64f 6370 	movw	r3, #65136	; 0xfe70
20000a00:	f6cf 73ff 	movt	r3, #65535	; 0xffff
20000a04:	fb03 f302 	mul.w	r3, r3, r2
20000a08:	f503 334e 	add.w	r3, r3, #210944	; 0x33800
20000a0c:	f503 63cf 	add.w	r3, r3, #1656	; 0x678
20000a10:	61bb      	str	r3, [r7, #24]
		    	// upper and lower pw bounds
		    	//new_x_pw = (new_x_pw > X_REVERSE_MIN) ? X_REVERSE_MIN : new_x_pw;
		    	new_x_pw = (new_x_pw < SERVO_HALF_REVERSE) ? SERVO_HALF_REVERSE : new_x_pw;
20000a12:	69ba      	ldr	r2, [r7, #24]
20000a14:	f64e 0348 	movw	r3, #59464	; 0xe848
20000a18:	f2c0 0301 	movt	r3, #1
20000a1c:	429a      	cmp	r2, r3
20000a1e:	bf28      	it	cs
20000a20:	4613      	movcs	r3, r2
20000a22:	61bb      	str	r3, [r7, #24]
		    }

		    if (target.x > (PIXY_X_CENTER-PIXY_X_DEADZONE)
		    		 && target.x < (PIXY_X_CENTER+PIXY_X_DEADZONE)){
20000a24:	893b      	ldrh	r3, [r7, #8]
		    	// upper and lower pw bounds
		    	//new_x_pw = (new_x_pw > X_REVERSE_MIN) ? X_REVERSE_MIN : new_x_pw;
		    	new_x_pw = (new_x_pw < SERVO_HALF_REVERSE) ? SERVO_HALF_REVERSE : new_x_pw;
		    }

		    if (target.x > (PIXY_X_CENTER-PIXY_X_DEADZONE)
20000a26:	b21b      	sxth	r3, r3
20000a28:	2b92      	cmp	r3, #146	; 0x92
20000a2a:	dd10      	ble.n	20000a4e <do_automatic+0x186>
		    		 && target.x < (PIXY_X_CENTER+PIXY_X_DEADZONE)){
20000a2c:	893b      	ldrh	r3, [r7, #8]
		    	// upper and lower pw bounds
		    	//new_x_pw = (new_x_pw > X_REVERSE_MIN) ? X_REVERSE_MIN : new_x_pw;
		    	new_x_pw = (new_x_pw < SERVO_HALF_REVERSE) ? SERVO_HALF_REVERSE : new_x_pw;
		    }

		    if (target.x > (PIXY_X_CENTER-PIXY_X_DEADZONE)
20000a2e:	b21b      	sxth	r3, r3
20000a30:	2bb5      	cmp	r3, #181	; 0xb5
20000a32:	dc0c      	bgt.n	20000a4e <do_automatic+0x186>
		    		 && target.x < (PIXY_X_CENTER+PIXY_X_DEADZONE)){
		    	x_on_target++; // use to enforce on target count before firing
20000a34:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
20000a38:	f103 0301 	add.w	r3, r3, #1
20000a3c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
		    	printf("X on target!\r\n");
20000a40:	f649 40bc 	movw	r0, #40124	; 0x9cbc
20000a44:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000a48:	f003 fef0 	bl	2000482c <puts>
		    	// upper and lower pw bounds
		    	//new_x_pw = (new_x_pw > X_REVERSE_MIN) ? X_REVERSE_MIN : new_x_pw;
		    	new_x_pw = (new_x_pw < SERVO_HALF_REVERSE) ? SERVO_HALF_REVERSE : new_x_pw;
		    }

		    if (target.x > (PIXY_X_CENTER-PIXY_X_DEADZONE)
20000a4c:	e003      	b.n	20000a56 <do_automatic+0x18e>
		    		 && target.x < (PIXY_X_CENTER+PIXY_X_DEADZONE)){
		    	x_on_target++; // use to enforce on target count before firing
		    	printf("X on target!\r\n");
		    }
		    else {
		    	x_on_target = 0; // (x_on_target > 0)? x_on_target-- : 0;
20000a4e:	f04f 0300 	mov.w	r3, #0
20000a52:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
		    }
		    x_pw = (uint32_t)(EWMA_LAMBDA * new_x_pw) + (uint32_t)(EWMA_LAMBDA_INVERSE * x_pw);
20000a56:	69b8      	ldr	r0, [r7, #24]
20000a58:	f002 ff92 	bl	20003980 <__aeabi_ui2d>
20000a5c:	4602      	mov	r2, r0
20000a5e:	460b      	mov	r3, r1
20000a60:	4610      	mov	r0, r2
20000a62:	4619      	mov	r1, r3
20000a64:	a37a      	add	r3, pc, #488	; (adr r3, 20000c50 <do_automatic+0x388>)
20000a66:	e9d3 2300 	ldrd	r2, r3, [r3]
20000a6a:	f002 ffff 	bl	20003a6c <__aeabi_dmul>
20000a6e:	4602      	mov	r2, r0
20000a70:	460b      	mov	r3, r1
20000a72:	4610      	mov	r0, r2
20000a74:	4619      	mov	r1, r3
20000a76:	f003 fa0b 	bl	20003e90 <__aeabi_d2uiz>
20000a7a:	4604      	mov	r4, r0
20000a7c:	6938      	ldr	r0, [r7, #16]
20000a7e:	f002 ff7f 	bl	20003980 <__aeabi_ui2d>
20000a82:	4602      	mov	r2, r0
20000a84:	460b      	mov	r3, r1
20000a86:	4610      	mov	r0, r2
20000a88:	4619      	mov	r1, r3
20000a8a:	a373      	add	r3, pc, #460	; (adr r3, 20000c58 <do_automatic+0x390>)
20000a8c:	e9d3 2300 	ldrd	r2, r3, [r3]
20000a90:	f002 ffec 	bl	20003a6c <__aeabi_dmul>
20000a94:	4602      	mov	r2, r0
20000a96:	460b      	mov	r3, r1
20000a98:	4610      	mov	r0, r2
20000a9a:	4619      	mov	r1, r3
20000a9c:	f003 f9f8 	bl	20003e90 <__aeabi_d2uiz>
20000aa0:	4603      	mov	r3, r0
20000aa2:	4423      	add	r3, r4
20000aa4:	613b      	str	r3, [r7, #16]

		    // Y servo adjustment
		    if (target.y < PIXY_Y_CENTER) {
20000aa6:	897b      	ldrh	r3, [r7, #10]
20000aa8:	b21b      	sxth	r3, r3
20000aaa:	2b69      	cmp	r3, #105	; 0x69
20000aac:	dc14      	bgt.n	20000ad8 <do_automatic+0x210>
		        // go up (reverse -> 1ms)
		    	new_y_pw = SERVO_DEADBAND_LOWER - Y_SCALE_PW*(PIXY_Y_CENTER - target.y);
20000aae:	897b      	ldrh	r3, [r7, #10]
20000ab0:	b21b      	sxth	r3, r3
20000ab2:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
20000ab6:	fb02 f303 	mul.w	r3, r2, r3
20000aba:	f503 33b6 	add.w	r3, r3, #93184	; 0x16c00
20000abe:	f503 734c 	add.w	r3, r3, #816	; 0x330
20000ac2:	61fb      	str	r3, [r7, #28]
		    	// upper and lower pw bounds
		    	//new_y_pw = (new_y_pw > Y_REVERSE_MIN) ? Y_REVERSE_MIN : new_y_pw;
		    	new_y_pw = (new_y_pw < SERVO_HALF_REVERSE) ? SERVO_HALF_REVERSE : new_y_pw;
20000ac4:	69fa      	ldr	r2, [r7, #28]
20000ac6:	f64e 0348 	movw	r3, #59464	; 0xe848
20000aca:	f2c0 0301 	movt	r3, #1
20000ace:	429a      	cmp	r2, r3
20000ad0:	bf28      	it	cs
20000ad2:	4613      	movcs	r3, r2
20000ad4:	61fb      	str	r3, [r7, #28]
20000ad6:	e017      	b.n	20000b08 <do_automatic+0x240>
		    }
		    else if (target.y > PIXY_Y_CENTER) {
20000ad8:	897b      	ldrh	r3, [r7, #10]
20000ada:	b21b      	sxth	r3, r3
20000adc:	2b6a      	cmp	r3, #106	; 0x6a
20000ade:	dd13      	ble.n	20000b08 <do_automatic+0x240>
		        // go up (forward -> 2ms)
		    	new_y_pw = SERVO_DEADBAND_UPPER + Y_SCALE_PW*(target.y - PIXY_Y_CENTER);
20000ae0:	897b      	ldrh	r3, [r7, #10]
20000ae2:	b21b      	sxth	r3, r3
20000ae4:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
20000ae8:	fb02 f303 	mul.w	r3, r2, r3
20000aec:	f503 33c6 	add.w	r3, r3, #101376	; 0x18c00
20000af0:	f503 731c 	add.w	r3, r3, #624	; 0x270
20000af4:	61fb      	str	r3, [r7, #28]
		    	// upper and lower pw bounds
		    	//new_y_pw = (new_y_pw < Y_FORWARD_MIN) ? Y_FORWARD_MIN : new_y_pw;
		    	new_y_pw = (new_y_pw > SERVO_HALF_FORWARD) ? SERVO_HALF_FORWARD : new_y_pw;
20000af6:	69fa      	ldr	r2, [r7, #28]
20000af8:	f64a 3398 	movw	r3, #43928	; 0xab98
20000afc:	f2c0 0302 	movt	r3, #2
20000b00:	429a      	cmp	r2, r3
20000b02:	bf38      	it	cc
20000b04:	4613      	movcc	r3, r2
20000b06:	61fb      	str	r3, [r7, #28]
		    }

		    if (target.y > (PIXY_Y_CENTER-PIXY_Y_DEADZONE)
		    		 && target.y < (PIXY_Y_CENTER+PIXY_Y_DEADZONE)){
20000b08:	897b      	ldrh	r3, [r7, #10]
		    	// upper and lower pw bounds
		    	//new_y_pw = (new_y_pw < Y_FORWARD_MIN) ? Y_FORWARD_MIN : new_y_pw;
		    	new_y_pw = (new_y_pw > SERVO_HALF_FORWARD) ? SERVO_HALF_FORWARD : new_y_pw;
		    }

		    if (target.y > (PIXY_Y_CENTER-PIXY_Y_DEADZONE)
20000b0a:	b21b      	sxth	r3, r3
20000b0c:	2b5a      	cmp	r3, #90	; 0x5a
20000b0e:	dd10      	ble.n	20000b32 <do_automatic+0x26a>
		    		 && target.y < (PIXY_Y_CENTER+PIXY_Y_DEADZONE)){
20000b10:	897b      	ldrh	r3, [r7, #10]
		    	// upper and lower pw bounds
		    	//new_y_pw = (new_y_pw < Y_FORWARD_MIN) ? Y_FORWARD_MIN : new_y_pw;
		    	new_y_pw = (new_y_pw > SERVO_HALF_FORWARD) ? SERVO_HALF_FORWARD : new_y_pw;
		    }

		    if (target.y > (PIXY_Y_CENTER-PIXY_Y_DEADZONE)
20000b12:	b21b      	sxth	r3, r3
20000b14:	2b79      	cmp	r3, #121	; 0x79
20000b16:	dc0c      	bgt.n	20000b32 <do_automatic+0x26a>
		    		 && target.y < (PIXY_Y_CENTER+PIXY_Y_DEADZONE)){
		    	printf("Y on target!\r\n");
20000b18:	f649 40cc 	movw	r0, #40140	; 0x9ccc
20000b1c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000b20:	f003 fe84 	bl	2000482c <puts>
		    	y_on_target++;
20000b24:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
20000b28:	f103 0301 	add.w	r3, r3, #1
20000b2c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
		    	// upper and lower pw bounds
		    	//new_y_pw = (new_y_pw < Y_FORWARD_MIN) ? Y_FORWARD_MIN : new_y_pw;
		    	new_y_pw = (new_y_pw > SERVO_HALF_FORWARD) ? SERVO_HALF_FORWARD : new_y_pw;
		    }

		    if (target.y > (PIXY_Y_CENTER-PIXY_Y_DEADZONE)
20000b30:	e003      	b.n	20000b3a <do_automatic+0x272>
		    		 && target.y < (PIXY_Y_CENTER+PIXY_Y_DEADZONE)){
		    	printf("Y on target!\r\n");
		    	y_on_target++;
		    }
		    else {
		    	y_on_target = 0;
20000b32:	f04f 0300 	mov.w	r3, #0
20000b36:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
		    }
		    y_pw = (uint32_t)(EWMA_LAMBDA * new_y_pw) + (uint32_t)(EWMA_LAMBDA_INVERSE * y_pw);
20000b3a:	69f8      	ldr	r0, [r7, #28]
20000b3c:	f002 ff20 	bl	20003980 <__aeabi_ui2d>
20000b40:	4602      	mov	r2, r0
20000b42:	460b      	mov	r3, r1
20000b44:	4610      	mov	r0, r2
20000b46:	4619      	mov	r1, r3
20000b48:	a341      	add	r3, pc, #260	; (adr r3, 20000c50 <do_automatic+0x388>)
20000b4a:	e9d3 2300 	ldrd	r2, r3, [r3]
20000b4e:	f002 ff8d 	bl	20003a6c <__aeabi_dmul>
20000b52:	4602      	mov	r2, r0
20000b54:	460b      	mov	r3, r1
20000b56:	4610      	mov	r0, r2
20000b58:	4619      	mov	r1, r3
20000b5a:	f003 f999 	bl	20003e90 <__aeabi_d2uiz>
20000b5e:	4604      	mov	r4, r0
20000b60:	6978      	ldr	r0, [r7, #20]
20000b62:	f002 ff0d 	bl	20003980 <__aeabi_ui2d>
20000b66:	4602      	mov	r2, r0
20000b68:	460b      	mov	r3, r1
20000b6a:	4610      	mov	r0, r2
20000b6c:	4619      	mov	r1, r3
20000b6e:	a33a      	add	r3, pc, #232	; (adr r3, 20000c58 <do_automatic+0x390>)
20000b70:	e9d3 2300 	ldrd	r2, r3, [r3]
20000b74:	f002 ff7a 	bl	20003a6c <__aeabi_dmul>
20000b78:	4602      	mov	r2, r0
20000b7a:	460b      	mov	r3, r1
20000b7c:	4610      	mov	r0, r2
20000b7e:	4619      	mov	r1, r3
20000b80:	f003 f986 	bl	20003e90 <__aeabi_d2uiz>
20000b84:	4603      	mov	r3, r0
20000b86:	4423      	add	r3, r4
20000b88:	617b      	str	r3, [r7, #20]

        	// set the servos
        	set_x_servo_analog_pw(x_pw);
20000b8a:	6938      	ldr	r0, [r7, #16]
20000b8c:	f000 fc98 	bl	200014c0 <set_x_servo_analog_pw>
        	set_y_servo_analog_pw(y_pw);
20000b90:	6978      	ldr	r0, [r7, #20]
20000b92:	f000 fcb5 	bl	20001500 <set_y_servo_analog_pw>
        	start_hardware_timer();
        	// spin lock until screen finishes updating
        	//while (g_disp_update_lock) {}
			*/
        	// fire a dart, then exit the loop after getting n64 state
        	if ((x_on_target > ON_TARGET_FRAMES) && (y_on_target > ON_TARGET_FRAMES)) {
20000b96:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
20000b9a:	2b0a      	cmp	r3, #10
20000b9c:	d910      	bls.n	20000bc0 <do_automatic+0x2f8>
20000b9e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
20000ba2:	2b0a      	cmp	r3, #10
20000ba4:	d90c      	bls.n	20000bc0 <do_automatic+0x2f8>
        		printf("Target acquired, firing!\r\n");
20000ba6:	f649 40dc 	movw	r0, #40156	; 0x9cdc
20000baa:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000bae:	f003 fe3d 	bl	2000482c <puts>
        		_fire_dart();
20000bb2:	f7ff fd5f 	bl	20000674 <_fire_dart>
        		active = 0;
20000bb6:	f04f 0300 	mov.w	r3, #0
20000bba:	60fb      	str	r3, [r7, #12]
20000bbc:	e000      	b.n	20000bc0 <do_automatic+0x2f8>

        	if (junk_frame_count == 20) {
        		//servo_do(X_SET_NEUTRAL);
        		//servo_do(Y_SET_NEUTRAL);
            	set_x_servo_analog_pw(SERVO_NEUTRAL);
            	set_y_servo_analog_pw(SERVO_NEUTRAL);
20000bbe:	bf00      	nop
        		_fire_dart();
        		active = 0;
        	}
        }

        if (n64_pressed(B)) {
20000bc0:	687b      	ldr	r3, [r7, #4]
20000bc2:	781b      	ldrb	r3, [r3, #0]
20000bc4:	f003 0302 	and.w	r3, r3, #2
20000bc8:	2b00      	cmp	r3, #0
20000bca:	d023      	beq.n	20000c14 <do_automatic+0x34c>
20000bcc:	683b      	ldr	r3, [r7, #0]
20000bce:	781b      	ldrb	r3, [r3, #0]
20000bd0:	f003 0302 	and.w	r3, r3, #2
20000bd4:	2b00      	cmp	r3, #0
20000bd6:	d11d      	bne.n	20000c14 <do_automatic+0x34c>
            active = 0;
20000bd8:	f04f 0300 	mov.w	r3, #0
20000bdc:	60fb      	str	r3, [r7, #12]
            servo_do(X_SET_NEUTRAL);
20000bde:	f240 1304 	movw	r3, #260	; 0x104
20000be2:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000be6:	f04f 0200 	mov.w	r2, #0
20000bea:	601a      	str	r2, [r3, #0]
            servo_do(Y_SET_NEUTRAL);
20000bec:	f240 1344 	movw	r3, #324	; 0x144
20000bf0:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000bf4:	f04f 0200 	mov.w	r2, #0
20000bf8:	601a      	str	r2, [r3, #0]
            g_live_fire_enabled = 0;
20000bfa:	f24a 6341 	movw	r3, #42561	; 0xa641
20000bfe:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c02:	f04f 0200 	mov.w	r2, #0
20000c06:	701a      	strb	r2, [r3, #0]
            printf("Aborting seek-and-destroy & disabling live-fire\r\n");
20000c08:	f649 40f8 	movw	r0, #40184	; 0x9cf8
20000c0c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000c10:	f003 fe0c 	bl	2000482c <puts>
        }

        *last_state = *state;
20000c14:	683a      	ldr	r2, [r7, #0]
20000c16:	687b      	ldr	r3, [r7, #4]
20000c18:	4611      	mov	r1, r2
20000c1a:	461a      	mov	r2, r3
20000c1c:	f04f 0304 	mov.w	r3, #4
20000c20:	4608      	mov	r0, r1
20000c22:	4611      	mov	r1, r2
20000c24:	461a      	mov	r2, r3
20000c26:	f003 fc5d 	bl	200044e4 <memcpy>
        n64_get_state( state );
20000c2a:	6878      	ldr	r0, [r7, #4]
20000c2c:	f000 fbbc 	bl	200013a8 <n64_get_state>
    uint32_t new_x_pw, new_y_pw;
    uint8_t x_on_target = 0;
    uint8_t y_on_target = 0;
    uint32_t junk_frame_count = 0;

    while (active) {
20000c30:	68fb      	ldr	r3, [r7, #12]
20000c32:	2b00      	cmp	r3, #0
20000c34:	f47f ae90 	bne.w	20000958 <do_automatic+0x90>
20000c38:	e004      	b.n	20000c44 <do_automatic+0x37c>
#define EWMA_LAMBDA_INVERSE 0.85

void do_automatic(n64_state_t* state, n64_state_t* last_state) {

    if ( ! g_live_fire_enabled || ! n64_pressed(R)) {
        return;
20000c3a:	bf00      	nop
20000c3c:	e002      	b.n	20000c44 <do_automatic+0x37c>
20000c3e:	bf00      	nop
20000c40:	e000      	b.n	20000c44 <do_automatic+0x37c>
20000c42:	bf00      	nop
        n64_get_state( state );
    }

    // shut off the laser
    //MSS_GPIO_set_output(MSS_GPIO_0, 0);
}
20000c44:	f107 072c 	add.w	r7, r7, #44	; 0x2c
20000c48:	46bd      	mov	sp, r7
20000c4a:	bd90      	pop	{r4, r7, pc}
20000c4c:	f3af 8000 	nop.w
20000c50:	33333333 	.word	0x33333333
20000c54:	3fc33333 	.word	0x3fc33333
20000c58:	33333333 	.word	0x33333333
20000c5c:	3feb3333 	.word	0x3feb3333

20000c60 <LCD_init>:
#include "LCD.h"
#include "mss_uart/mss_uart.h"

//See if batching messages is possible, refactor if it is
	void LCD_init() 
	{
20000c60:	b580      	push	{r7, lr}
20000c62:	af00      	add	r7, sp, #0
		MSS_UART_init(
20000c64:	f24a 60e0 	movw	r0, #42720	; 0xa6e0
20000c68:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000c6c:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
20000c70:	f04f 0203 	mov.w	r2, #3
20000c74:	f001 f80e 	bl	20001c94 <MSS_UART_init>
			&g_mss_uart1,
			MSS_UART_115200_BAUD,
			MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY | MSS_UART_ONE_STOP_BIT
			);
	}
20000c78:	bd80      	pop	{r7, pc}
20000c7a:	bf00      	nop

20000c7c <LCD_printStr>:
	
	void LCD_printStr(char Str[78])
	{
20000c7c:	b580      	push	{r7, lr}
20000c7e:	b082      	sub	sp, #8
20000c80:	af00      	add	r7, sp, #0
20000c82:	6078      	str	r0, [r7, #4]
		// the length of one line on the LCD is 26 characters long
		MSS_UART_polled_tx_string( &g_mss_uart1, (unsigned char*)Str );
20000c84:	f24a 60e0 	movw	r0, #42720	; 0xa6e0
20000c88:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000c8c:	6879      	ldr	r1, [r7, #4]
20000c8e:	f001 f975 	bl	20001f7c <MSS_UART_polled_tx_string>
	}
20000c92:	f107 0708 	add.w	r7, r7, #8
20000c96:	46bd      	mov	sp, r7
20000c98:	bd80      	pop	{r7, pc}
20000c9a:	bf00      	nop

20000c9c <LCD_clearScreen>:
		uint8_t message[] = "\r\n";
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
	}
	
	void LCD_clearScreen()
	{
20000c9c:	b580      	push	{r7, lr}
20000c9e:	b082      	sub	sp, #8
20000ca0:	af00      	add	r7, sp, #0
		//clears the screen, you will use this a lot!
		uint8_t message[] = {0x7C};
20000ca2:	f04f 037c 	mov.w	r3, #124	; 0x7c
20000ca6:	713b      	strb	r3, [r7, #4]
		uint8_t message2[] = {0x00};
20000ca8:	f04f 0300 	mov.w	r3, #0
20000cac:	703b      	strb	r3, [r7, #0]
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
20000cae:	f107 0304 	add.w	r3, r7, #4
20000cb2:	f24a 60e0 	movw	r0, #42720	; 0xa6e0
20000cb6:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000cba:	4619      	mov	r1, r3
20000cbc:	f04f 0201 	mov.w	r2, #1
20000cc0:	f001 f8ea 	bl	20001e98 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
20000cc4:	463b      	mov	r3, r7
20000cc6:	f24a 60e0 	movw	r0, #42720	; 0xa6e0
20000cca:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000cce:	4619      	mov	r1, r3
20000cd0:	f04f 0201 	mov.w	r2, #1
20000cd4:	f001 f8e0 	bl	20001e98 <MSS_UART_polled_tx>
	}
20000cd8:	f107 0708 	add.w	r7, r7, #8
20000cdc:	46bd      	mov	sp, r7
20000cde:	bd80      	pop	{r7, pc}

20000ce0 <LCD_setX>:
		serial.print("Baud restored to 115200!");
		delay(5000);
	}
	*/	
 	void LCD_setX(posX)
 	{
20000ce0:	b580      	push	{r7, lr}
20000ce2:	b086      	sub	sp, #24
20000ce4:	af00      	add	r7, sp, #0
20000ce6:	6078      	str	r0, [r7, #4]
		//posX needs to be one byte
		//Set the X position 
 		uint8_t message[] = {0x7C};
20000ce8:	f04f 037c 	mov.w	r3, #124	; 0x7c
20000cec:	753b      	strb	r3, [r7, #20]
		uint8_t message2[] = {0x18};
20000cee:	f04f 0318 	mov.w	r3, #24
20000cf2:	743b      	strb	r3, [r7, #16]
		uint8_t message3[] = {posX};
20000cf4:	687b      	ldr	r3, [r7, #4]
20000cf6:	b2db      	uxtb	r3, r3
20000cf8:	733b      	strb	r3, [r7, #12]
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
20000cfa:	f107 0314 	add.w	r3, r7, #20
20000cfe:	f24a 60e0 	movw	r0, #42720	; 0xa6e0
20000d02:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000d06:	4619      	mov	r1, r3
20000d08:	f04f 0201 	mov.w	r2, #1
20000d0c:	f001 f8c4 	bl	20001e98 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
20000d10:	f107 0310 	add.w	r3, r7, #16
20000d14:	f24a 60e0 	movw	r0, #42720	; 0xa6e0
20000d18:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000d1c:	4619      	mov	r1, r3
20000d1e:	f04f 0201 	mov.w	r2, #1
20000d22:	f001 f8b9 	bl	20001e98 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message3, sizeof(message3) );
20000d26:	f107 030c 	add.w	r3, r7, #12
20000d2a:	f24a 60e0 	movw	r0, #42720	; 0xa6e0
20000d2e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000d32:	4619      	mov	r1, r3
20000d34:	f04f 0201 	mov.w	r2, #1
20000d38:	f001 f8ae 	bl	20001e98 <MSS_UART_polled_tx>
		//    ####__
		//    #   #_
		//    #   #_
		//    ####__
		//    ______
 	}
20000d3c:	f107 0718 	add.w	r7, r7, #24
20000d40:	46bd      	mov	sp, r7
20000d42:	bd80      	pop	{r7, pc}

20000d44 <LCD_setY>:

	void LCD_setY(posY)
	{
20000d44:	b580      	push	{r7, lr}
20000d46:	b086      	sub	sp, #24
20000d48:	af00      	add	r7, sp, #0
20000d4a:	6078      	str	r0, [r7, #4]
		//posY needs to be one byte
		uint8_t message[] = {0x7C};
20000d4c:	f04f 037c 	mov.w	r3, #124	; 0x7c
20000d50:	753b      	strb	r3, [r7, #20]
		uint8_t message2[] = {0x19};
20000d52:	f04f 0319 	mov.w	r3, #25
20000d56:	743b      	strb	r3, [r7, #16]
		uint8_t message3[] = {posY};
20000d58:	687b      	ldr	r3, [r7, #4]
20000d5a:	b2db      	uxtb	r3, r3
20000d5c:	733b      	strb	r3, [r7, #12]
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
20000d5e:	f107 0314 	add.w	r3, r7, #20
20000d62:	f24a 60e0 	movw	r0, #42720	; 0xa6e0
20000d66:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000d6a:	4619      	mov	r1, r3
20000d6c:	f04f 0201 	mov.w	r2, #1
20000d70:	f001 f892 	bl	20001e98 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
20000d74:	f107 0310 	add.w	r3, r7, #16
20000d78:	f24a 60e0 	movw	r0, #42720	; 0xa6e0
20000d7c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000d80:	4619      	mov	r1, r3
20000d82:	f04f 0201 	mov.w	r2, #1
20000d86:	f001 f887 	bl	20001e98 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message3, sizeof(message3) );
20000d8a:	f107 030c 	add.w	r3, r7, #12
20000d8e:	f24a 60e0 	movw	r0, #42720	; 0xa6e0
20000d92:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000d96:	4619      	mov	r1, r3
20000d98:	f04f 0201 	mov.w	r2, #1
20000d9c:	f001 f87c 	bl	20001e98 <MSS_UART_polled_tx>
	}
20000da0:	f107 0718 	add.w	r7, r7, #24
20000da4:	46bd      	mov	sp, r7
20000da6:	bd80      	pop	{r7, pc}

20000da8 <LCD_setPos>:

	void LCD_setPos(uint8_t posX, uint8_t posY){
20000da8:	b580      	push	{r7, lr}
20000daa:	b082      	sub	sp, #8
20000dac:	af00      	add	r7, sp, #0
20000dae:	4602      	mov	r2, r0
20000db0:	460b      	mov	r3, r1
20000db2:	71fa      	strb	r2, [r7, #7]
20000db4:	71bb      	strb	r3, [r7, #6]
		LCD_setX(posX);
20000db6:	79fb      	ldrb	r3, [r7, #7]
20000db8:	4618      	mov	r0, r3
20000dba:	f7ff ff91 	bl	20000ce0 <LCD_setX>
		LCD_setY(posY);
20000dbe:	79bb      	ldrb	r3, [r7, #6]
20000dc0:	4618      	mov	r0, r3
20000dc2:	f7ff ffbf 	bl	20000d44 <LCD_setY>
	}
20000dc6:	f107 0708 	add.w	r7, r7, #8
20000dca:	46bd      	mov	sp, r7
20000dcc:	bd80      	pop	{r7, pc}
20000dce:	bf00      	nop

20000dd0 <LCD_drawLine>:
		MSS_UART_polled_tx( &g_mss_uart1, message5, sizeof(message5) );
		// @TODO: need to set delay(10); not sure how to
	}

	void LCD_drawLine(x1, y1, x2, y2, set)
	{
20000dd0:	b580      	push	{r7, lr}
20000dd2:	b08c      	sub	sp, #48	; 0x30
20000dd4:	af00      	add	r7, sp, #0
20000dd6:	60f8      	str	r0, [r7, #12]
20000dd8:	60b9      	str	r1, [r7, #8]
20000dda:	607a      	str	r2, [r7, #4]
20000ddc:	603b      	str	r3, [r7, #0]
		//draws a line from two given points. You can set and reset just as the pixel function.
		// x1, y1, x2, y2 and set are all one byte
		// not sure what set does, sparkfun didn't set it to anything
		uint8_t message[] = {0x7C};
20000dde:	f04f 037c 	mov.w	r3, #124	; 0x7c
20000de2:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
		uint8_t message2[] = {0x0C};
20000de6:	f04f 030c 	mov.w	r3, #12
20000dea:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
		uint8_t message3[] = {x1};
20000dee:	68fb      	ldr	r3, [r7, #12]
20000df0:	b2db      	uxtb	r3, r3
20000df2:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
		uint8_t message4[] = {y1};
20000df6:	68bb      	ldr	r3, [r7, #8]
20000df8:	b2db      	uxtb	r3, r3
20000dfa:	f887 3020 	strb.w	r3, [r7, #32]
		uint8_t message5[] = {x2};
20000dfe:	687b      	ldr	r3, [r7, #4]
20000e00:	b2db      	uxtb	r3, r3
20000e02:	773b      	strb	r3, [r7, #28]
		uint8_t message6[] = {y2};
20000e04:	683b      	ldr	r3, [r7, #0]
20000e06:	b2db      	uxtb	r3, r3
20000e08:	763b      	strb	r3, [r7, #24]
		uint8_t message7[] = {set};
20000e0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
20000e0c:	b2db      	uxtb	r3, r3
20000e0e:	753b      	strb	r3, [r7, #20]
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
20000e10:	f107 032c 	add.w	r3, r7, #44	; 0x2c
20000e14:	f24a 60e0 	movw	r0, #42720	; 0xa6e0
20000e18:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000e1c:	4619      	mov	r1, r3
20000e1e:	f04f 0201 	mov.w	r2, #1
20000e22:	f001 f839 	bl	20001e98 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
20000e26:	f107 0328 	add.w	r3, r7, #40	; 0x28
20000e2a:	f24a 60e0 	movw	r0, #42720	; 0xa6e0
20000e2e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000e32:	4619      	mov	r1, r3
20000e34:	f04f 0201 	mov.w	r2, #1
20000e38:	f001 f82e 	bl	20001e98 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message3, sizeof(message3) );
20000e3c:	f107 0324 	add.w	r3, r7, #36	; 0x24
20000e40:	f24a 60e0 	movw	r0, #42720	; 0xa6e0
20000e44:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000e48:	4619      	mov	r1, r3
20000e4a:	f04f 0201 	mov.w	r2, #1
20000e4e:	f001 f823 	bl	20001e98 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message4, sizeof(message4) );
20000e52:	f107 0320 	add.w	r3, r7, #32
20000e56:	f24a 60e0 	movw	r0, #42720	; 0xa6e0
20000e5a:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000e5e:	4619      	mov	r1, r3
20000e60:	f04f 0201 	mov.w	r2, #1
20000e64:	f001 f818 	bl	20001e98 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message5, sizeof(message5) );
20000e68:	f107 031c 	add.w	r3, r7, #28
20000e6c:	f24a 60e0 	movw	r0, #42720	; 0xa6e0
20000e70:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000e74:	4619      	mov	r1, r3
20000e76:	f04f 0201 	mov.w	r2, #1
20000e7a:	f001 f80d 	bl	20001e98 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message6, sizeof(message6) );
20000e7e:	f107 0318 	add.w	r3, r7, #24
20000e82:	f24a 60e0 	movw	r0, #42720	; 0xa6e0
20000e86:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000e8a:	4619      	mov	r1, r3
20000e8c:	f04f 0201 	mov.w	r2, #1
20000e90:	f001 f802 	bl	20001e98 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message7, sizeof(message7) );
20000e94:	f107 0314 	add.w	r3, r7, #20
20000e98:	f24a 60e0 	movw	r0, #42720	; 0xa6e0
20000e9c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000ea0:	4619      	mov	r1, r3
20000ea2:	f04f 0201 	mov.w	r2, #1
20000ea6:	f000 fff7 	bl	20001e98 <MSS_UART_polled_tx>
		// @TODO: need to set delay(10); not sure how to
	}
20000eaa:	f107 0730 	add.w	r7, r7, #48	; 0x30
20000eae:	46bd      	mov	sp, r7
20000eb0:	bd80      	pop	{r7, pc}
20000eb2:	bf00      	nop

20000eb4 <LCD_drawBox>:

	void LCD_drawBox(x1, y1, x2, y2, set)
	{
20000eb4:	b580      	push	{r7, lr}
20000eb6:	b08c      	sub	sp, #48	; 0x30
20000eb8:	af02      	add	r7, sp, #8
20000eba:	60f8      	str	r0, [r7, #12]
20000ebc:	60b9      	str	r1, [r7, #8]
20000ebe:	607a      	str	r2, [r7, #4]
20000ec0:	603b      	str	r3, [r7, #0]
		//draws a box from two given points. You can set and reset just as the pixel function.
		// x1, y1, x2, y2 and set are all one byte
		// not sure what set does, sparkfun didn't set it to anything
		if(set){
20000ec2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
20000ec4:	2b00      	cmp	r3, #0
20000ec6:	d056      	beq.n	20000f76 <LCD_drawBox+0xc2>
			uint8_t message[] = {0x7C};
20000ec8:	f04f 037c 	mov.w	r3, #124	; 0x7c
20000ecc:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
			uint8_t message2[] = {0x0F};
20000ed0:	f04f 030f 	mov.w	r3, #15
20000ed4:	f887 3020 	strb.w	r3, [r7, #32]
			uint8_t message3[] = {x1};
20000ed8:	68fb      	ldr	r3, [r7, #12]
20000eda:	b2db      	uxtb	r3, r3
20000edc:	773b      	strb	r3, [r7, #28]
			uint8_t message4[] = {y1};
20000ede:	68bb      	ldr	r3, [r7, #8]
20000ee0:	b2db      	uxtb	r3, r3
20000ee2:	763b      	strb	r3, [r7, #24]
			uint8_t message5[] = {x2};
20000ee4:	687b      	ldr	r3, [r7, #4]
20000ee6:	b2db      	uxtb	r3, r3
20000ee8:	753b      	strb	r3, [r7, #20]
			uint8_t message6[] = {y2};
20000eea:	683b      	ldr	r3, [r7, #0]
20000eec:	b2db      	uxtb	r3, r3
20000eee:	743b      	strb	r3, [r7, #16]
			//uint8_t message7[] = {set};
			MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
20000ef0:	f107 0324 	add.w	r3, r7, #36	; 0x24
20000ef4:	f24a 60e0 	movw	r0, #42720	; 0xa6e0
20000ef8:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000efc:	4619      	mov	r1, r3
20000efe:	f04f 0201 	mov.w	r2, #1
20000f02:	f000 ffc9 	bl	20001e98 <MSS_UART_polled_tx>
			MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
20000f06:	f107 0320 	add.w	r3, r7, #32
20000f0a:	f24a 60e0 	movw	r0, #42720	; 0xa6e0
20000f0e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000f12:	4619      	mov	r1, r3
20000f14:	f04f 0201 	mov.w	r2, #1
20000f18:	f000 ffbe 	bl	20001e98 <MSS_UART_polled_tx>
			MSS_UART_polled_tx( &g_mss_uart1, message3, sizeof(message3) );
20000f1c:	f107 031c 	add.w	r3, r7, #28
20000f20:	f24a 60e0 	movw	r0, #42720	; 0xa6e0
20000f24:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000f28:	4619      	mov	r1, r3
20000f2a:	f04f 0201 	mov.w	r2, #1
20000f2e:	f000 ffb3 	bl	20001e98 <MSS_UART_polled_tx>
			MSS_UART_polled_tx( &g_mss_uart1, message4, sizeof(message4) );
20000f32:	f107 0318 	add.w	r3, r7, #24
20000f36:	f24a 60e0 	movw	r0, #42720	; 0xa6e0
20000f3a:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000f3e:	4619      	mov	r1, r3
20000f40:	f04f 0201 	mov.w	r2, #1
20000f44:	f000 ffa8 	bl	20001e98 <MSS_UART_polled_tx>
			MSS_UART_polled_tx( &g_mss_uart1, message5, sizeof(message5) );
20000f48:	f107 0314 	add.w	r3, r7, #20
20000f4c:	f24a 60e0 	movw	r0, #42720	; 0xa6e0
20000f50:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000f54:	4619      	mov	r1, r3
20000f56:	f04f 0201 	mov.w	r2, #1
20000f5a:	f000 ff9d 	bl	20001e98 <MSS_UART_polled_tx>
			MSS_UART_polled_tx( &g_mss_uart1, message6, sizeof(message6) );
20000f5e:	f107 0310 	add.w	r3, r7, #16
20000f62:	f24a 60e0 	movw	r0, #42720	; 0xa6e0
20000f66:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000f6a:	4619      	mov	r1, r3
20000f6c:	f04f 0201 	mov.w	r2, #1
20000f70:	f000 ff92 	bl	20001e98 <MSS_UART_polled_tx>
20000f74:	e023      	b.n	20000fbe <LCD_drawBox+0x10a>
		} else{
			LCD_drawLine(x1, y1, x1, y2, 0);
20000f76:	f04f 0300 	mov.w	r3, #0
20000f7a:	9300      	str	r3, [sp, #0]
20000f7c:	68f8      	ldr	r0, [r7, #12]
20000f7e:	68b9      	ldr	r1, [r7, #8]
20000f80:	68fa      	ldr	r2, [r7, #12]
20000f82:	683b      	ldr	r3, [r7, #0]
20000f84:	f7ff ff24 	bl	20000dd0 <LCD_drawLine>
			LCD_drawLine(x1, y1, x2, y1, 0);
20000f88:	f04f 0300 	mov.w	r3, #0
20000f8c:	9300      	str	r3, [sp, #0]
20000f8e:	68f8      	ldr	r0, [r7, #12]
20000f90:	68b9      	ldr	r1, [r7, #8]
20000f92:	687a      	ldr	r2, [r7, #4]
20000f94:	68bb      	ldr	r3, [r7, #8]
20000f96:	f7ff ff1b 	bl	20000dd0 <LCD_drawLine>
			//LCD_drawLine(x2, y2, x1, y2, 1);
			LCD_drawLine(x1, y2, x2, y2, 0);
20000f9a:	f04f 0300 	mov.w	r3, #0
20000f9e:	9300      	str	r3, [sp, #0]
20000fa0:	68f8      	ldr	r0, [r7, #12]
20000fa2:	6839      	ldr	r1, [r7, #0]
20000fa4:	687a      	ldr	r2, [r7, #4]
20000fa6:	683b      	ldr	r3, [r7, #0]
20000fa8:	f7ff ff12 	bl	20000dd0 <LCD_drawLine>
			//LCD_drawLine(x2, y2, x2, y1, 1);
			LCD_drawLine(x2, y1, x2, y2, 0);
20000fac:	f04f 0300 	mov.w	r3, #0
20000fb0:	9300      	str	r3, [sp, #0]
20000fb2:	6878      	ldr	r0, [r7, #4]
20000fb4:	68b9      	ldr	r1, [r7, #8]
20000fb6:	687a      	ldr	r2, [r7, #4]
20000fb8:	683b      	ldr	r3, [r7, #0]
20000fba:	f7ff ff09 	bl	20000dd0 <LCD_drawLine>
		}
		//MSS_UART_polled_tx( &g_mss_uart1, message7, sizeof(message7) );
		// @TODO: need to set delay(10); not sure how to
	}
20000fbe:	f107 0728 	add.w	r7, r7, #40	; 0x28
20000fc2:	46bd      	mov	sp, r7
20000fc4:	bd80      	pop	{r7, pc}
20000fc6:	bf00      	nop

20000fc8 <getByte>:
///////////////////////////////////////////////////////////////////////////////
// SPI routines

// SPI sends as it receives so we need a getByte routine that
// takes an output data argument
uint8_t getByte(uint8_t out) {
20000fc8:	b580      	push	{r7, lr}
20000fca:	b084      	sub	sp, #16
20000fcc:	af00      	add	r7, sp, #0
20000fce:	4603      	mov	r3, r0
20000fd0:	71fb      	strb	r3, [r7, #7]

    uint8_t in_rx;

    MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
20000fd2:	f24a 7030 	movw	r0, #42800	; 0xa730
20000fd6:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000fda:	f04f 0100 	mov.w	r1, #0
20000fde:	f001 fba5 	bl	2000272c <MSS_SPI_set_slave_select>
    in_rx = MSS_SPI_transfer_frame(&g_mss_spi1, out);
20000fe2:	79fb      	ldrb	r3, [r7, #7]
20000fe4:	f24a 7030 	movw	r0, #42800	; 0xa730
20000fe8:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000fec:	4619      	mov	r1, r3
20000fee:	f001 fc69 	bl	200028c4 <MSS_SPI_transfer_frame>
20000ff2:	4603      	mov	r3, r0
20000ff4:	73fb      	strb	r3, [r7, #15]
    MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
20000ff6:	f24a 7030 	movw	r0, #42800	; 0xa730
20000ffa:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000ffe:	f04f 0100 	mov.w	r1, #0
20001002:	f001 fc17 	bl	20002834 <MSS_SPI_clear_slave_select>

    return in_rx;
20001006:	7bfb      	ldrb	r3, [r7, #15]
}
20001008:	4618      	mov	r0, r3
2000100a:	f107 0710 	add.w	r7, r7, #16
2000100e:	46bd      	mov	sp, r7
20001010:	bd80      	pop	{r7, pc}
20001012:	bf00      	nop

20001014 <getWord>:

uint16_t getWord() {
20001014:	b580      	push	{r7, lr}
20001016:	b082      	sub	sp, #8
20001018:	af00      	add	r7, sp, #0
    // ordering is big endian because Pixy is sending 16 bits through SPI
    uint16_t w;
    uint8_t c, cout = 0;
2000101a:	f04f 0300 	mov.w	r3, #0
2000101e:	71fb      	strb	r3, [r7, #7]

    if (g_outLen) {
20001020:	f24a 638c 	movw	r3, #42636	; 0xa68c
20001024:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001028:	781b      	ldrb	r3, [r3, #0]
2000102a:	2b00      	cmp	r3, #0
2000102c:	d035      	beq.n	2000109a <getWord+0x86>
        w = getByte(PIXY_SYNC_BYTE_DATA);
2000102e:	f04f 005b 	mov.w	r0, #91	; 0x5b
20001032:	f7ff ffc9 	bl	20000fc8 <getByte>
20001036:	4603      	mov	r3, r0
20001038:	80bb      	strh	r3, [r7, #4]
        cout = g_outBuf[g_outReadIndex++];
2000103a:	f24a 638d 	movw	r3, #42637	; 0xa68d
2000103e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001042:	781a      	ldrb	r2, [r3, #0]
20001044:	4611      	mov	r1, r2
20001046:	f24a 634c 	movw	r3, #42572	; 0xa64c
2000104a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000104e:	5c5b      	ldrb	r3, [r3, r1]
20001050:	71fb      	strb	r3, [r7, #7]
20001052:	f102 0301 	add.w	r3, r2, #1
20001056:	b2da      	uxtb	r2, r3
20001058:	f24a 638d 	movw	r3, #42637	; 0xa68d
2000105c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001060:	701a      	strb	r2, [r3, #0]
        g_outLen--;
20001062:	f24a 638c 	movw	r3, #42636	; 0xa68c
20001066:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000106a:	781b      	ldrb	r3, [r3, #0]
2000106c:	f103 33ff 	add.w	r3, r3, #4294967295
20001070:	b2da      	uxtb	r2, r3
20001072:	f24a 638c 	movw	r3, #42636	; 0xa68c
20001076:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000107a:	701a      	strb	r2, [r3, #0]
        if (g_outReadIndex == PIXY_OUTBUF_SIZE)
2000107c:	f24a 638d 	movw	r3, #42637	; 0xa68d
20001080:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001084:	781b      	ldrb	r3, [r3, #0]
20001086:	2b40      	cmp	r3, #64	; 0x40
20001088:	d10e      	bne.n	200010a8 <getWord+0x94>
            g_outReadIndex = 0;
2000108a:	f24a 638d 	movw	r3, #42637	; 0xa68d
2000108e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001092:	f04f 0200 	mov.w	r2, #0
20001096:	701a      	strb	r2, [r3, #0]
20001098:	e007      	b.n	200010aa <getWord+0x96>
    } else
        w = getByte(PIXY_SYNC_BYTE);  // send out sync byte
2000109a:	f04f 005a 	mov.w	r0, #90	; 0x5a
2000109e:	f7ff ff93 	bl	20000fc8 <getByte>
200010a2:	4603      	mov	r3, r0
200010a4:	80bb      	strh	r3, [r7, #4]
200010a6:	e000      	b.n	200010aa <getWord+0x96>
    if (g_outLen) {
        w = getByte(PIXY_SYNC_BYTE_DATA);
        cout = g_outBuf[g_outReadIndex++];
        g_outLen--;
        if (g_outReadIndex == PIXY_OUTBUF_SIZE)
            g_outReadIndex = 0;
200010a8:	bf00      	nop
    } else
        w = getByte(PIXY_SYNC_BYTE);  // send out sync byte

    w <<= 8;
200010aa:	88bb      	ldrh	r3, [r7, #4]
200010ac:	ea4f 2303 	mov.w	r3, r3, lsl #8
200010b0:	80bb      	strh	r3, [r7, #4]
    c = getByte(cout);  // send out data byte
200010b2:	79fb      	ldrb	r3, [r7, #7]
200010b4:	4618      	mov	r0, r3
200010b6:	f7ff ff87 	bl	20000fc8 <getByte>
200010ba:	4603      	mov	r3, r0
200010bc:	71bb      	strb	r3, [r7, #6]
    w |= c;
200010be:	79ba      	ldrb	r2, [r7, #6]
200010c0:	88bb      	ldrh	r3, [r7, #4]
200010c2:	ea42 0303 	orr.w	r3, r2, r3
200010c6:	80bb      	strh	r3, [r7, #4]

    return w;
200010c8:	88bb      	ldrh	r3, [r7, #4]
}
200010ca:	4618      	mov	r0, r3
200010cc:	f107 0708 	add.w	r7, r7, #8
200010d0:	46bd      	mov	sp, r7
200010d2:	bd80      	pop	{r7, pc}

200010d4 <Pixy_init>:
    return len;
}
// end SPI routines
///////////////////////////////////////////////////////////////////////////////

void Pixy_init() {
200010d4:	b580      	push	{r7, lr}
200010d6:	b084      	sub	sp, #16
200010d8:	af02      	add	r7, sp, #8
    g_blocks = (pixy_block_t *)malloc(sizeof(pixy_block_t) * PIXY_ARRAYSIZE);
200010da:	f44f 6096 	mov.w	r0, #1200	; 0x4b0
200010de:	f002 ff27 	bl	20003f30 <malloc>
200010e2:	4603      	mov	r3, r0
200010e4:	461a      	mov	r2, r3
200010e6:	f24a 63d8 	movw	r3, #42712	; 0xa6d8
200010ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
200010ee:	601a      	str	r2, [r3, #0]

    const uint8_t frame_size = 8;  // Single byte for Pixy
200010f0:	f04f 0308 	mov.w	r3, #8
200010f4:	71fb      	strb	r3, [r7, #7]

    MSS_SPI_init(&g_mss_spi1);
200010f6:	f24a 7030 	movw	r0, #42800	; 0xa730
200010fa:	f2c2 0000 	movt	r0, #8192	; 0x2000
200010fe:	f001 f93b 	bl	20002378 <MSS_SPI_init>
    MSS_SPI_configure_master_mode(
20001102:	79fb      	ldrb	r3, [r7, #7]
20001104:	9300      	str	r3, [sp, #0]
20001106:	f24a 7030 	movw	r0, #42800	; 0xa730
2000110a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000110e:	f04f 0100 	mov.w	r1, #0
20001112:	f04f 0200 	mov.w	r2, #0
20001116:	f04f 0307 	mov.w	r3, #7
2000111a:	f001 fa77 	bl	2000260c <MSS_SPI_configure_master_mode>
          &g_mss_spi1, MSS_SPI_SLAVE_0,
          MSS_SPI_MODE0,         // based on Pixy documentation
          MSS_SPI_PCLK_DIV_256,  // can be between 256 and 2
          frame_size);
}
2000111e:	f107 0708 	add.w	r7, r7, #8
20001122:	46bd      	mov	sp, r7
20001124:	bd80      	pop	{r7, pc}
20001126:	bf00      	nop

20001128 <Pixy_get_start>:

int Pixy_get_start(void) {
20001128:	b580      	push	{r7, lr}
2000112a:	b082      	sub	sp, #8
2000112c:	af00      	add	r7, sp, #0
    uint16_t w, lastw;

    lastw = 0xffff;
2000112e:	f64f 73ff 	movw	r3, #65535	; 0xffff
20001132:	80fb      	strh	r3, [r7, #6]

    while (1) {
        w = getWord();
20001134:	f7ff ff6e 	bl	20001014 <getWord>
20001138:	4603      	mov	r3, r0
2000113a:	80bb      	strh	r3, [r7, #4]
        if (w == 0 && lastw == 0)
2000113c:	88bb      	ldrh	r3, [r7, #4]
2000113e:	2b00      	cmp	r3, #0
20001140:	d105      	bne.n	2000114e <Pixy_get_start+0x26>
20001142:	88fb      	ldrh	r3, [r7, #6]
20001144:	2b00      	cmp	r3, #0
20001146:	d102      	bne.n	2000114e <Pixy_get_start+0x26>
            return 0;  // no start code
20001148:	f04f 0300 	mov.w	r3, #0
2000114c:	e033      	b.n	200011b6 <Pixy_get_start+0x8e>
        else if (w == PIXY_START_WORD && lastw == PIXY_START_WORD) {
2000114e:	88ba      	ldrh	r2, [r7, #4]
20001150:	f64a 2355 	movw	r3, #43605	; 0xaa55
20001154:	429a      	cmp	r2, r3
20001156:	d10e      	bne.n	20001176 <Pixy_get_start+0x4e>
20001158:	88fa      	ldrh	r2, [r7, #6]
2000115a:	f64a 2355 	movw	r3, #43605	; 0xaa55
2000115e:	429a      	cmp	r2, r3
20001160:	d109      	bne.n	20001176 <Pixy_get_start+0x4e>
            g_blockType = NORMAL_BLOCK;
20001162:	f24a 63dc 	movw	r3, #42716	; 0xa6dc
20001166:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000116a:	f04f 0200 	mov.w	r2, #0
2000116e:	701a      	strb	r2, [r3, #0]
            return 1;  // code found!
20001170:	f04f 0301 	mov.w	r3, #1
20001174:	e01f      	b.n	200011b6 <Pixy_get_start+0x8e>
        } else if (w == PIXY_START_WORD_CC && lastw == PIXY_START_WORD) {
20001176:	88ba      	ldrh	r2, [r7, #4]
20001178:	f64a 2356 	movw	r3, #43606	; 0xaa56
2000117c:	429a      	cmp	r2, r3
2000117e:	d10e      	bne.n	2000119e <Pixy_get_start+0x76>
20001180:	88fa      	ldrh	r2, [r7, #6]
20001182:	f64a 2355 	movw	r3, #43605	; 0xaa55
20001186:	429a      	cmp	r2, r3
20001188:	d109      	bne.n	2000119e <Pixy_get_start+0x76>
            g_blockType = CC_BLOCK;  // found color code block
2000118a:	f24a 63dc 	movw	r3, #42716	; 0xa6dc
2000118e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001192:	f04f 0201 	mov.w	r2, #1
20001196:	701a      	strb	r2, [r3, #0]
            return 1;
20001198:	f04f 0301 	mov.w	r3, #1
2000119c:	e00b      	b.n	200011b6 <Pixy_get_start+0x8e>
        } else if (w == PIXY_START_WORDX)
2000119e:	88ba      	ldrh	r2, [r7, #4]
200011a0:	f245 53aa 	movw	r3, #21930	; 0x55aa
200011a4:	429a      	cmp	r2, r3
200011a6:	d103      	bne.n	200011b0 <Pixy_get_start+0x88>
            getByte(0);  // we're out of sync! (backwards)
200011a8:	f04f 0000 	mov.w	r0, #0
200011ac:	f7ff ff0c 	bl	20000fc8 <getByte>

        lastw = w;
200011b0:	88bb      	ldrh	r3, [r7, #4]
200011b2:	80fb      	strh	r3, [r7, #6]
    }
200011b4:	e7be      	b.n	20001134 <Pixy_get_start+0xc>
}
200011b6:	4618      	mov	r0, r3
200011b8:	f107 0708 	add.w	r7, r7, #8
200011bc:	46bd      	mov	sp, r7
200011be:	bd80      	pop	{r7, pc}

200011c0 <Pixy_get_blocks>:

uint16_t Pixy_get_blocks(uint16_t max_blocks) {
200011c0:	b580      	push	{r7, lr}
200011c2:	b086      	sub	sp, #24
200011c4:	af00      	add	r7, sp, #0
200011c6:	4603      	mov	r3, r0
200011c8:	80fb      	strh	r3, [r7, #6]
    uint8_t i;
    uint16_t w, blockCount, checksum, sum;
    pixy_block_t *block;

    if (!g_skipStart) {
200011ca:	f24a 6390 	movw	r3, #42640	; 0xa690
200011ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
200011d2:	681b      	ldr	r3, [r3, #0]
200011d4:	2b00      	cmp	r3, #0
200011d6:	d107      	bne.n	200011e8 <Pixy_get_blocks+0x28>
        if (Pixy_get_start() == 0)
200011d8:	f7ff ffa6 	bl	20001128 <Pixy_get_start>
200011dc:	4603      	mov	r3, r0
200011de:	2b00      	cmp	r3, #0
200011e0:	d10a      	bne.n	200011f8 <Pixy_get_blocks+0x38>
            return 0;
200011e2:	f04f 0300 	mov.w	r3, #0
200011e6:	e0b1      	b.n	2000134c <Pixy_get_blocks+0x18c>
    } else
        g_skipStart = 0;
200011e8:	f24a 6390 	movw	r3, #42640	; 0xa690
200011ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
200011f0:	f04f 0200 	mov.w	r2, #0
200011f4:	601a      	str	r2, [r3, #0]
200011f6:	e000      	b.n	200011fa <Pixy_get_blocks+0x3a>
    uint16_t w, blockCount, checksum, sum;
    pixy_block_t *block;

    if (!g_skipStart) {
        if (Pixy_get_start() == 0)
            return 0;
200011f8:	bf00      	nop
    } else
        g_skipStart = 0;

    for (blockCount = 0;
200011fa:	f04f 0300 	mov.w	r3, #0
200011fe:	81fb      	strh	r3, [r7, #14]
20001200:	e09b      	b.n	2000133a <Pixy_get_blocks+0x17a>
         blockCount < max_blocks && blockCount < PIXY_ARRAYSIZE;) {
        checksum = getWord();
20001202:	f7ff ff07 	bl	20001014 <getWord>
20001206:	4603      	mov	r3, r0
20001208:	823b      	strh	r3, [r7, #16]
        if (checksum ==
2000120a:	8a3a      	ldrh	r2, [r7, #16]
2000120c:	f64a 2355 	movw	r3, #43605	; 0xaa55
20001210:	429a      	cmp	r2, r3
20001212:	d10f      	bne.n	20001234 <Pixy_get_blocks+0x74>
            PIXY_START_WORD)  // we've reached the beginning of the next frame
        {
            g_skipStart = 1;
20001214:	f24a 6390 	movw	r3, #42640	; 0xa690
20001218:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000121c:	f04f 0201 	mov.w	r2, #1
20001220:	601a      	str	r2, [r3, #0]
            g_blockType = NORMAL_BLOCK;
20001222:	f24a 63dc 	movw	r3, #42716	; 0xa6dc
20001226:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000122a:	f04f 0200 	mov.w	r2, #0
2000122e:	701a      	strb	r2, [r3, #0]
            return blockCount;
20001230:	89fb      	ldrh	r3, [r7, #14]
20001232:	e08b      	b.n	2000134c <Pixy_get_blocks+0x18c>
        } else if (checksum == PIXY_START_WORD_CC) {
20001234:	8a3a      	ldrh	r2, [r7, #16]
20001236:	f64a 2356 	movw	r3, #43606	; 0xaa56
2000123a:	429a      	cmp	r2, r3
2000123c:	d10f      	bne.n	2000125e <Pixy_get_blocks+0x9e>
            g_skipStart = 1;
2000123e:	f24a 6390 	movw	r3, #42640	; 0xa690
20001242:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001246:	f04f 0201 	mov.w	r2, #1
2000124a:	601a      	str	r2, [r3, #0]
            g_blockType = CC_BLOCK;
2000124c:	f24a 63dc 	movw	r3, #42716	; 0xa6dc
20001250:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001254:	f04f 0201 	mov.w	r2, #1
20001258:	701a      	strb	r2, [r3, #0]
            return blockCount;
2000125a:	89fb      	ldrh	r3, [r7, #14]
2000125c:	e076      	b.n	2000134c <Pixy_get_blocks+0x18c>
        } else if (checksum == 0)
2000125e:	8a3b      	ldrh	r3, [r7, #16]
20001260:	2b00      	cmp	r3, #0
20001262:	d101      	bne.n	20001268 <Pixy_get_blocks+0xa8>
            return blockCount;
20001264:	89fb      	ldrh	r3, [r7, #14]
20001266:	e071      	b.n	2000134c <Pixy_get_blocks+0x18c>

        block = g_blocks + blockCount;
20001268:	f24a 63d8 	movw	r3, #42712	; 0xa6d8
2000126c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001270:	6819      	ldr	r1, [r3, #0]
20001272:	89fa      	ldrh	r2, [r7, #14]
20001274:	4613      	mov	r3, r2
20001276:	ea4f 0343 	mov.w	r3, r3, lsl #1
2000127a:	4413      	add	r3, r2
2000127c:	ea4f 0383 	mov.w	r3, r3, lsl #2
20001280:	440b      	add	r3, r1
20001282:	617b      	str	r3, [r7, #20]

        for (i = 0, sum = 0; i < sizeof(pixy_block_t) / sizeof(uint16_t); i++) {
20001284:	f04f 0300 	mov.w	r3, #0
20001288:	72fb      	strb	r3, [r7, #11]
2000128a:	f04f 0300 	mov.w	r3, #0
2000128e:	827b      	strh	r3, [r7, #18]
20001290:	e021      	b.n	200012d6 <Pixy_get_blocks+0x116>
            if (g_blockType == NORMAL_BLOCK &&
20001292:	f24a 63dc 	movw	r3, #42716	; 0xa6dc
20001296:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000129a:	781b      	ldrb	r3, [r3, #0]
2000129c:	2b00      	cmp	r3, #0
2000129e:	d107      	bne.n	200012b0 <Pixy_get_blocks+0xf0>
200012a0:	7afb      	ldrb	r3, [r7, #11]
200012a2:	2b04      	cmp	r3, #4
200012a4:	d904      	bls.n	200012b0 <Pixy_get_blocks+0xf0>
                i >= 5)  // no angle for normal block
            {
                block->angle = 0;
200012a6:	697b      	ldr	r3, [r7, #20]
200012a8:	f04f 0200 	mov.w	r2, #0
200012ac:	815a      	strh	r2, [r3, #10]
                break;
200012ae:	e015      	b.n	200012dc <Pixy_get_blocks+0x11c>
            }
            w = getWord();
200012b0:	f7ff feb0 	bl	20001014 <getWord>
200012b4:	4603      	mov	r3, r0
200012b6:	81bb      	strh	r3, [r7, #12]
            sum += w;
200012b8:	8a7a      	ldrh	r2, [r7, #18]
200012ba:	89bb      	ldrh	r3, [r7, #12]
200012bc:	4413      	add	r3, r2
200012be:	827b      	strh	r3, [r7, #18]
            *((uint16_t *)block + i) = w;
200012c0:	697a      	ldr	r2, [r7, #20]
200012c2:	7afb      	ldrb	r3, [r7, #11]
200012c4:	ea4f 0343 	mov.w	r3, r3, lsl #1
200012c8:	4413      	add	r3, r2
200012ca:	89ba      	ldrh	r2, [r7, #12]
200012cc:	801a      	strh	r2, [r3, #0]
        } else if (checksum == 0)
            return blockCount;

        block = g_blocks + blockCount;

        for (i = 0, sum = 0; i < sizeof(pixy_block_t) / sizeof(uint16_t); i++) {
200012ce:	7afb      	ldrb	r3, [r7, #11]
200012d0:	f103 0301 	add.w	r3, r3, #1
200012d4:	72fb      	strb	r3, [r7, #11]
200012d6:	7afb      	ldrb	r3, [r7, #11]
200012d8:	2b05      	cmp	r3, #5
200012da:	d9da      	bls.n	20001292 <Pixy_get_blocks+0xd2>
            sum += w;
            *((uint16_t *)block + i) = w;
        }

        // check checksum
        if (checksum == sum)
200012dc:	8a3a      	ldrh	r2, [r7, #16]
200012de:	8a7b      	ldrh	r3, [r7, #18]
200012e0:	429a      	cmp	r2, r3
200012e2:	d104      	bne.n	200012ee <Pixy_get_blocks+0x12e>
            blockCount++;
200012e4:	89fb      	ldrh	r3, [r7, #14]
200012e6:	f103 0301 	add.w	r3, r3, #1
200012ea:	81fb      	strh	r3, [r7, #14]
200012ec:	e005      	b.n	200012fa <Pixy_get_blocks+0x13a>
        else
            printf("checksum error!\n");
200012ee:	f649 502c 	movw	r0, #40236	; 0x9d2c
200012f2:	f2c2 0000 	movt	r0, #8192	; 0x2000
200012f6:	f003 fa99 	bl	2000482c <puts>

        w = getWord();
200012fa:	f7ff fe8b 	bl	20001014 <getWord>
200012fe:	4603      	mov	r3, r0
20001300:	81bb      	strh	r3, [r7, #12]
        if (w == PIXY_START_WORD)
20001302:	89ba      	ldrh	r2, [r7, #12]
20001304:	f64a 2355 	movw	r3, #43605	; 0xaa55
20001308:	429a      	cmp	r2, r3
2000130a:	d107      	bne.n	2000131c <Pixy_get_blocks+0x15c>
            g_blockType = NORMAL_BLOCK;
2000130c:	f24a 63dc 	movw	r3, #42716	; 0xa6dc
20001310:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001314:	f04f 0200 	mov.w	r2, #0
20001318:	701a      	strb	r2, [r3, #0]
2000131a:	e00e      	b.n	2000133a <Pixy_get_blocks+0x17a>
        else if (w == PIXY_START_WORD_CC)
2000131c:	89ba      	ldrh	r2, [r7, #12]
2000131e:	f64a 2356 	movw	r3, #43606	; 0xaa56
20001322:	429a      	cmp	r2, r3
20001324:	d107      	bne.n	20001336 <Pixy_get_blocks+0x176>
            g_blockType = CC_BLOCK;
20001326:	f24a 63dc 	movw	r3, #42716	; 0xa6dc
2000132a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000132e:	f04f 0201 	mov.w	r2, #1
20001332:	701a      	strb	r2, [r3, #0]
20001334:	e001      	b.n	2000133a <Pixy_get_blocks+0x17a>
        else
            return blockCount;
20001336:	89fb      	ldrh	r3, [r7, #14]
20001338:	e008      	b.n	2000134c <Pixy_get_blocks+0x18c>
        if (Pixy_get_start() == 0)
            return 0;
    } else
        g_skipStart = 0;

    for (blockCount = 0;
2000133a:	89fa      	ldrh	r2, [r7, #14]
2000133c:	88fb      	ldrh	r3, [r7, #6]
2000133e:	429a      	cmp	r2, r3
20001340:	d203      	bcs.n	2000134a <Pixy_get_blocks+0x18a>
20001342:	89fb      	ldrh	r3, [r7, #14]
20001344:	2b63      	cmp	r3, #99	; 0x63
20001346:	f67f af5c 	bls.w	20001202 <Pixy_get_blocks+0x42>
2000134a:	e7ff      	b.n	2000134c <Pixy_get_blocks+0x18c>
        else if (w == PIXY_START_WORD_CC)
            g_blockType = CC_BLOCK;
        else
            return blockCount;
    }
}
2000134c:	4618      	mov	r0, r3
2000134e:	f107 0718 	add.w	r7, r7, #24
20001352:	46bd      	mov	sp, r7
20001354:	bd80      	pop	{r7, pc}
20001356:	bf00      	nop

20001358 <Pixy_get_target_location>:
    if (Pixy_get_blocks(1) == 0)
        return NULL;
    return g_blocks;
}

int Pixy_get_target_location(target_pos_t* target) {
20001358:	b580      	push	{r7, lr}
2000135a:	b082      	sub	sp, #8
2000135c:	af00      	add	r7, sp, #0
2000135e:	6078      	str	r0, [r7, #4]

    // get a block and make sure g_blocks is valid
    if(Pixy_get_blocks(1) == 0) {
20001360:	f04f 0001 	mov.w	r0, #1
20001364:	f7ff ff2c 	bl	200011c0 <Pixy_get_blocks>
20001368:	4603      	mov	r3, r0
2000136a:	2b00      	cmp	r3, #0
2000136c:	d102      	bne.n	20001374 <Pixy_get_target_location+0x1c>
        return -1;
2000136e:	f04f 33ff 	mov.w	r3, #4294967295
20001372:	e013      	b.n	2000139c <Pixy_get_target_location+0x44>
    }

    target->x = g_blocks[0].x;
20001374:	f24a 63d8 	movw	r3, #42712	; 0xa6d8
20001378:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000137c:	681b      	ldr	r3, [r3, #0]
2000137e:	885b      	ldrh	r3, [r3, #2]
20001380:	461a      	mov	r2, r3
20001382:	687b      	ldr	r3, [r7, #4]
20001384:	801a      	strh	r2, [r3, #0]
    target->y = g_blocks[0].y;
20001386:	f24a 63d8 	movw	r3, #42712	; 0xa6d8
2000138a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000138e:	681b      	ldr	r3, [r3, #0]
20001390:	889b      	ldrh	r3, [r3, #4]
20001392:	461a      	mov	r2, r3
20001394:	687b      	ldr	r3, [r7, #4]
20001396:	805a      	strh	r2, [r3, #2]

    return 0;
20001398:	f04f 0300 	mov.w	r3, #0
}
2000139c:	4618      	mov	r0, r3
2000139e:	f107 0708 	add.w	r7, r7, #8
200013a2:	46bd      	mov	sp, r7
200013a4:	bd80      	pop	{r7, pc}
200013a6:	bf00      	nop

200013a8 <n64_get_state>:

#include "n64_driver.h"

// read the current state
void n64_get_state(n64_state_t* state)
{
200013a8:	b580      	push	{r7, lr}
200013aa:	b084      	sub	sp, #16
200013ac:	af00      	add	r7, sp, #0
200013ae:	6078      	str	r0, [r7, #4]
    volatile n64_state_t* address = (volatile n64_state_t*)N64_ADDR;
200013b0:	f240 0300 	movw	r3, #0
200013b4:	f2c4 0305 	movt	r3, #16389	; 0x4005
200013b8:	60fb      	str	r3, [r7, #12]
    *state = *address;
200013ba:	687a      	ldr	r2, [r7, #4]
200013bc:	68fb      	ldr	r3, [r7, #12]
200013be:	4611      	mov	r1, r2
200013c0:	461a      	mov	r2, r3
200013c2:	f04f 0304 	mov.w	r3, #4
200013c6:	4608      	mov	r0, r1
200013c8:	4611      	mov	r1, r2
200013ca:	461a      	mov	r2, r3
200013cc:	f003 f88a 	bl	200044e4 <memcpy>
}
200013d0:	f107 0710 	add.w	r7, r7, #16
200013d4:	46bd      	mov	sp, r7
200013d6:	bd80      	pop	{r7, pc}

200013d8 <n64_reset>:

// send a reset signal
void n64_reset()
{
200013d8:	b480      	push	{r7}
200013da:	b083      	sub	sp, #12
200013dc:	af00      	add	r7, sp, #0
    volatile uint32_t* address = (volatile uint32_t*)N64_ADDR;
200013de:	f240 0300 	movw	r3, #0
200013e2:	f2c4 0305 	movt	r3, #16389	; 0x4005
200013e6:	607b      	str	r3, [r7, #4]
    *address = N64_RESET;
200013e8:	687b      	ldr	r3, [r7, #4]
200013ea:	f04f 02ff 	mov.w	r2, #255	; 0xff
200013ee:	601a      	str	r2, [r3, #0]
}
200013f0:	f107 070c 	add.w	r7, r7, #12
200013f4:	46bd      	mov	sp, r7
200013f6:	bc80      	pop	{r7}
200013f8:	4770      	bx	lr
200013fa:	bf00      	nop

200013fc <n64_enable>:

// enable button polling
void n64_enable()
{
200013fc:	b480      	push	{r7}
200013fe:	b083      	sub	sp, #12
20001400:	af00      	add	r7, sp, #0
    volatile uint32_t* address = (volatile uint32_t*)N64_ADDR;
20001402:	f240 0300 	movw	r3, #0
20001406:	f2c4 0305 	movt	r3, #16389	; 0x4005
2000140a:	607b      	str	r3, [r7, #4]
    *address = N64_GET_BUTTONS;
2000140c:	687b      	ldr	r3, [r7, #4]
2000140e:	f04f 0201 	mov.w	r2, #1
20001412:	601a      	str	r2, [r3, #0]
}
20001414:	f107 070c 	add.w	r7, r7, #12
20001418:	46bd      	mov	sp, r7
2000141a:	bc80      	pop	{r7}
2000141c:	4770      	bx	lr
2000141e:	bf00      	nop

20001420 <_map_n64_to_pwm_val>:
        state->Y_axis
    );
}

#define SERVO_NEUTRAL 150000
uint32_t _map_n64_to_pwm_val(int8_t val) {
20001420:	b480      	push	{r7}
20001422:	b085      	sub	sp, #20
20001424:	af00      	add	r7, sp, #0
20001426:	4603      	mov	r3, r0
20001428:	71fb      	strb	r3, [r7, #7]

	// apply deadzone
	if (val < N64_ANALOG_DEADZONE && val > -N64_ANALOG_DEADZONE) {
2000142a:	f997 3007 	ldrsb.w	r3, [r7, #7]
2000142e:	2b06      	cmp	r3, #6
20001430:	dc07      	bgt.n	20001442 <_map_n64_to_pwm_val+0x22>
20001432:	f997 3007 	ldrsb.w	r3, [r7, #7]
20001436:	f113 0f06 	cmn.w	r3, #6
2000143a:	db02      	blt.n	20001442 <_map_n64_to_pwm_val+0x22>
		val = 0;
2000143c:	f04f 0300 	mov.w	r3, #0
20001440:	71fb      	strb	r3, [r7, #7]
	}
	// apply upper bound
	if (val > N64_ANALOG_MAX) {
20001442:	f997 3007 	ldrsb.w	r3, [r7, #7]
20001446:	2b50      	cmp	r3, #80	; 0x50
20001448:	dd03      	ble.n	20001452 <_map_n64_to_pwm_val+0x32>
		val = N64_ANALOG_MAX;
2000144a:	f04f 0350 	mov.w	r3, #80	; 0x50
2000144e:	71fb      	strb	r3, [r7, #7]
20001450:	e007      	b.n	20001462 <_map_n64_to_pwm_val+0x42>
	}
	else if (val < -N64_ANALOG_MAX) {
20001452:	f997 3007 	ldrsb.w	r3, [r7, #7]
20001456:	f113 0f50 	cmn.w	r3, #80	; 0x50
2000145a:	da02      	bge.n	20001462 <_map_n64_to_pwm_val+0x42>
		val = -N64_ANALOG_MAX;
2000145c:	f06f 034f 	mvn.w	r3, #79	; 0x4f
20001460:	71fb      	strb	r3, [r7, #7]
	}

	// calculate scaling factor
	int32_t scaling_factor = val * N64_ANALOG_TO_PWM_CYCLES;
20001462:	f997 3007 	ldrsb.w	r3, [r7, #7]
20001466:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
2000146a:	fb02 f303 	mul.w	r3, r2, r3
2000146e:	60fb      	str	r3, [r7, #12]

	// final pwm value
	return SERVO_NEUTRAL - scaling_factor;
20001470:	68fb      	ldr	r3, [r7, #12]
20001472:	f5c3 3312 	rsb	r3, r3, #149504	; 0x24800
20001476:	f503 73f8 	add.w	r3, r3, #496	; 0x1f0
}
2000147a:	4618      	mov	r0, r3
2000147c:	f107 0714 	add.w	r7, r7, #20
20001480:	46bd      	mov	sp, r7
20001482:	bc80      	pop	{r7}
20001484:	4770      	bx	lr
20001486:	bf00      	nop

20001488 <map_n64_analog_to_servo_pwm>:


void map_n64_analog_to_servo_pwm(n64_state_t* state, n64_to_pwm_t* pwm_vals) {
20001488:	b580      	push	{r7, lr}
2000148a:	b082      	sub	sp, #8
2000148c:	af00      	add	r7, sp, #0
2000148e:	6078      	str	r0, [r7, #4]
20001490:	6039      	str	r1, [r7, #0]

	pwm_vals->x_pwm = _map_n64_to_pwm_val(state->X_axis);
20001492:	687b      	ldr	r3, [r7, #4]
20001494:	789b      	ldrb	r3, [r3, #2]
20001496:	b25b      	sxtb	r3, r3
20001498:	4618      	mov	r0, r3
2000149a:	f7ff ffc1 	bl	20001420 <_map_n64_to_pwm_val>
2000149e:	4602      	mov	r2, r0
200014a0:	683b      	ldr	r3, [r7, #0]
200014a2:	601a      	str	r2, [r3, #0]
	pwm_vals->y_pwm = _map_n64_to_pwm_val(state->Y_axis);
200014a4:	687b      	ldr	r3, [r7, #4]
200014a6:	78db      	ldrb	r3, [r3, #3]
200014a8:	b25b      	sxtb	r3, r3
200014aa:	4618      	mov	r0, r3
200014ac:	f7ff ffb8 	bl	20001420 <_map_n64_to_pwm_val>
200014b0:	4602      	mov	r2, r0
200014b2:	683b      	ldr	r3, [r7, #0]
200014b4:	605a      	str	r2, [r3, #4]
}
200014b6:	f107 0708 	add.w	r7, r7, #8
200014ba:	46bd      	mov	sp, r7
200014bc:	bd80      	pop	{r7, pc}
200014be:	bf00      	nop

200014c0 <set_x_servo_analog_pw>:

#include "servo_control.h"

void set_x_servo_analog_pw(uint32_t new_pw) {
200014c0:	b480      	push	{r7}
200014c2:	b083      	sub	sp, #12
200014c4:	af00      	add	r7, sp, #0
200014c6:	6078      	str	r0, [r7, #4]
    static uint32_t current_pw = 0xFFFFFFFF;

    if (new_pw == current_pw) {
200014c8:	f24a 1320 	movw	r3, #41248	; 0xa120
200014cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200014d0:	681b      	ldr	r3, [r3, #0]
200014d2:	687a      	ldr	r2, [r7, #4]
200014d4:	429a      	cmp	r2, r3
200014d6:	d00c      	beq.n	200014f2 <set_x_servo_analog_pw+0x32>
        return;
    }

    servo_w(X_SET_SERVO, new_pw);
200014d8:	f240 1300 	movw	r3, #256	; 0x100
200014dc:	f2c4 0305 	movt	r3, #16389	; 0x4005
200014e0:	687a      	ldr	r2, [r7, #4]
200014e2:	601a      	str	r2, [r3, #0]

    current_pw = new_pw;
200014e4:	f24a 1320 	movw	r3, #41248	; 0xa120
200014e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200014ec:	687a      	ldr	r2, [r7, #4]
200014ee:	601a      	str	r2, [r3, #0]
200014f0:	e000      	b.n	200014f4 <set_x_servo_analog_pw+0x34>

void set_x_servo_analog_pw(uint32_t new_pw) {
    static uint32_t current_pw = 0xFFFFFFFF;

    if (new_pw == current_pw) {
        return;
200014f2:	bf00      	nop

    servo_w(X_SET_SERVO, new_pw);

    current_pw = new_pw;
    //printf("X servo set to: %d\r\n", current_pw);
}
200014f4:	f107 070c 	add.w	r7, r7, #12
200014f8:	46bd      	mov	sp, r7
200014fa:	bc80      	pop	{r7}
200014fc:	4770      	bx	lr
200014fe:	bf00      	nop

20001500 <set_y_servo_analog_pw>:

void set_y_servo_analog_pw(uint32_t new_pw) {
20001500:	b480      	push	{r7}
20001502:	b083      	sub	sp, #12
20001504:	af00      	add	r7, sp, #0
20001506:	6078      	str	r0, [r7, #4]
    static uint32_t current_pw = 0xFFFFFFFF;

    if (new_pw == current_pw) {
20001508:	f24a 131c 	movw	r3, #41244	; 0xa11c
2000150c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001510:	681b      	ldr	r3, [r3, #0]
20001512:	687a      	ldr	r2, [r7, #4]
20001514:	429a      	cmp	r2, r3
20001516:	d00c      	beq.n	20001532 <set_y_servo_analog_pw+0x32>
        return;
    }

    servo_w(Y_SET_SERVO, new_pw);
20001518:	f240 1340 	movw	r3, #320	; 0x140
2000151c:	f2c4 0305 	movt	r3, #16389	; 0x4005
20001520:	687a      	ldr	r2, [r7, #4]
20001522:	601a      	str	r2, [r3, #0]

    current_pw = new_pw;
20001524:	f24a 131c 	movw	r3, #41244	; 0xa11c
20001528:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000152c:	687a      	ldr	r2, [r7, #4]
2000152e:	601a      	str	r2, [r3, #0]
20001530:	e000      	b.n	20001534 <set_y_servo_analog_pw+0x34>

void set_y_servo_analog_pw(uint32_t new_pw) {
    static uint32_t current_pw = 0xFFFFFFFF;

    if (new_pw == current_pw) {
        return;
20001532:	bf00      	nop

    servo_w(Y_SET_SERVO, new_pw);

    current_pw = new_pw;
    //printf("Y servo set to: %d\r\n", current_pw);
}
20001534:	f107 070c 	add.w	r7, r7, #12
20001538:	46bd      	mov	sp, r7
2000153a:	bc80      	pop	{r7}
2000153c:	4770      	bx	lr
2000153e:	bf00      	nop

20001540 <disp_init>:
#include "stats_display.h"
#include "LCD.h"
#include "timer_t.h"
#include "debug_macros.h"

void disp_init(){
20001540:	b580      	push	{r7, lr}
20001542:	b082      	sub	sp, #8
20001544:	af02      	add	r7, sp, #8
	LCD_init();
20001546:	f7ff fb8b 	bl	20000c60 <LCD_init>
	LCD_clearScreen();
2000154a:	f7ff fba7 	bl	20000c9c <LCD_clearScreen>

	//LCD_setPixel(10, 10, 1);
	//Draws targeting box
	LCD_drawBox(TARGET_BOX_X1, TARGET_BOX_Y1, TARGET_BOX_X2, TARGET_BOX_Y2, SET);
2000154e:	f04f 0301 	mov.w	r3, #1
20001552:	9300      	str	r3, [sp, #0]
20001554:	f04f 0045 	mov.w	r0, #69	; 0x45
20001558:	f04f 0125 	mov.w	r1, #37	; 0x25
2000155c:	f04f 029f 	mov.w	r2, #159	; 0x9f
20001560:	f04f 037f 	mov.w	r3, #127	; 0x7f
20001564:	f7ff fca6 	bl	20000eb4 <LCD_drawBox>
	//Draws N64 debug box
	//LCD_drawBox(N64_DBG_BOX_X1, N64_DBG_BOX_Y1, N64_DBG_BOX_X2, N64_DBG_BOX_Y2, SET);
	//Draw pos data
	LCD_setPos(TARGET_HORZ_POS_X, TARGET_HORZ_POS_Y);
20001568:	f04f 004e 	mov.w	r0, #78	; 0x4e
2000156c:	f04f 011f 	mov.w	r1, #31
20001570:	f7ff fc1a 	bl	20000da8 <LCD_setPos>
	LCD_printStr(TARGET_HORZ_STR);
20001574:	f649 5070 	movw	r0, #40304	; 0x9d70
20001578:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000157c:	f7ff fb7e 	bl	20000c7c <LCD_printStr>
	LCD_setPos(TARGET_VERT_POS_X, TARGET_VERT_POS_Y);
20001580:	f04f 0076 	mov.w	r0, #118	; 0x76
20001584:	f04f 011f 	mov.w	r1, #31
20001588:	f7ff fc0e 	bl	20000da8 <LCD_setPos>
	LCD_printStr(TARGET_VERT_STR);
2000158c:	f649 5074 	movw	r0, #40308	; 0x9d74
20001590:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001594:	f7ff fb72 	bl	20000c7c <LCD_printStr>
	//Draw distance
	LCD_setPos(DIST_POS_X, DIST_POS_Y);
20001598:	f04f 0003 	mov.w	r0, #3
2000159c:	f04f 0132 	mov.w	r1, #50	; 0x32
200015a0:	f7ff fc02 	bl	20000da8 <LCD_setPos>
	LCD_printStr(DIST_STR);
200015a4:	f649 5078 	movw	r0, #40312	; 0x9d78
200015a8:	f2c2 0000 	movt	r0, #8192	; 0x2000
200015ac:	f7ff fb66 	bl	20000c7c <LCD_printStr>
	//Draw shots left
	LCD_setPos(SHOTS_LEFT_POS_X, SHOTS_LEFT_POS_Y);
200015b0:	f04f 0003 	mov.w	r0, #3
200015b4:	f04f 016e 	mov.w	r1, #110	; 0x6e
200015b8:	f7ff fbf6 	bl	20000da8 <LCD_setPos>
	LCD_printStr(SHOTS_STR);
200015bc:	f649 5084 	movw	r0, #40324	; 0x9d84
200015c0:	f2c2 0000 	movt	r0, #8192	; 0x2000
200015c4:	f7ff fb5a 	bl	20000c7c <LCD_printStr>
	//Draw mode indicator
	LCD_setPos(MODE_POS_X, MODE_POS_Y);
200015c8:	f04f 0003 	mov.w	r0, #3
200015cc:	f04f 0150 	mov.w	r1, #80	; 0x50
200015d0:	f7ff fbea 	bl	20000da8 <LCD_setPos>
	LCD_printStr(MODE_STR);
200015d4:	f649 508c 	movw	r0, #40332	; 0x9d8c
200015d8:	f2c2 0000 	movt	r0, #8192	; 0x2000
200015dc:	f7ff fb4e 	bl	20000c7c <LCD_printStr>
}
200015e0:	46bd      	mov	sp, r7
200015e2:	bd80      	pop	{r7, pc}

200015e4 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
200015e4:	b480      	push	{r7}
200015e6:	b083      	sub	sp, #12
200015e8:	af00      	add	r7, sp, #0
200015ea:	4603      	mov	r3, r0
200015ec:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
200015ee:	f24e 1300 	movw	r3, #57600	; 0xe100
200015f2:	f2ce 0300 	movt	r3, #57344	; 0xe000
200015f6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
200015fa:	ea4f 1252 	mov.w	r2, r2, lsr #5
200015fe:	88f9      	ldrh	r1, [r7, #6]
20001600:	f001 011f 	and.w	r1, r1, #31
20001604:	f04f 0001 	mov.w	r0, #1
20001608:	fa00 f101 	lsl.w	r1, r0, r1
2000160c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20001610:	f107 070c 	add.w	r7, r7, #12
20001614:	46bd      	mov	sp, r7
20001616:	bc80      	pop	{r7}
20001618:	4770      	bx	lr
2000161a:	bf00      	nop

2000161c <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
2000161c:	b480      	push	{r7}
2000161e:	b083      	sub	sp, #12
20001620:	af00      	add	r7, sp, #0
20001622:	4603      	mov	r3, r0
20001624:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
20001626:	f24e 1300 	movw	r3, #57600	; 0xe100
2000162a:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000162e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20001632:	ea4f 1252 	mov.w	r2, r2, lsr #5
20001636:	88f9      	ldrh	r1, [r7, #6]
20001638:	f001 011f 	and.w	r1, r1, #31
2000163c:	f04f 0001 	mov.w	r0, #1
20001640:	fa00 f101 	lsl.w	r1, r0, r1
20001644:	f102 0220 	add.w	r2, r2, #32
20001648:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
2000164c:	f107 070c 	add.w	r7, r7, #12
20001650:	46bd      	mov	sp, r7
20001652:	bc80      	pop	{r7}
20001654:	4770      	bx	lr
20001656:	bf00      	nop

20001658 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20001658:	b480      	push	{r7}
2000165a:	b083      	sub	sp, #12
2000165c:	af00      	add	r7, sp, #0
2000165e:	4603      	mov	r3, r0
20001660:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20001662:	f24e 1300 	movw	r3, #57600	; 0xe100
20001666:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000166a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
2000166e:	ea4f 1252 	mov.w	r2, r2, lsr #5
20001672:	88f9      	ldrh	r1, [r7, #6]
20001674:	f001 011f 	and.w	r1, r1, #31
20001678:	f04f 0001 	mov.w	r0, #1
2000167c:	fa00 f101 	lsl.w	r1, r0, r1
20001680:	f102 0260 	add.w	r2, r2, #96	; 0x60
20001684:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20001688:	f107 070c 	add.w	r7, r7, #12
2000168c:	46bd      	mov	sp, r7
2000168e:	bc80      	pop	{r7}
20001690:	4770      	bx	lr
20001692:	bf00      	nop

20001694 <MSS_TIM1_init>:
    one-shot mode. Allowed values for this parameter are:
        - MSS_TIMER_PERIODIC_MODE
        - MSS_TIMER_ONE_SHOT_MODE
 */
static __INLINE void MSS_TIM1_init( mss_timer_mode_t mode )
{
20001694:	b580      	push	{r7, lr}
20001696:	b082      	sub	sp, #8
20001698:	af00      	add	r7, sp, #0
2000169a:	4603      	mov	r3, r0
2000169c:	71fb      	strb	r3, [r7, #7]
    NVIC_DisableIRQ( Timer1_IRQn );             /* Disable timer 1 irq in the Cortex-M3 NVIC */  
2000169e:	f04f 0014 	mov.w	r0, #20
200016a2:	f7ff ffbb 	bl	2000161c <NVIC_DisableIRQ>
    
    SYSREG->SOFT_RST_CR &= ~SYSREG_TIMER_SOFTRESET_MASK; /* Take timer block out of reset */
200016a6:	f242 0300 	movw	r3, #8192	; 0x2000
200016aa:	f2ce 0304 	movt	r3, #57348	; 0xe004
200016ae:	f242 0200 	movw	r2, #8192	; 0x2000
200016b2:	f2ce 0204 	movt	r2, #57348	; 0xe004
200016b6:	6b12      	ldr	r2, [r2, #48]	; 0x30
200016b8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
200016bc:	631a      	str	r2, [r3, #48]	; 0x30
    
    TIMER->TIM64_MODE = 0U;                     /* switch to 32 bits mode */
200016be:	f245 0300 	movw	r3, #20480	; 0x5000
200016c2:	f2c4 0300 	movt	r3, #16384	; 0x4000
200016c6:	f04f 0200 	mov.w	r2, #0
200016ca:	655a      	str	r2, [r3, #84]	; 0x54
    
    TIMER_BITBAND->TIM1ENABLE = 0U;             /* disable timer */
200016cc:	f240 0300 	movw	r3, #0
200016d0:	f2c4 230a 	movt	r3, #16906	; 0x420a
200016d4:	f04f 0200 	mov.w	r2, #0
200016d8:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    TIMER_BITBAND->TIM1INTEN = 0U;              /* disable interrupt */
200016dc:	f240 0300 	movw	r3, #0
200016e0:	f2c4 230a 	movt	r3, #16906	; 0x420a
200016e4:	f04f 0200 	mov.w	r2, #0
200016e8:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    TIMER_BITBAND->TIM1MODE = (uint32_t)mode;   /* set mode (continuous/one-shot) */
200016ec:	f240 0300 	movw	r3, #0
200016f0:	f2c4 230a 	movt	r3, #16906	; 0x420a
200016f4:	79fa      	ldrb	r2, [r7, #7]
200016f6:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    
    TIMER->TIM1_RIS = 1U;                       /* clear timer 1 interrupt */
200016fa:	f245 0300 	movw	r3, #20480	; 0x5000
200016fe:	f2c4 0300 	movt	r3, #16384	; 0x4000
20001702:	f04f 0201 	mov.w	r2, #1
20001706:	611a      	str	r2, [r3, #16]
    NVIC_ClearPendingIRQ( Timer1_IRQn );        /* clear timer 1 interrupt within NVIC */
20001708:	f04f 0014 	mov.w	r0, #20
2000170c:	f7ff ffa4 	bl	20001658 <NVIC_ClearPendingIRQ>
}
20001710:	f107 0708 	add.w	r7, r7, #8
20001714:	46bd      	mov	sp, r7
20001716:	bd80      	pop	{r7, pc}

20001718 <MSS_TIM1_start>:
  MSS_TIM1_load_immediate() or MSS_TIM1_load_background() functions. 
  Note: The MSS_TIM1_start() function is also used to resume the down-counter
        if previously stopped using MSS_TIM1_stop() function.
 */
static __INLINE void MSS_TIM1_start( void )
{
20001718:	b480      	push	{r7}
2000171a:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM1ENABLE = 1U;    /* enable timer */
2000171c:	f240 0300 	movw	r3, #0
20001720:	f2c4 230a 	movt	r3, #16906	; 0x420a
20001724:	f04f 0201 	mov.w	r2, #1
20001728:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
}
2000172c:	46bd      	mov	sp, r7
2000172e:	bc80      	pop	{r7}
20001730:	4770      	bx	lr
20001732:	bf00      	nop

20001734 <MSS_TIM1_load_immediate>:
  @param load_value
    The load_value parameter specifies the value from which the Timer 1 
    down-counter will start decrementing.
 */
static __INLINE void MSS_TIM1_load_immediate( uint32_t load_value )
{
20001734:	b480      	push	{r7}
20001736:	b083      	sub	sp, #12
20001738:	af00      	add	r7, sp, #0
2000173a:	6078      	str	r0, [r7, #4]
    TIMER->TIM1_LOADVAL = load_value;
2000173c:	f245 0300 	movw	r3, #20480	; 0x5000
20001740:	f2c4 0300 	movt	r3, #16384	; 0x4000
20001744:	687a      	ldr	r2, [r7, #4]
20001746:	605a      	str	r2, [r3, #4]
}
20001748:	f107 070c 	add.w	r7, r7, #12
2000174c:	46bd      	mov	sp, r7
2000174e:	bc80      	pop	{r7}
20001750:	4770      	bx	lr
20001752:	bf00      	nop

20001754 <MSS_TIM1_enable_irq>:
  weak linkage, in the SmartFusion CMSIS-PAL. You must provide your own
  implementation of the Timer1_IRQHandler() function, that will override the
  default implementation, to suit your application.
 */
static __INLINE void MSS_TIM1_enable_irq( void )
{
20001754:	b580      	push	{r7, lr}
20001756:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM1INTEN = 1U;
20001758:	f240 0300 	movw	r3, #0
2000175c:	f2c4 230a 	movt	r3, #16906	; 0x420a
20001760:	f04f 0201 	mov.w	r2, #1
20001764:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    NVIC_EnableIRQ( Timer1_IRQn );
20001768:	f04f 0014 	mov.w	r0, #20
2000176c:	f7ff ff3a 	bl	200015e4 <NVIC_EnableIRQ>
}
20001770:	bd80      	pop	{r7, pc}
20001772:	bf00      	nop

20001774 <MSS_TIM1_clear_irq>:
  implementation of the Timer1_IRQHandler() Timer 1 interrupt service routine
  (ISR) in order to prevent the same interrupt event retriggering a call to the
  ISR.
 */
static __INLINE void MSS_TIM1_clear_irq( void )
{
20001774:	b480      	push	{r7}
20001776:	af00      	add	r7, sp, #0
    TIMER->TIM1_RIS = 1U;
20001778:	f245 0300 	movw	r3, #20480	; 0x5000
2000177c:	f2c4 0300 	movt	r3, #16384	; 0x4000
20001780:	f04f 0201 	mov.w	r2, #1
20001784:	611a      	str	r2, [r3, #16]
    /*
      To ensure all the previous instructions are completed, data barrier 
      instruction is used. The dsb data barriers instruction completes,
      only after all the previous instruction are completed. 
     */
    __ASM volatile ("dsb");
20001786:	f3bf 8f4f 	dsb	sy
}
2000178a:	46bd      	mov	sp, r7
2000178c:	bc80      	pop	{r7}
2000178e:	4770      	bx	lr

20001790 <Timer1_IRQHandler>:
#define MS_TO_S 1000

// pointer to start of linked list
struct Timer* root = NULL;

void Timer1_IRQHandler(void) {
20001790:	b580      	push	{r7, lr}
20001792:	b082      	sub	sp, #8
20001794:	af00      	add	r7, sp, #0
	DBG("TIOMER INTERURUPT");
    struct Handler* handlers = update_timers();
20001796:	f000 f8ef 	bl	20001978 <update_timers>
2000179a:	4603      	mov	r3, r0
2000179c:	603b      	str	r3, [r7, #0]

    MSS_TIM1_clear_irq();
2000179e:	f7ff ffe9 	bl	20001774 <MSS_TIM1_clear_irq>

    // if not empty, start the timer again
    if (root) {
200017a2:	f24a 6394 	movw	r3, #42644	; 0xa694
200017a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200017aa:	681b      	ldr	r3, [r3, #0]
200017ac:	2b00      	cmp	r3, #0
200017ae:	d019      	beq.n	200017e4 <Timer1_IRQHandler+0x54>
        MSS_TIM1_load_immediate(root->time_left);
200017b0:	f24a 6394 	movw	r3, #42644	; 0xa694
200017b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200017b8:	681b      	ldr	r3, [r3, #0]
200017ba:	685b      	ldr	r3, [r3, #4]
200017bc:	4618      	mov	r0, r3
200017be:	f7ff ffb9 	bl	20001734 <MSS_TIM1_load_immediate>
        MSS_TIM1_start();
200017c2:	f7ff ffa9 	bl	20001718 <MSS_TIM1_start>
    }

    // call the timer handlers
    while (handlers) {
200017c6:	e00d      	b.n	200017e4 <Timer1_IRQHandler+0x54>
        handlers->handler(handlers->arg);
200017c8:	683b      	ldr	r3, [r7, #0]
200017ca:	681b      	ldr	r3, [r3, #0]
200017cc:	683a      	ldr	r2, [r7, #0]
200017ce:	6892      	ldr	r2, [r2, #8]
200017d0:	4610      	mov	r0, r2
200017d2:	4798      	blx	r3

        struct Handler* tmp = handlers;
200017d4:	683b      	ldr	r3, [r7, #0]
200017d6:	607b      	str	r3, [r7, #4]
        handlers = handlers->next;
200017d8:	683b      	ldr	r3, [r7, #0]
200017da:	685b      	ldr	r3, [r3, #4]
200017dc:	603b      	str	r3, [r7, #0]

        free(tmp);
200017de:	6878      	ldr	r0, [r7, #4]
200017e0:	f002 fb9e 	bl	20003f20 <free>
        MSS_TIM1_load_immediate(root->time_left);
        MSS_TIM1_start();
    }

    // call the timer handlers
    while (handlers) {
200017e4:	683b      	ldr	r3, [r7, #0]
200017e6:	2b00      	cmp	r3, #0
200017e8:	d1ee      	bne.n	200017c8 <Timer1_IRQHandler+0x38>
        struct Handler* tmp = handlers;
        handlers = handlers->next;

        free(tmp);
    }
}
200017ea:	f107 0708 	add.w	r7, r7, #8
200017ee:	46bd      	mov	sp, r7
200017f0:	bd80      	pop	{r7, pc}
200017f2:	bf00      	nop

200017f4 <start_hardware_timer>:

void start_hardware_timer() {
200017f4:	b580      	push	{r7, lr}
200017f6:	af00      	add	r7, sp, #0

    MSS_TIM1_init(MSS_TIMER_ONE_SHOT_MODE);
200017f8:	f04f 0001 	mov.w	r0, #1
200017fc:	f7ff ff4a 	bl	20001694 <MSS_TIM1_init>
    MSS_TIM1_load_immediate(root->time_left);
20001800:	f24a 6394 	movw	r3, #42644	; 0xa694
20001804:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001808:	681b      	ldr	r3, [r3, #0]
2000180a:	685b      	ldr	r3, [r3, #4]
2000180c:	4618      	mov	r0, r3
2000180e:	f7ff ff91 	bl	20001734 <MSS_TIM1_load_immediate>
    MSS_TIM1_start();
20001812:	f7ff ff81 	bl	20001718 <MSS_TIM1_start>
    MSS_TIM1_enable_irq();
20001816:	f7ff ff9d 	bl	20001754 <MSS_TIM1_enable_irq>
}
2000181a:	bd80      	pop	{r7, pc}

2000181c <insert_timer>:

// put new timer in list maintaining order least time remaining to most
void insert_timer(struct Timer* newtimer) {
2000181c:	b480      	push	{r7}
2000181e:	b085      	sub	sp, #20
20001820:	af00      	add	r7, sp, #0
20001822:	6078      	str	r0, [r7, #4]
	DBG("inserting timer");
    // insert empty case
    if (root == NULL) {
20001824:	f24a 6394 	movw	r3, #42644	; 0xa694
20001828:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000182c:	681b      	ldr	r3, [r3, #0]
2000182e:	2b00      	cmp	r3, #0
20001830:	d106      	bne.n	20001840 <insert_timer+0x24>
        root = newtimer;
20001832:	f24a 6394 	movw	r3, #42644	; 0xa694
20001836:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000183a:	687a      	ldr	r2, [r7, #4]
2000183c:	601a      	str	r2, [r3, #0]
        return;
2000183e:	e033      	b.n	200018a8 <insert_timer+0x8c>
    }

    // front insert case
    if (newtimer->time_left < root->time_left) {
20001840:	687b      	ldr	r3, [r7, #4]
20001842:	685a      	ldr	r2, [r3, #4]
20001844:	f24a 6394 	movw	r3, #42644	; 0xa694
20001848:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000184c:	681b      	ldr	r3, [r3, #0]
2000184e:	685b      	ldr	r3, [r3, #4]
20001850:	429a      	cmp	r2, r3
20001852:	d20d      	bcs.n	20001870 <insert_timer+0x54>
    	DBG("inserting timer at root");
        newtimer->next = root;
20001854:	f24a 6394 	movw	r3, #42644	; 0xa694
20001858:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000185c:	681a      	ldr	r2, [r3, #0]
2000185e:	687b      	ldr	r3, [r7, #4]
20001860:	611a      	str	r2, [r3, #16]
        root = newtimer;
20001862:	f24a 6394 	movw	r3, #42644	; 0xa694
20001866:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000186a:	687a      	ldr	r2, [r7, #4]
2000186c:	601a      	str	r2, [r3, #0]
        return;
2000186e:	e01b      	b.n	200018a8 <insert_timer+0x8c>
    }

    struct Timer* pos = root;
20001870:	f24a 6394 	movw	r3, #42644	; 0xa694
20001874:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001878:	681b      	ldr	r3, [r3, #0]
2000187a:	60fb      	str	r3, [r7, #12]

    // pos will be the "insert after" location list_t* pos = head;
    while (pos->next != NULL && pos->next->time_left < newtimer->time_left) {
2000187c:	e002      	b.n	20001884 <insert_timer+0x68>
        DBG("inserting timer in middle of list");
    	pos = pos->next;
2000187e:	68fb      	ldr	r3, [r7, #12]
20001880:	691b      	ldr	r3, [r3, #16]
20001882:	60fb      	str	r3, [r7, #12]
    }

    struct Timer* pos = root;

    // pos will be the "insert after" location list_t* pos = head;
    while (pos->next != NULL && pos->next->time_left < newtimer->time_left) {
20001884:	68fb      	ldr	r3, [r7, #12]
20001886:	691b      	ldr	r3, [r3, #16]
20001888:	2b00      	cmp	r3, #0
2000188a:	d006      	beq.n	2000189a <insert_timer+0x7e>
2000188c:	68fb      	ldr	r3, [r7, #12]
2000188e:	691b      	ldr	r3, [r3, #16]
20001890:	685a      	ldr	r2, [r3, #4]
20001892:	687b      	ldr	r3, [r7, #4]
20001894:	685b      	ldr	r3, [r3, #4]
20001896:	429a      	cmp	r2, r3
20001898:	d3f1      	bcc.n	2000187e <insert_timer+0x62>
        DBG("inserting timer in middle of list");
    	pos = pos->next;
    }

    // insert after pos
    newtimer->next = pos->next;
2000189a:	68fb      	ldr	r3, [r7, #12]
2000189c:	691a      	ldr	r2, [r3, #16]
2000189e:	687b      	ldr	r3, [r7, #4]
200018a0:	611a      	str	r2, [r3, #16]
    pos->next = newtimer;
200018a2:	68fb      	ldr	r3, [r7, #12]
200018a4:	687a      	ldr	r2, [r7, #4]
200018a6:	611a      	str	r2, [r3, #16]
}
200018a8:	f107 0714 	add.w	r7, r7, #20
200018ac:	46bd      	mov	sp, r7
200018ae:	bc80      	pop	{r7}
200018b0:	4770      	bx	lr
200018b2:	bf00      	nop

200018b4 <add_timer>:

void add_timer(handler_t handler, void *arg, uint32_t period, uint32_t mode) {
200018b4:	b580      	push	{r7, lr}
200018b6:	b086      	sub	sp, #24
200018b8:	af00      	add	r7, sp, #0
200018ba:	60f8      	str	r0, [r7, #12]
200018bc:	60b9      	str	r1, [r7, #8]
200018be:	607a      	str	r2, [r7, #4]
200018c0:	603b      	str	r3, [r7, #0]
    struct Timer* newtimer = malloc(sizeof(struct Timer));
200018c2:	f04f 0018 	mov.w	r0, #24
200018c6:	f002 fb33 	bl	20003f30 <malloc>
200018ca:	4603      	mov	r3, r0
200018cc:	617b      	str	r3, [r7, #20]


    newtimer->handler = handler;
200018ce:	697b      	ldr	r3, [r7, #20]
200018d0:	68fa      	ldr	r2, [r7, #12]
200018d2:	601a      	str	r2, [r3, #0]
    newtimer->time_left = period;
200018d4:	697b      	ldr	r3, [r7, #20]
200018d6:	687a      	ldr	r2, [r7, #4]
200018d8:	605a      	str	r2, [r3, #4]
    newtimer->period = period;
200018da:	697b      	ldr	r3, [r7, #20]
200018dc:	687a      	ldr	r2, [r7, #4]
200018de:	609a      	str	r2, [r3, #8]
    newtimer->mode = mode;
200018e0:	697b      	ldr	r3, [r7, #20]
200018e2:	683a      	ldr	r2, [r7, #0]
200018e4:	60da      	str	r2, [r3, #12]
    newtimer->next = NULL;
200018e6:	697b      	ldr	r3, [r7, #20]
200018e8:	f04f 0200 	mov.w	r2, #0
200018ec:	611a      	str	r2, [r3, #16]
    newtimer->arg = arg;
200018ee:	697b      	ldr	r3, [r7, #20]
200018f0:	68ba      	ldr	r2, [r7, #8]
200018f2:	615a      	str	r2, [r3, #20]

    insert_timer(newtimer);
200018f4:	6978      	ldr	r0, [r7, #20]
200018f6:	f7ff ff91 	bl	2000181c <insert_timer>
}
200018fa:	f107 0718 	add.w	r7, r7, #24
200018fe:	46bd      	mov	sp, r7
20001900:	bd80      	pop	{r7, pc}
20001902:	bf00      	nop

20001904 <add_timer_single>:
	DBG("Adding periodic timer: %d", period);
    add_timer(handler, arg, period, PERIODIC);
}

// add a one shot timer to the linked list.
void add_timer_single(handler_t handler, void *arg, uint32_t period) {
20001904:	b580      	push	{r7, lr}
20001906:	b084      	sub	sp, #16
20001908:	af00      	add	r7, sp, #0
2000190a:	60f8      	str	r0, [r7, #12]
2000190c:	60b9      	str	r1, [r7, #8]
2000190e:	607a      	str	r2, [r7, #4]
    add_timer(handler, arg, period, ONE_SHOT);
20001910:	68f8      	ldr	r0, [r7, #12]
20001912:	68b9      	ldr	r1, [r7, #8]
20001914:	687a      	ldr	r2, [r7, #4]
20001916:	f04f 0301 	mov.w	r3, #1
2000191a:	f7ff ffcb 	bl	200018b4 <add_timer>
}
2000191e:	f107 0710 	add.w	r7, r7, #16
20001922:	46bd      	mov	sp, r7
20001924:	bd80      	pop	{r7, pc}
20001926:	bf00      	nop

20001928 <set_clk>:

static uint32_t g_clk_hz;
void set_clk(uint32_t clk_hz){
20001928:	b480      	push	{r7}
2000192a:	b083      	sub	sp, #12
2000192c:	af00      	add	r7, sp, #0
2000192e:	6078      	str	r0, [r7, #4]
	g_clk_hz = clk_hz;
20001930:	f24a 6398 	movw	r3, #42648	; 0xa698
20001934:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001938:	687a      	ldr	r2, [r7, #4]
2000193a:	601a      	str	r2, [r3, #0]
}
2000193c:	f107 070c 	add.w	r7, r7, #12
20001940:	46bd      	mov	sp, r7
20001942:	bc80      	pop	{r7}
20001944:	4770      	bx	lr
20001946:	bf00      	nop

20001948 <to_ticks>:
uint32_t to_ticks(uint32_t dur_ms){
20001948:	b480      	push	{r7}
2000194a:	b085      	sub	sp, #20
2000194c:	af00      	add	r7, sp, #0
2000194e:	6078      	str	r0, [r7, #4]
	uint32_t ticks = g_clk_hz/(MS_TO_S/dur_ms);
20001950:	f24a 6398 	movw	r3, #42648	; 0xa698
20001954:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001958:	681a      	ldr	r2, [r3, #0]
2000195a:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
2000195e:	687b      	ldr	r3, [r7, #4]
20001960:	fbb1 f3f3 	udiv	r3, r1, r3
20001964:	fbb2 f3f3 	udiv	r3, r2, r3
20001968:	60fb      	str	r3, [r7, #12]
	return ticks;
2000196a:	68fb      	ldr	r3, [r7, #12]
}
2000196c:	4618      	mov	r0, r3
2000196e:	f107 0714 	add.w	r7, r7, #20
20001972:	46bd      	mov	sp, r7
20001974:	bc80      	pop	{r7}
20001976:	4770      	bx	lr

20001978 <update_timers>:

// update down count with elapsed time, call fnc if timer zero,
// update continuous timers with new down count
struct Handler* update_timers(void) {
20001978:	b580      	push	{r7, lr}
2000197a:	b086      	sub	sp, #24
2000197c:	af00      	add	r7, sp, #0
	DBG("updating timers");
    // first, update all the time_left fields
    struct Timer* node = root;
2000197e:	f24a 6394 	movw	r3, #42644	; 0xa694
20001982:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001986:	681b      	ldr	r3, [r3, #0]
20001988:	603b      	str	r3, [r7, #0]
    uint32_t elapsed = root->time_left;
2000198a:	f24a 6394 	movw	r3, #42644	; 0xa694
2000198e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001992:	681b      	ldr	r3, [r3, #0]
20001994:	685b      	ldr	r3, [r3, #4]
20001996:	607b      	str	r3, [r7, #4]

    while (node) {
20001998:	e009      	b.n	200019ae <update_timers+0x36>
        node->time_left -= elapsed;
2000199a:	683b      	ldr	r3, [r7, #0]
2000199c:	685a      	ldr	r2, [r3, #4]
2000199e:	687b      	ldr	r3, [r7, #4]
200019a0:	ebc3 0202 	rsb	r2, r3, r2
200019a4:	683b      	ldr	r3, [r7, #0]
200019a6:	605a      	str	r2, [r3, #4]
        node = node->next;
200019a8:	683b      	ldr	r3, [r7, #0]
200019aa:	691b      	ldr	r3, [r3, #16]
200019ac:	603b      	str	r3, [r7, #0]
	DBG("updating timers");
    // first, update all the time_left fields
    struct Timer* node = root;
    uint32_t elapsed = root->time_left;

    while (node) {
200019ae:	683b      	ldr	r3, [r7, #0]
200019b0:	2b00      	cmp	r3, #0
200019b2:	d1f2      	bne.n	2000199a <update_timers+0x22>
        node->time_left -= elapsed;
        node = node->next;
    }

    struct Handler* handlers_root = NULL;
200019b4:	f04f 0300 	mov.w	r3, #0
200019b8:	60bb      	str	r3, [r7, #8]
    struct Handler* handlers_tail = NULL;
200019ba:	f04f 0300 	mov.w	r3, #0
200019be:	60fb      	str	r3, [r7, #12]


    // second, deal with the zeroed timer
    while (root->time_left == 0) {
200019c0:	e042      	b.n	20001a48 <update_timers+0xd0>

        // handlers list tail insert
        struct Handler* new_handler = malloc(sizeof(struct Handler));
200019c2:	f04f 000c 	mov.w	r0, #12
200019c6:	f002 fab3 	bl	20003f30 <malloc>
200019ca:	4603      	mov	r3, r0
200019cc:	613b      	str	r3, [r7, #16]
        new_handler->handler = NULL;
200019ce:	693b      	ldr	r3, [r7, #16]
200019d0:	f04f 0200 	mov.w	r2, #0
200019d4:	601a      	str	r2, [r3, #0]
        new_handler->next = NULL;
200019d6:	693b      	ldr	r3, [r7, #16]
200019d8:	f04f 0200 	mov.w	r2, #0
200019dc:	605a      	str	r2, [r3, #4]

        if (handlers_root == NULL) {
200019de:	68bb      	ldr	r3, [r7, #8]
200019e0:	2b00      	cmp	r3, #0
200019e2:	d104      	bne.n	200019ee <update_timers+0x76>
        	DBG("returining one handler");
            handlers_root = new_handler;
200019e4:	693b      	ldr	r3, [r7, #16]
200019e6:	60bb      	str	r3, [r7, #8]
            handlers_tail = new_handler;
200019e8:	693b      	ldr	r3, [r7, #16]
200019ea:	60fb      	str	r3, [r7, #12]
200019ec:	e004      	b.n	200019f8 <update_timers+0x80>
        }
        else {
        	DBG("returining multiple handlers");
            handlers_tail->next = new_handler;
200019ee:	68fb      	ldr	r3, [r7, #12]
200019f0:	693a      	ldr	r2, [r7, #16]
200019f2:	605a      	str	r2, [r3, #4]
            handlers_tail = new_handler;
200019f4:	693b      	ldr	r3, [r7, #16]
200019f6:	60fb      	str	r3, [r7, #12]
        }
        // list is set, now just use new_handler


        // deal with the front timer in that list
        struct Timer* head = root;
200019f8:	f24a 6394 	movw	r3, #42644	; 0xa694
200019fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001a00:	681b      	ldr	r3, [r3, #0]
20001a02:	617b      	str	r3, [r7, #20]
        root = head->next;
20001a04:	697b      	ldr	r3, [r7, #20]
20001a06:	691a      	ldr	r2, [r3, #16]
20001a08:	f24a 6394 	movw	r3, #42644	; 0xa694
20001a0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001a10:	601a      	str	r2, [r3, #0]

        new_handler->handler = head->handler;
20001a12:	697b      	ldr	r3, [r7, #20]
20001a14:	681a      	ldr	r2, [r3, #0]
20001a16:	693b      	ldr	r3, [r7, #16]
20001a18:	601a      	str	r2, [r3, #0]
        new_handler->arg = head->arg;
20001a1a:	697b      	ldr	r3, [r7, #20]
20001a1c:	695a      	ldr	r2, [r3, #20]
20001a1e:	693b      	ldr	r3, [r7, #16]
20001a20:	609a      	str	r2, [r3, #8]
        if (head->mode == ONE_SHOT) {
20001a22:	697b      	ldr	r3, [r7, #20]
20001a24:	68db      	ldr	r3, [r3, #12]
20001a26:	2b01      	cmp	r3, #1
20001a28:	d103      	bne.n	20001a32 <update_timers+0xba>
            free(head);
20001a2a:	6978      	ldr	r0, [r7, #20]
20001a2c:	f002 fa78 	bl	20003f20 <free>
20001a30:	e00a      	b.n	20001a48 <update_timers+0xd0>
        }

        else {
            head->time_left = head->period;
20001a32:	697b      	ldr	r3, [r7, #20]
20001a34:	689a      	ldr	r2, [r3, #8]
20001a36:	697b      	ldr	r3, [r7, #20]
20001a38:	605a      	str	r2, [r3, #4]
            head->next = NULL;
20001a3a:	697b      	ldr	r3, [r7, #20]
20001a3c:	f04f 0200 	mov.w	r2, #0
20001a40:	611a      	str	r2, [r3, #16]
            insert_timer(head);
20001a42:	6978      	ldr	r0, [r7, #20]
20001a44:	f7ff feea 	bl	2000181c <insert_timer>
    struct Handler* handlers_root = NULL;
    struct Handler* handlers_tail = NULL;


    // second, deal with the zeroed timer
    while (root->time_left == 0) {
20001a48:	f24a 6394 	movw	r3, #42644	; 0xa694
20001a4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001a50:	681b      	ldr	r3, [r3, #0]
20001a52:	685b      	ldr	r3, [r3, #4]
20001a54:	2b00      	cmp	r3, #0
20001a56:	d0b4      	beq.n	200019c2 <update_timers+0x4a>
            head->next = NULL;
            insert_timer(head);
        }
    }

    return handlers_root;
20001a58:	68bb      	ldr	r3, [r7, #8]
}
20001a5a:	4618      	mov	r0, r3
20001a5c:	f107 0718 	add.w	r7, r7, #24
20001a60:	46bd      	mov	sp, r7
20001a62:	bd80      	pop	{r7, pc}

20001a64 <_end_delay_timer>:

// dumb delay timer callback lock
uint8_t delay_timer_lock;
void _end_delay_timer(void* null_arg) {
20001a64:	b480      	push	{r7}
20001a66:	b083      	sub	sp, #12
20001a68:	af00      	add	r7, sp, #0
20001a6a:	6078      	str	r0, [r7, #4]
	DBG("unlocking");
	delay_timer_lock = 0;
20001a6c:	f24a 63dd 	movw	r3, #42717	; 0xa6dd
20001a70:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001a74:	f04f 0200 	mov.w	r2, #0
20001a78:	701a      	strb	r2, [r3, #0]
}
20001a7a:	f107 070c 	add.w	r7, r7, #12
20001a7e:	46bd      	mov	sp, r7
20001a80:	bc80      	pop	{r7}
20001a82:	4770      	bx	lr

20001a84 <use_me_carefully_ms_delay_timer>:

void use_me_carefully_ms_delay_timer(uint32_t ms) {
20001a84:	b580      	push	{r7, lr}
20001a86:	b082      	sub	sp, #8
20001a88:	af00      	add	r7, sp, #0
20001a8a:	6078      	str	r0, [r7, #4]

	delay_timer_lock = 1;
20001a8c:	f24a 63dd 	movw	r3, #42717	; 0xa6dd
20001a90:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001a94:	f04f 0201 	mov.w	r2, #1
20001a98:	701a      	strb	r2, [r3, #0]
	DBG("delaying for %d", ms);
	// start hardware timer with _end_timer callback
	add_timer_single((handler_t)_end_delay_timer, NULL, to_ticks(ms));
20001a9a:	6878      	ldr	r0, [r7, #4]
20001a9c:	f7ff ff54 	bl	20001948 <to_ticks>
20001aa0:	4603      	mov	r3, r0
20001aa2:	f641 2065 	movw	r0, #6757	; 0x1a65
20001aa6:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001aaa:	f04f 0100 	mov.w	r1, #0
20001aae:	461a      	mov	r2, r3
20001ab0:	f7ff ff28 	bl	20001904 <add_timer_single>
	start_hardware_timer();
20001ab4:	f7ff fe9e 	bl	200017f4 <start_hardware_timer>
	while (delay_timer_lock) {}
20001ab8:	f24a 63dd 	movw	r3, #42717	; 0xa6dd
20001abc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001ac0:	781b      	ldrb	r3, [r3, #0]
20001ac2:	2b00      	cmp	r3, #0
20001ac4:	d1f8      	bne.n	20001ab8 <use_me_carefully_ms_delay_timer+0x34>
}
20001ac6:	f107 0708 	add.w	r7, r7, #8
20001aca:	46bd      	mov	sp, r7
20001acc:	bd80      	pop	{r7, pc}
20001ace:	bf00      	nop

20001ad0 <_close>:

/*==============================================================================
 * Close a file.
 */
int _close(int file)
{
20001ad0:	b480      	push	{r7}
20001ad2:	b083      	sub	sp, #12
20001ad4:	af00      	add	r7, sp, #0
20001ad6:	6078      	str	r0, [r7, #4]
    return -1;
20001ad8:	f04f 33ff 	mov.w	r3, #4294967295
}
20001adc:	4618      	mov	r0, r3
20001ade:	f107 070c 	add.w	r7, r7, #12
20001ae2:	46bd      	mov	sp, r7
20001ae4:	bc80      	pop	{r7}
20001ae6:	4770      	bx	lr

20001ae8 <_exit>:
{
	/* Should we force a system reset? */
	while( 1 )
	{
		;
	}
20001ae8:	b480      	push	{r7}
20001aea:	b083      	sub	sp, #12
20001aec:	af00      	add	r7, sp, #0
20001aee:	6078      	str	r0, [r7, #4]
20001af0:	e7fe      	b.n	20001af0 <_exit+0x8>
20001af2:	bf00      	nop

20001af4 <_fstat>:

/*==============================================================================
 * Status of an open file.
 */
int _fstat(int file, struct stat *st)
{
20001af4:	b480      	push	{r7}
20001af6:	b083      	sub	sp, #12
20001af8:	af00      	add	r7, sp, #0
20001afa:	6078      	str	r0, [r7, #4]
20001afc:	6039      	str	r1, [r7, #0]
    st->st_mode = S_IFCHR;
20001afe:	683b      	ldr	r3, [r7, #0]
20001b00:	f44f 5200 	mov.w	r2, #8192	; 0x2000
20001b04:	605a      	str	r2, [r3, #4]
    return 0;
20001b06:	f04f 0300 	mov.w	r3, #0
}
20001b0a:	4618      	mov	r0, r3
20001b0c:	f107 070c 	add.w	r7, r7, #12
20001b10:	46bd      	mov	sp, r7
20001b12:	bc80      	pop	{r7}
20001b14:	4770      	bx	lr
20001b16:	bf00      	nop

20001b18 <_isatty>:

/*==============================================================================
 * Query whether output stream is a terminal.
 */
int _isatty(int file)
{
20001b18:	b480      	push	{r7}
20001b1a:	b083      	sub	sp, #12
20001b1c:	af00      	add	r7, sp, #0
20001b1e:	6078      	str	r0, [r7, #4]
    return 1;
20001b20:	f04f 0301 	mov.w	r3, #1
}
20001b24:	4618      	mov	r0, r3
20001b26:	f107 070c 	add.w	r7, r7, #12
20001b2a:	46bd      	mov	sp, r7
20001b2c:	bc80      	pop	{r7}
20001b2e:	4770      	bx	lr

20001b30 <_lseek>:

/*==============================================================================
 * Set position in a file.
 */
int _lseek(int file, int ptr, int dir)
{
20001b30:	b480      	push	{r7}
20001b32:	b085      	sub	sp, #20
20001b34:	af00      	add	r7, sp, #0
20001b36:	60f8      	str	r0, [r7, #12]
20001b38:	60b9      	str	r1, [r7, #8]
20001b3a:	607a      	str	r2, [r7, #4]
    return 0;
20001b3c:	f04f 0300 	mov.w	r3, #0
}
20001b40:	4618      	mov	r0, r3
20001b42:	f107 0714 	add.w	r7, r7, #20
20001b46:	46bd      	mov	sp, r7
20001b48:	bc80      	pop	{r7}
20001b4a:	4770      	bx	lr

20001b4c <_read>:

/*==============================================================================
 * Read from a file.
 */
int _read(int file, char *ptr, int len)
{
20001b4c:	b480      	push	{r7}
20001b4e:	b085      	sub	sp, #20
20001b50:	af00      	add	r7, sp, #0
20001b52:	60f8      	str	r0, [r7, #12]
20001b54:	60b9      	str	r1, [r7, #8]
20001b56:	607a      	str	r2, [r7, #4]
    return 0;
20001b58:	f04f 0300 	mov.w	r3, #0
}
20001b5c:	4618      	mov	r0, r3
20001b5e:	f107 0714 	add.w	r7, r7, #20
20001b62:	46bd      	mov	sp, r7
20001b64:	bc80      	pop	{r7}
20001b66:	4770      	bx	lr

20001b68 <_write_r>:
 * all files, including stdoutso if you need to generate any output, for
 * example to a serial port for debugging, you should make your minimal write
 * capable of doing this.
 */
int _write_r( void * reent, int file, char * ptr, int len )
{
20001b68:	b580      	push	{r7, lr}
20001b6a:	b084      	sub	sp, #16
20001b6c:	af00      	add	r7, sp, #0
20001b6e:	60f8      	str	r0, [r7, #12]
20001b70:	60b9      	str	r1, [r7, #8]
20001b72:	607a      	str	r2, [r7, #4]
20001b74:	603b      	str	r3, [r7, #0]
#ifdef ACTEL_STDIO_THRU_UART
    /*--------------------------------------------------------------------------
     * Initialize the UART driver if it is the first time this function is
     * called.
     */
    if ( !g_stdio_uart_init_done )
20001b76:	f24a 639c 	movw	r3, #42652	; 0xa69c
20001b7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001b7e:	681b      	ldr	r3, [r3, #0]
20001b80:	2b00      	cmp	r3, #0
20001b82:	d110      	bne.n	20001ba6 <_write_r+0x3e>
    {
        MSS_UART_init( &g_mss_uart0, ACTEL_STDIO_BAUD_RATE, (MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY));
20001b84:	f24a 7008 	movw	r0, #42760	; 0xa708
20001b88:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001b8c:	f44f 4161 	mov.w	r1, #57600	; 0xe100
20001b90:	f04f 0203 	mov.w	r2, #3
20001b94:	f000 f87e 	bl	20001c94 <MSS_UART_init>
        g_stdio_uart_init_done = 1;
20001b98:	f24a 639c 	movw	r3, #42652	; 0xa69c
20001b9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001ba0:	f04f 0201 	mov.w	r2, #1
20001ba4:	601a      	str	r2, [r3, #0]
    }
    
    /*--------------------------------------------------------------------------
     * Output text to the UART.
     */
    MSS_UART_polled_tx( &g_mss_uart0, (uint8_t *)ptr, len );
20001ba6:	683b      	ldr	r3, [r7, #0]
20001ba8:	f24a 7008 	movw	r0, #42760	; 0xa708
20001bac:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001bb0:	6879      	ldr	r1, [r7, #4]
20001bb2:	461a      	mov	r2, r3
20001bb4:	f000 f970 	bl	20001e98 <MSS_UART_polled_tx>
    
    return len;
20001bb8:	683b      	ldr	r3, [r7, #0]
#else   /* ACTEL_STDIO_THRU_UART */
    return 0;
#endif  /* ACTEL_STDIO_THRU_UART */
}
20001bba:	4618      	mov	r0, r3
20001bbc:	f107 0710 	add.w	r7, r7, #16
20001bc0:	46bd      	mov	sp, r7
20001bc2:	bd80      	pop	{r7, pc}

20001bc4 <_sbrk>:
 * it is useful to have a working implementation. The following suffices for a
 * standalone system; it exploits the symbol _end automatically defined by the
 * GNU linker. 
 */
caddr_t _sbrk(int incr)
{
20001bc4:	b580      	push	{r7, lr}
20001bc6:	b084      	sub	sp, #16
20001bc8:	af00      	add	r7, sp, #0
20001bca:	6078      	str	r0, [r7, #4]
    extern char _end;		/* Defined by the linker */
    static char *heap_end;
    char *prev_heap_end;
    char * stack_ptr;
    
    if (heap_end == 0)
20001bcc:	f24a 63a0 	movw	r3, #42656	; 0xa6a0
20001bd0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001bd4:	681b      	ldr	r3, [r3, #0]
20001bd6:	2b00      	cmp	r3, #0
20001bd8:	d108      	bne.n	20001bec <_sbrk+0x28>
    {
      heap_end = &_end;
20001bda:	f24a 63a0 	movw	r3, #42656	; 0xa6a0
20001bde:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001be2:	f64a 0240 	movw	r2, #43072	; 0xa840
20001be6:	f2c2 0200 	movt	r2, #8192	; 0x2000
20001bea:	601a      	str	r2, [r3, #0]
    }
    
    prev_heap_end = heap_end;
20001bec:	f24a 63a0 	movw	r3, #42656	; 0xa6a0
20001bf0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001bf4:	681b      	ldr	r3, [r3, #0]
20001bf6:	60bb      	str	r3, [r7, #8]
    asm volatile ("MRS %0, msp" : "=r" (stack_ptr) );
20001bf8:	f3ef 8308 	mrs	r3, MSP
20001bfc:	60fb      	str	r3, [r7, #12]
    if (heap_end + incr > stack_ptr)
20001bfe:	f24a 63a0 	movw	r3, #42656	; 0xa6a0
20001c02:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001c06:	681a      	ldr	r2, [r3, #0]
20001c08:	687b      	ldr	r3, [r7, #4]
20001c0a:	441a      	add	r2, r3
20001c0c:	68fb      	ldr	r3, [r7, #12]
20001c0e:	429a      	cmp	r2, r3
20001c10:	d90f      	bls.n	20001c32 <_sbrk+0x6e>
    {
      _write_r ((void *)0, 1, "Heap and stack collision\n", 25);
20001c12:	f04f 0000 	mov.w	r0, #0
20001c16:	f04f 0101 	mov.w	r1, #1
20001c1a:	f649 52b4 	movw	r2, #40372	; 0x9db4
20001c1e:	f2c2 0200 	movt	r2, #8192	; 0x2000
20001c22:	f04f 0319 	mov.w	r3, #25
20001c26:	f7ff ff9f 	bl	20001b68 <_write_r>
      _exit (1);
20001c2a:	f04f 0001 	mov.w	r0, #1
20001c2e:	f7ff ff5b 	bl	20001ae8 <_exit>
    }
  
    heap_end += incr;
20001c32:	f24a 63a0 	movw	r3, #42656	; 0xa6a0
20001c36:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001c3a:	681a      	ldr	r2, [r3, #0]
20001c3c:	687b      	ldr	r3, [r7, #4]
20001c3e:	441a      	add	r2, r3
20001c40:	f24a 63a0 	movw	r3, #42656	; 0xa6a0
20001c44:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001c48:	601a      	str	r2, [r3, #0]
    return (caddr_t) prev_heap_end;
20001c4a:	68bb      	ldr	r3, [r7, #8]
}
20001c4c:	4618      	mov	r0, r3
20001c4e:	f107 0710 	add.w	r7, r7, #16
20001c52:	46bd      	mov	sp, r7
20001c54:	bd80      	pop	{r7, pc}
20001c56:	bf00      	nop

20001c58 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20001c58:	b480      	push	{r7}
20001c5a:	b083      	sub	sp, #12
20001c5c:	af00      	add	r7, sp, #0
20001c5e:	4603      	mov	r3, r0
20001c60:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20001c62:	f24e 1300 	movw	r3, #57600	; 0xe100
20001c66:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001c6a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20001c6e:	ea4f 1252 	mov.w	r2, r2, lsr #5
20001c72:	88f9      	ldrh	r1, [r7, #6]
20001c74:	f001 011f 	and.w	r1, r1, #31
20001c78:	f04f 0001 	mov.w	r0, #1
20001c7c:	fa00 f101 	lsl.w	r1, r0, r1
20001c80:	f102 0260 	add.w	r2, r2, #96	; 0x60
20001c84:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20001c88:	f107 070c 	add.w	r7, r7, #12
20001c8c:	46bd      	mov	sp, r7
20001c8e:	bc80      	pop	{r7}
20001c90:	4770      	bx	lr
20001c92:	bf00      	nop

20001c94 <MSS_UART_init>:
(
    mss_uart_instance_t* this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
20001c94:	b580      	push	{r7, lr}
20001c96:	b088      	sub	sp, #32
20001c98:	af00      	add	r7, sp, #0
20001c9a:	60f8      	str	r0, [r7, #12]
20001c9c:	60b9      	str	r1, [r7, #8]
20001c9e:	4613      	mov	r3, r2
20001ca0:	71fb      	strb	r3, [r7, #7]
    uint16_t baud_value = 1U;
20001ca2:	f04f 0301 	mov.w	r3, #1
20001ca6:	82fb      	strh	r3, [r7, #22]
    uint32_t pclk_freq = 0U;
20001ca8:	f04f 0300 	mov.w	r3, #0
20001cac:	61bb      	str	r3, [r7, #24]
    uint32_t baud_value_l;

    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001cae:	68fa      	ldr	r2, [r7, #12]
20001cb0:	f24a 7308 	movw	r3, #42760	; 0xa708
20001cb4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001cb8:	429a      	cmp	r2, r3
20001cba:	d007      	beq.n	20001ccc <MSS_UART_init+0x38>
20001cbc:	68fa      	ldr	r2, [r7, #12]
20001cbe:	f24a 63e0 	movw	r3, #42720	; 0xa6e0
20001cc2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001cc6:	429a      	cmp	r2, r3
20001cc8:	d000      	beq.n	20001ccc <MSS_UART_init+0x38>
20001cca:	be00      	bkpt	0x0000

    /* baud_rate should be greater than 0 */
    ASSERT( 0U < baud_rate );
20001ccc:	68bb      	ldr	r3, [r7, #8]
20001cce:	2b00      	cmp	r3, #0
20001cd0:	d100      	bne.n	20001cd4 <MSS_UART_init+0x40>
20001cd2:	be00      	bkpt	0x0000

    /* Force the value of the CMSIS global variables holding the various system
     * clock frequencies to be updated. */
    SystemCoreClockUpdate();
20001cd4:	f001 f94e 	bl	20002f74 <SystemCoreClockUpdate>

    if ( this_uart == &g_mss_uart0 )
20001cd8:	68fa      	ldr	r2, [r7, #12]
20001cda:	f24a 7308 	movw	r3, #42760	; 0xa708
20001cde:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001ce2:	429a      	cmp	r2, r3
20001ce4:	d12e      	bne.n	20001d44 <MSS_UART_init+0xb0>
    {
        this_uart->hw_reg = UART0;
20001ce6:	68fb      	ldr	r3, [r7, #12]
20001ce8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
20001cec:	601a      	str	r2, [r3, #0]
        this_uart->hw_reg_bit = UART0_BITBAND;
20001cee:	68fb      	ldr	r3, [r7, #12]
20001cf0:	f04f 4284 	mov.w	r2, #1107296256	; 0x42000000
20001cf4:	605a      	str	r2, [r3, #4]
        this_uart->irqn = UART0_IRQn;
20001cf6:	68fb      	ldr	r3, [r7, #12]
20001cf8:	f04f 020a 	mov.w	r2, #10
20001cfc:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK0;
20001cfe:	f24a 132c 	movw	r3, #41260	; 0xa12c
20001d02:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001d06:	681b      	ldr	r3, [r3, #0]
20001d08:	61bb      	str	r3, [r7, #24]

        /* reset UART0 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART0_SOFTRESET_MASK;
20001d0a:	f242 0300 	movw	r3, #8192	; 0x2000
20001d0e:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001d12:	f242 0200 	movw	r2, #8192	; 0x2000
20001d16:	f2ce 0204 	movt	r2, #57348	; 0xe004
20001d1a:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001d1c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
20001d20:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART0 interrupt */
        NVIC_ClearPendingIRQ( UART0_IRQn );
20001d22:	f04f 000a 	mov.w	r0, #10
20001d26:	f7ff ff97 	bl	20001c58 <NVIC_ClearPendingIRQ>
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART0_SOFTRESET_MASK;
20001d2a:	f242 0300 	movw	r3, #8192	; 0x2000
20001d2e:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001d32:	f242 0200 	movw	r2, #8192	; 0x2000
20001d36:	f2ce 0204 	movt	r2, #57348	; 0xe004
20001d3a:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001d3c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
20001d40:	631a      	str	r2, [r3, #48]	; 0x30
20001d42:	e031      	b.n	20001da8 <MSS_UART_init+0x114>
    }
    else
    {
        this_uart->hw_reg = UART1;
20001d44:	68fa      	ldr	r2, [r7, #12]
20001d46:	f240 0300 	movw	r3, #0
20001d4a:	f2c4 0301 	movt	r3, #16385	; 0x4001
20001d4e:	6013      	str	r3, [r2, #0]
        this_uart->hw_reg_bit = UART1_BITBAND;
20001d50:	68fa      	ldr	r2, [r7, #12]
20001d52:	f240 0300 	movw	r3, #0
20001d56:	f2c4 2320 	movt	r3, #16928	; 0x4220
20001d5a:	6053      	str	r3, [r2, #4]
        this_uart->irqn = UART1_IRQn;
20001d5c:	68fb      	ldr	r3, [r7, #12]
20001d5e:	f04f 020b 	mov.w	r2, #11
20001d62:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK1;
20001d64:	f24a 1330 	movw	r3, #41264	; 0xa130
20001d68:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001d6c:	681b      	ldr	r3, [r3, #0]
20001d6e:	61bb      	str	r3, [r7, #24]

        /* Reset UART1 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART1_SOFTRESET_MASK;
20001d70:	f242 0300 	movw	r3, #8192	; 0x2000
20001d74:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001d78:	f242 0200 	movw	r2, #8192	; 0x2000
20001d7c:	f2ce 0204 	movt	r2, #57348	; 0xe004
20001d80:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001d82:	f442 7280 	orr.w	r2, r2, #256	; 0x100
20001d86:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART1 interrupt */
        NVIC_ClearPendingIRQ( UART1_IRQn );
20001d88:	f04f 000b 	mov.w	r0, #11
20001d8c:	f7ff ff64 	bl	20001c58 <NVIC_ClearPendingIRQ>
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART1_SOFTRESET_MASK;
20001d90:	f242 0300 	movw	r3, #8192	; 0x2000
20001d94:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001d98:	f242 0200 	movw	r2, #8192	; 0x2000
20001d9c:	f2ce 0204 	movt	r2, #57348	; 0xe004
20001da0:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001da2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
20001da6:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* disable interrupts */
    this_uart->hw_reg->IER = 0U;
20001da8:	68fb      	ldr	r3, [r7, #12]
20001daa:	681b      	ldr	r3, [r3, #0]
20001dac:	f04f 0200 	mov.w	r2, #0
20001db0:	711a      	strb	r2, [r3, #4]
     * The baud value is computed using the following equation:
     *      baud_value_l = PCLK_Frequency / (baud_rate * 16)
     * The baud value is rounded up or down depending on what would be the remainder
     * of the divide by 16 operation.
     */
    if( 0U < baud_rate )
20001db2:	68bb      	ldr	r3, [r7, #8]
20001db4:	2b00      	cmp	r3, #0
20001db6:	d021      	beq.n	20001dfc <MSS_UART_init+0x168>
    {
        baud_value_l = (uint32_t)(pclk_freq / baud_rate);
20001db8:	69ba      	ldr	r2, [r7, #24]
20001dba:	68bb      	ldr	r3, [r7, #8]
20001dbc:	fbb2 f3f3 	udiv	r3, r2, r3
20001dc0:	61fb      	str	r3, [r7, #28]
        if( baud_value_l & 0x00000008U )
20001dc2:	69fb      	ldr	r3, [r7, #28]
20001dc4:	f003 0308 	and.w	r3, r3, #8
20001dc8:	2b00      	cmp	r3, #0
20001dca:	d006      	beq.n	20001dda <MSS_UART_init+0x146>
        {
            /* remainder above 0.5 */
            baud_value_l = (baud_value_l >> 4U) + 1U;        
20001dcc:	69fb      	ldr	r3, [r7, #28]
20001dce:	ea4f 1313 	mov.w	r3, r3, lsr #4
20001dd2:	f103 0301 	add.w	r3, r3, #1
20001dd6:	61fb      	str	r3, [r7, #28]
20001dd8:	e003      	b.n	20001de2 <MSS_UART_init+0x14e>
        }
        else
        {
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
20001dda:	69fb      	ldr	r3, [r7, #28]
20001ddc:	ea4f 1313 	mov.w	r3, r3, lsr #4
20001de0:	61fb      	str	r3, [r7, #28]
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
20001de2:	69fa      	ldr	r2, [r7, #28]
20001de4:	f64f 73ff 	movw	r3, #65535	; 0xffff
20001de8:	429a      	cmp	r2, r3
20001dea:	d900      	bls.n	20001dee <MSS_UART_init+0x15a>
20001dec:	be00      	bkpt	0x0000
        if( baud_value_l <= (uint32_t)UINT16_MAX)
20001dee:	69fa      	ldr	r2, [r7, #28]
20001df0:	f64f 73ff 	movw	r3, #65535	; 0xffff
20001df4:	429a      	cmp	r2, r3
20001df6:	d801      	bhi.n	20001dfc <MSS_UART_init+0x168>
        {
            baud_value = (uint16_t)baud_value_l;
20001df8:	69fb      	ldr	r3, [r7, #28]
20001dfa:	82fb      	strh	r3, [r7, #22]
        }
    }
    
    /* set divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)1;
20001dfc:	68fb      	ldr	r3, [r7, #12]
20001dfe:	685b      	ldr	r3, [r3, #4]
20001e00:	f04f 0201 	mov.w	r2, #1
20001e04:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* msb of baud value */
    this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
20001e08:	68fb      	ldr	r3, [r7, #12]
20001e0a:	681b      	ldr	r3, [r3, #0]
20001e0c:	8afa      	ldrh	r2, [r7, #22]
20001e0e:	ea4f 2212 	mov.w	r2, r2, lsr #8
20001e12:	b292      	uxth	r2, r2
20001e14:	b2d2      	uxtb	r2, r2
20001e16:	711a      	strb	r2, [r3, #4]
    /* lsb of baud value */
    this_uart->hw_reg->DLR = (uint8_t)baud_value;
20001e18:	68fb      	ldr	r3, [r7, #12]
20001e1a:	681b      	ldr	r3, [r3, #0]
20001e1c:	8afa      	ldrh	r2, [r7, #22]
20001e1e:	b2d2      	uxtb	r2, r2
20001e20:	701a      	strb	r2, [r3, #0]

    /* reset divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)0;
20001e22:	68fb      	ldr	r3, [r7, #12]
20001e24:	685b      	ldr	r3, [r3, #4]
20001e26:	f04f 0200 	mov.w	r2, #0
20001e2a:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;
20001e2e:	68fb      	ldr	r3, [r7, #12]
20001e30:	681b      	ldr	r3, [r3, #0]
20001e32:	79fa      	ldrb	r2, [r7, #7]
20001e34:	731a      	strb	r2, [r3, #12]

    /* FIFO configuration */
    /* RX FIFO length = 1 byte, clear receiver FIFO, 
       clear transmitter FIFO, enable RXRDYN and TXRDYN pins. */
    this_uart->hw_reg->FCR = (uint8_t)MSS_UART_FIFO_SINGLE_BYTE | 
20001e36:	68fb      	ldr	r3, [r7, #12]
20001e38:	681b      	ldr	r3, [r3, #0]
20001e3a:	f04f 020e 	mov.w	r2, #14
20001e3e:	721a      	strb	r2, [r3, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_CLEAR_TX_FIFO_MASK | 
                              FCR_ENABLE_TXRDY_RXRDY_MASK;
    /* disable loopback */
    this_uart->hw_reg_bit->MCR_LOOP = (uint32_t)0;
20001e40:	68fb      	ldr	r3, [r7, #12]
20001e42:	685b      	ldr	r3, [r3, #4]
20001e44:	f04f 0200 	mov.w	r2, #0
20001e48:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

    /* Instance setup */
    this_uart->tx_buff_size = TX_COMPLETE;
20001e4c:	68fb      	ldr	r3, [r7, #12]
20001e4e:	f04f 0200 	mov.w	r2, #0
20001e52:	611a      	str	r2, [r3, #16]
    this_uart->tx_buffer = (const uint8_t *)0;
20001e54:	68fb      	ldr	r3, [r7, #12]
20001e56:	f04f 0200 	mov.w	r2, #0
20001e5a:	60da      	str	r2, [r3, #12]
    this_uart->tx_idx = 0U;
20001e5c:	68fb      	ldr	r3, [r7, #12]
20001e5e:	f04f 0200 	mov.w	r2, #0
20001e62:	615a      	str	r2, [r3, #20]

    /* Default handlers for MSS UART interrupts */
    this_uart->rx_handler       = NULL_HANDLER;
20001e64:	68fb      	ldr	r3, [r7, #12]
20001e66:	f04f 0200 	mov.w	r2, #0
20001e6a:	61da      	str	r2, [r3, #28]
    this_uart->tx_handler       = default_tx_handler;
20001e6c:	68fa      	ldr	r2, [r7, #12]
20001e6e:	f242 1369 	movw	r3, #8553	; 0x2169
20001e72:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001e76:	6213      	str	r3, [r2, #32]
    this_uart->linests_handler  = NULL_HANDLER;
20001e78:	68fb      	ldr	r3, [r7, #12]
20001e7a:	f04f 0200 	mov.w	r2, #0
20001e7e:	619a      	str	r2, [r3, #24]
    this_uart->modemsts_handler = NULL_HANDLER;
20001e80:	68fb      	ldr	r3, [r7, #12]
20001e82:	f04f 0200 	mov.w	r2, #0
20001e86:	625a      	str	r2, [r3, #36]	; 0x24

    /* Initialize the sticky status */
    this_uart->status = 0U;
20001e88:	68fb      	ldr	r3, [r7, #12]
20001e8a:	f04f 0200 	mov.w	r2, #0
20001e8e:	729a      	strb	r2, [r3, #10]
}
20001e90:	f107 0720 	add.w	r7, r7, #32
20001e94:	46bd      	mov	sp, r7
20001e96:	bd80      	pop	{r7, pc}

20001e98 <MSS_UART_polled_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
20001e98:	b480      	push	{r7}
20001e9a:	b089      	sub	sp, #36	; 0x24
20001e9c:	af00      	add	r7, sp, #0
20001e9e:	60f8      	str	r0, [r7, #12]
20001ea0:	60b9      	str	r1, [r7, #8]
20001ea2:	607a      	str	r2, [r7, #4]
    uint32_t char_idx = 0U;
20001ea4:	f04f 0300 	mov.w	r3, #0
20001ea8:	613b      	str	r3, [r7, #16]
    uint32_t size_sent;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001eaa:	68fa      	ldr	r2, [r7, #12]
20001eac:	f24a 7308 	movw	r3, #42760	; 0xa708
20001eb0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001eb4:	429a      	cmp	r2, r3
20001eb6:	d007      	beq.n	20001ec8 <MSS_UART_polled_tx+0x30>
20001eb8:	68fa      	ldr	r2, [r7, #12]
20001eba:	f24a 63e0 	movw	r3, #42720	; 0xa6e0
20001ebe:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001ec2:	429a      	cmp	r2, r3
20001ec4:	d000      	beq.n	20001ec8 <MSS_UART_polled_tx+0x30>
20001ec6:	be00      	bkpt	0x0000
    ASSERT( pbuff != ( (uint8_t *)0 ) );
20001ec8:	68bb      	ldr	r3, [r7, #8]
20001eca:	2b00      	cmp	r3, #0
20001ecc:	d100      	bne.n	20001ed0 <MSS_UART_polled_tx+0x38>
20001ece:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
20001ed0:	687b      	ldr	r3, [r7, #4]
20001ed2:	2b00      	cmp	r3, #0
20001ed4:	d100      	bne.n	20001ed8 <MSS_UART_polled_tx+0x40>
20001ed6:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20001ed8:	68fa      	ldr	r2, [r7, #12]
20001eda:	f24a 7308 	movw	r3, #42760	; 0xa708
20001ede:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001ee2:	429a      	cmp	r2, r3
20001ee4:	d006      	beq.n	20001ef4 <MSS_UART_polled_tx+0x5c>
20001ee6:	68fa      	ldr	r2, [r7, #12]
20001ee8:	f24a 63e0 	movw	r3, #42720	; 0xa6e0
20001eec:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001ef0:	429a      	cmp	r2, r3
20001ef2:	d13d      	bne.n	20001f70 <MSS_UART_polled_tx+0xd8>
20001ef4:	68bb      	ldr	r3, [r7, #8]
20001ef6:	2b00      	cmp	r3, #0
20001ef8:	d03a      	beq.n	20001f70 <MSS_UART_polled_tx+0xd8>
20001efa:	687b      	ldr	r3, [r7, #4]
20001efc:	2b00      	cmp	r3, #0
20001efe:	d037      	beq.n	20001f70 <MSS_UART_polled_tx+0xd8>
         /* Remain in this loop until the entire input buffer
          * has been transferred to the UART.
          */
        do {
            /* Read the Line Status Register and update the sticky record */
            status = this_uart->hw_reg->LSR;
20001f00:	68fb      	ldr	r3, [r7, #12]
20001f02:	681b      	ldr	r3, [r3, #0]
20001f04:	7d1b      	ldrb	r3, [r3, #20]
20001f06:	76fb      	strb	r3, [r7, #27]
            this_uart->status |= status;
20001f08:	68fb      	ldr	r3, [r7, #12]
20001f0a:	7a9a      	ldrb	r2, [r3, #10]
20001f0c:	7efb      	ldrb	r3, [r7, #27]
20001f0e:	ea42 0303 	orr.w	r3, r2, r3
20001f12:	b2da      	uxtb	r2, r3
20001f14:	68fb      	ldr	r3, [r7, #12]
20001f16:	729a      	strb	r2, [r3, #10]

            /* Check if TX FIFO is empty. */
            if( status & MSS_UART_THRE )
20001f18:	7efb      	ldrb	r3, [r7, #27]
20001f1a:	f003 0320 	and.w	r3, r3, #32
20001f1e:	2b00      	cmp	r3, #0
20001f20:	d023      	beq.n	20001f6a <MSS_UART_polled_tx+0xd2>
            {
                uint32_t fill_size = TX_FIFO_SIZE;
20001f22:	f04f 0310 	mov.w	r3, #16
20001f26:	61fb      	str	r3, [r7, #28]

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
20001f28:	687b      	ldr	r3, [r7, #4]
20001f2a:	2b0f      	cmp	r3, #15
20001f2c:	d801      	bhi.n	20001f32 <MSS_UART_polled_tx+0x9a>
                {
                    fill_size = tx_size;
20001f2e:	687b      	ldr	r3, [r7, #4]
20001f30:	61fb      	str	r3, [r7, #28]
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20001f32:	f04f 0300 	mov.w	r3, #0
20001f36:	617b      	str	r3, [r7, #20]
20001f38:	e00e      	b.n	20001f58 <MSS_UART_polled_tx+0xc0>
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
20001f3a:	68fb      	ldr	r3, [r7, #12]
20001f3c:	681b      	ldr	r3, [r3, #0]
20001f3e:	68b9      	ldr	r1, [r7, #8]
20001f40:	693a      	ldr	r2, [r7, #16]
20001f42:	440a      	add	r2, r1
20001f44:	7812      	ldrb	r2, [r2, #0]
20001f46:	701a      	strb	r2, [r3, #0]
20001f48:	693b      	ldr	r3, [r7, #16]
20001f4a:	f103 0301 	add.w	r3, r3, #1
20001f4e:	613b      	str	r3, [r7, #16]
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20001f50:	697b      	ldr	r3, [r7, #20]
20001f52:	f103 0301 	add.w	r3, r3, #1
20001f56:	617b      	str	r3, [r7, #20]
20001f58:	697a      	ldr	r2, [r7, #20]
20001f5a:	69fb      	ldr	r3, [r7, #28]
20001f5c:	429a      	cmp	r2, r3
20001f5e:	d3ec      	bcc.n	20001f3a <MSS_UART_polled_tx+0xa2>
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
                }

                /* Calculate the number of untransmitted bytes remaining. */
                tx_size -= size_sent;
20001f60:	687a      	ldr	r2, [r7, #4]
20001f62:	697b      	ldr	r3, [r7, #20]
20001f64:	ebc3 0302 	rsb	r3, r3, r2
20001f68:	607b      	str	r3, [r7, #4]
            }
        }while( tx_size );
20001f6a:	687b      	ldr	r3, [r7, #4]
20001f6c:	2b00      	cmp	r3, #0
20001f6e:	d1c7      	bne.n	20001f00 <MSS_UART_polled_tx+0x68>
    }
}
20001f70:	f107 0724 	add.w	r7, r7, #36	; 0x24
20001f74:	46bd      	mov	sp, r7
20001f76:	bc80      	pop	{r7}
20001f78:	4770      	bx	lr
20001f7a:	bf00      	nop

20001f7c <MSS_UART_polled_tx_string>:
MSS_UART_polled_tx_string
(
    mss_uart_instance_t * this_uart,
    const uint8_t * p_sz_string
)
{
20001f7c:	b480      	push	{r7}
20001f7e:	b087      	sub	sp, #28
20001f80:	af00      	add	r7, sp, #0
20001f82:	6078      	str	r0, [r7, #4]
20001f84:	6039      	str	r1, [r7, #0]
    uint32_t char_idx = 0U;
20001f86:	f04f 0300 	mov.w	r3, #0
20001f8a:	60bb      	str	r3, [r7, #8]
    uint32_t fill_size;
    uint_fast8_t data_byte;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001f8c:	687a      	ldr	r2, [r7, #4]
20001f8e:	f24a 7308 	movw	r3, #42760	; 0xa708
20001f92:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001f96:	429a      	cmp	r2, r3
20001f98:	d007      	beq.n	20001faa <MSS_UART_polled_tx_string+0x2e>
20001f9a:	687a      	ldr	r2, [r7, #4]
20001f9c:	f24a 63e0 	movw	r3, #42720	; 0xa6e0
20001fa0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001fa4:	429a      	cmp	r2, r3
20001fa6:	d000      	beq.n	20001faa <MSS_UART_polled_tx_string+0x2e>
20001fa8:	be00      	bkpt	0x0000
    ASSERT( p_sz_string != ( (uint8_t *)0 ) );
20001faa:	683b      	ldr	r3, [r7, #0]
20001fac:	2b00      	cmp	r3, #0
20001fae:	d100      	bne.n	20001fb2 <MSS_UART_polled_tx_string+0x36>
20001fb0:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20001fb2:	687a      	ldr	r2, [r7, #4]
20001fb4:	f24a 7308 	movw	r3, #42760	; 0xa708
20001fb8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001fbc:	429a      	cmp	r2, r3
20001fbe:	d006      	beq.n	20001fce <MSS_UART_polled_tx_string+0x52>
20001fc0:	687a      	ldr	r2, [r7, #4]
20001fc2:	f24a 63e0 	movw	r3, #42720	; 0xa6e0
20001fc6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001fca:	429a      	cmp	r2, r3
20001fcc:	d138      	bne.n	20002040 <MSS_UART_polled_tx_string+0xc4>
20001fce:	683b      	ldr	r3, [r7, #0]
20001fd0:	2b00      	cmp	r3, #0
20001fd2:	d035      	beq.n	20002040 <MSS_UART_polled_tx_string+0xc4>
          ( p_sz_string != ( (uint8_t *)0 ) ) )
    {
        /* Get the first data byte from the input buffer */
        data_byte = (uint_fast8_t)p_sz_string[char_idx];
20001fd4:	683a      	ldr	r2, [r7, #0]
20001fd6:	68bb      	ldr	r3, [r7, #8]
20001fd8:	4413      	add	r3, r2
20001fda:	781b      	ldrb	r3, [r3, #0]
20001fdc:	613b      	str	r3, [r7, #16]

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
20001fde:	e02c      	b.n	2000203a <MSS_UART_polled_tx_string+0xbe>
        {
            /* Wait until TX FIFO is empty. */
            do {
                status = this_uart->hw_reg->LSR;
20001fe0:	687b      	ldr	r3, [r7, #4]
20001fe2:	681b      	ldr	r3, [r3, #0]
20001fe4:	7d1b      	ldrb	r3, [r3, #20]
20001fe6:	75fb      	strb	r3, [r7, #23]
                this_uart->status |= status;
20001fe8:	687b      	ldr	r3, [r7, #4]
20001fea:	7a9a      	ldrb	r2, [r3, #10]
20001fec:	7dfb      	ldrb	r3, [r7, #23]
20001fee:	ea42 0303 	orr.w	r3, r2, r3
20001ff2:	b2da      	uxtb	r2, r3
20001ff4:	687b      	ldr	r3, [r7, #4]
20001ff6:	729a      	strb	r2, [r3, #10]
            } while ( !( status & MSS_UART_THRE ) );
20001ff8:	7dfb      	ldrb	r3, [r7, #23]
20001ffa:	f003 0320 	and.w	r3, r3, #32
20001ffe:	2b00      	cmp	r3, #0
20002000:	d0ee      	beq.n	20001fe0 <MSS_UART_polled_tx_string+0x64>

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
20002002:	f04f 0300 	mov.w	r3, #0
20002006:	60fb      	str	r3, [r7, #12]
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
20002008:	e011      	b.n	2000202e <MSS_UART_polled_tx_string+0xb2>
            {
                /* Send the data byte */
                this_uart->hw_reg->THR = data_byte;
2000200a:	687b      	ldr	r3, [r7, #4]
2000200c:	681b      	ldr	r3, [r3, #0]
2000200e:	693a      	ldr	r2, [r7, #16]
20002010:	b2d2      	uxtb	r2, r2
20002012:	701a      	strb	r2, [r3, #0]
                ++fill_size;
20002014:	68fb      	ldr	r3, [r7, #12]
20002016:	f103 0301 	add.w	r3, r3, #1
2000201a:	60fb      	str	r3, [r7, #12]
                char_idx++;
2000201c:	68bb      	ldr	r3, [r7, #8]
2000201e:	f103 0301 	add.w	r3, r3, #1
20002022:	60bb      	str	r3, [r7, #8]
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
20002024:	683a      	ldr	r2, [r7, #0]
20002026:	68bb      	ldr	r3, [r7, #8]
20002028:	4413      	add	r3, r2
2000202a:	781b      	ldrb	r3, [r3, #0]
2000202c:	613b      	str	r3, [r7, #16]

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
2000202e:	693b      	ldr	r3, [r7, #16]
20002030:	2b00      	cmp	r3, #0
20002032:	d002      	beq.n	2000203a <MSS_UART_polled_tx_string+0xbe>
20002034:	68fb      	ldr	r3, [r7, #12]
20002036:	2b0f      	cmp	r3, #15
20002038:	d9e7      	bls.n	2000200a <MSS_UART_polled_tx_string+0x8e>

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
2000203a:	693b      	ldr	r3, [r7, #16]
2000203c:	2b00      	cmp	r3, #0
2000203e:	d1cf      	bne.n	20001fe0 <MSS_UART_polled_tx_string+0x64>
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
            }
        }
    }
}
20002040:	f107 071c 	add.w	r7, r7, #28
20002044:	46bd      	mov	sp, r7
20002046:	bc80      	pop	{r7}
20002048:	4770      	bx	lr
2000204a:	bf00      	nop

2000204c <MSS_UART_isr>:
static void
MSS_UART_isr
(
    mss_uart_instance_t * this_uart
)
{
2000204c:	b580      	push	{r7, lr}
2000204e:	b084      	sub	sp, #16
20002050:	af00      	add	r7, sp, #0
20002052:	6078      	str	r0, [r7, #4]
    uint8_t iirf;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20002054:	687a      	ldr	r2, [r7, #4]
20002056:	f24a 7308 	movw	r3, #42760	; 0xa708
2000205a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000205e:	429a      	cmp	r2, r3
20002060:	d007      	beq.n	20002072 <MSS_UART_isr+0x26>
20002062:	687a      	ldr	r2, [r7, #4]
20002064:	f24a 63e0 	movw	r3, #42720	; 0xa6e0
20002068:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000206c:	429a      	cmp	r2, r3
2000206e:	d000      	beq.n	20002072 <MSS_UART_isr+0x26>
20002070:	be00      	bkpt	0x0000

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
20002072:	687a      	ldr	r2, [r7, #4]
20002074:	f24a 7308 	movw	r3, #42760	; 0xa708
20002078:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000207c:	429a      	cmp	r2, r3
2000207e:	d006      	beq.n	2000208e <MSS_UART_isr+0x42>
20002080:	687a      	ldr	r2, [r7, #4]
20002082:	f24a 63e0 	movw	r3, #42720	; 0xa6e0
20002086:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000208a:	429a      	cmp	r2, r3
2000208c:	d167      	bne.n	2000215e <MSS_UART_isr+0x112>
    {
        iirf = this_uart->hw_reg->IIR & IIRF_MASK;
2000208e:	687b      	ldr	r3, [r7, #4]
20002090:	681b      	ldr	r3, [r3, #0]
20002092:	7a1b      	ldrb	r3, [r3, #8]
20002094:	b2db      	uxtb	r3, r3
20002096:	f003 030f 	and.w	r3, r3, #15
2000209a:	73fb      	strb	r3, [r7, #15]

        switch ( iirf )
2000209c:	7bfb      	ldrb	r3, [r7, #15]
2000209e:	2b0c      	cmp	r3, #12
200020a0:	d854      	bhi.n	2000214c <MSS_UART_isr+0x100>
200020a2:	a201      	add	r2, pc, #4	; (adr r2, 200020a8 <MSS_UART_isr+0x5c>)
200020a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
200020a8:	200020dd 	.word	0x200020dd
200020ac:	2000214d 	.word	0x2000214d
200020b0:	200020f9 	.word	0x200020f9
200020b4:	2000214d 	.word	0x2000214d
200020b8:	20002115 	.word	0x20002115
200020bc:	2000214d 	.word	0x2000214d
200020c0:	20002131 	.word	0x20002131
200020c4:	2000214d 	.word	0x2000214d
200020c8:	2000214d 	.word	0x2000214d
200020cc:	2000214d 	.word	0x2000214d
200020d0:	2000214d 	.word	0x2000214d
200020d4:	2000214d 	.word	0x2000214d
200020d8:	20002115 	.word	0x20002115
        {
            case IIRF_MODEM_STATUS:  /* Modem status interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->modemsts_handler );
200020dc:	687b      	ldr	r3, [r7, #4]
200020de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
200020e0:	2b00      	cmp	r3, #0
200020e2:	d100      	bne.n	200020e6 <MSS_UART_isr+0x9a>
200020e4:	be00      	bkpt	0x0000
                if( NULL_HANDLER != this_uart->modemsts_handler )
200020e6:	687b      	ldr	r3, [r7, #4]
200020e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
200020ea:	2b00      	cmp	r3, #0
200020ec:	d030      	beq.n	20002150 <MSS_UART_isr+0x104>
                {
                   (*(this_uart->modemsts_handler))( this_uart );
200020ee:	687b      	ldr	r3, [r7, #4]
200020f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
200020f2:	6878      	ldr	r0, [r7, #4]
200020f4:	4798      	blx	r3
                }
            }
            break;
200020f6:	e032      	b.n	2000215e <MSS_UART_isr+0x112>

            case IIRF_THRE: /* Transmitter Holding Register Empty */
            {
                ASSERT( NULL_HANDLER != this_uart->tx_handler );
200020f8:	687b      	ldr	r3, [r7, #4]
200020fa:	6a1b      	ldr	r3, [r3, #32]
200020fc:	2b00      	cmp	r3, #0
200020fe:	d100      	bne.n	20002102 <MSS_UART_isr+0xb6>
20002100:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->tx_handler )
20002102:	687b      	ldr	r3, [r7, #4]
20002104:	6a1b      	ldr	r3, [r3, #32]
20002106:	2b00      	cmp	r3, #0
20002108:	d024      	beq.n	20002154 <MSS_UART_isr+0x108>
                {
                    (*(this_uart->tx_handler))( this_uart );
2000210a:	687b      	ldr	r3, [r7, #4]
2000210c:	6a1b      	ldr	r3, [r3, #32]
2000210e:	6878      	ldr	r0, [r7, #4]
20002110:	4798      	blx	r3
                }
            }
            break;
20002112:	e024      	b.n	2000215e <MSS_UART_isr+0x112>

            case IIRF_RX_DATA:      /* Received Data Available */
            case IIRF_DATA_TIMEOUT: /* Received Data Timed-out */
            {
                ASSERT( NULL_HANDLER != this_uart->rx_handler );
20002114:	687b      	ldr	r3, [r7, #4]
20002116:	69db      	ldr	r3, [r3, #28]
20002118:	2b00      	cmp	r3, #0
2000211a:	d100      	bne.n	2000211e <MSS_UART_isr+0xd2>
2000211c:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->rx_handler )
2000211e:	687b      	ldr	r3, [r7, #4]
20002120:	69db      	ldr	r3, [r3, #28]
20002122:	2b00      	cmp	r3, #0
20002124:	d018      	beq.n	20002158 <MSS_UART_isr+0x10c>
                {
                    (*(this_uart->rx_handler))( this_uart );
20002126:	687b      	ldr	r3, [r7, #4]
20002128:	69db      	ldr	r3, [r3, #28]
2000212a:	6878      	ldr	r0, [r7, #4]
2000212c:	4798      	blx	r3
                }
            }
            break;
2000212e:	e016      	b.n	2000215e <MSS_UART_isr+0x112>

            case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->linests_handler );
20002130:	687b      	ldr	r3, [r7, #4]
20002132:	699b      	ldr	r3, [r3, #24]
20002134:	2b00      	cmp	r3, #0
20002136:	d100      	bne.n	2000213a <MSS_UART_isr+0xee>
20002138:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->linests_handler )
2000213a:	687b      	ldr	r3, [r7, #4]
2000213c:	699b      	ldr	r3, [r3, #24]
2000213e:	2b00      	cmp	r3, #0
20002140:	d00c      	beq.n	2000215c <MSS_UART_isr+0x110>
                {
                   (*(this_uart->linests_handler))( this_uart );
20002142:	687b      	ldr	r3, [r7, #4]
20002144:	699b      	ldr	r3, [r3, #24]
20002146:	6878      	ldr	r0, [r7, #4]
20002148:	4798      	blx	r3
                }
            }
            break;
2000214a:	e008      	b.n	2000215e <MSS_UART_isr+0x112>

            default:
            {
                ASSERT( INVALID_INTERRUPT );
2000214c:	be00      	bkpt	0x0000
2000214e:	e006      	b.n	2000215e <MSS_UART_isr+0x112>
                if( NULL_HANDLER != this_uart->modemsts_handler )
                {
                   (*(this_uart->modemsts_handler))( this_uart );
                }
            }
            break;
20002150:	bf00      	nop
20002152:	e004      	b.n	2000215e <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->tx_handler )
                {
                    (*(this_uart->tx_handler))( this_uart );
                }
            }
            break;
20002154:	bf00      	nop
20002156:	e002      	b.n	2000215e <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->rx_handler )
                {
                    (*(this_uart->rx_handler))( this_uart );
                }
            }
            break;
20002158:	bf00      	nop
2000215a:	e000      	b.n	2000215e <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->linests_handler )
                {
                   (*(this_uart->linests_handler))( this_uart );
                }
            }
            break;
2000215c:	bf00      	nop
                ASSERT( INVALID_INTERRUPT );
            }
            break;
        }
    }
}
2000215e:	f107 0710 	add.w	r7, r7, #16
20002162:	46bd      	mov	sp, r7
20002164:	bd80      	pop	{r7, pc}
20002166:	bf00      	nop

20002168 <default_tx_handler>:
static void
default_tx_handler
(
    mss_uart_instance_t * this_uart
)
{
20002168:	b480      	push	{r7}
2000216a:	b087      	sub	sp, #28
2000216c:	af00      	add	r7, sp, #0
2000216e:	6078      	str	r0, [r7, #4]
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20002170:	687a      	ldr	r2, [r7, #4]
20002172:	f24a 7308 	movw	r3, #42760	; 0xa708
20002176:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000217a:	429a      	cmp	r2, r3
2000217c:	d007      	beq.n	2000218e <default_tx_handler+0x26>
2000217e:	687a      	ldr	r2, [r7, #4]
20002180:	f24a 63e0 	movw	r3, #42720	; 0xa6e0
20002184:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002188:	429a      	cmp	r2, r3
2000218a:	d000      	beq.n	2000218e <default_tx_handler+0x26>
2000218c:	be00      	bkpt	0x0000
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
2000218e:	687b      	ldr	r3, [r7, #4]
20002190:	68db      	ldr	r3, [r3, #12]
20002192:	2b00      	cmp	r3, #0
20002194:	d100      	bne.n	20002198 <default_tx_handler+0x30>
20002196:	be00      	bkpt	0x0000
    ASSERT( 0U < this_uart->tx_buff_size );
20002198:	687b      	ldr	r3, [r7, #4]
2000219a:	691b      	ldr	r3, [r3, #16]
2000219c:	2b00      	cmp	r3, #0
2000219e:	d100      	bne.n	200021a2 <default_tx_handler+0x3a>
200021a0:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
200021a2:	687a      	ldr	r2, [r7, #4]
200021a4:	f24a 7308 	movw	r3, #42760	; 0xa708
200021a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200021ac:	429a      	cmp	r2, r3
200021ae:	d006      	beq.n	200021be <default_tx_handler+0x56>
200021b0:	687a      	ldr	r2, [r7, #4]
200021b2:	f24a 63e0 	movw	r3, #42720	; 0xa6e0
200021b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200021ba:	429a      	cmp	r2, r3
200021bc:	d152      	bne.n	20002264 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
200021be:	687b      	ldr	r3, [r7, #4]
200021c0:	68db      	ldr	r3, [r3, #12]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
200021c2:	2b00      	cmp	r3, #0
200021c4:	d04e      	beq.n	20002264 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
200021c6:	687b      	ldr	r3, [r7, #4]
200021c8:	691b      	ldr	r3, [r3, #16]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
200021ca:	2b00      	cmp	r3, #0
200021cc:	d04a      	beq.n	20002264 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
200021ce:	687b      	ldr	r3, [r7, #4]
200021d0:	681b      	ldr	r3, [r3, #0]
200021d2:	7d1b      	ldrb	r3, [r3, #20]
200021d4:	72fb      	strb	r3, [r7, #11]
        this_uart->status |= status;
200021d6:	687b      	ldr	r3, [r7, #4]
200021d8:	7a9a      	ldrb	r2, [r3, #10]
200021da:	7afb      	ldrb	r3, [r7, #11]
200021dc:	ea42 0303 	orr.w	r3, r2, r3
200021e0:	b2da      	uxtb	r2, r3
200021e2:	687b      	ldr	r3, [r7, #4]
200021e4:	729a      	strb	r2, [r3, #10]

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if ( status & MSS_UART_THRE )
200021e6:	7afb      	ldrb	r3, [r7, #11]
200021e8:	f003 0320 	and.w	r3, r3, #32
200021ec:	2b00      	cmp	r3, #0
200021ee:	d029      	beq.n	20002244 <default_tx_handler+0xdc>
        {
            uint32_t i;
            uint32_t fill_size = TX_FIFO_SIZE;
200021f0:	f04f 0310 	mov.w	r3, #16
200021f4:	613b      	str	r3, [r7, #16]
            uint32_t tx_remain = this_uart->tx_buff_size - this_uart->tx_idx;
200021f6:	687b      	ldr	r3, [r7, #4]
200021f8:	691a      	ldr	r2, [r3, #16]
200021fa:	687b      	ldr	r3, [r7, #4]
200021fc:	695b      	ldr	r3, [r3, #20]
200021fe:	ebc3 0302 	rsb	r3, r3, r2
20002202:	617b      	str	r3, [r7, #20]

            /* Calculate the number of bytes to transmit. */
            if ( tx_remain < TX_FIFO_SIZE )
20002204:	697b      	ldr	r3, [r7, #20]
20002206:	2b0f      	cmp	r3, #15
20002208:	d801      	bhi.n	2000220e <default_tx_handler+0xa6>
            {
                fill_size = tx_remain;
2000220a:	697b      	ldr	r3, [r7, #20]
2000220c:	613b      	str	r3, [r7, #16]
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
2000220e:	f04f 0300 	mov.w	r3, #0
20002212:	60fb      	str	r3, [r7, #12]
20002214:	e012      	b.n	2000223c <default_tx_handler+0xd4>
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
20002216:	687b      	ldr	r3, [r7, #4]
20002218:	681b      	ldr	r3, [r3, #0]
2000221a:	687a      	ldr	r2, [r7, #4]
2000221c:	68d1      	ldr	r1, [r2, #12]
2000221e:	687a      	ldr	r2, [r7, #4]
20002220:	6952      	ldr	r2, [r2, #20]
20002222:	440a      	add	r2, r1
20002224:	7812      	ldrb	r2, [r2, #0]
20002226:	701a      	strb	r2, [r3, #0]
                ++this_uart->tx_idx;
20002228:	687b      	ldr	r3, [r7, #4]
2000222a:	695b      	ldr	r3, [r3, #20]
2000222c:	f103 0201 	add.w	r2, r3, #1
20002230:	687b      	ldr	r3, [r7, #4]
20002232:	615a      	str	r2, [r3, #20]
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
20002234:	68fb      	ldr	r3, [r7, #12]
20002236:	f103 0301 	add.w	r3, r3, #1
2000223a:	60fb      	str	r3, [r7, #12]
2000223c:	68fa      	ldr	r2, [r7, #12]
2000223e:	693b      	ldr	r3, [r7, #16]
20002240:	429a      	cmp	r2, r3
20002242:	d3e8      	bcc.n	20002216 <default_tx_handler+0xae>
                ++this_uart->tx_idx;
            }
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if ( this_uart->tx_idx == this_uart->tx_buff_size )
20002244:	687b      	ldr	r3, [r7, #4]
20002246:	695a      	ldr	r2, [r3, #20]
20002248:	687b      	ldr	r3, [r7, #4]
2000224a:	691b      	ldr	r3, [r3, #16]
2000224c:	429a      	cmp	r2, r3
2000224e:	d109      	bne.n	20002264 <default_tx_handler+0xfc>
        {
            this_uart->tx_buff_size = TX_COMPLETE;
20002250:	687b      	ldr	r3, [r7, #4]
20002252:	f04f 0200 	mov.w	r2, #0
20002256:	611a      	str	r2, [r3, #16]
            /* disables TX interrupt */
            this_uart->hw_reg_bit->IER_ETBEI = 0U;
20002258:	687b      	ldr	r3, [r7, #4]
2000225a:	685b      	ldr	r3, [r3, #4]
2000225c:	f04f 0200 	mov.w	r2, #0
20002260:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        }
    }
}
20002264:	f107 071c 	add.w	r7, r7, #28
20002268:	46bd      	mov	sp, r7
2000226a:	bc80      	pop	{r7}
2000226c:	4770      	bx	lr
2000226e:	bf00      	nop

20002270 <UART0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART0_IRQHandler( void )
#else
void UART0_IRQHandler( void )
#endif
{
20002270:	4668      	mov	r0, sp
20002272:	f020 0107 	bic.w	r1, r0, #7
20002276:	468d      	mov	sp, r1
20002278:	b589      	push	{r0, r3, r7, lr}
2000227a:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart0 );
2000227c:	f24a 7008 	movw	r0, #42760	; 0xa708
20002280:	f2c2 0000 	movt	r0, #8192	; 0x2000
20002284:	f7ff fee2 	bl	2000204c <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART0_IRQn );
20002288:	f04f 000a 	mov.w	r0, #10
2000228c:	f7ff fce4 	bl	20001c58 <NVIC_ClearPendingIRQ>
}
20002290:	46bd      	mov	sp, r7
20002292:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002296:	4685      	mov	sp, r0
20002298:	4770      	bx	lr
2000229a:	bf00      	nop

2000229c <UART1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART1_IRQHandler( void )
#else
void UART1_IRQHandler( void )
#endif
{
2000229c:	4668      	mov	r0, sp
2000229e:	f020 0107 	bic.w	r1, r0, #7
200022a2:	468d      	mov	sp, r1
200022a4:	b589      	push	{r0, r3, r7, lr}
200022a6:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart1 );
200022a8:	f24a 60e0 	movw	r0, #42720	; 0xa6e0
200022ac:	f2c2 0000 	movt	r0, #8192	; 0x2000
200022b0:	f7ff fecc 	bl	2000204c <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART1_IRQn );
200022b4:	f04f 000b 	mov.w	r0, #11
200022b8:	f7ff fcce 	bl	20001c58 <NVIC_ClearPendingIRQ>
}
200022bc:	46bd      	mov	sp, r7
200022be:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200022c2:	4685      	mov	sp, r0
200022c4:	4770      	bx	lr
200022c6:	bf00      	nop

200022c8 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
200022c8:	b480      	push	{r7}
200022ca:	b083      	sub	sp, #12
200022cc:	af00      	add	r7, sp, #0
200022ce:	4603      	mov	r3, r0
200022d0:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
200022d2:	f24e 1300 	movw	r3, #57600	; 0xe100
200022d6:	f2ce 0300 	movt	r3, #57344	; 0xe000
200022da:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
200022de:	ea4f 1252 	mov.w	r2, r2, lsr #5
200022e2:	88f9      	ldrh	r1, [r7, #6]
200022e4:	f001 011f 	and.w	r1, r1, #31
200022e8:	f04f 0001 	mov.w	r0, #1
200022ec:	fa00 f101 	lsl.w	r1, r0, r1
200022f0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
200022f4:	f107 070c 	add.w	r7, r7, #12
200022f8:	46bd      	mov	sp, r7
200022fa:	bc80      	pop	{r7}
200022fc:	4770      	bx	lr
200022fe:	bf00      	nop

20002300 <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
20002300:	b480      	push	{r7}
20002302:	b083      	sub	sp, #12
20002304:	af00      	add	r7, sp, #0
20002306:	4603      	mov	r3, r0
20002308:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
2000230a:	f24e 1300 	movw	r3, #57600	; 0xe100
2000230e:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002312:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20002316:	ea4f 1252 	mov.w	r2, r2, lsr #5
2000231a:	88f9      	ldrh	r1, [r7, #6]
2000231c:	f001 011f 	and.w	r1, r1, #31
20002320:	f04f 0001 	mov.w	r0, #1
20002324:	fa00 f101 	lsl.w	r1, r0, r1
20002328:	f102 0220 	add.w	r2, r2, #32
2000232c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20002330:	f107 070c 	add.w	r7, r7, #12
20002334:	46bd      	mov	sp, r7
20002336:	bc80      	pop	{r7}
20002338:	4770      	bx	lr
2000233a:	bf00      	nop

2000233c <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
2000233c:	b480      	push	{r7}
2000233e:	b083      	sub	sp, #12
20002340:	af00      	add	r7, sp, #0
20002342:	4603      	mov	r3, r0
20002344:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20002346:	f24e 1300 	movw	r3, #57600	; 0xe100
2000234a:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000234e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20002352:	ea4f 1252 	mov.w	r2, r2, lsr #5
20002356:	88f9      	ldrh	r1, [r7, #6]
20002358:	f001 011f 	and.w	r1, r1, #31
2000235c:	f04f 0001 	mov.w	r0, #1
20002360:	fa00 f101 	lsl.w	r1, r0, r1
20002364:	f102 0260 	add.w	r2, r2, #96	; 0x60
20002368:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
2000236c:	f107 070c 	add.w	r7, r7, #12
20002370:	46bd      	mov	sp, r7
20002372:	bc80      	pop	{r7}
20002374:	4770      	bx	lr
20002376:	bf00      	nop

20002378 <MSS_SPI_init>:
 */
void MSS_SPI_init
(
    mss_spi_instance_t * this_spi
)
{
20002378:	b580      	push	{r7, lr}
2000237a:	b084      	sub	sp, #16
2000237c:	af00      	add	r7, sp, #0
2000237e:	6078      	str	r0, [r7, #4]
    uint16_t slave;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20002380:	687a      	ldr	r2, [r7, #4]
20002382:	f24a 73b4 	movw	r3, #42932	; 0xa7b4
20002386:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000238a:	429a      	cmp	r2, r3
2000238c:	d007      	beq.n	2000239e <MSS_SPI_init+0x26>
2000238e:	687a      	ldr	r2, [r7, #4]
20002390:	f24a 7330 	movw	r3, #42800	; 0xa730
20002394:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002398:	429a      	cmp	r2, r3
2000239a:	d000      	beq.n	2000239e <MSS_SPI_init+0x26>
2000239c:	be00      	bkpt	0x0000
     * Initialize SPI driver instance data. Relies on the majority
     * of data requiring 0 for initial state so we just need to fill
     * with 0s and finish off with a small number of non zero values.
     */
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
2000239e:	687b      	ldr	r3, [r7, #4]
200023a0:	889b      	ldrh	r3, [r3, #4]
200023a2:	b21b      	sxth	r3, r3
200023a4:	4618      	mov	r0, r3
200023a6:	f7ff ffab 	bl	20002300 <NVIC_DisableIRQ>

    memset(this_spi, 0, sizeof(mss_spi_instance_t));
200023aa:	6878      	ldr	r0, [r7, #4]
200023ac:	f04f 0100 	mov.w	r1, #0
200023b0:	f04f 0284 	mov.w	r2, #132	; 0x84
200023b4:	f002 f95e 	bl	20004674 <memset>
    
    this_spi->cmd_done = 1u;
200023b8:	687b      	ldr	r3, [r7, #4]
200023ba:	f04f 0201 	mov.w	r2, #1
200023be:	625a      	str	r2, [r3, #36]	; 0x24

    for(slave = 0u; slave < (uint16_t)MSS_SPI_MAX_NB_OF_SLAVES; ++slave)
200023c0:	f04f 0300 	mov.w	r3, #0
200023c4:	81fb      	strh	r3, [r7, #14]
200023c6:	e00d      	b.n	200023e4 <MSS_SPI_init+0x6c>
    {
        this_spi->slaves_cfg[slave].ctrl_reg = NOT_CONFIGURED;
200023c8:	89fb      	ldrh	r3, [r7, #14]
200023ca:	687a      	ldr	r2, [r7, #4]
200023cc:	f103 0306 	add.w	r3, r3, #6
200023d0:	ea4f 03c3 	mov.w	r3, r3, lsl #3
200023d4:	4413      	add	r3, r2
200023d6:	f04f 32ff 	mov.w	r2, #4294967295
200023da:	605a      	str	r2, [r3, #4]

    memset(this_spi, 0, sizeof(mss_spi_instance_t));
    
    this_spi->cmd_done = 1u;

    for(slave = 0u; slave < (uint16_t)MSS_SPI_MAX_NB_OF_SLAVES; ++slave)
200023dc:	89fb      	ldrh	r3, [r7, #14]
200023de:	f103 0301 	add.w	r3, r3, #1
200023e2:	81fb      	strh	r3, [r7, #14]
200023e4:	89fb      	ldrh	r3, [r7, #14]
200023e6:	2b07      	cmp	r3, #7
200023e8:	d9ee      	bls.n	200023c8 <MSS_SPI_init+0x50>
    {
        this_spi->slaves_cfg[slave].ctrl_reg = NOT_CONFIGURED;
    }

    if(this_spi == &g_mss_spi0)
200023ea:	687a      	ldr	r2, [r7, #4]
200023ec:	f24a 73b4 	movw	r3, #42932	; 0xa7b4
200023f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200023f4:	429a      	cmp	r2, r3
200023f6:	d126      	bne.n	20002446 <MSS_SPI_init+0xce>
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI0_BASE);
200023f8:	687a      	ldr	r2, [r7, #4]
200023fa:	f241 0300 	movw	r3, #4096	; 0x1000
200023fe:	f2c4 0300 	movt	r3, #16384	; 0x4000
20002402:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI0_IRQn;
20002404:	687b      	ldr	r3, [r7, #4]
20002406:	f04f 020c 	mov.w	r2, #12
2000240a:	809a      	strh	r2, [r3, #4]

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
2000240c:	f242 0300 	movw	r3, #8192	; 0x2000
20002410:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002414:	f242 0200 	movw	r2, #8192	; 0x2000
20002418:	f2ce 0204 	movt	r2, #57348	; 0xe004
2000241c:	6b12      	ldr	r2, [r2, #48]	; 0x30
2000241e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
20002422:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
20002424:	f04f 000c 	mov.w	r0, #12
20002428:	f7ff ff88 	bl	2000233c <NVIC_ClearPendingIRQ>
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
2000242c:	f242 0300 	movw	r3, #8192	; 0x2000
20002430:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002434:	f242 0200 	movw	r2, #8192	; 0x2000
20002438:	f2ce 0204 	movt	r2, #57348	; 0xe004
2000243c:	6b12      	ldr	r2, [r2, #48]	; 0x30
2000243e:	f422 7200 	bic.w	r2, r2, #512	; 0x200
20002442:	631a      	str	r2, [r3, #48]	; 0x30
20002444:	e025      	b.n	20002492 <MSS_SPI_init+0x11a>
    }
    else
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI1_BASE);
20002446:	687a      	ldr	r2, [r7, #4]
20002448:	f241 0300 	movw	r3, #4096	; 0x1000
2000244c:	f2c4 0301 	movt	r3, #16385	; 0x4001
20002450:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI1_IRQn;
20002452:	687b      	ldr	r3, [r7, #4]
20002454:	f04f 020d 	mov.w	r2, #13
20002458:	809a      	strh	r2, [r3, #4]
        
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
2000245a:	f242 0300 	movw	r3, #8192	; 0x2000
2000245e:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002462:	f242 0200 	movw	r2, #8192	; 0x2000
20002466:	f2ce 0204 	movt	r2, #57348	; 0xe004
2000246a:	6b12      	ldr	r2, [r2, #48]	; 0x30
2000246c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
20002470:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
20002472:	f04f 000d 	mov.w	r0, #13
20002476:	f7ff ff61 	bl	2000233c <NVIC_ClearPendingIRQ>
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
2000247a:	f242 0300 	movw	r3, #8192	; 0x2000
2000247e:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002482:	f242 0200 	movw	r2, #8192	; 0x2000
20002486:	f2ce 0204 	movt	r2, #57348	; 0xe004
2000248a:	6b12      	ldr	r2, [r2, #48]	; 0x30
2000248c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
20002490:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* De-assert reset bit. */
    this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
20002492:	687b      	ldr	r3, [r7, #4]
20002494:	681b      	ldr	r3, [r3, #0]
20002496:	687a      	ldr	r2, [r7, #4]
20002498:	6812      	ldr	r2, [r2, #0]
2000249a:	6812      	ldr	r2, [r2, #0]
2000249c:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
200024a0:	601a      	str	r2, [r3, #0]
}
200024a2:	f107 0710 	add.w	r7, r7, #16
200024a6:	46bd      	mov	sp, r7
200024a8:	bd80      	pop	{r7, pc}
200024aa:	bf00      	nop

200024ac <recover_from_rx_overflow>:
 */
static void recover_from_rx_overflow
(
    mss_spi_instance_t * this_spi
)
{
200024ac:	b580      	push	{r7, lr}
200024ae:	b08a      	sub	sp, #40	; 0x28
200024b0:	af00      	add	r7, sp, #0
200024b2:	6078      	str	r0, [r7, #4]
    uint32_t slave_select;
    
    /*
     * Read current SPI hardware block configuration.
     */
    control_reg = this_spi->hw_reg->CONTROL;
200024b4:	687b      	ldr	r3, [r7, #4]
200024b6:	681b      	ldr	r3, [r3, #0]
200024b8:	681b      	ldr	r3, [r3, #0]
200024ba:	60fb      	str	r3, [r7, #12]
    clk_gen = this_spi->hw_reg->CLK_GEN;
200024bc:	687b      	ldr	r3, [r7, #4]
200024be:	681b      	ldr	r3, [r3, #0]
200024c0:	699b      	ldr	r3, [r3, #24]
200024c2:	613b      	str	r3, [r7, #16]
    frame_size = this_spi->hw_reg->TXRXDF_SIZE;
200024c4:	687b      	ldr	r3, [r7, #4]
200024c6:	681b      	ldr	r3, [r3, #0]
200024c8:	685b      	ldr	r3, [r3, #4]
200024ca:	617b      	str	r3, [r7, #20]
    control2 = this_spi->hw_reg->CONTROL2;
200024cc:	687b      	ldr	r3, [r7, #4]
200024ce:	681b      	ldr	r3, [r3, #0]
200024d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
200024d2:	61bb      	str	r3, [r7, #24]
    packet_size = this_spi->hw_reg->PKTSIZE;
200024d4:	687b      	ldr	r3, [r7, #4]
200024d6:	681b      	ldr	r3, [r3, #0]
200024d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
200024da:	61fb      	str	r3, [r7, #28]
    cmd_size = this_spi->hw_reg->CMDSIZE;
200024dc:	687b      	ldr	r3, [r7, #4]
200024de:	681b      	ldr	r3, [r3, #0]
200024e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
200024e2:	623b      	str	r3, [r7, #32]
    slave_select = this_spi->hw_reg->SLAVE_SELECT;
200024e4:	687b      	ldr	r3, [r7, #4]
200024e6:	681b      	ldr	r3, [r3, #0]
200024e8:	69db      	ldr	r3, [r3, #28]
200024ea:	627b      	str	r3, [r7, #36]	; 0x24
     
    /*
     * Reset the SPI hardware block.
     */
    if(this_spi == &g_mss_spi0)
200024ec:	687a      	ldr	r2, [r7, #4]
200024ee:	f24a 73b4 	movw	r3, #42932	; 0xa7b4
200024f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200024f6:	429a      	cmp	r2, r3
200024f8:	d12e      	bne.n	20002558 <recover_from_rx_overflow+0xac>
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI0_BASE);
200024fa:	687a      	ldr	r2, [r7, #4]
200024fc:	f241 0300 	movw	r3, #4096	; 0x1000
20002500:	f2c4 0300 	movt	r3, #16384	; 0x4000
20002504:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI0_IRQn;
20002506:	687b      	ldr	r3, [r7, #4]
20002508:	f04f 020c 	mov.w	r2, #12
2000250c:	809a      	strh	r2, [r3, #4]

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
2000250e:	f242 0300 	movw	r3, #8192	; 0x2000
20002512:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002516:	f242 0200 	movw	r2, #8192	; 0x2000
2000251a:	f2ce 0204 	movt	r2, #57348	; 0xe004
2000251e:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002520:	f442 7200 	orr.w	r2, r2, #512	; 0x200
20002524:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
20002526:	f04f 000c 	mov.w	r0, #12
2000252a:	f7ff ff07 	bl	2000233c <NVIC_ClearPendingIRQ>
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
2000252e:	f242 0300 	movw	r3, #8192	; 0x2000
20002532:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002536:	f242 0200 	movw	r2, #8192	; 0x2000
2000253a:	f2ce 0204 	movt	r2, #57348	; 0xe004
2000253e:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002540:	f422 7200 	bic.w	r2, r2, #512	; 0x200
20002544:	631a      	str	r2, [r3, #48]	; 0x30

        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
20002546:	687b      	ldr	r3, [r7, #4]
20002548:	681b      	ldr	r3, [r3, #0]
2000254a:	687a      	ldr	r2, [r7, #4]
2000254c:	6812      	ldr	r2, [r2, #0]
2000254e:	6812      	ldr	r2, [r2, #0]
20002550:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
20002554:	601a      	str	r2, [r3, #0]
20002556:	e02d      	b.n	200025b4 <recover_from_rx_overflow+0x108>
    }
    else
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI1_BASE);
20002558:	687a      	ldr	r2, [r7, #4]
2000255a:	f241 0300 	movw	r3, #4096	; 0x1000
2000255e:	f2c4 0301 	movt	r3, #16385	; 0x4001
20002562:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI1_IRQn;
20002564:	687b      	ldr	r3, [r7, #4]
20002566:	f04f 020d 	mov.w	r2, #13
2000256a:	809a      	strh	r2, [r3, #4]
        
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
2000256c:	f242 0300 	movw	r3, #8192	; 0x2000
20002570:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002574:	f242 0200 	movw	r2, #8192	; 0x2000
20002578:	f2ce 0204 	movt	r2, #57348	; 0xe004
2000257c:	6b12      	ldr	r2, [r2, #48]	; 0x30
2000257e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
20002582:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
20002584:	f04f 000d 	mov.w	r0, #13
20002588:	f7ff fed8 	bl	2000233c <NVIC_ClearPendingIRQ>
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
2000258c:	f242 0300 	movw	r3, #8192	; 0x2000
20002590:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002594:	f242 0200 	movw	r2, #8192	; 0x2000
20002598:	f2ce 0204 	movt	r2, #57348	; 0xe004
2000259c:	6b12      	ldr	r2, [r2, #48]	; 0x30
2000259e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
200025a2:	631a      	str	r2, [r3, #48]	; 0x30
        
        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
200025a4:	687b      	ldr	r3, [r7, #4]
200025a6:	681b      	ldr	r3, [r3, #0]
200025a8:	687a      	ldr	r2, [r7, #4]
200025aa:	6812      	ldr	r2, [r2, #0]
200025ac:	6812      	ldr	r2, [r2, #0]
200025ae:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
200025b2:	601a      	str	r2, [r3, #0]
    }
    
    /*
     * Restore SPI hardware block configuration.
     */
    control_reg &= ~(uint32_t)CTRL_ENABLE_MASK;
200025b4:	68fb      	ldr	r3, [r7, #12]
200025b6:	f023 0301 	bic.w	r3, r3, #1
200025ba:	60fb      	str	r3, [r7, #12]
    this_spi->hw_reg->CONTROL = control_reg;
200025bc:	687b      	ldr	r3, [r7, #4]
200025be:	681b      	ldr	r3, [r3, #0]
200025c0:	68fa      	ldr	r2, [r7, #12]
200025c2:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CLK_GEN = clk_gen;
200025c4:	687b      	ldr	r3, [r7, #4]
200025c6:	681b      	ldr	r3, [r3, #0]
200025c8:	693a      	ldr	r2, [r7, #16]
200025ca:	619a      	str	r2, [r3, #24]
    this_spi->hw_reg->TXRXDF_SIZE = frame_size;
200025cc:	687b      	ldr	r3, [r7, #4]
200025ce:	681b      	ldr	r3, [r3, #0]
200025d0:	697a      	ldr	r2, [r7, #20]
200025d2:	605a      	str	r2, [r3, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
200025d4:	687b      	ldr	r3, [r7, #4]
200025d6:	681b      	ldr	r3, [r3, #0]
200025d8:	687a      	ldr	r2, [r7, #4]
200025da:	6812      	ldr	r2, [r2, #0]
200025dc:	6812      	ldr	r2, [r2, #0]
200025de:	f042 0201 	orr.w	r2, r2, #1
200025e2:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL2 = control2;
200025e4:	687b      	ldr	r3, [r7, #4]
200025e6:	681b      	ldr	r3, [r3, #0]
200025e8:	69ba      	ldr	r2, [r7, #24]
200025ea:	629a      	str	r2, [r3, #40]	; 0x28
    this_spi->hw_reg->PKTSIZE = packet_size;
200025ec:	687b      	ldr	r3, [r7, #4]
200025ee:	681b      	ldr	r3, [r3, #0]
200025f0:	69fa      	ldr	r2, [r7, #28]
200025f2:	631a      	str	r2, [r3, #48]	; 0x30
    this_spi->hw_reg->CMDSIZE = cmd_size;
200025f4:	687b      	ldr	r3, [r7, #4]
200025f6:	681b      	ldr	r3, [r3, #0]
200025f8:	6a3a      	ldr	r2, [r7, #32]
200025fa:	635a      	str	r2, [r3, #52]	; 0x34
    this_spi->hw_reg->SLAVE_SELECT = slave_select;
200025fc:	687b      	ldr	r3, [r7, #4]
200025fe:	681b      	ldr	r3, [r3, #0]
20002600:	6a7a      	ldr	r2, [r7, #36]	; 0x24
20002602:	61da      	str	r2, [r3, #28]
}
20002604:	f107 0728 	add.w	r7, r7, #40	; 0x28
20002608:	46bd      	mov	sp, r7
2000260a:	bd80      	pop	{r7, pc}

2000260c <MSS_SPI_configure_master_mode>:
    mss_spi_slave_t         slave,
    mss_spi_protocol_mode_t protocol_mode,
    mss_spi_pclk_div_t      clk_rate,
    uint8_t                 frame_bit_length
)
{
2000260c:	b580      	push	{r7, lr}
2000260e:	b084      	sub	sp, #16
20002610:	af00      	add	r7, sp, #0
20002612:	60f8      	str	r0, [r7, #12]
20002614:	607a      	str	r2, [r7, #4]
20002616:	460a      	mov	r2, r1
20002618:	72fa      	strb	r2, [r7, #11]
2000261a:	70fb      	strb	r3, [r7, #3]
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
2000261c:	68fa      	ldr	r2, [r7, #12]
2000261e:	f24a 73b4 	movw	r3, #42932	; 0xa7b4
20002622:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002626:	429a      	cmp	r2, r3
20002628:	d007      	beq.n	2000263a <MSS_SPI_configure_master_mode+0x2e>
2000262a:	68fa      	ldr	r2, [r7, #12]
2000262c:	f24a 7330 	movw	r3, #42800	; 0xa730
20002630:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002634:	429a      	cmp	r2, r3
20002636:	d000      	beq.n	2000263a <MSS_SPI_configure_master_mode+0x2e>
20002638:	be00      	bkpt	0x0000
    ASSERT(slave < MSS_SPI_MAX_NB_OF_SLAVES);
2000263a:	7afb      	ldrb	r3, [r7, #11]
2000263c:	2b07      	cmp	r3, #7
2000263e:	d900      	bls.n	20002642 <MSS_SPI_configure_master_mode+0x36>
20002640:	be00      	bkpt	0x0000
    ASSERT(frame_bit_length <= MAX_FRAME_LENGTH);
20002642:	7e3b      	ldrb	r3, [r7, #24]
20002644:	2b20      	cmp	r3, #32
20002646:	d900      	bls.n	2000264a <MSS_SPI_configure_master_mode+0x3e>
20002648:	be00      	bkpt	0x0000
    
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
2000264a:	68fb      	ldr	r3, [r7, #12]
2000264c:	889b      	ldrh	r3, [r3, #4]
2000264e:	b21b      	sxth	r3, r3
20002650:	4618      	mov	r0, r3
20002652:	f7ff fe55 	bl	20002300 <NVIC_DisableIRQ>

    /* Reset slave transfer mode to unknown to wipe slate clean */
    this_spi->slave_xfer_mode = MSS_SPI_SLAVE_XFER_NONE;
20002656:	68fb      	ldr	r3, [r7, #12]
20002658:	f04f 0200 	mov.w	r2, #0
2000265c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set the mode. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
20002660:	68fb      	ldr	r3, [r7, #12]
20002662:	681b      	ldr	r3, [r3, #0]
20002664:	68fa      	ldr	r2, [r7, #12]
20002666:	6812      	ldr	r2, [r2, #0]
20002668:	6812      	ldr	r2, [r2, #0]
2000266a:	f022 0201 	bic.w	r2, r2, #1
2000266e:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL |= CTRL_MASTER_MASK;
20002670:	68fb      	ldr	r3, [r7, #12]
20002672:	681b      	ldr	r3, [r3, #0]
20002674:	68fa      	ldr	r2, [r7, #12]
20002676:	6812      	ldr	r2, [r2, #0]
20002678:	6812      	ldr	r2, [r2, #0]
2000267a:	f042 0202 	orr.w	r2, r2, #2
2000267e:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
20002680:	68fb      	ldr	r3, [r7, #12]
20002682:	681b      	ldr	r3, [r3, #0]
20002684:	68fa      	ldr	r2, [r7, #12]
20002686:	6812      	ldr	r2, [r2, #0]
20002688:	6812      	ldr	r2, [r2, #0]
2000268a:	f042 0201 	orr.w	r2, r2, #1
2000268e:	601a      	str	r2, [r3, #0]
    /*
     * Keep track of the required register configuration for this slave. These
     * values will be used by the MSS_SPI_set_slave_select() function to configure
     * the master to match the slave being selected.
     */
    if(slave < MSS_SPI_MAX_NB_OF_SLAVES)     
20002690:	7afb      	ldrb	r3, [r7, #11]
20002692:	2b07      	cmp	r3, #7
20002694:	d83f      	bhi.n	20002716 <MSS_SPI_configure_master_mode+0x10a>
         *
         * We only do it for Motorola modes and if you need the slave selected
         * deselected between frames in modes 0 or 2 then remove SPS_MASK from
         * below.
         */
        if((MSS_SPI_MODE0 == protocol_mode) || (MSS_SPI_MODE1 == protocol_mode) ||
20002696:	687b      	ldr	r3, [r7, #4]
20002698:	2b00      	cmp	r3, #0
2000269a:	d00b      	beq.n	200026b4 <MSS_SPI_configure_master_mode+0xa8>
2000269c:	687b      	ldr	r3, [r7, #4]
2000269e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
200026a2:	d007      	beq.n	200026b4 <MSS_SPI_configure_master_mode+0xa8>
200026a4:	687b      	ldr	r3, [r7, #4]
200026a6:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
200026aa:	d003      	beq.n	200026b4 <MSS_SPI_configure_master_mode+0xa8>
200026ac:	687b      	ldr	r3, [r7, #4]
200026ae:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
200026b2:	d10f      	bne.n	200026d4 <MSS_SPI_configure_master_mode+0xc8>
           (MSS_SPI_MODE2 == protocol_mode) || (MSS_SPI_MODE3 == protocol_mode))
        {
            this_spi->slaves_cfg[slave].ctrl_reg = MASTER_MODE_MASK | SPS_MASK |
200026b4:	7afa      	ldrb	r2, [r7, #11]
200026b6:	6879      	ldr	r1, [r7, #4]
200026b8:	f240 1302 	movw	r3, #258	; 0x102
200026bc:	f2c2 4300 	movt	r3, #9216	; 0x2400
200026c0:	ea41 0303 	orr.w	r3, r1, r3
200026c4:	68f9      	ldr	r1, [r7, #12]
200026c6:	f102 0206 	add.w	r2, r2, #6
200026ca:	ea4f 02c2 	mov.w	r2, r2, lsl #3
200026ce:	440a      	add	r2, r1
200026d0:	6053      	str	r3, [r2, #4]
         *
         * We only do it for Motorola modes and if you need the slave selected
         * deselected between frames in modes 0 or 2 then remove SPS_MASK from
         * below.
         */
        if((MSS_SPI_MODE0 == protocol_mode) || (MSS_SPI_MODE1 == protocol_mode) ||
200026d2:	e00e      	b.n	200026f2 <MSS_SPI_configure_master_mode+0xe6>
                                                   (uint32_t)protocol_mode | 
                                                   ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
        }
        else
        {
            this_spi->slaves_cfg[slave].ctrl_reg = MASTER_MODE_MASK |
200026d4:	7afa      	ldrb	r2, [r7, #11]
200026d6:	6879      	ldr	r1, [r7, #4]
200026d8:	f240 1302 	movw	r3, #258	; 0x102
200026dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200026e0:	ea41 0303 	orr.w	r3, r1, r3
200026e4:	68f9      	ldr	r1, [r7, #12]
200026e6:	f102 0206 	add.w	r2, r2, #6
200026ea:	ea4f 02c2 	mov.w	r2, r2, lsl #3
200026ee:	440a      	add	r2, r1
200026f0:	6053      	str	r3, [r2, #4]
                                                   BIGFIFO_MASK |
                                                   (uint32_t)protocol_mode | 
                                                   ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
        }
        
        this_spi->slaves_cfg[slave].txrxdf_size_reg = frame_bit_length;
200026f2:	7afb      	ldrb	r3, [r7, #11]
200026f4:	68fa      	ldr	r2, [r7, #12]
200026f6:	f103 0306 	add.w	r3, r3, #6
200026fa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
200026fe:	4413      	add	r3, r2
20002700:	7e3a      	ldrb	r2, [r7, #24]
20002702:	721a      	strb	r2, [r3, #8]
        this_spi->slaves_cfg[slave].clk_gen = (uint8_t)clk_rate;
20002704:	7afb      	ldrb	r3, [r7, #11]
20002706:	68fa      	ldr	r2, [r7, #12]
20002708:	f103 0306 	add.w	r3, r3, #6
2000270c:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20002710:	4413      	add	r3, r2
20002712:	78fa      	ldrb	r2, [r7, #3]
20002714:	725a      	strb	r2, [r3, #9]
    }
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
20002716:	68fb      	ldr	r3, [r7, #12]
20002718:	889b      	ldrh	r3, [r3, #4]
2000271a:	b21b      	sxth	r3, r3
2000271c:	4618      	mov	r0, r3
2000271e:	f7ff fdd3 	bl	200022c8 <NVIC_EnableIRQ>
}
20002722:	f107 0710 	add.w	r7, r7, #16
20002726:	46bd      	mov	sp, r7
20002728:	bd80      	pop	{r7, pc}
2000272a:	bf00      	nop

2000272c <MSS_SPI_set_slave_select>:
void MSS_SPI_set_slave_select
(
    mss_spi_instance_t * this_spi,
    mss_spi_slave_t slave
)
{
2000272c:	b580      	push	{r7, lr}
2000272e:	b084      	sub	sp, #16
20002730:	af00      	add	r7, sp, #0
20002732:	6078      	str	r0, [r7, #4]
20002734:	460b      	mov	r3, r1
20002736:	70fb      	strb	r3, [r7, #3]
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20002738:	687a      	ldr	r2, [r7, #4]
2000273a:	f24a 73b4 	movw	r3, #42932	; 0xa7b4
2000273e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002742:	429a      	cmp	r2, r3
20002744:	d007      	beq.n	20002756 <MSS_SPI_set_slave_select+0x2a>
20002746:	687a      	ldr	r2, [r7, #4]
20002748:	f24a 7330 	movw	r3, #42800	; 0xa730
2000274c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002750:	429a      	cmp	r2, r3
20002752:	d000      	beq.n	20002756 <MSS_SPI_set_slave_select+0x2a>
20002754:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
20002756:	687b      	ldr	r3, [r7, #4]
20002758:	681b      	ldr	r3, [r3, #0]
2000275a:	681b      	ldr	r3, [r3, #0]
2000275c:	f003 0302 	and.w	r3, r3, #2
20002760:	2b00      	cmp	r3, #0
20002762:	d100      	bne.n	20002766 <MSS_SPI_set_slave_select+0x3a>
20002764:	be00      	bkpt	0x0000
    
    ASSERT(this_spi->slaves_cfg[slave].ctrl_reg != NOT_CONFIGURED);
20002766:	78fb      	ldrb	r3, [r7, #3]
20002768:	687a      	ldr	r2, [r7, #4]
2000276a:	f103 0306 	add.w	r3, r3, #6
2000276e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20002772:	4413      	add	r3, r2
20002774:	685b      	ldr	r3, [r3, #4]
20002776:	f1b3 3fff 	cmp.w	r3, #4294967295
2000277a:	d100      	bne.n	2000277e <MSS_SPI_set_slave_select+0x52>
2000277c:	be00      	bkpt	0x0000

    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
2000277e:	687b      	ldr	r3, [r7, #4]
20002780:	889b      	ldrh	r3, [r3, #4]
20002782:	b21b      	sxth	r3, r3
20002784:	4618      	mov	r0, r3
20002786:	f7ff fdbb 	bl	20002300 <NVIC_DisableIRQ>

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
2000278a:	687b      	ldr	r3, [r7, #4]
2000278c:	681b      	ldr	r3, [r3, #0]
2000278e:	689b      	ldr	r3, [r3, #8]
20002790:	f003 0304 	and.w	r3, r3, #4
20002794:	60fb      	str	r3, [r7, #12]
    if(rx_overflow)
20002796:	68fb      	ldr	r3, [r7, #12]
20002798:	2b00      	cmp	r3, #0
2000279a:	d002      	beq.n	200027a2 <MSS_SPI_set_slave_select+0x76>
    {
         recover_from_rx_overflow(this_spi);
2000279c:	6878      	ldr	r0, [r7, #4]
2000279e:	f7ff fe85 	bl	200024ac <recover_from_rx_overflow>
    }
    
    /* Set the clock rate. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
200027a2:	687b      	ldr	r3, [r7, #4]
200027a4:	681b      	ldr	r3, [r3, #0]
200027a6:	687a      	ldr	r2, [r7, #4]
200027a8:	6812      	ldr	r2, [r2, #0]
200027aa:	6812      	ldr	r2, [r2, #0]
200027ac:	f022 0201 	bic.w	r2, r2, #1
200027b0:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL = this_spi->slaves_cfg[slave].ctrl_reg;
200027b2:	687b      	ldr	r3, [r7, #4]
200027b4:	681a      	ldr	r2, [r3, #0]
200027b6:	78fb      	ldrb	r3, [r7, #3]
200027b8:	6879      	ldr	r1, [r7, #4]
200027ba:	f103 0306 	add.w	r3, r3, #6
200027be:	ea4f 03c3 	mov.w	r3, r3, lsl #3
200027c2:	440b      	add	r3, r1
200027c4:	685b      	ldr	r3, [r3, #4]
200027c6:	6013      	str	r3, [r2, #0]
    this_spi->hw_reg->CLK_GEN = this_spi->slaves_cfg[slave].clk_gen;
200027c8:	687b      	ldr	r3, [r7, #4]
200027ca:	681a      	ldr	r2, [r3, #0]
200027cc:	78fb      	ldrb	r3, [r7, #3]
200027ce:	6879      	ldr	r1, [r7, #4]
200027d0:	f103 0306 	add.w	r3, r3, #6
200027d4:	ea4f 03c3 	mov.w	r3, r3, lsl #3
200027d8:	440b      	add	r3, r1
200027da:	7a5b      	ldrb	r3, [r3, #9]
200027dc:	6193      	str	r3, [r2, #24]
    this_spi->hw_reg->TXRXDF_SIZE = this_spi->slaves_cfg[slave].txrxdf_size_reg;
200027de:	687b      	ldr	r3, [r7, #4]
200027e0:	681a      	ldr	r2, [r3, #0]
200027e2:	78fb      	ldrb	r3, [r7, #3]
200027e4:	6879      	ldr	r1, [r7, #4]
200027e6:	f103 0306 	add.w	r3, r3, #6
200027ea:	ea4f 03c3 	mov.w	r3, r3, lsl #3
200027ee:	440b      	add	r3, r1
200027f0:	7a1b      	ldrb	r3, [r3, #8]
200027f2:	6053      	str	r3, [r2, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
200027f4:	687b      	ldr	r3, [r7, #4]
200027f6:	681b      	ldr	r3, [r3, #0]
200027f8:	687a      	ldr	r2, [r7, #4]
200027fa:	6812      	ldr	r2, [r2, #0]
200027fc:	6812      	ldr	r2, [r2, #0]
200027fe:	f042 0201 	orr.w	r2, r2, #1
20002802:	601a      	str	r2, [r3, #0]
    
    /* Set slave select */
    this_spi->hw_reg->SLAVE_SELECT |= ((uint32_t)1 << (uint32_t)slave);
20002804:	687b      	ldr	r3, [r7, #4]
20002806:	681b      	ldr	r3, [r3, #0]
20002808:	687a      	ldr	r2, [r7, #4]
2000280a:	6812      	ldr	r2, [r2, #0]
2000280c:	69d1      	ldr	r1, [r2, #28]
2000280e:	78fa      	ldrb	r2, [r7, #3]
20002810:	f04f 0001 	mov.w	r0, #1
20002814:	fa00 f202 	lsl.w	r2, r0, r2
20002818:	ea41 0202 	orr.w	r2, r1, r2
2000281c:	61da      	str	r2, [r3, #28]
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
2000281e:	687b      	ldr	r3, [r7, #4]
20002820:	889b      	ldrh	r3, [r3, #4]
20002822:	b21b      	sxth	r3, r3
20002824:	4618      	mov	r0, r3
20002826:	f7ff fd4f 	bl	200022c8 <NVIC_EnableIRQ>
}
2000282a:	f107 0710 	add.w	r7, r7, #16
2000282e:	46bd      	mov	sp, r7
20002830:	bd80      	pop	{r7, pc}
20002832:	bf00      	nop

20002834 <MSS_SPI_clear_slave_select>:
void MSS_SPI_clear_slave_select
(
    mss_spi_instance_t * this_spi,
    mss_spi_slave_t slave
)
{
20002834:	b580      	push	{r7, lr}
20002836:	b084      	sub	sp, #16
20002838:	af00      	add	r7, sp, #0
2000283a:	6078      	str	r0, [r7, #4]
2000283c:	460b      	mov	r3, r1
2000283e:	70fb      	strb	r3, [r7, #3]
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20002840:	687a      	ldr	r2, [r7, #4]
20002842:	f24a 73b4 	movw	r3, #42932	; 0xa7b4
20002846:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000284a:	429a      	cmp	r2, r3
2000284c:	d007      	beq.n	2000285e <MSS_SPI_clear_slave_select+0x2a>
2000284e:	687a      	ldr	r2, [r7, #4]
20002850:	f24a 7330 	movw	r3, #42800	; 0xa730
20002854:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002858:	429a      	cmp	r2, r3
2000285a:	d000      	beq.n	2000285e <MSS_SPI_clear_slave_select+0x2a>
2000285c:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
2000285e:	687b      	ldr	r3, [r7, #4]
20002860:	681b      	ldr	r3, [r3, #0]
20002862:	681b      	ldr	r3, [r3, #0]
20002864:	f003 0302 	and.w	r3, r3, #2
20002868:	2b00      	cmp	r3, #0
2000286a:	d100      	bne.n	2000286e <MSS_SPI_clear_slave_select+0x3a>
2000286c:	be00      	bkpt	0x0000

    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
2000286e:	687b      	ldr	r3, [r7, #4]
20002870:	889b      	ldrh	r3, [r3, #4]
20002872:	b21b      	sxth	r3, r3
20002874:	4618      	mov	r0, r3
20002876:	f7ff fd43 	bl	20002300 <NVIC_DisableIRQ>

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
2000287a:	687b      	ldr	r3, [r7, #4]
2000287c:	681b      	ldr	r3, [r3, #0]
2000287e:	689b      	ldr	r3, [r3, #8]
20002880:	f003 0304 	and.w	r3, r3, #4
20002884:	60fb      	str	r3, [r7, #12]
    if(rx_overflow)
20002886:	68fb      	ldr	r3, [r7, #12]
20002888:	2b00      	cmp	r3, #0
2000288a:	d002      	beq.n	20002892 <MSS_SPI_clear_slave_select+0x5e>
    {
         recover_from_rx_overflow(this_spi);
2000288c:	6878      	ldr	r0, [r7, #4]
2000288e:	f7ff fe0d 	bl	200024ac <recover_from_rx_overflow>
    }
    
    this_spi->hw_reg->SLAVE_SELECT &= ~((uint32_t)1 << (uint32_t)slave);
20002892:	687b      	ldr	r3, [r7, #4]
20002894:	681b      	ldr	r3, [r3, #0]
20002896:	687a      	ldr	r2, [r7, #4]
20002898:	6812      	ldr	r2, [r2, #0]
2000289a:	69d1      	ldr	r1, [r2, #28]
2000289c:	78fa      	ldrb	r2, [r7, #3]
2000289e:	f04f 0001 	mov.w	r0, #1
200028a2:	fa00 f202 	lsl.w	r2, r0, r2
200028a6:	ea6f 0202 	mvn.w	r2, r2
200028aa:	ea01 0202 	and.w	r2, r1, r2
200028ae:	61da      	str	r2, [r3, #28]
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
200028b0:	687b      	ldr	r3, [r7, #4]
200028b2:	889b      	ldrh	r3, [r3, #4]
200028b4:	b21b      	sxth	r3, r3
200028b6:	4618      	mov	r0, r3
200028b8:	f7ff fd06 	bl	200022c8 <NVIC_EnableIRQ>
}
200028bc:	f107 0710 	add.w	r7, r7, #16
200028c0:	46bd      	mov	sp, r7
200028c2:	bd80      	pop	{r7, pc}

200028c4 <MSS_SPI_transfer_frame>:
uint32_t MSS_SPI_transfer_frame
(
    mss_spi_instance_t * this_spi,
    uint32_t tx_bits
)
{
200028c4:	b480      	push	{r7}
200028c6:	b087      	sub	sp, #28
200028c8:	af00      	add	r7, sp, #0
200028ca:	6078      	str	r0, [r7, #4]
200028cc:	6039      	str	r1, [r7, #0]
    volatile uint32_t dummy;
    uint32_t rx_fifo_empty;
    uint32_t rx_ready;
    uint32_t tx_done;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
200028ce:	687a      	ldr	r2, [r7, #4]
200028d0:	f24a 73b4 	movw	r3, #42932	; 0xa7b4
200028d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200028d8:	429a      	cmp	r2, r3
200028da:	d007      	beq.n	200028ec <MSS_SPI_transfer_frame+0x28>
200028dc:	687a      	ldr	r2, [r7, #4]
200028de:	f24a 7330 	movw	r3, #42800	; 0xa730
200028e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200028e6:	429a      	cmp	r2, r3
200028e8:	d000      	beq.n	200028ec <MSS_SPI_transfer_frame+0x28>
200028ea:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
200028ec:	687b      	ldr	r3, [r7, #4]
200028ee:	681b      	ldr	r3, [r3, #0]
200028f0:	681b      	ldr	r3, [r3, #0]
200028f2:	f003 0302 	and.w	r3, r3, #2
200028f6:	2b00      	cmp	r3, #0
200028f8:	d100      	bne.n	200028fc <MSS_SPI_transfer_frame+0x38>
200028fa:	be00      	bkpt	0x0000
    
    /* Ensure single frame transfer selected so interrupts work correctly */
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK)
200028fc:	687b      	ldr	r3, [r7, #4]
200028fe:	681a      	ldr	r2, [r3, #0]
20002900:	687b      	ldr	r3, [r7, #4]
20002902:	681b      	ldr	r3, [r3, #0]
20002904:	6819      	ldr	r1, [r3, #0]
20002906:	f240 03ff 	movw	r3, #255	; 0xff
2000290a:	f6cf 7300 	movt	r3, #65280	; 0xff00
2000290e:	ea01 0303 	and.w	r3, r1, r3
20002912:	f443 7380 	orr.w	r3, r3, #256	; 0x100
20002916:	6013      	str	r3, [r2, #0]
                                | ((uint32_t)1u << TXRXDFCOUNT_SHIFT);

    /* Flush the Tx and Rx FIFOs. Please note this does not have any effect on A2F200. */
    this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
20002918:	687b      	ldr	r3, [r7, #4]
2000291a:	681b      	ldr	r3, [r3, #0]
2000291c:	687a      	ldr	r2, [r7, #4]
2000291e:	6812      	ldr	r2, [r2, #0]
20002920:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
20002922:	f042 020c 	orr.w	r2, r2, #12
20002926:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Flush Rx FIFO in case we are executing on A2F200. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
20002928:	687b      	ldr	r3, [r7, #4]
2000292a:	681b      	ldr	r3, [r3, #0]
2000292c:	689b      	ldr	r3, [r3, #8]
2000292e:	f003 0340 	and.w	r3, r3, #64	; 0x40
20002932:	60fb      	str	r3, [r7, #12]
    while(0u == rx_fifo_empty)
20002934:	e00b      	b.n	2000294e <MSS_SPI_transfer_frame+0x8a>
    {
        dummy = this_spi->hw_reg->RX_DATA;
20002936:	687b      	ldr	r3, [r7, #4]
20002938:	681b      	ldr	r3, [r3, #0]
2000293a:	691b      	ldr	r3, [r3, #16]
2000293c:	60bb      	str	r3, [r7, #8]
        dummy = dummy;  /* Prevent Lint warning. */
2000293e:	68bb      	ldr	r3, [r7, #8]
20002940:	60bb      	str	r3, [r7, #8]
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
20002942:	687b      	ldr	r3, [r7, #4]
20002944:	681b      	ldr	r3, [r3, #0]
20002946:	689b      	ldr	r3, [r3, #8]
20002948:	f003 0340 	and.w	r3, r3, #64	; 0x40
2000294c:	60fb      	str	r3, [r7, #12]
    /* Flush the Tx and Rx FIFOs. Please note this does not have any effect on A2F200. */
    this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
    
    /* Flush Rx FIFO in case we are executing on A2F200. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    while(0u == rx_fifo_empty)
2000294e:	68fb      	ldr	r3, [r7, #12]
20002950:	2b00      	cmp	r3, #0
20002952:	d0f0      	beq.n	20002936 <MSS_SPI_transfer_frame+0x72>
        dummy = dummy;  /* Prevent Lint warning. */
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    }
    
    /* Send frame. */
    this_spi->hw_reg->TX_DATA = tx_bits;
20002954:	687b      	ldr	r3, [r7, #4]
20002956:	681b      	ldr	r3, [r3, #0]
20002958:	683a      	ldr	r2, [r7, #0]
2000295a:	615a      	str	r2, [r3, #20]
    
    /* Wait for frame Tx to complete. */
    tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
2000295c:	687b      	ldr	r3, [r7, #4]
2000295e:	681b      	ldr	r3, [r3, #0]
20002960:	689b      	ldr	r3, [r3, #8]
20002962:	f003 0301 	and.w	r3, r3, #1
20002966:	617b      	str	r3, [r7, #20]
    while(0u == tx_done)
20002968:	e005      	b.n	20002976 <MSS_SPI_transfer_frame+0xb2>
    {
        tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
2000296a:	687b      	ldr	r3, [r7, #4]
2000296c:	681b      	ldr	r3, [r3, #0]
2000296e:	689b      	ldr	r3, [r3, #8]
20002970:	f003 0301 	and.w	r3, r3, #1
20002974:	617b      	str	r3, [r7, #20]
    /* Send frame. */
    this_spi->hw_reg->TX_DATA = tx_bits;
    
    /* Wait for frame Tx to complete. */
    tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
    while(0u == tx_done)
20002976:	697b      	ldr	r3, [r7, #20]
20002978:	2b00      	cmp	r3, #0
2000297a:	d0f6      	beq.n	2000296a <MSS_SPI_transfer_frame+0xa6>
        tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
    }
    
    /* Read received frame. */
    /* Wait for Rx complete. */
    rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
2000297c:	687b      	ldr	r3, [r7, #4]
2000297e:	681b      	ldr	r3, [r3, #0]
20002980:	689b      	ldr	r3, [r3, #8]
20002982:	f003 0302 	and.w	r3, r3, #2
20002986:	613b      	str	r3, [r7, #16]
    while(0u == rx_ready)
20002988:	e005      	b.n	20002996 <MSS_SPI_transfer_frame+0xd2>
    {
        rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
2000298a:	687b      	ldr	r3, [r7, #4]
2000298c:	681b      	ldr	r3, [r3, #0]
2000298e:	689b      	ldr	r3, [r3, #8]
20002990:	f003 0302 	and.w	r3, r3, #2
20002994:	613b      	str	r3, [r7, #16]
    }
    
    /* Read received frame. */
    /* Wait for Rx complete. */
    rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    while(0u == rx_ready)
20002996:	693b      	ldr	r3, [r7, #16]
20002998:	2b00      	cmp	r3, #0
2000299a:	d0f6      	beq.n	2000298a <MSS_SPI_transfer_frame+0xc6>
    {
        rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    }
    /* Return Rx data. */
    return( this_spi->hw_reg->RX_DATA );
2000299c:	687b      	ldr	r3, [r7, #4]
2000299e:	681b      	ldr	r3, [r3, #0]
200029a0:	691b      	ldr	r3, [r3, #16]
}
200029a2:	4618      	mov	r0, r3
200029a4:	f107 071c 	add.w	r7, r7, #28
200029a8:	46bd      	mov	sp, r7
200029aa:	bc80      	pop	{r7}
200029ac:	4770      	bx	lr
200029ae:	bf00      	nop

200029b0 <fill_slave_tx_fifo>:
 */
static void fill_slave_tx_fifo
(
    mss_spi_instance_t * this_spi
)
{
200029b0:	b480      	push	{r7}
200029b2:	b085      	sub	sp, #20
200029b4:	af00      	add	r7, sp, #0
200029b6:	6078      	str	r0, [r7, #4]
    uint32_t guard = 0u;
200029b8:	f04f 0300 	mov.w	r3, #0
200029bc:	60fb      	str	r3, [r7, #12]

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
200029be:	e00e      	b.n	200029de <fill_slave_tx_fifo+0x2e>
          (this_spi->slave_tx_idx < this_spi->slave_tx_size))
    {
        /* Sending from primary slave transmit buffer */
        this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
200029c0:	687b      	ldr	r3, [r7, #4]
200029c2:	681b      	ldr	r3, [r3, #0]
200029c4:	687a      	ldr	r2, [r7, #4]
200029c6:	6891      	ldr	r1, [r2, #8]
200029c8:	687a      	ldr	r2, [r7, #4]
200029ca:	6912      	ldr	r2, [r2, #16]
200029cc:	440a      	add	r2, r1
200029ce:	7812      	ldrb	r2, [r2, #0]
200029d0:	615a      	str	r2, [r3, #20]
        ++this_spi->slave_tx_idx;
200029d2:	687b      	ldr	r3, [r7, #4]
200029d4:	691b      	ldr	r3, [r3, #16]
200029d6:	f103 0201 	add.w	r2, r3, #1
200029da:	687b      	ldr	r3, [r7, #4]
200029dc:	611a      	str	r2, [r3, #16]
    mss_spi_instance_t * this_spi
)
{
    uint32_t guard = 0u;

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
200029de:	687b      	ldr	r3, [r7, #4]
200029e0:	681b      	ldr	r3, [r3, #0]
200029e2:	689b      	ldr	r3, [r3, #8]
200029e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
200029e8:	2b00      	cmp	r3, #0
200029ea:	d105      	bne.n	200029f8 <fill_slave_tx_fifo+0x48>
          (this_spi->slave_tx_idx < this_spi->slave_tx_size))
200029ec:	687b      	ldr	r3, [r7, #4]
200029ee:	691a      	ldr	r2, [r3, #16]
200029f0:	687b      	ldr	r3, [r7, #4]
200029f2:	68db      	ldr	r3, [r3, #12]
    mss_spi_instance_t * this_spi
)
{
    uint32_t guard = 0u;

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
200029f4:	429a      	cmp	r2, r3
200029f6:	d3e3      	bcc.n	200029c0 <fill_slave_tx_fifo+0x10>
        /* Sending from primary slave transmit buffer */
        this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
200029f8:	687b      	ldr	r3, [r7, #4]
200029fa:	691a      	ldr	r2, [r3, #16]
200029fc:	687b      	ldr	r3, [r7, #4]
200029fe:	68db      	ldr	r3, [r3, #12]
20002a00:	429a      	cmp	r2, r3
20002a02:	d31c      	bcc.n	20002a3e <fill_slave_tx_fifo+0x8e>
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20002a04:	e00e      	b.n	20002a24 <fill_slave_tx_fifo+0x74>
              (this_spi->resp_buff_tx_idx < this_spi->resp_buff_size))
        {
            /* Sending from command response buffer */
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
20002a06:	687b      	ldr	r3, [r7, #4]
20002a08:	681b      	ldr	r3, [r3, #0]
20002a0a:	687a      	ldr	r2, [r7, #4]
20002a0c:	6951      	ldr	r1, [r2, #20]
20002a0e:	687a      	ldr	r2, [r7, #4]
20002a10:	69d2      	ldr	r2, [r2, #28]
20002a12:	440a      	add	r2, r1
20002a14:	7812      	ldrb	r2, [r2, #0]
20002a16:	615a      	str	r2, [r3, #20]
            ++this_spi->resp_buff_tx_idx;
20002a18:	687b      	ldr	r3, [r7, #4]
20002a1a:	69db      	ldr	r3, [r3, #28]
20002a1c:	f103 0201 	add.w	r2, r3, #1
20002a20:	687b      	ldr	r3, [r7, #4]
20002a22:	61da      	str	r2, [r3, #28]
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20002a24:	687b      	ldr	r3, [r7, #4]
20002a26:	681b      	ldr	r3, [r3, #0]
20002a28:	689b      	ldr	r3, [r3, #8]
20002a2a:	f403 7380 	and.w	r3, r3, #256	; 0x100
20002a2e:	2b00      	cmp	r3, #0
20002a30:	d105      	bne.n	20002a3e <fill_slave_tx_fifo+0x8e>
              (this_spi->resp_buff_tx_idx < this_spi->resp_buff_size))
20002a32:	687b      	ldr	r3, [r7, #4]
20002a34:	69da      	ldr	r2, [r3, #28]
20002a36:	687b      	ldr	r3, [r7, #4]
20002a38:	699b      	ldr	r3, [r3, #24]
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20002a3a:	429a      	cmp	r2, r3
20002a3c:	d3e3      	bcc.n	20002a06 <fill_slave_tx_fifo+0x56>
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
            ++this_spi->resp_buff_tx_idx;
        }
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
20002a3e:	687b      	ldr	r3, [r7, #4]
20002a40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
20002a42:	2b00      	cmp	r3, #0
20002a44:	d01f      	beq.n	20002a86 <fill_slave_tx_fifo+0xd6>
20002a46:	687b      	ldr	r3, [r7, #4]
20002a48:	691a      	ldr	r2, [r3, #16]
20002a4a:	687b      	ldr	r3, [r7, #4]
20002a4c:	68db      	ldr	r3, [r3, #12]
20002a4e:	429a      	cmp	r2, r3
20002a50:	d319      	bcc.n	20002a86 <fill_slave_tx_fifo+0xd6>
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
20002a52:	687b      	ldr	r3, [r7, #4]
20002a54:	69da      	ldr	r2, [r3, #28]
20002a56:	687b      	ldr	r3, [r7, #4]
20002a58:	699b      	ldr	r3, [r3, #24]
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
            ++this_spi->resp_buff_tx_idx;
        }
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
20002a5a:	429a      	cmp	r2, r3
20002a5c:	d313      	bcc.n	20002a86 <fill_slave_tx_fifo+0xd6>
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20002a5e:	e008      	b.n	20002a72 <fill_slave_tx_fifo+0xc2>
              (guard < BIG_FIFO_SIZE))
        {
            /* Nothing left so pad with 0s for consistency */
            this_spi->hw_reg->TX_DATA = 0x00u;
20002a60:	687b      	ldr	r3, [r7, #4]
20002a62:	681b      	ldr	r3, [r3, #0]
20002a64:	f04f 0200 	mov.w	r2, #0
20002a68:	615a      	str	r2, [r3, #20]
             * We use the guard count to cover the unlikely event that we are
             * never seeing the TX FIFO full because the data is being pulled
             * out as fast as we can stuff it in. In this event we never spend
             * more than a full FIFOs worth of time spinning here.
             */
            guard++;
20002a6a:	68fb      	ldr	r3, [r7, #12]
20002a6c:	f103 0301 	add.w	r3, r3, #1
20002a70:	60fb      	str	r3, [r7, #12]
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20002a72:	687b      	ldr	r3, [r7, #4]
20002a74:	681b      	ldr	r3, [r3, #0]
20002a76:	689b      	ldr	r3, [r3, #8]
20002a78:	f403 7380 	and.w	r3, r3, #256	; 0x100
20002a7c:	2b00      	cmp	r3, #0
20002a7e:	d102      	bne.n	20002a86 <fill_slave_tx_fifo+0xd6>
20002a80:	68fb      	ldr	r3, [r7, #12]
20002a82:	2b1f      	cmp	r3, #31
20002a84:	d9ec      	bls.n	20002a60 <fill_slave_tx_fifo+0xb0>
             */
            guard++;
        }
    }

}
20002a86:	f107 0714 	add.w	r7, r7, #20
20002a8a:	46bd      	mov	sp, r7
20002a8c:	bc80      	pop	{r7}
20002a8e:	4770      	bx	lr

20002a90 <read_slave_rx_fifo>:
 */
static void read_slave_rx_fifo
(
    mss_spi_instance_t * this_spi
)
{
20002a90:	b580      	push	{r7, lr}
20002a92:	b084      	sub	sp, #16
20002a94:	af00      	add	r7, sp, #0
20002a96:	6078      	str	r0, [r7, #4]
    volatile uint32_t rx_frame;
    
    if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
20002a98:	687b      	ldr	r3, [r7, #4]
20002a9a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20002a9e:	2b02      	cmp	r3, #2
20002aa0:	d115      	bne.n	20002ace <read_slave_rx_fifo+0x3e>
    {
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20002aa2:	e00c      	b.n	20002abe <read_slave_rx_fifo+0x2e>
        {
            /* Single frame handling mode. */
            rx_frame = this_spi->hw_reg->RX_DATA;
20002aa4:	687b      	ldr	r3, [r7, #4]
20002aa6:	681b      	ldr	r3, [r3, #0]
20002aa8:	691b      	ldr	r3, [r3, #16]
20002aaa:	60fb      	str	r3, [r7, #12]
            if(0u != this_spi->frame_rx_handler)
20002aac:	687b      	ldr	r3, [r7, #4]
20002aae:	6f5b      	ldr	r3, [r3, #116]	; 0x74
20002ab0:	2b00      	cmp	r3, #0
20002ab2:	d004      	beq.n	20002abe <read_slave_rx_fifo+0x2e>
            {
                this_spi->frame_rx_handler( rx_frame );
20002ab4:	687b      	ldr	r3, [r7, #4]
20002ab6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
20002ab8:	68fa      	ldr	r2, [r7, #12]
20002aba:	4610      	mov	r0, r2
20002abc:	4798      	blx	r3
{
    volatile uint32_t rx_frame;
    
    if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
    {
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20002abe:	687b      	ldr	r3, [r7, #4]
20002ac0:	681b      	ldr	r3, [r3, #0]
20002ac2:	689b      	ldr	r3, [r3, #8]
20002ac4:	f003 0340 	and.w	r3, r3, #64	; 0x40
20002ac8:	2b00      	cmp	r3, #0
20002aca:	d0eb      	beq.n	20002aa4 <read_slave_rx_fifo+0x14>
20002acc:	e032      	b.n	20002b34 <read_slave_rx_fifo+0xa4>
            {
                this_spi->frame_rx_handler( rx_frame );
            }
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
20002ace:	687b      	ldr	r3, [r7, #4]
20002ad0:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20002ad4:	2b01      	cmp	r3, #1
20002ad6:	d125      	bne.n	20002b24 <read_slave_rx_fifo+0x94>
    {
        /* Block handling mode. */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
20002ad8:	e017      	b.n	20002b0a <read_slave_rx_fifo+0x7a>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
20002ada:	687b      	ldr	r3, [r7, #4]
20002adc:	681b      	ldr	r3, [r3, #0]
20002ade:	691b      	ldr	r3, [r3, #16]
20002ae0:	60fb      	str	r3, [r7, #12]
            if(this_spi->slave_rx_idx < this_spi->slave_rx_size)
20002ae2:	687b      	ldr	r3, [r7, #4]
20002ae4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20002ae6:	687b      	ldr	r3, [r7, #4]
20002ae8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
20002aea:	429a      	cmp	r2, r3
20002aec:	d207      	bcs.n	20002afe <read_slave_rx_fifo+0x6e>
            {
                this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
20002aee:	687b      	ldr	r3, [r7, #4]
20002af0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
20002af2:	687b      	ldr	r3, [r7, #4]
20002af4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20002af6:	4413      	add	r3, r2
20002af8:	68fa      	ldr	r2, [r7, #12]
20002afa:	b2d2      	uxtb	r2, r2
20002afc:	701a      	strb	r2, [r3, #0]
            }

            ++this_spi->slave_rx_idx;
20002afe:	687b      	ldr	r3, [r7, #4]
20002b00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20002b02:	f103 0201 	add.w	r2, r3, #1
20002b06:	687b      	ldr	r3, [r7, #4]
20002b08:	631a      	str	r2, [r3, #48]	; 0x30
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
    {
        /* Block handling mode. */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
20002b0a:	687b      	ldr	r3, [r7, #4]
20002b0c:	681b      	ldr	r3, [r3, #0]
20002b0e:	689b      	ldr	r3, [r3, #8]
20002b10:	f003 0340 	and.w	r3, r3, #64	; 0x40
20002b14:	2b00      	cmp	r3, #0
20002b16:	d0e0      	beq.n	20002ada <read_slave_rx_fifo+0x4a>
20002b18:	e00c      	b.n	20002b34 <read_slave_rx_fifo+0xa4>
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
20002b1a:	687b      	ldr	r3, [r7, #4]
20002b1c:	681b      	ldr	r3, [r3, #0]
20002b1e:	691b      	ldr	r3, [r3, #16]
20002b20:	60fb      	str	r3, [r7, #12]
20002b22:	e000      	b.n	20002b26 <read_slave_rx_fifo+0x96>
        }
    }
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20002b24:	bf00      	nop
20002b26:	687b      	ldr	r3, [r7, #4]
20002b28:	681b      	ldr	r3, [r3, #0]
20002b2a:	689b      	ldr	r3, [r3, #8]
20002b2c:	f003 0340 	and.w	r3, r3, #64	; 0x40
20002b30:	2b00      	cmp	r3, #0
20002b32:	d0f2      	beq.n	20002b1a <read_slave_rx_fifo+0x8a>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
        }
    }
}
20002b34:	f107 0710 	add.w	r7, r7, #16
20002b38:	46bd      	mov	sp, r7
20002b3a:	bd80      	pop	{r7, pc}

20002b3c <mss_spi_isr>:
 */
static void mss_spi_isr
(
    mss_spi_instance_t * this_spi
)
{    
20002b3c:	b580      	push	{r7, lr}
20002b3e:	b086      	sub	sp, #24
20002b40:	af00      	add	r7, sp, #0
20002b42:	6078      	str	r0, [r7, #4]
    volatile uint32_t rx_frame;
    __I  uint32_t *this_mis = &this_spi->hw_reg->MIS;
20002b44:	687b      	ldr	r3, [r7, #4]
20002b46:	681b      	ldr	r3, [r3, #0]
20002b48:	f103 0320 	add.w	r3, r3, #32
20002b4c:	613b      	str	r3, [r7, #16]

    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20002b4e:	687a      	ldr	r2, [r7, #4]
20002b50:	f24a 73b4 	movw	r3, #42932	; 0xa7b4
20002b54:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002b58:	429a      	cmp	r2, r3
20002b5a:	d007      	beq.n	20002b6c <mss_spi_isr+0x30>
20002b5c:	687a      	ldr	r2, [r7, #4]
20002b5e:	f24a 7330 	movw	r3, #42800	; 0xa730
20002b62:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002b66:	429a      	cmp	r2, r3
20002b68:	d000      	beq.n	20002b6c <mss_spi_isr+0x30>
20002b6a:	be00      	bkpt	0x0000
  
    if(0u != (*this_mis & RXDONE_IRQ_MASK))
20002b6c:	693b      	ldr	r3, [r7, #16]
20002b6e:	681b      	ldr	r3, [r3, #0]
20002b70:	f003 0302 	and.w	r3, r3, #2
20002b74:	2b00      	cmp	r3, #0
20002b76:	d052      	beq.n	20002c1e <mss_spi_isr+0xe2>
    {
        if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
20002b78:	687b      	ldr	r3, [r7, #4]
20002b7a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20002b7e:	2b02      	cmp	r3, #2
20002b80:	d115      	bne.n	20002bae <mss_spi_isr+0x72>
        {
            /* Single frame handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20002b82:	e00c      	b.n	20002b9e <mss_spi_isr+0x62>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
20002b84:	687b      	ldr	r3, [r7, #4]
20002b86:	681b      	ldr	r3, [r3, #0]
20002b88:	691b      	ldr	r3, [r3, #16]
20002b8a:	60fb      	str	r3, [r7, #12]
                if(0u != this_spi->frame_rx_handler)
20002b8c:	687b      	ldr	r3, [r7, #4]
20002b8e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
20002b90:	2b00      	cmp	r3, #0
20002b92:	d004      	beq.n	20002b9e <mss_spi_isr+0x62>
                {
                    this_spi->frame_rx_handler( rx_frame );
20002b94:	687b      	ldr	r3, [r7, #4]
20002b96:	6f5b      	ldr	r3, [r3, #116]	; 0x74
20002b98:	68fa      	ldr	r2, [r7, #12]
20002b9a:	4610      	mov	r0, r2
20002b9c:	4798      	blx	r3
    if(0u != (*this_mis & RXDONE_IRQ_MASK))
    {
        if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
        {
            /* Single frame handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20002b9e:	687b      	ldr	r3, [r7, #4]
20002ba0:	681b      	ldr	r3, [r3, #0]
20002ba2:	689b      	ldr	r3, [r3, #8]
20002ba4:	f003 0340 	and.w	r3, r3, #64	; 0x40
20002ba8:	2b00      	cmp	r3, #0
20002baa:	d0eb      	beq.n	20002b84 <mss_spi_isr+0x48>
20002bac:	e032      	b.n	20002c14 <mss_spi_isr+0xd8>
                {
                    this_spi->frame_rx_handler( rx_frame );
                }
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
20002bae:	687b      	ldr	r3, [r7, #4]
20002bb0:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20002bb4:	2b01      	cmp	r3, #1
20002bb6:	d125      	bne.n	20002c04 <mss_spi_isr+0xc8>
        {
            /* Block handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
20002bb8:	e017      	b.n	20002bea <mss_spi_isr+0xae>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;                /* Read from FIFO irrespective */
20002bba:	687b      	ldr	r3, [r7, #4]
20002bbc:	681b      	ldr	r3, [r3, #0]
20002bbe:	691b      	ldr	r3, [r3, #16]
20002bc0:	60fb      	str	r3, [r7, #12]
                if(this_spi->slave_rx_idx < this_spi->slave_rx_size) /* Write to array if required */
20002bc2:	687b      	ldr	r3, [r7, #4]
20002bc4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20002bc6:	687b      	ldr	r3, [r7, #4]
20002bc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
20002bca:	429a      	cmp	r2, r3
20002bcc:	d207      	bcs.n	20002bde <mss_spi_isr+0xa2>
                {
                    this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
20002bce:	687b      	ldr	r3, [r7, #4]
20002bd0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
20002bd2:	687b      	ldr	r3, [r7, #4]
20002bd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20002bd6:	4413      	add	r3, r2
20002bd8:	68fa      	ldr	r2, [r7, #12]
20002bda:	b2d2      	uxtb	r2, r2
20002bdc:	701a      	strb	r2, [r3, #0]
                }

                ++this_spi->slave_rx_idx;            
20002bde:	687b      	ldr	r3, [r7, #4]
20002be0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20002be2:	f103 0201 	add.w	r2, r3, #1
20002be6:	687b      	ldr	r3, [r7, #4]
20002be8:	631a      	str	r2, [r3, #48]	; 0x30
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
        {
            /* Block handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
20002bea:	687b      	ldr	r3, [r7, #4]
20002bec:	681b      	ldr	r3, [r3, #0]
20002bee:	689b      	ldr	r3, [r3, #8]
20002bf0:	f003 0340 	and.w	r3, r3, #64	; 0x40
20002bf4:	2b00      	cmp	r3, #0
20002bf6:	d0e0      	beq.n	20002bba <mss_spi_isr+0x7e>
20002bf8:	e00c      	b.n	20002c14 <mss_spi_isr+0xd8>
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
20002bfa:	687b      	ldr	r3, [r7, #4]
20002bfc:	681b      	ldr	r3, [r3, #0]
20002bfe:	691b      	ldr	r3, [r3, #16]
20002c00:	60fb      	str	r3, [r7, #12]
20002c02:	e000      	b.n	20002c06 <mss_spi_isr+0xca>
            }
        }
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20002c04:	bf00      	nop
20002c06:	687b      	ldr	r3, [r7, #4]
20002c08:	681b      	ldr	r3, [r3, #0]
20002c0a:	689b      	ldr	r3, [r3, #8]
20002c0c:	f003 0340 	and.w	r3, r3, #64	; 0x40
20002c10:	2b00      	cmp	r3, #0
20002c12:	d0f2      	beq.n	20002bfa <mss_spi_isr+0xbe>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
            }
        }

        this_spi->hw_reg->INT_CLEAR = RXDONE_IRQ_MASK;
20002c14:	687b      	ldr	r3, [r7, #4]
20002c16:	681b      	ldr	r3, [r3, #0]
20002c18:	f04f 0202 	mov.w	r2, #2
20002c1c:	60da      	str	r2, [r3, #12]
    }

   /* Handle transmit. */
    if(0u != (*this_mis & TXDONE_IRQ_MASK))
20002c1e:	693b      	ldr	r3, [r7, #16]
20002c20:	681b      	ldr	r3, [r3, #0]
20002c22:	f003 0301 	and.w	r3, r3, #1
20002c26:	b2db      	uxtb	r3, r3
20002c28:	2b00      	cmp	r3, #0
20002c2a:	d012      	beq.n	20002c52 <mss_spi_isr+0x116>
    {
        if( MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
20002c2c:	687b      	ldr	r3, [r7, #4]
20002c2e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20002c32:	2b02      	cmp	r3, #2
20002c34:	d105      	bne.n	20002c42 <mss_spi_isr+0x106>
        {
           /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
20002c36:	687b      	ldr	r3, [r7, #4]
20002c38:	681b      	ldr	r3, [r3, #0]
20002c3a:	687a      	ldr	r2, [r7, #4]
20002c3c:	6f92      	ldr	r2, [r2, #120]	; 0x78
20002c3e:	615a      	str	r2, [r3, #20]
20002c40:	e002      	b.n	20002c48 <mss_spi_isr+0x10c>
        }
        else /* Must be block mode so load FIFO to the max */
        {
            fill_slave_tx_fifo(this_spi);
20002c42:	6878      	ldr	r0, [r7, #4]
20002c44:	f7ff feb4 	bl	200029b0 <fill_slave_tx_fifo>
        }

        this_spi->hw_reg->INT_CLEAR = TXDONE_IRQ_MASK;
20002c48:	687b      	ldr	r3, [r7, #4]
20002c4a:	681b      	ldr	r3, [r3, #0]
20002c4c:	f04f 0201 	mov.w	r2, #1
20002c50:	60da      	str	r2, [r3, #12]
    }
    
    /* Handle command interrupt. */
    if(0u != (*this_mis & CMD_IRQ_MASK))
20002c52:	693b      	ldr	r3, [r7, #16]
20002c54:	681b      	ldr	r3, [r3, #0]
20002c56:	f003 0310 	and.w	r3, r3, #16
20002c5a:	2b00      	cmp	r3, #0
20002c5c:	d023      	beq.n	20002ca6 <mss_spi_isr+0x16a>
    {
        read_slave_rx_fifo(this_spi);
20002c5e:	6878      	ldr	r0, [r7, #4]
20002c60:	f7ff ff16 	bl	20002a90 <read_slave_rx_fifo>
        
        /*
         * Call the command handler if one exists.
         */
        if(0u != this_spi->cmd_handler)
20002c64:	687b      	ldr	r3, [r7, #4]
20002c66:	6a1b      	ldr	r3, [r3, #32]
20002c68:	2b00      	cmp	r3, #0
20002c6a:	d00b      	beq.n	20002c84 <mss_spi_isr+0x148>
        {
            (*this_spi->cmd_handler)(this_spi->slave_rx_buffer, this_spi->slave_rx_idx);
20002c6c:	687b      	ldr	r3, [r7, #4]
20002c6e:	6a1b      	ldr	r3, [r3, #32]
20002c70:	687a      	ldr	r2, [r7, #4]
20002c72:	6a91      	ldr	r1, [r2, #40]	; 0x28
20002c74:	687a      	ldr	r2, [r7, #4]
20002c76:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002c78:	4608      	mov	r0, r1
20002c7a:	4611      	mov	r1, r2
20002c7c:	4798      	blx	r3
            fill_slave_tx_fifo(this_spi);
20002c7e:	6878      	ldr	r0, [r7, #4]
20002c80:	f7ff fe96 	bl	200029b0 <fill_slave_tx_fifo>
        }
        /* Set cmd_done to indicate it is now safe to 0 fill TX FIFO */
        this_spi->cmd_done = 1u;
20002c84:	687b      	ldr	r3, [r7, #4]
20002c86:	f04f 0201 	mov.w	r2, #1
20002c8a:	625a      	str	r2, [r3, #36]	; 0x24
        /* Disable command interrupt until slave select becomes de-asserted to avoid retriggering. */
        this_spi->hw_reg->CONTROL2 &= ~(uint32_t)C2_ENABLE_CMD_IRQ_MASK;
20002c8c:	687b      	ldr	r3, [r7, #4]
20002c8e:	681b      	ldr	r3, [r3, #0]
20002c90:	687a      	ldr	r2, [r7, #4]
20002c92:	6812      	ldr	r2, [r2, #0]
20002c94:	6a92      	ldr	r2, [r2, #40]	; 0x28
20002c96:	f022 0210 	bic.w	r2, r2, #16
20002c9a:	629a      	str	r2, [r3, #40]	; 0x28
        this_spi->hw_reg->INT_CLEAR = CMD_IRQ_MASK;
20002c9c:	687b      	ldr	r3, [r7, #4]
20002c9e:	681b      	ldr	r3, [r3, #0]
20002ca0:	f04f 0210 	mov.w	r2, #16
20002ca4:	60da      	str	r2, [r3, #12]
    }

    if(0u != (*this_mis & RXOVFLOW_IRQ_MASK))
20002ca6:	693b      	ldr	r3, [r7, #16]
20002ca8:	681b      	ldr	r3, [r3, #0]
20002caa:	f003 0304 	and.w	r3, r3, #4
20002cae:	2b00      	cmp	r3, #0
20002cb0:	d00f      	beq.n	20002cd2 <mss_spi_isr+0x196>
    {
        /*
         * Receive overflow, not a lot we can do for this. Reset the receive
         *  FIFO, clear the interrupt and hope it doesn't happen again...
         */
        this_spi->hw_reg->COMMAND |= RX_FIFO_RESET_MASK;
20002cb2:	687b      	ldr	r3, [r7, #4]
20002cb4:	681b      	ldr	r3, [r3, #0]
20002cb6:	687a      	ldr	r2, [r7, #4]
20002cb8:	6812      	ldr	r2, [r2, #0]
20002cba:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
20002cbc:	f042 0204 	orr.w	r2, r2, #4
20002cc0:	62da      	str	r2, [r3, #44]	; 0x2c
        recover_from_rx_overflow(this_spi);
20002cc2:	6878      	ldr	r0, [r7, #4]
20002cc4:	f7ff fbf2 	bl	200024ac <recover_from_rx_overflow>
        this_spi->hw_reg->INT_CLEAR = RXOVFLOW_IRQ_MASK;
20002cc8:	687b      	ldr	r3, [r7, #4]
20002cca:	681b      	ldr	r3, [r3, #0]
20002ccc:	f04f 0204 	mov.w	r2, #4
20002cd0:	60da      	str	r2, [r3, #12]
     * slave TX FIFO data setup (if there is one).
     * In block mode this will probably not be very successful as we will
     * be out of synch with the master but the reset on SSEND will hopefully
     * take care of that for the next transfer.
     */
    if(0u != (*this_mis & TXURUN_IRQ_MASK))
20002cd2:	693b      	ldr	r3, [r7, #16]
20002cd4:	681b      	ldr	r3, [r3, #0]
20002cd6:	f003 0308 	and.w	r3, r3, #8
20002cda:	2b00      	cmp	r3, #0
20002cdc:	d031      	beq.n	20002d42 <mss_spi_isr+0x206>
    {
        this_spi->hw_reg->COMMAND |= TX_FIFO_RESET_MASK;
20002cde:	687b      	ldr	r3, [r7, #4]
20002ce0:	681b      	ldr	r3, [r3, #0]
20002ce2:	687a      	ldr	r2, [r7, #4]
20002ce4:	6812      	ldr	r2, [r2, #0]
20002ce6:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
20002ce8:	f042 0208 	orr.w	r2, r2, #8
20002cec:	62da      	str	r2, [r3, #44]	; 0x2c
        if( MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
20002cee:	687b      	ldr	r3, [r7, #4]
20002cf0:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20002cf4:	2b02      	cmp	r3, #2
20002cf6:	d113      	bne.n	20002d20 <mss_spi_isr+0x1e4>
        {
            this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK)
20002cf8:	687b      	ldr	r3, [r7, #4]
20002cfa:	681a      	ldr	r2, [r3, #0]
20002cfc:	687b      	ldr	r3, [r7, #4]
20002cfe:	681b      	ldr	r3, [r3, #0]
20002d00:	6819      	ldr	r1, [r3, #0]
20002d02:	f240 03ff 	movw	r3, #255	; 0xff
20002d06:	f6cf 7300 	movt	r3, #65280	; 0xff00
20002d0a:	ea01 0303 	and.w	r3, r1, r3
20002d0e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
20002d12:	6013      	str	r3, [r2, #0]
                                        | ((uint32_t)1u << TXRXDFCOUNT_SHIFT);
           /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
20002d14:	687b      	ldr	r3, [r7, #4]
20002d16:	681b      	ldr	r3, [r3, #0]
20002d18:	687a      	ldr	r2, [r7, #4]
20002d1a:	6f92      	ldr	r2, [r2, #120]	; 0x78
20002d1c:	615a      	str	r2, [r3, #20]
20002d1e:	e00b      	b.n	20002d38 <mss_spi_isr+0x1fc>
        }
        else if( MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode )
20002d20:	687b      	ldr	r3, [r7, #4]
20002d22:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20002d26:	2b01      	cmp	r3, #1
20002d28:	d106      	bne.n	20002d38 <mss_spi_isr+0x1fc>
        {
            /* Block mode so reload FIFO to the max */
            this_spi->slave_tx_idx = 0u;
20002d2a:	687b      	ldr	r3, [r7, #4]
20002d2c:	f04f 0200 	mov.w	r2, #0
20002d30:	611a      	str	r2, [r3, #16]
            fill_slave_tx_fifo(this_spi);
20002d32:	6878      	ldr	r0, [r7, #4]
20002d34:	f7ff fe3c 	bl	200029b0 <fill_slave_tx_fifo>
        else
        {
            /* Not frame or block mode? Can't do anything here... */
        }

        this_spi->hw_reg->INT_CLEAR = TXURUN_IRQ_MASK;
20002d38:	687b      	ldr	r3, [r7, #4]
20002d3a:	681b      	ldr	r3, [r3, #0]
20002d3c:	f04f 0208 	mov.w	r2, #8
20002d40:	60da      	str	r2, [r3, #12]
    /*
     * Handle slave select becoming de-asserted. Only enables if
     * we are operating in block mode, in frame mode we do everything
     * in the receive and transmit interrupt handlers.
     */
    if(0u != (*this_mis & SSEND_IRQ_MASK))
20002d42:	693b      	ldr	r3, [r7, #16]
20002d44:	681b      	ldr	r3, [r3, #0]
20002d46:	f003 0320 	and.w	r3, r3, #32
20002d4a:	2b00      	cmp	r3, #0
20002d4c:	d049      	beq.n	20002de2 <mss_spi_isr+0x2a6>
    {
        uint32_t rx_size;
        
        read_slave_rx_fifo(this_spi);
20002d4e:	6878      	ldr	r0, [r7, #4]
20002d50:	f7ff fe9e 	bl	20002a90 <read_slave_rx_fifo>
        rx_size = this_spi->slave_rx_idx;
20002d54:	687b      	ldr	r3, [r7, #4]
20002d56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20002d58:	617b      	str	r3, [r7, #20]
        /*
         * Re-enable command interrupt if required and clear all the response
         * buffer state in readiness for next response. This must be done
         * before reloading the TX FIFO.
         */
        if(0u != this_spi->cmd_handler)
20002d5a:	687b      	ldr	r3, [r7, #4]
20002d5c:	6a1b      	ldr	r3, [r3, #32]
20002d5e:	2b00      	cmp	r3, #0
20002d60:	d01c      	beq.n	20002d9c <mss_spi_isr+0x260>
        {
            this_spi->cmd_done = 0u;
20002d62:	687b      	ldr	r3, [r7, #4]
20002d64:	f04f 0200 	mov.w	r2, #0
20002d68:	625a      	str	r2, [r3, #36]	; 0x24
            this_spi->resp_tx_buffer = 0u;
20002d6a:	687b      	ldr	r3, [r7, #4]
20002d6c:	f04f 0200 	mov.w	r2, #0
20002d70:	615a      	str	r2, [r3, #20]
            this_spi->resp_buff_size = 0u;
20002d72:	687b      	ldr	r3, [r7, #4]
20002d74:	f04f 0200 	mov.w	r2, #0
20002d78:	619a      	str	r2, [r3, #24]
            this_spi->resp_buff_tx_idx = 0u;
20002d7a:	687b      	ldr	r3, [r7, #4]
20002d7c:	f04f 0200 	mov.w	r2, #0
20002d80:	61da      	str	r2, [r3, #28]
            this_spi->hw_reg->INT_CLEAR = CMD_IRQ_MASK;
20002d82:	687b      	ldr	r3, [r7, #4]
20002d84:	681b      	ldr	r3, [r3, #0]
20002d86:	f04f 0210 	mov.w	r2, #16
20002d8a:	60da      	str	r2, [r3, #12]
            this_spi->hw_reg->CONTROL2 |= C2_ENABLE_CMD_IRQ_MASK;
20002d8c:	687b      	ldr	r3, [r7, #4]
20002d8e:	681b      	ldr	r3, [r3, #0]
20002d90:	687a      	ldr	r2, [r7, #4]
20002d92:	6812      	ldr	r2, [r2, #0]
20002d94:	6a92      	ldr	r2, [r2, #40]	; 0x28
20002d96:	f042 0210 	orr.w	r2, r2, #16
20002d9a:	629a      	str	r2, [r3, #40]	; 0x28
        /* 
         * Reset the transmit index to 0 to restart transmit at the start of the
         * transmit buffer in the next transaction. This also requires flushing
         * the Tx FIFO and refilling it with the start of Tx data buffer.
         */
        this_spi->slave_tx_idx = 0u;
20002d9c:	687b      	ldr	r3, [r7, #4]
20002d9e:	f04f 0200 	mov.w	r2, #0
20002da2:	611a      	str	r2, [r3, #16]
        this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
20002da4:	687b      	ldr	r3, [r7, #4]
20002da6:	681b      	ldr	r3, [r3, #0]
20002da8:	687a      	ldr	r2, [r7, #4]
20002daa:	6812      	ldr	r2, [r2, #0]
20002dac:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
20002dae:	f042 020c 	orr.w	r2, r2, #12
20002db2:	62da      	str	r2, [r3, #44]	; 0x2c
        fill_slave_tx_fifo(this_spi);
20002db4:	6878      	ldr	r0, [r7, #4]
20002db6:	f7ff fdfb 	bl	200029b0 <fill_slave_tx_fifo>
        
        /* Prepare to receive next packet. */
        this_spi->slave_rx_idx = 0u;
20002dba:	687b      	ldr	r3, [r7, #4]
20002dbc:	f04f 0200 	mov.w	r2, #0
20002dc0:	631a      	str	r2, [r3, #48]	; 0x30
        /*
         * Call the receive handler if one exists.
         */
        if(0u != this_spi->block_rx_handler)
20002dc2:	687b      	ldr	r3, [r7, #4]
20002dc4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
20002dc6:	2b00      	cmp	r3, #0
20002dc8:	d006      	beq.n	20002dd8 <mss_spi_isr+0x29c>
        {
            (*this_spi->block_rx_handler)(this_spi->slave_rx_buffer, rx_size);
20002dca:	687b      	ldr	r3, [r7, #4]
20002dcc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
20002dce:	687a      	ldr	r2, [r7, #4]
20002dd0:	6a92      	ldr	r2, [r2, #40]	; 0x28
20002dd2:	4610      	mov	r0, r2
20002dd4:	6979      	ldr	r1, [r7, #20]
20002dd6:	4798      	blx	r3
        }
        
        this_spi->hw_reg->INT_CLEAR = SSEND_IRQ_MASK;
20002dd8:	687b      	ldr	r3, [r7, #4]
20002dda:	681b      	ldr	r3, [r3, #0]
20002ddc:	f04f 0220 	mov.w	r2, #32
20002de0:	60da      	str	r2, [r3, #12]
    }
}
20002de2:	f107 0718 	add.w	r7, r7, #24
20002de6:	46bd      	mov	sp, r7
20002de8:	bd80      	pop	{r7, pc}
20002dea:	bf00      	nop

20002dec <SPI0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI0_IRQHandler(void)
#else
void SPI0_IRQHandler( void )
#endif
{
20002dec:	4668      	mov	r0, sp
20002dee:	f020 0107 	bic.w	r1, r0, #7
20002df2:	468d      	mov	sp, r1
20002df4:	b589      	push	{r0, r3, r7, lr}
20002df6:	af00      	add	r7, sp, #0
    mss_spi_isr(&g_mss_spi0);
20002df8:	f24a 70b4 	movw	r0, #42932	; 0xa7b4
20002dfc:	f2c2 0000 	movt	r0, #8192	; 0x2000
20002e00:	f7ff fe9c 	bl	20002b3c <mss_spi_isr>
    NVIC_ClearPendingIRQ(SPI0_IRQn);
20002e04:	f04f 000c 	mov.w	r0, #12
20002e08:	f7ff fa98 	bl	2000233c <NVIC_ClearPendingIRQ>
}
20002e0c:	46bd      	mov	sp, r7
20002e0e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002e12:	4685      	mov	sp, r0
20002e14:	4770      	bx	lr
20002e16:	bf00      	nop

20002e18 <SPI1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI1_IRQHandler(void)
#else
void SPI1_IRQHandler(void)
#endif
{
20002e18:	4668      	mov	r0, sp
20002e1a:	f020 0107 	bic.w	r1, r0, #7
20002e1e:	468d      	mov	sp, r1
20002e20:	b589      	push	{r0, r3, r7, lr}
20002e22:	af00      	add	r7, sp, #0
    mss_spi_isr(&g_mss_spi1);
20002e24:	f24a 7030 	movw	r0, #42800	; 0xa730
20002e28:	f2c2 0000 	movt	r0, #8192	; 0x2000
20002e2c:	f7ff fe86 	bl	20002b3c <mss_spi_isr>
    NVIC_ClearPendingIRQ(SPI1_IRQn);
20002e30:	f04f 000d 	mov.w	r0, #13
20002e34:	f7ff fa82 	bl	2000233c <NVIC_ClearPendingIRQ>
}
20002e38:	46bd      	mov	sp, r7
20002e3a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002e3e:	4685      	mov	sp, r0
20002e40:	4770      	bx	lr
20002e42:	bf00      	nop

20002e44 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20002e44:	b480      	push	{r7}
20002e46:	b083      	sub	sp, #12
20002e48:	af00      	add	r7, sp, #0
20002e4a:	4603      	mov	r3, r0
20002e4c:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20002e4e:	f24e 1300 	movw	r3, #57600	; 0xe100
20002e52:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002e56:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20002e5a:	ea4f 1252 	mov.w	r2, r2, lsr #5
20002e5e:	88f9      	ldrh	r1, [r7, #6]
20002e60:	f001 011f 	and.w	r1, r1, #31
20002e64:	f04f 0001 	mov.w	r0, #1
20002e68:	fa00 f101 	lsl.w	r1, r0, r1
20002e6c:	f102 0260 	add.w	r2, r2, #96	; 0x60
20002e70:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20002e74:	f107 070c 	add.w	r7, r7, #12
20002e78:	46bd      	mov	sp, r7
20002e7a:	bc80      	pop	{r7}
20002e7c:	4770      	bx	lr
20002e7e:	bf00      	nop

20002e80 <MSS_GPIO_init>:
/*-------------------------------------------------------------------------*//**
 * MSS_GPIO_init
 * See "mss_gpio.h" for details of how to use this function.
 */
void MSS_GPIO_init( void )
{
20002e80:	b580      	push	{r7, lr}
20002e82:	b082      	sub	sp, #8
20002e84:	af00      	add	r7, sp, #0
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
20002e86:	f242 0300 	movw	r3, #8192	; 0x2000
20002e8a:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002e8e:	f242 0200 	movw	r2, #8192	; 0x2000
20002e92:	f2ce 0204 	movt	r2, #57348	; 0xe004
20002e96:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002e98:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
20002e9c:	631a      	str	r2, [r3, #48]	; 0x30
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
20002e9e:	f04f 0300 	mov.w	r3, #0
20002ea2:	607b      	str	r3, [r7, #4]
20002ea4:	e00e      	b.n	20002ec4 <MSS_GPIO_init+0x44>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
20002ea6:	687a      	ldr	r2, [r7, #4]
20002ea8:	f649 6350 	movw	r3, #40528	; 0x9e50
20002eac:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002eb0:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
20002eb4:	b21b      	sxth	r3, r3
20002eb6:	4618      	mov	r0, r3
20002eb8:	f7ff ffc4 	bl	20002e44 <NVIC_ClearPendingIRQ>
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
20002ebc:	687b      	ldr	r3, [r7, #4]
20002ebe:	f103 0301 	add.w	r3, r3, #1
20002ec2:	607b      	str	r3, [r7, #4]
20002ec4:	687b      	ldr	r3, [r7, #4]
20002ec6:	2b1f      	cmp	r3, #31
20002ec8:	d9ed      	bls.n	20002ea6 <MSS_GPIO_init+0x26>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
    }
    /* Take MSS GPIO hardware out of reset. */
    SYSREG->SOFT_RST_CR &= ~SYSREG_GPIO_SOFTRESET_MASK;
20002eca:	f242 0300 	movw	r3, #8192	; 0x2000
20002ece:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002ed2:	f242 0200 	movw	r2, #8192	; 0x2000
20002ed6:	f2ce 0204 	movt	r2, #57348	; 0xe004
20002eda:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002edc:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
20002ee0:	631a      	str	r2, [r3, #48]	; 0x30
}
20002ee2:	f107 0708 	add.w	r7, r7, #8
20002ee6:	46bd      	mov	sp, r7
20002ee8:	bd80      	pop	{r7, pc}
20002eea:	bf00      	nop

20002eec <MSS_GPIO_config>:
void MSS_GPIO_config
(
    mss_gpio_id_t port_id,
    uint32_t config
)
{
20002eec:	b480      	push	{r7}
20002eee:	b085      	sub	sp, #20
20002ef0:	af00      	add	r7, sp, #0
20002ef2:	4603      	mov	r3, r0
20002ef4:	6039      	str	r1, [r7, #0]
20002ef6:	71fb      	strb	r3, [r7, #7]
    uint32_t gpio_idx = (uint32_t)port_id;
20002ef8:	79fb      	ldrb	r3, [r7, #7]
20002efa:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
20002efc:	68fb      	ldr	r3, [r7, #12]
20002efe:	2b1f      	cmp	r3, #31
20002f00:	d900      	bls.n	20002f04 <MSS_GPIO_config+0x18>
20002f02:	be00      	bkpt	0x0000

    if ( gpio_idx < NB_OF_GPIO )
20002f04:	68fb      	ldr	r3, [r7, #12]
20002f06:	2b1f      	cmp	r3, #31
20002f08:	d808      	bhi.n	20002f1c <MSS_GPIO_config+0x30>
    {
        *(g_config_reg_lut[gpio_idx]) = config;
20002f0a:	68fa      	ldr	r2, [r7, #12]
20002f0c:	f649 53d0 	movw	r3, #40400	; 0x9dd0
20002f10:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002f14:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
20002f18:	683a      	ldr	r2, [r7, #0]
20002f1a:	601a      	str	r2, [r3, #0]
    }
}
20002f1c:	f107 0714 	add.w	r7, r7, #20
20002f20:	46bd      	mov	sp, r7
20002f22:	bc80      	pop	{r7}
20002f24:	4770      	bx	lr
20002f26:	bf00      	nop

20002f28 <MSS_GPIO_set_output>:
void MSS_GPIO_set_output
(
    mss_gpio_id_t       port_id,
    uint8_t             value
)
{
20002f28:	b480      	push	{r7}
20002f2a:	b085      	sub	sp, #20
20002f2c:	af00      	add	r7, sp, #0
20002f2e:	4602      	mov	r2, r0
20002f30:	460b      	mov	r3, r1
20002f32:	71fa      	strb	r2, [r7, #7]
20002f34:	71bb      	strb	r3, [r7, #6]
    uint32_t gpio_idx = (uint32_t)port_id;
20002f36:	79fb      	ldrb	r3, [r7, #7]
20002f38:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
20002f3a:	68fb      	ldr	r3, [r7, #12]
20002f3c:	2b1f      	cmp	r3, #31
20002f3e:	d900      	bls.n	20002f42 <MSS_GPIO_set_output+0x1a>
20002f40:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
20002f42:	68fb      	ldr	r3, [r7, #12]
20002f44:	2b1f      	cmp	r3, #31
20002f46:	d809      	bhi.n	20002f5c <MSS_GPIO_set_output+0x34>
    {
        GPIO_BITBAND->GPIO_OUT[gpio_idx] = (uint32_t)value;
20002f48:	f240 0300 	movw	r3, #0
20002f4c:	f2c4 2326 	movt	r3, #16934	; 0x4226
20002f50:	68fa      	ldr	r2, [r7, #12]
20002f52:	79b9      	ldrb	r1, [r7, #6]
20002f54:	f502 6288 	add.w	r2, r2, #1088	; 0x440
20002f58:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }
}
20002f5c:	f107 0714 	add.w	r7, r7, #20
20002f60:	46bd      	mov	sp, r7
20002f62:	bc80      	pop	{r7}
20002f64:	4770      	bx	lr
20002f66:	bf00      	nop

20002f68 <SystemInit>:

/***************************************************************************//**
 * See system_a2fxxxm3f.h for details.
 */
void SystemInit(void)
{
20002f68:	b480      	push	{r7}
20002f6a:	af00      	add	r7, sp, #0
    /*
     * Do not make use of global variables or make any asumptions regarding
     * memory content if modifying this function. The memory content has not been
     * initialised by the time this function is called by the start-up code.
     */
}
20002f6c:	46bd      	mov	sp, r7
20002f6e:	bc80      	pop	{r7}
20002f70:	4770      	bx	lr
20002f72:	bf00      	nop

20002f74 <SystemCoreClockUpdate>:

/***************************************************************************//**
 *
 */
void SystemCoreClockUpdate (void)
{
20002f74:	b580      	push	{r7, lr}
20002f76:	b08a      	sub	sp, #40	; 0x28
20002f78:	af00      	add	r7, sp, #0
    uint32_t PclkDiv0;
    uint32_t PclkDiv1;
    uint32_t AceDiv;
    uint32_t FabDiv;

    const uint32_t pclk_div_lut[4] = { 1uL, 2uL, 4uL, 1uL };
20002f7a:	f649 6390 	movw	r3, #40592	; 0x9e90
20002f7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002f82:	46bc      	mov	ip, r7
20002f84:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
20002f86:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

    /* Read PCLK dividers from system registers. Multiply the value read from
     * system register by two to get actual divider value. */
    PclkDiv0 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK0_DIV_SHIFT) & PCLK_DIV_MASK)];
20002f8a:	f242 0300 	movw	r3, #8192	; 0x2000
20002f8e:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002f92:	6c9b      	ldr	r3, [r3, #72]	; 0x48
20002f94:	ea4f 0393 	mov.w	r3, r3, lsr #2
20002f98:	f003 0303 	and.w	r3, r3, #3
20002f9c:	ea4f 0383 	mov.w	r3, r3, lsl #2
20002fa0:	f107 0228 	add.w	r2, r7, #40	; 0x28
20002fa4:	4413      	add	r3, r2
20002fa6:	f853 3c28 	ldr.w	r3, [r3, #-40]
20002faa:	613b      	str	r3, [r7, #16]
    PclkDiv1 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK1_DIV_SHIFT) & PCLK_DIV_MASK)];
20002fac:	f242 0300 	movw	r3, #8192	; 0x2000
20002fb0:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002fb4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
20002fb6:	ea4f 1313 	mov.w	r3, r3, lsr #4
20002fba:	f003 0303 	and.w	r3, r3, #3
20002fbe:	ea4f 0383 	mov.w	r3, r3, lsl #2
20002fc2:	f107 0228 	add.w	r2, r7, #40	; 0x28
20002fc6:	4413      	add	r3, r2
20002fc8:	f853 3c28 	ldr.w	r3, [r3, #-40]
20002fcc:	617b      	str	r3, [r7, #20]
    AceDiv = pclk_div_lut[((SYSREG->MSS_CLK_CR >> ACE_DIV_SHIFT) & PCLK_DIV_MASK)];
20002fce:	f242 0300 	movw	r3, #8192	; 0x2000
20002fd2:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002fd6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
20002fd8:	ea4f 1393 	mov.w	r3, r3, lsr #6
20002fdc:	f003 0303 	and.w	r3, r3, #3
20002fe0:	ea4f 0383 	mov.w	r3, r3, lsl #2
20002fe4:	f107 0228 	add.w	r2, r7, #40	; 0x28
20002fe8:	4413      	add	r3, r2
20002fea:	f853 3c28 	ldr.w	r3, [r3, #-40]
20002fee:	61bb      	str	r3, [r7, #24]
    {
        /* Compute the FPGA fabric frequency divider. */
        uint32_t obdiv;
        uint32_t obdivhalf;
        
        obdiv = (SYSREG->MSS_CCC_DIV_CR >> OBDIV_SHIFT) & OBDIV_MASK;
20002ff0:	f242 0300 	movw	r3, #8192	; 0x2000
20002ff4:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002ff8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
20002ffa:	ea4f 2313 	mov.w	r3, r3, lsr #8
20002ffe:	f003 031f 	and.w	r3, r3, #31
20003002:	623b      	str	r3, [r7, #32]
        obdivhalf = (SYSREG->MSS_CCC_DIV_CR >> OBDIVHALF_SHIFT) & OBDIVHALF_MASK;
20003004:	f242 0300 	movw	r3, #8192	; 0x2000
20003008:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000300c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
2000300e:	ea4f 3353 	mov.w	r3, r3, lsr #13
20003012:	f003 0301 	and.w	r3, r3, #1
20003016:	627b      	str	r3, [r7, #36]	; 0x24
        FabDiv = obdiv + 1uL;
20003018:	6a3b      	ldr	r3, [r7, #32]
2000301a:	f103 0301 	add.w	r3, r3, #1
2000301e:	61fb      	str	r3, [r7, #28]
        if ( obdivhalf != 0uL )
20003020:	6a7b      	ldr	r3, [r7, #36]	; 0x24
20003022:	2b00      	cmp	r3, #0
20003024:	d003      	beq.n	2000302e <SystemCoreClockUpdate+0xba>
        {
            FabDiv = FabDiv * 2uL;
20003026:	69fb      	ldr	r3, [r7, #28]
20003028:	ea4f 0343 	mov.w	r3, r3, lsl #1
2000302c:	61fb      	str	r3, [r7, #28]
    }
    
    /* Retrieve FCLK from eNVM spare pages if Actel system boot programmed as part of the system. */
    
    /* Read system clock from eNVM spare pages. */
    SystemCoreClock = GetSystemClock();
2000302e:	f000 f849 	bl	200030c4 <GetSystemClock>
20003032:	4602      	mov	r2, r0
20003034:	f24a 1328 	movw	r3, #41256	; 0xa128
20003038:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000303c:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK0 = SystemCoreClock / PclkDiv0;
2000303e:	f24a 1328 	movw	r3, #41256	; 0xa128
20003042:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003046:	681a      	ldr	r2, [r3, #0]
20003048:	693b      	ldr	r3, [r7, #16]
2000304a:	fbb2 f2f3 	udiv	r2, r2, r3
2000304e:	f24a 132c 	movw	r3, #41260	; 0xa12c
20003052:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003056:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK1 = SystemCoreClock / PclkDiv1;
20003058:	f24a 1328 	movw	r3, #41256	; 0xa128
2000305c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003060:	681a      	ldr	r2, [r3, #0]
20003062:	697b      	ldr	r3, [r7, #20]
20003064:	fbb2 f2f3 	udiv	r2, r2, r3
20003068:	f24a 1330 	movw	r3, #41264	; 0xa130
2000306c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003070:	601a      	str	r2, [r3, #0]
    g_FrequencyACE = SystemCoreClock / AceDiv;
20003072:	f24a 1328 	movw	r3, #41256	; 0xa128
20003076:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000307a:	681a      	ldr	r2, [r3, #0]
2000307c:	69bb      	ldr	r3, [r7, #24]
2000307e:	fbb2 f2f3 	udiv	r2, r2, r3
20003082:	f24a 1334 	movw	r3, #41268	; 0xa134
20003086:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000308a:	601a      	str	r2, [r3, #0]
    g_FrequencyFPGA = SystemCoreClock / FabDiv;
2000308c:	f24a 1328 	movw	r3, #41256	; 0xa128
20003090:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003094:	681a      	ldr	r2, [r3, #0]
20003096:	69fb      	ldr	r3, [r7, #28]
20003098:	fbb2 f2f3 	udiv	r2, r2, r3
2000309c:	f24a 1338 	movw	r3, #41272	; 0xa138
200030a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200030a4:	601a      	str	r2, [r3, #0]
    
    /* Keep SystemFrequency as well as SystemCoreClock for legacy reasons. */
    SystemFrequency = SystemCoreClock;
200030a6:	f24a 1328 	movw	r3, #41256	; 0xa128
200030aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
200030ae:	681a      	ldr	r2, [r3, #0]
200030b0:	f24a 1324 	movw	r3, #41252	; 0xa124
200030b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200030b8:	601a      	str	r2, [r3, #0]
}
200030ba:	f107 0728 	add.w	r7, r7, #40	; 0x28
200030be:	46bd      	mov	sp, r7
200030c0:	bd80      	pop	{r7, pc}
200030c2:	bf00      	nop

200030c4 <GetSystemClock>:
 * retrieved from eNVM spare pages.
 * The FCLK frequency value selected in the MSS Configurator software tool is
 * stored in eNVM spare pages as part of the Actel system boot configuration data.
 */
uint32_t GetSystemClock( void )
{
200030c4:	b480      	push	{r7}
200030c6:	b08b      	sub	sp, #44	; 0x2c
200030c8:	af00      	add	r7, sp, #0
    uint32_t fclk = 0uL;
200030ca:	f04f 0300 	mov.w	r3, #0
200030ce:	607b      	str	r3, [r7, #4]
    
    uint32_t * p_sysboot_key = SYSBOOT_KEY_ADDR;
200030d0:	f640 031c 	movw	r3, #2076	; 0x81c
200030d4:	f2c6 0308 	movt	r3, #24584	; 0x6008
200030d8:	60bb      	str	r3, [r7, #8]
    uint32_t * p_idcode = IDCODE_LOCATION;
200030da:	f240 2330 	movw	r3, #560	; 0x230
200030de:	f2c6 0308 	movt	r3, #24584	; 0x6008
200030e2:	60fb      	str	r3, [r7, #12]
    uint32_t idcode;
	
    idcode = *p_idcode & ~IDCODE_DEV_REV_MASK;
200030e4:	68fb      	ldr	r3, [r7, #12]
200030e6:	681b      	ldr	r3, [r3, #0]
200030e8:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
200030ec:	613b      	str	r3, [r7, #16]
	
    if ( A2F060IFX_ID == idcode )
200030ee:	693a      	ldr	r2, [r7, #16]
200030f0:	f241 13cf 	movw	r3, #4559	; 0x11cf
200030f4:	f2c0 53a1 	movt	r3, #1441	; 0x5a1
200030f8:	429a      	cmp	r2, r3
200030fa:	d108      	bne.n	2000310e <GetSystemClock+0x4a>
    {
        uint32_t *p_fclk = SYSBOOT_A2F060_FCLK_ADDR;
200030fc:	f64e 732c 	movw	r3, #61228	; 0xef2c
20003100:	f2c6 0301 	movt	r3, #24577	; 0x6001
20003104:	617b      	str	r3, [r7, #20]
        fclk = *p_fclk;
20003106:	697b      	ldr	r3, [r7, #20]
20003108:	681b      	ldr	r3, [r3, #0]
2000310a:	607b      	str	r3, [r7, #4]
2000310c:	e03d      	b.n	2000318a <GetSystemClock+0xc6>
    }
    else if ( SYSBOOT_KEY_VALUE == *p_sysboot_key )
2000310e:	68bb      	ldr	r3, [r7, #8]
20003110:	681a      	ldr	r2, [r3, #0]
20003112:	f244 3341 	movw	r3, #17217	; 0x4341
20003116:	f6c4 4354 	movt	r3, #19540	; 0x4c54
2000311a:	429a      	cmp	r2, r3
2000311c:	d135      	bne.n	2000318a <GetSystemClock+0xc6>
    {
        /* Actel system boot programmed, check if it has the FCLK value stored. */
        uint32_t *p_sysboot_version = SYSBOOT_VERSION_ADDR;
2000311e:	f640 0340 	movw	r3, #2112	; 0x840
20003122:	f2c6 0308 	movt	r3, #24584	; 0x6008
20003126:	61bb      	str	r3, [r7, #24]
        uint32_t sysboot_version = *p_sysboot_version;
20003128:	69bb      	ldr	r3, [r7, #24]
2000312a:	681b      	ldr	r3, [r3, #0]
2000312c:	61fb      	str	r3, [r7, #28]
        
        sysboot_version &= SYSBOOT_VERSION_MASK;
2000312e:	69fb      	ldr	r3, [r7, #28]
20003130:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
20003134:	61fb      	str	r3, [r7, #28]
        
        if ( sysboot_version >= MIN_SYSBOOT_VERSION )
20003136:	69fa      	ldr	r2, [r7, #28]
20003138:	f240 3300 	movw	r3, #768	; 0x300
2000313c:	f2c0 0301 	movt	r3, #1
20003140:	429a      	cmp	r2, r3
20003142:	d922      	bls.n	2000318a <GetSystemClock+0xc6>
        {
            /* Handle change of eNVM location of FCLK between 1.3.x and 2.x.x versions of the system boot. */
            if ( sysboot_version < SYSBOOT_VERSION_2_X )
20003144:	69fa      	ldr	r2, [r7, #28]
20003146:	f64f 73ff 	movw	r3, #65535	; 0xffff
2000314a:	f2c0 0301 	movt	r3, #1
2000314e:	429a      	cmp	r2, r3
20003150:	d808      	bhi.n	20003164 <GetSystemClock+0xa0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 1.3.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_1_3_FCLK_ADDR;
20003152:	f241 632c 	movw	r3, #5676	; 0x162c
20003156:	f2c6 0308 	movt	r3, #24584	; 0x6008
2000315a:	623b      	str	r3, [r7, #32]
                fclk = *p_fclk;
2000315c:	6a3b      	ldr	r3, [r7, #32]
2000315e:	681b      	ldr	r3, [r3, #0]
20003160:	607b      	str	r3, [r7, #4]
20003162:	e012      	b.n	2000318a <GetSystemClock+0xc6>
            }
            else if ( sysboot_version < MAX_SYSBOOT_VERSION )
20003164:	69fa      	ldr	r2, [r7, #28]
20003166:	f64f 73ff 	movw	r3, #65535	; 0xffff
2000316a:	f2c0 0302 	movt	r3, #2
2000316e:	429a      	cmp	r2, r3
20003170:	d808      	bhi.n	20003184 <GetSystemClock+0xc0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 2.x.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_2_x_FCLK_ADDR;
20003172:	f641 63ac 	movw	r3, #7852	; 0x1eac
20003176:	f2c6 0308 	movt	r3, #24584	; 0x6008
2000317a:	627b      	str	r3, [r7, #36]	; 0x24
                fclk = *p_fclk;
2000317c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
2000317e:	681b      	ldr	r3, [r3, #0]
20003180:	607b      	str	r3, [r7, #4]
20003182:	e002      	b.n	2000318a <GetSystemClock+0xc6>
            }
            else
            {
                fclk = 0uL;
20003184:	f04f 0300 	mov.w	r3, #0
20003188:	607b      	str	r3, [r7, #4]
            }
        }
    }
    
    if ( 0uL == fclk )
2000318a:	687b      	ldr	r3, [r7, #4]
2000318c:	2b00      	cmp	r3, #0
2000318e:	d105      	bne.n	2000319c <GetSystemClock+0xd8>
        /* 
         * Could not retrieve FCLK from system boot configuration data. Fall back
         * to using SMARTFUSION_FCLK_FREQ which must then be defined as part of
         * project settings.
         */
        ASSERT( SMARTFUSION_FCLK_FREQ_DEFINED );
20003190:	be00      	bkpt	0x0000
        fclk = SMARTFUSION_FCLK_FREQ;
20003192:	f647 0340 	movw	r3, #30784	; 0x7840
20003196:	f2c0 137d 	movt	r3, #381	; 0x17d
2000319a:	607b      	str	r3, [r7, #4]
    }
    
    return fclk;
2000319c:	687b      	ldr	r3, [r7, #4]
}
2000319e:	4618      	mov	r0, r3
200031a0:	f107 072c 	add.w	r7, r7, #44	; 0x2c
200031a4:	46bd      	mov	sp, r7
200031a6:	bc80      	pop	{r7}
200031a8:	4770      	bx	lr
200031aa:	bf00      	nop

200031ac <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
200031ac:	b480      	push	{r7}
200031ae:	b083      	sub	sp, #12
200031b0:	af00      	add	r7, sp, #0
200031b2:	4603      	mov	r3, r0
200031b4:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
200031b6:	f24e 1300 	movw	r3, #57600	; 0xe100
200031ba:	f2ce 0300 	movt	r3, #57344	; 0xe000
200031be:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
200031c2:	ea4f 1252 	mov.w	r2, r2, lsr #5
200031c6:	88f9      	ldrh	r1, [r7, #6]
200031c8:	f001 011f 	and.w	r1, r1, #31
200031cc:	f04f 0001 	mov.w	r0, #1
200031d0:	fa00 f101 	lsl.w	r1, r0, r1
200031d4:	f102 0260 	add.w	r2, r2, #96	; 0x60
200031d8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
200031dc:	f107 070c 	add.w	r7, r7, #12
200031e0:	46bd      	mov	sp, r7
200031e2:	bc80      	pop	{r7}
200031e4:	4770      	bx	lr
200031e6:	bf00      	nop

200031e8 <process_flag_irq>:
/*-------------------------------------------------------------------------*//**
 * Actual PPE flag interrupt service routines:
 */

static void process_flag_irq( uint8_t threshold_flag_id )
{
200031e8:	b480      	push	{r7}
200031ea:	b083      	sub	sp, #12
200031ec:	af00      	add	r7, sp, #0
200031ee:	4603      	mov	r3, r0
200031f0:	71fb      	strb	r3, [r7, #7]
            dummy_read = *(flags_irq_clear_regs_lut[flag_group]);
            ++dummy_read;
        }
    }
#endif
}
200031f2:	f107 070c 	add.w	r7, r7, #12
200031f6:	46bd      	mov	sp, r7
200031f8:	bc80      	pop	{r7}
200031fa:	4770      	bx	lr

200031fc <ACE_PPE_Flag0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag0_IRQHandler( void )
#else
void ACE_PPE_Flag0_IRQHandler( void )
#endif
{
200031fc:	4668      	mov	r0, sp
200031fe:	f020 0107 	bic.w	r1, r0, #7
20003202:	468d      	mov	sp, r1
20003204:	b589      	push	{r0, r3, r7, lr}
20003206:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG0 );
20003208:	f04f 0000 	mov.w	r0, #0
2000320c:	f7ff ffec 	bl	200031e8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag0_IRQn );
20003210:	f04f 0076 	mov.w	r0, #118	; 0x76
20003214:	f7ff ffca 	bl	200031ac <NVIC_ClearPendingIRQ>
}
20003218:	46bd      	mov	sp, r7
2000321a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000321e:	4685      	mov	sp, r0
20003220:	4770      	bx	lr
20003222:	bf00      	nop

20003224 <ACE_PPE_Flag1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag1_IRQHandler( void )
#else
void ACE_PPE_Flag1_IRQHandler( void )
#endif
{
20003224:	4668      	mov	r0, sp
20003226:	f020 0107 	bic.w	r1, r0, #7
2000322a:	468d      	mov	sp, r1
2000322c:	b589      	push	{r0, r3, r7, lr}
2000322e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG1 );
20003230:	f04f 0001 	mov.w	r0, #1
20003234:	f7ff ffd8 	bl	200031e8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag1_IRQn );
20003238:	f04f 0077 	mov.w	r0, #119	; 0x77
2000323c:	f7ff ffb6 	bl	200031ac <NVIC_ClearPendingIRQ>
}
20003240:	46bd      	mov	sp, r7
20003242:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003246:	4685      	mov	sp, r0
20003248:	4770      	bx	lr
2000324a:	bf00      	nop

2000324c <ACE_PPE_Flag2_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag2_IRQHandler( void )
#else
void ACE_PPE_Flag2_IRQHandler( void )
#endif
{
2000324c:	4668      	mov	r0, sp
2000324e:	f020 0107 	bic.w	r1, r0, #7
20003252:	468d      	mov	sp, r1
20003254:	b589      	push	{r0, r3, r7, lr}
20003256:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG2 );
20003258:	f04f 0002 	mov.w	r0, #2
2000325c:	f7ff ffc4 	bl	200031e8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag2_IRQn );
20003260:	f04f 0078 	mov.w	r0, #120	; 0x78
20003264:	f7ff ffa2 	bl	200031ac <NVIC_ClearPendingIRQ>
}
20003268:	46bd      	mov	sp, r7
2000326a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000326e:	4685      	mov	sp, r0
20003270:	4770      	bx	lr
20003272:	bf00      	nop

20003274 <ACE_PPE_Flag3_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag3_IRQHandler( void )
#else
void ACE_PPE_Flag3_IRQHandler( void )
#endif
{
20003274:	4668      	mov	r0, sp
20003276:	f020 0107 	bic.w	r1, r0, #7
2000327a:	468d      	mov	sp, r1
2000327c:	b589      	push	{r0, r3, r7, lr}
2000327e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG3 );
20003280:	f04f 0003 	mov.w	r0, #3
20003284:	f7ff ffb0 	bl	200031e8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag3_IRQn );
20003288:	f04f 0079 	mov.w	r0, #121	; 0x79
2000328c:	f7ff ff8e 	bl	200031ac <NVIC_ClearPendingIRQ>
}
20003290:	46bd      	mov	sp, r7
20003292:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003296:	4685      	mov	sp, r0
20003298:	4770      	bx	lr
2000329a:	bf00      	nop

2000329c <ACE_PPE_Flag4_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag4_IRQHandler( void )
#else
void ACE_PPE_Flag4_IRQHandler( void )
#endif
{
2000329c:	4668      	mov	r0, sp
2000329e:	f020 0107 	bic.w	r1, r0, #7
200032a2:	468d      	mov	sp, r1
200032a4:	b589      	push	{r0, r3, r7, lr}
200032a6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG4 );
200032a8:	f04f 0004 	mov.w	r0, #4
200032ac:	f7ff ff9c 	bl	200031e8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag4_IRQn );
200032b0:	f04f 007a 	mov.w	r0, #122	; 0x7a
200032b4:	f7ff ff7a 	bl	200031ac <NVIC_ClearPendingIRQ>
}
200032b8:	46bd      	mov	sp, r7
200032ba:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200032be:	4685      	mov	sp, r0
200032c0:	4770      	bx	lr
200032c2:	bf00      	nop

200032c4 <ACE_PPE_Flag5_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag5_IRQHandler( void )
#else
void ACE_PPE_Flag5_IRQHandler( void )
#endif
{
200032c4:	4668      	mov	r0, sp
200032c6:	f020 0107 	bic.w	r1, r0, #7
200032ca:	468d      	mov	sp, r1
200032cc:	b589      	push	{r0, r3, r7, lr}
200032ce:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG5 );
200032d0:	f04f 0005 	mov.w	r0, #5
200032d4:	f7ff ff88 	bl	200031e8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag5_IRQn );
200032d8:	f04f 007b 	mov.w	r0, #123	; 0x7b
200032dc:	f7ff ff66 	bl	200031ac <NVIC_ClearPendingIRQ>
}
200032e0:	46bd      	mov	sp, r7
200032e2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200032e6:	4685      	mov	sp, r0
200032e8:	4770      	bx	lr
200032ea:	bf00      	nop

200032ec <ACE_PPE_Flag6_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag6_IRQHandler( void )
#else
void ACE_PPE_Flag6_IRQHandler( void )
#endif
{
200032ec:	4668      	mov	r0, sp
200032ee:	f020 0107 	bic.w	r1, r0, #7
200032f2:	468d      	mov	sp, r1
200032f4:	b589      	push	{r0, r3, r7, lr}
200032f6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG6 );
200032f8:	f04f 0006 	mov.w	r0, #6
200032fc:	f7ff ff74 	bl	200031e8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag6_IRQn );
20003300:	f04f 007c 	mov.w	r0, #124	; 0x7c
20003304:	f7ff ff52 	bl	200031ac <NVIC_ClearPendingIRQ>
}
20003308:	46bd      	mov	sp, r7
2000330a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000330e:	4685      	mov	sp, r0
20003310:	4770      	bx	lr
20003312:	bf00      	nop

20003314 <ACE_PPE_Flag7_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag7_IRQHandler( void )
#else
void ACE_PPE_Flag7_IRQHandler( void )
#endif
{
20003314:	4668      	mov	r0, sp
20003316:	f020 0107 	bic.w	r1, r0, #7
2000331a:	468d      	mov	sp, r1
2000331c:	b589      	push	{r0, r3, r7, lr}
2000331e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG7 );
20003320:	f04f 0007 	mov.w	r0, #7
20003324:	f7ff ff60 	bl	200031e8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag7_IRQn );
20003328:	f04f 007d 	mov.w	r0, #125	; 0x7d
2000332c:	f7ff ff3e 	bl	200031ac <NVIC_ClearPendingIRQ>
}
20003330:	46bd      	mov	sp, r7
20003332:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003336:	4685      	mov	sp, r0
20003338:	4770      	bx	lr
2000333a:	bf00      	nop

2000333c <ACE_PPE_Flag8_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag8_IRQHandler( void )
#else
void ACE_PPE_Flag8_IRQHandler( void )
#endif
{
2000333c:	4668      	mov	r0, sp
2000333e:	f020 0107 	bic.w	r1, r0, #7
20003342:	468d      	mov	sp, r1
20003344:	b589      	push	{r0, r3, r7, lr}
20003346:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG8 );
20003348:	f04f 0008 	mov.w	r0, #8
2000334c:	f7ff ff4c 	bl	200031e8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag8_IRQn );
20003350:	f04f 007e 	mov.w	r0, #126	; 0x7e
20003354:	f7ff ff2a 	bl	200031ac <NVIC_ClearPendingIRQ>
}
20003358:	46bd      	mov	sp, r7
2000335a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000335e:	4685      	mov	sp, r0
20003360:	4770      	bx	lr
20003362:	bf00      	nop

20003364 <ACE_PPE_Flag9_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag9_IRQHandler( void )
#else
void ACE_PPE_Flag9_IRQHandler( void )
#endif
{
20003364:	4668      	mov	r0, sp
20003366:	f020 0107 	bic.w	r1, r0, #7
2000336a:	468d      	mov	sp, r1
2000336c:	b589      	push	{r0, r3, r7, lr}
2000336e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG9 );
20003370:	f04f 0009 	mov.w	r0, #9
20003374:	f7ff ff38 	bl	200031e8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag9_IRQn );
20003378:	f04f 007f 	mov.w	r0, #127	; 0x7f
2000337c:	f7ff ff16 	bl	200031ac <NVIC_ClearPendingIRQ>
}
20003380:	46bd      	mov	sp, r7
20003382:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003386:	4685      	mov	sp, r0
20003388:	4770      	bx	lr
2000338a:	bf00      	nop

2000338c <ACE_PPE_Flag10_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag10_IRQHandler( void )
#else
void ACE_PPE_Flag10_IRQHandler( void )
#endif
{
2000338c:	4668      	mov	r0, sp
2000338e:	f020 0107 	bic.w	r1, r0, #7
20003392:	468d      	mov	sp, r1
20003394:	b589      	push	{r0, r3, r7, lr}
20003396:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG10 );
20003398:	f04f 000a 	mov.w	r0, #10
2000339c:	f7ff ff24 	bl	200031e8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag10_IRQn );
200033a0:	f04f 0080 	mov.w	r0, #128	; 0x80
200033a4:	f7ff ff02 	bl	200031ac <NVIC_ClearPendingIRQ>
}
200033a8:	46bd      	mov	sp, r7
200033aa:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200033ae:	4685      	mov	sp, r0
200033b0:	4770      	bx	lr
200033b2:	bf00      	nop

200033b4 <ACE_PPE_Flag11_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag11_IRQHandler( void )
#else
void ACE_PPE_Flag11_IRQHandler( void )
#endif
{
200033b4:	4668      	mov	r0, sp
200033b6:	f020 0107 	bic.w	r1, r0, #7
200033ba:	468d      	mov	sp, r1
200033bc:	b589      	push	{r0, r3, r7, lr}
200033be:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG11 );
200033c0:	f04f 000b 	mov.w	r0, #11
200033c4:	f7ff ff10 	bl	200031e8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag11_IRQn );
200033c8:	f04f 0081 	mov.w	r0, #129	; 0x81
200033cc:	f7ff feee 	bl	200031ac <NVIC_ClearPendingIRQ>
}
200033d0:	46bd      	mov	sp, r7
200033d2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200033d6:	4685      	mov	sp, r0
200033d8:	4770      	bx	lr
200033da:	bf00      	nop

200033dc <ACE_PPE_Flag12_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag12_IRQHandler( void )
#else
void ACE_PPE_Flag12_IRQHandler( void )
#endif
{
200033dc:	4668      	mov	r0, sp
200033de:	f020 0107 	bic.w	r1, r0, #7
200033e2:	468d      	mov	sp, r1
200033e4:	b589      	push	{r0, r3, r7, lr}
200033e6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG12 );
200033e8:	f04f 000c 	mov.w	r0, #12
200033ec:	f7ff fefc 	bl	200031e8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag12_IRQn );
200033f0:	f04f 0082 	mov.w	r0, #130	; 0x82
200033f4:	f7ff feda 	bl	200031ac <NVIC_ClearPendingIRQ>
}
200033f8:	46bd      	mov	sp, r7
200033fa:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200033fe:	4685      	mov	sp, r0
20003400:	4770      	bx	lr
20003402:	bf00      	nop

20003404 <ACE_PPE_Flag13_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag13_IRQHandler( void )
#else
void ACE_PPE_Flag13_IRQHandler( void )
#endif
{
20003404:	4668      	mov	r0, sp
20003406:	f020 0107 	bic.w	r1, r0, #7
2000340a:	468d      	mov	sp, r1
2000340c:	b589      	push	{r0, r3, r7, lr}
2000340e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG13 );
20003410:	f04f 000d 	mov.w	r0, #13
20003414:	f7ff fee8 	bl	200031e8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag13_IRQn );
20003418:	f04f 0083 	mov.w	r0, #131	; 0x83
2000341c:	f7ff fec6 	bl	200031ac <NVIC_ClearPendingIRQ>
}
20003420:	46bd      	mov	sp, r7
20003422:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003426:	4685      	mov	sp, r0
20003428:	4770      	bx	lr
2000342a:	bf00      	nop

2000342c <ACE_PPE_Flag14_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag14_IRQHandler( void )
#else
void ACE_PPE_Flag14_IRQHandler( void )
#endif
{
2000342c:	4668      	mov	r0, sp
2000342e:	f020 0107 	bic.w	r1, r0, #7
20003432:	468d      	mov	sp, r1
20003434:	b589      	push	{r0, r3, r7, lr}
20003436:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG14 );
20003438:	f04f 000e 	mov.w	r0, #14
2000343c:	f7ff fed4 	bl	200031e8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag14_IRQn );
20003440:	f04f 0084 	mov.w	r0, #132	; 0x84
20003444:	f7ff feb2 	bl	200031ac <NVIC_ClearPendingIRQ>
}
20003448:	46bd      	mov	sp, r7
2000344a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000344e:	4685      	mov	sp, r0
20003450:	4770      	bx	lr
20003452:	bf00      	nop

20003454 <ACE_PPE_Flag15_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag15_IRQHandler( void )
#else
void ACE_PPE_Flag15_IRQHandler( void )
#endif
{
20003454:	4668      	mov	r0, sp
20003456:	f020 0107 	bic.w	r1, r0, #7
2000345a:	468d      	mov	sp, r1
2000345c:	b589      	push	{r0, r3, r7, lr}
2000345e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG15 );
20003460:	f04f 000f 	mov.w	r0, #15
20003464:	f7ff fec0 	bl	200031e8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag15_IRQn );
20003468:	f04f 0085 	mov.w	r0, #133	; 0x85
2000346c:	f7ff fe9e 	bl	200031ac <NVIC_ClearPendingIRQ>
}
20003470:	46bd      	mov	sp, r7
20003472:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003476:	4685      	mov	sp, r0
20003478:	4770      	bx	lr
2000347a:	bf00      	nop

2000347c <ACE_PPE_Flag16_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag16_IRQHandler( void )
#else
void ACE_PPE_Flag16_IRQHandler( void )
#endif
{
2000347c:	4668      	mov	r0, sp
2000347e:	f020 0107 	bic.w	r1, r0, #7
20003482:	468d      	mov	sp, r1
20003484:	b589      	push	{r0, r3, r7, lr}
20003486:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG16 );
20003488:	f04f 0010 	mov.w	r0, #16
2000348c:	f7ff feac 	bl	200031e8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag16_IRQn );
20003490:	f04f 0086 	mov.w	r0, #134	; 0x86
20003494:	f7ff fe8a 	bl	200031ac <NVIC_ClearPendingIRQ>
}
20003498:	46bd      	mov	sp, r7
2000349a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000349e:	4685      	mov	sp, r0
200034a0:	4770      	bx	lr
200034a2:	bf00      	nop

200034a4 <ACE_PPE_Flag17_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag17_IRQHandler( void )
#else
void ACE_PPE_Flag17_IRQHandler( void )
#endif
{
200034a4:	4668      	mov	r0, sp
200034a6:	f020 0107 	bic.w	r1, r0, #7
200034aa:	468d      	mov	sp, r1
200034ac:	b589      	push	{r0, r3, r7, lr}
200034ae:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG17 );
200034b0:	f04f 0011 	mov.w	r0, #17
200034b4:	f7ff fe98 	bl	200031e8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag17_IRQn );
200034b8:	f04f 0087 	mov.w	r0, #135	; 0x87
200034bc:	f7ff fe76 	bl	200031ac <NVIC_ClearPendingIRQ>
}
200034c0:	46bd      	mov	sp, r7
200034c2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200034c6:	4685      	mov	sp, r0
200034c8:	4770      	bx	lr
200034ca:	bf00      	nop

200034cc <ACE_PPE_Flag18_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag18_IRQHandler( void )
#else
void ACE_PPE_Flag18_IRQHandler( void )
#endif
{
200034cc:	4668      	mov	r0, sp
200034ce:	f020 0107 	bic.w	r1, r0, #7
200034d2:	468d      	mov	sp, r1
200034d4:	b589      	push	{r0, r3, r7, lr}
200034d6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG18 );
200034d8:	f04f 0012 	mov.w	r0, #18
200034dc:	f7ff fe84 	bl	200031e8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag18_IRQn );
200034e0:	f04f 0088 	mov.w	r0, #136	; 0x88
200034e4:	f7ff fe62 	bl	200031ac <NVIC_ClearPendingIRQ>
}
200034e8:	46bd      	mov	sp, r7
200034ea:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200034ee:	4685      	mov	sp, r0
200034f0:	4770      	bx	lr
200034f2:	bf00      	nop

200034f4 <ACE_PPE_Flag19_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag19_IRQHandler( void )
#else
void ACE_PPE_Flag19_IRQHandler( void )
#endif
{
200034f4:	4668      	mov	r0, sp
200034f6:	f020 0107 	bic.w	r1, r0, #7
200034fa:	468d      	mov	sp, r1
200034fc:	b589      	push	{r0, r3, r7, lr}
200034fe:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG19 );
20003500:	f04f 0013 	mov.w	r0, #19
20003504:	f7ff fe70 	bl	200031e8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag19_IRQn );
20003508:	f04f 0089 	mov.w	r0, #137	; 0x89
2000350c:	f7ff fe4e 	bl	200031ac <NVIC_ClearPendingIRQ>
}
20003510:	46bd      	mov	sp, r7
20003512:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003516:	4685      	mov	sp, r0
20003518:	4770      	bx	lr
2000351a:	bf00      	nop

2000351c <ACE_PPE_Flag20_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag20_IRQHandler( void )
#else
void ACE_PPE_Flag20_IRQHandler( void )
#endif
{
2000351c:	4668      	mov	r0, sp
2000351e:	f020 0107 	bic.w	r1, r0, #7
20003522:	468d      	mov	sp, r1
20003524:	b589      	push	{r0, r3, r7, lr}
20003526:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG20 );
20003528:	f04f 0014 	mov.w	r0, #20
2000352c:	f7ff fe5c 	bl	200031e8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag20_IRQn );
20003530:	f04f 008a 	mov.w	r0, #138	; 0x8a
20003534:	f7ff fe3a 	bl	200031ac <NVIC_ClearPendingIRQ>
}
20003538:	46bd      	mov	sp, r7
2000353a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000353e:	4685      	mov	sp, r0
20003540:	4770      	bx	lr
20003542:	bf00      	nop

20003544 <ACE_PPE_Flag21_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag21_IRQHandler( void )
#else
void ACE_PPE_Flag21_IRQHandler( void )
#endif
{
20003544:	4668      	mov	r0, sp
20003546:	f020 0107 	bic.w	r1, r0, #7
2000354a:	468d      	mov	sp, r1
2000354c:	b589      	push	{r0, r3, r7, lr}
2000354e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG21 );
20003550:	f04f 0015 	mov.w	r0, #21
20003554:	f7ff fe48 	bl	200031e8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag21_IRQn );
20003558:	f04f 008b 	mov.w	r0, #139	; 0x8b
2000355c:	f7ff fe26 	bl	200031ac <NVIC_ClearPendingIRQ>
}
20003560:	46bd      	mov	sp, r7
20003562:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003566:	4685      	mov	sp, r0
20003568:	4770      	bx	lr
2000356a:	bf00      	nop

2000356c <ACE_PPE_Flag22_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag22_IRQHandler( void )
#else
void ACE_PPE_Flag22_IRQHandler( void )
#endif
{
2000356c:	4668      	mov	r0, sp
2000356e:	f020 0107 	bic.w	r1, r0, #7
20003572:	468d      	mov	sp, r1
20003574:	b589      	push	{r0, r3, r7, lr}
20003576:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG22 );
20003578:	f04f 0016 	mov.w	r0, #22
2000357c:	f7ff fe34 	bl	200031e8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag22_IRQn );
20003580:	f04f 008c 	mov.w	r0, #140	; 0x8c
20003584:	f7ff fe12 	bl	200031ac <NVIC_ClearPendingIRQ>
}
20003588:	46bd      	mov	sp, r7
2000358a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000358e:	4685      	mov	sp, r0
20003590:	4770      	bx	lr
20003592:	bf00      	nop

20003594 <ACE_PPE_Flag23_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag23_IRQHandler( void )
#else
void ACE_PPE_Flag23_IRQHandler( void )
#endif
{
20003594:	4668      	mov	r0, sp
20003596:	f020 0107 	bic.w	r1, r0, #7
2000359a:	468d      	mov	sp, r1
2000359c:	b589      	push	{r0, r3, r7, lr}
2000359e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG23 );
200035a0:	f04f 0017 	mov.w	r0, #23
200035a4:	f7ff fe20 	bl	200031e8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag23_IRQn );
200035a8:	f04f 008d 	mov.w	r0, #141	; 0x8d
200035ac:	f7ff fdfe 	bl	200031ac <NVIC_ClearPendingIRQ>
}
200035b0:	46bd      	mov	sp, r7
200035b2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200035b6:	4685      	mov	sp, r0
200035b8:	4770      	bx	lr
200035ba:	bf00      	nop

200035bc <ACE_PPE_Flag24_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag24_IRQHandler( void )
#else
void ACE_PPE_Flag24_IRQHandler( void )
#endif
{
200035bc:	4668      	mov	r0, sp
200035be:	f020 0107 	bic.w	r1, r0, #7
200035c2:	468d      	mov	sp, r1
200035c4:	b589      	push	{r0, r3, r7, lr}
200035c6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG24 );
200035c8:	f04f 0018 	mov.w	r0, #24
200035cc:	f7ff fe0c 	bl	200031e8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag24_IRQn );
200035d0:	f04f 008e 	mov.w	r0, #142	; 0x8e
200035d4:	f7ff fdea 	bl	200031ac <NVIC_ClearPendingIRQ>
}
200035d8:	46bd      	mov	sp, r7
200035da:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200035de:	4685      	mov	sp, r0
200035e0:	4770      	bx	lr
200035e2:	bf00      	nop

200035e4 <ACE_PPE_Flag25_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag25_IRQHandler( void )
#else
void ACE_PPE_Flag25_IRQHandler( void )
#endif
{
200035e4:	4668      	mov	r0, sp
200035e6:	f020 0107 	bic.w	r1, r0, #7
200035ea:	468d      	mov	sp, r1
200035ec:	b589      	push	{r0, r3, r7, lr}
200035ee:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG25 );
200035f0:	f04f 0019 	mov.w	r0, #25
200035f4:	f7ff fdf8 	bl	200031e8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag25_IRQn );
200035f8:	f04f 008f 	mov.w	r0, #143	; 0x8f
200035fc:	f7ff fdd6 	bl	200031ac <NVIC_ClearPendingIRQ>
}
20003600:	46bd      	mov	sp, r7
20003602:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003606:	4685      	mov	sp, r0
20003608:	4770      	bx	lr
2000360a:	bf00      	nop

2000360c <ACE_PPE_Flag26_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag26_IRQHandler( void )
#else
void ACE_PPE_Flag26_IRQHandler( void )
#endif
{
2000360c:	4668      	mov	r0, sp
2000360e:	f020 0107 	bic.w	r1, r0, #7
20003612:	468d      	mov	sp, r1
20003614:	b589      	push	{r0, r3, r7, lr}
20003616:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG26 );
20003618:	f04f 001a 	mov.w	r0, #26
2000361c:	f7ff fde4 	bl	200031e8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag26_IRQn );
20003620:	f04f 0090 	mov.w	r0, #144	; 0x90
20003624:	f7ff fdc2 	bl	200031ac <NVIC_ClearPendingIRQ>
}
20003628:	46bd      	mov	sp, r7
2000362a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000362e:	4685      	mov	sp, r0
20003630:	4770      	bx	lr
20003632:	bf00      	nop

20003634 <ACE_PPE_Flag27_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag27_IRQHandler( void )
#else
void ACE_PPE_Flag27_IRQHandler( void )
#endif
{
20003634:	4668      	mov	r0, sp
20003636:	f020 0107 	bic.w	r1, r0, #7
2000363a:	468d      	mov	sp, r1
2000363c:	b589      	push	{r0, r3, r7, lr}
2000363e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG27 );
20003640:	f04f 001b 	mov.w	r0, #27
20003644:	f7ff fdd0 	bl	200031e8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag27_IRQn );
20003648:	f04f 0091 	mov.w	r0, #145	; 0x91
2000364c:	f7ff fdae 	bl	200031ac <NVIC_ClearPendingIRQ>
}
20003650:	46bd      	mov	sp, r7
20003652:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003656:	4685      	mov	sp, r0
20003658:	4770      	bx	lr
2000365a:	bf00      	nop

2000365c <ACE_PPE_Flag28_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag28_IRQHandler( void )
#else
void ACE_PPE_Flag28_IRQHandler( void )
#endif
{
2000365c:	4668      	mov	r0, sp
2000365e:	f020 0107 	bic.w	r1, r0, #7
20003662:	468d      	mov	sp, r1
20003664:	b589      	push	{r0, r3, r7, lr}
20003666:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG28 );
20003668:	f04f 001c 	mov.w	r0, #28
2000366c:	f7ff fdbc 	bl	200031e8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag28_IRQn );
20003670:	f04f 0092 	mov.w	r0, #146	; 0x92
20003674:	f7ff fd9a 	bl	200031ac <NVIC_ClearPendingIRQ>
}
20003678:	46bd      	mov	sp, r7
2000367a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000367e:	4685      	mov	sp, r0
20003680:	4770      	bx	lr
20003682:	bf00      	nop

20003684 <ACE_PPE_Flag29_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag29_IRQHandler( void )
#else
void ACE_PPE_Flag29_IRQHandler( void )
#endif
{
20003684:	4668      	mov	r0, sp
20003686:	f020 0107 	bic.w	r1, r0, #7
2000368a:	468d      	mov	sp, r1
2000368c:	b589      	push	{r0, r3, r7, lr}
2000368e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG29 );
20003690:	f04f 001d 	mov.w	r0, #29
20003694:	f7ff fda8 	bl	200031e8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag29_IRQn );
20003698:	f04f 0093 	mov.w	r0, #147	; 0x93
2000369c:	f7ff fd86 	bl	200031ac <NVIC_ClearPendingIRQ>
}
200036a0:	46bd      	mov	sp, r7
200036a2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200036a6:	4685      	mov	sp, r0
200036a8:	4770      	bx	lr
200036aa:	bf00      	nop

200036ac <ACE_PPE_Flag30_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag30_IRQHandler( void )
#else
void ACE_PPE_Flag30_IRQHandler( void )
#endif
{
200036ac:	4668      	mov	r0, sp
200036ae:	f020 0107 	bic.w	r1, r0, #7
200036b2:	468d      	mov	sp, r1
200036b4:	b589      	push	{r0, r3, r7, lr}
200036b6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG30 );
200036b8:	f04f 001e 	mov.w	r0, #30
200036bc:	f7ff fd94 	bl	200031e8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag30_IRQn );
200036c0:	f04f 0094 	mov.w	r0, #148	; 0x94
200036c4:	f7ff fd72 	bl	200031ac <NVIC_ClearPendingIRQ>
}
200036c8:	46bd      	mov	sp, r7
200036ca:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200036ce:	4685      	mov	sp, r0
200036d0:	4770      	bx	lr
200036d2:	bf00      	nop

200036d4 <ACE_PPE_Flag31_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag31_IRQHandler( void )
#else
void ACE_PPE_Flag31_IRQHandler( void )
#endif
{
200036d4:	4668      	mov	r0, sp
200036d6:	f020 0107 	bic.w	r1, r0, #7
200036da:	468d      	mov	sp, r1
200036dc:	b589      	push	{r0, r3, r7, lr}
200036de:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG31 );
200036e0:	f04f 001f 	mov.w	r0, #31
200036e4:	f7ff fd80 	bl	200031e8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag31_IRQn );
200036e8:	f04f 0095 	mov.w	r0, #149	; 0x95
200036ec:	f7ff fd5e 	bl	200031ac <NVIC_ClearPendingIRQ>
}
200036f0:	46bd      	mov	sp, r7
200036f2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200036f6:	4685      	mov	sp, r0
200036f8:	4770      	bx	lr
200036fa:	bf00      	nop

200036fc <__aeabi_drsub>:
200036fc:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
20003700:	e002      	b.n	20003708 <__adddf3>
20003702:	bf00      	nop

20003704 <__aeabi_dsub>:
20003704:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

20003708 <__adddf3>:
20003708:	b530      	push	{r4, r5, lr}
2000370a:	ea4f 0441 	mov.w	r4, r1, lsl #1
2000370e:	ea4f 0543 	mov.w	r5, r3, lsl #1
20003712:	ea94 0f05 	teq	r4, r5
20003716:	bf08      	it	eq
20003718:	ea90 0f02 	teqeq	r0, r2
2000371c:	bf1f      	itttt	ne
2000371e:	ea54 0c00 	orrsne.w	ip, r4, r0
20003722:	ea55 0c02 	orrsne.w	ip, r5, r2
20003726:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
2000372a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
2000372e:	f000 80e2 	beq.w	200038f6 <__adddf3+0x1ee>
20003732:	ea4f 5454 	mov.w	r4, r4, lsr #21
20003736:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
2000373a:	bfb8      	it	lt
2000373c:	426d      	neglt	r5, r5
2000373e:	dd0c      	ble.n	2000375a <__adddf3+0x52>
20003740:	442c      	add	r4, r5
20003742:	ea80 0202 	eor.w	r2, r0, r2
20003746:	ea81 0303 	eor.w	r3, r1, r3
2000374a:	ea82 0000 	eor.w	r0, r2, r0
2000374e:	ea83 0101 	eor.w	r1, r3, r1
20003752:	ea80 0202 	eor.w	r2, r0, r2
20003756:	ea81 0303 	eor.w	r3, r1, r3
2000375a:	2d36      	cmp	r5, #54	; 0x36
2000375c:	bf88      	it	hi
2000375e:	bd30      	pophi	{r4, r5, pc}
20003760:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
20003764:	ea4f 3101 	mov.w	r1, r1, lsl #12
20003768:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
2000376c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
20003770:	d002      	beq.n	20003778 <__adddf3+0x70>
20003772:	4240      	negs	r0, r0
20003774:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
20003778:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
2000377c:	ea4f 3303 	mov.w	r3, r3, lsl #12
20003780:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
20003784:	d002      	beq.n	2000378c <__adddf3+0x84>
20003786:	4252      	negs	r2, r2
20003788:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
2000378c:	ea94 0f05 	teq	r4, r5
20003790:	f000 80a7 	beq.w	200038e2 <__adddf3+0x1da>
20003794:	f1a4 0401 	sub.w	r4, r4, #1
20003798:	f1d5 0e20 	rsbs	lr, r5, #32
2000379c:	db0d      	blt.n	200037ba <__adddf3+0xb2>
2000379e:	fa02 fc0e 	lsl.w	ip, r2, lr
200037a2:	fa22 f205 	lsr.w	r2, r2, r5
200037a6:	1880      	adds	r0, r0, r2
200037a8:	f141 0100 	adc.w	r1, r1, #0
200037ac:	fa03 f20e 	lsl.w	r2, r3, lr
200037b0:	1880      	adds	r0, r0, r2
200037b2:	fa43 f305 	asr.w	r3, r3, r5
200037b6:	4159      	adcs	r1, r3
200037b8:	e00e      	b.n	200037d8 <__adddf3+0xd0>
200037ba:	f1a5 0520 	sub.w	r5, r5, #32
200037be:	f10e 0e20 	add.w	lr, lr, #32
200037c2:	2a01      	cmp	r2, #1
200037c4:	fa03 fc0e 	lsl.w	ip, r3, lr
200037c8:	bf28      	it	cs
200037ca:	f04c 0c02 	orrcs.w	ip, ip, #2
200037ce:	fa43 f305 	asr.w	r3, r3, r5
200037d2:	18c0      	adds	r0, r0, r3
200037d4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
200037d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
200037dc:	d507      	bpl.n	200037ee <__adddf3+0xe6>
200037de:	f04f 0e00 	mov.w	lr, #0
200037e2:	f1dc 0c00 	rsbs	ip, ip, #0
200037e6:	eb7e 0000 	sbcs.w	r0, lr, r0
200037ea:	eb6e 0101 	sbc.w	r1, lr, r1
200037ee:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
200037f2:	d31b      	bcc.n	2000382c <__adddf3+0x124>
200037f4:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
200037f8:	d30c      	bcc.n	20003814 <__adddf3+0x10c>
200037fa:	0849      	lsrs	r1, r1, #1
200037fc:	ea5f 0030 	movs.w	r0, r0, rrx
20003800:	ea4f 0c3c 	mov.w	ip, ip, rrx
20003804:	f104 0401 	add.w	r4, r4, #1
20003808:	ea4f 5244 	mov.w	r2, r4, lsl #21
2000380c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
20003810:	f080 809a 	bcs.w	20003948 <__adddf3+0x240>
20003814:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
20003818:	bf08      	it	eq
2000381a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
2000381e:	f150 0000 	adcs.w	r0, r0, #0
20003822:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
20003826:	ea41 0105 	orr.w	r1, r1, r5
2000382a:	bd30      	pop	{r4, r5, pc}
2000382c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
20003830:	4140      	adcs	r0, r0
20003832:	eb41 0101 	adc.w	r1, r1, r1
20003836:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
2000383a:	f1a4 0401 	sub.w	r4, r4, #1
2000383e:	d1e9      	bne.n	20003814 <__adddf3+0x10c>
20003840:	f091 0f00 	teq	r1, #0
20003844:	bf04      	itt	eq
20003846:	4601      	moveq	r1, r0
20003848:	2000      	moveq	r0, #0
2000384a:	fab1 f381 	clz	r3, r1
2000384e:	bf08      	it	eq
20003850:	3320      	addeq	r3, #32
20003852:	f1a3 030b 	sub.w	r3, r3, #11
20003856:	f1b3 0220 	subs.w	r2, r3, #32
2000385a:	da0c      	bge.n	20003876 <__adddf3+0x16e>
2000385c:	320c      	adds	r2, #12
2000385e:	dd08      	ble.n	20003872 <__adddf3+0x16a>
20003860:	f102 0c14 	add.w	ip, r2, #20
20003864:	f1c2 020c 	rsb	r2, r2, #12
20003868:	fa01 f00c 	lsl.w	r0, r1, ip
2000386c:	fa21 f102 	lsr.w	r1, r1, r2
20003870:	e00c      	b.n	2000388c <__adddf3+0x184>
20003872:	f102 0214 	add.w	r2, r2, #20
20003876:	bfd8      	it	le
20003878:	f1c2 0c20 	rsble	ip, r2, #32
2000387c:	fa01 f102 	lsl.w	r1, r1, r2
20003880:	fa20 fc0c 	lsr.w	ip, r0, ip
20003884:	bfdc      	itt	le
20003886:	ea41 010c 	orrle.w	r1, r1, ip
2000388a:	4090      	lslle	r0, r2
2000388c:	1ae4      	subs	r4, r4, r3
2000388e:	bfa2      	ittt	ge
20003890:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
20003894:	4329      	orrge	r1, r5
20003896:	bd30      	popge	{r4, r5, pc}
20003898:	ea6f 0404 	mvn.w	r4, r4
2000389c:	3c1f      	subs	r4, #31
2000389e:	da1c      	bge.n	200038da <__adddf3+0x1d2>
200038a0:	340c      	adds	r4, #12
200038a2:	dc0e      	bgt.n	200038c2 <__adddf3+0x1ba>
200038a4:	f104 0414 	add.w	r4, r4, #20
200038a8:	f1c4 0220 	rsb	r2, r4, #32
200038ac:	fa20 f004 	lsr.w	r0, r0, r4
200038b0:	fa01 f302 	lsl.w	r3, r1, r2
200038b4:	ea40 0003 	orr.w	r0, r0, r3
200038b8:	fa21 f304 	lsr.w	r3, r1, r4
200038bc:	ea45 0103 	orr.w	r1, r5, r3
200038c0:	bd30      	pop	{r4, r5, pc}
200038c2:	f1c4 040c 	rsb	r4, r4, #12
200038c6:	f1c4 0220 	rsb	r2, r4, #32
200038ca:	fa20 f002 	lsr.w	r0, r0, r2
200038ce:	fa01 f304 	lsl.w	r3, r1, r4
200038d2:	ea40 0003 	orr.w	r0, r0, r3
200038d6:	4629      	mov	r1, r5
200038d8:	bd30      	pop	{r4, r5, pc}
200038da:	fa21 f004 	lsr.w	r0, r1, r4
200038de:	4629      	mov	r1, r5
200038e0:	bd30      	pop	{r4, r5, pc}
200038e2:	f094 0f00 	teq	r4, #0
200038e6:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
200038ea:	bf06      	itte	eq
200038ec:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
200038f0:	3401      	addeq	r4, #1
200038f2:	3d01      	subne	r5, #1
200038f4:	e74e      	b.n	20003794 <__adddf3+0x8c>
200038f6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
200038fa:	bf18      	it	ne
200038fc:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
20003900:	d029      	beq.n	20003956 <__adddf3+0x24e>
20003902:	ea94 0f05 	teq	r4, r5
20003906:	bf08      	it	eq
20003908:	ea90 0f02 	teqeq	r0, r2
2000390c:	d005      	beq.n	2000391a <__adddf3+0x212>
2000390e:	ea54 0c00 	orrs.w	ip, r4, r0
20003912:	bf04      	itt	eq
20003914:	4619      	moveq	r1, r3
20003916:	4610      	moveq	r0, r2
20003918:	bd30      	pop	{r4, r5, pc}
2000391a:	ea91 0f03 	teq	r1, r3
2000391e:	bf1e      	ittt	ne
20003920:	2100      	movne	r1, #0
20003922:	2000      	movne	r0, #0
20003924:	bd30      	popne	{r4, r5, pc}
20003926:	ea5f 5c54 	movs.w	ip, r4, lsr #21
2000392a:	d105      	bne.n	20003938 <__adddf3+0x230>
2000392c:	0040      	lsls	r0, r0, #1
2000392e:	4149      	adcs	r1, r1
20003930:	bf28      	it	cs
20003932:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
20003936:	bd30      	pop	{r4, r5, pc}
20003938:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
2000393c:	bf3c      	itt	cc
2000393e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
20003942:	bd30      	popcc	{r4, r5, pc}
20003944:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
20003948:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
2000394c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
20003950:	f04f 0000 	mov.w	r0, #0
20003954:	bd30      	pop	{r4, r5, pc}
20003956:	ea7f 5c64 	mvns.w	ip, r4, asr #21
2000395a:	bf1a      	itte	ne
2000395c:	4619      	movne	r1, r3
2000395e:	4610      	movne	r0, r2
20003960:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
20003964:	bf1c      	itt	ne
20003966:	460b      	movne	r3, r1
20003968:	4602      	movne	r2, r0
2000396a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
2000396e:	bf06      	itte	eq
20003970:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
20003974:	ea91 0f03 	teqeq	r1, r3
20003978:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
2000397c:	bd30      	pop	{r4, r5, pc}
2000397e:	bf00      	nop

20003980 <__aeabi_ui2d>:
20003980:	f090 0f00 	teq	r0, #0
20003984:	bf04      	itt	eq
20003986:	2100      	moveq	r1, #0
20003988:	4770      	bxeq	lr
2000398a:	b530      	push	{r4, r5, lr}
2000398c:	f44f 6480 	mov.w	r4, #1024	; 0x400
20003990:	f104 0432 	add.w	r4, r4, #50	; 0x32
20003994:	f04f 0500 	mov.w	r5, #0
20003998:	f04f 0100 	mov.w	r1, #0
2000399c:	e750      	b.n	20003840 <__adddf3+0x138>
2000399e:	bf00      	nop

200039a0 <__aeabi_i2d>:
200039a0:	f090 0f00 	teq	r0, #0
200039a4:	bf04      	itt	eq
200039a6:	2100      	moveq	r1, #0
200039a8:	4770      	bxeq	lr
200039aa:	b530      	push	{r4, r5, lr}
200039ac:	f44f 6480 	mov.w	r4, #1024	; 0x400
200039b0:	f104 0432 	add.w	r4, r4, #50	; 0x32
200039b4:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
200039b8:	bf48      	it	mi
200039ba:	4240      	negmi	r0, r0
200039bc:	f04f 0100 	mov.w	r1, #0
200039c0:	e73e      	b.n	20003840 <__adddf3+0x138>
200039c2:	bf00      	nop

200039c4 <__aeabi_f2d>:
200039c4:	0042      	lsls	r2, r0, #1
200039c6:	ea4f 01e2 	mov.w	r1, r2, asr #3
200039ca:	ea4f 0131 	mov.w	r1, r1, rrx
200039ce:	ea4f 7002 	mov.w	r0, r2, lsl #28
200039d2:	bf1f      	itttt	ne
200039d4:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
200039d8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
200039dc:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
200039e0:	4770      	bxne	lr
200039e2:	f092 0f00 	teq	r2, #0
200039e6:	bf14      	ite	ne
200039e8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
200039ec:	4770      	bxeq	lr
200039ee:	b530      	push	{r4, r5, lr}
200039f0:	f44f 7460 	mov.w	r4, #896	; 0x380
200039f4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
200039f8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
200039fc:	e720      	b.n	20003840 <__adddf3+0x138>
200039fe:	bf00      	nop

20003a00 <__aeabi_ul2d>:
20003a00:	ea50 0201 	orrs.w	r2, r0, r1
20003a04:	bf08      	it	eq
20003a06:	4770      	bxeq	lr
20003a08:	b530      	push	{r4, r5, lr}
20003a0a:	f04f 0500 	mov.w	r5, #0
20003a0e:	e00a      	b.n	20003a26 <__aeabi_l2d+0x16>

20003a10 <__aeabi_l2d>:
20003a10:	ea50 0201 	orrs.w	r2, r0, r1
20003a14:	bf08      	it	eq
20003a16:	4770      	bxeq	lr
20003a18:	b530      	push	{r4, r5, lr}
20003a1a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
20003a1e:	d502      	bpl.n	20003a26 <__aeabi_l2d+0x16>
20003a20:	4240      	negs	r0, r0
20003a22:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
20003a26:	f44f 6480 	mov.w	r4, #1024	; 0x400
20003a2a:	f104 0432 	add.w	r4, r4, #50	; 0x32
20003a2e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
20003a32:	f43f aedc 	beq.w	200037ee <__adddf3+0xe6>
20003a36:	f04f 0203 	mov.w	r2, #3
20003a3a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
20003a3e:	bf18      	it	ne
20003a40:	3203      	addne	r2, #3
20003a42:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
20003a46:	bf18      	it	ne
20003a48:	3203      	addne	r2, #3
20003a4a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
20003a4e:	f1c2 0320 	rsb	r3, r2, #32
20003a52:	fa00 fc03 	lsl.w	ip, r0, r3
20003a56:	fa20 f002 	lsr.w	r0, r0, r2
20003a5a:	fa01 fe03 	lsl.w	lr, r1, r3
20003a5e:	ea40 000e 	orr.w	r0, r0, lr
20003a62:	fa21 f102 	lsr.w	r1, r1, r2
20003a66:	4414      	add	r4, r2
20003a68:	e6c1      	b.n	200037ee <__adddf3+0xe6>
20003a6a:	bf00      	nop

20003a6c <__aeabi_dmul>:
20003a6c:	b570      	push	{r4, r5, r6, lr}
20003a6e:	f04f 0cff 	mov.w	ip, #255	; 0xff
20003a72:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
20003a76:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
20003a7a:	bf1d      	ittte	ne
20003a7c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
20003a80:	ea94 0f0c 	teqne	r4, ip
20003a84:	ea95 0f0c 	teqne	r5, ip
20003a88:	f000 f8de 	bleq	20003c48 <__aeabi_dmul+0x1dc>
20003a8c:	442c      	add	r4, r5
20003a8e:	ea81 0603 	eor.w	r6, r1, r3
20003a92:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
20003a96:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
20003a9a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
20003a9e:	bf18      	it	ne
20003aa0:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
20003aa4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
20003aa8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
20003aac:	d038      	beq.n	20003b20 <__aeabi_dmul+0xb4>
20003aae:	fba0 ce02 	umull	ip, lr, r0, r2
20003ab2:	f04f 0500 	mov.w	r5, #0
20003ab6:	fbe1 e502 	umlal	lr, r5, r1, r2
20003aba:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
20003abe:	fbe0 e503 	umlal	lr, r5, r0, r3
20003ac2:	f04f 0600 	mov.w	r6, #0
20003ac6:	fbe1 5603 	umlal	r5, r6, r1, r3
20003aca:	f09c 0f00 	teq	ip, #0
20003ace:	bf18      	it	ne
20003ad0:	f04e 0e01 	orrne.w	lr, lr, #1
20003ad4:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
20003ad8:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
20003adc:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
20003ae0:	d204      	bcs.n	20003aec <__aeabi_dmul+0x80>
20003ae2:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
20003ae6:	416d      	adcs	r5, r5
20003ae8:	eb46 0606 	adc.w	r6, r6, r6
20003aec:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
20003af0:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
20003af4:	ea4f 20c5 	mov.w	r0, r5, lsl #11
20003af8:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
20003afc:	ea4f 2ece 	mov.w	lr, lr, lsl #11
20003b00:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
20003b04:	bf88      	it	hi
20003b06:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
20003b0a:	d81e      	bhi.n	20003b4a <__aeabi_dmul+0xde>
20003b0c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
20003b10:	bf08      	it	eq
20003b12:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
20003b16:	f150 0000 	adcs.w	r0, r0, #0
20003b1a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
20003b1e:	bd70      	pop	{r4, r5, r6, pc}
20003b20:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
20003b24:	ea46 0101 	orr.w	r1, r6, r1
20003b28:	ea40 0002 	orr.w	r0, r0, r2
20003b2c:	ea81 0103 	eor.w	r1, r1, r3
20003b30:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
20003b34:	bfc2      	ittt	gt
20003b36:	ebd4 050c 	rsbsgt	r5, r4, ip
20003b3a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
20003b3e:	bd70      	popgt	{r4, r5, r6, pc}
20003b40:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
20003b44:	f04f 0e00 	mov.w	lr, #0
20003b48:	3c01      	subs	r4, #1
20003b4a:	f300 80ab 	bgt.w	20003ca4 <__aeabi_dmul+0x238>
20003b4e:	f114 0f36 	cmn.w	r4, #54	; 0x36
20003b52:	bfde      	ittt	le
20003b54:	2000      	movle	r0, #0
20003b56:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
20003b5a:	bd70      	pople	{r4, r5, r6, pc}
20003b5c:	f1c4 0400 	rsb	r4, r4, #0
20003b60:	3c20      	subs	r4, #32
20003b62:	da35      	bge.n	20003bd0 <__aeabi_dmul+0x164>
20003b64:	340c      	adds	r4, #12
20003b66:	dc1b      	bgt.n	20003ba0 <__aeabi_dmul+0x134>
20003b68:	f104 0414 	add.w	r4, r4, #20
20003b6c:	f1c4 0520 	rsb	r5, r4, #32
20003b70:	fa00 f305 	lsl.w	r3, r0, r5
20003b74:	fa20 f004 	lsr.w	r0, r0, r4
20003b78:	fa01 f205 	lsl.w	r2, r1, r5
20003b7c:	ea40 0002 	orr.w	r0, r0, r2
20003b80:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
20003b84:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
20003b88:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
20003b8c:	fa21 f604 	lsr.w	r6, r1, r4
20003b90:	eb42 0106 	adc.w	r1, r2, r6
20003b94:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
20003b98:	bf08      	it	eq
20003b9a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
20003b9e:	bd70      	pop	{r4, r5, r6, pc}
20003ba0:	f1c4 040c 	rsb	r4, r4, #12
20003ba4:	f1c4 0520 	rsb	r5, r4, #32
20003ba8:	fa00 f304 	lsl.w	r3, r0, r4
20003bac:	fa20 f005 	lsr.w	r0, r0, r5
20003bb0:	fa01 f204 	lsl.w	r2, r1, r4
20003bb4:	ea40 0002 	orr.w	r0, r0, r2
20003bb8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
20003bbc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
20003bc0:	f141 0100 	adc.w	r1, r1, #0
20003bc4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
20003bc8:	bf08      	it	eq
20003bca:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
20003bce:	bd70      	pop	{r4, r5, r6, pc}
20003bd0:	f1c4 0520 	rsb	r5, r4, #32
20003bd4:	fa00 f205 	lsl.w	r2, r0, r5
20003bd8:	ea4e 0e02 	orr.w	lr, lr, r2
20003bdc:	fa20 f304 	lsr.w	r3, r0, r4
20003be0:	fa01 f205 	lsl.w	r2, r1, r5
20003be4:	ea43 0302 	orr.w	r3, r3, r2
20003be8:	fa21 f004 	lsr.w	r0, r1, r4
20003bec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
20003bf0:	fa21 f204 	lsr.w	r2, r1, r4
20003bf4:	ea20 0002 	bic.w	r0, r0, r2
20003bf8:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
20003bfc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
20003c00:	bf08      	it	eq
20003c02:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
20003c06:	bd70      	pop	{r4, r5, r6, pc}
20003c08:	f094 0f00 	teq	r4, #0
20003c0c:	d10f      	bne.n	20003c2e <__aeabi_dmul+0x1c2>
20003c0e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
20003c12:	0040      	lsls	r0, r0, #1
20003c14:	eb41 0101 	adc.w	r1, r1, r1
20003c18:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20003c1c:	bf08      	it	eq
20003c1e:	3c01      	subeq	r4, #1
20003c20:	d0f7      	beq.n	20003c12 <__aeabi_dmul+0x1a6>
20003c22:	ea41 0106 	orr.w	r1, r1, r6
20003c26:	f095 0f00 	teq	r5, #0
20003c2a:	bf18      	it	ne
20003c2c:	4770      	bxne	lr
20003c2e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
20003c32:	0052      	lsls	r2, r2, #1
20003c34:	eb43 0303 	adc.w	r3, r3, r3
20003c38:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
20003c3c:	bf08      	it	eq
20003c3e:	3d01      	subeq	r5, #1
20003c40:	d0f7      	beq.n	20003c32 <__aeabi_dmul+0x1c6>
20003c42:	ea43 0306 	orr.w	r3, r3, r6
20003c46:	4770      	bx	lr
20003c48:	ea94 0f0c 	teq	r4, ip
20003c4c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
20003c50:	bf18      	it	ne
20003c52:	ea95 0f0c 	teqne	r5, ip
20003c56:	d00c      	beq.n	20003c72 <__aeabi_dmul+0x206>
20003c58:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
20003c5c:	bf18      	it	ne
20003c5e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
20003c62:	d1d1      	bne.n	20003c08 <__aeabi_dmul+0x19c>
20003c64:	ea81 0103 	eor.w	r1, r1, r3
20003c68:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
20003c6c:	f04f 0000 	mov.w	r0, #0
20003c70:	bd70      	pop	{r4, r5, r6, pc}
20003c72:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
20003c76:	bf06      	itte	eq
20003c78:	4610      	moveq	r0, r2
20003c7a:	4619      	moveq	r1, r3
20003c7c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
20003c80:	d019      	beq.n	20003cb6 <__aeabi_dmul+0x24a>
20003c82:	ea94 0f0c 	teq	r4, ip
20003c86:	d102      	bne.n	20003c8e <__aeabi_dmul+0x222>
20003c88:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
20003c8c:	d113      	bne.n	20003cb6 <__aeabi_dmul+0x24a>
20003c8e:	ea95 0f0c 	teq	r5, ip
20003c92:	d105      	bne.n	20003ca0 <__aeabi_dmul+0x234>
20003c94:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
20003c98:	bf1c      	itt	ne
20003c9a:	4610      	movne	r0, r2
20003c9c:	4619      	movne	r1, r3
20003c9e:	d10a      	bne.n	20003cb6 <__aeabi_dmul+0x24a>
20003ca0:	ea81 0103 	eor.w	r1, r1, r3
20003ca4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
20003ca8:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
20003cac:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
20003cb0:	f04f 0000 	mov.w	r0, #0
20003cb4:	bd70      	pop	{r4, r5, r6, pc}
20003cb6:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
20003cba:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
20003cbe:	bd70      	pop	{r4, r5, r6, pc}

20003cc0 <__aeabi_ddiv>:
20003cc0:	b570      	push	{r4, r5, r6, lr}
20003cc2:	f04f 0cff 	mov.w	ip, #255	; 0xff
20003cc6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
20003cca:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
20003cce:	bf1d      	ittte	ne
20003cd0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
20003cd4:	ea94 0f0c 	teqne	r4, ip
20003cd8:	ea95 0f0c 	teqne	r5, ip
20003cdc:	f000 f8a7 	bleq	20003e2e <__aeabi_ddiv+0x16e>
20003ce0:	eba4 0405 	sub.w	r4, r4, r5
20003ce4:	ea81 0e03 	eor.w	lr, r1, r3
20003ce8:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
20003cec:	ea4f 3101 	mov.w	r1, r1, lsl #12
20003cf0:	f000 8088 	beq.w	20003e04 <__aeabi_ddiv+0x144>
20003cf4:	ea4f 3303 	mov.w	r3, r3, lsl #12
20003cf8:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
20003cfc:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
20003d00:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
20003d04:	ea4f 2202 	mov.w	r2, r2, lsl #8
20003d08:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
20003d0c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
20003d10:	ea4f 2600 	mov.w	r6, r0, lsl #8
20003d14:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
20003d18:	429d      	cmp	r5, r3
20003d1a:	bf08      	it	eq
20003d1c:	4296      	cmpeq	r6, r2
20003d1e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
20003d22:	f504 7440 	add.w	r4, r4, #768	; 0x300
20003d26:	d202      	bcs.n	20003d2e <__aeabi_ddiv+0x6e>
20003d28:	085b      	lsrs	r3, r3, #1
20003d2a:	ea4f 0232 	mov.w	r2, r2, rrx
20003d2e:	1ab6      	subs	r6, r6, r2
20003d30:	eb65 0503 	sbc.w	r5, r5, r3
20003d34:	085b      	lsrs	r3, r3, #1
20003d36:	ea4f 0232 	mov.w	r2, r2, rrx
20003d3a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
20003d3e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
20003d42:	ebb6 0e02 	subs.w	lr, r6, r2
20003d46:	eb75 0e03 	sbcs.w	lr, r5, r3
20003d4a:	bf22      	ittt	cs
20003d4c:	1ab6      	subcs	r6, r6, r2
20003d4e:	4675      	movcs	r5, lr
20003d50:	ea40 000c 	orrcs.w	r0, r0, ip
20003d54:	085b      	lsrs	r3, r3, #1
20003d56:	ea4f 0232 	mov.w	r2, r2, rrx
20003d5a:	ebb6 0e02 	subs.w	lr, r6, r2
20003d5e:	eb75 0e03 	sbcs.w	lr, r5, r3
20003d62:	bf22      	ittt	cs
20003d64:	1ab6      	subcs	r6, r6, r2
20003d66:	4675      	movcs	r5, lr
20003d68:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
20003d6c:	085b      	lsrs	r3, r3, #1
20003d6e:	ea4f 0232 	mov.w	r2, r2, rrx
20003d72:	ebb6 0e02 	subs.w	lr, r6, r2
20003d76:	eb75 0e03 	sbcs.w	lr, r5, r3
20003d7a:	bf22      	ittt	cs
20003d7c:	1ab6      	subcs	r6, r6, r2
20003d7e:	4675      	movcs	r5, lr
20003d80:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
20003d84:	085b      	lsrs	r3, r3, #1
20003d86:	ea4f 0232 	mov.w	r2, r2, rrx
20003d8a:	ebb6 0e02 	subs.w	lr, r6, r2
20003d8e:	eb75 0e03 	sbcs.w	lr, r5, r3
20003d92:	bf22      	ittt	cs
20003d94:	1ab6      	subcs	r6, r6, r2
20003d96:	4675      	movcs	r5, lr
20003d98:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
20003d9c:	ea55 0e06 	orrs.w	lr, r5, r6
20003da0:	d018      	beq.n	20003dd4 <__aeabi_ddiv+0x114>
20003da2:	ea4f 1505 	mov.w	r5, r5, lsl #4
20003da6:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
20003daa:	ea4f 1606 	mov.w	r6, r6, lsl #4
20003dae:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20003db2:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
20003db6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
20003dba:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
20003dbe:	d1c0      	bne.n	20003d42 <__aeabi_ddiv+0x82>
20003dc0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20003dc4:	d10b      	bne.n	20003dde <__aeabi_ddiv+0x11e>
20003dc6:	ea41 0100 	orr.w	r1, r1, r0
20003dca:	f04f 0000 	mov.w	r0, #0
20003dce:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
20003dd2:	e7b6      	b.n	20003d42 <__aeabi_ddiv+0x82>
20003dd4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20003dd8:	bf04      	itt	eq
20003dda:	4301      	orreq	r1, r0
20003ddc:	2000      	moveq	r0, #0
20003dde:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
20003de2:	bf88      	it	hi
20003de4:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
20003de8:	f63f aeaf 	bhi.w	20003b4a <__aeabi_dmul+0xde>
20003dec:	ebb5 0c03 	subs.w	ip, r5, r3
20003df0:	bf04      	itt	eq
20003df2:	ebb6 0c02 	subseq.w	ip, r6, r2
20003df6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
20003dfa:	f150 0000 	adcs.w	r0, r0, #0
20003dfe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
20003e02:	bd70      	pop	{r4, r5, r6, pc}
20003e04:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
20003e08:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
20003e0c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
20003e10:	bfc2      	ittt	gt
20003e12:	ebd4 050c 	rsbsgt	r5, r4, ip
20003e16:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
20003e1a:	bd70      	popgt	{r4, r5, r6, pc}
20003e1c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
20003e20:	f04f 0e00 	mov.w	lr, #0
20003e24:	3c01      	subs	r4, #1
20003e26:	e690      	b.n	20003b4a <__aeabi_dmul+0xde>
20003e28:	ea45 0e06 	orr.w	lr, r5, r6
20003e2c:	e68d      	b.n	20003b4a <__aeabi_dmul+0xde>
20003e2e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
20003e32:	ea94 0f0c 	teq	r4, ip
20003e36:	bf08      	it	eq
20003e38:	ea95 0f0c 	teqeq	r5, ip
20003e3c:	f43f af3b 	beq.w	20003cb6 <__aeabi_dmul+0x24a>
20003e40:	ea94 0f0c 	teq	r4, ip
20003e44:	d10a      	bne.n	20003e5c <__aeabi_ddiv+0x19c>
20003e46:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
20003e4a:	f47f af34 	bne.w	20003cb6 <__aeabi_dmul+0x24a>
20003e4e:	ea95 0f0c 	teq	r5, ip
20003e52:	f47f af25 	bne.w	20003ca0 <__aeabi_dmul+0x234>
20003e56:	4610      	mov	r0, r2
20003e58:	4619      	mov	r1, r3
20003e5a:	e72c      	b.n	20003cb6 <__aeabi_dmul+0x24a>
20003e5c:	ea95 0f0c 	teq	r5, ip
20003e60:	d106      	bne.n	20003e70 <__aeabi_ddiv+0x1b0>
20003e62:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
20003e66:	f43f aefd 	beq.w	20003c64 <__aeabi_dmul+0x1f8>
20003e6a:	4610      	mov	r0, r2
20003e6c:	4619      	mov	r1, r3
20003e6e:	e722      	b.n	20003cb6 <__aeabi_dmul+0x24a>
20003e70:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
20003e74:	bf18      	it	ne
20003e76:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
20003e7a:	f47f aec5 	bne.w	20003c08 <__aeabi_dmul+0x19c>
20003e7e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
20003e82:	f47f af0d 	bne.w	20003ca0 <__aeabi_dmul+0x234>
20003e86:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
20003e8a:	f47f aeeb 	bne.w	20003c64 <__aeabi_dmul+0x1f8>
20003e8e:	e712      	b.n	20003cb6 <__aeabi_dmul+0x24a>

20003e90 <__aeabi_d2uiz>:
20003e90:	004a      	lsls	r2, r1, #1
20003e92:	d211      	bcs.n	20003eb8 <__aeabi_d2uiz+0x28>
20003e94:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
20003e98:	d211      	bcs.n	20003ebe <__aeabi_d2uiz+0x2e>
20003e9a:	d50d      	bpl.n	20003eb8 <__aeabi_d2uiz+0x28>
20003e9c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
20003ea0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
20003ea4:	d40e      	bmi.n	20003ec4 <__aeabi_d2uiz+0x34>
20003ea6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
20003eaa:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
20003eae:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
20003eb2:	fa23 f002 	lsr.w	r0, r3, r2
20003eb6:	4770      	bx	lr
20003eb8:	f04f 0000 	mov.w	r0, #0
20003ebc:	4770      	bx	lr
20003ebe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
20003ec2:	d102      	bne.n	20003eca <__aeabi_d2uiz+0x3a>
20003ec4:	f04f 30ff 	mov.w	r0, #4294967295
20003ec8:	4770      	bx	lr
20003eca:	f04f 0000 	mov.w	r0, #0
20003ece:	4770      	bx	lr

20003ed0 <__libc_init_array>:
20003ed0:	b570      	push	{r4, r5, r6, lr}
20003ed2:	f24a 1608 	movw	r6, #41224	; 0xa108
20003ed6:	f24a 1508 	movw	r5, #41224	; 0xa108
20003eda:	f2c2 0600 	movt	r6, #8192	; 0x2000
20003ede:	f2c2 0500 	movt	r5, #8192	; 0x2000
20003ee2:	1b76      	subs	r6, r6, r5
20003ee4:	10b6      	asrs	r6, r6, #2
20003ee6:	d006      	beq.n	20003ef6 <__libc_init_array+0x26>
20003ee8:	2400      	movs	r4, #0
20003eea:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
20003eee:	3401      	adds	r4, #1
20003ef0:	4798      	blx	r3
20003ef2:	42a6      	cmp	r6, r4
20003ef4:	d8f9      	bhi.n	20003eea <__libc_init_array+0x1a>
20003ef6:	f24a 1508 	movw	r5, #41224	; 0xa108
20003efa:	f24a 160c 	movw	r6, #41228	; 0xa10c
20003efe:	f2c2 0500 	movt	r5, #8192	; 0x2000
20003f02:	f2c2 0600 	movt	r6, #8192	; 0x2000
20003f06:	1b76      	subs	r6, r6, r5
20003f08:	f006 f8f2 	bl	2000a0f0 <_init>
20003f0c:	10b6      	asrs	r6, r6, #2
20003f0e:	d006      	beq.n	20003f1e <__libc_init_array+0x4e>
20003f10:	2400      	movs	r4, #0
20003f12:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
20003f16:	3401      	adds	r4, #1
20003f18:	4798      	blx	r3
20003f1a:	42a6      	cmp	r6, r4
20003f1c:	d8f9      	bhi.n	20003f12 <__libc_init_array+0x42>
20003f1e:	bd70      	pop	{r4, r5, r6, pc}

20003f20 <free>:
20003f20:	f24a 133c 	movw	r3, #41276	; 0xa13c
20003f24:	4601      	mov	r1, r0
20003f26:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003f2a:	6818      	ldr	r0, [r3, #0]
20003f2c:	f003 bbbc 	b.w	200076a8 <_free_r>

20003f30 <malloc>:
20003f30:	f24a 133c 	movw	r3, #41276	; 0xa13c
20003f34:	4601      	mov	r1, r0
20003f36:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003f3a:	6818      	ldr	r0, [r3, #0]
20003f3c:	f000 b800 	b.w	20003f40 <_malloc_r>

20003f40 <_malloc_r>:
20003f40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20003f44:	f101 040b 	add.w	r4, r1, #11
20003f48:	2c16      	cmp	r4, #22
20003f4a:	b083      	sub	sp, #12
20003f4c:	4606      	mov	r6, r0
20003f4e:	d82f      	bhi.n	20003fb0 <_malloc_r+0x70>
20003f50:	2300      	movs	r3, #0
20003f52:	2410      	movs	r4, #16
20003f54:	428c      	cmp	r4, r1
20003f56:	bf2c      	ite	cs
20003f58:	4619      	movcs	r1, r3
20003f5a:	f043 0101 	orrcc.w	r1, r3, #1
20003f5e:	2900      	cmp	r1, #0
20003f60:	d130      	bne.n	20003fc4 <_malloc_r+0x84>
20003f62:	4630      	mov	r0, r6
20003f64:	f000 fbf0 	bl	20004748 <__malloc_lock>
20003f68:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
20003f6c:	d22e      	bcs.n	20003fcc <_malloc_r+0x8c>
20003f6e:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
20003f72:	f24a 2530 	movw	r5, #41520	; 0xa230
20003f76:	f2c2 0500 	movt	r5, #8192	; 0x2000
20003f7a:	eb05 02ce 	add.w	r2, r5, lr, lsl #3
20003f7e:	68d3      	ldr	r3, [r2, #12]
20003f80:	4293      	cmp	r3, r2
20003f82:	f000 8206 	beq.w	20004392 <_malloc_r+0x452>
20003f86:	685a      	ldr	r2, [r3, #4]
20003f88:	f103 0508 	add.w	r5, r3, #8
20003f8c:	68d9      	ldr	r1, [r3, #12]
20003f8e:	4630      	mov	r0, r6
20003f90:	f022 0c03 	bic.w	ip, r2, #3
20003f94:	689a      	ldr	r2, [r3, #8]
20003f96:	4463      	add	r3, ip
20003f98:	685c      	ldr	r4, [r3, #4]
20003f9a:	608a      	str	r2, [r1, #8]
20003f9c:	f044 0401 	orr.w	r4, r4, #1
20003fa0:	60d1      	str	r1, [r2, #12]
20003fa2:	605c      	str	r4, [r3, #4]
20003fa4:	f000 fbd2 	bl	2000474c <__malloc_unlock>
20003fa8:	4628      	mov	r0, r5
20003faa:	b003      	add	sp, #12
20003fac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20003fb0:	f024 0407 	bic.w	r4, r4, #7
20003fb4:	0fe3      	lsrs	r3, r4, #31
20003fb6:	428c      	cmp	r4, r1
20003fb8:	bf2c      	ite	cs
20003fba:	4619      	movcs	r1, r3
20003fbc:	f043 0101 	orrcc.w	r1, r3, #1
20003fc0:	2900      	cmp	r1, #0
20003fc2:	d0ce      	beq.n	20003f62 <_malloc_r+0x22>
20003fc4:	230c      	movs	r3, #12
20003fc6:	2500      	movs	r5, #0
20003fc8:	6033      	str	r3, [r6, #0]
20003fca:	e7ed      	b.n	20003fa8 <_malloc_r+0x68>
20003fcc:	ea5f 2e54 	movs.w	lr, r4, lsr #9
20003fd0:	bf04      	itt	eq
20003fd2:	ea4f 0ed4 	moveq.w	lr, r4, lsr #3
20003fd6:	ea4f 00ce 	moveq.w	r0, lr, lsl #3
20003fda:	f040 8090 	bne.w	200040fe <_malloc_r+0x1be>
20003fde:	f24a 2530 	movw	r5, #41520	; 0xa230
20003fe2:	f2c2 0500 	movt	r5, #8192	; 0x2000
20003fe6:	1828      	adds	r0, r5, r0
20003fe8:	68c3      	ldr	r3, [r0, #12]
20003fea:	4298      	cmp	r0, r3
20003fec:	d106      	bne.n	20003ffc <_malloc_r+0xbc>
20003fee:	e00d      	b.n	2000400c <_malloc_r+0xcc>
20003ff0:	2a00      	cmp	r2, #0
20003ff2:	f280 816f 	bge.w	200042d4 <_malloc_r+0x394>
20003ff6:	68db      	ldr	r3, [r3, #12]
20003ff8:	4298      	cmp	r0, r3
20003ffa:	d007      	beq.n	2000400c <_malloc_r+0xcc>
20003ffc:	6859      	ldr	r1, [r3, #4]
20003ffe:	f021 0103 	bic.w	r1, r1, #3
20004002:	1b0a      	subs	r2, r1, r4
20004004:	2a0f      	cmp	r2, #15
20004006:	ddf3      	ble.n	20003ff0 <_malloc_r+0xb0>
20004008:	f10e 3eff 	add.w	lr, lr, #4294967295
2000400c:	f10e 0e01 	add.w	lr, lr, #1
20004010:	f24a 2730 	movw	r7, #41520	; 0xa230
20004014:	f2c2 0700 	movt	r7, #8192	; 0x2000
20004018:	f107 0108 	add.w	r1, r7, #8
2000401c:	688b      	ldr	r3, [r1, #8]
2000401e:	4299      	cmp	r1, r3
20004020:	bf08      	it	eq
20004022:	687a      	ldreq	r2, [r7, #4]
20004024:	d026      	beq.n	20004074 <_malloc_r+0x134>
20004026:	685a      	ldr	r2, [r3, #4]
20004028:	f022 0c03 	bic.w	ip, r2, #3
2000402c:	ebc4 020c 	rsb	r2, r4, ip
20004030:	2a0f      	cmp	r2, #15
20004032:	f300 8194 	bgt.w	2000435e <_malloc_r+0x41e>
20004036:	2a00      	cmp	r2, #0
20004038:	60c9      	str	r1, [r1, #12]
2000403a:	6089      	str	r1, [r1, #8]
2000403c:	f280 8099 	bge.w	20004172 <_malloc_r+0x232>
20004040:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
20004044:	f080 8165 	bcs.w	20004312 <_malloc_r+0x3d2>
20004048:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
2000404c:	f04f 0a01 	mov.w	sl, #1
20004050:	687a      	ldr	r2, [r7, #4]
20004052:	eb07 00cc 	add.w	r0, r7, ip, lsl #3
20004056:	ea4f 0cac 	mov.w	ip, ip, asr #2
2000405a:	fa0a fc0c 	lsl.w	ip, sl, ip
2000405e:	60d8      	str	r0, [r3, #12]
20004060:	f8d0 8008 	ldr.w	r8, [r0, #8]
20004064:	ea4c 0202 	orr.w	r2, ip, r2
20004068:	607a      	str	r2, [r7, #4]
2000406a:	f8c3 8008 	str.w	r8, [r3, #8]
2000406e:	f8c8 300c 	str.w	r3, [r8, #12]
20004072:	6083      	str	r3, [r0, #8]
20004074:	f04f 0c01 	mov.w	ip, #1
20004078:	ea4f 03ae 	mov.w	r3, lr, asr #2
2000407c:	fa0c fc03 	lsl.w	ip, ip, r3
20004080:	4594      	cmp	ip, r2
20004082:	f200 8082 	bhi.w	2000418a <_malloc_r+0x24a>
20004086:	ea12 0f0c 	tst.w	r2, ip
2000408a:	d108      	bne.n	2000409e <_malloc_r+0x15e>
2000408c:	f02e 0e03 	bic.w	lr, lr, #3
20004090:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
20004094:	f10e 0e04 	add.w	lr, lr, #4
20004098:	ea12 0f0c 	tst.w	r2, ip
2000409c:	d0f8      	beq.n	20004090 <_malloc_r+0x150>
2000409e:	eb07 09ce 	add.w	r9, r7, lr, lsl #3
200040a2:	46f2      	mov	sl, lr
200040a4:	46c8      	mov	r8, r9
200040a6:	f8d8 300c 	ldr.w	r3, [r8, #12]
200040aa:	4598      	cmp	r8, r3
200040ac:	d107      	bne.n	200040be <_malloc_r+0x17e>
200040ae:	e168      	b.n	20004382 <_malloc_r+0x442>
200040b0:	2a00      	cmp	r2, #0
200040b2:	f280 8178 	bge.w	200043a6 <_malloc_r+0x466>
200040b6:	68db      	ldr	r3, [r3, #12]
200040b8:	4598      	cmp	r8, r3
200040ba:	f000 8162 	beq.w	20004382 <_malloc_r+0x442>
200040be:	6858      	ldr	r0, [r3, #4]
200040c0:	f020 0003 	bic.w	r0, r0, #3
200040c4:	1b02      	subs	r2, r0, r4
200040c6:	2a0f      	cmp	r2, #15
200040c8:	ddf2      	ble.n	200040b0 <_malloc_r+0x170>
200040ca:	461d      	mov	r5, r3
200040cc:	191f      	adds	r7, r3, r4
200040ce:	f8d3 c00c 	ldr.w	ip, [r3, #12]
200040d2:	f044 0e01 	orr.w	lr, r4, #1
200040d6:	f855 4f08 	ldr.w	r4, [r5, #8]!
200040da:	4630      	mov	r0, r6
200040dc:	50ba      	str	r2, [r7, r2]
200040de:	f042 0201 	orr.w	r2, r2, #1
200040e2:	f8c3 e004 	str.w	lr, [r3, #4]
200040e6:	f8cc 4008 	str.w	r4, [ip, #8]
200040ea:	f8c4 c00c 	str.w	ip, [r4, #12]
200040ee:	608f      	str	r7, [r1, #8]
200040f0:	60cf      	str	r7, [r1, #12]
200040f2:	607a      	str	r2, [r7, #4]
200040f4:	60b9      	str	r1, [r7, #8]
200040f6:	60f9      	str	r1, [r7, #12]
200040f8:	f000 fb28 	bl	2000474c <__malloc_unlock>
200040fc:	e754      	b.n	20003fa8 <_malloc_r+0x68>
200040fe:	f1be 0f04 	cmp.w	lr, #4
20004102:	bf9e      	ittt	ls
20004104:	ea4f 1e94 	movls.w	lr, r4, lsr #6
20004108:	f10e 0e38 	addls.w	lr, lr, #56	; 0x38
2000410c:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20004110:	f67f af65 	bls.w	20003fde <_malloc_r+0x9e>
20004114:	f1be 0f14 	cmp.w	lr, #20
20004118:	bf9c      	itt	ls
2000411a:	f10e 0e5b 	addls.w	lr, lr, #91	; 0x5b
2000411e:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20004122:	f67f af5c 	bls.w	20003fde <_malloc_r+0x9e>
20004126:	f1be 0f54 	cmp.w	lr, #84	; 0x54
2000412a:	bf9e      	ittt	ls
2000412c:	ea4f 3e14 	movls.w	lr, r4, lsr #12
20004130:	f10e 0e6e 	addls.w	lr, lr, #110	; 0x6e
20004134:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20004138:	f67f af51 	bls.w	20003fde <_malloc_r+0x9e>
2000413c:	f5be 7faa 	cmp.w	lr, #340	; 0x154
20004140:	bf9e      	ittt	ls
20004142:	ea4f 3ed4 	movls.w	lr, r4, lsr #15
20004146:	f10e 0e77 	addls.w	lr, lr, #119	; 0x77
2000414a:	ea4f 00ce 	movls.w	r0, lr, lsl #3
2000414e:	f67f af46 	bls.w	20003fde <_malloc_r+0x9e>
20004152:	f240 5354 	movw	r3, #1364	; 0x554
20004156:	459e      	cmp	lr, r3
20004158:	bf95      	itete	ls
2000415a:	ea4f 4e94 	movls.w	lr, r4, lsr #18
2000415e:	f44f 707c 	movhi.w	r0, #1008	; 0x3f0
20004162:	f10e 0e7c 	addls.w	lr, lr, #124	; 0x7c
20004166:	f04f 0e7e 	movhi.w	lr, #126	; 0x7e
2000416a:	bf98      	it	ls
2000416c:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20004170:	e735      	b.n	20003fde <_malloc_r+0x9e>
20004172:	eb03 020c 	add.w	r2, r3, ip
20004176:	f103 0508 	add.w	r5, r3, #8
2000417a:	4630      	mov	r0, r6
2000417c:	6853      	ldr	r3, [r2, #4]
2000417e:	f043 0301 	orr.w	r3, r3, #1
20004182:	6053      	str	r3, [r2, #4]
20004184:	f000 fae2 	bl	2000474c <__malloc_unlock>
20004188:	e70e      	b.n	20003fa8 <_malloc_r+0x68>
2000418a:	f8d7 8008 	ldr.w	r8, [r7, #8]
2000418e:	f8d8 3004 	ldr.w	r3, [r8, #4]
20004192:	f023 0903 	bic.w	r9, r3, #3
20004196:	ebc4 0209 	rsb	r2, r4, r9
2000419a:	454c      	cmp	r4, r9
2000419c:	bf94      	ite	ls
2000419e:	2300      	movls	r3, #0
200041a0:	2301      	movhi	r3, #1
200041a2:	2a0f      	cmp	r2, #15
200041a4:	bfd8      	it	le
200041a6:	f043 0301 	orrle.w	r3, r3, #1
200041aa:	2b00      	cmp	r3, #0
200041ac:	f000 80a1 	beq.w	200042f2 <_malloc_r+0x3b2>
200041b0:	f24a 6ba4 	movw	fp, #42660	; 0xa6a4
200041b4:	f8d5 2408 	ldr.w	r2, [r5, #1032]	; 0x408
200041b8:	f2c2 0b00 	movt	fp, #8192	; 0x2000
200041bc:	f8db 3000 	ldr.w	r3, [fp]
200041c0:	3310      	adds	r3, #16
200041c2:	191b      	adds	r3, r3, r4
200041c4:	f1b2 3fff 	cmp.w	r2, #4294967295
200041c8:	d006      	beq.n	200041d8 <_malloc_r+0x298>
200041ca:	f503 637e 	add.w	r3, r3, #4064	; 0xfe0
200041ce:	331f      	adds	r3, #31
200041d0:	f423 637e 	bic.w	r3, r3, #4064	; 0xfe0
200041d4:	f023 031f 	bic.w	r3, r3, #31
200041d8:	4619      	mov	r1, r3
200041da:	4630      	mov	r0, r6
200041dc:	9301      	str	r3, [sp, #4]
200041de:	f000 fb2d 	bl	2000483c <_sbrk_r>
200041e2:	9b01      	ldr	r3, [sp, #4]
200041e4:	f1b0 3fff 	cmp.w	r0, #4294967295
200041e8:	4682      	mov	sl, r0
200041ea:	f000 80f4 	beq.w	200043d6 <_malloc_r+0x496>
200041ee:	eb08 0109 	add.w	r1, r8, r9
200041f2:	4281      	cmp	r1, r0
200041f4:	f200 80ec 	bhi.w	200043d0 <_malloc_r+0x490>
200041f8:	f8db 2004 	ldr.w	r2, [fp, #4]
200041fc:	189a      	adds	r2, r3, r2
200041fe:	4551      	cmp	r1, sl
20004200:	f8cb 2004 	str.w	r2, [fp, #4]
20004204:	f000 8145 	beq.w	20004492 <_malloc_r+0x552>
20004208:	f8d5 5408 	ldr.w	r5, [r5, #1032]	; 0x408
2000420c:	f24a 2030 	movw	r0, #41520	; 0xa230
20004210:	f2c2 0000 	movt	r0, #8192	; 0x2000
20004214:	f1b5 3fff 	cmp.w	r5, #4294967295
20004218:	bf08      	it	eq
2000421a:	f8c0 a408 	streq.w	sl, [r0, #1032]	; 0x408
2000421e:	d003      	beq.n	20004228 <_malloc_r+0x2e8>
20004220:	4452      	add	r2, sl
20004222:	1a51      	subs	r1, r2, r1
20004224:	f8cb 1004 	str.w	r1, [fp, #4]
20004228:	f01a 0507 	ands.w	r5, sl, #7
2000422c:	4630      	mov	r0, r6
2000422e:	bf17      	itett	ne
20004230:	f1c5 0508 	rsbne	r5, r5, #8
20004234:	f44f 5580 	moveq.w	r5, #4096	; 0x1000
20004238:	44aa      	addne	sl, r5
2000423a:	f505 5580 	addne.w	r5, r5, #4096	; 0x1000
2000423e:	4453      	add	r3, sl
20004240:	051b      	lsls	r3, r3, #20
20004242:	0d1b      	lsrs	r3, r3, #20
20004244:	1aed      	subs	r5, r5, r3
20004246:	4629      	mov	r1, r5
20004248:	f000 faf8 	bl	2000483c <_sbrk_r>
2000424c:	f1b0 3fff 	cmp.w	r0, #4294967295
20004250:	f000 812c 	beq.w	200044ac <_malloc_r+0x56c>
20004254:	ebca 0100 	rsb	r1, sl, r0
20004258:	1949      	adds	r1, r1, r5
2000425a:	f041 0101 	orr.w	r1, r1, #1
2000425e:	f8db 2004 	ldr.w	r2, [fp, #4]
20004262:	f24a 63a4 	movw	r3, #42660	; 0xa6a4
20004266:	f8c7 a008 	str.w	sl, [r7, #8]
2000426a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000426e:	18aa      	adds	r2, r5, r2
20004270:	45b8      	cmp	r8, r7
20004272:	f8cb 2004 	str.w	r2, [fp, #4]
20004276:	f8ca 1004 	str.w	r1, [sl, #4]
2000427a:	d017      	beq.n	200042ac <_malloc_r+0x36c>
2000427c:	f1b9 0f0f 	cmp.w	r9, #15
20004280:	f240 80df 	bls.w	20004442 <_malloc_r+0x502>
20004284:	f1a9 010c 	sub.w	r1, r9, #12
20004288:	2505      	movs	r5, #5
2000428a:	f021 0107 	bic.w	r1, r1, #7
2000428e:	eb08 0001 	add.w	r0, r8, r1
20004292:	290f      	cmp	r1, #15
20004294:	6085      	str	r5, [r0, #8]
20004296:	6045      	str	r5, [r0, #4]
20004298:	f8d8 0004 	ldr.w	r0, [r8, #4]
2000429c:	f000 0001 	and.w	r0, r0, #1
200042a0:	ea41 0000 	orr.w	r0, r1, r0
200042a4:	f8c8 0004 	str.w	r0, [r8, #4]
200042a8:	f200 80ac 	bhi.w	20004404 <_malloc_r+0x4c4>
200042ac:	46d0      	mov	r8, sl
200042ae:	f24a 63a4 	movw	r3, #42660	; 0xa6a4
200042b2:	f8db 102c 	ldr.w	r1, [fp, #44]	; 0x2c
200042b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200042ba:	428a      	cmp	r2, r1
200042bc:	f8db 1030 	ldr.w	r1, [fp, #48]	; 0x30
200042c0:	bf88      	it	hi
200042c2:	62da      	strhi	r2, [r3, #44]	; 0x2c
200042c4:	f24a 63a4 	movw	r3, #42660	; 0xa6a4
200042c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200042cc:	428a      	cmp	r2, r1
200042ce:	bf88      	it	hi
200042d0:	631a      	strhi	r2, [r3, #48]	; 0x30
200042d2:	e082      	b.n	200043da <_malloc_r+0x49a>
200042d4:	185c      	adds	r4, r3, r1
200042d6:	689a      	ldr	r2, [r3, #8]
200042d8:	68d9      	ldr	r1, [r3, #12]
200042da:	4630      	mov	r0, r6
200042dc:	6866      	ldr	r6, [r4, #4]
200042de:	f103 0508 	add.w	r5, r3, #8
200042e2:	608a      	str	r2, [r1, #8]
200042e4:	f046 0301 	orr.w	r3, r6, #1
200042e8:	60d1      	str	r1, [r2, #12]
200042ea:	6063      	str	r3, [r4, #4]
200042ec:	f000 fa2e 	bl	2000474c <__malloc_unlock>
200042f0:	e65a      	b.n	20003fa8 <_malloc_r+0x68>
200042f2:	eb08 0304 	add.w	r3, r8, r4
200042f6:	f042 0201 	orr.w	r2, r2, #1
200042fa:	f044 0401 	orr.w	r4, r4, #1
200042fe:	4630      	mov	r0, r6
20004300:	f8c8 4004 	str.w	r4, [r8, #4]
20004304:	f108 0508 	add.w	r5, r8, #8
20004308:	605a      	str	r2, [r3, #4]
2000430a:	60bb      	str	r3, [r7, #8]
2000430c:	f000 fa1e 	bl	2000474c <__malloc_unlock>
20004310:	e64a      	b.n	20003fa8 <_malloc_r+0x68>
20004312:	ea4f 225c 	mov.w	r2, ip, lsr #9
20004316:	2a04      	cmp	r2, #4
20004318:	d954      	bls.n	200043c4 <_malloc_r+0x484>
2000431a:	2a14      	cmp	r2, #20
2000431c:	f200 8089 	bhi.w	20004432 <_malloc_r+0x4f2>
20004320:	325b      	adds	r2, #91	; 0x5b
20004322:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20004326:	44a8      	add	r8, r5
20004328:	f24a 2730 	movw	r7, #41520	; 0xa230
2000432c:	f2c2 0700 	movt	r7, #8192	; 0x2000
20004330:	f8d8 0008 	ldr.w	r0, [r8, #8]
20004334:	4540      	cmp	r0, r8
20004336:	d103      	bne.n	20004340 <_malloc_r+0x400>
20004338:	e06f      	b.n	2000441a <_malloc_r+0x4da>
2000433a:	6880      	ldr	r0, [r0, #8]
2000433c:	4580      	cmp	r8, r0
2000433e:	d004      	beq.n	2000434a <_malloc_r+0x40a>
20004340:	6842      	ldr	r2, [r0, #4]
20004342:	f022 0203 	bic.w	r2, r2, #3
20004346:	4594      	cmp	ip, r2
20004348:	d3f7      	bcc.n	2000433a <_malloc_r+0x3fa>
2000434a:	f8d0 c00c 	ldr.w	ip, [r0, #12]
2000434e:	f8c3 c00c 	str.w	ip, [r3, #12]
20004352:	6098      	str	r0, [r3, #8]
20004354:	687a      	ldr	r2, [r7, #4]
20004356:	60c3      	str	r3, [r0, #12]
20004358:	f8cc 3008 	str.w	r3, [ip, #8]
2000435c:	e68a      	b.n	20004074 <_malloc_r+0x134>
2000435e:	191f      	adds	r7, r3, r4
20004360:	4630      	mov	r0, r6
20004362:	f044 0401 	orr.w	r4, r4, #1
20004366:	60cf      	str	r7, [r1, #12]
20004368:	605c      	str	r4, [r3, #4]
2000436a:	f103 0508 	add.w	r5, r3, #8
2000436e:	50ba      	str	r2, [r7, r2]
20004370:	f042 0201 	orr.w	r2, r2, #1
20004374:	608f      	str	r7, [r1, #8]
20004376:	607a      	str	r2, [r7, #4]
20004378:	60b9      	str	r1, [r7, #8]
2000437a:	60f9      	str	r1, [r7, #12]
2000437c:	f000 f9e6 	bl	2000474c <__malloc_unlock>
20004380:	e612      	b.n	20003fa8 <_malloc_r+0x68>
20004382:	f10a 0a01 	add.w	sl, sl, #1
20004386:	f01a 0f03 	tst.w	sl, #3
2000438a:	d05f      	beq.n	2000444c <_malloc_r+0x50c>
2000438c:	f103 0808 	add.w	r8, r3, #8
20004390:	e689      	b.n	200040a6 <_malloc_r+0x166>
20004392:	f103 0208 	add.w	r2, r3, #8
20004396:	68d3      	ldr	r3, [r2, #12]
20004398:	429a      	cmp	r2, r3
2000439a:	bf08      	it	eq
2000439c:	f10e 0e02 	addeq.w	lr, lr, #2
200043a0:	f43f ae36 	beq.w	20004010 <_malloc_r+0xd0>
200043a4:	e5ef      	b.n	20003f86 <_malloc_r+0x46>
200043a6:	461d      	mov	r5, r3
200043a8:	1819      	adds	r1, r3, r0
200043aa:	68da      	ldr	r2, [r3, #12]
200043ac:	4630      	mov	r0, r6
200043ae:	f855 3f08 	ldr.w	r3, [r5, #8]!
200043b2:	684c      	ldr	r4, [r1, #4]
200043b4:	6093      	str	r3, [r2, #8]
200043b6:	f044 0401 	orr.w	r4, r4, #1
200043ba:	60da      	str	r2, [r3, #12]
200043bc:	604c      	str	r4, [r1, #4]
200043be:	f000 f9c5 	bl	2000474c <__malloc_unlock>
200043c2:	e5f1      	b.n	20003fa8 <_malloc_r+0x68>
200043c4:	ea4f 129c 	mov.w	r2, ip, lsr #6
200043c8:	3238      	adds	r2, #56	; 0x38
200043ca:	ea4f 08c2 	mov.w	r8, r2, lsl #3
200043ce:	e7aa      	b.n	20004326 <_malloc_r+0x3e6>
200043d0:	45b8      	cmp	r8, r7
200043d2:	f43f af11 	beq.w	200041f8 <_malloc_r+0x2b8>
200043d6:	f8d7 8008 	ldr.w	r8, [r7, #8]
200043da:	f8d8 2004 	ldr.w	r2, [r8, #4]
200043de:	f022 0203 	bic.w	r2, r2, #3
200043e2:	4294      	cmp	r4, r2
200043e4:	bf94      	ite	ls
200043e6:	2300      	movls	r3, #0
200043e8:	2301      	movhi	r3, #1
200043ea:	1b12      	subs	r2, r2, r4
200043ec:	2a0f      	cmp	r2, #15
200043ee:	bfd8      	it	le
200043f0:	f043 0301 	orrle.w	r3, r3, #1
200043f4:	2b00      	cmp	r3, #0
200043f6:	f43f af7c 	beq.w	200042f2 <_malloc_r+0x3b2>
200043fa:	4630      	mov	r0, r6
200043fc:	2500      	movs	r5, #0
200043fe:	f000 f9a5 	bl	2000474c <__malloc_unlock>
20004402:	e5d1      	b.n	20003fa8 <_malloc_r+0x68>
20004404:	f108 0108 	add.w	r1, r8, #8
20004408:	4630      	mov	r0, r6
2000440a:	9301      	str	r3, [sp, #4]
2000440c:	f003 f94c 	bl	200076a8 <_free_r>
20004410:	9b01      	ldr	r3, [sp, #4]
20004412:	f8d7 8008 	ldr.w	r8, [r7, #8]
20004416:	685a      	ldr	r2, [r3, #4]
20004418:	e749      	b.n	200042ae <_malloc_r+0x36e>
2000441a:	f04f 0a01 	mov.w	sl, #1
2000441e:	f8d7 8004 	ldr.w	r8, [r7, #4]
20004422:	1092      	asrs	r2, r2, #2
20004424:	4684      	mov	ip, r0
20004426:	fa0a f202 	lsl.w	r2, sl, r2
2000442a:	ea48 0202 	orr.w	r2, r8, r2
2000442e:	607a      	str	r2, [r7, #4]
20004430:	e78d      	b.n	2000434e <_malloc_r+0x40e>
20004432:	2a54      	cmp	r2, #84	; 0x54
20004434:	d824      	bhi.n	20004480 <_malloc_r+0x540>
20004436:	ea4f 321c 	mov.w	r2, ip, lsr #12
2000443a:	326e      	adds	r2, #110	; 0x6e
2000443c:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20004440:	e771      	b.n	20004326 <_malloc_r+0x3e6>
20004442:	2301      	movs	r3, #1
20004444:	46d0      	mov	r8, sl
20004446:	f8ca 3004 	str.w	r3, [sl, #4]
2000444a:	e7c6      	b.n	200043da <_malloc_r+0x49a>
2000444c:	464a      	mov	r2, r9
2000444e:	f01e 0f03 	tst.w	lr, #3
20004452:	4613      	mov	r3, r2
20004454:	f10e 3eff 	add.w	lr, lr, #4294967295
20004458:	d033      	beq.n	200044c2 <_malloc_r+0x582>
2000445a:	f853 2908 	ldr.w	r2, [r3], #-8
2000445e:	429a      	cmp	r2, r3
20004460:	d0f5      	beq.n	2000444e <_malloc_r+0x50e>
20004462:	687b      	ldr	r3, [r7, #4]
20004464:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
20004468:	459c      	cmp	ip, r3
2000446a:	f63f ae8e 	bhi.w	2000418a <_malloc_r+0x24a>
2000446e:	f1bc 0f00 	cmp.w	ip, #0
20004472:	f43f ae8a 	beq.w	2000418a <_malloc_r+0x24a>
20004476:	ea1c 0f03 	tst.w	ip, r3
2000447a:	d027      	beq.n	200044cc <_malloc_r+0x58c>
2000447c:	46d6      	mov	lr, sl
2000447e:	e60e      	b.n	2000409e <_malloc_r+0x15e>
20004480:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
20004484:	d815      	bhi.n	200044b2 <_malloc_r+0x572>
20004486:	ea4f 32dc 	mov.w	r2, ip, lsr #15
2000448a:	3277      	adds	r2, #119	; 0x77
2000448c:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20004490:	e749      	b.n	20004326 <_malloc_r+0x3e6>
20004492:	0508      	lsls	r0, r1, #20
20004494:	0d00      	lsrs	r0, r0, #20
20004496:	2800      	cmp	r0, #0
20004498:	f47f aeb6 	bne.w	20004208 <_malloc_r+0x2c8>
2000449c:	f8d7 8008 	ldr.w	r8, [r7, #8]
200044a0:	444b      	add	r3, r9
200044a2:	f043 0301 	orr.w	r3, r3, #1
200044a6:	f8c8 3004 	str.w	r3, [r8, #4]
200044aa:	e700      	b.n	200042ae <_malloc_r+0x36e>
200044ac:	2101      	movs	r1, #1
200044ae:	2500      	movs	r5, #0
200044b0:	e6d5      	b.n	2000425e <_malloc_r+0x31e>
200044b2:	f240 5054 	movw	r0, #1364	; 0x554
200044b6:	4282      	cmp	r2, r0
200044b8:	d90d      	bls.n	200044d6 <_malloc_r+0x596>
200044ba:	f44f 787c 	mov.w	r8, #1008	; 0x3f0
200044be:	227e      	movs	r2, #126	; 0x7e
200044c0:	e731      	b.n	20004326 <_malloc_r+0x3e6>
200044c2:	687b      	ldr	r3, [r7, #4]
200044c4:	ea23 030c 	bic.w	r3, r3, ip
200044c8:	607b      	str	r3, [r7, #4]
200044ca:	e7cb      	b.n	20004464 <_malloc_r+0x524>
200044cc:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
200044d0:	f10a 0a04 	add.w	sl, sl, #4
200044d4:	e7cf      	b.n	20004476 <_malloc_r+0x536>
200044d6:	ea4f 429c 	mov.w	r2, ip, lsr #18
200044da:	327c      	adds	r2, #124	; 0x7c
200044dc:	ea4f 08c2 	mov.w	r8, r2, lsl #3
200044e0:	e721      	b.n	20004326 <_malloc_r+0x3e6>
200044e2:	bf00      	nop

200044e4 <memcpy>:
200044e4:	2a03      	cmp	r2, #3
200044e6:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
200044ea:	d80b      	bhi.n	20004504 <memcpy+0x20>
200044ec:	b13a      	cbz	r2, 200044fe <memcpy+0x1a>
200044ee:	2300      	movs	r3, #0
200044f0:	f811 c003 	ldrb.w	ip, [r1, r3]
200044f4:	f800 c003 	strb.w	ip, [r0, r3]
200044f8:	3301      	adds	r3, #1
200044fa:	4293      	cmp	r3, r2
200044fc:	d1f8      	bne.n	200044f0 <memcpy+0xc>
200044fe:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
20004502:	4770      	bx	lr
20004504:	1882      	adds	r2, r0, r2
20004506:	460c      	mov	r4, r1
20004508:	4603      	mov	r3, r0
2000450a:	e003      	b.n	20004514 <memcpy+0x30>
2000450c:	f814 1c01 	ldrb.w	r1, [r4, #-1]
20004510:	f803 1c01 	strb.w	r1, [r3, #-1]
20004514:	f003 0603 	and.w	r6, r3, #3
20004518:	4619      	mov	r1, r3
2000451a:	46a4      	mov	ip, r4
2000451c:	3301      	adds	r3, #1
2000451e:	3401      	adds	r4, #1
20004520:	2e00      	cmp	r6, #0
20004522:	d1f3      	bne.n	2000450c <memcpy+0x28>
20004524:	f01c 0403 	ands.w	r4, ip, #3
20004528:	4663      	mov	r3, ip
2000452a:	bf08      	it	eq
2000452c:	ebc1 0c02 	rsbeq	ip, r1, r2
20004530:	d068      	beq.n	20004604 <memcpy+0x120>
20004532:	4265      	negs	r5, r4
20004534:	f1c4 0a04 	rsb	sl, r4, #4
20004538:	eb0c 0705 	add.w	r7, ip, r5
2000453c:	4633      	mov	r3, r6
2000453e:	ea4f 0aca 	mov.w	sl, sl, lsl #3
20004542:	f85c 6005 	ldr.w	r6, [ip, r5]
20004546:	ea4f 08c4 	mov.w	r8, r4, lsl #3
2000454a:	1a55      	subs	r5, r2, r1
2000454c:	e008      	b.n	20004560 <memcpy+0x7c>
2000454e:	f857 4f04 	ldr.w	r4, [r7, #4]!
20004552:	4626      	mov	r6, r4
20004554:	fa04 f40a 	lsl.w	r4, r4, sl
20004558:	ea49 0404 	orr.w	r4, r9, r4
2000455c:	50cc      	str	r4, [r1, r3]
2000455e:	3304      	adds	r3, #4
20004560:	185c      	adds	r4, r3, r1
20004562:	2d03      	cmp	r5, #3
20004564:	fa26 f908 	lsr.w	r9, r6, r8
20004568:	f1a5 0504 	sub.w	r5, r5, #4
2000456c:	eb0c 0603 	add.w	r6, ip, r3
20004570:	dced      	bgt.n	2000454e <memcpy+0x6a>
20004572:	2300      	movs	r3, #0
20004574:	e002      	b.n	2000457c <memcpy+0x98>
20004576:	5cf1      	ldrb	r1, [r6, r3]
20004578:	54e1      	strb	r1, [r4, r3]
2000457a:	3301      	adds	r3, #1
2000457c:	1919      	adds	r1, r3, r4
2000457e:	4291      	cmp	r1, r2
20004580:	d3f9      	bcc.n	20004576 <memcpy+0x92>
20004582:	e7bc      	b.n	200044fe <memcpy+0x1a>
20004584:	f853 4c40 	ldr.w	r4, [r3, #-64]
20004588:	f841 4c40 	str.w	r4, [r1, #-64]
2000458c:	f853 4c3c 	ldr.w	r4, [r3, #-60]
20004590:	f841 4c3c 	str.w	r4, [r1, #-60]
20004594:	f853 4c38 	ldr.w	r4, [r3, #-56]
20004598:	f841 4c38 	str.w	r4, [r1, #-56]
2000459c:	f853 4c34 	ldr.w	r4, [r3, #-52]
200045a0:	f841 4c34 	str.w	r4, [r1, #-52]
200045a4:	f853 4c30 	ldr.w	r4, [r3, #-48]
200045a8:	f841 4c30 	str.w	r4, [r1, #-48]
200045ac:	f853 4c2c 	ldr.w	r4, [r3, #-44]
200045b0:	f841 4c2c 	str.w	r4, [r1, #-44]
200045b4:	f853 4c28 	ldr.w	r4, [r3, #-40]
200045b8:	f841 4c28 	str.w	r4, [r1, #-40]
200045bc:	f853 4c24 	ldr.w	r4, [r3, #-36]
200045c0:	f841 4c24 	str.w	r4, [r1, #-36]
200045c4:	f853 4c20 	ldr.w	r4, [r3, #-32]
200045c8:	f841 4c20 	str.w	r4, [r1, #-32]
200045cc:	f853 4c1c 	ldr.w	r4, [r3, #-28]
200045d0:	f841 4c1c 	str.w	r4, [r1, #-28]
200045d4:	f853 4c18 	ldr.w	r4, [r3, #-24]
200045d8:	f841 4c18 	str.w	r4, [r1, #-24]
200045dc:	f853 4c14 	ldr.w	r4, [r3, #-20]
200045e0:	f841 4c14 	str.w	r4, [r1, #-20]
200045e4:	f853 4c10 	ldr.w	r4, [r3, #-16]
200045e8:	f841 4c10 	str.w	r4, [r1, #-16]
200045ec:	f853 4c0c 	ldr.w	r4, [r3, #-12]
200045f0:	f841 4c0c 	str.w	r4, [r1, #-12]
200045f4:	f853 4c08 	ldr.w	r4, [r3, #-8]
200045f8:	f841 4c08 	str.w	r4, [r1, #-8]
200045fc:	f853 4c04 	ldr.w	r4, [r3, #-4]
20004600:	f841 4c04 	str.w	r4, [r1, #-4]
20004604:	461c      	mov	r4, r3
20004606:	460d      	mov	r5, r1
20004608:	3340      	adds	r3, #64	; 0x40
2000460a:	3140      	adds	r1, #64	; 0x40
2000460c:	f1bc 0f3f 	cmp.w	ip, #63	; 0x3f
20004610:	f1ac 0c40 	sub.w	ip, ip, #64	; 0x40
20004614:	dcb6      	bgt.n	20004584 <memcpy+0xa0>
20004616:	4621      	mov	r1, r4
20004618:	462b      	mov	r3, r5
2000461a:	1b54      	subs	r4, r2, r5
2000461c:	e00f      	b.n	2000463e <memcpy+0x15a>
2000461e:	f851 5c10 	ldr.w	r5, [r1, #-16]
20004622:	f843 5c10 	str.w	r5, [r3, #-16]
20004626:	f851 5c0c 	ldr.w	r5, [r1, #-12]
2000462a:	f843 5c0c 	str.w	r5, [r3, #-12]
2000462e:	f851 5c08 	ldr.w	r5, [r1, #-8]
20004632:	f843 5c08 	str.w	r5, [r3, #-8]
20004636:	f851 5c04 	ldr.w	r5, [r1, #-4]
2000463a:	f843 5c04 	str.w	r5, [r3, #-4]
2000463e:	2c0f      	cmp	r4, #15
20004640:	460d      	mov	r5, r1
20004642:	469c      	mov	ip, r3
20004644:	f101 0110 	add.w	r1, r1, #16
20004648:	f103 0310 	add.w	r3, r3, #16
2000464c:	f1a4 0410 	sub.w	r4, r4, #16
20004650:	dce5      	bgt.n	2000461e <memcpy+0x13a>
20004652:	ebcc 0102 	rsb	r1, ip, r2
20004656:	2300      	movs	r3, #0
20004658:	e003      	b.n	20004662 <memcpy+0x17e>
2000465a:	58ec      	ldr	r4, [r5, r3]
2000465c:	f84c 4003 	str.w	r4, [ip, r3]
20004660:	3304      	adds	r3, #4
20004662:	195e      	adds	r6, r3, r5
20004664:	2903      	cmp	r1, #3
20004666:	eb03 040c 	add.w	r4, r3, ip
2000466a:	f1a1 0104 	sub.w	r1, r1, #4
2000466e:	dcf4      	bgt.n	2000465a <memcpy+0x176>
20004670:	e77f      	b.n	20004572 <memcpy+0x8e>
20004672:	bf00      	nop

20004674 <memset>:
20004674:	2a03      	cmp	r2, #3
20004676:	b2c9      	uxtb	r1, r1
20004678:	b430      	push	{r4, r5}
2000467a:	d807      	bhi.n	2000468c <memset+0x18>
2000467c:	b122      	cbz	r2, 20004688 <memset+0x14>
2000467e:	2300      	movs	r3, #0
20004680:	54c1      	strb	r1, [r0, r3]
20004682:	3301      	adds	r3, #1
20004684:	4293      	cmp	r3, r2
20004686:	d1fb      	bne.n	20004680 <memset+0xc>
20004688:	bc30      	pop	{r4, r5}
2000468a:	4770      	bx	lr
2000468c:	eb00 0c02 	add.w	ip, r0, r2
20004690:	4603      	mov	r3, r0
20004692:	e001      	b.n	20004698 <memset+0x24>
20004694:	f803 1c01 	strb.w	r1, [r3, #-1]
20004698:	f003 0403 	and.w	r4, r3, #3
2000469c:	461a      	mov	r2, r3
2000469e:	3301      	adds	r3, #1
200046a0:	2c00      	cmp	r4, #0
200046a2:	d1f7      	bne.n	20004694 <memset+0x20>
200046a4:	f04f 3301 	mov.w	r3, #16843009	; 0x1010101
200046a8:	ebc2 040c 	rsb	r4, r2, ip
200046ac:	fb03 f301 	mul.w	r3, r3, r1
200046b0:	e01f      	b.n	200046f2 <memset+0x7e>
200046b2:	f842 3c40 	str.w	r3, [r2, #-64]
200046b6:	f842 3c3c 	str.w	r3, [r2, #-60]
200046ba:	f842 3c38 	str.w	r3, [r2, #-56]
200046be:	f842 3c34 	str.w	r3, [r2, #-52]
200046c2:	f842 3c30 	str.w	r3, [r2, #-48]
200046c6:	f842 3c2c 	str.w	r3, [r2, #-44]
200046ca:	f842 3c28 	str.w	r3, [r2, #-40]
200046ce:	f842 3c24 	str.w	r3, [r2, #-36]
200046d2:	f842 3c20 	str.w	r3, [r2, #-32]
200046d6:	f842 3c1c 	str.w	r3, [r2, #-28]
200046da:	f842 3c18 	str.w	r3, [r2, #-24]
200046de:	f842 3c14 	str.w	r3, [r2, #-20]
200046e2:	f842 3c10 	str.w	r3, [r2, #-16]
200046e6:	f842 3c0c 	str.w	r3, [r2, #-12]
200046ea:	f842 3c08 	str.w	r3, [r2, #-8]
200046ee:	f842 3c04 	str.w	r3, [r2, #-4]
200046f2:	4615      	mov	r5, r2
200046f4:	3240      	adds	r2, #64	; 0x40
200046f6:	2c3f      	cmp	r4, #63	; 0x3f
200046f8:	f1a4 0440 	sub.w	r4, r4, #64	; 0x40
200046fc:	dcd9      	bgt.n	200046b2 <memset+0x3e>
200046fe:	462a      	mov	r2, r5
20004700:	ebc5 040c 	rsb	r4, r5, ip
20004704:	e007      	b.n	20004716 <memset+0xa2>
20004706:	f842 3c10 	str.w	r3, [r2, #-16]
2000470a:	f842 3c0c 	str.w	r3, [r2, #-12]
2000470e:	f842 3c08 	str.w	r3, [r2, #-8]
20004712:	f842 3c04 	str.w	r3, [r2, #-4]
20004716:	4615      	mov	r5, r2
20004718:	3210      	adds	r2, #16
2000471a:	2c0f      	cmp	r4, #15
2000471c:	f1a4 0410 	sub.w	r4, r4, #16
20004720:	dcf1      	bgt.n	20004706 <memset+0x92>
20004722:	462a      	mov	r2, r5
20004724:	ebc5 050c 	rsb	r5, r5, ip
20004728:	e001      	b.n	2000472e <memset+0xba>
2000472a:	f842 3c04 	str.w	r3, [r2, #-4]
2000472e:	4614      	mov	r4, r2
20004730:	3204      	adds	r2, #4
20004732:	2d03      	cmp	r5, #3
20004734:	f1a5 0504 	sub.w	r5, r5, #4
20004738:	dcf7      	bgt.n	2000472a <memset+0xb6>
2000473a:	e001      	b.n	20004740 <memset+0xcc>
2000473c:	f804 1b01 	strb.w	r1, [r4], #1
20004740:	4564      	cmp	r4, ip
20004742:	d3fb      	bcc.n	2000473c <memset+0xc8>
20004744:	e7a0      	b.n	20004688 <memset+0x14>
20004746:	bf00      	nop

20004748 <__malloc_lock>:
20004748:	4770      	bx	lr
2000474a:	bf00      	nop

2000474c <__malloc_unlock>:
2000474c:	4770      	bx	lr
2000474e:	bf00      	nop

20004750 <printf>:
20004750:	b40f      	push	{r0, r1, r2, r3}
20004752:	f24a 133c 	movw	r3, #41276	; 0xa13c
20004756:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000475a:	b510      	push	{r4, lr}
2000475c:	681c      	ldr	r4, [r3, #0]
2000475e:	b082      	sub	sp, #8
20004760:	b124      	cbz	r4, 2000476c <printf+0x1c>
20004762:	69a3      	ldr	r3, [r4, #24]
20004764:	b913      	cbnz	r3, 2000476c <printf+0x1c>
20004766:	4620      	mov	r0, r4
20004768:	f002 ff1a 	bl	200075a0 <__sinit>
2000476c:	4620      	mov	r0, r4
2000476e:	ac05      	add	r4, sp, #20
20004770:	9a04      	ldr	r2, [sp, #16]
20004772:	4623      	mov	r3, r4
20004774:	6881      	ldr	r1, [r0, #8]
20004776:	9401      	str	r4, [sp, #4]
20004778:	f000 f8b2 	bl	200048e0 <_vfprintf_r>
2000477c:	b002      	add	sp, #8
2000477e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
20004782:	b004      	add	sp, #16
20004784:	4770      	bx	lr
20004786:	bf00      	nop

20004788 <_printf_r>:
20004788:	b40e      	push	{r1, r2, r3}
2000478a:	b510      	push	{r4, lr}
2000478c:	4604      	mov	r4, r0
2000478e:	b083      	sub	sp, #12
20004790:	b118      	cbz	r0, 2000479a <_printf_r+0x12>
20004792:	6983      	ldr	r3, [r0, #24]
20004794:	b90b      	cbnz	r3, 2000479a <_printf_r+0x12>
20004796:	f002 ff03 	bl	200075a0 <__sinit>
2000479a:	4620      	mov	r0, r4
2000479c:	ac06      	add	r4, sp, #24
2000479e:	9a05      	ldr	r2, [sp, #20]
200047a0:	4623      	mov	r3, r4
200047a2:	6881      	ldr	r1, [r0, #8]
200047a4:	9401      	str	r4, [sp, #4]
200047a6:	f000 f89b 	bl	200048e0 <_vfprintf_r>
200047aa:	b003      	add	sp, #12
200047ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
200047b0:	b003      	add	sp, #12
200047b2:	4770      	bx	lr

200047b4 <_puts_r>:
200047b4:	b530      	push	{r4, r5, lr}
200047b6:	4604      	mov	r4, r0
200047b8:	b089      	sub	sp, #36	; 0x24
200047ba:	4608      	mov	r0, r1
200047bc:	460d      	mov	r5, r1
200047be:	f000 f851 	bl	20004864 <strlen>
200047c2:	f649 63a8 	movw	r3, #40616	; 0x9ea8
200047c6:	9501      	str	r5, [sp, #4]
200047c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200047cc:	9303      	str	r3, [sp, #12]
200047ce:	9002      	str	r0, [sp, #8]
200047d0:	1c43      	adds	r3, r0, #1
200047d2:	9307      	str	r3, [sp, #28]
200047d4:	2301      	movs	r3, #1
200047d6:	9304      	str	r3, [sp, #16]
200047d8:	ab01      	add	r3, sp, #4
200047da:	9305      	str	r3, [sp, #20]
200047dc:	2302      	movs	r3, #2
200047de:	9306      	str	r3, [sp, #24]
200047e0:	b10c      	cbz	r4, 200047e6 <_puts_r+0x32>
200047e2:	69a3      	ldr	r3, [r4, #24]
200047e4:	b1eb      	cbz	r3, 20004822 <_puts_r+0x6e>
200047e6:	f24a 133c 	movw	r3, #41276	; 0xa13c
200047ea:	4620      	mov	r0, r4
200047ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
200047f0:	681b      	ldr	r3, [r3, #0]
200047f2:	689b      	ldr	r3, [r3, #8]
200047f4:	899a      	ldrh	r2, [r3, #12]
200047f6:	f412 5f00 	tst.w	r2, #8192	; 0x2000
200047fa:	bf01      	itttt	eq
200047fc:	f442 5200 	orreq.w	r2, r2, #8192	; 0x2000
20004800:	819a      	strheq	r2, [r3, #12]
20004802:	6e59      	ldreq	r1, [r3, #100]	; 0x64
20004804:	f421 5200 	biceq.w	r2, r1, #8192	; 0x2000
20004808:	68a1      	ldr	r1, [r4, #8]
2000480a:	bf08      	it	eq
2000480c:	665a      	streq	r2, [r3, #100]	; 0x64
2000480e:	aa05      	add	r2, sp, #20
20004810:	f003 f82a 	bl	20007868 <__sfvwrite_r>
20004814:	2800      	cmp	r0, #0
20004816:	bf14      	ite	ne
20004818:	f04f 30ff 	movne.w	r0, #4294967295
2000481c:	200a      	moveq	r0, #10
2000481e:	b009      	add	sp, #36	; 0x24
20004820:	bd30      	pop	{r4, r5, pc}
20004822:	4620      	mov	r0, r4
20004824:	f002 febc 	bl	200075a0 <__sinit>
20004828:	e7dd      	b.n	200047e6 <_puts_r+0x32>
2000482a:	bf00      	nop

2000482c <puts>:
2000482c:	f24a 133c 	movw	r3, #41276	; 0xa13c
20004830:	4601      	mov	r1, r0
20004832:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004836:	6818      	ldr	r0, [r3, #0]
20004838:	e7bc      	b.n	200047b4 <_puts_r>
2000483a:	bf00      	nop

2000483c <_sbrk_r>:
2000483c:	b538      	push	{r3, r4, r5, lr}
2000483e:	f64a 0438 	movw	r4, #43064	; 0xa838
20004842:	f2c2 0400 	movt	r4, #8192	; 0x2000
20004846:	4605      	mov	r5, r0
20004848:	4608      	mov	r0, r1
2000484a:	2300      	movs	r3, #0
2000484c:	6023      	str	r3, [r4, #0]
2000484e:	f7fd f9b9 	bl	20001bc4 <_sbrk>
20004852:	f1b0 3fff 	cmp.w	r0, #4294967295
20004856:	d000      	beq.n	2000485a <_sbrk_r+0x1e>
20004858:	bd38      	pop	{r3, r4, r5, pc}
2000485a:	6823      	ldr	r3, [r4, #0]
2000485c:	2b00      	cmp	r3, #0
2000485e:	d0fb      	beq.n	20004858 <_sbrk_r+0x1c>
20004860:	602b      	str	r3, [r5, #0]
20004862:	bd38      	pop	{r3, r4, r5, pc}

20004864 <strlen>:
20004864:	f020 0103 	bic.w	r1, r0, #3
20004868:	f010 0003 	ands.w	r0, r0, #3
2000486c:	f1c0 0000 	rsb	r0, r0, #0
20004870:	f851 3b04 	ldr.w	r3, [r1], #4
20004874:	f100 0c04 	add.w	ip, r0, #4
20004878:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
2000487c:	f06f 0200 	mvn.w	r2, #0
20004880:	bf1c      	itt	ne
20004882:	fa22 f20c 	lsrne.w	r2, r2, ip
20004886:	4313      	orrne	r3, r2
20004888:	f04f 0c01 	mov.w	ip, #1
2000488c:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
20004890:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
20004894:	eba3 020c 	sub.w	r2, r3, ip
20004898:	ea22 0203 	bic.w	r2, r2, r3
2000489c:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
200048a0:	bf04      	itt	eq
200048a2:	f851 3b04 	ldreq.w	r3, [r1], #4
200048a6:	3004      	addeq	r0, #4
200048a8:	d0f4      	beq.n	20004894 <strlen+0x30>
200048aa:	f013 0fff 	tst.w	r3, #255	; 0xff
200048ae:	bf1f      	itttt	ne
200048b0:	3001      	addne	r0, #1
200048b2:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
200048b6:	3001      	addne	r0, #1
200048b8:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
200048bc:	bf18      	it	ne
200048be:	3001      	addne	r0, #1
200048c0:	4770      	bx	lr
200048c2:	bf00      	nop

200048c4 <__sprint_r>:
200048c4:	6893      	ldr	r3, [r2, #8]
200048c6:	b510      	push	{r4, lr}
200048c8:	4614      	mov	r4, r2
200048ca:	b913      	cbnz	r3, 200048d2 <__sprint_r+0xe>
200048cc:	6053      	str	r3, [r2, #4]
200048ce:	4618      	mov	r0, r3
200048d0:	bd10      	pop	{r4, pc}
200048d2:	f002 ffc9 	bl	20007868 <__sfvwrite_r>
200048d6:	2300      	movs	r3, #0
200048d8:	6063      	str	r3, [r4, #4]
200048da:	60a3      	str	r3, [r4, #8]
200048dc:	bd10      	pop	{r4, pc}
200048de:	bf00      	nop

200048e0 <_vfprintf_r>:
200048e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200048e4:	f5ad 6dae 	sub.w	sp, sp, #1392	; 0x570
200048e8:	b083      	sub	sp, #12
200048ea:	460e      	mov	r6, r1
200048ec:	4615      	mov	r5, r2
200048ee:	469a      	mov	sl, r3
200048f0:	4681      	mov	r9, r0
200048f2:	f003 f9a9 	bl	20007c48 <_localeconv_r>
200048f6:	6800      	ldr	r0, [r0, #0]
200048f8:	901d      	str	r0, [sp, #116]	; 0x74
200048fa:	f1b9 0f00 	cmp.w	r9, #0
200048fe:	d004      	beq.n	2000490a <_vfprintf_r+0x2a>
20004900:	f8d9 3018 	ldr.w	r3, [r9, #24]
20004904:	2b00      	cmp	r3, #0
20004906:	f000 815a 	beq.w	20004bbe <_vfprintf_r+0x2de>
2000490a:	f649 7320 	movw	r3, #40736	; 0x9f20
2000490e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004912:	429e      	cmp	r6, r3
20004914:	bf08      	it	eq
20004916:	f8d9 6004 	ldreq.w	r6, [r9, #4]
2000491a:	d010      	beq.n	2000493e <_vfprintf_r+0x5e>
2000491c:	f649 7340 	movw	r3, #40768	; 0x9f40
20004920:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004924:	429e      	cmp	r6, r3
20004926:	bf08      	it	eq
20004928:	f8d9 6008 	ldreq.w	r6, [r9, #8]
2000492c:	d007      	beq.n	2000493e <_vfprintf_r+0x5e>
2000492e:	f649 7360 	movw	r3, #40800	; 0x9f60
20004932:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004936:	429e      	cmp	r6, r3
20004938:	bf08      	it	eq
2000493a:	f8d9 600c 	ldreq.w	r6, [r9, #12]
2000493e:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
20004942:	fa1f f38c 	uxth.w	r3, ip
20004946:	f413 5f00 	tst.w	r3, #8192	; 0x2000
2000494a:	d109      	bne.n	20004960 <_vfprintf_r+0x80>
2000494c:	f44c 5c00 	orr.w	ip, ip, #8192	; 0x2000
20004950:	6e72      	ldr	r2, [r6, #100]	; 0x64
20004952:	f8a6 c00c 	strh.w	ip, [r6, #12]
20004956:	fa1f f38c 	uxth.w	r3, ip
2000495a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
2000495e:	6672      	str	r2, [r6, #100]	; 0x64
20004960:	f013 0f08 	tst.w	r3, #8
20004964:	f001 8301 	beq.w	20005f6a <_vfprintf_r+0x168a>
20004968:	6932      	ldr	r2, [r6, #16]
2000496a:	2a00      	cmp	r2, #0
2000496c:	f001 82fd 	beq.w	20005f6a <_vfprintf_r+0x168a>
20004970:	f003 031a 	and.w	r3, r3, #26
20004974:	2b0a      	cmp	r3, #10
20004976:	f000 80e0 	beq.w	20004b3a <_vfprintf_r+0x25a>
2000497a:	2200      	movs	r2, #0
2000497c:	9212      	str	r2, [sp, #72]	; 0x48
2000497e:	921a      	str	r2, [sp, #104]	; 0x68
20004980:	2300      	movs	r3, #0
20004982:	921c      	str	r2, [sp, #112]	; 0x70
20004984:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004988:	9211      	str	r2, [sp, #68]	; 0x44
2000498a:	3404      	adds	r4, #4
2000498c:	9219      	str	r2, [sp, #100]	; 0x64
2000498e:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
20004992:	931b      	str	r3, [sp, #108]	; 0x6c
20004994:	3204      	adds	r2, #4
20004996:	f50d 6390 	add.w	r3, sp, #1152	; 0x480
2000499a:	3228      	adds	r2, #40	; 0x28
2000499c:	3303      	adds	r3, #3
2000499e:	9218      	str	r2, [sp, #96]	; 0x60
200049a0:	9307      	str	r3, [sp, #28]
200049a2:	2300      	movs	r3, #0
200049a4:	f8cd 454c 	str.w	r4, [sp, #1356]	; 0x54c
200049a8:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200049ac:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
200049b0:	782b      	ldrb	r3, [r5, #0]
200049b2:	1e1a      	subs	r2, r3, #0
200049b4:	bf18      	it	ne
200049b6:	2201      	movne	r2, #1
200049b8:	2b25      	cmp	r3, #37	; 0x25
200049ba:	bf0c      	ite	eq
200049bc:	2200      	moveq	r2, #0
200049be:	f002 0201 	andne.w	r2, r2, #1
200049c2:	b332      	cbz	r2, 20004a12 <_vfprintf_r+0x132>
200049c4:	462f      	mov	r7, r5
200049c6:	f817 3f01 	ldrb.w	r3, [r7, #1]!
200049ca:	1e1a      	subs	r2, r3, #0
200049cc:	bf18      	it	ne
200049ce:	2201      	movne	r2, #1
200049d0:	2b25      	cmp	r3, #37	; 0x25
200049d2:	bf0c      	ite	eq
200049d4:	2200      	moveq	r2, #0
200049d6:	f002 0201 	andne.w	r2, r2, #1
200049da:	2a00      	cmp	r2, #0
200049dc:	d1f3      	bne.n	200049c6 <_vfprintf_r+0xe6>
200049de:	ebb7 0805 	subs.w	r8, r7, r5
200049e2:	bf08      	it	eq
200049e4:	463d      	moveq	r5, r7
200049e6:	d014      	beq.n	20004a12 <_vfprintf_r+0x132>
200049e8:	f8c4 8004 	str.w	r8, [r4, #4]
200049ec:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200049f0:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200049f4:	3301      	adds	r3, #1
200049f6:	6025      	str	r5, [r4, #0]
200049f8:	2b07      	cmp	r3, #7
200049fa:	4442      	add	r2, r8
200049fc:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004a00:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004a04:	dc78      	bgt.n	20004af8 <_vfprintf_r+0x218>
20004a06:	3408      	adds	r4, #8
20004a08:	9811      	ldr	r0, [sp, #68]	; 0x44
20004a0a:	463d      	mov	r5, r7
20004a0c:	4440      	add	r0, r8
20004a0e:	9011      	str	r0, [sp, #68]	; 0x44
20004a10:	783b      	ldrb	r3, [r7, #0]
20004a12:	2b00      	cmp	r3, #0
20004a14:	d07c      	beq.n	20004b10 <_vfprintf_r+0x230>
20004a16:	1c6b      	adds	r3, r5, #1
20004a18:	f04f 37ff 	mov.w	r7, #4294967295
20004a1c:	202b      	movs	r0, #43	; 0x2b
20004a1e:	f04f 0c20 	mov.w	ip, #32
20004a22:	2100      	movs	r1, #0
20004a24:	f04f 0200 	mov.w	r2, #0
20004a28:	910f      	str	r1, [sp, #60]	; 0x3c
20004a2a:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
20004a2e:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
20004a32:	786a      	ldrb	r2, [r5, #1]
20004a34:	910a      	str	r1, [sp, #40]	; 0x28
20004a36:	1c5d      	adds	r5, r3, #1
20004a38:	f1a2 0320 	sub.w	r3, r2, #32
20004a3c:	2b58      	cmp	r3, #88	; 0x58
20004a3e:	f200 8286 	bhi.w	20004f4e <_vfprintf_r+0x66e>
20004a42:	e8df f013 	tbh	[pc, r3, lsl #1]
20004a46:	0298      	.short	0x0298
20004a48:	02840284 	.word	0x02840284
20004a4c:	028402a4 	.word	0x028402a4
20004a50:	02840284 	.word	0x02840284
20004a54:	02840284 	.word	0x02840284
20004a58:	02ad0284 	.word	0x02ad0284
20004a5c:	028402ba 	.word	0x028402ba
20004a60:	02ca02c1 	.word	0x02ca02c1
20004a64:	02e70284 	.word	0x02e70284
20004a68:	02f002f0 	.word	0x02f002f0
20004a6c:	02f002f0 	.word	0x02f002f0
20004a70:	02f002f0 	.word	0x02f002f0
20004a74:	02f002f0 	.word	0x02f002f0
20004a78:	028402f0 	.word	0x028402f0
20004a7c:	02840284 	.word	0x02840284
20004a80:	02840284 	.word	0x02840284
20004a84:	02840284 	.word	0x02840284
20004a88:	02840284 	.word	0x02840284
20004a8c:	03040284 	.word	0x03040284
20004a90:	02840326 	.word	0x02840326
20004a94:	02840326 	.word	0x02840326
20004a98:	02840284 	.word	0x02840284
20004a9c:	036a0284 	.word	0x036a0284
20004aa0:	02840284 	.word	0x02840284
20004aa4:	02840481 	.word	0x02840481
20004aa8:	02840284 	.word	0x02840284
20004aac:	02840284 	.word	0x02840284
20004ab0:	02840414 	.word	0x02840414
20004ab4:	042f0284 	.word	0x042f0284
20004ab8:	02840284 	.word	0x02840284
20004abc:	02840284 	.word	0x02840284
20004ac0:	02840284 	.word	0x02840284
20004ac4:	02840284 	.word	0x02840284
20004ac8:	02840284 	.word	0x02840284
20004acc:	0465044f 	.word	0x0465044f
20004ad0:	03260326 	.word	0x03260326
20004ad4:	03730326 	.word	0x03730326
20004ad8:	02840465 	.word	0x02840465
20004adc:	03790284 	.word	0x03790284
20004ae0:	03850284 	.word	0x03850284
20004ae4:	03ad0396 	.word	0x03ad0396
20004ae8:	0284040a 	.word	0x0284040a
20004aec:	028403cc 	.word	0x028403cc
20004af0:	028403f4 	.word	0x028403f4
20004af4:	00c00284 	.word	0x00c00284
20004af8:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004afc:	4648      	mov	r0, r9
20004afe:	4631      	mov	r1, r6
20004b00:	320c      	adds	r2, #12
20004b02:	f7ff fedf 	bl	200048c4 <__sprint_r>
20004b06:	b958      	cbnz	r0, 20004b20 <_vfprintf_r+0x240>
20004b08:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004b0c:	3404      	adds	r4, #4
20004b0e:	e77b      	b.n	20004a08 <_vfprintf_r+0x128>
20004b10:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20004b14:	2b00      	cmp	r3, #0
20004b16:	f041 8192 	bne.w	20005e3e <_vfprintf_r+0x155e>
20004b1a:	2300      	movs	r3, #0
20004b1c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004b20:	89b3      	ldrh	r3, [r6, #12]
20004b22:	f013 0f40 	tst.w	r3, #64	; 0x40
20004b26:	d002      	beq.n	20004b2e <_vfprintf_r+0x24e>
20004b28:	f04f 30ff 	mov.w	r0, #4294967295
20004b2c:	9011      	str	r0, [sp, #68]	; 0x44
20004b2e:	9811      	ldr	r0, [sp, #68]	; 0x44
20004b30:	b05f      	add	sp, #380	; 0x17c
20004b32:	f50d 6d80 	add.w	sp, sp, #1024	; 0x400
20004b36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20004b3a:	f9b6 300e 	ldrsh.w	r3, [r6, #14]
20004b3e:	2b00      	cmp	r3, #0
20004b40:	f6ff af1b 	blt.w	2000497a <_vfprintf_r+0x9a>
20004b44:	6a37      	ldr	r7, [r6, #32]
20004b46:	f02c 0c02 	bic.w	ip, ip, #2
20004b4a:	f8d6 e028 	ldr.w	lr, [r6, #40]	; 0x28
20004b4e:	f50d 648e 	add.w	r4, sp, #1136	; 0x470
20004b52:	f8ad c488 	strh.w	ip, [sp, #1160]	; 0x488
20004b56:	340c      	adds	r4, #12
20004b58:	f8b6 c00e 	ldrh.w	ip, [r6, #14]
20004b5c:	462a      	mov	r2, r5
20004b5e:	4653      	mov	r3, sl
20004b60:	4648      	mov	r0, r9
20004b62:	4621      	mov	r1, r4
20004b64:	ad1f      	add	r5, sp, #124	; 0x7c
20004b66:	f8cd 749c 	str.w	r7, [sp, #1180]	; 0x49c
20004b6a:	2700      	movs	r7, #0
20004b6c:	f8cd 548c 	str.w	r5, [sp, #1164]	; 0x48c
20004b70:	f8cd 547c 	str.w	r5, [sp, #1148]	; 0x47c
20004b74:	f44f 6580 	mov.w	r5, #1024	; 0x400
20004b78:	f8cd e4a4 	str.w	lr, [sp, #1188]	; 0x4a4
20004b7c:	f8ad c48a 	strh.w	ip, [sp, #1162]	; 0x48a
20004b80:	f8cd 5490 	str.w	r5, [sp, #1168]	; 0x490
20004b84:	f8cd 7494 	str.w	r7, [sp, #1172]	; 0x494
20004b88:	f8cd 5484 	str.w	r5, [sp, #1156]	; 0x484
20004b8c:	f7ff fea8 	bl	200048e0 <_vfprintf_r>
20004b90:	2800      	cmp	r0, #0
20004b92:	9011      	str	r0, [sp, #68]	; 0x44
20004b94:	db09      	blt.n	20004baa <_vfprintf_r+0x2ca>
20004b96:	4621      	mov	r1, r4
20004b98:	4648      	mov	r0, r9
20004b9a:	f002 fb91 	bl	200072c0 <_fflush_r>
20004b9e:	9911      	ldr	r1, [sp, #68]	; 0x44
20004ba0:	42b8      	cmp	r0, r7
20004ba2:	bf18      	it	ne
20004ba4:	f04f 31ff 	movne.w	r1, #4294967295
20004ba8:	9111      	str	r1, [sp, #68]	; 0x44
20004baa:	f8bd 3488 	ldrh.w	r3, [sp, #1160]	; 0x488
20004bae:	f013 0f40 	tst.w	r3, #64	; 0x40
20004bb2:	d0bc      	beq.n	20004b2e <_vfprintf_r+0x24e>
20004bb4:	89b3      	ldrh	r3, [r6, #12]
20004bb6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20004bba:	81b3      	strh	r3, [r6, #12]
20004bbc:	e7b7      	b.n	20004b2e <_vfprintf_r+0x24e>
20004bbe:	4648      	mov	r0, r9
20004bc0:	f002 fcee 	bl	200075a0 <__sinit>
20004bc4:	e6a1      	b.n	2000490a <_vfprintf_r+0x2a>
20004bc6:	980a      	ldr	r0, [sp, #40]	; 0x28
20004bc8:	f649 6cf0 	movw	ip, #40688	; 0x9ef0
20004bcc:	f2c2 0c00 	movt	ip, #8192	; 0x2000
20004bd0:	9216      	str	r2, [sp, #88]	; 0x58
20004bd2:	f010 0f20 	tst.w	r0, #32
20004bd6:	f8cd c064 	str.w	ip, [sp, #100]	; 0x64
20004bda:	f000 836e 	beq.w	200052ba <_vfprintf_r+0x9da>
20004bde:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004be0:	1dcb      	adds	r3, r1, #7
20004be2:	f023 0307 	bic.w	r3, r3, #7
20004be6:	f103 0208 	add.w	r2, r3, #8
20004bea:	920b      	str	r2, [sp, #44]	; 0x2c
20004bec:	e9d3 ab00 	ldrd	sl, fp, [r3]
20004bf0:	ea5a 020b 	orrs.w	r2, sl, fp
20004bf4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004bf6:	bf0c      	ite	eq
20004bf8:	2200      	moveq	r2, #0
20004bfa:	2201      	movne	r2, #1
20004bfc:	4213      	tst	r3, r2
20004bfe:	f040 866b 	bne.w	200058d8 <_vfprintf_r+0xff8>
20004c02:	2302      	movs	r3, #2
20004c04:	f04f 0100 	mov.w	r1, #0
20004c08:	f88d 1577 	strb.w	r1, [sp, #1399]	; 0x577
20004c0c:	2f00      	cmp	r7, #0
20004c0e:	bfa2      	ittt	ge
20004c10:	f8dd c028 	ldrge.w	ip, [sp, #40]	; 0x28
20004c14:	f02c 0c80 	bicge.w	ip, ip, #128	; 0x80
20004c18:	f8cd c028 	strge.w	ip, [sp, #40]	; 0x28
20004c1c:	2f00      	cmp	r7, #0
20004c1e:	bf18      	it	ne
20004c20:	f042 0201 	orrne.w	r2, r2, #1
20004c24:	2a00      	cmp	r2, #0
20004c26:	f000 841e 	beq.w	20005466 <_vfprintf_r+0xb86>
20004c2a:	2b01      	cmp	r3, #1
20004c2c:	f000 85de 	beq.w	200057ec <_vfprintf_r+0xf0c>
20004c30:	2b02      	cmp	r3, #2
20004c32:	f000 85c1 	beq.w	200057b8 <_vfprintf_r+0xed8>
20004c36:	9918      	ldr	r1, [sp, #96]	; 0x60
20004c38:	9113      	str	r1, [sp, #76]	; 0x4c
20004c3a:	ea4f 08da 	mov.w	r8, sl, lsr #3
20004c3e:	ea4f 0cdb 	mov.w	ip, fp, lsr #3
20004c42:	ea48 784b 	orr.w	r8, r8, fp, lsl #29
20004c46:	f00a 0007 	and.w	r0, sl, #7
20004c4a:	46e3      	mov	fp, ip
20004c4c:	46c2      	mov	sl, r8
20004c4e:	3030      	adds	r0, #48	; 0x30
20004c50:	ea5a 020b 	orrs.w	r2, sl, fp
20004c54:	f801 0d01 	strb.w	r0, [r1, #-1]!
20004c58:	d1ef      	bne.n	20004c3a <_vfprintf_r+0x35a>
20004c5a:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20004c5e:	9113      	str	r1, [sp, #76]	; 0x4c
20004c60:	f01c 0f01 	tst.w	ip, #1
20004c64:	f040 868c 	bne.w	20005980 <_vfprintf_r+0x10a0>
20004c68:	9818      	ldr	r0, [sp, #96]	; 0x60
20004c6a:	1a40      	subs	r0, r0, r1
20004c6c:	9010      	str	r0, [sp, #64]	; 0x40
20004c6e:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20004c72:	9a10      	ldr	r2, [sp, #64]	; 0x40
20004c74:	9717      	str	r7, [sp, #92]	; 0x5c
20004c76:	42ba      	cmp	r2, r7
20004c78:	bfb8      	it	lt
20004c7a:	463a      	movlt	r2, r7
20004c7c:	920c      	str	r2, [sp, #48]	; 0x30
20004c7e:	b113      	cbz	r3, 20004c86 <_vfprintf_r+0x3a6>
20004c80:	9a0c      	ldr	r2, [sp, #48]	; 0x30
20004c82:	3201      	adds	r2, #1
20004c84:	920c      	str	r2, [sp, #48]	; 0x30
20004c86:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004c88:	980a      	ldr	r0, [sp, #40]	; 0x28
20004c8a:	f013 0302 	ands.w	r3, r3, #2
20004c8e:	9315      	str	r3, [sp, #84]	; 0x54
20004c90:	bf1e      	ittt	ne
20004c92:	f8dd c030 	ldrne.w	ip, [sp, #48]	; 0x30
20004c96:	f10c 0c02 	addne.w	ip, ip, #2
20004c9a:	f8cd c030 	strne.w	ip, [sp, #48]	; 0x30
20004c9e:	f010 0084 	ands.w	r0, r0, #132	; 0x84
20004ca2:	9014      	str	r0, [sp, #80]	; 0x50
20004ca4:	d14d      	bne.n	20004d42 <_vfprintf_r+0x462>
20004ca6:	990f      	ldr	r1, [sp, #60]	; 0x3c
20004ca8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
20004caa:	1a8f      	subs	r7, r1, r2
20004cac:	2f00      	cmp	r7, #0
20004cae:	dd48      	ble.n	20004d42 <_vfprintf_r+0x462>
20004cb0:	2f10      	cmp	r7, #16
20004cb2:	f649 68ac 	movw	r8, #40620	; 0x9eac
20004cb6:	bfd8      	it	le
20004cb8:	f2c2 0800 	movtle	r8, #8192	; 0x2000
20004cbc:	dd30      	ble.n	20004d20 <_vfprintf_r+0x440>
20004cbe:	f2c2 0800 	movt	r8, #8192	; 0x2000
20004cc2:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
20004cc6:	4643      	mov	r3, r8
20004cc8:	f04f 0a10 	mov.w	sl, #16
20004ccc:	46a8      	mov	r8, r5
20004cce:	f10b 0b0c 	add.w	fp, fp, #12
20004cd2:	461d      	mov	r5, r3
20004cd4:	e002      	b.n	20004cdc <_vfprintf_r+0x3fc>
20004cd6:	3f10      	subs	r7, #16
20004cd8:	2f10      	cmp	r7, #16
20004cda:	dd1e      	ble.n	20004d1a <_vfprintf_r+0x43a>
20004cdc:	f8c4 a004 	str.w	sl, [r4, #4]
20004ce0:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004ce4:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004ce8:	3301      	adds	r3, #1
20004cea:	6025      	str	r5, [r4, #0]
20004cec:	3210      	adds	r2, #16
20004cee:	2b07      	cmp	r3, #7
20004cf0:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004cf4:	f104 0408 	add.w	r4, r4, #8
20004cf8:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004cfc:	ddeb      	ble.n	20004cd6 <_vfprintf_r+0x3f6>
20004cfe:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004d02:	4648      	mov	r0, r9
20004d04:	4631      	mov	r1, r6
20004d06:	465a      	mov	r2, fp
20004d08:	3404      	adds	r4, #4
20004d0a:	f7ff fddb 	bl	200048c4 <__sprint_r>
20004d0e:	2800      	cmp	r0, #0
20004d10:	f47f af06 	bne.w	20004b20 <_vfprintf_r+0x240>
20004d14:	3f10      	subs	r7, #16
20004d16:	2f10      	cmp	r7, #16
20004d18:	dce0      	bgt.n	20004cdc <_vfprintf_r+0x3fc>
20004d1a:	462b      	mov	r3, r5
20004d1c:	4645      	mov	r5, r8
20004d1e:	4698      	mov	r8, r3
20004d20:	6067      	str	r7, [r4, #4]
20004d22:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004d26:	f8c4 8000 	str.w	r8, [r4]
20004d2a:	1c5a      	adds	r2, r3, #1
20004d2c:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20004d30:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004d34:	19db      	adds	r3, r3, r7
20004d36:	2a07      	cmp	r2, #7
20004d38:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20004d3c:	f300 858a 	bgt.w	20005854 <_vfprintf_r+0xf74>
20004d40:	3408      	adds	r4, #8
20004d42:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20004d46:	b19b      	cbz	r3, 20004d70 <_vfprintf_r+0x490>
20004d48:	2301      	movs	r3, #1
20004d4a:	6063      	str	r3, [r4, #4]
20004d4c:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004d50:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
20004d54:	3207      	adds	r2, #7
20004d56:	6022      	str	r2, [r4, #0]
20004d58:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004d5c:	3301      	adds	r3, #1
20004d5e:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004d62:	3201      	adds	r2, #1
20004d64:	2b07      	cmp	r3, #7
20004d66:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004d6a:	f300 84b6 	bgt.w	200056da <_vfprintf_r+0xdfa>
20004d6e:	3408      	adds	r4, #8
20004d70:	9b15      	ldr	r3, [sp, #84]	; 0x54
20004d72:	b19b      	cbz	r3, 20004d9c <_vfprintf_r+0x4bc>
20004d74:	2302      	movs	r3, #2
20004d76:	6063      	str	r3, [r4, #4]
20004d78:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004d7c:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
20004d80:	3204      	adds	r2, #4
20004d82:	6022      	str	r2, [r4, #0]
20004d84:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004d88:	3301      	adds	r3, #1
20004d8a:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004d8e:	3202      	adds	r2, #2
20004d90:	2b07      	cmp	r3, #7
20004d92:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004d96:	f300 84af 	bgt.w	200056f8 <_vfprintf_r+0xe18>
20004d9a:	3408      	adds	r4, #8
20004d9c:	f8dd c050 	ldr.w	ip, [sp, #80]	; 0x50
20004da0:	f1bc 0f80 	cmp.w	ip, #128	; 0x80
20004da4:	f000 8376 	beq.w	20005494 <_vfprintf_r+0xbb4>
20004da8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
20004daa:	9a10      	ldr	r2, [sp, #64]	; 0x40
20004dac:	1a9f      	subs	r7, r3, r2
20004dae:	2f00      	cmp	r7, #0
20004db0:	dd43      	ble.n	20004e3a <_vfprintf_r+0x55a>
20004db2:	2f10      	cmp	r7, #16
20004db4:	f8df 8b8c 	ldr.w	r8, [pc, #2956]	; 20005944 <_vfprintf_r+0x1064>
20004db8:	dd2e      	ble.n	20004e18 <_vfprintf_r+0x538>
20004dba:	4643      	mov	r3, r8
20004dbc:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
20004dc0:	46a8      	mov	r8, r5
20004dc2:	f04f 0a10 	mov.w	sl, #16
20004dc6:	f10b 0b0c 	add.w	fp, fp, #12
20004dca:	461d      	mov	r5, r3
20004dcc:	e002      	b.n	20004dd4 <_vfprintf_r+0x4f4>
20004dce:	3f10      	subs	r7, #16
20004dd0:	2f10      	cmp	r7, #16
20004dd2:	dd1e      	ble.n	20004e12 <_vfprintf_r+0x532>
20004dd4:	f8c4 a004 	str.w	sl, [r4, #4]
20004dd8:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004ddc:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004de0:	3301      	adds	r3, #1
20004de2:	6025      	str	r5, [r4, #0]
20004de4:	3210      	adds	r2, #16
20004de6:	2b07      	cmp	r3, #7
20004de8:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004dec:	f104 0408 	add.w	r4, r4, #8
20004df0:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004df4:	ddeb      	ble.n	20004dce <_vfprintf_r+0x4ee>
20004df6:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004dfa:	4648      	mov	r0, r9
20004dfc:	4631      	mov	r1, r6
20004dfe:	465a      	mov	r2, fp
20004e00:	3404      	adds	r4, #4
20004e02:	f7ff fd5f 	bl	200048c4 <__sprint_r>
20004e06:	2800      	cmp	r0, #0
20004e08:	f47f ae8a 	bne.w	20004b20 <_vfprintf_r+0x240>
20004e0c:	3f10      	subs	r7, #16
20004e0e:	2f10      	cmp	r7, #16
20004e10:	dce0      	bgt.n	20004dd4 <_vfprintf_r+0x4f4>
20004e12:	462b      	mov	r3, r5
20004e14:	4645      	mov	r5, r8
20004e16:	4698      	mov	r8, r3
20004e18:	6067      	str	r7, [r4, #4]
20004e1a:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004e1e:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004e22:	3301      	adds	r3, #1
20004e24:	f8c4 8000 	str.w	r8, [r4]
20004e28:	19d2      	adds	r2, r2, r7
20004e2a:	2b07      	cmp	r3, #7
20004e2c:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004e30:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004e34:	f300 8442 	bgt.w	200056bc <_vfprintf_r+0xddc>
20004e38:	3408      	adds	r4, #8
20004e3a:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20004e3e:	f41c 7f80 	tst.w	ip, #256	; 0x100
20004e42:	f040 829d 	bne.w	20005380 <_vfprintf_r+0xaa0>
20004e46:	9810      	ldr	r0, [sp, #64]	; 0x40
20004e48:	9913      	ldr	r1, [sp, #76]	; 0x4c
20004e4a:	6060      	str	r0, [r4, #4]
20004e4c:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004e50:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004e54:	3301      	adds	r3, #1
20004e56:	6021      	str	r1, [r4, #0]
20004e58:	1812      	adds	r2, r2, r0
20004e5a:	2b07      	cmp	r3, #7
20004e5c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004e60:	bfd8      	it	le
20004e62:	f104 0308 	addle.w	r3, r4, #8
20004e66:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004e6a:	f300 839b 	bgt.w	200055a4 <_vfprintf_r+0xcc4>
20004e6e:	990a      	ldr	r1, [sp, #40]	; 0x28
20004e70:	f011 0f04 	tst.w	r1, #4
20004e74:	d055      	beq.n	20004f22 <_vfprintf_r+0x642>
20004e76:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20004e78:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
20004e7c:	ebcc 0702 	rsb	r7, ip, r2
20004e80:	2f00      	cmp	r7, #0
20004e82:	dd4e      	ble.n	20004f22 <_vfprintf_r+0x642>
20004e84:	2f10      	cmp	r7, #16
20004e86:	f649 68ac 	movw	r8, #40620	; 0x9eac
20004e8a:	bfd8      	it	le
20004e8c:	f2c2 0800 	movtle	r8, #8192	; 0x2000
20004e90:	dd2e      	ble.n	20004ef0 <_vfprintf_r+0x610>
20004e92:	f2c2 0800 	movt	r8, #8192	; 0x2000
20004e96:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
20004e9a:	4642      	mov	r2, r8
20004e9c:	2410      	movs	r4, #16
20004e9e:	46a8      	mov	r8, r5
20004ea0:	f10a 0a0c 	add.w	sl, sl, #12
20004ea4:	4615      	mov	r5, r2
20004ea6:	e002      	b.n	20004eae <_vfprintf_r+0x5ce>
20004ea8:	3f10      	subs	r7, #16
20004eaa:	2f10      	cmp	r7, #16
20004eac:	dd1d      	ble.n	20004eea <_vfprintf_r+0x60a>
20004eae:	605c      	str	r4, [r3, #4]
20004eb0:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20004eb4:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20004eb8:	3201      	adds	r2, #1
20004eba:	601d      	str	r5, [r3, #0]
20004ebc:	3110      	adds	r1, #16
20004ebe:	2a07      	cmp	r2, #7
20004ec0:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20004ec4:	f103 0308 	add.w	r3, r3, #8
20004ec8:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004ecc:	ddec      	ble.n	20004ea8 <_vfprintf_r+0x5c8>
20004ece:	4648      	mov	r0, r9
20004ed0:	4631      	mov	r1, r6
20004ed2:	4652      	mov	r2, sl
20004ed4:	f7ff fcf6 	bl	200048c4 <__sprint_r>
20004ed8:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20004edc:	3304      	adds	r3, #4
20004ede:	2800      	cmp	r0, #0
20004ee0:	f47f ae1e 	bne.w	20004b20 <_vfprintf_r+0x240>
20004ee4:	3f10      	subs	r7, #16
20004ee6:	2f10      	cmp	r7, #16
20004ee8:	dce1      	bgt.n	20004eae <_vfprintf_r+0x5ce>
20004eea:	462a      	mov	r2, r5
20004eec:	4645      	mov	r5, r8
20004eee:	4690      	mov	r8, r2
20004ef0:	605f      	str	r7, [r3, #4]
20004ef2:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20004ef6:	f8c3 8000 	str.w	r8, [r3]
20004efa:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20004efe:	3201      	adds	r2, #1
20004f00:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004f04:	18fb      	adds	r3, r7, r3
20004f06:	2a07      	cmp	r2, #7
20004f08:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20004f0c:	dd0b      	ble.n	20004f26 <_vfprintf_r+0x646>
20004f0e:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004f12:	4648      	mov	r0, r9
20004f14:	4631      	mov	r1, r6
20004f16:	320c      	adds	r2, #12
20004f18:	f7ff fcd4 	bl	200048c4 <__sprint_r>
20004f1c:	2800      	cmp	r0, #0
20004f1e:	f47f adff 	bne.w	20004b20 <_vfprintf_r+0x240>
20004f22:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20004f26:	9811      	ldr	r0, [sp, #68]	; 0x44
20004f28:	9a0c      	ldr	r2, [sp, #48]	; 0x30
20004f2a:	990f      	ldr	r1, [sp, #60]	; 0x3c
20004f2c:	428a      	cmp	r2, r1
20004f2e:	bfac      	ite	ge
20004f30:	1880      	addge	r0, r0, r2
20004f32:	1840      	addlt	r0, r0, r1
20004f34:	9011      	str	r0, [sp, #68]	; 0x44
20004f36:	2b00      	cmp	r3, #0
20004f38:	f040 8342 	bne.w	200055c0 <_vfprintf_r+0xce0>
20004f3c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004f40:	2300      	movs	r3, #0
20004f42:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
20004f46:	3404      	adds	r4, #4
20004f48:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004f4c:	e530      	b.n	200049b0 <_vfprintf_r+0xd0>
20004f4e:	9216      	str	r2, [sp, #88]	; 0x58
20004f50:	2a00      	cmp	r2, #0
20004f52:	f43f addd 	beq.w	20004b10 <_vfprintf_r+0x230>
20004f56:	f50d 60a4 	add.w	r0, sp, #1312	; 0x520
20004f5a:	2301      	movs	r3, #1
20004f5c:	f04f 0c00 	mov.w	ip, #0
20004f60:	3004      	adds	r0, #4
20004f62:	930c      	str	r3, [sp, #48]	; 0x30
20004f64:	f88d 2524 	strb.w	r2, [sp, #1316]	; 0x524
20004f68:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
20004f6c:	9013      	str	r0, [sp, #76]	; 0x4c
20004f6e:	9310      	str	r3, [sp, #64]	; 0x40
20004f70:	2100      	movs	r1, #0
20004f72:	9117      	str	r1, [sp, #92]	; 0x5c
20004f74:	e687      	b.n	20004c86 <_vfprintf_r+0x3a6>
20004f76:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20004f7a:	2b00      	cmp	r3, #0
20004f7c:	f040 852b 	bne.w	200059d6 <_vfprintf_r+0x10f6>
20004f80:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004f82:	462b      	mov	r3, r5
20004f84:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
20004f88:	782a      	ldrb	r2, [r5, #0]
20004f8a:	910b      	str	r1, [sp, #44]	; 0x2c
20004f8c:	e553      	b.n	20004a36 <_vfprintf_r+0x156>
20004f8e:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004f90:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004f92:	f043 0301 	orr.w	r3, r3, #1
20004f96:	930a      	str	r3, [sp, #40]	; 0x28
20004f98:	462b      	mov	r3, r5
20004f9a:	782a      	ldrb	r2, [r5, #0]
20004f9c:	910b      	str	r1, [sp, #44]	; 0x2c
20004f9e:	e54a      	b.n	20004a36 <_vfprintf_r+0x156>
20004fa0:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004fa2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20004fa4:	6809      	ldr	r1, [r1, #0]
20004fa6:	910f      	str	r1, [sp, #60]	; 0x3c
20004fa8:	1d11      	adds	r1, r2, #4
20004faa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
20004fac:	2b00      	cmp	r3, #0
20004fae:	f2c0 8780 	blt.w	20005eb2 <_vfprintf_r+0x15d2>
20004fb2:	782a      	ldrb	r2, [r5, #0]
20004fb4:	462b      	mov	r3, r5
20004fb6:	910b      	str	r1, [sp, #44]	; 0x2c
20004fb8:	e53d      	b.n	20004a36 <_vfprintf_r+0x156>
20004fba:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004fbc:	462b      	mov	r3, r5
20004fbe:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
20004fc2:	782a      	ldrb	r2, [r5, #0]
20004fc4:	910b      	str	r1, [sp, #44]	; 0x2c
20004fc6:	e536      	b.n	20004a36 <_vfprintf_r+0x156>
20004fc8:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004fca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004fcc:	f043 0304 	orr.w	r3, r3, #4
20004fd0:	930a      	str	r3, [sp, #40]	; 0x28
20004fd2:	462b      	mov	r3, r5
20004fd4:	782a      	ldrb	r2, [r5, #0]
20004fd6:	910b      	str	r1, [sp, #44]	; 0x2c
20004fd8:	e52d      	b.n	20004a36 <_vfprintf_r+0x156>
20004fda:	462b      	mov	r3, r5
20004fdc:	f813 2b01 	ldrb.w	r2, [r3], #1
20004fe0:	2a2a      	cmp	r2, #42	; 0x2a
20004fe2:	f001 80cd 	beq.w	20006180 <_vfprintf_r+0x18a0>
20004fe6:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20004fea:	2909      	cmp	r1, #9
20004fec:	f201 8037 	bhi.w	2000605e <_vfprintf_r+0x177e>
20004ff0:	3502      	adds	r5, #2
20004ff2:	2700      	movs	r7, #0
20004ff4:	f815 2c01 	ldrb.w	r2, [r5, #-1]
20004ff8:	eb07 0787 	add.w	r7, r7, r7, lsl #2
20004ffc:	462b      	mov	r3, r5
20004ffe:	3501      	adds	r5, #1
20005000:	eb01 0747 	add.w	r7, r1, r7, lsl #1
20005004:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20005008:	2909      	cmp	r1, #9
2000500a:	d9f3      	bls.n	20004ff4 <_vfprintf_r+0x714>
2000500c:	ea47 77e7 	orr.w	r7, r7, r7, asr #31
20005010:	461d      	mov	r5, r3
20005012:	e511      	b.n	20004a38 <_vfprintf_r+0x158>
20005014:	990b      	ldr	r1, [sp, #44]	; 0x2c
20005016:	462b      	mov	r3, r5
20005018:	9a0a      	ldr	r2, [sp, #40]	; 0x28
2000501a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
2000501e:	920a      	str	r2, [sp, #40]	; 0x28
20005020:	782a      	ldrb	r2, [r5, #0]
20005022:	910b      	str	r1, [sp, #44]	; 0x2c
20005024:	e507      	b.n	20004a36 <_vfprintf_r+0x156>
20005026:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
2000502a:	f04f 0800 	mov.w	r8, #0
2000502e:	462b      	mov	r3, r5
20005030:	eb08 0888 	add.w	r8, r8, r8, lsl #2
20005034:	f813 2b01 	ldrb.w	r2, [r3], #1
20005038:	eb01 0848 	add.w	r8, r1, r8, lsl #1
2000503c:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20005040:	461d      	mov	r5, r3
20005042:	2909      	cmp	r1, #9
20005044:	d9f3      	bls.n	2000502e <_vfprintf_r+0x74e>
20005046:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
2000504a:	461d      	mov	r5, r3
2000504c:	e4f4      	b.n	20004a38 <_vfprintf_r+0x158>
2000504e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20005050:	9216      	str	r2, [sp, #88]	; 0x58
20005052:	f043 0310 	orr.w	r3, r3, #16
20005056:	930a      	str	r3, [sp, #40]	; 0x28
20005058:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
2000505c:	f01c 0f20 	tst.w	ip, #32
20005060:	f000 815d 	beq.w	2000531e <_vfprintf_r+0xa3e>
20005064:	980b      	ldr	r0, [sp, #44]	; 0x2c
20005066:	1dc3      	adds	r3, r0, #7
20005068:	f023 0307 	bic.w	r3, r3, #7
2000506c:	f103 0108 	add.w	r1, r3, #8
20005070:	910b      	str	r1, [sp, #44]	; 0x2c
20005072:	e9d3 ab00 	ldrd	sl, fp, [r3]
20005076:	f1ba 0f00 	cmp.w	sl, #0
2000507a:	f17b 0200 	sbcs.w	r2, fp, #0
2000507e:	f2c0 849b 	blt.w	200059b8 <_vfprintf_r+0x10d8>
20005082:	ea5a 030b 	orrs.w	r3, sl, fp
20005086:	f04f 0301 	mov.w	r3, #1
2000508a:	bf0c      	ite	eq
2000508c:	2200      	moveq	r2, #0
2000508e:	2201      	movne	r2, #1
20005090:	e5bc      	b.n	20004c0c <_vfprintf_r+0x32c>
20005092:	980a      	ldr	r0, [sp, #40]	; 0x28
20005094:	9216      	str	r2, [sp, #88]	; 0x58
20005096:	f010 0f08 	tst.w	r0, #8
2000509a:	f000 84ed 	beq.w	20005a78 <_vfprintf_r+0x1198>
2000509e:	990b      	ldr	r1, [sp, #44]	; 0x2c
200050a0:	1dcb      	adds	r3, r1, #7
200050a2:	f023 0307 	bic.w	r3, r3, #7
200050a6:	f103 0208 	add.w	r2, r3, #8
200050aa:	920b      	str	r2, [sp, #44]	; 0x2c
200050ac:	f8d3 8004 	ldr.w	r8, [r3, #4]
200050b0:	f8d3 a000 	ldr.w	sl, [r3]
200050b4:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
200050b8:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
200050bc:	4650      	mov	r0, sl
200050be:	4641      	mov	r1, r8
200050c0:	f003 fd80 	bl	20008bc4 <__isinfd>
200050c4:	4683      	mov	fp, r0
200050c6:	2800      	cmp	r0, #0
200050c8:	f000 8599 	beq.w	20005bfe <_vfprintf_r+0x131e>
200050cc:	4650      	mov	r0, sl
200050ce:	2200      	movs	r2, #0
200050d0:	2300      	movs	r3, #0
200050d2:	4641      	mov	r1, r8
200050d4:	f004 f96a 	bl	200093ac <__aeabi_dcmplt>
200050d8:	2800      	cmp	r0, #0
200050da:	f040 850b 	bne.w	20005af4 <_vfprintf_r+0x1214>
200050de:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
200050e2:	f649 61e4 	movw	r1, #40676	; 0x9ee4
200050e6:	f649 62e0 	movw	r2, #40672	; 0x9ee0
200050ea:	9816      	ldr	r0, [sp, #88]	; 0x58
200050ec:	f2c2 0100 	movt	r1, #8192	; 0x2000
200050f0:	f2c2 0200 	movt	r2, #8192	; 0x2000
200050f4:	f04f 0c03 	mov.w	ip, #3
200050f8:	2847      	cmp	r0, #71	; 0x47
200050fa:	bfd8      	it	le
200050fc:	4611      	movle	r1, r2
200050fe:	9113      	str	r1, [sp, #76]	; 0x4c
20005100:	990a      	ldr	r1, [sp, #40]	; 0x28
20005102:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
20005106:	f021 0180 	bic.w	r1, r1, #128	; 0x80
2000510a:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
2000510e:	910a      	str	r1, [sp, #40]	; 0x28
20005110:	f04f 0c00 	mov.w	ip, #0
20005114:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
20005118:	e5b1      	b.n	20004c7e <_vfprintf_r+0x39e>
2000511a:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000511c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
2000511e:	f043 0308 	orr.w	r3, r3, #8
20005122:	930a      	str	r3, [sp, #40]	; 0x28
20005124:	462b      	mov	r3, r5
20005126:	782a      	ldrb	r2, [r5, #0]
20005128:	910b      	str	r1, [sp, #44]	; 0x2c
2000512a:	e484      	b.n	20004a36 <_vfprintf_r+0x156>
2000512c:	990a      	ldr	r1, [sp, #40]	; 0x28
2000512e:	f041 0140 	orr.w	r1, r1, #64	; 0x40
20005132:	910a      	str	r1, [sp, #40]	; 0x28
20005134:	990b      	ldr	r1, [sp, #44]	; 0x2c
20005136:	e73c      	b.n	20004fb2 <_vfprintf_r+0x6d2>
20005138:	782a      	ldrb	r2, [r5, #0]
2000513a:	2a6c      	cmp	r2, #108	; 0x6c
2000513c:	f000 8555 	beq.w	20005bea <_vfprintf_r+0x130a>
20005140:	990b      	ldr	r1, [sp, #44]	; 0x2c
20005142:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20005144:	910b      	str	r1, [sp, #44]	; 0x2c
20005146:	f043 0310 	orr.w	r3, r3, #16
2000514a:	930a      	str	r3, [sp, #40]	; 0x28
2000514c:	462b      	mov	r3, r5
2000514e:	e472      	b.n	20004a36 <_vfprintf_r+0x156>
20005150:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20005152:	f012 0f20 	tst.w	r2, #32
20005156:	f000 8482 	beq.w	20005a5e <_vfprintf_r+0x117e>
2000515a:	980b      	ldr	r0, [sp, #44]	; 0x2c
2000515c:	9a11      	ldr	r2, [sp, #68]	; 0x44
2000515e:	6803      	ldr	r3, [r0, #0]
20005160:	4610      	mov	r0, r2
20005162:	ea4f 71e0 	mov.w	r1, r0, asr #31
20005166:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20005168:	e9c3 0100 	strd	r0, r1, [r3]
2000516c:	f102 0a04 	add.w	sl, r2, #4
20005170:	e41e      	b.n	200049b0 <_vfprintf_r+0xd0>
20005172:	9216      	str	r2, [sp, #88]	; 0x58
20005174:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20005176:	f012 0320 	ands.w	r3, r2, #32
2000517a:	f000 80ef 	beq.w	2000535c <_vfprintf_r+0xa7c>
2000517e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20005180:	1dda      	adds	r2, r3, #7
20005182:	2300      	movs	r3, #0
20005184:	f022 0207 	bic.w	r2, r2, #7
20005188:	f102 0c08 	add.w	ip, r2, #8
2000518c:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20005190:	e9d2 ab00 	ldrd	sl, fp, [r2]
20005194:	ea5a 000b 	orrs.w	r0, sl, fp
20005198:	bf0c      	ite	eq
2000519a:	2200      	moveq	r2, #0
2000519c:	2201      	movne	r2, #1
2000519e:	e531      	b.n	20004c04 <_vfprintf_r+0x324>
200051a0:	980b      	ldr	r0, [sp, #44]	; 0x2c
200051a2:	2178      	movs	r1, #120	; 0x78
200051a4:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
200051a8:	9116      	str	r1, [sp, #88]	; 0x58
200051aa:	6803      	ldr	r3, [r0, #0]
200051ac:	f649 60f0 	movw	r0, #40688	; 0x9ef0
200051b0:	f88d 1575 	strb.w	r1, [sp, #1397]	; 0x575
200051b4:	2130      	movs	r1, #48	; 0x30
200051b6:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
200051ba:	f04c 0c02 	orr.w	ip, ip, #2
200051be:	990b      	ldr	r1, [sp, #44]	; 0x2c
200051c0:	1e1a      	subs	r2, r3, #0
200051c2:	bf18      	it	ne
200051c4:	2201      	movne	r2, #1
200051c6:	f2c2 0000 	movt	r0, #8192	; 0x2000
200051ca:	469a      	mov	sl, r3
200051cc:	f04f 0b00 	mov.w	fp, #0
200051d0:	3104      	adds	r1, #4
200051d2:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
200051d6:	9019      	str	r0, [sp, #100]	; 0x64
200051d8:	2302      	movs	r3, #2
200051da:	910b      	str	r1, [sp, #44]	; 0x2c
200051dc:	e512      	b.n	20004c04 <_vfprintf_r+0x324>
200051de:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
200051e0:	9216      	str	r2, [sp, #88]	; 0x58
200051e2:	f04f 0200 	mov.w	r2, #0
200051e6:	1d18      	adds	r0, r3, #4
200051e8:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
200051ec:	681b      	ldr	r3, [r3, #0]
200051ee:	900b      	str	r0, [sp, #44]	; 0x2c
200051f0:	9313      	str	r3, [sp, #76]	; 0x4c
200051f2:	2b00      	cmp	r3, #0
200051f4:	f000 86c6 	beq.w	20005f84 <_vfprintf_r+0x16a4>
200051f8:	2f00      	cmp	r7, #0
200051fa:	9813      	ldr	r0, [sp, #76]	; 0x4c
200051fc:	f2c0 868f 	blt.w	20005f1e <_vfprintf_r+0x163e>
20005200:	2100      	movs	r1, #0
20005202:	463a      	mov	r2, r7
20005204:	f002 fdc2 	bl	20007d8c <memchr>
20005208:	4603      	mov	r3, r0
2000520a:	2800      	cmp	r0, #0
2000520c:	f000 86f5 	beq.w	20005ffa <_vfprintf_r+0x171a>
20005210:	9813      	ldr	r0, [sp, #76]	; 0x4c
20005212:	1a1b      	subs	r3, r3, r0
20005214:	9310      	str	r3, [sp, #64]	; 0x40
20005216:	42bb      	cmp	r3, r7
20005218:	f340 85be 	ble.w	20005d98 <_vfprintf_r+0x14b8>
2000521c:	9710      	str	r7, [sp, #64]	; 0x40
2000521e:	2100      	movs	r1, #0
20005220:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
20005224:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20005228:	970c      	str	r7, [sp, #48]	; 0x30
2000522a:	9117      	str	r1, [sp, #92]	; 0x5c
2000522c:	e527      	b.n	20004c7e <_vfprintf_r+0x39e>
2000522e:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20005232:	9216      	str	r2, [sp, #88]	; 0x58
20005234:	f01c 0f20 	tst.w	ip, #32
20005238:	d023      	beq.n	20005282 <_vfprintf_r+0x9a2>
2000523a:	980b      	ldr	r0, [sp, #44]	; 0x2c
2000523c:	2301      	movs	r3, #1
2000523e:	1dc2      	adds	r2, r0, #7
20005240:	f022 0207 	bic.w	r2, r2, #7
20005244:	f102 0108 	add.w	r1, r2, #8
20005248:	910b      	str	r1, [sp, #44]	; 0x2c
2000524a:	e9d2 ab00 	ldrd	sl, fp, [r2]
2000524e:	ea5a 020b 	orrs.w	r2, sl, fp
20005252:	bf0c      	ite	eq
20005254:	2200      	moveq	r2, #0
20005256:	2201      	movne	r2, #1
20005258:	e4d4      	b.n	20004c04 <_vfprintf_r+0x324>
2000525a:	990a      	ldr	r1, [sp, #40]	; 0x28
2000525c:	462b      	mov	r3, r5
2000525e:	f041 0120 	orr.w	r1, r1, #32
20005262:	910a      	str	r1, [sp, #40]	; 0x28
20005264:	990b      	ldr	r1, [sp, #44]	; 0x2c
20005266:	782a      	ldrb	r2, [r5, #0]
20005268:	910b      	str	r1, [sp, #44]	; 0x2c
2000526a:	f7ff bbe4 	b.w	20004a36 <_vfprintf_r+0x156>
2000526e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20005270:	9216      	str	r2, [sp, #88]	; 0x58
20005272:	f043 0310 	orr.w	r3, r3, #16
20005276:	930a      	str	r3, [sp, #40]	; 0x28
20005278:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
2000527c:	f01c 0f20 	tst.w	ip, #32
20005280:	d1db      	bne.n	2000523a <_vfprintf_r+0x95a>
20005282:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20005284:	f013 0f10 	tst.w	r3, #16
20005288:	f000 83d5 	beq.w	20005a36 <_vfprintf_r+0x1156>
2000528c:	980b      	ldr	r0, [sp, #44]	; 0x2c
2000528e:	2301      	movs	r3, #1
20005290:	1d02      	adds	r2, r0, #4
20005292:	920b      	str	r2, [sp, #44]	; 0x2c
20005294:	6801      	ldr	r1, [r0, #0]
20005296:	1e0a      	subs	r2, r1, #0
20005298:	bf18      	it	ne
2000529a:	2201      	movne	r2, #1
2000529c:	468a      	mov	sl, r1
2000529e:	f04f 0b00 	mov.w	fp, #0
200052a2:	e4af      	b.n	20004c04 <_vfprintf_r+0x324>
200052a4:	980a      	ldr	r0, [sp, #40]	; 0x28
200052a6:	9216      	str	r2, [sp, #88]	; 0x58
200052a8:	f649 62cc 	movw	r2, #40652	; 0x9ecc
200052ac:	f010 0f20 	tst.w	r0, #32
200052b0:	f2c2 0200 	movt	r2, #8192	; 0x2000
200052b4:	9219      	str	r2, [sp, #100]	; 0x64
200052b6:	f47f ac92 	bne.w	20004bde <_vfprintf_r+0x2fe>
200052ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200052bc:	f013 0f10 	tst.w	r3, #16
200052c0:	f040 831a 	bne.w	200058f8 <_vfprintf_r+0x1018>
200052c4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200052c6:	f012 0f40 	tst.w	r2, #64	; 0x40
200052ca:	f000 8315 	beq.w	200058f8 <_vfprintf_r+0x1018>
200052ce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
200052d0:	f103 0c04 	add.w	ip, r3, #4
200052d4:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
200052d8:	f8b3 a000 	ldrh.w	sl, [r3]
200052dc:	46d2      	mov	sl, sl
200052de:	f04f 0b00 	mov.w	fp, #0
200052e2:	e485      	b.n	20004bf0 <_vfprintf_r+0x310>
200052e4:	9216      	str	r2, [sp, #88]	; 0x58
200052e6:	f50d 61a4 	add.w	r1, sp, #1312	; 0x520
200052ea:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
200052ec:	f04f 0c01 	mov.w	ip, #1
200052f0:	f04f 0000 	mov.w	r0, #0
200052f4:	3104      	adds	r1, #4
200052f6:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
200052fa:	6813      	ldr	r3, [r2, #0]
200052fc:	3204      	adds	r2, #4
200052fe:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
20005302:	920b      	str	r2, [sp, #44]	; 0x2c
20005304:	9113      	str	r1, [sp, #76]	; 0x4c
20005306:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
2000530a:	f88d 3524 	strb.w	r3, [sp, #1316]	; 0x524
2000530e:	e62f      	b.n	20004f70 <_vfprintf_r+0x690>
20005310:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20005314:	9216      	str	r2, [sp, #88]	; 0x58
20005316:	f01c 0f20 	tst.w	ip, #32
2000531a:	f47f aea3 	bne.w	20005064 <_vfprintf_r+0x784>
2000531e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20005320:	f012 0f10 	tst.w	r2, #16
20005324:	f040 82f1 	bne.w	2000590a <_vfprintf_r+0x102a>
20005328:	9a0a      	ldr	r2, [sp, #40]	; 0x28
2000532a:	f012 0f40 	tst.w	r2, #64	; 0x40
2000532e:	f000 82ec 	beq.w	2000590a <_vfprintf_r+0x102a>
20005332:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20005334:	f103 0c04 	add.w	ip, r3, #4
20005338:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
2000533c:	f9b3 a000 	ldrsh.w	sl, [r3]
20005340:	46d2      	mov	sl, sl
20005342:	ea4f 7bea 	mov.w	fp, sl, asr #31
20005346:	e696      	b.n	20005076 <_vfprintf_r+0x796>
20005348:	990a      	ldr	r1, [sp, #40]	; 0x28
2000534a:	9216      	str	r2, [sp, #88]	; 0x58
2000534c:	f041 0110 	orr.w	r1, r1, #16
20005350:	910a      	str	r1, [sp, #40]	; 0x28
20005352:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20005354:	f012 0320 	ands.w	r3, r2, #32
20005358:	f47f af11 	bne.w	2000517e <_vfprintf_r+0x89e>
2000535c:	990a      	ldr	r1, [sp, #40]	; 0x28
2000535e:	f011 0210 	ands.w	r2, r1, #16
20005362:	f000 8354 	beq.w	20005a0e <_vfprintf_r+0x112e>
20005366:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20005368:	f102 0c04 	add.w	ip, r2, #4
2000536c:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20005370:	6811      	ldr	r1, [r2, #0]
20005372:	1e0a      	subs	r2, r1, #0
20005374:	bf18      	it	ne
20005376:	2201      	movne	r2, #1
20005378:	468a      	mov	sl, r1
2000537a:	f04f 0b00 	mov.w	fp, #0
2000537e:	e441      	b.n	20004c04 <_vfprintf_r+0x324>
20005380:	9a16      	ldr	r2, [sp, #88]	; 0x58
20005382:	2a65      	cmp	r2, #101	; 0x65
20005384:	f340 8128 	ble.w	200055d8 <_vfprintf_r+0xcf8>
20005388:	9812      	ldr	r0, [sp, #72]	; 0x48
2000538a:	2200      	movs	r2, #0
2000538c:	2300      	movs	r3, #0
2000538e:	991b      	ldr	r1, [sp, #108]	; 0x6c
20005390:	f004 f802 	bl	20009398 <__aeabi_dcmpeq>
20005394:	2800      	cmp	r0, #0
20005396:	f000 81be 	beq.w	20005716 <_vfprintf_r+0xe36>
2000539a:	2301      	movs	r3, #1
2000539c:	6063      	str	r3, [r4, #4]
2000539e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200053a2:	f649 730c 	movw	r3, #40716	; 0x9f0c
200053a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200053aa:	6023      	str	r3, [r4, #0]
200053ac:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
200053b0:	3201      	adds	r2, #1
200053b2:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200053b6:	3301      	adds	r3, #1
200053b8:	2a07      	cmp	r2, #7
200053ba:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
200053be:	bfd8      	it	le
200053c0:	f104 0308 	addle.w	r3, r4, #8
200053c4:	f300 839b 	bgt.w	20005afe <_vfprintf_r+0x121e>
200053c8:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
200053cc:	981a      	ldr	r0, [sp, #104]	; 0x68
200053ce:	4282      	cmp	r2, r0
200053d0:	db04      	blt.n	200053dc <_vfprintf_r+0xafc>
200053d2:	990a      	ldr	r1, [sp, #40]	; 0x28
200053d4:	f011 0f01 	tst.w	r1, #1
200053d8:	f43f ad49 	beq.w	20004e6e <_vfprintf_r+0x58e>
200053dc:	2201      	movs	r2, #1
200053de:	605a      	str	r2, [r3, #4]
200053e0:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200053e4:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200053e8:	3201      	adds	r2, #1
200053ea:	981d      	ldr	r0, [sp, #116]	; 0x74
200053ec:	3101      	adds	r1, #1
200053ee:	2a07      	cmp	r2, #7
200053f0:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
200053f4:	6018      	str	r0, [r3, #0]
200053f6:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200053fa:	f300 855f 	bgt.w	20005ebc <_vfprintf_r+0x15dc>
200053fe:	3308      	adds	r3, #8
20005400:	991a      	ldr	r1, [sp, #104]	; 0x68
20005402:	1e4f      	subs	r7, r1, #1
20005404:	2f00      	cmp	r7, #0
20005406:	f77f ad32 	ble.w	20004e6e <_vfprintf_r+0x58e>
2000540a:	2f10      	cmp	r7, #16
2000540c:	f8df 8534 	ldr.w	r8, [pc, #1332]	; 20005944 <_vfprintf_r+0x1064>
20005410:	f340 82ea 	ble.w	200059e8 <_vfprintf_r+0x1108>
20005414:	4642      	mov	r2, r8
20005416:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
2000541a:	46a8      	mov	r8, r5
2000541c:	2410      	movs	r4, #16
2000541e:	f10a 0a0c 	add.w	sl, sl, #12
20005422:	4615      	mov	r5, r2
20005424:	e003      	b.n	2000542e <_vfprintf_r+0xb4e>
20005426:	3f10      	subs	r7, #16
20005428:	2f10      	cmp	r7, #16
2000542a:	f340 82da 	ble.w	200059e2 <_vfprintf_r+0x1102>
2000542e:	605c      	str	r4, [r3, #4]
20005430:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005434:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20005438:	3201      	adds	r2, #1
2000543a:	601d      	str	r5, [r3, #0]
2000543c:	3110      	adds	r1, #16
2000543e:	2a07      	cmp	r2, #7
20005440:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20005444:	f103 0308 	add.w	r3, r3, #8
20005448:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
2000544c:	ddeb      	ble.n	20005426 <_vfprintf_r+0xb46>
2000544e:	4648      	mov	r0, r9
20005450:	4631      	mov	r1, r6
20005452:	4652      	mov	r2, sl
20005454:	f7ff fa36 	bl	200048c4 <__sprint_r>
20005458:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
2000545c:	3304      	adds	r3, #4
2000545e:	2800      	cmp	r0, #0
20005460:	d0e1      	beq.n	20005426 <_vfprintf_r+0xb46>
20005462:	f7ff bb5d 	b.w	20004b20 <_vfprintf_r+0x240>
20005466:	b97b      	cbnz	r3, 20005488 <_vfprintf_r+0xba8>
20005468:	990a      	ldr	r1, [sp, #40]	; 0x28
2000546a:	f011 0f01 	tst.w	r1, #1
2000546e:	d00b      	beq.n	20005488 <_vfprintf_r+0xba8>
20005470:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
20005474:	2330      	movs	r3, #48	; 0x30
20005476:	3204      	adds	r2, #4
20005478:	f88d 354b 	strb.w	r3, [sp, #1355]	; 0x54b
2000547c:	3227      	adds	r2, #39	; 0x27
2000547e:	2301      	movs	r3, #1
20005480:	9213      	str	r2, [sp, #76]	; 0x4c
20005482:	9310      	str	r3, [sp, #64]	; 0x40
20005484:	f7ff bbf3 	b.w	20004c6e <_vfprintf_r+0x38e>
20005488:	9818      	ldr	r0, [sp, #96]	; 0x60
2000548a:	2100      	movs	r1, #0
2000548c:	9110      	str	r1, [sp, #64]	; 0x40
2000548e:	9013      	str	r0, [sp, #76]	; 0x4c
20005490:	f7ff bbed 	b.w	20004c6e <_vfprintf_r+0x38e>
20005494:	980f      	ldr	r0, [sp, #60]	; 0x3c
20005496:	990c      	ldr	r1, [sp, #48]	; 0x30
20005498:	1a47      	subs	r7, r0, r1
2000549a:	2f00      	cmp	r7, #0
2000549c:	f77f ac84 	ble.w	20004da8 <_vfprintf_r+0x4c8>
200054a0:	2f10      	cmp	r7, #16
200054a2:	f8df 84a0 	ldr.w	r8, [pc, #1184]	; 20005944 <_vfprintf_r+0x1064>
200054a6:	dd2e      	ble.n	20005506 <_vfprintf_r+0xc26>
200054a8:	4643      	mov	r3, r8
200054aa:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
200054ae:	46a8      	mov	r8, r5
200054b0:	f04f 0a10 	mov.w	sl, #16
200054b4:	f10b 0b0c 	add.w	fp, fp, #12
200054b8:	461d      	mov	r5, r3
200054ba:	e002      	b.n	200054c2 <_vfprintf_r+0xbe2>
200054bc:	3f10      	subs	r7, #16
200054be:	2f10      	cmp	r7, #16
200054c0:	dd1e      	ble.n	20005500 <_vfprintf_r+0xc20>
200054c2:	f8c4 a004 	str.w	sl, [r4, #4]
200054c6:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200054ca:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200054ce:	3301      	adds	r3, #1
200054d0:	6025      	str	r5, [r4, #0]
200054d2:	3210      	adds	r2, #16
200054d4:	2b07      	cmp	r3, #7
200054d6:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200054da:	f104 0408 	add.w	r4, r4, #8
200054de:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200054e2:	ddeb      	ble.n	200054bc <_vfprintf_r+0xbdc>
200054e4:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200054e8:	4648      	mov	r0, r9
200054ea:	4631      	mov	r1, r6
200054ec:	465a      	mov	r2, fp
200054ee:	3404      	adds	r4, #4
200054f0:	f7ff f9e8 	bl	200048c4 <__sprint_r>
200054f4:	2800      	cmp	r0, #0
200054f6:	f47f ab13 	bne.w	20004b20 <_vfprintf_r+0x240>
200054fa:	3f10      	subs	r7, #16
200054fc:	2f10      	cmp	r7, #16
200054fe:	dce0      	bgt.n	200054c2 <_vfprintf_r+0xbe2>
20005500:	462b      	mov	r3, r5
20005502:	4645      	mov	r5, r8
20005504:	4698      	mov	r8, r3
20005506:	6067      	str	r7, [r4, #4]
20005508:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
2000550c:	f8c4 8000 	str.w	r8, [r4]
20005510:	1c5a      	adds	r2, r3, #1
20005512:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20005516:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
2000551a:	19db      	adds	r3, r3, r7
2000551c:	2a07      	cmp	r2, #7
2000551e:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20005522:	f300 823a 	bgt.w	2000599a <_vfprintf_r+0x10ba>
20005526:	3408      	adds	r4, #8
20005528:	e43e      	b.n	20004da8 <_vfprintf_r+0x4c8>
2000552a:	9913      	ldr	r1, [sp, #76]	; 0x4c
2000552c:	6063      	str	r3, [r4, #4]
2000552e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005532:	6021      	str	r1, [r4, #0]
20005534:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20005538:	3201      	adds	r2, #1
2000553a:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
2000553e:	18cb      	adds	r3, r1, r3
20005540:	2a07      	cmp	r2, #7
20005542:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20005546:	f300 8549 	bgt.w	20005fdc <_vfprintf_r+0x16fc>
2000554a:	3408      	adds	r4, #8
2000554c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
2000554e:	2301      	movs	r3, #1
20005550:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
20005554:	6063      	str	r3, [r4, #4]
20005556:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
2000555a:	6022      	str	r2, [r4, #0]
2000555c:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20005560:	3301      	adds	r3, #1
20005562:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20005566:	3201      	adds	r2, #1
20005568:	2b07      	cmp	r3, #7
2000556a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
2000556e:	bfd8      	it	le
20005570:	f104 0308 	addle.w	r3, r4, #8
20005574:	f300 8523 	bgt.w	20005fbe <_vfprintf_r+0x16de>
20005578:	9813      	ldr	r0, [sp, #76]	; 0x4c
2000557a:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
2000557e:	19c7      	adds	r7, r0, r7
20005580:	981a      	ldr	r0, [sp, #104]	; 0x68
20005582:	601f      	str	r7, [r3, #0]
20005584:	1a81      	subs	r1, r0, r2
20005586:	6059      	str	r1, [r3, #4]
20005588:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
2000558c:	1a8a      	subs	r2, r1, r2
2000558e:	f8dd 1550 	ldr.w	r1, [sp, #1360]	; 0x550
20005592:	1812      	adds	r2, r2, r0
20005594:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20005598:	3101      	adds	r1, #1
2000559a:	f8cd 1550 	str.w	r1, [sp, #1360]	; 0x550
2000559e:	2907      	cmp	r1, #7
200055a0:	f340 8232 	ble.w	20005a08 <_vfprintf_r+0x1128>
200055a4:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200055a8:	4648      	mov	r0, r9
200055aa:	4631      	mov	r1, r6
200055ac:	320c      	adds	r2, #12
200055ae:	f7ff f989 	bl	200048c4 <__sprint_r>
200055b2:	2800      	cmp	r0, #0
200055b4:	f47f aab4 	bne.w	20004b20 <_vfprintf_r+0x240>
200055b8:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200055bc:	3304      	adds	r3, #4
200055be:	e456      	b.n	20004e6e <_vfprintf_r+0x58e>
200055c0:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200055c4:	4648      	mov	r0, r9
200055c6:	4631      	mov	r1, r6
200055c8:	320c      	adds	r2, #12
200055ca:	f7ff f97b 	bl	200048c4 <__sprint_r>
200055ce:	2800      	cmp	r0, #0
200055d0:	f43f acb4 	beq.w	20004f3c <_vfprintf_r+0x65c>
200055d4:	f7ff baa4 	b.w	20004b20 <_vfprintf_r+0x240>
200055d8:	991a      	ldr	r1, [sp, #104]	; 0x68
200055da:	2901      	cmp	r1, #1
200055dc:	dd4c      	ble.n	20005678 <_vfprintf_r+0xd98>
200055de:	2301      	movs	r3, #1
200055e0:	6063      	str	r3, [r4, #4]
200055e2:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200055e6:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200055ea:	3301      	adds	r3, #1
200055ec:	9813      	ldr	r0, [sp, #76]	; 0x4c
200055ee:	3201      	adds	r2, #1
200055f0:	2b07      	cmp	r3, #7
200055f2:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200055f6:	6020      	str	r0, [r4, #0]
200055f8:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200055fc:	f300 81b2 	bgt.w	20005964 <_vfprintf_r+0x1084>
20005600:	3408      	adds	r4, #8
20005602:	2301      	movs	r3, #1
20005604:	6063      	str	r3, [r4, #4]
20005606:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
2000560a:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
2000560e:	3301      	adds	r3, #1
20005610:	991d      	ldr	r1, [sp, #116]	; 0x74
20005612:	3201      	adds	r2, #1
20005614:	2b07      	cmp	r3, #7
20005616:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
2000561a:	6021      	str	r1, [r4, #0]
2000561c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20005620:	f300 8192 	bgt.w	20005948 <_vfprintf_r+0x1068>
20005624:	3408      	adds	r4, #8
20005626:	9812      	ldr	r0, [sp, #72]	; 0x48
20005628:	2200      	movs	r2, #0
2000562a:	2300      	movs	r3, #0
2000562c:	991b      	ldr	r1, [sp, #108]	; 0x6c
2000562e:	f003 feb3 	bl	20009398 <__aeabi_dcmpeq>
20005632:	2800      	cmp	r0, #0
20005634:	f040 811d 	bne.w	20005872 <_vfprintf_r+0xf92>
20005638:	9b1a      	ldr	r3, [sp, #104]	; 0x68
2000563a:	9813      	ldr	r0, [sp, #76]	; 0x4c
2000563c:	1e5a      	subs	r2, r3, #1
2000563e:	6062      	str	r2, [r4, #4]
20005640:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20005644:	1c41      	adds	r1, r0, #1
20005646:	6021      	str	r1, [r4, #0]
20005648:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
2000564c:	3301      	adds	r3, #1
2000564e:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20005652:	188a      	adds	r2, r1, r2
20005654:	2b07      	cmp	r3, #7
20005656:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
2000565a:	dc21      	bgt.n	200056a0 <_vfprintf_r+0xdc0>
2000565c:	3408      	adds	r4, #8
2000565e:	9b1c      	ldr	r3, [sp, #112]	; 0x70
20005660:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
20005664:	981c      	ldr	r0, [sp, #112]	; 0x70
20005666:	6022      	str	r2, [r4, #0]
20005668:	6063      	str	r3, [r4, #4]
2000566a:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
2000566e:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20005672:	3301      	adds	r3, #1
20005674:	f7ff bbf0 	b.w	20004e58 <_vfprintf_r+0x578>
20005678:	9a0a      	ldr	r2, [sp, #40]	; 0x28
2000567a:	f012 0f01 	tst.w	r2, #1
2000567e:	d1ae      	bne.n	200055de <_vfprintf_r+0xcfe>
20005680:	9a13      	ldr	r2, [sp, #76]	; 0x4c
20005682:	2301      	movs	r3, #1
20005684:	6063      	str	r3, [r4, #4]
20005686:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
2000568a:	6022      	str	r2, [r4, #0]
2000568c:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20005690:	3301      	adds	r3, #1
20005692:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20005696:	3201      	adds	r2, #1
20005698:	2b07      	cmp	r3, #7
2000569a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
2000569e:	dddd      	ble.n	2000565c <_vfprintf_r+0xd7c>
200056a0:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200056a4:	4648      	mov	r0, r9
200056a6:	4631      	mov	r1, r6
200056a8:	320c      	adds	r2, #12
200056aa:	f7ff f90b 	bl	200048c4 <__sprint_r>
200056ae:	2800      	cmp	r0, #0
200056b0:	f47f aa36 	bne.w	20004b20 <_vfprintf_r+0x240>
200056b4:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200056b8:	3404      	adds	r4, #4
200056ba:	e7d0      	b.n	2000565e <_vfprintf_r+0xd7e>
200056bc:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200056c0:	4648      	mov	r0, r9
200056c2:	4631      	mov	r1, r6
200056c4:	320c      	adds	r2, #12
200056c6:	f7ff f8fd 	bl	200048c4 <__sprint_r>
200056ca:	2800      	cmp	r0, #0
200056cc:	f47f aa28 	bne.w	20004b20 <_vfprintf_r+0x240>
200056d0:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200056d4:	3404      	adds	r4, #4
200056d6:	f7ff bbb0 	b.w	20004e3a <_vfprintf_r+0x55a>
200056da:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200056de:	4648      	mov	r0, r9
200056e0:	4631      	mov	r1, r6
200056e2:	320c      	adds	r2, #12
200056e4:	f7ff f8ee 	bl	200048c4 <__sprint_r>
200056e8:	2800      	cmp	r0, #0
200056ea:	f47f aa19 	bne.w	20004b20 <_vfprintf_r+0x240>
200056ee:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200056f2:	3404      	adds	r4, #4
200056f4:	f7ff bb3c 	b.w	20004d70 <_vfprintf_r+0x490>
200056f8:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200056fc:	4648      	mov	r0, r9
200056fe:	4631      	mov	r1, r6
20005700:	320c      	adds	r2, #12
20005702:	f7ff f8df 	bl	200048c4 <__sprint_r>
20005706:	2800      	cmp	r0, #0
20005708:	f47f aa0a 	bne.w	20004b20 <_vfprintf_r+0x240>
2000570c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20005710:	3404      	adds	r4, #4
20005712:	f7ff bb43 	b.w	20004d9c <_vfprintf_r+0x4bc>
20005716:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
2000571a:	2b00      	cmp	r3, #0
2000571c:	f340 81fd 	ble.w	20005b1a <_vfprintf_r+0x123a>
20005720:	991a      	ldr	r1, [sp, #104]	; 0x68
20005722:	428b      	cmp	r3, r1
20005724:	f6ff af01 	blt.w	2000552a <_vfprintf_r+0xc4a>
20005728:	9a13      	ldr	r2, [sp, #76]	; 0x4c
2000572a:	6061      	str	r1, [r4, #4]
2000572c:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20005730:	6022      	str	r2, [r4, #0]
20005732:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20005736:	3301      	adds	r3, #1
20005738:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
2000573c:	1852      	adds	r2, r2, r1
2000573e:	2b07      	cmp	r3, #7
20005740:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20005744:	bfd8      	it	le
20005746:	f104 0308 	addle.w	r3, r4, #8
2000574a:	f300 8429 	bgt.w	20005fa0 <_vfprintf_r+0x16c0>
2000574e:	f8dd 4570 	ldr.w	r4, [sp, #1392]	; 0x570
20005752:	981a      	ldr	r0, [sp, #104]	; 0x68
20005754:	1a24      	subs	r4, r4, r0
20005756:	2c00      	cmp	r4, #0
20005758:	f340 81b3 	ble.w	20005ac2 <_vfprintf_r+0x11e2>
2000575c:	2c10      	cmp	r4, #16
2000575e:	f8df 81e4 	ldr.w	r8, [pc, #484]	; 20005944 <_vfprintf_r+0x1064>
20005762:	f340 819d 	ble.w	20005aa0 <_vfprintf_r+0x11c0>
20005766:	4642      	mov	r2, r8
20005768:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
2000576c:	46a8      	mov	r8, r5
2000576e:	2710      	movs	r7, #16
20005770:	f10a 0a0c 	add.w	sl, sl, #12
20005774:	4615      	mov	r5, r2
20005776:	e003      	b.n	20005780 <_vfprintf_r+0xea0>
20005778:	3c10      	subs	r4, #16
2000577a:	2c10      	cmp	r4, #16
2000577c:	f340 818d 	ble.w	20005a9a <_vfprintf_r+0x11ba>
20005780:	605f      	str	r7, [r3, #4]
20005782:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005786:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
2000578a:	3201      	adds	r2, #1
2000578c:	601d      	str	r5, [r3, #0]
2000578e:	3110      	adds	r1, #16
20005790:	2a07      	cmp	r2, #7
20005792:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20005796:	f103 0308 	add.w	r3, r3, #8
2000579a:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
2000579e:	ddeb      	ble.n	20005778 <_vfprintf_r+0xe98>
200057a0:	4648      	mov	r0, r9
200057a2:	4631      	mov	r1, r6
200057a4:	4652      	mov	r2, sl
200057a6:	f7ff f88d 	bl	200048c4 <__sprint_r>
200057aa:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200057ae:	3304      	adds	r3, #4
200057b0:	2800      	cmp	r0, #0
200057b2:	d0e1      	beq.n	20005778 <_vfprintf_r+0xe98>
200057b4:	f7ff b9b4 	b.w	20004b20 <_vfprintf_r+0x240>
200057b8:	9a18      	ldr	r2, [sp, #96]	; 0x60
200057ba:	9819      	ldr	r0, [sp, #100]	; 0x64
200057bc:	4613      	mov	r3, r2
200057be:	9213      	str	r2, [sp, #76]	; 0x4c
200057c0:	f00a 020f 	and.w	r2, sl, #15
200057c4:	ea4f 111a 	mov.w	r1, sl, lsr #4
200057c8:	ea41 710b 	orr.w	r1, r1, fp, lsl #28
200057cc:	ea4f 1c1b 	mov.w	ip, fp, lsr #4
200057d0:	5c82      	ldrb	r2, [r0, r2]
200057d2:	468a      	mov	sl, r1
200057d4:	46e3      	mov	fp, ip
200057d6:	ea5a 0c0b 	orrs.w	ip, sl, fp
200057da:	f803 2d01 	strb.w	r2, [r3, #-1]!
200057de:	d1ef      	bne.n	200057c0 <_vfprintf_r+0xee0>
200057e0:	9818      	ldr	r0, [sp, #96]	; 0x60
200057e2:	9313      	str	r3, [sp, #76]	; 0x4c
200057e4:	1ac0      	subs	r0, r0, r3
200057e6:	9010      	str	r0, [sp, #64]	; 0x40
200057e8:	f7ff ba41 	b.w	20004c6e <_vfprintf_r+0x38e>
200057ec:	2209      	movs	r2, #9
200057ee:	2300      	movs	r3, #0
200057f0:	4552      	cmp	r2, sl
200057f2:	eb73 000b 	sbcs.w	r0, r3, fp
200057f6:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
200057fa:	d21f      	bcs.n	2000583c <_vfprintf_r+0xf5c>
200057fc:	4623      	mov	r3, r4
200057fe:	4644      	mov	r4, r8
20005800:	46b8      	mov	r8, r7
20005802:	461f      	mov	r7, r3
20005804:	4650      	mov	r0, sl
20005806:	4659      	mov	r1, fp
20005808:	220a      	movs	r2, #10
2000580a:	2300      	movs	r3, #0
2000580c:	f003 fe1e 	bl	2000944c <__aeabi_uldivmod>
20005810:	2300      	movs	r3, #0
20005812:	4650      	mov	r0, sl
20005814:	4659      	mov	r1, fp
20005816:	f102 0c30 	add.w	ip, r2, #48	; 0x30
2000581a:	220a      	movs	r2, #10
2000581c:	f804 cd01 	strb.w	ip, [r4, #-1]!
20005820:	f003 fe14 	bl	2000944c <__aeabi_uldivmod>
20005824:	2209      	movs	r2, #9
20005826:	2300      	movs	r3, #0
20005828:	4682      	mov	sl, r0
2000582a:	468b      	mov	fp, r1
2000582c:	4552      	cmp	r2, sl
2000582e:	eb73 030b 	sbcs.w	r3, r3, fp
20005832:	d3e7      	bcc.n	20005804 <_vfprintf_r+0xf24>
20005834:	463b      	mov	r3, r7
20005836:	4647      	mov	r7, r8
20005838:	46a0      	mov	r8, r4
2000583a:	461c      	mov	r4, r3
2000583c:	f108 30ff 	add.w	r0, r8, #4294967295
20005840:	f10a 0a30 	add.w	sl, sl, #48	; 0x30
20005844:	9013      	str	r0, [sp, #76]	; 0x4c
20005846:	f808 ac01 	strb.w	sl, [r8, #-1]
2000584a:	9918      	ldr	r1, [sp, #96]	; 0x60
2000584c:	1a09      	subs	r1, r1, r0
2000584e:	9110      	str	r1, [sp, #64]	; 0x40
20005850:	f7ff ba0d 	b.w	20004c6e <_vfprintf_r+0x38e>
20005854:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005858:	4648      	mov	r0, r9
2000585a:	4631      	mov	r1, r6
2000585c:	320c      	adds	r2, #12
2000585e:	f7ff f831 	bl	200048c4 <__sprint_r>
20005862:	2800      	cmp	r0, #0
20005864:	f47f a95c 	bne.w	20004b20 <_vfprintf_r+0x240>
20005868:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
2000586c:	3404      	adds	r4, #4
2000586e:	f7ff ba68 	b.w	20004d42 <_vfprintf_r+0x462>
20005872:	991a      	ldr	r1, [sp, #104]	; 0x68
20005874:	1e4f      	subs	r7, r1, #1
20005876:	2f00      	cmp	r7, #0
20005878:	f77f aef1 	ble.w	2000565e <_vfprintf_r+0xd7e>
2000587c:	2f10      	cmp	r7, #16
2000587e:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 20005944 <_vfprintf_r+0x1064>
20005882:	dd4e      	ble.n	20005922 <_vfprintf_r+0x1042>
20005884:	4643      	mov	r3, r8
20005886:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
2000588a:	46a8      	mov	r8, r5
2000588c:	f04f 0a10 	mov.w	sl, #16
20005890:	f10b 0b0c 	add.w	fp, fp, #12
20005894:	461d      	mov	r5, r3
20005896:	e002      	b.n	2000589e <_vfprintf_r+0xfbe>
20005898:	3f10      	subs	r7, #16
2000589a:	2f10      	cmp	r7, #16
2000589c:	dd3e      	ble.n	2000591c <_vfprintf_r+0x103c>
2000589e:	f8c4 a004 	str.w	sl, [r4, #4]
200058a2:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200058a6:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200058aa:	3301      	adds	r3, #1
200058ac:	6025      	str	r5, [r4, #0]
200058ae:	3210      	adds	r2, #16
200058b0:	2b07      	cmp	r3, #7
200058b2:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200058b6:	f104 0408 	add.w	r4, r4, #8
200058ba:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200058be:	ddeb      	ble.n	20005898 <_vfprintf_r+0xfb8>
200058c0:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200058c4:	4648      	mov	r0, r9
200058c6:	4631      	mov	r1, r6
200058c8:	465a      	mov	r2, fp
200058ca:	3404      	adds	r4, #4
200058cc:	f7fe fffa 	bl	200048c4 <__sprint_r>
200058d0:	2800      	cmp	r0, #0
200058d2:	d0e1      	beq.n	20005898 <_vfprintf_r+0xfb8>
200058d4:	f7ff b924 	b.w	20004b20 <_vfprintf_r+0x240>
200058d8:	9816      	ldr	r0, [sp, #88]	; 0x58
200058da:	2130      	movs	r1, #48	; 0x30
200058dc:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
200058e0:	2201      	movs	r2, #1
200058e2:	2302      	movs	r3, #2
200058e4:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
200058e8:	f04c 0c02 	orr.w	ip, ip, #2
200058ec:	f88d 0575 	strb.w	r0, [sp, #1397]	; 0x575
200058f0:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
200058f4:	f7ff b986 	b.w	20004c04 <_vfprintf_r+0x324>
200058f8:	980b      	ldr	r0, [sp, #44]	; 0x2c
200058fa:	1d01      	adds	r1, r0, #4
200058fc:	6803      	ldr	r3, [r0, #0]
200058fe:	910b      	str	r1, [sp, #44]	; 0x2c
20005900:	469a      	mov	sl, r3
20005902:	f04f 0b00 	mov.w	fp, #0
20005906:	f7ff b973 	b.w	20004bf0 <_vfprintf_r+0x310>
2000590a:	980b      	ldr	r0, [sp, #44]	; 0x2c
2000590c:	1d01      	adds	r1, r0, #4
2000590e:	6803      	ldr	r3, [r0, #0]
20005910:	910b      	str	r1, [sp, #44]	; 0x2c
20005912:	469a      	mov	sl, r3
20005914:	ea4f 7bea 	mov.w	fp, sl, asr #31
20005918:	f7ff bbad 	b.w	20005076 <_vfprintf_r+0x796>
2000591c:	462b      	mov	r3, r5
2000591e:	4645      	mov	r5, r8
20005920:	4698      	mov	r8, r3
20005922:	6067      	str	r7, [r4, #4]
20005924:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20005928:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
2000592c:	3301      	adds	r3, #1
2000592e:	f8c4 8000 	str.w	r8, [r4]
20005932:	19d2      	adds	r2, r2, r7
20005934:	2b07      	cmp	r3, #7
20005936:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
2000593a:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
2000593e:	f77f ae8d 	ble.w	2000565c <_vfprintf_r+0xd7c>
20005942:	e6ad      	b.n	200056a0 <_vfprintf_r+0xdc0>
20005944:	20009ebc 	.word	0x20009ebc
20005948:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000594c:	4648      	mov	r0, r9
2000594e:	4631      	mov	r1, r6
20005950:	320c      	adds	r2, #12
20005952:	f7fe ffb7 	bl	200048c4 <__sprint_r>
20005956:	2800      	cmp	r0, #0
20005958:	f47f a8e2 	bne.w	20004b20 <_vfprintf_r+0x240>
2000595c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20005960:	3404      	adds	r4, #4
20005962:	e660      	b.n	20005626 <_vfprintf_r+0xd46>
20005964:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005968:	4648      	mov	r0, r9
2000596a:	4631      	mov	r1, r6
2000596c:	320c      	adds	r2, #12
2000596e:	f7fe ffa9 	bl	200048c4 <__sprint_r>
20005972:	2800      	cmp	r0, #0
20005974:	f47f a8d4 	bne.w	20004b20 <_vfprintf_r+0x240>
20005978:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
2000597c:	3404      	adds	r4, #4
2000597e:	e640      	b.n	20005602 <_vfprintf_r+0xd22>
20005980:	2830      	cmp	r0, #48	; 0x30
20005982:	f000 82ec 	beq.w	20005f5e <_vfprintf_r+0x167e>
20005986:	9813      	ldr	r0, [sp, #76]	; 0x4c
20005988:	2330      	movs	r3, #48	; 0x30
2000598a:	f800 3d01 	strb.w	r3, [r0, #-1]!
2000598e:	9918      	ldr	r1, [sp, #96]	; 0x60
20005990:	9013      	str	r0, [sp, #76]	; 0x4c
20005992:	1a09      	subs	r1, r1, r0
20005994:	9110      	str	r1, [sp, #64]	; 0x40
20005996:	f7ff b96a 	b.w	20004c6e <_vfprintf_r+0x38e>
2000599a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000599e:	4648      	mov	r0, r9
200059a0:	4631      	mov	r1, r6
200059a2:	320c      	adds	r2, #12
200059a4:	f7fe ff8e 	bl	200048c4 <__sprint_r>
200059a8:	2800      	cmp	r0, #0
200059aa:	f47f a8b9 	bne.w	20004b20 <_vfprintf_r+0x240>
200059ae:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200059b2:	3404      	adds	r4, #4
200059b4:	f7ff b9f8 	b.w	20004da8 <_vfprintf_r+0x4c8>
200059b8:	f1da 0a00 	rsbs	sl, sl, #0
200059bc:	eb6b 0b4b 	sbc.w	fp, fp, fp, lsl #1
200059c0:	232d      	movs	r3, #45	; 0x2d
200059c2:	ea5a 0c0b 	orrs.w	ip, sl, fp
200059c6:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
200059ca:	bf0c      	ite	eq
200059cc:	2200      	moveq	r2, #0
200059ce:	2201      	movne	r2, #1
200059d0:	2301      	movs	r3, #1
200059d2:	f7ff b91b 	b.w	20004c0c <_vfprintf_r+0x32c>
200059d6:	990b      	ldr	r1, [sp, #44]	; 0x2c
200059d8:	462b      	mov	r3, r5
200059da:	782a      	ldrb	r2, [r5, #0]
200059dc:	910b      	str	r1, [sp, #44]	; 0x2c
200059de:	f7ff b82a 	b.w	20004a36 <_vfprintf_r+0x156>
200059e2:	462a      	mov	r2, r5
200059e4:	4645      	mov	r5, r8
200059e6:	4690      	mov	r8, r2
200059e8:	605f      	str	r7, [r3, #4]
200059ea:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200059ee:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200059f2:	3201      	adds	r2, #1
200059f4:	f8c3 8000 	str.w	r8, [r3]
200059f8:	19c9      	adds	r1, r1, r7
200059fa:	2a07      	cmp	r2, #7
200059fc:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20005a00:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005a04:	f73f adce 	bgt.w	200055a4 <_vfprintf_r+0xcc4>
20005a08:	3308      	adds	r3, #8
20005a0a:	f7ff ba30 	b.w	20004e6e <_vfprintf_r+0x58e>
20005a0e:	980a      	ldr	r0, [sp, #40]	; 0x28
20005a10:	f010 0340 	ands.w	r3, r0, #64	; 0x40
20005a14:	f000 81ed 	beq.w	20005df2 <_vfprintf_r+0x1512>
20005a18:	990b      	ldr	r1, [sp, #44]	; 0x2c
20005a1a:	4613      	mov	r3, r2
20005a1c:	1d0a      	adds	r2, r1, #4
20005a1e:	920b      	str	r2, [sp, #44]	; 0x2c
20005a20:	f8b1 a000 	ldrh.w	sl, [r1]
20005a24:	f1ba 0200 	subs.w	r2, sl, #0
20005a28:	bf18      	it	ne
20005a2a:	2201      	movne	r2, #1
20005a2c:	46d2      	mov	sl, sl
20005a2e:	f04f 0b00 	mov.w	fp, #0
20005a32:	f7ff b8e7 	b.w	20004c04 <_vfprintf_r+0x324>
20005a36:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20005a38:	f013 0f40 	tst.w	r3, #64	; 0x40
20005a3c:	f000 81cc 	beq.w	20005dd8 <_vfprintf_r+0x14f8>
20005a40:	980b      	ldr	r0, [sp, #44]	; 0x2c
20005a42:	2301      	movs	r3, #1
20005a44:	1d01      	adds	r1, r0, #4
20005a46:	910b      	str	r1, [sp, #44]	; 0x2c
20005a48:	f8b0 a000 	ldrh.w	sl, [r0]
20005a4c:	f1ba 0200 	subs.w	r2, sl, #0
20005a50:	bf18      	it	ne
20005a52:	2201      	movne	r2, #1
20005a54:	46d2      	mov	sl, sl
20005a56:	f04f 0b00 	mov.w	fp, #0
20005a5a:	f7ff b8d3 	b.w	20004c04 <_vfprintf_r+0x324>
20005a5e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20005a60:	f013 0f10 	tst.w	r3, #16
20005a64:	f000 81a4 	beq.w	20005db0 <_vfprintf_r+0x14d0>
20005a68:	980b      	ldr	r0, [sp, #44]	; 0x2c
20005a6a:	9911      	ldr	r1, [sp, #68]	; 0x44
20005a6c:	f100 0a04 	add.w	sl, r0, #4
20005a70:	6803      	ldr	r3, [r0, #0]
20005a72:	6019      	str	r1, [r3, #0]
20005a74:	f7fe bf9c 	b.w	200049b0 <_vfprintf_r+0xd0>
20005a78:	980b      	ldr	r0, [sp, #44]	; 0x2c
20005a7a:	1dc3      	adds	r3, r0, #7
20005a7c:	f023 0307 	bic.w	r3, r3, #7
20005a80:	f103 0108 	add.w	r1, r3, #8
20005a84:	910b      	str	r1, [sp, #44]	; 0x2c
20005a86:	f8d3 8004 	ldr.w	r8, [r3, #4]
20005a8a:	f8d3 a000 	ldr.w	sl, [r3]
20005a8e:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
20005a92:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
20005a96:	f7ff bb11 	b.w	200050bc <_vfprintf_r+0x7dc>
20005a9a:	462a      	mov	r2, r5
20005a9c:	4645      	mov	r5, r8
20005a9e:	4690      	mov	r8, r2
20005aa0:	605c      	str	r4, [r3, #4]
20005aa2:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005aa6:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20005aaa:	3201      	adds	r2, #1
20005aac:	f8c3 8000 	str.w	r8, [r3]
20005ab0:	1909      	adds	r1, r1, r4
20005ab2:	2a07      	cmp	r2, #7
20005ab4:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20005ab8:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005abc:	f300 82ea 	bgt.w	20006094 <_vfprintf_r+0x17b4>
20005ac0:	3308      	adds	r3, #8
20005ac2:	990a      	ldr	r1, [sp, #40]	; 0x28
20005ac4:	f011 0f01 	tst.w	r1, #1
20005ac8:	f43f a9d1 	beq.w	20004e6e <_vfprintf_r+0x58e>
20005acc:	2201      	movs	r2, #1
20005ace:	605a      	str	r2, [r3, #4]
20005ad0:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005ad4:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20005ad8:	3201      	adds	r2, #1
20005ada:	981d      	ldr	r0, [sp, #116]	; 0x74
20005adc:	3101      	adds	r1, #1
20005ade:	2a07      	cmp	r2, #7
20005ae0:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20005ae4:	6018      	str	r0, [r3, #0]
20005ae6:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005aea:	f73f ad5b 	bgt.w	200055a4 <_vfprintf_r+0xcc4>
20005aee:	3308      	adds	r3, #8
20005af0:	f7ff b9bd 	b.w	20004e6e <_vfprintf_r+0x58e>
20005af4:	232d      	movs	r3, #45	; 0x2d
20005af6:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
20005afa:	f7ff baf2 	b.w	200050e2 <_vfprintf_r+0x802>
20005afe:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005b02:	4648      	mov	r0, r9
20005b04:	4631      	mov	r1, r6
20005b06:	320c      	adds	r2, #12
20005b08:	f7fe fedc 	bl	200048c4 <__sprint_r>
20005b0c:	2800      	cmp	r0, #0
20005b0e:	f47f a807 	bne.w	20004b20 <_vfprintf_r+0x240>
20005b12:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005b16:	3304      	adds	r3, #4
20005b18:	e456      	b.n	200053c8 <_vfprintf_r+0xae8>
20005b1a:	2301      	movs	r3, #1
20005b1c:	6063      	str	r3, [r4, #4]
20005b1e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005b22:	f649 730c 	movw	r3, #40716	; 0x9f0c
20005b26:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005b2a:	6023      	str	r3, [r4, #0]
20005b2c:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20005b30:	3201      	adds	r2, #1
20005b32:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005b36:	3301      	adds	r3, #1
20005b38:	2a07      	cmp	r2, #7
20005b3a:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20005b3e:	bfd8      	it	le
20005b40:	f104 0308 	addle.w	r3, r4, #8
20005b44:	f300 8187 	bgt.w	20005e56 <_vfprintf_r+0x1576>
20005b48:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
20005b4c:	b93a      	cbnz	r2, 20005b5e <_vfprintf_r+0x127e>
20005b4e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
20005b50:	b92a      	cbnz	r2, 20005b5e <_vfprintf_r+0x127e>
20005b52:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20005b56:	f01c 0f01 	tst.w	ip, #1
20005b5a:	f43f a988 	beq.w	20004e6e <_vfprintf_r+0x58e>
20005b5e:	2201      	movs	r2, #1
20005b60:	605a      	str	r2, [r3, #4]
20005b62:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005b66:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20005b6a:	3201      	adds	r2, #1
20005b6c:	981d      	ldr	r0, [sp, #116]	; 0x74
20005b6e:	3101      	adds	r1, #1
20005b70:	2a07      	cmp	r2, #7
20005b72:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20005b76:	6018      	str	r0, [r3, #0]
20005b78:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005b7c:	f300 8179 	bgt.w	20005e72 <_vfprintf_r+0x1592>
20005b80:	3308      	adds	r3, #8
20005b82:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
20005b86:	427f      	negs	r7, r7
20005b88:	2f00      	cmp	r7, #0
20005b8a:	f340 81b3 	ble.w	20005ef4 <_vfprintf_r+0x1614>
20005b8e:	2f10      	cmp	r7, #16
20005b90:	f8df 8650 	ldr.w	r8, [pc, #1616]	; 200061e4 <_vfprintf_r+0x1904>
20005b94:	f340 81d2 	ble.w	20005f3c <_vfprintf_r+0x165c>
20005b98:	4642      	mov	r2, r8
20005b9a:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
20005b9e:	46a8      	mov	r8, r5
20005ba0:	2410      	movs	r4, #16
20005ba2:	f10a 0a0c 	add.w	sl, sl, #12
20005ba6:	4615      	mov	r5, r2
20005ba8:	e003      	b.n	20005bb2 <_vfprintf_r+0x12d2>
20005baa:	3f10      	subs	r7, #16
20005bac:	2f10      	cmp	r7, #16
20005bae:	f340 81c2 	ble.w	20005f36 <_vfprintf_r+0x1656>
20005bb2:	605c      	str	r4, [r3, #4]
20005bb4:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005bb8:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20005bbc:	3201      	adds	r2, #1
20005bbe:	601d      	str	r5, [r3, #0]
20005bc0:	3110      	adds	r1, #16
20005bc2:	2a07      	cmp	r2, #7
20005bc4:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20005bc8:	f103 0308 	add.w	r3, r3, #8
20005bcc:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005bd0:	ddeb      	ble.n	20005baa <_vfprintf_r+0x12ca>
20005bd2:	4648      	mov	r0, r9
20005bd4:	4631      	mov	r1, r6
20005bd6:	4652      	mov	r2, sl
20005bd8:	f7fe fe74 	bl	200048c4 <__sprint_r>
20005bdc:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005be0:	3304      	adds	r3, #4
20005be2:	2800      	cmp	r0, #0
20005be4:	d0e1      	beq.n	20005baa <_vfprintf_r+0x12ca>
20005be6:	f7fe bf9b 	b.w	20004b20 <_vfprintf_r+0x240>
20005bea:	990b      	ldr	r1, [sp, #44]	; 0x2c
20005bec:	1c6b      	adds	r3, r5, #1
20005bee:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20005bf0:	f042 0220 	orr.w	r2, r2, #32
20005bf4:	920a      	str	r2, [sp, #40]	; 0x28
20005bf6:	786a      	ldrb	r2, [r5, #1]
20005bf8:	910b      	str	r1, [sp, #44]	; 0x2c
20005bfa:	f7fe bf1c 	b.w	20004a36 <_vfprintf_r+0x156>
20005bfe:	4650      	mov	r0, sl
20005c00:	4641      	mov	r1, r8
20005c02:	f002 fff1 	bl	20008be8 <__isnand>
20005c06:	2800      	cmp	r0, #0
20005c08:	f040 80ff 	bne.w	20005e0a <_vfprintf_r+0x152a>
20005c0c:	f1b7 3fff 	cmp.w	r7, #4294967295
20005c10:	f000 8251 	beq.w	200060b6 <_vfprintf_r+0x17d6>
20005c14:	9816      	ldr	r0, [sp, #88]	; 0x58
20005c16:	2867      	cmp	r0, #103	; 0x67
20005c18:	bf14      	ite	ne
20005c1a:	2300      	movne	r3, #0
20005c1c:	2301      	moveq	r3, #1
20005c1e:	2847      	cmp	r0, #71	; 0x47
20005c20:	bf08      	it	eq
20005c22:	f043 0301 	orreq.w	r3, r3, #1
20005c26:	b113      	cbz	r3, 20005c2e <_vfprintf_r+0x134e>
20005c28:	2f00      	cmp	r7, #0
20005c2a:	bf08      	it	eq
20005c2c:	2701      	moveq	r7, #1
20005c2e:	f50d 60ab 	add.w	r0, sp, #1368	; 0x558
20005c32:	4643      	mov	r3, r8
20005c34:	4652      	mov	r2, sl
20005c36:	990a      	ldr	r1, [sp, #40]	; 0x28
20005c38:	e9c0 2300 	strd	r2, r3, [r0]
20005c3c:	f8dd 355c 	ldr.w	r3, [sp, #1372]	; 0x55c
20005c40:	f441 7180 	orr.w	r1, r1, #256	; 0x100
20005c44:	910a      	str	r1, [sp, #40]	; 0x28
20005c46:	2b00      	cmp	r3, #0
20005c48:	f2c0 8264 	blt.w	20006114 <_vfprintf_r+0x1834>
20005c4c:	2100      	movs	r1, #0
20005c4e:	9117      	str	r1, [sp, #92]	; 0x5c
20005c50:	9816      	ldr	r0, [sp, #88]	; 0x58
20005c52:	2866      	cmp	r0, #102	; 0x66
20005c54:	bf14      	ite	ne
20005c56:	2300      	movne	r3, #0
20005c58:	2301      	moveq	r3, #1
20005c5a:	2846      	cmp	r0, #70	; 0x46
20005c5c:	bf08      	it	eq
20005c5e:	f043 0301 	orreq.w	r3, r3, #1
20005c62:	9310      	str	r3, [sp, #64]	; 0x40
20005c64:	2b00      	cmp	r3, #0
20005c66:	f000 81d1 	beq.w	2000600c <_vfprintf_r+0x172c>
20005c6a:	46bc      	mov	ip, r7
20005c6c:	2303      	movs	r3, #3
20005c6e:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
20005c72:	f50d 61ae 	add.w	r1, sp, #1392	; 0x570
20005c76:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
20005c7a:	4648      	mov	r0, r9
20005c7c:	9300      	str	r3, [sp, #0]
20005c7e:	9102      	str	r1, [sp, #8]
20005c80:	f50d 61ac 	add.w	r1, sp, #1376	; 0x560
20005c84:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20005c88:	310c      	adds	r1, #12
20005c8a:	f8cd c004 	str.w	ip, [sp, #4]
20005c8e:	9103      	str	r1, [sp, #12]
20005c90:	f50d 61ad 	add.w	r1, sp, #1384	; 0x568
20005c94:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
20005c98:	9104      	str	r1, [sp, #16]
20005c9a:	f000 fbc5 	bl	20006428 <_dtoa_r>
20005c9e:	9a16      	ldr	r2, [sp, #88]	; 0x58
20005ca0:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
20005ca4:	f1b2 0367 	subs.w	r3, r2, #103	; 0x67
20005ca8:	bf18      	it	ne
20005caa:	2301      	movne	r3, #1
20005cac:	2a47      	cmp	r2, #71	; 0x47
20005cae:	bf0c      	ite	eq
20005cb0:	2300      	moveq	r3, #0
20005cb2:	f003 0301 	andne.w	r3, r3, #1
20005cb6:	9013      	str	r0, [sp, #76]	; 0x4c
20005cb8:	b933      	cbnz	r3, 20005cc8 <_vfprintf_r+0x13e8>
20005cba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20005cbc:	f013 0f01 	tst.w	r3, #1
20005cc0:	bf08      	it	eq
20005cc2:	f8dd b568 	ldreq.w	fp, [sp, #1384]	; 0x568
20005cc6:	d016      	beq.n	20005cf6 <_vfprintf_r+0x1416>
20005cc8:	9813      	ldr	r0, [sp, #76]	; 0x4c
20005cca:	9910      	ldr	r1, [sp, #64]	; 0x40
20005ccc:	eb00 0b0c 	add.w	fp, r0, ip
20005cd0:	b131      	cbz	r1, 20005ce0 <_vfprintf_r+0x1400>
20005cd2:	7803      	ldrb	r3, [r0, #0]
20005cd4:	2b30      	cmp	r3, #48	; 0x30
20005cd6:	f000 80da 	beq.w	20005e8e <_vfprintf_r+0x15ae>
20005cda:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
20005cde:	449b      	add	fp, r3
20005ce0:	4650      	mov	r0, sl
20005ce2:	2200      	movs	r2, #0
20005ce4:	2300      	movs	r3, #0
20005ce6:	4641      	mov	r1, r8
20005ce8:	f003 fb56 	bl	20009398 <__aeabi_dcmpeq>
20005cec:	2800      	cmp	r0, #0
20005cee:	f000 81c2 	beq.w	20006076 <_vfprintf_r+0x1796>
20005cf2:	f8cd b568 	str.w	fp, [sp, #1384]	; 0x568
20005cf6:	9a16      	ldr	r2, [sp, #88]	; 0x58
20005cf8:	9813      	ldr	r0, [sp, #76]	; 0x4c
20005cfa:	2a67      	cmp	r2, #103	; 0x67
20005cfc:	bf14      	ite	ne
20005cfe:	2300      	movne	r3, #0
20005d00:	2301      	moveq	r3, #1
20005d02:	2a47      	cmp	r2, #71	; 0x47
20005d04:	bf08      	it	eq
20005d06:	f043 0301 	orreq.w	r3, r3, #1
20005d0a:	ebc0 000b 	rsb	r0, r0, fp
20005d0e:	901a      	str	r0, [sp, #104]	; 0x68
20005d10:	2b00      	cmp	r3, #0
20005d12:	f000 818a 	beq.w	2000602a <_vfprintf_r+0x174a>
20005d16:	f8dd 1570 	ldr.w	r1, [sp, #1392]	; 0x570
20005d1a:	f111 0f03 	cmn.w	r1, #3
20005d1e:	9110      	str	r1, [sp, #64]	; 0x40
20005d20:	db02      	blt.n	20005d28 <_vfprintf_r+0x1448>
20005d22:	428f      	cmp	r7, r1
20005d24:	f280 818c 	bge.w	20006040 <_vfprintf_r+0x1760>
20005d28:	9a16      	ldr	r2, [sp, #88]	; 0x58
20005d2a:	3a02      	subs	r2, #2
20005d2c:	9216      	str	r2, [sp, #88]	; 0x58
20005d2e:	9910      	ldr	r1, [sp, #64]	; 0x40
20005d30:	9a16      	ldr	r2, [sp, #88]	; 0x58
20005d32:	1e4b      	subs	r3, r1, #1
20005d34:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
20005d38:	2b00      	cmp	r3, #0
20005d3a:	f88d 2560 	strb.w	r2, [sp, #1376]	; 0x560
20005d3e:	f2c0 8234 	blt.w	200061aa <_vfprintf_r+0x18ca>
20005d42:	222b      	movs	r2, #43	; 0x2b
20005d44:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
20005d48:	2b09      	cmp	r3, #9
20005d4a:	f300 81b6 	bgt.w	200060ba <_vfprintf_r+0x17da>
20005d4e:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
20005d52:	3330      	adds	r3, #48	; 0x30
20005d54:	3204      	adds	r2, #4
20005d56:	f88d 3563 	strb.w	r3, [sp, #1379]	; 0x563
20005d5a:	2330      	movs	r3, #48	; 0x30
20005d5c:	f88d 3562 	strb.w	r3, [sp, #1378]	; 0x562
20005d60:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
20005d64:	981a      	ldr	r0, [sp, #104]	; 0x68
20005d66:	991a      	ldr	r1, [sp, #104]	; 0x68
20005d68:	1ad3      	subs	r3, r2, r3
20005d6a:	1818      	adds	r0, r3, r0
20005d6c:	931c      	str	r3, [sp, #112]	; 0x70
20005d6e:	2901      	cmp	r1, #1
20005d70:	9010      	str	r0, [sp, #64]	; 0x40
20005d72:	f340 8210 	ble.w	20006196 <_vfprintf_r+0x18b6>
20005d76:	9810      	ldr	r0, [sp, #64]	; 0x40
20005d78:	3001      	adds	r0, #1
20005d7a:	9010      	str	r0, [sp, #64]	; 0x40
20005d7c:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
20005d80:	910c      	str	r1, [sp, #48]	; 0x30
20005d82:	9817      	ldr	r0, [sp, #92]	; 0x5c
20005d84:	2800      	cmp	r0, #0
20005d86:	f000 816e 	beq.w	20006066 <_vfprintf_r+0x1786>
20005d8a:	232d      	movs	r3, #45	; 0x2d
20005d8c:	2100      	movs	r1, #0
20005d8e:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
20005d92:	9117      	str	r1, [sp, #92]	; 0x5c
20005d94:	f7fe bf74 	b.w	20004c80 <_vfprintf_r+0x3a0>
20005d98:	9a10      	ldr	r2, [sp, #64]	; 0x40
20005d9a:	f04f 0c00 	mov.w	ip, #0
20005d9e:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20005da2:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
20005da6:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
20005daa:	920c      	str	r2, [sp, #48]	; 0x30
20005dac:	f7fe bf67 	b.w	20004c7e <_vfprintf_r+0x39e>
20005db0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20005db2:	f012 0f40 	tst.w	r2, #64	; 0x40
20005db6:	bf17      	itett	ne
20005db8:	980b      	ldrne	r0, [sp, #44]	; 0x2c
20005dba:	9a0b      	ldreq	r2, [sp, #44]	; 0x2c
20005dbc:	9911      	ldrne	r1, [sp, #68]	; 0x44
20005dbe:	f100 0a04 	addne.w	sl, r0, #4
20005dc2:	bf11      	iteee	ne
20005dc4:	6803      	ldrne	r3, [r0, #0]
20005dc6:	f102 0a04 	addeq.w	sl, r2, #4
20005dca:	6813      	ldreq	r3, [r2, #0]
20005dcc:	9811      	ldreq	r0, [sp, #68]	; 0x44
20005dce:	bf14      	ite	ne
20005dd0:	8019      	strhne	r1, [r3, #0]
20005dd2:	6018      	streq	r0, [r3, #0]
20005dd4:	f7fe bdec 	b.w	200049b0 <_vfprintf_r+0xd0>
20005dd8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20005dda:	1d13      	adds	r3, r2, #4
20005ddc:	930b      	str	r3, [sp, #44]	; 0x2c
20005dde:	6811      	ldr	r1, [r2, #0]
20005de0:	2301      	movs	r3, #1
20005de2:	1e0a      	subs	r2, r1, #0
20005de4:	bf18      	it	ne
20005de6:	2201      	movne	r2, #1
20005de8:	468a      	mov	sl, r1
20005dea:	f04f 0b00 	mov.w	fp, #0
20005dee:	f7fe bf09 	b.w	20004c04 <_vfprintf_r+0x324>
20005df2:	980b      	ldr	r0, [sp, #44]	; 0x2c
20005df4:	1d02      	adds	r2, r0, #4
20005df6:	920b      	str	r2, [sp, #44]	; 0x2c
20005df8:	6801      	ldr	r1, [r0, #0]
20005dfa:	1e0a      	subs	r2, r1, #0
20005dfc:	bf18      	it	ne
20005dfe:	2201      	movne	r2, #1
20005e00:	468a      	mov	sl, r1
20005e02:	f04f 0b00 	mov.w	fp, #0
20005e06:	f7fe befd 	b.w	20004c04 <_vfprintf_r+0x324>
20005e0a:	f649 62ec 	movw	r2, #40684	; 0x9eec
20005e0e:	f649 63e8 	movw	r3, #40680	; 0x9ee8
20005e12:	9916      	ldr	r1, [sp, #88]	; 0x58
20005e14:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005e18:	f2c2 0200 	movt	r2, #8192	; 0x2000
20005e1c:	2003      	movs	r0, #3
20005e1e:	2947      	cmp	r1, #71	; 0x47
20005e20:	bfd8      	it	le
20005e22:	461a      	movle	r2, r3
20005e24:	9213      	str	r2, [sp, #76]	; 0x4c
20005e26:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20005e28:	900c      	str	r0, [sp, #48]	; 0x30
20005e2a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
20005e2e:	f8cd b05c 	str.w	fp, [sp, #92]	; 0x5c
20005e32:	920a      	str	r2, [sp, #40]	; 0x28
20005e34:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20005e38:	9010      	str	r0, [sp, #64]	; 0x40
20005e3a:	f7fe bf20 	b.w	20004c7e <_vfprintf_r+0x39e>
20005e3e:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005e42:	4648      	mov	r0, r9
20005e44:	4631      	mov	r1, r6
20005e46:	320c      	adds	r2, #12
20005e48:	f7fe fd3c 	bl	200048c4 <__sprint_r>
20005e4c:	2800      	cmp	r0, #0
20005e4e:	f47e ae67 	bne.w	20004b20 <_vfprintf_r+0x240>
20005e52:	f7fe be62 	b.w	20004b1a <_vfprintf_r+0x23a>
20005e56:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005e5a:	4648      	mov	r0, r9
20005e5c:	4631      	mov	r1, r6
20005e5e:	320c      	adds	r2, #12
20005e60:	f7fe fd30 	bl	200048c4 <__sprint_r>
20005e64:	2800      	cmp	r0, #0
20005e66:	f47e ae5b 	bne.w	20004b20 <_vfprintf_r+0x240>
20005e6a:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005e6e:	3304      	adds	r3, #4
20005e70:	e66a      	b.n	20005b48 <_vfprintf_r+0x1268>
20005e72:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005e76:	4648      	mov	r0, r9
20005e78:	4631      	mov	r1, r6
20005e7a:	320c      	adds	r2, #12
20005e7c:	f7fe fd22 	bl	200048c4 <__sprint_r>
20005e80:	2800      	cmp	r0, #0
20005e82:	f47e ae4d 	bne.w	20004b20 <_vfprintf_r+0x240>
20005e86:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005e8a:	3304      	adds	r3, #4
20005e8c:	e679      	b.n	20005b82 <_vfprintf_r+0x12a2>
20005e8e:	4650      	mov	r0, sl
20005e90:	2200      	movs	r2, #0
20005e92:	2300      	movs	r3, #0
20005e94:	4641      	mov	r1, r8
20005e96:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
20005e9a:	f003 fa7d 	bl	20009398 <__aeabi_dcmpeq>
20005e9e:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
20005ea2:	2800      	cmp	r0, #0
20005ea4:	f47f af19 	bne.w	20005cda <_vfprintf_r+0x13fa>
20005ea8:	f1cc 0301 	rsb	r3, ip, #1
20005eac:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
20005eb0:	e715      	b.n	20005cde <_vfprintf_r+0x13fe>
20005eb2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20005eb4:	4252      	negs	r2, r2
20005eb6:	920f      	str	r2, [sp, #60]	; 0x3c
20005eb8:	f7ff b887 	b.w	20004fca <_vfprintf_r+0x6ea>
20005ebc:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005ec0:	4648      	mov	r0, r9
20005ec2:	4631      	mov	r1, r6
20005ec4:	320c      	adds	r2, #12
20005ec6:	f7fe fcfd 	bl	200048c4 <__sprint_r>
20005eca:	2800      	cmp	r0, #0
20005ecc:	f47e ae28 	bne.w	20004b20 <_vfprintf_r+0x240>
20005ed0:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005ed4:	3304      	adds	r3, #4
20005ed6:	f7ff ba93 	b.w	20005400 <_vfprintf_r+0xb20>
20005eda:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005ede:	4648      	mov	r0, r9
20005ee0:	4631      	mov	r1, r6
20005ee2:	320c      	adds	r2, #12
20005ee4:	f7fe fcee 	bl	200048c4 <__sprint_r>
20005ee8:	2800      	cmp	r0, #0
20005eea:	f47e ae19 	bne.w	20004b20 <_vfprintf_r+0x240>
20005eee:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005ef2:	3304      	adds	r3, #4
20005ef4:	991a      	ldr	r1, [sp, #104]	; 0x68
20005ef6:	9813      	ldr	r0, [sp, #76]	; 0x4c
20005ef8:	6059      	str	r1, [r3, #4]
20005efa:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005efe:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20005f02:	6018      	str	r0, [r3, #0]
20005f04:	3201      	adds	r2, #1
20005f06:	981a      	ldr	r0, [sp, #104]	; 0x68
20005f08:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005f0c:	1809      	adds	r1, r1, r0
20005f0e:	2a07      	cmp	r2, #7
20005f10:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20005f14:	f73f ab46 	bgt.w	200055a4 <_vfprintf_r+0xcc4>
20005f18:	3308      	adds	r3, #8
20005f1a:	f7fe bfa8 	b.w	20004e6e <_vfprintf_r+0x58e>
20005f1e:	2100      	movs	r1, #0
20005f20:	9117      	str	r1, [sp, #92]	; 0x5c
20005f22:	f7fe fc9f 	bl	20004864 <strlen>
20005f26:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20005f2a:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
20005f2e:	9010      	str	r0, [sp, #64]	; 0x40
20005f30:	920c      	str	r2, [sp, #48]	; 0x30
20005f32:	f7fe bea4 	b.w	20004c7e <_vfprintf_r+0x39e>
20005f36:	462a      	mov	r2, r5
20005f38:	4645      	mov	r5, r8
20005f3a:	4690      	mov	r8, r2
20005f3c:	605f      	str	r7, [r3, #4]
20005f3e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005f42:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20005f46:	3201      	adds	r2, #1
20005f48:	f8c3 8000 	str.w	r8, [r3]
20005f4c:	19c9      	adds	r1, r1, r7
20005f4e:	2a07      	cmp	r2, #7
20005f50:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20005f54:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005f58:	dcbf      	bgt.n	20005eda <_vfprintf_r+0x15fa>
20005f5a:	3308      	adds	r3, #8
20005f5c:	e7ca      	b.n	20005ef4 <_vfprintf_r+0x1614>
20005f5e:	9a18      	ldr	r2, [sp, #96]	; 0x60
20005f60:	9913      	ldr	r1, [sp, #76]	; 0x4c
20005f62:	1a51      	subs	r1, r2, r1
20005f64:	9110      	str	r1, [sp, #64]	; 0x40
20005f66:	f7fe be82 	b.w	20004c6e <_vfprintf_r+0x38e>
20005f6a:	4648      	mov	r0, r9
20005f6c:	4631      	mov	r1, r6
20005f6e:	f000 f949 	bl	20006204 <__swsetup_r>
20005f72:	2800      	cmp	r0, #0
20005f74:	f47e add8 	bne.w	20004b28 <_vfprintf_r+0x248>
20005f78:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
20005f7c:	fa1f f38c 	uxth.w	r3, ip
20005f80:	f7fe bcf6 	b.w	20004970 <_vfprintf_r+0x90>
20005f84:	2f06      	cmp	r7, #6
20005f86:	bf28      	it	cs
20005f88:	2706      	movcs	r7, #6
20005f8a:	f649 7104 	movw	r1, #40708	; 0x9f04
20005f8e:	f2c2 0100 	movt	r1, #8192	; 0x2000
20005f92:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
20005f96:	9710      	str	r7, [sp, #64]	; 0x40
20005f98:	9113      	str	r1, [sp, #76]	; 0x4c
20005f9a:	920c      	str	r2, [sp, #48]	; 0x30
20005f9c:	f7fe bfe8 	b.w	20004f70 <_vfprintf_r+0x690>
20005fa0:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005fa4:	4648      	mov	r0, r9
20005fa6:	4631      	mov	r1, r6
20005fa8:	320c      	adds	r2, #12
20005faa:	f7fe fc8b 	bl	200048c4 <__sprint_r>
20005fae:	2800      	cmp	r0, #0
20005fb0:	f47e adb6 	bne.w	20004b20 <_vfprintf_r+0x240>
20005fb4:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005fb8:	3304      	adds	r3, #4
20005fba:	f7ff bbc8 	b.w	2000574e <_vfprintf_r+0xe6e>
20005fbe:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005fc2:	4648      	mov	r0, r9
20005fc4:	4631      	mov	r1, r6
20005fc6:	320c      	adds	r2, #12
20005fc8:	f7fe fc7c 	bl	200048c4 <__sprint_r>
20005fcc:	2800      	cmp	r0, #0
20005fce:	f47e ada7 	bne.w	20004b20 <_vfprintf_r+0x240>
20005fd2:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005fd6:	3304      	adds	r3, #4
20005fd8:	f7ff bace 	b.w	20005578 <_vfprintf_r+0xc98>
20005fdc:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005fe0:	4648      	mov	r0, r9
20005fe2:	4631      	mov	r1, r6
20005fe4:	320c      	adds	r2, #12
20005fe6:	f7fe fc6d 	bl	200048c4 <__sprint_r>
20005fea:	2800      	cmp	r0, #0
20005fec:	f47e ad98 	bne.w	20004b20 <_vfprintf_r+0x240>
20005ff0:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20005ff4:	3404      	adds	r4, #4
20005ff6:	f7ff baa9 	b.w	2000554c <_vfprintf_r+0xc6c>
20005ffa:	9710      	str	r7, [sp, #64]	; 0x40
20005ffc:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
20006000:	9017      	str	r0, [sp, #92]	; 0x5c
20006002:	970c      	str	r7, [sp, #48]	; 0x30
20006004:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20006008:	f7fe be39 	b.w	20004c7e <_vfprintf_r+0x39e>
2000600c:	9916      	ldr	r1, [sp, #88]	; 0x58
2000600e:	2965      	cmp	r1, #101	; 0x65
20006010:	bf14      	ite	ne
20006012:	2300      	movne	r3, #0
20006014:	2301      	moveq	r3, #1
20006016:	2945      	cmp	r1, #69	; 0x45
20006018:	bf08      	it	eq
2000601a:	f043 0301 	orreq.w	r3, r3, #1
2000601e:	2b00      	cmp	r3, #0
20006020:	d046      	beq.n	200060b0 <_vfprintf_r+0x17d0>
20006022:	f107 0c01 	add.w	ip, r7, #1
20006026:	2302      	movs	r3, #2
20006028:	e621      	b.n	20005c6e <_vfprintf_r+0x138e>
2000602a:	9b16      	ldr	r3, [sp, #88]	; 0x58
2000602c:	2b65      	cmp	r3, #101	; 0x65
2000602e:	dd76      	ble.n	2000611e <_vfprintf_r+0x183e>
20006030:	9a16      	ldr	r2, [sp, #88]	; 0x58
20006032:	2a66      	cmp	r2, #102	; 0x66
20006034:	bf1c      	itt	ne
20006036:	f8dd 3570 	ldrne.w	r3, [sp, #1392]	; 0x570
2000603a:	9310      	strne	r3, [sp, #64]	; 0x40
2000603c:	f000 8083 	beq.w	20006146 <_vfprintf_r+0x1866>
20006040:	9b1a      	ldr	r3, [sp, #104]	; 0x68
20006042:	9810      	ldr	r0, [sp, #64]	; 0x40
20006044:	4283      	cmp	r3, r0
20006046:	dc6e      	bgt.n	20006126 <_vfprintf_r+0x1846>
20006048:	990a      	ldr	r1, [sp, #40]	; 0x28
2000604a:	f011 0f01 	tst.w	r1, #1
2000604e:	f040 808e 	bne.w	2000616e <_vfprintf_r+0x188e>
20006052:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
20006056:	2367      	movs	r3, #103	; 0x67
20006058:	920c      	str	r2, [sp, #48]	; 0x30
2000605a:	9316      	str	r3, [sp, #88]	; 0x58
2000605c:	e691      	b.n	20005d82 <_vfprintf_r+0x14a2>
2000605e:	2700      	movs	r7, #0
20006060:	461d      	mov	r5, r3
20006062:	f7fe bce9 	b.w	20004a38 <_vfprintf_r+0x158>
20006066:	9910      	ldr	r1, [sp, #64]	; 0x40
20006068:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
2000606c:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
20006070:	910c      	str	r1, [sp, #48]	; 0x30
20006072:	f7fe be04 	b.w	20004c7e <_vfprintf_r+0x39e>
20006076:	f8dd 3568 	ldr.w	r3, [sp, #1384]	; 0x568
2000607a:	459b      	cmp	fp, r3
2000607c:	bf98      	it	ls
2000607e:	469b      	movls	fp, r3
20006080:	f67f ae39 	bls.w	20005cf6 <_vfprintf_r+0x1416>
20006084:	2230      	movs	r2, #48	; 0x30
20006086:	f803 2b01 	strb.w	r2, [r3], #1
2000608a:	459b      	cmp	fp, r3
2000608c:	f8cd 3568 	str.w	r3, [sp, #1384]	; 0x568
20006090:	d8f9      	bhi.n	20006086 <_vfprintf_r+0x17a6>
20006092:	e630      	b.n	20005cf6 <_vfprintf_r+0x1416>
20006094:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20006098:	4648      	mov	r0, r9
2000609a:	4631      	mov	r1, r6
2000609c:	320c      	adds	r2, #12
2000609e:	f7fe fc11 	bl	200048c4 <__sprint_r>
200060a2:	2800      	cmp	r0, #0
200060a4:	f47e ad3c 	bne.w	20004b20 <_vfprintf_r+0x240>
200060a8:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200060ac:	3304      	adds	r3, #4
200060ae:	e508      	b.n	20005ac2 <_vfprintf_r+0x11e2>
200060b0:	46bc      	mov	ip, r7
200060b2:	3302      	adds	r3, #2
200060b4:	e5db      	b.n	20005c6e <_vfprintf_r+0x138e>
200060b6:	3707      	adds	r7, #7
200060b8:	e5b9      	b.n	20005c2e <_vfprintf_r+0x134e>
200060ba:	f246 6c67 	movw	ip, #26215	; 0x6667
200060be:	f50d 6190 	add.w	r1, sp, #1152	; 0x480
200060c2:	3103      	adds	r1, #3
200060c4:	f2c6 6c66 	movt	ip, #26214	; 0x6666
200060c8:	fb8c 2003 	smull	r2, r0, ip, r3
200060cc:	17da      	asrs	r2, r3, #31
200060ce:	ebc2 02a0 	rsb	r2, r2, r0, asr #2
200060d2:	eb02 0082 	add.w	r0, r2, r2, lsl #2
200060d6:	eba3 0040 	sub.w	r0, r3, r0, lsl #1
200060da:	4613      	mov	r3, r2
200060dc:	3030      	adds	r0, #48	; 0x30
200060de:	2a09      	cmp	r2, #9
200060e0:	f801 0d01 	strb.w	r0, [r1, #-1]!
200060e4:	dcf0      	bgt.n	200060c8 <_vfprintf_r+0x17e8>
200060e6:	3330      	adds	r3, #48	; 0x30
200060e8:	1e48      	subs	r0, r1, #1
200060ea:	b2da      	uxtb	r2, r3
200060ec:	f801 2c01 	strb.w	r2, [r1, #-1]
200060f0:	9b07      	ldr	r3, [sp, #28]
200060f2:	4283      	cmp	r3, r0
200060f4:	d96a      	bls.n	200061cc <_vfprintf_r+0x18ec>
200060f6:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
200060fa:	3303      	adds	r3, #3
200060fc:	e001      	b.n	20006102 <_vfprintf_r+0x1822>
200060fe:	f811 2b01 	ldrb.w	r2, [r1], #1
20006102:	f803 2c01 	strb.w	r2, [r3, #-1]
20006106:	461a      	mov	r2, r3
20006108:	f8dd c01c 	ldr.w	ip, [sp, #28]
2000610c:	3301      	adds	r3, #1
2000610e:	458c      	cmp	ip, r1
20006110:	d8f5      	bhi.n	200060fe <_vfprintf_r+0x181e>
20006112:	e625      	b.n	20005d60 <_vfprintf_r+0x1480>
20006114:	222d      	movs	r2, #45	; 0x2d
20006116:	f108 4800 	add.w	r8, r8, #2147483648	; 0x80000000
2000611a:	9217      	str	r2, [sp, #92]	; 0x5c
2000611c:	e598      	b.n	20005c50 <_vfprintf_r+0x1370>
2000611e:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
20006122:	9010      	str	r0, [sp, #64]	; 0x40
20006124:	e603      	b.n	20005d2e <_vfprintf_r+0x144e>
20006126:	9b10      	ldr	r3, [sp, #64]	; 0x40
20006128:	991a      	ldr	r1, [sp, #104]	; 0x68
2000612a:	2b00      	cmp	r3, #0
2000612c:	bfda      	itte	le
2000612e:	9810      	ldrle	r0, [sp, #64]	; 0x40
20006130:	f1c0 0302 	rsble	r3, r0, #2
20006134:	2301      	movgt	r3, #1
20006136:	185b      	adds	r3, r3, r1
20006138:	2267      	movs	r2, #103	; 0x67
2000613a:	9310      	str	r3, [sp, #64]	; 0x40
2000613c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
20006140:	9216      	str	r2, [sp, #88]	; 0x58
20006142:	930c      	str	r3, [sp, #48]	; 0x30
20006144:	e61d      	b.n	20005d82 <_vfprintf_r+0x14a2>
20006146:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
2000614a:	2800      	cmp	r0, #0
2000614c:	9010      	str	r0, [sp, #64]	; 0x40
2000614e:	dd31      	ble.n	200061b4 <_vfprintf_r+0x18d4>
20006150:	b91f      	cbnz	r7, 2000615a <_vfprintf_r+0x187a>
20006152:	990a      	ldr	r1, [sp, #40]	; 0x28
20006154:	f011 0f01 	tst.w	r1, #1
20006158:	d00e      	beq.n	20006178 <_vfprintf_r+0x1898>
2000615a:	9810      	ldr	r0, [sp, #64]	; 0x40
2000615c:	2166      	movs	r1, #102	; 0x66
2000615e:	9116      	str	r1, [sp, #88]	; 0x58
20006160:	1c43      	adds	r3, r0, #1
20006162:	19db      	adds	r3, r3, r7
20006164:	9310      	str	r3, [sp, #64]	; 0x40
20006166:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
2000616a:	920c      	str	r2, [sp, #48]	; 0x30
2000616c:	e609      	b.n	20005d82 <_vfprintf_r+0x14a2>
2000616e:	9810      	ldr	r0, [sp, #64]	; 0x40
20006170:	2167      	movs	r1, #103	; 0x67
20006172:	9116      	str	r1, [sp, #88]	; 0x58
20006174:	3001      	adds	r0, #1
20006176:	9010      	str	r0, [sp, #64]	; 0x40
20006178:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
2000617c:	920c      	str	r2, [sp, #48]	; 0x30
2000617e:	e600      	b.n	20005d82 <_vfprintf_r+0x14a2>
20006180:	990b      	ldr	r1, [sp, #44]	; 0x2c
20006182:	781a      	ldrb	r2, [r3, #0]
20006184:	680f      	ldr	r7, [r1, #0]
20006186:	3104      	adds	r1, #4
20006188:	910b      	str	r1, [sp, #44]	; 0x2c
2000618a:	2f00      	cmp	r7, #0
2000618c:	bfb8      	it	lt
2000618e:	f04f 37ff 	movlt.w	r7, #4294967295
20006192:	f7fe bc50 	b.w	20004a36 <_vfprintf_r+0x156>
20006196:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20006198:	f012 0f01 	tst.w	r2, #1
2000619c:	bf04      	itt	eq
2000619e:	ea20 73e0 	biceq.w	r3, r0, r0, asr #31
200061a2:	930c      	streq	r3, [sp, #48]	; 0x30
200061a4:	f43f aded 	beq.w	20005d82 <_vfprintf_r+0x14a2>
200061a8:	e5e5      	b.n	20005d76 <_vfprintf_r+0x1496>
200061aa:	222d      	movs	r2, #45	; 0x2d
200061ac:	425b      	negs	r3, r3
200061ae:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
200061b2:	e5c9      	b.n	20005d48 <_vfprintf_r+0x1468>
200061b4:	b977      	cbnz	r7, 200061d4 <_vfprintf_r+0x18f4>
200061b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200061b8:	f013 0f01 	tst.w	r3, #1
200061bc:	d10a      	bne.n	200061d4 <_vfprintf_r+0x18f4>
200061be:	f04f 0c01 	mov.w	ip, #1
200061c2:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
200061c6:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
200061ca:	e5da      	b.n	20005d82 <_vfprintf_r+0x14a2>
200061cc:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
200061d0:	3202      	adds	r2, #2
200061d2:	e5c5      	b.n	20005d60 <_vfprintf_r+0x1480>
200061d4:	3702      	adds	r7, #2
200061d6:	2166      	movs	r1, #102	; 0x66
200061d8:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
200061dc:	9710      	str	r7, [sp, #64]	; 0x40
200061de:	9116      	str	r1, [sp, #88]	; 0x58
200061e0:	920c      	str	r2, [sp, #48]	; 0x30
200061e2:	e5ce      	b.n	20005d82 <_vfprintf_r+0x14a2>
200061e4:	20009ebc 	.word	0x20009ebc

200061e8 <vfprintf>:
200061e8:	b410      	push	{r4}
200061ea:	f24a 143c 	movw	r4, #41276	; 0xa13c
200061ee:	f2c2 0400 	movt	r4, #8192	; 0x2000
200061f2:	468c      	mov	ip, r1
200061f4:	4613      	mov	r3, r2
200061f6:	4601      	mov	r1, r0
200061f8:	4662      	mov	r2, ip
200061fa:	6820      	ldr	r0, [r4, #0]
200061fc:	bc10      	pop	{r4}
200061fe:	f7fe bb6f 	b.w	200048e0 <_vfprintf_r>
20006202:	bf00      	nop

20006204 <__swsetup_r>:
20006204:	b570      	push	{r4, r5, r6, lr}
20006206:	f24a 153c 	movw	r5, #41276	; 0xa13c
2000620a:	f2c2 0500 	movt	r5, #8192	; 0x2000
2000620e:	4606      	mov	r6, r0
20006210:	460c      	mov	r4, r1
20006212:	6828      	ldr	r0, [r5, #0]
20006214:	b110      	cbz	r0, 2000621c <__swsetup_r+0x18>
20006216:	6983      	ldr	r3, [r0, #24]
20006218:	2b00      	cmp	r3, #0
2000621a:	d036      	beq.n	2000628a <__swsetup_r+0x86>
2000621c:	f649 7320 	movw	r3, #40736	; 0x9f20
20006220:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006224:	429c      	cmp	r4, r3
20006226:	d038      	beq.n	2000629a <__swsetup_r+0x96>
20006228:	f649 7340 	movw	r3, #40768	; 0x9f40
2000622c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006230:	429c      	cmp	r4, r3
20006232:	d041      	beq.n	200062b8 <__swsetup_r+0xb4>
20006234:	f649 7360 	movw	r3, #40800	; 0x9f60
20006238:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000623c:	429c      	cmp	r4, r3
2000623e:	bf04      	itt	eq
20006240:	682b      	ldreq	r3, [r5, #0]
20006242:	68dc      	ldreq	r4, [r3, #12]
20006244:	89a2      	ldrh	r2, [r4, #12]
20006246:	4611      	mov	r1, r2
20006248:	b293      	uxth	r3, r2
2000624a:	f013 0f08 	tst.w	r3, #8
2000624e:	4618      	mov	r0, r3
20006250:	bf18      	it	ne
20006252:	6922      	ldrne	r2, [r4, #16]
20006254:	d033      	beq.n	200062be <__swsetup_r+0xba>
20006256:	b31a      	cbz	r2, 200062a0 <__swsetup_r+0x9c>
20006258:	f013 0101 	ands.w	r1, r3, #1
2000625c:	d007      	beq.n	2000626e <__swsetup_r+0x6a>
2000625e:	6963      	ldr	r3, [r4, #20]
20006260:	2100      	movs	r1, #0
20006262:	60a1      	str	r1, [r4, #8]
20006264:	425b      	negs	r3, r3
20006266:	61a3      	str	r3, [r4, #24]
20006268:	b142      	cbz	r2, 2000627c <__swsetup_r+0x78>
2000626a:	2000      	movs	r0, #0
2000626c:	bd70      	pop	{r4, r5, r6, pc}
2000626e:	f013 0f02 	tst.w	r3, #2
20006272:	bf08      	it	eq
20006274:	6961      	ldreq	r1, [r4, #20]
20006276:	60a1      	str	r1, [r4, #8]
20006278:	2a00      	cmp	r2, #0
2000627a:	d1f6      	bne.n	2000626a <__swsetup_r+0x66>
2000627c:	89a3      	ldrh	r3, [r4, #12]
2000627e:	f013 0f80 	tst.w	r3, #128	; 0x80
20006282:	d0f2      	beq.n	2000626a <__swsetup_r+0x66>
20006284:	f04f 30ff 	mov.w	r0, #4294967295
20006288:	bd70      	pop	{r4, r5, r6, pc}
2000628a:	f001 f989 	bl	200075a0 <__sinit>
2000628e:	f649 7320 	movw	r3, #40736	; 0x9f20
20006292:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006296:	429c      	cmp	r4, r3
20006298:	d1c6      	bne.n	20006228 <__swsetup_r+0x24>
2000629a:	682b      	ldr	r3, [r5, #0]
2000629c:	685c      	ldr	r4, [r3, #4]
2000629e:	e7d1      	b.n	20006244 <__swsetup_r+0x40>
200062a0:	f403 7120 	and.w	r1, r3, #640	; 0x280
200062a4:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
200062a8:	d0d6      	beq.n	20006258 <__swsetup_r+0x54>
200062aa:	4630      	mov	r0, r6
200062ac:	4621      	mov	r1, r4
200062ae:	f001 fcff 	bl	20007cb0 <__smakebuf_r>
200062b2:	89a3      	ldrh	r3, [r4, #12]
200062b4:	6922      	ldr	r2, [r4, #16]
200062b6:	e7cf      	b.n	20006258 <__swsetup_r+0x54>
200062b8:	682b      	ldr	r3, [r5, #0]
200062ba:	689c      	ldr	r4, [r3, #8]
200062bc:	e7c2      	b.n	20006244 <__swsetup_r+0x40>
200062be:	f013 0f10 	tst.w	r3, #16
200062c2:	d0df      	beq.n	20006284 <__swsetup_r+0x80>
200062c4:	f013 0f04 	tst.w	r3, #4
200062c8:	bf08      	it	eq
200062ca:	6922      	ldreq	r2, [r4, #16]
200062cc:	d017      	beq.n	200062fe <__swsetup_r+0xfa>
200062ce:	6b61      	ldr	r1, [r4, #52]	; 0x34
200062d0:	b151      	cbz	r1, 200062e8 <__swsetup_r+0xe4>
200062d2:	f104 0344 	add.w	r3, r4, #68	; 0x44
200062d6:	4299      	cmp	r1, r3
200062d8:	d003      	beq.n	200062e2 <__swsetup_r+0xde>
200062da:	4630      	mov	r0, r6
200062dc:	f001 f9e4 	bl	200076a8 <_free_r>
200062e0:	89a2      	ldrh	r2, [r4, #12]
200062e2:	b290      	uxth	r0, r2
200062e4:	2300      	movs	r3, #0
200062e6:	6363      	str	r3, [r4, #52]	; 0x34
200062e8:	6922      	ldr	r2, [r4, #16]
200062ea:	f64f 71db 	movw	r1, #65499	; 0xffdb
200062ee:	f2c0 0100 	movt	r1, #0
200062f2:	2300      	movs	r3, #0
200062f4:	ea00 0101 	and.w	r1, r0, r1
200062f8:	6063      	str	r3, [r4, #4]
200062fa:	81a1      	strh	r1, [r4, #12]
200062fc:	6022      	str	r2, [r4, #0]
200062fe:	f041 0308 	orr.w	r3, r1, #8
20006302:	81a3      	strh	r3, [r4, #12]
20006304:	b29b      	uxth	r3, r3
20006306:	e7a6      	b.n	20006256 <__swsetup_r+0x52>

20006308 <quorem>:
20006308:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000630c:	6903      	ldr	r3, [r0, #16]
2000630e:	690e      	ldr	r6, [r1, #16]
20006310:	4682      	mov	sl, r0
20006312:	4689      	mov	r9, r1
20006314:	429e      	cmp	r6, r3
20006316:	f300 8083 	bgt.w	20006420 <quorem+0x118>
2000631a:	1cf2      	adds	r2, r6, #3
2000631c:	f101 0514 	add.w	r5, r1, #20
20006320:	f100 0414 	add.w	r4, r0, #20
20006324:	3e01      	subs	r6, #1
20006326:	0092      	lsls	r2, r2, #2
20006328:	188b      	adds	r3, r1, r2
2000632a:	1812      	adds	r2, r2, r0
2000632c:	f103 0804 	add.w	r8, r3, #4
20006330:	6859      	ldr	r1, [r3, #4]
20006332:	6850      	ldr	r0, [r2, #4]
20006334:	3101      	adds	r1, #1
20006336:	f002 fe9b 	bl	20009070 <__aeabi_uidiv>
2000633a:	4607      	mov	r7, r0
2000633c:	2800      	cmp	r0, #0
2000633e:	d039      	beq.n	200063b4 <quorem+0xac>
20006340:	2300      	movs	r3, #0
20006342:	469c      	mov	ip, r3
20006344:	461a      	mov	r2, r3
20006346:	58e9      	ldr	r1, [r5, r3]
20006348:	58e0      	ldr	r0, [r4, r3]
2000634a:	fa1f fe81 	uxth.w	lr, r1
2000634e:	ea4f 4b11 	mov.w	fp, r1, lsr #16
20006352:	b281      	uxth	r1, r0
20006354:	fb0e ce07 	mla	lr, lr, r7, ip
20006358:	1851      	adds	r1, r2, r1
2000635a:	fb0b fc07 	mul.w	ip, fp, r7
2000635e:	eb0c 4c1e 	add.w	ip, ip, lr, lsr #16
20006362:	fa1f fe8e 	uxth.w	lr, lr
20006366:	ebce 0101 	rsb	r1, lr, r1
2000636a:	fa1f f28c 	uxth.w	r2, ip
2000636e:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
20006372:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
20006376:	fa1f fe81 	uxth.w	lr, r1
2000637a:	eb02 4221 	add.w	r2, r2, r1, asr #16
2000637e:	ea4e 4102 	orr.w	r1, lr, r2, lsl #16
20006382:	50e1      	str	r1, [r4, r3]
20006384:	3304      	adds	r3, #4
20006386:	1412      	asrs	r2, r2, #16
20006388:	1959      	adds	r1, r3, r5
2000638a:	4588      	cmp	r8, r1
2000638c:	d2db      	bcs.n	20006346 <quorem+0x3e>
2000638e:	1d32      	adds	r2, r6, #4
20006390:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
20006394:	6859      	ldr	r1, [r3, #4]
20006396:	b969      	cbnz	r1, 200063b4 <quorem+0xac>
20006398:	429c      	cmp	r4, r3
2000639a:	d209      	bcs.n	200063b0 <quorem+0xa8>
2000639c:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
200063a0:	b112      	cbz	r2, 200063a8 <quorem+0xa0>
200063a2:	e005      	b.n	200063b0 <quorem+0xa8>
200063a4:	681a      	ldr	r2, [r3, #0]
200063a6:	b91a      	cbnz	r2, 200063b0 <quorem+0xa8>
200063a8:	3b04      	subs	r3, #4
200063aa:	3e01      	subs	r6, #1
200063ac:	429c      	cmp	r4, r3
200063ae:	d3f9      	bcc.n	200063a4 <quorem+0x9c>
200063b0:	f8ca 6010 	str.w	r6, [sl, #16]
200063b4:	4649      	mov	r1, r9
200063b6:	4650      	mov	r0, sl
200063b8:	f001 fdd0 	bl	20007f5c <__mcmp>
200063bc:	2800      	cmp	r0, #0
200063be:	db2c      	blt.n	2000641a <quorem+0x112>
200063c0:	2300      	movs	r3, #0
200063c2:	3701      	adds	r7, #1
200063c4:	469c      	mov	ip, r3
200063c6:	58ea      	ldr	r2, [r5, r3]
200063c8:	58e0      	ldr	r0, [r4, r3]
200063ca:	b291      	uxth	r1, r2
200063cc:	0c12      	lsrs	r2, r2, #16
200063ce:	fa1f f980 	uxth.w	r9, r0
200063d2:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
200063d6:	ebc1 0109 	rsb	r1, r1, r9
200063da:	4461      	add	r1, ip
200063dc:	eb02 4221 	add.w	r2, r2, r1, asr #16
200063e0:	b289      	uxth	r1, r1
200063e2:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
200063e6:	50e1      	str	r1, [r4, r3]
200063e8:	3304      	adds	r3, #4
200063ea:	ea4f 4c22 	mov.w	ip, r2, asr #16
200063ee:	195a      	adds	r2, r3, r5
200063f0:	4590      	cmp	r8, r2
200063f2:	d2e8      	bcs.n	200063c6 <quorem+0xbe>
200063f4:	1d32      	adds	r2, r6, #4
200063f6:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
200063fa:	6859      	ldr	r1, [r3, #4]
200063fc:	b969      	cbnz	r1, 2000641a <quorem+0x112>
200063fe:	429c      	cmp	r4, r3
20006400:	d209      	bcs.n	20006416 <quorem+0x10e>
20006402:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
20006406:	b112      	cbz	r2, 2000640e <quorem+0x106>
20006408:	e005      	b.n	20006416 <quorem+0x10e>
2000640a:	681a      	ldr	r2, [r3, #0]
2000640c:	b91a      	cbnz	r2, 20006416 <quorem+0x10e>
2000640e:	3b04      	subs	r3, #4
20006410:	3e01      	subs	r6, #1
20006412:	429c      	cmp	r4, r3
20006414:	d3f9      	bcc.n	2000640a <quorem+0x102>
20006416:	f8ca 6010 	str.w	r6, [sl, #16]
2000641a:	4638      	mov	r0, r7
2000641c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
20006420:	2000      	movs	r0, #0
20006422:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
20006426:	bf00      	nop

20006428 <_dtoa_r>:
20006428:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000642c:	6a46      	ldr	r6, [r0, #36]	; 0x24
2000642e:	b0a1      	sub	sp, #132	; 0x84
20006430:	4604      	mov	r4, r0
20006432:	4690      	mov	r8, r2
20006434:	4699      	mov	r9, r3
20006436:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
20006438:	2e00      	cmp	r6, #0
2000643a:	f000 8423 	beq.w	20006c84 <_dtoa_r+0x85c>
2000643e:	6832      	ldr	r2, [r6, #0]
20006440:	b182      	cbz	r2, 20006464 <_dtoa_r+0x3c>
20006442:	6a61      	ldr	r1, [r4, #36]	; 0x24
20006444:	f04f 0c01 	mov.w	ip, #1
20006448:	6876      	ldr	r6, [r6, #4]
2000644a:	4620      	mov	r0, r4
2000644c:	680b      	ldr	r3, [r1, #0]
2000644e:	6056      	str	r6, [r2, #4]
20006450:	684a      	ldr	r2, [r1, #4]
20006452:	4619      	mov	r1, r3
20006454:	fa0c f202 	lsl.w	r2, ip, r2
20006458:	609a      	str	r2, [r3, #8]
2000645a:	f001 feb9 	bl	200081d0 <_Bfree>
2000645e:	6a63      	ldr	r3, [r4, #36]	; 0x24
20006460:	2200      	movs	r2, #0
20006462:	601a      	str	r2, [r3, #0]
20006464:	f1b9 0600 	subs.w	r6, r9, #0
20006468:	db38      	blt.n	200064dc <_dtoa_r+0xb4>
2000646a:	2300      	movs	r3, #0
2000646c:	602b      	str	r3, [r5, #0]
2000646e:	f240 0300 	movw	r3, #0
20006472:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
20006476:	461a      	mov	r2, r3
20006478:	ea06 0303 	and.w	r3, r6, r3
2000647c:	4293      	cmp	r3, r2
2000647e:	d017      	beq.n	200064b0 <_dtoa_r+0x88>
20006480:	2200      	movs	r2, #0
20006482:	2300      	movs	r3, #0
20006484:	4640      	mov	r0, r8
20006486:	4649      	mov	r1, r9
20006488:	e9cd 8906 	strd	r8, r9, [sp, #24]
2000648c:	f002 ff84 	bl	20009398 <__aeabi_dcmpeq>
20006490:	2800      	cmp	r0, #0
20006492:	d029      	beq.n	200064e8 <_dtoa_r+0xc0>
20006494:	982c      	ldr	r0, [sp, #176]	; 0xb0
20006496:	2301      	movs	r3, #1
20006498:	992e      	ldr	r1, [sp, #184]	; 0xb8
2000649a:	6003      	str	r3, [r0, #0]
2000649c:	2900      	cmp	r1, #0
2000649e:	f000 80d0 	beq.w	20006642 <_dtoa_r+0x21a>
200064a2:	4b79      	ldr	r3, [pc, #484]	; (20006688 <_dtoa_r+0x260>)
200064a4:	1e58      	subs	r0, r3, #1
200064a6:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
200064a8:	6013      	str	r3, [r2, #0]
200064aa:	b021      	add	sp, #132	; 0x84
200064ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
200064b0:	982c      	ldr	r0, [sp, #176]	; 0xb0
200064b2:	f242 730f 	movw	r3, #9999	; 0x270f
200064b6:	6003      	str	r3, [r0, #0]
200064b8:	f1b8 0f00 	cmp.w	r8, #0
200064bc:	f000 8095 	beq.w	200065ea <_dtoa_r+0x1c2>
200064c0:	f649 701c 	movw	r0, #40732	; 0x9f1c
200064c4:	f2c2 0000 	movt	r0, #8192	; 0x2000
200064c8:	992e      	ldr	r1, [sp, #184]	; 0xb8
200064ca:	2900      	cmp	r1, #0
200064cc:	d0ed      	beq.n	200064aa <_dtoa_r+0x82>
200064ce:	78c2      	ldrb	r2, [r0, #3]
200064d0:	1cc3      	adds	r3, r0, #3
200064d2:	2a00      	cmp	r2, #0
200064d4:	d0e7      	beq.n	200064a6 <_dtoa_r+0x7e>
200064d6:	f100 0308 	add.w	r3, r0, #8
200064da:	e7e4      	b.n	200064a6 <_dtoa_r+0x7e>
200064dc:	f026 4600 	bic.w	r6, r6, #2147483648	; 0x80000000
200064e0:	2301      	movs	r3, #1
200064e2:	46b1      	mov	r9, r6
200064e4:	602b      	str	r3, [r5, #0]
200064e6:	e7c2      	b.n	2000646e <_dtoa_r+0x46>
200064e8:	4620      	mov	r0, r4
200064ea:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
200064ee:	a91e      	add	r1, sp, #120	; 0x78
200064f0:	9100      	str	r1, [sp, #0]
200064f2:	a91f      	add	r1, sp, #124	; 0x7c
200064f4:	9101      	str	r1, [sp, #4]
200064f6:	f001 febd 	bl	20008274 <__d2b>
200064fa:	f3c6 550a 	ubfx	r5, r6, #20, #11
200064fe:	4683      	mov	fp, r0
20006500:	2d00      	cmp	r5, #0
20006502:	d07e      	beq.n	20006602 <_dtoa_r+0x1da>
20006504:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20006508:	f5a5 757e 	sub.w	r5, r5, #1016	; 0x3f8
2000650c:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
2000650e:	3d07      	subs	r5, #7
20006510:	f021 437f 	bic.w	r3, r1, #4278190080	; 0xff000000
20006514:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
20006518:	f043 517e 	orr.w	r1, r3, #1065353216	; 0x3f800000
2000651c:	2300      	movs	r3, #0
2000651e:	f441 01e0 	orr.w	r1, r1, #7340032	; 0x700000
20006522:	9319      	str	r3, [sp, #100]	; 0x64
20006524:	f240 0300 	movw	r3, #0
20006528:	2200      	movs	r2, #0
2000652a:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
2000652e:	f7fd f8e9 	bl	20003704 <__aeabi_dsub>
20006532:	a34f      	add	r3, pc, #316	; (adr r3, 20006670 <_dtoa_r+0x248>)
20006534:	e9d3 2300 	ldrd	r2, r3, [r3]
20006538:	f7fd fa98 	bl	20003a6c <__aeabi_dmul>
2000653c:	a34e      	add	r3, pc, #312	; (adr r3, 20006678 <_dtoa_r+0x250>)
2000653e:	e9d3 2300 	ldrd	r2, r3, [r3]
20006542:	f7fd f8e1 	bl	20003708 <__adddf3>
20006546:	e9cd 0108 	strd	r0, r1, [sp, #32]
2000654a:	4628      	mov	r0, r5
2000654c:	f7fd fa28 	bl	200039a0 <__aeabi_i2d>
20006550:	a34b      	add	r3, pc, #300	; (adr r3, 20006680 <_dtoa_r+0x258>)
20006552:	e9d3 2300 	ldrd	r2, r3, [r3]
20006556:	f7fd fa89 	bl	20003a6c <__aeabi_dmul>
2000655a:	4602      	mov	r2, r0
2000655c:	460b      	mov	r3, r1
2000655e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
20006562:	f7fd f8d1 	bl	20003708 <__adddf3>
20006566:	e9cd 0108 	strd	r0, r1, [sp, #32]
2000656a:	f002 ff47 	bl	200093fc <__aeabi_d2iz>
2000656e:	2200      	movs	r2, #0
20006570:	2300      	movs	r3, #0
20006572:	4606      	mov	r6, r0
20006574:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
20006578:	f002 ff18 	bl	200093ac <__aeabi_dcmplt>
2000657c:	b140      	cbz	r0, 20006590 <_dtoa_r+0x168>
2000657e:	4630      	mov	r0, r6
20006580:	f7fd fa0e 	bl	200039a0 <__aeabi_i2d>
20006584:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
20006588:	f002 ff06 	bl	20009398 <__aeabi_dcmpeq>
2000658c:	b900      	cbnz	r0, 20006590 <_dtoa_r+0x168>
2000658e:	3e01      	subs	r6, #1
20006590:	2e16      	cmp	r6, #22
20006592:	d95b      	bls.n	2000664c <_dtoa_r+0x224>
20006594:	2301      	movs	r3, #1
20006596:	9318      	str	r3, [sp, #96]	; 0x60
20006598:	3f01      	subs	r7, #1
2000659a:	ebb7 0a05 	subs.w	sl, r7, r5
2000659e:	bf42      	ittt	mi
200065a0:	f1ca 0a00 	rsbmi	sl, sl, #0
200065a4:	f8cd a03c 	strmi.w	sl, [sp, #60]	; 0x3c
200065a8:	f04f 0a00 	movmi.w	sl, #0
200065ac:	d401      	bmi.n	200065b2 <_dtoa_r+0x18a>
200065ae:	2200      	movs	r2, #0
200065b0:	920f      	str	r2, [sp, #60]	; 0x3c
200065b2:	2e00      	cmp	r6, #0
200065b4:	f2c0 8371 	blt.w	20006c9a <_dtoa_r+0x872>
200065b8:	44b2      	add	sl, r6
200065ba:	2300      	movs	r3, #0
200065bc:	9617      	str	r6, [sp, #92]	; 0x5c
200065be:	9315      	str	r3, [sp, #84]	; 0x54
200065c0:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
200065c2:	2b09      	cmp	r3, #9
200065c4:	d862      	bhi.n	2000668c <_dtoa_r+0x264>
200065c6:	2b05      	cmp	r3, #5
200065c8:	f340 8677 	ble.w	200072ba <_dtoa_r+0xe92>
200065cc:	982a      	ldr	r0, [sp, #168]	; 0xa8
200065ce:	2700      	movs	r7, #0
200065d0:	3804      	subs	r0, #4
200065d2:	902a      	str	r0, [sp, #168]	; 0xa8
200065d4:	992a      	ldr	r1, [sp, #168]	; 0xa8
200065d6:	1e8b      	subs	r3, r1, #2
200065d8:	2b03      	cmp	r3, #3
200065da:	f200 83dd 	bhi.w	20006d98 <_dtoa_r+0x970>
200065de:	e8df f013 	tbh	[pc, r3, lsl #1]
200065e2:	03a5      	.short	0x03a5
200065e4:	03d503d8 	.word	0x03d503d8
200065e8:	03c4      	.short	0x03c4
200065ea:	f026 467f 	bic.w	r6, r6, #4278190080	; 0xff000000
200065ee:	f426 0670 	bic.w	r6, r6, #15728640	; 0xf00000
200065f2:	2e00      	cmp	r6, #0
200065f4:	f47f af64 	bne.w	200064c0 <_dtoa_r+0x98>
200065f8:	f649 7010 	movw	r0, #40720	; 0x9f10
200065fc:	f2c2 0000 	movt	r0, #8192	; 0x2000
20006600:	e762      	b.n	200064c8 <_dtoa_r+0xa0>
20006602:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
20006604:	9b1e      	ldr	r3, [sp, #120]	; 0x78
20006606:	18fb      	adds	r3, r7, r3
20006608:	f503 6386 	add.w	r3, r3, #1072	; 0x430
2000660c:	1c9d      	adds	r5, r3, #2
2000660e:	2d20      	cmp	r5, #32
20006610:	bfdc      	itt	le
20006612:	f1c5 0020 	rsble	r0, r5, #32
20006616:	fa08 f000 	lslle.w	r0, r8, r0
2000661a:	dd08      	ble.n	2000662e <_dtoa_r+0x206>
2000661c:	3b1e      	subs	r3, #30
2000661e:	f1c5 0240 	rsb	r2, r5, #64	; 0x40
20006622:	fa16 f202 	lsls.w	r2, r6, r2
20006626:	fa28 f303 	lsr.w	r3, r8, r3
2000662a:	ea42 0003 	orr.w	r0, r2, r3
2000662e:	f7fd f9a7 	bl	20003980 <__aeabi_ui2d>
20006632:	f5a5 6586 	sub.w	r5, r5, #1072	; 0x430
20006636:	2201      	movs	r2, #1
20006638:	3d03      	subs	r5, #3
2000663a:	9219      	str	r2, [sp, #100]	; 0x64
2000663c:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
20006640:	e770      	b.n	20006524 <_dtoa_r+0xfc>
20006642:	f649 700c 	movw	r0, #40716	; 0x9f0c
20006646:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000664a:	e72e      	b.n	200064aa <_dtoa_r+0x82>
2000664c:	f649 73c8 	movw	r3, #40904	; 0x9fc8
20006650:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20006654:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006658:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
2000665c:	e9d3 2300 	ldrd	r2, r3, [r3]
20006660:	f002 fea4 	bl	200093ac <__aeabi_dcmplt>
20006664:	2800      	cmp	r0, #0
20006666:	f040 8320 	bne.w	20006caa <_dtoa_r+0x882>
2000666a:	9018      	str	r0, [sp, #96]	; 0x60
2000666c:	e794      	b.n	20006598 <_dtoa_r+0x170>
2000666e:	bf00      	nop
20006670:	636f4361 	.word	0x636f4361
20006674:	3fd287a7 	.word	0x3fd287a7
20006678:	8b60c8b3 	.word	0x8b60c8b3
2000667c:	3fc68a28 	.word	0x3fc68a28
20006680:	509f79fb 	.word	0x509f79fb
20006684:	3fd34413 	.word	0x3fd34413
20006688:	20009f0d 	.word	0x20009f0d
2000668c:	2300      	movs	r3, #0
2000668e:	f04f 30ff 	mov.w	r0, #4294967295
20006692:	461f      	mov	r7, r3
20006694:	2101      	movs	r1, #1
20006696:	932a      	str	r3, [sp, #168]	; 0xa8
20006698:	9011      	str	r0, [sp, #68]	; 0x44
2000669a:	9116      	str	r1, [sp, #88]	; 0x58
2000669c:	9008      	str	r0, [sp, #32]
2000669e:	932b      	str	r3, [sp, #172]	; 0xac
200066a0:	6a65      	ldr	r5, [r4, #36]	; 0x24
200066a2:	2300      	movs	r3, #0
200066a4:	606b      	str	r3, [r5, #4]
200066a6:	4620      	mov	r0, r4
200066a8:	6869      	ldr	r1, [r5, #4]
200066aa:	f001 fdad 	bl	20008208 <_Balloc>
200066ae:	6a63      	ldr	r3, [r4, #36]	; 0x24
200066b0:	6028      	str	r0, [r5, #0]
200066b2:	681b      	ldr	r3, [r3, #0]
200066b4:	9310      	str	r3, [sp, #64]	; 0x40
200066b6:	2f00      	cmp	r7, #0
200066b8:	f000 815b 	beq.w	20006972 <_dtoa_r+0x54a>
200066bc:	2e00      	cmp	r6, #0
200066be:	f340 842a 	ble.w	20006f16 <_dtoa_r+0xaee>
200066c2:	f649 73c8 	movw	r3, #40904	; 0x9fc8
200066c6:	f006 020f 	and.w	r2, r6, #15
200066ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
200066ce:	1135      	asrs	r5, r6, #4
200066d0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
200066d4:	f015 0f10 	tst.w	r5, #16
200066d8:	e9d3 0100 	ldrd	r0, r1, [r3]
200066dc:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
200066e0:	f000 82e7 	beq.w	20006cb2 <_dtoa_r+0x88a>
200066e4:	f24a 03a0 	movw	r3, #41120	; 0xa0a0
200066e8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
200066ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
200066f0:	f005 050f 	and.w	r5, r5, #15
200066f4:	f04f 0803 	mov.w	r8, #3
200066f8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
200066fc:	f7fd fae0 	bl	20003cc0 <__aeabi_ddiv>
20006700:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
20006704:	b1bd      	cbz	r5, 20006736 <_dtoa_r+0x30e>
20006706:	f24a 07a0 	movw	r7, #41120	; 0xa0a0
2000670a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
2000670e:	f2c2 0700 	movt	r7, #8192	; 0x2000
20006712:	f015 0f01 	tst.w	r5, #1
20006716:	4610      	mov	r0, r2
20006718:	4619      	mov	r1, r3
2000671a:	d007      	beq.n	2000672c <_dtoa_r+0x304>
2000671c:	e9d7 2300 	ldrd	r2, r3, [r7]
20006720:	f108 0801 	add.w	r8, r8, #1
20006724:	f7fd f9a2 	bl	20003a6c <__aeabi_dmul>
20006728:	4602      	mov	r2, r0
2000672a:	460b      	mov	r3, r1
2000672c:	3708      	adds	r7, #8
2000672e:	106d      	asrs	r5, r5, #1
20006730:	d1ef      	bne.n	20006712 <_dtoa_r+0x2ea>
20006732:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
20006736:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
2000673a:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
2000673e:	f7fd fabf 	bl	20003cc0 <__aeabi_ddiv>
20006742:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20006746:	9918      	ldr	r1, [sp, #96]	; 0x60
20006748:	2900      	cmp	r1, #0
2000674a:	f000 80de 	beq.w	2000690a <_dtoa_r+0x4e2>
2000674e:	f240 0300 	movw	r3, #0
20006752:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006756:	2200      	movs	r2, #0
20006758:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
2000675c:	f04f 0500 	mov.w	r5, #0
20006760:	f002 fe24 	bl	200093ac <__aeabi_dcmplt>
20006764:	b108      	cbz	r0, 2000676a <_dtoa_r+0x342>
20006766:	f04f 0501 	mov.w	r5, #1
2000676a:	9a08      	ldr	r2, [sp, #32]
2000676c:	2a00      	cmp	r2, #0
2000676e:	bfd4      	ite	le
20006770:	2500      	movle	r5, #0
20006772:	f005 0501 	andgt.w	r5, r5, #1
20006776:	2d00      	cmp	r5, #0
20006778:	f000 80c7 	beq.w	2000690a <_dtoa_r+0x4e2>
2000677c:	9b11      	ldr	r3, [sp, #68]	; 0x44
2000677e:	2b00      	cmp	r3, #0
20006780:	f340 80f5 	ble.w	2000696e <_dtoa_r+0x546>
20006784:	f240 0300 	movw	r3, #0
20006788:	2200      	movs	r2, #0
2000678a:	f2c4 0324 	movt	r3, #16420	; 0x4024
2000678e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006792:	f7fd f96b 	bl	20003a6c <__aeabi_dmul>
20006796:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
2000679a:	f108 0001 	add.w	r0, r8, #1
2000679e:	1e71      	subs	r1, r6, #1
200067a0:	9112      	str	r1, [sp, #72]	; 0x48
200067a2:	f7fd f8fd 	bl	200039a0 <__aeabi_i2d>
200067a6:	4602      	mov	r2, r0
200067a8:	460b      	mov	r3, r1
200067aa:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
200067ae:	f7fd f95d 	bl	20003a6c <__aeabi_dmul>
200067b2:	f240 0300 	movw	r3, #0
200067b6:	2200      	movs	r2, #0
200067b8:	f2c4 031c 	movt	r3, #16412	; 0x401c
200067bc:	f7fc ffa4 	bl	20003708 <__adddf3>
200067c0:	f8dd c044 	ldr.w	ip, [sp, #68]	; 0x44
200067c4:	4680      	mov	r8, r0
200067c6:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
200067ca:	9b16      	ldr	r3, [sp, #88]	; 0x58
200067cc:	2b00      	cmp	r3, #0
200067ce:	f000 83ad 	beq.w	20006f2c <_dtoa_r+0xb04>
200067d2:	f649 73c8 	movw	r3, #40904	; 0x9fc8
200067d6:	f240 0100 	movw	r1, #0
200067da:	f2c2 0300 	movt	r3, #8192	; 0x2000
200067de:	2000      	movs	r0, #0
200067e0:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
200067e4:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
200067e8:	f8cd c00c 	str.w	ip, [sp, #12]
200067ec:	e953 2302 	ldrd	r2, r3, [r3, #-8]
200067f0:	f7fd fa66 	bl	20003cc0 <__aeabi_ddiv>
200067f4:	4642      	mov	r2, r8
200067f6:	464b      	mov	r3, r9
200067f8:	9d10      	ldr	r5, [sp, #64]	; 0x40
200067fa:	f7fc ff83 	bl	20003704 <__aeabi_dsub>
200067fe:	4680      	mov	r8, r0
20006800:	4689      	mov	r9, r1
20006802:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006806:	f002 fdf9 	bl	200093fc <__aeabi_d2iz>
2000680a:	4607      	mov	r7, r0
2000680c:	f7fd f8c8 	bl	200039a0 <__aeabi_i2d>
20006810:	4602      	mov	r2, r0
20006812:	460b      	mov	r3, r1
20006814:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006818:	f7fc ff74 	bl	20003704 <__aeabi_dsub>
2000681c:	f107 0330 	add.w	r3, r7, #48	; 0x30
20006820:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20006824:	4640      	mov	r0, r8
20006826:	f805 3b01 	strb.w	r3, [r5], #1
2000682a:	4649      	mov	r1, r9
2000682c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20006830:	f002 fdda 	bl	200093e8 <__aeabi_dcmpgt>
20006834:	2800      	cmp	r0, #0
20006836:	f040 8213 	bne.w	20006c60 <_dtoa_r+0x838>
2000683a:	f240 0100 	movw	r1, #0
2000683e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20006842:	2000      	movs	r0, #0
20006844:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
20006848:	f7fc ff5c 	bl	20003704 <__aeabi_dsub>
2000684c:	4602      	mov	r2, r0
2000684e:	460b      	mov	r3, r1
20006850:	4640      	mov	r0, r8
20006852:	4649      	mov	r1, r9
20006854:	f002 fdc8 	bl	200093e8 <__aeabi_dcmpgt>
20006858:	f8dd c00c 	ldr.w	ip, [sp, #12]
2000685c:	2800      	cmp	r0, #0
2000685e:	f040 83e7 	bne.w	20007030 <_dtoa_r+0xc08>
20006862:	f1bc 0f01 	cmp.w	ip, #1
20006866:	f340 8082 	ble.w	2000696e <_dtoa_r+0x546>
2000686a:	f8cd b068 	str.w	fp, [sp, #104]	; 0x68
2000686e:	2701      	movs	r7, #1
20006870:	f8cd a070 	str.w	sl, [sp, #112]	; 0x70
20006874:	961d      	str	r6, [sp, #116]	; 0x74
20006876:	4666      	mov	r6, ip
20006878:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
2000687c:	940c      	str	r4, [sp, #48]	; 0x30
2000687e:	e010      	b.n	200068a2 <_dtoa_r+0x47a>
20006880:	f240 0100 	movw	r1, #0
20006884:	2000      	movs	r0, #0
20006886:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
2000688a:	f7fc ff3b 	bl	20003704 <__aeabi_dsub>
2000688e:	4642      	mov	r2, r8
20006890:	464b      	mov	r3, r9
20006892:	f002 fd8b 	bl	200093ac <__aeabi_dcmplt>
20006896:	2800      	cmp	r0, #0
20006898:	f040 83c7 	bne.w	2000702a <_dtoa_r+0xc02>
2000689c:	42b7      	cmp	r7, r6
2000689e:	f280 848b 	bge.w	200071b8 <_dtoa_r+0xd90>
200068a2:	f240 0300 	movw	r3, #0
200068a6:	4640      	mov	r0, r8
200068a8:	4649      	mov	r1, r9
200068aa:	2200      	movs	r2, #0
200068ac:	f2c4 0324 	movt	r3, #16420	; 0x4024
200068b0:	3501      	adds	r5, #1
200068b2:	f7fd f8db 	bl	20003a6c <__aeabi_dmul>
200068b6:	f240 0300 	movw	r3, #0
200068ba:	2200      	movs	r2, #0
200068bc:	f2c4 0324 	movt	r3, #16420	; 0x4024
200068c0:	4680      	mov	r8, r0
200068c2:	4689      	mov	r9, r1
200068c4:	4650      	mov	r0, sl
200068c6:	4659      	mov	r1, fp
200068c8:	f7fd f8d0 	bl	20003a6c <__aeabi_dmul>
200068cc:	468b      	mov	fp, r1
200068ce:	4682      	mov	sl, r0
200068d0:	f002 fd94 	bl	200093fc <__aeabi_d2iz>
200068d4:	4604      	mov	r4, r0
200068d6:	f7fd f863 	bl	200039a0 <__aeabi_i2d>
200068da:	3430      	adds	r4, #48	; 0x30
200068dc:	4602      	mov	r2, r0
200068de:	460b      	mov	r3, r1
200068e0:	4650      	mov	r0, sl
200068e2:	4659      	mov	r1, fp
200068e4:	f7fc ff0e 	bl	20003704 <__aeabi_dsub>
200068e8:	9a10      	ldr	r2, [sp, #64]	; 0x40
200068ea:	464b      	mov	r3, r9
200068ec:	55d4      	strb	r4, [r2, r7]
200068ee:	4642      	mov	r2, r8
200068f0:	3701      	adds	r7, #1
200068f2:	4682      	mov	sl, r0
200068f4:	468b      	mov	fp, r1
200068f6:	f002 fd59 	bl	200093ac <__aeabi_dcmplt>
200068fa:	4652      	mov	r2, sl
200068fc:	465b      	mov	r3, fp
200068fe:	2800      	cmp	r0, #0
20006900:	d0be      	beq.n	20006880 <_dtoa_r+0x458>
20006902:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
20006906:	9c0c      	ldr	r4, [sp, #48]	; 0x30
20006908:	e1aa      	b.n	20006c60 <_dtoa_r+0x838>
2000690a:	4640      	mov	r0, r8
2000690c:	f7fd f848 	bl	200039a0 <__aeabi_i2d>
20006910:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20006914:	f7fd f8aa 	bl	20003a6c <__aeabi_dmul>
20006918:	f240 0300 	movw	r3, #0
2000691c:	2200      	movs	r2, #0
2000691e:	f2c4 031c 	movt	r3, #16412	; 0x401c
20006922:	f7fc fef1 	bl	20003708 <__adddf3>
20006926:	9a08      	ldr	r2, [sp, #32]
20006928:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
2000692c:	4680      	mov	r8, r0
2000692e:	46a9      	mov	r9, r5
20006930:	2a00      	cmp	r2, #0
20006932:	f040 82ec 	bne.w	20006f0e <_dtoa_r+0xae6>
20006936:	f240 0300 	movw	r3, #0
2000693a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
2000693e:	2200      	movs	r2, #0
20006940:	f2c4 0314 	movt	r3, #16404	; 0x4014
20006944:	f7fc fede 	bl	20003704 <__aeabi_dsub>
20006948:	4642      	mov	r2, r8
2000694a:	462b      	mov	r3, r5
2000694c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20006950:	f002 fd4a 	bl	200093e8 <__aeabi_dcmpgt>
20006954:	2800      	cmp	r0, #0
20006956:	f040 824a 	bne.w	20006dee <_dtoa_r+0x9c6>
2000695a:	4642      	mov	r2, r8
2000695c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006960:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
20006964:	f002 fd22 	bl	200093ac <__aeabi_dcmplt>
20006968:	2800      	cmp	r0, #0
2000696a:	f040 81d5 	bne.w	20006d18 <_dtoa_r+0x8f0>
2000696e:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
20006972:	9b1e      	ldr	r3, [sp, #120]	; 0x78
20006974:	ea6f 0703 	mvn.w	r7, r3
20006978:	ea4f 77d7 	mov.w	r7, r7, lsr #31
2000697c:	2e0e      	cmp	r6, #14
2000697e:	bfcc      	ite	gt
20006980:	2700      	movgt	r7, #0
20006982:	f007 0701 	andle.w	r7, r7, #1
20006986:	2f00      	cmp	r7, #0
20006988:	f000 80b7 	beq.w	20006afa <_dtoa_r+0x6d2>
2000698c:	982b      	ldr	r0, [sp, #172]	; 0xac
2000698e:	f649 73c8 	movw	r3, #40904	; 0x9fc8
20006992:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006996:	9908      	ldr	r1, [sp, #32]
20006998:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
2000699c:	0fc2      	lsrs	r2, r0, #31
2000699e:	2900      	cmp	r1, #0
200069a0:	bfcc      	ite	gt
200069a2:	2200      	movgt	r2, #0
200069a4:	f002 0201 	andle.w	r2, r2, #1
200069a8:	e9d3 0100 	ldrd	r0, r1, [r3]
200069ac:	e9cd 0104 	strd	r0, r1, [sp, #16]
200069b0:	2a00      	cmp	r2, #0
200069b2:	f040 81a0 	bne.w	20006cf6 <_dtoa_r+0x8ce>
200069b6:	4602      	mov	r2, r0
200069b8:	460b      	mov	r3, r1
200069ba:	4640      	mov	r0, r8
200069bc:	4649      	mov	r1, r9
200069be:	f7fd f97f 	bl	20003cc0 <__aeabi_ddiv>
200069c2:	9d10      	ldr	r5, [sp, #64]	; 0x40
200069c4:	f002 fd1a 	bl	200093fc <__aeabi_d2iz>
200069c8:	4682      	mov	sl, r0
200069ca:	f7fc ffe9 	bl	200039a0 <__aeabi_i2d>
200069ce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
200069d2:	f7fd f84b 	bl	20003a6c <__aeabi_dmul>
200069d6:	4602      	mov	r2, r0
200069d8:	460b      	mov	r3, r1
200069da:	4640      	mov	r0, r8
200069dc:	4649      	mov	r1, r9
200069de:	f7fc fe91 	bl	20003704 <__aeabi_dsub>
200069e2:	f10a 0330 	add.w	r3, sl, #48	; 0x30
200069e6:	f805 3b01 	strb.w	r3, [r5], #1
200069ea:	9a08      	ldr	r2, [sp, #32]
200069ec:	2a01      	cmp	r2, #1
200069ee:	4680      	mov	r8, r0
200069f0:	4689      	mov	r9, r1
200069f2:	d052      	beq.n	20006a9a <_dtoa_r+0x672>
200069f4:	f240 0300 	movw	r3, #0
200069f8:	2200      	movs	r2, #0
200069fa:	f2c4 0324 	movt	r3, #16420	; 0x4024
200069fe:	f7fd f835 	bl	20003a6c <__aeabi_dmul>
20006a02:	2200      	movs	r2, #0
20006a04:	2300      	movs	r3, #0
20006a06:	e9cd 0106 	strd	r0, r1, [sp, #24]
20006a0a:	f002 fcc5 	bl	20009398 <__aeabi_dcmpeq>
20006a0e:	2800      	cmp	r0, #0
20006a10:	f040 81eb 	bne.w	20006dea <_dtoa_r+0x9c2>
20006a14:	9810      	ldr	r0, [sp, #64]	; 0x40
20006a16:	f04f 0801 	mov.w	r8, #1
20006a1a:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
20006a1e:	46a3      	mov	fp, r4
20006a20:	1c87      	adds	r7, r0, #2
20006a22:	960f      	str	r6, [sp, #60]	; 0x3c
20006a24:	f8dd 9020 	ldr.w	r9, [sp, #32]
20006a28:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
20006a2c:	e00a      	b.n	20006a44 <_dtoa_r+0x61c>
20006a2e:	f7fd f81d 	bl	20003a6c <__aeabi_dmul>
20006a32:	2200      	movs	r2, #0
20006a34:	2300      	movs	r3, #0
20006a36:	4604      	mov	r4, r0
20006a38:	460d      	mov	r5, r1
20006a3a:	f002 fcad 	bl	20009398 <__aeabi_dcmpeq>
20006a3e:	2800      	cmp	r0, #0
20006a40:	f040 81ce 	bne.w	20006de0 <_dtoa_r+0x9b8>
20006a44:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
20006a48:	4620      	mov	r0, r4
20006a4a:	4629      	mov	r1, r5
20006a4c:	f108 0801 	add.w	r8, r8, #1
20006a50:	f7fd f936 	bl	20003cc0 <__aeabi_ddiv>
20006a54:	463e      	mov	r6, r7
20006a56:	f002 fcd1 	bl	200093fc <__aeabi_d2iz>
20006a5a:	4682      	mov	sl, r0
20006a5c:	f7fc ffa0 	bl	200039a0 <__aeabi_i2d>
20006a60:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
20006a64:	f7fd f802 	bl	20003a6c <__aeabi_dmul>
20006a68:	4602      	mov	r2, r0
20006a6a:	460b      	mov	r3, r1
20006a6c:	4620      	mov	r0, r4
20006a6e:	4629      	mov	r1, r5
20006a70:	f7fc fe48 	bl	20003704 <__aeabi_dsub>
20006a74:	2200      	movs	r2, #0
20006a76:	f10a 0c30 	add.w	ip, sl, #48	; 0x30
20006a7a:	f807 cc01 	strb.w	ip, [r7, #-1]
20006a7e:	3701      	adds	r7, #1
20006a80:	45c1      	cmp	r9, r8
20006a82:	f240 0300 	movw	r3, #0
20006a86:	f2c4 0324 	movt	r3, #16420	; 0x4024
20006a8a:	d1d0      	bne.n	20006a2e <_dtoa_r+0x606>
20006a8c:	4635      	mov	r5, r6
20006a8e:	465c      	mov	r4, fp
20006a90:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
20006a92:	4680      	mov	r8, r0
20006a94:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
20006a98:	4689      	mov	r9, r1
20006a9a:	4642      	mov	r2, r8
20006a9c:	464b      	mov	r3, r9
20006a9e:	4640      	mov	r0, r8
20006aa0:	4649      	mov	r1, r9
20006aa2:	f7fc fe31 	bl	20003708 <__adddf3>
20006aa6:	4680      	mov	r8, r0
20006aa8:	4689      	mov	r9, r1
20006aaa:	4642      	mov	r2, r8
20006aac:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
20006ab0:	464b      	mov	r3, r9
20006ab2:	f002 fc7b 	bl	200093ac <__aeabi_dcmplt>
20006ab6:	b960      	cbnz	r0, 20006ad2 <_dtoa_r+0x6aa>
20006ab8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
20006abc:	4642      	mov	r2, r8
20006abe:	464b      	mov	r3, r9
20006ac0:	f002 fc6a 	bl	20009398 <__aeabi_dcmpeq>
20006ac4:	2800      	cmp	r0, #0
20006ac6:	f000 8190 	beq.w	20006dea <_dtoa_r+0x9c2>
20006aca:	f01a 0f01 	tst.w	sl, #1
20006ace:	f000 818c 	beq.w	20006dea <_dtoa_r+0x9c2>
20006ad2:	9910      	ldr	r1, [sp, #64]	; 0x40
20006ad4:	e000      	b.n	20006ad8 <_dtoa_r+0x6b0>
20006ad6:	461d      	mov	r5, r3
20006ad8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
20006adc:	1e6b      	subs	r3, r5, #1
20006ade:	2a39      	cmp	r2, #57	; 0x39
20006ae0:	f040 8367 	bne.w	200071b2 <_dtoa_r+0xd8a>
20006ae4:	428b      	cmp	r3, r1
20006ae6:	d1f6      	bne.n	20006ad6 <_dtoa_r+0x6ae>
20006ae8:	9910      	ldr	r1, [sp, #64]	; 0x40
20006aea:	2330      	movs	r3, #48	; 0x30
20006aec:	3601      	adds	r6, #1
20006aee:	2231      	movs	r2, #49	; 0x31
20006af0:	700b      	strb	r3, [r1, #0]
20006af2:	9b10      	ldr	r3, [sp, #64]	; 0x40
20006af4:	701a      	strb	r2, [r3, #0]
20006af6:	9612      	str	r6, [sp, #72]	; 0x48
20006af8:	e0b2      	b.n	20006c60 <_dtoa_r+0x838>
20006afa:	9a16      	ldr	r2, [sp, #88]	; 0x58
20006afc:	2a00      	cmp	r2, #0
20006afe:	f040 80df 	bne.w	20006cc0 <_dtoa_r+0x898>
20006b02:	9f15      	ldr	r7, [sp, #84]	; 0x54
20006b04:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20006b06:	920c      	str	r2, [sp, #48]	; 0x30
20006b08:	2d00      	cmp	r5, #0
20006b0a:	bfd4      	ite	le
20006b0c:	2300      	movle	r3, #0
20006b0e:	2301      	movgt	r3, #1
20006b10:	f1ba 0f00 	cmp.w	sl, #0
20006b14:	bfd4      	ite	le
20006b16:	2300      	movle	r3, #0
20006b18:	f003 0301 	andgt.w	r3, r3, #1
20006b1c:	b14b      	cbz	r3, 20006b32 <_dtoa_r+0x70a>
20006b1e:	45aa      	cmp	sl, r5
20006b20:	bfb4      	ite	lt
20006b22:	4653      	movlt	r3, sl
20006b24:	462b      	movge	r3, r5
20006b26:	980f      	ldr	r0, [sp, #60]	; 0x3c
20006b28:	ebc3 0a0a 	rsb	sl, r3, sl
20006b2c:	1aed      	subs	r5, r5, r3
20006b2e:	1ac0      	subs	r0, r0, r3
20006b30:	900f      	str	r0, [sp, #60]	; 0x3c
20006b32:	9915      	ldr	r1, [sp, #84]	; 0x54
20006b34:	2900      	cmp	r1, #0
20006b36:	dd1c      	ble.n	20006b72 <_dtoa_r+0x74a>
20006b38:	9a16      	ldr	r2, [sp, #88]	; 0x58
20006b3a:	2a00      	cmp	r2, #0
20006b3c:	f000 82e9 	beq.w	20007112 <_dtoa_r+0xcea>
20006b40:	2f00      	cmp	r7, #0
20006b42:	dd12      	ble.n	20006b6a <_dtoa_r+0x742>
20006b44:	990c      	ldr	r1, [sp, #48]	; 0x30
20006b46:	463a      	mov	r2, r7
20006b48:	4620      	mov	r0, r4
20006b4a:	f001 fdbd 	bl	200086c8 <__pow5mult>
20006b4e:	465a      	mov	r2, fp
20006b50:	900c      	str	r0, [sp, #48]	; 0x30
20006b52:	4620      	mov	r0, r4
20006b54:	990c      	ldr	r1, [sp, #48]	; 0x30
20006b56:	f001 fccf 	bl	200084f8 <__multiply>
20006b5a:	4659      	mov	r1, fp
20006b5c:	4603      	mov	r3, r0
20006b5e:	4620      	mov	r0, r4
20006b60:	9303      	str	r3, [sp, #12]
20006b62:	f001 fb35 	bl	200081d0 <_Bfree>
20006b66:	9b03      	ldr	r3, [sp, #12]
20006b68:	469b      	mov	fp, r3
20006b6a:	9b15      	ldr	r3, [sp, #84]	; 0x54
20006b6c:	1bda      	subs	r2, r3, r7
20006b6e:	f040 8311 	bne.w	20007194 <_dtoa_r+0xd6c>
20006b72:	2101      	movs	r1, #1
20006b74:	4620      	mov	r0, r4
20006b76:	f001 fd59 	bl	2000862c <__i2b>
20006b7a:	9006      	str	r0, [sp, #24]
20006b7c:	9817      	ldr	r0, [sp, #92]	; 0x5c
20006b7e:	2800      	cmp	r0, #0
20006b80:	dd05      	ble.n	20006b8e <_dtoa_r+0x766>
20006b82:	9906      	ldr	r1, [sp, #24]
20006b84:	4620      	mov	r0, r4
20006b86:	9a17      	ldr	r2, [sp, #92]	; 0x5c
20006b88:	f001 fd9e 	bl	200086c8 <__pow5mult>
20006b8c:	9006      	str	r0, [sp, #24]
20006b8e:	992a      	ldr	r1, [sp, #168]	; 0xa8
20006b90:	2901      	cmp	r1, #1
20006b92:	f340 810a 	ble.w	20006daa <_dtoa_r+0x982>
20006b96:	2700      	movs	r7, #0
20006b98:	9b17      	ldr	r3, [sp, #92]	; 0x5c
20006b9a:	2b00      	cmp	r3, #0
20006b9c:	f040 8261 	bne.w	20007062 <_dtoa_r+0xc3a>
20006ba0:	2301      	movs	r3, #1
20006ba2:	4453      	add	r3, sl
20006ba4:	f013 031f 	ands.w	r3, r3, #31
20006ba8:	f040 812a 	bne.w	20006e00 <_dtoa_r+0x9d8>
20006bac:	231c      	movs	r3, #28
20006bae:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20006bb0:	449a      	add	sl, r3
20006bb2:	18ed      	adds	r5, r5, r3
20006bb4:	18d2      	adds	r2, r2, r3
20006bb6:	920f      	str	r2, [sp, #60]	; 0x3c
20006bb8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
20006bba:	2b00      	cmp	r3, #0
20006bbc:	dd05      	ble.n	20006bca <_dtoa_r+0x7a2>
20006bbe:	4659      	mov	r1, fp
20006bc0:	461a      	mov	r2, r3
20006bc2:	4620      	mov	r0, r4
20006bc4:	f001 fc3a 	bl	2000843c <__lshift>
20006bc8:	4683      	mov	fp, r0
20006bca:	f1ba 0f00 	cmp.w	sl, #0
20006bce:	dd05      	ble.n	20006bdc <_dtoa_r+0x7b4>
20006bd0:	9906      	ldr	r1, [sp, #24]
20006bd2:	4652      	mov	r2, sl
20006bd4:	4620      	mov	r0, r4
20006bd6:	f001 fc31 	bl	2000843c <__lshift>
20006bda:	9006      	str	r0, [sp, #24]
20006bdc:	9818      	ldr	r0, [sp, #96]	; 0x60
20006bde:	2800      	cmp	r0, #0
20006be0:	f040 8229 	bne.w	20007036 <_dtoa_r+0xc0e>
20006be4:	982a      	ldr	r0, [sp, #168]	; 0xa8
20006be6:	9908      	ldr	r1, [sp, #32]
20006be8:	2802      	cmp	r0, #2
20006bea:	bfd4      	ite	le
20006bec:	2300      	movle	r3, #0
20006bee:	2301      	movgt	r3, #1
20006bf0:	2900      	cmp	r1, #0
20006bf2:	bfcc      	ite	gt
20006bf4:	2300      	movgt	r3, #0
20006bf6:	f003 0301 	andle.w	r3, r3, #1
20006bfa:	2b00      	cmp	r3, #0
20006bfc:	f000 810c 	beq.w	20006e18 <_dtoa_r+0x9f0>
20006c00:	2900      	cmp	r1, #0
20006c02:	f040 808c 	bne.w	20006d1e <_dtoa_r+0x8f6>
20006c06:	2205      	movs	r2, #5
20006c08:	9906      	ldr	r1, [sp, #24]
20006c0a:	9b08      	ldr	r3, [sp, #32]
20006c0c:	4620      	mov	r0, r4
20006c0e:	f001 fd17 	bl	20008640 <__multadd>
20006c12:	9006      	str	r0, [sp, #24]
20006c14:	4658      	mov	r0, fp
20006c16:	9906      	ldr	r1, [sp, #24]
20006c18:	f001 f9a0 	bl	20007f5c <__mcmp>
20006c1c:	2800      	cmp	r0, #0
20006c1e:	dd7e      	ble.n	20006d1e <_dtoa_r+0x8f6>
20006c20:	9d10      	ldr	r5, [sp, #64]	; 0x40
20006c22:	3601      	adds	r6, #1
20006c24:	2700      	movs	r7, #0
20006c26:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
20006c2a:	2331      	movs	r3, #49	; 0x31
20006c2c:	f805 3b01 	strb.w	r3, [r5], #1
20006c30:	9906      	ldr	r1, [sp, #24]
20006c32:	4620      	mov	r0, r4
20006c34:	f001 facc 	bl	200081d0 <_Bfree>
20006c38:	f1ba 0f00 	cmp.w	sl, #0
20006c3c:	f000 80d5 	beq.w	20006dea <_dtoa_r+0x9c2>
20006c40:	1e3b      	subs	r3, r7, #0
20006c42:	bf18      	it	ne
20006c44:	2301      	movne	r3, #1
20006c46:	4557      	cmp	r7, sl
20006c48:	bf0c      	ite	eq
20006c4a:	2300      	moveq	r3, #0
20006c4c:	f003 0301 	andne.w	r3, r3, #1
20006c50:	2b00      	cmp	r3, #0
20006c52:	f040 80d0 	bne.w	20006df6 <_dtoa_r+0x9ce>
20006c56:	4651      	mov	r1, sl
20006c58:	4620      	mov	r0, r4
20006c5a:	f001 fab9 	bl	200081d0 <_Bfree>
20006c5e:	9612      	str	r6, [sp, #72]	; 0x48
20006c60:	4620      	mov	r0, r4
20006c62:	4659      	mov	r1, fp
20006c64:	f001 fab4 	bl	200081d0 <_Bfree>
20006c68:	9a12      	ldr	r2, [sp, #72]	; 0x48
20006c6a:	1c53      	adds	r3, r2, #1
20006c6c:	2200      	movs	r2, #0
20006c6e:	702a      	strb	r2, [r5, #0]
20006c70:	982c      	ldr	r0, [sp, #176]	; 0xb0
20006c72:	992e      	ldr	r1, [sp, #184]	; 0xb8
20006c74:	6003      	str	r3, [r0, #0]
20006c76:	2900      	cmp	r1, #0
20006c78:	f000 81d4 	beq.w	20007024 <_dtoa_r+0xbfc>
20006c7c:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
20006c7e:	9810      	ldr	r0, [sp, #64]	; 0x40
20006c80:	6015      	str	r5, [r2, #0]
20006c82:	e412      	b.n	200064aa <_dtoa_r+0x82>
20006c84:	2010      	movs	r0, #16
20006c86:	f7fd f953 	bl	20003f30 <malloc>
20006c8a:	60c6      	str	r6, [r0, #12]
20006c8c:	6046      	str	r6, [r0, #4]
20006c8e:	6086      	str	r6, [r0, #8]
20006c90:	6006      	str	r6, [r0, #0]
20006c92:	4606      	mov	r6, r0
20006c94:	6260      	str	r0, [r4, #36]	; 0x24
20006c96:	f7ff bbd2 	b.w	2000643e <_dtoa_r+0x16>
20006c9a:	980f      	ldr	r0, [sp, #60]	; 0x3c
20006c9c:	4271      	negs	r1, r6
20006c9e:	2200      	movs	r2, #0
20006ca0:	9115      	str	r1, [sp, #84]	; 0x54
20006ca2:	1b80      	subs	r0, r0, r6
20006ca4:	9217      	str	r2, [sp, #92]	; 0x5c
20006ca6:	900f      	str	r0, [sp, #60]	; 0x3c
20006ca8:	e48a      	b.n	200065c0 <_dtoa_r+0x198>
20006caa:	2100      	movs	r1, #0
20006cac:	3e01      	subs	r6, #1
20006cae:	9118      	str	r1, [sp, #96]	; 0x60
20006cb0:	e472      	b.n	20006598 <_dtoa_r+0x170>
20006cb2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
20006cb6:	f04f 0802 	mov.w	r8, #2
20006cba:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
20006cbe:	e521      	b.n	20006704 <_dtoa_r+0x2dc>
20006cc0:	982a      	ldr	r0, [sp, #168]	; 0xa8
20006cc2:	2801      	cmp	r0, #1
20006cc4:	f340 826c 	ble.w	200071a0 <_dtoa_r+0xd78>
20006cc8:	9a08      	ldr	r2, [sp, #32]
20006cca:	9815      	ldr	r0, [sp, #84]	; 0x54
20006ccc:	1e53      	subs	r3, r2, #1
20006cce:	4298      	cmp	r0, r3
20006cd0:	f2c0 8258 	blt.w	20007184 <_dtoa_r+0xd5c>
20006cd4:	1ac7      	subs	r7, r0, r3
20006cd6:	9b08      	ldr	r3, [sp, #32]
20006cd8:	2b00      	cmp	r3, #0
20006cda:	bfa8      	it	ge
20006cdc:	9d0f      	ldrge	r5, [sp, #60]	; 0x3c
20006cde:	f2c0 8273 	blt.w	200071c8 <_dtoa_r+0xda0>
20006ce2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20006ce4:	4620      	mov	r0, r4
20006ce6:	2101      	movs	r1, #1
20006ce8:	449a      	add	sl, r3
20006cea:	18d2      	adds	r2, r2, r3
20006cec:	920f      	str	r2, [sp, #60]	; 0x3c
20006cee:	f001 fc9d 	bl	2000862c <__i2b>
20006cf2:	900c      	str	r0, [sp, #48]	; 0x30
20006cf4:	e708      	b.n	20006b08 <_dtoa_r+0x6e0>
20006cf6:	9b08      	ldr	r3, [sp, #32]
20006cf8:	b973      	cbnz	r3, 20006d18 <_dtoa_r+0x8f0>
20006cfa:	f240 0300 	movw	r3, #0
20006cfe:	2200      	movs	r2, #0
20006d00:	f2c4 0314 	movt	r3, #16404	; 0x4014
20006d04:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
20006d08:	f7fc feb0 	bl	20003a6c <__aeabi_dmul>
20006d0c:	4642      	mov	r2, r8
20006d0e:	464b      	mov	r3, r9
20006d10:	f002 fb60 	bl	200093d4 <__aeabi_dcmpge>
20006d14:	2800      	cmp	r0, #0
20006d16:	d06a      	beq.n	20006dee <_dtoa_r+0x9c6>
20006d18:	2200      	movs	r2, #0
20006d1a:	9206      	str	r2, [sp, #24]
20006d1c:	920c      	str	r2, [sp, #48]	; 0x30
20006d1e:	9b2b      	ldr	r3, [sp, #172]	; 0xac
20006d20:	2700      	movs	r7, #0
20006d22:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
20006d26:	43de      	mvns	r6, r3
20006d28:	9d10      	ldr	r5, [sp, #64]	; 0x40
20006d2a:	e781      	b.n	20006c30 <_dtoa_r+0x808>
20006d2c:	2100      	movs	r1, #0
20006d2e:	9116      	str	r1, [sp, #88]	; 0x58
20006d30:	982b      	ldr	r0, [sp, #172]	; 0xac
20006d32:	2800      	cmp	r0, #0
20006d34:	f340 819f 	ble.w	20007076 <_dtoa_r+0xc4e>
20006d38:	982b      	ldr	r0, [sp, #172]	; 0xac
20006d3a:	4601      	mov	r1, r0
20006d3c:	9011      	str	r0, [sp, #68]	; 0x44
20006d3e:	9008      	str	r0, [sp, #32]
20006d40:	6a65      	ldr	r5, [r4, #36]	; 0x24
20006d42:	2200      	movs	r2, #0
20006d44:	2917      	cmp	r1, #23
20006d46:	606a      	str	r2, [r5, #4]
20006d48:	f240 82ab 	bls.w	200072a2 <_dtoa_r+0xe7a>
20006d4c:	2304      	movs	r3, #4
20006d4e:	005b      	lsls	r3, r3, #1
20006d50:	3201      	adds	r2, #1
20006d52:	f103 0014 	add.w	r0, r3, #20
20006d56:	4288      	cmp	r0, r1
20006d58:	d9f9      	bls.n	20006d4e <_dtoa_r+0x926>
20006d5a:	9b08      	ldr	r3, [sp, #32]
20006d5c:	606a      	str	r2, [r5, #4]
20006d5e:	2b0e      	cmp	r3, #14
20006d60:	bf8c      	ite	hi
20006d62:	2700      	movhi	r7, #0
20006d64:	f007 0701 	andls.w	r7, r7, #1
20006d68:	e49d      	b.n	200066a6 <_dtoa_r+0x27e>
20006d6a:	2201      	movs	r2, #1
20006d6c:	9216      	str	r2, [sp, #88]	; 0x58
20006d6e:	9b2b      	ldr	r3, [sp, #172]	; 0xac
20006d70:	18f3      	adds	r3, r6, r3
20006d72:	9311      	str	r3, [sp, #68]	; 0x44
20006d74:	1c59      	adds	r1, r3, #1
20006d76:	2900      	cmp	r1, #0
20006d78:	bfc8      	it	gt
20006d7a:	9108      	strgt	r1, [sp, #32]
20006d7c:	dce0      	bgt.n	20006d40 <_dtoa_r+0x918>
20006d7e:	290e      	cmp	r1, #14
20006d80:	bf8c      	ite	hi
20006d82:	2700      	movhi	r7, #0
20006d84:	f007 0701 	andls.w	r7, r7, #1
20006d88:	9108      	str	r1, [sp, #32]
20006d8a:	e489      	b.n	200066a0 <_dtoa_r+0x278>
20006d8c:	2301      	movs	r3, #1
20006d8e:	9316      	str	r3, [sp, #88]	; 0x58
20006d90:	e7ce      	b.n	20006d30 <_dtoa_r+0x908>
20006d92:	2200      	movs	r2, #0
20006d94:	9216      	str	r2, [sp, #88]	; 0x58
20006d96:	e7ea      	b.n	20006d6e <_dtoa_r+0x946>
20006d98:	f04f 33ff 	mov.w	r3, #4294967295
20006d9c:	2700      	movs	r7, #0
20006d9e:	2001      	movs	r0, #1
20006da0:	9311      	str	r3, [sp, #68]	; 0x44
20006da2:	9016      	str	r0, [sp, #88]	; 0x58
20006da4:	9308      	str	r3, [sp, #32]
20006da6:	972b      	str	r7, [sp, #172]	; 0xac
20006da8:	e47a      	b.n	200066a0 <_dtoa_r+0x278>
20006daa:	f1b8 0f00 	cmp.w	r8, #0
20006dae:	f47f aef2 	bne.w	20006b96 <_dtoa_r+0x76e>
20006db2:	f029 437f 	bic.w	r3, r9, #4278190080	; 0xff000000
20006db6:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
20006dba:	2b00      	cmp	r3, #0
20006dbc:	f47f aeeb 	bne.w	20006b96 <_dtoa_r+0x76e>
20006dc0:	f240 0300 	movw	r3, #0
20006dc4:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
20006dc8:	ea09 0303 	and.w	r3, r9, r3
20006dcc:	2b00      	cmp	r3, #0
20006dce:	f43f aee2 	beq.w	20006b96 <_dtoa_r+0x76e>
20006dd2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20006dd4:	f10a 0a01 	add.w	sl, sl, #1
20006dd8:	2701      	movs	r7, #1
20006dda:	3201      	adds	r2, #1
20006ddc:	920f      	str	r2, [sp, #60]	; 0x3c
20006dde:	e6db      	b.n	20006b98 <_dtoa_r+0x770>
20006de0:	4635      	mov	r5, r6
20006de2:	465c      	mov	r4, fp
20006de4:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
20006de6:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
20006dea:	9612      	str	r6, [sp, #72]	; 0x48
20006dec:	e738      	b.n	20006c60 <_dtoa_r+0x838>
20006dee:	2000      	movs	r0, #0
20006df0:	9006      	str	r0, [sp, #24]
20006df2:	900c      	str	r0, [sp, #48]	; 0x30
20006df4:	e714      	b.n	20006c20 <_dtoa_r+0x7f8>
20006df6:	4639      	mov	r1, r7
20006df8:	4620      	mov	r0, r4
20006dfa:	f001 f9e9 	bl	200081d0 <_Bfree>
20006dfe:	e72a      	b.n	20006c56 <_dtoa_r+0x82e>
20006e00:	f1c3 0320 	rsb	r3, r3, #32
20006e04:	2b04      	cmp	r3, #4
20006e06:	f340 8254 	ble.w	200072b2 <_dtoa_r+0xe8a>
20006e0a:	990f      	ldr	r1, [sp, #60]	; 0x3c
20006e0c:	3b04      	subs	r3, #4
20006e0e:	449a      	add	sl, r3
20006e10:	18ed      	adds	r5, r5, r3
20006e12:	18c9      	adds	r1, r1, r3
20006e14:	910f      	str	r1, [sp, #60]	; 0x3c
20006e16:	e6cf      	b.n	20006bb8 <_dtoa_r+0x790>
20006e18:	9916      	ldr	r1, [sp, #88]	; 0x58
20006e1a:	2900      	cmp	r1, #0
20006e1c:	f000 8131 	beq.w	20007082 <_dtoa_r+0xc5a>
20006e20:	2d00      	cmp	r5, #0
20006e22:	dd05      	ble.n	20006e30 <_dtoa_r+0xa08>
20006e24:	990c      	ldr	r1, [sp, #48]	; 0x30
20006e26:	462a      	mov	r2, r5
20006e28:	4620      	mov	r0, r4
20006e2a:	f001 fb07 	bl	2000843c <__lshift>
20006e2e:	900c      	str	r0, [sp, #48]	; 0x30
20006e30:	2f00      	cmp	r7, #0
20006e32:	f040 81ea 	bne.w	2000720a <_dtoa_r+0xde2>
20006e36:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
20006e3a:	9d10      	ldr	r5, [sp, #64]	; 0x40
20006e3c:	2301      	movs	r3, #1
20006e3e:	f008 0001 	and.w	r0, r8, #1
20006e42:	9f0c      	ldr	r7, [sp, #48]	; 0x30
20006e44:	9011      	str	r0, [sp, #68]	; 0x44
20006e46:	950f      	str	r5, [sp, #60]	; 0x3c
20006e48:	461d      	mov	r5, r3
20006e4a:	960c      	str	r6, [sp, #48]	; 0x30
20006e4c:	9906      	ldr	r1, [sp, #24]
20006e4e:	4658      	mov	r0, fp
20006e50:	f7ff fa5a 	bl	20006308 <quorem>
20006e54:	4639      	mov	r1, r7
20006e56:	3030      	adds	r0, #48	; 0x30
20006e58:	900b      	str	r0, [sp, #44]	; 0x2c
20006e5a:	4658      	mov	r0, fp
20006e5c:	f001 f87e 	bl	20007f5c <__mcmp>
20006e60:	9906      	ldr	r1, [sp, #24]
20006e62:	4652      	mov	r2, sl
20006e64:	4606      	mov	r6, r0
20006e66:	4620      	mov	r0, r4
20006e68:	f001 fa6c 	bl	20008344 <__mdiff>
20006e6c:	68c3      	ldr	r3, [r0, #12]
20006e6e:	4680      	mov	r8, r0
20006e70:	2b00      	cmp	r3, #0
20006e72:	d03d      	beq.n	20006ef0 <_dtoa_r+0xac8>
20006e74:	f04f 0901 	mov.w	r9, #1
20006e78:	4641      	mov	r1, r8
20006e7a:	4620      	mov	r0, r4
20006e7c:	f001 f9a8 	bl	200081d0 <_Bfree>
20006e80:	992a      	ldr	r1, [sp, #168]	; 0xa8
20006e82:	ea59 0101 	orrs.w	r1, r9, r1
20006e86:	d103      	bne.n	20006e90 <_dtoa_r+0xa68>
20006e88:	9a11      	ldr	r2, [sp, #68]	; 0x44
20006e8a:	2a00      	cmp	r2, #0
20006e8c:	f000 81eb 	beq.w	20007266 <_dtoa_r+0xe3e>
20006e90:	2e00      	cmp	r6, #0
20006e92:	f2c0 819e 	blt.w	200071d2 <_dtoa_r+0xdaa>
20006e96:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
20006e98:	4332      	orrs	r2, r6
20006e9a:	d103      	bne.n	20006ea4 <_dtoa_r+0xa7c>
20006e9c:	9b11      	ldr	r3, [sp, #68]	; 0x44
20006e9e:	2b00      	cmp	r3, #0
20006ea0:	f000 8197 	beq.w	200071d2 <_dtoa_r+0xdaa>
20006ea4:	f1b9 0f00 	cmp.w	r9, #0
20006ea8:	f300 81ce 	bgt.w	20007248 <_dtoa_r+0xe20>
20006eac:	990f      	ldr	r1, [sp, #60]	; 0x3c
20006eae:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20006eb0:	f801 2b01 	strb.w	r2, [r1], #1
20006eb4:	9b08      	ldr	r3, [sp, #32]
20006eb6:	910f      	str	r1, [sp, #60]	; 0x3c
20006eb8:	429d      	cmp	r5, r3
20006eba:	f000 81c2 	beq.w	20007242 <_dtoa_r+0xe1a>
20006ebe:	4659      	mov	r1, fp
20006ec0:	220a      	movs	r2, #10
20006ec2:	2300      	movs	r3, #0
20006ec4:	4620      	mov	r0, r4
20006ec6:	f001 fbbb 	bl	20008640 <__multadd>
20006eca:	4557      	cmp	r7, sl
20006ecc:	4639      	mov	r1, r7
20006ece:	4683      	mov	fp, r0
20006ed0:	d014      	beq.n	20006efc <_dtoa_r+0xad4>
20006ed2:	220a      	movs	r2, #10
20006ed4:	2300      	movs	r3, #0
20006ed6:	4620      	mov	r0, r4
20006ed8:	3501      	adds	r5, #1
20006eda:	f001 fbb1 	bl	20008640 <__multadd>
20006ede:	4651      	mov	r1, sl
20006ee0:	220a      	movs	r2, #10
20006ee2:	2300      	movs	r3, #0
20006ee4:	4607      	mov	r7, r0
20006ee6:	4620      	mov	r0, r4
20006ee8:	f001 fbaa 	bl	20008640 <__multadd>
20006eec:	4682      	mov	sl, r0
20006eee:	e7ad      	b.n	20006e4c <_dtoa_r+0xa24>
20006ef0:	4658      	mov	r0, fp
20006ef2:	4641      	mov	r1, r8
20006ef4:	f001 f832 	bl	20007f5c <__mcmp>
20006ef8:	4681      	mov	r9, r0
20006efa:	e7bd      	b.n	20006e78 <_dtoa_r+0xa50>
20006efc:	4620      	mov	r0, r4
20006efe:	220a      	movs	r2, #10
20006f00:	2300      	movs	r3, #0
20006f02:	3501      	adds	r5, #1
20006f04:	f001 fb9c 	bl	20008640 <__multadd>
20006f08:	4607      	mov	r7, r0
20006f0a:	4682      	mov	sl, r0
20006f0c:	e79e      	b.n	20006e4c <_dtoa_r+0xa24>
20006f0e:	9612      	str	r6, [sp, #72]	; 0x48
20006f10:	f8dd c020 	ldr.w	ip, [sp, #32]
20006f14:	e459      	b.n	200067ca <_dtoa_r+0x3a2>
20006f16:	4275      	negs	r5, r6
20006f18:	2d00      	cmp	r5, #0
20006f1a:	f040 8101 	bne.w	20007120 <_dtoa_r+0xcf8>
20006f1e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20006f22:	f04f 0802 	mov.w	r8, #2
20006f26:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20006f2a:	e40c      	b.n	20006746 <_dtoa_r+0x31e>
20006f2c:	f649 71c8 	movw	r1, #40904	; 0x9fc8
20006f30:	4642      	mov	r2, r8
20006f32:	f2c2 0100 	movt	r1, #8192	; 0x2000
20006f36:	464b      	mov	r3, r9
20006f38:	eb01 01cc 	add.w	r1, r1, ip, lsl #3
20006f3c:	f8cd c00c 	str.w	ip, [sp, #12]
20006f40:	9d10      	ldr	r5, [sp, #64]	; 0x40
20006f42:	e951 0102 	ldrd	r0, r1, [r1, #-8]
20006f46:	f7fc fd91 	bl	20003a6c <__aeabi_dmul>
20006f4a:	e9cd 011a 	strd	r0, r1, [sp, #104]	; 0x68
20006f4e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006f52:	f002 fa53 	bl	200093fc <__aeabi_d2iz>
20006f56:	4607      	mov	r7, r0
20006f58:	f7fc fd22 	bl	200039a0 <__aeabi_i2d>
20006f5c:	460b      	mov	r3, r1
20006f5e:	4602      	mov	r2, r0
20006f60:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006f64:	f7fc fbce 	bl	20003704 <__aeabi_dsub>
20006f68:	f107 0330 	add.w	r3, r7, #48	; 0x30
20006f6c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20006f70:	f805 3b01 	strb.w	r3, [r5], #1
20006f74:	f8dd c00c 	ldr.w	ip, [sp, #12]
20006f78:	f1bc 0f01 	cmp.w	ip, #1
20006f7c:	d029      	beq.n	20006fd2 <_dtoa_r+0xbaa>
20006f7e:	46d1      	mov	r9, sl
20006f80:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006f84:	46b2      	mov	sl, r6
20006f86:	9e10      	ldr	r6, [sp, #64]	; 0x40
20006f88:	951c      	str	r5, [sp, #112]	; 0x70
20006f8a:	2701      	movs	r7, #1
20006f8c:	4665      	mov	r5, ip
20006f8e:	46a0      	mov	r8, r4
20006f90:	f240 0300 	movw	r3, #0
20006f94:	2200      	movs	r2, #0
20006f96:	f2c4 0324 	movt	r3, #16420	; 0x4024
20006f9a:	f7fc fd67 	bl	20003a6c <__aeabi_dmul>
20006f9e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20006fa2:	f002 fa2b 	bl	200093fc <__aeabi_d2iz>
20006fa6:	4604      	mov	r4, r0
20006fa8:	f7fc fcfa 	bl	200039a0 <__aeabi_i2d>
20006fac:	3430      	adds	r4, #48	; 0x30
20006fae:	4602      	mov	r2, r0
20006fb0:	460b      	mov	r3, r1
20006fb2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006fb6:	f7fc fba5 	bl	20003704 <__aeabi_dsub>
20006fba:	55f4      	strb	r4, [r6, r7]
20006fbc:	3701      	adds	r7, #1
20006fbe:	42af      	cmp	r7, r5
20006fc0:	d1e6      	bne.n	20006f90 <_dtoa_r+0xb68>
20006fc2:	9d1c      	ldr	r5, [sp, #112]	; 0x70
20006fc4:	3f01      	subs	r7, #1
20006fc6:	4656      	mov	r6, sl
20006fc8:	4644      	mov	r4, r8
20006fca:	46ca      	mov	sl, r9
20006fcc:	19ed      	adds	r5, r5, r7
20006fce:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20006fd2:	f240 0300 	movw	r3, #0
20006fd6:	2200      	movs	r2, #0
20006fd8:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
20006fdc:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	; 0x68
20006fe0:	f7fc fb92 	bl	20003708 <__adddf3>
20006fe4:	4602      	mov	r2, r0
20006fe6:	460b      	mov	r3, r1
20006fe8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006fec:	f002 f9fc 	bl	200093e8 <__aeabi_dcmpgt>
20006ff0:	b9f0      	cbnz	r0, 20007030 <_dtoa_r+0xc08>
20006ff2:	f240 0100 	movw	r1, #0
20006ff6:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
20006ffa:	2000      	movs	r0, #0
20006ffc:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
20007000:	f7fc fb80 	bl	20003704 <__aeabi_dsub>
20007004:	4602      	mov	r2, r0
20007006:	460b      	mov	r3, r1
20007008:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
2000700c:	f002 f9ce 	bl	200093ac <__aeabi_dcmplt>
20007010:	2800      	cmp	r0, #0
20007012:	f43f acac 	beq.w	2000696e <_dtoa_r+0x546>
20007016:	462b      	mov	r3, r5
20007018:	461d      	mov	r5, r3
2000701a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
2000701e:	2a30      	cmp	r2, #48	; 0x30
20007020:	d0fa      	beq.n	20007018 <_dtoa_r+0xbf0>
20007022:	e61d      	b.n	20006c60 <_dtoa_r+0x838>
20007024:	9810      	ldr	r0, [sp, #64]	; 0x40
20007026:	f7ff ba40 	b.w	200064aa <_dtoa_r+0x82>
2000702a:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
2000702e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
20007030:	9e12      	ldr	r6, [sp, #72]	; 0x48
20007032:	9910      	ldr	r1, [sp, #64]	; 0x40
20007034:	e550      	b.n	20006ad8 <_dtoa_r+0x6b0>
20007036:	4658      	mov	r0, fp
20007038:	9906      	ldr	r1, [sp, #24]
2000703a:	f000 ff8f 	bl	20007f5c <__mcmp>
2000703e:	2800      	cmp	r0, #0
20007040:	f6bf add0 	bge.w	20006be4 <_dtoa_r+0x7bc>
20007044:	4659      	mov	r1, fp
20007046:	4620      	mov	r0, r4
20007048:	220a      	movs	r2, #10
2000704a:	2300      	movs	r3, #0
2000704c:	f001 faf8 	bl	20008640 <__multadd>
20007050:	9916      	ldr	r1, [sp, #88]	; 0x58
20007052:	3e01      	subs	r6, #1
20007054:	4683      	mov	fp, r0
20007056:	2900      	cmp	r1, #0
20007058:	f040 8119 	bne.w	2000728e <_dtoa_r+0xe66>
2000705c:	9a11      	ldr	r2, [sp, #68]	; 0x44
2000705e:	9208      	str	r2, [sp, #32]
20007060:	e5c0      	b.n	20006be4 <_dtoa_r+0x7bc>
20007062:	9806      	ldr	r0, [sp, #24]
20007064:	6903      	ldr	r3, [r0, #16]
20007066:	eb00 0383 	add.w	r3, r0, r3, lsl #2
2000706a:	6918      	ldr	r0, [r3, #16]
2000706c:	f000 ff24 	bl	20007eb8 <__hi0bits>
20007070:	f1c0 0320 	rsb	r3, r0, #32
20007074:	e595      	b.n	20006ba2 <_dtoa_r+0x77a>
20007076:	2101      	movs	r1, #1
20007078:	9111      	str	r1, [sp, #68]	; 0x44
2000707a:	9108      	str	r1, [sp, #32]
2000707c:	912b      	str	r1, [sp, #172]	; 0xac
2000707e:	f7ff bb0f 	b.w	200066a0 <_dtoa_r+0x278>
20007082:	9d10      	ldr	r5, [sp, #64]	; 0x40
20007084:	46b1      	mov	r9, r6
20007086:	9f16      	ldr	r7, [sp, #88]	; 0x58
20007088:	46aa      	mov	sl, r5
2000708a:	f8dd 8018 	ldr.w	r8, [sp, #24]
2000708e:	9e08      	ldr	r6, [sp, #32]
20007090:	e002      	b.n	20007098 <_dtoa_r+0xc70>
20007092:	f001 fad5 	bl	20008640 <__multadd>
20007096:	4683      	mov	fp, r0
20007098:	4641      	mov	r1, r8
2000709a:	4658      	mov	r0, fp
2000709c:	f7ff f934 	bl	20006308 <quorem>
200070a0:	3501      	adds	r5, #1
200070a2:	220a      	movs	r2, #10
200070a4:	2300      	movs	r3, #0
200070a6:	4659      	mov	r1, fp
200070a8:	f100 0c30 	add.w	ip, r0, #48	; 0x30
200070ac:	f80a c007 	strb.w	ip, [sl, r7]
200070b0:	3701      	adds	r7, #1
200070b2:	4620      	mov	r0, r4
200070b4:	42be      	cmp	r6, r7
200070b6:	dcec      	bgt.n	20007092 <_dtoa_r+0xc6a>
200070b8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
200070bc:	464e      	mov	r6, r9
200070be:	2700      	movs	r7, #0
200070c0:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
200070c4:	4659      	mov	r1, fp
200070c6:	2201      	movs	r2, #1
200070c8:	4620      	mov	r0, r4
200070ca:	f001 f9b7 	bl	2000843c <__lshift>
200070ce:	9906      	ldr	r1, [sp, #24]
200070d0:	4683      	mov	fp, r0
200070d2:	f000 ff43 	bl	20007f5c <__mcmp>
200070d6:	2800      	cmp	r0, #0
200070d8:	dd0f      	ble.n	200070fa <_dtoa_r+0xcd2>
200070da:	9910      	ldr	r1, [sp, #64]	; 0x40
200070dc:	e000      	b.n	200070e0 <_dtoa_r+0xcb8>
200070de:	461d      	mov	r5, r3
200070e0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
200070e4:	1e6b      	subs	r3, r5, #1
200070e6:	2a39      	cmp	r2, #57	; 0x39
200070e8:	f040 808c 	bne.w	20007204 <_dtoa_r+0xddc>
200070ec:	428b      	cmp	r3, r1
200070ee:	d1f6      	bne.n	200070de <_dtoa_r+0xcb6>
200070f0:	9910      	ldr	r1, [sp, #64]	; 0x40
200070f2:	2331      	movs	r3, #49	; 0x31
200070f4:	3601      	adds	r6, #1
200070f6:	700b      	strb	r3, [r1, #0]
200070f8:	e59a      	b.n	20006c30 <_dtoa_r+0x808>
200070fa:	d103      	bne.n	20007104 <_dtoa_r+0xcdc>
200070fc:	980b      	ldr	r0, [sp, #44]	; 0x2c
200070fe:	f010 0f01 	tst.w	r0, #1
20007102:	d1ea      	bne.n	200070da <_dtoa_r+0xcb2>
20007104:	462b      	mov	r3, r5
20007106:	461d      	mov	r5, r3
20007108:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
2000710c:	2a30      	cmp	r2, #48	; 0x30
2000710e:	d0fa      	beq.n	20007106 <_dtoa_r+0xcde>
20007110:	e58e      	b.n	20006c30 <_dtoa_r+0x808>
20007112:	4659      	mov	r1, fp
20007114:	9a15      	ldr	r2, [sp, #84]	; 0x54
20007116:	4620      	mov	r0, r4
20007118:	f001 fad6 	bl	200086c8 <__pow5mult>
2000711c:	4683      	mov	fp, r0
2000711e:	e528      	b.n	20006b72 <_dtoa_r+0x74a>
20007120:	f005 030f 	and.w	r3, r5, #15
20007124:	f649 72c8 	movw	r2, #40904	; 0x9fc8
20007128:	f2c2 0200 	movt	r2, #8192	; 0x2000
2000712c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20007130:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
20007134:	e9d3 2300 	ldrd	r2, r3, [r3]
20007138:	f7fc fc98 	bl	20003a6c <__aeabi_dmul>
2000713c:	112d      	asrs	r5, r5, #4
2000713e:	bf08      	it	eq
20007140:	f04f 0802 	moveq.w	r8, #2
20007144:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20007148:	f43f aafd 	beq.w	20006746 <_dtoa_r+0x31e>
2000714c:	f24a 07a0 	movw	r7, #41120	; 0xa0a0
20007150:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20007154:	f04f 0802 	mov.w	r8, #2
20007158:	f2c2 0700 	movt	r7, #8192	; 0x2000
2000715c:	f015 0f01 	tst.w	r5, #1
20007160:	4610      	mov	r0, r2
20007162:	4619      	mov	r1, r3
20007164:	d007      	beq.n	20007176 <_dtoa_r+0xd4e>
20007166:	e9d7 2300 	ldrd	r2, r3, [r7]
2000716a:	f108 0801 	add.w	r8, r8, #1
2000716e:	f7fc fc7d 	bl	20003a6c <__aeabi_dmul>
20007172:	4602      	mov	r2, r0
20007174:	460b      	mov	r3, r1
20007176:	3708      	adds	r7, #8
20007178:	106d      	asrs	r5, r5, #1
2000717a:	d1ef      	bne.n	2000715c <_dtoa_r+0xd34>
2000717c:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
20007180:	f7ff bae1 	b.w	20006746 <_dtoa_r+0x31e>
20007184:	9915      	ldr	r1, [sp, #84]	; 0x54
20007186:	9a17      	ldr	r2, [sp, #92]	; 0x5c
20007188:	1a5b      	subs	r3, r3, r1
2000718a:	18c9      	adds	r1, r1, r3
2000718c:	18d2      	adds	r2, r2, r3
2000718e:	9115      	str	r1, [sp, #84]	; 0x54
20007190:	9217      	str	r2, [sp, #92]	; 0x5c
20007192:	e5a0      	b.n	20006cd6 <_dtoa_r+0x8ae>
20007194:	4659      	mov	r1, fp
20007196:	4620      	mov	r0, r4
20007198:	f001 fa96 	bl	200086c8 <__pow5mult>
2000719c:	4683      	mov	fp, r0
2000719e:	e4e8      	b.n	20006b72 <_dtoa_r+0x74a>
200071a0:	9919      	ldr	r1, [sp, #100]	; 0x64
200071a2:	2900      	cmp	r1, #0
200071a4:	d047      	beq.n	20007236 <_dtoa_r+0xe0e>
200071a6:	f503 6386 	add.w	r3, r3, #1072	; 0x430
200071aa:	9f15      	ldr	r7, [sp, #84]	; 0x54
200071ac:	3303      	adds	r3, #3
200071ae:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
200071b0:	e597      	b.n	20006ce2 <_dtoa_r+0x8ba>
200071b2:	3201      	adds	r2, #1
200071b4:	b2d2      	uxtb	r2, r2
200071b6:	e49d      	b.n	20006af4 <_dtoa_r+0x6cc>
200071b8:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
200071bc:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
200071c0:	9e1d      	ldr	r6, [sp, #116]	; 0x74
200071c2:	9c0c      	ldr	r4, [sp, #48]	; 0x30
200071c4:	f7ff bbd3 	b.w	2000696e <_dtoa_r+0x546>
200071c8:	990f      	ldr	r1, [sp, #60]	; 0x3c
200071ca:	2300      	movs	r3, #0
200071cc:	9808      	ldr	r0, [sp, #32]
200071ce:	1a0d      	subs	r5, r1, r0
200071d0:	e587      	b.n	20006ce2 <_dtoa_r+0x8ba>
200071d2:	f1b9 0f00 	cmp.w	r9, #0
200071d6:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
200071d8:	9e0c      	ldr	r6, [sp, #48]	; 0x30
200071da:	dd0f      	ble.n	200071fc <_dtoa_r+0xdd4>
200071dc:	4659      	mov	r1, fp
200071de:	2201      	movs	r2, #1
200071e0:	4620      	mov	r0, r4
200071e2:	f001 f92b 	bl	2000843c <__lshift>
200071e6:	9906      	ldr	r1, [sp, #24]
200071e8:	4683      	mov	fp, r0
200071ea:	f000 feb7 	bl	20007f5c <__mcmp>
200071ee:	2800      	cmp	r0, #0
200071f0:	dd47      	ble.n	20007282 <_dtoa_r+0xe5a>
200071f2:	990b      	ldr	r1, [sp, #44]	; 0x2c
200071f4:	2939      	cmp	r1, #57	; 0x39
200071f6:	d031      	beq.n	2000725c <_dtoa_r+0xe34>
200071f8:	3101      	adds	r1, #1
200071fa:	910b      	str	r1, [sp, #44]	; 0x2c
200071fc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
200071fe:	f805 2b01 	strb.w	r2, [r5], #1
20007202:	e515      	b.n	20006c30 <_dtoa_r+0x808>
20007204:	3201      	adds	r2, #1
20007206:	701a      	strb	r2, [r3, #0]
20007208:	e512      	b.n	20006c30 <_dtoa_r+0x808>
2000720a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
2000720c:	4620      	mov	r0, r4
2000720e:	6851      	ldr	r1, [r2, #4]
20007210:	f000 fffa 	bl	20008208 <_Balloc>
20007214:	9b0c      	ldr	r3, [sp, #48]	; 0x30
20007216:	f103 010c 	add.w	r1, r3, #12
2000721a:	691a      	ldr	r2, [r3, #16]
2000721c:	3202      	adds	r2, #2
2000721e:	0092      	lsls	r2, r2, #2
20007220:	4605      	mov	r5, r0
20007222:	300c      	adds	r0, #12
20007224:	f7fd f95e 	bl	200044e4 <memcpy>
20007228:	4620      	mov	r0, r4
2000722a:	4629      	mov	r1, r5
2000722c:	2201      	movs	r2, #1
2000722e:	f001 f905 	bl	2000843c <__lshift>
20007232:	4682      	mov	sl, r0
20007234:	e601      	b.n	20006e3a <_dtoa_r+0xa12>
20007236:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
20007238:	9f15      	ldr	r7, [sp, #84]	; 0x54
2000723a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
2000723c:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
20007240:	e54f      	b.n	20006ce2 <_dtoa_r+0x8ba>
20007242:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20007244:	9e0c      	ldr	r6, [sp, #48]	; 0x30
20007246:	e73d      	b.n	200070c4 <_dtoa_r+0xc9c>
20007248:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
2000724a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
2000724c:	2b39      	cmp	r3, #57	; 0x39
2000724e:	9e0c      	ldr	r6, [sp, #48]	; 0x30
20007250:	d004      	beq.n	2000725c <_dtoa_r+0xe34>
20007252:	980b      	ldr	r0, [sp, #44]	; 0x2c
20007254:	1c43      	adds	r3, r0, #1
20007256:	f805 3b01 	strb.w	r3, [r5], #1
2000725a:	e4e9      	b.n	20006c30 <_dtoa_r+0x808>
2000725c:	2339      	movs	r3, #57	; 0x39
2000725e:	f805 3b01 	strb.w	r3, [r5], #1
20007262:	9910      	ldr	r1, [sp, #64]	; 0x40
20007264:	e73c      	b.n	200070e0 <_dtoa_r+0xcb8>
20007266:	980b      	ldr	r0, [sp, #44]	; 0x2c
20007268:	4633      	mov	r3, r6
2000726a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
2000726c:	2839      	cmp	r0, #57	; 0x39
2000726e:	9e0c      	ldr	r6, [sp, #48]	; 0x30
20007270:	d0f4      	beq.n	2000725c <_dtoa_r+0xe34>
20007272:	2b00      	cmp	r3, #0
20007274:	dd01      	ble.n	2000727a <_dtoa_r+0xe52>
20007276:	3001      	adds	r0, #1
20007278:	900b      	str	r0, [sp, #44]	; 0x2c
2000727a:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000727c:	f805 1b01 	strb.w	r1, [r5], #1
20007280:	e4d6      	b.n	20006c30 <_dtoa_r+0x808>
20007282:	d1bb      	bne.n	200071fc <_dtoa_r+0xdd4>
20007284:	980b      	ldr	r0, [sp, #44]	; 0x2c
20007286:	f010 0f01 	tst.w	r0, #1
2000728a:	d0b7      	beq.n	200071fc <_dtoa_r+0xdd4>
2000728c:	e7b1      	b.n	200071f2 <_dtoa_r+0xdca>
2000728e:	2300      	movs	r3, #0
20007290:	990c      	ldr	r1, [sp, #48]	; 0x30
20007292:	4620      	mov	r0, r4
20007294:	220a      	movs	r2, #10
20007296:	f001 f9d3 	bl	20008640 <__multadd>
2000729a:	9b11      	ldr	r3, [sp, #68]	; 0x44
2000729c:	9308      	str	r3, [sp, #32]
2000729e:	900c      	str	r0, [sp, #48]	; 0x30
200072a0:	e4a0      	b.n	20006be4 <_dtoa_r+0x7bc>
200072a2:	9908      	ldr	r1, [sp, #32]
200072a4:	290e      	cmp	r1, #14
200072a6:	bf8c      	ite	hi
200072a8:	2700      	movhi	r7, #0
200072aa:	f007 0701 	andls.w	r7, r7, #1
200072ae:	f7ff b9fa 	b.w	200066a6 <_dtoa_r+0x27e>
200072b2:	f43f ac81 	beq.w	20006bb8 <_dtoa_r+0x790>
200072b6:	331c      	adds	r3, #28
200072b8:	e479      	b.n	20006bae <_dtoa_r+0x786>
200072ba:	2701      	movs	r7, #1
200072bc:	f7ff b98a 	b.w	200065d4 <_dtoa_r+0x1ac>

200072c0 <_fflush_r>:
200072c0:	690b      	ldr	r3, [r1, #16]
200072c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
200072c6:	460c      	mov	r4, r1
200072c8:	4680      	mov	r8, r0
200072ca:	2b00      	cmp	r3, #0
200072cc:	d071      	beq.n	200073b2 <_fflush_r+0xf2>
200072ce:	b110      	cbz	r0, 200072d6 <_fflush_r+0x16>
200072d0:	6983      	ldr	r3, [r0, #24]
200072d2:	2b00      	cmp	r3, #0
200072d4:	d078      	beq.n	200073c8 <_fflush_r+0x108>
200072d6:	f649 7320 	movw	r3, #40736	; 0x9f20
200072da:	f2c2 0300 	movt	r3, #8192	; 0x2000
200072de:	429c      	cmp	r4, r3
200072e0:	bf08      	it	eq
200072e2:	f8d8 4004 	ldreq.w	r4, [r8, #4]
200072e6:	d010      	beq.n	2000730a <_fflush_r+0x4a>
200072e8:	f649 7340 	movw	r3, #40768	; 0x9f40
200072ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
200072f0:	429c      	cmp	r4, r3
200072f2:	bf08      	it	eq
200072f4:	f8d8 4008 	ldreq.w	r4, [r8, #8]
200072f8:	d007      	beq.n	2000730a <_fflush_r+0x4a>
200072fa:	f649 7360 	movw	r3, #40800	; 0x9f60
200072fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007302:	429c      	cmp	r4, r3
20007304:	bf08      	it	eq
20007306:	f8d8 400c 	ldreq.w	r4, [r8, #12]
2000730a:	89a3      	ldrh	r3, [r4, #12]
2000730c:	b21a      	sxth	r2, r3
2000730e:	f012 0f08 	tst.w	r2, #8
20007312:	d135      	bne.n	20007380 <_fflush_r+0xc0>
20007314:	6862      	ldr	r2, [r4, #4]
20007316:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
2000731a:	81a3      	strh	r3, [r4, #12]
2000731c:	2a00      	cmp	r2, #0
2000731e:	dd5e      	ble.n	200073de <_fflush_r+0x11e>
20007320:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
20007322:	2e00      	cmp	r6, #0
20007324:	d045      	beq.n	200073b2 <_fflush_r+0xf2>
20007326:	b29b      	uxth	r3, r3
20007328:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
2000732c:	bf18      	it	ne
2000732e:	6d65      	ldrne	r5, [r4, #84]	; 0x54
20007330:	d059      	beq.n	200073e6 <_fflush_r+0x126>
20007332:	f013 0f04 	tst.w	r3, #4
20007336:	d14a      	bne.n	200073ce <_fflush_r+0x10e>
20007338:	2300      	movs	r3, #0
2000733a:	4640      	mov	r0, r8
2000733c:	6a21      	ldr	r1, [r4, #32]
2000733e:	462a      	mov	r2, r5
20007340:	47b0      	blx	r6
20007342:	4285      	cmp	r5, r0
20007344:	d138      	bne.n	200073b8 <_fflush_r+0xf8>
20007346:	89a1      	ldrh	r1, [r4, #12]
20007348:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
2000734c:	6922      	ldr	r2, [r4, #16]
2000734e:	f2c0 0300 	movt	r3, #0
20007352:	ea01 0303 	and.w	r3, r1, r3
20007356:	2100      	movs	r1, #0
20007358:	6061      	str	r1, [r4, #4]
2000735a:	f413 5f80 	tst.w	r3, #4096	; 0x1000
2000735e:	6b61      	ldr	r1, [r4, #52]	; 0x34
20007360:	81a3      	strh	r3, [r4, #12]
20007362:	6022      	str	r2, [r4, #0]
20007364:	bf18      	it	ne
20007366:	6565      	strne	r5, [r4, #84]	; 0x54
20007368:	b319      	cbz	r1, 200073b2 <_fflush_r+0xf2>
2000736a:	f104 0344 	add.w	r3, r4, #68	; 0x44
2000736e:	4299      	cmp	r1, r3
20007370:	d002      	beq.n	20007378 <_fflush_r+0xb8>
20007372:	4640      	mov	r0, r8
20007374:	f000 f998 	bl	200076a8 <_free_r>
20007378:	2000      	movs	r0, #0
2000737a:	6360      	str	r0, [r4, #52]	; 0x34
2000737c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20007380:	6926      	ldr	r6, [r4, #16]
20007382:	b1b6      	cbz	r6, 200073b2 <_fflush_r+0xf2>
20007384:	6825      	ldr	r5, [r4, #0]
20007386:	6026      	str	r6, [r4, #0]
20007388:	1bad      	subs	r5, r5, r6
2000738a:	f012 0f03 	tst.w	r2, #3
2000738e:	bf0c      	ite	eq
20007390:	6963      	ldreq	r3, [r4, #20]
20007392:	2300      	movne	r3, #0
20007394:	60a3      	str	r3, [r4, #8]
20007396:	e00a      	b.n	200073ae <_fflush_r+0xee>
20007398:	4632      	mov	r2, r6
2000739a:	462b      	mov	r3, r5
2000739c:	6aa7      	ldr	r7, [r4, #40]	; 0x28
2000739e:	4640      	mov	r0, r8
200073a0:	6a21      	ldr	r1, [r4, #32]
200073a2:	47b8      	blx	r7
200073a4:	2800      	cmp	r0, #0
200073a6:	ebc0 0505 	rsb	r5, r0, r5
200073aa:	4406      	add	r6, r0
200073ac:	dd04      	ble.n	200073b8 <_fflush_r+0xf8>
200073ae:	2d00      	cmp	r5, #0
200073b0:	dcf2      	bgt.n	20007398 <_fflush_r+0xd8>
200073b2:	2000      	movs	r0, #0
200073b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
200073b8:	89a3      	ldrh	r3, [r4, #12]
200073ba:	f04f 30ff 	mov.w	r0, #4294967295
200073be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
200073c2:	81a3      	strh	r3, [r4, #12]
200073c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
200073c8:	f000 f8ea 	bl	200075a0 <__sinit>
200073cc:	e783      	b.n	200072d6 <_fflush_r+0x16>
200073ce:	6862      	ldr	r2, [r4, #4]
200073d0:	6b63      	ldr	r3, [r4, #52]	; 0x34
200073d2:	1aad      	subs	r5, r5, r2
200073d4:	2b00      	cmp	r3, #0
200073d6:	d0af      	beq.n	20007338 <_fflush_r+0x78>
200073d8:	6c23      	ldr	r3, [r4, #64]	; 0x40
200073da:	1aed      	subs	r5, r5, r3
200073dc:	e7ac      	b.n	20007338 <_fflush_r+0x78>
200073de:	6c22      	ldr	r2, [r4, #64]	; 0x40
200073e0:	2a00      	cmp	r2, #0
200073e2:	dc9d      	bgt.n	20007320 <_fflush_r+0x60>
200073e4:	e7e5      	b.n	200073b2 <_fflush_r+0xf2>
200073e6:	2301      	movs	r3, #1
200073e8:	4640      	mov	r0, r8
200073ea:	6a21      	ldr	r1, [r4, #32]
200073ec:	47b0      	blx	r6
200073ee:	f1b0 3fff 	cmp.w	r0, #4294967295
200073f2:	4605      	mov	r5, r0
200073f4:	d002      	beq.n	200073fc <_fflush_r+0x13c>
200073f6:	89a3      	ldrh	r3, [r4, #12]
200073f8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
200073fa:	e79a      	b.n	20007332 <_fflush_r+0x72>
200073fc:	f8d8 3000 	ldr.w	r3, [r8]
20007400:	2b1d      	cmp	r3, #29
20007402:	d0d6      	beq.n	200073b2 <_fflush_r+0xf2>
20007404:	89a3      	ldrh	r3, [r4, #12]
20007406:	f043 0340 	orr.w	r3, r3, #64	; 0x40
2000740a:	81a3      	strh	r3, [r4, #12]
2000740c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

20007410 <fflush>:
20007410:	4601      	mov	r1, r0
20007412:	b128      	cbz	r0, 20007420 <fflush+0x10>
20007414:	f24a 133c 	movw	r3, #41276	; 0xa13c
20007418:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000741c:	6818      	ldr	r0, [r3, #0]
2000741e:	e74f      	b.n	200072c0 <_fflush_r>
20007420:	f649 63a0 	movw	r3, #40608	; 0x9ea0
20007424:	f247 21c1 	movw	r1, #29377	; 0x72c1
20007428:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000742c:	f2c2 0100 	movt	r1, #8192	; 0x2000
20007430:	6818      	ldr	r0, [r3, #0]
20007432:	f000 bbb3 	b.w	20007b9c <_fwalk_reent>
20007436:	bf00      	nop

20007438 <__sfp_lock_acquire>:
20007438:	4770      	bx	lr
2000743a:	bf00      	nop

2000743c <__sfp_lock_release>:
2000743c:	4770      	bx	lr
2000743e:	bf00      	nop

20007440 <__sinit_lock_acquire>:
20007440:	4770      	bx	lr
20007442:	bf00      	nop

20007444 <__sinit_lock_release>:
20007444:	4770      	bx	lr
20007446:	bf00      	nop

20007448 <__fp_lock>:
20007448:	2000      	movs	r0, #0
2000744a:	4770      	bx	lr

2000744c <__fp_unlock>:
2000744c:	2000      	movs	r0, #0
2000744e:	4770      	bx	lr

20007450 <__fp_unlock_all>:
20007450:	f24a 133c 	movw	r3, #41276	; 0xa13c
20007454:	f247 414d 	movw	r1, #29773	; 0x744d
20007458:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000745c:	f2c2 0100 	movt	r1, #8192	; 0x2000
20007460:	6818      	ldr	r0, [r3, #0]
20007462:	f000 bbc5 	b.w	20007bf0 <_fwalk>
20007466:	bf00      	nop

20007468 <__fp_lock_all>:
20007468:	f24a 133c 	movw	r3, #41276	; 0xa13c
2000746c:	f247 4149 	movw	r1, #29769	; 0x7449
20007470:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007474:	f2c2 0100 	movt	r1, #8192	; 0x2000
20007478:	6818      	ldr	r0, [r3, #0]
2000747a:	f000 bbb9 	b.w	20007bf0 <_fwalk>
2000747e:	bf00      	nop

20007480 <_cleanup_r>:
20007480:	f648 71b1 	movw	r1, #36785	; 0x8fb1
20007484:	f2c2 0100 	movt	r1, #8192	; 0x2000
20007488:	f000 bbb2 	b.w	20007bf0 <_fwalk>

2000748c <_cleanup>:
2000748c:	f649 63a0 	movw	r3, #40608	; 0x9ea0
20007490:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007494:	6818      	ldr	r0, [r3, #0]
20007496:	e7f3      	b.n	20007480 <_cleanup_r>

20007498 <std>:
20007498:	b510      	push	{r4, lr}
2000749a:	4604      	mov	r4, r0
2000749c:	2300      	movs	r3, #0
2000749e:	305c      	adds	r0, #92	; 0x5c
200074a0:	81a1      	strh	r1, [r4, #12]
200074a2:	4619      	mov	r1, r3
200074a4:	81e2      	strh	r2, [r4, #14]
200074a6:	2208      	movs	r2, #8
200074a8:	6023      	str	r3, [r4, #0]
200074aa:	6063      	str	r3, [r4, #4]
200074ac:	60a3      	str	r3, [r4, #8]
200074ae:	6663      	str	r3, [r4, #100]	; 0x64
200074b0:	6123      	str	r3, [r4, #16]
200074b2:	6163      	str	r3, [r4, #20]
200074b4:	61a3      	str	r3, [r4, #24]
200074b6:	f7fd f8dd 	bl	20004674 <memset>
200074ba:	f648 4071 	movw	r0, #35953	; 0x8c71
200074be:	f648 4135 	movw	r1, #35893	; 0x8c35
200074c2:	f648 420d 	movw	r2, #35853	; 0x8c0d
200074c6:	f648 4305 	movw	r3, #35845	; 0x8c05
200074ca:	f2c2 0000 	movt	r0, #8192	; 0x2000
200074ce:	f2c2 0100 	movt	r1, #8192	; 0x2000
200074d2:	f2c2 0200 	movt	r2, #8192	; 0x2000
200074d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200074da:	6260      	str	r0, [r4, #36]	; 0x24
200074dc:	62a1      	str	r1, [r4, #40]	; 0x28
200074de:	62e2      	str	r2, [r4, #44]	; 0x2c
200074e0:	6323      	str	r3, [r4, #48]	; 0x30
200074e2:	6224      	str	r4, [r4, #32]
200074e4:	bd10      	pop	{r4, pc}
200074e6:	bf00      	nop

200074e8 <__sfmoreglue>:
200074e8:	b570      	push	{r4, r5, r6, lr}
200074ea:	2568      	movs	r5, #104	; 0x68
200074ec:	460e      	mov	r6, r1
200074ee:	fb05 f501 	mul.w	r5, r5, r1
200074f2:	f105 010c 	add.w	r1, r5, #12
200074f6:	f7fc fd23 	bl	20003f40 <_malloc_r>
200074fa:	4604      	mov	r4, r0
200074fc:	b148      	cbz	r0, 20007512 <__sfmoreglue+0x2a>
200074fe:	f100 030c 	add.w	r3, r0, #12
20007502:	2100      	movs	r1, #0
20007504:	6046      	str	r6, [r0, #4]
20007506:	462a      	mov	r2, r5
20007508:	4618      	mov	r0, r3
2000750a:	6021      	str	r1, [r4, #0]
2000750c:	60a3      	str	r3, [r4, #8]
2000750e:	f7fd f8b1 	bl	20004674 <memset>
20007512:	4620      	mov	r0, r4
20007514:	bd70      	pop	{r4, r5, r6, pc}
20007516:	bf00      	nop

20007518 <__sfp>:
20007518:	f649 63a0 	movw	r3, #40608	; 0x9ea0
2000751c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007520:	b570      	push	{r4, r5, r6, lr}
20007522:	681d      	ldr	r5, [r3, #0]
20007524:	4606      	mov	r6, r0
20007526:	69ab      	ldr	r3, [r5, #24]
20007528:	2b00      	cmp	r3, #0
2000752a:	d02a      	beq.n	20007582 <__sfp+0x6a>
2000752c:	35d8      	adds	r5, #216	; 0xd8
2000752e:	686b      	ldr	r3, [r5, #4]
20007530:	68ac      	ldr	r4, [r5, #8]
20007532:	3b01      	subs	r3, #1
20007534:	d503      	bpl.n	2000753e <__sfp+0x26>
20007536:	e020      	b.n	2000757a <__sfp+0x62>
20007538:	3468      	adds	r4, #104	; 0x68
2000753a:	3b01      	subs	r3, #1
2000753c:	d41d      	bmi.n	2000757a <__sfp+0x62>
2000753e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
20007542:	2a00      	cmp	r2, #0
20007544:	d1f8      	bne.n	20007538 <__sfp+0x20>
20007546:	2500      	movs	r5, #0
20007548:	f04f 33ff 	mov.w	r3, #4294967295
2000754c:	6665      	str	r5, [r4, #100]	; 0x64
2000754e:	f104 005c 	add.w	r0, r4, #92	; 0x5c
20007552:	81e3      	strh	r3, [r4, #14]
20007554:	4629      	mov	r1, r5
20007556:	f04f 0301 	mov.w	r3, #1
2000755a:	6025      	str	r5, [r4, #0]
2000755c:	81a3      	strh	r3, [r4, #12]
2000755e:	2208      	movs	r2, #8
20007560:	60a5      	str	r5, [r4, #8]
20007562:	6065      	str	r5, [r4, #4]
20007564:	6125      	str	r5, [r4, #16]
20007566:	6165      	str	r5, [r4, #20]
20007568:	61a5      	str	r5, [r4, #24]
2000756a:	f7fd f883 	bl	20004674 <memset>
2000756e:	64e5      	str	r5, [r4, #76]	; 0x4c
20007570:	6365      	str	r5, [r4, #52]	; 0x34
20007572:	63a5      	str	r5, [r4, #56]	; 0x38
20007574:	64a5      	str	r5, [r4, #72]	; 0x48
20007576:	4620      	mov	r0, r4
20007578:	bd70      	pop	{r4, r5, r6, pc}
2000757a:	6828      	ldr	r0, [r5, #0]
2000757c:	b128      	cbz	r0, 2000758a <__sfp+0x72>
2000757e:	4605      	mov	r5, r0
20007580:	e7d5      	b.n	2000752e <__sfp+0x16>
20007582:	4628      	mov	r0, r5
20007584:	f000 f80c 	bl	200075a0 <__sinit>
20007588:	e7d0      	b.n	2000752c <__sfp+0x14>
2000758a:	4630      	mov	r0, r6
2000758c:	2104      	movs	r1, #4
2000758e:	f7ff ffab 	bl	200074e8 <__sfmoreglue>
20007592:	6028      	str	r0, [r5, #0]
20007594:	2800      	cmp	r0, #0
20007596:	d1f2      	bne.n	2000757e <__sfp+0x66>
20007598:	230c      	movs	r3, #12
2000759a:	4604      	mov	r4, r0
2000759c:	6033      	str	r3, [r6, #0]
2000759e:	e7ea      	b.n	20007576 <__sfp+0x5e>

200075a0 <__sinit>:
200075a0:	b570      	push	{r4, r5, r6, lr}
200075a2:	6986      	ldr	r6, [r0, #24]
200075a4:	4604      	mov	r4, r0
200075a6:	b106      	cbz	r6, 200075aa <__sinit+0xa>
200075a8:	bd70      	pop	{r4, r5, r6, pc}
200075aa:	f247 4381 	movw	r3, #29825	; 0x7481
200075ae:	2501      	movs	r5, #1
200075b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200075b4:	f8c0 60d8 	str.w	r6, [r0, #216]	; 0xd8
200075b8:	6283      	str	r3, [r0, #40]	; 0x28
200075ba:	f8c0 60dc 	str.w	r6, [r0, #220]	; 0xdc
200075be:	f8c0 60e0 	str.w	r6, [r0, #224]	; 0xe0
200075c2:	6185      	str	r5, [r0, #24]
200075c4:	f7ff ffa8 	bl	20007518 <__sfp>
200075c8:	6060      	str	r0, [r4, #4]
200075ca:	4620      	mov	r0, r4
200075cc:	f7ff ffa4 	bl	20007518 <__sfp>
200075d0:	60a0      	str	r0, [r4, #8]
200075d2:	4620      	mov	r0, r4
200075d4:	f7ff ffa0 	bl	20007518 <__sfp>
200075d8:	4632      	mov	r2, r6
200075da:	2104      	movs	r1, #4
200075dc:	4623      	mov	r3, r4
200075de:	60e0      	str	r0, [r4, #12]
200075e0:	6860      	ldr	r0, [r4, #4]
200075e2:	f7ff ff59 	bl	20007498 <std>
200075e6:	462a      	mov	r2, r5
200075e8:	68a0      	ldr	r0, [r4, #8]
200075ea:	2109      	movs	r1, #9
200075ec:	4623      	mov	r3, r4
200075ee:	f7ff ff53 	bl	20007498 <std>
200075f2:	4623      	mov	r3, r4
200075f4:	68e0      	ldr	r0, [r4, #12]
200075f6:	2112      	movs	r1, #18
200075f8:	2202      	movs	r2, #2
200075fa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
200075fe:	e74b      	b.n	20007498 <std>

20007600 <_malloc_trim_r>:
20007600:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20007602:	f24a 2430 	movw	r4, #41520	; 0xa230
20007606:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000760a:	460f      	mov	r7, r1
2000760c:	4605      	mov	r5, r0
2000760e:	f7fd f89b 	bl	20004748 <__malloc_lock>
20007612:	68a3      	ldr	r3, [r4, #8]
20007614:	685e      	ldr	r6, [r3, #4]
20007616:	f026 0603 	bic.w	r6, r6, #3
2000761a:	f506 637e 	add.w	r3, r6, #4064	; 0xfe0
2000761e:	330f      	adds	r3, #15
20007620:	1bdf      	subs	r7, r3, r7
20007622:	0b3f      	lsrs	r7, r7, #12
20007624:	3f01      	subs	r7, #1
20007626:	033f      	lsls	r7, r7, #12
20007628:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
2000762c:	db07      	blt.n	2000763e <_malloc_trim_r+0x3e>
2000762e:	2100      	movs	r1, #0
20007630:	4628      	mov	r0, r5
20007632:	f7fd f903 	bl	2000483c <_sbrk_r>
20007636:	68a3      	ldr	r3, [r4, #8]
20007638:	18f3      	adds	r3, r6, r3
2000763a:	4283      	cmp	r3, r0
2000763c:	d004      	beq.n	20007648 <_malloc_trim_r+0x48>
2000763e:	4628      	mov	r0, r5
20007640:	f7fd f884 	bl	2000474c <__malloc_unlock>
20007644:	2000      	movs	r0, #0
20007646:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20007648:	4279      	negs	r1, r7
2000764a:	4628      	mov	r0, r5
2000764c:	f7fd f8f6 	bl	2000483c <_sbrk_r>
20007650:	f1b0 3fff 	cmp.w	r0, #4294967295
20007654:	d010      	beq.n	20007678 <_malloc_trim_r+0x78>
20007656:	68a2      	ldr	r2, [r4, #8]
20007658:	f24a 63a8 	movw	r3, #42664	; 0xa6a8
2000765c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007660:	1bf6      	subs	r6, r6, r7
20007662:	f046 0601 	orr.w	r6, r6, #1
20007666:	4628      	mov	r0, r5
20007668:	6056      	str	r6, [r2, #4]
2000766a:	681a      	ldr	r2, [r3, #0]
2000766c:	1bd7      	subs	r7, r2, r7
2000766e:	601f      	str	r7, [r3, #0]
20007670:	f7fd f86c 	bl	2000474c <__malloc_unlock>
20007674:	2001      	movs	r0, #1
20007676:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20007678:	2100      	movs	r1, #0
2000767a:	4628      	mov	r0, r5
2000767c:	f7fd f8de 	bl	2000483c <_sbrk_r>
20007680:	68a3      	ldr	r3, [r4, #8]
20007682:	1ac2      	subs	r2, r0, r3
20007684:	2a0f      	cmp	r2, #15
20007686:	ddda      	ble.n	2000763e <_malloc_trim_r+0x3e>
20007688:	f24a 6438 	movw	r4, #42552	; 0xa638
2000768c:	f24a 61a8 	movw	r1, #42664	; 0xa6a8
20007690:	f2c2 0400 	movt	r4, #8192	; 0x2000
20007694:	f2c2 0100 	movt	r1, #8192	; 0x2000
20007698:	f042 0201 	orr.w	r2, r2, #1
2000769c:	6824      	ldr	r4, [r4, #0]
2000769e:	1b00      	subs	r0, r0, r4
200076a0:	6008      	str	r0, [r1, #0]
200076a2:	605a      	str	r2, [r3, #4]
200076a4:	e7cb      	b.n	2000763e <_malloc_trim_r+0x3e>
200076a6:	bf00      	nop

200076a8 <_free_r>:
200076a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
200076ac:	4605      	mov	r5, r0
200076ae:	460c      	mov	r4, r1
200076b0:	2900      	cmp	r1, #0
200076b2:	f000 8088 	beq.w	200077c6 <_free_r+0x11e>
200076b6:	f7fd f847 	bl	20004748 <__malloc_lock>
200076ba:	f1a4 0208 	sub.w	r2, r4, #8
200076be:	f24a 2030 	movw	r0, #41520	; 0xa230
200076c2:	6856      	ldr	r6, [r2, #4]
200076c4:	f2c2 0000 	movt	r0, #8192	; 0x2000
200076c8:	f026 0301 	bic.w	r3, r6, #1
200076cc:	f8d0 c008 	ldr.w	ip, [r0, #8]
200076d0:	18d1      	adds	r1, r2, r3
200076d2:	458c      	cmp	ip, r1
200076d4:	684f      	ldr	r7, [r1, #4]
200076d6:	f027 0703 	bic.w	r7, r7, #3
200076da:	f000 8095 	beq.w	20007808 <_free_r+0x160>
200076de:	f016 0601 	ands.w	r6, r6, #1
200076e2:	604f      	str	r7, [r1, #4]
200076e4:	d05f      	beq.n	200077a6 <_free_r+0xfe>
200076e6:	2600      	movs	r6, #0
200076e8:	19cc      	adds	r4, r1, r7
200076ea:	6864      	ldr	r4, [r4, #4]
200076ec:	f014 0f01 	tst.w	r4, #1
200076f0:	d106      	bne.n	20007700 <_free_r+0x58>
200076f2:	19db      	adds	r3, r3, r7
200076f4:	2e00      	cmp	r6, #0
200076f6:	d07a      	beq.n	200077ee <_free_r+0x146>
200076f8:	688c      	ldr	r4, [r1, #8]
200076fa:	68c9      	ldr	r1, [r1, #12]
200076fc:	608c      	str	r4, [r1, #8]
200076fe:	60e1      	str	r1, [r4, #12]
20007700:	f043 0101 	orr.w	r1, r3, #1
20007704:	50d3      	str	r3, [r2, r3]
20007706:	6051      	str	r1, [r2, #4]
20007708:	2e00      	cmp	r6, #0
2000770a:	d147      	bne.n	2000779c <_free_r+0xf4>
2000770c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
20007710:	d35b      	bcc.n	200077ca <_free_r+0x122>
20007712:	0a59      	lsrs	r1, r3, #9
20007714:	2904      	cmp	r1, #4
20007716:	bf9e      	ittt	ls
20007718:	ea4f 1c93 	movls.w	ip, r3, lsr #6
2000771c:	f10c 0c38 	addls.w	ip, ip, #56	; 0x38
20007720:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20007724:	d928      	bls.n	20007778 <_free_r+0xd0>
20007726:	2914      	cmp	r1, #20
20007728:	bf9c      	itt	ls
2000772a:	f101 0c5b 	addls.w	ip, r1, #91	; 0x5b
2000772e:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20007732:	d921      	bls.n	20007778 <_free_r+0xd0>
20007734:	2954      	cmp	r1, #84	; 0x54
20007736:	bf9e      	ittt	ls
20007738:	ea4f 3c13 	movls.w	ip, r3, lsr #12
2000773c:	f10c 0c6e 	addls.w	ip, ip, #110	; 0x6e
20007740:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20007744:	d918      	bls.n	20007778 <_free_r+0xd0>
20007746:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
2000774a:	bf9e      	ittt	ls
2000774c:	ea4f 3cd3 	movls.w	ip, r3, lsr #15
20007750:	f10c 0c77 	addls.w	ip, ip, #119	; 0x77
20007754:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20007758:	d90e      	bls.n	20007778 <_free_r+0xd0>
2000775a:	f240 5c54 	movw	ip, #1364	; 0x554
2000775e:	4561      	cmp	r1, ip
20007760:	bf95      	itete	ls
20007762:	ea4f 4c93 	movls.w	ip, r3, lsr #18
20007766:	f44f 747c 	movhi.w	r4, #1008	; 0x3f0
2000776a:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
2000776e:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
20007772:	bf98      	it	ls
20007774:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20007778:	1904      	adds	r4, r0, r4
2000777a:	68a1      	ldr	r1, [r4, #8]
2000777c:	42a1      	cmp	r1, r4
2000777e:	d103      	bne.n	20007788 <_free_r+0xe0>
20007780:	e064      	b.n	2000784c <_free_r+0x1a4>
20007782:	6889      	ldr	r1, [r1, #8]
20007784:	428c      	cmp	r4, r1
20007786:	d004      	beq.n	20007792 <_free_r+0xea>
20007788:	6848      	ldr	r0, [r1, #4]
2000778a:	f020 0003 	bic.w	r0, r0, #3
2000778e:	4283      	cmp	r3, r0
20007790:	d3f7      	bcc.n	20007782 <_free_r+0xda>
20007792:	68cb      	ldr	r3, [r1, #12]
20007794:	60d3      	str	r3, [r2, #12]
20007796:	6091      	str	r1, [r2, #8]
20007798:	60ca      	str	r2, [r1, #12]
2000779a:	609a      	str	r2, [r3, #8]
2000779c:	4628      	mov	r0, r5
2000779e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
200077a2:	f7fc bfd3 	b.w	2000474c <__malloc_unlock>
200077a6:	f854 4c08 	ldr.w	r4, [r4, #-8]
200077aa:	f100 0c08 	add.w	ip, r0, #8
200077ae:	1b12      	subs	r2, r2, r4
200077b0:	191b      	adds	r3, r3, r4
200077b2:	6894      	ldr	r4, [r2, #8]
200077b4:	4564      	cmp	r4, ip
200077b6:	d047      	beq.n	20007848 <_free_r+0x1a0>
200077b8:	f8d2 c00c 	ldr.w	ip, [r2, #12]
200077bc:	f8cc 4008 	str.w	r4, [ip, #8]
200077c0:	f8c4 c00c 	str.w	ip, [r4, #12]
200077c4:	e790      	b.n	200076e8 <_free_r+0x40>
200077c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
200077ca:	08db      	lsrs	r3, r3, #3
200077cc:	f04f 0c01 	mov.w	ip, #1
200077d0:	6846      	ldr	r6, [r0, #4]
200077d2:	eb00 01c3 	add.w	r1, r0, r3, lsl #3
200077d6:	109b      	asrs	r3, r3, #2
200077d8:	fa0c f303 	lsl.w	r3, ip, r3
200077dc:	60d1      	str	r1, [r2, #12]
200077de:	688c      	ldr	r4, [r1, #8]
200077e0:	ea46 0303 	orr.w	r3, r6, r3
200077e4:	6043      	str	r3, [r0, #4]
200077e6:	6094      	str	r4, [r2, #8]
200077e8:	60e2      	str	r2, [r4, #12]
200077ea:	608a      	str	r2, [r1, #8]
200077ec:	e7d6      	b.n	2000779c <_free_r+0xf4>
200077ee:	688c      	ldr	r4, [r1, #8]
200077f0:	4f1c      	ldr	r7, [pc, #112]	; (20007864 <_free_r+0x1bc>)
200077f2:	42bc      	cmp	r4, r7
200077f4:	d181      	bne.n	200076fa <_free_r+0x52>
200077f6:	50d3      	str	r3, [r2, r3]
200077f8:	f043 0301 	orr.w	r3, r3, #1
200077fc:	60e2      	str	r2, [r4, #12]
200077fe:	60a2      	str	r2, [r4, #8]
20007800:	6053      	str	r3, [r2, #4]
20007802:	6094      	str	r4, [r2, #8]
20007804:	60d4      	str	r4, [r2, #12]
20007806:	e7c9      	b.n	2000779c <_free_r+0xf4>
20007808:	18fb      	adds	r3, r7, r3
2000780a:	f016 0f01 	tst.w	r6, #1
2000780e:	d107      	bne.n	20007820 <_free_r+0x178>
20007810:	f854 1c08 	ldr.w	r1, [r4, #-8]
20007814:	1a52      	subs	r2, r2, r1
20007816:	185b      	adds	r3, r3, r1
20007818:	68d4      	ldr	r4, [r2, #12]
2000781a:	6891      	ldr	r1, [r2, #8]
2000781c:	60a1      	str	r1, [r4, #8]
2000781e:	60cc      	str	r4, [r1, #12]
20007820:	f24a 613c 	movw	r1, #42556	; 0xa63c
20007824:	6082      	str	r2, [r0, #8]
20007826:	f2c2 0100 	movt	r1, #8192	; 0x2000
2000782a:	f043 0001 	orr.w	r0, r3, #1
2000782e:	6050      	str	r0, [r2, #4]
20007830:	680a      	ldr	r2, [r1, #0]
20007832:	4293      	cmp	r3, r2
20007834:	d3b2      	bcc.n	2000779c <_free_r+0xf4>
20007836:	f24a 63a4 	movw	r3, #42660	; 0xa6a4
2000783a:	4628      	mov	r0, r5
2000783c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007840:	6819      	ldr	r1, [r3, #0]
20007842:	f7ff fedd 	bl	20007600 <_malloc_trim_r>
20007846:	e7a9      	b.n	2000779c <_free_r+0xf4>
20007848:	2601      	movs	r6, #1
2000784a:	e74d      	b.n	200076e8 <_free_r+0x40>
2000784c:	2601      	movs	r6, #1
2000784e:	6844      	ldr	r4, [r0, #4]
20007850:	ea4f 0cac 	mov.w	ip, ip, asr #2
20007854:	460b      	mov	r3, r1
20007856:	fa06 fc0c 	lsl.w	ip, r6, ip
2000785a:	ea44 040c 	orr.w	r4, r4, ip
2000785e:	6044      	str	r4, [r0, #4]
20007860:	e798      	b.n	20007794 <_free_r+0xec>
20007862:	bf00      	nop
20007864:	2000a238 	.word	0x2000a238

20007868 <__sfvwrite_r>:
20007868:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000786c:	6893      	ldr	r3, [r2, #8]
2000786e:	b085      	sub	sp, #20
20007870:	4690      	mov	r8, r2
20007872:	460c      	mov	r4, r1
20007874:	9003      	str	r0, [sp, #12]
20007876:	2b00      	cmp	r3, #0
20007878:	d064      	beq.n	20007944 <__sfvwrite_r+0xdc>
2000787a:	8988      	ldrh	r0, [r1, #12]
2000787c:	fa1f fa80 	uxth.w	sl, r0
20007880:	f01a 0f08 	tst.w	sl, #8
20007884:	f000 80a0 	beq.w	200079c8 <__sfvwrite_r+0x160>
20007888:	690b      	ldr	r3, [r1, #16]
2000788a:	2b00      	cmp	r3, #0
2000788c:	f000 809c 	beq.w	200079c8 <__sfvwrite_r+0x160>
20007890:	f01a 0b02 	ands.w	fp, sl, #2
20007894:	f8d8 5000 	ldr.w	r5, [r8]
20007898:	bf1c      	itt	ne
2000789a:	f04f 0a00 	movne.w	sl, #0
2000789e:	4657      	movne	r7, sl
200078a0:	d136      	bne.n	20007910 <__sfvwrite_r+0xa8>
200078a2:	f01a 0a01 	ands.w	sl, sl, #1
200078a6:	bf1d      	ittte	ne
200078a8:	46dc      	movne	ip, fp
200078aa:	46d9      	movne	r9, fp
200078ac:	465f      	movne	r7, fp
200078ae:	4656      	moveq	r6, sl
200078b0:	d152      	bne.n	20007958 <__sfvwrite_r+0xf0>
200078b2:	b326      	cbz	r6, 200078fe <__sfvwrite_r+0x96>
200078b4:	b280      	uxth	r0, r0
200078b6:	68a7      	ldr	r7, [r4, #8]
200078b8:	f410 7f00 	tst.w	r0, #512	; 0x200
200078bc:	f000 808f 	beq.w	200079de <__sfvwrite_r+0x176>
200078c0:	42be      	cmp	r6, r7
200078c2:	46bb      	mov	fp, r7
200078c4:	f080 80a7 	bcs.w	20007a16 <__sfvwrite_r+0x1ae>
200078c8:	6820      	ldr	r0, [r4, #0]
200078ca:	4637      	mov	r7, r6
200078cc:	46b3      	mov	fp, r6
200078ce:	465a      	mov	r2, fp
200078d0:	4651      	mov	r1, sl
200078d2:	f000 fa95 	bl	20007e00 <memmove>
200078d6:	68a2      	ldr	r2, [r4, #8]
200078d8:	6823      	ldr	r3, [r4, #0]
200078da:	46b1      	mov	r9, r6
200078dc:	1bd7      	subs	r7, r2, r7
200078de:	60a7      	str	r7, [r4, #8]
200078e0:	4637      	mov	r7, r6
200078e2:	445b      	add	r3, fp
200078e4:	6023      	str	r3, [r4, #0]
200078e6:	f8d8 3008 	ldr.w	r3, [r8, #8]
200078ea:	ebc9 0606 	rsb	r6, r9, r6
200078ee:	44ca      	add	sl, r9
200078f0:	1bdf      	subs	r7, r3, r7
200078f2:	f8c8 7008 	str.w	r7, [r8, #8]
200078f6:	b32f      	cbz	r7, 20007944 <__sfvwrite_r+0xdc>
200078f8:	89a0      	ldrh	r0, [r4, #12]
200078fa:	2e00      	cmp	r6, #0
200078fc:	d1da      	bne.n	200078b4 <__sfvwrite_r+0x4c>
200078fe:	f8d5 a000 	ldr.w	sl, [r5]
20007902:	686e      	ldr	r6, [r5, #4]
20007904:	3508      	adds	r5, #8
20007906:	e7d4      	b.n	200078b2 <__sfvwrite_r+0x4a>
20007908:	f8d5 a000 	ldr.w	sl, [r5]
2000790c:	686f      	ldr	r7, [r5, #4]
2000790e:	3508      	adds	r5, #8
20007910:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
20007914:	bf34      	ite	cc
20007916:	463b      	movcc	r3, r7
20007918:	f44f 6380 	movcs.w	r3, #1024	; 0x400
2000791c:	4652      	mov	r2, sl
2000791e:	9803      	ldr	r0, [sp, #12]
20007920:	2f00      	cmp	r7, #0
20007922:	d0f1      	beq.n	20007908 <__sfvwrite_r+0xa0>
20007924:	6aa6      	ldr	r6, [r4, #40]	; 0x28
20007926:	6a21      	ldr	r1, [r4, #32]
20007928:	47b0      	blx	r6
2000792a:	2800      	cmp	r0, #0
2000792c:	4482      	add	sl, r0
2000792e:	ebc0 0707 	rsb	r7, r0, r7
20007932:	f340 80ec 	ble.w	20007b0e <__sfvwrite_r+0x2a6>
20007936:	f8d8 3008 	ldr.w	r3, [r8, #8]
2000793a:	1a18      	subs	r0, r3, r0
2000793c:	f8c8 0008 	str.w	r0, [r8, #8]
20007940:	2800      	cmp	r0, #0
20007942:	d1e5      	bne.n	20007910 <__sfvwrite_r+0xa8>
20007944:	2000      	movs	r0, #0
20007946:	b005      	add	sp, #20
20007948:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000794c:	f8d5 9000 	ldr.w	r9, [r5]
20007950:	f04f 0c00 	mov.w	ip, #0
20007954:	686f      	ldr	r7, [r5, #4]
20007956:	3508      	adds	r5, #8
20007958:	2f00      	cmp	r7, #0
2000795a:	d0f7      	beq.n	2000794c <__sfvwrite_r+0xe4>
2000795c:	f1bc 0f00 	cmp.w	ip, #0
20007960:	f000 80b5 	beq.w	20007ace <__sfvwrite_r+0x266>
20007964:	6963      	ldr	r3, [r4, #20]
20007966:	45bb      	cmp	fp, r7
20007968:	bf34      	ite	cc
2000796a:	46da      	movcc	sl, fp
2000796c:	46ba      	movcs	sl, r7
2000796e:	68a6      	ldr	r6, [r4, #8]
20007970:	6820      	ldr	r0, [r4, #0]
20007972:	6922      	ldr	r2, [r4, #16]
20007974:	199e      	adds	r6, r3, r6
20007976:	4290      	cmp	r0, r2
20007978:	bf94      	ite	ls
2000797a:	2200      	movls	r2, #0
2000797c:	2201      	movhi	r2, #1
2000797e:	45b2      	cmp	sl, r6
20007980:	bfd4      	ite	le
20007982:	2200      	movle	r2, #0
20007984:	f002 0201 	andgt.w	r2, r2, #1
20007988:	2a00      	cmp	r2, #0
2000798a:	f040 80ae 	bne.w	20007aea <__sfvwrite_r+0x282>
2000798e:	459a      	cmp	sl, r3
20007990:	f2c0 8082 	blt.w	20007a98 <__sfvwrite_r+0x230>
20007994:	6aa6      	ldr	r6, [r4, #40]	; 0x28
20007996:	464a      	mov	r2, r9
20007998:	f8cd c004 	str.w	ip, [sp, #4]
2000799c:	9803      	ldr	r0, [sp, #12]
2000799e:	6a21      	ldr	r1, [r4, #32]
200079a0:	47b0      	blx	r6
200079a2:	f8dd c004 	ldr.w	ip, [sp, #4]
200079a6:	1e06      	subs	r6, r0, #0
200079a8:	f340 80b1 	ble.w	20007b0e <__sfvwrite_r+0x2a6>
200079ac:	ebbb 0b06 	subs.w	fp, fp, r6
200079b0:	f000 8086 	beq.w	20007ac0 <__sfvwrite_r+0x258>
200079b4:	f8d8 3008 	ldr.w	r3, [r8, #8]
200079b8:	44b1      	add	r9, r6
200079ba:	1bbf      	subs	r7, r7, r6
200079bc:	1b9e      	subs	r6, r3, r6
200079be:	f8c8 6008 	str.w	r6, [r8, #8]
200079c2:	2e00      	cmp	r6, #0
200079c4:	d1c8      	bne.n	20007958 <__sfvwrite_r+0xf0>
200079c6:	e7bd      	b.n	20007944 <__sfvwrite_r+0xdc>
200079c8:	9803      	ldr	r0, [sp, #12]
200079ca:	4621      	mov	r1, r4
200079cc:	f7fe fc1a 	bl	20006204 <__swsetup_r>
200079d0:	2800      	cmp	r0, #0
200079d2:	f040 80d4 	bne.w	20007b7e <__sfvwrite_r+0x316>
200079d6:	89a0      	ldrh	r0, [r4, #12]
200079d8:	fa1f fa80 	uxth.w	sl, r0
200079dc:	e758      	b.n	20007890 <__sfvwrite_r+0x28>
200079de:	6820      	ldr	r0, [r4, #0]
200079e0:	46b9      	mov	r9, r7
200079e2:	6923      	ldr	r3, [r4, #16]
200079e4:	4298      	cmp	r0, r3
200079e6:	bf94      	ite	ls
200079e8:	2300      	movls	r3, #0
200079ea:	2301      	movhi	r3, #1
200079ec:	42b7      	cmp	r7, r6
200079ee:	bf2c      	ite	cs
200079f0:	2300      	movcs	r3, #0
200079f2:	f003 0301 	andcc.w	r3, r3, #1
200079f6:	2b00      	cmp	r3, #0
200079f8:	f040 809d 	bne.w	20007b36 <__sfvwrite_r+0x2ce>
200079fc:	6963      	ldr	r3, [r4, #20]
200079fe:	429e      	cmp	r6, r3
20007a00:	f0c0 808c 	bcc.w	20007b1c <__sfvwrite_r+0x2b4>
20007a04:	6aa7      	ldr	r7, [r4, #40]	; 0x28
20007a06:	4652      	mov	r2, sl
20007a08:	9803      	ldr	r0, [sp, #12]
20007a0a:	6a21      	ldr	r1, [r4, #32]
20007a0c:	47b8      	blx	r7
20007a0e:	1e07      	subs	r7, r0, #0
20007a10:	dd7d      	ble.n	20007b0e <__sfvwrite_r+0x2a6>
20007a12:	46b9      	mov	r9, r7
20007a14:	e767      	b.n	200078e6 <__sfvwrite_r+0x7e>
20007a16:	f410 6f90 	tst.w	r0, #1152	; 0x480
20007a1a:	bf08      	it	eq
20007a1c:	6820      	ldreq	r0, [r4, #0]
20007a1e:	f43f af56 	beq.w	200078ce <__sfvwrite_r+0x66>
20007a22:	6962      	ldr	r2, [r4, #20]
20007a24:	6921      	ldr	r1, [r4, #16]
20007a26:	6823      	ldr	r3, [r4, #0]
20007a28:	eb02 0942 	add.w	r9, r2, r2, lsl #1
20007a2c:	1a5b      	subs	r3, r3, r1
20007a2e:	eb09 79d9 	add.w	r9, r9, r9, lsr #31
20007a32:	f103 0c01 	add.w	ip, r3, #1
20007a36:	44b4      	add	ip, r6
20007a38:	ea4f 0969 	mov.w	r9, r9, asr #1
20007a3c:	45e1      	cmp	r9, ip
20007a3e:	464a      	mov	r2, r9
20007a40:	bf3c      	itt	cc
20007a42:	46e1      	movcc	r9, ip
20007a44:	464a      	movcc	r2, r9
20007a46:	f410 6f80 	tst.w	r0, #1024	; 0x400
20007a4a:	f000 8083 	beq.w	20007b54 <__sfvwrite_r+0x2ec>
20007a4e:	4611      	mov	r1, r2
20007a50:	9803      	ldr	r0, [sp, #12]
20007a52:	9302      	str	r3, [sp, #8]
20007a54:	f7fc fa74 	bl	20003f40 <_malloc_r>
20007a58:	9b02      	ldr	r3, [sp, #8]
20007a5a:	2800      	cmp	r0, #0
20007a5c:	f000 8099 	beq.w	20007b92 <__sfvwrite_r+0x32a>
20007a60:	461a      	mov	r2, r3
20007a62:	6921      	ldr	r1, [r4, #16]
20007a64:	9302      	str	r3, [sp, #8]
20007a66:	9001      	str	r0, [sp, #4]
20007a68:	f7fc fd3c 	bl	200044e4 <memcpy>
20007a6c:	89a2      	ldrh	r2, [r4, #12]
20007a6e:	9b02      	ldr	r3, [sp, #8]
20007a70:	f8dd c004 	ldr.w	ip, [sp, #4]
20007a74:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
20007a78:	f042 0280 	orr.w	r2, r2, #128	; 0x80
20007a7c:	81a2      	strh	r2, [r4, #12]
20007a7e:	ebc3 0209 	rsb	r2, r3, r9
20007a82:	eb0c 0003 	add.w	r0, ip, r3
20007a86:	4637      	mov	r7, r6
20007a88:	46b3      	mov	fp, r6
20007a8a:	60a2      	str	r2, [r4, #8]
20007a8c:	f8c4 c010 	str.w	ip, [r4, #16]
20007a90:	6020      	str	r0, [r4, #0]
20007a92:	f8c4 9014 	str.w	r9, [r4, #20]
20007a96:	e71a      	b.n	200078ce <__sfvwrite_r+0x66>
20007a98:	4652      	mov	r2, sl
20007a9a:	4649      	mov	r1, r9
20007a9c:	4656      	mov	r6, sl
20007a9e:	f8cd c004 	str.w	ip, [sp, #4]
20007aa2:	f000 f9ad 	bl	20007e00 <memmove>
20007aa6:	68a2      	ldr	r2, [r4, #8]
20007aa8:	6823      	ldr	r3, [r4, #0]
20007aaa:	ebbb 0b06 	subs.w	fp, fp, r6
20007aae:	ebca 0202 	rsb	r2, sl, r2
20007ab2:	f8dd c004 	ldr.w	ip, [sp, #4]
20007ab6:	4453      	add	r3, sl
20007ab8:	60a2      	str	r2, [r4, #8]
20007aba:	6023      	str	r3, [r4, #0]
20007abc:	f47f af7a 	bne.w	200079b4 <__sfvwrite_r+0x14c>
20007ac0:	9803      	ldr	r0, [sp, #12]
20007ac2:	4621      	mov	r1, r4
20007ac4:	f7ff fbfc 	bl	200072c0 <_fflush_r>
20007ac8:	bb08      	cbnz	r0, 20007b0e <__sfvwrite_r+0x2a6>
20007aca:	46dc      	mov	ip, fp
20007acc:	e772      	b.n	200079b4 <__sfvwrite_r+0x14c>
20007ace:	4648      	mov	r0, r9
20007ad0:	210a      	movs	r1, #10
20007ad2:	463a      	mov	r2, r7
20007ad4:	f000 f95a 	bl	20007d8c <memchr>
20007ad8:	2800      	cmp	r0, #0
20007ada:	d04b      	beq.n	20007b74 <__sfvwrite_r+0x30c>
20007adc:	f100 0b01 	add.w	fp, r0, #1
20007ae0:	f04f 0c01 	mov.w	ip, #1
20007ae4:	ebc9 0b0b 	rsb	fp, r9, fp
20007ae8:	e73c      	b.n	20007964 <__sfvwrite_r+0xfc>
20007aea:	4649      	mov	r1, r9
20007aec:	4632      	mov	r2, r6
20007aee:	f8cd c004 	str.w	ip, [sp, #4]
20007af2:	f000 f985 	bl	20007e00 <memmove>
20007af6:	6823      	ldr	r3, [r4, #0]
20007af8:	4621      	mov	r1, r4
20007afa:	9803      	ldr	r0, [sp, #12]
20007afc:	199b      	adds	r3, r3, r6
20007afe:	6023      	str	r3, [r4, #0]
20007b00:	f7ff fbde 	bl	200072c0 <_fflush_r>
20007b04:	f8dd c004 	ldr.w	ip, [sp, #4]
20007b08:	2800      	cmp	r0, #0
20007b0a:	f43f af4f 	beq.w	200079ac <__sfvwrite_r+0x144>
20007b0e:	89a3      	ldrh	r3, [r4, #12]
20007b10:	f04f 30ff 	mov.w	r0, #4294967295
20007b14:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20007b18:	81a3      	strh	r3, [r4, #12]
20007b1a:	e714      	b.n	20007946 <__sfvwrite_r+0xde>
20007b1c:	4632      	mov	r2, r6
20007b1e:	4651      	mov	r1, sl
20007b20:	f000 f96e 	bl	20007e00 <memmove>
20007b24:	68a2      	ldr	r2, [r4, #8]
20007b26:	6823      	ldr	r3, [r4, #0]
20007b28:	4637      	mov	r7, r6
20007b2a:	1b92      	subs	r2, r2, r6
20007b2c:	46b1      	mov	r9, r6
20007b2e:	199b      	adds	r3, r3, r6
20007b30:	60a2      	str	r2, [r4, #8]
20007b32:	6023      	str	r3, [r4, #0]
20007b34:	e6d7      	b.n	200078e6 <__sfvwrite_r+0x7e>
20007b36:	4651      	mov	r1, sl
20007b38:	463a      	mov	r2, r7
20007b3a:	f000 f961 	bl	20007e00 <memmove>
20007b3e:	6823      	ldr	r3, [r4, #0]
20007b40:	9803      	ldr	r0, [sp, #12]
20007b42:	4621      	mov	r1, r4
20007b44:	19db      	adds	r3, r3, r7
20007b46:	6023      	str	r3, [r4, #0]
20007b48:	f7ff fbba 	bl	200072c0 <_fflush_r>
20007b4c:	2800      	cmp	r0, #0
20007b4e:	f43f aeca 	beq.w	200078e6 <__sfvwrite_r+0x7e>
20007b52:	e7dc      	b.n	20007b0e <__sfvwrite_r+0x2a6>
20007b54:	9803      	ldr	r0, [sp, #12]
20007b56:	9302      	str	r3, [sp, #8]
20007b58:	f000 fe5a 	bl	20008810 <_realloc_r>
20007b5c:	9b02      	ldr	r3, [sp, #8]
20007b5e:	4684      	mov	ip, r0
20007b60:	2800      	cmp	r0, #0
20007b62:	d18c      	bne.n	20007a7e <__sfvwrite_r+0x216>
20007b64:	6921      	ldr	r1, [r4, #16]
20007b66:	9803      	ldr	r0, [sp, #12]
20007b68:	f7ff fd9e 	bl	200076a8 <_free_r>
20007b6c:	9903      	ldr	r1, [sp, #12]
20007b6e:	230c      	movs	r3, #12
20007b70:	600b      	str	r3, [r1, #0]
20007b72:	e7cc      	b.n	20007b0e <__sfvwrite_r+0x2a6>
20007b74:	f107 0b01 	add.w	fp, r7, #1
20007b78:	f04f 0c01 	mov.w	ip, #1
20007b7c:	e6f2      	b.n	20007964 <__sfvwrite_r+0xfc>
20007b7e:	9903      	ldr	r1, [sp, #12]
20007b80:	2209      	movs	r2, #9
20007b82:	89a3      	ldrh	r3, [r4, #12]
20007b84:	f04f 30ff 	mov.w	r0, #4294967295
20007b88:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20007b8c:	600a      	str	r2, [r1, #0]
20007b8e:	81a3      	strh	r3, [r4, #12]
20007b90:	e6d9      	b.n	20007946 <__sfvwrite_r+0xde>
20007b92:	9a03      	ldr	r2, [sp, #12]
20007b94:	230c      	movs	r3, #12
20007b96:	6013      	str	r3, [r2, #0]
20007b98:	e7b9      	b.n	20007b0e <__sfvwrite_r+0x2a6>
20007b9a:	bf00      	nop

20007b9c <_fwalk_reent>:
20007b9c:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
20007ba0:	4607      	mov	r7, r0
20007ba2:	468a      	mov	sl, r1
20007ba4:	f7ff fc48 	bl	20007438 <__sfp_lock_acquire>
20007ba8:	f117 06d8 	adds.w	r6, r7, #216	; 0xd8
20007bac:	bf08      	it	eq
20007bae:	46b0      	moveq	r8, r6
20007bb0:	d018      	beq.n	20007be4 <_fwalk_reent+0x48>
20007bb2:	f04f 0800 	mov.w	r8, #0
20007bb6:	6875      	ldr	r5, [r6, #4]
20007bb8:	68b4      	ldr	r4, [r6, #8]
20007bba:	3d01      	subs	r5, #1
20007bbc:	d40f      	bmi.n	20007bde <_fwalk_reent+0x42>
20007bbe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
20007bc2:	b14b      	cbz	r3, 20007bd8 <_fwalk_reent+0x3c>
20007bc4:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
20007bc8:	4621      	mov	r1, r4
20007bca:	4638      	mov	r0, r7
20007bcc:	f1b3 3fff 	cmp.w	r3, #4294967295
20007bd0:	d002      	beq.n	20007bd8 <_fwalk_reent+0x3c>
20007bd2:	47d0      	blx	sl
20007bd4:	ea48 0800 	orr.w	r8, r8, r0
20007bd8:	3468      	adds	r4, #104	; 0x68
20007bda:	3d01      	subs	r5, #1
20007bdc:	d5ef      	bpl.n	20007bbe <_fwalk_reent+0x22>
20007bde:	6836      	ldr	r6, [r6, #0]
20007be0:	2e00      	cmp	r6, #0
20007be2:	d1e8      	bne.n	20007bb6 <_fwalk_reent+0x1a>
20007be4:	f7ff fc2a 	bl	2000743c <__sfp_lock_release>
20007be8:	4640      	mov	r0, r8
20007bea:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
20007bee:	bf00      	nop

20007bf0 <_fwalk>:
20007bf0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20007bf4:	4606      	mov	r6, r0
20007bf6:	4688      	mov	r8, r1
20007bf8:	f7ff fc1e 	bl	20007438 <__sfp_lock_acquire>
20007bfc:	36d8      	adds	r6, #216	; 0xd8
20007bfe:	bf08      	it	eq
20007c00:	4637      	moveq	r7, r6
20007c02:	d015      	beq.n	20007c30 <_fwalk+0x40>
20007c04:	2700      	movs	r7, #0
20007c06:	6875      	ldr	r5, [r6, #4]
20007c08:	68b4      	ldr	r4, [r6, #8]
20007c0a:	3d01      	subs	r5, #1
20007c0c:	d40d      	bmi.n	20007c2a <_fwalk+0x3a>
20007c0e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
20007c12:	b13b      	cbz	r3, 20007c24 <_fwalk+0x34>
20007c14:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
20007c18:	4620      	mov	r0, r4
20007c1a:	f1b3 3fff 	cmp.w	r3, #4294967295
20007c1e:	d001      	beq.n	20007c24 <_fwalk+0x34>
20007c20:	47c0      	blx	r8
20007c22:	4307      	orrs	r7, r0
20007c24:	3468      	adds	r4, #104	; 0x68
20007c26:	3d01      	subs	r5, #1
20007c28:	d5f1      	bpl.n	20007c0e <_fwalk+0x1e>
20007c2a:	6836      	ldr	r6, [r6, #0]
20007c2c:	2e00      	cmp	r6, #0
20007c2e:	d1ea      	bne.n	20007c06 <_fwalk+0x16>
20007c30:	f7ff fc04 	bl	2000743c <__sfp_lock_release>
20007c34:	4638      	mov	r0, r7
20007c36:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20007c3a:	bf00      	nop

20007c3c <__locale_charset>:
20007c3c:	f649 7380 	movw	r3, #40832	; 0x9f80
20007c40:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007c44:	6818      	ldr	r0, [r3, #0]
20007c46:	4770      	bx	lr

20007c48 <_localeconv_r>:
20007c48:	4800      	ldr	r0, [pc, #0]	; (20007c4c <_localeconv_r+0x4>)
20007c4a:	4770      	bx	lr
20007c4c:	20009f84 	.word	0x20009f84

20007c50 <localeconv>:
20007c50:	4800      	ldr	r0, [pc, #0]	; (20007c54 <localeconv+0x4>)
20007c52:	4770      	bx	lr
20007c54:	20009f84 	.word	0x20009f84

20007c58 <_setlocale_r>:
20007c58:	b570      	push	{r4, r5, r6, lr}
20007c5a:	4605      	mov	r5, r0
20007c5c:	460e      	mov	r6, r1
20007c5e:	4614      	mov	r4, r2
20007c60:	b172      	cbz	r2, 20007c80 <_setlocale_r+0x28>
20007c62:	f649 61a4 	movw	r1, #40612	; 0x9ea4
20007c66:	4610      	mov	r0, r2
20007c68:	f2c2 0100 	movt	r1, #8192	; 0x2000
20007c6c:	f001 f812 	bl	20008c94 <strcmp>
20007c70:	b958      	cbnz	r0, 20007c8a <_setlocale_r+0x32>
20007c72:	f649 60a4 	movw	r0, #40612	; 0x9ea4
20007c76:	622c      	str	r4, [r5, #32]
20007c78:	f2c2 0000 	movt	r0, #8192	; 0x2000
20007c7c:	61ee      	str	r6, [r5, #28]
20007c7e:	bd70      	pop	{r4, r5, r6, pc}
20007c80:	f649 60a4 	movw	r0, #40612	; 0x9ea4
20007c84:	f2c2 0000 	movt	r0, #8192	; 0x2000
20007c88:	bd70      	pop	{r4, r5, r6, pc}
20007c8a:	f649 61dc 	movw	r1, #40668	; 0x9edc
20007c8e:	4620      	mov	r0, r4
20007c90:	f2c2 0100 	movt	r1, #8192	; 0x2000
20007c94:	f000 fffe 	bl	20008c94 <strcmp>
20007c98:	2800      	cmp	r0, #0
20007c9a:	d0ea      	beq.n	20007c72 <_setlocale_r+0x1a>
20007c9c:	2000      	movs	r0, #0
20007c9e:	bd70      	pop	{r4, r5, r6, pc}

20007ca0 <setlocale>:
20007ca0:	f24a 133c 	movw	r3, #41276	; 0xa13c
20007ca4:	460a      	mov	r2, r1
20007ca6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007caa:	4601      	mov	r1, r0
20007cac:	6818      	ldr	r0, [r3, #0]
20007cae:	e7d3      	b.n	20007c58 <_setlocale_r>

20007cb0 <__smakebuf_r>:
20007cb0:	898b      	ldrh	r3, [r1, #12]
20007cb2:	b5f0      	push	{r4, r5, r6, r7, lr}
20007cb4:	460c      	mov	r4, r1
20007cb6:	b29a      	uxth	r2, r3
20007cb8:	b091      	sub	sp, #68	; 0x44
20007cba:	f012 0f02 	tst.w	r2, #2
20007cbe:	4605      	mov	r5, r0
20007cc0:	d141      	bne.n	20007d46 <__smakebuf_r+0x96>
20007cc2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20007cc6:	2900      	cmp	r1, #0
20007cc8:	db18      	blt.n	20007cfc <__smakebuf_r+0x4c>
20007cca:	aa01      	add	r2, sp, #4
20007ccc:	f001 f978 	bl	20008fc0 <_fstat_r>
20007cd0:	2800      	cmp	r0, #0
20007cd2:	db11      	blt.n	20007cf8 <__smakebuf_r+0x48>
20007cd4:	9b02      	ldr	r3, [sp, #8]
20007cd6:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
20007cda:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
20007cde:	bf14      	ite	ne
20007ce0:	2700      	movne	r7, #0
20007ce2:	2701      	moveq	r7, #1
20007ce4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
20007ce8:	d040      	beq.n	20007d6c <__smakebuf_r+0xbc>
20007cea:	89a3      	ldrh	r3, [r4, #12]
20007cec:	f44f 6680 	mov.w	r6, #1024	; 0x400
20007cf0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
20007cf4:	81a3      	strh	r3, [r4, #12]
20007cf6:	e00b      	b.n	20007d10 <__smakebuf_r+0x60>
20007cf8:	89a3      	ldrh	r3, [r4, #12]
20007cfa:	b29a      	uxth	r2, r3
20007cfc:	f012 0f80 	tst.w	r2, #128	; 0x80
20007d00:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
20007d04:	bf0c      	ite	eq
20007d06:	f44f 6680 	moveq.w	r6, #1024	; 0x400
20007d0a:	2640      	movne	r6, #64	; 0x40
20007d0c:	2700      	movs	r7, #0
20007d0e:	81a3      	strh	r3, [r4, #12]
20007d10:	4628      	mov	r0, r5
20007d12:	4631      	mov	r1, r6
20007d14:	f7fc f914 	bl	20003f40 <_malloc_r>
20007d18:	b170      	cbz	r0, 20007d38 <__smakebuf_r+0x88>
20007d1a:	89a1      	ldrh	r1, [r4, #12]
20007d1c:	f247 4281 	movw	r2, #29825	; 0x7481
20007d20:	f2c2 0200 	movt	r2, #8192	; 0x2000
20007d24:	6120      	str	r0, [r4, #16]
20007d26:	f041 0180 	orr.w	r1, r1, #128	; 0x80
20007d2a:	6166      	str	r6, [r4, #20]
20007d2c:	62aa      	str	r2, [r5, #40]	; 0x28
20007d2e:	81a1      	strh	r1, [r4, #12]
20007d30:	6020      	str	r0, [r4, #0]
20007d32:	b97f      	cbnz	r7, 20007d54 <__smakebuf_r+0xa4>
20007d34:	b011      	add	sp, #68	; 0x44
20007d36:	bdf0      	pop	{r4, r5, r6, r7, pc}
20007d38:	89a3      	ldrh	r3, [r4, #12]
20007d3a:	f413 7f00 	tst.w	r3, #512	; 0x200
20007d3e:	d1f9      	bne.n	20007d34 <__smakebuf_r+0x84>
20007d40:	f043 0302 	orr.w	r3, r3, #2
20007d44:	81a3      	strh	r3, [r4, #12]
20007d46:	f104 0347 	add.w	r3, r4, #71	; 0x47
20007d4a:	6123      	str	r3, [r4, #16]
20007d4c:	6023      	str	r3, [r4, #0]
20007d4e:	2301      	movs	r3, #1
20007d50:	6163      	str	r3, [r4, #20]
20007d52:	e7ef      	b.n	20007d34 <__smakebuf_r+0x84>
20007d54:	4628      	mov	r0, r5
20007d56:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
20007d5a:	f001 f947 	bl	20008fec <_isatty_r>
20007d5e:	2800      	cmp	r0, #0
20007d60:	d0e8      	beq.n	20007d34 <__smakebuf_r+0x84>
20007d62:	89a3      	ldrh	r3, [r4, #12]
20007d64:	f043 0301 	orr.w	r3, r3, #1
20007d68:	81a3      	strh	r3, [r4, #12]
20007d6a:	e7e3      	b.n	20007d34 <__smakebuf_r+0x84>
20007d6c:	f648 430d 	movw	r3, #35853	; 0x8c0d
20007d70:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
20007d72:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007d76:	429a      	cmp	r2, r3
20007d78:	d1b7      	bne.n	20007cea <__smakebuf_r+0x3a>
20007d7a:	89a2      	ldrh	r2, [r4, #12]
20007d7c:	f44f 6380 	mov.w	r3, #1024	; 0x400
20007d80:	461e      	mov	r6, r3
20007d82:	6523      	str	r3, [r4, #80]	; 0x50
20007d84:	ea42 0303 	orr.w	r3, r2, r3
20007d88:	81a3      	strh	r3, [r4, #12]
20007d8a:	e7c1      	b.n	20007d10 <__smakebuf_r+0x60>

20007d8c <memchr>:
20007d8c:	f010 0f03 	tst.w	r0, #3
20007d90:	b2c9      	uxtb	r1, r1
20007d92:	b410      	push	{r4}
20007d94:	d010      	beq.n	20007db8 <memchr+0x2c>
20007d96:	2a00      	cmp	r2, #0
20007d98:	d02f      	beq.n	20007dfa <memchr+0x6e>
20007d9a:	7803      	ldrb	r3, [r0, #0]
20007d9c:	428b      	cmp	r3, r1
20007d9e:	d02a      	beq.n	20007df6 <memchr+0x6a>
20007da0:	3a01      	subs	r2, #1
20007da2:	e005      	b.n	20007db0 <memchr+0x24>
20007da4:	2a00      	cmp	r2, #0
20007da6:	d028      	beq.n	20007dfa <memchr+0x6e>
20007da8:	7803      	ldrb	r3, [r0, #0]
20007daa:	3a01      	subs	r2, #1
20007dac:	428b      	cmp	r3, r1
20007dae:	d022      	beq.n	20007df6 <memchr+0x6a>
20007db0:	3001      	adds	r0, #1
20007db2:	f010 0f03 	tst.w	r0, #3
20007db6:	d1f5      	bne.n	20007da4 <memchr+0x18>
20007db8:	2a03      	cmp	r2, #3
20007dba:	d911      	bls.n	20007de0 <memchr+0x54>
20007dbc:	ea41 2401 	orr.w	r4, r1, r1, lsl #8
20007dc0:	ea44 4404 	orr.w	r4, r4, r4, lsl #16
20007dc4:	6803      	ldr	r3, [r0, #0]
20007dc6:	ea84 0303 	eor.w	r3, r4, r3
20007dca:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
20007dce:	ea2c 0303 	bic.w	r3, ip, r3
20007dd2:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
20007dd6:	d103      	bne.n	20007de0 <memchr+0x54>
20007dd8:	3a04      	subs	r2, #4
20007dda:	3004      	adds	r0, #4
20007ddc:	2a03      	cmp	r2, #3
20007dde:	d8f1      	bhi.n	20007dc4 <memchr+0x38>
20007de0:	b15a      	cbz	r2, 20007dfa <memchr+0x6e>
20007de2:	7803      	ldrb	r3, [r0, #0]
20007de4:	428b      	cmp	r3, r1
20007de6:	d006      	beq.n	20007df6 <memchr+0x6a>
20007de8:	3a01      	subs	r2, #1
20007dea:	b132      	cbz	r2, 20007dfa <memchr+0x6e>
20007dec:	f810 3f01 	ldrb.w	r3, [r0, #1]!
20007df0:	3a01      	subs	r2, #1
20007df2:	428b      	cmp	r3, r1
20007df4:	d1f9      	bne.n	20007dea <memchr+0x5e>
20007df6:	bc10      	pop	{r4}
20007df8:	4770      	bx	lr
20007dfa:	2000      	movs	r0, #0
20007dfc:	e7fb      	b.n	20007df6 <memchr+0x6a>
20007dfe:	bf00      	nop

20007e00 <memmove>:
20007e00:	4288      	cmp	r0, r1
20007e02:	468c      	mov	ip, r1
20007e04:	b470      	push	{r4, r5, r6}
20007e06:	4605      	mov	r5, r0
20007e08:	4614      	mov	r4, r2
20007e0a:	d90e      	bls.n	20007e2a <memmove+0x2a>
20007e0c:	188b      	adds	r3, r1, r2
20007e0e:	4298      	cmp	r0, r3
20007e10:	d20b      	bcs.n	20007e2a <memmove+0x2a>
20007e12:	b142      	cbz	r2, 20007e26 <memmove+0x26>
20007e14:	ebc2 0c03 	rsb	ip, r2, r3
20007e18:	4601      	mov	r1, r0
20007e1a:	1e53      	subs	r3, r2, #1
20007e1c:	f81c 2003 	ldrb.w	r2, [ip, r3]
20007e20:	54ca      	strb	r2, [r1, r3]
20007e22:	3b01      	subs	r3, #1
20007e24:	d2fa      	bcs.n	20007e1c <memmove+0x1c>
20007e26:	bc70      	pop	{r4, r5, r6}
20007e28:	4770      	bx	lr
20007e2a:	2a0f      	cmp	r2, #15
20007e2c:	d809      	bhi.n	20007e42 <memmove+0x42>
20007e2e:	2c00      	cmp	r4, #0
20007e30:	d0f9      	beq.n	20007e26 <memmove+0x26>
20007e32:	2300      	movs	r3, #0
20007e34:	f81c 2003 	ldrb.w	r2, [ip, r3]
20007e38:	54ea      	strb	r2, [r5, r3]
20007e3a:	3301      	adds	r3, #1
20007e3c:	42a3      	cmp	r3, r4
20007e3e:	d1f9      	bne.n	20007e34 <memmove+0x34>
20007e40:	e7f1      	b.n	20007e26 <memmove+0x26>
20007e42:	ea41 0300 	orr.w	r3, r1, r0
20007e46:	f013 0f03 	tst.w	r3, #3
20007e4a:	d1f0      	bne.n	20007e2e <memmove+0x2e>
20007e4c:	4694      	mov	ip, r2
20007e4e:	460c      	mov	r4, r1
20007e50:	4603      	mov	r3, r0
20007e52:	6825      	ldr	r5, [r4, #0]
20007e54:	f1ac 0c10 	sub.w	ip, ip, #16
20007e58:	601d      	str	r5, [r3, #0]
20007e5a:	6865      	ldr	r5, [r4, #4]
20007e5c:	605d      	str	r5, [r3, #4]
20007e5e:	68a5      	ldr	r5, [r4, #8]
20007e60:	609d      	str	r5, [r3, #8]
20007e62:	68e5      	ldr	r5, [r4, #12]
20007e64:	3410      	adds	r4, #16
20007e66:	60dd      	str	r5, [r3, #12]
20007e68:	3310      	adds	r3, #16
20007e6a:	f1bc 0f0f 	cmp.w	ip, #15
20007e6e:	d8f0      	bhi.n	20007e52 <memmove+0x52>
20007e70:	3a10      	subs	r2, #16
20007e72:	ea4f 1c12 	mov.w	ip, r2, lsr #4
20007e76:	f10c 0501 	add.w	r5, ip, #1
20007e7a:	ebcc 7c0c 	rsb	ip, ip, ip, lsl #28
20007e7e:	012d      	lsls	r5, r5, #4
20007e80:	eb02 160c 	add.w	r6, r2, ip, lsl #4
20007e84:	eb01 0c05 	add.w	ip, r1, r5
20007e88:	1945      	adds	r5, r0, r5
20007e8a:	2e03      	cmp	r6, #3
20007e8c:	4634      	mov	r4, r6
20007e8e:	d9ce      	bls.n	20007e2e <memmove+0x2e>
20007e90:	2300      	movs	r3, #0
20007e92:	f85c 2003 	ldr.w	r2, [ip, r3]
20007e96:	50ea      	str	r2, [r5, r3]
20007e98:	3304      	adds	r3, #4
20007e9a:	1af2      	subs	r2, r6, r3
20007e9c:	2a03      	cmp	r2, #3
20007e9e:	d8f8      	bhi.n	20007e92 <memmove+0x92>
20007ea0:	3e04      	subs	r6, #4
20007ea2:	08b3      	lsrs	r3, r6, #2
20007ea4:	1c5a      	adds	r2, r3, #1
20007ea6:	ebc3 7383 	rsb	r3, r3, r3, lsl #30
20007eaa:	0092      	lsls	r2, r2, #2
20007eac:	4494      	add	ip, r2
20007eae:	eb06 0483 	add.w	r4, r6, r3, lsl #2
20007eb2:	18ad      	adds	r5, r5, r2
20007eb4:	e7bb      	b.n	20007e2e <memmove+0x2e>
20007eb6:	bf00      	nop

20007eb8 <__hi0bits>:
20007eb8:	0c02      	lsrs	r2, r0, #16
20007eba:	4603      	mov	r3, r0
20007ebc:	0412      	lsls	r2, r2, #16
20007ebe:	b1b2      	cbz	r2, 20007eee <__hi0bits+0x36>
20007ec0:	2000      	movs	r0, #0
20007ec2:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
20007ec6:	d101      	bne.n	20007ecc <__hi0bits+0x14>
20007ec8:	3008      	adds	r0, #8
20007eca:	021b      	lsls	r3, r3, #8
20007ecc:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
20007ed0:	d101      	bne.n	20007ed6 <__hi0bits+0x1e>
20007ed2:	3004      	adds	r0, #4
20007ed4:	011b      	lsls	r3, r3, #4
20007ed6:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
20007eda:	d101      	bne.n	20007ee0 <__hi0bits+0x28>
20007edc:	3002      	adds	r0, #2
20007ede:	009b      	lsls	r3, r3, #2
20007ee0:	2b00      	cmp	r3, #0
20007ee2:	db03      	blt.n	20007eec <__hi0bits+0x34>
20007ee4:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
20007ee8:	d004      	beq.n	20007ef4 <__hi0bits+0x3c>
20007eea:	3001      	adds	r0, #1
20007eec:	4770      	bx	lr
20007eee:	0403      	lsls	r3, r0, #16
20007ef0:	2010      	movs	r0, #16
20007ef2:	e7e6      	b.n	20007ec2 <__hi0bits+0xa>
20007ef4:	2020      	movs	r0, #32
20007ef6:	4770      	bx	lr

20007ef8 <__lo0bits>:
20007ef8:	6803      	ldr	r3, [r0, #0]
20007efa:	4602      	mov	r2, r0
20007efc:	f013 0007 	ands.w	r0, r3, #7
20007f00:	d009      	beq.n	20007f16 <__lo0bits+0x1e>
20007f02:	f013 0f01 	tst.w	r3, #1
20007f06:	d121      	bne.n	20007f4c <__lo0bits+0x54>
20007f08:	f013 0f02 	tst.w	r3, #2
20007f0c:	d122      	bne.n	20007f54 <__lo0bits+0x5c>
20007f0e:	089b      	lsrs	r3, r3, #2
20007f10:	2002      	movs	r0, #2
20007f12:	6013      	str	r3, [r2, #0]
20007f14:	4770      	bx	lr
20007f16:	b299      	uxth	r1, r3
20007f18:	b909      	cbnz	r1, 20007f1e <__lo0bits+0x26>
20007f1a:	0c1b      	lsrs	r3, r3, #16
20007f1c:	2010      	movs	r0, #16
20007f1e:	f013 0fff 	tst.w	r3, #255	; 0xff
20007f22:	d101      	bne.n	20007f28 <__lo0bits+0x30>
20007f24:	3008      	adds	r0, #8
20007f26:	0a1b      	lsrs	r3, r3, #8
20007f28:	f013 0f0f 	tst.w	r3, #15
20007f2c:	d101      	bne.n	20007f32 <__lo0bits+0x3a>
20007f2e:	3004      	adds	r0, #4
20007f30:	091b      	lsrs	r3, r3, #4
20007f32:	f013 0f03 	tst.w	r3, #3
20007f36:	d101      	bne.n	20007f3c <__lo0bits+0x44>
20007f38:	3002      	adds	r0, #2
20007f3a:	089b      	lsrs	r3, r3, #2
20007f3c:	f013 0f01 	tst.w	r3, #1
20007f40:	d102      	bne.n	20007f48 <__lo0bits+0x50>
20007f42:	085b      	lsrs	r3, r3, #1
20007f44:	d004      	beq.n	20007f50 <__lo0bits+0x58>
20007f46:	3001      	adds	r0, #1
20007f48:	6013      	str	r3, [r2, #0]
20007f4a:	4770      	bx	lr
20007f4c:	2000      	movs	r0, #0
20007f4e:	4770      	bx	lr
20007f50:	2020      	movs	r0, #32
20007f52:	4770      	bx	lr
20007f54:	085b      	lsrs	r3, r3, #1
20007f56:	2001      	movs	r0, #1
20007f58:	6013      	str	r3, [r2, #0]
20007f5a:	4770      	bx	lr

20007f5c <__mcmp>:
20007f5c:	4603      	mov	r3, r0
20007f5e:	690a      	ldr	r2, [r1, #16]
20007f60:	6900      	ldr	r0, [r0, #16]
20007f62:	b410      	push	{r4}
20007f64:	1a80      	subs	r0, r0, r2
20007f66:	d111      	bne.n	20007f8c <__mcmp+0x30>
20007f68:	3204      	adds	r2, #4
20007f6a:	f103 0c14 	add.w	ip, r3, #20
20007f6e:	0092      	lsls	r2, r2, #2
20007f70:	189b      	adds	r3, r3, r2
20007f72:	1889      	adds	r1, r1, r2
20007f74:	3104      	adds	r1, #4
20007f76:	3304      	adds	r3, #4
20007f78:	f853 4c04 	ldr.w	r4, [r3, #-4]
20007f7c:	3b04      	subs	r3, #4
20007f7e:	f851 2c04 	ldr.w	r2, [r1, #-4]
20007f82:	3904      	subs	r1, #4
20007f84:	4294      	cmp	r4, r2
20007f86:	d103      	bne.n	20007f90 <__mcmp+0x34>
20007f88:	459c      	cmp	ip, r3
20007f8a:	d3f5      	bcc.n	20007f78 <__mcmp+0x1c>
20007f8c:	bc10      	pop	{r4}
20007f8e:	4770      	bx	lr
20007f90:	bf38      	it	cc
20007f92:	f04f 30ff 	movcc.w	r0, #4294967295
20007f96:	d3f9      	bcc.n	20007f8c <__mcmp+0x30>
20007f98:	2001      	movs	r0, #1
20007f9a:	e7f7      	b.n	20007f8c <__mcmp+0x30>

20007f9c <__ulp>:
20007f9c:	f240 0300 	movw	r3, #0
20007fa0:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
20007fa4:	ea01 0303 	and.w	r3, r1, r3
20007fa8:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
20007fac:	2b00      	cmp	r3, #0
20007fae:	dd02      	ble.n	20007fb6 <__ulp+0x1a>
20007fb0:	4619      	mov	r1, r3
20007fb2:	2000      	movs	r0, #0
20007fb4:	4770      	bx	lr
20007fb6:	425b      	negs	r3, r3
20007fb8:	151b      	asrs	r3, r3, #20
20007fba:	2b13      	cmp	r3, #19
20007fbc:	dd0e      	ble.n	20007fdc <__ulp+0x40>
20007fbe:	3b14      	subs	r3, #20
20007fc0:	2b1e      	cmp	r3, #30
20007fc2:	dd03      	ble.n	20007fcc <__ulp+0x30>
20007fc4:	2301      	movs	r3, #1
20007fc6:	2100      	movs	r1, #0
20007fc8:	4618      	mov	r0, r3
20007fca:	4770      	bx	lr
20007fcc:	2201      	movs	r2, #1
20007fce:	f1c3 031f 	rsb	r3, r3, #31
20007fd2:	2100      	movs	r1, #0
20007fd4:	fa12 f303 	lsls.w	r3, r2, r3
20007fd8:	4618      	mov	r0, r3
20007fda:	4770      	bx	lr
20007fdc:	f44f 2200 	mov.w	r2, #524288	; 0x80000
20007fe0:	2000      	movs	r0, #0
20007fe2:	fa52 f103 	asrs.w	r1, r2, r3
20007fe6:	4770      	bx	lr

20007fe8 <__b2d>:
20007fe8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20007fec:	6904      	ldr	r4, [r0, #16]
20007fee:	f100 0614 	add.w	r6, r0, #20
20007ff2:	460f      	mov	r7, r1
20007ff4:	3404      	adds	r4, #4
20007ff6:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
20007ffa:	eb00 0484 	add.w	r4, r0, r4, lsl #2
20007ffe:	46a0      	mov	r8, r4
20008000:	4628      	mov	r0, r5
20008002:	f7ff ff59 	bl	20007eb8 <__hi0bits>
20008006:	280a      	cmp	r0, #10
20008008:	f1c0 0320 	rsb	r3, r0, #32
2000800c:	603b      	str	r3, [r7, #0]
2000800e:	dc14      	bgt.n	2000803a <__b2d+0x52>
20008010:	42a6      	cmp	r6, r4
20008012:	f1c0 030b 	rsb	r3, r0, #11
20008016:	d237      	bcs.n	20008088 <__b2d+0xa0>
20008018:	f854 1c04 	ldr.w	r1, [r4, #-4]
2000801c:	40d9      	lsrs	r1, r3
2000801e:	fa25 fc03 	lsr.w	ip, r5, r3
20008022:	3015      	adds	r0, #21
20008024:	f04c 537e 	orr.w	r3, ip, #1065353216	; 0x3f800000
20008028:	4085      	lsls	r5, r0
2000802a:	f443 03e0 	orr.w	r3, r3, #7340032	; 0x700000
2000802e:	ea41 0205 	orr.w	r2, r1, r5
20008032:	4610      	mov	r0, r2
20008034:	4619      	mov	r1, r3
20008036:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
2000803a:	42a6      	cmp	r6, r4
2000803c:	d320      	bcc.n	20008080 <__b2d+0x98>
2000803e:	2100      	movs	r1, #0
20008040:	380b      	subs	r0, #11
20008042:	bf02      	ittt	eq
20008044:	f045 537e 	orreq.w	r3, r5, #1065353216	; 0x3f800000
20008048:	460a      	moveq	r2, r1
2000804a:	f443 03e0 	orreq.w	r3, r3, #7340032	; 0x700000
2000804e:	d0f0      	beq.n	20008032 <__b2d+0x4a>
20008050:	42b4      	cmp	r4, r6
20008052:	f1c0 0320 	rsb	r3, r0, #32
20008056:	d919      	bls.n	2000808c <__b2d+0xa4>
20008058:	f854 4c04 	ldr.w	r4, [r4, #-4]
2000805c:	40dc      	lsrs	r4, r3
2000805e:	4085      	lsls	r5, r0
20008060:	fa21 fc03 	lsr.w	ip, r1, r3
20008064:	f045 557e 	orr.w	r5, r5, #1065353216	; 0x3f800000
20008068:	fa11 f000 	lsls.w	r0, r1, r0
2000806c:	f445 05e0 	orr.w	r5, r5, #7340032	; 0x700000
20008070:	ea44 0200 	orr.w	r2, r4, r0
20008074:	ea45 030c 	orr.w	r3, r5, ip
20008078:	4610      	mov	r0, r2
2000807a:	4619      	mov	r1, r3
2000807c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20008080:	f854 1c04 	ldr.w	r1, [r4, #-4]
20008084:	3c04      	subs	r4, #4
20008086:	e7db      	b.n	20008040 <__b2d+0x58>
20008088:	2100      	movs	r1, #0
2000808a:	e7c8      	b.n	2000801e <__b2d+0x36>
2000808c:	2400      	movs	r4, #0
2000808e:	e7e6      	b.n	2000805e <__b2d+0x76>

20008090 <__ratio>:
20008090:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
20008094:	b083      	sub	sp, #12
20008096:	460e      	mov	r6, r1
20008098:	a901      	add	r1, sp, #4
2000809a:	4607      	mov	r7, r0
2000809c:	f7ff ffa4 	bl	20007fe8 <__b2d>
200080a0:	460d      	mov	r5, r1
200080a2:	4604      	mov	r4, r0
200080a4:	4669      	mov	r1, sp
200080a6:	4630      	mov	r0, r6
200080a8:	f7ff ff9e 	bl	20007fe8 <__b2d>
200080ac:	f8dd c004 	ldr.w	ip, [sp, #4]
200080b0:	46a9      	mov	r9, r5
200080b2:	46a0      	mov	r8, r4
200080b4:	460b      	mov	r3, r1
200080b6:	4602      	mov	r2, r0
200080b8:	6931      	ldr	r1, [r6, #16]
200080ba:	4616      	mov	r6, r2
200080bc:	6938      	ldr	r0, [r7, #16]
200080be:	461f      	mov	r7, r3
200080c0:	1a40      	subs	r0, r0, r1
200080c2:	9900      	ldr	r1, [sp, #0]
200080c4:	ebc1 010c 	rsb	r1, r1, ip
200080c8:	eb01 1140 	add.w	r1, r1, r0, lsl #5
200080cc:	2900      	cmp	r1, #0
200080ce:	bfc9      	itett	gt
200080d0:	eb05 5901 	addgt.w	r9, r5, r1, lsl #20
200080d4:	eba3 5701 	suble.w	r7, r3, r1, lsl #20
200080d8:	4624      	movgt	r4, r4
200080da:	464d      	movgt	r5, r9
200080dc:	bfdc      	itt	le
200080de:	4612      	movle	r2, r2
200080e0:	463b      	movle	r3, r7
200080e2:	4620      	mov	r0, r4
200080e4:	4629      	mov	r1, r5
200080e6:	f7fb fdeb 	bl	20003cc0 <__aeabi_ddiv>
200080ea:	b003      	add	sp, #12
200080ec:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

200080f0 <_mprec_log10>:
200080f0:	2817      	cmp	r0, #23
200080f2:	b510      	push	{r4, lr}
200080f4:	4604      	mov	r4, r0
200080f6:	dd0e      	ble.n	20008116 <_mprec_log10+0x26>
200080f8:	f240 0100 	movw	r1, #0
200080fc:	2000      	movs	r0, #0
200080fe:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
20008102:	f240 0300 	movw	r3, #0
20008106:	2200      	movs	r2, #0
20008108:	f2c4 0324 	movt	r3, #16420	; 0x4024
2000810c:	f7fb fcae 	bl	20003a6c <__aeabi_dmul>
20008110:	3c01      	subs	r4, #1
20008112:	d1f6      	bne.n	20008102 <_mprec_log10+0x12>
20008114:	bd10      	pop	{r4, pc}
20008116:	f649 73c8 	movw	r3, #40904	; 0x9fc8
2000811a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000811e:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
20008122:	e9d3 0100 	ldrd	r0, r1, [r3]
20008126:	bd10      	pop	{r4, pc}

20008128 <__copybits>:
20008128:	6913      	ldr	r3, [r2, #16]
2000812a:	3901      	subs	r1, #1
2000812c:	f102 0c14 	add.w	ip, r2, #20
20008130:	b410      	push	{r4}
20008132:	eb02 0283 	add.w	r2, r2, r3, lsl #2
20008136:	114c      	asrs	r4, r1, #5
20008138:	3214      	adds	r2, #20
2000813a:	3401      	adds	r4, #1
2000813c:	4594      	cmp	ip, r2
2000813e:	eb00 0484 	add.w	r4, r0, r4, lsl #2
20008142:	d20f      	bcs.n	20008164 <__copybits+0x3c>
20008144:	2300      	movs	r3, #0
20008146:	f85c 1003 	ldr.w	r1, [ip, r3]
2000814a:	50c1      	str	r1, [r0, r3]
2000814c:	3304      	adds	r3, #4
2000814e:	eb03 010c 	add.w	r1, r3, ip
20008152:	428a      	cmp	r2, r1
20008154:	d8f7      	bhi.n	20008146 <__copybits+0x1e>
20008156:	ea6f 0c0c 	mvn.w	ip, ip
2000815a:	4462      	add	r2, ip
2000815c:	f022 0203 	bic.w	r2, r2, #3
20008160:	3204      	adds	r2, #4
20008162:	1880      	adds	r0, r0, r2
20008164:	4284      	cmp	r4, r0
20008166:	d904      	bls.n	20008172 <__copybits+0x4a>
20008168:	2300      	movs	r3, #0
2000816a:	f840 3b04 	str.w	r3, [r0], #4
2000816e:	4284      	cmp	r4, r0
20008170:	d8fb      	bhi.n	2000816a <__copybits+0x42>
20008172:	bc10      	pop	{r4}
20008174:	4770      	bx	lr
20008176:	bf00      	nop

20008178 <__any_on>:
20008178:	6902      	ldr	r2, [r0, #16]
2000817a:	114b      	asrs	r3, r1, #5
2000817c:	429a      	cmp	r2, r3
2000817e:	db10      	blt.n	200081a2 <__any_on+0x2a>
20008180:	dd0e      	ble.n	200081a0 <__any_on+0x28>
20008182:	f011 011f 	ands.w	r1, r1, #31
20008186:	d00b      	beq.n	200081a0 <__any_on+0x28>
20008188:	461a      	mov	r2, r3
2000818a:	eb00 0383 	add.w	r3, r0, r3, lsl #2
2000818e:	695b      	ldr	r3, [r3, #20]
20008190:	fa23 fc01 	lsr.w	ip, r3, r1
20008194:	fa0c f101 	lsl.w	r1, ip, r1
20008198:	4299      	cmp	r1, r3
2000819a:	d002      	beq.n	200081a2 <__any_on+0x2a>
2000819c:	2001      	movs	r0, #1
2000819e:	4770      	bx	lr
200081a0:	461a      	mov	r2, r3
200081a2:	3204      	adds	r2, #4
200081a4:	f100 0114 	add.w	r1, r0, #20
200081a8:	eb00 0382 	add.w	r3, r0, r2, lsl #2
200081ac:	f103 0c04 	add.w	ip, r3, #4
200081b0:	4561      	cmp	r1, ip
200081b2:	d20b      	bcs.n	200081cc <__any_on+0x54>
200081b4:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
200081b8:	2a00      	cmp	r2, #0
200081ba:	d1ef      	bne.n	2000819c <__any_on+0x24>
200081bc:	4299      	cmp	r1, r3
200081be:	d205      	bcs.n	200081cc <__any_on+0x54>
200081c0:	f853 2d04 	ldr.w	r2, [r3, #-4]!
200081c4:	2a00      	cmp	r2, #0
200081c6:	d1e9      	bne.n	2000819c <__any_on+0x24>
200081c8:	4299      	cmp	r1, r3
200081ca:	d3f9      	bcc.n	200081c0 <__any_on+0x48>
200081cc:	2000      	movs	r0, #0
200081ce:	4770      	bx	lr

200081d0 <_Bfree>:
200081d0:	b530      	push	{r4, r5, lr}
200081d2:	6a45      	ldr	r5, [r0, #36]	; 0x24
200081d4:	b083      	sub	sp, #12
200081d6:	4604      	mov	r4, r0
200081d8:	b155      	cbz	r5, 200081f0 <_Bfree+0x20>
200081da:	b139      	cbz	r1, 200081ec <_Bfree+0x1c>
200081dc:	6a63      	ldr	r3, [r4, #36]	; 0x24
200081de:	684a      	ldr	r2, [r1, #4]
200081e0:	68db      	ldr	r3, [r3, #12]
200081e2:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
200081e6:	6008      	str	r0, [r1, #0]
200081e8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
200081ec:	b003      	add	sp, #12
200081ee:	bd30      	pop	{r4, r5, pc}
200081f0:	2010      	movs	r0, #16
200081f2:	9101      	str	r1, [sp, #4]
200081f4:	f7fb fe9c 	bl	20003f30 <malloc>
200081f8:	9901      	ldr	r1, [sp, #4]
200081fa:	6260      	str	r0, [r4, #36]	; 0x24
200081fc:	60c5      	str	r5, [r0, #12]
200081fe:	6045      	str	r5, [r0, #4]
20008200:	6085      	str	r5, [r0, #8]
20008202:	6005      	str	r5, [r0, #0]
20008204:	e7e9      	b.n	200081da <_Bfree+0xa>
20008206:	bf00      	nop

20008208 <_Balloc>:
20008208:	b570      	push	{r4, r5, r6, lr}
2000820a:	6a44      	ldr	r4, [r0, #36]	; 0x24
2000820c:	4606      	mov	r6, r0
2000820e:	460d      	mov	r5, r1
20008210:	b164      	cbz	r4, 2000822c <_Balloc+0x24>
20008212:	68e2      	ldr	r2, [r4, #12]
20008214:	b1a2      	cbz	r2, 20008240 <_Balloc+0x38>
20008216:	f852 3025 	ldr.w	r3, [r2, r5, lsl #2]
2000821a:	b1eb      	cbz	r3, 20008258 <_Balloc+0x50>
2000821c:	6819      	ldr	r1, [r3, #0]
2000821e:	f842 1025 	str.w	r1, [r2, r5, lsl #2]
20008222:	2200      	movs	r2, #0
20008224:	60da      	str	r2, [r3, #12]
20008226:	611a      	str	r2, [r3, #16]
20008228:	4618      	mov	r0, r3
2000822a:	bd70      	pop	{r4, r5, r6, pc}
2000822c:	2010      	movs	r0, #16
2000822e:	f7fb fe7f 	bl	20003f30 <malloc>
20008232:	2300      	movs	r3, #0
20008234:	4604      	mov	r4, r0
20008236:	6270      	str	r0, [r6, #36]	; 0x24
20008238:	60c3      	str	r3, [r0, #12]
2000823a:	6043      	str	r3, [r0, #4]
2000823c:	6083      	str	r3, [r0, #8]
2000823e:	6003      	str	r3, [r0, #0]
20008240:	2210      	movs	r2, #16
20008242:	4630      	mov	r0, r6
20008244:	2104      	movs	r1, #4
20008246:	f000 fe13 	bl	20008e70 <_calloc_r>
2000824a:	6a73      	ldr	r3, [r6, #36]	; 0x24
2000824c:	60e0      	str	r0, [r4, #12]
2000824e:	68da      	ldr	r2, [r3, #12]
20008250:	2a00      	cmp	r2, #0
20008252:	d1e0      	bne.n	20008216 <_Balloc+0xe>
20008254:	4613      	mov	r3, r2
20008256:	e7e7      	b.n	20008228 <_Balloc+0x20>
20008258:	2401      	movs	r4, #1
2000825a:	4630      	mov	r0, r6
2000825c:	4621      	mov	r1, r4
2000825e:	40ac      	lsls	r4, r5
20008260:	1d62      	adds	r2, r4, #5
20008262:	0092      	lsls	r2, r2, #2
20008264:	f000 fe04 	bl	20008e70 <_calloc_r>
20008268:	4603      	mov	r3, r0
2000826a:	2800      	cmp	r0, #0
2000826c:	d0dc      	beq.n	20008228 <_Balloc+0x20>
2000826e:	6045      	str	r5, [r0, #4]
20008270:	6084      	str	r4, [r0, #8]
20008272:	e7d6      	b.n	20008222 <_Balloc+0x1a>

20008274 <__d2b>:
20008274:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
20008278:	b083      	sub	sp, #12
2000827a:	2101      	movs	r1, #1
2000827c:	461d      	mov	r5, r3
2000827e:	4614      	mov	r4, r2
20008280:	9f0a      	ldr	r7, [sp, #40]	; 0x28
20008282:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
20008284:	f7ff ffc0 	bl	20008208 <_Balloc>
20008288:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
2000828c:	f025 437f 	bic.w	r3, r5, #4278190080	; 0xff000000
20008290:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
20008294:	4615      	mov	r5, r2
20008296:	ea5f 5a12 	movs.w	sl, r2, lsr #20
2000829a:	9300      	str	r3, [sp, #0]
2000829c:	bf1c      	itt	ne
2000829e:	f443 1380 	orrne.w	r3, r3, #1048576	; 0x100000
200082a2:	9300      	strne	r3, [sp, #0]
200082a4:	4680      	mov	r8, r0
200082a6:	2c00      	cmp	r4, #0
200082a8:	d023      	beq.n	200082f2 <__d2b+0x7e>
200082aa:	a802      	add	r0, sp, #8
200082ac:	f840 4d04 	str.w	r4, [r0, #-4]!
200082b0:	f7ff fe22 	bl	20007ef8 <__lo0bits>
200082b4:	4603      	mov	r3, r0
200082b6:	2800      	cmp	r0, #0
200082b8:	d137      	bne.n	2000832a <__d2b+0xb6>
200082ba:	9901      	ldr	r1, [sp, #4]
200082bc:	9a00      	ldr	r2, [sp, #0]
200082be:	f8c8 1014 	str.w	r1, [r8, #20]
200082c2:	2a00      	cmp	r2, #0
200082c4:	bf14      	ite	ne
200082c6:	2402      	movne	r4, #2
200082c8:	2401      	moveq	r4, #1
200082ca:	f8c8 2018 	str.w	r2, [r8, #24]
200082ce:	f8c8 4010 	str.w	r4, [r8, #16]
200082d2:	f1ba 0f00 	cmp.w	sl, #0
200082d6:	d01b      	beq.n	20008310 <__d2b+0x9c>
200082d8:	f5aa 6a86 	sub.w	sl, sl, #1072	; 0x430
200082dc:	f1c3 0235 	rsb	r2, r3, #53	; 0x35
200082e0:	f1aa 0a03 	sub.w	sl, sl, #3
200082e4:	4453      	add	r3, sl
200082e6:	603b      	str	r3, [r7, #0]
200082e8:	6032      	str	r2, [r6, #0]
200082ea:	4640      	mov	r0, r8
200082ec:	b003      	add	sp, #12
200082ee:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
200082f2:	4668      	mov	r0, sp
200082f4:	f7ff fe00 	bl	20007ef8 <__lo0bits>
200082f8:	2301      	movs	r3, #1
200082fa:	461c      	mov	r4, r3
200082fc:	f8c8 3010 	str.w	r3, [r8, #16]
20008300:	9b00      	ldr	r3, [sp, #0]
20008302:	f8c8 3014 	str.w	r3, [r8, #20]
20008306:	f100 0320 	add.w	r3, r0, #32
2000830a:	f1ba 0f00 	cmp.w	sl, #0
2000830e:	d1e3      	bne.n	200082d8 <__d2b+0x64>
20008310:	eb08 0284 	add.w	r2, r8, r4, lsl #2
20008314:	f5a3 6386 	sub.w	r3, r3, #1072	; 0x430
20008318:	3b02      	subs	r3, #2
2000831a:	603b      	str	r3, [r7, #0]
2000831c:	6910      	ldr	r0, [r2, #16]
2000831e:	f7ff fdcb 	bl	20007eb8 <__hi0bits>
20008322:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
20008326:	6030      	str	r0, [r6, #0]
20008328:	e7df      	b.n	200082ea <__d2b+0x76>
2000832a:	9a00      	ldr	r2, [sp, #0]
2000832c:	f1c0 0120 	rsb	r1, r0, #32
20008330:	fa12 f101 	lsls.w	r1, r2, r1
20008334:	40c2      	lsrs	r2, r0
20008336:	9801      	ldr	r0, [sp, #4]
20008338:	4301      	orrs	r1, r0
2000833a:	f8c8 1014 	str.w	r1, [r8, #20]
2000833e:	9200      	str	r2, [sp, #0]
20008340:	e7bf      	b.n	200082c2 <__d2b+0x4e>
20008342:	bf00      	nop

20008344 <__mdiff>:
20008344:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
20008348:	6913      	ldr	r3, [r2, #16]
2000834a:	690f      	ldr	r7, [r1, #16]
2000834c:	460c      	mov	r4, r1
2000834e:	4615      	mov	r5, r2
20008350:	1aff      	subs	r7, r7, r3
20008352:	2f00      	cmp	r7, #0
20008354:	d04f      	beq.n	200083f6 <__mdiff+0xb2>
20008356:	db6a      	blt.n	2000842e <__mdiff+0xea>
20008358:	2700      	movs	r7, #0
2000835a:	f101 0614 	add.w	r6, r1, #20
2000835e:	6861      	ldr	r1, [r4, #4]
20008360:	f7ff ff52 	bl	20008208 <_Balloc>
20008364:	f8d5 8010 	ldr.w	r8, [r5, #16]
20008368:	f8d4 c010 	ldr.w	ip, [r4, #16]
2000836c:	f105 0114 	add.w	r1, r5, #20
20008370:	2200      	movs	r2, #0
20008372:	eb05 0588 	add.w	r5, r5, r8, lsl #2
20008376:	eb04 048c 	add.w	r4, r4, ip, lsl #2
2000837a:	f105 0814 	add.w	r8, r5, #20
2000837e:	3414      	adds	r4, #20
20008380:	f100 0314 	add.w	r3, r0, #20
20008384:	60c7      	str	r7, [r0, #12]
20008386:	f851 7b04 	ldr.w	r7, [r1], #4
2000838a:	f856 5b04 	ldr.w	r5, [r6], #4
2000838e:	46bb      	mov	fp, r7
20008390:	fa1f fa87 	uxth.w	sl, r7
20008394:	0c3f      	lsrs	r7, r7, #16
20008396:	fa1f f985 	uxth.w	r9, r5
2000839a:	ebc7 4715 	rsb	r7, r7, r5, lsr #16
2000839e:	ebca 0a09 	rsb	sl, sl, r9
200083a2:	4452      	add	r2, sl
200083a4:	eb07 4722 	add.w	r7, r7, r2, asr #16
200083a8:	b292      	uxth	r2, r2
200083aa:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
200083ae:	f843 2b04 	str.w	r2, [r3], #4
200083b2:	143a      	asrs	r2, r7, #16
200083b4:	4588      	cmp	r8, r1
200083b6:	d8e6      	bhi.n	20008386 <__mdiff+0x42>
200083b8:	42a6      	cmp	r6, r4
200083ba:	d20e      	bcs.n	200083da <__mdiff+0x96>
200083bc:	f856 1b04 	ldr.w	r1, [r6], #4
200083c0:	b28d      	uxth	r5, r1
200083c2:	0c09      	lsrs	r1, r1, #16
200083c4:	1952      	adds	r2, r2, r5
200083c6:	eb01 4122 	add.w	r1, r1, r2, asr #16
200083ca:	b292      	uxth	r2, r2
200083cc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
200083d0:	f843 2b04 	str.w	r2, [r3], #4
200083d4:	140a      	asrs	r2, r1, #16
200083d6:	42b4      	cmp	r4, r6
200083d8:	d8f0      	bhi.n	200083bc <__mdiff+0x78>
200083da:	f853 2c04 	ldr.w	r2, [r3, #-4]
200083de:	b932      	cbnz	r2, 200083ee <__mdiff+0xaa>
200083e0:	f853 2c08 	ldr.w	r2, [r3, #-8]
200083e4:	f10c 3cff 	add.w	ip, ip, #4294967295
200083e8:	3b04      	subs	r3, #4
200083ea:	2a00      	cmp	r2, #0
200083ec:	d0f8      	beq.n	200083e0 <__mdiff+0x9c>
200083ee:	f8c0 c010 	str.w	ip, [r0, #16]
200083f2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
200083f6:	3304      	adds	r3, #4
200083f8:	f101 0614 	add.w	r6, r1, #20
200083fc:	009b      	lsls	r3, r3, #2
200083fe:	18d2      	adds	r2, r2, r3
20008400:	18cb      	adds	r3, r1, r3
20008402:	3304      	adds	r3, #4
20008404:	3204      	adds	r2, #4
20008406:	f853 cc04 	ldr.w	ip, [r3, #-4]
2000840a:	3b04      	subs	r3, #4
2000840c:	f852 1c04 	ldr.w	r1, [r2, #-4]
20008410:	3a04      	subs	r2, #4
20008412:	458c      	cmp	ip, r1
20008414:	d10a      	bne.n	2000842c <__mdiff+0xe8>
20008416:	429e      	cmp	r6, r3
20008418:	d3f5      	bcc.n	20008406 <__mdiff+0xc2>
2000841a:	2100      	movs	r1, #0
2000841c:	f7ff fef4 	bl	20008208 <_Balloc>
20008420:	2301      	movs	r3, #1
20008422:	6103      	str	r3, [r0, #16]
20008424:	2300      	movs	r3, #0
20008426:	6143      	str	r3, [r0, #20]
20008428:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000842c:	d297      	bcs.n	2000835e <__mdiff+0x1a>
2000842e:	4623      	mov	r3, r4
20008430:	462c      	mov	r4, r5
20008432:	2701      	movs	r7, #1
20008434:	461d      	mov	r5, r3
20008436:	f104 0614 	add.w	r6, r4, #20
2000843a:	e790      	b.n	2000835e <__mdiff+0x1a>

2000843c <__lshift>:
2000843c:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
20008440:	690d      	ldr	r5, [r1, #16]
20008442:	688b      	ldr	r3, [r1, #8]
20008444:	1156      	asrs	r6, r2, #5
20008446:	3501      	adds	r5, #1
20008448:	460c      	mov	r4, r1
2000844a:	19ad      	adds	r5, r5, r6
2000844c:	4690      	mov	r8, r2
2000844e:	429d      	cmp	r5, r3
20008450:	4682      	mov	sl, r0
20008452:	6849      	ldr	r1, [r1, #4]
20008454:	dd03      	ble.n	2000845e <__lshift+0x22>
20008456:	005b      	lsls	r3, r3, #1
20008458:	3101      	adds	r1, #1
2000845a:	429d      	cmp	r5, r3
2000845c:	dcfb      	bgt.n	20008456 <__lshift+0x1a>
2000845e:	4650      	mov	r0, sl
20008460:	f7ff fed2 	bl	20008208 <_Balloc>
20008464:	2e00      	cmp	r6, #0
20008466:	4607      	mov	r7, r0
20008468:	f100 0214 	add.w	r2, r0, #20
2000846c:	dd0a      	ble.n	20008484 <__lshift+0x48>
2000846e:	2300      	movs	r3, #0
20008470:	4619      	mov	r1, r3
20008472:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
20008476:	3301      	adds	r3, #1
20008478:	42b3      	cmp	r3, r6
2000847a:	d1fa      	bne.n	20008472 <__lshift+0x36>
2000847c:	eb07 0383 	add.w	r3, r7, r3, lsl #2
20008480:	f103 0214 	add.w	r2, r3, #20
20008484:	6920      	ldr	r0, [r4, #16]
20008486:	f104 0314 	add.w	r3, r4, #20
2000848a:	eb04 0080 	add.w	r0, r4, r0, lsl #2
2000848e:	3014      	adds	r0, #20
20008490:	f018 081f 	ands.w	r8, r8, #31
20008494:	d01b      	beq.n	200084ce <__lshift+0x92>
20008496:	f1c8 0e20 	rsb	lr, r8, #32
2000849a:	2100      	movs	r1, #0
2000849c:	681e      	ldr	r6, [r3, #0]
2000849e:	fa06 fc08 	lsl.w	ip, r6, r8
200084a2:	ea41 010c 	orr.w	r1, r1, ip
200084a6:	f842 1b04 	str.w	r1, [r2], #4
200084aa:	f853 1b04 	ldr.w	r1, [r3], #4
200084ae:	4298      	cmp	r0, r3
200084b0:	fa21 f10e 	lsr.w	r1, r1, lr
200084b4:	d8f2      	bhi.n	2000849c <__lshift+0x60>
200084b6:	6011      	str	r1, [r2, #0]
200084b8:	b101      	cbz	r1, 200084bc <__lshift+0x80>
200084ba:	3501      	adds	r5, #1
200084bc:	4650      	mov	r0, sl
200084be:	3d01      	subs	r5, #1
200084c0:	4621      	mov	r1, r4
200084c2:	613d      	str	r5, [r7, #16]
200084c4:	f7ff fe84 	bl	200081d0 <_Bfree>
200084c8:	4638      	mov	r0, r7
200084ca:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
200084ce:	f853 1008 	ldr.w	r1, [r3, r8]
200084d2:	f842 1008 	str.w	r1, [r2, r8]
200084d6:	f108 0804 	add.w	r8, r8, #4
200084da:	eb08 0103 	add.w	r1, r8, r3
200084de:	4288      	cmp	r0, r1
200084e0:	d9ec      	bls.n	200084bc <__lshift+0x80>
200084e2:	f853 1008 	ldr.w	r1, [r3, r8]
200084e6:	f842 1008 	str.w	r1, [r2, r8]
200084ea:	f108 0804 	add.w	r8, r8, #4
200084ee:	eb08 0103 	add.w	r1, r8, r3
200084f2:	4288      	cmp	r0, r1
200084f4:	d8eb      	bhi.n	200084ce <__lshift+0x92>
200084f6:	e7e1      	b.n	200084bc <__lshift+0x80>

200084f8 <__multiply>:
200084f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200084fc:	f8d1 8010 	ldr.w	r8, [r1, #16]
20008500:	6917      	ldr	r7, [r2, #16]
20008502:	460d      	mov	r5, r1
20008504:	4616      	mov	r6, r2
20008506:	b087      	sub	sp, #28
20008508:	45b8      	cmp	r8, r7
2000850a:	bfb5      	itete	lt
2000850c:	4615      	movlt	r5, r2
2000850e:	463b      	movge	r3, r7
20008510:	460b      	movlt	r3, r1
20008512:	4647      	movge	r7, r8
20008514:	bfb4      	ite	lt
20008516:	461e      	movlt	r6, r3
20008518:	4698      	movge	r8, r3
2000851a:	68ab      	ldr	r3, [r5, #8]
2000851c:	eb08 0407 	add.w	r4, r8, r7
20008520:	6869      	ldr	r1, [r5, #4]
20008522:	429c      	cmp	r4, r3
20008524:	bfc8      	it	gt
20008526:	3101      	addgt	r1, #1
20008528:	f7ff fe6e 	bl	20008208 <_Balloc>
2000852c:	eb00 0384 	add.w	r3, r0, r4, lsl #2
20008530:	f100 0b14 	add.w	fp, r0, #20
20008534:	3314      	adds	r3, #20
20008536:	9003      	str	r0, [sp, #12]
20008538:	459b      	cmp	fp, r3
2000853a:	9304      	str	r3, [sp, #16]
2000853c:	d206      	bcs.n	2000854c <__multiply+0x54>
2000853e:	9904      	ldr	r1, [sp, #16]
20008540:	465b      	mov	r3, fp
20008542:	2200      	movs	r2, #0
20008544:	f843 2b04 	str.w	r2, [r3], #4
20008548:	4299      	cmp	r1, r3
2000854a:	d8fb      	bhi.n	20008544 <__multiply+0x4c>
2000854c:	eb06 0888 	add.w	r8, r6, r8, lsl #2
20008550:	f106 0914 	add.w	r9, r6, #20
20008554:	f108 0814 	add.w	r8, r8, #20
20008558:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
2000855c:	3514      	adds	r5, #20
2000855e:	45c1      	cmp	r9, r8
20008560:	f8cd 8004 	str.w	r8, [sp, #4]
20008564:	f10c 0c14 	add.w	ip, ip, #20
20008568:	9502      	str	r5, [sp, #8]
2000856a:	d24b      	bcs.n	20008604 <__multiply+0x10c>
2000856c:	f04f 0a00 	mov.w	sl, #0
20008570:	9405      	str	r4, [sp, #20]
20008572:	f859 400a 	ldr.w	r4, [r9, sl]
20008576:	eb0a 080b 	add.w	r8, sl, fp
2000857a:	b2a0      	uxth	r0, r4
2000857c:	b1d8      	cbz	r0, 200085b6 <__multiply+0xbe>
2000857e:	9a02      	ldr	r2, [sp, #8]
20008580:	4643      	mov	r3, r8
20008582:	2400      	movs	r4, #0
20008584:	f852 5b04 	ldr.w	r5, [r2], #4
20008588:	6819      	ldr	r1, [r3, #0]
2000858a:	b2af      	uxth	r7, r5
2000858c:	0c2d      	lsrs	r5, r5, #16
2000858e:	b28e      	uxth	r6, r1
20008590:	0c09      	lsrs	r1, r1, #16
20008592:	fb00 6607 	mla	r6, r0, r7, r6
20008596:	fb00 1105 	mla	r1, r0, r5, r1
2000859a:	1936      	adds	r6, r6, r4
2000859c:	eb01 4116 	add.w	r1, r1, r6, lsr #16
200085a0:	b2b6      	uxth	r6, r6
200085a2:	0c0c      	lsrs	r4, r1, #16
200085a4:	4594      	cmp	ip, r2
200085a6:	ea46 4601 	orr.w	r6, r6, r1, lsl #16
200085aa:	f843 6b04 	str.w	r6, [r3], #4
200085ae:	d8e9      	bhi.n	20008584 <__multiply+0x8c>
200085b0:	601c      	str	r4, [r3, #0]
200085b2:	f859 400a 	ldr.w	r4, [r9, sl]
200085b6:	0c24      	lsrs	r4, r4, #16
200085b8:	d01c      	beq.n	200085f4 <__multiply+0xfc>
200085ba:	f85b 200a 	ldr.w	r2, [fp, sl]
200085be:	4641      	mov	r1, r8
200085c0:	9b02      	ldr	r3, [sp, #8]
200085c2:	2500      	movs	r5, #0
200085c4:	4610      	mov	r0, r2
200085c6:	881e      	ldrh	r6, [r3, #0]
200085c8:	b297      	uxth	r7, r2
200085ca:	fb06 5504 	mla	r5, r6, r4, r5
200085ce:	eb05 4510 	add.w	r5, r5, r0, lsr #16
200085d2:	ea47 4705 	orr.w	r7, r7, r5, lsl #16
200085d6:	600f      	str	r7, [r1, #0]
200085d8:	f851 0f04 	ldr.w	r0, [r1, #4]!
200085dc:	f853 2b04 	ldr.w	r2, [r3], #4
200085e0:	b286      	uxth	r6, r0
200085e2:	0c12      	lsrs	r2, r2, #16
200085e4:	fb02 6204 	mla	r2, r2, r4, r6
200085e8:	eb02 4215 	add.w	r2, r2, r5, lsr #16
200085ec:	0c15      	lsrs	r5, r2, #16
200085ee:	459c      	cmp	ip, r3
200085f0:	d8e9      	bhi.n	200085c6 <__multiply+0xce>
200085f2:	600a      	str	r2, [r1, #0]
200085f4:	f10a 0a04 	add.w	sl, sl, #4
200085f8:	9a01      	ldr	r2, [sp, #4]
200085fa:	eb0a 0309 	add.w	r3, sl, r9
200085fe:	429a      	cmp	r2, r3
20008600:	d8b7      	bhi.n	20008572 <__multiply+0x7a>
20008602:	9c05      	ldr	r4, [sp, #20]
20008604:	2c00      	cmp	r4, #0
20008606:	dd0b      	ble.n	20008620 <__multiply+0x128>
20008608:	9a04      	ldr	r2, [sp, #16]
2000860a:	f852 3c04 	ldr.w	r3, [r2, #-4]
2000860e:	b93b      	cbnz	r3, 20008620 <__multiply+0x128>
20008610:	4613      	mov	r3, r2
20008612:	e003      	b.n	2000861c <__multiply+0x124>
20008614:	f853 2c08 	ldr.w	r2, [r3, #-8]
20008618:	3b04      	subs	r3, #4
2000861a:	b90a      	cbnz	r2, 20008620 <__multiply+0x128>
2000861c:	3c01      	subs	r4, #1
2000861e:	d1f9      	bne.n	20008614 <__multiply+0x11c>
20008620:	9b03      	ldr	r3, [sp, #12]
20008622:	4618      	mov	r0, r3
20008624:	611c      	str	r4, [r3, #16]
20008626:	b007      	add	sp, #28
20008628:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

2000862c <__i2b>:
2000862c:	b510      	push	{r4, lr}
2000862e:	460c      	mov	r4, r1
20008630:	2101      	movs	r1, #1
20008632:	f7ff fde9 	bl	20008208 <_Balloc>
20008636:	2201      	movs	r2, #1
20008638:	6144      	str	r4, [r0, #20]
2000863a:	6102      	str	r2, [r0, #16]
2000863c:	bd10      	pop	{r4, pc}
2000863e:	bf00      	nop

20008640 <__multadd>:
20008640:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
20008644:	460d      	mov	r5, r1
20008646:	2100      	movs	r1, #0
20008648:	4606      	mov	r6, r0
2000864a:	692c      	ldr	r4, [r5, #16]
2000864c:	b083      	sub	sp, #12
2000864e:	f105 0814 	add.w	r8, r5, #20
20008652:	4608      	mov	r0, r1
20008654:	f858 7001 	ldr.w	r7, [r8, r1]
20008658:	3001      	adds	r0, #1
2000865a:	fa1f fa87 	uxth.w	sl, r7
2000865e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
20008662:	fb0a 3302 	mla	r3, sl, r2, r3
20008666:	fb0c fc02 	mul.w	ip, ip, r2
2000866a:	eb0c 4c13 	add.w	ip, ip, r3, lsr #16
2000866e:	b29b      	uxth	r3, r3
20008670:	eb03 430c 	add.w	r3, r3, ip, lsl #16
20008674:	f848 3001 	str.w	r3, [r8, r1]
20008678:	3104      	adds	r1, #4
2000867a:	4284      	cmp	r4, r0
2000867c:	ea4f 431c 	mov.w	r3, ip, lsr #16
20008680:	dce8      	bgt.n	20008654 <__multadd+0x14>
20008682:	b13b      	cbz	r3, 20008694 <__multadd+0x54>
20008684:	68aa      	ldr	r2, [r5, #8]
20008686:	4294      	cmp	r4, r2
20008688:	da08      	bge.n	2000869c <__multadd+0x5c>
2000868a:	eb05 0284 	add.w	r2, r5, r4, lsl #2
2000868e:	3401      	adds	r4, #1
20008690:	612c      	str	r4, [r5, #16]
20008692:	6153      	str	r3, [r2, #20]
20008694:	4628      	mov	r0, r5
20008696:	b003      	add	sp, #12
20008698:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
2000869c:	6869      	ldr	r1, [r5, #4]
2000869e:	4630      	mov	r0, r6
200086a0:	9301      	str	r3, [sp, #4]
200086a2:	3101      	adds	r1, #1
200086a4:	f7ff fdb0 	bl	20008208 <_Balloc>
200086a8:	692a      	ldr	r2, [r5, #16]
200086aa:	f105 010c 	add.w	r1, r5, #12
200086ae:	3202      	adds	r2, #2
200086b0:	0092      	lsls	r2, r2, #2
200086b2:	4607      	mov	r7, r0
200086b4:	300c      	adds	r0, #12
200086b6:	f7fb ff15 	bl	200044e4 <memcpy>
200086ba:	4629      	mov	r1, r5
200086bc:	4630      	mov	r0, r6
200086be:	463d      	mov	r5, r7
200086c0:	f7ff fd86 	bl	200081d0 <_Bfree>
200086c4:	9b01      	ldr	r3, [sp, #4]
200086c6:	e7e0      	b.n	2000868a <__multadd+0x4a>

200086c8 <__pow5mult>:
200086c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
200086cc:	4615      	mov	r5, r2
200086ce:	f012 0203 	ands.w	r2, r2, #3
200086d2:	4604      	mov	r4, r0
200086d4:	4688      	mov	r8, r1
200086d6:	d12c      	bne.n	20008732 <__pow5mult+0x6a>
200086d8:	10ad      	asrs	r5, r5, #2
200086da:	d01e      	beq.n	2000871a <__pow5mult+0x52>
200086dc:	6a66      	ldr	r6, [r4, #36]	; 0x24
200086de:	2e00      	cmp	r6, #0
200086e0:	d034      	beq.n	2000874c <__pow5mult+0x84>
200086e2:	68b7      	ldr	r7, [r6, #8]
200086e4:	2f00      	cmp	r7, #0
200086e6:	d03b      	beq.n	20008760 <__pow5mult+0x98>
200086e8:	f015 0f01 	tst.w	r5, #1
200086ec:	d108      	bne.n	20008700 <__pow5mult+0x38>
200086ee:	106d      	asrs	r5, r5, #1
200086f0:	d013      	beq.n	2000871a <__pow5mult+0x52>
200086f2:	683e      	ldr	r6, [r7, #0]
200086f4:	b1a6      	cbz	r6, 20008720 <__pow5mult+0x58>
200086f6:	4630      	mov	r0, r6
200086f8:	4607      	mov	r7, r0
200086fa:	f015 0f01 	tst.w	r5, #1
200086fe:	d0f6      	beq.n	200086ee <__pow5mult+0x26>
20008700:	4641      	mov	r1, r8
20008702:	463a      	mov	r2, r7
20008704:	4620      	mov	r0, r4
20008706:	f7ff fef7 	bl	200084f8 <__multiply>
2000870a:	4641      	mov	r1, r8
2000870c:	4606      	mov	r6, r0
2000870e:	4620      	mov	r0, r4
20008710:	f7ff fd5e 	bl	200081d0 <_Bfree>
20008714:	106d      	asrs	r5, r5, #1
20008716:	46b0      	mov	r8, r6
20008718:	d1eb      	bne.n	200086f2 <__pow5mult+0x2a>
2000871a:	4640      	mov	r0, r8
2000871c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20008720:	4639      	mov	r1, r7
20008722:	463a      	mov	r2, r7
20008724:	4620      	mov	r0, r4
20008726:	f7ff fee7 	bl	200084f8 <__multiply>
2000872a:	6038      	str	r0, [r7, #0]
2000872c:	4607      	mov	r7, r0
2000872e:	6006      	str	r6, [r0, #0]
20008730:	e7e3      	b.n	200086fa <__pow5mult+0x32>
20008732:	f649 7cc8 	movw	ip, #40904	; 0x9fc8
20008736:	2300      	movs	r3, #0
20008738:	f2c2 0c00 	movt	ip, #8192	; 0x2000
2000873c:	eb0c 0282 	add.w	r2, ip, r2, lsl #2
20008740:	f8d2 20c4 	ldr.w	r2, [r2, #196]	; 0xc4
20008744:	f7ff ff7c 	bl	20008640 <__multadd>
20008748:	4680      	mov	r8, r0
2000874a:	e7c5      	b.n	200086d8 <__pow5mult+0x10>
2000874c:	2010      	movs	r0, #16
2000874e:	f7fb fbef 	bl	20003f30 <malloc>
20008752:	2300      	movs	r3, #0
20008754:	4606      	mov	r6, r0
20008756:	6260      	str	r0, [r4, #36]	; 0x24
20008758:	60c3      	str	r3, [r0, #12]
2000875a:	6043      	str	r3, [r0, #4]
2000875c:	6083      	str	r3, [r0, #8]
2000875e:	6003      	str	r3, [r0, #0]
20008760:	4620      	mov	r0, r4
20008762:	f240 2171 	movw	r1, #625	; 0x271
20008766:	f7ff ff61 	bl	2000862c <__i2b>
2000876a:	2300      	movs	r3, #0
2000876c:	60b0      	str	r0, [r6, #8]
2000876e:	4607      	mov	r7, r0
20008770:	6003      	str	r3, [r0, #0]
20008772:	e7b9      	b.n	200086e8 <__pow5mult+0x20>

20008774 <__s2b>:
20008774:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
20008778:	461e      	mov	r6, r3
2000877a:	f648 6339 	movw	r3, #36409	; 0x8e39
2000877e:	f106 0c08 	add.w	ip, r6, #8
20008782:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
20008786:	4688      	mov	r8, r1
20008788:	4605      	mov	r5, r0
2000878a:	4617      	mov	r7, r2
2000878c:	fb83 130c 	smull	r1, r3, r3, ip
20008790:	ea4f 7cec 	mov.w	ip, ip, asr #31
20008794:	ebcc 0c63 	rsb	ip, ip, r3, asr #1
20008798:	f1bc 0f01 	cmp.w	ip, #1
2000879c:	dd35      	ble.n	2000880a <__s2b+0x96>
2000879e:	2100      	movs	r1, #0
200087a0:	2201      	movs	r2, #1
200087a2:	0052      	lsls	r2, r2, #1
200087a4:	3101      	adds	r1, #1
200087a6:	4594      	cmp	ip, r2
200087a8:	dcfb      	bgt.n	200087a2 <__s2b+0x2e>
200087aa:	4628      	mov	r0, r5
200087ac:	f7ff fd2c 	bl	20008208 <_Balloc>
200087b0:	9b08      	ldr	r3, [sp, #32]
200087b2:	6143      	str	r3, [r0, #20]
200087b4:	2301      	movs	r3, #1
200087b6:	2f09      	cmp	r7, #9
200087b8:	6103      	str	r3, [r0, #16]
200087ba:	dd22      	ble.n	20008802 <__s2b+0x8e>
200087bc:	f108 0a09 	add.w	sl, r8, #9
200087c0:	2409      	movs	r4, #9
200087c2:	f818 3004 	ldrb.w	r3, [r8, r4]
200087c6:	4601      	mov	r1, r0
200087c8:	220a      	movs	r2, #10
200087ca:	3401      	adds	r4, #1
200087cc:	3b30      	subs	r3, #48	; 0x30
200087ce:	4628      	mov	r0, r5
200087d0:	f7ff ff36 	bl	20008640 <__multadd>
200087d4:	42a7      	cmp	r7, r4
200087d6:	dcf4      	bgt.n	200087c2 <__s2b+0x4e>
200087d8:	eb0a 0807 	add.w	r8, sl, r7
200087dc:	f1a8 0808 	sub.w	r8, r8, #8
200087e0:	42be      	cmp	r6, r7
200087e2:	dd0c      	ble.n	200087fe <__s2b+0x8a>
200087e4:	2400      	movs	r4, #0
200087e6:	f818 3004 	ldrb.w	r3, [r8, r4]
200087ea:	4601      	mov	r1, r0
200087ec:	3401      	adds	r4, #1
200087ee:	220a      	movs	r2, #10
200087f0:	3b30      	subs	r3, #48	; 0x30
200087f2:	4628      	mov	r0, r5
200087f4:	f7ff ff24 	bl	20008640 <__multadd>
200087f8:	19e3      	adds	r3, r4, r7
200087fa:	429e      	cmp	r6, r3
200087fc:	dcf3      	bgt.n	200087e6 <__s2b+0x72>
200087fe:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
20008802:	f108 080a 	add.w	r8, r8, #10
20008806:	2709      	movs	r7, #9
20008808:	e7ea      	b.n	200087e0 <__s2b+0x6c>
2000880a:	2100      	movs	r1, #0
2000880c:	e7cd      	b.n	200087aa <__s2b+0x36>
2000880e:	bf00      	nop

20008810 <_realloc_r>:
20008810:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20008814:	4691      	mov	r9, r2
20008816:	b083      	sub	sp, #12
20008818:	4607      	mov	r7, r0
2000881a:	460e      	mov	r6, r1
2000881c:	2900      	cmp	r1, #0
2000881e:	f000 813a 	beq.w	20008a96 <_realloc_r+0x286>
20008822:	f1a1 0808 	sub.w	r8, r1, #8
20008826:	f109 040b 	add.w	r4, r9, #11
2000882a:	f7fb ff8d 	bl	20004748 <__malloc_lock>
2000882e:	2c16      	cmp	r4, #22
20008830:	f8d8 1004 	ldr.w	r1, [r8, #4]
20008834:	460b      	mov	r3, r1
20008836:	f200 80a0 	bhi.w	2000897a <_realloc_r+0x16a>
2000883a:	2210      	movs	r2, #16
2000883c:	2500      	movs	r5, #0
2000883e:	4614      	mov	r4, r2
20008840:	454c      	cmp	r4, r9
20008842:	bf38      	it	cc
20008844:	f045 0501 	orrcc.w	r5, r5, #1
20008848:	2d00      	cmp	r5, #0
2000884a:	f040 812a 	bne.w	20008aa2 <_realloc_r+0x292>
2000884e:	f021 0a03 	bic.w	sl, r1, #3
20008852:	4592      	cmp	sl, r2
20008854:	bfa2      	ittt	ge
20008856:	4640      	movge	r0, r8
20008858:	4655      	movge	r5, sl
2000885a:	f108 0808 	addge.w	r8, r8, #8
2000885e:	da75      	bge.n	2000894c <_realloc_r+0x13c>
20008860:	f24a 2330 	movw	r3, #41520	; 0xa230
20008864:	eb08 000a 	add.w	r0, r8, sl
20008868:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000886c:	f8d3 e008 	ldr.w	lr, [r3, #8]
20008870:	4586      	cmp	lr, r0
20008872:	f000 811a 	beq.w	20008aaa <_realloc_r+0x29a>
20008876:	f8d0 c004 	ldr.w	ip, [r0, #4]
2000887a:	f02c 0b01 	bic.w	fp, ip, #1
2000887e:	4483      	add	fp, r0
20008880:	f8db b004 	ldr.w	fp, [fp, #4]
20008884:	f01b 0f01 	tst.w	fp, #1
20008888:	d07c      	beq.n	20008984 <_realloc_r+0x174>
2000888a:	46ac      	mov	ip, r5
2000888c:	4628      	mov	r0, r5
2000888e:	f011 0f01 	tst.w	r1, #1
20008892:	f040 809b 	bne.w	200089cc <_realloc_r+0x1bc>
20008896:	f856 1c08 	ldr.w	r1, [r6, #-8]
2000889a:	ebc1 0b08 	rsb	fp, r1, r8
2000889e:	f8db 5004 	ldr.w	r5, [fp, #4]
200088a2:	f025 0503 	bic.w	r5, r5, #3
200088a6:	2800      	cmp	r0, #0
200088a8:	f000 80dd 	beq.w	20008a66 <_realloc_r+0x256>
200088ac:	4570      	cmp	r0, lr
200088ae:	f000 811f 	beq.w	20008af0 <_realloc_r+0x2e0>
200088b2:	eb05 030a 	add.w	r3, r5, sl
200088b6:	eb0c 0503 	add.w	r5, ip, r3
200088ba:	4295      	cmp	r5, r2
200088bc:	bfb8      	it	lt
200088be:	461d      	movlt	r5, r3
200088c0:	f2c0 80d2 	blt.w	20008a68 <_realloc_r+0x258>
200088c4:	6881      	ldr	r1, [r0, #8]
200088c6:	465b      	mov	r3, fp
200088c8:	68c0      	ldr	r0, [r0, #12]
200088ca:	f1aa 0204 	sub.w	r2, sl, #4
200088ce:	2a24      	cmp	r2, #36	; 0x24
200088d0:	6081      	str	r1, [r0, #8]
200088d2:	60c8      	str	r0, [r1, #12]
200088d4:	f853 1f08 	ldr.w	r1, [r3, #8]!
200088d8:	f8db 000c 	ldr.w	r0, [fp, #12]
200088dc:	6081      	str	r1, [r0, #8]
200088de:	60c8      	str	r0, [r1, #12]
200088e0:	f200 80d0 	bhi.w	20008a84 <_realloc_r+0x274>
200088e4:	2a13      	cmp	r2, #19
200088e6:	469c      	mov	ip, r3
200088e8:	d921      	bls.n	2000892e <_realloc_r+0x11e>
200088ea:	4631      	mov	r1, r6
200088ec:	f10b 0c10 	add.w	ip, fp, #16
200088f0:	f851 0b04 	ldr.w	r0, [r1], #4
200088f4:	f8cb 0008 	str.w	r0, [fp, #8]
200088f8:	6870      	ldr	r0, [r6, #4]
200088fa:	1d0e      	adds	r6, r1, #4
200088fc:	2a1b      	cmp	r2, #27
200088fe:	f8cb 000c 	str.w	r0, [fp, #12]
20008902:	d914      	bls.n	2000892e <_realloc_r+0x11e>
20008904:	6848      	ldr	r0, [r1, #4]
20008906:	1d31      	adds	r1, r6, #4
20008908:	f10b 0c18 	add.w	ip, fp, #24
2000890c:	f8cb 0010 	str.w	r0, [fp, #16]
20008910:	6870      	ldr	r0, [r6, #4]
20008912:	1d0e      	adds	r6, r1, #4
20008914:	2a24      	cmp	r2, #36	; 0x24
20008916:	f8cb 0014 	str.w	r0, [fp, #20]
2000891a:	d108      	bne.n	2000892e <_realloc_r+0x11e>
2000891c:	684a      	ldr	r2, [r1, #4]
2000891e:	f10b 0c20 	add.w	ip, fp, #32
20008922:	f8cb 2018 	str.w	r2, [fp, #24]
20008926:	6872      	ldr	r2, [r6, #4]
20008928:	3608      	adds	r6, #8
2000892a:	f8cb 201c 	str.w	r2, [fp, #28]
2000892e:	4631      	mov	r1, r6
20008930:	4698      	mov	r8, r3
20008932:	4662      	mov	r2, ip
20008934:	4658      	mov	r0, fp
20008936:	f851 3b04 	ldr.w	r3, [r1], #4
2000893a:	f842 3b04 	str.w	r3, [r2], #4
2000893e:	6873      	ldr	r3, [r6, #4]
20008940:	f8cc 3004 	str.w	r3, [ip, #4]
20008944:	684b      	ldr	r3, [r1, #4]
20008946:	6053      	str	r3, [r2, #4]
20008948:	f8db 3004 	ldr.w	r3, [fp, #4]
2000894c:	ebc4 0c05 	rsb	ip, r4, r5
20008950:	f1bc 0f0f 	cmp.w	ip, #15
20008954:	d826      	bhi.n	200089a4 <_realloc_r+0x194>
20008956:	1942      	adds	r2, r0, r5
20008958:	f003 0301 	and.w	r3, r3, #1
2000895c:	ea43 0505 	orr.w	r5, r3, r5
20008960:	6045      	str	r5, [r0, #4]
20008962:	6853      	ldr	r3, [r2, #4]
20008964:	f043 0301 	orr.w	r3, r3, #1
20008968:	6053      	str	r3, [r2, #4]
2000896a:	4638      	mov	r0, r7
2000896c:	4645      	mov	r5, r8
2000896e:	f7fb feed 	bl	2000474c <__malloc_unlock>
20008972:	4628      	mov	r0, r5
20008974:	b003      	add	sp, #12
20008976:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000897a:	f024 0407 	bic.w	r4, r4, #7
2000897e:	4622      	mov	r2, r4
20008980:	0fe5      	lsrs	r5, r4, #31
20008982:	e75d      	b.n	20008840 <_realloc_r+0x30>
20008984:	f02c 0c03 	bic.w	ip, ip, #3
20008988:	eb0c 050a 	add.w	r5, ip, sl
2000898c:	4295      	cmp	r5, r2
2000898e:	f6ff af7e 	blt.w	2000888e <_realloc_r+0x7e>
20008992:	6882      	ldr	r2, [r0, #8]
20008994:	460b      	mov	r3, r1
20008996:	68c1      	ldr	r1, [r0, #12]
20008998:	4640      	mov	r0, r8
2000899a:	f108 0808 	add.w	r8, r8, #8
2000899e:	608a      	str	r2, [r1, #8]
200089a0:	60d1      	str	r1, [r2, #12]
200089a2:	e7d3      	b.n	2000894c <_realloc_r+0x13c>
200089a4:	1901      	adds	r1, r0, r4
200089a6:	f003 0301 	and.w	r3, r3, #1
200089aa:	eb01 020c 	add.w	r2, r1, ip
200089ae:	ea43 0404 	orr.w	r4, r3, r4
200089b2:	f04c 0301 	orr.w	r3, ip, #1
200089b6:	6044      	str	r4, [r0, #4]
200089b8:	604b      	str	r3, [r1, #4]
200089ba:	4638      	mov	r0, r7
200089bc:	6853      	ldr	r3, [r2, #4]
200089be:	3108      	adds	r1, #8
200089c0:	f043 0301 	orr.w	r3, r3, #1
200089c4:	6053      	str	r3, [r2, #4]
200089c6:	f7fe fe6f 	bl	200076a8 <_free_r>
200089ca:	e7ce      	b.n	2000896a <_realloc_r+0x15a>
200089cc:	4649      	mov	r1, r9
200089ce:	4638      	mov	r0, r7
200089d0:	f7fb fab6 	bl	20003f40 <_malloc_r>
200089d4:	4605      	mov	r5, r0
200089d6:	2800      	cmp	r0, #0
200089d8:	d041      	beq.n	20008a5e <_realloc_r+0x24e>
200089da:	f8d8 3004 	ldr.w	r3, [r8, #4]
200089de:	f1a0 0208 	sub.w	r2, r0, #8
200089e2:	f023 0101 	bic.w	r1, r3, #1
200089e6:	4441      	add	r1, r8
200089e8:	428a      	cmp	r2, r1
200089ea:	f000 80d7 	beq.w	20008b9c <_realloc_r+0x38c>
200089ee:	f1aa 0204 	sub.w	r2, sl, #4
200089f2:	4631      	mov	r1, r6
200089f4:	2a24      	cmp	r2, #36	; 0x24
200089f6:	d878      	bhi.n	20008aea <_realloc_r+0x2da>
200089f8:	2a13      	cmp	r2, #19
200089fa:	4603      	mov	r3, r0
200089fc:	d921      	bls.n	20008a42 <_realloc_r+0x232>
200089fe:	4634      	mov	r4, r6
20008a00:	f854 3b04 	ldr.w	r3, [r4], #4
20008a04:	1d21      	adds	r1, r4, #4
20008a06:	f840 3b04 	str.w	r3, [r0], #4
20008a0a:	1d03      	adds	r3, r0, #4
20008a0c:	f8d6 c004 	ldr.w	ip, [r6, #4]
20008a10:	2a1b      	cmp	r2, #27
20008a12:	f8c5 c004 	str.w	ip, [r5, #4]
20008a16:	d914      	bls.n	20008a42 <_realloc_r+0x232>
20008a18:	f8d4 e004 	ldr.w	lr, [r4, #4]
20008a1c:	1d1c      	adds	r4, r3, #4
20008a1e:	f101 0c04 	add.w	ip, r1, #4
20008a22:	f8c0 e004 	str.w	lr, [r0, #4]
20008a26:	6848      	ldr	r0, [r1, #4]
20008a28:	f10c 0104 	add.w	r1, ip, #4
20008a2c:	6058      	str	r0, [r3, #4]
20008a2e:	1d23      	adds	r3, r4, #4
20008a30:	2a24      	cmp	r2, #36	; 0x24
20008a32:	d106      	bne.n	20008a42 <_realloc_r+0x232>
20008a34:	f8dc 2004 	ldr.w	r2, [ip, #4]
20008a38:	6062      	str	r2, [r4, #4]
20008a3a:	684a      	ldr	r2, [r1, #4]
20008a3c:	3108      	adds	r1, #8
20008a3e:	605a      	str	r2, [r3, #4]
20008a40:	3308      	adds	r3, #8
20008a42:	4608      	mov	r0, r1
20008a44:	461a      	mov	r2, r3
20008a46:	f850 4b04 	ldr.w	r4, [r0], #4
20008a4a:	f842 4b04 	str.w	r4, [r2], #4
20008a4e:	6849      	ldr	r1, [r1, #4]
20008a50:	6059      	str	r1, [r3, #4]
20008a52:	6843      	ldr	r3, [r0, #4]
20008a54:	6053      	str	r3, [r2, #4]
20008a56:	4631      	mov	r1, r6
20008a58:	4638      	mov	r0, r7
20008a5a:	f7fe fe25 	bl	200076a8 <_free_r>
20008a5e:	4638      	mov	r0, r7
20008a60:	f7fb fe74 	bl	2000474c <__malloc_unlock>
20008a64:	e785      	b.n	20008972 <_realloc_r+0x162>
20008a66:	4455      	add	r5, sl
20008a68:	4295      	cmp	r5, r2
20008a6a:	dbaf      	blt.n	200089cc <_realloc_r+0x1bc>
20008a6c:	465b      	mov	r3, fp
20008a6e:	f8db 000c 	ldr.w	r0, [fp, #12]
20008a72:	f1aa 0204 	sub.w	r2, sl, #4
20008a76:	f853 1f08 	ldr.w	r1, [r3, #8]!
20008a7a:	2a24      	cmp	r2, #36	; 0x24
20008a7c:	6081      	str	r1, [r0, #8]
20008a7e:	60c8      	str	r0, [r1, #12]
20008a80:	f67f af30 	bls.w	200088e4 <_realloc_r+0xd4>
20008a84:	4618      	mov	r0, r3
20008a86:	4631      	mov	r1, r6
20008a88:	4698      	mov	r8, r3
20008a8a:	f7ff f9b9 	bl	20007e00 <memmove>
20008a8e:	4658      	mov	r0, fp
20008a90:	f8db 3004 	ldr.w	r3, [fp, #4]
20008a94:	e75a      	b.n	2000894c <_realloc_r+0x13c>
20008a96:	4611      	mov	r1, r2
20008a98:	b003      	add	sp, #12
20008a9a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20008a9e:	f7fb ba4f 	b.w	20003f40 <_malloc_r>
20008aa2:	230c      	movs	r3, #12
20008aa4:	2500      	movs	r5, #0
20008aa6:	603b      	str	r3, [r7, #0]
20008aa8:	e763      	b.n	20008972 <_realloc_r+0x162>
20008aaa:	f8de 5004 	ldr.w	r5, [lr, #4]
20008aae:	f104 0b10 	add.w	fp, r4, #16
20008ab2:	f025 0c03 	bic.w	ip, r5, #3
20008ab6:	eb0c 000a 	add.w	r0, ip, sl
20008aba:	4558      	cmp	r0, fp
20008abc:	bfb8      	it	lt
20008abe:	4670      	movlt	r0, lr
20008ac0:	f6ff aee5 	blt.w	2000888e <_realloc_r+0x7e>
20008ac4:	eb08 0204 	add.w	r2, r8, r4
20008ac8:	1b01      	subs	r1, r0, r4
20008aca:	f041 0101 	orr.w	r1, r1, #1
20008ace:	609a      	str	r2, [r3, #8]
20008ad0:	6051      	str	r1, [r2, #4]
20008ad2:	4638      	mov	r0, r7
20008ad4:	f8d8 1004 	ldr.w	r1, [r8, #4]
20008ad8:	4635      	mov	r5, r6
20008ada:	f001 0301 	and.w	r3, r1, #1
20008ade:	431c      	orrs	r4, r3
20008ae0:	f8c8 4004 	str.w	r4, [r8, #4]
20008ae4:	f7fb fe32 	bl	2000474c <__malloc_unlock>
20008ae8:	e743      	b.n	20008972 <_realloc_r+0x162>
20008aea:	f7ff f989 	bl	20007e00 <memmove>
20008aee:	e7b2      	b.n	20008a56 <_realloc_r+0x246>
20008af0:	4455      	add	r5, sl
20008af2:	f104 0110 	add.w	r1, r4, #16
20008af6:	44ac      	add	ip, r5
20008af8:	458c      	cmp	ip, r1
20008afa:	dbb5      	blt.n	20008a68 <_realloc_r+0x258>
20008afc:	465d      	mov	r5, fp
20008afe:	f8db 000c 	ldr.w	r0, [fp, #12]
20008b02:	f1aa 0204 	sub.w	r2, sl, #4
20008b06:	f855 1f08 	ldr.w	r1, [r5, #8]!
20008b0a:	2a24      	cmp	r2, #36	; 0x24
20008b0c:	6081      	str	r1, [r0, #8]
20008b0e:	60c8      	str	r0, [r1, #12]
20008b10:	d84c      	bhi.n	20008bac <_realloc_r+0x39c>
20008b12:	2a13      	cmp	r2, #19
20008b14:	4628      	mov	r0, r5
20008b16:	d924      	bls.n	20008b62 <_realloc_r+0x352>
20008b18:	4631      	mov	r1, r6
20008b1a:	f10b 0010 	add.w	r0, fp, #16
20008b1e:	f851 eb04 	ldr.w	lr, [r1], #4
20008b22:	f8cb e008 	str.w	lr, [fp, #8]
20008b26:	f8d6 e004 	ldr.w	lr, [r6, #4]
20008b2a:	1d0e      	adds	r6, r1, #4
20008b2c:	2a1b      	cmp	r2, #27
20008b2e:	f8cb e00c 	str.w	lr, [fp, #12]
20008b32:	d916      	bls.n	20008b62 <_realloc_r+0x352>
20008b34:	f8d1 e004 	ldr.w	lr, [r1, #4]
20008b38:	1d31      	adds	r1, r6, #4
20008b3a:	f10b 0018 	add.w	r0, fp, #24
20008b3e:	f8cb e010 	str.w	lr, [fp, #16]
20008b42:	f8d6 e004 	ldr.w	lr, [r6, #4]
20008b46:	1d0e      	adds	r6, r1, #4
20008b48:	2a24      	cmp	r2, #36	; 0x24
20008b4a:	f8cb e014 	str.w	lr, [fp, #20]
20008b4e:	d108      	bne.n	20008b62 <_realloc_r+0x352>
20008b50:	684a      	ldr	r2, [r1, #4]
20008b52:	f10b 0020 	add.w	r0, fp, #32
20008b56:	f8cb 2018 	str.w	r2, [fp, #24]
20008b5a:	6872      	ldr	r2, [r6, #4]
20008b5c:	3608      	adds	r6, #8
20008b5e:	f8cb 201c 	str.w	r2, [fp, #28]
20008b62:	4631      	mov	r1, r6
20008b64:	4602      	mov	r2, r0
20008b66:	f851 eb04 	ldr.w	lr, [r1], #4
20008b6a:	f842 eb04 	str.w	lr, [r2], #4
20008b6e:	6876      	ldr	r6, [r6, #4]
20008b70:	6046      	str	r6, [r0, #4]
20008b72:	6849      	ldr	r1, [r1, #4]
20008b74:	6051      	str	r1, [r2, #4]
20008b76:	eb0b 0204 	add.w	r2, fp, r4
20008b7a:	ebc4 010c 	rsb	r1, r4, ip
20008b7e:	f041 0101 	orr.w	r1, r1, #1
20008b82:	609a      	str	r2, [r3, #8]
20008b84:	6051      	str	r1, [r2, #4]
20008b86:	4638      	mov	r0, r7
20008b88:	f8db 1004 	ldr.w	r1, [fp, #4]
20008b8c:	f001 0301 	and.w	r3, r1, #1
20008b90:	431c      	orrs	r4, r3
20008b92:	f8cb 4004 	str.w	r4, [fp, #4]
20008b96:	f7fb fdd9 	bl	2000474c <__malloc_unlock>
20008b9a:	e6ea      	b.n	20008972 <_realloc_r+0x162>
20008b9c:	6855      	ldr	r5, [r2, #4]
20008b9e:	4640      	mov	r0, r8
20008ba0:	f108 0808 	add.w	r8, r8, #8
20008ba4:	f025 0503 	bic.w	r5, r5, #3
20008ba8:	4455      	add	r5, sl
20008baa:	e6cf      	b.n	2000894c <_realloc_r+0x13c>
20008bac:	4631      	mov	r1, r6
20008bae:	4628      	mov	r0, r5
20008bb0:	9300      	str	r3, [sp, #0]
20008bb2:	f8cd c004 	str.w	ip, [sp, #4]
20008bb6:	f7ff f923 	bl	20007e00 <memmove>
20008bba:	f8dd c004 	ldr.w	ip, [sp, #4]
20008bbe:	9b00      	ldr	r3, [sp, #0]
20008bc0:	e7d9      	b.n	20008b76 <_realloc_r+0x366>
20008bc2:	bf00      	nop

20008bc4 <__isinfd>:
20008bc4:	4602      	mov	r2, r0
20008bc6:	4240      	negs	r0, r0
20008bc8:	ea40 0302 	orr.w	r3, r0, r2
20008bcc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
20008bd0:	ea41 73d3 	orr.w	r3, r1, r3, lsr #31
20008bd4:	f1c3 43fe 	rsb	r3, r3, #2130706432	; 0x7f000000
20008bd8:	f503 0370 	add.w	r3, r3, #15728640	; 0xf00000
20008bdc:	4258      	negs	r0, r3
20008bde:	ea40 0303 	orr.w	r3, r0, r3
20008be2:	17d8      	asrs	r0, r3, #31
20008be4:	3001      	adds	r0, #1
20008be6:	4770      	bx	lr

20008be8 <__isnand>:
20008be8:	4602      	mov	r2, r0
20008bea:	4240      	negs	r0, r0
20008bec:	4310      	orrs	r0, r2
20008bee:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
20008bf2:	ea41 70d0 	orr.w	r0, r1, r0, lsr #31
20008bf6:	f1c0 40fe 	rsb	r0, r0, #2130706432	; 0x7f000000
20008bfa:	f500 0070 	add.w	r0, r0, #15728640	; 0xf00000
20008bfe:	0fc0      	lsrs	r0, r0, #31
20008c00:	4770      	bx	lr
20008c02:	bf00      	nop

20008c04 <__sclose>:
20008c04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20008c08:	f000 b960 	b.w	20008ecc <_close_r>

20008c0c <__sseek>:
20008c0c:	b510      	push	{r4, lr}
20008c0e:	460c      	mov	r4, r1
20008c10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20008c14:	f000 f9fe 	bl	20009014 <_lseek_r>
20008c18:	89a3      	ldrh	r3, [r4, #12]
20008c1a:	f1b0 3fff 	cmp.w	r0, #4294967295
20008c1e:	bf15      	itete	ne
20008c20:	6560      	strne	r0, [r4, #84]	; 0x54
20008c22:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
20008c26:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
20008c2a:	81a3      	strheq	r3, [r4, #12]
20008c2c:	bf18      	it	ne
20008c2e:	81a3      	strhne	r3, [r4, #12]
20008c30:	bd10      	pop	{r4, pc}
20008c32:	bf00      	nop

20008c34 <__swrite>:
20008c34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20008c38:	461d      	mov	r5, r3
20008c3a:	898b      	ldrh	r3, [r1, #12]
20008c3c:	460c      	mov	r4, r1
20008c3e:	4616      	mov	r6, r2
20008c40:	4607      	mov	r7, r0
20008c42:	f413 7f80 	tst.w	r3, #256	; 0x100
20008c46:	d006      	beq.n	20008c56 <__swrite+0x22>
20008c48:	2302      	movs	r3, #2
20008c4a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20008c4e:	2200      	movs	r2, #0
20008c50:	f000 f9e0 	bl	20009014 <_lseek_r>
20008c54:	89a3      	ldrh	r3, [r4, #12]
20008c56:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
20008c5a:	4638      	mov	r0, r7
20008c5c:	81a3      	strh	r3, [r4, #12]
20008c5e:	4632      	mov	r2, r6
20008c60:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
20008c64:	462b      	mov	r3, r5
20008c66:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
20008c6a:	f7f8 bf7d 	b.w	20001b68 <_write_r>
20008c6e:	bf00      	nop

20008c70 <__sread>:
20008c70:	b510      	push	{r4, lr}
20008c72:	460c      	mov	r4, r1
20008c74:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20008c78:	f000 f9e2 	bl	20009040 <_read_r>
20008c7c:	2800      	cmp	r0, #0
20008c7e:	db03      	blt.n	20008c88 <__sread+0x18>
20008c80:	6d63      	ldr	r3, [r4, #84]	; 0x54
20008c82:	181b      	adds	r3, r3, r0
20008c84:	6563      	str	r3, [r4, #84]	; 0x54
20008c86:	bd10      	pop	{r4, pc}
20008c88:	89a3      	ldrh	r3, [r4, #12]
20008c8a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
20008c8e:	81a3      	strh	r3, [r4, #12]
20008c90:	bd10      	pop	{r4, pc}
20008c92:	bf00      	nop

20008c94 <strcmp>:
20008c94:	ea80 0201 	eor.w	r2, r0, r1
20008c98:	f012 0f03 	tst.w	r2, #3
20008c9c:	d13a      	bne.n	20008d14 <strcmp_unaligned>
20008c9e:	f010 0203 	ands.w	r2, r0, #3
20008ca2:	f020 0003 	bic.w	r0, r0, #3
20008ca6:	f021 0103 	bic.w	r1, r1, #3
20008caa:	f850 cb04 	ldr.w	ip, [r0], #4
20008cae:	bf08      	it	eq
20008cb0:	f851 3b04 	ldreq.w	r3, [r1], #4
20008cb4:	d00d      	beq.n	20008cd2 <strcmp+0x3e>
20008cb6:	f082 0203 	eor.w	r2, r2, #3
20008cba:	ea4f 02c2 	mov.w	r2, r2, lsl #3
20008cbe:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
20008cc2:	fa23 f202 	lsr.w	r2, r3, r2
20008cc6:	f851 3b04 	ldr.w	r3, [r1], #4
20008cca:	ea4c 0c02 	orr.w	ip, ip, r2
20008cce:	ea43 0302 	orr.w	r3, r3, r2
20008cd2:	bf00      	nop
20008cd4:	f1ac 3201 	sub.w	r2, ip, #16843009	; 0x1010101
20008cd8:	459c      	cmp	ip, r3
20008cda:	bf01      	itttt	eq
20008cdc:	ea22 020c 	biceq.w	r2, r2, ip
20008ce0:	f012 3f80 	tsteq.w	r2, #2155905152	; 0x80808080
20008ce4:	f850 cb04 	ldreq.w	ip, [r0], #4
20008ce8:	f851 3b04 	ldreq.w	r3, [r1], #4
20008cec:	d0f2      	beq.n	20008cd4 <strcmp+0x40>
20008cee:	ea4f 600c 	mov.w	r0, ip, lsl #24
20008cf2:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
20008cf6:	2801      	cmp	r0, #1
20008cf8:	bf28      	it	cs
20008cfa:	ebb0 6f03 	cmpcs.w	r0, r3, lsl #24
20008cfe:	bf08      	it	eq
20008d00:	0a1b      	lsreq	r3, r3, #8
20008d02:	d0f4      	beq.n	20008cee <strcmp+0x5a>
20008d04:	f003 03ff 	and.w	r3, r3, #255	; 0xff
20008d08:	ea4f 6010 	mov.w	r0, r0, lsr #24
20008d0c:	eba0 0003 	sub.w	r0, r0, r3
20008d10:	4770      	bx	lr
20008d12:	bf00      	nop

20008d14 <strcmp_unaligned>:
20008d14:	f010 0f03 	tst.w	r0, #3
20008d18:	d00a      	beq.n	20008d30 <strcmp_unaligned+0x1c>
20008d1a:	f810 2b01 	ldrb.w	r2, [r0], #1
20008d1e:	f811 3b01 	ldrb.w	r3, [r1], #1
20008d22:	2a01      	cmp	r2, #1
20008d24:	bf28      	it	cs
20008d26:	429a      	cmpcs	r2, r3
20008d28:	d0f4      	beq.n	20008d14 <strcmp_unaligned>
20008d2a:	eba2 0003 	sub.w	r0, r2, r3
20008d2e:	4770      	bx	lr
20008d30:	f84d 5d04 	str.w	r5, [sp, #-4]!
20008d34:	f84d 4d04 	str.w	r4, [sp, #-4]!
20008d38:	f04f 0201 	mov.w	r2, #1
20008d3c:	ea42 2202 	orr.w	r2, r2, r2, lsl #8
20008d40:	ea42 4202 	orr.w	r2, r2, r2, lsl #16
20008d44:	f001 0c03 	and.w	ip, r1, #3
20008d48:	f021 0103 	bic.w	r1, r1, #3
20008d4c:	f850 4b04 	ldr.w	r4, [r0], #4
20008d50:	f851 5b04 	ldr.w	r5, [r1], #4
20008d54:	f1bc 0f02 	cmp.w	ip, #2
20008d58:	d026      	beq.n	20008da8 <strcmp_unaligned+0x94>
20008d5a:	d84b      	bhi.n	20008df4 <strcmp_unaligned+0xe0>
20008d5c:	f024 4c7f 	bic.w	ip, r4, #4278190080	; 0xff000000
20008d60:	ebbc 2f15 	cmp.w	ip, r5, lsr #8
20008d64:	eba4 0302 	sub.w	r3, r4, r2
20008d68:	ea23 0304 	bic.w	r3, r3, r4
20008d6c:	d10d      	bne.n	20008d8a <strcmp_unaligned+0x76>
20008d6e:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
20008d72:	bf08      	it	eq
20008d74:	f851 5b04 	ldreq.w	r5, [r1], #4
20008d78:	d10a      	bne.n	20008d90 <strcmp_unaligned+0x7c>
20008d7a:	ea8c 0c04 	eor.w	ip, ip, r4
20008d7e:	ebbc 6f05 	cmp.w	ip, r5, lsl #24
20008d82:	d10c      	bne.n	20008d9e <strcmp_unaligned+0x8a>
20008d84:	f850 4b04 	ldr.w	r4, [r0], #4
20008d88:	e7e8      	b.n	20008d5c <strcmp_unaligned+0x48>
20008d8a:	ea4f 2515 	mov.w	r5, r5, lsr #8
20008d8e:	e05c      	b.n	20008e4a <strcmp_unaligned+0x136>
20008d90:	f033 437f 	bics.w	r3, r3, #4278190080	; 0xff000000
20008d94:	d152      	bne.n	20008e3c <strcmp_unaligned+0x128>
20008d96:	780d      	ldrb	r5, [r1, #0]
20008d98:	ea4f 6c14 	mov.w	ip, r4, lsr #24
20008d9c:	e055      	b.n	20008e4a <strcmp_unaligned+0x136>
20008d9e:	ea4f 6c14 	mov.w	ip, r4, lsr #24
20008da2:	f005 05ff 	and.w	r5, r5, #255	; 0xff
20008da6:	e050      	b.n	20008e4a <strcmp_unaligned+0x136>
20008da8:	ea4f 4c04 	mov.w	ip, r4, lsl #16
20008dac:	eba4 0302 	sub.w	r3, r4, r2
20008db0:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
20008db4:	ea23 0304 	bic.w	r3, r3, r4
20008db8:	ebbc 4f15 	cmp.w	ip, r5, lsr #16
20008dbc:	d117      	bne.n	20008dee <strcmp_unaligned+0xda>
20008dbe:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
20008dc2:	bf08      	it	eq
20008dc4:	f851 5b04 	ldreq.w	r5, [r1], #4
20008dc8:	d107      	bne.n	20008dda <strcmp_unaligned+0xc6>
20008dca:	ea8c 0c04 	eor.w	ip, ip, r4
20008dce:	ebbc 4f05 	cmp.w	ip, r5, lsl #16
20008dd2:	d108      	bne.n	20008de6 <strcmp_unaligned+0xd2>
20008dd4:	f850 4b04 	ldr.w	r4, [r0], #4
20008dd8:	e7e6      	b.n	20008da8 <strcmp_unaligned+0x94>
20008dda:	041b      	lsls	r3, r3, #16
20008ddc:	d12e      	bne.n	20008e3c <strcmp_unaligned+0x128>
20008dde:	880d      	ldrh	r5, [r1, #0]
20008de0:	ea4f 4c14 	mov.w	ip, r4, lsr #16
20008de4:	e031      	b.n	20008e4a <strcmp_unaligned+0x136>
20008de6:	ea4f 4505 	mov.w	r5, r5, lsl #16
20008dea:	ea4f 4c14 	mov.w	ip, r4, lsr #16
20008dee:	ea4f 4515 	mov.w	r5, r5, lsr #16
20008df2:	e02a      	b.n	20008e4a <strcmp_unaligned+0x136>
20008df4:	f004 0cff 	and.w	ip, r4, #255	; 0xff
20008df8:	ebbc 6f15 	cmp.w	ip, r5, lsr #24
20008dfc:	eba4 0302 	sub.w	r3, r4, r2
20008e00:	ea23 0304 	bic.w	r3, r3, r4
20008e04:	d10d      	bne.n	20008e22 <strcmp_unaligned+0x10e>
20008e06:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
20008e0a:	bf08      	it	eq
20008e0c:	f851 5b04 	ldreq.w	r5, [r1], #4
20008e10:	d10a      	bne.n	20008e28 <strcmp_unaligned+0x114>
20008e12:	ea8c 0c04 	eor.w	ip, ip, r4
20008e16:	ebbc 2f05 	cmp.w	ip, r5, lsl #8
20008e1a:	d10a      	bne.n	20008e32 <strcmp_unaligned+0x11e>
20008e1c:	f850 4b04 	ldr.w	r4, [r0], #4
20008e20:	e7e8      	b.n	20008df4 <strcmp_unaligned+0xe0>
20008e22:	ea4f 6515 	mov.w	r5, r5, lsr #24
20008e26:	e010      	b.n	20008e4a <strcmp_unaligned+0x136>
20008e28:	f014 0fff 	tst.w	r4, #255	; 0xff
20008e2c:	d006      	beq.n	20008e3c <strcmp_unaligned+0x128>
20008e2e:	f851 5b04 	ldr.w	r5, [r1], #4
20008e32:	ea4f 2c14 	mov.w	ip, r4, lsr #8
20008e36:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
20008e3a:	e006      	b.n	20008e4a <strcmp_unaligned+0x136>
20008e3c:	f04f 0000 	mov.w	r0, #0
20008e40:	f85d 4b04 	ldr.w	r4, [sp], #4
20008e44:	f85d 5b04 	ldr.w	r5, [sp], #4
20008e48:	4770      	bx	lr
20008e4a:	f00c 02ff 	and.w	r2, ip, #255	; 0xff
20008e4e:	f005 00ff 	and.w	r0, r5, #255	; 0xff
20008e52:	2801      	cmp	r0, #1
20008e54:	bf28      	it	cs
20008e56:	4290      	cmpcs	r0, r2
20008e58:	bf04      	itt	eq
20008e5a:	ea4f 2c1c 	moveq.w	ip, ip, lsr #8
20008e5e:	0a2d      	lsreq	r5, r5, #8
20008e60:	d0f3      	beq.n	20008e4a <strcmp_unaligned+0x136>
20008e62:	eba2 0000 	sub.w	r0, r2, r0
20008e66:	f85d 4b04 	ldr.w	r4, [sp], #4
20008e6a:	f85d 5b04 	ldr.w	r5, [sp], #4
20008e6e:	4770      	bx	lr

20008e70 <_calloc_r>:
20008e70:	b538      	push	{r3, r4, r5, lr}
20008e72:	fb01 f102 	mul.w	r1, r1, r2
20008e76:	f7fb f863 	bl	20003f40 <_malloc_r>
20008e7a:	4604      	mov	r4, r0
20008e7c:	b1f8      	cbz	r0, 20008ebe <_calloc_r+0x4e>
20008e7e:	f850 2c04 	ldr.w	r2, [r0, #-4]
20008e82:	f022 0203 	bic.w	r2, r2, #3
20008e86:	3a04      	subs	r2, #4
20008e88:	2a24      	cmp	r2, #36	; 0x24
20008e8a:	d81a      	bhi.n	20008ec2 <_calloc_r+0x52>
20008e8c:	2a13      	cmp	r2, #19
20008e8e:	4603      	mov	r3, r0
20008e90:	d90f      	bls.n	20008eb2 <_calloc_r+0x42>
20008e92:	2100      	movs	r1, #0
20008e94:	f840 1b04 	str.w	r1, [r0], #4
20008e98:	1d03      	adds	r3, r0, #4
20008e9a:	2a1b      	cmp	r2, #27
20008e9c:	6061      	str	r1, [r4, #4]
20008e9e:	d908      	bls.n	20008eb2 <_calloc_r+0x42>
20008ea0:	1d1d      	adds	r5, r3, #4
20008ea2:	6041      	str	r1, [r0, #4]
20008ea4:	6059      	str	r1, [r3, #4]
20008ea6:	1d2b      	adds	r3, r5, #4
20008ea8:	2a24      	cmp	r2, #36	; 0x24
20008eaa:	bf02      	ittt	eq
20008eac:	6069      	streq	r1, [r5, #4]
20008eae:	6059      	streq	r1, [r3, #4]
20008eb0:	3308      	addeq	r3, #8
20008eb2:	461a      	mov	r2, r3
20008eb4:	2100      	movs	r1, #0
20008eb6:	f842 1b04 	str.w	r1, [r2], #4
20008eba:	6059      	str	r1, [r3, #4]
20008ebc:	6051      	str	r1, [r2, #4]
20008ebe:	4620      	mov	r0, r4
20008ec0:	bd38      	pop	{r3, r4, r5, pc}
20008ec2:	2100      	movs	r1, #0
20008ec4:	f7fb fbd6 	bl	20004674 <memset>
20008ec8:	4620      	mov	r0, r4
20008eca:	bd38      	pop	{r3, r4, r5, pc}

20008ecc <_close_r>:
20008ecc:	b538      	push	{r3, r4, r5, lr}
20008ece:	f64a 0438 	movw	r4, #43064	; 0xa838
20008ed2:	f2c2 0400 	movt	r4, #8192	; 0x2000
20008ed6:	4605      	mov	r5, r0
20008ed8:	4608      	mov	r0, r1
20008eda:	2300      	movs	r3, #0
20008edc:	6023      	str	r3, [r4, #0]
20008ede:	f7f8 fdf7 	bl	20001ad0 <_close>
20008ee2:	f1b0 3fff 	cmp.w	r0, #4294967295
20008ee6:	d000      	beq.n	20008eea <_close_r+0x1e>
20008ee8:	bd38      	pop	{r3, r4, r5, pc}
20008eea:	6823      	ldr	r3, [r4, #0]
20008eec:	2b00      	cmp	r3, #0
20008eee:	d0fb      	beq.n	20008ee8 <_close_r+0x1c>
20008ef0:	602b      	str	r3, [r5, #0]
20008ef2:	bd38      	pop	{r3, r4, r5, pc}

20008ef4 <_fclose_r>:
20008ef4:	b570      	push	{r4, r5, r6, lr}
20008ef6:	4605      	mov	r5, r0
20008ef8:	460c      	mov	r4, r1
20008efa:	2900      	cmp	r1, #0
20008efc:	d04b      	beq.n	20008f96 <_fclose_r+0xa2>
20008efe:	f7fe fa9b 	bl	20007438 <__sfp_lock_acquire>
20008f02:	b115      	cbz	r5, 20008f0a <_fclose_r+0x16>
20008f04:	69ab      	ldr	r3, [r5, #24]
20008f06:	2b00      	cmp	r3, #0
20008f08:	d048      	beq.n	20008f9c <_fclose_r+0xa8>
20008f0a:	f649 7320 	movw	r3, #40736	; 0x9f20
20008f0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20008f12:	429c      	cmp	r4, r3
20008f14:	bf08      	it	eq
20008f16:	686c      	ldreq	r4, [r5, #4]
20008f18:	d00e      	beq.n	20008f38 <_fclose_r+0x44>
20008f1a:	f649 7340 	movw	r3, #40768	; 0x9f40
20008f1e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20008f22:	429c      	cmp	r4, r3
20008f24:	bf08      	it	eq
20008f26:	68ac      	ldreq	r4, [r5, #8]
20008f28:	d006      	beq.n	20008f38 <_fclose_r+0x44>
20008f2a:	f649 7360 	movw	r3, #40800	; 0x9f60
20008f2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20008f32:	429c      	cmp	r4, r3
20008f34:	bf08      	it	eq
20008f36:	68ec      	ldreq	r4, [r5, #12]
20008f38:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
20008f3c:	b33e      	cbz	r6, 20008f8e <_fclose_r+0x9a>
20008f3e:	4628      	mov	r0, r5
20008f40:	4621      	mov	r1, r4
20008f42:	f7fe f9bd 	bl	200072c0 <_fflush_r>
20008f46:	6b23      	ldr	r3, [r4, #48]	; 0x30
20008f48:	4606      	mov	r6, r0
20008f4a:	b13b      	cbz	r3, 20008f5c <_fclose_r+0x68>
20008f4c:	4628      	mov	r0, r5
20008f4e:	6a21      	ldr	r1, [r4, #32]
20008f50:	4798      	blx	r3
20008f52:	ea36 0620 	bics.w	r6, r6, r0, asr #32
20008f56:	bf28      	it	cs
20008f58:	f04f 36ff 	movcs.w	r6, #4294967295
20008f5c:	89a3      	ldrh	r3, [r4, #12]
20008f5e:	f013 0f80 	tst.w	r3, #128	; 0x80
20008f62:	d11f      	bne.n	20008fa4 <_fclose_r+0xb0>
20008f64:	6b61      	ldr	r1, [r4, #52]	; 0x34
20008f66:	b141      	cbz	r1, 20008f7a <_fclose_r+0x86>
20008f68:	f104 0344 	add.w	r3, r4, #68	; 0x44
20008f6c:	4299      	cmp	r1, r3
20008f6e:	d002      	beq.n	20008f76 <_fclose_r+0x82>
20008f70:	4628      	mov	r0, r5
20008f72:	f7fe fb99 	bl	200076a8 <_free_r>
20008f76:	2300      	movs	r3, #0
20008f78:	6363      	str	r3, [r4, #52]	; 0x34
20008f7a:	6ca1      	ldr	r1, [r4, #72]	; 0x48
20008f7c:	b121      	cbz	r1, 20008f88 <_fclose_r+0x94>
20008f7e:	4628      	mov	r0, r5
20008f80:	f7fe fb92 	bl	200076a8 <_free_r>
20008f84:	2300      	movs	r3, #0
20008f86:	64a3      	str	r3, [r4, #72]	; 0x48
20008f88:	f04f 0300 	mov.w	r3, #0
20008f8c:	81a3      	strh	r3, [r4, #12]
20008f8e:	f7fe fa55 	bl	2000743c <__sfp_lock_release>
20008f92:	4630      	mov	r0, r6
20008f94:	bd70      	pop	{r4, r5, r6, pc}
20008f96:	460e      	mov	r6, r1
20008f98:	4630      	mov	r0, r6
20008f9a:	bd70      	pop	{r4, r5, r6, pc}
20008f9c:	4628      	mov	r0, r5
20008f9e:	f7fe faff 	bl	200075a0 <__sinit>
20008fa2:	e7b2      	b.n	20008f0a <_fclose_r+0x16>
20008fa4:	4628      	mov	r0, r5
20008fa6:	6921      	ldr	r1, [r4, #16]
20008fa8:	f7fe fb7e 	bl	200076a8 <_free_r>
20008fac:	e7da      	b.n	20008f64 <_fclose_r+0x70>
20008fae:	bf00      	nop

20008fb0 <fclose>:
20008fb0:	f24a 133c 	movw	r3, #41276	; 0xa13c
20008fb4:	4601      	mov	r1, r0
20008fb6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20008fba:	6818      	ldr	r0, [r3, #0]
20008fbc:	e79a      	b.n	20008ef4 <_fclose_r>
20008fbe:	bf00      	nop

20008fc0 <_fstat_r>:
20008fc0:	b538      	push	{r3, r4, r5, lr}
20008fc2:	f64a 0438 	movw	r4, #43064	; 0xa838
20008fc6:	f2c2 0400 	movt	r4, #8192	; 0x2000
20008fca:	4605      	mov	r5, r0
20008fcc:	4608      	mov	r0, r1
20008fce:	4611      	mov	r1, r2
20008fd0:	2300      	movs	r3, #0
20008fd2:	6023      	str	r3, [r4, #0]
20008fd4:	f7f8 fd8e 	bl	20001af4 <_fstat>
20008fd8:	f1b0 3fff 	cmp.w	r0, #4294967295
20008fdc:	d000      	beq.n	20008fe0 <_fstat_r+0x20>
20008fde:	bd38      	pop	{r3, r4, r5, pc}
20008fe0:	6823      	ldr	r3, [r4, #0]
20008fe2:	2b00      	cmp	r3, #0
20008fe4:	d0fb      	beq.n	20008fde <_fstat_r+0x1e>
20008fe6:	602b      	str	r3, [r5, #0]
20008fe8:	bd38      	pop	{r3, r4, r5, pc}
20008fea:	bf00      	nop

20008fec <_isatty_r>:
20008fec:	b538      	push	{r3, r4, r5, lr}
20008fee:	f64a 0438 	movw	r4, #43064	; 0xa838
20008ff2:	f2c2 0400 	movt	r4, #8192	; 0x2000
20008ff6:	4605      	mov	r5, r0
20008ff8:	4608      	mov	r0, r1
20008ffa:	2300      	movs	r3, #0
20008ffc:	6023      	str	r3, [r4, #0]
20008ffe:	f7f8 fd8b 	bl	20001b18 <_isatty>
20009002:	f1b0 3fff 	cmp.w	r0, #4294967295
20009006:	d000      	beq.n	2000900a <_isatty_r+0x1e>
20009008:	bd38      	pop	{r3, r4, r5, pc}
2000900a:	6823      	ldr	r3, [r4, #0]
2000900c:	2b00      	cmp	r3, #0
2000900e:	d0fb      	beq.n	20009008 <_isatty_r+0x1c>
20009010:	602b      	str	r3, [r5, #0]
20009012:	bd38      	pop	{r3, r4, r5, pc}

20009014 <_lseek_r>:
20009014:	b538      	push	{r3, r4, r5, lr}
20009016:	f64a 0438 	movw	r4, #43064	; 0xa838
2000901a:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000901e:	4605      	mov	r5, r0
20009020:	4608      	mov	r0, r1
20009022:	4611      	mov	r1, r2
20009024:	461a      	mov	r2, r3
20009026:	2300      	movs	r3, #0
20009028:	6023      	str	r3, [r4, #0]
2000902a:	f7f8 fd81 	bl	20001b30 <_lseek>
2000902e:	f1b0 3fff 	cmp.w	r0, #4294967295
20009032:	d000      	beq.n	20009036 <_lseek_r+0x22>
20009034:	bd38      	pop	{r3, r4, r5, pc}
20009036:	6823      	ldr	r3, [r4, #0]
20009038:	2b00      	cmp	r3, #0
2000903a:	d0fb      	beq.n	20009034 <_lseek_r+0x20>
2000903c:	602b      	str	r3, [r5, #0]
2000903e:	bd38      	pop	{r3, r4, r5, pc}

20009040 <_read_r>:
20009040:	b538      	push	{r3, r4, r5, lr}
20009042:	f64a 0438 	movw	r4, #43064	; 0xa838
20009046:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000904a:	4605      	mov	r5, r0
2000904c:	4608      	mov	r0, r1
2000904e:	4611      	mov	r1, r2
20009050:	461a      	mov	r2, r3
20009052:	2300      	movs	r3, #0
20009054:	6023      	str	r3, [r4, #0]
20009056:	f7f8 fd79 	bl	20001b4c <_read>
2000905a:	f1b0 3fff 	cmp.w	r0, #4294967295
2000905e:	d000      	beq.n	20009062 <_read_r+0x22>
20009060:	bd38      	pop	{r3, r4, r5, pc}
20009062:	6823      	ldr	r3, [r4, #0]
20009064:	2b00      	cmp	r3, #0
20009066:	d0fb      	beq.n	20009060 <_read_r+0x20>
20009068:	602b      	str	r3, [r5, #0]
2000906a:	bd38      	pop	{r3, r4, r5, pc}
2000906c:	0000      	lsls	r0, r0, #0
	...

20009070 <__aeabi_uidiv>:
20009070:	1e4a      	subs	r2, r1, #1
20009072:	bf08      	it	eq
20009074:	4770      	bxeq	lr
20009076:	f0c0 8124 	bcc.w	200092c2 <__aeabi_uidiv+0x252>
2000907a:	4288      	cmp	r0, r1
2000907c:	f240 8116 	bls.w	200092ac <__aeabi_uidiv+0x23c>
20009080:	4211      	tst	r1, r2
20009082:	f000 8117 	beq.w	200092b4 <__aeabi_uidiv+0x244>
20009086:	fab0 f380 	clz	r3, r0
2000908a:	fab1 f281 	clz	r2, r1
2000908e:	eba2 0303 	sub.w	r3, r2, r3
20009092:	f1c3 031f 	rsb	r3, r3, #31
20009096:	a204      	add	r2, pc, #16	; (adr r2, 200090a8 <__aeabi_uidiv+0x38>)
20009098:	eb02 1303 	add.w	r3, r2, r3, lsl #4
2000909c:	f04f 0200 	mov.w	r2, #0
200090a0:	469f      	mov	pc, r3
200090a2:	bf00      	nop
200090a4:	f3af 8000 	nop.w
200090a8:	ebb0 7fc1 	cmp.w	r0, r1, lsl #31
200090ac:	bf00      	nop
200090ae:	eb42 0202 	adc.w	r2, r2, r2
200090b2:	bf28      	it	cs
200090b4:	eba0 70c1 	subcs.w	r0, r0, r1, lsl #31
200090b8:	ebb0 7f81 	cmp.w	r0, r1, lsl #30
200090bc:	bf00      	nop
200090be:	eb42 0202 	adc.w	r2, r2, r2
200090c2:	bf28      	it	cs
200090c4:	eba0 7081 	subcs.w	r0, r0, r1, lsl #30
200090c8:	ebb0 7f41 	cmp.w	r0, r1, lsl #29
200090cc:	bf00      	nop
200090ce:	eb42 0202 	adc.w	r2, r2, r2
200090d2:	bf28      	it	cs
200090d4:	eba0 7041 	subcs.w	r0, r0, r1, lsl #29
200090d8:	ebb0 7f01 	cmp.w	r0, r1, lsl #28
200090dc:	bf00      	nop
200090de:	eb42 0202 	adc.w	r2, r2, r2
200090e2:	bf28      	it	cs
200090e4:	eba0 7001 	subcs.w	r0, r0, r1, lsl #28
200090e8:	ebb0 6fc1 	cmp.w	r0, r1, lsl #27
200090ec:	bf00      	nop
200090ee:	eb42 0202 	adc.w	r2, r2, r2
200090f2:	bf28      	it	cs
200090f4:	eba0 60c1 	subcs.w	r0, r0, r1, lsl #27
200090f8:	ebb0 6f81 	cmp.w	r0, r1, lsl #26
200090fc:	bf00      	nop
200090fe:	eb42 0202 	adc.w	r2, r2, r2
20009102:	bf28      	it	cs
20009104:	eba0 6081 	subcs.w	r0, r0, r1, lsl #26
20009108:	ebb0 6f41 	cmp.w	r0, r1, lsl #25
2000910c:	bf00      	nop
2000910e:	eb42 0202 	adc.w	r2, r2, r2
20009112:	bf28      	it	cs
20009114:	eba0 6041 	subcs.w	r0, r0, r1, lsl #25
20009118:	ebb0 6f01 	cmp.w	r0, r1, lsl #24
2000911c:	bf00      	nop
2000911e:	eb42 0202 	adc.w	r2, r2, r2
20009122:	bf28      	it	cs
20009124:	eba0 6001 	subcs.w	r0, r0, r1, lsl #24
20009128:	ebb0 5fc1 	cmp.w	r0, r1, lsl #23
2000912c:	bf00      	nop
2000912e:	eb42 0202 	adc.w	r2, r2, r2
20009132:	bf28      	it	cs
20009134:	eba0 50c1 	subcs.w	r0, r0, r1, lsl #23
20009138:	ebb0 5f81 	cmp.w	r0, r1, lsl #22
2000913c:	bf00      	nop
2000913e:	eb42 0202 	adc.w	r2, r2, r2
20009142:	bf28      	it	cs
20009144:	eba0 5081 	subcs.w	r0, r0, r1, lsl #22
20009148:	ebb0 5f41 	cmp.w	r0, r1, lsl #21
2000914c:	bf00      	nop
2000914e:	eb42 0202 	adc.w	r2, r2, r2
20009152:	bf28      	it	cs
20009154:	eba0 5041 	subcs.w	r0, r0, r1, lsl #21
20009158:	ebb0 5f01 	cmp.w	r0, r1, lsl #20
2000915c:	bf00      	nop
2000915e:	eb42 0202 	adc.w	r2, r2, r2
20009162:	bf28      	it	cs
20009164:	eba0 5001 	subcs.w	r0, r0, r1, lsl #20
20009168:	ebb0 4fc1 	cmp.w	r0, r1, lsl #19
2000916c:	bf00      	nop
2000916e:	eb42 0202 	adc.w	r2, r2, r2
20009172:	bf28      	it	cs
20009174:	eba0 40c1 	subcs.w	r0, r0, r1, lsl #19
20009178:	ebb0 4f81 	cmp.w	r0, r1, lsl #18
2000917c:	bf00      	nop
2000917e:	eb42 0202 	adc.w	r2, r2, r2
20009182:	bf28      	it	cs
20009184:	eba0 4081 	subcs.w	r0, r0, r1, lsl #18
20009188:	ebb0 4f41 	cmp.w	r0, r1, lsl #17
2000918c:	bf00      	nop
2000918e:	eb42 0202 	adc.w	r2, r2, r2
20009192:	bf28      	it	cs
20009194:	eba0 4041 	subcs.w	r0, r0, r1, lsl #17
20009198:	ebb0 4f01 	cmp.w	r0, r1, lsl #16
2000919c:	bf00      	nop
2000919e:	eb42 0202 	adc.w	r2, r2, r2
200091a2:	bf28      	it	cs
200091a4:	eba0 4001 	subcs.w	r0, r0, r1, lsl #16
200091a8:	ebb0 3fc1 	cmp.w	r0, r1, lsl #15
200091ac:	bf00      	nop
200091ae:	eb42 0202 	adc.w	r2, r2, r2
200091b2:	bf28      	it	cs
200091b4:	eba0 30c1 	subcs.w	r0, r0, r1, lsl #15
200091b8:	ebb0 3f81 	cmp.w	r0, r1, lsl #14
200091bc:	bf00      	nop
200091be:	eb42 0202 	adc.w	r2, r2, r2
200091c2:	bf28      	it	cs
200091c4:	eba0 3081 	subcs.w	r0, r0, r1, lsl #14
200091c8:	ebb0 3f41 	cmp.w	r0, r1, lsl #13
200091cc:	bf00      	nop
200091ce:	eb42 0202 	adc.w	r2, r2, r2
200091d2:	bf28      	it	cs
200091d4:	eba0 3041 	subcs.w	r0, r0, r1, lsl #13
200091d8:	ebb0 3f01 	cmp.w	r0, r1, lsl #12
200091dc:	bf00      	nop
200091de:	eb42 0202 	adc.w	r2, r2, r2
200091e2:	bf28      	it	cs
200091e4:	eba0 3001 	subcs.w	r0, r0, r1, lsl #12
200091e8:	ebb0 2fc1 	cmp.w	r0, r1, lsl #11
200091ec:	bf00      	nop
200091ee:	eb42 0202 	adc.w	r2, r2, r2
200091f2:	bf28      	it	cs
200091f4:	eba0 20c1 	subcs.w	r0, r0, r1, lsl #11
200091f8:	ebb0 2f81 	cmp.w	r0, r1, lsl #10
200091fc:	bf00      	nop
200091fe:	eb42 0202 	adc.w	r2, r2, r2
20009202:	bf28      	it	cs
20009204:	eba0 2081 	subcs.w	r0, r0, r1, lsl #10
20009208:	ebb0 2f41 	cmp.w	r0, r1, lsl #9
2000920c:	bf00      	nop
2000920e:	eb42 0202 	adc.w	r2, r2, r2
20009212:	bf28      	it	cs
20009214:	eba0 2041 	subcs.w	r0, r0, r1, lsl #9
20009218:	ebb0 2f01 	cmp.w	r0, r1, lsl #8
2000921c:	bf00      	nop
2000921e:	eb42 0202 	adc.w	r2, r2, r2
20009222:	bf28      	it	cs
20009224:	eba0 2001 	subcs.w	r0, r0, r1, lsl #8
20009228:	ebb0 1fc1 	cmp.w	r0, r1, lsl #7
2000922c:	bf00      	nop
2000922e:	eb42 0202 	adc.w	r2, r2, r2
20009232:	bf28      	it	cs
20009234:	eba0 10c1 	subcs.w	r0, r0, r1, lsl #7
20009238:	ebb0 1f81 	cmp.w	r0, r1, lsl #6
2000923c:	bf00      	nop
2000923e:	eb42 0202 	adc.w	r2, r2, r2
20009242:	bf28      	it	cs
20009244:	eba0 1081 	subcs.w	r0, r0, r1, lsl #6
20009248:	ebb0 1f41 	cmp.w	r0, r1, lsl #5
2000924c:	bf00      	nop
2000924e:	eb42 0202 	adc.w	r2, r2, r2
20009252:	bf28      	it	cs
20009254:	eba0 1041 	subcs.w	r0, r0, r1, lsl #5
20009258:	ebb0 1f01 	cmp.w	r0, r1, lsl #4
2000925c:	bf00      	nop
2000925e:	eb42 0202 	adc.w	r2, r2, r2
20009262:	bf28      	it	cs
20009264:	eba0 1001 	subcs.w	r0, r0, r1, lsl #4
20009268:	ebb0 0fc1 	cmp.w	r0, r1, lsl #3
2000926c:	bf00      	nop
2000926e:	eb42 0202 	adc.w	r2, r2, r2
20009272:	bf28      	it	cs
20009274:	eba0 00c1 	subcs.w	r0, r0, r1, lsl #3
20009278:	ebb0 0f81 	cmp.w	r0, r1, lsl #2
2000927c:	bf00      	nop
2000927e:	eb42 0202 	adc.w	r2, r2, r2
20009282:	bf28      	it	cs
20009284:	eba0 0081 	subcs.w	r0, r0, r1, lsl #2
20009288:	ebb0 0f41 	cmp.w	r0, r1, lsl #1
2000928c:	bf00      	nop
2000928e:	eb42 0202 	adc.w	r2, r2, r2
20009292:	bf28      	it	cs
20009294:	eba0 0041 	subcs.w	r0, r0, r1, lsl #1
20009298:	ebb0 0f01 	cmp.w	r0, r1
2000929c:	bf00      	nop
2000929e:	eb42 0202 	adc.w	r2, r2, r2
200092a2:	bf28      	it	cs
200092a4:	eba0 0001 	subcs.w	r0, r0, r1
200092a8:	4610      	mov	r0, r2
200092aa:	4770      	bx	lr
200092ac:	bf0c      	ite	eq
200092ae:	2001      	moveq	r0, #1
200092b0:	2000      	movne	r0, #0
200092b2:	4770      	bx	lr
200092b4:	fab1 f281 	clz	r2, r1
200092b8:	f1c2 021f 	rsb	r2, r2, #31
200092bc:	fa20 f002 	lsr.w	r0, r0, r2
200092c0:	4770      	bx	lr
200092c2:	b108      	cbz	r0, 200092c8 <__aeabi_uidiv+0x258>
200092c4:	f04f 30ff 	mov.w	r0, #4294967295
200092c8:	f000 b80e 	b.w	200092e8 <__aeabi_idiv0>

200092cc <__aeabi_uidivmod>:
200092cc:	2900      	cmp	r1, #0
200092ce:	d0f8      	beq.n	200092c2 <__aeabi_uidiv+0x252>
200092d0:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
200092d4:	f7ff fecc 	bl	20009070 <__aeabi_uidiv>
200092d8:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
200092dc:	fb02 f300 	mul.w	r3, r2, r0
200092e0:	eba1 0103 	sub.w	r1, r1, r3
200092e4:	4770      	bx	lr
200092e6:	bf00      	nop

200092e8 <__aeabi_idiv0>:
200092e8:	4770      	bx	lr
200092ea:	bf00      	nop

200092ec <__gedf2>:
200092ec:	f04f 3cff 	mov.w	ip, #4294967295
200092f0:	e006      	b.n	20009300 <__cmpdf2+0x4>
200092f2:	bf00      	nop

200092f4 <__ledf2>:
200092f4:	f04f 0c01 	mov.w	ip, #1
200092f8:	e002      	b.n	20009300 <__cmpdf2+0x4>
200092fa:	bf00      	nop

200092fc <__cmpdf2>:
200092fc:	f04f 0c01 	mov.w	ip, #1
20009300:	f84d cd04 	str.w	ip, [sp, #-4]!
20009304:	ea4f 0c41 	mov.w	ip, r1, lsl #1
20009308:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
2000930c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
20009310:	bf18      	it	ne
20009312:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
20009316:	d01b      	beq.n	20009350 <__cmpdf2+0x54>
20009318:	b001      	add	sp, #4
2000931a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
2000931e:	bf0c      	ite	eq
20009320:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
20009324:	ea91 0f03 	teqne	r1, r3
20009328:	bf02      	ittt	eq
2000932a:	ea90 0f02 	teqeq	r0, r2
2000932e:	2000      	moveq	r0, #0
20009330:	4770      	bxeq	lr
20009332:	f110 0f00 	cmn.w	r0, #0
20009336:	ea91 0f03 	teq	r1, r3
2000933a:	bf58      	it	pl
2000933c:	4299      	cmppl	r1, r3
2000933e:	bf08      	it	eq
20009340:	4290      	cmpeq	r0, r2
20009342:	bf2c      	ite	cs
20009344:	17d8      	asrcs	r0, r3, #31
20009346:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
2000934a:	f040 0001 	orr.w	r0, r0, #1
2000934e:	4770      	bx	lr
20009350:	ea4f 0c41 	mov.w	ip, r1, lsl #1
20009354:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
20009358:	d102      	bne.n	20009360 <__cmpdf2+0x64>
2000935a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
2000935e:	d107      	bne.n	20009370 <__cmpdf2+0x74>
20009360:	ea4f 0c43 	mov.w	ip, r3, lsl #1
20009364:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
20009368:	d1d6      	bne.n	20009318 <__cmpdf2+0x1c>
2000936a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
2000936e:	d0d3      	beq.n	20009318 <__cmpdf2+0x1c>
20009370:	f85d 0b04 	ldr.w	r0, [sp], #4
20009374:	4770      	bx	lr
20009376:	bf00      	nop

20009378 <__aeabi_cdrcmple>:
20009378:	4684      	mov	ip, r0
2000937a:	4610      	mov	r0, r2
2000937c:	4662      	mov	r2, ip
2000937e:	468c      	mov	ip, r1
20009380:	4619      	mov	r1, r3
20009382:	4663      	mov	r3, ip
20009384:	e000      	b.n	20009388 <__aeabi_cdcmpeq>
20009386:	bf00      	nop

20009388 <__aeabi_cdcmpeq>:
20009388:	b501      	push	{r0, lr}
2000938a:	f7ff ffb7 	bl	200092fc <__cmpdf2>
2000938e:	2800      	cmp	r0, #0
20009390:	bf48      	it	mi
20009392:	f110 0f00 	cmnmi.w	r0, #0
20009396:	bd01      	pop	{r0, pc}

20009398 <__aeabi_dcmpeq>:
20009398:	f84d ed08 	str.w	lr, [sp, #-8]!
2000939c:	f7ff fff4 	bl	20009388 <__aeabi_cdcmpeq>
200093a0:	bf0c      	ite	eq
200093a2:	2001      	moveq	r0, #1
200093a4:	2000      	movne	r0, #0
200093a6:	f85d fb08 	ldr.w	pc, [sp], #8
200093aa:	bf00      	nop

200093ac <__aeabi_dcmplt>:
200093ac:	f84d ed08 	str.w	lr, [sp, #-8]!
200093b0:	f7ff ffea 	bl	20009388 <__aeabi_cdcmpeq>
200093b4:	bf34      	ite	cc
200093b6:	2001      	movcc	r0, #1
200093b8:	2000      	movcs	r0, #0
200093ba:	f85d fb08 	ldr.w	pc, [sp], #8
200093be:	bf00      	nop

200093c0 <__aeabi_dcmple>:
200093c0:	f84d ed08 	str.w	lr, [sp, #-8]!
200093c4:	f7ff ffe0 	bl	20009388 <__aeabi_cdcmpeq>
200093c8:	bf94      	ite	ls
200093ca:	2001      	movls	r0, #1
200093cc:	2000      	movhi	r0, #0
200093ce:	f85d fb08 	ldr.w	pc, [sp], #8
200093d2:	bf00      	nop

200093d4 <__aeabi_dcmpge>:
200093d4:	f84d ed08 	str.w	lr, [sp, #-8]!
200093d8:	f7ff ffce 	bl	20009378 <__aeabi_cdrcmple>
200093dc:	bf94      	ite	ls
200093de:	2001      	movls	r0, #1
200093e0:	2000      	movhi	r0, #0
200093e2:	f85d fb08 	ldr.w	pc, [sp], #8
200093e6:	bf00      	nop

200093e8 <__aeabi_dcmpgt>:
200093e8:	f84d ed08 	str.w	lr, [sp, #-8]!
200093ec:	f7ff ffc4 	bl	20009378 <__aeabi_cdrcmple>
200093f0:	bf34      	ite	cc
200093f2:	2001      	movcc	r0, #1
200093f4:	2000      	movcs	r0, #0
200093f6:	f85d fb08 	ldr.w	pc, [sp], #8
200093fa:	bf00      	nop

200093fc <__aeabi_d2iz>:
200093fc:	ea4f 0241 	mov.w	r2, r1, lsl #1
20009400:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
20009404:	d215      	bcs.n	20009432 <__aeabi_d2iz+0x36>
20009406:	d511      	bpl.n	2000942c <__aeabi_d2iz+0x30>
20009408:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
2000940c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
20009410:	d912      	bls.n	20009438 <__aeabi_d2iz+0x3c>
20009412:	ea4f 23c1 	mov.w	r3, r1, lsl #11
20009416:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
2000941a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
2000941e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
20009422:	fa23 f002 	lsr.w	r0, r3, r2
20009426:	bf18      	it	ne
20009428:	4240      	negne	r0, r0
2000942a:	4770      	bx	lr
2000942c:	f04f 0000 	mov.w	r0, #0
20009430:	4770      	bx	lr
20009432:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
20009436:	d105      	bne.n	20009444 <__aeabi_d2iz+0x48>
20009438:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
2000943c:	bf08      	it	eq
2000943e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
20009442:	4770      	bx	lr
20009444:	f04f 0000 	mov.w	r0, #0
20009448:	4770      	bx	lr
2000944a:	bf00      	nop

2000944c <__aeabi_uldivmod>:
2000944c:	b94b      	cbnz	r3, 20009462 <__aeabi_uldivmod+0x16>
2000944e:	b942      	cbnz	r2, 20009462 <__aeabi_uldivmod+0x16>
20009450:	2900      	cmp	r1, #0
20009452:	bf08      	it	eq
20009454:	2800      	cmpeq	r0, #0
20009456:	d002      	beq.n	2000945e <__aeabi_uldivmod+0x12>
20009458:	f04f 31ff 	mov.w	r1, #4294967295
2000945c:	4608      	mov	r0, r1
2000945e:	f7ff bf43 	b.w	200092e8 <__aeabi_idiv0>
20009462:	b082      	sub	sp, #8
20009464:	46ec      	mov	ip, sp
20009466:	e92d 5000 	stmdb	sp!, {ip, lr}
2000946a:	f000 f805 	bl	20009478 <__gnu_uldivmod_helper>
2000946e:	f8dd e004 	ldr.w	lr, [sp, #4]
20009472:	b002      	add	sp, #8
20009474:	bc0c      	pop	{r2, r3}
20009476:	4770      	bx	lr

20009478 <__gnu_uldivmod_helper>:
20009478:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
2000947a:	4614      	mov	r4, r2
2000947c:	461d      	mov	r5, r3
2000947e:	4606      	mov	r6, r0
20009480:	460f      	mov	r7, r1
20009482:	f000 f9d7 	bl	20009834 <__udivdi3>
20009486:	fb00 f505 	mul.w	r5, r0, r5
2000948a:	fba0 2304 	umull	r2, r3, r0, r4
2000948e:	fb04 5401 	mla	r4, r4, r1, r5
20009492:	18e3      	adds	r3, r4, r3
20009494:	1ab6      	subs	r6, r6, r2
20009496:	eb67 0703 	sbc.w	r7, r7, r3
2000949a:	9b06      	ldr	r3, [sp, #24]
2000949c:	e9c3 6700 	strd	r6, r7, [r3]
200094a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
200094a2:	bf00      	nop

200094a4 <__gnu_ldivmod_helper>:
200094a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
200094a6:	4614      	mov	r4, r2
200094a8:	461d      	mov	r5, r3
200094aa:	4606      	mov	r6, r0
200094ac:	460f      	mov	r7, r1
200094ae:	f000 f80f 	bl	200094d0 <__divdi3>
200094b2:	fb00 f505 	mul.w	r5, r0, r5
200094b6:	fba0 2304 	umull	r2, r3, r0, r4
200094ba:	fb04 5401 	mla	r4, r4, r1, r5
200094be:	18e3      	adds	r3, r4, r3
200094c0:	1ab6      	subs	r6, r6, r2
200094c2:	eb67 0703 	sbc.w	r7, r7, r3
200094c6:	9b06      	ldr	r3, [sp, #24]
200094c8:	e9c3 6700 	strd	r6, r7, [r3]
200094cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
200094ce:	bf00      	nop

200094d0 <__divdi3>:
200094d0:	2900      	cmp	r1, #0
200094d2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200094d6:	b085      	sub	sp, #20
200094d8:	f2c0 80c8 	blt.w	2000966c <__divdi3+0x19c>
200094dc:	2600      	movs	r6, #0
200094de:	2b00      	cmp	r3, #0
200094e0:	f2c0 80bf 	blt.w	20009662 <__divdi3+0x192>
200094e4:	4689      	mov	r9, r1
200094e6:	4614      	mov	r4, r2
200094e8:	4605      	mov	r5, r0
200094ea:	469b      	mov	fp, r3
200094ec:	2b00      	cmp	r3, #0
200094ee:	d14a      	bne.n	20009586 <__divdi3+0xb6>
200094f0:	428a      	cmp	r2, r1
200094f2:	d957      	bls.n	200095a4 <__divdi3+0xd4>
200094f4:	fab2 f382 	clz	r3, r2
200094f8:	b153      	cbz	r3, 20009510 <__divdi3+0x40>
200094fa:	f1c3 0020 	rsb	r0, r3, #32
200094fe:	fa01 f903 	lsl.w	r9, r1, r3
20009502:	fa25 f800 	lsr.w	r8, r5, r0
20009506:	fa12 f403 	lsls.w	r4, r2, r3
2000950a:	409d      	lsls	r5, r3
2000950c:	ea48 0909 	orr.w	r9, r8, r9
20009510:	0c27      	lsrs	r7, r4, #16
20009512:	4648      	mov	r0, r9
20009514:	4639      	mov	r1, r7
20009516:	fa1f fb84 	uxth.w	fp, r4
2000951a:	f7ff fda9 	bl	20009070 <__aeabi_uidiv>
2000951e:	4639      	mov	r1, r7
20009520:	4682      	mov	sl, r0
20009522:	4648      	mov	r0, r9
20009524:	f7ff fed2 	bl	200092cc <__aeabi_uidivmod>
20009528:	0c2a      	lsrs	r2, r5, #16
2000952a:	fb0b f30a 	mul.w	r3, fp, sl
2000952e:	ea42 4901 	orr.w	r9, r2, r1, lsl #16
20009532:	454b      	cmp	r3, r9
20009534:	d909      	bls.n	2000954a <__divdi3+0x7a>
20009536:	eb19 0904 	adds.w	r9, r9, r4
2000953a:	f10a 3aff 	add.w	sl, sl, #4294967295
2000953e:	d204      	bcs.n	2000954a <__divdi3+0x7a>
20009540:	454b      	cmp	r3, r9
20009542:	bf84      	itt	hi
20009544:	f10a 3aff 	addhi.w	sl, sl, #4294967295
20009548:	44a1      	addhi	r9, r4
2000954a:	ebc3 0909 	rsb	r9, r3, r9
2000954e:	4639      	mov	r1, r7
20009550:	4648      	mov	r0, r9
20009552:	b2ad      	uxth	r5, r5
20009554:	f7ff fd8c 	bl	20009070 <__aeabi_uidiv>
20009558:	4639      	mov	r1, r7
2000955a:	4680      	mov	r8, r0
2000955c:	4648      	mov	r0, r9
2000955e:	f7ff feb5 	bl	200092cc <__aeabi_uidivmod>
20009562:	fb0b fb08 	mul.w	fp, fp, r8
20009566:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
2000956a:	45ab      	cmp	fp, r5
2000956c:	d907      	bls.n	2000957e <__divdi3+0xae>
2000956e:	192d      	adds	r5, r5, r4
20009570:	f108 38ff 	add.w	r8, r8, #4294967295
20009574:	d203      	bcs.n	2000957e <__divdi3+0xae>
20009576:	45ab      	cmp	fp, r5
20009578:	bf88      	it	hi
2000957a:	f108 38ff 	addhi.w	r8, r8, #4294967295
2000957e:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
20009582:	2700      	movs	r7, #0
20009584:	e003      	b.n	2000958e <__divdi3+0xbe>
20009586:	428b      	cmp	r3, r1
20009588:	d957      	bls.n	2000963a <__divdi3+0x16a>
2000958a:	2700      	movs	r7, #0
2000958c:	46b8      	mov	r8, r7
2000958e:	4642      	mov	r2, r8
20009590:	463b      	mov	r3, r7
20009592:	b116      	cbz	r6, 2000959a <__divdi3+0xca>
20009594:	4252      	negs	r2, r2
20009596:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
2000959a:	4619      	mov	r1, r3
2000959c:	4610      	mov	r0, r2
2000959e:	b005      	add	sp, #20
200095a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
200095a4:	b922      	cbnz	r2, 200095b0 <__divdi3+0xe0>
200095a6:	4611      	mov	r1, r2
200095a8:	2001      	movs	r0, #1
200095aa:	f7ff fd61 	bl	20009070 <__aeabi_uidiv>
200095ae:	4604      	mov	r4, r0
200095b0:	fab4 f884 	clz	r8, r4
200095b4:	f1b8 0f00 	cmp.w	r8, #0
200095b8:	d15e      	bne.n	20009678 <__divdi3+0x1a8>
200095ba:	ebc4 0809 	rsb	r8, r4, r9
200095be:	0c27      	lsrs	r7, r4, #16
200095c0:	fa1f f984 	uxth.w	r9, r4
200095c4:	2101      	movs	r1, #1
200095c6:	9102      	str	r1, [sp, #8]
200095c8:	4639      	mov	r1, r7
200095ca:	4640      	mov	r0, r8
200095cc:	f7ff fd50 	bl	20009070 <__aeabi_uidiv>
200095d0:	4639      	mov	r1, r7
200095d2:	4682      	mov	sl, r0
200095d4:	4640      	mov	r0, r8
200095d6:	f7ff fe79 	bl	200092cc <__aeabi_uidivmod>
200095da:	ea4f 4815 	mov.w	r8, r5, lsr #16
200095de:	fb09 f30a 	mul.w	r3, r9, sl
200095e2:	ea48 4b01 	orr.w	fp, r8, r1, lsl #16
200095e6:	455b      	cmp	r3, fp
200095e8:	d909      	bls.n	200095fe <__divdi3+0x12e>
200095ea:	eb1b 0b04 	adds.w	fp, fp, r4
200095ee:	f10a 3aff 	add.w	sl, sl, #4294967295
200095f2:	d204      	bcs.n	200095fe <__divdi3+0x12e>
200095f4:	455b      	cmp	r3, fp
200095f6:	bf84      	itt	hi
200095f8:	f10a 3aff 	addhi.w	sl, sl, #4294967295
200095fc:	44a3      	addhi	fp, r4
200095fe:	ebc3 0b0b 	rsb	fp, r3, fp
20009602:	4639      	mov	r1, r7
20009604:	4658      	mov	r0, fp
20009606:	b2ad      	uxth	r5, r5
20009608:	f7ff fd32 	bl	20009070 <__aeabi_uidiv>
2000960c:	4639      	mov	r1, r7
2000960e:	4680      	mov	r8, r0
20009610:	4658      	mov	r0, fp
20009612:	f7ff fe5b 	bl	200092cc <__aeabi_uidivmod>
20009616:	fb09 f908 	mul.w	r9, r9, r8
2000961a:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
2000961e:	45a9      	cmp	r9, r5
20009620:	d907      	bls.n	20009632 <__divdi3+0x162>
20009622:	192d      	adds	r5, r5, r4
20009624:	f108 38ff 	add.w	r8, r8, #4294967295
20009628:	d203      	bcs.n	20009632 <__divdi3+0x162>
2000962a:	45a9      	cmp	r9, r5
2000962c:	bf88      	it	hi
2000962e:	f108 38ff 	addhi.w	r8, r8, #4294967295
20009632:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
20009636:	9f02      	ldr	r7, [sp, #8]
20009638:	e7a9      	b.n	2000958e <__divdi3+0xbe>
2000963a:	fab3 f783 	clz	r7, r3
2000963e:	2f00      	cmp	r7, #0
20009640:	d168      	bne.n	20009714 <__divdi3+0x244>
20009642:	428b      	cmp	r3, r1
20009644:	bf2c      	ite	cs
20009646:	f04f 0900 	movcs.w	r9, #0
2000964a:	f04f 0901 	movcc.w	r9, #1
2000964e:	4282      	cmp	r2, r0
20009650:	bf8c      	ite	hi
20009652:	464c      	movhi	r4, r9
20009654:	f049 0401 	orrls.w	r4, r9, #1
20009658:	2c00      	cmp	r4, #0
2000965a:	d096      	beq.n	2000958a <__divdi3+0xba>
2000965c:	f04f 0801 	mov.w	r8, #1
20009660:	e795      	b.n	2000958e <__divdi3+0xbe>
20009662:	4252      	negs	r2, r2
20009664:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
20009668:	43f6      	mvns	r6, r6
2000966a:	e73b      	b.n	200094e4 <__divdi3+0x14>
2000966c:	4240      	negs	r0, r0
2000966e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
20009672:	f04f 36ff 	mov.w	r6, #4294967295
20009676:	e732      	b.n	200094de <__divdi3+0xe>
20009678:	fa04 f408 	lsl.w	r4, r4, r8
2000967c:	f1c8 0720 	rsb	r7, r8, #32
20009680:	fa35 f307 	lsrs.w	r3, r5, r7
20009684:	fa29 fa07 	lsr.w	sl, r9, r7
20009688:	0c27      	lsrs	r7, r4, #16
2000968a:	fa09 fb08 	lsl.w	fp, r9, r8
2000968e:	4639      	mov	r1, r7
20009690:	4650      	mov	r0, sl
20009692:	ea43 020b 	orr.w	r2, r3, fp
20009696:	9202      	str	r2, [sp, #8]
20009698:	f7ff fcea 	bl	20009070 <__aeabi_uidiv>
2000969c:	4639      	mov	r1, r7
2000969e:	fa1f f984 	uxth.w	r9, r4
200096a2:	4683      	mov	fp, r0
200096a4:	4650      	mov	r0, sl
200096a6:	f7ff fe11 	bl	200092cc <__aeabi_uidivmod>
200096aa:	9802      	ldr	r0, [sp, #8]
200096ac:	fb09 f20b 	mul.w	r2, r9, fp
200096b0:	0c03      	lsrs	r3, r0, #16
200096b2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
200096b6:	429a      	cmp	r2, r3
200096b8:	d904      	bls.n	200096c4 <__divdi3+0x1f4>
200096ba:	191b      	adds	r3, r3, r4
200096bc:	f10b 3bff 	add.w	fp, fp, #4294967295
200096c0:	f0c0 80b1 	bcc.w	20009826 <__divdi3+0x356>
200096c4:	1a9b      	subs	r3, r3, r2
200096c6:	4639      	mov	r1, r7
200096c8:	4618      	mov	r0, r3
200096ca:	9301      	str	r3, [sp, #4]
200096cc:	f7ff fcd0 	bl	20009070 <__aeabi_uidiv>
200096d0:	9901      	ldr	r1, [sp, #4]
200096d2:	4682      	mov	sl, r0
200096d4:	4608      	mov	r0, r1
200096d6:	4639      	mov	r1, r7
200096d8:	f7ff fdf8 	bl	200092cc <__aeabi_uidivmod>
200096dc:	f8dd c008 	ldr.w	ip, [sp, #8]
200096e0:	fb09 f30a 	mul.w	r3, r9, sl
200096e4:	fa1f f08c 	uxth.w	r0, ip
200096e8:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
200096ec:	4293      	cmp	r3, r2
200096ee:	d908      	bls.n	20009702 <__divdi3+0x232>
200096f0:	1912      	adds	r2, r2, r4
200096f2:	f10a 3aff 	add.w	sl, sl, #4294967295
200096f6:	d204      	bcs.n	20009702 <__divdi3+0x232>
200096f8:	4293      	cmp	r3, r2
200096fa:	bf84      	itt	hi
200096fc:	f10a 3aff 	addhi.w	sl, sl, #4294967295
20009700:	1912      	addhi	r2, r2, r4
20009702:	fa05 f508 	lsl.w	r5, r5, r8
20009706:	ea4a 4e0b 	orr.w	lr, sl, fp, lsl #16
2000970a:	ebc3 0802 	rsb	r8, r3, r2
2000970e:	f8cd e008 	str.w	lr, [sp, #8]
20009712:	e759      	b.n	200095c8 <__divdi3+0xf8>
20009714:	f1c7 0020 	rsb	r0, r7, #32
20009718:	fa03 fa07 	lsl.w	sl, r3, r7
2000971c:	40c2      	lsrs	r2, r0
2000971e:	fa35 f300 	lsrs.w	r3, r5, r0
20009722:	ea42 0b0a 	orr.w	fp, r2, sl
20009726:	fa21 f800 	lsr.w	r8, r1, r0
2000972a:	fa01 f907 	lsl.w	r9, r1, r7
2000972e:	4640      	mov	r0, r8
20009730:	ea4f 4a1b 	mov.w	sl, fp, lsr #16
20009734:	ea43 0109 	orr.w	r1, r3, r9
20009738:	9102      	str	r1, [sp, #8]
2000973a:	4651      	mov	r1, sl
2000973c:	fa1f f28b 	uxth.w	r2, fp
20009740:	9203      	str	r2, [sp, #12]
20009742:	f7ff fc95 	bl	20009070 <__aeabi_uidiv>
20009746:	4651      	mov	r1, sl
20009748:	4681      	mov	r9, r0
2000974a:	4640      	mov	r0, r8
2000974c:	f7ff fdbe 	bl	200092cc <__aeabi_uidivmod>
20009750:	9b03      	ldr	r3, [sp, #12]
20009752:	f8dd c008 	ldr.w	ip, [sp, #8]
20009756:	fb03 f209 	mul.w	r2, r3, r9
2000975a:	ea4f 401c 	mov.w	r0, ip, lsr #16
2000975e:	fa14 f307 	lsls.w	r3, r4, r7
20009762:	ea40 4401 	orr.w	r4, r0, r1, lsl #16
20009766:	42a2      	cmp	r2, r4
20009768:	d904      	bls.n	20009774 <__divdi3+0x2a4>
2000976a:	eb14 040b 	adds.w	r4, r4, fp
2000976e:	f109 39ff 	add.w	r9, r9, #4294967295
20009772:	d352      	bcc.n	2000981a <__divdi3+0x34a>
20009774:	1aa4      	subs	r4, r4, r2
20009776:	4651      	mov	r1, sl
20009778:	4620      	mov	r0, r4
2000977a:	9301      	str	r3, [sp, #4]
2000977c:	f7ff fc78 	bl	20009070 <__aeabi_uidiv>
20009780:	4651      	mov	r1, sl
20009782:	4680      	mov	r8, r0
20009784:	4620      	mov	r0, r4
20009786:	f7ff fda1 	bl	200092cc <__aeabi_uidivmod>
2000978a:	9803      	ldr	r0, [sp, #12]
2000978c:	f8dd c008 	ldr.w	ip, [sp, #8]
20009790:	fb00 f208 	mul.w	r2, r0, r8
20009794:	fa1f f38c 	uxth.w	r3, ip
20009798:	ea43 4001 	orr.w	r0, r3, r1, lsl #16
2000979c:	9b01      	ldr	r3, [sp, #4]
2000979e:	4282      	cmp	r2, r0
200097a0:	d904      	bls.n	200097ac <__divdi3+0x2dc>
200097a2:	eb10 000b 	adds.w	r0, r0, fp
200097a6:	f108 38ff 	add.w	r8, r8, #4294967295
200097aa:	d330      	bcc.n	2000980e <__divdi3+0x33e>
200097ac:	ea48 4809 	orr.w	r8, r8, r9, lsl #16
200097b0:	fa1f fc83 	uxth.w	ip, r3
200097b4:	0c1b      	lsrs	r3, r3, #16
200097b6:	1a80      	subs	r0, r0, r2
200097b8:	fa1f fe88 	uxth.w	lr, r8
200097bc:	ea4f 4a18 	mov.w	sl, r8, lsr #16
200097c0:	fb0c f90e 	mul.w	r9, ip, lr
200097c4:	fb0c fc0a 	mul.w	ip, ip, sl
200097c8:	fb03 c10e 	mla	r1, r3, lr, ip
200097cc:	fb03 f20a 	mul.w	r2, r3, sl
200097d0:	eb01 4119 	add.w	r1, r1, r9, lsr #16
200097d4:	458c      	cmp	ip, r1
200097d6:	bf88      	it	hi
200097d8:	f502 3280 	addhi.w	r2, r2, #65536	; 0x10000
200097dc:	eb02 4e11 	add.w	lr, r2, r1, lsr #16
200097e0:	4570      	cmp	r0, lr
200097e2:	d310      	bcc.n	20009806 <__divdi3+0x336>
200097e4:	fa1f f989 	uxth.w	r9, r9
200097e8:	fa05 f707 	lsl.w	r7, r5, r7
200097ec:	eb09 4001 	add.w	r0, r9, r1, lsl #16
200097f0:	bf14      	ite	ne
200097f2:	2200      	movne	r2, #0
200097f4:	2201      	moveq	r2, #1
200097f6:	4287      	cmp	r7, r0
200097f8:	bf2c      	ite	cs
200097fa:	2700      	movcs	r7, #0
200097fc:	f002 0701 	andcc.w	r7, r2, #1
20009800:	2f00      	cmp	r7, #0
20009802:	f43f aec4 	beq.w	2000958e <__divdi3+0xbe>
20009806:	f108 38ff 	add.w	r8, r8, #4294967295
2000980a:	2700      	movs	r7, #0
2000980c:	e6bf      	b.n	2000958e <__divdi3+0xbe>
2000980e:	4282      	cmp	r2, r0
20009810:	bf84      	itt	hi
20009812:	4458      	addhi	r0, fp
20009814:	f108 38ff 	addhi.w	r8, r8, #4294967295
20009818:	e7c8      	b.n	200097ac <__divdi3+0x2dc>
2000981a:	42a2      	cmp	r2, r4
2000981c:	bf84      	itt	hi
2000981e:	f109 39ff 	addhi.w	r9, r9, #4294967295
20009822:	445c      	addhi	r4, fp
20009824:	e7a6      	b.n	20009774 <__divdi3+0x2a4>
20009826:	429a      	cmp	r2, r3
20009828:	bf84      	itt	hi
2000982a:	f10b 3bff 	addhi.w	fp, fp, #4294967295
2000982e:	191b      	addhi	r3, r3, r4
20009830:	e748      	b.n	200096c4 <__divdi3+0x1f4>
20009832:	bf00      	nop

20009834 <__udivdi3>:
20009834:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20009838:	460c      	mov	r4, r1
2000983a:	b083      	sub	sp, #12
2000983c:	4680      	mov	r8, r0
2000983e:	4616      	mov	r6, r2
20009840:	4689      	mov	r9, r1
20009842:	461f      	mov	r7, r3
20009844:	4615      	mov	r5, r2
20009846:	468a      	mov	sl, r1
20009848:	2b00      	cmp	r3, #0
2000984a:	d14b      	bne.n	200098e4 <__udivdi3+0xb0>
2000984c:	428a      	cmp	r2, r1
2000984e:	d95c      	bls.n	2000990a <__udivdi3+0xd6>
20009850:	fab2 f382 	clz	r3, r2
20009854:	b15b      	cbz	r3, 2000986e <__udivdi3+0x3a>
20009856:	f1c3 0020 	rsb	r0, r3, #32
2000985a:	fa01 fa03 	lsl.w	sl, r1, r3
2000985e:	fa28 f200 	lsr.w	r2, r8, r0
20009862:	fa16 f503 	lsls.w	r5, r6, r3
20009866:	fa08 f803 	lsl.w	r8, r8, r3
2000986a:	ea42 0a0a 	orr.w	sl, r2, sl
2000986e:	0c2e      	lsrs	r6, r5, #16
20009870:	4650      	mov	r0, sl
20009872:	4631      	mov	r1, r6
20009874:	b2af      	uxth	r7, r5
20009876:	f7ff fbfb 	bl	20009070 <__aeabi_uidiv>
2000987a:	4631      	mov	r1, r6
2000987c:	ea4f 4418 	mov.w	r4, r8, lsr #16
20009880:	4681      	mov	r9, r0
20009882:	4650      	mov	r0, sl
20009884:	f7ff fd22 	bl	200092cc <__aeabi_uidivmod>
20009888:	fb07 f309 	mul.w	r3, r7, r9
2000988c:	ea44 4a01 	orr.w	sl, r4, r1, lsl #16
20009890:	4553      	cmp	r3, sl
20009892:	d909      	bls.n	200098a8 <__udivdi3+0x74>
20009894:	eb1a 0a05 	adds.w	sl, sl, r5
20009898:	f109 39ff 	add.w	r9, r9, #4294967295
2000989c:	d204      	bcs.n	200098a8 <__udivdi3+0x74>
2000989e:	4553      	cmp	r3, sl
200098a0:	bf84      	itt	hi
200098a2:	f109 39ff 	addhi.w	r9, r9, #4294967295
200098a6:	44aa      	addhi	sl, r5
200098a8:	ebc3 0a0a 	rsb	sl, r3, sl
200098ac:	4631      	mov	r1, r6
200098ae:	4650      	mov	r0, sl
200098b0:	fa1f f888 	uxth.w	r8, r8
200098b4:	f7ff fbdc 	bl	20009070 <__aeabi_uidiv>
200098b8:	4631      	mov	r1, r6
200098ba:	4604      	mov	r4, r0
200098bc:	4650      	mov	r0, sl
200098be:	f7ff fd05 	bl	200092cc <__aeabi_uidivmod>
200098c2:	fb07 f704 	mul.w	r7, r7, r4
200098c6:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
200098ca:	4547      	cmp	r7, r8
200098cc:	d906      	bls.n	200098dc <__udivdi3+0xa8>
200098ce:	3c01      	subs	r4, #1
200098d0:	eb18 0805 	adds.w	r8, r8, r5
200098d4:	d202      	bcs.n	200098dc <__udivdi3+0xa8>
200098d6:	4547      	cmp	r7, r8
200098d8:	bf88      	it	hi
200098da:	3c01      	subhi	r4, #1
200098dc:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
200098e0:	2600      	movs	r6, #0
200098e2:	e05c      	b.n	2000999e <__udivdi3+0x16a>
200098e4:	428b      	cmp	r3, r1
200098e6:	d858      	bhi.n	2000999a <__udivdi3+0x166>
200098e8:	fab3 f683 	clz	r6, r3
200098ec:	2e00      	cmp	r6, #0
200098ee:	d15b      	bne.n	200099a8 <__udivdi3+0x174>
200098f0:	428b      	cmp	r3, r1
200098f2:	bf2c      	ite	cs
200098f4:	2200      	movcs	r2, #0
200098f6:	2201      	movcc	r2, #1
200098f8:	4285      	cmp	r5, r0
200098fa:	bf8c      	ite	hi
200098fc:	4615      	movhi	r5, r2
200098fe:	f042 0501 	orrls.w	r5, r2, #1
20009902:	2d00      	cmp	r5, #0
20009904:	d049      	beq.n	2000999a <__udivdi3+0x166>
20009906:	2401      	movs	r4, #1
20009908:	e049      	b.n	2000999e <__udivdi3+0x16a>
2000990a:	b922      	cbnz	r2, 20009916 <__udivdi3+0xe2>
2000990c:	4611      	mov	r1, r2
2000990e:	2001      	movs	r0, #1
20009910:	f7ff fbae 	bl	20009070 <__aeabi_uidiv>
20009914:	4605      	mov	r5, r0
20009916:	fab5 f685 	clz	r6, r5
2000991a:	2e00      	cmp	r6, #0
2000991c:	f040 80ba 	bne.w	20009a94 <__udivdi3+0x260>
20009920:	1b64      	subs	r4, r4, r5
20009922:	0c2f      	lsrs	r7, r5, #16
20009924:	fa1f fa85 	uxth.w	sl, r5
20009928:	2601      	movs	r6, #1
2000992a:	4639      	mov	r1, r7
2000992c:	4620      	mov	r0, r4
2000992e:	f7ff fb9f 	bl	20009070 <__aeabi_uidiv>
20009932:	4639      	mov	r1, r7
20009934:	ea4f 4b18 	mov.w	fp, r8, lsr #16
20009938:	4681      	mov	r9, r0
2000993a:	4620      	mov	r0, r4
2000993c:	f7ff fcc6 	bl	200092cc <__aeabi_uidivmod>
20009940:	fb0a f309 	mul.w	r3, sl, r9
20009944:	ea4b 4b01 	orr.w	fp, fp, r1, lsl #16
20009948:	455b      	cmp	r3, fp
2000994a:	d909      	bls.n	20009960 <__udivdi3+0x12c>
2000994c:	eb1b 0b05 	adds.w	fp, fp, r5
20009950:	f109 39ff 	add.w	r9, r9, #4294967295
20009954:	d204      	bcs.n	20009960 <__udivdi3+0x12c>
20009956:	455b      	cmp	r3, fp
20009958:	bf84      	itt	hi
2000995a:	f109 39ff 	addhi.w	r9, r9, #4294967295
2000995e:	44ab      	addhi	fp, r5
20009960:	ebc3 0b0b 	rsb	fp, r3, fp
20009964:	4639      	mov	r1, r7
20009966:	4658      	mov	r0, fp
20009968:	fa1f f888 	uxth.w	r8, r8
2000996c:	f7ff fb80 	bl	20009070 <__aeabi_uidiv>
20009970:	4639      	mov	r1, r7
20009972:	4604      	mov	r4, r0
20009974:	4658      	mov	r0, fp
20009976:	f7ff fca9 	bl	200092cc <__aeabi_uidivmod>
2000997a:	fb0a fa04 	mul.w	sl, sl, r4
2000997e:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
20009982:	45c2      	cmp	sl, r8
20009984:	d906      	bls.n	20009994 <__udivdi3+0x160>
20009986:	3c01      	subs	r4, #1
20009988:	eb18 0805 	adds.w	r8, r8, r5
2000998c:	d202      	bcs.n	20009994 <__udivdi3+0x160>
2000998e:	45c2      	cmp	sl, r8
20009990:	bf88      	it	hi
20009992:	3c01      	subhi	r4, #1
20009994:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
20009998:	e001      	b.n	2000999e <__udivdi3+0x16a>
2000999a:	2600      	movs	r6, #0
2000999c:	4634      	mov	r4, r6
2000999e:	4631      	mov	r1, r6
200099a0:	4620      	mov	r0, r4
200099a2:	b003      	add	sp, #12
200099a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
200099a8:	f1c6 0020 	rsb	r0, r6, #32
200099ac:	40b3      	lsls	r3, r6
200099ae:	fa32 f700 	lsrs.w	r7, r2, r0
200099b2:	fa21 fb00 	lsr.w	fp, r1, r0
200099b6:	431f      	orrs	r7, r3
200099b8:	fa14 f206 	lsls.w	r2, r4, r6
200099bc:	fa28 f100 	lsr.w	r1, r8, r0
200099c0:	4658      	mov	r0, fp
200099c2:	ea4f 4a17 	mov.w	sl, r7, lsr #16
200099c6:	4311      	orrs	r1, r2
200099c8:	9100      	str	r1, [sp, #0]
200099ca:	4651      	mov	r1, sl
200099cc:	b2bb      	uxth	r3, r7
200099ce:	9301      	str	r3, [sp, #4]
200099d0:	f7ff fb4e 	bl	20009070 <__aeabi_uidiv>
200099d4:	4651      	mov	r1, sl
200099d6:	40b5      	lsls	r5, r6
200099d8:	4681      	mov	r9, r0
200099da:	4658      	mov	r0, fp
200099dc:	f7ff fc76 	bl	200092cc <__aeabi_uidivmod>
200099e0:	9c01      	ldr	r4, [sp, #4]
200099e2:	9800      	ldr	r0, [sp, #0]
200099e4:	fb04 f309 	mul.w	r3, r4, r9
200099e8:	ea4f 4c10 	mov.w	ip, r0, lsr #16
200099ec:	ea4c 4b01 	orr.w	fp, ip, r1, lsl #16
200099f0:	455b      	cmp	r3, fp
200099f2:	d905      	bls.n	20009a00 <__udivdi3+0x1cc>
200099f4:	eb1b 0b07 	adds.w	fp, fp, r7
200099f8:	f109 39ff 	add.w	r9, r9, #4294967295
200099fc:	f0c0 808e 	bcc.w	20009b1c <__udivdi3+0x2e8>
20009a00:	ebc3 0b0b 	rsb	fp, r3, fp
20009a04:	4651      	mov	r1, sl
20009a06:	4658      	mov	r0, fp
20009a08:	f7ff fb32 	bl	20009070 <__aeabi_uidiv>
20009a0c:	4651      	mov	r1, sl
20009a0e:	4604      	mov	r4, r0
20009a10:	4658      	mov	r0, fp
20009a12:	f7ff fc5b 	bl	200092cc <__aeabi_uidivmod>
20009a16:	9801      	ldr	r0, [sp, #4]
20009a18:	9a00      	ldr	r2, [sp, #0]
20009a1a:	fb00 f304 	mul.w	r3, r0, r4
20009a1e:	fa1f fc82 	uxth.w	ip, r2
20009a22:	ea4c 4201 	orr.w	r2, ip, r1, lsl #16
20009a26:	4293      	cmp	r3, r2
20009a28:	d906      	bls.n	20009a38 <__udivdi3+0x204>
20009a2a:	3c01      	subs	r4, #1
20009a2c:	19d2      	adds	r2, r2, r7
20009a2e:	d203      	bcs.n	20009a38 <__udivdi3+0x204>
20009a30:	4293      	cmp	r3, r2
20009a32:	d901      	bls.n	20009a38 <__udivdi3+0x204>
20009a34:	19d2      	adds	r2, r2, r7
20009a36:	3c01      	subs	r4, #1
20009a38:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
20009a3c:	b2a8      	uxth	r0, r5
20009a3e:	1ad2      	subs	r2, r2, r3
20009a40:	0c2d      	lsrs	r5, r5, #16
20009a42:	fa1f fc84 	uxth.w	ip, r4
20009a46:	0c23      	lsrs	r3, r4, #16
20009a48:	fb00 f70c 	mul.w	r7, r0, ip
20009a4c:	fb00 fe03 	mul.w	lr, r0, r3
20009a50:	fb05 e10c 	mla	r1, r5, ip, lr
20009a54:	fb05 f503 	mul.w	r5, r5, r3
20009a58:	eb01 4117 	add.w	r1, r1, r7, lsr #16
20009a5c:	458e      	cmp	lr, r1
20009a5e:	bf88      	it	hi
20009a60:	f505 3580 	addhi.w	r5, r5, #65536	; 0x10000
20009a64:	eb05 4511 	add.w	r5, r5, r1, lsr #16
20009a68:	42aa      	cmp	r2, r5
20009a6a:	d310      	bcc.n	20009a8e <__udivdi3+0x25a>
20009a6c:	b2bf      	uxth	r7, r7
20009a6e:	fa08 f606 	lsl.w	r6, r8, r6
20009a72:	eb07 4201 	add.w	r2, r7, r1, lsl #16
20009a76:	bf14      	ite	ne
20009a78:	f04f 0e00 	movne.w	lr, #0
20009a7c:	f04f 0e01 	moveq.w	lr, #1
20009a80:	4296      	cmp	r6, r2
20009a82:	bf2c      	ite	cs
20009a84:	2600      	movcs	r6, #0
20009a86:	f00e 0601 	andcc.w	r6, lr, #1
20009a8a:	2e00      	cmp	r6, #0
20009a8c:	d087      	beq.n	2000999e <__udivdi3+0x16a>
20009a8e:	3c01      	subs	r4, #1
20009a90:	2600      	movs	r6, #0
20009a92:	e784      	b.n	2000999e <__udivdi3+0x16a>
20009a94:	40b5      	lsls	r5, r6
20009a96:	f1c6 0120 	rsb	r1, r6, #32
20009a9a:	fa24 f901 	lsr.w	r9, r4, r1
20009a9e:	fa28 f201 	lsr.w	r2, r8, r1
20009aa2:	0c2f      	lsrs	r7, r5, #16
20009aa4:	40b4      	lsls	r4, r6
20009aa6:	4639      	mov	r1, r7
20009aa8:	4648      	mov	r0, r9
20009aaa:	4322      	orrs	r2, r4
20009aac:	9200      	str	r2, [sp, #0]
20009aae:	f7ff fadf 	bl	20009070 <__aeabi_uidiv>
20009ab2:	4639      	mov	r1, r7
20009ab4:	fa1f fa85 	uxth.w	sl, r5
20009ab8:	4683      	mov	fp, r0
20009aba:	4648      	mov	r0, r9
20009abc:	f7ff fc06 	bl	200092cc <__aeabi_uidivmod>
20009ac0:	9b00      	ldr	r3, [sp, #0]
20009ac2:	0c1a      	lsrs	r2, r3, #16
20009ac4:	fb0a f30b 	mul.w	r3, sl, fp
20009ac8:	ea42 4401 	orr.w	r4, r2, r1, lsl #16
20009acc:	42a3      	cmp	r3, r4
20009ace:	d903      	bls.n	20009ad8 <__udivdi3+0x2a4>
20009ad0:	1964      	adds	r4, r4, r5
20009ad2:	f10b 3bff 	add.w	fp, fp, #4294967295
20009ad6:	d327      	bcc.n	20009b28 <__udivdi3+0x2f4>
20009ad8:	1ae4      	subs	r4, r4, r3
20009ada:	4639      	mov	r1, r7
20009adc:	4620      	mov	r0, r4
20009ade:	f7ff fac7 	bl	20009070 <__aeabi_uidiv>
20009ae2:	4639      	mov	r1, r7
20009ae4:	4681      	mov	r9, r0
20009ae6:	4620      	mov	r0, r4
20009ae8:	f7ff fbf0 	bl	200092cc <__aeabi_uidivmod>
20009aec:	9800      	ldr	r0, [sp, #0]
20009aee:	fb0a f309 	mul.w	r3, sl, r9
20009af2:	fa1f fc80 	uxth.w	ip, r0
20009af6:	ea4c 4401 	orr.w	r4, ip, r1, lsl #16
20009afa:	42a3      	cmp	r3, r4
20009afc:	d908      	bls.n	20009b10 <__udivdi3+0x2dc>
20009afe:	1964      	adds	r4, r4, r5
20009b00:	f109 39ff 	add.w	r9, r9, #4294967295
20009b04:	d204      	bcs.n	20009b10 <__udivdi3+0x2dc>
20009b06:	42a3      	cmp	r3, r4
20009b08:	bf84      	itt	hi
20009b0a:	f109 39ff 	addhi.w	r9, r9, #4294967295
20009b0e:	1964      	addhi	r4, r4, r5
20009b10:	fa08 f806 	lsl.w	r8, r8, r6
20009b14:	1ae4      	subs	r4, r4, r3
20009b16:	ea49 460b 	orr.w	r6, r9, fp, lsl #16
20009b1a:	e706      	b.n	2000992a <__udivdi3+0xf6>
20009b1c:	455b      	cmp	r3, fp
20009b1e:	bf84      	itt	hi
20009b20:	f109 39ff 	addhi.w	r9, r9, #4294967295
20009b24:	44bb      	addhi	fp, r7
20009b26:	e76b      	b.n	20009a00 <__udivdi3+0x1cc>
20009b28:	42a3      	cmp	r3, r4
20009b2a:	bf84      	itt	hi
20009b2c:	f10b 3bff 	addhi.w	fp, fp, #4294967295
20009b30:	1964      	addhi	r4, r4, r5
20009b32:	e7d1      	b.n	20009ad8 <__udivdi3+0x2a4>
20009b34:	2e4e2e41 	.word	0x2e4e2e41
20009b38:	2e532e54 	.word	0x2e532e54
20009b3c:	30303320 	.word	0x30303320
20009b40:	72202c30 	.word	0x72202c30
20009b44:	79646165 	.word	0x79646165
20009b48:	726f6620 	.word	0x726f6620
20009b4c:	74636120 	.word	0x74636120
20009b50:	216e6f69 	.word	0x216e6f69
20009b54:	0000000d 	.word	0x0000000d
20009b58:	474e4144 	.word	0x474e4144
20009b5c:	5a205245 	.word	0x5a205245
20009b60:	3a454e4f 	.word	0x3a454e4f
20009b64:	76694c20 	.word	0x76694c20
20009b68:	69662d65 	.word	0x69662d65
20009b6c:	65206572 	.word	0x65206572
20009b70:	6c62616e 	.word	0x6c62616e
20009b74:	0d2e6465 	.word	0x0d2e6465
20009b78:	00000000 	.word	0x00000000
20009b7c:	6576694c 	.word	0x6576694c
20009b80:	7269662d 	.word	0x7269662d
20009b84:	69642065 	.word	0x69642065
20009b88:	6c626173 	.word	0x6c626173
20009b8c:	0d2e6465 	.word	0x0d2e6465
20009b90:	00000000 	.word	0x00000000
20009b94:	4f525245 	.word	0x4f525245
20009b98:	41203a52 	.word	0x41203a52
20009b9c:	6d657474 	.word	0x6d657474
20009ba0:	64657470 	.word	0x64657470
20009ba4:	206f7420 	.word	0x206f7420
20009ba8:	65726966 	.word	0x65726966
20009bac:	74697720 	.word	0x74697720
20009bb0:	74756f68 	.word	0x74756f68
20009bb4:	76696c20 	.word	0x76696c20
20009bb8:	69662065 	.word	0x69662065
20009bbc:	65206572 	.word	0x65206572
20009bc0:	6c62616e 	.word	0x6c62616e
20009bc4:	0d726465 	.word	0x0d726465
20009bc8:	00000000 	.word	0x00000000
20009bcc:	7270205a 	.word	0x7270205a
20009bd0:	65737365 	.word	0x65737365
20009bd4:	61202c64 	.word	0x61202c64
20009bd8:	76697463 	.word	0x76697463
20009bdc:	6e697461 	.word	0x6e697461
20009be0:	72742067 	.word	0x72742067
20009be4:	65676769 	.word	0x65676769
20009be8:	6f732072 	.word	0x6f732072
20009bec:	6f6e656c 	.word	0x6f6e656c
20009bf0:	000d6469 	.word	0x000d6469
20009bf4:	76726573 	.word	0x76726573
20009bf8:	6f645f6f 	.word	0x6f645f6f
20009bfc:	535f5920 	.word	0x535f5920
20009c00:	465f5445 	.word	0x465f5445
20009c04:	4157524f 	.word	0x4157524f
20009c08:	000d4452 	.word	0x000d4452
20009c0c:	76726573 	.word	0x76726573
20009c10:	6f645f6f 	.word	0x6f645f6f
20009c14:	535f5920 	.word	0x535f5920
20009c18:	525f5445 	.word	0x525f5445
20009c1c:	52455645 	.word	0x52455645
20009c20:	000d4553 	.word	0x000d4553
20009c24:	76726573 	.word	0x76726573
20009c28:	6f645f6f 	.word	0x6f645f6f
20009c2c:	535f5920 	.word	0x535f5920
20009c30:	4e5f5445 	.word	0x4e5f5445
20009c34:	52545545 	.word	0x52545545
20009c38:	000d4c41 	.word	0x000d4c41
20009c3c:	76726573 	.word	0x76726573
20009c40:	6f645f6f 	.word	0x6f645f6f
20009c44:	535f5820 	.word	0x535f5820
20009c48:	465f5445 	.word	0x465f5445
20009c4c:	4157524f 	.word	0x4157524f
20009c50:	000d4452 	.word	0x000d4452
20009c54:	76726573 	.word	0x76726573
20009c58:	6f645f6f 	.word	0x6f645f6f
20009c5c:	535f5820 	.word	0x535f5820
20009c60:	525f5445 	.word	0x525f5445
20009c64:	52455645 	.word	0x52455645
20009c68:	000d4553 	.word	0x000d4553
20009c6c:	76726573 	.word	0x76726573
20009c70:	6f645f6f 	.word	0x6f645f6f
20009c74:	535f5820 	.word	0x535f5820
20009c78:	4e5f5445 	.word	0x4e5f5445
20009c7c:	52545545 	.word	0x52545545
20009c80:	000d4c41 	.word	0x000d4c41
20009c84:	69676542 	.word	0x69676542
20009c88:	6e696e6e 	.word	0x6e696e6e
20009c8c:	75612067 	.word	0x75612067
20009c90:	616d6f74 	.word	0x616d6f74
20009c94:	20646574 	.word	0x20646574
20009c98:	6b656573 	.word	0x6b656573
20009c9c:	646e612d 	.word	0x646e612d
20009ca0:	7365642d 	.word	0x7365642d
20009ca4:	796f7274 	.word	0x796f7274
20009ca8:	00000d21 	.word	0x00000d21
20009cac:	25203a78 	.word	0x25203a78
20009cb0:	3a790964 	.word	0x3a790964
20009cb4:	0d642520 	.word	0x0d642520
20009cb8:	0000000a 	.word	0x0000000a
20009cbc:	6e6f2058 	.word	0x6e6f2058
20009cc0:	72617420 	.word	0x72617420
20009cc4:	21746567 	.word	0x21746567
20009cc8:	0000000d 	.word	0x0000000d
20009ccc:	6e6f2059 	.word	0x6e6f2059
20009cd0:	72617420 	.word	0x72617420
20009cd4:	21746567 	.word	0x21746567
20009cd8:	0000000d 	.word	0x0000000d
20009cdc:	67726154 	.word	0x67726154
20009ce0:	61207465 	.word	0x61207465
20009ce4:	69757163 	.word	0x69757163
20009ce8:	2c646572 	.word	0x2c646572
20009cec:	72696620 	.word	0x72696620
20009cf0:	21676e69 	.word	0x21676e69
20009cf4:	0000000d 	.word	0x0000000d
20009cf8:	726f6241 	.word	0x726f6241
20009cfc:	676e6974 	.word	0x676e6974
20009d00:	65657320 	.word	0x65657320
20009d04:	6e612d6b 	.word	0x6e612d6b
20009d08:	65642d64 	.word	0x65642d64
20009d0c:	6f727473 	.word	0x6f727473
20009d10:	20262079 	.word	0x20262079
20009d14:	61736964 	.word	0x61736964
20009d18:	6e696c62 	.word	0x6e696c62
20009d1c:	696c2067 	.word	0x696c2067
20009d20:	662d6576 	.word	0x662d6576
20009d24:	0d657269 	.word	0x0d657269
20009d28:	00000000 	.word	0x00000000
20009d2c:	63656863 	.word	0x63656863
20009d30:	6d75736b 	.word	0x6d75736b
20009d34:	72726520 	.word	0x72726520
20009d38:	0021726f 	.word	0x0021726f
20009d3c:	6e676973 	.word	0x6e676973
20009d40:	72757461 	.word	0x72757461
20009d44:	25203a65 	.word	0x25203a65
20009d48:	3a780964 	.word	0x3a780964
20009d4c:	09642520 	.word	0x09642520
20009d50:	25203a79 	.word	0x25203a79
20009d54:	3a770964 	.word	0x3a770964
20009d58:	09642520 	.word	0x09642520
20009d5c:	25203a68 	.word	0x25203a68
20009d60:	6e610964 	.word	0x6e610964
20009d64:	3a656c67 	.word	0x3a656c67
20009d68:	0d642520 	.word	0x0d642520
20009d6c:	0000000a 	.word	0x0000000a
20009d70:	00003a58 	.word	0x00003a58
20009d74:	00003a59 	.word	0x00003a59
20009d78:	74736944 	.word	0x74736944
20009d7c:	65636e61 	.word	0x65636e61
20009d80:	0000003a 	.word	0x0000003a
20009d84:	746f6853 	.word	0x746f6853
20009d88:	00003a73 	.word	0x00003a73
20009d8c:	65646f4d 	.word	0x65646f4d
20009d90:	0000003a 	.word	0x0000003a
20009d94:	64333025 	.word	0x64333025
20009d98:	00000000 	.word	0x00000000
20009d9c:	64323025 	.word	0x64323025
20009da0:	00000000 	.word	0x00000000
20009da4:	4f545541 	.word	0x4f545541
20009da8:	00002020 	.word	0x00002020
20009dac:	4d524f4e 	.word	0x4d524f4e
20009db0:	00004c41 	.word	0x00004c41
20009db4:	70616548 	.word	0x70616548
20009db8:	646e6120 	.word	0x646e6120
20009dbc:	61747320 	.word	0x61747320
20009dc0:	63206b63 	.word	0x63206b63
20009dc4:	696c6c6f 	.word	0x696c6c6f
20009dc8:	6e6f6973 	.word	0x6e6f6973
20009dcc:	0000000a 	.word	0x0000000a

20009dd0 <g_config_reg_lut>:
20009dd0:	40013000 40013004 40013008 4001300c     .0.@.0.@.0.@.0.@
20009de0:	40013010 40013014 40013018 4001301c     .0.@.0.@.0.@.0.@
20009df0:	40013020 40013024 40013028 4001302c      0.@$0.@(0.@,0.@
20009e00:	40013030 40013034 40013038 4001303c     00.@40.@80.@<0.@
20009e10:	40013040 40013044 40013048 4001304c     @0.@D0.@H0.@L0.@
20009e20:	40013050 40013054 40013058 4001305c     P0.@T0.@X0.@\0.@
20009e30:	40013060 40013064 40013068 4001306c     `0.@d0.@h0.@l0.@
20009e40:	40013070 40013074 40013078 4001307c     p0.@t0.@x0.@|0.@

20009e50 <g_gpio_irqn_lut>:
20009e50:	00210020 00230022 00250024 00270026      .!.".#.$.%.&.'.
20009e60:	00290028 002b002a 002d002c 002f002e     (.).*.+.,.-.../.
20009e70:	00310030 00330032 00350034 00370036     0.1.2.3.4.5.6.7.
20009e80:	00390038 003b003a 003d003c 003f003e     8.9.:.;.<.=.>.?.

20009e90 <C.18.2576>:
20009e90:	00000001 00000002 00000004 00000001     ................

20009ea0 <_global_impure_ptr>:
20009ea0:	2000a140 00000043 0000000a              @.. C.......

20009eac <blanks.3577>:
20009eac:	20202020 20202020 20202020 20202020                     

20009ebc <zeroes.3578>:
20009ebc:	30303030 30303030 30303030 30303030     0000000000000000
20009ecc:	33323130 37363534 42413938 46454443     0123456789ABCDEF
20009edc:	00000000 00464e49 00666e69 004e414e     ....INF.inf.NAN.
20009eec:	006e616e 33323130 37363534 62613938     nan.0123456789ab
20009efc:	66656463 00000000 6c756e28 0000296c     cdef....(null)..
20009f0c:	00000030 69666e49 7974696e 00000000     0...Infinity....
20009f1c:	004e614e                                NaN.

20009f20 <__sf_fake_stdin>:
	...

20009f40 <__sf_fake_stdout>:
	...

20009f60 <__sf_fake_stderr>:
	...

20009f80 <charset>:
20009f80:	20009fb8                                ... 

20009f84 <lconv>:
20009f84:	20009fb4 20009edc 20009edc 20009edc     ... ... ... ... 
20009f94:	20009edc 20009edc 20009edc 20009edc     ... ... ... ... 
20009fa4:	20009edc 20009edc ffffffff ffffffff     ... ... ........
20009fb4:	0000002e 2d4f5349 39353838 0000312d     ....ISO-8859-1..
20009fc4:	00000000                                ....

20009fc8 <__mprec_tens>:
20009fc8:	00000000 3ff00000 00000000 40240000     .......?......$@
20009fd8:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
20009fe8:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
20009ff8:	00000000 412e8480 00000000 416312d0     .......A......cA
2000a008:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
2000a018:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
2000a028:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
2000a038:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
2000a048:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
2000a058:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
2000a068:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
2000a078:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
2000a088:	79d99db4 44ea7843                       ...yCx.D

2000a090 <p05.2463>:
2000a090:	00000005 00000019 0000007d 00000000     ........}.......

2000a0a0 <__mprec_bigtens>:
2000a0a0:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
2000a0b0:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
2000a0c0:	7f73bf3c 75154fdd                       <.s..O.u

2000a0c8 <__mprec_tinytens>:
2000a0c8:	97d889bc 3c9cd2b2 d5a8a733 3949f623     .......<3...#.I9
2000a0d8:	44f4a73d 32a50ffd cf8c979d 255bba08     =..D...2......[%
2000a0e8:	64ac6f43 0ac80628                       Co.d(...

2000a0f0 <_init>:
2000a0f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
2000a0f2:	bf00      	nop
2000a0f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
2000a0f6:	bc08      	pop	{r3}
2000a0f8:	469e      	mov	lr, r3
2000a0fa:	4770      	bx	lr

2000a0fc <_fini>:
2000a0fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
2000a0fe:	bf00      	nop
2000a100:	bcf8      	pop	{r3, r4, r5, r6, r7}
2000a102:	bc08      	pop	{r3}
2000a104:	469e      	mov	lr, r3
2000a106:	4770      	bx	lr

2000a108 <__frame_dummy_init_array_entry>:
2000a108:	0485 2000                                   ... 

2000a10c <__do_global_dtors_aux_fini_array_entry>:
2000a10c:	0471 2000                                   q.. 
