vendor_name = ModelSim
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/signExtenderR.v
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform1.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/signExtenderJ.v
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform2.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/registerBench.v
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform3.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/programCounter.v
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform4.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/muxRegDest.v
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform5.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform6.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/muxMemtoReg.v
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform7.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/muxJump.v
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform8.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/muxInSignal.v
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform9.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/muxALUScr.v
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform10.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/dataMemory.v
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform11.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform12.vwf
source_file = 1, e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, e:/quartus/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, e:/quartus/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, e:/quartus/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, e:/quartus/quartus/libraries/megafunctions/aglobal161.inc
source_file = 1, e:/quartus/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, e:/quartus/quartus/libraries/megafunctions/altrom.inc
source_file = 1, e:/quartus/quartus/libraries/megafunctions/altram.inc
source_file = 1, e:/quartus/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, e:/quartus/quartus/libraries/megafunctions/cbx.lst
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/db/altsyncram_ilc1.tdf
design_name = dataMemory
instance = comp, \dataRAMOutput[0]~output , dataRAMOutput[0]~output, dataMemory, 1
instance = comp, \dataRAMOutput[1]~output , dataRAMOutput[1]~output, dataMemory, 1
instance = comp, \dataRAMOutput[2]~output , dataRAMOutput[2]~output, dataMemory, 1
instance = comp, \dataRAMOutput[3]~output , dataRAMOutput[3]~output, dataMemory, 1
instance = comp, \dataRAMOutput[4]~output , dataRAMOutput[4]~output, dataMemory, 1
instance = comp, \dataRAMOutput[5]~output , dataRAMOutput[5]~output, dataMemory, 1
instance = comp, \dataRAMOutput[6]~output , dataRAMOutput[6]~output, dataMemory, 1
instance = comp, \dataRAMOutput[7]~output , dataRAMOutput[7]~output, dataMemory, 1
instance = comp, \dataRAMOutput[8]~output , dataRAMOutput[8]~output, dataMemory, 1
instance = comp, \dataRAMOutput[9]~output , dataRAMOutput[9]~output, dataMemory, 1
instance = comp, \dataRAMOutput[10]~output , dataRAMOutput[10]~output, dataMemory, 1
instance = comp, \dataRAMOutput[11]~output , dataRAMOutput[11]~output, dataMemory, 1
instance = comp, \dataRAMOutput[12]~output , dataRAMOutput[12]~output, dataMemory, 1
instance = comp, \dataRAMOutput[13]~output , dataRAMOutput[13]~output, dataMemory, 1
instance = comp, \dataRAMOutput[14]~output , dataRAMOutput[14]~output, dataMemory, 1
instance = comp, \dataRAMOutput[15]~output , dataRAMOutput[15]~output, dataMemory, 1
instance = comp, \dataRAMOutput[16]~output , dataRAMOutput[16]~output, dataMemory, 1
instance = comp, \dataRAMOutput[17]~output , dataRAMOutput[17]~output, dataMemory, 1
instance = comp, \dataRAMOutput[18]~output , dataRAMOutput[18]~output, dataMemory, 1
instance = comp, \dataRAMOutput[19]~output , dataRAMOutput[19]~output, dataMemory, 1
instance = comp, \dataRAMOutput[20]~output , dataRAMOutput[20]~output, dataMemory, 1
instance = comp, \dataRAMOutput[21]~output , dataRAMOutput[21]~output, dataMemory, 1
instance = comp, \dataRAMOutput[22]~output , dataRAMOutput[22]~output, dataMemory, 1
instance = comp, \dataRAMOutput[23]~output , dataRAMOutput[23]~output, dataMemory, 1
instance = comp, \dataRAMOutput[24]~output , dataRAMOutput[24]~output, dataMemory, 1
instance = comp, \dataRAMOutput[25]~output , dataRAMOutput[25]~output, dataMemory, 1
instance = comp, \dataRAMOutput[26]~output , dataRAMOutput[26]~output, dataMemory, 1
instance = comp, \dataRAMOutput[27]~output , dataRAMOutput[27]~output, dataMemory, 1
instance = comp, \dataRAMOutput[28]~output , dataRAMOutput[28]~output, dataMemory, 1
instance = comp, \dataRAMOutput[29]~output , dataRAMOutput[29]~output, dataMemory, 1
instance = comp, \dataRAMOutput[30]~output , dataRAMOutput[30]~output, dataMemory, 1
instance = comp, \dataRAMOutput[31]~output , dataRAMOutput[31]~output, dataMemory, 1
instance = comp, \cu_writeEnable~input , cu_writeEnable~input, dataMemory, 1
instance = comp, \clock~input , clock~input, dataMemory, 1
instance = comp, \clock~inputclkctrl , clock~inputclkctrl, dataMemory, 1
instance = comp, \writeData[0]~input , writeData[0]~input, dataMemory, 1
instance = comp, \memoryAddy[0]~input , memoryAddy[0]~input, dataMemory, 1
instance = comp, \memoryAddy[1]~input , memoryAddy[1]~input, dataMemory, 1
instance = comp, \memoryAddy[2]~input , memoryAddy[2]~input, dataMemory, 1
instance = comp, \memoryAddy[3]~input , memoryAddy[3]~input, dataMemory, 1
instance = comp, \memoryAddy[4]~input , memoryAddy[4]~input, dataMemory, 1
instance = comp, \memoryAddy[5]~input , memoryAddy[5]~input, dataMemory, 1
instance = comp, \memoryAddy[6]~input , memoryAddy[6]~input, dataMemory, 1
instance = comp, \memoryAddy[7]~input , memoryAddy[7]~input, dataMemory, 1
instance = comp, \memoryAddy[8]~input , memoryAddy[8]~input, dataMemory, 1
instance = comp, \memoryAddy[9]~input , memoryAddy[9]~input, dataMemory, 1
instance = comp, \regAddy[0] , regAddy[0], dataMemory, 1
instance = comp, \cu_readEnable~input , cu_readEnable~input, dataMemory, 1
instance = comp, \regAddy~0 , regAddy~0, dataMemory, 1
instance = comp, \regAddy[1] , regAddy[1], dataMemory, 1
instance = comp, \regAddy~1 , regAddy~1, dataMemory, 1
instance = comp, \regAddy[2] , regAddy[2], dataMemory, 1
instance = comp, \regAddy~2 , regAddy~2, dataMemory, 1
instance = comp, \regAddy[3] , regAddy[3], dataMemory, 1
instance = comp, \regAddy~3 , regAddy~3, dataMemory, 1
instance = comp, \regAddy[4] , regAddy[4], dataMemory, 1
instance = comp, \regAddy~4 , regAddy~4, dataMemory, 1
instance = comp, \regAddy[5] , regAddy[5], dataMemory, 1
instance = comp, \regAddy~5 , regAddy~5, dataMemory, 1
instance = comp, \regAddy[6] , regAddy[6], dataMemory, 1
instance = comp, \regAddy~6 , regAddy~6, dataMemory, 1
instance = comp, \regAddy[7] , regAddy[7], dataMemory, 1
instance = comp, \regAddy~7 , regAddy~7, dataMemory, 1
instance = comp, \regAddy[8] , regAddy[8], dataMemory, 1
instance = comp, \regAddy~8 , regAddy~8, dataMemory, 1
instance = comp, \regAddy[9] , regAddy[9], dataMemory, 1
instance = comp, \regAddy~9 , regAddy~9, dataMemory, 1
instance = comp, \writeData[1]~input , writeData[1]~input, dataMemory, 1
instance = comp, \writeData[2]~input , writeData[2]~input, dataMemory, 1
instance = comp, \writeData[3]~input , writeData[3]~input, dataMemory, 1
instance = comp, \writeData[4]~input , writeData[4]~input, dataMemory, 1
instance = comp, \writeData[5]~input , writeData[5]~input, dataMemory, 1
instance = comp, \writeData[6]~input , writeData[6]~input, dataMemory, 1
instance = comp, \writeData[7]~input , writeData[7]~input, dataMemory, 1
instance = comp, \writeData[8]~input , writeData[8]~input, dataMemory, 1
instance = comp, \RAM_rtl_0|auto_generated|ram_block1a0 , RAM_rtl_0|auto_generated|ram_block1a0, dataMemory, 1
instance = comp, \RAM_rtl_0_bypass[21] , RAM_rtl_0_bypass[21], dataMemory, 1
instance = comp, \RAM_rtl_0_bypass[15]~feeder , RAM_rtl_0_bypass[15]~feeder, dataMemory, 1
instance = comp, \RAM_rtl_0_bypass[15] , RAM_rtl_0_bypass[15], dataMemory, 1
instance = comp, \RAM_rtl_0_bypass[13]~feeder , RAM_rtl_0_bypass[13]~feeder, dataMemory, 1
instance = comp, \RAM_rtl_0_bypass[13] , RAM_rtl_0_bypass[13], dataMemory, 1
instance = comp, \RAM_rtl_0_bypass[14] , RAM_rtl_0_bypass[14], dataMemory, 1
instance = comp, \RAM_rtl_0_bypass[16]~feeder , RAM_rtl_0_bypass[16]~feeder, dataMemory, 1
instance = comp, \RAM_rtl_0_bypass[16] , RAM_rtl_0_bypass[16], dataMemory, 1
instance = comp, \RAM~3 , RAM~3, dataMemory, 1
instance = comp, \RAM_rtl_0_bypass[12]~feeder , RAM_rtl_0_bypass[12]~feeder, dataMemory, 1
instance = comp, \RAM_rtl_0_bypass[12] , RAM_rtl_0_bypass[12], dataMemory, 1
instance = comp, \RAM_rtl_0_bypass[9]~feeder , RAM_rtl_0_bypass[9]~feeder, dataMemory, 1
instance = comp, \RAM_rtl_0_bypass[9] , RAM_rtl_0_bypass[9], dataMemory, 1
instance = comp, \RAM_rtl_0_bypass[10] , RAM_rtl_0_bypass[10], dataMemory, 1
instance = comp, \RAM_rtl_0_bypass[11]~feeder , RAM_rtl_0_bypass[11]~feeder, dataMemory, 1
instance = comp, \RAM_rtl_0_bypass[11] , RAM_rtl_0_bypass[11], dataMemory, 1
instance = comp, \RAM~2 , RAM~2, dataMemory, 1
instance = comp, \RAM_rtl_0_bypass[7] , RAM_rtl_0_bypass[7], dataMemory, 1
instance = comp, \RAM_rtl_0_bypass[5] , RAM_rtl_0_bypass[5], dataMemory, 1
instance = comp, \RAM_rtl_0_bypass[6] , RAM_rtl_0_bypass[6], dataMemory, 1
instance = comp, \RAM_rtl_0_bypass[8]~feeder , RAM_rtl_0_bypass[8]~feeder, dataMemory, 1
instance = comp, \RAM_rtl_0_bypass[8] , RAM_rtl_0_bypass[8], dataMemory, 1
instance = comp, \RAM~1 , RAM~1, dataMemory, 1
instance = comp, \RAM_rtl_0_bypass[3] , RAM_rtl_0_bypass[3], dataMemory, 1
instance = comp, \RAM_rtl_0_bypass[1]~feeder , RAM_rtl_0_bypass[1]~feeder, dataMemory, 1
instance = comp, \RAM_rtl_0_bypass[1] , RAM_rtl_0_bypass[1], dataMemory, 1
instance = comp, \RAM_rtl_0_bypass[2] , RAM_rtl_0_bypass[2], dataMemory, 1
instance = comp, \RAM_rtl_0_bypass[4]~feeder , RAM_rtl_0_bypass[4]~feeder, dataMemory, 1
instance = comp, \RAM_rtl_0_bypass[4] , RAM_rtl_0_bypass[4], dataMemory, 1
instance = comp, \RAM~0 , RAM~0, dataMemory, 1
instance = comp, \RAM~4 , RAM~4, dataMemory, 1
instance = comp, \RAM_rtl_0_bypass[0] , RAM_rtl_0_bypass[0], dataMemory, 1
instance = comp, \RAM_rtl_0_bypass[19] , RAM_rtl_0_bypass[19], dataMemory, 1
instance = comp, \RAM_rtl_0_bypass[20]~feeder , RAM_rtl_0_bypass[20]~feeder, dataMemory, 1
instance = comp, \RAM_rtl_0_bypass[20] , RAM_rtl_0_bypass[20], dataMemory, 1
instance = comp, \RAM_rtl_0_bypass[18] , RAM_rtl_0_bypass[18], dataMemory, 1
instance = comp, \RAM_rtl_0_bypass[17] , RAM_rtl_0_bypass[17], dataMemory, 1
instance = comp, \RAM~5 , RAM~5, dataMemory, 1
instance = comp, \RAM~6 , RAM~6, dataMemory, 1
instance = comp, \RAM~7 , RAM~7, dataMemory, 1
instance = comp, \RAM_rtl_0_bypass[22] , RAM_rtl_0_bypass[22], dataMemory, 1
instance = comp, \RAM~8 , RAM~8, dataMemory, 1
instance = comp, \RAM_rtl_0_bypass[23] , RAM_rtl_0_bypass[23], dataMemory, 1
instance = comp, \RAM~9 , RAM~9, dataMemory, 1
instance = comp, \RAM_rtl_0_bypass[24] , RAM_rtl_0_bypass[24], dataMemory, 1
instance = comp, \RAM~10 , RAM~10, dataMemory, 1
instance = comp, \RAM_rtl_0_bypass[25] , RAM_rtl_0_bypass[25], dataMemory, 1
instance = comp, \RAM~11 , RAM~11, dataMemory, 1
instance = comp, \RAM_rtl_0_bypass[26] , RAM_rtl_0_bypass[26], dataMemory, 1
instance = comp, \RAM~12 , RAM~12, dataMemory, 1
instance = comp, \RAM_rtl_0_bypass[27] , RAM_rtl_0_bypass[27], dataMemory, 1
instance = comp, \RAM~13 , RAM~13, dataMemory, 1
instance = comp, \RAM_rtl_0_bypass[28] , RAM_rtl_0_bypass[28], dataMemory, 1
instance = comp, \RAM~14 , RAM~14, dataMemory, 1
instance = comp, \RAM_rtl_0_bypass[29] , RAM_rtl_0_bypass[29], dataMemory, 1
instance = comp, \RAM~15 , RAM~15, dataMemory, 1
instance = comp, \writeData[9]~input , writeData[9]~input, dataMemory, 1
instance = comp, \writeData[10]~input , writeData[10]~input, dataMemory, 1
instance = comp, \writeData[11]~input , writeData[11]~input, dataMemory, 1
instance = comp, \writeData[12]~input , writeData[12]~input, dataMemory, 1
instance = comp, \writeData[13]~input , writeData[13]~input, dataMemory, 1
instance = comp, \writeData[14]~input , writeData[14]~input, dataMemory, 1
instance = comp, \writeData[15]~input , writeData[15]~input, dataMemory, 1
instance = comp, \writeData[16]~input , writeData[16]~input, dataMemory, 1
instance = comp, \writeData[17]~input , writeData[17]~input, dataMemory, 1
instance = comp, \RAM_rtl_0|auto_generated|ram_block1a9 , RAM_rtl_0|auto_generated|ram_block1a9, dataMemory, 1
instance = comp, \RAM_rtl_0_bypass[30] , RAM_rtl_0_bypass[30], dataMemory, 1
instance = comp, \RAM~16 , RAM~16, dataMemory, 1
instance = comp, \RAM_rtl_0_bypass[31] , RAM_rtl_0_bypass[31], dataMemory, 1
instance = comp, \RAM~17 , RAM~17, dataMemory, 1
instance = comp, \RAM_rtl_0_bypass[32] , RAM_rtl_0_bypass[32], dataMemory, 1
instance = comp, \RAM~18 , RAM~18, dataMemory, 1
instance = comp, \RAM_rtl_0_bypass[33] , RAM_rtl_0_bypass[33], dataMemory, 1
instance = comp, \RAM~19 , RAM~19, dataMemory, 1
instance = comp, \RAM_rtl_0_bypass[34] , RAM_rtl_0_bypass[34], dataMemory, 1
instance = comp, \RAM~20 , RAM~20, dataMemory, 1
instance = comp, \RAM_rtl_0_bypass[35] , RAM_rtl_0_bypass[35], dataMemory, 1
instance = comp, \RAM~21 , RAM~21, dataMemory, 1
instance = comp, \RAM_rtl_0_bypass[36] , RAM_rtl_0_bypass[36], dataMemory, 1
instance = comp, \RAM~22 , RAM~22, dataMemory, 1
instance = comp, \RAM_rtl_0_bypass[37] , RAM_rtl_0_bypass[37], dataMemory, 1
instance = comp, \RAM~23 , RAM~23, dataMemory, 1
instance = comp, \RAM_rtl_0_bypass[38] , RAM_rtl_0_bypass[38], dataMemory, 1
instance = comp, \RAM~24 , RAM~24, dataMemory, 1
instance = comp, \writeData[18]~input , writeData[18]~input, dataMemory, 1
instance = comp, \writeData[19]~input , writeData[19]~input, dataMemory, 1
instance = comp, \writeData[20]~input , writeData[20]~input, dataMemory, 1
instance = comp, \writeData[21]~input , writeData[21]~input, dataMemory, 1
instance = comp, \writeData[22]~input , writeData[22]~input, dataMemory, 1
instance = comp, \writeData[23]~input , writeData[23]~input, dataMemory, 1
instance = comp, \writeData[24]~input , writeData[24]~input, dataMemory, 1
instance = comp, \writeData[25]~input , writeData[25]~input, dataMemory, 1
instance = comp, \writeData[26]~input , writeData[26]~input, dataMemory, 1
instance = comp, \RAM_rtl_0|auto_generated|ram_block1a18 , RAM_rtl_0|auto_generated|ram_block1a18, dataMemory, 1
instance = comp, \RAM_rtl_0_bypass[39] , RAM_rtl_0_bypass[39], dataMemory, 1
instance = comp, \RAM~25 , RAM~25, dataMemory, 1
instance = comp, \RAM_rtl_0_bypass[40] , RAM_rtl_0_bypass[40], dataMemory, 1
instance = comp, \RAM~26 , RAM~26, dataMemory, 1
instance = comp, \RAM_rtl_0_bypass[41] , RAM_rtl_0_bypass[41], dataMemory, 1
instance = comp, \RAM~27 , RAM~27, dataMemory, 1
instance = comp, \RAM_rtl_0_bypass[42] , RAM_rtl_0_bypass[42], dataMemory, 1
instance = comp, \RAM~28 , RAM~28, dataMemory, 1
instance = comp, \RAM_rtl_0_bypass[43] , RAM_rtl_0_bypass[43], dataMemory, 1
instance = comp, \RAM~29 , RAM~29, dataMemory, 1
instance = comp, \RAM_rtl_0_bypass[44] , RAM_rtl_0_bypass[44], dataMemory, 1
instance = comp, \RAM~30 , RAM~30, dataMemory, 1
instance = comp, \RAM_rtl_0_bypass[45] , RAM_rtl_0_bypass[45], dataMemory, 1
instance = comp, \RAM~31 , RAM~31, dataMemory, 1
instance = comp, \RAM_rtl_0_bypass[46] , RAM_rtl_0_bypass[46], dataMemory, 1
instance = comp, \RAM~32 , RAM~32, dataMemory, 1
instance = comp, \RAM_rtl_0_bypass[47] , RAM_rtl_0_bypass[47], dataMemory, 1
instance = comp, \RAM~33 , RAM~33, dataMemory, 1
instance = comp, \writeData[27]~input , writeData[27]~input, dataMemory, 1
instance = comp, \writeData[28]~input , writeData[28]~input, dataMemory, 1
instance = comp, \writeData[29]~input , writeData[29]~input, dataMemory, 1
instance = comp, \writeData[30]~input , writeData[30]~input, dataMemory, 1
instance = comp, \writeData[31]~input , writeData[31]~input, dataMemory, 1
instance = comp, \RAM_rtl_0|auto_generated|ram_block1a27 , RAM_rtl_0|auto_generated|ram_block1a27, dataMemory, 1
instance = comp, \RAM_rtl_0_bypass[48] , RAM_rtl_0_bypass[48], dataMemory, 1
instance = comp, \RAM~34 , RAM~34, dataMemory, 1
instance = comp, \RAM_rtl_0_bypass[49] , RAM_rtl_0_bypass[49], dataMemory, 1
instance = comp, \RAM~35 , RAM~35, dataMemory, 1
instance = comp, \RAM_rtl_0_bypass[50] , RAM_rtl_0_bypass[50], dataMemory, 1
instance = comp, \RAM~36 , RAM~36, dataMemory, 1
instance = comp, \RAM_rtl_0_bypass[51] , RAM_rtl_0_bypass[51], dataMemory, 1
instance = comp, \RAM~37 , RAM~37, dataMemory, 1
instance = comp, \RAM_rtl_0_bypass[52] , RAM_rtl_0_bypass[52], dataMemory, 1
instance = comp, \RAM~38 , RAM~38, dataMemory, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
