# Format: clock  timeReq  slackR/slackF  setupR/setupF  instName/pinName   # cycle(s)
REF_CLK(R)->ALU_CLK(R)	19.367   */2.570         */0.433         U0_ALU/\ALU_OUT_reg[0] /D    1
REF_CLK(R)->ALU_CLK(R)	19.366   */5.338         */0.434         U0_ALU/\ALU_OUT_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	9.530    */5.430         */0.445         UART_TX_ClkDiv/New_clk_reg/D    1
DFTCLK(R)->DFTCLK(R)	9.565    */5.439         */0.410         RegFile/\RdData_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	9.567    */5.465         */0.408         RegFile/\RdData_reg[6] /D    1
DFTCLK(R)->DFTCLK(R)	9.568    */5.467         */0.407         RegFile/\RdData_reg[5] /D    1
DFTCLK(R)->DFTCLK(R)	9.563    */5.474         */0.412         RegFile/\RdData_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	9.569    */5.483         */0.406         RegFile/\RdData_reg[2] /D    1
@(R)->DFTCLK(R)	9.604    5.484/*         0.371/*         RegFile/\memory_reg[14][5] /RN    1
@(R)->DFTCLK(R)	9.604    5.484/*         0.371/*         RegFile/\memory_reg[13][6] /RN    1
@(R)->DFTCLK(R)	9.604    5.484/*         0.371/*         RegFile/\memory_reg[15][5] /RN    1
@(R)->DFTCLK(R)	9.604    5.484/*         0.371/*         RegFile/\memory_reg[12][5] /RN    1
@(R)->DFTCLK(R)	9.604    5.484/*         0.371/*         RegFile/\memory_reg[13][5] /RN    1
@(R)->DFTCLK(R)	9.604    5.485/*         0.371/*         RegFile/\memory_reg[15][4] /RN    1
DFTCLK(R)->DFTCLK(R)	9.569    */5.485         */0.406         RegFile/\RdData_reg[0] /D    1
@(R)->DFTCLK(R)	9.604    5.485/*         0.371/*         RegFile/\memory_reg[15][2] /RN    1
@(R)->DFTCLK(R)	9.604    5.485/*         0.371/*         RegFile/\memory_reg[15][1] /RN    1
@(R)->DFTCLK(R)	9.604    5.485/*         0.371/*         RegFile/\memory_reg[14][4] /RN    1
@(R)->DFTCLK(R)	9.604    5.485/*         0.371/*         RegFile/\memory_reg[15][3] /RN    1
@(R)->DFTCLK(R)	9.604    5.485/*         0.371/*         RegFile/\memory_reg[13][4] /RN    1
@(R)->DFTCLK(R)	9.604    5.485/*         0.371/*         RegFile/\memory_reg[12][4] /RN    1
@(R)->DFTCLK(R)	9.604    5.486/*         0.371/*         RegFile/\memory_reg[14][3] /RN    1
@(R)->DFTCLK(R)	9.604    5.487/*         0.371/*         RegFile/\memory_reg[12][3] /RN    1
@(R)->DFTCLK(R)	9.604    5.487/*         0.371/*         RegFile/\memory_reg[13][3] /RN    1
@(R)->DFTCLK(R)	9.604    5.488/*         0.371/*         RegFile/\memory_reg[15][0] /RN    1
@(R)->DFTCLK(R)	9.604    5.488/*         0.371/*         RegFile/\memory_reg[14][2] /RN    1
@(R)->DFTCLK(R)	9.604    5.489/*         0.371/*         RegFile/\memory_reg[14][1] /RN    1
@(R)->DFTCLK(R)	9.604    5.489/*         0.371/*         RegFile/\memory_reg[5][7] /RN    1
@(R)->DFTCLK(R)	9.604    5.490/*         0.371/*         RegFile/\memory_reg[7][7] /RN    1
@(R)->DFTCLK(R)	9.604    5.490/*         0.371/*         RegFile/\memory_reg[6][7] /RN    1
@(R)->DFTCLK(R)	9.604    5.490/*         0.371/*         RegFile/\memory_reg[13][2] /RN    1
@(R)->DFTCLK(R)	9.604    5.490/*         0.371/*         RegFile/\memory_reg[12][1] /RN    1
@(R)->DFTCLK(R)	9.604    5.490/*         0.371/*         RegFile/\memory_reg[7][6] /RN    1
@(R)->DFTCLK(R)	9.604    5.490/*         0.371/*         RegFile/\memory_reg[12][2] /RN    1
@(R)->DFTCLK(R)	9.604    5.490/*         0.371/*         RegFile/\memory_reg[7][4] /RN    1
DFTCLK(R)->DFTCLK(R)	9.568    */5.490         */0.407         RegFile/\RdData_reg[3] /D    1
@(R)->DFTCLK(R)	9.604    5.490/*         0.371/*         RegFile/\memory_reg[7][5] /RN    1
@(R)->DFTCLK(R)	9.604    5.493/*         0.371/*         RegFile/\memory_reg[6][5] /RN    1
@(R)->DFTCLK(R)	9.604    5.493/*         0.371/*         RegFile/\memory_reg[6][4] /RN    1
@(R)->DFTCLK(R)	9.604    5.493/*         0.371/*         RegFile/\memory_reg[4][4] /RN    1
@(R)->DFTCLK(R)	9.604    5.493/*         0.371/*         RegFile/\memory_reg[5][4] /RN    1
@(R)->DFTCLK(R)	9.604    5.494/*         0.371/*         RegFile/\memory_reg[5][5] /RN    1
@(R)->DFTCLK(R)	9.604    5.494/*         0.371/*         RegFile/\memory_reg[5][6] /RN    1
@(R)->DFTCLK(R)	9.604    5.494/*         0.371/*         RegFile/\memory_reg[6][6] /RN    1
@(R)->DFTCLK(R)	9.604    5.495/*         0.371/*         RegFile/\memory_reg[4][6] /RN    1
@(R)->DFTCLK(R)	9.604    5.495/*         0.371/*         RegFile/\memory_reg[4][5] /RN    1
@(R)->DFTCLK(R)	9.604    5.497/*         0.371/*         RegFile/\memory_reg[4][2] /RN    1
@(R)->DFTCLK(R)	9.604    5.499/*         0.371/*         RegFile/\memory_reg[5][2] /RN    1
@(R)->DFTCLK(R)	9.604    5.500/*         0.371/*         RegFile/\memory_reg[7][3] /RN    1
@(R)->DFTCLK(R)	9.604    5.500/*         0.371/*         RegFile/\memory_reg[6][1] /RN    1
@(R)->DFTCLK(R)	9.604    5.500/*         0.371/*         RegFile/\memory_reg[5][0] /RN    1
@(R)->DFTCLK(R)	9.604    5.500/*         0.371/*         RegFile/\memory_reg[5][3] /RN    1
@(R)->DFTCLK(R)	9.604    5.500/*         0.371/*         RegFile/\memory_reg[4][7] /RN    1
@(R)->DFTCLK(R)	9.604    5.500/*         0.371/*         RegFile/\memory_reg[7][1] /RN    1
@(R)->DFTCLK(R)	9.604    5.500/*         0.371/*         RegFile/\memory_reg[3][0] /RN    1
@(R)->DFTCLK(R)	9.604    5.500/*         0.371/*         RegFile/\memory_reg[7][0] /RN    1
@(R)->DFTCLK(R)	9.604    5.501/*         0.371/*         RegFile/\memory_reg[2][1] /RN    1
@(R)->DFTCLK(R)	9.604    5.501/*         0.371/*         RegFile/\memory_reg[6][0] /RN    1
@(R)->DFTCLK(R)	9.604    5.501/*         0.371/*         RegFile/\memory_reg[3][1] /RN    1
@(R)->DFTCLK(R)	9.604    5.502/*         0.371/*         RegFile/\memory_reg[3][2] /RN    1
@(R)->DFTCLK(R)	9.604    5.503/*         0.371/*         RegFile/\memory_reg[4][3] /RN    1
@(R)->DFTCLK(R)	9.604    5.503/*         0.371/*         RegFile/\memory_reg[4][0] /RN    1
@(R)->DFTCLK(R)	9.604    5.504/*         0.371/*         RegFile/\memory_reg[13][0] /RN    1
@(R)->DFTCLK(R)	9.604    5.504/*         0.371/*         RegFile/\memory_reg[13][1] /RN    1
@(R)->DFTCLK(R)	9.604    5.504/*         0.371/*         RegFile/\memory_reg[4][1] /RN    1
@(R)->DFTCLK(R)	9.604    5.504/*         0.371/*         RegFile/\memory_reg[10][1] /RN    1
@(R)->DFTCLK(R)	9.604    5.504/*         0.371/*         RegFile/\memory_reg[12][0] /RN    1
@(R)->DFTCLK(R)	9.604    5.504/*         0.371/*         RegFile/\memory_reg[11][1] /RN    1
@(R)->DFTCLK(R)	9.604    5.504/*         0.371/*         RegFile/\memory_reg[10][0] /RN    1
@(R)->DFTCLK(R)	9.604    5.504/*         0.371/*         RegFile/\memory_reg[5][1] /RN    1
@(R)->DFTCLK(R)	9.604    5.504/*         0.371/*         RegFile/\memory_reg[11][5] /RN    1
@(R)->DFTCLK(R)	9.604    5.504/*         0.371/*         RegFile/\memory_reg[11][6] /RN    1
@(R)->DFTCLK(R)	9.604    5.505/*         0.371/*         RegFile/\memory_reg[11][0] /RN    1
@(R)->DFTCLK(R)	9.604    5.505/*         0.371/*         RegFile/\memory_reg[15][6] /RN    1
@(R)->DFTCLK(R)	9.604    5.505/*         0.371/*         RegFile/\memory_reg[12][6] /RN    1
@(R)->DFTCLK(R)	9.604    5.505/*         0.371/*         RegFile/\memory_reg[14][0] /RN    1
@(R)->DFTCLK(R)	9.604    5.505/*         0.371/*         RegFile/\memory_reg[14][6] /RN    1
@(R)->DFTCLK(R)	9.604    5.505/*         0.371/*         RegFile/\memory_reg[13][7] /RN    1
@(R)->DFTCLK(R)	9.604    5.505/*         0.371/*         RegFile/\memory_reg[14][7] /RN    1
@(R)->DFTCLK(R)	9.604    5.506/*         0.371/*         RegFile/\memory_reg[10][6] /RN    1
@(R)->DFTCLK(R)	9.604    5.506/*         0.371/*         RegFile/\memory_reg[10][5] /RN    1
@(R)->DFTCLK(R)	9.604    5.506/*         0.371/*         RegFile/\memory_reg[12][7] /RN    1
@(R)->DFTCLK(R)	9.604    5.506/*         0.371/*         RegFile/\memory_reg[9][6] /RN    1
@(R)->DFTCLK(R)	9.604    5.506/*         0.371/*         RegFile/\memory_reg[6][2] /RN    1
@(R)->DFTCLK(R)	9.604    5.506/*         0.371/*         RegFile/\memory_reg[9][5] /RN    1
@(R)->DFTCLK(R)	9.604    5.506/*         0.371/*         RegFile/\memory_reg[11][7] /RN    1
@(R)->DFTCLK(R)	9.604    5.506/*         0.371/*         RegFile/\memory_reg[8][5] /RN    1
@(R)->DFTCLK(R)	9.604    5.506/*         0.371/*         RegFile/\memory_reg[15][7] /RN    1
@(R)->DFTCLK(R)	9.604    5.506/*         0.371/*         RegFile/\memory_reg[8][6] /RN    1
@(R)->DFTCLK(R)	9.604    5.507/*         0.371/*         RegFile/\memory_reg[0][5] /RN    1
@(R)->DFTCLK(R)	9.604    5.507/*         0.371/*         RegFile/\memory_reg[1][1] /RN    1
@(R)->DFTCLK(R)	9.604    5.507/*         0.371/*         RegFile/\memory_reg[0][6] /RN    1
@(R)->DFTCLK(R)	9.604    5.507/*         0.371/*         RegFile/\memory_reg[0][7] /RN    1
@(R)->DFTCLK(R)	9.604    5.507/*         0.371/*         RegFile/\memory_reg[0][2] /RN    1
@(R)->DFTCLK(R)	9.604    5.508/*         0.371/*         RegFile/\memory_reg[11][3] /RN    1
@(R)->DFTCLK(R)	9.604    5.508/*         0.371/*         RegFile/\memory_reg[0][3] /RN    1
@(R)->DFTCLK(R)	9.604    5.509/*         0.371/*         RegFile/\memory_reg[11][4] /RN    1
@(R)->DFTCLK(R)	9.604    5.509/*         0.371/*         RegFile/\memory_reg[0][4] /RN    1
@(R)->DFTCLK(R)	9.604    5.509/*         0.372/*         RegFile/\memory_reg[7][2] /RN    1
@(R)->DFTCLK(R)	9.604    5.510/*         0.371/*         RegFile/\memory_reg[10][7] /RN    1
@(R)->DFTCLK(R)	9.604    5.511/*         0.371/*         RegFile/\memory_reg[8][4] /RN    1
@(R)->DFTCLK(R)	9.604    5.511/*         0.372/*         RegFile/\memory_reg[6][3] /RN    1
@(R)->DFTCLK(R)	9.604    5.511/*         0.371/*         RegFile/\memory_reg[9][4] /RN    1
@(R)->DFTCLK(R)	9.604    5.511/*         0.371/*         RegFile/\memory_reg[9][7] /RN    1
@(R)->DFTCLK(R)	9.604    5.512/*         0.371/*         RegFile/\memory_reg[10][4] /RN    1
@(R)->DFTCLK(R)	9.604    5.514/*         0.372/*         RegFile/\memory_reg[2][5] /RN    1
@(R)->DFTCLK(R)	9.604    5.515/*         0.372/*         RegFile/\memory_reg[2][3] /RN    1
@(R)->DFTCLK(R)	9.604    5.515/*         0.371/*         RegFile/\memory_reg[10][3] /RN    1
@(R)->DFTCLK(R)	9.604    5.515/*         0.372/*         RegFile/\memory_reg[2][4] /RN    1
@(R)->DFTCLK(R)	9.605    5.515/*         0.370/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[7][6] /RN    1
@(R)->DFTCLK(R)	9.605    5.515/*         0.370/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[6][6] /RN    1
@(R)->DFTCLK(R)	9.605    5.515/*         0.370/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[7][5] /RN    1
@(R)->DFTCLK(R)	9.605    5.515/*         0.370/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[6][5] /RN    1
@(R)->DFTCLK(R)	9.605    5.516/*         0.370/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[6][4] /RN    1
@(R)->DFTCLK(R)	9.604    5.516/*         0.372/*         RegFile/\memory_reg[2][6] /RN    1
@(R)->DFTCLK(R)	9.605    5.516/*         0.370/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[7][4] /RN    1
@(R)->DFTCLK(R)	9.605    5.516/*         0.370/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[4][4] /RN    1
@(R)->DFTCLK(R)	9.605    5.516/*         0.370/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[4][3] /RN    1
@(R)->DFTCLK(R)	9.605    5.516/*         0.370/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[7][1] /RN    1
@(R)->DFTCLK(R)	9.605    5.517/*         0.370/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[5][4] /RN    1
@(R)->DFTCLK(R)	9.605    5.517/*         0.370/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[5][1] /RN    1
@(R)->DFTCLK(R)	9.604    5.517/*         0.371/*         RegFile/\memory_reg[11][2] /RN    1
@(R)->DFTCLK(R)	9.604    5.517/*         0.371/*         RegFile/\memory_reg[10][2] /RN    1
@(R)->DFTCLK(R)	9.605    5.518/*         0.370/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[4][5] /RN    1
@(R)->DFTCLK(R)	9.605    5.518/*         0.370/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[5][0] /RN    1
@(R)->DFTCLK(R)	9.604    5.519/*         0.371/*         RegFile/\memory_reg[9][2] /RN    1
@(R)->DFTCLK(R)	9.605    5.519/*         0.370/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[7][7] /RN    1
@(R)->DFTCLK(R)	9.605    5.519/*         0.370/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[6][7] /RN    1
@(R)->DFTCLK(R)	9.604    5.519/*         0.371/*         RegFile/\memory_reg[0][1] /RN    1
@(R)->DFTCLK(R)	9.604    5.519/*         0.371/*         RegFile/\memory_reg[8][3] /RN    1
@(R)->DFTCLK(R)	9.604    5.520/*         0.371/*         RegFile/\memory_reg[9][3] /RN    1
@(R)->DFTCLK(R)	9.605    5.520/*         0.370/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[5][5] /RN    1
@(R)->DFTCLK(R)	9.605    5.520/*         0.370/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[4][7] /RN    1
@(R)->DFTCLK(R)	9.606    5.520/*         0.369/*         RegFile/\memory_reg[8][0] /RN    1
@(R)->DFTCLK(R)	9.605    5.520/*         0.370/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[7][0] /RN    1
@(R)->DFTCLK(R)	9.605    5.520/*         0.370/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[5][6] /RN    1
@(R)->DFTCLK(R)	9.606    5.520/*         0.369/*         RegFile/\memory_reg[8][1] /RN    1
@(R)->DFTCLK(R)	9.606    5.520/*         0.369/*         RegFile/\memory_reg[9][0] /RN    1
@(R)->DFTCLK(R)	9.604    5.520/*         0.372/*         RegFile/\memory_reg[3][3] /RN    1
@(R)->DFTCLK(R)	9.605    5.520/*         0.370/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[4][6] /RN    1
@(R)->DFTCLK(R)	9.606    5.520/*         0.369/*         RegFile/\memory_reg[1][3] /RN    1
@(R)->DFTCLK(R)	9.606    5.520/*         0.369/*         RegFile/\memory_reg[1][6] /RN    1
@(R)->DFTCLK(R)	9.606    5.520/*         0.369/*         RegFile/\memory_reg[1][7] /RN    1
@(R)->DFTCLK(R)	9.606    5.521/*         0.369/*         RegFile/\memory_reg[8][7] /RN    1
@(R)->DFTCLK(R)	9.605    5.521/*         0.370/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[3][1] /RN    1
@(R)->DFTCLK(R)	9.605    5.521/*         0.370/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[0][4] /RN    1
@(R)->DFTCLK(R)	9.605    5.521/*         0.370/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[1][1] /RN    1
@(R)->DFTCLK(R)	9.606    5.521/*         0.369/*         RegFile/\memory_reg[0][0] /RN    1
@(R)->DFTCLK(R)	9.605    5.521/*         0.370/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[4][1] /RN    1
@(R)->DFTCLK(R)	9.605    5.522/*         0.370/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[6][1] /RN    1
@(R)->DFTCLK(R)	9.605    5.522/*         0.370/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[6][0] /RN    1
@(R)->DFTCLK(R)	9.605    5.522/*         0.370/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[3][0] /RN    1
@(R)->DFTCLK(R)	9.606    5.522/*         0.369/*         RegFile/\RdData_reg[5] /RN    1
@(R)->DFTCLK(R)	9.605    5.522/*         0.370/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[3][7] /RN    1
@(R)->DFTCLK(R)	9.605    5.522/*         0.370/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[5][7] /RN    1
@(R)->DFTCLK(R)	9.606    5.522/*         0.369/*         RegFile/\RdData_reg[7] /RN    1
@(R)->DFTCLK(R)	9.605    5.522/*         0.370/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[2][7] /RN    1
@(R)->DFTCLK(R)	9.605    5.522/*         0.370/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[4][0] /RN    1
@(R)->DFTCLK(R)	9.605    5.523/*         0.370/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[2][5] /RN    1
@(R)->DFTCLK(R)	9.606    5.523/*         0.369/*         RegFile/\RdData_reg[6] /RN    1
@(R)->DFTCLK(R)	9.605    5.523/*         0.370/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[3][4] /RN    1
@(R)->DFTCLK(R)	9.605    5.523/*         0.370/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[1][0] /RN    1
@(R)->DFTCLK(R)	9.605    5.523/*         0.370/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[1][4] /RN    1
@(R)->DFTCLK(R)	9.606    5.523/*         0.369/*         RegFile/\RdData_reg[3] /RN    1
@(R)->DFTCLK(R)	9.605    5.523/*         0.370/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[2][4] /RN    1
@(R)->DFTCLK(R)	9.605    5.523/*         0.370/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[1][5] /RN    1
@(R)->DFTCLK(R)	9.606    5.524/*         0.369/*         RegFile/\RdData_reg[4] /RN    1
@(R)->DFTCLK(R)	9.605    5.525/*         0.370/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[2][0] /RN    1
@(R)->DFTCLK(R)	9.604    5.525/*         0.371/*         RegFile/\memory_reg[8][2] /RN    1
@(R)->DFTCLK(R)	9.604    5.525/*         0.371/*         RegFile/\memory_reg[9][1] /RN    1
@(R)->DFTCLK(R)	9.606    5.525/*         0.369/*         RegFile/\RdData_reg[2] /RN    1
@(R)->DFTCLK(R)	9.605    5.526/*         0.370/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[0][5] /RN    1
@(R)->DFTCLK(R)	9.605    5.526/*         0.370/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[3][5] /RN    1
@(R)->DFTCLK(R)	9.606    5.526/*         0.369/*         RegFile/\RdData_reg[0] /RN    1
@(R)->DFTCLK(R)	9.606    5.526/*         0.369/*         RegFile/RdData_VLD_reg/RN    1
@(R)->DFTCLK(R)	9.606    5.526/*         0.369/*         RegFile/\RdData_reg[1] /RN    1
@(R)->DFTCLK(R)	9.605    5.527/*         0.370/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[1][6] /RN    1
@(R)->DFTCLK(R)	9.605    5.527/*         0.370/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[2][6] /RN    1
@(R)->DFTCLK(R)	9.606    5.528/*         0.369/*         SYS_Cntroller/\current_state_reg[3] /RN    1
@(R)->DFTCLK(R)	9.604    5.528/*         0.371/*         RegFile/\memory_reg[3][4] /RN    1
@(R)->DFTCLK(R)	9.593    5.528/*         0.382/*         SYS_Cntroller/\Stored_Frame2_reg[5] /RN    1
@(R)->DFTCLK(R)	9.593    5.528/*         0.382/*         SYS_Cntroller/\Stored_Frame2_reg[4] /RN    1
@(R)->DFTCLK(R)	9.604    5.529/*         0.371/*         RegFile/\memory_reg[1][0] /RN    1
@(R)->DFTCLK(R)	9.605    5.529/*         0.370/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[1][7] /RN    1
@(R)->DFTCLK(R)	9.604    5.529/*         0.371/*         RegFile/\memory_reg[1][5] /RN    1
@(R)->DFTCLK(R)	9.604    5.529/*         0.371/*         RegFile/\memory_reg[3][7] /RN    1
@(R)->DFTCLK(R)	9.604    5.529/*         0.371/*         RegFile/\memory_reg[1][4] /RN    1
@(R)->DFTCLK(R)	9.604    5.529/*         0.371/*         RegFile/\memory_reg[1][2] /RN    1
@(R)->DFTCLK(R)	9.605    5.531/*         0.370/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[0][7] /RN    1
@(R)->DFTCLK(R)	9.604    5.532/*         0.371/*         RegFile/\memory_reg[3][6] /RN    1
@(R)->DFTCLK(R)	9.596    5.533/*         0.379/*         SYS_Cntroller/\Stored_Frame2_reg[2] /RN    1
@(R)->DFTCLK(R)	9.596    5.533/*         0.379/*         SYS_Cntroller/\Stored_Frame2_reg[1] /RN    1
@(R)->DFTCLK(R)	9.596    5.533/*         0.379/*         SYS_Cntroller/\Stored_Frame2_reg[0] /RN    1
@(R)->DFTCLK(R)	9.596    5.533/*         0.379/*         SYS_Cntroller/\Stored_Frame3_reg[2] /RN    1
@(R)->DFTCLK(R)	9.596    5.533/*         0.379/*         SYS_Cntroller/\Stored_Frame3_reg[0] /RN    1
@(R)->DFTCLK(R)	9.596    5.534/*         0.379/*         SYS_Cntroller/\Stored_Frame3_reg[4] /RN    1
@(R)->DFTCLK(R)	9.596    5.534/*         0.379/*         SYS_Cntroller/\Stored_Frame3_reg[5] /RN    1
@(R)->DFTCLK(R)	9.596    5.534/*         0.379/*         SYS_Cntroller/\Stored_Frame3_reg[3] /RN    1
@(R)->DFTCLK(R)	9.596    5.534/*         0.379/*         SYS_Cntroller/\Stored_Frame3_reg[1] /RN    1
@(R)->DFTCLK(R)	9.596    5.534/*         0.379/*         SYS_Cntroller/\Stored_Frame1_reg[7] /RN    1
@(R)->DFTCLK(R)	9.596    5.534/*         0.379/*         SYS_Cntroller/\Stored_Frame3_reg[6] /RN    1
@(R)->DFTCLK(R)	9.596    5.534/*         0.379/*         SYS_Cntroller/\Stored_Frame2_reg[6] /RN    1
@(R)->DFTCLK(R)	9.596    5.534/*         0.379/*         SYS_Cntroller/\Stored_Frame3_reg[7] /RN    1
@(R)->DFTCLK(R)	9.596    5.535/*         0.379/*         SYS_Cntroller/\Stored_Frame2_reg[7] /RN    1
@(R)->DFTCLK(R)	9.606    5.535/*         0.369/*         SYS_Cntroller/\current_state_reg[2] /RN    1
@(R)->DFTCLK(R)	9.594    5.536/*         0.382/*         SYS_Cntroller/\Stored_Frame2_reg[3] /RN    1
DFTCLK(R)->DFTCLK(R)	9.566    */5.536         */0.409         RegFile/\RdData_reg[7] /D    1
@(R)->DFTCLK(R)	9.605    5.538/*         0.370/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[0][6] /RN    1
@(R)->DFTCLK(R)	9.606    5.539/*         0.369/*         SYS_Cntroller/\current_state_reg[1] /RN    1
@(R)->DFTCLK(R)	9.605    5.540/*         0.370/*         SYS_Cntroller/\Stored_Frame1_reg[4] /RN    1
@(R)->DFTCLK(R)	9.606    5.543/*         0.369/*         RegFile/\memory_reg[2][0] /RN    1
@(R)->DFTCLK(R)	9.606    5.543/*         0.369/*         RegFile/\memory_reg[2][2] /RN    1
@(R)->DFTCLK(R)	9.606    5.543/*         0.369/*         SYS_Cntroller/\current_state_reg[0] /RN    1
@(R)->DFTCLK(R)	9.606    5.544/*         0.369/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[3][6] /RN    1
@(R)->DFTCLK(R)	9.606    5.544/*         0.369/*         SYS_Cntroller/\Stored_Frame1_reg[0] /RN    1
DFTCLK(R)->DFTCLK(R)	9.679    5.675/*         0.296/*         UART_TX_ClkDiv/\Count_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	9.679    5.679/*         0.296/*         UART_TX_ClkDiv/\Count_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	9.681    5.686/*         0.294/*         UART_TX_ClkDiv/\Count_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	9.684    5.705/*         0.291/*         UART_TX_ClkDiv/\Count_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	9.685    5.709/*         0.290/*         UART_TX_ClkDiv/\Count_reg[6] /D    1
DFTCLK(R)->DFTCLK(R)	9.685    5.710/*         0.290/*         UART_TX_ClkDiv/\Count_reg[5] /D    1
DFTCLK(R)->DFTCLK(R)	9.685    5.711/*         0.290/*         UART_TX_ClkDiv/\Count_reg[1] /D    1
@(R)->DFTCLK(R)	9.923    5.836/*         0.052/*         RegFile/\memory_reg[2][7] /SN    1
@(R)->DFTCLK(R)	9.923    5.854/*         0.052/*         RegFile/\memory_reg[3][5] /SN    1
DFTCLK(R)->DFTCLK(R)	9.692    5.887/*         0.283/*         UART_TX_ClkDiv/Flag_reg/D    1
DFTCLK(R)->DFTCLK(R)	9.547    */5.905         */0.428         UART_RX_ClkDiv/New_clk_reg/D    1
DFTCLK(R)->DFTCLK(R)	9.652    5.938/*         0.323/*         UART_RX_ClkDiv/\Count_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	9.545    */5.967         */0.430         UART_RX/U2/\N_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	9.576    */6.015         */0.399         UART_RX/U2/\N_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	9.565    */6.018         */0.410         UART_RX/U3/\Bit_Count_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	9.563    */6.061         */0.412         UART_RX_ClkDiv/\Count_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	9.566    */6.079         */0.409         UART_RX_ClkDiv/\Count_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	9.671    6.132/*         0.304/*         UART_RX/U3/\Bit_Count_reg[1] /D    1
@(R)->DFTCLK(R)	9.601    6.201/*         0.374/*         UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[3][1] /RN    1
@(R)->DFTCLK(R)	9.599    6.204/*         0.376/*         UART_RX/U6/Stp_err_reg/RN    1
@(R)->DFTCLK(R)	9.609    6.205/*         0.366/*         UART_RX/U3/\Edge_Count_reg[4] /RN    1
@(R)->DFTCLK(R)	9.609    6.205/*         0.366/*         UART_RX/U3/\Edge_Count_reg[3] /RN    1
@(R)->DFTCLK(R)	9.609    6.205/*         0.366/*         UART_RX/U3/\Edge_Count_reg[5] /RN    1
@(R)->DFTCLK(R)	9.609    6.205/*         0.366/*         UART_RX/U3/\Edge_Count_reg[2] /RN    1
@(R)->DFTCLK(R)	9.609    6.206/*         0.366/*         UART_RX/U3/\Edge_Count_reg[1] /RN    1
@(R)->DFTCLK(R)	9.609    6.206/*         0.366/*         UART_RX/U3/\Edge_Count_reg[0] /RN    1
@(R)->DFTCLK(R)	9.599    6.206/*         0.376/*         UART_RX_ClkDiv/Flag_reg/RN    1
@(R)->DFTCLK(R)	9.609    6.207/*         0.366/*         UART_RX/U3/\Bit_Count_reg[2] /RN    1
@(R)->DFTCLK(R)	9.609    6.207/*         0.366/*         UART_RX/U3/\Bit_Count_reg[3] /RN    1
@(R)->DFTCLK(R)	9.609    6.208/*         0.366/*         UART_FIFO/U2_FIFO_R/\GR_Ptr_reg[2] /RN    1
@(R)->DFTCLK(R)	9.609    6.208/*         0.366/*         UART_FIFO/U2_FIFO_R/\GR_Ptr_reg[1] /RN    1
@(R)->DFTCLK(R)	9.609    6.208/*         0.366/*         UART_FIFO/U2_FIFO_R/\GR_Ptr_reg[3] /RN    1
@(R)->DFTCLK(R)	9.609    6.208/*         0.366/*         UART_FIFO/U2_FIFO_R/\GR_Ptr_reg[0] /RN    1
@(R)->DFTCLK(R)	9.609    6.208/*         0.366/*         UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[2][1] /RN    1
@(R)->DFTCLK(R)	9.609    6.208/*         0.366/*         UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[2][0] /RN    1
@(R)->DFTCLK(R)	9.609    6.208/*         0.366/*         UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[3][0] /RN    1
@(R)->DFTCLK(R)	9.609    6.209/*         0.366/*         UART_RX/U3/\Bit_Count_reg[0] /RN    1
@(R)->DFTCLK(R)	9.609    6.209/*         0.366/*         UART_FIFO/U2_FIFO_R/\Address_reg[3] /RN    1
@(R)->DFTCLK(R)	9.609    6.209/*         0.366/*         UART_RX/U3/\Bit_Count_reg[1] /RN    1
@(R)->DFTCLK(R)	9.609    6.209/*         0.366/*         UART_TX/U3_Serializer/\S_R_Data_reg[4] /RN    1
@(R)->DFTCLK(R)	9.609    6.209/*         0.366/*         UART_RX/U7/\current_state_reg[1] /RN    1
@(R)->DFTCLK(R)	9.609    6.210/*         0.366/*         UART_TX/U3_Serializer/\S_R_Data_reg[3] /RN    1
@(R)->DFTCLK(R)	9.609    6.211/*         0.366/*         UART_TX/U3_Serializer/\S_R_Data_reg[5] /RN    1
@(R)->DFTCLK(R)	9.609    6.211/*         0.366/*         UART_RX/U7/\current_state_reg[2] /RN    1
@(R)->DFTCLK(R)	9.609    6.212/*         0.366/*         UART_TX/U3_Serializer/\S_R_Data_reg[6] /RN    1
@(R)->DFTCLK(R)	9.609    6.212/*         0.366/*         UART_RX/U5/Str_err_reg/RN    1
@(R)->DFTCLK(R)	9.609    6.212/*         0.366/*         UART_TX/U3_Serializer/\S_R_Data_reg[7] /RN    1
@(R)->DFTCLK(R)	9.609    6.213/*         0.366/*         UART_TX/U3_Serializer/\S_R_Data_reg[1] /RN    1
@(R)->DFTCLK(R)	9.609    6.214/*         0.366/*         UART_RX_ClkDiv/\Count_reg[0] /RN    1
@(R)->DFTCLK(R)	9.609    6.215/*         0.366/*         UART_TX/U3_Serializer/\counter_reg[0] /RN    1
@(R)->DFTCLK(R)	9.609    6.215/*         0.366/*         UART_RX_ClkDiv/\Count_reg[1] /RN    1
@(R)->DFTCLK(R)	9.609    6.215/*         0.366/*         UART_TX/U3_Serializer/\counter_reg[1] /RN    1
@(R)->DFTCLK(R)	9.609    6.216/*         0.366/*         UART_RX_ClkDiv/\Count_reg[2] /RN    1
@(R)->DFTCLK(R)	9.609    6.217/*         0.366/*         UART_TX/U3_Serializer/\counter_reg[2] /RN    1
@(R)->DFTCLK(R)	9.609    6.217/*         0.366/*         UART_TX/U3_Serializer/\counter_reg[3] /RN    1
DFTCLK(R)->DFTCLK(R)	9.550    */6.219         */0.425         UART_RX/U4/par_err_reg/D    1
@(R)->DFTCLK(R)	9.609    6.222/*         0.366/*         UART_TX/U4_FSM/\current_state_reg[1] /RN    1
@(R)->DFTCLK(R)	9.609    6.222/*         0.366/*         UART_TX/U3_Serializer/ser_done_reg/RN    1
DFTCLK(R)->DFTCLK(R)	9.561    */6.225         */0.414         UART_RX/U3/\Bit_Count_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	9.554    */6.229         */0.421         UART_RX/U3/\Bit_Count_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	9.557    */6.230         */0.418         UART_RX/U1/\Samples_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	9.528    */6.250         */0.447         UART_RX/U2/\P_out_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	9.529    */6.254         */0.446         UART_RX/U2/\P_out_reg[5] /D    1
DFTCLK(R)->DFTCLK(R)	9.529    */6.257         */0.446         UART_RX/U2/\P_out_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	9.519    */6.258         */0.456         UART_RX_ClkDiv/Flag_reg/D    1
DFTCLK(R)->DFTCLK(R)	9.530    */6.260         */0.445         UART_RX/U2/\P_out_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	9.532    */6.271         */0.443         UART_RX/U2/\P_out_reg[6] /D    1
DFTCLK(R)->DFTCLK(R)	9.566    */6.283         */0.409         UART_RX/U2/\N_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	9.537    */6.289         */0.438         UART_RX/U2/\P_out_reg[7] /D    1
DFTCLK(R)->DFTCLK(R)	9.535    */6.290         */0.440         UART_RX/U2/\P_out_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	9.579    */6.293         */0.396         UART_RX/U3/\Edge_Count_reg[5] /D    1
DFTCLK(R)->DFTCLK(R)	9.579    */6.295         */0.396         UART_RX/U3/\Edge_Count_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	9.579    */6.295         */0.396         UART_RX/U3/\Edge_Count_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	9.580    */6.300         */0.395         UART_RX/U3/\Edge_Count_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	9.580    */6.300         */0.395         UART_RX/U3/\Edge_Count_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	9.580    */6.301         */0.395         UART_RX/U3/\Edge_Count_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	9.555    */6.364         */0.420         RegFile/\memory_reg[12][7] /D    1
DFTCLK(R)->DFTCLK(R)	9.555    */6.366         */0.420         RegFile/\memory_reg[12][4] /D    1
DFTCLK(R)->DFTCLK(R)	9.557    */6.371         */0.418         RegFile/\memory_reg[12][2] /D    1
DFTCLK(R)->DFTCLK(R)	9.551    */6.371         */0.424         RegFile/\memory_reg[8][1] /D    1
DFTCLK(R)->DFTCLK(R)	9.551    */6.375         */0.424         RegFile/\memory_reg[8][7] /D    1
DFTCLK(R)->DFTCLK(R)	9.555    */6.375         */0.420         RegFile/\memory_reg[12][5] /D    1
DFTCLK(R)->DFTCLK(R)	9.559    */6.377         */0.416         RegFile/\memory_reg[12][0] /D    1
DFTCLK(R)->DFTCLK(R)	9.554    */6.382         */0.421         UART_FIFO/U4_FIFO_MEM/\memory_reg[0][0] /D    1
DFTCLK(R)->DFTCLK(R)	9.541    */6.384         */0.434         UART_RX/U2/\N_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	9.551    */6.385         */0.424         RegFile/\memory_reg[8][6] /D    1
DFTCLK(R)->DFTCLK(R)	9.552    */6.387         */0.423         RegFile/\memory_reg[8][3] /D    1
DFTCLK(R)->DFTCLK(R)	9.556    */6.388         */0.419         RegFile/\memory_reg[15][4] /D    1
DFTCLK(R)->DFTCLK(R)	9.558    */6.388         */0.417         RegFile/\memory_reg[15][7] /D    1
DFTCLK(R)->DFTCLK(R)	9.553    */6.389         */0.422         RegFile/\memory_reg[8][4] /D    1
DFTCLK(R)->DFTCLK(R)	9.556    */6.389         */0.419         RegFile/\memory_reg[15][6] /D    1
DFTCLK(R)->DFTCLK(R)	9.561    */6.390         */0.414         RegFile/\memory_reg[12][1] /D    1
DFTCLK(R)->DFTCLK(R)	9.555    */6.392         */0.420         RegFile/\memory_reg[8][2] /D    1
DFTCLK(R)->DFTCLK(R)	9.560    */6.393         */0.415         RegFile/\memory_reg[12][6] /D    1
DFTCLK(R)->DFTCLK(R)	9.561    */6.396         */0.415         RegFile/\memory_reg[12][3] /D    1
DFTCLK(R)->DFTCLK(R)	9.558    */6.396         */0.417         UART_FIFO/U4_FIFO_MEM/\memory_reg[0][4] /D    1
DFTCLK(R)->DFTCLK(R)	9.555    */6.397         */0.420         UART_FIFO/U4_FIFO_MEM/\memory_reg[1][6] /D    1
DFTCLK(R)->DFTCLK(R)	9.553    */6.398         */0.422         RegFile/\memory_reg[14][3] /D    1
DFTCLK(R)->DFTCLK(R)	9.560    */6.399         */0.415         RegFile/\memory_reg[15][2] /D    1
DFTCLK(R)->DFTCLK(R)	9.558    */6.402         */0.417         UART_FIFO/U4_FIFO_MEM/\memory_reg[0][2] /D    1
DFTCLK(R)->DFTCLK(R)	9.558    */6.403         */0.417         UART_FIFO/U4_FIFO_MEM/\memory_reg[2][7] /D    1
DFTCLK(R)->DFTCLK(R)	9.558    */6.403         */0.417         UART_FIFO/U4_FIFO_MEM/\memory_reg[2][0] /D    1
DFTCLK(R)->DFTCLK(R)	9.559    */6.404         */0.416         UART_FIFO/U4_FIFO_MEM/\memory_reg[0][7] /D    1
DFTCLK(R)->DFTCLK(R)	9.562    */6.404         */0.413         RegFile/\memory_reg[15][1] /D    1
DFTCLK(R)->DFTCLK(R)	9.532    */6.405         */0.443         RegFile/\memory_reg[2][7] /D    1
DFTCLK(R)->DFTCLK(R)	9.559    */6.405         */0.416         RegFile/\memory_reg[15][5] /D    1
DFTCLK(R)->DFTCLK(R)	9.562    */6.405         */0.413         RegFile/\memory_reg[15][0] /D    1
DFTCLK(R)->DFTCLK(R)	9.560    */6.405         */0.415         RegFile/\memory_reg[15][3] /D    1
DFTCLK(R)->DFTCLK(R)	9.560    */6.405         */0.415         UART_FIFO/U4_FIFO_MEM/\memory_reg[0][6] /D    1
DFTCLK(R)->DFTCLK(R)	9.556    */6.405         */0.419         RegFile/\memory_reg[13][7] /D    1
DFTCLK(R)->DFTCLK(R)	9.556    */6.406         */0.420         RegFile/\memory_reg[14][7] /D    1
DFTCLK(R)->DFTCLK(R)	9.556    */6.406         */0.419         RegFile/\memory_reg[8][5] /D    1
DFTCLK(R)->DFTCLK(R)	9.556    */6.409         */0.419         RegFile/\memory_reg[13][4] /D    1
DFTCLK(R)->DFTCLK(R)	9.559    */6.410         */0.417         RegFile/\memory_reg[10][0] /D    1
DFTCLK(R)->DFTCLK(R)	9.558    */6.411         */0.417         UART_FIFO/U4_FIFO_MEM/\memory_reg[1][1] /D    1
DFTCLK(R)->DFTCLK(R)	9.559    */6.412         */0.416         RegFile/\memory_reg[14][0] /D    1
DFTCLK(R)->DFTCLK(R)	9.560    */6.413         */0.415         UART_FIFO/U4_FIFO_MEM/\memory_reg[2][1] /D    1
DFTCLK(R)->DFTCLK(R)	9.561    */6.413         */0.414         UART_FIFO/U4_FIFO_MEM/\memory_reg[0][3] /D    1
DFTCLK(R)->DFTCLK(R)	9.560    */6.413         */0.415         UART_FIFO/U4_FIFO_MEM/\memory_reg[2][2] /D    1
DFTCLK(R)->DFTCLK(R)	9.551    */6.414         */0.424         RegFile/\memory_reg[9][3] /D    1
DFTCLK(R)->DFTCLK(R)	9.561    */6.414         */0.415         UART_FIFO/U4_FIFO_MEM/\memory_reg[2][4] /D    1
DFTCLK(R)->DFTCLK(R)	9.561    */6.415         */0.414         RegFile/\memory_reg[8][0] /D    1
DFTCLK(R)->DFTCLK(R)	9.556    */6.415         */0.419         RegFile/\memory_reg[10][3] /D    1
DFTCLK(R)->DFTCLK(R)	9.559    */6.415         */0.416         RegFile/\memory_reg[13][1] /D    1
DFTCLK(R)->DFTCLK(R)	9.561    */6.415         */0.414         UART_FIFO/U4_FIFO_MEM/\memory_reg[0][1] /D    1
DFTCLK(R)->DFTCLK(R)	9.558    */6.416         */0.417         RegFile/\memory_reg[10][7] /D    1
DFTCLK(R)->DFTCLK(R)	9.559    */6.416         */0.416         UART_FIFO/U4_FIFO_MEM/\memory_reg[1][3] /D    1
DFTCLK(R)->DFTCLK(R)	9.558    */6.417         */0.417         RegFile/\memory_reg[14][2] /D    1
DFTCLK(R)->DFTCLK(R)	9.557    */6.417         */0.418         RegFile/\memory_reg[13][5] /D    1
DFTCLK(R)->DFTCLK(R)	9.559    */6.418         */0.416         RegFile/\memory_reg[14][1] /D    1
DFTCLK(R)->DFTCLK(R)	9.556    */6.418         */0.419         RegFile/\memory_reg[10][6] /D    1
DFTCLK(R)->DFTCLK(R)	9.562    */6.419         */0.413         UART_FIFO/U4_FIFO_MEM/\memory_reg[0][5] /D    1
DFTCLK(R)->DFTCLK(R)	9.562    */6.421         */0.413         RegFile/\memory_reg[13][0] /D    1
DFTCLK(R)->DFTCLK(R)	9.559    */6.422         */0.416         RegFile/\memory_reg[13][3] /D    1
DFTCLK(R)->DFTCLK(R)	9.560    */6.422         */0.415         UART_FIFO/U4_FIFO_MEM/\memory_reg[1][0] /D    1
DFTCLK(R)->DFTCLK(R)	9.562    */6.422         */0.413         UART_FIFO/U4_FIFO_MEM/\memory_reg[2][6] /D    1
DFTCLK(R)->DFTCLK(R)	9.557    */6.422         */0.418         RegFile/\memory_reg[9][0] /D    1
DFTCLK(R)->DFTCLK(R)	9.561    */6.423         */0.414         RegFile/\memory_reg[13][2] /D    1
DFTCLK(R)->DFTCLK(R)	9.563    */6.423         */0.412         UART_FIFO/U4_FIFO_MEM/\memory_reg[2][5] /D    1
DFTCLK(R)->DFTCLK(R)	9.560    */6.423         */0.415         RegFile/\memory_reg[10][1] /D    1
DFTCLK(R)->DFTCLK(R)	9.558    */6.424         */0.417         RegFile/\memory_reg[9][7] /D    1
DFTCLK(R)->DFTCLK(R)	9.558    */6.424         */0.417         RegFile/\memory_reg[10][4] /D    1
DFTCLK(R)->DFTCLK(R)	9.558    */6.424         */0.417         UART_FIFO/U4_FIFO_MEM/\memory_reg[3][0] /D    1
DFTCLK(R)->DFTCLK(R)	9.563    */6.425         */0.412         UART_FIFO/U4_FIFO_MEM/\memory_reg[2][3] /D    1
DFTCLK(R)->DFTCLK(R)	9.556    */6.425         */0.419         RegFile/\memory_reg[9][1] /D    1
DFTCLK(R)->DFTCLK(R)	9.554    */6.425         */0.421         RegFile/\memory_reg[9][4] /D    1
DFTCLK(R)->DFTCLK(R)	9.561    */6.427         */0.414         UART_FIFO/U4_FIFO_MEM/\memory_reg[1][7] /D    1
DFTCLK(R)->DFTCLK(R)	9.559    */6.428         */0.416         RegFile/\memory_reg[14][4] /D    1
DFTCLK(R)->DFTCLK(R)	9.559    */6.429         */0.416         UART_FIFO/U4_FIFO_MEM/\memory_reg[3][6] /D    1
DFTCLK(R)->DFTCLK(R)	9.562    */6.429         */0.413         UART_FIFO/U4_FIFO_MEM/\memory_reg[1][2] /D    1
DFTCLK(R)->DFTCLK(R)	9.559    */6.429         */0.417         RegFile/\memory_reg[10][5] /D    1
DFTCLK(R)->DFTCLK(R)	9.560    */6.429         */0.415         RegFile/\memory_reg[13][6] /D    1
DFTCLK(R)->DFTCLK(R)	9.559    */6.430         */0.417         RegFile/\memory_reg[14][5] /D    1
DFTCLK(R)->DFTCLK(R)	9.559    */6.430         */0.416         RegFile/\memory_reg[14][6] /D    1
DFTCLK(R)->DFTCLK(R)	9.555    */6.430         */0.420         RegFile/\memory_reg[2][5] /D    1
DFTCLK(R)->DFTCLK(R)	9.558    */6.431         */0.417         RegFile/\memory_reg[2][1] /D    1
DFTCLK(R)->DFTCLK(R)	9.561    */6.431         */0.414         RegFile/\memory_reg[10][2] /D    1
DFTCLK(R)->DFTCLK(R)	9.560    */6.432         */0.415         UART_FIFO/U4_FIFO_MEM/\memory_reg[3][5] /D    1
DFTCLK(R)->DFTCLK(R)	9.562    */6.432         */0.413         UART_FIFO/U4_FIFO_MEM/\memory_reg[1][4] /D    1
DFTCLK(R)->DFTCLK(R)	9.563    */6.432         */0.412         UART_FIFO/U4_FIFO_MEM/\memory_reg[1][5] /D    1
DFTCLK(R)->DFTCLK(R)	9.560    */6.433         */0.415         UART_FIFO/U4_FIFO_MEM/\memory_reg[3][7] /D    1
DFTCLK(R)->DFTCLK(R)	9.556    */6.436         */0.420         RegFile/\memory_reg[9][5] /D    1
DFTCLK(R)->DFTCLK(R)	9.556    */6.438         */0.419         RegFile/\memory_reg[9][6] /D    1
DFTCLK(R)->DFTCLK(R)	9.558    */6.438         */0.417         RegFile/\memory_reg[11][4] /D    1
DFTCLK(R)->DFTCLK(R)	9.561    */6.439         */0.414         UART_FIFO/U4_FIFO_MEM/\memory_reg[3][3] /D    1
DFTCLK(R)->DFTCLK(R)	9.559    */6.439         */0.416         RegFile/\memory_reg[2][2] /D    1
DFTCLK(R)->DFTCLK(R)	9.557    */6.440         */0.418         RegFile/\memory_reg[11][6] /D    1
DFTCLK(R)->DFTCLK(R)	9.562    */6.440         */0.413         UART_FIFO/U4_FIFO_MEM/\memory_reg[3][2] /D    1
DFTCLK(R)->DFTCLK(R)	9.558    */6.441         */0.417         RegFile/\memory_reg[2][4] /D    1
DFTCLK(R)->DFTCLK(R)	9.560    */6.442         */0.415         RegFile/\memory_reg[9][2] /D    1
DFTCLK(R)->DFTCLK(R)	9.562    */6.442         */0.413         UART_FIFO/U4_FIFO_MEM/\memory_reg[3][4] /D    1
DFTCLK(R)->DFTCLK(R)	9.560    */6.443         */0.415         RegFile/\memory_reg[11][2] /D    1
DFTCLK(R)->DFTCLK(R)	9.563    */6.447         */0.412         UART_FIFO/U4_FIFO_MEM/\memory_reg[3][1] /D    1
DFTCLK(R)->DFTCLK(R)	9.561    */6.448         */0.414         RegFile/\memory_reg[11][7] /D    1
DFTCLK(R)->DFTCLK(R)	9.560    */6.448         */0.415         RegFile/\memory_reg[2][3] /D    1
DFTCLK(R)->DFTCLK(R)	9.560    */6.451         */0.415         RegFile/\memory_reg[2][6] /D    1
DFTCLK(R)->DFTCLK(R)	9.530    */6.451         */0.445         RegFile/\memory_reg[3][5] /D    1
DFTCLK(R)->DFTCLK(R)	9.560    */6.451         */0.415         RegFile/\memory_reg[11][3] /D    1
DFTCLK(R)->DFTCLK(R)	9.560    */6.452         */0.415         RegFile/\memory_reg[11][5] /D    1
DFTCLK(R)->DFTCLK(R)	9.521    */6.452         */0.454         UART_RX/U6/Stp_err_reg/D    1
DFTCLK(R)->DFTCLK(R)	9.563    */6.454         */0.412         RegFile/\memory_reg[11][1] /D    1
DFTCLK(R)->DFTCLK(R)	9.564    */6.454         */0.411         RegFile/\memory_reg[11][0] /D    1
DFTCLK(R)->DFTCLK(R)	9.562    */6.455         */0.413         UART_RX/U2/\P_out_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	9.564    */6.457         */0.411         RegFile/\memory_reg[2][0] /D    1
DFTCLK(R)->DFTCLK(R)	9.568    */6.478         */0.407         UART_TX/U3_Serializer/\counter_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	9.557    */6.479         */0.418         UART_RX/U7/\current_state_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	9.559    */6.479         */0.416         RegFile/\memory_reg[3][2] /D    1
DFTCLK(R)->DFTCLK(R)	9.557    */6.482         */0.418         RegFile/\memory_reg[3][6] /D    1
DFTCLK(R)->DFTCLK(R)	9.559    */6.483         */0.416         RegFile/\memory_reg[3][7] /D    1
DFTCLK(R)->DFTCLK(R)	9.559    */6.485         */0.417         UART_FIFO/U4_FIFO_MEM/\memory_reg[6][4] /D    1
DFTCLK(R)->DFTCLK(R)	9.558    */6.485         */0.417         RegFile/\memory_reg[3][3] /D    1
DFTCLK(R)->DFTCLK(R)	9.559    */6.488         */0.416         UART_FIFO/U4_FIFO_MEM/\memory_reg[6][6] /D    1
DFTCLK(R)->DFTCLK(R)	9.560    */6.490         */0.415         UART_FIFO/U4_FIFO_MEM/\memory_reg[6][5] /D    1
DFTCLK(R)->DFTCLK(R)	9.560    */6.491         */0.415         UART_FIFO/U4_FIFO_MEM/\memory_reg[6][7] /D    1
DFTCLK(R)->DFTCLK(R)	9.560    */6.494         */0.415         UART_FIFO/U4_FIFO_MEM/\memory_reg[6][3] /D    1
DFTCLK(R)->DFTCLK(R)	9.561    */6.494         */0.415         RegFile/\memory_reg[3][4] /D    1
DFTCLK(R)->DFTCLK(R)	9.559    */6.495         */0.417         UART_FIFO/U4_FIFO_MEM/\memory_reg[6][1] /D    1
DFTCLK(R)->DFTCLK(R)	9.561    */6.496         */0.414         UART_FIFO/U4_FIFO_MEM/\memory_reg[6][0] /D    1
DFTCLK(R)->DFTCLK(R)	9.561    */6.498         */0.414         UART_FIFO/U4_FIFO_MEM/\memory_reg[6][2] /D    1
DFTCLK(R)->DFTCLK(R)	9.563    */6.498         */0.412         RegFile/\memory_reg[3][1] /D    1
DFTCLK(R)->DFTCLK(R)	9.565    */6.501         */0.410         RegFile/\memory_reg[3][0] /D    1
DFTCLK(R)->DFTCLK(R)	9.562    */6.510         */0.413         UART_FIFO/U4_FIFO_MEM/\memory_reg[7][6] /D    1
DFTCLK(R)->DFTCLK(R)	9.562    */6.514         */0.413         UART_FIFO/U4_FIFO_MEM/\memory_reg[7][5] /D    1
DFTCLK(R)->DFTCLK(R)	9.567    */6.515         */0.408         UART_TX/U3_Serializer/\counter_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	9.563    */6.518         */0.412         UART_FIFO/U4_FIFO_MEM/\memory_reg[7][3] /D    1
DFTCLK(R)->DFTCLK(R)	9.563    */6.519         */0.412         UART_FIFO/U4_FIFO_MEM/\memory_reg[7][4] /D    1
DFTCLK(R)->DFTCLK(R)	9.564    */6.520         */0.411         UART_FIFO/U4_FIFO_MEM/\memory_reg[7][7] /D    1
DFTCLK(R)->DFTCLK(R)	9.564    */6.523         */0.411         UART_FIFO/U4_FIFO_MEM/\memory_reg[7][0] /D    1
DFTCLK(R)->DFTCLK(R)	9.565    */6.526         */0.410         UART_FIFO/U4_FIFO_MEM/\memory_reg[7][2] /D    1
DFTCLK(R)->DFTCLK(R)	9.566    */6.532         */0.409         UART_FIFO/U4_FIFO_MEM/\memory_reg[7][1] /D    1
DFTCLK(R)->DFTCLK(R)	9.568    */6.535         */0.407         UART_RX/U7/\current_state_reg[1] /D    1
@(R)->DFTCLK(R)	9.929    6.541/*         0.046/*         UART_RX_ClkDiv/New_clk_reg/SN    1
DFTCLK(R)->DFTCLK(R)	9.556    */6.542         */0.419         UART_FIFO/U4_FIFO_MEM/\memory_reg[4][5] /D    1
DFTCLK(R)->DFTCLK(R)	9.557    */6.545         */0.418         UART_FIFO/U4_FIFO_MEM/\memory_reg[4][7] /D    1
DFTCLK(R)->DFTCLK(R)	9.560    */6.560         */0.415         UART_FIFO/U4_FIFO_MEM/\memory_reg[5][7] /D    1
DFTCLK(R)->DFTCLK(R)	9.560    */6.560         */0.415         UART_FIFO/U4_FIFO_MEM/\memory_reg[4][2] /D    1
DFTCLK(R)->DFTCLK(R)	9.559    */6.561         */0.416         UART_FIFO/U4_FIFO_MEM/\memory_reg[5][2] /D    1
DFTCLK(R)->DFTCLK(R)	9.560    */6.563         */0.415         UART_FIFO/U4_FIFO_MEM/\memory_reg[5][5] /D    1
DFTCLK(R)->DFTCLK(R)	9.560    */6.564         */0.415         UART_FIFO/U4_FIFO_MEM/\memory_reg[5][3] /D    1
DFTCLK(R)->DFTCLK(R)	9.561    */6.565         */0.414         UART_FIFO/U4_FIFO_MEM/\memory_reg[4][3] /D    1
DFTCLK(R)->DFTCLK(R)	9.561    */6.568         */0.414         UART_FIFO/U4_FIFO_MEM/\memory_reg[5][4] /D    1
DFTCLK(R)->DFTCLK(R)	9.562    */6.570         */0.413         UART_FIFO/U4_FIFO_MEM/\memory_reg[4][4] /D    1
DFTCLK(R)->DFTCLK(R)	9.562    */6.574         */0.413         UART_FIFO/U4_FIFO_MEM/\memory_reg[5][1] /D    1
DFTCLK(R)->DFTCLK(R)	9.563    */6.576         */0.412         UART_FIFO/U4_FIFO_MEM/\memory_reg[5][0] /D    1
DFTCLK(R)->DFTCLK(R)	9.555    */6.577         */0.420         RegFile/\memory_reg[4][3] /D    1
DFTCLK(R)->DFTCLK(R)	9.556    */6.577         */0.419         RegFile/\memory_reg[6][5] /D    1
DFTCLK(R)->DFTCLK(R)	9.564    */6.579         */0.411         UART_FIFO/U4_FIFO_MEM/\memory_reg[4][0] /D    1
DFTCLK(R)->DFTCLK(R)	9.564    */6.579         */0.411         UART_FIFO/U4_FIFO_MEM/\memory_reg[4][6] /D    1
DFTCLK(R)->DFTCLK(R)	9.564    */6.580         */0.411         UART_FIFO/U4_FIFO_MEM/\memory_reg[4][1] /D    1
DFTCLK(R)->DFTCLK(R)	9.564    */6.580         */0.411         UART_FIFO/U4_FIFO_MEM/\memory_reg[5][6] /D    1
DFTCLK(R)->DFTCLK(R)	9.560    */6.580         */0.415         RegFile/\memory_reg[6][0] /D    1
DFTCLK(R)->DFTCLK(R)	9.558    */6.582         */0.417         RegFile/\memory_reg[6][4] /D    1
DFTCLK(R)->DFTCLK(R)	9.560    */6.584         */0.415         RegFile/\memory_reg[6][7] /D    1
DFTCLK(R)->DFTCLK(R)	9.558    */6.588         */0.417         RegFile/\memory_reg[6][6] /D    1
DFTCLK(R)->DFTCLK(R)	9.558    */6.588         */0.417         RegFile/\memory_reg[4][7] /D    1
DFTCLK(R)->DFTCLK(R)	9.559    */6.588         */0.416         RegFile/\memory_reg[6][3] /D    1
DFTCLK(R)->DFTCLK(R)	9.561    */6.590         */0.414         UART_RX/U1/\Samples_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	9.560    */6.590         */0.415         RegFile/\memory_reg[4][0] /D    1
DFTCLK(R)->DFTCLK(R)	9.557    */6.593         */0.418         RegFile/\memory_reg[4][5] /D    1
DFTCLK(R)->DFTCLK(R)	9.562    */6.595         */0.413         RegFile/\memory_reg[6][1] /D    1
DFTCLK(R)->DFTCLK(R)	9.558    */6.595         */0.417         RegFile/\memory_reg[4][4] /D    1
DFTCLK(R)->DFTCLK(R)	9.563    */6.600         */0.412         RegFile/\memory_reg[6][2] /D    1
DFTCLK(R)->DFTCLK(R)	9.561    */6.601         */0.414         RegFile/\memory_reg[4][2] /D    1
DFTCLK(R)->DFTCLK(R)	9.558    */6.602         */0.417         RegFile/\memory_reg[0][7] /D    1
DFTCLK(R)->DFTCLK(R)	9.559    */6.603         */0.416         RegFile/\memory_reg[4][6] /D    1
DFTCLK(R)->DFTCLK(R)	9.556    */6.606         */0.419         RegFile/\memory_reg[0][6] /D    1
DFTCLK(R)->DFTCLK(R)	9.556    */6.606         */0.419         RegFile/\memory_reg[0][5] /D    1
DFTCLK(R)->DFTCLK(R)	9.564    */6.611         */0.411         RegFile/\memory_reg[4][1] /D    1
DFTCLK(R)->DFTCLK(R)	9.555    */6.612         */0.420         RegFile/\memory_reg[7][5] /D    1
DFTCLK(R)->DFTCLK(R)	9.556    */6.613         */0.419         RegFile/\memory_reg[7][3] /D    1
DFTCLK(R)->DFTCLK(R)	9.558    */6.613         */0.417         RegFile/\memory_reg[0][4] /D    1
DFTCLK(R)->DFTCLK(R)	9.559    */6.615         */0.417         RegFile/\memory_reg[7][1] /D    1
DFTCLK(R)->DFTCLK(R)	9.559    */6.615         */0.416         RegFile/\memory_reg[0][3] /D    1
DFTCLK(R)->DFTCLK(R)	9.554    */6.621         */0.421         RegFile/\memory_reg[5][5] /D    1
DFTCLK(R)->DFTCLK(R)	9.564    */6.624         */0.411         RegFile/\memory_reg[0][0] /D    1
DFTCLK(R)->DFTCLK(R)	9.562    */6.626         */0.413         RegFile/\memory_reg[0][2] /D    1
DFTCLK(R)->DFTCLK(R)	9.557    */6.628         */0.418         RegFile/\memory_reg[5][4] /D    1
DFTCLK(R)->DFTCLK(R)	9.563    */6.629         */0.412         RegFile/\memory_reg[0][1] /D    1
DFTCLK(R)->DFTCLK(R)	9.561    */6.632         */0.415         RegFile/\memory_reg[7][4] /D    1
DFTCLK(R)->DFTCLK(R)	9.560    */6.633         */0.415         RegFile/\memory_reg[7][6] /D    1
DFTCLK(R)->DFTCLK(R)	9.562    */6.633         */0.413         RegFile/\memory_reg[7][2] /D    1
DFTCLK(R)->DFTCLK(R)	9.563    */6.634         */0.412         RegFile/\memory_reg[7][0] /D    1
DFTCLK(R)->DFTCLK(R)	9.562    */6.634         */0.413         RegFile/\memory_reg[7][7] /D    1
DFTCLK(R)->DFTCLK(R)	9.559    */6.637         */0.416         RegFile/\memory_reg[5][3] /D    1
DFTCLK(R)->DFTCLK(R)	9.558    */6.639         */0.417         RegFile/\memory_reg[5][6] /D    1
DFTCLK(R)->DFTCLK(R)	9.561    */6.640         */0.414         RegFile/\memory_reg[5][7] /D    1
DFTCLK(R)->DFTCLK(R)	9.562    */6.640         */0.413         RegFile/\memory_reg[5][1] /D    1
DFTCLK(R)->DFTCLK(R)	9.562    */6.642         */0.413         RegFile/\memory_reg[5][2] /D    1
DFTCLK(R)->DFTCLK(R)	9.564    */6.647         */0.411         RegFile/\memory_reg[5][0] /D    1
DFTCLK(R)->DFTCLK(R)	9.557    */6.664         */0.418         RegFile/\memory_reg[1][1] /D    1
DFTCLK(R)->DFTCLK(R)	9.558    */6.677         */0.417         RegFile/\memory_reg[1][3] /D    1
DFTCLK(R)->DFTCLK(R)	9.561    */6.683         */0.414         RegFile/\memory_reg[1][2] /D    1
DFTCLK(R)->DFTCLK(R)	9.559    */6.685         */0.416         RegFile/\memory_reg[1][5] /D    1
DFTCLK(R)->DFTCLK(R)	9.560    */6.687         */0.415         RegFile/\memory_reg[1][6] /D    1
DFTCLK(R)->DFTCLK(R)	9.561    */6.687         */0.415         RegFile/\memory_reg[1][4] /D    1
DFTCLK(R)->DFTCLK(R)	9.562    */6.689         */0.413         RegFile/\memory_reg[1][7] /D    1
DFTCLK(R)->DFTCLK(R)	9.565    */6.694         */0.410         RegFile/\memory_reg[1][0] /D    1
DFTCLK(R)->DFTCLK(R)	9.640    6.698/*         0.335/*         UART_RX/U7/\current_state_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	9.569    */6.796         */0.406         UART_TX/U3_Serializer/\S_R_Data_reg[7] /D    1
DFTCLK(R)->DFTCLK(R)	9.575    */6.811         */0.400         UART_TX/U3_Serializer/\counter_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	9.706    6.830/*         0.269/*         UART_RX/U5/Str_err_reg/D    1
DFTCLK(R)->DFTCLK(R)	9.556    */6.847         */0.419         UART_RX/U1/\Samples_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	9.576    */6.856         */0.399         UART_TX/U3_Serializer/ser_done_reg/D    1
DFTCLK(R)->DFTCLK(R)	9.568    */6.872         */0.407         UART_TX/U3_Serializer/\counter_reg[0] /D    1
@(R)->DFTCLK(R)	9.590    6.895/*         0.385/*         UART_FIFO/U0_FIFO_W/\Address_reg[0] /RN    1
@(R)->DFTCLK(R)	9.601    6.899/*         0.374/*         UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[0][0] /RN    1
@(R)->DFTCLK(R)	9.601    6.899/*         0.374/*         UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[3][0] /RN    1
@(R)->DFTCLK(R)	9.601    6.899/*         0.374/*         UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[0][1] /RN    1
@(R)->DFTCLK(R)	9.601    6.899/*         0.374/*         UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[2][0] /RN    1
@(R)->DFTCLK(R)	9.601    6.899/*         0.374/*         UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[2][1] /RN    1
@(R)->DFTCLK(R)	9.601    6.899/*         0.374/*         UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[1][1] /RN    1
@(R)->DFTCLK(R)	9.601    6.900/*         0.374/*         UART_FIFO/U0_FIFO_W/\Address_reg[3] /RN    1
@(R)->DFTCLK(R)	9.601    6.900/*         0.374/*         UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[1][0] /RN    1
@(R)->DFTCLK(R)	9.601    6.900/*         0.374/*         UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[3][1] /RN    1
@(R)->DFTCLK(R)	9.601    6.901/*         0.374/*         UART_FIFO/U0_FIFO_W/\GW_Ptr_reg[1] /RN    1
@(R)->DFTCLK(R)	9.601    6.901/*         0.374/*         UART_FIFO/U0_FIFO_W/\GW_Ptr_reg[2] /RN    1
@(R)->DFTCLK(R)	9.601    6.902/*         0.374/*         UART_FIFO/U0_FIFO_W/\GW_Ptr_reg[3] /RN    1
@(R)->DFTCLK(R)	9.601    6.903/*         0.374/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[7][3] /RN    1
@(R)->DFTCLK(R)	9.601    6.903/*         0.374/*         UART_FIFO/U0_FIFO_W/\GW_Ptr_reg[0] /RN    1
@(R)->DFTCLK(R)	9.601    6.904/*         0.374/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[6][3] /RN    1
@(R)->DFTCLK(R)	9.601    6.904/*         0.374/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[6][2] /RN    1
@(R)->DFTCLK(R)	9.601    6.904/*         0.374/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[5][3] /RN    1
@(R)->DFTCLK(R)	9.601    6.905/*         0.374/*         UART_FIFO/U0_FIFO_W/\Address_reg[2] /RN    1
@(R)->DFTCLK(R)	9.601    6.905/*         0.374/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[7][2] /RN    1
@(R)->DFTCLK(R)	9.586    6.905/*         0.389/*         UART_RX/U2/\P_out_reg[6] /RN    1
@(R)->DFTCLK(R)	9.586    6.905/*         0.389/*         UART_RX/U2/\P_out_reg[7] /RN    1
@(R)->DFTCLK(R)	9.586    6.907/*         0.389/*         UART_RX/U2/\P_out_reg[5] /RN    1
@(R)->DFTCLK(R)	9.601    6.907/*         0.374/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[5][2] /RN    1
@(R)->DFTCLK(R)	9.586    6.907/*         0.389/*         UART_RX/U2/\P_out_reg[4] /RN    1
@(R)->DFTCLK(R)	9.601    6.908/*         0.374/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[2][3] /RN    1
@(R)->DFTCLK(R)	9.601    6.908/*         0.374/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[1][3] /RN    1
@(R)->DFTCLK(R)	9.601    6.908/*         0.374/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[0][3] /RN    1
@(R)->DFTCLK(R)	9.601    6.908/*         0.374/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[2][1] /RN    1
@(R)->DFTCLK(R)	9.601    6.908/*         0.374/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[1][2] /RN    1
@(R)->DFTCLK(R)	9.601    6.908/*         0.374/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[3][3] /RN    1
@(R)->DFTCLK(R)	9.586    6.908/*         0.389/*         UART_RX/U2/\P_out_reg[3] /RN    1
@(R)->DFTCLK(R)	9.601    6.908/*         0.374/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[2][2] /RN    1
@(R)->DFTCLK(R)	9.601    6.909/*         0.374/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[0][2] /RN    1
@(R)->DFTCLK(R)	9.601    6.909/*         0.374/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[0][0] /RN    1
@(R)->DFTCLK(R)	9.601    6.909/*         0.374/*         UART_FIFO/U0_FIFO_W/\Address_reg[1] /RN    1
@(R)->DFTCLK(R)	9.586    6.909/*         0.389/*         UART_RX/U2/\P_out_reg[2] /RN    1
@(R)->DFTCLK(R)	9.601    6.910/*         0.374/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[0][1] /RN    1
@(R)->DFTCLK(R)	9.601    6.910/*         0.374/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[3][2] /RN    1
@(R)->DFTCLK(R)	9.586    6.911/*         0.389/*         UART_RX/U2/\P_out_reg[1] /RN    1
@(R)->DFTCLK(R)	9.601    6.911/*         0.374/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[4][2] /RN    1
@(R)->DFTCLK(R)	9.590    6.911/*         0.385/*         SYS_Cntroller/\Stored_Frame1_reg[3] /RN    1
@(R)->DFTCLK(R)	9.596    6.912/*         0.379/*         UART_RX/U1/\Samples_reg[0] /RN    1
@(R)->DFTCLK(R)	9.596    6.912/*         0.379/*         UART_RX/U7/Data_Valid_reg/RN    1
@(R)->DFTCLK(R)	9.596    6.912/*         0.379/*         UART_RX/U1/\Samples_reg[1] /RN    1
@(R)->DFTCLK(R)	9.596    6.912/*         0.379/*         UART_TX_ClkDiv/\Count_reg[5] /RN    1
@(R)->DFTCLK(R)	9.596    6.912/*         0.379/*         UART_RX/U7/\current_state_reg[0] /RN    1
@(R)->DFTCLK(R)	9.596    6.912/*         0.379/*         UART_RX/U4/par_err_reg/RN    1
@(R)->DFTCLK(R)	9.596    6.912/*         0.379/*         UART_TX_ClkDiv/\Count_reg[4] /RN    1
@(R)->DFTCLK(R)	9.596    6.912/*         0.379/*         UART_TX_ClkDiv/\Count_reg[6] /RN    1
@(R)->DFTCLK(R)	9.596    6.912/*         0.379/*         UART_RX/U7/Stop_Error_reg/RN    1
@(R)->DFTCLK(R)	9.596    6.912/*         0.379/*         UART_RX/U7/Parity_Error_reg/RN    1
@(R)->DFTCLK(R)	9.596    6.912/*         0.379/*         UART_TX_ClkDiv/\Count_reg[3] /RN    1
@(R)->DFTCLK(R)	9.596    6.913/*         0.379/*         UART_RX/U1/\Samples_reg[2] /RN    1
@(R)->DFTCLK(R)	9.596    6.913/*         0.379/*         UART_TX_ClkDiv/\Count_reg[2] /RN    1
@(R)->DFTCLK(R)	9.596    6.913/*         0.379/*         UART_RX/U1/Sampeld_Bit_reg/RN    1
@(R)->DFTCLK(R)	9.596    6.913/*         0.379/*         UART_TX_ClkDiv/\Count_reg[1] /RN    1
@(R)->DFTCLK(R)	9.596    6.914/*         0.379/*         UART_TX_ClkDiv/Flag_reg/RN    1
@(R)->DFTCLK(R)	9.596    6.914/*         0.379/*         UART_TX_ClkDiv/\Count_reg[0] /RN    1
@(R)->DFTCLK(R)	9.596    6.914/*         0.379/*         UART_RX/U4/Calc_parity_reg/RN    1
@(R)->DFTCLK(R)	9.596    6.914/*         0.379/*         UART_RX/U2/\N_reg[1] /RN    1
@(R)->DFTCLK(R)	9.586    6.915/*         0.389/*         UART_FIFO/U2_FIFO_R/\Address_reg[0] /RN    1
@(R)->DFTCLK(R)	9.596    6.915/*         0.379/*         UART_RX/U2/\N_reg[0] /RN    1
@(R)->DFTCLK(R)	9.586    6.916/*         0.389/*         UART_RX/U2/\N_reg[3] /RN    1
@(R)->DFTCLK(R)	9.601    6.921/*         0.374/*         Data_SYNC/\sync_bus_reg[4] /RN    1
@(R)->DFTCLK(R)	9.601    6.921/*         0.374/*         Data_SYNC/\sync_bus_reg[5] /RN    1
@(R)->DFTCLK(R)	9.601    6.921/*         0.374/*         Data_SYNC/\sync_bus_reg[3] /RN    1
@(R)->DFTCLK(R)	9.601    6.921/*         0.374/*         Data_SYNC/\sync_bus_reg[6] /RN    1
@(R)->DFTCLK(R)	9.601    6.922/*         0.374/*         Data_SYNC/\sync_bus_reg[7] /RN    1
@(R)->DFTCLK(R)	9.601    6.922/*         0.374/*         Data_SYNC/\sync_bus_reg[2] /RN    1
@(R)->DFTCLK(R)	9.601    6.922/*         0.374/*         SYS_Cntroller/\Stored_Frame1_reg[1] /RN    1
@(R)->DFTCLK(R)	9.601    6.922/*         0.374/*         Data_SYNC/\sync_bus_reg[1] /RN    1
@(R)->DFTCLK(R)	9.601    6.922/*         0.374/*         SYS_Cntroller/\Stored_Frame1_reg[6] /RN    1
@(R)->DFTCLK(R)	9.601    6.923/*         0.374/*         SYS_Cntroller/\Stored_Frame1_reg[5] /RN    1
@(R)->DFTCLK(R)	9.596    6.923/*         0.379/*         UART_RX/U2/\P_out_reg[0] /RN    1
@(R)->DFTCLK(R)	9.601    6.923/*         0.374/*         Data_SYNC/\sync_bus_reg[0] /RN    1
@(R)->DFTCLK(R)	9.601    6.924/*         0.374/*         SYS_Cntroller/\Stored_Frame1_reg[2] /RN    1
@(R)->DFTCLK(R)	9.596    6.924/*         0.379/*         UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[0][0] /RN    1
@(R)->DFTCLK(R)	9.596    6.924/*         0.379/*         UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[1][0] /RN    1
@(R)->DFTCLK(R)	9.596    6.924/*         0.379/*         UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[1][1] /RN    1
@(R)->DFTCLK(R)	9.601    6.924/*         0.374/*         Data_SYNC/enable_pulse_d_reg/RN    1
@(R)->DFTCLK(R)	9.596    6.924/*         0.379/*         UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[0][1] /RN    1
@(R)->DFTCLK(R)	9.596    6.924/*         0.379/*         UART_FIFO/U2_FIFO_R/\Address_reg[2] /RN    1
@(R)->DFTCLK(R)	9.596    6.925/*         0.379/*         UART_FIFO/U2_FIFO_R/\Address_reg[1] /RN    1
@(R)->DFTCLK(R)	9.596    6.926/*         0.379/*         UART_TX/U2_Parity_Calc/\DATA_V_reg[3] /RN    1
@(R)->DFTCLK(R)	9.596    6.926/*         0.379/*         UART_RX/U2/\N_reg[2] /RN    1
@(R)->DFTCLK(R)	9.596    6.926/*         0.379/*         UART_TX/U2_Parity_Calc/\DATA_V_reg[2] /RN    1
@(R)->DFTCLK(R)	9.596    6.927/*         0.379/*         UART_TX/U3_Serializer/\S_R_Data_reg[2] /RN    1
@(R)->DFTCLK(R)	9.596    6.927/*         0.379/*         UART_TX/U2_Parity_Calc/\DATA_V_reg[4] /RN    1
@(R)->DFTCLK(R)	9.596    6.927/*         0.379/*         UART_TX/U2_Parity_Calc/\DATA_V_reg[5] /RN    1
@(R)->DFTCLK(R)	9.596    6.927/*         0.379/*         UART_TX/U2_Parity_Calc/\DATA_V_reg[6] /RN    1
@(R)->DFTCLK(R)	9.596    6.928/*         0.379/*         UART_TX/U4_FSM/\current_state_reg[2] /RN    1
@(R)->DFTCLK(R)	9.596    6.928/*         0.379/*         UART_TX/U2_Parity_Calc/\DATA_V_reg[1] /RN    1
@(R)->DFTCLK(R)	9.596    6.928/*         0.379/*         UART_TX/U4_FSM/Basy_reg/RN    1
@(R)->DFTCLK(R)	9.596    6.929/*         0.379/*         UART_TX/U3_Serializer/\S_R_Data_reg[0] /RN    1
@(R)->DFTCLK(R)	9.596    6.929/*         0.379/*         UART_TX/U4_FSM/\current_state_reg[0] /RN    1
@(R)->DFTCLK(R)	9.596    6.929/*         0.379/*         UART_TX/U2_Parity_Calc/\DATA_V_reg[7] /RN    1
@(R)->DFTCLK(R)	9.601    6.929/*         0.374/*         Data_SYNC/Pulse_FF_Out_reg/RN    1
@(R)->DFTCLK(R)	9.601    6.929/*         0.374/*         Data_SYNC/\en_sync_reg_reg[0] /RN    1
@(R)->DFTCLK(R)	9.596    6.929/*         0.379/*         UART_TX/U2_Parity_Calc/\DATA_V_reg[0] /RN    1
@(R)->DFTCLK(R)	9.596    6.929/*         0.379/*         U0_PULSE_GEN/rcv_flop_reg/RN    1
@(R)->DFTCLK(R)	9.601    6.929/*         0.374/*         Data_SYNC/\en_sync_reg_reg[1] /RN    1
@(R)->DFTCLK(R)	9.596    6.930/*         0.379/*         UART_TX/U2_Parity_Calc/par_bit_reg/RN    1
@(R)->DFTCLK(R)	9.596    6.931/*         0.379/*         U0_PULSE_GEN/pls_flop_reg/RN    1
DFTCLK(R)->DFTCLK(R)	9.574    */6.932         */0.401         UART_TX/U3_Serializer/\S_R_Data_reg[6] /D    1
DFTCLK(R)->DFTCLK(R)	9.575    */6.933         */0.400         UART_TX/U3_Serializer/\S_R_Data_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	9.575    */6.935         */0.400         UART_TX/U3_Serializer/\S_R_Data_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	9.576    */6.941         */0.399         UART_TX/U3_Serializer/\S_R_Data_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	9.575    */6.943         */0.400         UART_TX/U3_Serializer/\S_R_Data_reg[5] /D    1
DFTCLK(R)->DFTCLK(R)	9.576    */6.958         */0.399         UART_TX/U3_Serializer/\S_R_Data_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	9.576    */6.960         */0.399         UART_TX/U3_Serializer/\S_R_Data_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	9.571    */6.973         */0.404         UART_FIFO/U0_FIFO_W/\Address_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	7.975    7.036/*         2.000/*         SO[3]    1
DFTCLK(R)->DFTCLK(R)	9.572    */7.051         */0.403         UART_TX/U2_Parity_Calc/\DATA_V_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	9.572    */7.052         */0.403         UART_TX/U2_Parity_Calc/\DATA_V_reg[5] /D    1
DFTCLK(R)->DFTCLK(R)	9.572    */7.054         */0.403         UART_TX/U2_Parity_Calc/\DATA_V_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	9.573    */7.057         */0.402         UART_TX/U2_Parity_Calc/\DATA_V_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	9.573    */7.058         */0.402         UART_TX/U2_Parity_Calc/\DATA_V_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	9.573    */7.059         */0.402         UART_TX/U2_Parity_Calc/\DATA_V_reg[6] /D    1
DFTCLK(R)->DFTCLK(R)	9.573    */7.061         */0.402         UART_TX/U2_Parity_Calc/\DATA_V_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	9.574    */7.065         */0.401         UART_TX/U2_Parity_Calc/\DATA_V_reg[7] /D    1
DFTCLK(R)->DFTCLK(R)	9.575    */7.121         */0.401         UART_FIFO/U0_FIFO_W/\Address_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	9.571    */7.138         */0.404         UART_FIFO/U0_FIFO_W/\Address_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	9.569    */7.140         */0.406         UART_TX/U2_Parity_Calc/par_bit_reg/D    1
DFTCLK(R)->DFTCLK(R)	7.975    7.181/*         2.000/*         SO[0]    1
@(R)->DFTCLK(R)	9.912    7.230/*         0.063/*         UART_TX_ClkDiv/New_clk_reg/SN    1
@(R)->DFTCLK(R)	9.917    7.247/*         0.058/*         UART_TX/U1_MUX_4x1/OUT_reg/SN    1
DFTCLK(R)->DFTCLK(R)	9.570    */7.272         */0.405         UART_FIFO/U2_FIFO_R/\Address_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	7.975    7.274/*         2.000/*         SO[1]    1
DFTCLK(R)->DFTCLK(R)	9.546    */7.285         */0.429         UART_FIFO/U0_FIFO_W/\Address_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	9.551    */7.303         */0.424         SYS_Cntroller/\current_state_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	9.445    */7.331         */0.530         RegFile/\memory_reg[8][7] /SI    1
DFTCLK(R)->DFTCLK(R)	9.459    */7.397         */0.516         Data_SYNC/Pulse_FF_Out_reg/SI    1
DFTCLK(R)->DFTCLK(R)	9.542    */7.417         */0.433         SYS_Cntroller/\current_state_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	9.466    */7.429         */0.509         UART_FIFO/U4_FIFO_MEM/\memory_reg[6][2] /SI    1
DFTCLK(R)->DFTCLK(R)	9.570    */7.434         */0.405         RegFile/RdData_VLD_reg/D    1
DFTCLK(R)->DFTCLK(R)	9.571    */7.437         */0.404         UART_FIFO/U2_FIFO_R/\Address_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	9.546    */7.454         */0.429         UART_FIFO/U2_FIFO_R/\Address_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	9.559    */7.456         */0.416         UART_FIFO/U2_FIFO_R/\Address_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	9.652    7.539/*         0.323/*         SYS_Cntroller/\Stored_Frame3_reg[6] /D    1
@(R)->DFTCLK(R)	9.648    7.548/*         0.327/*         UART_RST_SYNC/\sync_reg_reg[1] /RN    1
@(R)->DFTCLK(R)	9.656    7.555/*         0.319/*         REF_RST_SYNC/\sync_reg_reg[0] /RN    1
@(R)->DFTCLK(R)	9.656    7.556/*         0.319/*         REF_RST_SYNC/\sync_reg_reg[1] /RN    1
@(R)->DFTCLK(R)	9.656    7.556/*         0.319/*         UART_RST_SYNC/\sync_reg_reg[0] /RN    1
DFTCLK(R)->DFTCLK(R)	9.663    7.587/*         0.312/*         SYS_Cntroller/\Stored_Frame3_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	9.663    7.587/*         0.312/*         SYS_Cntroller/\Stored_Frame3_reg[7] /D    1
DFTCLK(R)->DFTCLK(R)	9.664    7.592/*         0.311/*         SYS_Cntroller/\Stored_Frame3_reg[5] /D    1
DFTCLK(R)->DFTCLK(R)	9.665    7.596/*         0.310/*         SYS_Cntroller/\Stored_Frame3_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	9.668    7.609/*         0.307/*         SYS_Cntroller/\Stored_Frame3_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	9.668    7.613/*         0.307/*         SYS_Cntroller/\Stored_Frame3_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	9.670    7.619/*         0.305/*         SYS_Cntroller/\Stored_Frame3_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	9.558    */7.621         */0.417         SYS_Cntroller/\current_state_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	9.569    */7.631         */0.406         UART_TX/U4_FSM/\current_state_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	9.567    */7.702         */0.408         SYS_Cntroller/\current_state_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	9.663    7.729/*         0.312/*         SYS_Cntroller/\Stored_Frame2_reg[7] /D    1
DFTCLK(R)->DFTCLK(R)	9.664    7.731/*         0.311/*         SYS_Cntroller/\Stored_Frame2_reg[6] /D    1
DFTCLK(R)->DFTCLK(R)	9.664    7.732/*         0.311/*         SYS_Cntroller/\Stored_Frame2_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	9.667    7.743/*         0.309/*         SYS_Cntroller/\Stored_Frame2_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	9.667    7.744/*         0.308/*         SYS_Cntroller/\Stored_Frame2_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	9.667    7.747/*         0.308/*         SYS_Cntroller/\Stored_Frame2_reg[5] /D    1
DFTCLK(R)->DFTCLK(R)	9.669    7.754/*         0.306/*         SYS_Cntroller/\Stored_Frame2_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	9.670    7.757/*         0.306/*         SYS_Cntroller/\Stored_Frame2_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	9.678    7.849/*         0.297/*         UART_RX/U4/Calc_parity_reg/D    1
DFTCLK(R)->DFTCLK(R)	9.407    */7.889         */0.568         UART_TX/U1_MUX_4x1/OUT_reg/SI    1
DFTCLK(R)->DFTCLK(R)	9.530    */7.915         */0.445         SYS_Cntroller/\Stored_Frame1_reg[7] /D    1
DFTCLK(R)->DFTCLK(R)	9.534    */7.935         */0.441         SYS_Cntroller/\Stored_Frame1_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	9.555    */7.940         */0.420         SYS_Cntroller/\Stored_Frame1_reg[5] /D    1
DFTCLK(R)->DFTCLK(R)	9.555    */7.943         */0.420         SYS_Cntroller/\Stored_Frame1_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	9.556    */7.947         */0.419         SYS_Cntroller/\Stored_Frame1_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	9.556    */7.947         */0.419         SYS_Cntroller/\Stored_Frame1_reg[6] /D    1
DFTCLK(R)->DFTCLK(R)	9.557    */7.953         */0.418         SYS_Cntroller/\Stored_Frame1_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	9.560    */7.968         */0.415         SYS_Cntroller/\Stored_Frame1_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	9.441    */7.971         */0.534         UART_TX/U2_Parity_Calc/\DATA_V_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.574    */8.005         */0.401         UART_RX/U1/Sampeld_Bit_reg/D    1
REF_CLK(R)->ALU_CLK(R)	19.365   */8.071         */0.435         U0_ALU/\ALU_OUT_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	9.662    8.215/*         0.313/*         UART_RX/U7/Data_Valid_reg/D    1
DFTCLK(R)->DFTCLK(R)	9.697    8.342/*         0.278/*         UART_RX/U7/Parity_Error_reg/D    1
DFTCLK(R)->DFTCLK(R)	9.699    8.349/*         0.276/*         UART_RX/U7/Stop_Error_reg/D    1
DFTCLK(R)->DFTCLK(R)	9.562    */8.362         */0.413         UART_FIFO/U2_FIFO_R/\GR_Ptr_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	9.541    */8.364         */0.434         UART_TX/U1_MUX_4x1/OUT_reg/D    1
DFTCLK(R)->DFTCLK(R)	9.566    */8.385         */0.409         UART_FIFO/U2_FIFO_R/\GR_Ptr_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	9.565    */8.401         */0.410         Data_SYNC/\sync_bus_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	9.565    */8.402         */0.410         Data_SYNC/\sync_bus_reg[7] /D    1
DFTCLK(R)->DFTCLK(R)	9.567    */8.410         */0.408         Data_SYNC/\sync_bus_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	9.567    */8.413         */0.408         Data_SYNC/\sync_bus_reg[6] /D    1
DFTCLK(R)->DFTCLK(R)	9.567    */8.415         */0.408         Data_SYNC/\sync_bus_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	9.568    */8.416         */0.408         Data_SYNC/\sync_bus_reg[5] /D    1
DFTCLK(R)->DFTCLK(R)	9.568    */8.417         */0.408         Data_SYNC/\sync_bus_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	9.569    */8.424         */0.406         Data_SYNC/\sync_bus_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	9.552    */8.604         */0.423         UART_FIFO/U2_FIFO_R/\GR_Ptr_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	9.566    */8.683         */0.409         UART_FIFO/U0_FIFO_W/\GW_Ptr_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	9.444    */8.686         */0.531         UART_RX/U3/\Edge_Count_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.577    */8.691         */0.398         UART_TX/U4_FSM/Basy_reg/D    1
DFTCLK(R)->DFTCLK(R)	9.397    */8.705         */0.578         RegFile/\memory_reg[2][4] /SI    1
DFTCLK(R)->DFTCLK(R)	9.397    */8.708         */0.578         RegFile/\memory_reg[2][5] /SI    1
DFTCLK(R)->DFTCLK(R)	9.380    */8.709         */0.595         RegFile/\memory_reg[2][7] /SI    1
DFTCLK(R)->DFTCLK(R)	9.566    */8.711         */0.409         UART_FIFO/U0_FIFO_W/\GW_Ptr_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	9.413    */8.727         */0.562         UART_FIFO/U2_FIFO_R/\Address_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	9.405    */8.734         */0.570         RegFile/\memory_reg[2][6] /SI    1
DFTCLK(R)->DFTCLK(R)	9.577    */8.736         */0.398         UART_TX/U4_FSM/\current_state_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	9.406    */8.736         */0.569         UART_FIFO/U2_FIFO_R/\Address_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	9.408    */8.738         */0.567         RegFile/\memory_reg[3][0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.558    */8.739         */0.417         UART_FIFO/U0_FIFO_W/\GW_Ptr_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	9.405    */8.739         */0.570         RegFile/\memory_reg[0][6] /SI    1
DFTCLK(R)->DFTCLK(R)	9.406    */8.741         */0.569         RegFile/\memory_reg[0][3] /SI    1
DFTCLK(R)->DFTCLK(R)	9.406    */8.742         */0.569         RegFile/\memory_reg[0][4] /SI    1
DFTCLK(R)->DFTCLK(R)	9.414    */8.743         */0.561         UART_RX/U7/Stop_Error_reg/SI    1
DFTCLK(R)->DFTCLK(R)	9.413    */8.744         */0.562         UART_RX/U7/\current_state_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.406    */8.744         */0.569         RegFile/\memory_reg[0][7] /SI    1
DFTCLK(R)->DFTCLK(R)	9.409    */8.753         */0.566         RegFile/\memory_reg[0][5] /SI    1
DFTCLK(R)->DFTCLK(R)	9.411    */8.760         */0.564         RegFile/\memory_reg[0][2] /SI    1
DFTCLK(R)->DFTCLK(R)	9.412    */8.765         */0.563         RegFile/\memory_reg[2][3] /SI    1
DFTCLK(R)->DFTCLK(R)	9.679    8.778/*         0.296/*         Data_SYNC/enable_pulse_d_reg/D    1
DFTCLK(R)->DFTCLK(R)	9.416    */8.779         */0.559         RegFile/\memory_reg[1][0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.417    */8.783         */0.558         RegFile/\memory_reg[1][1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.422    */8.808         */0.553         RegFile/\memory_reg[1][2] /SI    1
DFTCLK(R)->DFTCLK(R)	9.423    */8.809         */0.552         RegFile/\memory_reg[0][1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.424    */8.813         */0.551         RegFile/\memory_reg[1][5] /SI    1
DFTCLK(R)->DFTCLK(R)	9.424    */8.816         */0.551         RegFile/\memory_reg[1][6] /SI    1
DFTCLK(R)->DFTCLK(R)	9.429    */8.834         */0.547         RegFile/\memory_reg[2][0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.429    */8.836         */0.546         RegFile/\memory_reg[1][3] /SI    1
DFTCLK(R)->DFTCLK(R)	9.430    */8.840         */0.545         RegFile/\memory_reg[1][7] /SI    1
DFTCLK(R)->DFTCLK(R)	9.567    */8.849         */0.408         UART_TX/U4_FSM/\current_state_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	9.432    */8.850         */0.543         UART_RX/U3/\Edge_Count_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	9.432    */8.852         */0.543         UART_RX/U4/Calc_parity_reg/SI    1
DFTCLK(R)->DFTCLK(R)	9.432    */8.852         */0.543         UART_RX/U3/\Edge_Count_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	9.433    */8.853         */0.542         UART_FIFO/U0_FIFO_W/\Address_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	9.459    */8.854         */0.516         UART_RX/U3/\Bit_Count_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.434    */8.861         */0.541         UART_RX/U3/\Edge_Count_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	9.423    */8.866         */0.552         UART_RX/U2/\N_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	9.435    */8.873         */0.540         UART_FIFO/U0_FIFO_W/\Address_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.438    */8.879         */0.537         UART_RX/U3/\Edge_Count_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	9.458    */8.882         */0.517         SYS_Cntroller/\current_state_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	9.448    */8.886         */0.527         UART_TX_ClkDiv/Flag_reg/SI    1
DFTCLK(R)->DFTCLK(R)	9.463    */8.887         */0.512         UART_RX/U3/\Edge_Count_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.464    */8.892         */0.512         UART_RX/U2/\N_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	9.441    */8.895         */0.534         RegFile/\memory_reg[2][2] /SI    1
DFTCLK(R)->DFTCLK(R)	9.425    */8.896         */0.550         RegFile/\memory_reg[3][5] /SI    1
DFTCLK(R)->DFTCLK(R)	9.443    */8.905         */0.532         UART_TX_ClkDiv/\Count_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.444    */8.910         */0.531         RegFile/\memory_reg[2][1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.444    */8.910         */0.531         RegFile/\memory_reg[3][2] /SI    1
DFTCLK(R)->DFTCLK(R)	9.462    */8.911         */0.513         UART_RX/U2/\N_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.461    */8.913         */0.514         SYS_Cntroller/\current_state_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	9.463    */8.913         */0.512         UART_RX/U3/\Bit_Count_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	9.461    */8.917         */0.514         SYS_Cntroller/\Stored_Frame1_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.449    */8.919         */0.526         RegFile/\memory_reg[3][6] /SI    1
DFTCLK(R)->DFTCLK(R)	9.446    */8.919         */0.529         RegFile/\memory_reg[3][4] /SI    1
DFTCLK(R)->DFTCLK(R)	9.446    */8.921         */0.529         RegFile/\memory_reg[3][3] /SI    1
DFTCLK(R)->DFTCLK(R)	9.446    */8.921         */0.529         RegFile/\memory_reg[1][4] /SI    1
DFTCLK(R)->DFTCLK(R)	9.447    */8.922         */0.528         UART_FIFO/U0_FIFO_W/\Address_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	9.415    */8.923         */0.560         UART_FIFO/U0_FIFO_W/\Address_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.448    */8.927         */0.527         RegFile/\memory_reg[4][0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.452    */8.929         */0.523         SYS_Cntroller/\current_state_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.449    */8.933         */0.526         Data_SYNC/\sync_bus_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.450    */8.938         */0.525         RegFile/\memory_reg[3][1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.462    */8.940         */0.513         UART_RX_ClkDiv/\Count_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.450    */8.940         */0.525         REF_RST_SYNC/\sync_reg_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.465    */8.941         */0.510         UART_RX/U3/\Bit_Count_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	9.462    */8.942         */0.514         UART_TX_ClkDiv/\Count_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	9.451    */8.942         */0.524         RegFile/\memory_reg[3][7] /SI    1
DFTCLK(R)->DFTCLK(R)	9.451    */8.943         */0.524         UART_RX/U7/\current_state_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	9.466    */8.944         */0.509         UART_RX_ClkDiv/\Count_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	9.451    */8.944         */0.524         SYS_Cntroller/\Stored_Frame1_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.452    */8.949         */0.523         UART_TX_ClkDiv/\Count_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	9.420    */8.950         */0.555         UART_RX/U2/\P_out_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.452    */8.951         */0.523         UART_RX/U1/\Samples_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.452    */8.951         */0.523         Data_SYNC/\sync_bus_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.453    */8.953         */0.522         UART_FIFO/U0_FIFO_W/\GW_Ptr_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.421    */8.954         */0.554         UART_RX/U6/Stp_err_reg/SI    1
DFTCLK(R)->DFTCLK(R)	9.429    */8.954         */0.546         SYS_Cntroller/\Stored_Frame1_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	9.436    */8.955         */0.539         UART_TX_ClkDiv/New_clk_reg/SI    1
DFTCLK(R)->DFTCLK(R)	9.464    */8.956         */0.511         SYS_Cntroller/\Stored_Frame1_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	9.453    */8.957         */0.522         Data_SYNC/\sync_bus_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	9.428    */8.957         */0.547         UART_RX_ClkDiv/Flag_reg/SI    1
DFTCLK(R)->DFTCLK(R)	9.453    */8.957         */0.522         UART_FIFO/U2_FIFO_R/\GR_Ptr_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.453    */8.958         */0.522         UART_TX_ClkDiv/\Count_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.453    */8.958         */0.522         UART_RX/U7/\current_state_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.421    */8.959         */0.554         SYS_Cntroller/\Stored_Frame2_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.466    */8.962         */0.509         UART_TX/U3_Serializer/\counter_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.452    */8.963         */0.523         UART_RX/U1/Sampeld_Bit_reg/SI    1
DFTCLK(R)->DFTCLK(R)	9.454    */8.964         */0.521         Data_SYNC/\sync_bus_reg[7] /SI    1
DFTCLK(R)->DFTCLK(R)	9.455    */8.964         */0.521         UART_TX/U4_FSM/Basy_reg/SI    1
DFTCLK(R)->DFTCLK(R)	9.462    */8.967         */0.513         UART_TX/U4_FSM/\current_state_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.455    */8.967         */0.520         UART_TX_ClkDiv/\Count_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	9.455    */8.968         */0.520         Data_SYNC/\sync_bus_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	9.455    */8.969         */0.520         UART_TX/U3_Serializer/\counter_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	9.421    */8.970         */0.554         UART_FIFO/U2_FIFO_R/\Address_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.456    */8.970         */0.519         Data_SYNC/\sync_bus_reg[6] /SI    1
DFTCLK(R)->DFTCLK(R)	9.430    */8.970         */0.545         SYS_Cntroller/\Stored_Frame1_reg[7] /SI    1
DFTCLK(R)->DFTCLK(R)	9.456    */8.970         */0.519         UART_TX_ClkDiv/\Count_reg[6] /SI    1
DFTCLK(R)->DFTCLK(R)	9.456    */8.974         */0.519         UART_RX/U1/\Samples_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.457    */8.978         */0.518         UART_FIFO/U4_FIFO_MEM/\memory_reg[6][7] /SI    1
DFTCLK(R)->DFTCLK(R)	9.457    */8.978         */0.518         UART_RX/U5/Str_err_reg/SI    1
DFTCLK(R)->DFTCLK(R)	9.457    */8.979         */0.518         RegFile/RdData_VLD_reg/SI    1
DFTCLK(R)->DFTCLK(R)	9.457    */8.979         */0.518         RegFile/\RdData_reg[6] /SI    1
DFTCLK(R)->DFTCLK(R)	9.457    */8.980         */0.518         UART_RX/U1/\Samples_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	9.457    */8.980         */0.518         Data_SYNC/\sync_bus_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	9.457    */8.980         */0.518         UART_FIFO/U4_FIFO_MEM/\memory_reg[4][7] /SI    1
DFTCLK(R)->DFTCLK(R)	9.457    */8.981         */0.518         UART_FIFO/U4_FIFO_MEM/\memory_reg[2][4] /SI    1
DFTCLK(R)->DFTCLK(R)	9.457    */8.981         */0.518         RegFile/\memory_reg[6][4] /SI    1
DFTCLK(R)->DFTCLK(R)	9.457    */8.981         */0.518         UART_FIFO/U4_FIFO_MEM/\memory_reg[7][7] /SI    1
DFTCLK(R)->DFTCLK(R)	9.457    */8.981         */0.518         UART_RX_ClkDiv/\Count_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.463    */8.981         */0.512         UART_TX/U4_FSM/\current_state_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	9.458    */8.982         */0.517         UART_TX/U2_Parity_Calc/\DATA_V_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	9.458    */8.982         */0.517         UART_FIFO/U4_FIFO_MEM/\memory_reg[3][5] /SI    1
DFTCLK(R)->DFTCLK(R)	9.458    */8.982         */0.517         RegFile/\memory_reg[9][7] /SI    1
DFTCLK(R)->DFTCLK(R)	9.458    */8.982         */0.517         UART_FIFO/U4_FIFO_MEM/\memory_reg[7][6] /SI    1
DFTCLK(R)->DFTCLK(R)	9.458    */8.983         */0.517         RegFile/\RdData_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	9.458    */8.984         */0.517         UART_FIFO/U4_FIFO_MEM/\memory_reg[7][1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.458    */8.984         */0.517         RegFile/\memory_reg[7][7] /SI    1
DFTCLK(R)->DFTCLK(R)	9.458    */8.984         */0.517         SYS_Cntroller/\Stored_Frame1_reg[6] /SI    1
DFTCLK(R)->DFTCLK(R)	9.458    */8.985         */0.517         UART_FIFO/U4_FIFO_MEM/\memory_reg[0][0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.458    */8.985         */0.517         RegFile/\memory_reg[0][0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.425    */8.985         */0.550         SYS_Cntroller/\Stored_Frame2_reg[7] /SI    1
DFTCLK(R)->DFTCLK(R)	9.458    */8.985         */0.517         UART_FIFO/U4_FIFO_MEM/\memory_reg[2][0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.458    */8.985         */0.517         UART_FIFO/U4_FIFO_MEM/\memory_reg[0][6] /SI    1
DFTCLK(R)->DFTCLK(R)	9.458    */8.985         */0.517         UART_FIFO/U4_FIFO_MEM/\memory_reg[5][0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.458    */8.986         */0.517         UART_TX/U4_FSM/\current_state_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.425    */8.986         */0.550         SYS_Cntroller/\Stored_Frame2_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	9.458    */8.986         */0.517         RegFile/\memory_reg[9][0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.458    */8.986         */0.517         UART_RX/U4/par_err_reg/SI    1
DFTCLK(R)->DFTCLK(R)	9.458    */8.986         */0.517         UART_FIFO/U4_FIFO_MEM/\memory_reg[1][1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.458    */8.986         */0.517         UART_FIFO/U4_FIFO_MEM/\memory_reg[6][0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.425    */8.986         */0.550         SYS_Cntroller/\Stored_Frame2_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.458    */8.986         */0.517         UART_FIFO/U4_FIFO_MEM/\memory_reg[0][5] /SI    1
DFTCLK(R)->DFTCLK(R)	9.458    */8.986         */0.517         UART_FIFO/U4_FIFO_MEM/\memory_reg[5][2] /SI    1
DFTCLK(R)->DFTCLK(R)	9.458    */8.987         */0.517         RegFile/\memory_reg[6][2] /SI    1
DFTCLK(R)->DFTCLK(R)	9.458    */8.987         */0.517         RegFile/\memory_reg[7][0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.458    */8.987         */0.517         RegFile/\memory_reg[11][6] /SI    1
DFTCLK(R)->DFTCLK(R)	9.459    */8.987         */0.516         UART_FIFO/U4_FIFO_MEM/\memory_reg[7][5] /SI    1
DFTCLK(R)->DFTCLK(R)	9.459    */8.987         */0.516         UART_FIFO/U4_FIFO_MEM/\memory_reg[7][2] /SI    1
DFTCLK(R)->DFTCLK(R)	9.459    */8.987         */0.516         UART_RX/U2/\N_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.459    */8.988         */0.516         UART_FIFO/U4_FIFO_MEM/\memory_reg[1][0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.459    */8.988         */0.516         RegFile/\memory_reg[12][0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.459    */8.988         */0.516         UART_FIFO/U4_FIFO_MEM/\memory_reg[6][6] /SI    1
DFTCLK(R)->DFTCLK(R)	9.459    */8.988         */0.516         RegFile/\memory_reg[4][3] /SI    1
DFTCLK(R)->DFTCLK(R)	9.426    */8.988         */0.549         SYS_Cntroller/\Stored_Frame3_reg[6] /SI    1
DFTCLK(R)->DFTCLK(R)	9.459    */8.989         */0.516         UART_TX/U3_Serializer/\S_R_Data_reg[7] /SI    1
DFTCLK(R)->DFTCLK(R)	9.459    */8.989         */0.516         UART_FIFO/U4_FIFO_MEM/\memory_reg[4][1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.459    */8.989         */0.516         UART_TX_ClkDiv/\Count_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	9.459    */8.989         */0.516         RegFile/\memory_reg[4][1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.459    */8.989         */0.516         RegFile/\memory_reg[8][6] /SI    1
DFTCLK(R)->DFTCLK(R)	9.459    */8.989         */0.516         UART_TX/U2_Parity_Calc/par_bit_reg/SI    1
DFTCLK(R)->DFTCLK(R)	9.459    */8.989         */0.516         RegFile/\memory_reg[5][1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.459    */8.989         */0.516         UART_FIFO/U4_FIFO_MEM/\memory_reg[5][7] /SI    1
DFTCLK(R)->DFTCLK(R)	9.459    */8.989         */0.516         RegFile/\memory_reg[15][2] /SI    1
DFTCLK(R)->DFTCLK(R)	9.459    */8.989         */0.516         UART_FIFO/U4_FIFO_MEM/\memory_reg[0][4] /SI    1
DFTCLK(R)->DFTCLK(R)	9.459    */8.989         */0.516         RegFile/\memory_reg[13][7] /SI    1
DFTCLK(R)->DFTCLK(R)	9.426    */8.989         */0.549         SYS_Cntroller/\Stored_Frame3_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	9.459    */8.989         */0.516         RegFile/\memory_reg[5][0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.465    */8.990         */0.510         UART_TX/U3_Serializer/\counter_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	9.459    */8.990         */0.516         UART_FIFO/U4_FIFO_MEM/\memory_reg[0][1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.459    */8.990         */0.516         RegFile/\memory_reg[11][7] /SI    1
DFTCLK(R)->DFTCLK(R)	9.459    */8.990         */0.516         UART_TX/U3_Serializer/ser_done_reg/SI    1
DFTCLK(R)->DFTCLK(R)	9.459    */8.990         */0.516         RegFile/\memory_reg[13][6] /SI    1
DFTCLK(R)->DFTCLK(R)	9.459    */8.990         */0.516         UART_FIFO/U4_FIFO_MEM/\memory_reg[5][5] /SI    1
DFTCLK(R)->DFTCLK(R)	9.459    */8.990         */0.516         RegFile/\memory_reg[7][2] /SI    1
DFTCLK(R)->DFTCLK(R)	9.459    */8.991         */0.516         RegFile/\memory_reg[8][0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.459    */8.991         */0.516         UART_FIFO/U4_FIFO_MEM/\memory_reg[1][4] /SI    1
DFTCLK(R)->DFTCLK(R)	9.459    */8.991         */0.516         UART_TX/U2_Parity_Calc/\DATA_V_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	9.459    */8.991         */0.516         RegFile/\RdData_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	9.426    */8.991         */0.549         SYS_Cntroller/\Stored_Frame2_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	9.459    */8.991         */0.516         RegFile/\memory_reg[11][5] /SI    1
DFTCLK(R)->DFTCLK(R)	9.459    */8.991         */0.516         UART_FIFO/U4_FIFO_MEM/\memory_reg[2][1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.459    */8.991         */0.516         RegFile/\memory_reg[11][2] /SI    1
DFTCLK(R)->DFTCLK(R)	9.459    */8.991         */0.516         UART_FIFO/U4_FIFO_MEM/\memory_reg[6][5] /SI    1
DFTCLK(R)->DFTCLK(R)	9.459    */8.991         */0.516         UART_FIFO/U4_FIFO_MEM/\memory_reg[3][7] /SI    1
DFTCLK(R)->DFTCLK(R)	9.459    */8.991         */0.516         UART_FIFO/U4_FIFO_MEM/\memory_reg[5][6] /SI    1
DFTCLK(R)->DFTCLK(R)	9.459    */8.991         */0.516         UART_FIFO/U4_FIFO_MEM/\memory_reg[7][0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.426    */8.991         */0.549         SYS_Cntroller/\Stored_Frame3_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	9.459    */8.991         */0.516         RegFile/\memory_reg[4][2] /SI    1
DFTCLK(R)->DFTCLK(R)	9.459    */8.992         */0.516         RegFile/\memory_reg[12][2] /SI    1
DFTCLK(R)->DFTCLK(R)	9.459    */8.992         */0.516         RegFile/\memory_reg[6][0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.459    */8.992         */0.516         UART_FIFO/U4_FIFO_MEM/\memory_reg[3][6] /SI    1
DFTCLK(R)->DFTCLK(R)	9.459    */8.992         */0.516         RegFile/\RdData_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	9.459    */8.992         */0.516         RegFile/\memory_reg[14][6] /SI    1
DFTCLK(R)->DFTCLK(R)	9.459    */8.992         */0.516         RegFile/\memory_reg[6][1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.459    */8.992         */0.516         UART_TX/U3_Serializer/\S_R_Data_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.459    */8.992         */0.516         UART_FIFO/U4_FIFO_MEM/\memory_reg[3][2] /SI    1
DFTCLK(R)->DFTCLK(R)	9.459    */8.992         */0.516         RegFile/\memory_reg[8][4] /SI    1
DFTCLK(R)->DFTCLK(R)	9.459    */8.992         */0.516         UART_FIFO/U4_FIFO_MEM/\memory_reg[5][1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.459    */8.992         */0.516         RegFile/\RdData_reg[7] /SI    1
DFTCLK(R)->DFTCLK(R)	9.426    */8.993         */0.549         SYS_Cntroller/\Stored_Frame3_reg[7] /SI    1
DFTCLK(R)->DFTCLK(R)	9.460    */8.993         */0.516         UART_TX/U2_Parity_Calc/\DATA_V_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.460    */8.993         */0.516         RegFile/\memory_reg[4][5] /SI    1
DFTCLK(R)->DFTCLK(R)	9.460    */8.993         */0.516         RegFile/\RdData_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	9.460    */8.993         */0.515         UART_FIFO/U4_FIFO_MEM/\memory_reg[2][2] /SI    1
DFTCLK(R)->DFTCLK(R)	9.460    */8.993         */0.515         UART_FIFO/U4_FIFO_MEM/\memory_reg[2][7] /SI    1
DFTCLK(R)->DFTCLK(R)	9.460    */8.993         */0.515         RegFile/\memory_reg[13][4] /SI    1
DFTCLK(R)->DFTCLK(R)	9.460    */8.993         */0.515         UART_FIFO/U4_FIFO_MEM/\memory_reg[3][4] /SI    1
DFTCLK(R)->DFTCLK(R)	9.427    */8.993         */0.549         SYS_Cntroller/\Stored_Frame2_reg[6] /SI    1
DFTCLK(R)->DFTCLK(R)	9.462    */8.994         */0.513         UART_FIFO/U4_FIFO_MEM/\memory_reg[6][1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.460    */8.994         */0.515         RegFile/\memory_reg[13][0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.460    */8.994         */0.515         RegFile/\memory_reg[7][4] /SI    1
DFTCLK(R)->DFTCLK(R)	9.460    */8.994         */0.515         UART_FIFO/U4_FIFO_MEM/\memory_reg[0][7] /SI    1
DFTCLK(R)->DFTCLK(R)	9.427    */8.995         */0.548         SYS_Cntroller/\Stored_Frame3_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.460    */8.995         */0.515         RegFile/\memory_reg[14][5] /SI    1
DFTCLK(R)->DFTCLK(R)	9.460    */8.995         */0.515         UART_FIFO/U4_FIFO_MEM/\memory_reg[4][0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.460    */8.995         */0.515         UART_FIFO/U4_FIFO_MEM/\memory_reg[1][2] /SI    1
DFTCLK(R)->DFTCLK(R)	9.460    */8.995         */0.515         RegFile/\memory_reg[15][3] /SI    1
DFTCLK(R)->DFTCLK(R)	9.460    */8.995         */0.515         UART_FIFO/U4_FIFO_MEM/\memory_reg[1][5] /SI    1
DFTCLK(R)->DFTCLK(R)	9.460    */8.995         */0.515         RegFile/\memory_reg[12][6] /SI    1
DFTCLK(R)->DFTCLK(R)	9.460    */8.995         */0.515         Data_SYNC/\sync_bus_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	9.460    */8.995         */0.515         UART_FIFO/U4_FIFO_MEM/\memory_reg[4][3] /SI    1
DFTCLK(R)->DFTCLK(R)	9.460    */8.995         */0.515         RegFile/\memory_reg[14][1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.463    */8.995         */0.512         UART_RX/U7/Parity_Error_reg/SI    1
DFTCLK(R)->DFTCLK(R)	9.460    */8.996         */0.515         UART_FIFO/U4_FIFO_MEM/\memory_reg[0][2] /SI    1
DFTCLK(R)->DFTCLK(R)	9.460    */8.996         */0.515         UART_FIFO/U4_FIFO_MEM/\memory_reg[1][3] /SI    1
DFTCLK(R)->DFTCLK(R)	9.460    */8.996         */0.515         RegFile/\memory_reg[5][5] /SI    1
DFTCLK(R)->DFTCLK(R)	9.460    */8.996         */0.515         RegFile/\memory_reg[5][2] /SI    1
DFTCLK(R)->DFTCLK(R)	9.460    */8.996         */0.515         RegFile/\memory_reg[10][7] /SI    1
DFTCLK(R)->DFTCLK(R)	9.427    */8.996         */0.548         SYS_Cntroller/\Stored_Frame3_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	9.460    */8.996         */0.515         UART_FIFO/U4_FIFO_MEM/\memory_reg[3][3] /SI    1
DFTCLK(R)->DFTCLK(R)	9.460    */8.997         */0.515         UART_FIFO/U4_FIFO_MEM/\memory_reg[7][4] /SI    1
DFTCLK(R)->DFTCLK(R)	9.460    */8.997         */0.515         UART_FIFO/U4_FIFO_MEM/\memory_reg[2][3] /SI    1
DFTCLK(R)->DFTCLK(R)	9.460    */8.997         */0.515         UART_TX/U2_Parity_Calc/\DATA_V_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	9.460    */8.997         */0.515         UART_FIFO/U4_FIFO_MEM/\memory_reg[3][0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.460    */8.997         */0.515         UART_FIFO/U4_FIFO_MEM/\memory_reg[3][1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.460    */8.997         */0.515         RegFile/\memory_reg[11][1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.460    */8.997         */0.515         RegFile/\memory_reg[11][3] /SI    1
DFTCLK(R)->DFTCLK(R)	9.460    */8.997         */0.515         RegFile/\memory_reg[10][0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.460    */8.997         */0.515         RegFile/\memory_reg[6][3] /SI    1
DFTCLK(R)->DFTCLK(R)	9.460    */8.997         */0.515         RegFile/\memory_reg[15][6] /SI    1
DFTCLK(R)->DFTCLK(R)	9.460    */8.997         */0.515         UART_FIFO/U4_FIFO_MEM/\memory_reg[4][5] /SI    1
DFTCLK(R)->DFTCLK(R)	9.460    */8.997         */0.515         RegFile/\memory_reg[8][1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.460    */8.997         */0.515         RegFile/\memory_reg[6][7] /SI    1
DFTCLK(R)->DFTCLK(R)	9.460    */8.997         */0.515         RegFile/\memory_reg[4][4] /SI    1
DFTCLK(R)->DFTCLK(R)	9.460    */8.998         */0.515         UART_FIFO/U4_FIFO_MEM/\memory_reg[4][6] /SI    1
DFTCLK(R)->DFTCLK(R)	9.460    */8.998         */0.515         UART_TX/U2_Parity_Calc/\DATA_V_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	9.460    */8.998         */0.515         UART_FIFO/U4_FIFO_MEM/\memory_reg[2][6] /SI    1
DFTCLK(R)->DFTCLK(R)	9.460    */8.998         */0.515         RegFile/\RdData_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.460    */8.998         */0.515         UART_TX/U2_Parity_Calc/\DATA_V_reg[6] /SI    1
DFTCLK(R)->DFTCLK(R)	9.427    */8.998         */0.548         SYS_Cntroller/\Stored_Frame3_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	9.427    */8.998         */0.548         SYS_Cntroller/\Stored_Frame2_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	9.460    */8.998         */0.515         UART_FIFO/U4_FIFO_MEM/\memory_reg[1][6] /SI    1
DFTCLK(R)->DFTCLK(R)	9.460    */8.998         */0.515         RegFile/\memory_reg[8][5] /SI    1
DFTCLK(R)->DFTCLK(R)	9.460    */8.999         */0.515         SYS_Cntroller/\Stored_Frame1_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	9.460    */8.999         */0.515         UART_TX/U2_Parity_Calc/\DATA_V_reg[7] /SI    1
DFTCLK(R)->DFTCLK(R)	9.460    */8.999         */0.515         RegFile/\memory_reg[7][3] /SI    1
DFTCLK(R)->DFTCLK(R)	9.461    */8.999         */0.514         RegFile/\memory_reg[12][7] /SI    1
DFTCLK(R)->DFTCLK(R)	9.461    */8.999         */0.514         RegFile/\memory_reg[7][5] /SI    1
DFTCLK(R)->DFTCLK(R)	9.461    */8.999         */0.514         UART_FIFO/U4_FIFO_MEM/\memory_reg[1][7] /SI    1
DFTCLK(R)->DFTCLK(R)	9.427    */8.999         */0.548         SYS_Cntroller/\Stored_Frame2_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	9.461    */8.999         */0.514         RegFile/\memory_reg[14][3] /SI    1
DFTCLK(R)->DFTCLK(R)	9.461    */8.999         */0.514         RegFile/\memory_reg[4][6] /SI    1
DFTCLK(R)->DFTCLK(R)	9.461    */8.999         */0.514         RegFile/\memory_reg[7][1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.461    */8.999         */0.514         RegFile/\memory_reg[4][7] /SI    1
DFTCLK(R)->DFTCLK(R)	9.461    */9.000         */0.514         RegFile/\memory_reg[8][2] /SI    1
DFTCLK(R)->DFTCLK(R)	9.461    */9.000         */0.514         UART_FIFO/U4_FIFO_MEM/\memory_reg[5][4] /SI    1
DFTCLK(R)->DFTCLK(R)	9.461    */9.000         */0.514         UART_FIFO/U4_FIFO_MEM/\memory_reg[2][5] /SI    1
DFTCLK(R)->DFTCLK(R)	9.461    */9.000         */0.514         UART_TX/U3_Serializer/\S_R_Data_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.461    */9.000         */0.514         RegFile/\memory_reg[13][1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.461    */9.000         */0.514         RegFile/\memory_reg[13][3] /SI    1
DFTCLK(R)->DFTCLK(R)	9.461    */9.000         */0.514         UART_FIFO/U4_FIFO_MEM/\memory_reg[6][4] /SI    1
DFTCLK(R)->DFTCLK(R)	9.461    */9.000         */0.514         RegFile/\memory_reg[15][0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.461    */9.001         */0.514         RegFile/\memory_reg[14][7] /SI    1
DFTCLK(R)->DFTCLK(R)	9.461    */9.001         */0.514         RegFile/\memory_reg[15][4] /SI    1
DFTCLK(R)->DFTCLK(R)	9.461    */9.001         */0.514         RegFile/\memory_reg[12][5] /SI    1
DFTCLK(R)->DFTCLK(R)	9.461    */9.001         */0.514         RegFile/\memory_reg[5][3] /SI    1
DFTCLK(R)->DFTCLK(R)	9.461    */9.001         */0.514         RegFile/\memory_reg[6][5] /SI    1
DFTCLK(R)->DFTCLK(R)	9.461    */9.001         */0.514         RegFile/\memory_reg[12][4] /SI    1
DFTCLK(R)->DFTCLK(R)	9.461    */9.001         */0.514         UART_TX/U3_Serializer/\S_R_Data_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	9.461    */9.001         */0.514         UART_FIFO/U4_FIFO_MEM/\memory_reg[7][3] /SI    1
DFTCLK(R)->DFTCLK(R)	9.461    */9.002         */0.514         UART_FIFO/U4_FIFO_MEM/\memory_reg[0][3] /SI    1
DFTCLK(R)->DFTCLK(R)	9.461    */9.002         */0.514         RegFile/\memory_reg[9][6] /SI    1
DFTCLK(R)->DFTCLK(R)	9.461    */9.002         */0.514         RegFile/\memory_reg[13][2] /SI    1
DFTCLK(R)->DFTCLK(R)	9.461    */9.002         */0.514         RegFile/\memory_reg[9][4] /SI    1
DFTCLK(R)->DFTCLK(R)	9.461    */9.002         */0.514         RegFile/\RdData_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.461    */9.002         */0.514         RegFile/\memory_reg[15][1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.461    */9.002         */0.514         UART_TX/U3_Serializer/\counter_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.461    */9.003         */0.514         RegFile/\memory_reg[9][5] /SI    1
DFTCLK(R)->DFTCLK(R)	9.461    */9.003         */0.514         UART_FIFO/U4_FIFO_MEM/\memory_reg[6][3] /SI    1
DFTCLK(R)->DFTCLK(R)	9.461    */9.003         */0.514         RegFile/\memory_reg[11][4] /SI    1
DFTCLK(R)->DFTCLK(R)	9.461    */9.003         */0.514         RegFile/\memory_reg[5][7] /SI    1
DFTCLK(R)->DFTCLK(R)	9.461    */9.003         */0.514         RegFile/\memory_reg[5][6] /SI    1
DFTCLK(R)->DFTCLK(R)	9.461    */9.003         */0.514         UART_TX/U3_Serializer/\S_R_Data_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	9.461    */9.003         */0.514         UART_RST_SYNC/\sync_reg_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.461    */9.004         */0.514         RegFile/\memory_reg[13][5] /SI    1
DFTCLK(R)->DFTCLK(R)	9.461    */9.004         */0.514         RegFile/\memory_reg[9][3] /SI    1
DFTCLK(R)->DFTCLK(R)	9.461    */9.004         */0.514         UART_FIFO/U4_FIFO_MEM/\memory_reg[4][2] /SI    1
DFTCLK(R)->DFTCLK(R)	9.461    */9.004         */0.514         RegFile/\memory_reg[9][1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.461    */9.004         */0.514         RegFile/\memory_reg[15][5] /SI    1
DFTCLK(R)->DFTCLK(R)	9.461    */9.004         */0.514         RegFile/\memory_reg[12][1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.461    */9.004         */0.514         RegFile/\memory_reg[12][3] /SI    1
DFTCLK(R)->DFTCLK(R)	9.461    */9.004         */0.514         RegFile/\memory_reg[5][4] /SI    1
DFTCLK(R)->DFTCLK(R)	9.461    */9.004         */0.514         RegFile/\memory_reg[6][6] /SI    1
DFTCLK(R)->DFTCLK(R)	9.461    */9.004         */0.514         RegFile/\memory_reg[14][0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.428    */9.004         */0.547         SYS_Cntroller/\Stored_Frame3_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.461    */9.005         */0.514         UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[3][0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.461    */9.005         */0.514         RegFile/\memory_reg[9][2] /SI    1
DFTCLK(R)->DFTCLK(R)	9.461    */9.005         */0.514         RegFile/\memory_reg[10][6] /SI    1
DFTCLK(R)->DFTCLK(R)	9.462    */9.005         */0.514         RegFile/\memory_reg[11][0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.462    */9.005         */0.514         RegFile/\memory_reg[8][3] /SI    1
DFTCLK(R)->DFTCLK(R)	9.462    */9.006         */0.514         UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[2][0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.464    */9.006         */0.511         UART_FIFO/U2_FIFO_R/\Address_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.462    */9.007         */0.513         RegFile/\memory_reg[15][7] /SI    1
DFTCLK(R)->DFTCLK(R)	9.462    */9.007         */0.513         Data_SYNC/enable_pulse_d_reg/SI    1
DFTCLK(R)->DFTCLK(R)	9.462    */9.007         */0.513         RegFile/\memory_reg[10][3] /SI    1
DFTCLK(R)->DFTCLK(R)	9.462    */9.007         */0.513         UART_FIFO/U2_FIFO_R/\GR_Ptr_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	9.462    */9.007         */0.513         UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[1][0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.462    */9.007         */0.513         RegFile/\memory_reg[10][5] /SI    1
DFTCLK(R)->DFTCLK(R)	9.462    */9.007         */0.513         UART_TX/U3_Serializer/\S_R_Data_reg[6] /SI    1
DFTCLK(R)->DFTCLK(R)	9.462    */9.008         */0.513         RegFile/\memory_reg[14][2] /SI    1
DFTCLK(R)->DFTCLK(R)	9.462    */9.008         */0.513         UART_FIFO/U4_FIFO_MEM/\memory_reg[4][4] /SI    1
DFTCLK(R)->DFTCLK(R)	9.462    */9.008         */0.513         RegFile/\memory_reg[10][4] /SI    1
DFTCLK(R)->DFTCLK(R)	9.462    */9.008         */0.513         RegFile/\memory_reg[7][6] /SI    1
DFTCLK(R)->DFTCLK(R)	9.462    */9.008         */0.513         RegFile/\memory_reg[14][4] /SI    1
DFTCLK(R)->DFTCLK(R)	9.462    */9.008         */0.513         Data_SYNC/\en_sync_reg_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.462    */9.009         */0.513         RegFile/\memory_reg[10][2] /SI    1
DFTCLK(R)->DFTCLK(R)	9.462    */9.010         */0.513         UART_FIFO/U4_FIFO_MEM/\memory_reg[5][3] /SI    1
DFTCLK(R)->DFTCLK(R)	9.462    */9.012         */0.513         UART_FIFO/U0_FIFO_W/\GW_Ptr_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	9.463    */9.012         */0.512         UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[2][0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.463    */9.013         */0.512         UART_TX/U3_Serializer/\S_R_Data_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	9.463    */9.013         */0.512         UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[0][0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.463    */9.013         */0.512         U0_PULSE_GEN/rcv_flop_reg/SI    1
DFTCLK(R)->DFTCLK(R)	9.463    */9.013         */0.512         UART_TX/U3_Serializer/\S_R_Data_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	9.446    */9.013         */0.529         UART_RX_ClkDiv/New_clk_reg/SI    1
DFTCLK(R)->DFTCLK(R)	9.463    */9.014         */0.512         RegFile/\memory_reg[10][1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.463    */9.015         */0.512         UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[1][0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.463    */9.016         */0.512         UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[3][0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.464    */9.022         */0.511         UART_FIFO/U2_FIFO_R/\GR_Ptr_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	9.465    */9.026         */0.510         UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[0][1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.465    */9.028         */0.510         UART_FIFO/U0_FIFO_W/\GW_Ptr_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.465    */9.029         */0.510         UART_FIFO/U2_FIFO_R/\GR_Ptr_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.465    */9.029         */0.510         UART_FIFO/U0_FIFO_W/\GW_Ptr_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	9.465    */9.030         */0.510         UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[1][1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.465    */9.031         */0.510         UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[0][1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.465    */9.032         */0.510         REF_RST_SYNC/\sync_reg_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.466    */9.032         */0.509         UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[1][1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.465    */9.033         */0.510         SYS_Cntroller/\current_state_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.466    */9.034         */0.509         UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[0][0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.466    */9.036         */0.509         UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[2][1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.466    */9.036         */0.509         UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[3][1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.470    */9.036         */0.505         UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[3][1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.466    */9.037         */0.509         UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[2][1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.466    */9.037         */0.509         Data_SYNC/\en_sync_reg_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.470    */9.037         */0.505         UART_RST_SYNC/\sync_reg_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.467    */9.041         */0.508         UART_RX/U2/\P_out_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.467    */9.042         */0.508         SYS_Cntroller/\Stored_Frame1_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	9.561    */9.061         */0.414         UART_FIFO/U0_FIFO_W/\GW_Ptr_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	9.562    */9.065         */0.413         UART_FIFO/U2_FIFO_R/\GR_Ptr_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	9.562    */9.070         */0.413         U0_PULSE_GEN/pls_flop_reg/D    1
DFTCLK(R)->DFTCLK(R)	9.567    */9.094         */0.408         U0_PULSE_GEN/rcv_flop_reg/D    1
DFTCLK(R)->DFTCLK(R)	9.568    */9.101         */0.407         Data_SYNC/\en_sync_reg_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	9.414    */9.105         */0.561         UART_RX/U2/\P_out_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	9.414    */9.106         */0.561         UART_RX/U2/\P_out_reg[7] /SI    1
DFTCLK(R)->DFTCLK(R)	9.415    */9.107         */0.561         UART_RX/U2/\P_out_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	9.415    */9.107         */0.561         UART_RX/U2/\P_out_reg[6] /SI    1
DFTCLK(R)->DFTCLK(R)	9.416    */9.113         */0.559         UART_RX/U2/\P_out_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	9.570    */9.116         */0.405         Data_SYNC/Pulse_FF_Out_reg/D    1
DFTCLK(R)->DFTCLK(R)	9.570    */9.116         */0.405         UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[2][0] /D    1
DFTCLK(R)->DFTCLK(R)	9.571    */9.120         */0.404         UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[2][0] /D    1
DFTCLK(R)->DFTCLK(R)	9.571    */9.121         */0.404         UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[3][0] /D    1
DFTCLK(R)->DFTCLK(R)	9.418    */9.122         */0.557         UART_RX/U2/\P_out_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	9.449    */9.124         */0.526         UART_RX/U3/\Bit_Count_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.573    */9.131         */0.402         UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[1][0] /D    1
DFTCLK(R)->DFTCLK(R)	9.574    */9.135         */0.401         UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[0][1] /D    1
DFTCLK(R)->DFTCLK(R)	9.574    */9.137         */0.401         UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[0][0] /D    1
DFTCLK(R)->DFTCLK(R)	9.574    */9.137         */0.401         UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[0][0] /D    1
DFTCLK(R)->DFTCLK(R)	9.574    */9.138         */0.401         UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[1][0] /D    1
DFTCLK(R)->DFTCLK(R)	9.574    */9.139         */0.401         UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[1][1] /D    1
DFTCLK(R)->DFTCLK(R)	9.574    */9.140         */0.401         UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[0][1] /D    1
DFTCLK(R)->DFTCLK(R)	9.574    */9.141         */0.401         REF_RST_SYNC/\sync_reg_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	9.575    */9.141         */0.401         UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[1][1] /D    1
DFTCLK(R)->DFTCLK(R)	9.575    */9.142         */0.401         UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[3][1] /D    1
DFTCLK(R)->DFTCLK(R)	9.575    */9.142         */0.400         UART_RST_SYNC/\sync_reg_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	9.575    */9.143         */0.400         UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[3][0] /D    1
DFTCLK(R)->DFTCLK(R)	9.575    */9.145         */0.400         UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[2][1] /D    1
DFTCLK(R)->DFTCLK(R)	9.575    */9.145         */0.400         UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[3][1] /D    1
DFTCLK(R)->DFTCLK(R)	9.575    */9.146         */0.400         UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[2][1] /D    1
DFTCLK(R)->DFTCLK(R)	9.575    */9.146         */0.400         Data_SYNC/\en_sync_reg_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	9.458    */9.171         */0.517         UART_RX/U7/Data_Valid_reg/SI    1
REF_CLK(R)->ALU_CLK(R)	19.368   */10.562        */0.432         U0_ALU/\ALU_OUT_reg[3] /D    1
REF_CLK(R)->ALU_CLK(R)	19.389   */12.176        */0.411         U0_ALU/\ALU_OUT_reg[15] /D    1
REF_CLK(R)->ALU_CLK(R)	19.391   */12.397        */0.409         U0_ALU/\ALU_OUT_reg[14] /D    1
REF_CLK(R)->ALU_CLK(R)	19.374   */12.796        */0.426         U0_ALU/\ALU_OUT_reg[4] /D    1
REF_CLK(R)->ALU_CLK(R)	19.390   */12.815        */0.410         U0_ALU/\ALU_OUT_reg[13] /D    1
REF_CLK(R)->ALU_CLK(R)	19.392   */13.163        */0.408         U0_ALU/\ALU_OUT_reg[12] /D    1
REF_CLK(R)->ALU_CLK(R)	19.392   */13.529        */0.408         U0_ALU/\ALU_OUT_reg[11] /D    1
REF_CLK(R)->ALU_CLK(R)	19.391   */13.672        */0.409         U0_ALU/\ALU_OUT_reg[10] /D    1
REF_CLK(R)->ALU_CLK(R)	19.368   */13.680        */0.431         U0_ALU/\ALU_OUT_reg[7] /D    1
REF_CLK(R)->ALU_CLK(R)	19.378   */13.985        */0.422         U0_ALU/\ALU_OUT_reg[8] /D    1
REF_CLK(R)->ALU_CLK(R)	19.388   */14.042        */0.412         U0_ALU/\ALU_OUT_reg[9] /D    1
REF_CLK(R)->ALU_CLK(R)	19.371   */14.490        */0.429         U0_ALU/\ALU_OUT_reg[6] /D    1
REF_CLK(R)->ALU_CLK(R)	19.375   */14.521        */0.425         U0_ALU/\ALU_OUT_reg[5] /D    1
@(R)->ALU_CLK(R)	19.421   15.337/*        0.379/*         U0_ALU/\ALU_OUT_reg[13] /RN    1
@(R)->ALU_CLK(R)	19.421   15.337/*        0.379/*         U0_ALU/\ALU_OUT_reg[12] /RN    1
@(R)->ALU_CLK(R)	19.421   15.337/*        0.379/*         U0_ALU/\ALU_OUT_reg[14] /RN    1
@(R)->ALU_CLK(R)	19.421   15.337/*        0.379/*         U0_ALU/\ALU_OUT_reg[9] /RN    1
@(R)->ALU_CLK(R)	19.421   15.338/*        0.379/*         U0_ALU/\ALU_OUT_reg[15] /RN    1
@(R)->ALU_CLK(R)	19.421   15.338/*        0.379/*         U0_ALU/\ALU_OUT_reg[8] /RN    1
@(R)->ALU_CLK(R)	19.422   15.340/*        0.378/*         U0_ALU/\ALU_OUT_reg[7] /RN    1
@(R)->ALU_CLK(R)	19.422   15.343/*        0.378/*         U0_ALU/\ALU_OUT_reg[6] /RN    1
@(R)->ALU_CLK(R)	19.422   15.346/*        0.378/*         U0_ALU/\ALU_OUT_reg[5] /RN    1
@(R)->ALU_CLK(R)	19.422   15.346/*        0.378/*         U0_ALU/\ALU_OUT_reg[4] /RN    1
@(R)->ALU_CLK(R)	19.422   15.346/*        0.378/*         U0_ALU/\ALU_OUT_reg[3] /RN    1
@(R)->ALU_CLK(R)	19.422   15.346/*        0.378/*         U0_ALU/\ALU_OUT_reg[2] /RN    1
@(R)->ALU_CLK(R)	19.422   15.346/*        0.378/*         U0_ALU/\ALU_OUT_reg[11] /RN    1
@(R)->ALU_CLK(R)	19.422   15.346/*        0.378/*         U0_ALU/\ALU_OUT_reg[10] /RN    1
@(R)->ALU_CLK(R)	19.422   15.346/*        0.378/*         U0_ALU/\ALU_OUT_reg[0] /RN    1
@(R)->ALU_CLK(R)	19.422   15.347/*        0.378/*         U0_ALU/\ALU_OUT_reg[1] /RN    1
@(R)->ALU_CLK(R)	19.422   15.349/*        0.378/*         U0_ALU/OUT_Valid_reg/RN    1
REF_CLK(R)->REF_CLK(R)	19.713   18.028/*        0.087/*         U_CLK_GATE/U0_TLATNCAX12M/E    1
REF_CLK(R)->ALU_CLK(R)	19.477   18.208/*        0.323/*         U0_ALU/OUT_Valid_reg/D    1
ALU_CLK(R)->ALU_CLK(R)	19.279   */18.839        */0.521         U0_ALU/\ALU_OUT_reg[1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.279   */18.843        */0.521         U0_ALU/\ALU_OUT_reg[6] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.279   */18.843        */0.521         U0_ALU/\ALU_OUT_reg[10] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.280   */18.844        */0.520         U0_ALU/\ALU_OUT_reg[9] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.280   */18.845        */0.520         U0_ALU/\ALU_OUT_reg[7] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.280   */18.845        */0.520         U0_ALU/\ALU_OUT_reg[2] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.280   */18.846        */0.520         U0_ALU/\ALU_OUT_reg[5] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.280   */18.848        */0.520         U0_ALU/\ALU_OUT_reg[12] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.280   */18.849        */0.520         U0_ALU/\ALU_OUT_reg[4] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.280   */18.849        */0.520         U0_ALU/\ALU_OUT_reg[3] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.280   */18.850        */0.520         U0_ALU/\ALU_OUT_reg[14] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.281   */18.855        */0.519         U0_ALU/\ALU_OUT_reg[15] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.282   */18.859        */0.518         U0_ALU/OUT_Valid_reg/SI    1
ALU_CLK(R)->ALU_CLK(R)	19.282   */18.860        */0.518         U0_ALU/\ALU_OUT_reg[11] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.282   */18.860        */0.518         U0_ALU/\ALU_OUT_reg[13] /SI    1
UART_RX_CLK(R)->UART_RX_CLK(R)	216.837  216.142/*       54.259/*        framing_error    1
UART_RX_CLK(R)->UART_RX_CLK(R)	216.837  216.146/*       54.259/*        parity_error    1
UART_TX_CLK(R)->UART_TX_CLK(R)	6944.981 6943.509/*      1736.290/*      UART_TX_O    1
