"filename", "language", "Verilog", "comment", "blank", "total"
"d:\TLProject\Verilog\cpu\TL_RISCV_CPU\src\ALU.v", "Verilog", -11, 0, -1, -12
"d:\TLProject\Verilog\cpu\TL_RISCV_CPU\src\Control.v", "Verilog", 21, 0, 1, 22
"d:\TLProject\Verilog\cpu\TL_RISCV_CPU\src\RAM.v", "Verilog", 33, 0, 3, 36
"d:\TLProject\Verilog\cpu\TL_RISCV_CPU\src\Regs.v", "Verilog", 3, 0, 0, 3
"d:\TLProject\Verilog\cpu\TL_RISCV_CPU\src\cpu_top.v", "Verilog", 56, 0, 7, 63
"d:\TLProject\Verilog\cpu\TL_RISCV_CPU\src\tb\ALU_tb.v", "Verilog", 21, 0, 4, 25
"d:\TLProject\Verilog\cpu\TL_RISCV_CPU\src\tb\Control _tb.v", "Verilog", 11, 0, 2, 13
"d:\TLProject\Verilog\cpu\TL_RISCV_CPU\src\tb\ImmGen_tb.v", "Verilog", 14, 0, 0, 14
"d:\TLProject\Verilog\cpu\TL_RISCV_CPU\src\tb\PC _tb.v", "Verilog", 10, 0, 1, 11
"d:\TLProject\Verilog\cpu\TL_RISCV_CPU\src\tb\ROM_tb.v", "Verilog", 13, 0, 1, 14
"d:\TLProject\Verilog\cpu\TL_RISCV_CPU\src\tb\Regs_tb.v", "Verilog", 29, 0, 6, 35
"d:\TLProject\Verilog\cpu\TL_RISCV_CPU\src\tb\cpu_top_tb.v", "Verilog", 9, 0, 0, 9
"Total", "-", 209, 0, 24, 233