#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1d04070 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1d18680 .scope module, "tb" "tb" 3 144;
 .timescale -12 -12;
L_0x1d025d0 .functor NOT 1, L_0x1d58570, C4<0>, C4<0>, C4<0>;
L_0x1ccded0 .functor XOR 4, L_0x1d58010, L_0x1d582f0, C4<0000>, C4<0000>;
L_0x1cea490 .functor XOR 4, L_0x1ccded0, L_0x1d58430, C4<0000>, C4<0000>;
v0x1d458b0_0 .net *"_ivl_10", 3 0, L_0x1d58430;  1 drivers
v0x1d459b0_0 .net *"_ivl_12", 3 0, L_0x1cea490;  1 drivers
v0x1d45a90_0 .net *"_ivl_2", 3 0, L_0x1d57f70;  1 drivers
v0x1d45b50_0 .net *"_ivl_4", 3 0, L_0x1d58010;  1 drivers
v0x1d45c30_0 .net *"_ivl_6", 3 0, L_0x1d582f0;  1 drivers
v0x1d45d60_0 .net *"_ivl_8", 3 0, L_0x1ccded0;  1 drivers
v0x1d45e40_0 .net "aaah_dut", 0 0, v0x1d449c0_0;  1 drivers
v0x1d45ee0_0 .net "aaah_ref", 0 0, L_0x1d030d0;  1 drivers
v0x1d45f80_0 .net "areset", 0 0, L_0x1d02bd0;  1 drivers
v0x1d460b0_0 .net "bump_left", 0 0, v0x1d43e10_0;  1 drivers
v0x1d46150_0 .net "bump_right", 0 0, v0x1d43eb0_0;  1 drivers
v0x1d461f0_0 .var "clk", 0 0;
v0x1d46290_0 .net "dig", 0 0, v0x1d440e0_0;  1 drivers
v0x1d46330_0 .net "digging_dut", 0 0, v0x1d44fc0_0;  1 drivers
v0x1d463d0_0 .net "digging_ref", 0 0, L_0x1cce100;  1 drivers
v0x1d46470_0 .net "ground", 0 0, v0x1d441b0_0;  1 drivers
v0x1d46510_0 .var/2u "stats1", 351 0;
v0x1d465b0_0 .var/2u "strobe", 0 0;
v0x1d46650_0 .net "tb_match", 0 0, L_0x1d58570;  1 drivers
v0x1d466f0_0 .net "tb_mismatch", 0 0, L_0x1d025d0;  1 drivers
v0x1d46790_0 .net "walk_left_dut", 0 0, v0x1d45380_0;  1 drivers
v0x1d46830_0 .net "walk_left_ref", 0 0, L_0x1d56e60;  1 drivers
v0x1d46900_0 .net "walk_right_dut", 0 0, v0x1d45440_0;  1 drivers
v0x1d469d0_0 .net "walk_right_ref", 0 0, L_0x1d57180;  1 drivers
v0x1d46aa0_0 .net "wavedrom_enable", 0 0, v0x1d443c0_0;  1 drivers
v0x1d46b70_0 .net "wavedrom_title", 511 0, v0x1d44460_0;  1 drivers
L_0x1d57f70 .concat [ 1 1 1 1], L_0x1cce100, L_0x1d030d0, L_0x1d57180, L_0x1d56e60;
L_0x1d58010 .concat [ 1 1 1 1], L_0x1cce100, L_0x1d030d0, L_0x1d57180, L_0x1d56e60;
L_0x1d582f0 .concat [ 1 1 1 1], v0x1d44fc0_0, v0x1d449c0_0, v0x1d45440_0, v0x1d45380_0;
L_0x1d58430 .concat [ 1 1 1 1], L_0x1cce100, L_0x1d030d0, L_0x1d57180, L_0x1d56e60;
L_0x1d58570 .cmp/eeq 4, L_0x1d57f70, L_0x1cea490;
S_0x1ccdf40 .scope module, "good1" "reference_module" 3 203, 3 4 0, S_0x1d18680;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "bump_left";
    .port_info 3 /INPUT 1 "bump_right";
    .port_info 4 /INPUT 1 "ground";
    .port_info 5 /INPUT 1 "dig";
    .port_info 6 /OUTPUT 1 "walk_left";
    .port_info 7 /OUTPUT 1 "walk_right";
    .port_info 8 /OUTPUT 1 "aaah";
    .port_info 9 /OUTPUT 1 "digging";
P_0x1cdebe0 .param/l "DIGL" 0 3 16, +C4<00000000000000000000000000000100>;
P_0x1cdec20 .param/l "DIGR" 0 3 16, +C4<00000000000000000000000000000101>;
P_0x1cdec60 .param/l "FALLL" 0 3 16, +C4<00000000000000000000000000000010>;
P_0x1cdeca0 .param/l "FALLR" 0 3 16, +C4<00000000000000000000000000000011>;
P_0x1cdece0 .param/l "WL" 0 3 16, +C4<00000000000000000000000000000000>;
P_0x1cded20 .param/l "WR" 0 3 16, +C4<00000000000000000000000000000001>;
L_0x1d030d0 .functor OR 1, L_0x1d57430, L_0x1d57770, C4<0>, C4<0>;
L_0x1cce100 .functor OR 1, L_0x1d57a90, L_0x1d57cd0, C4<0>, C4<0>;
v0x1d062a0_0 .net *"_ivl_0", 31 0, L_0x1d56cb0;  1 drivers
L_0x7fed637980f0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1d064d0_0 .net *"_ivl_11", 28 0, L_0x7fed637980f0;  1 drivers
L_0x7fed63798138 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1d021a0_0 .net/2u *"_ivl_12", 31 0, L_0x7fed63798138;  1 drivers
v0x1d023e0_0 .net *"_ivl_16", 31 0, L_0x1d57340;  1 drivers
L_0x7fed63798180 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1d02640_0 .net *"_ivl_19", 28 0, L_0x7fed63798180;  1 drivers
L_0x7fed637981c8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x1d02d20_0 .net/2u *"_ivl_20", 31 0, L_0x7fed637981c8;  1 drivers
v0x1d031e0_0 .net *"_ivl_22", 0 0, L_0x1d57430;  1 drivers
v0x1d414e0_0 .net *"_ivl_24", 31 0, L_0x1d575b0;  1 drivers
L_0x7fed63798210 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1d415c0_0 .net *"_ivl_27", 28 0, L_0x7fed63798210;  1 drivers
L_0x7fed63798258 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x1d416a0_0 .net/2u *"_ivl_28", 31 0, L_0x7fed63798258;  1 drivers
L_0x7fed63798060 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1d41780_0 .net *"_ivl_3", 28 0, L_0x7fed63798060;  1 drivers
v0x1d41860_0 .net *"_ivl_30", 0 0, L_0x1d57770;  1 drivers
v0x1d41920_0 .net *"_ivl_34", 31 0, L_0x1d579a0;  1 drivers
L_0x7fed637982a0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1d41a00_0 .net *"_ivl_37", 28 0, L_0x7fed637982a0;  1 drivers
L_0x7fed637982e8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x1d41ae0_0 .net/2u *"_ivl_38", 31 0, L_0x7fed637982e8;  1 drivers
L_0x7fed637980a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1d41bc0_0 .net/2u *"_ivl_4", 31 0, L_0x7fed637980a8;  1 drivers
v0x1d41ca0_0 .net *"_ivl_40", 0 0, L_0x1d57a90;  1 drivers
v0x1d41d60_0 .net *"_ivl_42", 31 0, L_0x1d57c30;  1 drivers
L_0x7fed63798330 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1d41e40_0 .net *"_ivl_45", 28 0, L_0x7fed63798330;  1 drivers
L_0x7fed63798378 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x1d41f20_0 .net/2u *"_ivl_46", 31 0, L_0x7fed63798378;  1 drivers
v0x1d42000_0 .net *"_ivl_48", 0 0, L_0x1d57cd0;  1 drivers
v0x1d420c0_0 .net *"_ivl_8", 31 0, L_0x1d56ff0;  1 drivers
v0x1d421a0_0 .net "aaah", 0 0, L_0x1d030d0;  alias, 1 drivers
v0x1d42260_0 .net "areset", 0 0, L_0x1d02bd0;  alias, 1 drivers
v0x1d42320_0 .net "bump_left", 0 0, v0x1d43e10_0;  alias, 1 drivers
v0x1d423e0_0 .net "bump_right", 0 0, v0x1d43eb0_0;  alias, 1 drivers
v0x1d424a0_0 .net "clk", 0 0, v0x1d461f0_0;  1 drivers
v0x1d42560_0 .net "dig", 0 0, v0x1d440e0_0;  alias, 1 drivers
v0x1d42620_0 .net "digging", 0 0, L_0x1cce100;  alias, 1 drivers
v0x1d426e0_0 .net "ground", 0 0, v0x1d441b0_0;  alias, 1 drivers
v0x1d427a0_0 .var "next", 2 0;
v0x1d42880_0 .var "state", 2 0;
v0x1d42960_0 .net "walk_left", 0 0, L_0x1d56e60;  alias, 1 drivers
v0x1d42c30_0 .net "walk_right", 0 0, L_0x1d57180;  alias, 1 drivers
E_0x1cda1d0 .event posedge, v0x1d42260_0, v0x1d424a0_0;
E_0x1cd8e10/0 .event anyedge, v0x1d42880_0, v0x1d426e0_0, v0x1d42560_0, v0x1d42320_0;
E_0x1cd8e10/1 .event anyedge, v0x1d423e0_0;
E_0x1cd8e10 .event/or E_0x1cd8e10/0, E_0x1cd8e10/1;
L_0x1d56cb0 .concat [ 3 29 0 0], v0x1d42880_0, L_0x7fed63798060;
L_0x1d56e60 .cmp/eq 32, L_0x1d56cb0, L_0x7fed637980a8;
L_0x1d56ff0 .concat [ 3 29 0 0], v0x1d42880_0, L_0x7fed637980f0;
L_0x1d57180 .cmp/eq 32, L_0x1d56ff0, L_0x7fed63798138;
L_0x1d57340 .concat [ 3 29 0 0], v0x1d42880_0, L_0x7fed63798180;
L_0x1d57430 .cmp/eq 32, L_0x1d57340, L_0x7fed637981c8;
L_0x1d575b0 .concat [ 3 29 0 0], v0x1d42880_0, L_0x7fed63798210;
L_0x1d57770 .cmp/eq 32, L_0x1d575b0, L_0x7fed63798258;
L_0x1d579a0 .concat [ 3 29 0 0], v0x1d42880_0, L_0x7fed637982a0;
L_0x1d57a90 .cmp/eq 32, L_0x1d579a0, L_0x7fed637982e8;
L_0x1d57c30 .concat [ 3 29 0 0], v0x1d42880_0, L_0x7fed63798330;
L_0x1d57cd0 .cmp/eq 32, L_0x1d57c30, L_0x7fed63798378;
S_0x1d42e30 .scope module, "stim1" "stimulus_gen" 3 195, 3 51 0, S_0x1d18680;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "bump_left";
    .port_info 3 /OUTPUT 1 "bump_right";
    .port_info 4 /OUTPUT 1 "dig";
    .port_info 5 /OUTPUT 1 "ground";
    .port_info 6 /OUTPUT 512 "wavedrom_title";
    .port_info 7 /OUTPUT 1 "wavedrom_enable";
    .port_info 8 /INPUT 1 "tb_match";
L_0x1d02bd0 .functor BUFZ 1, v0x1d44280_0, C4<0>, C4<0>, C4<0>;
v0x1d43d50_0 .net "areset", 0 0, L_0x1d02bd0;  alias, 1 drivers
v0x1d43e10_0 .var "bump_left", 0 0;
v0x1d43eb0_0 .var "bump_right", 0 0;
v0x1d43f50_0 .net "clk", 0 0, v0x1d461f0_0;  alias, 1 drivers
L_0x7fed63798018 .functor BUFT 1, C4<00100010001100101010001000000000000000110010001000100010>, C4<0>, C4<0>, C4<0>;
v0x1d43ff0_0 .net "d", 55 0, L_0x7fed63798018;  1 drivers
v0x1d440e0_0 .var "dig", 0 0;
v0x1d441b0_0 .var "ground", 0 0;
v0x1d44280_0 .var "reset", 0 0;
v0x1d44320_0 .net "tb_match", 0 0, L_0x1d58570;  alias, 1 drivers
v0x1d443c0_0 .var "wavedrom_enable", 0 0;
v0x1d44460_0 .var "wavedrom_title", 511 0;
E_0x1cd9060/0 .event negedge, v0x1d424a0_0;
E_0x1cd9060/1 .event posedge, v0x1d424a0_0;
E_0x1cd9060 .event/or E_0x1cd9060/0, E_0x1cd9060/1;
S_0x1d43050 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 129, 3 129 0, S_0x1d42e30;
 .timescale -12 -12;
v0x1d43290_0 .var/2s "i", 31 0;
E_0x1cb99f0 .event posedge, v0x1d424a0_0;
S_0x1d43390 .scope task, "reset_test" "reset_test" 3 65, 3 65 0, S_0x1d42e30;
 .timescale -12 -12;
v0x1d435b0_0 .var/2u "arfail", 0 0;
v0x1d43690_0 .var "async", 0 0;
v0x1d43750_0 .var/2u "datafail", 0 0;
v0x1d437f0_0 .var/2u "srfail", 0 0;
E_0x1d24b30 .event negedge, v0x1d424a0_0;
TD_tb.stim1.reset_test ;
    %wait E_0x1cb99f0;
    %wait E_0x1cb99f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d44280_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1cb99f0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x1d24b30;
    %load/vec4 v0x1d44320_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1d43750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d44280_0, 0;
    %wait E_0x1cb99f0;
    %load/vec4 v0x1d44320_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1d435b0_0, 0, 1;
    %wait E_0x1cb99f0;
    %load/vec4 v0x1d44320_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1d437f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d44280_0, 0;
    %load/vec4 v0x1d437f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 79 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x1d435b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x1d43690_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x1d43750_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x1d43690_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 81 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x1d438b0 .scope task, "wavedrom_start" "wavedrom_start" 3 92, 3 92 0, S_0x1d42e30;
 .timescale -12 -12;
v0x1d43a90_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1d43b70 .scope task, "wavedrom_stop" "wavedrom_stop" 3 95, 3 95 0, S_0x1d42e30;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1d44600 .scope module, "top_module1" "top_module" 3 215, 4 1 0, S_0x1d18680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "bump_left";
    .port_info 3 /INPUT 1 "bump_right";
    .port_info 4 /INPUT 1 "ground";
    .port_info 5 /INPUT 1 "dig";
    .port_info 6 /OUTPUT 1 "walk_left";
    .port_info 7 /OUTPUT 1 "walk_right";
    .port_info 8 /OUTPUT 1 "aaah";
    .port_info 9 /OUTPUT 1 "digging";
enum0x1cbbfc0 .enum4 (3)
   "STATE_WALK_LEFT" 3'b000,
   "STATE_WALK_RIGHT" 3'b001,
   "STATE_FALL_LEFT" 3'b010,
   "STATE_FALL_RIGHT" 3'b011,
   "STATE_DIG_LEFT" 3'b100,
   "STATE_DIG_RIGHT" 3'b101
 ;
v0x1d449c0_0 .var "aaah", 0 0;
v0x1d44aa0_0 .net "areset", 0 0, L_0x1d02bd0;  alias, 1 drivers
v0x1d44bb0_0 .net "bump_left", 0 0, v0x1d43e10_0;  alias, 1 drivers
v0x1d44ca0_0 .net "bump_right", 0 0, v0x1d43eb0_0;  alias, 1 drivers
v0x1d44d90_0 .net "clk", 0 0, v0x1d461f0_0;  alias, 1 drivers
v0x1d44ed0_0 .net "dig", 0 0, v0x1d440e0_0;  alias, 1 drivers
v0x1d44fc0_0 .var "digging", 0 0;
v0x1d45060_0 .net "ground", 0 0, v0x1d441b0_0;  alias, 1 drivers
v0x1d45150_0 .var "next_state", 2 0;
v0x1d452a0_0 .var "state", 2 0;
v0x1d45380_0 .var "walk_left", 0 0;
v0x1d45440_0 .var "walk_right", 0 0;
E_0x1d24e50 .event anyedge, v0x1d452a0_0;
E_0x1d44930/0 .event anyedge, v0x1d452a0_0, v0x1d426e0_0, v0x1d42560_0, v0x1d42320_0;
E_0x1d44930/1 .event anyedge, v0x1d423e0_0;
E_0x1d44930 .event/or E_0x1d44930/0, E_0x1d44930/1;
S_0x1d456a0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 229, 3 229 0, S_0x1d18680;
 .timescale -12 -12;
E_0x1d45830 .event anyedge, v0x1d465b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1d465b0_0;
    %nor/r;
    %assign/vec4 v0x1d465b0_0, 0;
    %wait E_0x1d45830;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1d42e30;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d44280_0, 0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d440e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d441b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d43eb0_0, 0;
    %assign/vec4 v0x1d43e10_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d43690_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x1d43390;
    %join;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d44280_0, 0;
    %wait E_0x1cb99f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d44280_0, 0;
    %wait E_0x1d24b30;
    %fork t_1, S_0x1d43050;
    %jmp t_0;
    .scope S_0x1d43050;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1d43290_0, 0, 32;
T_4.0 ; Top of for-loop 
    %load/vec4 v0x1d43290_0;
    %cmpi/s 14, 0, 32;
    %jmp/0xz T_4.1, 5;
    %wait E_0x1cb99f0;
    %load/vec4 v0x1d43ff0_0;
    %pushi/vec4 52, 0, 35;
    %load/vec4 v0x1d43290_0;
    %pad/s 34;
    %muli 4, 0, 34;
    %pad/s 35;
    %sub;
    %part/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1d440e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d441b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d43eb0_0, 0;
    %assign/vec4 v0x1d43e10_0, 0;
T_4.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d43290_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1d43290_0, 0, 32;
    %jmp T_4.0;
T_4.1 ; for-loop exit label
    %end;
    .scope S_0x1d42e30;
t_0 %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1d43b70;
    %join;
    %pushi/vec4 400, 0, 32;
T_4.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.4, 5;
    %jmp/1 T_4.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1cd9060;
    %vpi_func 3 134 "$random" 32 {0 0 0};
    %vpi_func 3 134 "$random" 32 {0 0 0};
    %and;
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x1d43e10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d43eb0_0, 0;
    %assign/vec4 v0x1d440e0_0, 0;
    %vpi_func 3 135 "$random" 32 {0 0 0};
    %pushi/vec4 7, 0, 32;
    %and;
    %or/r;
    %assign/vec4 v0x1d441b0_0, 0;
    %vpi_func 3 136 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0x1d44280_0, 0;
    %jmp T_4.3;
T_4.4 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 139 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1ccdf40;
T_5 ;
Ewait_0 .event/or E_0x1cd8e10, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x1d42880_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %jmp T_5.6;
T_5.0 ;
    %load/vec4 v0x1d426e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1d427a0_0, 0, 3;
    %jmp T_5.8;
T_5.7 ;
    %load/vec4 v0x1d42560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x1d427a0_0, 0, 3;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x1d42320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.11, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1d427a0_0, 0, 3;
    %jmp T_5.12;
T_5.11 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1d427a0_0, 0, 3;
T_5.12 ;
T_5.10 ;
T_5.8 ;
    %jmp T_5.6;
T_5.1 ;
    %load/vec4 v0x1d426e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.13, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x1d427a0_0, 0, 3;
    %jmp T_5.14;
T_5.13 ;
    %load/vec4 v0x1d42560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x1d427a0_0, 0, 3;
    %jmp T_5.16;
T_5.15 ;
    %load/vec4 v0x1d423e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.17, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1d427a0_0, 0, 3;
    %jmp T_5.18;
T_5.17 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1d427a0_0, 0, 3;
T_5.18 ;
T_5.16 ;
T_5.14 ;
    %jmp T_5.6;
T_5.2 ;
    %load/vec4 v0x1d426e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.19, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_5.20, 8;
T_5.19 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_5.20, 8;
 ; End of false expr.
    %blend;
T_5.20;
    %pad/s 3;
    %store/vec4 v0x1d427a0_0, 0, 3;
    %jmp T_5.6;
T_5.3 ;
    %load/vec4 v0x1d426e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.21, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.22, 8;
T_5.21 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_5.22, 8;
 ; End of false expr.
    %blend;
T_5.22;
    %pad/s 3;
    %store/vec4 v0x1d427a0_0, 0, 3;
    %jmp T_5.6;
T_5.4 ;
    %load/vec4 v0x1d426e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.23, 8;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_5.24, 8;
T_5.23 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_5.24, 8;
 ; End of false expr.
    %blend;
T_5.24;
    %pad/s 3;
    %store/vec4 v0x1d427a0_0, 0, 3;
    %jmp T_5.6;
T_5.5 ;
    %load/vec4 v0x1d426e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.25, 8;
    %pushi/vec4 5, 0, 32;
    %jmp/1 T_5.26, 8;
T_5.25 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_5.26, 8;
 ; End of false expr.
    %blend;
T_5.26;
    %pad/s 3;
    %store/vec4 v0x1d427a0_0, 0, 3;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x1ccdf40;
T_6 ;
    %wait E_0x1cda1d0;
    %load/vec4 v0x1d42260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1d42880_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x1d427a0_0;
    %assign/vec4 v0x1d42880_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1d44600;
T_7 ;
    %wait E_0x1d44930;
    %load/vec4 v0x1d452a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1d45150_0, 0, 3;
    %jmp T_7.7;
T_7.0 ;
    %load/vec4 v0x1d45060_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.8, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1d45150_0, 0, 3;
    %jmp T_7.9;
T_7.8 ;
    %load/vec4 v0x1d44ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.10, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x1d45150_0, 0, 3;
    %jmp T_7.11;
T_7.10 ;
    %load/vec4 v0x1d44bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.12, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1d45150_0, 0, 3;
    %jmp T_7.13;
T_7.12 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1d45150_0, 0, 3;
T_7.13 ;
T_7.11 ;
T_7.9 ;
    %jmp T_7.7;
T_7.1 ;
    %load/vec4 v0x1d45060_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.14, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x1d45150_0, 0, 3;
    %jmp T_7.15;
T_7.14 ;
    %load/vec4 v0x1d44ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.16, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x1d45150_0, 0, 3;
    %jmp T_7.17;
T_7.16 ;
    %load/vec4 v0x1d44ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.18, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1d45150_0, 0, 3;
    %jmp T_7.19;
T_7.18 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1d45150_0, 0, 3;
T_7.19 ;
T_7.17 ;
T_7.15 ;
    %jmp T_7.7;
T_7.2 ;
    %load/vec4 v0x1d45060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.20, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1d45150_0, 0, 3;
    %jmp T_7.21;
T_7.20 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1d45150_0, 0, 3;
T_7.21 ;
    %jmp T_7.7;
T_7.3 ;
    %load/vec4 v0x1d45060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.22, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1d45150_0, 0, 3;
    %jmp T_7.23;
T_7.22 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x1d45150_0, 0, 3;
T_7.23 ;
    %jmp T_7.7;
T_7.4 ;
    %load/vec4 v0x1d45060_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.24, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1d45150_0, 0, 3;
    %jmp T_7.25;
T_7.24 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x1d45150_0, 0, 3;
T_7.25 ;
    %jmp T_7.7;
T_7.5 ;
    %load/vec4 v0x1d45060_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.26, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x1d45150_0, 0, 3;
    %jmp T_7.27;
T_7.26 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x1d45150_0, 0, 3;
T_7.27 ;
    %jmp T_7.7;
T_7.7 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x1d44600;
T_8 ;
    %wait E_0x1cda1d0;
    %load/vec4 v0x1d44aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1d452a0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x1d45150_0;
    %assign/vec4 v0x1d452a0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x1d44600;
T_9 ;
    %wait E_0x1d24e50;
    %load/vec4 v0x1d452a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d45380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d45440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d449c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d44fc0_0, 0, 1;
    %jmp T_9.7;
T_9.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d45380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d45440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d449c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d44fc0_0, 0, 1;
    %jmp T_9.7;
T_9.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d45380_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d45440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d449c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d44fc0_0, 0, 1;
    %jmp T_9.7;
T_9.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d45380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d45440_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d449c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d44fc0_0, 0, 1;
    %jmp T_9.7;
T_9.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d45380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d45440_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d449c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d44fc0_0, 0, 1;
    %jmp T_9.7;
T_9.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d45380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d45440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d449c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d44fc0_0, 0, 1;
    %jmp T_9.7;
T_9.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d45380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d45440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d449c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d44fc0_0, 0, 1;
    %jmp T_9.7;
T_9.7 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x1d18680;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d461f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d465b0_0, 0, 1;
    %end;
    .thread T_10, $init;
    .scope S_0x1d18680;
T_11 ;
T_11.0 ;
    %delay 5, 0;
    %load/vec4 v0x1d461f0_0;
    %inv;
    %store/vec4 v0x1d461f0_0, 0, 1;
    %jmp T_11.0;
T_11.1 ;
    %end;
    .thread T_11;
    .scope S_0x1d18680;
T_12 ;
    %vpi_call/w 3 187 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 188 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1d43f50_0, v0x1d466f0_0, v0x1d461f0_0, v0x1d45f80_0, v0x1d460b0_0, v0x1d46150_0, v0x1d46470_0, v0x1d46290_0, v0x1d46830_0, v0x1d46790_0, v0x1d469d0_0, v0x1d46900_0, v0x1d45ee0_0, v0x1d45e40_0, v0x1d463d0_0, v0x1d46330_0 {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x1d18680;
T_13 ;
    %load/vec4 v0x1d46510_0;
    %parti/u 32, 256, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0x1d46510_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1d46510_0;
    %parti/u 32, 224, 32;
    %vpi_call/w 3 238 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "walk_left", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_13.1;
T_13.0 ;
    %vpi_call/w 3 239 "$display", "Hint: Output '%s' has no mismatches.", "walk_left" {0 0 0};
T_13.1 ;
    %load/vec4 v0x1d46510_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %load/vec4 v0x1d46510_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1d46510_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 240 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "walk_right", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_13.3;
T_13.2 ;
    %vpi_call/w 3 241 "$display", "Hint: Output '%s' has no mismatches.", "walk_right" {0 0 0};
T_13.3 ;
    %load/vec4 v0x1d46510_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.4, 4;
    %load/vec4 v0x1d46510_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d46510_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 242 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "aaah", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_13.5;
T_13.4 ;
    %vpi_call/w 3 243 "$display", "Hint: Output '%s' has no mismatches.", "aaah" {0 0 0};
T_13.5 ;
    %load/vec4 v0x1d46510_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %load/vec4 v0x1d46510_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1d46510_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 244 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "digging", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_13.7;
T_13.6 ;
    %vpi_call/w 3 245 "$display", "Hint: Output '%s' has no mismatches.", "digging" {0 0 0};
T_13.7 ;
    %load/vec4 v0x1d46510_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0x1d46510_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 247 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 248 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1d46510_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0x1d46510_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 249 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_13, $final;
    .scope S_0x1d18680;
T_14 ;
    %wait E_0x1cd9060;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d46510_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d46510_0, 4, 32;
    %load/vec4 v0x1d46650_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x1d46510_0;
    %parti/u 32, 320, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %vpi_func 3 260 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 288, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d46510_0, 4, 32;
T_14.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d46510_0;
    %pushi/vec4 320, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 320, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d46510_0, 4, 32;
T_14.0 ;
    %load/vec4 v0x1d46830_0;
    %load/vec4 v0x1d46830_0;
    %load/vec4 v0x1d46790_0;
    %xor;
    %load/vec4 v0x1d46830_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_14.4, 6;
    %load/vec4 v0x1d46510_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.6, 4;
    %vpi_func 3 264 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d46510_0, 4, 32;
T_14.6 ;
    %load/vec4 v0x1d46510_0;
    %parti/u 32, 256, 32;
    %addi 1, 0, 32;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d46510_0, 4, 32;
T_14.4 ;
    %load/vec4 v0x1d469d0_0;
    %load/vec4 v0x1d469d0_0;
    %load/vec4 v0x1d46900_0;
    %xor;
    %load/vec4 v0x1d469d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_14.8, 6;
    %load/vec4 v0x1d46510_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.10, 4;
    %vpi_func 3 267 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d46510_0, 4, 32;
T_14.10 ;
    %load/vec4 v0x1d46510_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d46510_0, 4, 32;
T_14.8 ;
    %load/vec4 v0x1d45ee0_0;
    %load/vec4 v0x1d45ee0_0;
    %load/vec4 v0x1d45e40_0;
    %xor;
    %load/vec4 v0x1d45ee0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_14.12, 6;
    %load/vec4 v0x1d46510_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.14, 4;
    %vpi_func 3 270 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d46510_0, 4, 32;
T_14.14 ;
    %load/vec4 v0x1d46510_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d46510_0, 4, 32;
T_14.12 ;
    %load/vec4 v0x1d463d0_0;
    %load/vec4 v0x1d463d0_0;
    %load/vec4 v0x1d46330_0;
    %xor;
    %load/vec4 v0x1d463d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_14.16, 6;
    %load/vec4 v0x1d46510_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.18, 4;
    %vpi_func 3 273 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d46510_0, 4, 32;
T_14.18 ;
    %load/vec4 v0x1d46510_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d46510_0, 4, 32;
T_14.16 ;
    %jmp T_14;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/lemmings3/lemmings3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/human/lemmings3/iter0/response3/top_module.sv";
