<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RUR_NatsuRobo2022: C:/stm32/workspace/NatsuRobo2022/Sugoroku/lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">RUR_NatsuRobo2022
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_414748e41037e74ddb9551ca5eeaf77a.html">NatsuRobo2022</a></li><li class="navelem"><a class="el" href="dir_e8400f7ba17cec6ba04b9ed800c6a70d.html">Sugoroku</a></li><li class="navelem"><a class="el" href="dir_efaa1192ba9feabeb1f2c2d54a007975.html">lib</a></li><li class="navelem"><a class="el" href="dir_3c0a9bf22cb82149662be5730f37751e.html">STM32F4xx_StdPeriph_Driver</a></li><li class="navelem"><a class="el" href="dir_85129cd0b4a922475d03bbe787856d92.html">src</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">stm32f4xx_fsmc.c</div></div>
</div><!--header-->
<div class="contents">
<a href="stm32f4xx__fsmc_8c.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span> </div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="comment">/* Includes ------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="preprocessor">#include &quot;<a class="code" href="stm32f4xx__fsmc_8h.html">stm32f4xx_fsmc.h</a>&quot;</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="preprocessor">#include &quot;<a class="code" href="stm32f4xx__rcc_8h.html">stm32f4xx_rcc.h</a>&quot;</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span> </div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="comment">/* Private typedef -----------------------------------------------------------*/</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="group___f_s_m_c.html#gacf8fe8a218da68e86c3cdc05fb44c0dd">   48</a></span><span class="keyword">const</span> <a class="code hl_struct" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html">FSMC_NORSRAMTimingInitTypeDef</a> <a class="code hl_variable" href="group___f_s_m_c.html#gacf8fe8a218da68e86c3cdc05fb44c0dd">FSMC_DefaultTimingStruct</a> = {0x0F, <span class="comment">/* FSMC_AddressSetupTime */</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span>                                                                0x0F, <span class="comment">/* FSMC_AddressHoldTime */</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span>                                                                0xFF, <span class="comment">/* FSMC_DataSetupTime */</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span>                                                                0x0F, <span class="comment">/* FSMC_BusTurnAroundDuration */</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span>                                                                0x0F, <span class="comment">/* FSMC_CLKDivision */</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span>                                                                0x0F, <span class="comment">/* FSMC_DataLatency */</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span>                                                                <a class="code hl_define" href="group___f_s_m_c___access___mode.html#gae0f299b51c12257311694c4a8f5c00c3">FSMC_AccessMode_A</a> <span class="comment">/* FSMC_AccessMode */</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span>                                                               };</div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="comment">/* Private define ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span> </div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="comment">/* --------------------- FSMC registers bit mask ---------------------------- */</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="comment">/* FSMC BCRx Mask */</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="group___f_s_m_c.html#ga74722cb031b5a30c066e627474507e1e">   60</a></span><span class="preprocessor">#define BCR_MBKEN_SET          ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="group___f_s_m_c.html#ga6190926e03187065960cdbe9353632be">   61</a></span><span class="preprocessor">#define BCR_MBKEN_RESET        ((uint32_t)0x000FFFFE)</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="group___f_s_m_c.html#ga298d32354d8909737fa2db42cec1d343">   62</a></span><span class="preprocessor">#define BCR_FACCEN_SET         ((uint32_t)0x00000040)</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span> </div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="comment">/* FSMC PCRx Mask */</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno"><a class="line" href="group___f_s_m_c.html#ga99ff48346c662edaacb98c754dbe8ce1">   65</a></span><span class="preprocessor">#define PCR_PBKEN_SET          ((uint32_t)0x00000004)</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="group___f_s_m_c.html#ga3c5233208c7403c4ab1751912519fb2b">   66</a></span><span class="preprocessor">#define PCR_PBKEN_RESET        ((uint32_t)0x000FFFFB)</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="group___f_s_m_c.html#ga77fb3dbb94b45bf205281a3b8c7c57db">   67</a></span><span class="preprocessor">#define PCR_ECCEN_SET          ((uint32_t)0x00000040)</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="group___f_s_m_c.html#ga5d750aba62d7faea82ce2b133f3ba84e">   68</a></span><span class="preprocessor">#define PCR_ECCEN_RESET        ((uint32_t)0x000FFFBF)</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="group___f_s_m_c.html#gaf02a07b484782f398b0684f0f0372f2f">   69</a></span><span class="preprocessor">#define PCR_MEMORYTYPE_NAND    ((uint32_t)0x00000008)</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span> </div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="comment">/* Private macro -------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="comment">/* Private variables ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="comment">/* Private function prototypes -----------------------------------------------*/</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="comment">/* Private functions ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span> </div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno"><a class="line" href="group___f_s_m_c.html#gaab3e6648e8a584e73785361ac960eded">  129</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___f_s_m_c___group1.html#gaab3e6648e8a584e73785361ac960eded">FSMC_NORSRAMDeInit</a>(uint32_t FSMC_Bank)</div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span>{</div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span>  <span class="comment">/* Check the parameter */</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_s_m_c___exported___constants.html#ga3e3bed3dd83d38e63f11ac4cbcb87304">IS_FSMC_NORSRAM_BANK</a>(FSMC_Bank));</div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span>  </div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span>  <span class="comment">/* FSMC_Bank1_NORSRAM1 */</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span>  <span class="keywordflow">if</span>(FSMC_Bank == <a class="code hl_define" href="group___f_s_m_c___n_o_r_s_r_a_m___bank.html#ga514a05828041fa1a13d464c9e4a0a4a9">FSMC_Bank1_NORSRAM1</a>)</div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span>  {</div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span>    FSMC_Bank1-&gt;BTCR[FSMC_Bank] = 0x000030DB;    </div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span>  }</div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span>  <span class="comment">/* FSMC_Bank1_NORSRAM2,  FSMC_Bank1_NORSRAM3 or FSMC_Bank1_NORSRAM4 */</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span>  {   </div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span>    FSMC_Bank1-&gt;BTCR[FSMC_Bank] = 0x000030D2; </div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span>  }</div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span>  FSMC_Bank1-&gt;BTCR[FSMC_Bank + 1] = 0x0FFFFFFF;</div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span>  FSMC_Bank1E-&gt;BWTR[FSMC_Bank] = 0x0FFFFFFF;  </div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span>}</div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span> </div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno"><a class="line" href="group___f_s_m_c.html#ga9c27816e8b17394c9ee1ce9298917b4a">  156</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___f_s_m_c___group1.html#ga9c27816e8b17394c9ee1ce9298917b4a">FSMC_NORSRAMInit</a>(<a class="code hl_struct" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html">FSMC_NORSRAMInitTypeDef</a>* FSMC_NORSRAMInitStruct)</div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span>{ </div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span>  uint32_t tmpbcr = 0, tmpbtr = 0, tmpbwr = 0;</div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span> </div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_s_m_c___exported___constants.html#ga3e3bed3dd83d38e63f11ac4cbcb87304">IS_FSMC_NORSRAM_BANK</a>(FSMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a7fcd864461cf0d1cf83b62fa2b4d3f86">FSMC_Bank</a>));</div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_s_m_c___data___address___bus___multiplexing.html#ga546fcab8c1b751b4a959ba2ce5b35d79">IS_FSMC_MUX</a>(FSMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#af4ff95085d3bb39e34c2f88ca3140ce5">FSMC_DataAddressMux</a>));</div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_s_m_c___memory___type.html#ga255cd500e141f4ac024cf5f896921233">IS_FSMC_MEMORY</a>(FSMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a979ad605c6a63923e060576ee01e888d">FSMC_MemoryType</a>));</div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_s_m_c___data___width.html#ga003d52b62f5950fb041f73f15ce20171">IS_FSMC_MEMORY_WIDTH</a>(FSMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a1791c771ff86f5dc5422040409517e9d">FSMC_MemoryDataWidth</a>));</div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_s_m_c___burst___access___mode.html#gaf8736659c5064c3c03753d7874401e71">IS_FSMC_BURSTMODE</a>(FSMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#aec0bfff5c934c251c21450a50f5bdb79">FSMC_BurstAccessMode</a>));</div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_s_m_c___asynchronous_wait.html#ga52d579de825316ee058baf11bfb749d6">IS_FSMC_ASYNWAIT</a>(FSMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#ac350cc34377fe3d5f882a6801bab1ac9">FSMC_AsynchronousWait</a>));</div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_s_m_c___wait___signal___polarity.html#gabc5321807d5184fe5cdb7848e1be7bc6">IS_FSMC_WAIT_POLARITY</a>(FSMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a5d4d76594fc201943b51095e3ef34791">FSMC_WaitSignalPolarity</a>));</div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_s_m_c___wrap___mode.html#ga0751d74b7fb1e17f6cedea091e8ebfc8">IS_FSMC_WRAP_MODE</a>(FSMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a7e201c17bf7c5f6cc69fb6de29c8b024">FSMC_WrapMode</a>));</div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_s_m_c___wait___timing.html#ga3edb40c756afa8bb78550b7e22ded093">IS_FSMC_WAIT_SIGNAL_ACTIVE</a>(FSMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a71c6e7cc8e7e1a8fd0562960ffd23e88">FSMC_WaitSignalActive</a>));</div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_s_m_c___write___operation.html#ga87fc20d11761caa66c3e7d77a3a7d3e3">IS_FSMC_WRITE_OPERATION</a>(FSMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a596793d1735c4e38c87e3bf91d986370">FSMC_WriteOperation</a>));</div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_s_m_c___wait___signal.html#gae617db4f15c82850d4f5c927f9a7db3e">IS_FSMC_WAITE_SIGNAL</a>(FSMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#aedbc7df3ff61cc93a910a64dc53c932b">FSMC_WaitSignal</a>));</div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_s_m_c___extended___mode.html#ga79849ea07bf2a8f09989a6babd9e66e2">IS_FSMC_EXTENDED_MODE</a>(FSMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#af33d0076b5bfea3a66e388ed7f3eb3f3">FSMC_ExtendedMode</a>));</div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_s_m_c___write___burst.html#gab7b03a33fab765827832abbf07d01a10">IS_FSMC_WRITE_BURST</a>(FSMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#adac3756711f2d76e56a8cbcb7a03843d">FSMC_WriteBurst</a>));  </div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_s_m_c___address___setup___time.html#ga8b77d090338011abc1be7f4a420e2d8f">IS_FSMC_ADDRESS_SETUP_TIME</a>(FSMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a33f8e281b9ff3187906309d005b4159e">FSMC_ReadWriteTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a2ba90f4ec16bc38a2c4fa29c593b713b">FSMC_AddressSetupTime</a>));</div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_s_m_c___address___hold___time.html#gae7d031a5b95ad00acf67e9bc95064998">IS_FSMC_ADDRESS_HOLD_TIME</a>(FSMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a33f8e281b9ff3187906309d005b4159e">FSMC_ReadWriteTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a917b227ccb0a765791897ce3647ab26b">FSMC_AddressHoldTime</a>));</div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_s_m_c___data___setup___time.html#ga3d923de775489e844913b29e77e8cca7">IS_FSMC_DATASETUP_TIME</a>(FSMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a33f8e281b9ff3187906309d005b4159e">FSMC_ReadWriteTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#aaa0a9178766adeed424d5c4eb728d1b1">FSMC_DataSetupTime</a>));</div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_s_m_c___bus___turn__around___duration.html#ga9ec626f30679a18af91bf48c52d9260d">IS_FSMC_TURNAROUND_TIME</a>(FSMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a33f8e281b9ff3187906309d005b4159e">FSMC_ReadWriteTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a3d98d57618e46ec6aa5d876dcc047d32">FSMC_BusTurnAroundDuration</a>));</div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_s_m_c___c_l_k___division.html#ga9e5321b02ea049fd076ba705acd06b5f">IS_FSMC_CLK_DIV</a>(FSMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a33f8e281b9ff3187906309d005b4159e">FSMC_ReadWriteTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a251b439331b82eecea58aa3f8882ea15">FSMC_CLKDivision</a>));</div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_s_m_c___data___latency.html#ga1ab8659a9631d8bb4f57d8be8580155c">IS_FSMC_DATA_LATENCY</a>(FSMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a33f8e281b9ff3187906309d005b4159e">FSMC_ReadWriteTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#abc33886615fc3627448aa2dba11cfc77">FSMC_DataLatency</a>));</div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_s_m_c___access___mode.html#ga1844335f297ea30e9d7fae09ce562092">IS_FSMC_ACCESS_MODE</a>(FSMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a33f8e281b9ff3187906309d005b4159e">FSMC_ReadWriteTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a261d043a19cecf77e6859403be204efc">FSMC_AccessMode</a>)); </div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span> </div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span>  <span class="comment">/* Get the BTCR register value */</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span>  tmpbcr = FSMC_Bank1-&gt;BTCR[FSMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a7fcd864461cf0d1cf83b62fa2b4d3f86">FSMC_Bank</a>];</div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span> </div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span>  <span class="comment">/* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WRAPMOD, WAITCFG, WREN,</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="comment">           WAITEN, EXTMOD, ASYNCWAIT, CBURSTRW and CCLKEN bits */</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span>  tmpbcr &amp;= ((uint32_t)~(FSMC_BCR1_MBKEN    | FSMC_BCR1_MUXEN    | FSMC_BCR1_MTYP     | \</div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span>                         FSMC_BCR1_MWID      | FSMC_BCR1_FACCEN   | FSMC_BCR1_BURSTEN  | \</div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span>                         FSMC_BCR1_WAITPOL   | FSMC_BCR1_WRAPMOD  | FSMC_BCR1_WAITCFG  | \</div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span>                         FSMC_BCR1_WREN      | FSMC_BCR1_WAITEN   | FSMC_BCR1_EXTMOD   | \</div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span>                         FSMC_BCR1_ASYNCWAIT | FSMC_BCR1_CBURSTRW));</div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span> </div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span>  <span class="comment">/* Bank1 NOR/SRAM control register configuration */</span> </div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span>  tmpbcr |= (uint32_t)FSMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#af4ff95085d3bb39e34c2f88ca3140ce5">FSMC_DataAddressMux</a> |</div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span>            FSMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a979ad605c6a63923e060576ee01e888d">FSMC_MemoryType</a> |</div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span>            FSMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a1791c771ff86f5dc5422040409517e9d">FSMC_MemoryDataWidth</a> |</div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span>            FSMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#aec0bfff5c934c251c21450a50f5bdb79">FSMC_BurstAccessMode</a> |</div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span>            FSMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#ac350cc34377fe3d5f882a6801bab1ac9">FSMC_AsynchronousWait</a> |</div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span>            FSMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a5d4d76594fc201943b51095e3ef34791">FSMC_WaitSignalPolarity</a> |</div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span>            FSMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a7e201c17bf7c5f6cc69fb6de29c8b024">FSMC_WrapMode</a> |</div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span>            FSMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a71c6e7cc8e7e1a8fd0562960ffd23e88">FSMC_WaitSignalActive</a> |</div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span>            FSMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a596793d1735c4e38c87e3bf91d986370">FSMC_WriteOperation</a> |</div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span>            FSMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#aedbc7df3ff61cc93a910a64dc53c932b">FSMC_WaitSignal</a> |</div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span>            FSMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#af33d0076b5bfea3a66e388ed7f3eb3f3">FSMC_ExtendedMode</a> |</div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span>            FSMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#adac3756711f2d76e56a8cbcb7a03843d">FSMC_WriteBurst</a>;</div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span>            </div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span>  FSMC_Bank1-&gt;BTCR[FSMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a7fcd864461cf0d1cf83b62fa2b4d3f86">FSMC_Bank</a>] = tmpbcr;</div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span>  </div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span>  <span class="keywordflow">if</span>(FSMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a979ad605c6a63923e060576ee01e888d">FSMC_MemoryType</a> == <a class="code hl_define" href="group___f_s_m_c___memory___type.html#ga8b9390abe7c281947c550bf4365649e5">FSMC_MemoryType_NOR</a>)</div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span>  {</div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span>    FSMC_Bank1-&gt;BTCR[FSMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a7fcd864461cf0d1cf83b62fa2b4d3f86">FSMC_Bank</a>] |= (uint32_t)<a class="code hl_define" href="group___f_s_m_c.html#ga298d32354d8909737fa2db42cec1d343">BCR_FACCEN_SET</a>;</div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span>  }</div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span>  </div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span>  <span class="comment">/* Get the BTCR register value */</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span>  tmpbtr = FSMC_Bank1-&gt;BTCR[FSMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a7fcd864461cf0d1cf83b62fa2b4d3f86">FSMC_Bank</a>+1];</div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span> </div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span>  <span class="comment">/* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span>  tmpbtr &amp;= ((uint32_t)~(FSMC_BTR1_ADDSET | FSMC_BTR1_ADDHLD | FSMC_BTR1_DATAST | \</div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span>                       FSMC_BTR1_BUSTURN | FSMC_BTR1_CLKDIV | FSMC_BTR1_DATLAT | \</div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span>                       FSMC_BTR1_ACCMOD));</div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span>                       </div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span>  <span class="comment">/* Bank1 NOR/SRAM timing register configuration */</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span>  tmpbtr |= (uint32_t)FSMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a33f8e281b9ff3187906309d005b4159e">FSMC_ReadWriteTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a2ba90f4ec16bc38a2c4fa29c593b713b">FSMC_AddressSetupTime</a> |</div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span>            (FSMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a33f8e281b9ff3187906309d005b4159e">FSMC_ReadWriteTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a917b227ccb0a765791897ce3647ab26b">FSMC_AddressHoldTime</a> &lt;&lt; 4) |</div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span>            (FSMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a33f8e281b9ff3187906309d005b4159e">FSMC_ReadWriteTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#aaa0a9178766adeed424d5c4eb728d1b1">FSMC_DataSetupTime</a> &lt;&lt; 8) |</div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span>            (FSMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a33f8e281b9ff3187906309d005b4159e">FSMC_ReadWriteTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a3d98d57618e46ec6aa5d876dcc047d32">FSMC_BusTurnAroundDuration</a> &lt;&lt; 16) |</div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span>            (FSMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a33f8e281b9ff3187906309d005b4159e">FSMC_ReadWriteTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a251b439331b82eecea58aa3f8882ea15">FSMC_CLKDivision</a> &lt;&lt; 20) |</div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span>            (FSMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a33f8e281b9ff3187906309d005b4159e">FSMC_ReadWriteTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#abc33886615fc3627448aa2dba11cfc77">FSMC_DataLatency</a> &lt;&lt; 24) |</div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span>             FSMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a33f8e281b9ff3187906309d005b4159e">FSMC_ReadWriteTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a261d043a19cecf77e6859403be204efc">FSMC_AccessMode</a>;</div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span>            </div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span>  FSMC_Bank1-&gt;BTCR[FSMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a7fcd864461cf0d1cf83b62fa2b4d3f86">FSMC_Bank</a>+1] = tmpbtr;</div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span>    </div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span>  <span class="comment">/* Bank1 NOR/SRAM timing register for write configuration, if extended mode is used */</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span>  <span class="keywordflow">if</span>(FSMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#af33d0076b5bfea3a66e388ed7f3eb3f3">FSMC_ExtendedMode</a> == <a class="code hl_define" href="group___f_s_m_c___extended___mode.html#gaef9ff4c81a52fdb0471d2c4422271d2a">FSMC_ExtendedMode_Enable</a>)</div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span>  {</div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span>    <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_s_m_c___address___setup___time.html#ga8b77d090338011abc1be7f4a420e2d8f">IS_FSMC_ADDRESS_SETUP_TIME</a>(FSMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#ac62cf7426a933ce6aa6efc3a8e82dac1">FSMC_WriteTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a2ba90f4ec16bc38a2c4fa29c593b713b">FSMC_AddressSetupTime</a>));</div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span>    <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_s_m_c___address___hold___time.html#gae7d031a5b95ad00acf67e9bc95064998">IS_FSMC_ADDRESS_HOLD_TIME</a>(FSMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#ac62cf7426a933ce6aa6efc3a8e82dac1">FSMC_WriteTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a917b227ccb0a765791897ce3647ab26b">FSMC_AddressHoldTime</a>));</div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span>    <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_s_m_c___data___setup___time.html#ga3d923de775489e844913b29e77e8cca7">IS_FSMC_DATASETUP_TIME</a>(FSMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#ac62cf7426a933ce6aa6efc3a8e82dac1">FSMC_WriteTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#aaa0a9178766adeed424d5c4eb728d1b1">FSMC_DataSetupTime</a>));</div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span>    <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_s_m_c___bus___turn__around___duration.html#ga9ec626f30679a18af91bf48c52d9260d">IS_FSMC_TURNAROUND_TIME</a>(FSMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#ac62cf7426a933ce6aa6efc3a8e82dac1">FSMC_WriteTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a3d98d57618e46ec6aa5d876dcc047d32">FSMC_BusTurnAroundDuration</a>));</div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span>    <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_s_m_c___access___mode.html#ga1844335f297ea30e9d7fae09ce562092">IS_FSMC_ACCESS_MODE</a>(FSMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#ac62cf7426a933ce6aa6efc3a8e82dac1">FSMC_WriteTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a261d043a19cecf77e6859403be204efc">FSMC_AccessMode</a>));</div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span>    </div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span>    <span class="comment">/* Get the BWTR register value */</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span>    tmpbwr = FSMC_Bank1E-&gt;BWTR[FSMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a7fcd864461cf0d1cf83b62fa2b4d3f86">FSMC_Bank</a>];</div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span>    </div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span>    <span class="comment">/* Clear ADDSET, ADDHLD, DATAST, BUSTURN, and ACCMOD bits */</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span>    tmpbwr &amp;= ((uint32_t)~(FSMC_BWTR1_ADDSET | FSMC_BWTR1_ADDHLD | FSMC_BWTR1_DATAST | \</div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span>                           FSMC_BWTR1_BUSTURN | FSMC_BWTR1_ACCMOD));</div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span>    </div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span>    tmpbwr |= (uint32_t)FSMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#ac62cf7426a933ce6aa6efc3a8e82dac1">FSMC_WriteTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a2ba90f4ec16bc38a2c4fa29c593b713b">FSMC_AddressSetupTime</a> |</div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span>                       (FSMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#ac62cf7426a933ce6aa6efc3a8e82dac1">FSMC_WriteTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a917b227ccb0a765791897ce3647ab26b">FSMC_AddressHoldTime</a> &lt;&lt; 4 )|</div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span>                       (FSMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#ac62cf7426a933ce6aa6efc3a8e82dac1">FSMC_WriteTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#aaa0a9178766adeed424d5c4eb728d1b1">FSMC_DataSetupTime</a> &lt;&lt; 8) |</div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span>                       (FSMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#ac62cf7426a933ce6aa6efc3a8e82dac1">FSMC_WriteTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a3d98d57618e46ec6aa5d876dcc047d32">FSMC_BusTurnAroundDuration</a> &lt;&lt; 16) |</div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span>                        FSMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#ac62cf7426a933ce6aa6efc3a8e82dac1">FSMC_WriteTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a261d043a19cecf77e6859403be204efc">FSMC_AccessMode</a>;</div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span>    </div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span>    FSMC_Bank1E-&gt;BWTR[FSMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a7fcd864461cf0d1cf83b62fa2b4d3f86">FSMC_Bank</a>] = tmpbwr;</div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span>  }</div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span>  {</div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span>    FSMC_Bank1E-&gt;BWTR[FSMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a7fcd864461cf0d1cf83b62fa2b4d3f86">FSMC_Bank</a>] = 0x0FFFFFFF;</div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span>  }</div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span>}</div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span> </div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno"><a class="line" href="group___f_s_m_c.html#gaf33e6dfc34f62d16a0cb416de9e83d28">  269</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___f_s_m_c___group1.html#gaf33e6dfc34f62d16a0cb416de9e83d28">FSMC_NORSRAMStructInit</a>(<a class="code hl_struct" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html">FSMC_NORSRAMInitTypeDef</a>* FSMC_NORSRAMInitStruct)</div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span>{  </div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span>  <span class="comment">/* Reset NOR/SRAM Init structure parameters values */</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span>  FSMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a7fcd864461cf0d1cf83b62fa2b4d3f86">FSMC_Bank</a> = <a class="code hl_define" href="group___f_s_m_c___n_o_r_s_r_a_m___bank.html#ga514a05828041fa1a13d464c9e4a0a4a9">FSMC_Bank1_NORSRAM1</a>;</div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span>  FSMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#af4ff95085d3bb39e34c2f88ca3140ce5">FSMC_DataAddressMux</a> = <a class="code hl_define" href="group___f_s_m_c___data___address___bus___multiplexing.html#ga1dd4d12e63aaf29dbb8ae4b613f2aa15">FSMC_DataAddressMux_Enable</a>;</div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span>  FSMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a979ad605c6a63923e060576ee01e888d">FSMC_MemoryType</a> = <a class="code hl_define" href="group___f_s_m_c___memory___type.html#ga8a24e8da42e67dcf6fb2f43659aa49cf">FSMC_MemoryType_SRAM</a>;</div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span>  FSMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a1791c771ff86f5dc5422040409517e9d">FSMC_MemoryDataWidth</a> = <a class="code hl_define" href="group___f_s_m_c___data___width.html#ga5753e089830f19af70a724766e3c329f">FSMC_MemoryDataWidth_8b</a>;</div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span>  FSMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#aec0bfff5c934c251c21450a50f5bdb79">FSMC_BurstAccessMode</a> = <a class="code hl_define" href="group___f_s_m_c___burst___access___mode.html#ga26fc544945415e350563a9b00684850c">FSMC_BurstAccessMode_Disable</a>;</div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span>  FSMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#ac350cc34377fe3d5f882a6801bab1ac9">FSMC_AsynchronousWait</a> = <a class="code hl_define" href="group___f_s_m_c___asynchronous_wait.html#ga36c0dad6fe6c0e01632d3312c8f4c4cb">FSMC_AsynchronousWait_Disable</a>;</div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span>  FSMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a5d4d76594fc201943b51095e3ef34791">FSMC_WaitSignalPolarity</a> = <a class="code hl_define" href="group___f_s_m_c___wait___signal___polarity.html#ga7dc72fdfc6225e5daa9b8efee8dff49f">FSMC_WaitSignalPolarity_Low</a>;</div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span>  FSMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a7e201c17bf7c5f6cc69fb6de29c8b024">FSMC_WrapMode</a> = <a class="code hl_define" href="group___f_s_m_c___wrap___mode.html#ga6041f0d3055ea3811a5a19560092f266">FSMC_WrapMode_Disable</a>;</div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span>  FSMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a71c6e7cc8e7e1a8fd0562960ffd23e88">FSMC_WaitSignalActive</a> = <a class="code hl_define" href="group___f_s_m_c___wait___timing.html#ga62c6855a7cc65b20024085f09cdc65e8">FSMC_WaitSignalActive_BeforeWaitState</a>;</div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span>  FSMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a596793d1735c4e38c87e3bf91d986370">FSMC_WriteOperation</a> = <a class="code hl_define" href="group___f_s_m_c___write___operation.html#ga2478beb6dd8861b34a16b8a57a795e56">FSMC_WriteOperation_Enable</a>;</div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span>  FSMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#aedbc7df3ff61cc93a910a64dc53c932b">FSMC_WaitSignal</a> = <a class="code hl_define" href="group___f_s_m_c___wait___signal.html#gaf809e339f1cdc9d0a815fd98712e9ee3">FSMC_WaitSignal_Enable</a>;</div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span>  FSMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#af33d0076b5bfea3a66e388ed7f3eb3f3">FSMC_ExtendedMode</a> = <a class="code hl_define" href="group___f_s_m_c___extended___mode.html#ga5a1f1acdc44328158f59012748980dd3">FSMC_ExtendedMode_Disable</a>;</div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span>  FSMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#adac3756711f2d76e56a8cbcb7a03843d">FSMC_WriteBurst</a> = <a class="code hl_define" href="group___f_s_m_c___write___burst.html#ga65a49ecd05b3a128e8908c6a625adae7">FSMC_WriteBurst_Disable</a>;</div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span>  FSMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a33f8e281b9ff3187906309d005b4159e">FSMC_ReadWriteTimingStruct</a> = (<a class="code hl_struct" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html">FSMC_NORSRAMTimingInitTypeDef</a>*)&amp;<a class="code hl_variable" href="group___f_s_m_c.html#gacf8fe8a218da68e86c3cdc05fb44c0dd">FSMC_DefaultTimingStruct</a>;</div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span>  FSMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#ac62cf7426a933ce6aa6efc3a8e82dac1">FSMC_WriteTimingStruct</a> = (<a class="code hl_struct" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html">FSMC_NORSRAMTimingInitTypeDef</a>*)&amp;<a class="code hl_variable" href="group___f_s_m_c.html#gacf8fe8a218da68e86c3cdc05fb44c0dd">FSMC_DefaultTimingStruct</a>;</div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span>}</div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span> </div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno"><a class="line" href="group___f_s_m_c.html#gaf943f0f2680168d3a95a3c2c9f3eca2a">  300</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___f_s_m_c___group1.html#gaf943f0f2680168d3a95a3c2c9f3eca2a">FSMC_NORSRAMCmd</a>(uint32_t FSMC_Bank, <a class="code hl_enumeration" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span>{</div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_s_m_c___exported___constants.html#ga3e3bed3dd83d38e63f11ac4cbcb87304">IS_FSMC_NORSRAM_BANK</a>(FSMC_Bank));</div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span>  </div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span>  <span class="keywordflow">if</span> (NewState != <a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span>  {</div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span>    <span class="comment">/* Enable the selected NOR/SRAM Bank by setting the PBKEN bit in the BCRx register */</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span>    FSMC_Bank1-&gt;BTCR[FSMC_Bank] |= <a class="code hl_define" href="group___f_s_m_c.html#ga74722cb031b5a30c066e627474507e1e">BCR_MBKEN_SET</a>;</div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span>  }</div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span>  {</div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span>    <span class="comment">/* Disable the selected NOR/SRAM Bank by clearing the PBKEN bit in the BCRx register */</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span>    FSMC_Bank1-&gt;BTCR[FSMC_Bank] &amp;= <a class="code hl_define" href="group___f_s_m_c.html#ga6190926e03187065960cdbe9353632be">BCR_MBKEN_RESET</a>;</div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span>  }</div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span>}</div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno"><a class="line" href="group___f_s_m_c.html#gafb749503293474a68555961bd8f120e1">  373</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___f_s_m_c___group2.html#gafb749503293474a68555961bd8f120e1">FSMC_NANDDeInit</a>(uint32_t FSMC_Bank)</div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span>{</div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span>  <span class="comment">/* Check the parameter */</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_s_m_c___exported___constants.html#ga725bada099197f15f49dc0c5be00e19b">IS_FSMC_NAND_BANK</a>(FSMC_Bank));</div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span>  </div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span>  <span class="keywordflow">if</span>(FSMC_Bank == <a class="code hl_define" href="group___f_s_m_c___n_a_n_d___bank.html#ga294e7134aa329a09e56b61eec9882a27">FSMC_Bank2_NAND</a>)</div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span>  {</div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span>    <span class="comment">/* Set the FSMC_Bank2 registers to their reset values */</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span>    FSMC_Bank2-&gt;PCR2 = 0x00000018;</div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span>    FSMC_Bank2-&gt;SR2 = 0x00000040;</div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span>    FSMC_Bank2-&gt;PMEM2 = 0xFCFCFCFC;</div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span>    FSMC_Bank2-&gt;PATT2 = 0xFCFCFCFC;  </div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span>  }</div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span>  <span class="comment">/* FSMC_Bank3_NAND */</span>  </div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span>  {</div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span>    <span class="comment">/* Set the FSMC_Bank3 registers to their reset values */</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span>    FSMC_Bank3-&gt;PCR3 = 0x00000018;</div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span>    FSMC_Bank3-&gt;SR3 = 0x00000040;</div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span>    FSMC_Bank3-&gt;PMEM3 = 0xFCFCFCFC;</div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span>    FSMC_Bank3-&gt;PATT3 = 0xFCFCFCFC; </div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span>  }  </div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span>}</div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span> </div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno"><a class="line" href="group___f_s_m_c.html#ga9f81ccc4e126c11f1eb33077b1a68e6f">  404</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___f_s_m_c___group2.html#ga9f81ccc4e126c11f1eb33077b1a68e6f">FSMC_NANDInit</a>(<a class="code hl_struct" href="struct_f_s_m_c___n_a_n_d_init_type_def.html">FSMC_NANDInitTypeDef</a>* FSMC_NANDInitStruct)</div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span>{</div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span>  uint32_t tmppcr = 0x00000000, tmppmem = 0x00000000, tmppatt = 0x00000000; </div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span>    </div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>( <a class="code hl_define" href="group___f_s_m_c___exported___constants.html#ga725bada099197f15f49dc0c5be00e19b">IS_FSMC_NAND_BANK</a>(FSMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a60d3ead2188e1dbdf06810e952b3ce0f">FSMC_Bank</a>));</div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>( <a class="code hl_define" href="group___f_s_m_c___wait__feature.html#ga07c2585b517df2c7afbe3ba16c22f236">IS_FSMC_WAIT_FEATURE</a>(FSMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#ab350e15014c4a9f4b2c2f2848f11eeca">FSMC_Waitfeature</a>));</div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>( <a class="code hl_define" href="group___f_s_m_c___data___width.html#ga003d52b62f5950fb041f73f15ce20171">IS_FSMC_MEMORY_WIDTH</a>(FSMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#ab4a4f56aab3150d8fb02aaf092db0235">FSMC_MemoryDataWidth</a>));</div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>( <a class="code hl_define" href="group___f_s_m_c___e_c_c.html#gaf1a7cb45edd8707bf4ea8aac96799c77">IS_FSMC_ECC_STATE</a>(FSMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a58d0510c0ce0ae3d1e3863bf8f571377">FSMC_ECC</a>));</div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>( <a class="code hl_define" href="group___f_s_m_c___e_c_c___page___size.html#ga58fefa0d55875775a88f54ad7498178f">IS_FSMC_ECCPAGE_SIZE</a>(FSMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a7ed6a25710ba724a7a8f90af60130cf6">FSMC_ECCPageSize</a>));</div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>( <a class="code hl_define" href="group___f_s_m_c___t_c_l_r___setup___time.html#ga324848d0d9c0d2aad7ab70873b4a15e9">IS_FSMC_TCLR_TIME</a>(FSMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a633c7be46a1d281916b9f2e34fa3d36a">FSMC_TCLRSetupTime</a>));</div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>( <a class="code hl_define" href="group___f_s_m_c___t_a_r___setup___time.html#ga5b9e0f64c44ab68afca90cd28dedd8e3">IS_FSMC_TAR_TIME</a>(FSMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a014c1b8977b454ac15654d93dbb7dff9">FSMC_TARSetupTime</a>));</div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_s_m_c___setup___time.html#ga4f2fbb8f6ec492cc241a49c468e0d98d">IS_FSMC_SETUP_TIME</a>(FSMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a7ab117a15e780c02fcad5d844e71c425">FSMC_CommonSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a31632aeb49269a29a39e3b191590b6dc">FSMC_SetupTime</a>));</div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_s_m_c___wait___setup___time.html#ga5c0efc48afb916ceff32868940f81613">IS_FSMC_WAIT_TIME</a>(FSMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a7ab117a15e780c02fcad5d844e71c425">FSMC_CommonSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a99a7d54ed2674faa5a4e0f2669812855">FSMC_WaitSetupTime</a>));</div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_s_m_c___hold___setup___time.html#gab2abc8eb967495f2a2bafec8162d6385">IS_FSMC_HOLD_TIME</a>(FSMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a7ab117a15e780c02fcad5d844e71c425">FSMC_CommonSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#ae2b53c2cfd55ff277f453613dcf7c8b2">FSMC_HoldSetupTime</a>));</div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_s_m_c___hi_z___setup___time.html#gaeb6295e8cc1a524f060c5e780f868033">IS_FSMC_HIZ_TIME</a>(FSMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a7ab117a15e780c02fcad5d844e71c425">FSMC_CommonSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a8a2a2a9e71dbf276fddad2bb32c0d256">FSMC_HiZSetupTime</a>));</div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_s_m_c___setup___time.html#ga4f2fbb8f6ec492cc241a49c468e0d98d">IS_FSMC_SETUP_TIME</a>(FSMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a2a33bd855240dba37e507f223dbca062">FSMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a31632aeb49269a29a39e3b191590b6dc">FSMC_SetupTime</a>));</div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_s_m_c___wait___setup___time.html#ga5c0efc48afb916ceff32868940f81613">IS_FSMC_WAIT_TIME</a>(FSMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a2a33bd855240dba37e507f223dbca062">FSMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a99a7d54ed2674faa5a4e0f2669812855">FSMC_WaitSetupTime</a>));</div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_s_m_c___hold___setup___time.html#gab2abc8eb967495f2a2bafec8162d6385">IS_FSMC_HOLD_TIME</a>(FSMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a2a33bd855240dba37e507f223dbca062">FSMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#ae2b53c2cfd55ff277f453613dcf7c8b2">FSMC_HoldSetupTime</a>));</div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_s_m_c___hi_z___setup___time.html#gaeb6295e8cc1a524f060c5e780f868033">IS_FSMC_HIZ_TIME</a>(FSMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a2a33bd855240dba37e507f223dbca062">FSMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a8a2a2a9e71dbf276fddad2bb32c0d256">FSMC_HiZSetupTime</a>));</div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span>  </div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span>  <span class="keywordflow">if</span>(FSMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a60d3ead2188e1dbdf06810e952b3ce0f">FSMC_Bank</a> == <a class="code hl_define" href="group___f_s_m_c___n_a_n_d___bank.html#ga294e7134aa329a09e56b61eec9882a27">FSMC_Bank2_NAND</a>)</div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span>  {</div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span>  <span class="comment">/* Get the NAND bank 2 register value */</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span>    tmppcr = FSMC_Bank2-&gt;PCR2;</div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span>  }</div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span>  {</div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span>  <span class="comment">/* Get the NAND bank 3 register value */</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span>    tmppcr = FSMC_Bank3-&gt;PCR3;</div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span>  }</div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span> </div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span>  <span class="comment">/* Clear PWAITEN, PBKEN, PTYP, PWID, ECCEN, TCLR, TAR and ECCPS bits */</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span>  tmppcr &amp;= ((uint32_t)~(FSMC_PCR2_PWAITEN  | FSMC_PCR2_PBKEN | FSMC_PCR2_PTYP | \</div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span>                         FSMC_PCR2_PWID | FSMC_PCR2_ECCEN | FSMC_PCR2_TCLR | \</div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span>                         FSMC_PCR2_TAR | FSMC_PCR2_ECCPS));  </div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span>                       </div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span>  <span class="comment">/* Set the tmppcr value according to FSMC_NANDInitStruct parameters */</span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span>  tmppcr |= (uint32_t)FSMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#ab350e15014c4a9f4b2c2f2848f11eeca">FSMC_Waitfeature</a> |</div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span>                      <a class="code hl_define" href="group___f_s_m_c.html#gaf02a07b484782f398b0684f0f0372f2f">PCR_MEMORYTYPE_NAND</a> |</div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span>                      FSMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#ab4a4f56aab3150d8fb02aaf092db0235">FSMC_MemoryDataWidth</a> |</div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span>                      FSMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a58d0510c0ce0ae3d1e3863bf8f571377">FSMC_ECC</a> |</div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span>                      FSMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a7ed6a25710ba724a7a8f90af60130cf6">FSMC_ECCPageSize</a> |</div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span>                      (FSMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a633c7be46a1d281916b9f2e34fa3d36a">FSMC_TCLRSetupTime</a> &lt;&lt; 9 )|</div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span>                      (FSMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a014c1b8977b454ac15654d93dbb7dff9">FSMC_TARSetupTime</a> &lt;&lt; 13);</div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span>    </div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span>  <span class="keywordflow">if</span>(FSMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a60d3ead2188e1dbdf06810e952b3ce0f">FSMC_Bank</a> == <a class="code hl_define" href="group___f_s_m_c___n_a_n_d___bank.html#ga294e7134aa329a09e56b61eec9882a27">FSMC_Bank2_NAND</a>)</div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span>  {</div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span>    <span class="comment">/* Get the NAND bank 2 register value */</span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span>    tmppmem = FSMC_Bank2-&gt;PMEM2;</div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span>  }</div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span>  {</div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span>    <span class="comment">/* Get the NAND bank 3 register value */</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span>    tmppmem = FSMC_Bank3-&gt;PMEM3;</div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span>  } </div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span>  </div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span>  <span class="comment">/* Clear MEMSETx, MEMWAITx, MEMHOLDx and MEMHIZx bits */</span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span>  tmppmem &amp;= ((uint32_t)~(FSMC_PMEM2_MEMSET2  | FSMC_PMEM2_MEMWAIT2 | FSMC_PMEM2_MEMHOLD2 | \</div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span>                          FSMC_PMEM2_MEMHIZ2));</div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span>                       </div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span>  <span class="comment">/* Set tmppmem value according to FSMC_CommonSpaceTimingStructure parameters */</span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span>  tmppmem |= (uint32_t)FSMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a7ab117a15e780c02fcad5d844e71c425">FSMC_CommonSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a31632aeb49269a29a39e3b191590b6dc">FSMC_SetupTime</a> |</div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span>                       (FSMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a7ab117a15e780c02fcad5d844e71c425">FSMC_CommonSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a99a7d54ed2674faa5a4e0f2669812855">FSMC_WaitSetupTime</a> &lt;&lt; 8) |</div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span>                       (FSMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a7ab117a15e780c02fcad5d844e71c425">FSMC_CommonSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#ae2b53c2cfd55ff277f453613dcf7c8b2">FSMC_HoldSetupTime</a> &lt;&lt; 16)|</div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span>                       (FSMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a7ab117a15e780c02fcad5d844e71c425">FSMC_CommonSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a8a2a2a9e71dbf276fddad2bb32c0d256">FSMC_HiZSetupTime</a> &lt;&lt; 24); </div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span> </div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span>  <span class="keywordflow">if</span>(FSMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a60d3ead2188e1dbdf06810e952b3ce0f">FSMC_Bank</a> == <a class="code hl_define" href="group___f_s_m_c___n_a_n_d___bank.html#ga294e7134aa329a09e56b61eec9882a27">FSMC_Bank2_NAND</a>)</div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span>  {</div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span>    <span class="comment">/* Get the NAND bank 2 register value */</span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span>    tmppatt = FSMC_Bank2-&gt;PATT2;</div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span>  }</div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span>  {</div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span>    <span class="comment">/* Get the NAND bank 3 register value */</span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span>    tmppatt = FSMC_Bank2-&gt;PATT2;</div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span>  } </div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span>  </div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span>  <span class="comment">/* Clear ATTSETx, ATTWAITx, ATTHOLDx and ATTHIZx bits */</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span>  tmppatt &amp;= ((uint32_t)~(FSMC_PATT2_ATTSET2  | FSMC_PATT2_ATTWAIT2 | FSMC_PATT2_ATTHOLD2 | \</div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span>                          FSMC_PATT2_ATTHIZ2));</div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span>  </div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span>  <span class="comment">/* Set tmppatt value according to FSMC_AttributeSpaceTimingStructure parameters */</span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span>  tmppatt |= (uint32_t)FSMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a2a33bd855240dba37e507f223dbca062">FSMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a31632aeb49269a29a39e3b191590b6dc">FSMC_SetupTime</a> |</div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span>                       (FSMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a2a33bd855240dba37e507f223dbca062">FSMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a99a7d54ed2674faa5a4e0f2669812855">FSMC_WaitSetupTime</a> &lt;&lt; 8) |</div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span>                       (FSMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a2a33bd855240dba37e507f223dbca062">FSMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#ae2b53c2cfd55ff277f453613dcf7c8b2">FSMC_HoldSetupTime</a> &lt;&lt; 16)|</div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span>                       (FSMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a2a33bd855240dba37e507f223dbca062">FSMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a8a2a2a9e71dbf276fddad2bb32c0d256">FSMC_HiZSetupTime</a> &lt;&lt; 24);</div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span>  </div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span>  <span class="keywordflow">if</span>(FSMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a60d3ead2188e1dbdf06810e952b3ce0f">FSMC_Bank</a> == <a class="code hl_define" href="group___f_s_m_c___n_a_n_d___bank.html#ga294e7134aa329a09e56b61eec9882a27">FSMC_Bank2_NAND</a>)</div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span>  {</div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span>    <span class="comment">/* FSMC_Bank2_NAND registers configuration */</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span>    FSMC_Bank2-&gt;PCR2 = tmppcr;</div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span>    FSMC_Bank2-&gt;PMEM2 = tmppmem;</div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span>    FSMC_Bank2-&gt;PATT2 = tmppatt;</div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span>  }</div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span>  {</div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span>    <span class="comment">/* FSMC_Bank3_NAND registers configuration */</span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span>    FSMC_Bank3-&gt;PCR3 = tmppcr;</div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span>    FSMC_Bank3-&gt;PMEM3 = tmppmem;</div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span>    FSMC_Bank3-&gt;PATT3 = tmppatt;</div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span>  }</div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span>}</div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span> </div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span> </div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno"><a class="line" href="group___f_s_m_c.html#ga8283ad94ad8e83d49d5b77d1c7e17862">  515</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___f_s_m_c___group2.html#ga8283ad94ad8e83d49d5b77d1c7e17862">FSMC_NANDStructInit</a>(<a class="code hl_struct" href="struct_f_s_m_c___n_a_n_d_init_type_def.html">FSMC_NANDInitTypeDef</a>* FSMC_NANDInitStruct)</div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span>{ </div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span>  <span class="comment">/* Reset NAND Init structure parameters values */</span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span>  FSMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a60d3ead2188e1dbdf06810e952b3ce0f">FSMC_Bank</a> = <a class="code hl_define" href="group___f_s_m_c___n_a_n_d___bank.html#ga294e7134aa329a09e56b61eec9882a27">FSMC_Bank2_NAND</a>;</div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span>  FSMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#ab350e15014c4a9f4b2c2f2848f11eeca">FSMC_Waitfeature</a> = <a class="code hl_define" href="group___f_s_m_c___wait__feature.html#ga8a31f05576e66546fbbcdb06ff67da7d">FSMC_Waitfeature_Disable</a>;</div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span>  FSMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#ab4a4f56aab3150d8fb02aaf092db0235">FSMC_MemoryDataWidth</a> = <a class="code hl_define" href="group___f_s_m_c___data___width.html#ga5753e089830f19af70a724766e3c329f">FSMC_MemoryDataWidth_8b</a>;</div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span>  FSMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a58d0510c0ce0ae3d1e3863bf8f571377">FSMC_ECC</a> = <a class="code hl_define" href="group___f_s_m_c___e_c_c.html#ga9a3264c0718f5023fd106abea7ef806d">FSMC_ECC_Disable</a>;</div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span>  FSMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a7ed6a25710ba724a7a8f90af60130cf6">FSMC_ECCPageSize</a> = <a class="code hl_define" href="group___f_s_m_c___e_c_c___page___size.html#gaaa1661267b44e6728fa64aca79de54b3">FSMC_ECCPageSize_256Bytes</a>;</div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span>  FSMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a633c7be46a1d281916b9f2e34fa3d36a">FSMC_TCLRSetupTime</a> = 0x0;</div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span>  FSMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a014c1b8977b454ac15654d93dbb7dff9">FSMC_TARSetupTime</a> = 0x0;</div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span>  FSMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a7ab117a15e780c02fcad5d844e71c425">FSMC_CommonSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a31632aeb49269a29a39e3b191590b6dc">FSMC_SetupTime</a> = 0xFC;</div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span>  FSMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a7ab117a15e780c02fcad5d844e71c425">FSMC_CommonSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a99a7d54ed2674faa5a4e0f2669812855">FSMC_WaitSetupTime</a> = 0xFC;</div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span>  FSMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a7ab117a15e780c02fcad5d844e71c425">FSMC_CommonSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#ae2b53c2cfd55ff277f453613dcf7c8b2">FSMC_HoldSetupTime</a> = 0xFC;</div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span>  FSMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a7ab117a15e780c02fcad5d844e71c425">FSMC_CommonSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a8a2a2a9e71dbf276fddad2bb32c0d256">FSMC_HiZSetupTime</a> = 0xFC;</div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span>  FSMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a2a33bd855240dba37e507f223dbca062">FSMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a31632aeb49269a29a39e3b191590b6dc">FSMC_SetupTime</a> = 0xFC;</div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span>  FSMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a2a33bd855240dba37e507f223dbca062">FSMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a99a7d54ed2674faa5a4e0f2669812855">FSMC_WaitSetupTime</a> = 0xFC;</div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span>  FSMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a2a33bd855240dba37e507f223dbca062">FSMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#ae2b53c2cfd55ff277f453613dcf7c8b2">FSMC_HoldSetupTime</a> = 0xFC;</div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span>  FSMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a2a33bd855240dba37e507f223dbca062">FSMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a8a2a2a9e71dbf276fddad2bb32c0d256">FSMC_HiZSetupTime</a> = 0xFC;     </div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span>}</div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span> </div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno"><a class="line" href="group___f_s_m_c.html#ga33ec7c39ea4d42e92c72c6e517d8235c">  544</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___f_s_m_c___group2.html#ga33ec7c39ea4d42e92c72c6e517d8235c">FSMC_NANDCmd</a>(uint32_t FSMC_Bank, <a class="code hl_enumeration" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span>{</div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_s_m_c___exported___constants.html#ga725bada099197f15f49dc0c5be00e19b">IS_FSMC_NAND_BANK</a>(FSMC_Bank));</div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span>  </div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span>  <span class="keywordflow">if</span> (NewState != <a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span>  {</div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span>    <span class="comment">/* Enable the selected NAND Bank by setting the PBKEN bit in the PCRx register */</span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span>    <span class="keywordflow">if</span>(FSMC_Bank == <a class="code hl_define" href="group___f_s_m_c___n_a_n_d___bank.html#ga294e7134aa329a09e56b61eec9882a27">FSMC_Bank2_NAND</a>)</div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span>    {</div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span>      FSMC_Bank2-&gt;PCR2 |= <a class="code hl_define" href="group___f_s_m_c.html#ga99ff48346c662edaacb98c754dbe8ce1">PCR_PBKEN_SET</a>;</div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span>    }</div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span>    {</div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span>      FSMC_Bank3-&gt;PCR3 |= <a class="code hl_define" href="group___f_s_m_c.html#ga99ff48346c662edaacb98c754dbe8ce1">PCR_PBKEN_SET</a>;</div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span>    }</div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span>  }</div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span>  {</div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span>    <span class="comment">/* Disable the selected NAND Bank by clearing the PBKEN bit in the PCRx register */</span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span>    <span class="keywordflow">if</span>(FSMC_Bank == <a class="code hl_define" href="group___f_s_m_c___n_a_n_d___bank.html#ga294e7134aa329a09e56b61eec9882a27">FSMC_Bank2_NAND</a>)</div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span>    {</div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span>      FSMC_Bank2-&gt;PCR2 &amp;= <a class="code hl_define" href="group___f_s_m_c.html#ga3c5233208c7403c4ab1751912519fb2b">PCR_PBKEN_RESET</a>;</div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span>    }</div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span>    {</div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span>      FSMC_Bank3-&gt;PCR3 &amp;= <a class="code hl_define" href="group___f_s_m_c.html#ga3c5233208c7403c4ab1751912519fb2b">PCR_PBKEN_RESET</a>;</div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span>    }</div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span>  }</div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span>}</div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno"><a class="line" href="group___f_s_m_c.html#ga5800301fc39bbe998a18ebd9ff191cdc">  584</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___f_s_m_c___group2.html#ga5800301fc39bbe998a18ebd9ff191cdc">FSMC_NANDECCCmd</a>(uint32_t FSMC_Bank, <a class="code hl_enumeration" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span>{</div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_s_m_c___exported___constants.html#ga725bada099197f15f49dc0c5be00e19b">IS_FSMC_NAND_BANK</a>(FSMC_Bank));</div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span>  </div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span>  <span class="keywordflow">if</span> (NewState != <a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span>  {</div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span>    <span class="comment">/* Enable the selected NAND Bank ECC function by setting the ECCEN bit in the PCRx register */</span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span>    <span class="keywordflow">if</span>(FSMC_Bank == <a class="code hl_define" href="group___f_s_m_c___n_a_n_d___bank.html#ga294e7134aa329a09e56b61eec9882a27">FSMC_Bank2_NAND</a>)</div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span>    {</div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span>      FSMC_Bank2-&gt;PCR2 |= <a class="code hl_define" href="group___f_s_m_c.html#ga77fb3dbb94b45bf205281a3b8c7c57db">PCR_ECCEN_SET</a>;</div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span>    }</div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span>    {</div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span>      FSMC_Bank3-&gt;PCR3 |= <a class="code hl_define" href="group___f_s_m_c.html#ga77fb3dbb94b45bf205281a3b8c7c57db">PCR_ECCEN_SET</a>;</div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span>    }</div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span>  }</div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span>  {</div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span>    <span class="comment">/* Disable the selected NAND Bank ECC function by clearing the ECCEN bit in the PCRx register */</span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span>    <span class="keywordflow">if</span>(FSMC_Bank == <a class="code hl_define" href="group___f_s_m_c___n_a_n_d___bank.html#ga294e7134aa329a09e56b61eec9882a27">FSMC_Bank2_NAND</a>)</div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span>    {</div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span>      FSMC_Bank2-&gt;PCR2 &amp;= <a class="code hl_define" href="group___f_s_m_c.html#ga5d750aba62d7faea82ce2b133f3ba84e">PCR_ECCEN_RESET</a>;</div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span>    }</div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span>    {</div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span>      FSMC_Bank3-&gt;PCR3 &amp;= <a class="code hl_define" href="group___f_s_m_c.html#ga5d750aba62d7faea82ce2b133f3ba84e">PCR_ECCEN_RESET</a>;</div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span>    }</div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span>  }</div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span>}</div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span> </div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno"><a class="line" href="group___f_s_m_c.html#gaad6d4f5b5a41684ce053fea55bdb98d8">  623</a></span>uint32_t <a class="code hl_function" href="group___f_s_m_c___group2.html#gaad6d4f5b5a41684ce053fea55bdb98d8">FSMC_GetECC</a>(uint32_t FSMC_Bank)</div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span>{</div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span>  uint32_t eccval = 0x00000000;</div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span>  </div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span>  <span class="keywordflow">if</span>(FSMC_Bank == <a class="code hl_define" href="group___f_s_m_c___n_a_n_d___bank.html#ga294e7134aa329a09e56b61eec9882a27">FSMC_Bank2_NAND</a>)</div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span>  {</div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span>    <span class="comment">/* Get the ECCR2 register value */</span></div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span>    eccval = FSMC_Bank2-&gt;ECCR2;</div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span>  }</div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span>  {</div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span>    <span class="comment">/* Get the ECCR3 register value */</span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span>    eccval = FSMC_Bank3-&gt;ECCR3;</div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span>  }</div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span>  <span class="comment">/* Return the error correction code value */</span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span>  <span class="keywordflow">return</span>(eccval);</div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span>}</div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno"><a class="line" href="group___f_s_m_c.html#ga2f53ccf3a4f3c80a5a56fb47ccd47ccd">  687</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___f_s_m_c___group3.html#ga2f53ccf3a4f3c80a5a56fb47ccd47ccd">FSMC_PCCARDDeInit</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span>{</div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span>  <span class="comment">/* Set the FSMC_Bank4 registers to their reset values */</span></div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span>  FSMC_Bank4-&gt;PCR4 = 0x00000018; </div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span>  FSMC_Bank4-&gt;SR4 = 0x00000000; </div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span>  FSMC_Bank4-&gt;PMEM4 = 0xFCFCFCFC;</div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span>  FSMC_Bank4-&gt;PATT4 = 0xFCFCFCFC;</div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span>  FSMC_Bank4-&gt;PIO4 = 0xFCFCFCFC;</div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span>}</div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span> </div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno"><a class="line" href="group___f_s_m_c.html#gacee1351363e7700a296faa1734a910aa">  704</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___f_s_m_c___group3.html#gacee1351363e7700a296faa1734a910aa">FSMC_PCCARDInit</a>(<a class="code hl_struct" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html">FSMC_PCCARDInitTypeDef</a>* FSMC_PCCARDInitStruct)</div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span>{</div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span>   uint32_t tmppcr4 = 0, tmppmem4 = 0, tmppatt4 = 0, tmppio4 = 0;</div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span> </div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_s_m_c___wait__feature.html#ga07c2585b517df2c7afbe3ba16c22f236">IS_FSMC_WAIT_FEATURE</a>(FSMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#a3ffd8c627ffe3ac90dfbfe93a8b97c26">FSMC_Waitfeature</a>));</div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_s_m_c___t_c_l_r___setup___time.html#ga324848d0d9c0d2aad7ab70873b4a15e9">IS_FSMC_TCLR_TIME</a>(FSMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#a15db9675791f6f9c7fd82fe1084ff694">FSMC_TCLRSetupTime</a>));</div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_s_m_c___t_a_r___setup___time.html#ga5b9e0f64c44ab68afca90cd28dedd8e3">IS_FSMC_TAR_TIME</a>(FSMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#ac83f977e01623595e0aa8dd0b1eb3fcc">FSMC_TARSetupTime</a>));</div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span> </div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_s_m_c___setup___time.html#ga4f2fbb8f6ec492cc241a49c468e0d98d">IS_FSMC_SETUP_TIME</a>(FSMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#a87cb99ebe9b5ed570c6467abc9c2ef6d">FSMC_CommonSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a31632aeb49269a29a39e3b191590b6dc">FSMC_SetupTime</a>));</div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_s_m_c___wait___setup___time.html#ga5c0efc48afb916ceff32868940f81613">IS_FSMC_WAIT_TIME</a>(FSMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#a87cb99ebe9b5ed570c6467abc9c2ef6d">FSMC_CommonSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a99a7d54ed2674faa5a4e0f2669812855">FSMC_WaitSetupTime</a>));</div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_s_m_c___hold___setup___time.html#gab2abc8eb967495f2a2bafec8162d6385">IS_FSMC_HOLD_TIME</a>(FSMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#a87cb99ebe9b5ed570c6467abc9c2ef6d">FSMC_CommonSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#ae2b53c2cfd55ff277f453613dcf7c8b2">FSMC_HoldSetupTime</a>));</div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_s_m_c___hi_z___setup___time.html#gaeb6295e8cc1a524f060c5e780f868033">IS_FSMC_HIZ_TIME</a>(FSMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#a87cb99ebe9b5ed570c6467abc9c2ef6d">FSMC_CommonSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a8a2a2a9e71dbf276fddad2bb32c0d256">FSMC_HiZSetupTime</a>));</div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span>  </div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_s_m_c___setup___time.html#ga4f2fbb8f6ec492cc241a49c468e0d98d">IS_FSMC_SETUP_TIME</a>(FSMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#aee510f2e6e6ef18e7f5eedfed702f697">FSMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a31632aeb49269a29a39e3b191590b6dc">FSMC_SetupTime</a>));</div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_s_m_c___wait___setup___time.html#ga5c0efc48afb916ceff32868940f81613">IS_FSMC_WAIT_TIME</a>(FSMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#aee510f2e6e6ef18e7f5eedfed702f697">FSMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a99a7d54ed2674faa5a4e0f2669812855">FSMC_WaitSetupTime</a>));</div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_s_m_c___hold___setup___time.html#gab2abc8eb967495f2a2bafec8162d6385">IS_FSMC_HOLD_TIME</a>(FSMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#aee510f2e6e6ef18e7f5eedfed702f697">FSMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#ae2b53c2cfd55ff277f453613dcf7c8b2">FSMC_HoldSetupTime</a>));</div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_s_m_c___hi_z___setup___time.html#gaeb6295e8cc1a524f060c5e780f868033">IS_FSMC_HIZ_TIME</a>(FSMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#aee510f2e6e6ef18e7f5eedfed702f697">FSMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a8a2a2a9e71dbf276fddad2bb32c0d256">FSMC_HiZSetupTime</a>));</div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_s_m_c___setup___time.html#ga4f2fbb8f6ec492cc241a49c468e0d98d">IS_FSMC_SETUP_TIME</a>(FSMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#abd9b9e8d7623829a40e5255b0949a3a1">FSMC_IOSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a31632aeb49269a29a39e3b191590b6dc">FSMC_SetupTime</a>));</div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_s_m_c___wait___setup___time.html#ga5c0efc48afb916ceff32868940f81613">IS_FSMC_WAIT_TIME</a>(FSMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#abd9b9e8d7623829a40e5255b0949a3a1">FSMC_IOSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a99a7d54ed2674faa5a4e0f2669812855">FSMC_WaitSetupTime</a>));</div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_s_m_c___hold___setup___time.html#gab2abc8eb967495f2a2bafec8162d6385">IS_FSMC_HOLD_TIME</a>(FSMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#abd9b9e8d7623829a40e5255b0949a3a1">FSMC_IOSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#ae2b53c2cfd55ff277f453613dcf7c8b2">FSMC_HoldSetupTime</a>));</div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_s_m_c___hi_z___setup___time.html#gaeb6295e8cc1a524f060c5e780f868033">IS_FSMC_HIZ_TIME</a>(FSMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#abd9b9e8d7623829a40e5255b0949a3a1">FSMC_IOSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a8a2a2a9e71dbf276fddad2bb32c0d256">FSMC_HiZSetupTime</a>));</div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span>  </div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span>  <span class="comment">/* Get PCCARD control register value */</span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span>  tmppcr4 = FSMC_Bank4-&gt;PCR4;</div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span>  </div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span>  <span class="comment">/* Clear TAR, TCLR, PWAITEN and PWID bits */</span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span>  tmppcr4 &amp;= ((uint32_t)~(FSMC_PCR4_TAR  | FSMC_PCR4_TCLR | FSMC_PCR4_PWAITEN | \</div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span>                          FSMC_PCR4_PWID));</div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span>                       </div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span>  <span class="comment">/* Set the PCR4 register value according to FSMC_PCCARDInitStruct parameters */</span></div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span>  tmppcr4 |= (uint32_t)FSMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#a3ffd8c627ffe3ac90dfbfe93a8b97c26">FSMC_Waitfeature</a> |</div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span>                       <a class="code hl_define" href="group___f_s_m_c___data___width.html#ga65d85c3072e6790ae760ca2248e46df6">FSMC_MemoryDataWidth_16b</a> |  </div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span>                       (FSMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#a15db9675791f6f9c7fd82fe1084ff694">FSMC_TCLRSetupTime</a> &lt;&lt; 9) |</div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span>                       (FSMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#ac83f977e01623595e0aa8dd0b1eb3fcc">FSMC_TARSetupTime</a> &lt;&lt; 13);</div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span>  </div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span>  FSMC_Bank4-&gt;PCR4 = tmppcr4;</div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span>  </div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span>  <span class="comment">/* Get PCCARD common space timing register value */</span></div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span>  tmppmem4 = FSMC_Bank4-&gt;PMEM4;</div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span>  </div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno">  745</span>  <span class="comment">/* Clear MEMSETx, MEMWAITx, MEMHOLDx and MEMHIZx bits */</span></div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span>  tmppmem4 &amp;= ((uint32_t)~(FSMC_PMEM4_MEMSET4  | FSMC_PMEM4_MEMWAIT4 | FSMC_PMEM4_MEMHOLD4 | \</div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span>                           FSMC_PMEM4_MEMHIZ4));</div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span>                       </div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span>  <span class="comment">/* Set PMEM4 register value according to FSMC_CommonSpaceTimingStructure parameters */</span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span>  tmppmem4 |= (uint32_t)FSMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#a87cb99ebe9b5ed570c6467abc9c2ef6d">FSMC_CommonSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a31632aeb49269a29a39e3b191590b6dc">FSMC_SetupTime</a> |</div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span>                        (FSMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#a87cb99ebe9b5ed570c6467abc9c2ef6d">FSMC_CommonSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a99a7d54ed2674faa5a4e0f2669812855">FSMC_WaitSetupTime</a> &lt;&lt; 8) |</div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span>                        (FSMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#a87cb99ebe9b5ed570c6467abc9c2ef6d">FSMC_CommonSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#ae2b53c2cfd55ff277f453613dcf7c8b2">FSMC_HoldSetupTime</a> &lt;&lt; 16)|</div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno">  753</span>                        (FSMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#a87cb99ebe9b5ed570c6467abc9c2ef6d">FSMC_CommonSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a8a2a2a9e71dbf276fddad2bb32c0d256">FSMC_HiZSetupTime</a> &lt;&lt; 24); </div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span>   </div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span>  FSMC_Bank4-&gt;PMEM4 = tmppmem4;</div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span>  </div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span>  <span class="comment">/* Get PCCARD timing parameters */</span></div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span>  tmppatt4 = FSMC_Bank4-&gt;PATT4;</div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span> </div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span>  <span class="comment">/* Clear ATTSETx, ATTWAITx, ATTHOLDx and ATTHIZx bits */</span></div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span>  tmppatt4 &amp;= ((uint32_t)~(FSMC_PATT4_ATTSET4  | FSMC_PATT4_ATTWAIT4 | FSMC_PATT4_ATTHOLD4 | \</div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span>                           FSMC_PATT4_ATTHIZ4));</div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span>                       </div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span>  <span class="comment">/* Set PATT4 register value according to FSMC_AttributeSpaceTimingStructure parameters */</span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span>  tmppatt4 |= (uint32_t)FSMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#aee510f2e6e6ef18e7f5eedfed702f697">FSMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a31632aeb49269a29a39e3b191590b6dc">FSMC_SetupTime</a> |</div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span>                        (FSMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#aee510f2e6e6ef18e7f5eedfed702f697">FSMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a99a7d54ed2674faa5a4e0f2669812855">FSMC_WaitSetupTime</a> &lt;&lt; 8) |</div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span>                        (FSMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#aee510f2e6e6ef18e7f5eedfed702f697">FSMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#ae2b53c2cfd55ff277f453613dcf7c8b2">FSMC_HoldSetupTime</a> &lt;&lt; 16)|</div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span>                        (FSMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#aee510f2e6e6ef18e7f5eedfed702f697">FSMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a8a2a2a9e71dbf276fddad2bb32c0d256">FSMC_HiZSetupTime</a> &lt;&lt; 24);  </div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span>   </div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span>  FSMC_Bank4-&gt;PATT4 = tmppatt4;</div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span> </div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span>  <span class="comment">/* Get FSMC_PCCARD device timing parameters */</span></div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span>  tmppio4 = FSMC_Bank4-&gt;PIO4;</div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span> </div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span>  <span class="comment">/* Clear IOSET4, IOWAIT4, IOHOLD4 and IOHIZ4 bits */</span></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span>  tmppio4 &amp;= ((uint32_t)~(FSMC_PIO4_IOSET4  | FSMC_PIO4_IOWAIT4 | FSMC_PIO4_IOHOLD4 | \</div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span>                          FSMC_PIO4_IOHIZ4));</div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span>                       </div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span>  <span class="comment">/* Set PIO4 register value according to FSMC_IOSpaceTimingStructure parameters */</span></div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span>  tmppio4 |= (uint32_t)FSMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#abd9b9e8d7623829a40e5255b0949a3a1">FSMC_IOSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a31632aeb49269a29a39e3b191590b6dc">FSMC_SetupTime</a> |</div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span>                       (FSMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#abd9b9e8d7623829a40e5255b0949a3a1">FSMC_IOSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a99a7d54ed2674faa5a4e0f2669812855">FSMC_WaitSetupTime</a> &lt;&lt; 8) |</div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span>                       (FSMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#abd9b9e8d7623829a40e5255b0949a3a1">FSMC_IOSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#ae2b53c2cfd55ff277f453613dcf7c8b2">FSMC_HoldSetupTime</a> &lt;&lt; 16)|</div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span>                       (FSMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#abd9b9e8d7623829a40e5255b0949a3a1">FSMC_IOSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a8a2a2a9e71dbf276fddad2bb32c0d256">FSMC_HiZSetupTime</a> &lt;&lt; 24); </div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span>  </div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span>  FSMC_Bank4-&gt;PIO4 = tmppio4;                    </div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span>}</div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span> </div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno"><a class="line" href="group___f_s_m_c.html#ga7a64ba0e0545b3f1913c9d1d28c05e62">  794</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___f_s_m_c___group3.html#ga7a64ba0e0545b3f1913c9d1d28c05e62">FSMC_PCCARDStructInit</a>(<a class="code hl_struct" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html">FSMC_PCCARDInitTypeDef</a>* FSMC_PCCARDInitStruct)</div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span>{</div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno">  796</span>  <span class="comment">/* Reset PCCARD Init structure parameters values */</span></div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno">  797</span>  FSMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#a3ffd8c627ffe3ac90dfbfe93a8b97c26">FSMC_Waitfeature</a> = <a class="code hl_define" href="group___f_s_m_c___wait__feature.html#ga8a31f05576e66546fbbcdb06ff67da7d">FSMC_Waitfeature_Disable</a>;</div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno">  798</span>  FSMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#a15db9675791f6f9c7fd82fe1084ff694">FSMC_TCLRSetupTime</a> = 0x0;</div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span>  FSMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#ac83f977e01623595e0aa8dd0b1eb3fcc">FSMC_TARSetupTime</a> = 0x0;</div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno">  800</span>  FSMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#a87cb99ebe9b5ed570c6467abc9c2ef6d">FSMC_CommonSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a31632aeb49269a29a39e3b191590b6dc">FSMC_SetupTime</a> = 0xFC;</div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno">  801</span>  FSMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#a87cb99ebe9b5ed570c6467abc9c2ef6d">FSMC_CommonSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a99a7d54ed2674faa5a4e0f2669812855">FSMC_WaitSetupTime</a> = 0xFC;</div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span>  FSMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#a87cb99ebe9b5ed570c6467abc9c2ef6d">FSMC_CommonSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#ae2b53c2cfd55ff277f453613dcf7c8b2">FSMC_HoldSetupTime</a> = 0xFC;</div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span>  FSMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#a87cb99ebe9b5ed570c6467abc9c2ef6d">FSMC_CommonSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a8a2a2a9e71dbf276fddad2bb32c0d256">FSMC_HiZSetupTime</a> = 0xFC;</div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span>  FSMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#aee510f2e6e6ef18e7f5eedfed702f697">FSMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a31632aeb49269a29a39e3b191590b6dc">FSMC_SetupTime</a> = 0xFC;</div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span>  FSMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#aee510f2e6e6ef18e7f5eedfed702f697">FSMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a99a7d54ed2674faa5a4e0f2669812855">FSMC_WaitSetupTime</a> = 0xFC;</div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span>  FSMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#aee510f2e6e6ef18e7f5eedfed702f697">FSMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#ae2b53c2cfd55ff277f453613dcf7c8b2">FSMC_HoldSetupTime</a> = 0xFC;</div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span>  FSMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#aee510f2e6e6ef18e7f5eedfed702f697">FSMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a8a2a2a9e71dbf276fddad2bb32c0d256">FSMC_HiZSetupTime</a> = 0xFC; </div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span>  FSMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#abd9b9e8d7623829a40e5255b0949a3a1">FSMC_IOSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a31632aeb49269a29a39e3b191590b6dc">FSMC_SetupTime</a> = 0xFC;</div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno">  809</span>  FSMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#abd9b9e8d7623829a40e5255b0949a3a1">FSMC_IOSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a99a7d54ed2674faa5a4e0f2669812855">FSMC_WaitSetupTime</a> = 0xFC;</div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno">  810</span>  FSMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#abd9b9e8d7623829a40e5255b0949a3a1">FSMC_IOSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#ae2b53c2cfd55ff277f453613dcf7c8b2">FSMC_HoldSetupTime</a> = 0xFC;</div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno">  811</span>  FSMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#abd9b9e8d7623829a40e5255b0949a3a1">FSMC_IOSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a8a2a2a9e71dbf276fddad2bb32c0d256">FSMC_HiZSetupTime</a> = 0xFC;</div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span>}</div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno">  813</span> </div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno"><a class="line" href="group___f_s_m_c.html#ga2d410151ceb3428c6a1bf374a0472cde">  820</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___f_s_m_c___group3.html#ga2d410151ceb3428c6a1bf374a0472cde">FSMC_PCCARDCmd</a>(<a class="code hl_enumeration" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span>{</div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno">  822</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno">  823</span>  </div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span>  <span class="keywordflow">if</span> (NewState != <a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span>  {</div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span>    <span class="comment">/* Enable the PCCARD Bank by setting the PBKEN bit in the PCR4 register */</span></div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span>    FSMC_Bank4-&gt;PCR4 |= <a class="code hl_define" href="group___f_s_m_c.html#ga99ff48346c662edaacb98c754dbe8ce1">PCR_PBKEN_SET</a>;</div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span>  }</div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno">  829</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span>  {</div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span>    <span class="comment">/* Disable the PCCARD Bank by clearing the PBKEN bit in the PCR4 register */</span></div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span>    FSMC_Bank4-&gt;PCR4 &amp;= <a class="code hl_define" href="group___f_s_m_c.html#ga3c5233208c7403c4ab1751912519fb2b">PCR_PBKEN_RESET</a>;</div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span>  }</div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno">  834</span>}</div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno"><a class="line" href="group___f_s_m_c.html#ga217027ae3cd213b9076b6a1be197064c">  867</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___f_s_m_c___group4.html#ga217027ae3cd213b9076b6a1be197064c">FSMC_ITConfig</a>(uint32_t FSMC_Bank, uint32_t FSMC_IT, <a class="code hl_enumeration" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno">  868</span>{</div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno">  869</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_s_m_c___exported___constants.html#gaca216ea0c184b78f23df15296a10bac0">IS_FSMC_IT_BANK</a>(FSMC_Bank));</div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno">  870</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_s_m_c___interrupt__sources.html#ga40a38f097a75f27a700e626905fa9a38">IS_FSMC_IT</a>(FSMC_IT));    </div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno">  871</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno">  872</span>  </div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno">  873</span>  <span class="keywordflow">if</span> (NewState != <a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno">  874</span>  {</div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno">  875</span>    <span class="comment">/* Enable the selected FSMC_Bank2 interrupts */</span></div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno">  876</span>    <span class="keywordflow">if</span>(FSMC_Bank == <a class="code hl_define" href="group___f_s_m_c___n_a_n_d___bank.html#ga294e7134aa329a09e56b61eec9882a27">FSMC_Bank2_NAND</a>)</div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno">  877</span>    {</div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno">  878</span>      FSMC_Bank2-&gt;SR2 |= FSMC_IT;</div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno">  879</span>    }</div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno">  880</span>    <span class="comment">/* Enable the selected FSMC_Bank3 interrupts */</span></div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno">  881</span>    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (FSMC_Bank == <a class="code hl_define" href="group___f_s_m_c___n_a_n_d___bank.html#gaf72def0732c026b0245d721ee371c85b">FSMC_Bank3_NAND</a>)</div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno">  882</span>    {</div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno">  883</span>      FSMC_Bank3-&gt;SR3 |= FSMC_IT;</div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno">  884</span>    }</div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno">  885</span>    <span class="comment">/* Enable the selected FSMC_Bank4 interrupts */</span></div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno">  886</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno">  887</span>    {</div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno">  888</span>      FSMC_Bank4-&gt;SR4 |= FSMC_IT;    </div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno">  889</span>    }</div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno">  890</span>  }</div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno">  891</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno">  892</span>  {</div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno">  893</span>    <span class="comment">/* Disable the selected FSMC_Bank2 interrupts */</span></div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno">  894</span>    <span class="keywordflow">if</span>(FSMC_Bank == <a class="code hl_define" href="group___f_s_m_c___n_a_n_d___bank.html#ga294e7134aa329a09e56b61eec9882a27">FSMC_Bank2_NAND</a>)</div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno">  895</span>    {</div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno">  896</span>      </div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno">  897</span>      FSMC_Bank2-&gt;SR2 &amp;= (uint32_t)~FSMC_IT;</div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno">  898</span>    }</div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno">  899</span>    <span class="comment">/* Disable the selected FSMC_Bank3 interrupts */</span></div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno">  900</span>    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (FSMC_Bank == <a class="code hl_define" href="group___f_s_m_c___n_a_n_d___bank.html#gaf72def0732c026b0245d721ee371c85b">FSMC_Bank3_NAND</a>)</div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno">  901</span>    {</div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno">  902</span>      FSMC_Bank3-&gt;SR3 &amp;= (uint32_t)~FSMC_IT;</div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno">  903</span>    }</div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno">  904</span>    <span class="comment">/* Disable the selected FSMC_Bank4 interrupts */</span></div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno">  905</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno">  906</span>    {</div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno">  907</span>      FSMC_Bank4-&gt;SR4 &amp;= (uint32_t)~FSMC_IT;    </div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno">  908</span>    }</div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno">  909</span>  }</div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno">  910</span>}</div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno">  911</span> </div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno"><a class="line" href="group___f_s_m_c.html#gae00355115b078f483f0771057bb849c4">  927</a></span><a class="code hl_enumeration" href="group___exported__types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a> <a class="code hl_function" href="group___f_s_m_c___group4.html#gae00355115b078f483f0771057bb849c4">FSMC_GetFlagStatus</a>(uint32_t FSMC_Bank, uint32_t FSMC_FLAG)</div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno">  928</span>{</div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno">  929</span>  <a class="code hl_enumeration" href="group___exported__types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a> bitstatus = <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>;</div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno">  930</span>  uint32_t tmpsr = 0x00000000;</div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno">  931</span>  </div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno">  932</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno">  933</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_s_m_c___exported___constants.html#ga884e28a365a738ad8a3199ee279a1f77">IS_FSMC_GETFLAG_BANK</a>(FSMC_Bank));</div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno">  934</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_s_m_c___flags.html#gab8674160ef7884f939e07041bbf5b18b">IS_FSMC_GET_FLAG</a>(FSMC_FLAG));</div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno">  935</span>  </div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno">  936</span>  <span class="keywordflow">if</span>(FSMC_Bank == <a class="code hl_define" href="group___f_s_m_c___n_a_n_d___bank.html#ga294e7134aa329a09e56b61eec9882a27">FSMC_Bank2_NAND</a>)</div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span>  {</div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span>    tmpsr = FSMC_Bank2-&gt;SR2;</div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno">  939</span>  }  </div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno">  940</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span>(FSMC_Bank == <a class="code hl_define" href="group___f_s_m_c___n_a_n_d___bank.html#gaf72def0732c026b0245d721ee371c85b">FSMC_Bank3_NAND</a>)</div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno">  941</span>  {</div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno">  942</span>    tmpsr = FSMC_Bank3-&gt;SR3;</div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno">  943</span>  }</div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno">  944</span>  <span class="comment">/* FSMC_Bank4_PCCARD*/</span></div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno">  945</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno">  946</span>  {</div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno">  947</span>    tmpsr = FSMC_Bank4-&gt;SR4;</div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno">  948</span>  } </div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno">  949</span>  </div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno">  950</span>  <span class="comment">/* Get the flag status */</span></div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno">  951</span>  <span class="keywordflow">if</span> ((tmpsr &amp; FSMC_FLAG) != (uint16_t)<a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a> )</div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno">  952</span>  {</div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno">  953</span>    bitstatus = <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">SET</a>;</div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno">  954</span>  }</div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno">  955</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno">  956</span>  {</div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno">  957</span>    bitstatus = <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>;</div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno">  958</span>  }</div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno">  959</span>  <span class="comment">/* Return the flag status */</span></div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno">  960</span>  <span class="keywordflow">return</span> bitstatus;</div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno">  961</span>}</div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno">  962</span> </div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno"><a class="line" href="group___f_s_m_c.html#ga697618f2de0ad9a8a82461ddbebd5264">  977</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___f_s_m_c___group4.html#ga697618f2de0ad9a8a82461ddbebd5264">FSMC_ClearFlag</a>(uint32_t FSMC_Bank, uint32_t FSMC_FLAG)</div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno">  978</span>{</div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno">  979</span> <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno">  980</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_s_m_c___exported___constants.html#ga884e28a365a738ad8a3199ee279a1f77">IS_FSMC_GETFLAG_BANK</a>(FSMC_Bank));</div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno">  981</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_s_m_c___flags.html#ga1114bf56b54e726831b38fc8c5daa14e">IS_FSMC_CLEAR_FLAG</a>(FSMC_FLAG)) ;</div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno">  982</span>    </div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno">  983</span>  <span class="keywordflow">if</span>(FSMC_Bank == <a class="code hl_define" href="group___f_s_m_c___n_a_n_d___bank.html#ga294e7134aa329a09e56b61eec9882a27">FSMC_Bank2_NAND</a>)</div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno">  984</span>  {</div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno">  985</span>    FSMC_Bank2-&gt;SR2 &amp;= ~FSMC_FLAG; </div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno">  986</span>  }  </div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno">  987</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span>(FSMC_Bank == <a class="code hl_define" href="group___f_s_m_c___n_a_n_d___bank.html#gaf72def0732c026b0245d721ee371c85b">FSMC_Bank3_NAND</a>)</div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno">  988</span>  {</div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno">  989</span>    FSMC_Bank3-&gt;SR3 &amp;= ~FSMC_FLAG;</div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno">  990</span>  }</div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno">  991</span>  <span class="comment">/* FSMC_Bank4_PCCARD*/</span></div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno">  992</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno">  993</span>  {</div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno">  994</span>    FSMC_Bank4-&gt;SR4 &amp;= ~FSMC_FLAG;</div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno">  995</span>  }</div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno">  996</span>}</div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno">  997</span> </div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"><a class="line" href="group___f_s_m_c.html#ga7fce9ca889d33cd8b8b7413875dd4d73"> 1012</a></span><a class="code hl_typedef" href="group___exported__types.html#ga39d4411201fb731279ad5a409b2b80d7">ITStatus</a> <a class="code hl_function" href="group___f_s_m_c___group4.html#ga7fce9ca889d33cd8b8b7413875dd4d73">FSMC_GetITStatus</a>(uint32_t FSMC_Bank, uint32_t FSMC_IT)</div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"> 1013</span>{</div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"> 1014</span>  <a class="code hl_typedef" href="group___exported__types.html#ga39d4411201fb731279ad5a409b2b80d7">ITStatus</a> bitstatus = <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>;</div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"> 1015</span>  uint32_t tmpsr = 0x0, itstatus = 0x0, itenable = 0x0; </div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"> 1016</span>  </div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"> 1017</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"> 1018</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_s_m_c___exported___constants.html#gaca216ea0c184b78f23df15296a10bac0">IS_FSMC_IT_BANK</a>(FSMC_Bank));</div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"> 1019</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_s_m_c___interrupt__sources.html#gae2a57d0b15e025212489ec1421ff245d">IS_FSMC_GET_IT</a>(FSMC_IT));</div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"> 1020</span>  </div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"> 1021</span>  <span class="keywordflow">if</span>(FSMC_Bank == <a class="code hl_define" href="group___f_s_m_c___n_a_n_d___bank.html#ga294e7134aa329a09e56b61eec9882a27">FSMC_Bank2_NAND</a>)</div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"> 1022</span>  {</div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"> 1023</span>    tmpsr = FSMC_Bank2-&gt;SR2;</div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"> 1024</span>  }  </div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"> 1025</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span>(FSMC_Bank == <a class="code hl_define" href="group___f_s_m_c___n_a_n_d___bank.html#gaf72def0732c026b0245d721ee371c85b">FSMC_Bank3_NAND</a>)</div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"> 1026</span>  {</div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"> 1027</span>    tmpsr = FSMC_Bank3-&gt;SR3;</div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"> 1028</span>  }</div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"> 1029</span>  <span class="comment">/* FSMC_Bank4_PCCARD*/</span></div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"> 1030</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"> 1031</span>  {</div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"> 1032</span>    tmpsr = FSMC_Bank4-&gt;SR4;</div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"> 1033</span>  } </div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"> 1034</span>  </div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"> 1035</span>  itstatus = tmpsr &amp; FSMC_IT;</div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"> 1036</span>  </div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"> 1037</span>  itenable = tmpsr &amp; (FSMC_IT &gt;&gt; 3);</div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"> 1038</span>  <span class="keywordflow">if</span> ((itstatus != (uint32_t)<a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)  &amp;&amp; (itenable != (uint32_t)<a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>))</div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"> 1039</span>  {</div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"> 1040</span>    bitstatus = <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">SET</a>;</div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"> 1041</span>  }</div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"> 1042</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"> 1043</span>  {</div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"> 1044</span>    bitstatus = <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>;</div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"> 1045</span>  }</div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"> 1046</span>  <span class="keywordflow">return</span> bitstatus; </div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"> 1047</span>}</div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"> 1048</span> </div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"><a class="line" href="group___f_s_m_c.html#gad9387e7674b8a376256a3378649e004e"> 1063</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___f_s_m_c___group4.html#gad9387e7674b8a376256a3378649e004e">FSMC_ClearITPendingBit</a>(uint32_t FSMC_Bank, uint32_t FSMC_IT)</div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"> 1064</span>{</div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"> 1065</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"> 1066</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_s_m_c___exported___constants.html#gaca216ea0c184b78f23df15296a10bac0">IS_FSMC_IT_BANK</a>(FSMC_Bank));</div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"> 1067</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_s_m_c___interrupt__sources.html#ga40a38f097a75f27a700e626905fa9a38">IS_FSMC_IT</a>(FSMC_IT));</div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"> 1068</span>    </div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"> 1069</span>  <span class="keywordflow">if</span>(FSMC_Bank == <a class="code hl_define" href="group___f_s_m_c___n_a_n_d___bank.html#ga294e7134aa329a09e56b61eec9882a27">FSMC_Bank2_NAND</a>)</div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"> 1070</span>  {</div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"> 1071</span>    FSMC_Bank2-&gt;SR2 &amp;= ~(FSMC_IT &gt;&gt; 3); </div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"> 1072</span>  }  </div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"> 1073</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span>(FSMC_Bank == <a class="code hl_define" href="group___f_s_m_c___n_a_n_d___bank.html#gaf72def0732c026b0245d721ee371c85b">FSMC_Bank3_NAND</a>)</div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"> 1074</span>  {</div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"> 1075</span>    FSMC_Bank3-&gt;SR3 &amp;= ~(FSMC_IT &gt;&gt; 3);</div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"> 1076</span>  }</div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"> 1077</span>  <span class="comment">/* FSMC_Bank4_PCCARD*/</span></div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"> 1078</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"> 1079</span>  {</div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"> 1080</span>    FSMC_Bank4-&gt;SR4 &amp;= ~(FSMC_IT &gt;&gt; 3);</div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"> 1081</span>  }</div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"> 1082</span>}</div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"> 1083</span> </div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"> 1100</span><span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span></div>
<div class="ttc" id="agroup___exported__types_html_ga39d4411201fb731279ad5a409b2b80d7"><div class="ttname"><a href="group___exported__types.html#ga39d4411201fb731279ad5a409b2b80d7">ITStatus</a></div><div class="ttdeci">enum FlagStatus ITStatus</div></div>
<div class="ttc" id="agroup___exported__types_html_ga89136caac2e14c55151f527ac02daaff"><div class="ttname"><a href="group___exported__types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a></div><div class="ttdeci">FlagStatus</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00775">stm32f4xx.h:775</a></div></div>
<div class="ttc" id="agroup___exported__types_html_gac9a7e9a35d2513ec15c3b537aaa4fba1"><div class="ttname"><a href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a></div><div class="ttdeci">FunctionalState</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00777">stm32f4xx.h:777</a></div></div>
<div class="ttc" id="agroup___exported__types_html_gaffaf7c3f537d7a3370b1bbdda67a2bf6"><div class="ttname"><a href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a></div><div class="ttdeci">#define IS_FUNCTIONAL_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00778">stm32f4xx.h:778</a></div></div>
<div class="ttc" id="agroup___exported__types_html_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05"><div class="ttname"><a href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a></div><div class="ttdeci">@ RESET</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00775">stm32f4xx.h:775</a></div></div>
<div class="ttc" id="agroup___exported__types_html_gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792"><div class="ttname"><a href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">SET</a></div><div class="ttdeci">@ SET</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00775">stm32f4xx.h:775</a></div></div>
<div class="ttc" id="agroup___exported__types_html_ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d"><div class="ttname"><a href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a></div><div class="ttdeci">@ DISABLE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00777">stm32f4xx.h:777</a></div></div>
<div class="ttc" id="agroup___f_s_m_c___access___mode_html_ga1844335f297ea30e9d7fae09ce562092"><div class="ttname"><a href="group___f_s_m_c___access___mode.html#ga1844335f297ea30e9d7fae09ce562092">IS_FSMC_ACCESS_MODE</a></div><div class="ttdeci">#define IS_FSMC_ACCESS_MODE(MODE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00487">stm32f4xx_fsmc.h:487</a></div></div>
<div class="ttc" id="agroup___f_s_m_c___access___mode_html_gae0f299b51c12257311694c4a8f5c00c3"><div class="ttname"><a href="group___f_s_m_c___access___mode.html#gae0f299b51c12257311694c4a8f5c00c3">FSMC_AccessMode_A</a></div><div class="ttdeci">#define FSMC_AccessMode_A</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00483">stm32f4xx_fsmc.h:483</a></div></div>
<div class="ttc" id="agroup___f_s_m_c___address___hold___time_html_gae7d031a5b95ad00acf67e9bc95064998"><div class="ttname"><a href="group___f_s_m_c___address___hold___time.html#gae7d031a5b95ad00acf67e9bc95064998">IS_FSMC_ADDRESS_HOLD_TIME</a></div><div class="ttdeci">#define IS_FSMC_ADDRESS_HOLD_TIME(TIME)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00443">stm32f4xx_fsmc.h:443</a></div></div>
<div class="ttc" id="agroup___f_s_m_c___address___setup___time_html_ga8b77d090338011abc1be7f4a420e2d8f"><div class="ttname"><a href="group___f_s_m_c___address___setup___time.html#ga8b77d090338011abc1be7f4a420e2d8f">IS_FSMC_ADDRESS_SETUP_TIME</a></div><div class="ttdeci">#define IS_FSMC_ADDRESS_SETUP_TIME(TIME)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00435">stm32f4xx_fsmc.h:435</a></div></div>
<div class="ttc" id="agroup___f_s_m_c___asynchronous_wait_html_ga36c0dad6fe6c0e01632d3312c8f4c4cb"><div class="ttname"><a href="group___f_s_m_c___asynchronous_wait.html#ga36c0dad6fe6c0e01632d3312c8f4c4cb">FSMC_AsynchronousWait_Disable</a></div><div class="ttdeci">#define FSMC_AsynchronousWait_Disable</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00345">stm32f4xx_fsmc.h:345</a></div></div>
<div class="ttc" id="agroup___f_s_m_c___asynchronous_wait_html_ga52d579de825316ee058baf11bfb749d6"><div class="ttname"><a href="group___f_s_m_c___asynchronous_wait.html#ga52d579de825316ee058baf11bfb749d6">IS_FSMC_ASYNWAIT</a></div><div class="ttdeci">#define IS_FSMC_ASYNWAIT(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00347">stm32f4xx_fsmc.h:347</a></div></div>
<div class="ttc" id="agroup___f_s_m_c___burst___access___mode_html_ga26fc544945415e350563a9b00684850c"><div class="ttname"><a href="group___f_s_m_c___burst___access___mode.html#ga26fc544945415e350563a9b00684850c">FSMC_BurstAccessMode_Disable</a></div><div class="ttdeci">#define FSMC_BurstAccessMode_Disable</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00334">stm32f4xx_fsmc.h:334</a></div></div>
<div class="ttc" id="agroup___f_s_m_c___burst___access___mode_html_gaf8736659c5064c3c03753d7874401e71"><div class="ttname"><a href="group___f_s_m_c___burst___access___mode.html#gaf8736659c5064c3c03753d7874401e71">IS_FSMC_BURSTMODE</a></div><div class="ttdeci">#define IS_FSMC_BURSTMODE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00336">stm32f4xx_fsmc.h:336</a></div></div>
<div class="ttc" id="agroup___f_s_m_c___bus___turn__around___duration_html_ga9ec626f30679a18af91bf48c52d9260d"><div class="ttname"><a href="group___f_s_m_c___bus___turn__around___duration.html#ga9ec626f30679a18af91bf48c52d9260d">IS_FSMC_TURNAROUND_TIME</a></div><div class="ttdeci">#define IS_FSMC_TURNAROUND_TIME(TIME)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00459">stm32f4xx_fsmc.h:459</a></div></div>
<div class="ttc" id="agroup___f_s_m_c___c_l_k___division_html_ga9e5321b02ea049fd076ba705acd06b5f"><div class="ttname"><a href="group___f_s_m_c___c_l_k___division.html#ga9e5321b02ea049fd076ba705acd06b5f">IS_FSMC_CLK_DIV</a></div><div class="ttdeci">#define IS_FSMC_CLK_DIV(DIV)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00467">stm32f4xx_fsmc.h:467</a></div></div>
<div class="ttc" id="agroup___f_s_m_c___data___address___bus___multiplexing_html_ga1dd4d12e63aaf29dbb8ae4b613f2aa15"><div class="ttname"><a href="group___f_s_m_c___data___address___bus___multiplexing.html#ga1dd4d12e63aaf29dbb8ae4b613f2aa15">FSMC_DataAddressMux_Enable</a></div><div class="ttdeci">#define FSMC_DataAddressMux_Enable</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00297">stm32f4xx_fsmc.h:297</a></div></div>
<div class="ttc" id="agroup___f_s_m_c___data___address___bus___multiplexing_html_ga546fcab8c1b751b4a959ba2ce5b35d79"><div class="ttname"><a href="group___f_s_m_c___data___address___bus___multiplexing.html#ga546fcab8c1b751b4a959ba2ce5b35d79">IS_FSMC_MUX</a></div><div class="ttdeci">#define IS_FSMC_MUX(MUX)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00298">stm32f4xx_fsmc.h:298</a></div></div>
<div class="ttc" id="agroup___f_s_m_c___data___latency_html_ga1ab8659a9631d8bb4f57d8be8580155c"><div class="ttname"><a href="group___f_s_m_c___data___latency.html#ga1ab8659a9631d8bb4f57d8be8580155c">IS_FSMC_DATA_LATENCY</a></div><div class="ttdeci">#define IS_FSMC_DATA_LATENCY(LATENCY)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00475">stm32f4xx_fsmc.h:475</a></div></div>
<div class="ttc" id="agroup___f_s_m_c___data___setup___time_html_ga3d923de775489e844913b29e77e8cca7"><div class="ttname"><a href="group___f_s_m_c___data___setup___time.html#ga3d923de775489e844913b29e77e8cca7">IS_FSMC_DATASETUP_TIME</a></div><div class="ttdeci">#define IS_FSMC_DATASETUP_TIME(TIME)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00451">stm32f4xx_fsmc.h:451</a></div></div>
<div class="ttc" id="agroup___f_s_m_c___data___width_html_ga003d52b62f5950fb041f73f15ce20171"><div class="ttname"><a href="group___f_s_m_c___data___width.html#ga003d52b62f5950fb041f73f15ce20171">IS_FSMC_MEMORY_WIDTH</a></div><div class="ttdeci">#define IS_FSMC_MEMORY_WIDTH(WIDTH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00324">stm32f4xx_fsmc.h:324</a></div></div>
<div class="ttc" id="agroup___f_s_m_c___data___width_html_ga5753e089830f19af70a724766e3c329f"><div class="ttname"><a href="group___f_s_m_c___data___width.html#ga5753e089830f19af70a724766e3c329f">FSMC_MemoryDataWidth_8b</a></div><div class="ttdeci">#define FSMC_MemoryDataWidth_8b</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00322">stm32f4xx_fsmc.h:322</a></div></div>
<div class="ttc" id="agroup___f_s_m_c___data___width_html_ga65d85c3072e6790ae760ca2248e46df6"><div class="ttname"><a href="group___f_s_m_c___data___width.html#ga65d85c3072e6790ae760ca2248e46df6">FSMC_MemoryDataWidth_16b</a></div><div class="ttdeci">#define FSMC_MemoryDataWidth_16b</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00323">stm32f4xx_fsmc.h:323</a></div></div>
<div class="ttc" id="agroup___f_s_m_c___e_c_c___page___size_html_ga58fefa0d55875775a88f54ad7498178f"><div class="ttname"><a href="group___f_s_m_c___e_c_c___page___size.html#ga58fefa0d55875775a88f54ad7498178f">IS_FSMC_ECCPAGE_SIZE</a></div><div class="ttdeci">#define IS_FSMC_ECCPAGE_SIZE(SIZE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00535">stm32f4xx_fsmc.h:535</a></div></div>
<div class="ttc" id="agroup___f_s_m_c___e_c_c___page___size_html_gaaa1661267b44e6728fa64aca79de54b3"><div class="ttname"><a href="group___f_s_m_c___e_c_c___page___size.html#gaaa1661267b44e6728fa64aca79de54b3">FSMC_ECCPageSize_256Bytes</a></div><div class="ttdeci">#define FSMC_ECCPageSize_256Bytes</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00529">stm32f4xx_fsmc.h:529</a></div></div>
<div class="ttc" id="agroup___f_s_m_c___e_c_c_html_ga9a3264c0718f5023fd106abea7ef806d"><div class="ttname"><a href="group___f_s_m_c___e_c_c.html#ga9a3264c0718f5023fd106abea7ef806d">FSMC_ECC_Disable</a></div><div class="ttdeci">#define FSMC_ECC_Disable</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00518">stm32f4xx_fsmc.h:518</a></div></div>
<div class="ttc" id="agroup___f_s_m_c___e_c_c_html_gaf1a7cb45edd8707bf4ea8aac96799c77"><div class="ttname"><a href="group___f_s_m_c___e_c_c.html#gaf1a7cb45edd8707bf4ea8aac96799c77">IS_FSMC_ECC_STATE</a></div><div class="ttdeci">#define IS_FSMC_ECC_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00520">stm32f4xx_fsmc.h:520</a></div></div>
<div class="ttc" id="agroup___f_s_m_c___exported___constants_html_ga3e3bed3dd83d38e63f11ac4cbcb87304"><div class="ttname"><a href="group___f_s_m_c___exported___constants.html#ga3e3bed3dd83d38e63f11ac4cbcb87304">IS_FSMC_NORSRAM_BANK</a></div><div class="ttdeci">#define IS_FSMC_NORSRAM_BANK(BANK)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00272">stm32f4xx_fsmc.h:272</a></div></div>
<div class="ttc" id="agroup___f_s_m_c___exported___constants_html_ga725bada099197f15f49dc0c5be00e19b"><div class="ttname"><a href="group___f_s_m_c___exported___constants.html#ga725bada099197f15f49dc0c5be00e19b">IS_FSMC_NAND_BANK</a></div><div class="ttdeci">#define IS_FSMC_NAND_BANK(BANK)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00277">stm32f4xx_fsmc.h:277</a></div></div>
<div class="ttc" id="agroup___f_s_m_c___exported___constants_html_ga884e28a365a738ad8a3199ee279a1f77"><div class="ttname"><a href="group___f_s_m_c___exported___constants.html#ga884e28a365a738ad8a3199ee279a1f77">IS_FSMC_GETFLAG_BANK</a></div><div class="ttdeci">#define IS_FSMC_GETFLAG_BANK(BANK)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00280">stm32f4xx_fsmc.h:280</a></div></div>
<div class="ttc" id="agroup___f_s_m_c___exported___constants_html_gaca216ea0c184b78f23df15296a10bac0"><div class="ttname"><a href="group___f_s_m_c___exported___constants.html#gaca216ea0c184b78f23df15296a10bac0">IS_FSMC_IT_BANK</a></div><div class="ttdeci">#define IS_FSMC_IT_BANK(BANK)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00284">stm32f4xx_fsmc.h:284</a></div></div>
<div class="ttc" id="agroup___f_s_m_c___extended___mode_html_ga5a1f1acdc44328158f59012748980dd3"><div class="ttname"><a href="group___f_s_m_c___extended___mode.html#ga5a1f1acdc44328158f59012748980dd3">FSMC_ExtendedMode_Disable</a></div><div class="ttdeci">#define FSMC_ExtendedMode_Disable</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00411">stm32f4xx_fsmc.h:411</a></div></div>
<div class="ttc" id="agroup___f_s_m_c___extended___mode_html_ga79849ea07bf2a8f09989a6babd9e66e2"><div class="ttname"><a href="group___f_s_m_c___extended___mode.html#ga79849ea07bf2a8f09989a6babd9e66e2">IS_FSMC_EXTENDED_MODE</a></div><div class="ttdeci">#define IS_FSMC_EXTENDED_MODE(MODE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00414">stm32f4xx_fsmc.h:414</a></div></div>
<div class="ttc" id="agroup___f_s_m_c___extended___mode_html_gaef9ff4c81a52fdb0471d2c4422271d2a"><div class="ttname"><a href="group___f_s_m_c___extended___mode.html#gaef9ff4c81a52fdb0471d2c4422271d2a">FSMC_ExtendedMode_Enable</a></div><div class="ttdeci">#define FSMC_ExtendedMode_Enable</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00412">stm32f4xx_fsmc.h:412</a></div></div>
<div class="ttc" id="agroup___f_s_m_c___flags_html_ga1114bf56b54e726831b38fc8c5daa14e"><div class="ttname"><a href="group___f_s_m_c___flags.html#ga1114bf56b54e726831b38fc8c5daa14e">IS_FSMC_CLEAR_FLAG</a></div><div class="ttdeci">#define IS_FSMC_CLEAR_FLAG(FLAG)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00619">stm32f4xx_fsmc.h:619</a></div></div>
<div class="ttc" id="agroup___f_s_m_c___flags_html_gab8674160ef7884f939e07041bbf5b18b"><div class="ttname"><a href="group___f_s_m_c___flags.html#gab8674160ef7884f939e07041bbf5b18b">IS_FSMC_GET_FLAG</a></div><div class="ttdeci">#define IS_FSMC_GET_FLAG(FLAG)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00614">stm32f4xx_fsmc.h:614</a></div></div>
<div class="ttc" id="agroup___f_s_m_c___group1_html_ga9c27816e8b17394c9ee1ce9298917b4a"><div class="ttname"><a href="group___f_s_m_c___group1.html#ga9c27816e8b17394c9ee1ce9298917b4a">FSMC_NORSRAMInit</a></div><div class="ttdeci">void FSMC_NORSRAMInit(FSMC_NORSRAMInitTypeDef *FSMC_NORSRAMInitStruct)</div><div class="ttdoc">Initializes the FSMC NOR/SRAM Banks according to the specified parameters in the FSMC_NORSRAMInitStru...</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8c_source.html#l00156">stm32f4xx_fsmc.c:156</a></div></div>
<div class="ttc" id="agroup___f_s_m_c___group1_html_gaab3e6648e8a584e73785361ac960eded"><div class="ttname"><a href="group___f_s_m_c___group1.html#gaab3e6648e8a584e73785361ac960eded">FSMC_NORSRAMDeInit</a></div><div class="ttdeci">void FSMC_NORSRAMDeInit(uint32_t FSMC_Bank)</div><div class="ttdoc">De-initializes the FSMC NOR/SRAM Banks registers to their default reset values.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8c_source.html#l00129">stm32f4xx_fsmc.c:129</a></div></div>
<div class="ttc" id="agroup___f_s_m_c___group1_html_gaf33e6dfc34f62d16a0cb416de9e83d28"><div class="ttname"><a href="group___f_s_m_c___group1.html#gaf33e6dfc34f62d16a0cb416de9e83d28">FSMC_NORSRAMStructInit</a></div><div class="ttdeci">void FSMC_NORSRAMStructInit(FSMC_NORSRAMInitTypeDef *FSMC_NORSRAMInitStruct)</div><div class="ttdoc">Fills each FSMC_NORSRAMInitStruct member with its default value.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8c_source.html#l00269">stm32f4xx_fsmc.c:269</a></div></div>
<div class="ttc" id="agroup___f_s_m_c___group1_html_gaf943f0f2680168d3a95a3c2c9f3eca2a"><div class="ttname"><a href="group___f_s_m_c___group1.html#gaf943f0f2680168d3a95a3c2c9f3eca2a">FSMC_NORSRAMCmd</a></div><div class="ttdeci">void FSMC_NORSRAMCmd(uint32_t FSMC_Bank, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the specified NOR/SRAM Memory Bank.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8c_source.html#l00300">stm32f4xx_fsmc.c:300</a></div></div>
<div class="ttc" id="agroup___f_s_m_c___group2_html_ga33ec7c39ea4d42e92c72c6e517d8235c"><div class="ttname"><a href="group___f_s_m_c___group2.html#ga33ec7c39ea4d42e92c72c6e517d8235c">FSMC_NANDCmd</a></div><div class="ttdeci">void FSMC_NANDCmd(uint32_t FSMC_Bank, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the specified NAND Memory Bank.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8c_source.html#l00544">stm32f4xx_fsmc.c:544</a></div></div>
<div class="ttc" id="agroup___f_s_m_c___group2_html_ga5800301fc39bbe998a18ebd9ff191cdc"><div class="ttname"><a href="group___f_s_m_c___group2.html#ga5800301fc39bbe998a18ebd9ff191cdc">FSMC_NANDECCCmd</a></div><div class="ttdeci">void FSMC_NANDECCCmd(uint32_t FSMC_Bank, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the FSMC NAND ECC feature.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8c_source.html#l00584">stm32f4xx_fsmc.c:584</a></div></div>
<div class="ttc" id="agroup___f_s_m_c___group2_html_ga8283ad94ad8e83d49d5b77d1c7e17862"><div class="ttname"><a href="group___f_s_m_c___group2.html#ga8283ad94ad8e83d49d5b77d1c7e17862">FSMC_NANDStructInit</a></div><div class="ttdeci">void FSMC_NANDStructInit(FSMC_NANDInitTypeDef *FSMC_NANDInitStruct)</div><div class="ttdoc">Fills each FSMC_NANDInitStruct member with its default value.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8c_source.html#l00515">stm32f4xx_fsmc.c:515</a></div></div>
<div class="ttc" id="agroup___f_s_m_c___group2_html_ga9f81ccc4e126c11f1eb33077b1a68e6f"><div class="ttname"><a href="group___f_s_m_c___group2.html#ga9f81ccc4e126c11f1eb33077b1a68e6f">FSMC_NANDInit</a></div><div class="ttdeci">void FSMC_NANDInit(FSMC_NANDInitTypeDef *FSMC_NANDInitStruct)</div><div class="ttdoc">Initializes the FSMC NAND Banks according to the specified parameters in the FSMC_NANDInitStruct.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8c_source.html#l00404">stm32f4xx_fsmc.c:404</a></div></div>
<div class="ttc" id="agroup___f_s_m_c___group2_html_gaad6d4f5b5a41684ce053fea55bdb98d8"><div class="ttname"><a href="group___f_s_m_c___group2.html#gaad6d4f5b5a41684ce053fea55bdb98d8">FSMC_GetECC</a></div><div class="ttdeci">uint32_t FSMC_GetECC(uint32_t FSMC_Bank)</div><div class="ttdoc">Returns the error correction code register value.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8c_source.html#l00623">stm32f4xx_fsmc.c:623</a></div></div>
<div class="ttc" id="agroup___f_s_m_c___group2_html_gafb749503293474a68555961bd8f120e1"><div class="ttname"><a href="group___f_s_m_c___group2.html#gafb749503293474a68555961bd8f120e1">FSMC_NANDDeInit</a></div><div class="ttdeci">void FSMC_NANDDeInit(uint32_t FSMC_Bank)</div><div class="ttdoc">De-initializes the FSMC NAND Banks registers to their default reset values.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8c_source.html#l00373">stm32f4xx_fsmc.c:373</a></div></div>
<div class="ttc" id="agroup___f_s_m_c___group3_html_ga2d410151ceb3428c6a1bf374a0472cde"><div class="ttname"><a href="group___f_s_m_c___group3.html#ga2d410151ceb3428c6a1bf374a0472cde">FSMC_PCCARDCmd</a></div><div class="ttdeci">void FSMC_PCCARDCmd(FunctionalState NewState)</div><div class="ttdoc">Enables or disables the PCCARD Memory Bank.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8c_source.html#l00820">stm32f4xx_fsmc.c:820</a></div></div>
<div class="ttc" id="agroup___f_s_m_c___group3_html_ga2f53ccf3a4f3c80a5a56fb47ccd47ccd"><div class="ttname"><a href="group___f_s_m_c___group3.html#ga2f53ccf3a4f3c80a5a56fb47ccd47ccd">FSMC_PCCARDDeInit</a></div><div class="ttdeci">void FSMC_PCCARDDeInit(void)</div><div class="ttdoc">De-initializes the FSMC PCCARD Bank registers to their default reset values.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8c_source.html#l00687">stm32f4xx_fsmc.c:687</a></div></div>
<div class="ttc" id="agroup___f_s_m_c___group3_html_ga7a64ba0e0545b3f1913c9d1d28c05e62"><div class="ttname"><a href="group___f_s_m_c___group3.html#ga7a64ba0e0545b3f1913c9d1d28c05e62">FSMC_PCCARDStructInit</a></div><div class="ttdeci">void FSMC_PCCARDStructInit(FSMC_PCCARDInitTypeDef *FSMC_PCCARDInitStruct)</div><div class="ttdoc">Fills each FSMC_PCCARDInitStruct member with its default value.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8c_source.html#l00794">stm32f4xx_fsmc.c:794</a></div></div>
<div class="ttc" id="agroup___f_s_m_c___group3_html_gacee1351363e7700a296faa1734a910aa"><div class="ttname"><a href="group___f_s_m_c___group3.html#gacee1351363e7700a296faa1734a910aa">FSMC_PCCARDInit</a></div><div class="ttdeci">void FSMC_PCCARDInit(FSMC_PCCARDInitTypeDef *FSMC_PCCARDInitStruct)</div><div class="ttdoc">Initializes the FSMC PCCARD Bank according to the specified parameters in the FSMC_PCCARDInitStruct.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8c_source.html#l00704">stm32f4xx_fsmc.c:704</a></div></div>
<div class="ttc" id="agroup___f_s_m_c___group4_html_ga217027ae3cd213b9076b6a1be197064c"><div class="ttname"><a href="group___f_s_m_c___group4.html#ga217027ae3cd213b9076b6a1be197064c">FSMC_ITConfig</a></div><div class="ttdeci">void FSMC_ITConfig(uint32_t FSMC_Bank, uint32_t FSMC_IT, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the specified FSMC interrupts.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8c_source.html#l00867">stm32f4xx_fsmc.c:867</a></div></div>
<div class="ttc" id="agroup___f_s_m_c___group4_html_ga697618f2de0ad9a8a82461ddbebd5264"><div class="ttname"><a href="group___f_s_m_c___group4.html#ga697618f2de0ad9a8a82461ddbebd5264">FSMC_ClearFlag</a></div><div class="ttdeci">void FSMC_ClearFlag(uint32_t FSMC_Bank, uint32_t FSMC_FLAG)</div><div class="ttdoc">Clears the FSMC's pending flags.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8c_source.html#l00977">stm32f4xx_fsmc.c:977</a></div></div>
<div class="ttc" id="agroup___f_s_m_c___group4_html_ga7fce9ca889d33cd8b8b7413875dd4d73"><div class="ttname"><a href="group___f_s_m_c___group4.html#ga7fce9ca889d33cd8b8b7413875dd4d73">FSMC_GetITStatus</a></div><div class="ttdeci">ITStatus FSMC_GetITStatus(uint32_t FSMC_Bank, uint32_t FSMC_IT)</div><div class="ttdoc">Checks whether the specified FSMC interrupt has occurred or not.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8c_source.html#l01012">stm32f4xx_fsmc.c:1012</a></div></div>
<div class="ttc" id="agroup___f_s_m_c___group4_html_gad9387e7674b8a376256a3378649e004e"><div class="ttname"><a href="group___f_s_m_c___group4.html#gad9387e7674b8a376256a3378649e004e">FSMC_ClearITPendingBit</a></div><div class="ttdeci">void FSMC_ClearITPendingBit(uint32_t FSMC_Bank, uint32_t FSMC_IT)</div><div class="ttdoc">Clears the FSMC's interrupt pending bits.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8c_source.html#l01063">stm32f4xx_fsmc.c:1063</a></div></div>
<div class="ttc" id="agroup___f_s_m_c___group4_html_gae00355115b078f483f0771057bb849c4"><div class="ttname"><a href="group___f_s_m_c___group4.html#gae00355115b078f483f0771057bb849c4">FSMC_GetFlagStatus</a></div><div class="ttdeci">FlagStatus FSMC_GetFlagStatus(uint32_t FSMC_Bank, uint32_t FSMC_FLAG)</div><div class="ttdoc">Checks whether the specified FSMC flag is set or not.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8c_source.html#l00927">stm32f4xx_fsmc.c:927</a></div></div>
<div class="ttc" id="agroup___f_s_m_c___hi_z___setup___time_html_gaeb6295e8cc1a524f060c5e780f868033"><div class="ttname"><a href="group___f_s_m_c___hi_z___setup___time.html#gaeb6295e8cc1a524f060c5e780f868033">IS_FSMC_HIZ_TIME</a></div><div class="ttdeci">#define IS_FSMC_HIZ_TIME(TIME)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00588">stm32f4xx_fsmc.h:588</a></div></div>
<div class="ttc" id="agroup___f_s_m_c___hold___setup___time_html_gab2abc8eb967495f2a2bafec8162d6385"><div class="ttname"><a href="group___f_s_m_c___hold___setup___time.html#gab2abc8eb967495f2a2bafec8162d6385">IS_FSMC_HOLD_TIME</a></div><div class="ttdeci">#define IS_FSMC_HOLD_TIME(TIME)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00580">stm32f4xx_fsmc.h:580</a></div></div>
<div class="ttc" id="agroup___f_s_m_c___interrupt__sources_html_ga40a38f097a75f27a700e626905fa9a38"><div class="ttname"><a href="group___f_s_m_c___interrupt__sources.html#ga40a38f097a75f27a700e626905fa9a38">IS_FSMC_IT</a></div><div class="ttdeci">#define IS_FSMC_IT(IT)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00599">stm32f4xx_fsmc.h:599</a></div></div>
<div class="ttc" id="agroup___f_s_m_c___interrupt__sources_html_gae2a57d0b15e025212489ec1421ff245d"><div class="ttname"><a href="group___f_s_m_c___interrupt__sources.html#gae2a57d0b15e025212489ec1421ff245d">IS_FSMC_GET_IT</a></div><div class="ttdeci">#define IS_FSMC_GET_IT(IT)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00600">stm32f4xx_fsmc.h:600</a></div></div>
<div class="ttc" id="agroup___f_s_m_c___memory___type_html_ga255cd500e141f4ac024cf5f896921233"><div class="ttname"><a href="group___f_s_m_c___memory___type.html#ga255cd500e141f4ac024cf5f896921233">IS_FSMC_MEMORY</a></div><div class="ttdeci">#define IS_FSMC_MEMORY(MEMORY)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00311">stm32f4xx_fsmc.h:311</a></div></div>
<div class="ttc" id="agroup___f_s_m_c___memory___type_html_ga8a24e8da42e67dcf6fb2f43659aa49cf"><div class="ttname"><a href="group___f_s_m_c___memory___type.html#ga8a24e8da42e67dcf6fb2f43659aa49cf">FSMC_MemoryType_SRAM</a></div><div class="ttdeci">#define FSMC_MemoryType_SRAM</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00308">stm32f4xx_fsmc.h:308</a></div></div>
<div class="ttc" id="agroup___f_s_m_c___memory___type_html_ga8b9390abe7c281947c550bf4365649e5"><div class="ttname"><a href="group___f_s_m_c___memory___type.html#ga8b9390abe7c281947c550bf4365649e5">FSMC_MemoryType_NOR</a></div><div class="ttdeci">#define FSMC_MemoryType_NOR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00310">stm32f4xx_fsmc.h:310</a></div></div>
<div class="ttc" id="agroup___f_s_m_c___n_a_n_d___bank_html_ga294e7134aa329a09e56b61eec9882a27"><div class="ttname"><a href="group___f_s_m_c___n_a_n_d___bank.html#ga294e7134aa329a09e56b61eec9882a27">FSMC_Bank2_NAND</a></div><div class="ttdeci">#define FSMC_Bank2_NAND</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00258">stm32f4xx_fsmc.h:258</a></div></div>
<div class="ttc" id="agroup___f_s_m_c___n_a_n_d___bank_html_gaf72def0732c026b0245d721ee371c85b"><div class="ttname"><a href="group___f_s_m_c___n_a_n_d___bank.html#gaf72def0732c026b0245d721ee371c85b">FSMC_Bank3_NAND</a></div><div class="ttdeci">#define FSMC_Bank3_NAND</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00259">stm32f4xx_fsmc.h:259</a></div></div>
<div class="ttc" id="agroup___f_s_m_c___n_o_r_s_r_a_m___bank_html_ga514a05828041fa1a13d464c9e4a0a4a9"><div class="ttname"><a href="group___f_s_m_c___n_o_r_s_r_a_m___bank.html#ga514a05828041fa1a13d464c9e4a0a4a9">FSMC_Bank1_NORSRAM1</a></div><div class="ttdeci">#define FSMC_Bank1_NORSRAM1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00247">stm32f4xx_fsmc.h:247</a></div></div>
<div class="ttc" id="agroup___f_s_m_c___setup___time_html_ga4f2fbb8f6ec492cc241a49c468e0d98d"><div class="ttname"><a href="group___f_s_m_c___setup___time.html#ga4f2fbb8f6ec492cc241a49c468e0d98d">IS_FSMC_SETUP_TIME</a></div><div class="ttdeci">#define IS_FSMC_SETUP_TIME(TIME)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00564">stm32f4xx_fsmc.h:564</a></div></div>
<div class="ttc" id="agroup___f_s_m_c___t_a_r___setup___time_html_ga5b9e0f64c44ab68afca90cd28dedd8e3"><div class="ttname"><a href="group___f_s_m_c___t_a_r___setup___time.html#ga5b9e0f64c44ab68afca90cd28dedd8e3">IS_FSMC_TAR_TIME</a></div><div class="ttdeci">#define IS_FSMC_TAR_TIME(TIME)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00556">stm32f4xx_fsmc.h:556</a></div></div>
<div class="ttc" id="agroup___f_s_m_c___t_c_l_r___setup___time_html_ga324848d0d9c0d2aad7ab70873b4a15e9"><div class="ttname"><a href="group___f_s_m_c___t_c_l_r___setup___time.html#ga324848d0d9c0d2aad7ab70873b4a15e9">IS_FSMC_TCLR_TIME</a></div><div class="ttdeci">#define IS_FSMC_TCLR_TIME(TIME)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00548">stm32f4xx_fsmc.h:548</a></div></div>
<div class="ttc" id="agroup___f_s_m_c___wait___setup___time_html_ga5c0efc48afb916ceff32868940f81613"><div class="ttname"><a href="group___f_s_m_c___wait___setup___time.html#ga5c0efc48afb916ceff32868940f81613">IS_FSMC_WAIT_TIME</a></div><div class="ttdeci">#define IS_FSMC_WAIT_TIME(TIME)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00572">stm32f4xx_fsmc.h:572</a></div></div>
<div class="ttc" id="agroup___f_s_m_c___wait___signal___polarity_html_ga7dc72fdfc6225e5daa9b8efee8dff49f"><div class="ttname"><a href="group___f_s_m_c___wait___signal___polarity.html#ga7dc72fdfc6225e5daa9b8efee8dff49f">FSMC_WaitSignalPolarity_Low</a></div><div class="ttdeci">#define FSMC_WaitSignalPolarity_Low</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00356">stm32f4xx_fsmc.h:356</a></div></div>
<div class="ttc" id="agroup___f_s_m_c___wait___signal___polarity_html_gabc5321807d5184fe5cdb7848e1be7bc6"><div class="ttname"><a href="group___f_s_m_c___wait___signal___polarity.html#gabc5321807d5184fe5cdb7848e1be7bc6">IS_FSMC_WAIT_POLARITY</a></div><div class="ttdeci">#define IS_FSMC_WAIT_POLARITY(POLARITY)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00358">stm32f4xx_fsmc.h:358</a></div></div>
<div class="ttc" id="agroup___f_s_m_c___wait___signal_html_gae617db4f15c82850d4f5c927f9a7db3e"><div class="ttname"><a href="group___f_s_m_c___wait___signal.html#gae617db4f15c82850d4f5c927f9a7db3e">IS_FSMC_WAITE_SIGNAL</a></div><div class="ttdeci">#define IS_FSMC_WAITE_SIGNAL(SIGNAL)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00402">stm32f4xx_fsmc.h:402</a></div></div>
<div class="ttc" id="agroup___f_s_m_c___wait___signal_html_gaf809e339f1cdc9d0a815fd98712e9ee3"><div class="ttname"><a href="group___f_s_m_c___wait___signal.html#gaf809e339f1cdc9d0a815fd98712e9ee3">FSMC_WaitSignal_Enable</a></div><div class="ttdeci">#define FSMC_WaitSignal_Enable</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00401">stm32f4xx_fsmc.h:401</a></div></div>
<div class="ttc" id="agroup___f_s_m_c___wait___timing_html_ga3edb40c756afa8bb78550b7e22ded093"><div class="ttname"><a href="group___f_s_m_c___wait___timing.html#ga3edb40c756afa8bb78550b7e22ded093">IS_FSMC_WAIT_SIGNAL_ACTIVE</a></div><div class="ttdeci">#define IS_FSMC_WAIT_SIGNAL_ACTIVE(ACTIVE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00380">stm32f4xx_fsmc.h:380</a></div></div>
<div class="ttc" id="agroup___f_s_m_c___wait___timing_html_ga62c6855a7cc65b20024085f09cdc65e8"><div class="ttname"><a href="group___f_s_m_c___wait___timing.html#ga62c6855a7cc65b20024085f09cdc65e8">FSMC_WaitSignalActive_BeforeWaitState</a></div><div class="ttdeci">#define FSMC_WaitSignalActive_BeforeWaitState</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00378">stm32f4xx_fsmc.h:378</a></div></div>
<div class="ttc" id="agroup___f_s_m_c___wait__feature_html_ga07c2585b517df2c7afbe3ba16c22f236"><div class="ttname"><a href="group___f_s_m_c___wait__feature.html#ga07c2585b517df2c7afbe3ba16c22f236">IS_FSMC_WAIT_FEATURE</a></div><div class="ttdeci">#define IS_FSMC_WAIT_FEATURE(FEATURE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00508">stm32f4xx_fsmc.h:508</a></div></div>
<div class="ttc" id="agroup___f_s_m_c___wait__feature_html_ga8a31f05576e66546fbbcdb06ff67da7d"><div class="ttname"><a href="group___f_s_m_c___wait__feature.html#ga8a31f05576e66546fbbcdb06ff67da7d">FSMC_Waitfeature_Disable</a></div><div class="ttdeci">#define FSMC_Waitfeature_Disable</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00506">stm32f4xx_fsmc.h:506</a></div></div>
<div class="ttc" id="agroup___f_s_m_c___wrap___mode_html_ga0751d74b7fb1e17f6cedea091e8ebfc8"><div class="ttname"><a href="group___f_s_m_c___wrap___mode.html#ga0751d74b7fb1e17f6cedea091e8ebfc8">IS_FSMC_WRAP_MODE</a></div><div class="ttdeci">#define IS_FSMC_WRAP_MODE(MODE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00369">stm32f4xx_fsmc.h:369</a></div></div>
<div class="ttc" id="agroup___f_s_m_c___wrap___mode_html_ga6041f0d3055ea3811a5a19560092f266"><div class="ttname"><a href="group___f_s_m_c___wrap___mode.html#ga6041f0d3055ea3811a5a19560092f266">FSMC_WrapMode_Disable</a></div><div class="ttdeci">#define FSMC_WrapMode_Disable</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00367">stm32f4xx_fsmc.h:367</a></div></div>
<div class="ttc" id="agroup___f_s_m_c___write___burst_html_ga65a49ecd05b3a128e8908c6a625adae7"><div class="ttname"><a href="group___f_s_m_c___write___burst.html#ga65a49ecd05b3a128e8908c6a625adae7">FSMC_WriteBurst_Disable</a></div><div class="ttdeci">#define FSMC_WriteBurst_Disable</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00424">stm32f4xx_fsmc.h:424</a></div></div>
<div class="ttc" id="agroup___f_s_m_c___write___burst_html_gab7b03a33fab765827832abbf07d01a10"><div class="ttname"><a href="group___f_s_m_c___write___burst.html#gab7b03a33fab765827832abbf07d01a10">IS_FSMC_WRITE_BURST</a></div><div class="ttdeci">#define IS_FSMC_WRITE_BURST(BURST)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00426">stm32f4xx_fsmc.h:426</a></div></div>
<div class="ttc" id="agroup___f_s_m_c___write___operation_html_ga2478beb6dd8861b34a16b8a57a795e56"><div class="ttname"><a href="group___f_s_m_c___write___operation.html#ga2478beb6dd8861b34a16b8a57a795e56">FSMC_WriteOperation_Enable</a></div><div class="ttdeci">#define FSMC_WriteOperation_Enable</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00390">stm32f4xx_fsmc.h:390</a></div></div>
<div class="ttc" id="agroup___f_s_m_c___write___operation_html_ga87fc20d11761caa66c3e7d77a3a7d3e3"><div class="ttname"><a href="group___f_s_m_c___write___operation.html#ga87fc20d11761caa66c3e7d77a3a7d3e3">IS_FSMC_WRITE_OPERATION</a></div><div class="ttdeci">#define IS_FSMC_WRITE_OPERATION(OPERATION)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00391">stm32f4xx_fsmc.h:391</a></div></div>
<div class="ttc" id="agroup___f_s_m_c_html_ga298d32354d8909737fa2db42cec1d343"><div class="ttname"><a href="group___f_s_m_c.html#ga298d32354d8909737fa2db42cec1d343">BCR_FACCEN_SET</a></div><div class="ttdeci">#define BCR_FACCEN_SET</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8c_source.html#l00062">stm32f4xx_fsmc.c:62</a></div></div>
<div class="ttc" id="agroup___f_s_m_c_html_ga3c5233208c7403c4ab1751912519fb2b"><div class="ttname"><a href="group___f_s_m_c.html#ga3c5233208c7403c4ab1751912519fb2b">PCR_PBKEN_RESET</a></div><div class="ttdeci">#define PCR_PBKEN_RESET</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8c_source.html#l00066">stm32f4xx_fsmc.c:66</a></div></div>
<div class="ttc" id="agroup___f_s_m_c_html_ga5d750aba62d7faea82ce2b133f3ba84e"><div class="ttname"><a href="group___f_s_m_c.html#ga5d750aba62d7faea82ce2b133f3ba84e">PCR_ECCEN_RESET</a></div><div class="ttdeci">#define PCR_ECCEN_RESET</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8c_source.html#l00068">stm32f4xx_fsmc.c:68</a></div></div>
<div class="ttc" id="agroup___f_s_m_c_html_ga6190926e03187065960cdbe9353632be"><div class="ttname"><a href="group___f_s_m_c.html#ga6190926e03187065960cdbe9353632be">BCR_MBKEN_RESET</a></div><div class="ttdeci">#define BCR_MBKEN_RESET</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8c_source.html#l00061">stm32f4xx_fsmc.c:61</a></div></div>
<div class="ttc" id="agroup___f_s_m_c_html_ga74722cb031b5a30c066e627474507e1e"><div class="ttname"><a href="group___f_s_m_c.html#ga74722cb031b5a30c066e627474507e1e">BCR_MBKEN_SET</a></div><div class="ttdeci">#define BCR_MBKEN_SET</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8c_source.html#l00060">stm32f4xx_fsmc.c:60</a></div></div>
<div class="ttc" id="agroup___f_s_m_c_html_ga77fb3dbb94b45bf205281a3b8c7c57db"><div class="ttname"><a href="group___f_s_m_c.html#ga77fb3dbb94b45bf205281a3b8c7c57db">PCR_ECCEN_SET</a></div><div class="ttdeci">#define PCR_ECCEN_SET</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8c_source.html#l00067">stm32f4xx_fsmc.c:67</a></div></div>
<div class="ttc" id="agroup___f_s_m_c_html_ga99ff48346c662edaacb98c754dbe8ce1"><div class="ttname"><a href="group___f_s_m_c.html#ga99ff48346c662edaacb98c754dbe8ce1">PCR_PBKEN_SET</a></div><div class="ttdeci">#define PCR_PBKEN_SET</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8c_source.html#l00065">stm32f4xx_fsmc.c:65</a></div></div>
<div class="ttc" id="agroup___f_s_m_c_html_gacf8fe8a218da68e86c3cdc05fb44c0dd"><div class="ttname"><a href="group___f_s_m_c.html#gacf8fe8a218da68e86c3cdc05fb44c0dd">FSMC_DefaultTimingStruct</a></div><div class="ttdeci">const FSMC_NORSRAMTimingInitTypeDef FSMC_DefaultTimingStruct</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8c_source.html#l00048">stm32f4xx_fsmc.c:48</a></div></div>
<div class="ttc" id="agroup___f_s_m_c_html_gaf02a07b484782f398b0684f0f0372f2f"><div class="ttname"><a href="group___f_s_m_c.html#gaf02a07b484782f398b0684f0f0372f2f">PCR_MEMORYTYPE_NAND</a></div><div class="ttdeci">#define PCR_MEMORYTYPE_NAND</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8c_source.html#l00069">stm32f4xx_fsmc.c:69</a></div></div>
<div class="ttc" id="astm32f4xx__conf_8h_html_a631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__conf_8h_source.html#l00074">stm32f4xx_conf.h:74</a></div></div>
<div class="ttc" id="astm32f4xx__fsmc_8h_html"><div class="ttname"><a href="stm32f4xx__fsmc_8h.html">stm32f4xx_fsmc.h</a></div><div class="ttdoc">This file contains all the functions prototypes for the FSMC firmware library.</div></div>
<div class="ttc" id="astm32f4xx__rcc_8h_html"><div class="ttname"><a href="stm32f4xx__rcc_8h.html">stm32f4xx_rcc.h</a></div><div class="ttdoc">This file contains all the functions prototypes for the RCC firmware library.</div></div>
<div class="ttc" id="astruct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def_html_a31632aeb49269a29a39e3b191590b6dc"><div class="ttname"><a href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a31632aeb49269a29a39e3b191590b6dc">FSMC_NAND_PCCARDTimingInitTypeDef::FSMC_SetupTime</a></div><div class="ttdeci">uint32_t FSMC_SetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00154">stm32f4xx_fsmc.h:154</a></div></div>
<div class="ttc" id="astruct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def_html_a8a2a2a9e71dbf276fddad2bb32c0d256"><div class="ttname"><a href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a8a2a2a9e71dbf276fddad2bb32c0d256">FSMC_NAND_PCCARDTimingInitTypeDef::FSMC_HiZSetupTime</a></div><div class="ttdeci">uint32_t FSMC_HiZSetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00173">stm32f4xx_fsmc.h:173</a></div></div>
<div class="ttc" id="astruct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def_html_a99a7d54ed2674faa5a4e0f2669812855"><div class="ttname"><a href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a99a7d54ed2674faa5a4e0f2669812855">FSMC_NAND_PCCARDTimingInitTypeDef::FSMC_WaitSetupTime</a></div><div class="ttdeci">uint32_t FSMC_WaitSetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00160">stm32f4xx_fsmc.h:160</a></div></div>
<div class="ttc" id="astruct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def_html_ae2b53c2cfd55ff277f453613dcf7c8b2"><div class="ttname"><a href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#ae2b53c2cfd55ff277f453613dcf7c8b2">FSMC_NAND_PCCARDTimingInitTypeDef::FSMC_HoldSetupTime</a></div><div class="ttdeci">uint32_t FSMC_HoldSetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00166">stm32f4xx_fsmc.h:166</a></div></div>
<div class="ttc" id="astruct_f_s_m_c___n_a_n_d_init_type_def_html"><div class="ttname"><a href="struct_f_s_m_c___n_a_n_d_init_type_def.html">FSMC_NANDInitTypeDef</a></div><div class="ttdoc">FSMC NAND Init structure definition.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00183">stm32f4xx_fsmc.h:184</a></div></div>
<div class="ttc" id="astruct_f_s_m_c___n_a_n_d_init_type_def_html_a014c1b8977b454ac15654d93dbb7dff9"><div class="ttname"><a href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a014c1b8977b454ac15654d93dbb7dff9">FSMC_NANDInitTypeDef::FSMC_TARSetupTime</a></div><div class="ttdeci">uint32_t FSMC_TARSetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00204">stm32f4xx_fsmc.h:204</a></div></div>
<div class="ttc" id="astruct_f_s_m_c___n_a_n_d_init_type_def_html_a2a33bd855240dba37e507f223dbca062"><div class="ttname"><a href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a2a33bd855240dba37e507f223dbca062">FSMC_NANDInitTypeDef::FSMC_AttributeSpaceTimingStruct</a></div><div class="ttdeci">FSMC_NAND_PCCARDTimingInitTypeDef * FSMC_AttributeSpaceTimingStruct</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00210">stm32f4xx_fsmc.h:210</a></div></div>
<div class="ttc" id="astruct_f_s_m_c___n_a_n_d_init_type_def_html_a58d0510c0ce0ae3d1e3863bf8f571377"><div class="ttname"><a href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a58d0510c0ce0ae3d1e3863bf8f571377">FSMC_NANDInitTypeDef::FSMC_ECC</a></div><div class="ttdeci">uint32_t FSMC_ECC</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00194">stm32f4xx_fsmc.h:194</a></div></div>
<div class="ttc" id="astruct_f_s_m_c___n_a_n_d_init_type_def_html_a60d3ead2188e1dbdf06810e952b3ce0f"><div class="ttname"><a href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a60d3ead2188e1dbdf06810e952b3ce0f">FSMC_NANDInitTypeDef::FSMC_Bank</a></div><div class="ttdeci">uint32_t FSMC_Bank</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00185">stm32f4xx_fsmc.h:185</a></div></div>
<div class="ttc" id="astruct_f_s_m_c___n_a_n_d_init_type_def_html_a633c7be46a1d281916b9f2e34fa3d36a"><div class="ttname"><a href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a633c7be46a1d281916b9f2e34fa3d36a">FSMC_NANDInitTypeDef::FSMC_TCLRSetupTime</a></div><div class="ttdeci">uint32_t FSMC_TCLRSetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00200">stm32f4xx_fsmc.h:200</a></div></div>
<div class="ttc" id="astruct_f_s_m_c___n_a_n_d_init_type_def_html_a7ab117a15e780c02fcad5d844e71c425"><div class="ttname"><a href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a7ab117a15e780c02fcad5d844e71c425">FSMC_NANDInitTypeDef::FSMC_CommonSpaceTimingStruct</a></div><div class="ttdeci">FSMC_NAND_PCCARDTimingInitTypeDef * FSMC_CommonSpaceTimingStruct</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00208">stm32f4xx_fsmc.h:208</a></div></div>
<div class="ttc" id="astruct_f_s_m_c___n_a_n_d_init_type_def_html_a7ed6a25710ba724a7a8f90af60130cf6"><div class="ttname"><a href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a7ed6a25710ba724a7a8f90af60130cf6">FSMC_NANDInitTypeDef::FSMC_ECCPageSize</a></div><div class="ttdeci">uint32_t FSMC_ECCPageSize</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00197">stm32f4xx_fsmc.h:197</a></div></div>
<div class="ttc" id="astruct_f_s_m_c___n_a_n_d_init_type_def_html_ab350e15014c4a9f4b2c2f2848f11eeca"><div class="ttname"><a href="struct_f_s_m_c___n_a_n_d_init_type_def.html#ab350e15014c4a9f4b2c2f2848f11eeca">FSMC_NANDInitTypeDef::FSMC_Waitfeature</a></div><div class="ttdeci">uint32_t FSMC_Waitfeature</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00188">stm32f4xx_fsmc.h:188</a></div></div>
<div class="ttc" id="astruct_f_s_m_c___n_a_n_d_init_type_def_html_ab4a4f56aab3150d8fb02aaf092db0235"><div class="ttname"><a href="struct_f_s_m_c___n_a_n_d_init_type_def.html#ab4a4f56aab3150d8fb02aaf092db0235">FSMC_NANDInitTypeDef::FSMC_MemoryDataWidth</a></div><div class="ttdeci">uint32_t FSMC_MemoryDataWidth</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00191">stm32f4xx_fsmc.h:191</a></div></div>
<div class="ttc" id="astruct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_html"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html">FSMC_NORSRAMInitTypeDef</a></div><div class="ttdoc">FSMC NOR/SRAM Init structure definition.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00094">stm32f4xx_fsmc.h:95</a></div></div>
<div class="ttc" id="astruct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_html_a1791c771ff86f5dc5422040409517e9d"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a1791c771ff86f5dc5422040409517e9d">FSMC_NORSRAMInitTypeDef::FSMC_MemoryDataWidth</a></div><div class="ttdeci">uint32_t FSMC_MemoryDataWidth</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00107">stm32f4xx_fsmc.h:107</a></div></div>
<div class="ttc" id="astruct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_html_a33f8e281b9ff3187906309d005b4159e"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a33f8e281b9ff3187906309d005b4159e">FSMC_NORSRAMInitTypeDef::FSMC_ReadWriteTimingStruct</a></div><div class="ttdeci">FSMC_NORSRAMTimingInitTypeDef * FSMC_ReadWriteTimingStruct</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00144">stm32f4xx_fsmc.h:144</a></div></div>
<div class="ttc" id="astruct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_html_a596793d1735c4e38c87e3bf91d986370"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a596793d1735c4e38c87e3bf91d986370">FSMC_NORSRAMInitTypeDef::FSMC_WriteOperation</a></div><div class="ttdeci">uint32_t FSMC_WriteOperation</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00131">stm32f4xx_fsmc.h:131</a></div></div>
<div class="ttc" id="astruct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_html_a5d4d76594fc201943b51095e3ef34791"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a5d4d76594fc201943b51095e3ef34791">FSMC_NORSRAMInitTypeDef::FSMC_WaitSignalPolarity</a></div><div class="ttdeci">uint32_t FSMC_WaitSignalPolarity</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00118">stm32f4xx_fsmc.h:118</a></div></div>
<div class="ttc" id="astruct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_html_a71c6e7cc8e7e1a8fd0562960ffd23e88"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a71c6e7cc8e7e1a8fd0562960ffd23e88">FSMC_NORSRAMInitTypeDef::FSMC_WaitSignalActive</a></div><div class="ttdeci">uint32_t FSMC_WaitSignalActive</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00126">stm32f4xx_fsmc.h:126</a></div></div>
<div class="ttc" id="astruct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_html_a7e201c17bf7c5f6cc69fb6de29c8b024"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a7e201c17bf7c5f6cc69fb6de29c8b024">FSMC_NORSRAMInitTypeDef::FSMC_WrapMode</a></div><div class="ttdeci">uint32_t FSMC_WrapMode</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00122">stm32f4xx_fsmc.h:122</a></div></div>
<div class="ttc" id="astruct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_html_a7fcd864461cf0d1cf83b62fa2b4d3f86"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a7fcd864461cf0d1cf83b62fa2b4d3f86">FSMC_NORSRAMInitTypeDef::FSMC_Bank</a></div><div class="ttdeci">uint32_t FSMC_Bank</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00096">stm32f4xx_fsmc.h:96</a></div></div>
<div class="ttc" id="astruct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_html_a979ad605c6a63923e060576ee01e888d"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a979ad605c6a63923e060576ee01e888d">FSMC_NORSRAMInitTypeDef::FSMC_MemoryType</a></div><div class="ttdeci">uint32_t FSMC_MemoryType</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00103">stm32f4xx_fsmc.h:103</a></div></div>
<div class="ttc" id="astruct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_html_ac350cc34377fe3d5f882a6801bab1ac9"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#ac350cc34377fe3d5f882a6801bab1ac9">FSMC_NORSRAMInitTypeDef::FSMC_AsynchronousWait</a></div><div class="ttdeci">uint32_t FSMC_AsynchronousWait</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00114">stm32f4xx_fsmc.h:114</a></div></div>
<div class="ttc" id="astruct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_html_ac62cf7426a933ce6aa6efc3a8e82dac1"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#ac62cf7426a933ce6aa6efc3a8e82dac1">FSMC_NORSRAMInitTypeDef::FSMC_WriteTimingStruct</a></div><div class="ttdeci">FSMC_NORSRAMTimingInitTypeDef * FSMC_WriteTimingStruct</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00146">stm32f4xx_fsmc.h:146</a></div></div>
<div class="ttc" id="astruct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_html_adac3756711f2d76e56a8cbcb7a03843d"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#adac3756711f2d76e56a8cbcb7a03843d">FSMC_NORSRAMInitTypeDef::FSMC_WriteBurst</a></div><div class="ttdeci">uint32_t FSMC_WriteBurst</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00141">stm32f4xx_fsmc.h:141</a></div></div>
<div class="ttc" id="astruct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_html_aec0bfff5c934c251c21450a50f5bdb79"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#aec0bfff5c934c251c21450a50f5bdb79">FSMC_NORSRAMInitTypeDef::FSMC_BurstAccessMode</a></div><div class="ttdeci">uint32_t FSMC_BurstAccessMode</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00110">stm32f4xx_fsmc.h:110</a></div></div>
<div class="ttc" id="astruct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_html_aedbc7df3ff61cc93a910a64dc53c932b"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#aedbc7df3ff61cc93a910a64dc53c932b">FSMC_NORSRAMInitTypeDef::FSMC_WaitSignal</a></div><div class="ttdeci">uint32_t FSMC_WaitSignal</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00134">stm32f4xx_fsmc.h:134</a></div></div>
<div class="ttc" id="astruct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_html_af33d0076b5bfea3a66e388ed7f3eb3f3"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#af33d0076b5bfea3a66e388ed7f3eb3f3">FSMC_NORSRAMInitTypeDef::FSMC_ExtendedMode</a></div><div class="ttdeci">uint32_t FSMC_ExtendedMode</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00138">stm32f4xx_fsmc.h:138</a></div></div>
<div class="ttc" id="astruct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_html_af4ff95085d3bb39e34c2f88ca3140ce5"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#af4ff95085d3bb39e34c2f88ca3140ce5">FSMC_NORSRAMInitTypeDef::FSMC_DataAddressMux</a></div><div class="ttdeci">uint32_t FSMC_DataAddressMux</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00099">stm32f4xx_fsmc.h:99</a></div></div>
<div class="ttc" id="astruct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_html"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html">FSMC_NORSRAMTimingInitTypeDef</a></div><div class="ttdoc">Timing parameters For NOR/SRAM Banks</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00053">stm32f4xx_fsmc.h:54</a></div></div>
<div class="ttc" id="astruct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_html_a251b439331b82eecea58aa3f8882ea15"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a251b439331b82eecea58aa3f8882ea15">FSMC_NORSRAMTimingInitTypeDef::FSMC_CLKDivision</a></div><div class="ttdeci">uint32_t FSMC_CLKDivision</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00075">stm32f4xx_fsmc.h:75</a></div></div>
<div class="ttc" id="astruct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_html_a261d043a19cecf77e6859403be204efc"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a261d043a19cecf77e6859403be204efc">FSMC_NORSRAMTimingInitTypeDef::FSMC_AccessMode</a></div><div class="ttdeci">uint32_t FSMC_AccessMode</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00087">stm32f4xx_fsmc.h:87</a></div></div>
<div class="ttc" id="astruct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_html_a2ba90f4ec16bc38a2c4fa29c593b713b"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a2ba90f4ec16bc38a2c4fa29c593b713b">FSMC_NORSRAMTimingInitTypeDef::FSMC_AddressSetupTime</a></div><div class="ttdeci">uint32_t FSMC_AddressSetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00055">stm32f4xx_fsmc.h:55</a></div></div>
<div class="ttc" id="astruct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_html_a3d98d57618e46ec6aa5d876dcc047d32"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a3d98d57618e46ec6aa5d876dcc047d32">FSMC_NORSRAMTimingInitTypeDef::FSMC_BusTurnAroundDuration</a></div><div class="ttdeci">uint32_t FSMC_BusTurnAroundDuration</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00070">stm32f4xx_fsmc.h:70</a></div></div>
<div class="ttc" id="astruct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_html_a917b227ccb0a765791897ce3647ab26b"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a917b227ccb0a765791897ce3647ab26b">FSMC_NORSRAMTimingInitTypeDef::FSMC_AddressHoldTime</a></div><div class="ttdeci">uint32_t FSMC_AddressHoldTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00060">stm32f4xx_fsmc.h:60</a></div></div>
<div class="ttc" id="astruct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_html_aaa0a9178766adeed424d5c4eb728d1b1"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#aaa0a9178766adeed424d5c4eb728d1b1">FSMC_NORSRAMTimingInitTypeDef::FSMC_DataSetupTime</a></div><div class="ttdeci">uint32_t FSMC_DataSetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00065">stm32f4xx_fsmc.h:65</a></div></div>
<div class="ttc" id="astruct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_html_abc33886615fc3627448aa2dba11cfc77"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#abc33886615fc3627448aa2dba11cfc77">FSMC_NORSRAMTimingInitTypeDef::FSMC_DataLatency</a></div><div class="ttdeci">uint32_t FSMC_DataLatency</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00079">stm32f4xx_fsmc.h:79</a></div></div>
<div class="ttc" id="astruct_f_s_m_c___p_c_c_a_r_d_init_type_def_html"><div class="ttname"><a href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html">FSMC_PCCARDInitTypeDef</a></div><div class="ttdoc">FSMC PCCARD Init structure definition.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00217">stm32f4xx_fsmc.h:218</a></div></div>
<div class="ttc" id="astruct_f_s_m_c___p_c_c_a_r_d_init_type_def_html_a15db9675791f6f9c7fd82fe1084ff694"><div class="ttname"><a href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#a15db9675791f6f9c7fd82fe1084ff694">FSMC_PCCARDInitTypeDef::FSMC_TCLRSetupTime</a></div><div class="ttdeci">uint32_t FSMC_TCLRSetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00222">stm32f4xx_fsmc.h:222</a></div></div>
<div class="ttc" id="astruct_f_s_m_c___p_c_c_a_r_d_init_type_def_html_a3ffd8c627ffe3ac90dfbfe93a8b97c26"><div class="ttname"><a href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#a3ffd8c627ffe3ac90dfbfe93a8b97c26">FSMC_PCCARDInitTypeDef::FSMC_Waitfeature</a></div><div class="ttdeci">uint32_t FSMC_Waitfeature</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00219">stm32f4xx_fsmc.h:219</a></div></div>
<div class="ttc" id="astruct_f_s_m_c___p_c_c_a_r_d_init_type_def_html_a87cb99ebe9b5ed570c6467abc9c2ef6d"><div class="ttname"><a href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#a87cb99ebe9b5ed570c6467abc9c2ef6d">FSMC_PCCARDInitTypeDef::FSMC_CommonSpaceTimingStruct</a></div><div class="ttdeci">FSMC_NAND_PCCARDTimingInitTypeDef * FSMC_CommonSpaceTimingStruct</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00231">stm32f4xx_fsmc.h:231</a></div></div>
<div class="ttc" id="astruct_f_s_m_c___p_c_c_a_r_d_init_type_def_html_abd9b9e8d7623829a40e5255b0949a3a1"><div class="ttname"><a href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#abd9b9e8d7623829a40e5255b0949a3a1">FSMC_PCCARDInitTypeDef::FSMC_IOSpaceTimingStruct</a></div><div class="ttdeci">FSMC_NAND_PCCARDTimingInitTypeDef * FSMC_IOSpaceTimingStruct</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00235">stm32f4xx_fsmc.h:235</a></div></div>
<div class="ttc" id="astruct_f_s_m_c___p_c_c_a_r_d_init_type_def_html_ac83f977e01623595e0aa8dd0b1eb3fcc"><div class="ttname"><a href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#ac83f977e01623595e0aa8dd0b1eb3fcc">FSMC_PCCARDInitTypeDef::FSMC_TARSetupTime</a></div><div class="ttdeci">uint32_t FSMC_TARSetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00226">stm32f4xx_fsmc.h:226</a></div></div>
<div class="ttc" id="astruct_f_s_m_c___p_c_c_a_r_d_init_type_def_html_aee510f2e6e6ef18e7f5eedfed702f697"><div class="ttname"><a href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#aee510f2e6e6ef18e7f5eedfed702f697">FSMC_PCCARDInitTypeDef::FSMC_AttributeSpaceTimingStruct</a></div><div class="ttdeci">FSMC_NAND_PCCARDTimingInitTypeDef * FSMC_AttributeSpaceTimingStruct</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00233">stm32f4xx_fsmc.h:233</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4
</small></address>
</body>
</html>
