

================================================================
== Vitis HLS Report for 'process_images'
================================================================
* Date:           Wed May 14 20:37:45 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        HLSEindoefening
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  12.00 ns|  8.760 ns|     3.24 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-----------------------------+--------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                             |                          |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |           Instance          |          Module          |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-----------------------------+--------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |entry_proc_U0                |entry_proc                |        0|        0|       0 ns|       0 ns|    0|    0|       no|
        |Block_entry_gmem_rd_proc_U0  |Block_entry_gmem_rd_proc  |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        |Block_entry_proc_3_U0        |Block_entry_proc_3        |        2|        2|  24.000 ns|  24.000 ns|    2|    2|       no|
        |Block_entry_gmem_wr_proc_U0  |Block_entry_gmem_wr_proc  |        2|        ?|  24.000 ns|          ?|    2|    ?|       no|
        +-----------------------------+--------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     26|    -|
|FIFO             |        -|    -|     792|    544|    -|
|Instance         |        3|   28|    5938|   8244|    -|
|Memory           |     7168|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       0|     45|    -|
|Register         |        -|    -|       5|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |     7171|   28|    6735|   8859|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |     2561|   12|       6|     16|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+--------------------------+---------+----+------+------+-----+
    |           Instance          |          Module          | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------+--------------------------+---------+----+------+------+-----+
    |Block_entry_gmem_rd_proc_U0  |Block_entry_gmem_rd_proc  |        0|  22|  3755|  5353|    0|
    |Block_entry_gmem_wr_proc_U0  |Block_entry_gmem_wr_proc  |        0|   0|   695|   777|    0|
    |Block_entry_proc_3_U0        |Block_entry_proc_3        |        0|   6|   130|   368|    0|
    |control_r_s_axi_U            |control_r_s_axi           |        0|   0|   380|   680|    0|
    |control_s_axi_U              |control_s_axi             |        0|   0|   112|   168|    0|
    |entry_proc_U0                |entry_proc                |        0|   0|     2|    47|    0|
    |gmem_m_axi_U                 |gmem_m_axi                |        3|   0|   864|   851|    0|
    +-----------------------------+--------------------------+---------+----+------+------+-----+
    |Total                        |                          |        3|  28|  5938|  8244|    0|
    +-----------------------------+--------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------+---------------------------+---------+---+----+-----+---------+-----+------+-------------+
    |     Memory    |           Module          | BRAM_18K| FF| LUT| URAM|  Words  | Bits| Banks| W*Bits*Banks|
    +---------------+---------------------------+---------+---+----+-----+---------+-----+------+-------------+
    |conv_result_U  |conv_result_RAM_AUTO_1R1W  |     4096|  0|   0|    0|  4194304|    8|     1|     33554432|
    |max_result_U   |max_result_RAM_AUTO_1R1W   |     1024|  0|   0|    0|  1048576|    8|     1|      8388608|
    |min_result_U   |max_result_RAM_AUTO_1R1W   |     1024|  0|   0|    0|  1048576|    8|     1|      8388608|
    |avg_result_U   |max_result_RAM_AUTO_1R1W   |     1024|  0|   0|    0|  1048576|    8|     1|      8388608|
    +---------------+---------------------------+---------+---+----+-----+---------+-----+------+-------------+
    |Total          |                           |     7168|  0|   0|    0|  7340032|   32|     4|     58720256|
    +---------------+---------------------------+---------+---+----+-----+---------+-----+------+-------------+

    * FIFO: 
    +----------------------+---------+----+----+-----+------+-----+---------+
    |         Name         | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +----------------------+---------+----+----+-----+------+-----+---------+
    |avg_output_c_U        |        0|  99|   0|    -|     3|   64|      192|
    |cmp111_loc_channel_U  |        0|  99|   0|    -|     2|    1|        2|
    |cmp3_loc_channel_U    |        0|  99|   0|    -|     2|    1|        2|
    |conv_output_c_U       |        0|  99|   0|    -|     3|   64|      192|
    |max_output_c_U        |        0|  99|   0|    -|     3|   64|      192|
    |min_output_c_U        |        0|  99|   0|    -|     3|   64|      192|
    |mul10_loc_channel_U   |        0|  99|   0|    -|     2|   32|       64|
    |mul_loc_channel_U     |        0|  99|   0|    -|     2|   32|       64|
    +----------------------+---------+----+----+-----+------+-----+---------+
    |Total                 |        0| 792|   0|    0|    20|  322|      900|
    +----------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +----------------------------------------------+----------+----+---+----+------------+------------+
    |                 Variable Name                | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------------+----------+----+---+----+------------+------------+
    |Block_entry_gmem_rd_proc_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |Block_entry_gmem_wr_proc_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |Block_entry_proc_3_U0_ap_start                |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_avg_result                    |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_cmp111_loc_channel            |       and|   0|  0|   2|           1|           1|
    |ap_idle                                       |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                                 |       and|   0|  0|   2|           1|           1|
    |entry_proc_U0_ap_start                        |       and|   0|  0|   2|           1|           1|
    |ap_sync_Block_entry_gmem_rd_proc_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_Block_entry_proc_3_U0_ap_ready        |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_avg_result              |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_cmp111_loc_channel      |        or|   0|  0|   2|           1|           1|
    |ap_sync_entry_proc_U0_ap_ready                |        or|   0|  0|   2|           1|           1|
    +----------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                         |          |   0|  0|  26|          13|          13|
    +----------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------------+----+-----------+-----+-----------+
    |                       Name                       | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_Block_entry_gmem_rd_proc_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_Block_entry_proc_3_U0_ap_ready        |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_avg_result              |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_cmp111_loc_channel      |   9|          2|    1|          2|
    |ap_sync_reg_entry_proc_U0_ap_ready                |   9|          2|    1|          2|
    +--------------------------------------------------+----+-----------+-----+-----------+
    |Total                                             |  45|         10|    5|         10|
    +--------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+---+----+-----+-----------+
    |                       Name                       | FF| LUT| Bits| Const Bits|
    +--------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_Block_entry_gmem_rd_proc_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_Block_entry_proc_3_U0_ap_ready        |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_avg_result              |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_cmp111_loc_channel      |  1|   0|    1|          0|
    |ap_sync_reg_entry_proc_U0_ap_ready                |  1|   0|    1|          0|
    +--------------------------------------------------+---+----+-----+-----------+
    |Total                                             |  5|   0|    5|          0|
    +--------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------------+-----+-----+------------+----------------+--------------+
|s_axi_control_AWVALID    |   in|    1|       s_axi|         control|        scalar|
|s_axi_control_AWREADY    |  out|    1|       s_axi|         control|        scalar|
|s_axi_control_AWADDR     |   in|    5|       s_axi|         control|        scalar|
|s_axi_control_WVALID     |   in|    1|       s_axi|         control|        scalar|
|s_axi_control_WREADY     |  out|    1|       s_axi|         control|        scalar|
|s_axi_control_WDATA      |   in|   32|       s_axi|         control|        scalar|
|s_axi_control_WSTRB      |   in|    4|       s_axi|         control|        scalar|
|s_axi_control_ARVALID    |   in|    1|       s_axi|         control|        scalar|
|s_axi_control_ARREADY    |  out|    1|       s_axi|         control|        scalar|
|s_axi_control_ARADDR     |   in|    5|       s_axi|         control|        scalar|
|s_axi_control_RVALID     |  out|    1|       s_axi|         control|        scalar|
|s_axi_control_RREADY     |   in|    1|       s_axi|         control|        scalar|
|s_axi_control_RDATA      |  out|   32|       s_axi|         control|        scalar|
|s_axi_control_RRESP      |  out|    2|       s_axi|         control|        scalar|
|s_axi_control_BVALID     |  out|    1|       s_axi|         control|        scalar|
|s_axi_control_BREADY     |   in|    1|       s_axi|         control|        scalar|
|s_axi_control_BRESP      |  out|    2|       s_axi|         control|        scalar|
|s_axi_control_r_AWVALID  |   in|    1|       s_axi|       control_r|        scalar|
|s_axi_control_r_AWREADY  |  out|    1|       s_axi|       control_r|        scalar|
|s_axi_control_r_AWADDR   |   in|    7|       s_axi|       control_r|        scalar|
|s_axi_control_r_WVALID   |   in|    1|       s_axi|       control_r|        scalar|
|s_axi_control_r_WREADY   |  out|    1|       s_axi|       control_r|        scalar|
|s_axi_control_r_WDATA    |   in|   32|       s_axi|       control_r|        scalar|
|s_axi_control_r_WSTRB    |   in|    4|       s_axi|       control_r|        scalar|
|s_axi_control_r_ARVALID  |   in|    1|       s_axi|       control_r|        scalar|
|s_axi_control_r_ARREADY  |  out|    1|       s_axi|       control_r|        scalar|
|s_axi_control_r_ARADDR   |   in|    7|       s_axi|       control_r|        scalar|
|s_axi_control_r_RVALID   |  out|    1|       s_axi|       control_r|        scalar|
|s_axi_control_r_RREADY   |   in|    1|       s_axi|       control_r|        scalar|
|s_axi_control_r_RDATA    |  out|   32|       s_axi|       control_r|        scalar|
|s_axi_control_r_RRESP    |  out|    2|       s_axi|       control_r|        scalar|
|s_axi_control_r_BVALID   |  out|    1|       s_axi|       control_r|        scalar|
|s_axi_control_r_BREADY   |   in|    1|       s_axi|       control_r|        scalar|
|s_axi_control_r_BRESP    |  out|    2|       s_axi|       control_r|        scalar|
|ap_clk                   |   in|    1|  ap_ctrl_hs|  process_images|  return value|
|ap_rst_n                 |   in|    1|  ap_ctrl_hs|  process_images|  return value|
|interrupt                |  out|    1|  ap_ctrl_hs|  process_images|  return value|
|m_axi_gmem_AWVALID       |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWREADY       |   in|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWADDR        |  out|   64|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWID          |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWLEN         |  out|    8|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWSIZE        |  out|    3|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWBURST       |  out|    2|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWLOCK        |  out|    2|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWCACHE       |  out|    4|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWPROT        |  out|    3|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWQOS         |  out|    4|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWREGION      |  out|    4|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWUSER        |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_WVALID        |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_WREADY        |   in|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_WDATA         |  out|   32|       m_axi|            gmem|       pointer|
|m_axi_gmem_WSTRB         |  out|    4|       m_axi|            gmem|       pointer|
|m_axi_gmem_WLAST         |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_WID           |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_WUSER         |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARVALID       |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARREADY       |   in|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARADDR        |  out|   64|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARID          |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARLEN         |  out|    8|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARSIZE        |  out|    3|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARBURST       |  out|    2|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARLOCK        |  out|    2|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARCACHE       |  out|    4|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARPROT        |  out|    3|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARQOS         |  out|    4|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARREGION      |  out|    4|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARUSER        |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_RVALID        |   in|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_RREADY        |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_RDATA         |   in|   32|       m_axi|            gmem|       pointer|
|m_axi_gmem_RLAST         |   in|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_RID           |   in|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_RUSER         |   in|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_RRESP         |   in|    2|       m_axi|            gmem|       pointer|
|m_axi_gmem_BVALID        |   in|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_BREADY        |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_BRESP         |   in|    2|       m_axi|            gmem|       pointer|
|m_axi_gmem_BID           |   in|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_BUSER         |   in|    1|       m_axi|            gmem|       pointer|
+-------------------------+-----+-----+------------+----------------+--------------+

