Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,8
design__inferred_latch__count,0
design__instance__count,183
design__instance__area,2714.34
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0001618841924937442
power__switching__total,0.00003551535337464884
power__leakage__total,0.0000016526768149560667
power__total,0.0001990522287087515
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.25274616448465276
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2528749503591516
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.09723142011184609
timing__setup__ws__corner:nom_fast_1p32V_m40C,15.038301696232091
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.097231
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,18.555382
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.2563087592491295
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.25641520188462585
timing__hold__ws__corner:nom_slow_1p08V_125C,0.579126041292082
timing__setup__ws__corner:nom_slow_1p08V_125C,14.046668226159985
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.579126
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,16.908491
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.25410674283981066
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.25422356606088087
timing__hold__ws__corner:nom_typ_1p20V_25C,0.276218028490322
timing__setup__ws__corner:nom_typ_1p20V_25C,14.68898999566902
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.276218
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,17.963785
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.25274616448465276
clock__skew__worst_setup,0.2528749503591516
timing__hold__ws,0.09723142011184609
timing__setup__ws,14.046668226159985
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.097231
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,16.908491
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,183
design__instance__area__stdcell,2714.34
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.0937872
design__instance__utilization__stdcell,0.0937872
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:inverter,25
design__instance__area__class:inverter,136.08
design__instance__count__class:sequential_cell,22
design__instance__area__class:sequential_cell,1037.84
design__instance__count__class:multi_input_combinational_cell,81
design__instance__area__class:multi_input_combinational_cell,774.749
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,48
design__instance__area__class:timing_repair_buffer,709.43
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,3359.02
design__violations,0
design__instance__count__class:clock_buffer,5
design__instance__area__class:clock_buffer,45.36
design__instance__count__class:clock_inverter,2
design__instance__area__class:clock_inverter,10.8864
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,38
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,222
route__net__special,2
route__drc_errors__iter:0,38
route__wirelength__iter:0,3513
route__drc_errors__iter:1,8
route__wirelength__iter:1,3517
route__drc_errors__iter:2,6
route__wirelength__iter:2,3535
route__drc_errors__iter:3,0
route__wirelength__iter:3,3530
route__drc_errors,0
route__wirelength,3530
route__vias,925
route__vias__singlecut,925
route__vias__multicut,0
design__disconnected_pin__count,12
design__critical_disconnected_pin__count,0
route__wirelength__max,147.62
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,35
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,35
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,35
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,35
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19998
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000196555
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000153752
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000209543
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000153752
design_powergrid__voltage__worst,0.0000153752
design_powergrid__voltage__worst__net:VPWR,1.19998
design_powergrid__drop__worst,0.0000196555
design_powergrid__drop__worst__net:VPWR,0.0000196555
design_powergrid__voltage__worst__net:VGND,0.0000153752
design_powergrid__drop__worst__net:VGND,0.0000153752
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0000023800000000000000828829192778268719621337368153035640716552734375
ir__drop__worst,0.00001970000000000000112024105269892260139386053197085857391357421875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
