#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000015f749048d0 .scope module, "alu_tb" "alu_tb" 2 3;
 .timescale -9 -10;
v0000015f749725f0_0 .var "DATA1", 31 0;
v0000015f74970a70_0 .var "DATA2", 31 0;
v0000015f74970bb0_0 .net "RESULT", 31 0, v0000015f748fb960_0;  1 drivers
v0000015f74971470_0 .var "SELECT", 4 0;
v0000015f74971510_0 .var "clk", 0 0;
S_0000015f749134f0 .scope module, "uut" "alu" 2 9, 3 5 0, S_0000015f749048d0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /INPUT 5 "SELECT";
    .port_info 3 /OUTPUT 32 "RESULT";
L_0000015f74915f30/d .functor XOR 32, v0000015f749725f0_0, v0000015f74970a70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000015f74915f30 .delay 32 (20,20,20) L_0000015f74915f30/d;
L_0000015f749156e0/d .functor OR 32, v0000015f749725f0_0, v0000015f74970a70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000015f749156e0 .delay 32 (20,20,20) L_0000015f749156e0/d;
L_0000015f749157c0/d .functor AND 32, v0000015f749725f0_0, v0000015f74970a70_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000015f749157c0 .delay 32 (20,20,20) L_0000015f749157c0/d;
v0000015f748fb6e0_0 .net "DATA1", 31 0, v0000015f749725f0_0;  1 drivers
v0000015f748fb500_0 .net "DATA2", 31 0, v0000015f74970a70_0;  1 drivers
v0000015f748fb960_0 .var "RESULT", 31 0;
v0000015f748fba00_0 .net "SELECT", 4 0, v0000015f74971470_0;  1 drivers
v0000015f748fbaa0_0 .net *"_ivl_1", 4 0, L_0000015f749715b0;  1 drivers
v0000015f74971830_0 .net *"_ivl_20", 0 0, L_0000015f74973d40;  1 drivers
L_0000015f749c0088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000015f749724b0_0 .net/2u *"_ivl_22", 31 0, L_0000015f749c0088;  1 drivers
L_0000015f749c00d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015f74970ed0_0 .net/2u *"_ivl_24", 31 0, L_0000015f749c00d0;  1 drivers
v0000015f749720f0_0 .net *"_ivl_28", 0 0, L_0000015f74974100;  1 drivers
L_0000015f749c0118 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000015f74970c50_0 .net/2u *"_ivl_30", 31 0, L_0000015f749c0118;  1 drivers
L_0000015f749c0160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015f74970b10_0 .net/2u *"_ivl_32", 31 0, L_0000015f749c0160;  1 drivers
L_0000015f749c0280 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015f74971970_0 .net/2u *"_ivl_46", 31 0, L_0000015f749c0280;  1 drivers
v0000015f749718d0_0 .net *"_ivl_48", 0 0, L_0000015f74973f20;  1 drivers
v0000015f74971a10_0 .net *"_ivl_5", 4 0, L_0000015f74971790;  1 drivers
L_0000015f749c02c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015f74972190_0 .net/2u *"_ivl_50", 31 0, L_0000015f749c02c8;  1 drivers
v0000015f74970890_0 .net *"_ivl_52", 31 0, L_0000015f74973fc0;  1 drivers
L_0000015f749c0310 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015f74970cf0_0 .net/2u *"_ivl_56", 31 0, L_0000015f749c0310;  1 drivers
v0000015f74970d90_0 .net *"_ivl_58", 0 0, L_0000015f74974600;  1 drivers
L_0000015f749c0358 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015f74971ab0_0 .net/2u *"_ivl_60", 31 0, L_0000015f749c0358;  1 drivers
v0000015f74972050_0 .net *"_ivl_62", 31 0, L_0000015f749728a0;  1 drivers
L_0000015f749c03a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015f74970e30_0 .net/2u *"_ivl_66", 31 0, L_0000015f749c03a0;  1 drivers
v0000015f74970f70_0 .net *"_ivl_68", 0 0, L_0000015f74972ee0;  1 drivers
L_0000015f749c03e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015f749707f0_0 .net/2u *"_ivl_70", 31 0, L_0000015f749c03e8;  1 drivers
v0000015f74972410_0 .net *"_ivl_72", 31 0, L_0000015f749746a0;  1 drivers
L_0000015f749c0430 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015f74972690_0 .net/2u *"_ivl_76", 31 0, L_0000015f749c0430;  1 drivers
v0000015f74971b50_0 .net *"_ivl_78", 0 0, L_0000015f74973020;  1 drivers
L_0000015f749c0478 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015f74971010_0 .net/2u *"_ivl_80", 31 0, L_0000015f749c0478;  1 drivers
v0000015f74971bf0_0 .net *"_ivl_82", 31 0, L_0000015f74972d00;  1 drivers
v0000015f74972370_0 .net *"_ivl_9", 4 0, L_0000015f74973700;  1 drivers
v0000015f74971c90_0 .net "addData", 31 0, L_0000015f74972800;  1 drivers
v0000015f749710b0_0 .net "andData", 31 0, L_0000015f749157c0;  1 drivers
v0000015f74970930_0 .net "divData", 31 0, L_0000015f74974240;  1 drivers
v0000015f74971d30_0 .net "divuData", 31 0, L_0000015f749733e0;  1 drivers
v0000015f74971150_0 .net "mulData", 31 0, L_0000015f74973de0;  1 drivers
L_0000015f749c01a8 .delay 32 (40,40,40) L_0000015f749c01a8/d;
L_0000015f749c01a8/d .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015f749709d0_0 .net "mulhData", 31 0, L_0000015f749c01a8;  1 drivers
L_0000015f749c01f0 .delay 32 (40,40,40) L_0000015f749c01f0/d;
L_0000015f749c01f0/d .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015f749711f0_0 .net "mulhsuData", 31 0, L_0000015f749c01f0;  1 drivers
L_0000015f749c0238 .delay 32 (40,40,40) L_0000015f749c0238/d;
L_0000015f749c0238/d .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015f74971290_0 .net "mulhuData", 31 0, L_0000015f749c0238;  1 drivers
v0000015f74971f10_0 .net "orData", 31 0, L_0000015f749156e0;  1 drivers
v0000015f74971330_0 .net "remData", 31 0, L_0000015f74972940;  1 drivers
v0000015f749722d0_0 .net "remuData", 31 0, L_0000015f749729e0;  1 drivers
v0000015f74971dd0_0 .net "sllData", 31 0, L_0000015f74971650;  1 drivers
v0000015f749716f0_0 .net "sltData", 31 0, L_0000015f74972a80;  1 drivers
v0000015f74971e70_0 .net "sltuData", 31 0, L_0000015f749730c0;  1 drivers
v0000015f749713d0_0 .net "sraData", 31 0, L_0000015f749741a0;  1 drivers
v0000015f74971fb0_0 .net "srlData", 31 0, L_0000015f74973e80;  1 drivers
v0000015f74972230_0 .net "subData", 31 0, L_0000015f749737a0;  1 drivers
v0000015f74972550_0 .net "xorData", 31 0, L_0000015f74915f30;  1 drivers
E_0000015f7491f440/0 .event anyedge, v0000015f748fba00_0, v0000015f74971c90_0, v0000015f74972230_0, v0000015f74971dd0_0;
E_0000015f7491f440/1 .event anyedge, v0000015f749716f0_0, v0000015f74971e70_0, v0000015f74972550_0, v0000015f74971fb0_0;
E_0000015f7491f440/2 .event anyedge, v0000015f749713d0_0, v0000015f74971f10_0, v0000015f749710b0_0, v0000015f74971150_0;
E_0000015f7491f440/3 .event anyedge, v0000015f749709d0_0, v0000015f749711f0_0, v0000015f74971290_0, v0000015f74970930_0;
E_0000015f7491f440/4 .event anyedge, v0000015f74971d30_0, v0000015f74971330_0, v0000015f749722d0_0;
E_0000015f7491f440 .event/or E_0000015f7491f440/0, E_0000015f7491f440/1, E_0000015f7491f440/2, E_0000015f7491f440/3, E_0000015f7491f440/4;
L_0000015f749715b0 .part v0000015f74970a70_0, 0, 5;
L_0000015f74971650 .delay 32 (10,10,10) L_0000015f74971650/d;
L_0000015f74971650/d .shift/l 32, v0000015f749725f0_0, L_0000015f749715b0;
L_0000015f74971790 .part v0000015f74970a70_0, 0, 5;
L_0000015f74973e80 .delay 32 (10,10,10) L_0000015f74973e80/d;
L_0000015f74973e80/d .shift/r 32, v0000015f749725f0_0, L_0000015f74971790;
L_0000015f74973700 .part v0000015f74970a70_0, 0, 5;
L_0000015f749741a0 .delay 32 (10,10,10) L_0000015f749741a0/d;
L_0000015f749741a0/d .shift/rs 32, v0000015f749725f0_0, L_0000015f74973700;
L_0000015f74972800 .delay 32 (20,20,20) L_0000015f74972800/d;
L_0000015f74972800/d .arith/sum 32, v0000015f749725f0_0, v0000015f74970a70_0;
L_0000015f74973d40 .cmp/gt.s 32, v0000015f74970a70_0, v0000015f749725f0_0;
L_0000015f74972a80 .delay 32 (20,20,20) L_0000015f74972a80/d;
L_0000015f74972a80/d .functor MUXZ 32, L_0000015f749c00d0, L_0000015f749c0088, L_0000015f74973d40, C4<>;
L_0000015f74974100 .cmp/gt 32, v0000015f74970a70_0, v0000015f749725f0_0;
L_0000015f749730c0 .delay 32 (20,20,20) L_0000015f749730c0/d;
L_0000015f749730c0/d .functor MUXZ 32, L_0000015f749c0160, L_0000015f749c0118, L_0000015f74974100, C4<>;
L_0000015f749737a0 .delay 32 (30,30,30) L_0000015f749737a0/d;
L_0000015f749737a0/d .arith/sub 32, v0000015f749725f0_0, v0000015f74970a70_0;
L_0000015f74973de0 .delay 32 (40,40,40) L_0000015f74973de0/d;
L_0000015f74973de0/d .arith/mult 32, v0000015f749725f0_0, v0000015f74970a70_0;
L_0000015f74973f20 .cmp/eq 32, v0000015f74970a70_0, L_0000015f749c0280;
L_0000015f74973fc0 .arith/div 32, v0000015f749725f0_0, v0000015f74970a70_0;
L_0000015f74974240 .delay 32 (40,40,40) L_0000015f74974240/d;
L_0000015f74974240/d .functor MUXZ 32, L_0000015f74973fc0, L_0000015f749c02c8, L_0000015f74973f20, C4<>;
L_0000015f74974600 .cmp/eq 32, v0000015f74970a70_0, L_0000015f749c0310;
L_0000015f749728a0 .arith/div 32, v0000015f749725f0_0, v0000015f74970a70_0;
L_0000015f749733e0 .delay 32 (40,40,40) L_0000015f749733e0/d;
L_0000015f749733e0/d .functor MUXZ 32, L_0000015f749728a0, L_0000015f749c0358, L_0000015f74974600, C4<>;
L_0000015f74972ee0 .cmp/eq 32, v0000015f74970a70_0, L_0000015f749c03a0;
L_0000015f749746a0 .arith/mod 32, v0000015f749725f0_0, v0000015f74970a70_0;
L_0000015f74972940 .delay 32 (40,40,40) L_0000015f74972940/d;
L_0000015f74972940/d .functor MUXZ 32, L_0000015f749746a0, L_0000015f749c03e8, L_0000015f74972ee0, C4<>;
L_0000015f74973020 .cmp/eq 32, v0000015f74970a70_0, L_0000015f749c0430;
L_0000015f74972d00 .arith/mod 32, v0000015f749725f0_0, v0000015f74970a70_0;
L_0000015f749729e0 .delay 32 (40,40,40) L_0000015f749729e0/d;
L_0000015f749729e0/d .functor MUXZ 32, L_0000015f74972d00, L_0000015f749c0478, L_0000015f74973020, C4<>;
    .scope S_0000015f749134f0;
T_0 ;
    %wait E_0000015f7491f440;
    %load/vec4 v0000015f748fba00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000015f748fb960_0, 0, 32;
    %jmp T_0.19;
T_0.0 ;
    %load/vec4 v0000015f74971c90_0;
    %store/vec4 v0000015f748fb960_0, 0, 32;
    %jmp T_0.19;
T_0.1 ;
    %load/vec4 v0000015f74972230_0;
    %store/vec4 v0000015f748fb960_0, 0, 32;
    %jmp T_0.19;
T_0.2 ;
    %load/vec4 v0000015f74971dd0_0;
    %store/vec4 v0000015f748fb960_0, 0, 32;
    %jmp T_0.19;
T_0.3 ;
    %load/vec4 v0000015f749716f0_0;
    %store/vec4 v0000015f748fb960_0, 0, 32;
    %jmp T_0.19;
T_0.4 ;
    %load/vec4 v0000015f74971e70_0;
    %store/vec4 v0000015f748fb960_0, 0, 32;
    %jmp T_0.19;
T_0.5 ;
    %load/vec4 v0000015f74972550_0;
    %store/vec4 v0000015f748fb960_0, 0, 32;
    %jmp T_0.19;
T_0.6 ;
    %load/vec4 v0000015f74971fb0_0;
    %store/vec4 v0000015f748fb960_0, 0, 32;
    %jmp T_0.19;
T_0.7 ;
    %load/vec4 v0000015f749713d0_0;
    %store/vec4 v0000015f748fb960_0, 0, 32;
    %jmp T_0.19;
T_0.8 ;
    %load/vec4 v0000015f74971f10_0;
    %store/vec4 v0000015f748fb960_0, 0, 32;
    %jmp T_0.19;
T_0.9 ;
    %load/vec4 v0000015f749710b0_0;
    %store/vec4 v0000015f748fb960_0, 0, 32;
    %jmp T_0.19;
T_0.10 ;
    %load/vec4 v0000015f74971150_0;
    %store/vec4 v0000015f748fb960_0, 0, 32;
    %jmp T_0.19;
T_0.11 ;
    %load/vec4 v0000015f749709d0_0;
    %store/vec4 v0000015f748fb960_0, 0, 32;
    %jmp T_0.19;
T_0.12 ;
    %load/vec4 v0000015f749711f0_0;
    %store/vec4 v0000015f748fb960_0, 0, 32;
    %jmp T_0.19;
T_0.13 ;
    %load/vec4 v0000015f74971290_0;
    %store/vec4 v0000015f748fb960_0, 0, 32;
    %jmp T_0.19;
T_0.14 ;
    %load/vec4 v0000015f74970930_0;
    %store/vec4 v0000015f748fb960_0, 0, 32;
    %jmp T_0.19;
T_0.15 ;
    %load/vec4 v0000015f74971d30_0;
    %store/vec4 v0000015f748fb960_0, 0, 32;
    %jmp T_0.19;
T_0.16 ;
    %load/vec4 v0000015f74971330_0;
    %store/vec4 v0000015f748fb960_0, 0, 32;
    %jmp T_0.19;
T_0.17 ;
    %load/vec4 v0000015f749722d0_0;
    %store/vec4 v0000015f748fb960_0, 0, 32;
    %jmp T_0.19;
T_0.19 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000015f749048d0;
T_1 ;
    %delay 40, 0;
    %load/vec4 v0000015f74971510_0;
    %inv;
    %store/vec4 v0000015f74971510_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0000015f749048d0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015f74971510_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000015f749725f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000015f74970a70_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000015f74971470_0, 0, 5;
    %delay 80, 0;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000015f749725f0_0, 0, 32;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v0000015f74970a70_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000015f74971470_0, 0, 5;
    %delay 40, 0;
    %vpi_call 2 34 "$display", "ADD: %d + %d = %d", v0000015f749725f0_0, v0000015f74970a70_0, v0000015f74970bb0_0 {0 0 0};
    %pushi/vec4 30, 0, 32;
    %store/vec4 v0000015f749725f0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0000015f74970a70_0, 0, 32;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0000015f74971470_0, 0, 5;
    %delay 40, 0;
    %vpi_call 2 41 "$display", "SUB: %d - %d = %d", v0000015f749725f0_0, v0000015f74970a70_0, v0000015f74970bb0_0 {0 0 0};
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0000015f749725f0_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000015f74970a70_0, 0, 32;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000015f74971470_0, 0, 5;
    %delay 40, 0;
    %vpi_call 2 48 "$display", "SLL: %d << %d = %d", v0000015f749725f0_0, v0000015f74970a70_0, v0000015f74970bb0_0 {0 0 0};
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0000015f749725f0_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000015f74970a70_0, 0, 32;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000015f74971470_0, 0, 5;
    %delay 40, 0;
    %vpi_call 2 55 "$display", "SLT: %d < %d = %d", v0000015f749725f0_0, v0000015f74970a70_0, v0000015f74970bb0_0 {0 0 0};
    %vpi_call 2 57 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\alu_tb.v";
    "./alu.v";
