DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
(DmPackageRef
library "ieee"
unitName "std_logic_unsigned"
)
]
instances [
(Instance
name "U_11"
duLibraryName "moduleware"
duName "inv"
elements [
]
mwi 1
uid 743,0
)
(Instance
name "U_12"
duLibraryName "moduleware"
duName "inv"
elements [
]
mwi 1
uid 767,0
)
(Instance
name "U_13"
duLibraryName "moduleware"
duName "inv"
elements [
]
mwi 1
uid 791,0
)
(Instance
name "U_17"
duLibraryName "moduleware"
duName "inv"
elements [
]
mwi 1
uid 815,0
)
(Instance
name "U_14"
duLibraryName "moduleware"
duName "inv"
elements [
]
mwi 1
uid 892,0
)
(Instance
name "U_15"
duLibraryName "moduleware"
duName "inv"
elements [
]
mwi 1
uid 916,0
)
(Instance
name "U_16"
duLibraryName "moduleware"
duName "inv"
elements [
]
mwi 1
uid 940,0
)
(Instance
name "Ubuff0"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 3278,0
)
(Instance
name "Ubuff2"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 3306,0
)
(Instance
name "U_1"
duLibraryName "moduleware"
duName "inv"
elements [
]
mwi 1
uid 3334,0
)
(Instance
name "U_2"
duLibraryName "moduleware"
duName "inv"
elements [
]
mwi 1
uid 6819,0
)
(Instance
name "U_3"
duLibraryName "moduleware"
duName "inv"
elements [
]
mwi 1
uid 6830,0
)
(Instance
name "U_4"
duLibraryName "moduleware"
duName "inv"
elements [
]
mwi 1
uid 6854,0
)
(Instance
name "U_5"
duLibraryName "moduleware"
duName "inv"
elements [
]
mwi 1
uid 6878,0
)
(Instance
name "Unetmux"
duLibraryName "moduleware"
duName "mux"
elements [
]
mwi 1
uid 14573,0
)
(Instance
name "Unetmux1"
duLibraryName "moduleware"
duName "mux"
elements [
]
mwi 1
uid 14961,0
)
(Instance
name "Uconstval0"
duLibraryName "moduleware"
duName "constval"
elements [
]
mwi 1
uid 17144,0
)
(Instance
name "Unetrxpacketformat"
duLibraryName "hsio"
duName "net_rx_packet_format"
elements [
]
mwi 0
uid 17309,0
)
(Instance
name "Utx_pkt_fmt"
duLibraryName "hsio"
duName "net_tx_packet_format"
elements [
]
mwi 0
uid 19199,0
)
(Instance
name "Ubuffrxclk"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 22154,0
)
(Instance
name "Ubufftxfclk"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 22290,0
)
(Instance
name "Ullenbuf_sfa"
duLibraryName "utils"
duName "ll_enbuff"
elements [
]
mwi 0
uid 29127,0
)
(Instance
name "Ullenbuffn_cu"
duLibraryName "utils"
duName "ll_enbuffn"
elements [
]
mwi 0
uid 29172,0
)
(Instance
name "Ugmii_locallink"
duLibraryName "ethernet_v4"
duName "eth_gmii_locallink"
elements [
]
mwi 0
uid 29428,0
)
(Instance
name "Uasm1"
duLibraryName "ethernet_v4"
duName "address_swap_module_8"
elements [
]
mwi 0
uid 29481,0
)
(Instance
name "Um_power"
duLibraryName "utils"
duName "m_power"
elements [
]
mwi 0
uid 29498,0
)
(Instance
name "Upqt"
duLibraryName "ethernet_v4"
duName "PauseQuantaTimer"
elements [
]
mwi 0
uid 29519,0
)
(Instance
name "Ueth_sf_2x"
duLibraryName "ethernet_v4"
duName "EthernetInterface2X"
elements [
]
mwi 0
uid 29888,0
)
(Instance
name "U_0"
duLibraryName "moduleware"
duName "and"
elements [
]
mwi 1
uid 33343,0
)
(Instance
name "Ubuff3"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 36474,0
)
(Instance
name "Ubuff4"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 36542,0
)
(Instance
name "Ubuff5"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 36570,0
)
(Instance
name "Ubuff6"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 36598,0
)
(Instance
name "Ubuff7"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 36626,0
)
(Instance
name "Ubuff8"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 37303,0
)
(Instance
name "Ullmuxrx_net"
duLibraryName "hsio"
duName "ll_mux_passive"
elements [
(GiElement
name "DATA_WIDTH"
type "integer"
value "8"
)
]
mwi 0
uid 39325,0
)
(Instance
name "Ullmuxrx_usb"
duLibraryName "hsio"
duName "ll_mux_passive"
elements [
(GiElement
name "DATA_WIDTH"
type "integer"
value "16"
)
]
mwi 0
uid 39398,0
)
]
embeddedInstances [
(EmbeddedInstance
name "eb3"
number "3"
)
(EmbeddedInstance
name "eb5"
number "5"
)
(EmbeddedInstance
name "eb2"
number "2"
)
(EmbeddedInstance
name "eb1"
number "1"
)
]
libraryRefs [
"ieee"
]
)
version "30.1"
appVersion "2010.2a (Build 7)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/src"
)
(vvPair
variable "HDSDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/net_usb_top/struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/net_usb_top/struct.bd.user"
)
(vvPair
variable "SourceDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_config"
)
(vvPair
variable "d"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/net_usb_top"
)
(vvPair
variable "d_logical"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/net_usb_top"
)
(vvPair
variable "date"
value "04/05/11"
)
(vvPair
variable "day"
value "Tue"
)
(vvPair
variable "day_long"
value "Tuesday"
)
(vvPair
variable "dd"
value "05"
)
(vvPair
variable "entity_name"
value "net_usb_top"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "group"
value "man"
)
(vvPair
variable "host"
value "pc140.hep.ucl.ac.uk"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "hsio"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/../hsio/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/../hsio/sim/work"
)
(vvPair
variable "library_downstream_PrecisionSynthesisDataPrep"
value "$HDS_PROJECT_DIR/../hsio/ps"
)
(vvPair
variable "mm"
value "04"
)
(vvPair
variable "module_name"
value "net_usb_top"
)
(vvPair
variable "month"
value "Apr"
)
(vvPair
variable "month_long"
value "April"
)
(vvPair
variable "p"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/net_usb_top/struct.bd"
)
(vvPair
variable "p_logical"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/net_usb_top/struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hsio"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$HDS_HOME/../Modeltech/linux_x86_64"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "$HDS_HOME/../Precision/Mgc_home/bin"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "15:54:50"
)
(vvPair
variable "unit"
value "net_usb_top"
)
(vvPair
variable "user"
value "warren"
)
(vvPair
variable "version"
value "2010.2a (Build 7)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2011"
)
(vvPair
variable "yy"
value "11"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 41,0
optionalChildren [
*1 (Grouping
uid 9,0
optionalChildren [
*2 (CommentText
uid 11,0
shape (Rectangle
uid 12,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "301000,154000,318000,155000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 13,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "301200,154000,311500,155000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*3 (CommentText
uid 14,0
shape (Rectangle
uid 15,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "318000,150000,322000,151000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 16,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "318200,150000,321100,151000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*4 (CommentText
uid 17,0
shape (Rectangle
uid 18,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "301000,152000,318000,153000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 19,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "301200,152000,311100,153000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*5 (CommentText
uid 20,0
shape (Rectangle
uid 21,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "297000,152000,301000,153000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 22,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "297200,152000,298900,153000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*6 (CommentText
uid 23,0
shape (Rectangle
uid 24,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "318000,151000,338000,155000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 25,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "318200,151200,327300,152200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*7 (CommentText
uid 26,0
shape (Rectangle
uid 27,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "322000,150000,338000,151000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 28,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "322200,150000,323800,151000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*8 (CommentText
uid 29,0
shape (Rectangle
uid 30,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "297000,150000,318000,152000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 31,0
va (VaSet
fg "32768,0,0"
)
xt "304050,150500,310950,151500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 32,0
shape (Rectangle
uid 33,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "297000,153000,301000,154000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 34,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "297200,153000,299200,154000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 35,0
shape (Rectangle
uid 36,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "297000,154000,301000,155000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 37,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "297200,154000,299900,155000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 38,0
shape (Rectangle
uid 39,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "301000,153000,318000,154000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 40,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "301200,153000,310600,154000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 10,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "297000,150000,338000,155000"
)
oxt "14000,66000,55000,71000"
)
*12 (HdlText
uid 109,0
optionalChildren [
*13 (EmbeddedText
uid 114,0
commentText (CommentText
uid 115,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 116,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "124000,-11000,156000,2000"
)
oxt "0,0,18000,5000"
text (MLText
uid 117,0
va (VaSet
font "clean,8,0"
)
xt "124200,-10800,150200,-4400"
st "
-- eb1 1
-- zeroing unused busses
machost_addr <= (others => '0');
machost_data <= (others => '0');
tx_ifg_delay0 <= \"00000000\";
tx_ifg_delay1 <= \"00000000\";
mode_sfa <= not(mode_copper_i) and not(mode_usb_i);


"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 13000
visibleWidth 32000
)
)
)
]
shape (Rectangle
uid 110,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "124000,-21000,132000,-11000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 111,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*14 (Text
uid 112,0
va (VaSet
font "charter,8,0"
)
xt "127300,-17000,128700,-16000"
st "eb3"
blo "127300,-16200"
tm "HdlTextNameMgr"
)
*15 (Text
uid 113,0
va (VaSet
font "charter,8,0"
)
xt "127300,-16000,127800,-15000"
st "3"
blo "127300,-15200"
tm "HdlTextNumberMgr"
)
]
)
)
*16 (PortIoIn
uid 118,0
shape (CompositeShape
uid 119,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 120,0
sl 0
ro 270
xt "159000,-55375,160500,-54625"
)
(Line
uid 121,0
sl 0
ro 270
xt "160500,-55000,161000,-55000"
pts [
"160500,-55000"
"161000,-55000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 122,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 123,0
va (VaSet
isHidden 1
)
xt "156100,-55500,158000,-54500"
st "init_i"
ju 2
blo "158000,-54700"
tm "WireNameMgr"
)
)
)
*17 (PortIoIn
uid 124,0
shape (CompositeShape
uid 125,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 126,0
sl 0
ro 270
xt "159000,-54375,160500,-53625"
)
(Line
uid 127,0
sl 0
ro 270
xt "160500,-54000,161000,-54000"
pts [
"160500,-54000"
"161000,-54000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 128,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 129,0
va (VaSet
isHidden 1
)
xt "157000,-54500,158000,-53500"
st "clk"
ju 2
blo "158000,-53700"
tm "WireNameMgr"
)
)
)
*18 (PortIoIn
uid 130,0
shape (CompositeShape
uid 131,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 132,0
sl 0
ro 270
xt "159000,-51375,160500,-50625"
)
(Line
uid 133,0
sl 0
ro 270
xt "160500,-51000,161000,-51000"
pts [
"160500,-51000"
"161000,-51000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 134,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 135,0
va (VaSet
isHidden 1
)
xt "155750,-51500,158250,-50500"
st "refclk1"
ju 2
blo "158250,-50700"
tm "WireNameMgr"
)
)
)
*19 (PortIoOut
uid 199,0
shape (CompositeShape
uid 200,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 201,0
sl 0
ro 90
xt "114000,-40375,115500,-39625"
)
(Line
uid 202,0
sl 0
ro 90
xt "115500,-40000,116000,-40000"
pts [
"116000,-40000"
"115500,-40000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 203,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 204,0
va (VaSet
isHidden 1
)
xt "110000,-40500,113000,-39500"
st "ibfi_txp"
ju 2
blo "113000,-39700"
tm "WireNameMgr"
)
)
)
*20 (PortIoOut
uid 211,0
shape (CompositeShape
uid 212,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 213,0
sl 0
ro 90
xt "114000,-39375,115500,-38625"
)
(Line
uid 214,0
sl 0
ro 90
xt "115500,-39000,116000,-39000"
pts [
"116000,-39000"
"115500,-39000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 215,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 216,0
va (VaSet
isHidden 1
)
xt "109900,-39500,113000,-38500"
st "ibfi_txm"
ju 2
blo "113000,-38700"
tm "WireNameMgr"
)
)
)
*21 (PortIoIn
uid 217,0
shape (CompositeShape
uid 218,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 219,0
sl 0
ro 270
xt "114000,-38375,115500,-37625"
)
(Line
uid 220,0
sl 0
ro 270
xt "115500,-38000,116000,-38000"
pts [
"115500,-38000"
"116000,-38000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 221,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 222,0
va (VaSet
isHidden 1
)
xt "110000,-38500,113000,-37500"
st "ibfi_rxp"
ju 2
blo "113000,-37700"
tm "WireNameMgr"
)
)
)
*22 (PortIoIn
uid 223,0
shape (CompositeShape
uid 224,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 225,0
sl 0
ro 270
xt "114000,-37375,115500,-36625"
)
(Line
uid 226,0
sl 0
ro 270
xt "115500,-37000,116000,-37000"
pts [
"115500,-37000"
"116000,-37000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 227,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 228,0
va (VaSet
isHidden 1
)
xt "109900,-37500,113000,-36500"
st "ibfi_rxm"
ju 2
blo "113000,-36700"
tm "WireNameMgr"
)
)
)
*23 (PortIoIn
uid 235,0
shape (CompositeShape
uid 236,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 237,0
sl 0
ro 90
xt "395500,46625,397000,47375"
)
(Line
uid 238,0
sl 0
ro 90
xt "395000,47000,395500,47000"
pts [
"395500,47000"
"395000,47000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 239,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 240,0
va (VaSet
isHidden 1
)
xt "398000,46500,403300,47500"
st "tx_fifo_rst_i"
blo "398000,47300"
tm "WireNameMgr"
)
)
)
*24 (PortIoOut
uid 247,0
shape (CompositeShape
uid 248,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 249,0
sl 0
ro 90
xt "114000,-31375,115500,-30625"
)
(Line
uid 250,0
sl 0
ro 90
xt "115500,-31000,116000,-31000"
pts [
"116000,-31000"
"115500,-31000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 251,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 252,0
va (VaSet
isHidden 1
)
xt "106500,-31500,113000,-30500"
st "ibfi_moddef1_o"
ju 2
blo "113000,-30700"
tm "WireNameMgr"
)
)
)
*25 (PortIoIn
uid 328,0
shape (CompositeShape
uid 329,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 330,0
sl 0
ro 90
xt "395500,56625,397000,57375"
)
(Line
uid 331,0
sl 0
ro 90
xt "395000,57000,395500,57000"
pts [
"395500,57000"
"395000,57000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 332,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 333,0
va (VaSet
isHidden 1
)
xt "397750,56500,400950,57500"
st "tx_sof_i"
blo "397750,57300"
tm "WireNameMgr"
)
)
)
*26 (PortIoIn
uid 334,0
shape (CompositeShape
uid 335,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 336,0
sl 0
ro 90
xt "395500,57625,397000,58375"
)
(Line
uid 337,0
sl 0
ro 90
xt "395000,58000,395500,58000"
pts [
"395500,58000"
"395000,58000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 338,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 339,0
va (VaSet
isHidden 1
)
xt "397750,57500,400950,58500"
st "tx_eof_i"
blo "397750,58300"
tm "WireNameMgr"
)
)
)
*27 (PortIoOut
uid 340,0
shape (CompositeShape
uid 341,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 342,0
sl 0
ro 90
xt "114000,-25375,115500,-24625"
)
(Line
uid 343,0
sl 0
ro 90
xt "115500,-25000,116000,-25000"
pts [
"116000,-25000"
"115500,-25000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 344,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 345,0
va (VaSet
isHidden 1
)
xt "107400,-25500,113000,-24500"
st "ibfi_tx_dis_o"
ju 2
blo "113000,-24700"
tm "WireNameMgr"
)
)
)
*28 (PortIoIn
uid 346,0
shape (CompositeShape
uid 347,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 348,0
sl 0
ro 90
xt "395500,55625,397000,56375"
)
(Line
uid 349,0
sl 0
ro 90
xt "395000,56000,395500,56000"
pts [
"395500,56000"
"395000,56000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 350,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 351,0
va (VaSet
isHidden 1
)
xt "397750,55500,403050,56500"
st "tx_src_rdy_i"
blo "397750,56300"
tm "WireNameMgr"
)
)
)
*29 (PortIoOut
uid 352,0
shape (CompositeShape
uid 353,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 354,0
sl 0
ro 270
xt "395750,68625,397250,69375"
)
(Line
uid 355,0
sl 0
ro 270
xt "395250,69000,395750,69000"
pts [
"395250,69000"
"395750,69000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 356,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 357,0
va (VaSet
isHidden 1
)
xt "398000,68500,403700,69500"
st "tx_dst_rdy_o"
blo "398000,69300"
tm "WireNameMgr"
)
)
)
*30 (PortIoIn
uid 358,0
shape (CompositeShape
uid 359,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 360,0
sl 0
ro 90
xt "395500,59625,397000,60375"
)
(Line
uid 361,0
sl 0
ro 90
xt "395000,60000,395500,60000"
pts [
"395500,60000"
"395000,60000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 362,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 363,0
va (VaSet
isHidden 1
)
xt "397750,59500,401350,60500"
st "tx_data_i"
blo "397750,60300"
tm "WireNameMgr"
)
)
)
*31 (MWC
uid 743,0
optionalChildren [
*32 (CptPort
uid 752,0
optionalChildren [
*33 (Line
uid 757,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "220000,-2000,221000,-2000"
pts [
"220000,-2000"
"221000,-2000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 753,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "219250,-2375,220000,-1625"
)
tg (CPTG
uid 754,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 755,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "217000,-2500,218500,-1600"
st "din"
blo "217000,-1800"
)
s (Text
uid 756,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "217000,-1600,217000,-1600"
blo "217000,-1600"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 107
)
)
)
*34 (CptPort
uid 758,0
optionalChildren [
*35 (Line
uid 763,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "224750,-2000,225000,-2000"
pts [
"225000,-2000"
"224750,-2000"
]
)
*36 (Circle
uid 764,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
)
xt "224000,-2375,224750,-1625"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 759,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "225000,-2375,225750,-1625"
)
tg (CPTG
uid 760,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 761,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "226750,-2500,228750,-1600"
st "dout"
ju 2
blo "228750,-1800"
)
s (Text
uid 762,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "228750,-1600,228750,-1600"
ju 2
blo "228750,-1600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 102
)
)
)
*37 (CommentGraphic
uid 765,0
shape (CustomPolygon
pts [
"221000,-4000"
"224000,-2000"
"221000,0"
"221000,-4000"
]
uid 766,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "221000,-4000,224000,0"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 744,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "220000,-4000,225000,0"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 745,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*38 (Text
uid 746,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "222350,-1800,227850,-900"
st "moduleware"
blo "222350,-1100"
)
*39 (Text
uid 747,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "222350,-900,223850,0"
st "inv"
blo "222350,-200"
)
*40 (Text
uid 748,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "222350,-900,224350,0"
st "U_11"
blo "222350,-200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 749,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 750,0
text (MLText
uid 751,0
va (VaSet
font "courier,8,0"
)
xt "217000,-22700,217000,-22700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*41 (MWC
uid 767,0
optionalChildren [
*42 (CptPort
uid 776,0
optionalChildren [
*43 (Line
uid 781,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "220000,-1000,221000,-1000"
pts [
"220000,-1000"
"221000,-1000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 777,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "219250,-1375,220000,-625"
)
tg (CPTG
uid 778,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 779,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "217000,-1500,218500,-600"
st "din"
blo "217000,-800"
)
s (Text
uid 780,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "217000,-600,217000,-600"
blo "217000,-600"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 97
)
)
)
*44 (CptPort
uid 782,0
optionalChildren [
*45 (Line
uid 787,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "224750,-1000,225000,-1000"
pts [
"225000,-1000"
"224750,-1000"
]
)
*46 (Circle
uid 788,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
)
xt "224000,-1375,224750,-625"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 783,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "225000,-1375,225750,-625"
)
tg (CPTG
uid 784,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 785,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "226750,-1500,228750,-600"
st "dout"
ju 2
blo "228750,-800"
)
s (Text
uid 786,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "228750,-600,228750,-600"
ju 2
blo "228750,-600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 100
)
)
)
*47 (CommentGraphic
uid 789,0
shape (CustomPolygon
pts [
"221000,-3000"
"224000,-1000"
"221000,1000"
"221000,-3000"
]
uid 790,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "221000,-3000,224000,1000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 768,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "220000,-3000,225000,1000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 769,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*48 (Text
uid 770,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "222350,-800,227850,100"
st "moduleware"
blo "222350,-100"
)
*49 (Text
uid 771,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "222350,100,223850,1000"
st "inv"
blo "222350,800"
)
*50 (Text
uid 772,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "222350,100,224350,1000"
st "U_12"
blo "222350,800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 773,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 774,0
text (MLText
uid 775,0
va (VaSet
font "courier,8,0"
)
xt "217000,-21700,217000,-21700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*51 (MWC
uid 791,0
optionalChildren [
*52 (CptPort
uid 800,0
optionalChildren [
*53 (Line
uid 805,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "220000,0,221000,0"
pts [
"220000,0"
"221000,0"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 801,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "219250,-375,220000,375"
)
tg (CPTG
uid 802,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 803,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "217000,-500,218500,400"
st "din"
blo "217000,200"
)
s (Text
uid 804,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "217000,400,217000,400"
blo "217000,400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 109
)
)
)
*54 (CptPort
uid 806,0
optionalChildren [
*55 (Line
uid 811,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "224750,0,225000,0"
pts [
"225000,0"
"224750,0"
]
)
*56 (Circle
uid 812,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
)
xt "224000,-375,224750,375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 807,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "225000,-375,225750,375"
)
tg (CPTG
uid 808,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 809,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "226750,-500,228750,400"
st "dout"
ju 2
blo "228750,200"
)
s (Text
uid 810,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "228750,400,228750,400"
ju 2
blo "228750,400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 104
)
)
)
*57 (CommentGraphic
uid 813,0
shape (CustomPolygon
pts [
"221000,-2000"
"224000,0"
"221000,2000"
"221000,-2000"
]
uid 814,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "221000,-2000,224000,2000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 792,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "220000,-2000,225000,2000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 793,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*58 (Text
uid 794,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "222350,200,227850,1100"
st "moduleware"
blo "222350,900"
)
*59 (Text
uid 795,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "222350,1100,223850,2000"
st "inv"
blo "222350,1800"
)
*60 (Text
uid 796,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "222350,1100,224350,2000"
st "U_13"
blo "222350,1800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 797,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 798,0
text (MLText
uid 799,0
va (VaSet
font "courier,8,0"
)
xt "217000,-20700,217000,-20700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*61 (MWC
uid 815,0
optionalChildren [
*62 (CommentGraphic
uid 824,0
shape (CustomPolygon
pts [
"221000,-1000"
"224000,1000"
"221000,3000"
"221000,-1000"
]
uid 825,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "221000,-1000,224000,3000"
)
oxt "7000,6000,10000,10000"
)
*63 (CptPort
uid 826,0
optionalChildren [
*64 (Circle
uid 831,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
)
xt "224000,625,224750,1375"
radius 375
)
*65 (Line
uid 832,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "224750,1000,225000,1000"
pts [
"225000,1000"
"224750,1000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 827,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "225000,625,225750,1375"
)
tg (CPTG
uid 828,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 829,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "226750,500,228750,1400"
st "dout"
ju 2
blo "228750,1200"
)
s (Text
uid 830,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "228750,1400,228750,1400"
ju 2
blo "228750,1400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 99
)
)
)
*66 (CptPort
uid 833,0
optionalChildren [
*67 (Line
uid 838,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "220000,1000,221000,1000"
pts [
"220000,1000"
"221000,1000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 834,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "219250,625,220000,1375"
)
tg (CPTG
uid 835,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 836,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "217000,500,218500,1400"
st "din"
blo "217000,1200"
)
s (Text
uid 837,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "217000,1400,217000,1400"
blo "217000,1400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 139
)
)
)
]
shape (Rectangle
uid 816,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "220000,-1000,225000,3000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 817,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*68 (Text
uid 818,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "222350,1200,227850,2100"
st "moduleware"
blo "222350,1900"
)
*69 (Text
uid 819,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "222350,2100,223850,3000"
st "inv"
blo "222350,2800"
)
*70 (Text
uid 820,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "222350,2100,224350,3000"
st "U_17"
blo "222350,2800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 821,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 822,0
text (MLText
uid 823,0
va (VaSet
font "courier,8,0"
)
xt "217000,-19700,217000,-19700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*71 (MWC
uid 892,0
optionalChildren [
*72 (CptPort
uid 901,0
optionalChildren [
*73 (Line
uid 906,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "224000,5000,225000,5000"
pts [
"225000,5000"
"224000,5000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 902,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "225000,4625,225750,5375"
)
tg (CPTG
uid 903,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 904,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "226500,4600,228000,5500"
st "din"
ju 2
blo "228000,5300"
)
s (Text
uid 905,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "228000,5500,228000,5500"
ju 2
blo "228000,5500"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 103
)
)
)
*74 (CptPort
uid 907,0
optionalChildren [
*75 (Line
uid 912,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "220000,5000,220250,5000"
pts [
"220000,5000"
"220250,5000"
]
)
*76 (Circle
uid 913,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
)
xt "220250,4625,221000,5375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 908,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "219250,4625,220000,5375"
)
tg (CPTG
uid 909,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 910,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "216250,4600,218250,5500"
st "dout"
blo "216250,5300"
)
s (Text
uid 911,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "216250,5500,216250,5500"
blo "216250,5500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 145
)
)
)
*77 (CommentGraphic
uid 914,0
shape (CustomPolygon
pts [
"224000,7000"
"221000,5000"
"224000,3000"
"224000,7000"
]
uid 915,0
layer 0
sl 0
ro 180
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "221000,3000,224000,7000"
)
oxt "33000,-130000,36000,-126000"
)
]
shape (Rectangle
uid 893,0
ro 180
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "220000,3000,225000,7000"
fos 1
)
showPorts 0
oxt "32000,-130000,37000,-126000"
ttg (MlTextGroup
uid 894,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*78 (Text
uid 895,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "222350,5200,227850,6100"
st "moduleware"
blo "222350,5900"
)
*79 (Text
uid 896,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "222350,6100,223850,7000"
st "inv"
blo "222350,6800"
)
*80 (Text
uid 897,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "222350,6100,224350,7000"
st "U_14"
blo "222350,6800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 898,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 899,0
text (MLText
uid 900,0
va (VaSet
font "courier,8,0"
)
xt "217000,-15700,217000,-15700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*81 (MWC
uid 916,0
optionalChildren [
*82 (CptPort
uid 925,0
optionalChildren [
*83 (Line
uid 930,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "224000,6000,225000,6000"
pts [
"225000,6000"
"224000,6000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 926,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "225000,5625,225750,6375"
)
tg (CPTG
uid 927,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 928,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "226500,5600,228000,6500"
st "din"
ju 2
blo "228000,6300"
)
s (Text
uid 929,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "228000,6500,228000,6500"
ju 2
blo "228000,6500"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 101
)
)
)
*84 (CptPort
uid 931,0
optionalChildren [
*85 (Line
uid 936,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "220000,6000,220250,6000"
pts [
"220000,6000"
"220250,6000"
]
)
*86 (Circle
uid 937,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
)
xt "220250,5625,221000,6375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 932,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "219250,5625,220000,6375"
)
tg (CPTG
uid 933,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 934,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "216250,5600,218250,6500"
st "dout"
blo "216250,6300"
)
s (Text
uid 935,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "216250,6500,216250,6500"
blo "216250,6500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 140
)
)
)
*87 (CommentGraphic
uid 938,0
shape (CustomPolygon
pts [
"224000,8000"
"221000,6000"
"224000,4000"
"224000,8000"
]
uid 939,0
layer 0
sl 0
ro 180
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "221000,4000,224000,8000"
)
oxt "33000,-130000,36000,-126000"
)
]
shape (Rectangle
uid 917,0
ro 180
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "220000,4000,225000,8000"
fos 1
)
showPorts 0
oxt "32000,-130000,37000,-126000"
ttg (MlTextGroup
uid 918,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*88 (Text
uid 919,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "222350,6200,227850,7100"
st "moduleware"
blo "222350,6900"
)
*89 (Text
uid 920,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "222350,7100,223850,8000"
st "inv"
blo "222350,7800"
)
*90 (Text
uid 921,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "222350,7100,224350,8000"
st "U_15"
blo "222350,7800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 922,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 923,0
text (MLText
uid 924,0
va (VaSet
font "courier,8,0"
)
xt "217000,-14700,217000,-14700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*91 (MWC
uid 940,0
optionalChildren [
*92 (CptPort
uid 949,0
optionalChildren [
*93 (Line
uid 954,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "224000,7000,225000,7000"
pts [
"225000,7000"
"224000,7000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 950,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "225000,6625,225750,7375"
)
tg (CPTG
uid 951,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 952,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "226500,6600,228000,7500"
st "din"
ju 2
blo "228000,7300"
)
s (Text
uid 953,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "228000,7500,228000,7500"
ju 2
blo "228000,7500"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 105
)
)
)
*94 (CptPort
uid 955,0
optionalChildren [
*95 (Line
uid 960,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "220000,7000,220250,7000"
pts [
"220000,7000"
"220250,7000"
]
)
*96 (Circle
uid 961,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
)
xt "220250,6625,221000,7375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 956,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "219250,6625,220000,7375"
)
tg (CPTG
uid 957,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 958,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "216250,6600,218250,7500"
st "dout"
blo "216250,7300"
)
s (Text
uid 959,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "216250,7500,216250,7500"
blo "216250,7500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 146
)
)
)
*97 (CommentGraphic
uid 962,0
shape (CustomPolygon
pts [
"224000,9000"
"221000,7000"
"224000,5000"
"224000,9000"
]
uid 963,0
layer 0
sl 0
ro 180
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "221000,5000,224000,9000"
)
oxt "33000,-130000,36000,-126000"
)
]
shape (Rectangle
uid 941,0
ro 180
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "220000,5000,225000,9000"
fos 1
)
showPorts 0
oxt "32000,-130000,37000,-126000"
ttg (MlTextGroup
uid 942,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*98 (Text
uid 943,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "222350,7200,227850,8100"
st "moduleware"
blo "222350,7900"
)
*99 (Text
uid 944,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "222350,8100,223850,9000"
st "inv"
blo "222350,8800"
)
*100 (Text
uid 945,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "222350,8100,224350,9000"
st "U_16"
blo "222350,8800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 946,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 947,0
text (MLText
uid 948,0
va (VaSet
font "courier,8,0"
)
xt "217000,-13700,217000,-13700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*101 (PortIoOut
uid 964,0
shape (CompositeShape
uid 965,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 966,0
sl 0
ro 270
xt "216500,11625,218000,12375"
)
(Line
uid 967,0
sl 0
ro 270
xt "216000,12000,216500,12000"
pts [
"216000,12000"
"216500,12000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 968,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 969,0
va (VaSet
isHidden 1
)
xt "219000,11500,226000,12500"
st "stat_word_sfb_o"
blo "219000,12300"
tm "WireNameMgr"
)
)
)
*102 (PortIoOut
uid 970,0
shape (CompositeShape
uid 971,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 972,0
sl 0
ro 270
xt "215500,19625,217000,20375"
)
(Line
uid 973,0
sl 0
ro 270
xt "215000,20000,215500,20000"
pts [
"215000,20000"
"215500,20000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 974,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 975,0
va (VaSet
isHidden 1
)
xt "218000,19500,223800,20500"
st "led_linkupb_o"
blo "218000,20300"
tm "WireNameMgr"
)
)
)
*103 (PortIoIn
uid 976,0
shape (CompositeShape
uid 977,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 978,0
sl 0
ro 270
xt "161000,175625,162500,176375"
)
(Line
uid 979,0
sl 0
ro 270
xt "162500,176000,163000,176000"
pts [
"162500,176000"
"163000,176000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 980,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 981,0
va (VaSet
isHidden 1
)
xt "156300,175500,160000,176500"
st "usb_txe_i"
ju 2
blo "160000,176300"
tm "WireNameMgr"
)
)
)
*104 (PortIoIn
uid 982,0
shape (CompositeShape
uid 983,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 984,0
sl 0
ro 270
xt "161000,177625,162500,178375"
)
(Line
uid 985,0
sl 0
ro 270
xt "162500,178000,163000,178000"
pts [
"162500,178000"
"163000,178000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 986,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 987,0
va (VaSet
isHidden 1
)
xt "156400,177500,160000,178500"
st "usb_rxf_i"
ju 2
blo "160000,178300"
tm "WireNameMgr"
)
)
)
*105 (PortIoInOut
uid 994,0
shape (CompositeShape
uid 995,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 996,0
sl 0
ro 180
xt "161000,183625,162500,184375"
)
(Line
uid 997,0
sl 0
ro 180
xt "162500,184000,163000,184000"
pts [
"163000,184000"
"162500,184000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 998,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 999,0
va (VaSet
isHidden 1
)
xt "156500,183500,160000,184500"
st "usb_d_io"
ju 2
blo "160000,184300"
tm "WireNameMgr"
)
)
)
*106 (PortIoOut
uid 1000,0
shape (CompositeShape
uid 1001,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1002,0
sl 0
ro 90
xt "161000,179625,162500,180375"
)
(Line
uid 1003,0
sl 0
ro 90
xt "162500,180000,163000,180000"
pts [
"163000,180000"
"162500,180000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1004,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1005,0
va (VaSet
isHidden 1
)
xt "156400,179500,160000,180500"
st "usb_rd_o"
ju 2
blo "160000,180300"
tm "WireNameMgr"
)
)
)
*107 (PortIoOut
uid 1006,0
shape (CompositeShape
uid 1007,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1008,0
sl 0
ro 90
xt "161000,181625,162500,182375"
)
(Line
uid 1009,0
sl 0
ro 90
xt "162500,182000,163000,182000"
pts [
"163000,182000"
"162500,182000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1010,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1011,0
va (VaSet
isHidden 1
)
xt "156300,181500,160000,182500"
st "usb_wr_o"
ju 2
blo "160000,182300"
tm "WireNameMgr"
)
)
)
*108 (Net
uid 1812,0
lang 2
decl (Decl
n "ibfi_rxp"
t "std_logic_vector"
b "(1 downto 0)"
eolc "--LANE_7_RX_P  IB09 net: IB09 Net: CE1_LANE6_RX_P (RD+)"
preAdd 0
posAdd 0
o 12
suid 1,0
)
declText (MLText
uid 1813,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,16400,73100,17600"
st "ibfi_rxp             : std_logic_vector(1 downto 0) --LANE_7_RX_P  IB09 net: IB09 Net: CE1_LANE6_RX_P (RD+)"
)
)
*109 (Net
uid 1814,0
lang 2
decl (Decl
n "ibfi_moddef1_o"
t "std_logic_vector"
b "(1 downto 0)"
eolc "--GPIO_18  IB09 net: IB09 Net: CD_FO_SCLK1 (SCL)"
preAdd 0
posAdd 0
o 39
suid 2,0
)
declText (MLText
uid 1815,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,44000,70900,45200"
st "ibfi_moddef1_o       : std_logic_vector(1 downto 0) --GPIO_18  IB09 net: IB09 Net: CD_FO_SCLK1 (SCL)"
)
)
*110 (Net
uid 1816,0
decl (Decl
n "clk125"
t "std_logic"
o 2
suid 3,0
)
declText (MLText
uid 1817,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,2000,34900,3200"
st "clk125               : std_logic"
)
)
*111 (Net
uid 1822,0
decl (Decl
n "tx_dst_rdyb"
t "std_logic"
o 139
suid 6,0
)
declText (MLText
uid 1823,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,35300,39600,36500"
st "SIGNAL tx_dst_rdyb          : std_logic"
)
)
*112 (Net
uid 1824,0
lang 2
decl (Decl
n "ibfi_txm"
t "std_logic_vector"
b "(1 downto 0)"
eolc "--LANE_7_TX_M  IB09 net: IB09 Net: CE1_LANE6_TX_M (TD-)"
preAdd 0
posAdd 0
o 43
suid 7,0
)
declText (MLText
uid 1825,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,47600,73000,48800"
st "ibfi_txm             : std_logic_vector(1 downto 0) --LANE_7_TX_M  IB09 net: IB09 Net: CE1_LANE6_TX_M (TD-)"
)
)
*113 (Net
uid 1826,0
decl (Decl
n "lo"
t "std_logic"
o 80
suid 8,0
)
declText (MLText
uid 1827,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,11300,37800,12500"
st "SIGNAL lo                   : std_logic"
)
)
*114 (Net
uid 1830,0
decl (Decl
n "rx_ll_sofb_out_n"
t "std_logic"
o 103
suid 10,0
)
declText (MLText
uid 1831,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,25700,40300,26900"
st "SIGNAL rx_ll_sofb_out_n     : std_logic"
)
)
*115 (Net
uid 1832,0
lang 2
decl (Decl
n "usb_rxf_i"
t "std_logic"
eolc "--USB_RXF_N"
preAdd 0
posAdd 0
o 31
suid 11,0
)
declText (MLText
uid 1833,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,32000,41600,33200"
st "usb_rxf_i            : std_logic --USB_RXF_N"
)
)
*116 (Net
uid 1836,0
decl (Decl
n "rx_ll_eofb_out_n"
t "std_logic"
o 101
suid 13,0
)
declText (MLText
uid 1837,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,23300,40400,24500"
st "SIGNAL rx_ll_eofb_out_n     : std_logic"
)
)
*117 (Net
uid 1840,0
lang 2
decl (Decl
n "ibfi_txp"
t "std_logic_vector"
b "(1 downto 0)"
eolc "--LANE_7_TX_M  IB09 net: IB09 Net: CE1_LANE6_TX_M (TD-)"
preAdd 0
posAdd 0
o 44
suid 15,0
)
declText (MLText
uid 1841,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,48800,72700,50000"
st "ibfi_txp             : std_logic_vector(1 downto 0) --LANE_7_TX_M  IB09 net: IB09 Net: CE1_LANE6_TX_M (TD-)"
)
)
*118 (Net
uid 1842,0
decl (Decl
n "quanta_timer_tick"
t "std_logic"
o 94
suid 16,0
)
declText (MLText
uid 1843,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,17300,40600,18500"
st "SIGNAL quanta_timer_tick    : std_logic"
)
)
*119 (Net
uid 1846,0
decl (Decl
n "rx_ll_dst_rdyb_in_n"
t "std_logic"
o 99
suid 18,0
)
declText (MLText
uid 1847,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,20900,40900,22100"
st "SIGNAL rx_ll_dst_rdyb_in_n  : std_logic"
)
)
*120 (Net
uid 1848,0
lang 2
decl (Decl
n "ibfi_rxm"
t "std_logic_vector"
b "(1 downto 0)"
eolc "--LANE_7_RX_M  IB09 net: IB09 Net: CE1_LANE6_RX_M (RD-)"
preAdd 0
posAdd 0
o 11
suid 19,0
)
declText (MLText
uid 1849,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,15200,73400,16400"
st "ibfi_rxm             : std_logic_vector(1 downto 0) --LANE_7_RX_M  IB09 net: IB09 Net: CE1_LANE6_RX_M (RD-)"
)
)
*121 (Net
uid 1858,0
lang 2
decl (Decl
n "ibfi_tx_dis_o"
t "std_logic_vector"
b "(1 downto 0)"
prec "-- ZONE3 (ATCA) CONNECTOR"
eolc "--GPIO_13  IB09 net: IB09 Net: CE1_FO_TX_DIS1 (TX_DISABLE)"
preAdd 0
posAdd 0
o 42
suid 24,0
)
declText (MLText
uid 1859,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,45200,75000,47600"
st "-- ZONE3 (ATCA) CONNECTOR
ibfi_tx_dis_o        : std_logic_vector(1 downto 0) --GPIO_13  IB09 net: IB09 Net: CE1_FO_TX_DIS1 (TX_DISABLE)"
)
)
*122 (Net
uid 1872,0
decl (Decl
n "machost_data"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 82
suid 31,0
)
declText (MLText
uid 1873,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,16100,51400,17300"
st "SIGNAL machost_data         : std_logic_vector(63 DOWNTO 0)"
)
)
*123 (Net
uid 1874,0
decl (Decl
n "hi"
t "std_logic"
o 77
suid 32,0
)
declText (MLText
uid 1875,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "22000,3200,42000,4100"
st "SIGNAL hi                   : std_logic"
)
)
*124 (Net
uid 1878,0
decl (Decl
n "rx_ll_src_rdyb_out_n"
t "std_logic"
o 105
suid 34,0
)
declText (MLText
uid 1879,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,28100,41200,29300"
st "SIGNAL rx_ll_src_rdyb_out_n : std_logic"
)
)
*125 (Net
uid 1880,0
decl (Decl
n "tx_datab"
t "std_logic_vector"
b "(7 DOWNTO 0)"
preAdd 0
o 136
suid 35,0
)
declText (MLText
uid 1881,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,34100,49500,35300"
st "SIGNAL tx_datab             : std_logic_vector(7 DOWNTO 0)"
)
)
*126 (Net
uid 1888,0
decl (Decl
n "led_linkupb_o"
t "std_logic"
o 47
suid 39,0
)
declText (MLText
uid 1889,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,51200,36400,52400"
st "led_linkupb_o        : std_logic"
)
)
*127 (Net
uid 1896,0
decl (Decl
n "machost_addr"
t "std_logic_vector"
b "(10 DOWNTO 0)"
o 81
suid 43,0
)
declText (MLText
uid 1897,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,14900,51700,16100"
st "SIGNAL machost_addr         : std_logic_vector(10 DOWNTO 0)"
)
)
*128 (Net
uid 1898,0
decl (Decl
n "sparein1"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 132
suid 44,0
)
declText (MLText
uid 1899,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,32900,50100,34100"
st "SIGNAL sparein1             : std_logic_vector(63 DOWNTO 0)"
)
)
*129 (Net
uid 1902,0
decl (Decl
n "tx_src_rdyb"
t "std_logic"
o 146
suid 46,0
)
declText (MLText
uid 1903,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,41300,39500,42500"
st "SIGNAL tx_src_rdyb          : std_logic"
)
)
*130 (Net
uid 1904,0
lang 2
decl (Decl
n "usb_txe_i"
t "std_logic"
eolc "--USB_TXE_N"
preAdd 0
posAdd 0
o 32
suid 47,0
)
declText (MLText
uid 1905,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,33200,41600,34400"
st "usb_txe_i            : std_logic --USB_TXE_N"
)
)
*131 (Net
uid 1914,0
lang 2
decl (Decl
n "usb_rd_o"
t "std_logic"
eolc "--USB_RD_N"
preAdd 0
posAdd 0
o 62
suid 52,0
)
declText (MLText
uid 1915,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,62000,41600,63200"
st "usb_rd_o             : std_logic --USB_RD_N"
)
)
*132 (Net
uid 1918,0
lang 2
decl (Decl
n "usb_wr_o"
t "std_logic"
eolc "--USB_WR"
preAdd 0
posAdd 0
o 63
suid 54,0
)
declText (MLText
uid 1919,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,63200,40800,64400"
st "usb_wr_o             : std_logic --USB_WR"
)
)
*133 (Net
uid 1926,0
lang 2
decl (Decl
n "usb_d_io"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- USB INTERFACE"
eolc "--USB_D7"
preAdd 0
posAdd 0
o 64
suid 58,0
)
declText (MLText
uid 1927,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,66800,49700,69200"
st "-- USB INTERFACE
usb_d_io             : std_logic_vector(7 downto 0) --USB_D7"
)
)
*134 (Net
uid 1934,0
decl (Decl
n "rx_ll_eofb_in_n"
t "std_logic"
o 100
suid 62,0
)
declText (MLText
uid 1935,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,22100,40000,23300"
st "SIGNAL rx_ll_eofb_in_n      : std_logic"
)
)
*135 (Net
uid 1936,0
decl (Decl
n "refclk1"
t "std_logic"
o 20
suid 63,0
)
declText (MLText
uid 1937,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,17600,34600,18800"
st "refclk1              : std_logic"
)
)
*136 (Net
uid 1940,0
decl (Decl
n "rx_ll_sofb_in_n"
t "std_logic"
o 102
suid 65,0
)
declText (MLText
uid 1941,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,24500,39900,25700"
st "SIGNAL rx_ll_sofb_in_n      : std_logic"
)
)
*137 (Net
uid 1942,0
decl (Decl
n "rx_sofb"
t "std_logic"
o 107
suid 66,0
)
declText (MLText
uid 1943,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,29300,38700,30500"
st "SIGNAL rx_sofb              : std_logic"
)
)
*138 (Net
uid 1948,0
decl (Decl
n "rx_ll_src_rdyb_in_n"
t "std_logic"
o 104
suid 69,0
)
declText (MLText
uid 1949,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,26900,40800,28100"
st "SIGNAL rx_ll_src_rdyb_in_n  : std_logic"
)
)
*139 (Net
uid 1954,0
decl (Decl
n "rx_datab"
t "std_logic_vector"
b "(7 DOWNTO 0)"
preAdd 0
o 96
suid 72,0
)
declText (MLText
uid 1955,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,18500,49600,19700"
st "SIGNAL rx_datab             : std_logic_vector(7 DOWNTO 0)"
)
)
*140 (Net
uid 1956,0
decl (Decl
n "tx_eofb"
t "std_logic"
o 140
suid 73,0
)
declText (MLText
uid 1957,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,36500,38700,37700"
st "SIGNAL tx_eofb              : std_logic"
)
)
*141 (Net
uid 1958,0
decl (Decl
n "sparein0"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 131
suid 74,0
)
declText (MLText
uid 1959,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,31700,50100,32900"
st "SIGNAL sparein0             : std_logic_vector(63 DOWNTO 0)"
)
)
*142 (Net
uid 1960,0
decl (Decl
n "rx_eofb"
t "std_logic"
o 97
suid 75,0
)
declText (MLText
uid 1961,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,19700,38800,20900"
st "SIGNAL rx_eofb              : std_logic"
)
)
*143 (Net
uid 1976,0
decl (Decl
n "rx_src_rdyb"
t "std_logic"
o 109
suid 83,0
)
declText (MLText
uid 1977,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,30500,39600,31700"
st "SIGNAL rx_src_rdyb          : std_logic"
)
)
*144 (Net
uid 1982,0
decl (Decl
n "tx_sofb"
t "std_logic"
o 145
suid 86,0
)
declText (MLText
uid 1983,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,40100,38600,41300"
st "SIGNAL tx_sofb              : std_logic"
)
)
*145 (Net
uid 2735,0
decl (Decl
n "macaddress_i"
t "std_logic_vector"
b "(47 DOWNTO 0)"
o 14
suid 87,0
)
declText (MLText
uid 2736,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*146 (PortIoIn
uid 2920,0
shape (CompositeShape
uid 2921,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2922,0
sl 0
ro 270
xt "125000,77625,126500,78375"
)
(Line
uid 2923,0
sl 0
ro 270
xt "126500,78000,127000,78000"
pts [
"126500,78000"
"127000,78000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2924,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2925,0
va (VaSet
isHidden 1
)
xt "119000,77500,124000,78500"
st "marv_int_ni"
ju 2
blo "124000,78300"
tm "WireNameMgr"
)
)
)
*147 (HdlText
uid 2926,0
optionalChildren [
*148 (EmbeddedText
uid 2931,0
commentText (CommentText
uid 2932,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 2933,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "124000,96000,142000,100000"
)
oxt "62000,2000,80000,7000"
text (MLText
uid 2934,0
va (VaSet
font "clean,8,0"
)
xt "124200,96200,141200,98600"
st "
CLIENTEMAC0TXIFGDELAY <= X\"3F\";
CLIENTEMAC0PAUSEREQ   <= '0';
CLIENTEMAC0PAUSEVAL   <= X\"0000\";
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4000
visibleWidth 18000
)
)
)
]
shape (Rectangle
uid 2927,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "138000,95000,148000,101000"
)
oxt "54000,-8000,57000,-5000"
ttg (MlTextGroup
uid 2928,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*149 (Text
uid 2929,0
va (VaSet
font "charter,8,0"
)
xt "142800,95500,144200,96500"
st "eb5"
blo "142800,96300"
tm "HdlTextNameMgr"
)
*150 (Text
uid 2930,0
va (VaSet
font "charter,8,0"
)
xt "142800,96500,143300,97500"
st "5"
blo "142800,97300"
tm "HdlTextNumberMgr"
)
]
)
)
*151 (PortIoIn
uid 2935,0
shape (CompositeShape
uid 2936,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2937,0
sl 0
ro 270
xt "157000,83625,158500,84375"
)
(Line
uid 2938,0
sl 0
ro 270
xt "158500,84000,159000,84000"
pts [
"158500,84000"
"159000,84000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2939,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2940,0
va (VaSet
isHidden 1
)
xt "151000,83500,156000,84500"
st "mii_tx_clk_i"
ju 2
blo "156000,84300"
tm "WireNameMgr"
)
)
)
*152 (PortIoIn
uid 2947,0
shape (CompositeShape
uid 2948,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2949,0
sl 0
ro 270
xt "157000,79625,158500,80375"
)
(Line
uid 2950,0
sl 0
ro 270
xt "158500,80000,159000,80000"
pts [
"158500,80000"
"159000,80000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2951,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2952,0
va (VaSet
isHidden 1
)
xt "150800,79500,156000,80500"
st "gmii_rx_er_i"
ju 2
blo "156000,80300"
tm "WireNameMgr"
)
)
)
*153 (PortIoIn
uid 2965,0
shape (CompositeShape
uid 2966,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2967,0
sl 0
ro 270
xt "157000,82625,158500,83375"
)
(Line
uid 2968,0
sl 0
ro 270
xt "158500,83000,159000,83000"
pts [
"158500,83000"
"159000,83000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2969,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2970,0
va (VaSet
isHidden 1
)
xt "151700,82500,156000,83500"
st "gmii_crs_i"
ju 2
blo "156000,83300"
tm "WireNameMgr"
)
)
)
*154 (PortIoIn
uid 2971,0
shape (CompositeShape
uid 2972,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2973,0
sl 0
ro 270
xt "157000,80625,158500,81375"
)
(Line
uid 2974,0
sl 0
ro 270
xt "158500,81000,159000,81000"
pts [
"158500,81000"
"159000,81000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2975,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2976,0
va (VaSet
isHidden 1
)
xt "150500,80500,156000,81500"
st "gmii_rx_clk_i"
ju 2
blo "156000,81300"
tm "WireNameMgr"
)
)
)
*155 (PortIoIn
uid 2995,0
shape (CompositeShape
uid 2996,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2997,0
sl 0
ro 270
xt "157000,78625,158500,79375"
)
(Line
uid 2998,0
sl 0
ro 270
xt "158500,79000,159000,79000"
pts [
"158500,79000"
"159000,79000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2999,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3000,0
va (VaSet
isHidden 1
)
xt "150500,78500,156000,79500"
st "gmii_rx_dv_i"
ju 2
blo "156000,79300"
tm "WireNameMgr"
)
)
)
*156 (PortIoIn
uid 3001,0
shape (CompositeShape
uid 3002,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3003,0
sl 0
ro 270
xt "157000,77625,158500,78375"
)
(Line
uid 3004,0
sl 0
ro 270
xt "158500,78000,159000,78000"
pts [
"158500,78000"
"159000,78000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3005,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3006,0
va (VaSet
isHidden 1
)
xt "151500,77500,156000,78500"
st "gmii_rxd_i"
ju 2
blo "156000,78300"
tm "WireNameMgr"
)
)
)
*157 (PortIoIn
uid 3013,0
shape (CompositeShape
uid 3014,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3015,0
sl 0
ro 270
xt "157000,81625,158500,82375"
)
(Line
uid 3016,0
sl 0
ro 270
xt "158500,82000,159000,82000"
pts [
"158500,82000"
"159000,82000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3017,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3018,0
va (VaSet
isHidden 1
)
xt "151700,81500,156000,82500"
st "gmii_col_i"
ju 2
blo "156000,82300"
tm "WireNameMgr"
)
)
)
*158 (MWC
uid 3278,0
optionalChildren [
*159 (CptPort
uid 3287,0
optionalChildren [
*160 (Line
uid 3292,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "195000,66000,196000,66000"
pts [
"195000,66000"
"196000,66000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 3288,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "194250,65625,195000,66375"
)
tg (CPTG
uid 3289,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3290,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "192000,65500,193500,66400"
st "din"
blo "192000,66200"
)
s (Text
uid 3291,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "192000,66400,192000,66400"
blo "192000,66400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 2
)
)
)
*161 (CptPort
uid 3293,0
optionalChildren [
*162 (Line
uid 3298,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "199000,66000,200000,66000"
pts [
"200000,66000"
"199000,66000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 3294,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "200000,65625,200750,66375"
)
tg (CPTG
uid 3295,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3296,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "201000,65500,203000,66400"
st "dout"
ju 2
blo "203000,66200"
)
s (Text
uid 3297,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "203000,66400,203000,66400"
ju 2
blo "203000,66400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
eolc "-- ETH_GTX_CLK"
preAdd 0
posAdd 0
o 35
)
)
)
*163 (Grouping
uid 3299,0
optionalChildren [
*164 (CommentGraphic
uid 3301,0
shape (CustomPolygon
pts [
"196000,64000"
"199000,66000"
"196000,68000"
"196000,64000"
]
uid 3302,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "196000,64000,199000,68000"
)
oxt "7000,6000,10000,10000"
)
*165 (CommentText
uid 3303,0
shape (Rectangle
uid 3304,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "196000,65000,198250,67000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 3305,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "196125,65550,198125,66450"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 3300,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "196000,64000,199000,68000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 3279,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "195000,64000,200000,68000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 3280,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*166 (Text
uid 3281,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "197350,66200,202650,67200"
st "moduleware"
blo "197350,67000"
)
*167 (Text
uid 3282,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "197350,67100,198950,68100"
st "buff"
blo "197350,67900"
)
*168 (Text
uid 3283,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "197350,67200,200050,68200"
st "Ubuff0"
blo "197350,68000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3284,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3285,0
text (MLText
uid 3286,0
va (VaSet
font "clean,8,0"
)
xt "192000,45300,192000,45300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*169 (MWC
uid 3306,0
optionalChildren [
*170 (CptPort
uid 3315,0
optionalChildren [
*171 (Line
uid 3320,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "195000,62000,196000,62000"
pts [
"195000,62000"
"196000,62000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 3316,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "194250,61625,195000,62375"
)
tg (CPTG
uid 3317,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3318,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "192000,61500,193500,62400"
st "din"
blo "192000,62200"
)
s (Text
uid 3319,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "192000,62400,192000,62400"
blo "192000,62400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 80
)
)
)
*172 (CptPort
uid 3321,0
optionalChildren [
*173 (Line
uid 3326,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "199000,62000,200000,62000"
pts [
"200000,62000"
"199000,62000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 3322,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "200000,61625,200750,62375"
)
tg (CPTG
uid 3323,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3324,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "201000,61500,203000,62400"
st "dout"
ju 2
blo "203000,62200"
)
s (Text
uid 3325,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "203000,62400,203000,62400"
ju 2
blo "203000,62400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
eolc "-- ETH_GTX_CLK"
preAdd 0
posAdd 0
o 48
)
)
)
*174 (Grouping
uid 3327,0
optionalChildren [
*175 (CommentGraphic
uid 3329,0
shape (CustomPolygon
pts [
"196000,60000"
"199000,62000"
"196000,64000"
"196000,60000"
]
uid 3330,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "196000,60000,199000,64000"
)
oxt "7000,6000,10000,10000"
)
*176 (CommentText
uid 3331,0
shape (Rectangle
uid 3332,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "196000,61000,198250,63000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 3333,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "196125,61550,198125,62450"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 3328,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "196000,60000,199000,64000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 3307,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "195000,60000,200000,64000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 3308,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*177 (Text
uid 3309,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "197350,62200,202650,63200"
st "moduleware"
blo "197350,63000"
)
*178 (Text
uid 3310,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "197350,63100,198950,64100"
st "buff"
blo "197350,63900"
)
*179 (Text
uid 3311,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "197350,63200,200050,64200"
st "Ubuff2"
blo "197350,64000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3312,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3313,0
text (MLText
uid 3314,0
va (VaSet
font "clean,8,0"
)
xt "192000,41300,192000,41300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*180 (MWC
uid 3334,0
optionalChildren [
*181 (CptPort
uid 3343,0
optionalChildren [
*182 (Line
uid 3348,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "195000,64000,196000,64000"
pts [
"195000,64000"
"196000,64000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 3344,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "194250,63625,195000,64375"
)
tg (CPTG
uid 3345,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3346,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "192000,63500,193500,64400"
st "din"
blo "192000,64200"
)
s (Text
uid 3347,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "192000,64400,192000,64400"
blo "192000,64400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 21
)
)
)
*183 (CptPort
uid 3349,0
optionalChildren [
*184 (Line
uid 3354,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "199750,64000,200000,64000"
pts [
"200000,64000"
"199750,64000"
]
)
*185 (Circle
uid 3355,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
)
xt "199000,63625,199750,64375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 3350,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "200000,63625,200750,64375"
)
tg (CPTG
uid 3351,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3352,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "201750,63500,203750,64400"
st "dout"
ju 2
blo "203750,64200"
)
s (Text
uid 3353,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "203750,64400,203750,64400"
ju 2
blo "203750,64400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
eolc "-- ETH_GTX_CLK"
preAdd 0
posAdd 0
o 52
)
)
)
*186 (CommentGraphic
uid 3356,0
shape (CustomPolygon
pts [
"196000,62000"
"199000,64000"
"196000,66000"
"196000,62000"
]
uid 3357,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "196000,62000,199000,66000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 3335,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "195000,62000,200000,66000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 3336,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*187 (Text
uid 3337,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "197350,64200,202650,65200"
st "moduleware"
blo "197350,65000"
)
*188 (Text
uid 3338,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "197350,65100,198550,66100"
st "inv"
blo "197350,65900"
)
*189 (Text
uid 3339,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "197350,65200,198950,66200"
st "U_1"
blo "197350,66000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3340,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3341,0
text (MLText
uid 3342,0
va (VaSet
font "clean,8,0"
)
xt "192000,43300,192000,43300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*190 (PortIoOut
uid 3387,0
shape (CompositeShape
uid 3388,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3389,0
sl 0
ro 270
xt "211500,63625,213000,64375"
)
(Line
uid 3390,0
sl 0
ro 270
xt "211000,64000,211500,64000"
pts [
"211000,64000"
"211500,64000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3391,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3392,0
va (VaSet
isHidden 1
)
xt "214000,63500,220100,64500"
st "marv_reset_no"
blo "214000,64300"
tm "WireNameMgr"
)
)
)
*191 (PortIoOut
uid 3393,0
shape (CompositeShape
uid 3394,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3395,0
sl 0
ro 270
xt "211500,61625,213000,62375"
)
(Line
uid 3396,0
sl 0
ro 270
xt "211000,62000,211500,62000"
pts [
"211000,62000"
"211500,62000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3397,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3398,0
va (VaSet
isHidden 1
)
xt "214000,61500,219700,62500"
st "marv_coma_o"
blo "214000,62300"
tm "WireNameMgr"
)
)
)
*192 (PortIoOut
uid 3399,0
shape (CompositeShape
uid 3400,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3401,0
sl 0
ro 270
xt "211500,65625,213000,66375"
)
(Line
uid 3402,0
sl 0
ro 270
xt "211000,66000,211500,66000"
pts [
"211000,66000"
"211500,66000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3403,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3404,0
va (VaSet
isHidden 1
)
xt "214000,65500,220300,66500"
st "gmii_gtx_clk_o"
blo "214000,66300"
tm "WireNameMgr"
)
)
)
*193 (PortIoOut
uid 3411,0
shape (CompositeShape
uid 3412,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3413,0
sl 0
ro 270
xt "217500,88625,219000,89375"
)
(Line
uid 3414,0
sl 0
ro 270
xt "217000,89000,217500,89000"
pts [
"217000,89000"
"217500,89000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3415,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3416,0
va (VaSet
isHidden 1
)
xt "220000,88500,225300,89500"
st "marv_mdc_o"
blo "220000,89300"
tm "WireNameMgr"
)
)
)
*194 (PortIoOut
uid 3417,0
shape (CompositeShape
uid 3418,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3419,0
sl 0
ro 270
xt "217500,79625,219000,80375"
)
(Line
uid 3420,0
sl 0
ro 270
xt "217000,80000,217500,80000"
pts [
"217000,80000"
"217500,80000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3421,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3422,0
va (VaSet
isHidden 1
)
xt "220000,79500,225500,80500"
st "gmii_tx_er_o"
blo "220000,80300"
tm "WireNameMgr"
)
)
)
*195 (PortIoOut
uid 3423,0
shape (CompositeShape
uid 3424,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3425,0
sl 0
ro 270
xt "217500,78625,219000,79375"
)
(Line
uid 3426,0
sl 0
ro 270
xt "217000,79000,217500,79000"
pts [
"217000,79000"
"217500,79000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3427,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3428,0
va (VaSet
isHidden 1
)
xt "220000,78500,225700,79500"
st "gmii_tx_en_o"
blo "220000,79300"
tm "WireNameMgr"
)
)
)
*196 (PortIoOut
uid 3429,0
shape (CompositeShape
uid 3430,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3431,0
sl 0
ro 270
xt "217500,77625,219000,78375"
)
(Line
uid 3432,0
sl 0
ro 270
xt "217000,78000,217500,78000"
pts [
"217000,78000"
"217500,78000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3433,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3434,0
va (VaSet
isHidden 1
)
xt "220000,77500,224800,78500"
st "gmii_txd_o"
blo "220000,78300"
tm "WireNameMgr"
)
)
)
*197 (Net
uid 3850,0
decl (Decl
n "gmii_gtx_clk_o"
t "std_logic"
eolc "-- ETH_GTX_CLK"
preAdd 0
posAdd 0
o 35
suid 91,0
)
declText (MLText
uid 3851,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,23600,1200"
st "gmii_gtx_clk_o            : std_logic -- ETH_GTX_CLK"
)
)
*198 (Net
uid 3852,0
decl (Decl
n "gmii_rxd_i"
t "std_logic_vector"
b "(7 downto 0)"
eolc "-- ETH_RXD"
preAdd 0
posAdd 0
o 9
suid 92,0
)
declText (MLText
uid 3853,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,30200,1200"
st "gmii_rxd_i                : std_logic_vector(7 downto 0) -- ETH_RXD"
)
)
*199 (Net
uid 3854,0
decl (Decl
n "gmii_rx_dv_i"
t "std_logic"
eolc "-- ETH_DV"
preAdd 0
posAdd 0
o 7
suid 93,0
)
declText (MLText
uid 3855,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,20500,1200"
st "gmii_rx_dv_i              : std_logic -- ETH_DV"
)
)
*200 (Net
uid 3856,0
decl (Decl
n "gmii_rx_er_i"
t "std_logic"
eolc "-- ETH_ER"
preAdd 0
posAdd 0
o 8
suid 94,0
)
declText (MLText
uid 3857,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,20100,1200"
st "gmii_rx_er_i              : std_logic -- ETH_ER"
)
)
*201 (Net
uid 3858,0
decl (Decl
n "gmii_rx_clk_i"
t "std_logic"
o 6
suid 95,0
)
declText (MLText
uid 3859,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,15200,1200"
st "gmii_rx_clk_i             : std_logic"
)
)
*202 (Net
uid 3860,0
decl (Decl
n "gmii_col_i"
t "std_logic"
eolc "-- ETH_COL"
preAdd 0
posAdd 0
o 4
suid 96,0
)
declText (MLText
uid 3861,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,20500,1200"
st "gmii_col_i                : std_logic -- ETH_COL"
)
)
*203 (Net
uid 3862,0
decl (Decl
n "gmii_crs_i"
t "std_logic"
eolc "-- ETH_CRS"
preAdd 0
posAdd 0
o 5
suid 97,0
)
declText (MLText
uid 3863,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,20400,1200"
st "gmii_crs_i                : std_logic -- ETH_CRS"
)
)
*204 (Net
uid 3892,0
decl (Decl
n "EMAC0CLIENTRXSTATS"
t "std_logic_vector"
b "(6 downto 0)"
o 68
suid 112,0
)
declText (MLText
uid 3893,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "70000,162600,101500,163800"
st "signal EMAC0CLIENTRXSTATS        : std_logic_vector(6 downto 0)"
)
)
*205 (Net
uid 3894,0
decl (Decl
n "EMAC0CLIENTRXSTATSVLD"
t "std_logic"
o 70
suid 113,0
)
declText (MLText
uid 3895,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "70000,163800,93000,165000"
st "signal EMAC0CLIENTRXSTATSVLD     : std_logic"
)
)
*206 (Net
uid 3896,0
decl (Decl
n "EMAC0CLIENTRXSTATSBYTEVLD"
t "std_logic"
o 69
suid 114,0
)
declText (MLText
uid 3897,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "70000,165000,94300,166200"
st "signal EMAC0CLIENTRXSTATSBYTEVLD : std_logic"
)
)
*207 (Net
uid 3900,0
decl (Decl
n "CLIENTEMAC0TXIFGDELAY"
t "std_logic_vector"
b "(7 downto 0)"
o 67
suid 116,0
)
declText (MLText
uid 3901,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "70000,156600,102300,157800"
st "signal CLIENTEMAC0TXIFGDELAY     : std_logic_vector(7 downto 0)"
)
)
*208 (Net
uid 3902,0
decl (Decl
n "EMAC0CLIENTTXSTATS"
t "std_logic"
o 71
suid 117,0
)
declText (MLText
uid 3903,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "70000,166200,91900,167400"
st "signal EMAC0CLIENTTXSTATS        : std_logic"
)
)
*209 (Net
uid 3904,0
decl (Decl
n "EMAC0CLIENTTXSTATSVLD"
t "std_logic"
o 73
suid 118,0
)
declText (MLText
uid 3905,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "70000,167400,92900,168600"
st "signal EMAC0CLIENTTXSTATSVLD     : std_logic"
)
)
*210 (Net
uid 3906,0
decl (Decl
n "EMAC0CLIENTTXSTATSBYTEVLD"
t "std_logic"
o 72
suid 119,0
)
declText (MLText
uid 3907,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "70000,168600,94200,169800"
st "signal EMAC0CLIENTTXSTATSBYTEVLD : std_logic"
)
)
*211 (Net
uid 3908,0
decl (Decl
n "CLIENTEMAC0PAUSEREQ"
t "std_logic"
o 65
suid 120,0
)
declText (MLText
uid 3909,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "70000,157800,92700,159000"
st "signal CLIENTEMAC0PAUSEREQ       : std_logic"
)
)
*212 (Net
uid 3910,0
decl (Decl
n "CLIENTEMAC0PAUSEVAL"
t "std_logic_vector"
b "(15 downto 0)"
o 66
suid 121,0
)
declText (MLText
uid 3911,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "70000,159000,102600,160200"
st "signal CLIENTEMAC0PAUSEVAL       : std_logic_vector(15 downto 0)"
)
)
*213 (Net
uid 3912,0
decl (Decl
n "gmii_txd_o"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- GMII Interface - EMAC0"
eolc "-- ETH_TXD"
preAdd 0
posAdd 0
o 38
suid 122,0
)
declText (MLText
uid 3913,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,30300,2400"
st "-- GMII Interface - EMAC0
gmii_txd_o                : std_logic_vector(7 downto 0) -- ETH_TXD"
)
)
*214 (Net
uid 3914,0
decl (Decl
n "gmii_tx_en_o"
t "std_logic"
eolc "-- ETH_EN"
preAdd 0
posAdd 0
o 36
suid 123,0
)
declText (MLText
uid 3915,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,20500,1200"
st "gmii_tx_en_o              : std_logic -- ETH_EN"
)
)
*215 (Net
uid 3916,0
decl (Decl
n "gmii_tx_er_o"
t "std_logic"
eolc "-- ETH_ER"
preAdd 0
posAdd 0
o 37
suid 124,0
)
declText (MLText
uid 3917,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,20300,1200"
st "gmii_tx_er_o              : std_logic -- ETH_ER"
)
)
*216 (Net
uid 3918,0
decl (Decl
n "gmii_tx_clk_o"
t "std_logic"
prec "-- client interface clocking signals - EMAC0"
preAdd 0
o 76
suid 125,0
)
declText (MLText
uid 3919,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,20000,2400"
st "-- client interface clocking signals - EMAC0
signal gmii_tx_clk_o             : std_logic"
)
)
*217 (Net
uid 3920,0
decl (Decl
n "marv_mdc_o"
t "std_logic"
prec "-- MDIO Interface - EMAC0"
eolc "-- ETH_MDC"
preAdd 0
posAdd 0
o 51
suid 126,0
)
declText (MLText
uid 3921,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,22100,2400"
st "-- MDIO Interface - EMAC0
marv_mdc_o                : std_logic -- ETH_MDC"
)
)
*218 (Net
uid 3938,0
decl (Decl
n "marv_coma_o"
t "std_logic"
eolc "-- ETH_GTX_CLK"
preAdd 0
posAdd 0
o 48
suid 135,0
)
declText (MLText
uid 3939,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,24200,1200"
st "marv_coma_o               : std_logic -- ETH_GTX_CLK"
)
)
*219 (Net
uid 3940,0
decl (Decl
n "marv_reset_no"
t "std_logic"
eolc "-- ETH_GTX_CLK"
preAdd 0
posAdd 0
o 52
suid 136,0
)
declText (MLText
uid 3941,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,23800,1200"
st "marv_reset_no             : std_logic -- ETH_GTX_CLK"
)
)
*220 (Net
uid 3942,0
decl (Decl
n "marv_int_ni"
t "std_logic"
eolc "-- ETH_CRS"
preAdd 0
posAdd 0
o 15
suid 137,0
)
declText (MLText
uid 3943,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,20900,1200"
st "marv_int_ni               : std_logic -- ETH_CRS"
)
)
*221 (Net
uid 3946,0
decl (Decl
n "rst"
t "std_logic"
o 21
suid 139,0
)
declText (MLText
uid 3947,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,21900,7200"
st "-----------------------------------------------------------------------
-- Signal Declarations
-----------------------------------------------------------------------

    -- Global asynchronous reset
rst                       : std_logic"
)
)
*222 (Net
uid 3948,0
decl (Decl
n "tx_ack"
t "std_logic"
o 133
suid 140,0
)
declText (MLText
uid 3949,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,17000,1200"
st "signal tx_ack                    : std_logic"
)
)
*223 (Net
uid 3950,0
decl (Decl
n "tx_collision"
t "std_logic"
o 135
suid 141,0
)
declText (MLText
uid 3951,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,17600,1200"
st "signal tx_collision              : std_logic"
)
)
*224 (Net
uid 3952,0
decl (Decl
n "tx_retransmit"
t "std_logic"
o 144
suid 142,0
)
declText (MLText
uid 3953,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,18000,1200"
st "signal tx_retransmit             : std_logic"
)
)
*225 (Net
uid 3956,0
decl (Decl
n "mii_tx_clk_i"
t "std_logic"
o 17
suid 144,0
)
declText (MLText
uid 3957,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,14900,1200"
st "mii_tx_clk_i              : std_logic"
)
)
*226 (Net
uid 3958,0
decl (Decl
n "rx_overflow"
t "std_logic"
o 106
suid 145,0
)
declText (MLText
uid 3959,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,18100,1200"
st "signal rx_overflow               : std_logic"
)
)
*227 (Net
uid 3962,0
decl (Decl
n "tx_overflow"
t "std_logic"
o 143
suid 147,0
)
declText (MLText
uid 3963,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,18000,1200"
st "signal tx_overflow               : std_logic"
)
)
*228 (HdlText
uid 5082,0
optionalChildren [
*229 (EmbeddedText
uid 5087,0
commentText (CommentText
uid 5088,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 5089,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "124000,86000,142000,92000"
)
oxt "0,0,18000,5000"
text (MLText
uid 5090,0
va (VaSet
font "clean,8,0"
)
xt "124200,86200,142200,91000"
st "
-- eb1 1
sm_host_req     <= '0';
sm_host_addr    <= (others => '0');
sm_host_opcode  <= \"00\";
sm_host_wrdata <= (others => '0');
sm_host_miimsel <= '0';

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 6000
visibleWidth 18000
)
)
)
]
shape (Rectangle
uid 5083,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "138000,85000,148000,93000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 5084,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*230 (Text
uid 5085,0
va (VaSet
font "charter,8,0"
)
xt "142300,88000,143700,89000"
st "eb2"
blo "142300,88800"
tm "HdlTextNameMgr"
)
*231 (Text
uid 5086,0
va (VaSet
font "charter,8,0"
)
xt "142300,89000,142800,90000"
st "2"
blo "142300,89800"
tm "HdlTextNumberMgr"
)
]
)
)
*232 (Net
uid 5131,0
decl (Decl
n "sm_host_opcode"
t "std_logic_vector"
b "(1 downto 0)"
o 128
suid 185,0
)
declText (MLText
uid 5132,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*233 (Net
uid 5133,0
decl (Decl
n "sm_host_addr"
t "std_logic_vector"
b "(9 downto 0)"
o 126
suid 186,0
)
declText (MLText
uid 5134,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*234 (Net
uid 5135,0
decl (Decl
n "sm_host_wrdata"
t "std_logic_vector"
b "(31 downto 0)"
o 130
suid 187,0
)
declText (MLText
uid 5136,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*235 (Net
uid 5137,0
decl (Decl
n "sm_host_req"
t "std_logic"
o 129
suid 188,0
)
declText (MLText
uid 5138,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*236 (Net
uid 5139,0
decl (Decl
n "sm_host_miimsel"
t "std_logic"
o 127
suid 189,0
)
declText (MLText
uid 5140,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*237 (PortIoIn
uid 5880,0
shape (CompositeShape
uid 5881,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 5882,0
sl 0
ro 270
xt "157000,75625,158500,76375"
)
(Line
uid 5883,0
sl 0
ro 270
xt "158500,76000,159000,76000"
pts [
"158500,76000"
"159000,76000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 5884,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5885,0
va (VaSet
isHidden 1
)
xt "151900,75500,156000,76500"
st "clk_idelay"
ju 2
blo "156000,76300"
tm "WireNameMgr"
)
)
)
*238 (PortIoIn
uid 6136,0
shape (CompositeShape
uid 6137,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 6138,0
sl 0
ro 90
xt "396500,625,398000,1375"
)
(Line
uid 6139,0
sl 0
ro 90
xt "396000,1000,396500,1000"
pts [
"396500,1000"
"396000,1000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 6140,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6141,0
va (VaSet
isHidden 1
)
xt "399000,500,404300,1500"
st "rx_fifo_rst_i"
blo "399000,1300"
tm "WireNameMgr"
)
)
)
*239 (PortIoOut
uid 6148,0
shape (CompositeShape
uid 6149,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 6150,0
sl 0
ro 270
xt "395500,15625,397000,16375"
)
(Line
uid 6151,0
sl 0
ro 270
xt "395000,16000,395500,16000"
pts [
"395000,16000"
"395500,16000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 6152,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6153,0
va (VaSet
isHidden 1
)
xt "397750,15500,401250,16500"
st "rx_sof_o"
blo "397750,16300"
tm "WireNameMgr"
)
)
)
*240 (PortIoOut
uid 6154,0
shape (CompositeShape
uid 6155,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 6156,0
sl 0
ro 270
xt "395500,16625,397000,17375"
)
(Line
uid 6157,0
sl 0
ro 270
xt "395000,17000,395500,17000"
pts [
"395000,17000"
"395500,17000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 6158,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6159,0
va (VaSet
isHidden 1
)
xt "397750,16500,401250,17500"
st "rx_eof_o"
blo "397750,17300"
tm "WireNameMgr"
)
)
)
*241 (PortIoOut
uid 6160,0
shape (CompositeShape
uid 6161,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 6162,0
sl 0
ro 270
xt "395500,14625,397000,15375"
)
(Line
uid 6163,0
sl 0
ro 270
xt "395000,15000,395500,15000"
pts [
"395000,15000"
"395500,15000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 6164,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6165,0
va (VaSet
isHidden 1
)
xt "397750,14500,403350,15500"
st "rx_src_rdy_o"
blo "397750,15300"
tm "WireNameMgr"
)
)
)
*242 (PortIoIn
uid 6166,0
shape (CompositeShape
uid 6167,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 6168,0
sl 0
ro 90
xt "395500,17625,397000,18375"
)
(Line
uid 6169,0
sl 0
ro 90
xt "395000,18000,395500,18000"
pts [
"395500,18000"
"395000,18000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 6170,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6171,0
va (VaSet
isHidden 1
)
xt "397750,17500,403150,18500"
st "rx_dst_rdy_i"
blo "397750,18300"
tm "WireNameMgr"
)
)
)
*243 (PortIoOut
uid 6172,0
shape (CompositeShape
uid 6173,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 6174,0
sl 0
ro 270
xt "395500,18625,397000,19375"
)
(Line
uid 6175,0
sl 0
ro 270
xt "395000,19000,395500,19000"
pts [
"395000,19000"
"395500,19000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 6176,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6177,0
va (VaSet
isHidden 1
)
xt "397750,18500,401650,19500"
st "rx_data_o"
blo "397750,19300"
tm "WireNameMgr"
)
)
)
*244 (Net
uid 6376,0
decl (Decl
n "tx_sof_i"
t "std_logic"
o 27
suid 216,0
)
declText (MLText
uid 6377,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*245 (Net
uid 6378,0
decl (Decl
n "tx_eof_i"
t "std_logic"
o 25
suid 217,0
)
declText (MLText
uid 6379,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*246 (Net
uid 6380,0
decl (Decl
n "tx_src_rdy_i"
t "std_logic"
o 28
suid 218,0
)
declText (MLText
uid 6381,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*247 (Net
uid 6382,0
decl (Decl
n "tx_dst_rdy_usb"
t "std_logic"
o 138
suid 219,0
)
declText (MLText
uid 6383,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*248 (Net
uid 6384,0
decl (Decl
n "tx_data_i"
t "std_logic_vector"
b "(15 DOWNTO 0)"
preAdd 0
o 24
suid 220,0
)
declText (MLText
uid 6385,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*249 (Net
uid 6388,0
decl (Decl
n "tx_fifo_rst_i"
t "std_logic"
o 26
suid 222,0
)
declText (MLText
uid 6389,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*250 (Net
uid 6428,0
decl (Decl
n "txll_sof_net"
t "std_logic"
o 159
suid 226,0
)
declText (MLText
uid 6429,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*251 (Net
uid 6430,0
decl (Decl
n "txll_eof_net"
t "std_logic"
o 155
suid 227,0
)
declText (MLText
uid 6431,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*252 (Net
uid 6432,0
decl (Decl
n "txll_src_rdy_net"
t "std_logic"
o 162
suid 228,0
)
declText (MLText
uid 6433,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*253 (Net
uid 6434,0
decl (Decl
n "txll_dst_rdy_sfa"
t "std_logic"
o 152
suid 229,0
)
declText (MLText
uid 6435,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*254 (Net
uid 6464,0
decl (Decl
n "txll_data_net"
t "std_logic_vector"
b "(7 DOWNTO 0)"
prec "-- net client side (output) interface"
preAdd 0
o 148
suid 230,0
)
declText (MLText
uid 6465,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*255 (Net
uid 6470,0
decl (Decl
n "rxll_sof_sfa"
t "std_logic"
o 122
suid 233,0
)
declText (MLText
uid 6471,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*256 (Net
uid 6472,0
decl (Decl
n "rxll_eof_sfa"
t "std_logic"
o 118
suid 234,0
)
declText (MLText
uid 6473,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*257 (Net
uid 6474,0
decl (Decl
n "rxll_src_rdy_sfa"
t "std_logic"
o 125
suid 235,0
)
declText (MLText
uid 6475,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*258 (Net
uid 6476,0
decl (Decl
n "rxll_dst_rdy_sfa"
t "std_logic"
o 115
suid 236,0
)
declText (MLText
uid 6477,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*259 (Net
uid 6478,0
decl (Decl
n "rxll_data_sfa"
t "std_logic_vector"
b "(7 DOWNTO 0)"
preAdd 0
o 112
suid 237,0
)
declText (MLText
uid 6479,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*260 (PortIoOut
uid 6484,0
shape (CompositeShape
uid 6485,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 6486,0
sl 0
ro 270
xt "216500,-18375,218000,-17625"
)
(Line
uid 6487,0
sl 0
ro 270
xt "216000,-18000,216500,-18000"
pts [
"216000,-18000"
"216500,-18000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 6488,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6489,0
va (VaSet
isHidden 1
)
xt "219000,-18500,224300,-17500"
st "led_linkup_o"
blo "219000,-17700"
tm "WireNameMgr"
)
)
)
*261 (Net
uid 6586,0
decl (Decl
n "led_linkup_o"
t "std_logic"
o 46
suid 247,0
)
declText (MLText
uid 6587,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*262 (Net
uid 6592,0
decl (Decl
n "rx_fifo_rst_i"
t "std_logic"
o 23
suid 248,0
)
declText (MLText
uid 6593,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*263 (Net
uid 6596,0
decl (Decl
n "rx_sof_o"
t "std_logic"
o 55
suid 250,0
)
declText (MLText
uid 6597,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*264 (Net
uid 6598,0
decl (Decl
n "rx_eof_o"
t "std_logic"
o 54
suid 251,0
)
declText (MLText
uid 6599,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*265 (Net
uid 6600,0
decl (Decl
n "rx_src_rdy_o"
t "std_logic"
o 56
suid 252,0
)
declText (MLText
uid 6601,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*266 (Net
uid 6602,0
decl (Decl
n "rx_dst_rdy_i"
t "std_logic"
o 22
suid 253,0
)
declText (MLText
uid 6603,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*267 (Net
uid 6604,0
decl (Decl
n "rx_data_o"
t "std_logic_vector"
b "(15 DOWNTO 0)"
preAdd 0
o 53
suid 254,0
)
declText (MLText
uid 6605,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*268 (Net
uid 6612,0
decl (Decl
n "rxll_data_cu"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- address swap receiver connections - EMAC0"
preAdd 0
o 111
suid 258,0
)
declText (MLText
uid 6613,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*269 (Net
uid 6662,0
decl (Decl
n "rxll_sof_cu_n"
t "std_logic"
o 121
suid 267,0
)
declText (MLText
uid 6663,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*270 (Net
uid 6664,0
decl (Decl
n "rxll_eof_cu_n"
t "std_logic"
o 117
suid 268,0
)
declText (MLText
uid 6665,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*271 (Net
uid 6666,0
decl (Decl
n "rxll_src_rdy_cu_n"
t "std_logic"
o 124
suid 269,0
)
declText (MLText
uid 6667,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*272 (Net
uid 6668,0
decl (Decl
n "rxll_dst_rdy_cu_n"
t "std_logic"
o 114
suid 270,0
)
declText (MLText
uid 6669,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*273 (Net
uid 6678,0
decl (Decl
n "txll_dst_rdy_cu_n"
t "std_logic"
o 150
suid 271,0
)
declText (MLText
uid 6679,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*274 (Net
uid 6688,0
decl (Decl
n "txll_eof_cu_n"
t "std_logic"
o 154
suid 276,0
)
declText (MLText
uid 6689,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*275 (Net
uid 6690,0
decl (Decl
n "txll_sof_cu_n"
t "std_logic"
o 158
suid 277,0
)
declText (MLText
uid 6691,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*276 (Net
uid 6692,0
decl (Decl
n "txll_src_rdy_cu_n"
t "std_logic"
o 161
suid 278,0
)
declText (MLText
uid 6693,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*277 (Net
uid 6764,0
decl (Decl
n "tx_client_clk_cu"
t "std_logic"
posAdd 0
o 134
suid 286,0
)
declText (MLText
uid 6765,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*278 (MWC
uid 6819,0
optionalChildren [
*279 (CptPort
uid 6806,0
optionalChildren [
*280 (Line
uid 6810,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "219000,123000,220000,123000"
pts [
"219000,123000"
"220000,123000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 6807,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "218250,122625,219000,123375"
)
tg (CPTG
uid 6808,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6809,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "216000,122500,217500,123400"
st "din"
blo "216000,123200"
)
s (Text
uid 6828,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "216000,123400,216000,123400"
blo "216000,123400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 121
suid 1,0
)
)
)
*281 (CptPort
uid 6811,0
optionalChildren [
*282 (Line
uid 6815,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "223750,123000,224000,123000"
pts [
"224000,123000"
"223750,123000"
]
)
*283 (Circle
uid 6816,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
)
xt "223000,122625,223750,123375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 6812,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "224000,122625,224750,123375"
)
tg (CPTG
uid 6813,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6814,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "225750,122500,227750,123400"
st "dout"
ju 2
blo "227750,123200"
)
s (Text
uid 6829,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "227750,123400,227750,123400"
ju 2
blo "227750,123400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 120
suid 2,0
)
)
)
*284 (CommentGraphic
uid 6817,0
shape (CustomPolygon
pts [
"220000,121000"
"223000,123000"
"220000,125000"
"220000,121000"
]
uid 6818,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "220000,121000,223000,125000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 6820,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "219000,121000,224000,125000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 6821,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*285 (Text
uid 6822,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "220350,121200,225850,122100"
st "moduleware"
blo "220350,121900"
)
*286 (Text
uid 6823,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "220350,122100,221850,123000"
st "inv"
blo "220350,122800"
)
*287 (Text
uid 6824,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "220350,122100,221850,123000"
st "U_2"
blo "220350,122800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 6825,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 6826,0
text (MLText
uid 6827,0
va (VaSet
font "courier,8,0"
)
xt "216000,102300,216000,102300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*288 (MWC
uid 6830,0
optionalChildren [
*289 (CptPort
uid 6839,0
optionalChildren [
*290 (Line
uid 6844,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "219000,124000,220000,124000"
pts [
"219000,124000"
"220000,124000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 6840,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "218250,123625,219000,124375"
)
tg (CPTG
uid 6841,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6842,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "216000,123500,217500,124400"
st "din"
blo "216000,124200"
)
s (Text
uid 6843,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "216000,124400,216000,124400"
blo "216000,124400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 117
)
)
)
*291 (CptPort
uid 6845,0
optionalChildren [
*292 (Line
uid 6850,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "223750,124000,224000,124000"
pts [
"224000,124000"
"223750,124000"
]
)
*293 (Circle
uid 6851,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
)
xt "223000,123625,223750,124375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 6846,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "224000,123625,224750,124375"
)
tg (CPTG
uid 6847,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6848,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "225750,123500,227750,124400"
st "dout"
ju 2
blo "227750,124200"
)
s (Text
uid 6849,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "227750,124400,227750,124400"
ju 2
blo "227750,124400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 116
)
)
)
*294 (CommentGraphic
uid 6852,0
shape (CustomPolygon
pts [
"220000,122000"
"223000,124000"
"220000,126000"
"220000,122000"
]
uid 6853,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "220000,122000,223000,126000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 6831,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "219000,122000,224000,126000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 6832,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*295 (Text
uid 6833,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "220350,122200,225850,123100"
st "moduleware"
blo "220350,122900"
)
*296 (Text
uid 6834,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "220350,123100,221850,124000"
st "inv"
blo "220350,123800"
)
*297 (Text
uid 6835,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "220350,123100,221850,124000"
st "U_3"
blo "220350,123800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 6836,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 6837,0
text (MLText
uid 6838,0
va (VaSet
font "courier,8,0"
)
xt "216000,103300,216000,103300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*298 (MWC
uid 6854,0
optionalChildren [
*299 (CptPort
uid 6863,0
optionalChildren [
*300 (Line
uid 6868,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "219000,125000,220000,125000"
pts [
"219000,125000"
"220000,125000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 6864,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "218250,124625,219000,125375"
)
tg (CPTG
uid 6865,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6866,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "216000,124500,217500,125400"
st "din"
blo "216000,125200"
)
s (Text
uid 6867,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "216000,125400,216000,125400"
blo "216000,125400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 124
)
)
)
*301 (CptPort
uid 6869,0
optionalChildren [
*302 (Line
uid 6874,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "223750,125000,224000,125000"
pts [
"224000,125000"
"223750,125000"
]
)
*303 (Circle
uid 6875,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
)
xt "223000,124625,223750,125375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 6870,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "224000,124625,224750,125375"
)
tg (CPTG
uid 6871,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6872,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "225750,124500,227750,125400"
st "dout"
ju 2
blo "227750,125200"
)
s (Text
uid 6873,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "227750,125400,227750,125400"
ju 2
blo "227750,125400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 123
)
)
)
*304 (CommentGraphic
uid 6876,0
shape (CustomPolygon
pts [
"220000,123000"
"223000,125000"
"220000,127000"
"220000,123000"
]
uid 6877,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "220000,123000,223000,127000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 6855,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "219000,123000,224000,127000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 6856,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*305 (Text
uid 6857,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "220350,123200,225850,124100"
st "moduleware"
blo "220350,123900"
)
*306 (Text
uid 6858,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "220350,124100,221850,125000"
st "inv"
blo "220350,124800"
)
*307 (Text
uid 6859,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "220350,124100,221850,125000"
st "U_4"
blo "220350,124800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 6860,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 6861,0
text (MLText
uid 6862,0
va (VaSet
font "courier,8,0"
)
xt "216000,104300,216000,104300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*308 (MWC
uid 6878,0
optionalChildren [
*309 (CptPort
uid 6887,0
optionalChildren [
*310 (Line
uid 6892,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "223000,126000,224000,126000"
pts [
"224000,126000"
"223000,126000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 6888,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "224000,125625,224750,126375"
)
tg (CPTG
uid 6889,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6890,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "674750,125500,676250,126400"
st "din"
ju 2
blo "676250,126200"
)
s (Text
uid 6891,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "676250,126400,676250,126400"
ju 2
blo "676250,126400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 113
)
)
)
*311 (CptPort
uid 6893,0
optionalChildren [
*312 (Line
uid 6898,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "219000,126000,219250,126000"
pts [
"219000,126000"
"219250,126000"
]
)
*313 (Circle
uid 6899,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
)
xt "219250,125625,220000,126375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 6894,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "218250,125625,219000,126375"
)
tg (CPTG
uid 6895,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6896,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "673000,125500,675000,126400"
st "dout"
blo "673000,126200"
)
s (Text
uid 6897,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "673000,126400,673000,126400"
blo "673000,126400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 114
)
)
)
*314 (CommentGraphic
uid 6900,0
shape (CustomPolygon
pts [
"223000,124000"
"223000,128000"
"220000,126000"
"223000,124000"
]
uid 6901,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "220000,124000,223000,128000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 6879,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "219000,124000,224000,128000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 6880,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*315 (Text
uid 6881,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "220350,124200,225850,125100"
st "moduleware"
blo "220350,124900"
)
*316 (Text
uid 6882,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "220350,125100,221850,126000"
st "inv"
blo "220350,125800"
)
*317 (Text
uid 6883,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "220350,125100,221850,126000"
st "U_5"
blo "220350,125800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 6884,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 6885,0
text (MLText
uid 6886,0
va (VaSet
font "courier,8,0"
)
xt "216000,105300,216000,105300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*318 (Net
uid 6934,0
decl (Decl
n "rxll_dst_rdy_cu"
t "std_logic"
o 113
suid 291,0
)
declText (MLText
uid 6935,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*319 (Net
uid 6936,0
decl (Decl
n "rxll_src_rdy_cu"
t "std_logic"
o 123
suid 292,0
)
declText (MLText
uid 6937,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*320 (Net
uid 6938,0
decl (Decl
n "rxll_eof_cu"
t "std_logic"
o 116
suid 293,0
)
declText (MLText
uid 6939,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*321 (Net
uid 6940,0
decl (Decl
n "rxll_sof_cu"
t "std_logic"
o 120
suid 294,0
)
declText (MLText
uid 6941,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*322 (HdlText
uid 7615,0
optionalChildren [
*323 (EmbeddedText
uid 7728,0
commentText (CommentText
uid 7729,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 7730,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "252000,129000,283000,148000"
)
oxt "0,0,18000,5000"
text (MLText
uid 7731,0
va (VaSet
font "clean,8,0"
)
xt "252200,129200,277700,143600"
st "
-- eb1 1                                        


stat_word_cu_o(15 downto 12) <=  txll_fifo_status;
stat_word_cu_o(11) <=  tx_collision;
stat_word_cu_o(10) <=  tx_retransmit;
stat_word_cu_o(9) <=  tx_overflow;
stat_word_cu_o(8) <=  tx_ack;

stat_word_cu_o(7 downto 4) <= rxll_fifo_status;
stat_word_cu_o(3) <= '0';
stat_word_cu_o(2) <= rx_overflow;
stat_word_cu_o(1) <= rx_framedrop;
stat_word_cu_o(0) <= rx_data_valid;





"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 19000
visibleWidth 31000
)
)
)
]
shape (Rectangle
uid 7616,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "245000,111000,259000,129000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 7617,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*324 (Text
uid 7618,0
va (VaSet
font "charter,8,0"
)
xt "248300,115000,249700,116000"
st "eb1"
blo "248300,115800"
tm "HdlTextNameMgr"
)
*325 (Text
uid 7619,0
va (VaSet
font "charter,8,0"
)
xt "248300,116000,248800,117000"
st "1"
blo "248300,116800"
tm "HdlTextNumberMgr"
)
]
)
)
*326 (Net
uid 7692,0
decl (Decl
n "rxll_fifo_status"
t "std_logic_vector"
b "(3 downto 0)"
o 119
suid 301,0
)
declText (MLText
uid 7693,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*327 (Net
uid 7698,0
decl (Decl
n "rx_framedrop"
t "std_logic"
o 98
suid 304,0
)
declText (MLText
uid 7699,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*328 (Net
uid 7700,0
decl (Decl
n "rx_data_valid"
t "std_logic"
o 95
suid 305,0
)
declText (MLText
uid 7701,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*329 (Net
uid 7746,0
decl (Decl
n "txll_fifo_status"
t "std_logic_vector"
b "(3 DOWNTO 0)"
prec "-- *** mod start"
preAdd 0
o 157
suid 308,0
)
declText (MLText
uid 7747,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*330 (PortIoIn
uid 11726,0
shape (CompositeShape
uid 11727,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 11728,0
sl 0
ro 270
xt "161000,170625,162500,171375"
)
(Line
uid 11729,0
sl 0
ro 270
xt "162500,171000,163000,171000"
pts [
"162500,171000"
"163000,171000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 11730,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11731,0
va (VaSet
isHidden 1
)
xt "157200,170500,160000,171500"
st "usb_rst"
ju 2
blo "160000,171300"
tm "WireNameMgr"
)
)
)
*331 (PortIoIn
uid 11732,0
shape (CompositeShape
uid 11733,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 11734,0
sl 0
ro 270
xt "161000,171625,162500,172375"
)
(Line
uid 11735,0
sl 0
ro 270
xt "162500,172000,163000,172000"
pts [
"162500,172000"
"163000,172000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 11736,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11737,0
va (VaSet
isHidden 1
)
xt "157200,171500,160000,172500"
st "usb_clk"
ju 2
blo "160000,172300"
tm "WireNameMgr"
)
)
)
*332 (Net
uid 11742,0
decl (Decl
n "usb_rd_data"
t "std_logic_vector"
b "(15 DOWNTO 0)"
preAdd 0
posAdd 0
o 164
suid 315,0
)
declText (MLText
uid 11743,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*333 (Net
uid 11750,0
decl (Decl
n "usb_wr_sof"
t "std_logic"
preAdd 0
posAdd 0
o 172
suid 316,0
)
declText (MLText
uid 11751,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*334 (Net
uid 11758,0
decl (Decl
n "usb_wr_eof"
t "std_logic"
preAdd 0
posAdd 0
o 171
suid 317,0
)
declText (MLText
uid 11759,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*335 (Net
uid 11766,0
decl (Decl
n "usb_wr_data"
t "std_logic_vector"
b "(15 DOWNTO 0)"
preAdd 0
posAdd 0
o 169
suid 318,0
)
declText (MLText
uid 11767,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*336 (Net
uid 11774,0
decl (Decl
n "usb_wrl_src_ready"
t "std_logic"
preAdd 0
posAdd 0
o 173
suid 319,0
)
declText (MLText
uid 11775,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*337 (Net
uid 11782,0
decl (Decl
n "usb_wr_dst_ready"
t "std_logic"
preAdd 0
posAdd 0
o 170
suid 320,0
)
declText (MLText
uid 11783,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*338 (Net
uid 11790,0
decl (Decl
n "usb_rd_eof"
t "std_logic"
preAdd 0
posAdd 0
o 166
suid 321,0
)
declText (MLText
uid 11791,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*339 (Net
uid 11798,0
decl (Decl
n "usb_rd_sof"
t "std_logic"
o 167
suid 322,0
)
declText (MLText
uid 11799,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*340 (Net
uid 11814,0
decl (Decl
n "usb_rd_dst_ready"
t "std_logic"
preAdd 0
posAdd 0
o 165
suid 324,0
)
declText (MLText
uid 11815,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*341 (Net
uid 11822,0
decl (Decl
n "usb_rd_src_ready"
t "std_logic"
preAdd 0
posAdd 0
o 168
suid 325,0
)
declText (MLText
uid 11823,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*342 (MWC
uid 14573,0
optionalChildren [
*343 (CptPort
uid 14535,0
optionalChildren [
*344 (Line
uid 14539,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "314000,66000,315000,66000"
pts [
"314000,66000"
"315000,66000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 14536,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "313250,65625,314000,66375"
)
tg (CPTG
uid 14537,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14538,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "311279,65551,313279,66451"
st "din0"
blo "311279,66251"
)
s (Text
uid 14582,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "311279,66451,311279,66451"
blo "311279,66451"
)
)
thePort (LogicalPort
decl (Decl
n "din0"
t "std_logic"
o 152
suid 1,0
)
)
)
*345 (CptPort
uid 14540,0
optionalChildren [
*346 (Line
uid 14544,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "317000,67000,318000,67000"
pts [
"318000,67000"
"317000,67000"
]
)
*347 (Property
uid 14545,0
pclass "_MW_GEOM_"
pname "fixed"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 14541,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "318000,66625,318750,67375"
)
tg (CPTG
uid 14542,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14543,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "318551,66527,320551,67427"
st "dout"
ju 2
blo "320551,67227"
)
s (Text
uid 14583,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "320551,67427,320551,67427"
ju 2
blo "320551,67427"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 151
suid 2,0
)
)
)
*348 (CptPort
uid 14546,0
optionalChildren [
*349 (Line
uid 14550,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "314000,68000,315000,68000"
pts [
"314000,68000"
"315000,68000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 14547,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "313250,67625,314000,68375"
)
tg (CPTG
uid 14548,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14549,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "311279,67503,313279,68403"
st "din1"
blo "311279,68203"
)
s (Text
uid 14584,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "311279,68403,311279,68403"
blo "311279,68403"
)
)
thePort (LogicalPort
decl (Decl
n "din1"
t "std_logic"
o 149
suid 3,0
)
)
)
*350 (CptPort
uid 14551,0
optionalChildren [
*351 (Line
uid 14555,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "316000,64000,316000,65667"
pts [
"316000,64000"
"316000,65667"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 14552,0
ro 180
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "315625,63250,316375,64000"
)
tg (CPTG
uid 14553,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14554,0
sl 0
ro 270
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "315527,61433,316427,62933"
st "sel"
ju 2
blo "316227,61433"
)
s (Text
uid 14585,0
sl 0
ro 270
va (VaSet
font "courier,8,0"
)
xt "316427,61433,316427,61433"
ju 2
blo "316427,61433"
)
)
thePort (LogicalPort
decl (Decl
n "sel"
t "std_logic"
o 18
suid 4,0
)
)
)
*352 (CommentGraphic
uid 14556,0
shape (CustomPolygon
pts [
"315000,65000"
"317000,66334"
"317000,67666"
"315000,69000"
"315000,65000"
]
uid 14557,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "315000,65000,317000,69000"
)
oxt "7000,7000,9000,11000"
)
*353 (CommentGraphic
uid 14558,0
optionalChildren [
*354 (Property
uid 14560,0
pclass "_MW_GEOM_"
pname "expand"
ptn "String"
)
]
shape (PolyLine2D
pts [
"315000,69000"
"315000,69000"
]
uid 14559,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "315000,69000,315000,69000"
)
oxt "7000,11000,7000,11000"
)
*355 (CommentGraphic
uid 14561,0
optionalChildren [
*356 (Property
uid 14563,0
pclass "_MW_GEOM_"
pname "expand"
ptn "String"
)
]
shape (PolyLine2D
pts [
"315000,65000"
"315000,65000"
]
uid 14562,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "315000,65000,315000,65000"
)
oxt "7000,7000,7000,7000"
)
*357 (CommentText
uid 14564,0
shape (Rectangle
uid 14565,0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "315000,65494,317000,67000"
)
oxt "7000,7494,9000,9000"
text (MLText
uid 14566,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "315200,65694,316200,66594"
st "
Lo
"
tm "CommentText"
wrapOption 3
visibleHeight 1506
visibleWidth 2000
)
)
*358 (CommentText
uid 14567,0
shape (Rectangle
uid 14568,0
layer 8
sl 0
va (VaSet
vasetType 1
transparent 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "315002,67444,317000,69000"
)
oxt "7002,9444,9000,11000"
text (MLText
uid 14569,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "315202,67644,316202,68544"
st "
Hi
"
tm "CommentText"
wrapOption 3
visibleHeight 1556
visibleWidth 1998
)
)
*359 (CommentText
uid 14570,0
shape (Rectangle
uid 14571,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "315111,66483,317111,67483"
)
oxt "7111,8483,9111,9483"
text (MLText
uid 14572,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "315311,66683,316811,67583"
st "
mux
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 2000
)
)
]
shape (Rectangle
uid 14574,0
va (VaSet
vasetType 1
transparent 1
fg "65535,65535,65535"
lineWidth -1
)
xt "314000,64000,318000,70000"
fos 1
)
showPorts 0
oxt "6000,6000,10000,12000"
ttg (MlTextGroup
uid 14575,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*360 (Text
uid 14576,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "316350,67200,321850,68100"
st "moduleware"
blo "316350,67900"
)
*361 (Text
uid 14577,0
va (VaSet
font "courier,8,0"
)
xt "316350,68100,317850,69000"
st "mux"
blo "316350,68800"
)
*362 (Text
uid 14578,0
va (VaSet
font "courier,8,0"
)
xt "316350,69000,319850,69900"
st "Unetmux"
blo "316350,69700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 14579,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 14580,0
text (MLText
uid 14581,0
va (VaSet
font "courier,8,0"
)
xt "311000,46300,311000,46300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
de 2
visOptions (mwParamsVisibilityOptions
)
)
*363 (Net
uid 14586,0
decl (Decl
n "txll_dst_rdy_net"
t "std_logic"
o 151
suid 330,0
)
declText (MLText
uid 14587,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*364 (Net
uid 14594,0
decl (Decl
n "mode_usb_i"
t "std_logic"
o 19
suid 331,0
)
declText (MLText
uid 14595,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*365 (MWC
uid 14961,0
optionalChildren [
*366 (CptPort
uid 14970,0
optionalChildren [
*367 (Line
uid 14975,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "383000,68000,384000,68000"
pts [
"383000,68000"
"384000,68000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 14971,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "382250,67625,383000,68375"
)
tg (CPTG
uid 14972,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14973,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "380279,67551,382279,68451"
st "din0"
blo "380279,68251"
)
s (Text
uid 14974,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "380279,68451,380279,68451"
blo "380279,68451"
)
)
thePort (LogicalPort
decl (Decl
n "din0"
t "std_logic"
o 137
)
)
)
*368 (CptPort
uid 14976,0
optionalChildren [
*369 (Line
uid 14981,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "386000,69000,387000,69000"
pts [
"387000,69000"
"386000,69000"
]
)
*370 (Property
uid 14982,0
pclass "_MW_GEOM_"
pname "fixed"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 14977,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "387000,68625,387750,69375"
)
tg (CPTG
uid 14978,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14979,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "387551,68527,389551,69427"
st "dout"
ju 2
blo "389551,69227"
)
s (Text
uid 14980,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "389551,69427,389551,69427"
ju 2
blo "389551,69427"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 61
)
)
)
*371 (CptPort
uid 14983,0
optionalChildren [
*372 (Line
uid 14988,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "383000,70000,384000,70000"
pts [
"383000,70000"
"384000,70000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 14984,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "382250,69625,383000,70375"
)
tg (CPTG
uid 14985,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14986,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "380279,69503,382279,70403"
st "din1"
blo "380279,70203"
)
s (Text
uid 14987,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "380279,70403,380279,70403"
blo "380279,70403"
)
)
thePort (LogicalPort
decl (Decl
n "din1"
t "std_logic"
o 138
)
)
)
*373 (CptPort
uid 14989,0
optionalChildren [
*374 (Line
uid 14994,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "385000,66000,385000,67667"
pts [
"385000,66000"
"385000,67667"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 14990,0
ro 180
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "384625,65250,385375,66000"
)
tg (CPTG
uid 14991,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14992,0
sl 0
ro 270
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "384527,63433,385427,64933"
st "sel"
ju 2
blo "385227,63433"
)
s (Text
uid 14993,0
sl 0
ro 270
va (VaSet
font "courier,8,0"
)
xt "385427,63433,385427,63433"
ju 2
blo "385427,63433"
)
)
thePort (LogicalPort
decl (Decl
n "sel"
t "std_logic"
o 19
)
)
)
*375 (CommentGraphic
uid 14995,0
shape (CustomPolygon
pts [
"384000,67000"
"386000,68334"
"386000,69666"
"384000,71000"
"384000,67000"
]
uid 14996,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "384000,67000,386000,71000"
)
oxt "7000,7000,9000,11000"
)
*376 (CommentGraphic
uid 14997,0
optionalChildren [
*377 (Property
uid 14999,0
pclass "_MW_GEOM_"
pname "expand"
ptn "String"
)
]
shape (PolyLine2D
pts [
"384000,71000"
"384000,71000"
]
uid 14998,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "384000,71000,384000,71000"
)
oxt "7000,11000,7000,11000"
)
*378 (CommentGraphic
uid 15000,0
optionalChildren [
*379 (Property
uid 15002,0
pclass "_MW_GEOM_"
pname "expand"
ptn "String"
)
]
shape (PolyLine2D
pts [
"384000,67000"
"384000,67000"
]
uid 15001,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "384000,67000,384000,67000"
)
oxt "7000,7000,7000,7000"
)
*380 (CommentText
uid 15003,0
shape (Rectangle
uid 15004,0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "384000,67494,386000,69000"
)
oxt "7000,7494,9000,9000"
text (MLText
uid 15005,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "384200,67694,385200,68594"
st "
Lo
"
tm "CommentText"
wrapOption 3
visibleHeight 1506
visibleWidth 2000
)
)
*381 (CommentText
uid 15006,0
shape (Rectangle
uid 15007,0
layer 8
sl 0
va (VaSet
vasetType 1
transparent 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "384002,69444,386000,71000"
)
oxt "7002,9444,9000,11000"
text (MLText
uid 15008,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "384202,69644,385202,70544"
st "
Hi
"
tm "CommentText"
wrapOption 3
visibleHeight 1556
visibleWidth 1998
)
)
*382 (CommentText
uid 15009,0
shape (Rectangle
uid 15010,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "384111,68483,386111,69483"
)
oxt "7111,8483,9111,9483"
text (MLText
uid 15011,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "384311,68683,385811,69583"
st "
mux
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 2000
)
)
]
shape (Rectangle
uid 14962,0
va (VaSet
vasetType 1
transparent 1
fg "65535,65535,65535"
lineWidth -1
)
xt "383000,66000,387000,72000"
fos 1
)
showPorts 0
oxt "6000,6000,10000,12000"
ttg (MlTextGroup
uid 14963,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*383 (Text
uid 14964,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "384350,70200,389850,71100"
st "moduleware"
blo "384350,70900"
)
*384 (Text
uid 14965,0
va (VaSet
font "courier,8,0"
)
xt "384350,71100,385850,72000"
st "mux"
blo "384350,71800"
)
*385 (Text
uid 14966,0
va (VaSet
font "courier,8,0"
)
xt "384350,72000,388350,72900"
st "Unetmux1"
blo "384350,72700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 14967,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 14968,0
text (MLText
uid 14969,0
va (VaSet
font "courier,8,0"
)
xt "380000,48300,380000,48300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
de 2
visOptions (mwParamsVisibilityOptions
)
)
*386 (Net
uid 15030,0
decl (Decl
n "tx_dst_rdy_net"
t "std_logic"
o 137
suid 340,0
)
declText (MLText
uid 15031,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*387 (Net
uid 16940,0
decl (Decl
n "net_sof"
t "std_logic"
o 90
suid 354,0
)
declText (MLText
uid 16941,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*388 (Net
uid 16942,0
decl (Decl
n "net_eof"
t "std_logic"
o 88
suid 355,0
)
declText (MLText
uid 16943,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*389 (Net
uid 16944,0
decl (Decl
n "net_src_rdy"
t "std_logic"
o 92
suid 356,0
)
declText (MLText
uid 16945,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*390 (Net
uid 16946,0
decl (Decl
n "net_dst_rdy"
t "std_logic"
o 86
suid 357,0
)
declText (MLText
uid 16947,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*391 (Net
uid 16948,0
decl (Decl
n "net_data"
t "std_logic_vector"
b "(7 downto 0)"
o 84
suid 358,0
)
declText (MLText
uid 16949,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*392 (MWC
uid 17144,0
optionalChildren [
*393 (CptPort
uid 17135,0
optionalChildren [
*394 (Line
uid 17139,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "205000,194000,205000,194000"
pts [
"205000,194000"
"205000,194000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 17136,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "205000,193625,205750,194375"
)
tg (CPTG
uid 17137,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 17138,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "205791,193544,207791,194444"
st "dout"
ju 2
blo "207791,194244"
)
s (Text
uid 17153,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "207791,194444,207791,194444"
ju 2
blo "207791,194444"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 60
suid 1,0
)
)
)
*395 (CommentGraphic
uid 17140,0
shape (PolyLine2D
pts [
"205000,194000"
"203000,194000"
]
uid 17141,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "203000,194000,205000,194000"
)
oxt "6000,7000,8000,7000"
)
*396 (CommentGraphic
uid 17142,0
shape (PolyLine2D
pts [
"203000,193000"
"203000,195000"
]
uid 17143,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "203000,193000,203000,195000"
)
oxt "6000,6000,6000,8000"
)
]
shape (Rectangle
uid 17145,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "203000,193000,205000,195000"
fos 1
)
showPorts 0
oxt "6000,6000,8000,8000"
ttg (MlTextGroup
uid 17146,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*397 (Text
uid 17147,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "197350,192200,202850,193100"
st "moduleware"
blo "197350,192900"
)
*398 (Text
uid 17148,0
va (VaSet
font "courier,8,0"
)
xt "197350,193100,201350,194000"
st "constval"
blo "197350,193800"
)
*399 (Text
uid 17149,0
va (VaSet
font "courier,8,0"
)
xt "197350,194000,202850,194900"
st "Uconstval0"
blo "197350,194700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 17150,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 17151,0
text (MLText
uid 17152,0
va (VaSet
font "courier,8,0"
)
xt "196000,173300,196000,173300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*400 (Net
uid 17174,0
decl (Decl
n "mode_copper_i"
t "std_logic"
o 18
suid 363,0
)
declText (MLText
uid 17175,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*401 (Net
uid 17176,0
decl (Decl
n "txll_dst_rdy_cu"
t "std_logic"
o 149
suid 364,0
)
declText (MLText
uid 17177,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*402 (SaComponent
uid 17309,0
optionalChildren [
*403 (CptPort
uid 17254,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17255,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "330250,4625,331000,5375"
)
tg (CPTG
uid 17256,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 17257,0
va (VaSet
)
xt "332000,4500,333000,5500"
st "clk"
blo "332000,5300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 13
suid 1,0
)
)
)
*404 (CptPort
uid 17258,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17259,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "330250,3625,331000,4375"
)
tg (CPTG
uid 17260,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 17261,0
va (VaSet
)
xt "332000,3500,333000,4500"
st "rst"
blo "332000,4300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 14
suid 13,0
)
)
)
*405 (CptPort
uid 17262,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17263,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "347000,13625,347750,14375"
)
tg (CPTG
uid 17264,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 17265,0
va (VaSet
)
xt "340800,13500,346000,14500"
st "hsio_data_o"
ju 2
blo "346000,14300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "hsio_data_o"
t "slv16"
o 7
suid 16,0
i "x\"0000\""
)
)
)
*406 (CptPort
uid 17270,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17271,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "347000,11625,347750,12375"
)
tg (CPTG
uid 17272,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 17273,0
va (VaSet
)
xt "341200,11500,346000,12500"
st "hsio_eof_o"
ju 2
blo "346000,12300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "hsio_eof_o"
t "std_logic"
o 9
suid 18,0
)
)
)
*407 (CptPort
uid 17274,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17275,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "347000,10625,347750,11375"
)
tg (CPTG
uid 17276,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 17277,0
va (VaSet
)
xt "341200,10500,346000,11500"
st "hsio_sof_o"
ju 2
blo "346000,11300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "hsio_sof_o"
t "std_logic"
o 8
suid 19,0
)
)
)
*408 (CptPort
uid 17278,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17279,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "347000,9625,347750,10375"
)
tg (CPTG
uid 17280,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 17281,0
va (VaSet
)
xt "339600,9500,346000,10500"
st "hsio_src_rdy_o"
ju 2
blo "346000,10300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "hsio_src_rdy_o"
t "std_logic"
o 11
suid 20,0
)
)
)
*409 (CptPort
uid 17282,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17283,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "330250,13625,331000,14375"
)
tg (CPTG
uid 17284,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 17285,0
va (VaSet
)
xt "332000,13500,336500,14500"
st "net_data_i"
blo "332000,14300"
)
)
thePort (LogicalPort
decl (Decl
n "net_data_i"
t "slv8"
o 2
suid 21,0
)
)
)
*410 (CptPort
uid 17286,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17287,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "330250,12625,331000,13375"
)
tg (CPTG
uid 17288,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 17289,0
va (VaSet
)
xt "332000,12500,338100,13500"
st "net_dst_rdy_o"
blo "332000,13300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "net_dst_rdy_o"
t "std_logic"
o 5
suid 22,0
)
)
)
*411 (CptPort
uid 17290,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17291,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "330250,11625,331000,12375"
)
tg (CPTG
uid 17292,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 17293,0
va (VaSet
)
xt "332000,11500,335600,12500"
st "net_eof_i"
blo "332000,12300"
)
)
thePort (LogicalPort
decl (Decl
n "net_eof_i"
t "std_logic"
o 4
suid 23,0
)
)
)
*412 (CptPort
uid 17294,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17295,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "330250,10625,331000,11375"
)
tg (CPTG
uid 17296,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 17297,0
va (VaSet
)
xt "332000,10500,335600,11500"
st "net_sof_i"
blo "332000,11300"
)
)
thePort (LogicalPort
decl (Decl
n "net_sof_i"
t "std_logic"
o 3
suid 24,0
)
)
)
*413 (CptPort
uid 17298,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17299,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "330250,9625,331000,10375"
)
tg (CPTG
uid 17300,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 17301,0
va (VaSet
)
xt "332000,9500,337700,10500"
st "net_src_rdy_i"
blo "332000,10300"
)
)
thePort (LogicalPort
decl (Decl
n "net_src_rdy_i"
t "std_logic"
o 6
suid 25,0
)
)
)
*414 (CptPort
uid 17302,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17303,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "347000,6625,347750,7375"
)
tg (CPTG
uid 17304,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 17305,0
va (VaSet
)
xt "340200,6500,346000,7500"
st "rx_src_mac_o"
ju 2
blo "346000,7300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_src_mac_o"
t "slv48"
o 12
suid 26,0
)
)
)
*415 (CommentText
uid 17306,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 17307,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "331000,-2000,346000,3000"
)
oxt "0,0,15000,5000"
text (MLText
uid 17308,0
va (VaSet
isHidden 1
fg "0,0,32768"
)
xt "331200,-1800,343900,-800"
st "
--use ieee.std_logic_unsigned.all;
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
included 1
excludeCommentLeader 1
)
*416 (CptPort
uid 20381,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20382,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "347000,3625,347750,4375"
)
tg (CPTG
uid 20383,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 20384,0
va (VaSet
)
xt "340700,3500,346000,4500"
st "dbg_state_o"
ju 2
blo "346000,4300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dbg_state_o"
t "slv4"
o 1
suid 27,0
)
)
)
*417 (CptPort
uid 43754,0
ps "OnEdgeStrategy"
shape (Triangle
uid 43755,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "347000,12625,347750,13375"
)
tg (CPTG
uid 43756,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 43757,0
va (VaSet
)
xt "339800,12500,346000,13500"
st "hsio_dst_rdy_i"
ju 2
blo "346000,13300"
)
)
thePort (LogicalPort
decl (Decl
n "hsio_dst_rdy_i"
t "std_logic"
o 10
)
)
)
]
shape (Rectangle
uid 17310,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "331000,3000,347000,16000"
)
oxt "15000,13000,35000,26000"
ttg (MlTextGroup
uid 17311,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*418 (Text
uid 17312,0
va (VaSet
font "helvetica,8,1"
)
xt "331450,6000,333150,7000"
st "hsio"
blo "331450,6800"
tm "BdLibraryNameMgr"
)
*419 (Text
uid 17313,0
va (VaSet
font "helvetica,8,1"
)
xt "331450,7000,340950,8000"
st "net_rx_packet_format"
blo "331450,7800"
tm "CptNameMgr"
)
*420 (Text
uid 17314,0
va (VaSet
font "helvetica,8,1"
)
xt "331450,8000,340050,9000"
st "Unetrxpacketformat"
blo "331450,8800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 17315,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 17316,0
text (MLText
uid 17317,0
va (VaSet
)
xt "334000,2000,334000,2000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*421 (Net
uid 17318,0
decl (Decl
n "net_sofb"
t "std_logic"
o 91
suid 365,0
)
declText (MLText
uid 17319,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*422 (Net
uid 17320,0
decl (Decl
n "net_eofb"
t "std_logic"
o 89
suid 366,0
)
declText (MLText
uid 17321,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*423 (Net
uid 17322,0
decl (Decl
n "net_src_rdyb"
t "std_logic"
o 93
suid 367,0
)
declText (MLText
uid 17323,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*424 (Net
uid 17324,0
decl (Decl
n "net_dst_rdyb"
t "std_logic"
o 87
suid 368,0
)
declText (MLText
uid 17325,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*425 (Net
uid 17326,0
decl (Decl
n "net_datab"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 85
suid 369,0
)
declText (MLText
uid 17327,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*426 (Net
uid 17400,0
decl (Decl
n "rx_src_mac"
t "std_logic_vector"
b "(47 downto 0)"
o 108
suid 371,0
)
declText (MLText
uid 17401,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*427 (PortIoIn
uid 17767,0
shape (CompositeShape
uid 17768,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 17769,0
sl 0
ro 270
xt "323000,62625,324500,63375"
)
(Line
uid 17770,0
sl 0
ro 270
xt "324500,63000,325000,63000"
pts [
"324500,63000"
"325000,63000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 17771,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 17772,0
va (VaSet
isHidden 1
)
xt "316500,62500,322000,63500"
st "macaddress_i"
ju 2
blo "322000,63300"
tm "WireNameMgr"
)
)
)
*428 (Net
uid 18713,0
decl (Decl
n "tx_dst_rdy_o"
t "std_logic"
o 61
suid 372,0
)
declText (MLText
uid 18714,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*429 (SaComponent
uid 19199,0
optionalChildren [
*430 (CptPort
uid 19139,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19140,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "356000,53625,356750,54375"
)
tg (CPTG
uid 19141,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 19142,0
va (VaSet
)
xt "354000,53500,355000,54500"
st "clk"
ju 2
blo "355000,54300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 13
suid 1,0
)
)
)
*431 (CptPort
uid 19143,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19144,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "356000,59625,356750,60375"
)
tg (CPTG
uid 19145,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 19146,0
va (VaSet
)
xt "349300,59500,355000,60500"
st "data_i : (15:0)"
ju 2
blo "355000,60300"
)
)
thePort (LogicalPort
decl (Decl
n "data_i"
t "std_logic_vector"
b "(15 downto 0)"
prec "-- input interface"
preAdd 0
o 1
suid 2,0
)
)
)
*432 (CptPort
uid 19151,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19152,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "356000,58625,356750,59375"
)
tg (CPTG
uid 19153,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 19154,0
va (VaSet
)
xt "351100,58500,355000,59500"
st "dst_rdy_o"
ju 2
blo "355000,59300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dst_rdy_o"
t "std_logic"
o 4
suid 4,0
)
)
)
*433 (CptPort
uid 19155,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19156,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "356000,57625,356750,58375"
)
tg (CPTG
uid 19157,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 19158,0
va (VaSet
)
xt "353100,57500,355000,58500"
st "eof_i"
ju 2
blo "355000,58300"
)
)
thePort (LogicalPort
decl (Decl
n "eof_i"
t "std_logic"
o 3
suid 5,0
)
)
)
*434 (CptPort
uid 19159,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19160,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "335250,59625,336000,60375"
)
tg (CPTG
uid 19161,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19162,0
va (VaSet
)
xt "337000,59500,343400,60500"
st "ll_data_o : (7:0)"
blo "337000,60300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ll_data_o"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- net client side (output) interface"
preAdd 0
o 8
suid 6,0
)
)
)
*435 (CptPort
uid 19163,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19164,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "335250,58625,336000,59375"
)
tg (CPTG
uid 19165,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19166,0
va (VaSet
)
xt "337000,58500,342000,59500"
st "ll_dst_rdy_i"
blo "337000,59300"
)
)
thePort (LogicalPort
decl (Decl
n "ll_dst_rdy_i"
t "std_logic"
o 11
suid 7,0
)
)
)
*436 (CptPort
uid 19167,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19168,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "335250,57625,336000,58375"
)
tg (CPTG
uid 19169,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19170,0
va (VaSet
)
xt "337000,57500,340100,58500"
st "ll_eof_o"
blo "337000,58300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ll_eof_o"
t "std_logic"
o 10
suid 8,0
)
)
)
*437 (CptPort
uid 19171,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19172,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "335250,56625,336000,57375"
)
tg (CPTG
uid 19173,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19174,0
va (VaSet
)
xt "337000,56500,340100,57500"
st "ll_sof_o"
blo "337000,57300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ll_sof_o"
t "std_logic"
o 9
suid 9,0
)
)
)
*438 (CptPort
uid 19175,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19176,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "335250,55625,336000,56375"
)
tg (CPTG
uid 19177,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19178,0
va (VaSet
)
xt "337000,55500,342200,56500"
st "ll_src_rdy_o"
blo "337000,56300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ll_src_rdy_o"
t "std_logic"
o 12
suid 10,0
)
)
)
*439 (CptPort
uid 19179,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19180,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "335250,63625,336000,64375"
)
tg (CPTG
uid 19181,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19182,0
va (VaSet
)
xt "337000,63500,344600,64500"
st "mac_dest_i : (47:0)"
blo "337000,64300"
)
)
thePort (LogicalPort
decl (Decl
n "mac_dest_i"
t "std_logic_vector"
b "(47 downto 0)"
prec "--data_length_i : in  std_logic_vector (15 downto 0);  -- HSIO length field"
preAdd 0
o 6
suid 11,0
)
)
)
*440 (CptPort
uid 19183,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19184,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "335250,62625,336000,63375"
)
tg (CPTG
uid 19185,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19186,0
va (VaSet
)
xt "337000,62500,345400,63500"
st "mac_source_i : (47:0)"
blo "337000,63300"
)
)
thePort (LogicalPort
decl (Decl
n "mac_source_i"
t "std_logic_vector"
b "(47 downto 0)"
posAdd 0
o 7
suid 12,0
)
)
)
*441 (CptPort
uid 19187,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19188,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "356000,52625,356750,53375"
)
tg (CPTG
uid 19189,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 19190,0
va (VaSet
)
xt "354000,52500,355000,53500"
st "rst"
ju 2
blo "355000,53300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 14
suid 13,0
)
)
)
*442 (CptPort
uid 19191,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19192,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "356000,56625,356750,57375"
)
tg (CPTG
uid 19193,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 19194,0
va (VaSet
)
xt "353100,56500,355000,57500"
st "sof_i"
ju 2
blo "355000,57300"
)
)
thePort (LogicalPort
decl (Decl
n "sof_i"
t "std_logic"
o 2
suid 14,0
)
)
)
*443 (CptPort
uid 19195,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19196,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "356000,55625,356750,56375"
)
tg (CPTG
uid 19197,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 19198,0
va (VaSet
)
xt "351500,55500,355000,56500"
st "src_rdy_i"
ju 2
blo "355000,56300"
)
)
thePort (LogicalPort
decl (Decl
n "src_rdy_i"
t "std_logic"
posAdd 0
o 5
suid 15,0
)
)
)
]
shape (Rectangle
uid 19200,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "336000,52000,356000,65000"
)
oxt "15000,14000,35000,26000"
ttg (MlTextGroup
uid 19201,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*444 (Text
uid 19202,0
va (VaSet
font "helvetica,8,1"
)
xt "341450,52000,343150,53000"
st "hsio"
blo "341450,52800"
tm "BdLibraryNameMgr"
)
*445 (Text
uid 19203,0
va (VaSet
font "helvetica,8,1"
)
xt "341450,53000,350950,54000"
st "net_tx_packet_format"
blo "341450,53800"
tm "CptNameMgr"
)
*446 (Text
uid 19204,0
va (VaSet
font "helvetica,8,1"
)
xt "341450,54000,347050,55000"
st "Utx_pkt_fmt"
blo "341450,54800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 19205,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 19206,0
text (MLText
uid 19207,0
va (VaSet
)
xt "336000,50000,336000,50000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*447 (Net
uid 20385,0
decl (Decl
n "dbg_state_o"
t "slv4"
o 34
suid 373,0
)
declText (MLText
uid 20386,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*448 (PortIoOut
uid 20399,0
shape (CompositeShape
uid 20400,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 20401,0
sl 0
ro 270
xt "355500,3625,357000,4375"
)
(Line
uid 20402,0
sl 0
ro 270
xt "355000,4000,355500,4000"
pts [
"355000,4000"
"355500,4000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 20403,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20404,0
va (VaSet
isHidden 1
)
xt "358000,3500,363300,4500"
st "dbg_state_o"
blo "358000,4300"
tm "WireNameMgr"
)
)
)
*449 (MWC
uid 22154,0
optionalChildren [
*450 (CptPort
uid 22163,0
optionalChildren [
*451 (Line
uid 22168,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "388000,1000,389000,1000"
pts [
"389000,1000"
"388000,1000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 22164,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "389000,625,389750,1375"
)
tg (CPTG
uid 22165,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 22166,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "851750,500,853250,1400"
st "din"
ju 2
blo "853250,1200"
)
s (Text
uid 22167,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "853250,1400,853250,1400"
ju 2
blo "853250,1400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 23
)
)
)
*452 (CptPort
uid 22169,0
optionalChildren [
*453 (Line
uid 22174,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "384000,1000,385000,1000"
pts [
"384000,1000"
"385000,1000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 22170,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "383250,625,384000,1375"
)
tg (CPTG
uid 22171,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22172,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "849250,500,851250,1400"
st "dout"
blo "849250,1200"
)
s (Text
uid 22173,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "849250,1400,849250,1400"
blo "849250,1400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 110
)
)
)
*454 (Grouping
uid 22175,0
optionalChildren [
*455 (CommentGraphic
uid 22177,0
shape (CustomPolygon
pts [
"388000,-1000"
"388000,3000"
"385000,1000"
"388000,-1000"
]
uid 22178,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "385000,-1000,388000,3000"
)
oxt "7000,6000,10000,10000"
)
*456 (CommentText
uid 22179,0
shape (Rectangle
uid 22180,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "385750,0,388000,2000"
)
oxt "7750,7000,10000,9000"
text (MLText
uid 22181,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "385875,550,387875,1450"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 22176,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "385000,-1000,388000,3000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 22155,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "384000,-1000,389000,3000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 22156,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*457 (Text
uid 22157,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "385350,2200,390850,3100"
st "moduleware"
blo "385350,2900"
)
*458 (Text
uid 22158,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "385350,3100,387350,4000"
st "buff"
blo "385350,3800"
)
*459 (Text
uid 22159,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "385350,3100,390850,4000"
st "Ubuffrxclk"
blo "385350,3800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 22160,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 22161,0
text (MLText
uid 22162,0
va (VaSet
font "courier,8,0"
)
xt "381000,-19700,381000,-19700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*460 (Net
uid 22228,0
decl (Decl
n "rxfrst"
t "std_logic"
o 110
suid 377,0
)
declText (MLText
uid 22229,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*461 (MWC
uid 22290,0
optionalChildren [
*462 (CptPort
uid 22299,0
optionalChildren [
*463 (Line
uid 22304,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "384000,47000,385000,47000"
pts [
"385000,47000"
"384000,47000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 22300,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "385000,46625,385750,47375"
)
tg (CPTG
uid 22301,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 22302,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "1617750,136666,1619250,137566"
st "din"
ju 2
blo "1619250,137366"
)
s (Text
uid 22303,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "1619250,137566,1619250,137566"
ju 2
blo "1619250,137566"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 26
)
)
)
*464 (CptPort
uid 22305,0
optionalChildren [
*465 (Line
uid 22310,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "380000,47000,381000,47000"
pts [
"380000,47000"
"381000,47000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 22306,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "379250,46625,380000,47375"
)
tg (CPTG
uid 22307,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22308,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "845250,46500,847250,47400"
st "dout"
blo "845250,47200"
)
s (Text
uid 22309,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "845250,47400,845250,47400"
blo "845250,47400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 147
)
)
)
*466 (Grouping
uid 22311,0
optionalChildren [
*467 (CommentGraphic
uid 22313,0
shape (CustomPolygon
pts [
"384000,45000"
"384000,49000"
"381000,47000"
"384000,45000"
]
uid 22314,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "381000,45000,384000,49000"
)
oxt "7000,6000,10000,10000"
)
*468 (CommentText
uid 22315,0
shape (Rectangle
uid 22316,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "381750,46000,384000,48000"
)
oxt "7750,7000,10000,9000"
text (MLText
uid 22317,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "381875,46550,383875,47450"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 22312,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "381000,45000,384000,49000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 22291,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "380000,45000,385000,49000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 22292,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*469 (Text
uid 22293,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "381350,44200,386850,45100"
st "moduleware"
blo "381350,44900"
)
*470 (Text
uid 22294,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "381350,45100,383350,46000"
st "buff"
blo "381350,45800"
)
*471 (Text
uid 22295,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "381350,45100,387350,46000"
st "Ubufftxfclk"
blo "381350,45800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 22296,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 22297,0
text (MLText
uid 22298,0
va (VaSet
font "courier,8,0"
)
xt "377000,26300,377000,26300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*472 (Net
uid 22318,0
decl (Decl
n "txfrst"
t "std_logic"
o 147
suid 378,0
)
declText (MLText
uid 22319,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*473 (PortIoOut
uid 24788,0
shape (CompositeShape
uid 24789,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 24790,0
sl 0
ro 270
xt "214500,193625,216000,194375"
)
(Line
uid 24791,0
sl 0
ro 270
xt "214000,194000,214500,194000"
pts [
"214000,194000"
"214500,194000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 24792,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24793,0
va (VaSet
isHidden 1
)
xt "217000,193500,224100,194500"
st "stat_word_usb_o"
blo "217000,194300"
tm "WireNameMgr"
)
)
)
*474 (PortIoOut
uid 24796,0
shape (CompositeShape
uid 24797,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 24798,0
sl 0
ro 270
xt "216500,-25375,218000,-24625"
)
(Line
uid 24799,0
sl 0
ro 270
xt "216000,-25000,216500,-25000"
pts [
"216000,-25000"
"216500,-25000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 24800,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24801,0
va (VaSet
isHidden 1
)
xt "219000,-25500,225900,-24500"
st "stat_word_sfa_o"
blo "219000,-24700"
tm "WireNameMgr"
)
)
)
*475 (Net
uid 24802,0
decl (Decl
n "stat_word_sfa_o"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 58
suid 381,0
)
declText (MLText
uid 24803,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*476 (Net
uid 24804,0
decl (Decl
n "stat_word_sfb_o"
t "std_logic_vector"
b "( 63 DOWNTO 0 )"
o 59
suid 382,0
)
declText (MLText
uid 24805,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*477 (PortIoOut
uid 24808,0
shape (CompositeShape
uid 24809,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 24810,0
sl 0
ro 270
xt "268500,119625,270000,120375"
)
(Line
uid 24811,0
sl 0
ro 270
xt "268000,120000,268500,120000"
pts [
"268000,120000"
"268500,120000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 24812,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24813,0
va (VaSet
isHidden 1
)
xt "271000,119500,277600,120500"
st "stat_word_cu_o"
blo "271000,120300"
tm "WireNameMgr"
)
)
)
*478 (Net
uid 24814,0
decl (Decl
n "stat_word_cu_o"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 57
suid 384,0
)
declText (MLText
uid 24815,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*479 (Net
uid 26090,0
decl (Decl
n "txll_eof_sfa"
t "std_logic"
o 156
suid 389,0
)
declText (MLText
uid 26091,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*480 (Net
uid 26092,0
decl (Decl
n "txll_src_rdy_sfa"
t "std_logic"
o 163
suid 390,0
)
declText (MLText
uid 26093,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*481 (Net
uid 26094,0
decl (Decl
n "txll_sof_sfa"
t "std_logic"
o 160
suid 391,0
)
declText (MLText
uid 26095,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*482 (Net
uid 26157,0
decl (Decl
n "mode_sfa"
t "std_logic"
o 83
suid 393,0
)
declText (MLText
uid 26158,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*483 (PortIoIn
uid 26175,0
shape (CompositeShape
uid 26176,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 26177,0
sl 0
ro 270
xt "112000,-17375,113500,-16625"
)
(Line
uid 26178,0
sl 0
ro 270
xt "113500,-17000,114000,-17000"
pts [
"113500,-17000"
"114000,-17000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 26179,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 26180,0
va (VaSet
isHidden 1
)
xt "104700,-17500,111000,-16500"
st "mode_copper_i"
ju 2
blo "111000,-16700"
tm "WireNameMgr"
)
)
)
*484 (PortIoIn
uid 26181,0
shape (CompositeShape
uid 26182,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 26183,0
sl 0
ro 270
xt "112000,-16375,113500,-15625"
)
(Line
uid 26184,0
sl 0
ro 270
xt "113500,-16000,114000,-16000"
pts [
"113500,-16000"
"114000,-16000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 26185,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 26186,0
va (VaSet
isHidden 1
)
xt "106000,-16500,111000,-15500"
st "mode_usb_i"
ju 2
blo "111000,-15700"
tm "WireNameMgr"
)
)
)
*485 (Net
uid 26199,0
decl (Decl
n "stat_word_usb_o"
t "std_logic_vector"
b "(63 downto 0)"
o 60
suid 395,0
)
declText (MLText
uid 26200,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*486 (Net
uid 28668,0
decl (Decl
n "txll_dst_rdy_sfa_int"
t "std_logic"
o 153
suid 399,0
)
declText (MLText
uid 28669,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*487 (SaComponent
uid 29127,0
optionalChildren [
*488 (CptPort
uid 29091,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29092,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "228000,-31375,228750,-30625"
)
tg (CPTG
uid 29093,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29094,0
va (VaSet
)
xt "225700,-31500,227000,-30500"
st "srci"
ju 2
blo "227000,-30700"
)
)
thePort (LogicalPort
decl (Decl
n "srci"
t "std_logic"
o 1
)
)
)
*489 (CptPort
uid 29095,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29096,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "228000,-30375,228750,-29625"
)
tg (CPTG
uid 29097,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29098,0
va (VaSet
)
xt "225600,-30500,227000,-29500"
st "sofi"
ju 2
blo "227000,-29700"
)
)
thePort (LogicalPort
decl (Decl
n "sofi"
t "std_logic"
o 2
)
)
)
*490 (CptPort
uid 29099,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29100,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "228000,-29375,228750,-28625"
)
tg (CPTG
uid 29101,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29102,0
va (VaSet
)
xt "225600,-29500,227000,-28500"
st "eofi"
ju 2
blo "227000,-28700"
)
)
thePort (LogicalPort
decl (Decl
n "eofi"
t "std_logic"
o 3
)
)
)
*491 (CptPort
uid 29103,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29104,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "228000,-33375,228750,-32625"
)
tg (CPTG
uid 29105,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29106,0
va (VaSet
)
xt "225300,-33500,227000,-32500"
st "dsto"
ju 2
blo "227000,-32700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dsto"
t "std_logic"
o 4
)
)
)
*492 (CptPort
uid 29107,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29108,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "219250,-31375,220000,-30625"
)
tg (CPTG
uid 29109,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29110,0
va (VaSet
)
xt "221000,-31500,222600,-30500"
st "srco"
blo "221000,-30700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "srco"
t "std_logic"
o 5
)
)
)
*493 (CptPort
uid 29111,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29112,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "219250,-30375,220000,-29625"
)
tg (CPTG
uid 29113,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29114,0
va (VaSet
)
xt "221000,-30500,222700,-29500"
st "sofo"
blo "221000,-29700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sofo"
t "std_logic"
o 6
)
)
)
*494 (CptPort
uid 29115,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29116,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "219250,-29375,220000,-28625"
)
tg (CPTG
uid 29117,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29118,0
va (VaSet
)
xt "221000,-29500,222700,-28500"
st "eofo"
blo "221000,-28700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "eofo"
t "std_logic"
o 7
)
)
)
*495 (CptPort
uid 29119,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29120,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "219250,-33375,220000,-32625"
)
tg (CPTG
uid 29121,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29122,0
va (VaSet
)
xt "221000,-33500,222400,-32500"
st "dsti"
blo "221000,-32700"
)
)
thePort (LogicalPort
decl (Decl
n "dsti"
t "std_logic"
o 8
)
)
)
*496 (CptPort
uid 29123,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29124,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "228000,-36375,228750,-35625"
)
tg (CPTG
uid 29125,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29126,0
va (VaSet
)
xt "226100,-36500,227000,-35500"
st "en"
ju 2
blo "227000,-35700"
)
)
thePort (LogicalPort
decl (Decl
n "en"
t "std_logic"
o 9
)
)
)
]
shape (Rectangle
uid 29128,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "220000,-37000,228000,-28000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 29129,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*497 (Text
uid 29130,0
va (VaSet
font "helvetica,8,1"
)
xt "222250,-27000,223950,-26000"
st "utils"
blo "222250,-26200"
tm "BdLibraryNameMgr"
)
*498 (Text
uid 29131,0
va (VaSet
font "helvetica,8,1"
)
xt "222250,-26000,225750,-25000"
st "ll_enbuff"
blo "222250,-25200"
tm "CptNameMgr"
)
*499 (Text
uid 29132,0
va (VaSet
font "helvetica,8,1"
)
xt "222250,-25000,227850,-24000"
st "Ullenbuf_sfa"
blo "222250,-24200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 29133,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 29134,0
text (MLText
uid 29135,0
va (VaSet
font "clean,8,0"
)
xt "224000,-33000,224000,-33000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*500 (SaComponent
uid 29172,0
optionalChildren [
*501 (CptPort
uid 29136,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29137,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "215250,134625,216000,135375"
)
tg (CPTG
uid 29138,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29139,0
va (VaSet
)
xt "217000,134500,218900,135500"
st "dstni"
blo "217000,135300"
)
)
thePort (LogicalPort
decl (Decl
n "dstni"
t "std_logic"
o 8
suid 1,0
)
)
)
*502 (CptPort
uid 29140,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29141,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "224000,134625,224750,135375"
)
tg (CPTG
uid 29142,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29143,0
va (VaSet
)
xt "221300,134500,223000,135500"
st "dsto"
ju 2
blo "223000,135300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dsto"
t "std_logic"
o 4
suid 2,0
)
)
)
*503 (CptPort
uid 29144,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29145,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "224000,130625,224750,131375"
)
tg (CPTG
uid 29146,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29147,0
va (VaSet
)
xt "222100,130500,223000,131500"
st "en"
ju 2
blo "223000,131300"
)
)
thePort (LogicalPort
decl (Decl
n "en"
t "std_logic"
o 9
suid 3,0
)
)
)
*504 (CptPort
uid 29148,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29149,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "224000,133625,224750,134375"
)
tg (CPTG
uid 29150,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29151,0
va (VaSet
)
xt "221600,133500,223000,134500"
st "eofi"
ju 2
blo "223000,134300"
)
)
thePort (LogicalPort
decl (Decl
n "eofi"
t "std_logic"
o 3
suid 4,0
)
)
)
*505 (CptPort
uid 29152,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29153,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "215250,133625,216000,134375"
)
tg (CPTG
uid 29154,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29155,0
va (VaSet
)
xt "217000,133500,219200,134500"
st "eofno"
blo "217000,134300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "eofno"
t "std_logic"
o 7
suid 5,0
)
)
)
*506 (CptPort
uid 29156,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29157,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "224000,132625,224750,133375"
)
tg (CPTG
uid 29158,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29159,0
va (VaSet
)
xt "221600,132500,223000,133500"
st "sofi"
ju 2
blo "223000,133300"
)
)
thePort (LogicalPort
decl (Decl
n "sofi"
t "std_logic"
o 2
suid 6,0
)
)
)
*507 (CptPort
uid 29160,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29161,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "215250,132625,216000,133375"
)
tg (CPTG
uid 29162,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29163,0
va (VaSet
)
xt "217000,132500,219200,133500"
st "sofno"
blo "217000,133300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sofno"
t "std_logic"
o 6
suid 7,0
)
)
)
*508 (CptPort
uid 29164,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29165,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "224000,131625,224750,132375"
)
tg (CPTG
uid 29166,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29167,0
va (VaSet
)
xt "221700,131500,223000,132500"
st "srci"
ju 2
blo "223000,132300"
)
)
thePort (LogicalPort
decl (Decl
n "srci"
t "std_logic"
o 1
suid 8,0
)
)
)
*509 (CptPort
uid 29168,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29169,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "215250,131625,216000,132375"
)
tg (CPTG
uid 29170,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29171,0
va (VaSet
)
xt "217000,131500,219100,132500"
st "srcno"
blo "217000,132300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "srcno"
t "std_logic"
o 5
suid 9,0
)
)
)
]
shape (Rectangle
uid 29173,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "216000,130000,224000,136000"
)
oxt "15000,20000,23000,26000"
ttg (MlTextGroup
uid 29174,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*510 (Text
uid 29175,0
va (VaSet
font "helvetica,8,1"
)
xt "219750,136000,221450,137000"
st "utils"
blo "219750,136800"
tm "BdLibraryNameMgr"
)
*511 (Text
uid 29176,0
va (VaSet
font "helvetica,8,1"
)
xt "219750,137000,224250,138000"
st "ll_enbuffn"
blo "219750,137800"
tm "CptNameMgr"
)
*512 (Text
uid 29177,0
va (VaSet
font "helvetica,8,1"
)
xt "219750,138000,225750,139000"
st "Ullenbuffn_cu"
blo "219750,138800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 29178,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 29179,0
text (MLText
uid 29180,0
va (VaSet
)
xt "0,13000,0,13000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*513 (SaComponent
uid 29428,0
optionalChildren [
*514 (CptPort
uid 29181,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29182,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "202000,120625,202750,121375"
)
tg (CPTG
uid 29183,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29184,0
sl 0
va (VaSet
)
xt "193400,120500,201000,121500"
st "RX_LL_CLOCK_0"
ju 2
blo "201000,121300"
)
)
thePort (LogicalPort
decl (Decl
n "RX_LL_CLOCK_0"
t "std_logic"
prec "-- Local link Receiver Interface - EMAC0"
preAdd 0
o 1
suid 1,0
)
)
)
*515 (CptPort
uid 29185,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29186,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "202000,121625,202750,122375"
)
tg (CPTG
uid 29187,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29188,0
sl 0
va (VaSet
)
xt "193500,121500,201000,122500"
st "RX_LL_RESET_0"
ju 2
blo "201000,122300"
)
)
thePort (LogicalPort
decl (Decl
n "RX_LL_RESET_0"
t "std_logic"
o 2
suid 2,0
)
)
)
*516 (CptPort
uid 29189,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29190,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "202000,116625,202750,117375"
)
tg (CPTG
uid 29191,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29192,0
sl 0
va (VaSet
)
xt "191700,116500,201000,117500"
st "RX_LL_DATA_0 : (7:0)"
ju 2
blo "201000,117300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RX_LL_DATA_0"
t "std_logic_vector"
b "(7 downto 0)"
o 3
suid 3,0
)
)
)
*517 (CptPort
uid 29193,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29194,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "202000,122625,202750,123375"
)
tg (CPTG
uid 29195,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29196,0
sl 0
va (VaSet
)
xt "193500,122500,201000,123500"
st "RX_LL_SOF_N_0"
ju 2
blo "201000,123300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RX_LL_SOF_N_0"
t "std_logic"
o 4
suid 4,0
)
)
)
*518 (CptPort
uid 29197,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29198,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "202000,123625,202750,124375"
)
tg (CPTG
uid 29199,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29200,0
sl 0
va (VaSet
)
xt "193500,123500,201000,124500"
st "RX_LL_EOF_N_0"
ju 2
blo "201000,124300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RX_LL_EOF_N_0"
t "std_logic"
o 5
suid 5,0
)
)
)
*519 (CptPort
uid 29201,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29202,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "202000,124625,202750,125375"
)
tg (CPTG
uid 29203,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29204,0
sl 0
va (VaSet
)
xt "191100,124500,201000,125500"
st "RX_LL_SRC_RDY_N_0"
ju 2
blo "201000,125300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RX_LL_SRC_RDY_N_0"
t "std_logic"
o 6
suid 6,0
)
)
)
*520 (CptPort
uid 29205,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29206,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "202000,125625,202750,126375"
)
tg (CPTG
uid 29207,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29208,0
sl 0
va (VaSet
)
xt "191300,125500,201000,126500"
st "RX_LL_DST_RDY_N_0"
ju 2
blo "201000,126300"
)
)
thePort (LogicalPort
decl (Decl
n "RX_LL_DST_RDY_N_0"
t "std_logic"
o 7
suid 7,0
)
)
)
*521 (CptPort
uid 29209,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29210,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "202000,98625,202750,99375"
)
tg (CPTG
uid 29211,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29212,0
sl 0
va (VaSet
)
xt "188400,98500,201000,99500"
st "RX_LL_FIFO_STATUS_0 : (3:0)"
ju 2
blo "201000,99300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RX_LL_FIFO_STATUS_0"
t "std_logic_vector"
b "(3 downto 0)"
posAdd 0
o 8
suid 8,0
)
)
)
*522 (CptPort
uid 29213,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29214,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "202000,129625,202750,130375"
)
tg (CPTG
uid 29215,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29216,0
sl 0
va (VaSet
)
xt "193600,129500,201000,130500"
st "TX_LL_CLOCK_0"
ju 2
blo "201000,130300"
)
)
thePort (LogicalPort
decl (Decl
n "TX_LL_CLOCK_0"
t "std_logic"
prec "-- Local link Transmitter Interface - EMAC0"
preAdd 0
o 9
suid 9,0
)
)
)
*523 (CptPort
uid 29217,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29218,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "202000,128625,202750,129375"
)
tg (CPTG
uid 29219,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29220,0
sl 0
va (VaSet
)
xt "193700,128500,201000,129500"
st "TX_LL_RESET_0"
ju 2
blo "201000,129300"
)
)
thePort (LogicalPort
decl (Decl
n "TX_LL_RESET_0"
t "std_logic"
o 10
suid 10,0
)
)
)
*524 (CptPort
uid 29221,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29222,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "202000,135625,202750,136375"
)
tg (CPTG
uid 29223,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29224,0
sl 0
va (VaSet
)
xt "191900,135500,201000,136500"
st "TX_LL_DATA_0 : (7:0)"
ju 2
blo "201000,136300"
)
)
thePort (LogicalPort
decl (Decl
n "TX_LL_DATA_0"
t "std_logic_vector"
b "(7 downto 0)"
o 11
suid 11,0
)
)
)
*525 (CptPort
uid 29225,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29226,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "202000,132625,202750,133375"
)
tg (CPTG
uid 29227,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29228,0
sl 0
va (VaSet
)
xt "193700,132500,201000,133500"
st "TX_LL_SOF_N_0"
ju 2
blo "201000,133300"
)
)
thePort (LogicalPort
decl (Decl
n "TX_LL_SOF_N_0"
t "std_logic"
o 12
suid 12,0
)
)
)
*526 (CptPort
uid 29229,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29230,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "202000,133625,202750,134375"
)
tg (CPTG
uid 29231,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29232,0
sl 0
va (VaSet
)
xt "193700,133500,201000,134500"
st "TX_LL_EOF_N_0"
ju 2
blo "201000,134300"
)
)
thePort (LogicalPort
decl (Decl
n "TX_LL_EOF_N_0"
t "std_logic"
o 13
suid 13,0
)
)
)
*527 (CptPort
uid 29233,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29234,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "202000,131625,202750,132375"
)
tg (CPTG
uid 29235,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29236,0
sl 0
va (VaSet
)
xt "191300,131500,201000,132500"
st "TX_LL_SRC_RDY_N_0"
ju 2
blo "201000,132300"
)
)
thePort (LogicalPort
decl (Decl
n "TX_LL_SRC_RDY_N_0"
t "std_logic"
o 14
suid 14,0
)
)
)
*528 (CptPort
uid 29237,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29238,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "202000,134625,202750,135375"
)
tg (CPTG
uid 29239,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29240,0
sl 0
va (VaSet
)
xt "191500,134500,201000,135500"
st "TX_LL_DST_RDY_N_0"
ju 2
blo "201000,135300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "TX_LL_DST_RDY_N_0"
t "std_logic"
posAdd 0
o 15
suid 15,0
)
)
)
*529 (CptPort
uid 29241,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29242,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "202000,101625,202750,102375"
)
tg (CPTG
uid 29243,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29244,0
sl 0
va (VaSet
)
xt "191100,101500,201000,102500"
st "EMAC0CLIENTRXDVLD"
ju 2
blo "201000,102300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTRXDVLD"
t "std_logic"
prec "-- Client Receiver Interface - EMAC0"
preAdd 0
o 16
suid 16,0
)
)
)
*530 (CptPort
uid 29245,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29246,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "202000,102625,202750,103375"
)
tg (CPTG
uid 29247,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29248,0
sl 0
va (VaSet
)
xt "188000,102500,201000,103500"
st "EMAC0CLIENTRXFRAMEDROP"
ju 2
blo "201000,103300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTRXFRAMEDROP"
t "std_logic"
o 17
suid 17,0
)
)
)
*531 (CptPort
uid 29249,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29250,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "202000,103625,202750,104375"
)
tg (CPTG
uid 29251,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29252,0
sl 0
va (VaSet
)
xt "188400,103500,201000,104500"
st "EMAC0CLIENTRXSTATS : (6:0)"
ju 2
blo "201000,104300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTRXSTATS"
t "std_logic_vector"
b "(6 downto 0)"
o 18
suid 18,0
)
)
)
*532 (CptPort
uid 29253,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29254,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "202000,104625,202750,105375"
)
tg (CPTG
uid 29255,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29256,0
sl 0
va (VaSet
)
xt "189100,104500,201000,105500"
st "EMAC0CLIENTRXSTATSVLD"
ju 2
blo "201000,105300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTRXSTATSVLD"
t "std_logic"
o 19
suid 19,0
)
)
)
*533 (CptPort
uid 29257,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29258,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "202000,105625,202750,106375"
)
tg (CPTG
uid 29259,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29260,0
sl 0
va (VaSet
)
xt "186900,105500,201000,106500"
st "EMAC0CLIENTRXSTATSBYTEVLD"
ju 2
blo "201000,106300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTRXSTATSBYTEVLD"
t "std_logic"
posAdd 0
o 20
suid 20,0
)
)
)
*534 (CptPort
uid 29261,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29262,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "170250,96625,171000,97375"
)
tg (CPTG
uid 29263,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29264,0
sl 0
va (VaSet
)
xt "172000,96500,186000,97500"
st "CLIENTEMAC0TXIFGDELAY : (7:0)"
blo "172000,97300"
)
)
thePort (LogicalPort
decl (Decl
n "CLIENTEMAC0TXIFGDELAY"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- Client Transmitter Interface - EMAC0"
preAdd 0
o 21
suid 21,0
)
)
)
*535 (CptPort
uid 29265,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29266,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "202000,106625,202750,107375"
)
tg (CPTG
uid 29267,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29268,0
sl 0
va (VaSet
)
xt "191000,106500,201000,107500"
st "EMAC0CLIENTTXSTATS"
ju 2
blo "201000,107300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTTXSTATS"
t "std_logic"
o 22
suid 22,0
)
)
)
*536 (CptPort
uid 29269,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29270,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "202000,107625,202750,108375"
)
tg (CPTG
uid 29271,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29272,0
sl 0
va (VaSet
)
xt "189300,107500,201000,108500"
st "EMAC0CLIENTTXSTATSVLD"
ju 2
blo "201000,108300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTTXSTATSVLD"
t "std_logic"
o 23
suid 23,0
)
)
)
*537 (CptPort
uid 29273,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29274,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "202000,108625,202750,109375"
)
tg (CPTG
uid 29275,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29276,0
sl 0
va (VaSet
)
xt "187100,108500,201000,109500"
st "EMAC0CLIENTTXSTATSBYTEVLD"
ju 2
blo "201000,109300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTTXSTATSBYTEVLD"
t "std_logic"
posAdd 0
o 24
suid 24,0
)
)
)
*538 (CptPort
uid 29277,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29278,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "170250,97625,171000,98375"
)
tg (CPTG
uid 29279,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29280,0
sl 0
va (VaSet
)
xt "172000,97500,183200,98500"
st "CLIENTEMAC0PAUSEREQ"
blo "172000,98300"
)
)
thePort (LogicalPort
decl (Decl
n "CLIENTEMAC0PAUSEREQ"
t "std_logic"
prec "-- MAC Control Interface - EMAC0"
preAdd 0
o 25
suid 25,0
)
)
)
*539 (CptPort
uid 29281,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29282,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "170250,98625,171000,99375"
)
tg (CPTG
uid 29283,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29284,0
sl 0
va (VaSet
)
xt "172000,98500,186000,99500"
st "CLIENTEMAC0PAUSEVAL : (15:0)"
blo "172000,99300"
)
)
thePort (LogicalPort
decl (Decl
n "CLIENTEMAC0PAUSEVAL"
t "std_logic_vector"
b "(15 downto 0)"
posAdd 0
o 26
suid 26,0
)
)
)
*540 (CptPort
uid 29285,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29286,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "170250,128625,171000,129375"
)
tg (CPTG
uid 29287,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29288,0
sl 0
va (VaSet
)
xt "172000,128500,176800,129500"
st "GTX_CLK_0"
blo "172000,129300"
)
)
thePort (LogicalPort
decl (Decl
n "GTX_CLK_0"
t "std_logic"
prec "-- Clock Signals - EMAC0"
preAdd 0
o 27
suid 27,0
)
)
)
*541 (CptPort
uid 29289,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29290,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "202000,113625,202750,114375"
)
tg (CPTG
uid 29291,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29292,0
sl 0
va (VaSet
)
xt "192700,113500,201000,114500"
st "RX_CLIENT_CLK_0"
ju 2
blo "201000,114300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RX_CLIENT_CLK_0"
t "std_logic"
o 28
suid 28,0
)
)
)
*542 (CptPort
uid 29293,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29294,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "202000,126625,202750,127375"
)
tg (CPTG
uid 29295,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29296,0
sl 0
va (VaSet
)
xt "192900,126500,201000,127500"
st "TX_CLIENT_CLK_0"
ju 2
blo "201000,127300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "TX_CLIENT_CLK_0"
t "std_logic"
posAdd 0
o 29
suid 29,0
)
)
)
*543 (CptPort
uid 29297,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29298,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "202000,77625,202750,78375"
)
tg (CPTG
uid 29299,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29300,0
sl 0
va (VaSet
)
xt "193300,77500,201000,78500"
st "GMII_TXD_0 : (7:0)"
ju 2
blo "201000,78300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "GMII_TXD_0"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- GMII Interface - EMAC0"
preAdd 0
o 30
suid 30,0
)
)
)
*544 (CptPort
uid 29301,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29302,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "202000,78625,202750,79375"
)
tg (CPTG
uid 29303,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29304,0
sl 0
va (VaSet
)
xt "194600,78500,201000,79500"
st "GMII_TX_EN_0"
ju 2
blo "201000,79300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "GMII_TX_EN_0"
t "std_logic"
o 31
suid 31,0
)
)
)
*545 (CptPort
uid 29305,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29306,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "202000,79625,202750,80375"
)
tg (CPTG
uid 29307,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29308,0
sl 0
va (VaSet
)
xt "194600,79500,201000,80500"
st "GMII_TX_ER_0"
ju 2
blo "201000,80300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "GMII_TX_ER_0"
t "std_logic"
o 32
suid 32,0
)
)
)
*546 (CptPort
uid 29309,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29310,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "202000,75625,202750,76375"
)
tg (CPTG
uid 29311,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29312,0
sl 0
va (VaSet
)
xt "194100,75500,201000,76500"
st "GMII_TX_CLK_0"
ju 2
blo "201000,76300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "GMII_TX_CLK_0"
t "std_logic"
o 33
suid 33,0
)
)
)
*547 (CptPort
uid 29313,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29314,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "170250,77625,171000,78375"
)
tg (CPTG
uid 29315,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29316,0
sl 0
va (VaSet
)
xt "172000,77500,179900,78500"
st "GMII_RXD_0 : (7:0)"
blo "172000,78300"
)
)
thePort (LogicalPort
decl (Decl
n "GMII_RXD_0"
t "std_logic_vector"
b "(7 downto 0)"
o 34
suid 34,0
)
)
)
*548 (CptPort
uid 29317,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29318,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "170250,78625,171000,79375"
)
tg (CPTG
uid 29319,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29320,0
sl 0
va (VaSet
)
xt "172000,78500,178600,79500"
st "GMII_RX_DV_0"
blo "172000,79300"
)
)
thePort (LogicalPort
decl (Decl
n "GMII_RX_DV_0"
t "std_logic"
o 35
suid 35,0
)
)
)
*549 (CptPort
uid 29321,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29322,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "170250,79625,171000,80375"
)
tg (CPTG
uid 29323,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29324,0
sl 0
va (VaSet
)
xt "172000,79500,178600,80500"
st "GMII_RX_ER_0"
blo "172000,80300"
)
)
thePort (LogicalPort
decl (Decl
n "GMII_RX_ER_0"
t "std_logic"
o 36
suid 36,0
)
)
)
*550 (CptPort
uid 29325,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29326,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "170250,80625,171000,81375"
)
tg (CPTG
uid 29327,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29328,0
sl 0
va (VaSet
)
xt "172000,80500,179100,81500"
st "GMII_RX_CLK_0"
blo "172000,81300"
)
)
thePort (LogicalPort
decl (Decl
n "GMII_RX_CLK_0"
t "std_logic"
o 37
suid 37,0
)
)
)
*551 (CptPort
uid 29329,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29330,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "170250,113625,171000,114375"
)
tg (CPTG
uid 29331,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29332,0
sl 0
va (VaSet
)
xt "172000,113500,175900,114500"
st "HOSTCLK"
blo "172000,114300"
)
)
thePort (LogicalPort
decl (Decl
n "HOSTCLK"
t "std_logic"
posAdd 0
o 53
suid 53,0
)
)
)
*552 (CptPort
uid 29333,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29334,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "170250,75625,171000,76375"
)
tg (CPTG
uid 29335,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29336,0
sl 0
va (VaSet
)
xt "172000,75500,175400,76500"
st "REFCLK"
blo "172000,76300"
)
)
thePort (LogicalPort
decl (Decl
n "REFCLK"
t "std_logic"
prec "-- Reference clock for RGMII IODELAYs"
preAdd 0
posAdd 0
o 54
suid 54,0
)
)
)
*553 (CptPort
uid 29337,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29338,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "170250,139625,171000,140375"
)
tg (CPTG
uid 29339,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29340,0
sl 0
va (VaSet
)
xt "172000,139500,174800,140500"
st "RESET"
blo "172000,140300"
)
)
thePort (LogicalPort
decl (Decl
n "RESET"
t "std_logic"
prec "-- *** mod end

-- Asynchronous Reset"
preAdd 0
o 61
suid 55,0
)
)
)
*554 (CptPort
uid 29341,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29342,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "170250,81625,171000,82375"
)
tg (CPTG
uid 29343,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29344,0
sl 0
va (VaSet
)
xt "172000,81500,177400,82500"
st "GMII_COL_0"
blo "172000,82300"
)
)
thePort (LogicalPort
decl (Decl
n "GMII_COL_0"
t "std_logic"
o 39
suid 62,0
)
)
)
*555 (CptPort
uid 29345,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29346,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "170250,82625,171000,83375"
)
tg (CPTG
uid 29347,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29348,0
sl 0
va (VaSet
)
xt "172000,82500,177500,83500"
st "GMII_CRS_0"
blo "172000,83300"
)
)
thePort (LogicalPort
decl (Decl
n "GMII_CRS_0"
t "std_logic"
posAdd 0
o 40
suid 63,0
)
)
)
*556 (CptPort
uid 29349,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29350,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "170250,89625,171000,90375"
)
tg (CPTG
uid 29351,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29352,0
sl 0
va (VaSet
)
xt "172000,89500,179500,90500"
st "HOSTADDR : (9:0)"
blo "172000,90300"
)
)
thePort (LogicalPort
decl (Decl
n "HOSTADDR"
t "std_logic_vector"
b "(9 downto 0)"
o 48
suid 64,0
)
)
)
*557 (CptPort
uid 29353,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29354,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "170250,85625,171000,86375"
)
tg (CPTG
uid 29355,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29356,0
sl 0
va (VaSet
)
xt "172000,85500,179400,86500"
st "HOSTEMAC1SEL"
blo "172000,86300"
)
)
thePort (LogicalPort
decl (Decl
n "HOSTEMAC1SEL"
t "std_logic"
o 52
suid 65,0
)
)
)
*558 (CptPort
uid 29357,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29358,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "170250,92625,171000,93375"
)
tg (CPTG
uid 29359,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29360,0
sl 0
va (VaSet
)
xt "172000,92500,178300,93500"
st "HOSTMIIMRDY"
blo "172000,93300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "HOSTMIIMRDY"
t "std_logic"
o 50
suid 66,0
)
)
)
*559 (CptPort
uid 29361,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29362,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "170250,86625,171000,87375"
)
tg (CPTG
uid 29363,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29364,0
sl 0
va (VaSet
)
xt "172000,86500,178200,87500"
st "HOSTMIIMSEL"
blo "172000,87300"
)
)
thePort (LogicalPort
decl (Decl
n "HOSTMIIMSEL"
t "std_logic"
o 47
suid 67,0
)
)
)
*560 (CptPort
uid 29365,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29366,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "170250,87625,171000,88375"
)
tg (CPTG
uid 29367,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29368,0
sl 0
va (VaSet
)
xt "172000,87500,180700,88500"
st "HOSTOPCODE : (1:0)"
blo "172000,88300"
)
)
thePort (LogicalPort
decl (Decl
n "HOSTOPCODE"
t "std_logic_vector"
b "(1 downto 0)"
prec "-- Generic Host Interface"
preAdd 0
o 45
suid 68,0
)
)
)
*561 (CptPort
uid 29369,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29370,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "170250,90625,171000,91375"
)
tg (CPTG
uid 29371,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29372,0
sl 0
va (VaSet
)
xt "172000,90500,181000,91500"
st "HOSTRDDATA : (31:0)"
blo "172000,91300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "HOSTRDDATA"
t "std_logic_vector"
b "(31 downto 0)"
o 51
suid 69,0
)
)
)
*562 (CptPort
uid 29373,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29374,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "170250,88625,171000,89375"
)
tg (CPTG
uid 29375,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29376,0
sl 0
va (VaSet
)
xt "172000,88500,176000,89500"
st "HOSTREQ"
blo "172000,89300"
)
)
thePort (LogicalPort
decl (Decl
n "HOSTREQ"
t "std_logic"
o 46
suid 70,0
)
)
)
*563 (CptPort
uid 29377,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29378,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "170250,91625,171000,92375"
)
tg (CPTG
uid 29379,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29380,0
sl 0
va (VaSet
)
xt "172000,91500,181100,92500"
st "HOSTWRDATA : (31:0)"
blo "172000,92300"
)
)
thePort (LogicalPort
decl (Decl
n "HOSTWRDATA"
t "std_logic_vector"
b "(31 downto 0)"
o 49
suid 71,0
)
)
)
*564 (CptPort
uid 29381,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29382,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "202000,88625,202750,89375"
)
tg (CPTG
uid 29383,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29384,0
sl 0
va (VaSet
)
xt "198100,88500,201000,89500"
st "MDC_0"
ju 2
blo "201000,89300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "MDC_0"
t "std_logic"
prec "-- MDIO Interface - EMAC0"
preAdd 0
o 41
suid 72,0
)
)
)
*565 (CptPort
uid 29385,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29386,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "202000,89625,202750,90375"
)
tg (CPTG
uid 29387,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29388,0
sl 0
va (VaSet
)
xt "197200,89500,201000,90500"
st "MDIO_0_I"
ju 2
blo "201000,90300"
)
)
thePort (LogicalPort
decl (Decl
n "MDIO_0_I"
t "std_logic"
o 42
suid 73,0
)
)
)
*566 (CptPort
uid 29389,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29390,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "202000,90625,202750,91375"
)
tg (CPTG
uid 29391,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29392,0
sl 0
va (VaSet
)
xt "196800,90500,201000,91500"
st "MDIO_0_O"
ju 2
blo "201000,91300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "MDIO_0_O"
t "std_logic"
o 43
suid 74,0
)
)
)
*567 (CptPort
uid 29393,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29394,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "202000,91625,202750,92375"
)
tg (CPTG
uid 29395,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29396,0
sl 0
va (VaSet
)
xt "197000,91500,201000,92500"
st "MDIO_0_T"
ju 2
blo "201000,92300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "MDIO_0_T"
t "std_logic"
posAdd 0
o 44
suid 75,0
)
)
)
*568 (CptPort
uid 29397,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29398,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "170250,83625,171000,84375"
)
tg (CPTG
uid 29399,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29400,0
sl 0
va (VaSet
)
xt "172000,83500,178300,84500"
st "MII_TX_CLK_0"
blo "172000,84300"
)
)
thePort (LogicalPort
decl (Decl
n "MII_TX_CLK_0"
t "std_logic"
o 38
suid 76,0
)
)
)
*569 (CptPort
uid 29401,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29402,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "202000,137625,202750,138375"
)
tg (CPTG
uid 29403,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29404,0
sl 0
va (VaSet
)
xt "195900,137500,201000,138500"
st "rx_overflow"
ju 2
blo "201000,138300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_overflow"
t "std_logic"
o 57
suid 77,0
)
)
)
*570 (CptPort
uid 29405,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29406,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "202000,138625,202750,139375"
)
tg (CPTG
uid 29407,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29408,0
sl 0
va (VaSet
)
xt "198500,138500,201000,139500"
st "tx_ack"
ju 2
blo "201000,139300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_ack"
t "std_logic"
o 58
suid 78,0
)
)
)
*571 (CptPort
uid 29409,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29410,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "202000,139625,202750,140375"
)
tg (CPTG
uid 29411,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29412,0
sl 0
va (VaSet
)
xt "196100,139500,201000,140500"
st "tx_collision"
ju 2
blo "201000,140300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_collision"
t "std_logic"
o 59
suid 79,0
)
)
)
*572 (CptPort
uid 29413,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29414,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "202000,140625,202750,141375"
)
tg (CPTG
uid 29415,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29416,0
sl 0
va (VaSet
)
xt "193600,140500,201000,141500"
st "tx_fifo_stat : (3:0)"
ju 2
blo "201000,141300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_fifo_stat"
t "std_logic_vector"
b "(3 DOWNTO 0)"
prec "-- *** mod start"
preAdd 0
o 55
suid 80,0
)
)
)
*573 (CptPort
uid 29417,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29418,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "202000,141625,202750,142375"
)
tg (CPTG
uid 29419,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29420,0
sl 0
va (VaSet
)
xt "195900,141500,201000,142500"
st "tx_overflow"
ju 2
blo "201000,142300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_overflow"
t "std_logic"
o 56
suid 81,0
)
)
)
*574 (CptPort
uid 29421,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29422,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "202000,142625,202750,143375"
)
tg (CPTG
uid 29423,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29424,0
sl 0
va (VaSet
)
xt "195500,142500,201000,143500"
st "tx_retransmit"
ju 2
blo "201000,143300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_retransmit"
t "std_logic"
posAdd 0
o 60
suid 82,0
)
)
)
*575 (CommentText
uid 29425,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 29426,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "198000,165000,213000,170000"
)
oxt "0,0,15000,5000"
text (MLText
uid 29427,0
va (VaSet
fg "0,0,32768"
)
xt "198200,165200,212800,169200"
st "
-------------------------------------------------------------------------------
-- The entity declaration for the local link design.
-------------------------------------------------------------------------------
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
included 1
excludeCommentLeader 1
)
]
shape (Rectangle
uid 29429,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "171000,72000,202000,156000"
)
oxt "15000,-49000,46000,35000"
ttg (MlTextGroup
uid 29430,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*576 (Text
uid 29431,0
va (VaSet
font "helvetica,8,1"
)
xt "171700,106000,177100,107000"
st "ethernet_v4"
blo "171700,106800"
tm "BdLibraryNameMgr"
)
*577 (Text
uid 29432,0
va (VaSet
font "helvetica,8,1"
)
xt "171700,107000,179300,108000"
st "eth_gmii_locallink"
blo "171700,107800"
tm "CptNameMgr"
)
*578 (Text
uid 29433,0
va (VaSet
font "helvetica,8,1"
)
xt "171700,108000,178100,109000"
st "Ugmii_locallink"
blo "171700,108800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 29434,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 29435,0
text (MLText
uid 29436,0
va (VaSet
)
xt "65000,72000,65000,72000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
selT 0
)
archFileType "UNKNOWN"
)
*579 (SaComponent
uid 29481,0
optionalChildren [
*580 (CptPort
uid 29437,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29438,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "236250,-6375,237000,-5625"
)
tg (CPTG
uid 29439,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29440,0
va (VaSet
)
xt "238000,-6500,242600,-5500"
st "rx_ll_clock"
blo "238000,-5700"
)
)
thePort (LogicalPort
decl (Decl
n "rx_ll_clock"
t "std_logic"
eolc "-- Input CLK from TRIMAC Reciever"
posAdd 0
o 1
suid 1,0
)
)
)
*581 (CptPort
uid 29441,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29442,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "236250,2625,237000,3375"
)
tg (CPTG
uid 29443,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29444,0
va (VaSet
)
xt "238000,2500,245900,3500"
st "rx_ll_data_in : (7:0)"
blo "238000,3300"
)
)
thePort (LogicalPort
decl (Decl
n "rx_ll_data_in"
t "std_logic_vector"
b "(7 downto 0)"
eolc "-- Input data"
preAdd 0
posAdd 0
o 3
suid 2,0
)
)
)
*582 (CptPort
uid 29445,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29446,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "256000,-6375,256750,-5625"
)
tg (CPTG
uid 29447,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29448,0
va (VaSet
)
xt "246600,-6500,255000,-5500"
st "rx_ll_data_out : (7:0)"
ju 2
blo "255000,-5700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_ll_data_out"
t "std_logic_vector"
b "(7 downto 0)"
eolc "-- Modified output data"
preAdd 0
posAdd 0
o 7
suid 3,0
)
)
)
*583 (CptPort
uid 29449,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29450,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "236250,625,237000,1375"
)
tg (CPTG
uid 29451,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29452,0
va (VaSet
)
xt "238000,500,245800,1500"
st "rx_ll_dst_rdy_in_n"
blo "238000,1300"
)
)
thePort (LogicalPort
decl (Decl
n "rx_ll_dst_rdy_in_n"
t "std_logic"
eolc "-- Input destination ready"
preAdd 0
posAdd 0
o 11
suid 4,0
)
)
)
*584 (CptPort
uid 29453,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29454,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "236250,-1375,237000,-625"
)
tg (CPTG
uid 29455,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29456,0
va (VaSet
)
xt "238000,-1500,244100,-500"
st "rx_ll_eof_in_n"
blo "238000,-700"
)
)
thePort (LogicalPort
decl (Decl
n "rx_ll_eof_in_n"
t "std_logic"
eolc "-- Input end of frame"
preAdd 0
posAdd 0
o 5
suid 5,0
)
)
)
*585 (CptPort
uid 29457,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29458,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "256000,-1375,256750,-625"
)
tg (CPTG
uid 29459,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29460,0
va (VaSet
)
xt "248400,-1500,255000,-500"
st "rx_ll_eof_out_n"
ju 2
blo "255000,-700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_ll_eof_out_n"
t "std_logic"
eolc "-- Output end of frame"
preAdd 0
posAdd 0
o 9
suid 6,0
)
)
)
*586 (CptPort
uid 29461,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29462,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "236250,-5375,237000,-4625"
)
tg (CPTG
uid 29463,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29464,0
va (VaSet
)
xt "238000,-5500,242500,-4500"
st "rx_ll_reset"
blo "238000,-4700"
)
)
thePort (LogicalPort
decl (Decl
n "rx_ll_reset"
t "std_logic"
eolc "-- Synchronous reset signal"
preAdd 0
posAdd 0
o 2
suid 7,0
)
)
)
*587 (CptPort
uid 29465,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29466,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "236250,-2375,237000,-1625"
)
tg (CPTG
uid 29467,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29468,0
va (VaSet
)
xt "238000,-2500,244100,-1500"
st "rx_ll_sof_in_n"
blo "238000,-1700"
)
)
thePort (LogicalPort
decl (Decl
n "rx_ll_sof_in_n"
t "std_logic"
eolc "-- Input start of frame"
preAdd 0
posAdd 0
o 4
suid 8,0
)
)
)
*588 (CptPort
uid 29469,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29470,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "256000,-2375,256750,-1625"
)
tg (CPTG
uid 29471,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29472,0
va (VaSet
)
xt "248400,-2500,255000,-1500"
st "rx_ll_sof_out_n"
ju 2
blo "255000,-1700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_ll_sof_out_n"
t "std_logic"
eolc "-- Output start of frame"
preAdd 0
posAdd 0
o 8
suid 9,0
)
)
)
*589 (CptPort
uid 29473,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29474,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "236250,-375,237000,375"
)
tg (CPTG
uid 29475,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29476,0
va (VaSet
)
xt "238000,-500,245700,500"
st "rx_ll_src_rdy_in_n"
blo "238000,300"
)
)
thePort (LogicalPort
decl (Decl
n "rx_ll_src_rdy_in_n"
t "std_logic"
eolc "-- Input source ready"
preAdd 0
posAdd 0
o 6
suid 10,0
)
)
)
*590 (CptPort
uid 29477,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29478,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "256000,-375,256750,375"
)
tg (CPTG
uid 29479,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29480,0
va (VaSet
)
xt "246800,-500,255000,500"
st "rx_ll_src_rdy_out_n"
ju 2
blo "255000,300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_ll_src_rdy_out_n"
t "std_logic"
eolc "-- Output source ready"
preAdd 0
posAdd 0
o 10
suid 11,0
)
)
)
]
shape (Rectangle
uid 29482,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "237000,-7000,256000,4000"
)
oxt "15000,18000,34000,26000"
ttg (MlTextGroup
uid 29483,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*591 (Text
uid 29484,0
va (VaSet
font "helvetica,8,1"
)
xt "243100,-5000,248500,-4000"
st "ethernet_v4"
blo "243100,-4200"
tm "BdLibraryNameMgr"
)
*592 (Text
uid 29485,0
va (VaSet
font "helvetica,8,1"
)
xt "243100,-4000,253900,-3000"
st "address_swap_module_8"
blo "243100,-3200"
tm "CptNameMgr"
)
*593 (Text
uid 29486,0
va (VaSet
font "helvetica,8,1"
)
xt "243100,-3000,245900,-2000"
st "Uasm1"
blo "243100,-2200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 29487,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 29488,0
text (MLText
uid 29489,0
va (VaSet
)
xt "-4000,-12000,-4000,-12000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*594 (SaComponent
uid 29498,0
optionalChildren [
*595 (CptPort
uid 29490,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29491,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "287000,152625,287750,153375"
)
tg (CPTG
uid 29492,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29493,0
va (VaSet
font "courier,8,0"
)
xt "285000,152550,286000,153450"
st "hi"
ju 2
blo "286000,153250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "hi"
t "std_logic"
preAdd 0
posAdd 0
o 1
suid 1,0
)
)
)
*596 (CptPort
uid 29494,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29495,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "287000,153625,287750,154375"
)
tg (CPTG
uid 29496,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29497,0
va (VaSet
font "courier,8,0"
)
xt "285000,153550,286000,154450"
st "lo"
ju 2
blo "286000,154250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "lo"
t "std_logic"
preAdd 0
posAdd 0
o 2
suid 2,0
)
)
)
]
shape (Rectangle
uid 29499,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "284000,152000,287000,155000"
)
oxt "17000,9000,20000,12000"
ttg (MlTextGroup
uid 29500,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*597 (Text
uid 29501,0
va (VaSet
font "courier,8,1"
)
xt "282600,154000,285100,154900"
st "utils"
blo "282600,154700"
tm "BdLibraryNameMgr"
)
*598 (Text
uid 29502,0
va (VaSet
font "courier,8,1"
)
xt "282600,154900,286100,155800"
st "m_power"
blo "282600,155600"
tm "CptNameMgr"
)
*599 (Text
uid 29503,0
va (VaSet
font "courier,8,1"
)
xt "282600,155800,286600,156700"
st "Um_power"
blo "282600,156500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 29504,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 29505,0
text (MLText
uid 29506,0
va (VaSet
font "courier,8,0"
)
xt "283500,144000,283500,144000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*600 (SaComponent
uid 29519,0
optionalChildren [
*601 (CptPort
uid 29507,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29508,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "139250,-42375,140000,-41625"
)
tg (CPTG
uid 29509,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29510,0
va (VaSet
font "courier,8,0"
)
xt "141000,-42450,142500,-41550"
st "rst"
blo "141000,-41750"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
preAdd 0
posAdd 0
o 2
suid 2,0
)
)
)
*602 (CptPort
uid 29511,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29512,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "155000,-44375,155750,-43625"
)
tg (CPTG
uid 29513,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29514,0
va (VaSet
font "courier,8,0"
)
xt "147000,-44450,154000,-43550"
st "quanta_tick_o"
ju 2
blo "154000,-43750"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "quanta_tick_o"
t "std_logic"
preAdd 0
posAdd 0
o 3
suid 3,0
)
)
)
*603 (CptPort
uid 43273,0
ps "OnEdgeStrategy"
shape (Triangle
uid 43274,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "139250,-41375,140000,-40625"
)
tg (CPTG
uid 43275,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 43276,0
va (VaSet
font "courier,8,0"
)
xt "141000,-41450,142500,-40550"
st "clk"
blo "141000,-40750"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
suid 5,0
)
)
)
]
shape (Rectangle
uid 29520,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "140000,-46000,155000,-36000"
)
oxt "22000,2000,37000,12000"
ttg (MlTextGroup
uid 29521,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*604 (Text
uid 29522,0
va (VaSet
font "courier,8,1"
)
xt "145250,-41900,151250,-41000"
st "ethernet_v4"
blo "145250,-41200"
tm "BdLibraryNameMgr"
)
*605 (Text
uid 29523,0
va (VaSet
font "courier,8,1"
)
xt "145250,-41000,153750,-40100"
st "PauseQuantaTimer"
blo "145250,-40300"
tm "CptNameMgr"
)
*606 (Text
uid 29524,0
va (VaSet
font "courier,8,1"
)
xt "145250,-40100,147250,-39200"
st "Upqt"
blo "145250,-39400"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 29525,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 29526,0
text (MLText
uid 29527,0
va (VaSet
font "courier,8,0"
)
xt "140000,-47000,140000,-47000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*607 (SaComponent
uid 29888,0
optionalChildren [
*608 (CptPort
uid 29532,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29533,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "172250,-51375,173000,-50625"
)
tg (CPTG
uid 29534,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29535,0
va (VaSet
font "courier,8,0"
)
xt "174000,-51450,178500,-50550"
st "REFCLK1_i"
blo "174000,-50750"
)
)
thePort (LogicalPort
decl (Decl
n "REFCLK1_i"
t "std_logic"
o 4
suid 214,0
)
)
)
*609 (CptPort
uid 29536,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29537,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "172250,-48375,173000,-47625"
)
tg (CPTG
uid 29538,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29539,0
va (VaSet
font "courier,8,0"
)
xt "174000,-48450,178500,-47550"
st "REFCLK2_i"
blo "174000,-47750"
)
)
thePort (LogicalPort
decl (Decl
n "REFCLK2_i"
t "std_logic"
o 3
suid 215,0
)
)
)
*610 (CptPort
uid 29540,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29541,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,-49375,204750,-48625"
)
tg (CPTG
uid 29542,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29543,0
va (VaSet
font "courier,8,0"
)
xt "191000,-49450,203000,-48550"
st "machost_addr_i : (10:0)"
ju 2
blo "203000,-48750"
)
)
thePort (LogicalPort
decl (Decl
n "machost_addr_i"
t "std_logic_vector"
b "(10 DOWNTO 0)"
o 2
suid 232,0
)
)
)
*611 (CptPort
uid 29544,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29545,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,-48375,204750,-47625"
)
tg (CPTG
uid 29546,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29547,0
va (VaSet
font "courier,8,0"
)
xt "191000,-48450,203000,-47550"
st "machost_data_i : (63:0)"
ju 2
blo "203000,-47750"
)
)
thePort (LogicalPort
decl (Decl
n "machost_data_i"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 1
suid 245,0
)
)
)
*612 (CptPort
uid 29548,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29549,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,-27375,204750,-26625"
)
tg (CPTG
uid 29550,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29551,0
va (VaSet
font "courier,8,0"
)
xt "193500,-27450,203000,-26550"
st "tx_data_i0 : (7:0)"
ju 2
blo "203000,-26750"
)
)
thePort (LogicalPort
decl (Decl
n "tx_data_i0"
t "std_logic_vector"
b "(7 DOWNTO 0)"
preAdd 0
o 12
suid 269,0
)
)
)
*613 (CptPort
uid 29552,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29553,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,-32375,204750,-31625"
)
tg (CPTG
uid 29554,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29555,0
va (VaSet
font "courier,8,0"
)
xt "195500,-32450,203000,-31550"
st "tx_fifo_clk_i0"
ju 2
blo "203000,-31750"
)
)
thePort (LogicalPort
decl (Decl
n "tx_fifo_clk_i0"
t "std_logic"
preAdd 0
o 27
suid 270,0
)
)
)
*614 (CptPort
uid 29556,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29557,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "172250,-39375,173000,-38625"
)
tg (CPTG
uid 29558,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29559,0
va (VaSet
font "courier,8,0"
)
xt "174000,-39450,177000,-38550"
st "rxp_i0"
blo "174000,-38750"
)
)
thePort (LogicalPort
decl (Decl
n "rxp_i0"
t "std_logic"
preAdd 0
posAdd 0
o 23
suid 271,0
)
)
)
*615 (CptPort
uid 29560,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29561,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "172250,-38375,173000,-37625"
)
tg (CPTG
uid 29562,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29563,0
va (VaSet
font "courier,8,0"
)
xt "174000,-38450,177000,-37550"
st "rxn_i0"
blo "174000,-37750"
)
)
thePort (LogicalPort
decl (Decl
n "rxn_i0"
t "std_logic"
preAdd 0
posAdd 0
o 21
suid 272,0
)
)
)
*616 (CptPort
uid 29564,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29565,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "172250,-2375,173000,-1625"
)
tg (CPTG
uid 29566,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29567,0
va (VaSet
font "courier,8,0"
)
xt "174000,-2450,177000,-1550"
st "rxp_i1"
blo "174000,-1750"
)
)
thePort (LogicalPort
decl (Decl
n "rxp_i1"
t "std_logic"
preAdd 0
posAdd 0
o 24
suid 273,0
)
)
)
*617 (CptPort
uid 29568,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29569,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "172250,-1375,173000,-625"
)
tg (CPTG
uid 29570,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29571,0
va (VaSet
font "courier,8,0"
)
xt "174000,-1450,177000,-550"
st "rxn_i1"
blo "174000,-750"
)
)
thePort (LogicalPort
decl (Decl
n "rxn_i1"
t "std_logic"
preAdd 0
posAdd 0
o 22
suid 274,0
)
)
)
*618 (CptPort
uid 29572,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29573,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,3625,204750,4375"
)
tg (CPTG
uid 29574,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29575,0
va (VaSet
font "courier,8,0"
)
xt "195500,3550,203000,4450"
st "tx_fifo_clk_i1"
ju 2
blo "203000,4250"
)
)
thePort (LogicalPort
decl (Decl
n "tx_fifo_clk_i1"
t "std_logic"
preAdd 0
o 28
suid 275,0
)
)
)
*619 (CptPort
uid 29576,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29577,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,9625,204750,10375"
)
tg (CPTG
uid 29578,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29579,0
va (VaSet
font "courier,8,0"
)
xt "193500,9550,203000,10450"
st "tx_data_i1 : (7:0)"
ju 2
blo "203000,10250"
)
)
thePort (LogicalPort
decl (Decl
n "tx_data_i1"
t "std_logic_vector"
b "(7 DOWNTO 0)"
preAdd 0
o 11
suid 276,0
)
)
)
*620 (CptPort
uid 29588,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29589,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "172250,-41375,173000,-40625"
)
tg (CPTG
uid 29590,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29591,0
va (VaSet
font "courier,8,0"
)
xt "174000,-41450,177000,-40550"
st "txp_o0"
blo "174000,-40750"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "txp_o0"
t "std_logic"
preAdd 0
posAdd 0
o 19
suid 279,0
)
)
)
*621 (CptPort
uid 29592,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29593,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "172250,-40375,173000,-39625"
)
tg (CPTG
uid 29594,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29595,0
va (VaSet
font "courier,8,0"
)
xt "174000,-40450,177000,-39550"
st "txn_o0"
blo "174000,-39750"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "txn_o0"
t "std_logic"
preAdd 0
posAdd 0
o 26
suid 280,0
)
)
)
*622 (CptPort
uid 29596,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29597,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,-34375,204750,-33625"
)
tg (CPTG
uid 29598,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29599,0
va (VaSet
font "courier,8,0"
)
xt "193500,-34450,203000,-33550"
st "rx_data_o0 : (7:0)"
ju 2
blo "203000,-33750"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_data_o0"
t "std_logic_vector"
b "(7 DOWNTO 0)"
preAdd 0
o 9
suid 282,0
)
)
)
*623 (CptPort
uid 29604,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29605,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,2625,204750,3375"
)
tg (CPTG
uid 29606,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29607,0
va (VaSet
font "courier,8,0"
)
xt "193500,2550,203000,3450"
st "rx_data_o1 : (7:0)"
ju 2
blo "203000,3250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_data_o1"
t "std_logic_vector"
b "(7 DOWNTO 0)"
preAdd 0
o 10
suid 284,0
)
)
)
*624 (CptPort
uid 29608,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29609,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "172250,-4375,173000,-3625"
)
tg (CPTG
uid 29610,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29611,0
va (VaSet
font "courier,8,0"
)
xt "174000,-4450,177000,-3550"
st "txp_o1"
blo "174000,-3750"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "txp_o1"
t "std_logic"
preAdd 0
posAdd 0
o 20
suid 285,0
)
)
)
*625 (CptPort
uid 29612,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29613,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "172250,-3375,173000,-2625"
)
tg (CPTG
uid 29614,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29615,0
va (VaSet
font "courier,8,0"
)
xt "174000,-3450,177000,-2550"
st "txn_o1"
blo "174000,-2750"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "txn_o1"
t "std_logic"
preAdd 0
posAdd 0
o 25
suid 286,0
)
)
)
*626 (CptPort
uid 29616,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29617,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "172250,-30375,173000,-29625"
)
tg (CPTG
uid 29618,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29619,0
va (VaSet
font "courier,8,0"
)
xt "174000,-30450,181500,-29550"
st "sfp_moddef1_o0"
blo "174000,-29750"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sfp_moddef1_o0"
t "std_logic"
o 41
suid 290,0
)
)
)
*627 (CptPort
uid 29620,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29621,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "172250,6625,173000,7375"
)
tg (CPTG
uid 29622,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29623,0
va (VaSet
font "courier,8,0"
)
xt "174000,6550,181500,7450"
st "sfp_moddef1_o1"
blo "174000,7250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sfp_moddef1_o1"
t "std_logic"
o 42
suid 291,0
)
)
)
*628 (CptPort
uid 29624,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29625,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,-13375,204750,-12625"
)
tg (CPTG
uid 29626,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29627,0
va (VaSet
font "courier,8,0"
)
xt "196000,-13450,203000,-12550"
st "machost_rd_i0"
ju 2
blo "203000,-12750"
)
)
thePort (LogicalPort
decl (Decl
n "machost_rd_i0"
t "std_logic"
o 46
suid 292,0
)
)
)
*629 (CptPort
uid 29628,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29629,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,-12375,204750,-11625"
)
tg (CPTG
uid 29630,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29631,0
va (VaSet
font "courier,8,0"
)
xt "196000,-12450,203000,-11550"
st "machost_wr_i0"
ju 2
blo "203000,-11750"
)
)
thePort (LogicalPort
decl (Decl
n "machost_wr_i0"
t "std_logic"
o 36
suid 293,0
)
)
)
*630 (CptPort
uid 29632,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29633,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,23625,204750,24375"
)
tg (CPTG
uid 29634,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29635,0
va (VaSet
font "courier,8,0"
)
xt "196000,23550,203000,24450"
st "machost_rd_i1"
ju 2
blo "203000,24250"
)
)
thePort (LogicalPort
decl (Decl
n "machost_rd_i1"
t "std_logic"
o 45
suid 294,0
)
)
)
*631 (CptPort
uid 29636,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29637,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,24625,204750,25375"
)
tg (CPTG
uid 29638,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29639,0
va (VaSet
font "courier,8,0"
)
xt "196000,24550,203000,25450"
st "machost_wr_i1"
ju 2
blo "203000,25250"
)
)
thePort (LogicalPort
decl (Decl
n "machost_wr_i1"
t "std_logic"
o 35
suid 295,0
)
)
)
*632 (CptPort
uid 29640,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29641,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,25625,204750,26375"
)
tg (CPTG
uid 29642,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29643,0
va (VaSet
font "courier,8,0"
)
xt "190500,25550,203000,26450"
st "machost_data_o1 : (63:0)"
ju 2
blo "203000,26250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "machost_data_o1"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 17
suid 296,0
)
)
)
*633 (CptPort
uid 29644,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29645,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,-11375,204750,-10625"
)
tg (CPTG
uid 29646,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29647,0
va (VaSet
font "courier,8,0"
)
xt "190500,-11450,203000,-10550"
st "machost_data_o0 : (63:0)"
ju 2
blo "203000,-10750"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "machost_data_o0"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 16
suid 297,0
)
)
)
*634 (CptPort
uid 29648,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29649,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,-38375,204750,-37625"
)
tg (CPTG
uid 29650,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29651,0
va (VaSet
font "courier,8,0"
)
xt "198500,-38450,203000,-37550"
st "rx_sof_o0"
ju 2
blo "203000,-37750"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_sof_o0"
t "std_logic"
o 74
suid 298,0
)
)
)
*635 (CptPort
uid 29652,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29653,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,-37375,204750,-36625"
)
tg (CPTG
uid 29654,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29655,0
va (VaSet
font "courier,8,0"
)
xt "198500,-37450,203000,-36550"
st "rx_eof_o0"
ju 2
blo "203000,-36750"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_eof_o0"
t "std_logic"
o 70
suid 299,0
)
)
)
*636 (CptPort
uid 29656,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29657,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,-36375,204750,-35625"
)
tg (CPTG
uid 29658,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29659,0
va (VaSet
font "courier,8,0"
)
xt "196000,-36450,203000,-35550"
st "rx_src_rdy_o0"
ju 2
blo "203000,-35750"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_src_rdy_o0"
t "std_logic"
o 69
suid 300,0
)
)
)
*637 (CptPort
uid 29660,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29661,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,-35375,204750,-34625"
)
tg (CPTG
uid 29662,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29663,0
va (VaSet
font "courier,8,0"
)
xt "196000,-35450,203000,-34550"
st "rx_dst_rdy_i0"
ju 2
blo "203000,-34750"
)
)
thePort (LogicalPort
decl (Decl
n "rx_dst_rdy_i0"
t "std_logic"
o 68
suid 301,0
)
)
)
*638 (CptPort
uid 29664,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29665,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,-24375,204750,-23625"
)
tg (CPTG
uid 29666,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29667,0
va (VaSet
font "courier,8,0"
)
xt "192500,-24450,203000,-23550"
st "mac_stat_o0 : (63:0)"
ju 2
blo "203000,-23750"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "mac_stat_o0"
t "std_logic_vector"
b "( 63 DOWNTO 0 )"
o 18
suid 302,0
)
)
)
*639 (CptPort
uid 29668,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29669,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,-25375,204750,-24625"
)
tg (CPTG
uid 29670,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29671,0
va (VaSet
font "courier,8,0"
)
xt "192000,-25450,203000,-24550"
st "stat_word_o0 : (63:0)"
ju 2
blo "203000,-24750"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "stat_word_o0"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 15
suid 303,0
)
)
)
*640 (CptPort
uid 29672,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29673,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,-19375,204750,-18625"
)
tg (CPTG
uid 29674,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29675,0
va (VaSet
font "courier,8,0"
)
xt "196500,-19450,203000,-18550"
st "led_txack_o0"
ju 2
blo "203000,-18750"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "led_txack_o0"
t "std_logic"
o 40
suid 305,0
)
)
)
*641 (CptPort
uid 29676,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29677,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,-18375,204750,-17625"
)
tg (CPTG
uid 29678,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29679,0
va (VaSet
font "courier,8,0"
)
xt "196000,-18450,203000,-17550"
st "led_linkup_o0"
ju 2
blo "203000,-17750"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "led_linkup_o0"
t "std_logic"
o 32
suid 306,0
)
)
)
*642 (CptPort
uid 29680,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29681,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,-17375,204750,-16625"
)
tg (CPTG
uid 29682,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29683,0
va (VaSet
font "courier,8,0"
)
xt "195000,-17450,203000,-16550"
st "led_rxdvalid_o0"
ju 2
blo "203000,-16750"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "led_rxdvalid_o0"
t "std_logic"
o 33
suid 307,0
)
)
)
*643 (CptPort
uid 29684,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29685,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,-16375,204750,-15625"
)
tg (CPTG
uid 29686,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29687,0
va (VaSet
font "courier,8,0"
)
xt "194500,-16450,203000,-15550"
st "led_rxfrmdrop_o0"
ju 2
blo "203000,-15750"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "led_rxfrmdrop_o0"
t "std_logic"
o 34
suid 308,0
)
)
)
*644 (CptPort
uid 29688,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29689,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "172250,-36375,173000,-35625"
)
tg (CPTG
uid 29690,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29691,0
va (VaSet
font "courier,8,0"
)
xt "174000,-36450,179500,-35550"
st "sfp_los_i0"
blo "174000,-35750"
)
)
thePort (LogicalPort
decl (Decl
n "sfp_los_i0"
t "std_logic"
o 31
suid 309,0
)
)
)
*645 (CptPort
uid 29692,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29693,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "172250,-31375,173000,-30625"
)
tg (CPTG
uid 29694,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29695,0
va (VaSet
font "courier,8,0"
)
xt "174000,-31450,181500,-30550"
st "sfp_moddef0_i0"
blo "174000,-30750"
)
)
thePort (LogicalPort
decl (Decl
n "sfp_moddef0_i0"
t "std_logic"
o 30
suid 310,0
)
)
)
*646 (CptPort
uid 29696,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29697,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "172250,-34375,173000,-33625"
)
tg (CPTG
uid 29698,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29699,0
va (VaSet
font "courier,8,0"
)
xt "174000,-34450,181500,-33550"
st "sfp_txfault_i0"
blo "174000,-33750"
)
)
thePort (LogicalPort
decl (Decl
n "sfp_txfault_i0"
t "std_logic"
o 29
suid 311,0
)
)
)
*647 (CptPort
uid 29708,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29709,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,4625,204750,5375"
)
tg (CPTG
uid 29710,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29711,0
va (VaSet
font "courier,8,0"
)
xt "198500,4550,203000,5450"
st "tx_sof_i1"
ju 2
blo "203000,5250"
)
)
thePort (LogicalPort
decl (Decl
n "tx_sof_i1"
t "std_logic"
o 63
suid 314,0
)
)
)
*648 (CptPort
uid 29716,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29717,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,5625,204750,6375"
)
tg (CPTG
uid 29718,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29719,0
va (VaSet
font "courier,8,0"
)
xt "198500,5550,203000,6450"
st "tx_eof_i1"
ju 2
blo "203000,6250"
)
)
thePort (LogicalPort
decl (Decl
n "tx_eof_i1"
t "std_logic"
o 65
suid 316,0
)
)
)
*649 (CptPort
uid 29720,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29721,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "172250,625,173000,1375"
)
tg (CPTG
uid 29722,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29723,0
va (VaSet
font "courier,8,0"
)
xt "174000,550,179500,1450"
st "sfp_los_i1"
blo "174000,1250"
)
)
thePort (LogicalPort
decl (Decl
n "sfp_los_i1"
t "std_logic"
o 47
suid 317,0
)
)
)
*650 (CptPort
uid 29724,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29725,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,6625,204750,7375"
)
tg (CPTG
uid 29726,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29727,0
va (VaSet
font "courier,8,0"
)
xt "196000,6550,203000,7450"
st "tx_src_rdy_i1"
ju 2
blo "203000,7250"
)
)
thePort (LogicalPort
decl (Decl
n "tx_src_rdy_i1"
t "std_logic"
o 66
suid 319,0
)
)
)
*651 (CptPort
uid 29728,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29729,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,7625,204750,8375"
)
tg (CPTG
uid 29730,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29731,0
va (VaSet
font "courier,8,0"
)
xt "196000,7550,203000,8450"
st "tx_dst_rdy_o1"
ju 2
blo "203000,8250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_dst_rdy_o1"
t "std_logic"
o 64
suid 320,0
)
)
)
*652 (CptPort
uid 29732,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29733,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,11625,204750,12375"
)
tg (CPTG
uid 29734,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29735,0
va (VaSet
font "courier,8,0"
)
xt "192000,11550,203000,12450"
st "stat_word_o1 : (63:0)"
ju 2
blo "203000,12250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "stat_word_o1"
t "std_logic_vector"
b "( 63 DOWNTO 0 )"
o 57
suid 321,0
)
)
)
*653 (CptPort
uid 29736,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29737,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,17625,204750,18375"
)
tg (CPTG
uid 29738,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29739,0
va (VaSet
font "courier,8,0"
)
xt "195000,17550,203000,18450"
st "led_rxdvalid_o1"
ju 2
blo "203000,18250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "led_rxdvalid_o1"
t "std_logic"
o 49
suid 322,0
)
)
)
*654 (CptPort
uid 29740,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29741,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,-1375,204750,-625"
)
tg (CPTG
uid 29742,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29743,0
va (VaSet
font "courier,8,0"
)
xt "198500,-1450,203000,-550"
st "rx_eof_o1"
ju 2
blo "203000,-750"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_eof_o1"
t "std_logic"
o 61
suid 323,0
)
)
)
*655 (CptPort
uid 29744,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29745,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "172250,2625,173000,3375"
)
tg (CPTG
uid 29746,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29747,0
va (VaSet
font "courier,8,0"
)
xt "174000,2550,181500,3450"
st "sfp_txfault_i1"
blo "174000,3250"
)
)
thePort (LogicalPort
decl (Decl
n "sfp_txfault_i1"
t "std_logic"
o 50
suid 324,0
)
)
)
*656 (CptPort
uid 29748,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29749,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,12625,204750,13375"
)
tg (CPTG
uid 29750,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29751,0
va (VaSet
font "courier,8,0"
)
xt "192500,12550,203000,13450"
st "mac_stat_o1 : (63:0)"
ju 2
blo "203000,13250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "mac_stat_o1"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 58
suid 325,0
)
)
)
*657 (CptPort
uid 29752,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29753,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "172250,5625,173000,6375"
)
tg (CPTG
uid 29754,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29755,0
va (VaSet
font "courier,8,0"
)
xt "174000,5550,181500,6450"
st "sfp_moddef0_i1"
blo "174000,6250"
)
)
thePort (LogicalPort
decl (Decl
n "sfp_moddef0_i1"
t "std_logic"
o 51
suid 326,0
)
)
)
*658 (CptPort
uid 29756,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29757,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,18625,204750,19375"
)
tg (CPTG
uid 29758,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29759,0
va (VaSet
font "courier,8,0"
)
xt "196500,18550,203000,19450"
st "led_txack_o1"
ju 2
blo "203000,19250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "led_txack_o1"
t "std_logic"
o 52
suid 327,0
)
)
)
*659 (CptPort
uid 29760,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29761,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "172250,1625,173000,2375"
)
tg (CPTG
uid 29762,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29763,0
va (VaSet
font "courier,8,0"
)
xt "174000,1550,182500,2450"
st "sfp_txdisable_o1"
blo "174000,2250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sfp_txdisable_o1"
t "std_logic"
o 53
suid 328,0
)
)
)
*660 (CptPort
uid 29764,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29765,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,19625,204750,20375"
)
tg (CPTG
uid 29766,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29767,0
va (VaSet
font "courier,8,0"
)
xt "196000,19550,203000,20450"
st "led_linkup_o1"
ju 2
blo "203000,20250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "led_linkup_o1"
t "std_logic"
o 54
suid 329,0
)
)
)
*661 (CptPort
uid 29768,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29769,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "172250,3625,173000,4375"
)
tg (CPTG
uid 29770,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29771,0
va (VaSet
font "courier,8,0"
)
xt "174000,3550,181500,4450"
st "sfp_ratesel_o1"
blo "174000,4250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sfp_ratesel_o1"
t "std_logic"
o 55
suid 330,0
)
)
)
*662 (CptPort
uid 29772,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29773,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,625,204750,1375"
)
tg (CPTG
uid 29774,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29775,0
va (VaSet
font "courier,8,0"
)
xt "196000,550,203000,1450"
st "rx_dst_rdy_i1"
ju 2
blo "203000,1250"
)
)
thePort (LogicalPort
decl (Decl
n "rx_dst_rdy_i1"
t "std_logic"
o 60
suid 331,0
)
)
)
*663 (CptPort
uid 29776,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29777,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,-375,204750,375"
)
tg (CPTG
uid 29778,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29779,0
va (VaSet
font "courier,8,0"
)
xt "196000,-450,203000,450"
st "rx_src_rdy_o1"
ju 2
blo "203000,250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_src_rdy_o1"
t "std_logic"
o 62
suid 332,0
)
)
)
*664 (CptPort
uid 29780,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29781,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,20625,204750,21375"
)
tg (CPTG
uid 29782,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29783,0
va (VaSet
font "courier,8,0"
)
xt "194500,20550,203000,21450"
st "led_rxfrmdrop_o1"
ju 2
blo "203000,21250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "led_rxfrmdrop_o1"
t "std_logic"
o 56
suid 333,0
)
)
)
*665 (CptPort
uid 29784,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29785,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,-2375,204750,-1625"
)
tg (CPTG
uid 29786,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29787,0
va (VaSet
font "courier,8,0"
)
xt "198500,-2450,203000,-1550"
st "rx_sof_o1"
ju 2
blo "203000,-1750"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_sof_o1"
t "std_logic"
o 59
suid 334,0
)
)
)
*666 (CptPort
uid 29788,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29789,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,-30375,204750,-29625"
)
tg (CPTG
uid 29790,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29791,0
va (VaSet
font "courier,8,0"
)
xt "198500,-30450,203000,-29550"
st "tx_sof_i0"
ju 2
blo "203000,-29750"
)
)
thePort (LogicalPort
decl (Decl
n "tx_sof_i0"
t "std_logic"
o 73
suid 335,0
)
)
)
*667 (CptPort
uid 29792,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29793,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,-29375,204750,-28625"
)
tg (CPTG
uid 29794,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29795,0
va (VaSet
font "courier,8,0"
)
xt "198500,-29450,203000,-28550"
st "tx_eof_i0"
ju 2
blo "203000,-28750"
)
)
thePort (LogicalPort
decl (Decl
n "tx_eof_i0"
t "std_logic"
o 71
suid 336,0
)
)
)
*668 (CptPort
uid 29796,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29797,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,-31375,204750,-30625"
)
tg (CPTG
uid 29798,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29799,0
va (VaSet
font "courier,8,0"
)
xt "196000,-31450,203000,-30550"
st "tx_src_rdy_i0"
ju 2
blo "203000,-30750"
)
)
thePort (LogicalPort
decl (Decl
n "tx_src_rdy_i0"
t "std_logic"
o 72
suid 337,0
)
)
)
*669 (CptPort
uid 29800,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29801,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,-33375,204750,-32625"
)
tg (CPTG
uid 29802,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29803,0
va (VaSet
font "courier,8,0"
)
xt "196000,-33450,203000,-32550"
st "tx_dst_rdy_o0"
ju 2
blo "203000,-32750"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_dst_rdy_o0"
t "std_logic"
o 67
suid 338,0
)
)
)
*670 (CptPort
uid 29804,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29805,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "172250,-35375,173000,-34625"
)
tg (CPTG
uid 29806,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29807,0
va (VaSet
font "courier,8,0"
)
xt "174000,-35450,182500,-34550"
st "sfp_txdisable_o0"
blo "174000,-34750"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sfp_txdisable_o0"
t "std_logic"
o 38
suid 339,0
)
)
)
*671 (CptPort
uid 29808,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29809,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "172250,-33375,173000,-32625"
)
tg (CPTG
uid 29810,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29811,0
va (VaSet
font "courier,8,0"
)
xt "174000,-33450,181500,-32550"
st "sfp_ratesel_o0"
blo "174000,-32750"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sfp_ratesel_o0"
t "std_logic"
o 37
suid 340,0
)
)
)
*672 (CptPort
uid 29812,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29813,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,-9375,204750,-8625"
)
tg (CPTG
uid 29814,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29815,0
va (VaSet
font "courier,8,0"
)
xt "194000,-9450,203000,-8550"
st "spare_o0 : (63:0)"
ju 2
blo "203000,-8750"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "spare_o0"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 75
suid 341,0
)
)
)
*673 (CptPort
uid 29816,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29817,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,27625,204750,28375"
)
tg (CPTG
uid 29818,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29819,0
va (VaSet
font "courier,8,0"
)
xt "194000,27550,203000,28450"
st "spare_o1 : (63:0)"
ju 2
blo "203000,28250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "spare_o1"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 77
suid 342,0
)
)
)
*674 (CptPort
uid 29820,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29821,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,-15375,204750,-14625"
)
tg (CPTG
uid 29822,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29823,0
va (VaSet
font "courier,8,0"
)
xt "195000,-15450,203000,-14550"
st "led_pausereq_o0"
ju 2
blo "203000,-14750"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "led_pausereq_o0"
t "std_logic"
o 39
suid 343,0
)
)
)
*675 (CptPort
uid 29824,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29825,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,21625,204750,22375"
)
tg (CPTG
uid 29826,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29827,0
va (VaSet
font "courier,8,0"
)
xt "195000,21550,203000,22450"
st "led_pausereq_o1"
ju 2
blo "203000,22250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "led_pausereq_o1"
t "std_logic"
o 48
suid 344,0
)
)
)
*676 (CptPort
uid 29828,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29829,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "172250,-44375,173000,-43625"
)
tg (CPTG
uid 29830,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29831,0
va (VaSet
font "courier,8,0"
)
xt "174000,-44450,184000,-43550"
st "quanta_timer_tick_i"
blo "174000,-43750"
)
)
thePort (LogicalPort
decl (Decl
n "quanta_timer_tick_i"
t "std_logic"
o 79
suid 345,0
)
)
)
*677 (CptPort
uid 29832,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29833,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,-8375,204750,-7625"
)
tg (CPTG
uid 29834,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29835,0
va (VaSet
font "courier,8,0"
)
xt "194000,-8450,203000,-7550"
st "spare_i0 : (63:0)"
ju 2
blo "203000,-7750"
)
)
thePort (LogicalPort
decl (Decl
n "spare_i0"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 76
suid 346,0
)
)
)
*678 (CptPort
uid 29836,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29837,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,28625,204750,29375"
)
tg (CPTG
uid 29838,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29839,0
va (VaSet
font "courier,8,0"
)
xt "194000,28550,203000,29450"
st "spare_i1 : (63:0)"
ju 2
blo "203000,29250"
)
)
thePort (LogicalPort
decl (Decl
n "spare_i1"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 78
suid 347,0
)
)
)
*679 (CptPort
uid 29840,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29841,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,-21375,204750,-20625"
)
tg (CPTG
uid 29842,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29843,0
va (VaSet
font "courier,8,0"
)
xt "195500,-21450,203000,-20550"
st "pause_clear_i0"
ju 2
blo "203000,-20750"
)
)
thePort (LogicalPort
decl (Decl
n "pause_clear_i0"
t "std_logic"
o 80
suid 352,0
)
)
)
*680 (CptPort
uid 29844,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29845,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,-22375,204750,-21625"
)
tg (CPTG
uid 29846,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29847,0
va (VaSet
font "courier,8,0"
)
xt "194500,-22450,203000,-21550"
st "pause_request_i0"
ju 2
blo "203000,-21750"
)
)
thePort (LogicalPort
decl (Decl
n "pause_request_i0"
t "std_logic"
o 81
suid 353,0
)
)
)
*681 (CptPort
uid 29848,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29849,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,15625,204750,16375"
)
tg (CPTG
uid 29850,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29851,0
va (VaSet
font "courier,8,0"
)
xt "195500,15550,203000,16450"
st "pause_clear_i1"
ju 2
blo "203000,16250"
)
)
thePort (LogicalPort
decl (Decl
n "pause_clear_i1"
t "std_logic"
o 82
suid 354,0
)
)
)
*682 (CptPort
uid 29852,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29853,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,14625,204750,15375"
)
tg (CPTG
uid 29854,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29855,0
va (VaSet
font "courier,8,0"
)
xt "194500,14550,203000,15450"
st "pause_request_i1"
ju 2
blo "203000,15250"
)
)
thePort (LogicalPort
decl (Decl
n "pause_request_i1"
t "std_logic"
o 83
suid 355,0
)
)
)
*683 (CptPort
uid 29856,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29857,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "172250,-54375,173000,-53625"
)
tg (CPTG
uid 29858,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29859,0
va (VaSet
font "courier,8,0"
)
xt "174000,-54450,178500,-53550"
st "hostclk_i"
blo "174000,-53750"
)
)
thePort (LogicalPort
decl (Decl
n "hostclk_i"
t "std_logic"
preAdd 0
posAdd 0
o 6
suid 359,0
)
)
)
*684 (CptPort
uid 29860,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29861,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "172250,17625,173000,18375"
)
tg (CPTG
uid 29862,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29863,0
va (VaSet
font "courier,8,0"
)
xt "174000,17550,181500,18450"
st "rx_fifo_clk_i0"
blo "174000,18250"
)
)
thePort (LogicalPort
decl (Decl
n "rx_fifo_clk_i0"
t "std_logic"
o 84
suid 361,0
)
)
)
*685 (CptPort
uid 29864,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29865,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "172250,22625,173000,23375"
)
tg (CPTG
uid 29866,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29867,0
va (VaSet
font "courier,8,0"
)
xt "174000,22550,181500,23450"
st "rx_fifo_clk_i1"
blo "174000,23250"
)
)
thePort (LogicalPort
decl (Decl
n "rx_fifo_clk_i1"
t "std_logic"
o 85
suid 362,0
)
)
)
*686 (CptPort
uid 29876,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29877,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "172250,-49375,173000,-48625"
)
tg (CPTG
uid 29878,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29879,0
va (VaSet
font "courier,8,0"
)
xt "174000,-49450,180000,-48550"
st "clk_25_50_i"
blo "174000,-48750"
)
)
thePort (LogicalPort
decl (Decl
n "clk_25_50_i"
t "std_logic"
preAdd 0
posAdd 0
o 5
suid 365,0
)
)
)
*687 (CptPort
uid 32866,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32867,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "172250,-25375,173000,-24625"
)
tg (CPTG
uid 32868,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 32869,0
va (VaSet
font "courier,8,0"
)
xt "174000,-25450,186000,-24550"
st "tx_ifg_delay_i0 : (7:0)"
blo "174000,-24750"
)
)
thePort (LogicalPort
decl (Decl
n "tx_ifg_delay_i0"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 13
suid 369,0
)
)
)
*688 (CptPort
uid 32870,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32871,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "172250,11625,173000,12375"
)
tg (CPTG
uid 32872,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 32873,0
va (VaSet
font "courier,8,0"
)
xt "174000,11550,186000,12450"
st "tx_ifg_delay_i1 : (7:0)"
blo "174000,12250"
)
)
thePort (LogicalPort
decl (Decl
n "tx_ifg_delay_i1"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 14
suid 370,0
)
)
)
*689 (CptPort
uid 33410,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33411,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,-40375,204750,-39625"
)
tg (CPTG
uid 33412,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33413,0
va (VaSet
font "courier,8,0"
)
xt "196500,-40450,203000,-39550"
st "resetdone_o0"
ju 2
blo "203000,-39750"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "resetdone_o0"
t "std_logic"
o 87
suid 375,0
)
)
)
*690 (CptPort
uid 33414,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33415,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,-5375,204750,-4625"
)
tg (CPTG
uid 33416,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33417,0
va (VaSet
font "courier,8,0"
)
xt "196500,-5450,203000,-4550"
st "resetdone_o1"
ju 2
blo "203000,-4750"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "resetdone_o1"
t "std_logic"
o 86
suid 374,0
)
)
)
*691 (CptPort
uid 33418,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33419,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "172250,18625,173000,19375"
)
tg (CPTG
uid 33420,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33421,0
va (VaSet
font "courier,8,0"
)
xt "174000,18550,181500,19450"
st "rx_ll_reset_i0"
blo "174000,19250"
)
)
thePort (LogicalPort
decl (Decl
n "rx_ll_reset_i0"
t "std_logic"
preAdd 0
posAdd 0
o 93
suid 376,0
)
)
)
*692 (CptPort
uid 33422,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33423,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "172250,23625,173000,24375"
)
tg (CPTG
uid 33424,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33425,0
va (VaSet
font "courier,8,0"
)
xt "174000,23550,181500,24450"
st "rx_ll_reset_i1"
blo "174000,24250"
)
)
thePort (LogicalPort
decl (Decl
n "rx_ll_reset_i1"
t "std_logic"
preAdd 0
posAdd 0
o 94
suid 377,0
)
)
)
*693 (CptPort
uid 33426,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33427,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "172250,19625,173000,20375"
)
tg (CPTG
uid 33428,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33429,0
va (VaSet
font "courier,8,0"
)
xt "174000,19550,180500,20450"
st "tx_ll_reset0"
blo "174000,20250"
)
)
thePort (LogicalPort
decl (Decl
n "tx_ll_reset0"
t "std_logic"
preAdd 0
posAdd 0
o 92
suid 372,0
)
)
)
*694 (CptPort
uid 33430,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33431,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "172250,24625,173000,25375"
)
tg (CPTG
uid 33432,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33433,0
va (VaSet
font "courier,8,0"
)
xt "174000,24550,180500,25450"
st "tx_ll_reset1"
blo "174000,25250"
)
)
thePort (LogicalPort
decl (Decl
n "tx_ll_reset1"
t "std_logic"
preAdd 0
posAdd 0
o 95
suid 373,0
)
)
)
*695 (CptPort
uid 33442,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33443,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "172250,-55375,173000,-54625"
)
tg (CPTG
uid 33444,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33445,0
va (VaSet
font "courier,8,0"
)
xt "174000,-55450,177000,-54550"
st "init_i"
blo "174000,-54750"
)
)
thePort (LogicalPort
decl (Decl
n "init_i"
t "std_logic"
preAdd 0
o 7
suid 378,0
)
)
)
*696 (CptPort
uid 35665,0
ps "OnEdgeStrategy"
shape (Triangle
uid 35666,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "172250,-28375,173000,-27625"
)
tg (CPTG
uid 35667,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 35668,0
va (VaSet
font "courier,8,0"
)
xt "174000,-28450,181500,-27550"
st "sfp_moddef2_i0"
blo "174000,-27750"
)
)
thePort (LogicalPort
decl (Decl
n "sfp_moddef2_i0"
t "std_logic"
o 43
suid 379,0
)
)
)
*697 (CptPort
uid 35669,0
ps "OnEdgeStrategy"
shape (Triangle
uid 35670,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "172250,8625,173000,9375"
)
tg (CPTG
uid 35671,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 35672,0
va (VaSet
font "courier,8,0"
)
xt "174000,8550,181500,9450"
st "sfp_moddef2_i1"
blo "174000,9250"
)
)
thePort (LogicalPort
decl (Decl
n "sfp_moddef2_i1"
t "std_logic"
o 44
suid 382,0
)
)
)
*698 (CptPort
uid 35673,0
ps "OnEdgeStrategy"
shape (Triangle
uid 35674,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "172250,-29375,173000,-28625"
)
tg (CPTG
uid 35675,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 35676,0
va (VaSet
font "courier,8,0"
)
xt "174000,-29450,181500,-28550"
st "sfp_moddef2_o0"
blo "174000,-28750"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sfp_moddef2_o0"
t "std_logic"
o 88
suid 380,0
)
)
)
*699 (CptPort
uid 35677,0
ps "OnEdgeStrategy"
shape (Triangle
uid 35678,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "172250,7625,173000,8375"
)
tg (CPTG
uid 35679,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 35680,0
va (VaSet
font "courier,8,0"
)
xt "174000,7550,181500,8450"
st "sfp_moddef2_o1"
blo "174000,8250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sfp_moddef2_o1"
t "std_logic"
o 89
suid 383,0
)
)
)
*700 (CptPort
uid 35681,0
ps "OnEdgeStrategy"
shape (Triangle
uid 35682,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "172250,-27375,173000,-26625"
)
tg (CPTG
uid 35683,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 35684,0
va (VaSet
font "courier,8,0"
)
xt "174000,-27450,182000,-26550"
st "sfp_moddef2_to0"
blo "174000,-26750"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sfp_moddef2_to0"
t "std_logic"
o 90
suid 381,0
)
)
)
*701 (CptPort
uid 35685,0
ps "OnEdgeStrategy"
shape (Triangle
uid 35686,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "172250,9625,173000,10375"
)
tg (CPTG
uid 35687,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 35688,0
va (VaSet
font "courier,8,0"
)
xt "174000,9550,182000,10450"
st "sfp_moddef2_to1"
blo "174000,10250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sfp_moddef2_to1"
t "std_logic"
o 91
suid 384,0
)
)
)
*702 (CptPort
uid 37820,0
ps "OnEdgeStrategy"
shape (Triangle
uid 37821,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "172250,-53375,173000,-52625"
)
tg (CPTG
uid 37822,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 37823,0
va (VaSet
font "courier,8,0"
)
xt "174000,-53450,180500,-52550"
st "host_reset_i"
blo "174000,-52750"
)
)
thePort (LogicalPort
decl (Decl
n "host_reset_i"
t "std_logic"
preAdd 0
o 8
suid 385,0
)
)
)
]
shape (Rectangle
uid 29889,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "173000,-56000,204000,34000"
)
oxt "40000,60000,71000,148000"
ttg (MlTextGroup
uid 29890,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*703 (Text
uid 29891,0
va (VaSet
font "courier,8,1"
)
xt "182850,-42000,188850,-41100"
st "ethernet_v4"
blo "182850,-41300"
tm "BdLibraryNameMgr"
)
*704 (Text
uid 29892,0
va (VaSet
font "courier,8,1"
)
xt "182850,-41100,192850,-40200"
st "EthernetInterface2X"
blo "182850,-40400"
tm "CptNameMgr"
)
*705 (Text
uid 29893,0
va (VaSet
font "courier,8,1"
)
xt "182850,-40200,188350,-39300"
st "Ueth_sf_2x"
blo "182850,-39500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 29894,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 29895,0
text (MLText
uid 29896,0
va (VaSet
font "courier,8,0"
)
xt "178000,-115000,178000,-115000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*706 (Net
uid 32010,0
decl (Decl
n "clk"
t "std_logic"
preAdd 0
o 1
suid 401,0
)
declText (MLText
uid 32011,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*707 (Net
uid 32449,0
decl (Decl
n "usb_clk"
t "std_logic"
preAdd 0
posAdd 0
o 29
suid 404,0
)
declText (MLText
uid 32450,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*708 (Net
uid 32451,0
decl (Decl
n "usb_rst"
t "std_logic"
preAdd 0
posAdd 0
o 30
suid 405,0
)
declText (MLText
uid 32452,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*709 (Net
uid 32906,0
decl (Decl
n "tx_ifg_delay0"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 141
suid 408,0
)
declText (MLText
uid 32907,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*710 (Net
uid 32908,0
decl (Decl
n "tx_ifg_delay1"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 142
suid 409,0
)
declText (MLText
uid 32909,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*711 (MWC
uid 33343,0
optionalChildren [
*712 (CptPort
uid 33352,0
optionalChildren [
*713 (Line
uid 33356,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "330000,-33000,331000,-33000"
pts [
"331000,-33000"
"330000,-33000"
]
)
*714 (Property
uid 33357,0
pclass "_MW_GEOM_"
pname "fixed"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 33353,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "331000,-33375,331750,-32625"
)
tg (CPTG
uid 33354,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33355,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "332219,-33658,334219,-32758"
st "dout"
ju 2
blo "334219,-32958"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
preAdd 0
posAdd 0
o 45
)
)
)
*715 (CptPort
uid 33358,0
optionalChildren [
*716 (Line
uid 33362,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "325000,-34000,326000,-34000"
pts [
"325000,-34000"
"326000,-34000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 33359,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "324250,-34375,325000,-33625"
)
tg (CPTG
uid 33360,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33361,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "321885,-34706,323885,-33806"
st "din0"
blo "321885,-34006"
)
)
thePort (LogicalPort
decl (Decl
n "din0"
t "std_logic"
o 78
)
)
)
*717 (CptPort
uid 33363,0
optionalChildren [
*718 (Line
uid 33367,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "325000,-32000,326000,-32000"
pts [
"325000,-32000"
"326000,-32000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 33364,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "324250,-32375,325000,-31625"
)
tg (CPTG
uid 33365,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33366,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "322000,-32300,324000,-31400"
st "din1"
blo "322000,-31600"
)
)
thePort (LogicalPort
decl (Decl
n "din1"
t "std_logic"
o 79
)
)
)
*719 (CommentGraphic
uid 33368,0
optionalChildren [
*720 (Property
uid 33370,0
pclass "_MW_GEOM_"
pname "expand"
ptn "String"
)
]
shape (PolyLine2D
pts [
"326000,-31000"
"326000,-31000"
]
uid 33369,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "326000,-31000,326000,-31000"
)
oxt "7000,10000,7000,10000"
)
*721 (CommentGraphic
uid 33371,0
optionalChildren [
*722 (Property
uid 33373,0
pclass "_MW_GEOM_"
pname "expand"
ptn "String"
)
]
shape (PolyLine2D
pts [
"326000,-35000"
"326000,-35000"
]
uid 33372,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "326000,-35000,326000,-35000"
)
oxt "7000,6000,7000,6000"
)
*723 (Grouping
uid 33374,0
optionalChildren [
*724 (CommentGraphic
uid 33376,0
shape (PolyLine2D
pts [
"328000,-31000"
"326000,-31000"
"326000,-35000"
"328000,-35000"
]
uid 33377,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "326000,-35000,328000,-31000"
)
oxt "7000,6000,9000,10000"
)
*725 (CommentGraphic
uid 33378,0
shape (Arc2D
pts [
"328000,-35000"
"330000,-33000"
"328000,-31000"
]
uid 33379,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "328000,-35000,330000,-31000"
)
oxt "9000,6000,11000,10000"
)
]
shape (GroupingShape
uid 33375,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "326000,-35000,330000,-31000"
)
oxt "7000,6000,11000,10000"
)
]
shape (Rectangle
uid 33344,0
va (VaSet
vasetType 1
transparent 1
fg "65535,65535,65535"
lineWidth -1
)
xt "325000,-35000,331000,-31000"
fos 1
)
showPorts 0
oxt "6000,6000,12000,10000"
ttg (MlTextGroup
uid 33345,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*726 (Text
uid 33346,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "326500,-32400,332000,-31500"
st "moduleware"
blo "326500,-31700"
)
*727 (Text
uid 33347,0
va (VaSet
font "courier,8,0"
)
xt "326500,-31500,328000,-30600"
st "and"
blo "326500,-30800"
)
*728 (Text
uid 33348,0
va (VaSet
font "courier,8,0"
)
xt "326500,-30600,328000,-29700"
st "U_0"
blo "326500,-29900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 33349,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 33350,0
text (MLText
uid 33351,0
va (VaSet
font "courier,8,0"
)
xt "310000,-44100,310000,-44100"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
de 2
visOptions (mwParamsVisibilityOptions
)
)
*729 (PortIoOut
uid 33380,0
shape (CompositeShape
uid 33381,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 33382,0
sl 0
ro 270
xt "340500,-33375,342000,-32625"
)
(Line
uid 33383,0
sl 0
ro 270
xt "340000,-33000,340500,-33000"
pts [
"340000,-33000"
"340500,-33000"
]
)
]
)
sf 1
tg (WTG
uid 33384,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 33385,0
va (VaSet
font "courier,8,0"
)
xt "343000,-33450,349000,-32550"
st "init_done_o"
blo "343000,-32750"
tm "WireNameMgr"
)
)
)
*730 (Net
uid 33404,0
decl (Decl
n "initdone0"
t "std_logic"
o 78
suid 411,0
)
declText (MLText
uid 33405,0
va (VaSet
isHidden 1
font "courier,8,0"
)
)
)
*731 (Net
uid 33406,0
decl (Decl
n "initdone1"
t "std_logic"
o 79
suid 412,0
)
declText (MLText
uid 33407,0
va (VaSet
isHidden 1
font "courier,8,0"
)
)
)
*732 (Net
uid 33408,0
decl (Decl
n "init_i"
t "std_logic"
o 13
suid 413,0
)
declText (MLText
uid 33409,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*733 (Net
uid 33462,0
decl (Decl
n "init_done_o"
t "std_logic"
preAdd 0
posAdd 0
o 45
suid 416,0
)
declText (MLText
uid 33463,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*734 (Net
uid 35919,0
lang 2
decl (Decl
n "ibfi_moddef2_o"
t "std_logic_vector"
b "(1 downto 0)"
eolc "--GPIO_18  IB09 net: IB09 Net: CD_FO_SCLK1 (SCL)"
preAdd 0
posAdd 0
o 40
suid 424,0
)
declText (MLText
uid 35920,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*735 (Net
uid 35921,0
lang 2
decl (Decl
n "ibfi_moddef2_i"
t "std_logic_vector"
b "(1 downto 0)"
eolc "--GPIO_19  IB09 net: IB09 Net: CD_FO_SDAT1 (SDA)"
preAdd 0
posAdd 0
o 10
suid 425,0
)
declText (MLText
uid 35922,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*736 (Net
uid 35923,0
lang 2
decl (Decl
n "ibfi_moddef2_to"
t "std_logic_vector"
b "(1 downto 0)"
eolc "--GPIO_18  IB09 net: IB09 Net: CD_FO_SCLK1 (SCL)"
preAdd 0
posAdd 0
o 41
suid 426,0
)
declText (MLText
uid 35924,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*737 (PortIoIn
uid 35949,0
shape (CompositeShape
uid 35950,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 35951,0
sl 0
ro 270
xt "114000,-30375,115500,-29625"
)
(Line
uid 35952,0
sl 0
ro 270
xt "115500,-30000,116000,-30000"
pts [
"115500,-30000"
"116000,-30000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 35953,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 35954,0
va (VaSet
isHidden 1
)
xt "106800,-30500,113000,-29500"
st "ibfi_moddef2_i"
ju 2
blo "113000,-29700"
tm "WireNameMgr"
)
)
)
*738 (PortIoOut
uid 35967,0
shape (CompositeShape
uid 35968,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 35969,0
sl 0
ro 90
xt "114000,-29375,115500,-28625"
)
(Line
uid 35970,0
sl 0
ro 90
xt "115500,-29000,116000,-29000"
pts [
"116000,-29000"
"115500,-29000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 35971,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 35972,0
va (VaSet
isHidden 1
)
xt "106500,-29500,113000,-28500"
st "ibfi_moddef2_o"
ju 2
blo "113000,-28700"
tm "WireNameMgr"
)
)
)
*739 (PortIoOut
uid 35973,0
shape (CompositeShape
uid 35974,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 35975,0
sl 0
ro 90
xt "114000,-28375,115500,-27625"
)
(Line
uid 35976,0
sl 0
ro 90
xt "115500,-28000,116000,-28000"
pts [
"116000,-28000"
"115500,-28000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 35977,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 35978,0
va (VaSet
isHidden 1
)
xt "106200,-28500,113000,-27500"
st "ibfi_moddef2_to"
ju 2
blo "113000,-27700"
tm "WireNameMgr"
)
)
)
*740 (PortIoOut
uid 35987,0
shape (CompositeShape
uid 35988,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 35989,0
sl 0
ro 270
xt "217500,91625,219000,92375"
)
(Line
uid 35990,0
sl 0
ro 270
xt "217000,92000,217500,92000"
pts [
"217000,92000"
"217500,92000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 35991,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 35992,0
va (VaSet
isHidden 1
)
xt "220000,91500,225200,92500"
st "marv_md_to"
blo "220000,92300"
tm "WireNameMgr"
)
)
)
*741 (PortIoOut
uid 35993,0
shape (CompositeShape
uid 35994,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 35995,0
sl 0
ro 270
xt "217500,90625,219000,91375"
)
(Line
uid 35996,0
sl 0
ro 270
xt "217000,91000,217500,91000"
pts [
"217000,91000"
"217500,91000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 35997,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 35998,0
va (VaSet
isHidden 1
)
xt "220000,90500,224400,91500"
st "marv_md_o"
blo "220000,91300"
tm "WireNameMgr"
)
)
)
*742 (Net
uid 35999,0
decl (Decl
n "marv_md_i"
t "std_logic"
eolc "-- ETH_MDIO"
preAdd 0
posAdd 0
o 16
suid 427,0
)
declText (MLText
uid 36000,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*743 (Net
uid 36001,0
decl (Decl
n "marv_md_o"
t "std_logic"
eolc "-- ETH_MDIO"
preAdd 0
posAdd 0
o 49
suid 428,0
)
declText (MLText
uid 36002,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*744 (Net
uid 36003,0
decl (Decl
n "marv_md_to"
t "std_logic"
eolc "-- ETH_MDIO"
preAdd 0
posAdd 0
o 50
suid 429,0
)
declText (MLText
uid 36004,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*745 (PortIoIn
uid 36005,0
shape (CompositeShape
uid 36006,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 36007,0
sl 0
ro 90
xt "217500,89625,219000,90375"
)
(Line
uid 36008,0
sl 0
ro 90
xt "217000,90000,217500,90000"
pts [
"217500,90000"
"217000,90000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 36009,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 36010,0
va (VaSet
isHidden 1
)
xt "220000,89500,224100,90500"
st "marv_md_i"
blo "220000,90300"
tm "WireNameMgr"
)
)
)
*746 (MWC
uid 36474,0
optionalChildren [
*747 (CptPort
uid 36483,0
optionalChildren [
*748 (Line
uid 36488,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "322000,34000,323000,34000"
pts [
"322000,34000"
"323000,34000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 36484,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "321250,33625,322000,34375"
)
tg (CPTG
uid 36485,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 36486,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "319000,33500,320500,34400"
st "din"
blo "319000,34200"
)
s (Text
uid 36487,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "319000,34400,319000,34400"
blo "319000,34400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 162
)
)
)
*749 (CptPort
uid 36489,0
optionalChildren [
*750 (Line
uid 36494,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "326000,34000,327000,34000"
pts [
"327000,34000"
"326000,34000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 36490,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "327000,33625,327750,34375"
)
tg (CPTG
uid 36491,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 36492,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "328000,33500,330000,34400"
st "dout"
ju 2
blo "330000,34200"
)
s (Text
uid 36493,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "330000,34400,330000,34400"
ju 2
blo "330000,34400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 75
)
)
)
*751 (Grouping
uid 36495,0
optionalChildren [
*752 (CommentGraphic
uid 36497,0
shape (CustomPolygon
pts [
"323000,32000"
"326000,34000"
"323000,36000"
"323000,32000"
]
uid 36498,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "323000,32000,326000,36000"
)
oxt "7000,6000,10000,10000"
)
*753 (CommentText
uid 36499,0
shape (Rectangle
uid 36500,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "323000,33000,325250,35000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 36501,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "323125,33550,325125,34450"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 36496,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "323000,32000,326000,36000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 36475,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "322000,32000,327000,36000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 36476,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*754 (Text
uid 36477,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "324350,34200,329650,35200"
st "moduleware"
blo "324350,35000"
)
*755 (Text
uid 36478,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "324350,35100,325950,36100"
st "buff"
blo "324350,35900"
)
*756 (Text
uid 36479,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "324350,35200,327050,36200"
st "Ubuff3"
blo "324350,36000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 36480,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 36481,0
text (MLText
uid 36482,0
va (VaSet
font "clean,8,0"
)
xt "319000,13300,319000,13300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*757 (MWC
uid 36542,0
optionalChildren [
*758 (CptPort
uid 36551,0
optionalChildren [
*759 (Line
uid 36556,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "322000,35000,323000,35000"
pts [
"322000,35000"
"323000,35000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 36552,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "321250,34625,322000,35375"
)
tg (CPTG
uid 36553,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 36554,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "319000,34500,320500,35400"
st "din"
blo "319000,35200"
)
s (Text
uid 36555,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "319000,35400,319000,35400"
blo "319000,35400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 159
)
)
)
*760 (CptPort
uid 36557,0
optionalChildren [
*761 (Line
uid 36562,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "326000,35000,327000,35000"
pts [
"327000,35000"
"326000,35000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 36558,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "327000,34625,327750,35375"
)
tg (CPTG
uid 36559,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 36560,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "328000,34500,330000,35400"
st "dout"
ju 2
blo "330000,35200"
)
s (Text
uid 36561,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "330000,35400,330000,35400"
ju 2
blo "330000,35400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 75
)
)
)
*762 (Grouping
uid 36563,0
optionalChildren [
*763 (CommentGraphic
uid 36565,0
shape (CustomPolygon
pts [
"323000,33000"
"326000,35000"
"323000,37000"
"323000,33000"
]
uid 36566,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "323000,33000,326000,37000"
)
oxt "7000,6000,10000,10000"
)
*764 (CommentText
uid 36567,0
shape (Rectangle
uid 36568,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "323000,34000,325250,36000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 36569,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "323125,34550,325125,35450"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 36564,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "323000,33000,326000,37000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 36543,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "322000,33000,327000,37000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 36544,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*765 (Text
uid 36545,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "324350,35200,329650,36200"
st "moduleware"
blo "324350,36000"
)
*766 (Text
uid 36546,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "324350,36100,325950,37100"
st "buff"
blo "324350,36900"
)
*767 (Text
uid 36547,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "324350,36200,327050,37200"
st "Ubuff4"
blo "324350,37000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 36548,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 36549,0
text (MLText
uid 36550,0
va (VaSet
font "clean,8,0"
)
xt "319000,14300,319000,14300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*768 (MWC
uid 36570,0
optionalChildren [
*769 (CptPort
uid 36579,0
optionalChildren [
*770 (Line
uid 36584,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "322000,36000,323000,36000"
pts [
"322000,36000"
"323000,36000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 36580,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "321250,35625,322000,36375"
)
tg (CPTG
uid 36581,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 36582,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "319000,35500,320500,36400"
st "din"
blo "319000,36200"
)
s (Text
uid 36583,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "319000,36400,319000,36400"
blo "319000,36400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 155
)
)
)
*771 (CptPort
uid 36585,0
optionalChildren [
*772 (Line
uid 36590,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "326000,36000,327000,36000"
pts [
"327000,36000"
"326000,36000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 36586,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "327000,35625,327750,36375"
)
tg (CPTG
uid 36587,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 36588,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "328000,35500,330000,36400"
st "dout"
ju 2
blo "330000,36200"
)
s (Text
uid 36589,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "330000,36400,330000,36400"
ju 2
blo "330000,36400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 75
)
)
)
*773 (Grouping
uid 36591,0
optionalChildren [
*774 (CommentGraphic
uid 36593,0
shape (CustomPolygon
pts [
"323000,34000"
"326000,36000"
"323000,38000"
"323000,34000"
]
uid 36594,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "323000,34000,326000,38000"
)
oxt "7000,6000,10000,10000"
)
*775 (CommentText
uid 36595,0
shape (Rectangle
uid 36596,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "323000,35000,325250,37000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 36597,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "323125,35550,325125,36450"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 36592,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "323000,34000,326000,38000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 36571,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "322000,34000,327000,38000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 36572,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*776 (Text
uid 36573,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "324350,36200,329650,37200"
st "moduleware"
blo "324350,37000"
)
*777 (Text
uid 36574,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "324350,37100,325950,38100"
st "buff"
blo "324350,37900"
)
*778 (Text
uid 36575,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "324350,37200,327050,38200"
st "Ubuff5"
blo "324350,38000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 36576,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 36577,0
text (MLText
uid 36578,0
va (VaSet
font "clean,8,0"
)
xt "319000,15300,319000,15300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*779 (MWC
uid 36598,0
optionalChildren [
*780 (CptPort
uid 36607,0
optionalChildren [
*781 (Line
uid 36612,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "322000,37000,323000,37000"
pts [
"322000,37000"
"323000,37000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 36608,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "321250,36625,322000,37375"
)
tg (CPTG
uid 36609,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 36610,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "324750,36500,326250,37400"
st "din"
blo "324750,37200"
)
s (Text
uid 36611,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "324750,37400,324750,37400"
blo "324750,37400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 151
)
)
)
*782 (CptPort
uid 36613,0
optionalChildren [
*783 (Line
uid 36618,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "326000,37000,327000,37000"
pts [
"327000,37000"
"326000,37000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 36614,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "327000,36625,327750,37375"
)
tg (CPTG
uid 36615,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 36616,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "322250,36500,324250,37400"
st "dout"
ju 2
blo "324250,37200"
)
s (Text
uid 36617,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "324250,37400,324250,37400"
ju 2
blo "324250,37400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 75
)
)
)
*784 (Grouping
uid 36619,0
optionalChildren [
*785 (CommentGraphic
uid 36621,0
shape (CustomPolygon
pts [
"323000,35000"
"326000,37000"
"323000,39000"
"323000,35000"
]
uid 36622,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "323000,35000,326000,39000"
)
oxt "7000,6000,10000,10000"
)
*786 (CommentText
uid 36623,0
shape (Rectangle
uid 36624,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "323000,36000,325250,38000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 36625,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "323125,36550,325125,37450"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 36620,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "323000,35000,326000,39000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 36599,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "322000,35000,327000,39000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 36600,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*787 (Text
uid 36601,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "324350,37200,329650,38200"
st "moduleware"
blo "324350,38000"
)
*788 (Text
uid 36602,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "324350,38100,325950,39100"
st "buff"
blo "324350,38900"
)
*789 (Text
uid 36603,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "324350,38200,327050,39200"
st "Ubuff6"
blo "324350,39000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 36604,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 36605,0
text (MLText
uid 36606,0
va (VaSet
font "clean,8,0"
)
xt "319000,16300,319000,16300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*790 (MWC
uid 36626,0
optionalChildren [
*791 (CptPort
uid 36635,0
optionalChildren [
*792 (Line
uid 36640,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "322000,32000,323000,32000"
pts [
"322000,32000"
"323000,32000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 36636,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "321250,31625,322000,32375"
)
tg (CPTG
uid 36637,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 36638,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "324750,31500,326250,32400"
st "din"
blo "324750,32200"
)
s (Text
uid 36639,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "324750,32400,324750,32400"
blo "324750,32400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic_vector"
b "(7 DOWNTO 0)"
prec "-- net client side (output) interface"
preAdd 0
o 148
)
)
)
*793 (CptPort
uid 36641,0
optionalChildren [
*794 (Line
uid 36646,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "326000,32000,327000,32000"
pts [
"327000,32000"
"326000,32000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 36642,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "327000,31625,327750,32375"
)
tg (CPTG
uid 36643,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 36644,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "322250,31500,324250,32400"
st "dout"
ju 2
blo "324250,32200"
)
s (Text
uid 36645,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "324250,32400,324250,32400"
ju 2
blo "324250,32400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 75
)
)
)
*795 (Grouping
uid 36647,0
optionalChildren [
*796 (CommentGraphic
uid 36649,0
shape (CustomPolygon
pts [
"323000,30000"
"326000,32000"
"323000,34000"
"323000,30000"
]
uid 36650,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "323000,30000,326000,34000"
)
oxt "7000,6000,10000,10000"
)
*797 (CommentText
uid 36651,0
shape (Rectangle
uid 36652,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "323000,31000,325250,33000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 36653,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "323125,31550,325125,32450"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 36648,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "323000,30000,326000,34000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 36627,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "322000,30000,327000,34000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 36628,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*798 (Text
uid 36629,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "324350,32200,329650,33200"
st "moduleware"
blo "324350,33000"
)
*799 (Text
uid 36630,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "324350,33100,325950,34100"
st "buff"
blo "324350,33900"
)
*800 (Text
uid 36631,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "324350,33200,327050,34200"
st "Ubuff7"
blo "324350,34000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 36632,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 36633,0
text (MLText
uid 36634,0
va (VaSet
font "clean,8,0"
)
xt "319000,11300,319000,11300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*801 (Net
uid 36696,0
decl (Decl
n "dbg_bus_o"
t "std_logic_vector"
b "(31 downto 0)"
o 33
suid 431,0
)
declText (MLText
uid 36697,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*802 (PortIoOut
uid 36774,0
shape (CompositeShape
uid 36775,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 36776,0
sl 0
ro 270
xt "348500,39625,350000,40375"
)
(Line
uid 36777,0
sl 0
ro 270
xt "348000,40000,348500,40000"
pts [
"348000,40000"
"348500,40000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 36778,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 36779,0
va (VaSet
isHidden 1
)
xt "350750,39500,355050,40500"
st "dbg_bus_o"
blo "350750,40300"
tm "WireNameMgr"
)
)
)
*803 (Net
uid 37301,0
decl (Decl
n "dbg_bus"
t "std_logic_vector"
b "(31 downto 0)"
o 75
suid 432,0
)
declText (MLText
uid 37302,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*804 (MWC
uid 37303,0
optionalChildren [
*805 (CptPort
uid 37312,0
optionalChildren [
*806 (Line
uid 37317,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "336000,40000,337000,40000"
pts [
"336000,40000"
"337000,40000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 37313,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "335250,39625,336000,40375"
)
tg (CPTG
uid 37314,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 37315,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "338750,39500,340250,40400"
st "din"
blo "338750,40200"
)
s (Text
uid 37316,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "338750,40400,338750,40400"
blo "338750,40400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 75
)
)
)
*807 (CptPort
uid 37318,0
optionalChildren [
*808 (Line
uid 37323,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "340000,40000,341000,40000"
pts [
"341000,40000"
"340000,40000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 37319,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "341000,39625,341750,40375"
)
tg (CPTG
uid 37320,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 37321,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "336250,39500,338250,40400"
st "dout"
ju 2
blo "338250,40200"
)
s (Text
uid 37322,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "338250,40400,338250,40400"
ju 2
blo "338250,40400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 33
)
)
)
*809 (Grouping
uid 37324,0
optionalChildren [
*810 (CommentGraphic
uid 37326,0
shape (CustomPolygon
pts [
"337000,38000"
"340000,40000"
"337000,42000"
"337000,38000"
]
uid 37327,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "337000,38000,340000,42000"
)
oxt "7000,6000,10000,10000"
)
*811 (CommentText
uid 37328,0
shape (Rectangle
uid 37329,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "337000,39000,339250,41000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 37330,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "337125,39550,339125,40450"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 37325,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "337000,38000,340000,42000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 37304,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "336000,38000,341000,42000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 37305,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*812 (Text
uid 37306,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "338350,40200,343650,41200"
st "moduleware"
blo "338350,41000"
)
*813 (Text
uid 37307,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "338350,41100,339950,42100"
st "buff"
blo "338350,41900"
)
*814 (Text
uid 37308,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "338350,41200,341050,42200"
st "Ubuff8"
blo "338350,42000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 37309,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 37310,0
text (MLText
uid 37311,0
va (VaSet
font "clean,8,0"
)
xt "333000,19300,333000,19300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*815 (PortIoIn
uid 37832,0
shape (CompositeShape
uid 37833,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 37834,0
sl 0
ro 270
xt "159000,-53375,160500,-52625"
)
(Line
uid 37835,0
sl 0
ro 270
xt "160500,-53000,161000,-53000"
pts [
"160500,-53000"
"161000,-53000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 37836,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 37837,0
va (VaSet
isHidden 1
)
xt "157000,-53500,158000,-52500"
st "rst"
ju 2
blo "158000,-52700"
tm "WireNameMgr"
)
)
)
*816 (SaComponent
uid 39325,0
optionalChildren [
*817 (CptPort
uid 39261,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39262,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "303250,8625,304000,9375"
)
tg (CPTG
uid 39263,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39264,0
va (VaSet
)
xt "305000,8500,307800,9500"
st "data0_i"
blo "305000,9300"
)
)
thePort (LogicalPort
decl (Decl
n "data0_i"
t "std_logic_vector"
b "(DATA_WIDTH-1 DOWNTO 0)"
posAdd 0
o 10
suid 1,0
)
)
)
*818 (CptPort
uid 39265,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39266,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "303250,18625,304000,19375"
)
tg (CPTG
uid 39267,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39268,0
va (VaSet
)
xt "305000,18500,307800,19500"
st "data1_i"
blo "305000,19300"
)
)
thePort (LogicalPort
decl (Decl
n "data1_i"
t "std_logic_vector"
b "(DATA_WIDTH-1 DOWNTO 0)"
o 15
suid 2,0
)
)
)
*819 (CptPort
uid 39269,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39270,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "319000,13625,319750,14375"
)
tg (CPTG
uid 39271,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39272,0
va (VaSet
)
xt "315400,13500,318000,14500"
st "data_o"
ju 2
blo "318000,14300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "data_o"
t "std_logic_vector"
b "(DATA_WIDTH-1 DOWNTO 0)"
posAdd 0
o 5
suid 3,0
)
)
)
*820 (CptPort
uid 39273,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39274,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "303250,7625,304000,8375"
)
tg (CPTG
uid 39275,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39276,0
va (VaSet
)
xt "305000,7500,309900,8500"
st "dst_rdy0_o"
blo "305000,8300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dst_rdy0_o"
t "std_logic"
o 9
suid 4,0
)
)
)
*821 (CptPort
uid 39277,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39278,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "303250,17625,304000,18375"
)
tg (CPTG
uid 39279,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39280,0
va (VaSet
)
xt "305000,17500,309900,18500"
st "dst_rdy1_o"
blo "305000,18300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dst_rdy1_o"
t "std_logic"
o 14
suid 5,0
)
)
)
*822 (CptPort
uid 39281,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39282,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "319000,12625,319750,13375"
)
tg (CPTG
uid 39283,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39284,0
va (VaSet
)
xt "314400,12500,318000,13500"
st "dst_rdy_i"
ju 2
blo "318000,13300"
)
)
thePort (LogicalPort
decl (Decl
n "dst_rdy_i"
t "std_logic"
o 4
suid 6,0
)
)
)
*823 (CptPort
uid 39285,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39286,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "303250,6625,304000,7375"
)
tg (CPTG
uid 39287,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39288,0
va (VaSet
)
xt "305000,6500,307400,7500"
st "eof0_i"
blo "305000,7300"
)
)
thePort (LogicalPort
decl (Decl
n "eof0_i"
t "std_logic"
o 7
suid 7,0
)
)
)
*824 (CptPort
uid 39289,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39290,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "303250,15625,304000,16375"
)
tg (CPTG
uid 39291,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39292,0
va (VaSet
)
xt "305000,15500,307400,16500"
st "eof1_i"
blo "305000,16300"
)
)
thePort (LogicalPort
decl (Decl
n "eof1_i"
t "std_logic"
o 12
suid 8,0
)
)
)
*825 (CptPort
uid 39293,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39294,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "319000,11625,319750,12375"
)
tg (CPTG
uid 39295,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39296,0
va (VaSet
)
xt "315800,11500,318000,12500"
st "eof_o"
ju 2
blo "318000,12300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "eof_o"
t "std_logic"
o 2
suid 9,0
)
)
)
*826 (CptPort
uid 39297,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39298,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "303250,11625,304000,12375"
)
tg (CPTG
uid 39299,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39300,0
va (VaSet
)
xt "305000,11500,306000,12500"
st "sel"
blo "305000,12300"
)
)
thePort (LogicalPort
decl (Decl
n "sel"
t "std_logic"
o 16
suid 10,0
)
)
)
*827 (CptPort
uid 39301,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39302,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "303250,5625,304000,6375"
)
tg (CPTG
uid 39303,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39304,0
va (VaSet
)
xt "305000,5500,307400,6500"
st "sof0_i"
blo "305000,6300"
)
)
thePort (LogicalPort
decl (Decl
n "sof0_i"
t "std_logic"
prec "-- Port 0"
preAdd 0
o 6
suid 11,0
)
)
)
*828 (CptPort
uid 39305,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39306,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "303250,14625,304000,15375"
)
tg (CPTG
uid 39307,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39308,0
va (VaSet
)
xt "305000,14500,307400,15500"
st "sof1_i"
blo "305000,15300"
)
)
thePort (LogicalPort
decl (Decl
n "sof1_i"
t "std_logic"
prec "-- Port 1"
preAdd 0
o 11
suid 12,0
)
)
)
*829 (CptPort
uid 39309,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39310,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "319000,10625,319750,11375"
)
tg (CPTG
uid 39311,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39312,0
va (VaSet
)
xt "315800,10500,318000,11500"
st "sof_o"
ju 2
blo "318000,11300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sof_o"
t "std_logic"
prec "-- Common"
preAdd 0
o 1
suid 13,0
)
)
)
*830 (CptPort
uid 39313,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39314,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "303250,4625,304000,5375"
)
tg (CPTG
uid 39315,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39316,0
va (VaSet
)
xt "305000,4500,309500,5500"
st "src_rdy0_i"
blo "305000,5300"
)
)
thePort (LogicalPort
decl (Decl
n "src_rdy0_i"
t "std_logic"
o 8
suid 14,0
)
)
)
*831 (CptPort
uid 39317,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39318,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "303250,16625,304000,17375"
)
tg (CPTG
uid 39319,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39320,0
va (VaSet
)
xt "305000,16500,309500,17500"
st "src_rdy1_i"
blo "305000,17300"
)
)
thePort (LogicalPort
decl (Decl
n "src_rdy1_i"
t "std_logic"
o 13
suid 15,0
)
)
)
*832 (CptPort
uid 39321,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39322,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "319000,9625,319750,10375"
)
tg (CPTG
uid 39323,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39324,0
va (VaSet
)
xt "314200,9500,318000,10500"
st "src_rdy_o"
ju 2
blo "318000,10300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "src_rdy_o"
t "std_logic"
o 3
suid 16,0
)
)
)
]
shape (Rectangle
uid 39326,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "304000,4000,319000,21000"
)
oxt "15000,11000,30000,28000"
ttg (MlTextGroup
uid 39327,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*833 (Text
uid 39328,0
va (VaSet
font "helvetica,8,1"
)
xt "311700,17500,313400,18500"
st "hsio"
blo "311700,18300"
tm "BdLibraryNameMgr"
)
*834 (Text
uid 39329,0
va (VaSet
font "helvetica,8,1"
)
xt "311700,18500,318600,19500"
st "ll_mux_passive"
blo "311700,19300"
tm "CptNameMgr"
)
*835 (Text
uid 39330,0
va (VaSet
font "helvetica,8,1"
)
xt "311700,19500,317700,20500"
st "Ullmuxrx_net"
blo "311700,20300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 39331,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 39332,0
text (MLText
uid 39333,0
va (VaSet
)
xt "306000,3000,317800,4000"
st "DATA_WIDTH = 8    ( integer )  "
)
header ""
)
elements [
(GiElement
name "DATA_WIDTH"
type "integer"
value "8"
)
]
)
ordering 1
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*836 (SaComponent
uid 39398,0
optionalChildren [
*837 (CptPort
uid 39334,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39335,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "369250,13625,370000,14375"
)
tg (CPTG
uid 39336,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39337,0
va (VaSet
)
xt "371000,13500,373800,14500"
st "data0_i"
blo "371000,14300"
)
)
thePort (LogicalPort
decl (Decl
n "data0_i"
t "std_logic_vector"
b "(DATA_WIDTH-1 DOWNTO 0)"
posAdd 0
o 10
suid 1,0
)
)
)
*838 (CptPort
uid 39338,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39339,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "369250,23625,370000,24375"
)
tg (CPTG
uid 39340,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39341,0
va (VaSet
)
xt "371000,23500,373800,24500"
st "data1_i"
blo "371000,24300"
)
)
thePort (LogicalPort
decl (Decl
n "data1_i"
t "std_logic_vector"
b "(DATA_WIDTH-1 DOWNTO 0)"
o 15
suid 2,0
)
)
)
*839 (CptPort
uid 39342,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39343,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "385000,18625,385750,19375"
)
tg (CPTG
uid 39344,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39345,0
va (VaSet
)
xt "381400,18500,384000,19500"
st "data_o"
ju 2
blo "384000,19300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "data_o"
t "std_logic_vector"
b "(DATA_WIDTH-1 DOWNTO 0)"
posAdd 0
o 5
suid 3,0
)
)
)
*840 (CptPort
uid 39346,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39347,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "369250,12625,370000,13375"
)
tg (CPTG
uid 39348,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39349,0
va (VaSet
)
xt "371000,12500,375900,13500"
st "dst_rdy0_o"
blo "371000,13300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dst_rdy0_o"
t "std_logic"
o 9
suid 4,0
)
)
)
*841 (CptPort
uid 39350,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39351,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "369250,22625,370000,23375"
)
tg (CPTG
uid 39352,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39353,0
va (VaSet
)
xt "371000,22500,375900,23500"
st "dst_rdy1_o"
blo "371000,23300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dst_rdy1_o"
t "std_logic"
o 14
suid 5,0
)
)
)
*842 (CptPort
uid 39354,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39355,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "385000,17625,385750,18375"
)
tg (CPTG
uid 39356,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39357,0
va (VaSet
)
xt "380400,17500,384000,18500"
st "dst_rdy_i"
ju 2
blo "384000,18300"
)
)
thePort (LogicalPort
decl (Decl
n "dst_rdy_i"
t "std_logic"
o 4
suid 6,0
)
)
)
*843 (CptPort
uid 39358,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39359,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "369250,11625,370000,12375"
)
tg (CPTG
uid 39360,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39361,0
va (VaSet
)
xt "371000,11500,373400,12500"
st "eof0_i"
blo "371000,12300"
)
)
thePort (LogicalPort
decl (Decl
n "eof0_i"
t "std_logic"
o 7
suid 7,0
)
)
)
*844 (CptPort
uid 39362,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39363,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "369250,20625,370000,21375"
)
tg (CPTG
uid 39364,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39365,0
va (VaSet
)
xt "371000,20500,373400,21500"
st "eof1_i"
blo "371000,21300"
)
)
thePort (LogicalPort
decl (Decl
n "eof1_i"
t "std_logic"
o 12
suid 8,0
)
)
)
*845 (CptPort
uid 39366,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39367,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "385000,16625,385750,17375"
)
tg (CPTG
uid 39368,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39369,0
va (VaSet
)
xt "381800,16500,384000,17500"
st "eof_o"
ju 2
blo "384000,17300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "eof_o"
t "std_logic"
o 2
suid 9,0
)
)
)
*846 (CptPort
uid 39370,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39371,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "369250,16625,370000,17375"
)
tg (CPTG
uid 39372,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39373,0
va (VaSet
)
xt "371000,16500,372000,17500"
st "sel"
blo "371000,17300"
)
)
thePort (LogicalPort
decl (Decl
n "sel"
t "std_logic"
o 16
suid 10,0
)
)
)
*847 (CptPort
uid 39374,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39375,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "369250,10625,370000,11375"
)
tg (CPTG
uid 39376,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39377,0
va (VaSet
)
xt "371000,10500,373400,11500"
st "sof0_i"
blo "371000,11300"
)
)
thePort (LogicalPort
decl (Decl
n "sof0_i"
t "std_logic"
prec "-- Port 0"
preAdd 0
o 6
suid 11,0
)
)
)
*848 (CptPort
uid 39378,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39379,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "369250,19625,370000,20375"
)
tg (CPTG
uid 39380,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39381,0
va (VaSet
)
xt "371000,19500,373400,20500"
st "sof1_i"
blo "371000,20300"
)
)
thePort (LogicalPort
decl (Decl
n "sof1_i"
t "std_logic"
prec "-- Port 1"
preAdd 0
o 11
suid 12,0
)
)
)
*849 (CptPort
uid 39382,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39383,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "385000,15625,385750,16375"
)
tg (CPTG
uid 39384,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39385,0
va (VaSet
)
xt "381800,15500,384000,16500"
st "sof_o"
ju 2
blo "384000,16300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sof_o"
t "std_logic"
prec "-- Common"
preAdd 0
o 1
suid 13,0
)
)
)
*850 (CptPort
uid 39386,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39387,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "369250,9625,370000,10375"
)
tg (CPTG
uid 39388,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39389,0
va (VaSet
)
xt "371000,9500,375500,10500"
st "src_rdy0_i"
blo "371000,10300"
)
)
thePort (LogicalPort
decl (Decl
n "src_rdy0_i"
t "std_logic"
o 8
suid 14,0
)
)
)
*851 (CptPort
uid 39390,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39391,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "369250,21625,370000,22375"
)
tg (CPTG
uid 39392,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39393,0
va (VaSet
)
xt "371000,21500,375500,22500"
st "src_rdy1_i"
blo "371000,22300"
)
)
thePort (LogicalPort
decl (Decl
n "src_rdy1_i"
t "std_logic"
o 13
suid 15,0
)
)
)
*852 (CptPort
uid 39394,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39395,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "385000,14625,385750,15375"
)
tg (CPTG
uid 39396,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39397,0
va (VaSet
)
xt "380200,14500,384000,15500"
st "src_rdy_o"
ju 2
blo "384000,15300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "src_rdy_o"
t "std_logic"
o 3
suid 16,0
)
)
)
]
shape (Rectangle
uid 39399,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "370000,9000,385000,26000"
)
oxt "15000,11000,30000,28000"
ttg (MlTextGroup
uid 39400,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*853 (Text
uid 39401,0
va (VaSet
font "helvetica,8,1"
)
xt "375700,22500,377400,23500"
st "hsio"
blo "375700,23300"
tm "BdLibraryNameMgr"
)
*854 (Text
uid 39402,0
va (VaSet
font "helvetica,8,1"
)
xt "375700,23500,382600,24500"
st "ll_mux_passive"
blo "375700,24300"
tm "CptNameMgr"
)
*855 (Text
uid 39403,0
va (VaSet
font "helvetica,8,1"
)
xt "375700,24500,381900,25500"
st "Ullmuxrx_usb"
blo "375700,25300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 39404,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 39405,0
text (MLText
uid 39406,0
va (VaSet
)
xt "371000,8000,383300,9000"
st "DATA_WIDTH = 16    ( integer )  "
)
header ""
)
elements [
(GiElement
name "DATA_WIDTH"
type "integer"
value "16"
)
]
)
ordering 1
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*856 (Net
uid 41291,0
decl (Decl
n "clk_idelay"
t "std_logic"
o 3
suid 434,0
)
declText (MLText
uid 41292,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*857 (Net
uid 41832,0
decl (Decl
n "clk_25_50"
t "std_logic"
preAdd 0
posAdd 0
o 74
suid 437,0
)
declText (MLText
uid 41833,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*858 (PortIoIn
uid 41834,0
shape (CompositeShape
uid 41835,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 41836,0
sl 0
ro 270
xt "163000,128625,164500,129375"
)
(Line
uid 41837,0
sl 0
ro 270
xt "164500,129000,165000,129000"
pts [
"164500,129000"
"165000,129000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 41838,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 41839,0
va (VaSet
isHidden 1
)
xt "159500,128500,162000,129500"
st "clk125"
ju 2
blo "162000,129300"
tm "WireNameMgr"
)
)
)
*859 (PortIoIn
uid 44235,0
shape (CompositeShape
uid 44236,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 44237,0
sl 0
ro 270
xt "159000,-49375,160500,-48625"
)
(Line
uid 44238,0
sl 0
ro 270
xt "160500,-49000,161000,-49000"
pts [
"160500,-49000"
"161000,-49000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 44239,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 44240,0
va (VaSet
isHidden 1
)
xt "154000,-49500,158000,-48500"
st "clk_25_50"
ju 2
blo "158000,-48700"
tm "WireNameMgr"
)
)
)
*860 (Wire
uid 1136,0
optionalChildren [
*861 (BdJunction
uid 1140,0
ps "OnConnectorStrategy"
shape (Circle
uid 1141,0
va (VaSet
vasetType 1
)
xt "215600,600,216400,1400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1137,0
va (VaSet
vasetType 3
)
xt "204750,1000,220000,8000"
pts [
"204750,8000"
"216000,8000"
"216000,1000"
"220000,1000"
]
)
start &651
end &66
ss 0
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1138,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1139,0
va (VaSet
)
xt "206000,0,211200,1000"
st "tx_dst_rdyb"
blo "206000,800"
tm "WireNameMgr"
)
)
on &111
)
*862 (Wire
uid 1142,0
shape (OrthoPolyLine
uid 1143,0
va (VaSet
vasetType 3
)
xt "204750,1000,216000,1000"
pts [
"204750,1000"
"216000,1000"
]
)
start &662
end &861
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1144,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1145,0
va (VaSet
)
xt "206000,7000,211200,8000"
st "tx_dst_rdyb"
blo "206000,7800"
tm "WireNameMgr"
)
)
on &111
)
*863 (Wire
uid 1146,0
shape (OrthoPolyLine
uid 1147,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "161000,-39000,172250,-39000"
pts [
"161000,-39000"
"172250,-39000"
]
)
end &614
sat 16
eat 32
sty 1
sl "(0)"
stc 0
st 0
si 0
tg (WTG
uid 1150,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1151,0
va (VaSet
)
xt "162000,-40000,166600,-39000"
st "ibfi_rxp(0)"
blo "162000,-39200"
tm "WireNameMgr"
)
)
on &108
)
*864 (Wire
uid 1152,0
shape (OrthoPolyLine
uid 1153,0
va (VaSet
vasetType 3
)
xt "227000,-6000,236250,-6000"
pts [
"227000,-6000"
"236250,-6000"
]
)
end &580
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1156,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1157,0
va (VaSet
)
xt "228000,-7000,229000,-6000"
st "clk"
blo "228000,-6200"
tm "WireNameMgr"
)
)
on &706
)
*865 (Wire
uid 1168,0
shape (OrthoPolyLine
uid 1169,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "161000,-40000,172250,-40000"
pts [
"172250,-40000"
"161000,-40000"
]
)
start &621
sat 32
eat 16
sty 1
sl "(0)"
stc 0
st 0
si 0
tg (WTG
uid 1172,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1173,0
va (VaSet
)
xt "162000,-41000,166700,-40000"
st "ibfi_txm(0)"
blo "162000,-40200"
tm "WireNameMgr"
)
)
on &112
)
*866 (Wire
uid 1174,0
shape (OrthoPolyLine
uid 1175,0
va (VaSet
vasetType 3
)
xt "169000,-48000,172250,-48000"
pts [
"169000,-48000"
"172250,-48000"
]
)
end &609
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 1178,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1179,0
va (VaSet
)
xt "170000,-49000,170700,-48000"
st "lo"
blo "170000,-48200"
tm "WireNameMgr"
)
)
on &113
)
*867 (Wire
uid 1186,0
shape (OrthoPolyLine
uid 1187,0
va (VaSet
vasetType 3
)
xt "163000,178000,174250,178000"
pts [
"163000,178000"
"174250,178000"
]
)
start &104
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 1190,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1191,0
va (VaSet
)
xt "163000,177000,166600,178000"
st "usb_rxf_i"
blo "163000,177800"
tm "WireNameMgr"
)
)
on &115
)
*868 (Wire
uid 1196,0
shape (OrthoPolyLine
uid 1197,0
va (VaSet
vasetType 3
)
xt "225000,-1000,262000,6000"
pts [
"256750,-1000"
"262000,-1000"
"262000,6000"
"225000,6000"
]
)
start &585
end &82
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1198,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1199,0
va (VaSet
)
xt "226000,5000,233100,6000"
st "rx_ll_eofb_out_n"
blo "226000,5800"
tm "WireNameMgr"
)
)
on &116
)
*869 (Wire
uid 1204,0
shape (OrthoPolyLine
uid 1205,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "161000,-41000,172250,-41000"
pts [
"172250,-41000"
"161000,-41000"
]
)
start &620
sat 32
eat 16
sty 1
sl "(0)"
stc 0
st 0
si 0
tg (WTG
uid 1208,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1209,0
va (VaSet
)
xt "162000,-42000,166600,-41000"
st "ibfi_txp(0)"
blo "162000,-41200"
tm "WireNameMgr"
)
)
on &117
)
*870 (Wire
uid 1210,0
shape (OrthoPolyLine
uid 1211,0
va (VaSet
vasetType 3
)
xt "155750,-44000,172250,-44000"
pts [
"155750,-44000"
"172250,-44000"
]
)
start &602
end &676
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1212,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1213,0
va (VaSet
)
xt "162000,-45000,169100,-44000"
st "quanta_timer_tick"
blo "162000,-44200"
tm "WireNameMgr"
)
)
on &118
)
*871 (Wire
uid 1214,0
shape (OrthoPolyLine
uid 1215,0
va (VaSet
vasetType 3
)
xt "153000,24000,172250,24000"
pts [
"153000,24000"
"172250,24000"
]
)
end &692
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 1218,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1219,0
va (VaSet
)
xt "161000,23000,162000,24000"
st "rst"
blo "161000,23800"
tm "WireNameMgr"
)
)
on &221
)
*872 (Wire
uid 1226,0
shape (OrthoPolyLine
uid 1227,0
va (VaSet
vasetType 3
)
xt "287000,153000,287750,153000"
pts [
"287750,153000"
"287000,153000"
]
)
start &595
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 1230,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1231,0
va (VaSet
font "courier,8,0"
)
xt "285000,152100,286000,153000"
st "hi"
blo "285000,152800"
tm "WireNameMgr"
)
)
on &123
)
*873 (Wire
uid 1232,0
shape (OrthoPolyLine
uid 1233,0
va (VaSet
vasetType 3
)
xt "169000,3000,172250,3000"
pts [
"169000,3000"
"172250,3000"
]
)
end &655
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 1236,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1237,0
va (VaSet
)
xt "170000,2000,170700,3000"
st "lo"
blo "170000,2800"
tm "WireNameMgr"
)
)
on &113
)
*874 (Wire
uid 1238,0
shape (OrthoPolyLine
uid 1239,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "116000,-37000,125000,-37000"
pts [
"116000,-37000"
"125000,-37000"
]
)
start &22
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1242,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1243,0
va (VaSet
)
xt "117000,-38000,120100,-37000"
st "ibfi_rxm"
blo "117000,-37200"
tm "WireNameMgr"
)
)
on &120
)
*875 (Wire
uid 1244,0
optionalChildren [
*876 (BdJunction
uid 17198,0
ps "OnConnectorStrategy"
shape (Circle
uid 17199,0
va (VaSet
vasetType 1
)
xt "371600,57600,372400,58400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1245,0
va (VaSet
vasetType 3
)
xt "356750,58000,395000,58000"
pts [
"395000,58000"
"356750,58000"
]
)
start &26
end &433
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1246,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1247,0
va (VaSet
)
xt "358000,57000,361200,58000"
st "tx_eof_i"
blo "358000,57800"
tm "WireNameMgr"
)
)
on &245
)
*877 (Wire
uid 1266,0
shape (OrthoPolyLine
uid 1267,0
va (VaSet
vasetType 3
)
xt "204750,-22000,208000,-22000"
pts [
"208000,-22000"
"204750,-22000"
]
)
end &680
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 1270,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1271,0
va (VaSet
)
xt "206000,-23000,206700,-22000"
st "lo"
blo "206000,-22200"
tm "WireNameMgr"
)
)
on &113
)
*878 (Wire
uid 1272,0
shape (OrthoPolyLine
uid 1273,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "161000,2000,172250,2000"
pts [
"172250,2000"
"161000,2000"
]
)
start &659
es 0
sat 32
eat 16
sty 1
sl "(1)"
stc 0
st 0
si 0
tg (WTG
uid 1276,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1277,0
va (VaSet
)
xt "162000,1000,168700,2000"
st "ibfi_tx_dis_o(1)"
blo "162000,1800"
tm "WireNameMgr"
)
)
on &121
)
*879 (Wire
uid 1278,0
shape (OrthoPolyLine
uid 1279,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "204750,-27000,237000,-27000"
pts [
"237000,-27000"
"204750,-27000"
]
)
end &612
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1280,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1281,0
va (VaSet
)
xt "230000,-28000,235500,-27000"
st "txll_data_net"
blo "230000,-27200"
tm "WireNameMgr"
)
)
on &254
)
*880 (Wire
uid 1282,0
shape (OrthoPolyLine
uid 1283,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "204750,29000,216000,29000"
pts [
"216000,29000"
"204750,29000"
]
)
end &678
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 1286,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1287,0
va (VaSet
)
xt "206000,28000,212600,29000"
st "sparein1 : (63:0)"
blo "206000,28800"
tm "WireNameMgr"
)
)
on &128
)
*881 (Wire
uid 1288,0
shape (OrthoPolyLine
uid 1289,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "116000,-38000,125000,-38000"
pts [
"116000,-38000"
"125000,-38000"
]
)
start &21
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1292,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1293,0
va (VaSet
)
xt "117000,-39000,120000,-38000"
st "ibfi_rxp"
blo "117000,-38200"
tm "WireNameMgr"
)
)
on &108
)
*882 (Wire
uid 1294,0
shape (OrthoPolyLine
uid 1295,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "325000,63000,335250,63000"
pts [
"325000,63000"
"335250,63000"
]
)
start &427
end &440
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1298,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1299,0
va (VaSet
)
xt "326000,62000,334400,63000"
st "macaddress_i : (47:0)"
blo "326000,62800"
tm "WireNameMgr"
)
)
on &145
)
*883 (Wire
uid 1300,0
shape (OrthoPolyLine
uid 1301,0
va (VaSet
vasetType 3
)
xt "153000,23000,172250,23000"
pts [
"153000,23000"
"172250,23000"
]
)
end &685
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 1304,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1305,0
va (VaSet
)
xt "161000,22000,162000,23000"
st "clk"
blo "161000,22800"
tm "WireNameMgr"
)
)
on &706
)
*884 (Wire
uid 1306,0
shape (OrthoPolyLine
uid 1307,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "204750,-6000,264000,10000"
pts [
"256750,-6000"
"264000,-6000"
"264000,10000"
"204750,10000"
]
)
start &582
end &619
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 1308,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1309,0
va (VaSet
)
xt "206000,9000,212300,10000"
st "tx_datab : (7:0)"
blo "206000,9800"
tm "WireNameMgr"
)
)
on &125
)
*885 (Wire
uid 1322,0
shape (OrthoPolyLine
uid 1323,0
va (VaSet
vasetType 3
)
xt "228750,-30000,237000,-30000"
pts [
"237000,-30000"
"228750,-30000"
]
)
end &489
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1324,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1325,0
va (VaSet
)
xt "230000,-31000,235100,-30000"
st "txll_sof_net"
blo "230000,-30200"
tm "WireNameMgr"
)
)
on &250
)
*886 (Wire
uid 1326,0
shape (OrthoPolyLine
uid 1327,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "161000,-3000,172250,-3000"
pts [
"172250,-3000"
"161000,-3000"
]
)
start &625
sat 32
eat 16
sty 1
sl "(1)"
stc 0
st 0
si 0
tg (WTG
uid 1330,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1331,0
va (VaSet
)
xt "162000,-4000,166700,-3000"
st "ibfi_txm(1)"
blo "162000,-3200"
tm "WireNameMgr"
)
)
on &112
)
*887 (Wire
uid 1332,0
shape (OrthoPolyLine
uid 1333,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "204750,-48000,213000,-48000"
pts [
"213000,-48000"
"204750,-48000"
]
)
end &611
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 1336,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1337,0
va (VaSet
)
xt "205000,-49000,213600,-48000"
st "machost_data : (63:0)"
blo "205000,-48200"
tm "WireNameMgr"
)
)
on &122
)
*888 (Wire
uid 1346,0
shape (OrthoPolyLine
uid 1347,0
va (VaSet
vasetType 3
)
xt "225000,-2000,261000,5000"
pts [
"256750,-2000"
"261000,-2000"
"261000,5000"
"225000,5000"
]
)
start &588
end &72
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1348,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1349,0
va (VaSet
)
xt "226000,4000,233100,5000"
st "rx_ll_sofb_out_n"
blo "226000,4800"
tm "WireNameMgr"
)
)
on &114
)
*889 (Wire
uid 1350,0
shape (OrthoPolyLine
uid 1351,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "161000,-30000,172250,-30000"
pts [
"172250,-30000"
"161000,-30000"
]
)
start &626
sat 32
eat 16
sty 1
sl "(0)"
stc 0
st 0
si 0
tg (WTG
uid 1354,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1355,0
va (VaSet
)
xt "162000,-31000,169600,-30000"
st "ibfi_moddef1_o(0)"
blo "162000,-30200"
tm "WireNameMgr"
)
)
on &109
)
*890 (Wire
uid 1356,0
shape (OrthoPolyLine
uid 1357,0
va (VaSet
vasetType 3
)
xt "287000,154000,287750,154000"
pts [
"287750,154000"
"287000,154000"
]
)
start &596
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 1360,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1361,0
va (VaSet
font "courier,8,0"
)
xt "285000,153100,286000,154000"
st "lo"
blo "285000,153800"
tm "WireNameMgr"
)
)
on &113
)
*891 (Wire
uid 1362,0
shape (OrthoPolyLine
uid 1363,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "161000,-35000,172250,-35000"
pts [
"172250,-35000"
"161000,-35000"
]
)
start &670
es 0
sat 32
eat 16
sty 1
sl "(0)"
stc 0
st 0
si 0
tg (WTG
uid 1366,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1367,0
va (VaSet
)
xt "162000,-36000,168700,-35000"
st "ibfi_tx_dis_o(0)"
blo "162000,-35200"
tm "WireNameMgr"
)
)
on &121
)
*892 (Wire
uid 1368,0
optionalChildren [
*893 (BdJunction
uid 17202,0
ps "OnConnectorStrategy"
shape (Circle
uid 17203,0
va (VaSet
vasetType 1
)
xt "372600,59600,373400,60400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1369,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "356750,60000,395000,60000"
pts [
"395000,60000"
"356750,60000"
]
)
start &30
end &431
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 1370,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1371,0
va (VaSet
)
xt "358000,59000,365000,60000"
st "tx_data_i : (15:0)"
blo "358000,59800"
tm "WireNameMgr"
)
)
on &248
)
*894 (Wire
uid 1382,0
shape (OrthoPolyLine
uid 1383,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "116000,-31000,125000,-31000"
pts [
"125000,-31000"
"116000,-31000"
]
)
end &24
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1386,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1387,0
va (VaSet
)
xt "117000,-32000,123500,-31000"
st "ibfi_moddef1_o"
blo "117000,-31200"
tm "WireNameMgr"
)
)
on &109
)
*895 (Wire
uid 1388,0
shape (OrthoPolyLine
uid 1389,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "116000,-40000,125000,-40000"
pts [
"125000,-40000"
"116000,-40000"
]
)
end &19
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1392,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1393,0
va (VaSet
)
xt "117000,-41000,120000,-40000"
st "ibfi_txp"
blo "117000,-40200"
tm "WireNameMgr"
)
)
on &117
)
*896 (Wire
uid 1400,0
shape (OrthoPolyLine
uid 1401,0
va (VaSet
vasetType 3
)
xt "204750,20000,215000,20000"
pts [
"204750,20000"
"215000,20000"
]
)
start &660
end &102
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1402,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1403,0
va (VaSet
)
xt "208000,19000,213800,20000"
st "led_linkupb_o"
blo "208000,19800"
tm "WireNameMgr"
)
)
on &126
)
*897 (Wire
uid 1404,0
shape (OrthoPolyLine
uid 1405,0
va (VaSet
vasetType 3
)
xt "204750,-21000,208000,-21000"
pts [
"208000,-21000"
"204750,-21000"
]
)
end &679
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 1408,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1409,0
va (VaSet
)
xt "206000,-22000,206700,-21000"
st "lo"
blo "206000,-21200"
tm "WireNameMgr"
)
)
on &113
)
*898 (Wire
uid 1416,0
shape (OrthoPolyLine
uid 1417,0
va (VaSet
vasetType 3
)
xt "387000,69000,395250,69000"
pts [
"387000,69000"
"395250,69000"
]
)
start &368
end &29
ss 0
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1418,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1419,0
va (VaSet
)
xt "388000,68000,393700,69000"
st "tx_dst_rdy_o"
blo "388000,68800"
tm "WireNameMgr"
)
)
on &428
)
*899 (Wire
uid 1420,0
optionalChildren [
*900 (BdJunction
uid 17200,0
ps "OnConnectorStrategy"
shape (Circle
uid 17201,0
va (VaSet
vasetType 1
)
xt "369600,55600,370400,56400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1421,0
va (VaSet
vasetType 3
)
xt "356750,56000,395000,56000"
pts [
"395000,56000"
"356750,56000"
]
)
start &28
end &443
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1422,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1423,0
va (VaSet
)
xt "358000,55000,363300,56000"
st "tx_src_rdy_i"
blo "358000,55800"
tm "WireNameMgr"
)
)
on &246
)
*901 (Wire
uid 1424,0
shape (OrthoPolyLine
uid 1425,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "204750,-49000,213000,-49000"
pts [
"213000,-49000"
"204750,-49000"
]
)
end &610
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 1428,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1429,0
va (VaSet
)
xt "205000,-50000,213700,-49000"
st "machost_addr : (10:0)"
blo "205000,-49200"
tm "WireNameMgr"
)
)
on &127
)
*902 (Wire
uid 1430,0
shape (OrthoPolyLine
uid 1431,0
va (VaSet
vasetType 3
)
xt "169000,6000,172250,6000"
pts [
"169000,6000"
"172250,6000"
]
)
end &657
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 1434,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1435,0
va (VaSet
)
xt "170000,5000,170700,6000"
st "lo"
blo "170000,5800"
tm "WireNameMgr"
)
)
on &113
)
*903 (Wire
uid 1436,0
shape (OrthoPolyLine
uid 1437,0
va (VaSet
vasetType 3
)
xt "169000,1000,172250,1000"
pts [
"169000,1000"
"172250,1000"
]
)
end &649
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 1440,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1441,0
va (VaSet
)
xt "170000,0,170700,1000"
st "lo"
blo "170000,800"
tm "WireNameMgr"
)
)
on &113
)
*904 (Wire
uid 1442,0
shape (OrthoPolyLine
uid 1443,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "204750,-8000,220000,-8000"
pts [
"220000,-8000"
"204750,-8000"
]
)
end &677
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 1446,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1447,0
va (VaSet
)
xt "206000,-9000,212600,-8000"
st "sparein0 : (63:0)"
blo "206000,-8200"
tm "WireNameMgr"
)
)
on &141
)
*905 (Wire
uid 1448,0
shape (OrthoPolyLine
uid 1449,0
va (VaSet
vasetType 3
)
xt "169000,-36000,172250,-36000"
pts [
"169000,-36000"
"172250,-36000"
]
)
end &644
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 1452,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1453,0
va (VaSet
)
xt "170000,-37000,170700,-36000"
st "lo"
blo "170000,-36200"
tm "WireNameMgr"
)
)
on &113
)
*906 (Wire
uid 1454,0
optionalChildren [
*907 (BdJunction
uid 17196,0
ps "OnConnectorStrategy"
shape (Circle
uid 17197,0
va (VaSet
vasetType 1
)
xt "370600,56600,371400,57400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1455,0
va (VaSet
vasetType 3
)
xt "356750,57000,395000,57000"
pts [
"395000,57000"
"356750,57000"
]
)
start &25
end &442
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1456,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1457,0
va (VaSet
)
xt "358000,56000,361200,57000"
st "tx_sof_i"
blo "358000,56800"
tm "WireNameMgr"
)
)
on &244
)
*908 (Wire
uid 1458,0
shape (OrthoPolyLine
uid 1459,0
va (VaSet
vasetType 3
)
xt "204750,7000,220000,7000"
pts [
"220000,7000"
"204750,7000"
]
)
start &94
end &650
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1460,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1461,0
va (VaSet
)
xt "206000,6000,211100,7000"
st "tx_src_rdyb"
blo "206000,6800"
tm "WireNameMgr"
)
)
on &129
)
*909 (Wire
uid 1462,0
shape (OrthoPolyLine
uid 1463,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "116000,-25000,125000,-25000"
pts [
"125000,-25000"
"116000,-25000"
]
)
end &27
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1466,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1467,0
va (VaSet
)
xt "117000,-26000,122600,-25000"
st "ibfi_tx_dis_o"
blo "117000,-25200"
tm "WireNameMgr"
)
)
on &121
)
*910 (Wire
uid 1468,0
shape (OrthoPolyLine
uid 1469,0
va (VaSet
vasetType 3
)
xt "163000,176000,174250,176000"
pts [
"163000,176000"
"174250,176000"
]
)
start &103
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 1472,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1473,0
va (VaSet
)
xt "163000,175000,166700,176000"
st "usb_txe_i"
blo "163000,175800"
tm "WireNameMgr"
)
)
on &130
)
*911 (Wire
uid 1474,0
shape (OrthoPolyLine
uid 1475,0
va (VaSet
vasetType 3
)
xt "225000,0,263000,7000"
pts [
"256750,0"
"263000,0"
"263000,7000"
"225000,7000"
]
)
start &590
end &92
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1476,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1477,0
va (VaSet
)
xt "226000,6000,234700,7000"
st "rx_ll_src_rdyb_out_n"
blo "226000,6800"
tm "WireNameMgr"
)
)
on &124
)
*912 (Wire
uid 1478,0
shape (OrthoPolyLine
uid 1479,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "325000,64000,335250,64000"
pts [
"325000,64000"
"335250,64000"
]
)
end &439
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1482,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1483,0
va (VaSet
)
xt "326000,63000,333700,64000"
st "rx_src_mac : (47:0)"
blo "326000,63800"
tm "WireNameMgr"
)
)
on &426
)
*913 (Wire
uid 1506,0
shape (OrthoPolyLine
uid 1507,0
va (VaSet
vasetType 3
)
xt "130000,-41000,139250,-41000"
pts [
"130000,-41000"
"139250,-41000"
]
)
end &603
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 1510,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1511,0
va (VaSet
)
xt "131000,-42000,132000,-41000"
st "clk"
blo "131000,-41200"
tm "WireNameMgr"
)
)
on &706
)
*914 (Wire
uid 1512,0
shape (OrthoPolyLine
uid 1513,0
va (VaSet
vasetType 3
)
xt "169000,-34000,172250,-34000"
pts [
"169000,-34000"
"172250,-34000"
]
)
end &646
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 1516,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1517,0
va (VaSet
)
xt "170000,-35000,170700,-34000"
st "lo"
blo "170000,-34200"
tm "WireNameMgr"
)
)
on &113
)
*915 (Wire
uid 1532,0
shape (OrthoPolyLine
uid 1533,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "116000,-39000,125000,-39000"
pts [
"125000,-39000"
"116000,-39000"
]
)
end &20
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1536,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1537,0
va (VaSet
)
xt "117000,-40000,120100,-39000"
st "ibfi_txm"
blo "117000,-39200"
tm "WireNameMgr"
)
)
on &112
)
*916 (Wire
uid 1538,0
shape (OrthoPolyLine
uid 1539,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "161000,-2000,172250,-2000"
pts [
"161000,-2000"
"172250,-2000"
]
)
end &616
sat 16
eat 32
sty 1
sl "(1)"
stc 0
st 0
si 0
tg (WTG
uid 1542,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1543,0
va (VaSet
)
xt "162000,-3000,166600,-2000"
st "ibfi_rxp(1)"
blo "162000,-2200"
tm "WireNameMgr"
)
)
on &108
)
*917 (Wire
uid 1544,0
shape (OrthoPolyLine
uid 1545,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "161000,-4000,172250,-4000"
pts [
"172250,-4000"
"161000,-4000"
]
)
start &624
sat 32
eat 16
sty 1
sl "(1)"
stc 0
st 0
si 0
tg (WTG
uid 1548,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1549,0
va (VaSet
)
xt "162000,-5000,166600,-4000"
st "ibfi_txp(1)"
blo "162000,-4200"
tm "WireNameMgr"
)
)
on &117
)
*918 (Wire
uid 1550,0
shape (OrthoPolyLine
uid 1551,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "116000,-30000,125000,-30000"
pts [
"125000,-30000"
"116000,-30000"
]
)
end &737
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1554,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1555,0
va (VaSet
)
xt "117000,-31000,123200,-30000"
st "ibfi_moddef2_i"
blo "117000,-30200"
tm "WireNameMgr"
)
)
on &735
)
*919 (Wire
uid 1556,0
shape (OrthoPolyLine
uid 1557,0
va (VaSet
vasetType 3
)
xt "227000,-5000,236250,-5000"
pts [
"227000,-5000"
"236250,-5000"
]
)
end &586
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1560,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1561,0
va (VaSet
)
xt "228000,-6000,229000,-5000"
st "rst"
blo "228000,-5200"
tm "WireNameMgr"
)
)
on &221
)
*920 (Wire
uid 1562,0
shape (OrthoPolyLine
uid 1563,0
va (VaSet
vasetType 3
)
xt "169000,-31000,172250,-31000"
pts [
"169000,-31000"
"172250,-31000"
]
)
end &645
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 1566,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1567,0
va (VaSet
)
xt "170000,-32000,170700,-31000"
st "lo"
blo "170000,-31200"
tm "WireNameMgr"
)
)
on &113
)
*921 (Wire
uid 1568,0
shape (OrthoPolyLine
uid 1569,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "161000,-1000,172250,-1000"
pts [
"161000,-1000"
"172250,-1000"
]
)
end &617
sat 16
eat 32
sty 1
sl "(1)"
stc 0
st 0
si 0
tg (WTG
uid 1572,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1573,0
va (VaSet
)
xt "162000,-2000,166700,-1000"
st "ibfi_rxm(1)"
blo "162000,-1200"
tm "WireNameMgr"
)
)
on &120
)
*922 (Wire
uid 1574,0
shape (OrthoPolyLine
uid 1575,0
va (VaSet
vasetType 3
)
xt "163000,182000,174250,182000"
pts [
"174250,182000"
"163000,182000"
]
)
end &107
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1578,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1579,0
va (VaSet
)
xt "164000,181000,167700,182000"
st "usb_wr_o"
blo "164000,181800"
tm "WireNameMgr"
)
)
on &132
)
*923 (Wire
uid 1580,0
shape (OrthoPolyLine
uid 1581,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "161000,-38000,172250,-38000"
pts [
"161000,-38000"
"172250,-38000"
]
)
end &615
sat 16
eat 32
sty 1
sl "(0)"
stc 0
st 0
si 0
tg (WTG
uid 1584,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1585,0
va (VaSet
)
xt "162000,-39000,166700,-38000"
st "ibfi_rxm(0)"
blo "162000,-38200"
tm "WireNameMgr"
)
)
on &120
)
*924 (Wire
uid 1586,0
shape (OrthoPolyLine
uid 1587,0
va (VaSet
vasetType 3
)
xt "163000,180000,174250,180000"
pts [
"174250,180000"
"163000,180000"
]
)
end &106
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1590,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1591,0
va (VaSet
)
xt "164000,179000,167600,180000"
st "usb_rd_o"
blo "164000,179800"
tm "WireNameMgr"
)
)
on &131
)
*925 (Wire
uid 1592,0
shape (OrthoPolyLine
uid 1593,0
va (VaSet
vasetType 3
)
xt "204750,15000,209000,15000"
pts [
"209000,15000"
"204750,15000"
]
)
end &682
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 1596,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1597,0
va (VaSet
)
xt "206000,14000,206700,15000"
st "lo"
blo "206000,14800"
tm "WireNameMgr"
)
)
on &113
)
*926 (Wire
uid 1598,0
shape (OrthoPolyLine
uid 1599,0
va (VaSet
vasetType 3
)
xt "161000,-54000,172250,-54000"
pts [
"161000,-54000"
"172250,-54000"
]
)
start &17
end &683
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1600,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1601,0
va (VaSet
)
xt "162000,-55000,163000,-54000"
st "clk"
blo "162000,-54200"
tm "WireNameMgr"
)
)
on &706
)
*927 (Wire
uid 1608,0
shape (OrthoPolyLine
uid 1609,0
va (VaSet
vasetType 3
)
xt "204750,-33000,219250,-33000"
pts [
"204750,-33000"
"219250,-33000"
]
)
start &669
end &495
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1610,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1611,0
va (VaSet
)
xt "206000,-34000,214200,-33000"
st "txll_dst_rdy_sfa_int"
blo "206000,-33200"
tm "WireNameMgr"
)
)
on &486
)
*928 (Wire
uid 1612,0
shape (OrthoPolyLine
uid 1613,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "163000,184000,174250,184000"
pts [
"174250,184000"
"163000,184000"
]
)
end &105
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1616,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1617,0
va (VaSet
)
xt "164000,183000,167500,184000"
st "usb_d_io"
blo "164000,183800"
tm "WireNameMgr"
)
)
on &133
)
*929 (Wire
uid 1618,0
shape (OrthoPolyLine
uid 1619,0
va (VaSet
vasetType 3
)
xt "204750,16000,209000,16000"
pts [
"209000,16000"
"204750,16000"
]
)
end &681
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 1622,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1623,0
va (VaSet
)
xt "206000,15000,206700,16000"
st "lo"
blo "206000,15800"
tm "WireNameMgr"
)
)
on &113
)
*930 (Wire
uid 1634,0
shape (OrthoPolyLine
uid 1635,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "161000,7000,172250,7000"
pts [
"172250,7000"
"161000,7000"
]
)
start &627
sat 32
eat 16
sty 1
sl "(1)"
stc 0
st 0
si 0
tg (WTG
uid 1638,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1639,0
va (VaSet
)
xt "162000,6000,169600,7000"
st "ibfi_moddef1_o(1)"
blo "162000,6800"
tm "WireNameMgr"
)
)
on &109
)
*931 (Wire
uid 1640,0
shape (OrthoPolyLine
uid 1641,0
va (VaSet
vasetType 3
)
xt "228750,-29000,237000,-29000"
pts [
"237000,-29000"
"228750,-29000"
]
)
end &490
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1642,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1643,0
va (VaSet
)
xt "230000,-30000,235100,-29000"
st "txll_eof_net"
blo "230000,-29200"
tm "WireNameMgr"
)
)
on &251
)
*932 (Wire
uid 1644,0
shape (OrthoPolyLine
uid 1645,0
va (VaSet
vasetType 3
)
xt "385000,47000,395000,47000"
pts [
"395000,47000"
"385000,47000"
]
)
start &23
end &462
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1646,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1647,0
va (VaSet
)
xt "386000,46000,391300,47000"
st "tx_fifo_rst_i"
blo "386000,46800"
tm "WireNameMgr"
)
)
on &249
)
*933 (Wire
uid 1648,0
shape (OrthoPolyLine
uid 1649,0
va (VaSet
vasetType 3
)
xt "225000,-1000,236250,-1000"
pts [
"225000,-1000"
"236250,-1000"
]
)
start &44
end &584
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1650,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1651,0
va (VaSet
)
xt "226000,-2000,232600,-1000"
st "rx_ll_eofb_in_n"
blo "226000,-1200"
tm "WireNameMgr"
)
)
on &134
)
*934 (Wire
uid 1652,0
shape (OrthoPolyLine
uid 1653,0
va (VaSet
vasetType 3
)
xt "161000,-51000,172250,-51000"
pts [
"161000,-51000"
"172250,-51000"
]
)
start &18
end &608
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1654,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1655,0
va (VaSet
)
xt "162000,-52000,164500,-51000"
st "refclk1"
blo "162000,-51200"
tm "WireNameMgr"
)
)
on &135
)
*935 (Wire
uid 1656,0
shape (OrthoPolyLine
uid 1657,0
va (VaSet
vasetType 3
)
xt "228750,-31000,237000,-31000"
pts [
"237000,-31000"
"228750,-31000"
]
)
end &488
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1658,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1659,0
va (VaSet
)
xt "230000,-32000,236700,-31000"
st "txll_src_rdy_net"
blo "230000,-31200"
tm "WireNameMgr"
)
)
on &252
)
*936 (Wire
uid 1660,0
shape (OrthoPolyLine
uid 1661,0
va (VaSet
vasetType 3
)
xt "225000,-2000,236250,-2000"
pts [
"225000,-2000"
"236250,-2000"
]
)
start &34
end &587
ss 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1662,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1663,0
va (VaSet
)
xt "226000,-3000,232600,-2000"
st "rx_ll_sofb_in_n"
blo "226000,-2200"
tm "WireNameMgr"
)
)
on &136
)
*937 (Wire
uid 1664,0
shape (OrthoPolyLine
uid 1665,0
va (VaSet
vasetType 3
)
xt "204750,-2000,220000,-2000"
pts [
"204750,-2000"
"220000,-2000"
]
)
start &665
end &32
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1666,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1667,0
va (VaSet
)
xt "206000,-3000,209000,-2000"
st "rx_sofb"
blo "206000,-2200"
tm "WireNameMgr"
)
)
on &137
)
*938 (Wire
uid 1668,0
shape (OrthoPolyLine
uid 1669,0
va (VaSet
vasetType 3
)
xt "204750,4000,212000,4000"
pts [
"212000,4000"
"208000,4000"
"204750,4000"
]
)
end &618
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 1672,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1673,0
va (VaSet
)
xt "206000,3000,207000,4000"
st "clk"
blo "206000,3800"
tm "WireNameMgr"
)
)
on &706
)
*939 (Wire
uid 1678,0
shape (OrthoPolyLine
uid 1679,0
va (VaSet
vasetType 3
)
xt "130000,-42000,139250,-42000"
pts [
"130000,-42000"
"139250,-42000"
]
)
end &601
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 1682,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1683,0
va (VaSet
)
xt "131000,-43000,132000,-42000"
st "rst"
blo "131000,-42200"
tm "WireNameMgr"
)
)
on &221
)
*940 (Wire
uid 1690,0
shape (OrthoPolyLine
uid 1691,0
va (VaSet
vasetType 3
)
xt "161000,-55000,172250,-55000"
pts [
"161000,-55000"
"172250,-55000"
]
)
start &16
end &695
es 0
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1692,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1693,0
va (VaSet
)
xt "162000,-56000,163900,-55000"
st "init_i"
blo "162000,-55200"
tm "WireNameMgr"
)
)
on &732
)
*941 (Wire
uid 1694,0
shape (OrthoPolyLine
uid 1695,0
va (VaSet
vasetType 3
)
xt "225000,0,236250,0"
pts [
"225000,0"
"236250,0"
]
)
start &54
end &589
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1696,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1697,0
va (VaSet
)
xt "226000,-1000,234200,0"
st "rx_ll_src_rdyb_in_n"
blo "226000,-200"
tm "WireNameMgr"
)
)
on &138
)
*942 (Wire
uid 1698,0
shape (OrthoPolyLine
uid 1699,0
va (VaSet
vasetType 3
)
xt "225000,1000,236250,1000"
pts [
"225000,1000"
"236250,1000"
]
)
start &63
end &583
ss 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1700,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1701,0
va (VaSet
)
xt "227000,0,235300,1000"
st "rx_ll_dst_rdyb_in_n"
blo "227000,800"
tm "WireNameMgr"
)
)
on &119
)
*943 (Wire
uid 1710,0
shape (OrthoPolyLine
uid 1711,0
va (VaSet
vasetType 3
)
xt "204750,0,220000,0"
pts [
"204750,0"
"220000,0"
]
)
start &663
end &52
ss 0
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1712,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1713,0
va (VaSet
)
xt "206000,-1000,211100,0"
st "rx_src_rdyb"
blo "206000,-200"
tm "WireNameMgr"
)
)
on &143
)
*944 (Wire
uid 1718,0
shape (OrthoPolyLine
uid 1719,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "204750,3000,236250,3000"
pts [
"204750,3000"
"236250,3000"
]
)
start &623
end &581
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 1720,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1721,0
va (VaSet
)
xt "226000,2000,232300,3000"
st "rx_datab : (7:0)"
blo "226000,2800"
tm "WireNameMgr"
)
)
on &139
)
*945 (Wire
uid 1722,0
shape (OrthoPolyLine
uid 1723,0
va (VaSet
vasetType 3
)
xt "204750,6000,220000,6000"
pts [
"220000,6000"
"204750,6000"
]
)
start &84
end &648
ss 0
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1724,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1725,0
va (VaSet
)
xt "206000,5000,209000,6000"
st "tx_eofb"
blo "206000,5800"
tm "WireNameMgr"
)
)
on &140
)
*946 (Wire
uid 1726,0
shape (OrthoPolyLine
uid 1727,0
va (VaSet
vasetType 3
)
xt "204750,24000,216000,24000"
pts [
"216000,24000"
"204750,24000"
]
)
end &630
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 1730,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1731,0
va (VaSet
)
xt "206000,23000,206700,24000"
st "lo"
blo "206000,23800"
tm "WireNameMgr"
)
)
on &113
)
*947 (Wire
uid 1752,0
shape (OrthoPolyLine
uid 1753,0
va (VaSet
vasetType 3
)
xt "204750,-13000,208000,-13000"
pts [
"208000,-13000"
"204750,-13000"
]
)
end &628
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 1756,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1757,0
va (VaSet
)
xt "206000,-14000,206700,-13000"
st "lo"
blo "206000,-13200"
tm "WireNameMgr"
)
)
on &113
)
*948 (Wire
uid 1758,0
shape (OrthoPolyLine
uid 1759,0
va (VaSet
vasetType 3
)
xt "204750,-12000,208000,-12000"
pts [
"208000,-12000"
"204750,-12000"
]
)
end &629
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 1762,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1763,0
va (VaSet
)
xt "206000,-13000,206700,-12000"
st "lo"
blo "206000,-12200"
tm "WireNameMgr"
)
)
on &113
)
*949 (Wire
uid 1784,0
shape (OrthoPolyLine
uid 1785,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "204750,12000,216000,12000"
pts [
"204750,12000"
"216000,12000"
]
)
start &652
end &101
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 1786,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1787,0
va (VaSet
)
xt "206000,11000,215900,12000"
st "stat_word_sfb_o : (63:0)"
blo "206000,11800"
tm "WireNameMgr"
)
)
on &476
)
*950 (Wire
uid 1788,0
shape (OrthoPolyLine
uid 1789,0
va (VaSet
vasetType 3
)
xt "204750,-1000,220000,-1000"
pts [
"204750,-1000"
"220000,-1000"
]
)
start &654
end &42
ss 0
es 0
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1790,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1791,0
va (VaSet
)
xt "206000,-2000,209000,-1000"
st "rx_eofb"
blo "206000,-1200"
tm "WireNameMgr"
)
)
on &142
)
*951 (Wire
uid 1802,0
shape (OrthoPolyLine
uid 1803,0
va (VaSet
vasetType 3
)
xt "204750,5000,220000,5000"
pts [
"220000,5000"
"204750,5000"
]
)
start &74
end &647
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1804,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1805,0
va (VaSet
)
xt "206000,4000,209000,5000"
st "tx_sofb"
blo "206000,4800"
tm "WireNameMgr"
)
)
on &144
)
*952 (Wire
uid 1806,0
shape (OrthoPolyLine
uid 1807,0
va (VaSet
vasetType 3
)
xt "204750,25000,217000,25000"
pts [
"217000,25000"
"204750,25000"
]
)
end &631
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 1810,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1811,0
va (VaSet
)
xt "206000,24000,206700,25000"
st "lo"
blo "206000,24800"
tm "WireNameMgr"
)
)
on &113
)
*953 (Wire
uid 3488,0
shape (OrthoPolyLine
uid 3489,0
va (VaSet
vasetType 3
)
xt "202750,90000,217000,90000"
pts [
"202750,90000"
"217000,90000"
]
)
start &565
end &745
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3490,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3491,0
va (VaSet
)
xt "204000,89000,208100,90000"
st "marv_md_i"
blo "204000,89800"
tm "WireNameMgr"
)
)
on &742
)
*954 (Wire
uid 3498,0
shape (OrthoPolyLine
uid 3499,0
va (VaSet
vasetType 3
)
xt "202750,126000,219000,126000"
pts [
"202750,126000"
"219000,126000"
]
)
start &520
end &311
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3500,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3501,0
va (VaSet
)
xt "204000,125000,211400,126000"
st "rxll_dst_rdy_cu_n"
blo "204000,125800"
tm "WireNameMgr"
)
)
on &272
)
*955 (Wire
uid 3508,0
shape (OrthoPolyLine
uid 3509,0
va (VaSet
vasetType 3
)
xt "200000,66000,211000,66000"
pts [
"200000,66000"
"211000,66000"
]
)
start &161
end &192
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3510,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3511,0
va (VaSet
)
xt "200000,65000,206300,66000"
st "gmii_gtx_clk_o"
blo "200000,65800"
tm "WireNameMgr"
)
)
on &197
)
*956 (Wire
uid 3512,0
shape (OrthoPolyLine
uid 3513,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "159000,78000,170250,78000"
pts [
"159000,78000"
"170250,78000"
]
)
start &156
end &547
ss 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3514,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3515,0
va (VaSet
)
xt "161000,77000,165500,78000"
st "gmii_rxd_i"
blo "161000,77800"
tm "WireNameMgr"
)
)
on &198
)
*957 (Wire
uid 3516,0
shape (OrthoPolyLine
uid 3517,0
va (VaSet
vasetType 3
)
xt "159000,79000,170250,79000"
pts [
"159000,79000"
"170250,79000"
]
)
start &155
end &548
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3518,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3519,0
va (VaSet
)
xt "161000,78000,166500,79000"
st "gmii_rx_dv_i"
blo "161000,78800"
tm "WireNameMgr"
)
)
on &199
)
*958 (Wire
uid 3520,0
shape (OrthoPolyLine
uid 3521,0
va (VaSet
vasetType 3
)
xt "159000,80000,170250,80000"
pts [
"159000,80000"
"170250,80000"
]
)
start &152
end &549
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3522,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3523,0
va (VaSet
)
xt "161000,79000,166200,80000"
st "gmii_rx_er_i"
blo "161000,79800"
tm "WireNameMgr"
)
)
on &200
)
*959 (Wire
uid 3524,0
shape (OrthoPolyLine
uid 3525,0
va (VaSet
vasetType 3
)
xt "159000,81000,170250,81000"
pts [
"159000,81000"
"170250,81000"
]
)
start &154
end &550
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3526,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3527,0
va (VaSet
)
xt "161000,80000,166500,81000"
st "gmii_rx_clk_i"
blo "161000,80800"
tm "WireNameMgr"
)
)
on &201
)
*960 (Wire
uid 3528,0
shape (OrthoPolyLine
uid 3529,0
va (VaSet
vasetType 3
)
xt "159000,82000,170250,82000"
pts [
"159000,82000"
"170250,82000"
]
)
start &157
end &554
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3530,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3531,0
va (VaSet
)
xt "161000,81000,165300,82000"
st "gmii_col_i"
blo "161000,81800"
tm "WireNameMgr"
)
)
on &202
)
*961 (Wire
uid 3532,0
shape (OrthoPolyLine
uid 3533,0
va (VaSet
vasetType 3
)
xt "159000,83000,170250,83000"
pts [
"159000,83000"
"170250,83000"
]
)
start &153
end &555
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3534,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3535,0
va (VaSet
)
xt "161000,82000,165300,83000"
st "gmii_crs_i"
blo "161000,82800"
tm "WireNameMgr"
)
)
on &203
)
*962 (Wire
uid 3560,0
shape (OrthoPolyLine
uid 3561,0
va (VaSet
vasetType 3
)
xt "165000,140000,170250,140000"
pts [
"165000,140000"
"170250,140000"
]
)
end &553
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3564,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3565,0
va (VaSet
)
xt "167000,139000,168000,140000"
st "rst"
blo "167000,139800"
tm "WireNameMgr"
)
)
on &221
)
*963 (Wire
uid 3572,0
shape (OrthoPolyLine
uid 3573,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "202750,117000,232000,117000"
pts [
"202750,117000"
"232000,117000"
]
)
start &516
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3574,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3575,0
va (VaSet
)
xt "204000,116000,209100,117000"
st "rxll_data_cu"
blo "204000,116800"
tm "WireNameMgr"
)
)
on &268
)
*964 (Wire
uid 3576,0
shape (OrthoPolyLine
uid 3577,0
va (VaSet
vasetType 3
)
xt "202750,123000,219000,123000"
pts [
"202750,123000"
"219000,123000"
]
)
start &517
end &279
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3578,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3579,0
va (VaSet
)
xt "204000,122000,209700,123000"
st "rxll_sof_cu_n"
blo "204000,122800"
tm "WireNameMgr"
)
)
on &269
)
*965 (Wire
uid 3580,0
shape (OrthoPolyLine
uid 3581,0
va (VaSet
vasetType 3
)
xt "202750,124000,219000,124000"
pts [
"202750,124000"
"219000,124000"
]
)
start &518
end &289
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3582,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3583,0
va (VaSet
)
xt "204000,123000,209700,124000"
st "rxll_eof_cu_n"
blo "204000,123800"
tm "WireNameMgr"
)
)
on &270
)
*966 (Wire
uid 3584,0
shape (OrthoPolyLine
uid 3585,0
va (VaSet
vasetType 3
)
xt "202750,125000,219000,125000"
pts [
"202750,125000"
"219000,125000"
]
)
start &519
end &299
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3586,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3587,0
va (VaSet
)
xt "204000,124000,211300,125000"
st "rxll_src_rdy_cu_n"
blo "204000,124800"
tm "WireNameMgr"
)
)
on &271
)
*967 (Wire
uid 3606,0
shape (OrthoPolyLine
uid 3607,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "202750,104000,218000,104000"
pts [
"202750,104000"
"218000,104000"
]
)
start &531
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3610,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3611,0
va (VaSet
)
xt "204000,103000,214200,104000"
st "EMAC0CLIENTRXSTATS"
blo "204000,103800"
tm "WireNameMgr"
)
)
on &204
)
*968 (Wire
uid 3612,0
shape (OrthoPolyLine
uid 3613,0
va (VaSet
vasetType 3
)
xt "202750,105000,218000,105000"
pts [
"202750,105000"
"218000,105000"
]
)
start &532
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3616,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3617,0
va (VaSet
)
xt "204000,104000,215900,105000"
st "EMAC0CLIENTRXSTATSVLD"
blo "204000,104800"
tm "WireNameMgr"
)
)
on &205
)
*969 (Wire
uid 3618,0
shape (OrthoPolyLine
uid 3619,0
va (VaSet
vasetType 3
)
xt "202750,106000,218000,106000"
pts [
"202750,106000"
"218000,106000"
]
)
start &533
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3622,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3623,0
va (VaSet
)
xt "203000,105000,217100,106000"
st "EMAC0CLIENTRXSTATSBYTEVLD"
blo "203000,105800"
tm "WireNameMgr"
)
)
on &206
)
*970 (Wire
uid 3636,0
shape (OrthoPolyLine
uid 3637,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "148000,97000,170250,97000"
pts [
"148000,97000"
"170250,97000"
]
)
start &147
end &534
sat 2
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3640,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3641,0
va (VaSet
)
xt "149000,96000,160600,97000"
st "CLIENTEMAC0TXIFGDELAY"
blo "149000,96800"
tm "WireNameMgr"
)
)
on &207
)
*971 (Wire
uid 3642,0
shape (OrthoPolyLine
uid 3643,0
va (VaSet
vasetType 3
)
xt "202750,107000,218000,107000"
pts [
"202750,107000"
"218000,107000"
]
)
start &535
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3646,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3647,0
va (VaSet
)
xt "204000,106000,214000,107000"
st "EMAC0CLIENTTXSTATS"
blo "204000,106800"
tm "WireNameMgr"
)
)
on &208
)
*972 (Wire
uid 3648,0
shape (OrthoPolyLine
uid 3649,0
va (VaSet
vasetType 3
)
xt "202750,108000,218000,108000"
pts [
"202750,108000"
"218000,108000"
]
)
start &536
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3652,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3653,0
va (VaSet
)
xt "204000,107000,215700,108000"
st "EMAC0CLIENTTXSTATSVLD"
blo "204000,107800"
tm "WireNameMgr"
)
)
on &209
)
*973 (Wire
uid 3654,0
shape (OrthoPolyLine
uid 3655,0
va (VaSet
vasetType 3
)
xt "202750,109000,218000,109000"
pts [
"202750,109000"
"218000,109000"
]
)
start &537
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3658,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3659,0
va (VaSet
)
xt "203000,108000,216900,109000"
st "EMAC0CLIENTTXSTATSBYTEVLD"
blo "203000,108800"
tm "WireNameMgr"
)
)
on &210
)
*974 (Wire
uid 3660,0
shape (OrthoPolyLine
uid 3661,0
va (VaSet
vasetType 3
)
xt "148000,98000,170250,98000"
pts [
"148000,98000"
"170250,98000"
]
)
start &147
end &538
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3664,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3665,0
va (VaSet
)
xt "149000,97000,160200,98000"
st "CLIENTEMAC0PAUSEREQ"
blo "149000,97800"
tm "WireNameMgr"
)
)
on &211
)
*975 (Wire
uid 3666,0
shape (OrthoPolyLine
uid 3667,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "148000,99000,170250,99000"
pts [
"148000,99000"
"170250,99000"
]
)
start &147
end &539
sat 2
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3670,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3671,0
va (VaSet
)
xt "149000,98000,160100,99000"
st "CLIENTEMAC0PAUSEVAL"
blo "149000,98800"
tm "WireNameMgr"
)
)
on &212
)
*976 (Wire
uid 3672,0
shape (OrthoPolyLine
uid 3673,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "202750,78000,217000,78000"
pts [
"202750,78000"
"217000,78000"
]
)
start &543
end &196
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3674,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3675,0
va (VaSet
)
xt "203000,77000,207800,78000"
st "gmii_txd_o"
blo "203000,77800"
tm "WireNameMgr"
)
)
on &213
)
*977 (Wire
uid 3676,0
shape (OrthoPolyLine
uid 3677,0
va (VaSet
vasetType 3
)
xt "202750,79000,217000,79000"
pts [
"202750,79000"
"217000,79000"
]
)
start &544
end &195
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3678,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3679,0
va (VaSet
)
xt "203000,78000,208700,79000"
st "gmii_tx_en_o"
blo "203000,78800"
tm "WireNameMgr"
)
)
on &214
)
*978 (Wire
uid 3680,0
shape (OrthoPolyLine
uid 3681,0
va (VaSet
vasetType 3
)
xt "202750,80000,217000,80000"
pts [
"202750,80000"
"217000,80000"
]
)
start &545
end &194
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3682,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3683,0
va (VaSet
)
xt "203000,79000,208500,80000"
st "gmii_tx_er_o"
blo "203000,79800"
tm "WireNameMgr"
)
)
on &215
)
*979 (Wire
uid 3684,0
shape (OrthoPolyLine
uid 3685,0
va (VaSet
vasetType 3
)
xt "202750,76000,216000,76000"
pts [
"202750,76000"
"216000,76000"
]
)
start &546
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3688,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3689,0
va (VaSet
)
xt "203000,75000,208800,76000"
st "gmii_tx_clk_o"
blo "203000,75800"
tm "WireNameMgr"
)
)
on &216
)
*980 (Wire
uid 3690,0
shape (OrthoPolyLine
uid 3691,0
va (VaSet
vasetType 3
)
xt "202750,89000,217000,89000"
pts [
"202750,89000"
"217000,89000"
]
)
start &564
end &193
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3692,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3693,0
va (VaSet
)
xt "204000,88000,209300,89000"
st "marv_mdc_o"
blo "204000,88800"
tm "WireNameMgr"
)
)
on &217
)
*981 (Wire
uid 3694,0
shape (OrthoPolyLine
uid 3695,0
va (VaSet
vasetType 3
)
xt "202750,91000,217000,91000"
pts [
"202750,91000"
"217000,91000"
]
)
start &566
end &741
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3696,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3697,0
va (VaSet
)
xt "204000,90000,208400,91000"
st "marv_md_o"
blo "204000,90800"
tm "WireNameMgr"
)
)
on &743
)
*982 (Wire
uid 3698,0
shape (OrthoPolyLine
uid 3699,0
va (VaSet
vasetType 3
)
xt "202750,92000,217000,92000"
pts [
"202750,92000"
"217000,92000"
]
)
start &567
end &740
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3700,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3701,0
va (VaSet
)
xt "204000,91000,209200,92000"
st "marv_md_to"
blo "204000,91800"
tm "WireNameMgr"
)
)
on &744
)
*983 (Wire
uid 3722,0
shape (OrthoPolyLine
uid 3723,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "202750,136000,211000,136000"
pts [
"211000,136000"
"202750,136000"
]
)
end &524
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3724,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3725,0
va (VaSet
)
xt "203000,135000,208500,136000"
st "txll_data_net"
blo "203000,135800"
tm "WireNameMgr"
)
)
on &254
)
*984 (Wire
uid 3726,0
shape (OrthoPolyLine
uid 3727,0
va (VaSet
vasetType 3
)
xt "202750,133000,215250,133000"
pts [
"215250,133000"
"202750,133000"
]
)
start &507
end &525
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3728,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3729,0
va (VaSet
)
xt "203000,132000,208700,133000"
st "txll_sof_cu_n"
blo "203000,132800"
tm "WireNameMgr"
)
)
on &275
)
*985 (Wire
uid 3730,0
shape (OrthoPolyLine
uid 3731,0
va (VaSet
vasetType 3
)
xt "202750,134000,215250,134000"
pts [
"215250,134000"
"202750,134000"
]
)
start &505
end &526
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3732,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3733,0
va (VaSet
)
xt "203000,133000,208700,134000"
st "txll_eof_cu_n"
blo "203000,133800"
tm "WireNameMgr"
)
)
on &274
)
*986 (Wire
uid 3734,0
shape (OrthoPolyLine
uid 3735,0
va (VaSet
vasetType 3
)
xt "202750,132000,215250,132000"
pts [
"215250,132000"
"202750,132000"
]
)
start &509
end &527
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3736,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3737,0
va (VaSet
)
xt "203000,131000,210300,132000"
st "txll_src_rdy_cu_n"
blo "203000,131800"
tm "WireNameMgr"
)
)
on &276
)
*987 (Wire
uid 3738,0
shape (OrthoPolyLine
uid 3739,0
va (VaSet
vasetType 3
)
xt "165000,114000,170250,114000"
pts [
"165000,114000"
"170250,114000"
]
)
end &551
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3742,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3743,0
va (VaSet
)
xt "166000,113000,167000,114000"
st "clk"
blo "166000,113800"
tm "WireNameMgr"
)
)
on &706
)
*988 (Wire
uid 3744,0
shape (OrthoPolyLine
uid 3745,0
va (VaSet
vasetType 3
)
xt "202750,130000,211000,130000"
pts [
"211000,130000"
"202750,130000"
]
)
end &522
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3748,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3749,0
va (VaSet
)
xt "204000,129000,205000,130000"
st "clk"
blo "204000,129800"
tm "WireNameMgr"
)
)
on &706
)
*989 (Wire
uid 3750,0
shape (OrthoPolyLine
uid 3751,0
va (VaSet
vasetType 3
)
xt "200000,62000,211000,62000"
pts [
"200000,62000"
"211000,62000"
]
)
start &172
end &191
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3752,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3753,0
va (VaSet
)
xt "200000,61000,205700,62000"
st "marv_coma_o"
blo "200000,61800"
tm "WireNameMgr"
)
)
on &218
)
*990 (Wire
uid 3754,0
shape (OrthoPolyLine
uid 3755,0
va (VaSet
vasetType 3
)
xt "200000,64000,211000,64000"
pts [
"200000,64000"
"211000,64000"
]
)
start &183
end &190
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3756,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3757,0
va (VaSet
)
xt "200000,63000,206100,64000"
st "marv_reset_no"
blo "200000,63800"
tm "WireNameMgr"
)
)
on &219
)
*991 (Wire
uid 3758,0
shape (OrthoPolyLine
uid 3759,0
va (VaSet
vasetType 3
)
xt "127000,78000,142000,78000"
pts [
"127000,78000"
"142000,78000"
]
)
start &146
es 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3762,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3763,0
va (VaSet
)
xt "133000,77000,138000,78000"
st "marv_int_ni"
blo "133000,77800"
tm "WireNameMgr"
)
)
on &220
)
*992 (Wire
uid 3764,0
shape (OrthoPolyLine
uid 3765,0
va (VaSet
vasetType 3
)
xt "188000,66000,195000,66000"
pts [
"188000,66000"
"195000,66000"
]
)
end &159
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3768,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3769,0
va (VaSet
)
xt "190000,65000,192500,66000"
st "clk125"
blo "190000,65800"
tm "WireNameMgr"
)
)
on &110
)
*993 (Wire
uid 3770,0
shape (OrthoPolyLine
uid 3771,0
va (VaSet
vasetType 3
)
xt "188000,62000,195000,62000"
pts [
"188000,62000"
"195000,62000"
]
)
end &170
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3774,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3775,0
va (VaSet
)
xt "190000,61000,190700,62000"
st "lo"
blo "190000,61800"
tm "WireNameMgr"
)
)
on &113
)
*994 (Wire
uid 3776,0
shape (OrthoPolyLine
uid 3777,0
va (VaSet
vasetType 3
)
xt "188000,64000,195000,64000"
pts [
"188000,64000"
"195000,64000"
]
)
end &181
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3780,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3781,0
va (VaSet
)
xt "190000,63000,191000,64000"
st "rst"
blo "190000,63800"
tm "WireNameMgr"
)
)
on &221
)
*995 (Wire
uid 3782,0
shape (OrthoPolyLine
uid 3783,0
va (VaSet
vasetType 3
)
xt "165000,129000,170250,129000"
pts [
"165000,129000"
"170250,129000"
]
)
start &858
end &540
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3786,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3787,0
va (VaSet
)
xt "167000,128000,169500,129000"
st "clk125"
blo "167000,128800"
tm "WireNameMgr"
)
)
on &110
)
*996 (Wire
uid 3788,0
shape (OrthoPolyLine
uid 3789,0
va (VaSet
vasetType 3
)
xt "159000,76000,170250,76000"
pts [
"159000,76000"
"170250,76000"
]
)
start &237
end &552
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3792,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3793,0
va (VaSet
)
xt "161000,75000,165100,76000"
st "clk_idelay"
blo "161000,75800"
tm "WireNameMgr"
)
)
on &856
)
*997 (Wire
uid 3794,0
shape (OrthoPolyLine
uid 3795,0
va (VaSet
vasetType 3
)
xt "202750,139000,210000,139000"
pts [
"202750,139000"
"210000,139000"
]
)
start &570
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3798,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3799,0
va (VaSet
)
xt "204000,138000,206500,139000"
st "tx_ack"
blo "204000,138800"
tm "WireNameMgr"
)
)
on &222
)
*998 (Wire
uid 3800,0
shape (OrthoPolyLine
uid 3801,0
va (VaSet
vasetType 3
)
xt "202750,140000,210000,140000"
pts [
"202750,140000"
"210000,140000"
]
)
start &571
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3804,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3805,0
va (VaSet
)
xt "204000,139000,208900,140000"
st "tx_collision"
blo "204000,139800"
tm "WireNameMgr"
)
)
on &223
)
*999 (Wire
uid 3806,0
shape (OrthoPolyLine
uid 3807,0
va (VaSet
vasetType 3
)
xt "202750,143000,210000,143000"
pts [
"202750,143000"
"210000,143000"
]
)
start &574
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3810,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3811,0
va (VaSet
)
xt "204000,142000,209500,143000"
st "tx_retransmit"
blo "204000,142800"
tm "WireNameMgr"
)
)
on &224
)
*1000 (Wire
uid 3812,0
shape (OrthoPolyLine
uid 3813,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "202750,99000,218000,99000"
pts [
"202750,99000"
"218000,99000"
]
)
start &521
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3816,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3817,0
va (VaSet
)
xt "204000,98000,210200,99000"
st "rxll_fifo_status"
blo "204000,98800"
tm "WireNameMgr"
)
)
on &326
)
*1001 (Wire
uid 3818,0
shape (OrthoPolyLine
uid 3819,0
va (VaSet
vasetType 3
)
xt "159000,84000,170250,84000"
pts [
"159000,84000"
"170250,84000"
]
)
start &151
end &568
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3820,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3821,0
va (VaSet
)
xt "161000,83000,166000,84000"
st "mii_tx_clk_i"
blo "161000,83800"
tm "WireNameMgr"
)
)
on &225
)
*1002 (Wire
uid 3822,0
shape (OrthoPolyLine
uid 3823,0
va (VaSet
vasetType 3
)
xt "202750,138000,210000,138000"
pts [
"202750,138000"
"210000,138000"
]
)
start &569
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3826,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3827,0
va (VaSet
)
xt "204000,137000,209100,138000"
st "rx_overflow"
blo "204000,137800"
tm "WireNameMgr"
)
)
on &226
)
*1003 (Wire
uid 3828,0
shape (OrthoPolyLine
uid 3829,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "202750,141000,210000,141000"
pts [
"202750,141000"
"210000,141000"
]
)
start &572
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3832,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3833,0
va (VaSet
)
xt "203000,140000,209200,141000"
st "txll_fifo_status"
blo "203000,140800"
tm "WireNameMgr"
)
)
on &329
)
*1004 (Wire
uid 3834,0
shape (OrthoPolyLine
uid 3835,0
va (VaSet
vasetType 3
)
xt "202750,142000,210000,142000"
pts [
"202750,142000"
"210000,142000"
]
)
start &573
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3838,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3839,0
va (VaSet
)
xt "204000,141000,209100,142000"
st "tx_overflow"
blo "204000,141800"
tm "WireNameMgr"
)
)
on &227
)
*1005 (Wire
uid 3840,0
shape (OrthoPolyLine
uid 3841,0
va (VaSet
vasetType 3
)
xt "202750,121000,211000,121000"
pts [
"211000,121000"
"202750,121000"
]
)
end &514
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3844,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3845,0
va (VaSet
)
xt "204000,120000,205000,121000"
st "clk"
blo "204000,120800"
tm "WireNameMgr"
)
)
on &706
)
*1006 (Wire
uid 5091,0
shape (OrthoPolyLine
uid 5092,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "148000,88000,170250,88000"
pts [
"148000,88000"
"170250,88000"
]
)
start &228
end &560
sat 2
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 5097,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5098,0
va (VaSet
)
xt "149000,87000,158400,88000"
st "sm_host_opcode : (1:0)"
blo "149000,87800"
tm "WireNameMgr"
)
)
on &232
)
*1007 (Wire
uid 5099,0
shape (OrthoPolyLine
uid 5100,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "148000,90000,170250,90000"
pts [
"148000,90000"
"170250,90000"
]
)
start &228
end &556
sat 2
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 5105,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5106,0
va (VaSet
)
xt "149000,89000,157300,90000"
st "sm_host_addr : (9:0)"
blo "149000,89800"
tm "WireNameMgr"
)
)
on &233
)
*1008 (Wire
uid 5107,0
shape (OrthoPolyLine
uid 5108,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "148000,92000,170250,92000"
pts [
"148000,92000"
"170250,92000"
]
)
start &228
end &563
sat 2
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 5113,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5114,0
va (VaSet
)
xt "149000,91000,158600,92000"
st "sm_host_wrdata : (31:0)"
blo "149000,91800"
tm "WireNameMgr"
)
)
on &234
)
*1009 (Wire
uid 5115,0
shape (OrthoPolyLine
uid 5116,0
va (VaSet
vasetType 3
)
xt "148000,89000,170250,89000"
pts [
"148000,89000"
"170250,89000"
]
)
start &228
end &562
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 5121,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5122,0
va (VaSet
)
xt "149000,88000,154400,89000"
st "sm_host_req"
blo "149000,88800"
tm "WireNameMgr"
)
)
on &235
)
*1010 (Wire
uid 5123,0
shape (OrthoPolyLine
uid 5124,0
va (VaSet
vasetType 3
)
xt "148000,87000,170250,87000"
pts [
"148000,87000"
"170250,87000"
]
)
start &228
end &559
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 5129,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5130,0
va (VaSet
)
xt "149000,86000,155800,87000"
st "sm_host_miimsel"
blo "149000,86800"
tm "WireNameMgr"
)
)
on &236
)
*1011 (Wire
uid 5418,0
shape (OrthoPolyLine
uid 5419,0
va (VaSet
vasetType 3
)
xt "167000,86000,170250,86000"
pts [
"167000,86000"
"170250,86000"
]
)
end &557
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 5422,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5423,0
va (VaSet
)
xt "168000,85000,168700,86000"
st "lo"
blo "168000,85800"
tm "WireNameMgr"
)
)
on &113
)
*1012 (Wire
uid 6190,0
shape (OrthoPolyLine
uid 6191,0
va (VaSet
vasetType 3
)
xt "389000,1000,396000,1000"
pts [
"396000,1000"
"389000,1000"
]
)
start &238
end &450
es 0
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 6194,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6195,0
va (VaSet
)
xt "390000,0,395300,1000"
st "rx_fifo_rst_i"
blo "390000,800"
tm "WireNameMgr"
)
)
on &262
)
*1013 (Wire
uid 6196,0
shape (OrthoPolyLine
uid 6197,0
va (VaSet
vasetType 3
)
xt "385750,17000,395000,17000"
pts [
"385750,17000"
"390000,17000"
"395000,17000"
]
)
start &845
end &240
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 6200,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6201,0
va (VaSet
)
xt "387000,16000,390500,17000"
st "rx_eof_o"
blo "387000,16800"
tm "WireNameMgr"
)
)
on &264
)
*1014 (Wire
uid 6202,0
shape (OrthoPolyLine
uid 6203,0
va (VaSet
vasetType 3
)
xt "385750,15000,395000,15000"
pts [
"385750,15000"
"390000,15000"
"395000,15000"
]
)
start &852
end &241
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 6206,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6207,0
va (VaSet
)
xt "387000,14000,392600,15000"
st "rx_src_rdy_o"
blo "387000,14800"
tm "WireNameMgr"
)
)
on &265
)
*1015 (Wire
uid 6208,0
shape (OrthoPolyLine
uid 6209,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "385750,19000,395000,19000"
pts [
"385750,19000"
"390000,19000"
"395000,19000"
]
)
start &839
end &243
es 0
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 6212,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6213,0
va (VaSet
)
xt "387000,18000,394300,19000"
st "rx_data_o : (15:0)"
blo "387000,18800"
tm "WireNameMgr"
)
)
on &267
)
*1016 (Wire
uid 6214,0
shape (OrthoPolyLine
uid 6215,0
va (VaSet
vasetType 3
)
xt "385750,16000,395000,16000"
pts [
"385750,16000"
"390000,16000"
"395000,16000"
]
)
start &849
end &239
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 6218,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6219,0
va (VaSet
)
xt "387000,15000,390500,16000"
st "rx_sof_o"
blo "387000,15800"
tm "WireNameMgr"
)
)
on &263
)
*1017 (Wire
uid 6226,0
shape (OrthoPolyLine
uid 6227,0
va (VaSet
vasetType 3
)
xt "385750,18000,395000,18000"
pts [
"395000,18000"
"390000,18000"
"385750,18000"
]
)
start &242
end &842
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6230,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6231,0
va (VaSet
)
xt "387000,17000,392400,18000"
st "rx_dst_rdy_i"
blo "387000,17800"
tm "WireNameMgr"
)
)
on &266
)
*1018 (Wire
uid 6256,0
shape (OrthoPolyLine
uid 6257,0
va (VaSet
vasetType 3
)
xt "155000,19000,172250,19000"
pts [
"155000,19000"
"172250,19000"
]
)
end &691
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 6262,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6263,0
va (VaSet
)
xt "162000,18000,164100,19000"
st "rxfrst"
blo "162000,18800"
tm "WireNameMgr"
)
)
on &460
)
*1019 (Wire
uid 6264,0
shape (OrthoPolyLine
uid 6265,0
va (VaSet
vasetType 3
)
xt "204750,-37000,216250,-37000"
pts [
"204750,-37000"
"216250,-37000"
]
)
start &635
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 6270,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6271,0
va (VaSet
)
xt "206000,-38000,211000,-37000"
st "rxll_eof_sfa"
blo "206000,-37200"
tm "WireNameMgr"
)
)
on &256
)
*1020 (Wire
uid 6272,0
shape (OrthoPolyLine
uid 6273,0
va (VaSet
vasetType 3
)
xt "204750,-36000,216250,-36000"
pts [
"204750,-36000"
"216250,-36000"
]
)
start &636
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 6278,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6279,0
va (VaSet
)
xt "206000,-37000,212600,-36000"
st "rxll_src_rdy_sfa"
blo "206000,-36200"
tm "WireNameMgr"
)
)
on &257
)
*1021 (Wire
uid 6280,0
shape (OrthoPolyLine
uid 6281,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "204750,-34000,216250,-34000"
pts [
"204750,-34000"
"216250,-34000"
]
)
start &622
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 6286,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6287,0
va (VaSet
)
xt "206000,-35000,213800,-34000"
st "rxll_data_sfa : (7:0)"
blo "206000,-34200"
tm "WireNameMgr"
)
)
on &259
)
*1022 (Wire
uid 6288,0
shape (OrthoPolyLine
uid 6289,0
va (VaSet
vasetType 3
)
xt "204750,-38000,216250,-38000"
pts [
"204750,-38000"
"216250,-38000"
]
)
start &634
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 6294,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6295,0
va (VaSet
)
xt "206000,-39000,211000,-38000"
st "rxll_sof_sfa"
blo "206000,-38200"
tm "WireNameMgr"
)
)
on &255
)
*1023 (Wire
uid 6296,0
shape (OrthoPolyLine
uid 6297,0
va (VaSet
vasetType 3
)
xt "155000,18000,172250,18000"
pts [
"155000,18000"
"172250,18000"
]
)
end &684
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 6302,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6303,0
va (VaSet
)
xt "164000,17000,165000,18000"
st "clk"
blo "164000,17800"
tm "WireNameMgr"
)
)
on &706
)
*1024 (Wire
uid 6304,0
shape (OrthoPolyLine
uid 6305,0
va (VaSet
vasetType 3
)
xt "204750,-35000,216250,-35000"
pts [
"216250,-35000"
"204750,-35000"
]
)
end &637
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6310,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6311,0
va (VaSet
)
xt "206000,-36000,212700,-35000"
st "rxll_dst_rdy_sfa"
blo "206000,-35200"
tm "WireNameMgr"
)
)
on &258
)
*1025 (Wire
uid 6422,0
shape (OrthoPolyLine
uid 6423,0
va (VaSet
vasetType 3
)
xt "204750,-32000,216000,-32000"
pts [
"216000,-32000"
"204750,-32000"
]
)
end &613
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 6424,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6425,0
va (VaSet
)
xt "206000,-33000,207000,-32000"
st "clk"
blo "206000,-32200"
tm "WireNameMgr"
)
)
on &706
)
*1026 (Wire
uid 6490,0
shape (OrthoPolyLine
uid 6491,0
va (VaSet
vasetType 3
)
xt "204750,-18000,216000,-18000"
pts [
"204750,-18000"
"216000,-18000"
]
)
start &641
end &260
ss 0
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 6494,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6495,0
va (VaSet
)
xt "206000,-19000,211300,-18000"
st "led_linkup_o"
blo "206000,-18200"
tm "WireNameMgr"
)
)
on &261
)
*1027 (Wire
uid 6670,0
shape (OrthoPolyLine
uid 6671,0
va (VaSet
vasetType 3
)
xt "202750,135000,215250,135000"
pts [
"202750,135000"
"215250,135000"
]
)
start &528
end &501
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 6676,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6677,0
va (VaSet
)
xt "203000,134000,210400,135000"
st "txll_dst_rdy_cu_n"
blo "203000,134800"
tm "WireNameMgr"
)
)
on &273
)
*1028 (Wire
uid 6758,0
shape (OrthoPolyLine
uid 6759,0
va (VaSet
vasetType 3
)
xt "202750,127000,211000,127000"
pts [
"202750,127000"
"211000,127000"
]
)
start &542
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 6762,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6763,0
va (VaSet
)
xt "204000,126000,210600,127000"
st "tx_client_clk_cu"
blo "204000,126800"
tm "WireNameMgr"
)
)
on &277
)
*1029 (Wire
uid 6902,0
shape (OrthoPolyLine
uid 6903,0
va (VaSet
vasetType 3
)
xt "224000,126000,234000,126000"
pts [
"234000,126000"
"224000,126000"
]
)
end &309
ss 0
es 0
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 6908,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6909,0
va (VaSet
)
xt "225000,125000,231400,126000"
st "rxll_dst_rdy_cu"
blo "225000,125800"
tm "WireNameMgr"
)
)
on &318
)
*1030 (Wire
uid 6910,0
shape (OrthoPolyLine
uid 6911,0
va (VaSet
vasetType 3
)
xt "224000,123000,234000,123000"
pts [
"224000,123000"
"234000,123000"
]
)
start &281
es 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6916,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6917,0
va (VaSet
)
xt "225000,122000,229700,123000"
st "rxll_sof_cu"
blo "225000,122800"
tm "WireNameMgr"
)
)
on &321
)
*1031 (Wire
uid 6918,0
shape (OrthoPolyLine
uid 6919,0
va (VaSet
vasetType 3
)
xt "224000,124000,234000,124000"
pts [
"224000,124000"
"234000,124000"
]
)
start &291
ss 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6924,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6925,0
va (VaSet
)
xt "225000,123000,229700,124000"
st "rxll_eof_cu"
blo "225000,123800"
tm "WireNameMgr"
)
)
on &320
)
*1032 (Wire
uid 6926,0
shape (OrthoPolyLine
uid 6927,0
va (VaSet
vasetType 3
)
xt "224000,125000,234000,125000"
pts [
"224000,125000"
"234000,125000"
]
)
start &301
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6932,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6933,0
va (VaSet
)
xt "225000,124000,231300,125000"
st "rxll_src_rdy_cu"
blo "225000,124800"
tm "WireNameMgr"
)
)
on &319
)
*1033 (Wire
uid 7062,0
shape (OrthoPolyLine
uid 7063,0
va (VaSet
vasetType 3
)
xt "224750,135000,234000,135000"
pts [
"224750,135000"
"234000,135000"
]
)
start &502
es 0
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 7068,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7069,0
va (VaSet
)
xt "226000,134000,232400,135000"
st "txll_dst_rdy_cu"
blo "226000,134800"
tm "WireNameMgr"
)
)
on &401
)
*1034 (Wire
uid 7070,0
shape (OrthoPolyLine
uid 7071,0
va (VaSet
vasetType 3
)
xt "224750,133000,234000,133000"
pts [
"234000,133000"
"224750,133000"
]
)
end &506
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7076,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7077,0
va (VaSet
)
xt "226000,132000,231100,133000"
st "txll_sof_net"
blo "226000,132800"
tm "WireNameMgr"
)
)
on &250
)
*1035 (Wire
uid 7078,0
shape (OrthoPolyLine
uid 7079,0
va (VaSet
vasetType 3
)
xt "224750,134000,234000,134000"
pts [
"234000,134000"
"224750,134000"
]
)
end &504
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7084,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7085,0
va (VaSet
)
xt "226000,133000,231100,134000"
st "txll_eof_net"
blo "226000,133800"
tm "WireNameMgr"
)
)
on &251
)
*1036 (Wire
uid 7086,0
shape (OrthoPolyLine
uid 7087,0
va (VaSet
vasetType 3
)
xt "224750,132000,234000,132000"
pts [
"234000,132000"
"224750,132000"
]
)
end &508
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7092,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7093,0
va (VaSet
)
xt "226000,131000,232700,132000"
st "txll_src_rdy_net"
blo "226000,131800"
tm "WireNameMgr"
)
)
on &252
)
*1037 (Wire
uid 7102,0
shape (OrthoPolyLine
uid 7103,0
va (VaSet
vasetType 3
)
xt "202750,122000,211000,122000"
pts [
"211000,122000"
"202750,122000"
]
)
end &515
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7106,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7107,0
va (VaSet
)
xt "204000,121000,206100,122000"
st "rxfrst"
blo "204000,121800"
tm "WireNameMgr"
)
)
on &460
)
*1038 (Wire
uid 7599,0
shape (OrthoPolyLine
uid 7600,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "204750,-25000,216000,-25000"
pts [
"204750,-25000"
"216000,-25000"
]
)
start &639
end &474
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 7605,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7606,0
va (VaSet
)
xt "206000,-26000,215800,-25000"
st "stat_word_sfa_o : (63:0)"
blo "206000,-25200"
tm "WireNameMgr"
)
)
on &475
)
*1039 (Wire
uid 7702,0
shape (OrthoPolyLine
uid 7703,0
va (VaSet
vasetType 3
)
xt "202750,102000,218000,102000"
pts [
"202750,102000"
"218000,102000"
]
)
start &529
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7708,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7709,0
va (VaSet
)
xt "204000,101000,209700,102000"
st "rx_data_valid"
blo "204000,101800"
tm "WireNameMgr"
)
)
on &328
)
*1040 (Wire
uid 7710,0
shape (OrthoPolyLine
uid 7711,0
va (VaSet
vasetType 3
)
xt "202750,103000,218000,103000"
pts [
"202750,103000"
"218000,103000"
]
)
start &530
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7716,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7717,0
va (VaSet
)
xt "204000,102000,209600,103000"
st "rx_framedrop"
blo "204000,102800"
tm "WireNameMgr"
)
)
on &327
)
*1041 (Wire
uid 7734,0
shape (OrthoPolyLine
uid 7735,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "259000,120000,268000,120000"
pts [
"259000,120000"
"268000,120000"
]
)
start &322
end &477
sat 2
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7740,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7741,0
va (VaSet
)
xt "261000,119000,267600,120000"
st "stat_word_cu_o"
blo "261000,119800"
tm "WireNameMgr"
)
)
on &478
)
*1042 (Wire
uid 11708,0
shape (OrthoPolyLine
uid 11709,0
va (VaSet
vasetType 3
)
xt "163000,172000,167250,172000"
pts [
"163000,172000"
"167250,172000"
]
)
start &331
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 11712,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11713,0
va (VaSet
)
xt "163000,171000,165800,172000"
st "usb_clk"
blo "163000,171800"
tm "WireNameMgr"
)
)
on &707
)
*1043 (Wire
uid 11716,0
shape (OrthoPolyLine
uid 11717,0
va (VaSet
vasetType 3
)
xt "163000,171000,167000,171000"
pts [
"163000,171000"
"167000,171000"
]
)
start &330
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 11722,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11723,0
va (VaSet
)
xt "163000,170000,165800,171000"
st "usb_rst"
blo "163000,170800"
tm "WireNameMgr"
)
)
on &708
)
*1044 (Wire
uid 11744,0
shape (OrthoPolyLine
uid 11745,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "197750,176000,208000,176000"
pts [
"197750,176000"
"208000,176000"
]
)
sat 16
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 11748,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11749,0
va (VaSet
)
xt "199000,175000,207100,176000"
st "usb_rd_data : (15:0)"
blo "199000,175800"
tm "WireNameMgr"
)
)
on &332
)
*1045 (Wire
uid 11752,0
shape (OrthoPolyLine
uid 11753,0
va (VaSet
vasetType 3
)
xt "197750,182000,208000,182000"
pts [
"208000,182000"
"197750,182000"
]
)
sat 16
eat 16
st 0
sf 1
tg (WTG
uid 11756,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11757,0
va (VaSet
)
xt "199000,181000,203900,182000"
st "usb_wr_sof"
blo "199000,181800"
tm "WireNameMgr"
)
)
on &333
)
*1046 (Wire
uid 11760,0
shape (OrthoPolyLine
uid 11761,0
va (VaSet
vasetType 3
)
xt "197750,183000,208000,183000"
pts [
"208000,183000"
"197750,183000"
]
)
sat 16
eat 16
st 0
sf 1
tg (WTG
uid 11764,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11765,0
va (VaSet
)
xt "199000,182000,203900,183000"
st "usb_wr_eof"
blo "199000,182800"
tm "WireNameMgr"
)
)
on &334
)
*1047 (Wire
uid 11768,0
shape (OrthoPolyLine
uid 11769,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "197750,184000,208000,184000"
pts [
"208000,184000"
"197750,184000"
]
)
sat 16
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 11772,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11773,0
va (VaSet
)
xt "199000,183000,207200,184000"
st "usb_wr_data : (15:0)"
blo "199000,183800"
tm "WireNameMgr"
)
)
on &335
)
*1048 (Wire
uid 11776,0
shape (OrthoPolyLine
uid 11777,0
va (VaSet
vasetType 3
)
xt "197750,180000,208000,180000"
pts [
"208000,180000"
"197750,180000"
]
)
sat 16
eat 16
st 0
sf 1
tg (WTG
uid 11780,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11781,0
va (VaSet
)
xt "199000,179000,206500,180000"
st "usb_wrl_src_ready"
blo "199000,179800"
tm "WireNameMgr"
)
)
on &336
)
*1049 (Wire
uid 11784,0
shape (OrthoPolyLine
uid 11785,0
va (VaSet
vasetType 3
)
xt "197750,181000,208000,181000"
pts [
"197750,181000"
"208000,181000"
]
)
sat 16
eat 16
st 0
sf 1
tg (WTG
uid 11788,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11789,0
va (VaSet
)
xt "199000,180000,206400,181000"
st "usb_wr_dst_ready"
blo "199000,180800"
tm "WireNameMgr"
)
)
on &337
)
*1050 (Wire
uid 11792,0
shape (OrthoPolyLine
uid 11793,0
va (VaSet
vasetType 3
)
xt "197750,175000,208000,175000"
pts [
"197750,175000"
"208000,175000"
]
)
sat 16
eat 16
st 0
sf 1
tg (WTG
uid 11796,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11797,0
va (VaSet
)
xt "199000,174000,203800,175000"
st "usb_rd_eof"
blo "199000,174800"
tm "WireNameMgr"
)
)
on &338
)
*1051 (Wire
uid 11800,0
shape (OrthoPolyLine
uid 11801,0
va (VaSet
vasetType 3
)
xt "197750,174000,208000,174000"
pts [
"197750,174000"
"208000,174000"
]
)
sat 16
eat 16
st 0
sf 1
tg (WTG
uid 11804,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11805,0
va (VaSet
)
xt "199000,173000,203800,174000"
st "usb_rd_sof"
blo "199000,173800"
tm "WireNameMgr"
)
)
on &339
)
*1052 (Wire
uid 11816,0
shape (OrthoPolyLine
uid 11817,0
va (VaSet
vasetType 3
)
xt "197750,172000,208000,172000"
pts [
"208000,172000"
"197750,172000"
]
)
sat 16
eat 16
st 0
sf 1
tg (WTG
uid 11820,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11821,0
va (VaSet
)
xt "199000,171000,206300,172000"
st "usb_rd_dst_ready"
blo "199000,171800"
tm "WireNameMgr"
)
)
on &340
)
*1053 (Wire
uid 11824,0
shape (OrthoPolyLine
uid 11825,0
va (VaSet
vasetType 3
)
xt "197750,171000,208000,171000"
pts [
"197750,171000"
"208000,171000"
]
)
sat 16
eat 16
st 0
sf 1
tg (WTG
uid 11828,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11829,0
va (VaSet
)
xt "199000,170000,206200,171000"
st "usb_rd_src_ready"
blo "199000,170800"
tm "WireNameMgr"
)
)
on &341
)
*1054 (Wire
uid 11932,0
shape (OrthoPolyLine
uid 11933,0
va (VaSet
vasetType 3
)
xt "197750,170000,208000,170000"
pts [
"208000,170000"
"197750,170000"
]
)
sat 16
eat 16
st 0
sf 1
tg (WTG
uid 11936,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11937,0
va (VaSet
)
xt "199000,169000,200000,170000"
st "clk"
blo "199000,169800"
tm "WireNameMgr"
)
)
on &706
)
*1055 (Wire
uid 12500,0
shape (OrthoPolyLine
uid 12501,0
va (VaSet
vasetType 3
)
xt "301000,56000,335250,56000"
pts [
"335250,56000"
"301000,56000"
]
)
start &438
es 0
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 12506,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12507,0
va (VaSet
)
xt "302000,55000,308700,56000"
st "txll_src_rdy_net"
blo "302000,55800"
tm "WireNameMgr"
)
)
on &252
)
*1056 (Wire
uid 12524,0
shape (OrthoPolyLine
uid 12525,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "301000,60000,335250,60000"
pts [
"335250,60000"
"301000,60000"
]
)
start &434
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 12530,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12531,0
va (VaSet
)
xt "302000,59000,309900,60000"
st "txll_data_net : (7:0)"
blo "302000,59800"
tm "WireNameMgr"
)
)
on &254
)
*1057 (Wire
uid 12532,0
shape (OrthoPolyLine
uid 12533,0
va (VaSet
vasetType 3
)
xt "301000,66000,314000,66000"
pts [
"301000,66000"
"314000,66000"
]
)
end &343
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 12538,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12539,0
va (VaSet
)
xt "302000,65000,308700,66000"
st "txll_dst_rdy_sfa"
blo "302000,65800"
tm "WireNameMgr"
)
)
on &253
)
*1058 (Wire
uid 12540,0
shape (OrthoPolyLine
uid 12541,0
va (VaSet
vasetType 3
)
xt "301000,58000,335250,58000"
pts [
"335250,58000"
"301000,58000"
]
)
start &436
es 0
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 12546,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12547,0
va (VaSet
)
xt "302000,57000,307100,58000"
st "txll_eof_net"
blo "302000,57800"
tm "WireNameMgr"
)
)
on &251
)
*1059 (Wire
uid 12556,0
shape (OrthoPolyLine
uid 12557,0
va (VaSet
vasetType 3
)
xt "301000,57000,335250,57000"
pts [
"335250,57000"
"301000,57000"
]
)
start &437
es 0
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 12562,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12563,0
va (VaSet
)
xt "302000,56000,307100,57000"
st "txll_sof_net"
blo "302000,56800"
tm "WireNameMgr"
)
)
on &250
)
*1060 (Wire
uid 13466,0
shape (OrthoPolyLine
uid 13467,0
va (VaSet
vasetType 3
)
xt "301000,68000,314000,68000"
pts [
"301000,68000"
"314000,68000"
]
)
end &348
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 13472,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13473,0
va (VaSet
)
xt "302000,67000,308400,68000"
st "txll_dst_rdy_cu"
blo "302000,67800"
tm "WireNameMgr"
)
)
on &401
)
*1061 (Wire
uid 14588,0
shape (OrthoPolyLine
uid 14589,0
va (VaSet
vasetType 3
)
xt "318000,59000,335250,67000"
pts [
"318000,67000"
"321000,67000"
"321000,59000"
"335250,59000"
]
)
start &345
end &435
ss 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 14592,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14593,0
va (VaSet
)
xt "326000,58000,332800,59000"
st "txll_dst_rdy_net"
blo "326000,58800"
tm "WireNameMgr"
)
)
on &363
)
*1062 (Wire
uid 14596,0
shape (OrthoPolyLine
uid 14597,0
va (VaSet
vasetType 3
)
xt "308000,64000,316000,64000"
pts [
"308000,64000"
"316000,64000"
]
)
end &350
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 14600,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14601,0
va (VaSet
)
xt "309000,63000,315300,64000"
st "mode_copper_i"
blo "309000,63800"
tm "WireNameMgr"
)
)
on &400
)
*1063 (Wire
uid 14875,0
shape (OrthoPolyLine
uid 14876,0
va (VaSet
vasetType 3
)
xt "356750,69000,363000,69000"
pts [
"363000,69000"
"356750,69000"
]
)
sat 16
eat 16
st 0
sf 1
si 0
tg (WTG
uid 14879,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14880,0
va (VaSet
)
xt "358000,68000,359000,69000"
st "clk"
blo "358000,68800"
tm "WireNameMgr"
)
)
on &706
)
*1064 (Wire
uid 14889,0
shape (OrthoPolyLine
uid 14890,0
va (VaSet
vasetType 3
)
xt "356750,68000,363000,68000"
pts [
"363000,68000"
"356750,68000"
]
)
sat 16
eat 16
st 0
sf 1
si 0
tg (WTG
uid 14893,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14894,0
va (VaSet
)
xt "358000,67000,360100,68000"
st "txfrst"
blo "358000,67800"
tm "WireNameMgr"
)
)
on &472
)
*1065 (Wire
uid 14895,0
shape (OrthoPolyLine
uid 14896,0
va (VaSet
vasetType 3
)
xt "301000,74000,335250,74000"
pts [
"301000,74000"
"335250,74000"
]
)
sat 16
eat 16
st 0
sf 1
tg (WTG
uid 14899,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14900,0
va (VaSet
)
xt "302000,73000,309400,74000"
st "usb_wr_dst_ready"
blo "302000,73800"
tm "WireNameMgr"
)
)
on &337
)
*1066 (Wire
uid 14901,0
shape (OrthoPolyLine
uid 14902,0
va (VaSet
vasetType 3
)
xt "301000,72000,335250,72000"
pts [
"335250,72000"
"301000,72000"
]
)
sat 16
eat 16
st 0
sf 1
tg (WTG
uid 14905,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14906,0
va (VaSet
)
xt "302000,71000,306900,72000"
st "usb_wr_sof"
blo "302000,71800"
tm "WireNameMgr"
)
)
on &333
)
*1067 (Wire
uid 14907,0
shape (OrthoPolyLine
uid 14908,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "301000,75000,335250,75000"
pts [
"335250,75000"
"301000,75000"
]
)
sat 16
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 14911,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14912,0
va (VaSet
)
xt "302000,74000,310200,75000"
st "usb_wr_data : (15:0)"
blo "302000,74800"
tm "WireNameMgr"
)
)
on &335
)
*1068 (Wire
uid 14913,0
shape (OrthoPolyLine
uid 14914,0
va (VaSet
vasetType 3
)
xt "301000,71000,335250,71000"
pts [
"335250,71000"
"301000,71000"
]
)
sat 16
eat 16
st 0
sf 1
tg (WTG
uid 14917,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14918,0
va (VaSet
)
xt "302000,70000,309500,71000"
st "usb_wrl_src_ready"
blo "302000,70800"
tm "WireNameMgr"
)
)
on &336
)
*1069 (Wire
uid 14919,0
shape (OrthoPolyLine
uid 14920,0
va (VaSet
vasetType 3
)
xt "301000,73000,335250,73000"
pts [
"335250,73000"
"301000,73000"
]
)
sat 16
eat 16
st 0
sf 1
tg (WTG
uid 14923,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14924,0
va (VaSet
)
xt "302000,72000,306900,73000"
st "usb_wr_eof"
blo "302000,72800"
tm "WireNameMgr"
)
)
on &334
)
*1070 (Wire
uid 14925,0
shape (OrthoPolyLine
uid 14926,0
va (VaSet
vasetType 3
)
xt "356750,57000,371000,72000"
pts [
"371000,57000"
"371000,72000"
"356750,72000"
]
)
start &907
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 14929,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14930,0
va (VaSet
)
xt "358000,71000,361200,72000"
st "tx_sof_i"
blo "358000,71800"
tm "WireNameMgr"
)
)
on &244
)
*1071 (Wire
uid 14937,0
shape (OrthoPolyLine
uid 14938,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "356750,60000,373000,75000"
pts [
"373000,60000"
"373000,75000"
"356750,75000"
]
)
start &893
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 14941,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14942,0
va (VaSet
)
xt "358000,74000,365000,75000"
st "tx_data_i : (15:0)"
blo "358000,74800"
tm "WireNameMgr"
)
)
on &248
)
*1072 (Wire
uid 14943,0
shape (OrthoPolyLine
uid 14944,0
va (VaSet
vasetType 3
)
xt "356750,70000,383000,74000"
pts [
"356750,74000"
"375000,74000"
"375000,70000"
"383000,70000"
]
)
end &371
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 14947,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14948,0
va (VaSet
)
xt "378000,69000,384500,70000"
st "tx_dst_rdy_usb"
blo "378000,69800"
tm "WireNameMgr"
)
)
on &247
)
*1073 (Wire
uid 14949,0
shape (OrthoPolyLine
uid 14950,0
va (VaSet
vasetType 3
)
xt "356750,56000,370000,71000"
pts [
"370000,56000"
"370000,71000"
"356750,71000"
]
)
start &900
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 14953,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14954,0
va (VaSet
)
xt "358000,70000,363300,71000"
st "tx_src_rdy_i"
blo "358000,70800"
tm "WireNameMgr"
)
)
on &246
)
*1074 (Wire
uid 14955,0
shape (OrthoPolyLine
uid 14956,0
va (VaSet
vasetType 3
)
xt "356750,58000,372000,73000"
pts [
"372000,58000"
"372000,73000"
"356750,73000"
]
)
start &876
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 14959,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14960,0
va (VaSet
)
xt "358000,72000,361200,73000"
st "tx_eof_i"
blo "358000,72800"
tm "WireNameMgr"
)
)
on &245
)
*1075 (Wire
uid 15024,0
shape (OrthoPolyLine
uid 15025,0
va (VaSet
vasetType 3
)
xt "378000,66000,385000,66000"
pts [
"378000,66000"
"385000,66000"
"385000,66000"
]
)
end &373
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 15028,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15029,0
va (VaSet
)
xt "379000,65000,384000,66000"
st "mode_usb_i"
blo "379000,65800"
tm "WireNameMgr"
)
)
on &364
)
*1076 (Wire
uid 15032,0
shape (OrthoPolyLine
uid 15033,0
va (VaSet
vasetType 3
)
xt "356750,59000,383000,68000"
pts [
"356750,59000"
"375000,59000"
"375000,68000"
"383000,68000"
]
)
start &432
end &366
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 15036,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15037,0
va (VaSet
)
xt "378000,67000,384400,68000"
st "tx_dst_rdy_net"
blo "378000,67800"
tm "WireNameMgr"
)
)
on &386
)
*1077 (Wire
uid 15660,0
shape (OrthoPolyLine
uid 15661,0
va (VaSet
vasetType 3
)
xt "292000,18000,303250,18000"
pts [
"303250,18000"
"292000,18000"
]
)
start &821
es 0
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 15666,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15667,0
va (VaSet
)
xt "293000,17000,299400,18000"
st "rxll_dst_rdy_cu"
blo "293000,17800"
tm "WireNameMgr"
)
)
on &318
)
*1078 (Wire
uid 15668,0
shape (OrthoPolyLine
uid 15669,0
va (VaSet
vasetType 3
)
xt "292000,16000,303250,16000"
pts [
"292000,16000"
"303250,16000"
]
)
end &824
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 15674,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15675,0
va (VaSet
)
xt "293000,15000,297700,16000"
st "rxll_eof_cu"
blo "293000,15800"
tm "WireNameMgr"
)
)
on &320
)
*1079 (Wire
uid 15676,0
shape (OrthoPolyLine
uid 15677,0
va (VaSet
vasetType 3
)
xt "292000,17000,303250,17000"
pts [
"292000,17000"
"303250,17000"
]
)
end &831
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 15682,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15683,0
va (VaSet
)
xt "293000,16000,299300,17000"
st "rxll_src_rdy_cu"
blo "293000,16800"
tm "WireNameMgr"
)
)
on &319
)
*1080 (Wire
uid 15684,0
shape (OrthoPolyLine
uid 15685,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "292000,19000,303250,19000"
pts [
"292000,19000"
"303250,19000"
]
)
end &818
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 15690,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15691,0
va (VaSet
)
xt "293000,18000,298100,19000"
st "rxll_data_cu"
blo "293000,18800"
tm "WireNameMgr"
)
)
on &268
)
*1081 (Wire
uid 15700,0
shape (OrthoPolyLine
uid 15701,0
va (VaSet
vasetType 3
)
xt "292000,15000,303250,15000"
pts [
"292000,15000"
"303250,15000"
]
)
end &828
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 15706,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15707,0
va (VaSet
)
xt "293000,14000,297700,15000"
st "rxll_sof_cu"
blo "293000,14800"
tm "WireNameMgr"
)
)
on &321
)
*1082 (Wire
uid 16595,0
shape (OrthoPolyLine
uid 16596,0
va (VaSet
vasetType 3
)
xt "292000,6000,303250,6000"
pts [
"292000,6000"
"303250,6000"
]
)
end &827
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 16601,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16602,0
va (VaSet
)
xt "293000,5000,298000,6000"
st "rxll_sof_sfa"
blo "293000,5800"
tm "WireNameMgr"
)
)
on &255
)
*1083 (Wire
uid 16603,0
shape (OrthoPolyLine
uid 16604,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "292000,9000,303250,9000"
pts [
"292000,9000"
"303250,9000"
]
)
end &817
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 16609,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16610,0
va (VaSet
)
xt "293000,8000,300800,9000"
st "rxll_data_sfa : (7:0)"
blo "293000,8800"
tm "WireNameMgr"
)
)
on &259
)
*1084 (Wire
uid 16611,0
shape (OrthoPolyLine
uid 16612,0
va (VaSet
vasetType 3
)
xt "292000,8000,303250,8000"
pts [
"303250,8000"
"292000,8000"
]
)
start &820
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16617,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16618,0
va (VaSet
)
xt "293000,7000,299700,8000"
st "rxll_dst_rdy_sfa"
blo "293000,7800"
tm "WireNameMgr"
)
)
on &258
)
*1085 (Wire
uid 16619,0
shape (OrthoPolyLine
uid 16620,0
va (VaSet
vasetType 3
)
xt "292000,7000,303250,7000"
pts [
"292000,7000"
"303250,7000"
]
)
end &823
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 16625,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16626,0
va (VaSet
)
xt "293000,6000,298000,7000"
st "rxll_eof_sfa"
blo "293000,6800"
tm "WireNameMgr"
)
)
on &256
)
*1086 (Wire
uid 16635,0
shape (OrthoPolyLine
uid 16636,0
va (VaSet
vasetType 3
)
xt "292000,5000,303250,5000"
pts [
"292000,5000"
"303250,5000"
]
)
end &830
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 16641,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16642,0
va (VaSet
)
xt "293000,4000,299600,5000"
st "rxll_src_rdy_sfa"
blo "293000,4800"
tm "WireNameMgr"
)
)
on &257
)
*1087 (Wire
uid 16864,0
shape (OrthoPolyLine
uid 16865,0
va (VaSet
vasetType 3
)
xt "290000,12000,303250,12000"
pts [
"290000,12000"
"303250,12000"
]
)
end &826
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 16868,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16869,0
va (VaSet
)
xt "291000,11000,297300,12000"
st "mode_copper_i"
blo "291000,11800"
tm "WireNameMgr"
)
)
on &400
)
*1088 (Wire
uid 16890,0
shape (OrthoPolyLine
uid 16891,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "319750,14000,330250,14000"
pts [
"319750,14000"
"325000,14000"
"330250,14000"
]
)
start &819
end &409
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 16894,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16895,0
va (VaSet
)
xt "322000,13000,325300,14000"
st "net_data"
blo "322000,13800"
tm "WireNameMgr"
)
)
on &391
)
*1089 (Wire
uid 16898,0
shape (OrthoPolyLine
uid 16899,0
va (VaSet
vasetType 3
)
xt "347750,13000,369250,13000"
pts [
"369250,13000"
"347750,13000"
]
)
start &840
end &417
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 16902,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16903,0
va (VaSet
)
xt "360000,12000,365600,13000"
st "net_dst_rdyb"
blo "360000,12800"
tm "WireNameMgr"
)
)
on &424
)
*1090 (Wire
uid 16906,0
shape (OrthoPolyLine
uid 16907,0
va (VaSet
vasetType 3
)
xt "319750,12000,330250,12000"
pts [
"319750,12000"
"325000,12000"
"330250,12000"
]
)
start &825
end &411
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 16910,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16911,0
va (VaSet
)
xt "322000,11000,324900,12000"
st "net_eof"
blo "322000,11800"
tm "WireNameMgr"
)
)
on &388
)
*1091 (Wire
uid 16922,0
shape (OrthoPolyLine
uid 16923,0
va (VaSet
vasetType 3
)
xt "319750,11000,330250,11000"
pts [
"319750,11000"
"325000,11000"
"330250,11000"
]
)
start &829
end &412
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 16926,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16927,0
va (VaSet
)
xt "322000,10000,324900,11000"
st "net_sof"
blo "322000,10800"
tm "WireNameMgr"
)
)
on &387
)
*1092 (Wire
uid 16930,0
shape (OrthoPolyLine
uid 16931,0
va (VaSet
vasetType 3
)
xt "319750,10000,330250,10000"
pts [
"319750,10000"
"325000,10000"
"330250,10000"
]
)
start &832
end &413
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 16934,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16935,0
va (VaSet
)
xt "322000,9000,327000,10000"
st "net_src_rdy"
blo "322000,9800"
tm "WireNameMgr"
)
)
on &389
)
*1093 (Wire
uid 16970,0
shape (OrthoPolyLine
uid 16971,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "357750,24000,369250,24000"
pts [
"357750,24000"
"369250,24000"
]
)
end &838
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 16976,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16977,0
va (VaSet
)
xt "359000,23000,367100,24000"
st "usb_rd_data : (15:0)"
blo "359000,23800"
tm "WireNameMgr"
)
)
on &332
)
*1094 (Wire
uid 16978,0
shape (OrthoPolyLine
uid 16979,0
va (VaSet
vasetType 3
)
xt "358000,21000,369250,21000"
pts [
"358000,21000"
"369250,21000"
]
)
end &844
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 16984,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16985,0
va (VaSet
)
xt "359000,20000,363800,21000"
st "usb_rd_eof"
blo "359000,20800"
tm "WireNameMgr"
)
)
on &338
)
*1095 (Wire
uid 16986,0
shape (OrthoPolyLine
uid 16987,0
va (VaSet
vasetType 3
)
xt "357750,20000,369250,20000"
pts [
"357750,20000"
"369250,20000"
]
)
end &848
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 16992,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16993,0
va (VaSet
)
xt "359000,19000,363800,20000"
st "usb_rd_sof"
blo "359000,19800"
tm "WireNameMgr"
)
)
on &339
)
*1096 (Wire
uid 16994,0
shape (OrthoPolyLine
uid 16995,0
va (VaSet
vasetType 3
)
xt "357750,23000,369250,23000"
pts [
"369250,23000"
"357750,23000"
]
)
start &841
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 17000,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17001,0
va (VaSet
)
xt "359000,22000,366300,23000"
st "usb_rd_dst_ready"
blo "359000,22800"
tm "WireNameMgr"
)
)
on &340
)
*1097 (Wire
uid 17002,0
shape (OrthoPolyLine
uid 17003,0
va (VaSet
vasetType 3
)
xt "357750,22000,369250,22000"
pts [
"357750,22000"
"369250,22000"
]
)
end &851
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 17008,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17009,0
va (VaSet
)
xt "359000,21000,366200,22000"
st "usb_rd_src_ready"
blo "359000,21800"
tm "WireNameMgr"
)
)
on &341
)
*1098 (Wire
uid 17156,0
shape (OrthoPolyLine
uid 17157,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "205000,194000,214000,194000"
pts [
"205000,194000"
"214000,194000"
]
)
start &393
end &473
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 17160,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17161,0
va (VaSet
)
xt "204000,193000,211100,194000"
st "stat_word_usb_o"
blo "204000,193800"
tm "WireNameMgr"
)
)
on &485
)
*1099 (Wire
uid 17168,0
shape (OrthoPolyLine
uid 17169,0
va (VaSet
vasetType 3
)
xt "355000,17000,369250,17000"
pts [
"355000,17000"
"369250,17000"
]
)
end &846
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 17172,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17173,0
va (VaSet
)
xt "356000,16000,361000,17000"
st "mode_usb_i"
blo "356000,16800"
tm "WireNameMgr"
)
)
on &364
)
*1100 (Wire
uid 17218,0
shape (OrthoPolyLine
uid 17219,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "347750,14000,369250,14000"
pts [
"347750,14000"
"369250,14000"
]
)
start &405
end &837
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 17222,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17223,0
va (VaSet
)
xt "360000,13000,363800,14000"
st "net_datab"
blo "360000,13800"
tm "WireNameMgr"
)
)
on &425
)
*1101 (Wire
uid 17224,0
shape (OrthoPolyLine
uid 17225,0
va (VaSet
vasetType 3
)
xt "319750,13000,330250,13000"
pts [
"330250,13000"
"325000,13000"
"319750,13000"
]
)
start &410
end &822
ss 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 17228,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17229,0
va (VaSet
)
xt "322000,12000,327100,13000"
st "net_dst_rdy"
blo "322000,12800"
tm "WireNameMgr"
)
)
on &390
)
*1102 (Wire
uid 17230,0
shape (OrthoPolyLine
uid 17231,0
va (VaSet
vasetType 3
)
xt "347750,12000,369250,12000"
pts [
"347750,12000"
"369250,12000"
]
)
start &406
end &843
ss 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 17234,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17235,0
va (VaSet
)
xt "360000,11000,363400,12000"
st "net_eofb"
blo "360000,11800"
tm "WireNameMgr"
)
)
on &422
)
*1103 (Wire
uid 17242,0
shape (OrthoPolyLine
uid 17243,0
va (VaSet
vasetType 3
)
xt "347750,11000,369250,11000"
pts [
"347750,11000"
"369250,11000"
]
)
start &407
end &847
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 17246,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17247,0
va (VaSet
)
xt "360000,10000,363400,11000"
st "net_sofb"
blo "360000,10800"
tm "WireNameMgr"
)
)
on &421
)
*1104 (Wire
uid 17248,0
shape (OrthoPolyLine
uid 17249,0
va (VaSet
vasetType 3
)
xt "347750,10000,369250,10000"
pts [
"347750,10000"
"369250,10000"
]
)
start &408
end &850
ss 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 17252,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17253,0
va (VaSet
)
xt "360000,9000,365500,10000"
st "net_src_rdyb"
blo "360000,9800"
tm "WireNameMgr"
)
)
on &423
)
*1105 (Wire
uid 17394,0
shape (OrthoPolyLine
uid 17395,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "347750,7000,356000,7000"
pts [
"347750,7000"
"356000,7000"
]
)
start &414
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 17398,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17399,0
va (VaSet
)
xt "348000,6000,355700,7000"
st "rx_src_mac : (47:0)"
blo "348000,6800"
tm "WireNameMgr"
)
)
on &426
)
*1106 (Wire
uid 20387,0
shape (OrthoPolyLine
uid 20388,0
va (VaSet
vasetType 3
)
xt "347750,4000,355000,4000"
pts [
"347750,4000"
"355000,4000"
]
)
start &416
end &448
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 20391,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20392,0
va (VaSet
)
xt "349000,3000,354300,4000"
st "dbg_state_o"
blo "349000,3800"
tm "WireNameMgr"
)
)
on &447
)
*1107 (Wire
uid 22220,0
shape (OrthoPolyLine
uid 22221,0
va (VaSet
vasetType 3
)
xt "378000,1000,384000,1000"
pts [
"384000,1000"
"378000,1000"
]
)
start &452
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22224,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22225,0
va (VaSet
)
xt "379000,0,381100,1000"
st "rxfrst"
blo "379000,800"
tm "WireNameMgr"
)
)
on &460
)
*1108 (Wire
uid 22250,0
shape (OrthoPolyLine
uid 22251,0
va (VaSet
vasetType 3
)
xt "326000,4000,330250,4000"
pts [
"326000,4000"
"330250,4000"
]
)
end &404
es 0
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 22254,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22255,0
va (VaSet
)
xt "327000,3000,329100,4000"
st "rxfrst"
blo "327000,3800"
tm "WireNameMgr"
)
)
on &460
)
*1109 (Wire
uid 22256,0
shape (OrthoPolyLine
uid 22257,0
va (VaSet
vasetType 3
)
xt "326000,5000,330250,5000"
pts [
"326000,5000"
"330250,5000"
]
)
end &403
es 0
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 22260,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22261,0
va (VaSet
)
xt "327000,4000,328000,5000"
st "clk"
blo "327000,4800"
tm "WireNameMgr"
)
)
on &706
)
*1110 (Wire
uid 22322,0
shape (OrthoPolyLine
uid 22323,0
va (VaSet
vasetType 3
)
xt "356750,54000,363000,54000"
pts [
"363000,54000"
"356750,54000"
]
)
end &430
es 0
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 22328,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22329,0
va (VaSet
)
xt "358000,53000,359000,54000"
st "clk"
blo "358000,53800"
tm "WireNameMgr"
)
)
on &706
)
*1111 (Wire
uid 22330,0
shape (OrthoPolyLine
uid 22331,0
va (VaSet
vasetType 3
)
xt "356750,53000,363000,53000"
pts [
"363000,53000"
"356750,53000"
]
)
end &441
es 0
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 22336,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22337,0
va (VaSet
)
xt "358000,52000,360100,53000"
st "txfrst"
blo "358000,52800"
tm "WireNameMgr"
)
)
on &472
)
*1112 (Wire
uid 22346,0
shape (OrthoPolyLine
uid 22347,0
va (VaSet
vasetType 3
)
xt "374000,47000,380000,47000"
pts [
"380000,47000"
"374000,47000"
]
)
start &464
ss 0
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 22352,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22353,0
va (VaSet
)
xt "375000,46000,377100,47000"
st "txfrst"
blo "375000,46800"
tm "WireNameMgr"
)
)
on &472
)
*1113 (Wire
uid 22356,0
shape (OrthoPolyLine
uid 22357,0
va (VaSet
vasetType 3
)
xt "202750,129000,211000,129000"
pts [
"211000,129000"
"202750,129000"
]
)
end &523
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 22360,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22361,0
va (VaSet
)
xt "204000,128000,206100,129000"
st "txfrst"
blo "204000,128800"
tm "WireNameMgr"
)
)
on &472
)
*1114 (Wire
uid 24385,0
shape (OrthoPolyLine
uid 24386,0
va (VaSet
vasetType 3
)
xt "153000,25000,172250,25000"
pts [
"153000,25000"
"172250,25000"
]
)
end &694
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 24391,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24392,0
va (VaSet
)
xt "161000,24000,162000,25000"
st "rst"
blo "161000,24800"
tm "WireNameMgr"
)
)
on &221
)
*1115 (Wire
uid 24393,0
shape (OrthoPolyLine
uid 24394,0
va (VaSet
vasetType 3
)
xt "155000,20000,172250,20000"
pts [
"155000,20000"
"172250,20000"
]
)
end &693
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 24399,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24400,0
va (VaSet
)
xt "163000,19000,165100,20000"
st "txfrst"
blo "163000,19800"
tm "WireNameMgr"
)
)
on &472
)
*1116 (Wire
uid 26022,0
shape (OrthoPolyLine
uid 26023,0
va (VaSet
vasetType 3
)
xt "224750,131000,236000,131000"
pts [
"236000,131000"
"224750,131000"
]
)
end &503
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 26026,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26027,0
va (VaSet
)
xt "226000,130000,232300,131000"
st "mode_copper_i"
blo "226000,130800"
tm "WireNameMgr"
)
)
on &400
)
*1117 (Wire
uid 26028,0
shape (OrthoPolyLine
uid 26029,0
va (VaSet
vasetType 3
)
xt "228750,-33000,238000,-33000"
pts [
"228750,-33000"
"238000,-33000"
]
)
start &491
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 26034,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26035,0
va (VaSet
)
xt "230000,-34000,236700,-33000"
st "txll_dst_rdy_sfa"
blo "230000,-33200"
tm "WireNameMgr"
)
)
on &253
)
*1118 (Wire
uid 26066,0
shape (OrthoPolyLine
uid 26067,0
va (VaSet
vasetType 3
)
xt "204750,-29000,219250,-29000"
pts [
"219250,-29000"
"204750,-29000"
]
)
start &494
end &667
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 26072,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26073,0
va (VaSet
)
xt "206000,-30000,211000,-29000"
st "txll_eof_sfa"
blo "206000,-29200"
tm "WireNameMgr"
)
)
on &479
)
*1119 (Wire
uid 26074,0
shape (OrthoPolyLine
uid 26075,0
va (VaSet
vasetType 3
)
xt "204750,-31000,219250,-31000"
pts [
"219250,-31000"
"204750,-31000"
]
)
start &492
end &668
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 26080,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26081,0
va (VaSet
)
xt "206000,-32000,212600,-31000"
st "txll_src_rdy_sfa"
blo "206000,-31200"
tm "WireNameMgr"
)
)
on &480
)
*1120 (Wire
uid 26082,0
shape (OrthoPolyLine
uid 26083,0
va (VaSet
vasetType 3
)
xt "204750,-30000,219250,-30000"
pts [
"219250,-30000"
"204750,-30000"
]
)
start &493
end &666
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 26088,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26089,0
va (VaSet
)
xt "206000,-31000,211000,-30000"
st "txll_sof_sfa"
blo "206000,-30200"
tm "WireNameMgr"
)
)
on &481
)
*1121 (Wire
uid 26143,0
shape (OrthoPolyLine
uid 26144,0
va (VaSet
vasetType 3
)
xt "228750,-36000,236000,-36000"
pts [
"236000,-36000"
"228750,-36000"
]
)
end &496
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 26147,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26148,0
va (VaSet
)
xt "230000,-37000,233600,-36000"
st "mode_sfa"
blo "230000,-36200"
tm "WireNameMgr"
)
)
on &482
)
*1122 (Wire
uid 26159,0
shape (OrthoPolyLine
uid 26160,0
va (VaSet
vasetType 3
)
xt "114000,-17000,124000,-17000"
pts [
"114000,-17000"
"124000,-17000"
]
)
start &483
end &12
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 26165,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 26166,0
va (VaSet
)
xt "115000,-18000,121300,-17000"
st "mode_copper_i"
blo "115000,-17200"
tm "WireNameMgr"
)
)
on &400
)
*1123 (Wire
uid 26167,0
shape (OrthoPolyLine
uid 26168,0
va (VaSet
vasetType 3
)
xt "114000,-16000,124000,-16000"
pts [
"114000,-16000"
"124000,-16000"
]
)
start &484
end &12
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 26173,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26174,0
va (VaSet
)
xt "115000,-17000,120000,-16000"
st "mode_usb_i"
blo "115000,-16200"
tm "WireNameMgr"
)
)
on &364
)
*1124 (Wire
uid 26191,0
shape (OrthoPolyLine
uid 26192,0
va (VaSet
vasetType 3
)
xt "132000,-16000,137000,-16000"
pts [
"132000,-16000"
"137000,-16000"
]
)
start &12
sat 2
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 26197,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26198,0
va (VaSet
)
xt "133000,-17000,136600,-16000"
st "mode_sfa"
blo "133000,-16200"
tm "WireNameMgr"
)
)
on &482
)
*1125 (Wire
uid 32876,0
shape (OrthoPolyLine
uid 32877,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "161000,12000,172250,12000"
pts [
"161000,12000"
"172250,12000"
]
)
end &688
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 32880,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 32881,0
va (VaSet
)
xt "162000,11000,170100,12000"
st "tx_ifg_delay1 : (7:0)"
blo "162000,11800"
tm "WireNameMgr"
)
)
on &710
)
*1126 (Wire
uid 32884,0
shape (OrthoPolyLine
uid 32885,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "162000,-25000,172250,-25000"
pts [
"162000,-25000"
"172250,-25000"
]
)
end &687
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 32888,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 32889,0
va (VaSet
)
xt "163000,-26000,171100,-25000"
st "tx_ifg_delay0 : (7:0)"
blo "163000,-25200"
tm "WireNameMgr"
)
)
on &709
)
*1127 (Wire
uid 32890,0
shape (OrthoPolyLine
uid 32891,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "132000,-14000,145250,-14000"
pts [
"132000,-14000"
"145250,-14000"
]
)
start &12
sat 2
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 32896,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 32897,0
va (VaSet
)
xt "133000,-15000,141100,-14000"
st "tx_ifg_delay0 : (7:0)"
blo "133000,-14200"
tm "WireNameMgr"
)
)
on &709
)
*1128 (Wire
uid 32898,0
shape (OrthoPolyLine
uid 32899,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "132000,-13000,145250,-13000"
pts [
"132000,-13000"
"145250,-13000"
]
)
start &12
sat 2
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 32904,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 32905,0
va (VaSet
)
xt "133000,-14000,141100,-13000"
st "tx_ifg_delay1 : (7:0)"
blo "133000,-13200"
tm "WireNameMgr"
)
)
on &710
)
*1129 (Wire
uid 33386,0
shape (OrthoPolyLine
uid 33387,0
va (VaSet
vasetType 3
)
xt "331000,-33000,340000,-33000"
pts [
"331000,-33000"
"340000,-33000"
]
)
start &712
end &729
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 33388,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 33389,0
va (VaSet
font "courier,8,0"
)
xt "332000,-33900,338000,-33000"
st "init_done_o"
blo "332000,-33200"
tm "WireNameMgr"
)
)
on &733
)
*1130 (Wire
uid 33390,0
shape (OrthoPolyLine
uid 33391,0
va (VaSet
vasetType 3
)
xt "310000,-34000,325000,-34000"
pts [
"310000,-34000"
"325000,-34000"
]
)
end &715
es 0
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 33394,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 33395,0
va (VaSet
font "courier,8,0"
)
xt "311000,-34900,315500,-34000"
st "initdone0"
blo "311000,-34200"
tm "WireNameMgr"
)
)
on &730
)
*1131 (Wire
uid 33396,0
shape (OrthoPolyLine
uid 33397,0
va (VaSet
vasetType 3
)
xt "310000,-32000,325000,-32000"
pts [
"310000,-32000"
"325000,-32000"
]
)
end &717
es 0
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 33400,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 33401,0
va (VaSet
font "courier,8,0"
)
xt "311000,-32900,315500,-32000"
st "initdone1"
blo "311000,-32200"
tm "WireNameMgr"
)
)
on &731
)
*1132 (Wire
uid 33448,0
shape (OrthoPolyLine
uid 33449,0
va (VaSet
vasetType 3
)
xt "204750,-5000,213000,-5000"
pts [
"204750,-5000"
"213000,-5000"
]
)
start &690
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 33452,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 33453,0
va (VaSet
)
xt "206000,-6000,209600,-5000"
st "initdone1"
blo "206000,-5200"
tm "WireNameMgr"
)
)
on &731
)
*1133 (Wire
uid 33456,0
shape (OrthoPolyLine
uid 33457,0
va (VaSet
vasetType 3
)
xt "204750,-40000,213000,-40000"
pts [
"204750,-40000"
"213000,-40000"
]
)
start &689
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 33460,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 33461,0
va (VaSet
)
xt "206000,-41000,209600,-40000"
st "initdone0"
blo "206000,-40200"
tm "WireNameMgr"
)
)
on &730
)
*1134 (Wire
uid 35726,0
shape (OrthoPolyLine
uid 35727,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "161000,-27000,172250,-27000"
pts [
"172250,-27000"
"161000,-27000"
]
)
start &700
sat 32
eat 16
sty 1
sl "(0)"
stc 0
st 0
si 0
tg (WTG
uid 35732,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 35733,0
va (VaSet
)
xt "162000,-28000,169900,-27000"
st "ibfi_moddef2_to(0)"
blo "162000,-27200"
tm "WireNameMgr"
)
)
on &736
)
*1135 (Wire
uid 35824,0
shape (OrthoPolyLine
uid 35825,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "161000,-29000,172250,-29000"
pts [
"172250,-29000"
"161000,-29000"
]
)
start &698
sat 32
eat 16
sty 1
sl "(0)"
stc 0
st 0
si 0
tg (WTG
uid 35830,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 35831,0
va (VaSet
)
xt "162000,-30000,169600,-29000"
st "ibfi_moddef2_o(0)"
blo "162000,-29200"
tm "WireNameMgr"
)
)
on &734
)
*1136 (Wire
uid 35846,0
shape (OrthoPolyLine
uid 35847,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "161000,-28000,172250,-28000"
pts [
"161000,-28000"
"172250,-28000"
]
)
end &696
sat 16
eat 32
sty 1
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 35848,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 35849,0
va (VaSet
)
xt "162000,-29000,169300,-28000"
st "ibfi_moddef2_i(0)"
blo "162000,-28200"
tm "WireNameMgr"
)
)
on &735
)
*1137 (Wire
uid 35891,0
shape (OrthoPolyLine
uid 35892,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "161000,9000,172250,9000"
pts [
"161000,9000"
"172250,9000"
]
)
end &697
sat 16
eat 32
sty 1
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 35895,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 35896,0
va (VaSet
)
xt "162000,8000,169300,9000"
st "ibfi_moddef2_i(1)"
blo "162000,8800"
tm "WireNameMgr"
)
)
on &735
)
*1138 (Wire
uid 35897,0
shape (OrthoPolyLine
uid 35898,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "161000,8000,172250,8000"
pts [
"172250,8000"
"161000,8000"
]
)
start &699
sat 32
eat 16
sty 1
sl "(1)"
stc 0
st 0
si 0
tg (WTG
uid 35901,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 35902,0
va (VaSet
)
xt "162000,7000,169600,8000"
st "ibfi_moddef2_o(1)"
blo "162000,7800"
tm "WireNameMgr"
)
)
on &734
)
*1139 (Wire
uid 35911,0
shape (OrthoPolyLine
uid 35912,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "161000,10000,172250,10000"
pts [
"172250,10000"
"161000,10000"
]
)
start &701
sat 32
eat 16
sty 1
sl "(1)"
stc 0
st 0
si 0
tg (WTG
uid 35915,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 35916,0
va (VaSet
)
xt "162000,9000,169900,10000"
st "ibfi_moddef2_to(1)"
blo "162000,9800"
tm "WireNameMgr"
)
)
on &736
)
*1140 (Wire
uid 35931,0
shape (OrthoPolyLine
uid 35932,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "116000,-29000,125000,-29000"
pts [
"125000,-29000"
"116000,-29000"
]
)
end &738
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 35935,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 35936,0
va (VaSet
)
xt "117000,-30000,123500,-29000"
st "ibfi_moddef2_o"
blo "117000,-29200"
tm "WireNameMgr"
)
)
on &734
)
*1141 (Wire
uid 35943,0
shape (OrthoPolyLine
uid 35944,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "116000,-28000,125000,-28000"
pts [
"125000,-28000"
"116000,-28000"
]
)
end &739
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 35947,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 35948,0
va (VaSet
)
xt "117000,-29000,123800,-28000"
st "ibfi_moddef2_to"
blo "117000,-28200"
tm "WireNameMgr"
)
)
on &736
)
*1142 (Wire
uid 36502,0
shape (OrthoPolyLine
uid 36503,0
va (VaSet
vasetType 3
)
xt "311000,35000,322000,35000"
pts [
"322000,35000"
"311000,35000"
]
)
start &758
es 0
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 36508,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 36509,0
va (VaSet
)
xt "312000,34000,317100,35000"
st "txll_sof_net"
blo "312000,34800"
tm "WireNameMgr"
)
)
on &250
)
*1143 (Wire
uid 36510,0
shape (OrthoPolyLine
uid 36511,0
va (VaSet
vasetType 3
)
xt "311000,37000,322000,37000"
pts [
"311000,37000"
"322000,37000"
]
)
end &780
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 36516,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 36517,0
va (VaSet
)
xt "312000,36000,318800,37000"
st "txll_dst_rdy_net"
blo "312000,36800"
tm "WireNameMgr"
)
)
on &363
)
*1144 (Wire
uid 36518,0
shape (OrthoPolyLine
uid 36519,0
va (VaSet
vasetType 3
)
xt "311000,34000,322000,34000"
pts [
"322000,34000"
"311000,34000"
]
)
start &747
es 0
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 36524,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 36525,0
va (VaSet
)
xt "312000,33000,318700,34000"
st "txll_src_rdy_net"
blo "312000,33800"
tm "WireNameMgr"
)
)
on &252
)
*1145 (Wire
uid 36526,0
shape (OrthoPolyLine
uid 36527,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "311000,32000,322000,32000"
pts [
"322000,32000"
"311000,32000"
]
)
start &791
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 36532,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 36533,0
va (VaSet
)
xt "312000,31000,319900,32000"
st "txll_data_net : (7:0)"
blo "312000,31800"
tm "WireNameMgr"
)
)
on &254
)
*1146 (Wire
uid 36534,0
shape (OrthoPolyLine
uid 36535,0
va (VaSet
vasetType 3
)
xt "311000,36000,322000,36000"
pts [
"322000,36000"
"311000,36000"
]
)
start &769
es 0
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 36540,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 36541,0
va (VaSet
)
xt "312000,35000,317100,36000"
st "txll_eof_net"
blo "312000,35800"
tm "WireNameMgr"
)
)
on &251
)
*1147 (Wire
uid 36678,0
shape (OrthoPolyLine
uid 36679,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "327000,34000,337250,34000"
pts [
"337250,34000"
"327000,34000"
]
)
end &749
sat 16
eat 32
sty 1
sl "(8)"
st 0
sf 1
si 0
tg (WTG
uid 36684,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 36685,0
va (VaSet
)
xt "328000,33000,335800,34000"
st "dbg_bus(8) : (31:0)"
blo "328000,33800"
tm "WireNameMgr"
)
)
on &803
)
*1148 (Wire
uid 36698,0
shape (OrthoPolyLine
uid 36699,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "327000,35000,337250,35000"
pts [
"337250,35000"
"327000,35000"
]
)
end &760
sat 16
eat 32
sty 1
sl "(10)"
st 0
sf 1
si 0
tg (WTG
uid 36704,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 36705,0
va (VaSet
)
xt "328000,34000,336300,35000"
st "dbg_bus(10) : (31:0)"
blo "328000,34800"
tm "WireNameMgr"
)
)
on &803
)
*1149 (Wire
uid 36706,0
shape (OrthoPolyLine
uid 36707,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "327000,36000,337250,36000"
pts [
"337250,36000"
"327000,36000"
]
)
end &771
sat 16
eat 32
sty 1
sl "(12)"
st 0
sf 1
si 0
tg (WTG
uid 36712,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 36713,0
va (VaSet
)
xt "328000,35000,336300,36000"
st "dbg_bus(12) : (31:0)"
blo "328000,35800"
tm "WireNameMgr"
)
)
on &803
)
*1150 (Wire
uid 36714,0
shape (OrthoPolyLine
uid 36715,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "327000,37000,337250,37000"
pts [
"337250,37000"
"327000,37000"
]
)
end &782
sat 16
eat 32
sty 1
sl "(14)"
st 0
sf 1
si 0
tg (WTG
uid 36720,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 36721,0
va (VaSet
)
xt "328000,36000,336300,37000"
st "dbg_bus(14) : (31:0)"
blo "328000,36800"
tm "WireNameMgr"
)
)
on &803
)
*1151 (Wire
uid 36722,0
shape (OrthoPolyLine
uid 36723,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "327000,32000,337250,32000"
pts [
"337250,32000"
"327000,32000"
]
)
end &793
sat 16
eat 32
sty 1
sl "(7 downto 0)"
st 0
sf 1
si 0
tg (WTG
uid 36728,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 36729,0
va (VaSet
)
xt "328000,31000,336500,32000"
st "dbg_bus(7:0) : (31:0)"
blo "328000,31800"
tm "WireNameMgr"
)
)
on &803
)
*1152 (Wire
uid 36780,0
shape (OrthoPolyLine
uid 36781,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "341000,40000,348000,40000"
pts [
"348000,40000"
"341000,40000"
]
)
start &802
end &807
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 36784,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 36785,0
va (VaSet
)
xt "341000,39000,348700,40000"
st "dbg_bus_o : (31:0)"
blo "341000,39800"
tm "WireNameMgr"
)
)
on &801
)
*1153 (Wire
uid 37331,0
shape (OrthoPolyLine
uid 37332,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "326000,40000,336000,40000"
pts [
"336000,40000"
"326000,40000"
]
)
start &805
ss 0
es 0
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 37337,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 37338,0
va (VaSet
)
xt "328000,39000,334700,40000"
st "dbg_bus : (31:0)"
blo "328000,39800"
tm "WireNameMgr"
)
)
on &803
)
*1154 (Wire
uid 37826,0
shape (OrthoPolyLine
uid 37827,0
va (VaSet
vasetType 3
)
xt "161000,-53000,172250,-53000"
pts [
"161000,-53000"
"172250,-53000"
]
)
start &815
end &702
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 37830,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 37831,0
va (VaSet
)
xt "162000,-54000,163000,-53000"
st "rst"
blo "162000,-53200"
tm "WireNameMgr"
)
)
on &221
)
*1155 (Wire
uid 41768,0
shape (OrthoPolyLine
uid 41769,0
va (VaSet
vasetType 3
)
xt "161000,-49000,172250,-49000"
pts [
"161000,-49000"
"172250,-49000"
]
)
start &859
end &686
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 41772,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 41773,0
va (VaSet
)
xt "162000,-50000,166000,-49000"
st "clk_25_50"
blo "162000,-49200"
tm "WireNameMgr"
)
)
on &857
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *1156 (PackageList
uid 42,0
stg "VerticalLayoutStrategy"
textVec [
*1157 (Text
uid 43,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "0,0,6500,900"
st "Package List"
blo "0,700"
)
*1158 (MLText
uid 44,0
va (VaSet
isHidden 1
)
xt "0,900,12100,4900"
st "library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 45,0
stg "VerticalLayoutStrategy"
textVec [
*1159 (Text
uid 46,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,0,28200,1000"
st "Compiler Directives"
blo "20000,800"
)
*1160 (Text
uid 47,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,1000,29500,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*1161 (MLText
uid 48,0
va (VaSet
isHidden 1
)
xt "20000,2000,27800,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*1162 (Text
uid 49,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,4000,30000,5000"
st "Post-module directives:"
blo "20000,4800"
)
*1163 (MLText
uid 50,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*1164 (Text
uid 51,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,5000,29600,6000"
st "End-module directives:"
blo "20000,5800"
)
*1165 (MLText
uid 52,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "1596,1,3204,1204"
viewArea "107895,-60234,525390,251155"
cachedDiagramExtent "0,-56000,1619250,195000"
pageSetupInfo (PageSetupInfo
toPrinter 1
unixPaperWidth 612
unixPaperHeight 792
paperType "Letter (8.5\" x 11\")"
unixPaperName "Letter (8.5\" x 11\")"
usingPageBreaks 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "69000,-102000"
lastUid 44713,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "charter,10,0"
)
xt "200,200,2100,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "450,2150,1450,3050"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "clean,10,0"
)
xt "1000,1000,4000,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*1166 (Text
va (VaSet
font "charter,10,0"
)
xt "1600,3200,6400,4400"
st "<library>"
blo "1600,4200"
tm "BdLibraryNameMgr"
)
*1167 (Text
va (VaSet
font "charter,10,0"
)
xt "1600,4400,5900,5600"
st "<block>"
blo "1600,5400"
tm "BlkNameMgr"
)
*1168 (Text
va (VaSet
font "charter,10,0"
)
xt "1600,5600,3500,6800"
st "U_0"
blo "1600,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "1600,13200,1600,13200"
)
header ""
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*1169 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,3500,3400,4500"
st "Library"
blo "600,4300"
)
*1170 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,4500,7400,5500"
st "MWComponent"
blo "600,5300"
)
*1171 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,5500,2200,6500"
st "U_0"
blo "600,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6400,1500,-6400,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*1172 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,3500,3700,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*1173 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*1174 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,5500,2500,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*1175 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,3500,3350,4500"
st "Library"
blo "550,4300"
)
*1176 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,4500,7450,5500"
st "VhdlComponent"
blo "550,5300"
)
*1177 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,5500,2150,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*1178 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,3500,2850,4500"
st "Library"
blo "50,4300"
)
*1179 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*1180 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,5500,1650,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*1181 (Text
va (VaSet
font "charter,8,0"
)
xt "3300,4000,4700,5000"
st "eb1"
blo "3300,4800"
tm "HdlTextNameMgr"
)
*1182 (Text
va (VaSet
font "charter,8,0"
)
xt "3300,5000,3800,6000"
st "1"
blo "3300,5800"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "clean,8,0"
)
xt "200,200,2200,1000"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "clean,8,0"
)
xt "-250,-400,250,400"
st "G"
blo "-250,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1600,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2300,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "charter,8,0"
)
xt "0,0,3100,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "charter,8,0"
)
xt "0,1000,600,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "charter,10,0"
)
)
second (MLText
va (VaSet
font "charter,10,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "charter,10,0"
)
xt "0,-1300,15400,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1650"
)
num (Text
va (VaSet
font "charter,10,0"
)
xt "250,250,850,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*1183 (Text
va (VaSet
font "charter,10,1"
)
xt "10800,20000,22000,21300"
st "Frame Declarations"
blo "10800,21000"
)
*1184 (MLText
va (VaSet
font "charter,10,0"
)
xt "10800,21300,10800,21300"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "charter,10,0"
)
xt "0,-1300,9600,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1650"
)
num (Text
va (VaSet
font "charter,10,0"
)
xt "250,250,850,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*1185 (Text
va (VaSet
font "charter,10,1"
)
xt "10800,20000,22000,21300"
st "Frame Declarations"
blo "10800,21000"
)
*1186 (MLText
va (VaSet
font "charter,10,0"
)
xt "10800,21300,10800,21300"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1700,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1700,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
isHidden 1
font "charter,10,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,0,25500,1000"
st "Declarations"
blo "20000,800"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,1000,22400,2000"
st "Ports:"
blo "20000,1800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,0,23700,1000"
st "Pre User:"
blo "20000,800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,1000,27200,2000"
st "Diagram Signals:"
blo "20000,1800"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,0,24700,1000"
st "Post User:"
blo "20000,800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 437,0
usingSuid 1
emptyRow *1187 (LEmptyRow
)
uid 54,0
optionalChildren [
*1188 (RefLabelRowHdr
)
*1189 (TitleRowHdr
)
*1190 (FilterRowHdr
)
*1191 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*1192 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*1193 (GroupColHdr
tm "GroupColHdrMgr"
)
*1194 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*1195 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*1196 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*1197 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*1198 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*1199 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*1200 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "ibfi_rxp"
t "std_logic_vector"
b "(1 downto 0)"
eolc "--LANE_7_RX_P  IB09 net: IB09 Net: CE1_LANE6_RX_P (RD+)"
preAdd 0
posAdd 0
o 12
suid 1,0
)
)
uid 1984,0
)
*1201 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "ibfi_moddef1_o"
t "std_logic_vector"
b "(1 downto 0)"
eolc "--GPIO_18  IB09 net: IB09 Net: CD_FO_SCLK1 (SCL)"
preAdd 0
posAdd 0
o 39
suid 2,0
)
)
uid 1986,0
)
*1202 (LeafLogPort
port (LogicalPort
decl (Decl
n "clk125"
t "std_logic"
o 2
suid 3,0
)
)
uid 1988,0
)
*1203 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_dst_rdyb"
t "std_logic"
o 139
suid 6,0
)
)
uid 1994,0
)
*1204 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "ibfi_txm"
t "std_logic_vector"
b "(1 downto 0)"
eolc "--LANE_7_TX_M  IB09 net: IB09 Net: CE1_LANE6_TX_M (TD-)"
preAdd 0
posAdd 0
o 43
suid 7,0
)
)
uid 1996,0
)
*1205 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "lo"
t "std_logic"
o 80
suid 8,0
)
)
uid 1998,0
)
*1206 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_ll_sofb_out_n"
t "std_logic"
o 103
suid 10,0
)
)
uid 2002,0
)
*1207 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "usb_rxf_i"
t "std_logic"
eolc "--USB_RXF_N"
preAdd 0
posAdd 0
o 31
suid 11,0
)
)
uid 2004,0
)
*1208 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_ll_eofb_out_n"
t "std_logic"
o 101
suid 13,0
)
)
uid 2008,0
)
*1209 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "ibfi_txp"
t "std_logic_vector"
b "(1 downto 0)"
eolc "--LANE_7_TX_M  IB09 net: IB09 Net: CE1_LANE6_TX_M (TD-)"
preAdd 0
posAdd 0
o 44
suid 15,0
)
)
uid 2012,0
)
*1210 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "quanta_timer_tick"
t "std_logic"
o 94
suid 16,0
)
)
uid 2014,0
)
*1211 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_ll_dst_rdyb_in_n"
t "std_logic"
o 99
suid 18,0
)
)
uid 2018,0
)
*1212 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "ibfi_rxm"
t "std_logic_vector"
b "(1 downto 0)"
eolc "--LANE_7_RX_M  IB09 net: IB09 Net: CE1_LANE6_RX_M (RD-)"
preAdd 0
posAdd 0
o 11
suid 19,0
)
)
uid 2020,0
)
*1213 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "ibfi_tx_dis_o"
t "std_logic_vector"
b "(1 downto 0)"
prec "-- ZONE3 (ATCA) CONNECTOR"
eolc "--GPIO_13  IB09 net: IB09 Net: CE1_FO_TX_DIS1 (TX_DISABLE)"
preAdd 0
posAdd 0
o 42
suid 24,0
)
)
uid 2030,0
)
*1214 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "machost_data"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 82
suid 31,0
)
)
uid 2044,0
)
*1215 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "hi"
t "std_logic"
o 77
suid 32,0
)
)
uid 2046,0
)
*1216 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_ll_src_rdyb_out_n"
t "std_logic"
o 105
suid 34,0
)
)
uid 2050,0
)
*1217 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_datab"
t "std_logic_vector"
b "(7 DOWNTO 0)"
preAdd 0
o 136
suid 35,0
)
)
uid 2052,0
)
*1218 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "led_linkupb_o"
t "std_logic"
o 47
suid 39,0
)
)
uid 2060,0
)
*1219 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "machost_addr"
t "std_logic_vector"
b "(10 DOWNTO 0)"
o 81
suid 43,0
)
)
uid 2068,0
)
*1220 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sparein1"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 132
suid 44,0
)
)
uid 2070,0
)
*1221 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_src_rdyb"
t "std_logic"
o 146
suid 46,0
)
)
uid 2074,0
)
*1222 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "usb_txe_i"
t "std_logic"
eolc "--USB_TXE_N"
preAdd 0
posAdd 0
o 32
suid 47,0
)
)
uid 2076,0
)
*1223 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "usb_rd_o"
t "std_logic"
eolc "--USB_RD_N"
preAdd 0
posAdd 0
o 62
suid 52,0
)
)
uid 2086,0
)
*1224 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "usb_wr_o"
t "std_logic"
eolc "--USB_WR"
preAdd 0
posAdd 0
o 63
suid 54,0
)
)
uid 2090,0
)
*1225 (LeafLogPort
port (LogicalPort
lang 2
m 2
decl (Decl
n "usb_d_io"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- USB INTERFACE"
eolc "--USB_D7"
preAdd 0
posAdd 0
o 64
suid 58,0
)
)
uid 2098,0
)
*1226 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_ll_eofb_in_n"
t "std_logic"
o 100
suid 62,0
)
)
uid 2106,0
)
*1227 (LeafLogPort
port (LogicalPort
decl (Decl
n "refclk1"
t "std_logic"
o 20
suid 63,0
)
)
uid 2108,0
)
*1228 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_ll_sofb_in_n"
t "std_logic"
o 102
suid 65,0
)
)
uid 2112,0
)
*1229 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_sofb"
t "std_logic"
o 107
suid 66,0
)
)
uid 2114,0
)
*1230 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_ll_src_rdyb_in_n"
t "std_logic"
o 104
suid 69,0
)
)
uid 2120,0
)
*1231 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_datab"
t "std_logic_vector"
b "(7 DOWNTO 0)"
preAdd 0
o 96
suid 72,0
)
)
uid 2126,0
)
*1232 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_eofb"
t "std_logic"
o 140
suid 73,0
)
)
uid 2128,0
)
*1233 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sparein0"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 131
suid 74,0
)
)
uid 2130,0
)
*1234 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_eofb"
t "std_logic"
o 97
suid 75,0
)
)
uid 2132,0
)
*1235 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_src_rdyb"
t "std_logic"
o 109
suid 83,0
)
)
uid 2148,0
)
*1236 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_sofb"
t "std_logic"
o 145
suid 86,0
)
)
uid 2154,0
)
*1237 (LeafLogPort
port (LogicalPort
decl (Decl
n "macaddress_i"
t "std_logic_vector"
b "(47 DOWNTO 0)"
o 14
suid 87,0
)
)
uid 2739,0
)
*1238 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "gmii_gtx_clk_o"
t "std_logic"
eolc "-- ETH_GTX_CLK"
preAdd 0
posAdd 0
o 35
suid 91,0
)
)
uid 3968,0
)
*1239 (LeafLogPort
port (LogicalPort
decl (Decl
n "gmii_rxd_i"
t "std_logic_vector"
b "(7 downto 0)"
eolc "-- ETH_RXD"
preAdd 0
posAdd 0
o 9
suid 92,0
)
)
uid 3970,0
)
*1240 (LeafLogPort
port (LogicalPort
decl (Decl
n "gmii_rx_dv_i"
t "std_logic"
eolc "-- ETH_DV"
preAdd 0
posAdd 0
o 7
suid 93,0
)
)
uid 3972,0
)
*1241 (LeafLogPort
port (LogicalPort
decl (Decl
n "gmii_rx_er_i"
t "std_logic"
eolc "-- ETH_ER"
preAdd 0
posAdd 0
o 8
suid 94,0
)
)
uid 3974,0
)
*1242 (LeafLogPort
port (LogicalPort
decl (Decl
n "gmii_rx_clk_i"
t "std_logic"
o 6
suid 95,0
)
)
uid 3976,0
)
*1243 (LeafLogPort
port (LogicalPort
decl (Decl
n "gmii_col_i"
t "std_logic"
eolc "-- ETH_COL"
preAdd 0
posAdd 0
o 4
suid 96,0
)
)
uid 3978,0
)
*1244 (LeafLogPort
port (LogicalPort
decl (Decl
n "gmii_crs_i"
t "std_logic"
eolc "-- ETH_CRS"
preAdd 0
posAdd 0
o 5
suid 97,0
)
)
uid 3980,0
)
*1245 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "EMAC0CLIENTRXSTATS"
t "std_logic_vector"
b "(6 downto 0)"
o 68
suid 112,0
)
)
uid 4010,0
)
*1246 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "EMAC0CLIENTRXSTATSVLD"
t "std_logic"
o 70
suid 113,0
)
)
uid 4012,0
)
*1247 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "EMAC0CLIENTRXSTATSBYTEVLD"
t "std_logic"
o 69
suid 114,0
)
)
uid 4014,0
)
*1248 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "CLIENTEMAC0TXIFGDELAY"
t "std_logic_vector"
b "(7 downto 0)"
o 67
suid 116,0
)
)
uid 4018,0
)
*1249 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "EMAC0CLIENTTXSTATS"
t "std_logic"
o 71
suid 117,0
)
)
uid 4020,0
)
*1250 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "EMAC0CLIENTTXSTATSVLD"
t "std_logic"
o 73
suid 118,0
)
)
uid 4022,0
)
*1251 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "EMAC0CLIENTTXSTATSBYTEVLD"
t "std_logic"
o 72
suid 119,0
)
)
uid 4024,0
)
*1252 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "CLIENTEMAC0PAUSEREQ"
t "std_logic"
o 65
suid 120,0
)
)
uid 4026,0
)
*1253 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "CLIENTEMAC0PAUSEVAL"
t "std_logic_vector"
b "(15 downto 0)"
o 66
suid 121,0
)
)
uid 4028,0
)
*1254 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "gmii_txd_o"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- GMII Interface - EMAC0"
eolc "-- ETH_TXD"
preAdd 0
posAdd 0
o 38
suid 122,0
)
)
uid 4030,0
)
*1255 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "gmii_tx_en_o"
t "std_logic"
eolc "-- ETH_EN"
preAdd 0
posAdd 0
o 36
suid 123,0
)
)
uid 4032,0
)
*1256 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "gmii_tx_er_o"
t "std_logic"
eolc "-- ETH_ER"
preAdd 0
posAdd 0
o 37
suid 124,0
)
)
uid 4034,0
)
*1257 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "gmii_tx_clk_o"
t "std_logic"
prec "-- client interface clocking signals - EMAC0"
preAdd 0
o 76
suid 125,0
)
)
uid 4036,0
)
*1258 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "marv_mdc_o"
t "std_logic"
prec "-- MDIO Interface - EMAC0"
eolc "-- ETH_MDC"
preAdd 0
posAdd 0
o 51
suid 126,0
)
)
uid 4038,0
)
*1259 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "marv_coma_o"
t "std_logic"
eolc "-- ETH_GTX_CLK"
preAdd 0
posAdd 0
o 48
suid 135,0
)
)
uid 4056,0
)
*1260 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "marv_reset_no"
t "std_logic"
eolc "-- ETH_GTX_CLK"
preAdd 0
posAdd 0
o 52
suid 136,0
)
)
uid 4058,0
)
*1261 (LeafLogPort
port (LogicalPort
decl (Decl
n "marv_int_ni"
t "std_logic"
eolc "-- ETH_CRS"
preAdd 0
posAdd 0
o 15
suid 137,0
)
)
uid 4060,0
)
*1262 (LeafLogPort
port (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 21
suid 139,0
)
)
uid 4064,0
)
*1263 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_ack"
t "std_logic"
o 133
suid 140,0
)
)
uid 4066,0
)
*1264 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_collision"
t "std_logic"
o 135
suid 141,0
)
)
uid 4068,0
)
*1265 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_retransmit"
t "std_logic"
o 144
suid 142,0
)
)
uid 4070,0
)
*1266 (LeafLogPort
port (LogicalPort
decl (Decl
n "mii_tx_clk_i"
t "std_logic"
o 17
suid 144,0
)
)
uid 4074,0
)
*1267 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_overflow"
t "std_logic"
o 106
suid 145,0
)
)
uid 4076,0
)
*1268 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_overflow"
t "std_logic"
o 143
suid 147,0
)
)
uid 4080,0
)
*1269 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sm_host_opcode"
t "std_logic_vector"
b "(1 downto 0)"
o 128
suid 185,0
)
)
uid 5141,0
)
*1270 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sm_host_addr"
t "std_logic_vector"
b "(9 downto 0)"
o 126
suid 186,0
)
)
uid 5143,0
)
*1271 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sm_host_wrdata"
t "std_logic_vector"
b "(31 downto 0)"
o 130
suid 187,0
)
)
uid 5145,0
)
*1272 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sm_host_req"
t "std_logic"
o 129
suid 188,0
)
)
uid 5147,0
)
*1273 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sm_host_miimsel"
t "std_logic"
o 127
suid 189,0
)
)
uid 5149,0
)
*1274 (LeafLogPort
port (LogicalPort
decl (Decl
n "tx_sof_i"
t "std_logic"
o 27
suid 216,0
)
)
uid 6438,0
)
*1275 (LeafLogPort
port (LogicalPort
decl (Decl
n "tx_eof_i"
t "std_logic"
o 25
suid 217,0
)
)
uid 6440,0
)
*1276 (LeafLogPort
port (LogicalPort
decl (Decl
n "tx_src_rdy_i"
t "std_logic"
o 28
suid 218,0
)
)
uid 6442,0
)
*1277 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_dst_rdy_usb"
t "std_logic"
o 138
suid 219,0
)
)
uid 6444,0
)
*1278 (LeafLogPort
port (LogicalPort
decl (Decl
n "tx_data_i"
t "std_logic_vector"
b "(15 DOWNTO 0)"
preAdd 0
o 24
suid 220,0
)
)
uid 6446,0
)
*1279 (LeafLogPort
port (LogicalPort
decl (Decl
n "tx_fifo_rst_i"
t "std_logic"
o 26
suid 222,0
)
)
uid 6450,0
)
*1280 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "txll_sof_net"
t "std_logic"
o 159
suid 226,0
)
)
uid 6456,0
)
*1281 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "txll_eof_net"
t "std_logic"
o 155
suid 227,0
)
)
uid 6458,0
)
*1282 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "txll_src_rdy_net"
t "std_logic"
o 162
suid 228,0
)
)
uid 6460,0
)
*1283 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "txll_dst_rdy_sfa"
t "std_logic"
o 152
suid 229,0
)
)
uid 6462,0
)
*1284 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "txll_data_net"
t "std_logic_vector"
b "(7 DOWNTO 0)"
prec "-- net client side (output) interface"
preAdd 0
o 148
suid 230,0
)
)
uid 6498,0
)
*1285 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rxll_sof_sfa"
t "std_logic"
o 122
suid 233,0
)
)
uid 6504,0
)
*1286 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rxll_eof_sfa"
t "std_logic"
o 118
suid 234,0
)
)
uid 6506,0
)
*1287 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rxll_src_rdy_sfa"
t "std_logic"
o 125
suid 235,0
)
)
uid 6508,0
)
*1288 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rxll_dst_rdy_sfa"
t "std_logic"
o 115
suid 236,0
)
)
uid 6510,0
)
*1289 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rxll_data_sfa"
t "std_logic_vector"
b "(7 DOWNTO 0)"
preAdd 0
o 112
suid 237,0
)
)
uid 6512,0
)
*1290 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "led_linkup_o"
t "std_logic"
o 46
suid 247,0
)
)
uid 6590,0
)
*1291 (LeafLogPort
port (LogicalPort
decl (Decl
n "rx_fifo_rst_i"
t "std_logic"
o 23
suid 248,0
)
)
uid 6620,0
)
*1292 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rx_sof_o"
t "std_logic"
o 55
suid 250,0
)
)
uid 6624,0
)
*1293 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rx_eof_o"
t "std_logic"
o 54
suid 251,0
)
)
uid 6626,0
)
*1294 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rx_src_rdy_o"
t "std_logic"
o 56
suid 252,0
)
)
uid 6628,0
)
*1295 (LeafLogPort
port (LogicalPort
decl (Decl
n "rx_dst_rdy_i"
t "std_logic"
o 22
suid 253,0
)
)
uid 6630,0
)
*1296 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rx_data_o"
t "std_logic_vector"
b "(15 DOWNTO 0)"
preAdd 0
o 53
suid 254,0
)
)
uid 6632,0
)
*1297 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rxll_data_cu"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- address swap receiver connections - EMAC0"
preAdd 0
o 111
suid 258,0
)
)
uid 6638,0
)
*1298 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rxll_sof_cu_n"
t "std_logic"
o 121
suid 267,0
)
)
uid 6774,0
)
*1299 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rxll_eof_cu_n"
t "std_logic"
o 117
suid 268,0
)
)
uid 6776,0
)
*1300 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rxll_src_rdy_cu_n"
t "std_logic"
o 124
suid 269,0
)
)
uid 6778,0
)
*1301 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rxll_dst_rdy_cu_n"
t "std_logic"
o 114
suid 270,0
)
)
uid 6780,0
)
*1302 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "txll_dst_rdy_cu_n"
t "std_logic"
o 150
suid 271,0
)
)
uid 6782,0
)
*1303 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "txll_eof_cu_n"
t "std_logic"
o 154
suid 276,0
)
)
uid 6786,0
)
*1304 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "txll_sof_cu_n"
t "std_logic"
o 158
suid 277,0
)
)
uid 6788,0
)
*1305 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "txll_src_rdy_cu_n"
t "std_logic"
o 161
suid 278,0
)
)
uid 6790,0
)
*1306 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_client_clk_cu"
t "std_logic"
posAdd 0
o 134
suid 286,0
)
)
uid 6798,0
)
*1307 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rxll_dst_rdy_cu"
t "std_logic"
o 113
suid 291,0
)
)
uid 7110,0
)
*1308 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rxll_src_rdy_cu"
t "std_logic"
o 123
suid 292,0
)
)
uid 7112,0
)
*1309 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rxll_eof_cu"
t "std_logic"
o 116
suid 293,0
)
)
uid 7114,0
)
*1310 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rxll_sof_cu"
t "std_logic"
o 120
suid 294,0
)
)
uid 7116,0
)
*1311 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rxll_fifo_status"
t "std_logic_vector"
b "(3 downto 0)"
o 119
suid 301,0
)
)
uid 7718,0
)
*1312 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_framedrop"
t "std_logic"
o 98
suid 304,0
)
)
uid 7724,0
)
*1313 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_data_valid"
t "std_logic"
o 95
suid 305,0
)
)
uid 7726,0
)
*1314 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "txll_fifo_status"
t "std_logic_vector"
b "(3 DOWNTO 0)"
prec "-- *** mod start"
preAdd 0
o 157
suid 308,0
)
)
uid 7748,0
)
*1315 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "usb_rd_data"
t "std_logic_vector"
b "(15 DOWNTO 0)"
preAdd 0
posAdd 0
o 164
suid 315,0
)
)
uid 11910,0
)
*1316 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "usb_wr_sof"
t "std_logic"
preAdd 0
posAdd 0
o 172
suid 316,0
)
)
uid 11912,0
)
*1317 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "usb_wr_eof"
t "std_logic"
preAdd 0
posAdd 0
o 171
suid 317,0
)
)
uid 11914,0
)
*1318 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "usb_wr_data"
t "std_logic_vector"
b "(15 DOWNTO 0)"
preAdd 0
posAdd 0
o 169
suid 318,0
)
)
uid 11916,0
)
*1319 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "usb_wrl_src_ready"
t "std_logic"
preAdd 0
posAdd 0
o 173
suid 319,0
)
)
uid 11918,0
)
*1320 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "usb_wr_dst_ready"
t "std_logic"
preAdd 0
posAdd 0
o 170
suid 320,0
)
)
uid 11920,0
)
*1321 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "usb_rd_eof"
t "std_logic"
preAdd 0
posAdd 0
o 166
suid 321,0
)
)
uid 11922,0
)
*1322 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "usb_rd_sof"
t "std_logic"
o 167
suid 322,0
)
)
uid 11924,0
)
*1323 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "usb_rd_dst_ready"
t "std_logic"
preAdd 0
posAdd 0
o 165
suid 324,0
)
)
uid 11926,0
)
*1324 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "usb_rd_src_ready"
t "std_logic"
preAdd 0
posAdd 0
o 168
suid 325,0
)
)
uid 11928,0
)
*1325 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "txll_dst_rdy_net"
t "std_logic"
o 151
suid 330,0
)
)
uid 14602,0
)
*1326 (LeafLogPort
port (LogicalPort
decl (Decl
n "mode_usb_i"
t "std_logic"
o 19
suid 331,0
)
)
uid 14604,0
)
*1327 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_dst_rdy_net"
t "std_logic"
o 137
suid 340,0
)
)
uid 15038,0
)
*1328 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "net_sof"
t "std_logic"
o 90
suid 354,0
)
)
uid 16958,0
)
*1329 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "net_eof"
t "std_logic"
o 88
suid 355,0
)
)
uid 16960,0
)
*1330 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "net_src_rdy"
t "std_logic"
o 92
suid 356,0
)
)
uid 16962,0
)
*1331 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "net_dst_rdy"
t "std_logic"
o 86
suid 357,0
)
)
uid 16964,0
)
*1332 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "net_data"
t "std_logic_vector"
b "(7 downto 0)"
o 84
suid 358,0
)
)
uid 16966,0
)
*1333 (LeafLogPort
port (LogicalPort
decl (Decl
n "mode_copper_i"
t "std_logic"
o 18
suid 363,0
)
)
uid 17180,0
)
*1334 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "txll_dst_rdy_cu"
t "std_logic"
o 149
suid 364,0
)
)
uid 17182,0
)
*1335 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "net_sofb"
t "std_logic"
o 91
suid 365,0
)
)
uid 17382,0
)
*1336 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "net_eofb"
t "std_logic"
o 89
suid 366,0
)
)
uid 17384,0
)
*1337 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "net_src_rdyb"
t "std_logic"
o 93
suid 367,0
)
)
uid 17386,0
)
*1338 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "net_dst_rdyb"
t "std_logic"
o 87
suid 368,0
)
)
uid 17388,0
)
*1339 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "net_datab"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 85
suid 369,0
)
)
uid 17390,0
)
*1340 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_src_mac"
t "std_logic_vector"
b "(47 downto 0)"
o 108
suid 371,0
)
)
uid 17402,0
)
*1341 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "tx_dst_rdy_o"
t "std_logic"
o 61
suid 372,0
)
)
uid 18715,0
)
*1342 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "dbg_state_o"
t "slv4"
o 34
suid 373,0
)
)
uid 20405,0
)
*1343 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rxfrst"
t "std_logic"
o 110
suid 377,0
)
)
uid 22248,0
)
*1344 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "txfrst"
t "std_logic"
o 147
suid 378,0
)
)
uid 22320,0
)
*1345 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "stat_word_sfa_o"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 58
suid 381,0
)
)
uid 24816,0
)
*1346 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "stat_word_sfb_o"
t "std_logic_vector"
b "( 63 DOWNTO 0 )"
o 59
suid 382,0
)
)
uid 24818,0
)
*1347 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "stat_word_cu_o"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 57
suid 384,0
)
)
uid 24820,0
)
*1348 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "txll_eof_sfa"
t "std_logic"
o 156
suid 389,0
)
)
uid 26149,0
)
*1349 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "txll_src_rdy_sfa"
t "std_logic"
o 163
suid 390,0
)
)
uid 26151,0
)
*1350 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "txll_sof_sfa"
t "std_logic"
o 160
suid 391,0
)
)
uid 26153,0
)
*1351 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "mode_sfa"
t "std_logic"
o 83
suid 393,0
)
)
uid 26187,0
)
*1352 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "stat_word_usb_o"
t "std_logic_vector"
b "(63 downto 0)"
o 60
suid 395,0
)
)
uid 26201,0
)
*1353 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "txll_dst_rdy_sfa_int"
t "std_logic"
o 153
suid 399,0
)
)
uid 28670,0
)
*1354 (LeafLogPort
port (LogicalPort
decl (Decl
n "clk"
t "std_logic"
preAdd 0
o 1
suid 401,0
)
)
uid 32034,0
)
*1355 (LeafLogPort
port (LogicalPort
decl (Decl
n "usb_clk"
t "std_logic"
preAdd 0
posAdd 0
o 29
suid 404,0
)
)
uid 32453,0
)
*1356 (LeafLogPort
port (LogicalPort
decl (Decl
n "usb_rst"
t "std_logic"
preAdd 0
posAdd 0
o 30
suid 405,0
)
)
uid 32455,0
)
*1357 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_ifg_delay0"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 141
suid 408,0
)
)
uid 32914,0
)
*1358 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_ifg_delay1"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 142
suid 409,0
)
)
uid 32916,0
)
*1359 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "initdone0"
t "std_logic"
o 78
suid 411,0
)
)
uid 33436,0
)
*1360 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "initdone1"
t "std_logic"
o 79
suid 412,0
)
)
uid 33438,0
)
*1361 (LeafLogPort
port (LogicalPort
decl (Decl
n "init_i"
t "std_logic"
o 13
suid 413,0
)
)
uid 33440,0
)
*1362 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "init_done_o"
t "std_logic"
preAdd 0
posAdd 0
o 45
suid 416,0
)
)
uid 33464,0
)
*1363 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "ibfi_moddef2_o"
t "std_logic_vector"
b "(1 downto 0)"
eolc "--GPIO_18  IB09 net: IB09 Net: CD_FO_SCLK1 (SCL)"
preAdd 0
posAdd 0
o 40
suid 424,0
)
)
uid 35981,0
)
*1364 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "ibfi_moddef2_i"
t "std_logic_vector"
b "(1 downto 0)"
eolc "--GPIO_19  IB09 net: IB09 Net: CD_FO_SDAT1 (SDA)"
preAdd 0
posAdd 0
o 10
suid 425,0
)
)
uid 35983,0
)
*1365 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "ibfi_moddef2_to"
t "std_logic_vector"
b "(1 downto 0)"
eolc "--GPIO_18  IB09 net: IB09 Net: CD_FO_SCLK1 (SCL)"
preAdd 0
posAdd 0
o 41
suid 426,0
)
)
uid 35985,0
)
*1366 (LeafLogPort
port (LogicalPort
decl (Decl
n "marv_md_i"
t "std_logic"
eolc "-- ETH_MDIO"
preAdd 0
posAdd 0
o 16
suid 427,0
)
)
uid 36011,0
)
*1367 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "marv_md_o"
t "std_logic"
eolc "-- ETH_MDIO"
preAdd 0
posAdd 0
o 49
suid 428,0
)
)
uid 36013,0
)
*1368 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "marv_md_to"
t "std_logic"
eolc "-- ETH_MDIO"
preAdd 0
posAdd 0
o 50
suid 429,0
)
)
uid 36015,0
)
*1369 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "dbg_bus_o"
t "std_logic_vector"
b "(31 downto 0)"
o 33
suid 431,0
)
)
uid 36742,0
)
*1370 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dbg_bus"
t "std_logic_vector"
b "(31 downto 0)"
o 75
suid 432,0
)
)
uid 37339,0
)
*1371 (LeafLogPort
port (LogicalPort
decl (Decl
n "clk_idelay"
t "std_logic"
o 3
suid 434,0
)
)
uid 41293,0
)
*1372 (LeafLogPort
port (LogicalPort
decl (Decl
n "clk_25_50"
t "std_logic"
preAdd 0
posAdd 0
o 74
suid 437,0
)
)
uid 41840,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 67,0
optionalChildren [
*1373 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *1374 (MRCItem
litem &1187
pos 173
dimension 20
)
uid 69,0
optionalChildren [
*1375 (MRCItem
litem &1188
pos 0
dimension 20
uid 70,0
)
*1376 (MRCItem
litem &1189
pos 1
dimension 23
uid 71,0
)
*1377 (MRCItem
litem &1190
pos 2
hidden 1
dimension 20
uid 72,0
)
*1378 (MRCItem
litem &1200
pos 0
dimension 20
uid 1985,0
)
*1379 (MRCItem
litem &1201
pos 1
dimension 20
uid 1987,0
)
*1380 (MRCItem
litem &1202
pos 2
dimension 20
uid 1989,0
)
*1381 (MRCItem
litem &1203
pos 65
dimension 20
uid 1995,0
)
*1382 (MRCItem
litem &1204
pos 3
dimension 20
uid 1997,0
)
*1383 (MRCItem
litem &1205
pos 66
dimension 20
uid 1999,0
)
*1384 (MRCItem
litem &1206
pos 67
dimension 20
uid 2003,0
)
*1385 (MRCItem
litem &1207
pos 4
dimension 20
uid 2005,0
)
*1386 (MRCItem
litem &1208
pos 68
dimension 20
uid 2009,0
)
*1387 (MRCItem
litem &1209
pos 5
dimension 20
uid 2013,0
)
*1388 (MRCItem
litem &1210
pos 69
dimension 20
uid 2015,0
)
*1389 (MRCItem
litem &1211
pos 70
dimension 20
uid 2019,0
)
*1390 (MRCItem
litem &1212
pos 6
dimension 20
uid 2021,0
)
*1391 (MRCItem
litem &1213
pos 7
dimension 20
uid 2031,0
)
*1392 (MRCItem
litem &1214
pos 71
dimension 20
uid 2045,0
)
*1393 (MRCItem
litem &1215
pos 72
dimension 20
uid 2047,0
)
*1394 (MRCItem
litem &1216
pos 73
dimension 20
uid 2051,0
)
*1395 (MRCItem
litem &1217
pos 74
dimension 20
uid 2053,0
)
*1396 (MRCItem
litem &1218
pos 8
dimension 20
uid 2061,0
)
*1397 (MRCItem
litem &1219
pos 75
dimension 20
uid 2069,0
)
*1398 (MRCItem
litem &1220
pos 76
dimension 20
uid 2071,0
)
*1399 (MRCItem
litem &1221
pos 77
dimension 20
uid 2075,0
)
*1400 (MRCItem
litem &1222
pos 9
dimension 20
uid 2077,0
)
*1401 (MRCItem
litem &1223
pos 10
dimension 20
uid 2087,0
)
*1402 (MRCItem
litem &1224
pos 11
dimension 20
uid 2091,0
)
*1403 (MRCItem
litem &1225
pos 12
dimension 20
uid 2099,0
)
*1404 (MRCItem
litem &1226
pos 78
dimension 20
uid 2107,0
)
*1405 (MRCItem
litem &1227
pos 13
dimension 20
uid 2109,0
)
*1406 (MRCItem
litem &1228
pos 79
dimension 20
uid 2113,0
)
*1407 (MRCItem
litem &1229
pos 80
dimension 20
uid 2115,0
)
*1408 (MRCItem
litem &1230
pos 81
dimension 20
uid 2121,0
)
*1409 (MRCItem
litem &1231
pos 82
dimension 20
uid 2127,0
)
*1410 (MRCItem
litem &1232
pos 83
dimension 20
uid 2129,0
)
*1411 (MRCItem
litem &1233
pos 84
dimension 20
uid 2131,0
)
*1412 (MRCItem
litem &1234
pos 85
dimension 20
uid 2133,0
)
*1413 (MRCItem
litem &1235
pos 86
dimension 20
uid 2149,0
)
*1414 (MRCItem
litem &1236
pos 87
dimension 20
uid 2155,0
)
*1415 (MRCItem
litem &1237
pos 41
dimension 20
uid 2740,0
)
*1416 (MRCItem
litem &1238
pos 14
dimension 20
uid 3969,0
)
*1417 (MRCItem
litem &1239
pos 15
dimension 20
uid 3971,0
)
*1418 (MRCItem
litem &1240
pos 16
dimension 20
uid 3973,0
)
*1419 (MRCItem
litem &1241
pos 17
dimension 20
uid 3975,0
)
*1420 (MRCItem
litem &1242
pos 18
dimension 20
uid 3977,0
)
*1421 (MRCItem
litem &1243
pos 19
dimension 20
uid 3979,0
)
*1422 (MRCItem
litem &1244
pos 20
dimension 20
uid 3981,0
)
*1423 (MRCItem
litem &1245
pos 88
dimension 20
uid 4011,0
)
*1424 (MRCItem
litem &1246
pos 89
dimension 20
uid 4013,0
)
*1425 (MRCItem
litem &1247
pos 90
dimension 20
uid 4015,0
)
*1426 (MRCItem
litem &1248
pos 91
dimension 20
uid 4019,0
)
*1427 (MRCItem
litem &1249
pos 92
dimension 20
uid 4021,0
)
*1428 (MRCItem
litem &1250
pos 93
dimension 20
uid 4023,0
)
*1429 (MRCItem
litem &1251
pos 94
dimension 20
uid 4025,0
)
*1430 (MRCItem
litem &1252
pos 95
dimension 20
uid 4027,0
)
*1431 (MRCItem
litem &1253
pos 96
dimension 20
uid 4029,0
)
*1432 (MRCItem
litem &1254
pos 21
dimension 20
uid 4031,0
)
*1433 (MRCItem
litem &1255
pos 22
dimension 20
uid 4033,0
)
*1434 (MRCItem
litem &1256
pos 23
dimension 20
uid 4035,0
)
*1435 (MRCItem
litem &1257
pos 97
dimension 20
uid 4037,0
)
*1436 (MRCItem
litem &1258
pos 24
dimension 20
uid 4039,0
)
*1437 (MRCItem
litem &1259
pos 25
dimension 20
uid 4057,0
)
*1438 (MRCItem
litem &1260
pos 26
dimension 20
uid 4059,0
)
*1439 (MRCItem
litem &1261
pos 27
dimension 20
uid 4061,0
)
*1440 (MRCItem
litem &1262
pos 62
dimension 20
uid 4065,0
)
*1441 (MRCItem
litem &1263
pos 98
dimension 20
uid 4067,0
)
*1442 (MRCItem
litem &1264
pos 99
dimension 20
uid 4069,0
)
*1443 (MRCItem
litem &1265
pos 100
dimension 20
uid 4071,0
)
*1444 (MRCItem
litem &1266
pos 28
dimension 20
uid 4075,0
)
*1445 (MRCItem
litem &1267
pos 101
dimension 20
uid 4077,0
)
*1446 (MRCItem
litem &1268
pos 102
dimension 20
uid 4081,0
)
*1447 (MRCItem
litem &1269
pos 103
dimension 20
uid 5142,0
)
*1448 (MRCItem
litem &1270
pos 104
dimension 20
uid 5144,0
)
*1449 (MRCItem
litem &1271
pos 105
dimension 20
uid 5146,0
)
*1450 (MRCItem
litem &1272
pos 106
dimension 20
uid 5148,0
)
*1451 (MRCItem
litem &1273
pos 107
dimension 20
uid 5150,0
)
*1452 (MRCItem
litem &1274
pos 29
dimension 20
uid 6439,0
)
*1453 (MRCItem
litem &1275
pos 30
dimension 20
uid 6441,0
)
*1454 (MRCItem
litem &1276
pos 31
dimension 20
uid 6443,0
)
*1455 (MRCItem
litem &1277
pos 64
dimension 20
uid 6445,0
)
*1456 (MRCItem
litem &1278
pos 32
dimension 20
uid 6447,0
)
*1457 (MRCItem
litem &1279
pos 33
dimension 20
uid 6451,0
)
*1458 (MRCItem
litem &1280
pos 108
dimension 20
uid 6457,0
)
*1459 (MRCItem
litem &1281
pos 109
dimension 20
uid 6459,0
)
*1460 (MRCItem
litem &1282
pos 110
dimension 20
uid 6461,0
)
*1461 (MRCItem
litem &1283
pos 111
dimension 20
uid 6463,0
)
*1462 (MRCItem
litem &1284
pos 112
dimension 20
uid 6499,0
)
*1463 (MRCItem
litem &1285
pos 113
dimension 20
uid 6505,0
)
*1464 (MRCItem
litem &1286
pos 114
dimension 20
uid 6507,0
)
*1465 (MRCItem
litem &1287
pos 115
dimension 20
uid 6509,0
)
*1466 (MRCItem
litem &1288
pos 116
dimension 20
uid 6511,0
)
*1467 (MRCItem
litem &1289
pos 117
dimension 20
uid 6513,0
)
*1468 (MRCItem
litem &1290
pos 34
dimension 20
uid 6591,0
)
*1469 (MRCItem
litem &1291
pos 35
dimension 20
uid 6621,0
)
*1470 (MRCItem
litem &1292
pos 36
dimension 20
uid 6625,0
)
*1471 (MRCItem
litem &1293
pos 37
dimension 20
uid 6627,0
)
*1472 (MRCItem
litem &1294
pos 38
dimension 20
uid 6629,0
)
*1473 (MRCItem
litem &1295
pos 39
dimension 20
uid 6631,0
)
*1474 (MRCItem
litem &1296
pos 40
dimension 20
uid 6633,0
)
*1475 (MRCItem
litem &1297
pos 118
dimension 20
uid 6639,0
)
*1476 (MRCItem
litem &1298
pos 119
dimension 20
uid 6775,0
)
*1477 (MRCItem
litem &1299
pos 120
dimension 20
uid 6777,0
)
*1478 (MRCItem
litem &1300
pos 121
dimension 20
uid 6779,0
)
*1479 (MRCItem
litem &1301
pos 122
dimension 20
uid 6781,0
)
*1480 (MRCItem
litem &1302
pos 123
dimension 20
uid 6783,0
)
*1481 (MRCItem
litem &1303
pos 124
dimension 20
uid 6787,0
)
*1482 (MRCItem
litem &1304
pos 125
dimension 20
uid 6789,0
)
*1483 (MRCItem
litem &1305
pos 126
dimension 20
uid 6791,0
)
*1484 (MRCItem
litem &1306
pos 127
dimension 20
uid 6799,0
)
*1485 (MRCItem
litem &1307
pos 128
dimension 20
uid 7111,0
)
*1486 (MRCItem
litem &1308
pos 129
dimension 20
uid 7113,0
)
*1487 (MRCItem
litem &1309
pos 130
dimension 20
uid 7115,0
)
*1488 (MRCItem
litem &1310
pos 131
dimension 20
uid 7117,0
)
*1489 (MRCItem
litem &1311
pos 132
dimension 20
uid 7719,0
)
*1490 (MRCItem
litem &1312
pos 133
dimension 20
uid 7725,0
)
*1491 (MRCItem
litem &1313
pos 134
dimension 20
uid 7727,0
)
*1492 (MRCItem
litem &1314
pos 135
dimension 20
uid 7749,0
)
*1493 (MRCItem
litem &1315
pos 136
dimension 20
uid 11911,0
)
*1494 (MRCItem
litem &1316
pos 137
dimension 20
uid 11913,0
)
*1495 (MRCItem
litem &1317
pos 138
dimension 20
uid 11915,0
)
*1496 (MRCItem
litem &1318
pos 139
dimension 20
uid 11917,0
)
*1497 (MRCItem
litem &1319
pos 140
dimension 20
uid 11919,0
)
*1498 (MRCItem
litem &1320
pos 141
dimension 20
uid 11921,0
)
*1499 (MRCItem
litem &1321
pos 142
dimension 20
uid 11923,0
)
*1500 (MRCItem
litem &1322
pos 143
dimension 20
uid 11925,0
)
*1501 (MRCItem
litem &1323
pos 144
dimension 20
uid 11927,0
)
*1502 (MRCItem
litem &1324
pos 145
dimension 20
uid 11929,0
)
*1503 (MRCItem
litem &1325
pos 146
dimension 20
uid 14603,0
)
*1504 (MRCItem
litem &1326
pos 42
dimension 20
uid 14605,0
)
*1505 (MRCItem
litem &1327
pos 147
dimension 20
uid 15039,0
)
*1506 (MRCItem
litem &1328
pos 148
dimension 20
uid 16959,0
)
*1507 (MRCItem
litem &1329
pos 149
dimension 20
uid 16961,0
)
*1508 (MRCItem
litem &1330
pos 150
dimension 20
uid 16963,0
)
*1509 (MRCItem
litem &1331
pos 151
dimension 20
uid 16965,0
)
*1510 (MRCItem
litem &1332
pos 152
dimension 20
uid 16967,0
)
*1511 (MRCItem
litem &1333
pos 43
dimension 20
uid 17181,0
)
*1512 (MRCItem
litem &1334
pos 153
dimension 20
uid 17183,0
)
*1513 (MRCItem
litem &1335
pos 154
dimension 20
uid 17383,0
)
*1514 (MRCItem
litem &1336
pos 155
dimension 20
uid 17385,0
)
*1515 (MRCItem
litem &1337
pos 156
dimension 20
uid 17387,0
)
*1516 (MRCItem
litem &1338
pos 157
dimension 20
uid 17389,0
)
*1517 (MRCItem
litem &1339
pos 158
dimension 20
uid 17391,0
)
*1518 (MRCItem
litem &1340
pos 159
dimension 20
uid 17403,0
)
*1519 (MRCItem
litem &1341
pos 44
dimension 20
uid 18716,0
)
*1520 (MRCItem
litem &1342
pos 45
dimension 20
uid 20406,0
)
*1521 (MRCItem
litem &1343
pos 160
dimension 20
uid 22249,0
)
*1522 (MRCItem
litem &1344
pos 161
dimension 20
uid 22321,0
)
*1523 (MRCItem
litem &1345
pos 46
dimension 20
uid 24817,0
)
*1524 (MRCItem
litem &1346
pos 47
dimension 20
uid 24819,0
)
*1525 (MRCItem
litem &1347
pos 48
dimension 20
uid 24821,0
)
*1526 (MRCItem
litem &1348
pos 162
dimension 20
uid 26150,0
)
*1527 (MRCItem
litem &1349
pos 163
dimension 20
uid 26152,0
)
*1528 (MRCItem
litem &1350
pos 164
dimension 20
uid 26154,0
)
*1529 (MRCItem
litem &1351
pos 165
dimension 20
uid 26188,0
)
*1530 (MRCItem
litem &1352
pos 49
dimension 20
uid 26202,0
)
*1531 (MRCItem
litem &1353
pos 166
dimension 20
uid 28671,0
)
*1532 (MRCItem
litem &1354
pos 50
dimension 20
uid 32035,0
)
*1533 (MRCItem
litem &1355
pos 51
dimension 20
uid 32454,0
)
*1534 (MRCItem
litem &1356
pos 52
dimension 20
uid 32456,0
)
*1535 (MRCItem
litem &1357
pos 167
dimension 20
uid 32915,0
)
*1536 (MRCItem
litem &1358
pos 168
dimension 20
uid 32917,0
)
*1537 (MRCItem
litem &1359
pos 169
dimension 20
uid 33437,0
)
*1538 (MRCItem
litem &1360
pos 170
dimension 20
uid 33439,0
)
*1539 (MRCItem
litem &1361
pos 53
dimension 20
uid 33441,0
)
*1540 (MRCItem
litem &1362
pos 54
dimension 20
uid 33465,0
)
*1541 (MRCItem
litem &1363
pos 55
dimension 20
uid 35982,0
)
*1542 (MRCItem
litem &1364
pos 56
dimension 20
uid 35984,0
)
*1543 (MRCItem
litem &1365
pos 57
dimension 20
uid 35986,0
)
*1544 (MRCItem
litem &1366
pos 58
dimension 20
uid 36012,0
)
*1545 (MRCItem
litem &1367
pos 59
dimension 20
uid 36014,0
)
*1546 (MRCItem
litem &1368
pos 60
dimension 20
uid 36016,0
)
*1547 (MRCItem
litem &1369
pos 61
dimension 20
uid 36743,0
)
*1548 (MRCItem
litem &1370
pos 171
dimension 20
uid 37340,0
)
*1549 (MRCItem
litem &1371
pos 63
dimension 20
uid 41294,0
)
*1550 (MRCItem
litem &1372
pos 172
dimension 20
uid 41841,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 73,0
optionalChildren [
*1551 (MRCItem
litem &1191
pos 0
dimension 20
uid 74,0
)
*1552 (MRCItem
litem &1193
pos 1
dimension 50
uid 75,0
)
*1553 (MRCItem
litem &1194
pos 2
dimension 100
uid 76,0
)
*1554 (MRCItem
litem &1195
pos 3
dimension 50
uid 77,0
)
*1555 (MRCItem
litem &1196
pos 4
dimension 100
uid 78,0
)
*1556 (MRCItem
litem &1197
pos 5
dimension 100
uid 79,0
)
*1557 (MRCItem
litem &1198
pos 6
dimension 50
uid 80,0
)
*1558 (MRCItem
litem &1199
pos 7
dimension 80
uid 81,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 68,0
vaOverrides [
]
)
]
)
uid 53,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *1559 (LEmptyRow
)
uid 83,0
optionalChildren [
*1560 (RefLabelRowHdr
)
*1561 (TitleRowHdr
)
*1562 (FilterRowHdr
)
*1563 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*1564 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*1565 (GroupColHdr
tm "GroupColHdrMgr"
)
*1566 (NameColHdr
tm "GenericNameColHdrMgr"
)
*1567 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*1568 (InitColHdr
tm "GenericValueColHdrMgr"
)
*1569 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*1570 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 95,0
optionalChildren [
*1571 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *1572 (MRCItem
litem &1559
pos 0
dimension 20
)
uid 97,0
optionalChildren [
*1573 (MRCItem
litem &1560
pos 0
dimension 20
uid 98,0
)
*1574 (MRCItem
litem &1561
pos 1
dimension 23
uid 99,0
)
*1575 (MRCItem
litem &1562
pos 2
hidden 1
dimension 20
uid 100,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 101,0
optionalChildren [
*1576 (MRCItem
litem &1563
pos 0
dimension 20
uid 102,0
)
*1577 (MRCItem
litem &1565
pos 1
dimension 50
uid 103,0
)
*1578 (MRCItem
litem &1566
pos 2
dimension 100
uid 104,0
)
*1579 (MRCItem
litem &1567
pos 3
dimension 100
uid 105,0
)
*1580 (MRCItem
litem &1568
pos 4
dimension 50
uid 106,0
)
*1581 (MRCItem
litem &1569
pos 5
dimension 50
uid 107,0
)
*1582 (MRCItem
litem &1570
pos 6
dimension 80
uid 108,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 96,0
vaOverrides [
]
)
]
)
uid 82,0
type 1
)
activeModelName "BlockDiag"
)
