

================================================================
== Vitis HLS Report for 'stencil_SLR1'
================================================================
* Date:           Fri Aug  1 23:21:07 2025

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        stencil_SLR1
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: versal
* Target device:  xcvc1902-vsvd1760-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.257 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------+---------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                      |                           |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |               Instance               |           Module          |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------+---------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_dataflow_parent_loop_proc_fu_132  |dataflow_parent_loop_proc  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +--------------------------------------+---------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+---------+--------+-----+
|       Name      | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+-----------------+---------+------+---------+--------+-----+
|DSP              |        -|     -|        -|       -|    -|
|Expression       |        -|     -|        0|      12|    -|
|FIFO             |        -|     -|        -|       -|    -|
|Instance         |        0|   585|    44375|   14363|   48|
|Memory           |        -|     -|        -|       -|    -|
|Multiplexer      |        -|     -|        -|      12|    -|
|Register         |        -|     -|       93|       -|    -|
+-----------------+---------+------+---------+--------+-----+
|Total            |        0|   585|    44468|   14387|   48|
+-----------------+---------+------+---------+--------+-----+
|Available        |     1934|  1968|  1799680|  899840|  463|
+-----------------+---------+------+---------+--------+-----+
|Utilization (%)  |        0|    29|        2|       1|   10|
+-----------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+---------------------------+---------+-----+-------+-------+-----+
    |               Instance               |           Module          | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +--------------------------------------+---------------------------+---------+-----+-------+-------+-----+
    |control_s_axi_U                       |control_s_axi              |        0|    0|    226|    360|    0|
    |grp_dataflow_parent_loop_proc_fu_132  |dataflow_parent_loop_proc  |        0|  585|  44149|  14003|   48|
    +--------------------------------------+---------------------------+---------+-----+-------+-------+-----+
    |Total                                 |                           |        0|  585|  44375|  14363|   48|
    +--------------------------------------+---------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------------------------+----------+----+---+----+------------+------------+
    |                     Variable Name                     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------------------+----------+----+---+----+------------+------------+
    |grp_dataflow_parent_loop_proc_fu_132_out1_TREADY       |       and|   0|  0|   2|           1|           1|
    |grp_dataflow_parent_loop_proc_fu_132_out2_TREADY       |       and|   0|  0|   2|           1|           1|
    |ap_block_state1                                        |        or|   0|  0|   2|           1|           1|
    |ap_block_state4                                        |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_dataflow_parent_loop_proc_fu_132_ap_done   |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_dataflow_parent_loop_proc_fu_132_ap_ready  |        or|   0|  0|   2|           1|           1|
    +-------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                  |          |   0|  0|  12|           6|           6|
    +-------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |   6|          5|    1|          5|
    |ap_done                  |   2|          2|    1|          2|
    |in1_TREADY_int_regslice  |   2|          2|    1|          2|
    |in2_TREADY_int_regslice  |   2|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  12|         11|    4|         11|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------+----+----+-----+-----------+
    |                            Name                           | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                  |   4|   0|    4|          0|
    |ap_done_reg                                                |   1|   0|    1|          0|
    |ap_rst_n_inv                                               |   1|   0|    1|          0|
    |ap_rst_reg_1                                               |   1|   0|    1|          0|
    |ap_rst_reg_2                                               |   1|   0|    1|          0|
    |ap_sync_reg_grp_dataflow_parent_loop_proc_fu_132_ap_done   |   1|   0|    1|          0|
    |ap_sync_reg_grp_dataflow_parent_loop_proc_fu_132_ap_ready  |   1|   0|    1|          0|
    |empty_27_reg_222                                           |  16|   0|   16|          0|
    |empty_28_reg_227                                           |  19|   0|   19|          0|
    |empty_29_reg_232                                           |  31|   0|   32|          1|
    |empty_reg_217                                              |  16|   0|   16|          0|
    |grp_dataflow_parent_loop_proc_fu_132_ap_start_reg          |   1|   0|    1|          0|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                      |  93|   0|   94|          1|
    +-----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+---------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   | Source Object |    C Type    |
+-----------------------+-----+-----+---------------+---------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|        control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|        control|        scalar|
|s_axi_control_AWADDR   |   in|    6|          s_axi|        control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|        control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|        control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|        control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|        control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|        control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|        control|        scalar|
|s_axi_control_ARADDR   |   in|    6|          s_axi|        control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|        control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|        control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|        control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|        control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|        control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|        control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|        control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_chain|   stencil_SLR1|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|   stencil_SLR1|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|   stencil_SLR1|  return value|
|in1_TDATA              |   in|  256|           axis|   in1_V_data_V|       pointer|
|in1_TVALID             |   in|    1|           axis|   in1_V_last_V|       pointer|
|in1_TREADY             |  out|    1|           axis|   in1_V_last_V|       pointer|
|in1_TLAST              |   in|    1|           axis|   in1_V_last_V|       pointer|
|in1_TKEEP              |   in|   32|           axis|   in1_V_keep_V|       pointer|
|in1_TSTRB              |   in|   32|           axis|   in1_V_strb_V|       pointer|
|out1_TDATA             |  out|  256|           axis|  out1_V_data_V|       pointer|
|out1_TVALID            |  out|    1|           axis|  out1_V_last_V|       pointer|
|out1_TREADY            |   in|    1|           axis|  out1_V_last_V|       pointer|
|out1_TLAST             |  out|    1|           axis|  out1_V_last_V|       pointer|
|out1_TKEEP             |  out|   32|           axis|  out1_V_keep_V|       pointer|
|out1_TSTRB             |  out|   32|           axis|  out1_V_strb_V|       pointer|
|in2_TDATA              |   in|  256|           axis|   in2_V_data_V|       pointer|
|in2_TVALID             |   in|    1|           axis|   in2_V_last_V|       pointer|
|in2_TREADY             |  out|    1|           axis|   in2_V_last_V|       pointer|
|in2_TLAST              |   in|    1|           axis|   in2_V_last_V|       pointer|
|in2_TKEEP              |   in|   32|           axis|   in2_V_keep_V|       pointer|
|in2_TSTRB              |   in|   32|           axis|   in2_V_strb_V|       pointer|
|out2_TDATA             |  out|  256|           axis|  out2_V_data_V|       pointer|
|out2_TVALID            |  out|    1|           axis|  out2_V_last_V|       pointer|
|out2_TREADY            |   in|    1|           axis|  out2_V_last_V|       pointer|
|out2_TLAST             |  out|    1|           axis|  out2_V_last_V|       pointer|
|out2_TKEEP             |  out|   32|           axis|  out2_V_keep_V|       pointer|
|out2_TSTRB             |  out|   32|           axis|  out2_V_strb_V|       pointer|
+-----------------------+-----+-----+---------------+---------------+--------------+

