vendor_name = ModelSim
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/time_counter.sv
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/tdc_tb.sv
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/tdc.sv
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/tail_counter.sv
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/pll_clkdiv.sv
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/mlt_x400.sv
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/integer_counter.sv
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/int_sync.sv
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/head_counter.sv
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/frc_counter.sv
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/FRACTIONAL_Counter2.v
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/frac_tb.sv
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/frac_sync.sv
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/dm_sv.sv
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/dm_min.sv
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/digmod.sv
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/clock_block.sv
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/mult_x50.qip
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/mult_x50.v
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/tdc_pll.qip
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/tdc_pll.v
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/diff.sv
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/diff_sub.qip
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/diff_sub.v
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/phase_controller.sv
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/ph_tb.sv
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/output_files/byass_data.v
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/singen.qip
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/singen.v
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/sin_addr.qip
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/sin_addr.v
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/pll_spi.qip
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/pll_spi.v
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/spi_data_transm.v
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/db/de0_tdc.cbx.xml
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/db/tdc_pll_altpll.v
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/db/pll_spi_altpll.v
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/multcore.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/csa_add.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/mpar_add.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/muleabz.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/mul_lfrg.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/mul_boothc.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/alt_ded_mult.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/dffpipe.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/addcore.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/look_add.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/db/add_sub_60j.tdf
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/db/add_sub_efh.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altshift.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_constant.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/cmpconst.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_compare.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/dffeea.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/alt_counter_stratix.inc
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/db/cntr_95j.tdf
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/db/cmpr_mfc.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/db/altsyncram_9v91.tdf
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/sin8bit.mif
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/de0_tdc.sdc
design_name = DE0_TDC
instance = comp, \LED[0]~output , LED[0]~output, DE0_TDC, 1
instance = comp, \LED[1]~output , LED[1]~output, DE0_TDC, 1
instance = comp, \LED[2]~output , LED[2]~output, DE0_TDC, 1
instance = comp, \LED[3]~output , LED[3]~output, DE0_TDC, 1
instance = comp, \LED[4]~output , LED[4]~output, DE0_TDC, 1
instance = comp, \LED[5]~output , LED[5]~output, DE0_TDC, 1
instance = comp, \LED[6]~output , LED[6]~output, DE0_TDC, 1
instance = comp, \LED[7]~output , LED[7]~output, DE0_TDC, 1
instance = comp, \MOD~output , MOD~output, DE0_TDC, 1
instance = comp, \MOD_STATIC~output , MOD_STATIC~output, DE0_TDC, 1
instance = comp, \TRIG~output , TRIG~output, DE0_TDC, 1
instance = comp, \DAC_OUT[0]~output , DAC_OUT[0]~output, DE0_TDC, 1
instance = comp, \DAC_OUT[1]~output , DAC_OUT[1]~output, DE0_TDC, 1
instance = comp, \DAC_OUT[2]~output , DAC_OUT[2]~output, DE0_TDC, 1
instance = comp, \DAC_OUT[3]~output , DAC_OUT[3]~output, DE0_TDC, 1
instance = comp, \DAC_OUT[4]~output , DAC_OUT[4]~output, DE0_TDC, 1
instance = comp, \DAC_OUT[5]~output , DAC_OUT[5]~output, DE0_TDC, 1
instance = comp, \DAC_OUT[6]~output , DAC_OUT[6]~output, DE0_TDC, 1
instance = comp, \DAC_OUT[7]~output , DAC_OUT[7]~output, DE0_TDC, 1
instance = comp, \DAC_WR~output , DAC_WR~output, DE0_TDC, 1
instance = comp, \DAC2_DB[0]~output , DAC2_DB[0]~output, DE0_TDC, 1
instance = comp, \DAC2_DB[1]~output , DAC2_DB[1]~output, DE0_TDC, 1
instance = comp, \DAC2_DB[2]~output , DAC2_DB[2]~output, DE0_TDC, 1
instance = comp, \DAC2_DB[3]~output , DAC2_DB[3]~output, DE0_TDC, 1
instance = comp, \DAC2_DB[4]~output , DAC2_DB[4]~output, DE0_TDC, 1
instance = comp, \DAC2_DB[5]~output , DAC2_DB[5]~output, DE0_TDC, 1
instance = comp, \DAC2_DB[6]~output , DAC2_DB[6]~output, DE0_TDC, 1
instance = comp, \DAC2_DB[7]~output , DAC2_DB[7]~output, DE0_TDC, 1
instance = comp, \DAC2_WR~output , DAC2_WR~output, DE0_TDC, 1
instance = comp, \TEST_SIGNAL~output , TEST_SIGNAL~output, DE0_TDC, 1
instance = comp, \TEST_SIGNAL2~output , TEST_SIGNAL2~output, DE0_TDC, 1
instance = comp, \SPI3_CLK~output , SPI3_CLK~output, DE0_TDC, 1
instance = comp, \SPI3_MOSI~output , SPI3_MOSI~output, DE0_TDC, 1
instance = comp, \SPI3_SS~output , SPI3_SS~output, DE0_TDC, 1
instance = comp, \KEY[0]~input , KEY[0]~input, DE0_TDC, 1
instance = comp, \CLOCK_50~input , CLOCK_50~input, DE0_TDC, 1
instance = comp, \cb_inst|pll_inst|altpll_component|auto_generated|pll1 , cb_inst|pll_inst|altpll_component|auto_generated|pll1, DE0_TDC, 1
instance = comp, \cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl , cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|state.st_ret_clock~feeder , tdc_inst_0|fr_sync|state.st_ret_clock~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|state.st_ret_clock , tdc_inst_0|fr_sync|state.st_ret_clock, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[0][0]~0 , tdc_inst_0|fr_sync|lr_ena[0][0]~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[0][0] , tdc_inst_0|fr_sync|lr_ena[0][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[0][1] , tdc_inst_0|fr_sync|lr_ena[0][1], DE0_TDC, 1
instance = comp, \Add0~0 , Add0~0, DE0_TDC, 1
instance = comp, \clk_div[0] , clk_div[0], DE0_TDC, 1
instance = comp, \Add0~2 , Add0~2, DE0_TDC, 1
instance = comp, \clk_div[1] , clk_div[1], DE0_TDC, 1
instance = comp, \Add1~1 , Add1~1, DE0_TDC, 1
instance = comp, \Add1~2 , Add1~2, DE0_TDC, 1
instance = comp, \clk_div2[2] , clk_div2[2], DE0_TDC, 1
instance = comp, \Add1~4 , Add1~4, DE0_TDC, 1
instance = comp, \clk_div2~4 , clk_div2~4, DE0_TDC, 1
instance = comp, \clk_div2[3] , clk_div2[3], DE0_TDC, 1
instance = comp, \Add1~6 , Add1~6, DE0_TDC, 1
instance = comp, \clk_div2[4] , clk_div2[4], DE0_TDC, 1
instance = comp, \Add1~8 , Add1~8, DE0_TDC, 1
instance = comp, \clk_div2[5] , clk_div2[5], DE0_TDC, 1
instance = comp, \Add1~10 , Add1~10, DE0_TDC, 1
instance = comp, \clk_div2[6] , clk_div2[6], DE0_TDC, 1
instance = comp, \Add1~12 , Add1~12, DE0_TDC, 1
instance = comp, \clk_div2~3 , clk_div2~3, DE0_TDC, 1
instance = comp, \clk_div2[7] , clk_div2[7], DE0_TDC, 1
instance = comp, \Add1~14 , Add1~14, DE0_TDC, 1
instance = comp, \clk_div2~2 , clk_div2~2, DE0_TDC, 1
instance = comp, \clk_div2[8] , clk_div2[8], DE0_TDC, 1
instance = comp, \Add1~16 , Add1~16, DE0_TDC, 1
instance = comp, \clk_div2~1 , clk_div2~1, DE0_TDC, 1
instance = comp, \clk_div2[9] , clk_div2[9], DE0_TDC, 1
instance = comp, \Equal1~2 , Equal1~2, DE0_TDC, 1
instance = comp, \Add1~18 , Add1~18, DE0_TDC, 1
instance = comp, \clk_div2[10] , clk_div2[10], DE0_TDC, 1
instance = comp, \Add1~20 , Add1~20, DE0_TDC, 1
instance = comp, \clk_div2[11] , clk_div2[11], DE0_TDC, 1
instance = comp, \Add1~22 , Add1~22, DE0_TDC, 1
instance = comp, \clk_div2~0 , clk_div2~0, DE0_TDC, 1
instance = comp, \clk_div2[12] , clk_div2[12], DE0_TDC, 1
instance = comp, \Add1~24 , Add1~24, DE0_TDC, 1
instance = comp, \clk_div2[13] , clk_div2[13], DE0_TDC, 1
instance = comp, \Equal1~1 , Equal1~1, DE0_TDC, 1
instance = comp, \Equal1~3 , Equal1~3, DE0_TDC, 1
instance = comp, \Add1~26 , Add1~26, DE0_TDC, 1
instance = comp, \clk_div2[14] , clk_div2[14], DE0_TDC, 1
instance = comp, \Add1~28 , Add1~28, DE0_TDC, 1
instance = comp, \clk_div2[15] , clk_div2[15], DE0_TDC, 1
instance = comp, \Equal1~0 , Equal1~0, DE0_TDC, 1
instance = comp, \Equal1~4 , Equal1~4, DE0_TDC, 1
instance = comp, \clk_20k~0 , clk_20k~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[0][0]~feeder , tdc_inst_0|lr_mod[0][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[0][0] , tdc_inst_0|lr_mod[0][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[0][1]~feeder , tdc_inst_0|lr_mod[0][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[0][1] , tdc_inst_0|lr_mod[0][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|mod_d , tdc_inst_0|gen[0].tc_inst|mod_d, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|mod_posedge , tdc_inst_0|gen[0].tc_inst|mod_posedge, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|wr_en , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|mod_negedge , tdc_inst_0|gen[0].tc_inst|mod_negedge, DE0_TDC, 1
instance = comp, \SW[9]~input , SW[9]~input, DE0_TDC, 1
instance = comp, \SIGNAL~input , SIGNAL~input, DE0_TDC, 1
instance = comp, \Add0~4 , Add0~4, DE0_TDC, 1
instance = comp, \clk_div[2] , clk_div[2], DE0_TDC, 1
instance = comp, \Add0~6 , Add0~6, DE0_TDC, 1
instance = comp, \clk_div[3] , clk_div[3], DE0_TDC, 1
instance = comp, \Add0~8 , Add0~8, DE0_TDC, 1
instance = comp, \clk_div~4 , clk_div~4, DE0_TDC, 1
instance = comp, \clk_div[4] , clk_div[4], DE0_TDC, 1
instance = comp, \Add0~10 , Add0~10, DE0_TDC, 1
instance = comp, \clk_div[5] , clk_div[5], DE0_TDC, 1
instance = comp, \Add0~12 , Add0~12, DE0_TDC, 1
instance = comp, \clk_div[6] , clk_div[6], DE0_TDC, 1
instance = comp, \Add0~14 , Add0~14, DE0_TDC, 1
instance = comp, \clk_div[7] , clk_div[7], DE0_TDC, 1
instance = comp, \Add0~16 , Add0~16, DE0_TDC, 1
instance = comp, \clk_div~3 , clk_div~3, DE0_TDC, 1
instance = comp, \clk_div[8] , clk_div[8], DE0_TDC, 1
instance = comp, \Add0~18 , Add0~18, DE0_TDC, 1
instance = comp, \clk_div~2 , clk_div~2, DE0_TDC, 1
instance = comp, \clk_div[9] , clk_div[9], DE0_TDC, 1
instance = comp, \Equal0~2 , Equal0~2, DE0_TDC, 1
instance = comp, \Add0~20 , Add0~20, DE0_TDC, 1
instance = comp, \clk_div~1 , clk_div~1, DE0_TDC, 1
instance = comp, \clk_div[10] , clk_div[10], DE0_TDC, 1
instance = comp, \Add0~22 , Add0~22, DE0_TDC, 1
instance = comp, \clk_div[11] , clk_div[11], DE0_TDC, 1
instance = comp, \Add0~24 , Add0~24, DE0_TDC, 1
instance = comp, \clk_div[12] , clk_div[12], DE0_TDC, 1
instance = comp, \Add0~26 , Add0~26, DE0_TDC, 1
instance = comp, \clk_div~0 , clk_div~0, DE0_TDC, 1
instance = comp, \clk_div[13] , clk_div[13], DE0_TDC, 1
instance = comp, \Equal0~1 , Equal0~1, DE0_TDC, 1
instance = comp, \Equal0~3 , Equal0~3, DE0_TDC, 1
instance = comp, \Add0~28 , Add0~28, DE0_TDC, 1
instance = comp, \clk_div[14] , clk_div[14], DE0_TDC, 1
instance = comp, \Add0~30 , Add0~30, DE0_TDC, 1
instance = comp, \clk_div[15] , clk_div[15], DE0_TDC, 1
instance = comp, \Equal0~0 , Equal0~0, DE0_TDC, 1
instance = comp, \Equal0~4 , Equal0~4, DE0_TDC, 1
instance = comp, \clk_10k~0 , clk_10k~0, DE0_TDC, 1
instance = comp, \dm_inst|mod_d~feeder , dm_inst|mod_d~feeder, DE0_TDC, 1
instance = comp, \dm_inst|mod_d , dm_inst|mod_d, DE0_TDC, 1
instance = comp, \dm_inst|state.st_wait~0 , dm_inst|state.st_wait~0, DE0_TDC, 1
instance = comp, \dm_inst|state.st_wait , dm_inst|state.st_wait, DE0_TDC, 1
instance = comp, \dm_inst|state.st_mf~feeder , dm_inst|state.st_mf~feeder, DE0_TDC, 1
instance = comp, \dm_inst|state.st_mf , dm_inst|state.st_mf, DE0_TDC, 1
instance = comp, \dm_inst|cycle_ctr[0]~12 , dm_inst|cycle_ctr[0]~12, DE0_TDC, 1
instance = comp, \dm_inst|ctr[0]~7 , dm_inst|ctr[0]~7, DE0_TDC, 1
instance = comp, \dm_inst|ctr[2]~11 , dm_inst|ctr[2]~11, DE0_TDC, 1
instance = comp, \dm_inst|ctr[3]~13 , dm_inst|ctr[3]~13, DE0_TDC, 1
instance = comp, \dm_inst|ctr[3] , dm_inst|ctr[3], DE0_TDC, 1
instance = comp, \dm_inst|ctr[4]~15 , dm_inst|ctr[4]~15, DE0_TDC, 1
instance = comp, \dm_inst|ctr[4] , dm_inst|ctr[4], DE0_TDC, 1
instance = comp, \dm_inst|LessThan0~2 , dm_inst|LessThan0~2, DE0_TDC, 1
instance = comp, \dm_inst|ctr[5]~17 , dm_inst|ctr[5]~17, DE0_TDC, 1
instance = comp, \dm_inst|ctr[5] , dm_inst|ctr[5], DE0_TDC, 1
instance = comp, \dm_inst|ctr[6]~19 , dm_inst|ctr[6]~19, DE0_TDC, 1
instance = comp, \dm_inst|ctr[6] , dm_inst|ctr[6], DE0_TDC, 1
instance = comp, \dm_inst|ctr_half~0 , dm_inst|ctr_half~0, DE0_TDC, 1
instance = comp, \dm_inst|LessThan0~0 , dm_inst|LessThan0~0, DE0_TDC, 1
instance = comp, \dm_inst|LessThan0~1 , dm_inst|LessThan0~1, DE0_TDC, 1
instance = comp, \dm_inst|LessThan0~3 , dm_inst|LessThan0~3, DE0_TDC, 1
instance = comp, \dm_inst|ctr[0] , dm_inst|ctr[0], DE0_TDC, 1
instance = comp, \dm_inst|ctr[1]~9 , dm_inst|ctr[1]~9, DE0_TDC, 1
instance = comp, \dm_inst|ctr[1] , dm_inst|ctr[1], DE0_TDC, 1
instance = comp, \dm_inst|ctr[2] , dm_inst|ctr[2], DE0_TDC, 1
instance = comp, \dm_inst|Equal0~1 , dm_inst|Equal0~1, DE0_TDC, 1
instance = comp, \dm_inst|Equal0~2 , dm_inst|Equal0~2, DE0_TDC, 1
instance = comp, \dm_inst|cycle_ctr[3]~32 , dm_inst|cycle_ctr[3]~32, DE0_TDC, 1
instance = comp, \dm_inst|cycle_ctr[0] , dm_inst|cycle_ctr[0], DE0_TDC, 1
instance = comp, \dm_inst|cycle_ctr[1]~14 , dm_inst|cycle_ctr[1]~14, DE0_TDC, 1
instance = comp, \dm_inst|cycle_ctr[1] , dm_inst|cycle_ctr[1], DE0_TDC, 1
instance = comp, \dm_inst|cycle_ctr[2]~16 , dm_inst|cycle_ctr[2]~16, DE0_TDC, 1
instance = comp, \dm_inst|cycle_ctr[2] , dm_inst|cycle_ctr[2], DE0_TDC, 1
instance = comp, \dm_inst|cycle_ctr[3]~18 , dm_inst|cycle_ctr[3]~18, DE0_TDC, 1
instance = comp, \dm_inst|cycle_ctr[3] , dm_inst|cycle_ctr[3], DE0_TDC, 1
instance = comp, \dm_inst|cycle_ctr[4]~20 , dm_inst|cycle_ctr[4]~20, DE0_TDC, 1
instance = comp, \dm_inst|cycle_ctr[4] , dm_inst|cycle_ctr[4], DE0_TDC, 1
instance = comp, \dm_inst|cycle_ctr[5]~22 , dm_inst|cycle_ctr[5]~22, DE0_TDC, 1
instance = comp, \dm_inst|cycle_ctr[5] , dm_inst|cycle_ctr[5], DE0_TDC, 1
instance = comp, \dm_inst|cycle_ctr[6]~24 , dm_inst|cycle_ctr[6]~24, DE0_TDC, 1
instance = comp, \dm_inst|cycle_ctr[6] , dm_inst|cycle_ctr[6], DE0_TDC, 1
instance = comp, \dm_inst|Equal2~1 , dm_inst|Equal2~1, DE0_TDC, 1
instance = comp, \dm_inst|cycle_ctr[7]~26 , dm_inst|cycle_ctr[7]~26, DE0_TDC, 1
instance = comp, \dm_inst|cycle_ctr[7] , dm_inst|cycle_ctr[7], DE0_TDC, 1
instance = comp, \dm_inst|cycle_ctr[8]~28 , dm_inst|cycle_ctr[8]~28, DE0_TDC, 1
instance = comp, \dm_inst|cycle_ctr[8] , dm_inst|cycle_ctr[8], DE0_TDC, 1
instance = comp, \dm_inst|cycle_ctr[9]~30 , dm_inst|cycle_ctr[9]~30, DE0_TDC, 1
instance = comp, \dm_inst|cycle_ctr[9] , dm_inst|cycle_ctr[9], DE0_TDC, 1
instance = comp, \dm_inst|Equal2~2 , dm_inst|Equal2~2, DE0_TDC, 1
instance = comp, \dm_inst|Equal2~0 , dm_inst|Equal2~0, DE0_TDC, 1
instance = comp, \dm_inst|Equal2~3 , dm_inst|Equal2~3, DE0_TDC, 1
instance = comp, \dm_inst|state.st_lf , dm_inst|state.st_lf, DE0_TDC, 1
instance = comp, \dm_inst|Selector0~0 , dm_inst|Selector0~0, DE0_TDC, 1
instance = comp, \dm_inst|Selector0~1 , dm_inst|Selector0~1, DE0_TDC, 1
instance = comp, \dm_inst|state.st_hf , dm_inst|state.st_hf, DE0_TDC, 1
instance = comp, \dm_inst|Equal0~0 , dm_inst|Equal0~0, DE0_TDC, 1
instance = comp, \dm_inst|Equal0~3 , dm_inst|Equal0~3, DE0_TDC, 1
instance = comp, \dm_inst|Equal1~1 , dm_inst|Equal1~1, DE0_TDC, 1
instance = comp, \dm_inst|Equal1~0 , dm_inst|Equal1~0, DE0_TDC, 1
instance = comp, \dm_inst|Equal1~2 , dm_inst|Equal1~2, DE0_TDC, 1
instance = comp, \dm_inst|out_signal~0 , dm_inst|out_signal~0, DE0_TDC, 1
instance = comp, \dm_inst|out_signal , dm_inst|out_signal, DE0_TDC, 1
instance = comp, \tdc_input_signal~0 , tdc_input_signal~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[0][0] , tdc_inst_0|lr_signal[0][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[0][1]~feeder , tdc_inst_0|lr_signal[0][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[0][1] , tdc_inst_0|lr_signal[0][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|signal_d , tdc_inst_0|gen[0].tc_inst|signal_d, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|signal_xor , tdc_inst_0|gen[0].tc_inst|signal_xor, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_ena~4 , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_ena~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_ena , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|Mux0~0 , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|out_wr , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|out_wr, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|wr_en~feeder , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|wr_en~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|wr_en , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|n_data_rdy~0 , tdc_inst_0|gen[0].tc_inst|n_data_rdy~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|n_data_rdy[2] , tdc_inst_0|gen[0].tc_inst|n_data_rdy[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|n_data_rdy~1 , tdc_inst_0|gen[0].tc_inst|n_data_rdy~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|n_data_rdy[1] , tdc_inst_0|gen[0].tc_inst|n_data_rdy[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|n_data_valid~0 , tdc_inst_0|gen[0].tc_inst|n_data_valid~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|wr_en~feeder , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|wr_en~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|wr_en , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|p_data_rdy~2 , tdc_inst_0|gen[0].tc_inst|p_data_rdy~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|p_data_rdy[1] , tdc_inst_0|gen[0].tc_inst|p_data_rdy[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|p_data_rdy~0 , tdc_inst_0|gen[0].tc_inst|p_data_rdy~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_ena~4 , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_ena~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_ena , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|Mux0~0 , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|out_wr , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|out_wr, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|wr_en~feeder , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|wr_en~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|wr_en , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|p_data_rdy~1 , tdc_inst_0|gen[0].tc_inst|p_data_rdy~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|p_data_rdy[2] , tdc_inst_0|gen[0].tc_inst|p_data_rdy[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|wr_en~0 , tdc_inst_0|gen[0].tc_inst|wr_en~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|wr_en~feeder , tdc_inst_0|gen[0].tc_inst|wr_en~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|wr_en , tdc_inst_0|gen[0].tc_inst|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[0][0] , tdc_inst_0|fr_sync|lr_clear[0][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[0][1]~feeder , tdc_inst_0|fr_sync|lr_clear[0][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[0][1] , tdc_inst_0|fr_sync|lr_clear[0][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr~6 , tdc_inst_0|fr_sync|data_wr~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr[0] , tdc_inst_0|fr_sync|data_wr[0], DE0_TDC, 1
instance = comp, \cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl , cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[2][0]~feeder , tdc_inst_0|fr_sync|lr_clear[2][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[2][0] , tdc_inst_0|fr_sync|lr_clear[2][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[2][1]~feeder , tdc_inst_0|fr_sync|lr_clear[2][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[2][1] , tdc_inst_0|fr_sync|lr_clear[2][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[2][0]~feeder , tdc_inst_0|lr_mod[2][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[2][0] , tdc_inst_0|lr_mod[2][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[2][1]~feeder , tdc_inst_0|lr_mod[2][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[2][1] , tdc_inst_0|lr_mod[2][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|mod_d , tdc_inst_0|gen[2].tc_inst|mod_d, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|mod_posedge , tdc_inst_0|gen[2].tc_inst|mod_posedge, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|wr_en , tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[2][0]~feeder , tdc_inst_0|lr_signal[2][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[2][0] , tdc_inst_0|lr_signal[2][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[2][1]~feeder , tdc_inst_0|lr_signal[2][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[2][1] , tdc_inst_0|lr_signal[2][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|signal_d , tdc_inst_0|gen[2].tc_inst|signal_d, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|signal_xor , tdc_inst_0|gen[2].tc_inst|signal_xor, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr_ena~4 , tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr_ena~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr_ena , tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|mod_negedge , tdc_inst_0|gen[2].tc_inst|mod_negedge, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|Mux0~0 , tdc_inst_0|gen[2].tc_inst|head_ctr_neg|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|out_wr , tdc_inst_0|gen[2].tc_inst|head_ctr_neg|out_wr, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|wr_en~feeder , tdc_inst_0|gen[2].tc_inst|head_ctr_neg|wr_en~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|wr_en , tdc_inst_0|gen[2].tc_inst|head_ctr_neg|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|n_data_rdy~0 , tdc_inst_0|gen[2].tc_inst|n_data_rdy~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|n_data_rdy[2] , tdc_inst_0|gen[2].tc_inst|n_data_rdy[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|n_data_rdy~1 , tdc_inst_0|gen[2].tc_inst|n_data_rdy~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|n_data_rdy[1] , tdc_inst_0|gen[2].tc_inst|n_data_rdy[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|n_data_valid~0 , tdc_inst_0|gen[2].tc_inst|n_data_valid~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|wr_en , tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr_ena~4 , tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr_ena~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr_ena , tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|Mux0~0 , tdc_inst_0|gen[2].tc_inst|head_ctr_pos|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|out_wr , tdc_inst_0|gen[2].tc_inst|head_ctr_pos|out_wr, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|wr_en , tdc_inst_0|gen[2].tc_inst|head_ctr_pos|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|p_data_rdy~1 , tdc_inst_0|gen[2].tc_inst|p_data_rdy~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|p_data_rdy[2] , tdc_inst_0|gen[2].tc_inst|p_data_rdy[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|p_data_rdy~0 , tdc_inst_0|gen[2].tc_inst|p_data_rdy~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|p_data_rdy~2 , tdc_inst_0|gen[2].tc_inst|p_data_rdy~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|p_data_rdy[1] , tdc_inst_0|gen[2].tc_inst|p_data_rdy[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|wr_en~0 , tdc_inst_0|gen[2].tc_inst|wr_en~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|wr_en , tdc_inst_0|gen[2].tc_inst|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[2][0]~7 , tdc_inst_0|fr_sync|lr_ena[2][0]~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[2][0] , tdc_inst_0|fr_sync|lr_ena[2][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[2][1]~feeder , tdc_inst_0|fr_sync|lr_ena[2][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[2][1] , tdc_inst_0|fr_sync|lr_ena[2][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr~8 , tdc_inst_0|fr_sync|data_wr~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr[2] , tdc_inst_0|fr_sync|data_wr[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[6][0]~feeder , tdc_inst_0|lr_mod[6][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[6][0] , tdc_inst_0|lr_mod[6][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[6][1]~feeder , tdc_inst_0|lr_mod[6][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[6][1] , tdc_inst_0|lr_mod[6][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|mod_d , tdc_inst_0|gen[6].tc_inst|mod_d, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|mod_negedge , tdc_inst_0|gen[6].tc_inst|mod_negedge, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|wr_en , tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[6][0] , tdc_inst_0|lr_signal[6][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[6][1]~feeder , tdc_inst_0|lr_signal[6][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[6][1] , tdc_inst_0|lr_signal[6][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|signal_d , tdc_inst_0|gen[6].tc_inst|signal_d, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|signal_xor , tdc_inst_0|gen[6].tc_inst|signal_xor, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|mod_posedge , tdc_inst_0|gen[6].tc_inst|mod_posedge, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr_ena~4 , tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr_ena~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr_ena , tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|Mux0~0 , tdc_inst_0|gen[6].tc_inst|head_ctr_pos|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|out_wr , tdc_inst_0|gen[6].tc_inst|head_ctr_pos|out_wr, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|wr_en~feeder , tdc_inst_0|gen[6].tc_inst|head_ctr_pos|wr_en~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|wr_en , tdc_inst_0|gen[6].tc_inst|head_ctr_pos|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|p_data_rdy~1 , tdc_inst_0|gen[6].tc_inst|p_data_rdy~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|p_data_rdy[2] , tdc_inst_0|gen[6].tc_inst|p_data_rdy[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr_ena~4 , tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr_ena~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr_ena , tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|Mux0~0 , tdc_inst_0|gen[6].tc_inst|head_ctr_neg|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|out_wr , tdc_inst_0|gen[6].tc_inst|head_ctr_neg|out_wr, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|wr_en~feeder , tdc_inst_0|gen[6].tc_inst|head_ctr_neg|wr_en~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|wr_en , tdc_inst_0|gen[6].tc_inst|head_ctr_neg|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|wr_en , tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|n_data_rdy~1 , tdc_inst_0|gen[6].tc_inst|n_data_rdy~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|n_data_rdy[1] , tdc_inst_0|gen[6].tc_inst|n_data_rdy[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|n_data_rdy~0 , tdc_inst_0|gen[6].tc_inst|n_data_rdy~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|n_data_rdy[2] , tdc_inst_0|gen[6].tc_inst|n_data_rdy[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|n_data_valid~0 , tdc_inst_0|gen[6].tc_inst|n_data_valid~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|p_data_rdy~0 , tdc_inst_0|gen[6].tc_inst|p_data_rdy~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|p_data_rdy~2 , tdc_inst_0|gen[6].tc_inst|p_data_rdy~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|p_data_rdy[1] , tdc_inst_0|gen[6].tc_inst|p_data_rdy[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|wr_en~0 , tdc_inst_0|gen[6].tc_inst|wr_en~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|wr_en , tdc_inst_0|gen[6].tc_inst|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[6][0]~feeder , tdc_inst_0|fr_sync|lr_clear[6][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[6][0] , tdc_inst_0|fr_sync|lr_clear[6][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[6][1]~feeder , tdc_inst_0|fr_sync|lr_clear[6][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[6][1] , tdc_inst_0|fr_sync|lr_clear[6][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[6][0]~5 , tdc_inst_0|fr_sync|lr_ena[6][0]~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[6][0] , tdc_inst_0|fr_sync|lr_ena[6][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[6][1]~feeder , tdc_inst_0|fr_sync|lr_ena[6][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[6][1] , tdc_inst_0|fr_sync|lr_ena[6][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr~5 , tdc_inst_0|fr_sync|data_wr~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr[6] , tdc_inst_0|fr_sync|data_wr[6], DE0_TDC, 1
instance = comp, \cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl , cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[1][0]~feeder , tdc_inst_0|lr_mod[1][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[1][0] , tdc_inst_0|lr_mod[1][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[1][1]~feeder , tdc_inst_0|lr_mod[1][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[1][1] , tdc_inst_0|lr_mod[1][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|mod_d , tdc_inst_0|gen[1].tc_inst|mod_d, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|mod_negedge , tdc_inst_0|gen[1].tc_inst|mod_negedge, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|wr_en , tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[1][0]~feeder , tdc_inst_0|lr_signal[1][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[1][0] , tdc_inst_0|lr_signal[1][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[1][1]~feeder , tdc_inst_0|lr_signal[1][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[1][1] , tdc_inst_0|lr_signal[1][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|signal_d , tdc_inst_0|gen[1].tc_inst|signal_d, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|signal_xor , tdc_inst_0|gen[1].tc_inst|signal_xor, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr_ena~4 , tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr_ena~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr_ena , tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|mod_posedge , tdc_inst_0|gen[1].tc_inst|mod_posedge, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|Mux0~0 , tdc_inst_0|gen[1].tc_inst|head_ctr_pos|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|out_wr , tdc_inst_0|gen[1].tc_inst|head_ctr_pos|out_wr, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|wr_en~feeder , tdc_inst_0|gen[1].tc_inst|head_ctr_pos|wr_en~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|wr_en , tdc_inst_0|gen[1].tc_inst|head_ctr_pos|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|p_data_rdy~1 , tdc_inst_0|gen[1].tc_inst|p_data_rdy~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|p_data_rdy[2] , tdc_inst_0|gen[1].tc_inst|p_data_rdy[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|wr_en , tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr_ena~4 , tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr_ena~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr_ena , tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|Mux0~0 , tdc_inst_0|gen[1].tc_inst|head_ctr_neg|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|out_wr , tdc_inst_0|gen[1].tc_inst|head_ctr_neg|out_wr, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|wr_en~feeder , tdc_inst_0|gen[1].tc_inst|head_ctr_neg|wr_en~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|wr_en , tdc_inst_0|gen[1].tc_inst|head_ctr_neg|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|n_data_rdy~0 , tdc_inst_0|gen[1].tc_inst|n_data_rdy~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|n_data_rdy[2] , tdc_inst_0|gen[1].tc_inst|n_data_rdy[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|n_data_rdy~1 , tdc_inst_0|gen[1].tc_inst|n_data_rdy~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|n_data_rdy[1] , tdc_inst_0|gen[1].tc_inst|n_data_rdy[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|n_data_valid~0 , tdc_inst_0|gen[1].tc_inst|n_data_valid~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|p_data_rdy~0 , tdc_inst_0|gen[1].tc_inst|p_data_rdy~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|p_data_rdy~2 , tdc_inst_0|gen[1].tc_inst|p_data_rdy~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|p_data_rdy[1] , tdc_inst_0|gen[1].tc_inst|p_data_rdy[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|wr_en~0 , tdc_inst_0|gen[1].tc_inst|wr_en~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|wr_en , tdc_inst_0|gen[1].tc_inst|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[1][0]~feeder , tdc_inst_0|fr_sync|lr_clear[1][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[1][0] , tdc_inst_0|fr_sync|lr_clear[1][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[1][1]~feeder , tdc_inst_0|fr_sync|lr_clear[1][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[1][1] , tdc_inst_0|fr_sync|lr_clear[1][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[1][0]~6 , tdc_inst_0|fr_sync|lr_ena[1][0]~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[1][0] , tdc_inst_0|fr_sync|lr_ena[1][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[1][1]~feeder , tdc_inst_0|fr_sync|lr_ena[1][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[1][1] , tdc_inst_0|fr_sync|lr_ena[1][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr~7 , tdc_inst_0|fr_sync|data_wr~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr[1] , tdc_inst_0|fr_sync|data_wr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|WideAnd0~0 , tdc_inst_0|fr_sync|WideAnd0~0, DE0_TDC, 1
instance = comp, \cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl , cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[3][0]~feeder , tdc_inst_0|lr_mod[3][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[3][0] , tdc_inst_0|lr_mod[3][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[3][1] , tdc_inst_0|lr_mod[3][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|mod_d , tdc_inst_0|gen[3].tc_inst|mod_d, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|mod_negedge , tdc_inst_0|gen[3].tc_inst|mod_negedge, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|wr_en , tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|mod_posedge , tdc_inst_0|gen[3].tc_inst|mod_posedge, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[3][0]~feeder , tdc_inst_0|lr_signal[3][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[3][0] , tdc_inst_0|lr_signal[3][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[3][1]~feeder , tdc_inst_0|lr_signal[3][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[3][1] , tdc_inst_0|lr_signal[3][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|signal_d , tdc_inst_0|gen[3].tc_inst|signal_d, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|signal_xor , tdc_inst_0|gen[3].tc_inst|signal_xor, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr_ena~4 , tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr_ena~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr_ena , tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|Mux0~0 , tdc_inst_0|gen[3].tc_inst|head_ctr_pos|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|out_wr , tdc_inst_0|gen[3].tc_inst|head_ctr_pos|out_wr, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|wr_en~feeder , tdc_inst_0|gen[3].tc_inst|head_ctr_pos|wr_en~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|wr_en , tdc_inst_0|gen[3].tc_inst|head_ctr_pos|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|p_data_rdy~1 , tdc_inst_0|gen[3].tc_inst|p_data_rdy~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|p_data_rdy[2] , tdc_inst_0|gen[3].tc_inst|p_data_rdy[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|wr_en , tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr_ena~4 , tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr_ena~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr_ena , tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|Mux0~0 , tdc_inst_0|gen[3].tc_inst|head_ctr_neg|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|out_wr , tdc_inst_0|gen[3].tc_inst|head_ctr_neg|out_wr, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|wr_en , tdc_inst_0|gen[3].tc_inst|head_ctr_neg|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|n_data_rdy~0 , tdc_inst_0|gen[3].tc_inst|n_data_rdy~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|n_data_rdy[2] , tdc_inst_0|gen[3].tc_inst|n_data_rdy[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|n_data_rdy~1 , tdc_inst_0|gen[3].tc_inst|n_data_rdy~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|n_data_rdy[1] , tdc_inst_0|gen[3].tc_inst|n_data_rdy[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|n_data_valid~0 , tdc_inst_0|gen[3].tc_inst|n_data_valid~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|p_data_rdy~0 , tdc_inst_0|gen[3].tc_inst|p_data_rdy~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|p_data_rdy~2 , tdc_inst_0|gen[3].tc_inst|p_data_rdy~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|p_data_rdy[1] , tdc_inst_0|gen[3].tc_inst|p_data_rdy[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|wr_en~0 , tdc_inst_0|gen[3].tc_inst|wr_en~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|wr_en , tdc_inst_0|gen[3].tc_inst|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[3][0]~feeder , tdc_inst_0|fr_sync|lr_clear[3][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[3][0] , tdc_inst_0|fr_sync|lr_clear[3][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[3][1]~feeder , tdc_inst_0|fr_sync|lr_clear[3][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[3][1] , tdc_inst_0|fr_sync|lr_clear[3][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[3][0]~4 , tdc_inst_0|fr_sync|lr_ena[3][0]~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[3][0] , tdc_inst_0|fr_sync|lr_ena[3][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[3][1]~feeder , tdc_inst_0|fr_sync|lr_ena[3][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[3][1] , tdc_inst_0|fr_sync|lr_ena[3][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr~4 , tdc_inst_0|fr_sync|data_wr~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr[3] , tdc_inst_0|fr_sync|data_wr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|WideAnd0~1 , tdc_inst_0|fr_sync|WideAnd0~1, DE0_TDC, 1
instance = comp, \cb_inst|pll_inst2|altpll_component|auto_generated|pll1 , cb_inst|pll_inst2|altpll_component|auto_generated|pll1, DE0_TDC, 1
instance = comp, \cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl , cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[5][0]~feeder , tdc_inst_0|fr_sync|lr_clear[5][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[5][0] , tdc_inst_0|fr_sync|lr_clear[5][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[5][1] , tdc_inst_0|fr_sync|lr_clear[5][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[5][0]~feeder , tdc_inst_0|lr_mod[5][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[5][0] , tdc_inst_0|lr_mod[5][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[5][1]~feeder , tdc_inst_0|lr_mod[5][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[5][1] , tdc_inst_0|lr_mod[5][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|mod_d , tdc_inst_0|gen[5].tc_inst|mod_d, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|mod_posedge , tdc_inst_0|gen[5].tc_inst|mod_posedge, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|wr_en , tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[5][0]~feeder , tdc_inst_0|lr_signal[5][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[5][0] , tdc_inst_0|lr_signal[5][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[5][1]~feeder , tdc_inst_0|lr_signal[5][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[5][1] , tdc_inst_0|lr_signal[5][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|signal_d , tdc_inst_0|gen[5].tc_inst|signal_d, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|signal_xor , tdc_inst_0|gen[5].tc_inst|signal_xor, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr_ena~4 , tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr_ena~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr_ena , tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|mod_negedge , tdc_inst_0|gen[5].tc_inst|mod_negedge, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|Mux0~0 , tdc_inst_0|gen[5].tc_inst|head_ctr_neg|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|out_wr , tdc_inst_0|gen[5].tc_inst|head_ctr_neg|out_wr, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|wr_en , tdc_inst_0|gen[5].tc_inst|head_ctr_neg|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|n_data_rdy~0 , tdc_inst_0|gen[5].tc_inst|n_data_rdy~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|n_data_rdy[2] , tdc_inst_0|gen[5].tc_inst|n_data_rdy[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|n_data_rdy~1 , tdc_inst_0|gen[5].tc_inst|n_data_rdy~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|n_data_rdy[1] , tdc_inst_0|gen[5].tc_inst|n_data_rdy[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|n_data_valid~0 , tdc_inst_0|gen[5].tc_inst|n_data_valid~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|wr_en , tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr_ena~4 , tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr_ena~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr_ena , tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|Mux0~0 , tdc_inst_0|gen[5].tc_inst|head_ctr_pos|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|out_wr , tdc_inst_0|gen[5].tc_inst|head_ctr_pos|out_wr, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|wr_en~feeder , tdc_inst_0|gen[5].tc_inst|head_ctr_pos|wr_en~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|wr_en , tdc_inst_0|gen[5].tc_inst|head_ctr_pos|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|p_data_rdy~1 , tdc_inst_0|gen[5].tc_inst|p_data_rdy~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|p_data_rdy[2] , tdc_inst_0|gen[5].tc_inst|p_data_rdy[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|p_data_rdy~0 , tdc_inst_0|gen[5].tc_inst|p_data_rdy~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|p_data_rdy~2 , tdc_inst_0|gen[5].tc_inst|p_data_rdy~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|p_data_rdy[1] , tdc_inst_0|gen[5].tc_inst|p_data_rdy[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|wr_en~0 , tdc_inst_0|gen[5].tc_inst|wr_en~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|wr_en , tdc_inst_0|gen[5].tc_inst|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[5][0]~2 , tdc_inst_0|fr_sync|lr_ena[5][0]~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[5][0] , tdc_inst_0|fr_sync|lr_ena[5][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[5][1]~feeder , tdc_inst_0|fr_sync|lr_ena[5][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[5][1] , tdc_inst_0|fr_sync|lr_ena[5][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr~2 , tdc_inst_0|fr_sync|data_wr~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr[5] , tdc_inst_0|fr_sync|data_wr[5], DE0_TDC, 1
instance = comp, \cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl , cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[4][0]~feeder , tdc_inst_0|fr_sync|lr_clear[4][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[4][0] , tdc_inst_0|fr_sync|lr_clear[4][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[4][1] , tdc_inst_0|fr_sync|lr_clear[4][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[4][0]~1 , tdc_inst_0|fr_sync|lr_ena[4][0]~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[4][0] , tdc_inst_0|fr_sync|lr_ena[4][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[4][1]~feeder , tdc_inst_0|fr_sync|lr_ena[4][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[4][1] , tdc_inst_0|fr_sync|lr_ena[4][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[4][0] , tdc_inst_0|lr_mod[4][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[4][1]~feeder , tdc_inst_0|lr_mod[4][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[4][1] , tdc_inst_0|lr_mod[4][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|mod_d , tdc_inst_0|gen[4].tc_inst|mod_d, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|mod_negedge , tdc_inst_0|gen[4].tc_inst|mod_negedge, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|wr_en , tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[4][0]~feeder , tdc_inst_0|lr_signal[4][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[4][0] , tdc_inst_0|lr_signal[4][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[4][1]~feeder , tdc_inst_0|lr_signal[4][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[4][1] , tdc_inst_0|lr_signal[4][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|signal_d , tdc_inst_0|gen[4].tc_inst|signal_d, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|signal_xor , tdc_inst_0|gen[4].tc_inst|signal_xor, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr_ena~4 , tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr_ena~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr_ena , tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|mod_posedge , tdc_inst_0|gen[4].tc_inst|mod_posedge, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|Mux0~0 , tdc_inst_0|gen[4].tc_inst|head_ctr_pos|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|out_wr , tdc_inst_0|gen[4].tc_inst|head_ctr_pos|out_wr, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|wr_en , tdc_inst_0|gen[4].tc_inst|head_ctr_pos|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|p_data_rdy~1 , tdc_inst_0|gen[4].tc_inst|p_data_rdy~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|p_data_rdy[2] , tdc_inst_0|gen[4].tc_inst|p_data_rdy[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|wr_en , tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr_ena~4 , tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr_ena~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr_ena , tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|Mux0~0 , tdc_inst_0|gen[4].tc_inst|head_ctr_neg|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|out_wr , tdc_inst_0|gen[4].tc_inst|head_ctr_neg|out_wr, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|wr_en~feeder , tdc_inst_0|gen[4].tc_inst|head_ctr_neg|wr_en~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|wr_en , tdc_inst_0|gen[4].tc_inst|head_ctr_neg|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|n_data_rdy~0 , tdc_inst_0|gen[4].tc_inst|n_data_rdy~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|n_data_rdy[2] , tdc_inst_0|gen[4].tc_inst|n_data_rdy[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|n_data_rdy~1 , tdc_inst_0|gen[4].tc_inst|n_data_rdy~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|n_data_rdy[1] , tdc_inst_0|gen[4].tc_inst|n_data_rdy[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|n_data_valid~0 , tdc_inst_0|gen[4].tc_inst|n_data_valid~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|p_data_rdy~0 , tdc_inst_0|gen[4].tc_inst|p_data_rdy~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|p_data_rdy~2 , tdc_inst_0|gen[4].tc_inst|p_data_rdy~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|p_data_rdy[1] , tdc_inst_0|gen[4].tc_inst|p_data_rdy[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|wr_en~0 , tdc_inst_0|gen[4].tc_inst|wr_en~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|wr_en , tdc_inst_0|gen[4].tc_inst|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr~1 , tdc_inst_0|fr_sync|data_wr~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr[4] , tdc_inst_0|fr_sync|data_wr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[7][0]~feeder , tdc_inst_0|fr_sync|lr_clear[7][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[7][0] , tdc_inst_0|fr_sync|lr_clear[7][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[7][1]~feeder , tdc_inst_0|fr_sync|lr_clear[7][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[7][1] , tdc_inst_0|fr_sync|lr_clear[7][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[7][0]~feeder , tdc_inst_0|lr_mod[7][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[7][0] , tdc_inst_0|lr_mod[7][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[7][1]~feeder , tdc_inst_0|lr_mod[7][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[7][1] , tdc_inst_0|lr_mod[7][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|mod_d , tdc_inst_0|gen[7].tc_inst|mod_d, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|mod_negedge , tdc_inst_0|gen[7].tc_inst|mod_negedge, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|wr_en , tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[7][0] , tdc_inst_0|lr_signal[7][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[7][1]~feeder , tdc_inst_0|lr_signal[7][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[7][1] , tdc_inst_0|lr_signal[7][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|signal_d , tdc_inst_0|gen[7].tc_inst|signal_d, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|signal_xor , tdc_inst_0|gen[7].tc_inst|signal_xor, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr_ena~4 , tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr_ena~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr_ena , tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|mod_posedge , tdc_inst_0|gen[7].tc_inst|mod_posedge, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|Mux0~0 , tdc_inst_0|gen[7].tc_inst|head_ctr_pos|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|out_wr , tdc_inst_0|gen[7].tc_inst|head_ctr_pos|out_wr, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|wr_en~feeder , tdc_inst_0|gen[7].tc_inst|head_ctr_pos|wr_en~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|wr_en , tdc_inst_0|gen[7].tc_inst|head_ctr_pos|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|p_data_rdy~1 , tdc_inst_0|gen[7].tc_inst|p_data_rdy~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|p_data_rdy[2] , tdc_inst_0|gen[7].tc_inst|p_data_rdy[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|wr_en , tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr_ena~4 , tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr_ena~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr_ena , tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|Mux0~0 , tdc_inst_0|gen[7].tc_inst|head_ctr_neg|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|out_wr , tdc_inst_0|gen[7].tc_inst|head_ctr_neg|out_wr, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|wr_en~feeder , tdc_inst_0|gen[7].tc_inst|head_ctr_neg|wr_en~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|wr_en , tdc_inst_0|gen[7].tc_inst|head_ctr_neg|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|n_data_rdy~0 , tdc_inst_0|gen[7].tc_inst|n_data_rdy~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|n_data_rdy[2] , tdc_inst_0|gen[7].tc_inst|n_data_rdy[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|n_data_rdy~1 , tdc_inst_0|gen[7].tc_inst|n_data_rdy~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|n_data_rdy[1] , tdc_inst_0|gen[7].tc_inst|n_data_rdy[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|n_data_valid~0 , tdc_inst_0|gen[7].tc_inst|n_data_valid~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|p_data_rdy~0 , tdc_inst_0|gen[7].tc_inst|p_data_rdy~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|p_data_rdy~2 , tdc_inst_0|gen[7].tc_inst|p_data_rdy~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|p_data_rdy[1] , tdc_inst_0|gen[7].tc_inst|p_data_rdy[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|wr_en~0 , tdc_inst_0|gen[7].tc_inst|wr_en~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|wr_en , tdc_inst_0|gen[7].tc_inst|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[7][0]~3 , tdc_inst_0|fr_sync|lr_ena[7][0]~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[7][0] , tdc_inst_0|fr_sync|lr_ena[7][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[7][1] , tdc_inst_0|fr_sync|lr_ena[7][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr~3 , tdc_inst_0|fr_sync|data_wr~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr[7] , tdc_inst_0|fr_sync|data_wr[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|WideAnd0 , tdc_inst_0|fr_sync|WideAnd0, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_wrdata[0] , tdc_inst_0|fr_sync|lr_wrdata[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_wrdata[1] , tdc_inst_0|fr_sync|lr_wrdata[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|Selector1~0 , tdc_inst_0|fr_sync|Selector1~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|state.st_ena_on~feeder , tdc_inst_0|fr_sync|state.st_ena_on~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|state.st_ena_on , tdc_inst_0|fr_sync|state.st_ena_on, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|Selector0~0 , tdc_inst_0|fr_sync|Selector0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|state.st_wait , tdc_inst_0|fr_sync|state.st_wait, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|next_state.st_ena_off~0 , tdc_inst_0|fr_sync|next_state.st_ena_off~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|state.st_ena_off , tdc_inst_0|fr_sync|state.st_ena_off, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|state.st_change_clock~feeder , tdc_inst_0|fr_sync|state.st_change_clock~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|state.st_change_clock , tdc_inst_0|fr_sync|state.st_change_clock, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|state.st_read_data , tdc_inst_0|fr_sync|state.st_read_data, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|out_valid~feeder , tdc_inst_0|fr_sync|out_valid~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|out_valid , tdc_inst_0|fr_sync|out_valid, DE0_TDC, 1
instance = comp, \tdc_inst_0|s_out_fr~0 , tdc_inst_0|s_out_fr~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|s_out_fr , tdc_inst_0|s_out_fr, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_wr~feeder , tdc_inst_0|mlt_wr~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_wr , tdc_inst_0|mlt_wr, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|lr_ena[0]~feeder , tdc_inst_0|mlt_inst|lr_ena[0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|lr_ena[0] , tdc_inst_0|mlt_inst|lr_ena[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|lr_ena[1] , tdc_inst_0|mlt_inst|lr_ena[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|lr_ena[2] , tdc_inst_0|mlt_inst|lr_ena[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[0]~10 , tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[0]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|ctr_ena~0 , tdc_inst_0|gen[0].tc_inst|int_ctr_pos|ctr_ena~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[7]~31 , tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[7]~31, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|ctr_ena , tdc_inst_0|gen[0].tc_inst|int_ctr_pos|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[7]~20 , tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[7]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[0] , tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[1]~12 , tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[1]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[1] , tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[2]~14 , tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[2]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[2] , tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[3]~16 , tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[3]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[3] , tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[4]~18 , tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[4]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[4] , tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|ip_reg[4] , tdc_inst_0|gen[0].tc_inst|ip_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[0]~10 , tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[0]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|ctr_ena~feeder , tdc_inst_0|gen[0].tc_inst|int_ctr_neg|ctr_ena~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|ctr_ena , tdc_inst_0|gen[0].tc_inst|int_ctr_neg|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[1]~20 , tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[1]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[0] , tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[1]~12 , tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[1]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[1] , tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[2]~14 , tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[2]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[2] , tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[3]~16 , tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[3]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[3] , tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[4]~18 , tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[4]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[4] , tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|in_reg[4]~feeder , tdc_inst_0|gen[0].tc_inst|in_reg[4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|in_reg[4] , tdc_inst_0|gen[0].tc_inst|in_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|Add1~0 , tdc_inst_0|gen[0].tc_inst|Add1~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|in_reg[3]~feeder , tdc_inst_0|gen[0].tc_inst|in_reg[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|in_reg[3] , tdc_inst_0|gen[0].tc_inst|in_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|ip_reg[3] , tdc_inst_0|gen[0].tc_inst|ip_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|Add1~1 , tdc_inst_0|gen[0].tc_inst|Add1~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|ip_reg[2] , tdc_inst_0|gen[0].tc_inst|ip_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|in_reg[2] , tdc_inst_0|gen[0].tc_inst|in_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|Add1~2 , tdc_inst_0|gen[0].tc_inst|Add1~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|ip_reg[1] , tdc_inst_0|gen[0].tc_inst|ip_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|in_reg[1]~feeder , tdc_inst_0|gen[0].tc_inst|in_reg[1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|in_reg[1] , tdc_inst_0|gen[0].tc_inst|in_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|Add1~3 , tdc_inst_0|gen[0].tc_inst|Add1~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|in_reg[0]~feeder , tdc_inst_0|gen[0].tc_inst|in_reg[0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|in_reg[0] , tdc_inst_0|gen[0].tc_inst|in_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|ip_reg[0] , tdc_inst_0|gen[0].tc_inst|ip_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|Add1~4 , tdc_inst_0|gen[0].tc_inst|Add1~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_out[0]~10 , tdc_inst_0|gen[0].tc_inst|int_out[0]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_out[1]~12 , tdc_inst_0|gen[0].tc_inst|int_out[1]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_out[2]~14 , tdc_inst_0|gen[0].tc_inst|int_out[2]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_out[3]~16 , tdc_inst_0|gen[0].tc_inst|int_out[3]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_out[4]~18 , tdc_inst_0|gen[0].tc_inst|int_out[4]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_out[4] , tdc_inst_0|gen[0].tc_inst|int_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[0][4]~feeder , tdc_inst_0|i_sync|data[0][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr~0 , tdc_inst_0|fr_sync|data_wr~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[0][4] , tdc_inst_0|i_sync|data[0][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[0][4]~feeder , tdc_inst_0|i_sync|sync_data[0][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[0][4] , tdc_inst_0|i_sync|sync_data[0][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[0][4]~feeder , tdc_inst_0|int_sync_out[0][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[0][4] , tdc_inst_0|int_sync_out[0][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[5]~21 , tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[5]~21, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[5] , tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[6]~23 , tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[6]~23, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[6] , tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|in_reg[6]~feeder , tdc_inst_0|gen[0].tc_inst|in_reg[6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|in_reg[6] , tdc_inst_0|gen[0].tc_inst|in_reg[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[5]~21 , tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[5]~21, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[5] , tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[6]~23 , tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[6]~23, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[6] , tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|ip_reg[6] , tdc_inst_0|gen[0].tc_inst|ip_reg[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|Add1~6 , tdc_inst_0|gen[0].tc_inst|Add1~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|ip_reg[5] , tdc_inst_0|gen[0].tc_inst|ip_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|in_reg[5]~feeder , tdc_inst_0|gen[0].tc_inst|in_reg[5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|in_reg[5] , tdc_inst_0|gen[0].tc_inst|in_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|Add1~5 , tdc_inst_0|gen[0].tc_inst|Add1~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_out[5]~20 , tdc_inst_0|gen[0].tc_inst|int_out[5]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_out[6]~22 , tdc_inst_0|gen[0].tc_inst|int_out[6]~22, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_out[6] , tdc_inst_0|gen[0].tc_inst|int_out[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[0][6]~feeder , tdc_inst_0|i_sync|data[0][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[0][6] , tdc_inst_0|i_sync|data[0][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[0][6]~feeder , tdc_inst_0|i_sync|sync_data[0][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[0][6] , tdc_inst_0|i_sync|sync_data[0][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[0][6] , tdc_inst_0|int_sync_out[0][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[7]~25 , tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[7]~25, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[7] , tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|ip_reg[7] , tdc_inst_0|gen[0].tc_inst|ip_reg[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[7]~25 , tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[7]~25, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[7] , tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|in_reg[7]~feeder , tdc_inst_0|gen[0].tc_inst|in_reg[7]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|in_reg[7] , tdc_inst_0|gen[0].tc_inst|in_reg[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|Add1~7 , tdc_inst_0|gen[0].tc_inst|Add1~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_out[7]~24 , tdc_inst_0|gen[0].tc_inst|int_out[7]~24, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_out[7] , tdc_inst_0|gen[0].tc_inst|int_out[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[0][7]~feeder , tdc_inst_0|i_sync|data[0][7]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[0][7] , tdc_inst_0|i_sync|data[0][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[0][7]~feeder , tdc_inst_0|i_sync|sync_data[0][7]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[0][7] , tdc_inst_0|i_sync|sync_data[0][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[0][7] , tdc_inst_0|int_sync_out[0][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_out[5] , tdc_inst_0|gen[0].tc_inst|int_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[0][5]~feeder , tdc_inst_0|i_sync|data[0][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[0][5] , tdc_inst_0|i_sync|data[0][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[0][5]~feeder , tdc_inst_0|i_sync|sync_data[0][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[0][5] , tdc_inst_0|i_sync|sync_data[0][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[0][5]~feeder , tdc_inst_0|int_sync_out[0][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[0][5] , tdc_inst_0|int_sync_out[0][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[1][8]~0 , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[1][8]~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[1][7]~1 , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[1][7]~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[1][6]~2 , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[1][6]~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[1][5]~3 , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[1][5]~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_out[0] , tdc_inst_0|gen[0].tc_inst|int_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[0][0] , tdc_inst_0|i_sync|data[0][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[0][0]~feeder , tdc_inst_0|i_sync|sync_data[0][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[0][0] , tdc_inst_0|i_sync|sync_data[0][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[0][0] , tdc_inst_0|int_sync_out[0][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_out[3] , tdc_inst_0|gen[0].tc_inst|int_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[0][3]~feeder , tdc_inst_0|i_sync|data[0][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[0][3] , tdc_inst_0|i_sync|data[0][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[0][3]~feeder , tdc_inst_0|i_sync|sync_data[0][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[0][3] , tdc_inst_0|i_sync|sync_data[0][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[0][3] , tdc_inst_0|int_sync_out[0][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_out[1] , tdc_inst_0|gen[0].tc_inst|int_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[0][1] , tdc_inst_0|i_sync|data[0][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[0][1]~feeder , tdc_inst_0|i_sync|sync_data[0][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[0][1] , tdc_inst_0|i_sync|sync_data[0][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[0][1]~feeder , tdc_inst_0|int_sync_out[0][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[0][1] , tdc_inst_0|int_sync_out[0][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_out[2] , tdc_inst_0|gen[0].tc_inst|int_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[0][2]~feeder , tdc_inst_0|i_sync|data[0][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[0][2] , tdc_inst_0|i_sync|data[0][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[0][2]~feeder , tdc_inst_0|i_sync|sync_data[0][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[0][2] , tdc_inst_0|i_sync|sync_data[0][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[0][2] , tdc_inst_0|int_sync_out[0][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[0][8]~4 , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[0][8]~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[1][4]~5 , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[1][4]~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[0][7]~6 , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[0][7]~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[0][6]~7 , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[0][6]~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2]~8 , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3]~10 , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4]~12 , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5]~14 , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6]~16 , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7]~18 , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8]~20 , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9]~22 , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9]~22, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9] , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[8]~27 , tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[8]~27, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[8] , tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[9]~29 , tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[9]~29, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[9] , tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|in_reg[9]~feeder , tdc_inst_0|gen[0].tc_inst|in_reg[9]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|in_reg[9] , tdc_inst_0|gen[0].tc_inst|in_reg[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[8]~27 , tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[8]~27, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[8] , tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[9]~29 , tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[9]~29, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[9] , tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|ip_reg[9] , tdc_inst_0|gen[0].tc_inst|ip_reg[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|Add1~8 , tdc_inst_0|gen[0].tc_inst|Add1~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|in_reg[8]~feeder , tdc_inst_0|gen[0].tc_inst|in_reg[8]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|in_reg[8] , tdc_inst_0|gen[0].tc_inst|in_reg[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|ip_reg[8] , tdc_inst_0|gen[0].tc_inst|ip_reg[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|Add1~9 , tdc_inst_0|gen[0].tc_inst|Add1~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_out[8]~26 , tdc_inst_0|gen[0].tc_inst|int_out[8]~26, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_out[9]~28 , tdc_inst_0|gen[0].tc_inst|int_out[9]~28, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_out[9] , tdc_inst_0|gen[0].tc_inst|int_out[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[0][9]~feeder , tdc_inst_0|i_sync|data[0][9]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[0][9] , tdc_inst_0|i_sync|data[0][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[0][9]~feeder , tdc_inst_0|i_sync|sync_data[0][9]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[0][9] , tdc_inst_0|i_sync|sync_data[0][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[0][9] , tdc_inst_0|int_sync_out[0][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[3] , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8] , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_out[8] , tdc_inst_0|gen[0].tc_inst|int_out[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[0][8]~feeder , tdc_inst_0|i_sync|data[0][8]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[0][8] , tdc_inst_0|i_sync|data[0][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[0][8] , tdc_inst_0|i_sync|sync_data[0][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[0][8] , tdc_inst_0|int_sync_out[0][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[2] , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7] , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6] , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5] , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4] , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3] , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[0]~6 , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[0]~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_rst~4 , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_rst~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_rst , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_rst, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[0]~8 , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[0]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[0] , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[1]~9 , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[1]~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[1] , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[2]~11 , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[2]~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[2] , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[3]~13 , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[3]~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[3] , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[4]~15 , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[4]~15, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[4] , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[5]~17 , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[5]~17, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[5] , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[5]~feeder , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[5] , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|Decoder0~0 , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|Decoder0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|wr_block , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|wr_block, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|code[5]~1 , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|code[5]~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|hp_reg[5] , tdc_inst_0|gen[0].tc_inst|hp_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|Decoder0~0 , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|Decoder0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|wr_block , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|wr_block, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[0]~6 , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[0]~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_rst~4 , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_rst~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_rst , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_rst, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[0]~8 , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[0]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[0] , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[1]~9 , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[1]~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[1] , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[2]~11 , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[2]~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[2] , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[3]~13 , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[3]~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[3] , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[4]~15 , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[4]~15, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[4] , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[5]~17 , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[5]~17, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[5] , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[5]~feeder , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[5] , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|code[5]~1 , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|code[5]~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|hn_reg[5] , tdc_inst_0|gen[0].tc_inst|hn_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|Add0~3 , tdc_inst_0|gen[0].tc_inst|Add0~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~13 , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr[0] , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~12 , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr[1] , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~8 , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~11 , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr[2] , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Add0~1 , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Add0~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~14 , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr[3] , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Add0~0 , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Add0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~10 , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr[4] , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~9 , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr[5] , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Mux0~0 , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr_out[5] , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tn_reg[5]~feeder , tdc_inst_0|gen[0].tc_inst|tn_reg[5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tn_reg[5] , tdc_inst_0|gen[0].tc_inst|tn_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~13 , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr[0] , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~12 , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr[1] , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~8 , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~11 , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr[2] , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Add0~1 , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Add0~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~14 , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr[3] , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Add0~0 , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Add0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~10 , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr[4] , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~9 , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr[5] , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Mux0~0 , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr_out[5] , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tp_reg[5] , tdc_inst_0|gen[0].tc_inst|tp_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|Add0~2 , tdc_inst_0|gen[0].tc_inst|Add0~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Mux1~2 , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Mux1~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr_out[4] , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tn_reg[4] , tdc_inst_0|gen[0].tc_inst|tn_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Mux1~2 , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Mux1~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr_out[4] , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tp_reg[4] , tdc_inst_0|gen[0].tc_inst|tp_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|Add0~4 , tdc_inst_0|gen[0].tc_inst|Add0~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[4]~feeder , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[4] , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|code[4]~2 , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|code[4]~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|hp_reg[4] , tdc_inst_0|gen[0].tc_inst|hp_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[4]~feeder , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[4] , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|code[4]~2 , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|code[4]~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|hn_reg[4] , tdc_inst_0|gen[0].tc_inst|hn_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|Add0~5 , tdc_inst_0|gen[0].tc_inst|Add0~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[3]~feeder , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[3] , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|code[3]~3 , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|code[3]~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|hp_reg[3] , tdc_inst_0|gen[0].tc_inst|hp_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[3]~feeder , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[3] , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|code[3]~3 , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|code[3]~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|hn_reg[3] , tdc_inst_0|gen[0].tc_inst|hn_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|Add0~7 , tdc_inst_0|gen[0].tc_inst|Add0~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Mux2~2 , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Mux2~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr_out[3] , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tp_reg[3] , tdc_inst_0|gen[0].tc_inst|tp_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Mux2~2 , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Mux2~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr_out[3] , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tn_reg[3] , tdc_inst_0|gen[0].tc_inst|tn_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|Add0~6 , tdc_inst_0|gen[0].tc_inst|Add0~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Mux3~0 , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Mux3~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr_out[2] , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tp_reg[2] , tdc_inst_0|gen[0].tc_inst|tp_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Mux3~0 , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Mux3~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr_out[2] , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tn_reg[2]~feeder , tdc_inst_0|gen[0].tc_inst|tn_reg[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tn_reg[2] , tdc_inst_0|gen[0].tc_inst|tn_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|Add0~8 , tdc_inst_0|gen[0].tc_inst|Add0~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[2]~feeder , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[2] , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|code[2]~4 , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|code[2]~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|hp_reg[2] , tdc_inst_0|gen[0].tc_inst|hp_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[2]~feeder , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[2] , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|code[2]~4 , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|code[2]~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|hn_reg[2] , tdc_inst_0|gen[0].tc_inst|hn_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|Add0~9 , tdc_inst_0|gen[0].tc_inst|Add0~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Mux4~0 , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Mux4~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr_out[1] , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tp_reg[1]~feeder , tdc_inst_0|gen[0].tc_inst|tp_reg[1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tp_reg[1] , tdc_inst_0|gen[0].tc_inst|tp_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Mux4~0 , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Mux4~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr_out[1] , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tn_reg[1]~feeder , tdc_inst_0|gen[0].tc_inst|tn_reg[1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tn_reg[1] , tdc_inst_0|gen[0].tc_inst|tn_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|Add0~10 , tdc_inst_0|gen[0].tc_inst|Add0~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[1]~feeder , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[1] , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|code[1]~5 , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|code[1]~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|hn_reg[1] , tdc_inst_0|gen[0].tc_inst|hn_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[1]~feeder , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[1] , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|code[1]~5 , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|code[1]~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|hp_reg[1] , tdc_inst_0|gen[0].tc_inst|hp_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|Add0~11 , tdc_inst_0|gen[0].tc_inst|Add0~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[0]~feeder , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[0] , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|code[0]~0 , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|code[0]~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|hp_reg[0] , tdc_inst_0|gen[0].tc_inst|hp_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[0]~feeder , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[0] , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|code[0]~0 , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|code[0]~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|hn_reg[0] , tdc_inst_0|gen[0].tc_inst|hn_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|Add0~1 , tdc_inst_0|gen[0].tc_inst|Add0~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Mux5~0 , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Mux5~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr_out[0] , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tn_reg[0]~feeder , tdc_inst_0|gen[0].tc_inst|tn_reg[0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tn_reg[0] , tdc_inst_0|gen[0].tc_inst|tn_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Mux5~0 , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Mux5~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr_out[0] , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tp_reg[0] , tdc_inst_0|gen[0].tc_inst|tp_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|Add0~0 , tdc_inst_0|gen[0].tc_inst|Add0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|fr_sum[0]~7 , tdc_inst_0|gen[0].tc_inst|fr_sum[0]~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|fr_sum[1]~9 , tdc_inst_0|gen[0].tc_inst|fr_sum[1]~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|fr_sum[2]~11 , tdc_inst_0|gen[0].tc_inst|fr_sum[2]~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|fr_sum[3]~13 , tdc_inst_0|gen[0].tc_inst|fr_sum[3]~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|fr_sum[4]~15 , tdc_inst_0|gen[0].tc_inst|fr_sum[4]~15, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|fr_sum[5]~17 , tdc_inst_0|gen[0].tc_inst|fr_sum[5]~17, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|fr_sum[6]~19 , tdc_inst_0|gen[0].tc_inst|fr_sum[6]~19, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|fr_sum[6] , tdc_inst_0|gen[0].tc_inst|fr_sum[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[0][6]~feeder , tdc_inst_0|fr_sync|data[0][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[0][6] , tdc_inst_0|fr_sync|data[0][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[0][6]~feeder , tdc_inst_0|fr_sync|sync_data[0][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[0][6] , tdc_inst_0|fr_sync|sync_data[0][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[0][6] , tdc_inst_0|frac_sync_out[0][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~1 , tdc_inst_0|mlt_inst|frac_delay~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[0][6] , tdc_inst_0|mlt_inst|frac_delay[0][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2] , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[0][5]~8 , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[0][5]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[1] , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|fr_sum[5] , tdc_inst_0|gen[0].tc_inst|fr_sum[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[0][5]~feeder , tdc_inst_0|fr_sync|data[0][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[0][5] , tdc_inst_0|fr_sync|data[0][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[0][5] , tdc_inst_0|fr_sync|sync_data[0][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[0][5]~feeder , tdc_inst_0|frac_sync_out[0][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[0][5] , tdc_inst_0|frac_sync_out[0][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~2 , tdc_inst_0|mlt_inst|frac_delay~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[0][5] , tdc_inst_0|mlt_inst|frac_delay[0][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|fr_sum[4] , tdc_inst_0|gen[0].tc_inst|fr_sum[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[0][4] , tdc_inst_0|fr_sync|data[0][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[0][4]~feeder , tdc_inst_0|fr_sync|sync_data[0][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[0][4] , tdc_inst_0|fr_sync|sync_data[0][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[0][4]~feeder , tdc_inst_0|frac_sync_out[0][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[0][4] , tdc_inst_0|frac_sync_out[0][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~3 , tdc_inst_0|mlt_inst|frac_delay~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[0][4] , tdc_inst_0|mlt_inst|frac_delay[0][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[0][4]~9 , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[0][4]~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[0] , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|fr_sum[3] , tdc_inst_0|gen[0].tc_inst|fr_sum[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[0][3]~feeder , tdc_inst_0|fr_sync|data[0][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[0][3] , tdc_inst_0|fr_sync|data[0][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[0][3]~feeder , tdc_inst_0|fr_sync|sync_data[0][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[0][3] , tdc_inst_0|fr_sync|sync_data[0][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[0][3]~feeder , tdc_inst_0|frac_sync_out[0][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[0][3] , tdc_inst_0|frac_sync_out[0][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~4 , tdc_inst_0|mlt_inst|frac_delay~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[0][3] , tdc_inst_0|mlt_inst|frac_delay[0][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][3] , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][2] , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|fr_sum[2] , tdc_inst_0|gen[0].tc_inst|fr_sum[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[0][2] , tdc_inst_0|fr_sync|data[0][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[0][2]~feeder , tdc_inst_0|fr_sync|sync_data[0][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[0][2] , tdc_inst_0|fr_sync|sync_data[0][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[0][2]~feeder , tdc_inst_0|frac_sync_out[0][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[0][2] , tdc_inst_0|frac_sync_out[0][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~5 , tdc_inst_0|mlt_inst|frac_delay~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[0][2] , tdc_inst_0|mlt_inst|frac_delay[0][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][2]~14 , tdc_inst_0|mlt_inst|sum_st_1[0][2]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][3]~16 , tdc_inst_0|mlt_inst|sum_st_1[0][3]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][4]~18 , tdc_inst_0|mlt_inst|sum_st_1[0][4]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][5]~20 , tdc_inst_0|mlt_inst|sum_st_1[0][5]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][6]~22 , tdc_inst_0|mlt_inst|sum_st_1[0][6]~22, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][7]~24 , tdc_inst_0|mlt_inst|sum_st_1[0][7]~24, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][8]~26 , tdc_inst_0|mlt_inst|sum_st_1[0][8]~26, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][9]~28 , tdc_inst_0|mlt_inst|sum_st_1[0][9]~28, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][10]~30 , tdc_inst_0|mlt_inst|sum_st_1[0][10]~30, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][11]~32 , tdc_inst_0|mlt_inst|sum_st_1[0][11]~32, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][12]~34 , tdc_inst_0|mlt_inst|sum_st_1[0][12]~34, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][13]~36 , tdc_inst_0|mlt_inst|sum_st_1[0][13]~36, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][13] , tdc_inst_0|mlt_inst|sum_st_1[0][13], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2~2 , tdc_inst_0|mlt_inst|sum_st_2~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[0][13] , tdc_inst_0|mlt_inst|sum_st_2[0][13], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3~2 , tdc_inst_0|mlt_inst|sum_st_3~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[0][13] , tdc_inst_0|mlt_inst|sum_st_3[0][13], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[13]~feeder , tdc_inst_0|mlt_inst|sum_st_4[13]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[13] , tdc_inst_0|mlt_inst|sum_st_4[13], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][12] , tdc_inst_0|mlt_inst|sum_st_1[0][12], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2~3 , tdc_inst_0|mlt_inst|sum_st_2~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[0][12] , tdc_inst_0|mlt_inst|sum_st_2[0][12], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3~3 , tdc_inst_0|mlt_inst|sum_st_3~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[0][12] , tdc_inst_0|mlt_inst|sum_st_3[0][12], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[12]~feeder , tdc_inst_0|mlt_inst|sum_st_4[12]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[12] , tdc_inst_0|mlt_inst|sum_st_4[12], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][14]~38 , tdc_inst_0|mlt_inst|sum_st_1[0][14]~38, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][14] , tdc_inst_0|mlt_inst|sum_st_1[0][14], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2~1 , tdc_inst_0|mlt_inst|sum_st_2~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[0][14] , tdc_inst_0|mlt_inst|sum_st_2[0][14], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3~1 , tdc_inst_0|mlt_inst|sum_st_3~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[0][14] , tdc_inst_0|mlt_inst|sum_st_3[0][14], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[14]~feeder , tdc_inst_0|mlt_inst|sum_st_4[14]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[14] , tdc_inst_0|mlt_inst|sum_st_4[14], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|fr_sum[0] , tdc_inst_0|gen[0].tc_inst|fr_sum[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[0][0]~feeder , tdc_inst_0|fr_sync|data[0][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[0][0] , tdc_inst_0|fr_sync|data[0][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[0][0]~feeder , tdc_inst_0|fr_sync|sync_data[0][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[0][0] , tdc_inst_0|fr_sync|sync_data[0][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[0][0] , tdc_inst_0|frac_sync_out[0][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~0 , tdc_inst_0|mlt_inst|frac_delay~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[0][0] , tdc_inst_0|mlt_inst|frac_delay[0][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1~13 , tdc_inst_0|mlt_inst|sum_st_1~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][0] , tdc_inst_0|mlt_inst|sum_st_1[0][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2~0 , tdc_inst_0|mlt_inst|sum_st_2~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[0][0] , tdc_inst_0|mlt_inst|sum_st_2[0][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3~0 , tdc_inst_0|mlt_inst|sum_st_3~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[0][0] , tdc_inst_0|mlt_inst|sum_st_3[0][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[0]~feeder , tdc_inst_0|mlt_inst|sum_st_4[0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[0] , tdc_inst_0|mlt_inst|sum_st_4[0], DE0_TDC, 1
instance = comp, \WideOr0~0 , WideOr0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][10] , tdc_inst_0|mlt_inst|sum_st_1[0][10], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2~5 , tdc_inst_0|mlt_inst|sum_st_2~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[0][10] , tdc_inst_0|mlt_inst|sum_st_2[0][10], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3~5 , tdc_inst_0|mlt_inst|sum_st_3~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[0][10] , tdc_inst_0|mlt_inst|sum_st_3[0][10], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[10]~feeder , tdc_inst_0|mlt_inst|sum_st_4[10]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[10] , tdc_inst_0|mlt_inst|sum_st_4[10], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][9] , tdc_inst_0|mlt_inst|sum_st_1[0][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2~6 , tdc_inst_0|mlt_inst|sum_st_2~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[0][9] , tdc_inst_0|mlt_inst|sum_st_2[0][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3~6 , tdc_inst_0|mlt_inst|sum_st_3~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[0][9] , tdc_inst_0|mlt_inst|sum_st_3[0][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[9]~feeder , tdc_inst_0|mlt_inst|sum_st_4[9]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[9] , tdc_inst_0|mlt_inst|sum_st_4[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][8] , tdc_inst_0|mlt_inst|sum_st_1[0][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2~7 , tdc_inst_0|mlt_inst|sum_st_2~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[0][8] , tdc_inst_0|mlt_inst|sum_st_2[0][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3~7 , tdc_inst_0|mlt_inst|sum_st_3~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[0][8] , tdc_inst_0|mlt_inst|sum_st_3[0][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[8]~feeder , tdc_inst_0|mlt_inst|sum_st_4[8]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[8] , tdc_inst_0|mlt_inst|sum_st_4[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][11] , tdc_inst_0|mlt_inst|sum_st_1[0][11], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2~4 , tdc_inst_0|mlt_inst|sum_st_2~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[0][11] , tdc_inst_0|mlt_inst|sum_st_2[0][11], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3~4 , tdc_inst_0|mlt_inst|sum_st_3~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[0][11]~feeder , tdc_inst_0|mlt_inst|sum_st_3[0][11]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[0][11] , tdc_inst_0|mlt_inst|sum_st_3[0][11], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[11]~feeder , tdc_inst_0|mlt_inst|sum_st_4[11]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[11] , tdc_inst_0|mlt_inst|sum_st_4[11], DE0_TDC, 1
instance = comp, \WideOr0~1 , WideOr0~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][6] , tdc_inst_0|mlt_inst|sum_st_1[0][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2~9 , tdc_inst_0|mlt_inst|sum_st_2~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[0][6] , tdc_inst_0|mlt_inst|sum_st_2[0][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3~9 , tdc_inst_0|mlt_inst|sum_st_3~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[0][6] , tdc_inst_0|mlt_inst|sum_st_3[0][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[6]~feeder , tdc_inst_0|mlt_inst|sum_st_4[6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[6] , tdc_inst_0|mlt_inst|sum_st_4[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][5] , tdc_inst_0|mlt_inst|sum_st_1[0][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2~10 , tdc_inst_0|mlt_inst|sum_st_2~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[0][5] , tdc_inst_0|mlt_inst|sum_st_2[0][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3~10 , tdc_inst_0|mlt_inst|sum_st_3~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[0][5] , tdc_inst_0|mlt_inst|sum_st_3[0][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[5]~feeder , tdc_inst_0|mlt_inst|sum_st_4[5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[5] , tdc_inst_0|mlt_inst|sum_st_4[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][4] , tdc_inst_0|mlt_inst|sum_st_1[0][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2~11 , tdc_inst_0|mlt_inst|sum_st_2~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[0][4] , tdc_inst_0|mlt_inst|sum_st_2[0][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3~11 , tdc_inst_0|mlt_inst|sum_st_3~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[0][4] , tdc_inst_0|mlt_inst|sum_st_3[0][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[4] , tdc_inst_0|mlt_inst|sum_st_4[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][7] , tdc_inst_0|mlt_inst|sum_st_1[0][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2~8 , tdc_inst_0|mlt_inst|sum_st_2~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[0][7] , tdc_inst_0|mlt_inst|sum_st_2[0][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3~8 , tdc_inst_0|mlt_inst|sum_st_3~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[0][7] , tdc_inst_0|mlt_inst|sum_st_3[0][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[7]~feeder , tdc_inst_0|mlt_inst|sum_st_4[7]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[7] , tdc_inst_0|mlt_inst|sum_st_4[7], DE0_TDC, 1
instance = comp, \WideOr0~2 , WideOr0~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][3] , tdc_inst_0|mlt_inst|sum_st_1[0][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2~12 , tdc_inst_0|mlt_inst|sum_st_2~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[0][3] , tdc_inst_0|mlt_inst|sum_st_2[0][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3~12 , tdc_inst_0|mlt_inst|sum_st_3~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[0][3] , tdc_inst_0|mlt_inst|sum_st_3[0][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[3] , tdc_inst_0|mlt_inst|sum_st_4[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|fr_sum[1] , tdc_inst_0|gen[0].tc_inst|fr_sum[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[0][1] , tdc_inst_0|fr_sync|data[0][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[0][1]~feeder , tdc_inst_0|fr_sync|sync_data[0][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[0][1] , tdc_inst_0|fr_sync|sync_data[0][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[0][1]~feeder , tdc_inst_0|frac_sync_out[0][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[0][1] , tdc_inst_0|frac_sync_out[0][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~6 , tdc_inst_0|mlt_inst|frac_delay~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[0][1] , tdc_inst_0|mlt_inst|frac_delay[0][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1~40 , tdc_inst_0|mlt_inst|sum_st_1~40, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][1] , tdc_inst_0|mlt_inst|sum_st_1[0][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2~14 , tdc_inst_0|mlt_inst|sum_st_2~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[0][1] , tdc_inst_0|mlt_inst|sum_st_2[0][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3~14 , tdc_inst_0|mlt_inst|sum_st_3~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[0][1] , tdc_inst_0|mlt_inst|sum_st_3[0][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[1] , tdc_inst_0|mlt_inst|sum_st_4[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][2] , tdc_inst_0|mlt_inst|sum_st_1[0][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2~13 , tdc_inst_0|mlt_inst|sum_st_2~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[0][2] , tdc_inst_0|mlt_inst|sum_st_2[0][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3~13 , tdc_inst_0|mlt_inst|sum_st_3~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[0][2] , tdc_inst_0|mlt_inst|sum_st_3[0][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[2]~feeder , tdc_inst_0|mlt_inst|sum_st_4[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[2] , tdc_inst_0|mlt_inst|sum_st_4[2], DE0_TDC, 1
instance = comp, \WideOr0~3 , WideOr0~3, DE0_TDC, 1
instance = comp, \WideOr0~4 , WideOr0~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|lr_ena[3] , tdc_inst_0|mlt_inst|lr_ena[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|lr_ena[4] , tdc_inst_0|mlt_inst|lr_ena[4], DE0_TDC, 1
instance = comp, \KEY[1]~input , KEY[1]~input, DE0_TDC, 1
instance = comp, \ph_ctl|key_ctl_d[0]~feeder , ph_ctl|key_ctl_d[0]~feeder, DE0_TDC, 1
instance = comp, \ph_ctl|key_ctl_d[0] , ph_ctl|key_ctl_d[0], DE0_TDC, 1
instance = comp, \ph_ctl|key_ctl_q[0]~feeder , ph_ctl|key_ctl_q[0]~feeder, DE0_TDC, 1
instance = comp, \ph_ctl|key_ctl_q[0] , ph_ctl|key_ctl_q[0], DE0_TDC, 1
instance = comp, \ph_ctl|always0~1 , ph_ctl|always0~1, DE0_TDC, 1
instance = comp, \SW[0]~input , SW[0]~input, DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[0]~16 , ph_ctl|clk_div[0]~16, DE0_TDC, 1
instance = comp, \ph_ctl|Equal0~7 , ph_ctl|Equal0~7, DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[0] , ph_ctl|clk_div[0], DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[1]~18 , ph_ctl|clk_div[1]~18, DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[1] , ph_ctl|clk_div[1], DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[2]~20 , ph_ctl|clk_div[2]~20, DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[2] , ph_ctl|clk_div[2], DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[3]~22 , ph_ctl|clk_div[3]~22, DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[3] , ph_ctl|clk_div[3], DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[4]~24 , ph_ctl|clk_div[4]~24, DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[4] , ph_ctl|clk_div[4], DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[5]~26 , ph_ctl|clk_div[5]~26, DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[5] , ph_ctl|clk_div[5], DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[6]~28 , ph_ctl|clk_div[6]~28, DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[6] , ph_ctl|clk_div[6], DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[7]~30 , ph_ctl|clk_div[7]~30, DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[7] , ph_ctl|clk_div[7], DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[8]~32 , ph_ctl|clk_div[8]~32, DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[8] , ph_ctl|clk_div[8], DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[9]~34 , ph_ctl|clk_div[9]~34, DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[9] , ph_ctl|clk_div[9], DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[10]~36 , ph_ctl|clk_div[10]~36, DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[10] , ph_ctl|clk_div[10], DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[11]~38 , ph_ctl|clk_div[11]~38, DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[11] , ph_ctl|clk_div[11], DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[12]~40 , ph_ctl|clk_div[12]~40, DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[12] , ph_ctl|clk_div[12], DE0_TDC, 1
instance = comp, \ph_ctl|Equal0~5 , ph_ctl|Equal0~5, DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[13]~42 , ph_ctl|clk_div[13]~42, DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[13] , ph_ctl|clk_div[13], DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[14]~44 , ph_ctl|clk_div[14]~44, DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[14] , ph_ctl|clk_div[14], DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[15]~46 , ph_ctl|clk_div[15]~46, DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[15] , ph_ctl|clk_div[15], DE0_TDC, 1
instance = comp, \ph_ctl|Equal0~6 , ph_ctl|Equal0~6, DE0_TDC, 1
instance = comp, \ph_ctl|clk_max[7]~8 , ph_ctl|clk_max[7]~8, DE0_TDC, 1
instance = comp, \KEY[2]~input , KEY[2]~input, DE0_TDC, 1
instance = comp, \ph_ctl|key_ctl_d[1] , ph_ctl|key_ctl_d[1], DE0_TDC, 1
instance = comp, \ph_ctl|key_ctl_q[1] , ph_ctl|key_ctl_q[1], DE0_TDC, 1
instance = comp, \ph_ctl|always0~0 , ph_ctl|always0~0, DE0_TDC, 1
instance = comp, \ph_ctl|clk_max[8]~0 , ph_ctl|clk_max[8]~0, DE0_TDC, 1
instance = comp, \ph_ctl|clk_max[7]~9 , ph_ctl|clk_max[7]~9, DE0_TDC, 1
instance = comp, \ph_ctl|clk_max[7] , ph_ctl|clk_max[7], DE0_TDC, 1
instance = comp, \ph_ctl|clk_max[8]~10 , ph_ctl|clk_max[8]~10, DE0_TDC, 1
instance = comp, \ph_ctl|clk_max[8] , ph_ctl|clk_max[8], DE0_TDC, 1
instance = comp, \ph_ctl|Equal0~3 , ph_ctl|Equal0~3, DE0_TDC, 1
instance = comp, \ph_ctl|clk_max[0]~1 , ph_ctl|clk_max[0]~1, DE0_TDC, 1
instance = comp, \ph_ctl|clk_max[0] , ph_ctl|clk_max[0], DE0_TDC, 1
instance = comp, \ph_ctl|clk_max[1]~2 , ph_ctl|clk_max[1]~2, DE0_TDC, 1
instance = comp, \ph_ctl|clk_max[1]~3 , ph_ctl|clk_max[1]~3, DE0_TDC, 1
instance = comp, \ph_ctl|clk_max[1] , ph_ctl|clk_max[1], DE0_TDC, 1
instance = comp, \ph_ctl|Equal0~0 , ph_ctl|Equal0~0, DE0_TDC, 1
instance = comp, \ph_ctl|clk_max[6]~6 , ph_ctl|clk_max[6]~6, DE0_TDC, 1
instance = comp, \ph_ctl|clk_max[6] , ph_ctl|clk_max[6], DE0_TDC, 1
instance = comp, \ph_ctl|clk_max~4 , ph_ctl|clk_max~4, DE0_TDC, 1
instance = comp, \ph_ctl|clk_max[4]~5 , ph_ctl|clk_max[4]~5, DE0_TDC, 1
instance = comp, \ph_ctl|clk_max[4] , ph_ctl|clk_max[4], DE0_TDC, 1
instance = comp, \ph_ctl|Equal0~1 , ph_ctl|Equal0~1, DE0_TDC, 1
instance = comp, \ph_ctl|clk_max[3]~7 , ph_ctl|clk_max[3]~7, DE0_TDC, 1
instance = comp, \ph_ctl|clk_max[3] , ph_ctl|clk_max[3], DE0_TDC, 1
instance = comp, \ph_ctl|Equal0~2 , ph_ctl|Equal0~2, DE0_TDC, 1
instance = comp, \ph_ctl|Equal0~4 , ph_ctl|Equal0~4, DE0_TDC, 1
instance = comp, \ph_ctl|clk_10k~0 , ph_ctl|clk_10k~0, DE0_TDC, 1
instance = comp, \ph_ctl|clk_10k , ph_ctl|clk_10k, DE0_TDC, 1
instance = comp, \byass_data1|count_min_flag~0 , byass_data1|count_min_flag~0, DE0_TDC, 1
instance = comp, \byass_data1|count_min_flag , byass_data1|count_min_flag, DE0_TDC, 1
instance = comp, \byass_data1|Mux7~27 , byass_data1|Mux7~27, DE0_TDC, 1
instance = comp, \byass_data1|count_byass~10 , byass_data1|count_byass~10, DE0_TDC, 1
instance = comp, \byass_data1|output_buf[3]~1 , byass_data1|output_buf[3]~1, DE0_TDC, 1
instance = comp, \byass_data1|count_plus_flag~0 , byass_data1|count_plus_flag~0, DE0_TDC, 1
instance = comp, \byass_data1|count_plus_flag , byass_data1|count_plus_flag, DE0_TDC, 1
instance = comp, \byass_data1|count_byass~6 , byass_data1|count_byass~6, DE0_TDC, 1
instance = comp, \byass_data1|count_byass[1]~7 , byass_data1|count_byass[1]~7, DE0_TDC, 1
instance = comp, \byass_data1|count_byass[3]~11 , byass_data1|count_byass[3]~11, DE0_TDC, 1
instance = comp, \byass_data1|count_byass[3] , byass_data1|count_byass[3], DE0_TDC, 1
instance = comp, \byass_data1|always0~0 , byass_data1|always0~0, DE0_TDC, 1
instance = comp, \byass_data1|count_byass~4 , byass_data1|count_byass~4, DE0_TDC, 1
instance = comp, \byass_data1|count_byass~8 , byass_data1|count_byass~8, DE0_TDC, 1
instance = comp, \byass_data1|count_byass~9 , byass_data1|count_byass~9, DE0_TDC, 1
instance = comp, \byass_data1|count_byass[0] , byass_data1|count_byass[0], DE0_TDC, 1
instance = comp, \byass_data1|count_byass~5 , byass_data1|count_byass~5, DE0_TDC, 1
instance = comp, \byass_data1|count_byass[1] , byass_data1|count_byass[1], DE0_TDC, 1
instance = comp, \byass_data1|Add1~0 , byass_data1|Add1~0, DE0_TDC, 1
instance = comp, \byass_data1|count_byass~13 , byass_data1|count_byass~13, DE0_TDC, 1
instance = comp, \byass_data1|count_byass~12 , byass_data1|count_byass~12, DE0_TDC, 1
instance = comp, \byass_data1|count_byass~14 , byass_data1|count_byass~14, DE0_TDC, 1
instance = comp, \byass_data1|count_byass[2] , byass_data1|count_byass[2], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[5]~feeder , diff_inst|in_buf_2[5]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|recv~0 , diff_inst|recv~0, DE0_TDC, 1
instance = comp, \diff_inst|recv , diff_inst|recv, DE0_TDC, 1
instance = comp, \diff_inst|buf2_rdy~1 , diff_inst|buf2_rdy~1, DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[5] , diff_inst|in_buf_2[5], DE0_TDC, 1
instance = comp, \diff_inst|buf1_rdy~1 , diff_inst|buf1_rdy~1, DE0_TDC, 1
instance = comp, \diff_inst|in_buf_1[5] , diff_inst|in_buf_1[5], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_1[4]~feeder , diff_inst|in_buf_1[4]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|in_buf_1[4] , diff_inst|in_buf_1[4], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[4]~feeder , diff_inst|in_buf_2[4]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[4] , diff_inst|in_buf_2[4], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_1[3]~feeder , diff_inst|in_buf_1[3]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|in_buf_1[3] , diff_inst|in_buf_1[3], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[3]~feeder , diff_inst|in_buf_2[3]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[3] , diff_inst|in_buf_2[3], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[2]~feeder , diff_inst|in_buf_2[2]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[2] , diff_inst|in_buf_2[2], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_1[2]~feeder , diff_inst|in_buf_1[2]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|in_buf_1[2] , diff_inst|in_buf_1[2], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[1]~feeder , diff_inst|in_buf_2[1]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[1] , diff_inst|in_buf_2[1], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_1[1]~feeder , diff_inst|in_buf_1[1]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|in_buf_1[1] , diff_inst|in_buf_1[1], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[0]~feeder , diff_inst|in_buf_2[0]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[0] , diff_inst|in_buf_2[0], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_1[0]~feeder , diff_inst|in_buf_1[0]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|in_buf_1[0] , diff_inst|in_buf_1[0], DE0_TDC, 1
instance = comp, \diff_inst|Add2~0 , diff_inst|Add2~0, DE0_TDC, 1
instance = comp, \diff_inst|Add2~2 , diff_inst|Add2~2, DE0_TDC, 1
instance = comp, \diff_inst|Add2~4 , diff_inst|Add2~4, DE0_TDC, 1
instance = comp, \diff_inst|Add2~6 , diff_inst|Add2~6, DE0_TDC, 1
instance = comp, \diff_inst|Add2~8 , diff_inst|Add2~8, DE0_TDC, 1
instance = comp, \diff_inst|Add2~10 , diff_inst|Add2~10, DE0_TDC, 1
instance = comp, \diff_inst|diff[4]~14 , diff_inst|diff[4]~14, DE0_TDC, 1
instance = comp, \diff_inst|diff[5]~16 , diff_inst|diff[5]~16, DE0_TDC, 1
instance = comp, \diff_inst|Add0~0 , diff_inst|Add0~0, DE0_TDC, 1
instance = comp, \diff_inst|Add0~2 , diff_inst|Add0~2, DE0_TDC, 1
instance = comp, \diff_inst|Add0~4 , diff_inst|Add0~4, DE0_TDC, 1
instance = comp, \diff_inst|Add0~6 , diff_inst|Add0~6, DE0_TDC, 1
instance = comp, \diff_inst|Add0~8 , diff_inst|Add0~8, DE0_TDC, 1
instance = comp, \diff_inst|Add0~10 , diff_inst|Add0~10, DE0_TDC, 1
instance = comp, \diff_inst|Add1~0 , diff_inst|Add1~0, DE0_TDC, 1
instance = comp, \diff_inst|Add1~2 , diff_inst|Add1~2, DE0_TDC, 1
instance = comp, \diff_inst|buf1_rdy~0 , diff_inst|buf1_rdy~0, DE0_TDC, 1
instance = comp, \diff_inst|buf1_rdy , diff_inst|buf1_rdy, DE0_TDC, 1
instance = comp, \diff_inst|buf2_rdy~0 , diff_inst|buf2_rdy~0, DE0_TDC, 1
instance = comp, \diff_inst|buf2_rdy , diff_inst|buf2_rdy, DE0_TDC, 1
instance = comp, \diff_inst|always0~0 , diff_inst|always0~0, DE0_TDC, 1
instance = comp, \diff_inst|diff[5] , diff_inst|diff[5], DE0_TDC, 1
instance = comp, \diff_inst|diff_1[5] , diff_inst|diff_1[5], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[7] , diff_inst|in_buf_2[7], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_1[7] , diff_inst|in_buf_1[7], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[6]~feeder , diff_inst|in_buf_2[6]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[6] , diff_inst|in_buf_2[6], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_1[6]~feeder , diff_inst|in_buf_1[6]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|in_buf_1[6] , diff_inst|in_buf_1[6], DE0_TDC, 1
instance = comp, \diff_inst|Add2~12 , diff_inst|Add2~12, DE0_TDC, 1
instance = comp, \diff_inst|Add2~14 , diff_inst|Add2~14, DE0_TDC, 1
instance = comp, \diff_inst|diff[6]~18 , diff_inst|diff[6]~18, DE0_TDC, 1
instance = comp, \diff_inst|diff[7]~20 , diff_inst|diff[7]~20, DE0_TDC, 1
instance = comp, \diff_inst|Add0~12 , diff_inst|Add0~12, DE0_TDC, 1
instance = comp, \diff_inst|Add0~14 , diff_inst|Add0~14, DE0_TDC, 1
instance = comp, \diff_inst|Add1~4 , diff_inst|Add1~4, DE0_TDC, 1
instance = comp, \diff_inst|Add1~6 , diff_inst|Add1~6, DE0_TDC, 1
instance = comp, \diff_inst|diff[7] , diff_inst|diff[7], DE0_TDC, 1
instance = comp, \diff_inst|diff_1[7]~feeder , diff_inst|diff_1[7]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|diff_1[7] , diff_inst|diff_1[7], DE0_TDC, 1
instance = comp, \byass_data1|Mux7~3 , byass_data1|Mux7~3, DE0_TDC, 1
instance = comp, \diff_inst|diff[4] , diff_inst|diff[4], DE0_TDC, 1
instance = comp, \diff_inst|diff_1[4] , diff_inst|diff_1[4], DE0_TDC, 1
instance = comp, \diff_inst|diff[6] , diff_inst|diff[6], DE0_TDC, 1
instance = comp, \diff_inst|diff_1[6] , diff_inst|diff_1[6], DE0_TDC, 1
instance = comp, \byass_data1|Mux4~0 , byass_data1|Mux4~0, DE0_TDC, 1
instance = comp, \byass_data1|Mux7~4 , byass_data1|Mux7~4, DE0_TDC, 1
instance = comp, \diff_inst|diff~32 , diff_inst|diff~32, DE0_TDC, 1
instance = comp, \diff_inst|diff[3] , diff_inst|diff[3], DE0_TDC, 1
instance = comp, \diff_inst|diff_1[3] , diff_inst|diff_1[3], DE0_TDC, 1
instance = comp, \diff_inst|diff~33 , diff_inst|diff~33, DE0_TDC, 1
instance = comp, \diff_inst|diff[1] , diff_inst|diff[1], DE0_TDC, 1
instance = comp, \diff_inst|diff_1[1] , diff_inst|diff_1[1], DE0_TDC, 1
instance = comp, \byass_data1|Mux6~0 , byass_data1|Mux6~0, DE0_TDC, 1
instance = comp, \diff_inst|diff~30 , diff_inst|diff~30, DE0_TDC, 1
instance = comp, \diff_inst|diff[2] , diff_inst|diff[2], DE0_TDC, 1
instance = comp, \diff_inst|diff_1[2] , diff_inst|diff_1[2], DE0_TDC, 1
instance = comp, \diff_inst|diff~31 , diff_inst|diff~31, DE0_TDC, 1
instance = comp, \diff_inst|diff[0] , diff_inst|diff[0], DE0_TDC, 1
instance = comp, \diff_inst|diff_1[0] , diff_inst|diff_1[0], DE0_TDC, 1
instance = comp, \byass_data1|Mux7~5 , byass_data1|Mux7~5, DE0_TDC, 1
instance = comp, \byass_data1|Mux7~6 , byass_data1|Mux7~6, DE0_TDC, 1
instance = comp, \byass_data1|Mux7~7 , byass_data1|Mux7~7, DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[12] , diff_inst|in_buf_2[12], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_1[12] , diff_inst|in_buf_1[12], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[11] , diff_inst|in_buf_2[11], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_1[11]~feeder , diff_inst|in_buf_1[11]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|in_buf_1[11] , diff_inst|in_buf_1[11], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[10]~feeder , diff_inst|in_buf_2[10]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[10] , diff_inst|in_buf_2[10], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_1[10]~feeder , diff_inst|in_buf_1[10]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|in_buf_1[10] , diff_inst|in_buf_1[10], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[9]~feeder , diff_inst|in_buf_2[9]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[9] , diff_inst|in_buf_2[9], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_1[9]~feeder , diff_inst|in_buf_1[9]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|in_buf_1[9] , diff_inst|in_buf_1[9], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[8]~feeder , diff_inst|in_buf_2[8]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[8] , diff_inst|in_buf_2[8], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_1[8]~feeder , diff_inst|in_buf_1[8]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|in_buf_1[8] , diff_inst|in_buf_1[8], DE0_TDC, 1
instance = comp, \diff_inst|Add2~16 , diff_inst|Add2~16, DE0_TDC, 1
instance = comp, \diff_inst|Add2~18 , diff_inst|Add2~18, DE0_TDC, 1
instance = comp, \diff_inst|Add2~20 , diff_inst|Add2~20, DE0_TDC, 1
instance = comp, \diff_inst|Add2~22 , diff_inst|Add2~22, DE0_TDC, 1
instance = comp, \diff_inst|Add2~24 , diff_inst|Add2~24, DE0_TDC, 1
instance = comp, \diff_inst|diff[8]~22 , diff_inst|diff[8]~22, DE0_TDC, 1
instance = comp, \diff_inst|diff[9]~24 , diff_inst|diff[9]~24, DE0_TDC, 1
instance = comp, \diff_inst|diff[10]~26 , diff_inst|diff[10]~26, DE0_TDC, 1
instance = comp, \diff_inst|diff[11]~28 , diff_inst|diff[11]~28, DE0_TDC, 1
instance = comp, \diff_inst|diff[12]~34 , diff_inst|diff[12]~34, DE0_TDC, 1
instance = comp, \diff_inst|Add0~16 , diff_inst|Add0~16, DE0_TDC, 1
instance = comp, \diff_inst|Add0~18 , diff_inst|Add0~18, DE0_TDC, 1
instance = comp, \diff_inst|Add0~20 , diff_inst|Add0~20, DE0_TDC, 1
instance = comp, \diff_inst|Add0~22 , diff_inst|Add0~22, DE0_TDC, 1
instance = comp, \diff_inst|Add0~24 , diff_inst|Add0~24, DE0_TDC, 1
instance = comp, \diff_inst|Add1~8 , diff_inst|Add1~8, DE0_TDC, 1
instance = comp, \diff_inst|Add1~10 , diff_inst|Add1~10, DE0_TDC, 1
instance = comp, \diff_inst|Add1~12 , diff_inst|Add1~12, DE0_TDC, 1
instance = comp, \diff_inst|Add1~14 , diff_inst|Add1~14, DE0_TDC, 1
instance = comp, \diff_inst|Add1~16 , diff_inst|Add1~16, DE0_TDC, 1
instance = comp, \diff_inst|diff[12] , diff_inst|diff[12], DE0_TDC, 1
instance = comp, \diff_inst|diff_1[12] , diff_inst|diff_1[12], DE0_TDC, 1
instance = comp, \byass_data1|Mux7~8 , byass_data1|Mux7~8, DE0_TDC, 1
instance = comp, \diff_inst|diff[10] , diff_inst|diff[10], DE0_TDC, 1
instance = comp, \diff_inst|diff_1[10] , diff_inst|diff_1[10], DE0_TDC, 1
instance = comp, \diff_inst|diff[8] , diff_inst|diff[8], DE0_TDC, 1
instance = comp, \diff_inst|diff_1[8] , diff_inst|diff_1[8], DE0_TDC, 1
instance = comp, \byass_data1|Mux7~0 , byass_data1|Mux7~0, DE0_TDC, 1
instance = comp, \diff_inst|diff[9] , diff_inst|diff[9], DE0_TDC, 1
instance = comp, \diff_inst|diff_1[9] , diff_inst|diff_1[9], DE0_TDC, 1
instance = comp, \diff_inst|diff[11] , diff_inst|diff[11], DE0_TDC, 1
instance = comp, \diff_inst|diff_1[11] , diff_inst|diff_1[11], DE0_TDC, 1
instance = comp, \byass_data1|Mux7~1 , byass_data1|Mux7~1, DE0_TDC, 1
instance = comp, \byass_data1|Mux7~2 , byass_data1|Mux7~2, DE0_TDC, 1
instance = comp, \byass_data1|Mux7~9 , byass_data1|Mux7~9, DE0_TDC, 1
instance = comp, \byass_data1|output_buf[0] , byass_data1|output_buf[0], DE0_TDC, 1
instance = comp, \byass_data1|Mux6~3 , byass_data1|Mux6~3, DE0_TDC, 1
instance = comp, \byass_data1|Mux6~4 , byass_data1|Mux6~4, DE0_TDC, 1
instance = comp, \byass_data1|output_buf[3]~0 , byass_data1|output_buf[3]~0, DE0_TDC, 1
instance = comp, \diff_inst|in_buf_1[13] , diff_inst|in_buf_1[13], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[13] , diff_inst|in_buf_2[13], DE0_TDC, 1
instance = comp, \diff_inst|Add2~26 , diff_inst|Add2~26, DE0_TDC, 1
instance = comp, \diff_inst|diff[13]~36 , diff_inst|diff[13]~36, DE0_TDC, 1
instance = comp, \diff_inst|Add0~26 , diff_inst|Add0~26, DE0_TDC, 1
instance = comp, \diff_inst|Add1~18 , diff_inst|Add1~18, DE0_TDC, 1
instance = comp, \diff_inst|diff[13] , diff_inst|diff[13], DE0_TDC, 1
instance = comp, \diff_inst|diff_1[13] , diff_inst|diff_1[13], DE0_TDC, 1
instance = comp, \byass_data1|Mux7~12 , byass_data1|Mux7~12, DE0_TDC, 1
instance = comp, \byass_data1|Mux7~13 , byass_data1|Mux7~13, DE0_TDC, 1
instance = comp, \byass_data1|Mux6~1 , byass_data1|Mux6~1, DE0_TDC, 1
instance = comp, \byass_data1|Mux7~10 , byass_data1|Mux7~10, DE0_TDC, 1
instance = comp, \byass_data1|Mux7~11 , byass_data1|Mux7~11, DE0_TDC, 1
instance = comp, \byass_data1|Mux6~2 , byass_data1|Mux6~2, DE0_TDC, 1
instance = comp, \byass_data1|Mux6~5 , byass_data1|Mux6~5, DE0_TDC, 1
instance = comp, \byass_data1|output_buf[1] , byass_data1|output_buf[1], DE0_TDC, 1
instance = comp, \byass_data1|Mux4~1 , byass_data1|Mux4~1, DE0_TDC, 1
instance = comp, \byass_data1|Mux5~2 , byass_data1|Mux5~2, DE0_TDC, 1
instance = comp, \byass_data1|Mux7~14 , byass_data1|Mux7~14, DE0_TDC, 1
instance = comp, \byass_data1|Mux7~15 , byass_data1|Mux7~15, DE0_TDC, 1
instance = comp, \diff_inst|in_buf_1[14] , diff_inst|in_buf_1[14], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[14] , diff_inst|in_buf_2[14], DE0_TDC, 1
instance = comp, \diff_inst|Add2~28 , diff_inst|Add2~28, DE0_TDC, 1
instance = comp, \diff_inst|diff[14]~38 , diff_inst|diff[14]~38, DE0_TDC, 1
instance = comp, \diff_inst|Add0~28 , diff_inst|Add0~28, DE0_TDC, 1
instance = comp, \diff_inst|Add1~20 , diff_inst|Add1~20, DE0_TDC, 1
instance = comp, \diff_inst|diff[14] , diff_inst|diff[14], DE0_TDC, 1
instance = comp, \diff_inst|diff_1[14]~feeder , diff_inst|diff_1[14]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|diff_1[14] , diff_inst|diff_1[14], DE0_TDC, 1
instance = comp, \byass_data1|Mux7~16 , byass_data1|Mux7~16, DE0_TDC, 1
instance = comp, \byass_data1|Mux7~17 , byass_data1|Mux7~17, DE0_TDC, 1
instance = comp, \byass_data1|Mux5~0 , byass_data1|Mux5~0, DE0_TDC, 1
instance = comp, \byass_data1|Mux5~1 , byass_data1|Mux5~1, DE0_TDC, 1
instance = comp, \byass_data1|Mux5~3 , byass_data1|Mux5~3, DE0_TDC, 1
instance = comp, \byass_data1|output_buf[2] , byass_data1|output_buf[2], DE0_TDC, 1
instance = comp, \byass_data1|Mux4~4 , byass_data1|Mux4~4, DE0_TDC, 1
instance = comp, \diff_inst|Add2~30 , diff_inst|Add2~30, DE0_TDC, 1
instance = comp, \diff_inst|diff[15]~40 , diff_inst|diff[15]~40, DE0_TDC, 1
instance = comp, \diff_inst|Add0~30 , diff_inst|Add0~30, DE0_TDC, 1
instance = comp, \diff_inst|Add1~22 , diff_inst|Add1~22, DE0_TDC, 1
instance = comp, \diff_inst|diff[15] , diff_inst|diff[15], DE0_TDC, 1
instance = comp, \diff_inst|diff_1[15] , diff_inst|diff_1[15], DE0_TDC, 1
instance = comp, \byass_data1|Mux7~20 , byass_data1|Mux7~20, DE0_TDC, 1
instance = comp, \byass_data1|Mux7~18 , byass_data1|Mux7~18, DE0_TDC, 1
instance = comp, \byass_data1|Mux7~19 , byass_data1|Mux7~19, DE0_TDC, 1
instance = comp, \byass_data1|Mux4~2 , byass_data1|Mux4~2, DE0_TDC, 1
instance = comp, \byass_data1|Mux4~3 , byass_data1|Mux4~3, DE0_TDC, 1
instance = comp, \byass_data1|Mux4~5 , byass_data1|Mux4~5, DE0_TDC, 1
instance = comp, \byass_data1|output_buf[3] , byass_data1|output_buf[3], DE0_TDC, 1
instance = comp, \byass_data1|Mux3~0 , byass_data1|Mux3~0, DE0_TDC, 1
instance = comp, \byass_data1|Mux7~21 , byass_data1|Mux7~21, DE0_TDC, 1
instance = comp, \byass_data1|output_buf[4]~2 , byass_data1|output_buf[4]~2, DE0_TDC, 1
instance = comp, \diff_inst|Add2~32 , diff_inst|Add2~32, DE0_TDC, 1
instance = comp, \diff_inst|diff[16]~42 , diff_inst|diff[16]~42, DE0_TDC, 1
instance = comp, \diff_inst|Add0~32 , diff_inst|Add0~32, DE0_TDC, 1
instance = comp, \diff_inst|Add1~24 , diff_inst|Add1~24, DE0_TDC, 1
instance = comp, \diff_inst|diff[16] , diff_inst|diff[16], DE0_TDC, 1
instance = comp, \diff_inst|diff_1[16]~feeder , diff_inst|diff_1[16]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|diff_1[16] , diff_inst|diff_1[16], DE0_TDC, 1
instance = comp, \byass_data1|Mux3~1 , byass_data1|Mux3~1, DE0_TDC, 1
instance = comp, \byass_data1|Mux3~2 , byass_data1|Mux3~2, DE0_TDC, 1
instance = comp, \byass_data1|Mux3~3 , byass_data1|Mux3~3, DE0_TDC, 1
instance = comp, \byass_data1|output_buf[4] , byass_data1|output_buf[4], DE0_TDC, 1
instance = comp, \byass_data1|Mux7~22 , byass_data1|Mux7~22, DE0_TDC, 1
instance = comp, \diff_inst|diff[17]~44 , diff_inst|diff[17]~44, DE0_TDC, 1
instance = comp, \diff_inst|Add1~26 , diff_inst|Add1~26, DE0_TDC, 1
instance = comp, \diff_inst|diff[17] , diff_inst|diff[17], DE0_TDC, 1
instance = comp, \diff_inst|diff_1[17]~feeder , diff_inst|diff_1[17]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|diff_1[17] , diff_inst|diff_1[17], DE0_TDC, 1
instance = comp, \byass_data1|Mux2~1 , byass_data1|Mux2~1, DE0_TDC, 1
instance = comp, \byass_data1|Mux2~2 , byass_data1|Mux2~2, DE0_TDC, 1
instance = comp, \byass_data1|Mux2~0 , byass_data1|Mux2~0, DE0_TDC, 1
instance = comp, \byass_data1|Mux2~3 , byass_data1|Mux2~3, DE0_TDC, 1
instance = comp, \byass_data1|output_buf[5] , byass_data1|output_buf[5], DE0_TDC, 1
instance = comp, \byass_data1|Mux1~0 , byass_data1|Mux1~0, DE0_TDC, 1
instance = comp, \byass_data1|Mux7~23 , byass_data1|Mux7~23, DE0_TDC, 1
instance = comp, \byass_data1|Mux1~1 , byass_data1|Mux1~1, DE0_TDC, 1
instance = comp, \byass_data1|Mux1~2 , byass_data1|Mux1~2, DE0_TDC, 1
instance = comp, \byass_data1|Mux1~3 , byass_data1|Mux1~3, DE0_TDC, 1
instance = comp, \byass_data1|output_buf[6] , byass_data1|output_buf[6], DE0_TDC, 1
instance = comp, \byass_data1|Mux7~24 , byass_data1|Mux7~24, DE0_TDC, 1
instance = comp, \byass_data1|Mux7~25 , byass_data1|Mux7~25, DE0_TDC, 1
instance = comp, \byass_data1|Mux7~26 , byass_data1|Mux7~26, DE0_TDC, 1
instance = comp, \byass_data1|Mux0~0 , byass_data1|Mux0~0, DE0_TDC, 1
instance = comp, \byass_data1|Mux0~1 , byass_data1|Mux0~1, DE0_TDC, 1
instance = comp, \byass_data1|output_buf[7] , byass_data1|output_buf[7], DE0_TDC, 1
instance = comp, \diff_inst|out_valid , diff_inst|out_valid, DE0_TDC, 1
instance = comp, \diff_inst|wr_delay[0] , diff_inst|wr_delay[0], DE0_TDC, 1
instance = comp, \diff_inst|wr_delay[1]~feeder , diff_inst|wr_delay[1]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|wr_delay[1] , diff_inst|wr_delay[1], DE0_TDC, 1
instance = comp, \diff_inst|wr_delay[2]~feeder , diff_inst|wr_delay[2]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|wr_delay[2] , diff_inst|wr_delay[2], DE0_TDC, 1
instance = comp, \diff_inst|wr_delay[3]~feeder , diff_inst|wr_delay[3]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|wr_delay[3] , diff_inst|wr_delay[3], DE0_TDC, 1
instance = comp, \diff_inst|wr_delay[4] , diff_inst|wr_delay[4], DE0_TDC, 1
instance = comp, \diff_inst|wr_delay[5]~feeder , diff_inst|wr_delay[5]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|wr_delay[5] , diff_inst|wr_delay[5], DE0_TDC, 1
instance = comp, \diff_inst|wr_delay[6] , diff_inst|wr_delay[6], DE0_TDC, 1
instance = comp, \diff_inst|wr_delay[7]~feeder , diff_inst|wr_delay[7]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|wr_delay[7] , diff_inst|wr_delay[7], DE0_TDC, 1
instance = comp, \diff_inst|wr_delay[8]~feeder , diff_inst|wr_delay[8]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|wr_delay[8] , diff_inst|wr_delay[8], DE0_TDC, 1
instance = comp, \diff_inst|wr_delay[9]~feeder , diff_inst|wr_delay[9]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|wr_delay[9] , diff_inst|wr_delay[9], DE0_TDC, 1
instance = comp, \diff_inst|wr_delay[10]~feeder , diff_inst|wr_delay[10]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|wr_delay[10] , diff_inst|wr_delay[10], DE0_TDC, 1
instance = comp, \diff_inst|wr_delay[11] , diff_inst|wr_delay[11], DE0_TDC, 1
instance = comp, \diff_inst|WideAnd0~1 , diff_inst|WideAnd0~1, DE0_TDC, 1
instance = comp, \diff_inst|WideAnd0~3 , diff_inst|WideAnd0~3, DE0_TDC, 1
instance = comp, \diff_inst|WideAnd0~2 , diff_inst|WideAnd0~2, DE0_TDC, 1
instance = comp, \diff_inst|wr_delay[12]~feeder , diff_inst|wr_delay[12]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|wr_delay[12] , diff_inst|wr_delay[12], DE0_TDC, 1
instance = comp, \diff_inst|wr_delay[13]~feeder , diff_inst|wr_delay[13]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|wr_delay[13] , diff_inst|wr_delay[13], DE0_TDC, 1
instance = comp, \diff_inst|wr_delay[14]~feeder , diff_inst|wr_delay[14]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|wr_delay[14] , diff_inst|wr_delay[14], DE0_TDC, 1
instance = comp, \diff_inst|wr_delay[15] , diff_inst|wr_delay[15], DE0_TDC, 1
instance = comp, \diff_inst|WideAnd0~0 , diff_inst|WideAnd0~0, DE0_TDC, 1
instance = comp, \diff_inst|WideAnd0~4 , diff_inst|WideAnd0~4, DE0_TDC, 1
instance = comp, \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita0 , sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita0, DE0_TDC, 1
instance = comp, \~GND , ~GND, DE0_TDC, 1
instance = comp, \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita1 , sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita1, DE0_TDC, 1
instance = comp, \sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] , sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[1], DE0_TDC, 1
instance = comp, \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita2 , sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita2, DE0_TDC, 1
instance = comp, \sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] , sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[2], DE0_TDC, 1
instance = comp, \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita3 , sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita3, DE0_TDC, 1
instance = comp, \sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] , sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[3], DE0_TDC, 1
instance = comp, \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita4 , sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita4, DE0_TDC, 1
instance = comp, \sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[4] , sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[4], DE0_TDC, 1
instance = comp, \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita5 , sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita5, DE0_TDC, 1
instance = comp, \sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[5] , sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[5], DE0_TDC, 1
instance = comp, \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita6 , sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita6, DE0_TDC, 1
instance = comp, \sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[6] , sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[6], DE0_TDC, 1
instance = comp, \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita7 , sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita7, DE0_TDC, 1
instance = comp, \sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[7] , sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[7], DE0_TDC, 1
instance = comp, \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita8 , sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita8, DE0_TDC, 1
instance = comp, \sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[8] , sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[8], DE0_TDC, 1
instance = comp, \sin_addr1|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~0 , sin_addr1|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~0, DE0_TDC, 1
instance = comp, \sin_addr1|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~1 , sin_addr1|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~1, DE0_TDC, 1
instance = comp, \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita8~0 , sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita8~0, DE0_TDC, 1
instance = comp, \sin_addr1|LPM_COUNTER_component|auto_generated|cout_actual , sin_addr1|LPM_COUNTER_component|auto_generated|cout_actual, DE0_TDC, 1
instance = comp, \sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] , sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[0], DE0_TDC, 1
instance = comp, \singen1|altsyncram_component|auto_generated|ram_block1a0 , singen1|altsyncram_component|auto_generated|ram_block1a0, DE0_TDC, 1
instance = comp, \spi_data_transm1|clkout~0 , spi_data_transm1|clkout~0, DE0_TDC, 1
instance = comp, \spi_data_transm1|clkout , spi_data_transm1|clkout, DE0_TDC, 1
instance = comp, \spi_data_transm1|clkout_prev~feeder , spi_data_transm1|clkout_prev~feeder, DE0_TDC, 1
instance = comp, \spi_data_transm1|clkout_prev , spi_data_transm1|clkout_prev, DE0_TDC, 1
instance = comp, \spi_data_transm1|spi_write~0 , spi_data_transm1|spi_write~0, DE0_TDC, 1
instance = comp, \spi_data_transm1|spi_write , spi_data_transm1|spi_write, DE0_TDC, 1
instance = comp, \spi_data_transm1|spi_write_prev~feeder , spi_data_transm1|spi_write_prev~feeder, DE0_TDC, 1
instance = comp, \spi_data_transm1|spi_write_prev , spi_data_transm1|spi_write_prev, DE0_TDC, 1
instance = comp, \spi_data_transm1|spi_state~43 , spi_data_transm1|spi_state~43, DE0_TDC, 1
instance = comp, \spi_data_transm1|spi_state.00001 , spi_data_transm1|spi_state.00001, DE0_TDC, 1
instance = comp, \spi_data_transm1|spi_state.00010 , spi_data_transm1|spi_state.00010, DE0_TDC, 1
instance = comp, \spi_data_transm1|spi_state.00011 , spi_data_transm1|spi_state.00011, DE0_TDC, 1
instance = comp, \spi_data_transm1|spi_state.00100 , spi_data_transm1|spi_state.00100, DE0_TDC, 1
instance = comp, \spi_data_transm1|spi_state.00101 , spi_data_transm1|spi_state.00101, DE0_TDC, 1
instance = comp, \spi_data_transm1|spi_state.00110 , spi_data_transm1|spi_state.00110, DE0_TDC, 1
instance = comp, \spi_data_transm1|spi_state.00111 , spi_data_transm1|spi_state.00111, DE0_TDC, 1
instance = comp, \spi_data_transm1|spi_state.01000~feeder , spi_data_transm1|spi_state.01000~feeder, DE0_TDC, 1
instance = comp, \spi_data_transm1|spi_state.01000 , spi_data_transm1|spi_state.01000, DE0_TDC, 1
instance = comp, \spi_data_transm1|spi_state.01001~feeder , spi_data_transm1|spi_state.01001~feeder, DE0_TDC, 1
instance = comp, \spi_data_transm1|spi_state.01001 , spi_data_transm1|spi_state.01001, DE0_TDC, 1
instance = comp, \spi_data_transm1|spi_state.01010 , spi_data_transm1|spi_state.01010, DE0_TDC, 1
instance = comp, \spi_data_transm1|spi_state.01011 , spi_data_transm1|spi_state.01011, DE0_TDC, 1
instance = comp, \spi_data_transm1|spi_state.01100 , spi_data_transm1|spi_state.01100, DE0_TDC, 1
instance = comp, \spi_data_transm1|spi_state.01101 , spi_data_transm1|spi_state.01101, DE0_TDC, 1
instance = comp, \spi_data_transm1|spi_state.01110 , spi_data_transm1|spi_state.01110, DE0_TDC, 1
instance = comp, \spi_data_transm1|spi_state.01111~feeder , spi_data_transm1|spi_state.01111~feeder, DE0_TDC, 1
instance = comp, \spi_data_transm1|spi_state.01111 , spi_data_transm1|spi_state.01111, DE0_TDC, 1
instance = comp, \spi_data_transm1|spi_state.10000 , spi_data_transm1|spi_state.10000, DE0_TDC, 1
instance = comp, \spi_data_transm1|spi_state.10001~feeder , spi_data_transm1|spi_state.10001~feeder, DE0_TDC, 1
instance = comp, \spi_data_transm1|spi_state.10001 , spi_data_transm1|spi_state.10001, DE0_TDC, 1
instance = comp, \spi_data_transm1|Selector0~0 , spi_data_transm1|Selector0~0, DE0_TDC, 1
instance = comp, \spi_data_transm1|spi_state.00000 , spi_data_transm1|spi_state.00000, DE0_TDC, 1
instance = comp, \spi_data_transm1|Selector17~1 , spi_data_transm1|Selector17~1, DE0_TDC, 1
instance = comp, \spi_data_transm1|Selector17~3 , spi_data_transm1|Selector17~3, DE0_TDC, 1
instance = comp, \spi_data_transm1|Selector17~2 , spi_data_transm1|Selector17~2, DE0_TDC, 1
instance = comp, \spi_data_transm1|Selector17~0 , spi_data_transm1|Selector17~0, DE0_TDC, 1
instance = comp, \spi_data_transm1|Selector17~4 , spi_data_transm1|Selector17~4, DE0_TDC, 1
instance = comp, \spi_data_transm1|Selector17~8 , spi_data_transm1|Selector17~8, DE0_TDC, 1
instance = comp, \spi_data_transm1|Selector17~7 , spi_data_transm1|Selector17~7, DE0_TDC, 1
instance = comp, \spi_data_transm1|Selector17~6 , spi_data_transm1|Selector17~6, DE0_TDC, 1
instance = comp, \spi_data_transm1|Selector17~5 , spi_data_transm1|Selector17~5, DE0_TDC, 1
instance = comp, \spi_data_transm1|Selector17~9 , spi_data_transm1|Selector17~9, DE0_TDC, 1
instance = comp, \spi_data_transm1|Selector17~10 , spi_data_transm1|Selector17~10, DE0_TDC, 1
instance = comp, \spi_data_transm1|spi_mosi , spi_data_transm1|spi_mosi, DE0_TDC, 1
instance = comp, \spi_data_transm1|Selector18~0 , spi_data_transm1|Selector18~0, DE0_TDC, 1
instance = comp, \spi_data_transm1|spi_ss , spi_data_transm1|spi_ss, DE0_TDC, 1
instance = comp, \SW[1]~input , SW[1]~input, DE0_TDC, 1
instance = comp, \SW[2]~input , SW[2]~input, DE0_TDC, 1
instance = comp, \SW[3]~input , SW[3]~input, DE0_TDC, 1
instance = comp, \SW[4]~input , SW[4]~input, DE0_TDC, 1
instance = comp, \SW[5]~input , SW[5]~input, DE0_TDC, 1
instance = comp, \SW[6]~input , SW[6]~input, DE0_TDC, 1
instance = comp, \SW[7]~input , SW[7]~input, DE0_TDC, 1
instance = comp, \SW[8]~input , SW[8]~input, DE0_TDC, 1
