<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Shield Code: Spi Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">Shield Code<span id="projectnumber">&#160;6.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('structSpi.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="structSpi-members.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">Spi Struct Reference</div></div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="structSpi.html" title="Spi hardware registers.">Spi</a> hardware registers.  
 <a href="structSpi.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="spi_8h_source.html">spi.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:ad734fbd4fd26168d4677c0620e5efc02"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSpi.html#ad734fbd4fd26168d4677c0620e5efc02">SPI_CR</a></td></tr>
<tr class="memdesc:ad734fbd4fd26168d4677c0620e5efc02"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structSpi.html" title="Spi hardware registers.">Spi</a> Offset: 0x00) Control Register  <br /></td></tr>
<tr class="separator:ad734fbd4fd26168d4677c0620e5efc02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a648508291f5d4893e6e85546bcf153db"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSpi.html#a648508291f5d4893e6e85546bcf153db">SPI_MR</a></td></tr>
<tr class="memdesc:a648508291f5d4893e6e85546bcf153db"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structSpi.html" title="Spi hardware registers.">Spi</a> Offset: 0x04) Mode Register  <br /></td></tr>
<tr class="separator:a648508291f5d4893e6e85546bcf153db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9e9f674383afb8c517e99b44a4fc9eb"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSpi.html#af9e9f674383afb8c517e99b44a4fc9eb">SPI_RDR</a></td></tr>
<tr class="memdesc:af9e9f674383afb8c517e99b44a4fc9eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structSpi.html" title="Spi hardware registers.">Spi</a> Offset: 0x08) Receive Data Register  <br /></td></tr>
<tr class="separator:af9e9f674383afb8c517e99b44a4fc9eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c8f55ee122f6b0ad33d438a4f1ff1ef"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSpi.html#a8c8f55ee122f6b0ad33d438a4f1ff1ef">SPI_TDR</a></td></tr>
<tr class="memdesc:a8c8f55ee122f6b0ad33d438a4f1ff1ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structSpi.html" title="Spi hardware registers.">Spi</a> Offset: 0x0C) Transmit Data Register  <br /></td></tr>
<tr class="separator:a8c8f55ee122f6b0ad33d438a4f1ff1ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1f91a373e95428f2e2b1d6bfab333b2"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSpi.html#ae1f91a373e95428f2e2b1d6bfab333b2">SPI_SR</a></td></tr>
<tr class="memdesc:ae1f91a373e95428f2e2b1d6bfab333b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structSpi.html" title="Spi hardware registers.">Spi</a> Offset: 0x10) Status Register  <br /></td></tr>
<tr class="separator:ae1f91a373e95428f2e2b1d6bfab333b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cde5578804cb090b599fe07eeaa04d4"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSpi.html#a2cde5578804cb090b599fe07eeaa04d4">SPI_IER</a></td></tr>
<tr class="memdesc:a2cde5578804cb090b599fe07eeaa04d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structSpi.html" title="Spi hardware registers.">Spi</a> Offset: 0x14) Interrupt Enable Register  <br /></td></tr>
<tr class="separator:a2cde5578804cb090b599fe07eeaa04d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c8575c6d9cf819ce6aff62ea79276eb"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSpi.html#a8c8575c6d9cf819ce6aff62ea79276eb">SPI_IDR</a></td></tr>
<tr class="memdesc:a8c8575c6d9cf819ce6aff62ea79276eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structSpi.html" title="Spi hardware registers.">Spi</a> Offset: 0x18) Interrupt Disable Register  <br /></td></tr>
<tr class="separator:a8c8575c6d9cf819ce6aff62ea79276eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b25e67749c807004595f3301c65b9ad"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSpi.html#a9b25e67749c807004595f3301c65b9ad">SPI_IMR</a></td></tr>
<tr class="memdesc:a9b25e67749c807004595f3301c65b9ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structSpi.html" title="Spi hardware registers.">Spi</a> Offset: 0x1C) Interrupt Mask Register  <br /></td></tr>
<tr class="separator:a9b25e67749c807004595f3301c65b9ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25020c28d26d3ffec0c2a8dea5432172"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSpi.html#a25020c28d26d3ffec0c2a8dea5432172">Reserved1</a> [4]</td></tr>
<tr class="separator:a25020c28d26d3ffec0c2a8dea5432172"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa87a90974ab3e726b0e2e9c6c1041891"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSpi.html#aa87a90974ab3e726b0e2e9c6c1041891">SPI_CSR</a> [4]</td></tr>
<tr class="memdesc:aa87a90974ab3e726b0e2e9c6c1041891"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structSpi.html" title="Spi hardware registers.">Spi</a> Offset: 0x30) Chip Select Register  <br /></td></tr>
<tr class="separator:aa87a90974ab3e726b0e2e9c6c1041891"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac57ee7f68f110b032c39c03b5985fc65"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSpi.html#ac57ee7f68f110b032c39c03b5985fc65">Reserved2</a> [41]</td></tr>
<tr class="separator:ac57ee7f68f110b032c39c03b5985fc65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa50a6b8d402cbb0f75e48cdbfd3a077c"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSpi.html#aa50a6b8d402cbb0f75e48cdbfd3a077c">SPI_WPMR</a></td></tr>
<tr class="memdesc:aa50a6b8d402cbb0f75e48cdbfd3a077c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structSpi.html" title="Spi hardware registers.">Spi</a> Offset: 0xE4) Write Protection Control Register  <br /></td></tr>
<tr class="separator:aa50a6b8d402cbb0f75e48cdbfd3a077c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc4d26963ecf8db62fc9fea6e8841c33"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSpi.html#adc4d26963ecf8db62fc9fea6e8841c33">SPI_WPSR</a></td></tr>
<tr class="memdesc:adc4d26963ecf8db62fc9fea6e8841c33"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structSpi.html" title="Spi hardware registers.">Spi</a> Offset: 0xE8) Write Protection Status Register  <br /></td></tr>
<tr class="separator:adc4d26963ecf8db62fc9fea6e8841c33"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="structSpi.html" title="Spi hardware registers.">Spi</a> hardware registers. </p>

<p class="definition">Definition at line <a class="el" href="spi_8h_source.html#l00041">41</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a id="a25020c28d26d3ffec0c2a8dea5432172" name="a25020c28d26d3ffec0c2a8dea5432172"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25020c28d26d3ffec0c2a8dea5432172">&#9670;&#160;</a></span>Reserved1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Spi::Reserved1[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="spi_8h_source.html#l00050">50</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ac57ee7f68f110b032c39c03b5985fc65" name="ac57ee7f68f110b032c39c03b5985fc65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac57ee7f68f110b032c39c03b5985fc65">&#9670;&#160;</a></span>Reserved2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Spi::Reserved2[41]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="spi_8h_source.html#l00052">52</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ad734fbd4fd26168d4677c0620e5efc02" name="ad734fbd4fd26168d4677c0620e5efc02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad734fbd4fd26168d4677c0620e5efc02">&#9670;&#160;</a></span>SPI_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Spi::SPI_CR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structSpi.html" title="Spi hardware registers.">Spi</a> Offset: 0x00) Control Register </p>

<p class="definition">Definition at line <a class="el" href="spi_8h_source.html#l00042">42</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="aa87a90974ab3e726b0e2e9c6c1041891" name="aa87a90974ab3e726b0e2e9c6c1041891"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa87a90974ab3e726b0e2e9c6c1041891">&#9670;&#160;</a></span>SPI_CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Spi::SPI_CSR[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structSpi.html" title="Spi hardware registers.">Spi</a> Offset: 0x30) Chip Select Register </p>

<p class="definition">Definition at line <a class="el" href="spi_8h_source.html#l00051">51</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="a8c8575c6d9cf819ce6aff62ea79276eb" name="a8c8575c6d9cf819ce6aff62ea79276eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c8575c6d9cf819ce6aff62ea79276eb">&#9670;&#160;</a></span>SPI_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Spi::SPI_IDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structSpi.html" title="Spi hardware registers.">Spi</a> Offset: 0x18) Interrupt Disable Register </p>

<p class="definition">Definition at line <a class="el" href="spi_8h_source.html#l00048">48</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="a2cde5578804cb090b599fe07eeaa04d4" name="a2cde5578804cb090b599fe07eeaa04d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2cde5578804cb090b599fe07eeaa04d4">&#9670;&#160;</a></span>SPI_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Spi::SPI_IER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structSpi.html" title="Spi hardware registers.">Spi</a> Offset: 0x14) Interrupt Enable Register </p>

<p class="definition">Definition at line <a class="el" href="spi_8h_source.html#l00047">47</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="a9b25e67749c807004595f3301c65b9ad" name="a9b25e67749c807004595f3301c65b9ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b25e67749c807004595f3301c65b9ad">&#9670;&#160;</a></span>SPI_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Spi::SPI_IMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structSpi.html" title="Spi hardware registers.">Spi</a> Offset: 0x1C) Interrupt Mask Register </p>

<p class="definition">Definition at line <a class="el" href="spi_8h_source.html#l00049">49</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="a648508291f5d4893e6e85546bcf153db" name="a648508291f5d4893e6e85546bcf153db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a648508291f5d4893e6e85546bcf153db">&#9670;&#160;</a></span>SPI_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Spi::SPI_MR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structSpi.html" title="Spi hardware registers.">Spi</a> Offset: 0x04) Mode Register </p>

<p class="definition">Definition at line <a class="el" href="spi_8h_source.html#l00043">43</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="af9e9f674383afb8c517e99b44a4fc9eb" name="af9e9f674383afb8c517e99b44a4fc9eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9e9f674383afb8c517e99b44a4fc9eb">&#9670;&#160;</a></span>SPI_RDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Spi::SPI_RDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structSpi.html" title="Spi hardware registers.">Spi</a> Offset: 0x08) Receive Data Register </p>

<p class="definition">Definition at line <a class="el" href="spi_8h_source.html#l00044">44</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ae1f91a373e95428f2e2b1d6bfab333b2" name="ae1f91a373e95428f2e2b1d6bfab333b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1f91a373e95428f2e2b1d6bfab333b2">&#9670;&#160;</a></span>SPI_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Spi::SPI_SR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structSpi.html" title="Spi hardware registers.">Spi</a> Offset: 0x10) Status Register </p>

<p class="definition">Definition at line <a class="el" href="spi_8h_source.html#l00046">46</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="a8c8f55ee122f6b0ad33d438a4f1ff1ef" name="a8c8f55ee122f6b0ad33d438a4f1ff1ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c8f55ee122f6b0ad33d438a4f1ff1ef">&#9670;&#160;</a></span>SPI_TDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Spi::SPI_TDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structSpi.html" title="Spi hardware registers.">Spi</a> Offset: 0x0C) Transmit Data Register </p>

<p class="definition">Definition at line <a class="el" href="spi_8h_source.html#l00045">45</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="aa50a6b8d402cbb0f75e48cdbfd3a077c" name="aa50a6b8d402cbb0f75e48cdbfd3a077c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa50a6b8d402cbb0f75e48cdbfd3a077c">&#9670;&#160;</a></span>SPI_WPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Spi::SPI_WPMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structSpi.html" title="Spi hardware registers.">Spi</a> Offset: 0xE4) Write Protection Control Register </p>

<p class="definition">Definition at line <a class="el" href="spi_8h_source.html#l00053">53</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="adc4d26963ecf8db62fc9fea6e8841c33" name="adc4d26963ecf8db62fc9fea6e8841c33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc4d26963ecf8db62fc9fea6e8841c33">&#9670;&#160;</a></span>SPI_WPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Spi::SPI_WPSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structSpi.html" title="Spi hardware registers.">Spi</a> Offset: 0xE8) Write Protection Status Register </p>

<p class="definition">Definition at line <a class="el" href="spi_8h_source.html#l00054">54</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="spi_8h_source.html">spi.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="structSpi.html">Spi</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6 </li>
  </ul>
</div>
</body>
</html>
