// Seed: 4189903032
module module_0 (
    input wire id_0
    , id_3,
    input supply1 id_1
);
  logic [7:0] id_4;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
  assign id_4[1 : 1] = -1;
  wire id_5;
endmodule
module module_1 (
    input wand  id_0,
    input uwire id_1,
    input tri1  id_2
);
  wire id_4;
  final $unsigned(55);
  ;
  assign id_4 = id_1;
  module_0 modCall_1 (
      id_2,
      id_2
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  output wire id_17;
  output wire id_16;
  output wire id_15;
  output wire id_14;
  input wire id_13;
  input wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  input logic [7:0] id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = id_3[-1'b0];
endmodule
