============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Sep 08 2025  01:41:19 am
  Module:                 square_root_pipe
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-47 ps) Setup Check with Pin DATA_PATH_PIPELINE_STAGE2_sum_low_reg_reg[7].dffn_sig_q_reg/CK->D
          Group: clk
     Startpoint: (R) DATA_PATH_PIPELINE_STAGE1_wr_square_s_reg_sig_q_reg/CK
          Clock: (R) clk
       Endpoint: (R) DATA_PATH_PIPELINE_STAGE2_sum_low_reg_reg[7].dffn_sig_q_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1670            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1770          100     
                                              
             Setup:-     151                  
       Uncertainty:-      50                  
     Required Time:=    1569                  
      Launch Clock:-     100                  
         Data Path:-    1517                  
             Slack:=     -47                  

#--------------------------------------------------------------------------------------------------------------------------------------
#                         Timing Point                          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------------
  DATA_PATH_PIPELINE_STAGE1_wr_square_s_reg_sig_q_reg/CK        -       -     R     (arrival)     80    -     0     0     100    (-,-) 
  DATA_PATH_PIPELINE_STAGE1_wr_square_s_reg_sig_q_reg/Q         -       CK->Q R     DFFRHQX8      13 41.1   136   348     448    (-,-) 
  fopt9181/Y                                                    -       A->Y  F     CLKINVX16      8 20.8    73    89     538    (-,-) 
  g9002__6260/Y                                                 -       S0->Y R     CLKMX2X3       2  5.8    71   223     761    (-,-) 
  g8821__2398/S                                                 -       B->S  F     ADDHX2         3  6.8   115   240    1000    (-,-) 
  g8799__6783/Y                                                 -       A1->Y F     AO21X4         1  4.3    64   213    1213    (-,-) 
  g8755__2802/Y                                                 -       B0->Y R     AOI21X4        2  5.0    88    86    1299    (-,-) 
  g8715__1617/Y                                                 -       S0->Y R     MXI3X1         1  3.2    85   318    1617    (-,-) 
  DATA_PATH_PIPELINE_STAGE2_sum_low_reg_reg[7].dffn_sig_q_reg/D <<<     -     R     DFFRHQX1       1    -     -     0    1617    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------------

