<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o bft.twr
-v 30 -l 30 bft_routed.ncd bft.pcf

</twCmdLine><twDesign>bft_routed.ncd</twDesign><twDesignPath>bft_routed.ncd</twDesignPath><twPCF>bft.pcf</twPCF><twPcfPath>bft.pcf</twPcfPath><twDevInfo arch="kintex7" pkg="fbg484"><twDevName>xc7k70t</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.10 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" dlyHyperLnks="t" ><twItemLimit>30</twItemLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_wbClk = PERIOD TIMEGRP &quot;wbClk&quot; 9 ns HIGH 50%;</twConstName><twItemCnt>7540</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2492</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.007</twMinPer></twConstHead><twPathRpt anchorID="6"><twConstPath anchorID="7" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.993</twSlack><twSrc BELType="RAM">egressLoop[5].egressFifo/buffer_fifo/Mram_fifo_ram</twSrc><twDest BELType="FF">wbOutputData_24</twDest><twTotPathDel>4.651</twTotPathDel><twClkSkew dest = "0.995" src = "1.316">0.321</twClkSkew><twDelConst>9.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>egressLoop[5].egressFifo/buffer_fifo/Mram_fifo_ram</twSrc><twDest BELType='FF'>wbOutputData_24</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB36_X1Y9.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">wbClk_BUFGP</twSrcClk><twPathDel><twSite>RAMB36_X1Y9.DOBDO24</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>egressLoop[5].egressFifo/buffer_fifo/Mram_fifo_ram</twComp><twBEL>egressLoop[5].egressFifo/buffer_fifo/Mram_fifo_ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y56.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.810</twDelInfo><twComp>demux&lt;5&gt;[24]</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT311</twComp><twBEL>Mmux_GND_6_o_GND_6_o_mux_40_OUT172</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y49.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.005</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT171</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y49.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT172</twComp><twBEL>Mmux_GND_6_o_GND_6_o_mux_40_OUT173</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y59.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.973</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT172</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y59.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.023</twDelInfo><twComp>wbOutputData_25</twComp><twBEL>Mmux_GND_6_o_GND_6_o_mux_40_OUT175</twBEL><twBEL>wbOutputData_24</twBEL></twPathDel><twLogDel>1.863</twLogDel><twRouteDel>2.788</twRouteDel><twTotDel>4.651</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.000">wbClk_BUFGP</twDestClk><twPctLog>40.1</twPctLog><twPctRoute>59.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.993</twSlack><twSrc BELType="RAM">egressLoop[5].egressFifo/buffer_fifo/Mram_fifo_ram</twSrc><twDest BELType="FF">wbOutputData_24</twDest><twTotPathDel>4.651</twTotPathDel><twClkSkew dest = "0.995" src = "1.316">0.321</twClkSkew><twDelConst>9.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>egressLoop[5].egressFifo/buffer_fifo/Mram_fifo_ram</twSrc><twDest BELType='FF'>wbOutputData_24</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB36_X1Y9.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">wbClk_BUFGP</twSrcClk><twPathDel><twSite>RAMB36_X1Y9.DOBDO24</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>egressLoop[5].egressFifo/buffer_fifo/Mram_fifo_ram</twComp><twBEL>egressLoop[5].egressFifo/buffer_fifo/Mram_fifo_ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y56.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.810</twDelInfo><twComp>demux&lt;5&gt;[24]</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT311</twComp><twBEL>Mmux_GND_6_o_GND_6_o_mux_40_OUT172</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y49.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.005</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT171</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y49.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT172</twComp><twBEL>Mmux_GND_6_o_GND_6_o_mux_40_OUT173</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y59.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.973</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT172</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y59.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.023</twDelInfo><twComp>wbOutputData_25</twComp><twBEL>Mmux_GND_6_o_GND_6_o_mux_40_OUT175</twBEL><twBEL>wbOutputData_24</twBEL></twPathDel><twLogDel>1.863</twLogDel><twRouteDel>2.788</twRouteDel><twTotDel>4.651</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.000">wbClk_BUFGP</twDestClk><twPctLog>40.1</twPctLog><twPctRoute>59.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.000</twSlack><twSrc BELType="RAM">egressLoop[7].egressFifo/buffer_fifo/Mram_fifo_ram</twSrc><twDest BELType="FF">wbOutputData_28</twDest><twTotPathDel>4.639</twTotPathDel><twClkSkew dest = "0.993" src = "1.319">0.326</twClkSkew><twDelConst>9.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>egressLoop[7].egressFifo/buffer_fifo/Mram_fifo_ram</twSrc><twDest BELType='FF'>wbOutputData_28</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB36_X0Y9.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">wbClk_BUFGP</twSrcClk><twPathDel><twSite>RAMB36_X0Y9.DOBDO28</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>egressLoop[7].egressFifo/buffer_fifo/Mram_fifo_ram</twComp><twBEL>egressLoop[7].egressFifo/buffer_fifo/Mram_fifo_ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y46.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.830</twDelInfo><twComp>demux&lt;7&gt;[28]</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT2</twComp><twBEL>Mmux_GND_6_o_GND_6_o_mux_40_OUT211</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y59.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT21</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y59.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT212</twComp><twBEL>Mmux_GND_6_o_GND_6_o_mux_40_OUT213</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y63.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.932</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT212</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y63.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.023</twDelInfo><twComp>wbOutputData_29</twComp><twBEL>Mmux_GND_6_o_GND_6_o_mux_40_OUT215</twBEL><twBEL>wbOutputData_28</twBEL></twPathDel><twLogDel>1.863</twLogDel><twRouteDel>2.776</twRouteDel><twTotDel>4.639</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.000">wbClk_BUFGP</twDestClk><twPctLog>40.2</twPctLog><twPctRoute>59.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.000</twSlack><twSrc BELType="RAM">egressLoop[7].egressFifo/buffer_fifo/Mram_fifo_ram</twSrc><twDest BELType="FF">wbOutputData_28</twDest><twTotPathDel>4.639</twTotPathDel><twClkSkew dest = "0.993" src = "1.319">0.326</twClkSkew><twDelConst>9.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>egressLoop[7].egressFifo/buffer_fifo/Mram_fifo_ram</twSrc><twDest BELType='FF'>wbOutputData_28</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB36_X0Y9.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">wbClk_BUFGP</twSrcClk><twPathDel><twSite>RAMB36_X0Y9.DOBDO28</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>egressLoop[7].egressFifo/buffer_fifo/Mram_fifo_ram</twComp><twBEL>egressLoop[7].egressFifo/buffer_fifo/Mram_fifo_ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y46.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.830</twDelInfo><twComp>demux&lt;7&gt;[28]</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT2</twComp><twBEL>Mmux_GND_6_o_GND_6_o_mux_40_OUT211</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y59.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT21</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y59.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT212</twComp><twBEL>Mmux_GND_6_o_GND_6_o_mux_40_OUT213</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y63.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.932</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT212</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y63.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.023</twDelInfo><twComp>wbOutputData_29</twComp><twBEL>Mmux_GND_6_o_GND_6_o_mux_40_OUT215</twBEL><twBEL>wbOutputData_28</twBEL></twPathDel><twLogDel>1.863</twLogDel><twRouteDel>2.776</twRouteDel><twTotDel>4.639</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.000">wbClk_BUFGP</twDestClk><twPctLog>40.2</twPctLog><twPctRoute>59.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.094</twSlack><twSrc BELType="RAM">egressLoop[4].egressFifo/buffer_fifo/Mram_fifo_ram</twSrc><twDest BELType="FF">wbOutputData_24</twDest><twTotPathDel>4.741</twTotPathDel><twClkSkew dest = "0.995" src = "1.125">0.130</twClkSkew><twDelConst>9.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>egressLoop[4].egressFifo/buffer_fifo/Mram_fifo_ram</twSrc><twDest BELType='FF'>wbOutputData_24</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB36_X2Y13.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">wbClk_BUFGP</twSrcClk><twPathDel><twSite>RAMB36_X2Y13.DOBDO24</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>egressLoop[4].egressFifo/buffer_fifo/Mram_fifo_ram</twComp><twBEL>egressLoop[4].egressFifo/buffer_fifo/Mram_fifo_ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y56.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>demux&lt;4&gt;[24]</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT311</twComp><twBEL>Mmux_GND_6_o_GND_6_o_mux_40_OUT172</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y49.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.005</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT171</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y49.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT172</twComp><twBEL>Mmux_GND_6_o_GND_6_o_mux_40_OUT173</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y59.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.973</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT172</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y59.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.023</twDelInfo><twComp>wbOutputData_25</twComp><twBEL>Mmux_GND_6_o_GND_6_o_mux_40_OUT175</twBEL><twBEL>wbOutputData_24</twBEL></twPathDel><twLogDel>1.863</twLogDel><twRouteDel>2.878</twRouteDel><twTotDel>4.741</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.000">wbClk_BUFGP</twDestClk><twPctLog>39.3</twPctLog><twPctRoute>60.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.094</twSlack><twSrc BELType="RAM">egressLoop[4].egressFifo/buffer_fifo/Mram_fifo_ram</twSrc><twDest BELType="FF">wbOutputData_24</twDest><twTotPathDel>4.741</twTotPathDel><twClkSkew dest = "0.995" src = "1.125">0.130</twClkSkew><twDelConst>9.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>egressLoop[4].egressFifo/buffer_fifo/Mram_fifo_ram</twSrc><twDest BELType='FF'>wbOutputData_24</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB36_X2Y13.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">wbClk_BUFGP</twSrcClk><twPathDel><twSite>RAMB36_X2Y13.DOBDO24</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>egressLoop[4].egressFifo/buffer_fifo/Mram_fifo_ram</twComp><twBEL>egressLoop[4].egressFifo/buffer_fifo/Mram_fifo_ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y56.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>demux&lt;4&gt;[24]</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT311</twComp><twBEL>Mmux_GND_6_o_GND_6_o_mux_40_OUT172</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y49.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.005</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT171</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y49.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT172</twComp><twBEL>Mmux_GND_6_o_GND_6_o_mux_40_OUT173</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y59.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.973</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT172</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y59.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.023</twDelInfo><twComp>wbOutputData_25</twComp><twBEL>Mmux_GND_6_o_GND_6_o_mux_40_OUT175</twBEL><twBEL>wbOutputData_24</twBEL></twPathDel><twLogDel>1.863</twLogDel><twRouteDel>2.878</twRouteDel><twTotDel>4.741</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.000">wbClk_BUFGP</twDestClk><twPctLog>39.3</twPctLog><twPctRoute>60.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.176</twSlack><twSrc BELType="RAM">egressLoop[7].egressFifo/buffer_fifo/Mram_fifo_ram</twSrc><twDest BELType="FF">wbOutputData_20</twDest><twTotPathDel>4.466</twTotPathDel><twClkSkew dest = "0.996" src = "1.319">0.323</twClkSkew><twDelConst>9.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>egressLoop[7].egressFifo/buffer_fifo/Mram_fifo_ram</twSrc><twDest BELType='FF'>wbOutputData_20</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB36_X0Y9.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">wbClk_BUFGP</twSrcClk><twPathDel><twSite>RAMB36_X0Y9.DOBDO20</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>egressLoop[7].egressFifo/buffer_fifo/Mram_fifo_ram</twComp><twBEL>egressLoop[7].egressFifo/buffer_fifo/Mram_fifo_ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y44.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.894</twDelInfo><twComp>demux&lt;7&gt;[20]</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT13</twComp><twBEL>Mmux_GND_6_o_GND_6_o_mux_40_OUT131</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y49.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.733</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT13</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT132</twComp><twBEL>Mmux_GND_6_o_GND_6_o_mux_40_OUT133</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y57.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.944</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT132</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y57.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>wbOutputData_22</twComp><twBEL>Mmux_GND_6_o_GND_6_o_mux_40_OUT135</twBEL><twBEL>wbOutputData_20</twBEL></twPathDel><twLogDel>1.895</twLogDel><twRouteDel>2.571</twRouteDel><twTotDel>4.466</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.000">wbClk_BUFGP</twDestClk><twPctLog>42.4</twPctLog><twPctRoute>57.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.176</twSlack><twSrc BELType="RAM">egressLoop[7].egressFifo/buffer_fifo/Mram_fifo_ram</twSrc><twDest BELType="FF">wbOutputData_20</twDest><twTotPathDel>4.466</twTotPathDel><twClkSkew dest = "0.996" src = "1.319">0.323</twClkSkew><twDelConst>9.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>egressLoop[7].egressFifo/buffer_fifo/Mram_fifo_ram</twSrc><twDest BELType='FF'>wbOutputData_20</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB36_X0Y9.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">wbClk_BUFGP</twSrcClk><twPathDel><twSite>RAMB36_X0Y9.DOBDO20</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>egressLoop[7].egressFifo/buffer_fifo/Mram_fifo_ram</twComp><twBEL>egressLoop[7].egressFifo/buffer_fifo/Mram_fifo_ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y44.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.894</twDelInfo><twComp>demux&lt;7&gt;[20]</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT13</twComp><twBEL>Mmux_GND_6_o_GND_6_o_mux_40_OUT131</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y49.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.733</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT13</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT132</twComp><twBEL>Mmux_GND_6_o_GND_6_o_mux_40_OUT133</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y57.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.944</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT132</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y57.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>wbOutputData_22</twComp><twBEL>Mmux_GND_6_o_GND_6_o_mux_40_OUT135</twBEL><twBEL>wbOutputData_20</twBEL></twPathDel><twLogDel>1.895</twLogDel><twRouteDel>2.571</twRouteDel><twTotDel>4.466</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.000">wbClk_BUFGP</twDestClk><twPctLog>42.4</twPctLog><twPctRoute>57.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.196</twSlack><twSrc BELType="RAM">egressLoop[7].egressFifo/buffer_fifo/Mram_fifo_ram</twSrc><twDest BELType="FF">wbOutputData_21</twDest><twTotPathDel>4.446</twTotPathDel><twClkSkew dest = "0.996" src = "1.319">0.323</twClkSkew><twDelConst>9.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>egressLoop[7].egressFifo/buffer_fifo/Mram_fifo_ram</twSrc><twDest BELType='FF'>wbOutputData_21</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB36_X0Y9.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">wbClk_BUFGP</twSrcClk><twPathDel><twSite>RAMB36_X0Y9.DOBDO21</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>egressLoop[7].egressFifo/buffer_fifo/Mram_fifo_ram</twComp><twBEL>egressLoop[7].egressFifo/buffer_fifo/Mram_fifo_ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y48.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.945</twDelInfo><twComp>demux&lt;7&gt;[21]</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT72</twComp><twBEL>Mmux_GND_6_o_GND_6_o_mux_40_OUT141</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y58.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.826</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT14</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y58.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT142</twComp><twBEL>Mmux_GND_6_o_GND_6_o_mux_40_OUT143</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y57.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.779</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT142</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y57.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>wbOutputData_22</twComp><twBEL>Mmux_GND_6_o_GND_6_o_mux_40_OUT145</twBEL><twBEL>wbOutputData_21</twBEL></twPathDel><twLogDel>1.896</twLogDel><twRouteDel>2.550</twRouteDel><twTotDel>4.446</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.000">wbClk_BUFGP</twDestClk><twPctLog>42.6</twPctLog><twPctRoute>57.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.210</twSlack><twSrc BELType="RAM">egressLoop[1].egressFifo/buffer_fifo/Mram_fifo_ram</twSrc><twDest BELType="FF">wbOutputData_30</twDest><twTotPathDel>4.434</twTotPathDel><twClkSkew dest = "0.990" src = "1.311">0.321</twClkSkew><twDelConst>9.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>egressLoop[1].egressFifo/buffer_fifo/Mram_fifo_ram</twSrc><twDest BELType='FF'>wbOutputData_30</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB36_X1Y7.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">wbClk_BUFGP</twSrcClk><twPathDel><twSite>RAMB36_X1Y7.DOBDO30</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>egressLoop[1].egressFifo/buffer_fifo/Mram_fifo_ram</twComp><twBEL>egressLoop[1].egressFifo/buffer_fifo/Mram_fifo_ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y47.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.827</twDelInfo><twComp>demux&lt;1&gt;[30]</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT24</twComp><twBEL>Mmux_GND_6_o_GND_6_o_mux_40_OUT241</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y61.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.866</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT24</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y61.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT242</twComp><twBEL>Mmux_GND_6_o_GND_6_o_mux_40_OUT243</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y66.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.846</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT242</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y66.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>wbOutputData_31</twComp><twBEL>Mmux_GND_6_o_GND_6_o_mux_40_OUT245</twBEL><twBEL>wbOutputData_30</twBEL></twPathDel><twLogDel>1.895</twLogDel><twRouteDel>2.539</twRouteDel><twTotDel>4.434</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.000">wbClk_BUFGP</twDestClk><twPctLog>42.7</twPctLog><twPctRoute>57.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.210</twSlack><twSrc BELType="RAM">egressLoop[1].egressFifo/buffer_fifo/Mram_fifo_ram</twSrc><twDest BELType="FF">wbOutputData_30</twDest><twTotPathDel>4.434</twTotPathDel><twClkSkew dest = "0.990" src = "1.311">0.321</twClkSkew><twDelConst>9.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>egressLoop[1].egressFifo/buffer_fifo/Mram_fifo_ram</twSrc><twDest BELType='FF'>wbOutputData_30</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB36_X1Y7.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">wbClk_BUFGP</twSrcClk><twPathDel><twSite>RAMB36_X1Y7.DOBDO30</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>egressLoop[1].egressFifo/buffer_fifo/Mram_fifo_ram</twComp><twBEL>egressLoop[1].egressFifo/buffer_fifo/Mram_fifo_ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y47.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.827</twDelInfo><twComp>demux&lt;1&gt;[30]</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT24</twComp><twBEL>Mmux_GND_6_o_GND_6_o_mux_40_OUT241</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y61.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.866</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT24</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y61.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT242</twComp><twBEL>Mmux_GND_6_o_GND_6_o_mux_40_OUT243</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y66.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.846</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT242</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y66.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>wbOutputData_31</twComp><twBEL>Mmux_GND_6_o_GND_6_o_mux_40_OUT245</twBEL><twBEL>wbOutputData_30</twBEL></twPathDel><twLogDel>1.895</twLogDel><twRouteDel>2.539</twRouteDel><twTotDel>4.434</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.000">wbClk_BUFGP</twDestClk><twPctLog>42.7</twPctLog><twPctRoute>57.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.211</twSlack><twSrc BELType="RAM">egressLoop[5].egressFifo/buffer_fifo/Mram_fifo_ram</twSrc><twDest BELType="FF">wbOutputData_20</twDest><twTotPathDel>4.434</twTotPathDel><twClkSkew dest = "0.996" src = "1.316">0.320</twClkSkew><twDelConst>9.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>egressLoop[5].egressFifo/buffer_fifo/Mram_fifo_ram</twSrc><twDest BELType='FF'>wbOutputData_20</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB36_X1Y9.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">wbClk_BUFGP</twSrcClk><twPathDel><twSite>RAMB36_X1Y9.DOBDO20</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>egressLoop[5].egressFifo/buffer_fifo/Mram_fifo_ram</twComp><twBEL>egressLoop[5].egressFifo/buffer_fifo/Mram_fifo_ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y50.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.945</twDelInfo><twComp>demux&lt;5&gt;[20]</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y50.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>egressLoop[5].egressFifo/buffer_fifo/infer_fifo.rd_addr[9]</twComp><twBEL>Mmux_GND_6_o_GND_6_o_mux_40_OUT132</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.650</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT131</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT132</twComp><twBEL>Mmux_GND_6_o_GND_6_o_mux_40_OUT133</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y57.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.944</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT132</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y57.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>wbOutputData_22</twComp><twBEL>Mmux_GND_6_o_GND_6_o_mux_40_OUT135</twBEL><twBEL>wbOutputData_20</twBEL></twPathDel><twLogDel>1.895</twLogDel><twRouteDel>2.539</twRouteDel><twTotDel>4.434</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.000">wbClk_BUFGP</twDestClk><twPctLog>42.7</twPctLog><twPctRoute>57.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.211</twSlack><twSrc BELType="RAM">egressLoop[5].egressFifo/buffer_fifo/Mram_fifo_ram</twSrc><twDest BELType="FF">wbOutputData_12</twDest><twTotPathDel>4.435</twTotPathDel><twClkSkew dest = "0.997" src = "1.316">0.319</twClkSkew><twDelConst>9.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>egressLoop[5].egressFifo/buffer_fifo/Mram_fifo_ram</twSrc><twDest BELType='FF'>wbOutputData_12</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB36_X1Y9.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">wbClk_BUFGP</twSrcClk><twPathDel><twSite>RAMB36_X1Y9.DOBDO12</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>egressLoop[5].egressFifo/buffer_fifo/Mram_fifo_ram</twComp><twBEL>egressLoop[5].egressFifo/buffer_fifo/Mram_fifo_ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y57.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.034</twDelInfo><twComp>demux&lt;5&gt;[12]</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT41</twComp><twBEL>Mmux_GND_6_o_GND_6_o_mux_40_OUT42</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y48.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.778</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT41</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y48.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT42</twComp><twBEL>Mmux_GND_6_o_GND_6_o_mux_40_OUT43</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y50.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.728</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT42</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y50.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>wbOutputData_15</twComp><twBEL>Mmux_GND_6_o_GND_6_o_mux_40_OUT45</twBEL><twBEL>wbOutputData_12</twBEL></twPathDel><twLogDel>1.895</twLogDel><twRouteDel>2.540</twRouteDel><twTotDel>4.435</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.000">wbClk_BUFGP</twDestClk><twPctLog>42.7</twPctLog><twPctRoute>57.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.211</twSlack><twSrc BELType="RAM">egressLoop[5].egressFifo/buffer_fifo/Mram_fifo_ram</twSrc><twDest BELType="FF">wbOutputData_12</twDest><twTotPathDel>4.435</twTotPathDel><twClkSkew dest = "0.997" src = "1.316">0.319</twClkSkew><twDelConst>9.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>egressLoop[5].egressFifo/buffer_fifo/Mram_fifo_ram</twSrc><twDest BELType='FF'>wbOutputData_12</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB36_X1Y9.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">wbClk_BUFGP</twSrcClk><twPathDel><twSite>RAMB36_X1Y9.DOBDO12</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>egressLoop[5].egressFifo/buffer_fifo/Mram_fifo_ram</twComp><twBEL>egressLoop[5].egressFifo/buffer_fifo/Mram_fifo_ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y57.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.034</twDelInfo><twComp>demux&lt;5&gt;[12]</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT41</twComp><twBEL>Mmux_GND_6_o_GND_6_o_mux_40_OUT42</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y48.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.778</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT41</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y48.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT42</twComp><twBEL>Mmux_GND_6_o_GND_6_o_mux_40_OUT43</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y50.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.728</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT42</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y50.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>wbOutputData_15</twComp><twBEL>Mmux_GND_6_o_GND_6_o_mux_40_OUT45</twBEL><twBEL>wbOutputData_12</twBEL></twPathDel><twLogDel>1.895</twLogDel><twRouteDel>2.540</twRouteDel><twTotDel>4.435</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.000">wbClk_BUFGP</twDestClk><twPctLog>42.7</twPctLog><twPctRoute>57.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.211</twSlack><twSrc BELType="RAM">egressLoop[5].egressFifo/buffer_fifo/Mram_fifo_ram</twSrc><twDest BELType="FF">wbOutputData_20</twDest><twTotPathDel>4.434</twTotPathDel><twClkSkew dest = "0.996" src = "1.316">0.320</twClkSkew><twDelConst>9.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>egressLoop[5].egressFifo/buffer_fifo/Mram_fifo_ram</twSrc><twDest BELType='FF'>wbOutputData_20</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB36_X1Y9.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">wbClk_BUFGP</twSrcClk><twPathDel><twSite>RAMB36_X1Y9.DOBDO20</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>egressLoop[5].egressFifo/buffer_fifo/Mram_fifo_ram</twComp><twBEL>egressLoop[5].egressFifo/buffer_fifo/Mram_fifo_ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y50.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.945</twDelInfo><twComp>demux&lt;5&gt;[20]</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y50.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>egressLoop[5].egressFifo/buffer_fifo/infer_fifo.rd_addr[9]</twComp><twBEL>Mmux_GND_6_o_GND_6_o_mux_40_OUT132</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.650</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT131</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT132</twComp><twBEL>Mmux_GND_6_o_GND_6_o_mux_40_OUT133</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y57.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.944</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT132</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y57.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>wbOutputData_22</twComp><twBEL>Mmux_GND_6_o_GND_6_o_mux_40_OUT135</twBEL><twBEL>wbOutputData_20</twBEL></twPathDel><twLogDel>1.895</twLogDel><twRouteDel>2.539</twRouteDel><twTotDel>4.434</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.000">wbClk_BUFGP</twDestClk><twPctLog>42.7</twPctLog><twPctRoute>57.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.229</twSlack><twSrc BELType="RAM">egressLoop[7].egressFifo/buffer_fifo/Mram_fifo_ram</twSrc><twDest BELType="FF">wbOutputData_30</twDest><twTotPathDel>4.407</twTotPathDel><twClkSkew dest = "0.990" src = "1.319">0.329</twClkSkew><twDelConst>9.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>egressLoop[7].egressFifo/buffer_fifo/Mram_fifo_ram</twSrc><twDest BELType='FF'>wbOutputData_30</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB36_X0Y9.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">wbClk_BUFGP</twSrcClk><twPathDel><twSite>RAMB36_X0Y9.DOBDO30</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>egressLoop[7].egressFifo/buffer_fifo/Mram_fifo_ram</twComp><twBEL>egressLoop[7].egressFifo/buffer_fifo/Mram_fifo_ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y47.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.800</twDelInfo><twComp>demux&lt;7&gt;[30]</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT24</twComp><twBEL>Mmux_GND_6_o_GND_6_o_mux_40_OUT241</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y61.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.866</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT24</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y61.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT242</twComp><twBEL>Mmux_GND_6_o_GND_6_o_mux_40_OUT243</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y66.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.846</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT242</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y66.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>wbOutputData_31</twComp><twBEL>Mmux_GND_6_o_GND_6_o_mux_40_OUT245</twBEL><twBEL>wbOutputData_30</twBEL></twPathDel><twLogDel>1.895</twLogDel><twRouteDel>2.512</twRouteDel><twTotDel>4.407</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.000">wbClk_BUFGP</twDestClk><twPctLog>43.0</twPctLog><twPctRoute>57.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.229</twSlack><twSrc BELType="RAM">egressLoop[7].egressFifo/buffer_fifo/Mram_fifo_ram</twSrc><twDest BELType="FF">wbOutputData_30</twDest><twTotPathDel>4.407</twTotPathDel><twClkSkew dest = "0.990" src = "1.319">0.329</twClkSkew><twDelConst>9.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>egressLoop[7].egressFifo/buffer_fifo/Mram_fifo_ram</twSrc><twDest BELType='FF'>wbOutputData_30</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB36_X0Y9.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">wbClk_BUFGP</twSrcClk><twPathDel><twSite>RAMB36_X0Y9.DOBDO30</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>egressLoop[7].egressFifo/buffer_fifo/Mram_fifo_ram</twComp><twBEL>egressLoop[7].egressFifo/buffer_fifo/Mram_fifo_ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y47.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.800</twDelInfo><twComp>demux&lt;7&gt;[30]</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT24</twComp><twBEL>Mmux_GND_6_o_GND_6_o_mux_40_OUT241</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y61.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.866</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT24</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y61.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT242</twComp><twBEL>Mmux_GND_6_o_GND_6_o_mux_40_OUT243</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y66.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.846</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT242</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y66.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>wbOutputData_31</twComp><twBEL>Mmux_GND_6_o_GND_6_o_mux_40_OUT245</twBEL><twBEL>wbOutputData_30</twBEL></twPathDel><twLogDel>1.895</twLogDel><twRouteDel>2.512</twRouteDel><twTotDel>4.407</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.000">wbClk_BUFGP</twDestClk><twPctLog>43.0</twPctLog><twPctRoute>57.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.248</twSlack><twSrc BELType="RAM">egressLoop[1].egressFifo/buffer_fifo/Mram_fifo_ram</twSrc><twDest BELType="FF">wbOutputData_28</twDest><twTotPathDel>4.399</twTotPathDel><twClkSkew dest = "0.993" src = "1.311">0.318</twClkSkew><twDelConst>9.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>egressLoop[1].egressFifo/buffer_fifo/Mram_fifo_ram</twSrc><twDest BELType='FF'>wbOutputData_28</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB36_X1Y7.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">wbClk_BUFGP</twSrcClk><twPathDel><twSite>RAMB36_X1Y7.DOBDO28</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>egressLoop[1].egressFifo/buffer_fifo/Mram_fifo_ram</twComp><twBEL>egressLoop[1].egressFifo/buffer_fifo/Mram_fifo_ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y46.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.590</twDelInfo><twComp>demux&lt;1&gt;[28]</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT2</twComp><twBEL>Mmux_GND_6_o_GND_6_o_mux_40_OUT211</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y59.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT21</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y59.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT212</twComp><twBEL>Mmux_GND_6_o_GND_6_o_mux_40_OUT213</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y63.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.932</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT212</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y63.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.023</twDelInfo><twComp>wbOutputData_29</twComp><twBEL>Mmux_GND_6_o_GND_6_o_mux_40_OUT215</twBEL><twBEL>wbOutputData_28</twBEL></twPathDel><twLogDel>1.863</twLogDel><twRouteDel>2.536</twRouteDel><twTotDel>4.399</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.000">wbClk_BUFGP</twDestClk><twPctLog>42.4</twPctLog><twPctRoute>57.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.248</twSlack><twSrc BELType="RAM">egressLoop[1].egressFifo/buffer_fifo/Mram_fifo_ram</twSrc><twDest BELType="FF">wbOutputData_28</twDest><twTotPathDel>4.399</twTotPathDel><twClkSkew dest = "0.993" src = "1.311">0.318</twClkSkew><twDelConst>9.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>egressLoop[1].egressFifo/buffer_fifo/Mram_fifo_ram</twSrc><twDest BELType='FF'>wbOutputData_28</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB36_X1Y7.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">wbClk_BUFGP</twSrcClk><twPathDel><twSite>RAMB36_X1Y7.DOBDO28</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>egressLoop[1].egressFifo/buffer_fifo/Mram_fifo_ram</twComp><twBEL>egressLoop[1].egressFifo/buffer_fifo/Mram_fifo_ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y46.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.590</twDelInfo><twComp>demux&lt;1&gt;[28]</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT2</twComp><twBEL>Mmux_GND_6_o_GND_6_o_mux_40_OUT211</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y59.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT21</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y59.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT212</twComp><twBEL>Mmux_GND_6_o_GND_6_o_mux_40_OUT213</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y63.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.932</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT212</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y63.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.023</twDelInfo><twComp>wbOutputData_29</twComp><twBEL>Mmux_GND_6_o_GND_6_o_mux_40_OUT215</twBEL><twBEL>wbOutputData_28</twBEL></twPathDel><twLogDel>1.863</twLogDel><twRouteDel>2.536</twRouteDel><twTotDel>4.399</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.000">wbClk_BUFGP</twDestClk><twPctLog>42.4</twPctLog><twPctRoute>57.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.256</twSlack><twSrc BELType="RAM">egressLoop[5].egressFifo/buffer_fifo/Mram_fifo_ram</twSrc><twDest BELType="FF">wbOutputData_30</twDest><twTotPathDel>4.383</twTotPathDel><twClkSkew dest = "0.990" src = "1.316">0.326</twClkSkew><twDelConst>9.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>egressLoop[5].egressFifo/buffer_fifo/Mram_fifo_ram</twSrc><twDest BELType='FF'>wbOutputData_30</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB36_X1Y9.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">wbClk_BUFGP</twSrcClk><twPathDel><twSite>RAMB36_X1Y9.DOBDO30</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>egressLoop[5].egressFifo/buffer_fifo/Mram_fifo_ram</twComp><twBEL>egressLoop[5].egressFifo/buffer_fifo/Mram_fifo_ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y61.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.960</twDelInfo><twComp>demux&lt;5&gt;[30]</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y61.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT241</twComp><twBEL>Mmux_GND_6_o_GND_6_o_mux_40_OUT242</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y61.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.682</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT241</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y61.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT242</twComp><twBEL>Mmux_GND_6_o_GND_6_o_mux_40_OUT243</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y66.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.846</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT242</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y66.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>wbOutputData_31</twComp><twBEL>Mmux_GND_6_o_GND_6_o_mux_40_OUT245</twBEL><twBEL>wbOutputData_30</twBEL></twPathDel><twLogDel>1.895</twLogDel><twRouteDel>2.488</twRouteDel><twTotDel>4.383</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.000">wbClk_BUFGP</twDestClk><twPctLog>43.2</twPctLog><twPctRoute>56.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.256</twSlack><twSrc BELType="RAM">egressLoop[5].egressFifo/buffer_fifo/Mram_fifo_ram</twSrc><twDest BELType="FF">wbOutputData_30</twDest><twTotPathDel>4.383</twTotPathDel><twClkSkew dest = "0.990" src = "1.316">0.326</twClkSkew><twDelConst>9.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>egressLoop[5].egressFifo/buffer_fifo/Mram_fifo_ram</twSrc><twDest BELType='FF'>wbOutputData_30</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB36_X1Y9.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">wbClk_BUFGP</twSrcClk><twPathDel><twSite>RAMB36_X1Y9.DOBDO30</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>egressLoop[5].egressFifo/buffer_fifo/Mram_fifo_ram</twComp><twBEL>egressLoop[5].egressFifo/buffer_fifo/Mram_fifo_ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y61.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.960</twDelInfo><twComp>demux&lt;5&gt;[30]</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y61.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT241</twComp><twBEL>Mmux_GND_6_o_GND_6_o_mux_40_OUT242</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y61.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.682</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT241</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y61.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT242</twComp><twBEL>Mmux_GND_6_o_GND_6_o_mux_40_OUT243</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y66.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.846</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT242</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y66.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>wbOutputData_31</twComp><twBEL>Mmux_GND_6_o_GND_6_o_mux_40_OUT245</twBEL><twBEL>wbOutputData_30</twBEL></twPathDel><twLogDel>1.895</twLogDel><twRouteDel>2.488</twRouteDel><twTotDel>4.383</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.000">wbClk_BUFGP</twDestClk><twPctLog>43.2</twPctLog><twPctRoute>56.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.283</twSlack><twSrc BELType="RAM">egressLoop[5].egressFifo/buffer_fifo/Mram_fifo_ram</twSrc><twDest BELType="FF">wbOutputData_28</twDest><twTotPathDel>4.359</twTotPathDel><twClkSkew dest = "0.993" src = "1.316">0.323</twClkSkew><twDelConst>9.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>egressLoop[5].egressFifo/buffer_fifo/Mram_fifo_ram</twSrc><twDest BELType='FF'>wbOutputData_28</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB36_X1Y9.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">wbClk_BUFGP</twSrcClk><twPathDel><twSite>RAMB36_X1Y9.DOBDO28</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>egressLoop[5].egressFifo/buffer_fifo/Mram_fifo_ram</twComp><twBEL>egressLoop[5].egressFifo/buffer_fifo/Mram_fifo_ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y59.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.132</twDelInfo><twComp>demux&lt;5&gt;[28]</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT211</twComp><twBEL>Mmux_GND_6_o_GND_6_o_mux_40_OUT212</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y59.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT211</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y59.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT212</twComp><twBEL>Mmux_GND_6_o_GND_6_o_mux_40_OUT213</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y63.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.932</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT212</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y63.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.023</twDelInfo><twComp>wbOutputData_29</twComp><twBEL>Mmux_GND_6_o_GND_6_o_mux_40_OUT215</twBEL><twBEL>wbOutputData_28</twBEL></twPathDel><twLogDel>1.863</twLogDel><twRouteDel>2.496</twRouteDel><twTotDel>4.359</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.000">wbClk_BUFGP</twDestClk><twPctLog>42.7</twPctLog><twPctRoute>57.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.283</twSlack><twSrc BELType="RAM">egressLoop[5].egressFifo/buffer_fifo/Mram_fifo_ram</twSrc><twDest BELType="FF">wbOutputData_28</twDest><twTotPathDel>4.359</twTotPathDel><twClkSkew dest = "0.993" src = "1.316">0.323</twClkSkew><twDelConst>9.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>egressLoop[5].egressFifo/buffer_fifo/Mram_fifo_ram</twSrc><twDest BELType='FF'>wbOutputData_28</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB36_X1Y9.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">wbClk_BUFGP</twSrcClk><twPathDel><twSite>RAMB36_X1Y9.DOBDO28</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>egressLoop[5].egressFifo/buffer_fifo/Mram_fifo_ram</twComp><twBEL>egressLoop[5].egressFifo/buffer_fifo/Mram_fifo_ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y59.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.132</twDelInfo><twComp>demux&lt;5&gt;[28]</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT211</twComp><twBEL>Mmux_GND_6_o_GND_6_o_mux_40_OUT212</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y59.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT211</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y59.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT212</twComp><twBEL>Mmux_GND_6_o_GND_6_o_mux_40_OUT213</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y63.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.932</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT212</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y63.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.023</twDelInfo><twComp>wbOutputData_29</twComp><twBEL>Mmux_GND_6_o_GND_6_o_mux_40_OUT215</twBEL><twBEL>wbOutputData_28</twBEL></twPathDel><twLogDel>1.863</twLogDel><twRouteDel>2.496</twRouteDel><twTotDel>4.359</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.000">wbClk_BUFGP</twDestClk><twPctLog>42.7</twPctLog><twPctRoute>57.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.348</twSlack><twSrc BELType="RAM">egressLoop[4].egressFifo/buffer_fifo/Mram_fifo_ram</twSrc><twDest BELType="FF">wbOutputData_10</twDest><twTotPathDel>4.489</twTotPathDel><twClkSkew dest = "0.997" src = "1.125">0.128</twClkSkew><twDelConst>9.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>egressLoop[4].egressFifo/buffer_fifo/Mram_fifo_ram</twSrc><twDest BELType='FF'>wbOutputData_10</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB36_X2Y13.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">wbClk_BUFGP</twSrcClk><twPathDel><twSite>RAMB36_X2Y13.DOBDO10</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>egressLoop[4].egressFifo/buffer_fifo/Mram_fifo_ram</twComp><twBEL>egressLoop[4].egressFifo/buffer_fifo/Mram_fifo_ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.495</twDelInfo><twComp>demux&lt;4&gt;[10]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>rnd3_4&lt;5&gt;[3]</twComp><twBEL>Mmux_GND_6_o_GND_6_o_mux_40_OUT22</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT210</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>rnd3_4&lt;5&gt;[2]</twComp><twBEL>Mmux_GND_6_o_GND_6_o_mux_40_OUT23</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y52.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.667</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT214</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y52.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>wbOutputData_11</twComp><twBEL>Mmux_GND_6_o_GND_6_o_mux_40_OUT25</twBEL><twBEL>wbOutputData_10</twBEL></twPathDel><twLogDel>1.895</twLogDel><twRouteDel>2.594</twRouteDel><twTotDel>4.489</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.000">wbClk_BUFGP</twDestClk><twPctLog>42.2</twPctLog><twPctRoute>57.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.348</twSlack><twSrc BELType="RAM">egressLoop[4].egressFifo/buffer_fifo/Mram_fifo_ram</twSrc><twDest BELType="FF">wbOutputData_10</twDest><twTotPathDel>4.489</twTotPathDel><twClkSkew dest = "0.997" src = "1.125">0.128</twClkSkew><twDelConst>9.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>egressLoop[4].egressFifo/buffer_fifo/Mram_fifo_ram</twSrc><twDest BELType='FF'>wbOutputData_10</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB36_X2Y13.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">wbClk_BUFGP</twSrcClk><twPathDel><twSite>RAMB36_X2Y13.DOBDO10</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>egressLoop[4].egressFifo/buffer_fifo/Mram_fifo_ram</twComp><twBEL>egressLoop[4].egressFifo/buffer_fifo/Mram_fifo_ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.495</twDelInfo><twComp>demux&lt;4&gt;[10]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>rnd3_4&lt;5&gt;[3]</twComp><twBEL>Mmux_GND_6_o_GND_6_o_mux_40_OUT22</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT210</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>rnd3_4&lt;5&gt;[2]</twComp><twBEL>Mmux_GND_6_o_GND_6_o_mux_40_OUT23</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y52.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.667</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT214</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y52.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>wbOutputData_11</twComp><twBEL>Mmux_GND_6_o_GND_6_o_mux_40_OUT25</twBEL><twBEL>wbOutputData_10</twBEL></twPathDel><twLogDel>1.895</twLogDel><twRouteDel>2.594</twRouteDel><twTotDel>4.489</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.000">wbClk_BUFGP</twDestClk><twPctLog>42.2</twPctLog><twPctRoute>57.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.387</twSlack><twSrc BELType="RAM">egressLoop[1].egressFifo/buffer_fifo/Mram_fifo_ram</twSrc><twDest BELType="FF">wbOutputData_25</twDest><twTotPathDel>4.262</twTotPathDel><twClkSkew dest = "0.995" src = "1.311">0.316</twClkSkew><twDelConst>9.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>egressLoop[1].egressFifo/buffer_fifo/Mram_fifo_ram</twSrc><twDest BELType='FF'>wbOutputData_25</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB36_X1Y7.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">wbClk_BUFGP</twSrcClk><twPathDel><twSite>RAMB36_X1Y7.DOBDO25</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>egressLoop[1].egressFifo/buffer_fifo/Mram_fifo_ram</twComp><twBEL>egressLoop[1].egressFifo/buffer_fifo/Mram_fifo_ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y49.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.927</twDelInfo><twComp>demux&lt;1&gt;[25]</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>egressLoop[6].egressFifo/buffer_fifo/infer_fifo.wr_addr[9]</twComp><twBEL>Mmux_GND_6_o_GND_6_o_mux_40_OUT181</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y61.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.811</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT18</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y61.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT192</twComp><twBEL>Mmux_GND_6_o_GND_6_o_mux_40_OUT183</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y59.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.661</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT182</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y59.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.023</twDelInfo><twComp>wbOutputData_25</twComp><twBEL>Mmux_GND_6_o_GND_6_o_mux_40_OUT185</twBEL><twBEL>wbOutputData_25</twBEL></twPathDel><twLogDel>1.863</twLogDel><twRouteDel>2.399</twRouteDel><twTotDel>4.262</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.000">wbClk_BUFGP</twDestClk><twPctLog>43.7</twPctLog><twPctRoute>56.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.395</twSlack><twSrc BELType="RAM">egressLoop[5].egressFifo/buffer_fifo/Mram_fifo_ram</twSrc><twDest BELType="FF">wbOutputData_26</twDest><twTotPathDel>4.247</twTotPathDel><twClkSkew dest = "0.993" src = "1.316">0.323</twClkSkew><twDelConst>9.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>egressLoop[5].egressFifo/buffer_fifo/Mram_fifo_ram</twSrc><twDest BELType='FF'>wbOutputData_26</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB36_X1Y9.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">wbClk_BUFGP</twSrcClk><twPathDel><twSite>RAMB36_X1Y9.DOBDO26</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>egressLoop[5].egressFifo/buffer_fifo/Mram_fifo_ram</twComp><twBEL>egressLoop[5].egressFifo/buffer_fifo/Mram_fifo_ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y61.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.912</twDelInfo><twComp>demux&lt;5&gt;[26]</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y61.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT242</twComp><twBEL>Mmux_GND_6_o_GND_6_o_mux_40_OUT192</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y61.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT191</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y61.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT192</twComp><twBEL>Mmux_GND_6_o_GND_6_o_mux_40_OUT193</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y63.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.664</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT192</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y63.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.021</twDelInfo><twComp>wbOutputData_29</twComp><twBEL>Mmux_GND_6_o_GND_6_o_mux_40_OUT195</twBEL><twBEL>wbOutputData_26</twBEL></twPathDel><twLogDel>1.865</twLogDel><twRouteDel>2.382</twRouteDel><twTotDel>4.247</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.000">wbClk_BUFGP</twDestClk><twPctLog>43.9</twPctLog><twPctRoute>56.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.395</twSlack><twSrc BELType="RAM">egressLoop[5].egressFifo/buffer_fifo/Mram_fifo_ram</twSrc><twDest BELType="FF">wbOutputData_26</twDest><twTotPathDel>4.247</twTotPathDel><twClkSkew dest = "0.993" src = "1.316">0.323</twClkSkew><twDelConst>9.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>egressLoop[5].egressFifo/buffer_fifo/Mram_fifo_ram</twSrc><twDest BELType='FF'>wbOutputData_26</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB36_X1Y9.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">wbClk_BUFGP</twSrcClk><twPathDel><twSite>RAMB36_X1Y9.DOBDO26</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>egressLoop[5].egressFifo/buffer_fifo/Mram_fifo_ram</twComp><twBEL>egressLoop[5].egressFifo/buffer_fifo/Mram_fifo_ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y61.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.912</twDelInfo><twComp>demux&lt;5&gt;[26]</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y61.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT242</twComp><twBEL>Mmux_GND_6_o_GND_6_o_mux_40_OUT192</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y61.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT191</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y61.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT192</twComp><twBEL>Mmux_GND_6_o_GND_6_o_mux_40_OUT193</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y63.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.664</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT192</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y63.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.021</twDelInfo><twComp>wbOutputData_29</twComp><twBEL>Mmux_GND_6_o_GND_6_o_mux_40_OUT195</twBEL><twBEL>wbOutputData_26</twBEL></twPathDel><twLogDel>1.865</twLogDel><twRouteDel>2.382</twRouteDel><twTotDel>4.247</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.000">wbClk_BUFGP</twDestClk><twPctLog>43.9</twPctLog><twPctRoute>56.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.398</twSlack><twSrc BELType="RAM">egressLoop[1].egressFifo/buffer_fifo/Mram_fifo_ram</twSrc><twDest BELType="FF">wbOutputData_24</twDest><twTotPathDel>4.251</twTotPathDel><twClkSkew dest = "0.995" src = "1.311">0.316</twClkSkew><twDelConst>9.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>egressLoop[1].egressFifo/buffer_fifo/Mram_fifo_ram</twSrc><twDest BELType='FF'>wbOutputData_24</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB36_X1Y7.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">wbClk_BUFGP</twSrcClk><twPathDel><twSite>RAMB36_X1Y7.DOBDO24</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>egressLoop[1].egressFifo/buffer_fifo/Mram_fifo_ram</twComp><twBEL>egressLoop[1].egressFifo/buffer_fifo/Mram_fifo_ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y46.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.841</twDelInfo><twComp>demux&lt;1&gt;[24]</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y46.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT2</twComp><twBEL>Mmux_GND_6_o_GND_6_o_mux_40_OUT171</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y49.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.574</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT17</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y49.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT172</twComp><twBEL>Mmux_GND_6_o_GND_6_o_mux_40_OUT173</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y59.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.973</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT172</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y59.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.023</twDelInfo><twComp>wbOutputData_25</twComp><twBEL>Mmux_GND_6_o_GND_6_o_mux_40_OUT175</twBEL><twBEL>wbOutputData_24</twBEL></twPathDel><twLogDel>1.863</twLogDel><twRouteDel>2.388</twRouteDel><twTotDel>4.251</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.000">wbClk_BUFGP</twDestClk><twPctLog>43.8</twPctLog><twPctRoute>56.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.398</twSlack><twSrc BELType="RAM">egressLoop[1].egressFifo/buffer_fifo/Mram_fifo_ram</twSrc><twDest BELType="FF">wbOutputData_24</twDest><twTotPathDel>4.251</twTotPathDel><twClkSkew dest = "0.995" src = "1.311">0.316</twClkSkew><twDelConst>9.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>egressLoop[1].egressFifo/buffer_fifo/Mram_fifo_ram</twSrc><twDest BELType='FF'>wbOutputData_24</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB36_X1Y7.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">wbClk_BUFGP</twSrcClk><twPathDel><twSite>RAMB36_X1Y7.DOBDO24</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>egressLoop[1].egressFifo/buffer_fifo/Mram_fifo_ram</twComp><twBEL>egressLoop[1].egressFifo/buffer_fifo/Mram_fifo_ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y46.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.841</twDelInfo><twComp>demux&lt;1&gt;[24]</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y46.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT2</twComp><twBEL>Mmux_GND_6_o_GND_6_o_mux_40_OUT171</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y49.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.574</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT17</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y49.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT172</twComp><twBEL>Mmux_GND_6_o_GND_6_o_mux_40_OUT173</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y59.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.973</twDelInfo><twComp>Mmux_GND_6_o_GND_6_o_mux_40_OUT172</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y59.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.023</twDelInfo><twComp>wbOutputData_25</twComp><twBEL>Mmux_GND_6_o_GND_6_o_mux_40_OUT175</twBEL><twBEL>wbOutputData_24</twBEL></twPathDel><twLogDel>1.863</twLogDel><twRouteDel>2.388</twRouteDel><twTotDel>4.251</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.000">wbClk_BUFGP</twDestClk><twPctLog>43.8</twPctLog><twPctRoute>56.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="66"><twPinLimitBanner>Component Switching Limit Checks: TS_wbClk = PERIOD TIMEGRP &quot;wbClk&quot; 9 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="67" type="MINPERIOD" name="Trper_CLKA" slack="7.161" period="9.000" constraintValue="9.000" deviceLimit="1.839" freqLimit="543.774" physResource="ingressLoop[5].ingressFifo/buffer_fifo/Mram_fifo_ram/CLKARDCLKL" logResource="ingressLoop[5].ingressFifo/buffer_fifo/Mram_fifo_ram/CLKARDCLKL" locationPin="RAMB36_X0Y23.CLKARDCLKL" clockNet="wbClk_BUFGP"/><twPinLimit anchorID="68" type="MINPERIOD" name="Trper_CLKA" slack="7.161" period="9.000" constraintValue="9.000" deviceLimit="1.839" freqLimit="543.774" physResource="ingressLoop[5].ingressFifo/buffer_fifo/Mram_fifo_ram/CLKARDCLKU" logResource="ingressLoop[5].ingressFifo/buffer_fifo/Mram_fifo_ram/CLKARDCLKU" locationPin="RAMB36_X0Y23.CLKARDCLKU" clockNet="wbClk_BUFGP"/><twPinLimit anchorID="69" type="MINPERIOD" name="Trper_CLKA" slack="7.161" period="9.000" constraintValue="9.000" deviceLimit="1.839" freqLimit="543.774" physResource="ingressLoop[2].ingressFifo/buffer_fifo/Mram_fifo_ram/CLKARDCLKL" logResource="ingressLoop[2].ingressFifo/buffer_fifo/Mram_fifo_ram/CLKARDCLKL" locationPin="RAMB36_X0Y10.CLKARDCLKL" clockNet="wbClk_BUFGP"/><twPinLimit anchorID="70" type="MINPERIOD" name="Trper_CLKA" slack="7.161" period="9.000" constraintValue="9.000" deviceLimit="1.839" freqLimit="543.774" physResource="ingressLoop[2].ingressFifo/buffer_fifo/Mram_fifo_ram/CLKARDCLKU" logResource="ingressLoop[2].ingressFifo/buffer_fifo/Mram_fifo_ram/CLKARDCLKU" locationPin="RAMB36_X0Y10.CLKARDCLKU" clockNet="wbClk_BUFGP"/><twPinLimit anchorID="71" type="MINPERIOD" name="Trper_CLKB" slack="7.161" period="9.000" constraintValue="9.000" deviceLimit="1.839" freqLimit="543.774" physResource="egressLoop[5].egressFifo/buffer_fifo/Mram_fifo_ram/CLKBWRCLKL" logResource="egressLoop[5].egressFifo/buffer_fifo/Mram_fifo_ram/CLKBWRCLKL" locationPin="RAMB36_X1Y9.CLKBWRCLKL" clockNet="wbClk_BUFGP"/><twPinLimit anchorID="72" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="7.161" period="9.000" constraintValue="9.000" deviceLimit="1.839" freqLimit="543.774" physResource="egressLoop[5].egressFifo/buffer_fifo/Mram_fifo_ram/CLKBWRCLKU" logResource="egressLoop[5].egressFifo/buffer_fifo/Mram_fifo_ram/CLKBWRCLKU" locationPin="RAMB36_X1Y9.CLKBWRCLKU" clockNet="wbClk_BUFGP"/><twPinLimit anchorID="73" type="MINPERIOD" name="Trper_CLKA" slack="7.161" period="9.000" constraintValue="9.000" deviceLimit="1.839" freqLimit="543.774" physResource="ingressLoop[1].ingressFifo/buffer_fifo/Mram_fifo_ram/CLKARDCLKL" logResource="ingressLoop[1].ingressFifo/buffer_fifo/Mram_fifo_ram/CLKARDCLKL" locationPin="RAMB36_X0Y16.CLKARDCLKL" clockNet="wbClk_BUFGP"/><twPinLimit anchorID="74" type="MINPERIOD" name="Trper_CLKA" slack="7.161" period="9.000" constraintValue="9.000" deviceLimit="1.839" freqLimit="543.774" physResource="ingressLoop[1].ingressFifo/buffer_fifo/Mram_fifo_ram/CLKARDCLKU" logResource="ingressLoop[1].ingressFifo/buffer_fifo/Mram_fifo_ram/CLKARDCLKU" locationPin="RAMB36_X0Y16.CLKARDCLKU" clockNet="wbClk_BUFGP"/><twPinLimit anchorID="75" type="MINPERIOD" name="Trper_CLKB" slack="7.161" period="9.000" constraintValue="9.000" deviceLimit="1.839" freqLimit="543.774" physResource="egressLoop[6].egressFifo/buffer_fifo/Mram_fifo_ram/CLKBWRCLKL" logResource="egressLoop[6].egressFifo/buffer_fifo/Mram_fifo_ram/CLKBWRCLKL" locationPin="RAMB36_X1Y11.CLKBWRCLKL" clockNet="wbClk_BUFGP"/><twPinLimit anchorID="76" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="7.161" period="9.000" constraintValue="9.000" deviceLimit="1.839" freqLimit="543.774" physResource="egressLoop[6].egressFifo/buffer_fifo/Mram_fifo_ram/CLKBWRCLKU" logResource="egressLoop[6].egressFifo/buffer_fifo/Mram_fifo_ram/CLKBWRCLKU" locationPin="RAMB36_X1Y11.CLKBWRCLKU" clockNet="wbClk_BUFGP"/><twPinLimit anchorID="77" type="MINPERIOD" name="Trper_CLKB" slack="7.161" period="9.000" constraintValue="9.000" deviceLimit="1.839" freqLimit="543.774" physResource="egressLoop[1].egressFifo/buffer_fifo/Mram_fifo_ram/CLKBWRCLKL" logResource="egressLoop[1].egressFifo/buffer_fifo/Mram_fifo_ram/CLKBWRCLKL" locationPin="RAMB36_X1Y7.CLKBWRCLKL" clockNet="wbClk_BUFGP"/><twPinLimit anchorID="78" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="7.161" period="9.000" constraintValue="9.000" deviceLimit="1.839" freqLimit="543.774" physResource="egressLoop[1].egressFifo/buffer_fifo/Mram_fifo_ram/CLKBWRCLKU" logResource="egressLoop[1].egressFifo/buffer_fifo/Mram_fifo_ram/CLKBWRCLKU" locationPin="RAMB36_X1Y7.CLKBWRCLKU" clockNet="wbClk_BUFGP"/><twPinLimit anchorID="79" type="MINPERIOD" name="Trper_CLKB" slack="7.161" period="9.000" constraintValue="9.000" deviceLimit="1.839" freqLimit="543.774" physResource="egressLoop[4].egressFifo/buffer_fifo/Mram_fifo_ram/CLKBWRCLKL" logResource="egressLoop[4].egressFifo/buffer_fifo/Mram_fifo_ram/CLKBWRCLKL" locationPin="RAMB36_X2Y13.CLKBWRCLKL" clockNet="wbClk_BUFGP"/><twPinLimit anchorID="80" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="7.161" period="9.000" constraintValue="9.000" deviceLimit="1.839" freqLimit="543.774" physResource="egressLoop[4].egressFifo/buffer_fifo/Mram_fifo_ram/CLKBWRCLKU" logResource="egressLoop[4].egressFifo/buffer_fifo/Mram_fifo_ram/CLKBWRCLKU" locationPin="RAMB36_X2Y13.CLKBWRCLKU" clockNet="wbClk_BUFGP"/><twPinLimit anchorID="81" type="MINPERIOD" name="Trper_CLKB" slack="7.161" period="9.000" constraintValue="9.000" deviceLimit="1.839" freqLimit="543.774" physResource="egressLoop[7].egressFifo/buffer_fifo/Mram_fifo_ram/CLKBWRCLKL" logResource="egressLoop[7].egressFifo/buffer_fifo/Mram_fifo_ram/CLKBWRCLKL" locationPin="RAMB36_X0Y9.CLKBWRCLKL" clockNet="wbClk_BUFGP"/><twPinLimit anchorID="82" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="7.161" period="9.000" constraintValue="9.000" deviceLimit="1.839" freqLimit="543.774" physResource="egressLoop[7].egressFifo/buffer_fifo/Mram_fifo_ram/CLKBWRCLKU" logResource="egressLoop[7].egressFifo/buffer_fifo/Mram_fifo_ram/CLKBWRCLKU" locationPin="RAMB36_X0Y9.CLKBWRCLKU" clockNet="wbClk_BUFGP"/><twPinLimit anchorID="83" type="MINPERIOD" name="Trper_CLKB" slack="7.161" period="9.000" constraintValue="9.000" deviceLimit="1.839" freqLimit="543.774" physResource="egressLoop[2].egressFifo/buffer_fifo/Mram_fifo_ram/CLKBWRCLKL" logResource="egressLoop[2].egressFifo/buffer_fifo/Mram_fifo_ram/CLKBWRCLKL" locationPin="RAMB36_X2Y12.CLKBWRCLKL" clockNet="wbClk_BUFGP"/><twPinLimit anchorID="84" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="7.161" period="9.000" constraintValue="9.000" deviceLimit="1.839" freqLimit="543.774" physResource="egressLoop[2].egressFifo/buffer_fifo/Mram_fifo_ram/CLKBWRCLKU" logResource="egressLoop[2].egressFifo/buffer_fifo/Mram_fifo_ram/CLKBWRCLKU" locationPin="RAMB36_X2Y12.CLKBWRCLKU" clockNet="wbClk_BUFGP"/><twPinLimit anchorID="85" type="MINPERIOD" name="Trper_CLKA" slack="7.161" period="9.000" constraintValue="9.000" deviceLimit="1.839" freqLimit="543.774" physResource="ingressLoop[7].ingressFifo/buffer_fifo/Mram_fifo_ram/CLKARDCLKL" logResource="ingressLoop[7].ingressFifo/buffer_fifo/Mram_fifo_ram/CLKARDCLKL" locationPin="RAMB36_X0Y24.CLKARDCLKL" clockNet="wbClk_BUFGP"/><twPinLimit anchorID="86" type="MINPERIOD" name="Trper_CLKA" slack="7.161" period="9.000" constraintValue="9.000" deviceLimit="1.839" freqLimit="543.774" physResource="ingressLoop[7].ingressFifo/buffer_fifo/Mram_fifo_ram/CLKARDCLKU" logResource="ingressLoop[7].ingressFifo/buffer_fifo/Mram_fifo_ram/CLKARDCLKU" locationPin="RAMB36_X0Y24.CLKARDCLKU" clockNet="wbClk_BUFGP"/><twPinLimit anchorID="87" type="MINPERIOD" name="Trper_CLKB" slack="7.161" period="9.000" constraintValue="9.000" deviceLimit="1.839" freqLimit="543.774" physResource="egressLoop[0].egressFifo/buffer_fifo/Mram_fifo_ram/CLKBWRCLKL" logResource="egressLoop[0].egressFifo/buffer_fifo/Mram_fifo_ram/CLKBWRCLKL" locationPin="RAMB36_X1Y13.CLKBWRCLKL" clockNet="wbClk_BUFGP"/><twPinLimit anchorID="88" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="7.161" period="9.000" constraintValue="9.000" deviceLimit="1.839" freqLimit="543.774" physResource="egressLoop[0].egressFifo/buffer_fifo/Mram_fifo_ram/CLKBWRCLKU" logResource="egressLoop[0].egressFifo/buffer_fifo/Mram_fifo_ram/CLKBWRCLKU" locationPin="RAMB36_X1Y13.CLKBWRCLKU" clockNet="wbClk_BUFGP"/><twPinLimit anchorID="89" type="MINPERIOD" name="Trper_CLKB" slack="7.161" period="9.000" constraintValue="9.000" deviceLimit="1.839" freqLimit="543.774" physResource="egressLoop[3].egressFifo/buffer_fifo/Mram_fifo_ram/CLKBWRCLKL" logResource="egressLoop[3].egressFifo/buffer_fifo/Mram_fifo_ram/CLKBWRCLKL" locationPin="RAMB36_X0Y12.CLKBWRCLKL" clockNet="wbClk_BUFGP"/><twPinLimit anchorID="90" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="7.161" period="9.000" constraintValue="9.000" deviceLimit="1.839" freqLimit="543.774" physResource="egressLoop[3].egressFifo/buffer_fifo/Mram_fifo_ram/CLKBWRCLKU" logResource="egressLoop[3].egressFifo/buffer_fifo/Mram_fifo_ram/CLKBWRCLKU" locationPin="RAMB36_X0Y12.CLKBWRCLKU" clockNet="wbClk_BUFGP"/><twPinLimit anchorID="91" type="MINPERIOD" name="Trper_CLKA" slack="7.161" period="9.000" constraintValue="9.000" deviceLimit="1.839" freqLimit="543.774" physResource="ingressLoop[0].ingressFifo/buffer_fifo/Mram_fifo_ram/CLKARDCLKL" logResource="ingressLoop[0].ingressFifo/buffer_fifo/Mram_fifo_ram/CLKARDCLKL" locationPin="RAMB36_X2Y18.CLKARDCLKL" clockNet="wbClk_BUFGP"/><twPinLimit anchorID="92" type="MINPERIOD" name="Trper_CLKA" slack="7.161" period="9.000" constraintValue="9.000" deviceLimit="1.839" freqLimit="543.774" physResource="ingressLoop[0].ingressFifo/buffer_fifo/Mram_fifo_ram/CLKARDCLKU" logResource="ingressLoop[0].ingressFifo/buffer_fifo/Mram_fifo_ram/CLKARDCLKU" locationPin="RAMB36_X2Y18.CLKARDCLKU" clockNet="wbClk_BUFGP"/><twPinLimit anchorID="93" type="MINPERIOD" name="Trper_CLKA" slack="7.161" period="9.000" constraintValue="9.000" deviceLimit="1.839" freqLimit="543.774" physResource="ingressLoop[4].ingressFifo/buffer_fifo/Mram_fifo_ram/CLKARDCLKL" logResource="ingressLoop[4].ingressFifo/buffer_fifo/Mram_fifo_ram/CLKARDCLKL" locationPin="RAMB36_X1Y20.CLKARDCLKL" clockNet="wbClk_BUFGP"/><twPinLimit anchorID="94" type="MINPERIOD" name="Trper_CLKA" slack="7.161" period="9.000" constraintValue="9.000" deviceLimit="1.839" freqLimit="543.774" physResource="ingressLoop[4].ingressFifo/buffer_fifo/Mram_fifo_ram/CLKARDCLKU" logResource="ingressLoop[4].ingressFifo/buffer_fifo/Mram_fifo_ram/CLKARDCLKU" locationPin="RAMB36_X1Y20.CLKARDCLKU" clockNet="wbClk_BUFGP"/><twPinLimit anchorID="95" type="MINPERIOD" name="Trper_CLKA" slack="7.161" period="9.000" constraintValue="9.000" deviceLimit="1.839" freqLimit="543.774" physResource="ingressLoop[6].ingressFifo/buffer_fifo/Mram_fifo_ram/CLKARDCLKL" logResource="ingressLoop[6].ingressFifo/buffer_fifo/Mram_fifo_ram/CLKARDCLKL" locationPin="RAMB36_X0Y25.CLKARDCLKL" clockNet="wbClk_BUFGP"/><twPinLimit anchorID="96" type="MINPERIOD" name="Trper_CLKA" slack="7.161" period="9.000" constraintValue="9.000" deviceLimit="1.839" freqLimit="543.774" physResource="ingressLoop[6].ingressFifo/buffer_fifo/Mram_fifo_ram/CLKARDCLKU" logResource="ingressLoop[6].ingressFifo/buffer_fifo/Mram_fifo_ram/CLKARDCLKU" locationPin="RAMB36_X0Y25.CLKARDCLKU" clockNet="wbClk_BUFGP"/></twPinLimitRpt></twConst><twUnmetConstCnt anchorID="97">0</twUnmetConstCnt><twDataSheet anchorID="98" twNameLen="15"><twClk2SUList anchorID="99" twDestWidth="5"><twDest>wbClk</twDest><twClk2SU><twSrc>wbClk</twSrc><twRiseRise>5.007</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="100"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>7540</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>3158</twConnCnt></twConstCov><twStats anchorID="101"><twMinPer>5.007</twMinPer><twFootnote number="1" /><twMaxFreq>199.720</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Wed Oct 28 00:36:02 2015 </twTimestamp></twFoot><twClientInfo anchorID="102"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 671 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
