#+OPTIONS: toc:5
#+OPTIONS: ^:nil

# START: ADDRESS_TABLE_VERSION :: DO NOT EDIT
# END: ADDRESS_TABLE_VERSION :: DO NOT EDIT

# START: ADDRESS_TABLE :: DO NOT EDIT

* Module FPGA.CONTROL 	 adr = ~0x0~

Implements various control and monitoring functions of the Optohybrid

*FPGA.CONTROL.LOOPBACK*

Loopback data register for testing read/write communication with the Optohybrid FPGA

|------------+------+---------+------+-----+----------------------------|
| Node       | Adr  | Bits    | Perm | Def | Description                |
|------------+------+---------+------+-----+----------------------------|
|DATA | ~0x0~ | ~[31:0]~ | rw | ~0x1234567~ | Write/Read Data Port | 
|------------+------+---------+-----+-----+----------------------------|

*FPGA.CONTROL.RELEASE*

Optohybrid Firmware Release Date and Version

|------------+------+---------+------+-----+----------------------------|
| Node       | Adr  | Bits    | Perm | Def | Description                |
|------------+------+---------+------+-----+----------------------------|
|DATE | ~0x1~ | ~[31:0]~ | r |  | Release YYYY/MM/DD | 
|------------+------+---------+-----+-----+----------------------------|

*FPGA.CONTROL.RELEASE.VERSION*

Optohybrid Release Version (XX.YY.ZZ.AA)                                                           

 XX indicates the firmware major version                                                           

 YY indicates the firmware minor version                                                           

 ZZ indicates the firmware patch                                                           

 AA indicates the hardware generation (0C = GE1/1 v3C short, 1C = GE1/1 v3C long, 2A = GE2/1 v1)                                                           

|------------+------+---------+------+-----+----------------------------|
| Node       | Adr  | Bits    | Perm | Def | Description                |
|------------+------+---------+------+-----+----------------------------|
|MAJOR | ~0x2~ | ~[7:0]~ | r |  | Release semantic version major | 
|------------+------+---------+-----+-----+----------------------------|
|MINOR | ~0x2~ | ~[15:8]~ | r |  | Release semantic version minor | 
|------------+------+---------+-----+-----+----------------------------|
|BUILD | ~0x2~ | ~[23:16]~ | r |  | Release semantic version build | 
|------------+------+---------+-----+-----+----------------------------|
|GENERATION | ~0x2~ | ~[31:24]~ | r |  | Release semantic version build | 
|------------+------+---------+-----+-----+----------------------------|

*FPGA.CONTROL.SEM*

Connects to Outputs of the FPGA's built-in single event upset monitoring system

|------------+------+---------+------+-----+----------------------------|
| Node       | Adr  | Bits    | Perm | Def | Description                |
|------------+------+---------+------+-----+----------------------------|
|CNT_SEM_CRITICAL | ~0x3~ | ~[15:0]~ | r |  | Counts of critical single event upsets | 
|------------+------+---------+-----+-----+----------------------------|
|CNT_SEM_CORRECTION | ~0x4~ | ~[31:16]~ | r |  | Counts of corrected single event upsets | 
|------------+------+---------+-----+-----+----------------------------|

*FPGA.CONTROL.VFAT*

Controls the 12 VFAT reset outputs from the FPGA

|------------+------+---------+------+-----+----------------------------|
| Node       | Adr  | Bits    | Perm | Def | Description                |
|------------+------+---------+------+-----+----------------------------|
|RESET | ~0x5~ | ~[11:0]~ | rw | ~0x0~ | Mask of VFAT Reset Outputs; 1=reset 0=enable | 
|------------+------+---------+-----+-----+----------------------------|

*FPGA.CONTROL.TTC*

TTC Status and Control

|------------+------+---------+------+-----+----------------------------|
| Node       | Adr  | Bits    | Perm | Def | Description                |
|------------+------+---------+------+-----+----------------------------|
|BX0_CNT_LOCAL | ~0x8~ | ~[23:0]~ | r |  | TTC BX0 Local Counter | 
|------------+------+---------+-----+-----+----------------------------|
|BX0_CNT_TTC | ~0x9~ | ~[23:0]~ | r |  | TTC BX0 Received Counter | 
|------------+------+---------+-----+-----+----------------------------|
|BXN_CNT_LOCAL | ~0xa~ | ~[11:0]~ | r |  | TTC BXN Counter | 
|------------+------+---------+-----+-----+----------------------------|
|BXN_SYNC_ERR | ~0xb~ | ~12~ | r |  | BXN Synchronization Error; Local BXN and received BXN do not match | 
|------------+------+---------+-----+-----+----------------------------|
|BX0_SYNC_ERR | ~0xc~ | ~13~ | r |  | BX0 Synchronization Error | 
|------------+------+---------+-----+-----+----------------------------|
|BXN_OFFSET | ~0xd~ | ~[27:16]~ | rw | ~0x0~ | Local BXN counter offset (starting value at resync) | 
|------------+------+---------+-----+-----+----------------------------|
|L1A_CNT | ~0xe~ | ~[23:0]~ | r |  | L1A Received Counter | 
|------------+------+---------+-----+-----+----------------------------|
|BXN_SYNC_ERR_CNT | ~0xf~ | ~[15:0]~ | r |  | BXN Sync Error Counter | 
|------------+------+---------+-----+-----+----------------------------|
|BX0_SYNC_ERR_CNT | ~0x10~ | ~[31:16]~ | r |  | BX0 Sync Error Counter | 
|------------+------+---------+-----+-----+----------------------------|

*FPGA.CONTROL.SBITS*

S-bit and Cluster Packing Rate

|------------+------+---------+------+-----+----------------------------|
| Node       | Adr  | Bits    | Perm | Def | Description                |
|------------+------+---------+------+-----+----------------------------|
|CLUSTER_RATE | ~0x11~ | ~[31:0]~ | r |  | Trigger cluster rate measured in Hz | 
|------------+------+---------+-----+-----+----------------------------|

*FPGA.CONTROL.HDMI*

HDMI Connector Control:                                                       

 Mode=0: Each signal is a single VFAT. The VFAT of interest is chosen by SBIT_SEL                                                       

 Mode=1: Each signal is the OR of three VFATs in an ieta row. The row of interest is configured by SBIT_SEL                                                       

 Mode=2: Each signal is the OR of four VFATs in an iphi half column (e.g. 0-3, 4-7, 8-11, 12-15, 16-19, 20-23)

|------------+------+---------+------+-----+----------------------------|
| Node       | Adr  | Bits    | Perm | Def | Description                |
|------------+------+---------+------+-----+----------------------------|
|SBIT_SEL0 | ~0x12~ | ~[4:0]~ | rw | ~0x0~ | HDMI Output 0 S-bit select | 
|------------+------+---------+-----+-----+----------------------------|
|SBIT_SEL1 | ~0x12~ | ~[9:5]~ | rw | ~0x0~ | HDMI Output 1 S-bit select | 
|------------+------+---------+-----+-----+----------------------------|
|SBIT_SEL2 | ~0x12~ | ~[14:10]~ | rw | ~0x0~ | HDMI Output 2 S-bit select | 
|------------+------+---------+-----+-----+----------------------------|
|SBIT_SEL3 | ~0x12~ | ~[19:15]~ | rw | ~0x0~ | HDMI Output 3 S-bit select | 
|------------+------+---------+-----+-----+----------------------------|
|SBIT_SEL4 | ~0x12~ | ~[24:20]~ | rw | ~0x0~ | HDMI Output 4 S-bit select | 
|------------+------+---------+-----+-----+----------------------------|
|SBIT_SEL5 | ~0x12~ | ~[29:25]~ | rw | ~0x0~ | HDMI Output 5 S-bit select | 
|------------+------+---------+-----+-----+----------------------------|
|SBIT_SEL6 | ~0x13~ | ~[4:0]~ | rw | ~0x0~ | HDMI Output 6 S-bit select | 
|------------+------+---------+-----+-----+----------------------------|
|SBIT_SEL7 | ~0x13~ | ~[9:5]~ | rw | ~0x0~ | HDMI Output 7 S-bit select | 
|------------+------+---------+-----+-----+----------------------------|
|SBIT_MODE0 | ~0x13~ | ~[11:10]~ | rw | ~0x0~ | HDMI Output 0 S-bit mode | 
|------------+------+---------+-----+-----+----------------------------|
|SBIT_MODE1 | ~0x13~ | ~[13:12]~ | rw | ~0x0~ | HDMI Output 1 S-bit mode | 
|------------+------+---------+-----+-----+----------------------------|
|SBIT_MODE2 | ~0x13~ | ~[15:14]~ | rw | ~0x0~ | HDMI Output 2 S-bit mode | 
|------------+------+---------+-----+-----+----------------------------|
|SBIT_MODE3 | ~0x13~ | ~[17:16]~ | rw | ~0x0~ | HDMI Output 3 S-bit mode | 
|------------+------+---------+-----+-----+----------------------------|
|SBIT_MODE4 | ~0x13~ | ~[19:18]~ | rw | ~0x0~ | HDMI Output 4 S-bit mode | 
|------------+------+---------+-----+-----+----------------------------|
|SBIT_MODE5 | ~0x13~ | ~[21:20]~ | rw | ~0x0~ | HDMI Output 5 S-bit mode | 
|------------+------+---------+-----+-----+----------------------------|
|SBIT_MODE6 | ~0x13~ | ~[23:22]~ | rw | ~0x0~ | HDMI Output 6 S-bit mode | 
|------------+------+---------+-----+-----+----------------------------|
|SBIT_MODE7 | ~0x13~ | ~[25:24]~ | rw | ~0x0~ | HDMI Output 7 S-bit mode | 
|------------+------+---------+-----+-----+----------------------------|

*FPGA.CONTROL.CNT_SNAP*

Control the global counter snapshot

|------------+------+---------+------+-----+----------------------------|
| Node       | Adr  | Bits    | Perm | Def | Description                |
|------------+------+---------+------+-----+----------------------------|
|PULSE | ~0x14~ | ~0~ | w | Pulse | Pulse to take a counter snapshot | 
|------------+------+---------+-----+-----+----------------------------|
|DISABLE | ~0x15~ | ~1~ | rw | ~0x1~ | 0=enable snapshots (counters freeze synchronously and need a snapshot to update) | 
|------------+------+---------+-----+-----+----------------------------|

*FPGA.CONTROL.DNA*

57 Bit FPGA-specific device identifier

|------------+------+---------+------+-----+----------------------------|
| Node       | Adr  | Bits    | Perm | Def | Description                |
|------------+------+---------+------+-----+----------------------------|
|DNA_LSBS | ~0x17~ | ~[31:0]~ | r |  | Device DNA bits 31 downto 0 | 
|------------+------+---------+-----+-----+----------------------------|
|DNA_MSBS | ~0x18~ | ~[24:0]~ | r |  | Device DNA bits 56 downto 32 | 
|------------+------+---------+-----+-----+----------------------------|

*FPGA.CONTROL*

Implements various control and monitoring functions of the Optohybrid

|------------+------+---------+------+-----+----------------------------|
| Node       | Adr  | Bits    | Perm | Def | Description                |
|------------+------+---------+------+-----+----------------------------|
|UPTIME | ~0x19~ | ~[19:0]~ | r |  | Uptime in seconds | 
|------------+------+---------+-----+-----+----------------------------|
|USR_ACCESS | ~0x20~ | ~[31:0]~ | r |  | Git hash read from USR_ACCESS field | 
|------------+------+---------+-----+-----+----------------------------|

*FPGA.CONTROL.HOG*

|------------+------+---------+------+-----+----------------------------|
| Node       | Adr  | Bits    | Perm | Def | Description                |
|------------+------+---------+------+-----+----------------------------|
|GLOBAL_DATE | ~0x21~ | ~[31:0]~ | r |  | HOG Global Date | 
|------------+------+---------+-----+-----+----------------------------|
|GLOBAL_TIME | ~0x22~ | ~[31:0]~ | r |  | HOG Global Time | 
|------------+------+---------+-----+-----+----------------------------|
|GLOBAL_VER | ~0x23~ | ~[31:0]~ | r |  | HOG Global Version | 
|------------+------+---------+-----+-----+----------------------------|
|GLOBAL_SHA | ~0x24~ | ~[31:0]~ | r |  | HOG Global SHA | 
|------------+------+---------+-----+-----+----------------------------|
|TOP_SHA | ~0x25~ | ~[31:0]~ | r |  | HOG Top SHA | 
|------------+------+---------+-----+-----+----------------------------|
|TOP_VER | ~0x26~ | ~[31:0]~ | r |  | HOG Top Version | 
|------------+------+---------+-----+-----+----------------------------|
|HOG_SHA | ~0x27~ | ~[31:0]~ | r |  | HOG SHA | 
|------------+------+---------+-----+-----+----------------------------|
|HOG_VER | ~0x28~ | ~[31:0]~ | r |  | HOG Version | 
|------------+------+---------+-----+-----+----------------------------|
|OH_SHA | ~0x29~ | ~[31:0]~ | r |  | OH SHA | 
|------------+------+---------+-----+-----+----------------------------|
|OH_VER | ~0x2a~ | ~[31:0]~ | r |  | OH Version | 
|------------+------+---------+-----+-----+----------------------------|
|FLAVOUR | ~0x2b~ | ~[31:0]~ | r |  | Flavor | 
|------------+------+---------+-----+-----+----------------------------|

# END: ADDRESS_TABLE :: DO NOT EDIT
