<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - 6.4 - dev/pci/drm/i915/i915_irq.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../index.html">top level</a> - <a href="index.html">dev/pci/drm/i915</a> - i915_irq.c<span style="font-size: 80%;"> (source / <a href="i915_irq.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">6.4</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">2064</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2018-10-19 03:25:38</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">152</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Legend:</td>
            <td class="headerValueLeg">            Lines:
            <span class="coverLegendCov">hit</span>
            <span class="coverLegendNoCov">not hit</span>
</td>
            <td></td>
          </tr>
          <tr><td><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /* i915_irq.c -- IRQ support for the I915 -*- linux-c -*-</a>
<span class="lineNum">       2 </span>            :  */
<span class="lineNum">       3 </span>            : /*
<span class="lineNum">       4 </span>            :  * Copyright 2003 Tungsten Graphics, Inc., Cedar Park, Texas.
<span class="lineNum">       5 </span>            :  * All Rights Reserved.
<span class="lineNum">       6 </span>            :  *
<span class="lineNum">       7 </span>            :  * Permission is hereby granted, free of charge, to any person obtaining a
<span class="lineNum">       8 </span>            :  * copy of this software and associated documentation files (the
<span class="lineNum">       9 </span>            :  * &quot;Software&quot;), to deal in the Software without restriction, including
<span class="lineNum">      10 </span>            :  * without limitation the rights to use, copy, modify, merge, publish,
<span class="lineNum">      11 </span>            :  * distribute, sub license, and/or sell copies of the Software, and to
<span class="lineNum">      12 </span>            :  * permit persons to whom the Software is furnished to do so, subject to
<span class="lineNum">      13 </span>            :  * the following conditions:
<span class="lineNum">      14 </span>            :  *
<span class="lineNum">      15 </span>            :  * The above copyright notice and this permission notice (including the
<span class="lineNum">      16 </span>            :  * next paragraph) shall be included in all copies or substantial portions
<span class="lineNum">      17 </span>            :  * of the Software.
<span class="lineNum">      18 </span>            :  *
<span class="lineNum">      19 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS
<span class="lineNum">      20 </span>            :  * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
<span class="lineNum">      21 </span>            :  * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT.
<span class="lineNum">      22 </span>            :  * IN NO EVENT SHALL TUNGSTEN GRAPHICS AND/OR ITS SUPPLIERS BE LIABLE FOR
<span class="lineNum">      23 </span>            :  * ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
<span class="lineNum">      24 </span>            :  * TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE
<span class="lineNum">      25 </span>            :  * SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
<span class="lineNum">      26 </span>            :  *
<span class="lineNum">      27 </span>            :  */
<span class="lineNum">      28 </span>            : 
<span class="lineNum">      29 </span>            : #define pr_fmt(fmt) KBUILD_MODNAME &quot;: &quot; fmt
<span class="lineNum">      30 </span>            : 
<span class="lineNum">      31 </span>            : #ifdef __linux__
<span class="lineNum">      32 </span>            : #include &lt;linux/sysrq.h&gt;
<span class="lineNum">      33 </span>            : #include &lt;linux/slab.h&gt;
<span class="lineNum">      34 </span>            : #include &lt;linux/circ_buf.h&gt;
<span class="lineNum">      35 </span>            : #endif
<span class="lineNum">      36 </span>            : #include &lt;dev/pci/drm/drmP.h&gt;
<span class="lineNum">      37 </span>            : #include &lt;dev/pci/drm/i915_drm.h&gt;
<span class="lineNum">      38 </span>            : #include &quot;i915_drv.h&quot;
<span class="lineNum">      39 </span>            : #include &quot;i915_trace.h&quot;
<span class="lineNum">      40 </span>            : #include &quot;intel_drv.h&quot;
<span class="lineNum">      41 </span>            : 
<span class="lineNum">      42 </span>            : /**
<span class="lineNum">      43 </span>            :  * DOC: interrupt handling
<span class="lineNum">      44 </span>            :  *
<span class="lineNum">      45 </span>            :  * These functions provide the basic support for enabling and disabling the
<span class="lineNum">      46 </span>            :  * interrupt handling support. There's a lot more functionality in i915_irq.c
<span class="lineNum">      47 </span>            :  * and related files, but that will be described in separate chapters.
<span class="lineNum">      48 </span>            :  */
<span class="lineNum">      49 </span>            : 
<span class="lineNum">      50 </span>            : static const u32 hpd_ilk[HPD_NUM_PINS] = {
<span class="lineNum">      51 </span>            :         [HPD_PORT_A] = DE_DP_A_HOTPLUG,
<span class="lineNum">      52 </span>            : };
<span class="lineNum">      53 </span>            : 
<span class="lineNum">      54 </span>            : static const u32 hpd_ivb[HPD_NUM_PINS] = {
<span class="lineNum">      55 </span>            :         [HPD_PORT_A] = DE_DP_A_HOTPLUG_IVB,
<span class="lineNum">      56 </span>            : };
<span class="lineNum">      57 </span>            : 
<span class="lineNum">      58 </span>            : static const u32 hpd_bdw[HPD_NUM_PINS] = {
<span class="lineNum">      59 </span>            :         [HPD_PORT_A] = GEN8_PORT_DP_A_HOTPLUG,
<span class="lineNum">      60 </span>            : };
<span class="lineNum">      61 </span>            : 
<span class="lineNum">      62 </span>            : static const u32 hpd_ibx[HPD_NUM_PINS] = {
<span class="lineNum">      63 </span>            :         [HPD_CRT] = SDE_CRT_HOTPLUG,
<span class="lineNum">      64 </span>            :         [HPD_SDVO_B] = SDE_SDVOB_HOTPLUG,
<span class="lineNum">      65 </span>            :         [HPD_PORT_B] = SDE_PORTB_HOTPLUG,
<span class="lineNum">      66 </span>            :         [HPD_PORT_C] = SDE_PORTC_HOTPLUG,
<span class="lineNum">      67 </span>            :         [HPD_PORT_D] = SDE_PORTD_HOTPLUG
<span class="lineNum">      68 </span>            : };
<span class="lineNum">      69 </span>            : 
<span class="lineNum">      70 </span>            : static const u32 hpd_cpt[HPD_NUM_PINS] = {
<span class="lineNum">      71 </span>            :         [HPD_CRT] = SDE_CRT_HOTPLUG_CPT,
<span class="lineNum">      72 </span>            :         [HPD_SDVO_B] = SDE_SDVOB_HOTPLUG_CPT,
<span class="lineNum">      73 </span>            :         [HPD_PORT_B] = SDE_PORTB_HOTPLUG_CPT,
<span class="lineNum">      74 </span>            :         [HPD_PORT_C] = SDE_PORTC_HOTPLUG_CPT,
<span class="lineNum">      75 </span>            :         [HPD_PORT_D] = SDE_PORTD_HOTPLUG_CPT
<span class="lineNum">      76 </span>            : };
<span class="lineNum">      77 </span>            : 
<span class="lineNum">      78 </span>            : static const u32 hpd_spt[HPD_NUM_PINS] = {
<span class="lineNum">      79 </span>            :         [HPD_PORT_A] = SDE_PORTA_HOTPLUG_SPT,
<span class="lineNum">      80 </span>            :         [HPD_PORT_B] = SDE_PORTB_HOTPLUG_CPT,
<span class="lineNum">      81 </span>            :         [HPD_PORT_C] = SDE_PORTC_HOTPLUG_CPT,
<span class="lineNum">      82 </span>            :         [HPD_PORT_D] = SDE_PORTD_HOTPLUG_CPT,
<span class="lineNum">      83 </span>            :         [HPD_PORT_E] = SDE_PORTE_HOTPLUG_SPT
<span class="lineNum">      84 </span>            : };
<span class="lineNum">      85 </span>            : 
<span class="lineNum">      86 </span>            : static const u32 hpd_mask_i915[HPD_NUM_PINS] = {
<span class="lineNum">      87 </span>            :         [HPD_CRT] = CRT_HOTPLUG_INT_EN,
<span class="lineNum">      88 </span>            :         [HPD_SDVO_B] = SDVOB_HOTPLUG_INT_EN,
<span class="lineNum">      89 </span>            :         [HPD_SDVO_C] = SDVOC_HOTPLUG_INT_EN,
<span class="lineNum">      90 </span>            :         [HPD_PORT_B] = PORTB_HOTPLUG_INT_EN,
<span class="lineNum">      91 </span>            :         [HPD_PORT_C] = PORTC_HOTPLUG_INT_EN,
<span class="lineNum">      92 </span>            :         [HPD_PORT_D] = PORTD_HOTPLUG_INT_EN
<span class="lineNum">      93 </span>            : };
<span class="lineNum">      94 </span>            : 
<span class="lineNum">      95 </span>            : static const u32 hpd_status_g4x[HPD_NUM_PINS] = {
<span class="lineNum">      96 </span>            :         [HPD_CRT] = CRT_HOTPLUG_INT_STATUS,
<span class="lineNum">      97 </span>            :         [HPD_SDVO_B] = SDVOB_HOTPLUG_INT_STATUS_G4X,
<span class="lineNum">      98 </span>            :         [HPD_SDVO_C] = SDVOC_HOTPLUG_INT_STATUS_G4X,
<span class="lineNum">      99 </span>            :         [HPD_PORT_B] = PORTB_HOTPLUG_INT_STATUS,
<span class="lineNum">     100 </span>            :         [HPD_PORT_C] = PORTC_HOTPLUG_INT_STATUS,
<span class="lineNum">     101 </span>            :         [HPD_PORT_D] = PORTD_HOTPLUG_INT_STATUS
<span class="lineNum">     102 </span>            : };
<span class="lineNum">     103 </span>            : 
<span class="lineNum">     104 </span>            : static const u32 hpd_status_i915[HPD_NUM_PINS] = {
<span class="lineNum">     105 </span>            :         [HPD_CRT] = CRT_HOTPLUG_INT_STATUS,
<span class="lineNum">     106 </span>            :         [HPD_SDVO_B] = SDVOB_HOTPLUG_INT_STATUS_I915,
<span class="lineNum">     107 </span>            :         [HPD_SDVO_C] = SDVOC_HOTPLUG_INT_STATUS_I915,
<span class="lineNum">     108 </span>            :         [HPD_PORT_B] = PORTB_HOTPLUG_INT_STATUS,
<span class="lineNum">     109 </span>            :         [HPD_PORT_C] = PORTC_HOTPLUG_INT_STATUS,
<span class="lineNum">     110 </span>            :         [HPD_PORT_D] = PORTD_HOTPLUG_INT_STATUS
<span class="lineNum">     111 </span>            : };
<span class="lineNum">     112 </span>            : 
<span class="lineNum">     113 </span>            : /* BXT hpd list */
<span class="lineNum">     114 </span>            : static const u32 hpd_bxt[HPD_NUM_PINS] = {
<span class="lineNum">     115 </span>            :         [HPD_PORT_A] = BXT_DE_PORT_HP_DDIA,
<span class="lineNum">     116 </span>            :         [HPD_PORT_B] = BXT_DE_PORT_HP_DDIB,
<span class="lineNum">     117 </span>            :         [HPD_PORT_C] = BXT_DE_PORT_HP_DDIC
<span class="lineNum">     118 </span>            : };
<span class="lineNum">     119 </span>            : 
<span class="lineNum">     120 </span>            : /* IIR can theoretically queue up two events. Be paranoid. */
<span class="lineNum">     121 </span>            : #define GEN8_IRQ_RESET_NDX(type, which) do { \
<span class="lineNum">     122 </span>            :         I915_WRITE(GEN8_##type##_IMR(which), 0xffffffff); \
<span class="lineNum">     123 </span>            :         POSTING_READ(GEN8_##type##_IMR(which)); \
<span class="lineNum">     124 </span>            :         I915_WRITE(GEN8_##type##_IER(which), 0); \
<span class="lineNum">     125 </span>            :         I915_WRITE(GEN8_##type##_IIR(which), 0xffffffff); \
<span class="lineNum">     126 </span>            :         POSTING_READ(GEN8_##type##_IIR(which)); \
<span class="lineNum">     127 </span>            :         I915_WRITE(GEN8_##type##_IIR(which), 0xffffffff); \
<span class="lineNum">     128 </span>            :         POSTING_READ(GEN8_##type##_IIR(which)); \
<span class="lineNum">     129 </span>            : } while (0)
<span class="lineNum">     130 </span>            : 
<span class="lineNum">     131 </span>            : #define GEN5_IRQ_RESET(type) do { \
<span class="lineNum">     132 </span>            :         I915_WRITE(type##IMR, 0xffffffff); \
<span class="lineNum">     133 </span>            :         POSTING_READ(type##IMR); \
<span class="lineNum">     134 </span>            :         I915_WRITE(type##IER, 0); \
<span class="lineNum">     135 </span>            :         I915_WRITE(type##IIR, 0xffffffff); \
<span class="lineNum">     136 </span>            :         POSTING_READ(type##IIR); \
<span class="lineNum">     137 </span>            :         I915_WRITE(type##IIR, 0xffffffff); \
<span class="lineNum">     138 </span>            :         POSTING_READ(type##IIR); \
<span class="lineNum">     139 </span>            : } while (0)
<span class="lineNum">     140 </span>            : 
<span class="lineNum">     141 </span>            : /*
<a name="142"><span class="lineNum">     142 </span>            :  * We should clear IMR at preinstall/uninstall, and just check at postinstall.</a>
<span class="lineNum">     143 </span>            :  */
<span class="lineNum">     144 </span><span class="lineNoCov">          0 : static void gen5_assert_iir_is_zero(struct drm_i915_private *dev_priv, u32 reg)</span>
<span class="lineNum">     145 </span>            : {
<span class="lineNum">     146 </span><span class="lineNoCov">          0 :         u32 val = I915_READ(reg);</span>
<span class="lineNum">     147 </span>            : 
<span class="lineNum">     148 </span><span class="lineNoCov">          0 :         if (val == 0)</span>
<span class="lineNum">     149 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     150 </span>            : 
<span class="lineNum">     151 </span><span class="lineNoCov">          0 :         WARN(1, &quot;Interrupt register 0x%x is not zero: 0x%08x\n&quot;,</span>
<span class="lineNum">     152 </span>            :              reg, val);
<span class="lineNum">     153 </span><span class="lineNoCov">          0 :         I915_WRITE(reg, 0xffffffff);</span>
<span class="lineNum">     154 </span><span class="lineNoCov">          0 :         POSTING_READ(reg);</span>
<span class="lineNum">     155 </span><span class="lineNoCov">          0 :         I915_WRITE(reg, 0xffffffff);</span>
<span class="lineNum">     156 </span><span class="lineNoCov">          0 :         POSTING_READ(reg);</span>
<span class="lineNum">     157 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     158 </span>            : 
<span class="lineNum">     159 </span>            : #define GEN8_IRQ_INIT_NDX(type, which, imr_val, ier_val) do { \
<span class="lineNum">     160 </span>            :         gen5_assert_iir_is_zero(dev_priv, GEN8_##type##_IIR(which)); \
<span class="lineNum">     161 </span>            :         I915_WRITE(GEN8_##type##_IER(which), (ier_val)); \
<span class="lineNum">     162 </span>            :         I915_WRITE(GEN8_##type##_IMR(which), (imr_val)); \
<span class="lineNum">     163 </span>            :         POSTING_READ(GEN8_##type##_IMR(which)); \
<span class="lineNum">     164 </span>            : } while (0)
<span class="lineNum">     165 </span>            : 
<span class="lineNum">     166 </span>            : #define GEN5_IRQ_INIT(type, imr_val, ier_val) do { \
<span class="lineNum">     167 </span>            :         gen5_assert_iir_is_zero(dev_priv, type##IIR); \
<span class="lineNum">     168 </span>            :         I915_WRITE(type##IER, (ier_val)); \
<span class="lineNum">     169 </span>            :         I915_WRITE(type##IMR, (imr_val)); \
<span class="lineNum">     170 </span>            :         POSTING_READ(type##IMR); \
<span class="lineNum">     171 </span>            : } while (0)
<span class="lineNum">     172 </span>            : 
<span class="lineNum">     173 </span>            : static void gen6_rps_irq_handler(struct drm_i915_private *dev_priv, u32 pm_iir);
<span class="lineNum">     174 </span>            : 
<a name="175"><span class="lineNum">     175 </span>            : /* For display hotplug interrupt */</a>
<span class="lineNum">     176 </span>            : static inline void
<span class="lineNum">     177 </span><span class="lineNoCov">          0 : i915_hotplug_interrupt_update_locked(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">     178 </span>            :                                      uint32_t mask,
<span class="lineNum">     179 </span>            :                                      uint32_t bits)
<span class="lineNum">     180 </span>            : {
<span class="lineNum">     181 </span>            :         uint32_t val;
<span class="lineNum">     182 </span>            : 
<span class="lineNum">     183 </span><span class="lineNoCov">          0 :         assert_spin_locked(&amp;dev_priv-&gt;irq_lock);</span>
<span class="lineNum">     184 </span><span class="lineNoCov">          0 :         WARN_ON(bits &amp; ~mask);</span>
<span class="lineNum">     185 </span>            : 
<span class="lineNum">     186 </span><span class="lineNoCov">          0 :         val = I915_READ(PORT_HOTPLUG_EN);</span>
<span class="lineNum">     187 </span><span class="lineNoCov">          0 :         val &amp;= ~mask;</span>
<span class="lineNum">     188 </span><span class="lineNoCov">          0 :         val |= bits;</span>
<span class="lineNum">     189 </span><span class="lineNoCov">          0 :         I915_WRITE(PORT_HOTPLUG_EN, val);</span>
<span class="lineNum">     190 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     191 </span>            : 
<span class="lineNum">     192 </span>            : /**
<span class="lineNum">     193 </span>            :  * i915_hotplug_interrupt_update - update hotplug interrupt enable
<span class="lineNum">     194 </span>            :  * @dev_priv: driver private
<span class="lineNum">     195 </span>            :  * @mask: bits to update
<span class="lineNum">     196 </span>            :  * @bits: bits to enable
<span class="lineNum">     197 </span>            :  * NOTE: the HPD enable bits are modified both inside and outside
<span class="lineNum">     198 </span>            :  * of an interrupt context. To avoid that read-modify-write cycles
<span class="lineNum">     199 </span>            :  * interfer, these bits are protected by a spinlock. Since this
<span class="lineNum">     200 </span>            :  * function is usually not called from a context where the lock is
<span class="lineNum">     201 </span>            :  * held already, this function acquires the lock itself. A non-locking
<a name="202"><span class="lineNum">     202 </span>            :  * version is also available.</a>
<span class="lineNum">     203 </span>            :  */
<span class="lineNum">     204 </span><span class="lineNoCov">          0 : void i915_hotplug_interrupt_update(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">     205 </span>            :                                    uint32_t mask,
<span class="lineNum">     206 </span>            :                                    uint32_t bits)
<span class="lineNum">     207 </span>            : {
<span class="lineNum">     208 </span><span class="lineNoCov">          0 :         spin_lock_irq(&amp;dev_priv-&gt;irq_lock);</span>
<span class="lineNum">     209 </span><span class="lineNoCov">          0 :         i915_hotplug_interrupt_update_locked(dev_priv, mask, bits);</span>
<span class="lineNum">     210 </span><span class="lineNoCov">          0 :         spin_unlock_irq(&amp;dev_priv-&gt;irq_lock);</span>
<span class="lineNum">     211 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     212 </span>            : 
<span class="lineNum">     213 </span>            : /**
<span class="lineNum">     214 </span>            :  * ilk_update_display_irq - update DEIMR
<span class="lineNum">     215 </span>            :  * @dev_priv: driver private
<span class="lineNum">     216 </span>            :  * @interrupt_mask: mask of interrupt bits to update
<a name="217"><span class="lineNum">     217 </span>            :  * @enabled_irq_mask: mask of interrupt bits to enable</a>
<span class="lineNum">     218 </span>            :  */
<span class="lineNum">     219 </span><span class="lineNoCov">          0 : static void ilk_update_display_irq(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">     220 </span>            :                                    uint32_t interrupt_mask,
<span class="lineNum">     221 </span>            :                                    uint32_t enabled_irq_mask)
<span class="lineNum">     222 </span>            : {
<span class="lineNum">     223 </span>            :         uint32_t new_val;
<span class="lineNum">     224 </span>            : 
<span class="lineNum">     225 </span><span class="lineNoCov">          0 :         assert_spin_locked(&amp;dev_priv-&gt;irq_lock);</span>
<span class="lineNum">     226 </span>            : 
<span class="lineNum">     227 </span><span class="lineNoCov">          0 :         WARN_ON(enabled_irq_mask &amp; ~interrupt_mask);</span>
<span class="lineNum">     228 </span>            : 
<span class="lineNum">     229 </span><span class="lineNoCov">          0 :         if (WARN_ON(!intel_irqs_enabled(dev_priv)))</span>
<span class="lineNum">     230 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     231 </span>            : 
<span class="lineNum">     232 </span><span class="lineNoCov">          0 :         new_val = dev_priv-&gt;irq_mask;</span>
<span class="lineNum">     233 </span><span class="lineNoCov">          0 :         new_val &amp;= ~interrupt_mask;</span>
<span class="lineNum">     234 </span><span class="lineNoCov">          0 :         new_val |= (~enabled_irq_mask &amp; interrupt_mask);</span>
<span class="lineNum">     235 </span>            : 
<span class="lineNum">     236 </span><span class="lineNoCov">          0 :         if (new_val != dev_priv-&gt;irq_mask) {</span>
<span class="lineNum">     237 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;irq_mask = new_val;</span>
<span class="lineNum">     238 </span><span class="lineNoCov">          0 :                 I915_WRITE(DEIMR, dev_priv-&gt;irq_mask);</span>
<span class="lineNum">     239 </span><span class="lineNoCov">          0 :                 POSTING_READ(DEIMR);</span>
<span class="lineNum">     240 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     241 </span><span class="lineNoCov">          0 : }</span>
<a name="242"><span class="lineNum">     242 </span>            : </a>
<span class="lineNum">     243 </span>            : void
<span class="lineNum">     244 </span><span class="lineNoCov">          0 : ironlake_enable_display_irq(struct drm_i915_private *dev_priv, u32 mask)</span>
<span class="lineNum">     245 </span>            : {
<span class="lineNum">     246 </span><span class="lineNoCov">          0 :         ilk_update_display_irq(dev_priv, mask, mask);</span>
<span class="lineNum">     247 </span><span class="lineNoCov">          0 : }</span>
<a name="248"><span class="lineNum">     248 </span>            : </a>
<span class="lineNum">     249 </span>            : void
<span class="lineNum">     250 </span><span class="lineNoCov">          0 : ironlake_disable_display_irq(struct drm_i915_private *dev_priv, u32 mask)</span>
<span class="lineNum">     251 </span>            : {
<span class="lineNum">     252 </span><span class="lineNoCov">          0 :         ilk_update_display_irq(dev_priv, mask, 0);</span>
<span class="lineNum">     253 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     254 </span>            : 
<span class="lineNum">     255 </span>            : /**
<span class="lineNum">     256 </span>            :  * ilk_update_gt_irq - update GTIMR
<span class="lineNum">     257 </span>            :  * @dev_priv: driver private
<span class="lineNum">     258 </span>            :  * @interrupt_mask: mask of interrupt bits to update
<a name="259"><span class="lineNum">     259 </span>            :  * @enabled_irq_mask: mask of interrupt bits to enable</a>
<span class="lineNum">     260 </span>            :  */
<span class="lineNum">     261 </span><span class="lineNoCov">          0 : static void ilk_update_gt_irq(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">     262 </span>            :                               uint32_t interrupt_mask,
<span class="lineNum">     263 </span>            :                               uint32_t enabled_irq_mask)
<span class="lineNum">     264 </span>            : {
<span class="lineNum">     265 </span><span class="lineNoCov">          0 :         assert_spin_locked(&amp;dev_priv-&gt;irq_lock);</span>
<span class="lineNum">     266 </span>            : 
<span class="lineNum">     267 </span><span class="lineNoCov">          0 :         WARN_ON(enabled_irq_mask &amp; ~interrupt_mask);</span>
<span class="lineNum">     268 </span>            : 
<span class="lineNum">     269 </span><span class="lineNoCov">          0 :         if (WARN_ON(!intel_irqs_enabled(dev_priv)))</span>
<span class="lineNum">     270 </span>            :                 return;
<span class="lineNum">     271 </span>            : 
<span class="lineNum">     272 </span><span class="lineNoCov">          0 :         dev_priv-&gt;gt_irq_mask &amp;= ~interrupt_mask;</span>
<span class="lineNum">     273 </span><span class="lineNoCov">          0 :         dev_priv-&gt;gt_irq_mask |= (~enabled_irq_mask &amp; interrupt_mask);</span>
<span class="lineNum">     274 </span><span class="lineNoCov">          0 :         I915_WRITE(GTIMR, dev_priv-&gt;gt_irq_mask);</span>
<span class="lineNum">     275 </span><span class="lineNoCov">          0 :         POSTING_READ(GTIMR);</span>
<a name="276"><span class="lineNum">     276 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     277 </span>            : 
<span class="lineNum">     278 </span><span class="lineNoCov">          0 : void gen5_enable_gt_irq(struct drm_i915_private *dev_priv, uint32_t mask)</span>
<span class="lineNum">     279 </span>            : {
<span class="lineNum">     280 </span><span class="lineNoCov">          0 :         ilk_update_gt_irq(dev_priv, mask, mask);</span>
<a name="281"><span class="lineNum">     281 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     282 </span>            : 
<span class="lineNum">     283 </span><span class="lineNoCov">          0 : void gen5_disable_gt_irq(struct drm_i915_private *dev_priv, uint32_t mask)</span>
<span class="lineNum">     284 </span>            : {
<span class="lineNum">     285 </span><span class="lineNoCov">          0 :         ilk_update_gt_irq(dev_priv, mask, 0);</span>
<a name="286"><span class="lineNum">     286 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     287 </span>            : 
<span class="lineNum">     288 </span><span class="lineNoCov">          0 : static u32 gen6_pm_iir(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">     289 </span>            : {
<span class="lineNum">     290 </span><span class="lineNoCov">          0 :         return INTEL_INFO(dev_priv)-&gt;gen &gt;= 8 ? GEN8_GT_IIR(2) : GEN6_PMIIR;</span>
<a name="291"><span class="lineNum">     291 </span>            : }</a>
<span class="lineNum">     292 </span>            : 
<span class="lineNum">     293 </span><span class="lineNoCov">          0 : static u32 gen6_pm_imr(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">     294 </span>            : {
<span class="lineNum">     295 </span><span class="lineNoCov">          0 :         return INTEL_INFO(dev_priv)-&gt;gen &gt;= 8 ? GEN8_GT_IMR(2) : GEN6_PMIMR;</span>
<a name="296"><span class="lineNum">     296 </span>            : }</a>
<span class="lineNum">     297 </span>            : 
<span class="lineNum">     298 </span><span class="lineNoCov">          0 : static u32 gen6_pm_ier(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">     299 </span>            : {
<span class="lineNum">     300 </span><span class="lineNoCov">          0 :         return INTEL_INFO(dev_priv)-&gt;gen &gt;= 8 ? GEN8_GT_IER(2) : GEN6_PMIER;</span>
<span class="lineNum">     301 </span>            : }
<span class="lineNum">     302 </span>            : 
<span class="lineNum">     303 </span>            : /**
<span class="lineNum">     304 </span>            :   * snb_update_pm_irq - update GEN6_PMIMR
<span class="lineNum">     305 </span>            :   * @dev_priv: driver private
<span class="lineNum">     306 </span>            :   * @interrupt_mask: mask of interrupt bits to update
<a name="307"><span class="lineNum">     307 </span>            :   * @enabled_irq_mask: mask of interrupt bits to enable</a>
<span class="lineNum">     308 </span>            :   */
<span class="lineNum">     309 </span><span class="lineNoCov">          0 : static void snb_update_pm_irq(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">     310 </span>            :                               uint32_t interrupt_mask,
<span class="lineNum">     311 </span>            :                               uint32_t enabled_irq_mask)
<span class="lineNum">     312 </span>            : {
<span class="lineNum">     313 </span>            :         uint32_t new_val;
<span class="lineNum">     314 </span>            : 
<span class="lineNum">     315 </span><span class="lineNoCov">          0 :         WARN_ON(enabled_irq_mask &amp; ~interrupt_mask);</span>
<span class="lineNum">     316 </span>            : 
<span class="lineNum">     317 </span><span class="lineNoCov">          0 :         assert_spin_locked(&amp;dev_priv-&gt;irq_lock);</span>
<span class="lineNum">     318 </span>            : 
<span class="lineNum">     319 </span><span class="lineNoCov">          0 :         new_val = dev_priv-&gt;pm_irq_mask;</span>
<span class="lineNum">     320 </span><span class="lineNoCov">          0 :         new_val &amp;= ~interrupt_mask;</span>
<span class="lineNum">     321 </span><span class="lineNoCov">          0 :         new_val |= (~enabled_irq_mask &amp; interrupt_mask);</span>
<span class="lineNum">     322 </span>            : 
<span class="lineNum">     323 </span><span class="lineNoCov">          0 :         if (new_val != dev_priv-&gt;pm_irq_mask) {</span>
<span class="lineNum">     324 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;pm_irq_mask = new_val;</span>
<span class="lineNum">     325 </span><span class="lineNoCov">          0 :                 I915_WRITE(gen6_pm_imr(dev_priv), dev_priv-&gt;pm_irq_mask);</span>
<span class="lineNum">     326 </span><span class="lineNoCov">          0 :                 POSTING_READ(gen6_pm_imr(dev_priv));</span>
<span class="lineNum">     327 </span><span class="lineNoCov">          0 :         }</span>
<a name="328"><span class="lineNum">     328 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     329 </span>            : 
<span class="lineNum">     330 </span><span class="lineNoCov">          0 : void gen6_enable_pm_irq(struct drm_i915_private *dev_priv, uint32_t mask)</span>
<span class="lineNum">     331 </span>            : {
<span class="lineNum">     332 </span><span class="lineNoCov">          0 :         if (WARN_ON(!intel_irqs_enabled(dev_priv)))</span>
<span class="lineNum">     333 </span>            :                 return;
<span class="lineNum">     334 </span>            : 
<span class="lineNum">     335 </span><span class="lineNoCov">          0 :         snb_update_pm_irq(dev_priv, mask, mask);</span>
<a name="336"><span class="lineNum">     336 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     337 </span>            : 
<span class="lineNum">     338 </span><span class="lineNoCov">          0 : static void __gen6_disable_pm_irq(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">     339 </span>            :                                   uint32_t mask)
<span class="lineNum">     340 </span>            : {
<span class="lineNum">     341 </span><span class="lineNoCov">          0 :         snb_update_pm_irq(dev_priv, mask, 0);</span>
<a name="342"><span class="lineNum">     342 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     343 </span>            : 
<span class="lineNum">     344 </span><span class="lineNoCov">          0 : void gen6_disable_pm_irq(struct drm_i915_private *dev_priv, uint32_t mask)</span>
<span class="lineNum">     345 </span>            : {
<span class="lineNum">     346 </span><span class="lineNoCov">          0 :         if (WARN_ON(!intel_irqs_enabled(dev_priv)))</span>
<span class="lineNum">     347 </span>            :                 return;
<span class="lineNum">     348 </span>            : 
<span class="lineNum">     349 </span><span class="lineNoCov">          0 :         __gen6_disable_pm_irq(dev_priv, mask);</span>
<a name="350"><span class="lineNum">     350 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     351 </span>            : 
<span class="lineNum">     352 </span><span class="lineNoCov">          0 : void gen6_reset_rps_interrupts(struct drm_device *dev)</span>
<span class="lineNum">     353 </span>            : {
<span class="lineNum">     354 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">     355 </span><span class="lineNoCov">          0 :         uint32_t reg = gen6_pm_iir(dev_priv);</span>
<span class="lineNum">     356 </span>            : 
<span class="lineNum">     357 </span><span class="lineNoCov">          0 :         spin_lock_irq(&amp;dev_priv-&gt;irq_lock);</span>
<span class="lineNum">     358 </span><span class="lineNoCov">          0 :         I915_WRITE(reg, dev_priv-&gt;pm_rps_events);</span>
<span class="lineNum">     359 </span><span class="lineNoCov">          0 :         I915_WRITE(reg, dev_priv-&gt;pm_rps_events);</span>
<span class="lineNum">     360 </span><span class="lineNoCov">          0 :         POSTING_READ(reg);</span>
<span class="lineNum">     361 </span><span class="lineNoCov">          0 :         dev_priv-&gt;rps.pm_iir = 0;</span>
<span class="lineNum">     362 </span><span class="lineNoCov">          0 :         spin_unlock_irq(&amp;dev_priv-&gt;irq_lock);</span>
<a name="363"><span class="lineNum">     363 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     364 </span>            : 
<span class="lineNum">     365 </span><span class="lineNoCov">          0 : void gen6_enable_rps_interrupts(struct drm_device *dev)</span>
<span class="lineNum">     366 </span>            : {
<span class="lineNum">     367 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">     368 </span>            : 
<span class="lineNum">     369 </span><span class="lineNoCov">          0 :         spin_lock_irq(&amp;dev_priv-&gt;irq_lock);</span>
<span class="lineNum">     370 </span>            : 
<span class="lineNum">     371 </span><span class="lineNoCov">          0 :         WARN_ON(dev_priv-&gt;rps.pm_iir);</span>
<span class="lineNum">     372 </span><span class="lineNoCov">          0 :         WARN_ON(I915_READ(gen6_pm_iir(dev_priv)) &amp; dev_priv-&gt;pm_rps_events);</span>
<span class="lineNum">     373 </span><span class="lineNoCov">          0 :         dev_priv-&gt;rps.interrupts_enabled = true;</span>
<span class="lineNum">     374 </span><span class="lineNoCov">          0 :         I915_WRITE(gen6_pm_ier(dev_priv), I915_READ(gen6_pm_ier(dev_priv)) |</span>
<span class="lineNum">     375 </span>            :                                 dev_priv-&gt;pm_rps_events);
<span class="lineNum">     376 </span><span class="lineNoCov">          0 :         gen6_enable_pm_irq(dev_priv, dev_priv-&gt;pm_rps_events);</span>
<span class="lineNum">     377 </span>            : 
<span class="lineNum">     378 </span><span class="lineNoCov">          0 :         spin_unlock_irq(&amp;dev_priv-&gt;irq_lock);</span>
<a name="379"><span class="lineNum">     379 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     380 </span>            : 
<span class="lineNum">     381 </span><span class="lineNoCov">          0 : u32 gen6_sanitize_rps_pm_mask(struct drm_i915_private *dev_priv, u32 mask)</span>
<span class="lineNum">     382 </span>            : {
<span class="lineNum">     383 </span>            :         /*
<span class="lineNum">     384 </span>            :          * SNB,IVB can while VLV,CHV may hard hang on looping batchbuffer
<span class="lineNum">     385 </span>            :          * if GEN6_PM_UP_EI_EXPIRED is masked.
<span class="lineNum">     386 </span>            :          *
<span class="lineNum">     387 </span>            :          * TODO: verify if this can be reproduced on VLV,CHV.
<span class="lineNum">     388 </span>            :          */
<span class="lineNum">     389 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev_priv)-&gt;gen &lt;= 7 &amp;&amp; !IS_HASWELL(dev_priv))</span>
<span class="lineNum">     390 </span><span class="lineNoCov">          0 :                 mask &amp;= ~GEN6_PM_RP_UP_EI_EXPIRED;</span>
<span class="lineNum">     391 </span>            : 
<span class="lineNum">     392 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev_priv)-&gt;gen &gt;= 8)</span>
<span class="lineNum">     393 </span><span class="lineNoCov">          0 :                 mask &amp;= ~GEN8_PMINTR_REDIRECT_TO_NON_DISP;</span>
<span class="lineNum">     394 </span>            : 
<span class="lineNum">     395 </span><span class="lineNoCov">          0 :         return mask;</span>
<a name="396"><span class="lineNum">     396 </span>            : }</a>
<span class="lineNum">     397 </span>            : 
<span class="lineNum">     398 </span><span class="lineNoCov">          0 : void gen6_disable_rps_interrupts(struct drm_device *dev)</span>
<span class="lineNum">     399 </span>            : {
<span class="lineNum">     400 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">     401 </span>            : 
<span class="lineNum">     402 </span><span class="lineNoCov">          0 :         spin_lock_irq(&amp;dev_priv-&gt;irq_lock);</span>
<span class="lineNum">     403 </span><span class="lineNoCov">          0 :         dev_priv-&gt;rps.interrupts_enabled = false;</span>
<span class="lineNum">     404 </span><span class="lineNoCov">          0 :         spin_unlock_irq(&amp;dev_priv-&gt;irq_lock);</span>
<span class="lineNum">     405 </span>            : 
<span class="lineNum">     406 </span><span class="lineNoCov">          0 :         cancel_work_sync(&amp;dev_priv-&gt;rps.work);</span>
<span class="lineNum">     407 </span>            : 
<span class="lineNum">     408 </span><span class="lineNoCov">          0 :         spin_lock_irq(&amp;dev_priv-&gt;irq_lock);</span>
<span class="lineNum">     409 </span>            : 
<span class="lineNum">     410 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN6_PMINTRMSK, gen6_sanitize_rps_pm_mask(dev_priv, ~0));</span>
<span class="lineNum">     411 </span>            : 
<span class="lineNum">     412 </span><span class="lineNoCov">          0 :         __gen6_disable_pm_irq(dev_priv, dev_priv-&gt;pm_rps_events);</span>
<span class="lineNum">     413 </span><span class="lineNoCov">          0 :         I915_WRITE(gen6_pm_ier(dev_priv), I915_READ(gen6_pm_ier(dev_priv)) &amp;</span>
<span class="lineNum">     414 </span>            :                                 ~dev_priv-&gt;pm_rps_events);
<span class="lineNum">     415 </span>            : 
<span class="lineNum">     416 </span><span class="lineNoCov">          0 :         spin_unlock_irq(&amp;dev_priv-&gt;irq_lock);</span>
<span class="lineNum">     417 </span>            : 
<span class="lineNum">     418 </span>            :         synchronize_irq(dev-&gt;irq);
<span class="lineNum">     419 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     420 </span>            : 
<span class="lineNum">     421 </span>            : /**
<span class="lineNum">     422 </span>            :   * bdw_update_port_irq - update DE port interrupt
<span class="lineNum">     423 </span>            :   * @dev_priv: driver private
<span class="lineNum">     424 </span>            :   * @interrupt_mask: mask of interrupt bits to update
<a name="425"><span class="lineNum">     425 </span>            :   * @enabled_irq_mask: mask of interrupt bits to enable</a>
<span class="lineNum">     426 </span>            :   */
<span class="lineNum">     427 </span><span class="lineNoCov">          0 : static void bdw_update_port_irq(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">     428 </span>            :                                 uint32_t interrupt_mask,
<span class="lineNum">     429 </span>            :                                 uint32_t enabled_irq_mask)
<span class="lineNum">     430 </span>            : {
<span class="lineNum">     431 </span>            :         uint32_t new_val;
<span class="lineNum">     432 </span>            :         uint32_t old_val;
<span class="lineNum">     433 </span>            : 
<span class="lineNum">     434 </span><span class="lineNoCov">          0 :         assert_spin_locked(&amp;dev_priv-&gt;irq_lock);</span>
<span class="lineNum">     435 </span>            : 
<span class="lineNum">     436 </span><span class="lineNoCov">          0 :         WARN_ON(enabled_irq_mask &amp; ~interrupt_mask);</span>
<span class="lineNum">     437 </span>            : 
<span class="lineNum">     438 </span><span class="lineNoCov">          0 :         if (WARN_ON(!intel_irqs_enabled(dev_priv)))</span>
<span class="lineNum">     439 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     440 </span>            : 
<span class="lineNum">     441 </span><span class="lineNoCov">          0 :         old_val = I915_READ(GEN8_DE_PORT_IMR);</span>
<span class="lineNum">     442 </span>            : 
<span class="lineNum">     443 </span>            :         new_val = old_val;
<span class="lineNum">     444 </span><span class="lineNoCov">          0 :         new_val &amp;= ~interrupt_mask;</span>
<span class="lineNum">     445 </span><span class="lineNoCov">          0 :         new_val |= (~enabled_irq_mask &amp; interrupt_mask);</span>
<span class="lineNum">     446 </span>            : 
<span class="lineNum">     447 </span><span class="lineNoCov">          0 :         if (new_val != old_val) {</span>
<span class="lineNum">     448 </span><span class="lineNoCov">          0 :                 I915_WRITE(GEN8_DE_PORT_IMR, new_val);</span>
<span class="lineNum">     449 </span><span class="lineNoCov">          0 :                 POSTING_READ(GEN8_DE_PORT_IMR);</span>
<span class="lineNum">     450 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     451 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     452 </span>            : 
<span class="lineNum">     453 </span>            : /**
<span class="lineNum">     454 </span>            :  * ibx_display_interrupt_update - update SDEIMR
<span class="lineNum">     455 </span>            :  * @dev_priv: driver private
<span class="lineNum">     456 </span>            :  * @interrupt_mask: mask of interrupt bits to update
<a name="457"><span class="lineNum">     457 </span>            :  * @enabled_irq_mask: mask of interrupt bits to enable</a>
<span class="lineNum">     458 </span>            :  */
<span class="lineNum">     459 </span><span class="lineNoCov">          0 : void ibx_display_interrupt_update(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">     460 </span>            :                                   uint32_t interrupt_mask,
<span class="lineNum">     461 </span>            :                                   uint32_t enabled_irq_mask)
<span class="lineNum">     462 </span>            : {
<span class="lineNum">     463 </span><span class="lineNoCov">          0 :         uint32_t sdeimr = I915_READ(SDEIMR);</span>
<span class="lineNum">     464 </span><span class="lineNoCov">          0 :         sdeimr &amp;= ~interrupt_mask;</span>
<span class="lineNum">     465 </span><span class="lineNoCov">          0 :         sdeimr |= (~enabled_irq_mask &amp; interrupt_mask);</span>
<span class="lineNum">     466 </span>            : 
<span class="lineNum">     467 </span><span class="lineNoCov">          0 :         WARN_ON(enabled_irq_mask &amp; ~interrupt_mask);</span>
<span class="lineNum">     468 </span>            : 
<span class="lineNum">     469 </span><span class="lineNoCov">          0 :         assert_spin_locked(&amp;dev_priv-&gt;irq_lock);</span>
<span class="lineNum">     470 </span>            : 
<span class="lineNum">     471 </span><span class="lineNoCov">          0 :         if (WARN_ON(!intel_irqs_enabled(dev_priv)))</span>
<span class="lineNum">     472 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     473 </span>            : 
<span class="lineNum">     474 </span><span class="lineNoCov">          0 :         I915_WRITE(SDEIMR, sdeimr);</span>
<span class="lineNum">     475 </span><span class="lineNoCov">          0 :         POSTING_READ(SDEIMR);</span>
<span class="lineNum">     476 </span><span class="lineNoCov">          0 : }</span>
<a name="477"><span class="lineNum">     477 </span>            : </a>
<span class="lineNum">     478 </span>            : static void
<span class="lineNum">     479 </span><span class="lineNoCov">          0 : __i915_enable_pipestat(struct drm_i915_private *dev_priv, enum pipe pipe,</span>
<span class="lineNum">     480 </span>            :                        u32 enable_mask, u32 status_mask)
<span class="lineNum">     481 </span>            : {
<span class="lineNum">     482 </span><span class="lineNoCov">          0 :         u32 reg = PIPESTAT(pipe);</span>
<span class="lineNum">     483 </span><span class="lineNoCov">          0 :         u32 pipestat = I915_READ(reg) &amp; PIPESTAT_INT_ENABLE_MASK;</span>
<span class="lineNum">     484 </span>            : 
<span class="lineNum">     485 </span><span class="lineNoCov">          0 :         assert_spin_locked(&amp;dev_priv-&gt;irq_lock);</span>
<span class="lineNum">     486 </span><span class="lineNoCov">          0 :         WARN_ON(!intel_irqs_enabled(dev_priv));</span>
<span class="lineNum">     487 </span>            : 
<span class="lineNum">     488 </span><span class="lineNoCov">          0 :         if (WARN_ONCE(enable_mask &amp; ~PIPESTAT_INT_ENABLE_MASK ||</span>
<span class="lineNum">     489 </span>            :                       status_mask &amp; ~PIPESTAT_INT_STATUS_MASK,
<span class="lineNum">     490 </span>            :                       &quot;pipe %c: enable_mask=0x%x, status_mask=0x%x\n&quot;,
<span class="lineNum">     491 </span>            :                       pipe_name(pipe), enable_mask, status_mask))
<span class="lineNum">     492 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     493 </span>            : 
<span class="lineNum">     494 </span><span class="lineNoCov">          0 :         if ((pipestat &amp; enable_mask) == enable_mask)</span>
<span class="lineNum">     495 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     496 </span>            : 
<span class="lineNum">     497 </span><span class="lineNoCov">          0 :         dev_priv-&gt;pipestat_irq_mask[pipe] |= status_mask;</span>
<span class="lineNum">     498 </span>            : 
<span class="lineNum">     499 </span>            :         /* Enable the interrupt, clear any pending status */
<span class="lineNum">     500 </span><span class="lineNoCov">          0 :         pipestat |= enable_mask | status_mask;</span>
<span class="lineNum">     501 </span><span class="lineNoCov">          0 :         I915_WRITE(reg, pipestat);</span>
<span class="lineNum">     502 </span><span class="lineNoCov">          0 :         POSTING_READ(reg);</span>
<span class="lineNum">     503 </span><span class="lineNoCov">          0 : }</span>
<a name="504"><span class="lineNum">     504 </span>            : </a>
<span class="lineNum">     505 </span>            : static void
<span class="lineNum">     506 </span><span class="lineNoCov">          0 : __i915_disable_pipestat(struct drm_i915_private *dev_priv, enum pipe pipe,</span>
<span class="lineNum">     507 </span>            :                         u32 enable_mask, u32 status_mask)
<span class="lineNum">     508 </span>            : {
<span class="lineNum">     509 </span><span class="lineNoCov">          0 :         u32 reg = PIPESTAT(pipe);</span>
<span class="lineNum">     510 </span><span class="lineNoCov">          0 :         u32 pipestat = I915_READ(reg) &amp; PIPESTAT_INT_ENABLE_MASK;</span>
<span class="lineNum">     511 </span>            : 
<span class="lineNum">     512 </span><span class="lineNoCov">          0 :         assert_spin_locked(&amp;dev_priv-&gt;irq_lock);</span>
<span class="lineNum">     513 </span><span class="lineNoCov">          0 :         WARN_ON(!intel_irqs_enabled(dev_priv));</span>
<span class="lineNum">     514 </span>            : 
<span class="lineNum">     515 </span><span class="lineNoCov">          0 :         if (WARN_ONCE(enable_mask &amp; ~PIPESTAT_INT_ENABLE_MASK ||</span>
<span class="lineNum">     516 </span>            :                       status_mask &amp; ~PIPESTAT_INT_STATUS_MASK,
<span class="lineNum">     517 </span>            :                       &quot;pipe %c: enable_mask=0x%x, status_mask=0x%x\n&quot;,
<span class="lineNum">     518 </span>            :                       pipe_name(pipe), enable_mask, status_mask))
<span class="lineNum">     519 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     520 </span>            : 
<span class="lineNum">     521 </span><span class="lineNoCov">          0 :         if ((pipestat &amp; enable_mask) == 0)</span>
<span class="lineNum">     522 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     523 </span>            : 
<span class="lineNum">     524 </span><span class="lineNoCov">          0 :         dev_priv-&gt;pipestat_irq_mask[pipe] &amp;= ~status_mask;</span>
<span class="lineNum">     525 </span>            : 
<span class="lineNum">     526 </span><span class="lineNoCov">          0 :         pipestat &amp;= ~enable_mask;</span>
<span class="lineNum">     527 </span><span class="lineNoCov">          0 :         I915_WRITE(reg, pipestat);</span>
<span class="lineNum">     528 </span><span class="lineNoCov">          0 :         POSTING_READ(reg);</span>
<a name="529"><span class="lineNum">     529 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     530 </span>            : 
<span class="lineNum">     531 </span><span class="lineNoCov">          0 : static u32 vlv_get_pipestat_enable_mask(struct drm_device *dev, u32 status_mask)</span>
<span class="lineNum">     532 </span>            : {
<span class="lineNum">     533 </span><span class="lineNoCov">          0 :         u32 enable_mask = status_mask &lt;&lt; 16;</span>
<span class="lineNum">     534 </span>            : 
<span class="lineNum">     535 </span>            :         /*
<span class="lineNum">     536 </span>            :          * On pipe A we don't support the PSR interrupt yet,
<span class="lineNum">     537 </span>            :          * on pipe B and C the same bit MBZ.
<span class="lineNum">     538 </span>            :          */
<span class="lineNum">     539 </span><span class="lineNoCov">          0 :         if (WARN_ON_ONCE(status_mask &amp; PIPE_A_PSR_STATUS_VLV))</span>
<span class="lineNum">     540 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">     541 </span>            :         /*
<span class="lineNum">     542 </span>            :          * On pipe B and C we don't support the PSR interrupt yet, on pipe
<span class="lineNum">     543 </span>            :          * A the same bit is for perf counters which we don't use either.
<span class="lineNum">     544 </span>            :          */
<span class="lineNum">     545 </span><span class="lineNoCov">          0 :         if (WARN_ON_ONCE(status_mask &amp; PIPE_B_PSR_STATUS_VLV))</span>
<span class="lineNum">     546 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">     547 </span>            : 
<span class="lineNum">     548 </span><span class="lineNoCov">          0 :         enable_mask &amp;= ~(PIPE_FIFO_UNDERRUN_STATUS |</span>
<span class="lineNum">     549 </span>            :                          SPRITE0_FLIP_DONE_INT_EN_VLV |
<span class="lineNum">     550 </span>            :                          SPRITE1_FLIP_DONE_INT_EN_VLV);
<span class="lineNum">     551 </span><span class="lineNoCov">          0 :         if (status_mask &amp; SPRITE0_FLIP_DONE_INT_STATUS_VLV)</span>
<span class="lineNum">     552 </span><span class="lineNoCov">          0 :                 enable_mask |= SPRITE0_FLIP_DONE_INT_EN_VLV;</span>
<span class="lineNum">     553 </span><span class="lineNoCov">          0 :         if (status_mask &amp; SPRITE1_FLIP_DONE_INT_STATUS_VLV)</span>
<span class="lineNum">     554 </span><span class="lineNoCov">          0 :                 enable_mask |= SPRITE1_FLIP_DONE_INT_EN_VLV;</span>
<span class="lineNum">     555 </span>            : 
<span class="lineNum">     556 </span><span class="lineNoCov">          0 :         return enable_mask;</span>
<span class="lineNum">     557 </span><span class="lineNoCov">          0 : }</span>
<a name="558"><span class="lineNum">     558 </span>            : </a>
<span class="lineNum">     559 </span>            : void
<span class="lineNum">     560 </span><span class="lineNoCov">          0 : i915_enable_pipestat(struct drm_i915_private *dev_priv, enum pipe pipe,</span>
<span class="lineNum">     561 </span>            :                      u32 status_mask)
<span class="lineNum">     562 </span>            : {
<span class="lineNum">     563 </span>            :         u32 enable_mask;
<span class="lineNum">     564 </span>            : 
<span class="lineNum">     565 </span><span class="lineNoCov">          0 :         if (IS_VALLEYVIEW(dev_priv-&gt;dev))</span>
<span class="lineNum">     566 </span><span class="lineNoCov">          0 :                 enable_mask = vlv_get_pipestat_enable_mask(dev_priv-&gt;dev,</span>
<span class="lineNum">     567 </span>            :                                                            status_mask);
<span class="lineNum">     568 </span>            :         else
<span class="lineNum">     569 </span><span class="lineNoCov">          0 :                 enable_mask = status_mask &lt;&lt; 16;</span>
<span class="lineNum">     570 </span><span class="lineNoCov">          0 :         __i915_enable_pipestat(dev_priv, pipe, enable_mask, status_mask);</span>
<span class="lineNum">     571 </span><span class="lineNoCov">          0 : }</span>
<a name="572"><span class="lineNum">     572 </span>            : </a>
<span class="lineNum">     573 </span>            : void
<span class="lineNum">     574 </span><span class="lineNoCov">          0 : i915_disable_pipestat(struct drm_i915_private *dev_priv, enum pipe pipe,</span>
<span class="lineNum">     575 </span>            :                       u32 status_mask)
<span class="lineNum">     576 </span>            : {
<span class="lineNum">     577 </span>            :         u32 enable_mask;
<span class="lineNum">     578 </span>            : 
<span class="lineNum">     579 </span><span class="lineNoCov">          0 :         if (IS_VALLEYVIEW(dev_priv-&gt;dev))</span>
<span class="lineNum">     580 </span><span class="lineNoCov">          0 :                 enable_mask = vlv_get_pipestat_enable_mask(dev_priv-&gt;dev,</span>
<span class="lineNum">     581 </span>            :                                                            status_mask);
<span class="lineNum">     582 </span>            :         else
<span class="lineNum">     583 </span><span class="lineNoCov">          0 :                 enable_mask = status_mask &lt;&lt; 16;</span>
<span class="lineNum">     584 </span><span class="lineNoCov">          0 :         __i915_disable_pipestat(dev_priv, pipe, enable_mask, status_mask);</span>
<span class="lineNum">     585 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     586 </span>            : 
<span class="lineNum">     587 </span>            : /**
<span class="lineNum">     588 </span>            :  * i915_enable_asle_pipestat - enable ASLE pipestat for OpRegion
<a name="589"><span class="lineNum">     589 </span>            :  * @dev: drm device</a>
<span class="lineNum">     590 </span>            :  */
<span class="lineNum">     591 </span><span class="lineNoCov">          0 : static void i915_enable_asle_pipestat(struct drm_device *dev)</span>
<span class="lineNum">     592 </span>            : {
<span class="lineNum">     593 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">     594 </span>            : 
<span class="lineNum">     595 </span><span class="lineNoCov">          0 :         if (!dev_priv-&gt;opregion.asle || !IS_MOBILE(dev))</span>
<span class="lineNum">     596 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     597 </span>            : 
<span class="lineNum">     598 </span><span class="lineNoCov">          0 :         spin_lock_irq(&amp;dev_priv-&gt;irq_lock);</span>
<span class="lineNum">     599 </span>            : 
<span class="lineNum">     600 </span><span class="lineNoCov">          0 :         i915_enable_pipestat(dev_priv, PIPE_B, PIPE_LEGACY_BLC_EVENT_STATUS);</span>
<span class="lineNum">     601 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;gen &gt;= 4)</span>
<span class="lineNum">     602 </span><span class="lineNoCov">          0 :                 i915_enable_pipestat(dev_priv, PIPE_A,</span>
<span class="lineNum">     603 </span>            :                                      PIPE_LEGACY_BLC_EVENT_STATUS);
<span class="lineNum">     604 </span>            : 
<span class="lineNum">     605 </span><span class="lineNoCov">          0 :         spin_unlock_irq(&amp;dev_priv-&gt;irq_lock);</span>
<span class="lineNum">     606 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     607 </span>            : 
<span class="lineNum">     608 </span>            : /*
<span class="lineNum">     609 </span>            :  * This timing diagram depicts the video signal in and
<span class="lineNum">     610 </span>            :  * around the vertical blanking period.
<span class="lineNum">     611 </span>            :  *
<span class="lineNum">     612 </span>            :  * Assumptions about the fictitious mode used in this example:
<span class="lineNum">     613 </span>            :  *  vblank_start &gt;= 3
<span class="lineNum">     614 </span>            :  *  vsync_start = vblank_start + 1
<span class="lineNum">     615 </span>            :  *  vsync_end = vblank_start + 2
<span class="lineNum">     616 </span>            :  *  vtotal = vblank_start + 3
<span class="lineNum">     617 </span>            :  *
<span class="lineNum">     618 </span>            :  *           start of vblank:
<span class="lineNum">     619 </span>            :  *           latch double buffered registers
<span class="lineNum">     620 </span>            :  *           increment frame counter (ctg+)
<span class="lineNum">     621 </span>            :  *           generate start of vblank interrupt (gen4+)
<span class="lineNum">     622 </span>            :  *           |
<span class="lineNum">     623 </span>            :  *           |          frame start:
<span class="lineNum">     624 </span>            :  *           |          generate frame start interrupt (aka. vblank interrupt) (gmch)
<span class="lineNum">     625 </span>            :  *           |          may be shifted forward 1-3 extra lines via PIPECONF
<span class="lineNum">     626 </span>            :  *           |          |
<span class="lineNum">     627 </span>            :  *           |          |  start of vsync:
<span class="lineNum">     628 </span>            :  *           |          |  generate vsync interrupt
<span class="lineNum">     629 </span>            :  *           |          |  |
<span class="lineNum">     630 </span>            :  * ___xxxx___    ___xxxx___    ___xxxx___    ___xxxx___    ___xxxx___    ___xxxx
<span class="lineNum">     631 </span>            :  *       .   \hs/   .      \hs/          \hs/          \hs/   .      \hs/
<span class="lineNum">     632 </span>            :  * ----va---&gt; &lt;-----------------vb--------------------&gt; &lt;--------va-------------
<span class="lineNum">     633 </span>            :  *       |          |       &lt;----vs-----&gt;                     |
<span class="lineNum">     634 </span>            :  * -vbs-----&gt; &lt;---vbs+1---&gt; &lt;---vbs+2---&gt; &lt;-----0-----&gt; &lt;-----1-----&gt; &lt;-----2--- (scanline counter gen2)
<span class="lineNum">     635 </span>            :  * -vbs-2---&gt; &lt;---vbs-1---&gt; &lt;---vbs-----&gt; &lt;---vbs+1---&gt; &lt;---vbs+2---&gt; &lt;-----0--- (scanline counter gen3+)
<span class="lineNum">     636 </span>            :  * -vbs-2---&gt; &lt;---vbs-2---&gt; &lt;---vbs-1---&gt; &lt;---vbs-----&gt; &lt;---vbs+1---&gt; &lt;---vbs+2- (scanline counter hsw+ hdmi)
<span class="lineNum">     637 </span>            :  *       |          |                                         |
<span class="lineNum">     638 </span>            :  *       last visible pixel                                   first visible pixel
<span class="lineNum">     639 </span>            :  *                  |                                         increment frame counter (gen3/4)
<span class="lineNum">     640 </span>            :  *                  pixel counter = vblank_start * htotal     pixel counter = 0 (gen3/4)
<span class="lineNum">     641 </span>            :  *
<span class="lineNum">     642 </span>            :  * x  = horizontal active
<span class="lineNum">     643 </span>            :  * _  = horizontal blanking
<span class="lineNum">     644 </span>            :  * hs = horizontal sync
<span class="lineNum">     645 </span>            :  * va = vertical active
<span class="lineNum">     646 </span>            :  * vb = vertical blanking
<span class="lineNum">     647 </span>            :  * vs = vertical sync
<span class="lineNum">     648 </span>            :  * vbs = vblank_start (number)
<span class="lineNum">     649 </span>            :  *
<span class="lineNum">     650 </span>            :  * Summary:
<span class="lineNum">     651 </span>            :  * - most events happen at the start of horizontal sync
<span class="lineNum">     652 </span>            :  * - frame start happens at the start of horizontal blank, 1-4 lines
<span class="lineNum">     653 </span>            :  *   (depending on PIPECONF settings) after the start of vblank
<span class="lineNum">     654 </span>            :  * - gen3/4 pixel and frame counter are synchronized with the start
<span class="lineNum">     655 </span>            :  *   of horizontal active on the first line of vertical active
<a name="656"><span class="lineNum">     656 </span>            :  */</a>
<span class="lineNum">     657 </span>            : 
<span class="lineNum">     658 </span><span class="lineNoCov">          0 : static u32 i8xx_get_vblank_counter(struct drm_device *dev, unsigned int pipe)</span>
<span class="lineNum">     659 </span>            : {
<span class="lineNum">     660 </span>            :         /* Gen2 doesn't have a hardware frame counter */
<span class="lineNum">     661 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">     662 </span>            : }
<span class="lineNum">     663 </span>            : 
<span class="lineNum">     664 </span>            : /* Called from drm generic code, passed a 'crtc', which
<a name="665"><span class="lineNum">     665 </span>            :  * we use as a pipe index</a>
<span class="lineNum">     666 </span>            :  */
<span class="lineNum">     667 </span><span class="lineNoCov">          0 : static u32 i915_get_vblank_counter(struct drm_device *dev, unsigned int pipe)</span>
<span class="lineNum">     668 </span>            : {
<span class="lineNum">     669 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">     670 </span>            :         unsigned long high_frame;
<span class="lineNum">     671 </span>            :         unsigned long low_frame;
<span class="lineNum">     672 </span>            :         u32 high1, high2, low, pixel, vbl_start, hsync_start, htotal;
<span class="lineNum">     673 </span>            :         struct intel_crtc *intel_crtc =
<span class="lineNum">     674 </span><span class="lineNoCov">          0 :                 to_intel_crtc(dev_priv-&gt;pipe_to_crtc_mapping[pipe]);</span>
<span class="lineNum">     675 </span><span class="lineNoCov">          0 :         const struct drm_display_mode *mode = &amp;intel_crtc-&gt;base.hwmode;</span>
<span class="lineNum">     676 </span>            : 
<span class="lineNum">     677 </span><span class="lineNoCov">          0 :         htotal = mode-&gt;crtc_htotal;</span>
<span class="lineNum">     678 </span><span class="lineNoCov">          0 :         hsync_start = mode-&gt;crtc_hsync_start;</span>
<span class="lineNum">     679 </span><span class="lineNoCov">          0 :         vbl_start = mode-&gt;crtc_vblank_start;</span>
<span class="lineNum">     680 </span><span class="lineNoCov">          0 :         if (mode-&gt;flags &amp; DRM_MODE_FLAG_INTERLACE)</span>
<span class="lineNum">     681 </span><span class="lineNoCov">          0 :                 vbl_start = DIV_ROUND_UP(vbl_start, 2);</span>
<span class="lineNum">     682 </span>            : 
<span class="lineNum">     683 </span>            :         /* Convert to pixel count */
<span class="lineNum">     684 </span><span class="lineNoCov">          0 :         vbl_start *= htotal;</span>
<span class="lineNum">     685 </span>            : 
<span class="lineNum">     686 </span>            :         /* Start of vblank event occurs at start of hsync */
<span class="lineNum">     687 </span><span class="lineNoCov">          0 :         vbl_start -= htotal - hsync_start;</span>
<span class="lineNum">     688 </span>            : 
<span class="lineNum">     689 </span><span class="lineNoCov">          0 :         high_frame = PIPEFRAME(pipe);</span>
<span class="lineNum">     690 </span><span class="lineNoCov">          0 :         low_frame = PIPEFRAMEPIXEL(pipe);</span>
<span class="lineNum">     691 </span>            : 
<span class="lineNum">     692 </span>            :         /*
<span class="lineNum">     693 </span>            :          * High &amp; low register fields aren't synchronized, so make sure
<span class="lineNum">     694 </span>            :          * we get a low value that's stable across two reads of the high
<span class="lineNum">     695 </span>            :          * register.
<span class="lineNum">     696 </span>            :          */
<span class="lineNum">     697 </span><span class="lineNoCov">          0 :         do {</span>
<span class="lineNum">     698 </span><span class="lineNoCov">          0 :                 high1 = I915_READ(high_frame) &amp; PIPE_FRAME_HIGH_MASK;</span>
<span class="lineNum">     699 </span><span class="lineNoCov">          0 :                 low   = I915_READ(low_frame);</span>
<span class="lineNum">     700 </span><span class="lineNoCov">          0 :                 high2 = I915_READ(high_frame) &amp; PIPE_FRAME_HIGH_MASK;</span>
<span class="lineNum">     701 </span><span class="lineNoCov">          0 :         } while (high1 != high2);</span>
<span class="lineNum">     702 </span>            : 
<span class="lineNum">     703 </span>            :         high1 &gt;&gt;= PIPE_FRAME_HIGH_SHIFT;
<span class="lineNum">     704 </span><span class="lineNoCov">          0 :         pixel = low &amp; PIPE_PIXEL_MASK;</span>
<span class="lineNum">     705 </span><span class="lineNoCov">          0 :         low &gt;&gt;= PIPE_FRAME_LOW_SHIFT;</span>
<span class="lineNum">     706 </span>            : 
<span class="lineNum">     707 </span>            :         /*
<span class="lineNum">     708 </span>            :          * The frame counter increments at beginning of active.
<span class="lineNum">     709 </span>            :          * Cook up a vblank counter by also checking the pixel
<span class="lineNum">     710 </span>            :          * counter against vblank start.
<span class="lineNum">     711 </span>            :          */
<span class="lineNum">     712 </span><span class="lineNoCov">          0 :         return (((high1 &lt;&lt; 8) | low) + (pixel &gt;= vbl_start)) &amp; 0xffffff;</span>
<a name="713"><span class="lineNum">     713 </span>            : }</a>
<span class="lineNum">     714 </span>            : 
<span class="lineNum">     715 </span><span class="lineNoCov">          0 : static u32 g4x_get_vblank_counter(struct drm_device *dev, unsigned int pipe)</span>
<span class="lineNum">     716 </span>            : {
<span class="lineNum">     717 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">     718 </span>            : 
<span class="lineNum">     719 </span><span class="lineNoCov">          0 :         return I915_READ(PIPE_FRMCOUNT_G4X(pipe));</span>
<span class="lineNum">     720 </span>            : }
<span class="lineNum">     721 </span>            : 
<span class="lineNum">     722 </span>            : /* raw reads, only for fast reads of display block, no need for forcewake etc. */
<span class="lineNum">     723 </span>            : #ifdef __linux__
<span class="lineNum">     724 </span>            : #define __raw_i915_read32(dev_priv__, reg__) readl((dev_priv__)-&gt;regs + (reg__))
<span class="lineNum">     725 </span>            : #else
<span class="lineNum">     726 </span>            : #define __raw_i915_read32(dev_priv__, reg__) bus_space_read_4((dev_priv__)-&gt;regs-&gt;bst, (dev_priv__)-&gt;regs-&gt;bsh, (reg__))
<a name="727"><span class="lineNum">     727 </span>            : #endif</a>
<span class="lineNum">     728 </span>            : 
<span class="lineNum">     729 </span><span class="lineNoCov">          0 : static int __intel_get_crtc_scanline(struct intel_crtc *crtc)</span>
<span class="lineNum">     730 </span>            : {
<span class="lineNum">     731 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;base.dev;</span>
<span class="lineNum">     732 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">     733 </span><span class="lineNoCov">          0 :         const struct drm_display_mode *mode = &amp;crtc-&gt;base.hwmode;</span>
<span class="lineNum">     734 </span><span class="lineNoCov">          0 :         enum pipe pipe = crtc-&gt;pipe;</span>
<span class="lineNum">     735 </span>            :         int position, vtotal;
<span class="lineNum">     736 </span>            : 
<span class="lineNum">     737 </span><span class="lineNoCov">          0 :         vtotal = mode-&gt;crtc_vtotal;</span>
<span class="lineNum">     738 </span><span class="lineNoCov">          0 :         if (mode-&gt;flags &amp; DRM_MODE_FLAG_INTERLACE)</span>
<span class="lineNum">     739 </span><span class="lineNoCov">          0 :                 vtotal /= 2;</span>
<span class="lineNum">     740 </span>            : 
<span class="lineNum">     741 </span><span class="lineNoCov">          0 :         if (IS_GEN2(dev))</span>
<span class="lineNum">     742 </span><span class="lineNoCov">          0 :                 position = __raw_i915_read32(dev_priv, PIPEDSL(pipe)) &amp; DSL_LINEMASK_GEN2;</span>
<span class="lineNum">     743 </span>            :         else
<span class="lineNum">     744 </span><span class="lineNoCov">          0 :                 position = __raw_i915_read32(dev_priv, PIPEDSL(pipe)) &amp; DSL_LINEMASK_GEN3;</span>
<span class="lineNum">     745 </span>            : 
<span class="lineNum">     746 </span>            :         /*
<span class="lineNum">     747 </span>            :          * On HSW, the DSL reg (0x70000) appears to return 0 if we
<span class="lineNum">     748 </span>            :          * read it just before the start of vblank.  So try it again
<span class="lineNum">     749 </span>            :          * so we don't accidentally end up spanning a vblank frame
<span class="lineNum">     750 </span>            :          * increment, causing the pipe_update_end() code to squak at us.
<span class="lineNum">     751 </span>            :          *
<span class="lineNum">     752 </span>            :          * The nature of this problem means we can't simply check the ISR
<span class="lineNum">     753 </span>            :          * bit and return the vblank start value; nor can we use the scanline
<span class="lineNum">     754 </span>            :          * debug register in the transcoder as it appears to have the same
<span class="lineNum">     755 </span>            :          * problem.  We may need to extend this to include other platforms,
<span class="lineNum">     756 </span>            :          * but so far testing only shows the problem on HSW.
<span class="lineNum">     757 </span>            :          */
<span class="lineNum">     758 </span><span class="lineNoCov">          0 :         if (HAS_DDI(dev) &amp;&amp; !position) {</span>
<span class="lineNum">     759 </span>            :                 int i, temp;
<span class="lineNum">     760 </span>            : 
<span class="lineNum">     761 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; 100; i++) {</span>
<span class="lineNum">     762 </span><span class="lineNoCov">          0 :                         udelay(1);</span>
<span class="lineNum">     763 </span><span class="lineNoCov">          0 :                         temp = __raw_i915_read32(dev_priv, PIPEDSL(pipe)) &amp;</span>
<span class="lineNum">     764 </span>            :                                 DSL_LINEMASK_GEN3;
<span class="lineNum">     765 </span><span class="lineNoCov">          0 :                         if (temp != position) {</span>
<span class="lineNum">     766 </span>            :                                 position = temp;
<span class="lineNum">     767 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">     768 </span>            :                         }
<span class="lineNum">     769 </span>            :                 }
<span class="lineNum">     770 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     771 </span>            : 
<span class="lineNum">     772 </span>            :         /*
<span class="lineNum">     773 </span>            :          * See update_scanline_offset() for the details on the
<span class="lineNum">     774 </span>            :          * scanline_offset adjustment.
<span class="lineNum">     775 </span>            :          */
<span class="lineNum">     776 </span><span class="lineNoCov">          0 :         return (position + crtc-&gt;scanline_offset) % vtotal;</span>
<a name="777"><span class="lineNum">     777 </span>            : }</a>
<span class="lineNum">     778 </span>            : 
<span class="lineNum">     779 </span><span class="lineNoCov">          0 : static int i915_get_crtc_scanoutpos(struct drm_device *dev, unsigned int pipe,</span>
<span class="lineNum">     780 </span>            :                                     unsigned int flags, int *vpos, int *hpos,
<span class="lineNum">     781 </span>            :                                     ktime_t *stime, ktime_t *etime,
<span class="lineNum">     782 </span>            :                                     const struct drm_display_mode *mode)
<span class="lineNum">     783 </span>            : {
<span class="lineNum">     784 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">     785 </span><span class="lineNoCov">          0 :         struct drm_crtc *crtc = dev_priv-&gt;pipe_to_crtc_mapping[pipe];</span>
<span class="lineNum">     786 </span><span class="lineNoCov">          0 :         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);</span>
<span class="lineNum">     787 </span>            :         int position;
<span class="lineNum">     788 </span>            :         int vbl_start, vbl_end, hsync_start, htotal, vtotal;
<span class="lineNum">     789 </span>            :         bool in_vbl = true;
<span class="lineNum">     790 </span>            :         int ret = 0;
<span class="lineNum">     791 </span>            :         unsigned long irqflags;
<span class="lineNum">     792 </span>            : 
<span class="lineNum">     793 </span><span class="lineNoCov">          0 :         if (WARN_ON(!mode-&gt;crtc_clock)) {</span>
<span class="lineNum">     794 </span>            :                 DRM_DEBUG_DRIVER(&quot;trying to get scanoutpos for disabled &quot;
<span class="lineNum">     795 </span>            :                                  &quot;pipe %c\n&quot;, pipe_name(pipe));
<span class="lineNum">     796 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">     797 </span>            :         }
<span class="lineNum">     798 </span>            : 
<span class="lineNum">     799 </span><span class="lineNoCov">          0 :         htotal = mode-&gt;crtc_htotal;</span>
<span class="lineNum">     800 </span><span class="lineNoCov">          0 :         hsync_start = mode-&gt;crtc_hsync_start;</span>
<span class="lineNum">     801 </span><span class="lineNoCov">          0 :         vtotal = mode-&gt;crtc_vtotal;</span>
<span class="lineNum">     802 </span><span class="lineNoCov">          0 :         vbl_start = mode-&gt;crtc_vblank_start;</span>
<span class="lineNum">     803 </span><span class="lineNoCov">          0 :         vbl_end = mode-&gt;crtc_vblank_end;</span>
<span class="lineNum">     804 </span>            : 
<span class="lineNum">     805 </span><span class="lineNoCov">          0 :         if (mode-&gt;flags &amp; DRM_MODE_FLAG_INTERLACE) {</span>
<span class="lineNum">     806 </span><span class="lineNoCov">          0 :                 vbl_start = DIV_ROUND_UP(vbl_start, 2);</span>
<span class="lineNum">     807 </span><span class="lineNoCov">          0 :                 vbl_end /= 2;</span>
<span class="lineNum">     808 </span><span class="lineNoCov">          0 :                 vtotal /= 2;</span>
<span class="lineNum">     809 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     810 </span>            : 
<span class="lineNum">     811 </span>            :         ret |= DRM_SCANOUTPOS_VALID | DRM_SCANOUTPOS_ACCURATE;
<span class="lineNum">     812 </span>            : 
<span class="lineNum">     813 </span>            :         /*
<span class="lineNum">     814 </span>            :          * Lock uncore.lock, as we will do multiple timing critical raw
<span class="lineNum">     815 </span>            :          * register reads, potentially with preemption disabled, so the
<span class="lineNum">     816 </span>            :          * following code must not block on uncore.lock.
<span class="lineNum">     817 </span>            :          */
<span class="lineNum">     818 </span><span class="lineNoCov">          0 :         spin_lock_irqsave(&amp;dev_priv-&gt;uncore.lock, irqflags);</span>
<span class="lineNum">     819 </span>            : 
<span class="lineNum">     820 </span>            :         /* preempt_disable_rt() should go right here in PREEMPT_RT patchset. */
<span class="lineNum">     821 </span>            : 
<span class="lineNum">     822 </span>            :         /* Get optional system timestamp before query. */
<span class="lineNum">     823 </span><span class="lineNoCov">          0 :         if (stime)</span>
<span class="lineNum">     824 </span><span class="lineNoCov">          0 :                 *stime = ktime_get();</span>
<span class="lineNum">     825 </span>            : 
<span class="lineNum">     826 </span><span class="lineNoCov">          0 :         if (IS_GEN2(dev) || IS_G4X(dev) || INTEL_INFO(dev)-&gt;gen &gt;= 5) {</span>
<span class="lineNum">     827 </span>            :                 /* No obvious pixelcount register. Only query vertical
<span class="lineNum">     828 </span>            :                  * scanout position from Display scan line register.
<span class="lineNum">     829 </span>            :                  */
<span class="lineNum">     830 </span><span class="lineNoCov">          0 :                 position = __intel_get_crtc_scanline(intel_crtc);</span>
<span class="lineNum">     831 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">     832 </span>            :                 /* Have access to pixelcount since start of frame.
<span class="lineNum">     833 </span>            :                  * We can split this into vertical and horizontal
<span class="lineNum">     834 </span>            :                  * scanout position.
<span class="lineNum">     835 </span>            :                  */
<span class="lineNum">     836 </span><span class="lineNoCov">          0 :                 position = (__raw_i915_read32(dev_priv, PIPEFRAMEPIXEL(pipe)) &amp; PIPE_PIXEL_MASK) &gt;&gt; PIPE_PIXEL_SHIFT;</span>
<span class="lineNum">     837 </span>            : 
<span class="lineNum">     838 </span>            :                 /* convert to pixel counts */
<span class="lineNum">     839 </span><span class="lineNoCov">          0 :                 vbl_start *= htotal;</span>
<span class="lineNum">     840 </span><span class="lineNoCov">          0 :                 vbl_end *= htotal;</span>
<span class="lineNum">     841 </span><span class="lineNoCov">          0 :                 vtotal *= htotal;</span>
<span class="lineNum">     842 </span>            : 
<span class="lineNum">     843 </span>            :                 /*
<span class="lineNum">     844 </span>            :                  * In interlaced modes, the pixel counter counts all pixels,
<span class="lineNum">     845 </span>            :                  * so one field will have htotal more pixels. In order to avoid
<span class="lineNum">     846 </span>            :                  * the reported position from jumping backwards when the pixel
<span class="lineNum">     847 </span>            :                  * counter is beyond the length of the shorter field, just
<span class="lineNum">     848 </span>            :                  * clamp the position the length of the shorter field. This
<span class="lineNum">     849 </span>            :                  * matches how the scanline counter based position works since
<span class="lineNum">     850 </span>            :                  * the scanline counter doesn't count the two half lines.
<span class="lineNum">     851 </span>            :                  */
<span class="lineNum">     852 </span><span class="lineNoCov">          0 :                 if (position &gt;= vtotal)</span>
<span class="lineNum">     853 </span><span class="lineNoCov">          0 :                         position = vtotal - 1;</span>
<span class="lineNum">     854 </span>            : 
<span class="lineNum">     855 </span>            :                 /*
<span class="lineNum">     856 </span>            :                  * Start of vblank interrupt is triggered at start of hsync,
<span class="lineNum">     857 </span>            :                  * just prior to the first active line of vblank. However we
<span class="lineNum">     858 </span>            :                  * consider lines to start at the leading edge of horizontal
<span class="lineNum">     859 </span>            :                  * active. So, should we get here before we've crossed into
<span class="lineNum">     860 </span>            :                  * the horizontal active of the first line in vblank, we would
<span class="lineNum">     861 </span>            :                  * not set the DRM_SCANOUTPOS_INVBL flag. In order to fix that,
<span class="lineNum">     862 </span>            :                  * always add htotal-hsync_start to the current pixel position.
<span class="lineNum">     863 </span>            :                  */
<span class="lineNum">     864 </span><span class="lineNoCov">          0 :                 position = (position + htotal - hsync_start) % vtotal;</span>
<span class="lineNum">     865 </span>            :         }
<span class="lineNum">     866 </span>            : 
<span class="lineNum">     867 </span>            :         /* Get optional system timestamp after query. */
<span class="lineNum">     868 </span><span class="lineNoCov">          0 :         if (etime)</span>
<span class="lineNum">     869 </span><span class="lineNoCov">          0 :                 *etime = ktime_get();</span>
<span class="lineNum">     870 </span>            : 
<span class="lineNum">     871 </span>            :         /* preempt_enable_rt() should go right here in PREEMPT_RT patchset. */
<span class="lineNum">     872 </span>            : 
<span class="lineNum">     873 </span><span class="lineNoCov">          0 :         spin_unlock_irqrestore(&amp;dev_priv-&gt;uncore.lock, irqflags);</span>
<span class="lineNum">     874 </span>            : 
<span class="lineNum">     875 </span><span class="lineNoCov">          0 :         in_vbl = position &gt;= vbl_start &amp;&amp; position &lt; vbl_end;</span>
<span class="lineNum">     876 </span>            : 
<span class="lineNum">     877 </span>            :         /*
<span class="lineNum">     878 </span>            :          * While in vblank, position will be negative
<span class="lineNum">     879 </span>            :          * counting up towards 0 at vbl_end. And outside
<span class="lineNum">     880 </span>            :          * vblank, position will be positive counting
<span class="lineNum">     881 </span>            :          * up since vbl_end.
<span class="lineNum">     882 </span>            :          */
<span class="lineNum">     883 </span><span class="lineNoCov">          0 :         if (position &gt;= vbl_start)</span>
<span class="lineNum">     884 </span><span class="lineNoCov">          0 :                 position -= vbl_end;</span>
<span class="lineNum">     885 </span>            :         else
<span class="lineNum">     886 </span><span class="lineNoCov">          0 :                 position += vtotal - vbl_end;</span>
<span class="lineNum">     887 </span>            : 
<span class="lineNum">     888 </span><span class="lineNoCov">          0 :         if (IS_GEN2(dev) || IS_G4X(dev) || INTEL_INFO(dev)-&gt;gen &gt;= 5) {</span>
<span class="lineNum">     889 </span><span class="lineNoCov">          0 :                 *vpos = position;</span>
<span class="lineNum">     890 </span><span class="lineNoCov">          0 :                 *hpos = 0;</span>
<span class="lineNum">     891 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">     892 </span><span class="lineNoCov">          0 :                 *vpos = position / htotal;</span>
<span class="lineNum">     893 </span><span class="lineNoCov">          0 :                 *hpos = position - (*vpos * htotal);</span>
<span class="lineNum">     894 </span>            :         }
<span class="lineNum">     895 </span>            : 
<span class="lineNum">     896 </span>            :         /* In vblank? */
<span class="lineNum">     897 </span><span class="lineNoCov">          0 :         if (in_vbl)</span>
<span class="lineNum">     898 </span><span class="lineNoCov">          0 :                 ret |= DRM_SCANOUTPOS_IN_VBLANK;</span>
<span class="lineNum">     899 </span>            : 
<span class="lineNum">     900 </span><span class="lineNoCov">          0 :         return ret;</span>
<a name="901"><span class="lineNum">     901 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     902 </span>            : 
<span class="lineNum">     903 </span><span class="lineNoCov">          0 : int intel_get_crtc_scanline(struct intel_crtc *crtc)</span>
<span class="lineNum">     904 </span>            : {
<span class="lineNum">     905 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = crtc-&gt;base.dev-&gt;dev_private;</span>
<span class="lineNum">     906 </span>            :         unsigned long irqflags;
<span class="lineNum">     907 </span>            :         int position;
<span class="lineNum">     908 </span>            : 
<span class="lineNum">     909 </span><span class="lineNoCov">          0 :         spin_lock_irqsave(&amp;dev_priv-&gt;uncore.lock, irqflags);</span>
<span class="lineNum">     910 </span><span class="lineNoCov">          0 :         position = __intel_get_crtc_scanline(crtc);</span>
<span class="lineNum">     911 </span><span class="lineNoCov">          0 :         spin_unlock_irqrestore(&amp;dev_priv-&gt;uncore.lock, irqflags);</span>
<span class="lineNum">     912 </span>            : 
<span class="lineNum">     913 </span><span class="lineNoCov">          0 :         return position;</span>
<a name="914"><span class="lineNum">     914 </span>            : }</a>
<span class="lineNum">     915 </span>            : 
<span class="lineNum">     916 </span><span class="lineNoCov">          0 : static int i915_get_vblank_timestamp(struct drm_device *dev, unsigned int pipe,</span>
<span class="lineNum">     917 </span>            :                               int *max_error,
<span class="lineNum">     918 </span>            :                               struct timeval *vblank_time,
<span class="lineNum">     919 </span>            :                               unsigned flags)
<span class="lineNum">     920 </span>            : {
<span class="lineNum">     921 </span>            :         struct drm_crtc *crtc;
<span class="lineNum">     922 </span>            : 
<span class="lineNum">     923 </span><span class="lineNoCov">          0 :         if (pipe &gt;= INTEL_INFO(dev)-&gt;num_pipes) {</span>
<span class="lineNum">     924 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;Invalid crtc %u\n&quot;, pipe);</span>
<span class="lineNum">     925 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">     926 </span>            :         }
<span class="lineNum">     927 </span>            : 
<span class="lineNum">     928 </span>            :         /* Get drm_crtc to timestamp: */
<span class="lineNum">     929 </span><span class="lineNoCov">          0 :         crtc = intel_get_crtc_for_pipe(dev, pipe);</span>
<span class="lineNum">     930 </span><span class="lineNoCov">          0 :         if (crtc == NULL) {</span>
<span class="lineNum">     931 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;Invalid crtc %u\n&quot;, pipe);</span>
<span class="lineNum">     932 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">     933 </span>            :         }
<span class="lineNum">     934 </span>            : 
<span class="lineNum">     935 </span><span class="lineNoCov">          0 :         if (!crtc-&gt;hwmode.crtc_clock) {</span>
<span class="lineNum">     936 </span>            :                 DRM_DEBUG_KMS(&quot;crtc %u is disabled\n&quot;, pipe);
<span class="lineNum">     937 </span><span class="lineNoCov">          0 :                 return -EBUSY;</span>
<span class="lineNum">     938 </span>            :         }
<span class="lineNum">     939 </span>            : 
<span class="lineNum">     940 </span>            :         /* Helper routine in DRM core does all the work: */
<span class="lineNum">     941 </span><span class="lineNoCov">          0 :         return drm_calc_vbltimestamp_from_scanoutpos(dev, pipe, max_error,</span>
<span class="lineNum">     942 </span>            :                                                      vblank_time, flags,
<span class="lineNum">     943 </span>            :                                                      &amp;crtc-&gt;hwmode);
<a name="944"><span class="lineNum">     944 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     945 </span>            : 
<span class="lineNum">     946 </span><span class="lineNoCov">          0 : static void ironlake_rps_change_irq_handler(struct drm_device *dev)</span>
<span class="lineNum">     947 </span>            : {
<span class="lineNum">     948 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">     949 </span>            :         u32 busy_up, busy_down, max_avg, min_avg;
<span class="lineNum">     950 </span>            :         u8 new_delay;
<span class="lineNum">     951 </span>            : 
<span class="lineNum">     952 </span><span class="lineNoCov">          0 :         spin_lock(&amp;mchdev_lock);</span>
<span class="lineNum">     953 </span>            : 
<span class="lineNum">     954 </span><span class="lineNoCov">          0 :         I915_WRITE16(MEMINTRSTS, I915_READ(MEMINTRSTS));</span>
<span class="lineNum">     955 </span>            : 
<span class="lineNum">     956 </span><span class="lineNoCov">          0 :         new_delay = dev_priv-&gt;ips.cur_delay;</span>
<span class="lineNum">     957 </span>            : 
<span class="lineNum">     958 </span><span class="lineNoCov">          0 :         I915_WRITE16(MEMINTRSTS, MEMINT_EVAL_CHG);</span>
<span class="lineNum">     959 </span><span class="lineNoCov">          0 :         busy_up = I915_READ(RCPREVBSYTUPAVG);</span>
<span class="lineNum">     960 </span><span class="lineNoCov">          0 :         busy_down = I915_READ(RCPREVBSYTDNAVG);</span>
<span class="lineNum">     961 </span><span class="lineNoCov">          0 :         max_avg = I915_READ(RCBMAXAVG);</span>
<span class="lineNum">     962 </span><span class="lineNoCov">          0 :         min_avg = I915_READ(RCBMINAVG);</span>
<span class="lineNum">     963 </span>            : 
<span class="lineNum">     964 </span>            :         /* Handle RCS change request from hw */
<span class="lineNum">     965 </span><span class="lineNoCov">          0 :         if (busy_up &gt; max_avg) {</span>
<span class="lineNum">     966 </span><span class="lineNoCov">          0 :                 if (dev_priv-&gt;ips.cur_delay != dev_priv-&gt;ips.max_delay)</span>
<span class="lineNum">     967 </span><span class="lineNoCov">          0 :                         new_delay = dev_priv-&gt;ips.cur_delay - 1;</span>
<span class="lineNum">     968 </span><span class="lineNoCov">          0 :                 if (new_delay &lt; dev_priv-&gt;ips.max_delay)</span>
<span class="lineNum">     969 </span><span class="lineNoCov">          0 :                         new_delay = dev_priv-&gt;ips.max_delay;</span>
<span class="lineNum">     970 </span><span class="lineNoCov">          0 :         } else if (busy_down &lt; min_avg) {</span>
<span class="lineNum">     971 </span><span class="lineNoCov">          0 :                 if (dev_priv-&gt;ips.cur_delay != dev_priv-&gt;ips.min_delay)</span>
<span class="lineNum">     972 </span><span class="lineNoCov">          0 :                         new_delay = dev_priv-&gt;ips.cur_delay + 1;</span>
<span class="lineNum">     973 </span><span class="lineNoCov">          0 :                 if (new_delay &gt; dev_priv-&gt;ips.min_delay)</span>
<span class="lineNum">     974 </span><span class="lineNoCov">          0 :                         new_delay = dev_priv-&gt;ips.min_delay;</span>
<span class="lineNum">     975 </span>            :         }
<span class="lineNum">     976 </span>            : 
<span class="lineNum">     977 </span><span class="lineNoCov">          0 :         if (ironlake_set_drps(dev, new_delay))</span>
<span class="lineNum">     978 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;ips.cur_delay = new_delay;</span>
<span class="lineNum">     979 </span>            : 
<span class="lineNum">     980 </span><span class="lineNoCov">          0 :         spin_unlock(&amp;mchdev_lock);</span>
<span class="lineNum">     981 </span>            : 
<span class="lineNum">     982 </span>            :         return;
<a name="983"><span class="lineNum">     983 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     984 </span>            : 
<span class="lineNum">     985 </span><span class="lineNoCov">          0 : static void notify_ring(struct intel_engine_cs *ring)</span>
<span class="lineNum">     986 </span>            : {
<span class="lineNum">     987 </span><span class="lineNoCov">          0 :         if (!intel_ring_initialized(ring))</span>
<span class="lineNum">     988 </span>            :                 return;
<span class="lineNum">     989 </span>            : 
<span class="lineNum">     990 </span><span class="lineNoCov">          0 :         trace_i915_gem_request_notify(ring);</span>
<span class="lineNum">     991 </span>            : 
<span class="lineNum">     992 </span><span class="lineNoCov">          0 :         wake_up_all(&amp;ring-&gt;irq_queue);</span>
<a name="993"><span class="lineNum">     993 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     994 </span>            : 
<span class="lineNum">     995 </span><span class="lineNoCov">          0 : static void vlv_c0_read(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">     996 </span>            :                         struct intel_rps_ei *ei)
<span class="lineNum">     997 </span>            : {
<span class="lineNum">     998 </span><span class="lineNoCov">          0 :         ei-&gt;cz_clock = vlv_punit_read(dev_priv, PUNIT_REG_CZ_TIMESTAMP);</span>
<span class="lineNum">     999 </span><span class="lineNoCov">          0 :         ei-&gt;render_c0 = I915_READ(VLV_RENDER_C0_COUNT);</span>
<span class="lineNum">    1000 </span><span class="lineNoCov">          0 :         ei-&gt;media_c0 = I915_READ(VLV_MEDIA_C0_COUNT);</span>
<a name="1001"><span class="lineNum">    1001 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1002 </span>            : 
<span class="lineNum">    1003 </span><span class="lineNoCov">          0 : void gen6_rps_reset_ei(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">    1004 </span>            : {
<span class="lineNum">    1005 </span><span class="lineNoCov">          0 :         memset(&amp;dev_priv-&gt;rps.ei, 0, sizeof(dev_priv-&gt;rps.ei));</span>
<a name="1006"><span class="lineNum">    1006 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1007 </span>            : 
<span class="lineNum">    1008 </span><span class="lineNoCov">          0 : static u32 vlv_wa_c0_ei(struct drm_i915_private *dev_priv, u32 pm_iir)</span>
<span class="lineNum">    1009 </span>            : {
<span class="lineNum">    1010 </span><span class="lineNoCov">          0 :         const struct intel_rps_ei *prev = &amp;dev_priv-&gt;rps.ei;</span>
<span class="lineNum">    1011 </span><span class="lineNoCov">          0 :         struct intel_rps_ei now;</span>
<span class="lineNum">    1012 </span>            :         u32 events = 0;
<span class="lineNum">    1013 </span>            : 
<span class="lineNum">    1014 </span><span class="lineNoCov">          0 :         if ((pm_iir &amp; GEN6_PM_RP_UP_EI_EXPIRED) == 0)</span>
<span class="lineNum">    1015 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">    1016 </span>            : 
<span class="lineNum">    1017 </span><span class="lineNoCov">          0 :         vlv_c0_read(dev_priv, &amp;now);</span>
<span class="lineNum">    1018 </span><span class="lineNoCov">          0 :         if (now.cz_clock == 0)</span>
<span class="lineNum">    1019 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">    1020 </span>            : 
<span class="lineNum">    1021 </span><span class="lineNoCov">          0 :         if (prev-&gt;cz_clock) {</span>
<span class="lineNum">    1022 </span>            :                 u64 time, c0;
<span class="lineNum">    1023 </span>            :                 unsigned int mul;
<span class="lineNum">    1024 </span>            : 
<span class="lineNum">    1025 </span>            :                 mul = VLV_CZ_CLOCK_TO_MILLI_SEC * 100; /* scale to threshold% */
<span class="lineNum">    1026 </span><span class="lineNoCov">          0 :                 if (I915_READ(VLV_COUNTER_CONTROL) &amp; VLV_COUNT_RANGE_HIGH)</span>
<span class="lineNum">    1027 </span><span class="lineNoCov">          0 :                         mul &lt;&lt;= 8;</span>
<span class="lineNum">    1028 </span>            : 
<span class="lineNum">    1029 </span><span class="lineNoCov">          0 :                 time = now.cz_clock - prev-&gt;cz_clock;</span>
<span class="lineNum">    1030 </span><span class="lineNoCov">          0 :                 time *= dev_priv-&gt;czclk_freq;</span>
<span class="lineNum">    1031 </span>            : 
<span class="lineNum">    1032 </span>            :                 /* Workload can be split between render + media,
<span class="lineNum">    1033 </span>            :                  * e.g. SwapBuffers being blitted in X after being rendered in
<span class="lineNum">    1034 </span>            :                  * mesa. To account for this we need to combine both engines
<span class="lineNum">    1035 </span>            :                  * into our activity counter.
<span class="lineNum">    1036 </span>            :                  */
<span class="lineNum">    1037 </span><span class="lineNoCov">          0 :                 c0 = now.render_c0 - prev-&gt;render_c0;</span>
<span class="lineNum">    1038 </span><span class="lineNoCov">          0 :                 c0 += now.media_c0 - prev-&gt;media_c0;</span>
<span class="lineNum">    1039 </span><span class="lineNoCov">          0 :                 c0 *= mul;</span>
<span class="lineNum">    1040 </span>            : 
<span class="lineNum">    1041 </span><span class="lineNoCov">          0 :                 if (c0 &gt; time * dev_priv-&gt;rps.up_threshold)</span>
<span class="lineNum">    1042 </span><span class="lineNoCov">          0 :                         events = GEN6_PM_RP_UP_THRESHOLD;</span>
<span class="lineNum">    1043 </span><span class="lineNoCov">          0 :                 else if (c0 &lt; time * dev_priv-&gt;rps.down_threshold)</span>
<span class="lineNum">    1044 </span><span class="lineNoCov">          0 :                         events = GEN6_PM_RP_DOWN_THRESHOLD;</span>
<span class="lineNum">    1045 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1046 </span>            : 
<span class="lineNum">    1047 </span><span class="lineNoCov">          0 :         dev_priv-&gt;rps.ei = now;</span>
<span class="lineNum">    1048 </span><span class="lineNoCov">          0 :         return events;</span>
<a name="1049"><span class="lineNum">    1049 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1050 </span>            : 
<span class="lineNum">    1051 </span><span class="lineNoCov">          0 : static bool any_waiters(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">    1052 </span>            : {
<span class="lineNum">    1053 </span>            :         struct intel_engine_cs *ring;
<span class="lineNum">    1054 </span>            :         int i;
<span class="lineNum">    1055 </span>            : 
<span class="lineNum">    1056 </span><span class="lineNoCov">          0 :         for_each_ring(ring, dev_priv, i)</span>
<span class="lineNum">    1057 </span><span class="lineNoCov">          0 :                 if (ring-&gt;irq_refcount)</span>
<span class="lineNum">    1058 </span><span class="lineNoCov">          0 :                         return true;</span>
<span class="lineNum">    1059 </span>            : 
<span class="lineNum">    1060 </span><span class="lineNoCov">          0 :         return false;</span>
<a name="1061"><span class="lineNum">    1061 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1062 </span>            : 
<span class="lineNum">    1063 </span><span class="lineNoCov">          0 : static void gen6_pm_rps_work(struct work_struct *work)</span>
<span class="lineNum">    1064 </span>            : {
<span class="lineNum">    1065 </span>            :         struct drm_i915_private *dev_priv =
<span class="lineNum">    1066 </span><span class="lineNoCov">          0 :                 container_of(work, struct drm_i915_private, rps.work);</span>
<span class="lineNum">    1067 </span>            :         bool client_boost;
<span class="lineNum">    1068 </span>            :         int new_delay, adj, min, max;
<span class="lineNum">    1069 </span>            :         u32 pm_iir;
<span class="lineNum">    1070 </span>            : 
<span class="lineNum">    1071 </span><span class="lineNoCov">          0 :         spin_lock_irq(&amp;dev_priv-&gt;irq_lock);</span>
<span class="lineNum">    1072 </span>            :         /* Speed up work cancelation during disabling rps interrupts. */
<span class="lineNum">    1073 </span><span class="lineNoCov">          0 :         if (!dev_priv-&gt;rps.interrupts_enabled) {</span>
<span class="lineNum">    1074 </span><span class="lineNoCov">          0 :                 spin_unlock_irq(&amp;dev_priv-&gt;irq_lock);</span>
<span class="lineNum">    1075 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    1076 </span>            :         }
<span class="lineNum">    1077 </span><span class="lineNoCov">          0 :         pm_iir = dev_priv-&gt;rps.pm_iir;</span>
<span class="lineNum">    1078 </span><span class="lineNoCov">          0 :         dev_priv-&gt;rps.pm_iir = 0;</span>
<span class="lineNum">    1079 </span>            :         /* Make sure not to corrupt PMIMR state used by ringbuffer on GEN6 */
<span class="lineNum">    1080 </span><span class="lineNoCov">          0 :         gen6_enable_pm_irq(dev_priv, dev_priv-&gt;pm_rps_events);</span>
<span class="lineNum">    1081 </span><span class="lineNoCov">          0 :         client_boost = dev_priv-&gt;rps.client_boost;</span>
<span class="lineNum">    1082 </span><span class="lineNoCov">          0 :         dev_priv-&gt;rps.client_boost = false;</span>
<span class="lineNum">    1083 </span><span class="lineNoCov">          0 :         spin_unlock_irq(&amp;dev_priv-&gt;irq_lock);</span>
<span class="lineNum">    1084 </span>            : 
<span class="lineNum">    1085 </span>            :         /* Make sure we didn't queue anything we're not going to process. */
<span class="lineNum">    1086 </span><span class="lineNoCov">          0 :         WARN_ON(pm_iir &amp; ~dev_priv-&gt;pm_rps_events);</span>
<span class="lineNum">    1087 </span>            : 
<span class="lineNum">    1088 </span><span class="lineNoCov">          0 :         if ((pm_iir &amp; dev_priv-&gt;pm_rps_events) == 0 &amp;&amp; !client_boost)</span>
<span class="lineNum">    1089 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    1090 </span>            : 
<span class="lineNum">    1091 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;dev_priv-&gt;rps.hw_lock);</span>
<span class="lineNum">    1092 </span>            : 
<span class="lineNum">    1093 </span><span class="lineNoCov">          0 :         pm_iir |= vlv_wa_c0_ei(dev_priv, pm_iir);</span>
<span class="lineNum">    1094 </span>            : 
<span class="lineNum">    1095 </span><span class="lineNoCov">          0 :         adj = dev_priv-&gt;rps.last_adj;</span>
<span class="lineNum">    1096 </span><span class="lineNoCov">          0 :         new_delay = dev_priv-&gt;rps.cur_freq;</span>
<span class="lineNum">    1097 </span><span class="lineNoCov">          0 :         min = dev_priv-&gt;rps.min_freq_softlimit;</span>
<span class="lineNum">    1098 </span><span class="lineNoCov">          0 :         max = dev_priv-&gt;rps.max_freq_softlimit;</span>
<span class="lineNum">    1099 </span>            : 
<span class="lineNum">    1100 </span><span class="lineNoCov">          0 :         if (client_boost) {</span>
<span class="lineNum">    1101 </span>            :                 new_delay = dev_priv-&gt;rps.max_freq_softlimit;
<span class="lineNum">    1102 </span>            :                 adj = 0;
<span class="lineNum">    1103 </span><span class="lineNoCov">          0 :         } else if (pm_iir &amp; GEN6_PM_RP_UP_THRESHOLD) {</span>
<span class="lineNum">    1104 </span><span class="lineNoCov">          0 :                 if (adj &gt; 0)</span>
<span class="lineNum">    1105 </span><span class="lineNoCov">          0 :                         adj *= 2;</span>
<span class="lineNum">    1106 </span>            :                 else /* CHV needs even encode values */
<span class="lineNum">    1107 </span><span class="lineNoCov">          0 :                         adj = IS_CHERRYVIEW(dev_priv) ? 2 : 1;</span>
<span class="lineNum">    1108 </span>            :                 /*
<span class="lineNum">    1109 </span>            :                  * For better performance, jump directly
<span class="lineNum">    1110 </span>            :                  * to RPe if we're below it.
<span class="lineNum">    1111 </span>            :                  */
<span class="lineNum">    1112 </span><span class="lineNoCov">          0 :                 if (new_delay &lt; dev_priv-&gt;rps.efficient_freq - adj) {</span>
<span class="lineNum">    1113 </span>            :                         new_delay = dev_priv-&gt;rps.efficient_freq;
<span class="lineNum">    1114 </span>            :                         adj = 0;
<span class="lineNum">    1115 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    1116 </span><span class="lineNoCov">          0 :         } else if (any_waiters(dev_priv)) {</span>
<span class="lineNum">    1117 </span>            :                 adj = 0;
<span class="lineNum">    1118 </span><span class="lineNoCov">          0 :         } else if (pm_iir &amp; GEN6_PM_RP_DOWN_TIMEOUT) {</span>
<span class="lineNum">    1119 </span><span class="lineNoCov">          0 :                 if (dev_priv-&gt;rps.cur_freq &gt; dev_priv-&gt;rps.efficient_freq)</span>
<span class="lineNum">    1120 </span><span class="lineNoCov">          0 :                         new_delay = dev_priv-&gt;rps.efficient_freq;</span>
<span class="lineNum">    1121 </span>            :                 else
<span class="lineNum">    1122 </span><span class="lineNoCov">          0 :                         new_delay = dev_priv-&gt;rps.min_freq_softlimit;</span>
<span class="lineNum">    1123 </span>            :                 adj = 0;
<span class="lineNum">    1124 </span><span class="lineNoCov">          0 :         } else if (pm_iir &amp; GEN6_PM_RP_DOWN_THRESHOLD) {</span>
<span class="lineNum">    1125 </span><span class="lineNoCov">          0 :                 if (adj &lt; 0)</span>
<span class="lineNum">    1126 </span><span class="lineNoCov">          0 :                         adj *= 2;</span>
<span class="lineNum">    1127 </span>            :                 else /* CHV needs even encode values */
<span class="lineNum">    1128 </span><span class="lineNoCov">          0 :                         adj = IS_CHERRYVIEW(dev_priv) ? -2 : -1;</span>
<span class="lineNum">    1129 </span>            :         } else { /* unknown event */
<span class="lineNum">    1130 </span>            :                 adj = 0;
<span class="lineNum">    1131 </span>            :         }
<span class="lineNum">    1132 </span>            : 
<span class="lineNum">    1133 </span><span class="lineNoCov">          0 :         dev_priv-&gt;rps.last_adj = adj;</span>
<span class="lineNum">    1134 </span>            : 
<span class="lineNum">    1135 </span>            :         /* sysfs frequency interfaces may have snuck in while servicing the
<span class="lineNum">    1136 </span>            :          * interrupt
<span class="lineNum">    1137 </span>            :          */
<span class="lineNum">    1138 </span><span class="lineNoCov">          0 :         new_delay += adj;</span>
<span class="lineNum">    1139 </span><span class="lineNoCov">          0 :         new_delay = clamp_t(int, new_delay, min, max);</span>
<span class="lineNum">    1140 </span>            : 
<span class="lineNum">    1141 </span><span class="lineNoCov">          0 :         intel_set_rps(dev_priv-&gt;dev, new_delay);</span>
<span class="lineNum">    1142 </span>            : 
<span class="lineNum">    1143 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;dev_priv-&gt;rps.hw_lock);</span>
<span class="lineNum">    1144 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1145 </span>            : 
<span class="lineNum">    1146 </span>            : 
<span class="lineNum">    1147 </span>            : /**
<span class="lineNum">    1148 </span>            :  * ivybridge_parity_work - Workqueue called when a parity error interrupt
<span class="lineNum">    1149 </span>            :  * occurred.
<span class="lineNum">    1150 </span>            :  * @work: workqueue struct
<span class="lineNum">    1151 </span>            :  *
<span class="lineNum">    1152 </span>            :  * Doesn't actually do anything except notify userspace. As a consequence of
<span class="lineNum">    1153 </span>            :  * this event, userspace should try to remap the bad rows since statistically
<a name="1154"><span class="lineNum">    1154 </span>            :  * it is likely the same row is more likely to go bad again.</a>
<span class="lineNum">    1155 </span>            :  */
<span class="lineNum">    1156 </span><span class="lineNoCov">          0 : static void ivybridge_parity_work(struct work_struct *work)</span>
<span class="lineNum">    1157 </span>            : {
<span class="lineNum">    1158 </span>            :         struct drm_i915_private *dev_priv =
<span class="lineNum">    1159 </span><span class="lineNoCov">          0 :                 container_of(work, struct drm_i915_private, l3_parity.error_work);</span>
<span class="lineNum">    1160 </span>            :         u32 error_status, row, bank, subbank;
<span class="lineNum">    1161 </span>            : #ifdef __linux__
<span class="lineNum">    1162 </span>            :         char *parity_event[6];
<span class="lineNum">    1163 </span>            : #endif
<span class="lineNum">    1164 </span>            :         uint32_t misccpctl;
<span class="lineNum">    1165 </span>            :         uint8_t slice = 0;
<span class="lineNum">    1166 </span>            : 
<span class="lineNum">    1167 </span>            :         /* We must turn off DOP level clock gating to access the L3 registers.
<span class="lineNum">    1168 </span>            :          * In order to prevent a get/put style interface, acquire struct mutex
<span class="lineNum">    1169 </span>            :          * any time we access those registers.
<span class="lineNum">    1170 </span>            :          */
<span class="lineNum">    1171 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;dev_priv-&gt;dev-&gt;struct_mutex);</span>
<span class="lineNum">    1172 </span>            : 
<span class="lineNum">    1173 </span>            :         /* If we've screwed up tracking, just let the interrupt fire again */
<span class="lineNum">    1174 </span><span class="lineNoCov">          0 :         if (WARN_ON(!dev_priv-&gt;l3_parity.which_slice))</span>
<span class="lineNum">    1175 </span>            :                 goto out;
<span class="lineNum">    1176 </span>            : 
<span class="lineNum">    1177 </span><span class="lineNoCov">          0 :         misccpctl = I915_READ(GEN7_MISCCPCTL);</span>
<span class="lineNum">    1178 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN7_MISCCPCTL, misccpctl &amp; ~GEN7_DOP_CLOCK_GATE_ENABLE);</span>
<span class="lineNum">    1179 </span><span class="lineNoCov">          0 :         POSTING_READ(GEN7_MISCCPCTL);</span>
<span class="lineNum">    1180 </span>            : 
<span class="lineNum">    1181 </span><span class="lineNoCov">          0 :         while ((slice = ffs(dev_priv-&gt;l3_parity.which_slice)) != 0) {</span>
<span class="lineNum">    1182 </span>            :                 u32 reg;
<span class="lineNum">    1183 </span>            : 
<span class="lineNum">    1184 </span><span class="lineNoCov">          0 :                 slice--;</span>
<span class="lineNum">    1185 </span><span class="lineNoCov">          0 :                 if (WARN_ON_ONCE(slice &gt;= NUM_L3_SLICES(dev_priv-&gt;dev)))</span>
<span class="lineNum">    1186 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    1187 </span>            : 
<span class="lineNum">    1188 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;l3_parity.which_slice &amp;= ~(1&lt;&lt;slice);</span>
<span class="lineNum">    1189 </span>            : 
<span class="lineNum">    1190 </span><span class="lineNoCov">          0 :                 reg = GEN7_L3CDERRST1 + (slice * 0x200);</span>
<span class="lineNum">    1191 </span>            : 
<span class="lineNum">    1192 </span><span class="lineNoCov">          0 :                 error_status = I915_READ(reg);</span>
<span class="lineNum">    1193 </span><span class="lineNoCov">          0 :                 row = GEN7_PARITY_ERROR_ROW(error_status);</span>
<span class="lineNum">    1194 </span><span class="lineNoCov">          0 :                 bank = GEN7_PARITY_ERROR_BANK(error_status);</span>
<span class="lineNum">    1195 </span><span class="lineNoCov">          0 :                 subbank = GEN7_PARITY_ERROR_SUBBANK(error_status);</span>
<span class="lineNum">    1196 </span>            : 
<span class="lineNum">    1197 </span><span class="lineNoCov">          0 :                 I915_WRITE(reg, GEN7_PARITY_ERROR_VALID | GEN7_L3CDERRST1_ENABLE);</span>
<span class="lineNum">    1198 </span><span class="lineNoCov">          0 :                 POSTING_READ(reg);</span>
<span class="lineNum">    1199 </span>            : 
<span class="lineNum">    1200 </span>            : #ifdef __linux__
<span class="lineNum">    1201 </span>            :                 parity_event[0] = I915_L3_PARITY_UEVENT &quot;=1&quot;;
<span class="lineNum">    1202 </span>            :                 parity_event[1] = kasprintf(GFP_KERNEL, &quot;ROW=%d&quot;, row);
<span class="lineNum">    1203 </span>            :                 parity_event[2] = kasprintf(GFP_KERNEL, &quot;BANK=%d&quot;, bank);
<span class="lineNum">    1204 </span>            :                 parity_event[3] = kasprintf(GFP_KERNEL, &quot;SUBBANK=%d&quot;, subbank);
<span class="lineNum">    1205 </span>            :                 parity_event[4] = kasprintf(GFP_KERNEL, &quot;SLICE=%d&quot;, slice);
<span class="lineNum">    1206 </span>            :                 parity_event[5] = NULL;
<span class="lineNum">    1207 </span>            : 
<span class="lineNum">    1208 </span>            :                 kobject_uevent_env(&amp;dev_priv-&gt;dev-&gt;primary-&gt;kdev-&gt;kobj,
<span class="lineNum">    1209 </span>            :                                    KOBJ_CHANGE, parity_event);
<span class="lineNum">    1210 </span>            : #endif
<span class="lineNum">    1211 </span>            : 
<span class="lineNum">    1212 </span>            :                 DRM_DEBUG(&quot;Parity error: Slice = %d, Row = %d, Bank = %d, Sub bank = %d.\n&quot;,
<span class="lineNum">    1213 </span>            :                           slice, row, bank, subbank);
<span class="lineNum">    1214 </span>            : 
<span class="lineNum">    1215 </span>            : #ifdef __linux__
<span class="lineNum">    1216 </span>            :                 kfree(parity_event[4]);
<span class="lineNum">    1217 </span>            :                 kfree(parity_event[3]);
<span class="lineNum">    1218 </span>            :                 kfree(parity_event[2]);
<span class="lineNum">    1219 </span>            :                 kfree(parity_event[1]);
<span class="lineNum">    1220 </span>            : #endif
<span class="lineNum">    1221 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1222 </span>            : 
<span class="lineNum">    1223 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN7_MISCCPCTL, misccpctl);</span>
<span class="lineNum">    1224 </span>            : 
<span class="lineNum">    1225 </span>            : out:
<span class="lineNum">    1226 </span><span class="lineNoCov">          0 :         WARN_ON(dev_priv-&gt;l3_parity.which_slice);</span>
<span class="lineNum">    1227 </span><span class="lineNoCov">          0 :         spin_lock_irq(&amp;dev_priv-&gt;irq_lock);</span>
<span class="lineNum">    1228 </span><span class="lineNoCov">          0 :         gen5_enable_gt_irq(dev_priv, GT_PARITY_ERROR(dev_priv-&gt;dev));</span>
<span class="lineNum">    1229 </span><span class="lineNoCov">          0 :         spin_unlock_irq(&amp;dev_priv-&gt;irq_lock);</span>
<span class="lineNum">    1230 </span>            : 
<span class="lineNum">    1231 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;dev_priv-&gt;dev-&gt;struct_mutex);</span>
<a name="1232"><span class="lineNum">    1232 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1233 </span>            : 
<span class="lineNum">    1234 </span><span class="lineNoCov">          0 : static void ivybridge_parity_error_irq_handler(struct drm_device *dev, u32 iir)</span>
<span class="lineNum">    1235 </span>            : {
<span class="lineNum">    1236 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    1237 </span>            : 
<span class="lineNum">    1238 </span><span class="lineNoCov">          0 :         if (!HAS_L3_DPF(dev))</span>
<span class="lineNum">    1239 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    1240 </span>            : 
<span class="lineNum">    1241 </span><span class="lineNoCov">          0 :         spin_lock(&amp;dev_priv-&gt;irq_lock);</span>
<span class="lineNum">    1242 </span><span class="lineNoCov">          0 :         gen5_disable_gt_irq(dev_priv, GT_PARITY_ERROR(dev));</span>
<span class="lineNum">    1243 </span><span class="lineNoCov">          0 :         spin_unlock(&amp;dev_priv-&gt;irq_lock);</span>
<span class="lineNum">    1244 </span>            : 
<span class="lineNum">    1245 </span><span class="lineNoCov">          0 :         iir &amp;= GT_PARITY_ERROR(dev);</span>
<span class="lineNum">    1246 </span><span class="lineNoCov">          0 :         if (iir &amp; GT_RENDER_L3_PARITY_ERROR_INTERRUPT_S1)</span>
<span class="lineNum">    1247 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;l3_parity.which_slice |= 1 &lt;&lt; 1;</span>
<span class="lineNum">    1248 </span>            : 
<span class="lineNum">    1249 </span><span class="lineNoCov">          0 :         if (iir &amp; GT_RENDER_L3_PARITY_ERROR_INTERRUPT)</span>
<span class="lineNum">    1250 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;l3_parity.which_slice |= 1 &lt;&lt; 0;</span>
<span class="lineNum">    1251 </span>            : 
<span class="lineNum">    1252 </span><span class="lineNoCov">          0 :         queue_work(dev_priv-&gt;wq, &amp;dev_priv-&gt;l3_parity.error_work);</span>
<a name="1253"><span class="lineNum">    1253 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1254 </span>            : 
<span class="lineNum">    1255 </span><span class="lineNoCov">          0 : static void ilk_gt_irq_handler(struct drm_device *dev,</span>
<span class="lineNum">    1256 </span>            :                                struct drm_i915_private *dev_priv,
<span class="lineNum">    1257 </span>            :                                u32 gt_iir)
<span class="lineNum">    1258 </span>            : {
<span class="lineNum">    1259 </span><span class="lineNoCov">          0 :         if (gt_iir &amp;</span>
<span class="lineNum">    1260 </span>            :             (GT_RENDER_USER_INTERRUPT | GT_RENDER_PIPECTL_NOTIFY_INTERRUPT))
<span class="lineNum">    1261 </span><span class="lineNoCov">          0 :                 notify_ring(&amp;dev_priv-&gt;ring[RCS]);</span>
<span class="lineNum">    1262 </span><span class="lineNoCov">          0 :         if (gt_iir &amp; ILK_BSD_USER_INTERRUPT)</span>
<span class="lineNum">    1263 </span><span class="lineNoCov">          0 :                 notify_ring(&amp;dev_priv-&gt;ring[VCS]);</span>
<a name="1264"><span class="lineNum">    1264 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1265 </span>            : 
<span class="lineNum">    1266 </span><span class="lineNoCov">          0 : static void snb_gt_irq_handler(struct drm_device *dev,</span>
<span class="lineNum">    1267 </span>            :                                struct drm_i915_private *dev_priv,
<span class="lineNum">    1268 </span>            :                                u32 gt_iir)
<span class="lineNum">    1269 </span>            : {
<span class="lineNum">    1270 </span>            : 
<span class="lineNum">    1271 </span><span class="lineNoCov">          0 :         if (gt_iir &amp;</span>
<span class="lineNum">    1272 </span>            :             (GT_RENDER_USER_INTERRUPT | GT_RENDER_PIPECTL_NOTIFY_INTERRUPT))
<span class="lineNum">    1273 </span><span class="lineNoCov">          0 :                 notify_ring(&amp;dev_priv-&gt;ring[RCS]);</span>
<span class="lineNum">    1274 </span><span class="lineNoCov">          0 :         if (gt_iir &amp; GT_BSD_USER_INTERRUPT)</span>
<span class="lineNum">    1275 </span><span class="lineNoCov">          0 :                 notify_ring(&amp;dev_priv-&gt;ring[VCS]);</span>
<span class="lineNum">    1276 </span><span class="lineNoCov">          0 :         if (gt_iir &amp; GT_BLT_USER_INTERRUPT)</span>
<span class="lineNum">    1277 </span><span class="lineNoCov">          0 :                 notify_ring(&amp;dev_priv-&gt;ring[BCS]);</span>
<span class="lineNum">    1278 </span>            : 
<span class="lineNum">    1279 </span><span class="lineNoCov">          0 :         if (gt_iir &amp; (GT_BLT_CS_ERROR_INTERRUPT |</span>
<span class="lineNum">    1280 </span>            :                       GT_BSD_CS_ERROR_INTERRUPT |
<span class="lineNum">    1281 </span>            :                       GT_RENDER_CS_MASTER_ERROR_INTERRUPT))
<span class="lineNum">    1282 </span>            :                 DRM_DEBUG(&quot;Command parser error, gt_iir 0x%08x\n&quot;, gt_iir);
<span class="lineNum">    1283 </span>            : 
<span class="lineNum">    1284 </span><span class="lineNoCov">          0 :         if (gt_iir &amp; GT_PARITY_ERROR(dev))</span>
<span class="lineNum">    1285 </span><span class="lineNoCov">          0 :                 ivybridge_parity_error_irq_handler(dev, gt_iir);</span>
<a name="1286"><span class="lineNum">    1286 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1287 </span>            : 
<span class="lineNum">    1288 </span><span class="lineNoCov">          0 : static irqreturn_t gen8_gt_irq_handler(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">    1289 </span>            :                                        u32 master_ctl)
<span class="lineNum">    1290 </span>            : {
<span class="lineNum">    1291 </span>            :         irqreturn_t ret = IRQ_NONE;
<span class="lineNum">    1292 </span>            : 
<span class="lineNum">    1293 </span><span class="lineNoCov">          0 :         if (master_ctl &amp; (GEN8_GT_RCS_IRQ | GEN8_GT_BCS_IRQ)) {</span>
<span class="lineNum">    1294 </span><span class="lineNoCov">          0 :                 u32 tmp = I915_READ_FW(GEN8_GT_IIR(0));</span>
<span class="lineNum">    1295 </span><span class="lineNoCov">          0 :                 if (tmp) {</span>
<span class="lineNum">    1296 </span><span class="lineNoCov">          0 :                         I915_WRITE_FW(GEN8_GT_IIR(0), tmp);</span>
<span class="lineNum">    1297 </span>            :                         ret = IRQ_HANDLED;
<span class="lineNum">    1298 </span>            : 
<span class="lineNum">    1299 </span><span class="lineNoCov">          0 :                         if (tmp &amp; (GT_CONTEXT_SWITCH_INTERRUPT &lt;&lt; GEN8_RCS_IRQ_SHIFT))</span>
<span class="lineNum">    1300 </span><span class="lineNoCov">          0 :                                 intel_lrc_irq_handler(&amp;dev_priv-&gt;ring[RCS]);</span>
<span class="lineNum">    1301 </span><span class="lineNoCov">          0 :                         if (tmp &amp; (GT_RENDER_USER_INTERRUPT &lt;&lt; GEN8_RCS_IRQ_SHIFT))</span>
<span class="lineNum">    1302 </span><span class="lineNoCov">          0 :                                 notify_ring(&amp;dev_priv-&gt;ring[RCS]);</span>
<span class="lineNum">    1303 </span>            : 
<span class="lineNum">    1304 </span><span class="lineNoCov">          0 :                         if (tmp &amp; (GT_CONTEXT_SWITCH_INTERRUPT &lt;&lt; GEN8_BCS_IRQ_SHIFT))</span>
<span class="lineNum">    1305 </span><span class="lineNoCov">          0 :                                 intel_lrc_irq_handler(&amp;dev_priv-&gt;ring[BCS]);</span>
<span class="lineNum">    1306 </span><span class="lineNoCov">          0 :                         if (tmp &amp; (GT_RENDER_USER_INTERRUPT &lt;&lt; GEN8_BCS_IRQ_SHIFT))</span>
<span class="lineNum">    1307 </span><span class="lineNoCov">          0 :                                 notify_ring(&amp;dev_priv-&gt;ring[BCS]);</span>
<span class="lineNum">    1308 </span>            :                 } else
<span class="lineNum">    1309 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;The master control interrupt lied (GT0)!\n&quot;);</span>
<span class="lineNum">    1310 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1311 </span>            : 
<span class="lineNum">    1312 </span><span class="lineNoCov">          0 :         if (master_ctl &amp; (GEN8_GT_VCS1_IRQ | GEN8_GT_VCS2_IRQ)) {</span>
<span class="lineNum">    1313 </span><span class="lineNoCov">          0 :                 u32 tmp = I915_READ_FW(GEN8_GT_IIR(1));</span>
<span class="lineNum">    1314 </span><span class="lineNoCov">          0 :                 if (tmp) {</span>
<span class="lineNum">    1315 </span><span class="lineNoCov">          0 :                         I915_WRITE_FW(GEN8_GT_IIR(1), tmp);</span>
<span class="lineNum">    1316 </span>            :                         ret = IRQ_HANDLED;
<span class="lineNum">    1317 </span>            : 
<span class="lineNum">    1318 </span><span class="lineNoCov">          0 :                         if (tmp &amp; (GT_CONTEXT_SWITCH_INTERRUPT &lt;&lt; GEN8_VCS1_IRQ_SHIFT))</span>
<span class="lineNum">    1319 </span><span class="lineNoCov">          0 :                                 intel_lrc_irq_handler(&amp;dev_priv-&gt;ring[VCS]);</span>
<span class="lineNum">    1320 </span><span class="lineNoCov">          0 :                         if (tmp &amp; (GT_RENDER_USER_INTERRUPT &lt;&lt; GEN8_VCS1_IRQ_SHIFT))</span>
<span class="lineNum">    1321 </span><span class="lineNoCov">          0 :                                 notify_ring(&amp;dev_priv-&gt;ring[VCS]);</span>
<span class="lineNum">    1322 </span>            : 
<span class="lineNum">    1323 </span><span class="lineNoCov">          0 :                         if (tmp &amp; (GT_CONTEXT_SWITCH_INTERRUPT &lt;&lt; GEN8_VCS2_IRQ_SHIFT))</span>
<span class="lineNum">    1324 </span><span class="lineNoCov">          0 :                                 intel_lrc_irq_handler(&amp;dev_priv-&gt;ring[VCS2]);</span>
<span class="lineNum">    1325 </span><span class="lineNoCov">          0 :                         if (tmp &amp; (GT_RENDER_USER_INTERRUPT &lt;&lt; GEN8_VCS2_IRQ_SHIFT))</span>
<span class="lineNum">    1326 </span><span class="lineNoCov">          0 :                                 notify_ring(&amp;dev_priv-&gt;ring[VCS2]);</span>
<span class="lineNum">    1327 </span>            :                 } else
<span class="lineNum">    1328 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;The master control interrupt lied (GT1)!\n&quot;);</span>
<span class="lineNum">    1329 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1330 </span>            : 
<span class="lineNum">    1331 </span><span class="lineNoCov">          0 :         if (master_ctl &amp; GEN8_GT_VECS_IRQ) {</span>
<span class="lineNum">    1332 </span><span class="lineNoCov">          0 :                 u32 tmp = I915_READ_FW(GEN8_GT_IIR(3));</span>
<span class="lineNum">    1333 </span><span class="lineNoCov">          0 :                 if (tmp) {</span>
<span class="lineNum">    1334 </span><span class="lineNoCov">          0 :                         I915_WRITE_FW(GEN8_GT_IIR(3), tmp);</span>
<span class="lineNum">    1335 </span>            :                         ret = IRQ_HANDLED;
<span class="lineNum">    1336 </span>            : 
<span class="lineNum">    1337 </span><span class="lineNoCov">          0 :                         if (tmp &amp; (GT_CONTEXT_SWITCH_INTERRUPT &lt;&lt; GEN8_VECS_IRQ_SHIFT))</span>
<span class="lineNum">    1338 </span><span class="lineNoCov">          0 :                                 intel_lrc_irq_handler(&amp;dev_priv-&gt;ring[VECS]);</span>
<span class="lineNum">    1339 </span><span class="lineNoCov">          0 :                         if (tmp &amp; (GT_RENDER_USER_INTERRUPT &lt;&lt; GEN8_VECS_IRQ_SHIFT))</span>
<span class="lineNum">    1340 </span><span class="lineNoCov">          0 :                                 notify_ring(&amp;dev_priv-&gt;ring[VECS]);</span>
<span class="lineNum">    1341 </span>            :                 } else
<span class="lineNum">    1342 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;The master control interrupt lied (GT3)!\n&quot;);</span>
<span class="lineNum">    1343 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1344 </span>            : 
<span class="lineNum">    1345 </span><span class="lineNoCov">          0 :         if (master_ctl &amp; GEN8_GT_PM_IRQ) {</span>
<span class="lineNum">    1346 </span><span class="lineNoCov">          0 :                 u32 tmp = I915_READ_FW(GEN8_GT_IIR(2));</span>
<span class="lineNum">    1347 </span><span class="lineNoCov">          0 :                 if (tmp &amp; dev_priv-&gt;pm_rps_events) {</span>
<span class="lineNum">    1348 </span><span class="lineNoCov">          0 :                         I915_WRITE_FW(GEN8_GT_IIR(2),</span>
<span class="lineNum">    1349 </span>            :                                       tmp &amp; dev_priv-&gt;pm_rps_events);
<span class="lineNum">    1350 </span>            :                         ret = IRQ_HANDLED;
<span class="lineNum">    1351 </span><span class="lineNoCov">          0 :                         gen6_rps_irq_handler(dev_priv, tmp);</span>
<span class="lineNum">    1352 </span><span class="lineNoCov">          0 :                 } else</span>
<span class="lineNum">    1353 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;The master control interrupt lied (PM)!\n&quot;);</span>
<span class="lineNum">    1354 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1355 </span>            : 
<span class="lineNum">    1356 </span><span class="lineNoCov">          0 :         return ret;</span>
<a name="1357"><span class="lineNum">    1357 </span>            : }</a>
<span class="lineNum">    1358 </span>            : 
<span class="lineNum">    1359 </span><span class="lineNoCov">          0 : static bool bxt_port_hotplug_long_detect(enum port port, u32 val)</span>
<span class="lineNum">    1360 </span>            : {
<span class="lineNum">    1361 </span><span class="lineNoCov">          0 :         switch (port) {</span>
<span class="lineNum">    1362 </span>            :         case PORT_A:
<span class="lineNum">    1363 </span><span class="lineNoCov">          0 :                 return val &amp; PORTA_HOTPLUG_LONG_DETECT;</span>
<span class="lineNum">    1364 </span>            :         case PORT_B:
<span class="lineNum">    1365 </span><span class="lineNoCov">          0 :                 return val &amp; PORTB_HOTPLUG_LONG_DETECT;</span>
<span class="lineNum">    1366 </span>            :         case PORT_C:
<span class="lineNum">    1367 </span><span class="lineNoCov">          0 :                 return val &amp; PORTC_HOTPLUG_LONG_DETECT;</span>
<span class="lineNum">    1368 </span>            :         default:
<span class="lineNum">    1369 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">    1370 </span>            :         }
<a name="1371"><span class="lineNum">    1371 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1372 </span>            : 
<span class="lineNum">    1373 </span><span class="lineNoCov">          0 : static bool spt_port_hotplug2_long_detect(enum port port, u32 val)</span>
<span class="lineNum">    1374 </span>            : {
<span class="lineNum">    1375 </span><span class="lineNoCov">          0 :         switch (port) {</span>
<span class="lineNum">    1376 </span>            :         case PORT_E:
<span class="lineNum">    1377 </span><span class="lineNoCov">          0 :                 return val &amp; PORTE_HOTPLUG_LONG_DETECT;</span>
<span class="lineNum">    1378 </span>            :         default:
<span class="lineNum">    1379 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">    1380 </span>            :         }
<a name="1381"><span class="lineNum">    1381 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1382 </span>            : 
<span class="lineNum">    1383 </span><span class="lineNoCov">          0 : static bool spt_port_hotplug_long_detect(enum port port, u32 val)</span>
<span class="lineNum">    1384 </span>            : {
<span class="lineNum">    1385 </span><span class="lineNoCov">          0 :         switch (port) {</span>
<span class="lineNum">    1386 </span>            :         case PORT_A:
<span class="lineNum">    1387 </span><span class="lineNoCov">          0 :                 return val &amp; PORTA_HOTPLUG_LONG_DETECT;</span>
<span class="lineNum">    1388 </span>            :         case PORT_B:
<span class="lineNum">    1389 </span><span class="lineNoCov">          0 :                 return val &amp; PORTB_HOTPLUG_LONG_DETECT;</span>
<span class="lineNum">    1390 </span>            :         case PORT_C:
<span class="lineNum">    1391 </span><span class="lineNoCov">          0 :                 return val &amp; PORTC_HOTPLUG_LONG_DETECT;</span>
<span class="lineNum">    1392 </span>            :         case PORT_D:
<span class="lineNum">    1393 </span><span class="lineNoCov">          0 :                 return val &amp; PORTD_HOTPLUG_LONG_DETECT;</span>
<span class="lineNum">    1394 </span>            :         default:
<span class="lineNum">    1395 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">    1396 </span>            :         }
<a name="1397"><span class="lineNum">    1397 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1398 </span>            : 
<span class="lineNum">    1399 </span><span class="lineNoCov">          0 : static bool ilk_port_hotplug_long_detect(enum port port, u32 val)</span>
<span class="lineNum">    1400 </span>            : {
<span class="lineNum">    1401 </span><span class="lineNoCov">          0 :         switch (port) {</span>
<span class="lineNum">    1402 </span>            :         case PORT_A:
<span class="lineNum">    1403 </span><span class="lineNoCov">          0 :                 return val &amp; DIGITAL_PORTA_HOTPLUG_LONG_DETECT;</span>
<span class="lineNum">    1404 </span>            :         default:
<span class="lineNum">    1405 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">    1406 </span>            :         }
<a name="1407"><span class="lineNum">    1407 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1408 </span>            : 
<span class="lineNum">    1409 </span><span class="lineNoCov">          0 : static bool pch_port_hotplug_long_detect(enum port port, u32 val)</span>
<span class="lineNum">    1410 </span>            : {
<span class="lineNum">    1411 </span><span class="lineNoCov">          0 :         switch (port) {</span>
<span class="lineNum">    1412 </span>            :         case PORT_B:
<span class="lineNum">    1413 </span><span class="lineNoCov">          0 :                 return val &amp; PORTB_HOTPLUG_LONG_DETECT;</span>
<span class="lineNum">    1414 </span>            :         case PORT_C:
<span class="lineNum">    1415 </span><span class="lineNoCov">          0 :                 return val &amp; PORTC_HOTPLUG_LONG_DETECT;</span>
<span class="lineNum">    1416 </span>            :         case PORT_D:
<span class="lineNum">    1417 </span><span class="lineNoCov">          0 :                 return val &amp; PORTD_HOTPLUG_LONG_DETECT;</span>
<span class="lineNum">    1418 </span>            :         default:
<span class="lineNum">    1419 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">    1420 </span>            :         }
<a name="1421"><span class="lineNum">    1421 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1422 </span>            : 
<span class="lineNum">    1423 </span><span class="lineNoCov">          0 : static bool i9xx_port_hotplug_long_detect(enum port port, u32 val)</span>
<span class="lineNum">    1424 </span>            : {
<span class="lineNum">    1425 </span><span class="lineNoCov">          0 :         switch (port) {</span>
<span class="lineNum">    1426 </span>            :         case PORT_B:
<span class="lineNum">    1427 </span><span class="lineNoCov">          0 :                 return val &amp; PORTB_HOTPLUG_INT_LONG_PULSE;</span>
<span class="lineNum">    1428 </span>            :         case PORT_C:
<span class="lineNum">    1429 </span><span class="lineNoCov">          0 :                 return val &amp; PORTC_HOTPLUG_INT_LONG_PULSE;</span>
<span class="lineNum">    1430 </span>            :         case PORT_D:
<span class="lineNum">    1431 </span><span class="lineNoCov">          0 :                 return val &amp; PORTD_HOTPLUG_INT_LONG_PULSE;</span>
<span class="lineNum">    1432 </span>            :         default:
<span class="lineNum">    1433 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">    1434 </span>            :         }
<span class="lineNum">    1435 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1436 </span>            : 
<span class="lineNum">    1437 </span>            : /*
<span class="lineNum">    1438 </span>            :  * Get a bit mask of pins that have triggered, and which ones may be long.
<span class="lineNum">    1439 </span>            :  * This can be called multiple times with the same masks to accumulate
<span class="lineNum">    1440 </span>            :  * hotplug detection results from several registers.
<span class="lineNum">    1441 </span>            :  *
<a name="1442"><span class="lineNum">    1442 </span>            :  * Note that the caller is expected to zero out the masks initially.</a>
<span class="lineNum">    1443 </span>            :  */
<span class="lineNum">    1444 </span><span class="lineNoCov">          0 : static void intel_get_hpd_pins(u32 *pin_mask, u32 *long_mask,</span>
<span class="lineNum">    1445 </span>            :                              u32 hotplug_trigger, u32 dig_hotplug_reg,
<span class="lineNum">    1446 </span>            :                              const u32 hpd[HPD_NUM_PINS],
<span class="lineNum">    1447 </span>            :                              bool long_pulse_detect(enum port port, u32 val))
<span class="lineNum">    1448 </span>            : {
<span class="lineNum">    1449 </span><span class="lineNoCov">          0 :         enum port port;</span>
<span class="lineNum">    1450 </span>            :         int i;
<span class="lineNum">    1451 </span>            : 
<span class="lineNum">    1452 </span><span class="lineNoCov">          0 :         for_each_hpd_pin(i) {</span>
<span class="lineNum">    1453 </span><span class="lineNoCov">          0 :                 if ((hpd[i] &amp; hotplug_trigger) == 0)</span>
<span class="lineNum">    1454 </span>            :                         continue;
<span class="lineNum">    1455 </span>            : 
<span class="lineNum">    1456 </span><span class="lineNoCov">          0 :                 *pin_mask |= BIT(i);</span>
<span class="lineNum">    1457 </span>            : 
<span class="lineNum">    1458 </span><span class="lineNoCov">          0 :                 if (!intel_hpd_pin_to_port(i, &amp;port))</span>
<span class="lineNum">    1459 </span>            :                         continue;
<span class="lineNum">    1460 </span>            : 
<span class="lineNum">    1461 </span><span class="lineNoCov">          0 :                 if (long_pulse_detect(port, dig_hotplug_reg))</span>
<span class="lineNum">    1462 </span><span class="lineNoCov">          0 :                         *long_mask |= BIT(i);</span>
<span class="lineNum">    1463 </span>            :         }
<span class="lineNum">    1464 </span>            : 
<span class="lineNum">    1465 </span>            :         DRM_DEBUG_DRIVER(&quot;hotplug event received, stat 0x%08x, dig 0x%08x, pins 0x%08x\n&quot;,
<span class="lineNum">    1466 </span>            :                          hotplug_trigger, dig_hotplug_reg, *pin_mask);
<span class="lineNum">    1467 </span>            : 
<a name="1468"><span class="lineNum">    1468 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1469 </span>            : 
<span class="lineNum">    1470 </span><span class="lineNoCov">          0 : static void gmbus_irq_handler(struct drm_device *dev)</span>
<span class="lineNum">    1471 </span>            : {
<span class="lineNum">    1472 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    1473 </span>            : 
<span class="lineNum">    1474 </span><span class="lineNoCov">          0 :         wake_up_all(&amp;dev_priv-&gt;gmbus_wait_queue);</span>
<a name="1475"><span class="lineNum">    1475 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1476 </span>            : 
<span class="lineNum">    1477 </span><span class="lineNoCov">          0 : static void dp_aux_irq_handler(struct drm_device *dev)</span>
<span class="lineNum">    1478 </span>            : {
<span class="lineNum">    1479 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    1480 </span>            : 
<span class="lineNum">    1481 </span><span class="lineNoCov">          0 :         wake_up_all(&amp;dev_priv-&gt;gmbus_wait_queue);</span>
<span class="lineNum">    1482 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1483 </span>            : 
<span class="lineNum">    1484 </span>            : #if defined(CONFIG_DEBUG_FS)
<span class="lineNum">    1485 </span>            : static void display_pipe_crc_irq_handler(struct drm_device *dev, enum pipe pipe,
<span class="lineNum">    1486 </span>            :                                          uint32_t crc0, uint32_t crc1,
<span class="lineNum">    1487 </span>            :                                          uint32_t crc2, uint32_t crc3,
<span class="lineNum">    1488 </span>            :                                          uint32_t crc4)
<span class="lineNum">    1489 </span>            : {
<span class="lineNum">    1490 </span>            :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;
<span class="lineNum">    1491 </span>            :         struct intel_pipe_crc *pipe_crc = &amp;dev_priv-&gt;pipe_crc[pipe];
<span class="lineNum">    1492 </span>            :         struct intel_pipe_crc_entry *entry;
<span class="lineNum">    1493 </span>            :         int head, tail;
<span class="lineNum">    1494 </span>            : 
<span class="lineNum">    1495 </span>            :         spin_lock(&amp;pipe_crc-&gt;lock);
<span class="lineNum">    1496 </span>            : 
<span class="lineNum">    1497 </span>            :         if (!pipe_crc-&gt;entries) {
<span class="lineNum">    1498 </span>            :                 spin_unlock(&amp;pipe_crc-&gt;lock);
<span class="lineNum">    1499 </span>            :                 DRM_DEBUG_KMS(&quot;spurious interrupt\n&quot;);
<span class="lineNum">    1500 </span>            :                 return;
<span class="lineNum">    1501 </span>            :         }
<span class="lineNum">    1502 </span>            : 
<span class="lineNum">    1503 </span>            :         head = pipe_crc-&gt;head;
<span class="lineNum">    1504 </span>            :         tail = pipe_crc-&gt;tail;
<span class="lineNum">    1505 </span>            : 
<span class="lineNum">    1506 </span>            :         if (CIRC_SPACE(head, tail, INTEL_PIPE_CRC_ENTRIES_NR) &lt; 1) {
<span class="lineNum">    1507 </span>            :                 spin_unlock(&amp;pipe_crc-&gt;lock);
<span class="lineNum">    1508 </span>            :                 DRM_ERROR(&quot;CRC buffer overflowing\n&quot;);
<span class="lineNum">    1509 </span>            :                 return;
<span class="lineNum">    1510 </span>            :         }
<span class="lineNum">    1511 </span>            : 
<span class="lineNum">    1512 </span>            :         entry = &amp;pipe_crc-&gt;entries[head];
<span class="lineNum">    1513 </span>            : 
<span class="lineNum">    1514 </span>            :         entry-&gt;frame = dev-&gt;driver-&gt;get_vblank_counter(dev, pipe);
<span class="lineNum">    1515 </span>            :         entry-&gt;crc[0] = crc0;
<span class="lineNum">    1516 </span>            :         entry-&gt;crc[1] = crc1;
<span class="lineNum">    1517 </span>            :         entry-&gt;crc[2] = crc2;
<span class="lineNum">    1518 </span>            :         entry-&gt;crc[3] = crc3;
<span class="lineNum">    1519 </span>            :         entry-&gt;crc[4] = crc4;
<span class="lineNum">    1520 </span>            : 
<span class="lineNum">    1521 </span>            :         head = (head + 1) &amp; (INTEL_PIPE_CRC_ENTRIES_NR - 1);
<span class="lineNum">    1522 </span>            :         pipe_crc-&gt;head = head;
<span class="lineNum">    1523 </span>            : 
<span class="lineNum">    1524 </span>            :         spin_unlock(&amp;pipe_crc-&gt;lock);
<span class="lineNum">    1525 </span>            : 
<span class="lineNum">    1526 </span>            :         wake_up_interruptible(&amp;pipe_crc-&gt;wq);
<span class="lineNum">    1527 </span>            : }
<a name="1528"><span class="lineNum">    1528 </span>            : #else</a>
<span class="lineNum">    1529 </span>            : static inline void
<span class="lineNum">    1530 </span><span class="lineNoCov">          0 : display_pipe_crc_irq_handler(struct drm_device *dev, enum pipe pipe,</span>
<span class="lineNum">    1531 </span>            :                              uint32_t crc0, uint32_t crc1,
<span class="lineNum">    1532 </span>            :                              uint32_t crc2, uint32_t crc3,
<span class="lineNum">    1533 </span><span class="lineNoCov">          0 :                              uint32_t crc4) {}</span>
<span class="lineNum">    1534 </span>            : #endif
<a name="1535"><span class="lineNum">    1535 </span>            : </a>
<span class="lineNum">    1536 </span>            : 
<span class="lineNum">    1537 </span><span class="lineNoCov">          0 : static void hsw_pipe_crc_irq_handler(struct drm_device *dev, enum pipe pipe)</span>
<span class="lineNum">    1538 </span>            : {
<span class="lineNum">    1539 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    1540 </span>            : 
<span class="lineNum">    1541 </span><span class="lineNoCov">          0 :         display_pipe_crc_irq_handler(dev, pipe,</span>
<span class="lineNum">    1542 </span><span class="lineNoCov">          0 :                                      I915_READ(PIPE_CRC_RES_1_IVB(pipe)),</span>
<span class="lineNum">    1543 </span>            :                                      0, 0, 0, 0);
<a name="1544"><span class="lineNum">    1544 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1545 </span>            : 
<span class="lineNum">    1546 </span><span class="lineNoCov">          0 : static void ivb_pipe_crc_irq_handler(struct drm_device *dev, enum pipe pipe)</span>
<span class="lineNum">    1547 </span>            : {
<span class="lineNum">    1548 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    1549 </span>            : 
<span class="lineNum">    1550 </span><span class="lineNoCov">          0 :         display_pipe_crc_irq_handler(dev, pipe,</span>
<span class="lineNum">    1551 </span><span class="lineNoCov">          0 :                                      I915_READ(PIPE_CRC_RES_1_IVB(pipe)),</span>
<span class="lineNum">    1552 </span><span class="lineNoCov">          0 :                                      I915_READ(PIPE_CRC_RES_2_IVB(pipe)),</span>
<span class="lineNum">    1553 </span><span class="lineNoCov">          0 :                                      I915_READ(PIPE_CRC_RES_3_IVB(pipe)),</span>
<span class="lineNum">    1554 </span><span class="lineNoCov">          0 :                                      I915_READ(PIPE_CRC_RES_4_IVB(pipe)),</span>
<span class="lineNum">    1555 </span><span class="lineNoCov">          0 :                                      I915_READ(PIPE_CRC_RES_5_IVB(pipe)));</span>
<a name="1556"><span class="lineNum">    1556 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1557 </span>            : 
<span class="lineNum">    1558 </span><span class="lineNoCov">          0 : static void i9xx_pipe_crc_irq_handler(struct drm_device *dev, enum pipe pipe)</span>
<span class="lineNum">    1559 </span>            : {
<span class="lineNum">    1560 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    1561 </span>            :         uint32_t res1, res2;
<span class="lineNum">    1562 </span>            : 
<span class="lineNum">    1563 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;gen &gt;= 3)</span>
<span class="lineNum">    1564 </span><span class="lineNoCov">          0 :                 res1 = I915_READ(PIPE_CRC_RES_RES1_I915(pipe));</span>
<span class="lineNum">    1565 </span>            :         else
<span class="lineNum">    1566 </span>            :                 res1 = 0;
<span class="lineNum">    1567 </span>            : 
<span class="lineNum">    1568 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;gen &gt;= 5 || IS_G4X(dev))</span>
<span class="lineNum">    1569 </span><span class="lineNoCov">          0 :                 res2 = I915_READ(PIPE_CRC_RES_RES2_G4X(pipe));</span>
<span class="lineNum">    1570 </span>            :         else
<span class="lineNum">    1571 </span>            :                 res2 = 0;
<span class="lineNum">    1572 </span>            : 
<span class="lineNum">    1573 </span><span class="lineNoCov">          0 :         display_pipe_crc_irq_handler(dev, pipe,</span>
<span class="lineNum">    1574 </span><span class="lineNoCov">          0 :                                      I915_READ(PIPE_CRC_RES_RED(pipe)),</span>
<span class="lineNum">    1575 </span><span class="lineNoCov">          0 :                                      I915_READ(PIPE_CRC_RES_GREEN(pipe)),</span>
<span class="lineNum">    1576 </span><span class="lineNoCov">          0 :                                      I915_READ(PIPE_CRC_RES_BLUE(pipe)),</span>
<span class="lineNum">    1577 </span>            :                                      res1, res2);
<span class="lineNum">    1578 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1579 </span>            : 
<span class="lineNum">    1580 </span>            : /* The RPS events need forcewake, so we add them to a work queue and mask their
<a name="1581"><span class="lineNum">    1581 </span>            :  * IMR bits until the work is done. Other interrupts can be processed without</a>
<span class="lineNum">    1582 </span>            :  * the work queue. */
<span class="lineNum">    1583 </span><span class="lineNoCov">          0 : static void gen6_rps_irq_handler(struct drm_i915_private *dev_priv, u32 pm_iir)</span>
<span class="lineNum">    1584 </span>            : {
<span class="lineNum">    1585 </span><span class="lineNoCov">          0 :         if (pm_iir &amp; dev_priv-&gt;pm_rps_events) {</span>
<span class="lineNum">    1586 </span><span class="lineNoCov">          0 :                 spin_lock(&amp;dev_priv-&gt;irq_lock);</span>
<span class="lineNum">    1587 </span><span class="lineNoCov">          0 :                 gen6_disable_pm_irq(dev_priv, pm_iir &amp; dev_priv-&gt;pm_rps_events);</span>
<span class="lineNum">    1588 </span><span class="lineNoCov">          0 :                 if (dev_priv-&gt;rps.interrupts_enabled) {</span>
<span class="lineNum">    1589 </span><span class="lineNoCov">          0 :                         dev_priv-&gt;rps.pm_iir |= pm_iir &amp; dev_priv-&gt;pm_rps_events;</span>
<span class="lineNum">    1590 </span><span class="lineNoCov">          0 :                         queue_work(dev_priv-&gt;wq, &amp;dev_priv-&gt;rps.work);</span>
<span class="lineNum">    1591 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    1592 </span><span class="lineNoCov">          0 :                 spin_unlock(&amp;dev_priv-&gt;irq_lock);</span>
<span class="lineNum">    1593 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1594 </span>            : 
<span class="lineNum">    1595 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev_priv)-&gt;gen &gt;= 8)</span>
<span class="lineNum">    1596 </span>            :                 return;
<span class="lineNum">    1597 </span>            : 
<span class="lineNum">    1598 </span><span class="lineNoCov">          0 :         if (HAS_VEBOX(dev_priv-&gt;dev)) {</span>
<span class="lineNum">    1599 </span><span class="lineNoCov">          0 :                 if (pm_iir &amp; PM_VEBOX_USER_INTERRUPT)</span>
<span class="lineNum">    1600 </span><span class="lineNoCov">          0 :                         notify_ring(&amp;dev_priv-&gt;ring[VECS]);</span>
<span class="lineNum">    1601 </span>            : 
<span class="lineNum">    1602 </span><span class="lineNoCov">          0 :                 if (pm_iir &amp; PM_VEBOX_CS_ERROR_INTERRUPT)</span>
<span class="lineNum">    1603 </span>            :                         DRM_DEBUG(&quot;Command parser error, pm_iir 0x%08x\n&quot;, pm_iir);
<span class="lineNum">    1604 </span><span class="lineNoCov">          0 :         }</span>
<a name="1605"><span class="lineNum">    1605 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1606 </span>            : 
<span class="lineNum">    1607 </span><span class="lineNoCov">          0 : static bool intel_pipe_handle_vblank(struct drm_device *dev, enum pipe pipe)</span>
<span class="lineNum">    1608 </span>            : {
<span class="lineNum">    1609 </span><span class="lineNoCov">          0 :         if (!drm_handle_vblank(dev, pipe))</span>
<span class="lineNum">    1610 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">    1611 </span>            : 
<span class="lineNum">    1612 </span><span class="lineNoCov">          0 :         return true;</span>
<a name="1613"><span class="lineNum">    1613 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1614 </span>            : 
<span class="lineNum">    1615 </span><span class="lineNoCov">          0 : static void valleyview_pipestat_irq_handler(struct drm_device *dev, u32 iir)</span>
<span class="lineNum">    1616 </span>            : {
<span class="lineNum">    1617 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    1618 </span><span class="lineNoCov">          0 :         u32 pipe_stats[I915_MAX_PIPES] = { };</span>
<span class="lineNum">    1619 </span>            :         int pipe;
<span class="lineNum">    1620 </span>            : 
<span class="lineNum">    1621 </span><span class="lineNoCov">          0 :         spin_lock(&amp;dev_priv-&gt;irq_lock);</span>
<span class="lineNum">    1622 </span><span class="lineNoCov">          0 :         for_each_pipe(dev_priv, pipe) {</span>
<span class="lineNum">    1623 </span>            :                 int reg;
<span class="lineNum">    1624 </span>            :                 u32 mask, iir_bit = 0;
<span class="lineNum">    1625 </span>            : 
<span class="lineNum">    1626 </span>            :                 /*
<span class="lineNum">    1627 </span>            :                  * PIPESTAT bits get signalled even when the interrupt is
<span class="lineNum">    1628 </span>            :                  * disabled with the mask bits, and some of the status bits do
<span class="lineNum">    1629 </span>            :                  * not generate interrupts at all (like the underrun bit). Hence
<span class="lineNum">    1630 </span>            :                  * we need to be careful that we only handle what we want to
<span class="lineNum">    1631 </span>            :                  * handle.
<span class="lineNum">    1632 </span>            :                  */
<span class="lineNum">    1633 </span>            : 
<span class="lineNum">    1634 </span>            :                 /* fifo underruns are filterered in the underrun handler. */
<span class="lineNum">    1635 </span>            :                 mask = PIPE_FIFO_UNDERRUN_STATUS;
<span class="lineNum">    1636 </span>            : 
<span class="lineNum">    1637 </span><span class="lineNoCov">          0 :                 switch (pipe) {</span>
<span class="lineNum">    1638 </span>            :                 case PIPE_A:
<span class="lineNum">    1639 </span>            :                         iir_bit = I915_DISPLAY_PIPE_A_EVENT_INTERRUPT;
<span class="lineNum">    1640 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    1641 </span>            :                 case PIPE_B:
<span class="lineNum">    1642 </span>            :                         iir_bit = I915_DISPLAY_PIPE_B_EVENT_INTERRUPT;
<span class="lineNum">    1643 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    1644 </span>            :                 case PIPE_C:
<span class="lineNum">    1645 </span>            :                         iir_bit = I915_DISPLAY_PIPE_C_EVENT_INTERRUPT;
<span class="lineNum">    1646 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    1647 </span>            :                 }
<span class="lineNum">    1648 </span><span class="lineNoCov">          0 :                 if (iir &amp; iir_bit)</span>
<span class="lineNum">    1649 </span><span class="lineNoCov">          0 :                         mask |= dev_priv-&gt;pipestat_irq_mask[pipe];</span>
<span class="lineNum">    1650 </span>            : 
<span class="lineNum">    1651 </span><span class="lineNoCov">          0 :                 if (!mask)</span>
<span class="lineNum">    1652 </span><span class="lineNoCov">          0 :                         continue;</span>
<span class="lineNum">    1653 </span>            : 
<span class="lineNum">    1654 </span><span class="lineNoCov">          0 :                 reg = PIPESTAT(pipe);</span>
<span class="lineNum">    1655 </span><span class="lineNoCov">          0 :                 mask |= PIPESTAT_INT_ENABLE_MASK;</span>
<span class="lineNum">    1656 </span><span class="lineNoCov">          0 :                 pipe_stats[pipe] = I915_READ(reg) &amp; mask;</span>
<span class="lineNum">    1657 </span>            : 
<span class="lineNum">    1658 </span>            :                 /*
<span class="lineNum">    1659 </span>            :                  * Clear the PIPE*STAT regs before the IIR
<span class="lineNum">    1660 </span>            :                  */
<span class="lineNum">    1661 </span><span class="lineNoCov">          0 :                 if (pipe_stats[pipe] &amp; (PIPE_FIFO_UNDERRUN_STATUS |</span>
<span class="lineNum">    1662 </span>            :                                         PIPESTAT_INT_STATUS_MASK))
<span class="lineNum">    1663 </span><span class="lineNoCov">          0 :                         I915_WRITE(reg, pipe_stats[pipe]);</span>
<span class="lineNum">    1664 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1665 </span><span class="lineNoCov">          0 :         spin_unlock(&amp;dev_priv-&gt;irq_lock);</span>
<span class="lineNum">    1666 </span>            : 
<span class="lineNum">    1667 </span><span class="lineNoCov">          0 :         for_each_pipe(dev_priv, pipe) {</span>
<span class="lineNum">    1668 </span><span class="lineNoCov">          0 :                 if (pipe_stats[pipe] &amp; PIPE_START_VBLANK_INTERRUPT_STATUS &amp;&amp;</span>
<span class="lineNum">    1669 </span><span class="lineNoCov">          0 :                     intel_pipe_handle_vblank(dev, pipe))</span>
<span class="lineNum">    1670 </span><span class="lineNoCov">          0 :                         intel_check_page_flip(dev, pipe);</span>
<span class="lineNum">    1671 </span>            : 
<span class="lineNum">    1672 </span><span class="lineNoCov">          0 :                 if (pipe_stats[pipe] &amp; PLANE_FLIP_DONE_INT_STATUS_VLV) {</span>
<span class="lineNum">    1673 </span><span class="lineNoCov">          0 :                         intel_prepare_page_flip(dev, pipe);</span>
<span class="lineNum">    1674 </span><span class="lineNoCov">          0 :                         intel_finish_page_flip(dev, pipe);</span>
<span class="lineNum">    1675 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    1676 </span>            : 
<span class="lineNum">    1677 </span><span class="lineNoCov">          0 :                 if (pipe_stats[pipe] &amp; PIPE_CRC_DONE_INTERRUPT_STATUS)</span>
<span class="lineNum">    1678 </span><span class="lineNoCov">          0 :                         i9xx_pipe_crc_irq_handler(dev, pipe);</span>
<span class="lineNum">    1679 </span>            : 
<span class="lineNum">    1680 </span><span class="lineNoCov">          0 :                 if (pipe_stats[pipe] &amp; PIPE_FIFO_UNDERRUN_STATUS)</span>
<span class="lineNum">    1681 </span><span class="lineNoCov">          0 :                         intel_cpu_fifo_underrun_irq_handler(dev_priv, pipe);</span>
<span class="lineNum">    1682 </span>            :         }
<span class="lineNum">    1683 </span>            : 
<span class="lineNum">    1684 </span><span class="lineNoCov">          0 :         if (pipe_stats[0] &amp; PIPE_GMBUS_INTERRUPT_STATUS)</span>
<span class="lineNum">    1685 </span><span class="lineNoCov">          0 :                 gmbus_irq_handler(dev);</span>
<a name="1686"><span class="lineNum">    1686 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1687 </span>            : 
<span class="lineNum">    1688 </span><span class="lineNoCov">          0 : static void i9xx_hpd_irq_handler(struct drm_device *dev)</span>
<span class="lineNum">    1689 </span>            : {
<span class="lineNum">    1690 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    1691 </span><span class="lineNoCov">          0 :         u32 hotplug_status = I915_READ(PORT_HOTPLUG_STAT);</span>
<span class="lineNum">    1692 </span><span class="lineNoCov">          0 :         u32 pin_mask = 0, long_mask = 0;</span>
<span class="lineNum">    1693 </span>            : 
<span class="lineNum">    1694 </span><span class="lineNoCov">          0 :         if (!hotplug_status)</span>
<span class="lineNum">    1695 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    1696 </span>            : 
<span class="lineNum">    1697 </span><span class="lineNoCov">          0 :         I915_WRITE(PORT_HOTPLUG_STAT, hotplug_status);</span>
<span class="lineNum">    1698 </span>            :         /*
<span class="lineNum">    1699 </span>            :          * Make sure hotplug status is cleared before we clear IIR, or else we
<span class="lineNum">    1700 </span>            :          * may miss hotplug events.
<span class="lineNum">    1701 </span>            :          */
<span class="lineNum">    1702 </span><span class="lineNoCov">          0 :         POSTING_READ(PORT_HOTPLUG_STAT);</span>
<span class="lineNum">    1703 </span>            : 
<span class="lineNum">    1704 </span><span class="lineNoCov">          0 :         if (IS_G4X(dev) || IS_VALLEYVIEW(dev)) {</span>
<span class="lineNum">    1705 </span><span class="lineNoCov">          0 :                 u32 hotplug_trigger = hotplug_status &amp; HOTPLUG_INT_STATUS_G4X;</span>
<span class="lineNum">    1706 </span>            : 
<span class="lineNum">    1707 </span><span class="lineNoCov">          0 :                 if (hotplug_trigger) {</span>
<span class="lineNum">    1708 </span><span class="lineNoCov">          0 :                         intel_get_hpd_pins(&amp;pin_mask, &amp;long_mask, hotplug_trigger,</span>
<span class="lineNum">    1709 </span>            :                                            hotplug_trigger, hpd_status_g4x,
<span class="lineNum">    1710 </span>            :                                            i9xx_port_hotplug_long_detect);
<span class="lineNum">    1711 </span>            : 
<span class="lineNum">    1712 </span><span class="lineNoCov">          0 :                         intel_hpd_irq_handler(dev, pin_mask, long_mask);</span>
<span class="lineNum">    1713 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    1714 </span>            : 
<span class="lineNum">    1715 </span><span class="lineNoCov">          0 :                 if (hotplug_status &amp; DP_AUX_CHANNEL_MASK_INT_STATUS_G4X)</span>
<span class="lineNum">    1716 </span><span class="lineNoCov">          0 :                         dp_aux_irq_handler(dev);</span>
<span class="lineNum">    1717 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    1718 </span><span class="lineNoCov">          0 :                 u32 hotplug_trigger = hotplug_status &amp; HOTPLUG_INT_STATUS_I915;</span>
<span class="lineNum">    1719 </span>            : 
<span class="lineNum">    1720 </span><span class="lineNoCov">          0 :                 if (hotplug_trigger) {</span>
<span class="lineNum">    1721 </span><span class="lineNoCov">          0 :                         intel_get_hpd_pins(&amp;pin_mask, &amp;long_mask, hotplug_trigger,</span>
<span class="lineNum">    1722 </span>            :                                            hotplug_trigger, hpd_status_i915,
<span class="lineNum">    1723 </span>            :                                            i9xx_port_hotplug_long_detect);
<span class="lineNum">    1724 </span><span class="lineNoCov">          0 :                         intel_hpd_irq_handler(dev, pin_mask, long_mask);</span>
<span class="lineNum">    1725 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    1726 </span>            :         }
<a name="1727"><span class="lineNum">    1727 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1728 </span>            : 
<span class="lineNum">    1729 </span><span class="lineNoCov">          0 : static irqreturn_t valleyview_irq_handler(int irq, void *arg)</span>
<span class="lineNum">    1730 </span>            : {
<span class="lineNum">    1731 </span><span class="lineNoCov">          0 :         struct drm_device *dev = arg;</span>
<span class="lineNum">    1732 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    1733 </span>            :         u32 iir, gt_iir, pm_iir;
<span class="lineNum">    1734 </span>            :         irqreturn_t ret = IRQ_NONE;
<span class="lineNum">    1735 </span>            : 
<span class="lineNum">    1736 </span><span class="lineNoCov">          0 :         if (!intel_irqs_enabled(dev_priv))</span>
<span class="lineNum">    1737 </span><span class="lineNoCov">          0 :                 return IRQ_NONE;</span>
<span class="lineNum">    1738 </span>            : 
<span class="lineNum">    1739 </span><span class="lineNoCov">          0 :         while (true) {</span>
<span class="lineNum">    1740 </span>            :                 /* Find, clear, then process each source of interrupt */
<span class="lineNum">    1741 </span>            : 
<span class="lineNum">    1742 </span><span class="lineNoCov">          0 :                 gt_iir = I915_READ(GTIIR);</span>
<span class="lineNum">    1743 </span><span class="lineNoCov">          0 :                 if (gt_iir)</span>
<span class="lineNum">    1744 </span><span class="lineNoCov">          0 :                         I915_WRITE(GTIIR, gt_iir);</span>
<span class="lineNum">    1745 </span>            : 
<span class="lineNum">    1746 </span><span class="lineNoCov">          0 :                 pm_iir = I915_READ(GEN6_PMIIR);</span>
<span class="lineNum">    1747 </span><span class="lineNoCov">          0 :                 if (pm_iir)</span>
<span class="lineNum">    1748 </span><span class="lineNoCov">          0 :                         I915_WRITE(GEN6_PMIIR, pm_iir);</span>
<span class="lineNum">    1749 </span>            : 
<span class="lineNum">    1750 </span><span class="lineNoCov">          0 :                 iir = I915_READ(VLV_IIR);</span>
<span class="lineNum">    1751 </span><span class="lineNoCov">          0 :                 if (iir) {</span>
<span class="lineNum">    1752 </span>            :                         /* Consume port before clearing IIR or we'll miss events */
<span class="lineNum">    1753 </span><span class="lineNoCov">          0 :                         if (iir &amp; I915_DISPLAY_PORT_INTERRUPT)</span>
<span class="lineNum">    1754 </span><span class="lineNoCov">          0 :                                 i9xx_hpd_irq_handler(dev);</span>
<span class="lineNum">    1755 </span><span class="lineNoCov">          0 :                         I915_WRITE(VLV_IIR, iir);</span>
<span class="lineNum">    1756 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    1757 </span>            : 
<span class="lineNum">    1758 </span><span class="lineNoCov">          0 :                 if (gt_iir == 0 &amp;&amp; pm_iir == 0 &amp;&amp; iir == 0)</span>
<span class="lineNum">    1759 </span>            :                         goto out;
<span class="lineNum">    1760 </span>            : 
<span class="lineNum">    1761 </span>            :                 ret = IRQ_HANDLED;
<span class="lineNum">    1762 </span>            : 
<span class="lineNum">    1763 </span><span class="lineNoCov">          0 :                 if (gt_iir)</span>
<span class="lineNum">    1764 </span><span class="lineNoCov">          0 :                         snb_gt_irq_handler(dev, dev_priv, gt_iir);</span>
<span class="lineNum">    1765 </span><span class="lineNoCov">          0 :                 if (pm_iir)</span>
<span class="lineNum">    1766 </span><span class="lineNoCov">          0 :                         gen6_rps_irq_handler(dev_priv, pm_iir);</span>
<span class="lineNum">    1767 </span>            :                 /* Call regardless, as some status bits might not be
<span class="lineNum">    1768 </span>            :                  * signalled in iir */
<span class="lineNum">    1769 </span><span class="lineNoCov">          0 :                 valleyview_pipestat_irq_handler(dev, iir);</span>
<span class="lineNum">    1770 </span>            :         }
<span class="lineNum">    1771 </span>            : 
<span class="lineNum">    1772 </span>            : out:
<span class="lineNum">    1773 </span><span class="lineNoCov">          0 :         return ret;</span>
<a name="1774"><span class="lineNum">    1774 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1775 </span>            : 
<span class="lineNum">    1776 </span><span class="lineNoCov">          0 : static irqreturn_t cherryview_irq_handler(int irq, void *arg)</span>
<span class="lineNum">    1777 </span>            : {
<span class="lineNum">    1778 </span><span class="lineNoCov">          0 :         struct drm_device *dev = arg;</span>
<span class="lineNum">    1779 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    1780 </span>            :         u32 master_ctl, iir;
<span class="lineNum">    1781 </span>            :         irqreturn_t ret = IRQ_NONE;
<span class="lineNum">    1782 </span>            : 
<span class="lineNum">    1783 </span><span class="lineNoCov">          0 :         if (!intel_irqs_enabled(dev_priv))</span>
<span class="lineNum">    1784 </span><span class="lineNoCov">          0 :                 return IRQ_NONE;</span>
<span class="lineNum">    1785 </span>            : 
<span class="lineNum">    1786 </span><span class="lineNoCov">          0 :         for (;;) {</span>
<span class="lineNum">    1787 </span><span class="lineNoCov">          0 :                 master_ctl = I915_READ(GEN8_MASTER_IRQ) &amp; ~GEN8_MASTER_IRQ_CONTROL;</span>
<span class="lineNum">    1788 </span><span class="lineNoCov">          0 :                 iir = I915_READ(VLV_IIR);</span>
<span class="lineNum">    1789 </span>            : 
<span class="lineNum">    1790 </span><span class="lineNoCov">          0 :                 if (master_ctl == 0 &amp;&amp; iir == 0)</span>
<span class="lineNum">    1791 </span>            :                         break;
<span class="lineNum">    1792 </span>            : 
<span class="lineNum">    1793 </span>            :                 ret = IRQ_HANDLED;
<span class="lineNum">    1794 </span>            : 
<span class="lineNum">    1795 </span><span class="lineNoCov">          0 :                 I915_WRITE(GEN8_MASTER_IRQ, 0);</span>
<span class="lineNum">    1796 </span>            : 
<span class="lineNum">    1797 </span>            :                 /* Find, clear, then process each source of interrupt */
<span class="lineNum">    1798 </span>            : 
<span class="lineNum">    1799 </span><span class="lineNoCov">          0 :                 if (iir) {</span>
<span class="lineNum">    1800 </span>            :                         /* Consume port before clearing IIR or we'll miss events */
<span class="lineNum">    1801 </span><span class="lineNoCov">          0 :                         if (iir &amp; I915_DISPLAY_PORT_INTERRUPT)</span>
<span class="lineNum">    1802 </span><span class="lineNoCov">          0 :                                 i9xx_hpd_irq_handler(dev);</span>
<span class="lineNum">    1803 </span><span class="lineNoCov">          0 :                         I915_WRITE(VLV_IIR, iir);</span>
<span class="lineNum">    1804 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    1805 </span>            : 
<span class="lineNum">    1806 </span><span class="lineNoCov">          0 :                 gen8_gt_irq_handler(dev_priv, master_ctl);</span>
<span class="lineNum">    1807 </span>            : 
<span class="lineNum">    1808 </span>            :                 /* Call regardless, as some status bits might not be
<span class="lineNum">    1809 </span>            :                  * signalled in iir */
<span class="lineNum">    1810 </span><span class="lineNoCov">          0 :                 valleyview_pipestat_irq_handler(dev, iir);</span>
<span class="lineNum">    1811 </span>            : 
<span class="lineNum">    1812 </span><span class="lineNoCov">          0 :                 I915_WRITE(GEN8_MASTER_IRQ, DE_MASTER_IRQ_CONTROL);</span>
<span class="lineNum">    1813 </span><span class="lineNoCov">          0 :                 POSTING_READ(GEN8_MASTER_IRQ);</span>
<span class="lineNum">    1814 </span>            :         }
<span class="lineNum">    1815 </span>            : 
<span class="lineNum">    1816 </span><span class="lineNoCov">          0 :         return ret;</span>
<a name="1817"><span class="lineNum">    1817 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1818 </span>            : 
<span class="lineNum">    1819 </span><span class="lineNoCov">          0 : static void ibx_hpd_irq_handler(struct drm_device *dev, u32 hotplug_trigger,</span>
<span class="lineNum">    1820 </span>            :                                 const u32 hpd[HPD_NUM_PINS])
<span class="lineNum">    1821 </span>            : {
<span class="lineNum">    1822 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = to_i915(dev);</span>
<span class="lineNum">    1823 </span><span class="lineNoCov">          0 :         u32 dig_hotplug_reg, pin_mask = 0, long_mask = 0;</span>
<span class="lineNum">    1824 </span>            : 
<span class="lineNum">    1825 </span><span class="lineNoCov">          0 :         dig_hotplug_reg = I915_READ(PCH_PORT_HOTPLUG);</span>
<span class="lineNum">    1826 </span><span class="lineNoCov">          0 :         I915_WRITE(PCH_PORT_HOTPLUG, dig_hotplug_reg);</span>
<span class="lineNum">    1827 </span>            : 
<span class="lineNum">    1828 </span><span class="lineNoCov">          0 :         intel_get_hpd_pins(&amp;pin_mask, &amp;long_mask, hotplug_trigger,</span>
<span class="lineNum">    1829 </span>            :                            dig_hotplug_reg, hpd,
<span class="lineNum">    1830 </span>            :                            pch_port_hotplug_long_detect);
<span class="lineNum">    1831 </span>            : 
<span class="lineNum">    1832 </span><span class="lineNoCov">          0 :         intel_hpd_irq_handler(dev, pin_mask, long_mask);</span>
<a name="1833"><span class="lineNum">    1833 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1834 </span>            : 
<span class="lineNum">    1835 </span><span class="lineNoCov">          0 : static void ibx_irq_handler(struct drm_device *dev, u32 pch_iir)</span>
<span class="lineNum">    1836 </span>            : {
<span class="lineNum">    1837 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    1838 </span>            :         int pipe;
<span class="lineNum">    1839 </span><span class="lineNoCov">          0 :         u32 hotplug_trigger = pch_iir &amp; SDE_HOTPLUG_MASK;</span>
<span class="lineNum">    1840 </span>            : 
<span class="lineNum">    1841 </span><span class="lineNoCov">          0 :         if (hotplug_trigger)</span>
<span class="lineNum">    1842 </span><span class="lineNoCov">          0 :                 ibx_hpd_irq_handler(dev, hotplug_trigger, hpd_ibx);</span>
<span class="lineNum">    1843 </span>            : 
<span class="lineNum">    1844 </span>            : #ifdef __linux__
<span class="lineNum">    1845 </span>            :         if (pch_iir &amp; SDE_AUDIO_POWER_MASK) {
<span class="lineNum">    1846 </span>            :                 int port = ffs((pch_iir &amp; SDE_AUDIO_POWER_MASK) &gt;&gt;
<span class="lineNum">    1847 </span>            :                                SDE_AUDIO_POWER_SHIFT);
<span class="lineNum">    1848 </span>            :                 DRM_DEBUG_DRIVER(&quot;PCH audio power change on port %d\n&quot;,
<span class="lineNum">    1849 </span>            :                                  port_name(port));
<span class="lineNum">    1850 </span>            :         }
<span class="lineNum">    1851 </span>            : #endif
<span class="lineNum">    1852 </span>            : 
<span class="lineNum">    1853 </span><span class="lineNoCov">          0 :         if (pch_iir &amp; SDE_AUX_MASK)</span>
<span class="lineNum">    1854 </span><span class="lineNoCov">          0 :                 dp_aux_irq_handler(dev);</span>
<span class="lineNum">    1855 </span>            : 
<span class="lineNum">    1856 </span><span class="lineNoCov">          0 :         if (pch_iir &amp; SDE_GMBUS)</span>
<span class="lineNum">    1857 </span><span class="lineNoCov">          0 :                 gmbus_irq_handler(dev);</span>
<span class="lineNum">    1858 </span>            : 
<span class="lineNum">    1859 </span><span class="lineNoCov">          0 :         if (pch_iir &amp; SDE_AUDIO_HDCP_MASK)</span>
<span class="lineNum">    1860 </span>            :                 DRM_DEBUG_DRIVER(&quot;PCH HDCP audio interrupt\n&quot;);
<span class="lineNum">    1861 </span>            : 
<span class="lineNum">    1862 </span><span class="lineNoCov">          0 :         if (pch_iir &amp; SDE_AUDIO_TRANS_MASK)</span>
<span class="lineNum">    1863 </span>            :                 DRM_DEBUG_DRIVER(&quot;PCH transcoder audio interrupt\n&quot;);
<span class="lineNum">    1864 </span>            : 
<span class="lineNum">    1865 </span><span class="lineNoCov">          0 :         if (pch_iir &amp; SDE_POISON)</span>
<span class="lineNum">    1866 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;PCH poison interrupt\n&quot;);</span>
<span class="lineNum">    1867 </span>            : 
<span class="lineNum">    1868 </span><span class="lineNoCov">          0 :         if (pch_iir &amp; SDE_FDI_MASK)</span>
<span class="lineNum">    1869 </span><span class="lineNoCov">          0 :                 for_each_pipe(dev_priv, pipe)</span>
<span class="lineNum">    1870 </span>            :                         DRM_DEBUG_DRIVER(&quot;  pipe %c FDI IIR: 0x%08x\n&quot;,
<span class="lineNum">    1871 </span>            :                                          pipe_name(pipe),
<span class="lineNum">    1872 </span>            :                                          I915_READ(FDI_RX_IIR(pipe)));
<span class="lineNum">    1873 </span>            : 
<span class="lineNum">    1874 </span><span class="lineNoCov">          0 :         if (pch_iir &amp; (SDE_TRANSB_CRC_DONE | SDE_TRANSA_CRC_DONE))</span>
<span class="lineNum">    1875 </span>            :                 DRM_DEBUG_DRIVER(&quot;PCH transcoder CRC done interrupt\n&quot;);
<span class="lineNum">    1876 </span>            : 
<span class="lineNum">    1877 </span><span class="lineNoCov">          0 :         if (pch_iir &amp; (SDE_TRANSB_CRC_ERR | SDE_TRANSA_CRC_ERR))</span>
<span class="lineNum">    1878 </span>            :                 DRM_DEBUG_DRIVER(&quot;PCH transcoder CRC error interrupt\n&quot;);
<span class="lineNum">    1879 </span>            : 
<span class="lineNum">    1880 </span><span class="lineNoCov">          0 :         if (pch_iir &amp; SDE_TRANSA_FIFO_UNDER)</span>
<span class="lineNum">    1881 </span><span class="lineNoCov">          0 :                 intel_pch_fifo_underrun_irq_handler(dev_priv, TRANSCODER_A);</span>
<span class="lineNum">    1882 </span>            : 
<span class="lineNum">    1883 </span><span class="lineNoCov">          0 :         if (pch_iir &amp; SDE_TRANSB_FIFO_UNDER)</span>
<span class="lineNum">    1884 </span><span class="lineNoCov">          0 :                 intel_pch_fifo_underrun_irq_handler(dev_priv, TRANSCODER_B);</span>
<a name="1885"><span class="lineNum">    1885 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1886 </span>            : 
<span class="lineNum">    1887 </span><span class="lineNoCov">          0 : static void ivb_err_int_handler(struct drm_device *dev)</span>
<span class="lineNum">    1888 </span>            : {
<span class="lineNum">    1889 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    1890 </span><span class="lineNoCov">          0 :         u32 err_int = I915_READ(GEN7_ERR_INT);</span>
<span class="lineNum">    1891 </span>            :         enum pipe pipe;
<span class="lineNum">    1892 </span>            : 
<span class="lineNum">    1893 </span><span class="lineNoCov">          0 :         if (err_int &amp; ERR_INT_POISON)</span>
<span class="lineNum">    1894 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;Poison interrupt\n&quot;);</span>
<span class="lineNum">    1895 </span>            : 
<span class="lineNum">    1896 </span><span class="lineNoCov">          0 :         for_each_pipe(dev_priv, pipe) {</span>
<span class="lineNum">    1897 </span><span class="lineNoCov">          0 :                 if (err_int &amp; ERR_INT_FIFO_UNDERRUN(pipe))</span>
<span class="lineNum">    1898 </span><span class="lineNoCov">          0 :                         intel_cpu_fifo_underrun_irq_handler(dev_priv, pipe);</span>
<span class="lineNum">    1899 </span>            : 
<span class="lineNum">    1900 </span><span class="lineNoCov">          0 :                 if (err_int &amp; ERR_INT_PIPE_CRC_DONE(pipe)) {</span>
<span class="lineNum">    1901 </span><span class="lineNoCov">          0 :                         if (IS_IVYBRIDGE(dev))</span>
<span class="lineNum">    1902 </span><span class="lineNoCov">          0 :                                 ivb_pipe_crc_irq_handler(dev, pipe);</span>
<span class="lineNum">    1903 </span>            :                         else
<span class="lineNum">    1904 </span><span class="lineNoCov">          0 :                                 hsw_pipe_crc_irq_handler(dev, pipe);</span>
<span class="lineNum">    1905 </span>            :                 }
<span class="lineNum">    1906 </span>            :         }
<span class="lineNum">    1907 </span>            : 
<span class="lineNum">    1908 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN7_ERR_INT, err_int);</span>
<a name="1909"><span class="lineNum">    1909 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1910 </span>            : 
<span class="lineNum">    1911 </span><span class="lineNoCov">          0 : static void cpt_serr_int_handler(struct drm_device *dev)</span>
<span class="lineNum">    1912 </span>            : {
<span class="lineNum">    1913 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    1914 </span><span class="lineNoCov">          0 :         u32 serr_int = I915_READ(SERR_INT);</span>
<span class="lineNum">    1915 </span>            : 
<span class="lineNum">    1916 </span><span class="lineNoCov">          0 :         if (serr_int &amp; SERR_INT_POISON)</span>
<span class="lineNum">    1917 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;PCH poison interrupt\n&quot;);</span>
<span class="lineNum">    1918 </span>            : 
<span class="lineNum">    1919 </span><span class="lineNoCov">          0 :         if (serr_int &amp; SERR_INT_TRANS_A_FIFO_UNDERRUN)</span>
<span class="lineNum">    1920 </span><span class="lineNoCov">          0 :                 intel_pch_fifo_underrun_irq_handler(dev_priv, TRANSCODER_A);</span>
<span class="lineNum">    1921 </span>            : 
<span class="lineNum">    1922 </span><span class="lineNoCov">          0 :         if (serr_int &amp; SERR_INT_TRANS_B_FIFO_UNDERRUN)</span>
<span class="lineNum">    1923 </span><span class="lineNoCov">          0 :                 intel_pch_fifo_underrun_irq_handler(dev_priv, TRANSCODER_B);</span>
<span class="lineNum">    1924 </span>            : 
<span class="lineNum">    1925 </span><span class="lineNoCov">          0 :         if (serr_int &amp; SERR_INT_TRANS_C_FIFO_UNDERRUN)</span>
<span class="lineNum">    1926 </span><span class="lineNoCov">          0 :                 intel_pch_fifo_underrun_irq_handler(dev_priv, TRANSCODER_C);</span>
<span class="lineNum">    1927 </span>            : 
<span class="lineNum">    1928 </span><span class="lineNoCov">          0 :         I915_WRITE(SERR_INT, serr_int);</span>
<a name="1929"><span class="lineNum">    1929 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1930 </span>            : 
<span class="lineNum">    1931 </span><span class="lineNoCov">          0 : static void cpt_irq_handler(struct drm_device *dev, u32 pch_iir)</span>
<span class="lineNum">    1932 </span>            : {
<span class="lineNum">    1933 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    1934 </span>            :         int pipe;
<span class="lineNum">    1935 </span><span class="lineNoCov">          0 :         u32 hotplug_trigger = pch_iir &amp; SDE_HOTPLUG_MASK_CPT;</span>
<span class="lineNum">    1936 </span>            : 
<span class="lineNum">    1937 </span><span class="lineNoCov">          0 :         if (hotplug_trigger)</span>
<span class="lineNum">    1938 </span><span class="lineNoCov">          0 :                 ibx_hpd_irq_handler(dev, hotplug_trigger, hpd_cpt);</span>
<span class="lineNum">    1939 </span>            : 
<span class="lineNum">    1940 </span>            : #ifdef __linux__
<span class="lineNum">    1941 </span>            :         if (pch_iir &amp; SDE_AUDIO_POWER_MASK_CPT) {
<span class="lineNum">    1942 </span>            :                 int port = ffs((pch_iir &amp; SDE_AUDIO_POWER_MASK_CPT) &gt;&gt;
<span class="lineNum">    1943 </span>            :                                SDE_AUDIO_POWER_SHIFT_CPT);
<span class="lineNum">    1944 </span>            :                 DRM_DEBUG_DRIVER(&quot;PCH audio power change on port %c\n&quot;,
<span class="lineNum">    1945 </span>            :                                  port_name(port));
<span class="lineNum">    1946 </span>            :         }
<span class="lineNum">    1947 </span>            : #endif
<span class="lineNum">    1948 </span>            : 
<span class="lineNum">    1949 </span><span class="lineNoCov">          0 :         if (pch_iir &amp; SDE_AUX_MASK_CPT)</span>
<span class="lineNum">    1950 </span><span class="lineNoCov">          0 :                 dp_aux_irq_handler(dev);</span>
<span class="lineNum">    1951 </span>            : 
<span class="lineNum">    1952 </span><span class="lineNoCov">          0 :         if (pch_iir &amp; SDE_GMBUS_CPT)</span>
<span class="lineNum">    1953 </span><span class="lineNoCov">          0 :                 gmbus_irq_handler(dev);</span>
<span class="lineNum">    1954 </span>            : 
<span class="lineNum">    1955 </span><span class="lineNoCov">          0 :         if (pch_iir &amp; SDE_AUDIO_CP_REQ_CPT)</span>
<span class="lineNum">    1956 </span>            :                 DRM_DEBUG_DRIVER(&quot;Audio CP request interrupt\n&quot;);
<span class="lineNum">    1957 </span>            : 
<span class="lineNum">    1958 </span><span class="lineNoCov">          0 :         if (pch_iir &amp; SDE_AUDIO_CP_CHG_CPT)</span>
<span class="lineNum">    1959 </span>            :                 DRM_DEBUG_DRIVER(&quot;Audio CP change interrupt\n&quot;);
<span class="lineNum">    1960 </span>            : 
<span class="lineNum">    1961 </span><span class="lineNoCov">          0 :         if (pch_iir &amp; SDE_FDI_MASK_CPT)</span>
<span class="lineNum">    1962 </span><span class="lineNoCov">          0 :                 for_each_pipe(dev_priv, pipe)</span>
<span class="lineNum">    1963 </span>            :                         DRM_DEBUG_DRIVER(&quot;  pipe %c FDI IIR: 0x%08x\n&quot;,
<span class="lineNum">    1964 </span>            :                                          pipe_name(pipe),
<span class="lineNum">    1965 </span>            :                                          I915_READ(FDI_RX_IIR(pipe)));
<span class="lineNum">    1966 </span>            : 
<span class="lineNum">    1967 </span><span class="lineNoCov">          0 :         if (pch_iir &amp; SDE_ERROR_CPT)</span>
<span class="lineNum">    1968 </span><span class="lineNoCov">          0 :                 cpt_serr_int_handler(dev);</span>
<a name="1969"><span class="lineNum">    1969 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1970 </span>            : 
<span class="lineNum">    1971 </span><span class="lineNoCov">          0 : static void spt_irq_handler(struct drm_device *dev, u32 pch_iir)</span>
<span class="lineNum">    1972 </span>            : {
<span class="lineNum">    1973 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    1974 </span><span class="lineNoCov">          0 :         u32 hotplug_trigger = pch_iir &amp; SDE_HOTPLUG_MASK_SPT &amp;</span>
<span class="lineNum">    1975 </span>            :                 ~SDE_PORTE_HOTPLUG_SPT;
<span class="lineNum">    1976 </span><span class="lineNoCov">          0 :         u32 hotplug2_trigger = pch_iir &amp; SDE_PORTE_HOTPLUG_SPT;</span>
<span class="lineNum">    1977 </span><span class="lineNoCov">          0 :         u32 pin_mask = 0, long_mask = 0;</span>
<span class="lineNum">    1978 </span>            : 
<span class="lineNum">    1979 </span><span class="lineNoCov">          0 :         if (hotplug_trigger) {</span>
<span class="lineNum">    1980 </span>            :                 u32 dig_hotplug_reg;
<span class="lineNum">    1981 </span>            : 
<span class="lineNum">    1982 </span><span class="lineNoCov">          0 :                 dig_hotplug_reg = I915_READ(PCH_PORT_HOTPLUG);</span>
<span class="lineNum">    1983 </span><span class="lineNoCov">          0 :                 I915_WRITE(PCH_PORT_HOTPLUG, dig_hotplug_reg);</span>
<span class="lineNum">    1984 </span>            : 
<span class="lineNum">    1985 </span><span class="lineNoCov">          0 :                 intel_get_hpd_pins(&amp;pin_mask, &amp;long_mask, hotplug_trigger,</span>
<span class="lineNum">    1986 </span>            :                                    dig_hotplug_reg, hpd_spt,
<span class="lineNum">    1987 </span>            :                                    spt_port_hotplug_long_detect);
<span class="lineNum">    1988 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1989 </span>            : 
<span class="lineNum">    1990 </span><span class="lineNoCov">          0 :         if (hotplug2_trigger) {</span>
<span class="lineNum">    1991 </span>            :                 u32 dig_hotplug_reg;
<span class="lineNum">    1992 </span>            : 
<span class="lineNum">    1993 </span><span class="lineNoCov">          0 :                 dig_hotplug_reg = I915_READ(PCH_PORT_HOTPLUG2);</span>
<span class="lineNum">    1994 </span><span class="lineNoCov">          0 :                 I915_WRITE(PCH_PORT_HOTPLUG2, dig_hotplug_reg);</span>
<span class="lineNum">    1995 </span>            : 
<span class="lineNum">    1996 </span><span class="lineNoCov">          0 :                 intel_get_hpd_pins(&amp;pin_mask, &amp;long_mask, hotplug2_trigger,</span>
<span class="lineNum">    1997 </span>            :                                    dig_hotplug_reg, hpd_spt,
<span class="lineNum">    1998 </span>            :                                    spt_port_hotplug2_long_detect);
<span class="lineNum">    1999 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    2000 </span>            : 
<span class="lineNum">    2001 </span><span class="lineNoCov">          0 :         if (pin_mask)</span>
<span class="lineNum">    2002 </span><span class="lineNoCov">          0 :                 intel_hpd_irq_handler(dev, pin_mask, long_mask);</span>
<span class="lineNum">    2003 </span>            : 
<span class="lineNum">    2004 </span><span class="lineNoCov">          0 :         if (pch_iir &amp; SDE_GMBUS_CPT)</span>
<span class="lineNum">    2005 </span><span class="lineNoCov">          0 :                 gmbus_irq_handler(dev);</span>
<a name="2006"><span class="lineNum">    2006 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2007 </span>            : 
<span class="lineNum">    2008 </span><span class="lineNoCov">          0 : static void ilk_hpd_irq_handler(struct drm_device *dev, u32 hotplug_trigger,</span>
<span class="lineNum">    2009 </span>            :                                 const u32 hpd[HPD_NUM_PINS])
<span class="lineNum">    2010 </span>            : {
<span class="lineNum">    2011 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = to_i915(dev);</span>
<span class="lineNum">    2012 </span><span class="lineNoCov">          0 :         u32 dig_hotplug_reg, pin_mask = 0, long_mask = 0;</span>
<span class="lineNum">    2013 </span>            : 
<span class="lineNum">    2014 </span><span class="lineNoCov">          0 :         dig_hotplug_reg = I915_READ(DIGITAL_PORT_HOTPLUG_CNTRL);</span>
<span class="lineNum">    2015 </span><span class="lineNoCov">          0 :         I915_WRITE(DIGITAL_PORT_HOTPLUG_CNTRL, dig_hotplug_reg);</span>
<span class="lineNum">    2016 </span>            : 
<span class="lineNum">    2017 </span><span class="lineNoCov">          0 :         intel_get_hpd_pins(&amp;pin_mask, &amp;long_mask, hotplug_trigger,</span>
<span class="lineNum">    2018 </span>            :                            dig_hotplug_reg, hpd,
<span class="lineNum">    2019 </span>            :                            ilk_port_hotplug_long_detect);
<span class="lineNum">    2020 </span>            : 
<span class="lineNum">    2021 </span><span class="lineNoCov">          0 :         intel_hpd_irq_handler(dev, pin_mask, long_mask);</span>
<a name="2022"><span class="lineNum">    2022 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2023 </span>            : 
<span class="lineNum">    2024 </span><span class="lineNoCov">          0 : static void ilk_display_irq_handler(struct drm_device *dev, u32 de_iir)</span>
<span class="lineNum">    2025 </span>            : {
<span class="lineNum">    2026 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    2027 </span>            :         enum pipe pipe;
<span class="lineNum">    2028 </span><span class="lineNoCov">          0 :         u32 hotplug_trigger = de_iir &amp; DE_DP_A_HOTPLUG;</span>
<span class="lineNum">    2029 </span>            : 
<span class="lineNum">    2030 </span><span class="lineNoCov">          0 :         if (hotplug_trigger)</span>
<span class="lineNum">    2031 </span><span class="lineNoCov">          0 :                 ilk_hpd_irq_handler(dev, hotplug_trigger, hpd_ilk);</span>
<span class="lineNum">    2032 </span>            : 
<span class="lineNum">    2033 </span><span class="lineNoCov">          0 :         if (de_iir &amp; DE_AUX_CHANNEL_A)</span>
<span class="lineNum">    2034 </span><span class="lineNoCov">          0 :                 dp_aux_irq_handler(dev);</span>
<span class="lineNum">    2035 </span>            : 
<span class="lineNum">    2036 </span><span class="lineNoCov">          0 :         if (de_iir &amp; DE_GSE)</span>
<span class="lineNum">    2037 </span><span class="lineNoCov">          0 :                 intel_opregion_asle_intr(dev);</span>
<span class="lineNum">    2038 </span>            : 
<span class="lineNum">    2039 </span><span class="lineNoCov">          0 :         if (de_iir &amp; DE_POISON)</span>
<span class="lineNum">    2040 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;Poison interrupt\n&quot;);</span>
<span class="lineNum">    2041 </span>            : 
<span class="lineNum">    2042 </span><span class="lineNoCov">          0 :         for_each_pipe(dev_priv, pipe) {</span>
<span class="lineNum">    2043 </span><span class="lineNoCov">          0 :                 if (de_iir &amp; DE_PIPE_VBLANK(pipe) &amp;&amp;</span>
<span class="lineNum">    2044 </span><span class="lineNoCov">          0 :                     intel_pipe_handle_vblank(dev, pipe))</span>
<span class="lineNum">    2045 </span><span class="lineNoCov">          0 :                         intel_check_page_flip(dev, pipe);</span>
<span class="lineNum">    2046 </span>            : 
<span class="lineNum">    2047 </span><span class="lineNoCov">          0 :                 if (de_iir &amp; DE_PIPE_FIFO_UNDERRUN(pipe))</span>
<span class="lineNum">    2048 </span><span class="lineNoCov">          0 :                         intel_cpu_fifo_underrun_irq_handler(dev_priv, pipe);</span>
<span class="lineNum">    2049 </span>            : 
<span class="lineNum">    2050 </span><span class="lineNoCov">          0 :                 if (de_iir &amp; DE_PIPE_CRC_DONE(pipe))</span>
<span class="lineNum">    2051 </span><span class="lineNoCov">          0 :                         i9xx_pipe_crc_irq_handler(dev, pipe);</span>
<span class="lineNum">    2052 </span>            : 
<span class="lineNum">    2053 </span>            :                 /* plane/pipes map 1:1 on ilk+ */
<span class="lineNum">    2054 </span><span class="lineNoCov">          0 :                 if (de_iir &amp; DE_PLANE_FLIP_DONE(pipe)) {</span>
<span class="lineNum">    2055 </span><span class="lineNoCov">          0 :                         intel_prepare_page_flip(dev, pipe);</span>
<span class="lineNum">    2056 </span><span class="lineNoCov">          0 :                         intel_finish_page_flip_plane(dev, pipe);</span>
<span class="lineNum">    2057 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    2058 </span>            :         }
<span class="lineNum">    2059 </span>            : 
<span class="lineNum">    2060 </span>            :         /* check event from PCH */
<span class="lineNum">    2061 </span><span class="lineNoCov">          0 :         if (de_iir &amp; DE_PCH_EVENT) {</span>
<span class="lineNum">    2062 </span><span class="lineNoCov">          0 :                 u32 pch_iir = I915_READ(SDEIIR);</span>
<span class="lineNum">    2063 </span>            : 
<span class="lineNum">    2064 </span><span class="lineNoCov">          0 :                 if (HAS_PCH_CPT(dev))</span>
<span class="lineNum">    2065 </span><span class="lineNoCov">          0 :                         cpt_irq_handler(dev, pch_iir);</span>
<span class="lineNum">    2066 </span>            :                 else
<span class="lineNum">    2067 </span><span class="lineNoCov">          0 :                         ibx_irq_handler(dev, pch_iir);</span>
<span class="lineNum">    2068 </span>            : 
<span class="lineNum">    2069 </span>            :                 /* should clear PCH hotplug event before clear CPU irq */
<span class="lineNum">    2070 </span><span class="lineNoCov">          0 :                 I915_WRITE(SDEIIR, pch_iir);</span>
<span class="lineNum">    2071 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    2072 </span>            : 
<span class="lineNum">    2073 </span><span class="lineNoCov">          0 :         if (IS_GEN5(dev) &amp;&amp; de_iir &amp; DE_PCU_EVENT)</span>
<span class="lineNum">    2074 </span><span class="lineNoCov">          0 :                 ironlake_rps_change_irq_handler(dev);</span>
<a name="2075"><span class="lineNum">    2075 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2076 </span>            : 
<span class="lineNum">    2077 </span><span class="lineNoCov">          0 : static void ivb_display_irq_handler(struct drm_device *dev, u32 de_iir)</span>
<span class="lineNum">    2078 </span>            : {
<span class="lineNum">    2079 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    2080 </span>            :         enum pipe pipe;
<span class="lineNum">    2081 </span><span class="lineNoCov">          0 :         u32 hotplug_trigger = de_iir &amp; DE_DP_A_HOTPLUG_IVB;</span>
<span class="lineNum">    2082 </span>            : 
<span class="lineNum">    2083 </span><span class="lineNoCov">          0 :         if (hotplug_trigger)</span>
<span class="lineNum">    2084 </span><span class="lineNoCov">          0 :                 ilk_hpd_irq_handler(dev, hotplug_trigger, hpd_ivb);</span>
<span class="lineNum">    2085 </span>            : 
<span class="lineNum">    2086 </span><span class="lineNoCov">          0 :         if (de_iir &amp; DE_ERR_INT_IVB)</span>
<span class="lineNum">    2087 </span><span class="lineNoCov">          0 :                 ivb_err_int_handler(dev);</span>
<span class="lineNum">    2088 </span>            : 
<span class="lineNum">    2089 </span><span class="lineNoCov">          0 :         if (de_iir &amp; DE_AUX_CHANNEL_A_IVB)</span>
<span class="lineNum">    2090 </span><span class="lineNoCov">          0 :                 dp_aux_irq_handler(dev);</span>
<span class="lineNum">    2091 </span>            : 
<span class="lineNum">    2092 </span><span class="lineNoCov">          0 :         if (de_iir &amp; DE_GSE_IVB)</span>
<span class="lineNum">    2093 </span><span class="lineNoCov">          0 :                 intel_opregion_asle_intr(dev);</span>
<span class="lineNum">    2094 </span>            : 
<span class="lineNum">    2095 </span><span class="lineNoCov">          0 :         for_each_pipe(dev_priv, pipe) {</span>
<span class="lineNum">    2096 </span><span class="lineNoCov">          0 :                 if (de_iir &amp; (DE_PIPE_VBLANK_IVB(pipe)) &amp;&amp;</span>
<span class="lineNum">    2097 </span><span class="lineNoCov">          0 :                     intel_pipe_handle_vblank(dev, pipe))</span>
<span class="lineNum">    2098 </span><span class="lineNoCov">          0 :                         intel_check_page_flip(dev, pipe);</span>
<span class="lineNum">    2099 </span>            : 
<span class="lineNum">    2100 </span>            :                 /* plane/pipes map 1:1 on ilk+ */
<span class="lineNum">    2101 </span><span class="lineNoCov">          0 :                 if (de_iir &amp; DE_PLANE_FLIP_DONE_IVB(pipe)) {</span>
<span class="lineNum">    2102 </span><span class="lineNoCov">          0 :                         intel_prepare_page_flip(dev, pipe);</span>
<span class="lineNum">    2103 </span><span class="lineNoCov">          0 :                         intel_finish_page_flip_plane(dev, pipe);</span>
<span class="lineNum">    2104 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    2105 </span>            :         }
<span class="lineNum">    2106 </span>            : 
<span class="lineNum">    2107 </span>            :         /* check event from PCH */
<span class="lineNum">    2108 </span><span class="lineNoCov">          0 :         if (!HAS_PCH_NOP(dev) &amp;&amp; (de_iir &amp; DE_PCH_EVENT_IVB)) {</span>
<span class="lineNum">    2109 </span><span class="lineNoCov">          0 :                 u32 pch_iir = I915_READ(SDEIIR);</span>
<span class="lineNum">    2110 </span>            : 
<span class="lineNum">    2111 </span><span class="lineNoCov">          0 :                 cpt_irq_handler(dev, pch_iir);</span>
<span class="lineNum">    2112 </span>            : 
<span class="lineNum">    2113 </span>            :                 /* clear PCH hotplug event before clear CPU irq */
<span class="lineNum">    2114 </span><span class="lineNoCov">          0 :                 I915_WRITE(SDEIIR, pch_iir);</span>
<span class="lineNum">    2115 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    2116 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    2117 </span>            : 
<span class="lineNum">    2118 </span>            : /*
<span class="lineNum">    2119 </span>            :  * To handle irqs with the minimum potential races with fresh interrupts, we:
<span class="lineNum">    2120 </span>            :  * 1 - Disable Master Interrupt Control.
<span class="lineNum">    2121 </span>            :  * 2 - Find the source(s) of the interrupt.
<span class="lineNum">    2122 </span>            :  * 3 - Clear the Interrupt Identity bits (IIR).
<span class="lineNum">    2123 </span>            :  * 4 - Process the interrupt(s) that had bits set in the IIRs.
<a name="2124"><span class="lineNum">    2124 </span>            :  * 5 - Re-enable Master Interrupt Control.</a>
<span class="lineNum">    2125 </span>            :  */
<span class="lineNum">    2126 </span><span class="lineNoCov">          0 : static irqreturn_t ironlake_irq_handler(int irq, void *arg)</span>
<span class="lineNum">    2127 </span>            : {
<span class="lineNum">    2128 </span><span class="lineNoCov">          0 :         struct drm_device *dev = arg;</span>
<span class="lineNum">    2129 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    2130 </span>            :         u32 de_iir, gt_iir, de_ier, sde_ier = 0;
<span class="lineNum">    2131 </span>            :         irqreturn_t ret = IRQ_NONE;
<span class="lineNum">    2132 </span>            : 
<span class="lineNum">    2133 </span><span class="lineNoCov">          0 :         if (!intel_irqs_enabled(dev_priv))</span>
<span class="lineNum">    2134 </span><span class="lineNoCov">          0 :                 return IRQ_NONE;</span>
<span class="lineNum">    2135 </span>            : 
<span class="lineNum">    2136 </span>            :         /* We get interrupts on unclaimed registers, so check for this before we
<span class="lineNum">    2137 </span>            :          * do any I915_{READ,WRITE}. */
<span class="lineNum">    2138 </span><span class="lineNoCov">          0 :         intel_uncore_check_errors(dev);</span>
<span class="lineNum">    2139 </span>            : 
<span class="lineNum">    2140 </span>            :         /* disable master interrupt before clearing iir  */
<span class="lineNum">    2141 </span><span class="lineNoCov">          0 :         de_ier = I915_READ(DEIER);</span>
<span class="lineNum">    2142 </span><span class="lineNoCov">          0 :         I915_WRITE(DEIER, de_ier &amp; ~DE_MASTER_IRQ_CONTROL);</span>
<span class="lineNum">    2143 </span><span class="lineNoCov">          0 :         POSTING_READ(DEIER);</span>
<span class="lineNum">    2144 </span>            : 
<span class="lineNum">    2145 </span>            :         /* Disable south interrupts. We'll only write to SDEIIR once, so further
<span class="lineNum">    2146 </span>            :          * interrupts will will be stored on its back queue, and then we'll be
<span class="lineNum">    2147 </span>            :          * able to process them after we restore SDEIER (as soon as we restore
<span class="lineNum">    2148 </span>            :          * it, we'll get an interrupt if SDEIIR still has something to process
<span class="lineNum">    2149 </span>            :          * due to its back queue). */
<span class="lineNum">    2150 </span><span class="lineNoCov">          0 :         if (!HAS_PCH_NOP(dev)) {</span>
<span class="lineNum">    2151 </span><span class="lineNoCov">          0 :                 sde_ier = I915_READ(SDEIER);</span>
<span class="lineNum">    2152 </span><span class="lineNoCov">          0 :                 I915_WRITE(SDEIER, 0);</span>
<span class="lineNum">    2153 </span><span class="lineNoCov">          0 :                 POSTING_READ(SDEIER);</span>
<span class="lineNum">    2154 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    2155 </span>            : 
<span class="lineNum">    2156 </span>            :         /* Find, clear, then process each source of interrupt */
<span class="lineNum">    2157 </span>            : 
<span class="lineNum">    2158 </span><span class="lineNoCov">          0 :         gt_iir = I915_READ(GTIIR);</span>
<span class="lineNum">    2159 </span><span class="lineNoCov">          0 :         if (gt_iir) {</span>
<span class="lineNum">    2160 </span><span class="lineNoCov">          0 :                 I915_WRITE(GTIIR, gt_iir);</span>
<span class="lineNum">    2161 </span>            :                 ret = IRQ_HANDLED;
<span class="lineNum">    2162 </span><span class="lineNoCov">          0 :                 if (INTEL_INFO(dev)-&gt;gen &gt;= 6)</span>
<span class="lineNum">    2163 </span><span class="lineNoCov">          0 :                         snb_gt_irq_handler(dev, dev_priv, gt_iir);</span>
<span class="lineNum">    2164 </span>            :                 else
<span class="lineNum">    2165 </span><span class="lineNoCov">          0 :                         ilk_gt_irq_handler(dev, dev_priv, gt_iir);</span>
<span class="lineNum">    2166 </span>            :         }
<span class="lineNum">    2167 </span>            : 
<span class="lineNum">    2168 </span><span class="lineNoCov">          0 :         de_iir = I915_READ(DEIIR);</span>
<span class="lineNum">    2169 </span><span class="lineNoCov">          0 :         if (de_iir) {</span>
<span class="lineNum">    2170 </span><span class="lineNoCov">          0 :                 I915_WRITE(DEIIR, de_iir);</span>
<span class="lineNum">    2171 </span>            :                 ret = IRQ_HANDLED;
<span class="lineNum">    2172 </span><span class="lineNoCov">          0 :                 if (INTEL_INFO(dev)-&gt;gen &gt;= 7)</span>
<span class="lineNum">    2173 </span><span class="lineNoCov">          0 :                         ivb_display_irq_handler(dev, de_iir);</span>
<span class="lineNum">    2174 </span>            :                 else
<span class="lineNum">    2175 </span><span class="lineNoCov">          0 :                         ilk_display_irq_handler(dev, de_iir);</span>
<span class="lineNum">    2176 </span>            :         }
<span class="lineNum">    2177 </span>            : 
<span class="lineNum">    2178 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;gen &gt;= 6) {</span>
<span class="lineNum">    2179 </span><span class="lineNoCov">          0 :                 u32 pm_iir = I915_READ(GEN6_PMIIR);</span>
<span class="lineNum">    2180 </span><span class="lineNoCov">          0 :                 if (pm_iir) {</span>
<span class="lineNum">    2181 </span><span class="lineNoCov">          0 :                         I915_WRITE(GEN6_PMIIR, pm_iir);</span>
<span class="lineNum">    2182 </span>            :                         ret = IRQ_HANDLED;
<span class="lineNum">    2183 </span><span class="lineNoCov">          0 :                         gen6_rps_irq_handler(dev_priv, pm_iir);</span>
<span class="lineNum">    2184 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    2185 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    2186 </span>            : 
<span class="lineNum">    2187 </span><span class="lineNoCov">          0 :         I915_WRITE(DEIER, de_ier);</span>
<span class="lineNum">    2188 </span><span class="lineNoCov">          0 :         POSTING_READ(DEIER);</span>
<span class="lineNum">    2189 </span><span class="lineNoCov">          0 :         if (!HAS_PCH_NOP(dev)) {</span>
<span class="lineNum">    2190 </span><span class="lineNoCov">          0 :                 I915_WRITE(SDEIER, sde_ier);</span>
<span class="lineNum">    2191 </span><span class="lineNoCov">          0 :                 POSTING_READ(SDEIER);</span>
<span class="lineNum">    2192 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    2193 </span>            : 
<span class="lineNum">    2194 </span><span class="lineNoCov">          0 :         return ret;</span>
<a name="2195"><span class="lineNum">    2195 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2196 </span>            : 
<span class="lineNum">    2197 </span><span class="lineNoCov">          0 : static void bxt_hpd_irq_handler(struct drm_device *dev, u32 hotplug_trigger,</span>
<span class="lineNum">    2198 </span>            :                                 const u32 hpd[HPD_NUM_PINS])
<span class="lineNum">    2199 </span>            : {
<span class="lineNum">    2200 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = to_i915(dev);</span>
<span class="lineNum">    2201 </span><span class="lineNoCov">          0 :         u32 dig_hotplug_reg, pin_mask = 0, long_mask = 0;</span>
<span class="lineNum">    2202 </span>            : 
<span class="lineNum">    2203 </span><span class="lineNoCov">          0 :         dig_hotplug_reg = I915_READ(PCH_PORT_HOTPLUG);</span>
<span class="lineNum">    2204 </span><span class="lineNoCov">          0 :         I915_WRITE(PCH_PORT_HOTPLUG, dig_hotplug_reg);</span>
<span class="lineNum">    2205 </span>            : 
<span class="lineNum">    2206 </span><span class="lineNoCov">          0 :         intel_get_hpd_pins(&amp;pin_mask, &amp;long_mask, hotplug_trigger,</span>
<span class="lineNum">    2207 </span>            :                            dig_hotplug_reg, hpd,
<span class="lineNum">    2208 </span>            :                            bxt_port_hotplug_long_detect);
<span class="lineNum">    2209 </span>            : 
<span class="lineNum">    2210 </span><span class="lineNoCov">          0 :         intel_hpd_irq_handler(dev, pin_mask, long_mask);</span>
<a name="2211"><span class="lineNum">    2211 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2212 </span>            : 
<span class="lineNum">    2213 </span><span class="lineNoCov">          0 : static irqreturn_t gen8_irq_handler(int irq, void *arg)</span>
<span class="lineNum">    2214 </span>            : {
<span class="lineNum">    2215 </span><span class="lineNoCov">          0 :         struct drm_device *dev = arg;</span>
<span class="lineNum">    2216 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    2217 </span>            :         u32 master_ctl;
<span class="lineNum">    2218 </span>            :         irqreturn_t ret = IRQ_NONE;
<span class="lineNum">    2219 </span>            :         uint32_t tmp = 0;
<span class="lineNum">    2220 </span>            :         enum pipe pipe;
<span class="lineNum">    2221 </span>            :         u32 aux_mask = GEN8_AUX_CHANNEL_A;
<span class="lineNum">    2222 </span>            : 
<span class="lineNum">    2223 </span><span class="lineNoCov">          0 :         if (!intel_irqs_enabled(dev_priv))</span>
<span class="lineNum">    2224 </span><span class="lineNoCov">          0 :                 return IRQ_NONE;</span>
<span class="lineNum">    2225 </span>            : 
<span class="lineNum">    2226 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev_priv)-&gt;gen &gt;= 9)</span>
<span class="lineNum">    2227 </span><span class="lineNoCov">          0 :                 aux_mask |=  GEN9_AUX_CHANNEL_B | GEN9_AUX_CHANNEL_C |</span>
<span class="lineNum">    2228 </span>            :                         GEN9_AUX_CHANNEL_D;
<span class="lineNum">    2229 </span>            : 
<span class="lineNum">    2230 </span><span class="lineNoCov">          0 :         master_ctl = I915_READ_FW(GEN8_MASTER_IRQ);</span>
<span class="lineNum">    2231 </span><span class="lineNoCov">          0 :         master_ctl &amp;= ~GEN8_MASTER_IRQ_CONTROL;</span>
<span class="lineNum">    2232 </span><span class="lineNoCov">          0 :         if (!master_ctl)</span>
<span class="lineNum">    2233 </span><span class="lineNoCov">          0 :                 return IRQ_NONE;</span>
<span class="lineNum">    2234 </span>            : 
<span class="lineNum">    2235 </span><span class="lineNoCov">          0 :         I915_WRITE_FW(GEN8_MASTER_IRQ, 0);</span>
<span class="lineNum">    2236 </span>            : 
<span class="lineNum">    2237 </span>            :         /* Find, clear, then process each source of interrupt */
<span class="lineNum">    2238 </span>            : 
<span class="lineNum">    2239 </span><span class="lineNoCov">          0 :         ret = gen8_gt_irq_handler(dev_priv, master_ctl);</span>
<span class="lineNum">    2240 </span>            : 
<span class="lineNum">    2241 </span><span class="lineNoCov">          0 :         if (master_ctl &amp; GEN8_DE_MISC_IRQ) {</span>
<span class="lineNum">    2242 </span><span class="lineNoCov">          0 :                 tmp = I915_READ(GEN8_DE_MISC_IIR);</span>
<span class="lineNum">    2243 </span><span class="lineNoCov">          0 :                 if (tmp) {</span>
<span class="lineNum">    2244 </span><span class="lineNoCov">          0 :                         I915_WRITE(GEN8_DE_MISC_IIR, tmp);</span>
<span class="lineNum">    2245 </span>            :                         ret = IRQ_HANDLED;
<span class="lineNum">    2246 </span><span class="lineNoCov">          0 :                         if (tmp &amp; GEN8_DE_MISC_GSE)</span>
<span class="lineNum">    2247 </span><span class="lineNoCov">          0 :                                 intel_opregion_asle_intr(dev);</span>
<span class="lineNum">    2248 </span>            :                         else
<span class="lineNum">    2249 </span><span class="lineNoCov">          0 :                                 DRM_ERROR(&quot;Unexpected DE Misc interrupt\n&quot;);</span>
<span class="lineNum">    2250 </span>            :                 }
<span class="lineNum">    2251 </span>            :                 else
<span class="lineNum">    2252 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;The master control interrupt lied (DE MISC)!\n&quot;);</span>
<span class="lineNum">    2253 </span>            :         }
<span class="lineNum">    2254 </span>            : 
<span class="lineNum">    2255 </span><span class="lineNoCov">          0 :         if (master_ctl &amp; GEN8_DE_PORT_IRQ) {</span>
<span class="lineNum">    2256 </span><span class="lineNoCov">          0 :                 tmp = I915_READ(GEN8_DE_PORT_IIR);</span>
<span class="lineNum">    2257 </span><span class="lineNoCov">          0 :                 if (tmp) {</span>
<span class="lineNum">    2258 </span>            :                         bool found = false;
<span class="lineNum">    2259 </span>            :                         u32 hotplug_trigger = 0;
<span class="lineNum">    2260 </span>            : 
<span class="lineNum">    2261 </span><span class="lineNoCov">          0 :                         if (IS_BROXTON(dev_priv))</span>
<span class="lineNum">    2262 </span><span class="lineNoCov">          0 :                                 hotplug_trigger = tmp &amp; BXT_DE_PORT_HOTPLUG_MASK;</span>
<span class="lineNum">    2263 </span><span class="lineNoCov">          0 :                         else if (IS_BROADWELL(dev_priv))</span>
<span class="lineNum">    2264 </span><span class="lineNoCov">          0 :                                 hotplug_trigger = tmp &amp; GEN8_PORT_DP_A_HOTPLUG;</span>
<span class="lineNum">    2265 </span>            : 
<span class="lineNum">    2266 </span><span class="lineNoCov">          0 :                         I915_WRITE(GEN8_DE_PORT_IIR, tmp);</span>
<span class="lineNum">    2267 </span>            :                         ret = IRQ_HANDLED;
<span class="lineNum">    2268 </span>            : 
<span class="lineNum">    2269 </span><span class="lineNoCov">          0 :                         if (tmp &amp; aux_mask) {</span>
<span class="lineNum">    2270 </span><span class="lineNoCov">          0 :                                 dp_aux_irq_handler(dev);</span>
<span class="lineNum">    2271 </span>            :                                 found = true;
<span class="lineNum">    2272 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">    2273 </span>            : 
<span class="lineNum">    2274 </span><span class="lineNoCov">          0 :                         if (hotplug_trigger) {</span>
<span class="lineNum">    2275 </span><span class="lineNoCov">          0 :                                 if (IS_BROXTON(dev))</span>
<span class="lineNum">    2276 </span><span class="lineNoCov">          0 :                                         bxt_hpd_irq_handler(dev, hotplug_trigger, hpd_bxt);</span>
<span class="lineNum">    2277 </span>            :                                 else
<span class="lineNum">    2278 </span><span class="lineNoCov">          0 :                                         ilk_hpd_irq_handler(dev, hotplug_trigger, hpd_bdw);</span>
<span class="lineNum">    2279 </span>            :                                 found = true;
<span class="lineNum">    2280 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">    2281 </span>            : 
<span class="lineNum">    2282 </span><span class="lineNoCov">          0 :                         if (IS_BROXTON(dev) &amp;&amp; (tmp &amp; BXT_DE_PORT_GMBUS)) {</span>
<span class="lineNum">    2283 </span><span class="lineNoCov">          0 :                                 gmbus_irq_handler(dev);</span>
<span class="lineNum">    2284 </span>            :                                 found = true;
<span class="lineNum">    2285 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">    2286 </span>            : 
<span class="lineNum">    2287 </span><span class="lineNoCov">          0 :                         if (!found)</span>
<span class="lineNum">    2288 </span><span class="lineNoCov">          0 :                                 DRM_ERROR(&quot;Unexpected DE Port interrupt\n&quot;);</span>
<span class="lineNum">    2289 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    2290 </span>            :                 else
<span class="lineNum">    2291 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;The master control interrupt lied (DE PORT)!\n&quot;);</span>
<span class="lineNum">    2292 </span>            :         }
<span class="lineNum">    2293 </span>            : 
<span class="lineNum">    2294 </span><span class="lineNoCov">          0 :         for_each_pipe(dev_priv, pipe) {</span>
<span class="lineNum">    2295 </span>            :                 uint32_t pipe_iir, flip_done = 0, fault_errors = 0;
<span class="lineNum">    2296 </span>            : 
<span class="lineNum">    2297 </span><span class="lineNoCov">          0 :                 if (!(master_ctl &amp; GEN8_DE_PIPE_IRQ(pipe)))</span>
<span class="lineNum">    2298 </span><span class="lineNoCov">          0 :                         continue;</span>
<span class="lineNum">    2299 </span>            : 
<span class="lineNum">    2300 </span><span class="lineNoCov">          0 :                 pipe_iir = I915_READ(GEN8_DE_PIPE_IIR(pipe));</span>
<span class="lineNum">    2301 </span><span class="lineNoCov">          0 :                 if (pipe_iir) {</span>
<span class="lineNum">    2302 </span>            :                         ret = IRQ_HANDLED;
<span class="lineNum">    2303 </span><span class="lineNoCov">          0 :                         I915_WRITE(GEN8_DE_PIPE_IIR(pipe), pipe_iir);</span>
<span class="lineNum">    2304 </span>            : 
<span class="lineNum">    2305 </span><span class="lineNoCov">          0 :                         if (pipe_iir &amp; GEN8_PIPE_VBLANK &amp;&amp;</span>
<span class="lineNum">    2306 </span><span class="lineNoCov">          0 :                             intel_pipe_handle_vblank(dev, pipe))</span>
<span class="lineNum">    2307 </span><span class="lineNoCov">          0 :                                 intel_check_page_flip(dev, pipe);</span>
<span class="lineNum">    2308 </span>            : 
<span class="lineNum">    2309 </span><span class="lineNoCov">          0 :                         if (INTEL_INFO(dev_priv)-&gt;gen &gt;= 9)</span>
<span class="lineNum">    2310 </span><span class="lineNoCov">          0 :                                 flip_done = pipe_iir &amp; GEN9_PIPE_PLANE1_FLIP_DONE;</span>
<span class="lineNum">    2311 </span>            :                         else
<span class="lineNum">    2312 </span><span class="lineNoCov">          0 :                                 flip_done = pipe_iir &amp; GEN8_PIPE_PRIMARY_FLIP_DONE;</span>
<span class="lineNum">    2313 </span>            : 
<span class="lineNum">    2314 </span><span class="lineNoCov">          0 :                         if (flip_done) {</span>
<span class="lineNum">    2315 </span><span class="lineNoCov">          0 :                                 intel_prepare_page_flip(dev, pipe);</span>
<span class="lineNum">    2316 </span><span class="lineNoCov">          0 :                                 intel_finish_page_flip_plane(dev, pipe);</span>
<span class="lineNum">    2317 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">    2318 </span>            : 
<span class="lineNum">    2319 </span><span class="lineNoCov">          0 :                         if (pipe_iir &amp; GEN8_PIPE_CDCLK_CRC_DONE)</span>
<span class="lineNum">    2320 </span><span class="lineNoCov">          0 :                                 hsw_pipe_crc_irq_handler(dev, pipe);</span>
<span class="lineNum">    2321 </span>            : 
<span class="lineNum">    2322 </span><span class="lineNoCov">          0 :                         if (pipe_iir &amp; GEN8_PIPE_FIFO_UNDERRUN)</span>
<span class="lineNum">    2323 </span><span class="lineNoCov">          0 :                                 intel_cpu_fifo_underrun_irq_handler(dev_priv,</span>
<span class="lineNum">    2324 </span>            :                                                                     pipe);
<span class="lineNum">    2325 </span>            : 
<span class="lineNum">    2326 </span>            : 
<span class="lineNum">    2327 </span><span class="lineNoCov">          0 :                         if (INTEL_INFO(dev_priv)-&gt;gen &gt;= 9)</span>
<span class="lineNum">    2328 </span><span class="lineNoCov">          0 :                                 fault_errors = pipe_iir &amp; GEN9_DE_PIPE_IRQ_FAULT_ERRORS;</span>
<span class="lineNum">    2329 </span>            :                         else
<span class="lineNum">    2330 </span><span class="lineNoCov">          0 :                                 fault_errors = pipe_iir &amp; GEN8_DE_PIPE_IRQ_FAULT_ERRORS;</span>
<span class="lineNum">    2331 </span>            : 
<span class="lineNum">    2332 </span><span class="lineNoCov">          0 :                         if (fault_errors)</span>
<span class="lineNum">    2333 </span><span class="lineNoCov">          0 :                                 DRM_ERROR(&quot;Fault errors on pipe %c\n: 0x%08x&quot;,</span>
<span class="lineNum">    2334 </span>            :                                           pipe_name(pipe),
<span class="lineNum">    2335 </span>            :                                           pipe_iir &amp; GEN8_DE_PIPE_IRQ_FAULT_ERRORS);
<span class="lineNum">    2336 </span>            :                 } else
<span class="lineNum">    2337 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;The master control interrupt lied (DE PIPE)!\n&quot;);</span>
<span class="lineNum">    2338 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    2339 </span>            : 
<span class="lineNum">    2340 </span><span class="lineNoCov">          0 :         if (HAS_PCH_SPLIT(dev) &amp;&amp; !HAS_PCH_NOP(dev) &amp;&amp;</span>
<span class="lineNum">    2341 </span><span class="lineNoCov">          0 :             master_ctl &amp; GEN8_DE_PCH_IRQ) {</span>
<span class="lineNum">    2342 </span>            :                 /*
<span class="lineNum">    2343 </span>            :                  * FIXME(BDW): Assume for now that the new interrupt handling
<span class="lineNum">    2344 </span>            :                  * scheme also closed the SDE interrupt handling race we've seen
<span class="lineNum">    2345 </span>            :                  * on older pch-split platforms. But this needs testing.
<span class="lineNum">    2346 </span>            :                  */
<span class="lineNum">    2347 </span><span class="lineNoCov">          0 :                 u32 pch_iir = I915_READ(SDEIIR);</span>
<span class="lineNum">    2348 </span><span class="lineNoCov">          0 :                 if (pch_iir) {</span>
<span class="lineNum">    2349 </span><span class="lineNoCov">          0 :                         I915_WRITE(SDEIIR, pch_iir);</span>
<span class="lineNum">    2350 </span>            :                         ret = IRQ_HANDLED;
<span class="lineNum">    2351 </span>            : 
<span class="lineNum">    2352 </span><span class="lineNoCov">          0 :                         if (HAS_PCH_SPT(dev_priv) || HAS_PCH_KBP(dev_priv))</span>
<span class="lineNum">    2353 </span><span class="lineNoCov">          0 :                                 spt_irq_handler(dev, pch_iir);</span>
<span class="lineNum">    2354 </span>            :                         else
<span class="lineNum">    2355 </span><span class="lineNoCov">          0 :                                 cpt_irq_handler(dev, pch_iir);</span>
<span class="lineNum">    2356 </span>            :                 } else {
<span class="lineNum">    2357 </span>            :                         /*
<span class="lineNum">    2358 </span>            :                          * Like on previous PCH there seems to be something
<span class="lineNum">    2359 </span>            :                          * fishy going on with forwarding PCH interrupts.
<span class="lineNum">    2360 </span>            :                          */
<span class="lineNum">    2361 </span>            :                         DRM_DEBUG_DRIVER(&quot;The master control interrupt lied (SDE)!\n&quot;);
<span class="lineNum">    2362 </span>            :                 }
<span class="lineNum">    2363 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    2364 </span>            : 
<span class="lineNum">    2365 </span><span class="lineNoCov">          0 :         I915_WRITE_FW(GEN8_MASTER_IRQ, GEN8_MASTER_IRQ_CONTROL);</span>
<span class="lineNum">    2366 </span><span class="lineNoCov">          0 :         POSTING_READ_FW(GEN8_MASTER_IRQ);</span>
<span class="lineNum">    2367 </span>            : 
<span class="lineNum">    2368 </span><span class="lineNoCov">          0 :         return ret;</span>
<a name="2369"><span class="lineNum">    2369 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2370 </span>            : 
<span class="lineNum">    2371 </span><span class="lineNoCov">          0 : static void i915_error_wake_up(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">    2372 </span>            :                                bool reset_completed)
<span class="lineNum">    2373 </span>            : {
<span class="lineNum">    2374 </span>            :         struct intel_engine_cs *ring;
<span class="lineNum">    2375 </span>            :         int i;
<span class="lineNum">    2376 </span>            : 
<span class="lineNum">    2377 </span>            :         /*
<span class="lineNum">    2378 </span>            :          * Notify all waiters for GPU completion events that reset state has
<span class="lineNum">    2379 </span>            :          * been changed, and that they need to restart their wait after
<span class="lineNum">    2380 </span>            :          * checking for potential errors (and bail out to drop locks if there is
<span class="lineNum">    2381 </span>            :          * a gpu reset pending so that i915_error_work_func can acquire them).
<span class="lineNum">    2382 </span>            :          */
<span class="lineNum">    2383 </span>            : 
<span class="lineNum">    2384 </span>            :         /* Wake up __wait_seqno, potentially holding dev-&gt;struct_mutex. */
<span class="lineNum">    2385 </span><span class="lineNoCov">          0 :         for_each_ring(ring, dev_priv, i)</span>
<span class="lineNum">    2386 </span><span class="lineNoCov">          0 :                 wake_up_all(&amp;ring-&gt;irq_queue);</span>
<span class="lineNum">    2387 </span>            : 
<span class="lineNum">    2388 </span>            :         /* Wake up intel_crtc_wait_for_pending_flips, holding crtc-&gt;mutex. */
<span class="lineNum">    2389 </span><span class="lineNoCov">          0 :         wake_up_all(&amp;dev_priv-&gt;pending_flip_queue);</span>
<span class="lineNum">    2390 </span>            : 
<span class="lineNum">    2391 </span>            :         /*
<span class="lineNum">    2392 </span>            :          * Signal tasks blocked in i915_gem_wait_for_error that the pending
<span class="lineNum">    2393 </span>            :          * reset state is cleared.
<span class="lineNum">    2394 </span>            :          */
<span class="lineNum">    2395 </span><span class="lineNoCov">          0 :         if (reset_completed)</span>
<span class="lineNum">    2396 </span><span class="lineNoCov">          0 :                 wake_up_all(&amp;dev_priv-&gt;gpu_error.reset_queue);</span>
<span class="lineNum">    2397 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    2398 </span>            : 
<span class="lineNum">    2399 </span>            : /**
<span class="lineNum">    2400 </span>            :  * i915_reset_and_wakeup - do process context error handling work
<span class="lineNum">    2401 </span>            :  * @dev: drm device
<span class="lineNum">    2402 </span>            :  *
<span class="lineNum">    2403 </span>            :  * Fire an error uevent so userspace can see that a hang or error
<a name="2404"><span class="lineNum">    2404 </span>            :  * was detected.</a>
<span class="lineNum">    2405 </span>            :  */
<span class="lineNum">    2406 </span><span class="lineNoCov">          0 : static void i915_reset_and_wakeup(struct drm_device *dev)</span>
<span class="lineNum">    2407 </span>            : {
<span class="lineNum">    2408 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = to_i915(dev);</span>
<span class="lineNum">    2409 </span><span class="lineNoCov">          0 :         struct i915_gpu_error *error = &amp;dev_priv-&gt;gpu_error;</span>
<span class="lineNum">    2410 </span>            : #ifdef __linux__
<span class="lineNum">    2411 </span>            :         char *error_event[] = { I915_ERROR_UEVENT &quot;=1&quot;, NULL };
<span class="lineNum">    2412 </span>            :         char *reset_event[] = { I915_RESET_UEVENT &quot;=1&quot;, NULL };
<span class="lineNum">    2413 </span>            :         char *reset_done_event[] = { I915_ERROR_UEVENT &quot;=0&quot;, NULL };
<span class="lineNum">    2414 </span>            : #endif
<span class="lineNum">    2415 </span>            :         int ret;
<span class="lineNum">    2416 </span>            : 
<span class="lineNum">    2417 </span>            : #ifdef __linux__
<span class="lineNum">    2418 </span>            :         kobject_uevent_env(&amp;dev-&gt;primary-&gt;kdev-&gt;kobj, KOBJ_CHANGE, error_event);
<span class="lineNum">    2419 </span>            : #endif
<span class="lineNum">    2420 </span>            : 
<span class="lineNum">    2421 </span>            :         /*
<span class="lineNum">    2422 </span>            :          * Note that there's only one work item which does gpu resets, so we
<span class="lineNum">    2423 </span>            :          * need not worry about concurrent gpu resets potentially incrementing
<span class="lineNum">    2424 </span>            :          * error-&gt;reset_counter twice. We only need to take care of another
<span class="lineNum">    2425 </span>            :          * racing irq/hangcheck declaring the gpu dead for a second time. A
<span class="lineNum">    2426 </span>            :          * quick check for that is good enough: schedule_work ensures the
<span class="lineNum">    2427 </span>            :          * correct ordering between hang detection and this work item, and since
<span class="lineNum">    2428 </span>            :          * the reset in-progress bit is only ever set by code outside of this
<span class="lineNum">    2429 </span>            :          * work we don't need to worry about any other races.
<span class="lineNum">    2430 </span>            :          */
<span class="lineNum">    2431 </span><span class="lineNoCov">          0 :         if (i915_reset_in_progress(error) &amp;&amp; !i915_terminally_wedged(error)) {</span>
<span class="lineNum">    2432 </span>            :                 DRM_DEBUG_DRIVER(&quot;resetting chip\n&quot;);
<span class="lineNum">    2433 </span>            : #ifdef __linux__
<span class="lineNum">    2434 </span>            :                 kobject_uevent_env(&amp;dev-&gt;primary-&gt;kdev-&gt;kobj, KOBJ_CHANGE,
<span class="lineNum">    2435 </span>            :                                    reset_event);
<span class="lineNum">    2436 </span>            : #endif
<span class="lineNum">    2437 </span>            : 
<span class="lineNum">    2438 </span>            :                 /*
<span class="lineNum">    2439 </span>            :                  * In most cases it's guaranteed that we get here with an RPM
<span class="lineNum">    2440 </span>            :                  * reference held, for example because there is a pending GPU
<span class="lineNum">    2441 </span>            :                  * request that won't finish until the reset is done. This
<span class="lineNum">    2442 </span>            :                  * isn't the case at least when we get here by doing a
<span class="lineNum">    2443 </span>            :                  * simulated reset via debugs, so get an RPM reference.
<span class="lineNum">    2444 </span>            :                  */
<span class="lineNum">    2445 </span><span class="lineNoCov">          0 :                 intel_runtime_pm_get(dev_priv);</span>
<span class="lineNum">    2446 </span>            : 
<span class="lineNum">    2447 </span><span class="lineNoCov">          0 :                 intel_prepare_reset(dev);</span>
<span class="lineNum">    2448 </span>            : 
<span class="lineNum">    2449 </span>            :                 /*
<span class="lineNum">    2450 </span>            :                  * All state reset _must_ be completed before we update the
<span class="lineNum">    2451 </span>            :                  * reset counter, for otherwise waiters might miss the reset
<span class="lineNum">    2452 </span>            :                  * pending state and not properly drop locks, resulting in
<span class="lineNum">    2453 </span>            :                  * deadlocks with the reset work.
<span class="lineNum">    2454 </span>            :                  */
<span class="lineNum">    2455 </span><span class="lineNoCov">          0 :                 ret = i915_reset(dev);</span>
<span class="lineNum">    2456 </span>            : 
<span class="lineNum">    2457 </span><span class="lineNoCov">          0 :                 intel_finish_reset(dev);</span>
<span class="lineNum">    2458 </span>            : 
<span class="lineNum">    2459 </span><span class="lineNoCov">          0 :                 intel_runtime_pm_put(dev_priv);</span>
<span class="lineNum">    2460 </span>            : 
<span class="lineNum">    2461 </span><span class="lineNoCov">          0 :                 if (ret == 0) {</span>
<span class="lineNum">    2462 </span>            :                         /*
<span class="lineNum">    2463 </span>            :                          * After all the gem state is reset, increment the reset
<span class="lineNum">    2464 </span>            :                          * counter and wake up everyone waiting for the reset to
<span class="lineNum">    2465 </span>            :                          * complete.
<span class="lineNum">    2466 </span>            :                          *
<span class="lineNum">    2467 </span>            :                          * Since unlock operations are a one-sided barrier only,
<span class="lineNum">    2468 </span>            :                          * we need to insert a barrier here to order any seqno
<span class="lineNum">    2469 </span>            :                          * updates before
<span class="lineNum">    2470 </span>            :                          * the counter increment.
<span class="lineNum">    2471 </span>            :                          */
<span class="lineNum">    2472 </span><span class="lineNoCov">          0 :                         smp_mb__before_atomic();</span>
<span class="lineNum">    2473 </span><span class="lineNoCov">          0 :                         atomic_inc(&amp;dev_priv-&gt;gpu_error.reset_counter);</span>
<span class="lineNum">    2474 </span>            : 
<span class="lineNum">    2475 </span>            : #ifdef __linux__
<span class="lineNum">    2476 </span>            :                         kobject_uevent_env(&amp;dev-&gt;primary-&gt;kdev-&gt;kobj,
<span class="lineNum">    2477 </span>            :                                            KOBJ_CHANGE, reset_done_event);
<span class="lineNum">    2478 </span>            : #endif
<span class="lineNum">    2479 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    2480 </span><span class="lineNoCov">          0 :                         atomic_or(I915_WEDGED, &amp;error-&gt;reset_counter);</span>
<span class="lineNum">    2481 </span>            :                 }
<span class="lineNum">    2482 </span>            : 
<span class="lineNum">    2483 </span>            :                 /*
<span class="lineNum">    2484 </span>            :                  * Note: The wake_up also serves as a memory barrier so that
<span class="lineNum">    2485 </span>            :                  * waiters see the update value of the reset counter atomic_t.
<span class="lineNum">    2486 </span>            :                  */
<span class="lineNum">    2487 </span><span class="lineNoCov">          0 :                 i915_error_wake_up(dev_priv, true);</span>
<span class="lineNum">    2488 </span><span class="lineNoCov">          0 :         }</span>
<a name="2489"><span class="lineNum">    2489 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2490 </span>            : 
<span class="lineNum">    2491 </span><span class="lineNoCov">          0 : static void i915_report_and_clear_eir(struct drm_device *dev)</span>
<span class="lineNum">    2492 </span>            : {
<span class="lineNum">    2493 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    2494 </span><span class="lineNoCov">          0 :         uint32_t instdone[I915_NUM_INSTDONE_REG];</span>
<span class="lineNum">    2495 </span><span class="lineNoCov">          0 :         u32 eir = I915_READ(EIR);</span>
<span class="lineNum">    2496 </span>            :         int pipe, i;
<span class="lineNum">    2497 </span>            : 
<span class="lineNum">    2498 </span><span class="lineNoCov">          0 :         if (!eir)</span>
<span class="lineNum">    2499 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    2500 </span>            : 
<span class="lineNum">    2501 </span><span class="lineNoCov">          0 :         pr_err(&quot;render error detected, EIR: 0x%08x\n&quot;, eir);</span>
<span class="lineNum">    2502 </span>            : 
<span class="lineNum">    2503 </span><span class="lineNoCov">          0 :         i915_get_extra_instdone(dev, instdone);</span>
<span class="lineNum">    2504 </span>            : 
<span class="lineNum">    2505 </span><span class="lineNoCov">          0 :         if (IS_G4X(dev)) {</span>
<span class="lineNum">    2506 </span><span class="lineNoCov">          0 :                 if (eir &amp; (GM45_ERROR_MEM_PRIV | GM45_ERROR_CP_PRIV)) {</span>
<span class="lineNum">    2507 </span><span class="lineNoCov">          0 :                         u32 ipeir = I915_READ(IPEIR_I965);</span>
<span class="lineNum">    2508 </span>            : 
<span class="lineNum">    2509 </span><span class="lineNoCov">          0 :                         pr_err(&quot;  IPEIR: 0x%08x\n&quot;, I915_READ(IPEIR_I965));</span>
<span class="lineNum">    2510 </span><span class="lineNoCov">          0 :                         pr_err(&quot;  IPEHR: 0x%08x\n&quot;, I915_READ(IPEHR_I965));</span>
<span class="lineNum">    2511 </span><span class="lineNoCov">          0 :                         for (i = 0; i &lt; ARRAY_SIZE(instdone); i++)</span>
<span class="lineNum">    2512 </span><span class="lineNoCov">          0 :                                 pr_err(&quot;  INSTDONE_%d: 0x%08x\n&quot;, i, instdone[i]);</span>
<span class="lineNum">    2513 </span><span class="lineNoCov">          0 :                         pr_err(&quot;  INSTPS: 0x%08x\n&quot;, I915_READ(INSTPS));</span>
<span class="lineNum">    2514 </span><span class="lineNoCov">          0 :                         pr_err(&quot;  ACTHD: 0x%08x\n&quot;, I915_READ(ACTHD_I965));</span>
<span class="lineNum">    2515 </span><span class="lineNoCov">          0 :                         I915_WRITE(IPEIR_I965, ipeir);</span>
<span class="lineNum">    2516 </span><span class="lineNoCov">          0 :                         POSTING_READ(IPEIR_I965);</span>
<span class="lineNum">    2517 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    2518 </span><span class="lineNoCov">          0 :                 if (eir &amp; GM45_ERROR_PAGE_TABLE) {</span>
<span class="lineNum">    2519 </span><span class="lineNoCov">          0 :                         u32 pgtbl_err = I915_READ(PGTBL_ER);</span>
<span class="lineNum">    2520 </span><span class="lineNoCov">          0 :                         pr_err(&quot;page table error\n&quot;);</span>
<span class="lineNum">    2521 </span><span class="lineNoCov">          0 :                         pr_err(&quot;  PGTBL_ER: 0x%08x\n&quot;, pgtbl_err);</span>
<span class="lineNum">    2522 </span><span class="lineNoCov">          0 :                         I915_WRITE(PGTBL_ER, pgtbl_err);</span>
<span class="lineNum">    2523 </span><span class="lineNoCov">          0 :                         POSTING_READ(PGTBL_ER);</span>
<span class="lineNum">    2524 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    2525 </span>            :         }
<span class="lineNum">    2526 </span>            : 
<span class="lineNum">    2527 </span><span class="lineNoCov">          0 :         if (!IS_GEN2(dev)) {</span>
<span class="lineNum">    2528 </span><span class="lineNoCov">          0 :                 if (eir &amp; I915_ERROR_PAGE_TABLE) {</span>
<span class="lineNum">    2529 </span><span class="lineNoCov">          0 :                         u32 pgtbl_err = I915_READ(PGTBL_ER);</span>
<span class="lineNum">    2530 </span><span class="lineNoCov">          0 :                         pr_err(&quot;page table error\n&quot;);</span>
<span class="lineNum">    2531 </span><span class="lineNoCov">          0 :                         pr_err(&quot;  PGTBL_ER: 0x%08x\n&quot;, pgtbl_err);</span>
<span class="lineNum">    2532 </span><span class="lineNoCov">          0 :                         I915_WRITE(PGTBL_ER, pgtbl_err);</span>
<span class="lineNum">    2533 </span><span class="lineNoCov">          0 :                         POSTING_READ(PGTBL_ER);</span>
<span class="lineNum">    2534 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    2535 </span>            :         }
<span class="lineNum">    2536 </span>            : 
<span class="lineNum">    2537 </span><span class="lineNoCov">          0 :         if (eir &amp; I915_ERROR_MEMORY_REFRESH) {</span>
<span class="lineNum">    2538 </span><span class="lineNoCov">          0 :                 pr_err(&quot;memory refresh error:\n&quot;);</span>
<span class="lineNum">    2539 </span><span class="lineNoCov">          0 :                 for_each_pipe(dev_priv, pipe)</span>
<span class="lineNum">    2540 </span><span class="lineNoCov">          0 :                         pr_err(&quot;pipe %c stat: 0x%08x\n&quot;,</span>
<span class="lineNum">    2541 </span>            :                                pipe_name(pipe), I915_READ(PIPESTAT(pipe)));
<span class="lineNum">    2542 </span>            :                 /* pipestat has already been acked */
<span class="lineNum">    2543 </span>            :         }
<span class="lineNum">    2544 </span><span class="lineNoCov">          0 :         if (eir &amp; I915_ERROR_INSTRUCTION) {</span>
<span class="lineNum">    2545 </span><span class="lineNoCov">          0 :                 pr_err(&quot;instruction error\n&quot;);</span>
<span class="lineNum">    2546 </span><span class="lineNoCov">          0 :                 pr_err(&quot;  INSTPM: 0x%08x\n&quot;, I915_READ(INSTPM));</span>
<span class="lineNum">    2547 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; ARRAY_SIZE(instdone); i++)</span>
<span class="lineNum">    2548 </span><span class="lineNoCov">          0 :                         pr_err(&quot;  INSTDONE_%d: 0x%08x\n&quot;, i, instdone[i]);</span>
<span class="lineNum">    2549 </span><span class="lineNoCov">          0 :                 if (INTEL_INFO(dev)-&gt;gen &lt; 4) {</span>
<span class="lineNum">    2550 </span><span class="lineNoCov">          0 :                         u32 ipeir = I915_READ(IPEIR);</span>
<span class="lineNum">    2551 </span>            : 
<span class="lineNum">    2552 </span><span class="lineNoCov">          0 :                         pr_err(&quot;  IPEIR: 0x%08x\n&quot;, I915_READ(IPEIR));</span>
<span class="lineNum">    2553 </span><span class="lineNoCov">          0 :                         pr_err(&quot;  IPEHR: 0x%08x\n&quot;, I915_READ(IPEHR));</span>
<span class="lineNum">    2554 </span><span class="lineNoCov">          0 :                         pr_err(&quot;  ACTHD: 0x%08x\n&quot;, I915_READ(ACTHD));</span>
<span class="lineNum">    2555 </span><span class="lineNoCov">          0 :                         I915_WRITE(IPEIR, ipeir);</span>
<span class="lineNum">    2556 </span><span class="lineNoCov">          0 :                         POSTING_READ(IPEIR);</span>
<span class="lineNum">    2557 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    2558 </span><span class="lineNoCov">          0 :                         u32 ipeir = I915_READ(IPEIR_I965);</span>
<span class="lineNum">    2559 </span>            : 
<span class="lineNum">    2560 </span><span class="lineNoCov">          0 :                         pr_err(&quot;  IPEIR: 0x%08x\n&quot;, I915_READ(IPEIR_I965));</span>
<span class="lineNum">    2561 </span><span class="lineNoCov">          0 :                         pr_err(&quot;  IPEHR: 0x%08x\n&quot;, I915_READ(IPEHR_I965));</span>
<span class="lineNum">    2562 </span><span class="lineNoCov">          0 :                         pr_err(&quot;  INSTPS: 0x%08x\n&quot;, I915_READ(INSTPS));</span>
<span class="lineNum">    2563 </span><span class="lineNoCov">          0 :                         pr_err(&quot;  ACTHD: 0x%08x\n&quot;, I915_READ(ACTHD_I965));</span>
<span class="lineNum">    2564 </span><span class="lineNoCov">          0 :                         I915_WRITE(IPEIR_I965, ipeir);</span>
<span class="lineNum">    2565 </span><span class="lineNoCov">          0 :                         POSTING_READ(IPEIR_I965);</span>
<span class="lineNum">    2566 </span>            :                 }
<span class="lineNum">    2567 </span>            :         }
<span class="lineNum">    2568 </span>            : 
<span class="lineNum">    2569 </span><span class="lineNoCov">          0 :         I915_WRITE(EIR, eir);</span>
<span class="lineNum">    2570 </span><span class="lineNoCov">          0 :         POSTING_READ(EIR);</span>
<span class="lineNum">    2571 </span><span class="lineNoCov">          0 :         eir = I915_READ(EIR);</span>
<span class="lineNum">    2572 </span><span class="lineNoCov">          0 :         if (eir) {</span>
<span class="lineNum">    2573 </span>            :                 /*
<span class="lineNum">    2574 </span>            :                  * some errors might have become stuck,
<span class="lineNum">    2575 </span>            :                  * mask them.
<span class="lineNum">    2576 </span>            :                  */
<span class="lineNum">    2577 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;EIR stuck: 0x%08x, masking\n&quot;, eir);</span>
<span class="lineNum">    2578 </span><span class="lineNoCov">          0 :                 I915_WRITE(EMR, I915_READ(EMR) | eir);</span>
<span class="lineNum">    2579 </span><span class="lineNoCov">          0 :                 I915_WRITE(IIR, I915_RENDER_COMMAND_PARSER_ERROR_INTERRUPT);</span>
<span class="lineNum">    2580 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    2581 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    2582 </span>            : 
<span class="lineNum">    2583 </span>            : /**
<span class="lineNum">    2584 </span>            :  * i915_handle_error - handle a gpu error
<span class="lineNum">    2585 </span>            :  * @dev: drm device
<span class="lineNum">    2586 </span>            :  *
<span class="lineNum">    2587 </span>            :  * Do some basic checking of register state at error time and
<span class="lineNum">    2588 </span>            :  * dump it to the syslog.  Also call i915_capture_error_state() to make
<span class="lineNum">    2589 </span>            :  * sure we get a record and make it available in debugfs.  Fire a uevent
<span class="lineNum">    2590 </span>            :  * so userspace knows something bad happened (should trigger collection
<a name="2591"><span class="lineNum">    2591 </span>            :  * of a ring dump etc.).</a>
<span class="lineNum">    2592 </span>            :  */
<span class="lineNum">    2593 </span><span class="lineNoCov">          0 : void i915_handle_error(struct drm_device *dev, bool wedged,</span>
<span class="lineNum">    2594 </span>            :                        const char *fmt, ...)
<span class="lineNum">    2595 </span>            : {
<span class="lineNum">    2596 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    2597 </span><span class="lineNoCov">          0 :         va_list args;</span>
<span class="lineNum">    2598 </span><span class="lineNoCov">          0 :         char error_msg[80];</span>
<span class="lineNum">    2599 </span>            : 
<span class="lineNum">    2600 </span><span class="lineNoCov">          0 :         va_start(args, fmt);</span>
<span class="lineNum">    2601 </span><span class="lineNoCov">          0 :         vsnprintf(error_msg, sizeof(error_msg), fmt, args);</span>
<span class="lineNum">    2602 </span><span class="lineNoCov">          0 :         va_end(args);</span>
<span class="lineNum">    2603 </span>            : 
<span class="lineNum">    2604 </span><span class="lineNoCov">          0 :         i915_capture_error_state(dev, wedged, error_msg);</span>
<span class="lineNum">    2605 </span><span class="lineNoCov">          0 :         i915_report_and_clear_eir(dev);</span>
<span class="lineNum">    2606 </span>            : 
<span class="lineNum">    2607 </span><span class="lineNoCov">          0 :         if (wedged) {</span>
<span class="lineNum">    2608 </span><span class="lineNoCov">          0 :                 atomic_or(I915_RESET_IN_PROGRESS_FLAG,</span>
<span class="lineNum">    2609 </span>            :                                 &amp;dev_priv-&gt;gpu_error.reset_counter);
<span class="lineNum">    2610 </span>            : 
<span class="lineNum">    2611 </span>            :                 /*
<span class="lineNum">    2612 </span>            :                  * Wakeup waiting processes so that the reset function
<span class="lineNum">    2613 </span>            :                  * i915_reset_and_wakeup doesn't deadlock trying to grab
<span class="lineNum">    2614 </span>            :                  * various locks. By bumping the reset counter first, the woken
<span class="lineNum">    2615 </span>            :                  * processes will see a reset in progress and back off,
<span class="lineNum">    2616 </span>            :                  * releasing their locks and then wait for the reset completion.
<span class="lineNum">    2617 </span>            :                  * We must do this for _all_ gpu waiters that might hold locks
<span class="lineNum">    2618 </span>            :                  * that the reset work needs to acquire.
<span class="lineNum">    2619 </span>            :                  *
<span class="lineNum">    2620 </span>            :                  * Note: The wake_up serves as the required memory barrier to
<span class="lineNum">    2621 </span>            :                  * ensure that the waiters see the updated value of the reset
<span class="lineNum">    2622 </span>            :                  * counter atomic_t.
<span class="lineNum">    2623 </span>            :                  */
<span class="lineNum">    2624 </span><span class="lineNoCov">          0 :                 i915_error_wake_up(dev_priv, false);</span>
<span class="lineNum">    2625 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    2626 </span>            : 
<span class="lineNum">    2627 </span><span class="lineNoCov">          0 :         i915_reset_and_wakeup(dev);</span>
<span class="lineNum">    2628 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    2629 </span>            : 
<span class="lineNum">    2630 </span>            : /* Called from drm generic code, passed 'crtc' which
<a name="2631"><span class="lineNum">    2631 </span>            :  * we use as a pipe index</a>
<span class="lineNum">    2632 </span>            :  */
<span class="lineNum">    2633 </span><span class="lineNoCov">          0 : static int i915_enable_vblank(struct drm_device *dev, unsigned int pipe)</span>
<span class="lineNum">    2634 </span>            : {
<span class="lineNum">    2635 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    2636 </span>            :         unsigned long irqflags;
<span class="lineNum">    2637 </span>            : 
<span class="lineNum">    2638 </span><span class="lineNoCov">          0 :         spin_lock_irqsave(&amp;dev_priv-&gt;irq_lock, irqflags);</span>
<span class="lineNum">    2639 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;gen &gt;= 4)</span>
<span class="lineNum">    2640 </span><span class="lineNoCov">          0 :                 i915_enable_pipestat(dev_priv, pipe,</span>
<span class="lineNum">    2641 </span>            :                                      PIPE_START_VBLANK_INTERRUPT_STATUS);
<span class="lineNum">    2642 </span>            :         else
<span class="lineNum">    2643 </span><span class="lineNoCov">          0 :                 i915_enable_pipestat(dev_priv, pipe,</span>
<span class="lineNum">    2644 </span>            :                                      PIPE_VBLANK_INTERRUPT_STATUS);
<span class="lineNum">    2645 </span><span class="lineNoCov">          0 :         spin_unlock_irqrestore(&amp;dev_priv-&gt;irq_lock, irqflags);</span>
<span class="lineNum">    2646 </span>            : 
<span class="lineNum">    2647 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="2648"><span class="lineNum">    2648 </span>            : }</a>
<span class="lineNum">    2649 </span>            : 
<span class="lineNum">    2650 </span><span class="lineNoCov">          0 : static int ironlake_enable_vblank(struct drm_device *dev, unsigned int pipe)</span>
<span class="lineNum">    2651 </span>            : {
<span class="lineNum">    2652 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    2653 </span>            :         unsigned long irqflags;
<span class="lineNum">    2654 </span><span class="lineNoCov">          0 :         uint32_t bit = (INTEL_INFO(dev)-&gt;gen &gt;= 7) ? DE_PIPE_VBLANK_IVB(pipe) :</span>
<span class="lineNum">    2655 </span><span class="lineNoCov">          0 :                                                      DE_PIPE_VBLANK(pipe);</span>
<span class="lineNum">    2656 </span>            : 
<span class="lineNum">    2657 </span><span class="lineNoCov">          0 :         spin_lock_irqsave(&amp;dev_priv-&gt;irq_lock, irqflags);</span>
<span class="lineNum">    2658 </span><span class="lineNoCov">          0 :         ironlake_enable_display_irq(dev_priv, bit);</span>
<span class="lineNum">    2659 </span><span class="lineNoCov">          0 :         spin_unlock_irqrestore(&amp;dev_priv-&gt;irq_lock, irqflags);</span>
<span class="lineNum">    2660 </span>            : 
<span class="lineNum">    2661 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="2662"><span class="lineNum">    2662 </span>            : }</a>
<span class="lineNum">    2663 </span>            : 
<span class="lineNum">    2664 </span><span class="lineNoCov">          0 : static int valleyview_enable_vblank(struct drm_device *dev, unsigned int pipe)</span>
<span class="lineNum">    2665 </span>            : {
<span class="lineNum">    2666 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    2667 </span>            :         unsigned long irqflags;
<span class="lineNum">    2668 </span>            : 
<span class="lineNum">    2669 </span><span class="lineNoCov">          0 :         spin_lock_irqsave(&amp;dev_priv-&gt;irq_lock, irqflags);</span>
<span class="lineNum">    2670 </span><span class="lineNoCov">          0 :         i915_enable_pipestat(dev_priv, pipe,</span>
<span class="lineNum">    2671 </span>            :                              PIPE_START_VBLANK_INTERRUPT_STATUS);
<span class="lineNum">    2672 </span><span class="lineNoCov">          0 :         spin_unlock_irqrestore(&amp;dev_priv-&gt;irq_lock, irqflags);</span>
<span class="lineNum">    2673 </span>            : 
<span class="lineNum">    2674 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="2675"><span class="lineNum">    2675 </span>            : }</a>
<span class="lineNum">    2676 </span>            : 
<span class="lineNum">    2677 </span><span class="lineNoCov">          0 : static int gen8_enable_vblank(struct drm_device *dev, unsigned int pipe)</span>
<span class="lineNum">    2678 </span>            : {
<span class="lineNum">    2679 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    2680 </span>            :         unsigned long irqflags;
<span class="lineNum">    2681 </span>            : 
<span class="lineNum">    2682 </span><span class="lineNoCov">          0 :         spin_lock_irqsave(&amp;dev_priv-&gt;irq_lock, irqflags);</span>
<span class="lineNum">    2683 </span><span class="lineNoCov">          0 :         dev_priv-&gt;de_irq_mask[pipe] &amp;= ~GEN8_PIPE_VBLANK;</span>
<span class="lineNum">    2684 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN8_DE_PIPE_IMR(pipe), dev_priv-&gt;de_irq_mask[pipe]);</span>
<span class="lineNum">    2685 </span><span class="lineNoCov">          0 :         POSTING_READ(GEN8_DE_PIPE_IMR(pipe));</span>
<span class="lineNum">    2686 </span><span class="lineNoCov">          0 :         spin_unlock_irqrestore(&amp;dev_priv-&gt;irq_lock, irqflags);</span>
<span class="lineNum">    2687 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">    2688 </span>            : }
<span class="lineNum">    2689 </span>            : 
<span class="lineNum">    2690 </span>            : /* Called from drm generic code, passed 'crtc' which
<a name="2691"><span class="lineNum">    2691 </span>            :  * we use as a pipe index</a>
<span class="lineNum">    2692 </span>            :  */
<span class="lineNum">    2693 </span><span class="lineNoCov">          0 : static void i915_disable_vblank(struct drm_device *dev, unsigned int pipe)</span>
<span class="lineNum">    2694 </span>            : {
<span class="lineNum">    2695 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    2696 </span>            :         unsigned long irqflags;
<span class="lineNum">    2697 </span>            : 
<span class="lineNum">    2698 </span><span class="lineNoCov">          0 :         spin_lock_irqsave(&amp;dev_priv-&gt;irq_lock, irqflags);</span>
<span class="lineNum">    2699 </span><span class="lineNoCov">          0 :         i915_disable_pipestat(dev_priv, pipe,</span>
<span class="lineNum">    2700 </span>            :                               PIPE_VBLANK_INTERRUPT_STATUS |
<span class="lineNum">    2701 </span>            :                               PIPE_START_VBLANK_INTERRUPT_STATUS);
<span class="lineNum">    2702 </span><span class="lineNoCov">          0 :         spin_unlock_irqrestore(&amp;dev_priv-&gt;irq_lock, irqflags);</span>
<a name="2703"><span class="lineNum">    2703 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2704 </span>            : 
<span class="lineNum">    2705 </span><span class="lineNoCov">          0 : static void ironlake_disable_vblank(struct drm_device *dev, unsigned int pipe)</span>
<span class="lineNum">    2706 </span>            : {
<span class="lineNum">    2707 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    2708 </span>            :         unsigned long irqflags;
<span class="lineNum">    2709 </span><span class="lineNoCov">          0 :         uint32_t bit = (INTEL_INFO(dev)-&gt;gen &gt;= 7) ? DE_PIPE_VBLANK_IVB(pipe) :</span>
<span class="lineNum">    2710 </span><span class="lineNoCov">          0 :                                                      DE_PIPE_VBLANK(pipe);</span>
<span class="lineNum">    2711 </span>            : 
<span class="lineNum">    2712 </span><span class="lineNoCov">          0 :         spin_lock_irqsave(&amp;dev_priv-&gt;irq_lock, irqflags);</span>
<span class="lineNum">    2713 </span><span class="lineNoCov">          0 :         ironlake_disable_display_irq(dev_priv, bit);</span>
<span class="lineNum">    2714 </span><span class="lineNoCov">          0 :         spin_unlock_irqrestore(&amp;dev_priv-&gt;irq_lock, irqflags);</span>
<a name="2715"><span class="lineNum">    2715 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2716 </span>            : 
<span class="lineNum">    2717 </span><span class="lineNoCov">          0 : static void valleyview_disable_vblank(struct drm_device *dev, unsigned int pipe)</span>
<span class="lineNum">    2718 </span>            : {
<span class="lineNum">    2719 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    2720 </span>            :         unsigned long irqflags;
<span class="lineNum">    2721 </span>            : 
<span class="lineNum">    2722 </span><span class="lineNoCov">          0 :         spin_lock_irqsave(&amp;dev_priv-&gt;irq_lock, irqflags);</span>
<span class="lineNum">    2723 </span><span class="lineNoCov">          0 :         i915_disable_pipestat(dev_priv, pipe,</span>
<span class="lineNum">    2724 </span>            :                               PIPE_START_VBLANK_INTERRUPT_STATUS);
<span class="lineNum">    2725 </span><span class="lineNoCov">          0 :         spin_unlock_irqrestore(&amp;dev_priv-&gt;irq_lock, irqflags);</span>
<a name="2726"><span class="lineNum">    2726 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2727 </span>            : 
<span class="lineNum">    2728 </span><span class="lineNoCov">          0 : static void gen8_disable_vblank(struct drm_device *dev, unsigned int pipe)</span>
<span class="lineNum">    2729 </span>            : {
<span class="lineNum">    2730 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    2731 </span>            :         unsigned long irqflags;
<span class="lineNum">    2732 </span>            : 
<span class="lineNum">    2733 </span><span class="lineNoCov">          0 :         spin_lock_irqsave(&amp;dev_priv-&gt;irq_lock, irqflags);</span>
<span class="lineNum">    2734 </span><span class="lineNoCov">          0 :         dev_priv-&gt;de_irq_mask[pipe] |= GEN8_PIPE_VBLANK;</span>
<span class="lineNum">    2735 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN8_DE_PIPE_IMR(pipe), dev_priv-&gt;de_irq_mask[pipe]);</span>
<span class="lineNum">    2736 </span><span class="lineNoCov">          0 :         POSTING_READ(GEN8_DE_PIPE_IMR(pipe));</span>
<span class="lineNum">    2737 </span><span class="lineNoCov">          0 :         spin_unlock_irqrestore(&amp;dev_priv-&gt;irq_lock, irqflags);</span>
<span class="lineNum">    2738 </span><span class="lineNoCov">          0 : }</span>
<a name="2739"><span class="lineNum">    2739 </span>            : </a>
<span class="lineNum">    2740 </span>            : static bool
<span class="lineNum">    2741 </span><span class="lineNoCov">          0 : ring_idle(struct intel_engine_cs *ring, u32 seqno)</span>
<span class="lineNum">    2742 </span>            : {
<span class="lineNum">    2743 </span><span class="lineNoCov">          0 :         return (list_empty(&amp;ring-&gt;request_list) ||</span>
<span class="lineNum">    2744 </span><span class="lineNoCov">          0 :                 i915_seqno_passed(seqno, ring-&gt;last_submitted_seqno));</span>
<span class="lineNum">    2745 </span>            : }
<a name="2746"><span class="lineNum">    2746 </span>            : </a>
<span class="lineNum">    2747 </span>            : static bool
<span class="lineNum">    2748 </span><span class="lineNoCov">          0 : ipehr_is_semaphore_wait(struct drm_device *dev, u32 ipehr)</span>
<span class="lineNum">    2749 </span>            : {
<span class="lineNum">    2750 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;gen &gt;= 8) {</span>
<span class="lineNum">    2751 </span><span class="lineNoCov">          0 :                 return (ipehr &gt;&gt; 23) == 0x1c;</span>
<span class="lineNum">    2752 </span>            :         } else {
<span class="lineNum">    2753 </span><span class="lineNoCov">          0 :                 ipehr &amp;= ~MI_SEMAPHORE_SYNC_MASK;</span>
<span class="lineNum">    2754 </span><span class="lineNoCov">          0 :                 return ipehr == (MI_SEMAPHORE_MBOX | MI_SEMAPHORE_COMPARE |</span>
<span class="lineNum">    2755 </span>            :                                  MI_SEMAPHORE_REGISTER);
<span class="lineNum">    2756 </span>            :         }
<span class="lineNum">    2757 </span><span class="lineNoCov">          0 : }</span>
<a name="2758"><span class="lineNum">    2758 </span>            : </a>
<span class="lineNum">    2759 </span>            : static struct intel_engine_cs *
<span class="lineNum">    2760 </span><span class="lineNoCov">          0 : semaphore_wait_to_signaller_ring(struct intel_engine_cs *ring, u32 ipehr, u64 offset)</span>
<span class="lineNum">    2761 </span>            : {
<span class="lineNum">    2762 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = ring-&gt;dev-&gt;dev_private;</span>
<span class="lineNum">    2763 </span>            :         struct intel_engine_cs *signaller;
<span class="lineNum">    2764 </span>            :         int i;
<span class="lineNum">    2765 </span>            : 
<span class="lineNum">    2766 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev_priv-&gt;dev)-&gt;gen &gt;= 8) {</span>
<span class="lineNum">    2767 </span><span class="lineNoCov">          0 :                 for_each_ring(signaller, dev_priv, i) {</span>
<span class="lineNum">    2768 </span><span class="lineNoCov">          0 :                         if (ring == signaller)</span>
<span class="lineNum">    2769 </span>            :                                 continue;
<span class="lineNum">    2770 </span>            : 
<span class="lineNum">    2771 </span><span class="lineNoCov">          0 :                         if (offset == signaller-&gt;semaphore.signal_ggtt[ring-&gt;id])</span>
<span class="lineNum">    2772 </span><span class="lineNoCov">          0 :                                 return signaller;</span>
<span class="lineNum">    2773 </span>            :                 }
<span class="lineNum">    2774 </span>            :         } else {
<span class="lineNum">    2775 </span><span class="lineNoCov">          0 :                 u32 sync_bits = ipehr &amp; MI_SEMAPHORE_SYNC_MASK;</span>
<span class="lineNum">    2776 </span>            : 
<span class="lineNum">    2777 </span><span class="lineNoCov">          0 :                 for_each_ring(signaller, dev_priv, i) {</span>
<span class="lineNum">    2778 </span><span class="lineNoCov">          0 :                         if(ring == signaller)</span>
<span class="lineNum">    2779 </span>            :                                 continue;
<span class="lineNum">    2780 </span>            : 
<span class="lineNum">    2781 </span><span class="lineNoCov">          0 :                         if (sync_bits == signaller-&gt;semaphore.mbox.wait[ring-&gt;id])</span>
<span class="lineNum">    2782 </span><span class="lineNoCov">          0 :                                 return signaller;</span>
<span class="lineNum">    2783 </span>            :                 }
<span class="lineNum">    2784 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    2785 </span>            : 
<span class="lineNum">    2786 </span><span class="lineNoCov">          0 :         DRM_ERROR(&quot;No signaller ring found for ring %i, ipehr 0x%08x, offset 0x%016llx\n&quot;,</span>
<span class="lineNum">    2787 </span>            :                   ring-&gt;id, ipehr, offset);
<span class="lineNum">    2788 </span>            : 
<span class="lineNum">    2789 </span><span class="lineNoCov">          0 :         return NULL;</span>
<span class="lineNum">    2790 </span><span class="lineNoCov">          0 : }</span>
<a name="2791"><span class="lineNum">    2791 </span>            : </a>
<span class="lineNum">    2792 </span>            : static struct intel_engine_cs *
<span class="lineNum">    2793 </span><span class="lineNoCov">          0 : semaphore_waits_for(struct intel_engine_cs *ring, u32 *seqno)</span>
<span class="lineNum">    2794 </span>            : {
<span class="lineNum">    2795 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = ring-&gt;dev-&gt;dev_private;</span>
<span class="lineNum">    2796 </span>            :         u32 cmd, ipehr, head;
<span class="lineNum">    2797 </span>            :         u64 offset = 0;
<span class="lineNum">    2798 </span>            :         int i, backwards;
<span class="lineNum">    2799 </span>            : 
<span class="lineNum">    2800 </span>            :         /*
<span class="lineNum">    2801 </span>            :          * This function does not support execlist mode - any attempt to
<span class="lineNum">    2802 </span>            :          * proceed further into this function will result in a kernel panic
<span class="lineNum">    2803 </span>            :          * when dereferencing ring-&gt;buffer, which is not set up in execlist
<span class="lineNum">    2804 </span>            :          * mode.
<span class="lineNum">    2805 </span>            :          *
<span class="lineNum">    2806 </span>            :          * The correct way of doing it would be to derive the currently
<span class="lineNum">    2807 </span>            :          * executing ring buffer from the current context, which is derived
<span class="lineNum">    2808 </span>            :          * from the currently running request. Unfortunately, to get the
<span class="lineNum">    2809 </span>            :          * current request we would have to grab the struct_mutex before doing
<span class="lineNum">    2810 </span>            :          * anything else, which would be ill-advised since some other thread
<span class="lineNum">    2811 </span>            :          * might have grabbed it already and managed to hang itself, causing
<span class="lineNum">    2812 </span>            :          * the hang checker to deadlock.
<span class="lineNum">    2813 </span>            :          *
<span class="lineNum">    2814 </span>            :          * Therefore, this function does not support execlist mode in its
<span class="lineNum">    2815 </span>            :          * current form. Just return NULL and move on.
<span class="lineNum">    2816 </span>            :          */
<span class="lineNum">    2817 </span><span class="lineNoCov">          0 :         if (ring-&gt;buffer == NULL)</span>
<span class="lineNum">    2818 </span><span class="lineNoCov">          0 :                 return NULL;</span>
<span class="lineNum">    2819 </span>            : 
<span class="lineNum">    2820 </span><span class="lineNoCov">          0 :         ipehr = I915_READ(RING_IPEHR(ring-&gt;mmio_base));</span>
<span class="lineNum">    2821 </span><span class="lineNoCov">          0 :         if (!ipehr_is_semaphore_wait(ring-&gt;dev, ipehr))</span>
<span class="lineNum">    2822 </span><span class="lineNoCov">          0 :                 return NULL;</span>
<span class="lineNum">    2823 </span>            : 
<span class="lineNum">    2824 </span>            :         /*
<span class="lineNum">    2825 </span>            :          * HEAD is likely pointing to the dword after the actual command,
<span class="lineNum">    2826 </span>            :          * so scan backwards until we find the MBOX. But limit it to just 3
<span class="lineNum">    2827 </span>            :          * or 4 dwords depending on the semaphore wait command size.
<span class="lineNum">    2828 </span>            :          * Note that we don't care about ACTHD here since that might
<span class="lineNum">    2829 </span>            :          * point at at batch, and semaphores are always emitted into the
<span class="lineNum">    2830 </span>            :          * ringbuffer itself.
<span class="lineNum">    2831 </span>            :          */
<span class="lineNum">    2832 </span><span class="lineNoCov">          0 :         head = I915_READ_HEAD(ring) &amp; HEAD_ADDR;</span>
<span class="lineNum">    2833 </span><span class="lineNoCov">          0 :         backwards = (INTEL_INFO(ring-&gt;dev)-&gt;gen &gt;= 8) ? 5 : 4;</span>
<span class="lineNum">    2834 </span>            : 
<span class="lineNum">    2835 </span><span class="lineNoCov">          0 :         for (i = backwards; i; --i) {</span>
<span class="lineNum">    2836 </span>            :                 /*
<span class="lineNum">    2837 </span>            :                  * Be paranoid and presume the hw has gone off into the wild -
<span class="lineNum">    2838 </span>            :                  * our ring is smaller than what the hardware (and hence
<span class="lineNum">    2839 </span>            :                  * HEAD_ADDR) allows. Also handles wrap-around.
<span class="lineNum">    2840 </span>            :                  */
<span class="lineNum">    2841 </span><span class="lineNoCov">          0 :                 head &amp;= ring-&gt;buffer-&gt;size - 1;</span>
<span class="lineNum">    2842 </span>            : 
<span class="lineNum">    2843 </span>            :                 /* This here seems to blow up */
<span class="lineNum">    2844 </span><span class="lineNoCov">          0 :                 cmd = ioread32(ring-&gt;buffer-&gt;virtual_start + head);</span>
<span class="lineNum">    2845 </span><span class="lineNoCov">          0 :                 if (cmd == ipehr)</span>
<span class="lineNum">    2846 </span>            :                         break;
<span class="lineNum">    2847 </span>            : 
<span class="lineNum">    2848 </span><span class="lineNoCov">          0 :                 head -= 4;</span>
<span class="lineNum">    2849 </span>            :         }
<span class="lineNum">    2850 </span>            : 
<span class="lineNum">    2851 </span><span class="lineNoCov">          0 :         if (!i)</span>
<span class="lineNum">    2852 </span><span class="lineNoCov">          0 :                 return NULL;</span>
<span class="lineNum">    2853 </span>            : 
<span class="lineNum">    2854 </span><span class="lineNoCov">          0 :         *seqno = ioread32(ring-&gt;buffer-&gt;virtual_start + head + 4) + 1;</span>
<span class="lineNum">    2855 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(ring-&gt;dev)-&gt;gen &gt;= 8) {</span>
<span class="lineNum">    2856 </span><span class="lineNoCov">          0 :                 offset = ioread32(ring-&gt;buffer-&gt;virtual_start + head + 12);</span>
<span class="lineNum">    2857 </span>            :                 offset &lt;&lt;= 32;
<span class="lineNum">    2858 </span><span class="lineNoCov">          0 :                 offset = ioread32(ring-&gt;buffer-&gt;virtual_start + head + 8);</span>
<span class="lineNum">    2859 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    2860 </span><span class="lineNoCov">          0 :         return semaphore_wait_to_signaller_ring(ring, ipehr, offset);</span>
<a name="2861"><span class="lineNum">    2861 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2862 </span>            : 
<span class="lineNum">    2863 </span><span class="lineNoCov">          0 : static int semaphore_passed(struct intel_engine_cs *ring)</span>
<span class="lineNum">    2864 </span>            : {
<span class="lineNum">    2865 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = ring-&gt;dev-&gt;dev_private;</span>
<span class="lineNum">    2866 </span>            :         struct intel_engine_cs *signaller;
<span class="lineNum">    2867 </span><span class="lineNoCov">          0 :         u32 seqno;</span>
<span class="lineNum">    2868 </span>            : 
<span class="lineNum">    2869 </span><span class="lineNoCov">          0 :         ring-&gt;hangcheck.deadlock++;</span>
<span class="lineNum">    2870 </span>            : 
<span class="lineNum">    2871 </span><span class="lineNoCov">          0 :         signaller = semaphore_waits_for(ring, &amp;seqno);</span>
<span class="lineNum">    2872 </span><span class="lineNoCov">          0 :         if (signaller == NULL)</span>
<span class="lineNum">    2873 </span><span class="lineNoCov">          0 :                 return -1;</span>
<span class="lineNum">    2874 </span>            : 
<span class="lineNum">    2875 </span>            :         /* Prevent pathological recursion due to driver bugs */
<span class="lineNum">    2876 </span><span class="lineNoCov">          0 :         if (signaller-&gt;hangcheck.deadlock &gt;= I915_NUM_RINGS)</span>
<span class="lineNum">    2877 </span><span class="lineNoCov">          0 :                 return -1;</span>
<span class="lineNum">    2878 </span>            : 
<span class="lineNum">    2879 </span><span class="lineNoCov">          0 :         if (i915_seqno_passed(signaller-&gt;get_seqno(signaller, false), seqno))</span>
<span class="lineNum">    2880 </span><span class="lineNoCov">          0 :                 return 1;</span>
<span class="lineNum">    2881 </span>            : 
<span class="lineNum">    2882 </span>            :         /* cursory check for an unkickable deadlock */
<span class="lineNum">    2883 </span><span class="lineNoCov">          0 :         if (I915_READ_CTL(signaller) &amp; RING_WAIT_SEMAPHORE &amp;&amp;</span>
<span class="lineNum">    2884 </span><span class="lineNoCov">          0 :             semaphore_passed(signaller) &lt; 0)</span>
<span class="lineNum">    2885 </span><span class="lineNoCov">          0 :                 return -1;</span>
<span class="lineNum">    2886 </span>            : 
<span class="lineNum">    2887 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="2888"><span class="lineNum">    2888 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2889 </span>            : 
<span class="lineNum">    2890 </span><span class="lineNoCov">          0 : static void semaphore_clear_deadlocks(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">    2891 </span>            : {
<span class="lineNum">    2892 </span>            :         struct intel_engine_cs *ring;
<span class="lineNum">    2893 </span>            :         int i;
<span class="lineNum">    2894 </span>            : 
<span class="lineNum">    2895 </span><span class="lineNoCov">          0 :         for_each_ring(ring, dev_priv, i)</span>
<span class="lineNum">    2896 </span><span class="lineNoCov">          0 :                 ring-&gt;hangcheck.deadlock = 0;</span>
<span class="lineNum">    2897 </span><span class="lineNoCov">          0 : }</span>
<a name="2898"><span class="lineNum">    2898 </span>            : </a>
<span class="lineNum">    2899 </span>            : static enum intel_ring_hangcheck_action
<span class="lineNum">    2900 </span><span class="lineNoCov">          0 : ring_stuck(struct intel_engine_cs *ring, u64 acthd)</span>
<span class="lineNum">    2901 </span>            : {
<span class="lineNum">    2902 </span><span class="lineNoCov">          0 :         struct drm_device *dev = ring-&gt;dev;</span>
<span class="lineNum">    2903 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    2904 </span>            :         u32 tmp;
<span class="lineNum">    2905 </span>            : 
<span class="lineNum">    2906 </span><span class="lineNoCov">          0 :         if (acthd != ring-&gt;hangcheck.acthd) {</span>
<span class="lineNum">    2907 </span><span class="lineNoCov">          0 :                 if (acthd &gt; ring-&gt;hangcheck.max_acthd) {</span>
<span class="lineNum">    2908 </span><span class="lineNoCov">          0 :                         ring-&gt;hangcheck.max_acthd = acthd;</span>
<span class="lineNum">    2909 </span><span class="lineNoCov">          0 :                         return HANGCHECK_ACTIVE;</span>
<span class="lineNum">    2910 </span>            :                 }
<span class="lineNum">    2911 </span>            : 
<span class="lineNum">    2912 </span><span class="lineNoCov">          0 :                 return HANGCHECK_ACTIVE_LOOP;</span>
<span class="lineNum">    2913 </span>            :         }
<span class="lineNum">    2914 </span>            : 
<span class="lineNum">    2915 </span><span class="lineNoCov">          0 :         if (IS_GEN2(dev))</span>
<span class="lineNum">    2916 </span><span class="lineNoCov">          0 :                 return HANGCHECK_HUNG;</span>
<span class="lineNum">    2917 </span>            : 
<span class="lineNum">    2918 </span>            :         /* Is the chip hanging on a WAIT_FOR_EVENT?
<span class="lineNum">    2919 </span>            :          * If so we can simply poke the RB_WAIT bit
<span class="lineNum">    2920 </span>            :          * and break the hang. This should work on
<span class="lineNum">    2921 </span>            :          * all but the second generation chipsets.
<span class="lineNum">    2922 </span>            :          */
<span class="lineNum">    2923 </span><span class="lineNoCov">          0 :         tmp = I915_READ_CTL(ring);</span>
<span class="lineNum">    2924 </span><span class="lineNoCov">          0 :         if (tmp &amp; RING_WAIT) {</span>
<span class="lineNum">    2925 </span><span class="lineNoCov">          0 :                 i915_handle_error(dev, false,</span>
<span class="lineNum">    2926 </span>            :                                   &quot;Kicking stuck wait on %s&quot;,
<span class="lineNum">    2927 </span><span class="lineNoCov">          0 :                                   ring-&gt;name);</span>
<span class="lineNum">    2928 </span><span class="lineNoCov">          0 :                 I915_WRITE_CTL(ring, tmp);</span>
<span class="lineNum">    2929 </span><span class="lineNoCov">          0 :                 return HANGCHECK_KICK;</span>
<span class="lineNum">    2930 </span>            :         }
<span class="lineNum">    2931 </span>            : 
<span class="lineNum">    2932 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;gen &gt;= 6 &amp;&amp; tmp &amp; RING_WAIT_SEMAPHORE) {</span>
<span class="lineNum">    2933 </span><span class="lineNoCov">          0 :                 switch (semaphore_passed(ring)) {</span>
<span class="lineNum">    2934 </span>            :                 default:
<span class="lineNum">    2935 </span><span class="lineNoCov">          0 :                         return HANGCHECK_HUNG;</span>
<span class="lineNum">    2936 </span>            :                 case 1:
<span class="lineNum">    2937 </span><span class="lineNoCov">          0 :                         i915_handle_error(dev, false,</span>
<span class="lineNum">    2938 </span>            :                                           &quot;Kicking stuck semaphore on %s&quot;,
<span class="lineNum">    2939 </span><span class="lineNoCov">          0 :                                           ring-&gt;name);</span>
<span class="lineNum">    2940 </span><span class="lineNoCov">          0 :                         I915_WRITE_CTL(ring, tmp);</span>
<span class="lineNum">    2941 </span><span class="lineNoCov">          0 :                         return HANGCHECK_KICK;</span>
<span class="lineNum">    2942 </span>            :                 case 0:
<span class="lineNum">    2943 </span><span class="lineNoCov">          0 :                         return HANGCHECK_WAIT;</span>
<span class="lineNum">    2944 </span>            :                 }
<span class="lineNum">    2945 </span>            :         }
<span class="lineNum">    2946 </span>            : 
<span class="lineNum">    2947 </span><span class="lineNoCov">          0 :         return HANGCHECK_HUNG;</span>
<span class="lineNum">    2948 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    2949 </span>            : 
<span class="lineNum">    2950 </span>            : /*
<span class="lineNum">    2951 </span>            :  * This is called when the chip hasn't reported back with completed
<span class="lineNum">    2952 </span>            :  * batchbuffers in a long time. We keep track per ring seqno progress and
<span class="lineNum">    2953 </span>            :  * if there are no progress, hangcheck score for that ring is increased.
<span class="lineNum">    2954 </span>            :  * Further, acthd is inspected to see if the ring is stuck. On stuck case
<span class="lineNum">    2955 </span>            :  * we kick the ring. If we see no progress on three subsequent calls
<a name="2956"><span class="lineNum">    2956 </span>            :  * we assume chip is wedged and try to fix it by resetting the chip.</a>
<span class="lineNum">    2957 </span>            :  */
<span class="lineNum">    2958 </span><span class="lineNoCov">          0 : static void i915_hangcheck_elapsed(struct work_struct *work)</span>
<span class="lineNum">    2959 </span>            : {
<span class="lineNum">    2960 </span>            :         struct drm_i915_private *dev_priv =
<span class="lineNum">    2961 </span><span class="lineNoCov">          0 :                 container_of(work, typeof(*dev_priv),</span>
<span class="lineNum">    2962 </span>            :                              gpu_error.hangcheck_work.work);
<span class="lineNum">    2963 </span><span class="lineNoCov">          0 :         struct drm_device *dev = dev_priv-&gt;dev;</span>
<span class="lineNum">    2964 </span>            :         struct intel_engine_cs *ring;
<span class="lineNum">    2965 </span>            :         int i;
<span class="lineNum">    2966 </span>            :         int busy_count = 0, rings_hung = 0;
<span class="lineNum">    2967 </span><span class="lineNoCov">          0 :         bool stuck[I915_NUM_RINGS] = { 0 };</span>
<span class="lineNum">    2968 </span>            : #define BUSY 1
<span class="lineNum">    2969 </span>            : #define KICK 5
<span class="lineNum">    2970 </span>            : #define HUNG 20
<span class="lineNum">    2971 </span>            : 
<span class="lineNum">    2972 </span><span class="lineNoCov">          0 :         if (!i915.enable_hangcheck)</span>
<span class="lineNum">    2973 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    2974 </span>            : 
<span class="lineNum">    2975 </span><span class="lineNoCov">          0 :         for_each_ring(ring, dev_priv, i) {</span>
<span class="lineNum">    2976 </span>            :                 u64 acthd;
<span class="lineNum">    2977 </span>            :                 u32 seqno;
<span class="lineNum">    2978 </span>            :                 bool busy = true;
<span class="lineNum">    2979 </span>            : 
<span class="lineNum">    2980 </span><span class="lineNoCov">          0 :                 semaphore_clear_deadlocks(dev_priv);</span>
<span class="lineNum">    2981 </span>            : 
<span class="lineNum">    2982 </span><span class="lineNoCov">          0 :                 seqno = ring-&gt;get_seqno(ring, false);</span>
<span class="lineNum">    2983 </span><span class="lineNoCov">          0 :                 acthd = intel_ring_get_active_head(ring);</span>
<span class="lineNum">    2984 </span>            : 
<span class="lineNum">    2985 </span><span class="lineNoCov">          0 :                 if (ring-&gt;hangcheck.seqno == seqno) {</span>
<span class="lineNum">    2986 </span><span class="lineNoCov">          0 :                         if (ring_idle(ring, seqno)) {</span>
<span class="lineNum">    2987 </span><span class="lineNoCov">          0 :                                 ring-&gt;hangcheck.action = HANGCHECK_IDLE;</span>
<span class="lineNum">    2988 </span>            : 
<span class="lineNum">    2989 </span><span class="lineNoCov">          0 :                                 if (waitqueue_active(&amp;ring-&gt;irq_queue)) {</span>
<span class="lineNum">    2990 </span>            :                                         /* Issue a wake-up to catch stuck h/w. */
<span class="lineNum">    2991 </span><span class="lineNoCov">          0 :                                         if (!test_and_set_bit(ring-&gt;id, &amp;dev_priv-&gt;gpu_error.missed_irq_rings)) {</span>
<span class="lineNum">    2992 </span><span class="lineNoCov">          0 :                                                 if (!(dev_priv-&gt;gpu_error.test_irq_rings &amp; intel_ring_flag(ring)))</span>
<span class="lineNum">    2993 </span><span class="lineNoCov">          0 :                                                         DRM_ERROR(&quot;Hangcheck timer elapsed... %s idle\n&quot;,</span>
<span class="lineNum">    2994 </span>            :                                                                   ring-&gt;name);
<span class="lineNum">    2995 </span>            :                                                 else
<span class="lineNum">    2996 </span>            :                                                         DRM_INFO(&quot;Fake missed irq on %s\n&quot;,
<span class="lineNum">    2997 </span>            :                                                                  ring-&gt;name);
<span class="lineNum">    2998 </span><span class="lineNoCov">          0 :                                                 wake_up_all(&amp;ring-&gt;irq_queue);</span>
<span class="lineNum">    2999 </span><span class="lineNoCov">          0 :                                         }</span>
<span class="lineNum">    3000 </span>            :                                         /* Safeguard against driver failure */
<span class="lineNum">    3001 </span><span class="lineNoCov">          0 :                                         ring-&gt;hangcheck.score += BUSY;</span>
<span class="lineNum">    3002 </span><span class="lineNoCov">          0 :                                 } else</span>
<span class="lineNum">    3003 </span>            :                                         busy = false;
<span class="lineNum">    3004 </span>            :                         } else {
<span class="lineNum">    3005 </span>            :                                 /* We always increment the hangcheck score
<span class="lineNum">    3006 </span>            :                                  * if the ring is busy and still processing
<span class="lineNum">    3007 </span>            :                                  * the same request, so that no single request
<span class="lineNum">    3008 </span>            :                                  * can run indefinitely (such as a chain of
<span class="lineNum">    3009 </span>            :                                  * batches). The only time we do not increment
<span class="lineNum">    3010 </span>            :                                  * the hangcheck score on this ring, if this
<span class="lineNum">    3011 </span>            :                                  * ring is in a legitimate wait for another
<span class="lineNum">    3012 </span>            :                                  * ring. In that case the waiting ring is a
<span class="lineNum">    3013 </span>            :                                  * victim and we want to be sure we catch the
<span class="lineNum">    3014 </span>            :                                  * right culprit. Then every time we do kick
<span class="lineNum">    3015 </span>            :                                  * the ring, add a small increment to the
<span class="lineNum">    3016 </span>            :                                  * score so that we can catch a batch that is
<span class="lineNum">    3017 </span>            :                                  * being repeatedly kicked and so responsible
<span class="lineNum">    3018 </span>            :                                  * for stalling the machine.
<span class="lineNum">    3019 </span>            :                                  */
<span class="lineNum">    3020 </span><span class="lineNoCov">          0 :                                 ring-&gt;hangcheck.action = ring_stuck(ring,</span>
<span class="lineNum">    3021 </span>            :                                                                     acthd);
<span class="lineNum">    3022 </span>            : 
<span class="lineNum">    3023 </span><span class="lineNoCov">          0 :                                 switch (ring-&gt;hangcheck.action) {</span>
<span class="lineNum">    3024 </span>            :                                 case HANGCHECK_IDLE:
<span class="lineNum">    3025 </span>            :                                 case HANGCHECK_WAIT:
<span class="lineNum">    3026 </span>            :                                 case HANGCHECK_ACTIVE:
<span class="lineNum">    3027 </span>            :                                         break;
<span class="lineNum">    3028 </span>            :                                 case HANGCHECK_ACTIVE_LOOP:
<span class="lineNum">    3029 </span><span class="lineNoCov">          0 :                                         ring-&gt;hangcheck.score += BUSY;</span>
<span class="lineNum">    3030 </span><span class="lineNoCov">          0 :                                         break;</span>
<span class="lineNum">    3031 </span>            :                                 case HANGCHECK_KICK:
<span class="lineNum">    3032 </span><span class="lineNoCov">          0 :                                         ring-&gt;hangcheck.score += KICK;</span>
<span class="lineNum">    3033 </span><span class="lineNoCov">          0 :                                         break;</span>
<span class="lineNum">    3034 </span>            :                                 case HANGCHECK_HUNG:
<span class="lineNum">    3035 </span><span class="lineNoCov">          0 :                                         ring-&gt;hangcheck.score += HUNG;</span>
<span class="lineNum">    3036 </span><span class="lineNoCov">          0 :                                         stuck[i] = true;</span>
<span class="lineNum">    3037 </span><span class="lineNoCov">          0 :                                         break;</span>
<span class="lineNum">    3038 </span>            :                                 }
<span class="lineNum">    3039 </span>            :                         }
<span class="lineNum">    3040 </span>            :                 } else {
<span class="lineNum">    3041 </span><span class="lineNoCov">          0 :                         ring-&gt;hangcheck.action = HANGCHECK_ACTIVE;</span>
<span class="lineNum">    3042 </span>            : 
<span class="lineNum">    3043 </span>            :                         /* Gradually reduce the count so that we catch DoS
<span class="lineNum">    3044 </span>            :                          * attempts across multiple batches.
<span class="lineNum">    3045 </span>            :                          */
<span class="lineNum">    3046 </span><span class="lineNoCov">          0 :                         if (ring-&gt;hangcheck.score &gt; 0)</span>
<span class="lineNum">    3047 </span><span class="lineNoCov">          0 :                                 ring-&gt;hangcheck.score--;</span>
<span class="lineNum">    3048 </span>            : 
<span class="lineNum">    3049 </span><span class="lineNoCov">          0 :                         ring-&gt;hangcheck.acthd = ring-&gt;hangcheck.max_acthd = 0;</span>
<span class="lineNum">    3050 </span>            :                 }
<span class="lineNum">    3051 </span>            : 
<span class="lineNum">    3052 </span><span class="lineNoCov">          0 :                 ring-&gt;hangcheck.seqno = seqno;</span>
<span class="lineNum">    3053 </span><span class="lineNoCov">          0 :                 ring-&gt;hangcheck.acthd = acthd;</span>
<span class="lineNum">    3054 </span><span class="lineNoCov">          0 :                 busy_count += busy;</span>
<span class="lineNum">    3055 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    3056 </span>            : 
<span class="lineNum">    3057 </span><span class="lineNoCov">          0 :         for_each_ring(ring, dev_priv, i) {</span>
<span class="lineNum">    3058 </span><span class="lineNoCov">          0 :                 if (ring-&gt;hangcheck.score &gt;= HANGCHECK_SCORE_RING_HUNG) {</span>
<span class="lineNum">    3059 </span>            :                         DRM_INFO(&quot;%s on %s\n&quot;,
<span class="lineNum">    3060 </span>            :                                  stuck[i] ? &quot;stuck&quot; : &quot;no progress&quot;,
<span class="lineNum">    3061 </span>            :                                  ring-&gt;name);
<span class="lineNum">    3062 </span><span class="lineNoCov">          0 :                         rings_hung++;</span>
<span class="lineNum">    3063 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    3064 </span>            :         }
<span class="lineNum">    3065 </span>            : 
<span class="lineNum">    3066 </span><span class="lineNoCov">          0 :         if (rings_hung)</span>
<span class="lineNum">    3067 </span><span class="lineNoCov">          0 :                 return i915_handle_error(dev, true, &quot;Ring hung&quot;);</span>
<span class="lineNum">    3068 </span>            : 
<span class="lineNum">    3069 </span><span class="lineNoCov">          0 :         if (busy_count)</span>
<span class="lineNum">    3070 </span>            :                 /* Reset timer case chip hangs without another request
<span class="lineNum">    3071 </span>            :                  * being added */
<span class="lineNum">    3072 </span><span class="lineNoCov">          0 :                 i915_queue_hangcheck(dev);</span>
<a name="3073"><span class="lineNum">    3073 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3074 </span>            : 
<span class="lineNum">    3075 </span><span class="lineNoCov">          0 : void i915_queue_hangcheck(struct drm_device *dev)</span>
<span class="lineNum">    3076 </span>            : {
<span class="lineNum">    3077 </span><span class="lineNoCov">          0 :         struct i915_gpu_error *e = &amp;to_i915(dev)-&gt;gpu_error;</span>
<span class="lineNum">    3078 </span>            : 
<span class="lineNum">    3079 </span><span class="lineNoCov">          0 :         if (!i915.enable_hangcheck)</span>
<span class="lineNum">    3080 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    3081 </span>            : 
<span class="lineNum">    3082 </span>            :         /* Don't continually defer the hangcheck so that it is always run at
<span class="lineNum">    3083 </span>            :          * least once after work has been scheduled on any ring. Otherwise,
<span class="lineNum">    3084 </span>            :          * we will ignore a hung ring if a second ring is kept busy.
<span class="lineNum">    3085 </span>            :          */
<span class="lineNum">    3086 </span>            : 
<span class="lineNum">    3087 </span><span class="lineNoCov">          0 :         queue_delayed_work(e-&gt;hangcheck_wq, &amp;e-&gt;hangcheck_work,</span>
<span class="lineNum">    3088 </span><span class="lineNoCov">          0 :                            round_jiffies_up_relative(DRM_I915_HANGCHECK_JIFFIES));</span>
<a name="3089"><span class="lineNum">    3089 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3090 </span>            : 
<span class="lineNum">    3091 </span><span class="lineNoCov">          0 : static void ibx_irq_reset(struct drm_device *dev)</span>
<span class="lineNum">    3092 </span>            : {
<span class="lineNum">    3093 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    3094 </span>            : 
<span class="lineNum">    3095 </span><span class="lineNoCov">          0 :         if (HAS_PCH_NOP(dev))</span>
<span class="lineNum">    3096 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    3097 </span>            : 
<span class="lineNum">    3098 </span><span class="lineNoCov">          0 :         GEN5_IRQ_RESET(SDE);</span>
<span class="lineNum">    3099 </span>            : 
<span class="lineNum">    3100 </span><span class="lineNoCov">          0 :         if (HAS_PCH_CPT(dev) || HAS_PCH_LPT(dev))</span>
<span class="lineNum">    3101 </span><span class="lineNoCov">          0 :                 I915_WRITE(SERR_INT, 0xffffffff);</span>
<span class="lineNum">    3102 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    3103 </span>            : 
<span class="lineNum">    3104 </span>            : /*
<span class="lineNum">    3105 </span>            :  * SDEIER is also touched by the interrupt handler to work around missed PCH
<span class="lineNum">    3106 </span>            :  * interrupts. Hence we can't update it after the interrupt handler is enabled -
<span class="lineNum">    3107 </span>            :  * instead we unconditionally enable all PCH interrupt sources here, but then
<span class="lineNum">    3108 </span>            :  * only unmask them as needed with SDEIMR.
<span class="lineNum">    3109 </span>            :  *
<a name="3110"><span class="lineNum">    3110 </span>            :  * This function needs to be called before interrupts are enabled.</a>
<span class="lineNum">    3111 </span>            :  */
<span class="lineNum">    3112 </span><span class="lineNoCov">          0 : static void ibx_irq_pre_postinstall(struct drm_device *dev)</span>
<span class="lineNum">    3113 </span>            : {
<span class="lineNum">    3114 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    3115 </span>            : 
<span class="lineNum">    3116 </span><span class="lineNoCov">          0 :         if (HAS_PCH_NOP(dev))</span>
<span class="lineNum">    3117 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    3118 </span>            : 
<span class="lineNum">    3119 </span><span class="lineNoCov">          0 :         WARN_ON(I915_READ(SDEIER) != 0);</span>
<span class="lineNum">    3120 </span><span class="lineNoCov">          0 :         I915_WRITE(SDEIER, 0xffffffff);</span>
<span class="lineNum">    3121 </span><span class="lineNoCov">          0 :         POSTING_READ(SDEIER);</span>
<a name="3122"><span class="lineNum">    3122 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3123 </span>            : 
<span class="lineNum">    3124 </span><span class="lineNoCov">          0 : static void gen5_gt_irq_reset(struct drm_device *dev)</span>
<span class="lineNum">    3125 </span>            : {
<span class="lineNum">    3126 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    3127 </span>            : 
<span class="lineNum">    3128 </span><span class="lineNoCov">          0 :         GEN5_IRQ_RESET(GT);</span>
<span class="lineNum">    3129 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;gen &gt;= 6)</span>
<span class="lineNum">    3130 </span><span class="lineNoCov">          0 :                 GEN5_IRQ_RESET(GEN6_PM);</span>
<span class="lineNum">    3131 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    3132 </span>            : 
<a name="3133"><span class="lineNum">    3133 </span>            : /* drm_dma.h hooks</a>
<span class="lineNum">    3134 </span>            : */
<span class="lineNum">    3135 </span><span class="lineNoCov">          0 : static void ironlake_irq_reset(struct drm_device *dev)</span>
<span class="lineNum">    3136 </span>            : {
<span class="lineNum">    3137 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    3138 </span>            : 
<span class="lineNum">    3139 </span><span class="lineNoCov">          0 :         I915_WRITE(HWSTAM, 0xffffffff);</span>
<span class="lineNum">    3140 </span>            : 
<span class="lineNum">    3141 </span><span class="lineNoCov">          0 :         GEN5_IRQ_RESET(DE);</span>
<span class="lineNum">    3142 </span><span class="lineNoCov">          0 :         if (IS_GEN7(dev))</span>
<span class="lineNum">    3143 </span><span class="lineNoCov">          0 :                 I915_WRITE(GEN7_ERR_INT, 0xffffffff);</span>
<span class="lineNum">    3144 </span>            : 
<span class="lineNum">    3145 </span><span class="lineNoCov">          0 :         gen5_gt_irq_reset(dev);</span>
<span class="lineNum">    3146 </span>            : 
<span class="lineNum">    3147 </span><span class="lineNoCov">          0 :         ibx_irq_reset(dev);</span>
<a name="3148"><span class="lineNum">    3148 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3149 </span>            : 
<span class="lineNum">    3150 </span><span class="lineNoCov">          0 : static void vlv_display_irq_reset(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">    3151 </span>            : {
<span class="lineNum">    3152 </span>            :         enum pipe pipe;
<span class="lineNum">    3153 </span>            : 
<span class="lineNum">    3154 </span><span class="lineNoCov">          0 :         i915_hotplug_interrupt_update(dev_priv, 0xFFFFFFFF, 0);</span>
<span class="lineNum">    3155 </span><span class="lineNoCov">          0 :         I915_WRITE(PORT_HOTPLUG_STAT, I915_READ(PORT_HOTPLUG_STAT));</span>
<span class="lineNum">    3156 </span>            : 
<span class="lineNum">    3157 </span><span class="lineNoCov">          0 :         for_each_pipe(dev_priv, pipe)</span>
<span class="lineNum">    3158 </span><span class="lineNoCov">          0 :                 I915_WRITE(PIPESTAT(pipe), 0xffff);</span>
<span class="lineNum">    3159 </span>            : 
<span class="lineNum">    3160 </span><span class="lineNoCov">          0 :         GEN5_IRQ_RESET(VLV_);</span>
<a name="3161"><span class="lineNum">    3161 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3162 </span>            : 
<span class="lineNum">    3163 </span><span class="lineNoCov">          0 : static void valleyview_irq_preinstall(struct drm_device *dev)</span>
<span class="lineNum">    3164 </span>            : {
<span class="lineNum">    3165 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    3166 </span>            : 
<span class="lineNum">    3167 </span>            :         /* VLV magic */
<span class="lineNum">    3168 </span><span class="lineNoCov">          0 :         I915_WRITE(VLV_IMR, 0);</span>
<span class="lineNum">    3169 </span><span class="lineNoCov">          0 :         I915_WRITE(RING_IMR(RENDER_RING_BASE), 0);</span>
<span class="lineNum">    3170 </span><span class="lineNoCov">          0 :         I915_WRITE(RING_IMR(GEN6_BSD_RING_BASE), 0);</span>
<span class="lineNum">    3171 </span><span class="lineNoCov">          0 :         I915_WRITE(RING_IMR(BLT_RING_BASE), 0);</span>
<span class="lineNum">    3172 </span>            : 
<span class="lineNum">    3173 </span><span class="lineNoCov">          0 :         gen5_gt_irq_reset(dev);</span>
<span class="lineNum">    3174 </span>            : 
<span class="lineNum">    3175 </span><span class="lineNoCov">          0 :         I915_WRITE(DPINVGTT, DPINVGTT_STATUS_MASK);</span>
<span class="lineNum">    3176 </span>            : 
<span class="lineNum">    3177 </span><span class="lineNoCov">          0 :         vlv_display_irq_reset(dev_priv);</span>
<a name="3178"><span class="lineNum">    3178 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3179 </span>            : 
<span class="lineNum">    3180 </span><span class="lineNoCov">          0 : static void gen8_gt_irq_reset(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">    3181 </span>            : {
<span class="lineNum">    3182 </span><span class="lineNoCov">          0 :         GEN8_IRQ_RESET_NDX(GT, 0);</span>
<span class="lineNum">    3183 </span><span class="lineNoCov">          0 :         GEN8_IRQ_RESET_NDX(GT, 1);</span>
<span class="lineNum">    3184 </span><span class="lineNoCov">          0 :         GEN8_IRQ_RESET_NDX(GT, 2);</span>
<span class="lineNum">    3185 </span><span class="lineNoCov">          0 :         GEN8_IRQ_RESET_NDX(GT, 3);</span>
<a name="3186"><span class="lineNum">    3186 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3187 </span>            : 
<span class="lineNum">    3188 </span><span class="lineNoCov">          0 : static void gen8_irq_reset(struct drm_device *dev)</span>
<span class="lineNum">    3189 </span>            : {
<span class="lineNum">    3190 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    3191 </span>            :         int pipe;
<span class="lineNum">    3192 </span>            : 
<span class="lineNum">    3193 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN8_MASTER_IRQ, 0);</span>
<span class="lineNum">    3194 </span><span class="lineNoCov">          0 :         POSTING_READ(GEN8_MASTER_IRQ);</span>
<span class="lineNum">    3195 </span>            : 
<span class="lineNum">    3196 </span><span class="lineNoCov">          0 :         gen8_gt_irq_reset(dev_priv);</span>
<span class="lineNum">    3197 </span>            : 
<span class="lineNum">    3198 </span><span class="lineNoCov">          0 :         for_each_pipe(dev_priv, pipe)</span>
<span class="lineNum">    3199 </span><span class="lineNoCov">          0 :                 if (intel_display_power_is_enabled(dev_priv,</span>
<span class="lineNum">    3200 </span>            :                                                    POWER_DOMAIN_PIPE(pipe)))
<span class="lineNum">    3201 </span><span class="lineNoCov">          0 :                         GEN8_IRQ_RESET_NDX(DE_PIPE, pipe);</span>
<span class="lineNum">    3202 </span>            : 
<span class="lineNum">    3203 </span><span class="lineNoCov">          0 :         GEN5_IRQ_RESET(GEN8_DE_PORT_);</span>
<span class="lineNum">    3204 </span><span class="lineNoCov">          0 :         GEN5_IRQ_RESET(GEN8_DE_MISC_);</span>
<span class="lineNum">    3205 </span><span class="lineNoCov">          0 :         GEN5_IRQ_RESET(GEN8_PCU_);</span>
<span class="lineNum">    3206 </span>            : 
<span class="lineNum">    3207 </span><span class="lineNoCov">          0 :         if (HAS_PCH_SPLIT(dev))</span>
<span class="lineNum">    3208 </span><span class="lineNoCov">          0 :                 ibx_irq_reset(dev);</span>
<a name="3209"><span class="lineNum">    3209 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3210 </span>            : 
<span class="lineNum">    3211 </span><span class="lineNoCov">          0 : void gen8_irq_power_well_post_enable(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">    3212 </span>            :                                      unsigned int pipe_mask)
<span class="lineNum">    3213 </span>            : {
<span class="lineNum">    3214 </span>            :         uint32_t extra_ier = GEN8_PIPE_VBLANK | GEN8_PIPE_FIFO_UNDERRUN;
<span class="lineNum">    3215 </span>            : 
<span class="lineNum">    3216 </span><span class="lineNoCov">          0 :         spin_lock_irq(&amp;dev_priv-&gt;irq_lock);</span>
<span class="lineNum">    3217 </span><span class="lineNoCov">          0 :         if (pipe_mask &amp; 1 &lt;&lt; PIPE_A)</span>
<span class="lineNum">    3218 </span><span class="lineNoCov">          0 :                 GEN8_IRQ_INIT_NDX(DE_PIPE, PIPE_A,</span>
<span class="lineNum">    3219 </span>            :                                   dev_priv-&gt;de_irq_mask[PIPE_A],
<span class="lineNum">    3220 </span>            :                                   ~dev_priv-&gt;de_irq_mask[PIPE_A] | extra_ier);
<span class="lineNum">    3221 </span><span class="lineNoCov">          0 :         if (pipe_mask &amp; 1 &lt;&lt; PIPE_B)</span>
<span class="lineNum">    3222 </span><span class="lineNoCov">          0 :                 GEN8_IRQ_INIT_NDX(DE_PIPE, PIPE_B,</span>
<span class="lineNum">    3223 </span>            :                                   dev_priv-&gt;de_irq_mask[PIPE_B],
<span class="lineNum">    3224 </span>            :                                   ~dev_priv-&gt;de_irq_mask[PIPE_B] | extra_ier);
<span class="lineNum">    3225 </span><span class="lineNoCov">          0 :         if (pipe_mask &amp; 1 &lt;&lt; PIPE_C)</span>
<span class="lineNum">    3226 </span><span class="lineNoCov">          0 :                 GEN8_IRQ_INIT_NDX(DE_PIPE, PIPE_C,</span>
<span class="lineNum">    3227 </span>            :                                   dev_priv-&gt;de_irq_mask[PIPE_C],
<span class="lineNum">    3228 </span>            :                                   ~dev_priv-&gt;de_irq_mask[PIPE_C] | extra_ier);
<span class="lineNum">    3229 </span><span class="lineNoCov">          0 :         spin_unlock_irq(&amp;dev_priv-&gt;irq_lock);</span>
<a name="3230"><span class="lineNum">    3230 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3231 </span>            : 
<span class="lineNum">    3232 </span><span class="lineNoCov">          0 : static void cherryview_irq_preinstall(struct drm_device *dev)</span>
<span class="lineNum">    3233 </span>            : {
<span class="lineNum">    3234 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    3235 </span>            : 
<span class="lineNum">    3236 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN8_MASTER_IRQ, 0);</span>
<span class="lineNum">    3237 </span><span class="lineNoCov">          0 :         POSTING_READ(GEN8_MASTER_IRQ);</span>
<span class="lineNum">    3238 </span>            : 
<span class="lineNum">    3239 </span><span class="lineNoCov">          0 :         gen8_gt_irq_reset(dev_priv);</span>
<span class="lineNum">    3240 </span>            : 
<span class="lineNum">    3241 </span><span class="lineNoCov">          0 :         GEN5_IRQ_RESET(GEN8_PCU_);</span>
<span class="lineNum">    3242 </span>            : 
<span class="lineNum">    3243 </span><span class="lineNoCov">          0 :         I915_WRITE(DPINVGTT, DPINVGTT_STATUS_MASK_CHV);</span>
<span class="lineNum">    3244 </span>            : 
<span class="lineNum">    3245 </span><span class="lineNoCov">          0 :         vlv_display_irq_reset(dev_priv);</span>
<a name="3246"><span class="lineNum">    3246 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3247 </span>            : 
<span class="lineNum">    3248 </span><span class="lineNoCov">          0 : static u32 intel_hpd_enabled_irqs(struct drm_device *dev,</span>
<span class="lineNum">    3249 </span>            :                                   const u32 hpd[HPD_NUM_PINS])
<span class="lineNum">    3250 </span>            : {
<span class="lineNum">    3251 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = to_i915(dev);</span>
<span class="lineNum">    3252 </span>            :         struct intel_encoder *encoder;
<span class="lineNum">    3253 </span>            :         u32 enabled_irqs = 0;
<span class="lineNum">    3254 </span>            : 
<span class="lineNum">    3255 </span><span class="lineNoCov">          0 :         for_each_intel_encoder(dev, encoder)</span>
<span class="lineNum">    3256 </span><span class="lineNoCov">          0 :                 if (dev_priv-&gt;hotplug.stats[encoder-&gt;hpd_pin].state == HPD_ENABLED)</span>
<span class="lineNum">    3257 </span><span class="lineNoCov">          0 :                         enabled_irqs |= hpd[encoder-&gt;hpd_pin];</span>
<span class="lineNum">    3258 </span>            : 
<span class="lineNum">    3259 </span><span class="lineNoCov">          0 :         return enabled_irqs;</span>
<a name="3260"><span class="lineNum">    3260 </span>            : }</a>
<span class="lineNum">    3261 </span>            : 
<span class="lineNum">    3262 </span><span class="lineNoCov">          0 : static void ibx_hpd_irq_setup(struct drm_device *dev)</span>
<span class="lineNum">    3263 </span>            : {
<span class="lineNum">    3264 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    3265 </span>            :         u32 hotplug_irqs, hotplug, enabled_irqs;
<span class="lineNum">    3266 </span>            : 
<span class="lineNum">    3267 </span><span class="lineNoCov">          0 :         if (HAS_PCH_IBX(dev)) {</span>
<span class="lineNum">    3268 </span>            :                 hotplug_irqs = SDE_HOTPLUG_MASK;
<span class="lineNum">    3269 </span><span class="lineNoCov">          0 :                 enabled_irqs = intel_hpd_enabled_irqs(dev, hpd_ibx);</span>
<span class="lineNum">    3270 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    3271 </span>            :                 hotplug_irqs = SDE_HOTPLUG_MASK_CPT;
<span class="lineNum">    3272 </span><span class="lineNoCov">          0 :                 enabled_irqs = intel_hpd_enabled_irqs(dev, hpd_cpt);</span>
<span class="lineNum">    3273 </span>            :         }
<span class="lineNum">    3274 </span>            : 
<span class="lineNum">    3275 </span><span class="lineNoCov">          0 :         ibx_display_interrupt_update(dev_priv, hotplug_irqs, enabled_irqs);</span>
<span class="lineNum">    3276 </span>            : 
<span class="lineNum">    3277 </span>            :         /*
<span class="lineNum">    3278 </span>            :          * Enable digital hotplug on the PCH, and configure the DP short pulse
<span class="lineNum">    3279 </span>            :          * duration to 2ms (which is the minimum in the Display Port spec).
<span class="lineNum">    3280 </span>            :          * The pulse duration bits are reserved on LPT+.
<span class="lineNum">    3281 </span>            :          */
<span class="lineNum">    3282 </span><span class="lineNoCov">          0 :         hotplug = I915_READ(PCH_PORT_HOTPLUG);</span>
<span class="lineNum">    3283 </span><span class="lineNoCov">          0 :         hotplug &amp;= ~(PORTD_PULSE_DURATION_MASK|PORTC_PULSE_DURATION_MASK|PORTB_PULSE_DURATION_MASK);</span>
<span class="lineNum">    3284 </span><span class="lineNoCov">          0 :         hotplug |= PORTD_HOTPLUG_ENABLE | PORTD_PULSE_DURATION_2ms;</span>
<span class="lineNum">    3285 </span><span class="lineNoCov">          0 :         hotplug |= PORTC_HOTPLUG_ENABLE | PORTC_PULSE_DURATION_2ms;</span>
<span class="lineNum">    3286 </span><span class="lineNoCov">          0 :         hotplug |= PORTB_HOTPLUG_ENABLE | PORTB_PULSE_DURATION_2ms;</span>
<span class="lineNum">    3287 </span>            :         /*
<span class="lineNum">    3288 </span>            :          * When CPU and PCH are on the same package, port A
<span class="lineNum">    3289 </span>            :          * HPD must be enabled in both north and south.
<span class="lineNum">    3290 </span>            :          */
<span class="lineNum">    3291 </span><span class="lineNoCov">          0 :         if (HAS_PCH_LPT_LP(dev))</span>
<span class="lineNum">    3292 </span><span class="lineNoCov">          0 :                 hotplug |= PORTA_HOTPLUG_ENABLE;</span>
<span class="lineNum">    3293 </span><span class="lineNoCov">          0 :         I915_WRITE(PCH_PORT_HOTPLUG, hotplug);</span>
<a name="3294"><span class="lineNum">    3294 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3295 </span>            : 
<span class="lineNum">    3296 </span><span class="lineNoCov">          0 : static void spt_hpd_irq_setup(struct drm_device *dev)</span>
<span class="lineNum">    3297 </span>            : {
<span class="lineNum">    3298 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    3299 </span>            :         u32 hotplug_irqs, hotplug, enabled_irqs;
<span class="lineNum">    3300 </span>            : 
<span class="lineNum">    3301 </span>            :         hotplug_irqs = SDE_HOTPLUG_MASK_SPT;
<span class="lineNum">    3302 </span><span class="lineNoCov">          0 :         enabled_irqs = intel_hpd_enabled_irqs(dev, hpd_spt);</span>
<span class="lineNum">    3303 </span>            : 
<span class="lineNum">    3304 </span><span class="lineNoCov">          0 :         ibx_display_interrupt_update(dev_priv, hotplug_irqs, enabled_irqs);</span>
<span class="lineNum">    3305 </span>            : 
<span class="lineNum">    3306 </span>            :         /* Enable digital hotplug on the PCH */
<span class="lineNum">    3307 </span><span class="lineNoCov">          0 :         hotplug = I915_READ(PCH_PORT_HOTPLUG);</span>
<span class="lineNum">    3308 </span><span class="lineNoCov">          0 :         hotplug |= PORTD_HOTPLUG_ENABLE | PORTC_HOTPLUG_ENABLE |</span>
<span class="lineNum">    3309 </span>            :                 PORTB_HOTPLUG_ENABLE | PORTA_HOTPLUG_ENABLE;
<span class="lineNum">    3310 </span><span class="lineNoCov">          0 :         I915_WRITE(PCH_PORT_HOTPLUG, hotplug);</span>
<span class="lineNum">    3311 </span>            : 
<span class="lineNum">    3312 </span><span class="lineNoCov">          0 :         hotplug = I915_READ(PCH_PORT_HOTPLUG2);</span>
<span class="lineNum">    3313 </span><span class="lineNoCov">          0 :         hotplug |= PORTE_HOTPLUG_ENABLE;</span>
<span class="lineNum">    3314 </span><span class="lineNoCov">          0 :         I915_WRITE(PCH_PORT_HOTPLUG2, hotplug);</span>
<a name="3315"><span class="lineNum">    3315 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3316 </span>            : 
<span class="lineNum">    3317 </span><span class="lineNoCov">          0 : static void ilk_hpd_irq_setup(struct drm_device *dev)</span>
<span class="lineNum">    3318 </span>            : {
<span class="lineNum">    3319 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    3320 </span>            :         u32 hotplug_irqs, hotplug, enabled_irqs;
<span class="lineNum">    3321 </span>            : 
<span class="lineNum">    3322 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;gen &gt;= 8) {</span>
<span class="lineNum">    3323 </span>            :                 hotplug_irqs = GEN8_PORT_DP_A_HOTPLUG;
<span class="lineNum">    3324 </span><span class="lineNoCov">          0 :                 enabled_irqs = intel_hpd_enabled_irqs(dev, hpd_bdw);</span>
<span class="lineNum">    3325 </span>            : 
<span class="lineNum">    3326 </span><span class="lineNoCov">          0 :                 bdw_update_port_irq(dev_priv, hotplug_irqs, enabled_irqs);</span>
<span class="lineNum">    3327 </span><span class="lineNoCov">          0 :         } else if (INTEL_INFO(dev)-&gt;gen &gt;= 7) {</span>
<span class="lineNum">    3328 </span>            :                 hotplug_irqs = DE_DP_A_HOTPLUG_IVB;
<span class="lineNum">    3329 </span><span class="lineNoCov">          0 :                 enabled_irqs = intel_hpd_enabled_irqs(dev, hpd_ivb);</span>
<span class="lineNum">    3330 </span>            : 
<span class="lineNum">    3331 </span><span class="lineNoCov">          0 :                 ilk_update_display_irq(dev_priv, hotplug_irqs, enabled_irqs);</span>
<span class="lineNum">    3332 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    3333 </span>            :                 hotplug_irqs = DE_DP_A_HOTPLUG;
<span class="lineNum">    3334 </span><span class="lineNoCov">          0 :                 enabled_irqs = intel_hpd_enabled_irqs(dev, hpd_ilk);</span>
<span class="lineNum">    3335 </span>            : 
<span class="lineNum">    3336 </span><span class="lineNoCov">          0 :                 ilk_update_display_irq(dev_priv, hotplug_irqs, enabled_irqs);</span>
<span class="lineNum">    3337 </span>            :         }
<span class="lineNum">    3338 </span>            : 
<span class="lineNum">    3339 </span>            :         /*
<span class="lineNum">    3340 </span>            :          * Enable digital hotplug on the CPU, and configure the DP short pulse
<span class="lineNum">    3341 </span>            :          * duration to 2ms (which is the minimum in the Display Port spec)
<span class="lineNum">    3342 </span>            :          * The pulse duration bits are reserved on HSW+.
<span class="lineNum">    3343 </span>            :          */
<span class="lineNum">    3344 </span><span class="lineNoCov">          0 :         hotplug = I915_READ(DIGITAL_PORT_HOTPLUG_CNTRL);</span>
<span class="lineNum">    3345 </span><span class="lineNoCov">          0 :         hotplug &amp;= ~DIGITAL_PORTA_PULSE_DURATION_MASK;</span>
<span class="lineNum">    3346 </span><span class="lineNoCov">          0 :         hotplug |= DIGITAL_PORTA_HOTPLUG_ENABLE | DIGITAL_PORTA_PULSE_DURATION_2ms;</span>
<span class="lineNum">    3347 </span><span class="lineNoCov">          0 :         I915_WRITE(DIGITAL_PORT_HOTPLUG_CNTRL, hotplug);</span>
<span class="lineNum">    3348 </span>            : 
<span class="lineNum">    3349 </span><span class="lineNoCov">          0 :         ibx_hpd_irq_setup(dev);</span>
<a name="3350"><span class="lineNum">    3350 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3351 </span>            : 
<span class="lineNum">    3352 </span><span class="lineNoCov">          0 : static void bxt_hpd_irq_setup(struct drm_device *dev)</span>
<span class="lineNum">    3353 </span>            : {
<span class="lineNum">    3354 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    3355 </span>            :         u32 hotplug_irqs, hotplug, enabled_irqs;
<span class="lineNum">    3356 </span>            : 
<span class="lineNum">    3357 </span><span class="lineNoCov">          0 :         enabled_irqs = intel_hpd_enabled_irqs(dev, hpd_bxt);</span>
<span class="lineNum">    3358 </span>            :         hotplug_irqs = BXT_DE_PORT_HOTPLUG_MASK;
<span class="lineNum">    3359 </span>            : 
<span class="lineNum">    3360 </span><span class="lineNoCov">          0 :         bdw_update_port_irq(dev_priv, hotplug_irqs, enabled_irqs);</span>
<span class="lineNum">    3361 </span>            : 
<span class="lineNum">    3362 </span><span class="lineNoCov">          0 :         hotplug = I915_READ(PCH_PORT_HOTPLUG);</span>
<span class="lineNum">    3363 </span><span class="lineNoCov">          0 :         hotplug |= PORTC_HOTPLUG_ENABLE | PORTB_HOTPLUG_ENABLE |</span>
<span class="lineNum">    3364 </span>            :                 PORTA_HOTPLUG_ENABLE;
<span class="lineNum">    3365 </span><span class="lineNoCov">          0 :         I915_WRITE(PCH_PORT_HOTPLUG, hotplug);</span>
<a name="3366"><span class="lineNum">    3366 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3367 </span>            : 
<span class="lineNum">    3368 </span><span class="lineNoCov">          0 : static void ibx_irq_postinstall(struct drm_device *dev)</span>
<span class="lineNum">    3369 </span>            : {
<span class="lineNum">    3370 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    3371 </span>            :         u32 mask;
<span class="lineNum">    3372 </span>            : 
<span class="lineNum">    3373 </span><span class="lineNoCov">          0 :         if (HAS_PCH_NOP(dev))</span>
<span class="lineNum">    3374 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    3375 </span>            : 
<span class="lineNum">    3376 </span><span class="lineNoCov">          0 :         if (HAS_PCH_IBX(dev))</span>
<span class="lineNum">    3377 </span><span class="lineNoCov">          0 :                 mask = SDE_GMBUS | SDE_AUX_MASK | SDE_POISON;</span>
<span class="lineNum">    3378 </span>            :         else
<span class="lineNum">    3379 </span>            :                 mask = SDE_GMBUS_CPT | SDE_AUX_MASK_CPT;
<span class="lineNum">    3380 </span>            : 
<span class="lineNum">    3381 </span><span class="lineNoCov">          0 :         gen5_assert_iir_is_zero(dev_priv, SDEIIR);</span>
<span class="lineNum">    3382 </span><span class="lineNoCov">          0 :         I915_WRITE(SDEIMR, ~mask);</span>
<a name="3383"><span class="lineNum">    3383 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3384 </span>            : 
<span class="lineNum">    3385 </span><span class="lineNoCov">          0 : static void gen5_gt_irq_postinstall(struct drm_device *dev)</span>
<span class="lineNum">    3386 </span>            : {
<span class="lineNum">    3387 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    3388 </span>            :         u32 pm_irqs, gt_irqs;
<span class="lineNum">    3389 </span>            : 
<span class="lineNum">    3390 </span>            :         pm_irqs = gt_irqs = 0;
<span class="lineNum">    3391 </span>            : 
<span class="lineNum">    3392 </span><span class="lineNoCov">          0 :         dev_priv-&gt;gt_irq_mask = ~0;</span>
<span class="lineNum">    3393 </span><span class="lineNoCov">          0 :         if (HAS_L3_DPF(dev)) {</span>
<span class="lineNum">    3394 </span>            :                 /* L3 parity interrupt is always unmasked. */
<span class="lineNum">    3395 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;gt_irq_mask = ~GT_PARITY_ERROR(dev);</span>
<span class="lineNum">    3396 </span><span class="lineNoCov">          0 :                 gt_irqs |= GT_PARITY_ERROR(dev);</span>
<span class="lineNum">    3397 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    3398 </span>            : 
<span class="lineNum">    3399 </span><span class="lineNoCov">          0 :         gt_irqs |= GT_RENDER_USER_INTERRUPT;</span>
<span class="lineNum">    3400 </span><span class="lineNoCov">          0 :         if (IS_GEN5(dev)) {</span>
<span class="lineNum">    3401 </span><span class="lineNoCov">          0 :                 gt_irqs |= GT_RENDER_PIPECTL_NOTIFY_INTERRUPT |</span>
<span class="lineNum">    3402 </span>            :                            ILK_BSD_USER_INTERRUPT;
<span class="lineNum">    3403 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    3404 </span><span class="lineNoCov">          0 :                 gt_irqs |= GT_BLT_USER_INTERRUPT | GT_BSD_USER_INTERRUPT;</span>
<span class="lineNum">    3405 </span>            :         }
<span class="lineNum">    3406 </span>            : 
<span class="lineNum">    3407 </span><span class="lineNoCov">          0 :         GEN5_IRQ_INIT(GT, dev_priv-&gt;gt_irq_mask, gt_irqs);</span>
<span class="lineNum">    3408 </span>            : 
<span class="lineNum">    3409 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;gen &gt;= 6) {</span>
<span class="lineNum">    3410 </span>            :                 /*
<span class="lineNum">    3411 </span>            :                  * RPS interrupts will get enabled/disabled on demand when RPS
<span class="lineNum">    3412 </span>            :                  * itself is enabled/disabled.
<span class="lineNum">    3413 </span>            :                  */
<span class="lineNum">    3414 </span><span class="lineNoCov">          0 :                 if (HAS_VEBOX(dev))</span>
<span class="lineNum">    3415 </span><span class="lineNoCov">          0 :                         pm_irqs |= PM_VEBOX_USER_INTERRUPT;</span>
<span class="lineNum">    3416 </span>            : 
<span class="lineNum">    3417 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;pm_irq_mask = 0xffffffff;</span>
<span class="lineNum">    3418 </span><span class="lineNoCov">          0 :                 GEN5_IRQ_INIT(GEN6_PM, dev_priv-&gt;pm_irq_mask, pm_irqs);</span>
<span class="lineNum">    3419 </span><span class="lineNoCov">          0 :         }</span>
<a name="3420"><span class="lineNum">    3420 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3421 </span>            : 
<span class="lineNum">    3422 </span><span class="lineNoCov">          0 : static int ironlake_irq_postinstall(struct drm_device *dev)</span>
<span class="lineNum">    3423 </span>            : {
<span class="lineNum">    3424 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    3425 </span>            :         u32 display_mask, extra_mask;
<span class="lineNum">    3426 </span>            : 
<span class="lineNum">    3427 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;gen &gt;= 7) {</span>
<span class="lineNum">    3428 </span>            :                 display_mask = (DE_MASTER_IRQ_CONTROL | DE_GSE_IVB |
<span class="lineNum">    3429 </span>            :                                 DE_PCH_EVENT_IVB | DE_PLANEC_FLIP_DONE_IVB |
<span class="lineNum">    3430 </span>            :                                 DE_PLANEB_FLIP_DONE_IVB |
<span class="lineNum">    3431 </span>            :                                 DE_PLANEA_FLIP_DONE_IVB | DE_AUX_CHANNEL_A_IVB);
<span class="lineNum">    3432 </span>            :                 extra_mask = (DE_PIPEC_VBLANK_IVB | DE_PIPEB_VBLANK_IVB |
<span class="lineNum">    3433 </span>            :                               DE_PIPEA_VBLANK_IVB | DE_ERR_INT_IVB |
<span class="lineNum">    3434 </span>            :                               DE_DP_A_HOTPLUG_IVB);
<span class="lineNum">    3435 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    3436 </span>            :                 display_mask = (DE_MASTER_IRQ_CONTROL | DE_GSE | DE_PCH_EVENT |
<span class="lineNum">    3437 </span>            :                                 DE_PLANEA_FLIP_DONE | DE_PLANEB_FLIP_DONE |
<span class="lineNum">    3438 </span>            :                                 DE_AUX_CHANNEL_A |
<span class="lineNum">    3439 </span>            :                                 DE_PIPEB_CRC_DONE | DE_PIPEA_CRC_DONE |
<span class="lineNum">    3440 </span>            :                                 DE_POISON);
<span class="lineNum">    3441 </span>            :                 extra_mask = (DE_PIPEA_VBLANK | DE_PIPEB_VBLANK | DE_PCU_EVENT |
<span class="lineNum">    3442 </span>            :                               DE_PIPEB_FIFO_UNDERRUN | DE_PIPEA_FIFO_UNDERRUN |
<span class="lineNum">    3443 </span>            :                               DE_DP_A_HOTPLUG);
<span class="lineNum">    3444 </span>            :         }
<span class="lineNum">    3445 </span>            : 
<span class="lineNum">    3446 </span><span class="lineNoCov">          0 :         dev_priv-&gt;irq_mask = ~display_mask;</span>
<span class="lineNum">    3447 </span>            : 
<span class="lineNum">    3448 </span><span class="lineNoCov">          0 :         I915_WRITE(HWSTAM, 0xeffe);</span>
<span class="lineNum">    3449 </span>            : 
<span class="lineNum">    3450 </span><span class="lineNoCov">          0 :         ibx_irq_pre_postinstall(dev);</span>
<span class="lineNum">    3451 </span>            : 
<span class="lineNum">    3452 </span><span class="lineNoCov">          0 :         GEN5_IRQ_INIT(DE, dev_priv-&gt;irq_mask, display_mask | extra_mask);</span>
<span class="lineNum">    3453 </span>            : 
<span class="lineNum">    3454 </span><span class="lineNoCov">          0 :         gen5_gt_irq_postinstall(dev);</span>
<span class="lineNum">    3455 </span>            : 
<span class="lineNum">    3456 </span><span class="lineNoCov">          0 :         ibx_irq_postinstall(dev);</span>
<span class="lineNum">    3457 </span>            : 
<span class="lineNum">    3458 </span><span class="lineNoCov">          0 :         if (IS_IRONLAKE_M(dev)) {</span>
<span class="lineNum">    3459 </span>            :                 /* Enable PCU event interrupts
<span class="lineNum">    3460 </span>            :                  *
<span class="lineNum">    3461 </span>            :                  * spinlocking not required here for correctness since interrupt
<span class="lineNum">    3462 </span>            :                  * setup is guaranteed to run in single-threaded context. But we
<span class="lineNum">    3463 </span>            :                  * need it to make the assert_spin_locked happy. */
<span class="lineNum">    3464 </span><span class="lineNoCov">          0 :                 spin_lock_irq(&amp;dev_priv-&gt;irq_lock);</span>
<span class="lineNum">    3465 </span><span class="lineNoCov">          0 :                 ironlake_enable_display_irq(dev_priv, DE_PCU_EVENT);</span>
<span class="lineNum">    3466 </span><span class="lineNoCov">          0 :                 spin_unlock_irq(&amp;dev_priv-&gt;irq_lock);</span>
<span class="lineNum">    3467 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    3468 </span>            : 
<span class="lineNum">    3469 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="3470"><span class="lineNum">    3470 </span>            : }</a>
<span class="lineNum">    3471 </span>            : 
<span class="lineNum">    3472 </span><span class="lineNoCov">          0 : static void valleyview_display_irqs_install(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">    3473 </span>            : {
<span class="lineNum">    3474 </span>            :         u32 pipestat_mask;
<span class="lineNum">    3475 </span>            :         u32 iir_mask;
<span class="lineNum">    3476 </span>            :         enum pipe pipe;
<span class="lineNum">    3477 </span>            : 
<span class="lineNum">    3478 </span>            :         pipestat_mask = PIPESTAT_INT_STATUS_MASK |
<span class="lineNum">    3479 </span>            :                         PIPE_FIFO_UNDERRUN_STATUS;
<span class="lineNum">    3480 </span>            : 
<span class="lineNum">    3481 </span><span class="lineNoCov">          0 :         for_each_pipe(dev_priv, pipe)</span>
<span class="lineNum">    3482 </span><span class="lineNoCov">          0 :                 I915_WRITE(PIPESTAT(pipe), pipestat_mask);</span>
<span class="lineNum">    3483 </span><span class="lineNoCov">          0 :         POSTING_READ(PIPESTAT(PIPE_A));</span>
<span class="lineNum">    3484 </span>            : 
<span class="lineNum">    3485 </span>            :         pipestat_mask = PLANE_FLIP_DONE_INT_STATUS_VLV |
<span class="lineNum">    3486 </span>            :                         PIPE_CRC_DONE_INTERRUPT_STATUS;
<span class="lineNum">    3487 </span>            : 
<span class="lineNum">    3488 </span><span class="lineNoCov">          0 :         i915_enable_pipestat(dev_priv, PIPE_A, PIPE_GMBUS_INTERRUPT_STATUS);</span>
<span class="lineNum">    3489 </span><span class="lineNoCov">          0 :         for_each_pipe(dev_priv, pipe)</span>
<span class="lineNum">    3490 </span><span class="lineNoCov">          0 :                       i915_enable_pipestat(dev_priv, pipe, pipestat_mask);</span>
<span class="lineNum">    3491 </span>            : 
<span class="lineNum">    3492 </span>            :         iir_mask = I915_DISPLAY_PORT_INTERRUPT |
<span class="lineNum">    3493 </span>            :                    I915_DISPLAY_PIPE_A_EVENT_INTERRUPT |
<span class="lineNum">    3494 </span>            :                    I915_DISPLAY_PIPE_B_EVENT_INTERRUPT;
<span class="lineNum">    3495 </span><span class="lineNoCov">          0 :         if (IS_CHERRYVIEW(dev_priv))</span>
<span class="lineNum">    3496 </span><span class="lineNoCov">          0 :                 iir_mask |= I915_DISPLAY_PIPE_C_EVENT_INTERRUPT;</span>
<span class="lineNum">    3497 </span><span class="lineNoCov">          0 :         dev_priv-&gt;irq_mask &amp;= ~iir_mask;</span>
<span class="lineNum">    3498 </span>            : 
<span class="lineNum">    3499 </span><span class="lineNoCov">          0 :         I915_WRITE(VLV_IIR, iir_mask);</span>
<span class="lineNum">    3500 </span><span class="lineNoCov">          0 :         I915_WRITE(VLV_IIR, iir_mask);</span>
<span class="lineNum">    3501 </span><span class="lineNoCov">          0 :         I915_WRITE(VLV_IER, ~dev_priv-&gt;irq_mask);</span>
<span class="lineNum">    3502 </span><span class="lineNoCov">          0 :         I915_WRITE(VLV_IMR, dev_priv-&gt;irq_mask);</span>
<span class="lineNum">    3503 </span><span class="lineNoCov">          0 :         POSTING_READ(VLV_IMR);</span>
<a name="3504"><span class="lineNum">    3504 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3505 </span>            : 
<span class="lineNum">    3506 </span><span class="lineNoCov">          0 : static void valleyview_display_irqs_uninstall(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">    3507 </span>            : {
<span class="lineNum">    3508 </span>            :         u32 pipestat_mask;
<span class="lineNum">    3509 </span>            :         u32 iir_mask;
<span class="lineNum">    3510 </span>            :         enum pipe pipe;
<span class="lineNum">    3511 </span>            : 
<span class="lineNum">    3512 </span>            :         iir_mask = I915_DISPLAY_PORT_INTERRUPT |
<span class="lineNum">    3513 </span>            :                    I915_DISPLAY_PIPE_A_EVENT_INTERRUPT |
<span class="lineNum">    3514 </span>            :                    I915_DISPLAY_PIPE_B_EVENT_INTERRUPT;
<span class="lineNum">    3515 </span><span class="lineNoCov">          0 :         if (IS_CHERRYVIEW(dev_priv))</span>
<span class="lineNum">    3516 </span><span class="lineNoCov">          0 :                 iir_mask |= I915_DISPLAY_PIPE_C_EVENT_INTERRUPT;</span>
<span class="lineNum">    3517 </span>            : 
<span class="lineNum">    3518 </span><span class="lineNoCov">          0 :         dev_priv-&gt;irq_mask |= iir_mask;</span>
<span class="lineNum">    3519 </span><span class="lineNoCov">          0 :         I915_WRITE(VLV_IMR, dev_priv-&gt;irq_mask);</span>
<span class="lineNum">    3520 </span><span class="lineNoCov">          0 :         I915_WRITE(VLV_IER, ~dev_priv-&gt;irq_mask);</span>
<span class="lineNum">    3521 </span><span class="lineNoCov">          0 :         I915_WRITE(VLV_IIR, iir_mask);</span>
<span class="lineNum">    3522 </span><span class="lineNoCov">          0 :         I915_WRITE(VLV_IIR, iir_mask);</span>
<span class="lineNum">    3523 </span><span class="lineNoCov">          0 :         POSTING_READ(VLV_IIR);</span>
<span class="lineNum">    3524 </span>            : 
<span class="lineNum">    3525 </span>            :         pipestat_mask = PLANE_FLIP_DONE_INT_STATUS_VLV |
<span class="lineNum">    3526 </span>            :                         PIPE_CRC_DONE_INTERRUPT_STATUS;
<span class="lineNum">    3527 </span>            : 
<span class="lineNum">    3528 </span><span class="lineNoCov">          0 :         i915_disable_pipestat(dev_priv, PIPE_A, PIPE_GMBUS_INTERRUPT_STATUS);</span>
<span class="lineNum">    3529 </span><span class="lineNoCov">          0 :         for_each_pipe(dev_priv, pipe)</span>
<span class="lineNum">    3530 </span><span class="lineNoCov">          0 :                 i915_disable_pipestat(dev_priv, pipe, pipestat_mask);</span>
<span class="lineNum">    3531 </span>            : 
<span class="lineNum">    3532 </span>            :         pipestat_mask = PIPESTAT_INT_STATUS_MASK |
<span class="lineNum">    3533 </span>            :                         PIPE_FIFO_UNDERRUN_STATUS;
<span class="lineNum">    3534 </span>            : 
<span class="lineNum">    3535 </span><span class="lineNoCov">          0 :         for_each_pipe(dev_priv, pipe)</span>
<span class="lineNum">    3536 </span><span class="lineNoCov">          0 :                 I915_WRITE(PIPESTAT(pipe), pipestat_mask);</span>
<span class="lineNum">    3537 </span><span class="lineNoCov">          0 :         POSTING_READ(PIPESTAT(PIPE_A));</span>
<a name="3538"><span class="lineNum">    3538 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3539 </span>            : 
<span class="lineNum">    3540 </span><span class="lineNoCov">          0 : void valleyview_enable_display_irqs(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">    3541 </span>            : {
<span class="lineNum">    3542 </span><span class="lineNoCov">          0 :         assert_spin_locked(&amp;dev_priv-&gt;irq_lock);</span>
<span class="lineNum">    3543 </span>            : 
<span class="lineNum">    3544 </span><span class="lineNoCov">          0 :         if (dev_priv-&gt;display_irqs_enabled)</span>
<span class="lineNum">    3545 </span>            :                 return;
<span class="lineNum">    3546 </span>            : 
<span class="lineNum">    3547 </span><span class="lineNoCov">          0 :         dev_priv-&gt;display_irqs_enabled = true;</span>
<span class="lineNum">    3548 </span>            : 
<span class="lineNum">    3549 </span><span class="lineNoCov">          0 :         if (intel_irqs_enabled(dev_priv))</span>
<span class="lineNum">    3550 </span><span class="lineNoCov">          0 :                 valleyview_display_irqs_install(dev_priv);</span>
<a name="3551"><span class="lineNum">    3551 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3552 </span>            : 
<span class="lineNum">    3553 </span><span class="lineNoCov">          0 : void valleyview_disable_display_irqs(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">    3554 </span>            : {
<span class="lineNum">    3555 </span><span class="lineNoCov">          0 :         assert_spin_locked(&amp;dev_priv-&gt;irq_lock);</span>
<span class="lineNum">    3556 </span>            : 
<span class="lineNum">    3557 </span><span class="lineNoCov">          0 :         if (!dev_priv-&gt;display_irqs_enabled)</span>
<span class="lineNum">    3558 </span>            :                 return;
<span class="lineNum">    3559 </span>            : 
<span class="lineNum">    3560 </span><span class="lineNoCov">          0 :         dev_priv-&gt;display_irqs_enabled = false;</span>
<span class="lineNum">    3561 </span>            : 
<span class="lineNum">    3562 </span><span class="lineNoCov">          0 :         if (intel_irqs_enabled(dev_priv))</span>
<span class="lineNum">    3563 </span><span class="lineNoCov">          0 :                 valleyview_display_irqs_uninstall(dev_priv);</span>
<a name="3564"><span class="lineNum">    3564 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3565 </span>            : 
<span class="lineNum">    3566 </span><span class="lineNoCov">          0 : static void vlv_display_irq_postinstall(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">    3567 </span>            : {
<span class="lineNum">    3568 </span><span class="lineNoCov">          0 :         dev_priv-&gt;irq_mask = ~0;</span>
<span class="lineNum">    3569 </span>            : 
<span class="lineNum">    3570 </span><span class="lineNoCov">          0 :         i915_hotplug_interrupt_update(dev_priv, 0xffffffff, 0);</span>
<span class="lineNum">    3571 </span><span class="lineNoCov">          0 :         POSTING_READ(PORT_HOTPLUG_EN);</span>
<span class="lineNum">    3572 </span>            : 
<span class="lineNum">    3573 </span><span class="lineNoCov">          0 :         I915_WRITE(VLV_IIR, 0xffffffff);</span>
<span class="lineNum">    3574 </span><span class="lineNoCov">          0 :         I915_WRITE(VLV_IIR, 0xffffffff);</span>
<span class="lineNum">    3575 </span><span class="lineNoCov">          0 :         I915_WRITE(VLV_IER, ~dev_priv-&gt;irq_mask);</span>
<span class="lineNum">    3576 </span><span class="lineNoCov">          0 :         I915_WRITE(VLV_IMR, dev_priv-&gt;irq_mask);</span>
<span class="lineNum">    3577 </span><span class="lineNoCov">          0 :         POSTING_READ(VLV_IMR);</span>
<span class="lineNum">    3578 </span>            : 
<span class="lineNum">    3579 </span>            :         /* Interrupt setup is already guaranteed to be single-threaded, this is
<span class="lineNum">    3580 </span>            :          * just to make the assert_spin_locked check happy. */
<span class="lineNum">    3581 </span><span class="lineNoCov">          0 :         spin_lock_irq(&amp;dev_priv-&gt;irq_lock);</span>
<span class="lineNum">    3582 </span><span class="lineNoCov">          0 :         if (dev_priv-&gt;display_irqs_enabled)</span>
<span class="lineNum">    3583 </span><span class="lineNoCov">          0 :                 valleyview_display_irqs_install(dev_priv);</span>
<span class="lineNum">    3584 </span><span class="lineNoCov">          0 :         spin_unlock_irq(&amp;dev_priv-&gt;irq_lock);</span>
<a name="3585"><span class="lineNum">    3585 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3586 </span>            : 
<span class="lineNum">    3587 </span><span class="lineNoCov">          0 : static int valleyview_irq_postinstall(struct drm_device *dev)</span>
<span class="lineNum">    3588 </span>            : {
<span class="lineNum">    3589 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    3590 </span>            : 
<span class="lineNum">    3591 </span><span class="lineNoCov">          0 :         vlv_display_irq_postinstall(dev_priv);</span>
<span class="lineNum">    3592 </span>            : 
<span class="lineNum">    3593 </span><span class="lineNoCov">          0 :         gen5_gt_irq_postinstall(dev);</span>
<span class="lineNum">    3594 </span>            : 
<span class="lineNum">    3595 </span>            :         /* ack &amp; enable invalid PTE error interrupts */
<span class="lineNum">    3596 </span>            : #if 0 /* FIXME: add support to irq handler for checking these bits */
<span class="lineNum">    3597 </span>            :         I915_WRITE(DPINVGTT, DPINVGTT_STATUS_MASK);
<span class="lineNum">    3598 </span>            :         I915_WRITE(DPINVGTT, DPINVGTT_EN_MASK);
<span class="lineNum">    3599 </span>            : #endif
<span class="lineNum">    3600 </span>            : 
<span class="lineNum">    3601 </span><span class="lineNoCov">          0 :         I915_WRITE(VLV_MASTER_IER, MASTER_INTERRUPT_ENABLE);</span>
<span class="lineNum">    3602 </span>            : 
<span class="lineNum">    3603 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="3604"><span class="lineNum">    3604 </span>            : }</a>
<span class="lineNum">    3605 </span>            : 
<span class="lineNum">    3606 </span><span class="lineNoCov">          0 : static void gen8_gt_irq_postinstall(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">    3607 </span>            : {
<span class="lineNum">    3608 </span>            :         /* These are interrupts we'll toggle with the ring mask register */
<span class="lineNum">    3609 </span>            :         uint32_t gt_interrupts[] = {
<span class="lineNum">    3610 </span>            :                 GT_RENDER_USER_INTERRUPT &lt;&lt; GEN8_RCS_IRQ_SHIFT |
<span class="lineNum">    3611 </span>            :                         GT_CONTEXT_SWITCH_INTERRUPT &lt;&lt; GEN8_RCS_IRQ_SHIFT |
<span class="lineNum">    3612 </span>            :                         GT_RENDER_L3_PARITY_ERROR_INTERRUPT |
<span class="lineNum">    3613 </span>            :                         GT_RENDER_USER_INTERRUPT &lt;&lt; GEN8_BCS_IRQ_SHIFT |
<span class="lineNum">    3614 </span>            :                         GT_CONTEXT_SWITCH_INTERRUPT &lt;&lt; GEN8_BCS_IRQ_SHIFT,
<span class="lineNum">    3615 </span>            :                 GT_RENDER_USER_INTERRUPT &lt;&lt; GEN8_VCS1_IRQ_SHIFT |
<span class="lineNum">    3616 </span>            :                         GT_CONTEXT_SWITCH_INTERRUPT &lt;&lt; GEN8_VCS1_IRQ_SHIFT |
<span class="lineNum">    3617 </span>            :                         GT_RENDER_USER_INTERRUPT &lt;&lt; GEN8_VCS2_IRQ_SHIFT |
<span class="lineNum">    3618 </span>            :                         GT_CONTEXT_SWITCH_INTERRUPT &lt;&lt; GEN8_VCS2_IRQ_SHIFT,
<span class="lineNum">    3619 </span>            :                 0,
<span class="lineNum">    3620 </span>            :                 GT_RENDER_USER_INTERRUPT &lt;&lt; GEN8_VECS_IRQ_SHIFT |
<span class="lineNum">    3621 </span>            :                         GT_CONTEXT_SWITCH_INTERRUPT &lt;&lt; GEN8_VECS_IRQ_SHIFT
<span class="lineNum">    3622 </span>            :                 };
<span class="lineNum">    3623 </span>            : 
<span class="lineNum">    3624 </span><span class="lineNoCov">          0 :         dev_priv-&gt;pm_irq_mask = 0xffffffff;</span>
<span class="lineNum">    3625 </span><span class="lineNoCov">          0 :         GEN8_IRQ_INIT_NDX(GT, 0, ~gt_interrupts[0], gt_interrupts[0]);</span>
<span class="lineNum">    3626 </span><span class="lineNoCov">          0 :         GEN8_IRQ_INIT_NDX(GT, 1, ~gt_interrupts[1], gt_interrupts[1]);</span>
<span class="lineNum">    3627 </span>            :         /*
<span class="lineNum">    3628 </span>            :          * RPS interrupts will get enabled/disabled on demand when RPS itself
<span class="lineNum">    3629 </span>            :          * is enabled/disabled.
<span class="lineNum">    3630 </span>            :          */
<span class="lineNum">    3631 </span><span class="lineNoCov">          0 :         GEN8_IRQ_INIT_NDX(GT, 2, dev_priv-&gt;pm_irq_mask, 0);</span>
<span class="lineNum">    3632 </span><span class="lineNoCov">          0 :         GEN8_IRQ_INIT_NDX(GT, 3, ~gt_interrupts[3], gt_interrupts[3]);</span>
<a name="3633"><span class="lineNum">    3633 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3634 </span>            : 
<span class="lineNum">    3635 </span><span class="lineNoCov">          0 : static void gen8_de_irq_postinstall(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">    3636 </span>            : {
<span class="lineNum">    3637 </span>            :         uint32_t de_pipe_masked = GEN8_PIPE_CDCLK_CRC_DONE;
<span class="lineNum">    3638 </span>            :         uint32_t de_pipe_enables;
<span class="lineNum">    3639 </span>            :         u32 de_port_masked = GEN8_AUX_CHANNEL_A;
<span class="lineNum">    3640 </span>            :         u32 de_port_enables;
<span class="lineNum">    3641 </span>            :         enum pipe pipe;
<span class="lineNum">    3642 </span>            : 
<span class="lineNum">    3643 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev_priv)-&gt;gen &gt;= 9) {</span>
<span class="lineNum">    3644 </span>            :                 de_pipe_masked |= GEN9_PIPE_PLANE1_FLIP_DONE |
<span class="lineNum">    3645 </span>            :                                   GEN9_DE_PIPE_IRQ_FAULT_ERRORS;
<span class="lineNum">    3646 </span>            :                 de_port_masked |= GEN9_AUX_CHANNEL_B | GEN9_AUX_CHANNEL_C |
<span class="lineNum">    3647 </span>            :                                   GEN9_AUX_CHANNEL_D;
<span class="lineNum">    3648 </span><span class="lineNoCov">          0 :                 if (IS_BROXTON(dev_priv))</span>
<span class="lineNum">    3649 </span><span class="lineNoCov">          0 :                         de_port_masked |= BXT_DE_PORT_GMBUS;</span>
<span class="lineNum">    3650 </span>            :         } else {
<span class="lineNum">    3651 </span>            :                 de_pipe_masked |= GEN8_PIPE_PRIMARY_FLIP_DONE |
<span class="lineNum">    3652 </span>            :                                   GEN8_DE_PIPE_IRQ_FAULT_ERRORS;
<span class="lineNum">    3653 </span>            :         }
<span class="lineNum">    3654 </span>            : 
<span class="lineNum">    3655 </span><span class="lineNoCov">          0 :         de_pipe_enables = de_pipe_masked | GEN8_PIPE_VBLANK |</span>
<span class="lineNum">    3656 </span>            :                                            GEN8_PIPE_FIFO_UNDERRUN;
<span class="lineNum">    3657 </span>            : 
<span class="lineNum">    3658 </span>            :         de_port_enables = de_port_masked;
<span class="lineNum">    3659 </span><span class="lineNoCov">          0 :         if (IS_BROXTON(dev_priv))</span>
<span class="lineNum">    3660 </span><span class="lineNoCov">          0 :                 de_port_enables |= BXT_DE_PORT_HOTPLUG_MASK;</span>
<span class="lineNum">    3661 </span><span class="lineNoCov">          0 :         else if (IS_BROADWELL(dev_priv))</span>
<span class="lineNum">    3662 </span><span class="lineNoCov">          0 :                 de_port_enables |= GEN8_PORT_DP_A_HOTPLUG;</span>
<span class="lineNum">    3663 </span>            : 
<span class="lineNum">    3664 </span><span class="lineNoCov">          0 :         dev_priv-&gt;de_irq_mask[PIPE_A] = ~de_pipe_masked;</span>
<span class="lineNum">    3665 </span><span class="lineNoCov">          0 :         dev_priv-&gt;de_irq_mask[PIPE_B] = ~de_pipe_masked;</span>
<span class="lineNum">    3666 </span><span class="lineNoCov">          0 :         dev_priv-&gt;de_irq_mask[PIPE_C] = ~de_pipe_masked;</span>
<span class="lineNum">    3667 </span>            : 
<span class="lineNum">    3668 </span><span class="lineNoCov">          0 :         for_each_pipe(dev_priv, pipe)</span>
<span class="lineNum">    3669 </span><span class="lineNoCov">          0 :                 if (intel_display_power_is_enabled(dev_priv,</span>
<span class="lineNum">    3670 </span>            :                                 POWER_DOMAIN_PIPE(pipe)))
<span class="lineNum">    3671 </span><span class="lineNoCov">          0 :                         GEN8_IRQ_INIT_NDX(DE_PIPE, pipe,</span>
<span class="lineNum">    3672 </span>            :                                           dev_priv-&gt;de_irq_mask[pipe],
<span class="lineNum">    3673 </span>            :                                           de_pipe_enables);
<span class="lineNum">    3674 </span>            : 
<span class="lineNum">    3675 </span><span class="lineNoCov">          0 :         GEN5_IRQ_INIT(GEN8_DE_PORT_, ~de_port_masked, de_port_enables);</span>
<span class="lineNum">    3676 </span>            : 
<span class="lineNum">    3677 </span><span class="lineNoCov">          0 :         GEN5_IRQ_INIT(GEN8_DE_MISC_, ~GEN8_DE_MISC_GSE, GEN8_DE_MISC_GSE);</span>
<a name="3678"><span class="lineNum">    3678 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3679 </span>            : 
<span class="lineNum">    3680 </span><span class="lineNoCov">          0 : static int gen8_irq_postinstall(struct drm_device *dev)</span>
<span class="lineNum">    3681 </span>            : {
<span class="lineNum">    3682 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    3683 </span>            : 
<span class="lineNum">    3684 </span><span class="lineNoCov">          0 :         if (HAS_PCH_SPLIT(dev))</span>
<span class="lineNum">    3685 </span><span class="lineNoCov">          0 :                 ibx_irq_pre_postinstall(dev);</span>
<span class="lineNum">    3686 </span>            : 
<span class="lineNum">    3687 </span><span class="lineNoCov">          0 :         gen8_gt_irq_postinstall(dev_priv);</span>
<span class="lineNum">    3688 </span><span class="lineNoCov">          0 :         gen8_de_irq_postinstall(dev_priv);</span>
<span class="lineNum">    3689 </span>            : 
<span class="lineNum">    3690 </span><span class="lineNoCov">          0 :         if (HAS_PCH_SPLIT(dev))</span>
<span class="lineNum">    3691 </span><span class="lineNoCov">          0 :                 ibx_irq_postinstall(dev);</span>
<span class="lineNum">    3692 </span>            : 
<span class="lineNum">    3693 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN8_MASTER_IRQ, DE_MASTER_IRQ_CONTROL);</span>
<span class="lineNum">    3694 </span><span class="lineNoCov">          0 :         POSTING_READ(GEN8_MASTER_IRQ);</span>
<span class="lineNum">    3695 </span>            : 
<span class="lineNum">    3696 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="3697"><span class="lineNum">    3697 </span>            : }</a>
<span class="lineNum">    3698 </span>            : 
<span class="lineNum">    3699 </span><span class="lineNoCov">          0 : static int cherryview_irq_postinstall(struct drm_device *dev)</span>
<span class="lineNum">    3700 </span>            : {
<span class="lineNum">    3701 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    3702 </span>            : 
<span class="lineNum">    3703 </span><span class="lineNoCov">          0 :         vlv_display_irq_postinstall(dev_priv);</span>
<span class="lineNum">    3704 </span>            : 
<span class="lineNum">    3705 </span><span class="lineNoCov">          0 :         gen8_gt_irq_postinstall(dev_priv);</span>
<span class="lineNum">    3706 </span>            : 
<span class="lineNum">    3707 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN8_MASTER_IRQ, MASTER_INTERRUPT_ENABLE);</span>
<span class="lineNum">    3708 </span><span class="lineNoCov">          0 :         POSTING_READ(GEN8_MASTER_IRQ);</span>
<span class="lineNum">    3709 </span>            : 
<span class="lineNum">    3710 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="3711"><span class="lineNum">    3711 </span>            : }</a>
<span class="lineNum">    3712 </span>            : 
<span class="lineNum">    3713 </span><span class="lineNoCov">          0 : static void gen8_irq_uninstall(struct drm_device *dev)</span>
<span class="lineNum">    3714 </span>            : {
<span class="lineNum">    3715 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    3716 </span>            : 
<span class="lineNum">    3717 </span><span class="lineNoCov">          0 :         if (!dev_priv)</span>
<span class="lineNum">    3718 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    3719 </span>            : 
<span class="lineNum">    3720 </span><span class="lineNoCov">          0 :         gen8_irq_reset(dev);</span>
<a name="3721"><span class="lineNum">    3721 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3722 </span>            : 
<span class="lineNum">    3723 </span><span class="lineNoCov">          0 : static void vlv_display_irq_uninstall(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">    3724 </span>            : {
<span class="lineNum">    3725 </span>            :         /* Interrupt setup is already guaranteed to be single-threaded, this is
<span class="lineNum">    3726 </span>            :          * just to make the assert_spin_locked check happy. */
<span class="lineNum">    3727 </span><span class="lineNoCov">          0 :         spin_lock_irq(&amp;dev_priv-&gt;irq_lock);</span>
<span class="lineNum">    3728 </span><span class="lineNoCov">          0 :         if (dev_priv-&gt;display_irqs_enabled)</span>
<span class="lineNum">    3729 </span><span class="lineNoCov">          0 :                 valleyview_display_irqs_uninstall(dev_priv);</span>
<span class="lineNum">    3730 </span><span class="lineNoCov">          0 :         spin_unlock_irq(&amp;dev_priv-&gt;irq_lock);</span>
<span class="lineNum">    3731 </span>            : 
<span class="lineNum">    3732 </span><span class="lineNoCov">          0 :         vlv_display_irq_reset(dev_priv);</span>
<span class="lineNum">    3733 </span>            : 
<span class="lineNum">    3734 </span><span class="lineNoCov">          0 :         dev_priv-&gt;irq_mask = ~0;</span>
<a name="3735"><span class="lineNum">    3735 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3736 </span>            : 
<span class="lineNum">    3737 </span><span class="lineNoCov">          0 : static void valleyview_irq_uninstall(struct drm_device *dev)</span>
<span class="lineNum">    3738 </span>            : {
<span class="lineNum">    3739 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    3740 </span>            : 
<span class="lineNum">    3741 </span><span class="lineNoCov">          0 :         if (!dev_priv)</span>
<span class="lineNum">    3742 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    3743 </span>            : 
<span class="lineNum">    3744 </span><span class="lineNoCov">          0 :         I915_WRITE(VLV_MASTER_IER, 0);</span>
<span class="lineNum">    3745 </span>            : 
<span class="lineNum">    3746 </span><span class="lineNoCov">          0 :         gen5_gt_irq_reset(dev);</span>
<span class="lineNum">    3747 </span>            : 
<span class="lineNum">    3748 </span><span class="lineNoCov">          0 :         I915_WRITE(HWSTAM, 0xffffffff);</span>
<span class="lineNum">    3749 </span>            : 
<span class="lineNum">    3750 </span><span class="lineNoCov">          0 :         vlv_display_irq_uninstall(dev_priv);</span>
<a name="3751"><span class="lineNum">    3751 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3752 </span>            : 
<span class="lineNum">    3753 </span><span class="lineNoCov">          0 : static void cherryview_irq_uninstall(struct drm_device *dev)</span>
<span class="lineNum">    3754 </span>            : {
<span class="lineNum">    3755 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    3756 </span>            : 
<span class="lineNum">    3757 </span><span class="lineNoCov">          0 :         if (!dev_priv)</span>
<span class="lineNum">    3758 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    3759 </span>            : 
<span class="lineNum">    3760 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN8_MASTER_IRQ, 0);</span>
<span class="lineNum">    3761 </span><span class="lineNoCov">          0 :         POSTING_READ(GEN8_MASTER_IRQ);</span>
<span class="lineNum">    3762 </span>            : 
<span class="lineNum">    3763 </span><span class="lineNoCov">          0 :         gen8_gt_irq_reset(dev_priv);</span>
<span class="lineNum">    3764 </span>            : 
<span class="lineNum">    3765 </span><span class="lineNoCov">          0 :         GEN5_IRQ_RESET(GEN8_PCU_);</span>
<span class="lineNum">    3766 </span>            : 
<span class="lineNum">    3767 </span><span class="lineNoCov">          0 :         vlv_display_irq_uninstall(dev_priv);</span>
<a name="3768"><span class="lineNum">    3768 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3769 </span>            : 
<span class="lineNum">    3770 </span><span class="lineNoCov">          0 : static void ironlake_irq_uninstall(struct drm_device *dev)</span>
<span class="lineNum">    3771 </span>            : {
<span class="lineNum">    3772 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    3773 </span>            : 
<span class="lineNum">    3774 </span><span class="lineNoCov">          0 :         if (!dev_priv)</span>
<span class="lineNum">    3775 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    3776 </span>            : 
<span class="lineNum">    3777 </span><span class="lineNoCov">          0 :         ironlake_irq_reset(dev);</span>
<a name="3778"><span class="lineNum">    3778 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3779 </span>            : 
<span class="lineNum">    3780 </span><span class="lineNoCov">          0 : static void i8xx_irq_preinstall(struct drm_device * dev)</span>
<span class="lineNum">    3781 </span>            : {
<span class="lineNum">    3782 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    3783 </span>            :         int pipe;
<span class="lineNum">    3784 </span>            : 
<span class="lineNum">    3785 </span><span class="lineNoCov">          0 :         for_each_pipe(dev_priv, pipe)</span>
<span class="lineNum">    3786 </span><span class="lineNoCov">          0 :                 I915_WRITE(PIPESTAT(pipe), 0);</span>
<span class="lineNum">    3787 </span><span class="lineNoCov">          0 :         I915_WRITE16(IMR, 0xffff);</span>
<span class="lineNum">    3788 </span><span class="lineNoCov">          0 :         I915_WRITE16(IER, 0x0);</span>
<span class="lineNum">    3789 </span><span class="lineNoCov">          0 :         POSTING_READ16(IER);</span>
<a name="3790"><span class="lineNum">    3790 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3791 </span>            : 
<span class="lineNum">    3792 </span><span class="lineNoCov">          0 : static int i8xx_irq_postinstall(struct drm_device *dev)</span>
<span class="lineNum">    3793 </span>            : {
<span class="lineNum">    3794 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    3795 </span>            : 
<span class="lineNum">    3796 </span><span class="lineNoCov">          0 :         I915_WRITE16(EMR,</span>
<span class="lineNum">    3797 </span>            :                      ~(I915_ERROR_PAGE_TABLE | I915_ERROR_MEMORY_REFRESH));
<span class="lineNum">    3798 </span>            : 
<span class="lineNum">    3799 </span>            :         /* Unmask the interrupts that we always want on. */
<span class="lineNum">    3800 </span><span class="lineNoCov">          0 :         dev_priv-&gt;irq_mask =</span>
<span class="lineNum">    3801 </span>            :                 ~(I915_DISPLAY_PIPE_A_EVENT_INTERRUPT |
<span class="lineNum">    3802 </span>            :                   I915_DISPLAY_PIPE_B_EVENT_INTERRUPT |
<span class="lineNum">    3803 </span>            :                   I915_DISPLAY_PLANE_A_FLIP_PENDING_INTERRUPT |
<span class="lineNum">    3804 </span>            :                   I915_DISPLAY_PLANE_B_FLIP_PENDING_INTERRUPT);
<span class="lineNum">    3805 </span><span class="lineNoCov">          0 :         I915_WRITE16(IMR, dev_priv-&gt;irq_mask);</span>
<span class="lineNum">    3806 </span>            : 
<span class="lineNum">    3807 </span><span class="lineNoCov">          0 :         I915_WRITE16(IER,</span>
<span class="lineNum">    3808 </span>            :                      I915_DISPLAY_PIPE_A_EVENT_INTERRUPT |
<span class="lineNum">    3809 </span>            :                      I915_DISPLAY_PIPE_B_EVENT_INTERRUPT |
<span class="lineNum">    3810 </span>            :                      I915_USER_INTERRUPT);
<span class="lineNum">    3811 </span><span class="lineNoCov">          0 :         POSTING_READ16(IER);</span>
<span class="lineNum">    3812 </span>            : 
<span class="lineNum">    3813 </span>            :         /* Interrupt setup is already guaranteed to be single-threaded, this is
<span class="lineNum">    3814 </span>            :          * just to make the assert_spin_locked check happy. */
<span class="lineNum">    3815 </span><span class="lineNoCov">          0 :         spin_lock_irq(&amp;dev_priv-&gt;irq_lock);</span>
<span class="lineNum">    3816 </span><span class="lineNoCov">          0 :         i915_enable_pipestat(dev_priv, PIPE_A, PIPE_CRC_DONE_INTERRUPT_STATUS);</span>
<span class="lineNum">    3817 </span><span class="lineNoCov">          0 :         i915_enable_pipestat(dev_priv, PIPE_B, PIPE_CRC_DONE_INTERRUPT_STATUS);</span>
<span class="lineNum">    3818 </span><span class="lineNoCov">          0 :         spin_unlock_irq(&amp;dev_priv-&gt;irq_lock);</span>
<span class="lineNum">    3819 </span>            : 
<span class="lineNum">    3820 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">    3821 </span>            : }
<span class="lineNum">    3822 </span>            : 
<span class="lineNum">    3823 </span>            : /*
<a name="3824"><span class="lineNum">    3824 </span>            :  * Returns true when a page flip has completed.</a>
<span class="lineNum">    3825 </span>            :  */
<span class="lineNum">    3826 </span><span class="lineNoCov">          0 : static bool i8xx_handle_vblank(struct drm_device *dev,</span>
<span class="lineNum">    3827 </span>            :                                int plane, int pipe, u32 iir)
<span class="lineNum">    3828 </span>            : {
<span class="lineNum">    3829 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    3830 </span><span class="lineNoCov">          0 :         u16 flip_pending = DISPLAY_PLANE_FLIP_PENDING(plane);</span>
<span class="lineNum">    3831 </span>            : 
<span class="lineNum">    3832 </span><span class="lineNoCov">          0 :         if (!intel_pipe_handle_vblank(dev, pipe))</span>
<span class="lineNum">    3833 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">    3834 </span>            : 
<span class="lineNum">    3835 </span><span class="lineNoCov">          0 :         if ((iir &amp; flip_pending) == 0)</span>
<span class="lineNum">    3836 </span>            :                 goto check_page_flip;
<span class="lineNum">    3837 </span>            : 
<span class="lineNum">    3838 </span>            :         /* We detect FlipDone by looking for the change in PendingFlip from '1'
<span class="lineNum">    3839 </span>            :          * to '0' on the following vblank, i.e. IIR has the Pendingflip
<span class="lineNum">    3840 </span>            :          * asserted following the MI_DISPLAY_FLIP, but ISR is deasserted, hence
<span class="lineNum">    3841 </span>            :          * the flip is completed (no longer pending). Since this doesn't raise
<span class="lineNum">    3842 </span>            :          * an interrupt per se, we watch for the change at vblank.
<span class="lineNum">    3843 </span>            :          */
<span class="lineNum">    3844 </span><span class="lineNoCov">          0 :         if (I915_READ16(ISR) &amp; flip_pending)</span>
<span class="lineNum">    3845 </span>            :                 goto check_page_flip;
<span class="lineNum">    3846 </span>            : 
<span class="lineNum">    3847 </span><span class="lineNoCov">          0 :         intel_prepare_page_flip(dev, plane);</span>
<span class="lineNum">    3848 </span><span class="lineNoCov">          0 :         intel_finish_page_flip(dev, pipe);</span>
<span class="lineNum">    3849 </span><span class="lineNoCov">          0 :         return true;</span>
<span class="lineNum">    3850 </span>            : 
<span class="lineNum">    3851 </span>            : check_page_flip:
<span class="lineNum">    3852 </span><span class="lineNoCov">          0 :         intel_check_page_flip(dev, pipe);</span>
<span class="lineNum">    3853 </span><span class="lineNoCov">          0 :         return false;</span>
<a name="3854"><span class="lineNum">    3854 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3855 </span>            : 
<span class="lineNum">    3856 </span><span class="lineNoCov">          0 : static irqreturn_t i8xx_irq_handler(int irq, void *arg)</span>
<span class="lineNum">    3857 </span>            : {
<span class="lineNum">    3858 </span><span class="lineNoCov">          0 :         struct drm_device *dev = arg;</span>
<span class="lineNum">    3859 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    3860 </span>            :         u16 iir, new_iir;
<span class="lineNum">    3861 </span><span class="lineNoCov">          0 :         u32 pipe_stats[2];</span>
<span class="lineNum">    3862 </span>            :         int pipe;
<span class="lineNum">    3863 </span>            :         u16 flip_mask =
<span class="lineNum">    3864 </span>            :                 I915_DISPLAY_PLANE_A_FLIP_PENDING_INTERRUPT |
<span class="lineNum">    3865 </span>            :                 I915_DISPLAY_PLANE_B_FLIP_PENDING_INTERRUPT;
<span class="lineNum">    3866 </span>            : 
<span class="lineNum">    3867 </span><span class="lineNoCov">          0 :         if (!intel_irqs_enabled(dev_priv))</span>
<span class="lineNum">    3868 </span><span class="lineNoCov">          0 :                 return IRQ_NONE;</span>
<span class="lineNum">    3869 </span>            : 
<span class="lineNum">    3870 </span><span class="lineNoCov">          0 :         iir = I915_READ16(IIR);</span>
<span class="lineNum">    3871 </span><span class="lineNoCov">          0 :         if (iir == 0)</span>
<span class="lineNum">    3872 </span><span class="lineNoCov">          0 :                 return IRQ_NONE;</span>
<span class="lineNum">    3873 </span>            : 
<span class="lineNum">    3874 </span><span class="lineNoCov">          0 :         while (iir &amp; ~flip_mask) {</span>
<span class="lineNum">    3875 </span>            :                 /* Can't rely on pipestat interrupt bit in iir as it might
<span class="lineNum">    3876 </span>            :                  * have been cleared after the pipestat interrupt was received.
<span class="lineNum">    3877 </span>            :                  * It doesn't set the bit in iir again, but it still produces
<span class="lineNum">    3878 </span>            :                  * interrupts (for non-MSI).
<span class="lineNum">    3879 </span>            :                  */
<span class="lineNum">    3880 </span><span class="lineNoCov">          0 :                 spin_lock(&amp;dev_priv-&gt;irq_lock);</span>
<span class="lineNum">    3881 </span><span class="lineNoCov">          0 :                 if (iir &amp; I915_RENDER_COMMAND_PARSER_ERROR_INTERRUPT)</span>
<span class="lineNum">    3882 </span>            :                         DRM_DEBUG(&quot;Command parser error, iir 0x%08x\n&quot;, iir);
<span class="lineNum">    3883 </span>            : 
<span class="lineNum">    3884 </span><span class="lineNoCov">          0 :                 for_each_pipe(dev_priv, pipe) {</span>
<span class="lineNum">    3885 </span><span class="lineNoCov">          0 :                         int reg = PIPESTAT(pipe);</span>
<span class="lineNum">    3886 </span><span class="lineNoCov">          0 :                         pipe_stats[pipe] = I915_READ(reg);</span>
<span class="lineNum">    3887 </span>            : 
<span class="lineNum">    3888 </span>            :                         /*
<span class="lineNum">    3889 </span>            :                          * Clear the PIPE*STAT regs before the IIR
<span class="lineNum">    3890 </span>            :                          */
<span class="lineNum">    3891 </span><span class="lineNoCov">          0 :                         if (pipe_stats[pipe] &amp; 0x8000ffff)</span>
<span class="lineNum">    3892 </span><span class="lineNoCov">          0 :                                 I915_WRITE(reg, pipe_stats[pipe]);</span>
<span class="lineNum">    3893 </span>            :                 }
<span class="lineNum">    3894 </span><span class="lineNoCov">          0 :                 spin_unlock(&amp;dev_priv-&gt;irq_lock);</span>
<span class="lineNum">    3895 </span>            : 
<span class="lineNum">    3896 </span><span class="lineNoCov">          0 :                 I915_WRITE16(IIR, iir &amp; ~flip_mask);</span>
<span class="lineNum">    3897 </span><span class="lineNoCov">          0 :                 new_iir = I915_READ16(IIR); /* Flush posted writes */</span>
<span class="lineNum">    3898 </span>            : 
<span class="lineNum">    3899 </span><span class="lineNoCov">          0 :                 if (iir &amp; I915_USER_INTERRUPT)</span>
<span class="lineNum">    3900 </span><span class="lineNoCov">          0 :                         notify_ring(&amp;dev_priv-&gt;ring[RCS]);</span>
<span class="lineNum">    3901 </span>            : 
<span class="lineNum">    3902 </span><span class="lineNoCov">          0 :                 for_each_pipe(dev_priv, pipe) {</span>
<span class="lineNum">    3903 </span>            :                         int plane = pipe;
<span class="lineNum">    3904 </span><span class="lineNoCov">          0 :                         if (HAS_FBC(dev))</span>
<span class="lineNum">    3905 </span><span class="lineNoCov">          0 :                                 plane = !plane;</span>
<span class="lineNum">    3906 </span>            : 
<span class="lineNum">    3907 </span><span class="lineNoCov">          0 :                         if (pipe_stats[pipe] &amp; PIPE_VBLANK_INTERRUPT_STATUS &amp;&amp;</span>
<span class="lineNum">    3908 </span><span class="lineNoCov">          0 :                             i8xx_handle_vblank(dev, plane, pipe, iir))</span>
<span class="lineNum">    3909 </span><span class="lineNoCov">          0 :                                 flip_mask &amp;= ~DISPLAY_PLANE_FLIP_PENDING(plane);</span>
<span class="lineNum">    3910 </span>            : 
<span class="lineNum">    3911 </span><span class="lineNoCov">          0 :                         if (pipe_stats[pipe] &amp; PIPE_CRC_DONE_INTERRUPT_STATUS)</span>
<span class="lineNum">    3912 </span><span class="lineNoCov">          0 :                                 i9xx_pipe_crc_irq_handler(dev, pipe);</span>
<span class="lineNum">    3913 </span>            : 
<span class="lineNum">    3914 </span><span class="lineNoCov">          0 :                         if (pipe_stats[pipe] &amp; PIPE_FIFO_UNDERRUN_STATUS)</span>
<span class="lineNum">    3915 </span><span class="lineNoCov">          0 :                                 intel_cpu_fifo_underrun_irq_handler(dev_priv,</span>
<span class="lineNum">    3916 </span>            :                                                                     pipe);
<span class="lineNum">    3917 </span>            :                 }
<span class="lineNum">    3918 </span>            : 
<span class="lineNum">    3919 </span>            :                 iir = new_iir;
<span class="lineNum">    3920 </span>            :         }
<span class="lineNum">    3921 </span>            : 
<span class="lineNum">    3922 </span><span class="lineNoCov">          0 :         return IRQ_HANDLED;</span>
<a name="3923"><span class="lineNum">    3923 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3924 </span>            : 
<span class="lineNum">    3925 </span><span class="lineNoCov">          0 : static void i8xx_irq_uninstall(struct drm_device * dev)</span>
<span class="lineNum">    3926 </span>            : {
<span class="lineNum">    3927 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    3928 </span>            :         int pipe;
<span class="lineNum">    3929 </span>            : 
<span class="lineNum">    3930 </span><span class="lineNoCov">          0 :         for_each_pipe(dev_priv, pipe) {</span>
<span class="lineNum">    3931 </span>            :                 /* Clear enable bits; then clear status bits */
<span class="lineNum">    3932 </span><span class="lineNoCov">          0 :                 I915_WRITE(PIPESTAT(pipe), 0);</span>
<span class="lineNum">    3933 </span><span class="lineNoCov">          0 :                 I915_WRITE(PIPESTAT(pipe), I915_READ(PIPESTAT(pipe)));</span>
<span class="lineNum">    3934 </span>            :         }
<span class="lineNum">    3935 </span><span class="lineNoCov">          0 :         I915_WRITE16(IMR, 0xffff);</span>
<span class="lineNum">    3936 </span><span class="lineNoCov">          0 :         I915_WRITE16(IER, 0x0);</span>
<span class="lineNum">    3937 </span><span class="lineNoCov">          0 :         I915_WRITE16(IIR, I915_READ16(IIR));</span>
<a name="3938"><span class="lineNum">    3938 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3939 </span>            : 
<span class="lineNum">    3940 </span><span class="lineNoCov">          0 : static void i915_irq_preinstall(struct drm_device * dev)</span>
<span class="lineNum">    3941 </span>            : {
<span class="lineNum">    3942 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    3943 </span>            :         int pipe;
<span class="lineNum">    3944 </span>            : 
<span class="lineNum">    3945 </span><span class="lineNoCov">          0 :         if (I915_HAS_HOTPLUG(dev)) {</span>
<span class="lineNum">    3946 </span><span class="lineNoCov">          0 :                 i915_hotplug_interrupt_update(dev_priv, 0xffffffff, 0);</span>
<span class="lineNum">    3947 </span><span class="lineNoCov">          0 :                 I915_WRITE(PORT_HOTPLUG_STAT, I915_READ(PORT_HOTPLUG_STAT));</span>
<span class="lineNum">    3948 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    3949 </span>            : 
<span class="lineNum">    3950 </span><span class="lineNoCov">          0 :         I915_WRITE16(HWSTAM, 0xeffe);</span>
<span class="lineNum">    3951 </span><span class="lineNoCov">          0 :         for_each_pipe(dev_priv, pipe)</span>
<span class="lineNum">    3952 </span><span class="lineNoCov">          0 :                 I915_WRITE(PIPESTAT(pipe), 0);</span>
<span class="lineNum">    3953 </span><span class="lineNoCov">          0 :         I915_WRITE(IMR, 0xffffffff);</span>
<span class="lineNum">    3954 </span><span class="lineNoCov">          0 :         I915_WRITE(IER, 0x0);</span>
<span class="lineNum">    3955 </span><span class="lineNoCov">          0 :         POSTING_READ(IER);</span>
<a name="3956"><span class="lineNum">    3956 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3957 </span>            : 
<span class="lineNum">    3958 </span><span class="lineNoCov">          0 : static int i915_irq_postinstall(struct drm_device *dev)</span>
<span class="lineNum">    3959 </span>            : {
<span class="lineNum">    3960 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    3961 </span>            :         u32 enable_mask;
<span class="lineNum">    3962 </span>            : 
<span class="lineNum">    3963 </span><span class="lineNoCov">          0 :         I915_WRITE(EMR, ~(I915_ERROR_PAGE_TABLE | I915_ERROR_MEMORY_REFRESH));</span>
<span class="lineNum">    3964 </span>            : 
<span class="lineNum">    3965 </span>            :         /* Unmask the interrupts that we always want on. */
<span class="lineNum">    3966 </span><span class="lineNoCov">          0 :         dev_priv-&gt;irq_mask =</span>
<span class="lineNum">    3967 </span>            :                 ~(I915_ASLE_INTERRUPT |
<span class="lineNum">    3968 </span>            :                   I915_DISPLAY_PIPE_A_EVENT_INTERRUPT |
<span class="lineNum">    3969 </span>            :                   I915_DISPLAY_PIPE_B_EVENT_INTERRUPT |
<span class="lineNum">    3970 </span>            :                   I915_DISPLAY_PLANE_A_FLIP_PENDING_INTERRUPT |
<span class="lineNum">    3971 </span>            :                   I915_DISPLAY_PLANE_B_FLIP_PENDING_INTERRUPT);
<span class="lineNum">    3972 </span>            : 
<span class="lineNum">    3973 </span>            :         enable_mask =
<span class="lineNum">    3974 </span>            :                 I915_ASLE_INTERRUPT |
<span class="lineNum">    3975 </span>            :                 I915_DISPLAY_PIPE_A_EVENT_INTERRUPT |
<span class="lineNum">    3976 </span>            :                 I915_DISPLAY_PIPE_B_EVENT_INTERRUPT |
<span class="lineNum">    3977 </span>            :                 I915_USER_INTERRUPT;
<span class="lineNum">    3978 </span>            : 
<span class="lineNum">    3979 </span><span class="lineNoCov">          0 :         if (I915_HAS_HOTPLUG(dev)) {</span>
<span class="lineNum">    3980 </span><span class="lineNoCov">          0 :                 i915_hotplug_interrupt_update(dev_priv, 0xffffffff, 0);</span>
<span class="lineNum">    3981 </span><span class="lineNoCov">          0 :                 POSTING_READ(PORT_HOTPLUG_EN);</span>
<span class="lineNum">    3982 </span>            : 
<span class="lineNum">    3983 </span>            :                 /* Enable in IER... */
<span class="lineNum">    3984 </span>            :                 enable_mask |= I915_DISPLAY_PORT_INTERRUPT;
<span class="lineNum">    3985 </span>            :                 /* and unmask in IMR */
<span class="lineNum">    3986 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;irq_mask &amp;= ~I915_DISPLAY_PORT_INTERRUPT;</span>
<span class="lineNum">    3987 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    3988 </span>            : 
<span class="lineNum">    3989 </span><span class="lineNoCov">          0 :         I915_WRITE(IMR, dev_priv-&gt;irq_mask);</span>
<span class="lineNum">    3990 </span><span class="lineNoCov">          0 :         I915_WRITE(IER, enable_mask);</span>
<span class="lineNum">    3991 </span><span class="lineNoCov">          0 :         POSTING_READ(IER);</span>
<span class="lineNum">    3992 </span>            : 
<span class="lineNum">    3993 </span><span class="lineNoCov">          0 :         i915_enable_asle_pipestat(dev);</span>
<span class="lineNum">    3994 </span>            : 
<span class="lineNum">    3995 </span>            :         /* Interrupt setup is already guaranteed to be single-threaded, this is
<span class="lineNum">    3996 </span>            :          * just to make the assert_spin_locked check happy. */
<span class="lineNum">    3997 </span><span class="lineNoCov">          0 :         spin_lock_irq(&amp;dev_priv-&gt;irq_lock);</span>
<span class="lineNum">    3998 </span><span class="lineNoCov">          0 :         i915_enable_pipestat(dev_priv, PIPE_A, PIPE_CRC_DONE_INTERRUPT_STATUS);</span>
<span class="lineNum">    3999 </span><span class="lineNoCov">          0 :         i915_enable_pipestat(dev_priv, PIPE_B, PIPE_CRC_DONE_INTERRUPT_STATUS);</span>
<span class="lineNum">    4000 </span><span class="lineNoCov">          0 :         spin_unlock_irq(&amp;dev_priv-&gt;irq_lock);</span>
<span class="lineNum">    4001 </span>            : 
<span class="lineNum">    4002 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">    4003 </span>            : }
<span class="lineNum">    4004 </span>            : 
<span class="lineNum">    4005 </span>            : /*
<a name="4006"><span class="lineNum">    4006 </span>            :  * Returns true when a page flip has completed.</a>
<span class="lineNum">    4007 </span>            :  */
<span class="lineNum">    4008 </span><span class="lineNoCov">          0 : static bool i915_handle_vblank(struct drm_device *dev,</span>
<span class="lineNum">    4009 </span>            :                                int plane, int pipe, u32 iir)
<span class="lineNum">    4010 </span>            : {
<span class="lineNum">    4011 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    4012 </span><span class="lineNoCov">          0 :         u32 flip_pending = DISPLAY_PLANE_FLIP_PENDING(plane);</span>
<span class="lineNum">    4013 </span>            : 
<span class="lineNum">    4014 </span><span class="lineNoCov">          0 :         if (!intel_pipe_handle_vblank(dev, pipe))</span>
<span class="lineNum">    4015 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">    4016 </span>            : 
<span class="lineNum">    4017 </span><span class="lineNoCov">          0 :         if ((iir &amp; flip_pending) == 0)</span>
<span class="lineNum">    4018 </span>            :                 goto check_page_flip;
<span class="lineNum">    4019 </span>            : 
<span class="lineNum">    4020 </span>            :         /* We detect FlipDone by looking for the change in PendingFlip from '1'
<span class="lineNum">    4021 </span>            :          * to '0' on the following vblank, i.e. IIR has the Pendingflip
<span class="lineNum">    4022 </span>            :          * asserted following the MI_DISPLAY_FLIP, but ISR is deasserted, hence
<span class="lineNum">    4023 </span>            :          * the flip is completed (no longer pending). Since this doesn't raise
<span class="lineNum">    4024 </span>            :          * an interrupt per se, we watch for the change at vblank.
<span class="lineNum">    4025 </span>            :          */
<span class="lineNum">    4026 </span><span class="lineNoCov">          0 :         if (I915_READ(ISR) &amp; flip_pending)</span>
<span class="lineNum">    4027 </span>            :                 goto check_page_flip;
<span class="lineNum">    4028 </span>            : 
<span class="lineNum">    4029 </span><span class="lineNoCov">          0 :         intel_prepare_page_flip(dev, plane);</span>
<span class="lineNum">    4030 </span><span class="lineNoCov">          0 :         intel_finish_page_flip(dev, pipe);</span>
<span class="lineNum">    4031 </span><span class="lineNoCov">          0 :         return true;</span>
<span class="lineNum">    4032 </span>            : 
<span class="lineNum">    4033 </span>            : check_page_flip:
<span class="lineNum">    4034 </span><span class="lineNoCov">          0 :         intel_check_page_flip(dev, pipe);</span>
<span class="lineNum">    4035 </span><span class="lineNoCov">          0 :         return false;</span>
<a name="4036"><span class="lineNum">    4036 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    4037 </span>            : 
<span class="lineNum">    4038 </span><span class="lineNoCov">          0 : static irqreturn_t i915_irq_handler(int irq, void *arg)</span>
<span class="lineNum">    4039 </span>            : {
<span class="lineNum">    4040 </span><span class="lineNoCov">          0 :         struct drm_device *dev = arg;</span>
<span class="lineNum">    4041 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    4042 </span><span class="lineNoCov">          0 :         u32 iir, new_iir, pipe_stats[I915_MAX_PIPES];</span>
<span class="lineNum">    4043 </span>            :         u32 flip_mask =
<span class="lineNum">    4044 </span>            :                 I915_DISPLAY_PLANE_A_FLIP_PENDING_INTERRUPT |
<span class="lineNum">    4045 </span>            :                 I915_DISPLAY_PLANE_B_FLIP_PENDING_INTERRUPT;
<span class="lineNum">    4046 </span>            :         int pipe, ret = IRQ_NONE;
<span class="lineNum">    4047 </span>            : 
<span class="lineNum">    4048 </span><span class="lineNoCov">          0 :         if (!intel_irqs_enabled(dev_priv))</span>
<span class="lineNum">    4049 </span><span class="lineNoCov">          0 :                 return IRQ_NONE;</span>
<span class="lineNum">    4050 </span>            : 
<span class="lineNum">    4051 </span><span class="lineNoCov">          0 :         iir = I915_READ(IIR);</span>
<span class="lineNum">    4052 </span><span class="lineNoCov">          0 :         do {</span>
<span class="lineNum">    4053 </span><span class="lineNoCov">          0 :                 bool irq_received = (iir &amp; ~flip_mask) != 0;</span>
<span class="lineNum">    4054 </span>            :                 bool blc_event = false;
<span class="lineNum">    4055 </span>            : 
<span class="lineNum">    4056 </span>            :                 /* Can't rely on pipestat interrupt bit in iir as it might
<span class="lineNum">    4057 </span>            :                  * have been cleared after the pipestat interrupt was received.
<span class="lineNum">    4058 </span>            :                  * It doesn't set the bit in iir again, but it still produces
<span class="lineNum">    4059 </span>            :                  * interrupts (for non-MSI).
<span class="lineNum">    4060 </span>            :                  */
<span class="lineNum">    4061 </span><span class="lineNoCov">          0 :                 spin_lock(&amp;dev_priv-&gt;irq_lock);</span>
<span class="lineNum">    4062 </span><span class="lineNoCov">          0 :                 if (iir &amp; I915_RENDER_COMMAND_PARSER_ERROR_INTERRUPT)</span>
<span class="lineNum">    4063 </span>            :                         DRM_DEBUG(&quot;Command parser error, iir 0x%08x\n&quot;, iir);
<span class="lineNum">    4064 </span>            : 
<span class="lineNum">    4065 </span><span class="lineNoCov">          0 :                 for_each_pipe(dev_priv, pipe) {</span>
<span class="lineNum">    4066 </span><span class="lineNoCov">          0 :                         int reg = PIPESTAT(pipe);</span>
<span class="lineNum">    4067 </span><span class="lineNoCov">          0 :                         pipe_stats[pipe] = I915_READ(reg);</span>
<span class="lineNum">    4068 </span>            : 
<span class="lineNum">    4069 </span>            :                         /* Clear the PIPE*STAT regs before the IIR */
<span class="lineNum">    4070 </span><span class="lineNoCov">          0 :                         if (pipe_stats[pipe] &amp; 0x8000ffff) {</span>
<span class="lineNum">    4071 </span><span class="lineNoCov">          0 :                                 I915_WRITE(reg, pipe_stats[pipe]);</span>
<span class="lineNum">    4072 </span>            :                                 irq_received = true;
<span class="lineNum">    4073 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">    4074 </span>            :                 }
<span class="lineNum">    4075 </span><span class="lineNoCov">          0 :                 spin_unlock(&amp;dev_priv-&gt;irq_lock);</span>
<span class="lineNum">    4076 </span>            : 
<span class="lineNum">    4077 </span><span class="lineNoCov">          0 :                 if (!irq_received)</span>
<span class="lineNum">    4078 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    4079 </span>            : 
<span class="lineNum">    4080 </span>            :                 /* Consume port.  Then clear IIR or we'll miss events */
<span class="lineNum">    4081 </span><span class="lineNoCov">          0 :                 if (I915_HAS_HOTPLUG(dev) &amp;&amp;</span>
<span class="lineNum">    4082 </span><span class="lineNoCov">          0 :                     iir &amp; I915_DISPLAY_PORT_INTERRUPT)</span>
<span class="lineNum">    4083 </span><span class="lineNoCov">          0 :                         i9xx_hpd_irq_handler(dev);</span>
<span class="lineNum">    4084 </span>            : 
<span class="lineNum">    4085 </span><span class="lineNoCov">          0 :                 I915_WRITE(IIR, iir &amp; ~flip_mask);</span>
<span class="lineNum">    4086 </span><span class="lineNoCov">          0 :                 new_iir = I915_READ(IIR); /* Flush posted writes */</span>
<span class="lineNum">    4087 </span>            : 
<span class="lineNum">    4088 </span><span class="lineNoCov">          0 :                 if (iir &amp; I915_USER_INTERRUPT)</span>
<span class="lineNum">    4089 </span><span class="lineNoCov">          0 :                         notify_ring(&amp;dev_priv-&gt;ring[RCS]);</span>
<span class="lineNum">    4090 </span>            : 
<span class="lineNum">    4091 </span><span class="lineNoCov">          0 :                 for_each_pipe(dev_priv, pipe) {</span>
<span class="lineNum">    4092 </span>            :                         int plane = pipe;
<span class="lineNum">    4093 </span><span class="lineNoCov">          0 :                         if (HAS_FBC(dev))</span>
<span class="lineNum">    4094 </span><span class="lineNoCov">          0 :                                 plane = !plane;</span>
<span class="lineNum">    4095 </span>            : 
<span class="lineNum">    4096 </span><span class="lineNoCov">          0 :                         if (pipe_stats[pipe] &amp; PIPE_VBLANK_INTERRUPT_STATUS &amp;&amp;</span>
<span class="lineNum">    4097 </span><span class="lineNoCov">          0 :                             i915_handle_vblank(dev, plane, pipe, iir))</span>
<span class="lineNum">    4098 </span><span class="lineNoCov">          0 :                                 flip_mask &amp;= ~DISPLAY_PLANE_FLIP_PENDING(plane);</span>
<span class="lineNum">    4099 </span>            : 
<span class="lineNum">    4100 </span><span class="lineNoCov">          0 :                         if (pipe_stats[pipe] &amp; PIPE_LEGACY_BLC_EVENT_STATUS)</span>
<span class="lineNum">    4101 </span><span class="lineNoCov">          0 :                                 blc_event = true;</span>
<span class="lineNum">    4102 </span>            : 
<span class="lineNum">    4103 </span><span class="lineNoCov">          0 :                         if (pipe_stats[pipe] &amp; PIPE_CRC_DONE_INTERRUPT_STATUS)</span>
<span class="lineNum">    4104 </span><span class="lineNoCov">          0 :                                 i9xx_pipe_crc_irq_handler(dev, pipe);</span>
<span class="lineNum">    4105 </span>            : 
<span class="lineNum">    4106 </span><span class="lineNoCov">          0 :                         if (pipe_stats[pipe] &amp; PIPE_FIFO_UNDERRUN_STATUS)</span>
<span class="lineNum">    4107 </span><span class="lineNoCov">          0 :                                 intel_cpu_fifo_underrun_irq_handler(dev_priv,</span>
<span class="lineNum">    4108 </span>            :                                                                     pipe);
<span class="lineNum">    4109 </span>            :                 }
<span class="lineNum">    4110 </span>            : 
<span class="lineNum">    4111 </span><span class="lineNoCov">          0 :                 if (blc_event || (iir &amp; I915_ASLE_INTERRUPT))</span>
<span class="lineNum">    4112 </span><span class="lineNoCov">          0 :                         intel_opregion_asle_intr(dev);</span>
<span class="lineNum">    4113 </span>            : 
<span class="lineNum">    4114 </span>            :                 /* With MSI, interrupts are only generated when iir
<span class="lineNum">    4115 </span>            :                  * transitions from zero to nonzero.  If another bit got
<span class="lineNum">    4116 </span>            :                  * set while we were handling the existing iir bits, then
<span class="lineNum">    4117 </span>            :                  * we would never get another interrupt.
<span class="lineNum">    4118 </span>            :                  *
<span class="lineNum">    4119 </span>            :                  * This is fine on non-MSI as well, as if we hit this path
<span class="lineNum">    4120 </span>            :                  * we avoid exiting the interrupt handler only to generate
<span class="lineNum">    4121 </span>            :                  * another one.
<span class="lineNum">    4122 </span>            :                  *
<span class="lineNum">    4123 </span>            :                  * Note that for MSI this could cause a stray interrupt report
<span class="lineNum">    4124 </span>            :                  * if an interrupt landed in the time between writing IIR and
<span class="lineNum">    4125 </span>            :                  * the posting read.  This should be rare enough to never
<span class="lineNum">    4126 </span>            :                  * trigger the 99% of 100,000 interrupts test for disabling
<span class="lineNum">    4127 </span>            :                  * stray interrupts.
<span class="lineNum">    4128 </span>            :                  */
<span class="lineNum">    4129 </span>            :                 ret = IRQ_HANDLED;
<span class="lineNum">    4130 </span>            :                 iir = new_iir;
<span class="lineNum">    4131 </span><span class="lineNoCov">          0 :         } while (iir &amp; ~flip_mask);</span>
<span class="lineNum">    4132 </span>            : 
<span class="lineNum">    4133 </span><span class="lineNoCov">          0 :         return ret;</span>
<a name="4134"><span class="lineNum">    4134 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    4135 </span>            : 
<span class="lineNum">    4136 </span><span class="lineNoCov">          0 : static void i915_irq_uninstall(struct drm_device * dev)</span>
<span class="lineNum">    4137 </span>            : {
<span class="lineNum">    4138 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    4139 </span>            :         int pipe;
<span class="lineNum">    4140 </span>            : 
<span class="lineNum">    4141 </span><span class="lineNoCov">          0 :         if (I915_HAS_HOTPLUG(dev)) {</span>
<span class="lineNum">    4142 </span><span class="lineNoCov">          0 :                 i915_hotplug_interrupt_update(dev_priv, 0xffffffff, 0);</span>
<span class="lineNum">    4143 </span><span class="lineNoCov">          0 :                 I915_WRITE(PORT_HOTPLUG_STAT, I915_READ(PORT_HOTPLUG_STAT));</span>
<span class="lineNum">    4144 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    4145 </span>            : 
<span class="lineNum">    4146 </span><span class="lineNoCov">          0 :         I915_WRITE16(HWSTAM, 0xffff);</span>
<span class="lineNum">    4147 </span><span class="lineNoCov">          0 :         for_each_pipe(dev_priv, pipe) {</span>
<span class="lineNum">    4148 </span>            :                 /* Clear enable bits; then clear status bits */
<span class="lineNum">    4149 </span><span class="lineNoCov">          0 :                 I915_WRITE(PIPESTAT(pipe), 0);</span>
<span class="lineNum">    4150 </span><span class="lineNoCov">          0 :                 I915_WRITE(PIPESTAT(pipe), I915_READ(PIPESTAT(pipe)));</span>
<span class="lineNum">    4151 </span>            :         }
<span class="lineNum">    4152 </span><span class="lineNoCov">          0 :         I915_WRITE(IMR, 0xffffffff);</span>
<span class="lineNum">    4153 </span><span class="lineNoCov">          0 :         I915_WRITE(IER, 0x0);</span>
<span class="lineNum">    4154 </span>            : 
<span class="lineNum">    4155 </span><span class="lineNoCov">          0 :         I915_WRITE(IIR, I915_READ(IIR));</span>
<a name="4156"><span class="lineNum">    4156 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    4157 </span>            : 
<span class="lineNum">    4158 </span><span class="lineNoCov">          0 : static void i965_irq_preinstall(struct drm_device * dev)</span>
<span class="lineNum">    4159 </span>            : {
<span class="lineNum">    4160 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    4161 </span>            :         int pipe;
<span class="lineNum">    4162 </span>            : 
<span class="lineNum">    4163 </span><span class="lineNoCov">          0 :         i915_hotplug_interrupt_update(dev_priv, 0xffffffff, 0);</span>
<span class="lineNum">    4164 </span><span class="lineNoCov">          0 :         I915_WRITE(PORT_HOTPLUG_STAT, I915_READ(PORT_HOTPLUG_STAT));</span>
<span class="lineNum">    4165 </span>            : 
<span class="lineNum">    4166 </span><span class="lineNoCov">          0 :         I915_WRITE(HWSTAM, 0xeffe);</span>
<span class="lineNum">    4167 </span><span class="lineNoCov">          0 :         for_each_pipe(dev_priv, pipe)</span>
<span class="lineNum">    4168 </span><span class="lineNoCov">          0 :                 I915_WRITE(PIPESTAT(pipe), 0);</span>
<span class="lineNum">    4169 </span><span class="lineNoCov">          0 :         I915_WRITE(IMR, 0xffffffff);</span>
<span class="lineNum">    4170 </span><span class="lineNoCov">          0 :         I915_WRITE(IER, 0x0);</span>
<span class="lineNum">    4171 </span><span class="lineNoCov">          0 :         POSTING_READ(IER);</span>
<a name="4172"><span class="lineNum">    4172 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    4173 </span>            : 
<span class="lineNum">    4174 </span><span class="lineNoCov">          0 : static int i965_irq_postinstall(struct drm_device *dev)</span>
<span class="lineNum">    4175 </span>            : {
<span class="lineNum">    4176 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    4177 </span>            :         u32 enable_mask;
<span class="lineNum">    4178 </span>            :         u32 error_mask;
<span class="lineNum">    4179 </span>            : 
<span class="lineNum">    4180 </span>            :         /* Unmask the interrupts that we always want on. */
<span class="lineNum">    4181 </span><span class="lineNoCov">          0 :         dev_priv-&gt;irq_mask = ~(I915_ASLE_INTERRUPT |</span>
<span class="lineNum">    4182 </span>            :                                I915_DISPLAY_PORT_INTERRUPT |
<span class="lineNum">    4183 </span>            :                                I915_DISPLAY_PIPE_A_EVENT_INTERRUPT |
<span class="lineNum">    4184 </span>            :                                I915_DISPLAY_PIPE_B_EVENT_INTERRUPT |
<span class="lineNum">    4185 </span>            :                                I915_DISPLAY_PLANE_A_FLIP_PENDING_INTERRUPT |
<span class="lineNum">    4186 </span>            :                                I915_DISPLAY_PLANE_B_FLIP_PENDING_INTERRUPT |
<span class="lineNum">    4187 </span>            :                                I915_RENDER_COMMAND_PARSER_ERROR_INTERRUPT);
<span class="lineNum">    4188 </span>            : 
<span class="lineNum">    4189 </span>            :         enable_mask = ~dev_priv-&gt;irq_mask;
<span class="lineNum">    4190 </span>            :         enable_mask &amp;= ~(I915_DISPLAY_PLANE_A_FLIP_PENDING_INTERRUPT |
<span class="lineNum">    4191 </span>            :                          I915_DISPLAY_PLANE_B_FLIP_PENDING_INTERRUPT);
<span class="lineNum">    4192 </span>            :         enable_mask |= I915_USER_INTERRUPT;
<span class="lineNum">    4193 </span>            : 
<span class="lineNum">    4194 </span><span class="lineNoCov">          0 :         if (IS_G4X(dev))</span>
<span class="lineNum">    4195 </span><span class="lineNoCov">          0 :                 enable_mask |= I915_BSD_USER_INTERRUPT;</span>
<span class="lineNum">    4196 </span>            : 
<span class="lineNum">    4197 </span>            :         /* Interrupt setup is already guaranteed to be single-threaded, this is
<span class="lineNum">    4198 </span>            :          * just to make the assert_spin_locked check happy. */
<span class="lineNum">    4199 </span><span class="lineNoCov">          0 :         spin_lock_irq(&amp;dev_priv-&gt;irq_lock);</span>
<span class="lineNum">    4200 </span><span class="lineNoCov">          0 :         i915_enable_pipestat(dev_priv, PIPE_A, PIPE_GMBUS_INTERRUPT_STATUS);</span>
<span class="lineNum">    4201 </span><span class="lineNoCov">          0 :         i915_enable_pipestat(dev_priv, PIPE_A, PIPE_CRC_DONE_INTERRUPT_STATUS);</span>
<span class="lineNum">    4202 </span><span class="lineNoCov">          0 :         i915_enable_pipestat(dev_priv, PIPE_B, PIPE_CRC_DONE_INTERRUPT_STATUS);</span>
<span class="lineNum">    4203 </span><span class="lineNoCov">          0 :         spin_unlock_irq(&amp;dev_priv-&gt;irq_lock);</span>
<span class="lineNum">    4204 </span>            : 
<span class="lineNum">    4205 </span>            :         /*
<span class="lineNum">    4206 </span>            :          * Enable some error detection, note the instruction error mask
<span class="lineNum">    4207 </span>            :          * bit is reserved, so we leave it masked.
<span class="lineNum">    4208 </span>            :          */
<span class="lineNum">    4209 </span><span class="lineNoCov">          0 :         if (IS_G4X(dev)) {</span>
<span class="lineNum">    4210 </span>            :                 error_mask = ~(GM45_ERROR_PAGE_TABLE |
<span class="lineNum">    4211 </span>            :                                GM45_ERROR_MEM_PRIV |
<span class="lineNum">    4212 </span>            :                                GM45_ERROR_CP_PRIV |
<span class="lineNum">    4213 </span>            :                                I915_ERROR_MEMORY_REFRESH);
<span class="lineNum">    4214 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    4215 </span>            :                 error_mask = ~(I915_ERROR_PAGE_TABLE |
<span class="lineNum">    4216 </span>            :                                I915_ERROR_MEMORY_REFRESH);
<span class="lineNum">    4217 </span>            :         }
<span class="lineNum">    4218 </span><span class="lineNoCov">          0 :         I915_WRITE(EMR, error_mask);</span>
<span class="lineNum">    4219 </span>            : 
<span class="lineNum">    4220 </span><span class="lineNoCov">          0 :         I915_WRITE(IMR, dev_priv-&gt;irq_mask);</span>
<span class="lineNum">    4221 </span><span class="lineNoCov">          0 :         I915_WRITE(IER, enable_mask);</span>
<span class="lineNum">    4222 </span><span class="lineNoCov">          0 :         POSTING_READ(IER);</span>
<span class="lineNum">    4223 </span>            : 
<span class="lineNum">    4224 </span><span class="lineNoCov">          0 :         i915_hotplug_interrupt_update(dev_priv, 0xffffffff, 0);</span>
<span class="lineNum">    4225 </span><span class="lineNoCov">          0 :         POSTING_READ(PORT_HOTPLUG_EN);</span>
<span class="lineNum">    4226 </span>            : 
<span class="lineNum">    4227 </span><span class="lineNoCov">          0 :         i915_enable_asle_pipestat(dev);</span>
<span class="lineNum">    4228 </span>            : 
<span class="lineNum">    4229 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="4230"><span class="lineNum">    4230 </span>            : }</a>
<span class="lineNum">    4231 </span>            : 
<span class="lineNum">    4232 </span><span class="lineNoCov">          0 : static void i915_hpd_irq_setup(struct drm_device *dev)</span>
<span class="lineNum">    4233 </span>            : {
<span class="lineNum">    4234 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    4235 </span>            :         u32 hotplug_en;
<span class="lineNum">    4236 </span>            : 
<span class="lineNum">    4237 </span><span class="lineNoCov">          0 :         assert_spin_locked(&amp;dev_priv-&gt;irq_lock);</span>
<span class="lineNum">    4238 </span>            : 
<span class="lineNum">    4239 </span>            :         /* Note HDMI and DP share hotplug bits */
<span class="lineNum">    4240 </span>            :         /* enable bits are the same for all generations */
<span class="lineNum">    4241 </span><span class="lineNoCov">          0 :         hotplug_en = intel_hpd_enabled_irqs(dev, hpd_mask_i915);</span>
<span class="lineNum">    4242 </span>            :         /* Programming the CRT detection parameters tends
<span class="lineNum">    4243 </span>            :            to generate a spurious hotplug event about three
<span class="lineNum">    4244 </span>            :            seconds later.  So just do it once.
<span class="lineNum">    4245 </span>            :         */
<span class="lineNum">    4246 </span><span class="lineNoCov">          0 :         if (IS_G4X(dev))</span>
<span class="lineNum">    4247 </span><span class="lineNoCov">          0 :                 hotplug_en |= CRT_HOTPLUG_ACTIVATION_PERIOD_64;</span>
<span class="lineNum">    4248 </span><span class="lineNoCov">          0 :         hotplug_en |= CRT_HOTPLUG_VOLTAGE_COMPARE_50;</span>
<span class="lineNum">    4249 </span>            : 
<span class="lineNum">    4250 </span>            :         /* Ignore TV since it's buggy */
<span class="lineNum">    4251 </span><span class="lineNoCov">          0 :         i915_hotplug_interrupt_update_locked(dev_priv,</span>
<span class="lineNum">    4252 </span>            :                                              HOTPLUG_INT_EN_MASK |
<span class="lineNum">    4253 </span>            :                                              CRT_HOTPLUG_VOLTAGE_COMPARE_MASK |
<span class="lineNum">    4254 </span>            :                                              CRT_HOTPLUG_ACTIVATION_PERIOD_64,
<span class="lineNum">    4255 </span>            :                                              hotplug_en);
<a name="4256"><span class="lineNum">    4256 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    4257 </span>            : 
<span class="lineNum">    4258 </span><span class="lineNoCov">          0 : static irqreturn_t i965_irq_handler(int irq, void *arg)</span>
<span class="lineNum">    4259 </span>            : {
<span class="lineNum">    4260 </span><span class="lineNoCov">          0 :         struct drm_device *dev = arg;</span>
<span class="lineNum">    4261 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    4262 </span>            :         u32 iir, new_iir;
<span class="lineNum">    4263 </span><span class="lineNoCov">          0 :         u32 pipe_stats[I915_MAX_PIPES];</span>
<span class="lineNum">    4264 </span>            :         int ret = IRQ_NONE, pipe;
<span class="lineNum">    4265 </span>            :         u32 flip_mask =
<span class="lineNum">    4266 </span>            :                 I915_DISPLAY_PLANE_A_FLIP_PENDING_INTERRUPT |
<span class="lineNum">    4267 </span>            :                 I915_DISPLAY_PLANE_B_FLIP_PENDING_INTERRUPT;
<span class="lineNum">    4268 </span>            : 
<span class="lineNum">    4269 </span><span class="lineNoCov">          0 :         if (!intel_irqs_enabled(dev_priv))</span>
<span class="lineNum">    4270 </span><span class="lineNoCov">          0 :                 return IRQ_NONE;</span>
<span class="lineNum">    4271 </span>            : 
<span class="lineNum">    4272 </span><span class="lineNoCov">          0 :         iir = I915_READ(IIR);</span>
<span class="lineNum">    4273 </span>            : 
<span class="lineNum">    4274 </span><span class="lineNoCov">          0 :         for (;;) {</span>
<span class="lineNum">    4275 </span><span class="lineNoCov">          0 :                 bool irq_received = (iir &amp; ~flip_mask) != 0;</span>
<span class="lineNum">    4276 </span>            :                 bool blc_event = false;
<span class="lineNum">    4277 </span>            : 
<span class="lineNum">    4278 </span>            :                 /* Can't rely on pipestat interrupt bit in iir as it might
<span class="lineNum">    4279 </span>            :                  * have been cleared after the pipestat interrupt was received.
<span class="lineNum">    4280 </span>            :                  * It doesn't set the bit in iir again, but it still produces
<span class="lineNum">    4281 </span>            :                  * interrupts (for non-MSI).
<span class="lineNum">    4282 </span>            :                  */
<span class="lineNum">    4283 </span><span class="lineNoCov">          0 :                 spin_lock(&amp;dev_priv-&gt;irq_lock);</span>
<span class="lineNum">    4284 </span><span class="lineNoCov">          0 :                 if (iir &amp; I915_RENDER_COMMAND_PARSER_ERROR_INTERRUPT)</span>
<span class="lineNum">    4285 </span>            :                         DRM_DEBUG(&quot;Command parser error, iir 0x%08x\n&quot;, iir);
<span class="lineNum">    4286 </span>            : 
<span class="lineNum">    4287 </span><span class="lineNoCov">          0 :                 for_each_pipe(dev_priv, pipe) {</span>
<span class="lineNum">    4288 </span><span class="lineNoCov">          0 :                         int reg = PIPESTAT(pipe);</span>
<span class="lineNum">    4289 </span><span class="lineNoCov">          0 :                         pipe_stats[pipe] = I915_READ(reg);</span>
<span class="lineNum">    4290 </span>            : 
<span class="lineNum">    4291 </span>            :                         /*
<span class="lineNum">    4292 </span>            :                          * Clear the PIPE*STAT regs before the IIR
<span class="lineNum">    4293 </span>            :                          */
<span class="lineNum">    4294 </span><span class="lineNoCov">          0 :                         if (pipe_stats[pipe] &amp; 0x8000ffff) {</span>
<span class="lineNum">    4295 </span><span class="lineNoCov">          0 :                                 I915_WRITE(reg, pipe_stats[pipe]);</span>
<span class="lineNum">    4296 </span>            :                                 irq_received = true;
<span class="lineNum">    4297 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">    4298 </span>            :                 }
<span class="lineNum">    4299 </span><span class="lineNoCov">          0 :                 spin_unlock(&amp;dev_priv-&gt;irq_lock);</span>
<span class="lineNum">    4300 </span>            : 
<span class="lineNum">    4301 </span><span class="lineNoCov">          0 :                 if (!irq_received)</span>
<span class="lineNum">    4302 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    4303 </span>            : 
<span class="lineNum">    4304 </span>            :                 ret = IRQ_HANDLED;
<span class="lineNum">    4305 </span>            : 
<span class="lineNum">    4306 </span>            :                 /* Consume port.  Then clear IIR or we'll miss events */
<span class="lineNum">    4307 </span><span class="lineNoCov">          0 :                 if (iir &amp; I915_DISPLAY_PORT_INTERRUPT)</span>
<span class="lineNum">    4308 </span><span class="lineNoCov">          0 :                         i9xx_hpd_irq_handler(dev);</span>
<span class="lineNum">    4309 </span>            : 
<span class="lineNum">    4310 </span><span class="lineNoCov">          0 :                 I915_WRITE(IIR, iir &amp; ~flip_mask);</span>
<span class="lineNum">    4311 </span><span class="lineNoCov">          0 :                 new_iir = I915_READ(IIR); /* Flush posted writes */</span>
<span class="lineNum">    4312 </span>            : 
<span class="lineNum">    4313 </span><span class="lineNoCov">          0 :                 if (iir &amp; I915_USER_INTERRUPT)</span>
<span class="lineNum">    4314 </span><span class="lineNoCov">          0 :                         notify_ring(&amp;dev_priv-&gt;ring[RCS]);</span>
<span class="lineNum">    4315 </span><span class="lineNoCov">          0 :                 if (iir &amp; I915_BSD_USER_INTERRUPT)</span>
<span class="lineNum">    4316 </span><span class="lineNoCov">          0 :                         notify_ring(&amp;dev_priv-&gt;ring[VCS]);</span>
<span class="lineNum">    4317 </span>            : 
<span class="lineNum">    4318 </span><span class="lineNoCov">          0 :                 for_each_pipe(dev_priv, pipe) {</span>
<span class="lineNum">    4319 </span><span class="lineNoCov">          0 :                         if (pipe_stats[pipe] &amp; PIPE_START_VBLANK_INTERRUPT_STATUS &amp;&amp;</span>
<span class="lineNum">    4320 </span><span class="lineNoCov">          0 :                             i915_handle_vblank(dev, pipe, pipe, iir))</span>
<span class="lineNum">    4321 </span><span class="lineNoCov">          0 :                                 flip_mask &amp;= ~DISPLAY_PLANE_FLIP_PENDING(pipe);</span>
<span class="lineNum">    4322 </span>            : 
<span class="lineNum">    4323 </span><span class="lineNoCov">          0 :                         if (pipe_stats[pipe] &amp; PIPE_LEGACY_BLC_EVENT_STATUS)</span>
<span class="lineNum">    4324 </span><span class="lineNoCov">          0 :                                 blc_event = true;</span>
<span class="lineNum">    4325 </span>            : 
<span class="lineNum">    4326 </span><span class="lineNoCov">          0 :                         if (pipe_stats[pipe] &amp; PIPE_CRC_DONE_INTERRUPT_STATUS)</span>
<span class="lineNum">    4327 </span><span class="lineNoCov">          0 :                                 i9xx_pipe_crc_irq_handler(dev, pipe);</span>
<span class="lineNum">    4328 </span>            : 
<span class="lineNum">    4329 </span><span class="lineNoCov">          0 :                         if (pipe_stats[pipe] &amp; PIPE_FIFO_UNDERRUN_STATUS)</span>
<span class="lineNum">    4330 </span><span class="lineNoCov">          0 :                                 intel_cpu_fifo_underrun_irq_handler(dev_priv, pipe);</span>
<span class="lineNum">    4331 </span>            :                 }
<span class="lineNum">    4332 </span>            : 
<span class="lineNum">    4333 </span><span class="lineNoCov">          0 :                 if (blc_event || (iir &amp; I915_ASLE_INTERRUPT))</span>
<span class="lineNum">    4334 </span><span class="lineNoCov">          0 :                         intel_opregion_asle_intr(dev);</span>
<span class="lineNum">    4335 </span>            : 
<span class="lineNum">    4336 </span><span class="lineNoCov">          0 :                 if (pipe_stats[0] &amp; PIPE_GMBUS_INTERRUPT_STATUS)</span>
<span class="lineNum">    4337 </span><span class="lineNoCov">          0 :                         gmbus_irq_handler(dev);</span>
<span class="lineNum">    4338 </span>            : 
<span class="lineNum">    4339 </span>            :                 /* With MSI, interrupts are only generated when iir
<span class="lineNum">    4340 </span>            :                  * transitions from zero to nonzero.  If another bit got
<span class="lineNum">    4341 </span>            :                  * set while we were handling the existing iir bits, then
<span class="lineNum">    4342 </span>            :                  * we would never get another interrupt.
<span class="lineNum">    4343 </span>            :                  *
<span class="lineNum">    4344 </span>            :                  * This is fine on non-MSI as well, as if we hit this path
<span class="lineNum">    4345 </span>            :                  * we avoid exiting the interrupt handler only to generate
<span class="lineNum">    4346 </span>            :                  * another one.
<span class="lineNum">    4347 </span>            :                  *
<span class="lineNum">    4348 </span>            :                  * Note that for MSI this could cause a stray interrupt report
<span class="lineNum">    4349 </span>            :                  * if an interrupt landed in the time between writing IIR and
<span class="lineNum">    4350 </span>            :                  * the posting read.  This should be rare enough to never
<span class="lineNum">    4351 </span>            :                  * trigger the 99% of 100,000 interrupts test for disabling
<span class="lineNum">    4352 </span>            :                  * stray interrupts.
<span class="lineNum">    4353 </span>            :                  */
<span class="lineNum">    4354 </span>            :                 iir = new_iir;
<span class="lineNum">    4355 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    4356 </span>            : 
<span class="lineNum">    4357 </span><span class="lineNoCov">          0 :         return ret;</span>
<a name="4358"><span class="lineNum">    4358 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    4359 </span>            : 
<span class="lineNum">    4360 </span><span class="lineNoCov">          0 : static void i965_irq_uninstall(struct drm_device * dev)</span>
<span class="lineNum">    4361 </span>            : {
<span class="lineNum">    4362 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    4363 </span>            :         int pipe;
<span class="lineNum">    4364 </span>            : 
<span class="lineNum">    4365 </span><span class="lineNoCov">          0 :         if (!dev_priv)</span>
<span class="lineNum">    4366 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    4367 </span>            : 
<span class="lineNum">    4368 </span><span class="lineNoCov">          0 :         i915_hotplug_interrupt_update(dev_priv, 0xffffffff, 0);</span>
<span class="lineNum">    4369 </span><span class="lineNoCov">          0 :         I915_WRITE(PORT_HOTPLUG_STAT, I915_READ(PORT_HOTPLUG_STAT));</span>
<span class="lineNum">    4370 </span>            : 
<span class="lineNum">    4371 </span><span class="lineNoCov">          0 :         I915_WRITE(HWSTAM, 0xffffffff);</span>
<span class="lineNum">    4372 </span><span class="lineNoCov">          0 :         for_each_pipe(dev_priv, pipe)</span>
<span class="lineNum">    4373 </span><span class="lineNoCov">          0 :                 I915_WRITE(PIPESTAT(pipe), 0);</span>
<span class="lineNum">    4374 </span><span class="lineNoCov">          0 :         I915_WRITE(IMR, 0xffffffff);</span>
<span class="lineNum">    4375 </span><span class="lineNoCov">          0 :         I915_WRITE(IER, 0x0);</span>
<span class="lineNum">    4376 </span>            : 
<span class="lineNum">    4377 </span><span class="lineNoCov">          0 :         for_each_pipe(dev_priv, pipe)</span>
<span class="lineNum">    4378 </span><span class="lineNoCov">          0 :                 I915_WRITE(PIPESTAT(pipe),</span>
<span class="lineNum">    4379 </span>            :                            I915_READ(PIPESTAT(pipe)) &amp; 0x8000ffff);
<span class="lineNum">    4380 </span><span class="lineNoCov">          0 :         I915_WRITE(IIR, I915_READ(IIR));</span>
<span class="lineNum">    4381 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    4382 </span>            : 
<span class="lineNum">    4383 </span>            : /**
<span class="lineNum">    4384 </span>            :  * intel_irq_init - initializes irq support
<span class="lineNum">    4385 </span>            :  * @dev_priv: i915 device instance
<span class="lineNum">    4386 </span>            :  *
<span class="lineNum">    4387 </span>            :  * This function initializes all the irq support including work items, timers
<a name="4388"><span class="lineNum">    4388 </span>            :  * and all the vtables. It does not setup the interrupt itself though.</a>
<span class="lineNum">    4389 </span>            :  */
<span class="lineNum">    4390 </span><span class="lineNoCov">          0 : void intel_irq_init(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">    4391 </span>            : {
<span class="lineNum">    4392 </span><span class="lineNoCov">          0 :         struct drm_device *dev = dev_priv-&gt;dev;</span>
<span class="lineNum">    4393 </span>            : 
<span class="lineNum">    4394 </span><span class="lineNoCov">          0 :         intel_hpd_init_work(dev_priv);</span>
<span class="lineNum">    4395 </span>            : 
<span class="lineNum">    4396 </span><span class="lineNoCov">          0 :         INIT_WORK(&amp;dev_priv-&gt;rps.work, gen6_pm_rps_work);</span>
<span class="lineNum">    4397 </span><span class="lineNoCov">          0 :         INIT_WORK(&amp;dev_priv-&gt;l3_parity.error_work, ivybridge_parity_work);</span>
<span class="lineNum">    4398 </span>            : 
<span class="lineNum">    4399 </span>            :         /* Let's track the enabled rps events */
<span class="lineNum">    4400 </span><span class="lineNoCov">          0 :         if (IS_VALLEYVIEW(dev_priv) &amp;&amp; !IS_CHERRYVIEW(dev_priv))</span>
<span class="lineNum">    4401 </span>            :                 /* WaGsvRC0ResidencyMethod:vlv */
<span class="lineNum">    4402 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;pm_rps_events = GEN6_PM_RP_UP_EI_EXPIRED;</span>
<span class="lineNum">    4403 </span>            :         else
<span class="lineNum">    4404 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;pm_rps_events = GEN6_PM_RPS_EVENTS;</span>
<span class="lineNum">    4405 </span>            : 
<span class="lineNum">    4406 </span><span class="lineNoCov">          0 :         INIT_DELAYED_WORK(&amp;dev_priv-&gt;gpu_error.hangcheck_work,</span>
<span class="lineNum">    4407 </span>            :                           i915_hangcheck_elapsed);
<span class="lineNum">    4408 </span>            : 
<span class="lineNum">    4409 </span>            : #ifdef __linux__
<span class="lineNum">    4410 </span>            :         pm_qos_add_request(&amp;dev_priv-&gt;pm_qos, PM_QOS_CPU_DMA_LATENCY, PM_QOS_DEFAULT_VALUE);
<span class="lineNum">    4411 </span>            : #endif
<span class="lineNum">    4412 </span>            : 
<span class="lineNum">    4413 </span><span class="lineNoCov">          0 :         if (IS_GEN2(dev_priv)) {</span>
<span class="lineNum">    4414 </span><span class="lineNoCov">          0 :                 dev-&gt;max_vblank_count = 0;</span>
<span class="lineNum">    4415 </span><span class="lineNoCov">          0 :                 dev-&gt;driver-&gt;get_vblank_counter = i8xx_get_vblank_counter;</span>
<span class="lineNum">    4416 </span><span class="lineNoCov">          0 :         } else if (IS_G4X(dev_priv) || INTEL_INFO(dev_priv)-&gt;gen &gt;= 5) {</span>
<span class="lineNum">    4417 </span><span class="lineNoCov">          0 :                 dev-&gt;max_vblank_count = 0xffffffff; /* full 32 bit counter */</span>
<span class="lineNum">    4418 </span><span class="lineNoCov">          0 :                 dev-&gt;driver-&gt;get_vblank_counter = g4x_get_vblank_counter;</span>
<span class="lineNum">    4419 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    4420 </span><span class="lineNoCov">          0 :                 dev-&gt;driver-&gt;get_vblank_counter = i915_get_vblank_counter;</span>
<span class="lineNum">    4421 </span><span class="lineNoCov">          0 :                 dev-&gt;max_vblank_count = 0xffffff; /* only 24 bits of frame count */</span>
<span class="lineNum">    4422 </span>            :         }
<span class="lineNum">    4423 </span>            : 
<span class="lineNum">    4424 </span>            :         /*
<span class="lineNum">    4425 </span>            :          * Opt out of the vblank disable timer on everything except gen2.
<span class="lineNum">    4426 </span>            :          * Gen2 doesn't have a hardware frame counter and so depends on
<span class="lineNum">    4427 </span>            :          * vblank interrupts to produce sane vblank seuquence numbers.
<span class="lineNum">    4428 </span>            :          */
<span class="lineNum">    4429 </span><span class="lineNoCov">          0 :         if (!IS_GEN2(dev_priv))</span>
<span class="lineNum">    4430 </span><span class="lineNoCov">          0 :                 dev-&gt;vblank_disable_immediate = true;</span>
<span class="lineNum">    4431 </span>            : 
<span class="lineNum">    4432 </span><span class="lineNoCov">          0 :         dev-&gt;driver-&gt;get_vblank_timestamp = i915_get_vblank_timestamp;</span>
<span class="lineNum">    4433 </span><span class="lineNoCov">          0 :         dev-&gt;driver-&gt;get_scanout_position = i915_get_crtc_scanoutpos;</span>
<span class="lineNum">    4434 </span>            : 
<span class="lineNum">    4435 </span><span class="lineNoCov">          0 :         if (IS_CHERRYVIEW(dev_priv)) {</span>
<span class="lineNum">    4436 </span><span class="lineNoCov">          0 :                 dev-&gt;driver-&gt;irq_handler = cherryview_irq_handler;</span>
<span class="lineNum">    4437 </span><span class="lineNoCov">          0 :                 dev-&gt;driver-&gt;irq_preinstall = cherryview_irq_preinstall;</span>
<span class="lineNum">    4438 </span><span class="lineNoCov">          0 :                 dev-&gt;driver-&gt;irq_postinstall = cherryview_irq_postinstall;</span>
<span class="lineNum">    4439 </span><span class="lineNoCov">          0 :                 dev-&gt;driver-&gt;irq_uninstall = cherryview_irq_uninstall;</span>
<span class="lineNum">    4440 </span><span class="lineNoCov">          0 :                 dev-&gt;driver-&gt;enable_vblank = valleyview_enable_vblank;</span>
<span class="lineNum">    4441 </span><span class="lineNoCov">          0 :                 dev-&gt;driver-&gt;disable_vblank = valleyview_disable_vblank;</span>
<span class="lineNum">    4442 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;display.hpd_irq_setup = i915_hpd_irq_setup;</span>
<span class="lineNum">    4443 </span><span class="lineNoCov">          0 :         } else if (IS_VALLEYVIEW(dev_priv)) {</span>
<span class="lineNum">    4444 </span><span class="lineNoCov">          0 :                 dev-&gt;driver-&gt;irq_handler = valleyview_irq_handler;</span>
<span class="lineNum">    4445 </span><span class="lineNoCov">          0 :                 dev-&gt;driver-&gt;irq_preinstall = valleyview_irq_preinstall;</span>
<span class="lineNum">    4446 </span><span class="lineNoCov">          0 :                 dev-&gt;driver-&gt;irq_postinstall = valleyview_irq_postinstall;</span>
<span class="lineNum">    4447 </span><span class="lineNoCov">          0 :                 dev-&gt;driver-&gt;irq_uninstall = valleyview_irq_uninstall;</span>
<span class="lineNum">    4448 </span><span class="lineNoCov">          0 :                 dev-&gt;driver-&gt;enable_vblank = valleyview_enable_vblank;</span>
<span class="lineNum">    4449 </span><span class="lineNoCov">          0 :                 dev-&gt;driver-&gt;disable_vblank = valleyview_disable_vblank;</span>
<span class="lineNum">    4450 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;display.hpd_irq_setup = i915_hpd_irq_setup;</span>
<span class="lineNum">    4451 </span><span class="lineNoCov">          0 :         } else if (INTEL_INFO(dev_priv)-&gt;gen &gt;= 8) {</span>
<span class="lineNum">    4452 </span><span class="lineNoCov">          0 :                 dev-&gt;driver-&gt;irq_handler = gen8_irq_handler;</span>
<span class="lineNum">    4453 </span><span class="lineNoCov">          0 :                 dev-&gt;driver-&gt;irq_preinstall = gen8_irq_reset;</span>
<span class="lineNum">    4454 </span><span class="lineNoCov">          0 :                 dev-&gt;driver-&gt;irq_postinstall = gen8_irq_postinstall;</span>
<span class="lineNum">    4455 </span><span class="lineNoCov">          0 :                 dev-&gt;driver-&gt;irq_uninstall = gen8_irq_uninstall;</span>
<span class="lineNum">    4456 </span><span class="lineNoCov">          0 :                 dev-&gt;driver-&gt;enable_vblank = gen8_enable_vblank;</span>
<span class="lineNum">    4457 </span><span class="lineNoCov">          0 :                 dev-&gt;driver-&gt;disable_vblank = gen8_disable_vblank;</span>
<span class="lineNum">    4458 </span><span class="lineNoCov">          0 :                 if (IS_BROXTON(dev))</span>
<span class="lineNum">    4459 </span><span class="lineNoCov">          0 :                         dev_priv-&gt;display.hpd_irq_setup = bxt_hpd_irq_setup;</span>
<span class="lineNum">    4460 </span><span class="lineNoCov">          0 :                 else if (HAS_PCH_SPT(dev) || HAS_PCH_KBP(dev))</span>
<span class="lineNum">    4461 </span><span class="lineNoCov">          0 :                         dev_priv-&gt;display.hpd_irq_setup = spt_hpd_irq_setup;</span>
<span class="lineNum">    4462 </span>            :                 else
<span class="lineNum">    4463 </span><span class="lineNoCov">          0 :                         dev_priv-&gt;display.hpd_irq_setup = ilk_hpd_irq_setup;</span>
<span class="lineNum">    4464 </span><span class="lineNoCov">          0 :         } else if (HAS_PCH_SPLIT(dev)) {</span>
<span class="lineNum">    4465 </span><span class="lineNoCov">          0 :                 dev-&gt;driver-&gt;irq_handler = ironlake_irq_handler;</span>
<span class="lineNum">    4466 </span><span class="lineNoCov">          0 :                 dev-&gt;driver-&gt;irq_preinstall = ironlake_irq_reset;</span>
<span class="lineNum">    4467 </span><span class="lineNoCov">          0 :                 dev-&gt;driver-&gt;irq_postinstall = ironlake_irq_postinstall;</span>
<span class="lineNum">    4468 </span><span class="lineNoCov">          0 :                 dev-&gt;driver-&gt;irq_uninstall = ironlake_irq_uninstall;</span>
<span class="lineNum">    4469 </span><span class="lineNoCov">          0 :                 dev-&gt;driver-&gt;enable_vblank = ironlake_enable_vblank;</span>
<span class="lineNum">    4470 </span><span class="lineNoCov">          0 :                 dev-&gt;driver-&gt;disable_vblank = ironlake_disable_vblank;</span>
<span class="lineNum">    4471 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;display.hpd_irq_setup = ilk_hpd_irq_setup;</span>
<span class="lineNum">    4472 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    4473 </span><span class="lineNoCov">          0 :                 if (INTEL_INFO(dev_priv)-&gt;gen == 2) {</span>
<span class="lineNum">    4474 </span><span class="lineNoCov">          0 :                         dev-&gt;driver-&gt;irq_preinstall = i8xx_irq_preinstall;</span>
<span class="lineNum">    4475 </span><span class="lineNoCov">          0 :                         dev-&gt;driver-&gt;irq_postinstall = i8xx_irq_postinstall;</span>
<span class="lineNum">    4476 </span><span class="lineNoCov">          0 :                         dev-&gt;driver-&gt;irq_handler = i8xx_irq_handler;</span>
<span class="lineNum">    4477 </span><span class="lineNoCov">          0 :                         dev-&gt;driver-&gt;irq_uninstall = i8xx_irq_uninstall;</span>
<span class="lineNum">    4478 </span><span class="lineNoCov">          0 :                 } else if (INTEL_INFO(dev_priv)-&gt;gen == 3) {</span>
<span class="lineNum">    4479 </span><span class="lineNoCov">          0 :                         dev-&gt;driver-&gt;irq_preinstall = i915_irq_preinstall;</span>
<span class="lineNum">    4480 </span><span class="lineNoCov">          0 :                         dev-&gt;driver-&gt;irq_postinstall = i915_irq_postinstall;</span>
<span class="lineNum">    4481 </span><span class="lineNoCov">          0 :                         dev-&gt;driver-&gt;irq_uninstall = i915_irq_uninstall;</span>
<span class="lineNum">    4482 </span><span class="lineNoCov">          0 :                         dev-&gt;driver-&gt;irq_handler = i915_irq_handler;</span>
<span class="lineNum">    4483 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    4484 </span><span class="lineNoCov">          0 :                         dev-&gt;driver-&gt;irq_preinstall = i965_irq_preinstall;</span>
<span class="lineNum">    4485 </span><span class="lineNoCov">          0 :                         dev-&gt;driver-&gt;irq_postinstall = i965_irq_postinstall;</span>
<span class="lineNum">    4486 </span><span class="lineNoCov">          0 :                         dev-&gt;driver-&gt;irq_uninstall = i965_irq_uninstall;</span>
<span class="lineNum">    4487 </span><span class="lineNoCov">          0 :                         dev-&gt;driver-&gt;irq_handler = i965_irq_handler;</span>
<span class="lineNum">    4488 </span>            :                 }
<span class="lineNum">    4489 </span><span class="lineNoCov">          0 :                 if (I915_HAS_HOTPLUG(dev_priv))</span>
<span class="lineNum">    4490 </span><span class="lineNoCov">          0 :                         dev_priv-&gt;display.hpd_irq_setup = i915_hpd_irq_setup;</span>
<span class="lineNum">    4491 </span><span class="lineNoCov">          0 :                 dev-&gt;driver-&gt;enable_vblank = i915_enable_vblank;</span>
<span class="lineNum">    4492 </span><span class="lineNoCov">          0 :                 dev-&gt;driver-&gt;disable_vblank = i915_disable_vblank;</span>
<span class="lineNum">    4493 </span>            :         }
<span class="lineNum">    4494 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    4495 </span>            : 
<span class="lineNum">    4496 </span>            : /**
<span class="lineNum">    4497 </span>            :  * intel_irq_install - enables the hardware interrupt
<span class="lineNum">    4498 </span>            :  * @dev_priv: i915 device instance
<span class="lineNum">    4499 </span>            :  *
<span class="lineNum">    4500 </span>            :  * This function enables the hardware interrupt handling, but leaves the hotplug
<span class="lineNum">    4501 </span>            :  * handling still disabled. It is called after intel_irq_init().
<span class="lineNum">    4502 </span>            :  *
<span class="lineNum">    4503 </span>            :  * In the driver load and resume code we need working interrupts in a few places
<span class="lineNum">    4504 </span>            :  * but don't want to deal with the hassle of concurrent probe and hotplug
<a name="4505"><span class="lineNum">    4505 </span>            :  * workers. Hence the split into this two-stage approach.</a>
<span class="lineNum">    4506 </span>            :  */
<span class="lineNum">    4507 </span><span class="lineNoCov">          0 : int intel_irq_install(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">    4508 </span>            : {
<span class="lineNum">    4509 </span>            :         /*
<span class="lineNum">    4510 </span>            :          * We enable some interrupt sources in our postinstall hooks, so mark
<span class="lineNum">    4511 </span>            :          * interrupts as enabled _before_ actually enabling them to avoid
<span class="lineNum">    4512 </span>            :          * special cases in our ordering checks.
<span class="lineNum">    4513 </span>            :          */
<span class="lineNum">    4514 </span><span class="lineNoCov">          0 :         dev_priv-&gt;pm.irqs_enabled = true;</span>
<span class="lineNum">    4515 </span>            : 
<span class="lineNum">    4516 </span><span class="lineNoCov">          0 :         return drm_irq_install(dev_priv-&gt;dev, dev_priv-&gt;dev-&gt;pdev-&gt;irq);</span>
<span class="lineNum">    4517 </span>            : }
<span class="lineNum">    4518 </span>            : 
<span class="lineNum">    4519 </span>            : /**
<span class="lineNum">    4520 </span>            :  * intel_irq_uninstall - finilizes all irq handling
<span class="lineNum">    4521 </span>            :  * @dev_priv: i915 device instance
<span class="lineNum">    4522 </span>            :  *
<span class="lineNum">    4523 </span>            :  * This stops interrupt and hotplug handling and unregisters and frees all
<a name="4524"><span class="lineNum">    4524 </span>            :  * resources acquired in the init functions.</a>
<span class="lineNum">    4525 </span>            :  */
<span class="lineNum">    4526 </span><span class="lineNoCov">          0 : void intel_irq_uninstall(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">    4527 </span>            : {
<span class="lineNum">    4528 </span><span class="lineNoCov">          0 :         drm_irq_uninstall(dev_priv-&gt;dev);</span>
<span class="lineNum">    4529 </span><span class="lineNoCov">          0 :         intel_hpd_cancel_work(dev_priv);</span>
<span class="lineNum">    4530 </span><span class="lineNoCov">          0 :         dev_priv-&gt;pm.irqs_enabled = false;</span>
<span class="lineNum">    4531 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    4532 </span>            : 
<span class="lineNum">    4533 </span>            : /**
<span class="lineNum">    4534 </span>            :  * intel_runtime_pm_disable_interrupts - runtime interrupt disabling
<span class="lineNum">    4535 </span>            :  * @dev_priv: i915 device instance
<span class="lineNum">    4536 </span>            :  *
<span class="lineNum">    4537 </span>            :  * This function is used to disable interrupts at runtime, both in the runtime
<a name="4538"><span class="lineNum">    4538 </span>            :  * pm and the system suspend/resume code.</a>
<span class="lineNum">    4539 </span>            :  */
<span class="lineNum">    4540 </span><span class="lineNoCov">          0 : void intel_runtime_pm_disable_interrupts(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">    4541 </span>            : {
<span class="lineNum">    4542 </span><span class="lineNoCov">          0 :         dev_priv-&gt;dev-&gt;driver-&gt;irq_uninstall(dev_priv-&gt;dev);</span>
<span class="lineNum">    4543 </span><span class="lineNoCov">          0 :         dev_priv-&gt;pm.irqs_enabled = false;</span>
<span class="lineNum">    4544 </span>            :         synchronize_irq(dev_priv-&gt;dev-&gt;irq);
<span class="lineNum">    4545 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    4546 </span>            : 
<span class="lineNum">    4547 </span>            : /**
<span class="lineNum">    4548 </span>            :  * intel_runtime_pm_enable_interrupts - runtime interrupt enabling
<span class="lineNum">    4549 </span>            :  * @dev_priv: i915 device instance
<span class="lineNum">    4550 </span>            :  *
<span class="lineNum">    4551 </span>            :  * This function is used to enable interrupts at runtime, both in the runtime
<a name="4552"><span class="lineNum">    4552 </span>            :  * pm and the system suspend/resume code.</a>
<span class="lineNum">    4553 </span>            :  */
<span class="lineNum">    4554 </span><span class="lineNoCov">          0 : void intel_runtime_pm_enable_interrupts(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">    4555 </span>            : {
<span class="lineNum">    4556 </span><span class="lineNoCov">          0 :         dev_priv-&gt;pm.irqs_enabled = true;</span>
<span class="lineNum">    4557 </span><span class="lineNoCov">          0 :         dev_priv-&gt;dev-&gt;driver-&gt;irq_preinstall(dev_priv-&gt;dev);</span>
<span class="lineNum">    4558 </span><span class="lineNoCov">          0 :         dev_priv-&gt;dev-&gt;driver-&gt;irq_postinstall(dev_priv-&gt;dev);</span>
<span class="lineNum">    4559 </span><span class="lineNoCov">          0 : }</span>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.13</a></td></tr>
  </table>
  <br>

</body>
</html>
