Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.3 (lin64) Build 1368829 Mon Sep 28 20:06:39 MDT 2015
| Date         : Sun Dec  6 16:05:11 2015
| Host         : leonal4 running 64-bit Ubuntu 14.04.3 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_2 -file /home/aglt93/Desktop/proyectoElectrico/proyectoLeon/codigo/reportes/rc5/timing/32_16_7.txt
| Design       : dut_impl
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 47 input ports with no input delay specified. (HIGH)

iKey_address[0]
iKey_address[1]
iKey_address[2]
iKey_sub_i[0]
iKey_sub_i[1]
iKey_sub_i[2]
iKey_sub_i[3]
iKey_sub_i[4]
iKey_sub_i[5]
iKey_sub_i[6]
iKey_sub_i[7]
iStartCipher
iStartDecipher
iWen
rst
serial_port_in[0]
serial_port_in[10]
serial_port_in[11]
serial_port_in[12]
serial_port_in[13]
serial_port_in[14]
serial_port_in[15]
serial_port_in[16]
serial_port_in[17]
serial_port_in[18]
serial_port_in[19]
serial_port_in[1]
serial_port_in[20]
serial_port_in[21]
serial_port_in[22]
serial_port_in[23]
serial_port_in[24]
serial_port_in[25]
serial_port_in[26]
serial_port_in[27]
serial_port_in[28]
serial_port_in[29]
serial_port_in[2]
serial_port_in[30]
serial_port_in[31]
serial_port_in[3]
serial_port_in[4]
serial_port_in[5]
serial_port_in[6]
serial_port_in[7]
serial_port_in[8]
serial_port_in[9]

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 34 ports with no output delay specified. (HIGH)

oDoneCipher
oDoneDecipher
serial_port_out[0]
serial_port_out[10]
serial_port_out[11]
serial_port_out[12]
serial_port_out[13]
serial_port_out[14]
serial_port_out[15]
serial_port_out[16]
serial_port_out[17]
serial_port_out[18]
serial_port_out[19]
serial_port_out[1]
serial_port_out[20]
serial_port_out[21]
serial_port_out[22]
serial_port_out[23]
serial_port_out[24]
serial_port_out[25]
serial_port_out[26]
serial_port_out[27]
serial_port_out[28]
serial_port_out[29]
serial_port_out[2]
serial_port_out[30]
serial_port_out[31]
serial_port_out[3]
serial_port_out[4]
serial_port_out[5]
serial_port_out[6]
serial_port_out[7]
serial_port_out[8]
serial_port_out[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.003        0.000                      0                 1662        0.103        0.000                      0                 1662        1.290        0.000                       0                   706  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.200}        4.400           227.273         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.003        0.000                      0                 1662        0.103        0.000                      0                 1662        1.290        0.000                       0                   706  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.003ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.290ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.003ns  (required time - arrival time)
  Source:                 dut_implementacion/S_RAM/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            dut_implementacion/descifrador/oB_decipher_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.400ns  (clk rise@4.400ns - clk rise@0.000ns)
  Data Path Delay:        4.375ns  (logic 3.179ns (72.660%)  route 1.196ns (27.340%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.395ns = ( 8.795 - 4.400 ) 
    Source Clock Delay      (SCD):    4.722ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=705, routed)         1.617     4.722    dut_implementacion/S_RAM/clk_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  dut_implementacion/S_RAM/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.080     6.802 r  dut_implementacion/S_RAM/ram_reg/DOBDO[1]
                         net (fo=3, routed)           0.606     7.407    dut_implementacion/descifrador/DOBDO[1]
    SLICE_X8Y20                                                       r  dut_implementacion/descifrador/oB_decipher[3]_i_6/I1
    SLICE_X8Y20          LUT2 (Prop_lut2_I1_O)        0.053     7.460 r  dut_implementacion/descifrador/oB_decipher[3]_i_6/O
                         net (fo=1, routed)           0.000     7.460    dut_implementacion/descifrador/oB_decipher[3]_i_6_n_0
    SLICE_X8Y20                                                       r  dut_implementacion/descifrador/oB_decipher_reg[3]_i_2/S[1]
    SLICE_X8Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     7.770 r  dut_implementacion/descifrador/oB_decipher_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.770    dut_implementacion/descifrador/oB_decipher_reg[3]_i_2_n_0
    SLICE_X8Y21                                                       r  dut_implementacion/descifrador/oB_decipher_reg[7]_i_2/CI
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.830 r  dut_implementacion/descifrador/oB_decipher_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.830    dut_implementacion/descifrador/oB_decipher_reg[7]_i_2_n_0
    SLICE_X8Y22                                                       r  dut_implementacion/descifrador/oB_decipher_reg[11]_i_2/CI
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.890 r  dut_implementacion/descifrador/oB_decipher_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.890    dut_implementacion/descifrador/oB_decipher_reg[11]_i_2_n_0
    SLICE_X8Y23                                                       r  dut_implementacion/descifrador/oB_decipher_reg[15]_i_2/CI
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.950 r  dut_implementacion/descifrador/oB_decipher_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.950    dut_implementacion/descifrador/oB_decipher_reg[15]_i_2_n_0
    SLICE_X8Y24                                                       r  dut_implementacion/descifrador/oB_decipher_reg[19]_i_2/CI
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.010 r  dut_implementacion/descifrador/oB_decipher_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.008     8.018    dut_implementacion/descifrador/oB_decipher_reg[19]_i_2_n_0
    SLICE_X8Y25                                                       r  dut_implementacion/descifrador/oB_decipher_reg[23]_i_2/CI
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.078 r  dut_implementacion/descifrador/oB_decipher_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.078    dut_implementacion/descifrador/oB_decipher_reg[23]_i_2_n_0
    SLICE_X8Y26                                                       r  dut_implementacion/descifrador/oB_decipher_reg[27]_i_2/CI
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.138 r  dut_implementacion/descifrador/oB_decipher_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.138    dut_implementacion/descifrador/oB_decipher_reg[27]_i_2_n_0
    SLICE_X8Y27                                                       r  dut_implementacion/descifrador/oB_decipher_reg[31]_i_3/CI
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.181     8.319 r  dut_implementacion/descifrador/oB_decipher_reg[31]_i_3/O[3]
                         net (fo=3, routed)           0.440     8.760    dut_implementacion/descifrador/oB_decipher_reg[31]_i_3_n_4
    SLICE_X8Y30                                                       r  dut_implementacion/descifrador/oB_decipher[31]_i_4/I5
    SLICE_X8Y30          LUT6 (Prop_lut6_I5_O)        0.142     8.902 r  dut_implementacion/descifrador/oB_decipher[31]_i_4/O
                         net (fo=1, routed)           0.142     9.044    dut_implementacion/descifrador/oB_decipher[31]_i_4_n_0
    SLICE_X8Y30                                                       r  dut_implementacion/descifrador/oB_decipher[31]_i_2/I2
    SLICE_X8Y30          LUT5 (Prop_lut5_I2_O)        0.053     9.097 r  dut_implementacion/descifrador/oB_decipher[31]_i_2/O
                         net (fo=1, routed)           0.000     9.097    dut_implementacion/descifrador/oB_decipher_nxt[31]
    SLICE_X8Y30          FDRE                                         r  dut_implementacion/descifrador/oB_decipher_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.400     4.400 r  
    P23                                               0.000     4.400 r  clk (IN)
                         net (fo=0)                   0.000     4.400    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     5.169 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     7.209    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     7.322 r  clk_IBUF_BUFG_inst/O
                         net (fo=705, routed)         1.473     8.795    dut_implementacion/descifrador/clk_IBUF_BUFG
    SLICE_X8Y30          FDRE                                         r  dut_implementacion/descifrador/oB_decipher_reg[31]/C
                         clock pessimism              0.267     9.062    
                         clock uncertainty           -0.035     9.027    
    SLICE_X8Y30          FDRE (Setup_fdre_C_D)        0.073     9.100    dut_implementacion/descifrador/oB_decipher_reg[31]
  -------------------------------------------------------------------
                         required time                          9.100    
                         arrival time                          -9.097    
  -------------------------------------------------------------------
                         slack                                  0.003    

Slack (MET) :             0.035ns  (required time - arrival time)
  Source:                 dut_implementacion/S_RAM/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            dut_implementacion/descifrador/oB_decipher_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.400ns  (clk rise@4.400ns - clk rise@0.000ns)
  Data Path Delay:        4.400ns  (logic 3.119ns (70.885%)  route 1.281ns (29.115%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.454ns = ( 8.854 - 4.400 ) 
    Source Clock Delay      (SCD):    4.722ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=705, routed)         1.617     4.722    dut_implementacion/S_RAM/clk_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  dut_implementacion/S_RAM/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.080     6.802 r  dut_implementacion/S_RAM/ram_reg/DOBDO[1]
                         net (fo=3, routed)           0.606     7.407    dut_implementacion/descifrador/DOBDO[1]
    SLICE_X8Y20                                                       r  dut_implementacion/descifrador/oB_decipher[3]_i_6/I1
    SLICE_X8Y20          LUT2 (Prop_lut2_I1_O)        0.053     7.460 r  dut_implementacion/descifrador/oB_decipher[3]_i_6/O
                         net (fo=1, routed)           0.000     7.460    dut_implementacion/descifrador/oB_decipher[3]_i_6_n_0
    SLICE_X8Y20                                                       r  dut_implementacion/descifrador/oB_decipher_reg[3]_i_2/S[1]
    SLICE_X8Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     7.770 r  dut_implementacion/descifrador/oB_decipher_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.770    dut_implementacion/descifrador/oB_decipher_reg[3]_i_2_n_0
    SLICE_X8Y21                                                       r  dut_implementacion/descifrador/oB_decipher_reg[7]_i_2/CI
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.830 r  dut_implementacion/descifrador/oB_decipher_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.830    dut_implementacion/descifrador/oB_decipher_reg[7]_i_2_n_0
    SLICE_X8Y22                                                       r  dut_implementacion/descifrador/oB_decipher_reg[11]_i_2/CI
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.890 r  dut_implementacion/descifrador/oB_decipher_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.890    dut_implementacion/descifrador/oB_decipher_reg[11]_i_2_n_0
    SLICE_X8Y23                                                       r  dut_implementacion/descifrador/oB_decipher_reg[15]_i_2/CI
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.950 r  dut_implementacion/descifrador/oB_decipher_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.950    dut_implementacion/descifrador/oB_decipher_reg[15]_i_2_n_0
    SLICE_X8Y24                                                       r  dut_implementacion/descifrador/oB_decipher_reg[19]_i_2/CI
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.010 r  dut_implementacion/descifrador/oB_decipher_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.008     8.018    dut_implementacion/descifrador/oB_decipher_reg[19]_i_2_n_0
    SLICE_X8Y25                                                       r  dut_implementacion/descifrador/oB_decipher_reg[23]_i_2/CI
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.078 r  dut_implementacion/descifrador/oB_decipher_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.078    dut_implementacion/descifrador/oB_decipher_reg[23]_i_2_n_0
    SLICE_X8Y26                                                       r  dut_implementacion/descifrador/oB_decipher_reg[27]_i_2/CI
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.181     8.259 r  dut_implementacion/descifrador/oB_decipher_reg[27]_i_2/O[3]
                         net (fo=3, routed)           0.430     8.690    dut_implementacion/descifrador/oB_decipher_reg[27]_i_2_n_4
    SLICE_X1Y27                                                       r  dut_implementacion/descifrador/oB_decipher[27]_i_3/I5
    SLICE_X1Y27          LUT6 (Prop_lut6_I5_O)        0.142     8.832 r  dut_implementacion/descifrador/oB_decipher[27]_i_3/O
                         net (fo=1, routed)           0.237     9.069    dut_implementacion/descifrador/oB_decipher[27]_i_3_n_0
    SLICE_X2Y27                                                       r  dut_implementacion/descifrador/oB_decipher[27]_i_1/I2
    SLICE_X2Y27          LUT5 (Prop_lut5_I2_O)        0.053     9.122 r  dut_implementacion/descifrador/oB_decipher[27]_i_1/O
                         net (fo=1, routed)           0.000     9.122    dut_implementacion/descifrador/oB_decipher_nxt[27]
    SLICE_X2Y27          FDRE                                         r  dut_implementacion/descifrador/oB_decipher_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.400     4.400 r  
    P23                                               0.000     4.400 r  clk (IN)
                         net (fo=0)                   0.000     4.400    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     5.169 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     7.209    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     7.322 r  clk_IBUF_BUFG_inst/O
                         net (fo=705, routed)         1.532     8.854    dut_implementacion/descifrador/clk_IBUF_BUFG
    SLICE_X2Y27          FDRE                                         r  dut_implementacion/descifrador/oB_decipher_reg[27]/C
                         clock pessimism              0.267     9.121    
                         clock uncertainty           -0.035     9.086    
    SLICE_X2Y27          FDRE (Setup_fdre_C_D)        0.071     9.157    dut_implementacion/descifrador/oB_decipher_reg[27]
  -------------------------------------------------------------------
                         required time                          9.157    
                         arrival time                          -9.122    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (required time - arrival time)
  Source:                 dut_implementacion/S_RAM/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            dut_implementacion/descifrador/oB_decipher_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.400ns  (clk rise@4.400ns - clk rise@0.000ns)
  Data Path Delay:        4.401ns  (logic 3.145ns (71.453%)  route 1.256ns (28.547%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.454ns = ( 8.854 - 4.400 ) 
    Source Clock Delay      (SCD):    4.722ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=705, routed)         1.617     4.722    dut_implementacion/S_RAM/clk_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  dut_implementacion/S_RAM/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.080     6.802 r  dut_implementacion/S_RAM/ram_reg/DOBDO[1]
                         net (fo=3, routed)           0.606     7.407    dut_implementacion/descifrador/DOBDO[1]
    SLICE_X8Y20                                                       r  dut_implementacion/descifrador/oB_decipher[3]_i_6/I1
    SLICE_X8Y20          LUT2 (Prop_lut2_I1_O)        0.053     7.460 r  dut_implementacion/descifrador/oB_decipher[3]_i_6/O
                         net (fo=1, routed)           0.000     7.460    dut_implementacion/descifrador/oB_decipher[3]_i_6_n_0
    SLICE_X8Y20                                                       r  dut_implementacion/descifrador/oB_decipher_reg[3]_i_2/S[1]
    SLICE_X8Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     7.770 r  dut_implementacion/descifrador/oB_decipher_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.770    dut_implementacion/descifrador/oB_decipher_reg[3]_i_2_n_0
    SLICE_X8Y21                                                       r  dut_implementacion/descifrador/oB_decipher_reg[7]_i_2/CI
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.830 r  dut_implementacion/descifrador/oB_decipher_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.830    dut_implementacion/descifrador/oB_decipher_reg[7]_i_2_n_0
    SLICE_X8Y22                                                       r  dut_implementacion/descifrador/oB_decipher_reg[11]_i_2/CI
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.890 r  dut_implementacion/descifrador/oB_decipher_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.890    dut_implementacion/descifrador/oB_decipher_reg[11]_i_2_n_0
    SLICE_X8Y23                                                       r  dut_implementacion/descifrador/oB_decipher_reg[15]_i_2/CI
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.950 r  dut_implementacion/descifrador/oB_decipher_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.950    dut_implementacion/descifrador/oB_decipher_reg[15]_i_2_n_0
    SLICE_X8Y24                                                       r  dut_implementacion/descifrador/oB_decipher_reg[19]_i_2/CI
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.010 r  dut_implementacion/descifrador/oB_decipher_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.008     8.018    dut_implementacion/descifrador/oB_decipher_reg[19]_i_2_n_0
    SLICE_X8Y25                                                       r  dut_implementacion/descifrador/oB_decipher_reg[23]_i_2/CI
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.078 r  dut_implementacion/descifrador/oB_decipher_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.078    dut_implementacion/descifrador/oB_decipher_reg[23]_i_2_n_0
    SLICE_X8Y26                                                       r  dut_implementacion/descifrador/oB_decipher_reg[27]_i_2/CI
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.138 r  dut_implementacion/descifrador/oB_decipher_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.138    dut_implementacion/descifrador/oB_decipher_reg[27]_i_2_n_0
    SLICE_X8Y27                                                       r  dut_implementacion/descifrador/oB_decipher_reg[31]_i_3/CI
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137     8.275 r  dut_implementacion/descifrador/oB_decipher_reg[31]_i_3/O[2]
                         net (fo=3, routed)           0.508     8.783    dut_implementacion/descifrador/oB_decipher_reg[31]_i_3_n_5
    SLICE_X2Y27                                                       r  dut_implementacion/descifrador/oB_decipher[30]_i_2/I5
    SLICE_X2Y27          LUT6 (Prop_lut6_I5_O)        0.152     8.935 r  dut_implementacion/descifrador/oB_decipher[30]_i_2/O
                         net (fo=1, routed)           0.135     9.070    dut_implementacion/descifrador/oB_decipher[30]_i_2_n_0
    SLICE_X2Y27                                                       r  dut_implementacion/descifrador/oB_decipher[30]_i_1/I2
    SLICE_X2Y27          LUT5 (Prop_lut5_I2_O)        0.053     9.123 r  dut_implementacion/descifrador/oB_decipher[30]_i_1/O
                         net (fo=1, routed)           0.000     9.123    dut_implementacion/descifrador/oB_decipher_nxt[30]
    SLICE_X2Y27          FDRE                                         r  dut_implementacion/descifrador/oB_decipher_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.400     4.400 r  
    P23                                               0.000     4.400 r  clk (IN)
                         net (fo=0)                   0.000     4.400    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     5.169 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     7.209    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     7.322 r  clk_IBUF_BUFG_inst/O
                         net (fo=705, routed)         1.532     8.854    dut_implementacion/descifrador/clk_IBUF_BUFG
    SLICE_X2Y27          FDRE                                         r  dut_implementacion/descifrador/oB_decipher_reg[30]/C
                         clock pessimism              0.267     9.121    
                         clock uncertainty           -0.035     9.086    
    SLICE_X2Y27          FDRE (Setup_fdre_C_D)        0.073     9.159    dut_implementacion/descifrador/oB_decipher_reg[30]
  -------------------------------------------------------------------
                         required time                          9.159    
                         arrival time                          -9.123    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.046ns  (required time - arrival time)
  Source:                 dut_implementacion/S_RAM/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            dut_implementacion/descifrador/oA_decipher_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.400ns  (clk rise@4.400ns - clk rise@0.000ns)
  Data Path Delay:        4.395ns  (logic 3.223ns (73.327%)  route 1.172ns (26.673%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.455ns = ( 8.855 - 4.400 ) 
    Source Clock Delay      (SCD):    4.719ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=705, routed)         1.614     4.719    dut_implementacion/S_RAM/clk_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  dut_implementacion/S_RAM/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.080     6.799 r  dut_implementacion/S_RAM/ram_reg/DOADO[1]
                         net (fo=6, routed)           0.551     7.350    dut_implementacion/descifrador/DOADO[1]
    SLICE_X9Y21                                                       r  dut_implementacion/descifrador/oA_decipher[3]_i_7/I1
    SLICE_X9Y21          LUT2 (Prop_lut2_I1_O)        0.053     7.403 r  dut_implementacion/descifrador/oA_decipher[3]_i_7/O
                         net (fo=1, routed)           0.000     7.403    dut_implementacion/descifrador/oA_decipher[3]_i_7_n_0
    SLICE_X9Y21                                                       r  dut_implementacion/descifrador/oA_decipher_reg[3]_i_3/S[1]
    SLICE_X9Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     7.727 r  dut_implementacion/descifrador/oA_decipher_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.727    dut_implementacion/descifrador/oA_decipher_reg[3]_i_3_n_0
    SLICE_X9Y22                                                       r  dut_implementacion/descifrador/oA_decipher_reg[7]_i_3/CI
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.785 r  dut_implementacion/descifrador/oA_decipher_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.785    dut_implementacion/descifrador/oA_decipher_reg[7]_i_3_n_0
    SLICE_X9Y23                                                       r  dut_implementacion/descifrador/oA_decipher_reg[11]_i_3/CI
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.843 r  dut_implementacion/descifrador/oA_decipher_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.843    dut_implementacion/descifrador/oA_decipher_reg[11]_i_3_n_0
    SLICE_X9Y24                                                       r  dut_implementacion/descifrador/oA_decipher_reg[15]_i_3/CI
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.901 r  dut_implementacion/descifrador/oA_decipher_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.008     7.909    dut_implementacion/descifrador/oA_decipher_reg[15]_i_3_n_0
    SLICE_X9Y25                                                       r  dut_implementacion/descifrador/oA_decipher_reg[19]_i_3/CI
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.967 r  dut_implementacion/descifrador/oA_decipher_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.967    dut_implementacion/descifrador/oA_decipher_reg[19]_i_3_n_0
    SLICE_X9Y26                                                       r  dut_implementacion/descifrador/oA_decipher_reg[23]_i_3/CI
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.025 r  dut_implementacion/descifrador/oA_decipher_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.025    dut_implementacion/descifrador/oA_decipher_reg[23]_i_3_n_0
    SLICE_X9Y27                                                       r  dut_implementacion/descifrador/oA_decipher_reg[27]_i_3/CI
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.083 r  dut_implementacion/descifrador/oA_decipher_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.083    dut_implementacion/descifrador/oA_decipher_reg[27]_i_3_n_0
    SLICE_X9Y28                                                       r  dut_implementacion/descifrador/oA_decipher_reg[31]_i_4/CI
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     8.296 r  dut_implementacion/descifrador/oA_decipher_reg[31]_i_4/O[1]
                         net (fo=3, routed)           0.377     8.672    dut_implementacion/descifrador/oA_decipher_reg[31]_i_4_n_6
    SLICE_X6Y28                                                       r  dut_implementacion/descifrador/oA_decipher[29]_i_2/I0
    SLICE_X6Y28          LUT6 (Prop_lut6_I0_O)        0.152     8.824 r  dut_implementacion/descifrador/oA_decipher[29]_i_2/O
                         net (fo=1, routed)           0.237     9.061    dut_implementacion/descifrador/oA_decipher[29]_i_2_n_0
    SLICE_X6Y29                                                       r  dut_implementacion/descifrador/oA_decipher[29]_i_1/I0
    SLICE_X6Y29          LUT5 (Prop_lut5_I0_O)        0.053     9.114 r  dut_implementacion/descifrador/oA_decipher[29]_i_1/O
                         net (fo=1, routed)           0.000     9.114    dut_implementacion/descifrador/oA_decipher_nxt[29]
    SLICE_X6Y29          FDRE                                         r  dut_implementacion/descifrador/oA_decipher_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.400     4.400 r  
    P23                                               0.000     4.400 r  clk (IN)
                         net (fo=0)                   0.000     4.400    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     5.169 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     7.209    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     7.322 r  clk_IBUF_BUFG_inst/O
                         net (fo=705, routed)         1.533     8.855    dut_implementacion/descifrador/clk_IBUF_BUFG
    SLICE_X6Y29          FDRE                                         r  dut_implementacion/descifrador/oA_decipher_reg[29]/C
                         clock pessimism              0.267     9.122    
                         clock uncertainty           -0.035     9.087    
    SLICE_X6Y29          FDRE (Setup_fdre_C_D)        0.073     9.160    dut_implementacion/descifrador/oA_decipher_reg[29]
  -------------------------------------------------------------------
                         required time                          9.160    
                         arrival time                          -9.114    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (required time - arrival time)
  Source:                 dut_implementacion/S_RAM/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            dut_implementacion/descifrador/oB_decipher_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.400ns  (clk rise@4.400ns - clk rise@0.000ns)
  Data Path Delay:        4.296ns  (logic 2.965ns (69.013%)  route 1.331ns (30.987%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.399ns = ( 8.799 - 4.400 ) 
    Source Clock Delay      (SCD):    4.722ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=705, routed)         1.617     4.722    dut_implementacion/S_RAM/clk_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  dut_implementacion/S_RAM/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.080     6.802 r  dut_implementacion/S_RAM/ram_reg/DOBDO[1]
                         net (fo=3, routed)           0.606     7.407    dut_implementacion/descifrador/DOBDO[1]
    SLICE_X8Y20                                                       r  dut_implementacion/descifrador/oB_decipher[3]_i_6/I1
    SLICE_X8Y20          LUT2 (Prop_lut2_I1_O)        0.053     7.460 r  dut_implementacion/descifrador/oB_decipher[3]_i_6/O
                         net (fo=1, routed)           0.000     7.460    dut_implementacion/descifrador/oB_decipher[3]_i_6_n_0
    SLICE_X8Y20                                                       r  dut_implementacion/descifrador/oB_decipher_reg[3]_i_2/S[1]
    SLICE_X8Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     7.770 r  dut_implementacion/descifrador/oB_decipher_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.770    dut_implementacion/descifrador/oB_decipher_reg[3]_i_2_n_0
    SLICE_X8Y21                                                       r  dut_implementacion/descifrador/oB_decipher_reg[7]_i_2/CI
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.830 r  dut_implementacion/descifrador/oB_decipher_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.830    dut_implementacion/descifrador/oB_decipher_reg[7]_i_2_n_0
    SLICE_X8Y22                                                       r  dut_implementacion/descifrador/oB_decipher_reg[11]_i_2/CI
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.890 r  dut_implementacion/descifrador/oB_decipher_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.890    dut_implementacion/descifrador/oB_decipher_reg[11]_i_2_n_0
    SLICE_X8Y23                                                       r  dut_implementacion/descifrador/oB_decipher_reg[15]_i_2/CI
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.950 r  dut_implementacion/descifrador/oB_decipher_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.950    dut_implementacion/descifrador/oB_decipher_reg[15]_i_2_n_0
    SLICE_X8Y24                                                       r  dut_implementacion/descifrador/oB_decipher_reg[19]_i_2/CI
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137     8.087 r  dut_implementacion/descifrador/oB_decipher_reg[19]_i_2/O[2]
                         net (fo=3, routed)           0.598     8.685    dut_implementacion/descifrador/oB_decipher_reg[19]_i_2_n_5
    SLICE_X11Y16                                                      r  dut_implementacion/descifrador/oB_decipher[18]_i_2/I5
    SLICE_X11Y16         LUT6 (Prop_lut6_I5_O)        0.152     8.837 r  dut_implementacion/descifrador/oB_decipher[18]_i_2/O
                         net (fo=1, routed)           0.127     8.965    dut_implementacion/descifrador/oB_decipher[18]_i_2_n_0
    SLICE_X11Y16                                                      r  dut_implementacion/descifrador/oB_decipher[18]_i_1/I2
    SLICE_X11Y16         LUT5 (Prop_lut5_I2_O)        0.053     9.018 r  dut_implementacion/descifrador/oB_decipher[18]_i_1/O
                         net (fo=1, routed)           0.000     9.018    dut_implementacion/descifrador/oB_decipher_nxt[18]
    SLICE_X11Y16         FDRE                                         r  dut_implementacion/descifrador/oB_decipher_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.400     4.400 r  
    P23                                               0.000     4.400 r  clk (IN)
                         net (fo=0)                   0.000     4.400    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     5.169 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     7.209    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     7.322 r  clk_IBUF_BUFG_inst/O
                         net (fo=705, routed)         1.477     8.799    dut_implementacion/descifrador/clk_IBUF_BUFG
    SLICE_X11Y16         FDRE                                         r  dut_implementacion/descifrador/oB_decipher_reg[18]/C
                         clock pessimism              0.267     9.066    
                         clock uncertainty           -0.035     9.031    
    SLICE_X11Y16         FDRE (Setup_fdre_C_D)        0.035     9.066    dut_implementacion/descifrador/oB_decipher_reg[18]
  -------------------------------------------------------------------
                         required time                          9.066    
                         arrival time                          -9.018    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.065ns  (required time - arrival time)
  Source:                 dut_implementacion/S_RAM/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            dut_implementacion/descifrador/oB_decipher_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.400ns  (clk rise@4.400ns - clk rise@0.000ns)
  Data Path Delay:        4.367ns  (logic 3.084ns (70.619%)  route 1.283ns (29.381%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 8.850 - 4.400 ) 
    Source Clock Delay      (SCD):    4.722ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=705, routed)         1.617     4.722    dut_implementacion/S_RAM/clk_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  dut_implementacion/S_RAM/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.080     6.802 r  dut_implementacion/S_RAM/ram_reg/DOBDO[1]
                         net (fo=3, routed)           0.606     7.407    dut_implementacion/descifrador/DOBDO[1]
    SLICE_X8Y20                                                       r  dut_implementacion/descifrador/oB_decipher[3]_i_6/I1
    SLICE_X8Y20          LUT2 (Prop_lut2_I1_O)        0.053     7.460 r  dut_implementacion/descifrador/oB_decipher[3]_i_6/O
                         net (fo=1, routed)           0.000     7.460    dut_implementacion/descifrador/oB_decipher[3]_i_6_n_0
    SLICE_X8Y20                                                       r  dut_implementacion/descifrador/oB_decipher_reg[3]_i_2/S[1]
    SLICE_X8Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     7.770 r  dut_implementacion/descifrador/oB_decipher_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.770    dut_implementacion/descifrador/oB_decipher_reg[3]_i_2_n_0
    SLICE_X8Y21                                                       r  dut_implementacion/descifrador/oB_decipher_reg[7]_i_2/CI
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.830 r  dut_implementacion/descifrador/oB_decipher_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.830    dut_implementacion/descifrador/oB_decipher_reg[7]_i_2_n_0
    SLICE_X8Y22                                                       r  dut_implementacion/descifrador/oB_decipher_reg[11]_i_2/CI
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.890 r  dut_implementacion/descifrador/oB_decipher_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.890    dut_implementacion/descifrador/oB_decipher_reg[11]_i_2_n_0
    SLICE_X8Y23                                                       r  dut_implementacion/descifrador/oB_decipher_reg[15]_i_2/CI
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.950 r  dut_implementacion/descifrador/oB_decipher_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.950    dut_implementacion/descifrador/oB_decipher_reg[15]_i_2_n_0
    SLICE_X8Y24                                                       r  dut_implementacion/descifrador/oB_decipher_reg[19]_i_2/CI
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.010 r  dut_implementacion/descifrador/oB_decipher_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.008     8.018    dut_implementacion/descifrador/oB_decipher_reg[19]_i_2_n_0
    SLICE_X8Y25                                                       r  dut_implementacion/descifrador/oB_decipher_reg[23]_i_2/CI
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.078 r  dut_implementacion/descifrador/oB_decipher_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.078    dut_implementacion/descifrador/oB_decipher_reg[23]_i_2_n_0
    SLICE_X8Y26                                                       r  dut_implementacion/descifrador/oB_decipher_reg[27]_i_2/CI
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     8.213 r  dut_implementacion/descifrador/oB_decipher_reg[27]_i_2/O[0]
                         net (fo=3, routed)           0.429     8.642    dut_implementacion/descifrador/oB_decipher_reg[27]_i_2_n_7
    SLICE_X6Y26                                                       r  dut_implementacion/descifrador/oB_decipher[24]_i_2/I5
    SLICE_X6Y26          LUT6 (Prop_lut6_I5_O)        0.153     8.795 r  dut_implementacion/descifrador/oB_decipher[24]_i_2/O
                         net (fo=1, routed)           0.240     9.036    dut_implementacion/descifrador/oB_decipher[24]_i_2_n_0
    SLICE_X6Y25                                                       r  dut_implementacion/descifrador/oB_decipher[24]_i_1/I2
    SLICE_X6Y25          LUT5 (Prop_lut5_I2_O)        0.053     9.089 r  dut_implementacion/descifrador/oB_decipher[24]_i_1/O
                         net (fo=1, routed)           0.000     9.089    dut_implementacion/descifrador/oB_decipher_nxt[24]
    SLICE_X6Y25          FDRE                                         r  dut_implementacion/descifrador/oB_decipher_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.400     4.400 r  
    P23                                               0.000     4.400 r  clk (IN)
                         net (fo=0)                   0.000     4.400    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     5.169 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     7.209    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     7.322 r  clk_IBUF_BUFG_inst/O
                         net (fo=705, routed)         1.528     8.850    dut_implementacion/descifrador/clk_IBUF_BUFG
    SLICE_X6Y25          FDRE                                         r  dut_implementacion/descifrador/oB_decipher_reg[24]/C
                         clock pessimism              0.267     9.117    
                         clock uncertainty           -0.035     9.082    
    SLICE_X6Y25          FDRE (Setup_fdre_C_D)        0.072     9.154    dut_implementacion/descifrador/oB_decipher_reg[24]
  -------------------------------------------------------------------
                         required time                          9.154    
                         arrival time                          -9.089    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.073ns  (required time - arrival time)
  Source:                 dut_implementacion/S_RAM/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            dut_implementacion/descifrador/oA_decipher_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.400ns  (clk rise@4.400ns - clk rise@0.000ns)
  Data Path Delay:        4.309ns  (logic 3.146ns (73.005%)  route 1.163ns (26.995%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.396ns = ( 8.796 - 4.400 ) 
    Source Clock Delay      (SCD):    4.719ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=705, routed)         1.614     4.719    dut_implementacion/S_RAM/clk_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  dut_implementacion/S_RAM/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.080     6.799 r  dut_implementacion/S_RAM/ram_reg/DOADO[1]
                         net (fo=6, routed)           0.551     7.350    dut_implementacion/descifrador/DOADO[1]
    SLICE_X9Y21                                                       r  dut_implementacion/descifrador/oA_decipher[3]_i_7/I1
    SLICE_X9Y21          LUT2 (Prop_lut2_I1_O)        0.053     7.403 r  dut_implementacion/descifrador/oA_decipher[3]_i_7/O
                         net (fo=1, routed)           0.000     7.403    dut_implementacion/descifrador/oA_decipher[3]_i_7_n_0
    SLICE_X9Y21                                                       r  dut_implementacion/descifrador/oA_decipher_reg[3]_i_3/S[1]
    SLICE_X9Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     7.727 r  dut_implementacion/descifrador/oA_decipher_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.727    dut_implementacion/descifrador/oA_decipher_reg[3]_i_3_n_0
    SLICE_X9Y22                                                       r  dut_implementacion/descifrador/oA_decipher_reg[7]_i_3/CI
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.785 r  dut_implementacion/descifrador/oA_decipher_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.785    dut_implementacion/descifrador/oA_decipher_reg[7]_i_3_n_0
    SLICE_X9Y23                                                       r  dut_implementacion/descifrador/oA_decipher_reg[11]_i_3/CI
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.843 r  dut_implementacion/descifrador/oA_decipher_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.843    dut_implementacion/descifrador/oA_decipher_reg[11]_i_3_n_0
    SLICE_X9Y24                                                       r  dut_implementacion/descifrador/oA_decipher_reg[15]_i_3/CI
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.901 r  dut_implementacion/descifrador/oA_decipher_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.008     7.909    dut_implementacion/descifrador/oA_decipher_reg[15]_i_3_n_0
    SLICE_X9Y25                                                       r  dut_implementacion/descifrador/oA_decipher_reg[19]_i_3/CI
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.967 r  dut_implementacion/descifrador/oA_decipher_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.967    dut_implementacion/descifrador/oA_decipher_reg[19]_i_3_n_0
    SLICE_X9Y26                                                       r  dut_implementacion/descifrador/oA_decipher_reg[23]_i_3/CI
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.025 r  dut_implementacion/descifrador/oA_decipher_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.025    dut_implementacion/descifrador/oA_decipher_reg[23]_i_3_n_0
    SLICE_X9Y27                                                       r  dut_implementacion/descifrador/oA_decipher_reg[27]_i_3/CI
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.083 r  dut_implementacion/descifrador/oA_decipher_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.083    dut_implementacion/descifrador/oA_decipher_reg[27]_i_3_n_0
    SLICE_X9Y28                                                       r  dut_implementacion/descifrador/oA_decipher_reg[31]_i_4/CI
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.136     8.219 r  dut_implementacion/descifrador/oA_decipher_reg[31]_i_4/O[2]
                         net (fo=3, routed)           0.469     8.688    dut_implementacion/descifrador/oA_decipher_reg[31]_i_4_n_5
    SLICE_X8Y31                                                       r  dut_implementacion/descifrador/oA_decipher[30]_i_2/I0
    SLICE_X8Y31          LUT6 (Prop_lut6_I0_O)        0.152     8.840 r  dut_implementacion/descifrador/oA_decipher[30]_i_2/O
                         net (fo=1, routed)           0.135     8.975    dut_implementacion/descifrador/oA_decipher[30]_i_2_n_0
    SLICE_X8Y31                                                       r  dut_implementacion/descifrador/oA_decipher[30]_i_1/I0
    SLICE_X8Y31          LUT5 (Prop_lut5_I0_O)        0.053     9.028 r  dut_implementacion/descifrador/oA_decipher[30]_i_1/O
                         net (fo=1, routed)           0.000     9.028    dut_implementacion/descifrador/oA_decipher_nxt[30]
    SLICE_X8Y31          FDRE                                         r  dut_implementacion/descifrador/oA_decipher_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.400     4.400 r  
    P23                                               0.000     4.400 r  clk (IN)
                         net (fo=0)                   0.000     4.400    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     5.169 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     7.209    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     7.322 r  clk_IBUF_BUFG_inst/O
                         net (fo=705, routed)         1.474     8.796    dut_implementacion/descifrador/clk_IBUF_BUFG
    SLICE_X8Y31          FDRE                                         r  dut_implementacion/descifrador/oA_decipher_reg[30]/C
                         clock pessimism              0.267     9.063    
                         clock uncertainty           -0.035     9.028    
    SLICE_X8Y31          FDRE (Setup_fdre_C_D)        0.073     9.101    dut_implementacion/descifrador/oA_decipher_reg[30]
  -------------------------------------------------------------------
                         required time                          9.101    
                         arrival time                          -9.028    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.084ns  (required time - arrival time)
  Source:                 dut_implementacion/S_RAM/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            dut_implementacion/descifrador/oA_decipher_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.400ns  (clk rise@4.400ns - clk rise@0.000ns)
  Data Path Delay:        4.257ns  (logic 3.088ns (72.533%)  route 1.169ns (27.467%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.393ns = ( 8.793 - 4.400 ) 
    Source Clock Delay      (SCD):    4.719ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=705, routed)         1.614     4.719    dut_implementacion/S_RAM/clk_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  dut_implementacion/S_RAM/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.080     6.799 r  dut_implementacion/S_RAM/ram_reg/DOADO[1]
                         net (fo=6, routed)           0.551     7.350    dut_implementacion/descifrador/DOADO[1]
    SLICE_X9Y21                                                       r  dut_implementacion/descifrador/oA_decipher[3]_i_7/I1
    SLICE_X9Y21          LUT2 (Prop_lut2_I1_O)        0.053     7.403 r  dut_implementacion/descifrador/oA_decipher[3]_i_7/O
                         net (fo=1, routed)           0.000     7.403    dut_implementacion/descifrador/oA_decipher[3]_i_7_n_0
    SLICE_X9Y21                                                       r  dut_implementacion/descifrador/oA_decipher_reg[3]_i_3/S[1]
    SLICE_X9Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     7.727 r  dut_implementacion/descifrador/oA_decipher_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.727    dut_implementacion/descifrador/oA_decipher_reg[3]_i_3_n_0
    SLICE_X9Y22                                                       r  dut_implementacion/descifrador/oA_decipher_reg[7]_i_3/CI
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.785 r  dut_implementacion/descifrador/oA_decipher_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.785    dut_implementacion/descifrador/oA_decipher_reg[7]_i_3_n_0
    SLICE_X9Y23                                                       r  dut_implementacion/descifrador/oA_decipher_reg[11]_i_3/CI
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.843 r  dut_implementacion/descifrador/oA_decipher_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.843    dut_implementacion/descifrador/oA_decipher_reg[11]_i_3_n_0
    SLICE_X9Y24                                                       r  dut_implementacion/descifrador/oA_decipher_reg[15]_i_3/CI
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.901 r  dut_implementacion/descifrador/oA_decipher_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.008     7.909    dut_implementacion/descifrador/oA_decipher_reg[15]_i_3_n_0
    SLICE_X9Y25                                                       r  dut_implementacion/descifrador/oA_decipher_reg[19]_i_3/CI
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.967 r  dut_implementacion/descifrador/oA_decipher_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.967    dut_implementacion/descifrador/oA_decipher_reg[19]_i_3_n_0
    SLICE_X9Y26                                                       r  dut_implementacion/descifrador/oA_decipher_reg[23]_i_3/CI
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.025 r  dut_implementacion/descifrador/oA_decipher_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.025    dut_implementacion/descifrador/oA_decipher_reg[23]_i_3_n_0
    SLICE_X9Y27                                                       r  dut_implementacion/descifrador/oA_decipher_reg[27]_i_3/CI
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.136     8.161 r  dut_implementacion/descifrador/oA_decipher_reg[27]_i_3/O[2]
                         net (fo=3, routed)           0.479     8.640    dut_implementacion/descifrador/oA_decipher_reg[27]_i_3_n_5
    SLICE_X11Y22                                                      r  dut_implementacion/descifrador/oA_decipher[26]_i_2/I0
    SLICE_X11Y22         LUT6 (Prop_lut6_I0_O)        0.152     8.792 r  dut_implementacion/descifrador/oA_decipher[26]_i_2/O
                         net (fo=1, routed)           0.131     8.923    dut_implementacion/descifrador/oA_decipher[26]_i_2_n_0
    SLICE_X11Y22                                                      r  dut_implementacion/descifrador/oA_decipher[26]_i_1/I0
    SLICE_X11Y22         LUT5 (Prop_lut5_I0_O)        0.053     8.976 r  dut_implementacion/descifrador/oA_decipher[26]_i_1/O
                         net (fo=1, routed)           0.000     8.976    dut_implementacion/descifrador/oA_decipher_nxt[26]
    SLICE_X11Y22         FDRE                                         r  dut_implementacion/descifrador/oA_decipher_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.400     4.400 r  
    P23                                               0.000     4.400 r  clk (IN)
                         net (fo=0)                   0.000     4.400    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     5.169 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     7.209    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     7.322 r  clk_IBUF_BUFG_inst/O
                         net (fo=705, routed)         1.471     8.793    dut_implementacion/descifrador/clk_IBUF_BUFG
    SLICE_X11Y22         FDRE                                         r  dut_implementacion/descifrador/oA_decipher_reg[26]/C
                         clock pessimism              0.267     9.060    
                         clock uncertainty           -0.035     9.025    
    SLICE_X11Y22         FDRE (Setup_fdre_C_D)        0.035     9.060    dut_implementacion/descifrador/oA_decipher_reg[26]
  -------------------------------------------------------------------
                         required time                          9.060    
                         arrival time                          -8.976    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.089ns  (required time - arrival time)
  Source:                 dut_implementacion/S_RAM/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            dut_implementacion/descifrador/oB_decipher_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.400ns  (clk rise@4.400ns - clk rise@0.000ns)
  Data Path Delay:        4.263ns  (logic 2.845ns (66.743%)  route 1.418ns (33.257%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.399ns = ( 8.799 - 4.400 ) 
    Source Clock Delay      (SCD):    4.722ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=705, routed)         1.617     4.722    dut_implementacion/S_RAM/clk_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  dut_implementacion/S_RAM/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.080     6.802 r  dut_implementacion/S_RAM/ram_reg/DOBDO[1]
                         net (fo=3, routed)           0.606     7.407    dut_implementacion/descifrador/DOBDO[1]
    SLICE_X8Y20                                                       r  dut_implementacion/descifrador/oB_decipher[3]_i_6/I1
    SLICE_X8Y20          LUT2 (Prop_lut2_I1_O)        0.053     7.460 r  dut_implementacion/descifrador/oB_decipher[3]_i_6/O
                         net (fo=1, routed)           0.000     7.460    dut_implementacion/descifrador/oB_decipher[3]_i_6_n_0
    SLICE_X8Y20                                                       r  dut_implementacion/descifrador/oB_decipher_reg[3]_i_2/S[1]
    SLICE_X8Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     7.770 r  dut_implementacion/descifrador/oB_decipher_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.770    dut_implementacion/descifrador/oB_decipher_reg[3]_i_2_n_0
    SLICE_X8Y21                                                       r  dut_implementacion/descifrador/oB_decipher_reg[7]_i_2/CI
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.830 r  dut_implementacion/descifrador/oB_decipher_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.830    dut_implementacion/descifrador/oB_decipher_reg[7]_i_2_n_0
    SLICE_X8Y22                                                       r  dut_implementacion/descifrador/oB_decipher_reg[11]_i_2/CI
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137     7.967 r  dut_implementacion/descifrador/oB_decipher_reg[11]_i_2/O[2]
                         net (fo=3, routed)           0.582     8.550    dut_implementacion/descifrador/oB_decipher_reg[11]_i_2_n_5
    SLICE_X8Y16                                                       r  dut_implementacion/descifrador/oB_decipher[10]_i_2/I5
    SLICE_X8Y16          LUT6 (Prop_lut6_I5_O)        0.152     8.702 r  dut_implementacion/descifrador/oB_decipher[10]_i_2/O
                         net (fo=1, routed)           0.230     8.931    dut_implementacion/descifrador/oB_decipher[10]_i_2_n_0
    SLICE_X9Y15                                                       r  dut_implementacion/descifrador/oB_decipher[10]_i_1/I2
    SLICE_X9Y15          LUT5 (Prop_lut5_I2_O)        0.053     8.984 r  dut_implementacion/descifrador/oB_decipher[10]_i_1/O
                         net (fo=1, routed)           0.000     8.984    dut_implementacion/descifrador/oB_decipher_nxt[10]
    SLICE_X9Y15          FDRE                                         r  dut_implementacion/descifrador/oB_decipher_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.400     4.400 r  
    P23                                               0.000     4.400 r  clk (IN)
                         net (fo=0)                   0.000     4.400    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     5.169 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     7.209    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     7.322 r  clk_IBUF_BUFG_inst/O
                         net (fo=705, routed)         1.477     8.799    dut_implementacion/descifrador/clk_IBUF_BUFG
    SLICE_X9Y15          FDRE                                         r  dut_implementacion/descifrador/oB_decipher_reg[10]/C
                         clock pessimism              0.276     9.075    
                         clock uncertainty           -0.035     9.040    
    SLICE_X9Y15          FDRE (Setup_fdre_C_D)        0.034     9.074    dut_implementacion/descifrador/oB_decipher_reg[10]
  -------------------------------------------------------------------
                         required time                          9.074    
                         arrival time                          -8.984    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (required time - arrival time)
  Source:                 dut_implementacion/S_RAM/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            dut_implementacion/descifrador/oB_decipher_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.400ns  (clk rise@4.400ns - clk rise@0.000ns)
  Data Path Delay:        4.287ns  (logic 3.085ns (71.962%)  route 1.202ns (28.038%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.394ns = ( 8.794 - 4.400 ) 
    Source Clock Delay      (SCD):    4.722ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=705, routed)         1.617     4.722    dut_implementacion/S_RAM/clk_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  dut_implementacion/S_RAM/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.080     6.802 r  dut_implementacion/S_RAM/ram_reg/DOBDO[1]
                         net (fo=3, routed)           0.606     7.407    dut_implementacion/descifrador/DOBDO[1]
    SLICE_X8Y20                                                       r  dut_implementacion/descifrador/oB_decipher[3]_i_6/I1
    SLICE_X8Y20          LUT2 (Prop_lut2_I1_O)        0.053     7.460 r  dut_implementacion/descifrador/oB_decipher[3]_i_6/O
                         net (fo=1, routed)           0.000     7.460    dut_implementacion/descifrador/oB_decipher[3]_i_6_n_0
    SLICE_X8Y20                                                       r  dut_implementacion/descifrador/oB_decipher_reg[3]_i_2/S[1]
    SLICE_X8Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     7.770 r  dut_implementacion/descifrador/oB_decipher_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.770    dut_implementacion/descifrador/oB_decipher_reg[3]_i_2_n_0
    SLICE_X8Y21                                                       r  dut_implementacion/descifrador/oB_decipher_reg[7]_i_2/CI
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.830 r  dut_implementacion/descifrador/oB_decipher_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.830    dut_implementacion/descifrador/oB_decipher_reg[7]_i_2_n_0
    SLICE_X8Y22                                                       r  dut_implementacion/descifrador/oB_decipher_reg[11]_i_2/CI
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.890 r  dut_implementacion/descifrador/oB_decipher_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.890    dut_implementacion/descifrador/oB_decipher_reg[11]_i_2_n_0
    SLICE_X8Y23                                                       r  dut_implementacion/descifrador/oB_decipher_reg[15]_i_2/CI
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.950 r  dut_implementacion/descifrador/oB_decipher_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.950    dut_implementacion/descifrador/oB_decipher_reg[15]_i_2_n_0
    SLICE_X8Y24                                                       r  dut_implementacion/descifrador/oB_decipher_reg[19]_i_2/CI
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.010 r  dut_implementacion/descifrador/oB_decipher_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.008     8.018    dut_implementacion/descifrador/oB_decipher_reg[19]_i_2_n_0
    SLICE_X8Y25                                                       r  dut_implementacion/descifrador/oB_decipher_reg[23]_i_2/CI
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.078 r  dut_implementacion/descifrador/oB_decipher_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.078    dut_implementacion/descifrador/oB_decipher_reg[23]_i_2_n_0
    SLICE_X8Y26                                                       r  dut_implementacion/descifrador/oB_decipher_reg[27]_i_2/CI
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137     8.215 r  dut_implementacion/descifrador/oB_decipher_reg[27]_i_2/O[2]
                         net (fo=3, routed)           0.446     8.662    dut_implementacion/descifrador/oB_decipher_reg[27]_i_2_n_5
    SLICE_X8Y29                                                       r  dut_implementacion/descifrador/oB_decipher[26]_i_2/I5
    SLICE_X8Y29          LUT6 (Prop_lut6_I5_O)        0.152     8.814 r  dut_implementacion/descifrador/oB_decipher[26]_i_2/O
                         net (fo=1, routed)           0.142     8.956    dut_implementacion/descifrador/oB_decipher[26]_i_2_n_0
    SLICE_X8Y29                                                       r  dut_implementacion/descifrador/oB_decipher[26]_i_1/I2
    SLICE_X8Y29          LUT5 (Prop_lut5_I2_O)        0.053     9.009 r  dut_implementacion/descifrador/oB_decipher[26]_i_1/O
                         net (fo=1, routed)           0.000     9.009    dut_implementacion/descifrador/oB_decipher_nxt[26]
    SLICE_X8Y29          FDRE                                         r  dut_implementacion/descifrador/oB_decipher_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.400     4.400 r  
    P23                                               0.000     4.400 r  clk (IN)
                         net (fo=0)                   0.000     4.400    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     5.169 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     7.209    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     7.322 r  clk_IBUF_BUFG_inst/O
                         net (fo=705, routed)         1.472     8.794    dut_implementacion/descifrador/clk_IBUF_BUFG
    SLICE_X8Y29          FDRE                                         r  dut_implementacion/descifrador/oB_decipher_reg[26]/C
                         clock pessimism              0.267     9.061    
                         clock uncertainty           -0.035     9.026    
    SLICE_X8Y29          FDRE (Setup_fdre_C_D)        0.073     9.099    dut_implementacion/descifrador/oB_decipher_reg[26]
  -------------------------------------------------------------------
                         required time                          9.099    
                         arrival time                          -9.009    
  -------------------------------------------------------------------
                         slack                                  0.090    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 dut_implementacion/expander/mixer/oL_sub_i_prima_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            dut_implementacion/L_RAM/ram_reg/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.146ns (31.581%)  route 0.316ns (68.419%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=705, routed)         0.591     1.589    dut_implementacion/expander/mixer/clk_IBUF_BUFG
    SLICE_X20Y28         FDRE                                         r  dut_implementacion/expander/mixer/oL_sub_i_prima_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y28         FDRE (Prop_fdre_C_Q)         0.118     1.707 r  dut_implementacion/expander/mixer/oL_sub_i_prima_reg[12]/Q
                         net (fo=5, routed)           0.113     1.820    dut_implementacion/expander/L/Q[12]
    SLICE_X21Y28                                                      r  dut_implementacion/expander/L/ram_reg_i_20__0/I0
    SLICE_X21Y28         LUT4 (Prop_lut4_I0_O)        0.028     1.848 r  dut_implementacion/expander/L/ram_reg_i_20__0/O
                         net (fo=1, routed)           0.204     2.051    dut_implementacion/L_RAM/DIADI[12]
    RAMB36_X1Y5          RAMB36E1                                     r  dut_implementacion/L_RAM/ram_reg/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=705, routed)         0.843     2.158    dut_implementacion/L_RAM/clk_IBUF_BUFG
    RAMB36_X1Y5          RAMB36E1                                     r  dut_implementacion/L_RAM/ram_reg/CLKARDCLK
                         clock pessimism             -0.505     1.652    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[12])
                                                      0.296     1.948    dut_implementacion/L_RAM/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.948    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 dut_implementacion/expander/mixer/oL_sub_i_prima_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            dut_implementacion/L_RAM/ram_reg/DIADI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.146ns (30.768%)  route 0.329ns (69.232%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=705, routed)         0.592     1.590    dut_implementacion/expander/mixer/clk_IBUF_BUFG
    SLICE_X20Y29         FDRE                                         r  dut_implementacion/expander/mixer/oL_sub_i_prima_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y29         FDRE (Prop_fdre_C_Q)         0.118     1.708 r  dut_implementacion/expander/mixer/oL_sub_i_prima_reg[14]/Q
                         net (fo=5, routed)           0.129     1.837    dut_implementacion/expander/L/Q[14]
    SLICE_X20Y28                                                      r  dut_implementacion/expander/L/ram_reg_i_18__0/I0
    SLICE_X20Y28         LUT4 (Prop_lut4_I0_O)        0.028     1.865 r  dut_implementacion/expander/L/ram_reg_i_18__0/O
                         net (fo=1, routed)           0.199     2.064    dut_implementacion/L_RAM/DIADI[14]
    RAMB36_X1Y5          RAMB36E1                                     r  dut_implementacion/L_RAM/ram_reg/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=705, routed)         0.843     2.158    dut_implementacion/L_RAM/clk_IBUF_BUFG
    RAMB36_X1Y5          RAMB36E1                                     r  dut_implementacion/L_RAM/ram_reg/CLKARDCLK
                         clock pessimism             -0.505     1.652    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[14])
                                                      0.296     1.948    dut_implementacion/L_RAM/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.948    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dut_implementacion/expander/L/L_sub_i_prima_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            dut_implementacion/L_RAM/ram_reg/DIADI[17]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.128ns (27.843%)  route 0.332ns (72.157%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=705, routed)         0.591     1.589    dut_implementacion/expander/L/clk_IBUF_BUFG
    SLICE_X23Y29         FDRE                                         r  dut_implementacion/expander/L/L_sub_i_prima_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y29         FDRE (Prop_fdre_C_Q)         0.100     1.689 r  dut_implementacion/expander/L/L_sub_i_prima_reg[17]/Q
                         net (fo=1, routed)           0.127     1.816    dut_implementacion/expander/L/L_sub_i_prima[17]
    SLICE_X21Y29                                                      r  dut_implementacion/expander/L/ram_reg_i_15__0/I3
    SLICE_X21Y29         LUT4 (Prop_lut4_I3_O)        0.028     1.844 r  dut_implementacion/expander/L/ram_reg_i_15__0/O
                         net (fo=1, routed)           0.204     2.049    dut_implementacion/L_RAM/DIADI[17]
    RAMB36_X1Y5          RAMB36E1                                     r  dut_implementacion/L_RAM/ram_reg/DIADI[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=705, routed)         0.843     2.158    dut_implementacion/L_RAM/clk_IBUF_BUFG
    RAMB36_X1Y5          RAMB36E1                                     r  dut_implementacion/L_RAM/ram_reg/CLKARDCLK
                         clock pessimism             -0.524     1.633    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[17])
                                                      0.296     1.929    dut_implementacion/L_RAM/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dut_implementacion/expander/L/L_sub_i_prima_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            dut_implementacion/L_RAM/ram_reg/DIADI[20]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.128ns (27.856%)  route 0.332ns (72.144%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=705, routed)         0.592     1.590    dut_implementacion/expander/L/clk_IBUF_BUFG
    SLICE_X23Y30         FDRE                                         r  dut_implementacion/expander/L/L_sub_i_prima_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y30         FDRE (Prop_fdre_C_Q)         0.100     1.690 r  dut_implementacion/expander/L/L_sub_i_prima_reg[20]/Q
                         net (fo=1, routed)           0.105     1.795    dut_implementacion/expander/L/L_sub_i_prima[20]
    SLICE_X21Y30                                                      r  dut_implementacion/expander/L/ram_reg_i_12/I3
    SLICE_X21Y30         LUT4 (Prop_lut4_I3_O)        0.028     1.823 r  dut_implementacion/expander/L/ram_reg_i_12/O
                         net (fo=1, routed)           0.226     2.049    dut_implementacion/L_RAM/DIADI[20]
    RAMB36_X1Y5          RAMB36E1                                     r  dut_implementacion/L_RAM/ram_reg/DIADI[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=705, routed)         0.843     2.158    dut_implementacion/L_RAM/clk_IBUF_BUFG
    RAMB36_X1Y5          RAMB36E1                                     r  dut_implementacion/L_RAM/ram_reg/CLKARDCLK
                         clock pessimism             -0.524     1.633    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[20])
                                                      0.296     1.929    dut_implementacion/L_RAM/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 dut_implementacion/cifrador/oA_cipher_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            dut_implementacion/cifrador/rA_XOR_B_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.952%)  route 0.114ns (47.048%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=705, routed)         0.620     1.618    dut_implementacion/cifrador/clk_IBUF_BUFG
    SLICE_X4Y26          FDRE                                         r  dut_implementacion/cifrador/oA_cipher_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDRE (Prop_fdre_C_Q)         0.100     1.718 r  dut_implementacion/cifrador/oA_cipher_reg[26]/Q
                         net (fo=2, routed)           0.114     1.832    dut_implementacion/cifrador/rA_XOR_B_reg[31]_0[26]
    SLICE_X2Y26                                                       r  dut_implementacion/cifrador/rA_XOR_B[26]_i_1/I0
    SLICE_X2Y26          LUT2 (Prop_lut2_I0_O)        0.028     1.860 r  dut_implementacion/cifrador/rA_XOR_B[26]_i_1/O
                         net (fo=1, routed)           0.000     1.860    dut_implementacion/cifrador/rA_XOR_B[26]_i_1_n_0
    SLICE_X2Y26          FDRE                                         r  dut_implementacion/cifrador/rA_XOR_B_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=705, routed)         0.840     2.155    dut_implementacion/cifrador/clk_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  dut_implementacion/cifrador/rA_XOR_B_reg[26]/C
                         clock pessimism             -0.505     1.650    
    SLICE_X2Y26          FDRE (Hold_fdre_C_D)         0.087     1.737    dut_implementacion/cifrador/rA_XOR_B_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 dut_implementacion/cifrador/oA_cipher_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            dut_implementacion/cifrador/rA_XOR_B_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.952%)  route 0.114ns (47.048%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.154ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=705, routed)         0.619     1.617    dut_implementacion/cifrador/clk_IBUF_BUFG
    SLICE_X4Y25          FDRE                                         r  dut_implementacion/cifrador/oA_cipher_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.100     1.717 r  dut_implementacion/cifrador/oA_cipher_reg[22]/Q
                         net (fo=2, routed)           0.114     1.831    dut_implementacion/cifrador/rA_XOR_B_reg[31]_0[22]
    SLICE_X2Y25                                                       r  dut_implementacion/cifrador/rA_XOR_B[22]_i_1/I0
    SLICE_X2Y25          LUT2 (Prop_lut2_I0_O)        0.028     1.859 r  dut_implementacion/cifrador/rA_XOR_B[22]_i_1/O
                         net (fo=1, routed)           0.000     1.859    dut_implementacion/cifrador/rA_XOR_B[22]_i_1_n_0
    SLICE_X2Y25          FDRE                                         r  dut_implementacion/cifrador/rA_XOR_B_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=705, routed)         0.839     2.154    dut_implementacion/cifrador/clk_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  dut_implementacion/cifrador/rA_XOR_B_reg[22]/C
                         clock pessimism             -0.505     1.649    
    SLICE_X2Y25          FDRE (Hold_fdre_C_D)         0.087     1.736    dut_implementacion/cifrador/rA_XOR_B_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dut_implementacion/cifrador/oB_cipher_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            dut_implementacion/cifrador/rA_XOR_B_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.128ns (52.737%)  route 0.115ns (47.263%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.154ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=705, routed)         0.619     1.617    dut_implementacion/cifrador/clk_IBUF_BUFG
    SLICE_X5Y25          FDRE                                         r  dut_implementacion/cifrador/oB_cipher_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.100     1.717 r  dut_implementacion/cifrador/oB_cipher_reg[21]/Q
                         net (fo=2, routed)           0.115     1.832    dut_implementacion/cifrador/rA_XOR_B_reg[31]_1[21]
    SLICE_X2Y25                                                       r  dut_implementacion/cifrador/rA_XOR_B[21]_i_1/I1
    SLICE_X2Y25          LUT2 (Prop_lut2_I1_O)        0.028     1.860 r  dut_implementacion/cifrador/rA_XOR_B[21]_i_1/O
                         net (fo=1, routed)           0.000     1.860    dut_implementacion/cifrador/rA_XOR_B[21]_i_1_n_0
    SLICE_X2Y25          FDRE                                         r  dut_implementacion/cifrador/rA_XOR_B_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=705, routed)         0.839     2.154    dut_implementacion/cifrador/clk_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  dut_implementacion/cifrador/rA_XOR_B_reg[21]/C
                         clock pessimism             -0.505     1.649    
    SLICE_X2Y25          FDRE (Hold_fdre_C_D)         0.087     1.736    dut_implementacion/cifrador/rA_XOR_B_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dut_implementacion/cifrador/oB_cipher_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            dut_implementacion/cifrador/rA_XOR_B_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.511%)  route 0.116ns (47.488%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.154ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=705, routed)         0.619     1.617    dut_implementacion/cifrador/clk_IBUF_BUFG
    SLICE_X5Y24          FDRE                                         r  dut_implementacion/cifrador/oB_cipher_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.100     1.717 r  dut_implementacion/cifrador/oB_cipher_reg[18]/Q
                         net (fo=2, routed)           0.116     1.833    dut_implementacion/cifrador/rA_XOR_B_reg[31]_1[18]
    SLICE_X2Y24                                                       r  dut_implementacion/cifrador/rA_XOR_B[18]_i_1/I1
    SLICE_X2Y24          LUT2 (Prop_lut2_I1_O)        0.028     1.861 r  dut_implementacion/cifrador/rA_XOR_B[18]_i_1/O
                         net (fo=1, routed)           0.000     1.861    dut_implementacion/cifrador/rA_XOR_B[18]_i_1_n_0
    SLICE_X2Y24          FDRE                                         r  dut_implementacion/cifrador/rA_XOR_B_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=705, routed)         0.839     2.154    dut_implementacion/cifrador/clk_IBUF_BUFG
    SLICE_X2Y24          FDRE                                         r  dut_implementacion/cifrador/rA_XOR_B_reg[18]/C
                         clock pessimism             -0.505     1.649    
    SLICE_X2Y24          FDRE (Hold_fdre_C_D)         0.087     1.736    dut_implementacion/cifrador/rA_XOR_B_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dut_implementacion/cifrador/oA_cipher_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            dut_implementacion/cifrador/rA_XOR_B_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.469%)  route 0.116ns (47.531%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=705, routed)         0.620     1.618    dut_implementacion/cifrador/clk_IBUF_BUFG
    SLICE_X4Y26          FDRE                                         r  dut_implementacion/cifrador/oA_cipher_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDRE (Prop_fdre_C_Q)         0.100     1.718 r  dut_implementacion/cifrador/oA_cipher_reg[25]/Q
                         net (fo=2, routed)           0.116     1.834    dut_implementacion/cifrador/rA_XOR_B_reg[31]_0[25]
    SLICE_X2Y26                                                       r  dut_implementacion/cifrador/rA_XOR_B[25]_i_1/I0
    SLICE_X2Y26          LUT2 (Prop_lut2_I0_O)        0.028     1.862 r  dut_implementacion/cifrador/rA_XOR_B[25]_i_1/O
                         net (fo=1, routed)           0.000     1.862    dut_implementacion/cifrador/rA_XOR_B[25]_i_1_n_0
    SLICE_X2Y26          FDRE                                         r  dut_implementacion/cifrador/rA_XOR_B_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=705, routed)         0.840     2.155    dut_implementacion/cifrador/clk_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  dut_implementacion/cifrador/rA_XOR_B_reg[25]/C
                         clock pessimism             -0.505     1.650    
    SLICE_X2Y26          FDRE (Hold_fdre_C_D)         0.087     1.737    dut_implementacion/cifrador/rA_XOR_B_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 dut_implementacion/expander/L/L_sub_i_prima_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            dut_implementacion/L_RAM/ram_reg/DIADI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.128ns (26.902%)  route 0.348ns (73.098%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=705, routed)         0.592     1.590    dut_implementacion/expander/L/clk_IBUF_BUFG
    SLICE_X23Y30         FDRE                                         r  dut_implementacion/expander/L/L_sub_i_prima_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y30         FDRE (Prop_fdre_C_Q)         0.100     1.690 r  dut_implementacion/expander/L/L_sub_i_prima_reg[23]/Q
                         net (fo=1, routed)           0.167     1.857    dut_implementacion/expander/L/L_sub_i_prima[23]
    SLICE_X24Y30                                                      r  dut_implementacion/expander/L/ram_reg_i_9/I3
    SLICE_X24Y30         LUT4 (Prop_lut4_I3_O)        0.028     1.885 r  dut_implementacion/expander/L/ram_reg_i_9/O
                         net (fo=1, routed)           0.181     2.066    dut_implementacion/L_RAM/DIADI[23]
    RAMB36_X1Y5          RAMB36E1                                     r  dut_implementacion/L_RAM/ram_reg/DIADI[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=705, routed)         0.843     2.158    dut_implementacion/L_RAM/clk_IBUF_BUFG
    RAMB36_X1Y5          RAMB36E1                                     r  dut_implementacion/L_RAM/ram_reg/CLKARDCLK
                         clock pessimism             -0.524     1.633    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[23])
                                                      0.296     1.929    dut_implementacion/L_RAM/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.136    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.200 }
Period(ns):         4.400
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         4.400       2.217      RAMB36_X1Y5    dut_implementacion/L_RAM/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.183         4.400       2.217      RAMB36_X1Y5    dut_implementacion/L_RAM/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         4.400       2.217      RAMB36_X0Y4    dut_implementacion/S_RAM/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.183         4.400       2.217      RAMB36_X0Y4    dut_implementacion/S_RAM/ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.600         4.400       2.800      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            0.750         4.400       3.650      SLICE_X7Y29    iB_cipher_reg[31]/C
Min Period        n/a     FDRE/C              n/a            0.750         4.400       3.650      SLICE_X5Y18    iB_cipher_reg[4]/C
Min Period        n/a     FDRE/C              n/a            0.750         4.400       3.650      SLICE_X6Y20    iB_cipher_reg[6]/C
Min Period        n/a     FDRE/C              n/a            0.750         4.400       3.650      SLICE_X5Y18    iB_cipher_reg[7]/C
Min Period        n/a     FDRE/C              n/a            0.750         4.400       3.650      SLICE_X6Y20    iB_cipher_reg[8]/C
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.910         2.200       1.290      SLICE_X2Y13    dut_implementacion/key_RAM/ram_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.910         2.200       1.290      SLICE_X2Y13    dut_implementacion/key_RAM/ram_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.910         2.200       1.290      SLICE_X2Y13    dut_implementacion/key_RAM/ram_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.910         2.200       1.290      SLICE_X2Y13    dut_implementacion/key_RAM/ram_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.910         2.200       1.290      SLICE_X2Y13    dut_implementacion/key_RAM/ram_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.910         2.200       1.290      SLICE_X2Y13    dut_implementacion/key_RAM/ram_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.910         2.200       1.290      SLICE_X2Y13    dut_implementacion/key_RAM/ram_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.910         2.200       1.290      SLICE_X2Y13    dut_implementacion/key_RAM/ram_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.910         2.200       1.290      SLICE_X2Y13    dut_implementacion/key_RAM/ram_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.910         2.200       1.290      SLICE_X2Y13    dut_implementacion/key_RAM/ram_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.910         2.200       1.290      SLICE_X2Y13    dut_implementacion/key_RAM/ram_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.910         2.200       1.290      SLICE_X2Y13    dut_implementacion/key_RAM/ram_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910         2.200       1.290      SLICE_X2Y13    dut_implementacion/key_RAM/ram_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910         2.200       1.290      SLICE_X2Y13    dut_implementacion/key_RAM/ram_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910         2.200       1.290      SLICE_X2Y13    dut_implementacion/key_RAM/ram_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910         2.200       1.290      SLICE_X2Y13    dut_implementacion/key_RAM/ram_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910         2.200       1.290      SLICE_X2Y13    dut_implementacion/key_RAM/ram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910         2.200       1.290      SLICE_X2Y13    dut_implementacion/key_RAM/ram_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.910         2.200       1.290      SLICE_X2Y12    dut_implementacion/key_RAM/ram_reg_0_7_6_7/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.910         2.200       1.290      SLICE_X2Y12    dut_implementacion/key_RAM/ram_reg_0_7_6_7/RAMD/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            34 Endpoints
Min Delay            34 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dut_implementacion/cifrador/oDone_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            oDoneCipher
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.839ns  (logic 2.808ns (58.026%)  route 2.031ns (41.974%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=705, routed)         1.586     4.691    dut_implementacion/cifrador/clk_IBUF_BUFG
    SLICE_X14Y18         FDRE                                         r  dut_implementacion/cifrador/oDone_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y18         FDRE (Prop_fdre_C_Q)         0.308     4.999 r  dut_implementacion/cifrador/oDone_reg/Q
                         net (fo=4, routed)           2.031     7.030    oDoneCipher_OBUF
    K25                                                               r  oDoneCipher_OBUF_inst/I
    K25                  OBUF (Prop_obuf_I_O)         2.500     9.530 r  oDoneCipher_OBUF_inst/O
                         net (fo=0)                   0.000     9.530    oDoneCipher
    K25                                                               r  oDoneCipher (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut_implementacion/descifrador/oDone_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            oDoneDecipher
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.574ns  (logic 2.691ns (58.827%)  route 1.883ns (41.173%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=705, routed)         1.641     4.746    dut_implementacion/descifrador/clk_IBUF_BUFG
    SLICE_X5Y28          FDRE                                         r  dut_implementacion/descifrador/oDone_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDRE (Prop_fdre_C_Q)         0.269     5.015 r  dut_implementacion/descifrador/oDone_reg/Q
                         net (fo=4, routed)           1.883     6.898    oDoneDecipher_OBUF
    N16                                                               r  oDoneDecipher_OBUF_inst/I
    N16                  OBUF (Prop_obuf_I_O)         2.422     9.320 r  oDoneDecipher_OBUF_inst/O
                         net (fo=0)                   0.000     9.320    oDoneDecipher
    N16                                                               r  oDoneDecipher (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            serial_port_out[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.517ns  (logic 2.771ns (61.352%)  route 1.746ns (38.648%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=705, routed)         1.641     4.746    clk_IBUF_BUFG
    SLICE_X4Y28          FDRE                                         r  serial_port_out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.269     5.015 r  serial_port_out_reg[31]/Q
                         net (fo=1, routed)           1.746     6.761    serial_port_out_OBUF[31]
    K26                                                               r  serial_port_out_OBUF[31]_inst/I
    K26                  OBUF (Prop_obuf_I_O)         2.502     9.263 r  serial_port_out_OBUF[31]_inst/O
                         net (fo=0)                   0.000     9.263    serial_port_out[31]
    K26                                                               r  serial_port_out[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            serial_port_out[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.509ns  (logic 2.771ns (61.449%)  route 1.738ns (38.551%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=705, routed)         1.641     4.746    clk_IBUF_BUFG
    SLICE_X4Y28          FDRE                                         r  serial_port_out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.269     5.015 r  serial_port_out_reg[28]/Q
                         net (fo=1, routed)           1.738     6.753    serial_port_out_OBUF[28]
    M25                                                               r  serial_port_out_OBUF[28]_inst/I
    M25                  OBUF (Prop_obuf_I_O)         2.502     9.255 r  serial_port_out_OBUF[28]_inst/O
                         net (fo=0)                   0.000     9.255    serial_port_out[28]
    M25                                                               r  serial_port_out[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            serial_port_out[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.492ns  (logic 2.745ns (61.110%)  route 1.747ns (38.890%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=705, routed)         1.642     4.747    clk_IBUF_BUFG
    SLICE_X1Y28          FDRE                                         r  serial_port_out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.269     5.016 r  serial_port_out_reg[30]/Q
                         net (fo=1, routed)           1.747     6.763    serial_port_out_OBUF[30]
    R26                                                               r  serial_port_out_OBUF[30]_inst/I
    R26                  OBUF (Prop_obuf_I_O)         2.476     9.239 r  serial_port_out_OBUF[30]_inst/O
                         net (fo=0)                   0.000     9.239    serial_port_out[30]
    R26                                                               r  serial_port_out[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            serial_port_out[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.468ns  (logic 2.752ns (61.585%)  route 1.716ns (38.415%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=705, routed)         1.641     4.746    clk_IBUF_BUFG
    SLICE_X4Y28          FDRE                                         r  serial_port_out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.269     5.015 r  serial_port_out_reg[29]/Q
                         net (fo=1, routed)           1.716     6.731    serial_port_out_OBUF[29]
    P26                                                               r  serial_port_out_OBUF[29]_inst/I
    P26                  OBUF (Prop_obuf_I_O)         2.483     9.214 r  serial_port_out_OBUF[29]_inst/O
                         net (fo=0)                   0.000     9.214    serial_port_out[29]
    P26                                                               r  serial_port_out[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            serial_port_out[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.430ns  (logic 2.765ns (62.428%)  route 1.664ns (37.572%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=705, routed)         1.637     4.742    clk_IBUF_BUFG
    SLICE_X3Y25          FDRE                                         r  serial_port_out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.269     5.011 r  serial_port_out_reg[23]/Q
                         net (fo=1, routed)           1.664     6.675    serial_port_out_OBUF[23]
    M26                                                               r  serial_port_out_OBUF[23]_inst/I
    M26                  OBUF (Prop_obuf_I_O)         2.496     9.172 r  serial_port_out_OBUF[23]_inst/O
                         net (fo=0)                   0.000     9.172    serial_port_out[23]
    M26                                                               r  serial_port_out[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            serial_port_out[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.428ns  (logic 2.759ns (62.310%)  route 1.669ns (37.690%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=705, routed)         1.639     4.744    clk_IBUF_BUFG
    SLICE_X3Y26          FDRE                                         r  serial_port_out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.269     5.013 r  serial_port_out_reg[24]/Q
                         net (fo=1, routed)           1.669     6.682    serial_port_out_OBUF[24]
    N26                                                               r  serial_port_out_OBUF[24]_inst/I
    N26                  OBUF (Prop_obuf_I_O)         2.490     9.172 r  serial_port_out_OBUF[24]_inst/O
                         net (fo=0)                   0.000     9.172    serial_port_out[24]
    N26                                                               r  serial_port_out[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            serial_port_out[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.368ns  (logic 2.767ns (63.349%)  route 1.601ns (36.651%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=705, routed)         1.640     4.745    clk_IBUF_BUFG
    SLICE_X3Y27          FDRE                                         r  serial_port_out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.269     5.014 r  serial_port_out_reg[27]/Q
                         net (fo=1, routed)           1.601     6.615    serial_port_out_OBUF[27]
    L25                                                               r  serial_port_out_OBUF[27]_inst/I
    L25                  OBUF (Prop_obuf_I_O)         2.498     9.113 r  serial_port_out_OBUF[27]_inst/O
                         net (fo=0)                   0.000     9.113    serial_port_out[27]
    L25                                                               r  serial_port_out[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            serial_port_out[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.368ns  (logic 2.792ns (63.918%)  route 1.576ns (36.082%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=705, routed)         1.638     4.743    clk_IBUF_BUFG
    SLICE_X6Y23          FDRE                                         r  serial_port_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y23          FDRE (Prop_fdre_C_Q)         0.308     5.051 r  serial_port_out_reg[15]/Q
                         net (fo=1, routed)           1.576     6.627    serial_port_out_OBUF[15]
    P20                                                               r  serial_port_out_OBUF[15]_inst/I
    P20                  OBUF (Prop_obuf_I_O)         2.484     9.111 r  serial_port_out_OBUF[15]_inst/O
                         net (fo=0)                   0.000     9.111    serial_port_out[15]
    P20                                                               r  serial_port_out[15] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 serial_port_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            serial_port_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.710ns  (logic 1.387ns (81.112%)  route 0.323ns (18.889%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=705, routed)         0.625     1.623    clk_IBUF_BUFG
    SLICE_X4Y18          FDRE                                         r  serial_port_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDRE (Prop_fdre_C_Q)         0.100     1.723 r  serial_port_out_reg[2]/Q
                         net (fo=1, routed)           0.323     2.046    serial_port_out_OBUF[2]
    R20                                                               r  serial_port_out_OBUF[2]_inst/I
    R20                  OBUF (Prop_obuf_I_O)         1.287     3.333 r  serial_port_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.333    serial_port_out[2]
    R20                                                               r  serial_port_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            serial_port_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.716ns  (logic 1.383ns (80.628%)  route 0.332ns (19.372%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=705, routed)         0.625     1.623    clk_IBUF_BUFG
    SLICE_X4Y18          FDRE                                         r  serial_port_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDRE (Prop_fdre_C_Q)         0.100     1.723 r  serial_port_out_reg[3]/Q
                         net (fo=1, routed)           0.332     2.055    serial_port_out_OBUF[3]
    T20                                                               r  serial_port_out_OBUF[3]_inst/I
    T20                  OBUF (Prop_obuf_I_O)         1.283     3.339 r  serial_port_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.339    serial_port_out[3]
    T20                                                               r  serial_port_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            serial_port_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.736ns  (logic 1.416ns (81.556%)  route 0.320ns (18.444%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=705, routed)         0.624     1.622    clk_IBUF_BUFG
    SLICE_X6Y19          FDRE                                         r  serial_port_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDRE (Prop_fdre_C_Q)         0.118     1.740 r  serial_port_out_reg[5]/Q
                         net (fo=1, routed)           0.320     2.060    serial_port_out_OBUF[5]
    T24                                                               r  serial_port_out_OBUF[5]_inst/I
    T24                  OBUF (Prop_obuf_I_O)         1.298     3.358 r  serial_port_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.358    serial_port_out[5]
    T24                                                               r  serial_port_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            serial_port_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.738ns  (logic 1.419ns (81.652%)  route 0.319ns (18.348%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=705, routed)         0.624     1.622    clk_IBUF_BUFG
    SLICE_X6Y19          FDRE                                         r  serial_port_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDRE (Prop_fdre_C_Q)         0.118     1.740 r  serial_port_out_reg[4]/Q
                         net (fo=1, routed)           0.319     2.059    serial_port_out_OBUF[4]
    T25                                                               r  serial_port_out_OBUF[4]_inst/I
    T25                  OBUF (Prop_obuf_I_O)         1.301     3.360 r  serial_port_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.360    serial_port_out[4]
    T25                                                               r  serial_port_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            serial_port_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.751ns  (logic 1.400ns (79.968%)  route 0.351ns (20.032%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=705, routed)         0.624     1.622    clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  serial_port_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.100     1.722 r  serial_port_out_reg[7]/Q
                         net (fo=1, routed)           0.351     2.073    serial_port_out_OBUF[7]
    R22                                                               r  serial_port_out_OBUF[7]_inst/I
    R22                  OBUF (Prop_obuf_I_O)         1.300     3.373 r  serial_port_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.373    serial_port_out[7]
    R22                                                               r  serial_port_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            serial_port_out[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.757ns  (logic 1.405ns (79.942%)  route 0.352ns (20.058%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=705, routed)         0.623     1.621    clk_IBUF_BUFG
    SLICE_X2Y22          FDRE                                         r  serial_port_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.118     1.739 r  serial_port_out_reg[9]/Q
                         net (fo=1, routed)           0.352     2.091    serial_port_out_OBUF[9]
    R21                                                               r  serial_port_out_OBUF[9]_inst/I
    R21                  OBUF (Prop_obuf_I_O)         1.287     3.378 r  serial_port_out_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.378    serial_port_out[9]
    R21                                                               r  serial_port_out[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            serial_port_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.775ns  (logic 1.394ns (78.503%)  route 0.382ns (21.497%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=705, routed)         0.624     1.622    clk_IBUF_BUFG
    SLICE_X7Y19          FDRE                                         r  serial_port_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDRE (Prop_fdre_C_Q)         0.100     1.722 r  serial_port_out_reg[1]/Q
                         net (fo=1, routed)           0.382     2.104    serial_port_out_OBUF[1]
    T22                                                               r  serial_port_out_OBUF[1]_inst/I
    T22                  OBUF (Prop_obuf_I_O)         1.294     3.397 r  serial_port_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.397    serial_port_out[1]
    T22                                                               r  serial_port_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            serial_port_out[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.783ns  (logic 1.404ns (78.751%)  route 0.379ns (21.249%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=705, routed)         0.624     1.622    clk_IBUF_BUFG
    SLICE_X6Y19          FDRE                                         r  serial_port_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDRE (Prop_fdre_C_Q)         0.118     1.740 r  serial_port_out_reg[8]/Q
                         net (fo=1, routed)           0.379     2.119    serial_port_out_OBUF[8]
    P21                                                               r  serial_port_out_OBUF[8]_inst/I
    P21                  OBUF (Prop_obuf_I_O)         1.286     3.405 r  serial_port_out_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.405    serial_port_out[8]
    P21                                                               r  serial_port_out[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            serial_port_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.785ns  (logic 1.416ns (79.356%)  route 0.368ns (20.644%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=705, routed)         0.624     1.622    clk_IBUF_BUFG
    SLICE_X6Y19          FDRE                                         r  serial_port_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDRE (Prop_fdre_C_Q)         0.118     1.740 r  serial_port_out_reg[6]/Q
                         net (fo=1, routed)           0.368     2.108    serial_port_out_OBUF[6]
    R23                                                               r  serial_port_out_OBUF[6]_inst/I
    R23                  OBUF (Prop_obuf_I_O)         1.298     3.407 r  serial_port_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.407    serial_port_out[6]
    R23                                                               r  serial_port_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            serial_port_out[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.788ns  (logic 1.430ns (79.987%)  route 0.358ns (20.013%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=705, routed)         0.623     1.621    clk_IBUF_BUFG
    SLICE_X2Y22          FDRE                                         r  serial_port_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.118     1.739 r  serial_port_out_reg[11]/Q
                         net (fo=1, routed)           0.358     2.097    serial_port_out_OBUF[11]
    N21                                                               r  serial_port_out_OBUF[11]_inst/I
    N21                  OBUF (Prop_obuf_I_O)         1.312     3.409 r  serial_port_out_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.409    serial_port_out[11]
    N21                                                               r  serial_port_out[11] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           737 Endpoints
Min Delay           737 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            dut_implementacion/expander/mixer/rCount_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.390ns  (logic 0.862ns (15.989%)  route 4.528ns (84.011%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.394ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U19                                                               r  rst_IBUF_inst/I
    U19                  IBUF (Prop_ibuf_I_O)         0.809     0.809 r  rst_IBUF_inst/O
                         net (fo=15, routed)          2.715     3.523    dut_implementacion/expander/S/rst_IBUF
    SLICE_X16Y24                                                      r  dut_implementacion/expander/S/FSM_sequential_state[3]_i_1/I0
    SLICE_X16Y24         LUT3 (Prop_lut3_I0_O)        0.053     3.576 r  dut_implementacion/expander/S/FSM_sequential_state[3]_i_1/O
                         net (fo=179, routed)         1.813     5.390    dut_implementacion/expander/mixer/SS[0]
    SLICE_X26Y34         FDSE                                         r  dut_implementacion/expander/mixer/rCount_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=705, routed)         1.472     4.394    dut_implementacion/expander/mixer/clk_IBUF_BUFG
    SLICE_X26Y34         FDSE                                         r  dut_implementacion/expander/mixer/rCount_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            dut_implementacion/expander/mixer/rCount_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.390ns  (logic 0.862ns (15.989%)  route 4.528ns (84.011%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.394ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U19                                                               r  rst_IBUF_inst/I
    U19                  IBUF (Prop_ibuf_I_O)         0.809     0.809 r  rst_IBUF_inst/O
                         net (fo=15, routed)          2.715     3.523    dut_implementacion/expander/S/rst_IBUF
    SLICE_X16Y24                                                      r  dut_implementacion/expander/S/FSM_sequential_state[3]_i_1/I0
    SLICE_X16Y24         LUT3 (Prop_lut3_I0_O)        0.053     3.576 r  dut_implementacion/expander/S/FSM_sequential_state[3]_i_1/O
                         net (fo=179, routed)         1.813     5.390    dut_implementacion/expander/mixer/SS[0]
    SLICE_X26Y34         FDSE                                         r  dut_implementacion/expander/mixer/rCount_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=705, routed)         1.472     4.394    dut_implementacion/expander/mixer/clk_IBUF_BUFG
    SLICE_X26Y34         FDSE                                         r  dut_implementacion/expander/mixer/rCount_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            dut_implementacion/expander/mixer/rCount_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.390ns  (logic 0.862ns (15.989%)  route 4.528ns (84.011%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.394ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U19                                                               r  rst_IBUF_inst/I
    U19                  IBUF (Prop_ibuf_I_O)         0.809     0.809 r  rst_IBUF_inst/O
                         net (fo=15, routed)          2.715     3.523    dut_implementacion/expander/S/rst_IBUF
    SLICE_X16Y24                                                      r  dut_implementacion/expander/S/FSM_sequential_state[3]_i_1/I0
    SLICE_X16Y24         LUT3 (Prop_lut3_I0_O)        0.053     3.576 r  dut_implementacion/expander/S/FSM_sequential_state[3]_i_1/O
                         net (fo=179, routed)         1.813     5.390    dut_implementacion/expander/mixer/SS[0]
    SLICE_X26Y34         FDSE                                         r  dut_implementacion/expander/mixer/rCount_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=705, routed)         1.472     4.394    dut_implementacion/expander/mixer/clk_IBUF_BUFG
    SLICE_X26Y34         FDSE                                         r  dut_implementacion/expander/mixer/rCount_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            dut_implementacion/expander/mixer/rCount_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.390ns  (logic 0.862ns (15.989%)  route 4.528ns (84.011%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.394ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U19                                                               r  rst_IBUF_inst/I
    U19                  IBUF (Prop_ibuf_I_O)         0.809     0.809 r  rst_IBUF_inst/O
                         net (fo=15, routed)          2.715     3.523    dut_implementacion/expander/S/rst_IBUF
    SLICE_X16Y24                                                      r  dut_implementacion/expander/S/FSM_sequential_state[3]_i_1/I0
    SLICE_X16Y24         LUT3 (Prop_lut3_I0_O)        0.053     3.576 r  dut_implementacion/expander/S/FSM_sequential_state[3]_i_1/O
                         net (fo=179, routed)         1.813     5.390    dut_implementacion/expander/mixer/SS[0]
    SLICE_X26Y34         FDSE                                         r  dut_implementacion/expander/mixer/rCount_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=705, routed)         1.472     4.394    dut_implementacion/expander/mixer/clk_IBUF_BUFG
    SLICE_X26Y34         FDSE                                         r  dut_implementacion/expander/mixer/rCount_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            dut_implementacion/expander/mixer/rCount_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.390ns  (logic 0.862ns (15.989%)  route 4.528ns (84.011%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.394ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U19                                                               r  rst_IBUF_inst/I
    U19                  IBUF (Prop_ibuf_I_O)         0.809     0.809 r  rst_IBUF_inst/O
                         net (fo=15, routed)          2.715     3.523    dut_implementacion/expander/S/rst_IBUF
    SLICE_X16Y24                                                      r  dut_implementacion/expander/S/FSM_sequential_state[3]_i_1/I0
    SLICE_X16Y24         LUT3 (Prop_lut3_I0_O)        0.053     3.576 r  dut_implementacion/expander/S/FSM_sequential_state[3]_i_1/O
                         net (fo=179, routed)         1.813     5.390    dut_implementacion/expander/mixer/SS[0]
    SLICE_X26Y34         FDSE                                         r  dut_implementacion/expander/mixer/rCount_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=705, routed)         1.472     4.394    dut_implementacion/expander/mixer/clk_IBUF_BUFG
    SLICE_X26Y34         FDSE                                         r  dut_implementacion/expander/mixer/rCount_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            dut_implementacion/expander/mixer/rCount_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.286ns  (logic 0.862ns (16.301%)  route 4.425ns (83.699%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.393ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U19                                                               r  rst_IBUF_inst/I
    U19                  IBUF (Prop_ibuf_I_O)         0.809     0.809 r  rst_IBUF_inst/O
                         net (fo=15, routed)          2.715     3.523    dut_implementacion/expander/S/rst_IBUF
    SLICE_X16Y24                                                      r  dut_implementacion/expander/S/FSM_sequential_state[3]_i_1/I0
    SLICE_X16Y24         LUT3 (Prop_lut3_I0_O)        0.053     3.576 r  dut_implementacion/expander/S/FSM_sequential_state[3]_i_1/O
                         net (fo=179, routed)         1.710     5.286    dut_implementacion/expander/mixer/SS[0]
    SLICE_X26Y33         FDSE                                         r  dut_implementacion/expander/mixer/rCount_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=705, routed)         1.471     4.393    dut_implementacion/expander/mixer/clk_IBUF_BUFG
    SLICE_X26Y33         FDSE                                         r  dut_implementacion/expander/mixer/rCount_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            dut_implementacion/expander/mixer/rCount_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.286ns  (logic 0.862ns (16.301%)  route 4.425ns (83.699%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.393ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U19                                                               r  rst_IBUF_inst/I
    U19                  IBUF (Prop_ibuf_I_O)         0.809     0.809 r  rst_IBUF_inst/O
                         net (fo=15, routed)          2.715     3.523    dut_implementacion/expander/S/rst_IBUF
    SLICE_X16Y24                                                      r  dut_implementacion/expander/S/FSM_sequential_state[3]_i_1/I0
    SLICE_X16Y24         LUT3 (Prop_lut3_I0_O)        0.053     3.576 r  dut_implementacion/expander/S/FSM_sequential_state[3]_i_1/O
                         net (fo=179, routed)         1.710     5.286    dut_implementacion/expander/mixer/SS[0]
    SLICE_X26Y33         FDSE                                         r  dut_implementacion/expander/mixer/rCount_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=705, routed)         1.471     4.393    dut_implementacion/expander/mixer/clk_IBUF_BUFG
    SLICE_X26Y33         FDSE                                         r  dut_implementacion/expander/mixer/rCount_reg[6]/C

Slack:                    inf
  Source:                 iStartDecipher
                            (input port)
  Destination:            dut_implementacion/expander/L/L_sub_i_prima_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.255ns  (logic 0.868ns (16.513%)  route 4.387ns (83.487%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.396ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  iStartDecipher (IN)
                         net (fo=0)                   0.000     0.000    iStartDecipher
    T18                                                               f  iStartDecipher_IBUF_inst/I
    T18                  IBUF (Prop_ibuf_I_O)         0.815     0.815 f  iStartDecipher_IBUF_inst/O
                         net (fo=20, routed)          1.655     2.469    dut_implementacion/expander/S/iStartDecipher_IBUF
    SLICE_X12Y17                                                      f  dut_implementacion/expander/S/FSM_onehot_state[4]_i_1/I0
    SLICE_X12Y17         LUT3 (Prop_lut3_I0_O)        0.053     2.522 r  dut_implementacion/expander/S/FSM_onehot_state[4]_i_1/O
                         net (fo=91, routed)          2.733     5.255    dut_implementacion/expander/L/SR[0]
    SLICE_X23Y32         FDRE                                         r  dut_implementacion/expander/L/L_sub_i_prima_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=705, routed)         1.474     4.396    dut_implementacion/expander/L/clk_IBUF_BUFG
    SLICE_X23Y32         FDRE                                         r  dut_implementacion/expander/L/L_sub_i_prima_reg[28]/C

Slack:                    inf
  Source:                 iStartDecipher
                            (input port)
  Destination:            dut_implementacion/expander/L/L_sub_i_prima_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.255ns  (logic 0.868ns (16.513%)  route 4.387ns (83.487%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.396ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  iStartDecipher (IN)
                         net (fo=0)                   0.000     0.000    iStartDecipher
    T18                                                               f  iStartDecipher_IBUF_inst/I
    T18                  IBUF (Prop_ibuf_I_O)         0.815     0.815 f  iStartDecipher_IBUF_inst/O
                         net (fo=20, routed)          1.655     2.469    dut_implementacion/expander/S/iStartDecipher_IBUF
    SLICE_X12Y17                                                      f  dut_implementacion/expander/S/FSM_onehot_state[4]_i_1/I0
    SLICE_X12Y17         LUT3 (Prop_lut3_I0_O)        0.053     2.522 r  dut_implementacion/expander/S/FSM_onehot_state[4]_i_1/O
                         net (fo=91, routed)          2.733     5.255    dut_implementacion/expander/L/SR[0]
    SLICE_X23Y32         FDRE                                         r  dut_implementacion/expander/L/L_sub_i_prima_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=705, routed)         1.474     4.396    dut_implementacion/expander/L/clk_IBUF_BUFG
    SLICE_X23Y32         FDRE                                         r  dut_implementacion/expander/L/L_sub_i_prima_reg[29]/C

Slack:                    inf
  Source:                 iStartDecipher
                            (input port)
  Destination:            dut_implementacion/expander/L/L_sub_i_prima_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.255ns  (logic 0.868ns (16.513%)  route 4.387ns (83.487%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.396ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  iStartDecipher (IN)
                         net (fo=0)                   0.000     0.000    iStartDecipher
    T18                                                               f  iStartDecipher_IBUF_inst/I
    T18                  IBUF (Prop_ibuf_I_O)         0.815     0.815 f  iStartDecipher_IBUF_inst/O
                         net (fo=20, routed)          1.655     2.469    dut_implementacion/expander/S/iStartDecipher_IBUF
    SLICE_X12Y17                                                      f  dut_implementacion/expander/S/FSM_onehot_state[4]_i_1/I0
    SLICE_X12Y17         LUT3 (Prop_lut3_I0_O)        0.053     2.522 r  dut_implementacion/expander/S/FSM_onehot_state[4]_i_1/O
                         net (fo=91, routed)          2.733     5.255    dut_implementacion/expander/L/SR[0]
    SLICE_X23Y32         FDRE                                         r  dut_implementacion/expander/L/L_sub_i_prima_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=705, routed)         1.474     4.396    dut_implementacion/expander/L/clk_IBUF_BUFG
    SLICE_X23Y32         FDRE                                         r  dut_implementacion/expander/L/L_sub_i_prima_reg[30]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iWen
                            (input port)
  Destination:            dut_implementacion/key_RAM/ram_reg_0_7_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.392ns  (logic 0.068ns (17.409%)  route 0.323ns (82.591%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.165ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U20                                               0.000     0.000 r  iWen (IN)
                         net (fo=0)                   0.000     0.000    iWen
    U20                                                               r  iWen_IBUF_inst/I
    U20                  IBUF (Prop_ibuf_I_O)         0.068     0.068 r  iWen_IBUF_inst/O
                         net (fo=16, routed)          0.323     0.392    dut_implementacion/key_RAM/ram_reg_0_7_0_5/WE
    SLICE_X2Y13          RAMD32                                       r  dut_implementacion/key_RAM/ram_reg_0_7_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=705, routed)         0.850     2.165    dut_implementacion/key_RAM/ram_reg_0_7_0_5/WCLK
    SLICE_X2Y13          RAMD32                                       r  dut_implementacion/key_RAM/ram_reg_0_7_0_5/RAMA/CLK

Slack:                    inf
  Source:                 iWen
                            (input port)
  Destination:            dut_implementacion/key_RAM/ram_reg_0_7_0_5/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.392ns  (logic 0.068ns (17.409%)  route 0.323ns (82.591%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.165ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U20                                               0.000     0.000 r  iWen (IN)
                         net (fo=0)                   0.000     0.000    iWen
    U20                                                               r  iWen_IBUF_inst/I
    U20                  IBUF (Prop_ibuf_I_O)         0.068     0.068 r  iWen_IBUF_inst/O
                         net (fo=16, routed)          0.323     0.392    dut_implementacion/key_RAM/ram_reg_0_7_0_5/WE
    SLICE_X2Y13          RAMD32                                       r  dut_implementacion/key_RAM/ram_reg_0_7_0_5/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=705, routed)         0.850     2.165    dut_implementacion/key_RAM/ram_reg_0_7_0_5/WCLK
    SLICE_X2Y13          RAMD32                                       r  dut_implementacion/key_RAM/ram_reg_0_7_0_5/RAMA_D1/CLK

Slack:                    inf
  Source:                 iWen
                            (input port)
  Destination:            dut_implementacion/key_RAM/ram_reg_0_7_0_5/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.392ns  (logic 0.068ns (17.409%)  route 0.323ns (82.591%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.165ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U20                                               0.000     0.000 r  iWen (IN)
                         net (fo=0)                   0.000     0.000    iWen
    U20                                                               r  iWen_IBUF_inst/I
    U20                  IBUF (Prop_ibuf_I_O)         0.068     0.068 r  iWen_IBUF_inst/O
                         net (fo=16, routed)          0.323     0.392    dut_implementacion/key_RAM/ram_reg_0_7_0_5/WE
    SLICE_X2Y13          RAMD32                                       r  dut_implementacion/key_RAM/ram_reg_0_7_0_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=705, routed)         0.850     2.165    dut_implementacion/key_RAM/ram_reg_0_7_0_5/WCLK
    SLICE_X2Y13          RAMD32                                       r  dut_implementacion/key_RAM/ram_reg_0_7_0_5/RAMB/CLK

Slack:                    inf
  Source:                 iWen
                            (input port)
  Destination:            dut_implementacion/key_RAM/ram_reg_0_7_0_5/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.392ns  (logic 0.068ns (17.409%)  route 0.323ns (82.591%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.165ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U20                                               0.000     0.000 r  iWen (IN)
                         net (fo=0)                   0.000     0.000    iWen
    U20                                                               r  iWen_IBUF_inst/I
    U20                  IBUF (Prop_ibuf_I_O)         0.068     0.068 r  iWen_IBUF_inst/O
                         net (fo=16, routed)          0.323     0.392    dut_implementacion/key_RAM/ram_reg_0_7_0_5/WE
    SLICE_X2Y13          RAMD32                                       r  dut_implementacion/key_RAM/ram_reg_0_7_0_5/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=705, routed)         0.850     2.165    dut_implementacion/key_RAM/ram_reg_0_7_0_5/WCLK
    SLICE_X2Y13          RAMD32                                       r  dut_implementacion/key_RAM/ram_reg_0_7_0_5/RAMB_D1/CLK

Slack:                    inf
  Source:                 iWen
                            (input port)
  Destination:            dut_implementacion/key_RAM/ram_reg_0_7_0_5/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.392ns  (logic 0.068ns (17.409%)  route 0.323ns (82.591%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.165ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U20                                               0.000     0.000 r  iWen (IN)
                         net (fo=0)                   0.000     0.000    iWen
    U20                                                               r  iWen_IBUF_inst/I
    U20                  IBUF (Prop_ibuf_I_O)         0.068     0.068 r  iWen_IBUF_inst/O
                         net (fo=16, routed)          0.323     0.392    dut_implementacion/key_RAM/ram_reg_0_7_0_5/WE
    SLICE_X2Y13          RAMD32                                       r  dut_implementacion/key_RAM/ram_reg_0_7_0_5/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=705, routed)         0.850     2.165    dut_implementacion/key_RAM/ram_reg_0_7_0_5/WCLK
    SLICE_X2Y13          RAMD32                                       r  dut_implementacion/key_RAM/ram_reg_0_7_0_5/RAMC/CLK

Slack:                    inf
  Source:                 iWen
                            (input port)
  Destination:            dut_implementacion/key_RAM/ram_reg_0_7_0_5/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.392ns  (logic 0.068ns (17.409%)  route 0.323ns (82.591%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.165ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U20                                               0.000     0.000 r  iWen (IN)
                         net (fo=0)                   0.000     0.000    iWen
    U20                                                               r  iWen_IBUF_inst/I
    U20                  IBUF (Prop_ibuf_I_O)         0.068     0.068 r  iWen_IBUF_inst/O
                         net (fo=16, routed)          0.323     0.392    dut_implementacion/key_RAM/ram_reg_0_7_0_5/WE
    SLICE_X2Y13          RAMD32                                       r  dut_implementacion/key_RAM/ram_reg_0_7_0_5/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=705, routed)         0.850     2.165    dut_implementacion/key_RAM/ram_reg_0_7_0_5/WCLK
    SLICE_X2Y13          RAMD32                                       r  dut_implementacion/key_RAM/ram_reg_0_7_0_5/RAMC_D1/CLK

Slack:                    inf
  Source:                 iWen
                            (input port)
  Destination:            dut_implementacion/key_RAM/ram_reg_0_7_0_5/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.392ns  (logic 0.068ns (17.409%)  route 0.323ns (82.591%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.165ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U20                                               0.000     0.000 r  iWen (IN)
                         net (fo=0)                   0.000     0.000    iWen
    U20                                                               r  iWen_IBUF_inst/I
    U20                  IBUF (Prop_ibuf_I_O)         0.068     0.068 r  iWen_IBUF_inst/O
                         net (fo=16, routed)          0.323     0.392    dut_implementacion/key_RAM/ram_reg_0_7_0_5/WE
    SLICE_X2Y13          RAMS32                                       r  dut_implementacion/key_RAM/ram_reg_0_7_0_5/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=705, routed)         0.850     2.165    dut_implementacion/key_RAM/ram_reg_0_7_0_5/WCLK
    SLICE_X2Y13          RAMS32                                       r  dut_implementacion/key_RAM/ram_reg_0_7_0_5/RAMD/CLK

Slack:                    inf
  Source:                 iWen
                            (input port)
  Destination:            dut_implementacion/key_RAM/ram_reg_0_7_0_5/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.392ns  (logic 0.068ns (17.409%)  route 0.323ns (82.591%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.165ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U20                                               0.000     0.000 r  iWen (IN)
                         net (fo=0)                   0.000     0.000    iWen
    U20                                                               r  iWen_IBUF_inst/I
    U20                  IBUF (Prop_ibuf_I_O)         0.068     0.068 r  iWen_IBUF_inst/O
                         net (fo=16, routed)          0.323     0.392    dut_implementacion/key_RAM/ram_reg_0_7_0_5/WE
    SLICE_X2Y13          RAMS32                                       r  dut_implementacion/key_RAM/ram_reg_0_7_0_5/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=705, routed)         0.850     2.165    dut_implementacion/key_RAM/ram_reg_0_7_0_5/WCLK
    SLICE_X2Y13          RAMS32                                       r  dut_implementacion/key_RAM/ram_reg_0_7_0_5/RAMD_D1/CLK

Slack:                    inf
  Source:                 iWen
                            (input port)
  Destination:            dut_implementacion/key_RAM/ram_reg_0_7_6_7/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.436ns  (logic 0.068ns (15.648%)  route 0.368ns (84.352%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U20                                               0.000     0.000 r  iWen (IN)
                         net (fo=0)                   0.000     0.000    iWen
    U20                                                               r  iWen_IBUF_inst/I
    U20                  IBUF (Prop_ibuf_I_O)         0.068     0.068 r  iWen_IBUF_inst/O
                         net (fo=16, routed)          0.368     0.436    dut_implementacion/key_RAM/ram_reg_0_7_6_7/WE
    SLICE_X2Y12          RAMD32                                       r  dut_implementacion/key_RAM/ram_reg_0_7_6_7/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=705, routed)         0.851     2.166    dut_implementacion/key_RAM/ram_reg_0_7_6_7/WCLK
    SLICE_X2Y12          RAMD32                                       r  dut_implementacion/key_RAM/ram_reg_0_7_6_7/RAMA/CLK

Slack:                    inf
  Source:                 iWen
                            (input port)
  Destination:            dut_implementacion/key_RAM/ram_reg_0_7_6_7/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.436ns  (logic 0.068ns (15.648%)  route 0.368ns (84.352%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U20                                               0.000     0.000 r  iWen (IN)
                         net (fo=0)                   0.000     0.000    iWen
    U20                                                               r  iWen_IBUF_inst/I
    U20                  IBUF (Prop_ibuf_I_O)         0.068     0.068 r  iWen_IBUF_inst/O
                         net (fo=16, routed)          0.368     0.436    dut_implementacion/key_RAM/ram_reg_0_7_6_7/WE
    SLICE_X2Y12          RAMD32                                       r  dut_implementacion/key_RAM/ram_reg_0_7_6_7/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=705, routed)         0.851     2.166    dut_implementacion/key_RAM/ram_reg_0_7_6_7/WCLK
    SLICE_X2Y12          RAMD32                                       r  dut_implementacion/key_RAM/ram_reg_0_7_6_7/RAMA_D1/CLK





