---
title: ARM6
---
**[Home](Home "Home") * [Hardware](Hardware "Hardware") * ARM6**

\[ ARM610 [die](https://en.wikipedia.org/wiki/Die_%28integrated_circuit%29) <a id="cite-note-1" href="#cite-ref-1">[1]</a>
**ARM6**, (ARM610, ARM7)

a family of 32-bit [RISC](https://en.wikipedia.org/wiki/Reduced_instruction_set_computer) processors of the [ARMv3 architecture](https://en.wikipedia.org/wiki/List_of_ARM_microarchitectures) released in early 1992 by *Advanced RISC Machines Ltd*, a company structured as a joint venture between [Acorn Computers Ltd](index.php?title=Acorn_Computers_Ltd&action=edit&redlink=1 "Acorn Computers Ltd (page does not exist)"), [Apple](index.php?title=Apple&action=edit&redlink=1 "Apple (page does not exist)") and [VLSI Technology](https://en.wikipedia.org/wiki/VLSI_Technology), which became [ARM Ltd](index.php?title=ARM_Ltd&action=edit&redlink=1 "ARM Ltd (page does not exist)") when its parent company, [ARM Holdings](https://en.wikipedia.org/wiki/ARM_Holdings), floated on the [London Stock Exchange](https://en.wikipedia.org/wiki/London_Stock_Exchange) and [NASDAQ](https://en.wikipedia.org/wiki/NASDAQ) in 1998 <a id="cite-note-2" href="#cite-ref-2">[2]</a>.
The ARM6 is instruction compatible to Acorn's [ARM2](ARM2 "ARM2"), has a full 32-bit address bus, requiring an extra PSR register. The differences between ARM6 and the later ARM7 are that the latter has a hardware debug capability, the [Thumb instruction set](https://en.wikipedia.org/wiki/ARM_architecture#Thumb) to support both 16-bit and 32-bit instruction formats and an enhanced multiplier <a id="cite-note-3" href="#cite-ref-3">[3]</a>.

## Contents

- [1 Computer Chess](#computer-chess)
- [2 See also](#see-also)
- [3 Manuals](#manuals)
- [4 Publications](#publications)
- [5 External Links](#external-links)
- [6 References](#references)

## Computer Chess

The ARM6 and successors were used in various [dedicated chess computers](Dedicated_Chess_Computers "Dedicated Chess Computers"), notably the [RISC 2500](RISC_2500 "RISC 2500"), [Mephisto Montreux](Mephisto_Montreux "Mephisto Montreux"), [TASC R30](TASC_R30 "TASC R30") and [TASC R40](TASC_R40 "TASC R40").

## See also

- [ARM2](ARM2 "ARM2")
- [ARM11](index.php?title=ARM11&action=edit&redlink=1 "ARM11 (page does not exist)")

## Manuals

- [ARM® and Thumb®-2 Instruction Set Quick Reference Card](http://infocenter.arm.com/help/topic/com.arm.doc.qrc0001m/QRC0001_UAL.pdf) (pdf)
- [ARM Assembly Language Programming](http://www.peter-cockerell.net/aalp/html/frames.html) by [Pete Cockerell](http://www.peter-cockerell.net/)

## Publications

- [Anthony Fox](https://acjf3.github.io/publications.html) (**2003**). *[Formal Specification and Verification of ARM6](https://link.springer.com/chapter/10.1007%2F10930755_2)*. [LNCS](https://en.wikipedia.org/wiki/Lecture_Notes_in_Computer_Science), Vol. 2758, Theorem Proving in Higher Order Logics, [Springer](https://en.wikipedia.org/wiki/Springer_Science%2BBusiness_Media) <a id="cite-note-4" href="#cite-ref-4">[4]</a>
- [Michael J. C. Gordon](https://en.wikipedia.org/wiki/Michael_J._C._Gordon) (**2004**). *[Formal Specification and Verification of ARM6](https://gow.epsrc.ukri.org/NGBOViewGrant.aspx?GrantRef=GR/N13135/01)*. Computer Laboratory, [University of Cambridge](https://en.wikipedia.org/wiki/University_of_Cambridge), [Final Report as pdf](https://www.cl.cam.ac.uk/archive/mjcg/proposals/ARM6FinalReport.pdf)

## External Links

- [Advanced RISC Machines Ltd. — ARM6 - Wikipedia](https://en.wikipedia.org/wiki/ARM_architecture#Advanced_RISC_Machines_Ltd._%E2%80%94_ARM6)
- [ARMwiki](http://www.heyrick.co.uk/armwiki/Home)
- [ARM Assembler](http://www.heyrick.co.uk/assembler/)
- [Instruction set quick finder](http://www.heyrick.co.uk/assembler/qfinder.html)
- [Differences Between ARM6 and Earlier ARM Processors](http://web.archive.org/web/20070809230809/http://www.arm.com/pdfs/Apps11vC.html) ([Wayback Machine](https://en.wikipedia.org/wiki/Wayback_Machine))
- [ARM](https://www.schach-computer.info/wiki/index.php/ARM) from [Schachcomputer.info Wiki](https://www.schach-computer.info/wiki/index.php/Hauptseite_En)
- [RISC OS from Wikipedia](https://en.wikipedia.org/wiki/RISC_OS)
- [ARM Hardware Overview](https://www.riscosopen.org/wiki/documentation/show/ARM%20Hardware%20Overview)
- [ARM Information Center](http://infocenter.arm.com/help/index.jsp)
- [Race to Embedded World Domination](https://www.realworldtech.com/arms-race/ARM%E2%80%99s) by [Paul DeMone](https://www.realworldtech.com/author/pdemone/), [Real World Tech](https://www.realworldtech.com/), November 9, 2000
- [Formal Specification and Verification of ARM6](https://www.cl.cam.ac.uk/archive/mjcg/ARM/), [University of Cambridge](https://en.wikipedia.org/wiki/University_of_Cambridge)

## References

1. <a id="cite-ref-1" href="#cite-note-1">[1]</a> [Die](https://en.wikipedia.org/wiki/Die_%28integrated_circuit%29) shot of ARM610 microprocessor made by [GEC Plessey Semiconductors](https://en.wikipedia.org/wiki/Plessey), Photo by [Pauli Rautakorpi](http://commons.wikimedia.org/wiki/User:Birdman86), June 13, 2014
1. <a id="cite-ref-2" href="#cite-note-2">[2]</a> [Apple, DEC, Intel, Marvell: ARM6, StrongARM, XScale - Wikipedia](https://en.wikipedia.org/wiki/ARM_architecture#Apple.2C_DEC.2C_Intel.2C_Marvell:_ARM6.2C_StrongARM.2C_XScale)
1. <a id="cite-ref-3" href="#cite-note-3">[3]</a> [Michael J. C. Gordon](https://en.wikipedia.org/wiki/Michael_J._C._Gordon) (**2004**). *[Formal Specification and Verification of ARM6](https://gow.epsrc.ukri.org/NGBOViewGrant.aspx?GrantRef=GR/N13135/01)*. Computer Laboratory, [University of Cambridge](https://en.wikipedia.org/wiki/University_of_Cambridge), [Final Report as pdf](https://www.cl.cam.ac.uk/archive/mjcg/proposals/ARM6FinalReport.pdf)
1. <a id="cite-ref-4" href="#cite-note-4">[4]</a> [HOL (proof assistant) from Wikipedia](https://en.wikipedia.org/wiki/HOL_%28proof_assistant%29)

**[Up one Level](Hardware "Hardware")**

