

================================================================
== Vitis HLS Report for 'Bert_layer'
================================================================
* Date:           Sat Sep  2 22:24:50 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.844 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  85681622|  85681622|  0.857 sec|  0.857 sec|  85681623|  85681623|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------+-------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |                                                                  |                                                       |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
        |                             Instance                             |                         Module                        |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
        +------------------------------------------------------------------+-------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |grp_Linear_layer_qkv_fu_228                                       |Linear_layer_qkv                                       |  7115152|  7115152|  71.152 ms|  71.152 ms|  7115152|  7115152|       no|
        |grp_Bert_layer_Pipeline_VITIS_LOOP_209_1_VITIS_LOOP_210_2_fu_244  |Bert_layer_Pipeline_VITIS_LOOP_209_1_VITIS_LOOP_210_2  |     9218|     9218|  92.180 us|  92.180 us|     9218|     9218|       no|
        |grp_Self_attention_fu_250                                         |Self_attention                                         |   290377|   290377|   2.904 ms|   2.904 ms|   290377|   290377|       no|
        |grp_Bert_layer_Pipeline_l_j_init3_fu_258                          |Bert_layer_Pipeline_l_j_init3                          |      770|      770|   7.700 us|   7.700 us|      770|      770|       no|
        |grp_Bert_layer_Pipeline_l_S_i_j_0_i6_l_j9_fu_263                  |Bert_layer_Pipeline_l_S_i_j_0_i6_l_j9                  |     9225|     9225|  92.250 us|  92.250 us|     9225|     9225|       no|
        |grp_Bert_layer_Pipeline_VITIS_LOOP_327_1_VITIS_LOOP_328_2_fu_271  |Bert_layer_Pipeline_VITIS_LOOP_327_1_VITIS_LOOP_328_2  |    36866|    36866|   0.369 ms|   0.369 ms|    36866|    36866|       no|
        |grp_Bert_layer_Pipeline_l_S_k_0_k3_l_j7_fu_276                    |Bert_layer_Pipeline_l_S_k_0_k3_l_j7                    |   589837|   589837|   5.898 ms|   5.898 ms|   589837|   589837|       no|
        |grp_Bert_layer_Pipeline_l_j_back3_fu_285                          |Bert_layer_Pipeline_l_j_back3                          |      770|      770|   7.700 us|   7.700 us|      770|      770|       no|
        |grp_Bert_layer_Pipeline_l_j8_fu_292                               |Bert_layer_Pipeline_l_j8                               |      776|      776|   7.760 us|   7.760 us|      776|      776|       no|
        |grp_Layer_norm_fu_300                                             |Layer_norm                                             |    47273|    47273|   0.473 ms|   0.473 ms|    47273|    47273|       no|
        |grp_Bert_layer_Pipeline_l_j_init4_fu_310                          |Bert_layer_Pipeline_l_j_init4                          |     3074|     3074|  30.740 us|  30.740 us|     3074|     3074|       no|
        |grp_Bert_layer_Pipeline_l_S_i_j_0_i10_l_j14_fu_315                |Bert_layer_Pipeline_l_S_i_j_0_i10_l_j14                |    37067|    37067|   0.371 ms|   0.371 ms|    37067|    37067|       no|
        |grp_Bert_layer_Pipeline_VITIS_LOOP_391_1_VITIS_LOOP_392_2_fu_351  |Bert_layer_Pipeline_VITIS_LOOP_391_1_VITIS_LOOP_392_2  |     9218|     9218|  92.180 us|  92.180 us|     9218|     9218|       no|
        |grp_Bert_layer_Pipeline_l_S_k_0_k4_l_j12_fu_356                   |Bert_layer_Pipeline_l_S_k_0_k4_l_j12                   |  2359309|  2359309|  23.593 ms|  23.593 ms|  2359309|  2359309|       no|
        |grp_Bert_layer_Pipeline_l_j_back4_fu_365                          |Bert_layer_Pipeline_l_j_back4                          |     3074|     3074|  30.740 us|  30.740 us|     3074|     3074|       no|
        |grp_Bert_layer_Pipeline_l_j13_fu_372                              |Bert_layer_Pipeline_l_j13                              |     3080|     3080|  30.800 us|  30.800 us|     3080|     3080|       no|
        |grp_Bert_layer_Pipeline_l_j_init5_fu_380                          |Bert_layer_Pipeline_l_j_init5                          |      770|      770|   7.700 us|   7.700 us|      770|      770|       no|
        |grp_Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97_fu_385                 |Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97                 |     9225|     9225|  92.250 us|  92.250 us|     9225|     9225|       no|
        |grp_Bert_layer_Pipeline_l_S_k_0_k5_l_j15_fu_392                   |Bert_layer_Pipeline_l_S_k_0_k5_l_j15                   |  2359309|  2359309|  23.593 ms|  23.593 ms|  2359309|  2359309|       no|
        |grp_Bert_layer_Pipeline_l_j_back5_fu_401                          |Bert_layer_Pipeline_l_j_back5                          |      770|      770|   7.700 us|   7.700 us|      770|      770|       no|
        |grp_Bert_layer_Pipeline_l_j16_fu_408                              |Bert_layer_Pipeline_l_j16                              |      776|      776|   7.760 us|   7.760 us|      776|      776|       no|
        |grp_Layer_norm_1_fu_416                                           |Layer_norm_1                                           |    47273|    47273|   0.473 ms|   0.473 ms|    47273|    47273|       no|
        +------------------------------------------------------------------+-------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+

        * Loop: 
        +--------------+----------+----------+----------+-----------+-----------+------+----------+
        |              |   Latency (cycles)  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+----------+----------+----------+-----------+-----------+------+----------+
        |- l_bias_i5   |   7105932|   7105932|    592161|          -|          -|    12|        no|
        |- l_bias_i9   |  28422540|  28422540|   2368545|          -|          -|    12|        no|
        |- l_bias_i11  |  28339596|  28339596|   2361633|          -|          -|    12|        no|
        +--------------+----------+----------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    169|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |       50|  142|   36582|  31684|    0|
|Memory           |      556|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|   1879|    -|
|Register         |        -|    -|     115|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      606|  142|   36697|  33732|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |      216|   64|      34|     63|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------+-------------------------------------------------------+---------+-----+-------+-------+-----+
    |                             Instance                             |                         Module                        | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+-----+-------+-------+-----+
    |grp_Bert_layer_Pipeline_VITIS_LOOP_209_1_VITIS_LOOP_210_2_fu_244  |Bert_layer_Pipeline_VITIS_LOOP_209_1_VITIS_LOOP_210_2  |        0|    0|     45|    182|    0|
    |grp_Bert_layer_Pipeline_VITIS_LOOP_327_1_VITIS_LOOP_328_2_fu_271  |Bert_layer_Pipeline_VITIS_LOOP_327_1_VITIS_LOOP_328_2  |        0|    0|     51|    195|    0|
    |grp_Bert_layer_Pipeline_VITIS_LOOP_391_1_VITIS_LOOP_392_2_fu_351  |Bert_layer_Pipeline_VITIS_LOOP_391_1_VITIS_LOOP_392_2  |        0|    0|     45|    182|    0|
    |grp_Bert_layer_Pipeline_l_S_i_j_0_i10_l_j14_fu_315                |Bert_layer_Pipeline_l_S_i_j_0_i10_l_j14                |       35|  120|  26712|  18535|    0|
    |grp_Bert_layer_Pipeline_l_S_i_j_0_i6_l_j9_fu_263                  |Bert_layer_Pipeline_l_S_i_j_0_i6_l_j9                  |        0|    0|    233|    214|    0|
    |grp_Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97_fu_385                 |Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97                 |        0|    0|    233|    214|    0|
    |grp_Bert_layer_Pipeline_l_S_k_0_k3_l_j7_fu_276                    |Bert_layer_Pipeline_l_S_k_0_k3_l_j7                    |        0|    0|    384|    275|    0|
    |grp_Bert_layer_Pipeline_l_S_k_0_k4_l_j12_fu_356                   |Bert_layer_Pipeline_l_S_k_0_k4_l_j12                   |        0|    0|    414|    283|    0|
    |grp_Bert_layer_Pipeline_l_S_k_0_k5_l_j15_fu_392                   |Bert_layer_Pipeline_l_S_k_0_k5_l_j15                   |        0|    0|    412|    288|    0|
    |grp_Bert_layer_Pipeline_l_j13_fu_372                              |Bert_layer_Pipeline_l_j13                              |        0|    0|    203|    117|    0|
    |grp_Bert_layer_Pipeline_l_j16_fu_408                              |Bert_layer_Pipeline_l_j16                              |        0|    0|    199|    111|    0|
    |grp_Bert_layer_Pipeline_l_j8_fu_292                               |Bert_layer_Pipeline_l_j8                               |        0|    0|    199|    111|    0|
    |grp_Bert_layer_Pipeline_l_j_back3_fu_285                          |Bert_layer_Pipeline_l_j_back3                          |        0|    0|     27|     79|    0|
    |grp_Bert_layer_Pipeline_l_j_back4_fu_365                          |Bert_layer_Pipeline_l_j_back4                          |        0|    0|     31|     85|    0|
    |grp_Bert_layer_Pipeline_l_j_back5_fu_401                          |Bert_layer_Pipeline_l_j_back5                          |        0|    0|     27|     79|    0|
    |grp_Bert_layer_Pipeline_l_j_init3_fu_258                          |Bert_layer_Pipeline_l_j_init3                          |        0|    0|     12|     51|    0|
    |grp_Bert_layer_Pipeline_l_j_init4_fu_310                          |Bert_layer_Pipeline_l_j_init4                          |        0|    0|     14|     51|    0|
    |grp_Bert_layer_Pipeline_l_j_init5_fu_380                          |Bert_layer_Pipeline_l_j_init5                          |        0|    0|     12|     51|    0|
    |grp_Layer_norm_fu_300                                             |Layer_norm                                             |        0|    0|   1450|   1300|    0|
    |grp_Layer_norm_1_fu_416                                           |Layer_norm_1                                           |        0|    0|   1450|   1300|    0|
    |grp_Linear_layer_qkv_fu_228                                       |Linear_layer_qkv                                       |        2|    5|   1044|   1724|    0|
    |grp_Self_attention_fu_250                                         |Self_attention                                         |       13|    7|   2202|   4015|    0|
    |dadd_64ns_64ns_64_7_full_dsp_1_U304                               |dadd_64ns_64ns_64_7_full_dsp_1                         |        0|    3|    630|   1141|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U305                               |fadd_32ns_32ns_32_5_full_dsp_1                         |        0|    2|    205|    390|    0|
    |faddfsub_32ns_32ns_32_5_full_dsp_1_U298                           |faddfsub_32ns_32ns_32_5_full_dsp_1                     |        0|    2|    205|    390|    0|
    |fdiv_32ns_32ns_32_16_no_dsp_1_U300                                |fdiv_32ns_32ns_32_16_no_dsp_1                          |        0|    0|      0|      0|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U299                                |fmul_32ns_32ns_32_4_max_dsp_1                          |        0|    3|    143|    321|    0|
    |fpext_32ns_64_2_no_dsp_1_U302                                     |fpext_32ns_64_2_no_dsp_1                               |        0|    0|      0|      0|    0|
    |fptrunc_64ns_32_2_no_dsp_1_U301                                   |fptrunc_64ns_32_2_no_dsp_1                             |        0|    0|      0|      0|    0|
    |fsqrt_32ns_32ns_32_16_no_dsp_1_U303                               |fsqrt_32ns_32ns_32_16_no_dsp_1                         |        0|    0|      0|      0|    0|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+-----+-------+-------+-----+
    |Total                                                             |                                                       |       50|  142|  36582|  31684|    0|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------+--------------------+---------+---+----+-----+-------+-----+------+-------------+
    | Memory |       Module       | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +--------+--------------------+---------+---+----+-----+-------+-----+------+-------------+
    |v170_U  |v170_RAM_AUTO_1R1W  |        8|  0|   0|    0|   3072|   32|     1|        98304|
    |v205_U  |v205_RAM_AUTO_1R1W  |        2|  0|   0|    0|    768|   32|     1|        24576|
    |v101_U  |v205_RAM_AUTO_1R1W  |        2|  0|   0|    0|    768|   32|     1|        24576|
    |v238_U  |v238_RAM_AUTO_1R1W  |       32|  0|   0|    0|   9216|   32|     1|       294912|
    |v239_U  |v238_RAM_AUTO_1R1W  |       32|  0|   0|    0|   9216|   32|     1|       294912|
    |v240_U  |v238_RAM_AUTO_1R1W  |       32|  0|   0|    0|   9216|   32|     1|       294912|
    |v242_U  |v238_RAM_AUTO_1R1W  |       32|  0|   0|    0|   9216|   32|     1|       294912|
    |v247_U  |v238_RAM_AUTO_1R1W  |       32|  0|   0|    0|   9216|   32|     1|       294912|
    |v241_U  |v241_RAM_AUTO_1R1W  |       32|  0|   0|    0|   9216|   32|     1|       294912|
    |v243_U  |v241_RAM_AUTO_1R1W  |       32|  0|   0|    0|   9216|   32|     1|       294912|
    |v244_U  |v241_RAM_AUTO_1R1W  |       32|  0|   0|    0|   9216|   32|     1|       294912|
    |v248_U  |v241_RAM_AUTO_1R1W  |       32|  0|   0|    0|   9216|   32|     1|       294912|
    |v245_U  |v245_RAM_AUTO_1R1W  |      128|  0|   0|    0|  36864|   32|     1|      1179648|
    |v246_U  |v246_RAM_AUTO_1R1W  |      128|  0|   0|    0|  36864|   32|     1|      1179648|
    +--------+--------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total   |                    |      556|  0|   0|    0| 161280|  448|    14|      5160960|
    +--------+--------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln214_fu_441_p2               |         +|   0|  0|  13|           4|           1|
    |add_ln332_fu_491_p2               |         +|   0|  0|  13|           4|           1|
    |add_ln396_fu_558_p2               |         +|   0|  0|  13|           4|           1|
    |empty_386_fu_475_p2               |         -|   0|  0|  17|          14|          14|
    |empty_388_fu_529_p2               |         -|   0|  0|  17|          14|          14|
    |empty_390_fu_587_p2               |         -|   0|  0|  23|          16|          16|
    |sub_ln352_fu_543_p2               |         -|   0|  0|  23|          16|          16|
    |sub_ln416_fu_605_p2               |         -|   0|  0|  17|          14|          14|
    |icmp_ln214_fu_435_p2              |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln332_fu_485_p2              |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln396_fu_552_p2              |      icmp|   0|  0|   9|           4|           4|
    |ap_block_state17_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state28_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_on_subcall_done   |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 169|         101|          92|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+-----+-----------+-----+-----------+
    |                 Name                | LUT | Input Size| Bits| Total Bits|
    +-------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                            |  177|         40|    1|         40|
    |grp_Linear_layer_qkv_fu_228_v221_q0  |   20|          4|   32|        128|
    |grp_Linear_layer_qkv_fu_228_v222_q0  |   20|          4|   32|        128|
    |grp_Linear_layer_qkv_fu_228_v3_q1    |   20|          4|   32|        128|
    |grp_fu_690_ce                        |   65|         13|    1|         13|
    |grp_fu_690_opcode                    |   65|         13|    2|         26|
    |grp_fu_690_p0                        |   65|         13|   32|        416|
    |grp_fu_690_p1                        |   65|         13|   32|        416|
    |grp_fu_694_ce                        |   42|          8|    1|          8|
    |grp_fu_694_p0                        |   42|          8|   32|        256|
    |grp_fu_694_p1                        |   42|          8|   32|        256|
    |grp_fu_698_ce                        |   20|          4|    1|          4|
    |grp_fu_698_p0                        |   20|          4|   32|        128|
    |grp_fu_698_p1                        |   20|          4|   32|        128|
    |grp_fu_702_ce                        |   20|          4|    1|          4|
    |grp_fu_702_p0                        |   20|          4|   64|        256|
    |grp_fu_705_ce                        |   20|          4|    1|          4|
    |grp_fu_705_p0                        |   20|          4|   32|        128|
    |grp_fu_708_ce                        |   14|          3|    1|          3|
    |grp_fu_708_p0                        |   14|          3|   32|         96|
    |grp_fu_708_p1                        |   14|          3|   32|         96|
    |grp_fu_712_ce                        |   14|          3|    1|          3|
    |grp_fu_712_p0                        |   14|          3|   64|        192|
    |grp_fu_712_p1                        |   14|          3|   64|        192|
    |grp_fu_716_ce                        |   20|          4|    1|          4|
    |grp_fu_716_p0                        |   20|          4|   32|        128|
    |grp_fu_716_p1                        |   20|          4|   32|        128|
    |i11_fu_224                           |    9|          2|    4|          8|
    |i5_fu_160                            |    9|          2|    4|          8|
    |i9_fu_220                            |    9|          2|    4|          8|
    |v101_address0                        |   20|          4|   10|         40|
    |v101_ce0                             |   20|          4|    1|          4|
    |v101_ce1                             |    9|          2|    1|          2|
    |v101_d0                              |   14|          3|   32|         96|
    |v101_we0                             |   14|          3|    1|          3|
    |v170_address0                        |   20|          4|   12|         48|
    |v170_ce0                             |   20|          4|    1|          4|
    |v170_ce1                             |    9|          2|    1|          2|
    |v170_d0                              |   14|          3|   32|         96|
    |v170_we0                             |   14|          3|    1|          3|
    |v205_address0                        |   20|          4|   10|         40|
    |v205_ce0                             |   20|          4|    1|          4|
    |v205_ce1                             |    9|          2|    1|          2|
    |v205_d0                              |   14|          3|   32|         96|
    |v205_we0                             |   14|          3|    1|          3|
    |v220_address0                        |   14|          3|   14|         42|
    |v220_ce0                             |   14|          3|    1|          3|
    |v221_ce0                             |    9|          2|    1|          2|
    |v222_ce0                             |    9|          2|    1|          2|
    |v223_ce0                             |    9|          2|    1|          2|
    |v224_ce0                             |    9|          2|    1|          2|
    |v225_ce0                             |    9|          2|    1|          2|
    |v226_ce0                             |    9|          2|    1|          2|
    |v238_address0                        |   14|          3|   14|         42|
    |v238_ce0                             |   14|          3|    1|          3|
    |v238_ce1                             |    9|          2|    1|          2|
    |v238_we0                             |    9|          2|    1|          2|
    |v239_address0                        |   14|          3|   14|         42|
    |v239_ce0                             |   14|          3|    1|          3|
    |v239_ce1                             |    9|          2|    1|          2|
    |v239_we0                             |    9|          2|    1|          2|
    |v240_address0                        |   14|          3|   14|         42|
    |v240_ce0                             |   14|          3|    1|          3|
    |v240_ce1                             |    9|          2|    1|          2|
    |v240_we0                             |    9|          2|    1|          2|
    |v241_address0                        |   14|          3|   14|         42|
    |v241_ce0                             |   14|          3|    1|          3|
    |v241_we0                             |    9|          2|    1|          2|
    |v242_address0                        |   25|          5|   14|         70|
    |v242_ce0                             |   25|          5|    1|          5|
    |v242_ce1                             |    9|          2|    1|          2|
    |v242_d0                              |   20|          4|   32|        128|
    |v242_we0                             |   20|          4|    1|          4|
    |v243_address0                        |   14|          3|   14|         42|
    |v243_ce0                             |   14|          3|    1|          3|
    |v243_we0                             |    9|          2|    1|          2|
    |v244_address0                        |   20|          4|   14|         56|
    |v244_ce0                             |   20|          4|    1|          4|
    |v244_we0                             |    9|          2|    1|          2|
    |v245_address0                        |   25|          5|   16|         80|
    |v245_ce0                             |   25|          5|    1|          5|
    |v245_ce1                             |    9|          2|    1|          2|
    |v245_d0                              |   20|          4|   32|        128|
    |v245_we0                             |   20|          4|    1|          4|
    |v246_address0                        |   14|          3|   16|         48|
    |v246_ce0                             |   14|          3|    1|          3|
    |v246_we0                             |    9|          2|    1|          2|
    |v247_address0                        |   25|          5|   14|         70|
    |v247_ce0                             |   25|          5|    1|          5|
    |v247_ce1                             |    9|          2|    1|          2|
    |v247_d0                              |   20|          4|   32|        128|
    |v247_we0                             |   20|          4|    1|          4|
    |v248_address0                        |   14|          3|   14|         42|
    |v248_ce0                             |   14|          3|    1|          3|
    |v248_we0                             |    9|          2|    1|          2|
    +-------------------------------------+-----+-----------+-----+-----------+
    |Total                                | 1879|        390| 1103|       4873|
    +-------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                      Name                                     | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                      |  39|   0|   39|          0|
    |empty_386_reg_634                                                              |   6|   0|   14|          8|
    |empty_388_reg_658                                                              |   6|   0|   14|          8|
    |empty_390_reg_679                                                              |   6|   0|   16|         10|
    |grp_Bert_layer_Pipeline_VITIS_LOOP_209_1_VITIS_LOOP_210_2_fu_244_ap_start_reg  |   1|   0|    1|          0|
    |grp_Bert_layer_Pipeline_VITIS_LOOP_327_1_VITIS_LOOP_328_2_fu_271_ap_start_reg  |   1|   0|    1|          0|
    |grp_Bert_layer_Pipeline_VITIS_LOOP_391_1_VITIS_LOOP_392_2_fu_351_ap_start_reg  |   1|   0|    1|          0|
    |grp_Bert_layer_Pipeline_l_S_i_j_0_i10_l_j14_fu_315_ap_start_reg                |   1|   0|    1|          0|
    |grp_Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97_fu_385_ap_start_reg                 |   1|   0|    1|          0|
    |grp_Bert_layer_Pipeline_l_S_i_j_0_i6_l_j9_fu_263_ap_start_reg                  |   1|   0|    1|          0|
    |grp_Bert_layer_Pipeline_l_S_k_0_k3_l_j7_fu_276_ap_start_reg                    |   1|   0|    1|          0|
    |grp_Bert_layer_Pipeline_l_S_k_0_k4_l_j12_fu_356_ap_start_reg                   |   1|   0|    1|          0|
    |grp_Bert_layer_Pipeline_l_S_k_0_k5_l_j15_fu_392_ap_start_reg                   |   1|   0|    1|          0|
    |grp_Bert_layer_Pipeline_l_j13_fu_372_ap_start_reg                              |   1|   0|    1|          0|
    |grp_Bert_layer_Pipeline_l_j16_fu_408_ap_start_reg                              |   1|   0|    1|          0|
    |grp_Bert_layer_Pipeline_l_j8_fu_292_ap_start_reg                               |   1|   0|    1|          0|
    |grp_Bert_layer_Pipeline_l_j_back3_fu_285_ap_start_reg                          |   1|   0|    1|          0|
    |grp_Bert_layer_Pipeline_l_j_back4_fu_365_ap_start_reg                          |   1|   0|    1|          0|
    |grp_Bert_layer_Pipeline_l_j_back5_fu_401_ap_start_reg                          |   1|   0|    1|          0|
    |grp_Bert_layer_Pipeline_l_j_init3_fu_258_ap_start_reg                          |   1|   0|    1|          0|
    |grp_Bert_layer_Pipeline_l_j_init4_fu_310_ap_start_reg                          |   1|   0|    1|          0|
    |grp_Bert_layer_Pipeline_l_j_init5_fu_380_ap_start_reg                          |   1|   0|    1|          0|
    |grp_Layer_norm_1_fu_416_ap_start_reg                                           |   1|   0|    1|          0|
    |grp_Layer_norm_fu_300_ap_start_reg                                             |   1|   0|    1|          0|
    |grp_Linear_layer_qkv_fu_228_ap_start_reg                                       |   1|   0|    1|          0|
    |grp_Self_attention_fu_250_ap_start_reg                                         |   1|   0|    1|          0|
    |i11_1_reg_669                                                                  |   4|   0|    4|          0|
    |i11_fu_224                                                                     |   4|   0|    4|          0|
    |i5_1_reg_618                                                                   |   4|   0|    4|          0|
    |i5_fu_160                                                                      |   4|   0|    4|          0|
    |i9_1_reg_641                                                                   |   4|   0|    4|          0|
    |i9_fu_220                                                                      |   4|   0|    4|          0|
    |sub_ln352_reg_663                                                              |   6|   0|   16|         10|
    |sub_ln416_reg_684                                                              |   6|   0|   14|          8|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                          | 115|   0|  159|         44|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|    Bert_layer|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|    Bert_layer|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|    Bert_layer|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|    Bert_layer|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|    Bert_layer|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|    Bert_layer|  return value|
|v220_address0  |  out|   14|   ap_memory|          v220|         array|
|v220_ce0       |  out|    1|   ap_memory|          v220|         array|
|v220_q0        |   in|   32|   ap_memory|          v220|         array|
|v221_address0  |  out|   20|   ap_memory|          v221|         array|
|v221_ce0       |  out|    1|   ap_memory|          v221|         array|
|v221_q0        |   in|   32|   ap_memory|          v221|         array|
|v222_address0  |  out|   10|   ap_memory|          v222|         array|
|v222_ce0       |  out|    1|   ap_memory|          v222|         array|
|v222_q0        |   in|   32|   ap_memory|          v222|         array|
|v223_address0  |  out|   20|   ap_memory|          v223|         array|
|v223_ce0       |  out|    1|   ap_memory|          v223|         array|
|v223_q0        |   in|   32|   ap_memory|          v223|         array|
|v224_address0  |  out|   10|   ap_memory|          v224|         array|
|v224_ce0       |  out|    1|   ap_memory|          v224|         array|
|v224_q0        |   in|   32|   ap_memory|          v224|         array|
|v225_address0  |  out|   20|   ap_memory|          v225|         array|
|v225_ce0       |  out|    1|   ap_memory|          v225|         array|
|v225_q0        |   in|   32|   ap_memory|          v225|         array|
|v226_address0  |  out|   10|   ap_memory|          v226|         array|
|v226_ce0       |  out|    1|   ap_memory|          v226|         array|
|v226_q0        |   in|   32|   ap_memory|          v226|         array|
|v227_address0  |  out|   20|   ap_memory|          v227|         array|
|v227_ce0       |  out|    1|   ap_memory|          v227|         array|
|v227_q0        |   in|   32|   ap_memory|          v227|         array|
|v228_address0  |  out|   10|   ap_memory|          v228|         array|
|v228_ce0       |  out|    1|   ap_memory|          v228|         array|
|v228_q0        |   in|   32|   ap_memory|          v228|         array|
|v229_address0  |  out|   22|   ap_memory|          v229|         array|
|v229_ce0       |  out|    1|   ap_memory|          v229|         array|
|v229_q0        |   in|   32|   ap_memory|          v229|         array|
|v230_address0  |  out|   12|   ap_memory|          v230|         array|
|v230_ce0       |  out|    1|   ap_memory|          v230|         array|
|v230_q0        |   in|   32|   ap_memory|          v230|         array|
|v231_address0  |  out|   22|   ap_memory|          v231|         array|
|v231_ce0       |  out|    1|   ap_memory|          v231|         array|
|v231_q0        |   in|   32|   ap_memory|          v231|         array|
|v232_address0  |  out|   10|   ap_memory|          v232|         array|
|v232_ce0       |  out|    1|   ap_memory|          v232|         array|
|v232_q0        |   in|   32|   ap_memory|          v232|         array|
|v233_address0  |  out|   10|   ap_memory|          v233|         array|
|v233_ce0       |  out|    1|   ap_memory|          v233|         array|
|v233_q0        |   in|   32|   ap_memory|          v233|         array|
|v234_address0  |  out|   10|   ap_memory|          v234|         array|
|v234_ce0       |  out|    1|   ap_memory|          v234|         array|
|v234_q0        |   in|   32|   ap_memory|          v234|         array|
|v235_address0  |  out|   10|   ap_memory|          v235|         array|
|v235_ce0       |  out|    1|   ap_memory|          v235|         array|
|v235_q0        |   in|   32|   ap_memory|          v235|         array|
|v236_address0  |  out|   10|   ap_memory|          v236|         array|
|v236_ce0       |  out|    1|   ap_memory|          v236|         array|
|v236_q0        |   in|   32|   ap_memory|          v236|         array|
|v237_address0  |  out|   14|   ap_memory|          v237|         array|
|v237_ce0       |  out|    1|   ap_memory|          v237|         array|
|v237_we0       |  out|    1|   ap_memory|          v237|         array|
|v237_d0        |  out|   32|   ap_memory|          v237|         array|
+---------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 39
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 17 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 9 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 28 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 20 
28 --> 29 
29 --> 30 37 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 29 
37 --> 38 
38 --> 39 
39 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%i5 = alloca i32 1"   --->   Operation 40 'alloca' 'i5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (3.25ns)   --->   "%v205 = alloca i64 1" [kernel.cpp:397]   --->   Operation 41 'alloca' 'v205' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 42 [1/1] (3.25ns)   --->   "%v170 = alloca i64 1" [kernel.cpp:333]   --->   Operation 42 'alloca' 'v170' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 43 [1/1] (3.25ns)   --->   "%v101 = alloca i64 1" [kernel.cpp:215]   --->   Operation 43 'alloca' 'v101' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 44 [1/1] (3.25ns)   --->   "%v238 = alloca i64 1" [kernel.cpp:448]   --->   Operation 44 'alloca' 'v238' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 45 [1/1] (3.25ns)   --->   "%v239 = alloca i64 1" [kernel.cpp:450]   --->   Operation 45 'alloca' 'v239' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 46 [1/1] (3.25ns)   --->   "%v240 = alloca i64 1" [kernel.cpp:452]   --->   Operation 46 'alloca' 'v240' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 47 [1/1] (3.25ns)   --->   "%v241 = alloca i64 1"   --->   Operation 47 'alloca' 'v241' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 48 [1/1] (3.25ns)   --->   "%v242 = alloca i64 1" [kernel.cpp:456]   --->   Operation 48 'alloca' 'v242' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 49 [1/1] (3.25ns)   --->   "%v243 = alloca i64 1" [kernel.cpp:458]   --->   Operation 49 'alloca' 'v243' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 50 [1/1] (3.25ns)   --->   "%v244 = alloca i64 1"   --->   Operation 50 'alloca' 'v244' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 51 [1/1] (3.25ns)   --->   "%v245 = alloca i64 1" [kernel.cpp:462]   --->   Operation 51 'alloca' 'v245' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 52 [1/1] (3.25ns)   --->   "%v246 = alloca i64 1" [kernel.cpp:464]   --->   Operation 52 'alloca' 'v246' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 53 [1/1] (3.25ns)   --->   "%v247 = alloca i64 1" [kernel.cpp:466]   --->   Operation 53 'alloca' 'v247' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 54 [1/1] (3.25ns)   --->   "%v248 = alloca i64 1" [kernel.cpp:468]   --->   Operation 54 'alloca' 'v248' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 55 [2/2] (0.00ns)   --->   "%call_ln449 = call void @Linear_layer_qkv, i32 %v220, i32 %v221, i32 %v222, i32 %v238" [kernel.cpp:449]   --->   Operation 55 'call' 'call_ln449' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 56 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Bert_layer_Pipeline_VITIS_LOOP_209_1_VITIS_LOOP_210_2, i32 %v242"   --->   Operation 56 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 57 [1/1] (1.58ns)   --->   "%store_ln214 = store i4 0, i4 %i5" [kernel.cpp:214]   --->   Operation 57 'store' 'store_ln214' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 58 [1/2] (0.00ns)   --->   "%call_ln449 = call void @Linear_layer_qkv, i32 %v220, i32 %v221, i32 %v222, i32 %v238" [kernel.cpp:449]   --->   Operation 58 'call' 'call_ln449' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 59 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Bert_layer_Pipeline_VITIS_LOOP_209_1_VITIS_LOOP_210_2, i32 %v242"   --->   Operation 59 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 60 [2/2] (0.00ns)   --->   "%call_ln451 = call void @Linear_layer_qkv, i32 %v220, i32 %v223, i32 %v224, i32 %v239" [kernel.cpp:451]   --->   Operation 60 'call' 'call_ln451' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 61 [1/2] (0.00ns)   --->   "%call_ln451 = call void @Linear_layer_qkv, i32 %v220, i32 %v223, i32 %v224, i32 %v239" [kernel.cpp:451]   --->   Operation 61 'call' 'call_ln451' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 62 [2/2] (0.00ns)   --->   "%call_ln453 = call void @Linear_layer_qkv, i32 %v220, i32 %v225, i32 %v226, i32 %v240" [kernel.cpp:453]   --->   Operation 62 'call' 'call_ln453' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 63 [1/2] (0.00ns)   --->   "%call_ln453 = call void @Linear_layer_qkv, i32 %v220, i32 %v225, i32 %v226, i32 %v240" [kernel.cpp:453]   --->   Operation 63 'call' 'call_ln453' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 64 [2/2] (0.00ns)   --->   "%call_ln455 = call void @Self_attention, i32 %v238, i32 %v239, i32 %v240, i32 %v241" [kernel.cpp:455]   --->   Operation 64 'call' 'call_ln455' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%spectopmodule_ln428 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_15" [kernel.cpp:428]   --->   Operation 65 'spectopmodule' 'spectopmodule_ln428' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v220, void @empty_46, i32 0, i32 0, void @empty_35, i32 4294967295, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35, i32 4294967295, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v220"   --->   Operation 67 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v221, void @empty_46, i32 0, i32 0, void @empty_35, i32 4294967295, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35, i32 4294967295, i32 0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v221"   --->   Operation 69 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v222, void @empty_46, i32 0, i32 0, void @empty_35, i32 4294967295, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35, i32 4294967295, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v222"   --->   Operation 71 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v223, void @empty_46, i32 0, i32 0, void @empty_35, i32 4294967295, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35, i32 4294967295, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v223"   --->   Operation 73 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v224, void @empty_46, i32 0, i32 0, void @empty_35, i32 4294967295, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35, i32 4294967295, i32 0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v224"   --->   Operation 75 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v225, void @empty_46, i32 0, i32 0, void @empty_35, i32 4294967295, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35, i32 4294967295, i32 0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v225"   --->   Operation 77 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v226, void @empty_46, i32 0, i32 0, void @empty_35, i32 4294967295, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35, i32 4294967295, i32 0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v226"   --->   Operation 79 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v227, void @empty_46, i32 0, i32 0, void @empty_35, i32 4294967295, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35, i32 4294967295, i32 0"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v227"   --->   Operation 81 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v228, void @empty_46, i32 0, i32 0, void @empty_35, i32 4294967295, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35, i32 4294967295, i32 0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v228"   --->   Operation 83 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v229, void @empty_46, i32 0, i32 0, void @empty_35, i32 4294967295, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35, i32 4294967295, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v229"   --->   Operation 85 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v230, void @empty_46, i32 0, i32 0, void @empty_35, i32 4294967295, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35, i32 4294967295, i32 0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v230"   --->   Operation 87 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v231, void @empty_46, i32 0, i32 0, void @empty_35, i32 4294967295, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35, i32 4294967295, i32 0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v231"   --->   Operation 89 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v232, void @empty_46, i32 0, i32 0, void @empty_35, i32 4294967295, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35, i32 4294967295, i32 0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v232"   --->   Operation 91 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v233, void @empty_46, i32 0, i32 0, void @empty_35, i32 4294967295, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35, i32 4294967295, i32 0"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v233"   --->   Operation 93 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v234, void @empty_46, i32 0, i32 0, void @empty_35, i32 4294967295, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35, i32 4294967295, i32 0"   --->   Operation 94 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v234"   --->   Operation 95 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v235, void @empty_46, i32 0, i32 0, void @empty_35, i32 4294967295, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35, i32 4294967295, i32 0"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v235"   --->   Operation 97 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v236, void @empty_46, i32 0, i32 0, void @empty_35, i32 4294967295, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35, i32 4294967295, i32 0"   --->   Operation 98 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v236"   --->   Operation 99 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v237, void @empty_46, i32 0, i32 0, void @empty_35, i32 4294967295, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35, i32 4294967295, i32 0"   --->   Operation 100 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v237"   --->   Operation 101 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 102 [1/2] (0.00ns)   --->   "%call_ln455 = call void @Self_attention, i32 %v238, i32 %v239, i32 %v240, i32 %v241" [kernel.cpp:455]   --->   Operation 102 'call' 'call_ln455' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln214 = br void %l_j_init3.i" [kernel.cpp:214]   --->   Operation 103 'br' 'br_ln214' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 3.32>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%i5_1 = load i4 %i5" [kernel.cpp:214]   --->   Operation 104 'load' 'i5_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (1.30ns)   --->   "%icmp_ln214 = icmp_eq  i4 %i5_1, i4 12" [kernel.cpp:214]   --->   Operation 105 'icmp' 'icmp_ln214' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12"   --->   Operation 106 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (1.73ns)   --->   "%add_ln214 = add i4 %i5_1, i4 1" [kernel.cpp:214]   --->   Operation 107 'add' 'add_ln214' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln214 = br i1 %icmp_ln214, void %l_j_init3.i.split, void %for.inc.i6.preheader" [kernel.cpp:214]   --->   Operation 108 'br' 'br_ln214' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 109 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Bert_layer_Pipeline_l_j_init3, i32 %v101"   --->   Operation 109 'call' 'call_ln0' <Predicate = (!icmp_ln214)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 110 [1/1] (1.58ns)   --->   "%store_ln214 = store i4 %add_ln214, i4 %i5" [kernel.cpp:214]   --->   Operation 110 'store' 'store_ln214' <Predicate = (!icmp_ln214)> <Delay = 1.58>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "%i9 = alloca i32 1"   --->   Operation 111 'alloca' 'i9' <Predicate = (icmp_ln214)> <Delay = 0.00>
ST_9 : Operation 112 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Bert_layer_Pipeline_l_S_i_j_0_i6_l_j9, i32 %v220, i32 %v242, i32 %v243"   --->   Operation 112 'call' 'call_ln0' <Predicate = (icmp_ln214)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 113 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Bert_layer_Pipeline_VITIS_LOOP_327_1_VITIS_LOOP_328_2, i32 %v245"   --->   Operation 113 'call' 'call_ln0' <Predicate = (icmp_ln214)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 114 [1/1] (1.58ns)   --->   "%store_ln332 = store i4 0, i4 %i9" [kernel.cpp:332]   --->   Operation 114 'store' 'store_ln332' <Predicate = (icmp_ln214)> <Delay = 1.58>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 115 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Bert_layer_Pipeline_l_j_init3, i32 %v101"   --->   Operation 115 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 1.81>
ST_11 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i4.i10, i4 %i5_1, i10 0" [kernel.cpp:214]   --->   Operation 116 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_46 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %i5_1, i8 0" [kernel.cpp:214]   --->   Operation 117 'bitconcatenate' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_78_cast = zext i12 %tmp_46" [kernel.cpp:214]   --->   Operation 118 'zext' 'tmp_78_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 119 [1/1] (1.81ns)   --->   "%empty_386 = sub i14 %tmp_s, i14 %tmp_78_cast" [kernel.cpp:214]   --->   Operation 119 'sub' 'empty_386' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 120 [2/2] (0.00ns)   --->   "%call_ln214 = call void @Bert_layer_Pipeline_l_S_k_0_k3_l_j7, i14 %empty_386, i32 %v241, i32 %v227, i32 %v101" [kernel.cpp:214]   --->   Operation 120 'call' 'call_ln214' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 121 [1/2] (0.00ns)   --->   "%call_ln214 = call void @Bert_layer_Pipeline_l_S_k_0_k3_l_j7, i14 %empty_386, i32 %v241, i32 %v227, i32 %v101" [kernel.cpp:214]   --->   Operation 121 'call' 'call_ln214' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 1.81>
ST_13 : Operation 122 [2/2] (1.81ns)   --->   "%call_ln214 = call void @Bert_layer_Pipeline_l_j_back3, i14 %empty_386, i32 %v242, i32 %v101" [kernel.cpp:214]   --->   Operation 122 'call' 'call_ln214' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 123 [1/2] (0.00ns)   --->   "%call_ln214 = call void @Bert_layer_Pipeline_l_j_back3, i14 %empty_386, i32 %v242, i32 %v101" [kernel.cpp:214]   --->   Operation 123 'call' 'call_ln214' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 5.06>
ST_15 : Operation 124 [2/2] (5.06ns)   --->   "%call_ln214 = call void @Bert_layer_Pipeline_l_j8, i14 %empty_386, i32 %v242, i32 %v228" [kernel.cpp:214]   --->   Operation 124 'call' 'call_ln214' <Predicate = true> <Delay = 5.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 125 [1/1] (0.00ns)   --->   "%specloopname_ln214 = specloopname void @_ssdm_op_SpecLoopName, void @empty_38" [kernel.cpp:214]   --->   Operation 125 'specloopname' 'specloopname_ln214' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 126 [1/2] (0.00ns)   --->   "%call_ln214 = call void @Bert_layer_Pipeline_l_j8, i14 %empty_386, i32 %v242, i32 %v228" [kernel.cpp:214]   --->   Operation 126 'call' 'call_ln214' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln214 = br void %l_j_init3.i" [kernel.cpp:214]   --->   Operation 127 'br' 'br_ln214' <Predicate = true> <Delay = 0.00>

State 17 <SV = 9> <Delay = 0.00>
ST_17 : Operation 128 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Bert_layer_Pipeline_l_S_i_j_0_i6_l_j9, i32 %v220, i32 %v242, i32 %v243"   --->   Operation 128 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 129 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Bert_layer_Pipeline_VITIS_LOOP_327_1_VITIS_LOOP_328_2, i32 %v245"   --->   Operation 129 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 10> <Delay = 0.00>
ST_18 : Operation 130 [2/2] (0.00ns)   --->   "%call_ln461 = call void @Layer_norm, i32 %v243, i32 %v233, i32 %v234, i32 %v244" [kernel.cpp:461]   --->   Operation 130 'call' 'call_ln461' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 11> <Delay = 0.00>
ST_19 : Operation 131 [1/2] (0.00ns)   --->   "%call_ln461 = call void @Layer_norm, i32 %v243, i32 %v233, i32 %v234, i32 %v244" [kernel.cpp:461]   --->   Operation 131 'call' 'call_ln461' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln332 = br void %l_j_init4.i" [kernel.cpp:332]   --->   Operation 132 'br' 'br_ln332' <Predicate = true> <Delay = 0.00>

State 20 <SV = 12> <Delay = 3.32>
ST_20 : Operation 133 [1/1] (0.00ns)   --->   "%i9_1 = load i4 %i9" [kernel.cpp:332]   --->   Operation 133 'load' 'i9_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 134 [1/1] (1.30ns)   --->   "%icmp_ln332 = icmp_eq  i4 %i9_1, i4 12" [kernel.cpp:332]   --->   Operation 134 'icmp' 'icmp_ln332' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 135 [1/1] (0.00ns)   --->   "%empty_387 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12"   --->   Operation 135 'speclooptripcount' 'empty_387' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 136 [1/1] (1.73ns)   --->   "%add_ln332 = add i4 %i9_1, i4 1" [kernel.cpp:332]   --->   Operation 136 'add' 'add_ln332' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln332 = br i1 %icmp_ln332, void %l_j_init4.i.split, void %for.inc.i59.preheader" [kernel.cpp:332]   --->   Operation 137 'br' 'br_ln332' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 138 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Bert_layer_Pipeline_l_j_init4, i32 %v170"   --->   Operation 138 'call' 'call_ln0' <Predicate = (!icmp_ln332)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 139 [1/1] (1.58ns)   --->   "%store_ln332 = store i4 %add_ln332, i4 %i9" [kernel.cpp:332]   --->   Operation 139 'store' 'store_ln332' <Predicate = (!icmp_ln332)> <Delay = 1.58>
ST_20 : Operation 140 [1/1] (0.00ns)   --->   "%i11 = alloca i32 1"   --->   Operation 140 'alloca' 'i11' <Predicate = (icmp_ln332)> <Delay = 0.00>
ST_20 : Operation 141 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Bert_layer_Pipeline_l_S_i_j_0_i10_l_j14, i32 %v245, i32 %v246, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V"   --->   Operation 141 'call' 'call_ln0' <Predicate = (icmp_ln332)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 142 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Bert_layer_Pipeline_VITIS_LOOP_391_1_VITIS_LOOP_392_2, i32 %v247"   --->   Operation 142 'call' 'call_ln0' <Predicate = (icmp_ln332)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 143 [1/1] (1.58ns)   --->   "%store_ln396 = store i4 0, i4 %i11" [kernel.cpp:396]   --->   Operation 143 'store' 'store_ln396' <Predicate = (icmp_ln332)> <Delay = 1.58>

State 21 <SV = 13> <Delay = 0.00>
ST_21 : Operation 144 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Bert_layer_Pipeline_l_j_init4, i32 %v170"   --->   Operation 144 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 14> <Delay = 2.07>
ST_22 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_47 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i4.i10, i4 %i9_1, i10 0" [kernel.cpp:332]   --->   Operation 145 'bitconcatenate' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_85_cast = zext i14 %tmp_47" [kernel.cpp:332]   --->   Operation 146 'zext' 'tmp_85_cast' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_48 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %i9_1, i8 0" [kernel.cpp:332]   --->   Operation 147 'bitconcatenate' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_86_cast = zext i12 %tmp_48" [kernel.cpp:332]   --->   Operation 148 'zext' 'tmp_86_cast' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 149 [1/1] (1.81ns)   --->   "%empty_388 = sub i14 %tmp_47, i14 %tmp_86_cast" [kernel.cpp:332]   --->   Operation 149 'sub' 'empty_388' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_49 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i4.i12, i4 %i9_1, i12 0" [kernel.cpp:352]   --->   Operation 150 'bitconcatenate' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 151 [1/1] (2.07ns)   --->   "%sub_ln352 = sub i16 %tmp_49, i16 %tmp_85_cast" [kernel.cpp:352]   --->   Operation 151 'sub' 'sub_ln352' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 152 [2/2] (0.00ns)   --->   "%call_ln332 = call void @Bert_layer_Pipeline_l_S_k_0_k4_l_j12, i14 %empty_388, i32 %v244, i32 %v229, i32 %v170" [kernel.cpp:332]   --->   Operation 152 'call' 'call_ln332' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 15> <Delay = 0.00>
ST_23 : Operation 153 [1/2] (0.00ns)   --->   "%call_ln332 = call void @Bert_layer_Pipeline_l_S_k_0_k4_l_j12, i14 %empty_388, i32 %v244, i32 %v229, i32 %v170" [kernel.cpp:332]   --->   Operation 153 'call' 'call_ln332' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 16> <Delay = 2.07>
ST_24 : Operation 154 [2/2] (2.07ns)   --->   "%call_ln352 = call void @Bert_layer_Pipeline_l_j_back4, i16 %sub_ln352, i32 %v245, i32 %v170" [kernel.cpp:352]   --->   Operation 154 'call' 'call_ln352' <Predicate = true> <Delay = 2.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 17> <Delay = 0.00>
ST_25 : Operation 155 [1/2] (0.00ns)   --->   "%call_ln352 = call void @Bert_layer_Pipeline_l_j_back4, i16 %sub_ln352, i32 %v245, i32 %v170" [kernel.cpp:352]   --->   Operation 155 'call' 'call_ln352' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 18> <Delay = 5.33>
ST_26 : Operation 156 [2/2] (5.33ns)   --->   "%call_ln352 = call void @Bert_layer_Pipeline_l_j13, i16 %sub_ln352, i32 %v245, i32 %v230" [kernel.cpp:352]   --->   Operation 156 'call' 'call_ln352' <Predicate = true> <Delay = 5.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 19> <Delay = 0.00>
ST_27 : Operation 157 [1/1] (0.00ns)   --->   "%specloopname_ln332 = specloopname void @_ssdm_op_SpecLoopName, void @empty_37" [kernel.cpp:332]   --->   Operation 157 'specloopname' 'specloopname_ln332' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 158 [1/2] (0.00ns)   --->   "%call_ln352 = call void @Bert_layer_Pipeline_l_j13, i16 %sub_ln352, i32 %v245, i32 %v230" [kernel.cpp:352]   --->   Operation 158 'call' 'call_ln352' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln332 = br void %l_j_init4.i" [kernel.cpp:332]   --->   Operation 159 'br' 'br_ln332' <Predicate = true> <Delay = 0.00>

State 28 <SV = 13> <Delay = 0.00>
ST_28 : Operation 160 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Bert_layer_Pipeline_l_S_i_j_0_i10_l_j14, i32 %v245, i32 %v246, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V"   --->   Operation 160 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 161 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Bert_layer_Pipeline_VITIS_LOOP_391_1_VITIS_LOOP_392_2, i32 %v247"   --->   Operation 161 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln396 = br void %l_j_init5.i" [kernel.cpp:396]   --->   Operation 162 'br' 'br_ln396' <Predicate = true> <Delay = 0.00>

State 29 <SV = 14> <Delay = 3.32>
ST_29 : Operation 163 [1/1] (0.00ns)   --->   "%i11_1 = load i4 %i11" [kernel.cpp:396]   --->   Operation 163 'load' 'i11_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 164 [1/1] (1.30ns)   --->   "%icmp_ln396 = icmp_eq  i4 %i11_1, i4 12" [kernel.cpp:396]   --->   Operation 164 'icmp' 'icmp_ln396' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 165 [1/1] (0.00ns)   --->   "%empty_389 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12"   --->   Operation 165 'speclooptripcount' 'empty_389' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 166 [1/1] (1.73ns)   --->   "%add_ln396 = add i4 %i11_1, i4 1" [kernel.cpp:396]   --->   Operation 166 'add' 'add_ln396' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln396 = br i1 %icmp_ln396, void %l_j_init5.i.split, void %for.inc.i116.preheader" [kernel.cpp:396]   --->   Operation 167 'br' 'br_ln396' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 168 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Bert_layer_Pipeline_l_j_init5, i32 %v205"   --->   Operation 168 'call' 'call_ln0' <Predicate = (!icmp_ln396)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 169 [1/1] (1.58ns)   --->   "%store_ln396 = store i4 %add_ln396, i4 %i11" [kernel.cpp:396]   --->   Operation 169 'store' 'store_ln396' <Predicate = (!icmp_ln396)> <Delay = 1.58>
ST_29 : Operation 170 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97, i32 %v244, i32 %v247, i32 %v248"   --->   Operation 170 'call' 'call_ln0' <Predicate = (icmp_ln396)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 15> <Delay = 0.00>
ST_30 : Operation 171 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Bert_layer_Pipeline_l_j_init5, i32 %v205"   --->   Operation 171 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 16> <Delay = 2.07>
ST_31 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_50 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i4.i12, i4 %i11_1, i12 0" [kernel.cpp:396]   --->   Operation 172 'bitconcatenate' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_51 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i4.i10, i4 %i11_1, i10 0" [kernel.cpp:396]   --->   Operation 173 'bitconcatenate' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_96_cast = zext i14 %tmp_51" [kernel.cpp:396]   --->   Operation 174 'zext' 'tmp_96_cast' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 175 [1/1] (2.07ns)   --->   "%empty_390 = sub i16 %tmp_50, i16 %tmp_96_cast" [kernel.cpp:396]   --->   Operation 175 'sub' 'empty_390' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_52 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %i11_1, i8 0" [kernel.cpp:416]   --->   Operation 176 'bitconcatenate' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln416 = zext i12 %tmp_52" [kernel.cpp:416]   --->   Operation 177 'zext' 'zext_ln416' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 178 [1/1] (1.81ns)   --->   "%sub_ln416 = sub i14 %tmp_51, i14 %zext_ln416" [kernel.cpp:416]   --->   Operation 178 'sub' 'sub_ln416' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 179 [2/2] (0.00ns)   --->   "%call_ln396 = call void @Bert_layer_Pipeline_l_S_k_0_k5_l_j15, i16 %empty_390, i32 %v246, i32 %v231, i32 %v205" [kernel.cpp:396]   --->   Operation 179 'call' 'call_ln396' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 17> <Delay = 0.00>
ST_32 : Operation 180 [1/2] (0.00ns)   --->   "%call_ln396 = call void @Bert_layer_Pipeline_l_S_k_0_k5_l_j15, i16 %empty_390, i32 %v246, i32 %v231, i32 %v205" [kernel.cpp:396]   --->   Operation 180 'call' 'call_ln396' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 18> <Delay = 1.81>
ST_33 : Operation 181 [2/2] (1.81ns)   --->   "%call_ln416 = call void @Bert_layer_Pipeline_l_j_back5, i14 %sub_ln416, i32 %v247, i32 %v205" [kernel.cpp:416]   --->   Operation 181 'call' 'call_ln416' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 19> <Delay = 0.00>
ST_34 : Operation 182 [1/2] (0.00ns)   --->   "%call_ln416 = call void @Bert_layer_Pipeline_l_j_back5, i14 %sub_ln416, i32 %v247, i32 %v205" [kernel.cpp:416]   --->   Operation 182 'call' 'call_ln416' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 20> <Delay = 5.06>
ST_35 : Operation 183 [2/2] (5.06ns)   --->   "%call_ln416 = call void @Bert_layer_Pipeline_l_j16, i14 %sub_ln416, i32 %v247, i32 %v232" [kernel.cpp:416]   --->   Operation 183 'call' 'call_ln416' <Predicate = true> <Delay = 5.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 21> <Delay = 0.00>
ST_36 : Operation 184 [1/1] (0.00ns)   --->   "%specloopname_ln396 = specloopname void @_ssdm_op_SpecLoopName, void @empty_41" [kernel.cpp:396]   --->   Operation 184 'specloopname' 'specloopname_ln396' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 185 [1/2] (0.00ns)   --->   "%call_ln416 = call void @Bert_layer_Pipeline_l_j16, i14 %sub_ln416, i32 %v247, i32 %v232" [kernel.cpp:416]   --->   Operation 185 'call' 'call_ln416' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 186 [1/1] (0.00ns)   --->   "%br_ln396 = br void %l_j_init5.i" [kernel.cpp:396]   --->   Operation 186 'br' 'br_ln396' <Predicate = true> <Delay = 0.00>

State 37 <SV = 15> <Delay = 0.00>
ST_37 : Operation 187 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97, i32 %v244, i32 %v247, i32 %v248"   --->   Operation 187 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 16> <Delay = 0.00>
ST_38 : Operation 188 [2/2] (0.00ns)   --->   "%call_ln470 = call void @Layer_norm.1, i32 %v248, i32 %v235, i32 %v236, i32 %v237" [kernel.cpp:470]   --->   Operation 188 'call' 'call_ln470' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 17> <Delay = 0.00>
ST_39 : Operation 189 [1/2] (0.00ns)   --->   "%call_ln470 = call void @Layer_norm.1, i32 %v248, i32 %v235, i32 %v236, i32 %v237" [kernel.cpp:470]   --->   Operation 189 'call' 'call_ln470' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 190 [1/1] (0.00ns)   --->   "%ret_ln471 = ret" [kernel.cpp:471]   --->   Operation 190 'ret' 'ret_ln471' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v220]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v221]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v222]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v223]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v224]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v225]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v226]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v227]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v228]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v229]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v230]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v231]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v232]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v233]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v234]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v235]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v236]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v237]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log0_lut_table_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i5                  (alloca           ) [ 0111111111111111100000000000000000000000]
v205                (alloca           ) [ 0011111111111111111111111111111111111000]
v170                (alloca           ) [ 0011111111111111111111111111000000000000]
v101                (alloca           ) [ 0011111111111111100000000000000000000000]
v238                (alloca           ) [ 0011111110000000000000000000000000000000]
v239                (alloca           ) [ 0011111110000000000000000000000000000000]
v240                (alloca           ) [ 0011111110000000000000000000000000000000]
v241                (alloca           ) [ 0011111111111111100000000000000000000000]
v242                (alloca           ) [ 0011111111111111110000000000000000000000]
v243                (alloca           ) [ 0011111111111111111100000000000000000000]
v244                (alloca           ) [ 0011111111111111111111111111111111111100]
v245                (alloca           ) [ 0011111111111111111111111111100000000000]
v246                (alloca           ) [ 0011111111111111111111111111111111111000]
v247                (alloca           ) [ 0011111111111111111111111111111111111100]
v248                (alloca           ) [ 0011111111111111111111111111111111111111]
store_ln214         (store            ) [ 0000000000000000000000000000000000000000]
call_ln449          (call             ) [ 0000000000000000000000000000000000000000]
call_ln0            (call             ) [ 0000000000000000000000000000000000000000]
call_ln451          (call             ) [ 0000000000000000000000000000000000000000]
call_ln453          (call             ) [ 0000000000000000000000000000000000000000]
spectopmodule_ln428 (spectopmodule    ) [ 0000000000000000000000000000000000000000]
specinterface_ln0   (specinterface    ) [ 0000000000000000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000000000000000000000000000000]
specinterface_ln0   (specinterface    ) [ 0000000000000000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000000000000000000000000000000]
specinterface_ln0   (specinterface    ) [ 0000000000000000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000000000000000000000000000000]
specinterface_ln0   (specinterface    ) [ 0000000000000000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000000000000000000000000000000]
specinterface_ln0   (specinterface    ) [ 0000000000000000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000000000000000000000000000000]
specinterface_ln0   (specinterface    ) [ 0000000000000000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000000000000000000000000000000]
specinterface_ln0   (specinterface    ) [ 0000000000000000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000000000000000000000000000000]
specinterface_ln0   (specinterface    ) [ 0000000000000000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000000000000000000000000000000]
specinterface_ln0   (specinterface    ) [ 0000000000000000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000000000000000000000000000000]
specinterface_ln0   (specinterface    ) [ 0000000000000000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000000000000000000000000000000]
specinterface_ln0   (specinterface    ) [ 0000000000000000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000000000000000000000000000000]
specinterface_ln0   (specinterface    ) [ 0000000000000000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000000000000000000000000000000]
specinterface_ln0   (specinterface    ) [ 0000000000000000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000000000000000000000000000000]
specinterface_ln0   (specinterface    ) [ 0000000000000000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000000000000000000000000000000]
specinterface_ln0   (specinterface    ) [ 0000000000000000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000000000000000000000000000000]
specinterface_ln0   (specinterface    ) [ 0000000000000000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000000000000000000000000000000]
specinterface_ln0   (specinterface    ) [ 0000000000000000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000000000000000000000000000000]
specinterface_ln0   (specinterface    ) [ 0000000000000000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000000000000000000000000000000]
call_ln455          (call             ) [ 0000000000000000000000000000000000000000]
br_ln214            (br               ) [ 0000000000000000000000000000000000000000]
i5_1                (load             ) [ 0000000000110000000000000000000000000000]
icmp_ln214          (icmp             ) [ 0000000001111111100000000000000000000000]
empty               (speclooptripcount) [ 0000000000000000000000000000000000000000]
add_ln214           (add              ) [ 0000000000000000000000000000000000000000]
br_ln214            (br               ) [ 0000000000000000000000000000000000000000]
store_ln214         (store            ) [ 0000000000000000000000000000000000000000]
i9                  (alloca           ) [ 0000000001111111111111111111000000000000]
store_ln332         (store            ) [ 0000000000000000000000000000000000000000]
call_ln0            (call             ) [ 0000000000000000000000000000000000000000]
tmp_s               (bitconcatenate   ) [ 0000000000000000000000000000000000000000]
tmp_46              (bitconcatenate   ) [ 0000000000000000000000000000000000000000]
tmp_78_cast         (zext             ) [ 0000000000000000000000000000000000000000]
empty_386           (sub              ) [ 0000000000001111100000000000000000000000]
call_ln214          (call             ) [ 0000000000000000000000000000000000000000]
call_ln214          (call             ) [ 0000000000000000000000000000000000000000]
specloopname_ln214  (specloopname     ) [ 0000000000000000000000000000000000000000]
call_ln214          (call             ) [ 0000000000000000000000000000000000000000]
br_ln214            (br               ) [ 0000000000000000000000000000000000000000]
call_ln0            (call             ) [ 0000000000000000000000000000000000000000]
call_ln0            (call             ) [ 0000000000000000000000000000000000000000]
call_ln461          (call             ) [ 0000000000000000000000000000000000000000]
br_ln332            (br               ) [ 0000000000000000000000000000000000000000]
i9_1                (load             ) [ 0000000000000000000001100000000000000000]
icmp_ln332          (icmp             ) [ 0000000000000000000011111111000000000000]
empty_387           (speclooptripcount) [ 0000000000000000000000000000000000000000]
add_ln332           (add              ) [ 0000000000000000000000000000000000000000]
br_ln332            (br               ) [ 0000000000000000000000000000000000000000]
store_ln332         (store            ) [ 0000000000000000000000000000000000000000]
i11                 (alloca           ) [ 0000000000000000000011111111111111111000]
store_ln396         (store            ) [ 0000000000000000000000000000000000000000]
call_ln0            (call             ) [ 0000000000000000000000000000000000000000]
tmp_47              (bitconcatenate   ) [ 0000000000000000000000000000000000000000]
tmp_85_cast         (zext             ) [ 0000000000000000000000000000000000000000]
tmp_48              (bitconcatenate   ) [ 0000000000000000000000000000000000000000]
tmp_86_cast         (zext             ) [ 0000000000000000000000000000000000000000]
empty_388           (sub              ) [ 0000000000000000000000010000000000000000]
tmp_49              (bitconcatenate   ) [ 0000000000000000000000000000000000000000]
sub_ln352           (sub              ) [ 0000000000000000000000011111000000000000]
call_ln332          (call             ) [ 0000000000000000000000000000000000000000]
call_ln352          (call             ) [ 0000000000000000000000000000000000000000]
specloopname_ln332  (specloopname     ) [ 0000000000000000000000000000000000000000]
call_ln352          (call             ) [ 0000000000000000000000000000000000000000]
br_ln332            (br               ) [ 0000000000000000000000000000000000000000]
call_ln0            (call             ) [ 0000000000000000000000000000000000000000]
call_ln0            (call             ) [ 0000000000000000000000000000000000000000]
br_ln396            (br               ) [ 0000000000000000000000000000000000000000]
i11_1               (load             ) [ 0000000000000000000000000000001100000000]
icmp_ln396          (icmp             ) [ 0000000000000000000000000000011111111000]
empty_389           (speclooptripcount) [ 0000000000000000000000000000000000000000]
add_ln396           (add              ) [ 0000000000000000000000000000000000000000]
br_ln396            (br               ) [ 0000000000000000000000000000000000000000]
store_ln396         (store            ) [ 0000000000000000000000000000000000000000]
call_ln0            (call             ) [ 0000000000000000000000000000000000000000]
tmp_50              (bitconcatenate   ) [ 0000000000000000000000000000000000000000]
tmp_51              (bitconcatenate   ) [ 0000000000000000000000000000000000000000]
tmp_96_cast         (zext             ) [ 0000000000000000000000000000000000000000]
empty_390           (sub              ) [ 0000000000000000000000000000000010000000]
tmp_52              (bitconcatenate   ) [ 0000000000000000000000000000000000000000]
zext_ln416          (zext             ) [ 0000000000000000000000000000000000000000]
sub_ln416           (sub              ) [ 0000000000000000000000000000000011111000]
call_ln396          (call             ) [ 0000000000000000000000000000000000000000]
call_ln416          (call             ) [ 0000000000000000000000000000000000000000]
specloopname_ln396  (specloopname     ) [ 0000000000000000000000000000000000000000]
call_ln416          (call             ) [ 0000000000000000000000000000000000000000]
br_ln396            (br               ) [ 0000000000000000000000000000000000000000]
call_ln0            (call             ) [ 0000000000000000000000000000000000000000]
call_ln470          (call             ) [ 0000000000000000000000000000000000000000]
ret_ln471           (ret              ) [ 0000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v220">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v220"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v221">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v221"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v222">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v222"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="v223">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v223"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="v224">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v224"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="v225">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v225"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="v226">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v226"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="v227">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v227"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="v228">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v228"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="v229">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v229"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="v230">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v230"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="v231">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v231"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="v232">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v232"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="v233">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v233"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="v234">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v234"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="v235">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v235"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="v236">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v236"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="v237">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v237"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="pow_reduce_anonymous_namespace_log0_lut_table_array_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log0_lut_table_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Linear_layer_qkv"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Bert_layer_Pipeline_VITIS_LOOP_209_1_VITIS_LOOP_210_2"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Self_attention"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_46"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_35"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Bert_layer_Pipeline_l_j_init3"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Bert_layer_Pipeline_l_S_i_j_0_i6_l_j9"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Bert_layer_Pipeline_VITIS_LOOP_327_1_VITIS_LOOP_328_2"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i4.i10"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i4.i8"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Bert_layer_Pipeline_l_S_k_0_k3_l_j7"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Bert_layer_Pipeline_l_j_back3"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Bert_layer_Pipeline_l_j8"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_38"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Layer_norm"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Bert_layer_Pipeline_l_j_init4"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Bert_layer_Pipeline_l_S_i_j_0_i10_l_j14"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Bert_layer_Pipeline_VITIS_LOOP_391_1_VITIS_LOOP_392_2"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i4.i12"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Bert_layer_Pipeline_l_S_k_0_k4_l_j12"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Bert_layer_Pipeline_l_j_back4"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Bert_layer_Pipeline_l_j13"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_37"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Bert_layer_Pipeline_l_j_init5"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Bert_layer_Pipeline_l_S_k_0_k5_l_j15"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Bert_layer_Pipeline_l_j_back5"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Bert_layer_Pipeline_l_j16"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_41"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Layer_norm.1"/></StgValue>
</bind>
</comp>

<comp id="160" class="1004" name="i5_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i5/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="v205_alloca_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v205/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="v170_alloca_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v170/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="v101_alloca_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v101/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="v238_alloca_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v238/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="v239_alloca_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v239/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="v240_alloca_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v240/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="v241_alloca_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v241/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="v242_alloca_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v242/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="v243_alloca_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v243/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="v244_alloca_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v244/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="v245_alloca_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v245/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="v246_alloca_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v246/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="v247_alloca_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v247/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="v248_alloca_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v248/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="i9_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i9/9 "/>
</bind>
</comp>

<comp id="224" class="1004" name="i11_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i11/20 "/>
</bind>
</comp>

<comp id="228" class="1004" name="grp_Linear_layer_qkv_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="0" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="0"/>
<pin id="231" dir="0" index="2" bw="32" slack="0"/>
<pin id="232" dir="0" index="3" bw="32" slack="0"/>
<pin id="233" dir="0" index="4" bw="32" slack="0"/>
<pin id="234" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln449/1 call_ln451/3 call_ln453/5 "/>
</bind>
</comp>

<comp id="244" class="1004" name="grp_Bert_layer_Pipeline_VITIS_LOOP_209_1_VITIS_LOOP_210_2_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="0" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="0"/>
<pin id="247" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="grp_Self_attention_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="0" slack="0"/>
<pin id="252" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="253" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="254" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="255" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="256" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln455/7 "/>
</bind>
</comp>

<comp id="258" class="1004" name="grp_Bert_layer_Pipeline_l_j_init3_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="0" slack="0"/>
<pin id="260" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="261" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/9 "/>
</bind>
</comp>

<comp id="263" class="1004" name="grp_Bert_layer_Pipeline_l_S_i_j_0_i6_l_j9_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="0" slack="0"/>
<pin id="265" dir="0" index="1" bw="32" slack="0"/>
<pin id="266" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="267" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="268" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/9 "/>
</bind>
</comp>

<comp id="271" class="1004" name="grp_Bert_layer_Pipeline_VITIS_LOOP_327_1_VITIS_LOOP_328_2_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="0" slack="0"/>
<pin id="273" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="274" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/9 "/>
</bind>
</comp>

<comp id="276" class="1004" name="grp_Bert_layer_Pipeline_l_S_k_0_k3_l_j7_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="0" slack="0"/>
<pin id="278" dir="0" index="1" bw="14" slack="0"/>
<pin id="279" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="280" dir="0" index="3" bw="32" slack="0"/>
<pin id="281" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="282" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln214/11 "/>
</bind>
</comp>

<comp id="285" class="1004" name="grp_Bert_layer_Pipeline_l_j_back3_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="0" slack="0"/>
<pin id="287" dir="0" index="1" bw="14" slack="2"/>
<pin id="288" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="289" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="290" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln214/13 "/>
</bind>
</comp>

<comp id="292" class="1004" name="grp_Bert_layer_Pipeline_l_j8_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="0" slack="0"/>
<pin id="294" dir="0" index="1" bw="14" slack="4"/>
<pin id="295" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="296" dir="0" index="3" bw="32" slack="0"/>
<pin id="297" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln214/15 "/>
</bind>
</comp>

<comp id="300" class="1004" name="grp_Layer_norm_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="0" slack="0"/>
<pin id="302" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="303" dir="0" index="2" bw="32" slack="0"/>
<pin id="304" dir="0" index="3" bw="32" slack="0"/>
<pin id="305" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="306" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln461/18 "/>
</bind>
</comp>

<comp id="310" class="1004" name="grp_Bert_layer_Pipeline_l_j_init4_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="0" slack="0"/>
<pin id="312" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="313" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/20 "/>
</bind>
</comp>

<comp id="315" class="1004" name="grp_Bert_layer_Pipeline_l_S_i_j_0_i10_l_j14_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="0" slack="0"/>
<pin id="317" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="318" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="319" dir="0" index="3" bw="6" slack="0"/>
<pin id="320" dir="0" index="4" bw="109" slack="0"/>
<pin id="321" dir="0" index="5" bw="105" slack="0"/>
<pin id="322" dir="0" index="6" bw="102" slack="0"/>
<pin id="323" dir="0" index="7" bw="97" slack="0"/>
<pin id="324" dir="0" index="8" bw="92" slack="0"/>
<pin id="325" dir="0" index="9" bw="87" slack="0"/>
<pin id="326" dir="0" index="10" bw="82" slack="0"/>
<pin id="327" dir="0" index="11" bw="77" slack="0"/>
<pin id="328" dir="0" index="12" bw="58" slack="0"/>
<pin id="329" dir="0" index="13" bw="26" slack="0"/>
<pin id="330" dir="0" index="14" bw="42" slack="0"/>
<pin id="331" dir="0" index="15" bw="58" slack="0"/>
<pin id="332" dir="0" index="16" bw="26" slack="0"/>
<pin id="333" dir="0" index="17" bw="42" slack="0"/>
<pin id="334" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/20 "/>
</bind>
</comp>

<comp id="351" class="1004" name="grp_Bert_layer_Pipeline_VITIS_LOOP_391_1_VITIS_LOOP_392_2_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="0" slack="0"/>
<pin id="353" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="354" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/20 "/>
</bind>
</comp>

<comp id="356" class="1004" name="grp_Bert_layer_Pipeline_l_S_k_0_k4_l_j12_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="0" slack="0"/>
<pin id="358" dir="0" index="1" bw="14" slack="0"/>
<pin id="359" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="360" dir="0" index="3" bw="32" slack="0"/>
<pin id="361" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="362" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln332/22 "/>
</bind>
</comp>

<comp id="365" class="1004" name="grp_Bert_layer_Pipeline_l_j_back4_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="0" slack="0"/>
<pin id="367" dir="0" index="1" bw="16" slack="2"/>
<pin id="368" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="369" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="370" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln352/24 "/>
</bind>
</comp>

<comp id="372" class="1004" name="grp_Bert_layer_Pipeline_l_j13_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="0" slack="0"/>
<pin id="374" dir="0" index="1" bw="16" slack="4"/>
<pin id="375" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="376" dir="0" index="3" bw="32" slack="0"/>
<pin id="377" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln352/26 "/>
</bind>
</comp>

<comp id="380" class="1004" name="grp_Bert_layer_Pipeline_l_j_init5_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="0" slack="0"/>
<pin id="382" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="383" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/29 "/>
</bind>
</comp>

<comp id="385" class="1004" name="grp_Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="0" slack="0"/>
<pin id="387" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="388" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="389" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="390" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/29 "/>
</bind>
</comp>

<comp id="392" class="1004" name="grp_Bert_layer_Pipeline_l_S_k_0_k5_l_j15_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="0" slack="0"/>
<pin id="394" dir="0" index="1" bw="16" slack="0"/>
<pin id="395" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="396" dir="0" index="3" bw="32" slack="0"/>
<pin id="397" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="398" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln396/31 "/>
</bind>
</comp>

<comp id="401" class="1004" name="grp_Bert_layer_Pipeline_l_j_back5_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="0" slack="0"/>
<pin id="403" dir="0" index="1" bw="14" slack="2"/>
<pin id="404" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="405" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="406" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln416/33 "/>
</bind>
</comp>

<comp id="408" class="1004" name="grp_Bert_layer_Pipeline_l_j16_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="0" slack="0"/>
<pin id="410" dir="0" index="1" bw="14" slack="4"/>
<pin id="411" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="412" dir="0" index="3" bw="32" slack="0"/>
<pin id="413" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln416/35 "/>
</bind>
</comp>

<comp id="416" class="1004" name="grp_Layer_norm_1_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="0" slack="0"/>
<pin id="418" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="419" dir="0" index="2" bw="32" slack="0"/>
<pin id="420" dir="0" index="3" bw="32" slack="0"/>
<pin id="421" dir="0" index="4" bw="32" slack="0"/>
<pin id="422" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln470/38 "/>
</bind>
</comp>

<comp id="427" class="1004" name="store_ln214_store_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="0"/>
<pin id="429" dir="0" index="1" bw="4" slack="0"/>
<pin id="430" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/1 "/>
</bind>
</comp>

<comp id="432" class="1004" name="i5_1_load_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="4" slack="8"/>
<pin id="434" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i5_1/9 "/>
</bind>
</comp>

<comp id="435" class="1004" name="icmp_ln214_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="4" slack="0"/>
<pin id="437" dir="0" index="1" bw="4" slack="0"/>
<pin id="438" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln214/9 "/>
</bind>
</comp>

<comp id="441" class="1004" name="add_ln214_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="4" slack="0"/>
<pin id="443" dir="0" index="1" bw="1" slack="0"/>
<pin id="444" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln214/9 "/>
</bind>
</comp>

<comp id="447" class="1004" name="store_ln214_store_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="4" slack="0"/>
<pin id="449" dir="0" index="1" bw="4" slack="8"/>
<pin id="450" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/9 "/>
</bind>
</comp>

<comp id="452" class="1004" name="store_ln332_store_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="0"/>
<pin id="454" dir="0" index="1" bw="4" slack="0"/>
<pin id="455" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln332/9 "/>
</bind>
</comp>

<comp id="457" class="1004" name="tmp_s_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="14" slack="0"/>
<pin id="459" dir="0" index="1" bw="4" slack="2"/>
<pin id="460" dir="0" index="2" bw="1" slack="0"/>
<pin id="461" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/11 "/>
</bind>
</comp>

<comp id="464" class="1004" name="tmp_46_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="12" slack="0"/>
<pin id="466" dir="0" index="1" bw="4" slack="2"/>
<pin id="467" dir="0" index="2" bw="1" slack="0"/>
<pin id="468" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_46/11 "/>
</bind>
</comp>

<comp id="471" class="1004" name="tmp_78_cast_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="12" slack="0"/>
<pin id="473" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_78_cast/11 "/>
</bind>
</comp>

<comp id="475" class="1004" name="empty_386_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="14" slack="0"/>
<pin id="477" dir="0" index="1" bw="12" slack="0"/>
<pin id="478" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_386/11 "/>
</bind>
</comp>

<comp id="482" class="1004" name="i9_1_load_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="4" slack="4"/>
<pin id="484" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i9_1/20 "/>
</bind>
</comp>

<comp id="485" class="1004" name="icmp_ln332_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="4" slack="0"/>
<pin id="487" dir="0" index="1" bw="4" slack="0"/>
<pin id="488" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln332/20 "/>
</bind>
</comp>

<comp id="491" class="1004" name="add_ln332_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="4" slack="0"/>
<pin id="493" dir="0" index="1" bw="1" slack="0"/>
<pin id="494" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln332/20 "/>
</bind>
</comp>

<comp id="497" class="1004" name="store_ln332_store_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="4" slack="0"/>
<pin id="499" dir="0" index="1" bw="4" slack="4"/>
<pin id="500" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln332/20 "/>
</bind>
</comp>

<comp id="502" class="1004" name="store_ln396_store_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="0"/>
<pin id="504" dir="0" index="1" bw="4" slack="0"/>
<pin id="505" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln396/20 "/>
</bind>
</comp>

<comp id="507" class="1004" name="tmp_47_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="14" slack="0"/>
<pin id="509" dir="0" index="1" bw="4" slack="2"/>
<pin id="510" dir="0" index="2" bw="1" slack="0"/>
<pin id="511" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_47/22 "/>
</bind>
</comp>

<comp id="514" class="1004" name="tmp_85_cast_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="14" slack="0"/>
<pin id="516" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_85_cast/22 "/>
</bind>
</comp>

<comp id="518" class="1004" name="tmp_48_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="12" slack="0"/>
<pin id="520" dir="0" index="1" bw="4" slack="2"/>
<pin id="521" dir="0" index="2" bw="1" slack="0"/>
<pin id="522" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_48/22 "/>
</bind>
</comp>

<comp id="525" class="1004" name="tmp_86_cast_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="12" slack="0"/>
<pin id="527" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_86_cast/22 "/>
</bind>
</comp>

<comp id="529" class="1004" name="empty_388_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="14" slack="0"/>
<pin id="531" dir="0" index="1" bw="12" slack="0"/>
<pin id="532" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_388/22 "/>
</bind>
</comp>

<comp id="536" class="1004" name="tmp_49_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="16" slack="0"/>
<pin id="538" dir="0" index="1" bw="4" slack="2"/>
<pin id="539" dir="0" index="2" bw="1" slack="0"/>
<pin id="540" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_49/22 "/>
</bind>
</comp>

<comp id="543" class="1004" name="sub_ln352_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="16" slack="0"/>
<pin id="545" dir="0" index="1" bw="14" slack="0"/>
<pin id="546" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln352/22 "/>
</bind>
</comp>

<comp id="549" class="1004" name="i11_1_load_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="4" slack="2"/>
<pin id="551" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i11_1/29 "/>
</bind>
</comp>

<comp id="552" class="1004" name="icmp_ln396_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="4" slack="0"/>
<pin id="554" dir="0" index="1" bw="4" slack="0"/>
<pin id="555" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln396/29 "/>
</bind>
</comp>

<comp id="558" class="1004" name="add_ln396_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="4" slack="0"/>
<pin id="560" dir="0" index="1" bw="1" slack="0"/>
<pin id="561" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln396/29 "/>
</bind>
</comp>

<comp id="564" class="1004" name="store_ln396_store_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="4" slack="0"/>
<pin id="566" dir="0" index="1" bw="4" slack="2"/>
<pin id="567" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln396/29 "/>
</bind>
</comp>

<comp id="569" class="1004" name="tmp_50_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="16" slack="0"/>
<pin id="571" dir="0" index="1" bw="4" slack="2"/>
<pin id="572" dir="0" index="2" bw="1" slack="0"/>
<pin id="573" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_50/31 "/>
</bind>
</comp>

<comp id="576" class="1004" name="tmp_51_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="14" slack="0"/>
<pin id="578" dir="0" index="1" bw="4" slack="2"/>
<pin id="579" dir="0" index="2" bw="1" slack="0"/>
<pin id="580" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_51/31 "/>
</bind>
</comp>

<comp id="583" class="1004" name="tmp_96_cast_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="14" slack="0"/>
<pin id="585" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_96_cast/31 "/>
</bind>
</comp>

<comp id="587" class="1004" name="empty_390_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="16" slack="0"/>
<pin id="589" dir="0" index="1" bw="14" slack="0"/>
<pin id="590" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_390/31 "/>
</bind>
</comp>

<comp id="594" class="1004" name="tmp_52_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="12" slack="0"/>
<pin id="596" dir="0" index="1" bw="4" slack="2"/>
<pin id="597" dir="0" index="2" bw="1" slack="0"/>
<pin id="598" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_52/31 "/>
</bind>
</comp>

<comp id="601" class="1004" name="zext_ln416_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="12" slack="0"/>
<pin id="603" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln416/31 "/>
</bind>
</comp>

<comp id="605" class="1004" name="sub_ln416_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="14" slack="0"/>
<pin id="607" dir="0" index="1" bw="12" slack="0"/>
<pin id="608" dir="1" index="2" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln416/31 "/>
</bind>
</comp>

<comp id="611" class="1005" name="i5_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="4" slack="0"/>
<pin id="613" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i5 "/>
</bind>
</comp>

<comp id="618" class="1005" name="i5_1_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="4" slack="2"/>
<pin id="620" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="i5_1 "/>
</bind>
</comp>

<comp id="627" class="1005" name="i9_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="4" slack="0"/>
<pin id="629" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i9 "/>
</bind>
</comp>

<comp id="634" class="1005" name="empty_386_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="14" slack="1"/>
<pin id="636" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="empty_386 "/>
</bind>
</comp>

<comp id="641" class="1005" name="i9_1_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="4" slack="2"/>
<pin id="643" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="i9_1 "/>
</bind>
</comp>

<comp id="651" class="1005" name="i11_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="4" slack="0"/>
<pin id="653" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i11 "/>
</bind>
</comp>

<comp id="658" class="1005" name="empty_388_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="14" slack="1"/>
<pin id="660" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="empty_388 "/>
</bind>
</comp>

<comp id="663" class="1005" name="sub_ln352_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="16" slack="2"/>
<pin id="665" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="sub_ln352 "/>
</bind>
</comp>

<comp id="669" class="1005" name="i11_1_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="4" slack="2"/>
<pin id="671" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="i11_1 "/>
</bind>
</comp>

<comp id="679" class="1005" name="empty_390_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="16" slack="1"/>
<pin id="681" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="empty_390 "/>
</bind>
</comp>

<comp id="684" class="1005" name="sub_ln416_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="14" slack="2"/>
<pin id="686" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="sub_ln416 "/>
</bind>
</comp>

<comp id="690" class="1004" name="grp_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="692" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="693" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="v36/8 v52/13 v72/8 v109/9 v115/3 v123/4 v137/3 v141/8 v149/29 v155/3 v178/9 v184/3 v193/105 v213/9 v219/3 v123/4 v137/3 v141/8 v149/29 v155/3 "/>
</bind>
</comp>

<comp id="694" class="1004" name="grp_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="696" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="697" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="v34/4 v41/3 v70/4 v107/5 v139/3 v148/24 v156/8 v176/5 v190/195 v211/5 v139/3 v148/24 v156/8 "/>
</bind>
</comp>

<comp id="698" class="1004" name="grp_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="700" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="701" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="v57/4 v143/8 v145/13 v160/12 v143/8 v145/13 v160/12 "/>
</bind>
</comp>

<comp id="702" class="1004" name="grp_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="704" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fptrunc(40) " fcode="fptrunc"/>
<opset="v/17 v191/92 v/17 "/>
</bind>
</comp>

<comp id="705" class="1004" name="grp_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="707" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="conv/8 x_assign/4 conv/8 "/>
</bind>
</comp>

<comp id="708" class="1004" name="grp_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="710" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="711" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fsqrt(503) " fcode="fsqrt"/>
<opset="v2/19 v1/19 "/>
</bind>
</comp>

<comp id="712" class="1004" name="grp_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="714" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="715" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="add4/10 add3/10 "/>
</bind>
</comp>

<comp id="716" class="1004" name="grp_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="718" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="719" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="v162/28 v196/194 v162/28 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="163"><net_src comp="66" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="68" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="68" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="68" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="68" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="68" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="68" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="68" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="68" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="68" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="68" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="68" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="68" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="68" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="68" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="66" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="66" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="235"><net_src comp="70" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="236"><net_src comp="0" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="237"><net_src comp="2" pin="0"/><net_sink comp="228" pin=2"/></net>

<net id="238"><net_src comp="4" pin="0"/><net_sink comp="228" pin=3"/></net>

<net id="239"><net_src comp="176" pin="1"/><net_sink comp="228" pin=4"/></net>

<net id="240"><net_src comp="6" pin="0"/><net_sink comp="228" pin=2"/></net>

<net id="241"><net_src comp="8" pin="0"/><net_sink comp="228" pin=3"/></net>

<net id="242"><net_src comp="10" pin="0"/><net_sink comp="228" pin=2"/></net>

<net id="243"><net_src comp="12" pin="0"/><net_sink comp="228" pin=3"/></net>

<net id="248"><net_src comp="72" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="192" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="257"><net_src comp="76" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="262"><net_src comp="102" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="269"><net_src comp="104" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="270"><net_src comp="0" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="275"><net_src comp="106" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="283"><net_src comp="116" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="284"><net_src comp="14" pin="0"/><net_sink comp="276" pin=3"/></net>

<net id="291"><net_src comp="118" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="298"><net_src comp="120" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="16" pin="0"/><net_sink comp="292" pin=3"/></net>

<net id="307"><net_src comp="126" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="308"><net_src comp="26" pin="0"/><net_sink comp="300" pin=2"/></net>

<net id="309"><net_src comp="28" pin="0"/><net_sink comp="300" pin=3"/></net>

<net id="314"><net_src comp="128" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="335"><net_src comp="130" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="336"><net_src comp="36" pin="0"/><net_sink comp="315" pin=3"/></net>

<net id="337"><net_src comp="38" pin="0"/><net_sink comp="315" pin=4"/></net>

<net id="338"><net_src comp="40" pin="0"/><net_sink comp="315" pin=5"/></net>

<net id="339"><net_src comp="42" pin="0"/><net_sink comp="315" pin=6"/></net>

<net id="340"><net_src comp="44" pin="0"/><net_sink comp="315" pin=7"/></net>

<net id="341"><net_src comp="46" pin="0"/><net_sink comp="315" pin=8"/></net>

<net id="342"><net_src comp="48" pin="0"/><net_sink comp="315" pin=9"/></net>

<net id="343"><net_src comp="50" pin="0"/><net_sink comp="315" pin=10"/></net>

<net id="344"><net_src comp="52" pin="0"/><net_sink comp="315" pin=11"/></net>

<net id="345"><net_src comp="54" pin="0"/><net_sink comp="315" pin=12"/></net>

<net id="346"><net_src comp="56" pin="0"/><net_sink comp="315" pin=13"/></net>

<net id="347"><net_src comp="58" pin="0"/><net_sink comp="315" pin=14"/></net>

<net id="348"><net_src comp="60" pin="0"/><net_sink comp="315" pin=15"/></net>

<net id="349"><net_src comp="62" pin="0"/><net_sink comp="315" pin=16"/></net>

<net id="350"><net_src comp="64" pin="0"/><net_sink comp="315" pin=17"/></net>

<net id="355"><net_src comp="132" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="363"><net_src comp="138" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="364"><net_src comp="18" pin="0"/><net_sink comp="356" pin=3"/></net>

<net id="371"><net_src comp="140" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="378"><net_src comp="142" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="20" pin="0"/><net_sink comp="372" pin=3"/></net>

<net id="384"><net_src comp="146" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="391"><net_src comp="148" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="399"><net_src comp="150" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="400"><net_src comp="22" pin="0"/><net_sink comp="392" pin=3"/></net>

<net id="407"><net_src comp="152" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="414"><net_src comp="154" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="24" pin="0"/><net_sink comp="408" pin=3"/></net>

<net id="423"><net_src comp="158" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="424"><net_src comp="30" pin="0"/><net_sink comp="416" pin=2"/></net>

<net id="425"><net_src comp="32" pin="0"/><net_sink comp="416" pin=3"/></net>

<net id="426"><net_src comp="34" pin="0"/><net_sink comp="416" pin=4"/></net>

<net id="431"><net_src comp="74" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="439"><net_src comp="432" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="94" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="445"><net_src comp="432" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="100" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="451"><net_src comp="441" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="456"><net_src comp="74" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="462"><net_src comp="108" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="463"><net_src comp="110" pin="0"/><net_sink comp="457" pin=2"/></net>

<net id="469"><net_src comp="112" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="470"><net_src comp="114" pin="0"/><net_sink comp="464" pin=2"/></net>

<net id="474"><net_src comp="464" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="479"><net_src comp="457" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="471" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="481"><net_src comp="475" pin="2"/><net_sink comp="276" pin=1"/></net>

<net id="489"><net_src comp="482" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="94" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="495"><net_src comp="482" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="100" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="501"><net_src comp="491" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="506"><net_src comp="74" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="512"><net_src comp="108" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="513"><net_src comp="110" pin="0"/><net_sink comp="507" pin=2"/></net>

<net id="517"><net_src comp="507" pin="3"/><net_sink comp="514" pin=0"/></net>

<net id="523"><net_src comp="112" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="524"><net_src comp="114" pin="0"/><net_sink comp="518" pin=2"/></net>

<net id="528"><net_src comp="518" pin="3"/><net_sink comp="525" pin=0"/></net>

<net id="533"><net_src comp="507" pin="3"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="525" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="535"><net_src comp="529" pin="2"/><net_sink comp="356" pin=1"/></net>

<net id="541"><net_src comp="134" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="542"><net_src comp="136" pin="0"/><net_sink comp="536" pin=2"/></net>

<net id="547"><net_src comp="536" pin="3"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="514" pin="1"/><net_sink comp="543" pin=1"/></net>

<net id="556"><net_src comp="549" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="94" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="562"><net_src comp="549" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="100" pin="0"/><net_sink comp="558" pin=1"/></net>

<net id="568"><net_src comp="558" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="574"><net_src comp="134" pin="0"/><net_sink comp="569" pin=0"/></net>

<net id="575"><net_src comp="136" pin="0"/><net_sink comp="569" pin=2"/></net>

<net id="581"><net_src comp="108" pin="0"/><net_sink comp="576" pin=0"/></net>

<net id="582"><net_src comp="110" pin="0"/><net_sink comp="576" pin=2"/></net>

<net id="586"><net_src comp="576" pin="3"/><net_sink comp="583" pin=0"/></net>

<net id="591"><net_src comp="569" pin="3"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="583" pin="1"/><net_sink comp="587" pin=1"/></net>

<net id="593"><net_src comp="587" pin="2"/><net_sink comp="392" pin=1"/></net>

<net id="599"><net_src comp="112" pin="0"/><net_sink comp="594" pin=0"/></net>

<net id="600"><net_src comp="114" pin="0"/><net_sink comp="594" pin=2"/></net>

<net id="604"><net_src comp="594" pin="3"/><net_sink comp="601" pin=0"/></net>

<net id="609"><net_src comp="576" pin="3"/><net_sink comp="605" pin=0"/></net>

<net id="610"><net_src comp="601" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="614"><net_src comp="160" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="616"><net_src comp="611" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="617"><net_src comp="611" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="621"><net_src comp="432" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="623"><net_src comp="618" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="630"><net_src comp="220" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="632"><net_src comp="627" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="633"><net_src comp="627" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="637"><net_src comp="475" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="639"><net_src comp="634" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="640"><net_src comp="634" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="644"><net_src comp="482" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="507" pin=1"/></net>

<net id="646"><net_src comp="641" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="647"><net_src comp="641" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="654"><net_src comp="224" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="656"><net_src comp="651" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="657"><net_src comp="651" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="661"><net_src comp="529" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="666"><net_src comp="543" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="668"><net_src comp="663" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="672"><net_src comp="549" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="674"><net_src comp="669" pin="1"/><net_sink comp="576" pin=1"/></net>

<net id="675"><net_src comp="669" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="682"><net_src comp="587" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="687"><net_src comp="605" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="689"><net_src comp="684" pin="1"/><net_sink comp="408" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v237 | {38 39 }
 - Input state : 
	Port: Bert_layer : v220 | {1 2 3 4 5 6 9 17 }
	Port: Bert_layer : v221 | {1 2 }
	Port: Bert_layer : v222 | {1 2 }
	Port: Bert_layer : v223 | {3 4 }
	Port: Bert_layer : v224 | {3 4 }
	Port: Bert_layer : v225 | {5 6 }
	Port: Bert_layer : v226 | {5 6 }
	Port: Bert_layer : v227 | {11 12 }
	Port: Bert_layer : v228 | {15 16 }
	Port: Bert_layer : v229 | {22 23 }
	Port: Bert_layer : v230 | {26 27 }
	Port: Bert_layer : v231 | {31 32 }
	Port: Bert_layer : v232 | {35 36 }
	Port: Bert_layer : v233 | {18 19 }
	Port: Bert_layer : v234 | {18 19 }
	Port: Bert_layer : v235 | {38 39 }
	Port: Bert_layer : v236 | {38 39 }
	Port: Bert_layer : pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V | {20 28 }
	Port: Bert_layer : pow_reduce_anonymous_namespace_log0_lut_table_array_V | {20 28 }
	Port: Bert_layer : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V | {20 28 }
	Port: Bert_layer : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V | {20 28 }
	Port: Bert_layer : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V | {20 28 }
	Port: Bert_layer : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V | {20 28 }
	Port: Bert_layer : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V | {20 28 }
	Port: Bert_layer : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V | {20 28 }
	Port: Bert_layer : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V | {20 28 }
	Port: Bert_layer : pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V | {20 28 }
	Port: Bert_layer : pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V | {20 28 }
	Port: Bert_layer : pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V | {20 28 }
	Port: Bert_layer : table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V | {20 28 }
	Port: Bert_layer : table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V | {20 28 }
	Port: Bert_layer : table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V | {20 28 }
  - Chain level:
	State 1
		call_ln449 : 1
		call_ln0 : 1
		store_ln214 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		icmp_ln214 : 1
		add_ln214 : 1
		br_ln214 : 2
		store_ln214 : 2
		store_ln332 : 1
	State 10
	State 11
		tmp_78_cast : 1
		empty_386 : 2
		call_ln214 : 3
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
		icmp_ln332 : 1
		add_ln332 : 1
		br_ln332 : 2
		store_ln332 : 2
		store_ln396 : 1
	State 21
	State 22
		tmp_85_cast : 1
		tmp_86_cast : 1
		empty_388 : 2
		sub_ln352 : 2
		call_ln332 : 3
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
		icmp_ln396 : 1
		add_ln396 : 1
		br_ln396 : 2
		store_ln396 : 2
	State 30
	State 31
		tmp_96_cast : 1
		empty_390 : 2
		zext_ln416 : 1
		sub_ln416 : 2
		call_ln396 : 3
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|                          Functional Unit                         |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                    grp_Linear_layer_qkv_fu_228                   |    2    |    9    |  15.88  |   1372  |   1989  |    0    |
|          | grp_Bert_layer_Pipeline_VITIS_LOOP_209_1_VITIS_LOOP_210_2_fu_244 |    0    |    0    |    0    |    42   |   108   |    0    |
|          |                     grp_Self_attention_fu_250                    |    13   |    27   |  41.288 |   3106  |   5070  |    0    |
|          |             grp_Bert_layer_Pipeline_l_j_init3_fu_258             |    0    |    0    |    0    |    10   |    24   |    0    |
|          |         grp_Bert_layer_Pipeline_l_S_i_j_0_i6_l_j9_fu_263         |    0    |    2    |  4.764  |   468   |   525   |    0    |
|          | grp_Bert_layer_Pipeline_VITIS_LOOP_327_1_VITIS_LOOP_328_2_fu_271 |    0    |    0    |    0    |    48   |   121   |    0    |
|          |          grp_Bert_layer_Pipeline_l_S_k_0_k3_l_j7_fu_276          |    0    |    5    |  6.352  |   659   |   902   |    0    |
|          |             grp_Bert_layer_Pipeline_l_j_back3_fu_285             |    0    |    0    |  1.588  |    34   |    50   |    0    |
|          |                grp_Bert_layer_Pipeline_l_j8_fu_292               |    0    |    2    |  4.764  |   368   |   458   |    0    |
|          |                       grp_Layer_norm_fu_300                      |    0    |    22   | 27.7118 |   3549  |   4472  |    0    |
|   call   |             grp_Bert_layer_Pipeline_l_j_init4_fu_310             |    0    |    0    |    0    |    12   |    24   |    0    |
|          |        grp_Bert_layer_Pipeline_l_S_i_j_0_i10_l_j14_fu_315        |    0    |   127   | 97.2259 |  21637  |  17594  |    0    |
|          | grp_Bert_layer_Pipeline_VITIS_LOOP_391_1_VITIS_LOOP_392_2_fu_351 |    0    |    0    |    0    |    42   |   108   |    0    |
|          |          grp_Bert_layer_Pipeline_l_S_k_0_k4_l_j12_fu_356         |    0    |    5    |  6.352  |   691   |   910   |    0    |
|          |             grp_Bert_layer_Pipeline_l_j_back4_fu_365             |    0    |    0    |  1.588  |    40   |    56   |    0    |
|          |               grp_Bert_layer_Pipeline_l_j13_fu_372               |    0    |    2    |  4.764  |   374   |   464   |    0    |
|          |             grp_Bert_layer_Pipeline_l_j_init5_fu_380             |    0    |    0    |    0    |    10   |    24   |    0    |
|          |         grp_Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97_fu_385        |    0    |    2    |  3.176  |   436   |   516   |    0    |
|          |          grp_Bert_layer_Pipeline_l_S_k_0_k5_l_j15_fu_392         |    0    |    5    |  6.352  |   693   |   915   |    0    |
|          |             grp_Bert_layer_Pipeline_l_j_back5_fu_401             |    0    |    0    |  1.588  |    34   |    50   |    0    |
|          |               grp_Bert_layer_Pipeline_l_j16_fu_408               |    0    |    2    |  4.764  |   368   |   458   |    0    |
|          |                      grp_Layer_norm_1_fu_416                     |    0    |    22   | 27.7118 |   3549  |   4472  |    0    |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   dadd   |                            grp_fu_712                            |    0    |    3    |    0    |   630   |   1141  |    0    |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   fadd   |                            grp_fu_690                            |    0    |    2    |    0    |   205   |   390   |    0    |
|          |                            grp_fu_716                            |    0    |    2    |    0    |   205   |   390   |    0    |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   fmul   |                            grp_fu_694                            |    0    |    3    |    0    |   143   |   321   |    0    |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                         empty_386_fu_475                         |    0    |    0    |    0    |    0    |    17   |    0    |
|          |                         empty_388_fu_529                         |    0    |    0    |    0    |    0    |    17   |    0    |
|    sub   |                         sub_ln352_fu_543                         |    0    |    0    |    0    |    0    |    23   |    0    |
|          |                         empty_390_fu_587                         |    0    |    0    |    0    |    0    |    23   |    0    |
|          |                         sub_ln416_fu_605                         |    0    |    0    |    0    |    0    |    17   |    0    |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                         add_ln214_fu_441                         |    0    |    0    |    0    |    0    |    13   |    0    |
|    add   |                         add_ln332_fu_491                         |    0    |    0    |    0    |    0    |    13   |    0    |
|          |                         add_ln396_fu_558                         |    0    |    0    |    0    |    0    |    13   |    0    |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                         icmp_ln214_fu_435                        |    0    |    0    |    0    |    0    |    9    |    0    |
|   icmp   |                         icmp_ln332_fu_485                        |    0    |    0    |    0    |    0    |    9    |    0    |
|          |                         icmp_ln396_fu_552                        |    0    |    0    |    0    |    0    |    9    |    0    |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                           tmp_s_fu_457                           |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                           tmp_46_fu_464                          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                           tmp_47_fu_507                          |    0    |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|                           tmp_48_fu_518                          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                           tmp_49_fu_536                          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                           tmp_50_fu_569                          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                           tmp_51_fu_576                          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                           tmp_52_fu_594                          |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                        tmp_78_cast_fu_471                        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                        tmp_85_cast_fu_514                        |    0    |    0    |    0    |    0    |    0    |    0    |
|   zext   |                        tmp_86_cast_fu_525                        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                        tmp_96_cast_fu_583                        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                         zext_ln416_fu_601                        |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   fdiv   |                            grp_fu_698                            |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|  fptrunc |                            grp_fu_702                            |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   fpext  |                            grp_fu_705                            |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   fsqrt  |                            grp_fu_708                            |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                                                  |    15   |   242   |  255.87 |  38725  |  41715  |    0    |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+-----------------------------------------------------------------------+--------+--------+--------+--------+
|                                                                       |  BRAM  |   FF   |   LUT  |  URAM  |
+-----------------------------------------------------------------------+--------+--------+--------+--------+
|         pow_reduce_anonymous_namespace_log0_lut_table_array_V         |    4   |    0   |    0   |    -   |
|pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V|    0   |    6   |    6   |    -   |
| pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V |    3   |    0   |    0   |    -   |
| pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V |    3   |    0   |    0   |    -   |
| pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V |    3   |    0   |    0   |    -   |
| pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V |    3   |    0   |    0   |    -   |
| pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V |    3   |    0   |    0   |    -   |
|  pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V |    3   |    0   |    0   |    -   |
|  pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V |    3   |    0   |    0   |    -   |
|     pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V     |    2   |    0   |    0   |    -   |
|      pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V      |    2   |    0   |    0   |    -   |
|      pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V      |    1   |    0   |    0   |    -   |
|     table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V     |    2   |    0   |    0   |    -   |
|      table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V      |    2   |    0   |    0   |    -   |
|      table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V      |    1   |    0   |    0   |    -   |
|                                  v101                                 |    2   |    0   |    0   |    0   |
|                                  v170                                 |    8   |    0   |    0   |    0   |
|                                  v205                                 |    2   |    0   |    0   |    0   |
|                                  v238                                 |   32   |    0   |    0   |    0   |
|                                  v239                                 |   32   |    0   |    0   |    0   |
|                                  v240                                 |   32   |    0   |    0   |    0   |
|                                  v241                                 |   32   |    0   |    0   |    0   |
|                                  v242                                 |   32   |    0   |    0   |    0   |
|                                  v243                                 |   32   |    0   |    0   |    0   |
|                                  v244                                 |   32   |    0   |    0   |    0   |
|                                  v245                                 |   128  |    0   |    0   |    0   |
|                                  v246                                 |   128  |    0   |    0   |    0   |
|                                  v247                                 |   32   |    0   |    0   |    0   |
|                                  v248                                 |   32   |    0   |    0   |    0   |
+-----------------------------------------------------------------------+--------+--------+--------+--------+
|                                 Total                                 |   591  |    6   |    6   |    0   |
+-----------------------------------------------------------------------+--------+--------+--------+--------+

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|empty_386_reg_634|   14   |
|empty_388_reg_658|   14   |
|empty_390_reg_679|   16   |
|  i11_1_reg_669  |    4   |
|   i11_reg_651   |    4   |
|   i5_1_reg_618  |    4   |
|    i5_reg_611   |    4   |
|   i9_1_reg_641  |    4   |
|    i9_reg_627   |    4   |
|sub_ln352_reg_663|   16   |
|sub_ln416_reg_684|   14   |
+-----------------+--------+
|      Total      |   98   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------------|------|------|------|--------||---------||---------|
|                       Comp                      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------------------------|------|------|------|--------||---------||---------|
|           grp_Linear_layer_qkv_fu_228           |  p2  |   3  |  32  |   96   ||    14   |
|           grp_Linear_layer_qkv_fu_228           |  p3  |   3  |  32  |   96   ||    14   |
|  grp_Bert_layer_Pipeline_l_S_k_0_k3_l_j7_fu_276 |  p1  |   2  |  14  |   28   ||    9    |
| grp_Bert_layer_Pipeline_l_S_k_0_k4_l_j12_fu_356 |  p1  |   2  |  14  |   28   ||    9    |
| grp_Bert_layer_Pipeline_l_S_k_0_k5_l_j15_fu_392 |  p1  |   2  |  16  |   32   ||    9    |
|-------------------------------------------------|------|------|------|--------||---------||---------|
|                      Total                      |      |      |      |   280  ||  8.1786 ||    55   |
|-------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |   15   |   242  |   255  |  38725 |  41715 |    0   |
|   Memory  |   591  |    -   |    -   |    6   |    6   |    0   |
|Multiplexer|    -   |    -   |    8   |    -   |   55   |    -   |
|  Register |    -   |    -   |    -   |   98   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   606  |   242  |   264  |  38829 |  41776 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
