// Seed: 1651798063
module module_0 (
    input wand id_0,
    input supply1 id_1,
    output supply0 id_2,
    input supply1 id_3,
    input supply0 id_4,
    output supply1 id_5
    , id_7
);
  assign id_2 = $unsigned(62);
  ;
endmodule
module module_1 (
    inout supply0 id_0,
    input supply0 id_1,
    input tri id_2,
    input wire id_3,
    input supply0 id_4
);
  always begin : LABEL_0
    release id_0;
  end
  module_0 modCall_1 (
      id_3,
      id_3,
      id_0,
      id_3,
      id_3,
      id_0
  );
  assign modCall_1.id_4 = 0;
endmodule
module module_2 (
    input supply0 id_0,
    input uwire   id_1
);
  logic id_3 = id_1;
  logic id_4;
endmodule
module module_3 (
    input tri1 id_0
);
  struct packed {
    logic [-1 'b0 : -1] id_2;
    logic [-1 : -1] id_3;
  } [1 'h0 : -1] id_4;
  ;
  module_2 modCall_1 (
      id_0,
      id_0
  );
  assign modCall_1.id_0 = 0;
endmodule
