let CLBOUTPUTXBAR_REGISTERS = [
	{ name: "OUTPUT1MUX0TO15CFG", description: "Output X-BAR Mux Configuration for Output 1", offset: "0x0", size: "16",
		bits: [
		]
	},
	{ name: "OUTPUT1MUX16TO31CFG", description: "Output X-BAR Mux Configuration for Output 1", offset: "0x2", size: "16",
		bits: [
		]
	},
	{ name: "OUTPUT2MUX0TO15CFG", description: "Output X-BAR Mux Configuration for Output 2", offset: "0x4", size: "16",
		bits: [
		]
	},
	{ name: "OUTPUT2MUX16TO31CFG", description: "Output X-BAR Mux Configuration for Output 2", offset: "0x6", size: "16",
		bits: [
		]
	},
	{ name: "OUTPUT3MUX0TO15CFG", description: "Output X-BAR Mux Configuration for Output 3", offset: "0x8", size: "16",
		bits: [
		]
	},
	{ name: "OUTPUT3MUX16TO31CFG", description: "Output X-BAR Mux Configuration for Output 3", offset: "0xA", size: "16",
		bits: [
		]
	},
	{ name: "OUTPUT4MUX0TO15CFG", description: "Output X-BAR Mux Configuration for Output 4", offset: "0xC", size: "16",
		bits: [
		]
	},
	{ name: "OUTPUT4MUX16TO31CFG", description: "Output X-BAR Mux Configuration for Output 4", offset: "0xE", size: "16",
		bits: [
		]
	},
	{ name: "OUTPUT5MUX0TO15CFG", description: "Output X-BAR Mux Configuration for Output 5", offset: "0x10", size: "16",
		bits: [
		]
	},
	{ name: "OUTPUT5MUX16TO31CFG", description: "Output X-BAR Mux Configuration for Output 5", offset: "0x12", size: "16",
		bits: [
		]
	},
	{ name: "OUTPUT6MUX0TO15CFG", description: "Output X-BAR Mux Configuration for Output 6", offset: "0x14", size: "16",
		bits: [
		]
	},
	{ name: "OUTPUT6MUX16TO31CFG", description: "Output X-BAR Mux Configuration for Output 6", offset: "0x16", size: "16",
		bits: [
		]
	},
	{ name: "OUTPUT7MUX0TO15CFG", description: "Output X-BAR Mux Configuration for Output 7", offset: "0x18", size: "16",
		bits: [
		]
	},
	{ name: "OUTPUT7MUX16TO31CFG", description: "Output X-BAR Mux Configuration for Output 7", offset: "0x1A", size: "16",
		bits: [
		]
	},
	{ name: "OUTPUT8MUX0TO15CFG", description: "Output X-BAR Mux Configuration for Output 8", offset: "0x1C", size: "16",
		bits: [
		]
	},
	{ name: "OUTPUT8MUX16TO31CFG", description: "Output X-BAR Mux Configuration for Output 8", offset: "0x1E", size: "16",
		bits: [
		]
	},
	{ name: "OUTPUT1MUXENABLE", description: "Output X-BAR Mux Enable  for Output 1", offset: "0x20", size: "16",
		bits: [
		]
	},
	{ name: "OUTPUT2MUXENABLE", description: "Output X-BAR Mux Enable  for Output 2", offset: "0x22", size: "16",
		bits: [
		]
	},
	{ name: "OUTPUT3MUXENABLE", description: "Output X-BAR Mux Enable  for Output 3", offset: "0x24", size: "16",
		bits: [
		]
	},
	{ name: "OUTPUT4MUXENABLE", description: "Output X-BAR Mux Enable  for Output 4", offset: "0x26", size: "16",
		bits: [
		]
	},
	{ name: "OUTPUT5MUXENABLE", description: "Output X-BAR Mux Enable  for Output 5", offset: "0x28", size: "16",
		bits: [
		]
	},
	{ name: "OUTPUT6MUXENABLE", description: "Output X-BAR Mux Enable  for Output 6", offset: "0x2A", size: "16",
		bits: [
		]
	},
	{ name: "OUTPUT7MUXENABLE", description: "Output X-BAR Mux Enable  for Output 7", offset: "0x2C", size: "16",
		bits: [
		]
	},
	{ name: "OUTPUT8MUXENABLE", description: "Output X-BAR Mux Enable  for Output 8", offset: "0x2E", size: "16",
		bits: [
		]
	},
	{ name: "OUTPUTLATCH", description: "Output X-BAR Output Latch", offset: "0x30", size: "16",
		bits: [
		]
	},
	{ name: "OUTPUTLATCHCLR", description: "Output X-BAR Output Latch Clear", offset: "0x32", size: "16",
		bits: [
		]
	},
	{ name: "OUTPUTLATCHFRC", description: "Output X-BAR Output Latch Clear", offset: "0x34", size: "16",
		bits: [
		]
	},
	{ name: "OUTPUTLATCHENABLE", description: "Output X-BAR Output Latch Enable", offset: "0x36", size: "16",
		bits: [
		]
	},
	{ name: "OUTPUTINV", description: "Output X-BAR Output Inversion", offset: "0x38", size: "16",
		bits: [
		]
	},
	{ name: "OUTPUTLOCK", description: "Output X-BAR Configuration Lock register", offset: "0x3E", size: "16",
		bits: [
		]
	},
];
module.exports = {
	clboutputxbarRegisters: CLBOUTPUTXBAR_REGISTERS,
}
