

================================================================
== Vivado HLS Report for 'Filter_Convolution'
================================================================
* Date:           Tue Nov 29 22:23:32 2016

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        FILTER_CONVOLUTION
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     10.18|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  308344|  308344|  308345|  308345|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |                     |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name      |   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |- Loop_row_Loop_col  |  308341|  308341|        22|          1|          1|  308321|    yes   |
        +---------------------+--------+--------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      5|       -|      -|
|Expression       |        -|      4|       0|    142|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|     374|    374|
|Memory           |        2|      -|      36|     11|
|Multiplexer      |        -|      -|       -|     69|
|Register         |        -|      -|     375|      2|
+-----------------+---------+-------+--------+-------+
|Total            |        2|      9|     785|    598|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      4|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------------------+----------------------------------------+---------+-------+-----+-----+
    |                  Instance                 |                 Module                 | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------------------------+----------------------------------------+---------+-------+-----+-----+
    |Filter_Convolution_sdiv_14ns_6ns_14_18_U0  |Filter_Convolution_sdiv_14ns_6ns_14_18  |        0|      0|  374|  374|
    +-------------------------------------------+----------------------------------------+---------+-------+-----+-----+
    |Total                                      |                                        |        0|      0|  374|  374|
    +-------------------------------------------+----------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    +----------------------------------------------------+-------------------------------------------------+--------------+
    |                      Instance                      |                      Module                     |  Expression  |
    +----------------------------------------------------+-------------------------------------------------+--------------+
    |Filter_Convolution_mac_muladd_8ns_2ns_11ns_11_1_U5  |Filter_Convolution_mac_muladd_8ns_2ns_11ns_11_1  | i0 * i1 + i2 |
    |Filter_Convolution_mac_muladd_8ns_2s_11ns_11_1_U2   |Filter_Convolution_mac_muladd_8ns_2s_11ns_11_1   | i0 + i1 * i2 |
    |Filter_Convolution_mac_muladd_8ns_2s_11ns_11_1_U4   |Filter_Convolution_mac_muladd_8ns_2s_11ns_11_1   | i0 + i1 * i2 |
    |Filter_Convolution_mac_muladd_8ns_2s_11s_12_1_U1    |Filter_Convolution_mac_muladd_8ns_2s_11s_12_1    | i0 * i1 + i2 |
    |Filter_Convolution_mac_muladd_8ns_3ns_11s_12_1_U3   |Filter_Convolution_mac_muladd_8ns_3ns_11s_12_1   | i0 + i1 * i2 |
    +----------------------------------------------------+-------------------------------------------------+--------------+

    * Memory: 
    +-------------------+------------------------------------+---------+---+----+------+-----+------+-------------+
    |       Memory      |               Module               | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+------------------------------------+---------+---+----+------+-----+------+-------------+
    |M_0_0_U            |Filter_Convolution_M_0_0            |        0|  2|   1|     8|    2|     1|           16|
    |M_0_1_U            |Filter_Convolution_M_0_1            |        0|  3|   1|     8|    3|     1|           24|
    |M_0_2_U            |Filter_Convolution_M_0_2            |        0|  2|   1|     8|    2|     1|           16|
    |M_1_0_U            |Filter_Convolution_M_1_0            |        0|  3|   1|     8|    3|     1|           24|
    |M_1_1_U            |Filter_Convolution_M_1_1            |        0|  3|   1|     8|    3|     1|           24|
    |M_1_2_U            |Filter_Convolution_M_1_2            |        0|  3|   1|     8|    3|     1|           24|
    |M_2_0_U            |Filter_Convolution_M_2_0            |        0|  2|   1|     8|    2|     1|           16|
    |M_2_1_U            |Filter_Convolution_M_2_1            |        0|  3|   1|     8|    3|     1|           24|
    |M_2_2_U            |Filter_Convolution_M_2_2            |        0|  2|   1|     8|    2|     1|           16|
    |Offset_U           |Filter_Convolution_Offset           |        0|  8|   1|     8|    8|     1|           64|
    |SumF_U             |Filter_Convolution_SumF             |        0|  5|   1|     8|    5|     1|           40|
    |line_buffer_V_0_U  |Filter_Convolution_line_buffer_V_0  |        1|  0|   0|   640|    8|     1|         5120|
    |line_buffer_V_1_U  |Filter_Convolution_line_buffer_V_0  |        1|  0|   0|   640|    8|     1|         5120|
    +-------------------+------------------------------------+---------+---+----+------+-----+------+-------------+
    |Total              |                                    |        2| 36|  11|  1368|   52|    13|        10528|
    +-------------------+------------------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |tmp_29_0_1_fu_598_p2           |     *    |      1|  0|   0|           8|           3|
    |tmp_29_1_2_fu_660_p2           |     *    |      1|  0|   0|           8|           3|
    |tmp_29_1_fu_607_p2             |     *    |      1|  0|   0|           8|           3|
    |tmp_29_2_1_fu_616_p2           |     *    |      1|  0|   0|           8|           3|
    |col_1_fu_539_p2                |     +    |      0|  0|  10|          10|           1|
    |indvar_flatten_next_fu_429_p2  |     +    |      0|  0|  19|          19|           1|
    |out_img_V_TDATA                |     +    |      0|  0|   8|           8|           8|
    |out_temp_V_215_2_fu_713_p2     |     +    |      0|  0|  14|          14|          14|
    |row_s_fu_449_p2                |     +    |      0|  0|   9|           9|           1|
    |tmp1_fu_679_p2                 |     +    |      0|  0|  12|          12|          12|
    |tmp4_fu_703_p2                 |     +    |      0|  0|  13|          13|          13|
    |ap_sig_209                     |    and   |      0|  0|   1|           1|           1|
    |ap_sig_271                     |    and   |      0|  0|   1|           1|           1|
    |ap_sig_786                     |    and   |      0|  0|   1|           1|           1|
    |or_cond_fu_533_p2              |    and   |      0|  0|   1|           1|           1|
    |tmp_s_fu_515_p2                |    and   |      0|  0|   1|           1|           1|
    |exitcond_flatten_fu_423_p2     |   icmp   |      0|  0|   7|          19|          19|
    |exitcond_fu_435_p2             |   icmp   |      0|  0|   4|          10|          10|
    |tmp8_fu_461_p2                 |   icmp   |      0|  0|   3|           9|           7|
    |tmp_2_fu_481_p2                |   icmp   |      0|  0|   3|           9|           1|
    |tmp_2_mid1_fu_475_p2           |   icmp   |      0|  0|   3|           9|           1|
    |tmp_4_fu_503_p2                |   icmp   |      0|  0|   4|          10|          10|
    |tmp_8_fu_527_p2                |   icmp   |      0|  0|   4|          10|           1|
    |tmp_mid1_fu_455_p2             |   icmp   |      0|  0|   3|           9|           7|
    |col_mid2_fu_441_p3             |  select  |      0|  0|  10|           1|           1|
    |row_mid2_fu_495_p3             |  select  |      0|  0|   9|           1|           9|
    |tmp_2_mid2_fu_487_p3           |  select  |      0|  0|   1|           1|           1|
    |tmp_mid2_fu_467_p3             |  select  |      0|  0|   1|           1|           1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      4|  0| 142|         211|         135|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |   1|          5|    1|          5|
    |ap_reg_ppiten_pp0_it1            |   1|          2|    1|          2|
    |ap_reg_ppiten_pp0_it2            |   1|          2|    1|          2|
    |ap_reg_ppiten_pp0_it21           |   1|          2|    1|          2|
    |ap_sig_ioackin_out_img_V_TREADY  |   1|          2|    1|          2|
    |col_reg_330                      |  10|          2|   10|         20|
    |in_img_V_TDATA_blk_n             |   1|          2|    1|          2|
    |in_temp_V_1_fu_106               |   8|          2|    8|         16|
    |indvar_flatten_reg_308           |  19|          2|   19|         38|
    |out_img_V_TDATA_blk_n            |   1|          2|    1|          2|
    |row_reg_319                      |   9|          2|    9|         18|
    |window_V_0_2_loc_1_fu_114        |   8|          2|    8|         16|
    |window_V_1_2_loc_1_fu_110        |   8|          2|    8|         16|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            |  69|         29|   69|        141|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------+----+----+-----+-----------+
    |                          Name                          | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------+----+----+-----+-----------+
    |Offset_load_reg_898                                     |   8|   0|    8|          0|
    |ap_CS_fsm                                               |   4|   0|    4|          0|
    |ap_reg_ioackin_out_img_V_TREADY                         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it0                                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it10                                  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it11                                  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it12                                  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it13                                  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it14                                  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it15                                  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it16                                  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it17                                  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it18                                  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it19                                  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2                                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it20                                  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it21                                  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3                                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it4                                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it5                                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it6                                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it7                                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it8                                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it9                                   |   1|   0|    1|          0|
    |ap_reg_ppstg_window_V_1_2_loc_1_load_reg_961_pp0_iter2  |   8|   0|    8|          0|
    |col_mid2_reg_912                                        |  10|   0|   10|          0|
    |col_reg_330                                             |  10|   0|   10|          0|
    |exitcond_flatten_reg_903                                |   1|   0|    1|          0|
    |i_op_assign_3_tr_tr_tr_cast_reg_893                     |   5|   0|   14|          9|
    |in_temp_V_1_fu_106                                      |   8|   0|    8|          0|
    |in_temp_V_1_load_reg_956                                |   8|   0|    8|          0|
    |in_temp_V_reg_941                                       |   8|   0|    8|          0|
    |indvar_flatten_reg_308                                  |  19|   0|   19|          0|
    |line_buffer_V_0_addr_reg_926                            |  10|   0|   10|          0|
    |or_cond_reg_947                                         |   1|   0|    1|          0|
    |out_temp_V_215_2_reg_1001                               |  14|   0|   14|          0|
    |row_reg_319                                             |   9|   0|    9|          0|
    |tmp1_reg_991                                            |  12|   0|   12|          0|
    |tmp6_reg_996                                            |  12|   0|   12|          0|
    |tmp_28_0_1_reg_853                                      |  11|   0|   11|          0|
    |tmp_28_0_2_cast_reg_858                                 |  10|   0|   10|          0|
    |tmp_28_1_1_cast_reg_868                                 |   3|   0|   11|          8|
    |tmp_28_1_2_cast_reg_873                                 |  11|   0|   11|          0|
    |tmp_28_1_reg_863                                        |  11|   0|   11|          0|
    |tmp_28_2_1_reg_883                                      |  11|   0|   11|          0|
    |tmp_28_2_2_cast_reg_888                                 |   2|   0|   10|          8|
    |tmp_28_2_cast_reg_878                                   |  10|   0|   10|          0|
    |tmp_29_0_1_reg_971                                      |  11|   0|   11|          0|
    |tmp_29_1_2_reg_986                                      |  11|   0|   11|          0|
    |tmp_29_1_reg_976                                        |  11|   0|   11|          0|
    |tmp_29_2_1_reg_981                                      |  11|   0|   11|          0|
    |tmp_4_reg_922                                           |   1|   0|    1|          0|
    |tmp_7_cast_reg_848                                      |  10|   0|   10|          0|
    |tmp_s_reg_937                                           |   1|   0|    1|          0|
    |window_V_0_1                                            |   8|   0|    8|          0|
    |window_V_0_2                                            |   8|   0|    8|          0|
    |window_V_0_2_loc_1_fu_114                               |   8|   0|    8|          0|
    |window_V_0_2_loc_1_load_reg_966                         |   8|   0|    8|          0|
    |window_V_1_1                                            |   8|   0|    8|          0|
    |window_V_1_2                                            |   8|   0|    8|          0|
    |window_V_1_2_loc_1_fu_110                               |   8|   0|    8|          0|
    |window_V_1_2_loc_1_load_reg_961                         |   8|   0|    8|          0|
    |window_V_2_1                                            |   8|   0|    8|          0|
    |window_V_2_2                                            |   8|   0|    8|          0|
    |exitcond_flatten_reg_903                                |   0|   1|    1|          0|
    |or_cond_reg_947                                         |   0|   1|    1|          0|
    +--------------------------------------------------------+----+----+-----+-----------+
    |Total                                                   | 375|   2|  402|         25|
    +--------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+------------------+-----+-----+------------+--------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | Filter_Convolution | return value |
|ap_rst_n          |  in |    1| ap_ctrl_hs | Filter_Convolution | return value |
|ap_start          |  in |    1| ap_ctrl_hs | Filter_Convolution | return value |
|ap_done           | out |    1| ap_ctrl_hs | Filter_Convolution | return value |
|ap_idle           | out |    1| ap_ctrl_hs | Filter_Convolution | return value |
|ap_ready          | out |    1| ap_ctrl_hs | Filter_Convolution | return value |
|id_filter_V       |  in |    3|   ap_none  |     id_filter_V    |    scalar    |
|in_img_V_TDATA    |  in |    8|    axis    |      in_img_V      |    pointer   |
|in_img_V_TVALID   |  in |    1|    axis    |      in_img_V      |    pointer   |
|in_img_V_TREADY   | out |    1|    axis    |      in_img_V      |    pointer   |
|out_img_V_TDATA   | out |    8|    axis    |      out_img_V     |    pointer   |
|out_img_V_TVALID  | out |    1|    axis    |      out_img_V     |    pointer   |
|out_img_V_TREADY  |  in |    1|    axis    |      out_img_V     |    pointer   |
+------------------+-----+-----+------------+--------------------+--------------+

