

================================================================
== Vitis HLS Report for 'fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1'
================================================================
* Date:           Fri May 10 12:45:57 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D3
* Solution:       comb_32 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.183 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       14|       14|  0.140 us|  0.140 us|   14|   14|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_23_1  |       12|       12|        10|          1|          1|     4|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.22>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 13 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln30_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %zext_ln30_1"   --->   Operation 14 'read' 'zext_ln30_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%conv17_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv17"   --->   Operation 15 'read' 'conv17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%arg1_r_2_3_018_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_2_3_018_reload"   --->   Operation 16 'read' 'arg1_r_2_3_018_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%arg1_r_1_3_017_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_1_3_017_reload"   --->   Operation 17 'read' 'arg1_r_1_3_017_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%arg1_r_0_3_016_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_0_3_016_reload"   --->   Operation 18 'read' 'arg1_r_0_3_016_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%arg1_r_2_2_015_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_2_2_015_reload"   --->   Operation 19 'read' 'arg1_r_2_2_015_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%arg1_r_1_2_014_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_1_2_014_reload"   --->   Operation 20 'read' 'arg1_r_1_2_014_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%arg1_r_0_2_013_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_0_2_013_reload"   --->   Operation 21 'read' 'arg1_r_0_2_013_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%arg1_r_2_1_012_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_2_1_012_reload"   --->   Operation 22 'read' 'arg1_r_2_1_012_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%arg1_r_1_1_011_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_1_1_011_reload"   --->   Operation 23 'read' 'arg1_r_1_1_011_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%arg1_r_0_1_010_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_0_1_010_reload"   --->   Operation 24 'read' 'arg1_r_0_1_010_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%arg1_r_2_07_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_2_07_reload"   --->   Operation 25 'read' 'arg1_r_2_07_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%arg1_r_1_04_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_1_04_reload"   --->   Operation 26 'read' 'arg1_r_1_04_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%arg1_r_0_01_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_0_01_reload"   --->   Operation 27 'read' 'arg1_r_0_01_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln30_1_cast = zext i32 %zext_ln30_1_read"   --->   Operation 28 'zext' 'zext_ln30_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%conv17_cast = zext i32 %conv17_read"   --->   Operation 29 'zext' 'conv17_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 1, i4 %i_1"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc25"   --->   Operation 31 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%i = load i4 %i_1" [d3.cpp:23]   --->   Operation 32 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.79ns)   --->   "%icmp_ln23 = icmp_ult  i4 %i, i4 9" [d3.cpp:23]   --->   Operation 33 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %VITIS_LOOP_34_3.exitStub, void %for.inc25.split" [d3.cpp:23]   --->   Operation 34 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [8/8] (0.78ns)   --->   "%urem_ln22 = urem i4 %i, i4 3" [d3.cpp:22]   --->   Operation 35 'urem' 'urem_ln22' <Predicate = (icmp_ln23)> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.79ns)   --->   "%add_ln23 = add i4 %i, i4 2" [d3.cpp:23]   --->   Operation 36 'add' 'add_ln23' <Predicate = (icmp_ln23)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln23 = store i4 %add_ln23, i4 %i_1" [d3.cpp:23]   --->   Operation 37 'store' 'store_ln23' <Predicate = (icmp_ln23)> <Delay = 0.42>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln23 = br void %for.inc25" [d3.cpp:23]   --->   Operation 38 'br' 'br_ln23' <Predicate = (icmp_ln23)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.78>
ST_2 : Operation 39 [7/8] (0.78ns)   --->   "%urem_ln22 = urem i4 %i, i4 3" [d3.cpp:22]   --->   Operation 39 'urem' 'urem_ln22' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 0.78>
ST_3 : Operation 40 [6/8] (0.78ns)   --->   "%urem_ln22 = urem i4 %i, i4 3" [d3.cpp:22]   --->   Operation 40 'urem' 'urem_ln22' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 0.78>
ST_4 : Operation 41 [5/8] (0.78ns)   --->   "%urem_ln22 = urem i4 %i, i4 3" [d3.cpp:22]   --->   Operation 41 'urem' 'urem_ln22' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 0.78>
ST_5 : Operation 42 [4/8] (0.78ns)   --->   "%urem_ln22 = urem i4 %i, i4 3" [d3.cpp:22]   --->   Operation 42 'urem' 'urem_ln22' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 0.78>
ST_6 : Operation 43 [3/8] (0.78ns)   --->   "%urem_ln22 = urem i4 %i, i4 3" [d3.cpp:22]   --->   Operation 43 'urem' 'urem_ln22' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 0.78>
ST_7 : Operation 44 [2/8] (0.78ns)   --->   "%urem_ln22 = urem i4 %i, i4 3" [d3.cpp:22]   --->   Operation 44 'urem' 'urem_ln22' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.52>
ST_8 : Operation 45 [1/8] (0.78ns)   --->   "%urem_ln22 = urem i4 %i, i4 3" [d3.cpp:22]   --->   Operation 45 'urem' 'urem_ln22' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln22 = trunc i2 %urem_ln22" [d3.cpp:22]   --->   Operation 46 'trunc' 'trunc_ln22' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 47 [1/1] (0.73ns)   --->   "%switch_ln30 = switch i2 %trunc_ln22, void %arrayidx23.1.case.0, i2 0, void %arrayidx23.1.case.1, i2 1, void %arrayidx23.1.case.2" [d3.cpp:30]   --->   Operation 47 'switch' 'switch_ln30' <Predicate = true> <Delay = 0.73>

State 9 <SV = 8> <Delay = 2.70>
ST_9 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln22_1 = zext i4 %i" [d3.cpp:22]   --->   Operation 48 'zext' 'zext_ln22_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 49 [1/1] (1.23ns)   --->   "%mul_ln22 = mul i9 %zext_ln22_1, i9 22" [d3.cpp:22]   --->   Operation 49 'mul' 'mul_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i3 @_ssdm_op_PartSelect.i3.i9.i32.i32, i9 %mul_ln22, i32 6, i32 8" [d3.cpp:22]   --->   Operation 50 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i3 %tmp_4" [d3.cpp:22]   --->   Operation 51 'zext' 'zext_ln22' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 52 [1/1] (0.79ns)   --->   "%empty = sub i4 9, i4 %i" [d3.cpp:23]   --->   Operation 52 'sub' 'empty' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i4 %empty" [d3.cpp:26]   --->   Operation 53 'trunc' 'trunc_ln26' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %empty, i32 2, i32 3" [d3.cpp:30]   --->   Operation 54 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 55 [1/1] (0.00ns)   --->   "%arr_addr = getelementptr i64 %arr, i64 0, i64 %zext_ln22" [d3.cpp:30]   --->   Operation 55 'getelementptr' 'arr_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 56 [1/1] (0.00ns)   --->   "%arr_1_addr = getelementptr i64 %arr_1, i64 0, i64 %zext_ln22" [d3.cpp:30]   --->   Operation 56 'getelementptr' 'arr_1_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 57 [1/1] (0.00ns)   --->   "%arr_2_addr = getelementptr i64 %arr_2, i64 0, i64 %zext_ln22" [d3.cpp:30]   --->   Operation 57 'getelementptr' 'arr_2_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 58 [2/2] (0.67ns)   --->   "%arr_load = load i2 %arr_addr" [d3.cpp:30]   --->   Operation 58 'load' 'arr_load' <Predicate = (trunc_ln22 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_9 : Operation 59 [2/2] (0.67ns)   --->   "%arr_1_load = load i2 %arr_1_addr" [d3.cpp:30]   --->   Operation 59 'load' 'arr_1_load' <Predicate = (trunc_ln22 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_9 : Operation 60 [2/2] (0.67ns)   --->   "%arr_2_load = load i2 %arr_2_addr" [d3.cpp:30]   --->   Operation 60 'load' 'arr_2_load' <Predicate = (trunc_ln22 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_9 : Operation 61 [1/1] (0.79ns)   --->   "%add_ln29 = add i4 %i, i4 1" [d3.cpp:29]   --->   Operation 61 'add' 'add_ln29' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln22_2 = zext i4 %add_ln29" [d3.cpp:22]   --->   Operation 62 'zext' 'zext_ln22_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 63 [1/1] (1.23ns)   --->   "%mul_ln22_1 = mul i9 %zext_ln22_2, i9 22" [d3.cpp:22]   --->   Operation 63 'mul' 'mul_ln22_1' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i3 @_ssdm_op_PartSelect.i3.i9.i32.i32, i9 %mul_ln22_1, i32 6, i32 8" [d3.cpp:22]   --->   Operation 64 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln30_3 = zext i3 %tmp_8" [d3.cpp:30]   --->   Operation 65 'zext' 'zext_ln30_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 66 [1/1] (0.79ns)   --->   "%add_ln30_1 = add i4 %empty, i4 15" [d3.cpp:30]   --->   Operation 66 'add' 'add_ln30_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln30_1 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %add_ln30_1, i32 2, i32 3" [d3.cpp:30]   --->   Operation 67 'partselect' 'trunc_ln30_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 68 [1/1] (0.54ns)   --->   "%icmp_ln30 = icmp_eq  i2 %trunc_ln30_1, i2 0" [d3.cpp:30]   --->   Operation 68 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 69 [1/1] (0.00ns)   --->   "%arr_addr_1 = getelementptr i64 %arr, i64 0, i64 %zext_ln30_3" [d3.cpp:30]   --->   Operation 69 'getelementptr' 'arr_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 70 [1/1] (0.00ns)   --->   "%arr_1_addr_1 = getelementptr i64 %arr_1, i64 0, i64 %zext_ln30_3" [d3.cpp:30]   --->   Operation 70 'getelementptr' 'arr_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 71 [1/1] (0.00ns)   --->   "%arr_2_addr_1 = getelementptr i64 %arr_2, i64 0, i64 %zext_ln30_3" [d3.cpp:30]   --->   Operation 71 'getelementptr' 'arr_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 72 [2/2] (0.67ns)   --->   "%arr_load_1 = load i2 %arr_addr_1" [d3.cpp:30]   --->   Operation 72 'load' 'arr_load_1' <Predicate = (trunc_ln22 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_9 : Operation 73 [2/2] (0.67ns)   --->   "%arr_1_load_1 = load i2 %arr_1_addr_1" [d3.cpp:30]   --->   Operation 73 'load' 'arr_1_load_1' <Predicate = (trunc_ln22 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_9 : Operation 74 [2/2] (0.67ns)   --->   "%arr_2_load_1 = load i2 %arr_2_addr_1" [d3.cpp:30]   --->   Operation 74 'load' 'arr_2_load_1' <Predicate = (trunc_ln22 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 112 'ret' 'ret_ln0' <Predicate = (!icmp_ln23)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 6.18>
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "%specpipeline_ln25 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [d3.cpp:25]   --->   Operation 75 'specpipeline' 'specpipeline_ln25' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "%speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [d3.cpp:22]   --->   Operation 76 'speclooptripcount' 'speclooptripcount_ln22' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 77 [1/1] (0.00ns)   --->   "%specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [d3.cpp:23]   --->   Operation 77 'specloopname' 'specloopname_ln23' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 78 [1/1] (0.47ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 %arg1_r_0_01_reload_read, i32 %arg1_r_1_04_reload_read, i32 %arg1_r_2_07_reload_read, i2 %trunc_ln4" [d3.cpp:30]   --->   Operation 78 'mux' 'tmp_s' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 79 [1/1] (0.47ns)   --->   "%tmp_5 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 %arg1_r_0_1_010_reload_read, i32 %arg1_r_1_1_011_reload_read, i32 %arg1_r_2_1_012_reload_read, i2 %trunc_ln4" [d3.cpp:30]   --->   Operation 79 'mux' 'tmp_5' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 80 [1/1] (0.47ns)   --->   "%tmp_6 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 %arg1_r_0_2_013_reload_read, i32 %arg1_r_1_2_014_reload_read, i32 %arg1_r_2_2_015_reload_read, i2 %trunc_ln4" [d3.cpp:30]   --->   Operation 80 'mux' 'tmp_6' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 81 [1/1] (0.47ns)   --->   "%tmp_7 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 %arg1_r_0_3_016_reload_read, i32 %arg1_r_1_3_017_reload_read, i32 %arg1_r_2_3_018_reload_read, i2 %trunc_ln4" [d3.cpp:30]   --->   Operation 81 'mux' 'tmp_7' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 82 [1/1] (0.52ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %tmp_s, i32 %tmp_5, i32 %tmp_6, i32 %tmp_7, i2 %trunc_ln26" [d3.cpp:30]   --->   Operation 82 'mux' 'tmp' <Predicate = true> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i32 %tmp" [d3.cpp:30]   --->   Operation 83 'zext' 'zext_ln30' <Predicate = true> <Delay = 0.00>
ST_10 : [1/1] (0.90ns)   --->   Input mux for Operation 84 '%mul_ln30 = mul i64 %zext_ln30, i64 %conv17_cast'
ST_10 : Operation 84 [1/1] (2.51ns)   --->   "%mul_ln30 = mul i64 %zext_ln30, i64 %conv17_cast" [d3.cpp:30]   --->   Operation 84 'mul' 'mul_ln30' <Predicate = true> <Delay = 2.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 85 [1/2] (0.67ns)   --->   "%arr_load = load i2 %arr_addr" [d3.cpp:30]   --->   Operation 85 'load' 'arr_load' <Predicate = (trunc_ln22 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_10 : Operation 86 [1/2] (0.67ns)   --->   "%arr_1_load = load i2 %arr_1_addr" [d3.cpp:30]   --->   Operation 86 'load' 'arr_1_load' <Predicate = (trunc_ln22 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_10 : Operation 87 [1/2] (0.67ns)   --->   "%arr_2_load = load i2 %arr_2_addr" [d3.cpp:30]   --->   Operation 87 'load' 'arr_2_load' <Predicate = (trunc_ln22 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_10 : Operation 88 [1/1] (0.47ns)   --->   "%tmp_1 = mux i64 @_ssdm_op_Mux.ap_auto.3i64.i2, i64 %arr_load, i64 %arr_1_load, i64 %arr_2_load, i2 %trunc_ln22" [d3.cpp:30]   --->   Operation 88 'mux' 'tmp_1' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 89 [1/1] (1.08ns)   --->   "%add_ln30 = add i64 %tmp_1, i64 %mul_ln30" [d3.cpp:30]   --->   Operation 89 'add' 'add_ln30' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 90 [1/1] (0.44ns)   --->   "%select_ln30 = select i1 %icmp_ln30, i32 %arg1_r_0_01_reload_read, i32 %arg1_r_1_04_reload_read" [d3.cpp:30]   --->   Operation 90 'select' 'select_ln30' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 91 [1/1] (0.44ns)   --->   "%select_ln30_1 = select i1 %icmp_ln30, i32 %arg1_r_0_1_010_reload_read, i32 %arg1_r_1_1_011_reload_read" [d3.cpp:30]   --->   Operation 91 'select' 'select_ln30_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 92 [1/1] (0.44ns)   --->   "%select_ln30_2 = select i1 %icmp_ln30, i32 %arg1_r_0_2_013_reload_read, i32 %arg1_r_1_2_014_reload_read" [d3.cpp:30]   --->   Operation 92 'select' 'select_ln30_2' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 93 [1/1] (0.44ns)   --->   "%select_ln30_3 = select i1 %icmp_ln30, i32 %arg1_r_0_3_016_reload_read, i32 %arg1_r_1_3_017_reload_read" [d3.cpp:30]   --->   Operation 93 'select' 'select_ln30_3' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 94 [1/1] (0.52ns)   --->   "%tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %select_ln30_3, i32 %select_ln30, i32 %select_ln30_1, i32 %select_ln30_2, i2 %trunc_ln26" [d3.cpp:30]   --->   Operation 94 'mux' 'tmp_2' <Predicate = true> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 95 [1/2] (0.67ns)   --->   "%arr_load_1 = load i2 %arr_addr_1" [d3.cpp:30]   --->   Operation 95 'load' 'arr_load_1' <Predicate = (trunc_ln22 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_10 : Operation 96 [1/2] (0.67ns)   --->   "%arr_1_load_1 = load i2 %arr_1_addr_1" [d3.cpp:30]   --->   Operation 96 'load' 'arr_1_load_1' <Predicate = (trunc_ln22 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_10 : Operation 97 [1/2] (0.67ns)   --->   "%arr_2_load_1 = load i2 %arr_2_addr_1" [d3.cpp:30]   --->   Operation 97 'load' 'arr_2_load_1' <Predicate = (trunc_ln22 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_10 : Operation 98 [1/1] (0.47ns)   --->   "%tmp_3 = mux i64 @_ssdm_op_Mux.ap_auto.3i64.i2, i64 %arr_1_load_1, i64 %arr_2_load_1, i64 %arr_load_1, i2 %trunc_ln22" [d3.cpp:30]   --->   Operation 98 'mux' 'tmp_3' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln30_2 = zext i32 %tmp_2" [d3.cpp:30]   --->   Operation 99 'zext' 'zext_ln30_2' <Predicate = true> <Delay = 0.00>
ST_10 : [1/1] (0.72ns)   --->   Input mux for Operation 100 '%mul_ln30_1 = mul i63 %zext_ln30_1_cast, i63 %zext_ln30_2'
ST_10 : Operation 100 [1/1] (2.69ns)   --->   "%mul_ln30_1 = mul i63 %zext_ln30_1_cast, i63 %zext_ln30_2" [d3.cpp:30]   --->   Operation 100 'mul' 'mul_ln30_1' <Predicate = true> <Delay = 2.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln30_1, i1 0" [d3.cpp:30]   --->   Operation 101 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 102 [1/1] (1.08ns)   --->   "%add_ln30_2 = add i64 %tmp_3, i64 %shl_ln" [d3.cpp:30]   --->   Operation 102 'add' 'add_ln30_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 103 [1/1] (0.67ns)   --->   "%store_ln30 = store i64 %add_ln30, i2 %arr_1_addr" [d3.cpp:30]   --->   Operation 103 'store' 'store_ln30' <Predicate = (trunc_ln22 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_10 : Operation 104 [1/1] (0.67ns)   --->   "%store_ln30 = store i64 %add_ln30_2, i2 %arr_2_addr_1" [d3.cpp:30]   --->   Operation 104 'store' 'store_ln30' <Predicate = (trunc_ln22 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx23.1.exit" [d3.cpp:30]   --->   Operation 105 'br' 'br_ln30' <Predicate = (trunc_ln22 == 1)> <Delay = 0.00>
ST_10 : Operation 106 [1/1] (0.67ns)   --->   "%store_ln30 = store i64 %add_ln30, i2 %arr_addr" [d3.cpp:30]   --->   Operation 106 'store' 'store_ln30' <Predicate = (trunc_ln22 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_10 : Operation 107 [1/1] (0.67ns)   --->   "%store_ln30 = store i64 %add_ln30_2, i2 %arr_1_addr_1" [d3.cpp:30]   --->   Operation 107 'store' 'store_ln30' <Predicate = (trunc_ln22 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx23.1.exit" [d3.cpp:30]   --->   Operation 108 'br' 'br_ln30' <Predicate = (trunc_ln22 == 0)> <Delay = 0.00>
ST_10 : Operation 109 [1/1] (0.67ns)   --->   "%store_ln30 = store i64 %add_ln30, i2 %arr_2_addr" [d3.cpp:30]   --->   Operation 109 'store' 'store_ln30' <Predicate = (trunc_ln22 != 0 & trunc_ln22 != 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_10 : Operation 110 [1/1] (0.67ns)   --->   "%store_ln30 = store i64 %add_ln30_2, i2 %arr_addr_1" [d3.cpp:30]   --->   Operation 110 'store' 'store_ln30' <Predicate = (trunc_ln22 != 0 & trunc_ln22 != 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx23.1.exit" [d3.cpp:30]   --->   Operation 111 'br' 'br_ln30' <Predicate = (trunc_ln22 != 0 & trunc_ln22 != 1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ arr_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ arr_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ arr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ arg1_r_0_01_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_1_04_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_2_07_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_0_1_010_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_1_1_011_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_2_1_012_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_0_2_013_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_1_2_014_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_2_2_015_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_0_3_016_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_1_3_017_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_2_3_018_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv17]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln30_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_1                        (alloca           ) [ 01000000000]
zext_ln30_1_read           (read             ) [ 00000000000]
conv17_read                (read             ) [ 00000000000]
arg1_r_2_3_018_reload_read (read             ) [ 01111111111]
arg1_r_1_3_017_reload_read (read             ) [ 01111111111]
arg1_r_0_3_016_reload_read (read             ) [ 01111111111]
arg1_r_2_2_015_reload_read (read             ) [ 01111111111]
arg1_r_1_2_014_reload_read (read             ) [ 01111111111]
arg1_r_0_2_013_reload_read (read             ) [ 01111111111]
arg1_r_2_1_012_reload_read (read             ) [ 01111111111]
arg1_r_1_1_011_reload_read (read             ) [ 01111111111]
arg1_r_0_1_010_reload_read (read             ) [ 01111111111]
arg1_r_2_07_reload_read    (read             ) [ 01111111111]
arg1_r_1_04_reload_read    (read             ) [ 01111111111]
arg1_r_0_01_reload_read    (read             ) [ 01111111111]
zext_ln30_1_cast           (zext             ) [ 01111111111]
conv17_cast                (zext             ) [ 01111111111]
store_ln0                  (store            ) [ 00000000000]
br_ln0                     (br               ) [ 00000000000]
i                          (load             ) [ 01111111110]
icmp_ln23                  (icmp             ) [ 01111111110]
br_ln23                    (br               ) [ 00000000000]
add_ln23                   (add              ) [ 00000000000]
store_ln23                 (store            ) [ 00000000000]
br_ln23                    (br               ) [ 00000000000]
urem_ln22                  (urem             ) [ 00000000000]
trunc_ln22                 (trunc            ) [ 01000000011]
switch_ln30                (switch           ) [ 00000000000]
zext_ln22_1                (zext             ) [ 00000000000]
mul_ln22                   (mul              ) [ 00000000000]
tmp_4                      (partselect       ) [ 00000000000]
zext_ln22                  (zext             ) [ 00000000000]
empty                      (sub              ) [ 00000000000]
trunc_ln26                 (trunc            ) [ 01000000001]
trunc_ln4                  (partselect       ) [ 01000000001]
arr_addr                   (getelementptr    ) [ 01000000001]
arr_1_addr                 (getelementptr    ) [ 01000000001]
arr_2_addr                 (getelementptr    ) [ 01000000001]
add_ln29                   (add              ) [ 00000000000]
zext_ln22_2                (zext             ) [ 00000000000]
mul_ln22_1                 (mul              ) [ 00000000000]
tmp_8                      (partselect       ) [ 00000000000]
zext_ln30_3                (zext             ) [ 00000000000]
add_ln30_1                 (add              ) [ 00000000000]
trunc_ln30_1               (partselect       ) [ 00000000000]
icmp_ln30                  (icmp             ) [ 01000000001]
arr_addr_1                 (getelementptr    ) [ 01000000001]
arr_1_addr_1               (getelementptr    ) [ 01000000001]
arr_2_addr_1               (getelementptr    ) [ 01000000001]
specpipeline_ln25          (specpipeline     ) [ 00000000000]
speclooptripcount_ln22     (speclooptripcount) [ 00000000000]
specloopname_ln23          (specloopname     ) [ 00000000000]
tmp_s                      (mux              ) [ 00000000000]
tmp_5                      (mux              ) [ 00000000000]
tmp_6                      (mux              ) [ 00000000000]
tmp_7                      (mux              ) [ 00000000000]
tmp                        (mux              ) [ 00000000000]
zext_ln30                  (zext             ) [ 00000000000]
mul_ln30                   (mul              ) [ 00000000000]
arr_load                   (load             ) [ 00000000000]
arr_1_load                 (load             ) [ 00000000000]
arr_2_load                 (load             ) [ 00000000000]
tmp_1                      (mux              ) [ 00000000000]
add_ln30                   (add              ) [ 00000000000]
select_ln30                (select           ) [ 00000000000]
select_ln30_1              (select           ) [ 00000000000]
select_ln30_2              (select           ) [ 00000000000]
select_ln30_3              (select           ) [ 00000000000]
tmp_2                      (mux              ) [ 00000000000]
arr_load_1                 (load             ) [ 00000000000]
arr_1_load_1               (load             ) [ 00000000000]
arr_2_load_1               (load             ) [ 00000000000]
tmp_3                      (mux              ) [ 00000000000]
zext_ln30_2                (zext             ) [ 00000000000]
mul_ln30_1                 (mul              ) [ 00000000000]
shl_ln                     (bitconcatenate   ) [ 00000000000]
add_ln30_2                 (add              ) [ 00000000000]
store_ln30                 (store            ) [ 00000000000]
store_ln30                 (store            ) [ 00000000000]
br_ln30                    (br               ) [ 00000000000]
store_ln30                 (store            ) [ 00000000000]
store_ln30                 (store            ) [ 00000000000]
br_ln30                    (br               ) [ 00000000000]
store_ln30                 (store            ) [ 00000000000]
store_ln30                 (store            ) [ 00000000000]
br_ln30                    (br               ) [ 00000000000]
ret_ln0                    (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="arr_2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="arr_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="arr">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="arg1_r_0_01_reload">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_0_01_reload"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="arg1_r_1_04_reload">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_1_04_reload"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="arg1_r_2_07_reload">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_2_07_reload"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="arg1_r_0_1_010_reload">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_0_1_010_reload"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="arg1_r_1_1_011_reload">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_1_1_011_reload"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="arg1_r_2_1_012_reload">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_2_1_012_reload"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="arg1_r_0_2_013_reload">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_0_2_013_reload"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="arg1_r_1_2_014_reload">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_1_2_014_reload"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="arg1_r_2_2_015_reload">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_2_2_015_reload"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="arg1_r_0_3_016_reload">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_0_3_016_reload"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="arg1_r_1_3_017_reload">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_1_3_017_reload"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="arg1_r_2_3_018_reload">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_2_3_018_reload"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="conv17">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv17"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="zext_ln30_1">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln30_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i32.i2"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i32.i2"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i64.i2"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i63.i1"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="i_1_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="zext_ln30_1_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln30_1_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="conv17_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv17_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="arg1_r_2_3_018_reload_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_2_3_018_reload_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="arg1_r_1_3_017_reload_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_1_3_017_reload_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="arg1_r_0_3_016_reload_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_0_3_016_reload_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="arg1_r_2_2_015_reload_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_2_2_015_reload_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="arg1_r_1_2_014_reload_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_1_2_014_reload_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="arg1_r_0_2_013_reload_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="1" index="2" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_0_2_013_reload_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="arg1_r_2_1_012_reload_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="1" index="2" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_2_1_012_reload_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="arg1_r_1_1_011_reload_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="1" index="2" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_1_1_011_reload_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="arg1_r_0_1_010_reload_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="1" index="2" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_0_1_010_reload_read/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="arg1_r_2_07_reload_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="1" index="2" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_2_07_reload_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="arg1_r_1_04_reload_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="1" index="2" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_1_04_reload_read/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="arg1_r_0_01_reload_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="1" index="2" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_0_01_reload_read/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="arr_addr_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="64" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="3" slack="0"/>
<pin id="184" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_addr/9 "/>
</bind>
</comp>

<comp id="187" class="1004" name="arr_1_addr_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="64" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="3" slack="0"/>
<pin id="191" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_1_addr/9 "/>
</bind>
</comp>

<comp id="194" class="1004" name="arr_2_addr_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="64" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="3" slack="0"/>
<pin id="198" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_2_addr/9 "/>
</bind>
</comp>

<comp id="201" class="1004" name="grp_access_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="2" slack="1"/>
<pin id="203" dir="0" index="1" bw="64" slack="0"/>
<pin id="204" dir="0" index="2" bw="0" slack="0"/>
<pin id="206" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="207" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="208" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="209" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="arr_load/9 arr_load_1/9 store_ln30/10 store_ln30/10 "/>
</bind>
</comp>

<comp id="211" class="1004" name="grp_access_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="2" slack="1"/>
<pin id="213" dir="0" index="1" bw="64" slack="0"/>
<pin id="214" dir="0" index="2" bw="0" slack="0"/>
<pin id="216" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="217" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="218" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="219" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="arr_1_load/9 arr_1_load_1/9 store_ln30/10 store_ln30/10 "/>
</bind>
</comp>

<comp id="221" class="1004" name="grp_access_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="2" slack="1"/>
<pin id="223" dir="0" index="1" bw="64" slack="0"/>
<pin id="224" dir="0" index="2" bw="0" slack="0"/>
<pin id="226" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="227" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="228" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="229" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="arr_2_load/9 arr_2_load_1/9 store_ln30/10 store_ln30/10 "/>
</bind>
</comp>

<comp id="231" class="1004" name="arr_addr_1_gep_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="64" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="0" index="2" bw="3" slack="0"/>
<pin id="235" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_addr_1/9 "/>
</bind>
</comp>

<comp id="238" class="1004" name="arr_1_addr_1_gep_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="64" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="0" index="2" bw="3" slack="0"/>
<pin id="242" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_1_addr_1/9 "/>
</bind>
</comp>

<comp id="245" class="1004" name="arr_2_addr_1_gep_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="64" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="0" index="2" bw="3" slack="0"/>
<pin id="249" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_2_addr_1/9 "/>
</bind>
</comp>

<comp id="255" class="1004" name="mul_ln30_1_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="9"/>
<pin id="257" dir="0" index="1" bw="32" slack="0"/>
<pin id="258" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln30_1/10 "/>
</bind>
</comp>

<comp id="259" class="1004" name="mul_ln30_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="0"/>
<pin id="261" dir="0" index="1" bw="32" slack="9"/>
<pin id="262" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln30/10 "/>
</bind>
</comp>

<comp id="263" class="1004" name="zext_ln30_1_cast_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="0"/>
<pin id="265" dir="1" index="1" bw="63" slack="9"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_1_cast/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="conv17_cast_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="0"/>
<pin id="269" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="conv17_cast/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="store_ln0_store_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="0"/>
<pin id="273" dir="0" index="1" bw="4" slack="0"/>
<pin id="274" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="i_load_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="4" slack="0"/>
<pin id="278" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="icmp_ln23_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="4" slack="0"/>
<pin id="281" dir="0" index="1" bw="4" slack="0"/>
<pin id="282" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="grp_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="4" slack="0"/>
<pin id="287" dir="0" index="1" bw="3" slack="0"/>
<pin id="288" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln22/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="add_ln23_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="4" slack="0"/>
<pin id="293" dir="0" index="1" bw="3" slack="0"/>
<pin id="294" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="store_ln23_store_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="4" slack="0"/>
<pin id="299" dir="0" index="1" bw="4" slack="0"/>
<pin id="300" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="trunc_ln22_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="2" slack="0"/>
<pin id="304" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln22/8 "/>
</bind>
</comp>

<comp id="306" class="1004" name="zext_ln22_1_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="4" slack="8"/>
<pin id="308" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22_1/9 "/>
</bind>
</comp>

<comp id="309" class="1004" name="mul_ln22_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="4" slack="0"/>
<pin id="311" dir="0" index="1" bw="6" slack="0"/>
<pin id="312" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln22/9 "/>
</bind>
</comp>

<comp id="315" class="1004" name="tmp_4_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="3" slack="0"/>
<pin id="317" dir="0" index="1" bw="9" slack="0"/>
<pin id="318" dir="0" index="2" bw="4" slack="0"/>
<pin id="319" dir="0" index="3" bw="5" slack="0"/>
<pin id="320" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/9 "/>
</bind>
</comp>

<comp id="325" class="1004" name="zext_ln22_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="3" slack="0"/>
<pin id="327" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22/9 "/>
</bind>
</comp>

<comp id="332" class="1004" name="empty_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="4" slack="0"/>
<pin id="334" dir="0" index="1" bw="4" slack="8"/>
<pin id="335" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty/9 "/>
</bind>
</comp>

<comp id="337" class="1004" name="trunc_ln26_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="4" slack="0"/>
<pin id="339" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln26/9 "/>
</bind>
</comp>

<comp id="341" class="1004" name="trunc_ln4_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="2" slack="0"/>
<pin id="343" dir="0" index="1" bw="4" slack="0"/>
<pin id="344" dir="0" index="2" bw="3" slack="0"/>
<pin id="345" dir="0" index="3" bw="3" slack="0"/>
<pin id="346" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/9 "/>
</bind>
</comp>

<comp id="351" class="1004" name="add_ln29_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="4" slack="8"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/9 "/>
</bind>
</comp>

<comp id="356" class="1004" name="zext_ln22_2_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="4" slack="0"/>
<pin id="358" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22_2/9 "/>
</bind>
</comp>

<comp id="360" class="1004" name="mul_ln22_1_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="4" slack="0"/>
<pin id="362" dir="0" index="1" bw="6" slack="0"/>
<pin id="363" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln22_1/9 "/>
</bind>
</comp>

<comp id="366" class="1004" name="tmp_8_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="3" slack="0"/>
<pin id="368" dir="0" index="1" bw="9" slack="0"/>
<pin id="369" dir="0" index="2" bw="4" slack="0"/>
<pin id="370" dir="0" index="3" bw="5" slack="0"/>
<pin id="371" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/9 "/>
</bind>
</comp>

<comp id="376" class="1004" name="zext_ln30_3_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="3" slack="0"/>
<pin id="378" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_3/9 "/>
</bind>
</comp>

<comp id="383" class="1004" name="add_ln30_1_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="4" slack="0"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_1/9 "/>
</bind>
</comp>

<comp id="389" class="1004" name="trunc_ln30_1_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="2" slack="0"/>
<pin id="391" dir="0" index="1" bw="4" slack="0"/>
<pin id="392" dir="0" index="2" bw="3" slack="0"/>
<pin id="393" dir="0" index="3" bw="3" slack="0"/>
<pin id="394" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln30_1/9 "/>
</bind>
</comp>

<comp id="399" class="1004" name="icmp_ln30_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="2" slack="0"/>
<pin id="401" dir="0" index="1" bw="1" slack="0"/>
<pin id="402" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/9 "/>
</bind>
</comp>

<comp id="405" class="1004" name="tmp_s_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="0"/>
<pin id="407" dir="0" index="1" bw="32" slack="9"/>
<pin id="408" dir="0" index="2" bw="32" slack="9"/>
<pin id="409" dir="0" index="3" bw="32" slack="9"/>
<pin id="410" dir="0" index="4" bw="2" slack="1"/>
<pin id="411" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/10 "/>
</bind>
</comp>

<comp id="413" class="1004" name="tmp_5_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="0"/>
<pin id="415" dir="0" index="1" bw="32" slack="9"/>
<pin id="416" dir="0" index="2" bw="32" slack="9"/>
<pin id="417" dir="0" index="3" bw="32" slack="9"/>
<pin id="418" dir="0" index="4" bw="2" slack="1"/>
<pin id="419" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_5/10 "/>
</bind>
</comp>

<comp id="421" class="1004" name="tmp_6_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="32" slack="0"/>
<pin id="423" dir="0" index="1" bw="32" slack="9"/>
<pin id="424" dir="0" index="2" bw="32" slack="9"/>
<pin id="425" dir="0" index="3" bw="32" slack="9"/>
<pin id="426" dir="0" index="4" bw="2" slack="1"/>
<pin id="427" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_6/10 "/>
</bind>
</comp>

<comp id="429" class="1004" name="tmp_7_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="32" slack="0"/>
<pin id="431" dir="0" index="1" bw="32" slack="9"/>
<pin id="432" dir="0" index="2" bw="32" slack="9"/>
<pin id="433" dir="0" index="3" bw="32" slack="9"/>
<pin id="434" dir="0" index="4" bw="2" slack="1"/>
<pin id="435" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_7/10 "/>
</bind>
</comp>

<comp id="437" class="1004" name="tmp_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="0"/>
<pin id="439" dir="0" index="1" bw="32" slack="0"/>
<pin id="440" dir="0" index="2" bw="32" slack="0"/>
<pin id="441" dir="0" index="3" bw="32" slack="0"/>
<pin id="442" dir="0" index="4" bw="32" slack="0"/>
<pin id="443" dir="0" index="5" bw="2" slack="1"/>
<pin id="444" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/10 "/>
</bind>
</comp>

<comp id="450" class="1004" name="zext_ln30_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="0"/>
<pin id="452" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30/10 "/>
</bind>
</comp>

<comp id="455" class="1004" name="tmp_1_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="64" slack="0"/>
<pin id="457" dir="0" index="1" bw="64" slack="0"/>
<pin id="458" dir="0" index="2" bw="64" slack="0"/>
<pin id="459" dir="0" index="3" bw="64" slack="0"/>
<pin id="460" dir="0" index="4" bw="2" slack="2"/>
<pin id="461" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_1/10 "/>
</bind>
</comp>

<comp id="466" class="1004" name="add_ln30_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="64" slack="0"/>
<pin id="468" dir="0" index="1" bw="64" slack="0"/>
<pin id="469" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/10 "/>
</bind>
</comp>

<comp id="475" class="1004" name="select_ln30_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="1"/>
<pin id="477" dir="0" index="1" bw="32" slack="9"/>
<pin id="478" dir="0" index="2" bw="32" slack="9"/>
<pin id="479" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln30/10 "/>
</bind>
</comp>

<comp id="480" class="1004" name="select_ln30_1_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="1"/>
<pin id="482" dir="0" index="1" bw="32" slack="9"/>
<pin id="483" dir="0" index="2" bw="32" slack="9"/>
<pin id="484" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln30_1/10 "/>
</bind>
</comp>

<comp id="485" class="1004" name="select_ln30_2_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="1"/>
<pin id="487" dir="0" index="1" bw="32" slack="9"/>
<pin id="488" dir="0" index="2" bw="32" slack="9"/>
<pin id="489" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln30_2/10 "/>
</bind>
</comp>

<comp id="490" class="1004" name="select_ln30_3_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="1"/>
<pin id="492" dir="0" index="1" bw="32" slack="9"/>
<pin id="493" dir="0" index="2" bw="32" slack="9"/>
<pin id="494" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln30_3/10 "/>
</bind>
</comp>

<comp id="495" class="1004" name="tmp_2_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="0"/>
<pin id="497" dir="0" index="1" bw="32" slack="0"/>
<pin id="498" dir="0" index="2" bw="32" slack="0"/>
<pin id="499" dir="0" index="3" bw="32" slack="0"/>
<pin id="500" dir="0" index="4" bw="32" slack="0"/>
<pin id="501" dir="0" index="5" bw="2" slack="1"/>
<pin id="502" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_2/10 "/>
</bind>
</comp>

<comp id="508" class="1004" name="tmp_3_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="64" slack="0"/>
<pin id="510" dir="0" index="1" bw="64" slack="0"/>
<pin id="511" dir="0" index="2" bw="64" slack="0"/>
<pin id="512" dir="0" index="3" bw="64" slack="0"/>
<pin id="513" dir="0" index="4" bw="2" slack="2"/>
<pin id="514" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_3/10 "/>
</bind>
</comp>

<comp id="519" class="1004" name="zext_ln30_2_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="32" slack="0"/>
<pin id="521" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_2/10 "/>
</bind>
</comp>

<comp id="524" class="1004" name="shl_ln_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="64" slack="0"/>
<pin id="526" dir="0" index="1" bw="63" slack="0"/>
<pin id="527" dir="0" index="2" bw="1" slack="0"/>
<pin id="528" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/10 "/>
</bind>
</comp>

<comp id="532" class="1004" name="add_ln30_2_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="64" slack="0"/>
<pin id="534" dir="0" index="1" bw="64" slack="0"/>
<pin id="535" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_2/10 "/>
</bind>
</comp>

<comp id="541" class="1005" name="i_1_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="4" slack="0"/>
<pin id="543" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="548" class="1005" name="arg1_r_2_3_018_reload_read_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="32" slack="9"/>
<pin id="550" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="arg1_r_2_3_018_reload_read "/>
</bind>
</comp>

<comp id="553" class="1005" name="arg1_r_1_3_017_reload_read_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="32" slack="9"/>
<pin id="555" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="arg1_r_1_3_017_reload_read "/>
</bind>
</comp>

<comp id="559" class="1005" name="arg1_r_0_3_016_reload_read_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="32" slack="9"/>
<pin id="561" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="arg1_r_0_3_016_reload_read "/>
</bind>
</comp>

<comp id="565" class="1005" name="arg1_r_2_2_015_reload_read_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="32" slack="9"/>
<pin id="567" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="arg1_r_2_2_015_reload_read "/>
</bind>
</comp>

<comp id="570" class="1005" name="arg1_r_1_2_014_reload_read_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="32" slack="9"/>
<pin id="572" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="arg1_r_1_2_014_reload_read "/>
</bind>
</comp>

<comp id="576" class="1005" name="arg1_r_0_2_013_reload_read_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="32" slack="9"/>
<pin id="578" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="arg1_r_0_2_013_reload_read "/>
</bind>
</comp>

<comp id="582" class="1005" name="arg1_r_2_1_012_reload_read_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="32" slack="9"/>
<pin id="584" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="arg1_r_2_1_012_reload_read "/>
</bind>
</comp>

<comp id="587" class="1005" name="arg1_r_1_1_011_reload_read_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="32" slack="9"/>
<pin id="589" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="arg1_r_1_1_011_reload_read "/>
</bind>
</comp>

<comp id="593" class="1005" name="arg1_r_0_1_010_reload_read_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="32" slack="9"/>
<pin id="595" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="arg1_r_0_1_010_reload_read "/>
</bind>
</comp>

<comp id="599" class="1005" name="arg1_r_2_07_reload_read_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="32" slack="9"/>
<pin id="601" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="arg1_r_2_07_reload_read "/>
</bind>
</comp>

<comp id="604" class="1005" name="arg1_r_1_04_reload_read_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="32" slack="9"/>
<pin id="606" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="arg1_r_1_04_reload_read "/>
</bind>
</comp>

<comp id="610" class="1005" name="arg1_r_0_01_reload_read_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="32" slack="9"/>
<pin id="612" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="arg1_r_0_01_reload_read "/>
</bind>
</comp>

<comp id="616" class="1005" name="zext_ln30_1_cast_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="63" slack="9"/>
<pin id="618" dir="1" index="1" bw="63" slack="9"/>
</pin_list>
<bind>
<opset="zext_ln30_1_cast "/>
</bind>
</comp>

<comp id="621" class="1005" name="conv17_cast_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="64" slack="9"/>
<pin id="623" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opset="conv17_cast "/>
</bind>
</comp>

<comp id="626" class="1005" name="i_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="4" slack="1"/>
<pin id="628" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="634" class="1005" name="icmp_ln23_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="1" slack="8"/>
<pin id="636" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln23 "/>
</bind>
</comp>

<comp id="638" class="1005" name="trunc_ln22_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="2" slack="1"/>
<pin id="640" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln22 "/>
</bind>
</comp>

<comp id="644" class="1005" name="trunc_ln26_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="2" slack="1"/>
<pin id="646" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln26 "/>
</bind>
</comp>

<comp id="650" class="1005" name="trunc_ln4_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="2" slack="1"/>
<pin id="652" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln4 "/>
</bind>
</comp>

<comp id="658" class="1005" name="arr_addr_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="2" slack="1"/>
<pin id="660" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="arr_addr "/>
</bind>
</comp>

<comp id="664" class="1005" name="arr_1_addr_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="2" slack="1"/>
<pin id="666" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="arr_1_addr "/>
</bind>
</comp>

<comp id="670" class="1005" name="arr_2_addr_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="2" slack="1"/>
<pin id="672" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="arr_2_addr "/>
</bind>
</comp>

<comp id="676" class="1005" name="icmp_ln30_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="1" slack="1"/>
<pin id="678" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln30 "/>
</bind>
</comp>

<comp id="684" class="1005" name="arr_addr_1_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="2" slack="1"/>
<pin id="686" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="arr_addr_1 "/>
</bind>
</comp>

<comp id="690" class="1005" name="arr_1_addr_1_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="2" slack="1"/>
<pin id="692" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="arr_1_addr_1 "/>
</bind>
</comp>

<comp id="696" class="1005" name="arr_2_addr_1_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="2" slack="1"/>
<pin id="698" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="arr_2_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="95"><net_src comp="34" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="36" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="32" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="36" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="30" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="36" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="28" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="36" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="26" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="36" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="24" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="36" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="22" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="36" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="20" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="36" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="18" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="36" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="16" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="36" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="14" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="36" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="12" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="36" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="10" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="36" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="8" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="36" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="6" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="185"><net_src comp="4" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="64" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="192"><net_src comp="2" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="64" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="199"><net_src comp="0" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="64" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="210"><net_src comp="180" pin="3"/><net_sink comp="201" pin=2"/></net>

<net id="220"><net_src comp="187" pin="3"/><net_sink comp="211" pin=2"/></net>

<net id="230"><net_src comp="194" pin="3"/><net_sink comp="221" pin=2"/></net>

<net id="236"><net_src comp="4" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="64" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="243"><net_src comp="2" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="64" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="250"><net_src comp="0" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="64" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="252"><net_src comp="231" pin="3"/><net_sink comp="201" pin=2"/></net>

<net id="253"><net_src comp="238" pin="3"/><net_sink comp="211" pin=2"/></net>

<net id="254"><net_src comp="245" pin="3"/><net_sink comp="221" pin=2"/></net>

<net id="266"><net_src comp="96" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="270"><net_src comp="102" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="275"><net_src comp="38" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="283"><net_src comp="276" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="40" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="289"><net_src comp="276" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="42" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="295"><net_src comp="276" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="44" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="301"><net_src comp="291" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="305"><net_src comp="285" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="313"><net_src comp="306" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="50" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="321"><net_src comp="52" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="322"><net_src comp="309" pin="2"/><net_sink comp="315" pin=1"/></net>

<net id="323"><net_src comp="54" pin="0"/><net_sink comp="315" pin=2"/></net>

<net id="324"><net_src comp="56" pin="0"/><net_sink comp="315" pin=3"/></net>

<net id="328"><net_src comp="315" pin="4"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="330"><net_src comp="325" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="331"><net_src comp="325" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="336"><net_src comp="40" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="340"><net_src comp="332" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="347"><net_src comp="58" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="348"><net_src comp="332" pin="2"/><net_sink comp="341" pin=1"/></net>

<net id="349"><net_src comp="60" pin="0"/><net_sink comp="341" pin=2"/></net>

<net id="350"><net_src comp="62" pin="0"/><net_sink comp="341" pin=3"/></net>

<net id="355"><net_src comp="38" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="359"><net_src comp="351" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="364"><net_src comp="356" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="50" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="372"><net_src comp="52" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="373"><net_src comp="360" pin="2"/><net_sink comp="366" pin=1"/></net>

<net id="374"><net_src comp="54" pin="0"/><net_sink comp="366" pin=2"/></net>

<net id="375"><net_src comp="56" pin="0"/><net_sink comp="366" pin=3"/></net>

<net id="379"><net_src comp="366" pin="4"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="381"><net_src comp="376" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="382"><net_src comp="376" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="387"><net_src comp="332" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="66" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="395"><net_src comp="58" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="396"><net_src comp="383" pin="2"/><net_sink comp="389" pin=1"/></net>

<net id="397"><net_src comp="60" pin="0"/><net_sink comp="389" pin=2"/></net>

<net id="398"><net_src comp="62" pin="0"/><net_sink comp="389" pin=3"/></net>

<net id="403"><net_src comp="389" pin="4"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="46" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="412"><net_src comp="82" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="420"><net_src comp="82" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="428"><net_src comp="82" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="436"><net_src comp="82" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="445"><net_src comp="84" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="446"><net_src comp="405" pin="5"/><net_sink comp="437" pin=1"/></net>

<net id="447"><net_src comp="413" pin="5"/><net_sink comp="437" pin=2"/></net>

<net id="448"><net_src comp="421" pin="5"/><net_sink comp="437" pin=3"/></net>

<net id="449"><net_src comp="429" pin="5"/><net_sink comp="437" pin=4"/></net>

<net id="453"><net_src comp="437" pin="6"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="462"><net_src comp="86" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="463"><net_src comp="201" pin="7"/><net_sink comp="455" pin=1"/></net>

<net id="464"><net_src comp="211" pin="7"/><net_sink comp="455" pin=2"/></net>

<net id="465"><net_src comp="221" pin="7"/><net_sink comp="455" pin=3"/></net>

<net id="470"><net_src comp="455" pin="5"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="259" pin="2"/><net_sink comp="466" pin=1"/></net>

<net id="472"><net_src comp="466" pin="2"/><net_sink comp="211" pin=1"/></net>

<net id="473"><net_src comp="466" pin="2"/><net_sink comp="201" pin=1"/></net>

<net id="474"><net_src comp="466" pin="2"/><net_sink comp="221" pin=1"/></net>

<net id="503"><net_src comp="84" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="504"><net_src comp="490" pin="3"/><net_sink comp="495" pin=1"/></net>

<net id="505"><net_src comp="475" pin="3"/><net_sink comp="495" pin=2"/></net>

<net id="506"><net_src comp="480" pin="3"/><net_sink comp="495" pin=3"/></net>

<net id="507"><net_src comp="485" pin="3"/><net_sink comp="495" pin=4"/></net>

<net id="515"><net_src comp="86" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="516"><net_src comp="211" pin="7"/><net_sink comp="508" pin=1"/></net>

<net id="517"><net_src comp="221" pin="7"/><net_sink comp="508" pin=2"/></net>

<net id="518"><net_src comp="201" pin="7"/><net_sink comp="508" pin=3"/></net>

<net id="522"><net_src comp="495" pin="6"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="529"><net_src comp="88" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="530"><net_src comp="255" pin="2"/><net_sink comp="524" pin=1"/></net>

<net id="531"><net_src comp="90" pin="0"/><net_sink comp="524" pin=2"/></net>

<net id="536"><net_src comp="508" pin="5"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="524" pin="3"/><net_sink comp="532" pin=1"/></net>

<net id="538"><net_src comp="532" pin="2"/><net_sink comp="221" pin=1"/></net>

<net id="539"><net_src comp="532" pin="2"/><net_sink comp="211" pin=1"/></net>

<net id="540"><net_src comp="532" pin="2"/><net_sink comp="201" pin=1"/></net>

<net id="544"><net_src comp="92" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="546"><net_src comp="541" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="547"><net_src comp="541" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="551"><net_src comp="108" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="429" pin=3"/></net>

<net id="556"><net_src comp="114" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="429" pin=2"/></net>

<net id="558"><net_src comp="553" pin="1"/><net_sink comp="490" pin=2"/></net>

<net id="562"><net_src comp="120" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="564"><net_src comp="559" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="568"><net_src comp="126" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="421" pin=3"/></net>

<net id="573"><net_src comp="132" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="421" pin=2"/></net>

<net id="575"><net_src comp="570" pin="1"/><net_sink comp="485" pin=2"/></net>

<net id="579"><net_src comp="138" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="581"><net_src comp="576" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="585"><net_src comp="144" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="413" pin=3"/></net>

<net id="590"><net_src comp="150" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="413" pin=2"/></net>

<net id="592"><net_src comp="587" pin="1"/><net_sink comp="480" pin=2"/></net>

<net id="596"><net_src comp="156" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="598"><net_src comp="593" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="602"><net_src comp="162" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="405" pin=3"/></net>

<net id="607"><net_src comp="168" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="405" pin=2"/></net>

<net id="609"><net_src comp="604" pin="1"/><net_sink comp="475" pin=2"/></net>

<net id="613"><net_src comp="174" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="615"><net_src comp="610" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="619"><net_src comp="263" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="624"><net_src comp="267" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="629"><net_src comp="276" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="631"><net_src comp="626" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="632"><net_src comp="626" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="633"><net_src comp="626" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="637"><net_src comp="279" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="641"><net_src comp="302" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="455" pin=4"/></net>

<net id="643"><net_src comp="638" pin="1"/><net_sink comp="508" pin=4"/></net>

<net id="647"><net_src comp="337" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="437" pin=5"/></net>

<net id="649"><net_src comp="644" pin="1"/><net_sink comp="495" pin=5"/></net>

<net id="653"><net_src comp="341" pin="4"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="405" pin=4"/></net>

<net id="655"><net_src comp="650" pin="1"/><net_sink comp="413" pin=4"/></net>

<net id="656"><net_src comp="650" pin="1"/><net_sink comp="421" pin=4"/></net>

<net id="657"><net_src comp="650" pin="1"/><net_sink comp="429" pin=4"/></net>

<net id="661"><net_src comp="180" pin="3"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="663"><net_src comp="658" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="667"><net_src comp="187" pin="3"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="669"><net_src comp="664" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="673"><net_src comp="194" pin="3"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="675"><net_src comp="670" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="679"><net_src comp="399" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="681"><net_src comp="676" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="682"><net_src comp="676" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="683"><net_src comp="676" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="687"><net_src comp="231" pin="3"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="689"><net_src comp="684" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="693"><net_src comp="238" pin="3"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="695"><net_src comp="690" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="699"><net_src comp="245" pin="3"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="701"><net_src comp="696" pin="1"/><net_sink comp="221" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: arr_2 | {10 }
	Port: arr_1 | {10 }
	Port: arr | {10 }
 - Input state : 
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : arr_2 | {9 10 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : arr_1 | {9 10 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : arr | {9 10 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : arg1_r_0_01_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : arg1_r_1_04_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : arg1_r_2_07_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : arg1_r_0_1_010_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : arg1_r_1_1_011_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : arg1_r_2_1_012_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : arg1_r_0_2_013_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : arg1_r_1_2_014_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : arg1_r_2_2_015_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : arg1_r_0_3_016_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : arg1_r_1_3_017_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : arg1_r_2_3_018_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : conv17 | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : zext_ln30_1 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i : 1
		icmp_ln23 : 2
		br_ln23 : 3
		urem_ln22 : 2
		add_ln23 : 2
		store_ln23 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
		trunc_ln22 : 1
		switch_ln30 : 2
	State 9
		mul_ln22 : 1
		tmp_4 : 2
		zext_ln22 : 3
		trunc_ln26 : 1
		trunc_ln4 : 1
		arr_addr : 4
		arr_1_addr : 4
		arr_2_addr : 4
		arr_load : 5
		arr_1_load : 5
		arr_2_load : 5
		zext_ln22_2 : 1
		mul_ln22_1 : 2
		tmp_8 : 3
		zext_ln30_3 : 4
		add_ln30_1 : 1
		trunc_ln30_1 : 2
		icmp_ln30 : 3
		arr_addr_1 : 5
		arr_1_addr_1 : 5
		arr_2_addr_1 : 5
		arr_load_1 : 6
		arr_1_load_1 : 6
		arr_2_load_1 : 6
	State 10
		tmp : 1
		zext_ln30 : 2
		mul_ln30 : 3
		tmp_1 : 1
		add_ln30 : 4
		tmp_2 : 1
		tmp_3 : 1
		zext_ln30_2 : 2
		mul_ln30_1 : 3
		shl_ln : 4
		add_ln30_2 : 5
		store_ln30 : 5
		store_ln30 : 6
		store_ln30 : 5
		store_ln30 : 6
		store_ln30 : 5
		store_ln30 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------|---------|---------|---------|
| Operation|             Functional Unit            |   DSP   |    FF   |   LUT   |
|----------|----------------------------------------|---------|---------|---------|
|          |             add_ln23_fu_291            |    0    |    0    |    12   |
|          |             add_ln29_fu_351            |    0    |    0    |    12   |
|    add   |            add_ln30_1_fu_383           |    0    |    0    |    12   |
|          |             add_ln30_fu_466            |    0    |    0    |    71   |
|          |            add_ln30_2_fu_532           |    0    |    0    |    71   |
|----------|----------------------------------------|---------|---------|---------|
|          |           select_ln30_fu_475           |    0    |    0    |    32   |
|  select  |          select_ln30_1_fu_480          |    0    |    0    |    32   |
|          |          select_ln30_2_fu_485          |    0    |    0    |    32   |
|          |          select_ln30_3_fu_490          |    0    |    0    |    32   |
|----------|----------------------------------------|---------|---------|---------|
|          |              tmp_s_fu_405              |    0    |    0    |    14   |
|          |              tmp_5_fu_413              |    0    |    0    |    14   |
|          |              tmp_6_fu_421              |    0    |    0    |    14   |
|    mux   |              tmp_7_fu_429              |    0    |    0    |    14   |
|          |               tmp_fu_437               |    0    |    0    |    20   |
|          |              tmp_1_fu_455              |    0    |    0    |    14   |
|          |              tmp_2_fu_495              |    0    |    0    |    20   |
|          |              tmp_3_fu_508              |    0    |    0    |    14   |
|----------|----------------------------------------|---------|---------|---------|
|   urem   |               grp_fu_285               |    0    |    68   |    31   |
|----------|----------------------------------------|---------|---------|---------|
|          |            mul_ln30_1_fu_255           |    4    |    0    |    20   |
|    mul   |             mul_ln30_fu_259            |    4    |    0    |    20   |
|          |             mul_ln22_fu_309            |    0    |    0    |    23   |
|          |            mul_ln22_1_fu_360           |    0    |    0    |    23   |
|----------|----------------------------------------|---------|---------|---------|
|   icmp   |            icmp_ln23_fu_279            |    0    |    0    |    12   |
|          |            icmp_ln30_fu_399            |    0    |    0    |    9    |
|----------|----------------------------------------|---------|---------|---------|
|    sub   |              empty_fu_332              |    0    |    0    |    12   |
|----------|----------------------------------------|---------|---------|---------|
|          |       zext_ln30_1_read_read_fu_96      |    0    |    0    |    0    |
|          |         conv17_read_read_fu_102        |    0    |    0    |    0    |
|          | arg1_r_2_3_018_reload_read_read_fu_108 |    0    |    0    |    0    |
|          | arg1_r_1_3_017_reload_read_read_fu_114 |    0    |    0    |    0    |
|          | arg1_r_0_3_016_reload_read_read_fu_120 |    0    |    0    |    0    |
|          | arg1_r_2_2_015_reload_read_read_fu_126 |    0    |    0    |    0    |
|   read   | arg1_r_1_2_014_reload_read_read_fu_132 |    0    |    0    |    0    |
|          | arg1_r_0_2_013_reload_read_read_fu_138 |    0    |    0    |    0    |
|          | arg1_r_2_1_012_reload_read_read_fu_144 |    0    |    0    |    0    |
|          | arg1_r_1_1_011_reload_read_read_fu_150 |    0    |    0    |    0    |
|          | arg1_r_0_1_010_reload_read_read_fu_156 |    0    |    0    |    0    |
|          |   arg1_r_2_07_reload_read_read_fu_162  |    0    |    0    |    0    |
|          |   arg1_r_1_04_reload_read_read_fu_168  |    0    |    0    |    0    |
|          |   arg1_r_0_01_reload_read_read_fu_174  |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|          |         zext_ln30_1_cast_fu_263        |    0    |    0    |    0    |
|          |           conv17_cast_fu_267           |    0    |    0    |    0    |
|          |           zext_ln22_1_fu_306           |    0    |    0    |    0    |
|   zext   |            zext_ln22_fu_325            |    0    |    0    |    0    |
|          |           zext_ln22_2_fu_356           |    0    |    0    |    0    |
|          |           zext_ln30_3_fu_376           |    0    |    0    |    0    |
|          |            zext_ln30_fu_450            |    0    |    0    |    0    |
|          |           zext_ln30_2_fu_519           |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|   trunc  |            trunc_ln22_fu_302           |    0    |    0    |    0    |
|          |            trunc_ln26_fu_337           |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|          |              tmp_4_fu_315              |    0    |    0    |    0    |
|partselect|            trunc_ln4_fu_341            |    0    |    0    |    0    |
|          |              tmp_8_fu_366              |    0    |    0    |    0    |
|          |           trunc_ln30_1_fu_389          |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|bitconcatenate|              shl_ln_fu_524             |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|   Total  |                                        |    8    |    68   |   580   |
|----------|----------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------+--------+
|                                  |   FF   |
+----------------------------------+--------+
|  arg1_r_0_01_reload_read_reg_610 |   32   |
|arg1_r_0_1_010_reload_read_reg_593|   32   |
|arg1_r_0_2_013_reload_read_reg_576|   32   |
|arg1_r_0_3_016_reload_read_reg_559|   32   |
|  arg1_r_1_04_reload_read_reg_604 |   32   |
|arg1_r_1_1_011_reload_read_reg_587|   32   |
|arg1_r_1_2_014_reload_read_reg_570|   32   |
|arg1_r_1_3_017_reload_read_reg_553|   32   |
|  arg1_r_2_07_reload_read_reg_599 |   32   |
|arg1_r_2_1_012_reload_read_reg_582|   32   |
|arg1_r_2_2_015_reload_read_reg_565|   32   |
|arg1_r_2_3_018_reload_read_reg_548|   32   |
|       arr_1_addr_1_reg_690       |    2   |
|        arr_1_addr_reg_664        |    2   |
|       arr_2_addr_1_reg_696       |    2   |
|        arr_2_addr_reg_670        |    2   |
|        arr_addr_1_reg_684        |    2   |
|         arr_addr_reg_658         |    2   |
|        conv17_cast_reg_621       |   64   |
|            i_1_reg_541           |    4   |
|             i_reg_626            |    4   |
|         icmp_ln23_reg_634        |    1   |
|         icmp_ln30_reg_676        |    1   |
|        trunc_ln22_reg_638        |    2   |
|        trunc_ln26_reg_644        |    2   |
|         trunc_ln4_reg_650        |    2   |
|     zext_ln30_1_cast_reg_616     |   63   |
+----------------------------------+--------+
|               Total              |   539  |
+----------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_201 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_201 |  p1  |   2  |  64  |   128  ||    9    |
| grp_access_fu_201 |  p2  |   4  |   0  |    0   ||    20   |
| grp_access_fu_211 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_211 |  p1  |   2  |  64  |   128  ||    9    |
| grp_access_fu_211 |  p2  |   4  |   0  |    0   ||    20   |
| grp_access_fu_221 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_221 |  p1  |   2  |  64  |   128  ||    9    |
| grp_access_fu_221 |  p2  |   4  |   0  |    0   ||    20   |
|     grp_fu_285    |  p0  |   2  |   4  |    8   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   404  ||  4.564  ||   123   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    8   |    -   |   68   |   580  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   123  |
|  Register |    -   |    -   |   539  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |    4   |   607  |   703  |
+-----------+--------+--------+--------+--------+
