// Seed: 971665249
`timescale 1 ps / 1ps
module module_0;
  type_3(
      1, id_0, 1
  );
  assign id_0 = 1'b0;
  logic id_1;
  logic id_2;
  type_6(
      1, 1 & id_0, id_0
  );
endmodule
