0.7
2020.2
Nov 18 2020
09:20:35
/home/mk/Documents/fpga projects/project_2/project_2.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
/home/mk/Documents/fpga projects/project_2/project_2.srcs/sim_1/new/test_mySWLED.v,1614087995,verilog,,,,test_mySWLED,,,,,,,,
/home/mk/Documents/fpga projects/project_2/project_2.srcs/sources_1/new/mySWLED.v,1614087910,verilog,,/home/mk/Documents/fpga projects/project_2/project_2.srcs/sim_1/new/test_mySWLED.v,,mySWLED,,,,,,,,
