Using directory : ./test/t1
Compiling sources
RUNNING TEST FROM ./test/t1
Using directory : ./test/t2
Compiling sources
RUNNING TEST FROM ./test/t2
Using directory : ./test/t3
Compiling sources
WARNING: imem.v:9: $readmemh(./test/t3/idata.mem): Not enough words in the file for the requested range [0:4095].
RUNNING TEST FROM ./test/t3
Passed
Running yosys to synthesize cpu.
Ensure that 'synth.ys' lists all the modules needed for the synthesis,
and that the top module is called 'cpu'

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Executing script file `synth.ys' --

1. Executing Verilog-2005 frontend: cpu.v
Parsing Verilog input from `cpu.v' to AST representation.
Generating RTLIL representation for module `\cpu'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: alu.v
Parsing Verilog input from `alu.v' to AST representation.
Generating RTLIL representation for module `\alu'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: control.v
Parsing Verilog input from `control.v' to AST representation.
Generating RTLIL representation for module `\control'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: immgen.v
Parsing Verilog input from `immgen.v' to AST representation.
Generating RTLIL representation for module `\immgen'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: mask_n_shift.v
Parsing Verilog input from `mask_n_shift.v' to AST representation.
Generating RTLIL representation for module `\mask_n_shift'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: regfile.v
Parsing Verilog input from `regfile.v' to AST representation.
Generating RTLIL representation for module `\regfile'.
Successfully finished Verilog frontend.

7. Executing SYNTH_XILINX pass.

7.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/xilinx/cells_sim.v
Parsing Verilog input from `/usr/bin/../share/yosys/xilinx/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\VCC'.
Generating RTLIL representation for module `\GND'.
Generating RTLIL representation for module `\IBUF'.
Generating RTLIL representation for module `\OBUF'.
Generating RTLIL representation for module `\BUFG'.
Generating RTLIL representation for module `\BUFGCTRL'.
Generating RTLIL representation for module `\BUFHCE'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\LUT6_2'.
Generating RTLIL representation for module `\MUXCY'.
Generating RTLIL representation for module `\MUXF7'.
Generating RTLIL representation for module `\MUXF8'.
Generating RTLIL representation for module `\XORCY'.
Generating RTLIL representation for module `\CARRY4'.
Generating RTLIL representation for module `\FDRE'.
Generating RTLIL representation for module `\FDSE'.
Generating RTLIL representation for module `\FDCE'.
Generating RTLIL representation for module `\FDPE'.
Generating RTLIL representation for module `\FDRE_1'.
Generating RTLIL representation for module `\FDSE_1'.
Generating RTLIL representation for module `\FDCE_1'.
Generating RTLIL representation for module `\FDPE_1'.
Generating RTLIL representation for module `\RAM32X1D'.
Generating RTLIL representation for module `\RAM64X1D'.
Generating RTLIL representation for module `\RAM128X1D'.
Generating RTLIL representation for module `\SRL16E'.
Generating RTLIL representation for module `\SRLC32E'.
Successfully finished Verilog frontend.

7.2. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/xilinx/cells_xtra.v
Parsing Verilog input from `/usr/bin/../share/yosys/xilinx/cells_xtra.v' to AST representation.
Generating RTLIL representation for module `\BSCANE2'.
Generating RTLIL representation for module `\BUFGCE'.
Generating RTLIL representation for module `\BUFGCE_1'.
Generating RTLIL representation for module `\BUFGMUX'.
Generating RTLIL representation for module `\BUFGMUX_1'.
Generating RTLIL representation for module `\BUFGMUX_CTRL'.
Generating RTLIL representation for module `\BUFH'.
Generating RTLIL representation for module `\BUFIO'.
Generating RTLIL representation for module `\BUFMR'.
Generating RTLIL representation for module `\BUFMRCE'.
Generating RTLIL representation for module `\BUFR'.
Generating RTLIL representation for module `\CAPTUREE2'.
Generating RTLIL representation for module `\CFGLUT5'.
Generating RTLIL representation for module `\DCIRESET'.
Generating RTLIL representation for module `\DNA_PORT'.
Generating RTLIL representation for module `\DSP48E1'.
Generating RTLIL representation for module `\EFUSE_USR'.
Generating RTLIL representation for module `\FIFO18E1'.
Generating RTLIL representation for module `\FIFO36E1'.
Generating RTLIL representation for module `\FRAME_ECCE2'.
Generating RTLIL representation for module `\GTHE2_CHANNEL'.
Generating RTLIL representation for module `\GTHE2_COMMON'.
Generating RTLIL representation for module `\GTPE2_CHANNEL'.
Generating RTLIL representation for module `\GTPE2_COMMON'.
Generating RTLIL representation for module `\GTXE2_CHANNEL'.
Generating RTLIL representation for module `\GTXE2_COMMON'.
Generating RTLIL representation for module `\IBUF_IBUFDISABLE'.
Generating RTLIL representation for module `\IBUF_INTERMDISABLE'.
Generating RTLIL representation for module `\IBUFDS'.
Generating RTLIL representation for module `\IBUFDS_DIFF_OUT'.
Generating RTLIL representation for module `\IBUFDS_DIFF_OUT_IBUFDISABLE'.
Generating RTLIL representation for module `\IBUFDS_DIFF_OUT_INTERMDISABLE'.
Generating RTLIL representation for module `\IBUFDS_GTE2'.
Generating RTLIL representation for module `\IBUFDS_IBUFDISABLE'.
Generating RTLIL representation for module `\IBUFDS_INTERMDISABLE'.
Generating RTLIL representation for module `\ICAPE2'.
Generating RTLIL representation for module `\IDDR'.
Generating RTLIL representation for module `\IDDR_2CLK'.
Generating RTLIL representation for module `\IDELAYCTRL'.
Generating RTLIL representation for module `\IDELAYE2'.
Generating RTLIL representation for module `\IN_FIFO'.
Generating RTLIL representation for module `\IOBUF'.
Generating RTLIL representation for module `\IOBUF_DCIEN'.
Generating RTLIL representation for module `\IOBUF_INTERMDISABLE'.
Generating RTLIL representation for module `\IOBUFDS'.
Generating RTLIL representation for module `\IOBUFDS_DCIEN'.
Generating RTLIL representation for module `\IOBUFDS_DIFF_OUT'.
Generating RTLIL representation for module `\IOBUFDS_DIFF_OUT_DCIEN'.
Generating RTLIL representation for module `\IOBUFDS_DIFF_OUT_INTERMDISABLE'.
Generating RTLIL representation for module `\ISERDESE2'.
Generating RTLIL representation for module `\KEEPER'.
Generating RTLIL representation for module `\LDCE'.
Generating RTLIL representation for module `\LDPE'.
Generating RTLIL representation for module `\MMCME2_ADV'.
Generating RTLIL representation for module `\MMCME2_BASE'.
Generating RTLIL representation for module `\OBUFDS'.
Generating RTLIL representation for module `\OBUFT'.
Generating RTLIL representation for module `\OBUFTDS'.
Generating RTLIL representation for module `\ODDR'.
Generating RTLIL representation for module `\ODELAYE2'.
Generating RTLIL representation for module `\OSERDESE2'.
Generating RTLIL representation for module `\OUT_FIFO'.
Generating RTLIL representation for module `\PHASER_IN'.
Generating RTLIL representation for module `\PHASER_IN_PHY'.
Generating RTLIL representation for module `\PHASER_OUT'.
Generating RTLIL representation for module `\PHASER_OUT_PHY'.
Generating RTLIL representation for module `\PHASER_REF'.
Generating RTLIL representation for module `\PHY_CONTROL'.
Generating RTLIL representation for module `\PLLE2_ADV'.
Generating RTLIL representation for module `\PLLE2_BASE'.
Generating RTLIL representation for module `\PS7'.
Generating RTLIL representation for module `\PULLDOWN'.
Generating RTLIL representation for module `\PULLUP'.
Generating RTLIL representation for module `\RAM128X1S'.
Generating RTLIL representation for module `\RAM256X1S'.
Generating RTLIL representation for module `\RAM32M'.
Generating RTLIL representation for module `\RAM32X1S'.
Generating RTLIL representation for module `\RAM32X1S_1'.
Generating RTLIL representation for module `\RAM32X2S'.
Generating RTLIL representation for module `\RAM64M'.
Replacing existing blackbox module `\RAM64X1D' at /usr/bin/../share/yosys/xilinx/cells_xtra.v:3741.
Generating RTLIL representation for module `\RAM64X1D'.
Generating RTLIL representation for module `\RAM64X1S'.
Generating RTLIL representation for module `\RAM64X1S_1'.
Generating RTLIL representation for module `\RAM64X2S'.
Generating RTLIL representation for module `\ROM128X1'.
Generating RTLIL representation for module `\ROM256X1'.
Generating RTLIL representation for module `\ROM32X1'.
Generating RTLIL representation for module `\ROM64X1'.
Generating RTLIL representation for module `\STARTUPE2'.
Generating RTLIL representation for module `\USR_ACCESSE2'.
Generating RTLIL representation for module `\XADC'.
Successfully finished Verilog frontend.

7.3. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/xilinx/brams_bb.v
Parsing Verilog input from `/usr/bin/../share/yosys/xilinx/brams_bb.v' to AST representation.
Generating RTLIL representation for module `\RAMB18E1'.
Generating RTLIL representation for module `\RAMB36E1'.
Successfully finished Verilog frontend.

7.4. Executing HIERARCHY pass (managing design hierarchy).

7.4.1. Analyzing design hierarchy..
Top module:  \cpu
Used module:     \mask_n_shift
Used module:     \control
Used module:     \immgen
Used module:     \regfile
Used module:     \alu

7.4.2. Analyzing design hierarchy..
Top module:  \cpu
Used module:     \mask_n_shift
Used module:     \control
Used module:     \immgen
Used module:     \regfile
Used module:     \alu
Removed 0 unused modules.

7.5. Executing SYNTH pass.

7.5.1. Executing PROC pass (convert processes to netlists).

7.5.1.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

7.5.1.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 2 switch rules as full_case in process $proc$regfile.v:33$223 in module regfile.
Removed 2 dead cases from process $proc$mask_n_shift.v:17$92 in module mask_n_shift.
Marked 6 switch rules as full_case in process $proc$mask_n_shift.v:17$92 in module mask_n_shift.
Marked 1 switch rules as full_case in process $proc$immgen.v:14$91 in module immgen.
Removed 1 dead cases from process $proc$control.v:48$46 in module control.
Marked 6 switch rules as full_case in process $proc$control.v:48$46 in module control.
Marked 1 switch rules as full_case in process $proc$alu.v:36$33 in module alu.
Marked 1 switch rules as full_case in process $proc$cpu.v:121$32 in module cpu.
Marked 1 switch rules as full_case in process $proc$cpu.v:103$31 in module cpu.
Removed a total of 3 dead cases.

7.5.1.3. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\regfile.$proc$regfile.v:26$397'.
  Set init value: \i = 32

7.5.1.4. Executing PROC_ARST pass (detect async resets in processes).

7.5.1.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\regfile.$proc$regfile.v:26$397'.
     1/65: $2\i[31:0]
     2/65: $0$memwr$\bank$regfile.v:29$188_DATA[31:0]$461
     3/65: $0$memwr$\bank$regfile.v:29$188_ADDR[31:0]$460
     4/65: $0$memwr$\bank$regfile.v:29$187_DATA[31:0]$459
     5/65: $0$memwr$\bank$regfile.v:29$187_ADDR[31:0]$458
     6/65: $0$memwr$\bank$regfile.v:29$186_DATA[31:0]$457
     7/65: $0$memwr$\bank$regfile.v:29$186_ADDR[31:0]$456
     8/65: $0$memwr$\bank$regfile.v:29$185_DATA[31:0]$455
     9/65: $0$memwr$\bank$regfile.v:29$185_ADDR[31:0]$454
    10/65: $0$memwr$\bank$regfile.v:29$184_DATA[31:0]$453
    11/65: $0$memwr$\bank$regfile.v:29$184_ADDR[31:0]$452
    12/65: $0$memwr$\bank$regfile.v:29$183_DATA[31:0]$451
    13/65: $0$memwr$\bank$regfile.v:29$183_ADDR[31:0]$450
    14/65: $0$memwr$\bank$regfile.v:29$182_DATA[31:0]$449
    15/65: $0$memwr$\bank$regfile.v:29$182_ADDR[31:0]$448
    16/65: $0$memwr$\bank$regfile.v:29$181_DATA[31:0]$447
    17/65: $0$memwr$\bank$regfile.v:29$181_ADDR[31:0]$446
    18/65: $0$memwr$\bank$regfile.v:29$180_DATA[31:0]$445
    19/65: $0$memwr$\bank$regfile.v:29$180_ADDR[31:0]$444
    20/65: $0$memwr$\bank$regfile.v:29$179_DATA[31:0]$443
    21/65: $0$memwr$\bank$regfile.v:29$179_ADDR[31:0]$442
    22/65: $0$memwr$\bank$regfile.v:29$178_DATA[31:0]$441
    23/65: $0$memwr$\bank$regfile.v:29$178_ADDR[31:0]$440
    24/65: $0$memwr$\bank$regfile.v:29$177_DATA[31:0]$439
    25/65: $0$memwr$\bank$regfile.v:29$177_ADDR[31:0]$438
    26/65: $0$memwr$\bank$regfile.v:29$176_DATA[31:0]$437
    27/65: $0$memwr$\bank$regfile.v:29$176_ADDR[31:0]$436
    28/65: $0$memwr$\bank$regfile.v:29$175_DATA[31:0]$435
    29/65: $0$memwr$\bank$regfile.v:29$175_ADDR[31:0]$434
    30/65: $0$memwr$\bank$regfile.v:29$174_DATA[31:0]$433
    31/65: $0$memwr$\bank$regfile.v:29$174_ADDR[31:0]$432
    32/65: $0$memwr$\bank$regfile.v:29$173_DATA[31:0]$431
    33/65: $0$memwr$\bank$regfile.v:29$173_ADDR[31:0]$430
    34/65: $0$memwr$\bank$regfile.v:29$172_DATA[31:0]$429
    35/65: $0$memwr$\bank$regfile.v:29$172_ADDR[31:0]$428
    36/65: $0$memwr$\bank$regfile.v:29$171_DATA[31:0]$427
    37/65: $0$memwr$\bank$regfile.v:29$171_ADDR[31:0]$426
    38/65: $0$memwr$\bank$regfile.v:29$170_DATA[31:0]$425
    39/65: $0$memwr$\bank$regfile.v:29$170_ADDR[31:0]$424
    40/65: $0$memwr$\bank$regfile.v:29$169_DATA[31:0]$423
    41/65: $0$memwr$\bank$regfile.v:29$169_ADDR[31:0]$422
    42/65: $0$memwr$\bank$regfile.v:29$168_DATA[31:0]$421
    43/65: $0$memwr$\bank$regfile.v:29$168_ADDR[31:0]$420
    44/65: $0$memwr$\bank$regfile.v:29$167_DATA[31:0]$419
    45/65: $0$memwr$\bank$regfile.v:29$167_ADDR[31:0]$418
    46/65: $0$memwr$\bank$regfile.v:29$166_DATA[31:0]$417
    47/65: $0$memwr$\bank$regfile.v:29$166_ADDR[31:0]$416
    48/65: $0$memwr$\bank$regfile.v:29$165_DATA[31:0]$415
    49/65: $0$memwr$\bank$regfile.v:29$165_ADDR[31:0]$414
    50/65: $0$memwr$\bank$regfile.v:29$164_DATA[31:0]$413
    51/65: $0$memwr$\bank$regfile.v:29$164_ADDR[31:0]$412
    52/65: $0$memwr$\bank$regfile.v:29$163_DATA[31:0]$411
    53/65: $0$memwr$\bank$regfile.v:29$163_ADDR[31:0]$410
    54/65: $0$memwr$\bank$regfile.v:29$162_DATA[31:0]$409
    55/65: $0$memwr$\bank$regfile.v:29$162_ADDR[31:0]$408
    56/65: $0$memwr$\bank$regfile.v:29$161_DATA[31:0]$407
    57/65: $0$memwr$\bank$regfile.v:29$161_ADDR[31:0]$406
    58/65: $0$memwr$\bank$regfile.v:29$160_DATA[31:0]$405
    59/65: $0$memwr$\bank$regfile.v:29$160_ADDR[31:0]$399
    60/65: $0$memwr$\bank$regfile.v:29$159_DATA[31:0]$404
    61/65: $0$memwr$\bank$regfile.v:29$159_ADDR[31:0]$403
    62/65: $0$memwr$\bank$regfile.v:29$158_DATA[31:0]$401
    63/65: $0$memwr$\bank$regfile.v:29$158_ADDR[31:0]$402
    64/65: $0$memwr$\bank$regfile.v:29$157_DATA[31:0]$400
    65/65: $0$memwr$\bank$regfile.v:29$157_ADDR[31:0]$398
Creating decoders for process `\regfile.$proc$regfile.v:33$223'.
     1/104: $1\i[31:0]
     2/104: $0\i[31:0]
     3/104: $0$memwr$\bank$regfile.v:38$189_EN[31:0]$226
     4/104: $0$memwr$\bank$regfile.v:38$189_DATA[31:0]$225
     5/104: $0$memwr$\bank$regfile.v:38$189_ADDR[31:0]$224
     6/104: $0$memwr$\bank$regfile.v:38$190_EN[31:0]$229
     7/104: $0$memwr$\bank$regfile.v:38$190_DATA[31:0]$228
     8/104: $0$memwr$\bank$regfile.v:38$190_ADDR[31:0]$227
     9/104: $0$memwr$\bank$regfile.v:38$191_EN[31:0]$232
    10/104: $0$memwr$\bank$regfile.v:38$191_DATA[31:0]$231
    11/104: $0$memwr$\bank$regfile.v:38$191_ADDR[31:0]$230
    12/104: $0$memwr$\bank$regfile.v:38$192_EN[31:0]$235
    13/104: $0$memwr$\bank$regfile.v:38$192_DATA[31:0]$234
    14/104: $0$memwr$\bank$regfile.v:38$192_ADDR[31:0]$233
    15/104: $0$memwr$\bank$regfile.v:38$193_EN[31:0]$238
    16/104: $0$memwr$\bank$regfile.v:38$193_DATA[31:0]$237
    17/104: $0$memwr$\bank$regfile.v:38$193_ADDR[31:0]$236
    18/104: $0$memwr$\bank$regfile.v:38$194_EN[31:0]$241
    19/104: $0$memwr$\bank$regfile.v:38$194_DATA[31:0]$240
    20/104: $0$memwr$\bank$regfile.v:38$194_ADDR[31:0]$239
    21/104: $0$memwr$\bank$regfile.v:38$195_EN[31:0]$244
    22/104: $0$memwr$\bank$regfile.v:38$195_DATA[31:0]$243
    23/104: $0$memwr$\bank$regfile.v:38$195_ADDR[31:0]$242
    24/104: $0$memwr$\bank$regfile.v:38$196_EN[31:0]$247
    25/104: $0$memwr$\bank$regfile.v:38$196_DATA[31:0]$246
    26/104: $0$memwr$\bank$regfile.v:38$196_ADDR[31:0]$245
    27/104: $0$memwr$\bank$regfile.v:38$197_EN[31:0]$250
    28/104: $0$memwr$\bank$regfile.v:38$197_DATA[31:0]$249
    29/104: $0$memwr$\bank$regfile.v:38$197_ADDR[31:0]$248
    30/104: $0$memwr$\bank$regfile.v:38$198_EN[31:0]$253
    31/104: $0$memwr$\bank$regfile.v:38$198_DATA[31:0]$252
    32/104: $0$memwr$\bank$regfile.v:38$198_ADDR[31:0]$251
    33/104: $0$memwr$\bank$regfile.v:38$199_EN[31:0]$256
    34/104: $0$memwr$\bank$regfile.v:38$199_DATA[31:0]$255
    35/104: $0$memwr$\bank$regfile.v:38$199_ADDR[31:0]$254
    36/104: $0$memwr$\bank$regfile.v:38$200_EN[31:0]$259
    37/104: $0$memwr$\bank$regfile.v:38$200_DATA[31:0]$258
    38/104: $0$memwr$\bank$regfile.v:38$200_ADDR[31:0]$257
    39/104: $0$memwr$\bank$regfile.v:38$201_EN[31:0]$262
    40/104: $0$memwr$\bank$regfile.v:38$201_DATA[31:0]$261
    41/104: $0$memwr$\bank$regfile.v:38$201_ADDR[31:0]$260
    42/104: $0$memwr$\bank$regfile.v:38$202_EN[31:0]$265
    43/104: $0$memwr$\bank$regfile.v:38$202_DATA[31:0]$264
    44/104: $0$memwr$\bank$regfile.v:38$202_ADDR[31:0]$263
    45/104: $0$memwr$\bank$regfile.v:38$203_EN[31:0]$268
    46/104: $0$memwr$\bank$regfile.v:38$203_DATA[31:0]$267
    47/104: $0$memwr$\bank$regfile.v:38$203_ADDR[31:0]$266
    48/104: $0$memwr$\bank$regfile.v:38$204_EN[31:0]$271
    49/104: $0$memwr$\bank$regfile.v:38$204_DATA[31:0]$270
    50/104: $0$memwr$\bank$regfile.v:38$204_ADDR[31:0]$269
    51/104: $0$memwr$\bank$regfile.v:38$205_EN[31:0]$274
    52/104: $0$memwr$\bank$regfile.v:38$205_DATA[31:0]$273
    53/104: $0$memwr$\bank$regfile.v:38$205_ADDR[31:0]$272
    54/104: $0$memwr$\bank$regfile.v:38$206_EN[31:0]$277
    55/104: $0$memwr$\bank$regfile.v:38$206_DATA[31:0]$276
    56/104: $0$memwr$\bank$regfile.v:38$206_ADDR[31:0]$275
    57/104: $0$memwr$\bank$regfile.v:38$207_EN[31:0]$280
    58/104: $0$memwr$\bank$regfile.v:38$207_DATA[31:0]$279
    59/104: $0$memwr$\bank$regfile.v:38$207_ADDR[31:0]$278
    60/104: $0$memwr$\bank$regfile.v:38$208_EN[31:0]$283
    61/104: $0$memwr$\bank$regfile.v:38$208_DATA[31:0]$282
    62/104: $0$memwr$\bank$regfile.v:38$208_ADDR[31:0]$281
    63/104: $0$memwr$\bank$regfile.v:38$209_EN[31:0]$286
    64/104: $0$memwr$\bank$regfile.v:38$209_DATA[31:0]$285
    65/104: $0$memwr$\bank$regfile.v:38$209_ADDR[31:0]$284
    66/104: $0$memwr$\bank$regfile.v:38$210_EN[31:0]$289
    67/104: $0$memwr$\bank$regfile.v:38$210_DATA[31:0]$288
    68/104: $0$memwr$\bank$regfile.v:38$210_ADDR[31:0]$287
    69/104: $0$memwr$\bank$regfile.v:38$211_EN[31:0]$292
    70/104: $0$memwr$\bank$regfile.v:38$211_DATA[31:0]$291
    71/104: $0$memwr$\bank$regfile.v:38$211_ADDR[31:0]$290
    72/104: $0$memwr$\bank$regfile.v:38$212_EN[31:0]$295
    73/104: $0$memwr$\bank$regfile.v:38$212_DATA[31:0]$294
    74/104: $0$memwr$\bank$regfile.v:38$212_ADDR[31:0]$293
    75/104: $0$memwr$\bank$regfile.v:38$213_EN[31:0]$298
    76/104: $0$memwr$\bank$regfile.v:38$213_DATA[31:0]$297
    77/104: $0$memwr$\bank$regfile.v:38$213_ADDR[31:0]$296
    78/104: $0$memwr$\bank$regfile.v:38$214_EN[31:0]$301
    79/104: $0$memwr$\bank$regfile.v:38$214_DATA[31:0]$300
    80/104: $0$memwr$\bank$regfile.v:38$214_ADDR[31:0]$299
    81/104: $0$memwr$\bank$regfile.v:38$215_EN[31:0]$304
    82/104: $0$memwr$\bank$regfile.v:38$215_DATA[31:0]$303
    83/104: $0$memwr$\bank$regfile.v:38$215_ADDR[31:0]$302
    84/104: $0$memwr$\bank$regfile.v:38$216_EN[31:0]$307
    85/104: $0$memwr$\bank$regfile.v:38$216_DATA[31:0]$306
    86/104: $0$memwr$\bank$regfile.v:38$216_ADDR[31:0]$305
    87/104: $0$memwr$\bank$regfile.v:38$217_EN[31:0]$310
    88/104: $0$memwr$\bank$regfile.v:38$217_DATA[31:0]$309
    89/104: $0$memwr$\bank$regfile.v:38$217_ADDR[31:0]$308
    90/104: $0$memwr$\bank$regfile.v:38$218_EN[31:0]$313
    91/104: $0$memwr$\bank$regfile.v:38$218_DATA[31:0]$312
    92/104: $0$memwr$\bank$regfile.v:38$218_ADDR[31:0]$311
    93/104: $0$memwr$\bank$regfile.v:38$219_EN[31:0]$316
    94/104: $0$memwr$\bank$regfile.v:38$219_DATA[31:0]$315
    95/104: $0$memwr$\bank$regfile.v:38$219_ADDR[31:0]$314
    96/104: $0$memwr$\bank$regfile.v:38$220_EN[31:0]$319
    97/104: $0$memwr$\bank$regfile.v:38$220_DATA[31:0]$318
    98/104: $0$memwr$\bank$regfile.v:38$220_ADDR[31:0]$317
    99/104: $0$memwr$\bank$regfile.v:43$221_EN[31:0]$322
   100/104: $0$memwr$\bank$regfile.v:43$221_DATA[31:0]$321
   101/104: $0$memwr$\bank$regfile.v:43$221_ADDR[4:0]$320
   102/104: $0$memwr$\bank$regfile.v:45$222_EN[31:0]$325
   103/104: $0$memwr$\bank$regfile.v:45$222_DATA[31:0]$324
   104/104: $0$memwr$\bank$regfile.v:45$222_ADDR[31:0]$323
Creating decoders for process `\mask_n_shift.$proc$mask_n_shift.v:17$92'.
     1/1: $0\sliced_drdata[31:0]
Creating decoders for process `\immgen.$proc$immgen.v:14$91'.
     1/1: $0\c[31:0]
Creating decoders for process `\control.$proc$control.v:48$46'.
     1/11: $2\B_Target_r[2:0]
     2/11: $2\ALUOp_r[3:0]
     3/11: $1\ALUOp_r[3:0]
     4/11: $1\B_Target_r[2:0]
     5/11: $0\ALUOp_r[3:0]
     6/11: $0\B_Target_r[2:0]
     7/11: $0\MemToReg_r[0:0]
     8/11: $0\RegWrite_r[0:0]
     9/11: $0\dwe_r[3:0]
    10/11: $0\ALU_rv2_r[2:0]
    11/11: $0\ALU_rv1_r[2:0]
Creating decoders for process `\alu.$proc$alu.v:36$33'.
     1/1: $0\c[31:0]
Creating decoders for process `\cpu.$proc$cpu.v:121$32'.
     1/4: $1\iaddr_r[31:0]
     2/4: $1\iaddr[31:0]
     3/4: $0\iaddr[31:0]
     4/4: $0\iaddr_r[31:0]
Creating decoders for process `\cpu.$proc$cpu.v:103$31'.
     1/3: $0\daddr[31:0]
     2/3: $0\dwe[3:0]
     3/3: $0\dwdata[31:0]

7.5.1.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\regfile.$memwr$\bank$regfile.v:29$157_ADDR' from process `\regfile.$proc$regfile.v:26$397'.
No latch inferred for signal `\regfile.$memwr$\bank$regfile.v:29$160_ADDR' from process `\regfile.$proc$regfile.v:26$397'.
No latch inferred for signal `\regfile.$memwr$\bank$regfile.v:29$157_DATA' from process `\regfile.$proc$regfile.v:26$397'.
No latch inferred for signal `\regfile.$memwr$\bank$regfile.v:29$158_DATA' from process `\regfile.$proc$regfile.v:26$397'.
No latch inferred for signal `\regfile.$memwr$\bank$regfile.v:29$158_ADDR' from process `\regfile.$proc$regfile.v:26$397'.
No latch inferred for signal `\regfile.$memwr$\bank$regfile.v:29$159_ADDR' from process `\regfile.$proc$regfile.v:26$397'.
No latch inferred for signal `\regfile.$memwr$\bank$regfile.v:29$159_DATA' from process `\regfile.$proc$regfile.v:26$397'.
No latch inferred for signal `\regfile.$memwr$\bank$regfile.v:29$160_DATA' from process `\regfile.$proc$regfile.v:26$397'.
No latch inferred for signal `\regfile.$memwr$\bank$regfile.v:29$161_ADDR' from process `\regfile.$proc$regfile.v:26$397'.
No latch inferred for signal `\regfile.$memwr$\bank$regfile.v:29$161_DATA' from process `\regfile.$proc$regfile.v:26$397'.
No latch inferred for signal `\regfile.$memwr$\bank$regfile.v:29$162_ADDR' from process `\regfile.$proc$regfile.v:26$397'.
No latch inferred for signal `\regfile.$memwr$\bank$regfile.v:29$162_DATA' from process `\regfile.$proc$regfile.v:26$397'.
No latch inferred for signal `\regfile.$memwr$\bank$regfile.v:29$163_ADDR' from process `\regfile.$proc$regfile.v:26$397'.
No latch inferred for signal `\regfile.$memwr$\bank$regfile.v:29$163_DATA' from process `\regfile.$proc$regfile.v:26$397'.
No latch inferred for signal `\regfile.$memwr$\bank$regfile.v:29$164_ADDR' from process `\regfile.$proc$regfile.v:26$397'.
No latch inferred for signal `\regfile.$memwr$\bank$regfile.v:29$164_DATA' from process `\regfile.$proc$regfile.v:26$397'.
No latch inferred for signal `\regfile.$memwr$\bank$regfile.v:29$165_ADDR' from process `\regfile.$proc$regfile.v:26$397'.
No latch inferred for signal `\regfile.$memwr$\bank$regfile.v:29$165_DATA' from process `\regfile.$proc$regfile.v:26$397'.
No latch inferred for signal `\regfile.$memwr$\bank$regfile.v:29$166_ADDR' from process `\regfile.$proc$regfile.v:26$397'.
No latch inferred for signal `\regfile.$memwr$\bank$regfile.v:29$166_DATA' from process `\regfile.$proc$regfile.v:26$397'.
No latch inferred for signal `\regfile.$memwr$\bank$regfile.v:29$167_ADDR' from process `\regfile.$proc$regfile.v:26$397'.
No latch inferred for signal `\regfile.$memwr$\bank$regfile.v:29$167_DATA' from process `\regfile.$proc$regfile.v:26$397'.
No latch inferred for signal `\regfile.$memwr$\bank$regfile.v:29$168_ADDR' from process `\regfile.$proc$regfile.v:26$397'.
No latch inferred for signal `\regfile.$memwr$\bank$regfile.v:29$168_DATA' from process `\regfile.$proc$regfile.v:26$397'.
No latch inferred for signal `\regfile.$memwr$\bank$regfile.v:29$169_ADDR' from process `\regfile.$proc$regfile.v:26$397'.
No latch inferred for signal `\regfile.$memwr$\bank$regfile.v:29$169_DATA' from process `\regfile.$proc$regfile.v:26$397'.
No latch inferred for signal `\regfile.$memwr$\bank$regfile.v:29$170_ADDR' from process `\regfile.$proc$regfile.v:26$397'.
No latch inferred for signal `\regfile.$memwr$\bank$regfile.v:29$170_DATA' from process `\regfile.$proc$regfile.v:26$397'.
No latch inferred for signal `\regfile.$memwr$\bank$regfile.v:29$171_ADDR' from process `\regfile.$proc$regfile.v:26$397'.
No latch inferred for signal `\regfile.$memwr$\bank$regfile.v:29$171_DATA' from process `\regfile.$proc$regfile.v:26$397'.
No latch inferred for signal `\regfile.$memwr$\bank$regfile.v:29$172_ADDR' from process `\regfile.$proc$regfile.v:26$397'.
No latch inferred for signal `\regfile.$memwr$\bank$regfile.v:29$172_DATA' from process `\regfile.$proc$regfile.v:26$397'.
No latch inferred for signal `\regfile.$memwr$\bank$regfile.v:29$173_ADDR' from process `\regfile.$proc$regfile.v:26$397'.
No latch inferred for signal `\regfile.$memwr$\bank$regfile.v:29$173_DATA' from process `\regfile.$proc$regfile.v:26$397'.
No latch inferred for signal `\regfile.$memwr$\bank$regfile.v:29$174_ADDR' from process `\regfile.$proc$regfile.v:26$397'.
No latch inferred for signal `\regfile.$memwr$\bank$regfile.v:29$174_DATA' from process `\regfile.$proc$regfile.v:26$397'.
No latch inferred for signal `\regfile.$memwr$\bank$regfile.v:29$175_ADDR' from process `\regfile.$proc$regfile.v:26$397'.
No latch inferred for signal `\regfile.$memwr$\bank$regfile.v:29$175_DATA' from process `\regfile.$proc$regfile.v:26$397'.
No latch inferred for signal `\regfile.$memwr$\bank$regfile.v:29$176_ADDR' from process `\regfile.$proc$regfile.v:26$397'.
No latch inferred for signal `\regfile.$memwr$\bank$regfile.v:29$176_DATA' from process `\regfile.$proc$regfile.v:26$397'.
No latch inferred for signal `\regfile.$memwr$\bank$regfile.v:29$177_ADDR' from process `\regfile.$proc$regfile.v:26$397'.
No latch inferred for signal `\regfile.$memwr$\bank$regfile.v:29$177_DATA' from process `\regfile.$proc$regfile.v:26$397'.
No latch inferred for signal `\regfile.$memwr$\bank$regfile.v:29$178_ADDR' from process `\regfile.$proc$regfile.v:26$397'.
No latch inferred for signal `\regfile.$memwr$\bank$regfile.v:29$178_DATA' from process `\regfile.$proc$regfile.v:26$397'.
No latch inferred for signal `\regfile.$memwr$\bank$regfile.v:29$179_ADDR' from process `\regfile.$proc$regfile.v:26$397'.
No latch inferred for signal `\regfile.$memwr$\bank$regfile.v:29$179_DATA' from process `\regfile.$proc$regfile.v:26$397'.
No latch inferred for signal `\regfile.$memwr$\bank$regfile.v:29$180_ADDR' from process `\regfile.$proc$regfile.v:26$397'.
No latch inferred for signal `\regfile.$memwr$\bank$regfile.v:29$180_DATA' from process `\regfile.$proc$regfile.v:26$397'.
No latch inferred for signal `\regfile.$memwr$\bank$regfile.v:29$181_ADDR' from process `\regfile.$proc$regfile.v:26$397'.
No latch inferred for signal `\regfile.$memwr$\bank$regfile.v:29$181_DATA' from process `\regfile.$proc$regfile.v:26$397'.
No latch inferred for signal `\regfile.$memwr$\bank$regfile.v:29$182_ADDR' from process `\regfile.$proc$regfile.v:26$397'.
No latch inferred for signal `\regfile.$memwr$\bank$regfile.v:29$182_DATA' from process `\regfile.$proc$regfile.v:26$397'.
No latch inferred for signal `\regfile.$memwr$\bank$regfile.v:29$183_ADDR' from process `\regfile.$proc$regfile.v:26$397'.
No latch inferred for signal `\regfile.$memwr$\bank$regfile.v:29$183_DATA' from process `\regfile.$proc$regfile.v:26$397'.
No latch inferred for signal `\regfile.$memwr$\bank$regfile.v:29$184_ADDR' from process `\regfile.$proc$regfile.v:26$397'.
No latch inferred for signal `\regfile.$memwr$\bank$regfile.v:29$184_DATA' from process `\regfile.$proc$regfile.v:26$397'.
No latch inferred for signal `\regfile.$memwr$\bank$regfile.v:29$185_ADDR' from process `\regfile.$proc$regfile.v:26$397'.
No latch inferred for signal `\regfile.$memwr$\bank$regfile.v:29$185_DATA' from process `\regfile.$proc$regfile.v:26$397'.
No latch inferred for signal `\regfile.$memwr$\bank$regfile.v:29$186_ADDR' from process `\regfile.$proc$regfile.v:26$397'.
No latch inferred for signal `\regfile.$memwr$\bank$regfile.v:29$186_DATA' from process `\regfile.$proc$regfile.v:26$397'.
No latch inferred for signal `\regfile.$memwr$\bank$regfile.v:29$187_ADDR' from process `\regfile.$proc$regfile.v:26$397'.
No latch inferred for signal `\regfile.$memwr$\bank$regfile.v:29$187_DATA' from process `\regfile.$proc$regfile.v:26$397'.
No latch inferred for signal `\regfile.$memwr$\bank$regfile.v:29$188_ADDR' from process `\regfile.$proc$regfile.v:26$397'.
No latch inferred for signal `\regfile.$memwr$\bank$regfile.v:29$188_DATA' from process `\regfile.$proc$regfile.v:26$397'.
No latch inferred for signal `\mask_n_shift.\sliced_drdata' from process `\mask_n_shift.$proc$mask_n_shift.v:17$92'.
No latch inferred for signal `\immgen.\c' from process `\immgen.$proc$immgen.v:14$91'.
No latch inferred for signal `\control.\B_Target_r' from process `\control.$proc$control.v:48$46'.
No latch inferred for signal `\control.\ALU_rv1_r' from process `\control.$proc$control.v:48$46'.
No latch inferred for signal `\control.\ALU_rv2_r' from process `\control.$proc$control.v:48$46'.
No latch inferred for signal `\control.\ALUOp_r' from process `\control.$proc$control.v:48$46'.
No latch inferred for signal `\control.\dwe_r' from process `\control.$proc$control.v:48$46'.
No latch inferred for signal `\control.\RegWrite_r' from process `\control.$proc$control.v:48$46'.
No latch inferred for signal `\control.\MemToReg_r' from process `\control.$proc$control.v:48$46'.
No latch inferred for signal `\alu.\c' from process `\alu.$proc$alu.v:36$33'.
No latch inferred for signal `\cpu.\dwdata' from process `\cpu.$proc$cpu.v:103$31'.
No latch inferred for signal `\cpu.\dwe' from process `\cpu.$proc$cpu.v:103$31'.
No latch inferred for signal `\cpu.\daddr' from process `\cpu.$proc$cpu.v:103$31'.

7.5.1.7. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\regfile.\i' using process `\regfile.$proc$regfile.v:33$223'.
  created $dff cell `$procdff$953' with positive edge clock.
Creating register for signal `\regfile.$memwr$\bank$regfile.v:38$189_ADDR' using process `\regfile.$proc$regfile.v:33$223'.
  created $dff cell `$procdff$954' with positive edge clock.
Creating register for signal `\regfile.$memwr$\bank$regfile.v:38$189_DATA' using process `\regfile.$proc$regfile.v:33$223'.
  created $dff cell `$procdff$955' with positive edge clock.
Creating register for signal `\regfile.$memwr$\bank$regfile.v:38$189_EN' using process `\regfile.$proc$regfile.v:33$223'.
  created $dff cell `$procdff$956' with positive edge clock.
Creating register for signal `\regfile.$memwr$\bank$regfile.v:38$190_ADDR' using process `\regfile.$proc$regfile.v:33$223'.
  created $dff cell `$procdff$957' with positive edge clock.
Creating register for signal `\regfile.$memwr$\bank$regfile.v:38$190_DATA' using process `\regfile.$proc$regfile.v:33$223'.
  created $dff cell `$procdff$958' with positive edge clock.
Creating register for signal `\regfile.$memwr$\bank$regfile.v:38$190_EN' using process `\regfile.$proc$regfile.v:33$223'.
  created $dff cell `$procdff$959' with positive edge clock.
Creating register for signal `\regfile.$memwr$\bank$regfile.v:38$191_ADDR' using process `\regfile.$proc$regfile.v:33$223'.
  created $dff cell `$procdff$960' with positive edge clock.
Creating register for signal `\regfile.$memwr$\bank$regfile.v:38$191_DATA' using process `\regfile.$proc$regfile.v:33$223'.
  created $dff cell `$procdff$961' with positive edge clock.
Creating register for signal `\regfile.$memwr$\bank$regfile.v:38$191_EN' using process `\regfile.$proc$regfile.v:33$223'.
  created $dff cell `$procdff$962' with positive edge clock.
Creating register for signal `\regfile.$memwr$\bank$regfile.v:38$192_ADDR' using process `\regfile.$proc$regfile.v:33$223'.
  created $dff cell `$procdff$963' with positive edge clock.
Creating register for signal `\regfile.$memwr$\bank$regfile.v:38$192_DATA' using process `\regfile.$proc$regfile.v:33$223'.
  created $dff cell `$procdff$964' with positive edge clock.
Creating register for signal `\regfile.$memwr$\bank$regfile.v:38$192_EN' using process `\regfile.$proc$regfile.v:33$223'.
  created $dff cell `$procdff$965' with positive edge clock.
Creating register for signal `\regfile.$memwr$\bank$regfile.v:38$193_ADDR' using process `\regfile.$proc$regfile.v:33$223'.
  created $dff cell `$procdff$966' with positive edge clock.
Creating register for signal `\regfile.$memwr$\bank$regfile.v:38$193_DATA' using process `\regfile.$proc$regfile.v:33$223'.
  created $dff cell `$procdff$967' with positive edge clock.
Creating register for signal `\regfile.$memwr$\bank$regfile.v:38$193_EN' using process `\regfile.$proc$regfile.v:33$223'.
  created $dff cell `$procdff$968' with positive edge clock.
Creating register for signal `\regfile.$memwr$\bank$regfile.v:38$194_ADDR' using process `\regfile.$proc$regfile.v:33$223'.
  created $dff cell `$procdff$969' with positive edge clock.
Creating register for signal `\regfile.$memwr$\bank$regfile.v:38$194_DATA' using process `\regfile.$proc$regfile.v:33$223'.
  created $dff cell `$procdff$970' with positive edge clock.
Creating register for signal `\regfile.$memwr$\bank$regfile.v:38$194_EN' using process `\regfile.$proc$regfile.v:33$223'.
  created $dff cell `$procdff$971' with positive edge clock.
Creating register for signal `\regfile.$memwr$\bank$regfile.v:38$195_ADDR' using process `\regfile.$proc$regfile.v:33$223'.
  created $dff cell `$procdff$972' with positive edge clock.
Creating register for signal `\regfile.$memwr$\bank$regfile.v:38$195_DATA' using process `\regfile.$proc$regfile.v:33$223'.
  created $dff cell `$procdff$973' with positive edge clock.
Creating register for signal `\regfile.$memwr$\bank$regfile.v:38$195_EN' using process `\regfile.$proc$regfile.v:33$223'.
  created $dff cell `$procdff$974' with positive edge clock.
Creating register for signal `\regfile.$memwr$\bank$regfile.v:38$196_ADDR' using process `\regfile.$proc$regfile.v:33$223'.
  created $dff cell `$procdff$975' with positive edge clock.
Creating register for signal `\regfile.$memwr$\bank$regfile.v:38$196_DATA' using process `\regfile.$proc$regfile.v:33$223'.
  created $dff cell `$procdff$976' with positive edge clock.
Creating register for signal `\regfile.$memwr$\bank$regfile.v:38$196_EN' using process `\regfile.$proc$regfile.v:33$223'.
  created $dff cell `$procdff$977' with positive edge clock.
Creating register for signal `\regfile.$memwr$\bank$regfile.v:38$197_ADDR' using process `\regfile.$proc$regfile.v:33$223'.
  created $dff cell `$procdff$978' with positive edge clock.
Creating register for signal `\regfile.$memwr$\bank$regfile.v:38$197_DATA' using process `\regfile.$proc$regfile.v:33$223'.
  created $dff cell `$procdff$979' with positive edge clock.
Creating register for signal `\regfile.$memwr$\bank$regfile.v:38$197_EN' using process `\regfile.$proc$regfile.v:33$223'.
  created $dff cell `$procdff$980' with positive edge clock.
Creating register for signal `\regfile.$memwr$\bank$regfile.v:38$198_ADDR' using process `\regfile.$proc$regfile.v:33$223'.
  created $dff cell `$procdff$981' with positive edge clock.
Creating register for signal `\regfile.$memwr$\bank$regfile.v:38$198_DATA' using process `\regfile.$proc$regfile.v:33$223'.
  created $dff cell `$procdff$982' with positive edge clock.
Creating register for signal `\regfile.$memwr$\bank$regfile.v:38$198_EN' using process `\regfile.$proc$regfile.v:33$223'.
  created $dff cell `$procdff$983' with positive edge clock.
Creating register for signal `\regfile.$memwr$\bank$regfile.v:38$199_ADDR' using process `\regfile.$proc$regfile.v:33$223'.
  created $dff cell `$procdff$984' with positive edge clock.
Creating register for signal `\regfile.$memwr$\bank$regfile.v:38$199_DATA' using process `\regfile.$proc$regfile.v:33$223'.
  created $dff cell `$procdff$985' with positive edge clock.
Creating register for signal `\regfile.$memwr$\bank$regfile.v:38$199_EN' using process `\regfile.$proc$regfile.v:33$223'.
  created $dff cell `$procdff$986' with positive edge clock.
Creating register for signal `\regfile.$memwr$\bank$regfile.v:38$200_ADDR' using process `\regfile.$proc$regfile.v:33$223'.
  created $dff cell `$procdff$987' with positive edge clock.
Creating register for signal `\regfile.$memwr$\bank$regfile.v:38$200_DATA' using process `\regfile.$proc$regfile.v:33$223'.
  created $dff cell `$procdff$988' with positive edge clock.
Creating register for signal `\regfile.$memwr$\bank$regfile.v:38$200_EN' using process `\regfile.$proc$regfile.v:33$223'.
  created $dff cell `$procdff$989' with positive edge clock.
Creating register for signal `\regfile.$memwr$\bank$regfile.v:38$201_ADDR' using process `\regfile.$proc$regfile.v:33$223'.
  created $dff cell `$procdff$990' with positive edge clock.
Creating register for signal `\regfile.$memwr$\bank$regfile.v:38$201_DATA' using process `\regfile.$proc$regfile.v:33$223'.
  created $dff cell `$procdff$991' with positive edge clock.
Creating register for signal `\regfile.$memwr$\bank$regfile.v:38$201_EN' using process `\regfile.$proc$regfile.v:33$223'.
  created $dff cell `$procdff$992' with positive edge clock.
Creating register for signal `\regfile.$memwr$\bank$regfile.v:38$202_ADDR' using process `\regfile.$proc$regfile.v:33$223'.
  created $dff cell `$procdff$993' with positive edge clock.
Creating register for signal `\regfile.$memwr$\bank$regfile.v:38$202_DATA' using process `\regfile.$proc$regfile.v:33$223'.
  created $dff cell `$procdff$994' with positive edge clock.
Creating register for signal `\regfile.$memwr$\bank$regfile.v:38$202_EN' using process `\regfile.$proc$regfile.v:33$223'.
  created $dff cell `$procdff$995' with positive edge clock.
Creating register for signal `\regfile.$memwr$\bank$regfile.v:38$203_ADDR' using process `\regfile.$proc$regfile.v:33$223'.
  created $dff cell `$procdff$996' with positive edge clock.
Creating register for signal `\regfile.$memwr$\bank$regfile.v:38$203_DATA' using process `\regfile.$proc$regfile.v:33$223'.
  created $dff cell `$procdff$997' with positive edge clock.
Creating register for signal `\regfile.$memwr$\bank$regfile.v:38$203_EN' using process `\regfile.$proc$regfile.v:33$223'.
  created $dff cell `$procdff$998' with positive edge clock.
Creating register for signal `\regfile.$memwr$\bank$regfile.v:38$204_ADDR' using process `\regfile.$proc$regfile.v:33$223'.
  created $dff cell `$procdff$999' with positive edge clock.
Creating register for signal `\regfile.$memwr$\bank$regfile.v:38$204_DATA' using process `\regfile.$proc$regfile.v:33$223'.
  created $dff cell `$procdff$1000' with positive edge clock.
Creating register for signal `\regfile.$memwr$\bank$regfile.v:38$204_EN' using process `\regfile.$proc$regfile.v:33$223'.
  created $dff cell `$procdff$1001' with positive edge clock.
Creating register for signal `\regfile.$memwr$\bank$regfile.v:38$205_ADDR' using process `\regfile.$proc$regfile.v:33$223'.
  created $dff cell `$procdff$1002' with positive edge clock.
Creating register for signal `\regfile.$memwr$\bank$regfile.v:38$205_DATA' using process `\regfile.$proc$regfile.v:33$223'.
  created $dff cell `$procdff$1003' with positive edge clock.
Creating register for signal `\regfile.$memwr$\bank$regfile.v:38$205_EN' using process `\regfile.$proc$regfile.v:33$223'.
  created $dff cell `$procdff$1004' with positive edge clock.
Creating register for signal `\regfile.$memwr$\bank$regfile.v:38$206_ADDR' using process `\regfile.$proc$regfile.v:33$223'.
  created $dff cell `$procdff$1005' with positive edge clock.
Creating register for signal `\regfile.$memwr$\bank$regfile.v:38$206_DATA' using process `\regfile.$proc$regfile.v:33$223'.
  created $dff cell `$procdff$1006' with positive edge clock.
Creating register for signal `\regfile.$memwr$\bank$regfile.v:38$206_EN' using process `\regfile.$proc$regfile.v:33$223'.
  created $dff cell `$procdff$1007' with positive edge clock.
Creating register for signal `\regfile.$memwr$\bank$regfile.v:38$207_ADDR' using process `\regfile.$proc$regfile.v:33$223'.
  created $dff cell `$procdff$1008' with positive edge clock.
Creating register for signal `\regfile.$memwr$\bank$regfile.v:38$207_DATA' using process `\regfile.$proc$regfile.v:33$223'.
  created $dff cell `$procdff$1009' with positive edge clock.
Creating register for signal `\regfile.$memwr$\bank$regfile.v:38$207_EN' using process `\regfile.$proc$regfile.v:33$223'.
  created $dff cell `$procdff$1010' with positive edge clock.
Creating register for signal `\regfile.$memwr$\bank$regfile.v:38$208_ADDR' using process `\regfile.$proc$regfile.v:33$223'.
  created $dff cell `$procdff$1011' with positive edge clock.
Creating register for signal `\regfile.$memwr$\bank$regfile.v:38$208_DATA' using process `\regfile.$proc$regfile.v:33$223'.
  created $dff cell `$procdff$1012' with positive edge clock.
Creating register for signal `\regfile.$memwr$\bank$regfile.v:38$208_EN' using process `\regfile.$proc$regfile.v:33$223'.
  created $dff cell `$procdff$1013' with positive edge clock.
Creating register for signal `\regfile.$memwr$\bank$regfile.v:38$209_ADDR' using process `\regfile.$proc$regfile.v:33$223'.
  created $dff cell `$procdff$1014' with positive edge clock.
Creating register for signal `\regfile.$memwr$\bank$regfile.v:38$209_DATA' using process `\regfile.$proc$regfile.v:33$223'.
  created $dff cell `$procdff$1015' with positive edge clock.
Creating register for signal `\regfile.$memwr$\bank$regfile.v:38$209_EN' using process `\regfile.$proc$regfile.v:33$223'.
  created $dff cell `$procdff$1016' with positive edge clock.
Creating register for signal `\regfile.$memwr$\bank$regfile.v:38$210_ADDR' using process `\regfile.$proc$regfile.v:33$223'.
  created $dff cell `$procdff$1017' with positive edge clock.
Creating register for signal `\regfile.$memwr$\bank$regfile.v:38$210_DATA' using process `\regfile.$proc$regfile.v:33$223'.
  created $dff cell `$procdff$1018' with positive edge clock.
Creating register for signal `\regfile.$memwr$\bank$regfile.v:38$210_EN' using process `\regfile.$proc$regfile.v:33$223'.
  created $dff cell `$procdff$1019' with positive edge clock.
Creating register for signal `\regfile.$memwr$\bank$regfile.v:38$211_ADDR' using process `\regfile.$proc$regfile.v:33$223'.
  created $dff cell `$procdff$1020' with positive edge clock.
Creating register for signal `\regfile.$memwr$\bank$regfile.v:38$211_DATA' using process `\regfile.$proc$regfile.v:33$223'.
  created $dff cell `$procdff$1021' with positive edge clock.
Creating register for signal `\regfile.$memwr$\bank$regfile.v:38$211_EN' using process `\regfile.$proc$regfile.v:33$223'.
  created $dff cell `$procdff$1022' with positive edge clock.
Creating register for signal `\regfile.$memwr$\bank$regfile.v:38$212_ADDR' using process `\regfile.$proc$regfile.v:33$223'.
  created $dff cell `$procdff$1023' with positive edge clock.
Creating register for signal `\regfile.$memwr$\bank$regfile.v:38$212_DATA' using process `\regfile.$proc$regfile.v:33$223'.
  created $dff cell `$procdff$1024' with positive edge clock.
Creating register for signal `\regfile.$memwr$\bank$regfile.v:38$212_EN' using process `\regfile.$proc$regfile.v:33$223'.
  created $dff cell `$procdff$1025' with positive edge clock.
Creating register for signal `\regfile.$memwr$\bank$regfile.v:38$213_ADDR' using process `\regfile.$proc$regfile.v:33$223'.
  created $dff cell `$procdff$1026' with positive edge clock.
Creating register for signal `\regfile.$memwr$\bank$regfile.v:38$213_DATA' using process `\regfile.$proc$regfile.v:33$223'.
  created $dff cell `$procdff$1027' with positive edge clock.
Creating register for signal `\regfile.$memwr$\bank$regfile.v:38$213_EN' using process `\regfile.$proc$regfile.v:33$223'.
  created $dff cell `$procdff$1028' with positive edge clock.
Creating register for signal `\regfile.$memwr$\bank$regfile.v:38$214_ADDR' using process `\regfile.$proc$regfile.v:33$223'.
  created $dff cell `$procdff$1029' with positive edge clock.
Creating register for signal `\regfile.$memwr$\bank$regfile.v:38$214_DATA' using process `\regfile.$proc$regfile.v:33$223'.
  created $dff cell `$procdff$1030' with positive edge clock.
Creating register for signal `\regfile.$memwr$\bank$regfile.v:38$214_EN' using process `\regfile.$proc$regfile.v:33$223'.
  created $dff cell `$procdff$1031' with positive edge clock.
Creating register for signal `\regfile.$memwr$\bank$regfile.v:38$215_ADDR' using process `\regfile.$proc$regfile.v:33$223'.
  created $dff cell `$procdff$1032' with positive edge clock.
Creating register for signal `\regfile.$memwr$\bank$regfile.v:38$215_DATA' using process `\regfile.$proc$regfile.v:33$223'.
  created $dff cell `$procdff$1033' with positive edge clock.
Creating register for signal `\regfile.$memwr$\bank$regfile.v:38$215_EN' using process `\regfile.$proc$regfile.v:33$223'.
  created $dff cell `$procdff$1034' with positive edge clock.
Creating register for signal `\regfile.$memwr$\bank$regfile.v:38$216_ADDR' using process `\regfile.$proc$regfile.v:33$223'.
  created $dff cell `$procdff$1035' with positive edge clock.
Creating register for signal `\regfile.$memwr$\bank$regfile.v:38$216_DATA' using process `\regfile.$proc$regfile.v:33$223'.
  created $dff cell `$procdff$1036' with positive edge clock.
Creating register for signal `\regfile.$memwr$\bank$regfile.v:38$216_EN' using process `\regfile.$proc$regfile.v:33$223'.
  created $dff cell `$procdff$1037' with positive edge clock.
Creating register for signal `\regfile.$memwr$\bank$regfile.v:38$217_ADDR' using process `\regfile.$proc$regfile.v:33$223'.
  created $dff cell `$procdff$1038' with positive edge clock.
Creating register for signal `\regfile.$memwr$\bank$regfile.v:38$217_DATA' using process `\regfile.$proc$regfile.v:33$223'.
  created $dff cell `$procdff$1039' with positive edge clock.
Creating register for signal `\regfile.$memwr$\bank$regfile.v:38$217_EN' using process `\regfile.$proc$regfile.v:33$223'.
  created $dff cell `$procdff$1040' with positive edge clock.
Creating register for signal `\regfile.$memwr$\bank$regfile.v:38$218_ADDR' using process `\regfile.$proc$regfile.v:33$223'.
  created $dff cell `$procdff$1041' with positive edge clock.
Creating register for signal `\regfile.$memwr$\bank$regfile.v:38$218_DATA' using process `\regfile.$proc$regfile.v:33$223'.
  created $dff cell `$procdff$1042' with positive edge clock.
Creating register for signal `\regfile.$memwr$\bank$regfile.v:38$218_EN' using process `\regfile.$proc$regfile.v:33$223'.
  created $dff cell `$procdff$1043' with positive edge clock.
Creating register for signal `\regfile.$memwr$\bank$regfile.v:38$219_ADDR' using process `\regfile.$proc$regfile.v:33$223'.
  created $dff cell `$procdff$1044' with positive edge clock.
Creating register for signal `\regfile.$memwr$\bank$regfile.v:38$219_DATA' using process `\regfile.$proc$regfile.v:33$223'.
  created $dff cell `$procdff$1045' with positive edge clock.
Creating register for signal `\regfile.$memwr$\bank$regfile.v:38$219_EN' using process `\regfile.$proc$regfile.v:33$223'.
  created $dff cell `$procdff$1046' with positive edge clock.
Creating register for signal `\regfile.$memwr$\bank$regfile.v:38$220_ADDR' using process `\regfile.$proc$regfile.v:33$223'.
  created $dff cell `$procdff$1047' with positive edge clock.
Creating register for signal `\regfile.$memwr$\bank$regfile.v:38$220_DATA' using process `\regfile.$proc$regfile.v:33$223'.
  created $dff cell `$procdff$1048' with positive edge clock.
Creating register for signal `\regfile.$memwr$\bank$regfile.v:38$220_EN' using process `\regfile.$proc$regfile.v:33$223'.
  created $dff cell `$procdff$1049' with positive edge clock.
Creating register for signal `\regfile.$memwr$\bank$regfile.v:43$221_ADDR' using process `\regfile.$proc$regfile.v:33$223'.
  created $dff cell `$procdff$1050' with positive edge clock.
Creating register for signal `\regfile.$memwr$\bank$regfile.v:43$221_DATA' using process `\regfile.$proc$regfile.v:33$223'.
  created $dff cell `$procdff$1051' with positive edge clock.
Creating register for signal `\regfile.$memwr$\bank$regfile.v:43$221_EN' using process `\regfile.$proc$regfile.v:33$223'.
  created $dff cell `$procdff$1052' with positive edge clock.
Creating register for signal `\regfile.$memwr$\bank$regfile.v:45$222_ADDR' using process `\regfile.$proc$regfile.v:33$223'.
  created $dff cell `$procdff$1053' with positive edge clock.
Creating register for signal `\regfile.$memwr$\bank$regfile.v:45$222_DATA' using process `\regfile.$proc$regfile.v:33$223'.
  created $dff cell `$procdff$1054' with positive edge clock.
Creating register for signal `\regfile.$memwr$\bank$regfile.v:45$222_EN' using process `\regfile.$proc$regfile.v:33$223'.
  created $dff cell `$procdff$1055' with positive edge clock.
Creating register for signal `\cpu.\iaddr_r' using process `\cpu.$proc$cpu.v:121$32'.
  created $dff cell `$procdff$1056' with positive edge clock.
Creating register for signal `\cpu.\iaddr' using process `\cpu.$proc$cpu.v:121$32'.
  created $dff cell `$procdff$1057' with positive edge clock.

7.5.1.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `regfile.$proc$regfile.v:26$397'.
Found and cleaned up 2 empty switches in `\regfile.$proc$regfile.v:33$223'.
Removing empty process `regfile.$proc$regfile.v:33$223'.
Found and cleaned up 6 empty switches in `\mask_n_shift.$proc$mask_n_shift.v:17$92'.
Removing empty process `mask_n_shift.$proc$mask_n_shift.v:17$92'.
Found and cleaned up 1 empty switch in `\immgen.$proc$immgen.v:14$91'.
Removing empty process `immgen.$proc$immgen.v:14$91'.
Found and cleaned up 6 empty switches in `\control.$proc$control.v:48$46'.
Removing empty process `control.$proc$control.v:48$46'.
Found and cleaned up 1 empty switch in `\alu.$proc$alu.v:36$33'.
Removing empty process `alu.$proc$alu.v:36$33'.
Found and cleaned up 1 empty switch in `\cpu.$proc$cpu.v:121$32'.
Removing empty process `cpu.$proc$cpu.v:121$32'.
Found and cleaned up 1 empty switch in `\cpu.$proc$cpu.v:103$31'.
Removing empty process `cpu.$proc$cpu.v:103$31'.
Cleaned up 18 empty switches.

7.5.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module regfile.
<suppressed ~2 debug messages>
Optimizing module mask_n_shift.
<suppressed ~6 debug messages>
Optimizing module immgen.
Optimizing module control.
<suppressed ~32 debug messages>
Optimizing module alu.
<suppressed ~1 debug messages>
Optimizing module cpu.
<suppressed ~5 debug messages>

7.5.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \mask_n_shift..
Finding unused cells or wires in module \immgen..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \cpu..
Removed 4 unused cells and 403 unused wires.
<suppressed ~10 debug messages>

7.5.4. Executing CHECK pass (checking for obvious problems).
checking module alu..
checking module control..
checking module cpu..
checking module immgen..
checking module mask_n_shift..
checking module regfile..
found and reported 0 problems.

7.5.5. Executing OPT pass (performing simple optimizations).

7.5.5.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module alu.
Optimizing module control.
Optimizing module cpu.
Optimizing module immgen.
Optimizing module mask_n_shift.
Optimizing module regfile.

7.5.5.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\alu'.
Finding identical cells in module `\control'.
<suppressed ~108 debug messages>
Finding identical cells in module `\cpu'.
<suppressed ~9 debug messages>
Finding identical cells in module `\immgen'.
Finding identical cells in module `\mask_n_shift'.
<suppressed ~27 debug messages>
Finding identical cells in module `\regfile'.
Removed a total of 48 cells.

7.5.5.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \control..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$837.
    dead port 2/2 on $mux $procmux$852.
Running muxtree optimizer on module \cpu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \immgen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mask_n_shift..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \regfile..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 2 multiplexer ports.
<suppressed ~121 debug messages>

7.5.5.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \alu.
  Optimizing cells in module \control.
    New ctrl vector for $pmux cell $procmux$845: { $auto$opt_reduce.cc:132:opt_mux$1063 $auto$opt_reduce.cc:132:opt_mux$1061 $auto$opt_reduce.cc:132:opt_mux$1059 }
    New ctrl vector for $pmux cell $procmux$907: { $auto$opt_reduce.cc:132:opt_mux$1067 $auto$opt_reduce.cc:132:opt_mux$1065 }
    New ctrl vector for $pmux cell $procmux$921: { $procmux$882_CMP $auto$opt_reduce.cc:132:opt_mux$1069 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$1058: { $procmux$831_CMP $procmux$832_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$1062: { $procmux$835_CMP $procmux$836_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$1064: { $procmux$857_CMP $procmux$873_CMP $procmux$881_CMP $procmux$882_CMP $procmux$904_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$1066: { $procmux$866_CMP $procmux$867_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$1068: { $procmux$866_CMP $procmux$867_CMP $procmux$881_CMP }
  Optimizing cells in module \control.
  Optimizing cells in module \cpu.
  Optimizing cells in module \immgen.
    New input vector for $reduce_or cell $procmux$823_ANY: { $procmux$823_CMP [0] $procmux$823_CMP [1] }
    New input vector for $reduce_or cell $procmux$821_ANY: { $procmux$821_CMP [0] $procmux$821_CMP [1] $procmux$821_CMP [2] }
  Optimizing cells in module \immgen.
  Optimizing cells in module \mask_n_shift.
  Optimizing cells in module \regfile.
    Consolidated identical input bits for $mux cell $procmux$466:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\bank$regfile.v:38$189_EN[31:0]$226
      New ports: A=1'0, B=1'1, Y=$0$memwr$\bank$regfile.v:38$189_EN[31:0]$226 [0]
      New connections: $0$memwr$\bank$regfile.v:38$189_EN[31:0]$226 [31:1] = { $0$memwr$\bank$regfile.v:38$189_EN[31:0]$226 [0] $0$memwr$\bank$regfile.v:38$189_EN[31:0]$226 [0] $0$memwr$\bank$regfile.v:38$189_EN[31:0]$226 [0] $0$memwr$\bank$regfile.v:38$189_EN[31:0]$226 [0] $0$memwr$\bank$regfile.v:38$189_EN[31:0]$226 [0] $0$memwr$\bank$regfile.v:38$189_EN[31:0]$226 [0] $0$memwr$\bank$regfile.v:38$189_EN[31:0]$226 [0] $0$memwr$\bank$regfile.v:38$189_EN[31:0]$226 [0] $0$memwr$\bank$regfile.v:38$189_EN[31:0]$226 [0] $0$memwr$\bank$regfile.v:38$189_EN[31:0]$226 [0] $0$memwr$\bank$regfile.v:38$189_EN[31:0]$226 [0] $0$memwr$\bank$regfile.v:38$189_EN[31:0]$226 [0] $0$memwr$\bank$regfile.v:38$189_EN[31:0]$226 [0] $0$memwr$\bank$regfile.v:38$189_EN[31:0]$226 [0] $0$memwr$\bank$regfile.v:38$189_EN[31:0]$226 [0] $0$memwr$\bank$regfile.v:38$189_EN[31:0]$226 [0] $0$memwr$\bank$regfile.v:38$189_EN[31:0]$226 [0] $0$memwr$\bank$regfile.v:38$189_EN[31:0]$226 [0] $0$memwr$\bank$regfile.v:38$189_EN[31:0]$226 [0] $0$memwr$\bank$regfile.v:38$189_EN[31:0]$226 [0] $0$memwr$\bank$regfile.v:38$189_EN[31:0]$226 [0] $0$memwr$\bank$regfile.v:38$189_EN[31:0]$226 [0] $0$memwr$\bank$regfile.v:38$189_EN[31:0]$226 [0] $0$memwr$\bank$regfile.v:38$189_EN[31:0]$226 [0] $0$memwr$\bank$regfile.v:38$189_EN[31:0]$226 [0] $0$memwr$\bank$regfile.v:38$189_EN[31:0]$226 [0] $0$memwr$\bank$regfile.v:38$189_EN[31:0]$226 [0] $0$memwr$\bank$regfile.v:38$189_EN[31:0]$226 [0] $0$memwr$\bank$regfile.v:38$189_EN[31:0]$226 [0] $0$memwr$\bank$regfile.v:38$189_EN[31:0]$226 [0] $0$memwr$\bank$regfile.v:38$189_EN[31:0]$226 [0] }
    Consolidated identical input bits for $mux cell $procmux$475:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\bank$regfile.v:38$190_EN[31:0]$229
      New ports: A=1'0, B=1'1, Y=$0$memwr$\bank$regfile.v:38$190_EN[31:0]$229 [0]
      New connections: $0$memwr$\bank$regfile.v:38$190_EN[31:0]$229 [31:1] = { $0$memwr$\bank$regfile.v:38$190_EN[31:0]$229 [0] $0$memwr$\bank$regfile.v:38$190_EN[31:0]$229 [0] $0$memwr$\bank$regfile.v:38$190_EN[31:0]$229 [0] $0$memwr$\bank$regfile.v:38$190_EN[31:0]$229 [0] $0$memwr$\bank$regfile.v:38$190_EN[31:0]$229 [0] $0$memwr$\bank$regfile.v:38$190_EN[31:0]$229 [0] $0$memwr$\bank$regfile.v:38$190_EN[31:0]$229 [0] $0$memwr$\bank$regfile.v:38$190_EN[31:0]$229 [0] $0$memwr$\bank$regfile.v:38$190_EN[31:0]$229 [0] $0$memwr$\bank$regfile.v:38$190_EN[31:0]$229 [0] $0$memwr$\bank$regfile.v:38$190_EN[31:0]$229 [0] $0$memwr$\bank$regfile.v:38$190_EN[31:0]$229 [0] $0$memwr$\bank$regfile.v:38$190_EN[31:0]$229 [0] $0$memwr$\bank$regfile.v:38$190_EN[31:0]$229 [0] $0$memwr$\bank$regfile.v:38$190_EN[31:0]$229 [0] $0$memwr$\bank$regfile.v:38$190_EN[31:0]$229 [0] $0$memwr$\bank$regfile.v:38$190_EN[31:0]$229 [0] $0$memwr$\bank$regfile.v:38$190_EN[31:0]$229 [0] $0$memwr$\bank$regfile.v:38$190_EN[31:0]$229 [0] $0$memwr$\bank$regfile.v:38$190_EN[31:0]$229 [0] $0$memwr$\bank$regfile.v:38$190_EN[31:0]$229 [0] $0$memwr$\bank$regfile.v:38$190_EN[31:0]$229 [0] $0$memwr$\bank$regfile.v:38$190_EN[31:0]$229 [0] $0$memwr$\bank$regfile.v:38$190_EN[31:0]$229 [0] $0$memwr$\bank$regfile.v:38$190_EN[31:0]$229 [0] $0$memwr$\bank$regfile.v:38$190_EN[31:0]$229 [0] $0$memwr$\bank$regfile.v:38$190_EN[31:0]$229 [0] $0$memwr$\bank$regfile.v:38$190_EN[31:0]$229 [0] $0$memwr$\bank$regfile.v:38$190_EN[31:0]$229 [0] $0$memwr$\bank$regfile.v:38$190_EN[31:0]$229 [0] $0$memwr$\bank$regfile.v:38$190_EN[31:0]$229 [0] }
    Consolidated identical input bits for $mux cell $procmux$484:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\bank$regfile.v:38$191_EN[31:0]$232
      New ports: A=1'0, B=1'1, Y=$0$memwr$\bank$regfile.v:38$191_EN[31:0]$232 [0]
      New connections: $0$memwr$\bank$regfile.v:38$191_EN[31:0]$232 [31:1] = { $0$memwr$\bank$regfile.v:38$191_EN[31:0]$232 [0] $0$memwr$\bank$regfile.v:38$191_EN[31:0]$232 [0] $0$memwr$\bank$regfile.v:38$191_EN[31:0]$232 [0] $0$memwr$\bank$regfile.v:38$191_EN[31:0]$232 [0] $0$memwr$\bank$regfile.v:38$191_EN[31:0]$232 [0] $0$memwr$\bank$regfile.v:38$191_EN[31:0]$232 [0] $0$memwr$\bank$regfile.v:38$191_EN[31:0]$232 [0] $0$memwr$\bank$regfile.v:38$191_EN[31:0]$232 [0] $0$memwr$\bank$regfile.v:38$191_EN[31:0]$232 [0] $0$memwr$\bank$regfile.v:38$191_EN[31:0]$232 [0] $0$memwr$\bank$regfile.v:38$191_EN[31:0]$232 [0] $0$memwr$\bank$regfile.v:38$191_EN[31:0]$232 [0] $0$memwr$\bank$regfile.v:38$191_EN[31:0]$232 [0] $0$memwr$\bank$regfile.v:38$191_EN[31:0]$232 [0] $0$memwr$\bank$regfile.v:38$191_EN[31:0]$232 [0] $0$memwr$\bank$regfile.v:38$191_EN[31:0]$232 [0] $0$memwr$\bank$regfile.v:38$191_EN[31:0]$232 [0] $0$memwr$\bank$regfile.v:38$191_EN[31:0]$232 [0] $0$memwr$\bank$regfile.v:38$191_EN[31:0]$232 [0] $0$memwr$\bank$regfile.v:38$191_EN[31:0]$232 [0] $0$memwr$\bank$regfile.v:38$191_EN[31:0]$232 [0] $0$memwr$\bank$regfile.v:38$191_EN[31:0]$232 [0] $0$memwr$\bank$regfile.v:38$191_EN[31:0]$232 [0] $0$memwr$\bank$regfile.v:38$191_EN[31:0]$232 [0] $0$memwr$\bank$regfile.v:38$191_EN[31:0]$232 [0] $0$memwr$\bank$regfile.v:38$191_EN[31:0]$232 [0] $0$memwr$\bank$regfile.v:38$191_EN[31:0]$232 [0] $0$memwr$\bank$regfile.v:38$191_EN[31:0]$232 [0] $0$memwr$\bank$regfile.v:38$191_EN[31:0]$232 [0] $0$memwr$\bank$regfile.v:38$191_EN[31:0]$232 [0] $0$memwr$\bank$regfile.v:38$191_EN[31:0]$232 [0] }
    Consolidated identical input bits for $mux cell $procmux$493:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\bank$regfile.v:38$192_EN[31:0]$235
      New ports: A=1'0, B=1'1, Y=$0$memwr$\bank$regfile.v:38$192_EN[31:0]$235 [0]
      New connections: $0$memwr$\bank$regfile.v:38$192_EN[31:0]$235 [31:1] = { $0$memwr$\bank$regfile.v:38$192_EN[31:0]$235 [0] $0$memwr$\bank$regfile.v:38$192_EN[31:0]$235 [0] $0$memwr$\bank$regfile.v:38$192_EN[31:0]$235 [0] $0$memwr$\bank$regfile.v:38$192_EN[31:0]$235 [0] $0$memwr$\bank$regfile.v:38$192_EN[31:0]$235 [0] $0$memwr$\bank$regfile.v:38$192_EN[31:0]$235 [0] $0$memwr$\bank$regfile.v:38$192_EN[31:0]$235 [0] $0$memwr$\bank$regfile.v:38$192_EN[31:0]$235 [0] $0$memwr$\bank$regfile.v:38$192_EN[31:0]$235 [0] $0$memwr$\bank$regfile.v:38$192_EN[31:0]$235 [0] $0$memwr$\bank$regfile.v:38$192_EN[31:0]$235 [0] $0$memwr$\bank$regfile.v:38$192_EN[31:0]$235 [0] $0$memwr$\bank$regfile.v:38$192_EN[31:0]$235 [0] $0$memwr$\bank$regfile.v:38$192_EN[31:0]$235 [0] $0$memwr$\bank$regfile.v:38$192_EN[31:0]$235 [0] $0$memwr$\bank$regfile.v:38$192_EN[31:0]$235 [0] $0$memwr$\bank$regfile.v:38$192_EN[31:0]$235 [0] $0$memwr$\bank$regfile.v:38$192_EN[31:0]$235 [0] $0$memwr$\bank$regfile.v:38$192_EN[31:0]$235 [0] $0$memwr$\bank$regfile.v:38$192_EN[31:0]$235 [0] $0$memwr$\bank$regfile.v:38$192_EN[31:0]$235 [0] $0$memwr$\bank$regfile.v:38$192_EN[31:0]$235 [0] $0$memwr$\bank$regfile.v:38$192_EN[31:0]$235 [0] $0$memwr$\bank$regfile.v:38$192_EN[31:0]$235 [0] $0$memwr$\bank$regfile.v:38$192_EN[31:0]$235 [0] $0$memwr$\bank$regfile.v:38$192_EN[31:0]$235 [0] $0$memwr$\bank$regfile.v:38$192_EN[31:0]$235 [0] $0$memwr$\bank$regfile.v:38$192_EN[31:0]$235 [0] $0$memwr$\bank$regfile.v:38$192_EN[31:0]$235 [0] $0$memwr$\bank$regfile.v:38$192_EN[31:0]$235 [0] $0$memwr$\bank$regfile.v:38$192_EN[31:0]$235 [0] }
    Consolidated identical input bits for $mux cell $procmux$502:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\bank$regfile.v:38$193_EN[31:0]$238
      New ports: A=1'0, B=1'1, Y=$0$memwr$\bank$regfile.v:38$193_EN[31:0]$238 [0]
      New connections: $0$memwr$\bank$regfile.v:38$193_EN[31:0]$238 [31:1] = { $0$memwr$\bank$regfile.v:38$193_EN[31:0]$238 [0] $0$memwr$\bank$regfile.v:38$193_EN[31:0]$238 [0] $0$memwr$\bank$regfile.v:38$193_EN[31:0]$238 [0] $0$memwr$\bank$regfile.v:38$193_EN[31:0]$238 [0] $0$memwr$\bank$regfile.v:38$193_EN[31:0]$238 [0] $0$memwr$\bank$regfile.v:38$193_EN[31:0]$238 [0] $0$memwr$\bank$regfile.v:38$193_EN[31:0]$238 [0] $0$memwr$\bank$regfile.v:38$193_EN[31:0]$238 [0] $0$memwr$\bank$regfile.v:38$193_EN[31:0]$238 [0] $0$memwr$\bank$regfile.v:38$193_EN[31:0]$238 [0] $0$memwr$\bank$regfile.v:38$193_EN[31:0]$238 [0] $0$memwr$\bank$regfile.v:38$193_EN[31:0]$238 [0] $0$memwr$\bank$regfile.v:38$193_EN[31:0]$238 [0] $0$memwr$\bank$regfile.v:38$193_EN[31:0]$238 [0] $0$memwr$\bank$regfile.v:38$193_EN[31:0]$238 [0] $0$memwr$\bank$regfile.v:38$193_EN[31:0]$238 [0] $0$memwr$\bank$regfile.v:38$193_EN[31:0]$238 [0] $0$memwr$\bank$regfile.v:38$193_EN[31:0]$238 [0] $0$memwr$\bank$regfile.v:38$193_EN[31:0]$238 [0] $0$memwr$\bank$regfile.v:38$193_EN[31:0]$238 [0] $0$memwr$\bank$regfile.v:38$193_EN[31:0]$238 [0] $0$memwr$\bank$regfile.v:38$193_EN[31:0]$238 [0] $0$memwr$\bank$regfile.v:38$193_EN[31:0]$238 [0] $0$memwr$\bank$regfile.v:38$193_EN[31:0]$238 [0] $0$memwr$\bank$regfile.v:38$193_EN[31:0]$238 [0] $0$memwr$\bank$regfile.v:38$193_EN[31:0]$238 [0] $0$memwr$\bank$regfile.v:38$193_EN[31:0]$238 [0] $0$memwr$\bank$regfile.v:38$193_EN[31:0]$238 [0] $0$memwr$\bank$regfile.v:38$193_EN[31:0]$238 [0] $0$memwr$\bank$regfile.v:38$193_EN[31:0]$238 [0] $0$memwr$\bank$regfile.v:38$193_EN[31:0]$238 [0] }
    Consolidated identical input bits for $mux cell $procmux$511:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\bank$regfile.v:38$194_EN[31:0]$241
      New ports: A=1'0, B=1'1, Y=$0$memwr$\bank$regfile.v:38$194_EN[31:0]$241 [0]
      New connections: $0$memwr$\bank$regfile.v:38$194_EN[31:0]$241 [31:1] = { $0$memwr$\bank$regfile.v:38$194_EN[31:0]$241 [0] $0$memwr$\bank$regfile.v:38$194_EN[31:0]$241 [0] $0$memwr$\bank$regfile.v:38$194_EN[31:0]$241 [0] $0$memwr$\bank$regfile.v:38$194_EN[31:0]$241 [0] $0$memwr$\bank$regfile.v:38$194_EN[31:0]$241 [0] $0$memwr$\bank$regfile.v:38$194_EN[31:0]$241 [0] $0$memwr$\bank$regfile.v:38$194_EN[31:0]$241 [0] $0$memwr$\bank$regfile.v:38$194_EN[31:0]$241 [0] $0$memwr$\bank$regfile.v:38$194_EN[31:0]$241 [0] $0$memwr$\bank$regfile.v:38$194_EN[31:0]$241 [0] $0$memwr$\bank$regfile.v:38$194_EN[31:0]$241 [0] $0$memwr$\bank$regfile.v:38$194_EN[31:0]$241 [0] $0$memwr$\bank$regfile.v:38$194_EN[31:0]$241 [0] $0$memwr$\bank$regfile.v:38$194_EN[31:0]$241 [0] $0$memwr$\bank$regfile.v:38$194_EN[31:0]$241 [0] $0$memwr$\bank$regfile.v:38$194_EN[31:0]$241 [0] $0$memwr$\bank$regfile.v:38$194_EN[31:0]$241 [0] $0$memwr$\bank$regfile.v:38$194_EN[31:0]$241 [0] $0$memwr$\bank$regfile.v:38$194_EN[31:0]$241 [0] $0$memwr$\bank$regfile.v:38$194_EN[31:0]$241 [0] $0$memwr$\bank$regfile.v:38$194_EN[31:0]$241 [0] $0$memwr$\bank$regfile.v:38$194_EN[31:0]$241 [0] $0$memwr$\bank$regfile.v:38$194_EN[31:0]$241 [0] $0$memwr$\bank$regfile.v:38$194_EN[31:0]$241 [0] $0$memwr$\bank$regfile.v:38$194_EN[31:0]$241 [0] $0$memwr$\bank$regfile.v:38$194_EN[31:0]$241 [0] $0$memwr$\bank$regfile.v:38$194_EN[31:0]$241 [0] $0$memwr$\bank$regfile.v:38$194_EN[31:0]$241 [0] $0$memwr$\bank$regfile.v:38$194_EN[31:0]$241 [0] $0$memwr$\bank$regfile.v:38$194_EN[31:0]$241 [0] $0$memwr$\bank$regfile.v:38$194_EN[31:0]$241 [0] }
    Consolidated identical input bits for $mux cell $procmux$520:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\bank$regfile.v:38$195_EN[31:0]$244
      New ports: A=1'0, B=1'1, Y=$0$memwr$\bank$regfile.v:38$195_EN[31:0]$244 [0]
      New connections: $0$memwr$\bank$regfile.v:38$195_EN[31:0]$244 [31:1] = { $0$memwr$\bank$regfile.v:38$195_EN[31:0]$244 [0] $0$memwr$\bank$regfile.v:38$195_EN[31:0]$244 [0] $0$memwr$\bank$regfile.v:38$195_EN[31:0]$244 [0] $0$memwr$\bank$regfile.v:38$195_EN[31:0]$244 [0] $0$memwr$\bank$regfile.v:38$195_EN[31:0]$244 [0] $0$memwr$\bank$regfile.v:38$195_EN[31:0]$244 [0] $0$memwr$\bank$regfile.v:38$195_EN[31:0]$244 [0] $0$memwr$\bank$regfile.v:38$195_EN[31:0]$244 [0] $0$memwr$\bank$regfile.v:38$195_EN[31:0]$244 [0] $0$memwr$\bank$regfile.v:38$195_EN[31:0]$244 [0] $0$memwr$\bank$regfile.v:38$195_EN[31:0]$244 [0] $0$memwr$\bank$regfile.v:38$195_EN[31:0]$244 [0] $0$memwr$\bank$regfile.v:38$195_EN[31:0]$244 [0] $0$memwr$\bank$regfile.v:38$195_EN[31:0]$244 [0] $0$memwr$\bank$regfile.v:38$195_EN[31:0]$244 [0] $0$memwr$\bank$regfile.v:38$195_EN[31:0]$244 [0] $0$memwr$\bank$regfile.v:38$195_EN[31:0]$244 [0] $0$memwr$\bank$regfile.v:38$195_EN[31:0]$244 [0] $0$memwr$\bank$regfile.v:38$195_EN[31:0]$244 [0] $0$memwr$\bank$regfile.v:38$195_EN[31:0]$244 [0] $0$memwr$\bank$regfile.v:38$195_EN[31:0]$244 [0] $0$memwr$\bank$regfile.v:38$195_EN[31:0]$244 [0] $0$memwr$\bank$regfile.v:38$195_EN[31:0]$244 [0] $0$memwr$\bank$regfile.v:38$195_EN[31:0]$244 [0] $0$memwr$\bank$regfile.v:38$195_EN[31:0]$244 [0] $0$memwr$\bank$regfile.v:38$195_EN[31:0]$244 [0] $0$memwr$\bank$regfile.v:38$195_EN[31:0]$244 [0] $0$memwr$\bank$regfile.v:38$195_EN[31:0]$244 [0] $0$memwr$\bank$regfile.v:38$195_EN[31:0]$244 [0] $0$memwr$\bank$regfile.v:38$195_EN[31:0]$244 [0] $0$memwr$\bank$regfile.v:38$195_EN[31:0]$244 [0] }
    Consolidated identical input bits for $mux cell $procmux$529:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\bank$regfile.v:38$196_EN[31:0]$247
      New ports: A=1'0, B=1'1, Y=$0$memwr$\bank$regfile.v:38$196_EN[31:0]$247 [0]
      New connections: $0$memwr$\bank$regfile.v:38$196_EN[31:0]$247 [31:1] = { $0$memwr$\bank$regfile.v:38$196_EN[31:0]$247 [0] $0$memwr$\bank$regfile.v:38$196_EN[31:0]$247 [0] $0$memwr$\bank$regfile.v:38$196_EN[31:0]$247 [0] $0$memwr$\bank$regfile.v:38$196_EN[31:0]$247 [0] $0$memwr$\bank$regfile.v:38$196_EN[31:0]$247 [0] $0$memwr$\bank$regfile.v:38$196_EN[31:0]$247 [0] $0$memwr$\bank$regfile.v:38$196_EN[31:0]$247 [0] $0$memwr$\bank$regfile.v:38$196_EN[31:0]$247 [0] $0$memwr$\bank$regfile.v:38$196_EN[31:0]$247 [0] $0$memwr$\bank$regfile.v:38$196_EN[31:0]$247 [0] $0$memwr$\bank$regfile.v:38$196_EN[31:0]$247 [0] $0$memwr$\bank$regfile.v:38$196_EN[31:0]$247 [0] $0$memwr$\bank$regfile.v:38$196_EN[31:0]$247 [0] $0$memwr$\bank$regfile.v:38$196_EN[31:0]$247 [0] $0$memwr$\bank$regfile.v:38$196_EN[31:0]$247 [0] $0$memwr$\bank$regfile.v:38$196_EN[31:0]$247 [0] $0$memwr$\bank$regfile.v:38$196_EN[31:0]$247 [0] $0$memwr$\bank$regfile.v:38$196_EN[31:0]$247 [0] $0$memwr$\bank$regfile.v:38$196_EN[31:0]$247 [0] $0$memwr$\bank$regfile.v:38$196_EN[31:0]$247 [0] $0$memwr$\bank$regfile.v:38$196_EN[31:0]$247 [0] $0$memwr$\bank$regfile.v:38$196_EN[31:0]$247 [0] $0$memwr$\bank$regfile.v:38$196_EN[31:0]$247 [0] $0$memwr$\bank$regfile.v:38$196_EN[31:0]$247 [0] $0$memwr$\bank$regfile.v:38$196_EN[31:0]$247 [0] $0$memwr$\bank$regfile.v:38$196_EN[31:0]$247 [0] $0$memwr$\bank$regfile.v:38$196_EN[31:0]$247 [0] $0$memwr$\bank$regfile.v:38$196_EN[31:0]$247 [0] $0$memwr$\bank$regfile.v:38$196_EN[31:0]$247 [0] $0$memwr$\bank$regfile.v:38$196_EN[31:0]$247 [0] $0$memwr$\bank$regfile.v:38$196_EN[31:0]$247 [0] }
    Consolidated identical input bits for $mux cell $procmux$538:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\bank$regfile.v:38$197_EN[31:0]$250
      New ports: A=1'0, B=1'1, Y=$0$memwr$\bank$regfile.v:38$197_EN[31:0]$250 [0]
      New connections: $0$memwr$\bank$regfile.v:38$197_EN[31:0]$250 [31:1] = { $0$memwr$\bank$regfile.v:38$197_EN[31:0]$250 [0] $0$memwr$\bank$regfile.v:38$197_EN[31:0]$250 [0] $0$memwr$\bank$regfile.v:38$197_EN[31:0]$250 [0] $0$memwr$\bank$regfile.v:38$197_EN[31:0]$250 [0] $0$memwr$\bank$regfile.v:38$197_EN[31:0]$250 [0] $0$memwr$\bank$regfile.v:38$197_EN[31:0]$250 [0] $0$memwr$\bank$regfile.v:38$197_EN[31:0]$250 [0] $0$memwr$\bank$regfile.v:38$197_EN[31:0]$250 [0] $0$memwr$\bank$regfile.v:38$197_EN[31:0]$250 [0] $0$memwr$\bank$regfile.v:38$197_EN[31:0]$250 [0] $0$memwr$\bank$regfile.v:38$197_EN[31:0]$250 [0] $0$memwr$\bank$regfile.v:38$197_EN[31:0]$250 [0] $0$memwr$\bank$regfile.v:38$197_EN[31:0]$250 [0] $0$memwr$\bank$regfile.v:38$197_EN[31:0]$250 [0] $0$memwr$\bank$regfile.v:38$197_EN[31:0]$250 [0] $0$memwr$\bank$regfile.v:38$197_EN[31:0]$250 [0] $0$memwr$\bank$regfile.v:38$197_EN[31:0]$250 [0] $0$memwr$\bank$regfile.v:38$197_EN[31:0]$250 [0] $0$memwr$\bank$regfile.v:38$197_EN[31:0]$250 [0] $0$memwr$\bank$regfile.v:38$197_EN[31:0]$250 [0] $0$memwr$\bank$regfile.v:38$197_EN[31:0]$250 [0] $0$memwr$\bank$regfile.v:38$197_EN[31:0]$250 [0] $0$memwr$\bank$regfile.v:38$197_EN[31:0]$250 [0] $0$memwr$\bank$regfile.v:38$197_EN[31:0]$250 [0] $0$memwr$\bank$regfile.v:38$197_EN[31:0]$250 [0] $0$memwr$\bank$regfile.v:38$197_EN[31:0]$250 [0] $0$memwr$\bank$regfile.v:38$197_EN[31:0]$250 [0] $0$memwr$\bank$regfile.v:38$197_EN[31:0]$250 [0] $0$memwr$\bank$regfile.v:38$197_EN[31:0]$250 [0] $0$memwr$\bank$regfile.v:38$197_EN[31:0]$250 [0] $0$memwr$\bank$regfile.v:38$197_EN[31:0]$250 [0] }
    Consolidated identical input bits for $mux cell $procmux$547:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\bank$regfile.v:38$198_EN[31:0]$253
      New ports: A=1'0, B=1'1, Y=$0$memwr$\bank$regfile.v:38$198_EN[31:0]$253 [0]
      New connections: $0$memwr$\bank$regfile.v:38$198_EN[31:0]$253 [31:1] = { $0$memwr$\bank$regfile.v:38$198_EN[31:0]$253 [0] $0$memwr$\bank$regfile.v:38$198_EN[31:0]$253 [0] $0$memwr$\bank$regfile.v:38$198_EN[31:0]$253 [0] $0$memwr$\bank$regfile.v:38$198_EN[31:0]$253 [0] $0$memwr$\bank$regfile.v:38$198_EN[31:0]$253 [0] $0$memwr$\bank$regfile.v:38$198_EN[31:0]$253 [0] $0$memwr$\bank$regfile.v:38$198_EN[31:0]$253 [0] $0$memwr$\bank$regfile.v:38$198_EN[31:0]$253 [0] $0$memwr$\bank$regfile.v:38$198_EN[31:0]$253 [0] $0$memwr$\bank$regfile.v:38$198_EN[31:0]$253 [0] $0$memwr$\bank$regfile.v:38$198_EN[31:0]$253 [0] $0$memwr$\bank$regfile.v:38$198_EN[31:0]$253 [0] $0$memwr$\bank$regfile.v:38$198_EN[31:0]$253 [0] $0$memwr$\bank$regfile.v:38$198_EN[31:0]$253 [0] $0$memwr$\bank$regfile.v:38$198_EN[31:0]$253 [0] $0$memwr$\bank$regfile.v:38$198_EN[31:0]$253 [0] $0$memwr$\bank$regfile.v:38$198_EN[31:0]$253 [0] $0$memwr$\bank$regfile.v:38$198_EN[31:0]$253 [0] $0$memwr$\bank$regfile.v:38$198_EN[31:0]$253 [0] $0$memwr$\bank$regfile.v:38$198_EN[31:0]$253 [0] $0$memwr$\bank$regfile.v:38$198_EN[31:0]$253 [0] $0$memwr$\bank$regfile.v:38$198_EN[31:0]$253 [0] $0$memwr$\bank$regfile.v:38$198_EN[31:0]$253 [0] $0$memwr$\bank$regfile.v:38$198_EN[31:0]$253 [0] $0$memwr$\bank$regfile.v:38$198_EN[31:0]$253 [0] $0$memwr$\bank$regfile.v:38$198_EN[31:0]$253 [0] $0$memwr$\bank$regfile.v:38$198_EN[31:0]$253 [0] $0$memwr$\bank$regfile.v:38$198_EN[31:0]$253 [0] $0$memwr$\bank$regfile.v:38$198_EN[31:0]$253 [0] $0$memwr$\bank$regfile.v:38$198_EN[31:0]$253 [0] $0$memwr$\bank$regfile.v:38$198_EN[31:0]$253 [0] }
    Consolidated identical input bits for $mux cell $procmux$556:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\bank$regfile.v:38$199_EN[31:0]$256
      New ports: A=1'0, B=1'1, Y=$0$memwr$\bank$regfile.v:38$199_EN[31:0]$256 [0]
      New connections: $0$memwr$\bank$regfile.v:38$199_EN[31:0]$256 [31:1] = { $0$memwr$\bank$regfile.v:38$199_EN[31:0]$256 [0] $0$memwr$\bank$regfile.v:38$199_EN[31:0]$256 [0] $0$memwr$\bank$regfile.v:38$199_EN[31:0]$256 [0] $0$memwr$\bank$regfile.v:38$199_EN[31:0]$256 [0] $0$memwr$\bank$regfile.v:38$199_EN[31:0]$256 [0] $0$memwr$\bank$regfile.v:38$199_EN[31:0]$256 [0] $0$memwr$\bank$regfile.v:38$199_EN[31:0]$256 [0] $0$memwr$\bank$regfile.v:38$199_EN[31:0]$256 [0] $0$memwr$\bank$regfile.v:38$199_EN[31:0]$256 [0] $0$memwr$\bank$regfile.v:38$199_EN[31:0]$256 [0] $0$memwr$\bank$regfile.v:38$199_EN[31:0]$256 [0] $0$memwr$\bank$regfile.v:38$199_EN[31:0]$256 [0] $0$memwr$\bank$regfile.v:38$199_EN[31:0]$256 [0] $0$memwr$\bank$regfile.v:38$199_EN[31:0]$256 [0] $0$memwr$\bank$regfile.v:38$199_EN[31:0]$256 [0] $0$memwr$\bank$regfile.v:38$199_EN[31:0]$256 [0] $0$memwr$\bank$regfile.v:38$199_EN[31:0]$256 [0] $0$memwr$\bank$regfile.v:38$199_EN[31:0]$256 [0] $0$memwr$\bank$regfile.v:38$199_EN[31:0]$256 [0] $0$memwr$\bank$regfile.v:38$199_EN[31:0]$256 [0] $0$memwr$\bank$regfile.v:38$199_EN[31:0]$256 [0] $0$memwr$\bank$regfile.v:38$199_EN[31:0]$256 [0] $0$memwr$\bank$regfile.v:38$199_EN[31:0]$256 [0] $0$memwr$\bank$regfile.v:38$199_EN[31:0]$256 [0] $0$memwr$\bank$regfile.v:38$199_EN[31:0]$256 [0] $0$memwr$\bank$regfile.v:38$199_EN[31:0]$256 [0] $0$memwr$\bank$regfile.v:38$199_EN[31:0]$256 [0] $0$memwr$\bank$regfile.v:38$199_EN[31:0]$256 [0] $0$memwr$\bank$regfile.v:38$199_EN[31:0]$256 [0] $0$memwr$\bank$regfile.v:38$199_EN[31:0]$256 [0] $0$memwr$\bank$regfile.v:38$199_EN[31:0]$256 [0] }
    Consolidated identical input bits for $mux cell $procmux$565:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\bank$regfile.v:38$200_EN[31:0]$259
      New ports: A=1'0, B=1'1, Y=$0$memwr$\bank$regfile.v:38$200_EN[31:0]$259 [0]
      New connections: $0$memwr$\bank$regfile.v:38$200_EN[31:0]$259 [31:1] = { $0$memwr$\bank$regfile.v:38$200_EN[31:0]$259 [0] $0$memwr$\bank$regfile.v:38$200_EN[31:0]$259 [0] $0$memwr$\bank$regfile.v:38$200_EN[31:0]$259 [0] $0$memwr$\bank$regfile.v:38$200_EN[31:0]$259 [0] $0$memwr$\bank$regfile.v:38$200_EN[31:0]$259 [0] $0$memwr$\bank$regfile.v:38$200_EN[31:0]$259 [0] $0$memwr$\bank$regfile.v:38$200_EN[31:0]$259 [0] $0$memwr$\bank$regfile.v:38$200_EN[31:0]$259 [0] $0$memwr$\bank$regfile.v:38$200_EN[31:0]$259 [0] $0$memwr$\bank$regfile.v:38$200_EN[31:0]$259 [0] $0$memwr$\bank$regfile.v:38$200_EN[31:0]$259 [0] $0$memwr$\bank$regfile.v:38$200_EN[31:0]$259 [0] $0$memwr$\bank$regfile.v:38$200_EN[31:0]$259 [0] $0$memwr$\bank$regfile.v:38$200_EN[31:0]$259 [0] $0$memwr$\bank$regfile.v:38$200_EN[31:0]$259 [0] $0$memwr$\bank$regfile.v:38$200_EN[31:0]$259 [0] $0$memwr$\bank$regfile.v:38$200_EN[31:0]$259 [0] $0$memwr$\bank$regfile.v:38$200_EN[31:0]$259 [0] $0$memwr$\bank$regfile.v:38$200_EN[31:0]$259 [0] $0$memwr$\bank$regfile.v:38$200_EN[31:0]$259 [0] $0$memwr$\bank$regfile.v:38$200_EN[31:0]$259 [0] $0$memwr$\bank$regfile.v:38$200_EN[31:0]$259 [0] $0$memwr$\bank$regfile.v:38$200_EN[31:0]$259 [0] $0$memwr$\bank$regfile.v:38$200_EN[31:0]$259 [0] $0$memwr$\bank$regfile.v:38$200_EN[31:0]$259 [0] $0$memwr$\bank$regfile.v:38$200_EN[31:0]$259 [0] $0$memwr$\bank$regfile.v:38$200_EN[31:0]$259 [0] $0$memwr$\bank$regfile.v:38$200_EN[31:0]$259 [0] $0$memwr$\bank$regfile.v:38$200_EN[31:0]$259 [0] $0$memwr$\bank$regfile.v:38$200_EN[31:0]$259 [0] $0$memwr$\bank$regfile.v:38$200_EN[31:0]$259 [0] }
    Consolidated identical input bits for $mux cell $procmux$574:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\bank$regfile.v:38$201_EN[31:0]$262
      New ports: A=1'0, B=1'1, Y=$0$memwr$\bank$regfile.v:38$201_EN[31:0]$262 [0]
      New connections: $0$memwr$\bank$regfile.v:38$201_EN[31:0]$262 [31:1] = { $0$memwr$\bank$regfile.v:38$201_EN[31:0]$262 [0] $0$memwr$\bank$regfile.v:38$201_EN[31:0]$262 [0] $0$memwr$\bank$regfile.v:38$201_EN[31:0]$262 [0] $0$memwr$\bank$regfile.v:38$201_EN[31:0]$262 [0] $0$memwr$\bank$regfile.v:38$201_EN[31:0]$262 [0] $0$memwr$\bank$regfile.v:38$201_EN[31:0]$262 [0] $0$memwr$\bank$regfile.v:38$201_EN[31:0]$262 [0] $0$memwr$\bank$regfile.v:38$201_EN[31:0]$262 [0] $0$memwr$\bank$regfile.v:38$201_EN[31:0]$262 [0] $0$memwr$\bank$regfile.v:38$201_EN[31:0]$262 [0] $0$memwr$\bank$regfile.v:38$201_EN[31:0]$262 [0] $0$memwr$\bank$regfile.v:38$201_EN[31:0]$262 [0] $0$memwr$\bank$regfile.v:38$201_EN[31:0]$262 [0] $0$memwr$\bank$regfile.v:38$201_EN[31:0]$262 [0] $0$memwr$\bank$regfile.v:38$201_EN[31:0]$262 [0] $0$memwr$\bank$regfile.v:38$201_EN[31:0]$262 [0] $0$memwr$\bank$regfile.v:38$201_EN[31:0]$262 [0] $0$memwr$\bank$regfile.v:38$201_EN[31:0]$262 [0] $0$memwr$\bank$regfile.v:38$201_EN[31:0]$262 [0] $0$memwr$\bank$regfile.v:38$201_EN[31:0]$262 [0] $0$memwr$\bank$regfile.v:38$201_EN[31:0]$262 [0] $0$memwr$\bank$regfile.v:38$201_EN[31:0]$262 [0] $0$memwr$\bank$regfile.v:38$201_EN[31:0]$262 [0] $0$memwr$\bank$regfile.v:38$201_EN[31:0]$262 [0] $0$memwr$\bank$regfile.v:38$201_EN[31:0]$262 [0] $0$memwr$\bank$regfile.v:38$201_EN[31:0]$262 [0] $0$memwr$\bank$regfile.v:38$201_EN[31:0]$262 [0] $0$memwr$\bank$regfile.v:38$201_EN[31:0]$262 [0] $0$memwr$\bank$regfile.v:38$201_EN[31:0]$262 [0] $0$memwr$\bank$regfile.v:38$201_EN[31:0]$262 [0] $0$memwr$\bank$regfile.v:38$201_EN[31:0]$262 [0] }
    Consolidated identical input bits for $mux cell $procmux$583:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\bank$regfile.v:38$202_EN[31:0]$265
      New ports: A=1'0, B=1'1, Y=$0$memwr$\bank$regfile.v:38$202_EN[31:0]$265 [0]
      New connections: $0$memwr$\bank$regfile.v:38$202_EN[31:0]$265 [31:1] = { $0$memwr$\bank$regfile.v:38$202_EN[31:0]$265 [0] $0$memwr$\bank$regfile.v:38$202_EN[31:0]$265 [0] $0$memwr$\bank$regfile.v:38$202_EN[31:0]$265 [0] $0$memwr$\bank$regfile.v:38$202_EN[31:0]$265 [0] $0$memwr$\bank$regfile.v:38$202_EN[31:0]$265 [0] $0$memwr$\bank$regfile.v:38$202_EN[31:0]$265 [0] $0$memwr$\bank$regfile.v:38$202_EN[31:0]$265 [0] $0$memwr$\bank$regfile.v:38$202_EN[31:0]$265 [0] $0$memwr$\bank$regfile.v:38$202_EN[31:0]$265 [0] $0$memwr$\bank$regfile.v:38$202_EN[31:0]$265 [0] $0$memwr$\bank$regfile.v:38$202_EN[31:0]$265 [0] $0$memwr$\bank$regfile.v:38$202_EN[31:0]$265 [0] $0$memwr$\bank$regfile.v:38$202_EN[31:0]$265 [0] $0$memwr$\bank$regfile.v:38$202_EN[31:0]$265 [0] $0$memwr$\bank$regfile.v:38$202_EN[31:0]$265 [0] $0$memwr$\bank$regfile.v:38$202_EN[31:0]$265 [0] $0$memwr$\bank$regfile.v:38$202_EN[31:0]$265 [0] $0$memwr$\bank$regfile.v:38$202_EN[31:0]$265 [0] $0$memwr$\bank$regfile.v:38$202_EN[31:0]$265 [0] $0$memwr$\bank$regfile.v:38$202_EN[31:0]$265 [0] $0$memwr$\bank$regfile.v:38$202_EN[31:0]$265 [0] $0$memwr$\bank$regfile.v:38$202_EN[31:0]$265 [0] $0$memwr$\bank$regfile.v:38$202_EN[31:0]$265 [0] $0$memwr$\bank$regfile.v:38$202_EN[31:0]$265 [0] $0$memwr$\bank$regfile.v:38$202_EN[31:0]$265 [0] $0$memwr$\bank$regfile.v:38$202_EN[31:0]$265 [0] $0$memwr$\bank$regfile.v:38$202_EN[31:0]$265 [0] $0$memwr$\bank$regfile.v:38$202_EN[31:0]$265 [0] $0$memwr$\bank$regfile.v:38$202_EN[31:0]$265 [0] $0$memwr$\bank$regfile.v:38$202_EN[31:0]$265 [0] $0$memwr$\bank$regfile.v:38$202_EN[31:0]$265 [0] }
    Consolidated identical input bits for $mux cell $procmux$592:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\bank$regfile.v:38$203_EN[31:0]$268
      New ports: A=1'0, B=1'1, Y=$0$memwr$\bank$regfile.v:38$203_EN[31:0]$268 [0]
      New connections: $0$memwr$\bank$regfile.v:38$203_EN[31:0]$268 [31:1] = { $0$memwr$\bank$regfile.v:38$203_EN[31:0]$268 [0] $0$memwr$\bank$regfile.v:38$203_EN[31:0]$268 [0] $0$memwr$\bank$regfile.v:38$203_EN[31:0]$268 [0] $0$memwr$\bank$regfile.v:38$203_EN[31:0]$268 [0] $0$memwr$\bank$regfile.v:38$203_EN[31:0]$268 [0] $0$memwr$\bank$regfile.v:38$203_EN[31:0]$268 [0] $0$memwr$\bank$regfile.v:38$203_EN[31:0]$268 [0] $0$memwr$\bank$regfile.v:38$203_EN[31:0]$268 [0] $0$memwr$\bank$regfile.v:38$203_EN[31:0]$268 [0] $0$memwr$\bank$regfile.v:38$203_EN[31:0]$268 [0] $0$memwr$\bank$regfile.v:38$203_EN[31:0]$268 [0] $0$memwr$\bank$regfile.v:38$203_EN[31:0]$268 [0] $0$memwr$\bank$regfile.v:38$203_EN[31:0]$268 [0] $0$memwr$\bank$regfile.v:38$203_EN[31:0]$268 [0] $0$memwr$\bank$regfile.v:38$203_EN[31:0]$268 [0] $0$memwr$\bank$regfile.v:38$203_EN[31:0]$268 [0] $0$memwr$\bank$regfile.v:38$203_EN[31:0]$268 [0] $0$memwr$\bank$regfile.v:38$203_EN[31:0]$268 [0] $0$memwr$\bank$regfile.v:38$203_EN[31:0]$268 [0] $0$memwr$\bank$regfile.v:38$203_EN[31:0]$268 [0] $0$memwr$\bank$regfile.v:38$203_EN[31:0]$268 [0] $0$memwr$\bank$regfile.v:38$203_EN[31:0]$268 [0] $0$memwr$\bank$regfile.v:38$203_EN[31:0]$268 [0] $0$memwr$\bank$regfile.v:38$203_EN[31:0]$268 [0] $0$memwr$\bank$regfile.v:38$203_EN[31:0]$268 [0] $0$memwr$\bank$regfile.v:38$203_EN[31:0]$268 [0] $0$memwr$\bank$regfile.v:38$203_EN[31:0]$268 [0] $0$memwr$\bank$regfile.v:38$203_EN[31:0]$268 [0] $0$memwr$\bank$regfile.v:38$203_EN[31:0]$268 [0] $0$memwr$\bank$regfile.v:38$203_EN[31:0]$268 [0] $0$memwr$\bank$regfile.v:38$203_EN[31:0]$268 [0] }
    Consolidated identical input bits for $mux cell $procmux$601:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\bank$regfile.v:38$204_EN[31:0]$271
      New ports: A=1'0, B=1'1, Y=$0$memwr$\bank$regfile.v:38$204_EN[31:0]$271 [0]
      New connections: $0$memwr$\bank$regfile.v:38$204_EN[31:0]$271 [31:1] = { $0$memwr$\bank$regfile.v:38$204_EN[31:0]$271 [0] $0$memwr$\bank$regfile.v:38$204_EN[31:0]$271 [0] $0$memwr$\bank$regfile.v:38$204_EN[31:0]$271 [0] $0$memwr$\bank$regfile.v:38$204_EN[31:0]$271 [0] $0$memwr$\bank$regfile.v:38$204_EN[31:0]$271 [0] $0$memwr$\bank$regfile.v:38$204_EN[31:0]$271 [0] $0$memwr$\bank$regfile.v:38$204_EN[31:0]$271 [0] $0$memwr$\bank$regfile.v:38$204_EN[31:0]$271 [0] $0$memwr$\bank$regfile.v:38$204_EN[31:0]$271 [0] $0$memwr$\bank$regfile.v:38$204_EN[31:0]$271 [0] $0$memwr$\bank$regfile.v:38$204_EN[31:0]$271 [0] $0$memwr$\bank$regfile.v:38$204_EN[31:0]$271 [0] $0$memwr$\bank$regfile.v:38$204_EN[31:0]$271 [0] $0$memwr$\bank$regfile.v:38$204_EN[31:0]$271 [0] $0$memwr$\bank$regfile.v:38$204_EN[31:0]$271 [0] $0$memwr$\bank$regfile.v:38$204_EN[31:0]$271 [0] $0$memwr$\bank$regfile.v:38$204_EN[31:0]$271 [0] $0$memwr$\bank$regfile.v:38$204_EN[31:0]$271 [0] $0$memwr$\bank$regfile.v:38$204_EN[31:0]$271 [0] $0$memwr$\bank$regfile.v:38$204_EN[31:0]$271 [0] $0$memwr$\bank$regfile.v:38$204_EN[31:0]$271 [0] $0$memwr$\bank$regfile.v:38$204_EN[31:0]$271 [0] $0$memwr$\bank$regfile.v:38$204_EN[31:0]$271 [0] $0$memwr$\bank$regfile.v:38$204_EN[31:0]$271 [0] $0$memwr$\bank$regfile.v:38$204_EN[31:0]$271 [0] $0$memwr$\bank$regfile.v:38$204_EN[31:0]$271 [0] $0$memwr$\bank$regfile.v:38$204_EN[31:0]$271 [0] $0$memwr$\bank$regfile.v:38$204_EN[31:0]$271 [0] $0$memwr$\bank$regfile.v:38$204_EN[31:0]$271 [0] $0$memwr$\bank$regfile.v:38$204_EN[31:0]$271 [0] $0$memwr$\bank$regfile.v:38$204_EN[31:0]$271 [0] }
    Consolidated identical input bits for $mux cell $procmux$610:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\bank$regfile.v:38$205_EN[31:0]$274
      New ports: A=1'0, B=1'1, Y=$0$memwr$\bank$regfile.v:38$205_EN[31:0]$274 [0]
      New connections: $0$memwr$\bank$regfile.v:38$205_EN[31:0]$274 [31:1] = { $0$memwr$\bank$regfile.v:38$205_EN[31:0]$274 [0] $0$memwr$\bank$regfile.v:38$205_EN[31:0]$274 [0] $0$memwr$\bank$regfile.v:38$205_EN[31:0]$274 [0] $0$memwr$\bank$regfile.v:38$205_EN[31:0]$274 [0] $0$memwr$\bank$regfile.v:38$205_EN[31:0]$274 [0] $0$memwr$\bank$regfile.v:38$205_EN[31:0]$274 [0] $0$memwr$\bank$regfile.v:38$205_EN[31:0]$274 [0] $0$memwr$\bank$regfile.v:38$205_EN[31:0]$274 [0] $0$memwr$\bank$regfile.v:38$205_EN[31:0]$274 [0] $0$memwr$\bank$regfile.v:38$205_EN[31:0]$274 [0] $0$memwr$\bank$regfile.v:38$205_EN[31:0]$274 [0] $0$memwr$\bank$regfile.v:38$205_EN[31:0]$274 [0] $0$memwr$\bank$regfile.v:38$205_EN[31:0]$274 [0] $0$memwr$\bank$regfile.v:38$205_EN[31:0]$274 [0] $0$memwr$\bank$regfile.v:38$205_EN[31:0]$274 [0] $0$memwr$\bank$regfile.v:38$205_EN[31:0]$274 [0] $0$memwr$\bank$regfile.v:38$205_EN[31:0]$274 [0] $0$memwr$\bank$regfile.v:38$205_EN[31:0]$274 [0] $0$memwr$\bank$regfile.v:38$205_EN[31:0]$274 [0] $0$memwr$\bank$regfile.v:38$205_EN[31:0]$274 [0] $0$memwr$\bank$regfile.v:38$205_EN[31:0]$274 [0] $0$memwr$\bank$regfile.v:38$205_EN[31:0]$274 [0] $0$memwr$\bank$regfile.v:38$205_EN[31:0]$274 [0] $0$memwr$\bank$regfile.v:38$205_EN[31:0]$274 [0] $0$memwr$\bank$regfile.v:38$205_EN[31:0]$274 [0] $0$memwr$\bank$regfile.v:38$205_EN[31:0]$274 [0] $0$memwr$\bank$regfile.v:38$205_EN[31:0]$274 [0] $0$memwr$\bank$regfile.v:38$205_EN[31:0]$274 [0] $0$memwr$\bank$regfile.v:38$205_EN[31:0]$274 [0] $0$memwr$\bank$regfile.v:38$205_EN[31:0]$274 [0] $0$memwr$\bank$regfile.v:38$205_EN[31:0]$274 [0] }
    Consolidated identical input bits for $mux cell $procmux$619:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\bank$regfile.v:38$206_EN[31:0]$277
      New ports: A=1'0, B=1'1, Y=$0$memwr$\bank$regfile.v:38$206_EN[31:0]$277 [0]
      New connections: $0$memwr$\bank$regfile.v:38$206_EN[31:0]$277 [31:1] = { $0$memwr$\bank$regfile.v:38$206_EN[31:0]$277 [0] $0$memwr$\bank$regfile.v:38$206_EN[31:0]$277 [0] $0$memwr$\bank$regfile.v:38$206_EN[31:0]$277 [0] $0$memwr$\bank$regfile.v:38$206_EN[31:0]$277 [0] $0$memwr$\bank$regfile.v:38$206_EN[31:0]$277 [0] $0$memwr$\bank$regfile.v:38$206_EN[31:0]$277 [0] $0$memwr$\bank$regfile.v:38$206_EN[31:0]$277 [0] $0$memwr$\bank$regfile.v:38$206_EN[31:0]$277 [0] $0$memwr$\bank$regfile.v:38$206_EN[31:0]$277 [0] $0$memwr$\bank$regfile.v:38$206_EN[31:0]$277 [0] $0$memwr$\bank$regfile.v:38$206_EN[31:0]$277 [0] $0$memwr$\bank$regfile.v:38$206_EN[31:0]$277 [0] $0$memwr$\bank$regfile.v:38$206_EN[31:0]$277 [0] $0$memwr$\bank$regfile.v:38$206_EN[31:0]$277 [0] $0$memwr$\bank$regfile.v:38$206_EN[31:0]$277 [0] $0$memwr$\bank$regfile.v:38$206_EN[31:0]$277 [0] $0$memwr$\bank$regfile.v:38$206_EN[31:0]$277 [0] $0$memwr$\bank$regfile.v:38$206_EN[31:0]$277 [0] $0$memwr$\bank$regfile.v:38$206_EN[31:0]$277 [0] $0$memwr$\bank$regfile.v:38$206_EN[31:0]$277 [0] $0$memwr$\bank$regfile.v:38$206_EN[31:0]$277 [0] $0$memwr$\bank$regfile.v:38$206_EN[31:0]$277 [0] $0$memwr$\bank$regfile.v:38$206_EN[31:0]$277 [0] $0$memwr$\bank$regfile.v:38$206_EN[31:0]$277 [0] $0$memwr$\bank$regfile.v:38$206_EN[31:0]$277 [0] $0$memwr$\bank$regfile.v:38$206_EN[31:0]$277 [0] $0$memwr$\bank$regfile.v:38$206_EN[31:0]$277 [0] $0$memwr$\bank$regfile.v:38$206_EN[31:0]$277 [0] $0$memwr$\bank$regfile.v:38$206_EN[31:0]$277 [0] $0$memwr$\bank$regfile.v:38$206_EN[31:0]$277 [0] $0$memwr$\bank$regfile.v:38$206_EN[31:0]$277 [0] }
    Consolidated identical input bits for $mux cell $procmux$628:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\bank$regfile.v:38$207_EN[31:0]$280
      New ports: A=1'0, B=1'1, Y=$0$memwr$\bank$regfile.v:38$207_EN[31:0]$280 [0]
      New connections: $0$memwr$\bank$regfile.v:38$207_EN[31:0]$280 [31:1] = { $0$memwr$\bank$regfile.v:38$207_EN[31:0]$280 [0] $0$memwr$\bank$regfile.v:38$207_EN[31:0]$280 [0] $0$memwr$\bank$regfile.v:38$207_EN[31:0]$280 [0] $0$memwr$\bank$regfile.v:38$207_EN[31:0]$280 [0] $0$memwr$\bank$regfile.v:38$207_EN[31:0]$280 [0] $0$memwr$\bank$regfile.v:38$207_EN[31:0]$280 [0] $0$memwr$\bank$regfile.v:38$207_EN[31:0]$280 [0] $0$memwr$\bank$regfile.v:38$207_EN[31:0]$280 [0] $0$memwr$\bank$regfile.v:38$207_EN[31:0]$280 [0] $0$memwr$\bank$regfile.v:38$207_EN[31:0]$280 [0] $0$memwr$\bank$regfile.v:38$207_EN[31:0]$280 [0] $0$memwr$\bank$regfile.v:38$207_EN[31:0]$280 [0] $0$memwr$\bank$regfile.v:38$207_EN[31:0]$280 [0] $0$memwr$\bank$regfile.v:38$207_EN[31:0]$280 [0] $0$memwr$\bank$regfile.v:38$207_EN[31:0]$280 [0] $0$memwr$\bank$regfile.v:38$207_EN[31:0]$280 [0] $0$memwr$\bank$regfile.v:38$207_EN[31:0]$280 [0] $0$memwr$\bank$regfile.v:38$207_EN[31:0]$280 [0] $0$memwr$\bank$regfile.v:38$207_EN[31:0]$280 [0] $0$memwr$\bank$regfile.v:38$207_EN[31:0]$280 [0] $0$memwr$\bank$regfile.v:38$207_EN[31:0]$280 [0] $0$memwr$\bank$regfile.v:38$207_EN[31:0]$280 [0] $0$memwr$\bank$regfile.v:38$207_EN[31:0]$280 [0] $0$memwr$\bank$regfile.v:38$207_EN[31:0]$280 [0] $0$memwr$\bank$regfile.v:38$207_EN[31:0]$280 [0] $0$memwr$\bank$regfile.v:38$207_EN[31:0]$280 [0] $0$memwr$\bank$regfile.v:38$207_EN[31:0]$280 [0] $0$memwr$\bank$regfile.v:38$207_EN[31:0]$280 [0] $0$memwr$\bank$regfile.v:38$207_EN[31:0]$280 [0] $0$memwr$\bank$regfile.v:38$207_EN[31:0]$280 [0] $0$memwr$\bank$regfile.v:38$207_EN[31:0]$280 [0] }
    Consolidated identical input bits for $mux cell $procmux$637:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\bank$regfile.v:38$208_EN[31:0]$283
      New ports: A=1'0, B=1'1, Y=$0$memwr$\bank$regfile.v:38$208_EN[31:0]$283 [0]
      New connections: $0$memwr$\bank$regfile.v:38$208_EN[31:0]$283 [31:1] = { $0$memwr$\bank$regfile.v:38$208_EN[31:0]$283 [0] $0$memwr$\bank$regfile.v:38$208_EN[31:0]$283 [0] $0$memwr$\bank$regfile.v:38$208_EN[31:0]$283 [0] $0$memwr$\bank$regfile.v:38$208_EN[31:0]$283 [0] $0$memwr$\bank$regfile.v:38$208_EN[31:0]$283 [0] $0$memwr$\bank$regfile.v:38$208_EN[31:0]$283 [0] $0$memwr$\bank$regfile.v:38$208_EN[31:0]$283 [0] $0$memwr$\bank$regfile.v:38$208_EN[31:0]$283 [0] $0$memwr$\bank$regfile.v:38$208_EN[31:0]$283 [0] $0$memwr$\bank$regfile.v:38$208_EN[31:0]$283 [0] $0$memwr$\bank$regfile.v:38$208_EN[31:0]$283 [0] $0$memwr$\bank$regfile.v:38$208_EN[31:0]$283 [0] $0$memwr$\bank$regfile.v:38$208_EN[31:0]$283 [0] $0$memwr$\bank$regfile.v:38$208_EN[31:0]$283 [0] $0$memwr$\bank$regfile.v:38$208_EN[31:0]$283 [0] $0$memwr$\bank$regfile.v:38$208_EN[31:0]$283 [0] $0$memwr$\bank$regfile.v:38$208_EN[31:0]$283 [0] $0$memwr$\bank$regfile.v:38$208_EN[31:0]$283 [0] $0$memwr$\bank$regfile.v:38$208_EN[31:0]$283 [0] $0$memwr$\bank$regfile.v:38$208_EN[31:0]$283 [0] $0$memwr$\bank$regfile.v:38$208_EN[31:0]$283 [0] $0$memwr$\bank$regfile.v:38$208_EN[31:0]$283 [0] $0$memwr$\bank$regfile.v:38$208_EN[31:0]$283 [0] $0$memwr$\bank$regfile.v:38$208_EN[31:0]$283 [0] $0$memwr$\bank$regfile.v:38$208_EN[31:0]$283 [0] $0$memwr$\bank$regfile.v:38$208_EN[31:0]$283 [0] $0$memwr$\bank$regfile.v:38$208_EN[31:0]$283 [0] $0$memwr$\bank$regfile.v:38$208_EN[31:0]$283 [0] $0$memwr$\bank$regfile.v:38$208_EN[31:0]$283 [0] $0$memwr$\bank$regfile.v:38$208_EN[31:0]$283 [0] $0$memwr$\bank$regfile.v:38$208_EN[31:0]$283 [0] }
    Consolidated identical input bits for $mux cell $procmux$646:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\bank$regfile.v:38$209_EN[31:0]$286
      New ports: A=1'0, B=1'1, Y=$0$memwr$\bank$regfile.v:38$209_EN[31:0]$286 [0]
      New connections: $0$memwr$\bank$regfile.v:38$209_EN[31:0]$286 [31:1] = { $0$memwr$\bank$regfile.v:38$209_EN[31:0]$286 [0] $0$memwr$\bank$regfile.v:38$209_EN[31:0]$286 [0] $0$memwr$\bank$regfile.v:38$209_EN[31:0]$286 [0] $0$memwr$\bank$regfile.v:38$209_EN[31:0]$286 [0] $0$memwr$\bank$regfile.v:38$209_EN[31:0]$286 [0] $0$memwr$\bank$regfile.v:38$209_EN[31:0]$286 [0] $0$memwr$\bank$regfile.v:38$209_EN[31:0]$286 [0] $0$memwr$\bank$regfile.v:38$209_EN[31:0]$286 [0] $0$memwr$\bank$regfile.v:38$209_EN[31:0]$286 [0] $0$memwr$\bank$regfile.v:38$209_EN[31:0]$286 [0] $0$memwr$\bank$regfile.v:38$209_EN[31:0]$286 [0] $0$memwr$\bank$regfile.v:38$209_EN[31:0]$286 [0] $0$memwr$\bank$regfile.v:38$209_EN[31:0]$286 [0] $0$memwr$\bank$regfile.v:38$209_EN[31:0]$286 [0] $0$memwr$\bank$regfile.v:38$209_EN[31:0]$286 [0] $0$memwr$\bank$regfile.v:38$209_EN[31:0]$286 [0] $0$memwr$\bank$regfile.v:38$209_EN[31:0]$286 [0] $0$memwr$\bank$regfile.v:38$209_EN[31:0]$286 [0] $0$memwr$\bank$regfile.v:38$209_EN[31:0]$286 [0] $0$memwr$\bank$regfile.v:38$209_EN[31:0]$286 [0] $0$memwr$\bank$regfile.v:38$209_EN[31:0]$286 [0] $0$memwr$\bank$regfile.v:38$209_EN[31:0]$286 [0] $0$memwr$\bank$regfile.v:38$209_EN[31:0]$286 [0] $0$memwr$\bank$regfile.v:38$209_EN[31:0]$286 [0] $0$memwr$\bank$regfile.v:38$209_EN[31:0]$286 [0] $0$memwr$\bank$regfile.v:38$209_EN[31:0]$286 [0] $0$memwr$\bank$regfile.v:38$209_EN[31:0]$286 [0] $0$memwr$\bank$regfile.v:38$209_EN[31:0]$286 [0] $0$memwr$\bank$regfile.v:38$209_EN[31:0]$286 [0] $0$memwr$\bank$regfile.v:38$209_EN[31:0]$286 [0] $0$memwr$\bank$regfile.v:38$209_EN[31:0]$286 [0] }
    Consolidated identical input bits for $mux cell $procmux$655:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\bank$regfile.v:38$210_EN[31:0]$289
      New ports: A=1'0, B=1'1, Y=$0$memwr$\bank$regfile.v:38$210_EN[31:0]$289 [0]
      New connections: $0$memwr$\bank$regfile.v:38$210_EN[31:0]$289 [31:1] = { $0$memwr$\bank$regfile.v:38$210_EN[31:0]$289 [0] $0$memwr$\bank$regfile.v:38$210_EN[31:0]$289 [0] $0$memwr$\bank$regfile.v:38$210_EN[31:0]$289 [0] $0$memwr$\bank$regfile.v:38$210_EN[31:0]$289 [0] $0$memwr$\bank$regfile.v:38$210_EN[31:0]$289 [0] $0$memwr$\bank$regfile.v:38$210_EN[31:0]$289 [0] $0$memwr$\bank$regfile.v:38$210_EN[31:0]$289 [0] $0$memwr$\bank$regfile.v:38$210_EN[31:0]$289 [0] $0$memwr$\bank$regfile.v:38$210_EN[31:0]$289 [0] $0$memwr$\bank$regfile.v:38$210_EN[31:0]$289 [0] $0$memwr$\bank$regfile.v:38$210_EN[31:0]$289 [0] $0$memwr$\bank$regfile.v:38$210_EN[31:0]$289 [0] $0$memwr$\bank$regfile.v:38$210_EN[31:0]$289 [0] $0$memwr$\bank$regfile.v:38$210_EN[31:0]$289 [0] $0$memwr$\bank$regfile.v:38$210_EN[31:0]$289 [0] $0$memwr$\bank$regfile.v:38$210_EN[31:0]$289 [0] $0$memwr$\bank$regfile.v:38$210_EN[31:0]$289 [0] $0$memwr$\bank$regfile.v:38$210_EN[31:0]$289 [0] $0$memwr$\bank$regfile.v:38$210_EN[31:0]$289 [0] $0$memwr$\bank$regfile.v:38$210_EN[31:0]$289 [0] $0$memwr$\bank$regfile.v:38$210_EN[31:0]$289 [0] $0$memwr$\bank$regfile.v:38$210_EN[31:0]$289 [0] $0$memwr$\bank$regfile.v:38$210_EN[31:0]$289 [0] $0$memwr$\bank$regfile.v:38$210_EN[31:0]$289 [0] $0$memwr$\bank$regfile.v:38$210_EN[31:0]$289 [0] $0$memwr$\bank$regfile.v:38$210_EN[31:0]$289 [0] $0$memwr$\bank$regfile.v:38$210_EN[31:0]$289 [0] $0$memwr$\bank$regfile.v:38$210_EN[31:0]$289 [0] $0$memwr$\bank$regfile.v:38$210_EN[31:0]$289 [0] $0$memwr$\bank$regfile.v:38$210_EN[31:0]$289 [0] $0$memwr$\bank$regfile.v:38$210_EN[31:0]$289 [0] }
    Consolidated identical input bits for $mux cell $procmux$664:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\bank$regfile.v:38$211_EN[31:0]$292
      New ports: A=1'0, B=1'1, Y=$0$memwr$\bank$regfile.v:38$211_EN[31:0]$292 [0]
      New connections: $0$memwr$\bank$regfile.v:38$211_EN[31:0]$292 [31:1] = { $0$memwr$\bank$regfile.v:38$211_EN[31:0]$292 [0] $0$memwr$\bank$regfile.v:38$211_EN[31:0]$292 [0] $0$memwr$\bank$regfile.v:38$211_EN[31:0]$292 [0] $0$memwr$\bank$regfile.v:38$211_EN[31:0]$292 [0] $0$memwr$\bank$regfile.v:38$211_EN[31:0]$292 [0] $0$memwr$\bank$regfile.v:38$211_EN[31:0]$292 [0] $0$memwr$\bank$regfile.v:38$211_EN[31:0]$292 [0] $0$memwr$\bank$regfile.v:38$211_EN[31:0]$292 [0] $0$memwr$\bank$regfile.v:38$211_EN[31:0]$292 [0] $0$memwr$\bank$regfile.v:38$211_EN[31:0]$292 [0] $0$memwr$\bank$regfile.v:38$211_EN[31:0]$292 [0] $0$memwr$\bank$regfile.v:38$211_EN[31:0]$292 [0] $0$memwr$\bank$regfile.v:38$211_EN[31:0]$292 [0] $0$memwr$\bank$regfile.v:38$211_EN[31:0]$292 [0] $0$memwr$\bank$regfile.v:38$211_EN[31:0]$292 [0] $0$memwr$\bank$regfile.v:38$211_EN[31:0]$292 [0] $0$memwr$\bank$regfile.v:38$211_EN[31:0]$292 [0] $0$memwr$\bank$regfile.v:38$211_EN[31:0]$292 [0] $0$memwr$\bank$regfile.v:38$211_EN[31:0]$292 [0] $0$memwr$\bank$regfile.v:38$211_EN[31:0]$292 [0] $0$memwr$\bank$regfile.v:38$211_EN[31:0]$292 [0] $0$memwr$\bank$regfile.v:38$211_EN[31:0]$292 [0] $0$memwr$\bank$regfile.v:38$211_EN[31:0]$292 [0] $0$memwr$\bank$regfile.v:38$211_EN[31:0]$292 [0] $0$memwr$\bank$regfile.v:38$211_EN[31:0]$292 [0] $0$memwr$\bank$regfile.v:38$211_EN[31:0]$292 [0] $0$memwr$\bank$regfile.v:38$211_EN[31:0]$292 [0] $0$memwr$\bank$regfile.v:38$211_EN[31:0]$292 [0] $0$memwr$\bank$regfile.v:38$211_EN[31:0]$292 [0] $0$memwr$\bank$regfile.v:38$211_EN[31:0]$292 [0] $0$memwr$\bank$regfile.v:38$211_EN[31:0]$292 [0] }
    Consolidated identical input bits for $mux cell $procmux$673:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\bank$regfile.v:38$212_EN[31:0]$295
      New ports: A=1'0, B=1'1, Y=$0$memwr$\bank$regfile.v:38$212_EN[31:0]$295 [0]
      New connections: $0$memwr$\bank$regfile.v:38$212_EN[31:0]$295 [31:1] = { $0$memwr$\bank$regfile.v:38$212_EN[31:0]$295 [0] $0$memwr$\bank$regfile.v:38$212_EN[31:0]$295 [0] $0$memwr$\bank$regfile.v:38$212_EN[31:0]$295 [0] $0$memwr$\bank$regfile.v:38$212_EN[31:0]$295 [0] $0$memwr$\bank$regfile.v:38$212_EN[31:0]$295 [0] $0$memwr$\bank$regfile.v:38$212_EN[31:0]$295 [0] $0$memwr$\bank$regfile.v:38$212_EN[31:0]$295 [0] $0$memwr$\bank$regfile.v:38$212_EN[31:0]$295 [0] $0$memwr$\bank$regfile.v:38$212_EN[31:0]$295 [0] $0$memwr$\bank$regfile.v:38$212_EN[31:0]$295 [0] $0$memwr$\bank$regfile.v:38$212_EN[31:0]$295 [0] $0$memwr$\bank$regfile.v:38$212_EN[31:0]$295 [0] $0$memwr$\bank$regfile.v:38$212_EN[31:0]$295 [0] $0$memwr$\bank$regfile.v:38$212_EN[31:0]$295 [0] $0$memwr$\bank$regfile.v:38$212_EN[31:0]$295 [0] $0$memwr$\bank$regfile.v:38$212_EN[31:0]$295 [0] $0$memwr$\bank$regfile.v:38$212_EN[31:0]$295 [0] $0$memwr$\bank$regfile.v:38$212_EN[31:0]$295 [0] $0$memwr$\bank$regfile.v:38$212_EN[31:0]$295 [0] $0$memwr$\bank$regfile.v:38$212_EN[31:0]$295 [0] $0$memwr$\bank$regfile.v:38$212_EN[31:0]$295 [0] $0$memwr$\bank$regfile.v:38$212_EN[31:0]$295 [0] $0$memwr$\bank$regfile.v:38$212_EN[31:0]$295 [0] $0$memwr$\bank$regfile.v:38$212_EN[31:0]$295 [0] $0$memwr$\bank$regfile.v:38$212_EN[31:0]$295 [0] $0$memwr$\bank$regfile.v:38$212_EN[31:0]$295 [0] $0$memwr$\bank$regfile.v:38$212_EN[31:0]$295 [0] $0$memwr$\bank$regfile.v:38$212_EN[31:0]$295 [0] $0$memwr$\bank$regfile.v:38$212_EN[31:0]$295 [0] $0$memwr$\bank$regfile.v:38$212_EN[31:0]$295 [0] $0$memwr$\bank$regfile.v:38$212_EN[31:0]$295 [0] }
    Consolidated identical input bits for $mux cell $procmux$682:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\bank$regfile.v:38$213_EN[31:0]$298
      New ports: A=1'0, B=1'1, Y=$0$memwr$\bank$regfile.v:38$213_EN[31:0]$298 [0]
      New connections: $0$memwr$\bank$regfile.v:38$213_EN[31:0]$298 [31:1] = { $0$memwr$\bank$regfile.v:38$213_EN[31:0]$298 [0] $0$memwr$\bank$regfile.v:38$213_EN[31:0]$298 [0] $0$memwr$\bank$regfile.v:38$213_EN[31:0]$298 [0] $0$memwr$\bank$regfile.v:38$213_EN[31:0]$298 [0] $0$memwr$\bank$regfile.v:38$213_EN[31:0]$298 [0] $0$memwr$\bank$regfile.v:38$213_EN[31:0]$298 [0] $0$memwr$\bank$regfile.v:38$213_EN[31:0]$298 [0] $0$memwr$\bank$regfile.v:38$213_EN[31:0]$298 [0] $0$memwr$\bank$regfile.v:38$213_EN[31:0]$298 [0] $0$memwr$\bank$regfile.v:38$213_EN[31:0]$298 [0] $0$memwr$\bank$regfile.v:38$213_EN[31:0]$298 [0] $0$memwr$\bank$regfile.v:38$213_EN[31:0]$298 [0] $0$memwr$\bank$regfile.v:38$213_EN[31:0]$298 [0] $0$memwr$\bank$regfile.v:38$213_EN[31:0]$298 [0] $0$memwr$\bank$regfile.v:38$213_EN[31:0]$298 [0] $0$memwr$\bank$regfile.v:38$213_EN[31:0]$298 [0] $0$memwr$\bank$regfile.v:38$213_EN[31:0]$298 [0] $0$memwr$\bank$regfile.v:38$213_EN[31:0]$298 [0] $0$memwr$\bank$regfile.v:38$213_EN[31:0]$298 [0] $0$memwr$\bank$regfile.v:38$213_EN[31:0]$298 [0] $0$memwr$\bank$regfile.v:38$213_EN[31:0]$298 [0] $0$memwr$\bank$regfile.v:38$213_EN[31:0]$298 [0] $0$memwr$\bank$regfile.v:38$213_EN[31:0]$298 [0] $0$memwr$\bank$regfile.v:38$213_EN[31:0]$298 [0] $0$memwr$\bank$regfile.v:38$213_EN[31:0]$298 [0] $0$memwr$\bank$regfile.v:38$213_EN[31:0]$298 [0] $0$memwr$\bank$regfile.v:38$213_EN[31:0]$298 [0] $0$memwr$\bank$regfile.v:38$213_EN[31:0]$298 [0] $0$memwr$\bank$regfile.v:38$213_EN[31:0]$298 [0] $0$memwr$\bank$regfile.v:38$213_EN[31:0]$298 [0] $0$memwr$\bank$regfile.v:38$213_EN[31:0]$298 [0] }
    Consolidated identical input bits for $mux cell $procmux$691:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\bank$regfile.v:38$214_EN[31:0]$301
      New ports: A=1'0, B=1'1, Y=$0$memwr$\bank$regfile.v:38$214_EN[31:0]$301 [0]
      New connections: $0$memwr$\bank$regfile.v:38$214_EN[31:0]$301 [31:1] = { $0$memwr$\bank$regfile.v:38$214_EN[31:0]$301 [0] $0$memwr$\bank$regfile.v:38$214_EN[31:0]$301 [0] $0$memwr$\bank$regfile.v:38$214_EN[31:0]$301 [0] $0$memwr$\bank$regfile.v:38$214_EN[31:0]$301 [0] $0$memwr$\bank$regfile.v:38$214_EN[31:0]$301 [0] $0$memwr$\bank$regfile.v:38$214_EN[31:0]$301 [0] $0$memwr$\bank$regfile.v:38$214_EN[31:0]$301 [0] $0$memwr$\bank$regfile.v:38$214_EN[31:0]$301 [0] $0$memwr$\bank$regfile.v:38$214_EN[31:0]$301 [0] $0$memwr$\bank$regfile.v:38$214_EN[31:0]$301 [0] $0$memwr$\bank$regfile.v:38$214_EN[31:0]$301 [0] $0$memwr$\bank$regfile.v:38$214_EN[31:0]$301 [0] $0$memwr$\bank$regfile.v:38$214_EN[31:0]$301 [0] $0$memwr$\bank$regfile.v:38$214_EN[31:0]$301 [0] $0$memwr$\bank$regfile.v:38$214_EN[31:0]$301 [0] $0$memwr$\bank$regfile.v:38$214_EN[31:0]$301 [0] $0$memwr$\bank$regfile.v:38$214_EN[31:0]$301 [0] $0$memwr$\bank$regfile.v:38$214_EN[31:0]$301 [0] $0$memwr$\bank$regfile.v:38$214_EN[31:0]$301 [0] $0$memwr$\bank$regfile.v:38$214_EN[31:0]$301 [0] $0$memwr$\bank$regfile.v:38$214_EN[31:0]$301 [0] $0$memwr$\bank$regfile.v:38$214_EN[31:0]$301 [0] $0$memwr$\bank$regfile.v:38$214_EN[31:0]$301 [0] $0$memwr$\bank$regfile.v:38$214_EN[31:0]$301 [0] $0$memwr$\bank$regfile.v:38$214_EN[31:0]$301 [0] $0$memwr$\bank$regfile.v:38$214_EN[31:0]$301 [0] $0$memwr$\bank$regfile.v:38$214_EN[31:0]$301 [0] $0$memwr$\bank$regfile.v:38$214_EN[31:0]$301 [0] $0$memwr$\bank$regfile.v:38$214_EN[31:0]$301 [0] $0$memwr$\bank$regfile.v:38$214_EN[31:0]$301 [0] $0$memwr$\bank$regfile.v:38$214_EN[31:0]$301 [0] }
    Consolidated identical input bits for $mux cell $procmux$700:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\bank$regfile.v:38$215_EN[31:0]$304
      New ports: A=1'0, B=1'1, Y=$0$memwr$\bank$regfile.v:38$215_EN[31:0]$304 [0]
      New connections: $0$memwr$\bank$regfile.v:38$215_EN[31:0]$304 [31:1] = { $0$memwr$\bank$regfile.v:38$215_EN[31:0]$304 [0] $0$memwr$\bank$regfile.v:38$215_EN[31:0]$304 [0] $0$memwr$\bank$regfile.v:38$215_EN[31:0]$304 [0] $0$memwr$\bank$regfile.v:38$215_EN[31:0]$304 [0] $0$memwr$\bank$regfile.v:38$215_EN[31:0]$304 [0] $0$memwr$\bank$regfile.v:38$215_EN[31:0]$304 [0] $0$memwr$\bank$regfile.v:38$215_EN[31:0]$304 [0] $0$memwr$\bank$regfile.v:38$215_EN[31:0]$304 [0] $0$memwr$\bank$regfile.v:38$215_EN[31:0]$304 [0] $0$memwr$\bank$regfile.v:38$215_EN[31:0]$304 [0] $0$memwr$\bank$regfile.v:38$215_EN[31:0]$304 [0] $0$memwr$\bank$regfile.v:38$215_EN[31:0]$304 [0] $0$memwr$\bank$regfile.v:38$215_EN[31:0]$304 [0] $0$memwr$\bank$regfile.v:38$215_EN[31:0]$304 [0] $0$memwr$\bank$regfile.v:38$215_EN[31:0]$304 [0] $0$memwr$\bank$regfile.v:38$215_EN[31:0]$304 [0] $0$memwr$\bank$regfile.v:38$215_EN[31:0]$304 [0] $0$memwr$\bank$regfile.v:38$215_EN[31:0]$304 [0] $0$memwr$\bank$regfile.v:38$215_EN[31:0]$304 [0] $0$memwr$\bank$regfile.v:38$215_EN[31:0]$304 [0] $0$memwr$\bank$regfile.v:38$215_EN[31:0]$304 [0] $0$memwr$\bank$regfile.v:38$215_EN[31:0]$304 [0] $0$memwr$\bank$regfile.v:38$215_EN[31:0]$304 [0] $0$memwr$\bank$regfile.v:38$215_EN[31:0]$304 [0] $0$memwr$\bank$regfile.v:38$215_EN[31:0]$304 [0] $0$memwr$\bank$regfile.v:38$215_EN[31:0]$304 [0] $0$memwr$\bank$regfile.v:38$215_EN[31:0]$304 [0] $0$memwr$\bank$regfile.v:38$215_EN[31:0]$304 [0] $0$memwr$\bank$regfile.v:38$215_EN[31:0]$304 [0] $0$memwr$\bank$regfile.v:38$215_EN[31:0]$304 [0] $0$memwr$\bank$regfile.v:38$215_EN[31:0]$304 [0] }
    Consolidated identical input bits for $mux cell $procmux$709:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\bank$regfile.v:38$216_EN[31:0]$307
      New ports: A=1'0, B=1'1, Y=$0$memwr$\bank$regfile.v:38$216_EN[31:0]$307 [0]
      New connections: $0$memwr$\bank$regfile.v:38$216_EN[31:0]$307 [31:1] = { $0$memwr$\bank$regfile.v:38$216_EN[31:0]$307 [0] $0$memwr$\bank$regfile.v:38$216_EN[31:0]$307 [0] $0$memwr$\bank$regfile.v:38$216_EN[31:0]$307 [0] $0$memwr$\bank$regfile.v:38$216_EN[31:0]$307 [0] $0$memwr$\bank$regfile.v:38$216_EN[31:0]$307 [0] $0$memwr$\bank$regfile.v:38$216_EN[31:0]$307 [0] $0$memwr$\bank$regfile.v:38$216_EN[31:0]$307 [0] $0$memwr$\bank$regfile.v:38$216_EN[31:0]$307 [0] $0$memwr$\bank$regfile.v:38$216_EN[31:0]$307 [0] $0$memwr$\bank$regfile.v:38$216_EN[31:0]$307 [0] $0$memwr$\bank$regfile.v:38$216_EN[31:0]$307 [0] $0$memwr$\bank$regfile.v:38$216_EN[31:0]$307 [0] $0$memwr$\bank$regfile.v:38$216_EN[31:0]$307 [0] $0$memwr$\bank$regfile.v:38$216_EN[31:0]$307 [0] $0$memwr$\bank$regfile.v:38$216_EN[31:0]$307 [0] $0$memwr$\bank$regfile.v:38$216_EN[31:0]$307 [0] $0$memwr$\bank$regfile.v:38$216_EN[31:0]$307 [0] $0$memwr$\bank$regfile.v:38$216_EN[31:0]$307 [0] $0$memwr$\bank$regfile.v:38$216_EN[31:0]$307 [0] $0$memwr$\bank$regfile.v:38$216_EN[31:0]$307 [0] $0$memwr$\bank$regfile.v:38$216_EN[31:0]$307 [0] $0$memwr$\bank$regfile.v:38$216_EN[31:0]$307 [0] $0$memwr$\bank$regfile.v:38$216_EN[31:0]$307 [0] $0$memwr$\bank$regfile.v:38$216_EN[31:0]$307 [0] $0$memwr$\bank$regfile.v:38$216_EN[31:0]$307 [0] $0$memwr$\bank$regfile.v:38$216_EN[31:0]$307 [0] $0$memwr$\bank$regfile.v:38$216_EN[31:0]$307 [0] $0$memwr$\bank$regfile.v:38$216_EN[31:0]$307 [0] $0$memwr$\bank$regfile.v:38$216_EN[31:0]$307 [0] $0$memwr$\bank$regfile.v:38$216_EN[31:0]$307 [0] $0$memwr$\bank$regfile.v:38$216_EN[31:0]$307 [0] }
    Consolidated identical input bits for $mux cell $procmux$718:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\bank$regfile.v:38$217_EN[31:0]$310
      New ports: A=1'0, B=1'1, Y=$0$memwr$\bank$regfile.v:38$217_EN[31:0]$310 [0]
      New connections: $0$memwr$\bank$regfile.v:38$217_EN[31:0]$310 [31:1] = { $0$memwr$\bank$regfile.v:38$217_EN[31:0]$310 [0] $0$memwr$\bank$regfile.v:38$217_EN[31:0]$310 [0] $0$memwr$\bank$regfile.v:38$217_EN[31:0]$310 [0] $0$memwr$\bank$regfile.v:38$217_EN[31:0]$310 [0] $0$memwr$\bank$regfile.v:38$217_EN[31:0]$310 [0] $0$memwr$\bank$regfile.v:38$217_EN[31:0]$310 [0] $0$memwr$\bank$regfile.v:38$217_EN[31:0]$310 [0] $0$memwr$\bank$regfile.v:38$217_EN[31:0]$310 [0] $0$memwr$\bank$regfile.v:38$217_EN[31:0]$310 [0] $0$memwr$\bank$regfile.v:38$217_EN[31:0]$310 [0] $0$memwr$\bank$regfile.v:38$217_EN[31:0]$310 [0] $0$memwr$\bank$regfile.v:38$217_EN[31:0]$310 [0] $0$memwr$\bank$regfile.v:38$217_EN[31:0]$310 [0] $0$memwr$\bank$regfile.v:38$217_EN[31:0]$310 [0] $0$memwr$\bank$regfile.v:38$217_EN[31:0]$310 [0] $0$memwr$\bank$regfile.v:38$217_EN[31:0]$310 [0] $0$memwr$\bank$regfile.v:38$217_EN[31:0]$310 [0] $0$memwr$\bank$regfile.v:38$217_EN[31:0]$310 [0] $0$memwr$\bank$regfile.v:38$217_EN[31:0]$310 [0] $0$memwr$\bank$regfile.v:38$217_EN[31:0]$310 [0] $0$memwr$\bank$regfile.v:38$217_EN[31:0]$310 [0] $0$memwr$\bank$regfile.v:38$217_EN[31:0]$310 [0] $0$memwr$\bank$regfile.v:38$217_EN[31:0]$310 [0] $0$memwr$\bank$regfile.v:38$217_EN[31:0]$310 [0] $0$memwr$\bank$regfile.v:38$217_EN[31:0]$310 [0] $0$memwr$\bank$regfile.v:38$217_EN[31:0]$310 [0] $0$memwr$\bank$regfile.v:38$217_EN[31:0]$310 [0] $0$memwr$\bank$regfile.v:38$217_EN[31:0]$310 [0] $0$memwr$\bank$regfile.v:38$217_EN[31:0]$310 [0] $0$memwr$\bank$regfile.v:38$217_EN[31:0]$310 [0] $0$memwr$\bank$regfile.v:38$217_EN[31:0]$310 [0] }
    Consolidated identical input bits for $mux cell $procmux$727:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\bank$regfile.v:38$218_EN[31:0]$313
      New ports: A=1'0, B=1'1, Y=$0$memwr$\bank$regfile.v:38$218_EN[31:0]$313 [0]
      New connections: $0$memwr$\bank$regfile.v:38$218_EN[31:0]$313 [31:1] = { $0$memwr$\bank$regfile.v:38$218_EN[31:0]$313 [0] $0$memwr$\bank$regfile.v:38$218_EN[31:0]$313 [0] $0$memwr$\bank$regfile.v:38$218_EN[31:0]$313 [0] $0$memwr$\bank$regfile.v:38$218_EN[31:0]$313 [0] $0$memwr$\bank$regfile.v:38$218_EN[31:0]$313 [0] $0$memwr$\bank$regfile.v:38$218_EN[31:0]$313 [0] $0$memwr$\bank$regfile.v:38$218_EN[31:0]$313 [0] $0$memwr$\bank$regfile.v:38$218_EN[31:0]$313 [0] $0$memwr$\bank$regfile.v:38$218_EN[31:0]$313 [0] $0$memwr$\bank$regfile.v:38$218_EN[31:0]$313 [0] $0$memwr$\bank$regfile.v:38$218_EN[31:0]$313 [0] $0$memwr$\bank$regfile.v:38$218_EN[31:0]$313 [0] $0$memwr$\bank$regfile.v:38$218_EN[31:0]$313 [0] $0$memwr$\bank$regfile.v:38$218_EN[31:0]$313 [0] $0$memwr$\bank$regfile.v:38$218_EN[31:0]$313 [0] $0$memwr$\bank$regfile.v:38$218_EN[31:0]$313 [0] $0$memwr$\bank$regfile.v:38$218_EN[31:0]$313 [0] $0$memwr$\bank$regfile.v:38$218_EN[31:0]$313 [0] $0$memwr$\bank$regfile.v:38$218_EN[31:0]$313 [0] $0$memwr$\bank$regfile.v:38$218_EN[31:0]$313 [0] $0$memwr$\bank$regfile.v:38$218_EN[31:0]$313 [0] $0$memwr$\bank$regfile.v:38$218_EN[31:0]$313 [0] $0$memwr$\bank$regfile.v:38$218_EN[31:0]$313 [0] $0$memwr$\bank$regfile.v:38$218_EN[31:0]$313 [0] $0$memwr$\bank$regfile.v:38$218_EN[31:0]$313 [0] $0$memwr$\bank$regfile.v:38$218_EN[31:0]$313 [0] $0$memwr$\bank$regfile.v:38$218_EN[31:0]$313 [0] $0$memwr$\bank$regfile.v:38$218_EN[31:0]$313 [0] $0$memwr$\bank$regfile.v:38$218_EN[31:0]$313 [0] $0$memwr$\bank$regfile.v:38$218_EN[31:0]$313 [0] $0$memwr$\bank$regfile.v:38$218_EN[31:0]$313 [0] }
    Consolidated identical input bits for $mux cell $procmux$736:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\bank$regfile.v:38$219_EN[31:0]$316
      New ports: A=1'0, B=1'1, Y=$0$memwr$\bank$regfile.v:38$219_EN[31:0]$316 [0]
      New connections: $0$memwr$\bank$regfile.v:38$219_EN[31:0]$316 [31:1] = { $0$memwr$\bank$regfile.v:38$219_EN[31:0]$316 [0] $0$memwr$\bank$regfile.v:38$219_EN[31:0]$316 [0] $0$memwr$\bank$regfile.v:38$219_EN[31:0]$316 [0] $0$memwr$\bank$regfile.v:38$219_EN[31:0]$316 [0] $0$memwr$\bank$regfile.v:38$219_EN[31:0]$316 [0] $0$memwr$\bank$regfile.v:38$219_EN[31:0]$316 [0] $0$memwr$\bank$regfile.v:38$219_EN[31:0]$316 [0] $0$memwr$\bank$regfile.v:38$219_EN[31:0]$316 [0] $0$memwr$\bank$regfile.v:38$219_EN[31:0]$316 [0] $0$memwr$\bank$regfile.v:38$219_EN[31:0]$316 [0] $0$memwr$\bank$regfile.v:38$219_EN[31:0]$316 [0] $0$memwr$\bank$regfile.v:38$219_EN[31:0]$316 [0] $0$memwr$\bank$regfile.v:38$219_EN[31:0]$316 [0] $0$memwr$\bank$regfile.v:38$219_EN[31:0]$316 [0] $0$memwr$\bank$regfile.v:38$219_EN[31:0]$316 [0] $0$memwr$\bank$regfile.v:38$219_EN[31:0]$316 [0] $0$memwr$\bank$regfile.v:38$219_EN[31:0]$316 [0] $0$memwr$\bank$regfile.v:38$219_EN[31:0]$316 [0] $0$memwr$\bank$regfile.v:38$219_EN[31:0]$316 [0] $0$memwr$\bank$regfile.v:38$219_EN[31:0]$316 [0] $0$memwr$\bank$regfile.v:38$219_EN[31:0]$316 [0] $0$memwr$\bank$regfile.v:38$219_EN[31:0]$316 [0] $0$memwr$\bank$regfile.v:38$219_EN[31:0]$316 [0] $0$memwr$\bank$regfile.v:38$219_EN[31:0]$316 [0] $0$memwr$\bank$regfile.v:38$219_EN[31:0]$316 [0] $0$memwr$\bank$regfile.v:38$219_EN[31:0]$316 [0] $0$memwr$\bank$regfile.v:38$219_EN[31:0]$316 [0] $0$memwr$\bank$regfile.v:38$219_EN[31:0]$316 [0] $0$memwr$\bank$regfile.v:38$219_EN[31:0]$316 [0] $0$memwr$\bank$regfile.v:38$219_EN[31:0]$316 [0] $0$memwr$\bank$regfile.v:38$219_EN[31:0]$316 [0] }
    Consolidated identical input bits for $mux cell $procmux$745:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\bank$regfile.v:38$220_EN[31:0]$319
      New ports: A=1'0, B=1'1, Y=$0$memwr$\bank$regfile.v:38$220_EN[31:0]$319 [0]
      New connections: $0$memwr$\bank$regfile.v:38$220_EN[31:0]$319 [31:1] = { $0$memwr$\bank$regfile.v:38$220_EN[31:0]$319 [0] $0$memwr$\bank$regfile.v:38$220_EN[31:0]$319 [0] $0$memwr$\bank$regfile.v:38$220_EN[31:0]$319 [0] $0$memwr$\bank$regfile.v:38$220_EN[31:0]$319 [0] $0$memwr$\bank$regfile.v:38$220_EN[31:0]$319 [0] $0$memwr$\bank$regfile.v:38$220_EN[31:0]$319 [0] $0$memwr$\bank$regfile.v:38$220_EN[31:0]$319 [0] $0$memwr$\bank$regfile.v:38$220_EN[31:0]$319 [0] $0$memwr$\bank$regfile.v:38$220_EN[31:0]$319 [0] $0$memwr$\bank$regfile.v:38$220_EN[31:0]$319 [0] $0$memwr$\bank$regfile.v:38$220_EN[31:0]$319 [0] $0$memwr$\bank$regfile.v:38$220_EN[31:0]$319 [0] $0$memwr$\bank$regfile.v:38$220_EN[31:0]$319 [0] $0$memwr$\bank$regfile.v:38$220_EN[31:0]$319 [0] $0$memwr$\bank$regfile.v:38$220_EN[31:0]$319 [0] $0$memwr$\bank$regfile.v:38$220_EN[31:0]$319 [0] $0$memwr$\bank$regfile.v:38$220_EN[31:0]$319 [0] $0$memwr$\bank$regfile.v:38$220_EN[31:0]$319 [0] $0$memwr$\bank$regfile.v:38$220_EN[31:0]$319 [0] $0$memwr$\bank$regfile.v:38$220_EN[31:0]$319 [0] $0$memwr$\bank$regfile.v:38$220_EN[31:0]$319 [0] $0$memwr$\bank$regfile.v:38$220_EN[31:0]$319 [0] $0$memwr$\bank$regfile.v:38$220_EN[31:0]$319 [0] $0$memwr$\bank$regfile.v:38$220_EN[31:0]$319 [0] $0$memwr$\bank$regfile.v:38$220_EN[31:0]$319 [0] $0$memwr$\bank$regfile.v:38$220_EN[31:0]$319 [0] $0$memwr$\bank$regfile.v:38$220_EN[31:0]$319 [0] $0$memwr$\bank$regfile.v:38$220_EN[31:0]$319 [0] $0$memwr$\bank$regfile.v:38$220_EN[31:0]$319 [0] $0$memwr$\bank$regfile.v:38$220_EN[31:0]$319 [0] $0$memwr$\bank$regfile.v:38$220_EN[31:0]$319 [0] }
    Consolidated identical input bits for $mux cell $procmux$754:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$754_Y
      New ports: A=1'0, B=1'1, Y=$procmux$754_Y [0]
      New connections: $procmux$754_Y [31:1] = { $procmux$754_Y [0] $procmux$754_Y [0] $procmux$754_Y [0] $procmux$754_Y [0] $procmux$754_Y [0] $procmux$754_Y [0] $procmux$754_Y [0] $procmux$754_Y [0] $procmux$754_Y [0] $procmux$754_Y [0] $procmux$754_Y [0] $procmux$754_Y [0] $procmux$754_Y [0] $procmux$754_Y [0] $procmux$754_Y [0] $procmux$754_Y [0] $procmux$754_Y [0] $procmux$754_Y [0] $procmux$754_Y [0] $procmux$754_Y [0] $procmux$754_Y [0] $procmux$754_Y [0] $procmux$754_Y [0] $procmux$754_Y [0] $procmux$754_Y [0] $procmux$754_Y [0] $procmux$754_Y [0] $procmux$754_Y [0] $procmux$754_Y [0] $procmux$754_Y [0] $procmux$754_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$772:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$procmux$772_Y
      New ports: A=1'1, B=1'0, Y=$procmux$772_Y [0]
      New connections: $procmux$772_Y [31:1] = { $procmux$772_Y [0] $procmux$772_Y [0] $procmux$772_Y [0] $procmux$772_Y [0] $procmux$772_Y [0] $procmux$772_Y [0] $procmux$772_Y [0] $procmux$772_Y [0] $procmux$772_Y [0] $procmux$772_Y [0] $procmux$772_Y [0] $procmux$772_Y [0] $procmux$772_Y [0] $procmux$772_Y [0] $procmux$772_Y [0] $procmux$772_Y [0] $procmux$772_Y [0] $procmux$772_Y [0] $procmux$772_Y [0] $procmux$772_Y [0] $procmux$772_Y [0] $procmux$772_Y [0] $procmux$772_Y [0] $procmux$772_Y [0] $procmux$772_Y [0] $procmux$772_Y [0] $procmux$772_Y [0] $procmux$772_Y [0] $procmux$772_Y [0] $procmux$772_Y [0] $procmux$772_Y [0] }
  Optimizing cells in module \regfile.
    Consolidated identical input bits for $mux cell $procmux$757:
      Old ports: A=$procmux$754_Y, B=0, Y=$0$memwr$\bank$regfile.v:43$221_EN[31:0]$322
      New ports: A=$procmux$754_Y [0], B=1'0, Y=$0$memwr$\bank$regfile.v:43$221_EN[31:0]$322 [0]
      New connections: $0$memwr$\bank$regfile.v:43$221_EN[31:0]$322 [31:1] = { $0$memwr$\bank$regfile.v:43$221_EN[31:0]$322 [0] $0$memwr$\bank$regfile.v:43$221_EN[31:0]$322 [0] $0$memwr$\bank$regfile.v:43$221_EN[31:0]$322 [0] $0$memwr$\bank$regfile.v:43$221_EN[31:0]$322 [0] $0$memwr$\bank$regfile.v:43$221_EN[31:0]$322 [0] $0$memwr$\bank$regfile.v:43$221_EN[31:0]$322 [0] $0$memwr$\bank$regfile.v:43$221_EN[31:0]$322 [0] $0$memwr$\bank$regfile.v:43$221_EN[31:0]$322 [0] $0$memwr$\bank$regfile.v:43$221_EN[31:0]$322 [0] $0$memwr$\bank$regfile.v:43$221_EN[31:0]$322 [0] $0$memwr$\bank$regfile.v:43$221_EN[31:0]$322 [0] $0$memwr$\bank$regfile.v:43$221_EN[31:0]$322 [0] $0$memwr$\bank$regfile.v:43$221_EN[31:0]$322 [0] $0$memwr$\bank$regfile.v:43$221_EN[31:0]$322 [0] $0$memwr$\bank$regfile.v:43$221_EN[31:0]$322 [0] $0$memwr$\bank$regfile.v:43$221_EN[31:0]$322 [0] $0$memwr$\bank$regfile.v:43$221_EN[31:0]$322 [0] $0$memwr$\bank$regfile.v:43$221_EN[31:0]$322 [0] $0$memwr$\bank$regfile.v:43$221_EN[31:0]$322 [0] $0$memwr$\bank$regfile.v:43$221_EN[31:0]$322 [0] $0$memwr$\bank$regfile.v:43$221_EN[31:0]$322 [0] $0$memwr$\bank$regfile.v:43$221_EN[31:0]$322 [0] $0$memwr$\bank$regfile.v:43$221_EN[31:0]$322 [0] $0$memwr$\bank$regfile.v:43$221_EN[31:0]$322 [0] $0$memwr$\bank$regfile.v:43$221_EN[31:0]$322 [0] $0$memwr$\bank$regfile.v:43$221_EN[31:0]$322 [0] $0$memwr$\bank$regfile.v:43$221_EN[31:0]$322 [0] $0$memwr$\bank$regfile.v:43$221_EN[31:0]$322 [0] $0$memwr$\bank$regfile.v:43$221_EN[31:0]$322 [0] $0$memwr$\bank$regfile.v:43$221_EN[31:0]$322 [0] $0$memwr$\bank$regfile.v:43$221_EN[31:0]$322 [0] }
    Consolidated identical input bits for $mux cell $procmux$775:
      Old ports: A=$procmux$772_Y, B=0, Y=$0$memwr$\bank$regfile.v:45$222_EN[31:0]$325
      New ports: A=$procmux$772_Y [0], B=1'0, Y=$0$memwr$\bank$regfile.v:45$222_EN[31:0]$325 [0]
      New connections: $0$memwr$\bank$regfile.v:45$222_EN[31:0]$325 [31:1] = { $0$memwr$\bank$regfile.v:45$222_EN[31:0]$325 [0] $0$memwr$\bank$regfile.v:45$222_EN[31:0]$325 [0] $0$memwr$\bank$regfile.v:45$222_EN[31:0]$325 [0] $0$memwr$\bank$regfile.v:45$222_EN[31:0]$325 [0] $0$memwr$\bank$regfile.v:45$222_EN[31:0]$325 [0] $0$memwr$\bank$regfile.v:45$222_EN[31:0]$325 [0] $0$memwr$\bank$regfile.v:45$222_EN[31:0]$325 [0] $0$memwr$\bank$regfile.v:45$222_EN[31:0]$325 [0] $0$memwr$\bank$regfile.v:45$222_EN[31:0]$325 [0] $0$memwr$\bank$regfile.v:45$222_EN[31:0]$325 [0] $0$memwr$\bank$regfile.v:45$222_EN[31:0]$325 [0] $0$memwr$\bank$regfile.v:45$222_EN[31:0]$325 [0] $0$memwr$\bank$regfile.v:45$222_EN[31:0]$325 [0] $0$memwr$\bank$regfile.v:45$222_EN[31:0]$325 [0] $0$memwr$\bank$regfile.v:45$222_EN[31:0]$325 [0] $0$memwr$\bank$regfile.v:45$222_EN[31:0]$325 [0] $0$memwr$\bank$regfile.v:45$222_EN[31:0]$325 [0] $0$memwr$\bank$regfile.v:45$222_EN[31:0]$325 [0] $0$memwr$\bank$regfile.v:45$222_EN[31:0]$325 [0] $0$memwr$\bank$regfile.v:45$222_EN[31:0]$325 [0] $0$memwr$\bank$regfile.v:45$222_EN[31:0]$325 [0] $0$memwr$\bank$regfile.v:45$222_EN[31:0]$325 [0] $0$memwr$\bank$regfile.v:45$222_EN[31:0]$325 [0] $0$memwr$\bank$regfile.v:45$222_EN[31:0]$325 [0] $0$memwr$\bank$regfile.v:45$222_EN[31:0]$325 [0] $0$memwr$\bank$regfile.v:45$222_EN[31:0]$325 [0] $0$memwr$\bank$regfile.v:45$222_EN[31:0]$325 [0] $0$memwr$\bank$regfile.v:45$222_EN[31:0]$325 [0] $0$memwr$\bank$regfile.v:45$222_EN[31:0]$325 [0] $0$memwr$\bank$regfile.v:45$222_EN[31:0]$325 [0] $0$memwr$\bank$regfile.v:45$222_EN[31:0]$325 [0] }
  Optimizing cells in module \regfile.
Performed a total of 46 changes.

7.5.5.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\alu'.
Finding identical cells in module `\control'.
<suppressed ~42 debug messages>
Finding identical cells in module `\cpu'.
Finding identical cells in module `\immgen'.
Finding identical cells in module `\mask_n_shift'.
Finding identical cells in module `\regfile'.
<suppressed ~387 debug messages>
Removed a total of 143 cells.

7.5.5.6. Executing OPT_RMDFF pass (remove dff with constant values).
Promoting init spec \i = 32 to constant driver in module regfile.
Promoted 1 init specs to constant drivers.

7.5.5.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \immgen..
Finding unused cells or wires in module \mask_n_shift..
Finding unused cells or wires in module \regfile..
Removed 0 unused cells and 193 unused wires.
<suppressed ~4 debug messages>

7.5.5.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module alu.
Optimizing module control.
Optimizing module cpu.
Optimizing module immgen.
Optimizing module mask_n_shift.
Optimizing module regfile.

7.5.5.9. Rerunning OPT passes. (Maybe there is more to do..)

7.5.5.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \control..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \cpu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \immgen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mask_n_shift..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \regfile..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~57 debug messages>

7.5.5.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \alu.
  Optimizing cells in module \control.
    New ctrl vector for $pmux cell $procmux$830: { $procmux$836_CMP $procmux$835_CMP $auto$opt_reduce.cc:132:opt_mux$1073 $auto$opt_reduce.cc:132:opt_mux$1071 }
    New ctrl vector for $pmux cell $procmux$875: $auto$opt_reduce.cc:132:opt_mux$1075
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$1070: { $procmux$831_CMP $procmux$833_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$1074: { $procmux$856_CMP $procmux$857_CMP $procmux$866_CMP $procmux$867_CMP $procmux$873_CMP $procmux$881_CMP $procmux$882_CMP }
  Optimizing cells in module \control.
  Optimizing cells in module \cpu.
  Optimizing cells in module \immgen.
  Optimizing cells in module \mask_n_shift.
  Optimizing cells in module \regfile.
Performed a total of 4 changes.

7.5.5.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\alu'.
Finding identical cells in module `\control'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\immgen'.
Finding identical cells in module `\mask_n_shift'.
Finding identical cells in module `\regfile'.
Removed a total of 0 cells.

7.5.5.13. Executing OPT_RMDFF pass (remove dff with constant values).

7.5.5.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \immgen..
Finding unused cells or wires in module \mask_n_shift..
Finding unused cells or wires in module \regfile..

7.5.5.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module alu.
Optimizing module control.
Optimizing module cpu.
Optimizing module immgen.
Optimizing module mask_n_shift.
Optimizing module regfile.

7.5.5.16. Rerunning OPT passes. (Maybe there is more to do..)

7.5.5.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \control..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \cpu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \immgen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mask_n_shift..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \regfile..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~57 debug messages>

7.5.5.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \alu.
  Optimizing cells in module \control.
  Optimizing cells in module \cpu.
  Optimizing cells in module \immgen.
  Optimizing cells in module \mask_n_shift.
  Optimizing cells in module \regfile.
Performed a total of 0 changes.

7.5.5.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\alu'.
Finding identical cells in module `\control'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\immgen'.
Finding identical cells in module `\mask_n_shift'.
Finding identical cells in module `\regfile'.
Removed a total of 0 cells.

7.5.5.20. Executing OPT_RMDFF pass (remove dff with constant values).

7.5.5.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \immgen..
Finding unused cells or wires in module \mask_n_shift..
Finding unused cells or wires in module \regfile..

7.5.5.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module alu.
Optimizing module control.
Optimizing module cpu.
Optimizing module immgen.
Optimizing module mask_n_shift.
Optimizing module regfile.

7.5.5.23. Finished OPT passes. (There is nothing left to do.)

7.5.6. Executing WREDUCE pass (reducing word size of cells).
Removed top 31 bits (of 32) from mux cell alu.$ternary$alu.v:44$38 ($mux).
Removed top 31 bits (of 32) from mux cell alu.$ternary$alu.v:45$40 ($mux).
Removed top 1 bits (of 4) from port B of cell alu.$procmux$928_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell alu.$procmux$929_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell alu.$procmux$931_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell alu.$procmux$932_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell alu.$procmux$933_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell alu.$procmux$934_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell alu.$procmux$935_CMP0 ($eq).
Removed top 31 bits (of 32) from wire alu.$ternary$alu.v:44$38_Y.
Removed top 31 bits (of 32) from wire alu.$ternary$alu.v:45$40_Y.
Removed top 31 bits (of 32) from mux cell control.$ternary$control.v:158$77 ($mux).
Removed top 31 bits (of 32) from mux cell control.$ternary$control.v:158$78 ($mux).
Removed top 2 bits (of 3) from port B of cell control.$procmux$835_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell control.$procmux$856_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell control.$procmux$857_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell control.$procmux$881_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell control.$procmux$882_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell control.$procmux$888_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell control.$procmux$897_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell control.$procmux$904_CMP0 ($eq).
Removed top 31 bits (of 32) from wire control.$ternary$control.v:158$77_Y.
Removed top 31 bits (of 32) from wire control.$ternary$control.v:158$78_Y.
Removed top 1 bits (of 3) from port B of cell cpu.$eq$cpu.v:84$4 ($eq).
Removed top 2 bits (of 3) from port B of cell cpu.$eq$cpu.v:84$5 ($eq).
Removed top 1 bits (of 3) from port B of cell cpu.$eq$cpu.v:85$10 ($eq).
Removed top 2 bits (of 3) from port B of cell cpu.$eq$cpu.v:85$11 ($eq).
Removed top 29 bits (of 32) from mux cell cpu.$ternary$cpu.v:85$12 ($mux).
Removed top 29 bits (of 32) from port B of cell cpu.$add$cpu.v:90$17 ($add).
Removed top 1 bits (of 3) from port B of cell cpu.$eq$cpu.v:90$18 ($eq).
Removed top 2 bits (of 3) from port B of cell cpu.$eq$cpu.v:90$20 ($eq).
Removed top 1 bits (of 33) from mux cell cpu.$ternary$cpu.v:90$24 ($mux).
Removed top 2 bits (of 3) from port B of cell cpu.$eq$cpu.v:95$26 ($eq).
Removed top 1 bits (of 3) from port B of cell cpu.$eq$cpu.v:95$27 ($eq).
Removed top 1 bits (of 33) from mux cell cpu.$ternary$cpu.v:90$23 ($mux).
Removed top 1 bits (of 33) from mux cell cpu.$ternary$cpu.v:90$22 ($mux).
Removed top 1 bits (of 33) from port Y of cell cpu.$add$cpu.v:90$17 ($add).
Removed top 1 bits (of 33) from port Y of cell cpu.$add$cpu.v:90$19 ($add).
Removed top 1 bits (of 33) from wire cpu.$add$cpu.v:90$17_Y.
Removed top 29 bits (of 32) from wire cpu.$ternary$cpu.v:85$12_Y.
Removed top 1 bits (of 32) from wire cpu.rv1_plus_imm_except_last.
Removed top 2 bits (of 7) from port B of cell immgen.$procmux$821_CMP1 ($eq).
Removed top 1 bits (of 7) from port B of cell immgen.$procmux$820_CMP0 ($eq).
Removed top 5 bits (of 7) from port B of cell immgen.$procmux$821_CMP2 ($eq).
Removed top 1 bits (of 7) from port B of cell immgen.$procmux$823_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell immgen.$procmux$823_CMP1 ($eq).
Removed top 16 bits (of 32) from mux cell mask_n_shift.$procmux$791 ($pmux).
Removed top 24 bits (of 32) from mux cell mask_n_shift.$procmux$796 ($pmux).
Removed top 1 bits (of 2) from port B of cell mask_n_shift.$procmux$799_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell mask_n_shift.$procmux$805_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell mask_n_shift.$procmux$810_CMP0 ($eq).
Removed top 16 bits (of 32) from wire mask_n_shift.$procmux$791_Y.
Removed top 24 bits (of 32) from wire mask_n_shift.$procmux$796_Y.
Removed top 27 address bits (of 32) from memory init port regfile.$meminit$\bank$regfile.v:29$331 (bank).
Removed top 27 address bits (of 32) from memory init port regfile.$meminit$\bank$regfile.v:29$332 (bank).
Removed top 27 address bits (of 32) from memory init port regfile.$meminit$\bank$regfile.v:29$333 (bank).
Removed top 27 address bits (of 32) from memory init port regfile.$meminit$\bank$regfile.v:29$334 (bank).
Removed top 27 address bits (of 32) from memory init port regfile.$meminit$\bank$regfile.v:29$335 (bank).
Removed top 27 address bits (of 32) from memory init port regfile.$meminit$\bank$regfile.v:29$336 (bank).
Removed top 27 address bits (of 32) from memory init port regfile.$meminit$\bank$regfile.v:29$337 (bank).
Removed top 27 address bits (of 32) from memory init port regfile.$meminit$\bank$regfile.v:29$338 (bank).
Removed top 27 address bits (of 32) from memory init port regfile.$meminit$\bank$regfile.v:29$339 (bank).
Removed top 27 address bits (of 32) from memory init port regfile.$meminit$\bank$regfile.v:29$340 (bank).
Removed top 27 address bits (of 32) from memory init port regfile.$meminit$\bank$regfile.v:29$341 (bank).
Removed top 27 address bits (of 32) from memory init port regfile.$meminit$\bank$regfile.v:29$342 (bank).
Removed top 27 address bits (of 32) from memory init port regfile.$meminit$\bank$regfile.v:29$343 (bank).
Removed top 27 address bits (of 32) from memory init port regfile.$meminit$\bank$regfile.v:29$344 (bank).
Removed top 27 address bits (of 32) from memory init port regfile.$meminit$\bank$regfile.v:29$345 (bank).
Removed top 27 address bits (of 32) from memory init port regfile.$meminit$\bank$regfile.v:29$346 (bank).
Removed top 27 address bits (of 32) from memory init port regfile.$meminit$\bank$regfile.v:29$347 (bank).
Removed top 27 address bits (of 32) from memory init port regfile.$meminit$\bank$regfile.v:29$348 (bank).
Removed top 27 address bits (of 32) from memory init port regfile.$meminit$\bank$regfile.v:29$349 (bank).
Removed top 27 address bits (of 32) from memory init port regfile.$meminit$\bank$regfile.v:29$350 (bank).
Removed top 27 address bits (of 32) from memory init port regfile.$meminit$\bank$regfile.v:29$351 (bank).
Removed top 27 address bits (of 32) from memory init port regfile.$meminit$\bank$regfile.v:29$352 (bank).
Removed top 27 address bits (of 32) from memory init port regfile.$meminit$\bank$regfile.v:29$353 (bank).
Removed top 27 address bits (of 32) from memory init port regfile.$meminit$\bank$regfile.v:29$354 (bank).
Removed top 27 address bits (of 32) from memory init port regfile.$meminit$\bank$regfile.v:29$355 (bank).
Removed top 27 address bits (of 32) from memory init port regfile.$meminit$\bank$regfile.v:29$356 (bank).
Removed top 27 address bits (of 32) from memory init port regfile.$meminit$\bank$regfile.v:29$357 (bank).
Removed top 27 address bits (of 32) from memory init port regfile.$meminit$\bank$regfile.v:29$358 (bank).
Removed top 27 address bits (of 32) from memory init port regfile.$meminit$\bank$regfile.v:29$359 (bank).
Removed top 27 address bits (of 32) from memory init port regfile.$meminit$\bank$regfile.v:29$360 (bank).
Removed top 27 address bits (of 32) from memory init port regfile.$meminit$\bank$regfile.v:29$361 (bank).
Removed top 27 address bits (of 32) from memory init port regfile.$meminit$\bank$regfile.v:29$362 (bank).
Removed top 27 address bits (of 32) from memory write port regfile.$memwr$\bank$regfile.v:38$363 (bank).
Removed top 27 address bits (of 32) from memory write port regfile.$memwr$\bank$regfile.v:38$364 (bank).
Removed top 27 address bits (of 32) from memory write port regfile.$memwr$\bank$regfile.v:38$365 (bank).
Removed top 27 address bits (of 32) from memory write port regfile.$memwr$\bank$regfile.v:38$366 (bank).
Removed top 27 address bits (of 32) from memory write port regfile.$memwr$\bank$regfile.v:38$367 (bank).
Removed top 27 address bits (of 32) from memory write port regfile.$memwr$\bank$regfile.v:38$368 (bank).
Removed top 27 address bits (of 32) from memory write port regfile.$memwr$\bank$regfile.v:38$369 (bank).
Removed top 27 address bits (of 32) from memory write port regfile.$memwr$\bank$regfile.v:38$370 (bank).
Removed top 27 address bits (of 32) from memory write port regfile.$memwr$\bank$regfile.v:38$371 (bank).
Removed top 27 address bits (of 32) from memory write port regfile.$memwr$\bank$regfile.v:38$372 (bank).
Removed top 27 address bits (of 32) from memory write port regfile.$memwr$\bank$regfile.v:38$373 (bank).
Removed top 27 address bits (of 32) from memory write port regfile.$memwr$\bank$regfile.v:38$374 (bank).
Removed top 27 address bits (of 32) from memory write port regfile.$memwr$\bank$regfile.v:38$375 (bank).
Removed top 27 address bits (of 32) from memory write port regfile.$memwr$\bank$regfile.v:38$376 (bank).
Removed top 27 address bits (of 32) from memory write port regfile.$memwr$\bank$regfile.v:38$377 (bank).
Removed top 27 address bits (of 32) from memory write port regfile.$memwr$\bank$regfile.v:38$378 (bank).
Removed top 27 address bits (of 32) from memory write port regfile.$memwr$\bank$regfile.v:38$379 (bank).
Removed top 27 address bits (of 32) from memory write port regfile.$memwr$\bank$regfile.v:38$380 (bank).
Removed top 27 address bits (of 32) from memory write port regfile.$memwr$\bank$regfile.v:38$381 (bank).
Removed top 27 address bits (of 32) from memory write port regfile.$memwr$\bank$regfile.v:38$382 (bank).
Removed top 27 address bits (of 32) from memory write port regfile.$memwr$\bank$regfile.v:38$383 (bank).
Removed top 27 address bits (of 32) from memory write port regfile.$memwr$\bank$regfile.v:38$384 (bank).
Removed top 27 address bits (of 32) from memory write port regfile.$memwr$\bank$regfile.v:38$385 (bank).
Removed top 27 address bits (of 32) from memory write port regfile.$memwr$\bank$regfile.v:38$386 (bank).
Removed top 27 address bits (of 32) from memory write port regfile.$memwr$\bank$regfile.v:38$387 (bank).
Removed top 27 address bits (of 32) from memory write port regfile.$memwr$\bank$regfile.v:38$388 (bank).
Removed top 27 address bits (of 32) from memory write port regfile.$memwr$\bank$regfile.v:38$389 (bank).
Removed top 27 address bits (of 32) from memory write port regfile.$memwr$\bank$regfile.v:38$390 (bank).
Removed top 27 address bits (of 32) from memory write port regfile.$memwr$\bank$regfile.v:38$391 (bank).
Removed top 27 address bits (of 32) from memory write port regfile.$memwr$\bank$regfile.v:38$392 (bank).
Removed top 27 address bits (of 32) from memory write port regfile.$memwr$\bank$regfile.v:38$393 (bank).
Removed top 27 address bits (of 32) from memory write port regfile.$memwr$\bank$regfile.v:38$394 (bank).
Removed top 27 address bits (of 32) from memory write port regfile.$memwr$\bank$regfile.v:45$396 (bank).
Removed cell regfile.$procmux$469 ($mux).
Removed cell regfile.$procmux$481 ($mux).
Removed cell regfile.$procmux$490 ($mux).
Removed cell regfile.$procmux$499 ($mux).
Removed cell regfile.$procmux$508 ($mux).
Removed cell regfile.$procmux$517 ($mux).
Removed cell regfile.$procmux$526 ($mux).
Removed cell regfile.$procmux$535 ($mux).
Removed cell regfile.$procmux$544 ($mux).
Removed cell regfile.$procmux$553 ($mux).
Removed cell regfile.$procmux$562 ($mux).
Removed cell regfile.$procmux$571 ($mux).
Removed cell regfile.$procmux$580 ($mux).
Removed cell regfile.$procmux$589 ($mux).
Removed cell regfile.$procmux$598 ($mux).
Removed cell regfile.$procmux$607 ($mux).
Removed cell regfile.$procmux$616 ($mux).
Removed cell regfile.$procmux$625 ($mux).
Removed cell regfile.$procmux$634 ($mux).
Removed cell regfile.$procmux$643 ($mux).
Removed cell regfile.$procmux$652 ($mux).
Removed cell regfile.$procmux$661 ($mux).
Removed cell regfile.$procmux$670 ($mux).
Removed cell regfile.$procmux$679 ($mux).
Removed cell regfile.$procmux$688 ($mux).
Removed cell regfile.$procmux$697 ($mux).
Removed cell regfile.$procmux$706 ($mux).
Removed cell regfile.$procmux$715 ($mux).
Removed cell regfile.$procmux$724 ($mux).
Removed cell regfile.$procmux$733 ($mux).
Removed cell regfile.$procmux$742 ($mux).
Removed cell regfile.$procmux$751 ($mux).
Removed cell regfile.$procmux$766 ($mux).
Removed cell regfile.$procmux$760 ($mux).
Removed cell regfile.$procmux$763 ($mux).
Removed cell regfile.$procmux$769 ($mux).
Removed cell regfile.$procmux$778 ($mux).
Removed cell regfile.$procmux$781 ($mux).
Removed top 31 bits (of 32) from FF cell regfile.$procdff$957 ($dff).
Removed top 30 bits (of 32) from FF cell regfile.$procdff$960 ($dff).
Removed top 30 bits (of 32) from FF cell regfile.$procdff$963 ($dff).
Removed top 29 bits (of 32) from FF cell regfile.$procdff$966 ($dff).
Removed top 29 bits (of 32) from FF cell regfile.$procdff$969 ($dff).
Removed top 29 bits (of 32) from FF cell regfile.$procdff$972 ($dff).
Removed top 29 bits (of 32) from FF cell regfile.$procdff$975 ($dff).
Removed top 28 bits (of 32) from FF cell regfile.$procdff$978 ($dff).
Removed top 28 bits (of 32) from FF cell regfile.$procdff$981 ($dff).
Removed top 28 bits (of 32) from FF cell regfile.$procdff$984 ($dff).
Removed top 28 bits (of 32) from FF cell regfile.$procdff$987 ($dff).
Removed top 28 bits (of 32) from FF cell regfile.$procdff$990 ($dff).
Removed top 28 bits (of 32) from FF cell regfile.$procdff$993 ($dff).
Removed top 28 bits (of 32) from FF cell regfile.$procdff$996 ($dff).
Removed top 28 bits (of 32) from FF cell regfile.$procdff$999 ($dff).
Removed cell regfile.$procdff$1000 ($dff).
Removed top 31 bits (of 32) from FF cell regfile.$procdff$1001 ($dff).
Removed top 27 bits (of 32) from FF cell regfile.$procdff$1002 ($dff).
Removed top 27 bits (of 32) from FF cell regfile.$procdff$1005 ($dff).
Removed top 27 bits (of 32) from FF cell regfile.$procdff$1008 ($dff).
Removed top 27 bits (of 32) from FF cell regfile.$procdff$1011 ($dff).
Removed top 27 bits (of 32) from FF cell regfile.$procdff$1014 ($dff).
Removed top 27 bits (of 32) from FF cell regfile.$procdff$1017 ($dff).
Removed top 27 bits (of 32) from FF cell regfile.$procdff$1020 ($dff).
Removed top 27 bits (of 32) from FF cell regfile.$procdff$1023 ($dff).
Removed top 27 bits (of 32) from FF cell regfile.$procdff$1026 ($dff).
Removed top 27 bits (of 32) from FF cell regfile.$procdff$1029 ($dff).
Removed top 27 bits (of 32) from FF cell regfile.$procdff$1032 ($dff).
Removed top 27 bits (of 32) from FF cell regfile.$procdff$1035 ($dff).
Removed top 27 bits (of 32) from FF cell regfile.$procdff$1038 ($dff).
Removed top 27 bits (of 32) from FF cell regfile.$procdff$1041 ($dff).
Removed top 27 bits (of 32) from FF cell regfile.$procdff$1044 ($dff).
Removed top 27 bits (of 32) from FF cell regfile.$procdff$1047 ($dff).
Removed top 31 bits (of 32) from FF cell regfile.$procdff$1052 ($dff).
Removed cell regfile.$procdff$1053 ($dff).
Removed top 31 bits (of 32) from FF cell regfile.$procdff$1055 ($dff).
Removed top 1 bits (of 2) from FF cell regfile.$procdff$963 ($dff).
Removed top 1 bits (of 3) from FF cell regfile.$procdff$972 ($dff).
Removed top 2 bits (of 3) from FF cell regfile.$procdff$975 ($dff).
Removed top 1 bits (of 4) from FF cell regfile.$procdff$990 ($dff).
Removed top 1 bits (of 4) from FF cell regfile.$procdff$993 ($dff).
Removed top 2 bits (of 4) from FF cell regfile.$procdff$996 ($dff).
Removed top 3 bits (of 4) from FF cell regfile.$procdff$999 ($dff).
Removed top 1 bits (of 5) from FF cell regfile.$procdff$1026 ($dff).
Removed top 1 bits (of 5) from FF cell regfile.$procdff$1029 ($dff).
Removed top 1 bits (of 5) from FF cell regfile.$procdff$1032 ($dff).
Removed top 1 bits (of 5) from FF cell regfile.$procdff$1035 ($dff).
Removed top 2 bits (of 5) from FF cell regfile.$procdff$1038 ($dff).
Removed top 2 bits (of 5) from FF cell regfile.$procdff$1041 ($dff).
Removed top 3 bits (of 5) from FF cell regfile.$procdff$1044 ($dff).
Removed top 4 bits (of 5) from FF cell regfile.$procdff$1047 ($dff).
Removed top 31 bits (of 32) from wire regfile.$memwr$\bank$regfile.v:38$190_ADDR.
Removed top 30 bits (of 32) from wire regfile.$memwr$\bank$regfile.v:38$191_ADDR.

7.5.7. Executing PEEPOPT pass (run peephole optimizers).

7.5.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \immgen..
Finding unused cells or wires in module \mask_n_shift..
Finding unused cells or wires in module \regfile..
Removed 0 unused cells and 52 unused wires.
<suppressed ~5 debug messages>

7.5.9. Executing TECHMAP pass (map to technology primitives).

7.5.9.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

7.5.9.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~592 debug messages>

7.5.10. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module alu:
  creating $macc model for $add$alu.v:41$34 ($add).
  creating $macc model for $sub$alu.v:42$35 ($sub).
  creating $alu model for $macc $sub$alu.v:42$35.
  creating $alu model for $macc $add$alu.v:41$34.
  creating $alu model for $lt$alu.v:44$37 ($lt): new $alu
  creating $alu model for $lt$alu.v:45$39 ($lt): new $alu
  creating $alu cell for $lt$alu.v:45$39: $auto$alumacc.cc:474:replace_alu$1089
  creating $alu cell for $lt$alu.v:44$37: $auto$alumacc.cc:474:replace_alu$1100
  creating $alu cell for $add$alu.v:41$34: $auto$alumacc.cc:474:replace_alu$1113
  creating $alu cell for $sub$alu.v:42$35: $auto$alumacc.cc:474:replace_alu$1116
  created 4 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module control:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module cpu:
  creating $macc model for $add$cpu.v:88$15 ($add).
  creating $macc model for $add$cpu.v:90$17 ($add).
  creating $macc model for $add$cpu.v:90$19 ($add).
  creating $alu model for $macc $add$cpu.v:90$19.
  creating $alu model for $macc $add$cpu.v:90$17.
  creating $alu model for $macc $add$cpu.v:88$15.
  creating $alu cell for $add$cpu.v:88$15: $auto$alumacc.cc:474:replace_alu$1119
  creating $alu cell for $add$cpu.v:90$17: $auto$alumacc.cc:474:replace_alu$1122
  creating $alu cell for $add$cpu.v:90$19: $auto$alumacc.cc:474:replace_alu$1125
  created 3 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module immgen:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module mask_n_shift:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module regfile:
  created 0 $alu and 0 $macc cells.

7.5.11. Executing SHARE pass (SAT-based resource sharing).
Found 3 cells in module alu that may be considered for resource sharing.
  Analyzing resource sharing options for $sshr$alu.v:48$43 ($sshr):
    Found 1 activation_patterns using ctrl signal $procmux$930_CMP.
    No candidates found.
  Analyzing resource sharing options for $shr$alu.v:47$42 ($shr):
    Found 1 activation_patterns using ctrl signal $procmux$931_CMP.
    No candidates found.
  Analyzing resource sharing options for $shl$alu.v:43$36 ($shl):
    Found 1 activation_patterns using ctrl signal $procmux$935_CMP.
    No candidates found.

7.5.12. Executing OPT pass (performing simple optimizations).

7.5.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module alu.
<suppressed ~2 debug messages>
Optimizing module control.
Optimizing module cpu.
Optimizing module immgen.
Optimizing module mask_n_shift.
Optimizing module regfile.

7.5.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\alu'.
Finding identical cells in module `\control'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\immgen'.
Finding identical cells in module `\mask_n_shift'.
Finding identical cells in module `\regfile'.
<suppressed ~45 debug messages>
Removed a total of 15 cells.

7.5.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \control..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \cpu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \immgen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mask_n_shift..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \regfile..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~22 debug messages>

7.5.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \alu.
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$1092: { $auto$alumacc.cc:490:replace_alu$1090 [0] $auto$alumacc.cc:490:replace_alu$1090 [1] $auto$alumacc.cc:490:replace_alu$1090 [2] $auto$alumacc.cc:490:replace_alu$1090 [3] $auto$alumacc.cc:490:replace_alu$1090 [4] $auto$alumacc.cc:490:replace_alu$1090 [5] $auto$alumacc.cc:490:replace_alu$1090 [6] $auto$alumacc.cc:490:replace_alu$1090 [7] $auto$alumacc.cc:490:replace_alu$1090 [8] $auto$alumacc.cc:490:replace_alu$1090 [9] $auto$alumacc.cc:490:replace_alu$1090 [10] $auto$alumacc.cc:490:replace_alu$1090 [11] $auto$alumacc.cc:490:replace_alu$1090 [12] $auto$alumacc.cc:490:replace_alu$1090 [13] $auto$alumacc.cc:490:replace_alu$1090 [14] $auto$alumacc.cc:490:replace_alu$1090 [15] $auto$alumacc.cc:490:replace_alu$1090 [16] $auto$alumacc.cc:490:replace_alu$1090 [17] $auto$alumacc.cc:490:replace_alu$1090 [18] $auto$alumacc.cc:490:replace_alu$1090 [19] $auto$alumacc.cc:490:replace_alu$1090 [20] $auto$alumacc.cc:490:replace_alu$1090 [21] $auto$alumacc.cc:490:replace_alu$1090 [22] $auto$alumacc.cc:490:replace_alu$1090 [23] $auto$alumacc.cc:490:replace_alu$1090 [24] $auto$alumacc.cc:490:replace_alu$1090 [25] $auto$alumacc.cc:490:replace_alu$1090 [26] $auto$alumacc.cc:490:replace_alu$1090 [27] $auto$alumacc.cc:490:replace_alu$1090 [28] $auto$alumacc.cc:490:replace_alu$1090 [29] $auto$alumacc.cc:490:replace_alu$1090 [30] $auto$alumacc.cc:490:replace_alu$1090 [31] }
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$1103: { $auto$alumacc.cc:490:replace_alu$1101 [0] $auto$alumacc.cc:490:replace_alu$1101 [1] $auto$alumacc.cc:490:replace_alu$1101 [2] $auto$alumacc.cc:490:replace_alu$1101 [3] $auto$alumacc.cc:490:replace_alu$1101 [4] $auto$alumacc.cc:490:replace_alu$1101 [5] $auto$alumacc.cc:490:replace_alu$1101 [6] $auto$alumacc.cc:490:replace_alu$1101 [7] $auto$alumacc.cc:490:replace_alu$1101 [8] $auto$alumacc.cc:490:replace_alu$1101 [9] $auto$alumacc.cc:490:replace_alu$1101 [10] $auto$alumacc.cc:490:replace_alu$1101 [11] $auto$alumacc.cc:490:replace_alu$1101 [12] $auto$alumacc.cc:490:replace_alu$1101 [13] $auto$alumacc.cc:490:replace_alu$1101 [14] $auto$alumacc.cc:490:replace_alu$1101 [15] $auto$alumacc.cc:490:replace_alu$1101 [16] $auto$alumacc.cc:490:replace_alu$1101 [17] $auto$alumacc.cc:490:replace_alu$1101 [18] $auto$alumacc.cc:490:replace_alu$1101 [19] $auto$alumacc.cc:490:replace_alu$1101 [20] $auto$alumacc.cc:490:replace_alu$1101 [21] $auto$alumacc.cc:490:replace_alu$1101 [22] $auto$alumacc.cc:490:replace_alu$1101 [23] $auto$alumacc.cc:490:replace_alu$1101 [24] $auto$alumacc.cc:490:replace_alu$1101 [25] $auto$alumacc.cc:490:replace_alu$1101 [26] $auto$alumacc.cc:490:replace_alu$1101 [27] $auto$alumacc.cc:490:replace_alu$1101 [28] $auto$alumacc.cc:490:replace_alu$1101 [29] $auto$alumacc.cc:490:replace_alu$1101 [30] $auto$alumacc.cc:490:replace_alu$1101 [31] }
  Optimizing cells in module \alu.
  Optimizing cells in module \control.
  Optimizing cells in module \cpu.
  Optimizing cells in module \immgen.
  Optimizing cells in module \mask_n_shift.
  Optimizing cells in module \regfile.
Performed a total of 2 changes.

7.5.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\alu'.
Finding identical cells in module `\control'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\immgen'.
Finding identical cells in module `\mask_n_shift'.
Finding identical cells in module `\regfile'.
Removed a total of 0 cells.

7.5.12.6. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $procdff$1002 ($dff) from module regfile.
Removing $procdff$1005 ($dff) from module regfile.
Removing $procdff$1008 ($dff) from module regfile.
Removing $procdff$1011 ($dff) from module regfile.
Removing $procdff$1014 ($dff) from module regfile.
Removing $procdff$1017 ($dff) from module regfile.
Removing $procdff$1020 ($dff) from module regfile.
Removing $procdff$1023 ($dff) from module regfile.
Removing $procdff$1026 ($dff) from module regfile.
Removing $procdff$1029 ($dff) from module regfile.
Removing $procdff$1032 ($dff) from module regfile.
Removing $procdff$1035 ($dff) from module regfile.
Removing $procdff$1038 ($dff) from module regfile.
Removing $procdff$1041 ($dff) from module regfile.
Removing $procdff$1044 ($dff) from module regfile.
Removing $procdff$1047 ($dff) from module regfile.
Replaced 16 DFF cells.

7.5.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \immgen..
Finding unused cells or wires in module \mask_n_shift..
Finding unused cells or wires in module \regfile..
Removed 2 unused cells and 35 unused wires.
<suppressed ~4 debug messages>

7.5.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module alu.
Optimizing module control.
Optimizing module cpu.
Optimizing module immgen.
Optimizing module mask_n_shift.
Optimizing module regfile.

7.5.12.9. Rerunning OPT passes. (Maybe there is more to do..)

7.5.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \control..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \cpu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \immgen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mask_n_shift..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \regfile..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~22 debug messages>

7.5.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \alu.
  Optimizing cells in module \control.
  Optimizing cells in module \cpu.
  Optimizing cells in module \immgen.
  Optimizing cells in module \mask_n_shift.
  Optimizing cells in module \regfile.
Performed a total of 0 changes.

7.5.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\alu'.
Finding identical cells in module `\control'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\immgen'.
Finding identical cells in module `\mask_n_shift'.
Finding identical cells in module `\regfile'.
Removed a total of 0 cells.

7.5.12.13. Executing OPT_RMDFF pass (remove dff with constant values).

7.5.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \immgen..
Finding unused cells or wires in module \mask_n_shift..
Finding unused cells or wires in module \regfile..

7.5.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module alu.
Optimizing module control.
Optimizing module cpu.
Optimizing module immgen.
Optimizing module mask_n_shift.
Optimizing module regfile.

7.5.12.16. Finished OPT passes. (There is nothing left to do.)

7.5.13. Executing FSM pass (extract and optimize FSM).

7.5.13.1. Executing FSM_DETECT pass (finding FSMs in design).

7.5.13.2. Executing FSM_EXTRACT pass (extracting FSM from design).

7.5.13.3. Executing FSM_OPT pass (simple optimizations of FSMs).

7.5.13.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \immgen..
Finding unused cells or wires in module \mask_n_shift..
Finding unused cells or wires in module \regfile..

7.5.13.5. Executing FSM_OPT pass (simple optimizations of FSMs).

7.5.13.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

7.5.13.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

7.5.13.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

7.5.14. Executing OPT pass (performing simple optimizations).

7.5.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module alu.
Optimizing module control.
Optimizing module cpu.
Optimizing module immgen.
Optimizing module mask_n_shift.
Optimizing module regfile.

7.5.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\alu'.
Finding identical cells in module `\control'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\immgen'.
Finding identical cells in module `\mask_n_shift'.
Finding identical cells in module `\regfile'.
Removed a total of 0 cells.

7.5.14.3. Executing OPT_RMDFF pass (remove dff with constant values).

7.5.14.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \immgen..
Finding unused cells or wires in module \mask_n_shift..
Finding unused cells or wires in module \regfile..

7.5.14.5. Finished fast OPT passes.

7.5.15. Executing MEMORY pass.

7.5.15.1. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).
Checking cell `$memwr$\bank$regfile.v:38$363' in module `\regfile': merged $dff to cell.
Checking cell `$memwr$\bank$regfile.v:38$364' in module `\regfile': merged $dff to cell.
Checking cell `$memwr$\bank$regfile.v:38$365' in module `\regfile': merged $dff to cell.
Checking cell `$memwr$\bank$regfile.v:38$366' in module `\regfile': merged $dff to cell.
Checking cell `$memwr$\bank$regfile.v:38$367' in module `\regfile': merged $dff to cell.
Checking cell `$memwr$\bank$regfile.v:38$368' in module `\regfile': merged $dff to cell.
Checking cell `$memwr$\bank$regfile.v:38$369' in module `\regfile': merged $dff to cell.
Checking cell `$memwr$\bank$regfile.v:38$370' in module `\regfile': merged $dff to cell.
Checking cell `$memwr$\bank$regfile.v:38$371' in module `\regfile': merged $dff to cell.
Checking cell `$memwr$\bank$regfile.v:38$372' in module `\regfile': merged $dff to cell.
Checking cell `$memwr$\bank$regfile.v:38$373' in module `\regfile': merged $dff to cell.
Checking cell `$memwr$\bank$regfile.v:38$374' in module `\regfile': merged $dff to cell.
Checking cell `$memwr$\bank$regfile.v:38$375' in module `\regfile': merged $dff to cell.
Checking cell `$memwr$\bank$regfile.v:38$376' in module `\regfile': merged $dff to cell.
Checking cell `$memwr$\bank$regfile.v:38$377' in module `\regfile': merged $dff to cell.
Checking cell `$memwr$\bank$regfile.v:38$378' in module `\regfile': merged $dff to cell.
Checking cell `$memwr$\bank$regfile.v:38$379' in module `\regfile': merged $dff to cell.
Checking cell `$memwr$\bank$regfile.v:38$380' in module `\regfile': merged $dff to cell.
Checking cell `$memwr$\bank$regfile.v:38$381' in module `\regfile': merged $dff to cell.
Checking cell `$memwr$\bank$regfile.v:38$382' in module `\regfile': merged $dff to cell.
Checking cell `$memwr$\bank$regfile.v:38$383' in module `\regfile': merged $dff to cell.
Checking cell `$memwr$\bank$regfile.v:38$384' in module `\regfile': merged $dff to cell.
Checking cell `$memwr$\bank$regfile.v:38$385' in module `\regfile': merged $dff to cell.
Checking cell `$memwr$\bank$regfile.v:38$386' in module `\regfile': merged $dff to cell.
Checking cell `$memwr$\bank$regfile.v:38$387' in module `\regfile': merged $dff to cell.
Checking cell `$memwr$\bank$regfile.v:38$388' in module `\regfile': merged $dff to cell.
Checking cell `$memwr$\bank$regfile.v:38$389' in module `\regfile': merged $dff to cell.
Checking cell `$memwr$\bank$regfile.v:38$390' in module `\regfile': merged $dff to cell.
Checking cell `$memwr$\bank$regfile.v:38$391' in module `\regfile': merged $dff to cell.
Checking cell `$memwr$\bank$regfile.v:38$392' in module `\regfile': merged $dff to cell.
Checking cell `$memwr$\bank$regfile.v:38$393' in module `\regfile': merged $dff to cell.
Checking cell `$memwr$\bank$regfile.v:38$394' in module `\regfile': merged $dff to cell.
Checking cell `$memwr$\bank$regfile.v:43$395' in module `\regfile': merged $dff to cell.
Checking cell `$memwr$\bank$regfile.v:45$396' in module `\regfile': merged $dff to cell.
Checking cell `$memrd$\bank$regfile.v:50$329' in module `\regfile': no (compatible) $dff found.
Checking cell `$memrd$\bank$regfile.v:51$330' in module `\regfile': no (compatible) $dff found.

7.5.15.2. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \immgen..
Finding unused cells or wires in module \mask_n_shift..
Finding unused cells or wires in module \regfile..
Removed 5 unused cells and 5 unused wires.
<suppressed ~6 debug messages>

7.5.15.3. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating write ports of memory regfile.bank by address:
  New clock domain: posedge \clk
    Port 0 ($memwr$\bank$regfile.v:38$363) has addr 5'00000.
      Active bits: 11111111111111111111111111111111
    Port 1 ($memwr$\bank$regfile.v:38$364) has addr 5'00001.
      Active bits: 11111111111111111111111111111111
    Port 2 ($memwr$\bank$regfile.v:38$365) has addr 5'00010.
      Active bits: 11111111111111111111111111111111
    Port 3 ($memwr$\bank$regfile.v:38$366) has addr 5'00011.
      Active bits: 11111111111111111111111111111111
    Port 4 ($memwr$\bank$regfile.v:38$367) has addr 5'00100.
      Active bits: 11111111111111111111111111111111
    Port 5 ($memwr$\bank$regfile.v:38$368) has addr 5'00101.
      Active bits: 11111111111111111111111111111111
    Port 6 ($memwr$\bank$regfile.v:38$369) has addr 5'00110.
      Active bits: 11111111111111111111111111111111
    Port 7 ($memwr$\bank$regfile.v:38$370) has addr 5'00111.
      Active bits: 11111111111111111111111111111111
    Port 8 ($memwr$\bank$regfile.v:38$371) has addr 5'01000.
      Active bits: 11111111111111111111111111111111
    Port 9 ($memwr$\bank$regfile.v:38$372) has addr 5'01001.
      Active bits: 11111111111111111111111111111111
    Port 10 ($memwr$\bank$regfile.v:38$373) has addr 5'01010.
      Active bits: 11111111111111111111111111111111
    Port 11 ($memwr$\bank$regfile.v:38$374) has addr 5'01011.
      Active bits: 11111111111111111111111111111111
    Port 12 ($memwr$\bank$regfile.v:38$375) has addr 5'01100.
      Active bits: 11111111111111111111111111111111
    Port 13 ($memwr$\bank$regfile.v:38$376) has addr 5'01101.
      Active bits: 11111111111111111111111111111111
    Port 14 ($memwr$\bank$regfile.v:38$377) has addr 5'01110.
      Active bits: 11111111111111111111111111111111
    Port 15 ($memwr$\bank$regfile.v:38$378) has addr 5'01111.
      Active bits: 11111111111111111111111111111111
    Port 16 ($memwr$\bank$regfile.v:38$379) has addr 5'10000.
      Active bits: 11111111111111111111111111111111
    Port 17 ($memwr$\bank$regfile.v:38$380) has addr 5'10001.
      Active bits: 11111111111111111111111111111111
    Port 18 ($memwr$\bank$regfile.v:38$381) has addr 5'10010.
      Active bits: 11111111111111111111111111111111
    Port 19 ($memwr$\bank$regfile.v:38$382) has addr 5'10011.
      Active bits: 11111111111111111111111111111111
    Port 20 ($memwr$\bank$regfile.v:38$383) has addr 5'10100.
      Active bits: 11111111111111111111111111111111
    Port 21 ($memwr$\bank$regfile.v:38$384) has addr 5'10101.
      Active bits: 11111111111111111111111111111111
    Port 22 ($memwr$\bank$regfile.v:38$385) has addr 5'10110.
      Active bits: 11111111111111111111111111111111
    Port 23 ($memwr$\bank$regfile.v:38$386) has addr 5'10111.
      Active bits: 11111111111111111111111111111111
    Port 24 ($memwr$\bank$regfile.v:38$387) has addr 5'11000.
      Active bits: 11111111111111111111111111111111
    Port 25 ($memwr$\bank$regfile.v:38$388) has addr 5'11001.
      Active bits: 11111111111111111111111111111111
    Port 26 ($memwr$\bank$regfile.v:38$389) has addr 5'11010.
      Active bits: 11111111111111111111111111111111
    Port 27 ($memwr$\bank$regfile.v:38$390) has addr 5'11011.
      Active bits: 11111111111111111111111111111111
    Port 28 ($memwr$\bank$regfile.v:38$391) has addr 5'11100.
      Active bits: 11111111111111111111111111111111
    Port 29 ($memwr$\bank$regfile.v:38$392) has addr 5'11101.
      Active bits: 11111111111111111111111111111111
    Port 30 ($memwr$\bank$regfile.v:38$393) has addr 5'11110.
      Active bits: 11111111111111111111111111111111
    Port 31 ($memwr$\bank$regfile.v:38$394) has addr 5'11111.
      Active bits: 11111111111111111111111111111111
    Port 32 ($memwr$\bank$regfile.v:43$395) has addr \rd.
      Active bits: 11111111111111111111111111111111
    Port 33 ($memwr$\bank$regfile.v:45$396) has addr 5'00000.
      Active bits: 11111111111111111111111111111111
      Merging port 0 into this one.
      Creating collosion-detect logic for port 1.
      Creating collosion-detect logic for port 2.
      Creating collosion-detect logic for port 3.
      Creating collosion-detect logic for port 4.
      Creating collosion-detect logic for port 5.
      Creating collosion-detect logic for port 6.
      Creating collosion-detect logic for port 7.
      Creating collosion-detect logic for port 8.
      Creating collosion-detect logic for port 9.
      Creating collosion-detect logic for port 10.
      Creating collosion-detect logic for port 11.
      Creating collosion-detect logic for port 12.
      Creating collosion-detect logic for port 13.
      Creating collosion-detect logic for port 14.
      Creating collosion-detect logic for port 15.
      Creating collosion-detect logic for port 16.
      Creating collosion-detect logic for port 17.
      Creating collosion-detect logic for port 18.
      Creating collosion-detect logic for port 19.
      Creating collosion-detect logic for port 20.
      Creating collosion-detect logic for port 21.
      Creating collosion-detect logic for port 22.
      Creating collosion-detect logic for port 23.
      Creating collosion-detect logic for port 24.
      Creating collosion-detect logic for port 25.
      Creating collosion-detect logic for port 26.
      Creating collosion-detect logic for port 27.
      Creating collosion-detect logic for port 28.
      Creating collosion-detect logic for port 29.
      Creating collosion-detect logic for port 30.
      Creating collosion-detect logic for port 31.
      Creating collosion-detect logic for port 32.
      Creating logic for merging DATA and EN ports.
      Active bits: 11111111111111111111111111111111
Consolidating write ports of memory regfile.bank using sat-based resource sharing:
  Port 0 ($memwr$\bank$regfile.v:38$364) on posedge \clk: considered
  Port 1 ($memwr$\bank$regfile.v:38$365) on posedge \clk: considered
  Port 2 ($memwr$\bank$regfile.v:38$366) on posedge \clk: considered
  Port 3 ($memwr$\bank$regfile.v:38$367) on posedge \clk: considered
  Port 4 ($memwr$\bank$regfile.v:38$368) on posedge \clk: considered
  Port 5 ($memwr$\bank$regfile.v:38$369) on posedge \clk: considered
  Port 6 ($memwr$\bank$regfile.v:38$370) on posedge \clk: considered
  Port 7 ($memwr$\bank$regfile.v:38$371) on posedge \clk: considered
  Port 8 ($memwr$\bank$regfile.v:38$372) on posedge \clk: considered
  Port 9 ($memwr$\bank$regfile.v:38$373) on posedge \clk: considered
  Port 10 ($memwr$\bank$regfile.v:38$374) on posedge \clk: considered
  Port 11 ($memwr$\bank$regfile.v:38$375) on posedge \clk: considered
  Port 12 ($memwr$\bank$regfile.v:38$376) on posedge \clk: considered
  Port 13 ($memwr$\bank$regfile.v:38$377) on posedge \clk: considered
  Port 14 ($memwr$\bank$regfile.v:38$378) on posedge \clk: considered
  Port 15 ($memwr$\bank$regfile.v:38$379) on posedge \clk: considered
  Port 16 ($memwr$\bank$regfile.v:38$380) on posedge \clk: considered
  Port 17 ($memwr$\bank$regfile.v:38$381) on posedge \clk: considered
  Port 18 ($memwr$\bank$regfile.v:38$382) on posedge \clk: considered
  Port 19 ($memwr$\bank$regfile.v:38$383) on posedge \clk: considered
  Port 20 ($memwr$\bank$regfile.v:38$384) on posedge \clk: considered
  Port 21 ($memwr$\bank$regfile.v:38$385) on posedge \clk: considered
  Port 22 ($memwr$\bank$regfile.v:38$386) on posedge \clk: considered
  Port 23 ($memwr$\bank$regfile.v:38$387) on posedge \clk: considered
  Port 24 ($memwr$\bank$regfile.v:38$388) on posedge \clk: considered
  Port 25 ($memwr$\bank$regfile.v:38$389) on posedge \clk: considered
  Port 26 ($memwr$\bank$regfile.v:38$390) on posedge \clk: considered
  Port 27 ($memwr$\bank$regfile.v:38$391) on posedge \clk: considered
  Port 28 ($memwr$\bank$regfile.v:38$392) on posedge \clk: considered
  Port 29 ($memwr$\bank$regfile.v:38$393) on posedge \clk: considered
  Port 30 ($memwr$\bank$regfile.v:38$394) on posedge \clk: considered
  Port 31 ($memwr$\bank$regfile.v:43$395) on posedge \clk: considered
  Port 32 ($memwr$\bank$regfile.v:45$396) on posedge \clk: considered
  Common input cone for all EN signals: 136 cells.
  Size of unconstrained SAT problem: 674 variables, 1731 clauses
  According to SAT solver sharing of port 0 with port 1 is not possible.
  According to SAT solver sharing of port 1 with port 2 is not possible.
  According to SAT solver sharing of port 2 with port 3 is not possible.
  According to SAT solver sharing of port 3 with port 4 is not possible.
  According to SAT solver sharing of port 4 with port 5 is not possible.
  According to SAT solver sharing of port 5 with port 6 is not possible.
  According to SAT solver sharing of port 6 with port 7 is not possible.
  According to SAT solver sharing of port 7 with port 8 is not possible.
  According to SAT solver sharing of port 8 with port 9 is not possible.
  According to SAT solver sharing of port 9 with port 10 is not possible.
  According to SAT solver sharing of port 10 with port 11 is not possible.
  According to SAT solver sharing of port 11 with port 12 is not possible.
  According to SAT solver sharing of port 12 with port 13 is not possible.
  According to SAT solver sharing of port 13 with port 14 is not possible.
  According to SAT solver sharing of port 14 with port 15 is not possible.
  According to SAT solver sharing of port 15 with port 16 is not possible.
  According to SAT solver sharing of port 16 with port 17 is not possible.
  According to SAT solver sharing of port 17 with port 18 is not possible.
  According to SAT solver sharing of port 18 with port 19 is not possible.
  According to SAT solver sharing of port 19 with port 20 is not possible.
  According to SAT solver sharing of port 20 with port 21 is not possible.
  According to SAT solver sharing of port 21 with port 22 is not possible.
  According to SAT solver sharing of port 22 with port 23 is not possible.
  According to SAT solver sharing of port 23 with port 24 is not possible.
  According to SAT solver sharing of port 24 with port 25 is not possible.
  According to SAT solver sharing of port 25 with port 26 is not possible.
  According to SAT solver sharing of port 26 with port 27 is not possible.
  According to SAT solver sharing of port 27 with port 28 is not possible.
  According to SAT solver sharing of port 28 with port 29 is not possible.
  According to SAT solver sharing of port 29 with port 30 is not possible.
  Merging port 30 into port 31.
  According to SAT solver sharing of port 31 with port 32 is not possible.

7.5.15.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \immgen..
Finding unused cells or wires in module \mask_n_shift..
Finding unused cells or wires in module \regfile..

7.5.15.5. Executing MEMORY_COLLECT pass (generating $mem cells).
Collecting $memrd, $memwr and $meminit for memory `\bank' in module `\regfile':
  $meminit$\bank$regfile.v:29$331 ($meminit)
  $meminit$\bank$regfile.v:29$332 ($meminit)
  $meminit$\bank$regfile.v:29$333 ($meminit)
  $meminit$\bank$regfile.v:29$334 ($meminit)
  $meminit$\bank$regfile.v:29$335 ($meminit)
  $meminit$\bank$regfile.v:29$336 ($meminit)
  $meminit$\bank$regfile.v:29$337 ($meminit)
  $meminit$\bank$regfile.v:29$338 ($meminit)
  $meminit$\bank$regfile.v:29$339 ($meminit)
  $meminit$\bank$regfile.v:29$340 ($meminit)
  $meminit$\bank$regfile.v:29$341 ($meminit)
  $meminit$\bank$regfile.v:29$342 ($meminit)
  $meminit$\bank$regfile.v:29$343 ($meminit)
  $meminit$\bank$regfile.v:29$344 ($meminit)
  $meminit$\bank$regfile.v:29$345 ($meminit)
  $meminit$\bank$regfile.v:29$346 ($meminit)
  $meminit$\bank$regfile.v:29$347 ($meminit)
  $meminit$\bank$regfile.v:29$348 ($meminit)
  $meminit$\bank$regfile.v:29$349 ($meminit)
  $meminit$\bank$regfile.v:29$350 ($meminit)
  $meminit$\bank$regfile.v:29$351 ($meminit)
  $meminit$\bank$regfile.v:29$352 ($meminit)
  $meminit$\bank$regfile.v:29$353 ($meminit)
  $meminit$\bank$regfile.v:29$354 ($meminit)
  $meminit$\bank$regfile.v:29$355 ($meminit)
  $meminit$\bank$regfile.v:29$356 ($meminit)
  $meminit$\bank$regfile.v:29$357 ($meminit)
  $meminit$\bank$regfile.v:29$358 ($meminit)
  $meminit$\bank$regfile.v:29$359 ($meminit)
  $meminit$\bank$regfile.v:29$360 ($meminit)
  $meminit$\bank$regfile.v:29$361 ($meminit)
  $meminit$\bank$regfile.v:29$362 ($meminit)
  $memwr$\bank$regfile.v:38$364 ($memwr)
  $memwr$\bank$regfile.v:38$365 ($memwr)
  $memwr$\bank$regfile.v:38$366 ($memwr)
  $memwr$\bank$regfile.v:38$367 ($memwr)
  $memwr$\bank$regfile.v:38$368 ($memwr)
  $memwr$\bank$regfile.v:38$369 ($memwr)
  $memwr$\bank$regfile.v:38$370 ($memwr)
  $memwr$\bank$regfile.v:38$371 ($memwr)
  $memwr$\bank$regfile.v:38$372 ($memwr)
  $memwr$\bank$regfile.v:38$373 ($memwr)
  $memwr$\bank$regfile.v:38$374 ($memwr)
  $memwr$\bank$regfile.v:38$375 ($memwr)
  $memwr$\bank$regfile.v:38$376 ($memwr)
  $memwr$\bank$regfile.v:38$377 ($memwr)
  $memwr$\bank$regfile.v:38$378 ($memwr)
  $memwr$\bank$regfile.v:38$379 ($memwr)
  $memwr$\bank$regfile.v:38$380 ($memwr)
  $memwr$\bank$regfile.v:38$381 ($memwr)
  $memwr$\bank$regfile.v:38$382 ($memwr)
  $memwr$\bank$regfile.v:38$383 ($memwr)
  $memwr$\bank$regfile.v:38$384 ($memwr)
  $memwr$\bank$regfile.v:38$385 ($memwr)
  $memwr$\bank$regfile.v:38$386 ($memwr)
  $memwr$\bank$regfile.v:38$387 ($memwr)
  $memwr$\bank$regfile.v:38$388 ($memwr)
  $memwr$\bank$regfile.v:38$389 ($memwr)
  $memwr$\bank$regfile.v:38$390 ($memwr)
  $memwr$\bank$regfile.v:38$391 ($memwr)
  $memwr$\bank$regfile.v:38$392 ($memwr)
  $memwr$\bank$regfile.v:38$393 ($memwr)
  $memwr$\bank$regfile.v:43$395 ($memwr)
  $memwr$\bank$regfile.v:45$396 ($memwr)
  $memrd$\bank$regfile.v:51$330 ($memrd)
  $memrd$\bank$regfile.v:50$329 ($memrd)

7.5.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \immgen..
Finding unused cells or wires in module \mask_n_shift..
Finding unused cells or wires in module \regfile..

7.6. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing regfile.bank:
  Properties: ports=34 bits=1024 rports=2 wports=32 dbits=32 abits=5 words=32
  Checking rule #1 for bram type $__XILINX_RAMB36_SDP (variant 1):
    Bram geometry: abits=9 dbits=72 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__XILINX_RAMB36_SDP: awaste=480 dwaste=40 bwaste=35840 waste=35840 efficiency=2
    Rule #1 for bram type $__XILINX_RAMB36_SDP (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__XILINX_RAMB18_SDP (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__XILINX_RAMB18_SDP: awaste=480 dwaste=4 bwaste=17408 waste=17408 efficiency=5
    Rule #2 for bram type $__XILINX_RAMB18_SDP (variant 1) rejected: requirement 'min bits 4096' not met.
  Checking rule #3 for bram type $__XILINX_RAMB36_TDP (variant 1):
    Bram geometry: abits=10 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__XILINX_RAMB36_TDP: awaste=992 dwaste=4 bwaste=35840 waste=35840 efficiency=2
    Rule #3 for bram type $__XILINX_RAMB36_TDP (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #3 for bram type $__XILINX_RAMB36_TDP (variant 2):
    Bram geometry: abits=11 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__XILINX_RAMB36_TDP: awaste=2016 dwaste=4 bwaste=36416 waste=36416 efficiency=1
    Rule #3 for bram type $__XILINX_RAMB36_TDP (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #3 for bram type $__XILINX_RAMB36_TDP (variant 3):
    Bram geometry: abits=12 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__XILINX_RAMB36_TDP: awaste=4064 dwaste=4 bwaste=36704 waste=36704 efficiency=0
    Rule #3 for bram type $__XILINX_RAMB36_TDP (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #3 for bram type $__XILINX_RAMB36_TDP (variant 4):
    Bram geometry: abits=13 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__XILINX_RAMB36_TDP: awaste=8160 dwaste=0 bwaste=32640 waste=32640 efficiency=0
    Rule #3 for bram type $__XILINX_RAMB36_TDP (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #3 for bram type $__XILINX_RAMB36_TDP (variant 5):
    Bram geometry: abits=14 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__XILINX_RAMB36_TDP: awaste=16352 dwaste=0 bwaste=32704 waste=32704 efficiency=0
    Rule #3 for bram type $__XILINX_RAMB36_TDP (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #3 for bram type $__XILINX_RAMB36_TDP (variant 6):
    Bram geometry: abits=15 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__XILINX_RAMB36_TDP: awaste=32736 dwaste=0 bwaste=32736 waste=32736 efficiency=0
    Rule #3 for bram type $__XILINX_RAMB36_TDP (variant 6) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__XILINX_RAMB18_TDP (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__XILINX_RAMB18_TDP: awaste=992 dwaste=4 bwaste=17984 waste=17984 efficiency=2
    Rule #4 for bram type $__XILINX_RAMB18_TDP (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__XILINX_RAMB18_TDP (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__XILINX_RAMB18_TDP: awaste=2016 dwaste=4 bwaste=18272 waste=18272 efficiency=1
    Rule #4 for bram type $__XILINX_RAMB18_TDP (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__XILINX_RAMB18_TDP (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__XILINX_RAMB18_TDP: awaste=4064 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #4 for bram type $__XILINX_RAMB18_TDP (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__XILINX_RAMB18_TDP (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__XILINX_RAMB18_TDP: awaste=8160 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #4 for bram type $__XILINX_RAMB18_TDP (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__XILINX_RAMB18_TDP (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__XILINX_RAMB18_TDP: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #4 for bram type $__XILINX_RAMB18_TDP (variant 5) rejected: requirement 'min efficiency 5' not met.
  No acceptable bram resources found.

7.7. Executing TECHMAP pass (map to technology primitives).

7.7.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/xilinx/brams_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/xilinx/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__XILINX_RAMB36_SDP'.
Generating RTLIL representation for module `\$__XILINX_RAMB18_SDP'.
Generating RTLIL representation for module `\$__XILINX_RAMB36_TDP'.
Generating RTLIL representation for module `\$__XILINX_RAMB18_TDP'.
Successfully finished Verilog frontend.

7.7.2. Continuing TECHMAP pass.
No more expansions possible.

7.8. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing regfile.bank:
  Properties: ports=34 bits=1024 rports=2 wports=32 dbits=32 abits=5 words=32
  Checking rule #1 for bram type $__XILINX_RAM32X1D (variant 1):
    Bram geometry: abits=5 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__XILINX_RAM32X1D: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__XILINX_RAM32X1D (variant 1) accepted.
    Mapping to bram type $__XILINX_RAM32X1D (variant 1):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Write port #1 is in clock domain \clk.
        Failed to map write port #1.
    Mapping to bram type $__XILINX_RAM32X1D failed.
  Checking rule #2 for bram type $__XILINX_RAM64X1D (variant 1):
    Bram geometry: abits=6 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__XILINX_RAM64X1D: awaste=32 dwaste=0 bwaste=32 waste=32 efficiency=50
    Rule #2 for bram type $__XILINX_RAM64X1D (variant 1) accepted.
    Mapping to bram type $__XILINX_RAM64X1D (variant 1):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Write port #1 is in clock domain \clk.
        Failed to map write port #1.
    Mapping to bram type $__XILINX_RAM64X1D failed.
  Checking rule #3 for bram type $__XILINX_RAM128X1D (variant 1):
    Bram geometry: abits=7 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__XILINX_RAM128X1D: awaste=96 dwaste=0 bwaste=96 waste=96 efficiency=25
    Rule #3 for bram type $__XILINX_RAM128X1D (variant 1) accepted.
    Mapping to bram type $__XILINX_RAM128X1D (variant 1):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Write port #1 is in clock domain \clk.
        Failed to map write port #1.
    Mapping to bram type $__XILINX_RAM128X1D failed.
  No acceptable bram resources found.

7.9. Executing TECHMAP pass (map to technology primitives).

7.9.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/xilinx/drams_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/xilinx/drams_map.v' to AST representation.
Generating RTLIL representation for module `\$__XILINX_RAM32X1D'.
Generating RTLIL representation for module `\$__XILINX_RAM64X1D'.
Generating RTLIL representation for module `\$__XILINX_RAM128X1D'.
Successfully finished Verilog frontend.

7.9.2. Continuing TECHMAP pass.
No more expansions possible.

7.10. Executing PMUX2SHIFTX pass.
Inspecting $pmux cell alu/$procmux$927.
  data width: 32 (next power-of-2 = 32, log2 = 5)
  checking ctrl signal \op
    best permutation: \op
    best xor mask: 4'0000
      0: 4'0111 -> 4'0111 -> 4'0111: $and$alu.v:50$45_Y
      1: 4'0110 -> 4'0110 -> 4'0110: $or$alu.v:49$44_Y
      2: 4'1101 -> 4'1101 -> 4'1101: $sshr$alu.v:48$43_Y
      3: 4'0101 -> 4'0101 -> 4'0101: $shr$alu.v:47$42_Y
      4: 4'0100 -> 4'0100 -> 4'0100: $xor$alu.v:46$41_Y
      5: 4'0011 -> 4'0011 -> 4'0011: { 31'0000000000000000000000000000000 $auto$wreduce.cc:455:run$1077 [0] }
      6: 4'0010 -> 4'0010 -> 4'0010: { 31'0000000000000000000000000000000 $auto$wreduce.cc:455:run$1076 [0] }
      7: 4'0001 -> 4'0001 -> 4'0001: $shl$alu.v:43$36_Y
      8: 4'1000 -> 4'1000 -> 4'1000: $sub$alu.v:42$35_Y
      9: 4'0000 -> 4'0000 -> 4'0000: $add$alu.v:41$34_Y
    choices: 10
    min choice: 0
    max choice: 13
    range density: 71%
    absolute density: 71%
    full density: 62%
    update to full case.
    new min choice: 0
    new max choice: 15
    full case: true
    created $shiftx cell $auto$pmux2shiftx.cc:720:execute$1424.
Inspecting $pmux cell control/$procmux$855.
  data width: 4 (next power-of-2 = 4, log2 = 2)
  checking ctrl signal \instr [6:2]
    best permutation: { \instr [3:2] \instr [6:4] }
    best xor mask: 5'00000
      0: 5'01100 -> 5'00011 -> 5'00011: { \instr [30] \instr [14:12] }
      1: 5'00100 -> 5'00001 -> 5'00001: $ternary$control.v:212$82_Y
      2: 5'11000 -> 5'00110 -> 5'00110: $2\ALUOp_r[3:0]
    choices: 3
    min choice: 1
    max choice: 6
    range density: 50%
    absolute density: 42%
    full density: 9%
    full case: false
    offset: 5'00001
    created $shiftx cell $auto$pmux2shiftx.cc:720:execute$1430.
Inspecting $pmux cell control/$procmux$864.
  data width: 3 (next power-of-2 = 4, log2 = 2)
  checking ctrl signal \instr [6:2]
    best permutation: \instr [6:2]
    best xor mask: 5'11000
      0: 5'11000 -> 5'11000 -> 5'00000: $2\B_Target_r[2:0]
      1: 5'11001 -> 5'11001 -> 5'00001: 3'001
      2: 5'11011 -> 5'11011 -> 5'00011: 3'010
    choices: 3
    min choice: 0
    max choice: 3
    range density: 75%
    absolute density: 75%
    full density: 9%
    full case: false
    created $shiftx cell $auto$pmux2shiftx.cc:720:execute$1436.
Inspecting $pmux cell control/$procmux$887.
  data width: 4 (next power-of-2 = 4, log2 = 2)
  checking ctrl signal \instr [14:12]
    table of choices:
      0: 3'010: $ternary$control.v:199$80_Y
      1: 3'001: $procmux$890_Y
      2: 3'000: $procmux$894_Y
    failed to detect onehot driver. do not optimize.
Inspecting $pmux cell control/$procmux$894.
  data width: 4 (next power-of-2 = 4, log2 = 2)
  checking ctrl signal \ALU_out [1:0]
    best permutation: \ALU_out [1:0]
    best xor mask: 2'00
      0: 2'11 -> 2'11 -> 2'11: 4'1000
      1: 2'10 -> 2'10 -> 2'10: 4'0100
      2: 2'01 -> 2'01 -> 2'01: 4'0010
      3: 2'00 -> 2'00 -> 2'00: 4'0001
    choices: 4
    min choice: 0
    max choice: 3
    range density: 100%
    absolute density: 100%
    full density: 100%
    update to full case.
    new min choice: 0
    new max choice: 3
    full case: true
    created $shiftx cell $auto$pmux2shiftx.cc:720:execute$1438.
Inspecting $pmux cell immgen/$procmux$818.
  data width: 32 (next power-of-2 = 32, log2 = 5)
  checking ctrl signal \instr [6:0]
    best permutation: { \instr [5:4] \instr [1:0] \instr [6] \instr [3:2] }
    best xor mask: 7'1011000
      0: 7'1100011 -> 7'1011100 -> 7'0000100: { \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [7] \instr [30:25] \instr [11:8] 1'0 }
      1: 7'0100011 -> 7'1011000 -> 7'0000000: { \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31:25] \instr [11:7] }
      3: 7'1101111 -> 7'1011111 -> 7'0000111: { \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [19:12] \instr [20] \instr [30:21] 1'0 }
    choices: 3
    min choice: 0
    max choice: 7
    range density: 37%
    absolute density: 37%
    full case: false
    insufficient density.
Inspecting $pmux cell mask_n_shift/$procmux$794.
  data width: 32 (next power-of-2 = 32, log2 = 5)
  checking ctrl signal \funct3
    best permutation: \funct3
    best xor mask: 3'000
      0: 3'101 -> 3'101 -> 3'101: { 16'0000000000000000 $auto$wreduce.cc:455:run$1083 [15:0] }
      1: 3'100 -> 3'100 -> 3'100: { 24'000000000000000000000000 $auto$wreduce.cc:455:run$1084 [7:0] }
      2: 3'010 -> 3'010 -> 3'010: $procmux$803_Y
      3: 3'001 -> 3'001 -> 3'001: $procmux$807_Y
      4: 3'000 -> 3'000 -> 3'000: $procmux$811_Y
    choices: 5
    min choice: 0
    max choice: 5
    range density: 83%
    absolute density: 83%
    full density: 62%
    update to full case.
    new min choice: 0
    new max choice: 7
    full case: true
    created $shiftx cell $auto$pmux2shiftx.cc:720:execute$1440.
Inspecting $pmux cell mask_n_shift/$procmux$796.
  data width: 8 (next power-of-2 = 8, log2 = 3)
  checking ctrl signal \twolsb
    best permutation: \twolsb
    best xor mask: 2'00
      0: 2'11 -> 2'11 -> 2'11: \drdata [31:24]
      1: 2'10 -> 2'10 -> 2'10: \drdata [23:16]
      2: 2'01 -> 2'01 -> 2'01: \drdata [15:8]
      3: 2'00 -> 2'00 -> 2'00: \drdata [7:0]
    choices: 4
    min choice: 0
    max choice: 3
    range density: 100%
    absolute density: 100%
    full density: 100%
    update to full case.
    new min choice: 0
    new max choice: 3
    full case: true
    created $shiftx cell $auto$pmux2shiftx.cc:720:execute$1442.
Inspecting $pmux cell mask_n_shift/$procmux$811.
  data width: 32 (next power-of-2 = 32, log2 = 5)
  checking ctrl signal \twolsb
    best permutation: \twolsb
    best xor mask: 2'00
      0: 2'11 -> 2'11 -> 2'11: { \drdata [31] \drdata [31] \drdata [31] \drdata [31] \drdata [31] \drdata [31] \drdata [31] \drdata [31] \drdata [31] \drdata [31] \drdata [31] \drdata [31] \drdata [31] \drdata [31] \drdata [31] \drdata [31] \drdata [31] \drdata [31] \drdata [31] \drdata [31] \drdata [31] \drdata [31] \drdata [31] \drdata [31] \drdata [31:24] }
      1: 2'10 -> 2'10 -> 2'10: { \drdata [23] \drdata [23] \drdata [23] \drdata [23] \drdata [23] \drdata [23] \drdata [23] \drdata [23] \drdata [23] \drdata [23] \drdata [23] \drdata [23] \drdata [23] \drdata [23] \drdata [23] \drdata [23] \drdata [23] \drdata [23] \drdata [23] \drdata [23] \drdata [23] \drdata [23] \drdata [23] \drdata [23] \drdata [23:16] }
      2: 2'01 -> 2'01 -> 2'01: { \drdata [15] \drdata [15] \drdata [15] \drdata [15] \drdata [15] \drdata [15] \drdata [15] \drdata [15] \drdata [15] \drdata [15] \drdata [15] \drdata [15] \drdata [15] \drdata [15] \drdata [15] \drdata [15] \drdata [15] \drdata [15] \drdata [15] \drdata [15] \drdata [15] \drdata [15] \drdata [15] \drdata [15] \drdata [15:8] }
      3: 2'00 -> 2'00 -> 2'00: { \drdata [7] \drdata [7] \drdata [7] \drdata [7] \drdata [7] \drdata [7] \drdata [7] \drdata [7] \drdata [7] \drdata [7] \drdata [7] \drdata [7] \drdata [7] \drdata [7] \drdata [7] \drdata [7] \drdata [7] \drdata [7] \drdata [7] \drdata [7] \drdata [7] \drdata [7] \drdata [7] \drdata [7] \drdata [7:0] }
    choices: 4
    min choice: 0
    max choice: 3
    range density: 100%
    absolute density: 100%
    full density: 100%
    update to full case.
    new min choice: 0
    new max choice: 3
    full case: true
    created $shiftx cell $auto$pmux2shiftx.cc:720:execute$1444.

7.11. Executing OPT pass (performing simple optimizations).

7.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module alu.
<suppressed ~4 debug messages>
Optimizing module control.
<suppressed ~8 debug messages>
Optimizing module cpu.
<suppressed ~3 debug messages>
Optimizing module immgen.
Optimizing module mask_n_shift.
<suppressed ~4 debug messages>
Optimizing module regfile.
<suppressed ~146 debug messages>

7.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\alu'.
Finding identical cells in module `\control'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\immgen'.
Finding identical cells in module `\mask_n_shift'.
Finding identical cells in module `\regfile'.
<suppressed ~90 debug messages>
Removed a total of 30 cells.

7.11.3. Executing OPT_RMDFF pass (remove dff with constant values).

7.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \immgen..
Finding unused cells or wires in module \mask_n_shift..
Finding unused cells or wires in module \regfile..
Removed 25 unused cells and 180 unused wires.
<suppressed ~30 debug messages>

7.11.5. Finished fast OPT passes.

7.12. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).
Mapping memory cell \bank in module \regfile:
  created 32 $dff cells and 0 static cells of width 32.
  read interface: 0 $dff and 62 $mux cells.
  write interface: 1024 write mux blocks.

7.13. Executing DFFSR2DFF pass (mapping DFFSR cells to simpler FFs).

7.14. Executing DFF2DFFE pass (transform $dff to $dffe where applicable).
Transforming FF to FF+Enable cells in module alu:
Transforming FF to FF+Enable cells in module control:
Transforming FF to FF+Enable cells in module cpu:
Transforming FF to FF+Enable cells in module immgen:
Transforming FF to FF+Enable cells in module mask_n_shift:
Transforming FF to FF+Enable cells in module regfile:
  created $dffe cell $auto$dff2dffe.cc:215:handle_dff_cell$8083 for $memory\bank$wrmux[31][31][0]$y$8080 -> \bank[31].
  removing now obsolete cell $memory\bank[31]$1529.
  created $dffe cell $auto$dff2dffe.cc:215:handle_dff_cell$8086 for $memory\bank$wrmux[30][31][0]$y$7888 -> \bank[30].
  removing now obsolete cell $memory\bank[30]$1527.
  created $dffe cell $auto$dff2dffe.cc:215:handle_dff_cell$8089 for $memory\bank$wrmux[29][31][0]$y$7696 -> \bank[29].
  removing now obsolete cell $memory\bank[29]$1525.
  created $dffe cell $auto$dff2dffe.cc:215:handle_dff_cell$8092 for $memory\bank$wrmux[28][31][0]$y$7504 -> \bank[28].
  removing now obsolete cell $memory\bank[28]$1523.
  created $dffe cell $auto$dff2dffe.cc:215:handle_dff_cell$8095 for $memory\bank$wrmux[27][31][0]$y$7294 -> \bank[27].
  removing now obsolete cell $memory\bank[27]$1521.
  created $dffe cell $auto$dff2dffe.cc:215:handle_dff_cell$8098 for $memory\bank$wrmux[26][31][0]$y$7102 -> \bank[26].
  removing now obsolete cell $memory\bank[26]$1519.
  created $dffe cell $auto$dff2dffe.cc:215:handle_dff_cell$8101 for $memory\bank$wrmux[25][31][0]$y$6910 -> \bank[25].
  removing now obsolete cell $memory\bank[25]$1517.
  created $dffe cell $auto$dff2dffe.cc:215:handle_dff_cell$8104 for $memory\bank$wrmux[24][31][0]$y$6718 -> \bank[24].
  removing now obsolete cell $memory\bank[24]$1515.
  created $dffe cell $auto$dff2dffe.cc:215:handle_dff_cell$8107 for $memory\bank$wrmux[23][31][0]$y$6506 -> \bank[23].
  removing now obsolete cell $memory\bank[23]$1513.
  created $dffe cell $auto$dff2dffe.cc:215:handle_dff_cell$8110 for $memory\bank$wrmux[22][31][0]$y$6314 -> \bank[22].
  removing now obsolete cell $memory\bank[22]$1511.
  created $dffe cell $auto$dff2dffe.cc:215:handle_dff_cell$8113 for $memory\bank$wrmux[21][31][0]$y$6122 -> \bank[21].
  removing now obsolete cell $memory\bank[21]$1509.
  created $dffe cell $auto$dff2dffe.cc:215:handle_dff_cell$8116 for $memory\bank$wrmux[20][31][0]$y$5930 -> \bank[20].
  removing now obsolete cell $memory\bank[20]$1507.
  created $dffe cell $auto$dff2dffe.cc:215:handle_dff_cell$8119 for $memory\bank$wrmux[19][31][0]$y$5720 -> \bank[19].
  removing now obsolete cell $memory\bank[19]$1505.
  created $dffe cell $auto$dff2dffe.cc:215:handle_dff_cell$8122 for $memory\bank$wrmux[18][31][0]$y$5528 -> \bank[18].
  removing now obsolete cell $memory\bank[18]$1503.
  created $dffe cell $auto$dff2dffe.cc:215:handle_dff_cell$8125 for $memory\bank$wrmux[17][31][0]$y$5336 -> \bank[17].
  removing now obsolete cell $memory\bank[17]$1501.
  created $dffe cell $auto$dff2dffe.cc:215:handle_dff_cell$8128 for $memory\bank$wrmux[16][31][0]$y$5144 -> \bank[16].
  removing now obsolete cell $memory\bank[16]$1499.
  created $dffe cell $auto$dff2dffe.cc:215:handle_dff_cell$8131 for $memory\bank$wrmux[15][31][0]$y$4930 -> \bank[15].
  removing now obsolete cell $memory\bank[15]$1497.
  created $dffe cell $auto$dff2dffe.cc:215:handle_dff_cell$8134 for $memory\bank$wrmux[14][31][0]$y$4738 -> \bank[14].
  removing now obsolete cell $memory\bank[14]$1495.
  created $dffe cell $auto$dff2dffe.cc:215:handle_dff_cell$8137 for $memory\bank$wrmux[13][31][0]$y$4546 -> \bank[13].
  removing now obsolete cell $memory\bank[13]$1493.
  created $dffe cell $auto$dff2dffe.cc:215:handle_dff_cell$8140 for $memory\bank$wrmux[12][31][0]$y$4354 -> \bank[12].
  removing now obsolete cell $memory\bank[12]$1491.
  created $dffe cell $auto$dff2dffe.cc:215:handle_dff_cell$8143 for $memory\bank$wrmux[11][31][0]$y$4144 -> \bank[11].
  removing now obsolete cell $memory\bank[11]$1489.
  created $dffe cell $auto$dff2dffe.cc:215:handle_dff_cell$8146 for $memory\bank$wrmux[10][31][0]$y$3952 -> \bank[10].
  removing now obsolete cell $memory\bank[10]$1487.
  created $dffe cell $auto$dff2dffe.cc:215:handle_dff_cell$8149 for $memory\bank$wrmux[9][31][0]$y$3760 -> \bank[9].
  removing now obsolete cell $memory\bank[9]$1485.
  created $dffe cell $auto$dff2dffe.cc:215:handle_dff_cell$8152 for $memory\bank$wrmux[8][31][0]$y$3568 -> \bank[8].
  removing now obsolete cell $memory\bank[8]$1483.
  created $dffe cell $auto$dff2dffe.cc:215:handle_dff_cell$8155 for $memory\bank$wrmux[7][31][0]$y$3354 -> \bank[7].
  removing now obsolete cell $memory\bank[7]$1481.
  created $dffe cell $auto$dff2dffe.cc:215:handle_dff_cell$8158 for $memory\bank$wrmux[6][31][0]$y$3162 -> \bank[6].
  removing now obsolete cell $memory\bank[6]$1479.
  created $dffe cell $auto$dff2dffe.cc:215:handle_dff_cell$8161 for $memory\bank$wrmux[5][31][0]$y$2970 -> \bank[5].
  removing now obsolete cell $memory\bank[5]$1477.
  created $dffe cell $auto$dff2dffe.cc:215:handle_dff_cell$8164 for $memory\bank$wrmux[4][31][0]$y$2778 -> \bank[4].
  removing now obsolete cell $memory\bank[4]$1475.
  created $dffe cell $auto$dff2dffe.cc:215:handle_dff_cell$8167 for $memory\bank$wrmux[3][31][0]$y$2566 -> \bank[3].
  removing now obsolete cell $memory\bank[3]$1473.
  created $dffe cell $auto$dff2dffe.cc:215:handle_dff_cell$8170 for $memory\bank$wrmux[2][31][0]$y$2364 -> \bank[2].
  removing now obsolete cell $memory\bank[2]$1471.
  created $dffe cell $auto$dff2dffe.cc:215:handle_dff_cell$8173 for $memory\bank$wrmux[1][31][0]$y$2160 -> \bank[1].
  removing now obsolete cell $memory\bank[1]$1469.
  created $dffe cell $auto$dff2dffe.cc:215:handle_dff_cell$8176 for $memory\bank$wrmux[0][31][0]$y$1952 -> \bank[0].
  removing now obsolete cell $memory\bank[0]$1467.

7.15. Executing OPT pass (performing simple optimizations).

7.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module alu.
Optimizing module control.
Optimizing module cpu.
Optimizing module immgen.
Optimizing module mask_n_shift.
Optimizing module regfile.
<suppressed ~3133 debug messages>

7.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\alu'.
Finding identical cells in module `\control'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\immgen'.
Finding identical cells in module `\mask_n_shift'.
Finding identical cells in module `\regfile'.
Removed a total of 0 cells.

7.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \alu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \control..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \cpu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \immgen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mask_n_shift..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \regfile..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $auto$memory_share.cc:646:consolidate_wr_using_sat$1417: $0$memwr$\bank$regfile.v:43$221_EN[31:0]$322 [31] -> 1'1
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~62 debug messages>

7.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \alu.
  Optimizing cells in module \control.
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$1074: { \MemToReg $procmux$856_CMP $procmux$857_CMP $procmux$866_CMP $procmux$867_CMP $procmux$881_CMP $procmux$882_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$1064: { \MemToReg $procmux$857_CMP $procmux$881_CMP $procmux$882_CMP $procmux$904_CMP }
    Consolidated identical input bits for $pmux cell $procmux$845:
      Old ports: A=4'0000, B=12'100000100011, Y=$2\ALUOp_r[3:0]
      New ports: A=3'000, B=9'100010011, Y={ $2\ALUOp_r[3:0] [3] $2\ALUOp_r[3:0] [1:0] }
      New connections: $2\ALUOp_r[3:0] [2] = 1'0
    Consolidated identical input bits for $pmux cell $procmux$890:
      Old ports: A=4'0000, B=8'00111100, Y=$procmux$890_Y
      New ports: A=2'00, B=4'0110, Y={ $procmux$890_Y [2] $procmux$890_Y [0] }
      New connections: { $procmux$890_Y [3] $procmux$890_Y [1] } = { $procmux$890_Y [2] $procmux$890_Y [0] }
    Consolidated identical input bits for $mux cell $ternary$control.v:109$64:
      Old ports: A=3'100, B=3'010, Y=$ternary$control.v:109$64_Y
      New ports: A=2'10, B=2'01, Y=$ternary$control.v:109$64_Y [2:1]
      New connections: $ternary$control.v:109$64_Y [0] = 1'0
    Consolidated identical input bits for $mux cell $ternary$control.v:115$66:
      Old ports: A=3'100, B=3'010, Y=$ternary$control.v:115$66_Y
      New ports: A=2'10, B=2'01, Y=$ternary$control.v:115$66_Y [2:1]
      New connections: $ternary$control.v:115$66_Y [0] = 1'0
    Consolidated identical input bits for $mux cell $ternary$control.v:121$68:
      Old ports: A=3'100, B=3'010, Y=$ternary$control.v:121$68_Y
      New ports: A=2'10, B=2'01, Y=$ternary$control.v:121$68_Y [2:1]
      New connections: $ternary$control.v:121$68_Y [0] = 1'0
    Consolidated identical input bits for $mux cell $ternary$control.v:127$70:
      Old ports: A=3'010, B=3'100, Y=$ternary$control.v:127$70_Y
      New ports: A=2'01, B=2'10, Y=$ternary$control.v:127$70_Y [2:1]
      New connections: $ternary$control.v:127$70_Y [0] = 1'0
    Consolidated identical input bits for $mux cell $ternary$control.v:199$80:
      Old ports: A=4'0000, B=4'1111, Y=$ternary$control.v:199$80_Y
      New ports: A=1'0, B=1'1, Y=$ternary$control.v:199$80_Y [0]
      New connections: $ternary$control.v:199$80_Y [3:1] = { $ternary$control.v:199$80_Y [0] $ternary$control.v:199$80_Y [0] $ternary$control.v:199$80_Y [0] }
    Consolidated identical input bits for $mux cell $ternary$control.v:212$82:
      Old ports: A={ 1'0 \instr [14:12] }, B={ \instr [30] \instr [14:12] }, Y=$ternary$control.v:212$82_Y
      New ports: A=1'0, B=\instr [30], Y=$ternary$control.v:212$82_Y [3]
      New connections: $ternary$control.v:212$82_Y [2:0] = \instr [14:12]
  Optimizing cells in module \control.
    Consolidated identical input bits for $pmux cell $procmux$830:
      Old ports: A=3'100, B={ $ternary$control.v:109$64_Y $ternary$control.v:115$66_Y $ternary$control.v:121$68_Y $ternary$control.v:127$70_Y }, Y=$2\B_Target_r[2:0]
      New ports: A=2'10, B={ $ternary$control.v:109$64_Y [2:1] $ternary$control.v:115$66_Y [2:1] $ternary$control.v:121$68_Y [2:1] $ternary$control.v:127$70_Y [2:1] }, Y=$2\B_Target_r[2:0] [2:1]
      New connections: $2\B_Target_r[2:0] [0] = 1'0
  Optimizing cells in module \control.
  Optimizing cells in module \cpu.
    Consolidated identical input bits for $mux cell $procmux$944:
      Old ports: A={ \ALU_out [31:2] 2'00 }, B=0, Y=\daddr
      New ports: A=\ALU_out [31:2], B=30'000000000000000000000000000000, Y=\daddr [31:2]
      New connections: \daddr [1:0] = 2'00
    Consolidated identical input bits for $mux cell $ternary$cpu.v:85$12:
      Old ports: A=3'000, B=3'100, Y=$auto$wreduce.cc:455:run$1081 [2:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:455:run$1081 [2]
      New connections: $auto$wreduce.cc:455:run$1081 [1:0] = 2'00
  Optimizing cells in module \cpu.
  Optimizing cells in module \immgen.
  Optimizing cells in module \mask_n_shift.
    Consolidated identical input bits for $pmux cell $procmux$807:
      Old ports: A=0, B={ \drdata [15] \drdata [15] \drdata [15] \drdata [15] \drdata [15] \drdata [15] \drdata [15] \drdata [15] \drdata [15] \drdata [15] \drdata [15] \drdata [15] \drdata [15] \drdata [15] \drdata [15] \drdata [15] \drdata [15:0] \drdata [31] \drdata [31] \drdata [31] \drdata [31] \drdata [31] \drdata [31] \drdata [31] \drdata [31] \drdata [31] \drdata [31] \drdata [31] \drdata [31] \drdata [31] \drdata [31] \drdata [31] \drdata [31] \drdata [31:16] }, Y=$procmux$807_Y
      New ports: A=16'0000000000000000, B={ \drdata [15:0] \drdata [31:16] }, Y=$procmux$807_Y [15:0]
      New connections: $procmux$807_Y [31:16] = { $procmux$807_Y [15] $procmux$807_Y [15] $procmux$807_Y [15] $procmux$807_Y [15] $procmux$807_Y [15] $procmux$807_Y [15] $procmux$807_Y [15] $procmux$807_Y [15] $procmux$807_Y [15] $procmux$807_Y [15] $procmux$807_Y [15] $procmux$807_Y [15] $procmux$807_Y [15] $procmux$807_Y [15] $procmux$807_Y [15] $procmux$807_Y [15] }
  Optimizing cells in module \mask_n_shift.
  Optimizing cells in module \regfile.
Performed a total of 14 changes.

7.15.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\alu'.
Finding identical cells in module `\control'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\immgen'.
Finding identical cells in module `\mask_n_shift'.
<suppressed ~3 debug messages>
Finding identical cells in module `\regfile'.
Removed a total of 1 cells.

7.15.6. Executing OPT_RMDFF pass (remove dff with constant values).

7.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \immgen..
Finding unused cells or wires in module \mask_n_shift..
Finding unused cells or wires in module \regfile..
Removed 0 unused cells and 3158 unused wires.
<suppressed ~2 debug messages>

7.15.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module alu.
Optimizing module control.
<suppressed ~2 debug messages>
Optimizing module cpu.
<suppressed ~1 debug messages>
Optimizing module immgen.
Optimizing module mask_n_shift.
Optimizing module regfile.
<suppressed ~1 debug messages>

7.15.9. Rerunning OPT passes. (Maybe there is more to do..)

7.15.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \alu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \control..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \cpu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \immgen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mask_n_shift..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \regfile..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~59 debug messages>

7.15.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \alu.
  Optimizing cells in module \control.
  Optimizing cells in module \cpu.
  Optimizing cells in module \immgen.
  Optimizing cells in module \mask_n_shift.
  Optimizing cells in module \regfile.
Performed a total of 0 changes.

7.15.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\alu'.
Finding identical cells in module `\control'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\immgen'.
Finding identical cells in module `\mask_n_shift'.
Finding identical cells in module `\regfile'.
Removed a total of 0 cells.

7.15.13. Executing OPT_RMDFF pass (remove dff with constant values).

7.15.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \immgen..
Finding unused cells or wires in module \mask_n_shift..
Finding unused cells or wires in module \regfile..
Removed 0 unused cells and 2 unused wires.
<suppressed ~2 debug messages>

7.15.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module alu.
Optimizing module control.
Optimizing module cpu.
Optimizing module immgen.
Optimizing module mask_n_shift.
Optimizing module regfile.

7.15.16. Finished OPT passes. (There is nothing left to do.)

7.16. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping cpu.$procdff$1056 ($dff).
Mapping cpu.$procdff$1057 ($dff).
Mapping regfile.$auto$dff2dffe.cc:215:handle_dff_cell$8083 ($dffe).
Mapping regfile.$auto$dff2dffe.cc:215:handle_dff_cell$8086 ($dffe).
Mapping regfile.$auto$dff2dffe.cc:215:handle_dff_cell$8089 ($dffe).
Mapping regfile.$auto$dff2dffe.cc:215:handle_dff_cell$8092 ($dffe).
Mapping regfile.$auto$dff2dffe.cc:215:handle_dff_cell$8095 ($dffe).
Mapping regfile.$auto$dff2dffe.cc:215:handle_dff_cell$8098 ($dffe).
Mapping regfile.$auto$dff2dffe.cc:215:handle_dff_cell$8101 ($dffe).
Mapping regfile.$auto$dff2dffe.cc:215:handle_dff_cell$8104 ($dffe).
Mapping regfile.$auto$dff2dffe.cc:215:handle_dff_cell$8107 ($dffe).
Mapping regfile.$auto$dff2dffe.cc:215:handle_dff_cell$8110 ($dffe).
Mapping regfile.$auto$dff2dffe.cc:215:handle_dff_cell$8113 ($dffe).
Mapping regfile.$auto$dff2dffe.cc:215:handle_dff_cell$8116 ($dffe).
Mapping regfile.$auto$dff2dffe.cc:215:handle_dff_cell$8119 ($dffe).
Mapping regfile.$auto$dff2dffe.cc:215:handle_dff_cell$8122 ($dffe).
Mapping regfile.$auto$dff2dffe.cc:215:handle_dff_cell$8125 ($dffe).
Mapping regfile.$auto$dff2dffe.cc:215:handle_dff_cell$8128 ($dffe).
Mapping regfile.$auto$dff2dffe.cc:215:handle_dff_cell$8131 ($dffe).
Mapping regfile.$auto$dff2dffe.cc:215:handle_dff_cell$8134 ($dffe).
Mapping regfile.$auto$dff2dffe.cc:215:handle_dff_cell$8137 ($dffe).
Mapping regfile.$auto$dff2dffe.cc:215:handle_dff_cell$8140 ($dffe).
Mapping regfile.$auto$dff2dffe.cc:215:handle_dff_cell$8143 ($dffe).
Mapping regfile.$auto$dff2dffe.cc:215:handle_dff_cell$8146 ($dffe).
Mapping regfile.$auto$dff2dffe.cc:215:handle_dff_cell$8149 ($dffe).
Mapping regfile.$auto$dff2dffe.cc:215:handle_dff_cell$8152 ($dffe).
Mapping regfile.$auto$dff2dffe.cc:215:handle_dff_cell$8155 ($dffe).
Mapping regfile.$auto$dff2dffe.cc:215:handle_dff_cell$8158 ($dffe).
Mapping regfile.$auto$dff2dffe.cc:215:handle_dff_cell$8161 ($dffe).
Mapping regfile.$auto$dff2dffe.cc:215:handle_dff_cell$8164 ($dffe).
Mapping regfile.$auto$dff2dffe.cc:215:handle_dff_cell$8167 ($dffe).
Mapping regfile.$auto$dff2dffe.cc:215:handle_dff_cell$8170 ($dffe).
Mapping regfile.$auto$dff2dffe.cc:215:handle_dff_cell$8173 ($dffe).
Mapping regfile.$auto$dff2dffe.cc:215:handle_dff_cell$8176 ($dffe).

7.17. Executing SHREGMAP pass (map shift registers).
Converted 0 dff cells into 0 shift registers.

7.18. Executing TECHMAP pass (map to technology primitives).

7.18.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

7.18.2. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/xilinx/arith_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/xilinx/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_xilinx_lcu'.
Generating RTLIL representation for module `\_80_xilinx_alu'.
Successfully finished Verilog frontend.

7.18.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$bf3b5fab9e093d19bbea16c6516a73d098dbaa75\_80_xilinx_alu for cells of type $alu.
Using template $paramod$ed0e7b60ee0d374b6722444b11ce7533faf826e2\_80_xilinx_alu for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $and.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$943af4e63d02cf420cf82d17400bd04ea07088b0\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshr.
Using extmapper simplemap for cells of type $or.
Using template $paramod$2827e7d34c07400d403bef957360fef4bde6a36b\_80_xilinx_alu for cells of type $alu.
Using template $paramod$constmap:fc2cf25fcf0936565cd17225488a5f13b37bd865$paramod$d49ca568a452884daf082fad0451c61a0aa3c503\_90_shift_shiftx for cells of type $shiftx.
Using extmapper simplemap for cells of type $reduce_and.
Using template $paramod$719b7377ef9ef9687a4f925f8696c903232706da\_80_xilinx_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=5 for cells of type $pmux.
Using extmapper simplemap for cells of type $reduce_or.
Using template $paramod$constmap:e17d98e10fd93fb1f237134634a594c29c585b75$paramod$7763a33324958f8bd87e6533af96eec1431a09d5\_90_shift_shiftx for cells of type $shift.
Using template $paramod$constmap:ca33eefb3f536cb296a24526db65cc28ebc54f9d$paramod$be0aaaaa99b836769662eb394339403e75830486\_90_shift_shiftx for cells of type $shift.
Using template $paramod$constmap:cfe18f9dcbf321cb6311994a8efc1e30675937c3$paramod$7293aed416beb8760e5389a199e73fea480f82b9\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod\_90_pmux\WIDTH=2\S_WIDTH=4 for cells of type $pmux.
Using template $paramod$constmap:0e7d54b43cf4cb267a2f3b12b53dbaed39490a1b$paramod$38b0191e73df645285199f59445816383ee2f2ce\_90_shift_shiftx for cells of type $shiftx.
Running "alumacc" on wrapper $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=5:B_SIGNED=0:B_WIDTH=5:Y_WIDTH=5:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=5:B_SIGNED=0:B_WIDTH=5:Y_WIDTH=5:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=5:B_SIGNED=0:B_WIDTH=5:Y_WIDTH=5:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=3 for cells of type $pmux.
Using template $paramod$constmap:08bf4e39fec2d40d77cefdf3cc9b512c7e6beab1$paramod$d40eba4a20e46a503317295584d4cb72b41341da\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod\_90_pmux\WIDTH=2\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=2 for cells of type $pmux.
Using template $paramod$62030ebf1b70252fd10bdb5bbf61aaeebbaf6cdb\_80_xilinx_alu for cells of type $alu.
Using template $paramod$constmap:ad62432dc588384ac9e4502cee6ddae521345b24$paramod$616bc737fc20a0b56f184bcda6509db70a8b8664\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:e7214e8bd05a28e58319966b0df5f8236d0271c3$paramod$9852e737f52c689a5201940ede7b10a925704df2\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod\_90_pmux\WIDTH=16\S_WIDTH=2 for cells of type $pmux.
Using template $paramod$constmap:72f169cfb8bfa9048819c8bedc6b295364572284$paramod$e82f95b66701918fca10f3cd05193671f64c61b0\_90_shift_shiftx for cells of type $shiftx.
No more expansions possible.
<suppressed ~3718 debug messages>

7.19. Executing OPT pass (performing simple optimizations).

7.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module alu.
<suppressed ~190 debug messages>
Optimizing module control.
<suppressed ~156 debug messages>
Optimizing module cpu.
<suppressed ~533 debug messages>
Optimizing module immgen.
<suppressed ~52 debug messages>
Optimizing module mask_n_shift.
<suppressed ~81 debug messages>
Optimizing module regfile.
<suppressed ~1 debug messages>

7.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\alu'.
<suppressed ~2586 debug messages>
Finding identical cells in module `\control'.
<suppressed ~363 debug messages>
Finding identical cells in module `\cpu'.
<suppressed ~12 debug messages>
Finding identical cells in module `\immgen'.
<suppressed ~480 debug messages>
Finding identical cells in module `\mask_n_shift'.
<suppressed ~1908 debug messages>
Finding identical cells in module `\regfile'.
<suppressed ~12 debug messages>
Removed a total of 1787 cells.

7.19.3. Executing OPT_RMDFF pass (remove dff with constant values).

7.19.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \immgen..
Finding unused cells or wires in module \mask_n_shift..
Finding unused cells or wires in module \regfile..
Removed 1535 unused cells and 661 unused wires.
<suppressed ~1541 debug messages>

7.19.5. Finished fast OPT passes.

7.20. Executing TECHMAP pass (map to technology primitives).

7.20.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

7.20.2. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/xilinx/cells_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/xilinx/cells_map.v' to AST representation.
Generating RTLIL representation for module `\_90_dff_nn0_to_np0'.
Generating RTLIL representation for module `\_90_dff_pn0_to_pp0'.
Generating RTLIL representation for module `\_90_dff_nn1_to_np1'.
Generating RTLIL representation for module `\_90_dff_pn1_to_pp1'.
Generating RTLIL representation for module `\$__SHREG_'.
Generating RTLIL representation for module `\$__XILINX_SHREG_'.
Successfully finished Verilog frontend.

7.20.3. Continuing TECHMAP pass.
No more expansions possible.

7.21. Executing ABC pass (technology mapping using ABC).

7.21.1. Extracting gate netlist of module `\alu' to `<abc-temp-dir>/input.blif'..
Extracted 1115 gates and 1252 wires to a netlist network with 136 inputs and 222 outputs.

7.21.1.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: Currently "mfs" cannot process the network containing nodes with more than 6 fanins.
ABC: + write_blif <abc-temp-dir>/output.blif 

7.21.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     1138
ABC RESULTS:        internal signals:      894
ABC RESULTS:           input signals:      136
ABC RESULTS:          output signals:      222
Removing temp directory.

7.21.2. Extracting gate netlist of module `\control' to `<abc-temp-dir>/input.blif'..
Extracted 251 gates and 306 wires to a netlist network with 52 inputs and 23 outputs.

7.21.2.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: Currently "mfs" cannot process the network containing nodes with more than 6 fanins.
ABC: + write_blif <abc-temp-dir>/output.blif 

7.21.2.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:      100
ABC RESULTS:        internal signals:      231
ABC RESULTS:           input signals:       52
ABC RESULTS:          output signals:       23
Removing temp directory.

7.21.3. Extracting gate netlist of module `\cpu' to `<abc-temp-dir>/input.blif'..
Extracted 675 gates and 1012 wires to a netlist network with 335 inputs and 351 outputs.

7.21.3.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: Currently "mfs" cannot process the network containing nodes with more than 6 fanins.
ABC: + write_blif <abc-temp-dir>/output.blif 

7.21.3.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:      702
ABC RESULTS:        internal signals:      326
ABC RESULTS:           input signals:      335
ABC RESULTS:          output signals:      351
Removing temp directory.

7.21.4. Extracting gate netlist of module `\immgen' to `<abc-temp-dir>/input.blif'..
Extracted 227 gates and 261 wires to a netlist network with 32 inputs and 32 outputs.

7.21.4.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: Currently "mfs" cannot process the network containing nodes with more than 6 fanins.
ABC: + write_blif <abc-temp-dir>/output.blif 

7.21.4.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:       84
ABC RESULTS:        internal signals:      197
ABC RESULTS:           input signals:       32
ABC RESULTS:          output signals:       32
Removing temp directory.

7.21.5. Extracting gate netlist of module `\mask_n_shift' to `<abc-temp-dir>/input.blif'..
Extracted 249 gates and 288 wires to a netlist network with 37 inputs and 32 outputs.

7.21.5.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: Currently "mfs" cannot process the network containing nodes with more than 6 fanins.
ABC: + write_blif <abc-temp-dir>/output.blif 

7.21.5.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:      110
ABC RESULTS:        internal signals:      219
ABC RESULTS:           input signals:       37
ABC RESULTS:          output signals:       32
Removing temp directory.

7.21.6. Extracting gate netlist of module `\regfile' to `<abc-temp-dir>/input.blif'..
Extracted 3206 gates and 4281 wires to a netlist network with 1073 inputs and 1120 outputs.

7.21.6.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: Currently "mfs" cannot process the network containing nodes with more than 6 fanins.
ABC: + write_blif <abc-temp-dir>/output.blif 

7.21.6.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     3546
ABC RESULTS:        internal signals:     2088
ABC RESULTS:           input signals:     1073
ABC RESULTS:          output signals:     1120
Removing temp directory.
Removed 0 unused cells and 2513 unused wires.

7.22. Executing SHREGMAP pass (map shift registers).
Converted 0 dff cells into 0 shift registers.

7.23. Executing TECHMAP pass (map to technology primitives).

7.23.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/xilinx/lut_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/xilinx/lut_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

7.23.2. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/xilinx/ff_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/xilinx/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Successfully finished Verilog frontend.

7.23.3. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/xilinx/cells_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/xilinx/cells_map.v' to AST representation.
Generating RTLIL representation for module `\_90_dff_nn0_to_np0'.
Generating RTLIL representation for module `\_90_dff_pn0_to_pp0'.
Generating RTLIL representation for module `\_90_dff_nn1_to_np1'.
Generating RTLIL representation for module `\_90_dff_pn1_to_pp1'.
Generating RTLIL representation for module `\$__SHREG_'.
Generating RTLIL representation for module `\$__XILINX_SHREG_'.
Successfully finished Verilog frontend.

7.23.4. Continuing TECHMAP pass.
Using template $paramod$427c22b3d939cc86699975f3d64f7189213aed21\$lut for cells of type $lut.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template $paramod$c8372545c576b3dbae4ad35bb9866673580c1631\$lut for cells of type $lut.
Using template $paramod$ae94dc9dc483663ae1ec1d49498d74178bec5c3e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=658432 for cells of type $lut.
Using template $paramod$93986e1297d18d8e21c4aeadc7c22537464f1fd0\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=458752 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=1\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1000 for cells of type $lut.
Using template $paramod$780fa9613741d642ad2e5c448e76261ea49d3f40\$lut for cells of type $lut.
Using template $paramod$8d7c79e96fb558981bbf814a3967f3c175117be1\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=658672 for cells of type $lut.
Using template $paramod$3da916e1c5705810970d14a41b8c266d3136a8ba\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110000001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010100001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=131069 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=1597964288 for cells of type $lut.
Using template $paramod$8d41681cc8a96a8444024eee6b28b173f8a53660\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=65524 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111111001100110000111101010101 for cells of type $lut.
Using template $paramod$9d5ce566dbf7e714a154a239761ea1b883950041\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000000 for cells of type $lut.
Using template $paramod$570ac631b93a62fdb27905862fbaadd3a30691c4\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010000 for cells of type $lut.
Using template $paramod$90ba2774091e0903a9c3ece5c907846b85b12156\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=252654421 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011001100111010 for cells of type $lut.
Using template $paramod$3e11b3c6d9db37d5c07d383384157da91f18c4d9\$lut for cells of type $lut.
Using template $paramod$d748f9852b6dcbf019bd4a7773edea15ceb59d48\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=50659328 for cells of type $lut.
Using template $paramod$b432507a0bcbf09569f465b302202943963c8020\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=851968 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=84082688 for cells of type $lut.
Using template $paramod$fc58528f7ff6c5e297ae4307874bf7f349e88eb5\$lut for cells of type $lut.
Using template $paramod$5648867af30882b260f64c23972443f2beac02b7\$lut for cells of type $lut.
Using template $paramod$070a43c76b3e455d21d531ea7910c8bda4f9c314\$lut for cells of type $lut.
Using template $paramod$f749cdba3a35d4c196ce5c890be4df7542e7a04d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'10001100110000001100110011001100 for cells of type $lut.
Using template $paramod$581b9ce95f78cde56c1d50a00800b5c8ee63510e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10000000 for cells of type $lut.
Using template $paramod$d96001e3de01ab83df30d847b6e19ff895b75315\$lut for cells of type $lut.
Using template $paramod$a7bb944b41cefd320eb99a1063c9ab2abdeb28d2\$lut for cells of type $lut.
Using template $paramod$0b826e02ffd891c971f695984e5331152d2e8185\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000011 for cells of type $lut.
Using template $paramod$b029312186042c2908e5ad4547682b8daf82b1a9\$lut for cells of type $lut.
Using template $paramod$db2697898054fcba8787f0d549ceeb2b44c38a44\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00111010 for cells of type $lut.
Using template $paramod$29a77164598d04fbc2afefa056ebc3fa0edf0d82\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100001100000000 for cells of type $lut.
Using template $paramod$50edc1cb057c815fa0f4dcfecee16dfb722a1f31\$lut for cells of type $lut.
Using template $paramod$878232a220b601e7ddef127ac8c815268948d103\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011101111110000 for cells of type $lut.
Using template $paramod$6a498b2cb0ef79b0231a88a28e8a8289a25e5d88\$lut for cells of type $lut.
Using template $paramod$9e4e197d4cba90466d5405b9b15b8ad473f3f790\$lut for cells of type $lut.
Using template $paramod$a0a19a157a0892edf1cacc188b2bfd81c7e65c91\$lut for cells of type $lut.
Using template $paramod$82188c9a1dc0332b950fb1c5e601e9f8570c323e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=286195712 for cells of type $lut.
Using template $paramod$8620848fae18e62d829b8b76e161193e319da36a\$lut for cells of type $lut.
Using template $paramod$7281ae1a37185e868a7ad4657bd33151908d1079\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010001100000000 for cells of type $lut.
Using template $paramod$6aac6e0ec3f31a4e9218b37e9af1fbed08f788ae\$lut for cells of type $lut.
Using template $paramod$ae2595a1a7cb3b19904521540ed4681c4096c9c4\$lut for cells of type $lut.
Using template $paramod$1f8c55058ac54edcd27d4ed3c8e4208c961096c8\$lut for cells of type $lut.
Using template $paramod$4ef20ea93678e7181c3629a469d9c02ad73dde43\$lut for cells of type $lut.
Using template $paramod$127d65250ea122fa45d434e2ad56f43e55d8e41b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=65536 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00110101 for cells of type $lut.
Using template $paramod$19a28fd5b42d06a33a41c8eb111b10454b8017f3\$lut for cells of type $lut.
Using template $paramod$b41ef50a59c5a6f037d414a6fc3b923e77b91caf\$lut for cells of type $lut.
Using template $paramod$01e48a99de9f1eb004005419da4d6322af31b569\$lut for cells of type $lut.
Using template $paramod$98ad2ef080e466925f3ef60ce9c6959817948287\$lut for cells of type $lut.
Using template $paramod$33a8b4c8a84ca536dbdd4fea6c96842757b1a355\$lut for cells of type $lut.
Using template $paramod$fd981d57d953ba8dcac298d3386c951aac959b56\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110100100000000 for cells of type $lut.
Using template $paramod$14cdc485f0a2d1037a8808652dedc7644b329444\$lut for cells of type $lut.
Using template $paramod$53ac94ab0b899d60dcef89bdc95461b2f7402801\$lut for cells of type $lut.
Using template $paramod$408b6e674f2a721a21cbbb9c28c3f87900bb4cbc\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=184287232 for cells of type $lut.
Using template $paramod$efaf276713ad9677d49c07d60e5151778de60331\$lut for cells of type $lut.
Using template $paramod$e5401925f05569a2033adfb48d64ba7b2a02bae8\$lut for cells of type $lut.
Using template $paramod$fc0eb34e8bbb325c8550e8a1be417cf66932beae\$lut for cells of type $lut.
Using template $paramod$86737fcd882d9a468dc9892bdf57174a670ff4f6\$lut for cells of type $lut.
Using template $paramod$22741b0f73190214fdad6daad9402290f8a9f996\$lut for cells of type $lut.
Using template $paramod$61755557b44dc938f760d1094fabc495daa852fd\$lut for cells of type $lut.
Using template $paramod$a43fa94d0dc18a4a7ac90cf63bc9c50298dcd478\$lut for cells of type $lut.
Using template $paramod$9677600f4e52e75046543ca02f752e2e15076005\$lut for cells of type $lut.
Using template $paramod$d88098a7e2058da1dd803d149ca308c449a33103\$lut for cells of type $lut.
Using template $paramod$d1d1abdd700f42ff3d6b113ca295362c3c57e065\$lut for cells of type $lut.
Using template $paramod$62f800e395e76ca012aa2410a6ff46e3cd18b75a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10111100 for cells of type $lut.
Using template $paramod$5179a8f8caf67f8ce8349a768ac0e8af8178b5b8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100000000 for cells of type $lut.
Using template $paramod$0547d5e78cb69d96dc868282cc5c1c44c7279c82\$lut for cells of type $lut.
Using template $paramod$ffe1cbe67e42e1ecea2392810f2148cd146eb8df\$lut for cells of type $lut.
Using template $paramod$197c1588ad2eab170fe403a1e10eadcb4ad636bd\$lut for cells of type $lut.
Using template $paramod$d461e622b52e78a4a85720706c83869bea118681\$lut for cells of type $lut.
Using template $paramod$07efd0c82e9d1ffdc4438614fb11aec9609c3bdf\$lut for cells of type $lut.
Using template $paramod$bd410629760dd3815745d7975fe5de492b033169\$lut for cells of type $lut.
Using template $paramod$c419776e3dbe2e9de882afc5f525f52204908739\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100000000000 for cells of type $lut.
Using template $paramod$3126902c87dd3f05eafeea593490bd792bae0033\$lut for cells of type $lut.
Using template $paramod$2b041a6a6f316e99b6a9a4d535607946f3e5258c\$lut for cells of type $lut.
Using template $paramod$e7c531e78382610e92a43dcf4163e72e3d3709a2\$lut for cells of type $lut.
Using template $paramod$c6c2fe633f3af61a99290882d38a36d2d3a4c281\$lut for cells of type $lut.
Using template $paramod$ee8d10cfd88b188abfae9cf25e99e0711ba95cad\$lut for cells of type $lut.
Using template $paramod$1d97a1e24cabf2968a9e5545d20668f19cd03cb9\$lut for cells of type $lut.
Using template $paramod$d7470c4c3a2a7fb4d8b7ddd56c9bb0ca90d8f964\$lut for cells of type $lut.
Using template $paramod$867f6da18de6971640ce33170c7e695a080e8a27\$lut for cells of type $lut.
Using template $paramod$3235540defb11d06518549e2a7a274800ced2e0e\$lut for cells of type $lut.
Using template $paramod$ed1e42d11e35854322e05c8629e1f0580c259392\$lut for cells of type $lut.
Using template $paramod$b8de4cfedf405d9938030b4ac70a72f2d7c99dc0\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'10001000000011110000000000000000 for cells of type $lut.
Using template $paramod$a8370565b8d1834a44468e2e460a9fa125cf6e4e\$lut for cells of type $lut.
Using template $paramod$916e6a3a42198de3a27498985f8fa4ce421bb907\$lut for cells of type $lut.
Using template $paramod$19d6eca8a647df5ca4ec38efac72455003b584f1\$lut for cells of type $lut.
Using template $paramod$b80d6e2b1756ae6e0c5ee0f7b47689a03e739a1a\$lut for cells of type $lut.
Using template $paramod$c6a01b34e90b12211337e189a592f1c7d664dcc5\$lut for cells of type $lut.
Using template $paramod$554053da23292acb0d92db030e40a1bcc1ebf301\$lut for cells of type $lut.
Using template $paramod$089476a2265d3c76c4c2d7004bf1cde5e89f39d1\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101001100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010100000011 for cells of type $lut.
Using template $paramod$96e47c197bb82fe374617fa53ac5102cdfb2b0c4\$lut for cells of type $lut.
Using template $paramod$8a8ff953f6129e122047d149f8c084d3c0ee8047\$lut for cells of type $lut.
Using template $paramod$7b44e3a2b4fefd7e8b1a5c65d66878e3f38448b7\$lut for cells of type $lut.
Using template $paramod$dd4244276fda33ffd19aeb7980d1e701494f7908\$lut for cells of type $lut.
Using template $paramod$557b1c09eca2d88877812912a8da544ae59678d3\$lut for cells of type $lut.
Using template $paramod$8579c6513b4af8f2c24e08f4a4ac49111723b308\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11110000111100001100110010101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=256114688 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001100000101 for cells of type $lut.
Using template $paramod$0e568f3903ef4297cd811660474d3b8bfea8e92b\$lut for cells of type $lut.
Using template $paramod$0be01586bec2d86b0cf3039ee5f06b3fa503e4be\$lut for cells of type $lut.
Using template $paramod$9bbae05efb4efbd804c6cc59c15a155b67a71bab\$lut for cells of type $lut.
Using template $paramod$1d8719e81033b15b573976af9039c5c28a74618d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=285343503 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000001110111 for cells of type $lut.
Using template $paramod$cabf2cef0365e3cf7af247a4deadcea7fd4e03b0\$lut for cells of type $lut.
Using template $paramod$068977d2b575cd3af3cd06fb4ea5e34072d97d1a\$lut for cells of type $lut.
Using template $paramod$5028a7c5b73f7ed111ed38a3165460ad1d34c16b\$lut for cells of type $lut.
Using template $paramod$7b547bb168e353315b4959e708982fb501161ac6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011100000000 for cells of type $lut.
Using template $paramod$d663e66943644eab4cdff77e2d5b20c40b7e91f1\$lut for cells of type $lut.
Using template $paramod$8d331b7bfadc3644e8cf484512e5be899aa9a490\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101100000000 for cells of type $lut.
Using template $paramod$daeca81e9e95a5ecd73d2c84bec29dab472442df\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11110011111101010000000000000000 for cells of type $lut.
Using template $paramod$acd5867af60742974262d2044a056023d1694ed8\$lut for cells of type $lut.
Using template $paramod$d810557c5bcb491830fc1150bb6279889a9fc315\$lut for cells of type $lut.
Using template $paramod$1a5128d2ae4b204da9abaa5690b8411d6e9e4b72\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001011 for cells of type $lut.
Using template $paramod$36f5baf3e5ddf5fe65e84d297736b050f1ca5c45\$lut for cells of type $lut.
Using template $paramod$efe6857916e00b577fe9b59d28783c3ab13f0269\$lut for cells of type $lut.
Using template $paramod$56f3e246421b6b29fd066d86d01fc72a1f44c94f\$lut for cells of type $lut.
Using template $paramod$ab37d2330c09ebcef613acd73dcef9907779354e\$lut for cells of type $lut.
Using template $paramod$7a737e5d3e2e23a6a857fbe096678436e50b1f8d\$lut for cells of type $lut.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
Using template $paramod$919893048663aaec74ca4d27b3159553bc611eba\$lut for cells of type $lut.
Using template $paramod$95c6a64df76131b90399696387f6e4430aa0bf89\$lut for cells of type $lut.
Using template $paramod$9d0657a5f11eab9a2ebccdba21a5812e1b06ff33\$lut for cells of type $lut.
Using template $paramod$f6911cf108a4df89c75c9b82ae7f908be1d48942\$lut for cells of type $lut.
Using template $paramod$05b7e8229d9a7a31e653ac7a3cef172aa16e73f1\$lut for cells of type $lut.
Using template $paramod$39cd98414d41ff83a7aedd85abb23bb8aa61b3d2\$lut for cells of type $lut.
Using template $paramod$2372381f45d474b3eb5c787077cd8c0e73353efe\$lut for cells of type $lut.
Using template $paramod$d059fe5a66b8dc8ed880b44bd823cd90e5d9f4b7\$lut for cells of type $lut.
Using template $paramod$1929d44748517239e36a599c0facfb62ddb99607\$lut for cells of type $lut.
Using template $paramod$b04fff3ae85849ed55fc705ae5176eb40a236cb4\$lut for cells of type $lut.
Using template $paramod$7dc7c891cf3c790c25aac24b42cb99d63e14f42a\$lut for cells of type $lut.
Using template $paramod$d332c140cb4923288068d8a82e6bd6c03cf3cbdd\$lut for cells of type $lut.
Using template $paramod$d0ac53930a1b4c838240451557918b05ff4f327e\$lut for cells of type $lut.
Using template $paramod$43d36707918893cdc94f3173e86faa45633b8ce7\$lut for cells of type $lut.
Using template $paramod$9c1fdb72bfab429eb035e50b86046f0edb412905\$lut for cells of type $lut.
Using template $paramod$a1999d6d6a904acf83979cc5882817a27744ff83\$lut for cells of type $lut.
Using template $paramod$704a60f45e1d0e2c39679a66f4e4fb3624f8dfa6\$lut for cells of type $lut.
Using template $paramod$4cfd945d3c3f48c0647d290429be39fc4e2b738d\$lut for cells of type $lut.
Using template $paramod$d5c013b77b78b3ec2d321f21957799cc89fff543\$lut for cells of type $lut.
Using template $paramod$4f01feb1ce38cfbce9942d8a283e6679f6f8a4b8\$lut for cells of type $lut.
Using template $paramod$7df7cb2972de852e31ecf06f725818880583fc48\$lut for cells of type $lut.
Using template $paramod$61c94d2d5e35b95ba821b255a427540b4d889699\$lut for cells of type $lut.
Using template $paramod$001381e47db6c68c148c00b4a34f741e8965cad2\$lut for cells of type $lut.
Using template $paramod$6c02d57d98cf3f057b2ae5b6cdac71ecc848ec72\$lut for cells of type $lut.
Using template $paramod$3d3590283df8daa584afb822e50bac5825b65dbf\$lut for cells of type $lut.
Using template $paramod$fbd8f90e6edf797d5713291e0ccfc3180400c111\$lut for cells of type $lut.
Using template $paramod$e9d56845fb85ca52e365481f2c63e65599f06b35\$lut for cells of type $lut.
Using template $paramod$bb05ed0b0d55e5916e24b50afcb767a0a3d0d456\$lut for cells of type $lut.
Using template $paramod$20ab94e3fb59ba497a811fdd03f7069766baeb73\$lut for cells of type $lut.
Using template $paramod$edd35efe8c15a15432de0bad29845079453bd6d0\$lut for cells of type $lut.
Using template $paramod$4bb80efc5bf3d471119ab7084502f4a0e880517d\$lut for cells of type $lut.
Using template $paramod$609a9f783ed2f637c8320794f1a00a9f2efa37af\$lut for cells of type $lut.
Using template $paramod$f1faaca0c1d82e8e63c7fc2c00cabbbe37ac2d97\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01011100 for cells of type $lut.
Using template $paramod$f116de1209b90b94a83b4d39b05164deb219fdc8\$lut for cells of type $lut.
Using template $paramod$381cc4a638c916a87fae9b22e61cbdbe3aa8e2c2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11111000 for cells of type $lut.
Using template $paramod$32bb39d76fc7a8f8e275e40fbdb04bbe9c27df86\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010001000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11010000 for cells of type $lut.
Using template $paramod$085c0028f8feddf7bbf374b46c8aafa6577fdf3b\$lut for cells of type $lut.
Using template $paramod$3097768444c8d9767aa9884ba04547ad5db183d9\$lut for cells of type $lut.
Using template $paramod$28c0787ccc12daa63318773b6293e301ddad329f\$lut for cells of type $lut.
Using template $paramod$69634f8058d717741842d7e32c808e6eb4a2cded\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11110100 for cells of type $lut.
Using template $paramod$f213b751f2a49686b126a3ebb30391425ffc0b30\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=1078001472 for cells of type $lut.
Using template $paramod$b5cd238a527d851ba52055b76f8b8313ff4d0a1d\$lut for cells of type $lut.
Using template $paramod$9e980e8ae081eddc87d373dc531af195bf94bed1\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001110 for cells of type $lut.
Using template $paramod$ccce4f3946ebc1c1bbc18bd1adc9add9d368a18e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01100000 for cells of type $lut.
Using template $paramod$7f70664468c819f50d12ac6a81dd543cd7ff6142\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11110100111111111111111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001101 for cells of type $lut.
Using template $paramod$53afc4693cdd4770ebaebeb0ab6c288fde062f75\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000000000000 for cells of type $lut.
Using template $paramod$746424d0983081829316163db34337ccf8ceb1ee\$lut for cells of type $lut.
Using template $paramod$5fba6fa4affd3d8cb90b92595f737467c857f3c8\$lut for cells of type $lut.
Using template $paramod$ece909f0a88cc2eeb9002d94570dcd17075492aa\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=117440512 for cells of type $lut.
Using template $paramod$21c960a5b915592a41d9aac053a605faadf95b5d\$lut for cells of type $lut.
Using template $paramod$056bcf12ab18330080284c962e2c496addef9d32\$lut for cells of type $lut.
Using template $paramod$900c424846b13d8117f625e56b00069024e00181\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111010001111111111111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001101 for cells of type $lut.
Using template $paramod$295c9294db32ab165ef852fae331375fa18e0e84\$lut for cells of type $lut.
Using template $paramod$41ddac21dfa7169eeb79f70cd626e7c1cc7bffe2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=851971 for cells of type $lut.
Using template $paramod$9fe3f75bfb19f9a1c61c496534f641a412c65d21\$lut for cells of type $lut.
Using template $paramod$b3bfcb1b8c360ce257ac9f6dbee513afdd5f650c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=268435456 for cells of type $lut.
Using template $paramod$764b54c448dc6d3451cf5677e27c53aa9b38192e\$lut for cells of type $lut.
Using template $paramod$0c3fb970ddfd8262d38d9333279601127f9fee08\$lut for cells of type $lut.
Using template $paramod$cb9ce2686df43442d621ca3dba36fab9ff9cedb4\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111111000000001111111111111000 for cells of type $lut.
Using template $paramod$69f5d31a0c9890df88ec49f34e03d896ed1d5c94\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001111110101 for cells of type $lut.
Using template $paramod$5557e7fbed07131ff05a82aef4048e32dee601ae\$lut for cells of type $lut.
Using template $paramod$1e131851cb945f8da39708ca44550c12424bcf89\$lut for cells of type $lut.
Using template $paramod$28c8218f4d4c97d59e8d1569ae00e325e33cf29f\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~6643 debug messages>

7.24. Executing DFFINIT pass (set INIT param on FF cells).
Setting cpu.$auto$simplemap.cc:420:simplemap_dff$8218.INIT (port=Q, net=\iaddr [9]) to 1'0.
Setting cpu.$auto$simplemap.cc:420:simplemap_dff$8220.INIT (port=Q, net=\iaddr [11]) to 1'0.
Setting cpu.$auto$simplemap.cc:420:simplemap_dff$8221.INIT (port=Q, net=\iaddr [12]) to 1'0.
Setting cpu.$auto$simplemap.cc:420:simplemap_dff$8222.INIT (port=Q, net=\iaddr [13]) to 1'0.
Setting cpu.$auto$simplemap.cc:420:simplemap_dff$8223.INIT (port=Q, net=\iaddr [14]) to 1'0.
Setting cpu.$auto$simplemap.cc:420:simplemap_dff$8224.INIT (port=Q, net=\iaddr [15]) to 1'0.
Setting cpu.$auto$simplemap.cc:420:simplemap_dff$8225.INIT (port=Q, net=\iaddr [16]) to 1'0.
Setting cpu.$auto$simplemap.cc:420:simplemap_dff$8226.INIT (port=Q, net=\iaddr [17]) to 1'0.
Setting cpu.$auto$simplemap.cc:420:simplemap_dff$8227.INIT (port=Q, net=\iaddr [18]) to 1'0.
Setting cpu.$auto$simplemap.cc:420:simplemap_dff$8228.INIT (port=Q, net=\iaddr [19]) to 1'0.
Setting cpu.$auto$simplemap.cc:420:simplemap_dff$8229.INIT (port=Q, net=\iaddr [20]) to 1'0.
Setting cpu.$auto$simplemap.cc:420:simplemap_dff$8231.INIT (port=Q, net=\iaddr [22]) to 1'0.
Setting cpu.$auto$simplemap.cc:420:simplemap_dff$8232.INIT (port=Q, net=\iaddr [23]) to 1'0.
Setting cpu.$auto$simplemap.cc:420:simplemap_dff$8233.INIT (port=Q, net=\iaddr [24]) to 1'0.
Setting cpu.$auto$simplemap.cc:420:simplemap_dff$8234.INIT (port=Q, net=\iaddr [25]) to 1'0.
Setting cpu.$auto$simplemap.cc:420:simplemap_dff$8235.INIT (port=Q, net=\iaddr [26]) to 1'0.
Setting cpu.$auto$simplemap.cc:420:simplemap_dff$8236.INIT (port=Q, net=\iaddr [27]) to 1'0.
Setting cpu.$auto$simplemap.cc:420:simplemap_dff$8237.INIT (port=Q, net=\iaddr [28]) to 1'0.
Setting cpu.$auto$simplemap.cc:420:simplemap_dff$8238.INIT (port=Q, net=\iaddr [29]) to 1'0.
Setting cpu.$auto$simplemap.cc:420:simplemap_dff$8239.INIT (port=Q, net=\iaddr [30]) to 1'0.
Setting cpu.$auto$simplemap.cc:420:simplemap_dff$8240.INIT (port=Q, net=\iaddr [31]) to 1'0.
Setting cpu.$auto$simplemap.cc:420:simplemap_dff$8180.INIT (port=Q, net=\iaddr_r [3]) to 1'0.
Setting cpu.$auto$simplemap.cc:420:simplemap_dff$8209.INIT (port=Q, net=\iaddr [0]) to 1'0.
Setting cpu.$auto$simplemap.cc:420:simplemap_dff$8210.INIT (port=Q, net=\iaddr [1]) to 1'0.
Setting cpu.$auto$simplemap.cc:420:simplemap_dff$8211.INIT (port=Q, net=\iaddr [2]) to 1'0.
Setting cpu.$auto$simplemap.cc:420:simplemap_dff$8212.INIT (port=Q, net=\iaddr [3]) to 1'0.
Setting cpu.$auto$simplemap.cc:420:simplemap_dff$8213.INIT (port=Q, net=\iaddr [4]) to 1'0.
Setting cpu.$auto$simplemap.cc:420:simplemap_dff$8214.INIT (port=Q, net=\iaddr [5]) to 1'0.
Setting cpu.$auto$simplemap.cc:420:simplemap_dff$8179.INIT (port=Q, net=\iaddr_r [2]) to 1'0.
Setting cpu.$auto$simplemap.cc:420:simplemap_dff$8185.INIT (port=Q, net=\iaddr_r [8]) to 1'0.
Setting cpu.$auto$simplemap.cc:420:simplemap_dff$8182.INIT (port=Q, net=\iaddr_r [5]) to 1'0.
Setting cpu.$auto$simplemap.cc:420:simplemap_dff$8183.INIT (port=Q, net=\iaddr_r [6]) to 1'0.
Setting cpu.$auto$simplemap.cc:420:simplemap_dff$8184.INIT (port=Q, net=\iaddr_r [7]) to 1'0.
Setting cpu.$auto$simplemap.cc:420:simplemap_dff$8186.INIT (port=Q, net=\iaddr_r [9]) to 1'0.
Setting cpu.$auto$simplemap.cc:420:simplemap_dff$8181.INIT (port=Q, net=\iaddr_r [4]) to 1'0.
Setting cpu.$auto$simplemap.cc:420:simplemap_dff$8187.INIT (port=Q, net=\iaddr_r [10]) to 1'0.
Setting cpu.$auto$simplemap.cc:420:simplemap_dff$8188.INIT (port=Q, net=\iaddr_r [11]) to 1'0.
Setting cpu.$auto$simplemap.cc:420:simplemap_dff$8189.INIT (port=Q, net=\iaddr_r [12]) to 1'0.
Setting cpu.$auto$simplemap.cc:420:simplemap_dff$8190.INIT (port=Q, net=\iaddr_r [13]) to 1'0.
Setting cpu.$auto$simplemap.cc:420:simplemap_dff$8191.INIT (port=Q, net=\iaddr_r [14]) to 1'0.
Setting cpu.$auto$simplemap.cc:420:simplemap_dff$8192.INIT (port=Q, net=\iaddr_r [15]) to 1'0.
Setting cpu.$auto$simplemap.cc:420:simplemap_dff$8193.INIT (port=Q, net=\iaddr_r [16]) to 1'0.
Setting cpu.$auto$simplemap.cc:420:simplemap_dff$8194.INIT (port=Q, net=\iaddr_r [17]) to 1'0.
Setting cpu.$auto$simplemap.cc:420:simplemap_dff$8195.INIT (port=Q, net=\iaddr_r [18]) to 1'0.
Setting cpu.$auto$simplemap.cc:420:simplemap_dff$8196.INIT (port=Q, net=\iaddr_r [19]) to 1'0.
Setting cpu.$auto$simplemap.cc:420:simplemap_dff$8197.INIT (port=Q, net=\iaddr_r [20]) to 1'0.
Setting cpu.$auto$simplemap.cc:420:simplemap_dff$8198.INIT (port=Q, net=\iaddr_r [21]) to 1'0.
Setting cpu.$auto$simplemap.cc:420:simplemap_dff$8199.INIT (port=Q, net=\iaddr_r [22]) to 1'0.
Setting cpu.$auto$simplemap.cc:420:simplemap_dff$8200.INIT (port=Q, net=\iaddr_r [23]) to 1'0.
Setting cpu.$auto$simplemap.cc:420:simplemap_dff$8201.INIT (port=Q, net=\iaddr_r [24]) to 1'0.
Setting cpu.$auto$simplemap.cc:420:simplemap_dff$8202.INIT (port=Q, net=\iaddr_r [25]) to 1'0.
Setting cpu.$auto$simplemap.cc:420:simplemap_dff$8203.INIT (port=Q, net=\iaddr_r [26]) to 1'0.
Setting cpu.$auto$simplemap.cc:420:simplemap_dff$8204.INIT (port=Q, net=\iaddr_r [27]) to 1'0.
Setting cpu.$auto$simplemap.cc:420:simplemap_dff$8205.INIT (port=Q, net=\iaddr_r [28]) to 1'0.
Setting cpu.$auto$simplemap.cc:420:simplemap_dff$8206.INIT (port=Q, net=\iaddr_r [29]) to 1'0.
Setting cpu.$auto$simplemap.cc:420:simplemap_dff$8207.INIT (port=Q, net=\iaddr_r [30]) to 1'0.
Setting cpu.$auto$simplemap.cc:420:simplemap_dff$8208.INIT (port=Q, net=\iaddr_r [31]) to 1'0.
Setting cpu.$auto$simplemap.cc:420:simplemap_dff$8215.INIT (port=Q, net=\iaddr [6]) to 1'0.
Setting cpu.$auto$simplemap.cc:420:simplemap_dff$8216.INIT (port=Q, net=\iaddr [7]) to 1'0.
Setting cpu.$auto$simplemap.cc:420:simplemap_dff$8217.INIT (port=Q, net=\iaddr [8]) to 1'0.
Setting cpu.$auto$simplemap.cc:420:simplemap_dff$8219.INIT (port=Q, net=\iaddr [10]) to 1'0.
Setting cpu.$auto$simplemap.cc:420:simplemap_dff$8230.INIT (port=Q, net=\iaddr [21]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8389.INIT (port=Q, net=\bank[27] [20]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8421.INIT (port=Q, net=\bank[26] [20]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8773.INIT (port=Q, net=\bank[15] [20]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8453.INIT (port=Q, net=\bank[25] [20]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8485.INIT (port=Q, net=\bank[24] [20]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8644.INIT (port=Q, net=\bank[19] [19]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8676.INIT (port=Q, net=\bank[18] [19]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8388.INIT (port=Q, net=\bank[27] [19]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8420.INIT (port=Q, net=\bank[26] [19]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8452.INIT (port=Q, net=\bank[25] [19]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8484.INIT (port=Q, net=\bank[24] [19]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8836.INIT (port=Q, net=\bank[13] [19]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8868.INIT (port=Q, net=\bank[12] [19]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8996.INIT (port=Q, net=\bank[8] [19]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8772.INIT (port=Q, net=\bank[15] [19]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8867.INIT (port=Q, net=\bank[12] [18]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8611.INIT (port=Q, net=\bank[20] [18]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8707.INIT (port=Q, net=\bank[17] [18]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8739.INIT (port=Q, net=\bank[16] [18]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8451.INIT (port=Q, net=\bank[25] [18]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8483.INIT (port=Q, net=\bank[24] [18]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8387.INIT (port=Q, net=\bank[27] [18]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8547.INIT (port=Q, net=\bank[22] [18]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8643.INIT (port=Q, net=\bank[19] [18]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8675.INIT (port=Q, net=\bank[18] [18]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9090.INIT (port=Q, net=\bank[5] [17]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9026.INIT (port=Q, net=\bank[7] [17]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8546.INIT (port=Q, net=\bank[22] [17]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8642.INIT (port=Q, net=\bank[19] [17]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8674.INIT (port=Q, net=\bank[18] [17]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8610.INIT (port=Q, net=\bank[20] [17]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8706.INIT (port=Q, net=\bank[17] [17]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8738.INIT (port=Q, net=\bank[16] [17]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8834.INIT (port=Q, net=\bank[13] [17]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8866.INIT (port=Q, net=\bank[12] [17]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8994.INIT (port=Q, net=\bank[8] [17]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8770.INIT (port=Q, net=\bank[15] [17]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8482.INIT (port=Q, net=\bank[24] [17]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8386.INIT (port=Q, net=\bank[27] [17]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8513.INIT (port=Q, net=\bank[23] [16]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8545.INIT (port=Q, net=\bank[22] [16]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8641.INIT (port=Q, net=\bank[19] [16]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8673.INIT (port=Q, net=\bank[18] [16]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8577.INIT (port=Q, net=\bank[21] [16]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8609.INIT (port=Q, net=\bank[20] [16]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8705.INIT (port=Q, net=\bank[17] [16]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8737.INIT (port=Q, net=\bank[16] [16]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8833.INIT (port=Q, net=\bank[13] [16]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8865.INIT (port=Q, net=\bank[12] [16]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8993.INIT (port=Q, net=\bank[8] [16]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8769.INIT (port=Q, net=\bank[15] [16]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8449.INIT (port=Q, net=\bank[25] [16]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8481.INIT (port=Q, net=\bank[24] [16]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8385.INIT (port=Q, net=\bank[27] [16]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8417.INIT (port=Q, net=\bank[26] [16]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8512.INIT (port=Q, net=\bank[23] [15]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8544.INIT (port=Q, net=\bank[22] [15]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8640.INIT (port=Q, net=\bank[19] [15]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8672.INIT (port=Q, net=\bank[18] [15]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8576.INIT (port=Q, net=\bank[21] [15]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8608.INIT (port=Q, net=\bank[20] [15]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8704.INIT (port=Q, net=\bank[17] [15]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8736.INIT (port=Q, net=\bank[16] [15]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8832.INIT (port=Q, net=\bank[13] [15]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8864.INIT (port=Q, net=\bank[12] [15]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8992.INIT (port=Q, net=\bank[8] [15]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8768.INIT (port=Q, net=\bank[15] [15]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8480.INIT (port=Q, net=\bank[24] [15]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8384.INIT (port=Q, net=\bank[27] [15]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8416.INIT (port=Q, net=\bank[26] [15]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8510.INIT (port=Q, net=\bank[23] [13]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8542.INIT (port=Q, net=\bank[22] [13]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8638.INIT (port=Q, net=\bank[19] [13]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8670.INIT (port=Q, net=\bank[18] [13]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8574.INIT (port=Q, net=\bank[21] [13]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8606.INIT (port=Q, net=\bank[20] [13]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8702.INIT (port=Q, net=\bank[17] [13]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8734.INIT (port=Q, net=\bank[16] [13]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8830.INIT (port=Q, net=\bank[13] [13]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8862.INIT (port=Q, net=\bank[12] [13]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8990.INIT (port=Q, net=\bank[8] [13]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8766.INIT (port=Q, net=\bank[15] [13]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8350.INIT (port=Q, net=\bank[28] [13]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8478.INIT (port=Q, net=\bank[24] [13]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8382.INIT (port=Q, net=\bank[27] [13]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8414.INIT (port=Q, net=\bank[26] [13]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8605.INIT (port=Q, net=\bank[20] [12]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8701.INIT (port=Q, net=\bank[17] [12]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8733.INIT (port=Q, net=\bank[16] [12]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8541.INIT (port=Q, net=\bank[22] [12]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8669.INIT (port=Q, net=\bank[18] [12]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8829.INIT (port=Q, net=\bank[13] [12]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8989.INIT (port=Q, net=\bank[8] [12]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8765.INIT (port=Q, net=\bank[15] [12]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8349.INIT (port=Q, net=\bank[28] [12]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8445.INIT (port=Q, net=\bank[25] [12]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8477.INIT (port=Q, net=\bank[24] [12]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8381.INIT (port=Q, net=\bank[27] [12]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8413.INIT (port=Q, net=\bank[26] [12]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8540.INIT (port=Q, net=\bank[22] [11]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8636.INIT (port=Q, net=\bank[19] [11]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8668.INIT (port=Q, net=\bank[18] [11]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8604.INIT (port=Q, net=\bank[20] [11]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8700.INIT (port=Q, net=\bank[17] [11]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8732.INIT (port=Q, net=\bank[16] [11]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8539.INIT (port=Q, net=\bank[22] [10]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8635.INIT (port=Q, net=\bank[19] [10]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8667.INIT (port=Q, net=\bank[18] [10]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8603.INIT (port=Q, net=\bank[20] [10]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8699.INIT (port=Q, net=\bank[17] [10]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8731.INIT (port=Q, net=\bank[16] [10]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8379.INIT (port=Q, net=\bank[27] [10]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8411.INIT (port=Q, net=\bank[26] [10]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8347.INIT (port=Q, net=\bank[28] [10]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8443.INIT (port=Q, net=\bank[25] [10]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8475.INIT (port=Q, net=\bank[24] [10]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8827.INIT (port=Q, net=\bank[13] [10]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8859.INIT (port=Q, net=\bank[12] [10]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8763.INIT (port=Q, net=\bank[15] [10]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8826.INIT (port=Q, net=\bank[13] [9]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8858.INIT (port=Q, net=\bank[12] [9]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8986.INIT (port=Q, net=\bank[8] [9]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8762.INIT (port=Q, net=\bank[15] [9]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8346.INIT (port=Q, net=\bank[28] [9]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8474.INIT (port=Q, net=\bank[24] [9]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8378.INIT (port=Q, net=\bank[27] [9]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8410.INIT (port=Q, net=\bank[26] [9]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8506.INIT (port=Q, net=\bank[23] [9]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8538.INIT (port=Q, net=\bank[22] [9]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8634.INIT (port=Q, net=\bank[19] [9]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8666.INIT (port=Q, net=\bank[18] [9]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8570.INIT (port=Q, net=\bank[21] [9]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8602.INIT (port=Q, net=\bank[20] [9]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8698.INIT (port=Q, net=\bank[17] [9]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8730.INIT (port=Q, net=\bank[16] [9]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8345.INIT (port=Q, net=\bank[28] [8]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8441.INIT (port=Q, net=\bank[25] [8]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8473.INIT (port=Q, net=\bank[24] [8]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8377.INIT (port=Q, net=\bank[27] [8]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8409.INIT (port=Q, net=\bank[26] [8]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8825.INIT (port=Q, net=\bank[13] [8]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8857.INIT (port=Q, net=\bank[12] [8]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8985.INIT (port=Q, net=\bank[8] [8]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8761.INIT (port=Q, net=\bank[15] [8]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8537.INIT (port=Q, net=\bank[22] [8]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8633.INIT (port=Q, net=\bank[19] [8]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8665.INIT (port=Q, net=\bank[18] [8]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8601.INIT (port=Q, net=\bank[20] [8]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8697.INIT (port=Q, net=\bank[17] [8]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8729.INIT (port=Q, net=\bank[16] [8]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8504.INIT (port=Q, net=\bank[23] [7]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8536.INIT (port=Q, net=\bank[22] [7]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8632.INIT (port=Q, net=\bank[19] [7]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8664.INIT (port=Q, net=\bank[18] [7]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8568.INIT (port=Q, net=\bank[21] [7]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8600.INIT (port=Q, net=\bank[20] [7]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8696.INIT (port=Q, net=\bank[17] [7]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8728.INIT (port=Q, net=\bank[16] [7]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8824.INIT (port=Q, net=\bank[13] [7]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8856.INIT (port=Q, net=\bank[12] [7]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8984.INIT (port=Q, net=\bank[8] [7]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8760.INIT (port=Q, net=\bank[15] [7]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8344.INIT (port=Q, net=\bank[28] [7]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8440.INIT (port=Q, net=\bank[25] [7]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8472.INIT (port=Q, net=\bank[24] [7]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8376.INIT (port=Q, net=\bank[27] [7]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8408.INIT (port=Q, net=\bank[26] [7]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8374.INIT (port=Q, net=\bank[27] [5]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8406.INIT (port=Q, net=\bank[26] [5]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8853.INIT (port=Q, net=\bank[12] [4]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8981.INIT (port=Q, net=\bank[8] [4]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8597.INIT (port=Q, net=\bank[20] [4]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8693.INIT (port=Q, net=\bank[17] [4]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8725.INIT (port=Q, net=\bank[16] [4]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8341.INIT (port=Q, net=\bank[28] [4]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8469.INIT (port=Q, net=\bank[24] [4]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8533.INIT (port=Q, net=\bank[22] [4]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8629.INIT (port=Q, net=\bank[19] [4]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8661.INIT (port=Q, net=\bank[18] [4]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8373.INIT (port=Q, net=\bank[27] [4]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8405.INIT (port=Q, net=\bank[26] [4]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8823.INIT (port=Q, net=\bank[13] [6]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8855.INIT (port=Q, net=\bank[12] [6]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8759.INIT (port=Q, net=\bank[15] [6]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8375.INIT (port=Q, net=\bank[27] [6]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8407.INIT (port=Q, net=\bank[26] [6]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8343.INIT (port=Q, net=\bank[28] [6]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8439.INIT (port=Q, net=\bank[25] [6]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8471.INIT (port=Q, net=\bank[24] [6]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8535.INIT (port=Q, net=\bank[22] [6]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8631.INIT (port=Q, net=\bank[19] [6]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8663.INIT (port=Q, net=\bank[18] [6]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8599.INIT (port=Q, net=\bank[20] [6]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8695.INIT (port=Q, net=\bank[17] [6]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8727.INIT (port=Q, net=\bank[16] [6]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8528.INIT (port=Q, net=\bank[23] [31]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8560.INIT (port=Q, net=\bank[22] [31]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8656.INIT (port=Q, net=\bank[19] [31]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8688.INIT (port=Q, net=\bank[18] [31]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8592.INIT (port=Q, net=\bank[21] [31]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8624.INIT (port=Q, net=\bank[20] [31]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8720.INIT (port=Q, net=\bank[17] [31]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8752.INIT (port=Q, net=\bank[16] [31]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8848.INIT (port=Q, net=\bank[13] [31]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8880.INIT (port=Q, net=\bank[12] [31]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8976.INIT (port=Q, net=\bank[9] [31]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9008.INIT (port=Q, net=\bank[8] [31]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8784.INIT (port=Q, net=\bank[15] [31]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8816.INIT (port=Q, net=\bank[14] [31]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8912.INIT (port=Q, net=\bank[11] [31]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8944.INIT (port=Q, net=\bank[10] [31]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8368.INIT (port=Q, net=\bank[28] [31]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8464.INIT (port=Q, net=\bank[25] [31]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8496.INIT (port=Q, net=\bank[24] [31]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8400.INIT (port=Q, net=\bank[27] [31]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8432.INIT (port=Q, net=\bank[26] [31]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8847.INIT (port=Q, net=\bank[13] [30]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8879.INIT (port=Q, net=\bank[12] [30]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8975.INIT (port=Q, net=\bank[9] [30]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9007.INIT (port=Q, net=\bank[8] [30]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8367.INIT (port=Q, net=\bank[28] [30]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8463.INIT (port=Q, net=\bank[25] [30]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8495.INIT (port=Q, net=\bank[24] [30]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8399.INIT (port=Q, net=\bank[27] [30]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8431.INIT (port=Q, net=\bank[26] [30]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8783.INIT (port=Q, net=\bank[15] [30]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8815.INIT (port=Q, net=\bank[14] [30]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8911.INIT (port=Q, net=\bank[11] [30]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8943.INIT (port=Q, net=\bank[10] [30]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8559.INIT (port=Q, net=\bank[22] [30]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8655.INIT (port=Q, net=\bank[19] [30]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8687.INIT (port=Q, net=\bank[18] [30]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8623.INIT (port=Q, net=\bank[20] [30]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8719.INIT (port=Q, net=\bank[17] [30]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8751.INIT (port=Q, net=\bank[16] [30]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8526.INIT (port=Q, net=\bank[23] [29]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8558.INIT (port=Q, net=\bank[22] [29]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8654.INIT (port=Q, net=\bank[19] [29]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8686.INIT (port=Q, net=\bank[18] [29]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8590.INIT (port=Q, net=\bank[21] [29]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8622.INIT (port=Q, net=\bank[20] [29]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8718.INIT (port=Q, net=\bank[17] [29]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8750.INIT (port=Q, net=\bank[16] [29]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8846.INIT (port=Q, net=\bank[13] [29]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8878.INIT (port=Q, net=\bank[12] [29]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8974.INIT (port=Q, net=\bank[9] [29]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9006.INIT (port=Q, net=\bank[8] [29]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8782.INIT (port=Q, net=\bank[15] [29]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8814.INIT (port=Q, net=\bank[14] [29]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8910.INIT (port=Q, net=\bank[11] [29]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8942.INIT (port=Q, net=\bank[10] [29]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8366.INIT (port=Q, net=\bank[28] [29]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8462.INIT (port=Q, net=\bank[25] [29]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8494.INIT (port=Q, net=\bank[24] [29]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8398.INIT (port=Q, net=\bank[27] [29]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8430.INIT (port=Q, net=\bank[26] [29]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8500.INIT (port=Q, net=\bank[23] [3]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8532.INIT (port=Q, net=\bank[22] [3]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8628.INIT (port=Q, net=\bank[19] [3]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8660.INIT (port=Q, net=\bank[18] [3]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8564.INIT (port=Q, net=\bank[21] [3]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8596.INIT (port=Q, net=\bank[20] [3]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8692.INIT (port=Q, net=\bank[17] [3]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8724.INIT (port=Q, net=\bank[16] [3]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8820.INIT (port=Q, net=\bank[13] [3]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8852.INIT (port=Q, net=\bank[12] [3]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8948.INIT (port=Q, net=\bank[9] [3]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8980.INIT (port=Q, net=\bank[8] [3]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8756.INIT (port=Q, net=\bank[15] [3]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8788.INIT (port=Q, net=\bank[14] [3]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8884.INIT (port=Q, net=\bank[11] [3]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8916.INIT (port=Q, net=\bank[10] [3]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8340.INIT (port=Q, net=\bank[28] [3]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8436.INIT (port=Q, net=\bank[25] [3]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8468.INIT (port=Q, net=\bank[24] [3]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8372.INIT (port=Q, net=\bank[27] [3]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8404.INIT (port=Q, net=\bank[26] [3]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8531.INIT (port=Q, net=\bank[22] [2]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8627.INIT (port=Q, net=\bank[19] [2]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8659.INIT (port=Q, net=\bank[18] [2]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8595.INIT (port=Q, net=\bank[20] [2]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8691.INIT (port=Q, net=\bank[17] [2]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8723.INIT (port=Q, net=\bank[16] [2]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9075.INIT (port=Q, net=\bank[5] [2]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9011.INIT (port=Q, net=\bank[7] [2]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8339.INIT (port=Q, net=\bank[28] [2]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8403.INIT (port=Q, net=\bank[26] [2]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8467.INIT (port=Q, net=\bank[24] [2]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8371.INIT (port=Q, net=\bank[27] [2]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8435.INIT (port=Q, net=\bank[25] [2]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8819.INIT (port=Q, net=\bank[13] [2]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8851.INIT (port=Q, net=\bank[12] [2]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8947.INIT (port=Q, net=\bank[9] [2]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8979.INIT (port=Q, net=\bank[8] [2]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8755.INIT (port=Q, net=\bank[15] [2]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8787.INIT (port=Q, net=\bank[14] [2]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8883.INIT (port=Q, net=\bank[11] [2]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8915.INIT (port=Q, net=\bank[10] [2]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8497.INIT (port=Q, net=\bank[23] [0]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8529.INIT (port=Q, net=\bank[22] [0]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8625.INIT (port=Q, net=\bank[19] [0]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8657.INIT (port=Q, net=\bank[18] [0]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8337.INIT (port=Q, net=\bank[28] [0]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8433.INIT (port=Q, net=\bank[25] [0]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8465.INIT (port=Q, net=\bank[24] [0]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8817.INIT (port=Q, net=\bank[13] [0]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8849.INIT (port=Q, net=\bank[12] [0]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8945.INIT (port=Q, net=\bank[9] [0]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8977.INIT (port=Q, net=\bank[8] [0]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8753.INIT (port=Q, net=\bank[15] [0]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8785.INIT (port=Q, net=\bank[14] [0]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8881.INIT (port=Q, net=\bank[11] [0]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8913.INIT (port=Q, net=\bank[10] [0]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8369.INIT (port=Q, net=\bank[27] [0]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8401.INIT (port=Q, net=\bank[26] [0]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8370.INIT (port=Q, net=\bank[27] [1]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8402.INIT (port=Q, net=\bank[26] [1]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9010.INIT (port=Q, net=\bank[7] [1]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8914.INIT (port=Q, net=\bank[10] [1]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8754.INIT (port=Q, net=\bank[15] [1]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8882.INIT (port=Q, net=\bank[11] [1]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8338.INIT (port=Q, net=\bank[28] [1]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8434.INIT (port=Q, net=\bank[25] [1]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8466.INIT (port=Q, net=\bank[24] [1]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8850.INIT (port=Q, net=\bank[12] [1]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8946.INIT (port=Q, net=\bank[9] [1]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8978.INIT (port=Q, net=\bank[8] [1]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8594.INIT (port=Q, net=\bank[20] [1]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8690.INIT (port=Q, net=\bank[17] [1]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8722.INIT (port=Q, net=\bank[16] [1]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8593.INIT (port=Q, net=\bank[20] [0]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8689.INIT (port=Q, net=\bank[17] [0]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8721.INIT (port=Q, net=\bank[16] [0]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8860.INIT (port=Q, net=\bank[12] [11]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8956.INIT (port=Q, net=\bank[9] [11]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8988.INIT (port=Q, net=\bank[8] [11]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8796.INIT (port=Q, net=\bank[14] [11]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8892.INIT (port=Q, net=\bank[11] [11]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8924.INIT (port=Q, net=\bank[10] [11]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8348.INIT (port=Q, net=\bank[28] [11]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8444.INIT (port=Q, net=\bank[25] [11]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8476.INIT (port=Q, net=\bank[24] [11]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8380.INIT (port=Q, net=\bank[27] [11]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8412.INIT (port=Q, net=\bank[26] [11]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9087.INIT (port=Q, net=\bank[5] [14]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9023.INIT (port=Q, net=\bank[7] [14]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8543.INIT (port=Q, net=\bank[22] [14]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8639.INIT (port=Q, net=\bank[19] [14]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8671.INIT (port=Q, net=\bank[18] [14]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8607.INIT (port=Q, net=\bank[20] [14]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8703.INIT (port=Q, net=\bank[17] [14]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8735.INIT (port=Q, net=\bank[16] [14]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8831.INIT (port=Q, net=\bank[13] [14]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8863.INIT (port=Q, net=\bank[12] [14]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8959.INIT (port=Q, net=\bank[9] [14]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8991.INIT (port=Q, net=\bank[8] [14]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8767.INIT (port=Q, net=\bank[15] [14]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8799.INIT (port=Q, net=\bank[14] [14]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8895.INIT (port=Q, net=\bank[11] [14]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8927.INIT (port=Q, net=\bank[10] [14]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8351.INIT (port=Q, net=\bank[28] [14]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8447.INIT (port=Q, net=\bank[25] [14]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8479.INIT (port=Q, net=\bank[24] [14]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8383.INIT (port=Q, net=\bank[27] [14]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8415.INIT (port=Q, net=\bank[26] [14]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8837.INIT (port=Q, net=\bank[13] [20]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8869.INIT (port=Q, net=\bank[12] [20]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8965.INIT (port=Q, net=\bank[9] [20]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8997.INIT (port=Q, net=\bank[8] [20]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8613.INIT (port=Q, net=\bank[20] [20]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8709.INIT (port=Q, net=\bank[17] [20]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8741.INIT (port=Q, net=\bank[16] [20]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8549.INIT (port=Q, net=\bank[22] [20]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8677.INIT (port=Q, net=\bank[18] [20]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9029.INIT (port=Q, net=\bank[7] [20]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9093.INIT (port=Q, net=\bank[5] [20]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8390.INIT (port=Q, net=\bank[27] [21]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8422.INIT (port=Q, net=\bank[26] [21]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8550.INIT (port=Q, net=\bank[22] [21]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8646.INIT (port=Q, net=\bank[19] [21]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8678.INIT (port=Q, net=\bank[18] [21]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8806.INIT (port=Q, net=\bank[14] [21]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8902.INIT (port=Q, net=\bank[11] [21]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8934.INIT (port=Q, net=\bank[10] [21]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8454.INIT (port=Q, net=\bank[25] [21]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8486.INIT (port=Q, net=\bank[24] [21]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8614.INIT (port=Q, net=\bank[20] [21]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8710.INIT (port=Q, net=\bank[17] [21]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8742.INIT (port=Q, net=\bank[16] [21]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8870.INIT (port=Q, net=\bank[12] [21]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8966.INIT (port=Q, net=\bank[9] [21]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8998.INIT (port=Q, net=\bank[8] [21]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8775.INIT (port=Q, net=\bank[15] [22]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8807.INIT (port=Q, net=\bank[14] [22]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8903.INIT (port=Q, net=\bank[11] [22]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8935.INIT (port=Q, net=\bank[10] [22]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8391.INIT (port=Q, net=\bank[27] [22]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8423.INIT (port=Q, net=\bank[26] [22]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8487.INIT (port=Q, net=\bank[24] [22]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8839.INIT (port=Q, net=\bank[13] [22]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8871.INIT (port=Q, net=\bank[12] [22]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8967.INIT (port=Q, net=\bank[9] [22]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8999.INIT (port=Q, net=\bank[8] [22]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8583.INIT (port=Q, net=\bank[21] [22]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8615.INIT (port=Q, net=\bank[20] [22]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8711.INIT (port=Q, net=\bank[17] [22]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8743.INIT (port=Q, net=\bank[16] [22]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8519.INIT (port=Q, net=\bank[23] [22]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8551.INIT (port=Q, net=\bank[22] [22]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8647.INIT (port=Q, net=\bank[19] [22]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8679.INIT (port=Q, net=\bank[18] [22]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8392.INIT (port=Q, net=\bank[27] [23]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8424.INIT (port=Q, net=\bank[26] [23]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8456.INIT (port=Q, net=\bank[25] [23]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8488.INIT (port=Q, net=\bank[24] [23]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8776.INIT (port=Q, net=\bank[15] [23]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8808.INIT (port=Q, net=\bank[14] [23]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8904.INIT (port=Q, net=\bank[11] [23]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8936.INIT (port=Q, net=\bank[10] [23]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8840.INIT (port=Q, net=\bank[13] [23]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8872.INIT (port=Q, net=\bank[12] [23]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8968.INIT (port=Q, net=\bank[9] [23]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9000.INIT (port=Q, net=\bank[8] [23]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8584.INIT (port=Q, net=\bank[21] [23]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8616.INIT (port=Q, net=\bank[20] [23]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8712.INIT (port=Q, net=\bank[17] [23]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8744.INIT (port=Q, net=\bank[16] [23]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8520.INIT (port=Q, net=\bank[23] [23]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8552.INIT (port=Q, net=\bank[22] [23]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8648.INIT (port=Q, net=\bank[19] [23]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8680.INIT (port=Q, net=\bank[18] [23]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8393.INIT (port=Q, net=\bank[27] [24]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8425.INIT (port=Q, net=\bank[26] [24]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8457.INIT (port=Q, net=\bank[25] [24]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8489.INIT (port=Q, net=\bank[24] [24]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8777.INIT (port=Q, net=\bank[15] [24]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8809.INIT (port=Q, net=\bank[14] [24]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8905.INIT (port=Q, net=\bank[11] [24]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8937.INIT (port=Q, net=\bank[10] [24]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8841.INIT (port=Q, net=\bank[13] [24]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8873.INIT (port=Q, net=\bank[12] [24]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8969.INIT (port=Q, net=\bank[9] [24]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8553.INIT (port=Q, net=\bank[22] [24]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8649.INIT (port=Q, net=\bank[19] [24]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8681.INIT (port=Q, net=\bank[18] [24]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8617.INIT (port=Q, net=\bank[20] [24]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8713.INIT (port=Q, net=\bank[17] [24]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8745.INIT (port=Q, net=\bank[16] [24]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8810.INIT (port=Q, net=\bank[14] [25]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8906.INIT (port=Q, net=\bank[11] [25]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8938.INIT (port=Q, net=\bank[10] [25]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8394.INIT (port=Q, net=\bank[27] [25]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8426.INIT (port=Q, net=\bank[26] [25]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8554.INIT (port=Q, net=\bank[22] [25]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8650.INIT (port=Q, net=\bank[19] [25]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8682.INIT (port=Q, net=\bank[18] [25]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8362.INIT (port=Q, net=\bank[28] [25]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8458.INIT (port=Q, net=\bank[25] [25]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8490.INIT (port=Q, net=\bank[24] [25]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8618.INIT (port=Q, net=\bank[20] [25]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8714.INIT (port=Q, net=\bank[17] [25]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8746.INIT (port=Q, net=\bank[16] [25]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8874.INIT (port=Q, net=\bank[12] [25]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8970.INIT (port=Q, net=\bank[9] [25]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9002.INIT (port=Q, net=\bank[8] [25]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8811.INIT (port=Q, net=\bank[14] [26]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8907.INIT (port=Q, net=\bank[11] [26]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8939.INIT (port=Q, net=\bank[10] [26]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8534.INIT (port=Q, net=\bank[22] [5]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8630.INIT (port=Q, net=\bank[19] [5]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8662.INIT (port=Q, net=\bank[18] [5]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9089.INIT (port=Q, net=\bank[5] [16]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8658.INIT (port=Q, net=\bank[18] [1]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8580.INIT (port=Q, net=\bank[21] [19]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8612.INIT (port=Q, net=\bank[20] [19]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8708.INIT (port=Q, net=\bank[17] [19]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8740.INIT (port=Q, net=\bank[16] [19]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8395.INIT (port=Q, net=\bank[27] [26]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8427.INIT (port=Q, net=\bank[26] [26]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8555.INIT (port=Q, net=\bank[22] [26]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8651.INIT (port=Q, net=\bank[19] [26]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8683.INIT (port=Q, net=\bank[18] [26]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8363.INIT (port=Q, net=\bank[28] [26]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8459.INIT (port=Q, net=\bank[25] [26]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8491.INIT (port=Q, net=\bank[24] [26]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8619.INIT (port=Q, net=\bank[20] [26]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8715.INIT (port=Q, net=\bank[17] [26]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8747.INIT (port=Q, net=\bank[16] [26]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8875.INIT (port=Q, net=\bank[12] [26]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8971.INIT (port=Q, net=\bank[9] [26]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9003.INIT (port=Q, net=\bank[8] [26]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8780.INIT (port=Q, net=\bank[15] [27]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8812.INIT (port=Q, net=\bank[14] [27]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8908.INIT (port=Q, net=\bank[11] [27]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8940.INIT (port=Q, net=\bank[10] [27]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8844.INIT (port=Q, net=\bank[13] [27]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8876.INIT (port=Q, net=\bank[12] [27]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8972.INIT (port=Q, net=\bank[9] [27]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9004.INIT (port=Q, net=\bank[8] [27]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8396.INIT (port=Q, net=\bank[27] [27]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8460.INIT (port=Q, net=\bank[25] [27]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8364.INIT (port=Q, net=\bank[28] [27]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8428.INIT (port=Q, net=\bank[26] [27]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8492.INIT (port=Q, net=\bank[24] [27]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9036.INIT (port=Q, net=\bank[7] [27]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9100.INIT (port=Q, net=\bank[5] [27]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8620.INIT (port=Q, net=\bank[20] [27]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8716.INIT (port=Q, net=\bank[17] [27]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8748.INIT (port=Q, net=\bank[16] [27]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8556.INIT (port=Q, net=\bank[22] [27]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8652.INIT (port=Q, net=\bank[19] [27]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8684.INIT (port=Q, net=\bank[18] [27]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8557.INIT (port=Q, net=\bank[22] [28]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8653.INIT (port=Q, net=\bank[19] [28]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8685.INIT (port=Q, net=\bank[18] [28]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8781.INIT (port=Q, net=\bank[15] [28]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8813.INIT (port=Q, net=\bank[14] [28]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8909.INIT (port=Q, net=\bank[11] [28]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8941.INIT (port=Q, net=\bank[10] [28]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8845.INIT (port=Q, net=\bank[13] [28]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8877.INIT (port=Q, net=\bank[12] [28]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8973.INIT (port=Q, net=\bank[9] [28]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9005.INIT (port=Q, net=\bank[8] [28]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8365.INIT (port=Q, net=\bank[28] [28]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8461.INIT (port=Q, net=\bank[25] [28]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8493.INIT (port=Q, net=\bank[24] [28]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8301.INIT (port=Q, net=\bank[30] [28]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8397.INIT (port=Q, net=\bank[27] [28]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8429.INIT (port=Q, net=\bank[26] [28]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8621.INIT (port=Q, net=\bank[20] [28]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8717.INIT (port=Q, net=\bank[17] [28]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8749.INIT (port=Q, net=\bank[16] [28]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8626.INIT (port=Q, net=\bank[19] [1]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8598.INIT (port=Q, net=\bank[20] [5]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8694.INIT (port=Q, net=\bank[17] [5]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8726.INIT (port=Q, net=\bank[16] [5]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8342.INIT (port=Q, net=\bank[28] [5]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8438.INIT (port=Q, net=\bank[25] [5]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8470.INIT (port=Q, net=\bank[24] [5]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8854.INIT (port=Q, net=\bank[12] [5]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8950.INIT (port=Q, net=\bank[9] [5]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8982.INIT (port=Q, net=\bank[8] [5]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9206.INIT (port=Q, net=\bank[1] [5]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9165.INIT (port=Q, net=\bank[3] [28]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9110.INIT (port=Q, net=\bank[4] [5]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9197.INIT (port=Q, net=\bank[2] [28]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9238.INIT (port=Q, net=\bank[0] [5]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8241.INIT (port=Q, net=\bank[31] [0]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8305.INIT (port=Q, net=\bank[29] [0]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9009.INIT (port=Q, net=\bank[7] [0]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9073.INIT (port=Q, net=\bank[5] [0]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8243.INIT (port=Q, net=\bank[31] [2]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8275.INIT (port=Q, net=\bank[30] [2]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8563.INIT (port=Q, net=\bank[21] [2]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8499.INIT (port=Q, net=\bank[23] [2]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8244.INIT (port=Q, net=\bank[31] [3]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8308.INIT (port=Q, net=\bank[29] [3]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9012.INIT (port=Q, net=\bank[7] [3]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9076.INIT (port=Q, net=\bank[5] [3]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8245.INIT (port=Q, net=\bank[31] [4]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8501.INIT (port=Q, net=\bank[23] [4]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9013.INIT (port=Q, net=\bank[7] [4]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8757.INIT (port=Q, net=\bank[15] [4]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8309.INIT (port=Q, net=\bank[29] [4]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8565.INIT (port=Q, net=\bank[21] [4]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8821.INIT (port=Q, net=\bank[13] [4]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9077.INIT (port=Q, net=\bank[5] [4]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8246.INIT (port=Q, net=\bank[31] [5]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8248.INIT (port=Q, net=\bank[31] [7]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8312.INIT (port=Q, net=\bank[29] [7]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9016.INIT (port=Q, net=\bank[7] [7]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9080.INIT (port=Q, net=\bank[5] [7]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8569.INIT (port=Q, net=\bank[21] [8]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8505.INIT (port=Q, net=\bank[23] [8]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9081.INIT (port=Q, net=\bank[5] [8]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8249.INIT (port=Q, net=\bank[31] [8]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8313.INIT (port=Q, net=\bank[29] [8]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8250.INIT (port=Q, net=\bank[31] [9]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8314.INIT (port=Q, net=\bank[29] [9]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9018.INIT (port=Q, net=\bank[7] [9]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9082.INIT (port=Q, net=\bank[5] [9]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9019.INIT (port=Q, net=\bank[7] [10]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9083.INIT (port=Q, net=\bank[5] [10]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8315.INIT (port=Q, net=\bank[29] [10]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8251.INIT (port=Q, net=\bank[31] [10]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8571.INIT (port=Q, net=\bank[21] [10]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8507.INIT (port=Q, net=\bank[23] [10]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8572.INIT (port=Q, net=\bank[21] [11]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8508.INIT (port=Q, net=\bank[23] [11]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9020.INIT (port=Q, net=\bank[7] [11]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9084.INIT (port=Q, net=\bank[5] [11]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8253.INIT (port=Q, net=\bank[31] [12]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8317.INIT (port=Q, net=\bank[29] [12]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9021.INIT (port=Q, net=\bank[7] [12]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9085.INIT (port=Q, net=\bank[5] [12]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8509.INIT (port=Q, net=\bank[23] [12]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8573.INIT (port=Q, net=\bank[21] [12]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8254.INIT (port=Q, net=\bank[31] [13]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8318.INIT (port=Q, net=\bank[29] [13]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9022.INIT (port=Q, net=\bank[7] [13]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9086.INIT (port=Q, net=\bank[5] [13]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8256.INIT (port=Q, net=\bank[31] [15]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8320.INIT (port=Q, net=\bank[29] [15]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9024.INIT (port=Q, net=\bank[7] [15]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9088.INIT (port=Q, net=\bank[5] [15]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8257.INIT (port=Q, net=\bank[31] [16]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8321.INIT (port=Q, net=\bank[29] [16]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9025.INIT (port=Q, net=\bank[7] [16]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8258.INIT (port=Q, net=\bank[31] [17]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8322.INIT (port=Q, net=\bank[29] [17]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8578.INIT (port=Q, net=\bank[21] [17]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8514.INIT (port=Q, net=\bank[23] [17]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8515.INIT (port=Q, net=\bank[23] [18]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8259.INIT (port=Q, net=\bank[31] [18]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8323.INIT (port=Q, net=\bank[29] [18]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8579.INIT (port=Q, net=\bank[21] [18]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9027.INIT (port=Q, net=\bank[7] [18]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8771.INIT (port=Q, net=\bank[15] [18]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8835.INIT (port=Q, net=\bank[13] [18]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9091.INIT (port=Q, net=\bank[5] [18]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9028.INIT (port=Q, net=\bank[7] [19]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9092.INIT (port=Q, net=\bank[5] [19]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8324.INIT (port=Q, net=\bank[29] [19]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8260.INIT (port=Q, net=\bank[31] [19]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8516.INIT (port=Q, net=\bank[23] [19]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8261.INIT (port=Q, net=\bank[31] [20]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8325.INIT (port=Q, net=\bank[29] [20]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9233.INIT (port=Q, net=\bank[0] [0]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9234.INIT (port=Q, net=\bank[0] [1]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9235.INIT (port=Q, net=\bank[0] [2]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9236.INIT (port=Q, net=\bank[0] [3]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9237.INIT (port=Q, net=\bank[0] [4]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9239.INIT (port=Q, net=\bank[0] [6]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9240.INIT (port=Q, net=\bank[0] [7]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9241.INIT (port=Q, net=\bank[0] [8]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9242.INIT (port=Q, net=\bank[0] [9]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9243.INIT (port=Q, net=\bank[0] [10]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9244.INIT (port=Q, net=\bank[0] [11]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9245.INIT (port=Q, net=\bank[0] [12]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9246.INIT (port=Q, net=\bank[0] [13]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9247.INIT (port=Q, net=\bank[0] [14]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9248.INIT (port=Q, net=\bank[0] [15]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9249.INIT (port=Q, net=\bank[0] [16]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9250.INIT (port=Q, net=\bank[0] [17]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9251.INIT (port=Q, net=\bank[0] [18]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9252.INIT (port=Q, net=\bank[0] [19]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9253.INIT (port=Q, net=\bank[0] [20]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9254.INIT (port=Q, net=\bank[0] [21]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9255.INIT (port=Q, net=\bank[0] [22]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9256.INIT (port=Q, net=\bank[0] [23]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9257.INIT (port=Q, net=\bank[0] [24]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9258.INIT (port=Q, net=\bank[0] [25]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9259.INIT (port=Q, net=\bank[0] [26]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9260.INIT (port=Q, net=\bank[0] [27]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9261.INIT (port=Q, net=\bank[0] [28]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9262.INIT (port=Q, net=\bank[0] [29]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9264.INIT (port=Q, net=\bank[0] [31]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8561.INIT (port=Q, net=\bank[21] [0]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8530.INIT (port=Q, net=\bank[22] [1]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8498.INIT (port=Q, net=\bank[23] [1]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8242.INIT (port=Q, net=\bank[31] [1]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8786.INIT (port=Q, net=\bank[14] [1]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8306.INIT (port=Q, net=\bank[29] [1]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8562.INIT (port=Q, net=\bank[21] [1]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8818.INIT (port=Q, net=\bank[13] [1]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9074.INIT (port=Q, net=\bank[5] [1]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8502.INIT (port=Q, net=\bank[23] [5]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9014.INIT (port=Q, net=\bank[7] [5]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8758.INIT (port=Q, net=\bank[15] [5]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8310.INIT (port=Q, net=\bank[29] [5]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8566.INIT (port=Q, net=\bank[21] [5]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8822.INIT (port=Q, net=\bank[13] [5]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9078.INIT (port=Q, net=\bank[5] [5]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9015.INIT (port=Q, net=\bank[7] [6]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9079.INIT (port=Q, net=\bank[5] [6]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8311.INIT (port=Q, net=\bank[29] [6]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8247.INIT (port=Q, net=\bank[31] [6]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8567.INIT (port=Q, net=\bank[21] [6]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8503.INIT (port=Q, net=\bank[23] [6]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9017.INIT (port=Q, net=\bank[7] [8]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8252.INIT (port=Q, net=\bank[31] [11]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8316.INIT (port=Q, net=\bank[29] [11]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8764.INIT (port=Q, net=\bank[15] [11]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8828.INIT (port=Q, net=\bank[13] [11]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8255.INIT (port=Q, net=\bank[31] [14]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8319.INIT (port=Q, net=\bank[29] [14]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8575.INIT (port=Q, net=\bank[21] [14]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8511.INIT (port=Q, net=\bank[23] [14]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8581.INIT (port=Q, net=\bank[21] [20]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8517.INIT (port=Q, net=\bank[23] [20]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8262.INIT (port=Q, net=\bank[31] [21]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8518.INIT (port=Q, net=\bank[23] [21]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9030.INIT (port=Q, net=\bank[7] [21]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8774.INIT (port=Q, net=\bank[15] [21]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8326.INIT (port=Q, net=\bank[29] [21]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8582.INIT (port=Q, net=\bank[21] [21]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8838.INIT (port=Q, net=\bank[13] [21]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9094.INIT (port=Q, net=\bank[5] [21]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8263.INIT (port=Q, net=\bank[31] [22]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8327.INIT (port=Q, net=\bank[29] [22]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9031.INIT (port=Q, net=\bank[7] [22]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9095.INIT (port=Q, net=\bank[5] [22]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8264.INIT (port=Q, net=\bank[31] [23]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8328.INIT (port=Q, net=\bank[29] [23]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9032.INIT (port=Q, net=\bank[7] [23]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9096.INIT (port=Q, net=\bank[5] [23]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8265.INIT (port=Q, net=\bank[31] [24]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8329.INIT (port=Q, net=\bank[29] [24]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9033.INIT (port=Q, net=\bank[7] [24]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9097.INIT (port=Q, net=\bank[5] [24]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8521.INIT (port=Q, net=\bank[23] [24]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8585.INIT (port=Q, net=\bank[21] [24]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8778.INIT (port=Q, net=\bank[15] [25]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9034.INIT (port=Q, net=\bank[7] [25]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8266.INIT (port=Q, net=\bank[31] [25]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8522.INIT (port=Q, net=\bank[23] [25]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8330.INIT (port=Q, net=\bank[29] [25]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8586.INIT (port=Q, net=\bank[21] [25]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8842.INIT (port=Q, net=\bank[13] [25]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9098.INIT (port=Q, net=\bank[5] [25]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8779.INIT (port=Q, net=\bank[15] [26]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9035.INIT (port=Q, net=\bank[7] [26]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8267.INIT (port=Q, net=\bank[31] [26]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8523.INIT (port=Q, net=\bank[23] [26]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8331.INIT (port=Q, net=\bank[29] [26]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8587.INIT (port=Q, net=\bank[21] [26]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8843.INIT (port=Q, net=\bank[13] [26]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9099.INIT (port=Q, net=\bank[5] [26]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8268.INIT (port=Q, net=\bank[31] [27]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8300.INIT (port=Q, net=\bank[30] [27]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8588.INIT (port=Q, net=\bank[21] [27]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8524.INIT (port=Q, net=\bank[23] [27]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9037.INIT (port=Q, net=\bank[7] [28]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9101.INIT (port=Q, net=\bank[5] [28]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8333.INIT (port=Q, net=\bank[29] [28]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8269.INIT (port=Q, net=\bank[31] [28]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8589.INIT (port=Q, net=\bank[21] [28]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8525.INIT (port=Q, net=\bank[23] [28]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8270.INIT (port=Q, net=\bank[31] [29]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8334.INIT (port=Q, net=\bank[29] [29]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9038.INIT (port=Q, net=\bank[7] [29]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9102.INIT (port=Q, net=\bank[5] [29]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8591.INIT (port=Q, net=\bank[21] [30]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8527.INIT (port=Q, net=\bank[23] [30]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9039.INIT (port=Q, net=\bank[7] [30]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9103.INIT (port=Q, net=\bank[5] [30]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8271.INIT (port=Q, net=\bank[31] [30]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8335.INIT (port=Q, net=\bank[29] [30]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8272.INIT (port=Q, net=\bank[31] [31]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8336.INIT (port=Q, net=\bank[29] [31]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9040.INIT (port=Q, net=\bank[7] [31]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9104.INIT (port=Q, net=\bank[5] [31]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9169.INIT (port=Q, net=\bank[2] [0]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9170.INIT (port=Q, net=\bank[2] [1]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9171.INIT (port=Q, net=\bank[2] [2]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9172.INIT (port=Q, net=\bank[2] [3]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9177.INIT (port=Q, net=\bank[2] [8]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9183.INIT (port=Q, net=\bank[2] [14]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9189.INIT (port=Q, net=\bank[2] [20]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9190.INIT (port=Q, net=\bank[2] [21]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9191.INIT (port=Q, net=\bank[2] [22]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9192.INIT (port=Q, net=\bank[2] [23]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9193.INIT (port=Q, net=\bank[2] [24]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9194.INIT (port=Q, net=\bank[2] [25]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9195.INIT (port=Q, net=\bank[2] [26]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9196.INIT (port=Q, net=\bank[2] [27]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9198.INIT (port=Q, net=\bank[2] [29]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9199.INIT (port=Q, net=\bank[2] [30]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9200.INIT (port=Q, net=\bank[2] [31]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9201.INIT (port=Q, net=\bank[1] [0]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9202.INIT (port=Q, net=\bank[1] [1]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9203.INIT (port=Q, net=\bank[1] [2]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9204.INIT (port=Q, net=\bank[1] [3]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9205.INIT (port=Q, net=\bank[1] [4]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9207.INIT (port=Q, net=\bank[1] [6]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9208.INIT (port=Q, net=\bank[1] [7]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9215.INIT (port=Q, net=\bank[1] [14]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9217.INIT (port=Q, net=\bank[1] [16]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9220.INIT (port=Q, net=\bank[1] [19]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9221.INIT (port=Q, net=\bank[1] [20]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9222.INIT (port=Q, net=\bank[1] [21]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9223.INIT (port=Q, net=\bank[1] [22]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9224.INIT (port=Q, net=\bank[1] [23]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9225.INIT (port=Q, net=\bank[1] [24]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9226.INIT (port=Q, net=\bank[1] [25]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9227.INIT (port=Q, net=\bank[1] [26]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9228.INIT (port=Q, net=\bank[1] [27]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9229.INIT (port=Q, net=\bank[1] [28]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9230.INIT (port=Q, net=\bank[1] [29]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9231.INIT (port=Q, net=\bank[1] [30]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9232.INIT (port=Q, net=\bank[1] [31]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9105.INIT (port=Q, net=\bank[4] [0]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9106.INIT (port=Q, net=\bank[4] [1]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9107.INIT (port=Q, net=\bank[4] [2]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9108.INIT (port=Q, net=\bank[4] [3]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9109.INIT (port=Q, net=\bank[4] [4]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9111.INIT (port=Q, net=\bank[4] [6]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9112.INIT (port=Q, net=\bank[4] [7]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9113.INIT (port=Q, net=\bank[4] [8]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9114.INIT (port=Q, net=\bank[4] [9]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9115.INIT (port=Q, net=\bank[4] [10]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9116.INIT (port=Q, net=\bank[4] [11]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9117.INIT (port=Q, net=\bank[4] [12]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9119.INIT (port=Q, net=\bank[4] [14]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9121.INIT (port=Q, net=\bank[4] [16]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9123.INIT (port=Q, net=\bank[4] [18]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9125.INIT (port=Q, net=\bank[4] [20]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9126.INIT (port=Q, net=\bank[4] [21]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9127.INIT (port=Q, net=\bank[4] [22]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9128.INIT (port=Q, net=\bank[4] [23]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9129.INIT (port=Q, net=\bank[4] [24]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9130.INIT (port=Q, net=\bank[4] [25]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9131.INIT (port=Q, net=\bank[4] [26]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9132.INIT (port=Q, net=\bank[4] [27]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9133.INIT (port=Q, net=\bank[4] [28]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9134.INIT (port=Q, net=\bank[4] [29]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9135.INIT (port=Q, net=\bank[4] [30]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9136.INIT (port=Q, net=\bank[4] [31]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9137.INIT (port=Q, net=\bank[3] [0]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9138.INIT (port=Q, net=\bank[3] [1]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9139.INIT (port=Q, net=\bank[3] [2]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9140.INIT (port=Q, net=\bank[3] [3]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9141.INIT (port=Q, net=\bank[3] [4]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9142.INIT (port=Q, net=\bank[3] [5]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9143.INIT (port=Q, net=\bank[3] [6]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9144.INIT (port=Q, net=\bank[3] [7]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9145.INIT (port=Q, net=\bank[3] [8]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9146.INIT (port=Q, net=\bank[3] [9]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9147.INIT (port=Q, net=\bank[3] [10]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9148.INIT (port=Q, net=\bank[3] [11]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9149.INIT (port=Q, net=\bank[3] [12]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9150.INIT (port=Q, net=\bank[3] [13]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9151.INIT (port=Q, net=\bank[3] [14]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9152.INIT (port=Q, net=\bank[3] [15]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9153.INIT (port=Q, net=\bank[3] [16]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9154.INIT (port=Q, net=\bank[3] [17]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9155.INIT (port=Q, net=\bank[3] [18]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9157.INIT (port=Q, net=\bank[3] [20]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9158.INIT (port=Q, net=\bank[3] [21]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9159.INIT (port=Q, net=\bank[3] [22]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9160.INIT (port=Q, net=\bank[3] [23]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9161.INIT (port=Q, net=\bank[3] [24]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9162.INIT (port=Q, net=\bank[3] [25]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9163.INIT (port=Q, net=\bank[3] [26]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9164.INIT (port=Q, net=\bank[3] [27]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9166.INIT (port=Q, net=\bank[3] [29]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9167.INIT (port=Q, net=\bank[3] [30]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9168.INIT (port=Q, net=\bank[3] [31]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9041.INIT (port=Q, net=\bank[6] [0]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9042.INIT (port=Q, net=\bank[6] [1]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9043.INIT (port=Q, net=\bank[6] [2]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9044.INIT (port=Q, net=\bank[6] [3]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9045.INIT (port=Q, net=\bank[6] [4]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9046.INIT (port=Q, net=\bank[6] [5]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9047.INIT (port=Q, net=\bank[6] [6]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9048.INIT (port=Q, net=\bank[6] [7]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9049.INIT (port=Q, net=\bank[6] [8]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9050.INIT (port=Q, net=\bank[6] [9]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9051.INIT (port=Q, net=\bank[6] [10]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9052.INIT (port=Q, net=\bank[6] [11]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9053.INIT (port=Q, net=\bank[6] [12]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9054.INIT (port=Q, net=\bank[6] [13]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9055.INIT (port=Q, net=\bank[6] [14]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9056.INIT (port=Q, net=\bank[6] [15]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9057.INIT (port=Q, net=\bank[6] [16]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9058.INIT (port=Q, net=\bank[6] [17]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9059.INIT (port=Q, net=\bank[6] [18]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9060.INIT (port=Q, net=\bank[6] [19]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9061.INIT (port=Q, net=\bank[6] [20]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9062.INIT (port=Q, net=\bank[6] [21]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9063.INIT (port=Q, net=\bank[6] [22]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9064.INIT (port=Q, net=\bank[6] [23]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9065.INIT (port=Q, net=\bank[6] [24]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9066.INIT (port=Q, net=\bank[6] [25]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9067.INIT (port=Q, net=\bank[6] [26]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9068.INIT (port=Q, net=\bank[6] [27]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9069.INIT (port=Q, net=\bank[6] [28]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9070.INIT (port=Q, net=\bank[6] [29]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9071.INIT (port=Q, net=\bank[6] [30]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9072.INIT (port=Q, net=\bank[6] [31]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8273.INIT (port=Q, net=\bank[30] [0]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8274.INIT (port=Q, net=\bank[30] [1]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8307.INIT (port=Q, net=\bank[29] [2]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8276.INIT (port=Q, net=\bank[30] [3]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8277.INIT (port=Q, net=\bank[30] [4]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8278.INIT (port=Q, net=\bank[30] [5]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8279.INIT (port=Q, net=\bank[30] [6]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8280.INIT (port=Q, net=\bank[30] [7]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8281.INIT (port=Q, net=\bank[30] [8]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8282.INIT (port=Q, net=\bank[30] [9]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8283.INIT (port=Q, net=\bank[30] [10]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8284.INIT (port=Q, net=\bank[30] [11]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8285.INIT (port=Q, net=\bank[30] [12]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8286.INIT (port=Q, net=\bank[30] [13]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8287.INIT (port=Q, net=\bank[30] [14]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8288.INIT (port=Q, net=\bank[30] [15]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8289.INIT (port=Q, net=\bank[30] [16]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8290.INIT (port=Q, net=\bank[30] [17]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8291.INIT (port=Q, net=\bank[30] [18]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8292.INIT (port=Q, net=\bank[30] [19]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8293.INIT (port=Q, net=\bank[30] [20]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8294.INIT (port=Q, net=\bank[30] [21]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8295.INIT (port=Q, net=\bank[30] [22]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8296.INIT (port=Q, net=\bank[30] [23]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8297.INIT (port=Q, net=\bank[30] [24]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8298.INIT (port=Q, net=\bank[30] [25]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8299.INIT (port=Q, net=\bank[30] [26]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8332.INIT (port=Q, net=\bank[29] [27]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8302.INIT (port=Q, net=\bank[30] [29]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8303.INIT (port=Q, net=\bank[30] [30]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8304.INIT (port=Q, net=\bank[30] [31]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8352.INIT (port=Q, net=\bank[28] [15]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8353.INIT (port=Q, net=\bank[28] [16]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8354.INIT (port=Q, net=\bank[28] [17]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8355.INIT (port=Q, net=\bank[28] [18]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8356.INIT (port=Q, net=\bank[28] [19]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8357.INIT (port=Q, net=\bank[28] [20]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8358.INIT (port=Q, net=\bank[28] [21]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8359.INIT (port=Q, net=\bank[28] [22]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8360.INIT (port=Q, net=\bank[28] [23]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8361.INIT (port=Q, net=\bank[28] [24]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8437.INIT (port=Q, net=\bank[25] [4]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8442.INIT (port=Q, net=\bank[25] [9]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8446.INIT (port=Q, net=\bank[25] [13]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8448.INIT (port=Q, net=\bank[25] [15]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8450.INIT (port=Q, net=\bank[25] [17]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8455.INIT (port=Q, net=\bank[25] [22]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8418.INIT (port=Q, net=\bank[26] [17]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8419.INIT (port=Q, net=\bank[26] [18]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8548.INIT (port=Q, net=\bank[22] [19]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8637.INIT (port=Q, net=\bank[19] [12]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8645.INIT (port=Q, net=\bank[19] [20]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8789.INIT (port=Q, net=\bank[14] [4]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8790.INIT (port=Q, net=\bank[14] [5]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8791.INIT (port=Q, net=\bank[14] [6]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8792.INIT (port=Q, net=\bank[14] [7]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8793.INIT (port=Q, net=\bank[14] [8]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8794.INIT (port=Q, net=\bank[14] [9]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8795.INIT (port=Q, net=\bank[14] [10]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8797.INIT (port=Q, net=\bank[14] [12]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8798.INIT (port=Q, net=\bank[14] [13]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8800.INIT (port=Q, net=\bank[14] [15]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8801.INIT (port=Q, net=\bank[14] [16]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8802.INIT (port=Q, net=\bank[14] [17]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8803.INIT (port=Q, net=\bank[14] [18]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8804.INIT (port=Q, net=\bank[14] [19]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8805.INIT (port=Q, net=\bank[14] [20]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8885.INIT (port=Q, net=\bank[11] [4]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8886.INIT (port=Q, net=\bank[11] [5]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8887.INIT (port=Q, net=\bank[11] [6]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8888.INIT (port=Q, net=\bank[11] [7]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8889.INIT (port=Q, net=\bank[11] [8]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8890.INIT (port=Q, net=\bank[11] [9]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8891.INIT (port=Q, net=\bank[11] [10]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8893.INIT (port=Q, net=\bank[11] [12]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8894.INIT (port=Q, net=\bank[11] [13]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8896.INIT (port=Q, net=\bank[11] [15]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8897.INIT (port=Q, net=\bank[11] [16]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8898.INIT (port=Q, net=\bank[11] [17]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8899.INIT (port=Q, net=\bank[11] [18]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8900.INIT (port=Q, net=\bank[11] [19]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8901.INIT (port=Q, net=\bank[11] [20]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8861.INIT (port=Q, net=\bank[12] [12]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8949.INIT (port=Q, net=\bank[9] [4]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8951.INIT (port=Q, net=\bank[9] [6]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8952.INIT (port=Q, net=\bank[9] [7]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8953.INIT (port=Q, net=\bank[9] [8]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8954.INIT (port=Q, net=\bank[9] [9]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8955.INIT (port=Q, net=\bank[9] [10]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8957.INIT (port=Q, net=\bank[9] [12]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8958.INIT (port=Q, net=\bank[9] [13]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8960.INIT (port=Q, net=\bank[9] [15]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8961.INIT (port=Q, net=\bank[9] [16]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8962.INIT (port=Q, net=\bank[9] [17]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8963.INIT (port=Q, net=\bank[9] [18]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8964.INIT (port=Q, net=\bank[9] [19]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8917.INIT (port=Q, net=\bank[10] [4]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8918.INIT (port=Q, net=\bank[10] [5]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8919.INIT (port=Q, net=\bank[10] [6]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8920.INIT (port=Q, net=\bank[10] [7]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8921.INIT (port=Q, net=\bank[10] [8]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8922.INIT (port=Q, net=\bank[10] [9]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8923.INIT (port=Q, net=\bank[10] [10]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8925.INIT (port=Q, net=\bank[10] [12]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8926.INIT (port=Q, net=\bank[10] [13]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8928.INIT (port=Q, net=\bank[10] [15]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8929.INIT (port=Q, net=\bank[10] [16]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8930.INIT (port=Q, net=\bank[10] [17]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8931.INIT (port=Q, net=\bank[10] [18]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8932.INIT (port=Q, net=\bank[10] [19]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8933.INIT (port=Q, net=\bank[10] [20]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8983.INIT (port=Q, net=\bank[8] [6]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8987.INIT (port=Q, net=\bank[8] [10]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8995.INIT (port=Q, net=\bank[8] [18]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9001.INIT (port=Q, net=\bank[8] [24]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9156.INIT (port=Q, net=\bank[3] [19]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9118.INIT (port=Q, net=\bank[4] [13]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9120.INIT (port=Q, net=\bank[4] [15]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9122.INIT (port=Q, net=\bank[4] [17]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9124.INIT (port=Q, net=\bank[4] [19]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9209.INIT (port=Q, net=\bank[1] [8]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9210.INIT (port=Q, net=\bank[1] [9]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9211.INIT (port=Q, net=\bank[1] [10]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9212.INIT (port=Q, net=\bank[1] [11]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9213.INIT (port=Q, net=\bank[1] [12]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9214.INIT (port=Q, net=\bank[1] [13]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9216.INIT (port=Q, net=\bank[1] [15]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9218.INIT (port=Q, net=\bank[1] [17]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9219.INIT (port=Q, net=\bank[1] [18]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9173.INIT (port=Q, net=\bank[2] [4]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9174.INIT (port=Q, net=\bank[2] [5]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9175.INIT (port=Q, net=\bank[2] [6]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9176.INIT (port=Q, net=\bank[2] [7]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9178.INIT (port=Q, net=\bank[2] [9]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9179.INIT (port=Q, net=\bank[2] [10]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9180.INIT (port=Q, net=\bank[2] [11]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9181.INIT (port=Q, net=\bank[2] [12]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9182.INIT (port=Q, net=\bank[2] [13]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9184.INIT (port=Q, net=\bank[2] [15]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9185.INIT (port=Q, net=\bank[2] [16]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9186.INIT (port=Q, net=\bank[2] [17]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9187.INIT (port=Q, net=\bank[2] [18]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9188.INIT (port=Q, net=\bank[2] [19]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9263.INIT (port=Q, net=\bank[0] [30]) to 1'0.
Removing init attribute from wire regfile.bank[0].
Removing init attribute from wire regfile.bank[10].
Removing init attribute from wire regfile.bank[11].
Removing init attribute from wire regfile.bank[12].
Removing init attribute from wire regfile.bank[13].
Removing init attribute from wire regfile.bank[14].
Removing init attribute from wire regfile.bank[15].
Removing init attribute from wire regfile.bank[16].
Removing init attribute from wire regfile.bank[17].
Removing init attribute from wire regfile.bank[18].
Removing init attribute from wire regfile.bank[19].
Removing init attribute from wire regfile.bank[1].
Removing init attribute from wire regfile.bank[20].
Removing init attribute from wire regfile.bank[21].
Removing init attribute from wire regfile.bank[22].
Removing init attribute from wire regfile.bank[23].
Removing init attribute from wire regfile.bank[24].
Removing init attribute from wire regfile.bank[25].
Removing init attribute from wire regfile.bank[26].
Removing init attribute from wire regfile.bank[27].
Removing init attribute from wire regfile.bank[28].
Removing init attribute from wire regfile.bank[29].
Removing init attribute from wire regfile.bank[2].
Removing init attribute from wire regfile.bank[30].
Removing init attribute from wire regfile.bank[31].
Removing init attribute from wire regfile.bank[3].
Removing init attribute from wire regfile.bank[4].
Removing init attribute from wire regfile.bank[5].
Removing init attribute from wire regfile.bank[6].
Removing init attribute from wire regfile.bank[7].
Removing init attribute from wire regfile.bank[8].
Removing init attribute from wire regfile.bank[9].
Removed 0 unused cells and 9993 unused wires.

7.25. Executing HIERARCHY pass (managing design hierarchy).

7.25.1. Analyzing design hierarchy..
Top module:  \cpu
Used module:     \alu
Used module:     \control
Used module:     \immgen
Used module:     \mask_n_shift
Used module:     \regfile

7.25.2. Analyzing design hierarchy..
Top module:  \cpu
Used module:     \alu
Used module:     \control
Used module:     \immgen
Used module:     \mask_n_shift
Used module:     \regfile
Removed 0 unused modules.

7.26. Printing statistics.

=== alu ===

   Number of wires:                776
   Number of wire bits:           1027
   Number of public wires:           5
   Number of public wire bits:     132
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                922
     LUT1                           64
     LUT2                          175
     LUT3                           55
     LUT4                           30
     LUT5                           32
     LUT6                          294
     MUXCY                         126
     MUXF7                          65
     MUXF8                          16
     XORCY                          65

   Estimated number of LCs:        472

=== control ===

   Number of wires:                 90
   Number of wire bits:            180
   Number of public wires:          17
   Number of public wire bits:     103
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 95
     LUT1                            4
     LUT2                            9
     LUT3                            9
     LUT4                            4
     LUT5                            5
     LUT6                           37
     MUXCY                           4
     MUXF7                          13
     MUXF8                           5
     XORCY                           5

   Estimated number of LCs:         55

=== cpu ===

   Number of wires:                366
   Number of wire bits:           1136
   Number of public wires:          32
   Number of public wire bits:     647
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                744
     FDRE                           62
     LUT1                            1
     LUT2                          160
     LUT3                           32
     LUT5                           72
     LUT6                          155
     MUXCY                          93
     MUXF7                          69
     XORCY                          95
     alu                             1
     control                         1
     immgen                          1
     mask_n_shift                    1
     regfile                         1

   Estimated number of LCs:        323

=== immgen ===

   Number of wires:                 39
   Number of wire bits:            132
   Number of public wires:           3
   Number of public wire bits:      96
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 68
     LUT2                            1
     LUT3                           27
     LUT4                            4
     LUT5                            1
     LUT6                           22
     MUXF7                          10
     MUXF8                           3

   Estimated number of LCs:         54

=== mask_n_shift ===

   Number of wires:                 37
   Number of wire bits:            102
   Number of public wires:           4
   Number of public wire bits:      69
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 65
     LUT2                            1
     LUT3                           10
     LUT4                            2
     LUT5                           16
     LUT6                           31
     MUXF7                           4
     MUXF8                           1

   Estimated number of LCs:         59

=== regfile ===

   Number of wires:               3625
   Number of wire bits:           4753
   Number of public wires:          42
   Number of public wire bits:    1170
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               4671
     FDRE                         1024
     LUT2                           41
     LUT3                           95
     LUT4                            5
     LUT5                            2
     LUT6                         2567
     MUXF7                         937

   Estimated number of LCs:       2669

=== design hierarchy ===

   cpu                               1
     alu                             1
     control                         1
     immgen                          1
     mask_n_shift                    1
     regfile                         1

   Number of wires:               4933
   Number of wire bits:           7330
   Number of public wires:         103
   Number of public wire bits:    2217
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               6560
     FDRE                         1086
     LUT1                           69
     LUT2                          387
     LUT3                          228
     LUT4                           45
     LUT5                          128
     LUT6                         3106
     MUXCY                         223
     MUXF7                        1098
     MUXF8                          25
     XORCY                         165

   Estimated number of LCs:       3564

7.27. Executing CHECK pass (checking for obvious problems).
checking module alu..
checking module control..
checking module cpu..
checking module immgen..
checking module mask_n_shift..
checking module regfile..
found and reported 0 problems.

8. Executing Verilog backend.
Dumping module `\alu'.
Dumping module `\control'.
Dumping module `\cpu'.
Dumping module `\immgen'.
Dumping module `\mask_n_shift'.
Dumping module `\regfile'.

End of script. Logfile hash: 3ec6feca6f
CPU: user 11.63s system 0.26s, MEM: 182.06 MB total, 176.62 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 27% 2x write_verilog (3 sec), 11% 6x techmap (1 sec), ...
Compiling sources for post-synthesis simulation
Ensure all required files listed in program_files_synth.txt
Using directory : ./test/t1
Compiling sources
RUNNING TEST FROM ./test/t1
Using directory : ./test/t2
Compiling sources
RUNNING TEST FROM ./test/t2
Using directory : ./test/t3
Compiling sources
WARNING: imem.v:9: $readmemh(./test/t3/idata.mem): Not enough words in the file for the requested range [0:4095].
RUNNING TEST FROM ./test/t3
Passed

You should see a PASS message and all tests pass.
If any test reports as a FAIL, fix it before submitting.
Once all tests pass, commit the changes into your code,
and push the commit back to the server for evaluation.
