// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="main_main,hls_ip_2023_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=4.999000,HLS_SYN_LAT=2425225,HLS_SYN_TPT=none,HLS_SYN_MEM=266,HLS_SYN_DSP=0,HLS_SYN_FF=5248,HLS_SYN_LUT=6224,HLS_VERSION=2023_2}" *)

module main (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ap_return
);

parameter    ap_ST_fsm_state1 = 13'd1;
parameter    ap_ST_fsm_state2 = 13'd2;
parameter    ap_ST_fsm_state3 = 13'd4;
parameter    ap_ST_fsm_state4 = 13'd8;
parameter    ap_ST_fsm_state5 = 13'd16;
parameter    ap_ST_fsm_state6 = 13'd32;
parameter    ap_ST_fsm_state7 = 13'd64;
parameter    ap_ST_fsm_state8 = 13'd128;
parameter    ap_ST_fsm_state9 = 13'd256;
parameter    ap_ST_fsm_state10 = 13'd512;
parameter    ap_ST_fsm_state11 = 13'd1024;
parameter    ap_ST_fsm_state12 = 13'd2048;
parameter    ap_ST_fsm_state13 = 13'd4096;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [31:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [12:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [15:0] A_address0;
reg    A_ce0;
reg    A_we0;
reg   [31:0] A_d0;
wire   [31:0] A_q0;
reg   [15:0] A_s_address0;
reg    A_s_ce0;
reg    A_s_we0;
reg   [31:0] A_s_d0;
wire   [31:0] A_s_q0;
reg   [7:0] u1_address0;
reg    u1_ce0;
reg    u1_we0;
wire   [31:0] u1_q0;
reg   [7:0] v1_address0;
reg    v1_ce0;
reg    v1_we0;
wire   [31:0] v1_q0;
reg   [7:0] u2_address0;
reg    u2_ce0;
reg    u2_we0;
wire   [31:0] u2_q0;
reg   [7:0] v2_address0;
reg    v2_ce0;
reg    v2_we0;
wire   [31:0] v2_q0;
reg   [7:0] w_address0;
reg    w_ce0;
reg    w_we0;
reg   [31:0] w_d0;
wire   [31:0] w_q0;
reg   [7:0] w_s_address0;
reg    w_s_ce0;
reg    w_s_we0;
reg   [31:0] w_s_d0;
wire   [31:0] w_s_q0;
reg   [7:0] x_address0;
reg    x_ce0;
reg    x_we0;
reg   [31:0] x_d0;
wire   [31:0] x_q0;
reg   [7:0] x_s_address0;
reg    x_s_ce0;
reg    x_s_we0;
reg   [31:0] x_s_d0;
wire   [31:0] x_s_q0;
reg   [7:0] y_address0;
reg    y_ce0;
reg    y_we0;
wire   [31:0] y_q0;
reg   [7:0] z_address0;
reg    z_ce0;
reg    z_we0;
wire   [31:0] z_q0;
wire    grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_ap_start;
wire    grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_ap_done;
wire    grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_ap_idle;
wire    grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_ap_ready;
wire   [15:0] grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_A_address0;
wire    grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_A_ce0;
wire    grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_A_we0;
wire   [31:0] grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_A_d0;
wire   [15:0] grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_A_s_address0;
wire    grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_A_s_ce0;
wire    grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_A_s_we0;
wire   [31:0] grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_A_s_d0;
wire   [7:0] grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_u1_address0;
wire    grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_u1_ce0;
wire    grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_u1_we0;
wire   [31:0] grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_u1_d0;
wire   [7:0] grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_v1_address0;
wire    grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_v1_ce0;
wire    grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_v1_we0;
wire   [31:0] grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_v1_d0;
wire   [7:0] grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_u2_address0;
wire    grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_u2_ce0;
wire    grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_u2_we0;
wire   [31:0] grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_u2_d0;
wire   [7:0] grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_v2_address0;
wire    grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_v2_ce0;
wire    grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_v2_we0;
wire   [31:0] grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_v2_d0;
wire   [7:0] grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_w_address0;
wire    grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_w_ce0;
wire    grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_w_we0;
wire   [31:0] grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_w_d0;
wire   [7:0] grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_x_address0;
wire    grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_x_ce0;
wire    grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_x_we0;
wire   [31:0] grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_x_d0;
wire   [7:0] grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_w_s_address0;
wire    grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_w_s_ce0;
wire    grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_w_s_we0;
wire   [31:0] grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_w_s_d0;
wire   [7:0] grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_x_s_address0;
wire    grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_x_s_ce0;
wire    grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_x_s_we0;
wire   [31:0] grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_x_s_d0;
wire   [7:0] grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_y_address0;
wire    grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_y_ce0;
wire    grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_y_we0;
wire   [31:0] grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_y_d0;
wire   [7:0] grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_z_address0;
wire    grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_z_ce0;
wire    grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_z_we0;
wire   [31:0] grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_z_d0;
wire    grp_main_Pipeline_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_110_ap_start;
wire    grp_main_Pipeline_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_110_ap_done;
wire    grp_main_Pipeline_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_110_ap_idle;
wire    grp_main_Pipeline_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_110_ap_ready;
wire   [7:0] grp_main_Pipeline_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_110_u1_address0;
wire    grp_main_Pipeline_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_110_u1_ce0;
wire   [7:0] grp_main_Pipeline_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_110_u2_address0;
wire    grp_main_Pipeline_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_110_u2_ce0;
wire   [7:0] grp_main_Pipeline_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_110_v1_address0;
wire    grp_main_Pipeline_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_110_v1_ce0;
wire   [7:0] grp_main_Pipeline_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_110_v2_address0;
wire    grp_main_Pipeline_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_110_v2_ce0;
wire   [15:0] grp_main_Pipeline_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_110_A_s_address0;
wire    grp_main_Pipeline_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_110_A_s_ce0;
wire    grp_main_Pipeline_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_110_A_s_we0;
wire   [31:0] grp_main_Pipeline_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_110_A_s_d0;
wire   [31:0] grp_main_Pipeline_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_110_grp_fu_188_p_din0;
wire   [31:0] grp_main_Pipeline_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_110_grp_fu_188_p_din1;
wire   [1:0] grp_main_Pipeline_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_110_grp_fu_188_p_opcode;
wire    grp_main_Pipeline_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_110_grp_fu_188_p_ce;
wire   [31:0] grp_main_Pipeline_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_110_grp_fu_192_p_din0;
wire   [31:0] grp_main_Pipeline_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_110_grp_fu_192_p_din1;
wire    grp_main_Pipeline_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_110_grp_fu_192_p_ce;
wire    grp_main_Pipeline_VITIS_LOOP_82_5_VITIS_LOOP_85_6_fu_119_ap_start;
wire    grp_main_Pipeline_VITIS_LOOP_82_5_VITIS_LOOP_85_6_fu_119_ap_done;
wire    grp_main_Pipeline_VITIS_LOOP_82_5_VITIS_LOOP_85_6_fu_119_ap_idle;
wire    grp_main_Pipeline_VITIS_LOOP_82_5_VITIS_LOOP_85_6_fu_119_ap_ready;
wire   [15:0] grp_main_Pipeline_VITIS_LOOP_82_5_VITIS_LOOP_85_6_fu_119_A_s_address0;
wire    grp_main_Pipeline_VITIS_LOOP_82_5_VITIS_LOOP_85_6_fu_119_A_s_ce0;
wire   [7:0] grp_main_Pipeline_VITIS_LOOP_82_5_VITIS_LOOP_85_6_fu_119_y_address0;
wire    grp_main_Pipeline_VITIS_LOOP_82_5_VITIS_LOOP_85_6_fu_119_y_ce0;
wire   [7:0] grp_main_Pipeline_VITIS_LOOP_82_5_VITIS_LOOP_85_6_fu_119_z_address0;
wire    grp_main_Pipeline_VITIS_LOOP_82_5_VITIS_LOOP_85_6_fu_119_z_ce0;
wire   [7:0] grp_main_Pipeline_VITIS_LOOP_82_5_VITIS_LOOP_85_6_fu_119_x_s_address0;
wire    grp_main_Pipeline_VITIS_LOOP_82_5_VITIS_LOOP_85_6_fu_119_x_s_ce0;
wire    grp_main_Pipeline_VITIS_LOOP_82_5_VITIS_LOOP_85_6_fu_119_x_s_we0;
wire   [31:0] grp_main_Pipeline_VITIS_LOOP_82_5_VITIS_LOOP_85_6_fu_119_x_s_d0;
wire   [31:0] grp_main_Pipeline_VITIS_LOOP_82_5_VITIS_LOOP_85_6_fu_119_grp_fu_196_p_din0;
wire   [31:0] grp_main_Pipeline_VITIS_LOOP_82_5_VITIS_LOOP_85_6_fu_119_grp_fu_196_p_din1;
wire   [1:0] grp_main_Pipeline_VITIS_LOOP_82_5_VITIS_LOOP_85_6_fu_119_grp_fu_196_p_opcode;
wire    grp_main_Pipeline_VITIS_LOOP_82_5_VITIS_LOOP_85_6_fu_119_grp_fu_196_p_ce;
wire   [31:0] grp_main_Pipeline_VITIS_LOOP_82_5_VITIS_LOOP_85_6_fu_119_grp_fu_200_p_din0;
wire   [31:0] grp_main_Pipeline_VITIS_LOOP_82_5_VITIS_LOOP_85_6_fu_119_grp_fu_200_p_din1;
wire    grp_main_Pipeline_VITIS_LOOP_82_5_VITIS_LOOP_85_6_fu_119_grp_fu_200_p_ce;
wire    grp_main_Pipeline_VITIS_LOOP_14_1_loop_2_fu_127_ap_start;
wire    grp_main_Pipeline_VITIS_LOOP_14_1_loop_2_fu_127_ap_done;
wire    grp_main_Pipeline_VITIS_LOOP_14_1_loop_2_fu_127_ap_idle;
wire    grp_main_Pipeline_VITIS_LOOP_14_1_loop_2_fu_127_ap_ready;
wire   [7:0] grp_main_Pipeline_VITIS_LOOP_14_1_loop_2_fu_127_u1_address0;
wire    grp_main_Pipeline_VITIS_LOOP_14_1_loop_2_fu_127_u1_ce0;
wire   [7:0] grp_main_Pipeline_VITIS_LOOP_14_1_loop_2_fu_127_u2_address0;
wire    grp_main_Pipeline_VITIS_LOOP_14_1_loop_2_fu_127_u2_ce0;
wire   [7:0] grp_main_Pipeline_VITIS_LOOP_14_1_loop_2_fu_127_v1_address0;
wire    grp_main_Pipeline_VITIS_LOOP_14_1_loop_2_fu_127_v1_ce0;
wire   [7:0] grp_main_Pipeline_VITIS_LOOP_14_1_loop_2_fu_127_v2_address0;
wire    grp_main_Pipeline_VITIS_LOOP_14_1_loop_2_fu_127_v2_ce0;
wire   [15:0] grp_main_Pipeline_VITIS_LOOP_14_1_loop_2_fu_127_A_address0;
wire    grp_main_Pipeline_VITIS_LOOP_14_1_loop_2_fu_127_A_ce0;
wire    grp_main_Pipeline_VITIS_LOOP_14_1_loop_2_fu_127_A_we0;
wire   [31:0] grp_main_Pipeline_VITIS_LOOP_14_1_loop_2_fu_127_A_d0;
wire   [31:0] grp_main_Pipeline_VITIS_LOOP_14_1_loop_2_fu_127_grp_fu_188_p_din0;
wire   [31:0] grp_main_Pipeline_VITIS_LOOP_14_1_loop_2_fu_127_grp_fu_188_p_din1;
wire   [1:0] grp_main_Pipeline_VITIS_LOOP_14_1_loop_2_fu_127_grp_fu_188_p_opcode;
wire    grp_main_Pipeline_VITIS_LOOP_14_1_loop_2_fu_127_grp_fu_188_p_ce;
wire   [31:0] grp_main_Pipeline_VITIS_LOOP_14_1_loop_2_fu_127_grp_fu_192_p_din0;
wire   [31:0] grp_main_Pipeline_VITIS_LOOP_14_1_loop_2_fu_127_grp_fu_192_p_din1;
wire    grp_main_Pipeline_VITIS_LOOP_14_1_loop_2_fu_127_grp_fu_192_p_ce;
wire    grp_main_Pipeline_VITIS_LOOP_93_7_VITIS_LOOP_95_8_fu_136_ap_start;
wire    grp_main_Pipeline_VITIS_LOOP_93_7_VITIS_LOOP_95_8_fu_136_ap_done;
wire    grp_main_Pipeline_VITIS_LOOP_93_7_VITIS_LOOP_95_8_fu_136_ap_idle;
wire    grp_main_Pipeline_VITIS_LOOP_93_7_VITIS_LOOP_95_8_fu_136_ap_ready;
wire   [15:0] grp_main_Pipeline_VITIS_LOOP_93_7_VITIS_LOOP_95_8_fu_136_A_s_address0;
wire    grp_main_Pipeline_VITIS_LOOP_93_7_VITIS_LOOP_95_8_fu_136_A_s_ce0;
wire   [7:0] grp_main_Pipeline_VITIS_LOOP_93_7_VITIS_LOOP_95_8_fu_136_x_s_address0;
wire    grp_main_Pipeline_VITIS_LOOP_93_7_VITIS_LOOP_95_8_fu_136_x_s_ce0;
wire   [7:0] grp_main_Pipeline_VITIS_LOOP_93_7_VITIS_LOOP_95_8_fu_136_w_s_address0;
wire    grp_main_Pipeline_VITIS_LOOP_93_7_VITIS_LOOP_95_8_fu_136_w_s_ce0;
wire    grp_main_Pipeline_VITIS_LOOP_93_7_VITIS_LOOP_95_8_fu_136_w_s_we0;
wire   [31:0] grp_main_Pipeline_VITIS_LOOP_93_7_VITIS_LOOP_95_8_fu_136_w_s_d0;
wire   [31:0] grp_main_Pipeline_VITIS_LOOP_93_7_VITIS_LOOP_95_8_fu_136_grp_fu_196_p_din0;
wire   [31:0] grp_main_Pipeline_VITIS_LOOP_93_7_VITIS_LOOP_95_8_fu_136_grp_fu_196_p_din1;
wire   [1:0] grp_main_Pipeline_VITIS_LOOP_93_7_VITIS_LOOP_95_8_fu_136_grp_fu_196_p_opcode;
wire    grp_main_Pipeline_VITIS_LOOP_93_7_VITIS_LOOP_95_8_fu_136_grp_fu_196_p_ce;
wire   [31:0] grp_main_Pipeline_VITIS_LOOP_93_7_VITIS_LOOP_95_8_fu_136_grp_fu_200_p_din0;
wire   [31:0] grp_main_Pipeline_VITIS_LOOP_93_7_VITIS_LOOP_95_8_fu_136_grp_fu_200_p_din1;
wire    grp_main_Pipeline_VITIS_LOOP_93_7_VITIS_LOOP_95_8_fu_136_grp_fu_200_p_ce;
wire    grp_main_Pipeline_VITIS_LOOP_23_2_loop_3_fu_143_ap_start;
wire    grp_main_Pipeline_VITIS_LOOP_23_2_loop_3_fu_143_ap_done;
wire    grp_main_Pipeline_VITIS_LOOP_23_2_loop_3_fu_143_ap_idle;
wire    grp_main_Pipeline_VITIS_LOOP_23_2_loop_3_fu_143_ap_ready;
wire   [15:0] grp_main_Pipeline_VITIS_LOOP_23_2_loop_3_fu_143_A_address0;
wire    grp_main_Pipeline_VITIS_LOOP_23_2_loop_3_fu_143_A_ce0;
wire   [7:0] grp_main_Pipeline_VITIS_LOOP_23_2_loop_3_fu_143_y_address0;
wire    grp_main_Pipeline_VITIS_LOOP_23_2_loop_3_fu_143_y_ce0;
wire   [7:0] grp_main_Pipeline_VITIS_LOOP_23_2_loop_3_fu_143_z_address0;
wire    grp_main_Pipeline_VITIS_LOOP_23_2_loop_3_fu_143_z_ce0;
wire   [7:0] grp_main_Pipeline_VITIS_LOOP_23_2_loop_3_fu_143_x_address0;
wire    grp_main_Pipeline_VITIS_LOOP_23_2_loop_3_fu_143_x_ce0;
wire    grp_main_Pipeline_VITIS_LOOP_23_2_loop_3_fu_143_x_we0;
wire   [31:0] grp_main_Pipeline_VITIS_LOOP_23_2_loop_3_fu_143_x_d0;
wire   [31:0] grp_main_Pipeline_VITIS_LOOP_23_2_loop_3_fu_143_grp_fu_188_p_din0;
wire   [31:0] grp_main_Pipeline_VITIS_LOOP_23_2_loop_3_fu_143_grp_fu_188_p_din1;
wire   [1:0] grp_main_Pipeline_VITIS_LOOP_23_2_loop_3_fu_143_grp_fu_188_p_opcode;
wire    grp_main_Pipeline_VITIS_LOOP_23_2_loop_3_fu_143_grp_fu_188_p_ce;
wire   [31:0] grp_main_Pipeline_VITIS_LOOP_23_2_loop_3_fu_143_grp_fu_192_p_din0;
wire   [31:0] grp_main_Pipeline_VITIS_LOOP_23_2_loop_3_fu_143_grp_fu_192_p_din1;
wire    grp_main_Pipeline_VITIS_LOOP_23_2_loop_3_fu_143_grp_fu_192_p_ce;
wire    grp_main_Pipeline_VITIS_LOOP_35_3_loop_4_fu_151_ap_start;
wire    grp_main_Pipeline_VITIS_LOOP_35_3_loop_4_fu_151_ap_done;
wire    grp_main_Pipeline_VITIS_LOOP_35_3_loop_4_fu_151_ap_idle;
wire    grp_main_Pipeline_VITIS_LOOP_35_3_loop_4_fu_151_ap_ready;
wire   [15:0] grp_main_Pipeline_VITIS_LOOP_35_3_loop_4_fu_151_A_address0;
wire    grp_main_Pipeline_VITIS_LOOP_35_3_loop_4_fu_151_A_ce0;
wire   [7:0] grp_main_Pipeline_VITIS_LOOP_35_3_loop_4_fu_151_x_address0;
wire    grp_main_Pipeline_VITIS_LOOP_35_3_loop_4_fu_151_x_ce0;
wire   [7:0] grp_main_Pipeline_VITIS_LOOP_35_3_loop_4_fu_151_w_address0;
wire    grp_main_Pipeline_VITIS_LOOP_35_3_loop_4_fu_151_w_ce0;
wire    grp_main_Pipeline_VITIS_LOOP_35_3_loop_4_fu_151_w_we0;
wire   [31:0] grp_main_Pipeline_VITIS_LOOP_35_3_loop_4_fu_151_w_d0;
wire   [31:0] grp_main_Pipeline_VITIS_LOOP_35_3_loop_4_fu_151_grp_fu_188_p_din0;
wire   [31:0] grp_main_Pipeline_VITIS_LOOP_35_3_loop_4_fu_151_grp_fu_188_p_din1;
wire   [1:0] grp_main_Pipeline_VITIS_LOOP_35_3_loop_4_fu_151_grp_fu_188_p_opcode;
wire    grp_main_Pipeline_VITIS_LOOP_35_3_loop_4_fu_151_grp_fu_188_p_ce;
wire   [31:0] grp_main_Pipeline_VITIS_LOOP_35_3_loop_4_fu_151_grp_fu_192_p_din0;
wire   [31:0] grp_main_Pipeline_VITIS_LOOP_35_3_loop_4_fu_151_grp_fu_192_p_din1;
wire    grp_main_Pipeline_VITIS_LOOP_35_3_loop_4_fu_151_grp_fu_192_p_ce;
wire    grp_main_Pipeline_VITIS_LOOP_105_9_fu_158_ap_start;
wire    grp_main_Pipeline_VITIS_LOOP_105_9_fu_158_ap_done;
wire    grp_main_Pipeline_VITIS_LOOP_105_9_fu_158_ap_idle;
wire    grp_main_Pipeline_VITIS_LOOP_105_9_fu_158_ap_ready;
wire   [7:0] grp_main_Pipeline_VITIS_LOOP_105_9_fu_158_w_address0;
wire    grp_main_Pipeline_VITIS_LOOP_105_9_fu_158_w_ce0;
wire   [7:0] grp_main_Pipeline_VITIS_LOOP_105_9_fu_158_w_s_address0;
wire    grp_main_Pipeline_VITIS_LOOP_105_9_fu_158_w_s_ce0;
wire   [8:0] grp_main_Pipeline_VITIS_LOOP_105_9_fu_158_res_out;
wire    grp_main_Pipeline_VITIS_LOOP_105_9_fu_158_res_out_ap_vld;
reg    grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_ap_start_reg;
wire    ap_CS_fsm_state2;
reg    grp_main_Pipeline_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_110_ap_start_reg;
reg   [12:0] ap_NS_fsm;
wire    ap_NS_fsm_state3;
wire    ap_CS_fsm_state4;
reg    grp_main_Pipeline_VITIS_LOOP_82_5_VITIS_LOOP_85_6_fu_119_ap_start_reg;
wire    ap_NS_fsm_state5;
wire    ap_CS_fsm_state6;
reg    grp_main_Pipeline_VITIS_LOOP_14_1_loop_2_fu_127_ap_start_reg;
reg    grp_main_Pipeline_VITIS_LOOP_93_7_VITIS_LOOP_95_8_fu_136_ap_start_reg;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
reg    grp_main_Pipeline_VITIS_LOOP_23_2_loop_3_fu_143_ap_start_reg;
wire    ap_NS_fsm_state7;
reg    grp_main_Pipeline_VITIS_LOOP_35_3_loop_4_fu_151_ap_start_reg;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
reg    grp_main_Pipeline_VITIS_LOOP_105_9_fu_158_ap_start_reg;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state13;
wire   [0:0] icmp_ln108_fu_168_p2;
wire   [31:0] grp_fu_188_p2;
reg   [31:0] grp_fu_188_p0;
reg   [31:0] grp_fu_188_p1;
reg    grp_fu_188_ce;
wire   [31:0] grp_fu_192_p2;
reg   [31:0] grp_fu_192_p0;
reg   [31:0] grp_fu_192_p1;
reg    grp_fu_192_ce;
wire   [31:0] grp_fu_196_p2;
reg   [31:0] grp_fu_196_p0;
reg   [31:0] grp_fu_196_p1;
reg    grp_fu_196_ce;
wire   [31:0] grp_fu_200_p2;
reg   [31:0] grp_fu_200_p0;
reg   [31:0] grp_fu_200_p1;
reg    grp_fu_200_ce;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_block_state6_on_subcall_done;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
reg    ap_block_state8_on_subcall_done;
reg    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 13'd1;
#0 grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_ap_start_reg = 1'b0;
#0 grp_main_Pipeline_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_110_ap_start_reg = 1'b0;
#0 grp_main_Pipeline_VITIS_LOOP_82_5_VITIS_LOOP_85_6_fu_119_ap_start_reg = 1'b0;
#0 grp_main_Pipeline_VITIS_LOOP_14_1_loop_2_fu_127_ap_start_reg = 1'b0;
#0 grp_main_Pipeline_VITIS_LOOP_93_7_VITIS_LOOP_95_8_fu_136_ap_start_reg = 1'b0;
#0 grp_main_Pipeline_VITIS_LOOP_23_2_loop_3_fu_143_ap_start_reg = 1'b0;
#0 grp_main_Pipeline_VITIS_LOOP_35_3_loop_4_fu_151_ap_start_reg = 1'b0;
#0 grp_main_Pipeline_VITIS_LOOP_105_9_fu_158_ap_start_reg = 1'b0;
end

main_A_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 65536 ),
    .AddressWidth( 16 ))
A_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(A_address0),
    .ce0(A_ce0),
    .we0(A_we0),
    .d0(A_d0),
    .q0(A_q0)
);

main_A_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 65536 ),
    .AddressWidth( 16 ))
A_s_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(A_s_address0),
    .ce0(A_s_ce0),
    .we0(A_s_we0),
    .d0(A_s_d0),
    .q0(A_s_q0)
);

main_u1_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
u1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(u1_address0),
    .ce0(u1_ce0),
    .we0(u1_we0),
    .d0(grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_u1_d0),
    .q0(u1_q0)
);

main_u1_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
v1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(v1_address0),
    .ce0(v1_ce0),
    .we0(v1_we0),
    .d0(grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_v1_d0),
    .q0(v1_q0)
);

main_u1_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
u2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(u2_address0),
    .ce0(u2_ce0),
    .we0(u2_we0),
    .d0(grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_u2_d0),
    .q0(u2_q0)
);

main_u1_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
v2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(v2_address0),
    .ce0(v2_ce0),
    .we0(v2_we0),
    .d0(grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_v2_d0),
    .q0(v2_q0)
);

main_u1_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
w_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w_address0),
    .ce0(w_ce0),
    .we0(w_we0),
    .d0(w_d0),
    .q0(w_q0)
);

main_u1_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
w_s_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w_s_address0),
    .ce0(w_s_ce0),
    .we0(w_s_we0),
    .d0(w_s_d0),
    .q0(w_s_q0)
);

main_u1_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
x_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(x_address0),
    .ce0(x_ce0),
    .we0(x_we0),
    .d0(x_d0),
    .q0(x_q0)
);

main_u1_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
x_s_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(x_s_address0),
    .ce0(x_s_ce0),
    .we0(x_s_we0),
    .d0(x_s_d0),
    .q0(x_s_q0)
);

main_u1_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
y_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(y_address0),
    .ce0(y_ce0),
    .we0(y_we0),
    .d0(grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_y_d0),
    .q0(y_q0)
);

main_u1_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
z_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(z_address0),
    .ce0(z_ce0),
    .we0(z_we0),
    .d0(grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_z_d0),
    .q0(z_q0)
);

main_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2 grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_ap_start),
    .ap_done(grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_ap_done),
    .ap_idle(grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_ap_idle),
    .ap_ready(grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_ap_ready),
    .A_address0(grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_A_address0),
    .A_ce0(grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_A_ce0),
    .A_we0(grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_A_we0),
    .A_d0(grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_A_d0),
    .A_s_address0(grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_A_s_address0),
    .A_s_ce0(grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_A_s_ce0),
    .A_s_we0(grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_A_s_we0),
    .A_s_d0(grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_A_s_d0),
    .u1_address0(grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_u1_address0),
    .u1_ce0(grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_u1_ce0),
    .u1_we0(grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_u1_we0),
    .u1_d0(grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_u1_d0),
    .v1_address0(grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_v1_address0),
    .v1_ce0(grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_v1_ce0),
    .v1_we0(grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_v1_we0),
    .v1_d0(grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_v1_d0),
    .u2_address0(grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_u2_address0),
    .u2_ce0(grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_u2_ce0),
    .u2_we0(grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_u2_we0),
    .u2_d0(grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_u2_d0),
    .v2_address0(grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_v2_address0),
    .v2_ce0(grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_v2_ce0),
    .v2_we0(grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_v2_we0),
    .v2_d0(grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_v2_d0),
    .w_address0(grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_w_address0),
    .w_ce0(grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_w_ce0),
    .w_we0(grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_w_we0),
    .w_d0(grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_w_d0),
    .x_address0(grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_x_address0),
    .x_ce0(grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_x_ce0),
    .x_we0(grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_x_we0),
    .x_d0(grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_x_d0),
    .w_s_address0(grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_w_s_address0),
    .w_s_ce0(grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_w_s_ce0),
    .w_s_we0(grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_w_s_we0),
    .w_s_d0(grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_w_s_d0),
    .x_s_address0(grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_x_s_address0),
    .x_s_ce0(grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_x_s_ce0),
    .x_s_we0(grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_x_s_we0),
    .x_s_d0(grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_x_s_d0),
    .y_address0(grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_y_address0),
    .y_ce0(grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_y_ce0),
    .y_we0(grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_y_we0),
    .y_d0(grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_y_d0),
    .z_address0(grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_z_address0),
    .z_ce0(grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_z_ce0),
    .z_we0(grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_z_we0),
    .z_d0(grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_z_d0)
);

main_main_Pipeline_VITIS_LOOP_76_3_VITIS_LOOP_77_4 grp_main_Pipeline_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_110(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_main_Pipeline_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_110_ap_start),
    .ap_done(grp_main_Pipeline_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_110_ap_done),
    .ap_idle(grp_main_Pipeline_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_110_ap_idle),
    .ap_ready(grp_main_Pipeline_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_110_ap_ready),
    .u1_address0(grp_main_Pipeline_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_110_u1_address0),
    .u1_ce0(grp_main_Pipeline_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_110_u1_ce0),
    .u1_q0(u1_q0),
    .u2_address0(grp_main_Pipeline_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_110_u2_address0),
    .u2_ce0(grp_main_Pipeline_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_110_u2_ce0),
    .u2_q0(u2_q0),
    .v1_address0(grp_main_Pipeline_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_110_v1_address0),
    .v1_ce0(grp_main_Pipeline_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_110_v1_ce0),
    .v1_q0(v1_q0),
    .v2_address0(grp_main_Pipeline_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_110_v2_address0),
    .v2_ce0(grp_main_Pipeline_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_110_v2_ce0),
    .v2_q0(v2_q0),
    .A_s_address0(grp_main_Pipeline_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_110_A_s_address0),
    .A_s_ce0(grp_main_Pipeline_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_110_A_s_ce0),
    .A_s_we0(grp_main_Pipeline_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_110_A_s_we0),
    .A_s_d0(grp_main_Pipeline_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_110_A_s_d0),
    .A_s_q0(A_s_q0),
    .grp_fu_188_p_din0(grp_main_Pipeline_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_110_grp_fu_188_p_din0),
    .grp_fu_188_p_din1(grp_main_Pipeline_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_110_grp_fu_188_p_din1),
    .grp_fu_188_p_opcode(grp_main_Pipeline_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_110_grp_fu_188_p_opcode),
    .grp_fu_188_p_dout0(grp_fu_188_p2),
    .grp_fu_188_p_ce(grp_main_Pipeline_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_110_grp_fu_188_p_ce),
    .grp_fu_192_p_din0(grp_main_Pipeline_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_110_grp_fu_192_p_din0),
    .grp_fu_192_p_din1(grp_main_Pipeline_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_110_grp_fu_192_p_din1),
    .grp_fu_192_p_dout0(grp_fu_192_p2),
    .grp_fu_192_p_ce(grp_main_Pipeline_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_110_grp_fu_192_p_ce)
);

main_main_Pipeline_VITIS_LOOP_82_5_VITIS_LOOP_85_6 grp_main_Pipeline_VITIS_LOOP_82_5_VITIS_LOOP_85_6_fu_119(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_main_Pipeline_VITIS_LOOP_82_5_VITIS_LOOP_85_6_fu_119_ap_start),
    .ap_done(grp_main_Pipeline_VITIS_LOOP_82_5_VITIS_LOOP_85_6_fu_119_ap_done),
    .ap_idle(grp_main_Pipeline_VITIS_LOOP_82_5_VITIS_LOOP_85_6_fu_119_ap_idle),
    .ap_ready(grp_main_Pipeline_VITIS_LOOP_82_5_VITIS_LOOP_85_6_fu_119_ap_ready),
    .A_s_address0(grp_main_Pipeline_VITIS_LOOP_82_5_VITIS_LOOP_85_6_fu_119_A_s_address0),
    .A_s_ce0(grp_main_Pipeline_VITIS_LOOP_82_5_VITIS_LOOP_85_6_fu_119_A_s_ce0),
    .A_s_q0(A_s_q0),
    .y_address0(grp_main_Pipeline_VITIS_LOOP_82_5_VITIS_LOOP_85_6_fu_119_y_address0),
    .y_ce0(grp_main_Pipeline_VITIS_LOOP_82_5_VITIS_LOOP_85_6_fu_119_y_ce0),
    .y_q0(y_q0),
    .z_address0(grp_main_Pipeline_VITIS_LOOP_82_5_VITIS_LOOP_85_6_fu_119_z_address0),
    .z_ce0(grp_main_Pipeline_VITIS_LOOP_82_5_VITIS_LOOP_85_6_fu_119_z_ce0),
    .z_q0(z_q0),
    .x_s_address0(grp_main_Pipeline_VITIS_LOOP_82_5_VITIS_LOOP_85_6_fu_119_x_s_address0),
    .x_s_ce0(grp_main_Pipeline_VITIS_LOOP_82_5_VITIS_LOOP_85_6_fu_119_x_s_ce0),
    .x_s_we0(grp_main_Pipeline_VITIS_LOOP_82_5_VITIS_LOOP_85_6_fu_119_x_s_we0),
    .x_s_d0(grp_main_Pipeline_VITIS_LOOP_82_5_VITIS_LOOP_85_6_fu_119_x_s_d0),
    .x_s_q0(x_s_q0),
    .grp_fu_196_p_din0(grp_main_Pipeline_VITIS_LOOP_82_5_VITIS_LOOP_85_6_fu_119_grp_fu_196_p_din0),
    .grp_fu_196_p_din1(grp_main_Pipeline_VITIS_LOOP_82_5_VITIS_LOOP_85_6_fu_119_grp_fu_196_p_din1),
    .grp_fu_196_p_opcode(grp_main_Pipeline_VITIS_LOOP_82_5_VITIS_LOOP_85_6_fu_119_grp_fu_196_p_opcode),
    .grp_fu_196_p_dout0(grp_fu_196_p2),
    .grp_fu_196_p_ce(grp_main_Pipeline_VITIS_LOOP_82_5_VITIS_LOOP_85_6_fu_119_grp_fu_196_p_ce),
    .grp_fu_200_p_din0(grp_main_Pipeline_VITIS_LOOP_82_5_VITIS_LOOP_85_6_fu_119_grp_fu_200_p_din0),
    .grp_fu_200_p_din1(grp_main_Pipeline_VITIS_LOOP_82_5_VITIS_LOOP_85_6_fu_119_grp_fu_200_p_din1),
    .grp_fu_200_p_dout0(grp_fu_200_p2),
    .grp_fu_200_p_ce(grp_main_Pipeline_VITIS_LOOP_82_5_VITIS_LOOP_85_6_fu_119_grp_fu_200_p_ce)
);

main_main_Pipeline_VITIS_LOOP_14_1_loop_2 grp_main_Pipeline_VITIS_LOOP_14_1_loop_2_fu_127(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_main_Pipeline_VITIS_LOOP_14_1_loop_2_fu_127_ap_start),
    .ap_done(grp_main_Pipeline_VITIS_LOOP_14_1_loop_2_fu_127_ap_done),
    .ap_idle(grp_main_Pipeline_VITIS_LOOP_14_1_loop_2_fu_127_ap_idle),
    .ap_ready(grp_main_Pipeline_VITIS_LOOP_14_1_loop_2_fu_127_ap_ready),
    .u1_address0(grp_main_Pipeline_VITIS_LOOP_14_1_loop_2_fu_127_u1_address0),
    .u1_ce0(grp_main_Pipeline_VITIS_LOOP_14_1_loop_2_fu_127_u1_ce0),
    .u1_q0(u1_q0),
    .u2_address0(grp_main_Pipeline_VITIS_LOOP_14_1_loop_2_fu_127_u2_address0),
    .u2_ce0(grp_main_Pipeline_VITIS_LOOP_14_1_loop_2_fu_127_u2_ce0),
    .u2_q0(u2_q0),
    .v1_address0(grp_main_Pipeline_VITIS_LOOP_14_1_loop_2_fu_127_v1_address0),
    .v1_ce0(grp_main_Pipeline_VITIS_LOOP_14_1_loop_2_fu_127_v1_ce0),
    .v1_q0(v1_q0),
    .v2_address0(grp_main_Pipeline_VITIS_LOOP_14_1_loop_2_fu_127_v2_address0),
    .v2_ce0(grp_main_Pipeline_VITIS_LOOP_14_1_loop_2_fu_127_v2_ce0),
    .v2_q0(v2_q0),
    .A_address0(grp_main_Pipeline_VITIS_LOOP_14_1_loop_2_fu_127_A_address0),
    .A_ce0(grp_main_Pipeline_VITIS_LOOP_14_1_loop_2_fu_127_A_ce0),
    .A_we0(grp_main_Pipeline_VITIS_LOOP_14_1_loop_2_fu_127_A_we0),
    .A_d0(grp_main_Pipeline_VITIS_LOOP_14_1_loop_2_fu_127_A_d0),
    .A_q0(A_q0),
    .grp_fu_188_p_din0(grp_main_Pipeline_VITIS_LOOP_14_1_loop_2_fu_127_grp_fu_188_p_din0),
    .grp_fu_188_p_din1(grp_main_Pipeline_VITIS_LOOP_14_1_loop_2_fu_127_grp_fu_188_p_din1),
    .grp_fu_188_p_opcode(grp_main_Pipeline_VITIS_LOOP_14_1_loop_2_fu_127_grp_fu_188_p_opcode),
    .grp_fu_188_p_dout0(grp_fu_188_p2),
    .grp_fu_188_p_ce(grp_main_Pipeline_VITIS_LOOP_14_1_loop_2_fu_127_grp_fu_188_p_ce),
    .grp_fu_192_p_din0(grp_main_Pipeline_VITIS_LOOP_14_1_loop_2_fu_127_grp_fu_192_p_din0),
    .grp_fu_192_p_din1(grp_main_Pipeline_VITIS_LOOP_14_1_loop_2_fu_127_grp_fu_192_p_din1),
    .grp_fu_192_p_dout0(grp_fu_192_p2),
    .grp_fu_192_p_ce(grp_main_Pipeline_VITIS_LOOP_14_1_loop_2_fu_127_grp_fu_192_p_ce)
);

main_main_Pipeline_VITIS_LOOP_93_7_VITIS_LOOP_95_8 grp_main_Pipeline_VITIS_LOOP_93_7_VITIS_LOOP_95_8_fu_136(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_main_Pipeline_VITIS_LOOP_93_7_VITIS_LOOP_95_8_fu_136_ap_start),
    .ap_done(grp_main_Pipeline_VITIS_LOOP_93_7_VITIS_LOOP_95_8_fu_136_ap_done),
    .ap_idle(grp_main_Pipeline_VITIS_LOOP_93_7_VITIS_LOOP_95_8_fu_136_ap_idle),
    .ap_ready(grp_main_Pipeline_VITIS_LOOP_93_7_VITIS_LOOP_95_8_fu_136_ap_ready),
    .A_s_address0(grp_main_Pipeline_VITIS_LOOP_93_7_VITIS_LOOP_95_8_fu_136_A_s_address0),
    .A_s_ce0(grp_main_Pipeline_VITIS_LOOP_93_7_VITIS_LOOP_95_8_fu_136_A_s_ce0),
    .A_s_q0(A_s_q0),
    .x_s_address0(grp_main_Pipeline_VITIS_LOOP_93_7_VITIS_LOOP_95_8_fu_136_x_s_address0),
    .x_s_ce0(grp_main_Pipeline_VITIS_LOOP_93_7_VITIS_LOOP_95_8_fu_136_x_s_ce0),
    .x_s_q0(x_s_q0),
    .w_s_address0(grp_main_Pipeline_VITIS_LOOP_93_7_VITIS_LOOP_95_8_fu_136_w_s_address0),
    .w_s_ce0(grp_main_Pipeline_VITIS_LOOP_93_7_VITIS_LOOP_95_8_fu_136_w_s_ce0),
    .w_s_we0(grp_main_Pipeline_VITIS_LOOP_93_7_VITIS_LOOP_95_8_fu_136_w_s_we0),
    .w_s_d0(grp_main_Pipeline_VITIS_LOOP_93_7_VITIS_LOOP_95_8_fu_136_w_s_d0),
    .w_s_q0(w_s_q0),
    .grp_fu_196_p_din0(grp_main_Pipeline_VITIS_LOOP_93_7_VITIS_LOOP_95_8_fu_136_grp_fu_196_p_din0),
    .grp_fu_196_p_din1(grp_main_Pipeline_VITIS_LOOP_93_7_VITIS_LOOP_95_8_fu_136_grp_fu_196_p_din1),
    .grp_fu_196_p_opcode(grp_main_Pipeline_VITIS_LOOP_93_7_VITIS_LOOP_95_8_fu_136_grp_fu_196_p_opcode),
    .grp_fu_196_p_dout0(grp_fu_196_p2),
    .grp_fu_196_p_ce(grp_main_Pipeline_VITIS_LOOP_93_7_VITIS_LOOP_95_8_fu_136_grp_fu_196_p_ce),
    .grp_fu_200_p_din0(grp_main_Pipeline_VITIS_LOOP_93_7_VITIS_LOOP_95_8_fu_136_grp_fu_200_p_din0),
    .grp_fu_200_p_din1(grp_main_Pipeline_VITIS_LOOP_93_7_VITIS_LOOP_95_8_fu_136_grp_fu_200_p_din1),
    .grp_fu_200_p_dout0(grp_fu_200_p2),
    .grp_fu_200_p_ce(grp_main_Pipeline_VITIS_LOOP_93_7_VITIS_LOOP_95_8_fu_136_grp_fu_200_p_ce)
);

main_main_Pipeline_VITIS_LOOP_23_2_loop_3 grp_main_Pipeline_VITIS_LOOP_23_2_loop_3_fu_143(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_main_Pipeline_VITIS_LOOP_23_2_loop_3_fu_143_ap_start),
    .ap_done(grp_main_Pipeline_VITIS_LOOP_23_2_loop_3_fu_143_ap_done),
    .ap_idle(grp_main_Pipeline_VITIS_LOOP_23_2_loop_3_fu_143_ap_idle),
    .ap_ready(grp_main_Pipeline_VITIS_LOOP_23_2_loop_3_fu_143_ap_ready),
    .A_address0(grp_main_Pipeline_VITIS_LOOP_23_2_loop_3_fu_143_A_address0),
    .A_ce0(grp_main_Pipeline_VITIS_LOOP_23_2_loop_3_fu_143_A_ce0),
    .A_q0(A_q0),
    .y_address0(grp_main_Pipeline_VITIS_LOOP_23_2_loop_3_fu_143_y_address0),
    .y_ce0(grp_main_Pipeline_VITIS_LOOP_23_2_loop_3_fu_143_y_ce0),
    .y_q0(y_q0),
    .z_address0(grp_main_Pipeline_VITIS_LOOP_23_2_loop_3_fu_143_z_address0),
    .z_ce0(grp_main_Pipeline_VITIS_LOOP_23_2_loop_3_fu_143_z_ce0),
    .z_q0(z_q0),
    .x_address0(grp_main_Pipeline_VITIS_LOOP_23_2_loop_3_fu_143_x_address0),
    .x_ce0(grp_main_Pipeline_VITIS_LOOP_23_2_loop_3_fu_143_x_ce0),
    .x_we0(grp_main_Pipeline_VITIS_LOOP_23_2_loop_3_fu_143_x_we0),
    .x_d0(grp_main_Pipeline_VITIS_LOOP_23_2_loop_3_fu_143_x_d0),
    .x_q0(x_q0),
    .grp_fu_188_p_din0(grp_main_Pipeline_VITIS_LOOP_23_2_loop_3_fu_143_grp_fu_188_p_din0),
    .grp_fu_188_p_din1(grp_main_Pipeline_VITIS_LOOP_23_2_loop_3_fu_143_grp_fu_188_p_din1),
    .grp_fu_188_p_opcode(grp_main_Pipeline_VITIS_LOOP_23_2_loop_3_fu_143_grp_fu_188_p_opcode),
    .grp_fu_188_p_dout0(grp_fu_188_p2),
    .grp_fu_188_p_ce(grp_main_Pipeline_VITIS_LOOP_23_2_loop_3_fu_143_grp_fu_188_p_ce),
    .grp_fu_192_p_din0(grp_main_Pipeline_VITIS_LOOP_23_2_loop_3_fu_143_grp_fu_192_p_din0),
    .grp_fu_192_p_din1(grp_main_Pipeline_VITIS_LOOP_23_2_loop_3_fu_143_grp_fu_192_p_din1),
    .grp_fu_192_p_dout0(grp_fu_192_p2),
    .grp_fu_192_p_ce(grp_main_Pipeline_VITIS_LOOP_23_2_loop_3_fu_143_grp_fu_192_p_ce)
);

main_main_Pipeline_VITIS_LOOP_35_3_loop_4 grp_main_Pipeline_VITIS_LOOP_35_3_loop_4_fu_151(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_main_Pipeline_VITIS_LOOP_35_3_loop_4_fu_151_ap_start),
    .ap_done(grp_main_Pipeline_VITIS_LOOP_35_3_loop_4_fu_151_ap_done),
    .ap_idle(grp_main_Pipeline_VITIS_LOOP_35_3_loop_4_fu_151_ap_idle),
    .ap_ready(grp_main_Pipeline_VITIS_LOOP_35_3_loop_4_fu_151_ap_ready),
    .A_address0(grp_main_Pipeline_VITIS_LOOP_35_3_loop_4_fu_151_A_address0),
    .A_ce0(grp_main_Pipeline_VITIS_LOOP_35_3_loop_4_fu_151_A_ce0),
    .A_q0(A_q0),
    .x_address0(grp_main_Pipeline_VITIS_LOOP_35_3_loop_4_fu_151_x_address0),
    .x_ce0(grp_main_Pipeline_VITIS_LOOP_35_3_loop_4_fu_151_x_ce0),
    .x_q0(x_q0),
    .w_address0(grp_main_Pipeline_VITIS_LOOP_35_3_loop_4_fu_151_w_address0),
    .w_ce0(grp_main_Pipeline_VITIS_LOOP_35_3_loop_4_fu_151_w_ce0),
    .w_we0(grp_main_Pipeline_VITIS_LOOP_35_3_loop_4_fu_151_w_we0),
    .w_d0(grp_main_Pipeline_VITIS_LOOP_35_3_loop_4_fu_151_w_d0),
    .w_q0(w_q0),
    .grp_fu_188_p_din0(grp_main_Pipeline_VITIS_LOOP_35_3_loop_4_fu_151_grp_fu_188_p_din0),
    .grp_fu_188_p_din1(grp_main_Pipeline_VITIS_LOOP_35_3_loop_4_fu_151_grp_fu_188_p_din1),
    .grp_fu_188_p_opcode(grp_main_Pipeline_VITIS_LOOP_35_3_loop_4_fu_151_grp_fu_188_p_opcode),
    .grp_fu_188_p_dout0(grp_fu_188_p2),
    .grp_fu_188_p_ce(grp_main_Pipeline_VITIS_LOOP_35_3_loop_4_fu_151_grp_fu_188_p_ce),
    .grp_fu_192_p_din0(grp_main_Pipeline_VITIS_LOOP_35_3_loop_4_fu_151_grp_fu_192_p_din0),
    .grp_fu_192_p_din1(grp_main_Pipeline_VITIS_LOOP_35_3_loop_4_fu_151_grp_fu_192_p_din1),
    .grp_fu_192_p_dout0(grp_fu_192_p2),
    .grp_fu_192_p_ce(grp_main_Pipeline_VITIS_LOOP_35_3_loop_4_fu_151_grp_fu_192_p_ce)
);

main_main_Pipeline_VITIS_LOOP_105_9 grp_main_Pipeline_VITIS_LOOP_105_9_fu_158(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_main_Pipeline_VITIS_LOOP_105_9_fu_158_ap_start),
    .ap_done(grp_main_Pipeline_VITIS_LOOP_105_9_fu_158_ap_done),
    .ap_idle(grp_main_Pipeline_VITIS_LOOP_105_9_fu_158_ap_idle),
    .ap_ready(grp_main_Pipeline_VITIS_LOOP_105_9_fu_158_ap_ready),
    .w_address0(grp_main_Pipeline_VITIS_LOOP_105_9_fu_158_w_address0),
    .w_ce0(grp_main_Pipeline_VITIS_LOOP_105_9_fu_158_w_ce0),
    .w_q0(w_q0),
    .w_s_address0(grp_main_Pipeline_VITIS_LOOP_105_9_fu_158_w_s_address0),
    .w_s_ce0(grp_main_Pipeline_VITIS_LOOP_105_9_fu_158_w_s_ce0),
    .w_s_q0(w_s_q0),
    .res_out(grp_main_Pipeline_VITIS_LOOP_105_9_fu_158_res_out),
    .res_out_ap_vld(grp_main_Pipeline_VITIS_LOOP_105_9_fu_158_res_out_ap_vld)
);

main_fadd_32ns_32ns_32_10_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 10 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_10_full_dsp_1_U54(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_188_p0),
    .din1(grp_fu_188_p1),
    .ce(grp_fu_188_ce),
    .dout(grp_fu_188_p2)
);

main_fmul_32ns_32ns_32_8_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_8_max_dsp_1_U55(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_192_p0),
    .din1(grp_fu_192_p1),
    .ce(grp_fu_192_ce),
    .dout(grp_fu_192_p2)
);

main_fadd_32ns_32ns_32_10_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 10 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_10_full_dsp_1_U56(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_196_p0),
    .din1(grp_fu_196_p1),
    .ce(grp_fu_196_ce),
    .dout(grp_fu_196_p2)
);

main_fmul_32ns_32ns_32_8_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_8_max_dsp_1_U57(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_200_p0),
    .din1(grp_fu_200_p1),
    .ce(grp_fu_200_ce),
    .dout(grp_fu_200_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_main_Pipeline_VITIS_LOOP_105_9_fu_158_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state11)) begin
            grp_main_Pipeline_VITIS_LOOP_105_9_fu_158_ap_start_reg <= 1'b1;
        end else if ((grp_main_Pipeline_VITIS_LOOP_105_9_fu_158_ap_ready == 1'b1)) begin
            grp_main_Pipeline_VITIS_LOOP_105_9_fu_158_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_main_Pipeline_VITIS_LOOP_14_1_loop_2_fu_127_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_NS_fsm_state5) & (1'b1 == ap_CS_fsm_state4))) begin
            grp_main_Pipeline_VITIS_LOOP_14_1_loop_2_fu_127_ap_start_reg <= 1'b1;
        end else if ((grp_main_Pipeline_VITIS_LOOP_14_1_loop_2_fu_127_ap_ready == 1'b1)) begin
            grp_main_Pipeline_VITIS_LOOP_14_1_loop_2_fu_127_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_main_Pipeline_VITIS_LOOP_23_2_loop_3_fu_143_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_NS_fsm_state7) & (1'b1 == ap_CS_fsm_state6))) begin
            grp_main_Pipeline_VITIS_LOOP_23_2_loop_3_fu_143_ap_start_reg <= 1'b1;
        end else if ((grp_main_Pipeline_VITIS_LOOP_23_2_loop_3_fu_143_ap_ready == 1'b1)) begin
            grp_main_Pipeline_VITIS_LOOP_23_2_loop_3_fu_143_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_main_Pipeline_VITIS_LOOP_35_3_loop_4_fu_151_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state9)) begin
            grp_main_Pipeline_VITIS_LOOP_35_3_loop_4_fu_151_ap_start_reg <= 1'b1;
        end else if ((grp_main_Pipeline_VITIS_LOOP_35_3_loop_4_fu_151_ap_ready == 1'b1)) begin
            grp_main_Pipeline_VITIS_LOOP_35_3_loop_4_fu_151_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_ap_start_reg <= 1'b1;
        end else if ((grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_ap_ready == 1'b1)) begin
            grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_main_Pipeline_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_110_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_NS_fsm_state3) & (1'b1 == ap_CS_fsm_state2))) begin
            grp_main_Pipeline_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_110_ap_start_reg <= 1'b1;
        end else if ((grp_main_Pipeline_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_110_ap_ready == 1'b1)) begin
            grp_main_Pipeline_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_110_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_main_Pipeline_VITIS_LOOP_82_5_VITIS_LOOP_85_6_fu_119_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_NS_fsm_state5) & (1'b1 == ap_CS_fsm_state4))) begin
            grp_main_Pipeline_VITIS_LOOP_82_5_VITIS_LOOP_85_6_fu_119_ap_start_reg <= 1'b1;
        end else if ((grp_main_Pipeline_VITIS_LOOP_82_5_VITIS_LOOP_85_6_fu_119_ap_ready == 1'b1)) begin
            grp_main_Pipeline_VITIS_LOOP_82_5_VITIS_LOOP_85_6_fu_119_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_main_Pipeline_VITIS_LOOP_93_7_VITIS_LOOP_95_8_fu_136_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state7)) begin
            grp_main_Pipeline_VITIS_LOOP_93_7_VITIS_LOOP_95_8_fu_136_ap_start_reg <= 1'b1;
        end else if ((grp_main_Pipeline_VITIS_LOOP_93_7_VITIS_LOOP_95_8_fu_136_ap_ready == 1'b1)) begin
            grp_main_Pipeline_VITIS_LOOP_93_7_VITIS_LOOP_95_8_fu_136_ap_start_reg <= 1'b0;
        end
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        A_address0 = grp_main_Pipeline_VITIS_LOOP_35_3_loop_4_fu_151_A_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        A_address0 = grp_main_Pipeline_VITIS_LOOP_23_2_loop_3_fu_143_A_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        A_address0 = grp_main_Pipeline_VITIS_LOOP_14_1_loop_2_fu_127_A_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        A_address0 = grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_A_address0;
    end else begin
        A_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        A_ce0 = grp_main_Pipeline_VITIS_LOOP_35_3_loop_4_fu_151_A_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        A_ce0 = grp_main_Pipeline_VITIS_LOOP_23_2_loop_3_fu_143_A_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        A_ce0 = grp_main_Pipeline_VITIS_LOOP_14_1_loop_2_fu_127_A_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        A_ce0 = grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_A_ce0;
    end else begin
        A_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        A_d0 = grp_main_Pipeline_VITIS_LOOP_14_1_loop_2_fu_127_A_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        A_d0 = grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_A_d0;
    end else begin
        A_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        A_s_address0 = grp_main_Pipeline_VITIS_LOOP_93_7_VITIS_LOOP_95_8_fu_136_A_s_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        A_s_address0 = grp_main_Pipeline_VITIS_LOOP_82_5_VITIS_LOOP_85_6_fu_119_A_s_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        A_s_address0 = grp_main_Pipeline_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_110_A_s_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        A_s_address0 = grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_A_s_address0;
    end else begin
        A_s_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        A_s_ce0 = grp_main_Pipeline_VITIS_LOOP_93_7_VITIS_LOOP_95_8_fu_136_A_s_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        A_s_ce0 = grp_main_Pipeline_VITIS_LOOP_82_5_VITIS_LOOP_85_6_fu_119_A_s_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        A_s_ce0 = grp_main_Pipeline_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_110_A_s_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        A_s_ce0 = grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_A_s_ce0;
    end else begin
        A_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        A_s_d0 = grp_main_Pipeline_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_110_A_s_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        A_s_d0 = grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_A_s_d0;
    end else begin
        A_s_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        A_s_we0 = grp_main_Pipeline_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_110_A_s_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        A_s_we0 = grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_A_s_we0;
    end else begin
        A_s_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        A_we0 = grp_main_Pipeline_VITIS_LOOP_14_1_loop_2_fu_127_A_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        A_we0 = grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_A_we0;
    end else begin
        A_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_main_Pipeline_VITIS_LOOP_35_3_loop_4_fu_151_ap_done == 1'b0)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

assign ap_ST_fsm_state11_blk = 1'b0;

always @ (*) begin
    if ((grp_main_Pipeline_VITIS_LOOP_105_9_fu_158_ap_done == 1'b0)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

assign ap_ST_fsm_state13_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_main_Pipeline_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_110_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state6_on_subcall_done)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state8_on_subcall_done)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_188_ce = grp_main_Pipeline_VITIS_LOOP_35_3_loop_4_fu_151_grp_fu_188_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_188_ce = grp_main_Pipeline_VITIS_LOOP_23_2_loop_3_fu_143_grp_fu_188_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_188_ce = grp_main_Pipeline_VITIS_LOOP_14_1_loop_2_fu_127_grp_fu_188_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_188_ce = grp_main_Pipeline_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_110_grp_fu_188_p_ce;
    end else begin
        grp_fu_188_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_188_p0 = grp_main_Pipeline_VITIS_LOOP_35_3_loop_4_fu_151_grp_fu_188_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_188_p0 = grp_main_Pipeline_VITIS_LOOP_23_2_loop_3_fu_143_grp_fu_188_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_188_p0 = grp_main_Pipeline_VITIS_LOOP_14_1_loop_2_fu_127_grp_fu_188_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_188_p0 = grp_main_Pipeline_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_110_grp_fu_188_p_din0;
    end else begin
        grp_fu_188_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_188_p1 = grp_main_Pipeline_VITIS_LOOP_35_3_loop_4_fu_151_grp_fu_188_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_188_p1 = grp_main_Pipeline_VITIS_LOOP_23_2_loop_3_fu_143_grp_fu_188_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_188_p1 = grp_main_Pipeline_VITIS_LOOP_14_1_loop_2_fu_127_grp_fu_188_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_188_p1 = grp_main_Pipeline_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_110_grp_fu_188_p_din1;
    end else begin
        grp_fu_188_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_192_ce = grp_main_Pipeline_VITIS_LOOP_35_3_loop_4_fu_151_grp_fu_192_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_192_ce = grp_main_Pipeline_VITIS_LOOP_23_2_loop_3_fu_143_grp_fu_192_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_192_ce = grp_main_Pipeline_VITIS_LOOP_14_1_loop_2_fu_127_grp_fu_192_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_192_ce = grp_main_Pipeline_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_110_grp_fu_192_p_ce;
    end else begin
        grp_fu_192_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_192_p0 = grp_main_Pipeline_VITIS_LOOP_35_3_loop_4_fu_151_grp_fu_192_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_192_p0 = grp_main_Pipeline_VITIS_LOOP_23_2_loop_3_fu_143_grp_fu_192_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_192_p0 = grp_main_Pipeline_VITIS_LOOP_14_1_loop_2_fu_127_grp_fu_192_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_192_p0 = grp_main_Pipeline_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_110_grp_fu_192_p_din0;
    end else begin
        grp_fu_192_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_192_p1 = grp_main_Pipeline_VITIS_LOOP_35_3_loop_4_fu_151_grp_fu_192_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_192_p1 = grp_main_Pipeline_VITIS_LOOP_23_2_loop_3_fu_143_grp_fu_192_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_192_p1 = grp_main_Pipeline_VITIS_LOOP_14_1_loop_2_fu_127_grp_fu_192_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_192_p1 = grp_main_Pipeline_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_110_grp_fu_192_p_din1;
    end else begin
        grp_fu_192_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_196_ce = grp_main_Pipeline_VITIS_LOOP_93_7_VITIS_LOOP_95_8_fu_136_grp_fu_196_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_196_ce = grp_main_Pipeline_VITIS_LOOP_82_5_VITIS_LOOP_85_6_fu_119_grp_fu_196_p_ce;
    end else begin
        grp_fu_196_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_196_p0 = grp_main_Pipeline_VITIS_LOOP_93_7_VITIS_LOOP_95_8_fu_136_grp_fu_196_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_196_p0 = grp_main_Pipeline_VITIS_LOOP_82_5_VITIS_LOOP_85_6_fu_119_grp_fu_196_p_din0;
    end else begin
        grp_fu_196_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_196_p1 = grp_main_Pipeline_VITIS_LOOP_93_7_VITIS_LOOP_95_8_fu_136_grp_fu_196_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_196_p1 = grp_main_Pipeline_VITIS_LOOP_82_5_VITIS_LOOP_85_6_fu_119_grp_fu_196_p_din1;
    end else begin
        grp_fu_196_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_200_ce = grp_main_Pipeline_VITIS_LOOP_93_7_VITIS_LOOP_95_8_fu_136_grp_fu_200_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_200_ce = grp_main_Pipeline_VITIS_LOOP_82_5_VITIS_LOOP_85_6_fu_119_grp_fu_200_p_ce;
    end else begin
        grp_fu_200_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_200_p0 = grp_main_Pipeline_VITIS_LOOP_93_7_VITIS_LOOP_95_8_fu_136_grp_fu_200_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_200_p0 = grp_main_Pipeline_VITIS_LOOP_82_5_VITIS_LOOP_85_6_fu_119_grp_fu_200_p_din0;
    end else begin
        grp_fu_200_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_200_p1 = grp_main_Pipeline_VITIS_LOOP_93_7_VITIS_LOOP_95_8_fu_136_grp_fu_200_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_200_p1 = grp_main_Pipeline_VITIS_LOOP_82_5_VITIS_LOOP_85_6_fu_119_grp_fu_200_p_din1;
    end else begin
        grp_fu_200_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        u1_address0 = grp_main_Pipeline_VITIS_LOOP_14_1_loop_2_fu_127_u1_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        u1_address0 = grp_main_Pipeline_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_110_u1_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        u1_address0 = grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_u1_address0;
    end else begin
        u1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        u1_ce0 = grp_main_Pipeline_VITIS_LOOP_14_1_loop_2_fu_127_u1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        u1_ce0 = grp_main_Pipeline_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_110_u1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        u1_ce0 = grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_u1_ce0;
    end else begin
        u1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        u1_we0 = grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_u1_we0;
    end else begin
        u1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        u2_address0 = grp_main_Pipeline_VITIS_LOOP_14_1_loop_2_fu_127_u2_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        u2_address0 = grp_main_Pipeline_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_110_u2_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        u2_address0 = grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_u2_address0;
    end else begin
        u2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        u2_ce0 = grp_main_Pipeline_VITIS_LOOP_14_1_loop_2_fu_127_u2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        u2_ce0 = grp_main_Pipeline_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_110_u2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        u2_ce0 = grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_u2_ce0;
    end else begin
        u2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        u2_we0 = grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_u2_we0;
    end else begin
        u2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        v1_address0 = grp_main_Pipeline_VITIS_LOOP_14_1_loop_2_fu_127_v1_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        v1_address0 = grp_main_Pipeline_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_110_v1_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v1_address0 = grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_v1_address0;
    end else begin
        v1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        v1_ce0 = grp_main_Pipeline_VITIS_LOOP_14_1_loop_2_fu_127_v1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        v1_ce0 = grp_main_Pipeline_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_110_v1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v1_ce0 = grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_v1_ce0;
    end else begin
        v1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        v1_we0 = grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_v1_we0;
    end else begin
        v1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        v2_address0 = grp_main_Pipeline_VITIS_LOOP_14_1_loop_2_fu_127_v2_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        v2_address0 = grp_main_Pipeline_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_110_v2_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v2_address0 = grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_v2_address0;
    end else begin
        v2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        v2_ce0 = grp_main_Pipeline_VITIS_LOOP_14_1_loop_2_fu_127_v2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        v2_ce0 = grp_main_Pipeline_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_110_v2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v2_ce0 = grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_v2_ce0;
    end else begin
        v2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        v2_we0 = grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_v2_we0;
    end else begin
        v2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        w_address0 = grp_main_Pipeline_VITIS_LOOP_105_9_fu_158_w_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        w_address0 = grp_main_Pipeline_VITIS_LOOP_35_3_loop_4_fu_151_w_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        w_address0 = grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_w_address0;
    end else begin
        w_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        w_ce0 = grp_main_Pipeline_VITIS_LOOP_105_9_fu_158_w_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        w_ce0 = grp_main_Pipeline_VITIS_LOOP_35_3_loop_4_fu_151_w_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        w_ce0 = grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_w_ce0;
    end else begin
        w_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        w_d0 = grp_main_Pipeline_VITIS_LOOP_35_3_loop_4_fu_151_w_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        w_d0 = grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_w_d0;
    end else begin
        w_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        w_s_address0 = grp_main_Pipeline_VITIS_LOOP_105_9_fu_158_w_s_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        w_s_address0 = grp_main_Pipeline_VITIS_LOOP_93_7_VITIS_LOOP_95_8_fu_136_w_s_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        w_s_address0 = grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_w_s_address0;
    end else begin
        w_s_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        w_s_ce0 = grp_main_Pipeline_VITIS_LOOP_105_9_fu_158_w_s_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        w_s_ce0 = grp_main_Pipeline_VITIS_LOOP_93_7_VITIS_LOOP_95_8_fu_136_w_s_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        w_s_ce0 = grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_w_s_ce0;
    end else begin
        w_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        w_s_d0 = grp_main_Pipeline_VITIS_LOOP_93_7_VITIS_LOOP_95_8_fu_136_w_s_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        w_s_d0 = grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_w_s_d0;
    end else begin
        w_s_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        w_s_we0 = grp_main_Pipeline_VITIS_LOOP_93_7_VITIS_LOOP_95_8_fu_136_w_s_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        w_s_we0 = grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_w_s_we0;
    end else begin
        w_s_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        w_we0 = grp_main_Pipeline_VITIS_LOOP_35_3_loop_4_fu_151_w_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        w_we0 = grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_w_we0;
    end else begin
        w_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        x_address0 = grp_main_Pipeline_VITIS_LOOP_35_3_loop_4_fu_151_x_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        x_address0 = grp_main_Pipeline_VITIS_LOOP_23_2_loop_3_fu_143_x_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        x_address0 = grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_x_address0;
    end else begin
        x_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        x_ce0 = grp_main_Pipeline_VITIS_LOOP_35_3_loop_4_fu_151_x_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        x_ce0 = grp_main_Pipeline_VITIS_LOOP_23_2_loop_3_fu_143_x_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        x_ce0 = grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_x_ce0;
    end else begin
        x_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        x_d0 = grp_main_Pipeline_VITIS_LOOP_23_2_loop_3_fu_143_x_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        x_d0 = grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_x_d0;
    end else begin
        x_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        x_s_address0 = grp_main_Pipeline_VITIS_LOOP_93_7_VITIS_LOOP_95_8_fu_136_x_s_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        x_s_address0 = grp_main_Pipeline_VITIS_LOOP_82_5_VITIS_LOOP_85_6_fu_119_x_s_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        x_s_address0 = grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_x_s_address0;
    end else begin
        x_s_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        x_s_ce0 = grp_main_Pipeline_VITIS_LOOP_93_7_VITIS_LOOP_95_8_fu_136_x_s_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        x_s_ce0 = grp_main_Pipeline_VITIS_LOOP_82_5_VITIS_LOOP_85_6_fu_119_x_s_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        x_s_ce0 = grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_x_s_ce0;
    end else begin
        x_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        x_s_d0 = grp_main_Pipeline_VITIS_LOOP_82_5_VITIS_LOOP_85_6_fu_119_x_s_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        x_s_d0 = grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_x_s_d0;
    end else begin
        x_s_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        x_s_we0 = grp_main_Pipeline_VITIS_LOOP_82_5_VITIS_LOOP_85_6_fu_119_x_s_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        x_s_we0 = grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_x_s_we0;
    end else begin
        x_s_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        x_we0 = grp_main_Pipeline_VITIS_LOOP_23_2_loop_3_fu_143_x_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        x_we0 = grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_x_we0;
    end else begin
        x_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        y_address0 = grp_main_Pipeline_VITIS_LOOP_23_2_loop_3_fu_143_y_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        y_address0 = grp_main_Pipeline_VITIS_LOOP_82_5_VITIS_LOOP_85_6_fu_119_y_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        y_address0 = grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_y_address0;
    end else begin
        y_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        y_ce0 = grp_main_Pipeline_VITIS_LOOP_23_2_loop_3_fu_143_y_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        y_ce0 = grp_main_Pipeline_VITIS_LOOP_82_5_VITIS_LOOP_85_6_fu_119_y_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        y_ce0 = grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_y_ce0;
    end else begin
        y_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        y_we0 = grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_y_we0;
    end else begin
        y_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        z_address0 = grp_main_Pipeline_VITIS_LOOP_23_2_loop_3_fu_143_z_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        z_address0 = grp_main_Pipeline_VITIS_LOOP_82_5_VITIS_LOOP_85_6_fu_119_z_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        z_address0 = grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_z_address0;
    end else begin
        z_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        z_ce0 = grp_main_Pipeline_VITIS_LOOP_23_2_loop_3_fu_143_z_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        z_ce0 = grp_main_Pipeline_VITIS_LOOP_82_5_VITIS_LOOP_85_6_fu_119_z_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        z_ce0 = grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_z_ce0;
    end else begin
        z_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        z_we0 = grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_z_we0;
    end else begin
        z_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((grp_main_Pipeline_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_110_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((1'b0 == ap_block_state6_on_subcall_done) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((1'b0 == ap_block_state8_on_subcall_done) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((grp_main_Pipeline_VITIS_LOOP_35_3_loop_4_fu_151_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if (((grp_main_Pipeline_VITIS_LOOP_105_9_fu_158_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_NS_fsm_state3 = ap_NS_fsm[32'd2];

assign ap_NS_fsm_state5 = ap_NS_fsm[32'd4];

assign ap_NS_fsm_state7 = ap_NS_fsm[32'd6];

always @ (*) begin
    ap_block_state6_on_subcall_done = ((grp_main_Pipeline_VITIS_LOOP_14_1_loop_2_fu_127_ap_done == 1'b0) | (grp_main_Pipeline_VITIS_LOOP_82_5_VITIS_LOOP_85_6_fu_119_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state8_on_subcall_done = ((grp_main_Pipeline_VITIS_LOOP_23_2_loop_3_fu_143_ap_done == 1'b0) | (grp_main_Pipeline_VITIS_LOOP_93_7_VITIS_LOOP_95_8_fu_136_ap_done == 1'b0));
end

assign ap_return = ((icmp_ln108_fu_168_p2[0:0] == 1'b1) ? 32'd4294967295 : 32'd0);

assign grp_main_Pipeline_VITIS_LOOP_105_9_fu_158_ap_start = grp_main_Pipeline_VITIS_LOOP_105_9_fu_158_ap_start_reg;

assign grp_main_Pipeline_VITIS_LOOP_14_1_loop_2_fu_127_ap_start = grp_main_Pipeline_VITIS_LOOP_14_1_loop_2_fu_127_ap_start_reg;

assign grp_main_Pipeline_VITIS_LOOP_23_2_loop_3_fu_143_ap_start = grp_main_Pipeline_VITIS_LOOP_23_2_loop_3_fu_143_ap_start_reg;

assign grp_main_Pipeline_VITIS_LOOP_35_3_loop_4_fu_151_ap_start = grp_main_Pipeline_VITIS_LOOP_35_3_loop_4_fu_151_ap_start_reg;

assign grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_ap_start = grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_ap_start_reg;

assign grp_main_Pipeline_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_110_ap_start = grp_main_Pipeline_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_110_ap_start_reg;

assign grp_main_Pipeline_VITIS_LOOP_82_5_VITIS_LOOP_85_6_fu_119_ap_start = grp_main_Pipeline_VITIS_LOOP_82_5_VITIS_LOOP_85_6_fu_119_ap_start_reg;

assign grp_main_Pipeline_VITIS_LOOP_93_7_VITIS_LOOP_95_8_fu_136_ap_start = grp_main_Pipeline_VITIS_LOOP_93_7_VITIS_LOOP_95_8_fu_136_ap_start_reg;

assign icmp_ln108_fu_168_p2 = ((grp_main_Pipeline_VITIS_LOOP_105_9_fu_158_res_out != 9'd256) ? 1'b1 : 1'b0);

endmodule //main
