 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : NFC
Version: P-2019.03
Date   : Sun Feb 21 23:38:40 2021
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: clk (clock source 'clk')
  Endpoint: F_WEN (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NFC                tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                    5.00       5.00
  clk (in)                              1011.00 #  1016.00 f
  U20770/Y (NAND2X4)                       1.81 #  1017.81 r
  F_WEN (out)                              0.00    1017.81 r
  data arrival time                                1017.81

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              1.00      11.00
  clock uncertainty                       -1.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  -----------------------------------------------------------
  data required time                                  8.00
  data arrival time                               -1017.81
  -----------------------------------------------------------
  slack (VIOLATED)                                -1009.81


1
