# Generated by Yosys 0.9+431 (git sha1 86e0c8e, gcc 8.5.0 -fPIC -Os)
autoidx 290
attribute \keep 1
attribute \top 1
attribute \src "h5p2_h/work_test/TLC.v:1"
module \main
  parameter \EGNG
  parameter \EGNY
  parameter \EGWG
  parameter \EGWY
  parameter \ELG
  parameter \ELY
  parameter \EYNY
  parameter \EYWY
  parameter \Green
  parameter \Red
  parameter \Yellow
  attribute \src "h5p2_h/work_test/TLC.v:74"
  wire width 3 $0\State[2:0]
  attribute \src "h5p2_h/work_test/TLC.v:36"
  wire width 3 $2\Next_State[2:0]
  attribute \src "h5p2_h/work_test/TLC.v:36"
  wire width 3 $3\Next_State[2:0]
  attribute \src "h5p2_h/work_test/TLC.v:36"
  wire width 3 $4\Next_State[2:0]
  attribute \src "h5p2_h/work_test/TLC.v:165"
  wire $and$h5p2_h/work_test/TLC.v:165$34_Y
  attribute \src "h5p2_h/work_test/TLC.v:166"
  wire $and$h5p2_h/work_test/TLC.v:166$37_Y
  attribute \src "h5p2_h/work_test/TLC.v:167"
  wire $and$h5p2_h/work_test/TLC.v:167$41_Y
  attribute \src "h5p2_h/work_test/TLC.v:33"
  wire $and$h5p2_h/work_test/TLC.v:33$3_Y
  attribute \src "h5p2_h/work_test/TLC.v:33"
  wire $and$h5p2_h/work_test/TLC.v:33$5_Y
  attribute \src "h5p2_h/work_test/TLC.v:39"
  wire $and$h5p2_h/work_test/TLC.v:39$10_Y
  attribute \src "h5p2_h/work_test/TLC.v:41"
  wire $and$h5p2_h/work_test/TLC.v:41$11_Y
  attribute \src "h5p2_h/work_test/TLC.v:41"
  wire $and$h5p2_h/work_test/TLC.v:41$13_Y
  attribute \src "h5p2_h/work_test/TLC.v:41"
  wire $and$h5p2_h/work_test/TLC.v:41$15_Y
  attribute \src "h5p2_h/work_test/TLC.v:48"
  wire $and$h5p2_h/work_test/TLC.v:48$17_Y
  attribute \src "h5p2_h/work_test/TLC.v:50"
  wire $and$h5p2_h/work_test/TLC.v:50$18_Y
  attribute \src "h5p2_h/work_test/TLC.v:50"
  wire $and$h5p2_h/work_test/TLC.v:50$20_Y
  attribute \src "h5p2_h/work_test/TLC.v:50"
  wire $and$h5p2_h/work_test/TLC.v:50$22_Y
  attribute \src "h5p2_h/work_test/TLC.v:61"
  wire $and$h5p2_h/work_test/TLC.v:61$26_Y
  wire $auto$rtlil.cc:1848:ReduceOr$207
  wire $auto$rtlil.cc:1848:ReduceOr$227
  wire $auto$rtlil.cc:1848:ReduceOr$247
  wire $auto$rtlil.cc:1848:ReduceOr$267
  wire $auto$rtlil.cc:1848:ReduceOr$287
  wire $auto$rtlil.cc:1875:Or$203
  wire $auto$rtlil.cc:1875:Or$215
  wire $auto$rtlil.cc:1875:Or$223
  wire $auto$rtlil.cc:1875:Or$235
  wire $auto$rtlil.cc:1875:Or$243
  wire $auto$rtlil.cc:1875:Or$255
  wire $auto$rtlil.cc:1875:Or$263
  wire $auto$rtlil.cc:1875:Or$275
  wire $auto$rtlil.cc:1875:Or$283
  wire width 3 $auto$rtlil.cc:1918:Mux$195
  wire width 3 $auto$rtlil.cc:1918:Mux$197
  wire width 3 $auto$rtlil.cc:1918:Mux$199
  wire width 3 $auto$rtlil.cc:1918:Mux$201
  wire width 3 $auto$rtlil.cc:1918:Mux$205
  wire $auto$rtlil.cc:1918:Mux$211
  wire $auto$rtlil.cc:1918:Mux$213
  wire $auto$rtlil.cc:1918:Mux$217
  wire $auto$rtlil.cc:1918:Mux$219
  wire $auto$rtlil.cc:1918:Mux$221
  wire $auto$rtlil.cc:1918:Mux$225
  wire width 7 $auto$rtlil.cc:1918:Mux$231
  wire width 7 $auto$rtlil.cc:1918:Mux$233
  wire width 7 $auto$rtlil.cc:1918:Mux$237
  wire width 7 $auto$rtlil.cc:1918:Mux$239
  wire width 7 $auto$rtlil.cc:1918:Mux$241
  wire width 7 $auto$rtlil.cc:1918:Mux$245
  wire width 7 $auto$rtlil.cc:1918:Mux$251
  wire width 7 $auto$rtlil.cc:1918:Mux$253
  wire width 7 $auto$rtlil.cc:1918:Mux$257
  wire width 7 $auto$rtlil.cc:1918:Mux$259
  wire width 7 $auto$rtlil.cc:1918:Mux$261
  wire width 7 $auto$rtlil.cc:1918:Mux$265
  wire width 7 $auto$rtlil.cc:1918:Mux$271
  wire width 7 $auto$rtlil.cc:1918:Mux$273
  wire width 7 $auto$rtlil.cc:1918:Mux$277
  wire width 7 $auto$rtlil.cc:1918:Mux$279
  wire width 7 $auto$rtlil.cc:1918:Mux$281
  wire width 7 $auto$rtlil.cc:1918:Mux$285
  attribute \src "h5p2_h/work_test/TLC.v:165"
  wire $eq$h5p2_h/work_test/TLC.v:165$32_Y
  attribute \src "h5p2_h/work_test/TLC.v:165"
  wire $eq$h5p2_h/work_test/TLC.v:165$33_Y
  attribute \src "h5p2_h/work_test/TLC.v:166"
  wire $eq$h5p2_h/work_test/TLC.v:166$35_Y
  attribute \src "h5p2_h/work_test/TLC.v:166"
  wire $eq$h5p2_h/work_test/TLC.v:166$36_Y
  attribute \src "h5p2_h/work_test/TLC.v:167"
  wire $eq$h5p2_h/work_test/TLC.v:167$39_Y
  attribute \src "h5p2_h/work_test/TLC.v:167"
  wire $eq$h5p2_h/work_test/TLC.v:167$40_Y
  attribute \src "h5p2_h/work_test/TLC.v:168"
  wire $not$h5p2_h/work_test/TLC.v:168$43_Y
  attribute \src "h5p2_h/work_test/TLC.v:33"
  wire $not$h5p2_h/work_test/TLC.v:33$1_Y
  attribute \src "h5p2_h/work_test/TLC.v:33"
  wire $not$h5p2_h/work_test/TLC.v:33$2_Y
  attribute \src "h5p2_h/work_test/TLC.v:33"
  wire $not$h5p2_h/work_test/TLC.v:33$4_Y
  attribute \src "h5p2_h/work_test/TLC.v:33"
  wire $not$h5p2_h/work_test/TLC.v:33$6_Y
  attribute \src "h5p2_h/work_test/TLC.v:41"
  wire $not$h5p2_h/work_test/TLC.v:41$12_Y
  attribute \src "h5p2_h/work_test/TLC.v:41"
  wire $not$h5p2_h/work_test/TLC.v:41$14_Y
  attribute \src "h5p2_h/work_test/TLC.v:50"
  wire $not$h5p2_h/work_test/TLC.v:50$19_Y
  attribute \src "h5p2_h/work_test/TLC.v:50"
  wire $not$h5p2_h/work_test/TLC.v:50$21_Y
  attribute \src "h5p2_h/work_test/TLC.v:66"
  wire $not$h5p2_h/work_test/TLC.v:66$28_Y
  attribute \src "h5p2_h/work_test/TLC.v:166"
  wire $or$h5p2_h/work_test/TLC.v:166$38_Y
  attribute \src "h5p2_h/work_test/TLC.v:39"
  wire $or$h5p2_h/work_test/TLC.v:39$9_Y
  attribute \src "h5p2_h/work_test/TLC.v:48"
  wire $or$h5p2_h/work_test/TLC.v:48$16_Y
  attribute \src "h5p2_h/work_test/TLC.v:61"
  wire $or$h5p2_h/work_test/TLC.v:61$23_Y
  attribute \src "h5p2_h/work_test/TLC.v:61"
  wire $or$h5p2_h/work_test/TLC.v:61$24_Y
  attribute \src "h5p2_h/work_test/TLC.v:61"
  wire $or$h5p2_h/work_test/TLC.v:61$25_Y
  attribute \src "h5p2_h/work_test/TLC.v:66"
  wire $or$h5p2_h/work_test/TLC.v:66$27_Y
  attribute \src "h5p2_h/work_test/TLC.v:66"
  wire $or$h5p2_h/work_test/TLC.v:66$29_Y
  wire width 3 $procmux$100_Y
  wire $procmux$103_CMP
  wire width 3 $procmux$116_Y
  wire width 3 $procmux$119_Y
  wire $procmux$122_CMP
  wire width 3 $procmux$129_Y
  wire $procmux$132_CMP
  wire width 3 $procmux$134_Y
  wire $procmux$137_CMP
  wire $procmux$138_CMP
  wire $procmux$139_CMP
  wire $procmux$140_CMP
  wire $procmux$141_CMP
  wire $procmux$142_CMP
  wire width 3 $procmux$144_Y
  wire width 3 $procmux$147_Y
  wire $procmux$51_CMP
  wire $procmux$52_CMP
  wire $procmux$53_CMP
  wire $procmux$54_CMP
  wire $procmux$55_CMP
  wire $procmux$56_CMP
  wire $procmux$57_CMP
  wire $procmux$60_CMP
  wire $procmux$61_CMP
  wire $procmux$62_CMP
  wire $procmux$63_CMP
  wire $procmux$64_CMP
  wire $procmux$65_CMP
  wire $procmux$66_CMP
  wire $procmux$69_CMP
  wire $procmux$70_CMP
  wire $procmux$71_CMP
  wire $procmux$72_CMP
  wire $procmux$73_CMP
  wire $procmux$74_CMP
  wire $procmux$75_CMP
  wire $procmux$78_CMP
  wire $procmux$79_CMP
  wire $procmux$80_CMP
  wire $procmux$81_CMP
  wire $procmux$82_CMP
  wire $procmux$83_CMP
  wire $procmux$84_CMP
  attribute \src "h5p2_h/work_test/TLC.v:159|h5p2_h/work_test/TLC.v:217"
  wire width 4 $techmap\T.$0\Q[3:0]
  wire $techmap\T.$auto$rtlil.cc:1848:ReduceOr$187
  wire $techmap\T.$auto$rtlil.cc:1848:ReduceOr$191
  wire $techmap\T.$auto$rtlil.cc:1875:Or$175
  wire width 4 $techmap\T.$auto$rtlil.cc:1918:Mux$169
  wire width 4 $techmap\T.$auto$rtlil.cc:1918:Mux$171
  wire width 4 $techmap\T.$auto$rtlil.cc:1918:Mux$173
  wire width 4 $techmap\T.$auto$rtlil.cc:1918:Mux$177
  wire width 4 $techmap\T.$auto$rtlil.cc:1918:Mux$179
  wire width 4 $techmap\T.$auto$rtlil.cc:1918:Mux$181
  wire width 4 $techmap\T.$auto$rtlil.cc:1918:Mux$183
  wire width 4 $techmap\T.$auto$rtlil.cc:1918:Mux$185
  wire width 4 $techmap\T.$auto$rtlil.cc:1918:Mux$189
  wire $techmap\T.$procmux$155_CMP
  wire $techmap\T.$procmux$156_CMP
  wire $techmap\T.$procmux$157_CMP
  wire $techmap\T.$procmux$158_CMP
  wire $techmap\T.$procmux$159_CMP
  wire $techmap\T.$procmux$160_CMP
  wire $techmap\T.$procmux$161_CMP
  wire $techmap\T.$procmux$162_CMP
  wire $techmap\T.$procmux$163_CMP
  wire $techmap\T.$procmux$164_CMP
  attribute \src "h5p2_h/work_test/TLC.v:2"
  wire input 1 \Clock
  attribute \src "h5p2_h/work_test/TLC.v:4"
  wire input 3 \E
  attribute \src "h5p2_h/work_test/TLC.v:4"
  wire input 5 \EL
  attribute \src "h5p2_h/work_test/TLC.v:5"
  wire width 7 \ELTL
  attribute \src "h5p2_h/work_test/TLC.v:11"
  wire \NC
  attribute \src "h5p2_h/work_test/TLC.v:4"
  wire input 4 \NL
  attribute \src "h5p2_h/work_test/TLC.v:5"
  wire width 7 \NLTL
  attribute \src "h5p2_h/work_test/TLC.v:9"
  wire width 3 \Next_State
  attribute \src "h5p2_h/work_test/TLC.v:3"
  wire input 2 \Reset
  attribute \src "h5p2_h/work_test/TLC.v:12"
  wire \StartTimer
  attribute \init 3'000
  attribute \src "h5p2_h/work_test/TLC.v:8"
  wire width 3 \State
  attribute \init 4'1010
  attribute \src "h5p2_h/work_test/TLC.v:159|h5p2_h/work_test/TLC.v:179"
  wire width 4 \T.Q
  attribute \src "h5p2_h/work_test/TLC.v:159|h5p2_h/work_test/TLC.v:180"
  wire width 4 \T.Q_Next
  attribute \src "h5p2_h/work_test/TLC.v:159|h5p2_h/work_test/TLC.v:177"
  wire \T.TimeOut
  attribute \src "h5p2_h/work_test/TLC.v:4"
  wire input 6 \W
  attribute \src "h5p2_h/work_test/TLC.v:5"
  wire width 7 \WTL
  attribute \src "h5p2_h/work_test/TLC.v:164"
  wire \collision
  attribute \src "h5p2_h/work_test/TLC.v:165"
  cell $and $and$h5p2_h/work_test/TLC.v:165$34
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$h5p2_h/work_test/TLC.v:165$32_Y
    connect \B $eq$h5p2_h/work_test/TLC.v:165$33_Y
    connect \Y $and$h5p2_h/work_test/TLC.v:165$34_Y
  end
  attribute \src "h5p2_h/work_test/TLC.v:166"
  cell $and $and$h5p2_h/work_test/TLC.v:166$37
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$h5p2_h/work_test/TLC.v:166$35_Y
    connect \B $eq$h5p2_h/work_test/TLC.v:166$36_Y
    connect \Y $and$h5p2_h/work_test/TLC.v:166$37_Y
  end
  attribute \src "h5p2_h/work_test/TLC.v:167"
  cell $and $and$h5p2_h/work_test/TLC.v:167$41
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$h5p2_h/work_test/TLC.v:167$39_Y
    connect \B $eq$h5p2_h/work_test/TLC.v:167$40_Y
    connect \Y $and$h5p2_h/work_test/TLC.v:167$41_Y
  end
  attribute \src "h5p2_h/work_test/TLC.v:33"
  cell $and $and$h5p2_h/work_test/TLC.v:33$3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $not$h5p2_h/work_test/TLC.v:33$1_Y
    connect \B $not$h5p2_h/work_test/TLC.v:33$2_Y
    connect \Y $and$h5p2_h/work_test/TLC.v:33$3_Y
  end
  attribute \src "h5p2_h/work_test/TLC.v:33"
  cell $and $and$h5p2_h/work_test/TLC.v:33$5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$h5p2_h/work_test/TLC.v:33$3_Y
    connect \B $not$h5p2_h/work_test/TLC.v:33$4_Y
    connect \Y $and$h5p2_h/work_test/TLC.v:33$5_Y
  end
  attribute \src "h5p2_h/work_test/TLC.v:33"
  cell $and $and$h5p2_h/work_test/TLC.v:33$7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$h5p2_h/work_test/TLC.v:33$5_Y
    connect \B $not$h5p2_h/work_test/TLC.v:33$6_Y
    connect \Y \NC
  end
  attribute \src "h5p2_h/work_test/TLC.v:39"
  cell $and $and$h5p2_h/work_test/TLC.v:39$10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \T.TimeOut
    connect \B $or$h5p2_h/work_test/TLC.v:39$9_Y
    connect \Y $and$h5p2_h/work_test/TLC.v:39$10_Y
  end
  attribute \src "h5p2_h/work_test/TLC.v:41"
  cell $and $and$h5p2_h/work_test/TLC.v:41$11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \T.TimeOut
    connect \B \EL
    connect \Y $and$h5p2_h/work_test/TLC.v:41$11_Y
  end
  attribute \src "h5p2_h/work_test/TLC.v:41"
  cell $and $and$h5p2_h/work_test/TLC.v:41$13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$h5p2_h/work_test/TLC.v:41$11_Y
    connect \B $not$h5p2_h/work_test/TLC.v:41$12_Y
    connect \Y $and$h5p2_h/work_test/TLC.v:41$13_Y
  end
  attribute \src "h5p2_h/work_test/TLC.v:41"
  cell $and $and$h5p2_h/work_test/TLC.v:41$15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$h5p2_h/work_test/TLC.v:41$13_Y
    connect \B $not$h5p2_h/work_test/TLC.v:41$14_Y
    connect \Y $and$h5p2_h/work_test/TLC.v:41$15_Y
  end
  attribute \src "h5p2_h/work_test/TLC.v:48"
  cell $and $and$h5p2_h/work_test/TLC.v:48$17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \T.TimeOut
    connect \B $or$h5p2_h/work_test/TLC.v:48$16_Y
    connect \Y $and$h5p2_h/work_test/TLC.v:48$17_Y
  end
  attribute \src "h5p2_h/work_test/TLC.v:50"
  cell $and $and$h5p2_h/work_test/TLC.v:50$18
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \T.TimeOut
    connect \B \W
    connect \Y $and$h5p2_h/work_test/TLC.v:50$18_Y
  end
  attribute \src "h5p2_h/work_test/TLC.v:50"
  cell $and $and$h5p2_h/work_test/TLC.v:50$20
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$h5p2_h/work_test/TLC.v:50$18_Y
    connect \B $not$h5p2_h/work_test/TLC.v:50$19_Y
    connect \Y $and$h5p2_h/work_test/TLC.v:50$20_Y
  end
  attribute \src "h5p2_h/work_test/TLC.v:50"
  cell $and $and$h5p2_h/work_test/TLC.v:50$22
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$h5p2_h/work_test/TLC.v:50$20_Y
    connect \B $not$h5p2_h/work_test/TLC.v:50$21_Y
    connect \Y $and$h5p2_h/work_test/TLC.v:50$22_Y
  end
  attribute \src "h5p2_h/work_test/TLC.v:61"
  cell $and $and$h5p2_h/work_test/TLC.v:61$26
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \T.TimeOut
    connect \B $or$h5p2_h/work_test/TLC.v:61$25_Y
    connect \Y $and$h5p2_h/work_test/TLC.v:61$26_Y
  end
  attribute \src "h5p2_h/work_test/TLC.v:168"
  cell $assert $assert$h5p2_h/work_test/TLC.v:168$44
    connect \A $not$h5p2_h/work_test/TLC.v:168$43_Y
    connect \EN 1'1
  end
  cell $or $auto$pmuxtree.cc:35:or_generator$202
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $procmux$141_CMP
    connect \B $procmux$140_CMP
    connect \Y $auto$rtlil.cc:1875:Or$203
  end
  cell $or $auto$pmuxtree.cc:35:or_generator$214
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $procmux$52_CMP
    connect \B $procmux$51_CMP
    connect \Y $auto$rtlil.cc:1875:Or$215
  end
  cell $or $auto$pmuxtree.cc:35:or_generator$222
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $procmux$56_CMP
    connect \B $procmux$55_CMP
    connect \Y $auto$rtlil.cc:1875:Or$223
  end
  cell $or $auto$pmuxtree.cc:35:or_generator$234
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $procmux$61_CMP
    connect \B $procmux$60_CMP
    connect \Y $auto$rtlil.cc:1875:Or$235
  end
  cell $or $auto$pmuxtree.cc:35:or_generator$242
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $procmux$65_CMP
    connect \B $procmux$64_CMP
    connect \Y $auto$rtlil.cc:1875:Or$243
  end
  cell $or $auto$pmuxtree.cc:35:or_generator$254
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $procmux$70_CMP
    connect \B $procmux$69_CMP
    connect \Y $auto$rtlil.cc:1875:Or$255
  end
  cell $or $auto$pmuxtree.cc:35:or_generator$262
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $procmux$74_CMP
    connect \B $procmux$73_CMP
    connect \Y $auto$rtlil.cc:1875:Or$263
  end
  cell $or $auto$pmuxtree.cc:35:or_generator$274
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $procmux$79_CMP
    connect \B $procmux$78_CMP
    connect \Y $auto$rtlil.cc:1875:Or$275
  end
  cell $or $auto$pmuxtree.cc:35:or_generator$282
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $procmux$83_CMP
    connect \B $procmux$82_CMP
    connect \Y $auto$rtlil.cc:1875:Or$283
  end
  cell $reduce_or $auto$pmuxtree.cc:37:or_generator$206
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $procmux$137_CMP $procmux$138_CMP $procmux$139_CMP }
    connect \Y $auto$rtlil.cc:1848:ReduceOr$207
  end
  cell $reduce_or $auto$pmuxtree.cc:37:or_generator$226
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:1875:Or$215 $procmux$53_CMP $procmux$54_CMP }
    connect \Y $auto$rtlil.cc:1848:ReduceOr$227
  end
  cell $reduce_or $auto$pmuxtree.cc:37:or_generator$246
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:1875:Or$235 $procmux$62_CMP $procmux$63_CMP }
    connect \Y $auto$rtlil.cc:1848:ReduceOr$247
  end
  cell $reduce_or $auto$pmuxtree.cc:37:or_generator$266
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:1875:Or$255 $procmux$71_CMP $procmux$72_CMP }
    connect \Y $auto$rtlil.cc:1848:ReduceOr$267
  end
  cell $reduce_or $auto$pmuxtree.cc:37:or_generator$286
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:1875:Or$275 $procmux$80_CMP $procmux$81_CMP }
    connect \Y $auto$rtlil.cc:1848:ReduceOr$287
  end
  cell $mux $auto$pmuxtree.cc:65:recursive_mux_generator$194
    parameter \WIDTH 3
    connect \A 3'110
    connect \B $4\Next_State[2:0]
    connect \S $procmux$138_CMP
    connect \Y $auto$rtlil.cc:1918:Mux$195
  end
  cell $mux $auto$pmuxtree.cc:65:recursive_mux_generator$196
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:1918:Mux$195
    connect \B $procmux$134_Y
    connect \S $procmux$137_CMP
    connect \Y $auto$rtlil.cc:1918:Mux$197
  end
  cell $mux $auto$pmuxtree.cc:65:recursive_mux_generator$198
    parameter \WIDTH 3
    connect \A $2\Next_State[2:0]
    connect \B 3'110
    connect \S $procmux$140_CMP
    connect \Y $auto$rtlil.cc:1918:Mux$199
  end
  cell $mux $auto$pmuxtree.cc:65:recursive_mux_generator$200
    parameter \WIDTH 3
    connect \A $procmux$147_Y
    connect \B 3'010
    connect \S $procmux$142_CMP
    connect \Y $auto$rtlil.cc:1918:Mux$201
  end
  cell $mux $auto$pmuxtree.cc:65:recursive_mux_generator$204
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:1918:Mux$201
    connect \B $auto$rtlil.cc:1918:Mux$199
    connect \S $auto$rtlil.cc:1875:Or$203
    connect \Y $auto$rtlil.cc:1918:Mux$205
  end
  cell $mux $auto$pmuxtree.cc:65:recursive_mux_generator$208
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:1918:Mux$205
    connect \B $auto$rtlil.cc:1918:Mux$197
    connect \S $auto$rtlil.cc:1848:ReduceOr$207
    connect \Y \Next_State
  end
  cell $mux $auto$pmuxtree.cc:65:recursive_mux_generator$210
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $procmux$51_CMP
    connect \Y $auto$rtlil.cc:1918:Mux$211
  end
  cell $mux $auto$pmuxtree.cc:65:recursive_mux_generator$212
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'1
    connect \S $procmux$53_CMP
    connect \Y $auto$rtlil.cc:1918:Mux$213
  end
  cell $mux $auto$pmuxtree.cc:65:recursive_mux_generator$216
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:1918:Mux$213
    connect \B $auto$rtlil.cc:1918:Mux$211
    connect \S $auto$rtlil.cc:1875:Or$215
    connect \Y $auto$rtlil.cc:1918:Mux$217
  end
  cell $mux $auto$pmuxtree.cc:65:recursive_mux_generator$218
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'0
    connect \S $procmux$55_CMP
    connect \Y $auto$rtlil.cc:1918:Mux$219
  end
  cell $mux $auto$pmuxtree.cc:65:recursive_mux_generator$220
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $procmux$57_CMP
    connect \Y $auto$rtlil.cc:1918:Mux$221
  end
  cell $mux $auto$pmuxtree.cc:65:recursive_mux_generator$224
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:1918:Mux$221
    connect \B $auto$rtlil.cc:1918:Mux$219
    connect \S $auto$rtlil.cc:1875:Or$223
    connect \Y $auto$rtlil.cc:1918:Mux$225
  end
  cell $mux $auto$pmuxtree.cc:65:recursive_mux_generator$228
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:1918:Mux$225
    connect \B $auto$rtlil.cc:1918:Mux$217
    connect \S $auto$rtlil.cc:1848:ReduceOr$227
    connect \Y \StartTimer
  end
  cell $mux $auto$pmuxtree.cc:65:recursive_mux_generator$230
    parameter \WIDTH 7
    connect \A 7'0101111
    connect \B 7'0101111
    connect \S $procmux$60_CMP
    connect \Y $auto$rtlil.cc:1918:Mux$231
  end
  cell $mux $auto$pmuxtree.cc:65:recursive_mux_generator$232
    parameter \WIDTH 7
    connect \A 7'0010001
    connect \B 7'0101111
    connect \S $procmux$62_CMP
    connect \Y $auto$rtlil.cc:1918:Mux$233
  end
  cell $mux $auto$pmuxtree.cc:65:recursive_mux_generator$236
    parameter \WIDTH 7
    connect \A $auto$rtlil.cc:1918:Mux$233
    connect \B $auto$rtlil.cc:1918:Mux$231
    connect \S $auto$rtlil.cc:1875:Or$235
    connect \Y $auto$rtlil.cc:1918:Mux$237
  end
  cell $mux $auto$pmuxtree.cc:65:recursive_mux_generator$238
    parameter \WIDTH 7
    connect \A 7'0101111
    connect \B 7'0101111
    connect \S $procmux$64_CMP
    connect \Y $auto$rtlil.cc:1918:Mux$239
  end
  cell $mux $auto$pmuxtree.cc:65:recursive_mux_generator$240
    parameter \WIDTH 7
    connect \A 7'0010000
    connect \B 7'0010001
    connect \S $procmux$66_CMP
    connect \Y $auto$rtlil.cc:1918:Mux$241
  end
  cell $mux $auto$pmuxtree.cc:65:recursive_mux_generator$244
    parameter \WIDTH 7
    connect \A $auto$rtlil.cc:1918:Mux$241
    connect \B $auto$rtlil.cc:1918:Mux$239
    connect \S $auto$rtlil.cc:1875:Or$243
    connect \Y $auto$rtlil.cc:1918:Mux$245
  end
  cell $mux $auto$pmuxtree.cc:65:recursive_mux_generator$248
    parameter \WIDTH 7
    connect \A $auto$rtlil.cc:1918:Mux$245
    connect \B $auto$rtlil.cc:1918:Mux$237
    connect \S $auto$rtlil.cc:1848:ReduceOr$247
    connect \Y \WTL
  end
  cell $mux $auto$pmuxtree.cc:65:recursive_mux_generator$250
    parameter \WIDTH 7
    connect \A 7'0010000
    connect \B 7'0010001
    connect \S $procmux$69_CMP
    connect \Y $auto$rtlil.cc:1918:Mux$251
  end
  cell $mux $auto$pmuxtree.cc:65:recursive_mux_generator$252
    parameter \WIDTH 7
    connect \A 7'0101111
    connect \B 7'0101111
    connect \S $procmux$71_CMP
    connect \Y $auto$rtlil.cc:1918:Mux$253
  end
  cell $mux $auto$pmuxtree.cc:65:recursive_mux_generator$256
    parameter \WIDTH 7
    connect \A $auto$rtlil.cc:1918:Mux$253
    connect \B $auto$rtlil.cc:1918:Mux$251
    connect \S $auto$rtlil.cc:1875:Or$255
    connect \Y $auto$rtlil.cc:1918:Mux$257
  end
  cell $mux $auto$pmuxtree.cc:65:recursive_mux_generator$258
    parameter \WIDTH 7
    connect \A 7'0101111
    connect \B 7'0101111
    connect \S $procmux$73_CMP
    connect \Y $auto$rtlil.cc:1918:Mux$259
  end
  cell $mux $auto$pmuxtree.cc:65:recursive_mux_generator$260
    parameter \WIDTH 7
    connect \A 7'0101111
    connect \B 7'0101111
    connect \S $procmux$75_CMP
    connect \Y $auto$rtlil.cc:1918:Mux$261
  end
  cell $mux $auto$pmuxtree.cc:65:recursive_mux_generator$264
    parameter \WIDTH 7
    connect \A $auto$rtlil.cc:1918:Mux$261
    connect \B $auto$rtlil.cc:1918:Mux$259
    connect \S $auto$rtlil.cc:1875:Or$263
    connect \Y $auto$rtlil.cc:1918:Mux$265
  end
  cell $mux $auto$pmuxtree.cc:65:recursive_mux_generator$268
    parameter \WIDTH 7
    connect \A $auto$rtlil.cc:1918:Mux$265
    connect \B $auto$rtlil.cc:1918:Mux$257
    connect \S $auto$rtlil.cc:1848:ReduceOr$267
    connect \Y \ELTL
  end
  cell $mux $auto$pmuxtree.cc:65:recursive_mux_generator$270
    parameter \WIDTH 7
    connect \A 7'0101111
    connect \B 7'0101111
    connect \S $procmux$78_CMP
    connect \Y $auto$rtlil.cc:1918:Mux$271
  end
  cell $mux $auto$pmuxtree.cc:65:recursive_mux_generator$272
    parameter \WIDTH 7
    connect \A 7'0101111
    connect \B 7'0010001
    connect \S $procmux$80_CMP
    connect \Y $auto$rtlil.cc:1918:Mux$273
  end
  cell $mux $auto$pmuxtree.cc:65:recursive_mux_generator$276
    parameter \WIDTH 7
    connect \A $auto$rtlil.cc:1918:Mux$273
    connect \B $auto$rtlil.cc:1918:Mux$271
    connect \S $auto$rtlil.cc:1875:Or$275
    connect \Y $auto$rtlil.cc:1918:Mux$277
  end
  cell $mux $auto$pmuxtree.cc:65:recursive_mux_generator$278
    parameter \WIDTH 7
    connect \A 7'0010000
    connect \B 7'0010001
    connect \S $procmux$82_CMP
    connect \Y $auto$rtlil.cc:1918:Mux$279
  end
  cell $mux $auto$pmuxtree.cc:65:recursive_mux_generator$280
    parameter \WIDTH 7
    connect \A 7'0101111
    connect \B 7'0101111
    connect \S $procmux$84_CMP
    connect \Y $auto$rtlil.cc:1918:Mux$281
  end
  cell $mux $auto$pmuxtree.cc:65:recursive_mux_generator$284
    parameter \WIDTH 7
    connect \A $auto$rtlil.cc:1918:Mux$281
    connect \B $auto$rtlil.cc:1918:Mux$279
    connect \S $auto$rtlil.cc:1875:Or$283
    connect \Y $auto$rtlil.cc:1918:Mux$285
  end
  cell $mux $auto$pmuxtree.cc:65:recursive_mux_generator$288
    parameter \WIDTH 7
    connect \A $auto$rtlil.cc:1918:Mux$285
    connect \B $auto$rtlil.cc:1918:Mux$277
    connect \S $auto$rtlil.cc:1848:ReduceOr$287
    connect \Y \NLTL
  end
  attribute \src "h5p2_h/work_test/TLC.v:165"
  cell $eq $eq$h5p2_h/work_test/TLC.v:165$32
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \ELTL
    connect \B 7'0010000
    connect \Y $eq$h5p2_h/work_test/TLC.v:165$32_Y
  end
  attribute \src "h5p2_h/work_test/TLC.v:165"
  cell $eq $eq$h5p2_h/work_test/TLC.v:165$33
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \WTL
    connect \B 7'0010000
    connect \Y $eq$h5p2_h/work_test/TLC.v:165$33_Y
  end
  attribute \src "h5p2_h/work_test/TLC.v:166"
  cell $eq $eq$h5p2_h/work_test/TLC.v:166$35
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \NLTL
    connect \B 7'0010000
    connect \Y $eq$h5p2_h/work_test/TLC.v:166$35_Y
  end
  attribute \src "h5p2_h/work_test/TLC.v:166"
  cell $eq $eq$h5p2_h/work_test/TLC.v:166$36
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \ELTL
    connect \B 7'0010000
    connect \Y $eq$h5p2_h/work_test/TLC.v:166$36_Y
  end
  attribute \src "h5p2_h/work_test/TLC.v:167"
  cell $eq $eq$h5p2_h/work_test/TLC.v:167$39
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \NLTL
    connect \B 7'0010000
    connect \Y $eq$h5p2_h/work_test/TLC.v:167$39_Y
  end
  attribute \src "h5p2_h/work_test/TLC.v:167"
  cell $eq $eq$h5p2_h/work_test/TLC.v:167$40
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \WTL
    connect \B 7'0010000
    connect \Y $eq$h5p2_h/work_test/TLC.v:167$40_Y
  end
  attribute \src "h5p2_h/work_test/TLC.v:168"
  cell $not $not$h5p2_h/work_test/TLC.v:168$43
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \collision
    connect \Y $not$h5p2_h/work_test/TLC.v:168$43_Y
  end
  attribute \src "h5p2_h/work_test/TLC.v:33"
  cell $not $not$h5p2_h/work_test/TLC.v:33$1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \E
    connect \Y $not$h5p2_h/work_test/TLC.v:33$1_Y
  end
  attribute \src "h5p2_h/work_test/TLC.v:33"
  cell $not $not$h5p2_h/work_test/TLC.v:33$2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \W
    connect \Y $not$h5p2_h/work_test/TLC.v:33$2_Y
  end
  attribute \src "h5p2_h/work_test/TLC.v:33"
  cell $not $not$h5p2_h/work_test/TLC.v:33$4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \NL
    connect \Y $not$h5p2_h/work_test/TLC.v:33$4_Y
  end
  attribute \src "h5p2_h/work_test/TLC.v:33"
  cell $not $not$h5p2_h/work_test/TLC.v:33$6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \EL
    connect \Y $not$h5p2_h/work_test/TLC.v:33$6_Y
  end
  attribute \src "h5p2_h/work_test/TLC.v:41"
  cell $not $not$h5p2_h/work_test/TLC.v:41$12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \NC
    connect \Y $not$h5p2_h/work_test/TLC.v:41$12_Y
  end
  attribute \src "h5p2_h/work_test/TLC.v:41"
  cell $not $not$h5p2_h/work_test/TLC.v:41$14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \NL
    connect \Y $not$h5p2_h/work_test/TLC.v:41$14_Y
  end
  attribute \src "h5p2_h/work_test/TLC.v:50"
  cell $not $not$h5p2_h/work_test/TLC.v:50$19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \NC
    connect \Y $not$h5p2_h/work_test/TLC.v:50$19_Y
  end
  attribute \src "h5p2_h/work_test/TLC.v:50"
  cell $not $not$h5p2_h/work_test/TLC.v:50$21
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \EL
    connect \Y $not$h5p2_h/work_test/TLC.v:50$21_Y
  end
  attribute \src "h5p2_h/work_test/TLC.v:66"
  cell $not $not$h5p2_h/work_test/TLC.v:66$28
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \NL
    connect \Y $not$h5p2_h/work_test/TLC.v:66$28_Y
  end
  attribute \src "h5p2_h/work_test/TLC.v:166"
  cell $or $or$h5p2_h/work_test/TLC.v:166$38
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$h5p2_h/work_test/TLC.v:165$34_Y
    connect \B $and$h5p2_h/work_test/TLC.v:166$37_Y
    connect \Y $or$h5p2_h/work_test/TLC.v:166$38_Y
  end
  attribute \src "h5p2_h/work_test/TLC.v:167"
  cell $or $or$h5p2_h/work_test/TLC.v:167$42
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $or$h5p2_h/work_test/TLC.v:166$38_Y
    connect \B $and$h5p2_h/work_test/TLC.v:167$41_Y
    connect \Y \collision
  end
  attribute \src "h5p2_h/work_test/TLC.v:39"
  cell $or $or$h5p2_h/work_test/TLC.v:39$9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \NC
    connect \B \NL
    connect \Y $or$h5p2_h/work_test/TLC.v:39$9_Y
  end
  attribute \src "h5p2_h/work_test/TLC.v:48"
  cell $or $or$h5p2_h/work_test/TLC.v:48$16
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \NC
    connect \B \EL
    connect \Y $or$h5p2_h/work_test/TLC.v:48$16_Y
  end
  attribute \src "h5p2_h/work_test/TLC.v:61"
  cell $or $or$h5p2_h/work_test/TLC.v:61$23
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \NC
    connect \B \E
    connect \Y $or$h5p2_h/work_test/TLC.v:61$23_Y
  end
  attribute \src "h5p2_h/work_test/TLC.v:61"
  cell $or $or$h5p2_h/work_test/TLC.v:61$24
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $or$h5p2_h/work_test/TLC.v:61$23_Y
    connect \B \W
    connect \Y $or$h5p2_h/work_test/TLC.v:61$24_Y
  end
  attribute \src "h5p2_h/work_test/TLC.v:61"
  cell $or $or$h5p2_h/work_test/TLC.v:61$25
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $or$h5p2_h/work_test/TLC.v:61$24_Y
    connect \B \NL
    connect \Y $or$h5p2_h/work_test/TLC.v:61$25_Y
  end
  attribute \src "h5p2_h/work_test/TLC.v:66"
  cell $or $or$h5p2_h/work_test/TLC.v:66$27
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \E
    connect \B \W
    connect \Y $or$h5p2_h/work_test/TLC.v:66$27_Y
  end
  attribute \src "h5p2_h/work_test/TLC.v:66"
  cell $or $or$h5p2_h/work_test/TLC.v:66$29
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $or$h5p2_h/work_test/TLC.v:66$27_Y
    connect \B $not$h5p2_h/work_test/TLC.v:66$28_Y
    connect \Y $or$h5p2_h/work_test/TLC.v:66$29_Y
  end
  attribute \src "h5p2_h/work_test/TLC.v:74"
  cell $dff $procdff$166
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 3
    connect \CLK \Clock
    connect \D $0\State[2:0]
    connect \Q \State
  end
  attribute \full_case 1
  attribute \src "h5p2_h/work_test/TLC.v:61"
  cell $mux $procmux$100
    parameter \WIDTH 3
    connect \A 3'110
    connect \B 3'111
    connect \S $and$h5p2_h/work_test/TLC.v:61$26_Y
    connect \Y $procmux$100_Y
  end
  attribute \full_case 1
  attribute \src "h5p2_h/work_test/TLC.v:61|h5p2_h/work_test/TLC.v:38"
  cell $mux $procmux$102
    parameter \WIDTH 3
    connect \A 3'xxx
    connect \B $procmux$100_Y
    connect \S $procmux$103_CMP
    connect \Y $4\Next_State[2:0]
  end
  attribute \full_case 1
  attribute \src "h5p2_h/work_test/TLC.v:61|h5p2_h/work_test/TLC.v:38"
  cell $eq $procmux$103_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \State
    connect \B 3'110
    connect \Y $procmux$103_CMP
  end
  attribute \full_case 1
  attribute \src "h5p2_h/work_test/TLC.v:50"
  cell $mux $procmux$116
    parameter \WIDTH 3
    connect \A 3'010
    connect \B 3'011
    connect \S $and$h5p2_h/work_test/TLC.v:50$22_Y
    connect \Y $procmux$116_Y
  end
  attribute \full_case 1
  attribute \src "h5p2_h/work_test/TLC.v:48"
  cell $mux $procmux$119
    parameter \WIDTH 3
    connect \A $procmux$116_Y
    connect \B 3'xxx
    connect \S $and$h5p2_h/work_test/TLC.v:48$17_Y
    connect \Y $procmux$119_Y
  end
  attribute \full_case 1
  attribute \src "h5p2_h/work_test/TLC.v:48|h5p2_h/work_test/TLC.v:38"
  cell $mux $procmux$121
    parameter \WIDTH 3
    connect \A 3'xxx
    connect \B $procmux$119_Y
    connect \S $procmux$122_CMP
    connect \Y $3\Next_State[2:0]
  end
  attribute \full_case 1
  attribute \src "h5p2_h/work_test/TLC.v:48|h5p2_h/work_test/TLC.v:38"
  cell $eq $procmux$122_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \State
    connect \B 3'010
    connect \Y $procmux$122_CMP
  end
  attribute \full_case 1
  attribute \src "h5p2_h/work_test/TLC.v:48"
  cell $mux $procmux$129
    parameter \WIDTH 3
    connect \A $3\Next_State[2:0]
    connect \B 3'101
    connect \S $and$h5p2_h/work_test/TLC.v:48$17_Y
    connect \Y $procmux$129_Y
  end
  attribute \full_case 1
  attribute \src "h5p2_h/work_test/TLC.v:48|h5p2_h/work_test/TLC.v:38"
  cell $mux $procmux$131
    parameter \WIDTH 3
    connect \A 3'xxx
    connect \B $procmux$129_Y
    connect \S $procmux$132_CMP
    connect \Y $2\Next_State[2:0]
  end
  attribute \full_case 1
  attribute \src "h5p2_h/work_test/TLC.v:48|h5p2_h/work_test/TLC.v:38"
  cell $eq $procmux$132_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \State
    connect \B 3'010
    connect \Y $procmux$132_CMP
  end
  attribute \full_case 1
  attribute \src "h5p2_h/work_test/TLC.v:66"
  cell $mux $procmux$134
    parameter \WIDTH 3
    connect \A 3'010
    connect \B 3'000
    connect \S $or$h5p2_h/work_test/TLC.v:66$29_Y
    connect \Y $procmux$134_Y
  end
  attribute \full_case 1
  attribute \src "h5p2_h/work_test/TLC.v:66|h5p2_h/work_test/TLC.v:38"
  cell $eq $procmux$137_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \State
    connect \B 3'111
    connect \Y $procmux$137_CMP
  end
  attribute \full_case 1
  attribute \src "h5p2_h/work_test/TLC.v:61|h5p2_h/work_test/TLC.v:38"
  cell $eq $procmux$138_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \State
    connect \B 3'110
    connect \Y $procmux$138_CMP
  end
  attribute \full_case 1
  attribute \src "h5p2_h/work_test/TLC.v:59|h5p2_h/work_test/TLC.v:38"
  cell $eq $procmux$139_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \State
    connect \B 3'101
    connect \Y $procmux$139_CMP
  end
  attribute \full_case 1
  attribute \src "h5p2_h/work_test/TLC.v:57|h5p2_h/work_test/TLC.v:38"
  cell $eq $procmux$140_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \State
    connect \B 3'100
    connect \Y $procmux$140_CMP
  end
  attribute \full_case 1
  attribute \src "h5p2_h/work_test/TLC.v:48|h5p2_h/work_test/TLC.v:38"
  cell $eq $procmux$141_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \State
    connect \B 3'010
    connect \Y $procmux$141_CMP
  end
  attribute \full_case 1
  attribute \src "h5p2_h/work_test/TLC.v:46|h5p2_h/work_test/TLC.v:38"
  cell $eq $procmux$142_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \State
    connect \B 3'001
    connect \Y $procmux$142_CMP
  end
  attribute \full_case 1
  attribute \src "h5p2_h/work_test/TLC.v:41"
  cell $mux $procmux$144
    parameter \WIDTH 3
    connect \A 3'000
    connect \B 3'100
    connect \S $and$h5p2_h/work_test/TLC.v:41$15_Y
    connect \Y $procmux$144_Y
  end
  attribute \full_case 1
  attribute \src "h5p2_h/work_test/TLC.v:39"
  cell $mux $procmux$147
    parameter \WIDTH 3
    connect \A $procmux$144_Y
    connect \B 3'001
    connect \S $and$h5p2_h/work_test/TLC.v:39$10_Y
    connect \Y $procmux$147_Y
  end
  attribute \full_case 1
  attribute \src "h5p2_h/work_test/TLC.v:148|h5p2_h/work_test/TLC.v:83"
  cell $eq $procmux$51_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \State
    connect \B 3'111
    connect \Y $procmux$51_CMP
  end
  attribute \full_case 1
  attribute \src "h5p2_h/work_test/TLC.v:138|h5p2_h/work_test/TLC.v:83"
  cell $eq $procmux$52_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \State
    connect \B 3'110
    connect \Y $procmux$52_CMP
  end
  attribute \full_case 1
  attribute \src "h5p2_h/work_test/TLC.v:129|h5p2_h/work_test/TLC.v:83"
  cell $eq $procmux$53_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \State
    connect \B 3'101
    connect \Y $procmux$53_CMP
  end
  attribute \full_case 1
  attribute \src "h5p2_h/work_test/TLC.v:120|h5p2_h/work_test/TLC.v:83"
  cell $eq $procmux$54_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \State
    connect \B 3'100
    connect \Y $procmux$54_CMP
  end
  attribute \full_case 1
  attribute \src "h5p2_h/work_test/TLC.v:111|h5p2_h/work_test/TLC.v:83"
  cell $eq $procmux$55_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \State
    connect \B 3'011
    connect \Y $procmux$55_CMP
  end
  attribute \full_case 1
  attribute \src "h5p2_h/work_test/TLC.v:102|h5p2_h/work_test/TLC.v:83"
  cell $eq $procmux$56_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \State
    connect \B 3'010
    connect \Y $procmux$56_CMP
  end
  attribute \full_case 1
  attribute \src "h5p2_h/work_test/TLC.v:93|h5p2_h/work_test/TLC.v:83"
  cell $eq $procmux$57_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \State
    connect \B 3'001
    connect \Y $procmux$57_CMP
  end
  attribute \full_case 1
  attribute \src "h5p2_h/work_test/TLC.v:148|h5p2_h/work_test/TLC.v:83"
  cell $eq $procmux$60_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \State
    connect \B 3'111
    connect \Y $procmux$60_CMP
  end
  attribute \full_case 1
  attribute \src "h5p2_h/work_test/TLC.v:138|h5p2_h/work_test/TLC.v:83"
  cell $eq $procmux$61_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \State
    connect \B 3'110
    connect \Y $procmux$61_CMP
  end
  attribute \full_case 1
  attribute \src "h5p2_h/work_test/TLC.v:129|h5p2_h/work_test/TLC.v:83"
  cell $eq $procmux$62_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \State
    connect \B 3'101
    connect \Y $procmux$62_CMP
  end
  attribute \full_case 1
  attribute \src "h5p2_h/work_test/TLC.v:120|h5p2_h/work_test/TLC.v:83"
  cell $eq $procmux$63_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \State
    connect \B 3'100
    connect \Y $procmux$63_CMP
  end
  attribute \full_case 1
  attribute \src "h5p2_h/work_test/TLC.v:111|h5p2_h/work_test/TLC.v:83"
  cell $eq $procmux$64_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \State
    connect \B 3'011
    connect \Y $procmux$64_CMP
  end
  attribute \full_case 1
  attribute \src "h5p2_h/work_test/TLC.v:102|h5p2_h/work_test/TLC.v:83"
  cell $eq $procmux$65_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \State
    connect \B 3'010
    connect \Y $procmux$65_CMP
  end
  attribute \full_case 1
  attribute \src "h5p2_h/work_test/TLC.v:93|h5p2_h/work_test/TLC.v:83"
  cell $eq $procmux$66_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \State
    connect \B 3'001
    connect \Y $procmux$66_CMP
  end
  attribute \full_case 1
  attribute \src "h5p2_h/work_test/TLC.v:148|h5p2_h/work_test/TLC.v:83"
  cell $eq $procmux$69_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \State
    connect \B 3'111
    connect \Y $procmux$69_CMP
  end
  attribute \full_case 1
  attribute \src "h5p2_h/work_test/TLC.v:138|h5p2_h/work_test/TLC.v:83"
  cell $eq $procmux$70_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \State
    connect \B 3'110
    connect \Y $procmux$70_CMP
  end
  attribute \full_case 1
  attribute \src "h5p2_h/work_test/TLC.v:129|h5p2_h/work_test/TLC.v:83"
  cell $eq $procmux$71_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \State
    connect \B 3'101
    connect \Y $procmux$71_CMP
  end
  attribute \full_case 1
  attribute \src "h5p2_h/work_test/TLC.v:120|h5p2_h/work_test/TLC.v:83"
  cell $eq $procmux$72_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \State
    connect \B 3'100
    connect \Y $procmux$72_CMP
  end
  attribute \full_case 1
  attribute \src "h5p2_h/work_test/TLC.v:111|h5p2_h/work_test/TLC.v:83"
  cell $eq $procmux$73_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \State
    connect \B 3'011
    connect \Y $procmux$73_CMP
  end
  attribute \full_case 1
  attribute \src "h5p2_h/work_test/TLC.v:102|h5p2_h/work_test/TLC.v:83"
  cell $eq $procmux$74_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \State
    connect \B 3'010
    connect \Y $procmux$74_CMP
  end
  attribute \full_case 1
  attribute \src "h5p2_h/work_test/TLC.v:93|h5p2_h/work_test/TLC.v:83"
  cell $eq $procmux$75_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \State
    connect \B 3'001
    connect \Y $procmux$75_CMP
  end
  attribute \full_case 1
  attribute \src "h5p2_h/work_test/TLC.v:148|h5p2_h/work_test/TLC.v:83"
  cell $eq $procmux$78_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \State
    connect \B 3'111
    connect \Y $procmux$78_CMP
  end
  attribute \full_case 1
  attribute \src "h5p2_h/work_test/TLC.v:138|h5p2_h/work_test/TLC.v:83"
  cell $eq $procmux$79_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \State
    connect \B 3'110
    connect \Y $procmux$79_CMP
  end
  attribute \full_case 1
  attribute \src "h5p2_h/work_test/TLC.v:129|h5p2_h/work_test/TLC.v:83"
  cell $eq $procmux$80_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \State
    connect \B 3'101
    connect \Y $procmux$80_CMP
  end
  attribute \full_case 1
  attribute \src "h5p2_h/work_test/TLC.v:120|h5p2_h/work_test/TLC.v:83"
  cell $eq $procmux$81_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \State
    connect \B 3'100
    connect \Y $procmux$81_CMP
  end
  attribute \full_case 1
  attribute \src "h5p2_h/work_test/TLC.v:111|h5p2_h/work_test/TLC.v:83"
  cell $eq $procmux$82_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \State
    connect \B 3'011
    connect \Y $procmux$82_CMP
  end
  attribute \full_case 1
  attribute \src "h5p2_h/work_test/TLC.v:102|h5p2_h/work_test/TLC.v:83"
  cell $eq $procmux$83_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \State
    connect \B 3'010
    connect \Y $procmux$83_CMP
  end
  attribute \full_case 1
  attribute \src "h5p2_h/work_test/TLC.v:93|h5p2_h/work_test/TLC.v:83"
  cell $eq $procmux$84_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \State
    connect \B 3'001
    connect \Y $procmux$84_CMP
  end
  attribute \full_case 1
  attribute \src "h5p2_h/work_test/TLC.v:75"
  cell $mux $procmux$96
    parameter \WIDTH 3
    connect \A \Next_State
    connect \B 3'000
    connect \S \Reset
    connect \Y $0\State[2:0]
  end
  cell $or $techmap\T.$auto$pmuxtree.cc:35:or_generator$174
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $techmap\T.$procmux$156_CMP
    connect \B $techmap\T.$procmux$155_CMP
    connect \Y $techmap\T.$auto$rtlil.cc:1875:Or$175
  end
  cell $reduce_or $techmap\T.$auto$pmuxtree.cc:37:or_generator$186
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $techmap\T.$procmux$160_CMP $techmap\T.$procmux$161_CMP $techmap\T.$procmux$162_CMP }
    connect \Y $techmap\T.$auto$rtlil.cc:1848:ReduceOr$187
  end
  cell $reduce_or $techmap\T.$auto$pmuxtree.cc:37:or_generator$190
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $techmap\T.$auto$rtlil.cc:1875:Or$175 $techmap\T.$procmux$157_CMP $techmap\T.$procmux$158_CMP $techmap\T.$procmux$159_CMP }
    connect \Y $techmap\T.$auto$rtlil.cc:1848:ReduceOr$191
  end
  cell $mux $techmap\T.$auto$pmuxtree.cc:65:recursive_mux_generator$168
    parameter \WIDTH 4
    connect \A 4'0000
    connect \B 4'0000
    connect \S $techmap\T.$procmux$155_CMP
    connect \Y $techmap\T.$auto$rtlil.cc:1918:Mux$169
  end
  cell $mux $techmap\T.$auto$pmuxtree.cc:65:recursive_mux_generator$170
    parameter \WIDTH 4
    connect \A 4'0011
    connect \B 4'0010
    connect \S $techmap\T.$procmux$158_CMP
    connect \Y $techmap\T.$auto$rtlil.cc:1918:Mux$171
  end
  cell $mux $techmap\T.$auto$pmuxtree.cc:65:recursive_mux_generator$172
    parameter \WIDTH 4
    connect \A $techmap\T.$auto$rtlil.cc:1918:Mux$171
    connect \B 4'0001
    connect \S $techmap\T.$procmux$157_CMP
    connect \Y $techmap\T.$auto$rtlil.cc:1918:Mux$173
  end
  cell $mux $techmap\T.$auto$pmuxtree.cc:65:recursive_mux_generator$176
    parameter \WIDTH 4
    connect \A $techmap\T.$auto$rtlil.cc:1918:Mux$173
    connect \B $techmap\T.$auto$rtlil.cc:1918:Mux$169
    connect \S $techmap\T.$auto$rtlil.cc:1875:Or$175
    connect \Y $techmap\T.$auto$rtlil.cc:1918:Mux$177
  end
  cell $mux $techmap\T.$auto$pmuxtree.cc:65:recursive_mux_generator$178
    parameter \WIDTH 4
    connect \A 4'0110
    connect \B 4'0101
    connect \S $techmap\T.$procmux$161_CMP
    connect \Y $techmap\T.$auto$rtlil.cc:1918:Mux$179
  end
  cell $mux $techmap\T.$auto$pmuxtree.cc:65:recursive_mux_generator$180
    parameter \WIDTH 4
    connect \A $techmap\T.$auto$rtlil.cc:1918:Mux$179
    connect \B 4'0100
    connect \S $techmap\T.$procmux$160_CMP
    connect \Y $techmap\T.$auto$rtlil.cc:1918:Mux$181
  end
  cell $mux $techmap\T.$auto$pmuxtree.cc:65:recursive_mux_generator$182
    parameter \WIDTH 4
    connect \A 4'1001
    connect \B 4'1000
    connect \S $techmap\T.$procmux$164_CMP
    connect \Y $techmap\T.$auto$rtlil.cc:1918:Mux$183
  end
  cell $mux $techmap\T.$auto$pmuxtree.cc:65:recursive_mux_generator$184
    parameter \WIDTH 4
    connect \A $techmap\T.$auto$rtlil.cc:1918:Mux$183
    connect \B 4'0111
    connect \S $techmap\T.$procmux$163_CMP
    connect \Y $techmap\T.$auto$rtlil.cc:1918:Mux$185
  end
  cell $mux $techmap\T.$auto$pmuxtree.cc:65:recursive_mux_generator$188
    parameter \WIDTH 4
    connect \A $techmap\T.$auto$rtlil.cc:1918:Mux$185
    connect \B $techmap\T.$auto$rtlil.cc:1918:Mux$181
    connect \S $techmap\T.$auto$rtlil.cc:1848:ReduceOr$187
    connect \Y $techmap\T.$auto$rtlil.cc:1918:Mux$189
  end
  cell $mux $techmap\T.$auto$pmuxtree.cc:65:recursive_mux_generator$192
    parameter \WIDTH 4
    connect \A $techmap\T.$auto$rtlil.cc:1918:Mux$189
    connect \B $techmap\T.$auto$rtlil.cc:1918:Mux$177
    connect \S $techmap\T.$auto$rtlil.cc:1848:ReduceOr$191
    connect \Y \T.Q_Next
  end
  attribute \src "h5p2_h/work_test/TLC.v:159|h5p2_h/work_test/TLC.v:227"
  cell $eq $techmap\T.$eq$h5p2_h/work_test/TLC.v:227$48
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \T.Q
    connect \B 4'0000
    connect \Y \T.TimeOut
  end
  attribute \src "h5p2_h/work_test/TLC.v:159|h5p2_h/work_test/TLC.v:217"
  cell $dff $techmap\T.$procdff$167
    parameter \CLK_POLARITY 1'0
    parameter \WIDTH 4
    connect \CLK \Clock
    connect \D $techmap\T.$0\Q[3:0]
    connect \Q \T.Q
  end
  attribute \full_case 1
  attribute \src "h5p2_h/work_test/TLC.v:159|h5p2_h/work_test/TLC.v:219"
  cell $mux $techmap\T.$procmux$151
    parameter \WIDTH 4
    connect \A \T.Q_Next
    connect \B 4'1001
    connect \S \StartTimer
    connect \Y $techmap\T.$0\Q[3:0]
  end
  attribute \full_case 1
  attribute \src "h5p2_h/work_test/TLC.v:159|h5p2_h/work_test/TLC.v:201|h5p2_h/work_test/TLC.v:212"
  cell $eq $techmap\T.$procmux$155_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \T.Q
    connect \B 4'0000
    connect \Y $techmap\T.$procmux$155_CMP
  end
  attribute \full_case 1
  attribute \src "h5p2_h/work_test/TLC.v:159|h5p2_h/work_test/TLC.v:201|h5p2_h/work_test/TLC.v:211"
  cell $eq $techmap\T.$procmux$156_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \T.Q
    connect \B 4'0001
    connect \Y $techmap\T.$procmux$156_CMP
  end
  attribute \full_case 1
  attribute \src "h5p2_h/work_test/TLC.v:159|h5p2_h/work_test/TLC.v:201|h5p2_h/work_test/TLC.v:210"
  cell $eq $techmap\T.$procmux$157_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \T.Q
    connect \B 4'0010
    connect \Y $techmap\T.$procmux$157_CMP
  end
  attribute \full_case 1
  attribute \src "h5p2_h/work_test/TLC.v:159|h5p2_h/work_test/TLC.v:201|h5p2_h/work_test/TLC.v:209"
  cell $eq $techmap\T.$procmux$158_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \T.Q
    connect \B 4'0011
    connect \Y $techmap\T.$procmux$158_CMP
  end
  attribute \full_case 1
  attribute \src "h5p2_h/work_test/TLC.v:159|h5p2_h/work_test/TLC.v:201|h5p2_h/work_test/TLC.v:208"
  cell $eq $techmap\T.$procmux$159_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \T.Q
    connect \B 4'0100
    connect \Y $techmap\T.$procmux$159_CMP
  end
  attribute \full_case 1
  attribute \src "h5p2_h/work_test/TLC.v:159|h5p2_h/work_test/TLC.v:201|h5p2_h/work_test/TLC.v:207"
  cell $eq $techmap\T.$procmux$160_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \T.Q
    connect \B 4'0101
    connect \Y $techmap\T.$procmux$160_CMP
  end
  attribute \full_case 1
  attribute \src "h5p2_h/work_test/TLC.v:159|h5p2_h/work_test/TLC.v:201|h5p2_h/work_test/TLC.v:206"
  cell $eq $techmap\T.$procmux$161_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \T.Q
    connect \B 4'0110
    connect \Y $techmap\T.$procmux$161_CMP
  end
  attribute \full_case 1
  attribute \src "h5p2_h/work_test/TLC.v:159|h5p2_h/work_test/TLC.v:201|h5p2_h/work_test/TLC.v:205"
  cell $eq $techmap\T.$procmux$162_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \T.Q
    connect \B 4'0111
    connect \Y $techmap\T.$procmux$162_CMP
  end
  attribute \full_case 1
  attribute \src "h5p2_h/work_test/TLC.v:159|h5p2_h/work_test/TLC.v:201|h5p2_h/work_test/TLC.v:204"
  cell $eq $techmap\T.$procmux$163_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \T.Q
    connect \B 4'1000
    connect \Y $techmap\T.$procmux$163_CMP
  end
  attribute \full_case 1
  attribute \src "h5p2_h/work_test/TLC.v:159|h5p2_h/work_test/TLC.v:201|h5p2_h/work_test/TLC.v:203"
  cell $eq $techmap\T.$procmux$164_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \T.Q
    connect \B 4'1001
    connect \Y $techmap\T.$procmux$164_CMP
  end
end
