// Seed: 2331443067
module module_0;
  uwire id_1;
  wire  id_2 = 1;
  wire  id_3;
  wire  id_4;
  wire id_5, id_6;
  wire id_7 = id_6;
  if (-1'h0) assign id_5 = id_3;
  else wand id_8, id_9 = id_1.id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  input wire id_16;
  input wire id_15;
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_8 = id_1;
  id_17(
      id_6
  );
  wire id_18, id_19;
  wire id_20, id_21;
  module_0 modCall_1 ();
  wire id_22, id_23;
  assign id_14 = -1;
  wire id_24, id_25;
endmodule
