$date
	Sun Oct 23 08:22:17 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#239129
b11000 !
1"
#239130
b11000 &
b11000 %
1$
#239131
0"
#239134
b1100 &
b1100 %
#239138
b110 &
b110 %
#239142
b11 &
b11 %
#239146
b1010 &
b1010 %
#239150
b101 &
b101 %
#239154
b10000 &
b10000 %
#239158
b1000 &
b1000 %
#239162
b100 &
b100 %
#239166
b10 &
b10 %
#239170
b1 &
b1 %
1#
#239174
b0 &
0#
b0 %
0$
#1248109
b100 !
1"
#1248110
b100 &
b100 %
1$
#1248111
0"
#1248114
b10 &
b10 %
#1248118
b1 &
1#
b1 %
#1248122
b0 &
b0 %
0#
0$
#2255943
b11101 !
1"
#2255946
b11101 &
b11101 %
1$
#2255947
0"
#2255950
b1011000 &
b1011000 %
#2255954
b101100 &
b101100 %
#2255958
b10110 &
b10110 %
#2255962
b1011 &
b1011 %
#2255966
b100010 &
b100010 %
#2255970
b10001 &
b10001 %
#2255974
b110100 &
b110100 %
#2255978
b11010 &
b11010 %
#2255982
b1101 &
b1101 %
#2255986
b101000 &
b101000 %
#2255990
b10100 &
b10100 %
#2255994
b1010 &
b1010 %
#2255998
b101 &
b101 %
#2256002
b10000 &
b10000 %
#2256006
b1000 &
b1000 %
#2256010
b100 &
b100 %
#2256014
b10 &
b10 %
#2256018
b1 &
b1 %
1#
#2256022
b0 &
0#
b0 %
0$
#4500012
