<table class="sphinxhide" width="100%">
 <tr>
   <td align="center"><img src="https://raw.githubusercontent.com/Xilinx/Image-Collateral/main/xilinx-logo.png" width="30%"/><h1>VivadoÂ® Design Suite</h1>  </td>
 </tr>
</table>

- vivado is for creating custom IP blocks in FPGA(hardware accelerator + it's cummunication interface with PS).
- output of vivado is a hardware description file - XSA (xilings support archive)
