<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>Z:\hdmi\impl\gwsynthesis\hdmi.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>Z:\hdmi\src\hdmi.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>Z:\hdmi\src\hdmi.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.12 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Sep 18 19:02:17 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>7424</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>3543</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>564</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>27</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk_osc</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>2</td>
<td>cpuclk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>cpuclk_ibuf/I </td>
</tr>
<tr>
<td>3</td>
<td>test1/wng1/fsr_clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>test1/wng1/fsr_clk_s0/Q </td>
</tr>
<tr>
<td>4</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock_s0/Q </td>
</tr>
<tr>
<td>5</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>7.936</td>
<td>126.000
<td>0.000</td>
<td>3.968</td>
<td>clk_ibuf/I</td>
<td>clk_osc</td>
<td>u_pll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>6</td>
<td>u_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>7.936</td>
<td>126.000
<td>0.000</td>
<td>3.968</td>
<td>clk_ibuf/I</td>
<td>clk_osc</td>
<td>u_pll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>7</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>15.873</td>
<td>63.000
<td>0.000</td>
<td>7.936</td>
<td>clk_ibuf/I</td>
<td>clk_osc</td>
<td>u_pll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>8</td>
<td>u_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>23.809</td>
<td>42.000
<td>0.000</td>
<td>11.905</td>
<td>clk_ibuf/I</td>
<td>clk_osc</td>
<td>u_pll/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>9</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>39.682</td>
<td>25.200
<td>0.000</td>
<td>19.841</td>
<td>u_pll/rpll_inst/CLKOUT</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>cpuclk</td>
<td>50.000(MHz)</td>
<td style="color: #FF0000;" class = "error">33.572(MHz)</td>
<td>19</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>test1/wng1/fsr_clk</td>
<td>50.000(MHz)</td>
<td>314.677(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>25.200(MHz)</td>
<td style="color: #FF0000;" class = "error">23.855(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk_osc!</h4>
<h4>No timing paths to get frequency of svo_hdmi_inst/svo_tcard/bram_aclock!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk_osc</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_osc</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cpuclk</td>
<td>Setup</td>
<td>-57.196</td>
<td>7</td>
</tr>
<tr>
<td>cpuclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>test1/wng1/fsr_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>test1/wng1/fsr_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>svo_hdmi_inst/svo_tcard/bram_aclock</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>svo_hdmi_inst/svo_tcard/bram_aclock</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>-3.126</td>
<td>10</td>
</tr>
<tr>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-9.786</td>
<td>test1/env1/env_amp_0_s0/Q</td>
<td>test1/dac1/outshr_9_s0/D</td>
<td>cpuclk:[R]</td>
<td>cpuclk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>29.386</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-9.705</td>
<td>test1/env1/env_amp_0_s0/Q</td>
<td>test1/dac1/outshr_8_s0/D</td>
<td>cpuclk:[R]</td>
<td>cpuclk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>29.305</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-9.687</td>
<td>test1/env1/env_amp_0_s0/Q</td>
<td>test1/dac1/outshr_11_s0/D</td>
<td>cpuclk:[R]</td>
<td>cpuclk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>29.287</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-9.507</td>
<td>test1/env1/env_amp_0_s0/Q</td>
<td>test1/dac1/outshr_10_s0/D</td>
<td>cpuclk:[R]</td>
<td>cpuclk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>29.107</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-9.317</td>
<td>test1/env1/env_amp_0_s0/Q</td>
<td>test1/dac1/outshr_7_s0/D</td>
<td>cpuclk:[R]</td>
<td>cpuclk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>28.917</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-8.117</td>
<td>test1/env1/env_amp_0_s0/Q</td>
<td>test1/dac1/outshr_6_s0/D</td>
<td>cpuclk:[R]</td>
<td>cpuclk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>27.717</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-2.435</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_7_s0/Q</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_17/ADA[9]</td>
<td>cpuclk:[F]</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock:[R]</td>
<td>10.000</td>
<td>2.131</td>
<td>10.230</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-1.118</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/hpixelcount_7_s0/Q</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_17/ADB[4]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.841</td>
<td>0.015</td>
<td>20.901</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-1.133</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_4_s0/Q</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_17/ADA[6]</td>
<td>cpuclk:[F]</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock:[R]</td>
<td>10.000</td>
<td>2.131</td>
<td>8.928</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-1.076</td>
<td>test1/env1/env_amp_0_s0/Q</td>
<td>test1/dac1/outshr_5_s0/D</td>
<td>cpuclk:[R]</td>
<td>cpuclk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>20.676</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-0.519</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/hpixelcount_7_s0/Q</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_15/ADB[10]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.841</td>
<td>0.015</td>
<td>20.302</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-0.981</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_7_s0/Q</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_14/ADA[9]</td>
<td>cpuclk:[F]</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock:[R]</td>
<td>10.000</td>
<td>2.131</td>
<td>8.777</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-0.475</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/hpixelcount_7_s0/Q</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_15/ADB[4]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.841</td>
<td>0.015</td>
<td>20.258</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-0.230</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/hpixelcount_7_s0/Q</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_11/CEB</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.841</td>
<td>0.015</td>
<td>19.870</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-0.219</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/hpixelcount_7_s0/Q</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_0/CEB</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.841</td>
<td>0.015</td>
<td>19.859</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-0.201</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/hpixelcount_7_s0/Q</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_17/ADB[10]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.841</td>
<td>0.015</td>
<td>19.984</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-0.168</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/hpixelcount_7_s0/Q</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_8/CEB</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.841</td>
<td>0.015</td>
<td>19.807</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-0.335</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_2_s0/Q</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_17/ADA[4]</td>
<td>cpuclk:[F]</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock:[R]</td>
<td>10.000</td>
<td>2.131</td>
<td>8.131</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-0.335</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_2_s0/Q</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_14/ADA[4]</td>
<td>cpuclk:[F]</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock:[R]</td>
<td>10.000</td>
<td>2.131</td>
<td>8.131</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-0.299</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_10_s0/Q</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_17/ADA[12]</td>
<td>cpuclk:[F]</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock:[R]</td>
<td>10.000</td>
<td>2.131</td>
<td>8.094</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-0.149</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/hpixelcount_7_s0/Q</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_14/ADB[4]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.841</td>
<td>0.015</td>
<td>19.932</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-0.174</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_3_s0/Q</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_17/ADA[5]</td>
<td>cpuclk:[F]</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock:[R]</td>
<td>10.000</td>
<td>2.131</td>
<td>7.969</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-0.164</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_4_s0/Q</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_14/ADA[6]</td>
<td>cpuclk:[F]</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock:[R]</td>
<td>10.000</td>
<td>2.131</td>
<td>7.959</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-0.162</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_0_s0/Q</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_17/ADA[2]</td>
<td>cpuclk:[F]</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock:[R]</td>
<td>10.000</td>
<td>2.131</td>
<td>7.957</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-0.030</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/hpixelcount_7_s0/Q</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_11/ADB[10]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.841</td>
<td>0.015</td>
<td>19.813</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.149</td>
<td>test1/wng1/lfsr1/sfr_1_s0/Q</td>
<td>test1/wng1/noiseout_s0/D</td>
<td>test1/wng1/fsr_clk:[R]</td>
<td>cpuclk:[R]</td>
<td>0.000</td>
<td>-1.373</td>
<td>1.552</td>
</tr>
<tr>
<td>2</td>
<td>0.552</td>
<td>svo_hdmi_inst/svo_tmds_0/dout_2_s0/Q</td>
<td>svo_hdmi_inst/tmds_serdes[0]/D2</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>3</td>
<td>0.552</td>
<td>svo_hdmi_inst/svo_tmds_2/dout_8_s0/Q</td>
<td>svo_hdmi_inst/tmds_serdes[2]/D8</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>4</td>
<td>0.598</td>
<td>svo_hdmi_inst/svo_term/oresetn_s0/Q</td>
<td>svo_hdmi_inst/svo_term/p1_ypos_4_s0/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.611</td>
</tr>
<tr>
<td>5</td>
<td>0.598</td>
<td>svo_hdmi_inst/svo_term/oresetn_s0/Q</td>
<td>svo_hdmi_inst/svo_term/p1_ypos_11_s0/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.611</td>
</tr>
<tr>
<td>6</td>
<td>0.598</td>
<td>svo_hdmi_inst/svo_term/oresetn_s0/Q</td>
<td>svo_hdmi_inst/svo_term/p1_ypos_12_s0/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.611</td>
</tr>
<tr>
<td>7</td>
<td>0.598</td>
<td>svo_hdmi_inst/svo_term/oresetn_s0/Q</td>
<td>svo_hdmi_inst/svo_term/p1_ypos_13_s0/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.611</td>
</tr>
<tr>
<td>8</td>
<td>0.708</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/prescnibble_0_s1/Q</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/prescnibble_0_s1/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>9</td>
<td>0.708</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/prescl_0_s1/Q</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/prescl_0_s1/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>10</td>
<td>0.708</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/prescnibble_1_s0/Q</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/prescnibble_1_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>11</td>
<td>0.708</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memcountl_3_s0/Q</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memcountl_3_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>12</td>
<td>0.708</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memcounth_13_s0/Q</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memcounth_13_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>13</td>
<td>0.708</td>
<td>svo_hdmi_inst/svo_tcard/pixelcount_3_s0/Q</td>
<td>svo_hdmi_inst/svo_tcard/pixelcount_3_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>14</td>
<td>0.708</td>
<td>svo_hdmi_inst/svo_tcard/pixelcount_18_s0/Q</td>
<td>svo_hdmi_inst/svo_tcard/pixelcount_18_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>15</td>
<td>0.708</td>
<td>svo_hdmi_inst/svo_tcard/cled4_0_s2/Q</td>
<td>svo_hdmi_inst/svo_tcard/cled4_0_s2/D</td>
<td>cpuclk:[F]</td>
<td>cpuclk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>16</td>
<td>0.708</td>
<td>svo_hdmi_inst/svo_tcard/cled5_0_s2/Q</td>
<td>svo_hdmi_inst/svo_tcard/cled5_0_s2/D</td>
<td>cpuclk:[F]</td>
<td>cpuclk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>17</td>
<td>0.708</td>
<td>svo_hdmi_inst/svo_tcard/counter_0_s0/Q</td>
<td>svo_hdmi_inst/svo_tcard/counter_0_s0/D</td>
<td>cpuclk:[F]</td>
<td>cpuclk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>18</td>
<td>0.708</td>
<td>ps2_1/bitsreceived_1_s0/Q</td>
<td>ps2_1/bitsreceived_1_s0/D</td>
<td>cpuclk:[R]</td>
<td>cpuclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>19</td>
<td>0.708</td>
<td>ps2_1/bitsreceived_3_s0/Q</td>
<td>ps2_1/bitsreceived_3_s0/D</td>
<td>cpuclk:[R]</td>
<td>cpuclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>20</td>
<td>0.708</td>
<td>test1/wng1/divider_4_s0/Q</td>
<td>test1/wng1/divider_4_s0/D</td>
<td>cpuclk:[R]</td>
<td>cpuclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>21</td>
<td>0.708</td>
<td>test1/wng1/clkdiv_1_s0/Q</td>
<td>test1/wng1/clkdiv_1_s0/D</td>
<td>cpuclk:[R]</td>
<td>cpuclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>22</td>
<td>0.708</td>
<td>test1/wng1/clkdiv_3_s0/Q</td>
<td>test1/wng1/clkdiv_3_s0/D</td>
<td>cpuclk:[R]</td>
<td>cpuclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>23</td>
<td>0.708</td>
<td>test1/wng1/clkdiv_4_s0/Q</td>
<td>test1/wng1/clkdiv_4_s0/D</td>
<td>cpuclk:[R]</td>
<td>cpuclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>24</td>
<td>0.708</td>
<td>test1/wng1/clkdiv_6_s0/Q</td>
<td>test1/wng1/clkdiv_6_s0/D</td>
<td>cpuclk:[R]</td>
<td>cpuclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>25</td>
<td>0.708</td>
<td>test1/toneC/clkdiv_7_s0/Q</td>
<td>test1/toneC/clkdiv_7_s0/D</td>
<td>cpuclk:[R]</td>
<td>cpuclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.222</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst/tmds_serdes[0]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>3.968</td>
<td>-1.943</td>
<td>4.614</td>
</tr>
<tr>
<td>2</td>
<td>1.222</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst/tmds_serdes[1]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>3.968</td>
<td>-1.943</td>
<td>4.614</td>
</tr>
<tr>
<td>3</td>
<td>1.222</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst/tmds_serdes[2]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>3.968</td>
<td>-1.943</td>
<td>4.614</td>
</tr>
<tr>
<td>4</td>
<td>5.184</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst/tmds_serdes[2]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.936</td>
<td>-1.937</td>
<td>4.614</td>
</tr>
<tr>
<td>5</td>
<td>5.184</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst/tmds_serdes[1]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.936</td>
<td>-1.937</td>
<td>4.614</td>
</tr>
<tr>
<td>6</td>
<td>5.184</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst/tmds_serdes[0]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.936</td>
<td>-1.937</td>
<td>4.614</td>
</tr>
<tr>
<td>7</td>
<td>35.023</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst/tmds_serdes[2]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>4.614</td>
</tr>
<tr>
<td>8</td>
<td>35.023</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst/tmds_serdes[1]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>4.614</td>
</tr>
<tr>
<td>9</td>
<td>35.023</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst/tmds_serdes[0]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>4.614</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.813</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst/tmds_serdes[0]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.965</td>
<td>2.821</td>
</tr>
<tr>
<td>2</td>
<td>0.813</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst/tmds_serdes[1]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.965</td>
<td>2.821</td>
</tr>
<tr>
<td>3</td>
<td>0.813</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst/tmds_serdes[2]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.965</td>
<td>2.821</td>
</tr>
<tr>
<td>4</td>
<td>2.808</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst/tmds_serdes[2]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.821</td>
</tr>
<tr>
<td>5</td>
<td>2.808</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst/tmds_serdes[1]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.821</td>
</tr>
<tr>
<td>6</td>
<td>2.808</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst/tmds_serdes[0]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.821</td>
</tr>
<tr>
<td>7</td>
<td>4.775</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst/tmds_serdes[2]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-3.968</td>
<td>-1.971</td>
<td>2.821</td>
</tr>
<tr>
<td>8</td>
<td>4.775</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst/tmds_serdes[1]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-3.968</td>
<td>-1.971</td>
<td>2.821</td>
</tr>
<tr>
<td>9</td>
<td>4.775</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst/tmds_serdes[0]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-3.968</td>
<td>-1.971</td>
<td>2.821</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>7.300</td>
<td>8.550</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>cpuclk</td>
<td>spi_1/divider_12_s0</td>
</tr>
<tr>
<td>2</td>
<td>7.300</td>
<td>8.550</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>cpuclk</td>
<td>spi_1/divider_10_s0</td>
</tr>
<tr>
<td>3</td>
<td>7.300</td>
<td>8.550</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>cpuclk</td>
<td>spi_1/divider_6_s0</td>
</tr>
<tr>
<td>4</td>
<td>7.300</td>
<td>8.550</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>cpuclk</td>
<td>spi_1/disk_sck_s0</td>
</tr>
<tr>
<td>5</td>
<td>7.300</td>
<td>8.550</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>cpuclk</td>
<td>spi_1/data_rx_1_s0</td>
</tr>
<tr>
<td>6</td>
<td>7.300</td>
<td>8.550</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>cpuclk</td>
<td>serial_1/txdata_1_s0</td>
</tr>
<tr>
<td>7</td>
<td>7.300</td>
<td>8.550</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>cpuclk</td>
<td>test1/r0_4_s0</td>
</tr>
<tr>
<td>8</td>
<td>7.300</td>
<td>8.550</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>cpuclk</td>
<td>test1/toneB/divider_11_s0</td>
</tr>
<tr>
<td>9</td>
<td>7.300</td>
<td>8.550</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>cpuclk</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_10_s0</td>
</tr>
<tr>
<td>10</td>
<td>7.300</td>
<td>8.550</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>cpuclk</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_11_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.786</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.870</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.084</td>
</tr>
<tr>
<td class="label">From</td>
<td>test1/env1/env_amp_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>test1/dac1/outshr_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpuclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>3.484</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[0][A]</td>
<td>test1/env1/env_amp_0_s0/CLK</td>
</tr>
<tr>
<td>3.942</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R14C15[0][A]</td>
<td style=" font-weight:bold;">test1/env1/env_amp_0_s0/Q</td>
</tr>
<tr>
<td>5.254</td>
<td>1.312</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][B]</td>
<td>test1/w001_11_s3/I0</td>
</tr>
<tr>
<td>5.880</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C13[3][B]</td>
<td style=" background: #97FFFF;">test1/w001_11_s3/F</td>
</tr>
<tr>
<td>6.711</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[1][B]</td>
<td>test1/w001_7_s2/I0</td>
</tr>
<tr>
<td>7.336</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C12[1][B]</td>
<td style=" background: #97FFFF;">test1/w001_7_s2/F</td>
</tr>
<tr>
<td>7.755</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[2][B]</td>
<td>test1/w001_7_s0/I2</td>
</tr>
<tr>
<td>8.787</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R16C13[2][B]</td>
<td style=" background: #97FFFF;">test1/w001_7_s0/F</td>
</tr>
<tr>
<td>10.422</td>
<td>1.635</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C16[1][B]</td>
<td>test1/n367_1_s/I0</td>
</tr>
<tr>
<td>11.416</td>
<td>0.994</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C16[1][B]</td>
<td style=" background: #97FFFF;">test1/n367_1_s/SUM</td>
</tr>
<tr>
<td>11.835</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[3][B]</td>
<td>test1/w002_7_s3/I2</td>
</tr>
<tr>
<td>12.461</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R17C16[3][B]</td>
<td style=" background: #97FFFF;">test1/w002_7_s3/F</td>
</tr>
<tr>
<td>13.271</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C15[3][A]</td>
<td>test1/w002_7_s0/I3</td>
</tr>
<tr>
<td>13.897</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C15[3][A]</td>
<td style=" background: #97FFFF;">test1/w002_7_s0/F</td>
</tr>
<tr>
<td>15.191</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C14[1][B]</td>
<td>test1/n543_1_s/I0</td>
</tr>
<tr>
<td>16.174</td>
<td>0.983</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C14[1][B]</td>
<td style=" background: #97FFFF;">test1/n543_1_s/SUM</td>
</tr>
<tr>
<td>17.484</td>
<td>1.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C16[0][A]</td>
<td>test1/w003_7_s4/I2</td>
</tr>
<tr>
<td>18.109</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C16[0][A]</td>
<td style=" background: #97FFFF;">test1/w003_7_s4/F</td>
</tr>
<tr>
<td>18.528</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C15[3][B]</td>
<td>test1/w003_7_s0/I3</td>
</tr>
<tr>
<td>19.154</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C15[3][B]</td>
<td style=" background: #97FFFF;">test1/w003_7_s0/F</td>
</tr>
<tr>
<td>19.644</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C14[1][B]</td>
<td>test1/n669_1_s/I0</td>
</tr>
<tr>
<td>20.627</td>
<td>0.983</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C14[1][B]</td>
<td style=" background: #97FFFF;">test1/n669_1_s/SUM</td>
</tr>
<tr>
<td>21.453</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[0][B]</td>
<td>test1/w004_7_s5/I0</td>
</tr>
<tr>
<td>22.079</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C14[0][B]</td>
<td style=" background: #97FFFF;">test1/w004_7_s5/F</td>
</tr>
<tr>
<td>23.368</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C14[1][B]</td>
<td>test1/n703_1_s/I0</td>
</tr>
<tr>
<td>24.362</td>
<td>0.994</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C14[1][B]</td>
<td style=" background: #97FFFF;">test1/n703_1_s/SUM</td>
</tr>
<tr>
<td>24.364</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C14[3][A]</td>
<td>test1/w005_7_s3/I0</td>
</tr>
<tr>
<td>25.463</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R22C14[3][A]</td>
<td style=" background: #97FFFF;">test1/w005_7_s3/F</td>
</tr>
<tr>
<td>26.921</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[0][A]</td>
<td>test1/w005_7_s0/I2</td>
</tr>
<tr>
<td>27.547</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C16[0][A]</td>
<td style=" background: #97FFFF;">test1/w005_7_s0/F</td>
</tr>
<tr>
<td>28.852</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C16[1][B]</td>
<td>test1/n737_1_s/I0</td>
</tr>
<tr>
<td>29.810</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C16[1][B]</td>
<td style=" background: #97FFFF;">test1/n737_1_s/COUT</td>
</tr>
<tr>
<td>29.810</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C16[2][A]</td>
<td>test1/n736_1_s/CIN</td>
</tr>
<tr>
<td>29.867</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C16[2][A]</td>
<td style=" background: #97FFFF;">test1/n736_1_s/COUT</td>
</tr>
<tr>
<td>29.867</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C16[2][B]</td>
<td>test1/n735_1_s/CIN</td>
</tr>
<tr>
<td>30.395</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C16[2][B]</td>
<td style=" background: #97FFFF;">test1/n735_1_s/SUM</td>
</tr>
<tr>
<td>30.814</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C15[2][B]</td>
<td>test1/dac1/n20_s1/I2</td>
</tr>
<tr>
<td>31.440</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C15[2][B]</td>
<td style=" background: #97FFFF;">test1/dac1/n20_s1/F</td>
</tr>
<tr>
<td>32.244</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C16[2][B]</td>
<td>test1/dac1/n20_s0/I0</td>
</tr>
<tr>
<td>32.870</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C16[2][B]</td>
<td style=" background: #97FFFF;">test1/dac1/n20_s0/F</td>
</tr>
<tr>
<td>32.870</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C16[2][B]</td>
<td style=" font-weight:bold;">test1/dac1/outshr_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>23.484</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C16[2][B]</td>
<td>test1/dac1/outshr_9_s0/CLK</td>
</tr>
<tr>
<td>23.084</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C16[2][B]</td>
<td>test1/dac1/outshr_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 59.930%; route: 1.396, 40.070%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.886, 47.253%; route: 15.042, 51.187%; tC2Q: 0.458, 1.560%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 59.930%; route: 1.396, 40.070%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.705</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.790</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.084</td>
</tr>
<tr>
<td class="label">From</td>
<td>test1/env1/env_amp_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>test1/dac1/outshr_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpuclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>3.484</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[0][A]</td>
<td>test1/env1/env_amp_0_s0/CLK</td>
</tr>
<tr>
<td>3.942</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R14C15[0][A]</td>
<td style=" font-weight:bold;">test1/env1/env_amp_0_s0/Q</td>
</tr>
<tr>
<td>5.254</td>
<td>1.312</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][B]</td>
<td>test1/w001_11_s3/I0</td>
</tr>
<tr>
<td>5.880</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C13[3][B]</td>
<td style=" background: #97FFFF;">test1/w001_11_s3/F</td>
</tr>
<tr>
<td>6.711</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[1][B]</td>
<td>test1/w001_7_s2/I0</td>
</tr>
<tr>
<td>7.336</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C12[1][B]</td>
<td style=" background: #97FFFF;">test1/w001_7_s2/F</td>
</tr>
<tr>
<td>7.755</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[2][B]</td>
<td>test1/w001_7_s0/I2</td>
</tr>
<tr>
<td>8.787</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R16C13[2][B]</td>
<td style=" background: #97FFFF;">test1/w001_7_s0/F</td>
</tr>
<tr>
<td>10.422</td>
<td>1.635</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C16[1][B]</td>
<td>test1/n367_1_s/I0</td>
</tr>
<tr>
<td>11.416</td>
<td>0.994</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C16[1][B]</td>
<td style=" background: #97FFFF;">test1/n367_1_s/SUM</td>
</tr>
<tr>
<td>11.835</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[3][B]</td>
<td>test1/w002_7_s3/I2</td>
</tr>
<tr>
<td>12.461</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R17C16[3][B]</td>
<td style=" background: #97FFFF;">test1/w002_7_s3/F</td>
</tr>
<tr>
<td>13.271</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C15[3][A]</td>
<td>test1/w002_7_s0/I3</td>
</tr>
<tr>
<td>13.897</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C15[3][A]</td>
<td style=" background: #97FFFF;">test1/w002_7_s0/F</td>
</tr>
<tr>
<td>15.191</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C14[1][B]</td>
<td>test1/n543_1_s/I0</td>
</tr>
<tr>
<td>16.174</td>
<td>0.983</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C14[1][B]</td>
<td style=" background: #97FFFF;">test1/n543_1_s/SUM</td>
</tr>
<tr>
<td>17.484</td>
<td>1.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C16[0][A]</td>
<td>test1/w003_7_s4/I2</td>
</tr>
<tr>
<td>18.109</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C16[0][A]</td>
<td style=" background: #97FFFF;">test1/w003_7_s4/F</td>
</tr>
<tr>
<td>18.528</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C15[3][B]</td>
<td>test1/w003_7_s0/I3</td>
</tr>
<tr>
<td>19.154</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C15[3][B]</td>
<td style=" background: #97FFFF;">test1/w003_7_s0/F</td>
</tr>
<tr>
<td>19.644</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C14[1][B]</td>
<td>test1/n669_1_s/I0</td>
</tr>
<tr>
<td>20.627</td>
<td>0.983</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C14[1][B]</td>
<td style=" background: #97FFFF;">test1/n669_1_s/SUM</td>
</tr>
<tr>
<td>21.453</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[0][B]</td>
<td>test1/w004_7_s5/I0</td>
</tr>
<tr>
<td>22.079</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C14[0][B]</td>
<td style=" background: #97FFFF;">test1/w004_7_s5/F</td>
</tr>
<tr>
<td>23.368</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C14[1][B]</td>
<td>test1/n703_1_s/I0</td>
</tr>
<tr>
<td>24.362</td>
<td>0.994</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C14[1][B]</td>
<td style=" background: #97FFFF;">test1/n703_1_s/SUM</td>
</tr>
<tr>
<td>24.364</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C14[3][A]</td>
<td>test1/w005_7_s3/I0</td>
</tr>
<tr>
<td>25.463</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R22C14[3][A]</td>
<td style=" background: #97FFFF;">test1/w005_7_s3/F</td>
</tr>
<tr>
<td>26.921</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[0][A]</td>
<td>test1/w005_7_s0/I2</td>
</tr>
<tr>
<td>27.547</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C16[0][A]</td>
<td style=" background: #97FFFF;">test1/w005_7_s0/F</td>
</tr>
<tr>
<td>28.852</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C16[1][B]</td>
<td>test1/n737_1_s/I0</td>
</tr>
<tr>
<td>29.810</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C16[1][B]</td>
<td style=" background: #97FFFF;">test1/n737_1_s/COUT</td>
</tr>
<tr>
<td>29.810</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C16[2][A]</td>
<td>test1/n736_1_s/CIN</td>
</tr>
<tr>
<td>30.373</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C16[2][A]</td>
<td style=" background: #97FFFF;">test1/n736_1_s/SUM</td>
</tr>
<tr>
<td>30.378</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C16[3][B]</td>
<td>test1/dac1/n21_s3/I0</td>
</tr>
<tr>
<td>31.200</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C16[3][B]</td>
<td style=" background: #97FFFF;">test1/dac1/n21_s3/F</td>
</tr>
<tr>
<td>31.691</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C16[2][A]</td>
<td>test1/dac1/n21_s0/I0</td>
</tr>
<tr>
<td>32.790</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C16[2][A]</td>
<td style=" background: #97FFFF;">test1/dac1/n21_s0/F</td>
</tr>
<tr>
<td>32.790</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C16[2][A]</td>
<td style=" font-weight:bold;">test1/dac1/outshr_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>23.484</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C16[2][A]</td>
<td>test1/dac1/outshr_8_s0/CLK</td>
</tr>
<tr>
<td>23.084</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C16[2][A]</td>
<td>test1/dac1/outshr_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 59.930%; route: 1.396, 40.070%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.533, 49.591%; route: 14.314, 48.845%; tC2Q: 0.458, 1.564%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 59.930%; route: 1.396, 40.070%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.687</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.771</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.084</td>
</tr>
<tr>
<td class="label">From</td>
<td>test1/env1/env_amp_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>test1/dac1/outshr_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpuclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>3.484</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[0][A]</td>
<td>test1/env1/env_amp_0_s0/CLK</td>
</tr>
<tr>
<td>3.942</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R14C15[0][A]</td>
<td style=" font-weight:bold;">test1/env1/env_amp_0_s0/Q</td>
</tr>
<tr>
<td>5.254</td>
<td>1.312</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][B]</td>
<td>test1/w001_11_s3/I0</td>
</tr>
<tr>
<td>5.880</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C13[3][B]</td>
<td style=" background: #97FFFF;">test1/w001_11_s3/F</td>
</tr>
<tr>
<td>6.711</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[1][B]</td>
<td>test1/w001_7_s2/I0</td>
</tr>
<tr>
<td>7.336</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C12[1][B]</td>
<td style=" background: #97FFFF;">test1/w001_7_s2/F</td>
</tr>
<tr>
<td>7.755</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[2][B]</td>
<td>test1/w001_7_s0/I2</td>
</tr>
<tr>
<td>8.787</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R16C13[2][B]</td>
<td style=" background: #97FFFF;">test1/w001_7_s0/F</td>
</tr>
<tr>
<td>10.422</td>
<td>1.635</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C16[1][B]</td>
<td>test1/n367_1_s/I0</td>
</tr>
<tr>
<td>11.380</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[1][B]</td>
<td style=" background: #97FFFF;">test1/n367_1_s/COUT</td>
</tr>
<tr>
<td>11.380</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C16[2][A]</td>
<td>test1/n366_1_s/CIN</td>
</tr>
<tr>
<td>11.943</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C16[2][A]</td>
<td style=" background: #97FFFF;">test1/n366_1_s/SUM</td>
</tr>
<tr>
<td>12.753</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C15[0][A]</td>
<td>test1/w002_8_s4/I0</td>
</tr>
<tr>
<td>13.379</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C15[0][A]</td>
<td style=" background: #97FFFF;">test1/w002_8_s4/F</td>
</tr>
<tr>
<td>13.869</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C14[1][A]</td>
<td>test1/w002_8_s0/I3</td>
</tr>
<tr>
<td>14.495</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C14[1][A]</td>
<td style=" background: #97FFFF;">test1/w002_8_s0/F</td>
</tr>
<tr>
<td>16.290</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C16[1][A]</td>
<td>test1/n550_s/I0</td>
</tr>
<tr>
<td>17.335</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C16[1][A]</td>
<td style=" background: #97FFFF;">test1/n550_s/COUT</td>
</tr>
<tr>
<td>17.335</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C16[1][B]</td>
<td>test1/n549_s/CIN</td>
</tr>
<tr>
<td>17.863</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R21C16[1][B]</td>
<td style=" background: #97FFFF;">test1/n549_s/SUM</td>
</tr>
<tr>
<td>18.287</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[0][A]</td>
<td>test1/w003_10_s4/I2</td>
</tr>
<tr>
<td>19.348</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R21C17[0][A]</td>
<td style=" background: #97FFFF;">test1/w003_10_s4/F</td>
</tr>
<tr>
<td>19.769</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[3][B]</td>
<td>test1/w003_10_s6/I2</td>
</tr>
<tr>
<td>20.395</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C17[3][B]</td>
<td style=" background: #97FFFF;">test1/w003_10_s6/F</td>
</tr>
<tr>
<td>20.401</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C17[0][A]</td>
<td>test1/w003_10_s0/I2</td>
</tr>
<tr>
<td>21.433</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C17[0][A]</td>
<td style=" background: #97FFFF;">test1/w003_10_s0/F</td>
</tr>
<tr>
<td>22.254</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C15[0][A]</td>
<td>test1/n666_1_s/I0</td>
</tr>
<tr>
<td>23.248</td>
<td>0.994</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C15[0][A]</td>
<td style=" background: #97FFFF;">test1/n666_1_s/SUM</td>
</tr>
<tr>
<td>23.668</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C16[1][B]</td>
<td>test1/w004_10_s7/I2</td>
</tr>
<tr>
<td>24.294</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C16[1][B]</td>
<td style=" background: #97FFFF;">test1/w004_10_s7/F</td>
</tr>
<tr>
<td>24.300</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C16[1][A]</td>
<td>test1/w004_10_s0/I2</td>
</tr>
<tr>
<td>25.399</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C16[1][A]</td>
<td style=" background: #97FFFF;">test1/w004_10_s0/F</td>
</tr>
<tr>
<td>26.203</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C15[0][A]</td>
<td>test1/n700_1_s/I0</td>
</tr>
<tr>
<td>27.161</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C15[0][A]</td>
<td style=" background: #97FFFF;">test1/n700_1_s/COUT</td>
</tr>
<tr>
<td>27.161</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C15[0][B]</td>
<td>test1/n699_1_s/CIN</td>
</tr>
<tr>
<td>27.724</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C15[0][B]</td>
<td style=" background: #97FFFF;">test1/n699_1_s/SUM</td>
</tr>
<tr>
<td>27.730</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C15[3][B]</td>
<td>test1/w005_11_s4/I0</td>
</tr>
<tr>
<td>28.829</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C15[3][B]</td>
<td style=" background: #97FFFF;">test1/w005_11_s4/F</td>
</tr>
<tr>
<td>28.840</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C15[3][A]</td>
<td>test1/w005_11_s0/I3</td>
</tr>
<tr>
<td>29.872</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C15[3][A]</td>
<td style=" background: #97FFFF;">test1/w005_11_s0/F</td>
</tr>
<tr>
<td>30.676</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C17[0][B]</td>
<td>test1/n733_1_s/I0</td>
</tr>
<tr>
<td>31.670</td>
<td>0.994</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C17[0][B]</td>
<td style=" background: #97FFFF;">test1/n733_1_s/SUM</td>
</tr>
<tr>
<td>31.672</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C17[1][A]</td>
<td>test1/dac1/n18_s1/I1</td>
</tr>
<tr>
<td>32.771</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C17[1][A]</td>
<td style=" background: #97FFFF;">test1/dac1/n18_s1/F</td>
</tr>
<tr>
<td>32.771</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C17[1][A]</td>
<td style=" font-weight:bold;">test1/dac1/outshr_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>23.484</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C17[1][A]</td>
<td>test1/dac1/outshr_11_s0/CLK</td>
</tr>
<tr>
<td>23.084</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C17[1][A]</td>
<td>test1/dac1/outshr_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 59.930%; route: 1.396, 40.070%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.812, 60.819%; route: 11.017, 37.616%; tC2Q: 0.458, 1.565%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 59.930%; route: 1.396, 40.070%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.507</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.591</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.084</td>
</tr>
<tr>
<td class="label">From</td>
<td>test1/env1/env_amp_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>test1/dac1/outshr_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpuclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>3.484</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[0][A]</td>
<td>test1/env1/env_amp_0_s0/CLK</td>
</tr>
<tr>
<td>3.942</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R14C15[0][A]</td>
<td style=" font-weight:bold;">test1/env1/env_amp_0_s0/Q</td>
</tr>
<tr>
<td>5.254</td>
<td>1.312</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][B]</td>
<td>test1/w001_11_s3/I0</td>
</tr>
<tr>
<td>5.880</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C13[3][B]</td>
<td style=" background: #97FFFF;">test1/w001_11_s3/F</td>
</tr>
<tr>
<td>6.711</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[1][B]</td>
<td>test1/w001_7_s2/I0</td>
</tr>
<tr>
<td>7.336</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C12[1][B]</td>
<td style=" background: #97FFFF;">test1/w001_7_s2/F</td>
</tr>
<tr>
<td>7.755</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[2][B]</td>
<td>test1/w001_7_s0/I2</td>
</tr>
<tr>
<td>8.787</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R16C13[2][B]</td>
<td style=" background: #97FFFF;">test1/w001_7_s0/F</td>
</tr>
<tr>
<td>10.422</td>
<td>1.635</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C16[1][B]</td>
<td>test1/n367_1_s/I0</td>
</tr>
<tr>
<td>11.380</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[1][B]</td>
<td style=" background: #97FFFF;">test1/n367_1_s/COUT</td>
</tr>
<tr>
<td>11.380</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C16[2][A]</td>
<td>test1/n366_1_s/CIN</td>
</tr>
<tr>
<td>11.437</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[2][A]</td>
<td style=" background: #97FFFF;">test1/n366_1_s/COUT</td>
</tr>
<tr>
<td>11.437</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C16[2][B]</td>
<td>test1/n365_1_s/CIN</td>
</tr>
<tr>
<td>12.000</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[2][B]</td>
<td style=" background: #97FFFF;">test1/n365_1_s/SUM</td>
</tr>
<tr>
<td>12.006</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[3][A]</td>
<td>test1/w002_9_s1/I2</td>
</tr>
<tr>
<td>13.038</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C16[3][A]</td>
<td style=" background: #97FFFF;">test1/w002_9_s1/F</td>
</tr>
<tr>
<td>13.848</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C15[0][A]</td>
<td>test1/w002_9_s2/I3</td>
</tr>
<tr>
<td>14.880</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C15[0][A]</td>
<td style=" background: #97FFFF;">test1/w002_9_s2/F</td>
</tr>
<tr>
<td>16.505</td>
<td>1.625</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C14[2][B]</td>
<td>test1/n541_1_s/I0</td>
</tr>
<tr>
<td>17.488</td>
<td>0.983</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C14[2][B]</td>
<td style=" background: #97FFFF;">test1/n541_1_s/SUM</td>
</tr>
<tr>
<td>18.782</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C15[3][B]</td>
<td>test1/w003_9_s5/I0</td>
</tr>
<tr>
<td>19.408</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C15[3][B]</td>
<td style=" background: #97FFFF;">test1/w003_9_s5/F</td>
</tr>
<tr>
<td>19.904</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C15[1][A]</td>
<td>test1/w003_9_s0/I3</td>
</tr>
<tr>
<td>20.930</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C15[1][A]</td>
<td style=" background: #97FFFF;">test1/w003_9_s0/F</td>
</tr>
<tr>
<td>21.349</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C14[2][B]</td>
<td>test1/n667_1_s/I0</td>
</tr>
<tr>
<td>22.332</td>
<td>0.983</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R20C14[2][B]</td>
<td style=" background: #97FFFF;">test1/n667_1_s/SUM</td>
</tr>
<tr>
<td>22.826</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[3][A]</td>
<td>test1/w004_9_s0/I1</td>
</tr>
<tr>
<td>23.925</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C14[3][A]</td>
<td style=" background: #97FFFF;">test1/w004_9_s0/F</td>
</tr>
<tr>
<td>25.231</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C14[2][B]</td>
<td>test1/n701_1_s/I0</td>
</tr>
<tr>
<td>26.214</td>
<td>0.983</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C14[2][B]</td>
<td style=" background: #97FFFF;">test1/n701_1_s/SUM</td>
</tr>
<tr>
<td>27.034</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C13[2][B]</td>
<td>test1/w005_9_s3/I0</td>
</tr>
<tr>
<td>27.659</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R22C13[2][B]</td>
<td style=" background: #97FFFF;">test1/w005_9_s3/F</td>
</tr>
<tr>
<td>28.082</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C14[3][B]</td>
<td>test1/w005_9_s0/I2</td>
</tr>
<tr>
<td>28.904</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C14[3][B]</td>
<td style=" background: #97FFFF;">test1/w005_9_s0/F</td>
</tr>
<tr>
<td>29.394</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C16[2][B]</td>
<td>test1/n735_1_s/I0</td>
</tr>
<tr>
<td>30.352</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C16[2][B]</td>
<td style=" background: #97FFFF;">test1/n735_1_s/COUT</td>
</tr>
<tr>
<td>30.352</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C17[0][A]</td>
<td>test1/n734_1_s/CIN</td>
</tr>
<tr>
<td>30.915</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C17[0][A]</td>
<td style=" background: #97FFFF;">test1/n734_1_s/SUM</td>
</tr>
<tr>
<td>30.921</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C17[3][B]</td>
<td>test1/dac1/n19_s1/I2</td>
</tr>
<tr>
<td>31.546</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C17[3][B]</td>
<td style=" background: #97FFFF;">test1/dac1/n19_s1/F</td>
</tr>
<tr>
<td>31.965</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C17[1][A]</td>
<td>test1/dac1/n19_s0/I0</td>
</tr>
<tr>
<td>32.591</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C17[1][A]</td>
<td style=" background: #97FFFF;">test1/dac1/n19_s0/F</td>
</tr>
<tr>
<td>32.591</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[1][A]</td>
<td style=" font-weight:bold;">test1/dac1/outshr_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>23.484</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C17[1][A]</td>
<td>test1/dac1/outshr_10_s0/CLK</td>
</tr>
<tr>
<td>23.084</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C17[1][A]</td>
<td>test1/dac1/outshr_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 59.930%; route: 1.396, 40.070%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.844, 54.434%; route: 12.804, 43.991%; tC2Q: 0.458, 1.575%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 59.930%; route: 1.396, 40.070%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.401</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.084</td>
</tr>
<tr>
<td class="label">From</td>
<td>test1/env1/env_amp_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>test1/dac1/outshr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpuclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>3.484</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[0][A]</td>
<td>test1/env1/env_amp_0_s0/CLK</td>
</tr>
<tr>
<td>3.942</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R14C15[0][A]</td>
<td style=" font-weight:bold;">test1/env1/env_amp_0_s0/Q</td>
</tr>
<tr>
<td>5.254</td>
<td>1.312</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][B]</td>
<td>test1/w001_11_s3/I0</td>
</tr>
<tr>
<td>5.880</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C13[3][B]</td>
<td style=" background: #97FFFF;">test1/w001_11_s3/F</td>
</tr>
<tr>
<td>6.711</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[1][B]</td>
<td>test1/w001_7_s2/I0</td>
</tr>
<tr>
<td>7.336</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C12[1][B]</td>
<td style=" background: #97FFFF;">test1/w001_7_s2/F</td>
</tr>
<tr>
<td>7.755</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[2][B]</td>
<td>test1/w001_7_s0/I2</td>
</tr>
<tr>
<td>8.787</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R16C13[2][B]</td>
<td style=" background: #97FFFF;">test1/w001_7_s0/F</td>
</tr>
<tr>
<td>10.422</td>
<td>1.635</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C16[1][B]</td>
<td>test1/n367_1_s/I0</td>
</tr>
<tr>
<td>11.416</td>
<td>0.994</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C16[1][B]</td>
<td style=" background: #97FFFF;">test1/n367_1_s/SUM</td>
</tr>
<tr>
<td>11.835</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[3][B]</td>
<td>test1/w002_7_s3/I2</td>
</tr>
<tr>
<td>12.461</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R17C16[3][B]</td>
<td style=" background: #97FFFF;">test1/w002_7_s3/F</td>
</tr>
<tr>
<td>13.271</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C15[3][A]</td>
<td>test1/w002_7_s0/I3</td>
</tr>
<tr>
<td>13.897</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C15[3][A]</td>
<td style=" background: #97FFFF;">test1/w002_7_s0/F</td>
</tr>
<tr>
<td>15.191</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C14[1][B]</td>
<td>test1/n543_1_s/I0</td>
</tr>
<tr>
<td>16.174</td>
<td>0.983</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C14[1][B]</td>
<td style=" background: #97FFFF;">test1/n543_1_s/SUM</td>
</tr>
<tr>
<td>17.484</td>
<td>1.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C16[0][A]</td>
<td>test1/w003_7_s4/I2</td>
</tr>
<tr>
<td>18.109</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C16[0][A]</td>
<td style=" background: #97FFFF;">test1/w003_7_s4/F</td>
</tr>
<tr>
<td>18.528</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C15[3][B]</td>
<td>test1/w003_7_s0/I3</td>
</tr>
<tr>
<td>19.154</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C15[3][B]</td>
<td style=" background: #97FFFF;">test1/w003_7_s0/F</td>
</tr>
<tr>
<td>19.644</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C14[1][B]</td>
<td>test1/n669_1_s/I0</td>
</tr>
<tr>
<td>20.627</td>
<td>0.983</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C14[1][B]</td>
<td style=" background: #97FFFF;">test1/n669_1_s/SUM</td>
</tr>
<tr>
<td>21.453</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[0][B]</td>
<td>test1/w004_7_s5/I0</td>
</tr>
<tr>
<td>22.079</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C14[0][B]</td>
<td style=" background: #97FFFF;">test1/w004_7_s5/F</td>
</tr>
<tr>
<td>23.368</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C14[1][B]</td>
<td>test1/n703_1_s/I0</td>
</tr>
<tr>
<td>24.362</td>
<td>0.994</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C14[1][B]</td>
<td style=" background: #97FFFF;">test1/n703_1_s/SUM</td>
</tr>
<tr>
<td>24.364</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C14[3][A]</td>
<td>test1/w005_7_s3/I0</td>
</tr>
<tr>
<td>25.463</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R22C14[3][A]</td>
<td style=" background: #97FFFF;">test1/w005_7_s3/F</td>
</tr>
<tr>
<td>26.921</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[0][A]</td>
<td>test1/w005_7_s0/I2</td>
</tr>
<tr>
<td>27.547</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C16[0][A]</td>
<td style=" background: #97FFFF;">test1/w005_7_s0/F</td>
</tr>
<tr>
<td>28.852</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C16[1][B]</td>
<td>test1/n737_1_s/I0</td>
</tr>
<tr>
<td>29.846</td>
<td>0.994</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C16[1][B]</td>
<td style=" background: #97FFFF;">test1/n737_1_s/SUM</td>
</tr>
<tr>
<td>30.265</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C17[1][B]</td>
<td>test1/dac1/n22_s3/I0</td>
</tr>
<tr>
<td>31.297</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C17[1][B]</td>
<td style=" background: #97FFFF;">test1/dac1/n22_s3/F</td>
</tr>
<tr>
<td>31.302</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C17[2][B]</td>
<td>test1/dac1/n22_s0/I0</td>
</tr>
<tr>
<td>32.401</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C17[2][B]</td>
<td style=" background: #97FFFF;">test1/dac1/n22_s0/F</td>
</tr>
<tr>
<td>32.401</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C17[2][B]</td>
<td style=" font-weight:bold;">test1/dac1/outshr_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>23.484</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C17[2][B]</td>
<td>test1/dac1/outshr_7_s0/CLK</td>
</tr>
<tr>
<td>23.084</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C17[2][B]</td>
<td>test1/dac1/outshr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 59.930%; route: 1.396, 40.070%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.216, 49.161%; route: 14.243, 49.254%; tC2Q: 0.458, 1.585%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 59.930%; route: 1.396, 40.070%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.201</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.084</td>
</tr>
<tr>
<td class="label">From</td>
<td>test1/env1/env_amp_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>test1/dac1/outshr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpuclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>3.484</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[0][A]</td>
<td>test1/env1/env_amp_0_s0/CLK</td>
</tr>
<tr>
<td>3.942</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R14C15[0][A]</td>
<td style=" font-weight:bold;">test1/env1/env_amp_0_s0/Q</td>
</tr>
<tr>
<td>5.254</td>
<td>1.312</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][A]</td>
<td>test1/w001_6_s4/I1</td>
</tr>
<tr>
<td>5.879</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C13[3][A]</td>
<td style=" background: #97FFFF;">test1/w001_6_s4/F</td>
</tr>
<tr>
<td>6.298</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[3][A]</td>
<td>test1/w001_6_s1/I1</td>
</tr>
<tr>
<td>7.120</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C12[3][A]</td>
<td style=" background: #97FFFF;">test1/w001_6_s1/F</td>
</tr>
<tr>
<td>7.946</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][A]</td>
<td>test1/w001_6_s0/I0</td>
</tr>
<tr>
<td>8.572</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C14[3][A]</td>
<td style=" background: #97FFFF;">test1/w001_6_s0/F</td>
</tr>
<tr>
<td>9.382</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C16[1][A]</td>
<td>test1/n368_1_s/I0</td>
</tr>
<tr>
<td>10.376</td>
<td>0.994</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C16[1][A]</td>
<td style=" background: #97FFFF;">test1/n368_1_s/SUM</td>
</tr>
<tr>
<td>10.795</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[3][A]</td>
<td>test1/w002_6_s2/I2</td>
</tr>
<tr>
<td>11.597</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C15[3][A]</td>
<td style=" background: #97FFFF;">test1/w002_6_s2/F</td>
</tr>
<tr>
<td>12.015</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>test1/w002_6_s0/I3</td>
</tr>
<tr>
<td>12.641</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R16C14[0][A]</td>
<td style=" background: #97FFFF;">test1/w002_6_s0/F</td>
</tr>
<tr>
<td>14.116</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C14[1][A]</td>
<td>test1/n544_1_s/I0</td>
</tr>
<tr>
<td>15.099</td>
<td>0.983</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C14[1][A]</td>
<td style=" background: #97FFFF;">test1/n544_1_s/SUM</td>
</tr>
<tr>
<td>15.920</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C16[3][B]</td>
<td>test1/w003_6_s2/I2</td>
</tr>
<tr>
<td>16.742</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C16[3][B]</td>
<td style=" background: #97FFFF;">test1/w003_6_s2/F</td>
</tr>
<tr>
<td>17.552</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C13[1][B]</td>
<td>test1/w003_6_s0/I2</td>
</tr>
<tr>
<td>18.178</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C13[1][B]</td>
<td style=" background: #97FFFF;">test1/w003_6_s0/F</td>
</tr>
<tr>
<td>18.988</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C14[1][A]</td>
<td>test1/n670_1_s/I0</td>
</tr>
<tr>
<td>19.982</td>
<td>0.994</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C14[1][A]</td>
<td style=" background: #97FFFF;">test1/n670_1_s/SUM</td>
</tr>
<tr>
<td>20.405</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C14[3][A]</td>
<td>test1/w004_6_s1/I1</td>
</tr>
<tr>
<td>21.466</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C14[3][A]</td>
<td style=" background: #97FFFF;">test1/w004_6_s1/F</td>
</tr>
<tr>
<td>21.885</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C14[1][A]</td>
<td>test1/n704_1_s/I0</td>
</tr>
<tr>
<td>22.868</td>
<td>0.983</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C14[1][A]</td>
<td style=" background: #97FFFF;">test1/n704_1_s/SUM</td>
</tr>
<tr>
<td>23.672</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C13[2][A]</td>
<td>test1/w005_6_s5/I0</td>
</tr>
<tr>
<td>24.298</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C13[2][A]</td>
<td style=" background: #97FFFF;">test1/w005_6_s5/F</td>
</tr>
<tr>
<td>24.634</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C13[0][A]</td>
<td>test1/w005_6_s2/I3</td>
</tr>
<tr>
<td>25.733</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C13[0][A]</td>
<td style=" background: #97FFFF;">test1/w005_6_s2/F</td>
</tr>
<tr>
<td>25.744</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C13[0][B]</td>
<td>test1/w005_6_s0/I3</td>
</tr>
<tr>
<td>26.370</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C13[0][B]</td>
<td style=" background: #97FFFF;">test1/w005_6_s0/F</td>
</tr>
<tr>
<td>27.659</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C16[1][A]</td>
<td>test1/n738_1_s/I0</td>
</tr>
<tr>
<td>28.653</td>
<td>0.994</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C16[1][A]</td>
<td style=" background: #97FFFF;">test1/n738_1_s/SUM</td>
</tr>
<tr>
<td>28.655</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C16[3][A]</td>
<td>test1/dac1/n23_s2/I1</td>
</tr>
<tr>
<td>29.281</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C16[3][A]</td>
<td style=" background: #97FFFF;">test1/dac1/n23_s2/F</td>
</tr>
<tr>
<td>30.102</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C18[2][A]</td>
<td>test1/dac1/n23_s0/I0</td>
</tr>
<tr>
<td>31.201</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C18[2][A]</td>
<td style=" background: #97FFFF;">test1/dac1/n23_s0/F</td>
</tr>
<tr>
<td>31.201</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C18[2][A]</td>
<td style=" font-weight:bold;">test1/dac1/outshr_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>23.484</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C18[2][A]</td>
<td>test1/dac1/outshr_6_s0/CLK</td>
</tr>
<tr>
<td>23.084</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C18[2][A]</td>
<td>test1/dac1/outshr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 59.930%; route: 1.396, 40.070%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.034, 54.242%; route: 12.224, 44.105%; tC2Q: 0.458, 1.654%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 59.930%; route: 1.396, 40.070%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.435</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.090</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.655</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_17</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>13.860</td>
<td>1.546</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_7_s0/CLK</td>
</tr>
<tr>
<td>14.318</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>27</td>
<td>R15C20[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/bramwraddr_7_s0/Q</td>
</tr>
<tr>
<td>24.090</td>
<td>9.772</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_17/ADA[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R14C24[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock_s0/Q</td>
</tr>
<tr>
<td>21.728</td>
<td>1.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_17/CLKA</td>
</tr>
<tr>
<td>21.698</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>21.655</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_17</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.131</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 59.950%; route: 1.546, 40.050%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 9.772, 95.520%; tC2Q: 0.458, 4.480%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.728, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.118</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.329</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.211</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/hpixelcount_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_17</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>19.841</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>549</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C25[0][B]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/hpixelcount_7_s0/CLK</td>
</tr>
<tr>
<td>20.887</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R22C25[0][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/txtmode0/hpixelcount_7_s0/Q</td>
</tr>
<tr>
<td>22.036</td>
<td>1.149</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_4_s/I0</td>
</tr>
<tr>
<td>23.081</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C22[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_4_s/COUT</td>
</tr>
<tr>
<td>23.081</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[0][B]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_5_s/CIN</td>
</tr>
<tr>
<td>23.138</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C22[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_5_s/COUT</td>
</tr>
<tr>
<td>23.138</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_6_s/CIN</td>
</tr>
<tr>
<td>23.195</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C22[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_6_s/COUT</td>
</tr>
<tr>
<td>23.195</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[1][B]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_7_s/CIN</td>
</tr>
<tr>
<td>23.252</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C22[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_7_s/COUT</td>
</tr>
<tr>
<td>23.252</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[2][A]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_8_s/CIN</td>
</tr>
<tr>
<td>23.309</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C22[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_8_s/COUT</td>
</tr>
<tr>
<td>23.309</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[2][B]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_9_s/CIN</td>
</tr>
<tr>
<td>23.366</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C22[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_9_s/COUT</td>
</tr>
<tr>
<td>23.366</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C23[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_10_s/CIN</td>
</tr>
<tr>
<td>23.423</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C23[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_10_s/COUT</td>
</tr>
<tr>
<td>23.423</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C23[0][B]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_11_s/CIN</td>
</tr>
<tr>
<td>23.480</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C23[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_11_s/COUT</td>
</tr>
<tr>
<td>23.480</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C23[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_12_s/CIN</td>
</tr>
<tr>
<td>23.537</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C23[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_12_s/COUT</td>
</tr>
<tr>
<td>25.564</td>
<td>2.028</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[3][B]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/color_index_mode0_1_s35/I1</td>
</tr>
<tr>
<td>26.663</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C23[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/color_index_mode0_1_s35/F</td>
</tr>
<tr>
<td>27.952</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C23[3][B]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/color_index_mode0_1_s30/I1</td>
</tr>
<tr>
<td>28.577</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C23[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/color_index_mode0_1_s30/F</td>
</tr>
<tr>
<td>28.996</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[3][B]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/color_index_mode0_1_s26/I2</td>
</tr>
<tr>
<td>30.028</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R22C24[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/color_index_mode0_1_s26/F</td>
</tr>
<tr>
<td>31.173</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[1][B]</td>
<td>svo_hdmi_inst/svo_tcard/bramrdaddr_15_s2/I0</td>
</tr>
<tr>
<td>32.205</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R14C25[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/bramrdaddr_15_s2/F</td>
</tr>
<tr>
<td>32.238</td>
<td>0.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/bramrdaddr_2_s0/I3</td>
</tr>
<tr>
<td>33.337</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R14C25[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/bramrdaddr_2_s0/F</td>
</tr>
<tr>
<td>41.329</td>
<td>7.992</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_17/ADB[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>549</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_17/CLKB</td>
</tr>
<tr>
<td>40.211</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_17</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.841</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.257, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.388, 30.563%; route: 14.054, 67.244%; tC2Q: 0.458, 2.193%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.133</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.788</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.655</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_17</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>13.860</td>
<td>1.546</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[2][B]</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_4_s0/CLK</td>
</tr>
<tr>
<td>14.318</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>28</td>
<td>R14C20[2][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/bramwraddr_4_s0/Q</td>
</tr>
<tr>
<td>22.788</td>
<td>8.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_17/ADA[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R14C24[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock_s0/Q</td>
</tr>
<tr>
<td>21.728</td>
<td>1.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_17/CLKA</td>
</tr>
<tr>
<td>21.698</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>21.655</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_17</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.131</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 59.950%; route: 1.546, 40.050%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 8.470, 94.866%; tC2Q: 0.458, 5.134%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.728, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.076</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.161</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.084</td>
</tr>
<tr>
<td class="label">From</td>
<td>test1/env1/env_amp_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>test1/dac1/outshr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpuclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>3.484</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[0][A]</td>
<td>test1/env1/env_amp_0_s0/CLK</td>
</tr>
<tr>
<td>3.942</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R14C15[0][A]</td>
<td style=" font-weight:bold;">test1/env1/env_amp_0_s0/Q</td>
</tr>
<tr>
<td>5.419</td>
<td>1.477</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C13[1][B]</td>
<td>test1/ampB_0_s0/I1</td>
</tr>
<tr>
<td>6.241</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C13[1][B]</td>
<td style=" background: #97FFFF;">test1/ampB_0_s0/F</td>
</tr>
<tr>
<td>8.185</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C16[0][B]</td>
<td>test1/n369_1_s/I1</td>
</tr>
<tr>
<td>8.888</td>
<td>0.703</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[0][B]</td>
<td style=" background: #97FFFF;">test1/n369_1_s/SUM</td>
</tr>
<tr>
<td>9.378</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][B]</td>
<td>test1/w002_5_s0/I2</td>
</tr>
<tr>
<td>10.477</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C14[3][B]</td>
<td style=" background: #97FFFF;">test1/w002_5_s0/F</td>
</tr>
<tr>
<td>11.777</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C14[0][B]</td>
<td>test1/n545_1_s/I0</td>
</tr>
<tr>
<td>12.760</td>
<td>0.983</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C14[0][B]</td>
<td style=" background: #97FFFF;">test1/n545_1_s/SUM</td>
</tr>
<tr>
<td>13.564</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C13[0][A]</td>
<td>test1/w003_5_s1/I1</td>
</tr>
<tr>
<td>14.590</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C13[0][A]</td>
<td style=" background: #97FFFF;">test1/w003_5_s1/F</td>
</tr>
<tr>
<td>15.013</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C14[0][B]</td>
<td>test1/n671_1_s/I0</td>
</tr>
<tr>
<td>16.007</td>
<td>0.994</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C14[0][B]</td>
<td style=" background: #97FFFF;">test1/n671_1_s/SUM</td>
</tr>
<tr>
<td>16.009</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C14[3][B]</td>
<td>test1/w004_5_s1/I1</td>
</tr>
<tr>
<td>17.108</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R20C14[3][B]</td>
<td style=" background: #97FFFF;">test1/w004_5_s1/F</td>
</tr>
<tr>
<td>17.598</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C14[0][B]</td>
<td>test1/n705_1_s/I0</td>
</tr>
<tr>
<td>18.592</td>
<td>0.994</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R22C14[0][B]</td>
<td style=" background: #97FFFF;">test1/n705_1_s/SUM</td>
</tr>
<tr>
<td>19.015</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C15[1][B]</td>
<td>test1/w005_5_s1/I1</td>
</tr>
<tr>
<td>19.817</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C15[1][B]</td>
<td style=" background: #97FFFF;">test1/w005_5_s1/F</td>
</tr>
<tr>
<td>20.236</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C16[0][B]</td>
<td>test1/n739_1_s/I0</td>
</tr>
<tr>
<td>21.230</td>
<td>0.994</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C16[0][B]</td>
<td style=" background: #97FFFF;">test1/n739_1_s/SUM</td>
</tr>
<tr>
<td>21.649</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C17[3][A]</td>
<td>test1/dac1/n24_s2/I0</td>
</tr>
<tr>
<td>22.710</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C17[3][A]</td>
<td style=" background: #97FFFF;">test1/dac1/n24_s2/F</td>
</tr>
<tr>
<td>23.129</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C17[1][B]</td>
<td>test1/dac1/n24_s0/I3</td>
</tr>
<tr>
<td>24.161</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C17[1][B]</td>
<td style=" background: #97FFFF;">test1/dac1/n24_s0/F</td>
</tr>
<tr>
<td>24.161</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[1][B]</td>
<td style=" font-weight:bold;">test1/dac1/outshr_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>23.484</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C17[1][B]</td>
<td>test1/dac1/outshr_5_s0/CLK</td>
</tr>
<tr>
<td>23.084</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C17[1][B]</td>
<td>test1/dac1/outshr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 59.930%; route: 1.396, 40.070%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.609, 56.146%; route: 8.609, 41.637%; tC2Q: 0.458, 2.217%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 59.930%; route: 1.396, 40.070%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.519</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>40.730</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.211</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/hpixelcount_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_15</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>19.841</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>549</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C25[0][B]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/hpixelcount_7_s0/CLK</td>
</tr>
<tr>
<td>20.887</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R22C25[0][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/txtmode0/hpixelcount_7_s0/Q</td>
</tr>
<tr>
<td>22.036</td>
<td>1.149</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_4_s/I0</td>
</tr>
<tr>
<td>23.081</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C22[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_4_s/COUT</td>
</tr>
<tr>
<td>23.081</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[0][B]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_5_s/CIN</td>
</tr>
<tr>
<td>23.138</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C22[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_5_s/COUT</td>
</tr>
<tr>
<td>23.138</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_6_s/CIN</td>
</tr>
<tr>
<td>23.195</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C22[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_6_s/COUT</td>
</tr>
<tr>
<td>23.195</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[1][B]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_7_s/CIN</td>
</tr>
<tr>
<td>23.252</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C22[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_7_s/COUT</td>
</tr>
<tr>
<td>23.252</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[2][A]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_8_s/CIN</td>
</tr>
<tr>
<td>23.309</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C22[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_8_s/COUT</td>
</tr>
<tr>
<td>23.309</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[2][B]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_9_s/CIN</td>
</tr>
<tr>
<td>23.366</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C22[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_9_s/COUT</td>
</tr>
<tr>
<td>23.366</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C23[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_10_s/CIN</td>
</tr>
<tr>
<td>23.423</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C23[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_10_s/COUT</td>
</tr>
<tr>
<td>23.423</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C23[0][B]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_11_s/CIN</td>
</tr>
<tr>
<td>23.480</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C23[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_11_s/COUT</td>
</tr>
<tr>
<td>23.480</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C23[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_12_s/CIN</td>
</tr>
<tr>
<td>23.537</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C23[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_12_s/COUT</td>
</tr>
<tr>
<td>25.564</td>
<td>2.028</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[3][B]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/color_index_mode0_1_s35/I1</td>
</tr>
<tr>
<td>26.663</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C23[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/color_index_mode0_1_s35/F</td>
</tr>
<tr>
<td>27.952</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C23[3][B]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/color_index_mode0_1_s30/I1</td>
</tr>
<tr>
<td>28.577</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C23[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/color_index_mode0_1_s30/F</td>
</tr>
<tr>
<td>28.996</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[3][B]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/color_index_mode0_1_s26/I2</td>
</tr>
<tr>
<td>30.028</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R22C24[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/color_index_mode0_1_s26/F</td>
</tr>
<tr>
<td>31.173</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[1][B]</td>
<td>svo_hdmi_inst/svo_tcard/bramrdaddr_15_s2/I0</td>
</tr>
<tr>
<td>32.205</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R14C25[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/bramrdaddr_15_s2/F</td>
</tr>
<tr>
<td>33.571</td>
<td>1.366</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[0][B]</td>
<td>svo_hdmi_inst/svo_tcard/bramrdaddr_8_s0/I3</td>
</tr>
<tr>
<td>34.393</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R13C23[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/bramrdaddr_8_s0/F</td>
</tr>
<tr>
<td>40.730</td>
<td>6.337</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_15/ADB[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>549</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_15/CLKB</td>
</tr>
<tr>
<td>40.211</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_15</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.841</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.257, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.111, 30.101%; route: 13.733, 67.642%; tC2Q: 0.458, 2.258%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.981</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.637</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.655</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_14</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>13.860</td>
<td>1.546</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_7_s0/CLK</td>
</tr>
<tr>
<td>14.318</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>27</td>
<td>R15C20[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/bramwraddr_7_s0/Q</td>
</tr>
<tr>
<td>22.637</td>
<td>8.318</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_14/ADA[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R14C24[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock_s0/Q</td>
</tr>
<tr>
<td>21.728</td>
<td>1.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_14/CLKA</td>
</tr>
<tr>
<td>21.698</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>21.655</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_14</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.131</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 59.950%; route: 1.546, 40.050%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 8.318, 94.778%; tC2Q: 0.458, 5.222%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.728, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.475</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>40.686</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.211</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/hpixelcount_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_15</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>19.841</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>549</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C25[0][B]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/hpixelcount_7_s0/CLK</td>
</tr>
<tr>
<td>20.887</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R22C25[0][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/txtmode0/hpixelcount_7_s0/Q</td>
</tr>
<tr>
<td>22.036</td>
<td>1.149</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_4_s/I0</td>
</tr>
<tr>
<td>23.081</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C22[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_4_s/COUT</td>
</tr>
<tr>
<td>23.081</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[0][B]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_5_s/CIN</td>
</tr>
<tr>
<td>23.138</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C22[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_5_s/COUT</td>
</tr>
<tr>
<td>23.138</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_6_s/CIN</td>
</tr>
<tr>
<td>23.195</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C22[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_6_s/COUT</td>
</tr>
<tr>
<td>23.195</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[1][B]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_7_s/CIN</td>
</tr>
<tr>
<td>23.252</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C22[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_7_s/COUT</td>
</tr>
<tr>
<td>23.252</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[2][A]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_8_s/CIN</td>
</tr>
<tr>
<td>23.309</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C22[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_8_s/COUT</td>
</tr>
<tr>
<td>23.309</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[2][B]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_9_s/CIN</td>
</tr>
<tr>
<td>23.366</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C22[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_9_s/COUT</td>
</tr>
<tr>
<td>23.366</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C23[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_10_s/CIN</td>
</tr>
<tr>
<td>23.423</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C23[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_10_s/COUT</td>
</tr>
<tr>
<td>23.423</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C23[0][B]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_11_s/CIN</td>
</tr>
<tr>
<td>23.480</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C23[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_11_s/COUT</td>
</tr>
<tr>
<td>23.480</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C23[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_12_s/CIN</td>
</tr>
<tr>
<td>23.537</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C23[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_12_s/COUT</td>
</tr>
<tr>
<td>25.564</td>
<td>2.028</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[3][B]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/color_index_mode0_1_s35/I1</td>
</tr>
<tr>
<td>26.663</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C23[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/color_index_mode0_1_s35/F</td>
</tr>
<tr>
<td>27.952</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C23[3][B]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/color_index_mode0_1_s30/I1</td>
</tr>
<tr>
<td>28.577</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C23[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/color_index_mode0_1_s30/F</td>
</tr>
<tr>
<td>28.996</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[3][B]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/color_index_mode0_1_s26/I2</td>
</tr>
<tr>
<td>30.028</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R22C24[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/color_index_mode0_1_s26/F</td>
</tr>
<tr>
<td>31.173</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[1][B]</td>
<td>svo_hdmi_inst/svo_tcard/bramrdaddr_15_s2/I0</td>
</tr>
<tr>
<td>32.205</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R14C25[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/bramrdaddr_15_s2/F</td>
</tr>
<tr>
<td>32.238</td>
<td>0.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/bramrdaddr_2_s0/I3</td>
</tr>
<tr>
<td>33.337</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R14C25[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/bramrdaddr_2_s0/F</td>
</tr>
<tr>
<td>40.686</td>
<td>7.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_15/ADB[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>549</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_15/CLKB</td>
</tr>
<tr>
<td>40.211</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_15</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.841</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.257, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.388, 31.534%; route: 13.411, 66.204%; tC2Q: 0.458, 2.263%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.230</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>40.298</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.068</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/hpixelcount_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_11</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>19.841</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>549</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C25[0][B]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/hpixelcount_7_s0/CLK</td>
</tr>
<tr>
<td>20.887</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R22C25[0][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/txtmode0/hpixelcount_7_s0/Q</td>
</tr>
<tr>
<td>22.036</td>
<td>1.149</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_4_s/I0</td>
</tr>
<tr>
<td>23.081</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C22[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_4_s/COUT</td>
</tr>
<tr>
<td>23.081</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[0][B]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_5_s/CIN</td>
</tr>
<tr>
<td>23.138</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C22[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_5_s/COUT</td>
</tr>
<tr>
<td>23.138</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_6_s/CIN</td>
</tr>
<tr>
<td>23.195</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C22[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_6_s/COUT</td>
</tr>
<tr>
<td>23.195</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[1][B]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_7_s/CIN</td>
</tr>
<tr>
<td>23.252</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C22[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_7_s/COUT</td>
</tr>
<tr>
<td>23.252</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[2][A]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_8_s/CIN</td>
</tr>
<tr>
<td>23.309</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C22[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_8_s/COUT</td>
</tr>
<tr>
<td>23.309</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[2][B]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_9_s/CIN</td>
</tr>
<tr>
<td>23.366</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C22[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_9_s/COUT</td>
</tr>
<tr>
<td>23.366</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C23[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_10_s/CIN</td>
</tr>
<tr>
<td>23.423</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C23[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_10_s/COUT</td>
</tr>
<tr>
<td>23.423</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C23[0][B]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_11_s/CIN</td>
</tr>
<tr>
<td>23.480</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C23[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_11_s/COUT</td>
</tr>
<tr>
<td>23.480</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C23[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_12_s/CIN</td>
</tr>
<tr>
<td>23.537</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C23[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_12_s/COUT</td>
</tr>
<tr>
<td>25.564</td>
<td>2.028</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[3][B]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/color_index_mode0_1_s35/I1</td>
</tr>
<tr>
<td>26.663</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C23[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/color_index_mode0_1_s35/F</td>
</tr>
<tr>
<td>27.952</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C23[3][B]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/color_index_mode0_1_s30/I1</td>
</tr>
<tr>
<td>28.577</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C23[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/color_index_mode0_1_s30/F</td>
</tr>
<tr>
<td>28.996</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[3][B]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/color_index_mode0_1_s26/I2</td>
</tr>
<tr>
<td>30.028</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R22C24[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/color_index_mode0_1_s26/F</td>
</tr>
<tr>
<td>31.173</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[1][B]</td>
<td>svo_hdmi_inst/svo_tcard/bramrdaddr_15_s2/I0</td>
</tr>
<tr>
<td>32.205</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R14C25[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/bramrdaddr_15_s2/F</td>
</tr>
<tr>
<td>33.571</td>
<td>1.366</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[2][A]</td>
<td>svo_hdmi_inst/svo_tcard/bramrdaddr_13_s0/I3</td>
</tr>
<tr>
<td>34.393</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R13C23[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/bramrdaddr_13_s0/F</td>
</tr>
<tr>
<td>35.223</td>
<td>0.829</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[2][B]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/lut_inst_13/I1</td>
</tr>
<tr>
<td>36.255</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C24[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/your_instance_name/lut_inst_13/F</td>
</tr>
<tr>
<td>37.235</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[1][B]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/gowin_add_lut2_BLKSELB_dpb_inst_11/I0</td>
</tr>
<tr>
<td>38.261</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C26[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/your_instance_name/gowin_add_lut2_BLKSELB_dpb_inst_11/F</td>
</tr>
<tr>
<td>40.298</td>
<td>2.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_11/CEB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>549</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_11/CLKB</td>
</tr>
<tr>
<td>40.068</td>
<td>-0.187</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_11</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.841</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.257, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.169, 41.113%; route: 11.242, 56.580%; tC2Q: 0.458, 2.307%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.219</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>40.287</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.068</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/hpixelcount_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>19.841</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>549</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C25[0][B]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/hpixelcount_7_s0/CLK</td>
</tr>
<tr>
<td>20.887</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R22C25[0][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/txtmode0/hpixelcount_7_s0/Q</td>
</tr>
<tr>
<td>22.036</td>
<td>1.149</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_4_s/I0</td>
</tr>
<tr>
<td>23.081</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C22[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_4_s/COUT</td>
</tr>
<tr>
<td>23.081</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[0][B]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_5_s/CIN</td>
</tr>
<tr>
<td>23.138</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C22[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_5_s/COUT</td>
</tr>
<tr>
<td>23.138</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_6_s/CIN</td>
</tr>
<tr>
<td>23.195</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C22[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_6_s/COUT</td>
</tr>
<tr>
<td>23.195</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[1][B]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_7_s/CIN</td>
</tr>
<tr>
<td>23.252</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C22[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_7_s/COUT</td>
</tr>
<tr>
<td>23.252</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[2][A]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_8_s/CIN</td>
</tr>
<tr>
<td>23.309</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C22[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_8_s/COUT</td>
</tr>
<tr>
<td>23.309</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[2][B]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_9_s/CIN</td>
</tr>
<tr>
<td>23.366</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C22[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_9_s/COUT</td>
</tr>
<tr>
<td>23.366</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C23[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_10_s/CIN</td>
</tr>
<tr>
<td>23.423</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C23[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_10_s/COUT</td>
</tr>
<tr>
<td>23.423</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C23[0][B]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_11_s/CIN</td>
</tr>
<tr>
<td>23.480</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C23[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_11_s/COUT</td>
</tr>
<tr>
<td>23.480</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C23[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_12_s/CIN</td>
</tr>
<tr>
<td>23.537</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C23[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_12_s/COUT</td>
</tr>
<tr>
<td>25.564</td>
<td>2.028</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[3][B]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/color_index_mode0_1_s35/I1</td>
</tr>
<tr>
<td>26.663</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C23[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/color_index_mode0_1_s35/F</td>
</tr>
<tr>
<td>27.952</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C23[3][B]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/color_index_mode0_1_s30/I1</td>
</tr>
<tr>
<td>28.577</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C23[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/color_index_mode0_1_s30/F</td>
</tr>
<tr>
<td>28.996</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[3][B]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/color_index_mode0_1_s26/I2</td>
</tr>
<tr>
<td>30.028</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R22C24[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/color_index_mode0_1_s26/F</td>
</tr>
<tr>
<td>31.173</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[1][B]</td>
<td>svo_hdmi_inst/svo_tcard/bramrdaddr_15_s2/I0</td>
</tr>
<tr>
<td>32.205</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R14C25[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/bramrdaddr_15_s2/F</td>
</tr>
<tr>
<td>33.571</td>
<td>1.366</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[2][A]</td>
<td>svo_hdmi_inst/svo_tcard/bramrdaddr_13_s0/I3</td>
</tr>
<tr>
<td>34.393</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R13C23[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/bramrdaddr_13_s0/F</td>
</tr>
<tr>
<td>36.062</td>
<td>1.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[2][A]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/lut_inst_10/I1</td>
</tr>
<tr>
<td>36.688</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C26[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/your_instance_name/lut_inst_10/F</td>
</tr>
<tr>
<td>38.152</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C29[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/gowin_add_lut2_BLKSELB_dpb_inst_0/I0</td>
</tr>
<tr>
<td>39.178</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C29[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/your_instance_name/gowin_add_lut2_BLKSELB_dpb_inst_0/F</td>
</tr>
<tr>
<td>40.287</td>
<td>1.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_0/CEB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>549</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_0/CLKB</td>
</tr>
<tr>
<td>40.068</td>
<td>-0.187</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.841</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.257, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.763, 39.091%; route: 11.637, 58.601%; tC2Q: 0.458, 2.308%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.201</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>40.412</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.211</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/hpixelcount_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_17</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>19.841</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>549</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C25[0][B]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/hpixelcount_7_s0/CLK</td>
</tr>
<tr>
<td>20.887</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R22C25[0][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/txtmode0/hpixelcount_7_s0/Q</td>
</tr>
<tr>
<td>22.036</td>
<td>1.149</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_4_s/I0</td>
</tr>
<tr>
<td>23.081</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C22[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_4_s/COUT</td>
</tr>
<tr>
<td>23.081</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[0][B]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_5_s/CIN</td>
</tr>
<tr>
<td>23.138</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C22[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_5_s/COUT</td>
</tr>
<tr>
<td>23.138</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_6_s/CIN</td>
</tr>
<tr>
<td>23.195</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C22[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_6_s/COUT</td>
</tr>
<tr>
<td>23.195</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[1][B]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_7_s/CIN</td>
</tr>
<tr>
<td>23.252</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C22[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_7_s/COUT</td>
</tr>
<tr>
<td>23.252</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[2][A]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_8_s/CIN</td>
</tr>
<tr>
<td>23.309</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C22[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_8_s/COUT</td>
</tr>
<tr>
<td>23.309</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[2][B]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_9_s/CIN</td>
</tr>
<tr>
<td>23.366</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C22[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_9_s/COUT</td>
</tr>
<tr>
<td>23.366</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C23[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_10_s/CIN</td>
</tr>
<tr>
<td>23.423</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C23[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_10_s/COUT</td>
</tr>
<tr>
<td>23.423</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C23[0][B]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_11_s/CIN</td>
</tr>
<tr>
<td>23.480</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C23[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_11_s/COUT</td>
</tr>
<tr>
<td>23.480</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C23[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_12_s/CIN</td>
</tr>
<tr>
<td>23.537</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C23[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_12_s/COUT</td>
</tr>
<tr>
<td>25.564</td>
<td>2.028</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[3][B]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/color_index_mode0_1_s35/I1</td>
</tr>
<tr>
<td>26.663</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C23[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/color_index_mode0_1_s35/F</td>
</tr>
<tr>
<td>27.952</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C23[3][B]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/color_index_mode0_1_s30/I1</td>
</tr>
<tr>
<td>28.577</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C23[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/color_index_mode0_1_s30/F</td>
</tr>
<tr>
<td>28.996</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[3][B]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/color_index_mode0_1_s26/I2</td>
</tr>
<tr>
<td>30.028</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R22C24[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/color_index_mode0_1_s26/F</td>
</tr>
<tr>
<td>31.173</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[1][B]</td>
<td>svo_hdmi_inst/svo_tcard/bramrdaddr_15_s2/I0</td>
</tr>
<tr>
<td>32.205</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R14C25[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/bramrdaddr_15_s2/F</td>
</tr>
<tr>
<td>33.571</td>
<td>1.366</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[0][B]</td>
<td>svo_hdmi_inst/svo_tcard/bramrdaddr_8_s0/I3</td>
</tr>
<tr>
<td>34.393</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R13C23[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/bramrdaddr_8_s0/F</td>
</tr>
<tr>
<td>40.412</td>
<td>6.019</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_17/ADB[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>549</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_17/CLKB</td>
</tr>
<tr>
<td>40.211</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_17</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.841</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.257, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.111, 30.580%; route: 13.414, 67.126%; tC2Q: 0.458, 2.294%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.168</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>40.235</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.068</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/hpixelcount_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>19.841</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>549</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C25[0][B]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/hpixelcount_7_s0/CLK</td>
</tr>
<tr>
<td>20.887</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R22C25[0][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/txtmode0/hpixelcount_7_s0/Q</td>
</tr>
<tr>
<td>22.036</td>
<td>1.149</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_4_s/I0</td>
</tr>
<tr>
<td>23.081</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C22[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_4_s/COUT</td>
</tr>
<tr>
<td>23.081</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[0][B]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_5_s/CIN</td>
</tr>
<tr>
<td>23.138</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C22[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_5_s/COUT</td>
</tr>
<tr>
<td>23.138</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_6_s/CIN</td>
</tr>
<tr>
<td>23.195</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C22[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_6_s/COUT</td>
</tr>
<tr>
<td>23.195</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[1][B]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_7_s/CIN</td>
</tr>
<tr>
<td>23.252</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C22[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_7_s/COUT</td>
</tr>
<tr>
<td>23.252</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[2][A]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_8_s/CIN</td>
</tr>
<tr>
<td>23.309</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C22[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_8_s/COUT</td>
</tr>
<tr>
<td>23.309</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[2][B]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_9_s/CIN</td>
</tr>
<tr>
<td>23.366</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C22[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_9_s/COUT</td>
</tr>
<tr>
<td>23.366</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C23[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_10_s/CIN</td>
</tr>
<tr>
<td>23.423</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C23[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_10_s/COUT</td>
</tr>
<tr>
<td>23.423</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C23[0][B]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_11_s/CIN</td>
</tr>
<tr>
<td>23.480</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C23[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_11_s/COUT</td>
</tr>
<tr>
<td>23.480</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C23[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_12_s/CIN</td>
</tr>
<tr>
<td>23.537</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C23[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_12_s/COUT</td>
</tr>
<tr>
<td>25.564</td>
<td>2.028</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[3][B]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/color_index_mode0_1_s35/I1</td>
</tr>
<tr>
<td>26.663</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C23[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/color_index_mode0_1_s35/F</td>
</tr>
<tr>
<td>27.952</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C23[3][B]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/color_index_mode0_1_s30/I1</td>
</tr>
<tr>
<td>28.577</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C23[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/color_index_mode0_1_s30/F</td>
</tr>
<tr>
<td>28.996</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[3][B]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/color_index_mode0_1_s26/I2</td>
</tr>
<tr>
<td>30.028</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R22C24[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/color_index_mode0_1_s26/F</td>
</tr>
<tr>
<td>31.173</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[1][B]</td>
<td>svo_hdmi_inst/svo_tcard/bramrdaddr_15_s2/I0</td>
</tr>
<tr>
<td>32.205</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R14C25[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/bramrdaddr_15_s2/F</td>
</tr>
<tr>
<td>33.571</td>
<td>1.366</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[2][A]</td>
<td>svo_hdmi_inst/svo_tcard/bramrdaddr_13_s0/I3</td>
</tr>
<tr>
<td>34.393</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R13C23[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/bramrdaddr_13_s0/F</td>
</tr>
<tr>
<td>36.062</td>
<td>1.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[2][A]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/lut_inst_10/I1</td>
</tr>
<tr>
<td>36.688</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C26[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/your_instance_name/lut_inst_10/F</td>
</tr>
<tr>
<td>37.667</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/gowin_add_lut2_BLKSELB_dpb_inst_8/I0</td>
</tr>
<tr>
<td>38.693</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C29[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/your_instance_name/gowin_add_lut2_BLKSELB_dpb_inst_8/F</td>
</tr>
<tr>
<td>40.235</td>
<td>1.542</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_8/CEB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>549</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_8/CLKB</td>
</tr>
<tr>
<td>40.068</td>
<td>-0.187</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.841</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.257, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.763, 39.193%; route: 11.586, 58.493%; tC2Q: 0.458, 2.314%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.990</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.655</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_17</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>13.860</td>
<td>1.546</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][B]</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_2_s0/CLK</td>
</tr>
<tr>
<td>14.318</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>26</td>
<td>R14C19[0][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/bramwraddr_2_s0/Q</td>
</tr>
<tr>
<td>21.990</td>
<td>7.672</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_17/ADA[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R14C24[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock_s0/Q</td>
</tr>
<tr>
<td>21.728</td>
<td>1.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_17/CLKA</td>
</tr>
<tr>
<td>21.698</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>21.655</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_17</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.131</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 59.950%; route: 1.546, 40.050%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.672, 94.363%; tC2Q: 0.458, 5.637%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.728, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.990</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.655</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_14</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>13.860</td>
<td>1.546</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][B]</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_2_s0/CLK</td>
</tr>
<tr>
<td>14.318</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>26</td>
<td>R14C19[0][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/bramwraddr_2_s0/Q</td>
</tr>
<tr>
<td>21.990</td>
<td>7.672</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_14/ADA[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R14C24[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock_s0/Q</td>
</tr>
<tr>
<td>21.728</td>
<td>1.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_14/CLKA</td>
</tr>
<tr>
<td>21.698</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>21.655</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_14</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.131</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 59.950%; route: 1.546, 40.050%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.672, 94.363%; tC2Q: 0.458, 5.637%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.728, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.299</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.954</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.655</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_17</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>13.860</td>
<td>1.546</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[2][A]</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_10_s0/CLK</td>
</tr>
<tr>
<td>14.318</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>25</td>
<td>R15C20[2][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/bramwraddr_10_s0/Q</td>
</tr>
<tr>
<td>21.954</td>
<td>7.636</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_17/ADA[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R14C24[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock_s0/Q</td>
</tr>
<tr>
<td>21.728</td>
<td>1.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_17/CLKA</td>
</tr>
<tr>
<td>21.698</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>21.655</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_17</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.131</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 59.950%; route: 1.546, 40.050%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.636, 94.337%; tC2Q: 0.458, 5.663%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.728, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.149</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>40.360</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.211</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/hpixelcount_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_14</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>19.841</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>549</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C25[0][B]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/hpixelcount_7_s0/CLK</td>
</tr>
<tr>
<td>20.887</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R22C25[0][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/txtmode0/hpixelcount_7_s0/Q</td>
</tr>
<tr>
<td>22.036</td>
<td>1.149</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_4_s/I0</td>
</tr>
<tr>
<td>23.081</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C22[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_4_s/COUT</td>
</tr>
<tr>
<td>23.081</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[0][B]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_5_s/CIN</td>
</tr>
<tr>
<td>23.138</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C22[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_5_s/COUT</td>
</tr>
<tr>
<td>23.138</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_6_s/CIN</td>
</tr>
<tr>
<td>23.195</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C22[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_6_s/COUT</td>
</tr>
<tr>
<td>23.195</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[1][B]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_7_s/CIN</td>
</tr>
<tr>
<td>23.252</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C22[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_7_s/COUT</td>
</tr>
<tr>
<td>23.252</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[2][A]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_8_s/CIN</td>
</tr>
<tr>
<td>23.309</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C22[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_8_s/COUT</td>
</tr>
<tr>
<td>23.309</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[2][B]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_9_s/CIN</td>
</tr>
<tr>
<td>23.366</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C22[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_9_s/COUT</td>
</tr>
<tr>
<td>23.366</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C23[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_10_s/CIN</td>
</tr>
<tr>
<td>23.423</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C23[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_10_s/COUT</td>
</tr>
<tr>
<td>23.423</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C23[0][B]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_11_s/CIN</td>
</tr>
<tr>
<td>23.480</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C23[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_11_s/COUT</td>
</tr>
<tr>
<td>23.480</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C23[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_12_s/CIN</td>
</tr>
<tr>
<td>23.537</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C23[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_12_s/COUT</td>
</tr>
<tr>
<td>25.564</td>
<td>2.028</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[3][B]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/color_index_mode0_1_s35/I1</td>
</tr>
<tr>
<td>26.663</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C23[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/color_index_mode0_1_s35/F</td>
</tr>
<tr>
<td>27.952</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C23[3][B]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/color_index_mode0_1_s30/I1</td>
</tr>
<tr>
<td>28.577</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C23[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/color_index_mode0_1_s30/F</td>
</tr>
<tr>
<td>28.996</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[3][B]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/color_index_mode0_1_s26/I2</td>
</tr>
<tr>
<td>30.028</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R22C24[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/color_index_mode0_1_s26/F</td>
</tr>
<tr>
<td>31.173</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[1][B]</td>
<td>svo_hdmi_inst/svo_tcard/bramrdaddr_15_s2/I0</td>
</tr>
<tr>
<td>32.205</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R14C25[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/bramrdaddr_15_s2/F</td>
</tr>
<tr>
<td>32.238</td>
<td>0.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/bramrdaddr_2_s0/I3</td>
</tr>
<tr>
<td>33.337</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R14C25[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/bramrdaddr_2_s0/F</td>
</tr>
<tr>
<td>40.360</td>
<td>7.023</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_14/ADB[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>549</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_14/CLKB</td>
</tr>
<tr>
<td>40.211</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_14</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.841</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.257, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.388, 32.049%; route: 13.085, 65.651%; tC2Q: 0.458, 2.300%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.174</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.829</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.655</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_17</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>13.860</td>
<td>1.546</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[0][B]</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_3_s0/CLK</td>
</tr>
<tr>
<td>14.318</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>25</td>
<td>R14C20[0][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/bramwraddr_3_s0/Q</td>
</tr>
<tr>
<td>21.829</td>
<td>7.511</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_17/ADA[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R14C24[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock_s0/Q</td>
</tr>
<tr>
<td>21.728</td>
<td>1.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_17/CLKA</td>
</tr>
<tr>
<td>21.698</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>21.655</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_17</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.131</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 59.950%; route: 1.546, 40.050%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.511, 94.248%; tC2Q: 0.458, 5.752%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.728, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.164</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.819</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.655</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_14</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>13.860</td>
<td>1.546</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[2][B]</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_4_s0/CLK</td>
</tr>
<tr>
<td>14.318</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>28</td>
<td>R14C20[2][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/bramwraddr_4_s0/Q</td>
</tr>
<tr>
<td>21.819</td>
<td>7.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_14/ADA[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R14C24[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock_s0/Q</td>
</tr>
<tr>
<td>21.728</td>
<td>1.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_14/CLKA</td>
</tr>
<tr>
<td>21.698</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>21.655</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_14</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.131</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 59.950%; route: 1.546, 40.050%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.501, 94.241%; tC2Q: 0.458, 5.759%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.728, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.162</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.817</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.655</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_17</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>13.860</td>
<td>1.546</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[2][A]</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_0_s0/CLK</td>
</tr>
<tr>
<td>14.318</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>28</td>
<td>R13C21[2][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/bramwraddr_0_s0/Q</td>
</tr>
<tr>
<td>21.817</td>
<td>7.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_17/ADA[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R14C24[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock_s0/Q</td>
</tr>
<tr>
<td>21.728</td>
<td>1.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_17/CLKA</td>
</tr>
<tr>
<td>21.698</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>21.655</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_17</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.131</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 59.950%; route: 1.546, 40.050%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.499, 94.240%; tC2Q: 0.458, 5.760%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.728, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.030</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>40.241</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.211</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/hpixelcount_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_11</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>19.841</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>549</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C25[0][B]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/hpixelcount_7_s0/CLK</td>
</tr>
<tr>
<td>20.887</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R22C25[0][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/txtmode0/hpixelcount_7_s0/Q</td>
</tr>
<tr>
<td>22.036</td>
<td>1.149</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_4_s/I0</td>
</tr>
<tr>
<td>23.081</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C22[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_4_s/COUT</td>
</tr>
<tr>
<td>23.081</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[0][B]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_5_s/CIN</td>
</tr>
<tr>
<td>23.138</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C22[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_5_s/COUT</td>
</tr>
<tr>
<td>23.138</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_6_s/CIN</td>
</tr>
<tr>
<td>23.195</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C22[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_6_s/COUT</td>
</tr>
<tr>
<td>23.195</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[1][B]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_7_s/CIN</td>
</tr>
<tr>
<td>23.252</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C22[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_7_s/COUT</td>
</tr>
<tr>
<td>23.252</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[2][A]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_8_s/CIN</td>
</tr>
<tr>
<td>23.309</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C22[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_8_s/COUT</td>
</tr>
<tr>
<td>23.309</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[2][B]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_9_s/CIN</td>
</tr>
<tr>
<td>23.366</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C22[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_9_s/COUT</td>
</tr>
<tr>
<td>23.366</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C23[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_10_s/CIN</td>
</tr>
<tr>
<td>23.423</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C23[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_10_s/COUT</td>
</tr>
<tr>
<td>23.423</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C23[0][B]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_11_s/CIN</td>
</tr>
<tr>
<td>23.480</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C23[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_11_s/COUT</td>
</tr>
<tr>
<td>23.480</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C23[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_12_s/CIN</td>
</tr>
<tr>
<td>23.537</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C23[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/memrdpos_12_s/COUT</td>
</tr>
<tr>
<td>25.564</td>
<td>2.028</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[3][B]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/color_index_mode0_1_s35/I1</td>
</tr>
<tr>
<td>26.663</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C23[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/color_index_mode0_1_s35/F</td>
</tr>
<tr>
<td>27.952</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C23[3][B]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/color_index_mode0_1_s30/I1</td>
</tr>
<tr>
<td>28.577</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C23[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/color_index_mode0_1_s30/F</td>
</tr>
<tr>
<td>28.996</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[3][B]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/color_index_mode0_1_s26/I2</td>
</tr>
<tr>
<td>30.028</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R22C24[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/color_index_mode0_1_s26/F</td>
</tr>
<tr>
<td>31.173</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[1][B]</td>
<td>svo_hdmi_inst/svo_tcard/bramrdaddr_15_s2/I0</td>
</tr>
<tr>
<td>32.205</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R14C25[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/bramrdaddr_15_s2/F</td>
</tr>
<tr>
<td>33.571</td>
<td>1.366</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[0][B]</td>
<td>svo_hdmi_inst/svo_tcard/bramrdaddr_8_s0/I3</td>
</tr>
<tr>
<td>34.393</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R13C23[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/bramrdaddr_8_s0/F</td>
</tr>
<tr>
<td>40.241</td>
<td>5.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_11/ADB[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>549</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_11/CLKB</td>
</tr>
<tr>
<td>40.211</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_11</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.841</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.257, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.111, 30.843%; route: 13.244, 66.843%; tC2Q: 0.458, 2.313%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.149</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.589</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.440</td>
</tr>
<tr>
<td class="label">From</td>
<td>test1/wng1/lfsr1/sfr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>test1/wng1/noiseout_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>test1/wng1/fsr_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpuclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>test1/wng1/fsr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>R21C12[0][A]</td>
<td>test1/wng1/fsr_clk_s0/Q</td>
</tr>
<tr>
<td>1.036</td>
<td>1.036</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td>test1/wng1/lfsr1/sfr_1_s0/CLK</td>
</tr>
<tr>
<td>1.370</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C11[0][A]</td>
<td style=" font-weight:bold;">test1/wng1/lfsr1/sfr_1_s0/Q</td>
</tr>
<tr>
<td>2.589</td>
<td>1.219</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C11[2][A]</td>
<td style=" font-weight:bold;">test1/wng1/noiseout_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>2.410</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C11[2][A]</td>
<td>test1/wng1/noiseout_s0/CLK</td>
</tr>
<tr>
<td>2.440</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2.440</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C11[2][A]</td>
<td>test1/wng1/noiseout_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.373</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.036, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.219, 78.529%; tC2Q: 0.333, 21.471%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 57.770%; route: 1.018, 42.230%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.552</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tmds_0/dout_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/tmds_serdes[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>549</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_0/dout_2_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tmds_0/dout_2_s0/Q</td>
</tr>
<tr>
<td>1.078</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/tmds_serdes[0]/D2</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>549</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td>svo_hdmi_inst/tmds_serdes[0]/PCLK</td>
</tr>
<tr>
<td>0.526</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>svo_hdmi_inst/tmds_serdes[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.552</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tmds_2/dout_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/tmds_serdes[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>549</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C38[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/dout_8_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R2C38[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tmds_2/dout_8_s0/Q</td>
</tr>
<tr>
<td>1.078</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/tmds_serdes[2]/D8</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>549</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td>svo_hdmi_inst/tmds_serdes[2]/PCLK</td>
</tr>
<tr>
<td>0.526</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>svo_hdmi_inst/tmds_serdes[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.598</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.124</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_term/oresetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_term/p1_ypos_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>549</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[0][B]</td>
<td>svo_hdmi_inst/svo_term/oresetn_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>34</td>
<td>R22C30[0][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_term/oresetn_s0/Q</td>
</tr>
<tr>
<td>1.124</td>
<td>0.277</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[2][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_term/p1_ypos_4_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>549</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[2][B]</td>
<td>svo_hdmi_inst/svo_term/p1_ypos_4_s0/CLK</td>
</tr>
<tr>
<td>0.526</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C29[2][B]</td>
<td>svo_hdmi_inst/svo_term/p1_ypos_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.277, 45.417%; tC2Q: 0.333, 54.583%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.598</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.124</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_term/oresetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_term/p1_ypos_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>549</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[0][B]</td>
<td>svo_hdmi_inst/svo_term/oresetn_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>34</td>
<td>R22C30[0][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_term/oresetn_s0/Q</td>
</tr>
<tr>
<td>1.124</td>
<td>0.277</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[0][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_term/p1_ypos_11_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>549</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[0][B]</td>
<td>svo_hdmi_inst/svo_term/p1_ypos_11_s0/CLK</td>
</tr>
<tr>
<td>0.526</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C29[0][B]</td>
<td>svo_hdmi_inst/svo_term/p1_ypos_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.277, 45.417%; tC2Q: 0.333, 54.583%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.598</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.124</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_term/oresetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_term/p1_ypos_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>549</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[0][B]</td>
<td>svo_hdmi_inst/svo_term/oresetn_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>34</td>
<td>R22C30[0][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_term/oresetn_s0/Q</td>
</tr>
<tr>
<td>1.124</td>
<td>0.277</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_term/p1_ypos_12_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>549</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[1][A]</td>
<td>svo_hdmi_inst/svo_term/p1_ypos_12_s0/CLK</td>
</tr>
<tr>
<td>0.526</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C29[1][A]</td>
<td>svo_hdmi_inst/svo_term/p1_ypos_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.277, 45.417%; tC2Q: 0.333, 54.583%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.598</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.124</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_term/oresetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_term/p1_ypos_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>549</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[0][B]</td>
<td>svo_hdmi_inst/svo_term/oresetn_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>34</td>
<td>R22C30[0][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_term/oresetn_s0/Q</td>
</tr>
<tr>
<td>1.124</td>
<td>0.277</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[1][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_term/p1_ypos_13_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>549</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[1][B]</td>
<td>svo_hdmi_inst/svo_term/p1_ypos_13_s0/CLK</td>
</tr>
<tr>
<td>0.526</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C29[1][B]</td>
<td>svo_hdmi_inst/svo_term/p1_ypos_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.277, 45.417%; tC2Q: 0.333, 54.583%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.070</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/prescnibble_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/prescnibble_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>19.841</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>549</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.362</td>
<td>0.191</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/prescnibble_0_s1/CLK</td>
</tr>
<tr>
<td>20.696</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R16C26[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/grmode1/prescnibble_0_s1/Q</td>
</tr>
<tr>
<td>20.698</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/n68_s5/I3</td>
</tr>
<tr>
<td>21.070</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C26[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/grmode1/n68_s5/F</td>
</tr>
<tr>
<td>21.070</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/grmode1/prescnibble_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>19.841</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>549</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.362</td>
<td>0.191</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/prescnibble_0_s1/CLK</td>
</tr>
<tr>
<td>20.362</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C26[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/prescnibble_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.191, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.191, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.070</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/prescl_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/prescl_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>19.841</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>549</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.362</td>
<td>0.191</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C24[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/prescl_0_s1/CLK</td>
</tr>
<tr>
<td>20.696</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>4</td>
<td>R17C24[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/grmode1/prescl_0_s1/Q</td>
</tr>
<tr>
<td>20.698</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C24[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/n200_s7/I0</td>
</tr>
<tr>
<td>21.070</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C24[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/grmode1/n200_s7/F</td>
</tr>
<tr>
<td>21.070</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C24[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/grmode1/prescl_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>19.841</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>549</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.362</td>
<td>0.191</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C24[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/prescl_0_s1/CLK</td>
</tr>
<tr>
<td>20.362</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C24[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/prescl_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.191, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.191, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.070</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/prescnibble_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/prescnibble_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>19.841</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>549</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.362</td>
<td>0.191</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/prescnibble_1_s0/CLK</td>
</tr>
<tr>
<td>20.696</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>5</td>
<td>R16C26[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/grmode1/prescnibble_1_s0/Q</td>
</tr>
<tr>
<td>20.698</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/n67_s3/I0</td>
</tr>
<tr>
<td>21.070</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C26[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/grmode1/n67_s3/F</td>
</tr>
<tr>
<td>21.070</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/grmode1/prescnibble_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>19.841</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>549</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.362</td>
<td>0.191</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/prescnibble_1_s0/CLK</td>
</tr>
<tr>
<td>20.362</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C26[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/prescnibble_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.191, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.191, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.070</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memcountl_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memcountl_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>19.841</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>549</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.362</td>
<td>0.191</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memcountl_3_s0/CLK</td>
</tr>
<tr>
<td>20.696</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>4</td>
<td>R17C23[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/grmode1/memcountl_3_s0/Q</td>
</tr>
<tr>
<td>20.698</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/n133_s2/I2</td>
</tr>
<tr>
<td>21.070</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C23[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/grmode1/n133_s2/F</td>
</tr>
<tr>
<td>21.070</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/grmode1/memcountl_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>19.841</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>549</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.362</td>
<td>0.191</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memcountl_3_s0/CLK</td>
</tr>
<tr>
<td>20.362</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C23[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memcountl_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.191, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.191, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.070</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memcounth_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memcounth_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>19.841</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>549</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.362</td>
<td>0.191</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memcounth_13_s0/CLK</td>
</tr>
<tr>
<td>20.696</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>4</td>
<td>R17C26[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/grmode1/memcounth_13_s0/Q</td>
</tr>
<tr>
<td>20.698</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C26[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/n140_s2/I3</td>
</tr>
<tr>
<td>21.070</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C26[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/grmode1/n140_s2/F</td>
</tr>
<tr>
<td>21.070</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/grmode1/memcounth_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>19.841</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>549</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.362</td>
<td>0.191</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memcounth_13_s0/CLK</td>
</tr>
<tr>
<td>20.362</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C26[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memcounth_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.191, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.191, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.070</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tcard/pixelcount_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tcard/pixelcount_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>19.841</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>549</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.362</td>
<td>0.191</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/pixelcount_3_s0/CLK</td>
</tr>
<tr>
<td>20.696</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R21C28[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/pixelcount_3_s0/Q</td>
</tr>
<tr>
<td>20.698</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C28[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/n1693_s2/I3</td>
</tr>
<tr>
<td>21.070</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C28[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/n1693_s2/F</td>
</tr>
<tr>
<td>21.070</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/pixelcount_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>19.841</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>549</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.362</td>
<td>0.191</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/pixelcount_3_s0/CLK</td>
</tr>
<tr>
<td>20.362</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C28[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/pixelcount_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.191, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.191, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.070</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tcard/pixelcount_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tcard/pixelcount_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>19.841</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>549</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.362</td>
<td>0.191</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C28[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/pixelcount_18_s0/CLK</td>
</tr>
<tr>
<td>20.696</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R22C28[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/pixelcount_18_s0/Q</td>
</tr>
<tr>
<td>20.698</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C28[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/n1678_s2/I3</td>
</tr>
<tr>
<td>21.070</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C28[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/n1678_s2/F</td>
</tr>
<tr>
<td>21.070</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C28[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/pixelcount_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>19.841</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>549</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.362</td>
<td>0.191</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C28[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/pixelcount_18_s0/CLK</td>
</tr>
<tr>
<td>20.362</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C28[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/pixelcount_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.191, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.191, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.382</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.675</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tcard/cled4_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tcard/cled4_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpuclk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>11.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>12.675</td>
<td>1.133</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/cled4_0_s2/CLK</td>
</tr>
<tr>
<td>13.008</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R21C20[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/cled4_0_s2/Q</td>
</tr>
<tr>
<td>13.010</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C20[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/n199_s5/I3</td>
</tr>
<tr>
<td>13.382</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C20[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/n199_s5/F</td>
</tr>
<tr>
<td>13.382</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/cled4_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>11.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>12.675</td>
<td>1.133</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/cled4_0_s2/CLK</td>
</tr>
<tr>
<td>12.675</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C20[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/cled4_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 57.649%; route: 1.133, 42.351%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 57.649%; route: 1.133, 42.351%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.382</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.675</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tcard/cled5_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tcard/cled5_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpuclk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>11.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>12.675</td>
<td>1.133</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/cled5_0_s2/CLK</td>
</tr>
<tr>
<td>13.008</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R20C20[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/cled5_0_s2/Q</td>
</tr>
<tr>
<td>13.010</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C20[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/n132_s5/I3</td>
</tr>
<tr>
<td>13.382</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C20[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/n132_s5/F</td>
</tr>
<tr>
<td>13.382</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/cled5_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>11.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>12.675</td>
<td>1.133</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/cled5_0_s2/CLK</td>
</tr>
<tr>
<td>12.675</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C20[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/cled5_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 57.649%; route: 1.133, 42.351%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 57.649%; route: 1.133, 42.351%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.382</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.675</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tcard/counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tcard/counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpuclk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>11.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>12.675</td>
<td>1.133</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/counter_0_s0/CLK</td>
</tr>
<tr>
<td>13.008</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R6C18[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/counter_0_s0/Q</td>
</tr>
<tr>
<td>13.010</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C18[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/n98_s2/I0</td>
</tr>
<tr>
<td>13.382</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C18[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/n98_s2/F</td>
</tr>
<tr>
<td>13.382</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>11.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>12.675</td>
<td>1.133</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/counter_0_s0/CLK</td>
</tr>
<tr>
<td>12.675</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C18[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 57.649%; route: 1.133, 42.351%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 57.649%; route: 1.133, 42.351%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.117</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.410</td>
</tr>
<tr>
<td class="label">From</td>
<td>ps2_1/bitsreceived_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ps2_1/bitsreceived_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpuclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>2.410</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td>ps2_1/bitsreceived_1_s0/CLK</td>
</tr>
<tr>
<td>2.743</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C9[1][A]</td>
<td style=" font-weight:bold;">ps2_1/bitsreceived_1_s0/Q</td>
</tr>
<tr>
<td>2.745</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td>ps2_1/n107_s2/I1</td>
</tr>
<tr>
<td>3.117</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td style=" background: #97FFFF;">ps2_1/n107_s2/F</td>
</tr>
<tr>
<td>3.117</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td style=" font-weight:bold;">ps2_1/bitsreceived_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>2.410</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td>ps2_1/bitsreceived_1_s0/CLK</td>
</tr>
<tr>
<td>2.410</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C9[1][A]</td>
<td>ps2_1/bitsreceived_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 57.770%; route: 1.018, 42.230%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 57.770%; route: 1.018, 42.230%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.117</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.410</td>
</tr>
<tr>
<td class="label">From</td>
<td>ps2_1/bitsreceived_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ps2_1/bitsreceived_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpuclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>2.410</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td>ps2_1/bitsreceived_3_s0/CLK</td>
</tr>
<tr>
<td>2.743</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C9[0][A]</td>
<td style=" font-weight:bold;">ps2_1/bitsreceived_3_s0/Q</td>
</tr>
<tr>
<td>2.745</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td>ps2_1/n105_s1/I2</td>
</tr>
<tr>
<td>3.117</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td style=" background: #97FFFF;">ps2_1/n105_s1/F</td>
</tr>
<tr>
<td>3.117</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td style=" font-weight:bold;">ps2_1/bitsreceived_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>2.410</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td>ps2_1/bitsreceived_3_s0/CLK</td>
</tr>
<tr>
<td>2.410</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C9[0][A]</td>
<td>ps2_1/bitsreceived_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 57.770%; route: 1.018, 42.230%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 57.770%; route: 1.018, 42.230%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.117</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.410</td>
</tr>
<tr>
<td class="label">From</td>
<td>test1/wng1/divider_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>test1/wng1/divider_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpuclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>2.410</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C11[0][A]</td>
<td>test1/wng1/divider_4_s0/CLK</td>
</tr>
<tr>
<td>2.743</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R23C11[0][A]</td>
<td style=" font-weight:bold;">test1/wng1/divider_4_s0/Q</td>
</tr>
<tr>
<td>2.745</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C11[0][A]</td>
<td>test1/wng1/n59_s2/I1</td>
</tr>
<tr>
<td>3.117</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C11[0][A]</td>
<td style=" background: #97FFFF;">test1/wng1/n59_s2/F</td>
</tr>
<tr>
<td>3.117</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C11[0][A]</td>
<td style=" font-weight:bold;">test1/wng1/divider_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>2.410</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C11[0][A]</td>
<td>test1/wng1/divider_4_s0/CLK</td>
</tr>
<tr>
<td>2.410</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C11[0][A]</td>
<td>test1/wng1/divider_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 57.770%; route: 1.018, 42.230%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 57.770%; route: 1.018, 42.230%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.117</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.410</td>
</tr>
<tr>
<td class="label">From</td>
<td>test1/wng1/clkdiv_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>test1/wng1/clkdiv_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpuclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>2.410</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C10[0][A]</td>
<td>test1/wng1/clkdiv_1_s0/CLK</td>
</tr>
<tr>
<td>2.743</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R20C10[0][A]</td>
<td style=" font-weight:bold;">test1/wng1/clkdiv_1_s0/Q</td>
</tr>
<tr>
<td>2.745</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C10[0][A]</td>
<td>test1/wng1/n85_s2/I1</td>
</tr>
<tr>
<td>3.117</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C10[0][A]</td>
<td style=" background: #97FFFF;">test1/wng1/n85_s2/F</td>
</tr>
<tr>
<td>3.117</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C10[0][A]</td>
<td style=" font-weight:bold;">test1/wng1/clkdiv_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>2.410</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C10[0][A]</td>
<td>test1/wng1/clkdiv_1_s0/CLK</td>
</tr>
<tr>
<td>2.410</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C10[0][A]</td>
<td>test1/wng1/clkdiv_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 57.770%; route: 1.018, 42.230%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 57.770%; route: 1.018, 42.230%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.117</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.410</td>
</tr>
<tr>
<td class="label">From</td>
<td>test1/wng1/clkdiv_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>test1/wng1/clkdiv_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpuclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>2.410</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C11[0][A]</td>
<td>test1/wng1/clkdiv_3_s0/CLK</td>
</tr>
<tr>
<td>2.743</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R20C11[0][A]</td>
<td style=" font-weight:bold;">test1/wng1/clkdiv_3_s0/Q</td>
</tr>
<tr>
<td>2.745</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C11[0][A]</td>
<td>test1/wng1/n83_s2/I3</td>
</tr>
<tr>
<td>3.117</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C11[0][A]</td>
<td style=" background: #97FFFF;">test1/wng1/n83_s2/F</td>
</tr>
<tr>
<td>3.117</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[0][A]</td>
<td style=" font-weight:bold;">test1/wng1/clkdiv_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>2.410</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C11[0][A]</td>
<td>test1/wng1/clkdiv_3_s0/CLK</td>
</tr>
<tr>
<td>2.410</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C11[0][A]</td>
<td>test1/wng1/clkdiv_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 57.770%; route: 1.018, 42.230%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 57.770%; route: 1.018, 42.230%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.117</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.410</td>
</tr>
<tr>
<td class="label">From</td>
<td>test1/wng1/clkdiv_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>test1/wng1/clkdiv_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpuclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>2.410</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[1][A]</td>
<td>test1/wng1/clkdiv_4_s0/CLK</td>
</tr>
<tr>
<td>2.743</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R17C11[1][A]</td>
<td style=" font-weight:bold;">test1/wng1/clkdiv_4_s0/Q</td>
</tr>
<tr>
<td>2.745</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[1][A]</td>
<td>test1/wng1/n82_s2/I0</td>
</tr>
<tr>
<td>3.117</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C11[1][A]</td>
<td style=" background: #97FFFF;">test1/wng1/n82_s2/F</td>
</tr>
<tr>
<td>3.117</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C11[1][A]</td>
<td style=" font-weight:bold;">test1/wng1/clkdiv_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>2.410</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[1][A]</td>
<td>test1/wng1/clkdiv_4_s0/CLK</td>
</tr>
<tr>
<td>2.410</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C11[1][A]</td>
<td>test1/wng1/clkdiv_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 57.770%; route: 1.018, 42.230%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 57.770%; route: 1.018, 42.230%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.117</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.410</td>
</tr>
<tr>
<td class="label">From</td>
<td>test1/wng1/clkdiv_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>test1/wng1/clkdiv_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpuclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>2.410</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C11[0][A]</td>
<td>test1/wng1/clkdiv_6_s0/CLK</td>
</tr>
<tr>
<td>2.743</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R18C11[0][A]</td>
<td style=" font-weight:bold;">test1/wng1/clkdiv_6_s0/Q</td>
</tr>
<tr>
<td>2.745</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C11[0][A]</td>
<td>test1/wng1/n80_s3/I3</td>
</tr>
<tr>
<td>3.117</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C11[0][A]</td>
<td style=" background: #97FFFF;">test1/wng1/n80_s3/F</td>
</tr>
<tr>
<td>3.117</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[0][A]</td>
<td style=" font-weight:bold;">test1/wng1/clkdiv_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>2.410</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C11[0][A]</td>
<td>test1/wng1/clkdiv_6_s0/CLK</td>
</tr>
<tr>
<td>2.410</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C11[0][A]</td>
<td>test1/wng1/clkdiv_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 57.770%; route: 1.018, 42.230%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 57.770%; route: 1.018, 42.230%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.117</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.410</td>
</tr>
<tr>
<td class="label">From</td>
<td>test1/toneC/clkdiv_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>test1/toneC/clkdiv_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpuclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>2.410</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C10[0][A]</td>
<td>test1/toneC/clkdiv_7_s0/CLK</td>
</tr>
<tr>
<td>2.743</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C10[0][A]</td>
<td style=" font-weight:bold;">test1/toneC/clkdiv_7_s0/Q</td>
</tr>
<tr>
<td>2.745</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C10[0][A]</td>
<td>test1/toneC/n107_s2/I3</td>
</tr>
<tr>
<td>3.117</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C10[0][A]</td>
<td style=" background: #97FFFF;">test1/toneC/n107_s2/F</td>
</tr>
<tr>
<td>3.117</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[0][A]</td>
<td style=" font-weight:bold;">test1/toneC/clkdiv_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>562</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>2.410</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C10[0][A]</td>
<td>test1/toneC/clkdiv_7_s0/CLK</td>
</tr>
<tr>
<td>2.410</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C10[0][A]</td>
<td>test1/toneC/clkdiv_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 57.770%; route: 1.018, 42.230%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 57.770%; route: 1.018, 42.230%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.186</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.409</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/tmds_serdes[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>549</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[0][A]</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R14C34[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.454</td>
<td>0.424</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[0][B]</td>
<td>svo_hdmi_inst/n147_s1/I1</td>
</tr>
<tr>
<td>2.553</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>95</td>
<td>R15C34[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/n147_s1/F</td>
</tr>
<tr>
<td>5.186</td>
<td>2.633</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/tmds_serdes[0]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>3.968</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.362</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.484</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[A]</td>
<td>svo_hdmi_inst/tmds_serdes[0]/FCLK</td>
</tr>
<tr>
<td>6.454</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.409</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>svo_hdmi_inst/tmds_serdes[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.943</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.968</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 23.818%; route: 3.057, 66.248%; tC2Q: 0.458, 9.933%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.121, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.186</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.409</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/tmds_serdes[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>549</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[0][A]</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R14C34[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.454</td>
<td>0.424</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[0][B]</td>
<td>svo_hdmi_inst/n147_s1/I1</td>
</tr>
<tr>
<td>2.553</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>95</td>
<td>R15C34[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/n147_s1/F</td>
</tr>
<tr>
<td>5.186</td>
<td>2.633</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/tmds_serdes[1]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>3.968</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.362</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.484</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT39[A]</td>
<td>svo_hdmi_inst/tmds_serdes[1]/FCLK</td>
</tr>
<tr>
<td>6.454</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.409</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>svo_hdmi_inst/tmds_serdes[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.943</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.968</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 23.818%; route: 3.057, 66.248%; tC2Q: 0.458, 9.933%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.121, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.186</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.409</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/tmds_serdes[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>549</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[0][A]</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R14C34[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.454</td>
<td>0.424</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[0][B]</td>
<td>svo_hdmi_inst/n147_s1/I1</td>
</tr>
<tr>
<td>2.553</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>95</td>
<td>R15C34[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/n147_s1/F</td>
</tr>
<tr>
<td>5.186</td>
<td>2.633</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/tmds_serdes[2]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>3.968</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.362</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.484</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td>svo_hdmi_inst/tmds_serdes[2]/FCLK</td>
</tr>
<tr>
<td>6.454</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.409</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>svo_hdmi_inst/tmds_serdes[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.943</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.968</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 23.818%; route: 3.057, 66.248%; tC2Q: 0.458, 9.933%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.121, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.184</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.186</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.370</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/tmds_serdes[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>549</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[0][A]</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R14C34[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.454</td>
<td>0.424</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[0][B]</td>
<td>svo_hdmi_inst/n147_s1/I1</td>
</tr>
<tr>
<td>2.553</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>95</td>
<td>R15C34[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/n147_s1/F</td>
</tr>
<tr>
<td>5.186</td>
<td>2.633</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/tmds_serdes[2]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.936</td>
<td>7.936</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.936</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.330</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.445</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td>svo_hdmi_inst/tmds_serdes[2]/FCLK</td>
</tr>
<tr>
<td>10.415</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>10.370</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>svo_hdmi_inst/tmds_serdes[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.937</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.936</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 23.818%; route: 3.057, 66.248%; tC2Q: 0.458, 9.933%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.115, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.184</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.186</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.370</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/tmds_serdes[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>549</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[0][A]</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R14C34[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.454</td>
<td>0.424</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[0][B]</td>
<td>svo_hdmi_inst/n147_s1/I1</td>
</tr>
<tr>
<td>2.553</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>95</td>
<td>R15C34[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/n147_s1/F</td>
</tr>
<tr>
<td>5.186</td>
<td>2.633</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/tmds_serdes[1]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.936</td>
<td>7.936</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.936</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.330</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.445</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td>svo_hdmi_inst/tmds_serdes[1]/FCLK</td>
</tr>
<tr>
<td>10.415</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>10.370</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>svo_hdmi_inst/tmds_serdes[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.937</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.936</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 23.818%; route: 3.057, 66.248%; tC2Q: 0.458, 9.933%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.115, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.184</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.186</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.370</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/tmds_serdes[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>549</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[0][A]</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R14C34[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.454</td>
<td>0.424</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[0][B]</td>
<td>svo_hdmi_inst/n147_s1/I1</td>
</tr>
<tr>
<td>2.553</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>95</td>
<td>R15C34[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/n147_s1/F</td>
</tr>
<tr>
<td>5.186</td>
<td>2.633</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/tmds_serdes[0]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.936</td>
<td>7.936</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.936</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.330</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.445</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td>svo_hdmi_inst/tmds_serdes[0]/FCLK</td>
</tr>
<tr>
<td>10.415</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>10.370</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>svo_hdmi_inst/tmds_serdes[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.937</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.936</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 23.818%; route: 3.057, 66.248%; tC2Q: 0.458, 9.933%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.115, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.023</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.186</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/tmds_serdes[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>549</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[0][A]</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R14C34[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.454</td>
<td>0.424</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[0][B]</td>
<td>svo_hdmi_inst/n147_s1/I1</td>
</tr>
<tr>
<td>2.553</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>95</td>
<td>R15C34[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/n147_s1/F</td>
</tr>
<tr>
<td>5.186</td>
<td>2.633</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/tmds_serdes[2]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>549</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td>svo_hdmi_inst/tmds_serdes[2]/PCLK</td>
</tr>
<tr>
<td>40.210</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>svo_hdmi_inst/tmds_serdes[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 23.818%; route: 3.057, 66.248%; tC2Q: 0.458, 9.933%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.023</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.186</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/tmds_serdes[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>549</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[0][A]</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R14C34[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.454</td>
<td>0.424</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[0][B]</td>
<td>svo_hdmi_inst/n147_s1/I1</td>
</tr>
<tr>
<td>2.553</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>95</td>
<td>R15C34[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/n147_s1/F</td>
</tr>
<tr>
<td>5.186</td>
<td>2.633</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/tmds_serdes[1]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>549</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td>svo_hdmi_inst/tmds_serdes[1]/PCLK</td>
</tr>
<tr>
<td>40.210</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>svo_hdmi_inst/tmds_serdes[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 23.818%; route: 3.057, 66.248%; tC2Q: 0.458, 9.933%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.023</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.186</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/tmds_serdes[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>549</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[0][A]</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R14C34[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.454</td>
<td>0.424</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[0][B]</td>
<td>svo_hdmi_inst/n147_s1/I1</td>
</tr>
<tr>
<td>2.553</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>95</td>
<td>R15C34[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/n147_s1/F</td>
</tr>
<tr>
<td>5.186</td>
<td>2.633</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/tmds_serdes[0]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>549</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td>svo_hdmi_inst/tmds_serdes[0]/PCLK</td>
</tr>
<tr>
<td>40.210</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>svo_hdmi_inst/tmds_serdes[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 23.818%; route: 3.057, 66.248%; tC2Q: 0.458, 9.933%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.813</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.334</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.521</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/tmds_serdes[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>549</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[0][A]</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R14C34[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.088</td>
<td>0.242</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[0][B]</td>
<td>svo_hdmi_inst/n147_s1/I1</td>
</tr>
<tr>
<td>1.812</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>95</td>
<td>R15C34[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/n147_s1/F</td>
</tr>
<tr>
<td>3.334</td>
<td>1.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/tmds_serdes[0]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.478</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td>svo_hdmi_inst/tmds_serdes[0]/FCLK</td>
</tr>
<tr>
<td>2.508</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2.521</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>svo_hdmi_inst/tmds_serdes[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.965</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 25.667%; route: 1.763, 62.516%; tC2Q: 0.333, 11.817%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.085, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.813</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.334</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.521</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/tmds_serdes[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>549</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[0][A]</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R14C34[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.088</td>
<td>0.242</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[0][B]</td>
<td>svo_hdmi_inst/n147_s1/I1</td>
</tr>
<tr>
<td>1.812</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>95</td>
<td>R15C34[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/n147_s1/F</td>
</tr>
<tr>
<td>3.334</td>
<td>1.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/tmds_serdes[1]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.478</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td>svo_hdmi_inst/tmds_serdes[1]/FCLK</td>
</tr>
<tr>
<td>2.508</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2.521</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>svo_hdmi_inst/tmds_serdes[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.965</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 25.667%; route: 1.763, 62.516%; tC2Q: 0.333, 11.817%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.085, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.813</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.334</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.521</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/tmds_serdes[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>549</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[0][A]</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R14C34[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.088</td>
<td>0.242</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[0][B]</td>
<td>svo_hdmi_inst/n147_s1/I1</td>
</tr>
<tr>
<td>1.812</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>95</td>
<td>R15C34[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/n147_s1/F</td>
</tr>
<tr>
<td>3.334</td>
<td>1.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/tmds_serdes[2]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.478</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td>svo_hdmi_inst/tmds_serdes[2]/FCLK</td>
</tr>
<tr>
<td>2.508</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2.521</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>svo_hdmi_inst/tmds_serdes[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.965</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 25.667%; route: 1.763, 62.516%; tC2Q: 0.333, 11.817%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.085, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.808</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.334</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/tmds_serdes[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>549</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[0][A]</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R14C34[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.088</td>
<td>0.242</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[0][B]</td>
<td>svo_hdmi_inst/n147_s1/I1</td>
</tr>
<tr>
<td>1.812</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>95</td>
<td>R15C34[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/n147_s1/F</td>
</tr>
<tr>
<td>3.334</td>
<td>1.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/tmds_serdes[2]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>549</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td>svo_hdmi_inst/tmds_serdes[2]/PCLK</td>
</tr>
<tr>
<td>0.526</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>svo_hdmi_inst/tmds_serdes[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 25.667%; route: 1.763, 62.516%; tC2Q: 0.333, 11.817%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.808</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.334</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/tmds_serdes[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>549</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[0][A]</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R14C34[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.088</td>
<td>0.242</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[0][B]</td>
<td>svo_hdmi_inst/n147_s1/I1</td>
</tr>
<tr>
<td>1.812</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>95</td>
<td>R15C34[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/n147_s1/F</td>
</tr>
<tr>
<td>3.334</td>
<td>1.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/tmds_serdes[1]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>549</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td>svo_hdmi_inst/tmds_serdes[1]/PCLK</td>
</tr>
<tr>
<td>0.526</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>svo_hdmi_inst/tmds_serdes[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 25.667%; route: 1.763, 62.516%; tC2Q: 0.333, 11.817%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.808</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.334</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/tmds_serdes[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>549</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[0][A]</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R14C34[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.088</td>
<td>0.242</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[0][B]</td>
<td>svo_hdmi_inst/n147_s1/I1</td>
</tr>
<tr>
<td>1.812</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>95</td>
<td>R15C34[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/n147_s1/F</td>
</tr>
<tr>
<td>3.334</td>
<td>1.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/tmds_serdes[0]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>549</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td>svo_hdmi_inst/tmds_serdes[0]/PCLK</td>
</tr>
<tr>
<td>0.526</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>svo_hdmi_inst/tmds_serdes[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 25.667%; route: 1.763, 62.516%; tC2Q: 0.333, 11.817%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.775</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.334</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-1.441</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/tmds_serdes[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>549</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[0][A]</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R14C34[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.088</td>
<td>0.242</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[0][B]</td>
<td>svo_hdmi_inst/n147_s1/I1</td>
</tr>
<tr>
<td>1.812</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>95</td>
<td>R15C34[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/n147_s1/F</td>
</tr>
<tr>
<td>3.334</td>
<td>1.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/tmds_serdes[2]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-3.968</td>
<td>-3.968</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-1.574</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-1.484</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td>svo_hdmi_inst/tmds_serdes[2]/FCLK</td>
</tr>
<tr>
<td>-1.454</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>-1.441</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>svo_hdmi_inst/tmds_serdes[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.971</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-3.968</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 25.667%; route: 1.763, 62.516%; tC2Q: 0.333, 11.817%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.775</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.334</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-1.441</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/tmds_serdes[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>549</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[0][A]</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R14C34[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.088</td>
<td>0.242</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[0][B]</td>
<td>svo_hdmi_inst/n147_s1/I1</td>
</tr>
<tr>
<td>1.812</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>95</td>
<td>R15C34[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/n147_s1/F</td>
</tr>
<tr>
<td>3.334</td>
<td>1.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/tmds_serdes[1]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-3.968</td>
<td>-3.968</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-1.574</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-1.484</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT39[A]</td>
<td>svo_hdmi_inst/tmds_serdes[1]/FCLK</td>
</tr>
<tr>
<td>-1.454</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>-1.441</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>svo_hdmi_inst/tmds_serdes[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.971</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-3.968</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 25.667%; route: 1.763, 62.516%; tC2Q: 0.333, 11.817%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.775</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.334</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-1.441</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/tmds_serdes[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>549</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[0][A]</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R14C34[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.088</td>
<td>0.242</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[0][B]</td>
<td>svo_hdmi_inst/n147_s1/I1</td>
</tr>
<tr>
<td>1.812</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>95</td>
<td>R15C34[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/n147_s1/F</td>
</tr>
<tr>
<td>3.334</td>
<td>1.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/tmds_serdes[0]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-3.968</td>
<td>-3.968</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-1.574</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-1.484</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[A]</td>
<td>svo_hdmi_inst/tmds_serdes[0]/FCLK</td>
</tr>
<tr>
<td>-1.454</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>-1.441</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>svo_hdmi_inst/tmds_serdes[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.971</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-3.968</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 25.667%; route: 1.763, 62.516%; tC2Q: 0.333, 11.817%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.300</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.550</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cpuclk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>spi_1/divider_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>13.860</td>
<td>1.546</td>
<td>tNET</td>
<td>FF</td>
<td>spi_1/divider_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>22.410</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>spi_1/divider_12_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.300</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.550</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cpuclk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>spi_1/divider_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>13.860</td>
<td>1.546</td>
<td>tNET</td>
<td>FF</td>
<td>spi_1/divider_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>22.410</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>spi_1/divider_10_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.300</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.550</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cpuclk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>spi_1/divider_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>13.860</td>
<td>1.546</td>
<td>tNET</td>
<td>FF</td>
<td>spi_1/divider_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>22.410</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>spi_1/divider_6_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.300</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.550</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cpuclk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>spi_1/disk_sck_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>13.860</td>
<td>1.546</td>
<td>tNET</td>
<td>FF</td>
<td>spi_1/disk_sck_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>22.410</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>spi_1/disk_sck_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.300</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.550</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cpuclk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>spi_1/data_rx_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>13.860</td>
<td>1.546</td>
<td>tNET</td>
<td>FF</td>
<td>spi_1/data_rx_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>22.410</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>spi_1/data_rx_1_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.300</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.550</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cpuclk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>serial_1/txdata_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>13.860</td>
<td>1.546</td>
<td>tNET</td>
<td>FF</td>
<td>serial_1/txdata_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>22.410</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>serial_1/txdata_1_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.300</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.550</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cpuclk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>test1/r0_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>13.860</td>
<td>1.546</td>
<td>tNET</td>
<td>FF</td>
<td>test1/r0_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>22.410</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>test1/r0_4_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.300</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.550</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cpuclk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>test1/toneB/divider_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>13.860</td>
<td>1.546</td>
<td>tNET</td>
<td>FF</td>
<td>test1/toneB/divider_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>22.410</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>test1/toneB/divider_11_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.300</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.550</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cpuclk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>13.860</td>
<td>1.546</td>
<td>tNET</td>
<td>FF</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>22.410</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_10_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.300</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.550</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cpuclk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>13.860</td>
<td>1.546</td>
<td>tNET</td>
<td>FF</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>22.410</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_11_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>562</td>
<td>cpuclk_d</td>
<td>-9.786</td>
<td>1.546</td>
</tr>
<tr>
<td>549</td>
<td>clk_p</td>
<td>1.222</td>
<td>0.659</td>
</tr>
<tr>
<td>95</td>
<td>svo_hdmi_inst/n147_5</td>
<td>1.222</td>
<td>3.117</td>
</tr>
<tr>
<td>57</td>
<td>svo_hdmi_inst/n1716_6</td>
<td>15.077</td>
<td>3.601</td>
</tr>
<tr>
<td>56</td>
<td>svo_hdmi_inst/svo_enc/pixel_fifo_rdaddr[2]</td>
<td>26.239</td>
<td>3.314</td>
</tr>
<tr>
<td>40</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dff_q_7</td>
<td>9.292</td>
<td>1.881</td>
</tr>
<tr>
<td>39</td>
<td>svo_hdmi_inst/svo_overlay/svo_buf_in/n169_7</td>
<td>33.823</td>
<td>1.824</td>
</tr>
<tr>
<td>39</td>
<td>svo_hdmi_inst/svo_overlay/svo_buf_out/n169_5</td>
<td>28.748</td>
<td>2.982</td>
</tr>
<tr>
<td>35</td>
<td>svo_hdmi_inst/svo_tcard/n1757_12</td>
<td>12.698</td>
<td>1.996</td>
</tr>
<tr>
<td>34</td>
<td>svo_hdmi_inst/svo_term/oresetn</td>
<td>34.230</td>
<td>2.618</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C9</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C13</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C15</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C16</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C3</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C22</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C11</td>
<td>100.00%</td>
</tr>
<tr>
<td>R12C41</td>
<td>100.00%</td>
</tr>
<tr>
<td>R24C15</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk_osc -period 37.037 -waveform {0 18.518} [get_ports {clk}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
