{
  "id": "amd_epyc_turin",
  "vendor": "AMD",
  "model": "AMD EPYC Turin",
  "device_type": "cpu",
  "product_category": "datacenter",
  "ops_per_clock": {
    "fp64": 1536,
    "fp32": 3072,
    "fp16": 6144,
    "fp8": 0,
    "fp4": 0,
    "bf16": 0,
    "tf32": 0,
    "int64": 1536,
    "int32": 3072,
    "int16": 6144,
    "int8": 12288,
    "int4": 0
  },
  "ops_per_clock_notes": {
    "fp32": "192 cores x 16 FP32/cycle (native AVX-512) = 3,072 FP32 ops/clock",
    "fp64": "192 cores x 8 FP64/cycle (native AVX-512) = 1,536 FP64 ops/clock",
    "int8": "192 cores x 64 INT8/cycle (native AVX-512) = 12,288 INT8 ops/clock",
    "note": "Native AVX-512 on Zen 5 (not double-pumped like Zen 4)"
  },
  "theoretical_peaks": {
    "fp64": 3840.0,
    "fp32": 7680.0,
    "fp16": 15360.0,
    "fp8": 0.0,
    "fp4": 0.0,
    "bf16": 0.0,
    "tf32": 0.0,
    "int64": 3840.0,
    "int32": 7680.0,
    "int16": 15360.0,
    "int8": 30720.0,
    "int4": 0.0
  },
  "theoretical_peaks_notes": "Legacy field - calculated at base_clock_mhz (2500 MHz). Use ops_per_clock x clock_mhz for accurate peaks. PROJECTED specs.",
  "peak_bandwidth_gbps": 576.0,
  "architecture": "Zen 5",
  "compute_units": 192,
  "memory_gb": 512,
  "tdp_watts": 500,
  "base_clock_mhz": 2500.0,
  "boost_clock_mhz": 3800.0,
  "platform": "x86_64",
  "notes": "Turin (Next-Gen 2024-2025). 192 Zen 5 cores (384 threads). TSMC 3nm. Chiplet design (24x 8-core CCDs). Native AVX-512 (not double-pumped). 50% more cores than 9754. 12-channel DDR5-6000. PCIe 6.0 with 160 lanes. CXL 2.0. PROJECTED - not yet shipping."
}