strict digraph "" {
	node [label="\N"];
	"98:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f8ec65dc350>",
		fillcolor=springgreen,
		label="98:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"99:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f8ee7b69910>",
		fillcolor=cadetblue,
		label="99:BS
data_lo = data_a;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f8ee7b69910>]",
		style=filled,
		typ=BlockingSubstitution];
	"98:IF" -> "99:BS"	 [cond="['LOW_MUX']",
		label="(LOW_MUX == 1)",
		lineno=98];
	"Leaf_93:AL"	 [def_var="['data_hi', 'data_lo']",
		label="Leaf_93:AL"];
	"99:BS" -> "Leaf_93:AL"	 [cond="[]",
		lineno=None];
	"104:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f8ec6559890>",
		fillcolor=turquoise,
		label="104:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"107:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f8ee7b2b310>",
		fillcolor=springgreen,
		label="107:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"104:BL" -> "107:IF"	 [cond="[]",
		lineno=None];
	"105:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f8ec6559f10>",
		fillcolor=springgreen,
		label="105:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"104:BL" -> "105:IF"	 [cond="[]",
		lineno=None];
	"110:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f8ee7b2b590>",
		fillcolor=lightcyan,
		label="110:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"111:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f8ee7b2b5d0>",
		fillcolor=turquoise,
		label="111:BL
data_lo = { DATA_WIDTH{ 1'b0 } };
data_hi = { DATA_WIDTH{ 1'b0 } };",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f8ee7b2b610>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f8ee7b2b810>]",
		style=filled,
		typ=Block];
	"110:CA" -> "111:BL"	 [cond="[]",
		lineno=None];
	"96:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f8ee7b2ba10>",
		fillcolor=lightcyan,
		label="96:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"97:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f8ee7b2ba90>",
		fillcolor=turquoise,
		label="97:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"96:CA" -> "97:BL"	 [cond="[]",
		lineno=None];
	"94:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f8ee7b2bdd0>",
		fillcolor=turquoise,
		label="94:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"95:CS"	 [ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f8ee7b2be10>",
		fillcolor=linen,
		label="95:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"94:BL" -> "95:CS"	 [cond="[]",
		lineno=None];
	"93:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f8ee7b2bd10>",
		clk_sens=False,
		fillcolor=gold,
		label="93:AL",
		sens="['data_b', 'data_a']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['data_b', 'data_a', 'sel0', 'LOW_MUX', 'HI_MUX']"];
	"93:AL" -> "94:BL"	 [cond="[]",
		lineno=None];
	"100:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f8ee7b2bad0>",
		fillcolor=springgreen,
		label="100:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"101:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f8ee7b2bb10>",
		fillcolor=cadetblue,
		label="101:BS
data_hi = data_b;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f8ee7b2bb10>]",
		style=filled,
		typ=BlockingSubstitution];
	"100:IF" -> "101:BS"	 [cond="['HI_MUX']",
		label="(HI_MUX == 1)",
		lineno=100];
	"106:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f8ec65598d0>",
		fillcolor=cadetblue,
		label="106:BS
data_lo = data_b;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f8ec65598d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"106:BS" -> "Leaf_93:AL"	 [cond="[]",
		lineno=None];
	"97:BL" -> "98:IF"	 [cond="[]",
		lineno=None];
	"97:BL" -> "100:IF"	 [cond="[]",
		lineno=None];
	"101:BS" -> "Leaf_93:AL"	 [cond="[]",
		lineno=None];
	"111:BL" -> "Leaf_93:AL"	 [cond="[]",
		lineno=None];
	"108:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f8ee7b2b390>",
		fillcolor=cadetblue,
		label="108:BS
data_hi = data_a;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f8ee7b2b390>]",
		style=filled,
		typ=BlockingSubstitution];
	"107:IF" -> "108:BS"	 [cond="['HI_MUX']",
		label="(HI_MUX == 1)",
		lineno=107];
	"105:IF" -> "106:BS"	 [cond="['LOW_MUX']",
		label="(LOW_MUX == 1)",
		lineno=105];
	"103:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f8ee7b2bed0>",
		fillcolor=lightcyan,
		label="103:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"103:CA" -> "104:BL"	 [cond="[]",
		lineno=None];
	"108:BS" -> "Leaf_93:AL"	 [cond="[]",
		lineno=None];
	"95:CS" -> "110:CA"	 [cond="['sel0']",
		label=sel0,
		lineno=95];
	"95:CS" -> "96:CA"	 [cond="['sel0']",
		label=sel0,
		lineno=95];
	"95:CS" -> "103:CA"	 [cond="['sel0']",
		label=sel0,
		lineno=95];
}
