--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3751 paths analyzed, 400 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.423ns.
--------------------------------------------------------------------------------
Slack:                  10.577ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_time_keeper_q_FSM_FFd1_4 (FF)
  Destination:          M_time_keeper_q_FSM_FFd1_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.388ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_time_keeper_q_FSM_FFd1_4 to M_time_keeper_q_FSM_FFd1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y23.DQ      Tcko                  0.525   M_time_keeper_q_FSM_FFd1_4
                                                       M_time_keeper_q_FSM_FFd1_4
    SLICE_X9Y44.A4       net (fanout=9)        2.674   M_time_keeper_q_FSM_FFd1_4
    SLICE_X9Y44.A        Tilo                  0.259   mylightup_1/N109
                                                       M_myTimeKeeper_moleNumber<2>1101
    SLICE_X9Y34.D2       net (fanout=1)        1.422   M_myTimeKeeper_moleNumber<2>1101
    SLICE_X9Y34.D        Tilo                  0.259   M_myTimeKeeper_moleNumber<2>110
                                                       M_myTimeKeeper_moleNumber<2>11012
    SLICE_X11Y26.A2      net (fanout=1)        1.866   M_myTimeKeeper_moleNumber<2>110
    SLICE_X11Y26.A       Tilo                  0.259   M_time_keeper_q_FSM_FFd3
                                                       M_myTimeKeeper_moleNumber<2>2
    SLICE_X11Y26.B6      net (fanout=3)        0.158   M_myTimeKeeper_moleNumber<2>2
    SLICE_X11Y26.B       Tilo                  0.259   M_time_keeper_q_FSM_FFd3
                                                       M_time_keeper_q_FSM_FFd1-In3
    SLICE_X12Y23.CX      net (fanout=4)        1.622   M_time_keeper_q_FSM_FFd1-In
    SLICE_X12Y23.CLK     Tdick                 0.085   M_time_keeper_q_FSM_FFd1_4
                                                       M_time_keeper_q_FSM_FFd1_3
    -------------------------------------------------  ---------------------------
    Total                                      9.388ns (1.646ns logic, 7.742ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack:                  10.583ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_time_keeper_q_FSM_FFd1_4 (FF)
  Destination:          M_time_keeper_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.391ns (Levels of Logic = 4)
  Clock Path Skew:      0.009ns (0.621 - 0.612)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_time_keeper_q_FSM_FFd1_4 to M_time_keeper_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y23.DQ      Tcko                  0.525   M_time_keeper_q_FSM_FFd1_4
                                                       M_time_keeper_q_FSM_FFd1_4
    SLICE_X9Y44.A4       net (fanout=9)        2.674   M_time_keeper_q_FSM_FFd1_4
    SLICE_X9Y44.A        Tilo                  0.259   mylightup_1/N109
                                                       M_myTimeKeeper_moleNumber<2>1101
    SLICE_X9Y34.D2       net (fanout=1)        1.422   M_myTimeKeeper_moleNumber<2>1101
    SLICE_X9Y34.D        Tilo                  0.259   M_myTimeKeeper_moleNumber<2>110
                                                       M_myTimeKeeper_moleNumber<2>11012
    SLICE_X11Y26.A2      net (fanout=1)        1.866   M_myTimeKeeper_moleNumber<2>110
    SLICE_X11Y26.A       Tilo                  0.259   M_time_keeper_q_FSM_FFd3
                                                       M_myTimeKeeper_moleNumber<2>2
    SLICE_X9Y22.A3       net (fanout=3)        0.827   M_myTimeKeeper_moleNumber<2>2
    SLICE_X9Y22.A        Tilo                  0.259   M_time_keeper_q_FSM_FFd2_3
                                                       M_time_keeper_q_FSM_FFd2-In3
    SLICE_X11Y26.AX      net (fanout=3)        0.927   M_time_keeper_q_FSM_FFd2-In
    SLICE_X11Y26.CLK     Tdick                 0.114   M_time_keeper_q_FSM_FFd3
                                                       M_time_keeper_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      9.391ns (1.675ns logic, 7.716ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack:                  10.781ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_time_keeper_q_FSM_FFd1_4 (FF)
  Destination:          M_time_keeper_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.184ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_time_keeper_q_FSM_FFd1_4 to M_time_keeper_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y23.DQ      Tcko                  0.525   M_time_keeper_q_FSM_FFd1_4
                                                       M_time_keeper_q_FSM_FFd1_4
    SLICE_X9Y44.A4       net (fanout=9)        2.674   M_time_keeper_q_FSM_FFd1_4
    SLICE_X9Y44.A        Tilo                  0.259   mylightup_1/N109
                                                       M_myTimeKeeper_moleNumber<2>1101
    SLICE_X9Y34.D2       net (fanout=1)        1.422   M_myTimeKeeper_moleNumber<2>1101
    SLICE_X9Y34.D        Tilo                  0.259   M_myTimeKeeper_moleNumber<2>110
                                                       M_myTimeKeeper_moleNumber<2>11012
    SLICE_X11Y26.A2      net (fanout=1)        1.866   M_myTimeKeeper_moleNumber<2>110
    SLICE_X11Y26.A       Tilo                  0.259   M_time_keeper_q_FSM_FFd3
                                                       M_myTimeKeeper_moleNumber<2>2
    SLICE_X11Y26.B6      net (fanout=3)        0.158   M_myTimeKeeper_moleNumber<2>2
    SLICE_X11Y26.B       Tilo                  0.259   M_time_keeper_q_FSM_FFd3
                                                       M_time_keeper_q_FSM_FFd1-In3
    SLICE_X12Y23.AX      net (fanout=4)        1.418   M_time_keeper_q_FSM_FFd1-In
    SLICE_X12Y23.CLK     Tdick                 0.085   M_time_keeper_q_FSM_FFd1_4
                                                       M_time_keeper_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                      9.184ns (1.646ns logic, 7.538ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack:                  10.854ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_time_keeper_q_FSM_FFd1_3 (FF)
  Destination:          M_time_keeper_q_FSM_FFd1_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.111ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_time_keeper_q_FSM_FFd1_3 to M_time_keeper_q_FSM_FFd1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y23.CQ      Tcko                  0.525   M_time_keeper_q_FSM_FFd1_4
                                                       M_time_keeper_q_FSM_FFd1_3
    SLICE_X7Y44.A3       net (fanout=18)       3.009   M_time_keeper_q_FSM_FFd1_3
    SLICE_X7Y44.A        Tilo                  0.259   N132
                                                       mylightup_1/PWR_3_o_PWR_3_o_AND_10_o9
    SLICE_X11Y26.A3      net (fanout=2)        2.935   PWR_3_o_PWR_3_o_AND_10_o8
    SLICE_X11Y26.A       Tilo                  0.259   M_time_keeper_q_FSM_FFd3
                                                       M_myTimeKeeper_moleNumber<2>2
    SLICE_X11Y26.B6      net (fanout=3)        0.158   M_myTimeKeeper_moleNumber<2>2
    SLICE_X11Y26.B       Tilo                  0.259   M_time_keeper_q_FSM_FFd3
                                                       M_time_keeper_q_FSM_FFd1-In3
    SLICE_X12Y23.CX      net (fanout=4)        1.622   M_time_keeper_q_FSM_FFd1-In
    SLICE_X12Y23.CLK     Tdick                 0.085   M_time_keeper_q_FSM_FFd1_4
                                                       M_time_keeper_q_FSM_FFd1_3
    -------------------------------------------------  ---------------------------
    Total                                      9.111ns (1.387ns logic, 7.724ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack:                  10.855ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_time_keeper_q_FSM_FFd1_4 (FF)
  Destination:          M_time_keeper_q_FSM_FFd2_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.117ns (Levels of Logic = 4)
  Clock Path Skew:      0.007ns (0.619 - 0.612)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_time_keeper_q_FSM_FFd1_4 to M_time_keeper_q_FSM_FFd2_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y23.DQ      Tcko                  0.525   M_time_keeper_q_FSM_FFd1_4
                                                       M_time_keeper_q_FSM_FFd1_4
    SLICE_X9Y44.A4       net (fanout=9)        2.674   M_time_keeper_q_FSM_FFd1_4
    SLICE_X9Y44.A        Tilo                  0.259   mylightup_1/N109
                                                       M_myTimeKeeper_moleNumber<2>1101
    SLICE_X9Y34.D2       net (fanout=1)        1.422   M_myTimeKeeper_moleNumber<2>1101
    SLICE_X9Y34.D        Tilo                  0.259   M_myTimeKeeper_moleNumber<2>110
                                                       M_myTimeKeeper_moleNumber<2>11012
    SLICE_X11Y26.A2      net (fanout=1)        1.866   M_myTimeKeeper_moleNumber<2>110
    SLICE_X11Y26.A       Tilo                  0.259   M_time_keeper_q_FSM_FFd3
                                                       M_myTimeKeeper_moleNumber<2>2
    SLICE_X9Y22.A3       net (fanout=3)        0.827   M_myTimeKeeper_moleNumber<2>2
    SLICE_X9Y22.A        Tilo                  0.259   M_time_keeper_q_FSM_FFd2_3
                                                       M_time_keeper_q_FSM_FFd2-In3
    SLICE_X9Y22.CX       net (fanout=3)        0.653   M_time_keeper_q_FSM_FFd2-In
    SLICE_X9Y22.CLK      Tdick                 0.114   M_time_keeper_q_FSM_FFd2_3
                                                       M_time_keeper_q_FSM_FFd2_3
    -------------------------------------------------  ---------------------------
    Total                                      9.117ns (1.675ns logic, 7.442ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack:                  10.860ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_time_keeper_q_FSM_FFd1_3 (FF)
  Destination:          M_time_keeper_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.114ns (Levels of Logic = 3)
  Clock Path Skew:      0.009ns (0.621 - 0.612)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_time_keeper_q_FSM_FFd1_3 to M_time_keeper_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y23.CQ      Tcko                  0.525   M_time_keeper_q_FSM_FFd1_4
                                                       M_time_keeper_q_FSM_FFd1_3
    SLICE_X7Y44.A3       net (fanout=18)       3.009   M_time_keeper_q_FSM_FFd1_3
    SLICE_X7Y44.A        Tilo                  0.259   N132
                                                       mylightup_1/PWR_3_o_PWR_3_o_AND_10_o9
    SLICE_X11Y26.A3      net (fanout=2)        2.935   PWR_3_o_PWR_3_o_AND_10_o8
    SLICE_X11Y26.A       Tilo                  0.259   M_time_keeper_q_FSM_FFd3
                                                       M_myTimeKeeper_moleNumber<2>2
    SLICE_X9Y22.A3       net (fanout=3)        0.827   M_myTimeKeeper_moleNumber<2>2
    SLICE_X9Y22.A        Tilo                  0.259   M_time_keeper_q_FSM_FFd2_3
                                                       M_time_keeper_q_FSM_FFd2-In3
    SLICE_X11Y26.AX      net (fanout=3)        0.927   M_time_keeper_q_FSM_FFd2-In
    SLICE_X11Y26.CLK     Tdick                 0.114   M_time_keeper_q_FSM_FFd3
                                                       M_time_keeper_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      9.114ns (1.416ns logic, 7.698ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack:                  10.959ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_time_keeper_q_FSM_FFd1_4 (FF)
  Destination:          M_time_keeper_q_FSM_FFd1_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.006ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_time_keeper_q_FSM_FFd1_4 to M_time_keeper_q_FSM_FFd1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y23.DQ      Tcko                  0.525   M_time_keeper_q_FSM_FFd1_4
                                                       M_time_keeper_q_FSM_FFd1_4
    SLICE_X9Y44.A4       net (fanout=9)        2.674   M_time_keeper_q_FSM_FFd1_4
    SLICE_X9Y44.A        Tilo                  0.259   mylightup_1/N109
                                                       M_myTimeKeeper_moleNumber<2>1101
    SLICE_X9Y34.D2       net (fanout=1)        1.422   M_myTimeKeeper_moleNumber<2>1101
    SLICE_X9Y34.D        Tilo                  0.259   M_myTimeKeeper_moleNumber<2>110
                                                       M_myTimeKeeper_moleNumber<2>11012
    SLICE_X11Y26.A2      net (fanout=1)        1.866   M_myTimeKeeper_moleNumber<2>110
    SLICE_X11Y26.A       Tilo                  0.259   M_time_keeper_q_FSM_FFd3
                                                       M_myTimeKeeper_moleNumber<2>2
    SLICE_X11Y26.B6      net (fanout=3)        0.158   M_myTimeKeeper_moleNumber<2>2
    SLICE_X11Y26.B       Tilo                  0.259   M_time_keeper_q_FSM_FFd3
                                                       M_time_keeper_q_FSM_FFd1-In3
    SLICE_X12Y23.DX      net (fanout=4)        1.240   M_time_keeper_q_FSM_FFd1-In
    SLICE_X12Y23.CLK     Tdick                 0.085   M_time_keeper_q_FSM_FFd1_4
                                                       M_time_keeper_q_FSM_FFd1_4
    -------------------------------------------------  ---------------------------
    Total                                      9.006ns (1.646ns logic, 7.360ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack:                  11.032ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_time_keeper_q_FSM_FFd1_4 (FF)
  Destination:          M_time_keeper_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.940ns (Levels of Logic = 4)
  Clock Path Skew:      0.007ns (0.619 - 0.612)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_time_keeper_q_FSM_FFd1_4 to M_time_keeper_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y23.DQ      Tcko                  0.525   M_time_keeper_q_FSM_FFd1_4
                                                       M_time_keeper_q_FSM_FFd1_4
    SLICE_X9Y44.A4       net (fanout=9)        2.674   M_time_keeper_q_FSM_FFd1_4
    SLICE_X9Y44.A        Tilo                  0.259   mylightup_1/N109
                                                       M_myTimeKeeper_moleNumber<2>1101
    SLICE_X9Y34.D2       net (fanout=1)        1.422   M_myTimeKeeper_moleNumber<2>1101
    SLICE_X9Y34.D        Tilo                  0.259   M_myTimeKeeper_moleNumber<2>110
                                                       M_myTimeKeeper_moleNumber<2>11012
    SLICE_X11Y26.A2      net (fanout=1)        1.866   M_myTimeKeeper_moleNumber<2>110
    SLICE_X11Y26.A       Tilo                  0.259   M_time_keeper_q_FSM_FFd3
                                                       M_myTimeKeeper_moleNumber<2>2
    SLICE_X9Y22.A3       net (fanout=3)        0.827   M_myTimeKeeper_moleNumber<2>2
    SLICE_X9Y22.A        Tilo                  0.259   M_time_keeper_q_FSM_FFd2_3
                                                       M_time_keeper_q_FSM_FFd2-In3
    SLICE_X9Y22.BX       net (fanout=3)        0.476   M_time_keeper_q_FSM_FFd2-In
    SLICE_X9Y22.CLK      Tdick                 0.114   M_time_keeper_q_FSM_FFd2_3
                                                       M_time_keeper_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                      8.940ns (1.675ns logic, 7.265ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack:                  11.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_time_keeper_q_FSM_FFd1_4 (FF)
  Destination:          M_time_keeper_q_FSM_FFd1_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.920ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_time_keeper_q_FSM_FFd1_4 to M_time_keeper_q_FSM_FFd1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y23.DQ      Tcko                  0.525   M_time_keeper_q_FSM_FFd1_4
                                                       M_time_keeper_q_FSM_FFd1_4
    SLICE_X9Y43.A3       net (fanout=9)        2.552   M_time_keeper_q_FSM_FFd1_4
    SLICE_X9Y43.A        Tilo                  0.259   N171
                                                       M_myTimeKeeper_moleNumber<2>1103
    SLICE_X9Y34.D3       net (fanout=2)        1.076   M_myTimeKeeper_moleNumber<2>1103
    SLICE_X9Y34.D        Tilo                  0.259   M_myTimeKeeper_moleNumber<2>110
                                                       M_myTimeKeeper_moleNumber<2>11012
    SLICE_X11Y26.A2      net (fanout=1)        1.866   M_myTimeKeeper_moleNumber<2>110
    SLICE_X11Y26.A       Tilo                  0.259   M_time_keeper_q_FSM_FFd3
                                                       M_myTimeKeeper_moleNumber<2>2
    SLICE_X11Y26.B6      net (fanout=3)        0.158   M_myTimeKeeper_moleNumber<2>2
    SLICE_X11Y26.B       Tilo                  0.259   M_time_keeper_q_FSM_FFd3
                                                       M_time_keeper_q_FSM_FFd1-In3
    SLICE_X12Y23.CX      net (fanout=4)        1.622   M_time_keeper_q_FSM_FFd1-In
    SLICE_X12Y23.CLK     Tdick                 0.085   M_time_keeper_q_FSM_FFd1_4
                                                       M_time_keeper_q_FSM_FFd1_3
    -------------------------------------------------  ---------------------------
    Total                                      8.920ns (1.646ns logic, 7.274ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack:                  11.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_time_keeper_q_FSM_FFd1_4 (FF)
  Destination:          M_time_keeper_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.923ns (Levels of Logic = 4)
  Clock Path Skew:      0.009ns (0.621 - 0.612)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_time_keeper_q_FSM_FFd1_4 to M_time_keeper_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y23.DQ      Tcko                  0.525   M_time_keeper_q_FSM_FFd1_4
                                                       M_time_keeper_q_FSM_FFd1_4
    SLICE_X9Y43.A3       net (fanout=9)        2.552   M_time_keeper_q_FSM_FFd1_4
    SLICE_X9Y43.A        Tilo                  0.259   N171
                                                       M_myTimeKeeper_moleNumber<2>1103
    SLICE_X9Y34.D3       net (fanout=2)        1.076   M_myTimeKeeper_moleNumber<2>1103
    SLICE_X9Y34.D        Tilo                  0.259   M_myTimeKeeper_moleNumber<2>110
                                                       M_myTimeKeeper_moleNumber<2>11012
    SLICE_X11Y26.A2      net (fanout=1)        1.866   M_myTimeKeeper_moleNumber<2>110
    SLICE_X11Y26.A       Tilo                  0.259   M_time_keeper_q_FSM_FFd3
                                                       M_myTimeKeeper_moleNumber<2>2
    SLICE_X9Y22.A3       net (fanout=3)        0.827   M_myTimeKeeper_moleNumber<2>2
    SLICE_X9Y22.A        Tilo                  0.259   M_time_keeper_q_FSM_FFd2_3
                                                       M_time_keeper_q_FSM_FFd2-In3
    SLICE_X11Y26.AX      net (fanout=3)        0.927   M_time_keeper_q_FSM_FFd2-In
    SLICE_X11Y26.CLK     Tdick                 0.114   M_time_keeper_q_FSM_FFd3
                                                       M_time_keeper_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      8.923ns (1.675ns logic, 7.248ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack:                  11.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_time_keeper_q_FSM_FFd1_3 (FF)
  Destination:          M_time_keeper_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.907ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_time_keeper_q_FSM_FFd1_3 to M_time_keeper_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y23.CQ      Tcko                  0.525   M_time_keeper_q_FSM_FFd1_4
                                                       M_time_keeper_q_FSM_FFd1_3
    SLICE_X7Y44.A3       net (fanout=18)       3.009   M_time_keeper_q_FSM_FFd1_3
    SLICE_X7Y44.A        Tilo                  0.259   N132
                                                       mylightup_1/PWR_3_o_PWR_3_o_AND_10_o9
    SLICE_X11Y26.A3      net (fanout=2)        2.935   PWR_3_o_PWR_3_o_AND_10_o8
    SLICE_X11Y26.A       Tilo                  0.259   M_time_keeper_q_FSM_FFd3
                                                       M_myTimeKeeper_moleNumber<2>2
    SLICE_X11Y26.B6      net (fanout=3)        0.158   M_myTimeKeeper_moleNumber<2>2
    SLICE_X11Y26.B       Tilo                  0.259   M_time_keeper_q_FSM_FFd3
                                                       M_time_keeper_q_FSM_FFd1-In3
    SLICE_X12Y23.AX      net (fanout=4)        1.418   M_time_keeper_q_FSM_FFd1-In
    SLICE_X12Y23.CLK     Tdick                 0.085   M_time_keeper_q_FSM_FFd1_4
                                                       M_time_keeper_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                      8.907ns (1.387ns logic, 7.520ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack:                  11.132ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_time_keeper_q_FSM_FFd1_3 (FF)
  Destination:          M_time_keeper_q_FSM_FFd2_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.840ns (Levels of Logic = 3)
  Clock Path Skew:      0.007ns (0.619 - 0.612)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_time_keeper_q_FSM_FFd1_3 to M_time_keeper_q_FSM_FFd2_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y23.CQ      Tcko                  0.525   M_time_keeper_q_FSM_FFd1_4
                                                       M_time_keeper_q_FSM_FFd1_3
    SLICE_X7Y44.A3       net (fanout=18)       3.009   M_time_keeper_q_FSM_FFd1_3
    SLICE_X7Y44.A        Tilo                  0.259   N132
                                                       mylightup_1/PWR_3_o_PWR_3_o_AND_10_o9
    SLICE_X11Y26.A3      net (fanout=2)        2.935   PWR_3_o_PWR_3_o_AND_10_o8
    SLICE_X11Y26.A       Tilo                  0.259   M_time_keeper_q_FSM_FFd3
                                                       M_myTimeKeeper_moleNumber<2>2
    SLICE_X9Y22.A3       net (fanout=3)        0.827   M_myTimeKeeper_moleNumber<2>2
    SLICE_X9Y22.A        Tilo                  0.259   M_time_keeper_q_FSM_FFd2_3
                                                       M_time_keeper_q_FSM_FFd2-In3
    SLICE_X9Y22.CX       net (fanout=3)        0.653   M_time_keeper_q_FSM_FFd2-In
    SLICE_X9Y22.CLK      Tdick                 0.114   M_time_keeper_q_FSM_FFd2_3
                                                       M_time_keeper_q_FSM_FFd2_3
    -------------------------------------------------  ---------------------------
    Total                                      8.840ns (1.416ns logic, 7.424ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack:                  11.155ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_time_keeper_q_FSM_FFd1_4 (FF)
  Destination:          M_time_keeper_q_FSM_FFd1_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.810ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_time_keeper_q_FSM_FFd1_4 to M_time_keeper_q_FSM_FFd1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y23.DQ      Tcko                  0.525   M_time_keeper_q_FSM_FFd1_4
                                                       M_time_keeper_q_FSM_FFd1_4
    SLICE_X9Y44.A4       net (fanout=9)        2.674   M_time_keeper_q_FSM_FFd1_4
    SLICE_X9Y44.A        Tilo                  0.259   mylightup_1/N109
                                                       M_myTimeKeeper_moleNumber<2>1101
    SLICE_X9Y34.D2       net (fanout=1)        1.422   M_myTimeKeeper_moleNumber<2>1101
    SLICE_X9Y34.D        Tilo                  0.259   M_myTimeKeeper_moleNumber<2>110
                                                       M_myTimeKeeper_moleNumber<2>11012
    SLICE_X11Y26.A2      net (fanout=1)        1.866   M_myTimeKeeper_moleNumber<2>110
    SLICE_X11Y26.A       Tilo                  0.259   M_time_keeper_q_FSM_FFd3
                                                       M_myTimeKeeper_moleNumber<2>2
    SLICE_X11Y26.B6      net (fanout=3)        0.158   M_myTimeKeeper_moleNumber<2>2
    SLICE_X11Y26.B       Tilo                  0.259   M_time_keeper_q_FSM_FFd3
                                                       M_time_keeper_q_FSM_FFd1-In3
    SLICE_X12Y23.BX      net (fanout=4)        1.044   M_time_keeper_q_FSM_FFd1-In
    SLICE_X12Y23.CLK     Tdick                 0.085   M_time_keeper_q_FSM_FFd1_4
                                                       M_time_keeper_q_FSM_FFd1_2
    -------------------------------------------------  ---------------------------
    Total                                      8.810ns (1.646ns logic, 7.164ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack:                  11.177ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_time_keeper_q_FSM_FFd3_1 (FF)
  Destination:          M_time_keeper_q_FSM_FFd1_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.731ns (Levels of Logic = 4)
  Clock Path Skew:      -0.057ns (0.588 - 0.645)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_time_keeper_q_FSM_FFd3_1 to M_time_keeper_q_FSM_FFd1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.AQ      Tcko                  0.476   M_time_keeper_q_FSM_FFd3_3
                                                       M_time_keeper_q_FSM_FFd3_1
    SLICE_X9Y43.A1       net (fanout=17)       2.412   M_time_keeper_q_FSM_FFd3_1
    SLICE_X9Y43.A        Tilo                  0.259   N171
                                                       M_myTimeKeeper_moleNumber<2>1103
    SLICE_X9Y34.D3       net (fanout=2)        1.076   M_myTimeKeeper_moleNumber<2>1103
    SLICE_X9Y34.D        Tilo                  0.259   M_myTimeKeeper_moleNumber<2>110
                                                       M_myTimeKeeper_moleNumber<2>11012
    SLICE_X11Y26.A2      net (fanout=1)        1.866   M_myTimeKeeper_moleNumber<2>110
    SLICE_X11Y26.A       Tilo                  0.259   M_time_keeper_q_FSM_FFd3
                                                       M_myTimeKeeper_moleNumber<2>2
    SLICE_X11Y26.B6      net (fanout=3)        0.158   M_myTimeKeeper_moleNumber<2>2
    SLICE_X11Y26.B       Tilo                  0.259   M_time_keeper_q_FSM_FFd3
                                                       M_time_keeper_q_FSM_FFd1-In3
    SLICE_X12Y23.CX      net (fanout=4)        1.622   M_time_keeper_q_FSM_FFd1-In
    SLICE_X12Y23.CLK     Tdick                 0.085   M_time_keeper_q_FSM_FFd1_4
                                                       M_time_keeper_q_FSM_FFd1_3
    -------------------------------------------------  ---------------------------
    Total                                      8.731ns (1.597ns logic, 7.134ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack:                  11.208ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_time_keeper_q_FSM_FFd3_1 (FF)
  Destination:          M_time_keeper_q_FSM_FFd1_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.700ns (Levels of Logic = 4)
  Clock Path Skew:      -0.057ns (0.588 - 0.645)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_time_keeper_q_FSM_FFd3_1 to M_time_keeper_q_FSM_FFd1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.AQ      Tcko                  0.476   M_time_keeper_q_FSM_FFd3_3
                                                       M_time_keeper_q_FSM_FFd3_1
    SLICE_X9Y44.A3       net (fanout=17)       2.035   M_time_keeper_q_FSM_FFd3_1
    SLICE_X9Y44.A        Tilo                  0.259   mylightup_1/N109
                                                       M_myTimeKeeper_moleNumber<2>1101
    SLICE_X9Y34.D2       net (fanout=1)        1.422   M_myTimeKeeper_moleNumber<2>1101
    SLICE_X9Y34.D        Tilo                  0.259   M_myTimeKeeper_moleNumber<2>110
                                                       M_myTimeKeeper_moleNumber<2>11012
    SLICE_X11Y26.A2      net (fanout=1)        1.866   M_myTimeKeeper_moleNumber<2>110
    SLICE_X11Y26.A       Tilo                  0.259   M_time_keeper_q_FSM_FFd3
                                                       M_myTimeKeeper_moleNumber<2>2
    SLICE_X11Y26.B6      net (fanout=3)        0.158   M_myTimeKeeper_moleNumber<2>2
    SLICE_X11Y26.B       Tilo                  0.259   M_time_keeper_q_FSM_FFd3
                                                       M_time_keeper_q_FSM_FFd1-In3
    SLICE_X12Y23.CX      net (fanout=4)        1.622   M_time_keeper_q_FSM_FFd1-In
    SLICE_X12Y23.CLK     Tdick                 0.085   M_time_keeper_q_FSM_FFd1_4
                                                       M_time_keeper_q_FSM_FFd1_3
    -------------------------------------------------  ---------------------------
    Total                                      8.700ns (1.597ns logic, 7.103ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack:                  11.220ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_time_keeper_q_FSM_FFd3_1 (FF)
  Destination:          M_time_keeper_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.734ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.188 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_time_keeper_q_FSM_FFd3_1 to M_time_keeper_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.AQ      Tcko                  0.476   M_time_keeper_q_FSM_FFd3_3
                                                       M_time_keeper_q_FSM_FFd3_1
    SLICE_X9Y43.A1       net (fanout=17)       2.412   M_time_keeper_q_FSM_FFd3_1
    SLICE_X9Y43.A        Tilo                  0.259   N171
                                                       M_myTimeKeeper_moleNumber<2>1103
    SLICE_X9Y34.D3       net (fanout=2)        1.076   M_myTimeKeeper_moleNumber<2>1103
    SLICE_X9Y34.D        Tilo                  0.259   M_myTimeKeeper_moleNumber<2>110
                                                       M_myTimeKeeper_moleNumber<2>11012
    SLICE_X11Y26.A2      net (fanout=1)        1.866   M_myTimeKeeper_moleNumber<2>110
    SLICE_X11Y26.A       Tilo                  0.259   M_time_keeper_q_FSM_FFd3
                                                       M_myTimeKeeper_moleNumber<2>2
    SLICE_X9Y22.A3       net (fanout=3)        0.827   M_myTimeKeeper_moleNumber<2>2
    SLICE_X9Y22.A        Tilo                  0.259   M_time_keeper_q_FSM_FFd2_3
                                                       M_time_keeper_q_FSM_FFd2-In3
    SLICE_X11Y26.AX      net (fanout=3)        0.927   M_time_keeper_q_FSM_FFd2-In
    SLICE_X11Y26.CLK     Tdick                 0.114   M_time_keeper_q_FSM_FFd3
                                                       M_time_keeper_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      8.734ns (1.626ns logic, 7.108ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack:                  11.236ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_time_keeper_q_FSM_FFd1_3 (FF)
  Destination:          M_time_keeper_q_FSM_FFd1_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.729ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_time_keeper_q_FSM_FFd1_3 to M_time_keeper_q_FSM_FFd1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y23.CQ      Tcko                  0.525   M_time_keeper_q_FSM_FFd1_4
                                                       M_time_keeper_q_FSM_FFd1_3
    SLICE_X7Y44.A3       net (fanout=18)       3.009   M_time_keeper_q_FSM_FFd1_3
    SLICE_X7Y44.A        Tilo                  0.259   N132
                                                       mylightup_1/PWR_3_o_PWR_3_o_AND_10_o9
    SLICE_X11Y26.A3      net (fanout=2)        2.935   PWR_3_o_PWR_3_o_AND_10_o8
    SLICE_X11Y26.A       Tilo                  0.259   M_time_keeper_q_FSM_FFd3
                                                       M_myTimeKeeper_moleNumber<2>2
    SLICE_X11Y26.B6      net (fanout=3)        0.158   M_myTimeKeeper_moleNumber<2>2
    SLICE_X11Y26.B       Tilo                  0.259   M_time_keeper_q_FSM_FFd3
                                                       M_time_keeper_q_FSM_FFd1-In3
    SLICE_X12Y23.DX      net (fanout=4)        1.240   M_time_keeper_q_FSM_FFd1-In
    SLICE_X12Y23.CLK     Tdick                 0.085   M_time_keeper_q_FSM_FFd1_4
                                                       M_time_keeper_q_FSM_FFd1_4
    -------------------------------------------------  ---------------------------
    Total                                      8.729ns (1.387ns logic, 7.342ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack:                  11.249ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_time_keeper_q_FSM_FFd1_4 (FF)
  Destination:          M_time_keeper_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.716ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_time_keeper_q_FSM_FFd1_4 to M_time_keeper_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y23.DQ      Tcko                  0.525   M_time_keeper_q_FSM_FFd1_4
                                                       M_time_keeper_q_FSM_FFd1_4
    SLICE_X9Y43.A3       net (fanout=9)        2.552   M_time_keeper_q_FSM_FFd1_4
    SLICE_X9Y43.A        Tilo                  0.259   N171
                                                       M_myTimeKeeper_moleNumber<2>1103
    SLICE_X9Y34.D3       net (fanout=2)        1.076   M_myTimeKeeper_moleNumber<2>1103
    SLICE_X9Y34.D        Tilo                  0.259   M_myTimeKeeper_moleNumber<2>110
                                                       M_myTimeKeeper_moleNumber<2>11012
    SLICE_X11Y26.A2      net (fanout=1)        1.866   M_myTimeKeeper_moleNumber<2>110
    SLICE_X11Y26.A       Tilo                  0.259   M_time_keeper_q_FSM_FFd3
                                                       M_myTimeKeeper_moleNumber<2>2
    SLICE_X11Y26.B6      net (fanout=3)        0.158   M_myTimeKeeper_moleNumber<2>2
    SLICE_X11Y26.B       Tilo                  0.259   M_time_keeper_q_FSM_FFd3
                                                       M_time_keeper_q_FSM_FFd1-In3
    SLICE_X12Y23.AX      net (fanout=4)        1.418   M_time_keeper_q_FSM_FFd1-In
    SLICE_X12Y23.CLK     Tdick                 0.085   M_time_keeper_q_FSM_FFd1_4
                                                       M_time_keeper_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                      8.716ns (1.646ns logic, 7.070ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack:                  11.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_time_keeper_q_FSM_FFd3_1 (FF)
  Destination:          M_time_keeper_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.703ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.188 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_time_keeper_q_FSM_FFd3_1 to M_time_keeper_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.AQ      Tcko                  0.476   M_time_keeper_q_FSM_FFd3_3
                                                       M_time_keeper_q_FSM_FFd3_1
    SLICE_X9Y44.A3       net (fanout=17)       2.035   M_time_keeper_q_FSM_FFd3_1
    SLICE_X9Y44.A        Tilo                  0.259   mylightup_1/N109
                                                       M_myTimeKeeper_moleNumber<2>1101
    SLICE_X9Y34.D2       net (fanout=1)        1.422   M_myTimeKeeper_moleNumber<2>1101
    SLICE_X9Y34.D        Tilo                  0.259   M_myTimeKeeper_moleNumber<2>110
                                                       M_myTimeKeeper_moleNumber<2>11012
    SLICE_X11Y26.A2      net (fanout=1)        1.866   M_myTimeKeeper_moleNumber<2>110
    SLICE_X11Y26.A       Tilo                  0.259   M_time_keeper_q_FSM_FFd3
                                                       M_myTimeKeeper_moleNumber<2>2
    SLICE_X9Y22.A3       net (fanout=3)        0.827   M_myTimeKeeper_moleNumber<2>2
    SLICE_X9Y22.A        Tilo                  0.259   M_time_keeper_q_FSM_FFd2_3
                                                       M_time_keeper_q_FSM_FFd2-In3
    SLICE_X11Y26.AX      net (fanout=3)        0.927   M_time_keeper_q_FSM_FFd2-In
    SLICE_X11Y26.CLK     Tdick                 0.114   M_time_keeper_q_FSM_FFd3
                                                       M_time_keeper_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      8.703ns (1.626ns logic, 7.077ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack:                  11.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_time_keeper_q_FSM_FFd1_3 (FF)
  Destination:          M_time_keeper_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.663ns (Levels of Logic = 3)
  Clock Path Skew:      0.007ns (0.619 - 0.612)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_time_keeper_q_FSM_FFd1_3 to M_time_keeper_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y23.CQ      Tcko                  0.525   M_time_keeper_q_FSM_FFd1_4
                                                       M_time_keeper_q_FSM_FFd1_3
    SLICE_X7Y44.A3       net (fanout=18)       3.009   M_time_keeper_q_FSM_FFd1_3
    SLICE_X7Y44.A        Tilo                  0.259   N132
                                                       mylightup_1/PWR_3_o_PWR_3_o_AND_10_o9
    SLICE_X11Y26.A3      net (fanout=2)        2.935   PWR_3_o_PWR_3_o_AND_10_o8
    SLICE_X11Y26.A       Tilo                  0.259   M_time_keeper_q_FSM_FFd3
                                                       M_myTimeKeeper_moleNumber<2>2
    SLICE_X9Y22.A3       net (fanout=3)        0.827   M_myTimeKeeper_moleNumber<2>2
    SLICE_X9Y22.A        Tilo                  0.259   M_time_keeper_q_FSM_FFd2_3
                                                       M_time_keeper_q_FSM_FFd2-In3
    SLICE_X9Y22.BX       net (fanout=3)        0.476   M_time_keeper_q_FSM_FFd2-In
    SLICE_X9Y22.CLK      Tdick                 0.114   M_time_keeper_q_FSM_FFd2_3
                                                       M_time_keeper_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                      8.663ns (1.416ns logic, 7.247ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack:                  11.323ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_time_keeper_q_FSM_FFd1_4 (FF)
  Destination:          M_time_keeper_q_FSM_FFd2_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.649ns (Levels of Logic = 4)
  Clock Path Skew:      0.007ns (0.619 - 0.612)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_time_keeper_q_FSM_FFd1_4 to M_time_keeper_q_FSM_FFd2_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y23.DQ      Tcko                  0.525   M_time_keeper_q_FSM_FFd1_4
                                                       M_time_keeper_q_FSM_FFd1_4
    SLICE_X9Y43.A3       net (fanout=9)        2.552   M_time_keeper_q_FSM_FFd1_4
    SLICE_X9Y43.A        Tilo                  0.259   N171
                                                       M_myTimeKeeper_moleNumber<2>1103
    SLICE_X9Y34.D3       net (fanout=2)        1.076   M_myTimeKeeper_moleNumber<2>1103
    SLICE_X9Y34.D        Tilo                  0.259   M_myTimeKeeper_moleNumber<2>110
                                                       M_myTimeKeeper_moleNumber<2>11012
    SLICE_X11Y26.A2      net (fanout=1)        1.866   M_myTimeKeeper_moleNumber<2>110
    SLICE_X11Y26.A       Tilo                  0.259   M_time_keeper_q_FSM_FFd3
                                                       M_myTimeKeeper_moleNumber<2>2
    SLICE_X9Y22.A3       net (fanout=3)        0.827   M_myTimeKeeper_moleNumber<2>2
    SLICE_X9Y22.A        Tilo                  0.259   M_time_keeper_q_FSM_FFd2_3
                                                       M_time_keeper_q_FSM_FFd2-In3
    SLICE_X9Y22.CX       net (fanout=3)        0.653   M_time_keeper_q_FSM_FFd2-In
    SLICE_X9Y22.CLK      Tdick                 0.114   M_time_keeper_q_FSM_FFd2_3
                                                       M_time_keeper_q_FSM_FFd2_3
    -------------------------------------------------  ---------------------------
    Total                                      8.649ns (1.675ns logic, 6.974ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack:                  11.381ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_time_keeper_q_FSM_FFd3_1 (FF)
  Destination:          M_time_keeper_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.527ns (Levels of Logic = 4)
  Clock Path Skew:      -0.057ns (0.588 - 0.645)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_time_keeper_q_FSM_FFd3_1 to M_time_keeper_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.AQ      Tcko                  0.476   M_time_keeper_q_FSM_FFd3_3
                                                       M_time_keeper_q_FSM_FFd3_1
    SLICE_X9Y43.A1       net (fanout=17)       2.412   M_time_keeper_q_FSM_FFd3_1
    SLICE_X9Y43.A        Tilo                  0.259   N171
                                                       M_myTimeKeeper_moleNumber<2>1103
    SLICE_X9Y34.D3       net (fanout=2)        1.076   M_myTimeKeeper_moleNumber<2>1103
    SLICE_X9Y34.D        Tilo                  0.259   M_myTimeKeeper_moleNumber<2>110
                                                       M_myTimeKeeper_moleNumber<2>11012
    SLICE_X11Y26.A2      net (fanout=1)        1.866   M_myTimeKeeper_moleNumber<2>110
    SLICE_X11Y26.A       Tilo                  0.259   M_time_keeper_q_FSM_FFd3
                                                       M_myTimeKeeper_moleNumber<2>2
    SLICE_X11Y26.B6      net (fanout=3)        0.158   M_myTimeKeeper_moleNumber<2>2
    SLICE_X11Y26.B       Tilo                  0.259   M_time_keeper_q_FSM_FFd3
                                                       M_time_keeper_q_FSM_FFd1-In3
    SLICE_X12Y23.AX      net (fanout=4)        1.418   M_time_keeper_q_FSM_FFd1-In
    SLICE_X12Y23.CLK     Tdick                 0.085   M_time_keeper_q_FSM_FFd1_4
                                                       M_time_keeper_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                      8.527ns (1.597ns logic, 6.930ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack:                  11.412ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_time_keeper_q_FSM_FFd3_1 (FF)
  Destination:          M_time_keeper_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.496ns (Levels of Logic = 4)
  Clock Path Skew:      -0.057ns (0.588 - 0.645)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_time_keeper_q_FSM_FFd3_1 to M_time_keeper_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.AQ      Tcko                  0.476   M_time_keeper_q_FSM_FFd3_3
                                                       M_time_keeper_q_FSM_FFd3_1
    SLICE_X9Y44.A3       net (fanout=17)       2.035   M_time_keeper_q_FSM_FFd3_1
    SLICE_X9Y44.A        Tilo                  0.259   mylightup_1/N109
                                                       M_myTimeKeeper_moleNumber<2>1101
    SLICE_X9Y34.D2       net (fanout=1)        1.422   M_myTimeKeeper_moleNumber<2>1101
    SLICE_X9Y34.D        Tilo                  0.259   M_myTimeKeeper_moleNumber<2>110
                                                       M_myTimeKeeper_moleNumber<2>11012
    SLICE_X11Y26.A2      net (fanout=1)        1.866   M_myTimeKeeper_moleNumber<2>110
    SLICE_X11Y26.A       Tilo                  0.259   M_time_keeper_q_FSM_FFd3
                                                       M_myTimeKeeper_moleNumber<2>2
    SLICE_X11Y26.B6      net (fanout=3)        0.158   M_myTimeKeeper_moleNumber<2>2
    SLICE_X11Y26.B       Tilo                  0.259   M_time_keeper_q_FSM_FFd3
                                                       M_time_keeper_q_FSM_FFd1-In3
    SLICE_X12Y23.AX      net (fanout=4)        1.418   M_time_keeper_q_FSM_FFd1-In
    SLICE_X12Y23.CLK     Tdick                 0.085   M_time_keeper_q_FSM_FFd1_4
                                                       M_time_keeper_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                      8.496ns (1.597ns logic, 6.899ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack:                  11.427ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_time_keeper_q_FSM_FFd1_4 (FF)
  Destination:          M_time_keeper_q_FSM_FFd1_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.538ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_time_keeper_q_FSM_FFd1_4 to M_time_keeper_q_FSM_FFd1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y23.DQ      Tcko                  0.525   M_time_keeper_q_FSM_FFd1_4
                                                       M_time_keeper_q_FSM_FFd1_4
    SLICE_X9Y43.A3       net (fanout=9)        2.552   M_time_keeper_q_FSM_FFd1_4
    SLICE_X9Y43.A        Tilo                  0.259   N171
                                                       M_myTimeKeeper_moleNumber<2>1103
    SLICE_X9Y34.D3       net (fanout=2)        1.076   M_myTimeKeeper_moleNumber<2>1103
    SLICE_X9Y34.D        Tilo                  0.259   M_myTimeKeeper_moleNumber<2>110
                                                       M_myTimeKeeper_moleNumber<2>11012
    SLICE_X11Y26.A2      net (fanout=1)        1.866   M_myTimeKeeper_moleNumber<2>110
    SLICE_X11Y26.A       Tilo                  0.259   M_time_keeper_q_FSM_FFd3
                                                       M_myTimeKeeper_moleNumber<2>2
    SLICE_X11Y26.B6      net (fanout=3)        0.158   M_myTimeKeeper_moleNumber<2>2
    SLICE_X11Y26.B       Tilo                  0.259   M_time_keeper_q_FSM_FFd3
                                                       M_time_keeper_q_FSM_FFd1-In3
    SLICE_X12Y23.DX      net (fanout=4)        1.240   M_time_keeper_q_FSM_FFd1-In
    SLICE_X12Y23.CLK     Tdick                 0.085   M_time_keeper_q_FSM_FFd1_4
                                                       M_time_keeper_q_FSM_FFd1_4
    -------------------------------------------------  ---------------------------
    Total                                      8.538ns (1.646ns logic, 6.892ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack:                  11.432ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_time_keeper_q_FSM_FFd1_3 (FF)
  Destination:          M_time_keeper_q_FSM_FFd1_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.533ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_time_keeper_q_FSM_FFd1_3 to M_time_keeper_q_FSM_FFd1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y23.CQ      Tcko                  0.525   M_time_keeper_q_FSM_FFd1_4
                                                       M_time_keeper_q_FSM_FFd1_3
    SLICE_X7Y44.A3       net (fanout=18)       3.009   M_time_keeper_q_FSM_FFd1_3
    SLICE_X7Y44.A        Tilo                  0.259   N132
                                                       mylightup_1/PWR_3_o_PWR_3_o_AND_10_o9
    SLICE_X11Y26.A3      net (fanout=2)        2.935   PWR_3_o_PWR_3_o_AND_10_o8
    SLICE_X11Y26.A       Tilo                  0.259   M_time_keeper_q_FSM_FFd3
                                                       M_myTimeKeeper_moleNumber<2>2
    SLICE_X11Y26.B6      net (fanout=3)        0.158   M_myTimeKeeper_moleNumber<2>2
    SLICE_X11Y26.B       Tilo                  0.259   M_time_keeper_q_FSM_FFd3
                                                       M_time_keeper_q_FSM_FFd1-In3
    SLICE_X12Y23.BX      net (fanout=4)        1.044   M_time_keeper_q_FSM_FFd1-In
    SLICE_X12Y23.CLK     Tdick                 0.085   M_time_keeper_q_FSM_FFd1_4
                                                       M_time_keeper_q_FSM_FFd1_2
    -------------------------------------------------  ---------------------------
    Total                                      8.533ns (1.387ns logic, 7.146ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack:                  11.443ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_time_keeper_q_FSM_FFd2_1 (FF)
  Destination:          M_time_keeper_q_FSM_FFd1_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.467ns (Levels of Logic = 4)
  Clock Path Skew:      -0.055ns (0.588 - 0.643)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_time_keeper_q_FSM_FFd2_1 to M_time_keeper_q_FSM_FFd1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y22.AQ       Tcko                  0.430   M_time_keeper_q_FSM_FFd2_3
                                                       M_time_keeper_q_FSM_FFd2_1
    SLICE_X9Y44.A6       net (fanout=19)       1.848   M_time_keeper_q_FSM_FFd2_1
    SLICE_X9Y44.A        Tilo                  0.259   mylightup_1/N109
                                                       M_myTimeKeeper_moleNumber<2>1101
    SLICE_X9Y34.D2       net (fanout=1)        1.422   M_myTimeKeeper_moleNumber<2>1101
    SLICE_X9Y34.D        Tilo                  0.259   M_myTimeKeeper_moleNumber<2>110
                                                       M_myTimeKeeper_moleNumber<2>11012
    SLICE_X11Y26.A2      net (fanout=1)        1.866   M_myTimeKeeper_moleNumber<2>110
    SLICE_X11Y26.A       Tilo                  0.259   M_time_keeper_q_FSM_FFd3
                                                       M_myTimeKeeper_moleNumber<2>2
    SLICE_X11Y26.B6      net (fanout=3)        0.158   M_myTimeKeeper_moleNumber<2>2
    SLICE_X11Y26.B       Tilo                  0.259   M_time_keeper_q_FSM_FFd3
                                                       M_time_keeper_q_FSM_FFd1-In3
    SLICE_X12Y23.CX      net (fanout=4)        1.622   M_time_keeper_q_FSM_FFd1-In
    SLICE_X12Y23.CLK     Tdick                 0.085   M_time_keeper_q_FSM_FFd1_4
                                                       M_time_keeper_q_FSM_FFd1_3
    -------------------------------------------------  ---------------------------
    Total                                      8.467ns (1.551ns logic, 6.916ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack:                  11.480ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_time_keeper_q_FSM_FFd2_1 (FF)
  Destination:          M_time_keeper_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.470ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.316 - 0.331)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_time_keeper_q_FSM_FFd2_1 to M_time_keeper_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y22.AQ       Tcko                  0.430   M_time_keeper_q_FSM_FFd2_3
                                                       M_time_keeper_q_FSM_FFd2_1
    SLICE_X9Y44.A6       net (fanout=19)       1.848   M_time_keeper_q_FSM_FFd2_1
    SLICE_X9Y44.A        Tilo                  0.259   mylightup_1/N109
                                                       M_myTimeKeeper_moleNumber<2>1101
    SLICE_X9Y34.D2       net (fanout=1)        1.422   M_myTimeKeeper_moleNumber<2>1101
    SLICE_X9Y34.D        Tilo                  0.259   M_myTimeKeeper_moleNumber<2>110
                                                       M_myTimeKeeper_moleNumber<2>11012
    SLICE_X11Y26.A2      net (fanout=1)        1.866   M_myTimeKeeper_moleNumber<2>110
    SLICE_X11Y26.A       Tilo                  0.259   M_time_keeper_q_FSM_FFd3
                                                       M_myTimeKeeper_moleNumber<2>2
    SLICE_X9Y22.A3       net (fanout=3)        0.827   M_myTimeKeeper_moleNumber<2>2
    SLICE_X9Y22.A        Tilo                  0.259   M_time_keeper_q_FSM_FFd2_3
                                                       M_time_keeper_q_FSM_FFd2-In3
    SLICE_X11Y26.AX      net (fanout=3)        0.927   M_time_keeper_q_FSM_FFd2-In
    SLICE_X11Y26.CLK     Tdick                 0.114   M_time_keeper_q_FSM_FFd3
                                                       M_time_keeper_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      8.470ns (1.580ns logic, 6.890ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack:                  11.486ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_time_keeper_q_FSM_FFd3_1 (FF)
  Destination:          M_time_keeper_q_FSM_FFd2_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.460ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.314 - 0.333)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_time_keeper_q_FSM_FFd3_1 to M_time_keeper_q_FSM_FFd2_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.AQ      Tcko                  0.476   M_time_keeper_q_FSM_FFd3_3
                                                       M_time_keeper_q_FSM_FFd3_1
    SLICE_X9Y43.A1       net (fanout=17)       2.412   M_time_keeper_q_FSM_FFd3_1
    SLICE_X9Y43.A        Tilo                  0.259   N171
                                                       M_myTimeKeeper_moleNumber<2>1103
    SLICE_X9Y34.D3       net (fanout=2)        1.076   M_myTimeKeeper_moleNumber<2>1103
    SLICE_X9Y34.D        Tilo                  0.259   M_myTimeKeeper_moleNumber<2>110
                                                       M_myTimeKeeper_moleNumber<2>11012
    SLICE_X11Y26.A2      net (fanout=1)        1.866   M_myTimeKeeper_moleNumber<2>110
    SLICE_X11Y26.A       Tilo                  0.259   M_time_keeper_q_FSM_FFd3
                                                       M_myTimeKeeper_moleNumber<2>2
    SLICE_X9Y22.A3       net (fanout=3)        0.827   M_myTimeKeeper_moleNumber<2>2
    SLICE_X9Y22.A        Tilo                  0.259   M_time_keeper_q_FSM_FFd2_3
                                                       M_time_keeper_q_FSM_FFd2-In3
    SLICE_X9Y22.CX       net (fanout=3)        0.653   M_time_keeper_q_FSM_FFd2-In
    SLICE_X9Y22.CLK      Tdick                 0.114   M_time_keeper_q_FSM_FFd2_3
                                                       M_time_keeper_q_FSM_FFd2_3
    -------------------------------------------------  ---------------------------
    Total                                      8.460ns (1.626ns logic, 6.834ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack:                  11.500ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_time_keeper_q_FSM_FFd1_4 (FF)
  Destination:          M_time_keeper_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.472ns (Levels of Logic = 4)
  Clock Path Skew:      0.007ns (0.619 - 0.612)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_time_keeper_q_FSM_FFd1_4 to M_time_keeper_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y23.DQ      Tcko                  0.525   M_time_keeper_q_FSM_FFd1_4
                                                       M_time_keeper_q_FSM_FFd1_4
    SLICE_X9Y43.A3       net (fanout=9)        2.552   M_time_keeper_q_FSM_FFd1_4
    SLICE_X9Y43.A        Tilo                  0.259   N171
                                                       M_myTimeKeeper_moleNumber<2>1103
    SLICE_X9Y34.D3       net (fanout=2)        1.076   M_myTimeKeeper_moleNumber<2>1103
    SLICE_X9Y34.D        Tilo                  0.259   M_myTimeKeeper_moleNumber<2>110
                                                       M_myTimeKeeper_moleNumber<2>11012
    SLICE_X11Y26.A2      net (fanout=1)        1.866   M_myTimeKeeper_moleNumber<2>110
    SLICE_X11Y26.A       Tilo                  0.259   M_time_keeper_q_FSM_FFd3
                                                       M_myTimeKeeper_moleNumber<2>2
    SLICE_X9Y22.A3       net (fanout=3)        0.827   M_myTimeKeeper_moleNumber<2>2
    SLICE_X9Y22.A        Tilo                  0.259   M_time_keeper_q_FSM_FFd2_3
                                                       M_time_keeper_q_FSM_FFd2-In3
    SLICE_X9Y22.BX       net (fanout=3)        0.476   M_time_keeper_q_FSM_FFd2-In
    SLICE_X9Y22.CLK      Tdick                 0.114   M_time_keeper_q_FSM_FFd2_3
                                                       M_time_keeper_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                      8.472ns (1.675ns logic, 6.797ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack:                  11.508ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_time_keeper_q_FSM_FFd1_4 (FF)
  Destination:          M_time_keeper_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.464ns (Levels of Logic = 4)
  Clock Path Skew:      0.007ns (0.619 - 0.612)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_time_keeper_q_FSM_FFd1_4 to M_time_keeper_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y23.DQ      Tcko                  0.525   M_time_keeper_q_FSM_FFd1_4
                                                       M_time_keeper_q_FSM_FFd1_4
    SLICE_X9Y44.A4       net (fanout=9)        2.674   M_time_keeper_q_FSM_FFd1_4
    SLICE_X9Y44.A        Tilo                  0.259   mylightup_1/N109
                                                       M_myTimeKeeper_moleNumber<2>1101
    SLICE_X9Y34.D2       net (fanout=1)        1.422   M_myTimeKeeper_moleNumber<2>1101
    SLICE_X9Y34.D        Tilo                  0.259   M_myTimeKeeper_moleNumber<2>110
                                                       M_myTimeKeeper_moleNumber<2>11012
    SLICE_X11Y26.A2      net (fanout=1)        1.866   M_myTimeKeeper_moleNumber<2>110
    SLICE_X11Y26.A       Tilo                  0.259   M_time_keeper_q_FSM_FFd3
                                                       M_myTimeKeeper_moleNumber<2>2
    SLICE_X9Y22.A3       net (fanout=3)        0.827   M_myTimeKeeper_moleNumber<2>2
    SLICE_X9Y22.CLK      Tas                   0.373   M_time_keeper_q_FSM_FFd2_3
                                                       M_time_keeper_q_FSM_FFd2-In3
                                                       M_time_keeper_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                      8.464ns (1.675ns logic, 6.789ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_reset_cond_out/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X4Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X4Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X4Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_2/CK
  Location pin: SLICE_X4Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mytimer_entry/M_holder10_q/CLK
  Logical resource: mytimer_entry/M_holder10_q/CK
  Location pin: SLICE_X4Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_time_keeper_q_FSM_FFd1_4/CLK
  Logical resource: M_time_keeper_q_FSM_FFd1_1/CK
  Location pin: SLICE_X12Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_time_keeper_q_FSM_FFd1_4/CLK
  Logical resource: M_time_keeper_q_FSM_FFd1_2/CK
  Location pin: SLICE_X12Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_time_keeper_q_FSM_FFd1_4/CLK
  Logical resource: M_time_keeper_q_FSM_FFd1_3/CK
  Location pin: SLICE_X12Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_time_keeper_q_FSM_FFd1_4/CLK
  Logical resource: M_time_keeper_q_FSM_FFd1_4/CK
  Location pin: SLICE_X12Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myPause/M_pause_q[15]/CLK
  Logical resource: myPause/M_pause_q_12/CK
  Location pin: SLICE_X6Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myPause/M_pause_q[15]/CLK
  Logical resource: myPause/M_pause_q_13/CK
  Location pin: SLICE_X6Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myPause/M_pause_q[15]/CLK
  Logical resource: myPause/M_pause_q_14/CK
  Location pin: SLICE_X6Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myPause/M_pause_q[15]/CLK
  Logical resource: myPause/M_pause_q_15/CK
  Location pin: SLICE_X6Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myPause/M_pause_q[19]/CLK
  Logical resource: myPause/M_pause_q_16/CK
  Location pin: SLICE_X6Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myPause/M_pause_q[19]/CLK
  Logical resource: myPause/M_pause_q_17/CK
  Location pin: SLICE_X6Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myPause/M_pause_q[19]/CLK
  Logical resource: myPause/M_pause_q_18/CK
  Location pin: SLICE_X6Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myPause/M_pause_q[19]/CLK
  Logical resource: myPause/M_pause_q_19/CK
  Location pin: SLICE_X6Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myPause/M_pause_q[23]/CLK
  Logical resource: myPause/M_pause_q_20/CK
  Location pin: SLICE_X6Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myPause/M_pause_q[23]/CLK
  Logical resource: myPause/M_pause_q_21/CK
  Location pin: SLICE_X6Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myPause/M_pause_q[23]/CLK
  Logical resource: myPause/M_pause_q_22/CK
  Location pin: SLICE_X6Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myPause/M_pause_q[23]/CLK
  Logical resource: myPause/M_pause_q_23/CK
  Location pin: SLICE_X6Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_myPause_out/CLK
  Logical resource: myPause/M_pause_q_24/CK
  Location pin: SLICE_X6Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_myPause_out/CLK
  Logical resource: myPause/M_pause_q_25/CK
  Location pin: SLICE_X6Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: mytimer_entry/M_holder5_q/CLK
  Logical resource: mytimer_entry/M_holder5_q/CK
  Location pin: SLICE_X2Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_time_keeper_q_FSM_FFd3_3/CLK
  Logical resource: M_time_keeper_q_FSM_FFd3_1/CK
  Location pin: SLICE_X10Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_time_keeper_q_FSM_FFd3_3/CLK
  Logical resource: M_time_keeper_q_FSM_FFd3_2/CK
  Location pin: SLICE_X10Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_time_keeper_q_FSM_FFd3_3/CLK
  Logical resource: M_time_keeper_q_FSM_FFd3_3/CK
  Location pin: SLICE_X10Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: mytimer_easy/M_holder11_q/CLK
  Logical resource: mytimer_easy/M_holder11_q/CK
  Location pin: SLICE_X14Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: mytimer_easy/M_holder5_q/CLK
  Logical resource: mytimer_easy/M_holder5_q/CK
  Location pin: SLICE_X14Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.423|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3751 paths, 0 nets, and 586 connections

Design statistics:
   Minimum period:   9.423ns{1}   (Maximum frequency: 106.123MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Dec 07 05:32:04 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 176 MB



