Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 30 ns : File "F:/Digital System Designing using Verilog/System-Design-Using-VerilogHDL/Gate Levl Modelling/6_4bit_Adder_Subtractor/6_4bit_Adder_Subtractor.srcs/sim_1/new/Adder_Subtractor_tb2.v" Line 37
