Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/ProgramFiles/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5b686eda759348cd9eac78c1dea72f07 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [D:/workspace/vivado/PlCpu/PlCpu.srcs/sources_1/new/sccomp_dataflow.v:14]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'hi_o' [D:/workspace/vivado/PlCpu/PlCpu.srcs/sources_1/new/CPU_BUS.v:49]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'dat1' [D:/workspace/vivado/PlCpu/PlCpu.srcs/sources_1/new/CPU_BUS.v:172]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.IMEM
Compiling module xil_defaultlib.CLK_DIVIDER
Compiling module xil_defaultlib.G_REG
Compiling module xil_defaultlib.IMEM_DRIVER
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MUL
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.DMEM_DRIVER
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.REG_FILE
Compiling module xil_defaultlib.CP0
Compiling module xil_defaultlib.I_DECODER
Compiling module xil_defaultlib.CTRL
Compiling module xil_defaultlib.SEL81
Compiling module xil_defaultlib.SEL21
Compiling module xil_defaultlib.SEL41
Compiling module xil_defaultlib.SEL101
Compiling module xil_defaultlib.CPU_BUS
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
