//Revision 1
//NOTE
// Default austriamicrosystems template for AMS Designer
// Note:
//      Please remember to replace the Library, Cell, and View fields
//      for the Top Cell with the actual names used by your design.
//END_NOTE

config adc_8bit;
design test.adc_8bit:schematic;

const digital behavioral, functional, schematic, symbol;
const analog veriloga, functional, schematic, symbol;
liblist basic, analogLib;

viewlist verilogams, veriloga, behavioral, functional, \module , schematic, spectre, symbol;
stoplist symbol, spectre;


endconfig
