{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 24 17:02:49 2018 " "Info: Processing started: Thu May 24 17:02:49 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off SORTPROJECT -c SORTPROJECT --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SORTPROJECT -c SORTPROJECT --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50MHz " "Info: Assuming node \"CLOCK_50MHz\" is an undefined clock" {  } { { "SortSystem.bdf" "" { Schematic "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab6/Sorting/SortSystem.bdf" { { 368 -8 160 384 "CLOCK_50MHz" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50MHz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "SortSystem.bdf" "" { Schematic "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab6/Sorting/SortSystem.bdf" { { 224 -8 160 240 "CLK" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "newlcd:inst7\|LCD_Display:inst\|CLK_400HZ " "Info: Detected ripple clock \"newlcd:inst7\|LCD_Display:inst\|CLK_400HZ\" as buffer" {  } { { "lcd_display.vhd" "" { Text "c:/altera/91sp2/corelibrary/lcd_display.vhd" 157 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "newlcd:inst7\|LCD_Display:inst\|CLK_400HZ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_50MHz memory newlcd:inst7\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_7f71:auto_generated\|ram_block1a0~porta_address_reg0 register newlcd:inst7\|LCD_Display:inst\|DATA_BUS_VALUE\[2\] 163.19 MHz 6.128 ns Internal " "Info: Clock \"CLOCK_50MHz\" has Internal fmax of 163.19 MHz between source memory \"newlcd:inst7\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_7f71:auto_generated\|ram_block1a0~porta_address_reg0\" and destination register \"newlcd:inst7\|LCD_Display:inst\|DATA_BUS_VALUE\[2\]\" (period= 6.128 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.896 ns + Longest memory register " "Info: + Longest memory to register delay is 5.896 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns newlcd:inst7\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_7f71:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X26_Y27 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y27; Fanout = 8; MEM Node = 'newlcd:inst7\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_7f71:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { newlcd:inst7|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_7f71.tdf" "" { Text "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab6/Sorting/db/altsyncram_7f71.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns newlcd:inst7\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_7f71:auto_generated\|q_a\[4\] 2 MEM M4K_X26_Y27 4 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X26_Y27; Fanout = 4; MEM Node = 'newlcd:inst7\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_7f71:auto_generated\|q_a\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { newlcd:inst7|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 newlcd:inst7|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|q_a[4] } "NODE_NAME" } } { "db/altsyncram_7f71.tdf" "" { Text "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab6/Sorting/db/altsyncram_7f71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.449 ns) + CELL(0.398 ns) 3.840 ns newlcd:inst7\|LCD_Display:inst\|Equal0~0 3 COMB LCCOMB_X25_Y27_N30 9 " "Info: 3: + IC(0.449 ns) + CELL(0.398 ns) = 3.840 ns; Loc. = LCCOMB_X25_Y27_N30; Fanout = 9; COMB Node = 'newlcd:inst7\|LCD_Display:inst\|Equal0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.847 ns" { newlcd:inst7|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|q_a[4] newlcd:inst7|LCD_Display:inst|Equal0~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1871 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.272 ns) + CELL(0.150 ns) 4.262 ns newlcd:inst7\|LCD_Display:inst\|Next_Char\[2\]~3 4 COMB LCCOMB_X25_Y27_N16 3 " "Info: 4: + IC(0.272 ns) + CELL(0.150 ns) = 4.262 ns; Loc. = LCCOMB_X25_Y27_N16; Fanout = 3; COMB Node = 'newlcd:inst7\|LCD_Display:inst\|Next_Char\[2\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.422 ns" { newlcd:inst7|LCD_Display:inst|Equal0~0 newlcd:inst7|LCD_Display:inst|Next_Char[2]~3 } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/corelibrary/lcd_display.vhd" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.287 ns) + CELL(0.437 ns) 4.986 ns newlcd:inst7\|LCD_Display:inst\|Selector8~0 5 COMB LCCOMB_X25_Y27_N0 3 " "Info: 5: + IC(0.287 ns) + CELL(0.437 ns) = 4.986 ns; Loc. = LCCOMB_X25_Y27_N0; Fanout = 3; COMB Node = 'newlcd:inst7\|LCD_Display:inst\|Selector8~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.724 ns" { newlcd:inst7|LCD_Display:inst|Next_Char[2]~3 newlcd:inst7|LCD_Display:inst|Selector8~0 } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/corelibrary/lcd_display.vhd" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.150 ns) 5.406 ns newlcd:inst7\|LCD_Display:inst\|Selector7~1 6 COMB LCCOMB_X25_Y27_N28 1 " "Info: 6: + IC(0.270 ns) + CELL(0.150 ns) = 5.406 ns; Loc. = LCCOMB_X25_Y27_N28; Fanout = 1; COMB Node = 'newlcd:inst7\|LCD_Display:inst\|Selector7~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.420 ns" { newlcd:inst7|LCD_Display:inst|Selector8~0 newlcd:inst7|LCD_Display:inst|Selector7~1 } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/corelibrary/lcd_display.vhd" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.150 ns) 5.812 ns newlcd:inst7\|LCD_Display:inst\|Selector7~2 7 COMB LCCOMB_X25_Y27_N8 1 " "Info: 7: + IC(0.256 ns) + CELL(0.150 ns) = 5.812 ns; Loc. = LCCOMB_X25_Y27_N8; Fanout = 1; COMB Node = 'newlcd:inst7\|LCD_Display:inst\|Selector7~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.406 ns" { newlcd:inst7|LCD_Display:inst|Selector7~1 newlcd:inst7|LCD_Display:inst|Selector7~2 } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/corelibrary/lcd_display.vhd" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.896 ns newlcd:inst7\|LCD_Display:inst\|DATA_BUS_VALUE\[2\] 8 REG LCFF_X25_Y27_N9 2 " "Info: 8: + IC(0.000 ns) + CELL(0.084 ns) = 5.896 ns; Loc. = LCFF_X25_Y27_N9; Fanout = 2; REG Node = 'newlcd:inst7\|LCD_Display:inst\|DATA_BUS_VALUE\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { newlcd:inst7|LCD_Display:inst|Selector7~2 newlcd:inst7|LCD_Display:inst|DATA_BUS_VALUE[2] } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/corelibrary/lcd_display.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.362 ns ( 73.98 % ) " "Info: Total cell delay = 4.362 ns ( 73.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.534 ns ( 26.02 % ) " "Info: Total interconnect delay = 1.534 ns ( 26.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.896 ns" { newlcd:inst7|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 newlcd:inst7|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|q_a[4] newlcd:inst7|LCD_Display:inst|Equal0~0 newlcd:inst7|LCD_Display:inst|Next_Char[2]~3 newlcd:inst7|LCD_Display:inst|Selector8~0 newlcd:inst7|LCD_Display:inst|Selector7~1 newlcd:inst7|LCD_Display:inst|Selector7~2 newlcd:inst7|LCD_Display:inst|DATA_BUS_VALUE[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.896 ns" { newlcd:inst7|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 {} newlcd:inst7|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|q_a[4] {} newlcd:inst7|LCD_Display:inst|Equal0~0 {} newlcd:inst7|LCD_Display:inst|Next_Char[2]~3 {} newlcd:inst7|LCD_Display:inst|Selector8~0 {} newlcd:inst7|LCD_Display:inst|Selector7~1 {} newlcd:inst7|LCD_Display:inst|Selector7~2 {} newlcd:inst7|LCD_Display:inst|DATA_BUS_VALUE[2] {} } { 0.000ns 0.000ns 0.449ns 0.272ns 0.287ns 0.270ns 0.256ns 0.000ns } { 0.000ns 2.993ns 0.398ns 0.150ns 0.437ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.059 ns - Smallest " "Info: - Smallest clock skew is -0.059 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50MHz destination 4.702 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50MHz\" to destination register is 4.702 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50MHz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50MHz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50MHz } "NODE_NAME" } } { "SortSystem.bdf" "" { Schematic "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab6/Sorting/SortSystem.bdf" { { 368 -8 160 384 "CLOCK_50MHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.550 ns) + CELL(0.787 ns) 2.336 ns newlcd:inst7\|LCD_Display:inst\|CLK_400HZ 2 REG LCFF_X3_Y18_N29 2 " "Info: 2: + IC(0.550 ns) + CELL(0.787 ns) = 2.336 ns; Loc. = LCFF_X3_Y18_N29; Fanout = 2; REG Node = 'newlcd:inst7\|LCD_Display:inst\|CLK_400HZ'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.337 ns" { CLOCK_50MHz newlcd:inst7|LCD_Display:inst|CLK_400HZ } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.828 ns) + CELL(0.000 ns) 3.164 ns newlcd:inst7\|LCD_Display:inst\|CLK_400HZ~clkctrl 3 COMB CLKCTRL_G1 44 " "Info: 3: + IC(0.828 ns) + CELL(0.000 ns) = 3.164 ns; Loc. = CLKCTRL_G1; Fanout = 44; COMB Node = 'newlcd:inst7\|LCD_Display:inst\|CLK_400HZ~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.828 ns" { newlcd:inst7|LCD_Display:inst|CLK_400HZ newlcd:inst7|LCD_Display:inst|CLK_400HZ~clkctrl } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.537 ns) 4.702 ns newlcd:inst7\|LCD_Display:inst\|DATA_BUS_VALUE\[2\] 4 REG LCFF_X25_Y27_N9 2 " "Info: 4: + IC(1.001 ns) + CELL(0.537 ns) = 4.702 ns; Loc. = LCFF_X25_Y27_N9; Fanout = 2; REG Node = 'newlcd:inst7\|LCD_Display:inst\|DATA_BUS_VALUE\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.538 ns" { newlcd:inst7|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst7|LCD_Display:inst|DATA_BUS_VALUE[2] } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/corelibrary/lcd_display.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 49.40 % ) " "Info: Total cell delay = 2.323 ns ( 49.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.379 ns ( 50.60 % ) " "Info: Total interconnect delay = 2.379 ns ( 50.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.702 ns" { CLOCK_50MHz newlcd:inst7|LCD_Display:inst|CLK_400HZ newlcd:inst7|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst7|LCD_Display:inst|DATA_BUS_VALUE[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.702 ns" { CLOCK_50MHz {} CLOCK_50MHz~combout {} newlcd:inst7|LCD_Display:inst|CLK_400HZ {} newlcd:inst7|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst7|LCD_Display:inst|DATA_BUS_VALUE[2] {} } { 0.000ns 0.000ns 0.550ns 0.828ns 1.001ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50MHz source 4.761 ns - Longest memory " "Info: - Longest clock path from clock \"CLOCK_50MHz\" to source memory is 4.761 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50MHz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50MHz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50MHz } "NODE_NAME" } } { "SortSystem.bdf" "" { Schematic "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab6/Sorting/SortSystem.bdf" { { 368 -8 160 384 "CLOCK_50MHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.550 ns) + CELL(0.787 ns) 2.336 ns newlcd:inst7\|LCD_Display:inst\|CLK_400HZ 2 REG LCFF_X3_Y18_N29 2 " "Info: 2: + IC(0.550 ns) + CELL(0.787 ns) = 2.336 ns; Loc. = LCFF_X3_Y18_N29; Fanout = 2; REG Node = 'newlcd:inst7\|LCD_Display:inst\|CLK_400HZ'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.337 ns" { CLOCK_50MHz newlcd:inst7|LCD_Display:inst|CLK_400HZ } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.828 ns) + CELL(0.000 ns) 3.164 ns newlcd:inst7\|LCD_Display:inst\|CLK_400HZ~clkctrl 3 COMB CLKCTRL_G1 44 " "Info: 3: + IC(0.828 ns) + CELL(0.000 ns) = 3.164 ns; Loc. = CLKCTRL_G1; Fanout = 44; COMB Node = 'newlcd:inst7\|LCD_Display:inst\|CLK_400HZ~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.828 ns" { newlcd:inst7|LCD_Display:inst|CLK_400HZ newlcd:inst7|LCD_Display:inst|CLK_400HZ~clkctrl } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.936 ns) + CELL(0.661 ns) 4.761 ns newlcd:inst7\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_7f71:auto_generated\|ram_block1a0~porta_address_reg0 4 MEM M4K_X26_Y27 8 " "Info: 4: + IC(0.936 ns) + CELL(0.661 ns) = 4.761 ns; Loc. = M4K_X26_Y27; Fanout = 8; MEM Node = 'newlcd:inst7\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_7f71:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.597 ns" { newlcd:inst7|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst7|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_7f71.tdf" "" { Text "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab6/Sorting/db/altsyncram_7f71.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.447 ns ( 51.40 % ) " "Info: Total cell delay = 2.447 ns ( 51.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.314 ns ( 48.60 % ) " "Info: Total interconnect delay = 2.314 ns ( 48.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.761 ns" { CLOCK_50MHz newlcd:inst7|LCD_Display:inst|CLK_400HZ newlcd:inst7|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst7|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.761 ns" { CLOCK_50MHz {} CLOCK_50MHz~combout {} newlcd:inst7|LCD_Display:inst|CLK_400HZ {} newlcd:inst7|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst7|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.550ns 0.828ns 0.936ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.702 ns" { CLOCK_50MHz newlcd:inst7|LCD_Display:inst|CLK_400HZ newlcd:inst7|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst7|LCD_Display:inst|DATA_BUS_VALUE[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.702 ns" { CLOCK_50MHz {} CLOCK_50MHz~combout {} newlcd:inst7|LCD_Display:inst|CLK_400HZ {} newlcd:inst7|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst7|LCD_Display:inst|DATA_BUS_VALUE[2] {} } { 0.000ns 0.000ns 0.550ns 0.828ns 1.001ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.761 ns" { CLOCK_50MHz newlcd:inst7|LCD_Display:inst|CLK_400HZ newlcd:inst7|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst7|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.761 ns" { CLOCK_50MHz {} CLOCK_50MHz~combout {} newlcd:inst7|LCD_Display:inst|CLK_400HZ {} newlcd:inst7|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst7|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.550ns 0.828ns 0.936ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.661ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_7f71.tdf" "" { Text "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab6/Sorting/db/altsyncram_7f71.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "lcd_display.vhd" "" { Text "c:/altera/91sp2/corelibrary/lcd_display.vhd" 161 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.896 ns" { newlcd:inst7|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 newlcd:inst7|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|q_a[4] newlcd:inst7|LCD_Display:inst|Equal0~0 newlcd:inst7|LCD_Display:inst|Next_Char[2]~3 newlcd:inst7|LCD_Display:inst|Selector8~0 newlcd:inst7|LCD_Display:inst|Selector7~1 newlcd:inst7|LCD_Display:inst|Selector7~2 newlcd:inst7|LCD_Display:inst|DATA_BUS_VALUE[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.896 ns" { newlcd:inst7|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 {} newlcd:inst7|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|q_a[4] {} newlcd:inst7|LCD_Display:inst|Equal0~0 {} newlcd:inst7|LCD_Display:inst|Next_Char[2]~3 {} newlcd:inst7|LCD_Display:inst|Selector8~0 {} newlcd:inst7|LCD_Display:inst|Selector7~1 {} newlcd:inst7|LCD_Display:inst|Selector7~2 {} newlcd:inst7|LCD_Display:inst|DATA_BUS_VALUE[2] {} } { 0.000ns 0.000ns 0.449ns 0.272ns 0.287ns 0.270ns 0.256ns 0.000ns } { 0.000ns 2.993ns 0.398ns 0.150ns 0.437ns 0.150ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.702 ns" { CLOCK_50MHz newlcd:inst7|LCD_Display:inst|CLK_400HZ newlcd:inst7|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst7|LCD_Display:inst|DATA_BUS_VALUE[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.702 ns" { CLOCK_50MHz {} CLOCK_50MHz~combout {} newlcd:inst7|LCD_Display:inst|CLK_400HZ {} newlcd:inst7|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst7|LCD_Display:inst|DATA_BUS_VALUE[2] {} } { 0.000ns 0.000ns 0.550ns 0.828ns 1.001ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.761 ns" { CLOCK_50MHz newlcd:inst7|LCD_Display:inst|CLK_400HZ newlcd:inst7|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst7|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.761 ns" { CLOCK_50MHz {} CLOCK_50MHz~combout {} newlcd:inst7|LCD_Display:inst|CLK_400HZ {} newlcd:inst7|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst7|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.550ns 0.828ns 0.936ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.661ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK memory BubbleSort:inst\|altsyncram0:inst1\|altsyncram:altsyncram_component\|altsyncram_ejc1:auto_generated\|ram_block1a0~porta_we_reg register BubbleSort:inst\|Sort:inst\|dataB\[6\] 211.95 MHz 4.718 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 211.95 MHz between source memory \"BubbleSort:inst\|altsyncram0:inst1\|altsyncram:altsyncram_component\|altsyncram_ejc1:auto_generated\|ram_block1a0~porta_we_reg\" and destination register \"BubbleSort:inst\|Sort:inst\|dataB\[6\]\" (period= 4.718 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.543 ns + Longest memory register " "Info: + Longest memory to register delay is 4.543 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns BubbleSort:inst\|altsyncram0:inst1\|altsyncram:altsyncram_component\|altsyncram_ejc1:auto_generated\|ram_block1a0~porta_we_reg 1 MEM M4K_X26_Y26 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y26; Fanout = 8; MEM Node = 'BubbleSort:inst\|altsyncram0:inst1\|altsyncram:altsyncram_component\|altsyncram_ejc1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { BubbleSort:inst|altsyncram0:inst1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_ejc1.tdf" "" { Text "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab6/Sorting/db/altsyncram_ejc1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns BubbleSort:inst\|altsyncram0:inst1\|altsyncram:altsyncram_component\|altsyncram_ejc1:auto_generated\|q_a\[6\] 2 MEM M4K_X26_Y26 3 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X26_Y26; Fanout = 3; MEM Node = 'BubbleSort:inst\|altsyncram0:inst1\|altsyncram:altsyncram_component\|altsyncram_ejc1:auto_generated\|q_a\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { BubbleSort:inst|altsyncram0:inst1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_we_reg BubbleSort:inst|altsyncram0:inst1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|q_a[6] } "NODE_NAME" } } { "db/altsyncram_ejc1.tdf" "" { Text "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab6/Sorting/db/altsyncram_ejc1.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.184 ns) + CELL(0.366 ns) 4.543 ns BubbleSort:inst\|Sort:inst\|dataB\[6\] 3 REG LCFF_X27_Y26_N13 2 " "Info: 3: + IC(1.184 ns) + CELL(0.366 ns) = 4.543 ns; Loc. = LCFF_X27_Y26_N13; Fanout = 2; REG Node = 'BubbleSort:inst\|Sort:inst\|dataB\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.550 ns" { BubbleSort:inst|altsyncram0:inst1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|q_a[6] BubbleSort:inst|Sort:inst|dataB[6] } "NODE_NAME" } } { "Sort.vhd" "" { Text "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab6/Sorting/Sort.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.359 ns ( 73.94 % ) " "Info: Total cell delay = 3.359 ns ( 73.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.184 ns ( 26.06 % ) " "Info: Total interconnect delay = 1.184 ns ( 26.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.543 ns" { BubbleSort:inst|altsyncram0:inst1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_we_reg BubbleSort:inst|altsyncram0:inst1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|q_a[6] BubbleSort:inst|Sort:inst|dataB[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.543 ns" { BubbleSort:inst|altsyncram0:inst1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_we_reg {} BubbleSort:inst|altsyncram0:inst1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|q_a[6] {} BubbleSort:inst|Sort:inst|dataB[6] {} } { 0.000ns 0.000ns 1.184ns } { 0.000ns 2.993ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.002 ns - Smallest " "Info: - Smallest clock skew is -0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.488 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 3.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns CLK 1 CLK PIN_G26 87 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 87; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "SortSystem.bdf" "" { Schematic "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab6/Sorting/SortSystem.bdf" { { 224 -8 160 240 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.089 ns) + CELL(0.537 ns) 3.488 ns BubbleSort:inst\|Sort:inst\|dataB\[6\] 2 REG LCFF_X27_Y26_N13 2 " "Info: 2: + IC(2.089 ns) + CELL(0.537 ns) = 3.488 ns; Loc. = LCFF_X27_Y26_N13; Fanout = 2; REG Node = 'BubbleSort:inst\|Sort:inst\|dataB\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.626 ns" { CLK BubbleSort:inst|Sort:inst|dataB[6] } "NODE_NAME" } } { "Sort.vhd" "" { Text "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab6/Sorting/Sort.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 40.11 % ) " "Info: Total cell delay = 1.399 ns ( 40.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.089 ns ( 59.89 % ) " "Info: Total interconnect delay = 2.089 ns ( 59.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.488 ns" { CLK BubbleSort:inst|Sort:inst|dataB[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.488 ns" { CLK {} CLK~combout {} BubbleSort:inst|Sort:inst|dataB[6] {} } { 0.000ns 0.000ns 2.089ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.490 ns - Longest memory " "Info: - Longest clock path from clock \"CLK\" to source memory is 3.490 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns CLK 1 CLK PIN_G26 87 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 87; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "SortSystem.bdf" "" { Schematic "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab6/Sorting/SortSystem.bdf" { { 224 -8 160 240 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.967 ns) + CELL(0.661 ns) 3.490 ns BubbleSort:inst\|altsyncram0:inst1\|altsyncram:altsyncram_component\|altsyncram_ejc1:auto_generated\|ram_block1a0~porta_we_reg 2 MEM M4K_X26_Y26 8 " "Info: 2: + IC(1.967 ns) + CELL(0.661 ns) = 3.490 ns; Loc. = M4K_X26_Y26; Fanout = 8; MEM Node = 'BubbleSort:inst\|altsyncram0:inst1\|altsyncram:altsyncram_component\|altsyncram_ejc1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.628 ns" { CLK BubbleSort:inst|altsyncram0:inst1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_ejc1.tdf" "" { Text "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab6/Sorting/db/altsyncram_ejc1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.523 ns ( 43.64 % ) " "Info: Total cell delay = 1.523 ns ( 43.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.967 ns ( 56.36 % ) " "Info: Total interconnect delay = 1.967 ns ( 56.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.490 ns" { CLK BubbleSort:inst|altsyncram0:inst1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.490 ns" { CLK {} CLK~combout {} BubbleSort:inst|altsyncram0:inst1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 1.967ns } { 0.000ns 0.862ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.488 ns" { CLK BubbleSort:inst|Sort:inst|dataB[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.488 ns" { CLK {} CLK~combout {} BubbleSort:inst|Sort:inst|dataB[6] {} } { 0.000ns 0.000ns 2.089ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.490 ns" { CLK BubbleSort:inst|altsyncram0:inst1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.490 ns" { CLK {} CLK~combout {} BubbleSort:inst|altsyncram0:inst1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 1.967ns } { 0.000ns 0.862ns 0.661ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_ejc1.tdf" "" { Text "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab6/Sorting/db/altsyncram_ejc1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Sort.vhd" "" { Text "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab6/Sorting/Sort.vhd" 47 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.543 ns" { BubbleSort:inst|altsyncram0:inst1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_we_reg BubbleSort:inst|altsyncram0:inst1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|q_a[6] BubbleSort:inst|Sort:inst|dataB[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.543 ns" { BubbleSort:inst|altsyncram0:inst1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_we_reg {} BubbleSort:inst|altsyncram0:inst1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|q_a[6] {} BubbleSort:inst|Sort:inst|dataB[6] {} } { 0.000ns 0.000ns 1.184ns } { 0.000ns 2.993ns 0.366ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.488 ns" { CLK BubbleSort:inst|Sort:inst|dataB[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.488 ns" { CLK {} CLK~combout {} BubbleSort:inst|Sort:inst|dataB[6] {} } { 0.000ns 0.000ns 2.089ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.490 ns" { CLK BubbleSort:inst|altsyncram0:inst1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.490 ns" { CLK {} CLK~combout {} BubbleSort:inst|altsyncram0:inst1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 1.967ns } { 0.000ns 0.862ns 0.661ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "newlcd:inst7\|LCD_Display:inst\|CLK_COUNT_400HZ\[2\] Reset CLOCK_50MHz 5.796 ns register " "Info: tsu for register \"newlcd:inst7\|LCD_Display:inst\|CLK_COUNT_400HZ\[2\]\" (data pin = \"Reset\", clock pin = \"CLOCK_50MHz\") is 5.796 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.512 ns + Longest pin register " "Info: + Longest pin to register delay is 8.512 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns Reset 1 PIN PIN_P23 9 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 9; PIN Node = 'Reset'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset } "NODE_NAME" } } { "SortSystem.bdf" "" { Schematic "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab6/Sorting/SortSystem.bdf" { { 264 -8 160 280 "Reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.013 ns) + CELL(0.438 ns) 7.293 ns newlcd:inst7\|LCD_Display:inst\|CLK_COUNT_400HZ\[9\]~26 2 COMB LCCOMB_X7_Y18_N22 20 " "Info: 2: + IC(6.013 ns) + CELL(0.438 ns) = 7.293 ns; Loc. = LCCOMB_X7_Y18_N22; Fanout = 20; COMB Node = 'newlcd:inst7\|LCD_Display:inst\|CLK_COUNT_400HZ\[9\]~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.451 ns" { Reset newlcd:inst7|LCD_Display:inst|CLK_COUNT_400HZ[9]~26 } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.709 ns) + CELL(0.510 ns) 8.512 ns newlcd:inst7\|LCD_Display:inst\|CLK_COUNT_400HZ\[2\] 3 REG LCFF_X7_Y19_N17 3 " "Info: 3: + IC(0.709 ns) + CELL(0.510 ns) = 8.512 ns; Loc. = LCFF_X7_Y19_N17; Fanout = 3; REG Node = 'newlcd:inst7\|LCD_Display:inst\|CLK_COUNT_400HZ\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.219 ns" { newlcd:inst7|LCD_Display:inst|CLK_COUNT_400HZ[9]~26 newlcd:inst7|LCD_Display:inst|CLK_COUNT_400HZ[2] } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.790 ns ( 21.03 % ) " "Info: Total cell delay = 1.790 ns ( 21.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.722 ns ( 78.97 % ) " "Info: Total interconnect delay = 6.722 ns ( 78.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.512 ns" { Reset newlcd:inst7|LCD_Display:inst|CLK_COUNT_400HZ[9]~26 newlcd:inst7|LCD_Display:inst|CLK_COUNT_400HZ[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.512 ns" { Reset {} Reset~combout {} newlcd:inst7|LCD_Display:inst|CLK_COUNT_400HZ[9]~26 {} newlcd:inst7|LCD_Display:inst|CLK_COUNT_400HZ[2] {} } { 0.000ns 0.000ns 6.013ns 0.709ns } { 0.000ns 0.842ns 0.438ns 0.510ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "lcd_display.vhd" "" { Text "c:/altera/91sp2/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50MHz destination 2.680 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50MHz\" to destination register is 2.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50MHz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50MHz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50MHz } "NODE_NAME" } } { "SortSystem.bdf" "" { Schematic "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab6/Sorting/SortSystem.bdf" { { 368 -8 160 384 "CLOCK_50MHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50MHz~clkctrl 2 COMB CLKCTRL_G2 20 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 20; COMB Node = 'CLOCK_50MHz~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50MHz CLOCK_50MHz~clkctrl } "NODE_NAME" } } { "SortSystem.bdf" "" { Schematic "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab6/Sorting/SortSystem.bdf" { { 368 -8 160 384 "CLOCK_50MHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.680 ns newlcd:inst7\|LCD_Display:inst\|CLK_COUNT_400HZ\[2\] 3 REG LCFF_X7_Y19_N17 3 " "Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.680 ns; Loc. = LCFF_X7_Y19_N17; Fanout = 3; REG Node = 'newlcd:inst7\|LCD_Display:inst\|CLK_COUNT_400HZ\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { CLOCK_50MHz~clkctrl newlcd:inst7|LCD_Display:inst|CLK_COUNT_400HZ[2] } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.31 % ) " "Info: Total cell delay = 1.536 ns ( 57.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.144 ns ( 42.69 % ) " "Info: Total interconnect delay = 1.144 ns ( 42.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { CLOCK_50MHz CLOCK_50MHz~clkctrl newlcd:inst7|LCD_Display:inst|CLK_COUNT_400HZ[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { CLOCK_50MHz {} CLOCK_50MHz~combout {} CLOCK_50MHz~clkctrl {} newlcd:inst7|LCD_Display:inst|CLK_COUNT_400HZ[2] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.512 ns" { Reset newlcd:inst7|LCD_Display:inst|CLK_COUNT_400HZ[9]~26 newlcd:inst7|LCD_Display:inst|CLK_COUNT_400HZ[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.512 ns" { Reset {} Reset~combout {} newlcd:inst7|LCD_Display:inst|CLK_COUNT_400HZ[9]~26 {} newlcd:inst7|LCD_Display:inst|CLK_COUNT_400HZ[2] {} } { 0.000ns 0.000ns 6.013ns 0.709ns } { 0.000ns 0.842ns 0.438ns 0.510ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { CLOCK_50MHz CLOCK_50MHz~clkctrl newlcd:inst7|LCD_Display:inst|CLK_COUNT_400HZ[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { CLOCK_50MHz {} CLOCK_50MHz~combout {} CLOCK_50MHz~clkctrl {} newlcd:inst7|LCD_Display:inst|CLK_COUNT_400HZ[2] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50MHz DBUS\[5\] newlcd:inst7\|LCD_Display:inst\|DATA_BUS_VALUE\[5\] 10.535 ns register " "Info: tco from clock \"CLOCK_50MHz\" to destination pin \"DBUS\[5\]\" through register \"newlcd:inst7\|LCD_Display:inst\|DATA_BUS_VALUE\[5\]\" is 10.535 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50MHz source 4.702 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50MHz\" to source register is 4.702 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50MHz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50MHz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50MHz } "NODE_NAME" } } { "SortSystem.bdf" "" { Schematic "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab6/Sorting/SortSystem.bdf" { { 368 -8 160 384 "CLOCK_50MHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.550 ns) + CELL(0.787 ns) 2.336 ns newlcd:inst7\|LCD_Display:inst\|CLK_400HZ 2 REG LCFF_X3_Y18_N29 2 " "Info: 2: + IC(0.550 ns) + CELL(0.787 ns) = 2.336 ns; Loc. = LCFF_X3_Y18_N29; Fanout = 2; REG Node = 'newlcd:inst7\|LCD_Display:inst\|CLK_400HZ'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.337 ns" { CLOCK_50MHz newlcd:inst7|LCD_Display:inst|CLK_400HZ } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.828 ns) + CELL(0.000 ns) 3.164 ns newlcd:inst7\|LCD_Display:inst\|CLK_400HZ~clkctrl 3 COMB CLKCTRL_G1 44 " "Info: 3: + IC(0.828 ns) + CELL(0.000 ns) = 3.164 ns; Loc. = CLKCTRL_G1; Fanout = 44; COMB Node = 'newlcd:inst7\|LCD_Display:inst\|CLK_400HZ~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.828 ns" { newlcd:inst7|LCD_Display:inst|CLK_400HZ newlcd:inst7|LCD_Display:inst|CLK_400HZ~clkctrl } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.537 ns) 4.702 ns newlcd:inst7\|LCD_Display:inst\|DATA_BUS_VALUE\[5\] 4 REG LCFF_X25_Y27_N27 1 " "Info: 4: + IC(1.001 ns) + CELL(0.537 ns) = 4.702 ns; Loc. = LCFF_X25_Y27_N27; Fanout = 1; REG Node = 'newlcd:inst7\|LCD_Display:inst\|DATA_BUS_VALUE\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.538 ns" { newlcd:inst7|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst7|LCD_Display:inst|DATA_BUS_VALUE[5] } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/corelibrary/lcd_display.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 49.40 % ) " "Info: Total cell delay = 2.323 ns ( 49.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.379 ns ( 50.60 % ) " "Info: Total interconnect delay = 2.379 ns ( 50.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.702 ns" { CLOCK_50MHz newlcd:inst7|LCD_Display:inst|CLK_400HZ newlcd:inst7|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst7|LCD_Display:inst|DATA_BUS_VALUE[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.702 ns" { CLOCK_50MHz {} CLOCK_50MHz~combout {} newlcd:inst7|LCD_Display:inst|CLK_400HZ {} newlcd:inst7|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst7|LCD_Display:inst|DATA_BUS_VALUE[5] {} } { 0.000ns 0.000ns 0.550ns 0.828ns 1.001ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "lcd_display.vhd" "" { Text "c:/altera/91sp2/corelibrary/lcd_display.vhd" 161 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.583 ns + Longest register pin " "Info: + Longest register to pin delay is 5.583 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns newlcd:inst7\|LCD_Display:inst\|DATA_BUS_VALUE\[5\] 1 REG LCFF_X25_Y27_N27 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y27_N27; Fanout = 1; REG Node = 'newlcd:inst7\|LCD_Display:inst\|DATA_BUS_VALUE\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { newlcd:inst7|LCD_Display:inst|DATA_BUS_VALUE[5] } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/corelibrary/lcd_display.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.941 ns) + CELL(2.642 ns) 5.583 ns DBUS\[5\] 2 PIN PIN_J3 0 " "Info: 2: + IC(2.941 ns) + CELL(2.642 ns) = 5.583 ns; Loc. = PIN_J3; Fanout = 0; PIN Node = 'DBUS\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.583 ns" { newlcd:inst7|LCD_Display:inst|DATA_BUS_VALUE[5] DBUS[5] } "NODE_NAME" } } { "SortSystem.bdf" "" { Schematic "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab6/Sorting/SortSystem.bdf" { { 432 1384 1560 448 "DBUS\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.642 ns ( 47.32 % ) " "Info: Total cell delay = 2.642 ns ( 47.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.941 ns ( 52.68 % ) " "Info: Total interconnect delay = 2.941 ns ( 52.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.583 ns" { newlcd:inst7|LCD_Display:inst|DATA_BUS_VALUE[5] DBUS[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.583 ns" { newlcd:inst7|LCD_Display:inst|DATA_BUS_VALUE[5] {} DBUS[5] {} } { 0.000ns 2.941ns } { 0.000ns 2.642ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.702 ns" { CLOCK_50MHz newlcd:inst7|LCD_Display:inst|CLK_400HZ newlcd:inst7|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst7|LCD_Display:inst|DATA_BUS_VALUE[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.702 ns" { CLOCK_50MHz {} CLOCK_50MHz~combout {} newlcd:inst7|LCD_Display:inst|CLK_400HZ {} newlcd:inst7|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst7|LCD_Display:inst|DATA_BUS_VALUE[5] {} } { 0.000ns 0.000ns 0.550ns 0.828ns 1.001ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.583 ns" { newlcd:inst7|LCD_Display:inst|DATA_BUS_VALUE[5] DBUS[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.583 ns" { newlcd:inst7|LCD_Display:inst|DATA_BUS_VALUE[5] {} DBUS[5] {} } { 0.000ns 2.941ns } { 0.000ns 2.642ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "newlcd:inst7\|LCD_Display:inst\|CHAR_COUNT\[0\] Reset CLOCK_50MHz -3.228 ns register " "Info: th for register \"newlcd:inst7\|LCD_Display:inst\|CHAR_COUNT\[0\]\" (data pin = \"Reset\", clock pin = \"CLOCK_50MHz\") is -3.228 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50MHz destination 4.705 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50MHz\" to destination register is 4.705 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50MHz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50MHz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50MHz } "NODE_NAME" } } { "SortSystem.bdf" "" { Schematic "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab6/Sorting/SortSystem.bdf" { { 368 -8 160 384 "CLOCK_50MHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.550 ns) + CELL(0.787 ns) 2.336 ns newlcd:inst7\|LCD_Display:inst\|CLK_400HZ 2 REG LCFF_X3_Y18_N29 2 " "Info: 2: + IC(0.550 ns) + CELL(0.787 ns) = 2.336 ns; Loc. = LCFF_X3_Y18_N29; Fanout = 2; REG Node = 'newlcd:inst7\|LCD_Display:inst\|CLK_400HZ'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.337 ns" { CLOCK_50MHz newlcd:inst7|LCD_Display:inst|CLK_400HZ } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.828 ns) + CELL(0.000 ns) 3.164 ns newlcd:inst7\|LCD_Display:inst\|CLK_400HZ~clkctrl 3 COMB CLKCTRL_G1 44 " "Info: 3: + IC(0.828 ns) + CELL(0.000 ns) = 3.164 ns; Loc. = CLKCTRL_G1; Fanout = 44; COMB Node = 'newlcd:inst7\|LCD_Display:inst\|CLK_400HZ~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.828 ns" { newlcd:inst7|LCD_Display:inst|CLK_400HZ newlcd:inst7|LCD_Display:inst|CLK_400HZ~clkctrl } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.537 ns) 4.705 ns newlcd:inst7\|LCD_Display:inst\|CHAR_COUNT\[0\] 4 REG LCFF_X27_Y27_N17 10 " "Info: 4: + IC(1.004 ns) + CELL(0.537 ns) = 4.705 ns; Loc. = LCFF_X27_Y27_N17; Fanout = 10; REG Node = 'newlcd:inst7\|LCD_Display:inst\|CHAR_COUNT\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { newlcd:inst7|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst7|LCD_Display:inst|CHAR_COUNT[0] } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/corelibrary/lcd_display.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 49.37 % ) " "Info: Total cell delay = 2.323 ns ( 49.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.382 ns ( 50.63 % ) " "Info: Total interconnect delay = 2.382 ns ( 50.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.705 ns" { CLOCK_50MHz newlcd:inst7|LCD_Display:inst|CLK_400HZ newlcd:inst7|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst7|LCD_Display:inst|CHAR_COUNT[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.705 ns" { CLOCK_50MHz {} CLOCK_50MHz~combout {} newlcd:inst7|LCD_Display:inst|CLK_400HZ {} newlcd:inst7|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst7|LCD_Display:inst|CHAR_COUNT[0] {} } { 0.000ns 0.000ns 0.550ns 0.828ns 1.004ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "lcd_display.vhd" "" { Text "c:/altera/91sp2/corelibrary/lcd_display.vhd" 161 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.199 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.199 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns Reset 1 PIN PIN_P23 9 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 9; PIN Node = 'Reset'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset } "NODE_NAME" } } { "SortSystem.bdf" "" { Schematic "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab6/Sorting/SortSystem.bdf" { { 264 -8 160 280 "Reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.697 ns) + CELL(0.660 ns) 8.199 ns newlcd:inst7\|LCD_Display:inst\|CHAR_COUNT\[0\] 2 REG LCFF_X27_Y27_N17 10 " "Info: 2: + IC(6.697 ns) + CELL(0.660 ns) = 8.199 ns; Loc. = LCFF_X27_Y27_N17; Fanout = 10; REG Node = 'newlcd:inst7\|LCD_Display:inst\|CHAR_COUNT\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.357 ns" { Reset newlcd:inst7|LCD_Display:inst|CHAR_COUNT[0] } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/corelibrary/lcd_display.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.502 ns ( 18.32 % ) " "Info: Total cell delay = 1.502 ns ( 18.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.697 ns ( 81.68 % ) " "Info: Total interconnect delay = 6.697 ns ( 81.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.199 ns" { Reset newlcd:inst7|LCD_Display:inst|CHAR_COUNT[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.199 ns" { Reset {} Reset~combout {} newlcd:inst7|LCD_Display:inst|CHAR_COUNT[0] {} } { 0.000ns 0.000ns 6.697ns } { 0.000ns 0.842ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.705 ns" { CLOCK_50MHz newlcd:inst7|LCD_Display:inst|CLK_400HZ newlcd:inst7|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst7|LCD_Display:inst|CHAR_COUNT[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.705 ns" { CLOCK_50MHz {} CLOCK_50MHz~combout {} newlcd:inst7|LCD_Display:inst|CLK_400HZ {} newlcd:inst7|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst7|LCD_Display:inst|CHAR_COUNT[0] {} } { 0.000ns 0.000ns 0.550ns 0.828ns 1.004ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.199 ns" { Reset newlcd:inst7|LCD_Display:inst|CHAR_COUNT[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.199 ns" { Reset {} Reset~combout {} newlcd:inst7|LCD_Display:inst|CHAR_COUNT[0] {} } { 0.000ns 0.000ns 6.697ns } { 0.000ns 0.842ns 0.660ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "170 " "Info: Peak virtual memory: 170 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 24 17:02:50 2018 " "Info: Processing ended: Thu May 24 17:02:50 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
