   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"stm32f10x_spi.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.align	2
  19              		.global	SPI_I2S_DeInit
  20              		.thumb
  21              		.thumb_func
  23              	SPI_I2S_DeInit:
  24              	.LFB29:
  25              		.file 1 "../src/stm32f10x_spi.c"
   1:../src/stm32f10x_spi.c **** /**
   2:../src/stm32f10x_spi.c ****   ******************************************************************************
   3:../src/stm32f10x_spi.c ****   * @file    stm32f10x_spi.c
   4:../src/stm32f10x_spi.c ****   * @author  MCD Application Team
   5:../src/stm32f10x_spi.c ****   * @version V3.5.0
   6:../src/stm32f10x_spi.c ****   * @date    11-March-2011
   7:../src/stm32f10x_spi.c ****   * @brief   This file provides all the SPI firmware functions.
   8:../src/stm32f10x_spi.c ****   ******************************************************************************
   9:../src/stm32f10x_spi.c ****   * @attention
  10:../src/stm32f10x_spi.c ****   *
  11:../src/stm32f10x_spi.c ****   * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
  12:../src/stm32f10x_spi.c ****   * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
  13:../src/stm32f10x_spi.c ****   * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
  14:../src/stm32f10x_spi.c ****   * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
  15:../src/stm32f10x_spi.c ****   * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
  16:../src/stm32f10x_spi.c ****   * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
  17:../src/stm32f10x_spi.c ****   *
  18:../src/stm32f10x_spi.c ****   * <h2><center>&copy; COPYRIGHT 2011 STMicroelectronics</center></h2>
  19:../src/stm32f10x_spi.c ****   ******************************************************************************
  20:../src/stm32f10x_spi.c ****   */
  21:../src/stm32f10x_spi.c **** 
  22:../src/stm32f10x_spi.c **** /* Includes ------------------------------------------------------------------*/
  23:../src/stm32f10x_spi.c **** #include "stm32f10x_spi.h"
  24:../src/stm32f10x_spi.c **** #include "stm32f10x_rcc.h"
  25:../src/stm32f10x_spi.c **** #include "stm32f10x_conf.h"
  26:../src/stm32f10x_spi.c **** 
  27:../src/stm32f10x_spi.c **** /** @addtogroup STM32F10x_StdPeriph_Driver
  28:../src/stm32f10x_spi.c ****   * @{
  29:../src/stm32f10x_spi.c ****   */
  30:../src/stm32f10x_spi.c **** 
  31:../src/stm32f10x_spi.c **** /** @defgroup SPI 
  32:../src/stm32f10x_spi.c ****   * @brief SPI driver modules
  33:../src/stm32f10x_spi.c ****   * @{
  34:../src/stm32f10x_spi.c ****   */ 
  35:../src/stm32f10x_spi.c **** 
  36:../src/stm32f10x_spi.c **** /** @defgroup SPI_Private_TypesDefinitions
  37:../src/stm32f10x_spi.c ****   * @{
  38:../src/stm32f10x_spi.c ****   */
  39:../src/stm32f10x_spi.c **** 
  40:../src/stm32f10x_spi.c **** /**
  41:../src/stm32f10x_spi.c ****   * @}
  42:../src/stm32f10x_spi.c ****   */ 
  43:../src/stm32f10x_spi.c **** 
  44:../src/stm32f10x_spi.c **** 
  45:../src/stm32f10x_spi.c **** /** @defgroup SPI_Private_Defines
  46:../src/stm32f10x_spi.c ****   * @{
  47:../src/stm32f10x_spi.c ****   */
  48:../src/stm32f10x_spi.c **** 
  49:../src/stm32f10x_spi.c **** /* SPI SPE mask */
  50:../src/stm32f10x_spi.c **** #define CR1_SPE_Set          ((uint16_t)0x0040)
  51:../src/stm32f10x_spi.c **** #define CR1_SPE_Reset        ((uint16_t)0xFFBF)
  52:../src/stm32f10x_spi.c **** 
  53:../src/stm32f10x_spi.c **** /* I2S I2SE mask */
  54:../src/stm32f10x_spi.c **** #define I2SCFGR_I2SE_Set     ((uint16_t)0x0400)
  55:../src/stm32f10x_spi.c **** #define I2SCFGR_I2SE_Reset   ((uint16_t)0xFBFF)
  56:../src/stm32f10x_spi.c **** 
  57:../src/stm32f10x_spi.c **** /* SPI CRCNext mask */
  58:../src/stm32f10x_spi.c **** #define CR1_CRCNext_Set      ((uint16_t)0x1000)
  59:../src/stm32f10x_spi.c **** 
  60:../src/stm32f10x_spi.c **** /* SPI CRCEN mask */
  61:../src/stm32f10x_spi.c **** #define CR1_CRCEN_Set        ((uint16_t)0x2000)
  62:../src/stm32f10x_spi.c **** #define CR1_CRCEN_Reset      ((uint16_t)0xDFFF)
  63:../src/stm32f10x_spi.c **** 
  64:../src/stm32f10x_spi.c **** /* SPI SSOE mask */
  65:../src/stm32f10x_spi.c **** #define CR2_SSOE_Set         ((uint16_t)0x0004)
  66:../src/stm32f10x_spi.c **** #define CR2_SSOE_Reset       ((uint16_t)0xFFFB)
  67:../src/stm32f10x_spi.c **** 
  68:../src/stm32f10x_spi.c **** /* SPI registers Masks */
  69:../src/stm32f10x_spi.c **** #define CR1_CLEAR_Mask       ((uint16_t)0x3040)
  70:../src/stm32f10x_spi.c **** #define I2SCFGR_CLEAR_Mask   ((uint16_t)0xF040)
  71:../src/stm32f10x_spi.c **** 
  72:../src/stm32f10x_spi.c **** /* SPI or I2S mode selection masks */
  73:../src/stm32f10x_spi.c **** #define SPI_Mode_Select      ((uint16_t)0xF7FF)
  74:../src/stm32f10x_spi.c **** #define I2S_Mode_Select      ((uint16_t)0x0800) 
  75:../src/stm32f10x_spi.c **** 
  76:../src/stm32f10x_spi.c **** /* I2S clock source selection masks */
  77:../src/stm32f10x_spi.c **** #define I2S2_CLOCK_SRC       ((uint32_t)(0x00020000))
  78:../src/stm32f10x_spi.c **** #define I2S3_CLOCK_SRC       ((uint32_t)(0x00040000))
  79:../src/stm32f10x_spi.c **** #define I2S_MUL_MASK         ((uint32_t)(0x0000F000))
  80:../src/stm32f10x_spi.c **** #define I2S_DIV_MASK         ((uint32_t)(0x000000F0))
  81:../src/stm32f10x_spi.c **** 
  82:../src/stm32f10x_spi.c **** /**
  83:../src/stm32f10x_spi.c ****   * @}
  84:../src/stm32f10x_spi.c ****   */
  85:../src/stm32f10x_spi.c **** 
  86:../src/stm32f10x_spi.c **** /** @defgroup SPI_Private_Macros
  87:../src/stm32f10x_spi.c ****   * @{
  88:../src/stm32f10x_spi.c ****   */
  89:../src/stm32f10x_spi.c **** 
  90:../src/stm32f10x_spi.c **** /**
  91:../src/stm32f10x_spi.c ****   * @}
  92:../src/stm32f10x_spi.c ****   */
  93:../src/stm32f10x_spi.c **** 
  94:../src/stm32f10x_spi.c **** /** @defgroup SPI_Private_Variables
  95:../src/stm32f10x_spi.c ****   * @{
  96:../src/stm32f10x_spi.c ****   */
  97:../src/stm32f10x_spi.c **** 
  98:../src/stm32f10x_spi.c **** /**
  99:../src/stm32f10x_spi.c ****   * @}
 100:../src/stm32f10x_spi.c ****   */
 101:../src/stm32f10x_spi.c **** 
 102:../src/stm32f10x_spi.c **** /** @defgroup SPI_Private_FunctionPrototypes
 103:../src/stm32f10x_spi.c ****   * @{
 104:../src/stm32f10x_spi.c ****   */
 105:../src/stm32f10x_spi.c **** 
 106:../src/stm32f10x_spi.c **** /**
 107:../src/stm32f10x_spi.c ****   * @}
 108:../src/stm32f10x_spi.c ****   */
 109:../src/stm32f10x_spi.c **** 
 110:../src/stm32f10x_spi.c **** /** @defgroup SPI_Private_Functions
 111:../src/stm32f10x_spi.c ****   * @{
 112:../src/stm32f10x_spi.c ****   */
 113:../src/stm32f10x_spi.c **** 
 114:../src/stm32f10x_spi.c **** /**
 115:../src/stm32f10x_spi.c ****   * @brief  Deinitializes the SPIx peripheral registers to their default
 116:../src/stm32f10x_spi.c ****   *         reset values (Affects also the I2Ss).
 117:../src/stm32f10x_spi.c ****   * @param  SPIx: where x can be 1, 2 or 3 to select the SPI peripheral.
 118:../src/stm32f10x_spi.c ****   * @retval None
 119:../src/stm32f10x_spi.c ****   */
 120:../src/stm32f10x_spi.c **** void SPI_I2S_DeInit(SPI_TypeDef* SPIx)
 121:../src/stm32f10x_spi.c **** {
  26              		.loc 1 121 0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 8
  29              		@ frame_needed = 1, uses_anonymous_args = 0
  30 0000 80B5     		push	{r7, lr}
  31              	.LCFI0:
  32              		.cfi_def_cfa_offset 8
  33              		.cfi_offset 14, -4
  34              		.cfi_offset 7, -8
  35 0002 82B0     		sub	sp, sp, #8
  36              	.LCFI1:
  37              		.cfi_def_cfa_offset 16
  38 0004 00AF     		add	r7, sp, #0
  39              	.LCFI2:
  40              		.cfi_def_cfa_register 7
  41 0006 7860     		str	r0, [r7, #4]
 122:../src/stm32f10x_spi.c ****   /* Check the parameters */
 123:../src/stm32f10x_spi.c ****   assert_param(IS_SPI_ALL_PERIPH(SPIx));
 124:../src/stm32f10x_spi.c **** 
 125:../src/stm32f10x_spi.c ****   if (SPIx == SPI1)
  42              		.loc 1 125 0
  43 0008 7A68     		ldr	r2, [r7, #4]
  44 000a 4FF44053 		mov	r3, #12288
  45 000e C4F20103 		movt	r3, 16385
  46 0012 9A42     		cmp	r2, r3
  47 0014 0CD1     		bne	.L2
 126:../src/stm32f10x_spi.c ****   {
 127:../src/stm32f10x_spi.c ****     /* Enable SPI1 reset state */
 128:../src/stm32f10x_spi.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, ENABLE);
  48              		.loc 1 128 0
  49 0016 4FF48050 		mov	r0, #4096
  50 001a 4FF00101 		mov	r1, #1
  51 001e FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 129:../src/stm32f10x_spi.c ****     /* Release SPI1 from reset state */
 130:../src/stm32f10x_spi.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, DISABLE);
  52              		.loc 1 130 0
  53 0022 4FF48050 		mov	r0, #4096
  54 0026 4FF00001 		mov	r1, #0
  55 002a FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
  56 002e 26E0     		b	.L1
  57              	.L2:
 131:../src/stm32f10x_spi.c ****   }
 132:../src/stm32f10x_spi.c ****   else if (SPIx == SPI2)
  58              		.loc 1 132 0
  59 0030 7A68     		ldr	r2, [r7, #4]
  60 0032 4FF46053 		mov	r3, #14336
  61 0036 C4F20003 		movt	r3, 16384
  62 003a 9A42     		cmp	r2, r3
  63 003c 0CD1     		bne	.L4
 133:../src/stm32f10x_spi.c ****   {
 134:../src/stm32f10x_spi.c ****     /* Enable SPI2 reset state */
 135:../src/stm32f10x_spi.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, ENABLE);
  64              		.loc 1 135 0
  65 003e 4FF48040 		mov	r0, #16384
  66 0042 4FF00101 		mov	r1, #1
  67 0046 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 136:../src/stm32f10x_spi.c ****     /* Release SPI2 from reset state */
 137:../src/stm32f10x_spi.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, DISABLE);
  68              		.loc 1 137 0
  69 004a 4FF48040 		mov	r0, #16384
  70 004e 4FF00001 		mov	r1, #0
  71 0052 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
  72 0056 12E0     		b	.L1
  73              	.L4:
 138:../src/stm32f10x_spi.c ****   }
 139:../src/stm32f10x_spi.c ****   else
 140:../src/stm32f10x_spi.c ****   {
 141:../src/stm32f10x_spi.c ****     if (SPIx == SPI3)
  74              		.loc 1 141 0
  75 0058 7A68     		ldr	r2, [r7, #4]
  76 005a 4FF47053 		mov	r3, #15360
  77 005e C4F20003 		movt	r3, 16384
  78 0062 9A42     		cmp	r2, r3
  79 0064 0BD1     		bne	.L1
 142:../src/stm32f10x_spi.c ****     {
 143:../src/stm32f10x_spi.c ****       /* Enable SPI3 reset state */
 144:../src/stm32f10x_spi.c ****       RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, ENABLE);
  80              		.loc 1 144 0
  81 0066 4FF40040 		mov	r0, #32768
  82 006a 4FF00101 		mov	r1, #1
  83 006e FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 145:../src/stm32f10x_spi.c ****       /* Release SPI3 from reset state */
 146:../src/stm32f10x_spi.c ****       RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, DISABLE);
  84              		.loc 1 146 0
  85 0072 4FF40040 		mov	r0, #32768
  86 0076 4FF00001 		mov	r1, #0
  87 007a FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
  88              	.L1:
 147:../src/stm32f10x_spi.c ****     }
 148:../src/stm32f10x_spi.c ****   }
 149:../src/stm32f10x_spi.c **** }
  89              		.loc 1 149 0
  90 007e 07F10807 		add	r7, r7, #8
  91 0082 BD46     		mov	sp, r7
  92 0084 80BD     		pop	{r7, pc}
  93              		.cfi_endproc
  94              	.LFE29:
  96 0086 00BF     		.align	2
  97              		.global	SPI_Init
  98              		.thumb
  99              		.thumb_func
 101              	SPI_Init:
 102              	.LFB30:
 150:../src/stm32f10x_spi.c **** 
 151:../src/stm32f10x_spi.c **** /**
 152:../src/stm32f10x_spi.c ****   * @brief  Initializes the SPIx peripheral according to the specified 
 153:../src/stm32f10x_spi.c ****   *         parameters in the SPI_InitStruct.
 154:../src/stm32f10x_spi.c ****   * @param  SPIx: where x can be 1, 2 or 3 to select the SPI peripheral.
 155:../src/stm32f10x_spi.c ****   * @param  SPI_InitStruct: pointer to a SPI_InitTypeDef structure that
 156:../src/stm32f10x_spi.c ****   *         contains the configuration information for the specified SPI peripheral.
 157:../src/stm32f10x_spi.c ****   * @retval None
 158:../src/stm32f10x_spi.c ****   */
 159:../src/stm32f10x_spi.c **** void SPI_Init(SPI_TypeDef* SPIx, SPI_InitTypeDef* SPI_InitStruct)
 160:../src/stm32f10x_spi.c **** {
 103              		.loc 1 160 0
 104              		.cfi_startproc
 105              		@ args = 0, pretend = 0, frame = 16
 106              		@ frame_needed = 1, uses_anonymous_args = 0
 107              		@ link register save eliminated.
 108 0088 80B4     		push	{r7}
 109              	.LCFI3:
 110              		.cfi_def_cfa_offset 4
 111              		.cfi_offset 7, -4
 112 008a 85B0     		sub	sp, sp, #20
 113              	.LCFI4:
 114              		.cfi_def_cfa_offset 24
 115 008c 00AF     		add	r7, sp, #0
 116              	.LCFI5:
 117              		.cfi_def_cfa_register 7
 118 008e 7860     		str	r0, [r7, #4]
 119 0090 3960     		str	r1, [r7, #0]
 161:../src/stm32f10x_spi.c ****   uint16_t tmpreg = 0;
 120              		.loc 1 161 0
 121 0092 4FF00003 		mov	r3, #0
 122 0096 FB81     		strh	r3, [r7, #14]	@ movhi
 162:../src/stm32f10x_spi.c ****   
 163:../src/stm32f10x_spi.c ****   /* check the parameters */
 164:../src/stm32f10x_spi.c ****   assert_param(IS_SPI_ALL_PERIPH(SPIx));   
 165:../src/stm32f10x_spi.c ****   
 166:../src/stm32f10x_spi.c ****   /* Check the SPI parameters */
 167:../src/stm32f10x_spi.c ****   assert_param(IS_SPI_DIRECTION_MODE(SPI_InitStruct->SPI_Direction));
 168:../src/stm32f10x_spi.c ****   assert_param(IS_SPI_MODE(SPI_InitStruct->SPI_Mode));
 169:../src/stm32f10x_spi.c ****   assert_param(IS_SPI_DATASIZE(SPI_InitStruct->SPI_DataSize));
 170:../src/stm32f10x_spi.c ****   assert_param(IS_SPI_CPOL(SPI_InitStruct->SPI_CPOL));
 171:../src/stm32f10x_spi.c ****   assert_param(IS_SPI_CPHA(SPI_InitStruct->SPI_CPHA));
 172:../src/stm32f10x_spi.c ****   assert_param(IS_SPI_NSS(SPI_InitStruct->SPI_NSS));
 173:../src/stm32f10x_spi.c ****   assert_param(IS_SPI_BAUDRATE_PRESCALER(SPI_InitStruct->SPI_BaudRatePrescaler));
 174:../src/stm32f10x_spi.c ****   assert_param(IS_SPI_FIRST_BIT(SPI_InitStruct->SPI_FirstBit));
 175:../src/stm32f10x_spi.c ****   assert_param(IS_SPI_CRC_POLYNOMIAL(SPI_InitStruct->SPI_CRCPolynomial));
 176:../src/stm32f10x_spi.c **** 
 177:../src/stm32f10x_spi.c **** /*---------------------------- SPIx CR1 Configuration ------------------------*/
 178:../src/stm32f10x_spi.c ****   /* Get the SPIx CR1 value */
 179:../src/stm32f10x_spi.c ****   tmpreg = SPIx->CR1;
 123              		.loc 1 179 0
 124 0098 7B68     		ldr	r3, [r7, #4]
 125 009a 1B88     		ldrh	r3, [r3, #0]	@ movhi
 126 009c FB81     		strh	r3, [r7, #14]	@ movhi
 180:../src/stm32f10x_spi.c ****   /* Clear BIDIMode, BIDIOE, RxONLY, SSM, SSI, LSBFirst, BR, MSTR, CPOL and CPHA bits */
 181:../src/stm32f10x_spi.c ****   tmpreg &= CR1_CLEAR_Mask;
 127              		.loc 1 181 0
 128 009e FB89     		ldrh	r3, [r7, #14]	@ movhi
 129 00a0 03F44153 		and	r3, r3, #12352
 130 00a4 FB81     		strh	r3, [r7, #14]	@ movhi
 182:../src/stm32f10x_spi.c ****   /* Configure SPIx: direction, NSS management, first transmitted bit, BaudRate prescaler
 183:../src/stm32f10x_spi.c ****      master/salve mode, CPOL and CPHA */
 184:../src/stm32f10x_spi.c ****   /* Set BIDImode, BIDIOE and RxONLY bits according to SPI_Direction value */
 185:../src/stm32f10x_spi.c ****   /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
 186:../src/stm32f10x_spi.c ****   /* Set LSBFirst bit according to SPI_FirstBit value */
 187:../src/stm32f10x_spi.c ****   /* Set BR bits according to SPI_BaudRatePrescaler value */
 188:../src/stm32f10x_spi.c ****   /* Set CPOL bit according to SPI_CPOL value */
 189:../src/stm32f10x_spi.c ****   /* Set CPHA bit according to SPI_CPHA value */
 190:../src/stm32f10x_spi.c ****   tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 131              		.loc 1 190 0
 132 00a6 3B68     		ldr	r3, [r7, #0]
 133 00a8 1A88     		ldrh	r2, [r3, #0]
 134 00aa 3B68     		ldr	r3, [r7, #0]
 135 00ac 5B88     		ldrh	r3, [r3, #2]
 136 00ae 1343     		orrs	r3, r3, r2
 137 00b0 9AB2     		uxth	r2, r3
 191:../src/stm32f10x_spi.c ****                   SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 138              		.loc 1 191 0
 139 00b2 3B68     		ldr	r3, [r7, #0]
 140 00b4 9B88     		ldrh	r3, [r3, #4]
 190:../src/stm32f10x_spi.c ****   tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 141              		.loc 1 190 0
 142 00b6 1343     		orrs	r3, r3, r2
 143 00b8 9AB2     		uxth	r2, r3
 144              		.loc 1 191 0
 145 00ba 3B68     		ldr	r3, [r7, #0]
 146 00bc DB88     		ldrh	r3, [r3, #6]
 190:../src/stm32f10x_spi.c ****   tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 147              		.loc 1 190 0
 148 00be 1343     		orrs	r3, r3, r2
 149 00c0 9AB2     		uxth	r2, r3
 192:../src/stm32f10x_spi.c ****                   SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 150              		.loc 1 192 0
 151 00c2 3B68     		ldr	r3, [r7, #0]
 152 00c4 1B89     		ldrh	r3, [r3, #8]
 190:../src/stm32f10x_spi.c ****   tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 153              		.loc 1 190 0
 154 00c6 1343     		orrs	r3, r3, r2
 155 00c8 9AB2     		uxth	r2, r3
 156              		.loc 1 192 0
 157 00ca 3B68     		ldr	r3, [r7, #0]
 158 00cc 5B89     		ldrh	r3, [r3, #10]
 190:../src/stm32f10x_spi.c ****   tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 159              		.loc 1 190 0
 160 00ce 1343     		orrs	r3, r3, r2
 161 00d0 9AB2     		uxth	r2, r3
 193:../src/stm32f10x_spi.c ****                   SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 162              		.loc 1 193 0
 163 00d2 3B68     		ldr	r3, [r7, #0]
 164 00d4 9B89     		ldrh	r3, [r3, #12]
 190:../src/stm32f10x_spi.c ****   tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 165              		.loc 1 190 0
 166 00d6 1343     		orrs	r3, r3, r2
 167 00d8 9AB2     		uxth	r2, r3
 168              		.loc 1 193 0
 169 00da 3B68     		ldr	r3, [r7, #0]
 170 00dc DB89     		ldrh	r3, [r3, #14]
 190:../src/stm32f10x_spi.c ****   tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 171              		.loc 1 190 0
 172 00de 1343     		orrs	r3, r3, r2
 173 00e0 9AB2     		uxth	r2, r3
 174 00e2 FB89     		ldrh	r3, [r7, #14]	@ movhi
 175 00e4 1343     		orrs	r3, r3, r2
 176 00e6 FB81     		strh	r3, [r7, #14]	@ movhi
 194:../src/stm32f10x_spi.c ****   /* Write to SPIx CR1 */
 195:../src/stm32f10x_spi.c ****   SPIx->CR1 = tmpreg;
 177              		.loc 1 195 0
 178 00e8 7B68     		ldr	r3, [r7, #4]
 179 00ea FA89     		ldrh	r2, [r7, #14]	@ movhi
 180 00ec 1A80     		strh	r2, [r3, #0]	@ movhi
 196:../src/stm32f10x_spi.c ****   
 197:../src/stm32f10x_spi.c ****   /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
 198:../src/stm32f10x_spi.c ****   SPIx->I2SCFGR &= SPI_Mode_Select;		
 181              		.loc 1 198 0
 182 00ee 7B68     		ldr	r3, [r7, #4]
 183 00f0 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 184 00f2 9BB2     		uxth	r3, r3
 185 00f4 23F40063 		bic	r3, r3, #2048
 186 00f8 9AB2     		uxth	r2, r3
 187 00fa 7B68     		ldr	r3, [r7, #4]
 188 00fc 9A83     		strh	r2, [r3, #28]	@ movhi
 199:../src/stm32f10x_spi.c **** 
 200:../src/stm32f10x_spi.c **** /*---------------------------- SPIx CRCPOLY Configuration --------------------*/
 201:../src/stm32f10x_spi.c ****   /* Write to SPIx CRCPOLY */
 202:../src/stm32f10x_spi.c ****   SPIx->CRCPR = SPI_InitStruct->SPI_CRCPolynomial;
 189              		.loc 1 202 0
 190 00fe 3B68     		ldr	r3, [r7, #0]
 191 0100 1A8A     		ldrh	r2, [r3, #16]
 192 0102 7B68     		ldr	r3, [r7, #4]
 193 0104 1A82     		strh	r2, [r3, #16]	@ movhi
 203:../src/stm32f10x_spi.c **** }
 194              		.loc 1 203 0
 195 0106 07F11407 		add	r7, r7, #20
 196 010a BD46     		mov	sp, r7
 197 010c 80BC     		pop	{r7}
 198 010e 7047     		bx	lr
 199              		.cfi_endproc
 200              	.LFE30:
 202              		.align	2
 203              		.global	I2S_Init
 204              		.thumb
 205              		.thumb_func
 207              	I2S_Init:
 208              	.LFB31:
 204:../src/stm32f10x_spi.c **** 
 205:../src/stm32f10x_spi.c **** /**
 206:../src/stm32f10x_spi.c ****   * @brief  Initializes the SPIx peripheral according to the specified 
 207:../src/stm32f10x_spi.c ****   *         parameters in the I2S_InitStruct.
 208:../src/stm32f10x_spi.c ****   * @param  SPIx: where x can be  2 or 3 to select the SPI peripheral
 209:../src/stm32f10x_spi.c ****   *         (configured in I2S mode).
 210:../src/stm32f10x_spi.c ****   * @param  I2S_InitStruct: pointer to an I2S_InitTypeDef structure that
 211:../src/stm32f10x_spi.c ****   *         contains the configuration information for the specified SPI peripheral
 212:../src/stm32f10x_spi.c ****   *         configured in I2S mode.
 213:../src/stm32f10x_spi.c ****   * @note
 214:../src/stm32f10x_spi.c ****   *  The function calculates the optimal prescaler needed to obtain the most 
 215:../src/stm32f10x_spi.c ****   *  accurate audio frequency (depending on the I2S clock source, the PLL values 
 216:../src/stm32f10x_spi.c ****   *  and the product configuration). But in case the prescaler value is greater 
 217:../src/stm32f10x_spi.c ****   *  than 511, the default value (0x02) will be configured instead.  *   
 218:../src/stm32f10x_spi.c ****   * @retval None
 219:../src/stm32f10x_spi.c ****   */
 220:../src/stm32f10x_spi.c **** void I2S_Init(SPI_TypeDef* SPIx, I2S_InitTypeDef* I2S_InitStruct)
 221:../src/stm32f10x_spi.c **** {
 209              		.loc 1 221 0
 210              		.cfi_startproc
 211              		@ args = 0, pretend = 0, frame = 48
 212              		@ frame_needed = 1, uses_anonymous_args = 0
 213 0110 80B5     		push	{r7, lr}
 214              	.LCFI6:
 215              		.cfi_def_cfa_offset 8
 216              		.cfi_offset 14, -4
 217              		.cfi_offset 7, -8
 218 0112 8CB0     		sub	sp, sp, #48
 219              	.LCFI7:
 220              		.cfi_def_cfa_offset 56
 221 0114 00AF     		add	r7, sp, #0
 222              	.LCFI8:
 223              		.cfi_def_cfa_register 7
 224 0116 7860     		str	r0, [r7, #4]
 225 0118 3960     		str	r1, [r7, #0]
 222:../src/stm32f10x_spi.c ****   uint16_t tmpreg = 0, i2sdiv = 2, i2sodd = 0, packetlength = 1;
 226              		.loc 1 222 0
 227 011a 4FF00003 		mov	r3, #0
 228 011e 7B84     		strh	r3, [r7, #34]	@ movhi
 229 0120 4FF00203 		mov	r3, #2
 230 0124 FB85     		strh	r3, [r7, #46]	@ movhi
 231 0126 4FF00003 		mov	r3, #0
 232 012a BB85     		strh	r3, [r7, #44]	@ movhi
 233 012c 4FF00103 		mov	r3, #1
 234 0130 7B85     		strh	r3, [r7, #42]	@ movhi
 223:../src/stm32f10x_spi.c ****   uint32_t tmp = 0;
 235              		.loc 1 223 0
 236 0132 4FF00003 		mov	r3, #0
 237 0136 7B62     		str	r3, [r7, #36]
 224:../src/stm32f10x_spi.c ****   RCC_ClocksTypeDef RCC_Clocks;
 225:../src/stm32f10x_spi.c ****   uint32_t sourceclock = 0;
 238              		.loc 1 225 0
 239 0138 4FF00003 		mov	r3, #0
 240 013c FB61     		str	r3, [r7, #28]
 226:../src/stm32f10x_spi.c ****   
 227:../src/stm32f10x_spi.c ****   /* Check the I2S parameters */
 228:../src/stm32f10x_spi.c ****   assert_param(IS_SPI_23_PERIPH(SPIx));
 229:../src/stm32f10x_spi.c ****   assert_param(IS_I2S_MODE(I2S_InitStruct->I2S_Mode));
 230:../src/stm32f10x_spi.c ****   assert_param(IS_I2S_STANDARD(I2S_InitStruct->I2S_Standard));
 231:../src/stm32f10x_spi.c ****   assert_param(IS_I2S_DATA_FORMAT(I2S_InitStruct->I2S_DataFormat));
 232:../src/stm32f10x_spi.c ****   assert_param(IS_I2S_MCLK_OUTPUT(I2S_InitStruct->I2S_MCLKOutput));
 233:../src/stm32f10x_spi.c ****   assert_param(IS_I2S_AUDIO_FREQ(I2S_InitStruct->I2S_AudioFreq));
 234:../src/stm32f10x_spi.c ****   assert_param(IS_I2S_CPOL(I2S_InitStruct->I2S_CPOL));  
 235:../src/stm32f10x_spi.c **** 
 236:../src/stm32f10x_spi.c **** /*----------------------- SPIx I2SCFGR & I2SPR Configuration -----------------*/
 237:../src/stm32f10x_spi.c ****   /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
 238:../src/stm32f10x_spi.c ****   SPIx->I2SCFGR &= I2SCFGR_CLEAR_Mask; 
 241              		.loc 1 238 0
 242 013e 7B68     		ldr	r3, [r7, #4]
 243 0140 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 244 0142 9BB2     		uxth	r3, r3
 245 0144 23F47A63 		bic	r3, r3, #4000
 246 0148 23F01F03 		bic	r3, r3, #31
 247 014c 9AB2     		uxth	r2, r3
 248 014e 7B68     		ldr	r3, [r7, #4]
 249 0150 9A83     		strh	r2, [r3, #28]	@ movhi
 239:../src/stm32f10x_spi.c ****   SPIx->I2SPR = 0x0002;
 250              		.loc 1 239 0
 251 0152 7B68     		ldr	r3, [r7, #4]
 252 0154 4FF00202 		mov	r2, #2
 253 0158 1A84     		strh	r2, [r3, #32]	@ movhi
 240:../src/stm32f10x_spi.c ****   
 241:../src/stm32f10x_spi.c ****   /* Get the I2SCFGR register value */
 242:../src/stm32f10x_spi.c ****   tmpreg = SPIx->I2SCFGR;
 254              		.loc 1 242 0
 255 015a 7B68     		ldr	r3, [r7, #4]
 256 015c 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 257 015e 7B84     		strh	r3, [r7, #34]	@ movhi
 243:../src/stm32f10x_spi.c ****   
 244:../src/stm32f10x_spi.c ****   /* If the default value has to be written, reinitialize i2sdiv and i2sodd*/
 245:../src/stm32f10x_spi.c ****   if(I2S_InitStruct->I2S_AudioFreq == I2S_AudioFreq_Default)
 258              		.loc 1 245 0
 259 0160 3B68     		ldr	r3, [r7, #0]
 260 0162 9B68     		ldr	r3, [r3, #8]
 261 0164 022B     		cmp	r3, #2
 262 0166 06D1     		bne	.L7
 246:../src/stm32f10x_spi.c ****   {
 247:../src/stm32f10x_spi.c ****     i2sodd = (uint16_t)0;
 263              		.loc 1 247 0
 264 0168 4FF00003 		mov	r3, #0
 265 016c BB85     		strh	r3, [r7, #44]	@ movhi
 248:../src/stm32f10x_spi.c ****     i2sdiv = (uint16_t)2;   
 266              		.loc 1 248 0
 267 016e 4FF00203 		mov	r3, #2
 268 0172 FB85     		strh	r3, [r7, #46]	@ movhi
 269 0174 67E0     		b	.L8
 270              	.L7:
 249:../src/stm32f10x_spi.c ****   }
 250:../src/stm32f10x_spi.c ****   /* If the requested audio frequency is not the default, compute the prescaler */
 251:../src/stm32f10x_spi.c ****   else
 252:../src/stm32f10x_spi.c ****   {
 253:../src/stm32f10x_spi.c ****     /* Check the frame length (For the Prescaler computing) */
 254:../src/stm32f10x_spi.c ****     if(I2S_InitStruct->I2S_DataFormat == I2S_DataFormat_16b)
 271              		.loc 1 254 0
 272 0176 3B68     		ldr	r3, [r7, #0]
 273 0178 9B88     		ldrh	r3, [r3, #4]
 274 017a 002B     		cmp	r3, #0
 275 017c 03D1     		bne	.L9
 255:../src/stm32f10x_spi.c ****     {
 256:../src/stm32f10x_spi.c ****       /* Packet length is 16 bits */
 257:../src/stm32f10x_spi.c ****       packetlength = 1;
 276              		.loc 1 257 0
 277 017e 4FF00103 		mov	r3, #1
 278 0182 7B85     		strh	r3, [r7, #42]	@ movhi
 279 0184 02E0     		b	.L10
 280              	.L9:
 258:../src/stm32f10x_spi.c ****     }
 259:../src/stm32f10x_spi.c ****     else
 260:../src/stm32f10x_spi.c ****     {
 261:../src/stm32f10x_spi.c ****       /* Packet length is 32 bits */
 262:../src/stm32f10x_spi.c ****       packetlength = 2;
 281              		.loc 1 262 0
 282 0186 4FF00203 		mov	r3, #2
 283 018a 7B85     		strh	r3, [r7, #42]	@ movhi
 284              	.L10:
 263:../src/stm32f10x_spi.c ****     }
 264:../src/stm32f10x_spi.c **** 
 265:../src/stm32f10x_spi.c ****     /* Get the I2S clock source mask depending on the peripheral number */
 266:../src/stm32f10x_spi.c ****     if(((uint32_t)SPIx) == SPI2_BASE)
 285              		.loc 1 266 0
 286 018c 7A68     		ldr	r2, [r7, #4]
 287 018e 4FF46053 		mov	r3, #14336
 288 0192 C4F20003 		movt	r3, 16384
 289 0196 9A42     		cmp	r2, r3
 290 0198 03D1     		bne	.L11
 267:../src/stm32f10x_spi.c ****     {
 268:../src/stm32f10x_spi.c ****       /* The mask is relative to I2S2 */
 269:../src/stm32f10x_spi.c ****       tmp = I2S2_CLOCK_SRC;
 291              		.loc 1 269 0
 292 019a 4FF40033 		mov	r3, #131072
 293 019e 7B62     		str	r3, [r7, #36]
 294 01a0 02E0     		b	.L12
 295              	.L11:
 270:../src/stm32f10x_spi.c ****     }
 271:../src/stm32f10x_spi.c ****     else 
 272:../src/stm32f10x_spi.c ****     {
 273:../src/stm32f10x_spi.c ****       /* The mask is relative to I2S3 */      
 274:../src/stm32f10x_spi.c ****       tmp = I2S3_CLOCK_SRC;
 296              		.loc 1 274 0
 297 01a2 4FF48023 		mov	r3, #262144
 298 01a6 7B62     		str	r3, [r7, #36]
 299              	.L12:
 275:../src/stm32f10x_spi.c ****     }
 276:../src/stm32f10x_spi.c **** 
 277:../src/stm32f10x_spi.c ****     /* Check the I2S clock source configuration depending on the Device:
 278:../src/stm32f10x_spi.c ****        Only Connectivity line devices have the PLL3 VCO clock */
 279:../src/stm32f10x_spi.c **** #ifdef STM32F10X_CL
 280:../src/stm32f10x_spi.c ****     if((RCC->CFGR2 & tmp) != 0)
 281:../src/stm32f10x_spi.c ****     {
 282:../src/stm32f10x_spi.c ****       /* Get the configuration bits of RCC PLL3 multiplier */
 283:../src/stm32f10x_spi.c ****       tmp = (uint32_t)((RCC->CFGR2 & I2S_MUL_MASK) >> 12);
 284:../src/stm32f10x_spi.c **** 
 285:../src/stm32f10x_spi.c ****       /* Get the value of the PLL3 multiplier */      
 286:../src/stm32f10x_spi.c ****       if((tmp > 5) && (tmp < 15))
 287:../src/stm32f10x_spi.c ****       {
 288:../src/stm32f10x_spi.c ****         /* Multiplier is between 8 and 14 (value 15 is forbidden) */
 289:../src/stm32f10x_spi.c ****         tmp += 2;
 290:../src/stm32f10x_spi.c ****       }
 291:../src/stm32f10x_spi.c ****       else
 292:../src/stm32f10x_spi.c ****       {
 293:../src/stm32f10x_spi.c ****         if (tmp == 15)
 294:../src/stm32f10x_spi.c ****         {
 295:../src/stm32f10x_spi.c ****           /* Multiplier is 20 */
 296:../src/stm32f10x_spi.c ****           tmp = 20;
 297:../src/stm32f10x_spi.c ****         }
 298:../src/stm32f10x_spi.c ****       }      
 299:../src/stm32f10x_spi.c ****       /* Get the PREDIV2 value */
 300:../src/stm32f10x_spi.c ****       sourceclock = (uint32_t)(((RCC->CFGR2 & I2S_DIV_MASK) >> 4) + 1);
 301:../src/stm32f10x_spi.c ****       
 302:../src/stm32f10x_spi.c ****       /* Calculate the Source Clock frequency based on PLL3 and PREDIV2 values */
 303:../src/stm32f10x_spi.c ****       sourceclock = (uint32_t) ((HSE_Value / sourceclock) * tmp * 2); 
 304:../src/stm32f10x_spi.c ****     }
 305:../src/stm32f10x_spi.c ****     else
 306:../src/stm32f10x_spi.c ****     {
 307:../src/stm32f10x_spi.c ****       /* I2S Clock source is System clock: Get System Clock frequency */
 308:../src/stm32f10x_spi.c ****       RCC_GetClocksFreq(&RCC_Clocks);      
 309:../src/stm32f10x_spi.c ****       
 310:../src/stm32f10x_spi.c ****       /* Get the source clock value: based on System Clock value */
 311:../src/stm32f10x_spi.c ****       sourceclock = RCC_Clocks.SYSCLK_Frequency;
 312:../src/stm32f10x_spi.c ****     }        
 313:../src/stm32f10x_spi.c **** #else /* STM32F10X_HD */
 314:../src/stm32f10x_spi.c ****     /* I2S Clock source is System clock: Get System Clock frequency */
 315:../src/stm32f10x_spi.c ****     RCC_GetClocksFreq(&RCC_Clocks);      
 300              		.loc 1 315 0
 301 01a8 07F10803 		add	r3, r7, #8
 302 01ac 1846     		mov	r0, r3
 303 01ae FFF7FEFF 		bl	RCC_GetClocksFreq
 316:../src/stm32f10x_spi.c ****       
 317:../src/stm32f10x_spi.c ****     /* Get the source clock value: based on System Clock value */
 318:../src/stm32f10x_spi.c ****     sourceclock = RCC_Clocks.SYSCLK_Frequency;    
 304              		.loc 1 318 0
 305 01b2 BB68     		ldr	r3, [r7, #8]
 306 01b4 FB61     		str	r3, [r7, #28]
 319:../src/stm32f10x_spi.c **** #endif /* STM32F10X_CL */    
 320:../src/stm32f10x_spi.c **** 
 321:../src/stm32f10x_spi.c ****     /* Compute the Real divider depending on the MCLK output state with a floating point */
 322:../src/stm32f10x_spi.c ****     if(I2S_InitStruct->I2S_MCLKOutput == I2S_MCLKOutput_Enable)
 307              		.loc 1 322 0
 308 01b6 3B68     		ldr	r3, [r7, #0]
 309 01b8 DB88     		ldrh	r3, [r3, #6]
 310 01ba B3F5007F 		cmp	r3, #512
 311 01be 13D1     		bne	.L13
 323:../src/stm32f10x_spi.c ****     {
 324:../src/stm32f10x_spi.c ****       /* MCLK output is enabled */
 325:../src/stm32f10x_spi.c ****       tmp = (uint16_t)(((((sourceclock / 256) * 10) / I2S_InitStruct->I2S_AudioFreq)) + 5);
 312              		.loc 1 325 0
 313 01c0 FB69     		ldr	r3, [r7, #28]
 314 01c2 4FEA1322 		lsr	r2, r3, #8
 315 01c6 1346     		mov	r3, r2
 316 01c8 4FEA8303 		lsl	r3, r3, #2
 317 01cc 9B18     		adds	r3, r3, r2
 318 01ce 4FEA4303 		lsl	r3, r3, #1
 319 01d2 1A46     		mov	r2, r3
 320 01d4 3B68     		ldr	r3, [r7, #0]
 321 01d6 9B68     		ldr	r3, [r3, #8]
 322 01d8 B2FBF3F3 		udiv	r3, r2, r3
 323 01dc 9BB2     		uxth	r3, r3
 324 01de 03F10503 		add	r3, r3, #5
 325 01e2 9BB2     		uxth	r3, r3
 326 01e4 7B62     		str	r3, [r7, #36]
 327 01e6 15E0     		b	.L14
 328              	.L13:
 326:../src/stm32f10x_spi.c ****     }
 327:../src/stm32f10x_spi.c ****     else
 328:../src/stm32f10x_spi.c ****     {
 329:../src/stm32f10x_spi.c ****       /* MCLK output is disabled */
 330:../src/stm32f10x_spi.c ****       tmp = (uint16_t)(((((sourceclock / (32 * packetlength)) *10 ) / I2S_InitStruct->I2S_AudioFreq
 329              		.loc 1 330 0
 330 01e8 7B8D     		ldrh	r3, [r7, #42]
 331 01ea 4FEA4313 		lsl	r3, r3, #5
 332 01ee FA69     		ldr	r2, [r7, #28]
 333 01f0 B2FBF3F2 		udiv	r2, r2, r3
 334 01f4 1346     		mov	r3, r2
 335 01f6 4FEA8303 		lsl	r3, r3, #2
 336 01fa 9B18     		adds	r3, r3, r2
 337 01fc 4FEA4303 		lsl	r3, r3, #1
 338 0200 1A46     		mov	r2, r3
 339 0202 3B68     		ldr	r3, [r7, #0]
 340 0204 9B68     		ldr	r3, [r3, #8]
 341 0206 B2FBF3F3 		udiv	r3, r2, r3
 342 020a 9BB2     		uxth	r3, r3
 343 020c 03F10503 		add	r3, r3, #5
 344 0210 9BB2     		uxth	r3, r3
 345 0212 7B62     		str	r3, [r7, #36]
 346              	.L14:
 331:../src/stm32f10x_spi.c ****     }
 332:../src/stm32f10x_spi.c ****     
 333:../src/stm32f10x_spi.c ****     /* Remove the floating point */
 334:../src/stm32f10x_spi.c ****     tmp = tmp / 10;  
 347              		.loc 1 334 0
 348 0214 7A6A     		ldr	r2, [r7, #36]
 349 0216 4CF6CD43 		movw	r3, #52429
 350 021a CCF6CC43 		movt	r3, 52428
 351 021e A3FB0213 		umull	r1, r3, r3, r2
 352 0222 4FEAD303 		lsr	r3, r3, #3
 353 0226 7B62     		str	r3, [r7, #36]
 335:../src/stm32f10x_spi.c ****       
 336:../src/stm32f10x_spi.c ****     /* Check the parity of the divider */
 337:../src/stm32f10x_spi.c ****     i2sodd = (uint16_t)(tmp & (uint16_t)0x0001);
 354              		.loc 1 337 0
 355 0228 7B6A     		ldr	r3, [r7, #36]
 356 022a 9BB2     		uxth	r3, r3
 357 022c 03F00103 		and	r3, r3, #1
 358 0230 BB85     		strh	r3, [r7, #44]	@ movhi
 338:../src/stm32f10x_spi.c ****    
 339:../src/stm32f10x_spi.c ****     /* Compute the i2sdiv prescaler */
 340:../src/stm32f10x_spi.c ****     i2sdiv = (uint16_t)((tmp - i2sodd) / 2);
 359              		.loc 1 340 0
 360 0232 BB8D     		ldrh	r3, [r7, #44]
 361 0234 7A6A     		ldr	r2, [r7, #36]
 362 0236 D31A     		subs	r3, r2, r3
 363 0238 4FEA5303 		lsr	r3, r3, #1
 364 023c FB85     		strh	r3, [r7, #46]	@ movhi
 341:../src/stm32f10x_spi.c ****    
 342:../src/stm32f10x_spi.c ****     /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
 343:../src/stm32f10x_spi.c ****     i2sodd = (uint16_t) (i2sodd << 8);
 365              		.loc 1 343 0
 366 023e BB8D     		ldrh	r3, [r7, #44]	@ movhi
 367 0240 4FEA0323 		lsl	r3, r3, #8
 368 0244 BB85     		strh	r3, [r7, #44]	@ movhi
 369              	.L8:
 344:../src/stm32f10x_spi.c ****   }
 345:../src/stm32f10x_spi.c ****   
 346:../src/stm32f10x_spi.c ****   /* Test if the divider is 1 or 0 or greater than 0xFF */
 347:../src/stm32f10x_spi.c ****   if ((i2sdiv < 2) || (i2sdiv > 0xFF))
 370              		.loc 1 347 0
 371 0246 FB8D     		ldrh	r3, [r7, #46]
 372 0248 012B     		cmp	r3, #1
 373 024a 02D9     		bls	.L15
 374              		.loc 1 347 0 is_stmt 0 discriminator 1
 375 024c FB8D     		ldrh	r3, [r7, #46]
 376 024e FF2B     		cmp	r3, #255
 377 0250 05D9     		bls	.L16
 378              	.L15:
 348:../src/stm32f10x_spi.c ****   {
 349:../src/stm32f10x_spi.c ****     /* Set the default values */
 350:../src/stm32f10x_spi.c ****     i2sdiv = 2;
 379              		.loc 1 350 0 is_stmt 1
 380 0252 4FF00203 		mov	r3, #2
 381 0256 FB85     		strh	r3, [r7, #46]	@ movhi
 351:../src/stm32f10x_spi.c ****     i2sodd = 0;
 382              		.loc 1 351 0
 383 0258 4FF00003 		mov	r3, #0
 384 025c BB85     		strh	r3, [r7, #44]	@ movhi
 385              	.L16:
 352:../src/stm32f10x_spi.c ****   }
 353:../src/stm32f10x_spi.c **** 
 354:../src/stm32f10x_spi.c ****   /* Write to SPIx I2SPR register the computed value */
 355:../src/stm32f10x_spi.c ****   SPIx->I2SPR = (uint16_t)(i2sdiv | (uint16_t)(i2sodd | (uint16_t)I2S_InitStruct->I2S_MCLKOutput));
 386              		.loc 1 355 0
 387 025e 3B68     		ldr	r3, [r7, #0]
 388 0260 DA88     		ldrh	r2, [r3, #6]
 389 0262 BB8D     		ldrh	r3, [r7, #44]	@ movhi
 390 0264 1343     		orrs	r3, r3, r2
 391 0266 9AB2     		uxth	r2, r3
 392 0268 FB8D     		ldrh	r3, [r7, #46]	@ movhi
 393 026a 1343     		orrs	r3, r3, r2
 394 026c 9AB2     		uxth	r2, r3
 395 026e 7B68     		ldr	r3, [r7, #4]
 396 0270 1A84     		strh	r2, [r3, #32]	@ movhi
 356:../src/stm32f10x_spi.c ****  
 357:../src/stm32f10x_spi.c ****   /* Configure the I2S with the SPI_InitStruct values */
 358:../src/stm32f10x_spi.c ****   tmpreg |= (uint16_t)(I2S_Mode_Select | (uint16_t)(I2S_InitStruct->I2S_Mode | \
 397              		.loc 1 358 0
 398 0272 3B68     		ldr	r3, [r7, #0]
 399 0274 1A88     		ldrh	r2, [r3, #0]
 359:../src/stm32f10x_spi.c ****                   (uint16_t)(I2S_InitStruct->I2S_Standard | (uint16_t)(I2S_InitStruct->I2S_DataForm
 400              		.loc 1 359 0
 401 0276 3B68     		ldr	r3, [r7, #0]
 402 0278 5988     		ldrh	r1, [r3, #2]
 403 027a 3B68     		ldr	r3, [r7, #0]
 404 027c 9888     		ldrh	r0, [r3, #4]
 360:../src/stm32f10x_spi.c ****                   (uint16_t)I2S_InitStruct->I2S_CPOL))));
 405              		.loc 1 360 0
 406 027e 3B68     		ldr	r3, [r7, #0]
 407 0280 9B89     		ldrh	r3, [r3, #12]
 359:../src/stm32f10x_spi.c ****                   (uint16_t)(I2S_InitStruct->I2S_Standard | (uint16_t)(I2S_InitStruct->I2S_DataForm
 408              		.loc 1 359 0
 409 0282 0343     		orrs	r3, r3, r0
 410 0284 9BB2     		uxth	r3, r3
 411 0286 0B43     		orrs	r3, r3, r1
 412 0288 9BB2     		uxth	r3, r3
 358:../src/stm32f10x_spi.c ****   tmpreg |= (uint16_t)(I2S_Mode_Select | (uint16_t)(I2S_InitStruct->I2S_Mode | \
 413              		.loc 1 358 0
 414 028a 1343     		orrs	r3, r3, r2
 415 028c 9AB2     		uxth	r2, r3
 416 028e 7B8C     		ldrh	r3, [r7, #34]	@ movhi
 417 0290 1343     		orrs	r3, r3, r2
 418 0292 9BB2     		uxth	r3, r3
 419 0294 43F40063 		orr	r3, r3, #2048
 420 0298 7B84     		strh	r3, [r7, #34]	@ movhi
 361:../src/stm32f10x_spi.c ****  
 362:../src/stm32f10x_spi.c ****   /* Write to SPIx I2SCFGR */  
 363:../src/stm32f10x_spi.c ****   SPIx->I2SCFGR = tmpreg;   
 421              		.loc 1 363 0
 422 029a 7B68     		ldr	r3, [r7, #4]
 423 029c 7A8C     		ldrh	r2, [r7, #34]	@ movhi
 424 029e 9A83     		strh	r2, [r3, #28]	@ movhi
 364:../src/stm32f10x_spi.c **** }
 425              		.loc 1 364 0
 426 02a0 07F13007 		add	r7, r7, #48
 427 02a4 BD46     		mov	sp, r7
 428 02a6 80BD     		pop	{r7, pc}
 429              		.cfi_endproc
 430              	.LFE31:
 432              		.align	2
 433              		.global	SPI_StructInit
 434              		.thumb
 435              		.thumb_func
 437              	SPI_StructInit:
 438              	.LFB32:
 365:../src/stm32f10x_spi.c **** 
 366:../src/stm32f10x_spi.c **** /**
 367:../src/stm32f10x_spi.c ****   * @brief  Fills each SPI_InitStruct member with its default value.
 368:../src/stm32f10x_spi.c ****   * @param  SPI_InitStruct : pointer to a SPI_InitTypeDef structure which will be initialized.
 369:../src/stm32f10x_spi.c ****   * @retval None
 370:../src/stm32f10x_spi.c ****   */
 371:../src/stm32f10x_spi.c **** void SPI_StructInit(SPI_InitTypeDef* SPI_InitStruct)
 372:../src/stm32f10x_spi.c **** {
 439              		.loc 1 372 0
 440              		.cfi_startproc
 441              		@ args = 0, pretend = 0, frame = 8
 442              		@ frame_needed = 1, uses_anonymous_args = 0
 443              		@ link register save eliminated.
 444 02a8 80B4     		push	{r7}
 445              	.LCFI9:
 446              		.cfi_def_cfa_offset 4
 447              		.cfi_offset 7, -4
 448 02aa 83B0     		sub	sp, sp, #12
 449              	.LCFI10:
 450              		.cfi_def_cfa_offset 16
 451 02ac 00AF     		add	r7, sp, #0
 452              	.LCFI11:
 453              		.cfi_def_cfa_register 7
 454 02ae 7860     		str	r0, [r7, #4]
 373:../src/stm32f10x_spi.c **** /*--------------- Reset SPI init structure parameters values -----------------*/
 374:../src/stm32f10x_spi.c ****   /* Initialize the SPI_Direction member */
 375:../src/stm32f10x_spi.c ****   SPI_InitStruct->SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 455              		.loc 1 375 0
 456 02b0 7B68     		ldr	r3, [r7, #4]
 457 02b2 4FF00002 		mov	r2, #0
 458 02b6 1A80     		strh	r2, [r3, #0]	@ movhi
 376:../src/stm32f10x_spi.c ****   /* initialize the SPI_Mode member */
 377:../src/stm32f10x_spi.c ****   SPI_InitStruct->SPI_Mode = SPI_Mode_Slave;
 459              		.loc 1 377 0
 460 02b8 7B68     		ldr	r3, [r7, #4]
 461 02ba 4FF00002 		mov	r2, #0
 462 02be 5A80     		strh	r2, [r3, #2]	@ movhi
 378:../src/stm32f10x_spi.c ****   /* initialize the SPI_DataSize member */
 379:../src/stm32f10x_spi.c ****   SPI_InitStruct->SPI_DataSize = SPI_DataSize_8b;
 463              		.loc 1 379 0
 464 02c0 7B68     		ldr	r3, [r7, #4]
 465 02c2 4FF00002 		mov	r2, #0
 466 02c6 9A80     		strh	r2, [r3, #4]	@ movhi
 380:../src/stm32f10x_spi.c ****   /* Initialize the SPI_CPOL member */
 381:../src/stm32f10x_spi.c ****   SPI_InitStruct->SPI_CPOL = SPI_CPOL_Low;
 467              		.loc 1 381 0
 468 02c8 7B68     		ldr	r3, [r7, #4]
 469 02ca 4FF00002 		mov	r2, #0
 470 02ce DA80     		strh	r2, [r3, #6]	@ movhi
 382:../src/stm32f10x_spi.c ****   /* Initialize the SPI_CPHA member */
 383:../src/stm32f10x_spi.c ****   SPI_InitStruct->SPI_CPHA = SPI_CPHA_1Edge;
 471              		.loc 1 383 0
 472 02d0 7B68     		ldr	r3, [r7, #4]
 473 02d2 4FF00002 		mov	r2, #0
 474 02d6 1A81     		strh	r2, [r3, #8]	@ movhi
 384:../src/stm32f10x_spi.c ****   /* Initialize the SPI_NSS member */
 385:../src/stm32f10x_spi.c ****   SPI_InitStruct->SPI_NSS = SPI_NSS_Hard;
 475              		.loc 1 385 0
 476 02d8 7B68     		ldr	r3, [r7, #4]
 477 02da 4FF00002 		mov	r2, #0
 478 02de 5A81     		strh	r2, [r3, #10]	@ movhi
 386:../src/stm32f10x_spi.c ****   /* Initialize the SPI_BaudRatePrescaler member */
 387:../src/stm32f10x_spi.c ****   SPI_InitStruct->SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_2;
 479              		.loc 1 387 0
 480 02e0 7B68     		ldr	r3, [r7, #4]
 481 02e2 4FF00002 		mov	r2, #0
 482 02e6 9A81     		strh	r2, [r3, #12]	@ movhi
 388:../src/stm32f10x_spi.c ****   /* Initialize the SPI_FirstBit member */
 389:../src/stm32f10x_spi.c ****   SPI_InitStruct->SPI_FirstBit = SPI_FirstBit_MSB;
 483              		.loc 1 389 0
 484 02e8 7B68     		ldr	r3, [r7, #4]
 485 02ea 4FF00002 		mov	r2, #0
 486 02ee DA81     		strh	r2, [r3, #14]	@ movhi
 390:../src/stm32f10x_spi.c ****   /* Initialize the SPI_CRCPolynomial member */
 391:../src/stm32f10x_spi.c ****   SPI_InitStruct->SPI_CRCPolynomial = 7;
 487              		.loc 1 391 0
 488 02f0 7B68     		ldr	r3, [r7, #4]
 489 02f2 4FF00702 		mov	r2, #7
 490 02f6 1A82     		strh	r2, [r3, #16]	@ movhi
 392:../src/stm32f10x_spi.c **** }
 491              		.loc 1 392 0
 492 02f8 07F10C07 		add	r7, r7, #12
 493 02fc BD46     		mov	sp, r7
 494 02fe 80BC     		pop	{r7}
 495 0300 7047     		bx	lr
 496              		.cfi_endproc
 497              	.LFE32:
 499 0302 00BF     		.align	2
 500              		.global	I2S_StructInit
 501              		.thumb
 502              		.thumb_func
 504              	I2S_StructInit:
 505              	.LFB33:
 393:../src/stm32f10x_spi.c **** 
 394:../src/stm32f10x_spi.c **** /**
 395:../src/stm32f10x_spi.c ****   * @brief  Fills each I2S_InitStruct member with its default value.
 396:../src/stm32f10x_spi.c ****   * @param  I2S_InitStruct : pointer to a I2S_InitTypeDef structure which will be initialized.
 397:../src/stm32f10x_spi.c ****   * @retval None
 398:../src/stm32f10x_spi.c ****   */
 399:../src/stm32f10x_spi.c **** void I2S_StructInit(I2S_InitTypeDef* I2S_InitStruct)
 400:../src/stm32f10x_spi.c **** {
 506              		.loc 1 400 0
 507              		.cfi_startproc
 508              		@ args = 0, pretend = 0, frame = 8
 509              		@ frame_needed = 1, uses_anonymous_args = 0
 510              		@ link register save eliminated.
 511 0304 80B4     		push	{r7}
 512              	.LCFI12:
 513              		.cfi_def_cfa_offset 4
 514              		.cfi_offset 7, -4
 515 0306 83B0     		sub	sp, sp, #12
 516              	.LCFI13:
 517              		.cfi_def_cfa_offset 16
 518 0308 00AF     		add	r7, sp, #0
 519              	.LCFI14:
 520              		.cfi_def_cfa_register 7
 521 030a 7860     		str	r0, [r7, #4]
 401:../src/stm32f10x_spi.c **** /*--------------- Reset I2S init structure parameters values -----------------*/
 402:../src/stm32f10x_spi.c ****   /* Initialize the I2S_Mode member */
 403:../src/stm32f10x_spi.c ****   I2S_InitStruct->I2S_Mode = I2S_Mode_SlaveTx;
 522              		.loc 1 403 0
 523 030c 7B68     		ldr	r3, [r7, #4]
 524 030e 4FF00002 		mov	r2, #0
 525 0312 1A80     		strh	r2, [r3, #0]	@ movhi
 404:../src/stm32f10x_spi.c ****   
 405:../src/stm32f10x_spi.c ****   /* Initialize the I2S_Standard member */
 406:../src/stm32f10x_spi.c ****   I2S_InitStruct->I2S_Standard = I2S_Standard_Phillips;
 526              		.loc 1 406 0
 527 0314 7B68     		ldr	r3, [r7, #4]
 528 0316 4FF00002 		mov	r2, #0
 529 031a 5A80     		strh	r2, [r3, #2]	@ movhi
 407:../src/stm32f10x_spi.c ****   
 408:../src/stm32f10x_spi.c ****   /* Initialize the I2S_DataFormat member */
 409:../src/stm32f10x_spi.c ****   I2S_InitStruct->I2S_DataFormat = I2S_DataFormat_16b;
 530              		.loc 1 409 0
 531 031c 7B68     		ldr	r3, [r7, #4]
 532 031e 4FF00002 		mov	r2, #0
 533 0322 9A80     		strh	r2, [r3, #4]	@ movhi
 410:../src/stm32f10x_spi.c ****   
 411:../src/stm32f10x_spi.c ****   /* Initialize the I2S_MCLKOutput member */
 412:../src/stm32f10x_spi.c ****   I2S_InitStruct->I2S_MCLKOutput = I2S_MCLKOutput_Disable;
 534              		.loc 1 412 0
 535 0324 7B68     		ldr	r3, [r7, #4]
 536 0326 4FF00002 		mov	r2, #0
 537 032a DA80     		strh	r2, [r3, #6]	@ movhi
 413:../src/stm32f10x_spi.c ****   
 414:../src/stm32f10x_spi.c ****   /* Initialize the I2S_AudioFreq member */
 415:../src/stm32f10x_spi.c ****   I2S_InitStruct->I2S_AudioFreq = I2S_AudioFreq_Default;
 538              		.loc 1 415 0
 539 032c 7B68     		ldr	r3, [r7, #4]
 540 032e 4FF00202 		mov	r2, #2
 541 0332 9A60     		str	r2, [r3, #8]
 416:../src/stm32f10x_spi.c ****   
 417:../src/stm32f10x_spi.c ****   /* Initialize the I2S_CPOL member */
 418:../src/stm32f10x_spi.c ****   I2S_InitStruct->I2S_CPOL = I2S_CPOL_Low;
 542              		.loc 1 418 0
 543 0334 7B68     		ldr	r3, [r7, #4]
 544 0336 4FF00002 		mov	r2, #0
 545 033a 9A81     		strh	r2, [r3, #12]	@ movhi
 419:../src/stm32f10x_spi.c **** }
 546              		.loc 1 419 0
 547 033c 07F10C07 		add	r7, r7, #12
 548 0340 BD46     		mov	sp, r7
 549 0342 80BC     		pop	{r7}
 550 0344 7047     		bx	lr
 551              		.cfi_endproc
 552              	.LFE33:
 554 0346 00BF     		.align	2
 555              		.global	SPI_Cmd
 556              		.thumb
 557              		.thumb_func
 559              	SPI_Cmd:
 560              	.LFB34:
 420:../src/stm32f10x_spi.c **** 
 421:../src/stm32f10x_spi.c **** /**
 422:../src/stm32f10x_spi.c ****   * @brief  Enables or disables the specified SPI peripheral.
 423:../src/stm32f10x_spi.c ****   * @param  SPIx: where x can be 1, 2 or 3 to select the SPI peripheral.
 424:../src/stm32f10x_spi.c ****   * @param  NewState: new state of the SPIx peripheral. 
 425:../src/stm32f10x_spi.c ****   *   This parameter can be: ENABLE or DISABLE.
 426:../src/stm32f10x_spi.c ****   * @retval None
 427:../src/stm32f10x_spi.c ****   */
 428:../src/stm32f10x_spi.c **** void SPI_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)
 429:../src/stm32f10x_spi.c **** {
 561              		.loc 1 429 0
 562              		.cfi_startproc
 563              		@ args = 0, pretend = 0, frame = 8
 564              		@ frame_needed = 1, uses_anonymous_args = 0
 565              		@ link register save eliminated.
 566 0348 80B4     		push	{r7}
 567              	.LCFI15:
 568              		.cfi_def_cfa_offset 4
 569              		.cfi_offset 7, -4
 570 034a 83B0     		sub	sp, sp, #12
 571              	.LCFI16:
 572              		.cfi_def_cfa_offset 16
 573 034c 00AF     		add	r7, sp, #0
 574              	.LCFI17:
 575              		.cfi_def_cfa_register 7
 576 034e 7860     		str	r0, [r7, #4]
 577 0350 0B46     		mov	r3, r1
 578 0352 FB70     		strb	r3, [r7, #3]
 430:../src/stm32f10x_spi.c ****   /* Check the parameters */
 431:../src/stm32f10x_spi.c ****   assert_param(IS_SPI_ALL_PERIPH(SPIx));
 432:../src/stm32f10x_spi.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 433:../src/stm32f10x_spi.c ****   if (NewState != DISABLE)
 579              		.loc 1 433 0
 580 0354 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 581 0356 002B     		cmp	r3, #0
 582 0358 08D0     		beq	.L20
 434:../src/stm32f10x_spi.c ****   {
 435:../src/stm32f10x_spi.c ****     /* Enable the selected SPI peripheral */
 436:../src/stm32f10x_spi.c ****     SPIx->CR1 |= CR1_SPE_Set;
 583              		.loc 1 436 0
 584 035a 7B68     		ldr	r3, [r7, #4]
 585 035c 1B88     		ldrh	r3, [r3, #0]	@ movhi
 586 035e 9BB2     		uxth	r3, r3
 587 0360 43F04003 		orr	r3, r3, #64
 588 0364 9AB2     		uxth	r2, r3
 589 0366 7B68     		ldr	r3, [r7, #4]
 590 0368 1A80     		strh	r2, [r3, #0]	@ movhi
 591 036a 07E0     		b	.L19
 592              	.L20:
 437:../src/stm32f10x_spi.c ****   }
 438:../src/stm32f10x_spi.c ****   else
 439:../src/stm32f10x_spi.c ****   {
 440:../src/stm32f10x_spi.c ****     /* Disable the selected SPI peripheral */
 441:../src/stm32f10x_spi.c ****     SPIx->CR1 &= CR1_SPE_Reset;
 593              		.loc 1 441 0
 594 036c 7B68     		ldr	r3, [r7, #4]
 595 036e 1B88     		ldrh	r3, [r3, #0]	@ movhi
 596 0370 9BB2     		uxth	r3, r3
 597 0372 23F04003 		bic	r3, r3, #64
 598 0376 9AB2     		uxth	r2, r3
 599 0378 7B68     		ldr	r3, [r7, #4]
 600 037a 1A80     		strh	r2, [r3, #0]	@ movhi
 601              	.L19:
 442:../src/stm32f10x_spi.c ****   }
 443:../src/stm32f10x_spi.c **** }
 602              		.loc 1 443 0
 603 037c 07F10C07 		add	r7, r7, #12
 604 0380 BD46     		mov	sp, r7
 605 0382 80BC     		pop	{r7}
 606 0384 7047     		bx	lr
 607              		.cfi_endproc
 608              	.LFE34:
 610 0386 00BF     		.align	2
 611              		.global	I2S_Cmd
 612              		.thumb
 613              		.thumb_func
 615              	I2S_Cmd:
 616              	.LFB35:
 444:../src/stm32f10x_spi.c **** 
 445:../src/stm32f10x_spi.c **** /**
 446:../src/stm32f10x_spi.c ****   * @brief  Enables or disables the specified SPI peripheral (in I2S mode).
 447:../src/stm32f10x_spi.c ****   * @param  SPIx: where x can be 2 or 3 to select the SPI peripheral.
 448:../src/stm32f10x_spi.c ****   * @param  NewState: new state of the SPIx peripheral. 
 449:../src/stm32f10x_spi.c ****   *   This parameter can be: ENABLE or DISABLE.
 450:../src/stm32f10x_spi.c ****   * @retval None
 451:../src/stm32f10x_spi.c ****   */
 452:../src/stm32f10x_spi.c **** void I2S_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)
 453:../src/stm32f10x_spi.c **** {
 617              		.loc 1 453 0
 618              		.cfi_startproc
 619              		@ args = 0, pretend = 0, frame = 8
 620              		@ frame_needed = 1, uses_anonymous_args = 0
 621              		@ link register save eliminated.
 622 0388 80B4     		push	{r7}
 623              	.LCFI18:
 624              		.cfi_def_cfa_offset 4
 625              		.cfi_offset 7, -4
 626 038a 83B0     		sub	sp, sp, #12
 627              	.LCFI19:
 628              		.cfi_def_cfa_offset 16
 629 038c 00AF     		add	r7, sp, #0
 630              	.LCFI20:
 631              		.cfi_def_cfa_register 7
 632 038e 7860     		str	r0, [r7, #4]
 633 0390 0B46     		mov	r3, r1
 634 0392 FB70     		strb	r3, [r7, #3]
 454:../src/stm32f10x_spi.c ****   /* Check the parameters */
 455:../src/stm32f10x_spi.c ****   assert_param(IS_SPI_23_PERIPH(SPIx));
 456:../src/stm32f10x_spi.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 457:../src/stm32f10x_spi.c ****   if (NewState != DISABLE)
 635              		.loc 1 457 0
 636 0394 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 637 0396 002B     		cmp	r3, #0
 638 0398 08D0     		beq	.L23
 458:../src/stm32f10x_spi.c ****   {
 459:../src/stm32f10x_spi.c ****     /* Enable the selected SPI peripheral (in I2S mode) */
 460:../src/stm32f10x_spi.c ****     SPIx->I2SCFGR |= I2SCFGR_I2SE_Set;
 639              		.loc 1 460 0
 640 039a 7B68     		ldr	r3, [r7, #4]
 641 039c 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 642 039e 9BB2     		uxth	r3, r3
 643 03a0 43F48063 		orr	r3, r3, #1024
 644 03a4 9AB2     		uxth	r2, r3
 645 03a6 7B68     		ldr	r3, [r7, #4]
 646 03a8 9A83     		strh	r2, [r3, #28]	@ movhi
 647 03aa 07E0     		b	.L22
 648              	.L23:
 461:../src/stm32f10x_spi.c ****   }
 462:../src/stm32f10x_spi.c ****   else
 463:../src/stm32f10x_spi.c ****   {
 464:../src/stm32f10x_spi.c ****     /* Disable the selected SPI peripheral (in I2S mode) */
 465:../src/stm32f10x_spi.c ****     SPIx->I2SCFGR &= I2SCFGR_I2SE_Reset;
 649              		.loc 1 465 0
 650 03ac 7B68     		ldr	r3, [r7, #4]
 651 03ae 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 652 03b0 9BB2     		uxth	r3, r3
 653 03b2 23F48063 		bic	r3, r3, #1024
 654 03b6 9AB2     		uxth	r2, r3
 655 03b8 7B68     		ldr	r3, [r7, #4]
 656 03ba 9A83     		strh	r2, [r3, #28]	@ movhi
 657              	.L22:
 466:../src/stm32f10x_spi.c ****   }
 467:../src/stm32f10x_spi.c **** }
 658              		.loc 1 467 0
 659 03bc 07F10C07 		add	r7, r7, #12
 660 03c0 BD46     		mov	sp, r7
 661 03c2 80BC     		pop	{r7}
 662 03c4 7047     		bx	lr
 663              		.cfi_endproc
 664              	.LFE35:
 666 03c6 00BF     		.align	2
 667              		.global	SPI_I2S_ITConfig
 668              		.thumb
 669              		.thumb_func
 671              	SPI_I2S_ITConfig:
 672              	.LFB36:
 468:../src/stm32f10x_spi.c **** 
 469:../src/stm32f10x_spi.c **** /**
 470:../src/stm32f10x_spi.c ****   * @brief  Enables or disables the specified SPI/I2S interrupts.
 471:../src/stm32f10x_spi.c ****   * @param  SPIx: where x can be
 472:../src/stm32f10x_spi.c ****   *   - 1, 2 or 3 in SPI mode 
 473:../src/stm32f10x_spi.c ****   *   - 2 or 3 in I2S mode
 474:../src/stm32f10x_spi.c ****   * @param  SPI_I2S_IT: specifies the SPI/I2S interrupt source to be enabled or disabled. 
 475:../src/stm32f10x_spi.c ****   *   This parameter can be one of the following values:
 476:../src/stm32f10x_spi.c ****   *     @arg SPI_I2S_IT_TXE: Tx buffer empty interrupt mask
 477:../src/stm32f10x_spi.c ****   *     @arg SPI_I2S_IT_RXNE: Rx buffer not empty interrupt mask
 478:../src/stm32f10x_spi.c ****   *     @arg SPI_I2S_IT_ERR: Error interrupt mask
 479:../src/stm32f10x_spi.c ****   * @param  NewState: new state of the specified SPI/I2S interrupt.
 480:../src/stm32f10x_spi.c ****   *   This parameter can be: ENABLE or DISABLE.
 481:../src/stm32f10x_spi.c ****   * @retval None
 482:../src/stm32f10x_spi.c ****   */
 483:../src/stm32f10x_spi.c **** void SPI_I2S_ITConfig(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT, FunctionalState NewState)
 484:../src/stm32f10x_spi.c **** {
 673              		.loc 1 484 0
 674              		.cfi_startproc
 675              		@ args = 0, pretend = 0, frame = 16
 676              		@ frame_needed = 1, uses_anonymous_args = 0
 677              		@ link register save eliminated.
 678 03c8 80B4     		push	{r7}
 679              	.LCFI21:
 680              		.cfi_def_cfa_offset 4
 681              		.cfi_offset 7, -4
 682 03ca 85B0     		sub	sp, sp, #20
 683              	.LCFI22:
 684              		.cfi_def_cfa_offset 24
 685 03cc 00AF     		add	r7, sp, #0
 686              	.LCFI23:
 687              		.cfi_def_cfa_register 7
 688 03ce 7860     		str	r0, [r7, #4]
 689 03d0 1346     		mov	r3, r2
 690 03d2 0A46     		mov	r2, r1
 691 03d4 FA70     		strb	r2, [r7, #3]
 692 03d6 BB70     		strb	r3, [r7, #2]
 485:../src/stm32f10x_spi.c ****   uint16_t itpos = 0, itmask = 0 ;
 693              		.loc 1 485 0
 694 03d8 4FF00003 		mov	r3, #0
 695 03dc FB81     		strh	r3, [r7, #14]	@ movhi
 696 03de 4FF00003 		mov	r3, #0
 697 03e2 BB81     		strh	r3, [r7, #12]	@ movhi
 486:../src/stm32f10x_spi.c ****   /* Check the parameters */
 487:../src/stm32f10x_spi.c ****   assert_param(IS_SPI_ALL_PERIPH(SPIx));
 488:../src/stm32f10x_spi.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 489:../src/stm32f10x_spi.c ****   assert_param(IS_SPI_I2S_CONFIG_IT(SPI_I2S_IT));
 490:../src/stm32f10x_spi.c **** 
 491:../src/stm32f10x_spi.c ****   /* Get the SPI/I2S IT index */
 492:../src/stm32f10x_spi.c ****   itpos = SPI_I2S_IT >> 4;
 698              		.loc 1 492 0
 699 03e4 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 700 03e6 4FEA1313 		lsr	r3, r3, #4
 701 03ea DBB2     		uxtb	r3, r3
 702 03ec FB81     		strh	r3, [r7, #14]	@ movhi
 493:../src/stm32f10x_spi.c **** 
 494:../src/stm32f10x_spi.c ****   /* Set the IT mask */
 495:../src/stm32f10x_spi.c ****   itmask = (uint16_t)1 << (uint16_t)itpos;
 703              		.loc 1 495 0
 704 03ee FB89     		ldrh	r3, [r7, #14]
 705 03f0 4FF00102 		mov	r2, #1
 706 03f4 02FA03F3 		lsl	r3, r2, r3
 707 03f8 BB81     		strh	r3, [r7, #12]	@ movhi
 496:../src/stm32f10x_spi.c **** 
 497:../src/stm32f10x_spi.c ****   if (NewState != DISABLE)
 708              		.loc 1 497 0
 709 03fa BB78     		ldrb	r3, [r7, #2]	@ zero_extendqisi2
 710 03fc 002B     		cmp	r3, #0
 711 03fe 08D0     		beq	.L26
 498:../src/stm32f10x_spi.c ****   {
 499:../src/stm32f10x_spi.c ****     /* Enable the selected SPI/I2S interrupt */
 500:../src/stm32f10x_spi.c ****     SPIx->CR2 |= itmask;
 712              		.loc 1 500 0
 713 0400 7B68     		ldr	r3, [r7, #4]
 714 0402 9B88     		ldrh	r3, [r3, #4]	@ movhi
 715 0404 9AB2     		uxth	r2, r3
 716 0406 BB89     		ldrh	r3, [r7, #12]	@ movhi
 717 0408 1343     		orrs	r3, r3, r2
 718 040a 9AB2     		uxth	r2, r3
 719 040c 7B68     		ldr	r3, [r7, #4]
 720 040e 9A80     		strh	r2, [r3, #4]	@ movhi
 721 0410 0AE0     		b	.L25
 722              	.L26:
 501:../src/stm32f10x_spi.c ****   }
 502:../src/stm32f10x_spi.c ****   else
 503:../src/stm32f10x_spi.c ****   {
 504:../src/stm32f10x_spi.c ****     /* Disable the selected SPI/I2S interrupt */
 505:../src/stm32f10x_spi.c ****     SPIx->CR2 &= (uint16_t)~itmask;
 723              		.loc 1 505 0
 724 0412 7B68     		ldr	r3, [r7, #4]
 725 0414 9B88     		ldrh	r3, [r3, #4]	@ movhi
 726 0416 9AB2     		uxth	r2, r3
 727 0418 BB89     		ldrh	r3, [r7, #12]	@ movhi
 728 041a 6FEA0303 		mvn	r3, r3
 729 041e 9BB2     		uxth	r3, r3
 730 0420 1340     		ands	r3, r3, r2
 731 0422 9AB2     		uxth	r2, r3
 732 0424 7B68     		ldr	r3, [r7, #4]
 733 0426 9A80     		strh	r2, [r3, #4]	@ movhi
 734              	.L25:
 506:../src/stm32f10x_spi.c ****   }
 507:../src/stm32f10x_spi.c **** }
 735              		.loc 1 507 0
 736 0428 07F11407 		add	r7, r7, #20
 737 042c BD46     		mov	sp, r7
 738 042e 80BC     		pop	{r7}
 739 0430 7047     		bx	lr
 740              		.cfi_endproc
 741              	.LFE36:
 743 0432 00BF     		.align	2
 744              		.global	SPI_I2S_DMACmd
 745              		.thumb
 746              		.thumb_func
 748              	SPI_I2S_DMACmd:
 749              	.LFB37:
 508:../src/stm32f10x_spi.c **** 
 509:../src/stm32f10x_spi.c **** /**
 510:../src/stm32f10x_spi.c ****   * @brief  Enables or disables the SPIx/I2Sx DMA interface.
 511:../src/stm32f10x_spi.c ****   * @param  SPIx: where x can be
 512:../src/stm32f10x_spi.c ****   *   - 1, 2 or 3 in SPI mode 
 513:../src/stm32f10x_spi.c ****   *   - 2 or 3 in I2S mode
 514:../src/stm32f10x_spi.c ****   * @param  SPI_I2S_DMAReq: specifies the SPI/I2S DMA transfer request to be enabled or disabled. 
 515:../src/stm32f10x_spi.c ****   *   This parameter can be any combination of the following values:
 516:../src/stm32f10x_spi.c ****   *     @arg SPI_I2S_DMAReq_Tx: Tx buffer DMA transfer request
 517:../src/stm32f10x_spi.c ****   *     @arg SPI_I2S_DMAReq_Rx: Rx buffer DMA transfer request
 518:../src/stm32f10x_spi.c ****   * @param  NewState: new state of the selected SPI/I2S DMA transfer request.
 519:../src/stm32f10x_spi.c ****   *   This parameter can be: ENABLE or DISABLE.
 520:../src/stm32f10x_spi.c ****   * @retval None
 521:../src/stm32f10x_spi.c ****   */
 522:../src/stm32f10x_spi.c **** void SPI_I2S_DMACmd(SPI_TypeDef* SPIx, uint16_t SPI_I2S_DMAReq, FunctionalState NewState)
 523:../src/stm32f10x_spi.c **** {
 750              		.loc 1 523 0
 751              		.cfi_startproc
 752              		@ args = 0, pretend = 0, frame = 8
 753              		@ frame_needed = 1, uses_anonymous_args = 0
 754              		@ link register save eliminated.
 755 0434 80B4     		push	{r7}
 756              	.LCFI24:
 757              		.cfi_def_cfa_offset 4
 758              		.cfi_offset 7, -4
 759 0436 83B0     		sub	sp, sp, #12
 760              	.LCFI25:
 761              		.cfi_def_cfa_offset 16
 762 0438 00AF     		add	r7, sp, #0
 763              	.LCFI26:
 764              		.cfi_def_cfa_register 7
 765 043a 7860     		str	r0, [r7, #4]
 766 043c 1346     		mov	r3, r2
 767 043e 0A46     		mov	r2, r1	@ movhi
 768 0440 7A80     		strh	r2, [r7, #2]	@ movhi
 769 0442 7B70     		strb	r3, [r7, #1]
 524:../src/stm32f10x_spi.c ****   /* Check the parameters */
 525:../src/stm32f10x_spi.c ****   assert_param(IS_SPI_ALL_PERIPH(SPIx));
 526:../src/stm32f10x_spi.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 527:../src/stm32f10x_spi.c ****   assert_param(IS_SPI_I2S_DMAREQ(SPI_I2S_DMAReq));
 528:../src/stm32f10x_spi.c ****   if (NewState != DISABLE)
 770              		.loc 1 528 0
 771 0444 7B78     		ldrb	r3, [r7, #1]	@ zero_extendqisi2
 772 0446 002B     		cmp	r3, #0
 773 0448 08D0     		beq	.L29
 529:../src/stm32f10x_spi.c ****   {
 530:../src/stm32f10x_spi.c ****     /* Enable the selected SPI/I2S DMA requests */
 531:../src/stm32f10x_spi.c ****     SPIx->CR2 |= SPI_I2S_DMAReq;
 774              		.loc 1 531 0
 775 044a 7B68     		ldr	r3, [r7, #4]
 776 044c 9B88     		ldrh	r3, [r3, #4]	@ movhi
 777 044e 9AB2     		uxth	r2, r3
 778 0450 7B88     		ldrh	r3, [r7, #2]	@ movhi
 779 0452 1343     		orrs	r3, r3, r2
 780 0454 9AB2     		uxth	r2, r3
 781 0456 7B68     		ldr	r3, [r7, #4]
 782 0458 9A80     		strh	r2, [r3, #4]	@ movhi
 783 045a 0AE0     		b	.L28
 784              	.L29:
 532:../src/stm32f10x_spi.c ****   }
 533:../src/stm32f10x_spi.c ****   else
 534:../src/stm32f10x_spi.c ****   {
 535:../src/stm32f10x_spi.c ****     /* Disable the selected SPI/I2S DMA requests */
 536:../src/stm32f10x_spi.c ****     SPIx->CR2 &= (uint16_t)~SPI_I2S_DMAReq;
 785              		.loc 1 536 0
 786 045c 7B68     		ldr	r3, [r7, #4]
 787 045e 9B88     		ldrh	r3, [r3, #4]	@ movhi
 788 0460 9AB2     		uxth	r2, r3
 789 0462 7B88     		ldrh	r3, [r7, #2]	@ movhi
 790 0464 6FEA0303 		mvn	r3, r3
 791 0468 9BB2     		uxth	r3, r3
 792 046a 1340     		ands	r3, r3, r2
 793 046c 9AB2     		uxth	r2, r3
 794 046e 7B68     		ldr	r3, [r7, #4]
 795 0470 9A80     		strh	r2, [r3, #4]	@ movhi
 796              	.L28:
 537:../src/stm32f10x_spi.c ****   }
 538:../src/stm32f10x_spi.c **** }
 797              		.loc 1 538 0
 798 0472 07F10C07 		add	r7, r7, #12
 799 0476 BD46     		mov	sp, r7
 800 0478 80BC     		pop	{r7}
 801 047a 7047     		bx	lr
 802              		.cfi_endproc
 803              	.LFE37:
 805              		.align	2
 806              		.global	SPI_I2S_SendData
 807              		.thumb
 808              		.thumb_func
 810              	SPI_I2S_SendData:
 811              	.LFB38:
 539:../src/stm32f10x_spi.c **** 
 540:../src/stm32f10x_spi.c **** /**
 541:../src/stm32f10x_spi.c ****   * @brief  Transmits a Data through the SPIx/I2Sx peripheral.
 542:../src/stm32f10x_spi.c ****   * @param  SPIx: where x can be
 543:../src/stm32f10x_spi.c ****   *   - 1, 2 or 3 in SPI mode 
 544:../src/stm32f10x_spi.c ****   *   - 2 or 3 in I2S mode
 545:../src/stm32f10x_spi.c ****   * @param  Data : Data to be transmitted.
 546:../src/stm32f10x_spi.c ****   * @retval None
 547:../src/stm32f10x_spi.c ****   */
 548:../src/stm32f10x_spi.c **** void SPI_I2S_SendData(SPI_TypeDef* SPIx, uint16_t Data)
 549:../src/stm32f10x_spi.c **** {
 812              		.loc 1 549 0
 813              		.cfi_startproc
 814              		@ args = 0, pretend = 0, frame = 8
 815              		@ frame_needed = 1, uses_anonymous_args = 0
 816              		@ link register save eliminated.
 817 047c 80B4     		push	{r7}
 818              	.LCFI27:
 819              		.cfi_def_cfa_offset 4
 820              		.cfi_offset 7, -4
 821 047e 83B0     		sub	sp, sp, #12
 822              	.LCFI28:
 823              		.cfi_def_cfa_offset 16
 824 0480 00AF     		add	r7, sp, #0
 825              	.LCFI29:
 826              		.cfi_def_cfa_register 7
 827 0482 7860     		str	r0, [r7, #4]
 828 0484 0B46     		mov	r3, r1
 829 0486 7B80     		strh	r3, [r7, #2]	@ movhi
 550:../src/stm32f10x_spi.c ****   /* Check the parameters */
 551:../src/stm32f10x_spi.c ****   assert_param(IS_SPI_ALL_PERIPH(SPIx));
 552:../src/stm32f10x_spi.c ****   
 553:../src/stm32f10x_spi.c ****   /* Write in the DR register the data to be sent */
 554:../src/stm32f10x_spi.c ****   SPIx->DR = Data;
 830              		.loc 1 554 0
 831 0488 7B68     		ldr	r3, [r7, #4]
 832 048a 7A88     		ldrh	r2, [r7, #2]	@ movhi
 833 048c 9A81     		strh	r2, [r3, #12]	@ movhi
 555:../src/stm32f10x_spi.c **** }
 834              		.loc 1 555 0
 835 048e 07F10C07 		add	r7, r7, #12
 836 0492 BD46     		mov	sp, r7
 837 0494 80BC     		pop	{r7}
 838 0496 7047     		bx	lr
 839              		.cfi_endproc
 840              	.LFE38:
 842              		.align	2
 843              		.global	SPI_I2S_ReceiveData
 844              		.thumb
 845              		.thumb_func
 847              	SPI_I2S_ReceiveData:
 848              	.LFB39:
 556:../src/stm32f10x_spi.c **** 
 557:../src/stm32f10x_spi.c **** /**
 558:../src/stm32f10x_spi.c ****   * @brief  Returns the most recent received data by the SPIx/I2Sx peripheral. 
 559:../src/stm32f10x_spi.c ****   * @param  SPIx: where x can be
 560:../src/stm32f10x_spi.c ****   *   - 1, 2 or 3 in SPI mode 
 561:../src/stm32f10x_spi.c ****   *   - 2 or 3 in I2S mode
 562:../src/stm32f10x_spi.c ****   * @retval The value of the received data.
 563:../src/stm32f10x_spi.c ****   */
 564:../src/stm32f10x_spi.c **** uint16_t SPI_I2S_ReceiveData(SPI_TypeDef* SPIx)
 565:../src/stm32f10x_spi.c **** {
 849              		.loc 1 565 0
 850              		.cfi_startproc
 851              		@ args = 0, pretend = 0, frame = 8
 852              		@ frame_needed = 1, uses_anonymous_args = 0
 853              		@ link register save eliminated.
 854 0498 80B4     		push	{r7}
 855              	.LCFI30:
 856              		.cfi_def_cfa_offset 4
 857              		.cfi_offset 7, -4
 858 049a 83B0     		sub	sp, sp, #12
 859              	.LCFI31:
 860              		.cfi_def_cfa_offset 16
 861 049c 00AF     		add	r7, sp, #0
 862              	.LCFI32:
 863              		.cfi_def_cfa_register 7
 864 049e 7860     		str	r0, [r7, #4]
 566:../src/stm32f10x_spi.c ****   /* Check the parameters */
 567:../src/stm32f10x_spi.c ****   assert_param(IS_SPI_ALL_PERIPH(SPIx));
 568:../src/stm32f10x_spi.c ****   
 569:../src/stm32f10x_spi.c ****   /* Return the data in the DR register */
 570:../src/stm32f10x_spi.c ****   return SPIx->DR;
 865              		.loc 1 570 0
 866 04a0 7B68     		ldr	r3, [r7, #4]
 867 04a2 9B89     		ldrh	r3, [r3, #12]	@ movhi
 868 04a4 9BB2     		uxth	r3, r3
 571:../src/stm32f10x_spi.c **** }
 869              		.loc 1 571 0
 870 04a6 1846     		mov	r0, r3
 871 04a8 07F10C07 		add	r7, r7, #12
 872 04ac BD46     		mov	sp, r7
 873 04ae 80BC     		pop	{r7}
 874 04b0 7047     		bx	lr
 875              		.cfi_endproc
 876              	.LFE39:
 878 04b2 00BF     		.align	2
 879              		.global	SPI_NSSInternalSoftwareConfig
 880              		.thumb
 881              		.thumb_func
 883              	SPI_NSSInternalSoftwareConfig:
 884              	.LFB40:
 572:../src/stm32f10x_spi.c **** 
 573:../src/stm32f10x_spi.c **** /**
 574:../src/stm32f10x_spi.c ****   * @brief  Configures internally by software the NSS pin for the selected SPI.
 575:../src/stm32f10x_spi.c ****   * @param  SPIx: where x can be 1, 2 or 3 to select the SPI peripheral.
 576:../src/stm32f10x_spi.c ****   * @param  SPI_NSSInternalSoft: specifies the SPI NSS internal state.
 577:../src/stm32f10x_spi.c ****   *   This parameter can be one of the following values:
 578:../src/stm32f10x_spi.c ****   *     @arg SPI_NSSInternalSoft_Set: Set NSS pin internally
 579:../src/stm32f10x_spi.c ****   *     @arg SPI_NSSInternalSoft_Reset: Reset NSS pin internally
 580:../src/stm32f10x_spi.c ****   * @retval None
 581:../src/stm32f10x_spi.c ****   */
 582:../src/stm32f10x_spi.c **** void SPI_NSSInternalSoftwareConfig(SPI_TypeDef* SPIx, uint16_t SPI_NSSInternalSoft)
 583:../src/stm32f10x_spi.c **** {
 885              		.loc 1 583 0
 886              		.cfi_startproc
 887              		@ args = 0, pretend = 0, frame = 8
 888              		@ frame_needed = 1, uses_anonymous_args = 0
 889              		@ link register save eliminated.
 890 04b4 80B4     		push	{r7}
 891              	.LCFI33:
 892              		.cfi_def_cfa_offset 4
 893              		.cfi_offset 7, -4
 894 04b6 83B0     		sub	sp, sp, #12
 895              	.LCFI34:
 896              		.cfi_def_cfa_offset 16
 897 04b8 00AF     		add	r7, sp, #0
 898              	.LCFI35:
 899              		.cfi_def_cfa_register 7
 900 04ba 7860     		str	r0, [r7, #4]
 901 04bc 0B46     		mov	r3, r1
 902 04be 7B80     		strh	r3, [r7, #2]	@ movhi
 584:../src/stm32f10x_spi.c ****   /* Check the parameters */
 585:../src/stm32f10x_spi.c ****   assert_param(IS_SPI_ALL_PERIPH(SPIx));
 586:../src/stm32f10x_spi.c ****   assert_param(IS_SPI_NSS_INTERNAL(SPI_NSSInternalSoft));
 587:../src/stm32f10x_spi.c ****   if (SPI_NSSInternalSoft != SPI_NSSInternalSoft_Reset)
 903              		.loc 1 587 0
 904 04c0 7A88     		ldrh	r2, [r7, #2]
 905 04c2 4FF6FF63 		movw	r3, #65279
 906 04c6 9A42     		cmp	r2, r3
 907 04c8 08D0     		beq	.L34
 588:../src/stm32f10x_spi.c ****   {
 589:../src/stm32f10x_spi.c ****     /* Set NSS pin internally by software */
 590:../src/stm32f10x_spi.c ****     SPIx->CR1 |= SPI_NSSInternalSoft_Set;
 908              		.loc 1 590 0
 909 04ca 7B68     		ldr	r3, [r7, #4]
 910 04cc 1B88     		ldrh	r3, [r3, #0]	@ movhi
 911 04ce 9BB2     		uxth	r3, r3
 912 04d0 43F48073 		orr	r3, r3, #256
 913 04d4 9AB2     		uxth	r2, r3
 914 04d6 7B68     		ldr	r3, [r7, #4]
 915 04d8 1A80     		strh	r2, [r3, #0]	@ movhi
 916 04da 07E0     		b	.L33
 917              	.L34:
 591:../src/stm32f10x_spi.c ****   }
 592:../src/stm32f10x_spi.c ****   else
 593:../src/stm32f10x_spi.c ****   {
 594:../src/stm32f10x_spi.c ****     /* Reset NSS pin internally by software */
 595:../src/stm32f10x_spi.c ****     SPIx->CR1 &= SPI_NSSInternalSoft_Reset;
 918              		.loc 1 595 0
 919 04dc 7B68     		ldr	r3, [r7, #4]
 920 04de 1B88     		ldrh	r3, [r3, #0]	@ movhi
 921 04e0 9BB2     		uxth	r3, r3
 922 04e2 23F48073 		bic	r3, r3, #256
 923 04e6 9AB2     		uxth	r2, r3
 924 04e8 7B68     		ldr	r3, [r7, #4]
 925 04ea 1A80     		strh	r2, [r3, #0]	@ movhi
 926              	.L33:
 596:../src/stm32f10x_spi.c ****   }
 597:../src/stm32f10x_spi.c **** }
 927              		.loc 1 597 0
 928 04ec 07F10C07 		add	r7, r7, #12
 929 04f0 BD46     		mov	sp, r7
 930 04f2 80BC     		pop	{r7}
 931 04f4 7047     		bx	lr
 932              		.cfi_endproc
 933              	.LFE40:
 935 04f6 00BF     		.align	2
 936              		.global	SPI_SSOutputCmd
 937              		.thumb
 938              		.thumb_func
 940              	SPI_SSOutputCmd:
 941              	.LFB41:
 598:../src/stm32f10x_spi.c **** 
 599:../src/stm32f10x_spi.c **** /**
 600:../src/stm32f10x_spi.c ****   * @brief  Enables or disables the SS output for the selected SPI.
 601:../src/stm32f10x_spi.c ****   * @param  SPIx: where x can be 1, 2 or 3 to select the SPI peripheral.
 602:../src/stm32f10x_spi.c ****   * @param  NewState: new state of the SPIx SS output. 
 603:../src/stm32f10x_spi.c ****   *   This parameter can be: ENABLE or DISABLE.
 604:../src/stm32f10x_spi.c ****   * @retval None
 605:../src/stm32f10x_spi.c ****   */
 606:../src/stm32f10x_spi.c **** void SPI_SSOutputCmd(SPI_TypeDef* SPIx, FunctionalState NewState)
 607:../src/stm32f10x_spi.c **** {
 942              		.loc 1 607 0
 943              		.cfi_startproc
 944              		@ args = 0, pretend = 0, frame = 8
 945              		@ frame_needed = 1, uses_anonymous_args = 0
 946              		@ link register save eliminated.
 947 04f8 80B4     		push	{r7}
 948              	.LCFI36:
 949              		.cfi_def_cfa_offset 4
 950              		.cfi_offset 7, -4
 951 04fa 83B0     		sub	sp, sp, #12
 952              	.LCFI37:
 953              		.cfi_def_cfa_offset 16
 954 04fc 00AF     		add	r7, sp, #0
 955              	.LCFI38:
 956              		.cfi_def_cfa_register 7
 957 04fe 7860     		str	r0, [r7, #4]
 958 0500 0B46     		mov	r3, r1
 959 0502 FB70     		strb	r3, [r7, #3]
 608:../src/stm32f10x_spi.c ****   /* Check the parameters */
 609:../src/stm32f10x_spi.c ****   assert_param(IS_SPI_ALL_PERIPH(SPIx));
 610:../src/stm32f10x_spi.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 611:../src/stm32f10x_spi.c ****   if (NewState != DISABLE)
 960              		.loc 1 611 0
 961 0504 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 962 0506 002B     		cmp	r3, #0
 963 0508 08D0     		beq	.L37
 612:../src/stm32f10x_spi.c ****   {
 613:../src/stm32f10x_spi.c ****     /* Enable the selected SPI SS output */
 614:../src/stm32f10x_spi.c ****     SPIx->CR2 |= CR2_SSOE_Set;
 964              		.loc 1 614 0
 965 050a 7B68     		ldr	r3, [r7, #4]
 966 050c 9B88     		ldrh	r3, [r3, #4]	@ movhi
 967 050e 9BB2     		uxth	r3, r3
 968 0510 43F00403 		orr	r3, r3, #4
 969 0514 9AB2     		uxth	r2, r3
 970 0516 7B68     		ldr	r3, [r7, #4]
 971 0518 9A80     		strh	r2, [r3, #4]	@ movhi
 972 051a 07E0     		b	.L36
 973              	.L37:
 615:../src/stm32f10x_spi.c ****   }
 616:../src/stm32f10x_spi.c ****   else
 617:../src/stm32f10x_spi.c ****   {
 618:../src/stm32f10x_spi.c ****     /* Disable the selected SPI SS output */
 619:../src/stm32f10x_spi.c ****     SPIx->CR2 &= CR2_SSOE_Reset;
 974              		.loc 1 619 0
 975 051c 7B68     		ldr	r3, [r7, #4]
 976 051e 9B88     		ldrh	r3, [r3, #4]	@ movhi
 977 0520 9BB2     		uxth	r3, r3
 978 0522 23F00403 		bic	r3, r3, #4
 979 0526 9AB2     		uxth	r2, r3
 980 0528 7B68     		ldr	r3, [r7, #4]
 981 052a 9A80     		strh	r2, [r3, #4]	@ movhi
 982              	.L36:
 620:../src/stm32f10x_spi.c ****   }
 621:../src/stm32f10x_spi.c **** }
 983              		.loc 1 621 0
 984 052c 07F10C07 		add	r7, r7, #12
 985 0530 BD46     		mov	sp, r7
 986 0532 80BC     		pop	{r7}
 987 0534 7047     		bx	lr
 988              		.cfi_endproc
 989              	.LFE41:
 991 0536 00BF     		.align	2
 992              		.global	SPI_DataSizeConfig
 993              		.thumb
 994              		.thumb_func
 996              	SPI_DataSizeConfig:
 997              	.LFB42:
 622:../src/stm32f10x_spi.c **** 
 623:../src/stm32f10x_spi.c **** /**
 624:../src/stm32f10x_spi.c ****   * @brief  Configures the data size for the selected SPI.
 625:../src/stm32f10x_spi.c ****   * @param  SPIx: where x can be 1, 2 or 3 to select the SPI peripheral.
 626:../src/stm32f10x_spi.c ****   * @param  SPI_DataSize: specifies the SPI data size.
 627:../src/stm32f10x_spi.c ****   *   This parameter can be one of the following values:
 628:../src/stm32f10x_spi.c ****   *     @arg SPI_DataSize_16b: Set data frame format to 16bit
 629:../src/stm32f10x_spi.c ****   *     @arg SPI_DataSize_8b: Set data frame format to 8bit
 630:../src/stm32f10x_spi.c ****   * @retval None
 631:../src/stm32f10x_spi.c ****   */
 632:../src/stm32f10x_spi.c **** void SPI_DataSizeConfig(SPI_TypeDef* SPIx, uint16_t SPI_DataSize)
 633:../src/stm32f10x_spi.c **** {
 998              		.loc 1 633 0
 999              		.cfi_startproc
 1000              		@ args = 0, pretend = 0, frame = 8
 1001              		@ frame_needed = 1, uses_anonymous_args = 0
 1002              		@ link register save eliminated.
 1003 0538 80B4     		push	{r7}
 1004              	.LCFI39:
 1005              		.cfi_def_cfa_offset 4
 1006              		.cfi_offset 7, -4
 1007 053a 83B0     		sub	sp, sp, #12
 1008              	.LCFI40:
 1009              		.cfi_def_cfa_offset 16
 1010 053c 00AF     		add	r7, sp, #0
 1011              	.LCFI41:
 1012              		.cfi_def_cfa_register 7
 1013 053e 7860     		str	r0, [r7, #4]
 1014 0540 0B46     		mov	r3, r1
 1015 0542 7B80     		strh	r3, [r7, #2]	@ movhi
 634:../src/stm32f10x_spi.c ****   /* Check the parameters */
 635:../src/stm32f10x_spi.c ****   assert_param(IS_SPI_ALL_PERIPH(SPIx));
 636:../src/stm32f10x_spi.c ****   assert_param(IS_SPI_DATASIZE(SPI_DataSize));
 637:../src/stm32f10x_spi.c ****   /* Clear DFF bit */
 638:../src/stm32f10x_spi.c ****   SPIx->CR1 &= (uint16_t)~SPI_DataSize_16b;
 1016              		.loc 1 638 0
 1017 0544 7B68     		ldr	r3, [r7, #4]
 1018 0546 1B88     		ldrh	r3, [r3, #0]	@ movhi
 1019 0548 9BB2     		uxth	r3, r3
 1020 054a 23F40063 		bic	r3, r3, #2048
 1021 054e 9AB2     		uxth	r2, r3
 1022 0550 7B68     		ldr	r3, [r7, #4]
 1023 0552 1A80     		strh	r2, [r3, #0]	@ movhi
 639:../src/stm32f10x_spi.c ****   /* Set new DFF bit value */
 640:../src/stm32f10x_spi.c ****   SPIx->CR1 |= SPI_DataSize;
 1024              		.loc 1 640 0
 1025 0554 7B68     		ldr	r3, [r7, #4]
 1026 0556 1B88     		ldrh	r3, [r3, #0]	@ movhi
 1027 0558 9AB2     		uxth	r2, r3
 1028 055a 7B88     		ldrh	r3, [r7, #2]	@ movhi
 1029 055c 1343     		orrs	r3, r3, r2
 1030 055e 9AB2     		uxth	r2, r3
 1031 0560 7B68     		ldr	r3, [r7, #4]
 1032 0562 1A80     		strh	r2, [r3, #0]	@ movhi
 641:../src/stm32f10x_spi.c **** }
 1033              		.loc 1 641 0
 1034 0564 07F10C07 		add	r7, r7, #12
 1035 0568 BD46     		mov	sp, r7
 1036 056a 80BC     		pop	{r7}
 1037 056c 7047     		bx	lr
 1038              		.cfi_endproc
 1039              	.LFE42:
 1041 056e 00BF     		.align	2
 1042              		.global	SPI_TransmitCRC
 1043              		.thumb
 1044              		.thumb_func
 1046              	SPI_TransmitCRC:
 1047              	.LFB43:
 642:../src/stm32f10x_spi.c **** 
 643:../src/stm32f10x_spi.c **** /**
 644:../src/stm32f10x_spi.c ****   * @brief  Transmit the SPIx CRC value.
 645:../src/stm32f10x_spi.c ****   * @param  SPIx: where x can be 1, 2 or 3 to select the SPI peripheral.
 646:../src/stm32f10x_spi.c ****   * @retval None
 647:../src/stm32f10x_spi.c ****   */
 648:../src/stm32f10x_spi.c **** void SPI_TransmitCRC(SPI_TypeDef* SPIx)
 649:../src/stm32f10x_spi.c **** {
 1048              		.loc 1 649 0
 1049              		.cfi_startproc
 1050              		@ args = 0, pretend = 0, frame = 8
 1051              		@ frame_needed = 1, uses_anonymous_args = 0
 1052              		@ link register save eliminated.
 1053 0570 80B4     		push	{r7}
 1054              	.LCFI42:
 1055              		.cfi_def_cfa_offset 4
 1056              		.cfi_offset 7, -4
 1057 0572 83B0     		sub	sp, sp, #12
 1058              	.LCFI43:
 1059              		.cfi_def_cfa_offset 16
 1060 0574 00AF     		add	r7, sp, #0
 1061              	.LCFI44:
 1062              		.cfi_def_cfa_register 7
 1063 0576 7860     		str	r0, [r7, #4]
 650:../src/stm32f10x_spi.c ****   /* Check the parameters */
 651:../src/stm32f10x_spi.c ****   assert_param(IS_SPI_ALL_PERIPH(SPIx));
 652:../src/stm32f10x_spi.c ****   
 653:../src/stm32f10x_spi.c ****   /* Enable the selected SPI CRC transmission */
 654:../src/stm32f10x_spi.c ****   SPIx->CR1 |= CR1_CRCNext_Set;
 1064              		.loc 1 654 0
 1065 0578 7B68     		ldr	r3, [r7, #4]
 1066 057a 1B88     		ldrh	r3, [r3, #0]	@ movhi
 1067 057c 9BB2     		uxth	r3, r3
 1068 057e 43F48053 		orr	r3, r3, #4096
 1069 0582 9AB2     		uxth	r2, r3
 1070 0584 7B68     		ldr	r3, [r7, #4]
 1071 0586 1A80     		strh	r2, [r3, #0]	@ movhi
 655:../src/stm32f10x_spi.c **** }
 1072              		.loc 1 655 0
 1073 0588 07F10C07 		add	r7, r7, #12
 1074 058c BD46     		mov	sp, r7
 1075 058e 80BC     		pop	{r7}
 1076 0590 7047     		bx	lr
 1077              		.cfi_endproc
 1078              	.LFE43:
 1080 0592 00BF     		.align	2
 1081              		.global	SPI_CalculateCRC
 1082              		.thumb
 1083              		.thumb_func
 1085              	SPI_CalculateCRC:
 1086              	.LFB44:
 656:../src/stm32f10x_spi.c **** 
 657:../src/stm32f10x_spi.c **** /**
 658:../src/stm32f10x_spi.c ****   * @brief  Enables or disables the CRC value calculation of the transferred bytes.
 659:../src/stm32f10x_spi.c ****   * @param  SPIx: where x can be 1, 2 or 3 to select the SPI peripheral.
 660:../src/stm32f10x_spi.c ****   * @param  NewState: new state of the SPIx CRC value calculation.
 661:../src/stm32f10x_spi.c ****   *   This parameter can be: ENABLE or DISABLE.
 662:../src/stm32f10x_spi.c ****   * @retval None
 663:../src/stm32f10x_spi.c ****   */
 664:../src/stm32f10x_spi.c **** void SPI_CalculateCRC(SPI_TypeDef* SPIx, FunctionalState NewState)
 665:../src/stm32f10x_spi.c **** {
 1087              		.loc 1 665 0
 1088              		.cfi_startproc
 1089              		@ args = 0, pretend = 0, frame = 8
 1090              		@ frame_needed = 1, uses_anonymous_args = 0
 1091              		@ link register save eliminated.
 1092 0594 80B4     		push	{r7}
 1093              	.LCFI45:
 1094              		.cfi_def_cfa_offset 4
 1095              		.cfi_offset 7, -4
 1096 0596 83B0     		sub	sp, sp, #12
 1097              	.LCFI46:
 1098              		.cfi_def_cfa_offset 16
 1099 0598 00AF     		add	r7, sp, #0
 1100              	.LCFI47:
 1101              		.cfi_def_cfa_register 7
 1102 059a 7860     		str	r0, [r7, #4]
 1103 059c 0B46     		mov	r3, r1
 1104 059e FB70     		strb	r3, [r7, #3]
 666:../src/stm32f10x_spi.c ****   /* Check the parameters */
 667:../src/stm32f10x_spi.c ****   assert_param(IS_SPI_ALL_PERIPH(SPIx));
 668:../src/stm32f10x_spi.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 669:../src/stm32f10x_spi.c ****   if (NewState != DISABLE)
 1105              		.loc 1 669 0
 1106 05a0 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1107 05a2 002B     		cmp	r3, #0
 1108 05a4 08D0     		beq	.L42
 670:../src/stm32f10x_spi.c ****   {
 671:../src/stm32f10x_spi.c ****     /* Enable the selected SPI CRC calculation */
 672:../src/stm32f10x_spi.c ****     SPIx->CR1 |= CR1_CRCEN_Set;
 1109              		.loc 1 672 0
 1110 05a6 7B68     		ldr	r3, [r7, #4]
 1111 05a8 1B88     		ldrh	r3, [r3, #0]	@ movhi
 1112 05aa 9BB2     		uxth	r3, r3
 1113 05ac 43F40053 		orr	r3, r3, #8192
 1114 05b0 9AB2     		uxth	r2, r3
 1115 05b2 7B68     		ldr	r3, [r7, #4]
 1116 05b4 1A80     		strh	r2, [r3, #0]	@ movhi
 1117 05b6 07E0     		b	.L41
 1118              	.L42:
 673:../src/stm32f10x_spi.c ****   }
 674:../src/stm32f10x_spi.c ****   else
 675:../src/stm32f10x_spi.c ****   {
 676:../src/stm32f10x_spi.c ****     /* Disable the selected SPI CRC calculation */
 677:../src/stm32f10x_spi.c ****     SPIx->CR1 &= CR1_CRCEN_Reset;
 1119              		.loc 1 677 0
 1120 05b8 7B68     		ldr	r3, [r7, #4]
 1121 05ba 1B88     		ldrh	r3, [r3, #0]	@ movhi
 1122 05bc 9BB2     		uxth	r3, r3
 1123 05be 23F40053 		bic	r3, r3, #8192
 1124 05c2 9AB2     		uxth	r2, r3
 1125 05c4 7B68     		ldr	r3, [r7, #4]
 1126 05c6 1A80     		strh	r2, [r3, #0]	@ movhi
 1127              	.L41:
 678:../src/stm32f10x_spi.c ****   }
 679:../src/stm32f10x_spi.c **** }
 1128              		.loc 1 679 0
 1129 05c8 07F10C07 		add	r7, r7, #12
 1130 05cc BD46     		mov	sp, r7
 1131 05ce 80BC     		pop	{r7}
 1132 05d0 7047     		bx	lr
 1133              		.cfi_endproc
 1134              	.LFE44:
 1136 05d2 00BF     		.align	2
 1137              		.global	SPI_GetCRC
 1138              		.thumb
 1139              		.thumb_func
 1141              	SPI_GetCRC:
 1142              	.LFB45:
 680:../src/stm32f10x_spi.c **** 
 681:../src/stm32f10x_spi.c **** /**
 682:../src/stm32f10x_spi.c ****   * @brief  Returns the transmit or the receive CRC register value for the specified SPI.
 683:../src/stm32f10x_spi.c ****   * @param  SPIx: where x can be 1, 2 or 3 to select the SPI peripheral.
 684:../src/stm32f10x_spi.c ****   * @param  SPI_CRC: specifies the CRC register to be read.
 685:../src/stm32f10x_spi.c ****   *   This parameter can be one of the following values:
 686:../src/stm32f10x_spi.c ****   *     @arg SPI_CRC_Tx: Selects Tx CRC register
 687:../src/stm32f10x_spi.c ****   *     @arg SPI_CRC_Rx: Selects Rx CRC register
 688:../src/stm32f10x_spi.c ****   * @retval The selected CRC register value..
 689:../src/stm32f10x_spi.c ****   */
 690:../src/stm32f10x_spi.c **** uint16_t SPI_GetCRC(SPI_TypeDef* SPIx, uint8_t SPI_CRC)
 691:../src/stm32f10x_spi.c **** {
 1143              		.loc 1 691 0
 1144              		.cfi_startproc
 1145              		@ args = 0, pretend = 0, frame = 16
 1146              		@ frame_needed = 1, uses_anonymous_args = 0
 1147              		@ link register save eliminated.
 1148 05d4 80B4     		push	{r7}
 1149              	.LCFI48:
 1150              		.cfi_def_cfa_offset 4
 1151              		.cfi_offset 7, -4
 1152 05d6 85B0     		sub	sp, sp, #20
 1153              	.LCFI49:
 1154              		.cfi_def_cfa_offset 24
 1155 05d8 00AF     		add	r7, sp, #0
 1156              	.LCFI50:
 1157              		.cfi_def_cfa_register 7
 1158 05da 7860     		str	r0, [r7, #4]
 1159 05dc 0B46     		mov	r3, r1
 1160 05de FB70     		strb	r3, [r7, #3]
 692:../src/stm32f10x_spi.c ****   uint16_t crcreg = 0;
 1161              		.loc 1 692 0
 1162 05e0 4FF00003 		mov	r3, #0
 1163 05e4 FB81     		strh	r3, [r7, #14]	@ movhi
 693:../src/stm32f10x_spi.c ****   /* Check the parameters */
 694:../src/stm32f10x_spi.c ****   assert_param(IS_SPI_ALL_PERIPH(SPIx));
 695:../src/stm32f10x_spi.c ****   assert_param(IS_SPI_CRC(SPI_CRC));
 696:../src/stm32f10x_spi.c ****   if (SPI_CRC != SPI_CRC_Rx)
 1164              		.loc 1 696 0
 1165 05e6 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1166 05e8 012B     		cmp	r3, #1
 1167 05ea 03D0     		beq	.L45
 697:../src/stm32f10x_spi.c ****   {
 698:../src/stm32f10x_spi.c ****     /* Get the Tx CRC register */
 699:../src/stm32f10x_spi.c ****     crcreg = SPIx->TXCRCR;
 1168              		.loc 1 699 0
 1169 05ec 7B68     		ldr	r3, [r7, #4]
 1170 05ee 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 1171 05f0 FB81     		strh	r3, [r7, #14]	@ movhi
 1172 05f2 02E0     		b	.L46
 1173              	.L45:
 700:../src/stm32f10x_spi.c ****   }
 701:../src/stm32f10x_spi.c ****   else
 702:../src/stm32f10x_spi.c ****   {
 703:../src/stm32f10x_spi.c ****     /* Get the Rx CRC register */
 704:../src/stm32f10x_spi.c ****     crcreg = SPIx->RXCRCR;
 1174              		.loc 1 704 0
 1175 05f4 7B68     		ldr	r3, [r7, #4]
 1176 05f6 9B8A     		ldrh	r3, [r3, #20]	@ movhi
 1177 05f8 FB81     		strh	r3, [r7, #14]	@ movhi
 1178              	.L46:
 705:../src/stm32f10x_spi.c ****   }
 706:../src/stm32f10x_spi.c ****   /* Return the selected CRC register */
 707:../src/stm32f10x_spi.c ****   return crcreg;
 1179              		.loc 1 707 0
 1180 05fa FB89     		ldrh	r3, [r7, #14]
 708:../src/stm32f10x_spi.c **** }
 1181              		.loc 1 708 0
 1182 05fc 1846     		mov	r0, r3
 1183 05fe 07F11407 		add	r7, r7, #20
 1184 0602 BD46     		mov	sp, r7
 1185 0604 80BC     		pop	{r7}
 1186 0606 7047     		bx	lr
 1187              		.cfi_endproc
 1188              	.LFE45:
 1190              		.align	2
 1191              		.global	SPI_GetCRCPolynomial
 1192              		.thumb
 1193              		.thumb_func
 1195              	SPI_GetCRCPolynomial:
 1196              	.LFB46:
 709:../src/stm32f10x_spi.c **** 
 710:../src/stm32f10x_spi.c **** /**
 711:../src/stm32f10x_spi.c ****   * @brief  Returns the CRC Polynomial register value for the specified SPI.
 712:../src/stm32f10x_spi.c ****   * @param  SPIx: where x can be 1, 2 or 3 to select the SPI peripheral.
 713:../src/stm32f10x_spi.c ****   * @retval The CRC Polynomial register value.
 714:../src/stm32f10x_spi.c ****   */
 715:../src/stm32f10x_spi.c **** uint16_t SPI_GetCRCPolynomial(SPI_TypeDef* SPIx)
 716:../src/stm32f10x_spi.c **** {
 1197              		.loc 1 716 0
 1198              		.cfi_startproc
 1199              		@ args = 0, pretend = 0, frame = 8
 1200              		@ frame_needed = 1, uses_anonymous_args = 0
 1201              		@ link register save eliminated.
 1202 0608 80B4     		push	{r7}
 1203              	.LCFI51:
 1204              		.cfi_def_cfa_offset 4
 1205              		.cfi_offset 7, -4
 1206 060a 83B0     		sub	sp, sp, #12
 1207              	.LCFI52:
 1208              		.cfi_def_cfa_offset 16
 1209 060c 00AF     		add	r7, sp, #0
 1210              	.LCFI53:
 1211              		.cfi_def_cfa_register 7
 1212 060e 7860     		str	r0, [r7, #4]
 717:../src/stm32f10x_spi.c ****   /* Check the parameters */
 718:../src/stm32f10x_spi.c ****   assert_param(IS_SPI_ALL_PERIPH(SPIx));
 719:../src/stm32f10x_spi.c ****   
 720:../src/stm32f10x_spi.c ****   /* Return the CRC polynomial register */
 721:../src/stm32f10x_spi.c ****   return SPIx->CRCPR;
 1213              		.loc 1 721 0
 1214 0610 7B68     		ldr	r3, [r7, #4]
 1215 0612 1B8A     		ldrh	r3, [r3, #16]	@ movhi
 1216 0614 9BB2     		uxth	r3, r3
 722:../src/stm32f10x_spi.c **** }
 1217              		.loc 1 722 0
 1218 0616 1846     		mov	r0, r3
 1219 0618 07F10C07 		add	r7, r7, #12
 1220 061c BD46     		mov	sp, r7
 1221 061e 80BC     		pop	{r7}
 1222 0620 7047     		bx	lr
 1223              		.cfi_endproc
 1224              	.LFE46:
 1226 0622 00BF     		.align	2
 1227              		.global	SPI_BiDirectionalLineConfig
 1228              		.thumb
 1229              		.thumb_func
 1231              	SPI_BiDirectionalLineConfig:
 1232              	.LFB47:
 723:../src/stm32f10x_spi.c **** 
 724:../src/stm32f10x_spi.c **** /**
 725:../src/stm32f10x_spi.c ****   * @brief  Selects the data transfer direction in bi-directional mode for the specified SPI.
 726:../src/stm32f10x_spi.c ****   * @param  SPIx: where x can be 1, 2 or 3 to select the SPI peripheral.
 727:../src/stm32f10x_spi.c ****   * @param  SPI_Direction: specifies the data transfer direction in bi-directional mode. 
 728:../src/stm32f10x_spi.c ****   *   This parameter can be one of the following values:
 729:../src/stm32f10x_spi.c ****   *     @arg SPI_Direction_Tx: Selects Tx transmission direction
 730:../src/stm32f10x_spi.c ****   *     @arg SPI_Direction_Rx: Selects Rx receive direction
 731:../src/stm32f10x_spi.c ****   * @retval None
 732:../src/stm32f10x_spi.c ****   */
 733:../src/stm32f10x_spi.c **** void SPI_BiDirectionalLineConfig(SPI_TypeDef* SPIx, uint16_t SPI_Direction)
 734:../src/stm32f10x_spi.c **** {
 1233              		.loc 1 734 0
 1234              		.cfi_startproc
 1235              		@ args = 0, pretend = 0, frame = 8
 1236              		@ frame_needed = 1, uses_anonymous_args = 0
 1237              		@ link register save eliminated.
 1238 0624 80B4     		push	{r7}
 1239              	.LCFI54:
 1240              		.cfi_def_cfa_offset 4
 1241              		.cfi_offset 7, -4
 1242 0626 83B0     		sub	sp, sp, #12
 1243              	.LCFI55:
 1244              		.cfi_def_cfa_offset 16
 1245 0628 00AF     		add	r7, sp, #0
 1246              	.LCFI56:
 1247              		.cfi_def_cfa_register 7
 1248 062a 7860     		str	r0, [r7, #4]
 1249 062c 0B46     		mov	r3, r1
 1250 062e 7B80     		strh	r3, [r7, #2]	@ movhi
 735:../src/stm32f10x_spi.c ****   /* Check the parameters */
 736:../src/stm32f10x_spi.c ****   assert_param(IS_SPI_ALL_PERIPH(SPIx));
 737:../src/stm32f10x_spi.c ****   assert_param(IS_SPI_DIRECTION(SPI_Direction));
 738:../src/stm32f10x_spi.c ****   if (SPI_Direction == SPI_Direction_Tx)
 1251              		.loc 1 738 0
 1252 0630 7B88     		ldrh	r3, [r7, #2]
 1253 0632 B3F5804F 		cmp	r3, #16384
 1254 0636 08D1     		bne	.L49
 739:../src/stm32f10x_spi.c ****   {
 740:../src/stm32f10x_spi.c ****     /* Set the Tx only mode */
 741:../src/stm32f10x_spi.c ****     SPIx->CR1 |= SPI_Direction_Tx;
 1255              		.loc 1 741 0
 1256 0638 7B68     		ldr	r3, [r7, #4]
 1257 063a 1B88     		ldrh	r3, [r3, #0]	@ movhi
 1258 063c 9BB2     		uxth	r3, r3
 1259 063e 43F48043 		orr	r3, r3, #16384
 1260 0642 9AB2     		uxth	r2, r3
 1261 0644 7B68     		ldr	r3, [r7, #4]
 1262 0646 1A80     		strh	r2, [r3, #0]	@ movhi
 1263 0648 07E0     		b	.L48
 1264              	.L49:
 742:../src/stm32f10x_spi.c ****   }
 743:../src/stm32f10x_spi.c ****   else
 744:../src/stm32f10x_spi.c ****   {
 745:../src/stm32f10x_spi.c ****     /* Set the Rx only mode */
 746:../src/stm32f10x_spi.c ****     SPIx->CR1 &= SPI_Direction_Rx;
 1265              		.loc 1 746 0
 1266 064a 7B68     		ldr	r3, [r7, #4]
 1267 064c 1B88     		ldrh	r3, [r3, #0]	@ movhi
 1268 064e 9BB2     		uxth	r3, r3
 1269 0650 23F48043 		bic	r3, r3, #16384
 1270 0654 9AB2     		uxth	r2, r3
 1271 0656 7B68     		ldr	r3, [r7, #4]
 1272 0658 1A80     		strh	r2, [r3, #0]	@ movhi
 1273              	.L48:
 747:../src/stm32f10x_spi.c ****   }
 748:../src/stm32f10x_spi.c **** }
 1274              		.loc 1 748 0
 1275 065a 07F10C07 		add	r7, r7, #12
 1276 065e BD46     		mov	sp, r7
 1277 0660 80BC     		pop	{r7}
 1278 0662 7047     		bx	lr
 1279              		.cfi_endproc
 1280              	.LFE47:
 1282              		.align	2
 1283              		.global	SPI_I2S_GetFlagStatus
 1284              		.thumb
 1285              		.thumb_func
 1287              	SPI_I2S_GetFlagStatus:
 1288              	.LFB48:
 749:../src/stm32f10x_spi.c **** 
 750:../src/stm32f10x_spi.c **** /**
 751:../src/stm32f10x_spi.c ****   * @brief  Checks whether the specified SPI/I2S flag is set or not.
 752:../src/stm32f10x_spi.c ****   * @param  SPIx: where x can be
 753:../src/stm32f10x_spi.c ****   *   - 1, 2 or 3 in SPI mode 
 754:../src/stm32f10x_spi.c ****   *   - 2 or 3 in I2S mode
 755:../src/stm32f10x_spi.c ****   * @param  SPI_I2S_FLAG: specifies the SPI/I2S flag to check. 
 756:../src/stm32f10x_spi.c ****   *   This parameter can be one of the following values:
 757:../src/stm32f10x_spi.c ****   *     @arg SPI_I2S_FLAG_TXE: Transmit buffer empty flag.
 758:../src/stm32f10x_spi.c ****   *     @arg SPI_I2S_FLAG_RXNE: Receive buffer not empty flag.
 759:../src/stm32f10x_spi.c ****   *     @arg SPI_I2S_FLAG_BSY: Busy flag.
 760:../src/stm32f10x_spi.c ****   *     @arg SPI_I2S_FLAG_OVR: Overrun flag.
 761:../src/stm32f10x_spi.c ****   *     @arg SPI_FLAG_MODF: Mode Fault flag.
 762:../src/stm32f10x_spi.c ****   *     @arg SPI_FLAG_CRCERR: CRC Error flag.
 763:../src/stm32f10x_spi.c ****   *     @arg I2S_FLAG_UDR: Underrun Error flag.
 764:../src/stm32f10x_spi.c ****   *     @arg I2S_FLAG_CHSIDE: Channel Side flag.
 765:../src/stm32f10x_spi.c ****   * @retval The new state of SPI_I2S_FLAG (SET or RESET).
 766:../src/stm32f10x_spi.c ****   */
 767:../src/stm32f10x_spi.c **** FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
 768:../src/stm32f10x_spi.c **** {
 1289              		.loc 1 768 0
 1290              		.cfi_startproc
 1291              		@ args = 0, pretend = 0, frame = 16
 1292              		@ frame_needed = 1, uses_anonymous_args = 0
 1293              		@ link register save eliminated.
 1294 0664 80B4     		push	{r7}
 1295              	.LCFI57:
 1296              		.cfi_def_cfa_offset 4
 1297              		.cfi_offset 7, -4
 1298 0666 85B0     		sub	sp, sp, #20
 1299              	.LCFI58:
 1300              		.cfi_def_cfa_offset 24
 1301 0668 00AF     		add	r7, sp, #0
 1302              	.LCFI59:
 1303              		.cfi_def_cfa_register 7
 1304 066a 7860     		str	r0, [r7, #4]
 1305 066c 0B46     		mov	r3, r1
 1306 066e 7B80     		strh	r3, [r7, #2]	@ movhi
 769:../src/stm32f10x_spi.c ****   FlagStatus bitstatus = RESET;
 1307              		.loc 1 769 0
 1308 0670 4FF00003 		mov	r3, #0
 1309 0674 FB73     		strb	r3, [r7, #15]
 770:../src/stm32f10x_spi.c ****   /* Check the parameters */
 771:../src/stm32f10x_spi.c ****   assert_param(IS_SPI_ALL_PERIPH(SPIx));
 772:../src/stm32f10x_spi.c ****   assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
 773:../src/stm32f10x_spi.c ****   /* Check the status of the specified SPI/I2S flag */
 774:../src/stm32f10x_spi.c ****   if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 1310              		.loc 1 774 0
 1311 0676 7B68     		ldr	r3, [r7, #4]
 1312 0678 1B89     		ldrh	r3, [r3, #8]	@ movhi
 1313 067a 9AB2     		uxth	r2, r3
 1314 067c 7B88     		ldrh	r3, [r7, #2]	@ movhi
 1315 067e 1340     		ands	r3, r3, r2
 1316 0680 9BB2     		uxth	r3, r3
 1317 0682 002B     		cmp	r3, #0
 1318 0684 03D0     		beq	.L52
 775:../src/stm32f10x_spi.c ****   {
 776:../src/stm32f10x_spi.c ****     /* SPI_I2S_FLAG is set */
 777:../src/stm32f10x_spi.c ****     bitstatus = SET;
 1319              		.loc 1 777 0
 1320 0686 4FF00103 		mov	r3, #1
 1321 068a FB73     		strb	r3, [r7, #15]
 1322 068c 02E0     		b	.L53
 1323              	.L52:
 778:../src/stm32f10x_spi.c ****   }
 779:../src/stm32f10x_spi.c ****   else
 780:../src/stm32f10x_spi.c ****   {
 781:../src/stm32f10x_spi.c ****     /* SPI_I2S_FLAG is reset */
 782:../src/stm32f10x_spi.c ****     bitstatus = RESET;
 1324              		.loc 1 782 0
 1325 068e 4FF00003 		mov	r3, #0
 1326 0692 FB73     		strb	r3, [r7, #15]
 1327              	.L53:
 783:../src/stm32f10x_spi.c ****   }
 784:../src/stm32f10x_spi.c ****   /* Return the SPI_I2S_FLAG status */
 785:../src/stm32f10x_spi.c ****   return  bitstatus;
 1328              		.loc 1 785 0
 1329 0694 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 786:../src/stm32f10x_spi.c **** }
 1330              		.loc 1 786 0
 1331 0696 1846     		mov	r0, r3
 1332 0698 07F11407 		add	r7, r7, #20
 1333 069c BD46     		mov	sp, r7
 1334 069e 80BC     		pop	{r7}
 1335 06a0 7047     		bx	lr
 1336              		.cfi_endproc
 1337              	.LFE48:
 1339 06a2 00BF     		.align	2
 1340              		.global	SPI_I2S_ClearFlag
 1341              		.thumb
 1342              		.thumb_func
 1344              	SPI_I2S_ClearFlag:
 1345              	.LFB49:
 787:../src/stm32f10x_spi.c **** 
 788:../src/stm32f10x_spi.c **** /**
 789:../src/stm32f10x_spi.c ****   * @brief  Clears the SPIx CRC Error (CRCERR) flag.
 790:../src/stm32f10x_spi.c ****   * @param  SPIx: where x can be
 791:../src/stm32f10x_spi.c ****   *   - 1, 2 or 3 in SPI mode 
 792:../src/stm32f10x_spi.c ****   * @param  SPI_I2S_FLAG: specifies the SPI flag to clear. 
 793:../src/stm32f10x_spi.c ****   *   This function clears only CRCERR flag.
 794:../src/stm32f10x_spi.c ****   * @note
 795:../src/stm32f10x_spi.c ****   *   - OVR (OverRun error) flag is cleared by software sequence: a read 
 796:../src/stm32f10x_spi.c ****   *     operation to SPI_DR register (SPI_I2S_ReceiveData()) followed by a read 
 797:../src/stm32f10x_spi.c ****   *     operation to SPI_SR register (SPI_I2S_GetFlagStatus()).
 798:../src/stm32f10x_spi.c ****   *   - UDR (UnderRun error) flag is cleared by a read operation to 
 799:../src/stm32f10x_spi.c ****   *     SPI_SR register (SPI_I2S_GetFlagStatus()).
 800:../src/stm32f10x_spi.c ****   *   - MODF (Mode Fault) flag is cleared by software sequence: a read/write 
 801:../src/stm32f10x_spi.c ****   *     operation to SPI_SR register (SPI_I2S_GetFlagStatus()) followed by a 
 802:../src/stm32f10x_spi.c ****   *     write operation to SPI_CR1 register (SPI_Cmd() to enable the SPI).
 803:../src/stm32f10x_spi.c ****   * @retval None
 804:../src/stm32f10x_spi.c ****   */
 805:../src/stm32f10x_spi.c **** void SPI_I2S_ClearFlag(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
 806:../src/stm32f10x_spi.c **** {
 1346              		.loc 1 806 0
 1347              		.cfi_startproc
 1348              		@ args = 0, pretend = 0, frame = 8
 1349              		@ frame_needed = 1, uses_anonymous_args = 0
 1350              		@ link register save eliminated.
 1351 06a4 80B4     		push	{r7}
 1352              	.LCFI60:
 1353              		.cfi_def_cfa_offset 4
 1354              		.cfi_offset 7, -4
 1355 06a6 83B0     		sub	sp, sp, #12
 1356              	.LCFI61:
 1357              		.cfi_def_cfa_offset 16
 1358 06a8 00AF     		add	r7, sp, #0
 1359              	.LCFI62:
 1360              		.cfi_def_cfa_register 7
 1361 06aa 7860     		str	r0, [r7, #4]
 1362 06ac 0B46     		mov	r3, r1
 1363 06ae 7B80     		strh	r3, [r7, #2]	@ movhi
 807:../src/stm32f10x_spi.c ****   /* Check the parameters */
 808:../src/stm32f10x_spi.c ****   assert_param(IS_SPI_ALL_PERIPH(SPIx));
 809:../src/stm32f10x_spi.c ****   assert_param(IS_SPI_I2S_CLEAR_FLAG(SPI_I2S_FLAG));
 810:../src/stm32f10x_spi.c ****     
 811:../src/stm32f10x_spi.c ****     /* Clear the selected SPI CRC Error (CRCERR) flag */
 812:../src/stm32f10x_spi.c ****     SPIx->SR = (uint16_t)~SPI_I2S_FLAG;
 1364              		.loc 1 812 0
 1365 06b0 7B88     		ldrh	r3, [r7, #2]	@ movhi
 1366 06b2 6FEA0303 		mvn	r3, r3
 1367 06b6 9AB2     		uxth	r2, r3
 1368 06b8 7B68     		ldr	r3, [r7, #4]
 1369 06ba 1A81     		strh	r2, [r3, #8]	@ movhi
 813:../src/stm32f10x_spi.c **** }
 1370              		.loc 1 813 0
 1371 06bc 07F10C07 		add	r7, r7, #12
 1372 06c0 BD46     		mov	sp, r7
 1373 06c2 80BC     		pop	{r7}
 1374 06c4 7047     		bx	lr
 1375              		.cfi_endproc
 1376              	.LFE49:
 1378 06c6 00BF     		.align	2
 1379              		.global	SPI_I2S_GetITStatus
 1380              		.thumb
 1381              		.thumb_func
 1383              	SPI_I2S_GetITStatus:
 1384              	.LFB50:
 814:../src/stm32f10x_spi.c **** 
 815:../src/stm32f10x_spi.c **** /**
 816:../src/stm32f10x_spi.c ****   * @brief  Checks whether the specified SPI/I2S interrupt has occurred or not.
 817:../src/stm32f10x_spi.c ****   * @param  SPIx: where x can be
 818:../src/stm32f10x_spi.c ****   *   - 1, 2 or 3 in SPI mode 
 819:../src/stm32f10x_spi.c ****   *   - 2 or 3 in I2S mode
 820:../src/stm32f10x_spi.c ****   * @param  SPI_I2S_IT: specifies the SPI/I2S interrupt source to check. 
 821:../src/stm32f10x_spi.c ****   *   This parameter can be one of the following values:
 822:../src/stm32f10x_spi.c ****   *     @arg SPI_I2S_IT_TXE: Transmit buffer empty interrupt.
 823:../src/stm32f10x_spi.c ****   *     @arg SPI_I2S_IT_RXNE: Receive buffer not empty interrupt.
 824:../src/stm32f10x_spi.c ****   *     @arg SPI_I2S_IT_OVR: Overrun interrupt.
 825:../src/stm32f10x_spi.c ****   *     @arg SPI_IT_MODF: Mode Fault interrupt.
 826:../src/stm32f10x_spi.c ****   *     @arg SPI_IT_CRCERR: CRC Error interrupt.
 827:../src/stm32f10x_spi.c ****   *     @arg I2S_IT_UDR: Underrun Error interrupt.
 828:../src/stm32f10x_spi.c ****   * @retval The new state of SPI_I2S_IT (SET or RESET).
 829:../src/stm32f10x_spi.c ****   */
 830:../src/stm32f10x_spi.c **** ITStatus SPI_I2S_GetITStatus(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT)
 831:../src/stm32f10x_spi.c **** {
 1385              		.loc 1 831 0
 1386              		.cfi_startproc
 1387              		@ args = 0, pretend = 0, frame = 16
 1388              		@ frame_needed = 1, uses_anonymous_args = 0
 1389              		@ link register save eliminated.
 1390 06c8 80B4     		push	{r7}
 1391              	.LCFI63:
 1392              		.cfi_def_cfa_offset 4
 1393              		.cfi_offset 7, -4
 1394 06ca 85B0     		sub	sp, sp, #20
 1395              	.LCFI64:
 1396              		.cfi_def_cfa_offset 24
 1397 06cc 00AF     		add	r7, sp, #0
 1398              	.LCFI65:
 1399              		.cfi_def_cfa_register 7
 1400 06ce 7860     		str	r0, [r7, #4]
 1401 06d0 0B46     		mov	r3, r1
 1402 06d2 FB70     		strb	r3, [r7, #3]
 832:../src/stm32f10x_spi.c ****   ITStatus bitstatus = RESET;
 1403              		.loc 1 832 0
 1404 06d4 4FF00003 		mov	r3, #0
 1405 06d8 FB73     		strb	r3, [r7, #15]
 833:../src/stm32f10x_spi.c ****   uint16_t itpos = 0, itmask = 0, enablestatus = 0;
 1406              		.loc 1 833 0
 1407 06da 4FF00003 		mov	r3, #0
 1408 06de BB81     		strh	r3, [r7, #12]	@ movhi
 1409 06e0 4FF00003 		mov	r3, #0
 1410 06e4 7B81     		strh	r3, [r7, #10]	@ movhi
 1411 06e6 4FF00003 		mov	r3, #0
 1412 06ea 3B81     		strh	r3, [r7, #8]	@ movhi
 834:../src/stm32f10x_spi.c **** 
 835:../src/stm32f10x_spi.c ****   /* Check the parameters */
 836:../src/stm32f10x_spi.c ****   assert_param(IS_SPI_ALL_PERIPH(SPIx));
 837:../src/stm32f10x_spi.c ****   assert_param(IS_SPI_I2S_GET_IT(SPI_I2S_IT));
 838:../src/stm32f10x_spi.c **** 
 839:../src/stm32f10x_spi.c ****   /* Get the SPI/I2S IT index */
 840:../src/stm32f10x_spi.c ****   itpos = 0x01 << (SPI_I2S_IT & 0x0F);
 1413              		.loc 1 840 0
 1414 06ec FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1415 06ee 03F00F03 		and	r3, r3, #15
 1416 06f2 4FF00102 		mov	r2, #1
 1417 06f6 02FA03F3 		lsl	r3, r2, r3
 1418 06fa BB81     		strh	r3, [r7, #12]	@ movhi
 841:../src/stm32f10x_spi.c **** 
 842:../src/stm32f10x_spi.c ****   /* Get the SPI/I2S IT mask */
 843:../src/stm32f10x_spi.c ****   itmask = SPI_I2S_IT >> 4;
 1419              		.loc 1 843 0
 1420 06fc FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1421 06fe 4FEA1313 		lsr	r3, r3, #4
 1422 0702 DBB2     		uxtb	r3, r3
 1423 0704 7B81     		strh	r3, [r7, #10]	@ movhi
 844:../src/stm32f10x_spi.c **** 
 845:../src/stm32f10x_spi.c ****   /* Set the IT mask */
 846:../src/stm32f10x_spi.c ****   itmask = 0x01 << itmask;
 1424              		.loc 1 846 0
 1425 0706 7B89     		ldrh	r3, [r7, #10]
 1426 0708 4FF00102 		mov	r2, #1
 1427 070c 02FA03F3 		lsl	r3, r2, r3
 1428 0710 7B81     		strh	r3, [r7, #10]	@ movhi
 847:../src/stm32f10x_spi.c **** 
 848:../src/stm32f10x_spi.c ****   /* Get the SPI_I2S_IT enable bit status */
 849:../src/stm32f10x_spi.c ****   enablestatus = (SPIx->CR2 & itmask) ;
 1429              		.loc 1 849 0
 1430 0712 7B68     		ldr	r3, [r7, #4]
 1431 0714 9B88     		ldrh	r3, [r3, #4]	@ movhi
 1432 0716 9AB2     		uxth	r2, r3
 1433 0718 7B89     		ldrh	r3, [r7, #10]	@ movhi
 1434 071a 1340     		ands	r3, r3, r2
 1435 071c 3B81     		strh	r3, [r7, #8]	@ movhi
 850:../src/stm32f10x_spi.c **** 
 851:../src/stm32f10x_spi.c ****   /* Check the status of the specified SPI/I2S interrupt */
 852:../src/stm32f10x_spi.c ****   if (((SPIx->SR & itpos) != (uint16_t)RESET) && enablestatus)
 1436              		.loc 1 852 0
 1437 071e 7B68     		ldr	r3, [r7, #4]
 1438 0720 1B89     		ldrh	r3, [r3, #8]	@ movhi
 1439 0722 9AB2     		uxth	r2, r3
 1440 0724 BB89     		ldrh	r3, [r7, #12]	@ movhi
 1441 0726 1340     		ands	r3, r3, r2
 1442 0728 9BB2     		uxth	r3, r3
 1443 072a 002B     		cmp	r3, #0
 1444 072c 06D0     		beq	.L56
 1445              		.loc 1 852 0 is_stmt 0 discriminator 1
 1446 072e 3B89     		ldrh	r3, [r7, #8]
 1447 0730 002B     		cmp	r3, #0
 1448 0732 03D0     		beq	.L56
 853:../src/stm32f10x_spi.c ****   {
 854:../src/stm32f10x_spi.c ****     /* SPI_I2S_IT is set */
 855:../src/stm32f10x_spi.c ****     bitstatus = SET;
 1449              		.loc 1 855 0 is_stmt 1
 1450 0734 4FF00103 		mov	r3, #1
 1451 0738 FB73     		strb	r3, [r7, #15]
 1452 073a 02E0     		b	.L57
 1453              	.L56:
 856:../src/stm32f10x_spi.c ****   }
 857:../src/stm32f10x_spi.c ****   else
 858:../src/stm32f10x_spi.c ****   {
 859:../src/stm32f10x_spi.c ****     /* SPI_I2S_IT is reset */
 860:../src/stm32f10x_spi.c ****     bitstatus = RESET;
 1454              		.loc 1 860 0
 1455 073c 4FF00003 		mov	r3, #0
 1456 0740 FB73     		strb	r3, [r7, #15]
 1457              	.L57:
 861:../src/stm32f10x_spi.c ****   }
 862:../src/stm32f10x_spi.c ****   /* Return the SPI_I2S_IT status */
 863:../src/stm32f10x_spi.c ****   return bitstatus;
 1458              		.loc 1 863 0
 1459 0742 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 864:../src/stm32f10x_spi.c **** }
 1460              		.loc 1 864 0
 1461 0744 1846     		mov	r0, r3
 1462 0746 07F11407 		add	r7, r7, #20
 1463 074a BD46     		mov	sp, r7
 1464 074c 80BC     		pop	{r7}
 1465 074e 7047     		bx	lr
 1466              		.cfi_endproc
 1467              	.LFE50:
 1469              		.align	2
 1470              		.global	SPI_I2S_ClearITPendingBit
 1471              		.thumb
 1472              		.thumb_func
 1474              	SPI_I2S_ClearITPendingBit:
 1475              	.LFB51:
 865:../src/stm32f10x_spi.c **** 
 866:../src/stm32f10x_spi.c **** /**
 867:../src/stm32f10x_spi.c ****   * @brief  Clears the SPIx CRC Error (CRCERR) interrupt pending bit.
 868:../src/stm32f10x_spi.c ****   * @param  SPIx: where x can be
 869:../src/stm32f10x_spi.c ****   *   - 1, 2 or 3 in SPI mode 
 870:../src/stm32f10x_spi.c ****   * @param  SPI_I2S_IT: specifies the SPI interrupt pending bit to clear.
 871:../src/stm32f10x_spi.c ****   *   This function clears only CRCERR interrupt pending bit.   
 872:../src/stm32f10x_spi.c ****   * @note
 873:../src/stm32f10x_spi.c ****   *   - OVR (OverRun Error) interrupt pending bit is cleared by software 
 874:../src/stm32f10x_spi.c ****   *     sequence: a read operation to SPI_DR register (SPI_I2S_ReceiveData()) 
 875:../src/stm32f10x_spi.c ****   *     followed by a read operation to SPI_SR register (SPI_I2S_GetITStatus()).
 876:../src/stm32f10x_spi.c ****   *   - UDR (UnderRun Error) interrupt pending bit is cleared by a read 
 877:../src/stm32f10x_spi.c ****   *     operation to SPI_SR register (SPI_I2S_GetITStatus()).
 878:../src/stm32f10x_spi.c ****   *   - MODF (Mode Fault) interrupt pending bit is cleared by software sequence:
 879:../src/stm32f10x_spi.c ****   *     a read/write operation to SPI_SR register (SPI_I2S_GetITStatus()) 
 880:../src/stm32f10x_spi.c ****   *     followed by a write operation to SPI_CR1 register (SPI_Cmd() to enable 
 881:../src/stm32f10x_spi.c ****   *     the SPI).
 882:../src/stm32f10x_spi.c ****   * @retval None
 883:../src/stm32f10x_spi.c ****   */
 884:../src/stm32f10x_spi.c **** void SPI_I2S_ClearITPendingBit(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT)
 885:../src/stm32f10x_spi.c **** {
 1476              		.loc 1 885 0
 1477              		.cfi_startproc
 1478              		@ args = 0, pretend = 0, frame = 16
 1479              		@ frame_needed = 1, uses_anonymous_args = 0
 1480              		@ link register save eliminated.
 1481 0750 80B4     		push	{r7}
 1482              	.LCFI66:
 1483              		.cfi_def_cfa_offset 4
 1484              		.cfi_offset 7, -4
 1485 0752 85B0     		sub	sp, sp, #20
 1486              	.LCFI67:
 1487              		.cfi_def_cfa_offset 24
 1488 0754 00AF     		add	r7, sp, #0
 1489              	.LCFI68:
 1490              		.cfi_def_cfa_register 7
 1491 0756 7860     		str	r0, [r7, #4]
 1492 0758 0B46     		mov	r3, r1
 1493 075a FB70     		strb	r3, [r7, #3]
 886:../src/stm32f10x_spi.c ****   uint16_t itpos = 0;
 1494              		.loc 1 886 0
 1495 075c 4FF00003 		mov	r3, #0
 1496 0760 FB81     		strh	r3, [r7, #14]	@ movhi
 887:../src/stm32f10x_spi.c ****   /* Check the parameters */
 888:../src/stm32f10x_spi.c ****   assert_param(IS_SPI_ALL_PERIPH(SPIx));
 889:../src/stm32f10x_spi.c ****   assert_param(IS_SPI_I2S_CLEAR_IT(SPI_I2S_IT));
 890:../src/stm32f10x_spi.c **** 
 891:../src/stm32f10x_spi.c ****   /* Get the SPI IT index */
 892:../src/stm32f10x_spi.c ****   itpos = 0x01 << (SPI_I2S_IT & 0x0F);
 1497              		.loc 1 892 0
 1498 0762 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1499 0764 03F00F03 		and	r3, r3, #15
 1500 0768 4FF00102 		mov	r2, #1
 1501 076c 02FA03F3 		lsl	r3, r2, r3
 1502 0770 FB81     		strh	r3, [r7, #14]	@ movhi
 893:../src/stm32f10x_spi.c **** 
 894:../src/stm32f10x_spi.c ****   /* Clear the selected SPI CRC Error (CRCERR) interrupt pending bit */
 895:../src/stm32f10x_spi.c ****   SPIx->SR = (uint16_t)~itpos;
 1503              		.loc 1 895 0
 1504 0772 FB89     		ldrh	r3, [r7, #14]	@ movhi
 1505 0774 6FEA0303 		mvn	r3, r3
 1506 0778 9AB2     		uxth	r2, r3
 1507 077a 7B68     		ldr	r3, [r7, #4]
 1508 077c 1A81     		strh	r2, [r3, #8]	@ movhi
 896:../src/stm32f10x_spi.c **** }
 1509              		.loc 1 896 0
 1510 077e 07F11407 		add	r7, r7, #20
 1511 0782 BD46     		mov	sp, r7
 1512 0784 80BC     		pop	{r7}
 1513 0786 7047     		bx	lr
 1514              		.cfi_endproc
 1515              	.LFE51:
 1517              	.Letext0:
 1518              		.file 2 "/home/jachu/elektronika/STM32/gcc-arm-none-eabi-4_6-2012q4/bin/../lib/gcc/arm-none-eabi/4
 1519              		.file 3 "/home/jachu/workspaceSTM/Sumo_STM/src/stm32f10x.h"
 1520              		.file 4 "/home/jachu/elektronika/STM32/STM32F10x_StdPeriph_Lib_V3.5.0/Libraries/STM32F10x_StdPerip
 1521              		.file 5 "/home/jachu/elektronika/STM32/STM32F10x_StdPeriph_Lib_V3.5.0/Libraries/STM32F10x_StdPerip
 1522              		.file 6 "/home/jachu/elektronika/STM32/STM32F10x_StdPeriph_Lib_V3.5.0/Libraries/CMSIS/CM3/CoreSupp
DEFINED SYMBOLS
                            *ABS*:00000000 stm32f10x_spi.c
     /tmp/ccmoN0XW.s:18     .text:00000000 $t
     /tmp/ccmoN0XW.s:23     .text:00000000 SPI_I2S_DeInit
     /tmp/ccmoN0XW.s:101    .text:00000088 SPI_Init
     /tmp/ccmoN0XW.s:207    .text:00000110 I2S_Init
     /tmp/ccmoN0XW.s:437    .text:000002a8 SPI_StructInit
     /tmp/ccmoN0XW.s:504    .text:00000304 I2S_StructInit
     /tmp/ccmoN0XW.s:559    .text:00000348 SPI_Cmd
     /tmp/ccmoN0XW.s:615    .text:00000388 I2S_Cmd
     /tmp/ccmoN0XW.s:671    .text:000003c8 SPI_I2S_ITConfig
     /tmp/ccmoN0XW.s:748    .text:00000434 SPI_I2S_DMACmd
     /tmp/ccmoN0XW.s:810    .text:0000047c SPI_I2S_SendData
     /tmp/ccmoN0XW.s:847    .text:00000498 SPI_I2S_ReceiveData
     /tmp/ccmoN0XW.s:883    .text:000004b4 SPI_NSSInternalSoftwareConfig
     /tmp/ccmoN0XW.s:940    .text:000004f8 SPI_SSOutputCmd
     /tmp/ccmoN0XW.s:996    .text:00000538 SPI_DataSizeConfig
     /tmp/ccmoN0XW.s:1046   .text:00000570 SPI_TransmitCRC
     /tmp/ccmoN0XW.s:1085   .text:00000594 SPI_CalculateCRC
     /tmp/ccmoN0XW.s:1141   .text:000005d4 SPI_GetCRC
     /tmp/ccmoN0XW.s:1195   .text:00000608 SPI_GetCRCPolynomial
     /tmp/ccmoN0XW.s:1231   .text:00000624 SPI_BiDirectionalLineConfig
     /tmp/ccmoN0XW.s:1287   .text:00000664 SPI_I2S_GetFlagStatus
     /tmp/ccmoN0XW.s:1344   .text:000006a4 SPI_I2S_ClearFlag
     /tmp/ccmoN0XW.s:1383   .text:000006c8 SPI_I2S_GetITStatus
     /tmp/ccmoN0XW.s:1474   .text:00000750 SPI_I2S_ClearITPendingBit
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
RCC_APB2PeriphResetCmd
RCC_APB1PeriphResetCmd
RCC_GetClocksFreq
