;;! target = "riscv64"
;;! test = "compile"
;;! flags = " -C cranelift-enable-heap-access-spectre-mitigation -O static-memory-forced -O static-memory-guard-size=0 -O dynamic-memory-guard-size=0"

;; !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
;; !!! GENERATED BY 'make-load-store-tests.sh' DO NOT EDIT !!!
;; !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!

(module
  (memory i32 1)

  (func (export "do_store") (param i32 i32)
    local.get 0
    local.get 1
    i32.store offset=0)

  (func (export "do_load") (param i32) (result i32)
    local.get 0
    i32.load offset=0))

;; wasm[0]::function[0]:
;;    0: addi    sp, sp, -0x10
;;    4: sd      ra, 8(sp)
;;    8: sd      s0, 0(sp)
;;    c: mv      s0, sp
;;   10: slli    a2, a2, 0x20
;;   14: srli    a4, a2, 0x20
;;   18: lui     a1, 0x40000
;;   1c: addi    a5, a1, -1
;;   20: slli    a5, a5, 2
;;   24: sltu    a5, a5, a4
;;   28: ld      a0, 0x50(a0)
;;   2c: add     a4, a0, a4
;;   30: neg     a1, a5
;;   34: not     a5, a1
;;   38: and     a5, a4, a5
;;   3c: sw      a3, 0(a5)
;;   40: ld      ra, 8(sp)
;;   44: ld      s0, 0(sp)
;;   48: addi    sp, sp, 0x10
;;   4c: ret
;;
;; wasm[0]::function[1]:
;;   50: addi    sp, sp, -0x10
;;   54: sd      ra, 8(sp)
;;   58: sd      s0, 0(sp)
;;   5c: mv      s0, sp
;;   60: slli    a2, a2, 0x20
;;   64: srli    a4, a2, 0x20
;;   68: lui     a1, 0x40000
;;   6c: addi    a3, a1, -1
;;   70: slli    a5, a3, 2
;;   74: sltu    a3, a5, a4
;;   78: ld      a5, 0x50(a0)
;;   7c: add     a4, a5, a4
;;   80: neg     a1, a3
;;   84: not     a3, a1
;;   88: and     a5, a4, a3
;;   8c: lw      a0, 0(a5)
;;   90: ld      ra, 8(sp)
;;   94: ld      s0, 0(sp)
;;   98: addi    sp, sp, 0x10
;;   9c: ret
