QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axi_intc_v4_1 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_intc_v4_1 
Modifying modelsim.ini
sccom -64 -cpppath /tools/questasim/gcc-7.4.0-linux_x86_64/bin/g++ -nodebug -I /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_intc/axi_intc_v4_1/include -I /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include -I /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/common_cpp_v1_0/include -Wall -fPIC -Wall -fPIC -std=gnu++14 -Wno-reorder -Wno-deprecated-declarations -Wno-unused-function -Wno-sign-compare -DSC_INCLUDE_DYNAMIC_PROCESSES -DNDEBUG -O3 -work axi_intc_v4_1 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_intc_v4_1/.cxl.systemc.axi_intc_v4_1.axi_intc_v4_1.lin64.cmf 
Start time: 11:27:18 on Jul 13,2023

QuestaSim-64 sccom 2021.2_1 compiler 2021.05 May 15 2021

In file included from /tools/questasim/include/systemc/sc_signal_ports.h:2301:0,
                 from /tools/questasim/include/systemc/sc_clock_ports.h:31,
                 from /tools/questasim/include/systemc/systemc:84,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm.h:56,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_intc/axi_intc_v4_1/include/intc_regs.h:51,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_intc/axi_intc_v4_1/src/intc_regs.cpp:48:
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
In file included from /tools/questasim/include/systemc/systemc:87:0,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm.h:56,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_intc/axi_intc_v4_1/include/intc_regs.h:51,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_intc/axi_intc_v4_1/src/intc_regs.cpp:48:
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_bit]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_intc/axi_intc_v4_1/src/intc_regs.cpp:199:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_bit]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_intc/axi_intc_v4_1/src/intc_regs.cpp:199:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_logic]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_intc/axi_intc_v4_1/src/intc_regs.cpp:199:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_logic]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_intc/axi_intc_v4_1/src/intc_regs.cpp:199:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_signed]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_intc/axi_intc_v4_1/src/intc_regs.cpp:199:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_signed]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_intc/axi_intc_v4_1/src/intc_regs.cpp:199:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_unsigned]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_intc/axi_intc_v4_1/src/intc_regs.cpp:199:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_unsigned]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_intc/axi_intc_v4_1/src/intc_regs.cpp:199:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
End time: 11:27:20 on Jul 13,2023, Elapsed time: 0:00:02
Errors: 0, Warnings: 0
sccom -64 -cpppath /tools/questasim/gcc-7.4.0-linux_x86_64/bin/g++ -nodebug -linkshared -lib axi_intc_v4_1 -lib xtlm -L/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/common_cpp_v1_0 -lcommon_cpp_v1_0 -lstdc++fs -work axi_intc_v4_1 
Start time: 11:27:20 on Jul 13,2023

QuestaSim-64 sccom 2021.2_1 compiler 2021.05 May 15 2021

/tools/questasim/gcc-7.4.0-linux_x86_64/bin/../libexec/gcc/x86_64-pc-linux-gnu/7.4.0/ld: cannot find -lcommon_cpp_v1_0
collect2: error: ld returned 1 exit status
** Error: (sccom-6126) Linking failed. Creation of /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_intc_v4_1/systemc.so failed.
End time: 11:27:20 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 1, Warnings: 0
