library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity mux is
    port(clk: in std_logic;
         input: in std_logic_vector(7 downto 0);
         sel: in std_logic_vector(2 downto 0);
         y: out std_logic);
end mux;

architecture behavior of mux is
    signal saida : std_logic;
begin

    process(clk)
    begin
        if rising_edge(clk) then
            y <= input(to_integer(unsigned(sel)));
        end if;
    end process;

end behavior;
