#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Mar  4 11:41:44 2020
# Process ID: 16792
# Current directory: C:/git/fpga_practice/ARTY/adder/adder.runs/synth_1
# Command line: vivado.exe -log adder.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source adder.tcl
# Log file: C:/git/fpga_practice/ARTY/adder/adder.runs/synth_1/adder.vds
# Journal file: C:/git/fpga_practice/ARTY/adder/adder.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source adder.tcl -notrace
Command: synth_design -top adder -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22300 
WARNING: [Synth 8-2490] overwriting previous definition of module halfadder [C:/git/fpga_practice/ARTY/adder/halfadder.v:1]
WARNING: [Synth 8-2490] overwriting previous definition of module halfadder [C:/git/fpga_practice/ARTY/adder/halfadder.v:1]
WARNING: [Synth 8-2490] overwriting previous definition of module fulladder [C:/git/fpga_practice/ARTY/adder/fulladder.v:3]
WARNING: [Synth 8-2490] overwriting previous definition of module halfadder [C:/git/fpga_practice/ARTY/adder/halfadder.v:1]
WARNING: [Synth 8-2490] overwriting previous definition of module fulladder [C:/git/fpga_practice/ARTY/adder/fulladder.v:3]
WARNING: [Synth 8-2490] overwriting previous definition of module adder_2bit [C:/git/fpga_practice/ARTY/adder/2bitadder.v:3]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1005.754 ; gain = 239.012
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/git/fpga_practice/ARTY/adder/adder.v:3]
INFO: [Synth 8-6157] synthesizing module 'adder_2bit' [C:/git/fpga_practice/ARTY/adder/2bitadder.v:3]
INFO: [Synth 8-6157] synthesizing module 'halfadder' [C:/git/fpga_practice/ARTY/adder/halfadder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'halfadder' (1#1) [C:/git/fpga_practice/ARTY/adder/halfadder.v:1]
INFO: [Synth 8-6157] synthesizing module 'fulladder' [C:/git/fpga_practice/ARTY/adder/fulladder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'fulladder' (2#1) [C:/git/fpga_practice/ARTY/adder/fulladder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'adder_2bit' (3#1) [C:/git/fpga_practice/ARTY/adder/2bitadder.v:3]
ERROR: [Synth 8-685] variable 'ld' should not be used in output port connection [C:/git/fpga_practice/ARTY/adder/adder.v:12]
ERROR: [Synth 8-6156] failed synthesizing module 'adder' [C:/git/fpga_practice/ARTY/adder/adder.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1052.227 ; gain = 285.484
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
10 Infos, 6 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Wed Mar  4 11:41:58 2020...
