Analysis & Synthesis report for flappybird21
Sun May 26 00:24:33 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Source assignments for bouncy_ball:inst25|sprite_rom:sprite_rom_inst|altsyncram:BIRD_ROM|altsyncram_1qg1:auto_generated
  6. Source assignments for pipes:inst20|coin_rom:coin_inst|altsyncram:COIN_ROM1|altsyncram_c2g1:auto_generated
  7. Source assignments for text_rom:inst23|char_rom:char_rom_inst|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
  8. Source assignments for ground:inst21|floor_rom:floor_rom_inst|altsyncram:floor_rom_sync|altsyncram_18g1:auto_generated
  9. Parameter Settings for User Entity Instance: pll:inst6|pll_0002:pll_inst|altera_pll:altera_pll_i
 10. Parameter Settings for User Entity Instance: bouncy_ball:inst25|sprite_rom:sprite_rom_inst|altsyncram:BIRD_ROM
 11. Parameter Settings for User Entity Instance: pipes:inst20|coin_rom:coin_inst|altsyncram:COIN_ROM1
 12. Parameter Settings for User Entity Instance: text_rom:inst23|char_rom:char_rom_inst|altsyncram:altsyncram_component
 13. Parameter Settings for User Entity Instance: ground:inst21|floor_rom:floor_rom_inst|altsyncram:floor_rom_sync
 14. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+-----------------------------+-------------------------------------------------+
; Analysis & Synthesis Status ; Failed - Sun May 26 00:24:33 2024               ;
; Quartus Prime Version       ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name               ; flappybird21                                    ;
; Top-level Entity Name       ; flappybird21block                               ;
; Family                      ; Cyclone V                                       ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                       ;
; Total registers             ; N/A until Partition Merge                       ;
; Total pins                  ; N/A until Partition Merge                       ;
; Total virtual pins          ; N/A until Partition Merge                       ;
; Total block memory bits     ; N/A until Partition Merge                       ;
; Total PLLs                  ; N/A until Partition Merge                       ;
; Total DLLs                  ; N/A until Partition Merge                       ;
+-----------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; flappybird21block  ; flappybird21       ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bouncy_ball:inst25|sprite_rom:sprite_rom_inst|altsyncram:BIRD_ROM|altsyncram_1qg1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for pipes:inst20|coin_rom:coin_inst|altsyncram:COIN_ROM1|altsyncram_c2g1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for text_rom:inst23|char_rom:char_rom_inst|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ground:inst21|floor_rom:floor_rom_inst|altsyncram:floor_rom_sync|altsyncram_18g1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:inst6|pll_0002:pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+----------------------------------+
; Parameter Name                       ; Value                  ; Type                             ;
+--------------------------------------+------------------------+----------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                           ;
; fractional_vco_multiplier            ; false                  ; String                           ;
; pll_type                             ; General                ; String                           ;
; pll_subtype                          ; General                ; String                           ;
; number_of_clocks                     ; 1                      ; Signed Integer                   ;
; operation_mode                       ; direct                 ; String                           ;
; deserialization_factor               ; 4                      ; Signed Integer                   ;
; data_rate                            ; 0                      ; Signed Integer                   ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                   ;
; output_clock_frequency0              ; 25.000000 MHz          ; String                           ;
; phase_shift0                         ; 0 ps                   ; String                           ;
; duty_cycle0                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency1              ; 0 MHz                  ; String                           ;
; phase_shift1                         ; 0 ps                   ; String                           ;
; duty_cycle1                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency2              ; 0 MHz                  ; String                           ;
; phase_shift2                         ; 0 ps                   ; String                           ;
; duty_cycle2                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency3              ; 0 MHz                  ; String                           ;
; phase_shift3                         ; 0 ps                   ; String                           ;
; duty_cycle3                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency4              ; 0 MHz                  ; String                           ;
; phase_shift4                         ; 0 ps                   ; String                           ;
; duty_cycle4                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency5              ; 0 MHz                  ; String                           ;
; phase_shift5                         ; 0 ps                   ; String                           ;
; duty_cycle5                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency6              ; 0 MHz                  ; String                           ;
; phase_shift6                         ; 0 ps                   ; String                           ;
; duty_cycle6                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency7              ; 0 MHz                  ; String                           ;
; phase_shift7                         ; 0 ps                   ; String                           ;
; duty_cycle7                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency8              ; 0 MHz                  ; String                           ;
; phase_shift8                         ; 0 ps                   ; String                           ;
; duty_cycle8                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency9              ; 0 MHz                  ; String                           ;
; phase_shift9                         ; 0 ps                   ; String                           ;
; duty_cycle9                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency10             ; 0 MHz                  ; String                           ;
; phase_shift10                        ; 0 ps                   ; String                           ;
; duty_cycle10                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency11             ; 0 MHz                  ; String                           ;
; phase_shift11                        ; 0 ps                   ; String                           ;
; duty_cycle11                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency12             ; 0 MHz                  ; String                           ;
; phase_shift12                        ; 0 ps                   ; String                           ;
; duty_cycle12                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency13             ; 0 MHz                  ; String                           ;
; phase_shift13                        ; 0 ps                   ; String                           ;
; duty_cycle13                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency14             ; 0 MHz                  ; String                           ;
; phase_shift14                        ; 0 ps                   ; String                           ;
; duty_cycle14                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency15             ; 0 MHz                  ; String                           ;
; phase_shift15                        ; 0 ps                   ; String                           ;
; duty_cycle15                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency16             ; 0 MHz                  ; String                           ;
; phase_shift16                        ; 0 ps                   ; String                           ;
; duty_cycle16                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency17             ; 0 MHz                  ; String                           ;
; phase_shift17                        ; 0 ps                   ; String                           ;
; duty_cycle17                         ; 50                     ; Signed Integer                   ;
; clock_name_0                         ;                        ; String                           ;
; clock_name_1                         ;                        ; String                           ;
; clock_name_2                         ;                        ; String                           ;
; clock_name_3                         ;                        ; String                           ;
; clock_name_4                         ;                        ; String                           ;
; clock_name_5                         ;                        ; String                           ;
; clock_name_6                         ;                        ; String                           ;
; clock_name_7                         ;                        ; String                           ;
; clock_name_8                         ;                        ; String                           ;
; clock_name_global_0                  ; false                  ; String                           ;
; clock_name_global_1                  ; false                  ; String                           ;
; clock_name_global_2                  ; false                  ; String                           ;
; clock_name_global_3                  ; false                  ; String                           ;
; clock_name_global_4                  ; false                  ; String                           ;
; clock_name_global_5                  ; false                  ; String                           ;
; clock_name_global_6                  ; false                  ; String                           ;
; clock_name_global_7                  ; false                  ; String                           ;
; clock_name_global_8                  ; false                  ; String                           ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                   ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                   ;
; m_cnt_bypass_en                      ; false                  ; String                           ;
; m_cnt_odd_div_duty_en                ; false                  ; String                           ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                   ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                   ;
; n_cnt_bypass_en                      ; false                  ; String                           ;
; n_cnt_odd_div_duty_en                ; false                  ; String                           ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en0                     ; false                  ; String                           ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                           ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en1                     ; false                  ; String                           ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                           ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en2                     ; false                  ; String                           ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                           ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en3                     ; false                  ; String                           ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                           ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en4                     ; false                  ; String                           ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                           ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en5                     ; false                  ; String                           ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                           ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en6                     ; false                  ; String                           ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                           ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en7                     ; false                  ; String                           ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                           ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en8                     ; false                  ; String                           ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                           ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en9                     ; false                  ; String                           ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                           ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en10                    ; false                  ; String                           ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                           ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en11                    ; false                  ; String                           ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                           ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en12                    ; false                  ; String                           ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                           ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en13                    ; false                  ; String                           ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                           ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en14                    ; false                  ; String                           ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                           ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en15                    ; false                  ; String                           ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                           ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en16                    ; false                  ; String                           ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                           ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en17                    ; false                  ; String                           ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                           ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                   ;
; pll_vco_div                          ; 1                      ; Signed Integer                   ;
; pll_slf_rst                          ; false                  ; String                           ;
; pll_bw_sel                           ; low                    ; String                           ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                           ;
; pll_cp_current                       ; 0                      ; Signed Integer                   ;
; pll_bwctrl                           ; 0                      ; Signed Integer                   ;
; pll_fractional_division              ; 1                      ; Signed Integer                   ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                   ;
; pll_dsm_out_sel                      ; 1st_order              ; String                           ;
; mimic_fbclk_type                     ; gclk                   ; String                           ;
; pll_fbclk_mux_1                      ; glb                    ; String                           ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                           ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                           ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                   ;
; refclk1_frequency                    ; 0 MHz                  ; String                           ;
; pll_clkin_0_src                      ; clk_0                  ; String                           ;
; pll_clkin_1_src                      ; clk_0                  ; String                           ;
; pll_clk_loss_sw_en                   ; false                  ; String                           ;
; pll_auto_clk_sw_en                   ; false                  ; String                           ;
; pll_manu_clk_sw_en                   ; false                  ; String                           ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                   ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                           ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                           ;
+--------------------------------------+------------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bouncy_ball:inst25|sprite_rom:sprite_rom_inst|altsyncram:BIRD_ROM ;
+------------------------------------+----------------------+----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                               ;
+------------------------------------+----------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                            ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                            ;
; WIDTH_A                            ; 12                   ; Signed Integer                                     ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                     ;
; NUMWORDS_A                         ; 3072                 ; Signed Integer                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WIDTH_B                            ; 1                    ; Untyped                                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; INIT_FILE                          ; bird_sprite.mif      ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_1qg1      ; Untyped                                            ;
+------------------------------------+----------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipes:inst20|coin_rom:coin_inst|altsyncram:COIN_ROM1 ;
+------------------------------------+----------------------+---------------------------------------+
; Parameter Name                     ; Value                ; Type                                  ;
+------------------------------------+----------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                               ;
; OPERATION_MODE                     ; ROM                  ; Untyped                               ;
; WIDTH_A                            ; 12                   ; Signed Integer                        ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                        ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WIDTH_B                            ; 1                    ; Untyped                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; INIT_FILE                          ; coin.MIF             ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_c2g1      ; Untyped                               ;
+------------------------------------+----------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: text_rom:inst23|char_rom:char_rom_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                 ;
; WIDTH_A                            ; 8                    ; Signed Integer                                          ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                          ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_d5g1      ; Untyped                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ground:inst21|floor_rom:floor_rom_inst|altsyncram:floor_rom_sync ;
+------------------------------------+----------------------+---------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                              ;
+------------------------------------+----------------------+---------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                           ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                           ;
; WIDTH_A                            ; 12                   ; Signed Integer                                    ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                    ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WIDTH_B                            ; 1                    ; Untyped                                           ;
; WIDTHAD_B                          ; 1                    ; Untyped                                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; INIT_FILE                          ; floor.MIF            ; Untyped                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                           ;
; CBXI_PARAMETER                     ; altsyncram_18g1      ; Untyped                                           ;
+------------------------------------+----------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Sun May 26 00:24:27 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off flappybird21 -c flappybird21
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 0 entities, in source file /users/lojan/onedrive/documents/uni/compsys305/305-team-21/code/game_type_pkg_body.vhd
    Info (12022): Found design unit 1: game_type_pkg-body File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/game_type_pkg_body.vhd Line: 5
Info (12021): Found 1 design units, including 0 entities, in source file /users/lojan/onedrive/documents/uni/compsys305/305-team-21/code/game_type_pkg.vhd
    Info (12022): Found design unit 1: game_type_pkg File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/game_type_pkg.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/lojan/onedrive/documents/uni/compsys305/305-team-21/code/game_fsm.vhd
    Info (12022): Found design unit 1: Game_FSM-structural File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/Game_FSM.vhd Line: 14
    Info (12023): Found entity 1: Game_FSM File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/Game_FSM.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/lojan/onedrive/documents/uni/compsys305/305-team-21/code/coin_rom.vhd
    Info (12022): Found design unit 1: coin_rom-COIN_SYN File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/coin_rom.vhd Line: 17
    Info (12023): Found entity 1: coin_rom File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/coin_rom.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /users/lojan/onedrive/documents/uni/compsys305/305-team-21/code/heart_rom.vhd
    Info (12022): Found design unit 1: heart_rom-HEART_SYN File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/heart_rom.vhd Line: 17
    Info (12023): Found entity 1: heart_rom File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/heart_rom.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /users/lojan/onedrive/documents/uni/compsys305/305-team-21/code/ground.vhd
    Info (12022): Found design unit 1: ground-behavior File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/ground.vhd Line: 15
    Info (12023): Found entity 1: ground File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/ground.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/lojan/onedrive/documents/uni/compsys305/305-team-21/code/floor_rom.vhd
    Info (12022): Found design unit 1: floor_rom-FloorSYN File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/floor_rom.vhd Line: 17
    Info (12023): Found entity 1: floor_rom File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/floor_rom.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /users/lojan/onedrive/documents/uni/compsys305/305-team-21/code/sprite_rom.vhd
    Info (12022): Found design unit 1: sprite_rom-SYN File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/sprite_rom.vhd Line: 17
    Info (12023): Found entity 1: sprite_rom File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/sprite_rom.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /users/lojan/onedrive/documents/uni/compsys305/305-team-21/code/text_rom.vhd
    Info (12022): Found design unit 1: text_rom-beh File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/text_rom.vhd Line: 15
    Info (12023): Found entity 1: text_rom File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/text_rom.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file background.vhd
    Info (12022): Found design unit 1: background-behavior File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/QuartusTutorialeg/background.vhd Line: 15
    Info (12023): Found entity 1: background File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/QuartusTutorialeg/background.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/lojan/onedrive/documents/uni/compsys305/305-team-21/code/char_rom.vhd
    Info (12022): Found design unit 1: char_rom-SYN File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/char_rom.vhd Line: 20
    Info (12023): Found entity 1: char_rom File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/char_rom.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /users/lojan/onedrive/documents/uni/compsys305/305-team-21/code/ball.vhd
    Info (12022): Found design unit 1: ball-behavior File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/ball.vhd Line: 15
    Info (12023): Found entity 1: ball File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/ball.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/lojan/onedrive/documents/uni/compsys305/305-team-21/code/bcd_to_7seg.vhd
    Info (12022): Found design unit 1: BCD_to_SevenSeg-arc1 File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/BCD_to_7Seg.vhd Line: 12
    Info (12023): Found entity 1: BCD_to_SevenSeg File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/BCD_to_7Seg.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /users/lojan/onedrive/documents/uni/compsys305/305-team-21/code/pipes.vhd
    Info (12022): Found design unit 1: pipes-behavior File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/pipes.vhd Line: 25
    Info (12023): Found entity 1: pipes File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/pipes.vhd Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/QuartusTutorialeg/pll.v Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /users/lojan/onedrive/documents/uni/compsys305/305-team-21/code/mouse.vhd
    Info (12022): Found design unit 1: MOUSE-behavior File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/mouse.vhd Line: 18
    Info (12023): Found entity 1: MOUSE File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/mouse.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /users/lojan/onedrive/documents/uni/compsys305/305-team-21/code/vga_sync.vhd
    Info (12022): Found design unit 1: VGA_SYNC-a File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/vga_sync.vhd Line: 16
    Info (12023): Found entity 1: VGA_SYNC File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/vga_sync.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/lojan/onedrive/documents/uni/compsys305/305-team-21/code/bouncy_ball.vhd
    Info (12022): Found design unit 1: bouncy_ball-behavior File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/bouncy_ball.vhd Line: 24
    Info (12023): Found entity 1: bouncy_ball File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/bouncy_ball.vhd Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file flappybird21block.bdf
    Info (12023): Found entity 1: flappybird21block
Info (12021): Found 2 design units, including 1 entities, in source file pll.vhd
    Info (12022): Found design unit 1: pll-rtl File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/QuartusTutorialeg/pll.vhd Line: 19
    Info (12023): Found entity 1: pll File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/QuartusTutorialeg/pll.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file pll/pll_0002.v
    Info (12023): Found entity 1: pll_0002 File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/QuartusTutorialeg/pll/pll_0002.v Line: 2
Info (12021): Found 2 design units, including 1 entities, in source file display_controller.vhd
    Info (12022): Found design unit 1: display_controller-beh File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/QuartusTutorialeg/display_controller.vhd Line: 12
    Info (12023): Found entity 1: display_controller File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/QuartusTutorialeg/display_controller.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/lojan/onedrive/documents/uni/compsys305/305-team-21/code/galois.vhd
    Info (12022): Found design unit 1: galois_lfsr-behavior File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/Galois.vhd Line: 14
    Info (12023): Found entity 1: galois_lfsr File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/Galois.vhd Line: 5
Info (12127): Elaborating entity "flappybird21block" for the top level hierarchy
Warning (275011): Block or symbol "MOUSE" of instance "inst1" overlaps another block or symbol
Info (12128): Elaborating entity "VGA_SYNC" for hierarchy "VGA_SYNC:inst10"
Info (12128): Elaborating entity "pll" for hierarchy "pll:inst6"
Info (12128): Elaborating entity "pll_0002" for hierarchy "pll:inst6|pll_0002:pll_inst" File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/QuartusTutorialeg/pll.v Line: 20
Info (12128): Elaborating entity "altera_pll" for hierarchy "pll:inst6|pll_0002:pll_inst|altera_pll:altera_pll_i" File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/QuartusTutorialeg/pll/pll_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "pll:inst6|pll_0002:pll_inst|altera_pll:altera_pll_i" File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/QuartusTutorialeg/pll/pll_0002.v Line: 85
Info (12133): Instantiated megafunction "pll:inst6|pll_0002:pll_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/QuartusTutorialeg/pll/pll_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "display_controller" for hierarchy "display_controller:inst9"
Info (12128): Elaborating entity "bouncy_ball" for hierarchy "bouncy_ball:inst25"
Warning (10540): VHDL Signal Declaration warning at bouncy_ball.vhd(26): used explicit default value for signal "size" because signal was never assigned a value File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/bouncy_ball.vhd Line: 26
Warning (10492): VHDL Process Statement warning at bouncy_ball.vhd(260): signal "collision_internal" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/bouncy_ball.vhd Line: 260
Warning (10492): VHDL Process Statement warning at bouncy_ball.vhd(261): signal "reset_blue_box_internal" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/bouncy_ball.vhd Line: 261
Info (10041): Inferred latch for "RGB[0]" at bouncy_ball.vhd(80) File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/bouncy_ball.vhd Line: 80
Info (10041): Inferred latch for "RGB[1]" at bouncy_ball.vhd(80) File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/bouncy_ball.vhd Line: 80
Info (10041): Inferred latch for "RGB[2]" at bouncy_ball.vhd(80) File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/bouncy_ball.vhd Line: 80
Info (10041): Inferred latch for "RGB[3]" at bouncy_ball.vhd(80) File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/bouncy_ball.vhd Line: 80
Info (10041): Inferred latch for "RGB[4]" at bouncy_ball.vhd(80) File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/bouncy_ball.vhd Line: 80
Info (10041): Inferred latch for "RGB[5]" at bouncy_ball.vhd(80) File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/bouncy_ball.vhd Line: 80
Info (10041): Inferred latch for "RGB[6]" at bouncy_ball.vhd(80) File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/bouncy_ball.vhd Line: 80
Info (10041): Inferred latch for "RGB[7]" at bouncy_ball.vhd(80) File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/bouncy_ball.vhd Line: 80
Info (10041): Inferred latch for "RGB[8]" at bouncy_ball.vhd(80) File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/bouncy_ball.vhd Line: 80
Info (10041): Inferred latch for "RGB[9]" at bouncy_ball.vhd(80) File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/bouncy_ball.vhd Line: 80
Info (10041): Inferred latch for "RGB[10]" at bouncy_ball.vhd(80) File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/bouncy_ball.vhd Line: 80
Info (10041): Inferred latch for "RGB[11]" at bouncy_ball.vhd(80) File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/bouncy_ball.vhd Line: 80
Info (12128): Elaborating entity "sprite_rom" for hierarchy "bouncy_ball:inst25|sprite_rom:sprite_rom_inst" File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/bouncy_ball.vhd Line: 56
Info (12128): Elaborating entity "altsyncram" for hierarchy "bouncy_ball:inst25|sprite_rom:sprite_rom_inst|altsyncram:BIRD_ROM" File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/sprite_rom.vhd Line: 52
Info (12130): Elaborated megafunction instantiation "bouncy_ball:inst25|sprite_rom:sprite_rom_inst|altsyncram:BIRD_ROM" File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/sprite_rom.vhd Line: 52
Info (12133): Instantiated megafunction "bouncy_ball:inst25|sprite_rom:sprite_rom_inst|altsyncram:BIRD_ROM" with the following parameter: File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/sprite_rom.vhd Line: 52
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "bird_sprite.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "3072"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1qg1.tdf
    Info (12023): Found entity 1: altsyncram_1qg1 File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/QuartusTutorialeg/db/altsyncram_1qg1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_1qg1" for hierarchy "bouncy_ball:inst25|sprite_rom:sprite_rom_inst|altsyncram:BIRD_ROM|altsyncram_1qg1:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "MOUSE" for hierarchy "MOUSE:inst1"
Warning (10036): Verilog HDL or VHDL warning at mouse.vhd(25): object "CHARIN" assigned a value but never read File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/mouse.vhd Line: 25
Warning (10492): VHDL Process Statement warning at mouse.vhd(151): signal "CHAROUT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/mouse.vhd Line: 151
Warning (10492): VHDL Process Statement warning at mouse.vhd(155): signal "CHAROUT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/mouse.vhd Line: 155
Warning (10492): VHDL Process Statement warning at mouse.vhd(156): signal "CHAROUT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/mouse.vhd Line: 156
Warning (10492): VHDL Process Statement warning at mouse.vhd(157): signal "CHAROUT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/mouse.vhd Line: 157
Info (12128): Elaborating entity "pipes" for hierarchy "pipes:inst20"
Warning (10541): VHDL Signal Declaration warning at pipes.vhd(12): used implicit default value for signal "output_state" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/pipes.vhd Line: 12
Warning (10540): VHDL Signal Declaration warning at pipes.vhd(38): used explicit default value for signal "pipe_x_size" because signal was never assigned a value File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/pipes.vhd Line: 38
Warning (10540): VHDL Signal Declaration warning at pipes.vhd(47): used explicit default value for signal "blue_box_size" because signal was never assigned a value File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/pipes.vhd Line: 47
Info (12128): Elaborating entity "galois_lfsr" for hierarchy "pipes:inst20|galois_lfsr:lfsr_inst" File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/pipes.vhd Line: 75
Info (12128): Elaborating entity "coin_rom" for hierarchy "pipes:inst20|coin_rom:coin_inst" File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/pipes.vhd Line: 81
Info (12128): Elaborating entity "altsyncram" for hierarchy "pipes:inst20|coin_rom:coin_inst|altsyncram:COIN_ROM1" File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/coin_rom.vhd Line: 44
Info (12130): Elaborated megafunction instantiation "pipes:inst20|coin_rom:coin_inst|altsyncram:COIN_ROM1" File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/coin_rom.vhd Line: 44
Info (12133): Instantiated megafunction "pipes:inst20|coin_rom:coin_inst|altsyncram:COIN_ROM1" with the following parameter: File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/coin_rom.vhd Line: 44
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "coin.MIF"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c2g1.tdf
    Info (12023): Found entity 1: altsyncram_c2g1 File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/QuartusTutorialeg/db/altsyncram_c2g1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_c2g1" for hierarchy "pipes:inst20|coin_rom:coin_inst|altsyncram:COIN_ROM1|altsyncram_c2g1:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "Game_FSM" for hierarchy "Game_FSM:inst3"
Warning (10492): VHDL Process Statement warning at Game_FSM.vhd(22): signal "state_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/Game_FSM.vhd Line: 22
Warning (10492): VHDL Process Statement warning at Game_FSM.vhd(23): signal "game_state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/Game_FSM.vhd Line: 23
Warning (10492): VHDL Process Statement warning at Game_FSM.vhd(31): signal "prev_pb2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/Game_FSM.vhd Line: 31
Warning (10492): VHDL Process Statement warning at Game_FSM.vhd(40): signal "prev_pb2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/Game_FSM.vhd Line: 40
Info (12128): Elaborating entity "background" for hierarchy "background:inst5"
Warning (10036): Verilog HDL or VHDL warning at background.vhd(72): object "prev_left_click" assigned a value but never read File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/QuartusTutorialeg/background.vhd Line: 72
Warning (10540): VHDL Signal Declaration warning at background.vhd(77): used explicit default value for signal "star_speed" because signal was never assigned a value File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/QuartusTutorialeg/background.vhd Line: 77
Warning (10541): VHDL Signal Declaration warning at background.vhd(79): used implicit default value for signal "star_on" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/QuartusTutorialeg/background.vhd Line: 79
Warning (10541): VHDL Signal Declaration warning at background.vhd(80): used implicit default value for signal "moon_on" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/QuartusTutorialeg/background.vhd Line: 80
Warning (10036): Verilog HDL or VHDL warning at background.vhd(152): object "is_star" assigned a value but never read File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/QuartusTutorialeg/background.vhd Line: 152
Warning (10036): Verilog HDL or VHDL warning at background.vhd(153): object "is_moon_sun" assigned a value but never read File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/QuartusTutorialeg/background.vhd Line: 153
Warning (10492): VHDL Process Statement warning at background.vhd(162): signal "star_x_positions" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/QuartusTutorialeg/background.vhd Line: 162
Warning (10492): VHDL Process Statement warning at background.vhd(171): signal "toggle_state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/QuartusTutorialeg/background.vhd Line: 171
Warning (10492): VHDL Process Statement warning at background.vhd(174): signal "toggle_state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/QuartusTutorialeg/background.vhd Line: 174
Warning (10492): VHDL Process Statement warning at background.vhd(178): signal "toggle_state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/QuartusTutorialeg/background.vhd Line: 178
Warning (10492): VHDL Process Statement warning at background.vhd(185): signal "toggle_state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/QuartusTutorialeg/background.vhd Line: 185
Warning (10492): VHDL Process Statement warning at background.vhd(187): signal "star_x_positions" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/QuartusTutorialeg/background.vhd Line: 187
Info (12128): Elaborating entity "text_rom" for hierarchy "text_rom:inst23"
Info (12128): Elaborating entity "char_rom" for hierarchy "text_rom:inst23|char_rom:char_rom_inst" File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/text_rom.vhd Line: 50
Info (12128): Elaborating entity "altsyncram" for hierarchy "text_rom:inst23|char_rom:char_rom_inst|altsyncram:altsyncram_component" File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/char_rom.vhd Line: 51
Info (12130): Elaborated megafunction instantiation "text_rom:inst23|char_rom:char_rom_inst|altsyncram:altsyncram_component" File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/char_rom.vhd Line: 51
Info (12133): Instantiated megafunction "text_rom:inst23|char_rom:char_rom_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/char_rom.vhd Line: 51
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "tcgrom.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d5g1.tdf
    Info (12023): Found entity 1: altsyncram_d5g1 File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/QuartusTutorialeg/db/altsyncram_d5g1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_d5g1" for hierarchy "text_rom:inst23|char_rom:char_rom_inst|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "ground" for hierarchy "ground:inst21"
Warning (10540): VHDL Signal Declaration warning at ground.vhd(25): used explicit default value for signal "ground_y_pos" because signal was never assigned a value File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/ground.vhd Line: 25
Warning (10540): VHDL Signal Declaration warning at ground.vhd(26): used explicit default value for signal "ground_y_size" because signal was never assigned a value File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/ground.vhd Line: 26
Warning (10036): Verilog HDL or VHDL warning at ground.vhd(39): object "prev_left_click" assigned a value but never read File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/ground.vhd Line: 39
Info (12128): Elaborating entity "floor_rom" for hierarchy "ground:inst21|floor_rom:floor_rom_inst" File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/ground.vhd Line: 42
Info (12128): Elaborating entity "altsyncram" for hierarchy "ground:inst21|floor_rom:floor_rom_inst|altsyncram:floor_rom_sync" File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/floor_rom.vhd Line: 46
Info (12130): Elaborated megafunction instantiation "ground:inst21|floor_rom:floor_rom_inst|altsyncram:floor_rom_sync" File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/floor_rom.vhd Line: 46
Info (12133): Instantiated megafunction "ground:inst21|floor_rom:floor_rom_inst|altsyncram:floor_rom_sync" with the following parameter: File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/floor_rom.vhd Line: 46
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "floor.MIF"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_18g1.tdf
    Info (12023): Found entity 1: altsyncram_18g1 File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/QuartusTutorialeg/db/altsyncram_18g1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_18g1" for hierarchy "ground:inst21|floor_rom:floor_rom_inst|altsyncram:floor_rom_sync|altsyncram_18g1:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_01a.tdf
    Info (12023): Found entity 1: decode_01a File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/QuartusTutorialeg/db/decode_01a.tdf Line: 22
Info (12128): Elaborating entity "decode_01a" for hierarchy "ground:inst21|floor_rom:floor_rom_inst|altsyncram:floor_rom_sync|altsyncram_18g1:auto_generated|decode_01a:rden_decode" File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/QuartusTutorialeg/db/altsyncram_18g1.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf
    Info (12023): Found entity 1: mux_2hb File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/QuartusTutorialeg/db/mux_2hb.tdf Line: 22
Info (12128): Elaborating entity "mux_2hb" for hierarchy "ground:inst21|floor_rom:floor_rom_inst|altsyncram:floor_rom_sync|altsyncram_18g1:auto_generated|mux_2hb:mux2" File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/QuartusTutorialeg/db/altsyncram_18g1.tdf Line: 40
Info (12128): Elaborating entity "BCD_to_SevenSeg" for hierarchy "BCD_to_SevenSeg:inst7"
Warning (12001): Port "address_a[15]" does not exist in entity definition of "altsyncram".  The port's range differs between the entity definition and its actual instantiation, "ground:inst21|floor_rom:floor_rom_inst|altsyncram:floor_rom_sync". File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/floor_rom.vhd Line: 46
Error (12014): Net "state_in[3]", which fans out to "Game_FSM:inst3|state_in[3]", cannot be assigned more than one value File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/Game_FSM.vhd Line: 9
    Error (12015): Net is fed by "bouncy_ball:inst25|output_state[3]" File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/bouncy_ball.vhd Line: 90
    Error (12015): Net is fed by "pipes:inst20|output_state[3]" File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/pipes.vhd Line: 12
Error (12014): Net "state_in[2]", which fans out to "Game_FSM:inst3|state_in[2]", cannot be assigned more than one value File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/Game_FSM.vhd Line: 9
    Error (12015): Net is fed by "bouncy_ball:inst25|output_state[2]" File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/bouncy_ball.vhd Line: 90
    Error (12015): Net is fed by "pipes:inst20|output_state[2]" File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/pipes.vhd Line: 12
Error (12014): Net "state_in[1]", which fans out to "Game_FSM:inst3|state_in[1]", cannot be assigned more than one value File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/Game_FSM.vhd Line: 9
    Error (12015): Net is fed by "bouncy_ball:inst25|output_state[1]" File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/bouncy_ball.vhd Line: 90
    Error (12015): Net is fed by "pipes:inst20|output_state[1]" File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/pipes.vhd Line: 12
Error (12014): Net "state_in[0]", which fans out to "Game_FSM:inst3|state_in[0]", cannot be assigned more than one value File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/Game_FSM.vhd Line: 9
    Error (12015): Net is fed by "bouncy_ball:inst25|output_state[0]" File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/bouncy_ball.vhd Line: 90
    Error (12015): Net is fed by "pipes:inst20|output_state[0]" File: C:/Users/lojan/OneDrive/Documents/Uni/COMPSYS305/305-team-21/code/pipes.vhd Line: 12
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 12 errors, 33 warnings
    Error: Peak virtual memory: 4876 megabytes
    Error: Processing ended: Sun May 26 00:24:33 2024
    Error: Elapsed time: 00:00:06
    Error: Total CPU time (on all processors): 00:00:02


