{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1643391982859 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1643391982871 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 28 18:46:22 2022 " "Processing started: Fri Jan 28 18:46:22 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1643391982871 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391982871 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TBC_Project -c toplevel_e " "Command: quartus_map --read_settings_files=on --write_settings_files=off TBC_Project -c toplevel_e" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391982872 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1643391983808 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1643391983809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/customers/sam/src/uart_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /personal/vhdl/customers/sam/src/uart_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 uart_ctrl_e " "Found entity 1: uart_ctrl_e" {  } { { "../src/uart_e.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/uart_e.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643391994717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391994717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/customers/sam/src/uart_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /personal/vhdl/customers/sam/src/uart_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_ctrl_e-arch " "Found design unit 1: uart_ctrl_e-arch" {  } { { "../src/uart_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/uart_a.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643391994720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391994720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/customers/sam/src/txd_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /personal/vhdl/customers/sam/src/txd_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 txd_e " "Found entity 1: txd_e" {  } { { "../src/txd_e.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/txd_e.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643391994723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391994723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/customers/sam/src/txd_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /personal/vhdl/customers/sam/src/txd_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 txd_e-txd_a " "Found design unit 1: txd_e-txd_a" {  } { { "../src/txd_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/txd_a.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643391994726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391994726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/customers/sam/src/tsc_ctrl_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /personal/vhdl/customers/sam/src/tsc_ctrl_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 tsc_ctrl_e " "Found entity 1: tsc_ctrl_e" {  } { { "../src/tsc_ctrl_e.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_e.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643391994728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391994728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/customers/sam/src/tsc_ctrl_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /personal/vhdl/customers/sam/src/tsc_ctrl_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tsc_ctrl_e-tsc_ctrl_a " "Found design unit 1: tsc_ctrl_e-tsc_ctrl_a" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643391994731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391994731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/customers/sam/src/toplevel_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /personal/vhdl/customers/sam/src/toplevel_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_e " "Found entity 1: toplevel_e" {  } { { "../src/toplevel_e.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/toplevel_e.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643391994734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391994734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/customers/sam/src/toplevel_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /personal/vhdl/customers/sam/src/toplevel_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 toplevel_e-toplevel_a " "Found design unit 1: toplevel_e-toplevel_a" {  } { { "../src/toplevel_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/toplevel_a.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643391994737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391994737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/customers/sam/src/timer_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /personal/vhdl/customers/sam/src/timer_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 timer_e " "Found entity 1: timer_e" {  } { { "../src/timer_e.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/timer_e.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643391994740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391994740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/customers/sam/src/timer_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /personal/vhdl/customers/sam/src/timer_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer_e-timer_a " "Found design unit 1: timer_e-timer_a" {  } { { "../src/timer_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/timer_a.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643391994743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391994743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/customers/sam/src/mux16_txd_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /personal/vhdl/customers/sam/src/mux16_txd_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 mux16_txd_e " "Found entity 1: mux16_txd_e" {  } { { "../src/mux16_txd_e.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/mux16_txd_e.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643391994746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391994746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/customers/sam/src/mux16_txd_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /personal/vhdl/customers/sam/src/mux16_txd_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux16_txd_e-arch " "Found design unit 1: mux16_txd_e-arch" {  } { { "../src/mux16_txd_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/mux16_txd_a.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643391994749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391994749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/customers/sam/src/mux4x8_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /personal/vhdl/customers/sam/src/mux4x8_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 mux4x8_e " "Found entity 1: mux4x8_e" {  } { { "../src/mux4x8_e.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/mux4x8_e.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643391994752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391994752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/customers/sam/src/mux4x8_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /personal/vhdl/customers/sam/src/mux4x8_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4x8_e-arch " "Found design unit 1: mux4x8_e-arch" {  } { { "../src/mux4x8_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/mux4x8_a.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643391994755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391994755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/customers/sam/src/filter_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /personal/vhdl/customers/sam/src/filter_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 filter_e " "Found entity 1: filter_e" {  } { { "../src/filter_e.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/filter_e.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643391994757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391994757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/customers/sam/src/filter_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /personal/vhdl/customers/sam/src/filter_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 filter_e-filter_a " "Found design unit 1: filter_e-filter_a" {  } { { "../src/filter_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/filter_a.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643391994761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391994761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/customers/sam/src/cnt4_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /personal/vhdl/customers/sam/src/cnt4_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 Cnt4_e " "Found entity 1: Cnt4_e" {  } { { "../src/Cnt4_e.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/Cnt4_e.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643391994764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391994764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/customers/sam/src/cnt4_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /personal/vhdl/customers/sam/src/cnt4_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Cnt4_e-arch " "Found design unit 1: Cnt4_e-arch" {  } { { "../src/Cnt4_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/Cnt4_a.vhd" 2 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643391994766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391994766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/customers/sam/src/cnt3_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /personal/vhdl/customers/sam/src/cnt3_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 Cnt3_e " "Found entity 1: Cnt3_e" {  } { { "../src/Cnt3_e.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/Cnt3_e.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643391994768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391994768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/customers/sam/src/cnt3_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /personal/vhdl/customers/sam/src/cnt3_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Cnt3_e-arch " "Found design unit 1: Cnt3_e-arch" {  } { { "../src/Cnt3_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/Cnt3_a.vhd" 2 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643391994771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391994771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/customers/sam/src/c60_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /personal/vhdl/customers/sam/src/c60_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 c60_e " "Found entity 1: c60_e" {  } { { "../src/c60_e.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/c60_e.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643391994774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391994774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/customers/sam/src/c60_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /personal/vhdl/customers/sam/src/c60_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 c60_e-c60_a " "Found design unit 1: c60_e-c60_a" {  } { { "../src/c60_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/c60_a.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643391994778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391994778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/customers/sam/src/c24_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /personal/vhdl/customers/sam/src/c24_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 c24_e " "Found entity 1: c24_e" {  } { { "../src/c24_e.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/c24_e.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643391994781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391994781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/customers/sam/src/c24_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /personal/vhdl/customers/sam/src/c24_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 c24_e-c24_a " "Found design unit 1: c24_e-c24_a" {  } { { "../src/c24_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/c24_a.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643391994784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391994784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/customers/sam/src/c12ec_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /personal/vhdl/customers/sam/src/c12ec_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 c12ec_e " "Found entity 1: c12ec_e" {  } { { "../src/c12ec_e.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/c12ec_e.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643391994788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391994788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/customers/sam/src/c12ec_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /personal/vhdl/customers/sam/src/c12ec_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 c12ec_e-c12ec_a " "Found design unit 1: c12ec_e-c12ec_a" {  } { { "../src/c12ec_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/c12ec_a.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643391994791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391994791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/customers/sam/src/c10ec_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /personal/vhdl/customers/sam/src/c10ec_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 c10ec_e " "Found entity 1: c10ec_e" {  } { { "../src/c10ec_e.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/c10ec_e.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643391994793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391994793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/customers/sam/src/c10ec_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /personal/vhdl/customers/sam/src/c10ec_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 c10ec_e-c10ec_a " "Found design unit 1: c10ec_e-c10ec_a" {  } { { "../src/c10ec_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/c10ec_a.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643391994797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391994797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/customers/sam/src/c05ec_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /personal/vhdl/customers/sam/src/c05ec_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 c05ec_e " "Found entity 1: c05ec_e" {  } { { "../src/c05ec_e.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/c05ec_e.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643391994799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391994799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/customers/sam/src/c05ec_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /personal/vhdl/customers/sam/src/c05ec_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 c05ec_e-c05ec_a " "Found design unit 1: c05ec_e-c05ec_a" {  } { { "../src/c05ec_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/c05ec_a.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643391994802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391994802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/customers/sam/src/baudrate_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /personal/vhdl/customers/sam/src/baudrate_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 baudrate_e " "Found entity 1: baudrate_e" {  } { { "../src/baudrate_e.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/baudrate_e.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643391994806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391994806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/customers/sam/src/baudrate_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /personal/vhdl/customers/sam/src/baudrate_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 baudrate_e-baudrate_a " "Found design unit 1: baudrate_e-baudrate_a" {  } { { "../src/baudrate_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/baudrate_a.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643391994809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391994809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/customers/sam/src/ata_ctrl_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /personal/vhdl/customers/sam/src/ata_ctrl_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 ata_ctrl_e " "Found entity 1: ata_ctrl_e" {  } { { "../src/ata_ctrl_e.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_e.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643391994812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391994812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/customers/sam/src/ata_ctrl_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /personal/vhdl/customers/sam/src/ata_ctrl_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ata_ctrl_e-ata_ctrl_a " "Found design unit 1: ata_ctrl_e-ata_ctrl_a" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643391994814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391994814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/customers/sam/src/ascii_conv_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /personal/vhdl/customers/sam/src/ascii_conv_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 ascii_conv_e " "Found entity 1: ascii_conv_e" {  } { { "../src/ascii_conv_e.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ascii_conv_e.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643391994817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391994817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/customers/sam/src/ascii_conv_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /personal/vhdl/customers/sam/src/ascii_conv_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ascii_conv_e-ascii_conv_a " "Found design unit 1: ascii_conv_e-ascii_conv_a" {  } { { "../src/ascii_conv_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ascii_conv_a.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643391994819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391994819 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "toplevel_e " "Elaborating entity \"toplevel_e\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1643391994902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baudrate_e baudrate_e:brd_gen " "Elaborating entity \"baudrate_e\" for hierarchy \"baudrate_e:brd_gen\"" {  } { { "../src/toplevel_a.vhd" "brd_gen" { Text "D:/Personal/VHDL/Customers/sam/src/toplevel_a.vhd" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643391994958 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "q1m_s baudrate_a.vhd(19) " "Verilog HDL or VHDL warning at baudrate_a.vhd(19): object \"q1m_s\" assigned a value but never read" {  } { { "../src/baudrate_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/baudrate_a.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1643391994959 "|toplevel_e|baudrate_e:brd_gen"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "q100k_s baudrate_a.vhd(19) " "Verilog HDL or VHDL warning at baudrate_a.vhd(19): object \"q100k_s\" assigned a value but never read" {  } { { "../src/baudrate_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/baudrate_a.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1643391994959 "|toplevel_e|baudrate_e:brd_gen"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "q1_2M_s baudrate_a.vhd(19) " "Verilog HDL or VHDL warning at baudrate_a.vhd(19): object \"q1_2M_s\" assigned a value but never read" {  } { { "../src/baudrate_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/baudrate_a.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1643391994959 "|toplevel_e|baudrate_e:brd_gen"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "q240k_s baudrate_a.vhd(19) " "Verilog HDL or VHDL warning at baudrate_a.vhd(19): object \"q240k_s\" assigned a value but never read" {  } { { "../src/baudrate_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/baudrate_a.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1643391994959 "|toplevel_e|baudrate_e:brd_gen"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "q48k_s baudrate_a.vhd(19) " "Verilog HDL or VHDL warning at baudrate_a.vhd(19): object \"q48k_s\" assigned a value but never read" {  } { { "../src/baudrate_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/baudrate_a.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1643391994959 "|toplevel_e|baudrate_e:brd_gen"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "q10k_s baudrate_a.vhd(19) " "Verilog HDL or VHDL warning at baudrate_a.vhd(19): object \"q10k_s\" assigned a value but never read" {  } { { "../src/baudrate_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/baudrate_a.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1643391994959 "|toplevel_e|baudrate_e:brd_gen"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "q1k_S baudrate_a.vhd(19) " "Verilog HDL or VHDL warning at baudrate_a.vhd(19): object \"q1k_S\" assigned a value but never read" {  } { { "../src/baudrate_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/baudrate_a.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1643391994959 "|toplevel_e|baudrate_e:brd_gen"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "q100_s baudrate_a.vhd(19) " "Verilog HDL or VHDL warning at baudrate_a.vhd(19): object \"q100_s\" assigned a value but never read" {  } { { "../src/baudrate_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/baudrate_a.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1643391994960 "|toplevel_e|baudrate_e:brd_gen"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "q10_s baudrate_a.vhd(19) " "Verilog HDL or VHDL warning at baudrate_a.vhd(19): object \"q10_s\" assigned a value but never read" {  } { { "../src/baudrate_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/baudrate_a.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1643391994960 "|toplevel_e|baudrate_e:brd_gen"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "q9k6_s baudrate_a.vhd(19) " "Verilog HDL or VHDL warning at baudrate_a.vhd(19): object \"q9k6_s\" assigned a value but never read" {  } { { "../src/baudrate_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/baudrate_a.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1643391994960 "|toplevel_e|baudrate_e:brd_gen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c12ec_e baudrate_e:brd_gen\|c12ec_e:C_1_2MHz_o " "Elaborating entity \"c12ec_e\" for hierarchy \"baudrate_e:brd_gen\|c12ec_e:C_1_2MHz_o\"" {  } { { "../src/baudrate_a.vhd" "C_1_2MHz_o" { Text "D:/Personal/VHDL/Customers/sam/src/baudrate_a.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643391994965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c05ec_e baudrate_e:brd_gen\|c05ec_e:C_240KHz_l " "Elaborating entity \"c05ec_e\" for hierarchy \"baudrate_e:brd_gen\|c05ec_e:C_240KHz_l\"" {  } { { "../src/baudrate_a.vhd" "C_240KHz_l" { Text "D:/Personal/VHDL/Customers/sam/src/baudrate_a.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643391994976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c10ec_e baudrate_e:brd_gen\|c10ec_e:C_1MHz_o " "Elaborating entity \"c10ec_e\" for hierarchy \"baudrate_e:brd_gen\|c10ec_e:C_1MHz_o\"" {  } { { "../src/baudrate_a.vhd" "C_1MHz_o" { Text "D:/Personal/VHDL/Customers/sam/src/baudrate_a.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643391994985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer_e timer_e:timer " "Elaborating entity \"timer_e\" for hierarchy \"timer_e:timer\"" {  } { { "../src/toplevel_a.vhd" "timer" { Text "D:/Personal/VHDL/Customers/sam/src/toplevel_a.vhd" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643391994998 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "p_h_s timer_a.vhd(39) " "Verilog HDL or VHDL warning at timer_a.vhd(39): object \"p_h_s\" assigned a value but never read" {  } { { "../src/timer_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/timer_a.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1643391994998 "|toplevel_e|timer_e:timer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c60_e timer_e:timer\|c60_e:s_unit " "Elaborating entity \"c60_e\" for hierarchy \"timer_e:timer\|c60_e:s_unit\"" {  } { { "../src/timer_a.vhd" "s_unit" { Text "D:/Personal/VHDL/Customers/sam/src/timer_a.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643391995003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c24_e timer_e:timer\|c24_e:h_unit " "Elaborating entity \"c24_e\" for hierarchy \"timer_e:timer\|c24_e:h_unit\"" {  } { { "../src/timer_a.vhd" "h_unit" { Text "D:/Personal/VHDL/Customers/sam/src/timer_a.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643391995054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "filter_e filter_e:sensor_filter " "Elaborating entity \"filter_e\" for hierarchy \"filter_e:sensor_filter\"" {  } { { "../src/toplevel_a.vhd" "sensor_filter" { Text "D:/Personal/VHDL/Customers/sam/src/toplevel_a.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643391995065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tsc_ctrl_e tsc_ctrl_e:tea_brew_control " "Elaborating entity \"tsc_ctrl_e\" for hierarchy \"tsc_ctrl_e:tea_brew_control\"" {  } { { "../src/toplevel_a.vhd" "tea_brew_control" { Text "D:/Personal/VHDL/Customers/sam/src/toplevel_a.vhd" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643391995072 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "h_0_i tsc_ctrl_a.vhd(56) " "VHDL Process Statement warning at tsc_ctrl_a.vhd(56): signal \"h_0_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995074 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "h_1_i tsc_ctrl_a.vhd(57) " "VHDL Process Statement warning at tsc_ctrl_a.vhd(57): signal \"h_1_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995074 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m_1_i tsc_ctrl_a.vhd(58) " "VHDL Process Statement warning at tsc_ctrl_a.vhd(58): signal \"m_1_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995074 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m_0_i tsc_ctrl_a.vhd(59) " "VHDL Process Statement warning at tsc_ctrl_a.vhd(59): signal \"m_0_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995074 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_1_i tsc_ctrl_a.vhd(60) " "VHDL Process Statement warning at tsc_ctrl_a.vhd(60): signal \"s_1_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995074 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_0_i tsc_ctrl_a.vhd(61) " "VHDL Process Statement warning at tsc_ctrl_a.vhd(61): signal \"s_0_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995074 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "h_0_s tsc_ctrl_a.vhd(68) " "VHDL Process Statement warning at tsc_ctrl_a.vhd(68): signal \"h_0_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995074 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "h_1_s tsc_ctrl_a.vhd(69) " "VHDL Process Statement warning at tsc_ctrl_a.vhd(69): signal \"h_1_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995074 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m_1_s tsc_ctrl_a.vhd(70) " "VHDL Process Statement warning at tsc_ctrl_a.vhd(70): signal \"m_1_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995075 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m_0_s tsc_ctrl_a.vhd(71) " "VHDL Process Statement warning at tsc_ctrl_a.vhd(71): signal \"m_0_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995075 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_1_s tsc_ctrl_a.vhd(72) " "VHDL Process Statement warning at tsc_ctrl_a.vhd(72): signal \"s_1_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995075 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_0_s tsc_ctrl_a.vhd(73) " "VHDL Process Statement warning at tsc_ctrl_a.vhd(73): signal \"s_0_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995075 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "h_0_s tsc_ctrl_a.vhd(74) " "VHDL Process Statement warning at tsc_ctrl_a.vhd(74): signal \"h_0_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995075 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "h_1_s tsc_ctrl_a.vhd(75) " "VHDL Process Statement warning at tsc_ctrl_a.vhd(75): signal \"h_1_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995075 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m_1_s tsc_ctrl_a.vhd(76) " "VHDL Process Statement warning at tsc_ctrl_a.vhd(76): signal \"m_1_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995075 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m_0_s tsc_ctrl_a.vhd(77) " "VHDL Process Statement warning at tsc_ctrl_a.vhd(77): signal \"m_0_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995075 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_1_s tsc_ctrl_a.vhd(78) " "VHDL Process Statement warning at tsc_ctrl_a.vhd(78): signal \"s_1_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995075 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_0_s tsc_ctrl_a.vhd(79) " "VHDL Process Statement warning at tsc_ctrl_a.vhd(79): signal \"s_0_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995075 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "h_0_s tsc_ctrl_a.vhd(86) " "VHDL Process Statement warning at tsc_ctrl_a.vhd(86): signal \"h_0_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995075 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "h_1_s tsc_ctrl_a.vhd(87) " "VHDL Process Statement warning at tsc_ctrl_a.vhd(87): signal \"h_1_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995075 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m_1_s tsc_ctrl_a.vhd(88) " "VHDL Process Statement warning at tsc_ctrl_a.vhd(88): signal \"m_1_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995075 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m_0_s tsc_ctrl_a.vhd(89) " "VHDL Process Statement warning at tsc_ctrl_a.vhd(89): signal \"m_0_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995075 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_1_s tsc_ctrl_a.vhd(90) " "VHDL Process Statement warning at tsc_ctrl_a.vhd(90): signal \"s_1_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995075 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_0_s tsc_ctrl_a.vhd(91) " "VHDL Process Statement warning at tsc_ctrl_a.vhd(91): signal \"s_0_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995075 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "h_0_s tsc_ctrl_a.vhd(92) " "VHDL Process Statement warning at tsc_ctrl_a.vhd(92): signal \"h_0_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995075 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "h_1_s tsc_ctrl_a.vhd(93) " "VHDL Process Statement warning at tsc_ctrl_a.vhd(93): signal \"h_1_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995075 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m_1_s tsc_ctrl_a.vhd(94) " "VHDL Process Statement warning at tsc_ctrl_a.vhd(94): signal \"m_1_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995075 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m_0_s tsc_ctrl_a.vhd(95) " "VHDL Process Statement warning at tsc_ctrl_a.vhd(95): signal \"m_0_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995075 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_1_s tsc_ctrl_a.vhd(96) " "VHDL Process Statement warning at tsc_ctrl_a.vhd(96): signal \"s_1_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995075 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_0_s tsc_ctrl_a.vhd(97) " "VHDL Process Statement warning at tsc_ctrl_a.vhd(97): signal \"s_0_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995076 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m0_i tsc_ctrl_a.vhd(99) " "VHDL Process Statement warning at tsc_ctrl_a.vhd(99): signal \"m0_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995076 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m1_i tsc_ctrl_a.vhd(100) " "VHDL Process Statement warning at tsc_ctrl_a.vhd(100): signal \"m1_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995076 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t0_i tsc_ctrl_a.vhd(101) " "VHDL Process Statement warning at tsc_ctrl_a.vhd(101): signal \"t0_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995076 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t1_i tsc_ctrl_a.vhd(102) " "VHDL Process Statement warning at tsc_ctrl_a.vhd(102): signal \"t1_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995076 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "h_0_s tsc_ctrl_a.vhd(28) " "VHDL Process Statement warning at tsc_ctrl_a.vhd(28): inferring latch(es) for signal or variable \"h_0_s\", which holds its previous value in one or more paths through the process" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1643391995076 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "h_1_s tsc_ctrl_a.vhd(28) " "VHDL Process Statement warning at tsc_ctrl_a.vhd(28): inferring latch(es) for signal or variable \"h_1_s\", which holds its previous value in one or more paths through the process" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1643391995076 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_1_s tsc_ctrl_a.vhd(28) " "VHDL Process Statement warning at tsc_ctrl_a.vhd(28): inferring latch(es) for signal or variable \"m_1_s\", which holds its previous value in one or more paths through the process" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1643391995076 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_0_s tsc_ctrl_a.vhd(28) " "VHDL Process Statement warning at tsc_ctrl_a.vhd(28): inferring latch(es) for signal or variable \"m_0_s\", which holds its previous value in one or more paths through the process" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1643391995076 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_1_s tsc_ctrl_a.vhd(28) " "VHDL Process Statement warning at tsc_ctrl_a.vhd(28): inferring latch(es) for signal or variable \"s_1_s\", which holds its previous value in one or more paths through the process" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1643391995076 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_0_s tsc_ctrl_a.vhd(28) " "VHDL Process Statement warning at tsc_ctrl_a.vhd(28): inferring latch(es) for signal or variable \"s_0_s\", which holds its previous value in one or more paths through the process" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1643391995076 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_0_s\[0\] tsc_ctrl_a.vhd(28) " "Inferred latch for \"s_0_s\[0\]\" at tsc_ctrl_a.vhd(28)" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391995077 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_0_s\[1\] tsc_ctrl_a.vhd(28) " "Inferred latch for \"s_0_s\[1\]\" at tsc_ctrl_a.vhd(28)" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391995077 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_0_s\[2\] tsc_ctrl_a.vhd(28) " "Inferred latch for \"s_0_s\[2\]\" at tsc_ctrl_a.vhd(28)" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391995077 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_0_s\[3\] tsc_ctrl_a.vhd(28) " "Inferred latch for \"s_0_s\[3\]\" at tsc_ctrl_a.vhd(28)" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391995077 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_1_s\[0\] tsc_ctrl_a.vhd(28) " "Inferred latch for \"s_1_s\[0\]\" at tsc_ctrl_a.vhd(28)" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391995077 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_1_s\[1\] tsc_ctrl_a.vhd(28) " "Inferred latch for \"s_1_s\[1\]\" at tsc_ctrl_a.vhd(28)" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391995077 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_1_s\[2\] tsc_ctrl_a.vhd(28) " "Inferred latch for \"s_1_s\[2\]\" at tsc_ctrl_a.vhd(28)" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391995077 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_1_s\[3\] tsc_ctrl_a.vhd(28) " "Inferred latch for \"s_1_s\[3\]\" at tsc_ctrl_a.vhd(28)" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391995077 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_0_s\[0\] tsc_ctrl_a.vhd(28) " "Inferred latch for \"m_0_s\[0\]\" at tsc_ctrl_a.vhd(28)" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391995077 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_0_s\[1\] tsc_ctrl_a.vhd(28) " "Inferred latch for \"m_0_s\[1\]\" at tsc_ctrl_a.vhd(28)" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391995077 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_0_s\[2\] tsc_ctrl_a.vhd(28) " "Inferred latch for \"m_0_s\[2\]\" at tsc_ctrl_a.vhd(28)" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391995077 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_0_s\[3\] tsc_ctrl_a.vhd(28) " "Inferred latch for \"m_0_s\[3\]\" at tsc_ctrl_a.vhd(28)" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391995077 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_1_s\[0\] tsc_ctrl_a.vhd(28) " "Inferred latch for \"m_1_s\[0\]\" at tsc_ctrl_a.vhd(28)" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391995077 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_1_s\[1\] tsc_ctrl_a.vhd(28) " "Inferred latch for \"m_1_s\[1\]\" at tsc_ctrl_a.vhd(28)" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391995078 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_1_s\[2\] tsc_ctrl_a.vhd(28) " "Inferred latch for \"m_1_s\[2\]\" at tsc_ctrl_a.vhd(28)" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391995078 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_1_s\[3\] tsc_ctrl_a.vhd(28) " "Inferred latch for \"m_1_s\[3\]\" at tsc_ctrl_a.vhd(28)" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391995078 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_1_s\[0\] tsc_ctrl_a.vhd(28) " "Inferred latch for \"h_1_s\[0\]\" at tsc_ctrl_a.vhd(28)" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391995078 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_1_s\[1\] tsc_ctrl_a.vhd(28) " "Inferred latch for \"h_1_s\[1\]\" at tsc_ctrl_a.vhd(28)" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391995078 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_1_s\[2\] tsc_ctrl_a.vhd(28) " "Inferred latch for \"h_1_s\[2\]\" at tsc_ctrl_a.vhd(28)" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391995078 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_1_s\[3\] tsc_ctrl_a.vhd(28) " "Inferred latch for \"h_1_s\[3\]\" at tsc_ctrl_a.vhd(28)" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391995078 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_0_s\[0\] tsc_ctrl_a.vhd(28) " "Inferred latch for \"h_0_s\[0\]\" at tsc_ctrl_a.vhd(28)" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391995078 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_0_s\[1\] tsc_ctrl_a.vhd(28) " "Inferred latch for \"h_0_s\[1\]\" at tsc_ctrl_a.vhd(28)" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391995078 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_0_s\[2\] tsc_ctrl_a.vhd(28) " "Inferred latch for \"h_0_s\[2\]\" at tsc_ctrl_a.vhd(28)" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391995078 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_0_s\[3\] tsc_ctrl_a.vhd(28) " "Inferred latch for \"h_0_s\[3\]\" at tsc_ctrl_a.vhd(28)" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391995078 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ata_ctrl_e ata_ctrl_e:ata_control " "Elaborating entity \"ata_ctrl_e\" for hierarchy \"ata_ctrl_e:ata_control\"" {  } { { "../src/toplevel_a.vhd" "ata_control" { Text "D:/Personal/VHDL/Customers/sam/src/toplevel_a.vhd" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643391995086 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "min_1_s ata_ctrl_a.vhd(15) " "VHDL Signal Declaration warning at ata_ctrl_a.vhd(15): used explicit default value for signal \"min_1_s\" because signal was never assigned a value" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 15 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1643391995087 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "min_2_s ata_ctrl_a.vhd(16) " "VHDL Signal Declaration warning at ata_ctrl_a.vhd(16): used explicit default value for signal \"min_2_s\" because signal was never assigned a value" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 16 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1643391995087 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "min_3_s ata_ctrl_a.vhd(17) " "VHDL Signal Declaration warning at ata_ctrl_a.vhd(17): used explicit default value for signal \"min_3_s\" because signal was never assigned a value" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 17 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1643391995087 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "min_4_s ata_ctrl_a.vhd(18) " "VHDL Signal Declaration warning at ata_ctrl_a.vhd(18): used explicit default value for signal \"min_4_s\" because signal was never assigned a value" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 18 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1643391995087 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "min_5_s ata_ctrl_a.vhd(19) " "VHDL Signal Declaration warning at ata_ctrl_a.vhd(19): used explicit default value for signal \"min_5_s\" because signal was never assigned a value" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 19 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1643391995087 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "min_9_s ata_ctrl_a.vhd(20) " "VHDL Signal Declaration warning at ata_ctrl_a.vhd(20): used explicit default value for signal \"min_9_s\" because signal was never assigned a value" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 20 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1643391995087 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "h_0_i ata_ctrl_a.vhd(114) " "VHDL Process Statement warning at ata_ctrl_a.vhd(114): signal \"h_0_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995088 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "h_1_i ata_ctrl_a.vhd(115) " "VHDL Process Statement warning at ata_ctrl_a.vhd(115): signal \"h_1_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995088 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m_1_i ata_ctrl_a.vhd(116) " "VHDL Process Statement warning at ata_ctrl_a.vhd(116): signal \"m_1_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995088 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m_0_i ata_ctrl_a.vhd(117) " "VHDL Process Statement warning at ata_ctrl_a.vhd(117): signal \"m_0_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995088 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_1_i ata_ctrl_a.vhd(118) " "VHDL Process Statement warning at ata_ctrl_a.vhd(118): signal \"s_1_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995088 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_0_i ata_ctrl_a.vhd(119) " "VHDL Process Statement warning at ata_ctrl_a.vhd(119): signal \"s_0_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995089 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "h_0_i ata_ctrl_a.vhd(131) " "VHDL Process Statement warning at ata_ctrl_a.vhd(131): signal \"h_0_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995089 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "h_1_i ata_ctrl_a.vhd(132) " "VHDL Process Statement warning at ata_ctrl_a.vhd(132): signal \"h_1_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995089 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m_1_i ata_ctrl_a.vhd(133) " "VHDL Process Statement warning at ata_ctrl_a.vhd(133): signal \"m_1_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995089 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "min_2_s ata_ctrl_a.vhd(133) " "VHDL Process Statement warning at ata_ctrl_a.vhd(133): signal \"min_2_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995089 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m_0_i ata_ctrl_a.vhd(134) " "VHDL Process Statement warning at ata_ctrl_a.vhd(134): signal \"m_0_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995089 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_1_i ata_ctrl_a.vhd(135) " "VHDL Process Statement warning at ata_ctrl_a.vhd(135): signal \"s_1_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995089 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_0_i ata_ctrl_a.vhd(136) " "VHDL Process Statement warning at ata_ctrl_a.vhd(136): signal \"s_0_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995089 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "h_0_i ata_ctrl_a.vhd(148) " "VHDL Process Statement warning at ata_ctrl_a.vhd(148): signal \"h_0_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995089 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "h_1_i ata_ctrl_a.vhd(149) " "VHDL Process Statement warning at ata_ctrl_a.vhd(149): signal \"h_1_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995089 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m_1_i ata_ctrl_a.vhd(150) " "VHDL Process Statement warning at ata_ctrl_a.vhd(150): signal \"m_1_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 150 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995089 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "min_3_s ata_ctrl_a.vhd(150) " "VHDL Process Statement warning at ata_ctrl_a.vhd(150): signal \"min_3_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 150 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995089 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m_0_i ata_ctrl_a.vhd(151) " "VHDL Process Statement warning at ata_ctrl_a.vhd(151): signal \"m_0_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995089 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_1_i ata_ctrl_a.vhd(152) " "VHDL Process Statement warning at ata_ctrl_a.vhd(152): signal \"s_1_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995089 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_0_i ata_ctrl_a.vhd(153) " "VHDL Process Statement warning at ata_ctrl_a.vhd(153): signal \"s_0_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995089 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "h_0_i ata_ctrl_a.vhd(165) " "VHDL Process Statement warning at ata_ctrl_a.vhd(165): signal \"h_0_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995089 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "h_1_i ata_ctrl_a.vhd(166) " "VHDL Process Statement warning at ata_ctrl_a.vhd(166): signal \"h_1_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995089 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m_1_i ata_ctrl_a.vhd(167) " "VHDL Process Statement warning at ata_ctrl_a.vhd(167): signal \"m_1_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995089 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "min_4_s ata_ctrl_a.vhd(167) " "VHDL Process Statement warning at ata_ctrl_a.vhd(167): signal \"min_4_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995090 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m_0_i ata_ctrl_a.vhd(168) " "VHDL Process Statement warning at ata_ctrl_a.vhd(168): signal \"m_0_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 168 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995090 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_1_i ata_ctrl_a.vhd(169) " "VHDL Process Statement warning at ata_ctrl_a.vhd(169): signal \"s_1_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 169 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995090 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_0_i ata_ctrl_a.vhd(170) " "VHDL Process Statement warning at ata_ctrl_a.vhd(170): signal \"s_0_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995090 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "h_0_i ata_ctrl_a.vhd(182) " "VHDL Process Statement warning at ata_ctrl_a.vhd(182): signal \"h_0_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 182 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995090 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "h_1_i ata_ctrl_a.vhd(183) " "VHDL Process Statement warning at ata_ctrl_a.vhd(183): signal \"h_1_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 183 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995090 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m_1_i ata_ctrl_a.vhd(184) " "VHDL Process Statement warning at ata_ctrl_a.vhd(184): signal \"m_1_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 184 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995090 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "min_5_s ata_ctrl_a.vhd(184) " "VHDL Process Statement warning at ata_ctrl_a.vhd(184): signal \"min_5_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 184 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995090 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m_0_i ata_ctrl_a.vhd(185) " "VHDL Process Statement warning at ata_ctrl_a.vhd(185): signal \"m_0_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995090 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_1_i ata_ctrl_a.vhd(186) " "VHDL Process Statement warning at ata_ctrl_a.vhd(186): signal \"s_1_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 186 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995090 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_0_i ata_ctrl_a.vhd(187) " "VHDL Process Statement warning at ata_ctrl_a.vhd(187): signal \"s_0_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995090 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "h_0_i ata_ctrl_a.vhd(199) " "VHDL Process Statement warning at ata_ctrl_a.vhd(199): signal \"h_0_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 199 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995090 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "h_1_i ata_ctrl_a.vhd(200) " "VHDL Process Statement warning at ata_ctrl_a.vhd(200): signal \"h_1_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 200 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995090 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "et_m1_s ata_ctrl_a.vhd(201) " "VHDL Process Statement warning at ata_ctrl_a.vhd(201): signal \"et_m1_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 201 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995090 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "min_9_s ata_ctrl_a.vhd(201) " "VHDL Process Statement warning at ata_ctrl_a.vhd(201): signal \"min_9_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 201 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995090 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "min_1_s ata_ctrl_a.vhd(201) " "VHDL Process Statement warning at ata_ctrl_a.vhd(201): signal \"min_1_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 201 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995090 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "et_m0_s ata_ctrl_a.vhd(202) " "VHDL Process Statement warning at ata_ctrl_a.vhd(202): signal \"et_m0_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 202 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995090 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "min_1_s ata_ctrl_a.vhd(202) " "VHDL Process Statement warning at ata_ctrl_a.vhd(202): signal \"min_1_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 202 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995090 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_1_i ata_ctrl_a.vhd(203) " "VHDL Process Statement warning at ata_ctrl_a.vhd(203): signal \"s_1_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 203 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995090 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_0_i ata_ctrl_a.vhd(204) " "VHDL Process Statement warning at ata_ctrl_a.vhd(204): signal \"s_0_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 204 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995091 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "et_h0_s ata_ctrl_a.vhd(210) " "VHDL Process Statement warning at ata_ctrl_a.vhd(210): signal \"et_h0_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 210 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995091 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "et_h1_s ata_ctrl_a.vhd(211) " "VHDL Process Statement warning at ata_ctrl_a.vhd(211): signal \"et_h1_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 211 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995091 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "et_m1_s ata_ctrl_a.vhd(212) " "VHDL Process Statement warning at ata_ctrl_a.vhd(212): signal \"et_m1_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 212 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995091 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "et_m0_s ata_ctrl_a.vhd(213) " "VHDL Process Statement warning at ata_ctrl_a.vhd(213): signal \"et_m0_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 213 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995091 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "et_s1_s ata_ctrl_a.vhd(214) " "VHDL Process Statement warning at ata_ctrl_a.vhd(214): signal \"et_s1_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 214 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995091 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "et_s0_s ata_ctrl_a.vhd(215) " "VHDL Process Statement warning at ata_ctrl_a.vhd(215): signal \"et_s0_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 215 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995091 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "et_h0_s ata_ctrl_a.vhd(216) " "VHDL Process Statement warning at ata_ctrl_a.vhd(216): signal \"et_h0_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 216 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995091 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "et_h1_s ata_ctrl_a.vhd(217) " "VHDL Process Statement warning at ata_ctrl_a.vhd(217): signal \"et_h1_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 217 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995091 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "et_m1_s ata_ctrl_a.vhd(218) " "VHDL Process Statement warning at ata_ctrl_a.vhd(218): signal \"et_m1_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 218 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995091 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "et_m0_s ata_ctrl_a.vhd(219) " "VHDL Process Statement warning at ata_ctrl_a.vhd(219): signal \"et_m0_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 219 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995091 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "et_s1_s ata_ctrl_a.vhd(220) " "VHDL Process Statement warning at ata_ctrl_a.vhd(220): signal \"et_s1_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 220 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995091 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "et_s0_s ata_ctrl_a.vhd(221) " "VHDL Process Statement warning at ata_ctrl_a.vhd(221): signal \"et_s0_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 221 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995091 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_1k_i ata_ctrl_a.vhd(224) " "VHDL Process Statement warning at ata_ctrl_a.vhd(224): signal \"clk_1k_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 224 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995091 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sec_q_i ata_ctrl_a.vhd(225) " "VHDL Process Statement warning at ata_ctrl_a.vhd(225): signal \"sec_q_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 225 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995091 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "et_h0_s ata_ctrl_a.vhd(87) " "VHDL Process Statement warning at ata_ctrl_a.vhd(87): inferring latch(es) for signal or variable \"et_h0_s\", which holds its previous value in one or more paths through the process" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 87 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1643391995092 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "et_h1_s ata_ctrl_a.vhd(87) " "VHDL Process Statement warning at ata_ctrl_a.vhd(87): inferring latch(es) for signal or variable \"et_h1_s\", which holds its previous value in one or more paths through the process" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 87 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1643391995092 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "et_m0_s ata_ctrl_a.vhd(87) " "VHDL Process Statement warning at ata_ctrl_a.vhd(87): inferring latch(es) for signal or variable \"et_m0_s\", which holds its previous value in one or more paths through the process" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 87 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1643391995092 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "et_m1_s ata_ctrl_a.vhd(87) " "VHDL Process Statement warning at ata_ctrl_a.vhd(87): inferring latch(es) for signal or variable \"et_m1_s\", which holds its previous value in one or more paths through the process" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 87 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1643391995092 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "et_s0_s ata_ctrl_a.vhd(87) " "VHDL Process Statement warning at ata_ctrl_a.vhd(87): inferring latch(es) for signal or variable \"et_s0_s\", which holds its previous value in one or more paths through the process" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 87 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1643391995092 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "et_s1_s ata_ctrl_a.vhd(87) " "VHDL Process Statement warning at ata_ctrl_a.vhd(87): inferring latch(es) for signal or variable \"et_s1_s\", which holds its previous value in one or more paths through the process" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 87 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1643391995092 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "et_s1_s\[0\] ata_ctrl_a.vhd(87) " "Inferred latch for \"et_s1_s\[0\]\" at ata_ctrl_a.vhd(87)" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391995093 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "et_s1_s\[1\] ata_ctrl_a.vhd(87) " "Inferred latch for \"et_s1_s\[1\]\" at ata_ctrl_a.vhd(87)" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391995093 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "et_s1_s\[2\] ata_ctrl_a.vhd(87) " "Inferred latch for \"et_s1_s\[2\]\" at ata_ctrl_a.vhd(87)" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391995093 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "et_s1_s\[3\] ata_ctrl_a.vhd(87) " "Inferred latch for \"et_s1_s\[3\]\" at ata_ctrl_a.vhd(87)" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391995093 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "et_s0_s\[0\] ata_ctrl_a.vhd(87) " "Inferred latch for \"et_s0_s\[0\]\" at ata_ctrl_a.vhd(87)" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391995093 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "et_s0_s\[1\] ata_ctrl_a.vhd(87) " "Inferred latch for \"et_s0_s\[1\]\" at ata_ctrl_a.vhd(87)" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391995093 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "et_s0_s\[2\] ata_ctrl_a.vhd(87) " "Inferred latch for \"et_s0_s\[2\]\" at ata_ctrl_a.vhd(87)" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391995093 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "et_s0_s\[3\] ata_ctrl_a.vhd(87) " "Inferred latch for \"et_s0_s\[3\]\" at ata_ctrl_a.vhd(87)" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391995093 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "et_m1_s\[0\] ata_ctrl_a.vhd(87) " "Inferred latch for \"et_m1_s\[0\]\" at ata_ctrl_a.vhd(87)" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391995093 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "et_m1_s\[1\] ata_ctrl_a.vhd(87) " "Inferred latch for \"et_m1_s\[1\]\" at ata_ctrl_a.vhd(87)" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391995093 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "et_m1_s\[2\] ata_ctrl_a.vhd(87) " "Inferred latch for \"et_m1_s\[2\]\" at ata_ctrl_a.vhd(87)" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391995093 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "et_m1_s\[3\] ata_ctrl_a.vhd(87) " "Inferred latch for \"et_m1_s\[3\]\" at ata_ctrl_a.vhd(87)" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391995093 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "et_m0_s\[0\] ata_ctrl_a.vhd(87) " "Inferred latch for \"et_m0_s\[0\]\" at ata_ctrl_a.vhd(87)" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391995094 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "et_m0_s\[1\] ata_ctrl_a.vhd(87) " "Inferred latch for \"et_m0_s\[1\]\" at ata_ctrl_a.vhd(87)" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391995094 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "et_m0_s\[2\] ata_ctrl_a.vhd(87) " "Inferred latch for \"et_m0_s\[2\]\" at ata_ctrl_a.vhd(87)" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391995094 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "et_m0_s\[3\] ata_ctrl_a.vhd(87) " "Inferred latch for \"et_m0_s\[3\]\" at ata_ctrl_a.vhd(87)" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391995094 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "et_h1_s\[0\] ata_ctrl_a.vhd(87) " "Inferred latch for \"et_h1_s\[0\]\" at ata_ctrl_a.vhd(87)" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391995094 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "et_h1_s\[1\] ata_ctrl_a.vhd(87) " "Inferred latch for \"et_h1_s\[1\]\" at ata_ctrl_a.vhd(87)" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391995094 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "et_h1_s\[2\] ata_ctrl_a.vhd(87) " "Inferred latch for \"et_h1_s\[2\]\" at ata_ctrl_a.vhd(87)" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391995094 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "et_h1_s\[3\] ata_ctrl_a.vhd(87) " "Inferred latch for \"et_h1_s\[3\]\" at ata_ctrl_a.vhd(87)" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391995094 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "et_h0_s\[0\] ata_ctrl_a.vhd(87) " "Inferred latch for \"et_h0_s\[0\]\" at ata_ctrl_a.vhd(87)" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391995094 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "et_h0_s\[1\] ata_ctrl_a.vhd(87) " "Inferred latch for \"et_h0_s\[1\]\" at ata_ctrl_a.vhd(87)" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391995094 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "et_h0_s\[2\] ata_ctrl_a.vhd(87) " "Inferred latch for \"et_h0_s\[2\]\" at ata_ctrl_a.vhd(87)" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391995094 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "et_h0_s\[3\] ata_ctrl_a.vhd(87) " "Inferred latch for \"et_h0_s\[3\]\" at ata_ctrl_a.vhd(87)" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391995094 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ascii_conv_e ascii_conv_e:ascii_conv " "Elaborating entity \"ascii_conv_e\" for hierarchy \"ascii_conv_e:ascii_conv\"" {  } { { "../src/toplevel_a.vhd" "ascii_conv" { Text "D:/Personal/VHDL/Customers/sam/src/toplevel_a.vhd" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643391995105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "txd_e txd_e:txd_control " "Elaborating entity \"txd_e\" for hierarchy \"txd_e:txd_control\"" {  } { { "../src/toplevel_a.vhd" "txd_control" { Text "D:/Personal/VHDL/Customers/sam/src/toplevel_a.vhd" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643391995111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x8_e txd_e:txd_control\|mux4x8_e:uu1 " "Elaborating entity \"mux4x8_e\" for hierarchy \"txd_e:txd_control\|mux4x8_e:uu1\"" {  } { { "../src/txd_a.vhd" "uu1" { Text "D:/Personal/VHDL/Customers/sam/src/txd_a.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643391995117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16_txd_e txd_e:txd_control\|mux16_txd_e:uu2 " "Elaborating entity \"mux16_txd_e\" for hierarchy \"txd_e:txd_control\|mux16_txd_e:uu2\"" {  } { { "../src/txd_a.vhd" "uu2" { Text "D:/Personal/VHDL/Customers/sam/src/txd_a.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643391995123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_ctrl_e txd_e:txd_control\|uart_ctrl_e:uu3 " "Elaborating entity \"uart_ctrl_e\" for hierarchy \"txd_e:txd_control\|uart_ctrl_e:uu3\"" {  } { { "../src/txd_a.vhd" "uu3" { Text "D:/Personal/VHDL/Customers/sam/src/txd_a.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643391995127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cnt4_e txd_e:txd_control\|Cnt4_e:uu5 " "Elaborating entity \"Cnt4_e\" for hierarchy \"txd_e:txd_control\|Cnt4_e:uu5\"" {  } { { "../src/txd_a.vhd" "uu5" { Text "D:/Personal/VHDL/Customers/sam/src/txd_a.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643391995137 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cl_i Cnt4_a.vhd(26) " "VHDL Process Statement warning at Cnt4_a.vhd(26): signal \"cl_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/Cnt4_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/Cnt4_a.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995138 "|toplevel_e|txd_e:txd_control|Cnt4_e:uu5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cnt3_e txd_e:txd_control\|Cnt3_e:uu6 " "Elaborating entity \"Cnt3_e\" for hierarchy \"txd_e:txd_control\|Cnt3_e:uu6\"" {  } { { "../src/txd_a.vhd" "uu6" { Text "D:/Personal/VHDL/Customers/sam/src/txd_a.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643391995148 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cl_i Cnt3_a.vhd(22) " "VHDL Process Statement warning at Cnt3_a.vhd(22): signal \"cl_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/Cnt3_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/Cnt3_a.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995149 "|toplevel_e|txd_e:txd_control|Cnt3_e:uu6"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1643391996353 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1643391997431 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643391997431 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "570 " "Implemented 570 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1643391997685 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1643391997685 ""} { "Info" "ICUT_CUT_TM_LCELLS" "552 " "Implemented 552 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1643391997685 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1643391997685 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 123 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 123 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1643391997711 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 28 18:46:37 2022 " "Processing ended: Fri Jan 28 18:46:37 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1643391997711 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1643391997711 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1643391997711 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391997711 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1643391999744 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1643391999754 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 28 18:46:38 2022 " "Processing started: Fri Jan 28 18:46:38 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1643391999754 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1643391999754 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off TBC_Project -c toplevel_e " "Command: quartus_fit --read_settings_files=off --write_settings_files=off TBC_Project -c toplevel_e" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1643391999754 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1643392001078 ""}
{ "Info" "0" "" "Project  = TBC_Project" {  } {  } 0 0 "Project  = TBC_Project" 0 0 "Fitter" 0 0 1643392001079 ""}
{ "Info" "0" "" "Revision = toplevel_e" {  } {  } 0 0 "Revision = toplevel_e" 0 0 "Fitter" 0 0 1643392001080 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1643392001182 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1643392001182 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "toplevel_e 10M16SAU169C8G " "Selected device 10M16SAU169C8G for design \"toplevel_e\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1643392001197 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1643392001246 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1643392001246 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1643392001567 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1643392001599 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1643392002383 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAU169C8G " "Device 10M08SAU169C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1643392002420 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAU169C8GES " "Device 10M08SAU169C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1643392002420 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04SAU169C8G " "Device 10M04SAU169C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1643392002420 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1643392002420 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ G1 " "Pin ~ALTERA_TMS~ is reserved at location G1" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "D:/Personal/VHDL/Customers/sam/syn/" { { 0 { 0 ""} 0 1111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1643392002426 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "D:/Personal/VHDL/Customers/sam/syn/" { { 0 { 0 ""} 0 1113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1643392002426 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ F5 " "Pin ~ALTERA_TDI~ is reserved at location F5" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "D:/Personal/VHDL/Customers/sam/syn/" { { 0 { 0 ""} 0 1115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1643392002426 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ F6 " "Pin ~ALTERA_TDO~ is reserved at location F6" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "D:/Personal/VHDL/Customers/sam/syn/" { { 0 { 0 ""} 0 1117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1643392002426 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ D7 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location D7" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "D:/Personal/VHDL/Customers/sam/syn/" { { 0 { 0 ""} 0 1119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1643392002426 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ E7 " "Pin ~ALTERA_nCONFIG~ is reserved at location E7" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "D:/Personal/VHDL/Customers/sam/syn/" { { 0 { 0 ""} 0 1121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1643392002426 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ C4 " "Pin ~ALTERA_nSTATUS~ is reserved at location C4" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "D:/Personal/VHDL/Customers/sam/syn/" { { 0 { 0 ""} 0 1123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1643392002426 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ C5 " "Pin ~ALTERA_CONF_DONE~ is reserved at location C5" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "D:/Personal/VHDL/Customers/sam/syn/" { { 0 { 0 ""} 0 1125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1643392002426 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1643392002426 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1643392002428 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1643392002428 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1643392002428 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1643392002428 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1643392002431 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "18 18 " "No exact pin location assignment(s) for 18 pins of 18 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1643392002618 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "41 " "The Timing Analyzer is analyzing 41 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1643392003127 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "toplevel_e.sdc " "Synopsys Design Constraints File file not found: 'toplevel_e.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1643392003130 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1643392003133 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1643392003138 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1643392003140 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1643392003146 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cp_i~input (placed in PIN H5 (CLK1n, DIFFIO_RX_L22n, DIFFOUT_L22n, High_Speed)) " "Automatically promoted node cp_i~input (placed in PIN H5 (CLK1n, DIFFIO_RX_L22n, DIFFOUT_L22n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1643392003215 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tsc_ctrl_e:tea_brew_control\|cstate_s.process2_st " "Destination node tsc_ctrl_e:tea_brew_control\|cstate_s.process2_st" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 4 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Personal/VHDL/Customers/sam/syn/" { { 0 { 0 ""} 0 257 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1643392003215 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1643392003215 ""}  } { { "../src/toplevel_e.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/toplevel_e.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "D:/Personal/VHDL/Customers/sam/syn/" { { 0 { 0 ""} 0 1103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1643392003215 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ata_ctrl_e:ata_control\|cstate_s.result_st  " "Automatically promoted node ata_ctrl_e:ata_control\|cstate_s.result_st " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1643392003215 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "txd_e:txd_control\|mux16_txd_e:uu2\|Mux0~2 " "Destination node txd_e:txd_control\|mux16_txd_e:uu2\|Mux0~2" {  } { { "../src/mux16_txd_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/mux16_txd_a.vhd" 16 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Personal/VHDL/Customers/sam/syn/" { { 0 { 0 ""} 0 745 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1643392003215 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "txd_e:txd_control\|mux16_txd_e:uu2\|Mux0~7 " "Destination node txd_e:txd_control\|mux16_txd_e:uu2\|Mux0~7" {  } { { "../src/mux16_txd_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/mux16_txd_a.vhd" 16 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Personal/VHDL/Customers/sam/syn/" { { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1643392003215 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "txd_e:txd_control\|mux16_txd_e:uu2\|Mux0~8 " "Destination node txd_e:txd_control\|mux16_txd_e:uu2\|Mux0~8" {  } { { "../src/mux16_txd_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/mux16_txd_a.vhd" 16 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Personal/VHDL/Customers/sam/syn/" { { 0 { 0 ""} 0 751 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1643392003215 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "txd_e:txd_control\|mux16_txd_e:uu2\|Mux0~10 " "Destination node txd_e:txd_control\|mux16_txd_e:uu2\|Mux0~10" {  } { { "../src/mux16_txd_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/mux16_txd_a.vhd" 16 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Personal/VHDL/Customers/sam/syn/" { { 0 { 0 ""} 0 753 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1643392003215 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "txd_e:txd_control\|mux16_txd_e:uu2\|Mux0~16 " "Destination node txd_e:txd_control\|mux16_txd_e:uu2\|Mux0~16" {  } { { "../src/mux16_txd_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/mux16_txd_a.vhd" 16 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Personal/VHDL/Customers/sam/syn/" { { 0 { 0 ""} 0 759 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1643392003215 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "txd_e:txd_control\|mux16_txd_e:uu2\|Mux0~18 " "Destination node txd_e:txd_control\|mux16_txd_e:uu2\|Mux0~18" {  } { { "../src/mux16_txd_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/mux16_txd_a.vhd" 16 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Personal/VHDL/Customers/sam/syn/" { { 0 { 0 ""} 0 762 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1643392003215 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ata_ctrl_e:ata_control\|snd_led_o~0 " "Destination node ata_ctrl_e:ata_control\|snd_led_o~0" {  } { { "../src/ata_ctrl_e.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_e.vhd" 40 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Personal/VHDL/Customers/sam/syn/" { { 0 { 0 ""} 0 769 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1643392003215 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ata_ctrl_e:ata_control\|snd_o~0 " "Destination node ata_ctrl_e:ata_control\|snd_o~0" {  } { { "../src/ata_ctrl_e.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_e.vhd" 39 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Personal/VHDL/Customers/sam/syn/" { { 0 { 0 ""} 0 775 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1643392003215 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ata_ctrl_e:ata_control\|Selector30~1 " "Destination node ata_ctrl_e:ata_control\|Selector30~1" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 28 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Personal/VHDL/Customers/sam/syn/" { { 0 { 0 ""} 0 919 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1643392003215 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ata_ctrl_e:ata_control\|Selector23~0 " "Destination node ata_ctrl_e:ata_control\|Selector23~0" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 28 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Personal/VHDL/Customers/sam/syn/" { { 0 { 0 ""} 0 1014 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1643392003215 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1643392003215 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1643392003215 ""}  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 8 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Personal/VHDL/Customers/sam/syn/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1643392003215 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tsc_ctrl_e:tea_brew_control\|s_1_s~0  " "Automatically promoted node tsc_ctrl_e:tea_brew_control\|s_1_s~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1643392003216 ""}  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Personal/VHDL/Customers/sam/syn/" { { 0 { 0 ""} 0 1034 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1643392003216 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rb_i~input (placed in PIN H4 (CLK1p, DIFFIO_RX_L22p, DIFFOUT_L22p, High_Speed)) " "Automatically promoted node rb_i~input (placed in PIN H4 (CLK1p, DIFFIO_RX_L22p, DIFFOUT_L22p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1643392003216 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "txd_e:txd_control\|Cnt3_e:uu6\|state_s.s0~0 " "Destination node txd_e:txd_control\|Cnt3_e:uu6\|state_s.s0~0" {  } { { "../src/Cnt3_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/Cnt3_a.vhd" 4 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Personal/VHDL/Customers/sam/syn/" { { 0 { 0 ""} 0 788 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1643392003216 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "led1_o~output " "Destination node led1_o~output" {  } { { "../src/toplevel_e.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/toplevel_e.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "D:/Personal/VHDL/Customers/sam/syn/" { { 0 { 0 ""} 0 1088 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1643392003216 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1643392003216 ""}  } { { "../src/toplevel_e.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/toplevel_e.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "D:/Personal/VHDL/Customers/sam/syn/" { { 0 { 0 ""} 0 1098 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1643392003216 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1643392003642 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1643392003643 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1643392003644 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1643392003648 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1643392003651 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1643392003652 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1643392003653 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1643392003653 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1643392003697 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1643392003697 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1643392003697 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "16 unused 2.5V 6 10 0 " "Number of I/O pins in group: 16 (unused VREF, 2.5V VCCIO, 6 input, 10 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1643392003703 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1643392003703 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1643392003703 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 8 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1643392003704 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 6 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1643392003704 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 14 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1643392003704 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 30 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1643392003704 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 16 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1643392003704 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 22 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1643392003704 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1643392003704 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1643392003704 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1643392003704 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1643392003745 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1643392003772 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1643392004449 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1643392004614 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1643392004640 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1643392006442 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1643392006443 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1643392008865 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X25_Y10 X37_Y19 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X25_Y10 to location X37_Y19" {  } { { "loc" "" { Generic "D:/Personal/VHDL/Customers/sam/syn/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X25_Y10 to location X37_Y19"} { { 12 { 0 ""} 25 10 13 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1643392009647 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1643392009647 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1643392010859 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1643392010859 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1643392010862 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.49 " "Total time spent on timing analysis during the Fitter is 0.49 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1643392011049 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1643392011064 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1643392011376 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1643392011376 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1643392011919 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1643392012651 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Personal/VHDL/Customers/sam/syn/output_files/toplevel_e.fit.smsg " "Generated suppressed messages file D:/Personal/VHDL/Customers/sam/syn/output_files/toplevel_e.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1643392012928 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5568 " "Peak virtual memory: 5568 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1643392013371 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 28 18:46:53 2022 " "Processing ended: Fri Jan 28 18:46:53 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1643392013371 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1643392013371 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1643392013371 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1643392013371 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1643392014790 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1643392014799 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 28 18:46:54 2022 " "Processing started: Fri Jan 28 18:46:54 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1643392014799 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1643392014799 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off TBC_Project -c toplevel_e " "Command: quartus_asm --read_settings_files=off --write_settings_files=off TBC_Project -c toplevel_e" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1643392014799 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1643392015146 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1643392015807 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1643392015862 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4677 " "Peak virtual memory: 4677 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1643392016314 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 28 18:46:56 2022 " "Processing ended: Fri Jan 28 18:46:56 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1643392016314 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1643392016314 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1643392016314 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1643392016314 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1643392017359 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Power Analyzer Quartus Prime " "Running Quartus Prime Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1643392017367 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 28 18:46:57 2022 " "Processing started: Fri Jan 28 18:46:57 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1643392017367 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Power Analyzer" 0 -1 1643392017367 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off TBC_Project -c toplevel_e " "Command: quartus_pow --read_settings_files=off --write_settings_files=off TBC_Project -c toplevel_e" {  } {  } 0 0 "Command: %1!s!" 0 0 "Power Analyzer" 0 -1 1643392017367 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Power Analyzer" 0 -1 1643392017712 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1643392017716 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1643392017716 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "41 " "The Timing Analyzer is analyzing 41 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Power Analyzer" 0 -1 1643392018063 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "toplevel_e.sdc " "Synopsys Design Constraints File file not found: 'toplevel_e.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Power Analyzer" 0 -1 1643392018078 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cp_i " "Node: cp_i was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register baudrate_e:brd_gen\|c10ec_e:C_1Hz\|state_s\[3\] cp_i " "Register baudrate_e:brd_gen\|c10ec_e:C_1Hz\|state_s\[3\] is being clocked by cp_i" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1643392018081 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1643392018081 "|toplevel_e|cp_i"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ata_ctrl_e:ata_control\|cstate_s.result_st " "Node: ata_ctrl_e:ata_control\|cstate_s.result_st was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ata_ctrl_e:ata_control\|et_m0_s\[3\] ata_ctrl_e:ata_control\|cstate_s.result_st " "Latch ata_ctrl_e:ata_control\|et_m0_s\[3\] is being clocked by ata_ctrl_e:ata_control\|cstate_s.result_st" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1643392018081 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1643392018081 "|toplevel_e|ata_ctrl_e:ata_control|cstate_s.result_st"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tsc_ctrl_e:tea_brew_control\|cstate_s.process1_st " "Node: tsc_ctrl_e:tea_brew_control\|cstate_s.process1_st was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch tsc_ctrl_e:tea_brew_control\|m_1_s\[0\] tsc_ctrl_e:tea_brew_control\|cstate_s.process1_st " "Latch tsc_ctrl_e:tea_brew_control\|m_1_s\[0\] is being clocked by tsc_ctrl_e:tea_brew_control\|cstate_s.process1_st" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1643392018081 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1643392018081 "|toplevel_e|tsc_ctrl_e:tea_brew_control|cstate_s.process1_st"}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Power Analyzer" 0 -1 1643392018082 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1643392018092 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "Power Analyzer" 0 -1 1643392018096 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1643392018101 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Power Analyzer" 0 -1 1643392018345 ""}
{ "Warning" "WPAN_PAN_NO_THERMAL_MODEL_SELECTED" "" "No board thermal model was selected.  Analyzing without board thermal modeling." {  } {  } 0 215044 "No board thermal model was selected.  Analyzing without board thermal modeling." 0 0 "Power Analyzer" 0 -1 1643392018347 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Power Analyzer" 0 -1 1643392018383 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Power Analyzer" 0 -1 1643392018964 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "0.000 millions of transitions / sec " "Average toggle rate for this design is 0.000 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Power Analyzer" 0 -1 1643392021866 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "220.48 mW " "Total thermal power estimate for the design is 220.48 mW" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Report_Window_01.qrpt" "" { Report "c:/intelfpga_lite/18.0/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Power Analyzer" 0 -1 1643392022321 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Power Analyzer 0 s 9 s Quartus Prime " "Quartus Prime Power Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4825 " "Peak virtual memory: 4825 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1643392022500 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 28 18:47:02 2022 " "Processing ended: Fri Jan 28 18:47:02 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1643392022500 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1643392022500 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1643392022500 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Power Analyzer" 0 -1 1643392022500 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Power Analyzer" 0 -1 1643392023919 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1643392023928 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 28 18:47:03 2022 " "Processing started: Fri Jan 28 18:47:03 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1643392023928 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1643392023928 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta TBC_Project -c toplevel_e " "Command: quartus_sta TBC_Project -c toplevel_e" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1643392023928 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1643392024165 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1643392024713 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1643392024714 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1643392024751 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1643392024751 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "41 " "The Timing Analyzer is analyzing 41 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1643392024891 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "toplevel_e.sdc " "Synopsys Design Constraints File file not found: 'toplevel_e.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1643392024920 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1643392024920 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cp_i cp_i " "create_clock -period 1.000 -name cp_i cp_i" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1643392024922 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ata_ctrl_e:ata_control\|cstate_s.result_st ata_ctrl_e:ata_control\|cstate_s.result_st " "create_clock -period 1.000 -name ata_ctrl_e:ata_control\|cstate_s.result_st ata_ctrl_e:ata_control\|cstate_s.result_st" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1643392024922 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name tsc_ctrl_e:tea_brew_control\|cstate_s.process1_st tsc_ctrl_e:tea_brew_control\|cstate_s.process1_st " "create_clock -period 1.000 -name tsc_ctrl_e:tea_brew_control\|cstate_s.process1_st tsc_ctrl_e:tea_brew_control\|cstate_s.process1_st" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1643392024922 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1643392024922 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1643392024925 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1643392024925 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1643392024927 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1643392024938 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1643392024948 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1643392024952 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.959 " "Worst-case setup slack is -6.959" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643392024954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643392024954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.959            -637.309 cp_i  " "   -6.959            -637.309 cp_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643392024954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.036             -66.753 ata_ctrl_e:ata_control\|cstate_s.result_st  " "   -5.036             -66.753 ata_ctrl_e:ata_control\|cstate_s.result_st " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643392024954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.366             -57.207 tsc_ctrl_e:tea_brew_control\|cstate_s.process1_st  " "   -3.366             -57.207 tsc_ctrl_e:tea_brew_control\|cstate_s.process1_st " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643392024954 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1643392024954 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.137 " "Worst-case hold slack is 0.137" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643392024958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643392024958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.137               0.000 cp_i  " "    0.137               0.000 cp_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643392024958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.575               0.000 tsc_ctrl_e:tea_brew_control\|cstate_s.process1_st  " "    0.575               0.000 tsc_ctrl_e:tea_brew_control\|cstate_s.process1_st " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643392024958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.898               0.000 ata_ctrl_e:ata_control\|cstate_s.result_st  " "    0.898               0.000 ata_ctrl_e:ata_control\|cstate_s.result_st " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643392024958 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1643392024958 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.948 " "Worst-case recovery slack is -0.948" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643392024960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643392024960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.948             -16.804 cp_i  " "   -0.948             -16.804 cp_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643392024960 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1643392024960 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.260 " "Worst-case removal slack is 1.260" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643392024962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643392024962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.260               0.000 cp_i  " "    1.260               0.000 cp_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643392024962 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1643392024962 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643392024964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643392024964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -356.906 cp_i  " "   -3.000            -356.906 cp_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643392024964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.421               0.000 tsc_ctrl_e:tea_brew_control\|cstate_s.process1_st  " "    0.421               0.000 tsc_ctrl_e:tea_brew_control\|cstate_s.process1_st " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643392024964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.426               0.000 ata_ctrl_e:ata_control\|cstate_s.result_st  " "    0.426               0.000 ata_ctrl_e:ata_control\|cstate_s.result_st " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643392024964 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1643392024964 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1643392024982 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1643392025016 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1643392026738 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1643392026814 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1643392026822 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.644 " "Worst-case setup slack is -6.644" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643392026823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643392026823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.644            -594.509 cp_i  " "   -6.644            -594.509 cp_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643392026823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.789             -62.560 ata_ctrl_e:ata_control\|cstate_s.result_st  " "   -4.789             -62.560 ata_ctrl_e:ata_control\|cstate_s.result_st " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643392026823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.091             -52.584 tsc_ctrl_e:tea_brew_control\|cstate_s.process1_st  " "   -3.091             -52.584 tsc_ctrl_e:tea_brew_control\|cstate_s.process1_st " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643392026823 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1643392026823 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.108 " "Worst-case hold slack is 0.108" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643392026827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643392026827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.108               0.000 cp_i  " "    0.108               0.000 cp_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643392026827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383               0.000 tsc_ctrl_e:tea_brew_control\|cstate_s.process1_st  " "    0.383               0.000 tsc_ctrl_e:tea_brew_control\|cstate_s.process1_st " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643392026827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.811               0.000 ata_ctrl_e:ata_control\|cstate_s.result_st  " "    0.811               0.000 ata_ctrl_e:ata_control\|cstate_s.result_st " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643392026827 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1643392026827 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.772 " "Worst-case recovery slack is -0.772" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643392026829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643392026829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.772             -13.410 cp_i  " "   -0.772             -13.410 cp_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643392026829 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1643392026829 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.155 " "Worst-case removal slack is 1.155" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643392026831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643392026831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.155               0.000 cp_i  " "    1.155               0.000 cp_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643392026831 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1643392026831 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643392026832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643392026832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -356.906 cp_i  " "   -3.000            -356.906 cp_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643392026832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 tsc_ctrl_e:tea_brew_control\|cstate_s.process1_st  " "    0.305               0.000 tsc_ctrl_e:tea_brew_control\|cstate_s.process1_st " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643392026832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 ata_ctrl_e:ata_control\|cstate_s.result_st  " "    0.453               0.000 ata_ctrl_e:ata_control\|cstate_s.result_st " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643392026832 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1643392026832 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1643392026842 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1643392026985 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1643392026987 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.164 " "Worst-case setup slack is -2.164" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643392026992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643392026992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.164            -124.430 cp_i  " "   -2.164            -124.430 cp_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643392026992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.301             -13.922 ata_ctrl_e:ata_control\|cstate_s.result_st  " "   -1.301             -13.922 ata_ctrl_e:ata_control\|cstate_s.result_st " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643392026992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.765             -11.562 tsc_ctrl_e:tea_brew_control\|cstate_s.process1_st  " "   -0.765             -11.562 tsc_ctrl_e:tea_brew_control\|cstate_s.process1_st " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643392026992 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1643392026992 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.051 " "Worst-case hold slack is 0.051" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643392026996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643392026996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.051               0.000 cp_i  " "    0.051               0.000 cp_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643392026996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215               0.000 tsc_ctrl_e:tea_brew_control\|cstate_s.process1_st  " "    0.215               0.000 tsc_ctrl_e:tea_brew_control\|cstate_s.process1_st " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643392026996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.318               0.000 ata_ctrl_e:ata_control\|cstate_s.result_st  " "    0.318               0.000 ata_ctrl_e:ata_control\|cstate_s.result_st " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643392026996 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1643392026996 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.122 " "Worst-case recovery slack is 0.122" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643392026998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643392026998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.122               0.000 cp_i  " "    0.122               0.000 cp_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643392026998 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1643392026998 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.534 " "Worst-case removal slack is 0.534" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643392027000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643392027000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.534               0.000 cp_i  " "    0.534               0.000 cp_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643392027000 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1643392027000 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643392027001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643392027001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -250.799 cp_i  " "   -3.000            -250.799 cp_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643392027001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299               0.000 tsc_ctrl_e:tea_brew_control\|cstate_s.process1_st  " "    0.299               0.000 tsc_ctrl_e:tea_brew_control\|cstate_s.process1_st " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643392027001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.350               0.000 ata_ctrl_e:ata_control\|cstate_s.result_st  " "    0.350               0.000 ata_ctrl_e:ata_control\|cstate_s.result_st " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643392027001 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1643392027001 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1643392027675 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1643392027676 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4789 " "Peak virtual memory: 4789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1643392027711 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 28 18:47:07 2022 " "Processing ended: Fri Jan 28 18:47:07 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1643392027711 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1643392027711 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1643392027711 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1643392027711 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 146 s " "Quartus Prime Full Compilation was successful. 0 errors, 146 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1643392028436 ""}
