$ Start of Compile
#Thu Oct 26 21:11:18 2006

Synplicity VHDL Compiler, version 3.4.1, Build 137R, built Apr  7 2006
Copyright (C) 1994-2005, Synplicity Inc.  All Rights Reserved

@N:"D:\Designs\GA_eval\vhd\top.vhd":49:7:49:8|Top entity is set to ga.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Oct 26 21:11:18 2006

$ Start of Compile
#Wed Nov 01 15:27:22 2006

Synplicity VHDL Compiler, version 3.4.1, Build 137R, built Apr  7 2006
Copyright (C) 1994-2005, Synplicity Inc.  All Rights Reserved

@I:: "D:\Designs\GA_eval\vhd\arith_pkg.vhd"
@I:: "D:\Designs\GA_eval\vhd\dhga_pkg.vhd"
@I:: "D:\Designs\GA_eval\vhd\delay_regs.vhd"
@I:: "D:\Designs\GA_eval\vhd\control_v5.vhd"
@I:: "D:\Designs\GA_eval\vhd\crossover_v2.vhd"
@I:: "D:\Designs\GA_eval\vhd\fit_calc.vhd"
@I:: "D:\Designs\GA_eval\vhd\fit_eval_elite3.vhd"
@I:: "D:\Designs\GA_eval\vhd\fix_elite.vhd"
@I:: "D:\Designs\GA_eval\vhd\mutation_v2.vhd"
@I:: "D:\Designs\GA_eval\vhd\obs.vhd"
@I:: "D:\Designs\GA_eval\vhd\rng.vhd"
@I:: "D:\Designs\GA_eval\vhd\selection.vhd"
@I:: "D:\Designs\GA_eval\vhd\spram1.vhd"
@I:: "D:\Designs\GA_eval\vhd\top_fit_eval.vhd"
@I:: "D:\Designs\GA_eval\vhd\top.vhd"
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 01 15:27:22 2006

$ Start of Compile
#Wed Nov 01 15:27:35 2006

Synplicity VHDL Compiler, version 3.4.1, Build 137R, built Apr  7 2006
Copyright (C) 1994-2005, Synplicity Inc.  All Rights Reserved

@I:: "D:\Designs\GA_eval\vhd\arith_pkg.vhd"
@I:: "D:\Designs\GA_eval\vhd\dhga_pkg.vhd"
@I:: "D:\Designs\GA_eval\vhd\delay_regs.vhd"
@I:: "D:\Designs\GA_eval\vhd\control_v5.vhd"
@I:: "D:\Designs\GA_eval\vhd\crossover_v2.vhd"
@I:: "D:\Designs\GA_eval\vhd\fit_calc.vhd"
@I:: "D:\Designs\GA_eval\vhd\fit_eval_elite3.vhd"
@I:: "D:\Designs\GA_eval\vhd\fix_elite.vhd"
@I:: "D:\Designs\GA_eval\vhd\mutation_v2.vhd"
@I:: "D:\Designs\GA_eval\vhd\obs.vhd"
@I:: "D:\Designs\GA_eval\vhd\rng.vhd"
@I:: "D:\Designs\GA_eval\vhd\selection.vhd"
@I:: "D:\Designs\GA_eval\vhd\spram1.vhd"
@I:: "D:\Designs\GA_eval\vhd\top_fit_eval.vhd"
@I:: "D:\Designs\GA_eval\vhd\top.vhd"
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 01 15:27:35 2006

$ Start of Compile
#Wed Nov 01 15:27:36 2006

Synplicity VHDL Compiler, version 3.4.1, Build 137R, built Apr  7 2006
Copyright (C) 1994-2005, Synplicity Inc.  All Rights Reserved

@I:: "D:\Designs\GA_eval\vhd\arith_pkg.vhd"
@I:: "D:\Designs\GA_eval\vhd\dhga_pkg.vhd"
@I:: "D:\Designs\GA_eval\vhd\delay_regs.vhd"
@I:: "D:\Designs\GA_eval\vhd\control_v5.vhd"
@I:: "D:\Designs\GA_eval\vhd\crossover_v2.vhd"
@I:: "D:\Designs\GA_eval\vhd\fit_calc.vhd"
@I:: "D:\Designs\GA_eval\vhd\fit_eval_elite3.vhd"
@I:: "D:\Designs\GA_eval\vhd\fix_elite.vhd"
@I:: "D:\Designs\GA_eval\vhd\mutation_v2.vhd"
@I:: "D:\Designs\GA_eval\vhd\obs.vhd"
@I:: "D:\Designs\GA_eval\vhd\rng.vhd"
@I:: "D:\Designs\GA_eval\vhd\selection.vhd"
@I:: "D:\Designs\GA_eval\vhd\spram1.vhd"
@I:: "D:\Designs\GA_eval\vhd\top_fit_eval.vhd"
@I:: "D:\Designs\GA_eval\vhd\top.vhd"
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 01 15:27:36 2006

$ Start of Compile
#Wed Nov 01 15:27:37 2006

Synplicity VHDL Compiler, version 3.4.1, Build 137R, built Apr  7 2006
Copyright (C) 1994-2005, Synplicity Inc.  All Rights Reserved

@I:: "D:\Designs\GA_eval\vhd\arith_pkg.vhd"
@I:: "D:\Designs\GA_eval\vhd\dhga_pkg.vhd"
@I:: "D:\Designs\GA_eval\vhd\delay_regs.vhd"
@I:: "D:\Designs\GA_eval\vhd\control_v5.vhd"
@I:: "D:\Designs\GA_eval\vhd\crossover_v2.vhd"
@I:: "D:\Designs\GA_eval\vhd\fit_calc.vhd"
@I:: "D:\Designs\GA_eval\vhd\fit_eval_elite3.vhd"
@I:: "D:\Designs\GA_eval\vhd\fix_elite.vhd"
@I:: "D:\Designs\GA_eval\vhd\mutation_v2.vhd"
@I:: "D:\Designs\GA_eval\vhd\obs.vhd"
@I:: "D:\Designs\GA_eval\vhd\rng.vhd"
@I:: "D:\Designs\GA_eval\vhd\selection.vhd"
@I:: "D:\Designs\GA_eval\vhd\spram1.vhd"
@I:: "D:\Designs\GA_eval\vhd\top_fit_eval.vhd"
@I:: "D:\Designs\GA_eval\vhd\top.vhd"
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 01 15:27:37 2006

$ Start of Compile
#Wed Nov 01 15:27:46 2006

Synplicity VHDL Compiler, version 3.4.1, Build 137R, built Apr  7 2006
Copyright (C) 1994-2005, Synplicity Inc.  All Rights Reserved

@I:: "D:\Designs\GA_eval\vhd\arith_pkg.vhd"
@I:: "D:\Designs\GA_eval\vhd\dhga_pkg.vhd"
@I:: "D:\Designs\GA_eval\vhd\delay_regs.vhd"
@I:: "D:\Designs\GA_eval\vhd\control_v5.vhd"
@I:: "D:\Designs\GA_eval\vhd\crossover_v2.vhd"
@I:: "D:\Designs\GA_eval\vhd\fit_calc.vhd"
@I:: "D:\Designs\GA_eval\vhd\fit_eval_elite3.vhd"
@I:: "D:\Designs\GA_eval\vhd\fix_elite.vhd"
@I:: "D:\Designs\GA_eval\vhd\mutation_v2.vhd"
@I:: "D:\Designs\GA_eval\vhd\obs.vhd"
@I:: "D:\Designs\GA_eval\vhd\rng.vhd"
@I:: "D:\Designs\GA_eval\vhd\selection.vhd"
@I:: "D:\Designs\GA_eval\vhd\spram1.vhd"
@I:: "D:\Designs\GA_eval\vhd\top_fit_eval.vhd"
@I:: "D:\Designs\GA_eval\vhd\top.vhd"
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 01 15:27:47 2006

$ Start of Compile
#Wed Nov 01 15:29:24 2006

Synplicity VHDL Compiler, version 3.4.1, Build 137R, built Apr  7 2006
Copyright (C) 1994-2005, Synplicity Inc.  All Rights Reserved

@I:: "D:\Designs\GA_eval\vhd\arith_pkg.vhd"
@I:: "D:\Designs\GA_eval\vhd\dhga_pkg.vhd"
@I:: "D:\Designs\GA_eval\vhd\delay_regs.vhd"
@I:: "D:\Designs\GA_eval\vhd\control_v5.vhd"
@I:: "D:\Designs\GA_eval\vhd\crossover_v2.vhd"
@I:: "D:\Designs\GA_eval\vhd\fit_calc.vhd"
@I:: "D:\Designs\GA_eval\vhd\fit_eval_elite3.vhd"
@I:: "D:\Designs\GA_eval\vhd\fix_elite.vhd"
@I:: "D:\Designs\GA_eval\vhd\mutation_v2.vhd"
@I:: "D:\Designs\GA_eval\vhd\obs.vhd"
@I:: "D:\Designs\GA_eval\vhd\rng.vhd"
@I:: "D:\Designs\GA_eval\vhd\selection.vhd"
@I:: "D:\Designs\GA_eval\vhd\spram1.vhd"
@I:: "D:\Designs\GA_eval\vhd\top_fit_eval.vhd"
@I:: "D:\Designs\GA_eval\vhd\top.vhd"
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 01 15:29:24 2006

$ Start of Compile
#Wed Nov 01 18:23:54 2006

Synplicity VHDL Compiler, version 3.4.1, Build 137R, built Apr  7 2006
Copyright (C) 1994-2005, Synplicity Inc.  All Rights Reserved

@I:: "D:\Designs\GA_eval\vhd\arith_pkg.vhd"
@I:: "D:\Designs\GA_eval\vhd\dhga_pkg.vhd"
@I:: "D:\Designs\GA_eval\vhd\delay_regs.vhd"
@I:: "D:\Designs\GA_eval\vhd\control_v5.vhd"
@I:: "D:\Designs\GA_eval\vhd\crossover_v2.vhd"
@I:: "D:\Designs\GA_eval\vhd\fit_calc.vhd"
@I:: "D:\Designs\GA_eval\vhd\fit_eval_elite3.vhd"
@I:: "D:\Designs\GA_eval\vhd\fix_elite.vhd"
@I:: "D:\Designs\GA_eval\vhd\mutation_v2.vhd"
@I:: "D:\Designs\GA_eval\vhd\obs.vhd"
@I:: "D:\Designs\GA_eval\vhd\rng.vhd"
@I:: "D:\Designs\GA_eval\vhd\selection.vhd"
@I:: "D:\Designs\GA_eval\vhd\spram1.vhd"
@I:: "D:\Designs\GA_eval\vhd\top_fit_eval.vhd"
@I:: "D:\Designs\GA_eval\vhd\top.vhd"
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 01 18:23:55 2006

