

================================================================
== Vitis HLS Report for 'mp_mul_67_69_Pipeline_VITIS_LOOP_157_4'
================================================================
* Date:           Tue May 20 14:38:25 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.040 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       10|       16|  0.100 us|  0.160 us|    2|    8|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_157_4  |        8|       14|         9|          1|          1|  1 ~ 7|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1310|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     68|    -|
|Register         |        -|    -|    1182|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1182|   1474|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln105_fu_493_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln123_fu_423_p2     |         +|   0|  0|  40|          33|          33|
    |add_ln130_79_fu_469_p2  |         +|   0|  0|  40|          33|          33|
    |add_ln130_80_fu_479_p2  |         +|   0|  0|  40|          33|          33|
    |add_ln130_fu_465_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln133_fu_543_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln157_fu_292_p2     |         +|   0|  0|  13|           4|           1|
    |t_fu_709_p2             |         +|   0|  0|  11|           3|           3|
    |tempReg_fu_614_p2       |         +|   0|  0|  71|          64|          64|
    |temp_37_fu_499_p2       |         +|   0|  0|  41|          34|          34|
    |temp_fu_433_p2          |         +|   0|  0|  41|          34|          34|
    |u_fu_629_p2             |         +|   0|  0|  71|          64|          64|
    |v_127_fu_555_p2         |         +|   0|  0|  71|          64|          64|
    |sub_ln158_fu_244_p2     |         -|   0|  0|  13|           4|           4|
    |and_ln160_fu_681_p2     |       and|   0|  0|  64|          64|          64|
    |icmp_ln157_fu_229_p2    |      icmp|   0|  0|  13|           4|           5|
    |or_ln105_5_fu_573_p2    |        or|   0|  0|  64|          64|          64|
    |or_ln160_6_fu_691_p2    |        or|   0|  0|  64|          64|          64|
    |or_ln160_fu_651_p2      |        or|   0|  0|  64|          64|          64|
    |select_ln158_fu_307_p3  |    select|   0|  0|  64|           1|          64|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    |xor_ln105_23_fu_561_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_24_fu_567_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_25_fu_579_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln158_fu_262_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln160_13_fu_647_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln160_15_fu_686_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln160_16_fu_664_p2  |       xor|   0|  0|   2|           1|           2|
    |xor_ln160_fu_643_p2     |       xor|   0|  0|  64|          64|          64|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|1310|        1146|        1210|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j       |   9|          2|    4|          8|
    |j_11_fu_100              |   9|          2|    4|          8|
    |t_33_fu_92               |   9|          2|    3|          6|
    |u_34_out_o               |  14|          3|   64|        192|
    |v_35_fu_96               |   9|          2|   64|        128|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  68|         15|  141|        346|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |add_ln105_reg_872                      |  32|   0|   32|          0|
    |add_ln133_reg_882                      |  32|   0|   64|         32|
    |add_ln133_reg_882_pp0_iter7_reg        |  32|   0|   64|         32|
    |ah_reg_785                             |  32|   0|   32|          0|
    |al_reg_775                             |  32|   0|   32|          0|
    |ap_CS_fsm                              |   1|   0|    1|          0|
    |ap_done_reg                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg       |   1|   0|    1|          0|
    |bh_reg_790                             |  32|   0|   32|          0|
    |bl_reg_780                             |  32|   0|   32|          0|
    |icmp_ln157_reg_751                     |   1|   0|    1|          0|
    |j_11_fu_100                            |   4|   0|    4|          0|
    |t_33_fu_92                             |   3|   0|    3|          0|
    |tempReg_reg_887                        |  64|   0|   64|          0|
    |tempReg_reg_887_pp0_iter7_reg          |  64|   0|   64|          0|
    |tmp_188_reg_861                        |   2|   0|    2|          0|
    |tmp_189_reg_845                        |  32|   0|   32|          0|
    |tmp_189_reg_845_pp0_iter4_reg          |  32|   0|   32|          0|
    |tmp_190_reg_851                        |  32|   0|   32|          0|
    |tmp_190_reg_851_pp0_iter4_reg          |  32|   0|   32|          0|
    |tmp_191_reg_856                        |  32|   0|   32|          0|
    |tmp_192_reg_877                        |   2|   0|    2|          0|
    |tmp_s_reg_840                          |  32|   0|   32|          0|
    |trunc_ln106_114_reg_824                |  32|   0|   32|          0|
    |trunc_ln106_115_reg_829                |  32|   0|   32|          0|
    |trunc_ln106_116_reg_834                |  32|   0|   32|          0|
    |trunc_ln106_116_reg_834_pp0_iter4_reg  |  32|   0|   32|          0|
    |trunc_ln106_reg_819                    |  32|   0|   32|          0|
    |trunc_ln125_reg_866                    |  32|   0|   32|          0|
    |trunc_ln125_reg_866_pp0_iter5_reg      |  32|   0|   32|          0|
    |trunc_ln158_3_reg_760                  |   1|   0|    1|          0|
    |u_34_out_load_reg_896                  |  64|   0|   64|          0|
    |u_reg_901                              |  64|   0|   64|          0|
    |v_35_fu_96                             |  64|   0|   64|          0|
    |icmp_ln157_reg_751                     |  64|  32|    1|          0|
    |tmp_191_reg_856                        |  64|  32|   32|          0|
    |trunc_ln106_reg_819                    |  64|  32|   32|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  |1182|  96| 1119|         64|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+----------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+--------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  mp_mul.67.69_Pipeline_VITIS_LOOP_157_4|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  mp_mul.67.69_Pipeline_VITIS_LOOP_157_4|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  mp_mul.67.69_Pipeline_VITIS_LOOP_157_4|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  mp_mul.67.69_Pipeline_VITIS_LOOP_157_4|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  mp_mul.67.69_Pipeline_VITIS_LOOP_157_4|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  mp_mul.67.69_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_428_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.67.69_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_428_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.67.69_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_428_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.67.69_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_428_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.67.69_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_432_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.67.69_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_432_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.67.69_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_432_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.67.69_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_432_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.67.69_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_436_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.67.69_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_436_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.67.69_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_436_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.67.69_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_436_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.67.69_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_440_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.67.69_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_440_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.67.69_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_440_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.67.69_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_440_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.67.69_Pipeline_VITIS_LOOP_157_4|  return value|
|indvars_iv          |   in|    3|     ap_none|                              indvars_iv|        scalar|
|v                   |   in|   64|     ap_none|                                       v|        scalar|
|zext_ln156          |   in|    4|     ap_none|                              zext_ln156|        scalar|
|a_address0          |  out|    3|   ap_memory|                                       a|         array|
|a_ce0               |  out|    1|   ap_memory|                                       a|         array|
|a_q0                |   in|   64|   ap_memory|                                       a|         array|
|i_17                |   in|    4|     ap_none|                                    i_17|        scalar|
|b_0_address0        |  out|    3|   ap_memory|                                     b_0|         array|
|b_0_ce0             |  out|    1|   ap_memory|                                     b_0|         array|
|b_0_q0              |   in|   64|   ap_memory|                                     b_0|         array|
|b_1_address0        |  out|    3|   ap_memory|                                     b_1|         array|
|b_1_ce0             |  out|    1|   ap_memory|                                     b_1|         array|
|b_1_q0              |   in|   64|   ap_memory|                                     b_1|         array|
|v_35_out            |  out|   64|      ap_vld|                                v_35_out|       pointer|
|v_35_out_ap_vld     |  out|    1|      ap_vld|                                v_35_out|       pointer|
|u_34_out_i          |   in|   64|     ap_ovld|                                u_34_out|       pointer|
|u_34_out_o          |  out|   64|     ap_ovld|                                u_34_out|       pointer|
|u_34_out_o_ap_vld   |  out|    1|     ap_ovld|                                u_34_out|       pointer|
|t_33_out            |  out|    3|      ap_vld|                                t_33_out|       pointer|
|t_33_out_ap_vld     |  out|    1|      ap_vld|                                t_33_out|       pointer|
+--------------------+-----+-----+------------+----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.62>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%t_33 = alloca i32 1" [src/generic/fp_generic.c:140]   --->   Operation 12 'alloca' 't_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%v_35 = alloca i32 1" [src/generic/fp_generic.c:140]   --->   Operation 13 'alloca' 'v_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%j_11 = alloca i32 1" [src/generic/fp_generic.c:139]   --->   Operation 14 'alloca' 'j_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i_17_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %i_17"   --->   Operation 15 'read' 'i_17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln156_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln156"   --->   Operation 16 'read' 'zext_ln156_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%v_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %v"   --->   Operation 17 'read' 'v_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvars_iv_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %indvars_iv"   --->   Operation 18 'read' 'indvars_iv_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln156_cast = zext i4 %zext_ln156_read"   --->   Operation 19 'zext' 'zext_ln156_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvars_iv_cast = zext i3 %indvars_iv_read"   --->   Operation 20 'zext' 'indvars_iv_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln139 = store i4 %indvars_iv_cast, i4 %j_11" [src/generic/fp_generic.c:139]   --->   Operation 21 'store' 'store_ln139' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %v_read, i64 %v_35" [src/generic/fp_generic.c:140]   --->   Operation 22 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %zext_ln156_cast, i64 %u_34_out" [src/generic/fp_generic.c:140]   --->   Operation 23 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln140 = store i3 0, i3 %t_33" [src/generic/fp_generic.c:140]   --->   Operation 24 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc58"   --->   Operation 25 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%j = load i4 %j_11" [src/generic/fp_generic.c:158]   --->   Operation 26 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.73ns)   --->   "%icmp_ln157 = icmp_eq  i4 %j, i4 8" [src/generic/fp_generic.c:157]   --->   Operation 27 'icmp' 'icmp_ln157' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln157 = br i1 %icmp_ln157, void %for.inc58.split, void %for.inc63.exitStub" [src/generic/fp_generic.c:157]   --->   Operation 28 'br' 'br_ln157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln158 = trunc i4 %j" [src/generic/fp_generic.c:158]   --->   Operation 29 'trunc' 'trunc_ln158' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln158 = zext i3 %trunc_ln158" [src/generic/fp_generic.c:158]   --->   Operation 30 'zext' 'zext_ln158' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%a_addr = getelementptr i64 %a, i32 0, i32 %zext_ln158" [src/generic/fp_generic.c:158]   --->   Operation 31 'getelementptr' 'a_addr' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (2.32ns)   --->   "%a_load = load i3 %a_addr" [src/generic/fp_generic.c:158]   --->   Operation 32 'load' 'a_load' <Predicate = (!icmp_ln157)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 33 [1/1] (1.73ns)   --->   "%sub_ln158 = sub i4 %i_17_read, i4 %j" [src/generic/fp_generic.c:158]   --->   Operation 33 'sub' 'sub_ln158' <Predicate = (!icmp_ln157)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln158_3 = trunc i4 %sub_ln158" [src/generic/fp_generic.c:158]   --->   Operation 34 'trunc' 'trunc_ln158_3' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %sub_ln158, i32 3" [src/generic/fp_generic.c:158]   --->   Operation 35 'bitselect' 'bit_sel' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.97ns)   --->   "%xor_ln158 = xor i1 %bit_sel, i1 1" [src/generic/fp_generic.c:158]   --->   Operation 36 'xor' 'xor_ln158' <Predicate = (!icmp_ln157)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%part_sel = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %sub_ln158, i32 1, i32 2" [src/generic/fp_generic.c:158]   --->   Operation 37 'partselect' 'part_sel' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%add_ln = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %xor_ln158, i2 %part_sel" [src/generic/fp_generic.c:158]   --->   Operation 38 'bitconcatenate' 'add_ln' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln158_9 = zext i3 %add_ln" [src/generic/fp_generic.c:158]   --->   Operation 39 'zext' 'zext_ln158_9' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%b_0_addr = getelementptr i64 %b_0, i32 0, i32 %zext_ln158_9" [src/generic/fp_generic.c:158]   --->   Operation 40 'getelementptr' 'b_0_addr' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%b_1_addr = getelementptr i64 %b_1, i32 0, i32 %zext_ln158_9" [src/generic/fp_generic.c:158]   --->   Operation 41 'getelementptr' 'b_1_addr' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_1 : Operation 42 [2/2] (2.32ns)   --->   "%b_0_load = load i3 %b_0_addr" [src/generic/fp_generic.c:158]   --->   Operation 42 'load' 'b_0_load' <Predicate = (!icmp_ln157)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 43 [2/2] (2.32ns)   --->   "%b_1_load = load i3 %b_1_addr" [src/generic/fp_generic.c:158]   --->   Operation 43 'load' 'b_1_load' <Predicate = (!icmp_ln157)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 44 [1/1] (1.73ns)   --->   "%add_ln157 = add i4 %j, i4 1" [src/generic/fp_generic.c:157]   --->   Operation 44 'add' 'add_ln157' <Predicate = (!icmp_ln157)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln139 = store i4 %add_ln157, i4 %j_11" [src/generic/fp_generic.c:139]   --->   Operation 45 'store' 'store_ln139' <Predicate = (!icmp_ln157)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.80>
ST_2 : Operation 46 [1/2] ( I:2.32ns O:2.32ns )   --->   "%a_load = load i3 %a_addr" [src/generic/fp_generic.c:158]   --->   Operation 46 'load' 'a_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%al = trunc i64 %a_load" [src/generic/fp_generic.c:158]   --->   Operation 47 'trunc' 'al' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/2] ( I:2.32ns O:2.32ns )   --->   "%b_0_load = load i3 %b_0_addr" [src/generic/fp_generic.c:158]   --->   Operation 48 'load' 'b_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 49 [1/2] ( I:2.32ns O:2.32ns )   --->   "%b_1_load = load i3 %b_1_addr" [src/generic/fp_generic.c:158]   --->   Operation 49 'load' 'b_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 50 [1/1] (1.48ns)   --->   "%select_ln158 = select i1 %trunc_ln158_3, i64 %b_1_load, i64 %b_0_load" [src/generic/fp_generic.c:158]   --->   Operation 50 'select' 'select_ln158' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%bl = trunc i64 %select_ln158" [src/generic/fp_generic.c:103->src/generic/fp_generic.c:158]   --->   Operation 51 'trunc' 'bl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%ah = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %a_load, i32 32, i32 63" [src/generic/fp_generic.c:110->src/generic/fp_generic.c:158]   --->   Operation 52 'partselect' 'ah' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%bh = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %select_ln158, i32 32, i32 63" [src/generic/fp_generic.c:112->src/generic/fp_generic.c:158]   --->   Operation 53 'partselect' 'bh' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i32 %al" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:158]   --->   Operation 54 'zext' 'zext_ln105' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i32 %ah" [src/generic/fp_generic.c:110->src/generic/fp_generic.c:158]   --->   Operation 55 'zext' 'zext_ln110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln105_77 = zext i32 %bl" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:158]   --->   Operation 56 'zext' 'zext_ln105_77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i32 %bh" [src/generic/fp_generic.c:112->src/generic/fp_generic.c:158]   --->   Operation 57 'zext' 'zext_ln112' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [2/2] (6.91ns)   --->   "%albl = mul i64 %zext_ln105_77, i64 %zext_ln105" [src/generic/fp_generic.c:114->src/generic/fp_generic.c:158]   --->   Operation 58 'mul' 'albl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [2/2] (6.91ns)   --->   "%albh = mul i64 %zext_ln112, i64 %zext_ln105" [src/generic/fp_generic.c:115->src/generic/fp_generic.c:158]   --->   Operation 59 'mul' 'albh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [2/2] (6.91ns)   --->   "%ahbl = mul i64 %zext_ln105_77, i64 %zext_ln110" [src/generic/fp_generic.c:116->src/generic/fp_generic.c:158]   --->   Operation 60 'mul' 'ahbl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [2/2] (6.91ns)   --->   "%ahbh = mul i64 %zext_ln112, i64 %zext_ln110" [src/generic/fp_generic.c:117->src/generic/fp_generic.c:158]   --->   Operation 61 'mul' 'ahbh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 62 [1/2] (6.91ns)   --->   "%albl = mul i64 %zext_ln105_77, i64 %zext_ln105" [src/generic/fp_generic.c:114->src/generic/fp_generic.c:158]   --->   Operation 62 'mul' 'albl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln106 = trunc i64 %albl" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 63 'trunc' 'trunc_ln106' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/2] (6.91ns)   --->   "%albh = mul i64 %zext_ln112, i64 %zext_ln105" [src/generic/fp_generic.c:115->src/generic/fp_generic.c:158]   --->   Operation 64 'mul' 'albh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln106_114 = trunc i64 %albh" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 65 'trunc' 'trunc_ln106_114' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/2] (6.91ns)   --->   "%ahbl = mul i64 %zext_ln105_77, i64 %zext_ln110" [src/generic/fp_generic.c:116->src/generic/fp_generic.c:158]   --->   Operation 66 'mul' 'ahbl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln106_115 = trunc i64 %ahbl" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 67 'trunc' 'trunc_ln106_115' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/2] (6.91ns)   --->   "%ahbh = mul i64 %zext_ln112, i64 %zext_ln110" [src/generic/fp_generic.c:117->src/generic/fp_generic.c:158]   --->   Operation 68 'mul' 'ahbh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln106_116 = trunc i64 %ahbh" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 69 'trunc' 'trunc_ln106_116' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %albl, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 70 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_189 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ahbl, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 71 'partselect' 'tmp_189' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_190 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %albh, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 72 'partselect' 'tmp_190' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_191 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ahbh, i32 32, i32 63" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:158]   --->   Operation 73 'partselect' 'tmp_191' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.14>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i32 %tmp_s" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 74 'zext' 'zext_ln106' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i32 %trunc_ln106_115" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:158]   --->   Operation 75 'zext' 'zext_ln123' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln123_67 = zext i32 %trunc_ln106_114" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:158]   --->   Operation 76 'zext' 'zext_ln123_67' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (2.55ns)   --->   "%add_ln123 = add i33 %zext_ln123, i33 %zext_ln123_67" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:158]   --->   Operation 77 'add' 'add_ln123' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln123_68 = zext i33 %add_ln123" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:158]   --->   Operation 78 'zext' 'zext_ln123_68' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (2.59ns)   --->   "%temp = add i34 %zext_ln123_68, i34 %zext_ln106" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:158]   --->   Operation 79 'add' 'temp' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_188 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %temp, i32 32, i32 33" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 80 'partselect' 'tmp_188' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln125 = trunc i34 %temp" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:158]   --->   Operation 81 'trunc' 'trunc_ln125' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.92>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln106_79 = zext i2 %tmp_188" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 82 'zext' 'zext_ln106_79' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln106_80 = zext i32 %tmp_189" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 83 'zext' 'zext_ln106_80' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln106_81 = zext i32 %tmp_190" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 84 'zext' 'zext_ln106_81' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i32 %trunc_ln106_116" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 85 'zext' 'zext_ln130' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln130 = add i32 %trunc_ln106_116, i32 %tmp_189" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 86 'add' 'add_ln130' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 87 [1/1] (2.55ns)   --->   "%add_ln130_79 = add i33 %zext_ln130, i33 %zext_ln106_80" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 87 'add' 'add_ln130_79' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln130_67 = zext i33 %add_ln130_79" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 88 'zext' 'zext_ln130_67' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (2.55ns)   --->   "%add_ln130_80 = add i33 %zext_ln106_81, i33 %zext_ln106_79" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 89 'add' 'add_ln130_80' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln130 = trunc i33 %add_ln130_80" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 90 'trunc' 'trunc_ln130' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln130_68 = zext i33 %add_ln130_80" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 91 'zext' 'zext_ln130_68' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln105 = add i32 %trunc_ln130, i32 %add_ln130" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:158]   --->   Operation 92 'add' 'add_ln105' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 93 [1/1] (2.59ns)   --->   "%temp_37 = add i34 %zext_ln130_68, i34 %zext_ln130_67" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 93 'add' 'temp_37' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_192 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %temp_37, i32 32, i32 33" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:158]   --->   Operation 94 'partselect' 'tmp_192' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.04>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%v_35_load = load i64 %v_35" [src/generic/fp_generic.c:159]   --->   Operation 95 'load' 'v_35_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%shl_ln125_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln125, i32 0" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:158]   --->   Operation 96 'bitconcatenate' 'shl_ln125_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%and_ln133_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %tmp_191, i32 0" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:158]   --->   Operation 97 'bitconcatenate' 'and_ln133_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%and_ln133_4 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i2.i32, i2 %tmp_192, i32 0" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:158]   --->   Operation 98 'bitconcatenate' 'and_ln133_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i34 %and_ln133_4" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:158]   --->   Operation 99 'zext' 'zext_ln133' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (3.52ns)   --->   "%add_ln133 = add i64 %zext_ln133, i64 %and_ln133_3" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:158]   --->   Operation 100 'add' 'add_ln133' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln125, i32 %trunc_ln106" [src/generic/fp_generic.c:159]   --->   Operation 101 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (3.52ns)   --->   "%v_127 = add i64 %or_ln, i64 %v_35_load" [src/generic/fp_generic.c:159]   --->   Operation 102 'add' 'v_127' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105_23 = xor i64 %v_127, i64 %shl_ln125_s" [src/config.h:105->src/generic/fp_generic.c:159]   --->   Operation 103 'xor' 'xor_ln105_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105_24 = xor i64 %shl_ln125_s, i64 %v_35_load" [src/config.h:105->src/generic/fp_generic.c:159]   --->   Operation 104 'xor' 'xor_ln105_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%or_ln105_5 = or i64 %xor_ln105_23, i64 %xor_ln105_24" [src/config.h:105->src/generic/fp_generic.c:159]   --->   Operation 105 'or' 'or_ln105_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105_25 = xor i64 %or_ln105_5, i64 %v_127" [src/config.h:105->src/generic/fp_generic.c:159]   --->   Operation 106 'xor' 'xor_ln105_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%carry = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln105_25, i32 63" [src/config.h:105->src/generic/fp_generic.c:159]   --->   Operation 107 'bitselect' 'carry' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%zext_ln105_78 = zext i1 %carry" [src/config.h:105->src/generic/fp_generic.c:159]   --->   Operation 108 'zext' 'zext_ln105_78' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%tmp_12 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %add_ln133, i32 32, i32 63" [src/generic/fp_generic.c:160]   --->   Operation 109 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%or_ln5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %tmp_12, i32 %add_ln105" [src/generic/fp_generic.c:160]   --->   Operation 110 'bitconcatenate' 'or_ln5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (3.52ns) (out node of the LUT)   --->   "%tempReg = add i64 %or_ln5, i64 %zext_ln105_78" [src/generic/fp_generic.c:160]   --->   Operation 111 'add' 'tempReg' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 112 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %v_127, i64 %v_35" [src/generic/fp_generic.c:140]   --->   Operation 112 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>

State 8 <SV = 7> <Delay = 5.10>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%u_34_out_load = load i64 %u_34_out" [src/generic/fp_generic.c:160]   --->   Operation 113 'load' 'u_34_out_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (3.52ns)   --->   "%u = add i64 %tempReg, i64 %u_34_out_load" [src/generic/fp_generic.c:160]   --->   Operation 114 'add' 'u' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 115 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %u, i64 %u_34_out" [src/generic/fp_generic.c:140]   --->   Operation 115 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "%t_33_load26 = load i3 %t_33"   --->   Operation 135 'load' 't_33_load26' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "%v_35_load24 = load i64 %v_35"   --->   Operation 136 'load' 'v_35_load24' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %v_35_out, i64 %v_35_load24"   --->   Operation 137 'write' 'write_ln0' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i3P0A, i3 %t_33_out, i3 %t_33_load26"   --->   Operation 138 'write' 'write_ln0' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_8 : Operation 139 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 139 'ret' 'ret_ln0' <Predicate = (icmp_ln157)> <Delay = 1.58>

State 9 <SV = 8> <Delay = 4.22>
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "%t_33_load = load i3 %t_33" [src/generic/fp_generic.c:161]   --->   Operation 116 'load' 't_33_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 117 [1/1] (0.00ns)   --->   "%specpipeline_ln139 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/generic/fp_generic.c:139]   --->   Operation 117 'specpipeline' 'specpipeline_ln139' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 118 [1/1] (0.00ns)   --->   "%speclooptripcount_ln139 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 7, i64 4" [src/generic/fp_generic.c:139]   --->   Operation 118 'speclooptripcount' 'speclooptripcount_ln139' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 119 [1/1] (0.00ns)   --->   "%specloopname_ln157 = specloopname void @_ssdm_op_SpecLoopName, void @empty_41" [src/generic/fp_generic.c:157]   --->   Operation 119 'specloopname' 'specloopname_ln157' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node xor_ln160_15)   --->   "%xor_ln160 = xor i64 %u, i64 %tempReg" [src/generic/fp_generic.c:160]   --->   Operation 120 'xor' 'xor_ln160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node xor_ln160_15)   --->   "%xor_ln160_13 = xor i64 %tempReg, i64 %u_34_out_load" [src/generic/fp_generic.c:160]   --->   Operation 121 'xor' 'xor_ln160_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node xor_ln160_15)   --->   "%or_ln160 = or i64 %xor_ln160, i64 %xor_ln160_13" [src/generic/fp_generic.c:160]   --->   Operation 122 'or' 'or_ln160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%bit_sel1 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %tempReg, i64 63" [src/generic/fp_generic.c:160]   --->   Operation 123 'bitselect' 'bit_sel1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%xor_ln160_16 = xor i1 %bit_sel1, i1 1" [src/generic/fp_generic.c:160]   --->   Operation 124 'xor' 'xor_ln160_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%trunc_ln160 = trunc i64 %tempReg" [src/generic/fp_generic.c:160]   --->   Operation 125 'trunc' 'trunc_ln160' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%xor_ln160_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln160_16, i63 %trunc_ln160" [src/generic/fp_generic.c:160]   --->   Operation 126 'bitconcatenate' 'xor_ln160_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%and_ln160 = and i64 %xor_ln160_s, i64 %add_ln133" [src/generic/fp_generic.c:160]   --->   Operation 127 'and' 'and_ln160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 128 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln160_15 = xor i64 %or_ln160, i64 %u" [src/generic/fp_generic.c:160]   --->   Operation 128 'xor' 'xor_ln160_15' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%or_ln160_6 = or i64 %xor_ln160_15, i64 %and_ln160" [src/generic/fp_generic.c:160]   --->   Operation 129 'or' 'or_ln160_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %or_ln160_6, i32 63" [src/generic/fp_generic.c:161]   --->   Operation 130 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%zext_ln161 = zext i1 %tmp" [src/generic/fp_generic.c:161]   --->   Operation 131 'zext' 'zext_ln161' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 132 [1/1] (1.65ns) (out node of the LUT)   --->   "%t = add i3 %zext_ln161, i3 %t_33_load" [src/generic/fp_generic.c:161]   --->   Operation 132 'add' 't' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 133 [1/1] (1.58ns)   --->   "%store_ln140 = store i3 %t, i3 %t_33" [src/generic/fp_generic.c:140]   --->   Operation 133 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_9 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln157 = br void %for.inc58" [src/generic/fp_generic.c:157]   --->   Operation 134 'br' 'br_ln157' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ indvars_iv]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln156]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ i_17]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ b_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v_35_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ u_34_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ t_33_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
t_33                    (alloca           ) [ 0111111111]
v_35                    (alloca           ) [ 0111111110]
j_11                    (alloca           ) [ 0100000000]
i_17_read               (read             ) [ 0000000000]
zext_ln156_read         (read             ) [ 0000000000]
v_read                  (read             ) [ 0000000000]
indvars_iv_read         (read             ) [ 0000000000]
zext_ln156_cast         (zext             ) [ 0000000000]
indvars_iv_cast         (zext             ) [ 0000000000]
store_ln139             (store            ) [ 0000000000]
store_ln140             (store            ) [ 0000000000]
store_ln140             (store            ) [ 0000000000]
store_ln140             (store            ) [ 0000000000]
br_ln0                  (br               ) [ 0000000000]
j                       (load             ) [ 0000000000]
icmp_ln157              (icmp             ) [ 0111111110]
br_ln157                (br               ) [ 0000000000]
trunc_ln158             (trunc            ) [ 0000000000]
zext_ln158              (zext             ) [ 0000000000]
a_addr                  (getelementptr    ) [ 0110000000]
sub_ln158               (sub              ) [ 0000000000]
trunc_ln158_3           (trunc            ) [ 0110000000]
bit_sel                 (bitselect        ) [ 0000000000]
xor_ln158               (xor              ) [ 0000000000]
part_sel                (partselect       ) [ 0000000000]
add_ln                  (bitconcatenate   ) [ 0000000000]
zext_ln158_9            (zext             ) [ 0000000000]
b_0_addr                (getelementptr    ) [ 0110000000]
b_1_addr                (getelementptr    ) [ 0110000000]
add_ln157               (add              ) [ 0000000000]
store_ln139             (store            ) [ 0000000000]
a_load                  (load             ) [ 0000000000]
al                      (trunc            ) [ 0101000000]
b_0_load                (load             ) [ 0000000000]
b_1_load                (load             ) [ 0000000000]
select_ln158            (select           ) [ 0000000000]
bl                      (trunc            ) [ 0101000000]
ah                      (partselect       ) [ 0101000000]
bh                      (partselect       ) [ 0101000000]
zext_ln105              (zext             ) [ 0100100000]
zext_ln110              (zext             ) [ 0100100000]
zext_ln105_77           (zext             ) [ 0100100000]
zext_ln112              (zext             ) [ 0100100000]
albl                    (mul              ) [ 0000000000]
trunc_ln106             (trunc            ) [ 0100011100]
albh                    (mul              ) [ 0000000000]
trunc_ln106_114         (trunc            ) [ 0100010000]
ahbl                    (mul              ) [ 0000000000]
trunc_ln106_115         (trunc            ) [ 0100010000]
ahbh                    (mul              ) [ 0000000000]
trunc_ln106_116         (trunc            ) [ 0100011000]
tmp_s                   (partselect       ) [ 0100010000]
tmp_189                 (partselect       ) [ 0100011000]
tmp_190                 (partselect       ) [ 0100011000]
tmp_191                 (partselect       ) [ 0100011100]
zext_ln106              (zext             ) [ 0000000000]
zext_ln123              (zext             ) [ 0000000000]
zext_ln123_67           (zext             ) [ 0000000000]
add_ln123               (add              ) [ 0000000000]
zext_ln123_68           (zext             ) [ 0000000000]
temp                    (add              ) [ 0000000000]
tmp_188                 (partselect       ) [ 0100001000]
trunc_ln125             (trunc            ) [ 0100001100]
zext_ln106_79           (zext             ) [ 0000000000]
zext_ln106_80           (zext             ) [ 0000000000]
zext_ln106_81           (zext             ) [ 0000000000]
zext_ln130              (zext             ) [ 0000000000]
add_ln130               (add              ) [ 0000000000]
add_ln130_79            (add              ) [ 0000000000]
zext_ln130_67           (zext             ) [ 0000000000]
add_ln130_80            (add              ) [ 0000000000]
trunc_ln130             (trunc            ) [ 0000000000]
zext_ln130_68           (zext             ) [ 0000000000]
add_ln105               (add              ) [ 0100000100]
temp_37                 (add              ) [ 0000000000]
tmp_192                 (partselect       ) [ 0100000100]
v_35_load               (load             ) [ 0000000000]
shl_ln125_s             (bitconcatenate   ) [ 0000000000]
and_ln133_3             (bitconcatenate   ) [ 0000000000]
and_ln133_4             (bitconcatenate   ) [ 0000000000]
zext_ln133              (zext             ) [ 0000000000]
add_ln133               (add              ) [ 0100000011]
or_ln                   (bitconcatenate   ) [ 0000000000]
v_127                   (add              ) [ 0000000000]
xor_ln105_23            (xor              ) [ 0000000000]
xor_ln105_24            (xor              ) [ 0000000000]
or_ln105_5              (or               ) [ 0000000000]
xor_ln105_25            (xor              ) [ 0000000000]
carry                   (bitselect        ) [ 0000000000]
zext_ln105_78           (zext             ) [ 0000000000]
tmp_12                  (partselect       ) [ 0000000000]
or_ln5                  (bitconcatenate   ) [ 0000000000]
tempReg                 (add              ) [ 0100000011]
store_ln140             (store            ) [ 0000000000]
u_34_out_load           (load             ) [ 0100000001]
u                       (add              ) [ 0100000001]
store_ln140             (store            ) [ 0000000000]
t_33_load               (load             ) [ 0000000000]
specpipeline_ln139      (specpipeline     ) [ 0000000000]
speclooptripcount_ln139 (speclooptripcount) [ 0000000000]
specloopname_ln157      (specloopname     ) [ 0000000000]
xor_ln160               (xor              ) [ 0000000000]
xor_ln160_13            (xor              ) [ 0000000000]
or_ln160                (or               ) [ 0000000000]
bit_sel1                (bitselect        ) [ 0000000000]
xor_ln160_16            (xor              ) [ 0000000000]
trunc_ln160             (trunc            ) [ 0000000000]
xor_ln160_s             (bitconcatenate   ) [ 0000000000]
and_ln160               (and              ) [ 0000000000]
xor_ln160_15            (xor              ) [ 0000000000]
or_ln160_6              (or               ) [ 0000000000]
tmp                     (bitselect        ) [ 0000000000]
zext_ln161              (zext             ) [ 0000000000]
t                       (add              ) [ 0000000000]
store_ln140             (store            ) [ 0000000000]
br_ln157                (br               ) [ 0000000000]
t_33_load26             (load             ) [ 0000000000]
v_35_load24             (load             ) [ 0000000000]
write_ln0               (write            ) [ 0000000000]
write_ln0               (write            ) [ 0000000000]
ret_ln0                 (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="indvars_iv">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="indvars_iv"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="zext_ln156">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln156"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="a">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="i_17">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_17"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="b_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="b_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="v_35_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_35_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="u_34_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_34_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="t_33_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_33_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i1.i2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i34.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i2.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_41"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i3P0A"/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="t_33_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t_33/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="v_35_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_35/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="j_11_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_11/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="i_17_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="4" slack="0"/>
<pin id="106" dir="0" index="1" bw="4" slack="0"/>
<pin id="107" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_17_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="zext_ln156_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="4" slack="0"/>
<pin id="112" dir="0" index="1" bw="4" slack="0"/>
<pin id="113" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln156_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="v_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="64" slack="0"/>
<pin id="118" dir="0" index="1" bw="64" slack="0"/>
<pin id="119" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="indvars_iv_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="3" slack="0"/>
<pin id="124" dir="0" index="1" bw="3" slack="0"/>
<pin id="125" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="indvars_iv_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="write_ln0_write_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="0" slack="0"/>
<pin id="130" dir="0" index="1" bw="64" slack="0"/>
<pin id="131" dir="0" index="2" bw="64" slack="0"/>
<pin id="132" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/8 "/>
</bind>
</comp>

<comp id="135" class="1004" name="write_ln0_write_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="0" slack="0"/>
<pin id="137" dir="0" index="1" bw="3" slack="0"/>
<pin id="138" dir="0" index="2" bw="3" slack="0"/>
<pin id="139" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/8 "/>
</bind>
</comp>

<comp id="142" class="1004" name="a_addr_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="64" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="3" slack="0"/>
<pin id="146" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_access_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="3" slack="0"/>
<pin id="151" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="b_0_addr_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="64" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="3" slack="0"/>
<pin id="159" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_0_addr/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="b_1_addr_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="64" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="3" slack="0"/>
<pin id="166" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_1_addr/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="grp_access_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="3" slack="0"/>
<pin id="171" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_0_load/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_access_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="3" slack="0"/>
<pin id="177" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_1_load/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="grp_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="0" index="1" bw="32" slack="0"/>
<pin id="184" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albl/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="32" slack="0"/>
<pin id="188" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albh/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="0"/>
<pin id="191" dir="0" index="1" bw="32" slack="0"/>
<pin id="192" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbl/3 "/>
</bind>
</comp>

<comp id="193" class="1004" name="grp_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="0" index="1" bw="32" slack="0"/>
<pin id="196" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbh/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="zext_ln156_cast_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="4" slack="0"/>
<pin id="199" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln156_cast/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="indvars_iv_cast_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="3" slack="0"/>
<pin id="203" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indvars_iv_cast/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="store_ln139_store_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="3" slack="0"/>
<pin id="207" dir="0" index="1" bw="4" slack="0"/>
<pin id="208" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="store_ln140_store_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="64" slack="0"/>
<pin id="212" dir="0" index="1" bw="64" slack="0"/>
<pin id="213" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="store_ln140_store_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="4" slack="0"/>
<pin id="217" dir="0" index="1" bw="64" slack="0"/>
<pin id="218" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="store_ln140_store_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="0"/>
<pin id="223" dir="0" index="1" bw="3" slack="0"/>
<pin id="224" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="j_load_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="4" slack="0"/>
<pin id="228" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="icmp_ln157_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="4" slack="0"/>
<pin id="231" dir="0" index="1" bw="4" slack="0"/>
<pin id="232" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln157/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="trunc_ln158_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="4" slack="0"/>
<pin id="237" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln158/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="zext_ln158_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="3" slack="0"/>
<pin id="241" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln158/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="sub_ln158_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="4" slack="0"/>
<pin id="246" dir="0" index="1" bw="4" slack="0"/>
<pin id="247" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln158/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="trunc_ln158_3_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="4" slack="0"/>
<pin id="252" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln158_3/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="bit_sel_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="4" slack="0"/>
<pin id="257" dir="0" index="2" bw="3" slack="0"/>
<pin id="258" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="xor_ln158_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln158/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="part_sel_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="2" slack="0"/>
<pin id="270" dir="0" index="1" bw="4" slack="0"/>
<pin id="271" dir="0" index="2" bw="1" slack="0"/>
<pin id="272" dir="0" index="3" bw="3" slack="0"/>
<pin id="273" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="part_sel/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="add_ln_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="3" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="0" index="2" bw="2" slack="0"/>
<pin id="282" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="zext_ln158_9_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="3" slack="0"/>
<pin id="288" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln158_9/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="add_ln157_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="4" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln157/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="store_ln139_store_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="4" slack="0"/>
<pin id="300" dir="0" index="1" bw="4" slack="0"/>
<pin id="301" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="al_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="64" slack="0"/>
<pin id="305" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="al/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="select_ln158_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="1"/>
<pin id="309" dir="0" index="1" bw="64" slack="0"/>
<pin id="310" dir="0" index="2" bw="64" slack="0"/>
<pin id="311" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln158/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="bl_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="64" slack="0"/>
<pin id="316" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="bl/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="ah_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="0"/>
<pin id="320" dir="0" index="1" bw="64" slack="0"/>
<pin id="321" dir="0" index="2" bw="7" slack="0"/>
<pin id="322" dir="0" index="3" bw="7" slack="0"/>
<pin id="323" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ah/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="bh_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="0"/>
<pin id="330" dir="0" index="1" bw="64" slack="0"/>
<pin id="331" dir="0" index="2" bw="7" slack="0"/>
<pin id="332" dir="0" index="3" bw="7" slack="0"/>
<pin id="333" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="bh/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="zext_ln105_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="1"/>
<pin id="340" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105/3 "/>
</bind>
</comp>

<comp id="343" class="1004" name="zext_ln110_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="1"/>
<pin id="345" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110/3 "/>
</bind>
</comp>

<comp id="348" class="1004" name="zext_ln105_77_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="1"/>
<pin id="350" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_77/3 "/>
</bind>
</comp>

<comp id="353" class="1004" name="zext_ln112_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="1"/>
<pin id="355" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112/3 "/>
</bind>
</comp>

<comp id="358" class="1004" name="trunc_ln106_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="64" slack="0"/>
<pin id="360" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106/4 "/>
</bind>
</comp>

<comp id="362" class="1004" name="trunc_ln106_114_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="64" slack="0"/>
<pin id="364" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_114/4 "/>
</bind>
</comp>

<comp id="366" class="1004" name="trunc_ln106_115_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="64" slack="0"/>
<pin id="368" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_115/4 "/>
</bind>
</comp>

<comp id="370" class="1004" name="trunc_ln106_116_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="64" slack="0"/>
<pin id="372" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_116/4 "/>
</bind>
</comp>

<comp id="374" class="1004" name="tmp_s_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="0"/>
<pin id="376" dir="0" index="1" bw="64" slack="0"/>
<pin id="377" dir="0" index="2" bw="7" slack="0"/>
<pin id="378" dir="0" index="3" bw="7" slack="0"/>
<pin id="379" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="384" class="1004" name="tmp_189_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="0"/>
<pin id="386" dir="0" index="1" bw="64" slack="0"/>
<pin id="387" dir="0" index="2" bw="7" slack="0"/>
<pin id="388" dir="0" index="3" bw="7" slack="0"/>
<pin id="389" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_189/4 "/>
</bind>
</comp>

<comp id="394" class="1004" name="tmp_190_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="0"/>
<pin id="396" dir="0" index="1" bw="64" slack="0"/>
<pin id="397" dir="0" index="2" bw="7" slack="0"/>
<pin id="398" dir="0" index="3" bw="7" slack="0"/>
<pin id="399" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_190/4 "/>
</bind>
</comp>

<comp id="404" class="1004" name="tmp_191_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="0"/>
<pin id="406" dir="0" index="1" bw="64" slack="0"/>
<pin id="407" dir="0" index="2" bw="7" slack="0"/>
<pin id="408" dir="0" index="3" bw="7" slack="0"/>
<pin id="409" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_191/4 "/>
</bind>
</comp>

<comp id="414" class="1004" name="zext_ln106_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="1"/>
<pin id="416" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106/5 "/>
</bind>
</comp>

<comp id="417" class="1004" name="zext_ln123_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="1"/>
<pin id="419" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123/5 "/>
</bind>
</comp>

<comp id="420" class="1004" name="zext_ln123_67_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="1"/>
<pin id="422" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_67/5 "/>
</bind>
</comp>

<comp id="423" class="1004" name="add_ln123_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="0"/>
<pin id="425" dir="0" index="1" bw="32" slack="0"/>
<pin id="426" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln123/5 "/>
</bind>
</comp>

<comp id="429" class="1004" name="zext_ln123_68_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="33" slack="0"/>
<pin id="431" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_68/5 "/>
</bind>
</comp>

<comp id="433" class="1004" name="temp_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="33" slack="0"/>
<pin id="435" dir="0" index="1" bw="32" slack="0"/>
<pin id="436" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp/5 "/>
</bind>
</comp>

<comp id="439" class="1004" name="tmp_188_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="2" slack="0"/>
<pin id="441" dir="0" index="1" bw="34" slack="0"/>
<pin id="442" dir="0" index="2" bw="7" slack="0"/>
<pin id="443" dir="0" index="3" bw="7" slack="0"/>
<pin id="444" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_188/5 "/>
</bind>
</comp>

<comp id="449" class="1004" name="trunc_ln125_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="34" slack="0"/>
<pin id="451" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln125/5 "/>
</bind>
</comp>

<comp id="453" class="1004" name="zext_ln106_79_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="2" slack="1"/>
<pin id="455" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_79/6 "/>
</bind>
</comp>

<comp id="456" class="1004" name="zext_ln106_80_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="2"/>
<pin id="458" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_80/6 "/>
</bind>
</comp>

<comp id="459" class="1004" name="zext_ln106_81_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="32" slack="2"/>
<pin id="461" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_81/6 "/>
</bind>
</comp>

<comp id="462" class="1004" name="zext_ln130_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="2"/>
<pin id="464" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130/6 "/>
</bind>
</comp>

<comp id="465" class="1004" name="add_ln130_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="32" slack="2"/>
<pin id="467" dir="0" index="1" bw="32" slack="2"/>
<pin id="468" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130/6 "/>
</bind>
</comp>

<comp id="469" class="1004" name="add_ln130_79_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="32" slack="0"/>
<pin id="471" dir="0" index="1" bw="32" slack="0"/>
<pin id="472" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_79/6 "/>
</bind>
</comp>

<comp id="475" class="1004" name="zext_ln130_67_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="33" slack="0"/>
<pin id="477" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_67/6 "/>
</bind>
</comp>

<comp id="479" class="1004" name="add_ln130_80_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="32" slack="0"/>
<pin id="481" dir="0" index="1" bw="2" slack="0"/>
<pin id="482" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_80/6 "/>
</bind>
</comp>

<comp id="485" class="1004" name="trunc_ln130_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="33" slack="0"/>
<pin id="487" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln130/6 "/>
</bind>
</comp>

<comp id="489" class="1004" name="zext_ln130_68_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="33" slack="0"/>
<pin id="491" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_68/6 "/>
</bind>
</comp>

<comp id="493" class="1004" name="add_ln105_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="32" slack="0"/>
<pin id="495" dir="0" index="1" bw="32" slack="0"/>
<pin id="496" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln105/6 "/>
</bind>
</comp>

<comp id="499" class="1004" name="temp_37_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="33" slack="0"/>
<pin id="501" dir="0" index="1" bw="33" slack="0"/>
<pin id="502" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp_37/6 "/>
</bind>
</comp>

<comp id="505" class="1004" name="tmp_192_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="2" slack="0"/>
<pin id="507" dir="0" index="1" bw="34" slack="0"/>
<pin id="508" dir="0" index="2" bw="7" slack="0"/>
<pin id="509" dir="0" index="3" bw="7" slack="0"/>
<pin id="510" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_192/6 "/>
</bind>
</comp>

<comp id="515" class="1004" name="v_35_load_load_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="64" slack="6"/>
<pin id="517" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_35_load/7 "/>
</bind>
</comp>

<comp id="518" class="1004" name="shl_ln125_s_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="64" slack="0"/>
<pin id="520" dir="0" index="1" bw="32" slack="2"/>
<pin id="521" dir="0" index="2" bw="1" slack="0"/>
<pin id="522" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln125_s/7 "/>
</bind>
</comp>

<comp id="525" class="1004" name="and_ln133_3_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="64" slack="0"/>
<pin id="527" dir="0" index="1" bw="32" slack="3"/>
<pin id="528" dir="0" index="2" bw="1" slack="0"/>
<pin id="529" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln133_3/7 "/>
</bind>
</comp>

<comp id="532" class="1004" name="and_ln133_4_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="34" slack="0"/>
<pin id="534" dir="0" index="1" bw="2" slack="1"/>
<pin id="535" dir="0" index="2" bw="1" slack="0"/>
<pin id="536" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln133_4/7 "/>
</bind>
</comp>

<comp id="539" class="1004" name="zext_ln133_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="34" slack="0"/>
<pin id="541" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133/7 "/>
</bind>
</comp>

<comp id="543" class="1004" name="add_ln133_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="34" slack="0"/>
<pin id="545" dir="0" index="1" bw="64" slack="0"/>
<pin id="546" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln133/7 "/>
</bind>
</comp>

<comp id="549" class="1004" name="or_ln_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="64" slack="0"/>
<pin id="551" dir="0" index="1" bw="32" slack="2"/>
<pin id="552" dir="0" index="2" bw="32" slack="3"/>
<pin id="553" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/7 "/>
</bind>
</comp>

<comp id="555" class="1004" name="v_127_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="64" slack="0"/>
<pin id="557" dir="0" index="1" bw="64" slack="0"/>
<pin id="558" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v_127/7 "/>
</bind>
</comp>

<comp id="561" class="1004" name="xor_ln105_23_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="64" slack="0"/>
<pin id="563" dir="0" index="1" bw="64" slack="0"/>
<pin id="564" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_23/7 "/>
</bind>
</comp>

<comp id="567" class="1004" name="xor_ln105_24_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="64" slack="0"/>
<pin id="569" dir="0" index="1" bw="64" slack="0"/>
<pin id="570" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_24/7 "/>
</bind>
</comp>

<comp id="573" class="1004" name="or_ln105_5_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="64" slack="0"/>
<pin id="575" dir="0" index="1" bw="64" slack="0"/>
<pin id="576" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln105_5/7 "/>
</bind>
</comp>

<comp id="579" class="1004" name="xor_ln105_25_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="64" slack="0"/>
<pin id="581" dir="0" index="1" bw="64" slack="0"/>
<pin id="582" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_25/7 "/>
</bind>
</comp>

<comp id="585" class="1004" name="carry_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="1" slack="0"/>
<pin id="587" dir="0" index="1" bw="64" slack="0"/>
<pin id="588" dir="0" index="2" bw="7" slack="0"/>
<pin id="589" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="carry/7 "/>
</bind>
</comp>

<comp id="593" class="1004" name="zext_ln105_78_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="1" slack="0"/>
<pin id="595" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_78/7 "/>
</bind>
</comp>

<comp id="597" class="1004" name="tmp_12_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="32" slack="0"/>
<pin id="599" dir="0" index="1" bw="64" slack="0"/>
<pin id="600" dir="0" index="2" bw="7" slack="0"/>
<pin id="601" dir="0" index="3" bw="7" slack="0"/>
<pin id="602" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/7 "/>
</bind>
</comp>

<comp id="607" class="1004" name="or_ln5_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="64" slack="0"/>
<pin id="609" dir="0" index="1" bw="32" slack="0"/>
<pin id="610" dir="0" index="2" bw="32" slack="1"/>
<pin id="611" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln5/7 "/>
</bind>
</comp>

<comp id="614" class="1004" name="tempReg_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="64" slack="0"/>
<pin id="616" dir="0" index="1" bw="1" slack="0"/>
<pin id="617" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tempReg/7 "/>
</bind>
</comp>

<comp id="620" class="1004" name="store_ln140_store_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="64" slack="0"/>
<pin id="622" dir="0" index="1" bw="64" slack="6"/>
<pin id="623" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/7 "/>
</bind>
</comp>

<comp id="625" class="1004" name="u_34_out_load_load_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="64" slack="0"/>
<pin id="627" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_34_out_load/8 "/>
</bind>
</comp>

<comp id="629" class="1004" name="u_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="64" slack="1"/>
<pin id="631" dir="0" index="1" bw="64" slack="0"/>
<pin id="632" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="u/8 "/>
</bind>
</comp>

<comp id="634" class="1004" name="store_ln140_store_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="64" slack="0"/>
<pin id="636" dir="0" index="1" bw="64" slack="0"/>
<pin id="637" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/8 "/>
</bind>
</comp>

<comp id="640" class="1004" name="t_33_load_load_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="3" slack="8"/>
<pin id="642" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_33_load/9 "/>
</bind>
</comp>

<comp id="643" class="1004" name="xor_ln160_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="64" slack="1"/>
<pin id="645" dir="0" index="1" bw="64" slack="2"/>
<pin id="646" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln160/9 "/>
</bind>
</comp>

<comp id="647" class="1004" name="xor_ln160_13_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="64" slack="2"/>
<pin id="649" dir="0" index="1" bw="64" slack="1"/>
<pin id="650" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln160_13/9 "/>
</bind>
</comp>

<comp id="651" class="1004" name="or_ln160_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="64" slack="0"/>
<pin id="653" dir="0" index="1" bw="64" slack="0"/>
<pin id="654" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln160/9 "/>
</bind>
</comp>

<comp id="657" class="1004" name="bit_sel1_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="1" slack="0"/>
<pin id="659" dir="0" index="1" bw="64" slack="2"/>
<pin id="660" dir="0" index="2" bw="7" slack="0"/>
<pin id="661" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel1/9 "/>
</bind>
</comp>

<comp id="664" class="1004" name="xor_ln160_16_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="1" slack="0"/>
<pin id="666" dir="0" index="1" bw="1" slack="0"/>
<pin id="667" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln160_16/9 "/>
</bind>
</comp>

<comp id="670" class="1004" name="trunc_ln160_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="64" slack="2"/>
<pin id="672" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln160/9 "/>
</bind>
</comp>

<comp id="673" class="1004" name="xor_ln160_s_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="64" slack="0"/>
<pin id="675" dir="0" index="1" bw="1" slack="0"/>
<pin id="676" dir="0" index="2" bw="63" slack="0"/>
<pin id="677" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="xor_ln160_s/9 "/>
</bind>
</comp>

<comp id="681" class="1004" name="and_ln160_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="64" slack="0"/>
<pin id="683" dir="0" index="1" bw="64" slack="2"/>
<pin id="684" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln160/9 "/>
</bind>
</comp>

<comp id="686" class="1004" name="xor_ln160_15_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="64" slack="0"/>
<pin id="688" dir="0" index="1" bw="64" slack="1"/>
<pin id="689" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln160_15/9 "/>
</bind>
</comp>

<comp id="691" class="1004" name="or_ln160_6_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="64" slack="0"/>
<pin id="693" dir="0" index="1" bw="64" slack="0"/>
<pin id="694" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln160_6/9 "/>
</bind>
</comp>

<comp id="697" class="1004" name="tmp_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="1" slack="0"/>
<pin id="699" dir="0" index="1" bw="64" slack="0"/>
<pin id="700" dir="0" index="2" bw="7" slack="0"/>
<pin id="701" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/9 "/>
</bind>
</comp>

<comp id="705" class="1004" name="zext_ln161_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="1" slack="0"/>
<pin id="707" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln161/9 "/>
</bind>
</comp>

<comp id="709" class="1004" name="t_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="1" slack="0"/>
<pin id="711" dir="0" index="1" bw="3" slack="0"/>
<pin id="712" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t/9 "/>
</bind>
</comp>

<comp id="715" class="1004" name="store_ln140_store_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="3" slack="0"/>
<pin id="717" dir="0" index="1" bw="3" slack="8"/>
<pin id="718" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/9 "/>
</bind>
</comp>

<comp id="720" class="1004" name="t_33_load26_load_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="3" slack="7"/>
<pin id="722" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_33_load26/8 "/>
</bind>
</comp>

<comp id="724" class="1004" name="v_35_load24_load_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="64" slack="7"/>
<pin id="726" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_35_load24/8 "/>
</bind>
</comp>

<comp id="728" class="1005" name="t_33_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="3" slack="0"/>
<pin id="730" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="t_33 "/>
</bind>
</comp>

<comp id="736" class="1005" name="v_35_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="64" slack="0"/>
<pin id="738" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="v_35 "/>
</bind>
</comp>

<comp id="744" class="1005" name="j_11_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="4" slack="0"/>
<pin id="746" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_11 "/>
</bind>
</comp>

<comp id="751" class="1005" name="icmp_ln157_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="1" slack="7"/>
<pin id="753" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln157 "/>
</bind>
</comp>

<comp id="755" class="1005" name="a_addr_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="3" slack="1"/>
<pin id="757" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="760" class="1005" name="trunc_ln158_3_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="1" slack="1"/>
<pin id="762" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln158_3 "/>
</bind>
</comp>

<comp id="765" class="1005" name="b_0_addr_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="3" slack="1"/>
<pin id="767" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="b_0_addr "/>
</bind>
</comp>

<comp id="770" class="1005" name="b_1_addr_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="3" slack="1"/>
<pin id="772" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="b_1_addr "/>
</bind>
</comp>

<comp id="775" class="1005" name="al_reg_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="32" slack="1"/>
<pin id="777" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="al "/>
</bind>
</comp>

<comp id="780" class="1005" name="bl_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="32" slack="1"/>
<pin id="782" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bl "/>
</bind>
</comp>

<comp id="785" class="1005" name="ah_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="32" slack="1"/>
<pin id="787" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ah "/>
</bind>
</comp>

<comp id="790" class="1005" name="bh_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="32" slack="1"/>
<pin id="792" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bh "/>
</bind>
</comp>

<comp id="795" class="1005" name="zext_ln105_reg_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="64" slack="1"/>
<pin id="797" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln105 "/>
</bind>
</comp>

<comp id="801" class="1005" name="zext_ln110_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="64" slack="1"/>
<pin id="803" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln110 "/>
</bind>
</comp>

<comp id="807" class="1005" name="zext_ln105_77_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="64" slack="1"/>
<pin id="809" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln105_77 "/>
</bind>
</comp>

<comp id="813" class="1005" name="zext_ln112_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="64" slack="1"/>
<pin id="815" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln112 "/>
</bind>
</comp>

<comp id="819" class="1005" name="trunc_ln106_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="32" slack="3"/>
<pin id="821" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln106 "/>
</bind>
</comp>

<comp id="824" class="1005" name="trunc_ln106_114_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="32" slack="1"/>
<pin id="826" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_114 "/>
</bind>
</comp>

<comp id="829" class="1005" name="trunc_ln106_115_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="32" slack="1"/>
<pin id="831" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_115 "/>
</bind>
</comp>

<comp id="834" class="1005" name="trunc_ln106_116_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="32" slack="2"/>
<pin id="836" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln106_116 "/>
</bind>
</comp>

<comp id="840" class="1005" name="tmp_s_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="32" slack="1"/>
<pin id="842" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="845" class="1005" name="tmp_189_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="32" slack="2"/>
<pin id="847" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_189 "/>
</bind>
</comp>

<comp id="851" class="1005" name="tmp_190_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="32" slack="2"/>
<pin id="853" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_190 "/>
</bind>
</comp>

<comp id="856" class="1005" name="tmp_191_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="32" slack="3"/>
<pin id="858" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_191 "/>
</bind>
</comp>

<comp id="861" class="1005" name="tmp_188_reg_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="2" slack="1"/>
<pin id="863" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_188 "/>
</bind>
</comp>

<comp id="866" class="1005" name="trunc_ln125_reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="32" slack="2"/>
<pin id="868" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln125 "/>
</bind>
</comp>

<comp id="872" class="1005" name="add_ln105_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="32" slack="1"/>
<pin id="874" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln105 "/>
</bind>
</comp>

<comp id="877" class="1005" name="tmp_192_reg_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="2" slack="1"/>
<pin id="879" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_192 "/>
</bind>
</comp>

<comp id="882" class="1005" name="add_ln133_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="64" slack="2"/>
<pin id="884" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="add_ln133 "/>
</bind>
</comp>

<comp id="887" class="1005" name="tempReg_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="64" slack="1"/>
<pin id="889" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tempReg "/>
</bind>
</comp>

<comp id="896" class="1005" name="u_34_out_load_reg_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="64" slack="1"/>
<pin id="898" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="u_34_out_load "/>
</bind>
</comp>

<comp id="901" class="1005" name="u_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="64" slack="1"/>
<pin id="903" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="u "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="95"><net_src comp="20" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="20" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="20" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="108"><net_src comp="22" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="8" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="22" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="4" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="24" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="2" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="26" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="0" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="133"><net_src comp="88" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="14" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="90" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="18" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="147"><net_src comp="6" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="32" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="142" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="160"><net_src comp="10" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="32" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="167"><net_src comp="12" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="32" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="155" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="180"><net_src comp="162" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="200"><net_src comp="110" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="204"><net_src comp="122" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="209"><net_src comp="201" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="214"><net_src comp="116" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="219"><net_src comp="197" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="16" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="225"><net_src comp="28" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="233"><net_src comp="226" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="30" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="238"><net_src comp="226" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="242"><net_src comp="235" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="248"><net_src comp="104" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="226" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="253"><net_src comp="244" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="259"><net_src comp="34" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="244" pin="2"/><net_sink comp="254" pin=1"/></net>

<net id="261"><net_src comp="36" pin="0"/><net_sink comp="254" pin=2"/></net>

<net id="266"><net_src comp="254" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="38" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="274"><net_src comp="40" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="244" pin="2"/><net_sink comp="268" pin=1"/></net>

<net id="276"><net_src comp="20" pin="0"/><net_sink comp="268" pin=2"/></net>

<net id="277"><net_src comp="42" pin="0"/><net_sink comp="268" pin=3"/></net>

<net id="283"><net_src comp="44" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="262" pin="2"/><net_sink comp="278" pin=1"/></net>

<net id="285"><net_src comp="268" pin="4"/><net_sink comp="278" pin=2"/></net>

<net id="289"><net_src comp="278" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="291"><net_src comp="286" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="296"><net_src comp="226" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="46" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="292" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="306"><net_src comp="149" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="312"><net_src comp="175" pin="3"/><net_sink comp="307" pin=1"/></net>

<net id="313"><net_src comp="169" pin="3"/><net_sink comp="307" pin=2"/></net>

<net id="317"><net_src comp="307" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="324"><net_src comp="48" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="149" pin="3"/><net_sink comp="318" pin=1"/></net>

<net id="326"><net_src comp="50" pin="0"/><net_sink comp="318" pin=2"/></net>

<net id="327"><net_src comp="52" pin="0"/><net_sink comp="318" pin=3"/></net>

<net id="334"><net_src comp="48" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="307" pin="3"/><net_sink comp="328" pin=1"/></net>

<net id="336"><net_src comp="50" pin="0"/><net_sink comp="328" pin=2"/></net>

<net id="337"><net_src comp="52" pin="0"/><net_sink comp="328" pin=3"/></net>

<net id="341"><net_src comp="338" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="346"><net_src comp="343" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="351"><net_src comp="348" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="356"><net_src comp="353" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="361"><net_src comp="181" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="185" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="369"><net_src comp="189" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="373"><net_src comp="193" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="380"><net_src comp="48" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="381"><net_src comp="181" pin="2"/><net_sink comp="374" pin=1"/></net>

<net id="382"><net_src comp="50" pin="0"/><net_sink comp="374" pin=2"/></net>

<net id="383"><net_src comp="52" pin="0"/><net_sink comp="374" pin=3"/></net>

<net id="390"><net_src comp="48" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="391"><net_src comp="189" pin="2"/><net_sink comp="384" pin=1"/></net>

<net id="392"><net_src comp="50" pin="0"/><net_sink comp="384" pin=2"/></net>

<net id="393"><net_src comp="52" pin="0"/><net_sink comp="384" pin=3"/></net>

<net id="400"><net_src comp="48" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="401"><net_src comp="185" pin="2"/><net_sink comp="394" pin=1"/></net>

<net id="402"><net_src comp="50" pin="0"/><net_sink comp="394" pin=2"/></net>

<net id="403"><net_src comp="52" pin="0"/><net_sink comp="394" pin=3"/></net>

<net id="410"><net_src comp="48" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="411"><net_src comp="193" pin="2"/><net_sink comp="404" pin=1"/></net>

<net id="412"><net_src comp="50" pin="0"/><net_sink comp="404" pin=2"/></net>

<net id="413"><net_src comp="52" pin="0"/><net_sink comp="404" pin=3"/></net>

<net id="427"><net_src comp="417" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="420" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="432"><net_src comp="423" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="437"><net_src comp="429" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="414" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="445"><net_src comp="54" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="446"><net_src comp="433" pin="2"/><net_sink comp="439" pin=1"/></net>

<net id="447"><net_src comp="50" pin="0"/><net_sink comp="439" pin=2"/></net>

<net id="448"><net_src comp="56" pin="0"/><net_sink comp="439" pin=3"/></net>

<net id="452"><net_src comp="433" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="473"><net_src comp="462" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="456" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="478"><net_src comp="469" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="483"><net_src comp="459" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="453" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="488"><net_src comp="479" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="492"><net_src comp="479" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="497"><net_src comp="485" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="465" pin="2"/><net_sink comp="493" pin=1"/></net>

<net id="503"><net_src comp="489" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="475" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="511"><net_src comp="54" pin="0"/><net_sink comp="505" pin=0"/></net>

<net id="512"><net_src comp="499" pin="2"/><net_sink comp="505" pin=1"/></net>

<net id="513"><net_src comp="50" pin="0"/><net_sink comp="505" pin=2"/></net>

<net id="514"><net_src comp="56" pin="0"/><net_sink comp="505" pin=3"/></net>

<net id="523"><net_src comp="58" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="524"><net_src comp="32" pin="0"/><net_sink comp="518" pin=2"/></net>

<net id="530"><net_src comp="58" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="531"><net_src comp="32" pin="0"/><net_sink comp="525" pin=2"/></net>

<net id="537"><net_src comp="60" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="538"><net_src comp="32" pin="0"/><net_sink comp="532" pin=2"/></net>

<net id="542"><net_src comp="532" pin="3"/><net_sink comp="539" pin=0"/></net>

<net id="547"><net_src comp="539" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="525" pin="3"/><net_sink comp="543" pin=1"/></net>

<net id="554"><net_src comp="58" pin="0"/><net_sink comp="549" pin=0"/></net>

<net id="559"><net_src comp="549" pin="3"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="515" pin="1"/><net_sink comp="555" pin=1"/></net>

<net id="565"><net_src comp="555" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="566"><net_src comp="518" pin="3"/><net_sink comp="561" pin=1"/></net>

<net id="571"><net_src comp="518" pin="3"/><net_sink comp="567" pin=0"/></net>

<net id="572"><net_src comp="515" pin="1"/><net_sink comp="567" pin=1"/></net>

<net id="577"><net_src comp="561" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="578"><net_src comp="567" pin="2"/><net_sink comp="573" pin=1"/></net>

<net id="583"><net_src comp="573" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="584"><net_src comp="555" pin="2"/><net_sink comp="579" pin=1"/></net>

<net id="590"><net_src comp="62" pin="0"/><net_sink comp="585" pin=0"/></net>

<net id="591"><net_src comp="579" pin="2"/><net_sink comp="585" pin=1"/></net>

<net id="592"><net_src comp="52" pin="0"/><net_sink comp="585" pin=2"/></net>

<net id="596"><net_src comp="585" pin="3"/><net_sink comp="593" pin=0"/></net>

<net id="603"><net_src comp="48" pin="0"/><net_sink comp="597" pin=0"/></net>

<net id="604"><net_src comp="543" pin="2"/><net_sink comp="597" pin=1"/></net>

<net id="605"><net_src comp="50" pin="0"/><net_sink comp="597" pin=2"/></net>

<net id="606"><net_src comp="52" pin="0"/><net_sink comp="597" pin=3"/></net>

<net id="612"><net_src comp="58" pin="0"/><net_sink comp="607" pin=0"/></net>

<net id="613"><net_src comp="597" pin="4"/><net_sink comp="607" pin=1"/></net>

<net id="618"><net_src comp="607" pin="3"/><net_sink comp="614" pin=0"/></net>

<net id="619"><net_src comp="593" pin="1"/><net_sink comp="614" pin=1"/></net>

<net id="624"><net_src comp="555" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="628"><net_src comp="16" pin="0"/><net_sink comp="625" pin=0"/></net>

<net id="633"><net_src comp="625" pin="1"/><net_sink comp="629" pin=1"/></net>

<net id="638"><net_src comp="629" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="639"><net_src comp="16" pin="0"/><net_sink comp="634" pin=1"/></net>

<net id="655"><net_src comp="643" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="656"><net_src comp="647" pin="2"/><net_sink comp="651" pin=1"/></net>

<net id="662"><net_src comp="82" pin="0"/><net_sink comp="657" pin=0"/></net>

<net id="663"><net_src comp="84" pin="0"/><net_sink comp="657" pin=2"/></net>

<net id="668"><net_src comp="657" pin="3"/><net_sink comp="664" pin=0"/></net>

<net id="669"><net_src comp="38" pin="0"/><net_sink comp="664" pin=1"/></net>

<net id="678"><net_src comp="86" pin="0"/><net_sink comp="673" pin=0"/></net>

<net id="679"><net_src comp="664" pin="2"/><net_sink comp="673" pin=1"/></net>

<net id="680"><net_src comp="670" pin="1"/><net_sink comp="673" pin=2"/></net>

<net id="685"><net_src comp="673" pin="3"/><net_sink comp="681" pin=0"/></net>

<net id="690"><net_src comp="651" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="695"><net_src comp="686" pin="2"/><net_sink comp="691" pin=0"/></net>

<net id="696"><net_src comp="681" pin="2"/><net_sink comp="691" pin=1"/></net>

<net id="702"><net_src comp="62" pin="0"/><net_sink comp="697" pin=0"/></net>

<net id="703"><net_src comp="691" pin="2"/><net_sink comp="697" pin=1"/></net>

<net id="704"><net_src comp="52" pin="0"/><net_sink comp="697" pin=2"/></net>

<net id="708"><net_src comp="697" pin="3"/><net_sink comp="705" pin=0"/></net>

<net id="713"><net_src comp="705" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="714"><net_src comp="640" pin="1"/><net_sink comp="709" pin=1"/></net>

<net id="719"><net_src comp="709" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="723"><net_src comp="720" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="727"><net_src comp="724" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="731"><net_src comp="92" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="733"><net_src comp="728" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="734"><net_src comp="728" pin="1"/><net_sink comp="715" pin=1"/></net>

<net id="735"><net_src comp="728" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="739"><net_src comp="96" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="741"><net_src comp="736" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="742"><net_src comp="736" pin="1"/><net_sink comp="620" pin=1"/></net>

<net id="743"><net_src comp="736" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="747"><net_src comp="100" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="749"><net_src comp="744" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="750"><net_src comp="744" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="754"><net_src comp="229" pin="2"/><net_sink comp="751" pin=0"/></net>

<net id="758"><net_src comp="142" pin="3"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="763"><net_src comp="250" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="768"><net_src comp="155" pin="3"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="773"><net_src comp="162" pin="3"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="778"><net_src comp="303" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="779"><net_src comp="775" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="783"><net_src comp="314" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="788"><net_src comp="318" pin="4"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="793"><net_src comp="328" pin="4"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="798"><net_src comp="338" pin="1"/><net_sink comp="795" pin=0"/></net>

<net id="799"><net_src comp="795" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="800"><net_src comp="795" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="804"><net_src comp="343" pin="1"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="806"><net_src comp="801" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="810"><net_src comp="348" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="812"><net_src comp="807" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="816"><net_src comp="353" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="818"><net_src comp="813" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="822"><net_src comp="358" pin="1"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="549" pin=2"/></net>

<net id="827"><net_src comp="362" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="832"><net_src comp="366" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="837"><net_src comp="370" pin="1"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="839"><net_src comp="834" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="843"><net_src comp="374" pin="4"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="848"><net_src comp="384" pin="4"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="850"><net_src comp="845" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="854"><net_src comp="394" pin="4"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="859"><net_src comp="404" pin="4"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="864"><net_src comp="439" pin="4"/><net_sink comp="861" pin=0"/></net>

<net id="865"><net_src comp="861" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="869"><net_src comp="449" pin="1"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="871"><net_src comp="866" pin="1"/><net_sink comp="549" pin=1"/></net>

<net id="875"><net_src comp="493" pin="2"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="607" pin=2"/></net>

<net id="880"><net_src comp="505" pin="4"/><net_sink comp="877" pin=0"/></net>

<net id="881"><net_src comp="877" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="885"><net_src comp="543" pin="2"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="681" pin=1"/></net>

<net id="890"><net_src comp="614" pin="2"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="892"><net_src comp="887" pin="1"/><net_sink comp="643" pin=1"/></net>

<net id="893"><net_src comp="887" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="894"><net_src comp="887" pin="1"/><net_sink comp="657" pin=1"/></net>

<net id="895"><net_src comp="887" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="899"><net_src comp="625" pin="1"/><net_sink comp="896" pin=0"/></net>

<net id="900"><net_src comp="896" pin="1"/><net_sink comp="647" pin=1"/></net>

<net id="904"><net_src comp="629" pin="2"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="906"><net_src comp="901" pin="1"/><net_sink comp="686" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: a | {}
	Port: b_0 | {}
	Port: b_1 | {}
	Port: v_35_out | {8 }
	Port: u_34_out | {1 8 }
	Port: t_33_out | {8 }
 - Input state : 
	Port: mp_mul.67.69_Pipeline_VITIS_LOOP_157_4 : indvars_iv | {1 }
	Port: mp_mul.67.69_Pipeline_VITIS_LOOP_157_4 : v | {1 }
	Port: mp_mul.67.69_Pipeline_VITIS_LOOP_157_4 : zext_ln156 | {1 }
	Port: mp_mul.67.69_Pipeline_VITIS_LOOP_157_4 : a | {1 2 }
	Port: mp_mul.67.69_Pipeline_VITIS_LOOP_157_4 : i_17 | {1 }
	Port: mp_mul.67.69_Pipeline_VITIS_LOOP_157_4 : b_0 | {1 2 }
	Port: mp_mul.67.69_Pipeline_VITIS_LOOP_157_4 : b_1 | {1 2 }
	Port: mp_mul.67.69_Pipeline_VITIS_LOOP_157_4 : u_34_out | {8 }
  - Chain level:
	State 1
		store_ln139 : 1
		store_ln140 : 1
		store_ln140 : 1
		j : 1
		icmp_ln157 : 2
		br_ln157 : 3
		trunc_ln158 : 2
		zext_ln158 : 3
		a_addr : 4
		a_load : 5
		sub_ln158 : 2
		trunc_ln158_3 : 3
		bit_sel : 3
		xor_ln158 : 4
		part_sel : 3
		add_ln : 4
		zext_ln158_9 : 5
		b_0_addr : 6
		b_1_addr : 6
		b_0_load : 7
		b_1_load : 7
		add_ln157 : 2
		store_ln139 : 3
	State 2
		al : 1
		select_ln158 : 1
		bl : 2
		ah : 1
		bh : 2
	State 3
		albl : 1
		albh : 1
		ahbl : 1
		ahbh : 1
	State 4
		trunc_ln106 : 1
		trunc_ln106_114 : 1
		trunc_ln106_115 : 1
		trunc_ln106_116 : 1
		tmp_s : 1
		tmp_189 : 1
		tmp_190 : 1
		tmp_191 : 1
	State 5
		add_ln123 : 1
		zext_ln123_68 : 2
		temp : 3
		tmp_188 : 4
		trunc_ln125 : 4
	State 6
		add_ln130_79 : 1
		zext_ln130_67 : 2
		add_ln130_80 : 1
		trunc_ln130 : 2
		zext_ln130_68 : 2
		add_ln105 : 3
		temp_37 : 3
		tmp_192 : 4
	State 7
		zext_ln133 : 1
		add_ln133 : 2
		v_127 : 1
		xor_ln105_23 : 2
		xor_ln105_24 : 1
		or_ln105_5 : 2
		xor_ln105_25 : 2
		carry : 2
		zext_ln105_78 : 3
		tmp_12 : 3
		or_ln5 : 4
		tempReg : 4
		store_ln140 : 2
	State 8
		u : 1
		store_ln140 : 2
		write_ln0 : 1
		write_ln0 : 1
	State 9
		xor_ln160_16 : 1
		xor_ln160_s : 1
		and_ln160 : 2
		or_ln160_6 : 2
		tmp : 2
		zext_ln161 : 3
		t : 4
		store_ln140 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |          grp_fu_181         |    4    |   165   |    50   |
|    mul   |          grp_fu_185         |    4    |   165   |    50   |
|          |          grp_fu_189         |    4    |   165   |    50   |
|          |          grp_fu_193         |    4    |   165   |    50   |
|----------|-----------------------------|---------|---------|---------|
|          |       add_ln157_fu_292      |    0    |    0    |    13   |
|          |       add_ln123_fu_423      |    0    |    0    |    39   |
|          |         temp_fu_433         |    0    |    0    |    40   |
|          |       add_ln130_fu_465      |    0    |    0    |    32   |
|          |     add_ln130_79_fu_469     |    0    |    0    |    39   |
|          |     add_ln130_80_fu_479     |    0    |    0    |    39   |
|    add   |       add_ln105_fu_493      |    0    |    0    |    32   |
|          |        temp_37_fu_499       |    0    |    0    |    40   |
|          |       add_ln133_fu_543      |    0    |    0    |    71   |
|          |         v_127_fu_555        |    0    |    0    |    71   |
|          |        tempReg_fu_614       |    0    |    0    |    71   |
|          |           u_fu_629          |    0    |    0    |    71   |
|          |           t_fu_709          |    0    |    0    |    11   |
|----------|-----------------------------|---------|---------|---------|
|          |       xor_ln158_fu_262      |    0    |    0    |    2    |
|          |     xor_ln105_23_fu_561     |    0    |    0    |    64   |
|          |     xor_ln105_24_fu_567     |    0    |    0    |    64   |
|    xor   |     xor_ln105_25_fu_579     |    0    |    0    |    64   |
|          |       xor_ln160_fu_643      |    0    |    0    |    64   |
|          |     xor_ln160_13_fu_647     |    0    |    0    |    64   |
|          |     xor_ln160_16_fu_664     |    0    |    0    |    2    |
|          |     xor_ln160_15_fu_686     |    0    |    0    |    64   |
|----------|-----------------------------|---------|---------|---------|
|          |      or_ln105_5_fu_573      |    0    |    0    |    64   |
|    or    |       or_ln160_fu_651       |    0    |    0    |    64   |
|          |      or_ln160_6_fu_691      |    0    |    0    |    64   |
|----------|-----------------------------|---------|---------|---------|
|  select  |     select_ln158_fu_307     |    0    |    0    |    64   |
|----------|-----------------------------|---------|---------|---------|
|    and   |       and_ln160_fu_681      |    0    |    0    |    64   |
|----------|-----------------------------|---------|---------|---------|
|   icmp   |      icmp_ln157_fu_229      |    0    |    0    |    13   |
|----------|-----------------------------|---------|---------|---------|
|    sub   |       sub_ln158_fu_244      |    0    |    0    |    13   |
|----------|-----------------------------|---------|---------|---------|
|          |    i_17_read_read_fu_104    |    0    |    0    |    0    |
|   read   | zext_ln156_read_read_fu_110 |    0    |    0    |    0    |
|          |      v_read_read_fu_116     |    0    |    0    |    0    |
|          | indvars_iv_read_read_fu_122 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |    write_ln0_write_fu_128   |    0    |    0    |    0    |
|          |    write_ln0_write_fu_135   |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |    zext_ln156_cast_fu_197   |    0    |    0    |    0    |
|          |    indvars_iv_cast_fu_201   |    0    |    0    |    0    |
|          |      zext_ln158_fu_239      |    0    |    0    |    0    |
|          |     zext_ln158_9_fu_286     |    0    |    0    |    0    |
|          |      zext_ln105_fu_338      |    0    |    0    |    0    |
|          |      zext_ln110_fu_343      |    0    |    0    |    0    |
|          |     zext_ln105_77_fu_348    |    0    |    0    |    0    |
|          |      zext_ln112_fu_353      |    0    |    0    |    0    |
|          |      zext_ln106_fu_414      |    0    |    0    |    0    |
|          |      zext_ln123_fu_417      |    0    |    0    |    0    |
|   zext   |     zext_ln123_67_fu_420    |    0    |    0    |    0    |
|          |     zext_ln123_68_fu_429    |    0    |    0    |    0    |
|          |     zext_ln106_79_fu_453    |    0    |    0    |    0    |
|          |     zext_ln106_80_fu_456    |    0    |    0    |    0    |
|          |     zext_ln106_81_fu_459    |    0    |    0    |    0    |
|          |      zext_ln130_fu_462      |    0    |    0    |    0    |
|          |     zext_ln130_67_fu_475    |    0    |    0    |    0    |
|          |     zext_ln130_68_fu_489    |    0    |    0    |    0    |
|          |      zext_ln133_fu_539      |    0    |    0    |    0    |
|          |     zext_ln105_78_fu_593    |    0    |    0    |    0    |
|          |      zext_ln161_fu_705      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      trunc_ln158_fu_235     |    0    |    0    |    0    |
|          |     trunc_ln158_3_fu_250    |    0    |    0    |    0    |
|          |          al_fu_303          |    0    |    0    |    0    |
|          |          bl_fu_314          |    0    |    0    |    0    |
|          |      trunc_ln106_fu_358     |    0    |    0    |    0    |
|   trunc  |    trunc_ln106_114_fu_362   |    0    |    0    |    0    |
|          |    trunc_ln106_115_fu_366   |    0    |    0    |    0    |
|          |    trunc_ln106_116_fu_370   |    0    |    0    |    0    |
|          |      trunc_ln125_fu_449     |    0    |    0    |    0    |
|          |      trunc_ln130_fu_485     |    0    |    0    |    0    |
|          |      trunc_ln160_fu_670     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        bit_sel_fu_254       |    0    |    0    |    0    |
| bitselect|         carry_fu_585        |    0    |    0    |    0    |
|          |       bit_sel1_fu_657       |    0    |    0    |    0    |
|          |          tmp_fu_697         |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       part_sel_fu_268       |    0    |    0    |    0    |
|          |          ah_fu_318          |    0    |    0    |    0    |
|          |          bh_fu_328          |    0    |    0    |    0    |
|          |         tmp_s_fu_374        |    0    |    0    |    0    |
|partselect|        tmp_189_fu_384       |    0    |    0    |    0    |
|          |        tmp_190_fu_394       |    0    |    0    |    0    |
|          |        tmp_191_fu_404       |    0    |    0    |    0    |
|          |        tmp_188_fu_439       |    0    |    0    |    0    |
|          |        tmp_192_fu_505       |    0    |    0    |    0    |
|          |        tmp_12_fu_597        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        add_ln_fu_278        |    0    |    0    |    0    |
|          |      shl_ln125_s_fu_518     |    0    |    0    |    0    |
|          |      and_ln133_3_fu_525     |    0    |    0    |    0    |
|bitconcatenate|      and_ln133_4_fu_532     |    0    |    0    |    0    |
|          |         or_ln_fu_549        |    0    |    0    |    0    |
|          |        or_ln5_fu_607        |    0    |    0    |    0    |
|          |      xor_ln160_s_fu_673     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    16   |   660   |   1503  |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|     a_addr_reg_755    |    3   |
|   add_ln105_reg_872   |   32   |
|   add_ln133_reg_882   |   64   |
|       ah_reg_785      |   32   |
|       al_reg_775      |   32   |
|    b_0_addr_reg_765   |    3   |
|    b_1_addr_reg_770   |    3   |
|       bh_reg_790      |   32   |
|       bl_reg_780      |   32   |
|   icmp_ln157_reg_751  |    1   |
|      j_11_reg_744     |    4   |
|      t_33_reg_728     |    3   |
|    tempReg_reg_887    |   64   |
|    tmp_188_reg_861    |    2   |
|    tmp_189_reg_845    |   32   |
|    tmp_190_reg_851    |   32   |
|    tmp_191_reg_856    |   32   |
|    tmp_192_reg_877    |    2   |
|     tmp_s_reg_840     |   32   |
|trunc_ln106_114_reg_824|   32   |
|trunc_ln106_115_reg_829|   32   |
|trunc_ln106_116_reg_834|   32   |
|  trunc_ln106_reg_819  |   32   |
|  trunc_ln125_reg_866  |   32   |
| trunc_ln158_3_reg_760 |    1   |
| u_34_out_load_reg_896 |   64   |
|       u_reg_901       |   64   |
|      v_35_reg_736     |   64   |
| zext_ln105_77_reg_807 |   64   |
|   zext_ln105_reg_795  |   64   |
|   zext_ln110_reg_801  |   64   |
|   zext_ln112_reg_813  |   64   |
+-----------------------+--------+
|         Total         |  1046  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_149 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_169 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_175 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
|     grp_fu_181    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_181    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_185    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_185    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_189    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_189    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_193    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_193    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   530  ||  17.468 ||    0    ||    99   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |   660  |  1503  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   17   |    0   |   99   |
|  Register |    -   |    -   |  1046  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |   17   |  1706  |  1602  |
+-----------+--------+--------+--------+--------+
