|USB2_SDRAM_Project
RESETn => resetn_t.IN1
CLK48M => CLKGen:U0.CLK48M
CLK48M => LED_Check:U9.CLK
FLAGC => Controller:U2.FLAGC
FLAGB => ~NO_FANOUT~
DATAIN[0] => FIFO_16Bit_2K:U1.DIN[0]
DATAIN[1] => FIFO_16Bit_2K:U1.DIN[1]
DATAIN[2] => FIFO_16Bit_2K:U1.DIN[2]
DATAIN[3] => FIFO_16Bit_2K:U1.DIN[3]
DATAIN[4] => FIFO_16Bit_2K:U1.DIN[4]
DATAIN[5] => FIFO_16Bit_2K:U1.DIN[5]
DATAIN[6] => FIFO_16Bit_2K:U1.DIN[6]
DATAIN[7] => FIFO_16Bit_2K:U1.DIN[7]
DATAIN[8] => FIFO_16Bit_2K:U1.DIN[8]
DATAIN[9] => FIFO_16Bit_2K:U1.DIN[9]
DATAIN[10] => FIFO_16Bit_2K:U1.DIN[10]
DATAIN[11] => FIFO_16Bit_2K:U1.DIN[11]
DATAIN[12] => FIFO_16Bit_2K:U1.DIN[12]
DATAIN[13] => FIFO_16Bit_2K:U1.DIN[13]
DATAIN[14] => FIFO_16Bit_2K:U1.DIN[14]
DATAIN[15] => FIFO_16Bit_2K:U1.DIN[15]
CPU_Data[0] <> CPU_Data[0]
CPU_Data[1] <> CPU_Data[1]
CPU_Data[2] <> CPU_Data[2]
CPU_Data[3] <> CPU_Data[3]
CPU_Data[4] <> CPU_Data[4]
CPU_Data[5] <> CPU_Data[5]
CPU_Data[6] <> CPU_Data[6]
CPU_Data[7] <> CPU_Data[7]
CPU_WR => CPU_Command_1[0].CLK
CPU_WR => CPU_Command_1[1].CLK
CPU_WR => CPU_Command_1[2].CLK
CPU_WR => CPU_Command_1[3].CLK
CPU_WR => CPU_Command_1[4].CLK
CPU_WR => CPU_Command_1[5].CLK
CPU_WR => CPU_Command_1[6].CLK
CPU_WR => CPU_Command_1[7].CLK
CPU_WR => CPU_Command_2[0].CLK
CPU_WR => CPU_Command_2[1].CLK
CPU_WR => CPU_Command_2[2].CLK
CPU_WR => CPU_Command_2[3].CLK
CPU_WR => CPU_Command_2[4].CLK
CPU_WR => CPU_Command_2[5].CLK
CPU_WR => CPU_Command_2[6].CLK
CPU_WR => CPU_Command_2[7].CLK
CPU_WR => CPU_Command_3[0].CLK
CPU_WR => CPU_Command_3[1].CLK
CPU_WR => CPU_Command_3[2].CLK
CPU_WR => CPU_Command_3[3].CLK
CPU_WR => CPU_Command_3[4].CLK
CPU_WR => CPU_Command_3[5].CLK
CPU_WR => CPU_Command_3[6].CLK
CPU_WR => CPU_Command_3[7].CLK
CPU_WR => CPU_Command_4[0].CLK
CPU_WR => CPU_Command_4[1].CLK
CPU_WR => CPU_Command_4[2].CLK
CPU_WR => CPU_Command_4[3].CLK
CPU_WR => CPU_Command_4[4].CLK
CPU_WR => CPU_Command_4[5].CLK
CPU_WR => CPU_Command_4[6].CLK
CPU_WR => CPU_Command_4[7].CLK
CPU_RD => CPU_Read_3[0].CLK
CPU_RD => CPU_Read_3[1].CLK
CPU_RD => CPU_Read_3[2].CLK
CPU_RD => CPU_Read_3[3].CLK
CPU_RD => CPU_Read_3[4].CLK
CPU_RD => CPU_Read_3[5].CLK
CPU_RD => CPU_Read_3[6].CLK
CPU_RD => CPU_Read_3[7].CLK
CPU_RD => CPU_Read_2[0].CLK
CPU_RD => CPU_Read_2[1].CLK
CPU_RD => CPU_Read_2[2].CLK
CPU_RD => CPU_Read_2[3].CLK
CPU_RD => CPU_Read_2[4].CLK
CPU_RD => CPU_Read_2[5].CLK
CPU_RD => CPU_Read_2[6].CLK
CPU_RD => CPU_Read_2[7].CLK
CPU_RD => CPU_Read_1[0].CLK
CPU_RD => CPU_Read_1[1].CLK
CPU_RD => CPU_Read_1[2].CLK
CPU_RD => CPU_Read_1[3].CLK
CPU_RD => CPU_Read_1[4].CLK
CPU_RD => CPU_Read_1[5].CLK
CPU_RD => CPU_Read_1[6].CLK
CPU_RD => CPU_Read_1[7].CLK
CPU_RD => CPU_Data[0].OE
CPU_RD => CPU_Data[1].OE
CPU_RD => CPU_Data[2].OE
CPU_RD => CPU_Data[3].OE
CPU_RD => CPU_Data[4].OE
CPU_RD => CPU_Data[5].OE
CPU_RD => CPU_Data[6].OE
CPU_RD => CPU_Data[7].OE
CPU_Set => Check_Led[7].IN1
CPU_Set => CPU_Read_2_t[1].IN1
CPU_Set => CPU_Read_2_t[7].IN1
CPU_Set => CPU_Read_1_t[7].IN1
CPU_Set => rEncode_Word[1].IN1
CPU_Set => EN_Conter_Max[0].IN1
CPU_Set => EN_Conter_Min[0].IN1
CPU_Set => EN_DIV[0].IN1
CPU_Set => CPU_Read_3[0].ALOAD
CPU_Set => CPU_Read_3[1].ALOAD
CPU_Set => CPU_Read_3[2].ALOAD
CPU_Set => CPU_Read_3[3].ALOAD
CPU_Set => CPU_Read_3[4].ALOAD
CPU_Set => CPU_Read_3[5].ALOAD
CPU_Set => CPU_Read_3[6].ALOAD
CPU_Set => CPU_Read_3[7].ALOAD
CPU_Set => CPU_Read_2[0].ALOAD
CPU_Set => CPU_Read_2[1].ALOAD
CPU_Set => CPU_Read_2[2].ALOAD
CPU_Set => CPU_Read_2[3].ALOAD
CPU_Set => CPU_Read_2[4].ALOAD
CPU_Set => CPU_Read_2[5].ALOAD
CPU_Set => CPU_Read_2[6].ALOAD
CPU_Set => CPU_Read_2[7].ALOAD
CPU_Set => CPU_Read_1[0].ALOAD
CPU_Set => CPU_Read_1[1].ALOAD
CPU_Set => CPU_Read_1[2].ALOAD
CPU_Set => CPU_Read_1[3].ALOAD
CPU_Set => CPU_Read_1[4].ALOAD
CPU_Set => CPU_Read_1[5].ALOAD
CPU_Set => CPU_Read_1[6].ALOAD
CPU_Set => CPU_Read_1[7].ALOAD
CPU_Set => EN_Clr.ACLR
Laser_On => ~NO_FANOUT~
Encode_A => Encode_Filter:U6.D
Encode_B => Encode_Filter:U7.D
DQ0[0] <> SDRAM_Controller:U3.DQ[0]
DQ0[1] <> SDRAM_Controller:U3.DQ[1]
DQ0[2] <> SDRAM_Controller:U3.DQ[2]
DQ0[3] <> SDRAM_Controller:U3.DQ[3]
DQ0[4] <> SDRAM_Controller:U3.DQ[4]
DQ0[5] <> SDRAM_Controller:U3.DQ[5]
DQ0[6] <> SDRAM_Controller:U3.DQ[6]
DQ0[7] <> SDRAM_Controller:U3.DQ[7]
DQ0[8] <> SDRAM_Controller:U3.DQ[8]
DQ0[9] <> SDRAM_Controller:U3.DQ[9]
DQ0[10] <> SDRAM_Controller:U3.DQ[10]
DQ0[11] <> SDRAM_Controller:U3.DQ[11]
DQ0[12] <> SDRAM_Controller:U3.DQ[12]
DQ0[13] <> SDRAM_Controller:U3.DQ[13]
DQ0[14] <> SDRAM_Controller:U3.DQ[14]
DQ0[15] <> SDRAM_Controller:U3.DQ[15]
DQ1[0] <> SDRAM_Controller:U4.DQ[0]
DQ1[1] <> SDRAM_Controller:U4.DQ[1]
DQ1[2] <> SDRAM_Controller:U4.DQ[2]
DQ1[3] <> SDRAM_Controller:U4.DQ[3]
DQ1[4] <> SDRAM_Controller:U4.DQ[4]
DQ1[5] <> SDRAM_Controller:U4.DQ[5]
DQ1[6] <> SDRAM_Controller:U4.DQ[6]
DQ1[7] <> SDRAM_Controller:U4.DQ[7]
DQ1[8] <> SDRAM_Controller:U4.DQ[8]
DQ1[9] <> SDRAM_Controller:U4.DQ[9]
DQ1[10] <> SDRAM_Controller:U4.DQ[10]
DQ1[11] <> SDRAM_Controller:U4.DQ[11]
DQ1[12] <> SDRAM_Controller:U4.DQ[12]
DQ1[13] <> SDRAM_Controller:U4.DQ[13]
DQ1[14] <> SDRAM_Controller:U4.DQ[14]
DQ1[15] <> SDRAM_Controller:U4.DQ[15]


|USB2_SDRAM_Project|CLKGen:U0
CLK48M => PLL_Core:U0.inclk0


|USB2_SDRAM_Project|CLKGen:U0|PLL_Core:U0
inclk0 => altpll:altpll_component.inclk[0]


|USB2_SDRAM_Project|CLKGen:U0|PLL_Core:U0|altpll:altpll_component
inclk[0] => PLL_Core_altpll:auto_generated.inclk[0]
inclk[1] => PLL_Core_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>


|USB2_SDRAM_Project|CLKGen:U0|PLL_Core:U0|altpll:altpll_component|PLL_Core_altpll:auto_generated
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|USB2_SDRAM_Project|FIFO_16Bit_2K:U1
RESETn => FIFO_Core:U0.aclr
WCLK => FIFO_Core:U0.wrclk
RCLK => FIFO_Core:U0.rdclk
WEN => FIFO_Core:U0.wrreq
REN => FIFO_Core:U0.rdreq
DIN[0] => FIFO_Core:U0.data[0]
DIN[1] => FIFO_Core:U0.data[1]
DIN[2] => FIFO_Core:U0.data[2]
DIN[3] => FIFO_Core:U0.data[3]
DIN[4] => FIFO_Core:U0.data[4]
DIN[5] => FIFO_Core:U0.data[5]
DIN[6] => FIFO_Core:U0.data[6]
DIN[7] => FIFO_Core:U0.data[7]
DIN[8] => FIFO_Core:U0.data[8]
DIN[9] => FIFO_Core:U0.data[9]
DIN[10] => FIFO_Core:U0.data[10]
DIN[11] => FIFO_Core:U0.data[11]
DIN[12] => FIFO_Core:U0.data[12]
DIN[13] => FIFO_Core:U0.data[13]
DIN[14] => FIFO_Core:U0.data[14]
DIN[15] => FIFO_Core:U0.data[15]


|USB2_SDRAM_Project|FIFO_16Bit_2K:U1|FIFO_Core:U0
aclr => dcfifo:dcfifo_component.aclr
data[0] => dcfifo:dcfifo_component.data[0]
data[1] => dcfifo:dcfifo_component.data[1]
data[2] => dcfifo:dcfifo_component.data[2]
data[3] => dcfifo:dcfifo_component.data[3]
data[4] => dcfifo:dcfifo_component.data[4]
data[5] => dcfifo:dcfifo_component.data[5]
data[6] => dcfifo:dcfifo_component.data[6]
data[7] => dcfifo:dcfifo_component.data[7]
data[8] => dcfifo:dcfifo_component.data[8]
data[9] => dcfifo:dcfifo_component.data[9]
data[10] => dcfifo:dcfifo_component.data[10]
data[11] => dcfifo:dcfifo_component.data[11]
data[12] => dcfifo:dcfifo_component.data[12]
data[13] => dcfifo:dcfifo_component.data[13]
data[14] => dcfifo:dcfifo_component.data[14]
data[15] => dcfifo:dcfifo_component.data[15]
rdclk => dcfifo:dcfifo_component.rdclk
rdreq => dcfifo:dcfifo_component.rdreq
wrclk => dcfifo:dcfifo_component.wrclk
wrreq => dcfifo:dcfifo_component.wrreq


|USB2_SDRAM_Project|FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component
data[0] => dcfifo_d7n1:auto_generated.data[0]
data[1] => dcfifo_d7n1:auto_generated.data[1]
data[2] => dcfifo_d7n1:auto_generated.data[2]
data[3] => dcfifo_d7n1:auto_generated.data[3]
data[4] => dcfifo_d7n1:auto_generated.data[4]
data[5] => dcfifo_d7n1:auto_generated.data[5]
data[6] => dcfifo_d7n1:auto_generated.data[6]
data[7] => dcfifo_d7n1:auto_generated.data[7]
data[8] => dcfifo_d7n1:auto_generated.data[8]
data[9] => dcfifo_d7n1:auto_generated.data[9]
data[10] => dcfifo_d7n1:auto_generated.data[10]
data[11] => dcfifo_d7n1:auto_generated.data[11]
data[12] => dcfifo_d7n1:auto_generated.data[12]
data[13] => dcfifo_d7n1:auto_generated.data[13]
data[14] => dcfifo_d7n1:auto_generated.data[14]
data[15] => dcfifo_d7n1:auto_generated.data[15]
rdclk => dcfifo_d7n1:auto_generated.rdclk
rdreq => dcfifo_d7n1:auto_generated.rdreq
wrclk => dcfifo_d7n1:auto_generated.wrclk
wrreq => dcfifo_d7n1:auto_generated.wrreq
aclr => dcfifo_d7n1:auto_generated.aclr


|USB2_SDRAM_Project|FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated
aclr => a_graycounter_777:rdptr_g1p.aclr
aclr => a_graycounter_3lc:wrptr_g1p.aclr
aclr => altsyncram_gm31:fifo_ram.aclr1
aclr => delayed_wrptr_g[11].IN0
aclr => rdemp_eq_comp_lsb_aeb.IN0
aclr => rdemp_eq_comp_msb_aeb.IN0
aclr => rdptr_g[11].IN0
aclr => wrfull_eq_comp_lsb_mux_reg.IN0
aclr => wrfull_eq_comp_msb_mux_reg.IN0
aclr => wrptr_g[11].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_gm31:fifo_ram.data_a[0]
data[1] => altsyncram_gm31:fifo_ram.data_a[1]
data[2] => altsyncram_gm31:fifo_ram.data_a[2]
data[3] => altsyncram_gm31:fifo_ram.data_a[3]
data[4] => altsyncram_gm31:fifo_ram.data_a[4]
data[5] => altsyncram_gm31:fifo_ram.data_a[5]
data[6] => altsyncram_gm31:fifo_ram.data_a[6]
data[7] => altsyncram_gm31:fifo_ram.data_a[7]
data[8] => altsyncram_gm31:fifo_ram.data_a[8]
data[9] => altsyncram_gm31:fifo_ram.data_a[9]
data[10] => altsyncram_gm31:fifo_ram.data_a[10]
data[11] => altsyncram_gm31:fifo_ram.data_a[11]
data[12] => altsyncram_gm31:fifo_ram.data_a[12]
data[13] => altsyncram_gm31:fifo_ram.data_a[13]
data[14] => altsyncram_gm31:fifo_ram.data_a[14]
data[15] => altsyncram_gm31:fifo_ram.data_a[15]
rdclk => a_graycounter_777:rdptr_g1p.clock
rdclk => altsyncram_gm31:fifo_ram.clock1
rdclk => dffpipe_qe9:rs_brp.clock
rdclk => dffpipe_qe9:rs_bwp.clock
rdclk => alt_synch_pipe_0e8:rs_dgwp.clock
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[11].CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_3lc:wrptr_g1p.clock
wrclk => altsyncram_gm31:fifo_ram.clock0
wrclk => dffpipe_qe9:ws_brp.clock
wrclk => dffpipe_qe9:ws_bwp.clock
wrclk => alt_synch_pipe_1e8:ws_dgrp.clock
wrclk => delayed_wrptr_g[11].CLK
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => wrptr_g[11].CLK
wrclk => wrptr_g[10].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrreq => valid_wrreq.IN0


|USB2_SDRAM_Project|FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_gray2bin_8ib:rdptr_g_gray2bin
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN1
gray[11] => bin[11].DATAIN
gray[11] => xor10.IN0


|USB2_SDRAM_Project|FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_gray2bin_8ib:rs_dgwp_gray2bin
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN1
gray[11] => bin[11].DATAIN
gray[11] => xor10.IN0


|USB2_SDRAM_Project|FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_gray2bin_8ib:wrptr_g_gray2bin
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN1
gray[11] => bin[11].DATAIN
gray[11] => xor10.IN0


|USB2_SDRAM_Project|FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_gray2bin_8ib:ws_dgrp_gray2bin
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN1
gray[11] => bin[11].DATAIN
gray[11] => xor10.IN0


|USB2_SDRAM_Project|FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => counter5a10.CLK
clock => counter5a11.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1


|USB2_SDRAM_Project|FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => counter8a10.CLK
clock => counter8a11.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1


|USB2_SDRAM_Project|FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_a[9] => ram_block11a0.PORTAADDR9
address_a[9] => ram_block11a1.PORTAADDR9
address_a[9] => ram_block11a2.PORTAADDR9
address_a[9] => ram_block11a3.PORTAADDR9
address_a[9] => ram_block11a4.PORTAADDR9
address_a[9] => ram_block11a5.PORTAADDR9
address_a[9] => ram_block11a6.PORTAADDR9
address_a[9] => ram_block11a7.PORTAADDR9
address_a[9] => ram_block11a8.PORTAADDR9
address_a[9] => ram_block11a9.PORTAADDR9
address_a[9] => ram_block11a10.PORTAADDR9
address_a[9] => ram_block11a11.PORTAADDR9
address_a[9] => ram_block11a12.PORTAADDR9
address_a[9] => ram_block11a13.PORTAADDR9
address_a[9] => ram_block11a14.PORTAADDR9
address_a[9] => ram_block11a15.PORTAADDR9
address_a[10] => ram_block11a0.PORTAADDR10
address_a[10] => ram_block11a1.PORTAADDR10
address_a[10] => ram_block11a2.PORTAADDR10
address_a[10] => ram_block11a3.PORTAADDR10
address_a[10] => ram_block11a4.PORTAADDR10
address_a[10] => ram_block11a5.PORTAADDR10
address_a[10] => ram_block11a6.PORTAADDR10
address_a[10] => ram_block11a7.PORTAADDR10
address_a[10] => ram_block11a8.PORTAADDR10
address_a[10] => ram_block11a9.PORTAADDR10
address_a[10] => ram_block11a10.PORTAADDR10
address_a[10] => ram_block11a11.PORTAADDR10
address_a[10] => ram_block11a12.PORTAADDR10
address_a[10] => ram_block11a13.PORTAADDR10
address_a[10] => ram_block11a14.PORTAADDR10
address_a[10] => ram_block11a15.PORTAADDR10
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
address_b[9] => ram_block11a0.PORTBADDR9
address_b[9] => ram_block11a1.PORTBADDR9
address_b[9] => ram_block11a2.PORTBADDR9
address_b[9] => ram_block11a3.PORTBADDR9
address_b[9] => ram_block11a4.PORTBADDR9
address_b[9] => ram_block11a5.PORTBADDR9
address_b[9] => ram_block11a6.PORTBADDR9
address_b[9] => ram_block11a7.PORTBADDR9
address_b[9] => ram_block11a8.PORTBADDR9
address_b[9] => ram_block11a9.PORTBADDR9
address_b[9] => ram_block11a10.PORTBADDR9
address_b[9] => ram_block11a11.PORTBADDR9
address_b[9] => ram_block11a12.PORTBADDR9
address_b[9] => ram_block11a13.PORTBADDR9
address_b[9] => ram_block11a14.PORTBADDR9
address_b[9] => ram_block11a15.PORTBADDR9
address_b[10] => ram_block11a0.PORTBADDR10
address_b[10] => ram_block11a1.PORTBADDR10
address_b[10] => ram_block11a2.PORTBADDR10
address_b[10] => ram_block11a3.PORTBADDR10
address_b[10] => ram_block11a4.PORTBADDR10
address_b[10] => ram_block11a5.PORTBADDR10
address_b[10] => ram_block11a6.PORTBADDR10
address_b[10] => ram_block11a7.PORTBADDR10
address_b[10] => ram_block11a8.PORTBADDR10
address_b[10] => ram_block11a9.PORTBADDR10
address_b[10] => ram_block11a10.PORTBADDR10
address_b[10] => ram_block11a11.PORTBADDR10
address_b[10] => ram_block11a12.PORTBADDR10
address_b[10] => ram_block11a13.PORTBADDR10
address_b[10] => ram_block11a14.PORTBADDR10
address_b[10] => ram_block11a15.PORTBADDR10
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|USB2_SDRAM_Project|FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:rs_brp
clock => dffe12a[11].CLK
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[11].ACLR
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
d[11] => dffe12a[11].IN0


|USB2_SDRAM_Project|FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:rs_bwp
clock => dffe12a[11].CLK
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[11].ACLR
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
d[11] => dffe12a[11].IN0


|USB2_SDRAM_Project|FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_0e8:rs_dgwp
clock => dffpipe_re9:dffpipe13.clock
clrn => dffpipe_re9:dffpipe13.clrn
d[0] => dffpipe_re9:dffpipe13.d[0]
d[1] => dffpipe_re9:dffpipe13.d[1]
d[2] => dffpipe_re9:dffpipe13.d[2]
d[3] => dffpipe_re9:dffpipe13.d[3]
d[4] => dffpipe_re9:dffpipe13.d[4]
d[5] => dffpipe_re9:dffpipe13.d[5]
d[6] => dffpipe_re9:dffpipe13.d[6]
d[7] => dffpipe_re9:dffpipe13.d[7]
d[8] => dffpipe_re9:dffpipe13.d[8]
d[9] => dffpipe_re9:dffpipe13.d[9]
d[10] => dffpipe_re9:dffpipe13.d[10]
d[11] => dffpipe_re9:dffpipe13.d[11]


|USB2_SDRAM_Project|FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_0e8:rs_dgwp|dffpipe_re9:dffpipe13
clock => dffe14a[11].CLK
clock => dffe14a[10].CLK
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clrn => dffe14a[11].ACLR
clrn => dffe14a[10].ACLR
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
d[4] => dffe14a[4].IN0
d[5] => dffe14a[5].IN0
d[6] => dffe14a[6].IN0
d[7] => dffe14a[7].IN0
d[8] => dffe14a[8].IN0
d[9] => dffe14a[9].IN0
d[10] => dffe14a[10].IN0
d[11] => dffe14a[11].IN0


|USB2_SDRAM_Project|FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp
clock => dffe12a[11].CLK
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[11].ACLR
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
d[11] => dffe12a[11].IN0


|USB2_SDRAM_Project|FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp
clock => dffe12a[11].CLK
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[11].ACLR
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
d[11] => dffe12a[11].IN0


|USB2_SDRAM_Project|FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp
clock => dffpipe_se9:dffpipe15.clock
clrn => dffpipe_se9:dffpipe15.clrn
d[0] => dffpipe_se9:dffpipe15.d[0]
d[1] => dffpipe_se9:dffpipe15.d[1]
d[2] => dffpipe_se9:dffpipe15.d[2]
d[3] => dffpipe_se9:dffpipe15.d[3]
d[4] => dffpipe_se9:dffpipe15.d[4]
d[5] => dffpipe_se9:dffpipe15.d[5]
d[6] => dffpipe_se9:dffpipe15.d[6]
d[7] => dffpipe_se9:dffpipe15.d[7]
d[8] => dffpipe_se9:dffpipe15.d[8]
d[9] => dffpipe_se9:dffpipe15.d[9]
d[10] => dffpipe_se9:dffpipe15.d[10]
d[11] => dffpipe_se9:dffpipe15.d[11]


|USB2_SDRAM_Project|FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15
clock => dffe16a[11].CLK
clock => dffe16a[10].CLK
clock => dffe16a[9].CLK
clock => dffe16a[8].CLK
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clrn => dffe16a[11].ACLR
clrn => dffe16a[10].ACLR
clrn => dffe16a[9].ACLR
clrn => dffe16a[8].ACLR
clrn => dffe16a[7].ACLR
clrn => dffe16a[6].ACLR
clrn => dffe16a[5].ACLR
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
d[4] => dffe16a[4].IN0
d[5] => dffe16a[5].IN0
d[6] => dffe16a[6].IN0
d[7] => dffe16a[7].IN0
d[8] => dffe16a[8].IN0
d[9] => dffe16a[9].IN0
d[10] => dffe16a[10].IN0
d[11] => dffe16a[11].IN0


|USB2_SDRAM_Project|FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|cmpr_c66:rdempty_eq_comp1_lsb
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|USB2_SDRAM_Project|FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|cmpr_c66:rdempty_eq_comp1_msb
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|USB2_SDRAM_Project|FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|cmpr_c66:rdempty_eq_comp_lsb
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|USB2_SDRAM_Project|FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|cmpr_c66:rdempty_eq_comp_msb
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|USB2_SDRAM_Project|FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|cmpr_c66:wrfull_eq_comp1_lsb
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|USB2_SDRAM_Project|FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|cmpr_c66:wrfull_eq_comp1_msb
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|USB2_SDRAM_Project|FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|cmpr_c66:wrfull_eq_comp_lsb
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|USB2_SDRAM_Project|FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|cmpr_c66:wrfull_eq_comp_msb
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|USB2_SDRAM_Project|FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|USB2_SDRAM_Project|FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|USB2_SDRAM_Project|FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|USB2_SDRAM_Project|FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|USB2_SDRAM_Project|Controller:U2
RESETn => wr_t[0].ACLR
RESETn => wr_t[1].ACLR
RESETn => wr_t[2].PRESET
RESETn => wr_t[3].ACLR
RESETn => SLRD~reg0.PRESET
RESETn => present_state~3.DATAIN
CLK108M => wr_t[0].CLK
CLK108M => wr_t[1].CLK
CLK108M => wr_t[2].CLK
CLK108M => wr_t[3].CLK
CLK108M => present_state~1.DATAIN
CLK36M => SLRD~reg0.CLK
SDRAMFULL[0] => Mux0.IN4
SDRAMFULL[0] => Mux1.IN4
SDRAMFULL[0] => Mux2.IN4
SDRAMFULL[0] => Mux3.IN4
SDRAMFULL[0] => Mux4.IN5
SDRAMFULL[0] => Mux5.IN5
SDRAMFULL[0] => Mux6.IN5
SDRAMFULL[0] => Mux7.IN5
SDRAMFULL[0] => Selector1.IN11
SDRAMFULL[0] => Selector2.IN11
SDRAMFULL[0] => Selector8.IN9
SDRAMFULL[0] => Selector3.IN2
SDRAMFULL[0] => Selector7.IN2
SDRAMFULL[1] => Mux8.IN4
SDRAMFULL[1] => Mux9.IN4
SDRAMFULL[1] => Mux10.IN4
SDRAMFULL[1] => Mux11.IN4
SDRAMFULL[1] => Selector0.IN10
SDRAMFULL[1] => Selector3.IN10
SDRAMFULL[1] => Selector5.IN8
SDRAMFULL[1] => Selector1.IN1
SDRAMFULL[1] => Selector1.IN2
SDRAMFULL[1] => Selector4.IN1
SDRAMEMPTY[0] => Mux8.IN5
SDRAMEMPTY[0] => Mux9.IN5
SDRAMEMPTY[0] => Mux10.IN5
SDRAMEMPTY[0] => Mux11.IN5
SDRAMEMPTY[0] => Selector0.IN11
SDRAMEMPTY[0] => Selector3.IN11
SDRAMEMPTY[0] => Selector5.IN9
SDRAMEMPTY[0] => Selector2.IN2
SDRAMEMPTY[0] => Selector2.IN3
SDRAMEMPTY[0] => Selector9.IN1
SDRAMEMPTY[1] => Mux0.IN3
SDRAMEMPTY[1] => Mux1.IN3
SDRAMEMPTY[1] => Mux2.IN3
SDRAMEMPTY[1] => Mux3.IN3
SDRAMEMPTY[1] => Mux4.IN4
SDRAMEMPTY[1] => Mux5.IN4
SDRAMEMPTY[1] => Mux6.IN4
SDRAMEMPTY[1] => Mux7.IN4
SDRAMEMPTY[1] => Selector1.IN10
SDRAMEMPTY[1] => Selector2.IN10
SDRAMEMPTY[1] => Selector8.IN8
SDRAMEMPTY[1] => Selector0.IN2
SDRAMEMPTY[1] => Selector6.IN2
FLAGC => process_1.IN0
FULL => process_1.IN1


|USB2_SDRAM_Project|SDRAM_Controller:U3
RESETn => A[0]~reg0.ACLR
RESETn => A[1]~reg0.ACLR
RESETn => A[2]~reg0.ACLR
RESETn => A[3]~reg0.ACLR
RESETn => A[4]~reg0.ACLR
RESETn => A[5]~reg0.ACLR
RESETn => A[6]~reg0.ACLR
RESETn => A[7]~reg0.ACLR
RESETn => A[8]~reg0.ACLR
RESETn => A[9]~reg0.ACLR
RESETn => A[10]~reg0.ACLR
RESETn => A[11]~reg0.ACLR
RESETn => A[12]~reg0.ACLR
RESETn => BA[0]~reg0.ACLR
RESETn => BA[1]~reg0.ACLR
RESETn => LDQM~reg0.PRESET
RESETn => UDQM~reg0.PRESET
RESETn => WEn~reg0.PRESET
RESETn => CASn~reg0.PRESET
RESETn => RASn~reg0.PRESET
RESETn => col[0].ACLR
RESETn => col[1].ACLR
RESETn => col[2].ACLR
RESETn => col[3].ACLR
RESETn => col[4].ACLR
RESETn => col[5].ACLR
RESETn => col[6].ACLR
RESETn => col[7].ACLR
RESETn => col[8].ACLR
RESETn => col[9].ACLR
RESETn => row[0].ACLR
RESETn => row[1].ACLR
RESETn => row[2].ACLR
RESETn => row[3].ACLR
RESETn => row[4].ACLR
RESETn => row[5].ACLR
RESETn => row[6].ACLR
RESETn => row[7].ACLR
RESETn => row[8].ACLR
RESETn => row[9].ACLR
RESETn => row[10].ACLR
RESETn => row[11].ACLR
RESETn => row[12].ACLR
RESETn => bank[0].ACLR
RESETn => bank[1].ACLR
RESETn => readcamerafifo_t.ACLR
RESETn => readsdram_en.ACLR
RESETn => writesdram_en.ACLR
RESETn => Full~reg0.ACLR
RESETn => count_done[0].ACLR
RESETn => count_done[1].ACLR
RESETn => count_twr[0].ACLR
RESETn => count_twr[1].ACLR
RESETn => count_trcd[0].ACLR
RESETn => count_trcd[1].ACLR
RESETn => autorefresh_en.ACLR
RESETn => count_tmrd[0].ACLR
RESETn => count_tmrd[1].ACLR
RESETn => count_trc_init.ACLR
RESETn => count_trc[0].ACLR
RESETn => count_trc[1].ACLR
RESETn => count_trc[2].ACLR
RESETn => count_trp[0].ACLR
RESETn => count_trp[1].ACLR
RESETn => init_precharge.ACLR
RESETn => count_init[0].ACLR
RESETn => count_init[1].ACLR
RESETn => count_init[2].ACLR
RESETn => count_init[3].ACLR
RESETn => count_init[4].ACLR
RESETn => count_init[5].ACLR
RESETn => count_init[6].ACLR
RESETn => count_init[7].ACLR
RESETn => count_init[8].ACLR
RESETn => count_init[9].ACLR
RESETn => count_init[10].ACLR
RESETn => count_init[11].ACLR
RESETn => count_init[12].ACLR
RESETn => count_init[13].ACLR
RESETn => ReadUSBFIFO~reg0.ACLR
RESETn => writemcufifo_t.ACLR
RESETn => refreshsdram.ACLR
RESETn => count_autorefresh[0].ACLR
RESETn => count_autorefresh[1].ACLR
RESETn => count_autorefresh[2].ACLR
RESETn => count_autorefresh[3].ACLR
RESETn => count_autorefresh[4].ACLR
RESETn => count_autorefresh[5].ACLR
RESETn => count_autorefresh[6].ACLR
RESETn => count_autorefresh[7].ACLR
RESETn => present_state~18.DATAIN
RESETn => Empty~reg0.ENA
CLOCK => writemcufifo_t.CLK
CLOCK => refreshsdram.CLK
CLOCK => count_autorefresh[0].CLK
CLOCK => count_autorefresh[1].CLK
CLOCK => count_autorefresh[2].CLK
CLOCK => count_autorefresh[3].CLK
CLOCK => count_autorefresh[4].CLK
CLOCK => count_autorefresh[5].CLK
CLOCK => count_autorefresh[6].CLK
CLOCK => count_autorefresh[7].CLK
CLOCK => Empty~reg0.CLK
CLOCK => A[0]~reg0.CLK
CLOCK => A[1]~reg0.CLK
CLOCK => A[2]~reg0.CLK
CLOCK => A[3]~reg0.CLK
CLOCK => A[4]~reg0.CLK
CLOCK => A[5]~reg0.CLK
CLOCK => A[6]~reg0.CLK
CLOCK => A[7]~reg0.CLK
CLOCK => A[8]~reg0.CLK
CLOCK => A[9]~reg0.CLK
CLOCK => A[10]~reg0.CLK
CLOCK => A[11]~reg0.CLK
CLOCK => A[12]~reg0.CLK
CLOCK => BA[0]~reg0.CLK
CLOCK => BA[1]~reg0.CLK
CLOCK => LDQM~reg0.CLK
CLOCK => UDQM~reg0.CLK
CLOCK => WEn~reg0.CLK
CLOCK => CASn~reg0.CLK
CLOCK => RASn~reg0.CLK
CLOCK => col[0].CLK
CLOCK => col[1].CLK
CLOCK => col[2].CLK
CLOCK => col[3].CLK
CLOCK => col[4].CLK
CLOCK => col[5].CLK
CLOCK => col[6].CLK
CLOCK => col[7].CLK
CLOCK => col[8].CLK
CLOCK => col[9].CLK
CLOCK => row[0].CLK
CLOCK => row[1].CLK
CLOCK => row[2].CLK
CLOCK => row[3].CLK
CLOCK => row[4].CLK
CLOCK => row[5].CLK
CLOCK => row[6].CLK
CLOCK => row[7].CLK
CLOCK => row[8].CLK
CLOCK => row[9].CLK
CLOCK => row[10].CLK
CLOCK => row[11].CLK
CLOCK => row[12].CLK
CLOCK => bank[0].CLK
CLOCK => bank[1].CLK
CLOCK => readcamerafifo_t.CLK
CLOCK => readsdram_en.CLK
CLOCK => writesdram_en.CLK
CLOCK => Full~reg0.CLK
CLOCK => count_done[0].CLK
CLOCK => count_done[1].CLK
CLOCK => count_twr[0].CLK
CLOCK => count_twr[1].CLK
CLOCK => count_trcd[0].CLK
CLOCK => count_trcd[1].CLK
CLOCK => autorefresh_en.CLK
CLOCK => count_tmrd[0].CLK
CLOCK => count_tmrd[1].CLK
CLOCK => count_trc_init.CLK
CLOCK => count_trc[0].CLK
CLOCK => count_trc[1].CLK
CLOCK => count_trc[2].CLK
CLOCK => count_trp[0].CLK
CLOCK => count_trp[1].CLK
CLOCK => init_precharge.CLK
CLOCK => count_init[0].CLK
CLOCK => count_init[1].CLK
CLOCK => count_init[2].CLK
CLOCK => count_init[3].CLK
CLOCK => count_init[4].CLK
CLOCK => count_init[5].CLK
CLOCK => count_init[6].CLK
CLOCK => count_init[7].CLK
CLOCK => count_init[8].CLK
CLOCK => count_init[9].CLK
CLOCK => count_init[10].CLK
CLOCK => count_init[11].CLK
CLOCK => count_init[12].CLK
CLOCK => count_init[13].CLK
CLOCK => CLK.DATAIN
CLOCK => present_state~16.DATAIN
CLOCK => ReadUSBFIFO~reg0.CLK
WR[0] => Equal0.IN3
WR[0] => Equal7.IN3
WR[1] => Equal0.IN2
WR[1] => Equal7.IN2
USBFIFOFull => present_state.DATAB
USBFIFOFull => writesdram_en.DATAB
USBFIFOFull => present_state.DATAB
EXTFIFOEmpty => present_state.DATAB
EXTFIFOEmpty => readsdram_en.DATAB
ReadUSBFIFOData[0] => DQ[0].DATAIN
ReadUSBFIFOData[1] => DQ[1].DATAIN
ReadUSBFIFOData[2] => DQ[2].DATAIN
ReadUSBFIFOData[3] => DQ[3].DATAIN
ReadUSBFIFOData[4] => DQ[4].DATAIN
ReadUSBFIFOData[5] => DQ[5].DATAIN
ReadUSBFIFOData[6] => DQ[6].DATAIN
ReadUSBFIFOData[7] => DQ[7].DATAIN
ReadUSBFIFOData[8] => DQ[8].DATAIN
ReadUSBFIFOData[9] => DQ[9].DATAIN
ReadUSBFIFOData[10] => DQ[10].DATAIN
ReadUSBFIFOData[11] => DQ[11].DATAIN
ReadUSBFIFOData[12] => DQ[12].DATAIN
ReadUSBFIFOData[13] => DQ[13].DATAIN
ReadUSBFIFOData[14] => DQ[14].DATAIN
ReadUSBFIFOData[15] => DQ[15].DATAIN
DQ[0] <> DQ[0]
DQ[1] <> DQ[1]
DQ[2] <> DQ[2]
DQ[3] <> DQ[3]
DQ[4] <> DQ[4]
DQ[5] <> DQ[5]
DQ[6] <> DQ[6]
DQ[7] <> DQ[7]
DQ[8] <> DQ[8]
DQ[9] <> DQ[9]
DQ[10] <> DQ[10]
DQ[11] <> DQ[11]
DQ[12] <> DQ[12]
DQ[13] <> DQ[13]
DQ[14] <> DQ[14]
DQ[15] <> DQ[15]


|USB2_SDRAM_Project|SDRAM_Controller:U4
RESETn => A[0]~reg0.ACLR
RESETn => A[1]~reg0.ACLR
RESETn => A[2]~reg0.ACLR
RESETn => A[3]~reg0.ACLR
RESETn => A[4]~reg0.ACLR
RESETn => A[5]~reg0.ACLR
RESETn => A[6]~reg0.ACLR
RESETn => A[7]~reg0.ACLR
RESETn => A[8]~reg0.ACLR
RESETn => A[9]~reg0.ACLR
RESETn => A[10]~reg0.ACLR
RESETn => A[11]~reg0.ACLR
RESETn => A[12]~reg0.ACLR
RESETn => BA[0]~reg0.ACLR
RESETn => BA[1]~reg0.ACLR
RESETn => LDQM~reg0.PRESET
RESETn => UDQM~reg0.PRESET
RESETn => WEn~reg0.PRESET
RESETn => CASn~reg0.PRESET
RESETn => RASn~reg0.PRESET
RESETn => col[0].ACLR
RESETn => col[1].ACLR
RESETn => col[2].ACLR
RESETn => col[3].ACLR
RESETn => col[4].ACLR
RESETn => col[5].ACLR
RESETn => col[6].ACLR
RESETn => col[7].ACLR
RESETn => col[8].ACLR
RESETn => col[9].ACLR
RESETn => row[0].ACLR
RESETn => row[1].ACLR
RESETn => row[2].ACLR
RESETn => row[3].ACLR
RESETn => row[4].ACLR
RESETn => row[5].ACLR
RESETn => row[6].ACLR
RESETn => row[7].ACLR
RESETn => row[8].ACLR
RESETn => row[9].ACLR
RESETn => row[10].ACLR
RESETn => row[11].ACLR
RESETn => row[12].ACLR
RESETn => bank[0].ACLR
RESETn => bank[1].ACLR
RESETn => readcamerafifo_t.ACLR
RESETn => readsdram_en.ACLR
RESETn => writesdram_en.ACLR
RESETn => Full~reg0.ACLR
RESETn => count_done[0].ACLR
RESETn => count_done[1].ACLR
RESETn => count_twr[0].ACLR
RESETn => count_twr[1].ACLR
RESETn => count_trcd[0].ACLR
RESETn => count_trcd[1].ACLR
RESETn => autorefresh_en.ACLR
RESETn => count_tmrd[0].ACLR
RESETn => count_tmrd[1].ACLR
RESETn => count_trc_init.ACLR
RESETn => count_trc[0].ACLR
RESETn => count_trc[1].ACLR
RESETn => count_trc[2].ACLR
RESETn => count_trp[0].ACLR
RESETn => count_trp[1].ACLR
RESETn => init_precharge.ACLR
RESETn => count_init[0].ACLR
RESETn => count_init[1].ACLR
RESETn => count_init[2].ACLR
RESETn => count_init[3].ACLR
RESETn => count_init[4].ACLR
RESETn => count_init[5].ACLR
RESETn => count_init[6].ACLR
RESETn => count_init[7].ACLR
RESETn => count_init[8].ACLR
RESETn => count_init[9].ACLR
RESETn => count_init[10].ACLR
RESETn => count_init[11].ACLR
RESETn => count_init[12].ACLR
RESETn => count_init[13].ACLR
RESETn => ReadUSBFIFO~reg0.ACLR
RESETn => writemcufifo_t.ACLR
RESETn => refreshsdram.ACLR
RESETn => count_autorefresh[0].ACLR
RESETn => count_autorefresh[1].ACLR
RESETn => count_autorefresh[2].ACLR
RESETn => count_autorefresh[3].ACLR
RESETn => count_autorefresh[4].ACLR
RESETn => count_autorefresh[5].ACLR
RESETn => count_autorefresh[6].ACLR
RESETn => count_autorefresh[7].ACLR
RESETn => present_state~18.DATAIN
RESETn => Empty~reg0.ENA
CLOCK => writemcufifo_t.CLK
CLOCK => refreshsdram.CLK
CLOCK => count_autorefresh[0].CLK
CLOCK => count_autorefresh[1].CLK
CLOCK => count_autorefresh[2].CLK
CLOCK => count_autorefresh[3].CLK
CLOCK => count_autorefresh[4].CLK
CLOCK => count_autorefresh[5].CLK
CLOCK => count_autorefresh[6].CLK
CLOCK => count_autorefresh[7].CLK
CLOCK => Empty~reg0.CLK
CLOCK => A[0]~reg0.CLK
CLOCK => A[1]~reg0.CLK
CLOCK => A[2]~reg0.CLK
CLOCK => A[3]~reg0.CLK
CLOCK => A[4]~reg0.CLK
CLOCK => A[5]~reg0.CLK
CLOCK => A[6]~reg0.CLK
CLOCK => A[7]~reg0.CLK
CLOCK => A[8]~reg0.CLK
CLOCK => A[9]~reg0.CLK
CLOCK => A[10]~reg0.CLK
CLOCK => A[11]~reg0.CLK
CLOCK => A[12]~reg0.CLK
CLOCK => BA[0]~reg0.CLK
CLOCK => BA[1]~reg0.CLK
CLOCK => LDQM~reg0.CLK
CLOCK => UDQM~reg0.CLK
CLOCK => WEn~reg0.CLK
CLOCK => CASn~reg0.CLK
CLOCK => RASn~reg0.CLK
CLOCK => col[0].CLK
CLOCK => col[1].CLK
CLOCK => col[2].CLK
CLOCK => col[3].CLK
CLOCK => col[4].CLK
CLOCK => col[5].CLK
CLOCK => col[6].CLK
CLOCK => col[7].CLK
CLOCK => col[8].CLK
CLOCK => col[9].CLK
CLOCK => row[0].CLK
CLOCK => row[1].CLK
CLOCK => row[2].CLK
CLOCK => row[3].CLK
CLOCK => row[4].CLK
CLOCK => row[5].CLK
CLOCK => row[6].CLK
CLOCK => row[7].CLK
CLOCK => row[8].CLK
CLOCK => row[9].CLK
CLOCK => row[10].CLK
CLOCK => row[11].CLK
CLOCK => row[12].CLK
CLOCK => bank[0].CLK
CLOCK => bank[1].CLK
CLOCK => readcamerafifo_t.CLK
CLOCK => readsdram_en.CLK
CLOCK => writesdram_en.CLK
CLOCK => Full~reg0.CLK
CLOCK => count_done[0].CLK
CLOCK => count_done[1].CLK
CLOCK => count_twr[0].CLK
CLOCK => count_twr[1].CLK
CLOCK => count_trcd[0].CLK
CLOCK => count_trcd[1].CLK
CLOCK => autorefresh_en.CLK
CLOCK => count_tmrd[0].CLK
CLOCK => count_tmrd[1].CLK
CLOCK => count_trc_init.CLK
CLOCK => count_trc[0].CLK
CLOCK => count_trc[1].CLK
CLOCK => count_trc[2].CLK
CLOCK => count_trp[0].CLK
CLOCK => count_trp[1].CLK
CLOCK => init_precharge.CLK
CLOCK => count_init[0].CLK
CLOCK => count_init[1].CLK
CLOCK => count_init[2].CLK
CLOCK => count_init[3].CLK
CLOCK => count_init[4].CLK
CLOCK => count_init[5].CLK
CLOCK => count_init[6].CLK
CLOCK => count_init[7].CLK
CLOCK => count_init[8].CLK
CLOCK => count_init[9].CLK
CLOCK => count_init[10].CLK
CLOCK => count_init[11].CLK
CLOCK => count_init[12].CLK
CLOCK => count_init[13].CLK
CLOCK => CLK.DATAIN
CLOCK => present_state~16.DATAIN
CLOCK => ReadUSBFIFO~reg0.CLK
WR[0] => Equal0.IN3
WR[0] => Equal7.IN3
WR[1] => Equal0.IN2
WR[1] => Equal7.IN2
USBFIFOFull => present_state.DATAB
USBFIFOFull => writesdram_en.DATAB
USBFIFOFull => present_state.DATAB
EXTFIFOEmpty => present_state.DATAB
EXTFIFOEmpty => readsdram_en.DATAB
ReadUSBFIFOData[0] => DQ[0].DATAIN
ReadUSBFIFOData[1] => DQ[1].DATAIN
ReadUSBFIFOData[2] => DQ[2].DATAIN
ReadUSBFIFOData[3] => DQ[3].DATAIN
ReadUSBFIFOData[4] => DQ[4].DATAIN
ReadUSBFIFOData[5] => DQ[5].DATAIN
ReadUSBFIFOData[6] => DQ[6].DATAIN
ReadUSBFIFOData[7] => DQ[7].DATAIN
ReadUSBFIFOData[8] => DQ[8].DATAIN
ReadUSBFIFOData[9] => DQ[9].DATAIN
ReadUSBFIFOData[10] => DQ[10].DATAIN
ReadUSBFIFOData[11] => DQ[11].DATAIN
ReadUSBFIFOData[12] => DQ[12].DATAIN
ReadUSBFIFOData[13] => DQ[13].DATAIN
ReadUSBFIFOData[14] => DQ[14].DATAIN
ReadUSBFIFOData[15] => DQ[15].DATAIN
DQ[0] <> DQ[0]
DQ[1] <> DQ[1]
DQ[2] <> DQ[2]
DQ[3] <> DQ[3]
DQ[4] <> DQ[4]
DQ[5] <> DQ[5]
DQ[6] <> DQ[6]
DQ[7] <> DQ[7]
DQ[8] <> DQ[8]
DQ[9] <> DQ[9]
DQ[10] <> DQ[10]
DQ[11] <> DQ[11]
DQ[12] <> DQ[12]
DQ[13] <> DQ[13]
DQ[14] <> DQ[14]
DQ[15] <> DQ[15]


|USB2_SDRAM_Project|FIFO_16Bit_2K:U5
RESETn => FIFO_Core:U0.aclr
WCLK => FIFO_Core:U0.wrclk
RCLK => FIFO_Core:U0.rdclk
WEN => FIFO_Core:U0.wrreq
REN => FIFO_Core:U0.rdreq
DIN[0] => FIFO_Core:U0.data[0]
DIN[1] => FIFO_Core:U0.data[1]
DIN[2] => FIFO_Core:U0.data[2]
DIN[3] => FIFO_Core:U0.data[3]
DIN[4] => FIFO_Core:U0.data[4]
DIN[5] => FIFO_Core:U0.data[5]
DIN[6] => FIFO_Core:U0.data[6]
DIN[7] => FIFO_Core:U0.data[7]
DIN[8] => FIFO_Core:U0.data[8]
DIN[9] => FIFO_Core:U0.data[9]
DIN[10] => FIFO_Core:U0.data[10]
DIN[11] => FIFO_Core:U0.data[11]
DIN[12] => FIFO_Core:U0.data[12]
DIN[13] => FIFO_Core:U0.data[13]
DIN[14] => FIFO_Core:U0.data[14]
DIN[15] => FIFO_Core:U0.data[15]


|USB2_SDRAM_Project|FIFO_16Bit_2K:U5|FIFO_Core:U0
aclr => dcfifo:dcfifo_component.aclr
data[0] => dcfifo:dcfifo_component.data[0]
data[1] => dcfifo:dcfifo_component.data[1]
data[2] => dcfifo:dcfifo_component.data[2]
data[3] => dcfifo:dcfifo_component.data[3]
data[4] => dcfifo:dcfifo_component.data[4]
data[5] => dcfifo:dcfifo_component.data[5]
data[6] => dcfifo:dcfifo_component.data[6]
data[7] => dcfifo:dcfifo_component.data[7]
data[8] => dcfifo:dcfifo_component.data[8]
data[9] => dcfifo:dcfifo_component.data[9]
data[10] => dcfifo:dcfifo_component.data[10]
data[11] => dcfifo:dcfifo_component.data[11]
data[12] => dcfifo:dcfifo_component.data[12]
data[13] => dcfifo:dcfifo_component.data[13]
data[14] => dcfifo:dcfifo_component.data[14]
data[15] => dcfifo:dcfifo_component.data[15]
rdclk => dcfifo:dcfifo_component.rdclk
rdreq => dcfifo:dcfifo_component.rdreq
wrclk => dcfifo:dcfifo_component.wrclk
wrreq => dcfifo:dcfifo_component.wrreq


|USB2_SDRAM_Project|FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component
data[0] => dcfifo_d7n1:auto_generated.data[0]
data[1] => dcfifo_d7n1:auto_generated.data[1]
data[2] => dcfifo_d7n1:auto_generated.data[2]
data[3] => dcfifo_d7n1:auto_generated.data[3]
data[4] => dcfifo_d7n1:auto_generated.data[4]
data[5] => dcfifo_d7n1:auto_generated.data[5]
data[6] => dcfifo_d7n1:auto_generated.data[6]
data[7] => dcfifo_d7n1:auto_generated.data[7]
data[8] => dcfifo_d7n1:auto_generated.data[8]
data[9] => dcfifo_d7n1:auto_generated.data[9]
data[10] => dcfifo_d7n1:auto_generated.data[10]
data[11] => dcfifo_d7n1:auto_generated.data[11]
data[12] => dcfifo_d7n1:auto_generated.data[12]
data[13] => dcfifo_d7n1:auto_generated.data[13]
data[14] => dcfifo_d7n1:auto_generated.data[14]
data[15] => dcfifo_d7n1:auto_generated.data[15]
rdclk => dcfifo_d7n1:auto_generated.rdclk
rdreq => dcfifo_d7n1:auto_generated.rdreq
wrclk => dcfifo_d7n1:auto_generated.wrclk
wrreq => dcfifo_d7n1:auto_generated.wrreq
aclr => dcfifo_d7n1:auto_generated.aclr


|USB2_SDRAM_Project|FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated
aclr => a_graycounter_777:rdptr_g1p.aclr
aclr => a_graycounter_3lc:wrptr_g1p.aclr
aclr => altsyncram_gm31:fifo_ram.aclr1
aclr => delayed_wrptr_g[11].IN0
aclr => rdemp_eq_comp_lsb_aeb.IN0
aclr => rdemp_eq_comp_msb_aeb.IN0
aclr => rdptr_g[11].IN0
aclr => wrfull_eq_comp_lsb_mux_reg.IN0
aclr => wrfull_eq_comp_msb_mux_reg.IN0
aclr => wrptr_g[11].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_gm31:fifo_ram.data_a[0]
data[1] => altsyncram_gm31:fifo_ram.data_a[1]
data[2] => altsyncram_gm31:fifo_ram.data_a[2]
data[3] => altsyncram_gm31:fifo_ram.data_a[3]
data[4] => altsyncram_gm31:fifo_ram.data_a[4]
data[5] => altsyncram_gm31:fifo_ram.data_a[5]
data[6] => altsyncram_gm31:fifo_ram.data_a[6]
data[7] => altsyncram_gm31:fifo_ram.data_a[7]
data[8] => altsyncram_gm31:fifo_ram.data_a[8]
data[9] => altsyncram_gm31:fifo_ram.data_a[9]
data[10] => altsyncram_gm31:fifo_ram.data_a[10]
data[11] => altsyncram_gm31:fifo_ram.data_a[11]
data[12] => altsyncram_gm31:fifo_ram.data_a[12]
data[13] => altsyncram_gm31:fifo_ram.data_a[13]
data[14] => altsyncram_gm31:fifo_ram.data_a[14]
data[15] => altsyncram_gm31:fifo_ram.data_a[15]
rdclk => a_graycounter_777:rdptr_g1p.clock
rdclk => altsyncram_gm31:fifo_ram.clock1
rdclk => dffpipe_qe9:rs_brp.clock
rdclk => dffpipe_qe9:rs_bwp.clock
rdclk => alt_synch_pipe_0e8:rs_dgwp.clock
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[11].CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_3lc:wrptr_g1p.clock
wrclk => altsyncram_gm31:fifo_ram.clock0
wrclk => dffpipe_qe9:ws_brp.clock
wrclk => dffpipe_qe9:ws_bwp.clock
wrclk => alt_synch_pipe_1e8:ws_dgrp.clock
wrclk => delayed_wrptr_g[11].CLK
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => wrptr_g[11].CLK
wrclk => wrptr_g[10].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrreq => valid_wrreq.IN0


|USB2_SDRAM_Project|FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_gray2bin_8ib:rdptr_g_gray2bin
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN1
gray[11] => bin[11].DATAIN
gray[11] => xor10.IN0


|USB2_SDRAM_Project|FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_gray2bin_8ib:rs_dgwp_gray2bin
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN1
gray[11] => bin[11].DATAIN
gray[11] => xor10.IN0


|USB2_SDRAM_Project|FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_gray2bin_8ib:wrptr_g_gray2bin
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN1
gray[11] => bin[11].DATAIN
gray[11] => xor10.IN0


|USB2_SDRAM_Project|FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_gray2bin_8ib:ws_dgrp_gray2bin
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN1
gray[11] => bin[11].DATAIN
gray[11] => xor10.IN0


|USB2_SDRAM_Project|FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => counter5a10.CLK
clock => counter5a11.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1


|USB2_SDRAM_Project|FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => counter8a10.CLK
clock => counter8a11.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1


|USB2_SDRAM_Project|FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_a[9] => ram_block11a0.PORTAADDR9
address_a[9] => ram_block11a1.PORTAADDR9
address_a[9] => ram_block11a2.PORTAADDR9
address_a[9] => ram_block11a3.PORTAADDR9
address_a[9] => ram_block11a4.PORTAADDR9
address_a[9] => ram_block11a5.PORTAADDR9
address_a[9] => ram_block11a6.PORTAADDR9
address_a[9] => ram_block11a7.PORTAADDR9
address_a[9] => ram_block11a8.PORTAADDR9
address_a[9] => ram_block11a9.PORTAADDR9
address_a[9] => ram_block11a10.PORTAADDR9
address_a[9] => ram_block11a11.PORTAADDR9
address_a[9] => ram_block11a12.PORTAADDR9
address_a[9] => ram_block11a13.PORTAADDR9
address_a[9] => ram_block11a14.PORTAADDR9
address_a[9] => ram_block11a15.PORTAADDR9
address_a[10] => ram_block11a0.PORTAADDR10
address_a[10] => ram_block11a1.PORTAADDR10
address_a[10] => ram_block11a2.PORTAADDR10
address_a[10] => ram_block11a3.PORTAADDR10
address_a[10] => ram_block11a4.PORTAADDR10
address_a[10] => ram_block11a5.PORTAADDR10
address_a[10] => ram_block11a6.PORTAADDR10
address_a[10] => ram_block11a7.PORTAADDR10
address_a[10] => ram_block11a8.PORTAADDR10
address_a[10] => ram_block11a9.PORTAADDR10
address_a[10] => ram_block11a10.PORTAADDR10
address_a[10] => ram_block11a11.PORTAADDR10
address_a[10] => ram_block11a12.PORTAADDR10
address_a[10] => ram_block11a13.PORTAADDR10
address_a[10] => ram_block11a14.PORTAADDR10
address_a[10] => ram_block11a15.PORTAADDR10
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
address_b[9] => ram_block11a0.PORTBADDR9
address_b[9] => ram_block11a1.PORTBADDR9
address_b[9] => ram_block11a2.PORTBADDR9
address_b[9] => ram_block11a3.PORTBADDR9
address_b[9] => ram_block11a4.PORTBADDR9
address_b[9] => ram_block11a5.PORTBADDR9
address_b[9] => ram_block11a6.PORTBADDR9
address_b[9] => ram_block11a7.PORTBADDR9
address_b[9] => ram_block11a8.PORTBADDR9
address_b[9] => ram_block11a9.PORTBADDR9
address_b[9] => ram_block11a10.PORTBADDR9
address_b[9] => ram_block11a11.PORTBADDR9
address_b[9] => ram_block11a12.PORTBADDR9
address_b[9] => ram_block11a13.PORTBADDR9
address_b[9] => ram_block11a14.PORTBADDR9
address_b[9] => ram_block11a15.PORTBADDR9
address_b[10] => ram_block11a0.PORTBADDR10
address_b[10] => ram_block11a1.PORTBADDR10
address_b[10] => ram_block11a2.PORTBADDR10
address_b[10] => ram_block11a3.PORTBADDR10
address_b[10] => ram_block11a4.PORTBADDR10
address_b[10] => ram_block11a5.PORTBADDR10
address_b[10] => ram_block11a6.PORTBADDR10
address_b[10] => ram_block11a7.PORTBADDR10
address_b[10] => ram_block11a8.PORTBADDR10
address_b[10] => ram_block11a9.PORTBADDR10
address_b[10] => ram_block11a10.PORTBADDR10
address_b[10] => ram_block11a11.PORTBADDR10
address_b[10] => ram_block11a12.PORTBADDR10
address_b[10] => ram_block11a13.PORTBADDR10
address_b[10] => ram_block11a14.PORTBADDR10
address_b[10] => ram_block11a15.PORTBADDR10
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|USB2_SDRAM_Project|FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:rs_brp
clock => dffe12a[11].CLK
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[11].ACLR
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
d[11] => dffe12a[11].IN0


|USB2_SDRAM_Project|FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:rs_bwp
clock => dffe12a[11].CLK
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[11].ACLR
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
d[11] => dffe12a[11].IN0


|USB2_SDRAM_Project|FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_0e8:rs_dgwp
clock => dffpipe_re9:dffpipe13.clock
clrn => dffpipe_re9:dffpipe13.clrn
d[0] => dffpipe_re9:dffpipe13.d[0]
d[1] => dffpipe_re9:dffpipe13.d[1]
d[2] => dffpipe_re9:dffpipe13.d[2]
d[3] => dffpipe_re9:dffpipe13.d[3]
d[4] => dffpipe_re9:dffpipe13.d[4]
d[5] => dffpipe_re9:dffpipe13.d[5]
d[6] => dffpipe_re9:dffpipe13.d[6]
d[7] => dffpipe_re9:dffpipe13.d[7]
d[8] => dffpipe_re9:dffpipe13.d[8]
d[9] => dffpipe_re9:dffpipe13.d[9]
d[10] => dffpipe_re9:dffpipe13.d[10]
d[11] => dffpipe_re9:dffpipe13.d[11]


|USB2_SDRAM_Project|FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_0e8:rs_dgwp|dffpipe_re9:dffpipe13
clock => dffe14a[11].CLK
clock => dffe14a[10].CLK
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clrn => dffe14a[11].ACLR
clrn => dffe14a[10].ACLR
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
d[4] => dffe14a[4].IN0
d[5] => dffe14a[5].IN0
d[6] => dffe14a[6].IN0
d[7] => dffe14a[7].IN0
d[8] => dffe14a[8].IN0
d[9] => dffe14a[9].IN0
d[10] => dffe14a[10].IN0
d[11] => dffe14a[11].IN0


|USB2_SDRAM_Project|FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp
clock => dffe12a[11].CLK
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[11].ACLR
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
d[11] => dffe12a[11].IN0


|USB2_SDRAM_Project|FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp
clock => dffe12a[11].CLK
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[11].ACLR
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
d[11] => dffe12a[11].IN0


|USB2_SDRAM_Project|FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp
clock => dffpipe_se9:dffpipe15.clock
clrn => dffpipe_se9:dffpipe15.clrn
d[0] => dffpipe_se9:dffpipe15.d[0]
d[1] => dffpipe_se9:dffpipe15.d[1]
d[2] => dffpipe_se9:dffpipe15.d[2]
d[3] => dffpipe_se9:dffpipe15.d[3]
d[4] => dffpipe_se9:dffpipe15.d[4]
d[5] => dffpipe_se9:dffpipe15.d[5]
d[6] => dffpipe_se9:dffpipe15.d[6]
d[7] => dffpipe_se9:dffpipe15.d[7]
d[8] => dffpipe_se9:dffpipe15.d[8]
d[9] => dffpipe_se9:dffpipe15.d[9]
d[10] => dffpipe_se9:dffpipe15.d[10]
d[11] => dffpipe_se9:dffpipe15.d[11]


|USB2_SDRAM_Project|FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15
clock => dffe16a[11].CLK
clock => dffe16a[10].CLK
clock => dffe16a[9].CLK
clock => dffe16a[8].CLK
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clrn => dffe16a[11].ACLR
clrn => dffe16a[10].ACLR
clrn => dffe16a[9].ACLR
clrn => dffe16a[8].ACLR
clrn => dffe16a[7].ACLR
clrn => dffe16a[6].ACLR
clrn => dffe16a[5].ACLR
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
d[4] => dffe16a[4].IN0
d[5] => dffe16a[5].IN0
d[6] => dffe16a[6].IN0
d[7] => dffe16a[7].IN0
d[8] => dffe16a[8].IN0
d[9] => dffe16a[9].IN0
d[10] => dffe16a[10].IN0
d[11] => dffe16a[11].IN0


|USB2_SDRAM_Project|FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|cmpr_c66:rdempty_eq_comp1_lsb
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|USB2_SDRAM_Project|FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|cmpr_c66:rdempty_eq_comp1_msb
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|USB2_SDRAM_Project|FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|cmpr_c66:rdempty_eq_comp_lsb
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|USB2_SDRAM_Project|FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|cmpr_c66:rdempty_eq_comp_msb
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|USB2_SDRAM_Project|FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|cmpr_c66:wrfull_eq_comp1_lsb
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|USB2_SDRAM_Project|FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|cmpr_c66:wrfull_eq_comp1_msb
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|USB2_SDRAM_Project|FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|cmpr_c66:wrfull_eq_comp_lsb
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|USB2_SDRAM_Project|FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|cmpr_c66:wrfull_eq_comp_msb
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|USB2_SDRAM_Project|FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|USB2_SDRAM_Project|FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|USB2_SDRAM_Project|FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|USB2_SDRAM_Project|FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|USB2_SDRAM_Project|Encode_Filter:U6
clk => ~NO_FANOUT~
D => Mux0.IN128
D => Mux1.IN128
D => Mux0.IN129
D => Mux1.IN129
D => Mux0.IN130
D => Mux1.IN130
D => Mux0.IN131
D => Mux1.IN131
D => Mux0.IN132
D => Mux1.IN132
D => Mux0.IN133
D => Mux1.IN133
D => Mux0.IN134
D => Mux1.IN134


|USB2_SDRAM_Project|Encode_Filter:U7
clk => ~NO_FANOUT~
D => Mux0.IN128
D => Mux1.IN128
D => Mux0.IN129
D => Mux1.IN129
D => Mux0.IN130
D => Mux1.IN130
D => Mux0.IN131
D => Mux1.IN131
D => Mux0.IN132
D => Mux1.IN132
D => Mux0.IN133
D => Mux1.IN133
D => Mux0.IN134
D => Mux1.IN134


|USB2_SDRAM_Project|Encode_4x:U8
clk => ~NO_FANOUT~
En_A => ~NO_FANOUT~
En_B => ~NO_FANOUT~
Clr => ~NO_FANOUT~
Div[0] => ~NO_FANOUT~
Div[1] => ~NO_FANOUT~
Div[2] => ~NO_FANOUT~
Div[3] => ~NO_FANOUT~
Div[4] => ~NO_FANOUT~
Div[5] => ~NO_FANOUT~
Div[6] => ~NO_FANOUT~
Div[7] => ~NO_FANOUT~
CN_Min[0] => LessThan0.IN24
CN_Min[1] => LessThan0.IN23
CN_Min[2] => LessThan0.IN22
CN_Min[3] => LessThan0.IN21
CN_Min[4] => LessThan0.IN20
CN_Min[5] => LessThan0.IN19
CN_Min[6] => LessThan0.IN18
CN_Min[7] => LessThan0.IN17
CN_Min[8] => LessThan0.IN16
CN_Min[9] => LessThan0.IN15
CN_Min[10] => LessThan0.IN14
CN_Min[11] => LessThan0.IN13
CN_Min[12] => LessThan0.IN12
CN_Min[13] => LessThan0.IN11
CN_Min[14] => LessThan0.IN10
CN_Min[15] => LessThan0.IN9
CN_Min[16] => LessThan0.IN8
CN_Min[17] => LessThan0.IN7
CN_Min[18] => LessThan0.IN6
CN_Min[19] => LessThan0.IN5
CN_Min[20] => LessThan0.IN4
CN_Min[21] => LessThan0.IN3
CN_Min[22] => LessThan0.IN2
CN_Min[23] => LessThan0.IN1
CN_Max[0] => LessThan1.IN24
CN_Max[1] => LessThan1.IN23
CN_Max[2] => LessThan1.IN22
CN_Max[3] => LessThan1.IN21
CN_Max[4] => LessThan1.IN20
CN_Max[5] => LessThan1.IN19
CN_Max[6] => LessThan1.IN18
CN_Max[7] => LessThan1.IN17
CN_Max[8] => LessThan1.IN16
CN_Max[9] => LessThan1.IN15
CN_Max[10] => LessThan1.IN14
CN_Max[11] => LessThan1.IN13
CN_Max[12] => LessThan1.IN12
CN_Max[13] => LessThan1.IN11
CN_Max[14] => LessThan1.IN10
CN_Max[15] => LessThan1.IN9
CN_Max[16] => LessThan1.IN8
CN_Max[17] => LessThan1.IN7
CN_Max[18] => LessThan1.IN6
CN_Max[19] => LessThan1.IN5
CN_Max[20] => LessThan1.IN4
CN_Max[21] => LessThan1.IN3
CN_Max[22] => LessThan1.IN2
CN_Max[23] => LessThan1.IN1


|USB2_SDRAM_Project|LED_Check:U9
CLK => Low_Clk_Counter[0].CLK
CLK => Low_Clk_Counter[1].CLK
CLK => Low_Clk_Counter[2].CLK
CLK => Low_Clk_Counter[3].CLK
CLK => Low_Clk_Counter[4].CLK
CLK => Low_Clk_Counter[5].CLK
CLK => Low_Clk_Counter[6].CLK
CLK => Low_Clk_Counter[7].CLK
CLK => Low_Clk_Counter[8].CLK
CLK => Low_Clk_Counter[9].CLK
CLK => Low_Clk_Counter[10].CLK
CLK => Low_Clk_Counter[11].CLK
CLK => Low_Clk_Counter[12].CLK
CLK => Low_Clk_Counter[13].CLK
CLK => Low_Clk_Counter[14].CLK
CLK => Low_Clk_Counter[15].CLK
CLK => Low_Clk_Counter[16].CLK
CLK => Low_Clk_Counter[17].CLK
CLK => Low_Clk_Counter[18].CLK
CLK => Low_Clk_Counter[19].CLK
LED_Data[0] => Mux0.IN7
LED_Data[1] => Mux0.IN6
LED_Data[2] => Mux0.IN5
LED_Data[3] => Mux0.IN4
LED_Data[4] => Mux0.IN3
LED_Data[5] => Mux0.IN2
LED_Data[6] => Mux0.IN1
LED_Data[7] => Mux0.IN0


|USB2_SDRAM_Project|Encode_CP:U10
CLK => ~NO_FANOUT~
INT => rWord[0].OUTPUTSELECT
INT => rWord[0].IN1
INT => rWord[1].OUTPUTSELECT
INT => rWord[2].OUTPUTSELECT
INT => rWord[3].OUTPUTSELECT
INT => rWord[4].OUTPUTSELECT
INT => rWord[5].OUTPUTSELECT
INT => rWord[6].OUTPUTSELECT
INT => rWord[7].OUTPUTSELECT
INT => Delay[0].ACLR
INT => STR$latch.PRESET
INT => Delay[1].ACLR
INT => Delay[2].ACLR
INT => Delay[3].ACLR
INT => Delay[4].ACLR
INT => Delay[5].ACLR
INT => Delay[6].ACLR
INT => Delay[7].ACLR
INT => CP.IN1
INT => RD.IN1
Word[0] => rWord[0].DATAB
Word[1] => rWord[1].DATAB
Word[2] => rWord[2].DATAB
Word[3] => rWord[3].DATAB
Word[4] => rWord[4].DATAB
Word[5] => rWord[5].DATAB
Word[6] => rWord[6].DATAB
Word[7] => rWord[7].DATAB


