
- `config.json`: Configuration file for OpenLane flow.
- `pin_order.cfg`: Pin placement order for floorplanning.
- `twoscomp.v`: Verilog RTL of Two's Complement generator (8-bit).

## Notes

- OpenLane flow successfully executed.
- Due to the small size and lack of clock signal, no GDS file was generated (duh...).
- DEF, netlist, and other synthesis outputs are available.

## Tools Used

- OpenLane v1.1.1
- Git, GitHub

---

Generated with ❤️ by Ibrahim Berk Suren, Mert Gur, Batuhan Giray Ozdur. (special thanks to ChatGPT :D)
