{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1724037113671 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1724037113671 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 19 00:11:53 2024 " "Processing started: Mon Aug 19 00:11:53 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1724037113671 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724037113671 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_115 -c DE2_115 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115 -c DE2_115" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724037113671 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1724037113928 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1724037113928 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ALUControl alucontrol Verilog1.v(197) " "Verilog HDL Declaration information at Verilog1.v(197): object \"ALUControl\" differs only in case from object \"alucontrol\" in the same scope" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 197 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724037122292 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PC pc Verilog1.v(189) " "Verilog HDL Declaration information at Verilog1.v(189): object \"PC\" differs only in case from object \"pc\" in the same scope" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 189 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724037122292 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux Verilog1.v " "Entity \"Mux\" obtained from \"Verilog1.v\" instead of from Quartus Prime megafunction library" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 303 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1724037122294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verilog1.v 12 12 " "Found 12 design units, including 12 entities, in source file Verilog1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add " "Found entity 1: Add" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724037122294 ""} { "Info" "ISGN_ENTITY_NAME" "2 ALU " "Found entity 2: ALU" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724037122294 ""} { "Info" "ISGN_ENTITY_NAME" "3 ALUControl " "Found entity 3: ALUControl" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724037122294 ""} { "Info" "ISGN_ENTITY_NAME" "4 Control " "Found entity 4: Control" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724037122294 ""} { "Info" "ISGN_ENTITY_NAME" "5 DataMemory " "Found entity 5: DataMemory" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724037122294 ""} { "Info" "ISGN_ENTITY_NAME" "6 Datapath " "Found entity 6: Datapath" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 184 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724037122294 ""} { "Info" "ISGN_ENTITY_NAME" "7 Display " "Found entity 7: Display" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 223 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724037122294 ""} { "Info" "ISGN_ENTITY_NAME" "8 ImmGen " "Found entity 8: ImmGen" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 260 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724037122294 ""} { "Info" "ISGN_ENTITY_NAME" "9 InstructionMemory " "Found entity 9: InstructionMemory" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724037122294 ""} { "Info" "ISGN_ENTITY_NAME" "10 Mux " "Found entity 10: Mux" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 303 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724037122294 ""} { "Info" "ISGN_ENTITY_NAME" "11 PC " "Found entity 11: PC" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 324 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724037122294 ""} { "Info" "ISGN_ENTITY_NAME" "12 Registers " "Found entity 12: Registers" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 344 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724037122294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724037122294 ""}
{ "Error" "EVRFX_VERI_MEMORY_ASSIGNMENT" "memory Verilog1.v(167) " "Verilog HDL error at Verilog1.v(167): values cannot be assigned directly to all or part of array \"memory\" - assignments must be made to individual elements only" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 167 0 0 } }  } 0 10048 "Verilog HDL error at %2!s!: values cannot be assigned directly to all or part of array \"%1!s!\" - assignments must be made to individual elements only" 0 0 "Analysis & Synthesis" 0 -1 1724037122295 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.map.smsg " "Generated suppressed messages file /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724037122305 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "329 " "Peak virtual memory: 329 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1724037122373 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Aug 19 00:12:02 2024 " "Processing ended: Mon Aug 19 00:12:02 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1724037122373 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1724037122373 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1724037122373 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1724037122373 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1724037123079 ""}
