// Seed: 1407827175
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign module_2.id_10 = 0;
  wire [1 : ~  1 'b0] id_4;
endmodule
module module_1 #(
    parameter id_1 = 32'd13
) (
    _id_1
);
  input wire _id_1;
  wire [-1 : id_1] id_2;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2
  );
  logic id_3 = id_3;
endmodule
macromodule module_2 #(
    parameter id_8 = 32'd83,
    parameter id_9 = 32'd54
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    _id_9
);
  inout wire _id_9;
  inout wire _id_8;
  inout wire id_7;
  output wire id_6;
  inout supply0 id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_5 = id_1 - -1 !== -1;
  logic [id_9 : (  id_8  )] id_10;
  localparam id_11 = -1;
  module_0 modCall_1 (
      id_1,
      id_10,
      id_10
  );
  assign id_10 = -1;
endmodule
