module wideexpr_00993(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = ({2{3'b011}})>=(((ctrl[5]?(u7)^((((ctrl[1]?s6:s6))<=(($signed(s7))<<((s5)>>(2'sb10))))<<({($signed(6'b011100))<<<(u0),((s4)^(s2))-(-(3'sb100))})):u2))^(1'b1));
  assign y1 = (s4)<<<((($signed({(s0)+($signed(-(s2)))}))>>>({2{-($signed(3'sb011))}}))<<<($signed((ctrl[4]?s3:$signed({(2'sb01)<<<((5'b11101)>>(s4)),((6'sb000101)>>(2'b01))>($signed(s7)),((1'sb1)>>(3'b010))<<<(u1),(1'sb1)>>((s3)>>(s3))})))));
  assign y2 = (!(~^((((ctrl[2]?1'sb1:s7))!=((ctrl[0]?s6:s5)))<<<(({2'sb10,s0})-(2'sb11)))))+(4'b0000);
  assign y3 = s1;
  assign y4 = $signed((ctrl[0]?!((s0)>>((s5)<(+((ctrl[6]?s6:s4))))):(4'b1001)-((((ctrl[7]?(((3'sb111)>>(6'sb100111))<<<(5'sb10111))-(+(s2)):($signed((6'sb110100)<<(5'sb01011)))-($signed((ctrl[6]?s5:s1)))))>>>(($signed({4{s2}}))&((4'sb0101)&(s7))))<=(($signed($unsigned(-(3'sb111))))>>((u7)^((((s1)^(5'sb00000))==((s7)^(6'sb101101)))>>((ctrl[0]?$signed(4'b0110):+(s0)))))))));
  assign y5 = (ctrl[4]?s1:$signed((s4)<<<((ctrl[6]?$signed(-($unsigned(s5))):(((s1)>>>(1'b1))^(s1))&(s5)))));
  assign y6 = 5'sb10110;
  assign y7 = 6'sb111110;
endmodule
