INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/michael/Documents/personalProj/Nandland/chapter6/Self_Contained_Modules/Self_Contained_Modules.srcs/sources_1/new/RAM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/michael/Documents/personalProj/Nandland/chapter6/Self_Contained_Modules/Self_Contained_Modules.srcs/sources_1/new/ShiftRegister.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftRegister
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/michael/Documents/personalProj/Nandland/chapter6/Self_Contained_Modules/Self_Contained_Modules.srcs/sources_1/new/Demux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Demux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/michael/Documents/personalProj/Nandland/chapter6/Self_Contained_Modules/Self_Contained_Modules.srcs/sources_1/new/Mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/michael/Documents/personalProj/Nandland/chapter6/Self_Contained_Modules/Self_Contained_Modules.srcs/sources_1/new/LFSR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/michael/Documents/personalProj/Nandland/chapter6/Self_Contained_Modules/Self_Contained_Modules.srcs/sources_1/new/FIFO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/michael/Documents/personalProj/Nandland/chapter6/Self_Contained_Modules/Self_Contained_Modules.srcs/sim_1/new/Demux_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Demux_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/michael/Documents/personalProj/Nandland/chapter6/Self_Contained_Modules/Self_Contained_Modules.srcs/sim_1/new/FIFO_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_TB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/michael/Documents/personalProj/Nandland/chapter6/Self_Contained_Modules/Self_Contained_Modules.srcs/sim_1/new/LFSR_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/michael/Documents/personalProj/Nandland/chapter6/Self_Contained_Modules/Self_Contained_Modules.srcs/sim_1/new/Mux_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/michael/Documents/personalProj/Nandland/chapter6/Self_Contained_Modules/Self_Contained_Modules.srcs/sim_1/new/SR_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SR_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/michael/Documents/personalProj/Nandland/chapter6/Self_Contained_Modules/Self_Contained_Modules.srcs/sim_1/new/RAM_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_tb
