<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › dma › pch_dma.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>pch_dma.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Topcliff PCH DMA controller driver</span>
<span class="cm"> * Copyright (c) 2010 Intel Corporation</span>
<span class="cm"> * Copyright (C) 2011 LAPIS Semiconductor Co., Ltd.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/dmaengine.h&gt;</span>
<span class="cp">#include &lt;linux/dma-mapping.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/pci.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/pch_dma.h&gt;</span>

<span class="cp">#include &quot;dmaengine.h&quot;</span>

<span class="cp">#define DRV_NAME &quot;pch-dma&quot;</span>

<span class="cp">#define DMA_CTL0_DISABLE		0x0</span>
<span class="cp">#define DMA_CTL0_SG			0x1</span>
<span class="cp">#define DMA_CTL0_ONESHOT		0x2</span>
<span class="cp">#define DMA_CTL0_MODE_MASK_BITS		0x3</span>
<span class="cp">#define DMA_CTL0_DIR_SHIFT_BITS		2</span>
<span class="cp">#define DMA_CTL0_BITS_PER_CH		4</span>

<span class="cp">#define DMA_CTL2_START_SHIFT_BITS	8</span>
<span class="cp">#define DMA_CTL2_IRQ_ENABLE_MASK	((1UL &lt;&lt; DMA_CTL2_START_SHIFT_BITS) - 1)</span>

<span class="cp">#define DMA_STATUS_IDLE			0x0</span>
<span class="cp">#define DMA_STATUS_DESC_READ		0x1</span>
<span class="cp">#define DMA_STATUS_WAIT			0x2</span>
<span class="cp">#define DMA_STATUS_ACCESS		0x3</span>
<span class="cp">#define DMA_STATUS_BITS_PER_CH		2</span>
<span class="cp">#define DMA_STATUS_MASK_BITS		0x3</span>
<span class="cp">#define DMA_STATUS_SHIFT_BITS		16</span>
<span class="cp">#define DMA_STATUS_IRQ(x)		(0x1 &lt;&lt; (x))</span>
<span class="cp">#define DMA_STATUS0_ERR(x)		(0x1 &lt;&lt; ((x) + 8))</span>
<span class="cp">#define DMA_STATUS2_ERR(x)		(0x1 &lt;&lt; (x))</span>

<span class="cp">#define DMA_DESC_WIDTH_SHIFT_BITS	12</span>
<span class="cp">#define DMA_DESC_WIDTH_1_BYTE		(0x3 &lt;&lt; DMA_DESC_WIDTH_SHIFT_BITS)</span>
<span class="cp">#define DMA_DESC_WIDTH_2_BYTES		(0x2 &lt;&lt; DMA_DESC_WIDTH_SHIFT_BITS)</span>
<span class="cp">#define DMA_DESC_WIDTH_4_BYTES		(0x0 &lt;&lt; DMA_DESC_WIDTH_SHIFT_BITS)</span>
<span class="cp">#define DMA_DESC_MAX_COUNT_1_BYTE	0x3FF</span>
<span class="cp">#define DMA_DESC_MAX_COUNT_2_BYTES	0x3FF</span>
<span class="cp">#define DMA_DESC_MAX_COUNT_4_BYTES	0x7FF</span>
<span class="cp">#define DMA_DESC_END_WITHOUT_IRQ	0x0</span>
<span class="cp">#define DMA_DESC_END_WITH_IRQ		0x1</span>
<span class="cp">#define DMA_DESC_FOLLOW_WITHOUT_IRQ	0x2</span>
<span class="cp">#define DMA_DESC_FOLLOW_WITH_IRQ	0x3</span>

<span class="cp">#define MAX_CHAN_NR			12</span>

<span class="cp">#define DMA_MASK_CTL0_MODE	0x33333333</span>
<span class="cp">#define DMA_MASK_CTL2_MODE	0x00003333</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">init_nr_desc_per_channel</span> <span class="o">=</span> <span class="mi">64</span><span class="p">;</span>
<span class="n">module_param</span><span class="p">(</span><span class="n">init_nr_desc_per_channel</span><span class="p">,</span> <span class="n">uint</span><span class="p">,</span> <span class="mo">0644</span><span class="p">);</span>
<span class="n">MODULE_PARM_DESC</span><span class="p">(</span><span class="n">init_nr_desc_per_channel</span><span class="p">,</span>
		 <span class="s">&quot;initial descriptors per channel (default: 64)&quot;</span><span class="p">);</span>

<span class="k">struct</span> <span class="n">pch_dma_desc_regs</span> <span class="p">{</span>
	<span class="n">u32</span>	<span class="n">dev_addr</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">mem_addr</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">size</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">next</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">pch_dma_regs</span> <span class="p">{</span>
	<span class="n">u32</span>	<span class="n">dma_ctl0</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">dma_ctl1</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">dma_ctl2</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">dma_ctl3</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">dma_sts0</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">dma_sts1</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">dma_sts2</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">reserved3</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pch_dma_desc_regs</span> <span class="n">desc</span><span class="p">[</span><span class="n">MAX_CHAN_NR</span><span class="p">];</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">pch_dma_desc</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">pch_dma_desc_regs</span> <span class="n">regs</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dma_async_tx_descriptor</span> <span class="n">txd</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">list_head</span>	<span class="n">desc_node</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">list_head</span>	<span class="n">tx_list</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">pch_dma_chan</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">dma_chan</span>		<span class="n">chan</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">membase</span><span class="p">;</span>
	<span class="k">enum</span> <span class="n">dma_transfer_direction</span> <span class="n">dir</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">tasklet_struct</span>	<span class="n">tasklet</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>		<span class="n">err_status</span><span class="p">;</span>

	<span class="n">spinlock_t</span>		<span class="n">lock</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">list_head</span>	<span class="n">active_list</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">list_head</span>	<span class="n">queue</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">list_head</span>	<span class="n">free_list</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>		<span class="n">descs_allocated</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#define PDC_DEV_ADDR	0x00</span>
<span class="cp">#define PDC_MEM_ADDR	0x04</span>
<span class="cp">#define PDC_SIZE	0x08</span>
<span class="cp">#define PDC_NEXT	0x0C</span>

<span class="cp">#define channel_readl(pdc, name) \</span>
<span class="cp">	readl((pdc)-&gt;membase + PDC_##name)</span>
<span class="cp">#define channel_writel(pdc, name, val) \</span>
<span class="cp">	writel((val), (pdc)-&gt;membase + PDC_##name)</span>

<span class="k">struct</span> <span class="n">pch_dma</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">dma_device</span>	<span class="n">dma</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">membase</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pci_pool</span>		<span class="o">*</span><span class="n">pool</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pch_dma_regs</span>	<span class="n">regs</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pch_dma_desc_regs</span> <span class="n">ch_regs</span><span class="p">[</span><span class="n">MAX_CHAN_NR</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">pch_dma_chan</span>	<span class="n">channels</span><span class="p">[</span><span class="n">MAX_CHAN_NR</span><span class="p">];</span>
<span class="p">};</span>

<span class="cp">#define PCH_DMA_CTL0	0x00</span>
<span class="cp">#define PCH_DMA_CTL1	0x04</span>
<span class="cp">#define PCH_DMA_CTL2	0x08</span>
<span class="cp">#define PCH_DMA_CTL3	0x0C</span>
<span class="cp">#define PCH_DMA_STS0	0x10</span>
<span class="cp">#define PCH_DMA_STS1	0x14</span>
<span class="cp">#define PCH_DMA_STS2	0x18</span>

<span class="cp">#define dma_readl(pd, name) \</span>
<span class="cp">	readl((pd)-&gt;membase + PCH_DMA_##name)</span>
<span class="cp">#define dma_writel(pd, name, val) \</span>
<span class="cp">	writel((val), (pd)-&gt;membase + PCH_DMA_##name)</span>

<span class="k">static</span> <span class="kr">inline</span>
<span class="k">struct</span> <span class="n">pch_dma_desc</span> <span class="o">*</span><span class="nf">to_pd_desc</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_async_tx_descriptor</span> <span class="o">*</span><span class="n">txd</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">container_of</span><span class="p">(</span><span class="n">txd</span><span class="p">,</span> <span class="k">struct</span> <span class="n">pch_dma_desc</span><span class="p">,</span> <span class="n">txd</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="k">struct</span> <span class="n">pch_dma_chan</span> <span class="o">*</span><span class="nf">to_pd_chan</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">container_of</span><span class="p">(</span><span class="n">chan</span><span class="p">,</span> <span class="k">struct</span> <span class="n">pch_dma_chan</span><span class="p">,</span> <span class="n">chan</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="k">struct</span> <span class="n">pch_dma</span> <span class="o">*</span><span class="nf">to_pd</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_device</span> <span class="o">*</span><span class="n">ddev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">container_of</span><span class="p">(</span><span class="n">ddev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">pch_dma</span><span class="p">,</span> <span class="n">dma</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="nf">chan2dev</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="o">&amp;</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">device</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="nf">chan2parent</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">device</span><span class="p">.</span><span class="n">parent</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span>
<span class="k">struct</span> <span class="n">pch_dma_desc</span> <span class="o">*</span><span class="nf">pdc_first_active</span><span class="p">(</span><span class="k">struct</span> <span class="n">pch_dma_chan</span> <span class="o">*</span><span class="n">pd_chan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">list_first_entry</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pd_chan</span><span class="o">-&gt;</span><span class="n">active_list</span><span class="p">,</span>
				<span class="k">struct</span> <span class="n">pch_dma_desc</span><span class="p">,</span> <span class="n">desc_node</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span>
<span class="k">struct</span> <span class="n">pch_dma_desc</span> <span class="o">*</span><span class="nf">pdc_first_queued</span><span class="p">(</span><span class="k">struct</span> <span class="n">pch_dma_chan</span> <span class="o">*</span><span class="n">pd_chan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">list_first_entry</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pd_chan</span><span class="o">-&gt;</span><span class="n">queue</span><span class="p">,</span>
				<span class="k">struct</span> <span class="n">pch_dma_desc</span><span class="p">,</span> <span class="n">desc_node</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pdc_enable_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span> <span class="kt">int</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pch_dma</span> <span class="o">*</span><span class="n">pd</span> <span class="o">=</span> <span class="n">to_pd</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">device</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">pos</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">chan_id</span> <span class="o">&lt;</span> <span class="mi">8</span><span class="p">)</span>
		<span class="n">pos</span> <span class="o">=</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">chan_id</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">pos</span> <span class="o">=</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">chan_id</span> <span class="o">+</span> <span class="mi">8</span><span class="p">;</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">dma_readl</span><span class="p">(</span><span class="n">pd</span><span class="p">,</span> <span class="n">CTL2</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">enable</span><span class="p">)</span>
		<span class="n">val</span> <span class="o">|=</span> <span class="mh">0x1</span> <span class="o">&lt;&lt;</span> <span class="n">pos</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mh">0x1</span> <span class="o">&lt;&lt;</span> <span class="n">pos</span><span class="p">);</span>

	<span class="n">dma_writel</span><span class="p">(</span><span class="n">pd</span><span class="p">,</span> <span class="n">CTL2</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>

	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">chan2dev</span><span class="p">(</span><span class="n">chan</span><span class="p">),</span> <span class="s">&quot;pdc_enable_irq: chan %d -&gt; %x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">chan</span><span class="o">-&gt;</span><span class="n">chan_id</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pdc_set_dir</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pch_dma_chan</span> <span class="o">*</span><span class="n">pd_chan</span> <span class="o">=</span> <span class="n">to_pd_chan</span><span class="p">(</span><span class="n">chan</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">pch_dma</span> <span class="o">*</span><span class="n">pd</span> <span class="o">=</span> <span class="n">to_pd</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">device</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">mask_mode</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">mask_ctl</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">chan_id</span> <span class="o">&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">val</span> <span class="o">=</span> <span class="n">dma_readl</span><span class="p">(</span><span class="n">pd</span><span class="p">,</span> <span class="n">CTL0</span><span class="p">);</span>

		<span class="n">mask_mode</span> <span class="o">=</span> <span class="n">DMA_CTL0_MODE_MASK_BITS</span> <span class="o">&lt;&lt;</span>
					<span class="p">(</span><span class="n">DMA_CTL0_BITS_PER_CH</span> <span class="o">*</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">chan_id</span><span class="p">);</span>
		<span class="n">mask_ctl</span> <span class="o">=</span> <span class="n">DMA_MASK_CTL0_MODE</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="n">DMA_CTL0_MODE_MASK_BITS</span> <span class="o">&lt;&lt;</span>
				       <span class="p">(</span><span class="n">DMA_CTL0_BITS_PER_CH</span> <span class="o">*</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">chan_id</span><span class="p">));</span>
		<span class="n">val</span> <span class="o">&amp;=</span> <span class="n">mask_mode</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">pd_chan</span><span class="o">-&gt;</span><span class="n">dir</span> <span class="o">==</span> <span class="n">DMA_MEM_TO_DEV</span><span class="p">)</span>
			<span class="n">val</span> <span class="o">|=</span> <span class="mh">0x1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">DMA_CTL0_BITS_PER_CH</span> <span class="o">*</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">chan_id</span> <span class="o">+</span>
				       <span class="n">DMA_CTL0_DIR_SHIFT_BITS</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mh">0x1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">DMA_CTL0_BITS_PER_CH</span> <span class="o">*</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">chan_id</span> <span class="o">+</span>
					 <span class="n">DMA_CTL0_DIR_SHIFT_BITS</span><span class="p">));</span>

		<span class="n">val</span> <span class="o">|=</span> <span class="n">mask_ctl</span><span class="p">;</span>
		<span class="n">dma_writel</span><span class="p">(</span><span class="n">pd</span><span class="p">,</span> <span class="n">CTL0</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">ch</span> <span class="o">=</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">chan_id</span> <span class="o">-</span> <span class="mi">8</span><span class="p">;</span> <span class="cm">/* ch8--&gt;0 ch9--&gt;1 ... ch11-&gt;3 */</span>
		<span class="n">val</span> <span class="o">=</span> <span class="n">dma_readl</span><span class="p">(</span><span class="n">pd</span><span class="p">,</span> <span class="n">CTL3</span><span class="p">);</span>

		<span class="n">mask_mode</span> <span class="o">=</span> <span class="n">DMA_CTL0_MODE_MASK_BITS</span> <span class="o">&lt;&lt;</span>
						<span class="p">(</span><span class="n">DMA_CTL0_BITS_PER_CH</span> <span class="o">*</span> <span class="n">ch</span><span class="p">);</span>
		<span class="n">mask_ctl</span> <span class="o">=</span> <span class="n">DMA_MASK_CTL2_MODE</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="n">DMA_CTL0_MODE_MASK_BITS</span> <span class="o">&lt;&lt;</span>
						 <span class="p">(</span><span class="n">DMA_CTL0_BITS_PER_CH</span> <span class="o">*</span> <span class="n">ch</span><span class="p">));</span>
		<span class="n">val</span> <span class="o">&amp;=</span> <span class="n">mask_mode</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">pd_chan</span><span class="o">-&gt;</span><span class="n">dir</span> <span class="o">==</span> <span class="n">DMA_MEM_TO_DEV</span><span class="p">)</span>
			<span class="n">val</span> <span class="o">|=</span> <span class="mh">0x1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">DMA_CTL0_BITS_PER_CH</span> <span class="o">*</span> <span class="n">ch</span> <span class="o">+</span>
				       <span class="n">DMA_CTL0_DIR_SHIFT_BITS</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mh">0x1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">DMA_CTL0_BITS_PER_CH</span> <span class="o">*</span> <span class="n">ch</span> <span class="o">+</span>
					 <span class="n">DMA_CTL0_DIR_SHIFT_BITS</span><span class="p">));</span>
		<span class="n">val</span> <span class="o">|=</span> <span class="n">mask_ctl</span><span class="p">;</span>
		<span class="n">dma_writel</span><span class="p">(</span><span class="n">pd</span><span class="p">,</span> <span class="n">CTL3</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">chan2dev</span><span class="p">(</span><span class="n">chan</span><span class="p">),</span> <span class="s">&quot;pdc_set_dir: chan %d -&gt; %x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">chan</span><span class="o">-&gt;</span><span class="n">chan_id</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pdc_set_mode</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span> <span class="n">u32</span> <span class="n">mode</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pch_dma</span> <span class="o">*</span><span class="n">pd</span> <span class="o">=</span> <span class="n">to_pd</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">device</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">mask_ctl</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">mask_dir</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">chan_id</span> <span class="o">&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">mask_ctl</span> <span class="o">=</span> <span class="n">DMA_MASK_CTL0_MODE</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="n">DMA_CTL0_MODE_MASK_BITS</span> <span class="o">&lt;&lt;</span>
			   <span class="p">(</span><span class="n">DMA_CTL0_BITS_PER_CH</span> <span class="o">*</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">chan_id</span><span class="p">));</span>
		<span class="n">mask_dir</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">DMA_CTL0_BITS_PER_CH</span> <span class="o">*</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">chan_id</span> <span class="o">+</span>\
				 <span class="n">DMA_CTL0_DIR_SHIFT_BITS</span><span class="p">);</span>
		<span class="n">val</span> <span class="o">=</span> <span class="n">dma_readl</span><span class="p">(</span><span class="n">pd</span><span class="p">,</span> <span class="n">CTL0</span><span class="p">);</span>
		<span class="n">val</span> <span class="o">&amp;=</span> <span class="n">mask_dir</span><span class="p">;</span>
		<span class="n">val</span> <span class="o">|=</span> <span class="n">mode</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">DMA_CTL0_BITS_PER_CH</span> <span class="o">*</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">chan_id</span><span class="p">);</span>
		<span class="n">val</span> <span class="o">|=</span> <span class="n">mask_ctl</span><span class="p">;</span>
		<span class="n">dma_writel</span><span class="p">(</span><span class="n">pd</span><span class="p">,</span> <span class="n">CTL0</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">ch</span> <span class="o">=</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">chan_id</span> <span class="o">-</span> <span class="mi">8</span><span class="p">;</span> <span class="cm">/* ch8--&gt;0 ch9--&gt;1 ... ch11-&gt;3 */</span>
		<span class="n">mask_ctl</span> <span class="o">=</span> <span class="n">DMA_MASK_CTL2_MODE</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="n">DMA_CTL0_MODE_MASK_BITS</span> <span class="o">&lt;&lt;</span>
						 <span class="p">(</span><span class="n">DMA_CTL0_BITS_PER_CH</span> <span class="o">*</span> <span class="n">ch</span><span class="p">));</span>
		<span class="n">mask_dir</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">DMA_CTL0_BITS_PER_CH</span> <span class="o">*</span> <span class="n">ch</span> <span class="o">+</span>\
				 <span class="n">DMA_CTL0_DIR_SHIFT_BITS</span><span class="p">);</span>
		<span class="n">val</span> <span class="o">=</span> <span class="n">dma_readl</span><span class="p">(</span><span class="n">pd</span><span class="p">,</span> <span class="n">CTL3</span><span class="p">);</span>
		<span class="n">val</span> <span class="o">&amp;=</span> <span class="n">mask_dir</span><span class="p">;</span>
		<span class="n">val</span> <span class="o">|=</span> <span class="n">mode</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">DMA_CTL0_BITS_PER_CH</span> <span class="o">*</span> <span class="n">ch</span><span class="p">);</span>
		<span class="n">val</span> <span class="o">|=</span> <span class="n">mask_ctl</span><span class="p">;</span>
		<span class="n">dma_writel</span><span class="p">(</span><span class="n">pd</span><span class="p">,</span> <span class="n">CTL3</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">chan2dev</span><span class="p">(</span><span class="n">chan</span><span class="p">),</span> <span class="s">&quot;pdc_set_mode: chan %d -&gt; %x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">chan</span><span class="o">-&gt;</span><span class="n">chan_id</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u32</span> <span class="nf">pdc_get_status0</span><span class="p">(</span><span class="k">struct</span> <span class="n">pch_dma_chan</span> <span class="o">*</span><span class="n">pd_chan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pch_dma</span> <span class="o">*</span><span class="n">pd</span> <span class="o">=</span> <span class="n">to_pd</span><span class="p">(</span><span class="n">pd_chan</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">.</span><span class="n">device</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">dma_readl</span><span class="p">(</span><span class="n">pd</span><span class="p">,</span> <span class="n">STS0</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">DMA_STATUS_MASK_BITS</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">val</span> <span class="o">&gt;&gt;</span> <span class="p">(</span><span class="n">DMA_STATUS_SHIFT_BITS</span> <span class="o">+</span>
			<span class="n">DMA_STATUS_BITS_PER_CH</span> <span class="o">*</span> <span class="n">pd_chan</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">.</span><span class="n">chan_id</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u32</span> <span class="nf">pdc_get_status2</span><span class="p">(</span><span class="k">struct</span> <span class="n">pch_dma_chan</span> <span class="o">*</span><span class="n">pd_chan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pch_dma</span> <span class="o">*</span><span class="n">pd</span> <span class="o">=</span> <span class="n">to_pd</span><span class="p">(</span><span class="n">pd_chan</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">.</span><span class="n">device</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">dma_readl</span><span class="p">(</span><span class="n">pd</span><span class="p">,</span> <span class="n">STS2</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">DMA_STATUS_MASK_BITS</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">val</span> <span class="o">&gt;&gt;</span> <span class="p">(</span><span class="n">DMA_STATUS_SHIFT_BITS</span> <span class="o">+</span>
			<span class="n">DMA_STATUS_BITS_PER_CH</span> <span class="o">*</span> <span class="p">(</span><span class="n">pd_chan</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">.</span><span class="n">chan_id</span> <span class="o">-</span> <span class="mi">8</span><span class="p">)));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">bool</span> <span class="nf">pdc_is_idle</span><span class="p">(</span><span class="k">struct</span> <span class="n">pch_dma_chan</span> <span class="o">*</span><span class="n">pd_chan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">sts</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pd_chan</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">.</span><span class="n">chan_id</span> <span class="o">&lt;</span> <span class="mi">8</span><span class="p">)</span>
		<span class="n">sts</span> <span class="o">=</span> <span class="n">pdc_get_status0</span><span class="p">(</span><span class="n">pd_chan</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">sts</span> <span class="o">=</span> <span class="n">pdc_get_status2</span><span class="p">(</span><span class="n">pd_chan</span><span class="p">);</span>


	<span class="k">if</span> <span class="p">(</span><span class="n">sts</span> <span class="o">==</span> <span class="n">DMA_STATUS_IDLE</span><span class="p">)</span>
		<span class="k">return</span> <span class="nb">true</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pdc_dostart</span><span class="p">(</span><span class="k">struct</span> <span class="n">pch_dma_chan</span> <span class="o">*</span><span class="n">pd_chan</span><span class="p">,</span> <span class="k">struct</span> <span class="n">pch_dma_desc</span><span class="o">*</span> <span class="n">desc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pdc_is_idle</span><span class="p">(</span><span class="n">pd_chan</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">chan2dev</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pd_chan</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">),</span>
			<span class="s">&quot;BUG: Attempt to start non-idle channel</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">chan2dev</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pd_chan</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">),</span> <span class="s">&quot;chan %d -&gt; dev_addr: %x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">pd_chan</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">.</span><span class="n">chan_id</span><span class="p">,</span> <span class="n">desc</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">.</span><span class="n">dev_addr</span><span class="p">);</span>
	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">chan2dev</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pd_chan</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">),</span> <span class="s">&quot;chan %d -&gt; mem_addr: %x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">pd_chan</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">.</span><span class="n">chan_id</span><span class="p">,</span> <span class="n">desc</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">.</span><span class="n">mem_addr</span><span class="p">);</span>
	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">chan2dev</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pd_chan</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">),</span> <span class="s">&quot;chan %d -&gt; size: %x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">pd_chan</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">.</span><span class="n">chan_id</span><span class="p">,</span> <span class="n">desc</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">.</span><span class="n">size</span><span class="p">);</span>
	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">chan2dev</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pd_chan</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">),</span> <span class="s">&quot;chan %d -&gt; next: %x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">pd_chan</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">.</span><span class="n">chan_id</span><span class="p">,</span> <span class="n">desc</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">.</span><span class="n">next</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">list_empty</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">tx_list</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">channel_writel</span><span class="p">(</span><span class="n">pd_chan</span><span class="p">,</span> <span class="n">DEV_ADDR</span><span class="p">,</span> <span class="n">desc</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">.</span><span class="n">dev_addr</span><span class="p">);</span>
		<span class="n">channel_writel</span><span class="p">(</span><span class="n">pd_chan</span><span class="p">,</span> <span class="n">MEM_ADDR</span><span class="p">,</span> <span class="n">desc</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">.</span><span class="n">mem_addr</span><span class="p">);</span>
		<span class="n">channel_writel</span><span class="p">(</span><span class="n">pd_chan</span><span class="p">,</span> <span class="n">SIZE</span><span class="p">,</span> <span class="n">desc</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">.</span><span class="n">size</span><span class="p">);</span>
		<span class="n">channel_writel</span><span class="p">(</span><span class="n">pd_chan</span><span class="p">,</span> <span class="n">NEXT</span><span class="p">,</span> <span class="n">desc</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">.</span><span class="n">next</span><span class="p">);</span>
		<span class="n">pdc_set_mode</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pd_chan</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">,</span> <span class="n">DMA_CTL0_ONESHOT</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">channel_writel</span><span class="p">(</span><span class="n">pd_chan</span><span class="p">,</span> <span class="n">NEXT</span><span class="p">,</span> <span class="n">desc</span><span class="o">-&gt;</span><span class="n">txd</span><span class="p">.</span><span class="n">phys</span><span class="p">);</span>
		<span class="n">pdc_set_mode</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pd_chan</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">,</span> <span class="n">DMA_CTL0_SG</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pdc_chain_complete</span><span class="p">(</span><span class="k">struct</span> <span class="n">pch_dma_chan</span> <span class="o">*</span><span class="n">pd_chan</span><span class="p">,</span>
			       <span class="k">struct</span> <span class="n">pch_dma_desc</span> <span class="o">*</span><span class="n">desc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">dma_async_tx_descriptor</span> <span class="o">*</span><span class="n">txd</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">txd</span><span class="p">;</span>
	<span class="n">dma_async_tx_callback</span> <span class="n">callback</span> <span class="o">=</span> <span class="n">txd</span><span class="o">-&gt;</span><span class="n">callback</span><span class="p">;</span>
	<span class="kt">void</span> <span class="o">*</span><span class="n">param</span> <span class="o">=</span> <span class="n">txd</span><span class="o">-&gt;</span><span class="n">callback_param</span><span class="p">;</span>

	<span class="n">list_splice_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">tx_list</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pd_chan</span><span class="o">-&gt;</span><span class="n">free_list</span><span class="p">);</span>
	<span class="n">list_move</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">desc_node</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pd_chan</span><span class="o">-&gt;</span><span class="n">free_list</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">callback</span><span class="p">)</span>
		<span class="n">callback</span><span class="p">(</span><span class="n">param</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pdc_complete_all</span><span class="p">(</span><span class="k">struct</span> <span class="n">pch_dma_chan</span> <span class="o">*</span><span class="n">pd_chan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pch_dma_desc</span> <span class="o">*</span><span class="n">desc</span><span class="p">,</span> <span class="o">*</span><span class="n">_d</span><span class="p">;</span>
	<span class="n">LIST_HEAD</span><span class="p">(</span><span class="n">list</span><span class="p">);</span>

	<span class="n">BUG_ON</span><span class="p">(</span><span class="o">!</span><span class="n">pdc_is_idle</span><span class="p">(</span><span class="n">pd_chan</span><span class="p">));</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">list_empty</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pd_chan</span><span class="o">-&gt;</span><span class="n">queue</span><span class="p">))</span>
		<span class="n">pdc_dostart</span><span class="p">(</span><span class="n">pd_chan</span><span class="p">,</span> <span class="n">pdc_first_queued</span><span class="p">(</span><span class="n">pd_chan</span><span class="p">));</span>

	<span class="n">list_splice_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pd_chan</span><span class="o">-&gt;</span><span class="n">active_list</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">list</span><span class="p">);</span>
	<span class="n">list_splice_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pd_chan</span><span class="o">-&gt;</span><span class="n">queue</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pd_chan</span><span class="o">-&gt;</span><span class="n">active_list</span><span class="p">);</span>

	<span class="n">list_for_each_entry_safe</span><span class="p">(</span><span class="n">desc</span><span class="p">,</span> <span class="n">_d</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">list</span><span class="p">,</span> <span class="n">desc_node</span><span class="p">)</span>
		<span class="n">pdc_chain_complete</span><span class="p">(</span><span class="n">pd_chan</span><span class="p">,</span> <span class="n">desc</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pdc_handle_error</span><span class="p">(</span><span class="k">struct</span> <span class="n">pch_dma_chan</span> <span class="o">*</span><span class="n">pd_chan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pch_dma_desc</span> <span class="o">*</span><span class="n">bad_desc</span><span class="p">;</span>

	<span class="n">bad_desc</span> <span class="o">=</span> <span class="n">pdc_first_active</span><span class="p">(</span><span class="n">pd_chan</span><span class="p">);</span>
	<span class="n">list_del</span><span class="p">(</span><span class="o">&amp;</span><span class="n">bad_desc</span><span class="o">-&gt;</span><span class="n">desc_node</span><span class="p">);</span>

	<span class="n">list_splice_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pd_chan</span><span class="o">-&gt;</span><span class="n">queue</span><span class="p">,</span> <span class="n">pd_chan</span><span class="o">-&gt;</span><span class="n">active_list</span><span class="p">.</span><span class="n">prev</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">list_empty</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pd_chan</span><span class="o">-&gt;</span><span class="n">active_list</span><span class="p">))</span>
		<span class="n">pdc_dostart</span><span class="p">(</span><span class="n">pd_chan</span><span class="p">,</span> <span class="n">pdc_first_active</span><span class="p">(</span><span class="n">pd_chan</span><span class="p">));</span>

	<span class="n">dev_crit</span><span class="p">(</span><span class="n">chan2dev</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pd_chan</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">),</span> <span class="s">&quot;Bad descriptor submitted</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="n">dev_crit</span><span class="p">(</span><span class="n">chan2dev</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pd_chan</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">),</span> <span class="s">&quot;descriptor cookie: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		 <span class="n">bad_desc</span><span class="o">-&gt;</span><span class="n">txd</span><span class="p">.</span><span class="n">cookie</span><span class="p">);</span>

	<span class="n">pdc_chain_complete</span><span class="p">(</span><span class="n">pd_chan</span><span class="p">,</span> <span class="n">bad_desc</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pdc_advance_work</span><span class="p">(</span><span class="k">struct</span> <span class="n">pch_dma_chan</span> <span class="o">*</span><span class="n">pd_chan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">list_empty</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pd_chan</span><span class="o">-&gt;</span><span class="n">active_list</span><span class="p">)</span> <span class="o">||</span>
		<span class="n">list_is_singular</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pd_chan</span><span class="o">-&gt;</span><span class="n">active_list</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">pdc_complete_all</span><span class="p">(</span><span class="n">pd_chan</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">pdc_chain_complete</span><span class="p">(</span><span class="n">pd_chan</span><span class="p">,</span> <span class="n">pdc_first_active</span><span class="p">(</span><span class="n">pd_chan</span><span class="p">));</span>
		<span class="n">pdc_dostart</span><span class="p">(</span><span class="n">pd_chan</span><span class="p">,</span> <span class="n">pdc_first_active</span><span class="p">(</span><span class="n">pd_chan</span><span class="p">));</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">dma_cookie_t</span> <span class="nf">pd_tx_submit</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_async_tx_descriptor</span> <span class="o">*</span><span class="n">txd</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pch_dma_desc</span> <span class="o">*</span><span class="n">desc</span> <span class="o">=</span> <span class="n">to_pd_desc</span><span class="p">(</span><span class="n">txd</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">pch_dma_chan</span> <span class="o">*</span><span class="n">pd_chan</span> <span class="o">=</span> <span class="n">to_pd_chan</span><span class="p">(</span><span class="n">txd</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">);</span>
	<span class="n">dma_cookie_t</span> <span class="n">cookie</span><span class="p">;</span>

	<span class="n">spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pd_chan</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
	<span class="n">cookie</span> <span class="o">=</span> <span class="n">dma_cookie_assign</span><span class="p">(</span><span class="n">txd</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">list_empty</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pd_chan</span><span class="o">-&gt;</span><span class="n">active_list</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">list_add_tail</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">desc_node</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pd_chan</span><span class="o">-&gt;</span><span class="n">active_list</span><span class="p">);</span>
		<span class="n">pdc_dostart</span><span class="p">(</span><span class="n">pd_chan</span><span class="p">,</span> <span class="n">desc</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">list_add_tail</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">desc_node</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pd_chan</span><span class="o">-&gt;</span><span class="n">queue</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pd_chan</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pch_dma_desc</span> <span class="o">*</span><span class="nf">pdc_alloc_desc</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span> <span class="n">gfp_t</span> <span class="n">flags</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pch_dma_desc</span> <span class="o">*</span><span class="n">desc</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pch_dma</span> <span class="o">*</span><span class="n">pd</span> <span class="o">=</span> <span class="n">to_pd</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">device</span><span class="p">);</span>
	<span class="n">dma_addr_t</span> <span class="n">addr</span><span class="p">;</span>

	<span class="n">desc</span> <span class="o">=</span> <span class="n">pci_pool_alloc</span><span class="p">(</span><span class="n">pd</span><span class="o">-&gt;</span><span class="n">pool</span><span class="p">,</span> <span class="n">flags</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">addr</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">desc</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">memset</span><span class="p">(</span><span class="n">desc</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">pch_dma_desc</span><span class="p">));</span>
		<span class="n">INIT_LIST_HEAD</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">tx_list</span><span class="p">);</span>
		<span class="n">dma_async_tx_descriptor_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">txd</span><span class="p">,</span> <span class="n">chan</span><span class="p">);</span>
		<span class="n">desc</span><span class="o">-&gt;</span><span class="n">txd</span><span class="p">.</span><span class="n">tx_submit</span> <span class="o">=</span> <span class="n">pd_tx_submit</span><span class="p">;</span>
		<span class="n">desc</span><span class="o">-&gt;</span><span class="n">txd</span><span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">DMA_CTRL_ACK</span><span class="p">;</span>
		<span class="n">desc</span><span class="o">-&gt;</span><span class="n">txd</span><span class="p">.</span><span class="n">phys</span> <span class="o">=</span> <span class="n">addr</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">desc</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pch_dma_desc</span> <span class="o">*</span><span class="nf">pdc_desc_get</span><span class="p">(</span><span class="k">struct</span> <span class="n">pch_dma_chan</span> <span class="o">*</span><span class="n">pd_chan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pch_dma_desc</span> <span class="o">*</span><span class="n">desc</span><span class="p">,</span> <span class="o">*</span><span class="n">_d</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pch_dma_desc</span> <span class="o">*</span><span class="n">ret</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pd_chan</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
	<span class="n">list_for_each_entry_safe</span><span class="p">(</span><span class="n">desc</span><span class="p">,</span> <span class="n">_d</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pd_chan</span><span class="o">-&gt;</span><span class="n">free_list</span><span class="p">,</span> <span class="n">desc_node</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">i</span><span class="o">++</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">async_tx_test_ack</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">txd</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">list_del</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">desc_node</span><span class="p">);</span>
			<span class="n">ret</span> <span class="o">=</span> <span class="n">desc</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="n">chan2dev</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pd_chan</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">),</span> <span class="s">&quot;desc %p not ACKed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">desc</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pd_chan</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">chan2dev</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pd_chan</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">),</span> <span class="s">&quot;scanned %d descriptors</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">pdc_alloc_desc</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pd_chan</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">,</span> <span class="n">GFP_NOIO</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pd_chan</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
			<span class="n">pd_chan</span><span class="o">-&gt;</span><span class="n">descs_allocated</span><span class="o">++</span><span class="p">;</span>
			<span class="n">spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pd_chan</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">dev_err</span><span class="p">(</span><span class="n">chan2dev</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pd_chan</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">),</span>
				<span class="s">&quot;failed to alloc desc</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pdc_desc_put</span><span class="p">(</span><span class="k">struct</span> <span class="n">pch_dma_chan</span> <span class="o">*</span><span class="n">pd_chan</span><span class="p">,</span>
			 <span class="k">struct</span> <span class="n">pch_dma_desc</span> <span class="o">*</span><span class="n">desc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">desc</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pd_chan</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
		<span class="n">list_splice_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">tx_list</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pd_chan</span><span class="o">-&gt;</span><span class="n">free_list</span><span class="p">);</span>
		<span class="n">list_add</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">desc_node</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pd_chan</span><span class="o">-&gt;</span><span class="n">free_list</span><span class="p">);</span>
		<span class="n">spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pd_chan</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">pd_alloc_chan_resources</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pch_dma_chan</span> <span class="o">*</span><span class="n">pd_chan</span> <span class="o">=</span> <span class="n">to_pd_chan</span><span class="p">(</span><span class="n">chan</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">pch_dma_desc</span> <span class="o">*</span><span class="n">desc</span><span class="p">;</span>
	<span class="n">LIST_HEAD</span><span class="p">(</span><span class="n">tmp_list</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pdc_is_idle</span><span class="p">(</span><span class="n">pd_chan</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="n">chan2dev</span><span class="p">(</span><span class="n">chan</span><span class="p">),</span> <span class="s">&quot;DMA channel not idle ?</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">list_empty</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pd_chan</span><span class="o">-&gt;</span><span class="n">free_list</span><span class="p">))</span>
		<span class="k">return</span> <span class="n">pd_chan</span><span class="o">-&gt;</span><span class="n">descs_allocated</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">init_nr_desc_per_channel</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">desc</span> <span class="o">=</span> <span class="n">pdc_alloc_desc</span><span class="p">(</span><span class="n">chan</span><span class="p">,</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">desc</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dev_warn</span><span class="p">(</span><span class="n">chan2dev</span><span class="p">(</span><span class="n">chan</span><span class="p">),</span>
				<span class="s">&quot;Only allocated %d initial descriptors</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">list_add_tail</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">desc_node</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">tmp_list</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">spin_lock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pd_chan</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
	<span class="n">list_splice</span><span class="p">(</span><span class="o">&amp;</span><span class="n">tmp_list</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pd_chan</span><span class="o">-&gt;</span><span class="n">free_list</span><span class="p">);</span>
	<span class="n">pd_chan</span><span class="o">-&gt;</span><span class="n">descs_allocated</span> <span class="o">=</span> <span class="n">i</span><span class="p">;</span>
	<span class="n">dma_cookie_init</span><span class="p">(</span><span class="n">chan</span><span class="p">);</span>
	<span class="n">spin_unlock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pd_chan</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>

	<span class="n">pdc_enable_irq</span><span class="p">(</span><span class="n">chan</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">pd_chan</span><span class="o">-&gt;</span><span class="n">descs_allocated</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pd_free_chan_resources</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pch_dma_chan</span> <span class="o">*</span><span class="n">pd_chan</span> <span class="o">=</span> <span class="n">to_pd_chan</span><span class="p">(</span><span class="n">chan</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">pch_dma</span> <span class="o">*</span><span class="n">pd</span> <span class="o">=</span> <span class="n">to_pd</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">device</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">pch_dma_desc</span> <span class="o">*</span><span class="n">desc</span><span class="p">,</span> <span class="o">*</span><span class="n">_d</span><span class="p">;</span>
	<span class="n">LIST_HEAD</span><span class="p">(</span><span class="n">tmp_list</span><span class="p">);</span>

	<span class="n">BUG_ON</span><span class="p">(</span><span class="o">!</span><span class="n">pdc_is_idle</span><span class="p">(</span><span class="n">pd_chan</span><span class="p">));</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="o">!</span><span class="n">list_empty</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pd_chan</span><span class="o">-&gt;</span><span class="n">active_list</span><span class="p">));</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="o">!</span><span class="n">list_empty</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pd_chan</span><span class="o">-&gt;</span><span class="n">queue</span><span class="p">));</span>

	<span class="n">spin_lock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pd_chan</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
	<span class="n">list_splice_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pd_chan</span><span class="o">-&gt;</span><span class="n">free_list</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">tmp_list</span><span class="p">);</span>
	<span class="n">pd_chan</span><span class="o">-&gt;</span><span class="n">descs_allocated</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">spin_unlock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pd_chan</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>

	<span class="n">list_for_each_entry_safe</span><span class="p">(</span><span class="n">desc</span><span class="p">,</span> <span class="n">_d</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">tmp_list</span><span class="p">,</span> <span class="n">desc_node</span><span class="p">)</span>
		<span class="n">pci_pool_free</span><span class="p">(</span><span class="n">pd</span><span class="o">-&gt;</span><span class="n">pool</span><span class="p">,</span> <span class="n">desc</span><span class="p">,</span> <span class="n">desc</span><span class="o">-&gt;</span><span class="n">txd</span><span class="p">.</span><span class="n">phys</span><span class="p">);</span>

	<span class="n">pdc_enable_irq</span><span class="p">(</span><span class="n">chan</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">enum</span> <span class="n">dma_status</span> <span class="nf">pd_tx_status</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span> <span class="n">dma_cookie_t</span> <span class="n">cookie</span><span class="p">,</span>
				    <span class="k">struct</span> <span class="n">dma_tx_state</span> <span class="o">*</span><span class="n">txstate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pch_dma_chan</span> <span class="o">*</span><span class="n">pd_chan</span> <span class="o">=</span> <span class="n">to_pd_chan</span><span class="p">(</span><span class="n">chan</span><span class="p">);</span>
	<span class="k">enum</span> <span class="n">dma_status</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">spin_lock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pd_chan</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">dma_cookie_status</span><span class="p">(</span><span class="n">chan</span><span class="p">,</span> <span class="n">cookie</span><span class="p">,</span> <span class="n">txstate</span><span class="p">);</span>
	<span class="n">spin_unlock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pd_chan</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pd_issue_pending</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pch_dma_chan</span> <span class="o">*</span><span class="n">pd_chan</span> <span class="o">=</span> <span class="n">to_pd_chan</span><span class="p">(</span><span class="n">chan</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pdc_is_idle</span><span class="p">(</span><span class="n">pd_chan</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pd_chan</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
		<span class="n">pdc_advance_work</span><span class="p">(</span><span class="n">pd_chan</span><span class="p">);</span>
		<span class="n">spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pd_chan</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">dma_async_tx_descriptor</span> <span class="o">*</span><span class="nf">pd_prep_slave_sg</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span>
			<span class="k">struct</span> <span class="n">scatterlist</span> <span class="o">*</span><span class="n">sgl</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">sg_len</span><span class="p">,</span>
			<span class="k">enum</span> <span class="n">dma_transfer_direction</span> <span class="n">direction</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">,</span>
			<span class="kt">void</span> <span class="o">*</span><span class="n">context</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pch_dma_chan</span> <span class="o">*</span><span class="n">pd_chan</span> <span class="o">=</span> <span class="n">to_pd_chan</span><span class="p">(</span><span class="n">chan</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">pch_dma_slave</span> <span class="o">*</span><span class="n">pd_slave</span> <span class="o">=</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pch_dma_desc</span> <span class="o">*</span><span class="n">first</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pch_dma_desc</span> <span class="o">*</span><span class="n">prev</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pch_dma_desc</span> <span class="o">*</span><span class="n">desc</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">scatterlist</span> <span class="o">*</span><span class="n">sg</span><span class="p">;</span>
	<span class="n">dma_addr_t</span> <span class="n">reg</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="o">!</span><span class="n">sg_len</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_info</span><span class="p">(</span><span class="n">chan2dev</span><span class="p">(</span><span class="n">chan</span><span class="p">),</span> <span class="s">&quot;prep_slave_sg: length is zero!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">direction</span> <span class="o">==</span> <span class="n">DMA_DEV_TO_MEM</span><span class="p">)</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="n">pd_slave</span><span class="o">-&gt;</span><span class="n">rx_reg</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">direction</span> <span class="o">==</span> <span class="n">DMA_MEM_TO_DEV</span><span class="p">)</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="n">pd_slave</span><span class="o">-&gt;</span><span class="n">tx_reg</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>

	<span class="n">pd_chan</span><span class="o">-&gt;</span><span class="n">dir</span> <span class="o">=</span> <span class="n">direction</span><span class="p">;</span>
	<span class="n">pdc_set_dir</span><span class="p">(</span><span class="n">chan</span><span class="p">);</span>

	<span class="n">for_each_sg</span><span class="p">(</span><span class="n">sgl</span><span class="p">,</span> <span class="n">sg</span><span class="p">,</span> <span class="n">sg_len</span><span class="p">,</span> <span class="n">i</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">desc</span> <span class="o">=</span> <span class="n">pdc_desc_get</span><span class="p">(</span><span class="n">pd_chan</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">desc</span><span class="p">)</span>
			<span class="k">goto</span> <span class="n">err_desc_get</span><span class="p">;</span>

		<span class="n">desc</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">.</span><span class="n">dev_addr</span> <span class="o">=</span> <span class="n">reg</span><span class="p">;</span>
		<span class="n">desc</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">.</span><span class="n">mem_addr</span> <span class="o">=</span> <span class="n">sg_dma_address</span><span class="p">(</span><span class="n">sg</span><span class="p">);</span>
		<span class="n">desc</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="n">sg_dma_len</span><span class="p">(</span><span class="n">sg</span><span class="p">);</span>
		<span class="n">desc</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">.</span><span class="n">next</span> <span class="o">=</span> <span class="n">DMA_DESC_FOLLOW_WITHOUT_IRQ</span><span class="p">;</span>

		<span class="k">switch</span> <span class="p">(</span><span class="n">pd_slave</span><span class="o">-&gt;</span><span class="n">width</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">PCH_DMA_WIDTH_1_BYTE</span>:
			<span class="k">if</span> <span class="p">(</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">.</span><span class="n">size</span> <span class="o">&gt;</span> <span class="n">DMA_DESC_MAX_COUNT_1_BYTE</span><span class="p">)</span>
				<span class="k">goto</span> <span class="n">err_desc_get</span><span class="p">;</span>
			<span class="n">desc</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">.</span><span class="n">size</span> <span class="o">|=</span> <span class="n">DMA_DESC_WIDTH_1_BYTE</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">PCH_DMA_WIDTH_2_BYTES</span>:
			<span class="k">if</span> <span class="p">(</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">.</span><span class="n">size</span> <span class="o">&gt;</span> <span class="n">DMA_DESC_MAX_COUNT_2_BYTES</span><span class="p">)</span>
				<span class="k">goto</span> <span class="n">err_desc_get</span><span class="p">;</span>
			<span class="n">desc</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">.</span><span class="n">size</span> <span class="o">|=</span> <span class="n">DMA_DESC_WIDTH_2_BYTES</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">PCH_DMA_WIDTH_4_BYTES</span>:
			<span class="k">if</span> <span class="p">(</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">.</span><span class="n">size</span> <span class="o">&gt;</span> <span class="n">DMA_DESC_MAX_COUNT_4_BYTES</span><span class="p">)</span>
				<span class="k">goto</span> <span class="n">err_desc_get</span><span class="p">;</span>
			<span class="n">desc</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">.</span><span class="n">size</span> <span class="o">|=</span> <span class="n">DMA_DESC_WIDTH_4_BYTES</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="k">goto</span> <span class="n">err_desc_get</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">first</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">first</span> <span class="o">=</span> <span class="n">desc</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">prev</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">.</span><span class="n">next</span> <span class="o">|=</span> <span class="n">desc</span><span class="o">-&gt;</span><span class="n">txd</span><span class="p">.</span><span class="n">phys</span><span class="p">;</span>
			<span class="n">list_add_tail</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">desc_node</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">first</span><span class="o">-&gt;</span><span class="n">tx_list</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="n">prev</span> <span class="o">=</span> <span class="n">desc</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">DMA_PREP_INTERRUPT</span><span class="p">)</span>
		<span class="n">desc</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">.</span><span class="n">next</span> <span class="o">=</span> <span class="n">DMA_DESC_END_WITH_IRQ</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">desc</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">.</span><span class="n">next</span> <span class="o">=</span> <span class="n">DMA_DESC_END_WITHOUT_IRQ</span><span class="p">;</span>

	<span class="n">first</span><span class="o">-&gt;</span><span class="n">txd</span><span class="p">.</span><span class="n">cookie</span> <span class="o">=</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
	<span class="n">desc</span><span class="o">-&gt;</span><span class="n">txd</span><span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">flags</span><span class="p">;</span>

	<span class="k">return</span> <span class="o">&amp;</span><span class="n">first</span><span class="o">-&gt;</span><span class="n">txd</span><span class="p">;</span>

<span class="nl">err_desc_get:</span>
	<span class="n">dev_err</span><span class="p">(</span><span class="n">chan2dev</span><span class="p">(</span><span class="n">chan</span><span class="p">),</span> <span class="s">&quot;failed to get desc or wrong parameters</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="n">pdc_desc_put</span><span class="p">(</span><span class="n">pd_chan</span><span class="p">,</span> <span class="n">first</span><span class="p">);</span>
	<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">pd_device_control</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span> <span class="k">enum</span> <span class="n">dma_ctrl_cmd</span> <span class="n">cmd</span><span class="p">,</span>
			     <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">arg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pch_dma_chan</span> <span class="o">*</span><span class="n">pd_chan</span> <span class="o">=</span> <span class="n">to_pd_chan</span><span class="p">(</span><span class="n">chan</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">pch_dma_desc</span> <span class="o">*</span><span class="n">desc</span><span class="p">,</span> <span class="o">*</span><span class="n">_d</span><span class="p">;</span>
	<span class="n">LIST_HEAD</span><span class="p">(</span><span class="n">list</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cmd</span> <span class="o">!=</span> <span class="n">DMA_TERMINATE_ALL</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENXIO</span><span class="p">;</span>

	<span class="n">spin_lock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pd_chan</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>

	<span class="n">pdc_set_mode</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pd_chan</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">,</span> <span class="n">DMA_CTL0_DISABLE</span><span class="p">);</span>

	<span class="n">list_splice_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pd_chan</span><span class="o">-&gt;</span><span class="n">active_list</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">list</span><span class="p">);</span>
	<span class="n">list_splice_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pd_chan</span><span class="o">-&gt;</span><span class="n">queue</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">list</span><span class="p">);</span>

	<span class="n">list_for_each_entry_safe</span><span class="p">(</span><span class="n">desc</span><span class="p">,</span> <span class="n">_d</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">list</span><span class="p">,</span> <span class="n">desc_node</span><span class="p">)</span>
		<span class="n">pdc_chain_complete</span><span class="p">(</span><span class="n">pd_chan</span><span class="p">,</span> <span class="n">desc</span><span class="p">);</span>

	<span class="n">spin_unlock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pd_chan</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pdc_tasklet</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pch_dma_chan</span> <span class="o">*</span><span class="n">pd_chan</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">pch_dma_chan</span> <span class="o">*</span><span class="p">)</span><span class="n">data</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pdc_is_idle</span><span class="p">(</span><span class="n">pd_chan</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">chan2dev</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pd_chan</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">),</span>
			<span class="s">&quot;BUG: handle non-idle channel in tasklet</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pd_chan</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">test_and_clear_bit</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pd_chan</span><span class="o">-&gt;</span><span class="n">err_status</span><span class="p">))</span>
		<span class="n">pdc_handle_error</span><span class="p">(</span><span class="n">pd_chan</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">pdc_advance_work</span><span class="p">(</span><span class="n">pd_chan</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pd_chan</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">pd_irq</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">devid</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pch_dma</span> <span class="o">*</span><span class="n">pd</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">pch_dma</span> <span class="o">*</span><span class="p">)</span><span class="n">devid</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pch_dma_chan</span> <span class="o">*</span><span class="n">pd_chan</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">sts0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">sts2</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret0</span> <span class="o">=</span> <span class="n">IRQ_NONE</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret2</span> <span class="o">=</span> <span class="n">IRQ_NONE</span><span class="p">;</span>

	<span class="n">sts0</span> <span class="o">=</span> <span class="n">dma_readl</span><span class="p">(</span><span class="n">pd</span><span class="p">,</span> <span class="n">STS0</span><span class="p">);</span>
	<span class="n">sts2</span> <span class="o">=</span> <span class="n">dma_readl</span><span class="p">(</span><span class="n">pd</span><span class="p">,</span> <span class="n">STS2</span><span class="p">);</span>

	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">pd</span><span class="o">-&gt;</span><span class="n">dma</span><span class="p">.</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;pd_irq sts0: %x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">sts0</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">pd</span><span class="o">-&gt;</span><span class="n">dma</span><span class="p">.</span><span class="n">chancnt</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pd_chan</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pd</span><span class="o">-&gt;</span><span class="n">channels</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">sts0</span> <span class="o">&amp;</span> <span class="n">DMA_STATUS_IRQ</span><span class="p">(</span><span class="n">i</span><span class="p">))</span> <span class="p">{</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">sts0</span> <span class="o">&amp;</span> <span class="n">DMA_STATUS0_ERR</span><span class="p">(</span><span class="n">i</span><span class="p">))</span>
					<span class="n">set_bit</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pd_chan</span><span class="o">-&gt;</span><span class="n">err_status</span><span class="p">);</span>

				<span class="n">tasklet_schedule</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pd_chan</span><span class="o">-&gt;</span><span class="n">tasklet</span><span class="p">);</span>
				<span class="n">ret0</span> <span class="o">=</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">sts2</span> <span class="o">&amp;</span> <span class="n">DMA_STATUS_IRQ</span><span class="p">(</span><span class="n">i</span> <span class="o">-</span> <span class="mi">8</span><span class="p">))</span> <span class="p">{</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">sts2</span> <span class="o">&amp;</span> <span class="n">DMA_STATUS2_ERR</span><span class="p">(</span><span class="n">i</span><span class="p">))</span>
					<span class="n">set_bit</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pd_chan</span><span class="o">-&gt;</span><span class="n">err_status</span><span class="p">);</span>

				<span class="n">tasklet_schedule</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pd_chan</span><span class="o">-&gt;</span><span class="n">tasklet</span><span class="p">);</span>
				<span class="n">ret2</span> <span class="o">=</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="cm">/* clear interrupt bits in status register */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret0</span><span class="p">)</span>
		<span class="n">dma_writel</span><span class="p">(</span><span class="n">pd</span><span class="p">,</span> <span class="n">STS0</span><span class="p">,</span> <span class="n">sts0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret2</span><span class="p">)</span>
		<span class="n">dma_writel</span><span class="p">(</span><span class="n">pd</span><span class="p">,</span> <span class="n">STS2</span><span class="p">,</span> <span class="n">sts2</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">ret0</span> <span class="o">|</span> <span class="n">ret2</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#ifdef	CONFIG_PM</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">pch_dma_save_regs</span><span class="p">(</span><span class="k">struct</span> <span class="n">pch_dma</span> <span class="o">*</span><span class="n">pd</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pch_dma_chan</span> <span class="o">*</span><span class="n">pd_chan</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span> <span class="o">*</span><span class="n">_c</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">pd</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">.</span><span class="n">dma_ctl0</span> <span class="o">=</span> <span class="n">dma_readl</span><span class="p">(</span><span class="n">pd</span><span class="p">,</span> <span class="n">CTL0</span><span class="p">);</span>
	<span class="n">pd</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">.</span><span class="n">dma_ctl1</span> <span class="o">=</span> <span class="n">dma_readl</span><span class="p">(</span><span class="n">pd</span><span class="p">,</span> <span class="n">CTL1</span><span class="p">);</span>
	<span class="n">pd</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">.</span><span class="n">dma_ctl2</span> <span class="o">=</span> <span class="n">dma_readl</span><span class="p">(</span><span class="n">pd</span><span class="p">,</span> <span class="n">CTL2</span><span class="p">);</span>
	<span class="n">pd</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">.</span><span class="n">dma_ctl3</span> <span class="o">=</span> <span class="n">dma_readl</span><span class="p">(</span><span class="n">pd</span><span class="p">,</span> <span class="n">CTL3</span><span class="p">);</span>

	<span class="n">list_for_each_entry_safe</span><span class="p">(</span><span class="n">chan</span><span class="p">,</span> <span class="n">_c</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pd</span><span class="o">-&gt;</span><span class="n">dma</span><span class="p">.</span><span class="n">channels</span><span class="p">,</span> <span class="n">device_node</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pd_chan</span> <span class="o">=</span> <span class="n">to_pd_chan</span><span class="p">(</span><span class="n">chan</span><span class="p">);</span>

		<span class="n">pd</span><span class="o">-&gt;</span><span class="n">ch_regs</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">dev_addr</span> <span class="o">=</span> <span class="n">channel_readl</span><span class="p">(</span><span class="n">pd_chan</span><span class="p">,</span> <span class="n">DEV_ADDR</span><span class="p">);</span>
		<span class="n">pd</span><span class="o">-&gt;</span><span class="n">ch_regs</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">mem_addr</span> <span class="o">=</span> <span class="n">channel_readl</span><span class="p">(</span><span class="n">pd_chan</span><span class="p">,</span> <span class="n">MEM_ADDR</span><span class="p">);</span>
		<span class="n">pd</span><span class="o">-&gt;</span><span class="n">ch_regs</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">size</span> <span class="o">=</span> <span class="n">channel_readl</span><span class="p">(</span><span class="n">pd_chan</span><span class="p">,</span> <span class="n">SIZE</span><span class="p">);</span>
		<span class="n">pd</span><span class="o">-&gt;</span><span class="n">ch_regs</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">next</span> <span class="o">=</span> <span class="n">channel_readl</span><span class="p">(</span><span class="n">pd_chan</span><span class="p">,</span> <span class="n">NEXT</span><span class="p">);</span>

		<span class="n">i</span><span class="o">++</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pch_dma_restore_regs</span><span class="p">(</span><span class="k">struct</span> <span class="n">pch_dma</span> <span class="o">*</span><span class="n">pd</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pch_dma_chan</span> <span class="o">*</span><span class="n">pd_chan</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span> <span class="o">*</span><span class="n">_c</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">dma_writel</span><span class="p">(</span><span class="n">pd</span><span class="p">,</span> <span class="n">CTL0</span><span class="p">,</span> <span class="n">pd</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">.</span><span class="n">dma_ctl0</span><span class="p">);</span>
	<span class="n">dma_writel</span><span class="p">(</span><span class="n">pd</span><span class="p">,</span> <span class="n">CTL1</span><span class="p">,</span> <span class="n">pd</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">.</span><span class="n">dma_ctl1</span><span class="p">);</span>
	<span class="n">dma_writel</span><span class="p">(</span><span class="n">pd</span><span class="p">,</span> <span class="n">CTL2</span><span class="p">,</span> <span class="n">pd</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">.</span><span class="n">dma_ctl2</span><span class="p">);</span>
	<span class="n">dma_writel</span><span class="p">(</span><span class="n">pd</span><span class="p">,</span> <span class="n">CTL3</span><span class="p">,</span> <span class="n">pd</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">.</span><span class="n">dma_ctl3</span><span class="p">);</span>

	<span class="n">list_for_each_entry_safe</span><span class="p">(</span><span class="n">chan</span><span class="p">,</span> <span class="n">_c</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pd</span><span class="o">-&gt;</span><span class="n">dma</span><span class="p">.</span><span class="n">channels</span><span class="p">,</span> <span class="n">device_node</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pd_chan</span> <span class="o">=</span> <span class="n">to_pd_chan</span><span class="p">(</span><span class="n">chan</span><span class="p">);</span>

		<span class="n">channel_writel</span><span class="p">(</span><span class="n">pd_chan</span><span class="p">,</span> <span class="n">DEV_ADDR</span><span class="p">,</span> <span class="n">pd</span><span class="o">-&gt;</span><span class="n">ch_regs</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">dev_addr</span><span class="p">);</span>
		<span class="n">channel_writel</span><span class="p">(</span><span class="n">pd_chan</span><span class="p">,</span> <span class="n">MEM_ADDR</span><span class="p">,</span> <span class="n">pd</span><span class="o">-&gt;</span><span class="n">ch_regs</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">mem_addr</span><span class="p">);</span>
		<span class="n">channel_writel</span><span class="p">(</span><span class="n">pd_chan</span><span class="p">,</span> <span class="n">SIZE</span><span class="p">,</span> <span class="n">pd</span><span class="o">-&gt;</span><span class="n">ch_regs</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">size</span><span class="p">);</span>
		<span class="n">channel_writel</span><span class="p">(</span><span class="n">pd_chan</span><span class="p">,</span> <span class="n">NEXT</span><span class="p">,</span> <span class="n">pd</span><span class="o">-&gt;</span><span class="n">ch_regs</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">next</span><span class="p">);</span>

		<span class="n">i</span><span class="o">++</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">pch_dma_suspend</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">,</span> <span class="n">pm_message_t</span> <span class="n">state</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pch_dma</span> <span class="o">*</span><span class="n">pd</span> <span class="o">=</span> <span class="n">pci_get_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pd</span><span class="p">)</span>
		<span class="n">pch_dma_save_regs</span><span class="p">(</span><span class="n">pd</span><span class="p">);</span>

	<span class="n">pci_save_state</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="n">pci_disable_device</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="n">pci_set_power_state</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">pci_choose_state</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">state</span><span class="p">));</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">pch_dma_resume</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pch_dma</span> <span class="o">*</span><span class="n">pd</span> <span class="o">=</span> <span class="n">pci_get_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">err</span><span class="p">;</span>

	<span class="n">pci_set_power_state</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">PCI_D0</span><span class="p">);</span>
	<span class="n">pci_restore_state</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>

	<span class="n">err</span> <span class="o">=</span> <span class="n">pci_enable_device</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;failed to enable device</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">err</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pd</span><span class="p">)</span>
		<span class="n">pch_dma_restore_regs</span><span class="p">(</span><span class="n">pd</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__devinit</span> <span class="nf">pch_dma_probe</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">,</span>
				   <span class="k">const</span> <span class="k">struct</span> <span class="n">pci_device_id</span> <span class="o">*</span><span class="n">id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pch_dma</span> <span class="o">*</span><span class="n">pd</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pch_dma_regs</span> <span class="o">*</span><span class="n">regs</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">nr_channels</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">err</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">nr_channels</span> <span class="o">=</span> <span class="n">id</span><span class="o">-&gt;</span><span class="n">driver_data</span><span class="p">;</span>
	<span class="n">pd</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">pd</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pd</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

	<span class="n">pci_set_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">pd</span><span class="p">);</span>

	<span class="n">err</span> <span class="o">=</span> <span class="n">pci_enable_device</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Cannot enable PCI device</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">err_free_mem</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">pci_resource_flags</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">IORESOURCE_MEM</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Cannot find proper base address</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">err_disable_pdev</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">err</span> <span class="o">=</span> <span class="n">pci_request_regions</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">DRV_NAME</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Cannot obtain PCI resources</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">err_disable_pdev</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">err</span> <span class="o">=</span> <span class="n">pci_set_dma_mask</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">DMA_BIT_MASK</span><span class="p">(</span><span class="mi">32</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Cannot set proper DMA config</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">err_free_res</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">regs</span> <span class="o">=</span> <span class="n">pd</span><span class="o">-&gt;</span><span class="n">membase</span> <span class="o">=</span> <span class="n">pci_iomap</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pd</span><span class="o">-&gt;</span><span class="n">membase</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Cannot map MMIO registers</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">err</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">err_free_res</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">pci_set_master</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>

	<span class="n">err</span> <span class="o">=</span> <span class="n">request_irq</span><span class="p">(</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">pd_irq</span><span class="p">,</span> <span class="n">IRQF_SHARED</span><span class="p">,</span> <span class="n">DRV_NAME</span><span class="p">,</span> <span class="n">pd</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Failed to request IRQ</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">err_iounmap</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">pd</span><span class="o">-&gt;</span><span class="n">pool</span> <span class="o">=</span> <span class="n">pci_pool_create</span><span class="p">(</span><span class="s">&quot;pch_dma_desc_pool&quot;</span><span class="p">,</span> <span class="n">pdev</span><span class="p">,</span>
				   <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">pch_dma_desc</span><span class="p">),</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pd</span><span class="o">-&gt;</span><span class="n">pool</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Failed to alloc DMA descriptors</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">err</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">err_free_irq</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">pd</span><span class="o">-&gt;</span><span class="n">dma</span><span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>

	<span class="n">INIT_LIST_HEAD</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pd</span><span class="o">-&gt;</span><span class="n">dma</span><span class="p">.</span><span class="n">channels</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">nr_channels</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">pch_dma_chan</span> <span class="o">*</span><span class="n">pd_chan</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pd</span><span class="o">-&gt;</span><span class="n">channels</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>

		<span class="n">pd_chan</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">.</span><span class="n">device</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pd</span><span class="o">-&gt;</span><span class="n">dma</span><span class="p">;</span>
		<span class="n">dma_cookie_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pd_chan</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">);</span>

		<span class="n">pd_chan</span><span class="o">-&gt;</span><span class="n">membase</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">desc</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>

		<span class="n">spin_lock_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pd_chan</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>

		<span class="n">INIT_LIST_HEAD</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pd_chan</span><span class="o">-&gt;</span><span class="n">active_list</span><span class="p">);</span>
		<span class="n">INIT_LIST_HEAD</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pd_chan</span><span class="o">-&gt;</span><span class="n">queue</span><span class="p">);</span>
		<span class="n">INIT_LIST_HEAD</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pd_chan</span><span class="o">-&gt;</span><span class="n">free_list</span><span class="p">);</span>

		<span class="n">tasklet_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pd_chan</span><span class="o">-&gt;</span><span class="n">tasklet</span><span class="p">,</span> <span class="n">pdc_tasklet</span><span class="p">,</span>
			     <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">pd_chan</span><span class="p">);</span>
		<span class="n">list_add_tail</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pd_chan</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">.</span><span class="n">device_node</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pd</span><span class="o">-&gt;</span><span class="n">dma</span><span class="p">.</span><span class="n">channels</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">dma_cap_zero</span><span class="p">(</span><span class="n">pd</span><span class="o">-&gt;</span><span class="n">dma</span><span class="p">.</span><span class="n">cap_mask</span><span class="p">);</span>
	<span class="n">dma_cap_set</span><span class="p">(</span><span class="n">DMA_PRIVATE</span><span class="p">,</span> <span class="n">pd</span><span class="o">-&gt;</span><span class="n">dma</span><span class="p">.</span><span class="n">cap_mask</span><span class="p">);</span>
	<span class="n">dma_cap_set</span><span class="p">(</span><span class="n">DMA_SLAVE</span><span class="p">,</span> <span class="n">pd</span><span class="o">-&gt;</span><span class="n">dma</span><span class="p">.</span><span class="n">cap_mask</span><span class="p">);</span>

	<span class="n">pd</span><span class="o">-&gt;</span><span class="n">dma</span><span class="p">.</span><span class="n">device_alloc_chan_resources</span> <span class="o">=</span> <span class="n">pd_alloc_chan_resources</span><span class="p">;</span>
	<span class="n">pd</span><span class="o">-&gt;</span><span class="n">dma</span><span class="p">.</span><span class="n">device_free_chan_resources</span> <span class="o">=</span> <span class="n">pd_free_chan_resources</span><span class="p">;</span>
	<span class="n">pd</span><span class="o">-&gt;</span><span class="n">dma</span><span class="p">.</span><span class="n">device_tx_status</span> <span class="o">=</span> <span class="n">pd_tx_status</span><span class="p">;</span>
	<span class="n">pd</span><span class="o">-&gt;</span><span class="n">dma</span><span class="p">.</span><span class="n">device_issue_pending</span> <span class="o">=</span> <span class="n">pd_issue_pending</span><span class="p">;</span>
	<span class="n">pd</span><span class="o">-&gt;</span><span class="n">dma</span><span class="p">.</span><span class="n">device_prep_slave_sg</span> <span class="o">=</span> <span class="n">pd_prep_slave_sg</span><span class="p">;</span>
	<span class="n">pd</span><span class="o">-&gt;</span><span class="n">dma</span><span class="p">.</span><span class="n">device_control</span> <span class="o">=</span> <span class="n">pd_device_control</span><span class="p">;</span>

	<span class="n">err</span> <span class="o">=</span> <span class="n">dma_async_device_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pd</span><span class="o">-&gt;</span><span class="n">dma</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Failed to register DMA device</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">err_free_pool</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

<span class="nl">err_free_pool:</span>
	<span class="n">pci_pool_destroy</span><span class="p">(</span><span class="n">pd</span><span class="o">-&gt;</span><span class="n">pool</span><span class="p">);</span>
<span class="nl">err_free_irq:</span>
	<span class="n">free_irq</span><span class="p">(</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">pd</span><span class="p">);</span>
<span class="nl">err_iounmap:</span>
	<span class="n">pci_iounmap</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">pd</span><span class="o">-&gt;</span><span class="n">membase</span><span class="p">);</span>
<span class="nl">err_free_res:</span>
	<span class="n">pci_release_regions</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
<span class="nl">err_disable_pdev:</span>
	<span class="n">pci_disable_device</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
<span class="nl">err_free_mem:</span>
	<span class="k">return</span> <span class="n">err</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__devexit</span> <span class="nf">pch_dma_remove</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pch_dma</span> <span class="o">*</span><span class="n">pd</span> <span class="o">=</span> <span class="n">pci_get_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">pch_dma_chan</span> <span class="o">*</span><span class="n">pd_chan</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span> <span class="o">*</span><span class="n">_c</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pd</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dma_async_device_unregister</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pd</span><span class="o">-&gt;</span><span class="n">dma</span><span class="p">);</span>

		<span class="n">list_for_each_entry_safe</span><span class="p">(</span><span class="n">chan</span><span class="p">,</span> <span class="n">_c</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pd</span><span class="o">-&gt;</span><span class="n">dma</span><span class="p">.</span><span class="n">channels</span><span class="p">,</span>
					 <span class="n">device_node</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">pd_chan</span> <span class="o">=</span> <span class="n">to_pd_chan</span><span class="p">(</span><span class="n">chan</span><span class="p">);</span>

			<span class="n">tasklet_disable</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pd_chan</span><span class="o">-&gt;</span><span class="n">tasklet</span><span class="p">);</span>
			<span class="n">tasklet_kill</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pd_chan</span><span class="o">-&gt;</span><span class="n">tasklet</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="n">pci_pool_destroy</span><span class="p">(</span><span class="n">pd</span><span class="o">-&gt;</span><span class="n">pool</span><span class="p">);</span>
		<span class="n">free_irq</span><span class="p">(</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">pd</span><span class="p">);</span>
		<span class="n">pci_iounmap</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">pd</span><span class="o">-&gt;</span><span class="n">membase</span><span class="p">);</span>
		<span class="n">pci_release_regions</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
		<span class="n">pci_disable_device</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
		<span class="n">kfree</span><span class="p">(</span><span class="n">pd</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/* PCI Device ID of DMA device */</span>
<span class="cp">#define PCI_VENDOR_ID_ROHM             0x10DB</span>
<span class="cp">#define PCI_DEVICE_ID_EG20T_PCH_DMA_8CH        0x8810</span>
<span class="cp">#define PCI_DEVICE_ID_EG20T_PCH_DMA_4CH        0x8815</span>
<span class="cp">#define PCI_DEVICE_ID_ML7213_DMA1_8CH	0x8026</span>
<span class="cp">#define PCI_DEVICE_ID_ML7213_DMA2_8CH	0x802B</span>
<span class="cp">#define PCI_DEVICE_ID_ML7213_DMA3_4CH	0x8034</span>
<span class="cp">#define PCI_DEVICE_ID_ML7213_DMA4_12CH	0x8032</span>
<span class="cp">#define PCI_DEVICE_ID_ML7223_DMA1_4CH	0x800B</span>
<span class="cp">#define PCI_DEVICE_ID_ML7223_DMA2_4CH	0x800E</span>
<span class="cp">#define PCI_DEVICE_ID_ML7223_DMA3_4CH	0x8017</span>
<span class="cp">#define PCI_DEVICE_ID_ML7223_DMA4_4CH	0x803B</span>
<span class="cp">#define PCI_DEVICE_ID_ML7831_DMA1_8CH	0x8810</span>
<span class="cp">#define PCI_DEVICE_ID_ML7831_DMA2_4CH	0x8815</span>

<span class="n">DEFINE_PCI_DEVICE_TABLE</span><span class="p">(</span><span class="n">pch_dma_id_table</span><span class="p">)</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">INTEL</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_EG20T_PCH_DMA_8CH</span><span class="p">),</span> <span class="mi">8</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">INTEL</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_EG20T_PCH_DMA_4CH</span><span class="p">),</span> <span class="mi">4</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">ROHM</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_ML7213_DMA1_8CH</span><span class="p">),</span> <span class="mi">8</span><span class="p">},</span> <span class="cm">/* UART Video */</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">ROHM</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_ML7213_DMA2_8CH</span><span class="p">),</span> <span class="mi">8</span><span class="p">},</span> <span class="cm">/* PCMIF SPI */</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">ROHM</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_ML7213_DMA3_4CH</span><span class="p">),</span> <span class="mi">4</span><span class="p">},</span> <span class="cm">/* FPGA */</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">ROHM</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_ML7213_DMA4_12CH</span><span class="p">),</span> <span class="mi">12</span><span class="p">},</span> <span class="cm">/* I2S */</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">ROHM</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_ML7223_DMA1_4CH</span><span class="p">),</span> <span class="mi">4</span><span class="p">},</span> <span class="cm">/* UART */</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">ROHM</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_ML7223_DMA2_4CH</span><span class="p">),</span> <span class="mi">4</span><span class="p">},</span> <span class="cm">/* Video SPI */</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">ROHM</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_ML7223_DMA3_4CH</span><span class="p">),</span> <span class="mi">4</span><span class="p">},</span> <span class="cm">/* Security */</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">ROHM</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_ML7223_DMA4_4CH</span><span class="p">),</span> <span class="mi">4</span><span class="p">},</span> <span class="cm">/* FPGA */</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">ROHM</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_ML7831_DMA1_8CH</span><span class="p">),</span> <span class="mi">8</span><span class="p">},</span> <span class="cm">/* UART */</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">ROHM</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_ML7831_DMA2_4CH</span><span class="p">),</span> <span class="mi">4</span><span class="p">},</span> <span class="cm">/* SPI */</span>
	<span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pci_driver</span> <span class="n">pch_dma_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="n">DRV_NAME</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id_table</span>	<span class="o">=</span> <span class="n">pch_dma_id_table</span><span class="p">,</span>
	<span class="p">.</span><span class="n">probe</span>		<span class="o">=</span> <span class="n">pch_dma_probe</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove</span>		<span class="o">=</span> <span class="n">__devexit_p</span><span class="p">(</span><span class="n">pch_dma_remove</span><span class="p">),</span>
<span class="cp">#ifdef CONFIG_PM</span>
	<span class="p">.</span><span class="n">suspend</span>	<span class="o">=</span> <span class="n">pch_dma_suspend</span><span class="p">,</span>
	<span class="p">.</span><span class="n">resume</span>		<span class="o">=</span> <span class="n">pch_dma_resume</span><span class="p">,</span>
<span class="cp">#endif</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">pch_dma_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">pci_register_driver</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pch_dma_driver</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__exit</span> <span class="nf">pch_dma_exit</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">pci_unregister_driver</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pch_dma_driver</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">module_init</span><span class="p">(</span><span class="n">pch_dma_init</span><span class="p">);</span>
<span class="n">module_exit</span><span class="p">(</span><span class="n">pch_dma_exit</span><span class="p">);</span>

<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;Intel EG20T PCH / LAPIS Semicon ML7213/ML7223/ML7831 IOH &quot;</span>
		   <span class="s">&quot;DMA controller driver&quot;</span><span class="p">);</span>
<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;Yong Wang &lt;yong.y.wang@intel.com&gt;&quot;</span><span class="p">);</span>
<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL v2&quot;</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
