--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml decimal_counter.twx decimal_counter.ncd -o
decimal_counter.twr decimal_counter.pcf -ucf decimal_counter.ucf

Design file:              decimal_counter.ncd
Physical constraint file: decimal_counter.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clock = PERIOD TIMEGRP "clock" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1613 paths analyzed, 246 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.300ns.
--------------------------------------------------------------------------------

Paths for end point i_cnt_31 (SLICE_X2Y89.C1), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.700ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_cnt_1 (FF)
  Destination:          i_cnt_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.250ns (Levels of Logic = 9)
  Clock Path Skew:      -0.015ns (0.110 - 0.125)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_cnt_1 to i_cnt_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y79.BMUX     Tshcko                0.466   i_cnt<5>
                                                       i_cnt_1
    SLICE_X2Y80.B1       net (fanout=6)        0.653   i_cnt<1>
    SLICE_X2Y80.COUT     Topcyb                0.499   i_cnt<0>
                                                       i_cnt<1>_rt
                                                       Madd_n0047_cy<3>
    SLICE_X2Y81.CIN      net (fanout=1)        0.000   Madd_n0047_cy<3>
    SLICE_X2Y81.COUT     Tbyp                  0.092   Madd_n0047_cy<7>
                                                       Madd_n0047_cy<7>
    SLICE_X2Y82.CIN      net (fanout=1)        0.000   Madd_n0047_cy<7>
    SLICE_X2Y82.COUT     Tbyp                  0.092   Madd_n0047_cy<11>
                                                       Madd_n0047_cy<11>
    SLICE_X2Y83.CIN      net (fanout=1)        0.000   Madd_n0047_cy<11>
    SLICE_X2Y83.COUT     Tbyp                  0.092   Madd_n0047_cy<15>
                                                       Madd_n0047_cy<15>
    SLICE_X2Y84.CIN      net (fanout=1)        0.000   Madd_n0047_cy<15>
    SLICE_X2Y84.COUT     Tbyp                  0.092   Madd_n0047_cy<19>
                                                       Madd_n0047_cy<19>
    SLICE_X2Y85.CIN      net (fanout=1)        0.000   Madd_n0047_cy<19>
    SLICE_X2Y85.COUT     Tbyp                  0.092   Madd_n0047_cy<23>
                                                       Madd_n0047_cy<23>
    SLICE_X2Y86.CIN      net (fanout=1)        0.000   Madd_n0047_cy<23>
    SLICE_X2Y86.COUT     Tbyp                  0.092   Madd_n0047_cy<27>
                                                       Madd_n0047_cy<27>
    SLICE_X2Y87.CIN      net (fanout=1)        0.000   Madd_n0047_cy<27>
    SLICE_X2Y87.DMUX     Tcind                 0.362   n0047<31>
                                                       Madd_n0047_xor<31>
    SLICE_X2Y89.C1       net (fanout=1)        0.691   n0047<31>
    SLICE_X2Y89.CLK      Tas                   0.027   i_cnt<31>
                                                       Mmux_i_cnt[31]_i_cnt[31]_mux_24_OUT37
                                                       i_cnt_31
    -------------------------------------------------  ---------------------------
    Total                                      3.250ns (1.906ns logic, 1.344ns route)
                                                       (58.6% logic, 41.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.774ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_cnt_5 (FF)
  Destination:          i_cnt_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.176ns (Levels of Logic = 8)
  Clock Path Skew:      -0.015ns (0.110 - 0.125)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_cnt_5 to i_cnt_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y79.DQ       Tcko                  0.393   i_cnt<5>
                                                       i_cnt_5
    SLICE_X2Y81.B2       net (fanout=8)        0.744   i_cnt<5>
    SLICE_X2Y81.COUT     Topcyb                0.499   Madd_n0047_cy<7>
                                                       i_cnt<5>_rt
                                                       Madd_n0047_cy<7>
    SLICE_X2Y82.CIN      net (fanout=1)        0.000   Madd_n0047_cy<7>
    SLICE_X2Y82.COUT     Tbyp                  0.092   Madd_n0047_cy<11>
                                                       Madd_n0047_cy<11>
    SLICE_X2Y83.CIN      net (fanout=1)        0.000   Madd_n0047_cy<11>
    SLICE_X2Y83.COUT     Tbyp                  0.092   Madd_n0047_cy<15>
                                                       Madd_n0047_cy<15>
    SLICE_X2Y84.CIN      net (fanout=1)        0.000   Madd_n0047_cy<15>
    SLICE_X2Y84.COUT     Tbyp                  0.092   Madd_n0047_cy<19>
                                                       Madd_n0047_cy<19>
    SLICE_X2Y85.CIN      net (fanout=1)        0.000   Madd_n0047_cy<19>
    SLICE_X2Y85.COUT     Tbyp                  0.092   Madd_n0047_cy<23>
                                                       Madd_n0047_cy<23>
    SLICE_X2Y86.CIN      net (fanout=1)        0.000   Madd_n0047_cy<23>
    SLICE_X2Y86.COUT     Tbyp                  0.092   Madd_n0047_cy<27>
                                                       Madd_n0047_cy<27>
    SLICE_X2Y87.CIN      net (fanout=1)        0.000   Madd_n0047_cy<27>
    SLICE_X2Y87.DMUX     Tcind                 0.362   n0047<31>
                                                       Madd_n0047_xor<31>
    SLICE_X2Y89.C1       net (fanout=1)        0.691   n0047<31>
    SLICE_X2Y89.CLK      Tas                   0.027   i_cnt<31>
                                                       Mmux_i_cnt[31]_i_cnt[31]_mux_24_OUT37
                                                       i_cnt_31
    -------------------------------------------------  ---------------------------
    Total                                      3.176ns (1.741ns logic, 1.435ns route)
                                                       (54.8% logic, 45.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.891ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_cnt_2 (FF)
  Destination:          i_cnt_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.059ns (Levels of Logic = 9)
  Clock Path Skew:      -0.015ns (0.110 - 0.125)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_cnt_2 to i_cnt_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y79.AQ       Tcko                  0.393   i_cnt<5>
                                                       i_cnt_2
    SLICE_X2Y80.C1       net (fanout=6)        0.651   i_cnt<2>
    SLICE_X2Y80.COUT     Topcyc                0.383   i_cnt<0>
                                                       i_cnt<2>_rt
                                                       Madd_n0047_cy<3>
    SLICE_X2Y81.CIN      net (fanout=1)        0.000   Madd_n0047_cy<3>
    SLICE_X2Y81.COUT     Tbyp                  0.092   Madd_n0047_cy<7>
                                                       Madd_n0047_cy<7>
    SLICE_X2Y82.CIN      net (fanout=1)        0.000   Madd_n0047_cy<7>
    SLICE_X2Y82.COUT     Tbyp                  0.092   Madd_n0047_cy<11>
                                                       Madd_n0047_cy<11>
    SLICE_X2Y83.CIN      net (fanout=1)        0.000   Madd_n0047_cy<11>
    SLICE_X2Y83.COUT     Tbyp                  0.092   Madd_n0047_cy<15>
                                                       Madd_n0047_cy<15>
    SLICE_X2Y84.CIN      net (fanout=1)        0.000   Madd_n0047_cy<15>
    SLICE_X2Y84.COUT     Tbyp                  0.092   Madd_n0047_cy<19>
                                                       Madd_n0047_cy<19>
    SLICE_X2Y85.CIN      net (fanout=1)        0.000   Madd_n0047_cy<19>
    SLICE_X2Y85.COUT     Tbyp                  0.092   Madd_n0047_cy<23>
                                                       Madd_n0047_cy<23>
    SLICE_X2Y86.CIN      net (fanout=1)        0.000   Madd_n0047_cy<23>
    SLICE_X2Y86.COUT     Tbyp                  0.092   Madd_n0047_cy<27>
                                                       Madd_n0047_cy<27>
    SLICE_X2Y87.CIN      net (fanout=1)        0.000   Madd_n0047_cy<27>
    SLICE_X2Y87.DMUX     Tcind                 0.362   n0047<31>
                                                       Madd_n0047_xor<31>
    SLICE_X2Y89.C1       net (fanout=1)        0.691   n0047<31>
    SLICE_X2Y89.CLK      Tas                   0.027   i_cnt<31>
                                                       Mmux_i_cnt[31]_i_cnt[31]_mux_24_OUT37
                                                       i_cnt_31
    -------------------------------------------------  ---------------------------
    Total                                      3.059ns (1.717ns logic, 1.342ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------

Paths for end point i_cnt_25 (SLICE_X2Y88.D2), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.895ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_cnt_1 (FF)
  Destination:          i_cnt_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.054ns (Levels of Logic = 8)
  Clock Path Skew:      -0.016ns (0.109 - 0.125)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_cnt_1 to i_cnt_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y79.BMUX     Tshcko                0.466   i_cnt<5>
                                                       i_cnt_1
    SLICE_X2Y80.B1       net (fanout=6)        0.653   i_cnt<1>
    SLICE_X2Y80.COUT     Topcyb                0.499   i_cnt<0>
                                                       i_cnt<1>_rt
                                                       Madd_n0047_cy<3>
    SLICE_X2Y81.CIN      net (fanout=1)        0.000   Madd_n0047_cy<3>
    SLICE_X2Y81.COUT     Tbyp                  0.092   Madd_n0047_cy<7>
                                                       Madd_n0047_cy<7>
    SLICE_X2Y82.CIN      net (fanout=1)        0.000   Madd_n0047_cy<7>
    SLICE_X2Y82.COUT     Tbyp                  0.092   Madd_n0047_cy<11>
                                                       Madd_n0047_cy<11>
    SLICE_X2Y83.CIN      net (fanout=1)        0.000   Madd_n0047_cy<11>
    SLICE_X2Y83.COUT     Tbyp                  0.092   Madd_n0047_cy<15>
                                                       Madd_n0047_cy<15>
    SLICE_X2Y84.CIN      net (fanout=1)        0.000   Madd_n0047_cy<15>
    SLICE_X2Y84.COUT     Tbyp                  0.092   Madd_n0047_cy<19>
                                                       Madd_n0047_cy<19>
    SLICE_X2Y85.CIN      net (fanout=1)        0.000   Madd_n0047_cy<19>
    SLICE_X2Y85.COUT     Tbyp                  0.092   Madd_n0047_cy<23>
                                                       Madd_n0047_cy<23>
    SLICE_X2Y86.CIN      net (fanout=1)        0.000   Madd_n0047_cy<23>
    SLICE_X2Y86.BMUX     Tcinb                 0.342   Madd_n0047_cy<27>
                                                       Madd_n0047_cy<27>
    SLICE_X2Y88.D2       net (fanout=1)        0.607   n0047<25>
    SLICE_X2Y88.CLK      Tas                   0.027   i_cnt<25>
                                                       Mmux_i_cnt[31]_i_cnt[31]_mux_24_OUT242
                                                       i_cnt_25
    -------------------------------------------------  ---------------------------
    Total                                      3.054ns (1.794ns logic, 1.260ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.969ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_cnt_5 (FF)
  Destination:          i_cnt_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.980ns (Levels of Logic = 7)
  Clock Path Skew:      -0.016ns (0.109 - 0.125)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_cnt_5 to i_cnt_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y79.DQ       Tcko                  0.393   i_cnt<5>
                                                       i_cnt_5
    SLICE_X2Y81.B2       net (fanout=8)        0.744   i_cnt<5>
    SLICE_X2Y81.COUT     Topcyb                0.499   Madd_n0047_cy<7>
                                                       i_cnt<5>_rt
                                                       Madd_n0047_cy<7>
    SLICE_X2Y82.CIN      net (fanout=1)        0.000   Madd_n0047_cy<7>
    SLICE_X2Y82.COUT     Tbyp                  0.092   Madd_n0047_cy<11>
                                                       Madd_n0047_cy<11>
    SLICE_X2Y83.CIN      net (fanout=1)        0.000   Madd_n0047_cy<11>
    SLICE_X2Y83.COUT     Tbyp                  0.092   Madd_n0047_cy<15>
                                                       Madd_n0047_cy<15>
    SLICE_X2Y84.CIN      net (fanout=1)        0.000   Madd_n0047_cy<15>
    SLICE_X2Y84.COUT     Tbyp                  0.092   Madd_n0047_cy<19>
                                                       Madd_n0047_cy<19>
    SLICE_X2Y85.CIN      net (fanout=1)        0.000   Madd_n0047_cy<19>
    SLICE_X2Y85.COUT     Tbyp                  0.092   Madd_n0047_cy<23>
                                                       Madd_n0047_cy<23>
    SLICE_X2Y86.CIN      net (fanout=1)        0.000   Madd_n0047_cy<23>
    SLICE_X2Y86.BMUX     Tcinb                 0.342   Madd_n0047_cy<27>
                                                       Madd_n0047_cy<27>
    SLICE_X2Y88.D2       net (fanout=1)        0.607   n0047<25>
    SLICE_X2Y88.CLK      Tas                   0.027   i_cnt<25>
                                                       Mmux_i_cnt[31]_i_cnt[31]_mux_24_OUT242
                                                       i_cnt_25
    -------------------------------------------------  ---------------------------
    Total                                      2.980ns (1.629ns logic, 1.351ns route)
                                                       (54.7% logic, 45.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_cnt_2 (FF)
  Destination:          i_cnt_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.863ns (Levels of Logic = 8)
  Clock Path Skew:      -0.016ns (0.109 - 0.125)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_cnt_2 to i_cnt_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y79.AQ       Tcko                  0.393   i_cnt<5>
                                                       i_cnt_2
    SLICE_X2Y80.C1       net (fanout=6)        0.651   i_cnt<2>
    SLICE_X2Y80.COUT     Topcyc                0.383   i_cnt<0>
                                                       i_cnt<2>_rt
                                                       Madd_n0047_cy<3>
    SLICE_X2Y81.CIN      net (fanout=1)        0.000   Madd_n0047_cy<3>
    SLICE_X2Y81.COUT     Tbyp                  0.092   Madd_n0047_cy<7>
                                                       Madd_n0047_cy<7>
    SLICE_X2Y82.CIN      net (fanout=1)        0.000   Madd_n0047_cy<7>
    SLICE_X2Y82.COUT     Tbyp                  0.092   Madd_n0047_cy<11>
                                                       Madd_n0047_cy<11>
    SLICE_X2Y83.CIN      net (fanout=1)        0.000   Madd_n0047_cy<11>
    SLICE_X2Y83.COUT     Tbyp                  0.092   Madd_n0047_cy<15>
                                                       Madd_n0047_cy<15>
    SLICE_X2Y84.CIN      net (fanout=1)        0.000   Madd_n0047_cy<15>
    SLICE_X2Y84.COUT     Tbyp                  0.092   Madd_n0047_cy<19>
                                                       Madd_n0047_cy<19>
    SLICE_X2Y85.CIN      net (fanout=1)        0.000   Madd_n0047_cy<19>
    SLICE_X2Y85.COUT     Tbyp                  0.092   Madd_n0047_cy<23>
                                                       Madd_n0047_cy<23>
    SLICE_X2Y86.CIN      net (fanout=1)        0.000   Madd_n0047_cy<23>
    SLICE_X2Y86.BMUX     Tcinb                 0.342   Madd_n0047_cy<27>
                                                       Madd_n0047_cy<27>
    SLICE_X2Y88.D2       net (fanout=1)        0.607   n0047<25>
    SLICE_X2Y88.CLK      Tas                   0.027   i_cnt<25>
                                                       Mmux_i_cnt[31]_i_cnt[31]_mux_24_OUT242
                                                       i_cnt_25
    -------------------------------------------------  ---------------------------
    Total                                      2.863ns (1.605ns logic, 1.258ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------

Paths for end point i_cnt_28 (SLICE_X3Y87.C2), 29 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.957ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_cnt_1 (FF)
  Destination:          i_cnt_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.992ns (Levels of Logic = 9)
  Clock Path Skew:      -0.016ns (0.109 - 0.125)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_cnt_1 to i_cnt_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y79.BMUX     Tshcko                0.466   i_cnt<5>
                                                       i_cnt_1
    SLICE_X2Y80.B1       net (fanout=6)        0.653   i_cnt<1>
    SLICE_X2Y80.COUT     Topcyb                0.499   i_cnt<0>
                                                       i_cnt<1>_rt
                                                       Madd_n0047_cy<3>
    SLICE_X2Y81.CIN      net (fanout=1)        0.000   Madd_n0047_cy<3>
    SLICE_X2Y81.COUT     Tbyp                  0.092   Madd_n0047_cy<7>
                                                       Madd_n0047_cy<7>
    SLICE_X2Y82.CIN      net (fanout=1)        0.000   Madd_n0047_cy<7>
    SLICE_X2Y82.COUT     Tbyp                  0.092   Madd_n0047_cy<11>
                                                       Madd_n0047_cy<11>
    SLICE_X2Y83.CIN      net (fanout=1)        0.000   Madd_n0047_cy<11>
    SLICE_X2Y83.COUT     Tbyp                  0.092   Madd_n0047_cy<15>
                                                       Madd_n0047_cy<15>
    SLICE_X2Y84.CIN      net (fanout=1)        0.000   Madd_n0047_cy<15>
    SLICE_X2Y84.COUT     Tbyp                  0.092   Madd_n0047_cy<19>
                                                       Madd_n0047_cy<19>
    SLICE_X2Y85.CIN      net (fanout=1)        0.000   Madd_n0047_cy<19>
    SLICE_X2Y85.COUT     Tbyp                  0.092   Madd_n0047_cy<23>
                                                       Madd_n0047_cy<23>
    SLICE_X2Y86.CIN      net (fanout=1)        0.000   Madd_n0047_cy<23>
    SLICE_X2Y86.COUT     Tbyp                  0.092   Madd_n0047_cy<27>
                                                       Madd_n0047_cy<27>
    SLICE_X2Y87.CIN      net (fanout=1)        0.000   Madd_n0047_cy<27>
    SLICE_X2Y87.AMUX     Tcina                 0.269   n0047<31>
                                                       Madd_n0047_xor<31>
    SLICE_X3Y87.C2       net (fanout=1)        0.488   n0047<28>
    SLICE_X3Y87.CLK      Tas                   0.065   i_cnt<29>
                                                       Mmux_i_cnt[31]_i_cnt[31]_mux_24_OUT301
                                                       i_cnt_28
    -------------------------------------------------  ---------------------------
    Total                                      2.992ns (1.851ns logic, 1.141ns route)
                                                       (61.9% logic, 38.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_cnt_5 (FF)
  Destination:          i_cnt_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.918ns (Levels of Logic = 8)
  Clock Path Skew:      -0.016ns (0.109 - 0.125)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_cnt_5 to i_cnt_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y79.DQ       Tcko                  0.393   i_cnt<5>
                                                       i_cnt_5
    SLICE_X2Y81.B2       net (fanout=8)        0.744   i_cnt<5>
    SLICE_X2Y81.COUT     Topcyb                0.499   Madd_n0047_cy<7>
                                                       i_cnt<5>_rt
                                                       Madd_n0047_cy<7>
    SLICE_X2Y82.CIN      net (fanout=1)        0.000   Madd_n0047_cy<7>
    SLICE_X2Y82.COUT     Tbyp                  0.092   Madd_n0047_cy<11>
                                                       Madd_n0047_cy<11>
    SLICE_X2Y83.CIN      net (fanout=1)        0.000   Madd_n0047_cy<11>
    SLICE_X2Y83.COUT     Tbyp                  0.092   Madd_n0047_cy<15>
                                                       Madd_n0047_cy<15>
    SLICE_X2Y84.CIN      net (fanout=1)        0.000   Madd_n0047_cy<15>
    SLICE_X2Y84.COUT     Tbyp                  0.092   Madd_n0047_cy<19>
                                                       Madd_n0047_cy<19>
    SLICE_X2Y85.CIN      net (fanout=1)        0.000   Madd_n0047_cy<19>
    SLICE_X2Y85.COUT     Tbyp                  0.092   Madd_n0047_cy<23>
                                                       Madd_n0047_cy<23>
    SLICE_X2Y86.CIN      net (fanout=1)        0.000   Madd_n0047_cy<23>
    SLICE_X2Y86.COUT     Tbyp                  0.092   Madd_n0047_cy<27>
                                                       Madd_n0047_cy<27>
    SLICE_X2Y87.CIN      net (fanout=1)        0.000   Madd_n0047_cy<27>
    SLICE_X2Y87.AMUX     Tcina                 0.269   n0047<31>
                                                       Madd_n0047_xor<31>
    SLICE_X3Y87.C2       net (fanout=1)        0.488   n0047<28>
    SLICE_X3Y87.CLK      Tas                   0.065   i_cnt<29>
                                                       Mmux_i_cnt[31]_i_cnt[31]_mux_24_OUT301
                                                       i_cnt_28
    -------------------------------------------------  ---------------------------
    Total                                      2.918ns (1.686ns logic, 1.232ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.148ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_cnt_2 (FF)
  Destination:          i_cnt_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.801ns (Levels of Logic = 9)
  Clock Path Skew:      -0.016ns (0.109 - 0.125)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_cnt_2 to i_cnt_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y79.AQ       Tcko                  0.393   i_cnt<5>
                                                       i_cnt_2
    SLICE_X2Y80.C1       net (fanout=6)        0.651   i_cnt<2>
    SLICE_X2Y80.COUT     Topcyc                0.383   i_cnt<0>
                                                       i_cnt<2>_rt
                                                       Madd_n0047_cy<3>
    SLICE_X2Y81.CIN      net (fanout=1)        0.000   Madd_n0047_cy<3>
    SLICE_X2Y81.COUT     Tbyp                  0.092   Madd_n0047_cy<7>
                                                       Madd_n0047_cy<7>
    SLICE_X2Y82.CIN      net (fanout=1)        0.000   Madd_n0047_cy<7>
    SLICE_X2Y82.COUT     Tbyp                  0.092   Madd_n0047_cy<11>
                                                       Madd_n0047_cy<11>
    SLICE_X2Y83.CIN      net (fanout=1)        0.000   Madd_n0047_cy<11>
    SLICE_X2Y83.COUT     Tbyp                  0.092   Madd_n0047_cy<15>
                                                       Madd_n0047_cy<15>
    SLICE_X2Y84.CIN      net (fanout=1)        0.000   Madd_n0047_cy<15>
    SLICE_X2Y84.COUT     Tbyp                  0.092   Madd_n0047_cy<19>
                                                       Madd_n0047_cy<19>
    SLICE_X2Y85.CIN      net (fanout=1)        0.000   Madd_n0047_cy<19>
    SLICE_X2Y85.COUT     Tbyp                  0.092   Madd_n0047_cy<23>
                                                       Madd_n0047_cy<23>
    SLICE_X2Y86.CIN      net (fanout=1)        0.000   Madd_n0047_cy<23>
    SLICE_X2Y86.COUT     Tbyp                  0.092   Madd_n0047_cy<27>
                                                       Madd_n0047_cy<27>
    SLICE_X2Y87.CIN      net (fanout=1)        0.000   Madd_n0047_cy<27>
    SLICE_X2Y87.AMUX     Tcina                 0.269   n0047<31>
                                                       Madd_n0047_xor<31>
    SLICE_X3Y87.C2       net (fanout=1)        0.488   n0047<28>
    SLICE_X3Y87.CLK      Tas                   0.065   i_cnt<29>
                                                       Mmux_i_cnt[31]_i_cnt[31]_mux_24_OUT301
                                                       i_cnt_28
    -------------------------------------------------  ---------------------------
    Total                                      2.801ns (1.662ns logic, 1.139ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clock = PERIOD TIMEGRP "clock" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point i_cnt_5 (SLICE_X2Y79.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.199ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_cnt_7 (FF)
  Destination:          i_cnt_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.212ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.076 - 0.063)
  Source Clock:         clock_BUFGP rising at 20.000ns
  Destination Clock:    clock_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: i_cnt_7 to i_cnt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.BQ       Tcko                  0.141   i_cnt<8>
                                                       i_cnt_7
    SLICE_X2Y79.D6       net (fanout=7)        0.147   i_cnt<7>
    SLICE_X2Y79.CLK      Tah         (-Th)     0.076   i_cnt<5>
                                                       Mmux_i_cnt[31]_i_cnt[31]_mux_24_OUT401
                                                       i_cnt_5
    -------------------------------------------------  ---------------------------
    Total                                      0.212ns (0.065ns logic, 0.147ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------

Paths for end point i_cnt_10 (SLICE_X3Y81.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.223ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_cnt_8 (FF)
  Destination:          i_cnt_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.238ns (Levels of Logic = 1)
  Clock Path Skew:      0.015ns (0.078 - 0.063)
  Source Clock:         clock_BUFGP rising at 20.000ns
  Destination Clock:    clock_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: i_cnt_8 to i_cnt_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.CQ       Tcko                  0.141   i_cnt<8>
                                                       i_cnt_8
    SLICE_X3Y81.B6       net (fanout=7)        0.144   i_cnt<8>
    SLICE_X3Y81.CLK      Tah         (-Th)     0.047   i_cnt<12>
                                                       Mmux_i_cnt[31]_i_cnt[31]_mux_24_OUT21
                                                       i_cnt_10
    -------------------------------------------------  ---------------------------
    Total                                      0.238ns (0.094ns logic, 0.144ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------

Paths for end point i_cnt_9 (SLICE_X3Y81.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.225ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_cnt_8 (FF)
  Destination:          i_cnt_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.240ns (Levels of Logic = 1)
  Clock Path Skew:      0.015ns (0.078 - 0.063)
  Source Clock:         clock_BUFGP rising at 20.000ns
  Destination Clock:    clock_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: i_cnt_8 to i_cnt_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.CQ       Tcko                  0.141   i_cnt<8>
                                                       i_cnt_8
    SLICE_X3Y81.A6       net (fanout=7)        0.145   i_cnt<8>
    SLICE_X3Y81.CLK      Tah         (-Th)     0.046   i_cnt<12>
                                                       Mmux_i_cnt[31]_i_cnt[31]_mux_24_OUT441
                                                       i_cnt_9
    -------------------------------------------------  ---------------------------
    Total                                      0.240ns (0.095ns logic, 0.145ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock = PERIOD TIMEGRP "clock" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.408ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.592ns (628.141MHz) (Tbcper_I(Fmax))
  Physical resource: clock_BUFGP/BUFG/I0
  Logical resource: clock_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: clock_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: prescaler_counter<7>/CLK
  Logical resource: prescaler_counter_6/CK
  Location pin: SLICE_X29Y83.CLK
  Clock network: clock_BUFGP
--------------------------------------------------------------------------------
Slack: 19.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: prescaler_counter<7>/CLK
  Logical resource: prescaler_counter_6/CK
  Location pin: SLICE_X29Y83.CLK
  Clock network: clock_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    3.300|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1613 paths, 0 nets, and 394 connections

Design statistics:
   Minimum period:   3.300ns{1}   (Maximum frequency: 303.030MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Jul 17 17:50:42 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 613 MB



