0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/mjrbr/Otter_MCU_with_CSR/Otter_MCU_with_CSR/Otter_MCU_with_CSR.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/mjrbr/Otter_MCU_with_CSR/Otter_MCU_with_CSR/Otter_MCU_with_CSR.srcs/sim_1/new/Wrapper_tb.v,1583890614,verilog,,,,Wrapper_tb,,,,,,,,
C:/Users/mjrbr/Otter_MCU_with_CSR/Otter_MCU_with_CSR/Otter_MCU_with_CSR.srcs/sources_1/imports/Master Modules/n-bit 8 to 1 MUX.v,1578460998,verilog,,C:/Users/mjrbr/Otter_MCU_with_CSR/Otter_MCU_with_CSR/Otter_MCU_with_CSR.srcs/sources_1/imports/new/n_bit_4t1_MUX.v,,mux_8t1_nb,,,,,,,,
C:/Users/mjrbr/Otter_MCU_with_CSR/Otter_MCU_with_CSR/Otter_MCU_with_CSR.srcs/sources_1/imports/new/ALU.sv,1583211602,systemVerilog,,C:/Users/mjrbr/Otter_MCU_with_CSR/Otter_MCU_with_CSR/Otter_MCU_with_CSR.srcs/sources_1/imports/new/BCD.sv,,ALU,,,,,,,,
C:/Users/mjrbr/Otter_MCU_with_CSR/Otter_MCU_with_CSR/Otter_MCU_with_CSR.srcs/sources_1/imports/new/BCD.sv,1582697977,systemVerilog,,C:/Users/mjrbr/Otter_MCU_with_CSR/Otter_MCU_with_CSR/Otter_MCU_with_CSR.srcs/sources_1/imports/new/CSR_v1_01.sv,,BCD,,,,,,,,
C:/Users/mjrbr/Otter_MCU_with_CSR/Otter_MCU_with_CSR/Otter_MCU_with_CSR.srcs/sources_1/imports/new/Branch_Adder_Gen.v,1583203505,verilog,,C:/Users/mjrbr/Otter_MCU_with_CSR/Otter_MCU_with_CSR/Otter_MCU_with_CSR.srcs/sources_1/imports/new/Branch_Cond_Gen.v,,Branch_Adder_Gen,,,,,,,,
C:/Users/mjrbr/Otter_MCU_with_CSR/Otter_MCU_with_CSR/Otter_MCU_with_CSR.srcs/sources_1/imports/new/Branch_Cond_Gen.v,1583203605,verilog,,C:/Users/mjrbr/Otter_MCU_with_CSR/Otter_MCU_with_CSR/Otter_MCU_with_CSR.srcs/sources_1/imports/new/CLK_DIV_FS.v,,Branch_Cond_Gen,,,,,,,,
C:/Users/mjrbr/Otter_MCU_with_CSR/Otter_MCU_with_CSR/Otter_MCU_with_CSR.srcs/sources_1/imports/new/CLK_DIV_FS.v,1583889626,verilog,,C:/Users/mjrbr/Otter_MCU_with_CSR/Otter_MCU_with_CSR/Otter_MCU_with_CSR.srcs/sources_1/imports/new/Immed_Gen.v,,CLK_DIV_FS,,,,,,,,
C:/Users/mjrbr/Otter_MCU_with_CSR/Otter_MCU_with_CSR/Otter_MCU_with_CSR.srcs/sources_1/imports/new/CSR_v1_01.sv,1583826909,systemVerilog,,C:/Users/mjrbr/Otter_MCU_with_CSR/Otter_MCU_with_CSR/Otter_MCU_with_CSR.srcs/sources_1/imports/new/CU_Decoder_full.sv,,CSR,,,,,,,,
C:/Users/mjrbr/Otter_MCU_with_CSR/Otter_MCU_with_CSR/Otter_MCU_with_CSR.srcs/sources_1/imports/new/CU_Decoder_full.sv,1583899636,systemVerilog,,C:/Users/mjrbr/Otter_MCU_with_CSR/Otter_MCU_with_CSR/Otter_MCU_with_CSR.srcs/sources_1/imports/new/CU_FSM_full.sv,,CU_DCDR,,,,,,,,
C:/Users/mjrbr/Otter_MCU_with_CSR/Otter_MCU_with_CSR/Otter_MCU_with_CSR.srcs/sources_1/imports/new/CU_FSM_full.sv,1583898729,systemVerilog,,C:/Users/mjrbr/Otter_MCU_with_CSR/Otter_MCU_with_CSR/Otter_MCU_with_CSR.srcs/sources_1/imports/new/CathodeDriver.sv,,CU_FSM,,,,,,,,
C:/Users/mjrbr/Otter_MCU_with_CSR/Otter_MCU_with_CSR/Otter_MCU_with_CSR.srcs/sources_1/imports/new/CathodeDriver.sv,1582697976,systemVerilog,,C:/Users/mjrbr/Otter_MCU_with_CSR/Otter_MCU_with_CSR/Otter_MCU_with_CSR.srcs/sources_1/imports/new/OTTER_Wrapper_v1_04.sv,,CathodeDriver,,,,,,,,
C:/Users/mjrbr/Otter_MCU_with_CSR/Otter_MCU_with_CSR/Otter_MCU_with_CSR.srcs/sources_1/imports/new/Immed_Gen.v,1583203554,verilog,,C:/Users/mjrbr/Otter_MCU_with_CSR/Otter_MCU_with_CSR/Otter_MCU_with_CSR.srcs/sources_1/imports/new/Otter_MCU.v,,Immed_Gen,,,,,,,,
C:/Users/mjrbr/Otter_MCU_with_CSR/Otter_MCU_with_CSR/Otter_MCU_with_CSR.srcs/sources_1/imports/new/OTTER_Wrapper_v1_04.sv,1583900577,systemVerilog,,C:/Users/mjrbr/Otter_MCU_with_CSR/Otter_MCU_with_CSR/Otter_MCU_with_CSR.srcs/sources_1/imports/new/SevSegDisp.sv,,OTTER_Wrapper,,,,,,,,
C:/Users/mjrbr/Otter_MCU_with_CSR/Otter_MCU_with_CSR/Otter_MCU_with_CSR.srcs/sources_1/imports/new/Otter_MCU.v,1583890977,verilog,,C:/Users/mjrbr/Otter_MCU_with_CSR/Otter_MCU_with_CSR/Otter_MCU_with_CSR.srcs/sources_1/imports/new/PC.v,,Otter_MCU,,,,,,,,
C:/Users/mjrbr/Otter_MCU_with_CSR/Otter_MCU_with_CSR/Otter_MCU_with_CSR.srcs/sources_1/imports/new/PC.v,1580979068,verilog,,C:/Users/mjrbr/Otter_MCU_with_CSR/Otter_MCU_with_CSR/Otter_MCU_with_CSR.srcs/sources_1/imports/new/n-bit 2 to 1 MUX.v,,PC,,,,,,,,
C:/Users/mjrbr/Otter_MCU_with_CSR/Otter_MCU_with_CSR/Otter_MCU_with_CSR.srcs/sources_1/imports/new/SevSegDisp.sv,1582700772,systemVerilog,,C:/Users/mjrbr/Otter_MCU_with_CSR/Otter_MCU_with_CSR/Otter_MCU_with_CSR.srcs/sources_1/imports/new/debounce_one_shot.sv,,SevSegDisp,,,,,,,,
C:/Users/mjrbr/Otter_MCU_with_CSR/Otter_MCU_with_CSR/Otter_MCU_with_CSR.srcs/sources_1/imports/new/debounce_one_shot.sv,1583896347,systemVerilog,,C:/Users/mjrbr/Otter_MCU_with_CSR/Otter_MCU_with_CSR/Otter_MCU_with_CSR.srcs/sources_1/imports/new/otter_memory_v1_05.sv,,debounce_one_shot,,,,,,,,
C:/Users/mjrbr/Otter_MCU_with_CSR/Otter_MCU_with_CSR/Otter_MCU_with_CSR.srcs/sources_1/imports/new/n-bit 2 to 1 MUX.v,1578460143,verilog,,C:/Users/mjrbr/Otter_MCU_with_CSR/Otter_MCU_with_CSR/Otter_MCU_with_CSR.srcs/sources_1/imports/Master Modules/n-bit 8 to 1 MUX.v,,mux_2t1_nb,,,,,,,,
C:/Users/mjrbr/Otter_MCU_with_CSR/Otter_MCU_with_CSR/Otter_MCU_with_CSR.srcs/sources_1/imports/new/n_bit_4t1_MUX.v,1583648194,verilog,,,,n_bit_4t1_MUX,,,,,,,,
C:/Users/mjrbr/Otter_MCU_with_CSR/Otter_MCU_with_CSR/Otter_MCU_with_CSR.srcs/sources_1/imports/new/otter_memory_v1_05.sv,1581826003,systemVerilog,,C:/Users/mjrbr/Otter_MCU_with_CSR/Otter_MCU_with_CSR/Otter_MCU_with_CSR.srcs/sources_1/imports/new/reg_file_v_1_00.sv,,Memory,,,,,,,,
C:/Users/mjrbr/Otter_MCU_with_CSR/Otter_MCU_with_CSR/Otter_MCU_with_CSR.srcs/sources_1/imports/new/reg_file_v_1_00.sv,1582083876,systemVerilog,,,,RegFile,,,,,,,,
