{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1682532502985 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1682532502985 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 26 15:08:22 2023 " "Processing started: Wed Apr 26 15:08:22 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1682532502985 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1682532502985 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off leaf_soc -c leaf_soc " "Command: quartus_map --read_settings_files=on --write_settings_files=off leaf_soc -c leaf_soc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1682532502986 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1682532503426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/wb_ctrl.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sources/wb_ctrl.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_ctrl-wb_ctrl_arch " "Found design unit 1: wb_ctrl-wb_ctrl_arch" {  } { { "sources/wb_ctrl.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/wb_ctrl.vhdl" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532504210 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_ctrl " "Found entity 1: wb_ctrl" {  } { { "sources/wb_ctrl.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/wb_ctrl.vhdl" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532504210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682532504210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/uart_wbsl.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sources/uart_wbsl.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_wbsl-rtl " "Found design unit 1: uart_wbsl-rtl" {  } { { "sources/uart_wbsl.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/uart_wbsl.vhdl" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532504213 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_wbsl " "Found entity 1: uart_wbsl" {  } { { "sources/uart_wbsl.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/uart_wbsl.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532504213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682532504213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/uart_tx.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sources/uart_tx.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_tx-uart_tx_arch " "Found design unit 1: uart_tx-uart_tx_arch" {  } { { "sources/uart_tx.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/uart_tx.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532504216 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "sources/uart_tx.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/uart_tx.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532504216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682532504216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/uart_rx.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sources/uart_rx.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_rx-uart_rx_arch " "Found design unit 1: uart_rx-uart_rx_arch" {  } { { "sources/uart_rx.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/uart_rx.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532504219 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "sources/uart_rx.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/uart_rx.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532504219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682532504219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/uart_pkg.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file sources/uart_pkg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_pkg " "Found design unit 1: uart_pkg" {  } { { "sources/uart_pkg.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/uart_pkg.vhdl" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532504222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682532504222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/uart.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sources/uart.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart-uar_arch " "Found design unit 1: uart-uar_arch" {  } { { "sources/uart.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/uart.vhdl" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532504225 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "sources/uart.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/uart.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532504225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682532504225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/soc_syscon.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sources/soc_syscon.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soc_syscon-rtl " "Found design unit 1: soc_syscon-rtl" {  } { { "sources/soc_syscon.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/soc_syscon.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532504228 ""} { "Info" "ISGN_ENTITY_NAME" "1 soc_syscon " "Found entity 1: soc_syscon" {  } { { "sources/soc_syscon.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/soc_syscon.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532504228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682532504228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/sipo.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sources/sipo.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sipo-sipo_arch " "Found design unit 1: sipo-sipo_arch" {  } { { "sources/sipo.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/sipo.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532504233 ""} { "Info" "ISGN_ENTITY_NAME" "1 sipo " "Found entity 1: sipo" {  } { { "sources/sipo.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/sipo.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532504233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682532504233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/rom.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sources/rom.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-arch " "Found design unit 1: rom-arch" {  } { { "sources/rom.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/rom.vhdl" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532504236 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "sources/rom.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/rom.vhdl" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532504236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682532504236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/reg_file.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sources/reg_file.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_file-reg_file_arch " "Found design unit 1: reg_file-reg_file_arch" {  } { { "sources/reg_file.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/reg_file.vhdl" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532504240 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "sources/reg_file.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/reg_file.vhdl" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532504240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682532504240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/ram.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sources/ram.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-rtl " "Found design unit 1: ram-rtl" {  } { { "sources/ram.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/ram.vhdl" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532504243 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "sources/ram.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/ram.vhdl" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532504243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682532504243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/piso.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sources/piso.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 piso-piso_arch " "Found design unit 1: piso-piso_arch" {  } { { "sources/piso.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/piso.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532504245 ""} { "Info" "ISGN_ENTITY_NAME" "1 piso " "Found entity 1: piso" {  } { { "sources/piso.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/piso.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532504245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682532504245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/main_ctrl.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sources/main_ctrl.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main_ctrl-main_ctrl_arch " "Found design unit 1: main_ctrl-main_ctrl_arch" {  } { { "sources/main_ctrl.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/main_ctrl.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532504247 ""} { "Info" "ISGN_ENTITY_NAME" "1 main_ctrl " "Found entity 1: main_ctrl" {  } { { "sources/main_ctrl.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/main_ctrl.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532504247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682532504247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/lsu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sources/lsu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lsu-lsu_arch " "Found design unit 1: lsu-lsu_arch" {  } { { "sources/lsu.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/lsu.vhdl" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532504251 ""} { "Info" "ISGN_ENTITY_NAME" "1 lsu " "Found entity 1: lsu" {  } { { "sources/lsu.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/lsu.vhdl" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532504251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682532504251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/leaf_soc_pkg.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file sources/leaf_soc_pkg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 leaf_soc_pkg " "Found design unit 1: leaf_soc_pkg" {  } { { "sources/leaf_soc_pkg.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/leaf_soc_pkg.vhdl" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532504255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682532504255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/leaf.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sources/leaf.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 leaf-leaf_arch " "Found design unit 1: leaf-leaf_arch" {  } { { "sources/leaf.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/leaf.vhdl" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532504259 ""} { "Info" "ISGN_ENTITY_NAME" "1 leaf " "Found entity 1: leaf" {  } { { "sources/leaf.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/leaf.vhdl" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532504259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682532504259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/int_strg.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sources/int_strg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 int_strg-int_strg_arch " "Found design unit 1: int_strg-int_strg_arch" {  } { { "sources/int_strg.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/int_strg.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532504262 ""} { "Info" "ISGN_ENTITY_NAME" "1 int_strg " "Found entity 1: int_strg" {  } { { "sources/int_strg.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/int_strg.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532504262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682532504262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/imm_gen.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sources/imm_gen.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 imm_gen-imm_gen_arch " "Found design unit 1: imm_gen-imm_gen_arch" {  } { { "sources/imm_gen.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/imm_gen.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532504265 ""} { "Info" "ISGN_ENTITY_NAME" "1 imm_gen " "Found entity 1: imm_gen" {  } { { "sources/imm_gen.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/imm_gen.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532504265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682532504265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/if_stage.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sources/if_stage.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 if_stage-if_stage_arch " "Found design unit 1: if_stage-if_stage_arch" {  } { { "sources/if_stage.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/if_stage.vhdl" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532504269 ""} { "Info" "ISGN_ENTITY_NAME" "1 if_stage " "Found entity 1: if_stage" {  } { { "sources/if_stage.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/if_stage.vhdl" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532504269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682532504269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/id_ex_stage.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sources/id_ex_stage.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 id_ex_stage-id_ex_stage_arch " "Found design unit 1: id_ex_stage-id_ex_stage_arch" {  } { { "sources/id_ex_stage.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/id_ex_stage.vhdl" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532504272 ""} { "Info" "ISGN_ENTITY_NAME" "1 id_ex_stage " "Found entity 1: id_ex_stage" {  } { { "sources/id_ex_stage.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/id_ex_stage.vhdl" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532504272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682532504272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/id_block.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sources/id_block.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 id_block-id_block_arch " "Found design unit 1: id_block-id_block_arch" {  } { { "sources/id_block.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/id_block.vhdl" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532504276 ""} { "Info" "ISGN_ENTITY_NAME" "1 id_block " "Found entity 1: id_block" {  } { { "sources/id_block.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/id_block.vhdl" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532504276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682532504276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/fifo.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sources/fifo.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo-fifo_arch " "Found design unit 1: fifo-fifo_arch" {  } { { "sources/fifo.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/fifo.vhdl" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532504279 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "sources/fifo.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/fifo.vhdl" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532504279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682532504279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/ex_block.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sources/ex_block.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ex_block-ex_block_arch " "Found design unit 1: ex_block-ex_block_arch" {  } { { "sources/ex_block.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/ex_block.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532504282 ""} { "Info" "ISGN_ENTITY_NAME" "1 ex_block " "Found entity 1: ex_block" {  } { { "sources/ex_block.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/ex_block.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532504282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682532504282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/down_counter.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sources/down_counter.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 down_counter-down_counter_tb " "Found design unit 1: down_counter-down_counter_tb" {  } { { "sources/down_counter.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/down_counter.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532504285 ""} { "Info" "ISGN_ENTITY_NAME" "1 down_counter " "Found entity 1: down_counter" {  } { { "sources/down_counter.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/down_counter.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532504285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682532504285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/debug_reg.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sources/debug_reg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debug_reg-arch " "Found design unit 1: debug_reg-arch" {  } { { "sources/debug_reg.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/debug_reg.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532504289 ""} { "Info" "ISGN_ENTITY_NAME" "1 debug_reg " "Found entity 1: debug_reg" {  } { { "sources/debug_reg.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/debug_reg.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532504289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682532504289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/csrs.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sources/csrs.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 csrs-csrs_arch " "Found design unit 1: csrs-csrs_arch" {  } { { "sources/csrs.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/csrs.vhdl" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532504292 ""} { "Info" "ISGN_ENTITY_NAME" "1 csrs " "Found entity 1: csrs" {  } { { "sources/csrs.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/csrs.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532504292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682532504292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/core_pkg.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file sources/core_pkg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 core_pkg " "Found design unit 1: core_pkg" {  } { { "sources/core_pkg.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/core_pkg.vhdl" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532504297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682532504297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/core.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sources/core.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 core-core_arch " "Found design unit 1: core-core_arch" {  } { { "sources/core.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/core.vhdl" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532504300 ""} { "Info" "ISGN_ENTITY_NAME" "1 core " "Found entity 1: core" {  } { { "sources/core.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/core.vhdl" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532504300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682532504300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/br_detector.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sources/br_detector.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 br_detector-br_detector_arch " "Found design unit 1: br_detector-br_detector_arch" {  } { { "sources/br_detector.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/br_detector.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532504304 ""} { "Info" "ISGN_ENTITY_NAME" "1 br_detector " "Found entity 1: br_detector" {  } { { "sources/br_detector.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/br_detector.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532504304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682532504304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/alu_ctrl.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sources/alu_ctrl.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_ctrl-alu_ctrl_arch " "Found design unit 1: alu_ctrl-alu_ctrl_arch" {  } { { "sources/alu_ctrl.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/alu_ctrl.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532504308 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_ctrl " "Found entity 1: alu_ctrl" {  } { { "sources/alu_ctrl.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/alu_ctrl.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532504308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682532504308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sources/alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-alu_arch " "Found design unit 1: alu-alu_arch" {  } { { "sources/alu.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/alu.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532504311 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "sources/alu.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/alu.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532504311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682532504311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leaf_soc.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file leaf_soc.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 leaf_soc-arch " "Found design unit 1: leaf_soc-arch" {  } { { "leaf_soc.vhdl" "" { Text "D:/www/projects/leaf_soc/leaf_soc.vhdl" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532504314 ""} { "Info" "ISGN_ENTITY_NAME" "1 leaf_soc " "Found entity 1: leaf_soc" {  } { { "leaf_soc.vhdl" "" { Text "D:/www/projects/leaf_soc/leaf_soc.vhdl" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532504314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682532504314 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "leaf_soc " "Elaborating entity \"leaf_soc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1682532504406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_syscon soc_syscon:syscon " "Elaborating entity \"soc_syscon\" for hierarchy \"soc_syscon:syscon\"" {  } { { "leaf_soc.vhdl" "syscon" { Text "D:/www/projects/leaf_soc/leaf_soc.vhdl" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682532504410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leaf leaf:soc_cpu " "Elaborating entity \"leaf\" for hierarchy \"leaf:soc_cpu\"" {  } { { "leaf_soc.vhdl" "soc_cpu" { Text "D:/www/projects/leaf_soc/leaf_soc.vhdl" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682532504413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_ctrl leaf:soc_cpu\|wb_ctrl:leaf_master " "Elaborating entity \"wb_ctrl\" for hierarchy \"leaf:soc_cpu\|wb_ctrl:leaf_master\"" {  } { { "sources/leaf.vhdl" "leaf_master" { Text "D:/www/projects/leaf_soc/sources/leaf.vhdl" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682532504416 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk wb_ctrl.vhdl(100) " "Inferred latch for \"clk\" at wb_ctrl.vhdl(100)" {  } { { "sources/wb_ctrl.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/wb_ctrl.vhdl" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1682532504419 "|leaf_soc|leaf:soc_cpu|wb_ctrl:leaf_master"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core leaf:soc_cpu\|core:leaf_core " "Elaborating entity \"core\" for hierarchy \"leaf:soc_cpu\|core:leaf_core\"" {  } { { "sources/leaf.vhdl" "leaf_core" { Text "D:/www/projects/leaf_soc/sources/leaf.vhdl" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682532504422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_stage leaf:soc_cpu\|core:leaf_core\|if_stage:core_if_stage " "Elaborating entity \"if_stage\" for hierarchy \"leaf:soc_cpu\|core:leaf_core\|if_stage:core_if_stage\"" {  } { { "sources/core.vhdl" "core_if_stage" { Text "D:/www/projects/leaf_soc/sources/core.vhdl" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682532504429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id_ex_stage leaf:soc_cpu\|core:leaf_core\|id_ex_stage:core_id_ex_stage " "Elaborating entity \"id_ex_stage\" for hierarchy \"leaf:soc_cpu\|core:leaf_core\|id_ex_stage:core_id_ex_stage\"" {  } { { "sources/core.vhdl" "core_id_ex_stage" { Text "D:/www/projects/leaf_soc/sources/core.vhdl" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682532504437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id_block leaf:soc_cpu\|core:leaf_core\|id_ex_stage:core_id_ex_stage\|id_block:stage_id_block " "Elaborating entity \"id_block\" for hierarchy \"leaf:soc_cpu\|core:leaf_core\|id_ex_stage:core_id_ex_stage\|id_block:stage_id_block\"" {  } { { "sources/id_ex_stage.vhdl" "stage_id_block" { Text "D:/www/projects/leaf_soc/sources/id_ex_stage.vhdl" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682532504445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imm_gen leaf:soc_cpu\|core:leaf_core\|id_ex_stage:core_id_ex_stage\|id_block:stage_id_block\|imm_gen:id_imm_gen " "Elaborating entity \"imm_gen\" for hierarchy \"leaf:soc_cpu\|core:leaf_core\|id_ex_stage:core_id_ex_stage\|id_block:stage_id_block\|imm_gen:id_imm_gen\"" {  } { { "sources/id_block.vhdl" "id_imm_gen" { Text "D:/www/projects/leaf_soc/sources/id_block.vhdl" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682532504451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_ctrl leaf:soc_cpu\|core:leaf_core\|id_ex_stage:core_id_ex_stage\|id_block:stage_id_block\|main_ctrl:id_main_ctrl " "Elaborating entity \"main_ctrl\" for hierarchy \"leaf:soc_cpu\|core:leaf_core\|id_ex_stage:core_id_ex_stage\|id_block:stage_id_block\|main_ctrl:id_main_ctrl\"" {  } { { "sources/id_block.vhdl" "id_main_ctrl" { Text "D:/www/projects/leaf_soc/sources/id_block.vhdl" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682532504456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int_strg leaf:soc_cpu\|core:leaf_core\|id_ex_stage:core_id_ex_stage\|int_strg:stage_int_strg " "Elaborating entity \"int_strg\" for hierarchy \"leaf:soc_cpu\|core:leaf_core\|id_ex_stage:core_id_ex_stage\|int_strg:stage_int_strg\"" {  } { { "sources/id_ex_stage.vhdl" "stage_int_strg" { Text "D:/www/projects/leaf_soc/sources/id_ex_stage.vhdl" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682532504460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file leaf:soc_cpu\|core:leaf_core\|id_ex_stage:core_id_ex_stage\|int_strg:stage_int_strg\|reg_file:int_strg_rf " "Elaborating entity \"reg_file\" for hierarchy \"leaf:soc_cpu\|core:leaf_core\|id_ex_stage:core_id_ex_stage\|int_strg:stage_int_strg\|reg_file:int_strg_rf\"" {  } { { "sources/int_strg.vhdl" "int_strg_rf" { Text "D:/www/projects/leaf_soc/sources/int_strg.vhdl" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682532504465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "br_detector leaf:soc_cpu\|core:leaf_core\|id_ex_stage:core_id_ex_stage\|br_detector:stage_br_detector " "Elaborating entity \"br_detector\" for hierarchy \"leaf:soc_cpu\|core:leaf_core\|id_ex_stage:core_id_ex_stage\|br_detector:stage_br_detector\"" {  } { { "sources/id_ex_stage.vhdl" "stage_br_detector" { Text "D:/www/projects/leaf_soc/sources/id_ex_stage.vhdl" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682532504482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csrs leaf:soc_cpu\|core:leaf_core\|id_ex_stage:core_id_ex_stage\|csrs:stage_csrs " "Elaborating entity \"csrs\" for hierarchy \"leaf:soc_cpu\|core:leaf_core\|id_ex_stage:core_id_ex_stage\|csrs:stage_csrs\"" {  } { { "sources/id_ex_stage.vhdl" "stage_csrs" { Text "D:/www/projects/leaf_soc/sources/id_ex_stage.vhdl" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682532504486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex_block leaf:soc_cpu\|core:leaf_core\|id_ex_stage:core_id_ex_stage\|ex_block:stage_ex_block " "Elaborating entity \"ex_block\" for hierarchy \"leaf:soc_cpu\|core:leaf_core\|id_ex_stage:core_id_ex_stage\|ex_block:stage_ex_block\"" {  } { { "sources/id_ex_stage.vhdl" "stage_ex_block" { Text "D:/www/projects/leaf_soc/sources/id_ex_stage.vhdl" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682532504493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_ctrl leaf:soc_cpu\|core:leaf_core\|id_ex_stage:core_id_ex_stage\|ex_block:stage_ex_block\|alu_ctrl:ex_alu_ctrl " "Elaborating entity \"alu_ctrl\" for hierarchy \"leaf:soc_cpu\|core:leaf_core\|id_ex_stage:core_id_ex_stage\|ex_block:stage_ex_block\|alu_ctrl:ex_alu_ctrl\"" {  } { { "sources/ex_block.vhdl" "ex_alu_ctrl" { Text "D:/www/projects/leaf_soc/sources/ex_block.vhdl" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682532504497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu leaf:soc_cpu\|core:leaf_core\|id_ex_stage:core_id_ex_stage\|ex_block:stage_ex_block\|alu:ex_alu " "Elaborating entity \"alu\" for hierarchy \"leaf:soc_cpu\|core:leaf_core\|id_ex_stage:core_id_ex_stage\|ex_block:stage_ex_block\|alu:ex_alu\"" {  } { { "sources/ex_block.vhdl" "ex_alu" { Text "D:/www/projects/leaf_soc/sources/ex_block.vhdl" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682532504500 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "logic_opd0 alu.vhdl(32) " "Verilog HDL or VHDL warning at alu.vhdl(32): object \"logic_opd0\" assigned a value but never read" {  } { { "sources/alu.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/alu.vhdl" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1682532504503 "|leaf_soc|leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "logic_opd1 alu.vhdl(33) " "Verilog HDL or VHDL warning at alu.vhdl(33): object \"logic_opd1\" assigned a value but never read" {  } { { "sources/alu.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/alu.vhdl" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1682532504503 "|leaf_soc|leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opd0 alu.vhdl(121) " "VHDL Process Statement warning at alu.vhdl(121): signal \"opd0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sources/alu.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/alu.vhdl" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1682532504503 "|leaf_soc|leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opd1 alu.vhdl(121) " "VHDL Process Statement warning at alu.vhdl(121): signal \"opd1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sources/alu.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/alu.vhdl" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1682532504504 "|leaf_soc|leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opd0 alu.vhdl(122) " "VHDL Process Statement warning at alu.vhdl(122): signal \"opd0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sources/alu.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/alu.vhdl" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1682532504504 "|leaf_soc|leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opd1 alu.vhdl(122) " "VHDL Process Statement warning at alu.vhdl(122): signal \"opd1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sources/alu.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/alu.vhdl" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1682532504504 "|leaf_soc|leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opd0 alu.vhdl(123) " "VHDL Process Statement warning at alu.vhdl(123): signal \"opd0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sources/alu.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/alu.vhdl" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1682532504504 "|leaf_soc|leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opd1 alu.vhdl(123) " "VHDL Process Statement warning at alu.vhdl(123): signal \"opd1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sources/alu.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/alu.vhdl" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1682532504504 "|leaf_soc|leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu leaf:soc_cpu\|core:leaf_core\|id_ex_stage:core_id_ex_stage\|lsu:stage_lsu " "Elaborating entity \"lsu\" for hierarchy \"leaf:soc_cpu\|core:leaf_core\|id_ex_stage:core_id_ex_stage\|lsu:stage_lsu\"" {  } { { "sources/id_ex_stage.vhdl" "stage_lsu" { Text "D:/www/projects/leaf_soc/sources/id_ex_stage.vhdl" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682532504507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_wbsl uart_wbsl:soc_io " "Elaborating entity \"uart_wbsl\" for hierarchy \"uart_wbsl:soc_io\"" {  } { { "leaf_soc.vhdl" "soc_io" { Text "D:/www/projects/leaf_soc/leaf_soc.vhdl" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682532504512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart_wbsl:soc_io\|uart:internal_uart " "Elaborating entity \"uart\" for hierarchy \"uart_wbsl:soc_io\|uart:internal_uart\"" {  } { { "sources/uart_wbsl.vhdl" "internal_uart" { Text "D:/www/projects/leaf_soc/sources/uart_wbsl.vhdl" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682532504515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo uart_wbsl:soc_io\|uart:internal_uart\|fifo:rx_fifo " "Elaborating entity \"fifo\" for hierarchy \"uart_wbsl:soc_io\|uart:internal_uart\|fifo:rx_fifo\"" {  } { { "sources/uart.vhdl" "rx_fifo" { Text "D:/www/projects/leaf_soc/sources/uart.vhdl" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682532504518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_wbsl:soc_io\|uart:internal_uart\|uart_rx:receiver " "Elaborating entity \"uart_rx\" for hierarchy \"uart_wbsl:soc_io\|uart:internal_uart\|uart_rx:receiver\"" {  } { { "sources/uart.vhdl" "receiver" { Text "D:/www/projects/leaf_soc/sources/uart.vhdl" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682532504522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "down_counter uart_wbsl:soc_io\|uart:internal_uart\|uart_rx:receiver\|down_counter:baud_counter " "Elaborating entity \"down_counter\" for hierarchy \"uart_wbsl:soc_io\|uart:internal_uart\|uart_rx:receiver\|down_counter:baud_counter\"" {  } { { "sources/uart_rx.vhdl" "baud_counter" { Text "D:/www/projects/leaf_soc/sources/uart_rx.vhdl" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682532504525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "down_counter uart_wbsl:soc_io\|uart:internal_uart\|uart_rx:receiver\|down_counter:rx_counter " "Elaborating entity \"down_counter\" for hierarchy \"uart_wbsl:soc_io\|uart:internal_uart\|uart_rx:receiver\|down_counter:rx_counter\"" {  } { { "sources/uart_rx.vhdl" "rx_counter" { Text "D:/www/projects/leaf_soc/sources/uart_rx.vhdl" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682532504528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sipo uart_wbsl:soc_io\|uart:internal_uart\|uart_rx:receiver\|sipo:rx_sipo " "Elaborating entity \"sipo\" for hierarchy \"uart_wbsl:soc_io\|uart:internal_uart\|uart_rx:receiver\|sipo:rx_sipo\"" {  } { { "sources/uart_rx.vhdl" "rx_sipo" { Text "D:/www/projects/leaf_soc/sources/uart_rx.vhdl" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682532504531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_wbsl:soc_io\|uart:internal_uart\|uart_tx:transmitter " "Elaborating entity \"uart_tx\" for hierarchy \"uart_wbsl:soc_io\|uart:internal_uart\|uart_tx:transmitter\"" {  } { { "sources/uart.vhdl" "transmitter" { Text "D:/www/projects/leaf_soc/sources/uart.vhdl" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682532504536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "piso uart_wbsl:soc_io\|uart:internal_uart\|uart_tx:transmitter\|piso:tx_piso " "Elaborating entity \"piso\" for hierarchy \"uart_wbsl:soc_io\|uart:internal_uart\|uart_tx:transmitter\|piso:tx_piso\"" {  } { { "sources/uart_tx.vhdl" "tx_piso" { Text "D:/www/projects/leaf_soc/sources/uart_tx.vhdl" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682532504546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:soc_rom " "Elaborating entity \"rom\" for hierarchy \"rom:soc_rom\"" {  } { { "leaf_soc.vhdl" "soc_rom" { Text "D:/www/projects/leaf_soc/leaf_soc.vhdl" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682532504551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:soc_ram " "Elaborating entity \"ram\" for hierarchy \"ram:soc_ram\"" {  } { { "leaf_soc.vhdl" "soc_ram" { Text "D:/www/projects/leaf_soc/leaf_soc.vhdl" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682532504557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debug_reg debug_reg:soc_dbg " "Elaborating entity \"debug_reg\" for hierarchy \"debug_reg:soc_dbg\"" {  } { { "leaf_soc.vhdl" "soc_dbg" { Text "D:/www/projects/leaf_soc/leaf_soc.vhdl" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682532504561 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "ram:soc_ram\|mem0_rtl_0 " "Inferred dual-clock RAM node \"ram:soc_ram\|mem0_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1682532507130 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "ram:soc_ram\|mem2_rtl_0 " "Inferred dual-clock RAM node \"ram:soc_ram\|mem2_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1682532507131 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "ram:soc_ram\|mem1_rtl_0 " "Inferred dual-clock RAM node \"ram:soc_ram\|mem1_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1682532507131 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "ram:soc_ram\|mem3_rtl_0 " "Inferred dual-clock RAM node \"ram:soc_ram\|mem3_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1682532507132 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ram:soc_ram\|mem0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ram:soc_ram\|mem0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532512494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532512494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532512494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16384 " "Parameter NUMWORDS_A set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532512494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532512494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532512494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16384 " "Parameter NUMWORDS_B set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532512494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532512494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532512494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532512494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532512494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532512494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532512494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532512494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1682532512494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ram:soc_ram\|mem2_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ram:soc_ram\|mem2_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532512494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532512494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532512494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16384 " "Parameter NUMWORDS_A set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532512494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532512494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532512494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16384 " "Parameter NUMWORDS_B set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532512494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532512494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532512494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532512494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532512494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532512494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532512494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532512494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1682532512494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ram:soc_ram\|mem1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ram:soc_ram\|mem1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532512494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532512494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532512494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16384 " "Parameter NUMWORDS_A set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532512494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532512494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532512494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16384 " "Parameter NUMWORDS_B set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532512494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532512494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532512494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532512494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532512494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532512494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532512494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532512494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1682532512494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ram:soc_ram\|mem3_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ram:soc_ram\|mem3_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532512494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532512494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532512494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16384 " "Parameter NUMWORDS_A set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532512494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532512494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532512494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16384 " "Parameter NUMWORDS_B set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532512494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532512494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532512494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532512494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532512494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532512494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532512494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532512494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1682532512494 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1682532512494 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:soc_ram\|altsyncram:mem0_rtl_0 " "Elaborated megafunction instantiation \"ram:soc_ram\|altsyncram:mem0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1682532512562 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:soc_ram\|altsyncram:mem0_rtl_0 " "Instantiated megafunction \"ram:soc_ram\|altsyncram:mem0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682532512563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682532512563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 14 " "Parameter \"WIDTHAD_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682532512563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16384 " "Parameter \"NUMWORDS_A\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682532512563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682532512563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 14 " "Parameter \"WIDTHAD_B\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682532512563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16384 " "Parameter \"NUMWORDS_B\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682532512563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682532512563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682532512563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682532512563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682532512563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682532512563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682532512563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682532512563 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1682532512563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c3e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c3e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c3e1 " "Found entity 1: altsyncram_c3e1" {  } { { "db/altsyncram_c3e1.tdf" "" { Text "D:/www/projects/leaf_soc/db/altsyncram_c3e1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532512633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682532512633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "D:/www/projects/leaf_soc/db/decode_jsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532512707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682532512707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_3nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_3nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3nb " "Found entity 1: mux_3nb" {  } { { "db/mux_3nb.tdf" "" { Text "D:/www/projects/leaf_soc/db/mux_3nb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532512776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682532512776 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sources/piso.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/piso.vhdl" 29 -1 0 } } { "sources/down_counter.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/down_counter.vhdl" 31 -1 0 } } { "sources/uart.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/uart.vhdl" 65 -1 0 } } { "sources/sipo.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/sipo.vhdl" 28 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1682532514111 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1682532514111 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1682532518035 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1682532525816 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1682532525816 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4882 " "Implemented 4882 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1682532526326 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1682532526326 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4806 " "Implemented 4806 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1682532526326 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1682532526326 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1682532526326 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "408 " "Peak virtual memory: 408 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1682532526374 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 26 15:08:46 2023 " "Processing ended: Wed Apr 26 15:08:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1682532526374 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1682532526374 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1682532526374 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1682532526374 ""}
