

================================================================
== Vitis HLS Report for 'merge_arrays_1'
================================================================
* Date:           Tue Apr  4 19:45:43 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  60.00 ns|  9.930 ns|    16.20 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       14|       14|  0.840 us|  0.840 us|   14|   14|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- merge_arrays  |       12|       12|         2|          2|          1|     6|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     584|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     170|    -|
|Register             |        -|     -|      207|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      207|     754|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-----------------------------+---------+----+---+----+-----+
    |             Instance             |            Module           | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------------------+-----------------------------+---------+----+---+----+-----+
    |dcmp_64ns_64ns_1_1_no_dsp_1_U618  |dcmp_64ns_64ns_1_1_no_dsp_1  |        0|   0|  0|   0|    0|
    +----------------------------------+-----------------------------+---------+----+---+----+-----+
    |Total                             |                             |        0|   0|  0|   0|    0|
    +----------------------------------+-----------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln14_fu_218_p2     |         +|   0|  0|  10|           3|           1|
    |add_ln24_fu_250_p2     |         +|   0|  0|  12|           4|           3|
    |f1_fu_365_p2           |         +|   0|  0|  39|          32|           1|
    |f2_fu_359_p2           |         +|   0|  0|  39|          32|           1|
    |i2_5_fu_392_p2         |         +|   0|  0|  39|          32|           3|
    |i3_fu_398_p2           |         +|   0|  0|  39|          32|           3|
    |and_ln21_3_fu_341_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln21_4_fu_347_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln21_fu_353_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln33_fu_386_p2     |       and|   0|  0|   2|           1|           1|
    |ap_condition_156       |       and|   0|  0|   2|           1|           1|
    |icmp_ln14_fu_212_p2    |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln19_fu_230_p2    |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln21_5_fu_305_p2  |      icmp|   0|  0|  11|          11|           2|
    |icmp_ln21_6_fu_311_p2  |      icmp|   0|  0|  24|          52|           1|
    |icmp_ln21_7_fu_323_p2  |      icmp|   0|  0|  11|          11|           2|
    |icmp_ln21_8_fu_329_p2  |      icmp|   0|  0|  24|          52|           1|
    |icmp_ln21_fu_264_p2    |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln33_2_fu_380_p2  |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln33_fu_374_p2    |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln38_fu_404_p2    |      icmp|   0|  0|  20|          32|           3|
    |icmp_ln40_fu_418_p2    |      icmp|   0|  0|  20|          32|           3|
    |or_ln21_2_fu_335_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln21_fu_317_p2      |        or|   0|  0|   2|           1|           1|
    |f1_10_fu_432_p3        |    select|   0|  0|  32|           1|          32|
    |f2_10_fu_440_p3        |    select|   0|  0|  32|           1|          32|
    |i2_7_fu_448_p3         |    select|   0|  0|  32|           1|          32|
    |i2_8_fu_410_p3         |    select|   0|  0|  32|           1|          32|
    |i3_3_fu_424_p3         |    select|   0|  0|  32|           1|          32|
    |i3_4_fu_456_p3         |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 584|         470|         356|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  14|          3|    1|          3|
    |ap_done_int                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1        |   9|          2|    1|          2|
    |ap_phi_mux_f1_1_phi_fu_154_p4  |  14|          3|   32|         96|
    |ap_phi_mux_f2_1_phi_fu_163_p4  |  14|          3|   32|         96|
    |f1_01_fu_60                    |   9|          2|   32|         64|
    |f1_8_fu_52                     |   9|          2|   32|         64|
    |f2_02_fu_64                    |   9|          2|   32|         64|
    |i2_fu_48                       |   9|          2|   32|         64|
    |i_fu_56                        |   9|          2|    3|          6|
    |idxOut_address0                |  14|          3|    4|         12|
    |idxOut_d0                      |  14|          3|    3|          9|
    |out_r_address0                 |  14|          3|    3|          9|
    |out_r_d0                       |  14|          3|   64|        192|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 170|         37|  273|        685|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln14_reg_546             |   3|   0|    3|          0|
    |ap_CS_fsm                    |   2|   0|    2|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |f1_01_fu_60                  |  32|   0|   32|          0|
    |f1_8_fu_52                   |  32|   0|   32|          0|
    |f1_9_reg_530                 |  32|   0|   32|          0|
    |f2_02_fu_64                  |  32|   0|   32|          0|
    |f2_8_reg_537                 |  32|   0|   32|          0|
    |i2_fu_48                     |  32|   0|   32|          0|
    |i_13_reg_524                 |   3|   0|    3|          0|
    |i_fu_56                      |   3|   0|    3|          0|
    |icmp_ln19_reg_561            |   1|   0|    1|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 207|   0|  207|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+----------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------+-----+-----+------------+----------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  merge_arrays.1|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  merge_arrays.1|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  merge_arrays.1|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  merge_arrays.1|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  merge_arrays.1|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  merge_arrays.1|  return value|
|in_r_address0    |  out|    3|   ap_memory|            in_r|         array|
|in_r_ce0         |  out|    1|   ap_memory|            in_r|         array|
|in_r_q0          |   in|   64|   ap_memory|            in_r|         array|
|in_r_address1    |  out|    3|   ap_memory|            in_r|         array|
|in_r_ce1         |  out|    1|   ap_memory|            in_r|         array|
|in_r_q1          |   in|   64|   ap_memory|            in_r|         array|
|out_r_address0   |  out|    3|   ap_memory|           out_r|         array|
|out_r_ce0        |  out|    1|   ap_memory|           out_r|         array|
|out_r_we0        |  out|    1|   ap_memory|           out_r|         array|
|out_r_d0         |  out|   64|   ap_memory|           out_r|         array|
|idxOut_address0  |  out|    4|   ap_memory|          idxOut|         array|
|idxOut_ce0       |  out|    1|   ap_memory|          idxOut|         array|
|idxOut_we0       |  out|    1|   ap_memory|          idxOut|         array|
|idxOut_d0        |  out|    3|   ap_memory|          idxOut|         array|
|idxOut_q0        |   in|    3|   ap_memory|          idxOut|         array|
|idxOut_address1  |  out|    4|   ap_memory|          idxOut|         array|
|idxOut_ce1       |  out|    1|   ap_memory|          idxOut|         array|
|idxOut_q1        |   in|    3|   ap_memory|          idxOut|         array|
+-----------------+-----+-----+------------+----------------+--------------+

