# Generated by Yosys 0.9+4052 (git sha1 a58571d0, clang 6.0.0-1ubuntu2 -fPIC -Os)
autoidx 11741
attribute \keep 1
attribute \hdlname "\\cva6_lsu_formal"
attribute \top 1
attribute \src "cva6_lsu_formal.v:9.1-220.10"
module \cva6_lsu_formal
  attribute \src "cva6_lsu_formal.v:145.5-218.8"
  wire $0$formal$cva6_lsu_formal.v:156$3_CHECK[0:0]$38
  attribute \src "cva6_lsu_formal.v:145.5-218.8"
  wire $0$formal$cva6_lsu_formal.v:156$3_EN[0:0]$39
  attribute \src "cva6_lsu_formal.v:145.5-218.8"
  wire $0$formal$cva6_lsu_formal.v:159$4_CHECK[0:0]$40
  attribute \src "cva6_lsu_formal.v:145.5-218.8"
  wire $0$formal$cva6_lsu_formal.v:160$5_CHECK[0:0]$42
  attribute \src "cva6_lsu_formal.v:145.5-218.8"
  wire $0$formal$cva6_lsu_formal.v:161$6_CHECK[0:0]$44
  attribute \src "cva6_lsu_formal.v:145.5-218.8"
  wire $0$formal$cva6_lsu_formal.v:162$7_CHECK[0:0]$46
  attribute \src "cva6_lsu_formal.v:145.5-218.8"
  wire $0$formal$cva6_lsu_formal.v:164$8_CHECK[0:0]$48
  attribute \src "cva6_lsu_formal.v:145.5-218.8"
  wire $0$formal$cva6_lsu_formal.v:166$9_CHECK[0:0]$50
  attribute \src "cva6_lsu_formal.v:145.5-218.8"
  wire $0$formal$cva6_lsu_formal.v:168$10_CHECK[0:0]$52
  attribute \src "cva6_lsu_formal.v:145.5-218.8"
  wire $0$formal$cva6_lsu_formal.v:169$11_CHECK[0:0]$54
  attribute \src "cva6_lsu_formal.v:145.5-218.8"
  wire $0$formal$cva6_lsu_formal.v:173$12_CHECK[0:0]$56
  attribute \src "cva6_lsu_formal.v:145.5-218.8"
  wire $0$formal$cva6_lsu_formal.v:173$12_EN[0:0]$57
  attribute \src "cva6_lsu_formal.v:145.5-218.8"
  wire $0$formal$cva6_lsu_formal.v:175$13_CHECK[0:0]$58
  attribute \src "cva6_lsu_formal.v:145.5-218.8"
  wire $0$formal$cva6_lsu_formal.v:210$14_CHECK[0:0]$60
  attribute \src "cva6_lsu_formal.v:27.5-44.8"
  wire width 3 $0\counter[2:0]
  attribute \src "cva6_lsu_formal.v:145.5-218.8"
  wire width 32 $3$mem2reg_rd$\prog$cva6_lsu_formal.v:178$1_DATA[31:0]$94
  attribute \src "cva6_lsu_formal.v:145.5-218.8"
  wire width 32 $3$mem2reg_rd$\prog$cva6_lsu_formal.v:195$2_DATA[31:0]$102
  attribute \src "cva6_lsu_formal.v:145.5-218.8"
  wire $3\local_ready_1[0:0]
  attribute \src "cva6_lsu_formal.v:145.5-218.8"
  wire $3\local_ready_2[0:0]
  attribute \src "cva6_lsu_formal.v:145.5-218.8"
  wire $3\tb_io_instr_valid_i_1[0:0]
  attribute \src "cva6_lsu_formal.v:145.5-218.8"
  wire $3\tb_io_instr_valid_i_2[0:0]
  attribute \src "cva6_lsu_formal.v:145.5-218.8"
  wire $4\local_ready_1[0:0]
  attribute \src "cva6_lsu_formal.v:145.5-218.8"
  wire $4\local_ready_2[0:0]
  attribute \src "cva6_lsu_formal.v:188.24-188.32"
  wire width 32 $add$cva6_lsu_formal.v:188$101_Y
  attribute \src "cva6_lsu_formal.v:205.24-205.32"
  wire width 32 $add$cva6_lsu_formal.v:205$109_Y
  wire $auto$opt_dff.cc:242:make_patterns_logic$11114
  wire $auto$opt_dff.cc:242:make_patterns_logic$11118
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10777
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10779
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10781
  wire $auto$rtlil.cc:2817:Anyseq$10783
  wire $auto$rtlil.cc:2817:Anyseq$10785
  wire $auto$rtlil.cc:2817:Anyseq$10787
  wire $auto$rtlil.cc:2817:Anyseq$10789
  wire $auto$rtlil.cc:2817:Anyseq$10791
  wire $auto$rtlil.cc:2817:Anyseq$10793
  wire $auto$rtlil.cc:2817:Anyseq$10795
  wire $auto$rtlil.cc:2817:Anyseq$10797
  wire $auto$rtlil.cc:2817:Anyseq$10799
  wire $auto$rtlil.cc:2817:Anyseq$10801
  wire $auto$rtlil.cc:2817:Anyseq$10803
  wire $auto$rtlil.cc:2817:Anyseq$10805
  wire $auto$rtlil.cc:2817:Anyseq$10807
  wire $auto$rtlil.cc:2817:Anyseq$10809
  wire $auto$rtlil.cc:2817:Anyseq$10811
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10813
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10815
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10817
  attribute \src "cva6_lsu_formal.v:159.20-159.45"
  wire $eq$cva6_lsu_formal.v:159$68_Y
  attribute \src "cva6_lsu_formal.v:159.49-159.72"
  wire $eq$cva6_lsu_formal.v:159$69_Y
  attribute \src "cva6_lsu_formal.v:160.20-160.45"
  wire $eq$cva6_lsu_formal.v:160$71_Y
  attribute \src "cva6_lsu_formal.v:160.49-160.72"
  wire $eq$cva6_lsu_formal.v:160$72_Y
  attribute \src "cva6_lsu_formal.v:161.20-161.45"
  wire $eq$cva6_lsu_formal.v:161$74_Y
  attribute \src "cva6_lsu_formal.v:161.49-161.72"
  wire $eq$cva6_lsu_formal.v:161$75_Y
  attribute \src "cva6_lsu_formal.v:162.20-162.45"
  wire $eq$cva6_lsu_formal.v:162$77_Y
  attribute \src "cva6_lsu_formal.v:162.49-162.72"
  wire $eq$cva6_lsu_formal.v:162$78_Y
  attribute \src "cva6_lsu_formal.v:171.20-171.58"
  wire $eq$cva6_lsu_formal.v:171$84_Y
  attribute \src "cva6_lsu_formal.v:175.21-175.71"
  wire $eq$cva6_lsu_formal.v:175$92_Y
  attribute \src "cva6_lsu_formal.v:176.21-176.73"
  wire $eq$cva6_lsu_formal.v:176$93_Y
  attribute \src "cva6_lsu_formal.v:181.21-181.55"
  wire $eq$cva6_lsu_formal.v:181$98_Y
  attribute \src "cva6_lsu_formal.v:181.59-181.93"
  wire $eq$cva6_lsu_formal.v:181$99_Y
  attribute \src "cva6_lsu_formal.v:198.21-198.55"
  wire $eq$cva6_lsu_formal.v:198$106_Y
  attribute \src "cva6_lsu_formal.v:198.59-198.93"
  wire $eq$cva6_lsu_formal.v:198$107_Y
  attribute \src "cva6_lsu_formal.v:212.21-212.67"
  wire $eq$cva6_lsu_formal.v:212$110_Y
  attribute \src "cva6_lsu_formal.v:30.13-30.25"
  wire $eq$cva6_lsu_formal.v:30$18_Y
  attribute \src "cva6_lsu_formal.v:33.13-33.25"
  wire $eq$cva6_lsu_formal.v:33$20_Y
  attribute \src "cva6_lsu_formal.v:36.13-36.25"
  wire $eq$cva6_lsu_formal.v:36$22_Y
  attribute \init 1'0
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  wire $formal$cva6_lsu_formal.v:173$12_EN
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  wire $formal$cva6_lsu_formal.v:210$14_CHECK
  attribute \src "cva6_lsu_formal.v:173.31-173.42"
  wire $gt$cva6_lsu_formal.v:173$86_Y
  attribute \src "cva6_lsu_formal.v:148.22-148.34"
  wire $le$cva6_lsu_formal.v:148$62_Y
  attribute \src "cva6_lsu_formal.v:148.13-148.35"
  wire $logic_and$cva6_lsu_formal.v:148$63_Y
  attribute \src "cva6_lsu_formal.v:159.20-159.72"
  wire $logic_and$cva6_lsu_formal.v:159$70_Y
  attribute \src "cva6_lsu_formal.v:160.20-160.72"
  wire $logic_and$cva6_lsu_formal.v:160$73_Y
  attribute \src "cva6_lsu_formal.v:161.20-161.72"
  wire $logic_and$cva6_lsu_formal.v:161$76_Y
  attribute \src "cva6_lsu_formal.v:162.20-162.72"
  wire $logic_and$cva6_lsu_formal.v:162$79_Y
  attribute \src "cva6_lsu_formal.v:180.17-180.55"
  wire $logic_and$cva6_lsu_formal.v:180$95_Y
  attribute \src "cva6_lsu_formal.v:180.17-180.67"
  wire $logic_and$cva6_lsu_formal.v:180$97_Y
  attribute \src "cva6_lsu_formal.v:197.17-197.55"
  wire $logic_and$cva6_lsu_formal.v:197$103_Y
  attribute \src "cva6_lsu_formal.v:197.17-197.67"
  wire $logic_and$cva6_lsu_formal.v:197$105_Y
  attribute \src "cva6_lsu_formal.v:30.13-30.33"
  wire $logic_and$cva6_lsu_formal.v:30$19_Y
  attribute \src "cva6_lsu_formal.v:33.13-33.33"
  wire $logic_and$cva6_lsu_formal.v:33$21_Y
  attribute \src "cva6_lsu_formal.v:36.13-36.33"
  wire $logic_and$cva6_lsu_formal.v:36$23_Y
  attribute \src "cva6_lsu_formal.v:173.22-173.27"
  wire $logic_not$cva6_lsu_formal.v:173$85_Y
  attribute \src "cva6_lsu_formal.v:173.22-173.42"
  wire $logic_or$cva6_lsu_formal.v:173$87_Y
  attribute \src "cva6_lsu_formal.v:181.21-181.93"
  wire $logic_or$cva6_lsu_formal.v:181$100_Y
  attribute \src "cva6_lsu_formal.v:198.21-198.93"
  wire $logic_or$cva6_lsu_formal.v:198$108_Y
  attribute \src "cva6_lsu_formal.v:180.59-180.67"
  wire $lt$cva6_lsu_formal.v:180$96_Y
  attribute \src "cva6_lsu_formal.v:197.59-197.67"
  wire $lt$cva6_lsu_formal.v:197$104_Y
  attribute \src "cva6_lsu_formal.v:164.20-164.49"
  wire $ne$cva6_lsu_formal.v:164$80_Y
  attribute \src "cva6_lsu_formal.v:166.20-166.49"
  wire $ne$cva6_lsu_formal.v:166$81_Y
  attribute \src "cva6_lsu_formal.v:168.20-168.49"
  wire $ne$cva6_lsu_formal.v:168$82_Y
  attribute \src "cva6_lsu_formal.v:169.20-169.49"
  wire $ne$cva6_lsu_formal.v:169$83_Y
  wire width 32 $procmux$10014_Y
  wire $procmux$10015_CMP
  wire $procmux$10016_CMP
  wire $procmux$10017_CMP
  wire $procmux$10018_CMP
  wire width 32 $procmux$10019_Y
  wire $procmux$10187_Y
  wire $procmux$10193_Y
  wire $procmux$10205_Y
  wire $procmux$10217_Y
  wire width 32 $procmux$9964_Y
  wire $procmux$9965_CMP
  wire $procmux$9966_CMP
  wire $procmux$9967_CMP
  wire $procmux$9968_CMP
  wire width 32 $procmux$9969_Y
  attribute \src "cva6_lsu_formal.v:10.11-10.14"
  wire input 1 \clk
  attribute \init 3'000
  attribute \src "cva6_lsu_formal.v:16.15-16.22"
  wire width 3 \counter
  attribute \src "cva6_lsu_formal.v:79.17-79.32"
  wire width 32 \de_io_instr_i_1
  attribute \src "cva6_lsu_formal.v:47.17-47.32"
  wire width 32 \de_io_instr_i_2
  attribute \src "cva6_lsu_formal.v:91.10-91.31"
  wire \de_io_instr_ready_o_1
  attribute \src "cva6_lsu_formal.v:59.10-59.31"
  wire \de_io_instr_ready_o_2
  attribute \src "cva6_lsu_formal.v:82.10-82.31"
  wire \de_io_instr_valid_i_1
  attribute \src "cva6_lsu_formal.v:50.10-50.31"
  wire \de_io_instr_valid_i_2
  attribute \src "cva6_lsu_formal.v:88.10-88.33"
  wire \de_io_load_mem_resp_i_1
  attribute \src "cva6_lsu_formal.v:56.10-56.33"
  wire \de_io_load_mem_resp_i_2
  attribute \src "cva6_lsu_formal.v:94.22-94.35"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023"
  wire width 1024 \de_io_mem_o_1
  attribute \src "cva6_lsu_formal.v:62.22-62.35"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023"
  wire width 1024 \de_io_mem_o_2
  attribute \src "cva6_lsu_formal.v:93.22-93.39"
  wire width 1024 \de_io_regfile_o_1
  attribute \src "cva6_lsu_formal.v:61.22-61.39"
  wire width 1024 \de_io_regfile_o_2
  attribute \src "cva6_lsu_formal.v:85.10-85.34"
  wire \de_io_store_mem_resp_i_1
  attribute \src "cva6_lsu_formal.v:53.10-53.34"
  wire \de_io_store_mem_resp_i_2
  attribute \init 1'1
  attribute \src "cva6_lsu_formal.v:18.9-18.13"
  wire \init
  attribute \src "cva6_lsu_formal.v:127.31-127.37"
  wire width 32 \instr0
  attribute \src "cva6_lsu_formal.v:128.31-128.37"
  wire width 32 \instr1
  attribute \src "cva6_lsu_formal.v:129.31-129.37"
  wire width 32 \instr2
  attribute \src "cva6_lsu_formal.v:130.31-130.37"
  wire width 32 \instr3
  attribute \src "cva6_lsu_formal.v:141.9-141.22"
  wire \local_ready_1
  attribute \src "cva6_lsu_formal.v:142.9-142.22"
  wire \local_ready_2
  attribute \src "cva6_lsu_formal.v:138.16-138.20"
  wire width 32 \pc_1
  attribute \src "cva6_lsu_formal.v:139.16-139.20"
  wire width 32 \pc_2
  attribute \src "cva6_lsu_formal.v:132.17-132.21"
  wire width 32 \prog[0]
  attribute \src "cva6_lsu_formal.v:132.17-132.21"
  wire width 32 \prog[1]
  attribute \src "cva6_lsu_formal.v:132.17-132.21"
  wire width 32 \prog[2]
  attribute \src "cva6_lsu_formal.v:132.17-132.21"
  wire width 32 \prog[3]
  attribute \init 1'1
  attribute \src "cva6_lsu_formal.v:15.9-15.14"
  wire \reset
  attribute \src "cva6_lsu_formal.v:80.16-80.31"
  wire width 32 \tb_io_instr_i_1
  attribute \src "cva6_lsu_formal.v:48.16-48.31"
  wire width 32 \tb_io_instr_i_2
  attribute \src "cva6_lsu_formal.v:83.9-83.30"
  wire \tb_io_instr_valid_i_1
  attribute \src "cva6_lsu_formal.v:51.9-51.30"
  wire \tb_io_instr_valid_i_2
  attribute \src "cva6_lsu_formal.v:89.22-89.45"
  wire \tb_io_load_mem_resp_i_1
  attribute \src "cva6_lsu_formal.v:57.22-57.45"
  wire \tb_io_load_mem_resp_i_2
  attribute \src "cva6_lsu_formal.v:86.22-86.46"
  wire \tb_io_store_mem_resp_i_1
  attribute \src "cva6_lsu_formal.v:54.22-54.46"
  wire \tb_io_store_mem_resp_i_2
  attribute \src "cva6_lsu_formal.v:188.24-188.32"
  cell $add $add$cva6_lsu_formal.v:188$101
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 32
    connect \A \pc_1
    connect \B 1'1
    connect \Y $add$cva6_lsu_formal.v:188$101_Y
  end
  attribute \src "cva6_lsu_formal.v:205.24-205.32"
  cell $add $add$cva6_lsu_formal.v:205$109
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 32
    connect \A \pc_2
    connect \B 1'1
    connect \Y $add$cva6_lsu_formal.v:205$109_Y
  end
  attribute \src "cva6_lsu_formal.v:28.20-28.34"
  cell $add $add$cva6_lsu_formal.v:28$16
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 3
    connect \A \counter
    connect \B 1'1
    connect \Y $0\counter[2:0]
  end
  attribute \reg "instr0"
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $anyconst $anyconst$29
    parameter \WIDTH 32
    connect \Y { \prog[0] [31:15] \instr0 [14:0] }
  end
  attribute \reg "instr1"
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $anyconst $anyconst$30
    parameter \WIDTH 32
    connect \Y { \prog[1] [31:20] \instr1 [19:12] \prog[1] [11:7] \instr1 [6:0] }
  end
  attribute \reg "instr2"
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $anyconst $anyconst$31
    parameter \WIDTH 32
    connect \Y { \prog[2] [31:20] \instr2 [19:0] }
  end
  attribute \reg "instr3"
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $anyconst $anyconst$32
    parameter \WIDTH 32
    connect \Y { \prog[3] [31:20] \instr3 [19:12] \prog[3] [11:7] \instr3 [6:0] }
  end
  attribute \reg "tb_io_store_mem_resp_i_2"
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $anyseq $anyseq$24
    parameter \WIDTH 1
    connect \Y \de_io_store_mem_resp_i_2
  end
  attribute \reg "tb_io_load_mem_resp_i_2"
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $anyseq $anyseq$25
    parameter \WIDTH 1
    connect \Y \de_io_load_mem_resp_i_2
  end
  attribute \reg "tb_io_store_mem_resp_i_1"
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $anyseq $anyseq$26
    parameter \WIDTH 1
    connect \Y \de_io_store_mem_resp_i_1
  end
  attribute \reg "tb_io_load_mem_resp_i_1"
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $anyseq $anyseq$27
    parameter \WIDTH 1
    connect \Y \de_io_load_mem_resp_i_1
  end
  attribute \src "cva6_lsu_formal.v:210.16-212.68"
  cell $assert $assert$cva6_lsu_formal.v:210$123
    connect \A $formal$cva6_lsu_formal.v:210$14_CHECK
    connect \EN $formal$cva6_lsu_formal.v:173$12_EN
  end
  attribute \src "cva6_lsu_formal.v:156.32-159.73"
  cell $assume $assume$cva6_lsu_formal.v:156$112
    connect \A $0$formal$cva6_lsu_formal.v:156$3_CHECK[0:0]$38
    connect \EN $0$formal$cva6_lsu_formal.v:156$3_EN[0:0]$39
  end
  attribute \src "cva6_lsu_formal.v:159.74-160.73"
  cell $assume $assume$cva6_lsu_formal.v:159$113
    connect \A $0$formal$cva6_lsu_formal.v:159$4_CHECK[0:0]$40
    connect \EN $0$formal$cva6_lsu_formal.v:156$3_EN[0:0]$39
  end
  attribute \src "cva6_lsu_formal.v:160.74-161.73"
  cell $assume $assume$cva6_lsu_formal.v:160$114
    connect \A $0$formal$cva6_lsu_formal.v:160$5_CHECK[0:0]$42
    connect \EN $0$formal$cva6_lsu_formal.v:156$3_EN[0:0]$39
  end
  attribute \src "cva6_lsu_formal.v:161.74-162.73"
  cell $assume $assume$cva6_lsu_formal.v:161$115
    connect \A $0$formal$cva6_lsu_formal.v:161$6_CHECK[0:0]$44
    connect \EN $0$formal$cva6_lsu_formal.v:156$3_EN[0:0]$39
  end
  attribute \src "cva6_lsu_formal.v:162.74-164.50"
  cell $assume $assume$cva6_lsu_formal.v:162$116
    connect \A $0$formal$cva6_lsu_formal.v:162$7_CHECK[0:0]$46
    connect \EN $0$formal$cva6_lsu_formal.v:156$3_EN[0:0]$39
  end
  attribute \src "cva6_lsu_formal.v:164.51-166.50"
  cell $assume $assume$cva6_lsu_formal.v:164$117
    connect \A $0$formal$cva6_lsu_formal.v:164$8_CHECK[0:0]$48
    connect \EN $0$formal$cva6_lsu_formal.v:156$3_EN[0:0]$39
  end
  attribute \src "cva6_lsu_formal.v:166.51-168.50"
  cell $assume $assume$cva6_lsu_formal.v:166$118
    connect \A $0$formal$cva6_lsu_formal.v:166$9_CHECK[0:0]$50
    connect \EN $0$formal$cva6_lsu_formal.v:156$3_EN[0:0]$39
  end
  attribute \src "cva6_lsu_formal.v:168.51-169.50"
  cell $assume $assume$cva6_lsu_formal.v:168$119
    connect \A $0$formal$cva6_lsu_formal.v:168$10_CHECK[0:0]$52
    connect \EN $0$formal$cva6_lsu_formal.v:156$3_EN[0:0]$39
  end
  attribute \src "cva6_lsu_formal.v:169.51-171.59"
  cell $assume $assume$cva6_lsu_formal.v:169$120
    connect \A $0$formal$cva6_lsu_formal.v:169$11_CHECK[0:0]$54
    connect \EN $0$formal$cva6_lsu_formal.v:156$3_EN[0:0]$39
  end
  attribute \src "cva6_lsu_formal.v:173.49-175.72"
  cell $assume $assume$cva6_lsu_formal.v:173$121
    connect \A $0$formal$cva6_lsu_formal.v:173$12_CHECK[0:0]$56
    connect \EN $0$formal$cva6_lsu_formal.v:173$12_EN[0:0]$57
  end
  attribute \src "cva6_lsu_formal.v:175.73-176.74"
  cell $assume $assume$cva6_lsu_formal.v:175$122
    connect \A $0$formal$cva6_lsu_formal.v:175$13_CHECK[0:0]$58
    connect \EN $0$formal$cva6_lsu_formal.v:173$12_EN[0:0]$57
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11115
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $logic_and$cva6_lsu_formal.v:197$105_Y $logic_or$cva6_lsu_formal.v:173$87_Y }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11114
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11119
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $logic_and$cva6_lsu_formal.v:180$97_Y $logic_or$cva6_lsu_formal.v:173$87_Y }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11118
  end
  attribute \src "cva6_lsu_formal.v:27.5-44.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11107
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D 1'0
    connect \EN $logic_and$cva6_lsu_formal.v:33$21_Y
    connect \Q \reset
    connect \SRST $logic_and$cva6_lsu_formal.v:36$23_Y
  end
  attribute \src "cva6_lsu_formal.v:27.5-44.8"
  cell $dffe $auto$opt_dff.cc:764:run$11108
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D 1'0
    connect \EN $logic_and$cva6_lsu_formal.v:30$19_Y
    connect \Q \init
  end
  attribute \src "cva6_lsu_formal.v:145.5-218.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11110
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $3\local_ready_2[0:0]
    connect \EN $logic_or$cva6_lsu_formal.v:173$87_Y
    connect \Q \local_ready_2
    connect \SRST $logic_and$cva6_lsu_formal.v:148$63_Y
  end
  attribute \src "cva6_lsu_formal.v:145.5-218.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11112
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $3\local_ready_1[0:0]
    connect \EN $logic_or$cva6_lsu_formal.v:173$87_Y
    connect \Q \local_ready_1
    connect \SRST $logic_and$cva6_lsu_formal.v:148$63_Y
  end
  attribute \src "cva6_lsu_formal.v:145.5-218.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11116
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $add$cva6_lsu_formal.v:205$109_Y
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11114
    connect \Q \pc_2
    connect \SRST $logic_and$cva6_lsu_formal.v:148$63_Y
  end
  attribute \src "cva6_lsu_formal.v:145.5-218.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11120
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $add$cva6_lsu_formal.v:188$101_Y
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11118
    connect \Q \pc_1
    connect \SRST $logic_and$cva6_lsu_formal.v:148$63_Y
  end
  attribute \src "cva6_lsu_formal.v:145.5-218.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11122
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $3\tb_io_instr_valid_i_1[0:0]
    connect \EN $logic_or$cva6_lsu_formal.v:173$87_Y
    connect \Q \tb_io_instr_valid_i_1
    connect \SRST $logic_and$cva6_lsu_formal.v:148$63_Y
  end
  attribute \src "cva6_lsu_formal.v:145.5-218.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11124
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $3$mem2reg_rd$\prog$cva6_lsu_formal.v:178$1_DATA[31:0]$94
    connect \EN $logic_or$cva6_lsu_formal.v:173$87_Y
    connect \Q \tb_io_instr_i_1
    connect \SRST $logic_and$cva6_lsu_formal.v:148$63_Y
  end
  attribute \src "cva6_lsu_formal.v:145.5-218.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11126
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $3\tb_io_instr_valid_i_2[0:0]
    connect \EN $logic_or$cva6_lsu_formal.v:173$87_Y
    connect \Q \tb_io_instr_valid_i_2
    connect \SRST $logic_and$cva6_lsu_formal.v:148$63_Y
  end
  attribute \src "cva6_lsu_formal.v:145.5-218.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11128
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $3$mem2reg_rd$\prog$cva6_lsu_formal.v:195$2_DATA[31:0]$102
    connect \EN $logic_or$cva6_lsu_formal.v:173$87_Y
    connect \Q \tb_io_instr_i_2
    connect \SRST $logic_and$cva6_lsu_formal.v:148$63_Y
  end
  cell $anyseq $auto$setundef.cc:501:execute$10776
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10777
  end
  cell $anyseq $auto$setundef.cc:501:execute$10778
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10779
  end
  cell $anyseq $auto$setundef.cc:501:execute$10780
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10781
  end
  cell $anyseq $auto$setundef.cc:501:execute$10782
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$10783
  end
  cell $anyseq $auto$setundef.cc:501:execute$10784
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$10785
  end
  cell $anyseq $auto$setundef.cc:501:execute$10786
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$10787
  end
  cell $anyseq $auto$setundef.cc:501:execute$10788
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$10789
  end
  cell $anyseq $auto$setundef.cc:501:execute$10790
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$10791
  end
  cell $anyseq $auto$setundef.cc:501:execute$10792
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$10793
  end
  cell $anyseq $auto$setundef.cc:501:execute$10794
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$10795
  end
  cell $anyseq $auto$setundef.cc:501:execute$10796
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$10797
  end
  cell $anyseq $auto$setundef.cc:501:execute$10798
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$10799
  end
  cell $anyseq $auto$setundef.cc:501:execute$10800
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$10801
  end
  cell $anyseq $auto$setundef.cc:501:execute$10802
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$10803
  end
  cell $anyseq $auto$setundef.cc:501:execute$10804
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$10805
  end
  cell $anyseq $auto$setundef.cc:501:execute$10806
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$10807
  end
  cell $anyseq $auto$setundef.cc:501:execute$10808
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$10809
  end
  cell $anyseq $auto$setundef.cc:501:execute$10810
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$10811
  end
  cell $anyseq $auto$setundef.cc:501:execute$10812
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10813
  end
  cell $anyseq $auto$setundef.cc:501:execute$10814
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10815
  end
  cell $anyseq $auto$setundef.cc:501:execute$10816
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10817
  end
  attribute \src "cva6_lsu_formal.v:159.20-159.45"
  cell $eq $eq$cva6_lsu_formal.v:159$68
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr0 [6:0]
    connect \B 2'11
    connect \Y $eq$cva6_lsu_formal.v:159$68_Y
  end
  attribute \src "cva6_lsu_formal.v:159.49-159.72"
  cell $eq $eq$cva6_lsu_formal.v:159$69
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr0 [14:12]
    connect \B 2'10
    connect \Y $eq$cva6_lsu_formal.v:159$69_Y
  end
  attribute \src "cva6_lsu_formal.v:160.20-160.45"
  cell $eq $eq$cva6_lsu_formal.v:160$71
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \instr1 [6:0]
    connect \B 6'100011
    connect \Y $eq$cva6_lsu_formal.v:160$71_Y
  end
  attribute \src "cva6_lsu_formal.v:160.49-160.72"
  cell $eq $eq$cva6_lsu_formal.v:160$72
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr1 [14:12]
    connect \B 2'10
    connect \Y $eq$cva6_lsu_formal.v:160$72_Y
  end
  attribute \src "cva6_lsu_formal.v:161.20-161.45"
  cell $eq $eq$cva6_lsu_formal.v:161$74
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr2 [6:0]
    connect \B 2'11
    connect \Y $eq$cva6_lsu_formal.v:161$74_Y
  end
  attribute \src "cva6_lsu_formal.v:161.49-161.72"
  cell $eq $eq$cva6_lsu_formal.v:161$75
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr2 [14:12]
    connect \B 2'10
    connect \Y $eq$cva6_lsu_formal.v:161$75_Y
  end
  attribute \src "cva6_lsu_formal.v:162.20-162.45"
  cell $eq $eq$cva6_lsu_formal.v:162$77
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr3 [6:0]
    connect \B 2'11
    connect \Y $eq$cva6_lsu_formal.v:162$77_Y
  end
  attribute \src "cva6_lsu_formal.v:162.49-162.72"
  cell $eq $eq$cva6_lsu_formal.v:162$78
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr3 [14:12]
    connect \B 2'10
    connect \Y $eq$cva6_lsu_formal.v:162$78_Y
  end
  attribute \src "cva6_lsu_formal.v:171.20-171.58"
  cell $eq $eq$cva6_lsu_formal.v:171$84
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1024
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1024
    parameter \Y_WIDTH 1
    connect \A \de_io_regfile_o_1
    connect \B \de_io_regfile_o_2
    connect \Y $eq$cva6_lsu_formal.v:171$84_Y
  end
  attribute \src "cva6_lsu_formal.v:175.21-175.71"
  cell $eq $eq$cva6_lsu_formal.v:175$92
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \de_io_load_mem_resp_i_1
    connect \B \de_io_load_mem_resp_i_2
    connect \Y $eq$cva6_lsu_formal.v:175$92_Y
  end
  attribute \src "cva6_lsu_formal.v:176.21-176.73"
  cell $eq $eq$cva6_lsu_formal.v:176$93
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \de_io_store_mem_resp_i_1
    connect \B \de_io_store_mem_resp_i_2
    connect \Y $eq$cva6_lsu_formal.v:176$93_Y
  end
  attribute \src "cva6_lsu_formal.v:181.21-181.55"
  cell $eq $eq$cva6_lsu_formal.v:181$98
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A $3$mem2reg_rd$\prog$cva6_lsu_formal.v:178$1_DATA[31:0]$94 [6:0]
    connect \B 6'100011
    connect \Y $eq$cva6_lsu_formal.v:181$98_Y
  end
  attribute \src "cva6_lsu_formal.v:181.59-181.93"
  cell $eq $eq$cva6_lsu_formal.v:181$99
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $3$mem2reg_rd$\prog$cva6_lsu_formal.v:178$1_DATA[31:0]$94 [6:0]
    connect \B 2'11
    connect \Y $eq$cva6_lsu_formal.v:181$99_Y
  end
  attribute \src "cva6_lsu_formal.v:198.21-198.55"
  cell $eq $eq$cva6_lsu_formal.v:198$106
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A $3$mem2reg_rd$\prog$cva6_lsu_formal.v:195$2_DATA[31:0]$102 [6:0]
    connect \B 6'100011
    connect \Y $eq$cva6_lsu_formal.v:198$106_Y
  end
  attribute \src "cva6_lsu_formal.v:198.59-198.93"
  cell $eq $eq$cva6_lsu_formal.v:198$107
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $3$mem2reg_rd$\prog$cva6_lsu_formal.v:195$2_DATA[31:0]$102 [6:0]
    connect \B 2'11
    connect \Y $eq$cva6_lsu_formal.v:198$107_Y
  end
  attribute \src "cva6_lsu_formal.v:212.21-212.67"
  cell $eq $eq$cva6_lsu_formal.v:212$110
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \de_io_instr_ready_o_1
    connect \B \de_io_instr_ready_o_2
    connect \Y $eq$cva6_lsu_formal.v:212$110_Y
  end
  attribute \src "cva6_lsu_formal.v:30.13-30.25"
  cell $eq $eq$cva6_lsu_formal.v:30$18
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \B 3'111
    connect \Y $eq$cva6_lsu_formal.v:30$18_Y
  end
  attribute \src "cva6_lsu_formal.v:33.13-33.25"
  cell $logic_not $eq$cva6_lsu_formal.v:33$20
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \Y $eq$cva6_lsu_formal.v:33$20_Y
  end
  attribute \src "cva6_lsu_formal.v:36.13-36.25"
  cell $eq $eq$cva6_lsu_formal.v:36$22
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \B 2'10
    connect \Y $eq$cva6_lsu_formal.v:36$22_Y
  end
  attribute \src "cva6_lsu_formal.v:173.31-173.42"
  cell $gt $gt$cva6_lsu_formal.v:173$86
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \B 2'10
    connect \Y $gt$cva6_lsu_formal.v:173$86_Y
  end
  attribute \src "cva6_lsu_formal.v:148.22-148.34"
  cell $le $le$cva6_lsu_formal.v:148$62
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \B 2'10
    connect \Y $le$cva6_lsu_formal.v:148$62_Y
  end
  attribute \src "cva6_lsu_formal.v:148.13-148.35"
  cell $logic_and $logic_and$cva6_lsu_formal.v:148$63
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \init
    connect \B $le$cva6_lsu_formal.v:148$62_Y
    connect \Y $logic_and$cva6_lsu_formal.v:148$63_Y
  end
  attribute \src "cva6_lsu_formal.v:159.20-159.72"
  cell $logic_and $logic_and$cva6_lsu_formal.v:159$70
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_lsu_formal.v:159$68_Y
    connect \B $eq$cva6_lsu_formal.v:159$69_Y
    connect \Y $logic_and$cva6_lsu_formal.v:159$70_Y
  end
  attribute \src "cva6_lsu_formal.v:160.20-160.72"
  cell $logic_and $logic_and$cva6_lsu_formal.v:160$73
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_lsu_formal.v:160$71_Y
    connect \B $eq$cva6_lsu_formal.v:160$72_Y
    connect \Y $logic_and$cva6_lsu_formal.v:160$73_Y
  end
  attribute \src "cva6_lsu_formal.v:161.20-161.72"
  cell $logic_and $logic_and$cva6_lsu_formal.v:161$76
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_lsu_formal.v:161$74_Y
    connect \B $eq$cva6_lsu_formal.v:161$75_Y
    connect \Y $logic_and$cva6_lsu_formal.v:161$76_Y
  end
  attribute \src "cva6_lsu_formal.v:162.20-162.72"
  cell $logic_and $logic_and$cva6_lsu_formal.v:162$79
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_lsu_formal.v:162$77_Y
    connect \B $eq$cva6_lsu_formal.v:162$78_Y
    connect \Y $logic_and$cva6_lsu_formal.v:162$79_Y
  end
  attribute \src "cva6_lsu_formal.v:180.17-180.55"
  cell $logic_and $logic_and$cva6_lsu_formal.v:180$95
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \de_io_instr_ready_o_1
    connect \B \local_ready_1
    connect \Y $logic_and$cva6_lsu_formal.v:180$95_Y
  end
  attribute \src "cva6_lsu_formal.v:180.17-180.67"
  cell $logic_and $logic_and$cva6_lsu_formal.v:180$97
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$cva6_lsu_formal.v:180$95_Y
    connect \B $lt$cva6_lsu_formal.v:180$96_Y
    connect \Y $logic_and$cva6_lsu_formal.v:180$97_Y
  end
  attribute \src "cva6_lsu_formal.v:197.17-197.55"
  cell $logic_and $logic_and$cva6_lsu_formal.v:197$103
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \de_io_instr_ready_o_2
    connect \B \local_ready_2
    connect \Y $logic_and$cva6_lsu_formal.v:197$103_Y
  end
  attribute \src "cva6_lsu_formal.v:197.17-197.67"
  cell $logic_and $logic_and$cva6_lsu_formal.v:197$105
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$cva6_lsu_formal.v:197$103_Y
    connect \B $lt$cva6_lsu_formal.v:197$104_Y
    connect \Y $logic_and$cva6_lsu_formal.v:197$105_Y
  end
  attribute \src "cva6_lsu_formal.v:30.13-30.33"
  cell $logic_and $logic_and$cva6_lsu_formal.v:30$19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_lsu_formal.v:30$18_Y
    connect \B \init
    connect \Y $logic_and$cva6_lsu_formal.v:30$19_Y
  end
  attribute \src "cva6_lsu_formal.v:33.13-33.33"
  cell $logic_and $logic_and$cva6_lsu_formal.v:33$21
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_lsu_formal.v:33$20_Y
    connect \B \init
    connect \Y $logic_and$cva6_lsu_formal.v:33$21_Y
  end
  attribute \src "cva6_lsu_formal.v:36.13-36.33"
  cell $logic_and $logic_and$cva6_lsu_formal.v:36$23
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_lsu_formal.v:36$22_Y
    connect \B \init
    connect \Y $logic_and$cva6_lsu_formal.v:36$23_Y
  end
  attribute \src "cva6_lsu_formal.v:173.22-173.27"
  cell $logic_not $logic_not$cva6_lsu_formal.v:173$85
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \init
    connect \Y $logic_not$cva6_lsu_formal.v:173$85_Y
  end
  attribute \src "cva6_lsu_formal.v:173.22-173.42"
  cell $logic_or $logic_or$cva6_lsu_formal.v:173$87
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$cva6_lsu_formal.v:173$85_Y
    connect \B $gt$cva6_lsu_formal.v:173$86_Y
    connect \Y $logic_or$cva6_lsu_formal.v:173$87_Y
  end
  attribute \src "cva6_lsu_formal.v:181.21-181.93"
  cell $logic_or $logic_or$cva6_lsu_formal.v:181$100
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_lsu_formal.v:181$98_Y
    connect \B $eq$cva6_lsu_formal.v:181$99_Y
    connect \Y $logic_or$cva6_lsu_formal.v:181$100_Y
  end
  attribute \src "cva6_lsu_formal.v:198.21-198.93"
  cell $logic_or $logic_or$cva6_lsu_formal.v:198$108
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_lsu_formal.v:198$106_Y
    connect \B $eq$cva6_lsu_formal.v:198$107_Y
    connect \Y $logic_or$cva6_lsu_formal.v:198$108_Y
  end
  attribute \src "cva6_lsu_formal.v:180.59-180.67"
  cell $lt $lt$cva6_lsu_formal.v:180$96
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \pc_1
    connect \B 3'100
    connect \Y $lt$cva6_lsu_formal.v:180$96_Y
  end
  attribute \src "cva6_lsu_formal.v:197.59-197.67"
  cell $lt $lt$cva6_lsu_formal.v:197$104
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \pc_2
    connect \B 3'100
    connect \Y $lt$cva6_lsu_formal.v:197$104_Y
  end
  attribute \src "cva6_lsu_formal.v:164.20-164.49"
  cell $ne $ne$cva6_lsu_formal.v:164$80
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr0 [11:7]
    connect \B \instr1 [19:15]
    connect \Y $ne$cva6_lsu_formal.v:164$80_Y
  end
  attribute \src "cva6_lsu_formal.v:166.20-166.49"
  cell $ne $ne$cva6_lsu_formal.v:166$81
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr0 [11:7]
    connect \B \instr2 [19:15]
    connect \Y $ne$cva6_lsu_formal.v:166$81_Y
  end
  attribute \src "cva6_lsu_formal.v:168.20-168.49"
  cell $ne $ne$cva6_lsu_formal.v:168$82
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr0 [11:7]
    connect \B \instr3 [19:15]
    connect \Y $ne$cva6_lsu_formal.v:168$82_Y
  end
  attribute \src "cva6_lsu_formal.v:169.20-169.49"
  cell $ne $ne$cva6_lsu_formal.v:169$83
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr2 [11:7]
    connect \B \instr3 [19:15]
    connect \Y $ne$cva6_lsu_formal.v:169$83_Y
  end
  attribute \src "cva6_lsu_formal.v:145.5-218.8"
  cell $dff $procdff$10511
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0$formal$cva6_lsu_formal.v:173$12_EN[0:0]$57
    connect \Q $formal$cva6_lsu_formal.v:173$12_EN
  end
  attribute \src "cva6_lsu_formal.v:145.5-218.8"
  cell $dff $procdff$10514
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0$formal$cva6_lsu_formal.v:210$14_CHECK[0:0]$60
    connect \Q $formal$cva6_lsu_formal.v:210$14_CHECK
  end
  attribute \src "cva6_lsu_formal.v:27.5-44.8"
  cell $dff $procdff$10518
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 3
    connect \CLK \clk
    connect \D $0\counter[2:0]
    connect \Q \counter
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:180.17-180.67|cva6_lsu_formal.v:180.13-193.16"
  cell $mux $procmux$10006
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $4\local_ready_1[0:0]
    connect \S $logic_and$cva6_lsu_formal.v:180$97_Y
    connect \Y $3\local_ready_1[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $pmux $procmux$10014
    parameter \S_WIDTH 4
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10777
    connect \B { \prog[0] [31:15] \instr0 [14:0] \prog[1] [31:20] \instr1 [19:12] \prog[1] [11:7] \instr1 [6:0] \prog[2] [31:20] \instr2 [19:0] \prog[3] [31:20] \instr3 [19:12] \prog[3] [11:7] \instr3 [6:0] }
    connect \S { $procmux$10018_CMP $procmux$10017_CMP $procmux$10016_CMP $procmux$10015_CMP }
    connect \Y $procmux$10014_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $eq $procmux$10015_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \pc_1 [1:0]
    connect \B 2'11
    connect \Y $procmux$10015_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $eq $procmux$10016_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \pc_1 [1:0]
    connect \B 2'10
    connect \Y $procmux$10016_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $eq $procmux$10017_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pc_1 [1:0]
    connect \B 1'1
    connect \Y $procmux$10017_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $logic_not $procmux$10018_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \pc_1 [1:0]
    connect \Y $procmux$10018_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:173.22-173.42|cva6_lsu_formal.v:173.18-216.12"
  cell $mux $procmux$10019
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10779
    connect \B $procmux$10014_Y
    connect \S $logic_or$cva6_lsu_formal.v:173$87_Y
    connect \Y $procmux$10019_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-216.12"
  cell $mux $procmux$10022
    parameter \WIDTH 32
    connect \A $procmux$10019_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$10781
    connect \S $logic_and$cva6_lsu_formal.v:148$63_Y
    connect \Y $3$mem2reg_rd$\prog$cva6_lsu_formal.v:178$1_DATA[31:0]$94
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-216.12"
  cell $mux $procmux$10133
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$cva6_lsu_formal.v:148$63_Y
    connect \Y $0$formal$cva6_lsu_formal.v:156$3_EN[0:0]$39
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-216.12"
  cell $mux $procmux$10136
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$10783
    connect \B $logic_and$cva6_lsu_formal.v:159$70_Y
    connect \S $logic_and$cva6_lsu_formal.v:148$63_Y
    connect \Y $0$formal$cva6_lsu_formal.v:156$3_CHECK[0:0]$38
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-216.12"
  cell $mux $procmux$10142
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$10785
    connect \B $logic_and$cva6_lsu_formal.v:160$73_Y
    connect \S $logic_and$cva6_lsu_formal.v:148$63_Y
    connect \Y $0$formal$cva6_lsu_formal.v:159$4_CHECK[0:0]$40
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-216.12"
  cell $mux $procmux$10148
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$10787
    connect \B $logic_and$cva6_lsu_formal.v:161$76_Y
    connect \S $logic_and$cva6_lsu_formal.v:148$63_Y
    connect \Y $0$formal$cva6_lsu_formal.v:160$5_CHECK[0:0]$42
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-216.12"
  cell $mux $procmux$10154
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$10789
    connect \B $logic_and$cva6_lsu_formal.v:162$79_Y
    connect \S $logic_and$cva6_lsu_formal.v:148$63_Y
    connect \Y $0$formal$cva6_lsu_formal.v:161$6_CHECK[0:0]$44
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-216.12"
  cell $mux $procmux$10160
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$10791
    connect \B $ne$cva6_lsu_formal.v:164$80_Y
    connect \S $logic_and$cva6_lsu_formal.v:148$63_Y
    connect \Y $0$formal$cva6_lsu_formal.v:162$7_CHECK[0:0]$46
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-216.12"
  cell $mux $procmux$10166
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$10793
    connect \B $ne$cva6_lsu_formal.v:166$81_Y
    connect \S $logic_and$cva6_lsu_formal.v:148$63_Y
    connect \Y $0$formal$cva6_lsu_formal.v:164$8_CHECK[0:0]$48
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-216.12"
  cell $mux $procmux$10172
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$10795
    connect \B $ne$cva6_lsu_formal.v:168$82_Y
    connect \S $logic_and$cva6_lsu_formal.v:148$63_Y
    connect \Y $0$formal$cva6_lsu_formal.v:166$9_CHECK[0:0]$50
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-216.12"
  cell $mux $procmux$10178
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$10797
    connect \B $ne$cva6_lsu_formal.v:169$83_Y
    connect \S $logic_and$cva6_lsu_formal.v:148$63_Y
    connect \Y $0$formal$cva6_lsu_formal.v:168$10_CHECK[0:0]$52
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-216.12"
  cell $mux $procmux$10184
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$10799
    connect \B $eq$cva6_lsu_formal.v:171$84_Y
    connect \S $logic_and$cva6_lsu_formal.v:148$63_Y
    connect \Y $0$formal$cva6_lsu_formal.v:169$11_CHECK[0:0]$54
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:173.22-173.42|cva6_lsu_formal.v:173.18-216.12"
  cell $mux $procmux$10187
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_or$cva6_lsu_formal.v:173$87_Y
    connect \Y $procmux$10187_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-216.12"
  cell $mux $procmux$10190
    parameter \WIDTH 1
    connect \A $procmux$10187_Y
    connect \B 1'0
    connect \S $logic_and$cva6_lsu_formal.v:148$63_Y
    connect \Y $0$formal$cva6_lsu_formal.v:173$12_EN[0:0]$57
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:173.22-173.42|cva6_lsu_formal.v:173.18-216.12"
  cell $mux $procmux$10193
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$10801
    connect \B $eq$cva6_lsu_formal.v:175$92_Y
    connect \S $logic_or$cva6_lsu_formal.v:173$87_Y
    connect \Y $procmux$10193_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-216.12"
  cell $mux $procmux$10196
    parameter \WIDTH 1
    connect \A $procmux$10193_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$10803
    connect \S $logic_and$cva6_lsu_formal.v:148$63_Y
    connect \Y $0$formal$cva6_lsu_formal.v:173$12_CHECK[0:0]$56
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:173.22-173.42|cva6_lsu_formal.v:173.18-216.12"
  cell $mux $procmux$10205
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$10805
    connect \B $eq$cva6_lsu_formal.v:176$93_Y
    connect \S $logic_or$cva6_lsu_formal.v:173$87_Y
    connect \Y $procmux$10205_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-216.12"
  cell $mux $procmux$10208
    parameter \WIDTH 1
    connect \A $procmux$10205_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$10807
    connect \S $logic_and$cva6_lsu_formal.v:148$63_Y
    connect \Y $0$formal$cva6_lsu_formal.v:175$13_CHECK[0:0]$58
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:173.22-173.42|cva6_lsu_formal.v:173.18-216.12"
  cell $mux $procmux$10217
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$10809
    connect \B $eq$cva6_lsu_formal.v:212$110_Y
    connect \S $logic_or$cva6_lsu_formal.v:173$87_Y
    connect \Y $procmux$10217_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-216.12"
  cell $mux $procmux$10220
    parameter \WIDTH 1
    connect \A $procmux$10217_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$10811
    connect \S $logic_and$cva6_lsu_formal.v:148$63_Y
    connect \Y $0$formal$cva6_lsu_formal.v:210$14_CHECK[0:0]$60
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:198.21-198.93|cva6_lsu_formal.v:198.17-202.20"
  cell $mux $procmux$9927
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $logic_or$cva6_lsu_formal.v:198$108_Y
    connect \Y $4\local_ready_2[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:197.17-197.67|cva6_lsu_formal.v:197.13-210.16"
  cell $mux $procmux$9938
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$cva6_lsu_formal.v:197$105_Y
    connect \Y $3\tb_io_instr_valid_i_2[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:197.17-197.67|cva6_lsu_formal.v:197.13-210.16"
  cell $mux $procmux$9956
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $4\local_ready_2[0:0]
    connect \S $logic_and$cva6_lsu_formal.v:197$105_Y
    connect \Y $3\local_ready_2[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $pmux $procmux$9964
    parameter \S_WIDTH 4
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10813
    connect \B { \prog[0] [31:15] \instr0 [14:0] \prog[1] [31:20] \instr1 [19:12] \prog[1] [11:7] \instr1 [6:0] \prog[2] [31:20] \instr2 [19:0] \prog[3] [31:20] \instr3 [19:12] \prog[3] [11:7] \instr3 [6:0] }
    connect \S { $procmux$9968_CMP $procmux$9967_CMP $procmux$9966_CMP $procmux$9965_CMP }
    connect \Y $procmux$9964_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $eq $procmux$9965_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \pc_2 [1:0]
    connect \B 2'11
    connect \Y $procmux$9965_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $eq $procmux$9966_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \pc_2 [1:0]
    connect \B 2'10
    connect \Y $procmux$9966_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $eq $procmux$9967_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pc_2 [1:0]
    connect \B 1'1
    connect \Y $procmux$9967_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $logic_not $procmux$9968_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \pc_2 [1:0]
    connect \Y $procmux$9968_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:173.22-173.42|cva6_lsu_formal.v:173.18-216.12"
  cell $mux $procmux$9969
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10815
    connect \B $procmux$9964_Y
    connect \S $logic_or$cva6_lsu_formal.v:173$87_Y
    connect \Y $procmux$9969_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-216.12"
  cell $mux $procmux$9972
    parameter \WIDTH 32
    connect \A $procmux$9969_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$10817
    connect \S $logic_and$cva6_lsu_formal.v:148$63_Y
    connect \Y $3$mem2reg_rd$\prog$cva6_lsu_formal.v:195$2_DATA[31:0]$102
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:181.21-181.93|cva6_lsu_formal.v:181.17-185.20"
  cell $mux $procmux$9977
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $logic_or$cva6_lsu_formal.v:181$100_Y
    connect \Y $4\local_ready_1[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:180.17-180.67|cva6_lsu_formal.v:180.13-193.16"
  cell $mux $procmux$9988
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$cva6_lsu_formal.v:180$97_Y
    connect \Y $3\tb_io_instr_valid_i_1[0:0]
  end
  attribute \module_not_derived 1
  attribute \src "cva6_lsu_formal.v:96.25-108.6"
  cell \cva6_processor_shim \shim_i_1
    connect \clk_i \clk
    connect \instr_i \tb_io_instr_i_1
    connect \instr_ready_o \de_io_instr_ready_o_1
    connect \instr_valid_i \tb_io_instr_valid_i_1
    connect \load_mem_resp_i 1'1
    connect \mem_o \de_io_mem_o_1
    connect \regfile_o \de_io_regfile_o_1
    connect \rst_ni \reset
    connect \store_mem_resp_i 1'0
  end
  attribute \module_not_derived 1
  attribute \src "cva6_lsu_formal.v:64.25-76.6"
  cell \cva6_processor_shim \shim_i_2
    connect \clk_i \clk
    connect \instr_i \tb_io_instr_i_2
    connect \instr_ready_o \de_io_instr_ready_o_2
    connect \instr_valid_i \tb_io_instr_valid_i_2
    connect \load_mem_resp_i 1'1
    connect \mem_o \de_io_mem_o_2
    connect \regfile_o \de_io_regfile_o_2
    connect \rst_ni \reset
    connect \store_mem_resp_i 1'0
  end
  connect \de_io_instr_i_1 \tb_io_instr_i_1
  connect \de_io_instr_i_2 \tb_io_instr_i_2
  connect \de_io_instr_valid_i_1 \tb_io_instr_valid_i_1
  connect \de_io_instr_valid_i_2 \tb_io_instr_valid_i_2
  connect \instr0 [31:15] \prog[0] [31:15]
  connect { \instr1 [31:20] \instr1 [11:7] } { \prog[1] [31:20] \prog[1] [11:7] }
  connect \instr2 [31:20] \prog[2] [31:20]
  connect { \instr3 [31:20] \instr3 [11:7] } { \prog[3] [31:20] \prog[3] [11:7] }
  connect \prog[0] [14:0] \instr0 [14:0]
  connect { \prog[1] [19:12] \prog[1] [6:0] } { \instr1 [19:12] \instr1 [6:0] }
  connect \prog[2] [19:0] \instr2 [19:0]
  connect { \prog[3] [19:12] \prog[3] [6:0] } { \instr3 [19:12] \instr3 [6:0] }
  connect \tb_io_load_mem_resp_i_1 \de_io_load_mem_resp_i_1
  connect \tb_io_load_mem_resp_i_2 \de_io_load_mem_resp_i_2
  connect \tb_io_store_mem_resp_i_1 \de_io_store_mem_resp_i_1
  connect \tb_io_store_mem_resp_i_2 \de_io_store_mem_resp_i_2
end
attribute \hdlname "\\cva6_lsu_model"
attribute \src "cva6_lsu_model.v:12.1-228.10"
module \cva6_lsu_model
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 8 $0\instr_i_pc[7:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 32 $0\load_instr_i_queue[31:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 8 $0\load_instr_i_queue_pc[7:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 2 $0\load_instr_queue_state[1:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 2 $0\queue_commit_ptr[1:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 2 $0\queue_serve_ptr[1:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 2 $0\queue_store_ptr[1:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire $0\ready_flag[0:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 32 $0\store_instr_i_queue[0][31:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 32 $0\store_instr_i_queue[1][31:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 32 $0\store_instr_i_queue[2][31:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 32 $0\store_instr_i_queue[3][31:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 8 $0\store_instr_i_queue_pc[0][7:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 8 $0\store_instr_i_queue_pc[1][7:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 8 $0\store_instr_i_queue_pc[2][7:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 8 $0\store_instr_i_queue_pc[3][7:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 2 $0\store_instr_queue_state[0][1:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 2 $0\store_instr_queue_state[1][1:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 2 $0\store_instr_queue_state[2][1:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 2 $0\store_instr_queue_state[3][1:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 8 $2\instr_i_pc[7:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 2 $3$mem2reg_rd$\store_instr_queue_state$cva6_lsu_model.v:142$410_DATA[1:0]$509
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 2 $3$mem2reg_rd$\store_instr_queue_state$cva6_lsu_model.v:193$420_DATA[1:0]$585
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 2 $3$mem2reg_rd$\store_instr_queue_state$cva6_lsu_model.v:202$422_DATA[1:0]$594
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 8 $3\instr_i_pc[7:0]
  attribute \unused_bits "0 1 2"
  wire width 12 $4$mem2reg_rd$\store_instr_i_queue$cva6_lsu_model.v:159$414_DATA[31:0]$545
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 8 $4$mem2reg_rd$\store_instr_i_queue_pc$cva6_lsu_model.v:160$416_DATA[7:0]$547
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  attribute \unused_bits "1"
  wire width 2 $4$mem2reg_rd$\store_instr_queue_state$cva6_lsu_model.v:161$415_DATA[1:0]$546
  attribute \unused_bits "0 1 2"
  wire width 12 $5$mem2reg_rd$\store_instr_i_queue$cva6_lsu_model.v:183$417_DATA[31:0]$572
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 8 $5$mem2reg_rd$\store_instr_i_queue_pc$cva6_lsu_model.v:184$419_DATA[7:0]$574
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  attribute \unused_bits "1"
  wire width 2 $5$mem2reg_rd$\store_instr_queue_state$cva6_lsu_model.v:185$418_DATA[1:0]$573
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 8 $5\instr_i_pc[7:0]
  wire width 2 $add$cva6_lsu_model.v:148$517_Y
  attribute \src "cva6_lsu_model.v:149.34-149.48"
  attribute \unused_bits "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $add$cva6_lsu_model.v:149$518_Y
  attribute \src "cva6_lsu_model.v:169.34-169.48"
  attribute \unused_bits "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $add$cva6_lsu_model.v:169$553_Y
  attribute \src "cva6_lsu_model.v:197.40-197.59"
  attribute \unused_bits "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $add$cva6_lsu_model.v:197$589_Y
  attribute \src "cva6_lsu_model.v:206.41-206.61"
  attribute \unused_bits "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $add$cva6_lsu_model.v:206$598_Y
  wire width 8 $auto$async2sync.cc:140:execute$10720
  wire width 2 $auto$async2sync.cc:140:execute$10722
  wire width 2 $auto$async2sync.cc:140:execute$10724
  wire width 2 $auto$async2sync.cc:140:execute$10726
  wire width 32 $auto$async2sync.cc:140:execute$10728
  wire width 8 $auto$async2sync.cc:140:execute$10730
  wire width 2 $auto$async2sync.cc:140:execute$10732
  wire $auto$async2sync.cc:140:execute$10734
  wire width 32 $auto$async2sync.cc:140:execute$10736
  wire width 32 $auto$async2sync.cc:140:execute$10738
  wire $auto$async2sync.cc:140:execute$10740
  wire $auto$async2sync.cc:140:execute$10742
  wire $auto$async2sync.cc:140:execute$10744
  wire $auto$async2sync.cc:140:execute$10746
  wire $auto$async2sync.cc:140:execute$10748
  wire $auto$async2sync.cc:140:execute$10750
  wire width 32 $auto$async2sync.cc:140:execute$10752
  wire width 32 $auto$async2sync.cc:140:execute$10754
  wire width 32 $auto$async2sync.cc:140:execute$10756
  wire width 32 $auto$async2sync.cc:140:execute$10758
  wire width 8 $auto$async2sync.cc:140:execute$10760
  wire width 8 $auto$async2sync.cc:140:execute$10762
  wire width 8 $auto$async2sync.cc:140:execute$10764
  wire width 8 $auto$async2sync.cc:140:execute$10766
  wire width 2 $auto$async2sync.cc:140:execute$10768
  wire width 2 $auto$async2sync.cc:140:execute$10770
  wire width 2 $auto$async2sync.cc:140:execute$10772
  wire width 2 $auto$async2sync.cc:140:execute$10774
  wire width 2 $auto$rtlil.cc:2817:Anyseq$10819
  wire width 2 $auto$rtlil.cc:2817:Anyseq$10821
  wire width 2 $auto$rtlil.cc:2817:Anyseq$10823
  wire width 2 $auto$rtlil.cc:2817:Anyseq$10825
  wire width 2 $auto$rtlil.cc:2817:Anyseq$10827
  wire width 2 $auto$rtlil.cc:2817:Anyseq$10829
  wire width 8 $auto$rtlil.cc:2817:Anyseq$10831
  wire width 8 $auto$rtlil.cc:2817:Anyseq$10833
  wire width 8 $auto$rtlil.cc:2817:Anyseq$10835
  wire width 8 $auto$rtlil.cc:2817:Anyseq$10837
  wire $auto$rtlil.cc:2817:Anyseq$10839
  wire $auto$rtlil.cc:2817:Anyseq$10841
  wire $auto$rtlil.cc:2817:Anyseq$10843
  wire width 12 $auto$rtlil.cc:2817:Anyseq$10845
  wire width 12 $auto$rtlil.cc:2817:Anyseq$10847
  wire width 12 $auto$rtlil.cc:2817:Anyseq$10849
  wire width 12 $auto$rtlil.cc:2817:Anyseq$10851
  wire width 8 $auto$rtlil.cc:2817:Anyseq$10853
  wire width 8 $auto$rtlil.cc:2817:Anyseq$10855
  wire $auto$rtlil.cc:2817:Anyseq$10857
  wire $auto$rtlil.cc:2817:Anyseq$10859
  wire width 12 $auto$rtlil.cc:2817:Anyseq$10861
  wire width 12 $auto$rtlil.cc:2817:Anyseq$10863
  attribute \src "cva6_lsu_model.v:161.28-161.76"
  wire $eq$cva6_lsu_model.v:161$551_Y
  attribute \src "cva6_lsu_model.v:172.21-172.48"
  wire $eq$cva6_lsu_model.v:172$562_Y
  attribute \src "cva6_lsu_model.v:179.26-179.53"
  wire $eq$cva6_lsu_model.v:179$563_Y
  attribute \src "cva6_lsu_model.v:185.20-185.68"
  wire $eq$cva6_lsu_model.v:185$578_Y
  attribute \src "cva6_lsu_model.v:186.21-186.48"
  wire $eq$cva6_lsu_model.v:186$580_Y
  attribute \src "cva6_lsu_model.v:160.29-160.82"
  wire $ge$cva6_lsu_model.v:160$549_Y
  attribute \src "cva6_lsu_model.v:184.21-184.85"
  wire $ge$cva6_lsu_model.v:184$576_Y
  attribute \src "cva6_lsu_model.v:141.17-141.60"
  wire $logic_and$cva6_lsu_model.v:141$500_Y
  attribute \src "cva6_lsu_model.v:153.17-153.55"
  wire $logic_and$cva6_lsu_model.v:153$519_Y
  attribute \src "cva6_lsu_model.v:141.42-141.60"
  wire $logic_not$cva6_lsu_model.v:141$499_Y
  attribute \src "cva6_lsu_model.v:159.25-160.83"
  wire $logic_or$cva6_lsu_model.v:159$550_Y
  attribute \src "cva6_lsu_model.v:159.25-161.76"
  wire $logic_or$cva6_lsu_model.v:159$552_Y
  attribute \src "cva6_lsu_model.v:183.27-184.86"
  wire $logic_or$cva6_lsu_model.v:183$577_Y
  attribute \src "cva6_lsu_model.v:183.27-185.68"
  wire $logic_or$cva6_lsu_model.v:183$579_Y
  attribute \src "cva6_lsu_model.v:142.21-142.66"
  wire $ne$cva6_lsu_model.v:142$510_Y
  attribute \src "cva6_lsu_model.v:154.21-154.48"
  wire $ne$cva6_lsu_model.v:154$536_Y
  attribute \src "cva6_lsu_model.v:159.26-159.91"
  wire $ne$cva6_lsu_model.v:159$548_Y
  attribute \src "cva6_lsu_model.v:183.28-183.98"
  wire $ne$cva6_lsu_model.v:183$575_Y
  attribute \src "cva6_lsu_model.v:193.21-193.66"
  wire $ne$cva6_lsu_model.v:193$586_Y
  attribute \src "cva6_lsu_model.v:202.21-202.67"
  wire $ne$cva6_lsu_model.v:202$595_Y
  wire width 2 $procmux$1034_Y
  wire $procmux$1035_CMP
  wire $procmux$1036_CMP
  wire $procmux$1037_CMP
  wire $procmux$1038_CMP
  wire width 2 $procmux$1069_Y
  wire width 2 $procmux$1072_Y
  wire width 2 $procmux$1074_Y
  wire width 2 $procmux$1077_Y
  wire $procmux$1078_CMP
  wire width 2 $procmux$1080_Y
  wire width 2 $procmux$1082_Y
  wire width 2 $procmux$1085_Y
  wire $procmux$1086_CMP
  wire width 2 $procmux$1088_Y
  wire width 2 $procmux$1094_Y
  wire width 2 $procmux$1097_Y
  wire width 2 $procmux$1099_Y
  wire width 2 $procmux$1103_Y
  wire $procmux$1104_CMP
  wire width 2 $procmux$1106_Y
  wire width 2 $procmux$1108_Y
  wire width 2 $procmux$1112_Y
  wire $procmux$1113_CMP
  wire width 2 $procmux$1115_Y
  wire width 2 $procmux$1122_Y
  wire width 2 $procmux$1125_Y
  wire width 2 $procmux$1127_Y
  wire width 2 $procmux$1132_Y
  wire $procmux$1133_CMP
  wire width 2 $procmux$1135_Y
  wire width 2 $procmux$1137_Y
  wire width 2 $procmux$1142_Y
  wire $procmux$1143_CMP
  wire width 2 $procmux$1145_Y
  wire width 2 $procmux$1153_Y
  wire width 2 $procmux$1156_Y
  wire width 2 $procmux$1158_Y
  wire width 2 $procmux$1164_Y
  wire $procmux$1165_CMP
  wire width 2 $procmux$1167_Y
  wire width 2 $procmux$1169_Y
  wire width 2 $procmux$1175_Y
  wire $procmux$1176_CMP
  wire width 2 $procmux$1178_Y
  wire width 8 $procmux$1183_Y
  wire width 8 $procmux$1186_Y
  wire width 8 $procmux$1192_Y
  wire width 8 $procmux$1195_Y
  wire width 8 $procmux$1202_Y
  wire width 8 $procmux$1205_Y
  wire width 8 $procmux$1213_Y
  wire width 8 $procmux$1216_Y
  wire width 32 $procmux$1221_Y
  wire width 32 $procmux$1224_Y
  wire width 32 $procmux$1230_Y
  wire width 32 $procmux$1233_Y
  wire width 32 $procmux$1240_Y
  wire width 32 $procmux$1243_Y
  wire width 32 $procmux$1251_Y
  wire width 32 $procmux$1254_Y
  wire $procmux$1260_Y
  wire $procmux$1262_Y
  wire $procmux$1266_Y
  wire width 2 $procmux$1270_Y
  wire width 2 $procmux$1272_Y
  wire width 2 $procmux$1275_Y
  wire width 2 $procmux$1279_Y
  wire width 2 $procmux$1281_Y
  wire width 2 $procmux$1285_Y
  wire width 2 $procmux$1288_Y
  wire width 8 $procmux$1294_Y
  wire width 32 $procmux$1300_Y
  wire width 2 $procmux$1306_Y
  wire width 2 $procmux$1312_Y
  wire width 2 $procmux$1318_Y
  wire width 2 $procmux$640_Y
  wire width 2 $procmux$672_Y
  wire width 8 $procmux$691_Y
  wire width 8 $procmux$697_Y
  wire width 8 $procmux$700_Y
  attribute \unused_bits "1"
  wire width 2 $procmux$711_Y
  attribute \unused_bits "1"
  wire width 2 $procmux$714_Y
  attribute \unused_bits "12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $procmux$719_Y
  attribute \unused_bits "12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $procmux$725_Y
  attribute \unused_bits "12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $procmux$728_Y
  wire width 8 $procmux$860_Y
  attribute \unused_bits "1"
  wire width 2 $procmux$871_Y
  attribute \unused_bits "12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $procmux$882_Y
  attribute \src "cva6_lsu_model.v:13.16-13.21"
  wire input 1 \clk_i
  attribute \src "cva6_lsu_model.v:75.16-75.29"
  wire width 32 \inner_instr_i
  attribute \src "cva6_lsu_model.v:77.9-77.28"
  wire \inner_instr_valid_i
  attribute \src "cva6_lsu_model.v:79.9-79.24"
  wire \inner_is_load_i
  attribute \src "cva6_lsu_model.v:83.9-83.30"
  wire \inner_load_mem_resp_i
  attribute \src "cva6_lsu_model.v:81.9-81.31"
  wire \inner_store_mem_resp_i
  attribute \src "cva6_lsu_model.v:15.23-15.30"
  wire width 32 input 3 \instr_i
  attribute \src "cva6_lsu_model.v:32.17-32.27"
  wire width 8 \instr_i_pc
  attribute \src "cva6_lsu_model.v:18.16-18.29"
  wire input 6 \instr_valid_i
  attribute \src "cva6_lsu_model.v:16.16-16.25"
  wire input 4 \is_load_i
  attribute \src "cva6_lsu_model.v:42.16-42.34"
  wire width 32 \load_instr_i_queue
  attribute \src "cva6_lsu_model.v:43.17-43.38"
  wire width 8 \load_instr_i_queue_pc
  attribute \src "cva6_lsu_model.v:44.15-44.37"
  wire width 2 \load_instr_queue_state
  attribute \src "cva6_lsu_model.v:20.16-20.31"
  wire input 8 \load_mem_resp_i
  attribute \src "cva6_lsu_model.v:21.17-21.27"
  wire output 9 \load_req_o
  attribute \src "cva6_lsu_model.v:25.25-25.52"
  wire width 2 output 12 \port_load_instr_queue_state
  attribute \src "cva6_lsu_model.v:24.29-24.57"
  wire width 8 output 11 \port_store_instr_queue_state
  attribute \src "cva6_lsu_model.v:39.17-39.33"
  wire width 2 \queue_commit_ptr
  attribute \src "cva6_lsu_model.v:40.17-40.32"
  wire width 2 \queue_serve_ptr
  attribute \src "cva6_lsu_model.v:38.17-38.32"
  wire width 2 \queue_store_ptr
  attribute \src "cva6_lsu_model.v:64.9-64.19"
  wire \ready_flag
  attribute \src "cva6_lsu_model.v:22.17-22.24"
  wire output 10 \ready_o
  attribute \src "cva6_lsu_model.v:14.16-14.22"
  wire input 2 \rst_ni
  attribute \src "cva6_lsu_model.v:17.16-17.30"
  wire input 5 \store_commit_i
  attribute \src "cva6_lsu_model.v:35.16-35.35"
  wire width 32 \store_instr_i_queue[0]
  attribute \src "cva6_lsu_model.v:35.16-35.35"
  wire width 32 \store_instr_i_queue[1]
  attribute \src "cva6_lsu_model.v:35.16-35.35"
  wire width 32 \store_instr_i_queue[2]
  attribute \src "cva6_lsu_model.v:35.16-35.35"
  wire width 32 \store_instr_i_queue[3]
  attribute \src "cva6_lsu_model.v:36.17-36.39"
  wire width 8 \store_instr_i_queue_pc[0]
  attribute \src "cva6_lsu_model.v:36.17-36.39"
  wire width 8 \store_instr_i_queue_pc[1]
  attribute \src "cva6_lsu_model.v:36.17-36.39"
  wire width 8 \store_instr_i_queue_pc[2]
  attribute \src "cva6_lsu_model.v:36.17-36.39"
  wire width 8 \store_instr_i_queue_pc[3]
  attribute \src "cva6_lsu_model.v:37.15-37.38"
  wire width 2 \store_instr_queue_state[0]
  attribute \src "cva6_lsu_model.v:37.15-37.38"
  wire width 2 \store_instr_queue_state[1]
  attribute \src "cva6_lsu_model.v:37.15-37.38"
  wire width 2 \store_instr_queue_state[2]
  attribute \src "cva6_lsu_model.v:37.15-37.38"
  wire width 2 \store_instr_queue_state[3]
  attribute \src "cva6_lsu_model.v:19.16-19.32"
  wire input 7 \store_mem_resp_i
  attribute \src "cva6_lsu_model.v:76.16-76.31"
  wire width 32 \x_inner_instr_i
  attribute \src "cva6_lsu_model.v:78.9-78.30"
  wire \x_inner_instr_valid_i
  attribute \src "cva6_lsu_model.v:80.9-80.26"
  wire \x_inner_is_load_i
  attribute \src "cva6_lsu_model.v:148.40-148.59"
  cell $add $add$cva6_lsu_model.v:148$517
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \queue_store_ptr
    connect \B 1'1
    connect \Y $add$cva6_lsu_model.v:148$517_Y
  end
  attribute \src "cva6_lsu_model.v:149.34-149.48"
  cell $add $add$cva6_lsu_model.v:149$518
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 8
    connect \A \instr_i_pc
    connect \B 1'1
    connect \Y $add$cva6_lsu_model.v:149$518_Y [7:0]
  end
  attribute \src "cva6_lsu_model.v:169.34-169.48"
  cell $add $add$cva6_lsu_model.v:169$553
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 8
    connect \A $2\instr_i_pc[7:0]
    connect \B 1'1
    connect \Y $add$cva6_lsu_model.v:169$553_Y [7:0]
  end
  attribute \src "cva6_lsu_model.v:197.40-197.59"
  cell $add $add$cva6_lsu_model.v:197$589
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \queue_serve_ptr
    connect \B 1'1
    connect \Y $add$cva6_lsu_model.v:197$589_Y [1:0]
  end
  attribute \src "cva6_lsu_model.v:206.41-206.61"
  cell $add $add$cva6_lsu_model.v:206$598
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \queue_commit_ptr
    connect \B 1'1
    connect \Y $add$cva6_lsu_model.v:206$598_Y [1:0]
  end
  cell $mux $auto$async2sync.cc:149:execute$10721
    parameter \WIDTH 8
    connect \A 8'00000000
    connect \B $auto$async2sync.cc:140:execute$10720
    connect \S \rst_ni
    connect \Y \instr_i_pc
  end
  cell $mux $auto$async2sync.cc:149:execute$10723
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$async2sync.cc:140:execute$10722
    connect \S \rst_ni
    connect \Y \queue_store_ptr
  end
  cell $mux $auto$async2sync.cc:149:execute$10725
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$async2sync.cc:140:execute$10724
    connect \S \rst_ni
    connect \Y \queue_commit_ptr
  end
  cell $mux $auto$async2sync.cc:149:execute$10727
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$async2sync.cc:140:execute$10726
    connect \S \rst_ni
    connect \Y \queue_serve_ptr
  end
  cell $mux $auto$async2sync.cc:149:execute$10729
    parameter \WIDTH 32
    connect \A 0
    connect \B $auto$async2sync.cc:140:execute$10728
    connect \S \rst_ni
    connect \Y \load_instr_i_queue
  end
  cell $mux $auto$async2sync.cc:149:execute$10731
    parameter \WIDTH 8
    connect \A 8'00000000
    connect \B $auto$async2sync.cc:140:execute$10730
    connect \S \rst_ni
    connect \Y \load_instr_i_queue_pc
  end
  cell $mux $auto$async2sync.cc:149:execute$10733
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$async2sync.cc:140:execute$10732
    connect \S \rst_ni
    connect \Y \load_instr_queue_state
  end
  cell $mux $auto$async2sync.cc:149:execute$10735
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $auto$async2sync.cc:140:execute$10734
    connect \S \rst_ni
    connect \Y \ready_flag
  end
  cell $mux $auto$async2sync.cc:149:execute$10737
    parameter \WIDTH 32
    connect \A 0
    connect \B $auto$async2sync.cc:140:execute$10736
    connect \S \rst_ni
    connect \Y \inner_instr_i
  end
  cell $mux $auto$async2sync.cc:149:execute$10739
    parameter \WIDTH 32
    connect \A 0
    connect \B $auto$async2sync.cc:140:execute$10738
    connect \S \rst_ni
    connect \Y \x_inner_instr_i
  end
  cell $mux $auto$async2sync.cc:149:execute$10741
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$async2sync.cc:140:execute$10740
    connect \S \rst_ni
    connect \Y \inner_instr_valid_i
  end
  cell $mux $auto$async2sync.cc:149:execute$10743
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$async2sync.cc:140:execute$10742
    connect \S \rst_ni
    connect \Y \x_inner_instr_valid_i
  end
  cell $mux $auto$async2sync.cc:149:execute$10745
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$async2sync.cc:140:execute$10744
    connect \S \rst_ni
    connect \Y \inner_is_load_i
  end
  cell $mux $auto$async2sync.cc:149:execute$10747
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$async2sync.cc:140:execute$10746
    connect \S \rst_ni
    connect \Y \x_inner_is_load_i
  end
  cell $mux $auto$async2sync.cc:149:execute$10749
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$async2sync.cc:140:execute$10748
    connect \S \rst_ni
    connect \Y \inner_store_mem_resp_i
  end
  cell $mux $auto$async2sync.cc:149:execute$10751
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$async2sync.cc:140:execute$10750
    connect \S \rst_ni
    connect \Y \inner_load_mem_resp_i
  end
  cell $mux $auto$async2sync.cc:149:execute$10753
    parameter \WIDTH 32
    connect \A 0
    connect \B $auto$async2sync.cc:140:execute$10752
    connect \S \rst_ni
    connect \Y \store_instr_i_queue[0]
  end
  cell $mux $auto$async2sync.cc:149:execute$10755
    parameter \WIDTH 32
    connect \A 0
    connect \B $auto$async2sync.cc:140:execute$10754
    connect \S \rst_ni
    connect \Y \store_instr_i_queue[1]
  end
  cell $mux $auto$async2sync.cc:149:execute$10757
    parameter \WIDTH 32
    connect \A 0
    connect \B $auto$async2sync.cc:140:execute$10756
    connect \S \rst_ni
    connect \Y \store_instr_i_queue[2]
  end
  cell $mux $auto$async2sync.cc:149:execute$10759
    parameter \WIDTH 32
    connect \A 0
    connect \B $auto$async2sync.cc:140:execute$10758
    connect \S \rst_ni
    connect \Y \store_instr_i_queue[3]
  end
  cell $mux $auto$async2sync.cc:149:execute$10761
    parameter \WIDTH 8
    connect \A 8'00000000
    connect \B $auto$async2sync.cc:140:execute$10760
    connect \S \rst_ni
    connect \Y \store_instr_i_queue_pc[0]
  end
  cell $mux $auto$async2sync.cc:149:execute$10763
    parameter \WIDTH 8
    connect \A 8'00000000
    connect \B $auto$async2sync.cc:140:execute$10762
    connect \S \rst_ni
    connect \Y \store_instr_i_queue_pc[1]
  end
  cell $mux $auto$async2sync.cc:149:execute$10765
    parameter \WIDTH 8
    connect \A 8'00000000
    connect \B $auto$async2sync.cc:140:execute$10764
    connect \S \rst_ni
    connect \Y \store_instr_i_queue_pc[2]
  end
  cell $mux $auto$async2sync.cc:149:execute$10767
    parameter \WIDTH 8
    connect \A 8'00000000
    connect \B $auto$async2sync.cc:140:execute$10766
    connect \S \rst_ni
    connect \Y \store_instr_i_queue_pc[3]
  end
  cell $mux $auto$async2sync.cc:149:execute$10769
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$async2sync.cc:140:execute$10768
    connect \S \rst_ni
    connect \Y \store_instr_queue_state[0]
  end
  cell $mux $auto$async2sync.cc:149:execute$10771
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$async2sync.cc:140:execute$10770
    connect \S \rst_ni
    connect \Y \store_instr_queue_state[1]
  end
  cell $mux $auto$async2sync.cc:149:execute$10773
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$async2sync.cc:140:execute$10772
    connect \S \rst_ni
    connect \Y \store_instr_queue_state[2]
  end
  cell $mux $auto$async2sync.cc:149:execute$10775
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$async2sync.cc:140:execute$10774
    connect \S \rst_ni
    connect \Y \store_instr_queue_state[3]
  end
  cell $anyseq $auto$setundef.cc:501:execute$10818
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:2817:Anyseq$10819
  end
  cell $anyseq $auto$setundef.cc:501:execute$10820
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:2817:Anyseq$10821
  end
  cell $anyseq $auto$setundef.cc:501:execute$10822
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:2817:Anyseq$10823
  end
  cell $anyseq $auto$setundef.cc:501:execute$10824
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:2817:Anyseq$10825
  end
  cell $anyseq $auto$setundef.cc:501:execute$10826
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:2817:Anyseq$10827
  end
  cell $anyseq $auto$setundef.cc:501:execute$10828
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:2817:Anyseq$10829
  end
  cell $anyseq $auto$setundef.cc:501:execute$10830
    parameter \WIDTH 8
    connect \Y $auto$rtlil.cc:2817:Anyseq$10831
  end
  cell $anyseq $auto$setundef.cc:501:execute$10832
    parameter \WIDTH 8
    connect \Y $auto$rtlil.cc:2817:Anyseq$10833
  end
  cell $anyseq $auto$setundef.cc:501:execute$10834
    parameter \WIDTH 8
    connect \Y $auto$rtlil.cc:2817:Anyseq$10835
  end
  cell $anyseq $auto$setundef.cc:501:execute$10836
    parameter \WIDTH 8
    connect \Y $auto$rtlil.cc:2817:Anyseq$10837
  end
  cell $anyseq $auto$setundef.cc:501:execute$10838
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$10839
  end
  cell $anyseq $auto$setundef.cc:501:execute$10840
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$10841
  end
  cell $anyseq $auto$setundef.cc:501:execute$10842
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$10843
  end
  cell $anyseq $auto$setundef.cc:501:execute$10844
    parameter \WIDTH 12
    connect \Y $auto$rtlil.cc:2817:Anyseq$10845
  end
  cell $anyseq $auto$setundef.cc:501:execute$10846
    parameter \WIDTH 12
    connect \Y $auto$rtlil.cc:2817:Anyseq$10847
  end
  cell $anyseq $auto$setundef.cc:501:execute$10848
    parameter \WIDTH 12
    connect \Y $auto$rtlil.cc:2817:Anyseq$10849
  end
  cell $anyseq $auto$setundef.cc:501:execute$10850
    parameter \WIDTH 12
    connect \Y $auto$rtlil.cc:2817:Anyseq$10851
  end
  cell $anyseq $auto$setundef.cc:501:execute$10852
    parameter \WIDTH 8
    connect \Y $auto$rtlil.cc:2817:Anyseq$10853
  end
  cell $anyseq $auto$setundef.cc:501:execute$10854
    parameter \WIDTH 8
    connect \Y $auto$rtlil.cc:2817:Anyseq$10855
  end
  cell $anyseq $auto$setundef.cc:501:execute$10856
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$10857
  end
  cell $anyseq $auto$setundef.cc:501:execute$10858
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$10859
  end
  cell $anyseq $auto$setundef.cc:501:execute$10860
    parameter \WIDTH 12
    connect \Y $auto$rtlil.cc:2817:Anyseq$10861
  end
  cell $anyseq $auto$setundef.cc:501:execute$10862
    parameter \WIDTH 12
    connect \Y $auto$rtlil.cc:2817:Anyseq$10863
  end
  attribute \src "cva6_lsu_model.v:161.28-161.76"
  cell $not $eq$cva6_lsu_model.v:161$551
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $4$mem2reg_rd$\store_instr_queue_state$cva6_lsu_model.v:161$415_DATA[1:0]$546 [0]
    connect \Y $eq$cva6_lsu_model.v:161$551_Y
  end
  attribute \src "cva6_lsu_model.v:172.21-172.48"
  cell $logic_not $eq$cva6_lsu_model.v:172$562
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \load_instr_queue_state
    connect \Y $eq$cva6_lsu_model.v:172$562_Y
  end
  attribute \src "cva6_lsu_model.v:179.26-179.53"
  cell $eq $eq$cva6_lsu_model.v:179$563
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \load_instr_queue_state
    connect \B 2'10
    connect \Y $eq$cva6_lsu_model.v:179$563_Y
  end
  attribute \src "cva6_lsu_model.v:185.20-185.68"
  cell $not $eq$cva6_lsu_model.v:185$578
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $5$mem2reg_rd$\store_instr_queue_state$cva6_lsu_model.v:185$418_DATA[1:0]$573 [0]
    connect \Y $eq$cva6_lsu_model.v:185$578_Y
  end
  attribute \src "cva6_lsu_model.v:186.21-186.48"
  cell $eq $eq$cva6_lsu_model.v:186$580
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \load_instr_queue_state
    connect \B 2'11
    connect \Y $eq$cva6_lsu_model.v:186$580_Y
  end
  attribute \src "cva6_lsu_model.v:72.25-72.56"
  cell $eq $eq$cva6_lsu_model.v:72$431
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \load_instr_queue_state
    connect \B 1'1
    connect \Y \load_req_o
  end
  attribute \src "cva6_lsu_model.v:160.29-160.82"
  cell $ge $ge$cva6_lsu_model.v:160$549
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A $4$mem2reg_rd$\store_instr_i_queue_pc$cva6_lsu_model.v:160$416_DATA[7:0]$547
    connect \B $2\instr_i_pc[7:0]
    connect \Y $ge$cva6_lsu_model.v:160$549_Y
  end
  attribute \src "cva6_lsu_model.v:184.21-184.85"
  cell $ge $ge$cva6_lsu_model.v:184$576
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A $5$mem2reg_rd$\store_instr_i_queue_pc$cva6_lsu_model.v:184$419_DATA[7:0]$574
    connect \B \load_instr_i_queue_pc
    connect \Y $ge$cva6_lsu_model.v:184$576_Y
  end
  attribute \src "cva6_lsu_model.v:141.17-141.60"
  cell $logic_and $logic_and$cva6_lsu_model.v:141$500
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_inner_instr_valid_i
    connect \B $logic_not$cva6_lsu_model.v:141$499_Y
    connect \Y $logic_and$cva6_lsu_model.v:141$500_Y
  end
  attribute \src "cva6_lsu_model.v:153.17-153.55"
  cell $logic_and $logic_and$cva6_lsu_model.v:153$519
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \inner_instr_valid_i
    connect \B \inner_is_load_i
    connect \Y $logic_and$cva6_lsu_model.v:153$519_Y
  end
  attribute \src "cva6_lsu_model.v:141.42-141.60"
  cell $logic_not $logic_not$cva6_lsu_model.v:141$499
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_inner_is_load_i
    connect \Y $logic_not$cva6_lsu_model.v:141$499_Y
  end
  attribute \src "cva6_lsu_model.v:159.25-160.83"
  cell $logic_or $logic_or$cva6_lsu_model.v:159$550
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $ne$cva6_lsu_model.v:159$548_Y
    connect \B $ge$cva6_lsu_model.v:160$549_Y
    connect \Y $logic_or$cva6_lsu_model.v:159$550_Y
  end
  attribute \src "cva6_lsu_model.v:159.25-161.76"
  cell $logic_or $logic_or$cva6_lsu_model.v:159$552
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$cva6_lsu_model.v:159$550_Y
    connect \B $eq$cva6_lsu_model.v:161$551_Y
    connect \Y $logic_or$cva6_lsu_model.v:159$552_Y
  end
  attribute \src "cva6_lsu_model.v:183.27-184.86"
  cell $logic_or $logic_or$cva6_lsu_model.v:183$577
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $ne$cva6_lsu_model.v:183$575_Y
    connect \B $ge$cva6_lsu_model.v:184$576_Y
    connect \Y $logic_or$cva6_lsu_model.v:183$577_Y
  end
  attribute \src "cva6_lsu_model.v:183.27-185.68"
  cell $logic_or $logic_or$cva6_lsu_model.v:183$579
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$cva6_lsu_model.v:183$577_Y
    connect \B $eq$cva6_lsu_model.v:185$578_Y
    connect \Y $logic_or$cva6_lsu_model.v:183$579_Y
  end
  attribute \src "cva6_lsu_model.v:142.21-142.66"
  cell $reduce_bool $ne$cva6_lsu_model.v:142$510
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $3$mem2reg_rd$\store_instr_queue_state$cva6_lsu_model.v:142$410_DATA[1:0]$509
    connect \Y $ne$cva6_lsu_model.v:142$510_Y
  end
  attribute \src "cva6_lsu_model.v:154.21-154.48"
  cell $reduce_bool $ne$cva6_lsu_model.v:154$536
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \load_instr_queue_state
    connect \Y $ne$cva6_lsu_model.v:154$536_Y
  end
  attribute \src "cva6_lsu_model.v:159.26-159.91"
  cell $ne $ne$cva6_lsu_model.v:159$548
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A $4$mem2reg_rd$\store_instr_i_queue$cva6_lsu_model.v:159$414_DATA[31:0]$545 [11:3]
    connect \B \inner_instr_i [11:3]
    connect \Y $ne$cva6_lsu_model.v:159$548_Y
  end
  attribute \src "cva6_lsu_model.v:183.28-183.98"
  cell $ne $ne$cva6_lsu_model.v:183$575
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A $5$mem2reg_rd$\store_instr_i_queue$cva6_lsu_model.v:183$417_DATA[31:0]$572 [11:3]
    connect \B \load_instr_i_queue [11:3]
    connect \Y $ne$cva6_lsu_model.v:183$575_Y
  end
  attribute \src "cva6_lsu_model.v:193.21-193.66"
  cell $ne $ne$cva6_lsu_model.v:193$586
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $3$mem2reg_rd$\store_instr_queue_state$cva6_lsu_model.v:193$420_DATA[1:0]$585
    connect \B 1'1
    connect \Y $ne$cva6_lsu_model.v:193$586_Y
  end
  attribute \src "cva6_lsu_model.v:202.21-202.67"
  cell $ne $ne$cva6_lsu_model.v:202$595
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $3$mem2reg_rd$\store_instr_queue_state$cva6_lsu_model.v:202$422_DATA[1:0]$594
    connect \B 2'11
    connect \Y $ne$cva6_lsu_model.v:202$595_Y
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10229
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 8'00000000
    parameter \WIDTH 8
    connect \CLK \clk_i
    connect \D $0\instr_i_pc[7:0]
    connect \Q $auto$async2sync.cc:140:execute$10720
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10230
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D $0\queue_store_ptr[1:0]
    connect \Q $auto$async2sync.cc:140:execute$10722
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10231
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D $0\queue_commit_ptr[1:0]
    connect \Q $auto$async2sync.cc:140:execute$10724
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10232
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D $0\queue_serve_ptr[1:0]
    connect \Q $auto$async2sync.cc:140:execute$10726
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10233
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $0\load_instr_i_queue[31:0]
    connect \Q $auto$async2sync.cc:140:execute$10728
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10234
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 8'00000000
    parameter \WIDTH 8
    connect \CLK \clk_i
    connect \D $0\load_instr_i_queue_pc[7:0]
    connect \Q $auto$async2sync.cc:140:execute$10730
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10235
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D $0\load_instr_queue_state[1:0]
    connect \Q $auto$async2sync.cc:140:execute$10732
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10248
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'1
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $0\ready_flag[0:0]
    connect \Q $auto$async2sync.cc:140:execute$10734
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10249
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D \instr_i
    connect \Q $auto$async2sync.cc:140:execute$10736
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10250
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D \inner_instr_i
    connect \Q $auto$async2sync.cc:140:execute$10738
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10251
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D \instr_valid_i
    connect \Q $auto$async2sync.cc:140:execute$10740
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10252
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D \inner_instr_valid_i
    connect \Q $auto$async2sync.cc:140:execute$10742
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10253
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D \is_load_i
    connect \Q $auto$async2sync.cc:140:execute$10744
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10254
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D \inner_is_load_i
    connect \Q $auto$async2sync.cc:140:execute$10746
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10255
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D \store_mem_resp_i
    connect \Q $auto$async2sync.cc:140:execute$10748
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10257
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D \load_mem_resp_i
    connect \Q $auto$async2sync.cc:140:execute$10750
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10262
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $0\store_instr_i_queue[0][31:0]
    connect \Q $auto$async2sync.cc:140:execute$10752
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10263
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $0\store_instr_i_queue[1][31:0]
    connect \Q $auto$async2sync.cc:140:execute$10754
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10264
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $0\store_instr_i_queue[2][31:0]
    connect \Q $auto$async2sync.cc:140:execute$10756
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10265
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $0\store_instr_i_queue[3][31:0]
    connect \Q $auto$async2sync.cc:140:execute$10758
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10266
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 8'00000000
    parameter \WIDTH 8
    connect \CLK \clk_i
    connect \D $0\store_instr_i_queue_pc[0][7:0]
    connect \Q $auto$async2sync.cc:140:execute$10760
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10267
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 8'00000000
    parameter \WIDTH 8
    connect \CLK \clk_i
    connect \D $0\store_instr_i_queue_pc[1][7:0]
    connect \Q $auto$async2sync.cc:140:execute$10762
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10268
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 8'00000000
    parameter \WIDTH 8
    connect \CLK \clk_i
    connect \D $0\store_instr_i_queue_pc[2][7:0]
    connect \Q $auto$async2sync.cc:140:execute$10764
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10269
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 8'00000000
    parameter \WIDTH 8
    connect \CLK \clk_i
    connect \D $0\store_instr_i_queue_pc[3][7:0]
    connect \Q $auto$async2sync.cc:140:execute$10766
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10270
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D $0\store_instr_queue_state[0][1:0]
    connect \Q $auto$async2sync.cc:140:execute$10768
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10271
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D $0\store_instr_queue_state[1][1:0]
    connect \Q $auto$async2sync.cc:140:execute$10770
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10272
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D $0\store_instr_queue_state[2][1:0]
    connect \Q $auto$async2sync.cc:140:execute$10772
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10273
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D $0\store_instr_queue_state[3][1:0]
    connect \Q $auto$async2sync.cc:140:execute$10774
    connect \SRST \rst_ni
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:142.21-142.66|cva6_lsu_model.v:142.17-150.20"
  cell $mux $procmux$1029
    parameter \WIDTH 8
    connect \A $add$cva6_lsu_model.v:149$518_Y [7:0]
    connect \B \instr_i_pc
    connect \S $ne$cva6_lsu_model.v:142$510_Y
    connect \Y $3\instr_i_pc[7:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $pmux $procmux$1034
    parameter \S_WIDTH 4
    parameter \WIDTH 2
    connect \A $auto$rtlil.cc:2817:Anyseq$10819
    connect \B { \store_instr_queue_state[0] \store_instr_queue_state[1] \store_instr_queue_state[2] \store_instr_queue_state[3] }
    connect \S { $procmux$1038_CMP $procmux$1037_CMP $procmux$1036_CMP $procmux$1035_CMP }
    connect \Y $procmux$1034_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $eq $procmux$1035_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \queue_store_ptr
    connect \B 2'11
    connect \Y $procmux$1035_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $eq $procmux$1036_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \queue_store_ptr
    connect \B 2'10
    connect \Y $procmux$1036_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $eq $procmux$1037_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \queue_store_ptr
    connect \B 1'1
    connect \Y $procmux$1037_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $logic_not $procmux$1038_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \queue_store_ptr
    connect \Y $procmux$1038_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:141.17-141.60|cva6_lsu_model.v:141.13-151.16"
  cell $mux $procmux$1039
    parameter \WIDTH 2
    connect \A $auto$rtlil.cc:2817:Anyseq$10821
    connect \B $procmux$1034_Y
    connect \S $logic_and$cva6_lsu_model.v:141$500_Y
    connect \Y $3$mem2reg_rd$\store_instr_queue_state$cva6_lsu_model.v:142$410_DATA[1:0]$509
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:141.17-141.60|cva6_lsu_model.v:141.13-151.16"
  cell $mux $procmux$1060
    parameter \WIDTH 8
    connect \A \instr_i_pc
    connect \B $3\instr_i_pc[7:0]
    connect \S $logic_and$cva6_lsu_model.v:141$500_Y
    connect \Y $2\instr_i_pc[7:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1069
    parameter \WIDTH 2
    connect \A \store_instr_queue_state[3]
    connect \B 2'11
    connect \S $procmux$1035_CMP
    connect \Y $procmux$1069_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:142.21-142.66|cva6_lsu_model.v:142.17-150.20"
  cell $mux $procmux$1072
    parameter \WIDTH 2
    connect \A $procmux$1069_Y
    connect \B \store_instr_queue_state[3]
    connect \S $ne$cva6_lsu_model.v:142$510_Y
    connect \Y $procmux$1072_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:141.17-141.60|cva6_lsu_model.v:141.13-151.16"
  cell $mux $procmux$1074
    parameter \WIDTH 2
    connect \A \store_instr_queue_state[3]
    connect \B $procmux$1072_Y
    connect \S $logic_and$cva6_lsu_model.v:141$500_Y
    connect \Y $procmux$1074_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1077
    parameter \WIDTH 2
    connect \A $procmux$1074_Y
    connect \B 2'00
    connect \S $procmux$1078_CMP
    connect \Y $procmux$1077_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $eq $procmux$1078_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \queue_serve_ptr
    connect \B 2'11
    connect \Y $procmux$1078_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:193.21-193.66|cva6_lsu_model.v:193.17-198.20"
  cell $mux $procmux$1080
    parameter \WIDTH 2
    connect \A $procmux$1077_Y
    connect \B $procmux$1074_Y
    connect \S $ne$cva6_lsu_model.v:193$586_Y
    connect \Y $procmux$1080_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:192.17-192.39|cva6_lsu_model.v:192.13-199.16"
  cell $mux $procmux$1082
    parameter \WIDTH 2
    connect \A $procmux$1074_Y
    connect \B $procmux$1080_Y
    connect \S \inner_store_mem_resp_i
    connect \Y $procmux$1082_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1085
    parameter \WIDTH 2
    connect \A $procmux$1082_Y
    connect \B 2'01
    connect \S $procmux$1086_CMP
    connect \Y $procmux$1085_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $eq $procmux$1086_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \queue_commit_ptr
    connect \B 2'11
    connect \Y $procmux$1086_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:202.21-202.67|cva6_lsu_model.v:202.17-207.20"
  cell $mux $procmux$1088
    parameter \WIDTH 2
    connect \A $procmux$1085_Y
    connect \B $procmux$1082_Y
    connect \S $ne$cva6_lsu_model.v:202$595_Y
    connect \Y $procmux$1088_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:201.17-201.31|cva6_lsu_model.v:201.13-208.16"
  cell $mux $procmux$1090
    parameter \WIDTH 2
    connect \A $procmux$1082_Y
    connect \B $procmux$1088_Y
    connect \S \store_commit_i
    connect \Y $0\store_instr_queue_state[3][1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1094
    parameter \WIDTH 2
    connect \A \store_instr_queue_state[2]
    connect \B 2'11
    connect \S $procmux$1036_CMP
    connect \Y $procmux$1094_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:142.21-142.66|cva6_lsu_model.v:142.17-150.20"
  cell $mux $procmux$1097
    parameter \WIDTH 2
    connect \A $procmux$1094_Y
    connect \B \store_instr_queue_state[2]
    connect \S $ne$cva6_lsu_model.v:142$510_Y
    connect \Y $procmux$1097_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:141.17-141.60|cva6_lsu_model.v:141.13-151.16"
  cell $mux $procmux$1099
    parameter \WIDTH 2
    connect \A \store_instr_queue_state[2]
    connect \B $procmux$1097_Y
    connect \S $logic_and$cva6_lsu_model.v:141$500_Y
    connect \Y $procmux$1099_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1103
    parameter \WIDTH 2
    connect \A $procmux$1099_Y
    connect \B 2'00
    connect \S $procmux$1104_CMP
    connect \Y $procmux$1103_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $eq $procmux$1104_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \queue_serve_ptr
    connect \B 2'10
    connect \Y $procmux$1104_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:193.21-193.66|cva6_lsu_model.v:193.17-198.20"
  cell $mux $procmux$1106
    parameter \WIDTH 2
    connect \A $procmux$1103_Y
    connect \B $procmux$1099_Y
    connect \S $ne$cva6_lsu_model.v:193$586_Y
    connect \Y $procmux$1106_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:192.17-192.39|cva6_lsu_model.v:192.13-199.16"
  cell $mux $procmux$1108
    parameter \WIDTH 2
    connect \A $procmux$1099_Y
    connect \B $procmux$1106_Y
    connect \S \inner_store_mem_resp_i
    connect \Y $procmux$1108_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1112
    parameter \WIDTH 2
    connect \A $procmux$1108_Y
    connect \B 2'01
    connect \S $procmux$1113_CMP
    connect \Y $procmux$1112_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $eq $procmux$1113_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \queue_commit_ptr
    connect \B 2'10
    connect \Y $procmux$1113_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:202.21-202.67|cva6_lsu_model.v:202.17-207.20"
  cell $mux $procmux$1115
    parameter \WIDTH 2
    connect \A $procmux$1112_Y
    connect \B $procmux$1108_Y
    connect \S $ne$cva6_lsu_model.v:202$595_Y
    connect \Y $procmux$1115_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:201.17-201.31|cva6_lsu_model.v:201.13-208.16"
  cell $mux $procmux$1117
    parameter \WIDTH 2
    connect \A $procmux$1108_Y
    connect \B $procmux$1115_Y
    connect \S \store_commit_i
    connect \Y $0\store_instr_queue_state[2][1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1122
    parameter \WIDTH 2
    connect \A \store_instr_queue_state[1]
    connect \B 2'11
    connect \S $procmux$1037_CMP
    connect \Y $procmux$1122_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:142.21-142.66|cva6_lsu_model.v:142.17-150.20"
  cell $mux $procmux$1125
    parameter \WIDTH 2
    connect \A $procmux$1122_Y
    connect \B \store_instr_queue_state[1]
    connect \S $ne$cva6_lsu_model.v:142$510_Y
    connect \Y $procmux$1125_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:141.17-141.60|cva6_lsu_model.v:141.13-151.16"
  cell $mux $procmux$1127
    parameter \WIDTH 2
    connect \A \store_instr_queue_state[1]
    connect \B $procmux$1125_Y
    connect \S $logic_and$cva6_lsu_model.v:141$500_Y
    connect \Y $procmux$1127_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1132
    parameter \WIDTH 2
    connect \A $procmux$1127_Y
    connect \B 2'00
    connect \S $procmux$1133_CMP
    connect \Y $procmux$1132_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $eq $procmux$1133_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \queue_serve_ptr
    connect \B 1'1
    connect \Y $procmux$1133_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:193.21-193.66|cva6_lsu_model.v:193.17-198.20"
  cell $mux $procmux$1135
    parameter \WIDTH 2
    connect \A $procmux$1132_Y
    connect \B $procmux$1127_Y
    connect \S $ne$cva6_lsu_model.v:193$586_Y
    connect \Y $procmux$1135_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:192.17-192.39|cva6_lsu_model.v:192.13-199.16"
  cell $mux $procmux$1137
    parameter \WIDTH 2
    connect \A $procmux$1127_Y
    connect \B $procmux$1135_Y
    connect \S \inner_store_mem_resp_i
    connect \Y $procmux$1137_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1142
    parameter \WIDTH 2
    connect \A $procmux$1137_Y
    connect \B 2'01
    connect \S $procmux$1143_CMP
    connect \Y $procmux$1142_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $eq $procmux$1143_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \queue_commit_ptr
    connect \B 1'1
    connect \Y $procmux$1143_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:202.21-202.67|cva6_lsu_model.v:202.17-207.20"
  cell $mux $procmux$1145
    parameter \WIDTH 2
    connect \A $procmux$1142_Y
    connect \B $procmux$1137_Y
    connect \S $ne$cva6_lsu_model.v:202$595_Y
    connect \Y $procmux$1145_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:201.17-201.31|cva6_lsu_model.v:201.13-208.16"
  cell $mux $procmux$1147
    parameter \WIDTH 2
    connect \A $procmux$1137_Y
    connect \B $procmux$1145_Y
    connect \S \store_commit_i
    connect \Y $0\store_instr_queue_state[1][1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1153
    parameter \WIDTH 2
    connect \A \store_instr_queue_state[0]
    connect \B 2'11
    connect \S $procmux$1038_CMP
    connect \Y $procmux$1153_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:142.21-142.66|cva6_lsu_model.v:142.17-150.20"
  cell $mux $procmux$1156
    parameter \WIDTH 2
    connect \A $procmux$1153_Y
    connect \B \store_instr_queue_state[0]
    connect \S $ne$cva6_lsu_model.v:142$510_Y
    connect \Y $procmux$1156_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:141.17-141.60|cva6_lsu_model.v:141.13-151.16"
  cell $mux $procmux$1158
    parameter \WIDTH 2
    connect \A \store_instr_queue_state[0]
    connect \B $procmux$1156_Y
    connect \S $logic_and$cva6_lsu_model.v:141$500_Y
    connect \Y $procmux$1158_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1164
    parameter \WIDTH 2
    connect \A $procmux$1158_Y
    connect \B 2'00
    connect \S $procmux$1165_CMP
    connect \Y $procmux$1164_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $logic_not $procmux$1165_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \queue_serve_ptr
    connect \Y $procmux$1165_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:193.21-193.66|cva6_lsu_model.v:193.17-198.20"
  cell $mux $procmux$1167
    parameter \WIDTH 2
    connect \A $procmux$1164_Y
    connect \B $procmux$1158_Y
    connect \S $ne$cva6_lsu_model.v:193$586_Y
    connect \Y $procmux$1167_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:192.17-192.39|cva6_lsu_model.v:192.13-199.16"
  cell $mux $procmux$1169
    parameter \WIDTH 2
    connect \A $procmux$1158_Y
    connect \B $procmux$1167_Y
    connect \S \inner_store_mem_resp_i
    connect \Y $procmux$1169_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1175
    parameter \WIDTH 2
    connect \A $procmux$1169_Y
    connect \B 2'01
    connect \S $procmux$1176_CMP
    connect \Y $procmux$1175_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $logic_not $procmux$1176_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \queue_commit_ptr
    connect \Y $procmux$1176_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:202.21-202.67|cva6_lsu_model.v:202.17-207.20"
  cell $mux $procmux$1178
    parameter \WIDTH 2
    connect \A $procmux$1175_Y
    connect \B $procmux$1169_Y
    connect \S $ne$cva6_lsu_model.v:202$595_Y
    connect \Y $procmux$1178_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:201.17-201.31|cva6_lsu_model.v:201.13-208.16"
  cell $mux $procmux$1180
    parameter \WIDTH 2
    connect \A $procmux$1169_Y
    connect \B $procmux$1178_Y
    connect \S \store_commit_i
    connect \Y $0\store_instr_queue_state[0][1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1183
    parameter \WIDTH 8
    connect \A \store_instr_i_queue_pc[3]
    connect \B \instr_i_pc
    connect \S $procmux$1035_CMP
    connect \Y $procmux$1183_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:142.21-142.66|cva6_lsu_model.v:142.17-150.20"
  cell $mux $procmux$1186
    parameter \WIDTH 8
    connect \A $procmux$1183_Y
    connect \B \store_instr_i_queue_pc[3]
    connect \S $ne$cva6_lsu_model.v:142$510_Y
    connect \Y $procmux$1186_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:141.17-141.60|cva6_lsu_model.v:141.13-151.16"
  cell $mux $procmux$1188
    parameter \WIDTH 8
    connect \A \store_instr_i_queue_pc[3]
    connect \B $procmux$1186_Y
    connect \S $logic_and$cva6_lsu_model.v:141$500_Y
    connect \Y $0\store_instr_i_queue_pc[3][7:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1192
    parameter \WIDTH 8
    connect \A \store_instr_i_queue_pc[2]
    connect \B \instr_i_pc
    connect \S $procmux$1036_CMP
    connect \Y $procmux$1192_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:142.21-142.66|cva6_lsu_model.v:142.17-150.20"
  cell $mux $procmux$1195
    parameter \WIDTH 8
    connect \A $procmux$1192_Y
    connect \B \store_instr_i_queue_pc[2]
    connect \S $ne$cva6_lsu_model.v:142$510_Y
    connect \Y $procmux$1195_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:141.17-141.60|cva6_lsu_model.v:141.13-151.16"
  cell $mux $procmux$1197
    parameter \WIDTH 8
    connect \A \store_instr_i_queue_pc[2]
    connect \B $procmux$1195_Y
    connect \S $logic_and$cva6_lsu_model.v:141$500_Y
    connect \Y $0\store_instr_i_queue_pc[2][7:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1202
    parameter \WIDTH 8
    connect \A \store_instr_i_queue_pc[1]
    connect \B \instr_i_pc
    connect \S $procmux$1037_CMP
    connect \Y $procmux$1202_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:142.21-142.66|cva6_lsu_model.v:142.17-150.20"
  cell $mux $procmux$1205
    parameter \WIDTH 8
    connect \A $procmux$1202_Y
    connect \B \store_instr_i_queue_pc[1]
    connect \S $ne$cva6_lsu_model.v:142$510_Y
    connect \Y $procmux$1205_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:141.17-141.60|cva6_lsu_model.v:141.13-151.16"
  cell $mux $procmux$1207
    parameter \WIDTH 8
    connect \A \store_instr_i_queue_pc[1]
    connect \B $procmux$1205_Y
    connect \S $logic_and$cva6_lsu_model.v:141$500_Y
    connect \Y $0\store_instr_i_queue_pc[1][7:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1213
    parameter \WIDTH 8
    connect \A \store_instr_i_queue_pc[0]
    connect \B \instr_i_pc
    connect \S $procmux$1038_CMP
    connect \Y $procmux$1213_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:142.21-142.66|cva6_lsu_model.v:142.17-150.20"
  cell $mux $procmux$1216
    parameter \WIDTH 8
    connect \A $procmux$1213_Y
    connect \B \store_instr_i_queue_pc[0]
    connect \S $ne$cva6_lsu_model.v:142$510_Y
    connect \Y $procmux$1216_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:141.17-141.60|cva6_lsu_model.v:141.13-151.16"
  cell $mux $procmux$1218
    parameter \WIDTH 8
    connect \A \store_instr_i_queue_pc[0]
    connect \B $procmux$1216_Y
    connect \S $logic_and$cva6_lsu_model.v:141$500_Y
    connect \Y $0\store_instr_i_queue_pc[0][7:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1221
    parameter \WIDTH 32
    connect \A \store_instr_i_queue[3]
    connect \B \x_inner_instr_i
    connect \S $procmux$1035_CMP
    connect \Y $procmux$1221_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:142.21-142.66|cva6_lsu_model.v:142.17-150.20"
  cell $mux $procmux$1224
    parameter \WIDTH 32
    connect \A $procmux$1221_Y
    connect \B \store_instr_i_queue[3]
    connect \S $ne$cva6_lsu_model.v:142$510_Y
    connect \Y $procmux$1224_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:141.17-141.60|cva6_lsu_model.v:141.13-151.16"
  cell $mux $procmux$1226
    parameter \WIDTH 32
    connect \A \store_instr_i_queue[3]
    connect \B $procmux$1224_Y
    connect \S $logic_and$cva6_lsu_model.v:141$500_Y
    connect \Y $0\store_instr_i_queue[3][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1230
    parameter \WIDTH 32
    connect \A \store_instr_i_queue[2]
    connect \B \x_inner_instr_i
    connect \S $procmux$1036_CMP
    connect \Y $procmux$1230_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:142.21-142.66|cva6_lsu_model.v:142.17-150.20"
  cell $mux $procmux$1233
    parameter \WIDTH 32
    connect \A $procmux$1230_Y
    connect \B \store_instr_i_queue[2]
    connect \S $ne$cva6_lsu_model.v:142$510_Y
    connect \Y $procmux$1233_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:141.17-141.60|cva6_lsu_model.v:141.13-151.16"
  cell $mux $procmux$1235
    parameter \WIDTH 32
    connect \A \store_instr_i_queue[2]
    connect \B $procmux$1233_Y
    connect \S $logic_and$cva6_lsu_model.v:141$500_Y
    connect \Y $0\store_instr_i_queue[2][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1240
    parameter \WIDTH 32
    connect \A \store_instr_i_queue[1]
    connect \B \x_inner_instr_i
    connect \S $procmux$1037_CMP
    connect \Y $procmux$1240_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:142.21-142.66|cva6_lsu_model.v:142.17-150.20"
  cell $mux $procmux$1243
    parameter \WIDTH 32
    connect \A $procmux$1240_Y
    connect \B \store_instr_i_queue[1]
    connect \S $ne$cva6_lsu_model.v:142$510_Y
    connect \Y $procmux$1243_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:141.17-141.60|cva6_lsu_model.v:141.13-151.16"
  cell $mux $procmux$1245
    parameter \WIDTH 32
    connect \A \store_instr_i_queue[1]
    connect \B $procmux$1243_Y
    connect \S $logic_and$cva6_lsu_model.v:141$500_Y
    connect \Y $0\store_instr_i_queue[1][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1251
    parameter \WIDTH 32
    connect \A \store_instr_i_queue[0]
    connect \B \x_inner_instr_i
    connect \S $procmux$1038_CMP
    connect \Y $procmux$1251_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:142.21-142.66|cva6_lsu_model.v:142.17-150.20"
  cell $mux $procmux$1254
    parameter \WIDTH 32
    connect \A $procmux$1251_Y
    connect \B \store_instr_i_queue[0]
    connect \S $ne$cva6_lsu_model.v:142$510_Y
    connect \Y $procmux$1254_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:141.17-141.60|cva6_lsu_model.v:141.13-151.16"
  cell $mux $procmux$1256
    parameter \WIDTH 32
    connect \A \store_instr_i_queue[0]
    connect \B $procmux$1254_Y
    connect \S $logic_and$cva6_lsu_model.v:141$500_Y
    connect \Y $0\store_instr_i_queue[0][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:172.21-172.48|cva6_lsu_model.v:172.17-178.20"
  cell $mux $procmux$1260
    parameter \WIDTH 1
    connect \A 1'1
    connect \B \ready_flag
    connect \S $eq$cva6_lsu_model.v:172$562_Y
    connect \Y $procmux$1260_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:171.26-171.47|cva6_lsu_model.v:171.22-189.16"
  cell $mux $procmux$1262
    parameter \WIDTH 1
    connect \A \ready_flag
    connect \B $procmux$1260_Y
    connect \S \inner_load_mem_resp_i
    connect \Y $procmux$1262_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:154.21-154.48|cva6_lsu_model.v:154.17-170.20"
  cell $mux $procmux$1266
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \ready_flag
    connect \S $ne$cva6_lsu_model.v:154$536_Y
    connect \Y $procmux$1266_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:153.17-153.55|cva6_lsu_model.v:153.13-189.16"
  cell $mux $procmux$1268
    parameter \WIDTH 1
    connect \A $procmux$1262_Y
    connect \B $procmux$1266_Y
    connect \S $logic_and$cva6_lsu_model.v:153$519_Y
    connect \Y $0\ready_flag[0:0]
  end
  attribute \src "cva6_lsu_model.v:186.21-186.48|cva6_lsu_model.v:186.17-188.20"
  cell $mux $procmux$1270
    parameter \WIDTH 2
    connect \A \load_instr_queue_state
    connect \B 2'01
    connect \S $eq$cva6_lsu_model.v:186$580_Y
    connect \Y $procmux$1270_Y
  end
  attribute \src "cva6_lsu_model.v:183.26-185.69|cva6_lsu_model.v:183.22-189.16"
  cell $mux $procmux$1272
    parameter \WIDTH 2
    connect \A \load_instr_queue_state
    connect \B $procmux$1270_Y
    connect \S $logic_or$cva6_lsu_model.v:183$579_Y
    connect \Y $procmux$1272_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:179.26-179.53|cva6_lsu_model.v:179.22-189.16"
  cell $mux $procmux$1275
    parameter \WIDTH 2
    connect \A $procmux$1272_Y
    connect \B 2'00
    connect \S $eq$cva6_lsu_model.v:179$563_Y
    connect \Y $procmux$1275_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:172.21-172.48|cva6_lsu_model.v:172.17-178.20"
  cell $mux $procmux$1279
    parameter \WIDTH 2
    connect \A 2'10
    connect \B \load_instr_queue_state
    connect \S $eq$cva6_lsu_model.v:172$562_Y
    connect \Y $procmux$1279_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:171.26-171.47|cva6_lsu_model.v:171.22-189.16"
  cell $mux $procmux$1281
    parameter \WIDTH 2
    connect \A $procmux$1275_Y
    connect \B $procmux$1279_Y
    connect \S \inner_load_mem_resp_i
    connect \Y $procmux$1281_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:159.25-161.76|cva6_lsu_model.v:159.21-167.24"
  cell $mux $procmux$1285
    parameter \WIDTH 2
    connect \A 2'11
    connect \B 2'01
    connect \S $logic_or$cva6_lsu_model.v:159$552_Y
    connect \Y $procmux$1285_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:154.21-154.48|cva6_lsu_model.v:154.17-170.20"
  cell $mux $procmux$1288
    parameter \WIDTH 2
    connect \A $procmux$1285_Y
    connect \B \load_instr_queue_state
    connect \S $ne$cva6_lsu_model.v:154$536_Y
    connect \Y $procmux$1288_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:153.17-153.55|cva6_lsu_model.v:153.13-189.16"
  cell $mux $procmux$1290
    parameter \WIDTH 2
    connect \A $procmux$1281_Y
    connect \B $procmux$1288_Y
    connect \S $logic_and$cva6_lsu_model.v:153$519_Y
    connect \Y $0\load_instr_queue_state[1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:154.21-154.48|cva6_lsu_model.v:154.17-170.20"
  cell $mux $procmux$1294
    parameter \WIDTH 8
    connect \A $2\instr_i_pc[7:0]
    connect \B \load_instr_i_queue_pc
    connect \S $ne$cva6_lsu_model.v:154$536_Y
    connect \Y $procmux$1294_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:153.17-153.55|cva6_lsu_model.v:153.13-189.16"
  cell $mux $procmux$1296
    parameter \WIDTH 8
    connect \A \load_instr_i_queue_pc
    connect \B $procmux$1294_Y
    connect \S $logic_and$cva6_lsu_model.v:153$519_Y
    connect \Y $0\load_instr_i_queue_pc[7:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:154.21-154.48|cva6_lsu_model.v:154.17-170.20"
  cell $mux $procmux$1300
    parameter \WIDTH 32
    connect \A \inner_instr_i
    connect \B \load_instr_i_queue
    connect \S $ne$cva6_lsu_model.v:154$536_Y
    connect \Y $procmux$1300_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:153.17-153.55|cva6_lsu_model.v:153.13-189.16"
  cell $mux $procmux$1302
    parameter \WIDTH 32
    connect \A \load_instr_i_queue
    connect \B $procmux$1300_Y
    connect \S $logic_and$cva6_lsu_model.v:153$519_Y
    connect \Y $0\load_instr_i_queue[31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:193.21-193.66|cva6_lsu_model.v:193.17-198.20"
  cell $mux $procmux$1306
    parameter \WIDTH 2
    connect \A $add$cva6_lsu_model.v:197$589_Y [1:0]
    connect \B \queue_serve_ptr
    connect \S $ne$cva6_lsu_model.v:193$586_Y
    connect \Y $procmux$1306_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:192.17-192.39|cva6_lsu_model.v:192.13-199.16"
  cell $mux $procmux$1308
    parameter \WIDTH 2
    connect \A \queue_serve_ptr
    connect \B $procmux$1306_Y
    connect \S \inner_store_mem_resp_i
    connect \Y $0\queue_serve_ptr[1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:202.21-202.67|cva6_lsu_model.v:202.17-207.20"
  cell $mux $procmux$1312
    parameter \WIDTH 2
    connect \A $add$cva6_lsu_model.v:206$598_Y [1:0]
    connect \B \queue_commit_ptr
    connect \S $ne$cva6_lsu_model.v:202$595_Y
    connect \Y $procmux$1312_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:201.17-201.31|cva6_lsu_model.v:201.13-208.16"
  cell $mux $procmux$1314
    parameter \WIDTH 2
    connect \A \queue_commit_ptr
    connect \B $procmux$1312_Y
    connect \S \store_commit_i
    connect \Y $0\queue_commit_ptr[1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:142.21-142.66|cva6_lsu_model.v:142.17-150.20"
  cell $mux $procmux$1318
    parameter \WIDTH 2
    connect \A $add$cva6_lsu_model.v:148$517_Y
    connect \B \queue_store_ptr
    connect \S $ne$cva6_lsu_model.v:142$510_Y
    connect \Y $procmux$1318_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:141.17-141.60|cva6_lsu_model.v:141.13-151.16"
  cell $mux $procmux$1320
    parameter \WIDTH 2
    connect \A \queue_store_ptr
    connect \B $procmux$1318_Y
    connect \S $logic_and$cva6_lsu_model.v:141$500_Y
    connect \Y $0\queue_store_ptr[1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $pmux $procmux$640
    parameter \S_WIDTH 4
    parameter \WIDTH 2
    connect \A $auto$rtlil.cc:2817:Anyseq$10823
    connect \B { \store_instr_queue_state[0] \store_instr_queue_state[1] \store_instr_queue_state[2] \store_instr_queue_state[3] }
    connect \S { $procmux$1176_CMP $procmux$1143_CMP $procmux$1113_CMP $procmux$1086_CMP }
    connect \Y $procmux$640_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:201.17-201.31|cva6_lsu_model.v:201.13-208.16"
  cell $mux $procmux$645
    parameter \WIDTH 2
    connect \A $auto$rtlil.cc:2817:Anyseq$10825
    connect \B $procmux$640_Y
    connect \S \store_commit_i
    connect \Y $3$mem2reg_rd$\store_instr_queue_state$cva6_lsu_model.v:202$422_DATA[1:0]$594
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $pmux $procmux$672
    parameter \S_WIDTH 4
    parameter \WIDTH 2
    connect \A $auto$rtlil.cc:2817:Anyseq$10827
    connect \B { \store_instr_queue_state[0] \store_instr_queue_state[1] \store_instr_queue_state[2] \store_instr_queue_state[3] }
    connect \S { $procmux$1165_CMP $procmux$1133_CMP $procmux$1104_CMP $procmux$1078_CMP }
    connect \Y $procmux$672_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:192.17-192.39|cva6_lsu_model.v:192.13-199.16"
  cell $mux $procmux$677
    parameter \WIDTH 2
    connect \A $auto$rtlil.cc:2817:Anyseq$10829
    connect \B $procmux$672_Y
    connect \S \inner_store_mem_resp_i
    connect \Y $3$mem2reg_rd$\store_instr_queue_state$cva6_lsu_model.v:193$420_DATA[1:0]$585
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $pmux $procmux$691
    parameter \S_WIDTH 4
    parameter \WIDTH 8
    connect \A $auto$rtlil.cc:2817:Anyseq$10831
    connect \B { \store_instr_i_queue_pc[0] \store_instr_i_queue_pc[1] \store_instr_i_queue_pc[2] \store_instr_i_queue_pc[3] }
    connect \S { $procmux$1165_CMP $procmux$1133_CMP $procmux$1104_CMP $procmux$1078_CMP }
    connect \Y $procmux$691_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:179.26-179.53|cva6_lsu_model.v:179.22-189.16"
  cell $mux $procmux$697
    parameter \WIDTH 8
    connect \A $procmux$691_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$10833
    connect \S $eq$cva6_lsu_model.v:179$563_Y
    connect \Y $procmux$697_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:171.26-171.47|cva6_lsu_model.v:171.22-189.16"
  cell $mux $procmux$700
    parameter \WIDTH 8
    connect \A $procmux$697_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$10835
    connect \S \inner_load_mem_resp_i
    connect \Y $procmux$700_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:153.17-153.55|cva6_lsu_model.v:153.13-189.16"
  cell $mux $procmux$703
    parameter \WIDTH 8
    connect \A $procmux$700_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$10837
    connect \S $logic_and$cva6_lsu_model.v:153$519_Y
    connect \Y $5$mem2reg_rd$\store_instr_i_queue_pc$cva6_lsu_model.v:184$419_DATA[7:0]$574
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:179.26-179.53|cva6_lsu_model.v:179.22-189.16"
  cell $mux $procmux$711
    parameter \WIDTH 1
    connect \A $procmux$672_Y [0]
    connect \B $auto$rtlil.cc:2817:Anyseq$10839
    connect \S $eq$cva6_lsu_model.v:179$563_Y
    connect \Y $procmux$711_Y [0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:171.26-171.47|cva6_lsu_model.v:171.22-189.16"
  cell $mux $procmux$714
    parameter \WIDTH 1
    connect \A $procmux$711_Y [0]
    connect \B $auto$rtlil.cc:2817:Anyseq$10841
    connect \S \inner_load_mem_resp_i
    connect \Y $procmux$714_Y [0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:153.17-153.55|cva6_lsu_model.v:153.13-189.16"
  cell $mux $procmux$717
    parameter \WIDTH 1
    connect \A $procmux$714_Y [0]
    connect \B $auto$rtlil.cc:2817:Anyseq$10843
    connect \S $logic_and$cva6_lsu_model.v:153$519_Y
    connect \Y $5$mem2reg_rd$\store_instr_queue_state$cva6_lsu_model.v:185$418_DATA[1:0]$573 [0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $pmux $procmux$719
    parameter \S_WIDTH 4
    parameter \WIDTH 12
    connect \A $auto$rtlil.cc:2817:Anyseq$10845
    connect \B { \store_instr_i_queue[0] [11:0] \store_instr_i_queue[1] [11:0] \store_instr_i_queue[2] [11:0] \store_instr_i_queue[3] [11:0] }
    connect \S { $procmux$1165_CMP $procmux$1133_CMP $procmux$1104_CMP $procmux$1078_CMP }
    connect \Y $procmux$719_Y [11:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:179.26-179.53|cva6_lsu_model.v:179.22-189.16"
  cell $mux $procmux$725
    parameter \WIDTH 12
    connect \A $procmux$719_Y [11:0]
    connect \B $auto$rtlil.cc:2817:Anyseq$10847
    connect \S $eq$cva6_lsu_model.v:179$563_Y
    connect \Y $procmux$725_Y [11:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:171.26-171.47|cva6_lsu_model.v:171.22-189.16"
  cell $mux $procmux$728
    parameter \WIDTH 12
    connect \A $procmux$725_Y [11:0]
    connect \B $auto$rtlil.cc:2817:Anyseq$10849
    connect \S \inner_load_mem_resp_i
    connect \Y $procmux$728_Y [11:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:153.17-153.55|cva6_lsu_model.v:153.13-189.16"
  cell $mux $procmux$731
    parameter \WIDTH 12
    connect \A $procmux$728_Y [11:0]
    connect \B $auto$rtlil.cc:2817:Anyseq$10851
    connect \S $logic_and$cva6_lsu_model.v:153$519_Y
    connect \Y $5$mem2reg_rd$\store_instr_i_queue$cva6_lsu_model.v:183$417_DATA[31:0]$572
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:154.21-154.48|cva6_lsu_model.v:154.17-170.20"
  cell $mux $procmux$860
    parameter \WIDTH 8
    connect \A $procmux$691_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$10853
    connect \S $ne$cva6_lsu_model.v:154$536_Y
    connect \Y $procmux$860_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:153.17-153.55|cva6_lsu_model.v:153.13-189.16"
  cell $mux $procmux$862
    parameter \WIDTH 8
    connect \A $auto$rtlil.cc:2817:Anyseq$10855
    connect \B $procmux$860_Y
    connect \S $logic_and$cva6_lsu_model.v:153$519_Y
    connect \Y $4$mem2reg_rd$\store_instr_i_queue_pc$cva6_lsu_model.v:160$416_DATA[7:0]$547
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:154.21-154.48|cva6_lsu_model.v:154.17-170.20"
  cell $mux $procmux$871
    parameter \WIDTH 1
    connect \A $procmux$672_Y [0]
    connect \B $auto$rtlil.cc:2817:Anyseq$10857
    connect \S $ne$cva6_lsu_model.v:154$536_Y
    connect \Y $procmux$871_Y [0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:153.17-153.55|cva6_lsu_model.v:153.13-189.16"
  cell $mux $procmux$873
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$10859
    connect \B $procmux$871_Y [0]
    connect \S $logic_and$cva6_lsu_model.v:153$519_Y
    connect \Y $4$mem2reg_rd$\store_instr_queue_state$cva6_lsu_model.v:161$415_DATA[1:0]$546 [0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:154.21-154.48|cva6_lsu_model.v:154.17-170.20"
  cell $mux $procmux$882
    parameter \WIDTH 12
    connect \A $procmux$719_Y [11:0]
    connect \B $auto$rtlil.cc:2817:Anyseq$10861
    connect \S $ne$cva6_lsu_model.v:154$536_Y
    connect \Y $procmux$882_Y [11:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:153.17-153.55|cva6_lsu_model.v:153.13-189.16"
  cell $mux $procmux$884
    parameter \WIDTH 12
    connect \A $auto$rtlil.cc:2817:Anyseq$10863
    connect \B $procmux$882_Y [11:0]
    connect \S $logic_and$cva6_lsu_model.v:153$519_Y
    connect \Y $4$mem2reg_rd$\store_instr_i_queue$cva6_lsu_model.v:159$414_DATA[31:0]$545
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:154.21-154.48|cva6_lsu_model.v:154.17-170.20"
  cell $mux $procmux$936
    parameter \WIDTH 8
    connect \A $add$cva6_lsu_model.v:169$553_Y [7:0]
    connect \B $2\instr_i_pc[7:0]
    connect \S $ne$cva6_lsu_model.v:154$536_Y
    connect \Y $5\instr_i_pc[7:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:153.17-153.55|cva6_lsu_model.v:153.13-189.16"
  cell $mux $procmux$965
    parameter \WIDTH 8
    connect \A $2\instr_i_pc[7:0]
    connect \B $5\instr_i_pc[7:0]
    connect \S $logic_and$cva6_lsu_model.v:153$519_Y
    connect \Y $0\instr_i_pc[7:0]
  end
  connect \port_load_instr_queue_state \load_instr_queue_state
  connect \port_store_instr_queue_state { \store_instr_queue_state[3] \store_instr_queue_state[2] \store_instr_queue_state[1] \store_instr_queue_state[0] }
  connect \ready_o \ready_flag
end
attribute \hdlname "\\cva6_processor_shim"
attribute \src "cva6_processor_shim.v:3.1-392.10"
module \cva6_processor_shim
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $10\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $11\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $12\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  attribute \unused_bits "2"
  wire width 3 $2\load_cooldown[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $2\loadstore_fsm[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $2\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $2\store_cooldown[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $2\store_count[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $2\tb_io_load_mem_resp_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $2\tb_io_store_mem_resp_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $3\load_cooldown[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $3\loadstore_addr[31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $3\loadstore_fsm[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $3\loadstore_state[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $3\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $3\store_cooldown[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $3\store_count[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $3\tb_io_store_mem_resp_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4$mem2reg_rd$\regfile$cva6_processor_shim.v:227$157_DATA[31:0]$306
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$159_DATA[31:0]$308
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\loadstore_addr[31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $4\loadstore_fsm[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $4\loadstore_state[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[0][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[10][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[11][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[12][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[13][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[14][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[15][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[16][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[17][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[18][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[19][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[1][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[20][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[21][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[22][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[23][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[24][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[25][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[26][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[27][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[28][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[29][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[2][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[30][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[31][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[3][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[4][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[5][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[6][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[7][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[8][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[9][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $4\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[0][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[10][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[11][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[12][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[13][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[14][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[15][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[16][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[17][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[18][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[19][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[1][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[20][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[21][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[22][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[23][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[24][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[25][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[26][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[27][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[28][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[29][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[2][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[30][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[31][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[3][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[4][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[5][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[6][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[7][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[8][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[9][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $4\store_cooldown[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $4\store_count[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $4\store_uncommitted[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $4\tb_io_instr_valid_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $4\tb_io_store_mem_resp_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$162_DATA[31:0]$335
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5$mem2reg_rd$\regfile$cva6_processor_shim.v:233$160_DATA[31:0]$333
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $5\loadstore_fsm[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $5\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[0][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[10][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[11][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[12][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[13][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[14][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[15][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[16][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[17][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[18][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[19][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[1][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[20][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[21][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[22][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[23][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[24][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[25][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[26][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[27][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[28][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[29][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[2][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[30][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[31][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[3][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[4][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[5][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[6][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[7][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[8][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[9][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $5\store_cooldown[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $5\store_count[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $5\store_uncommitted[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $5\tb_io_is_load_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $5\tb_io_store_mem_resp_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$163_DATA[31:0]$350
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $6\loadstore_fsm[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $6\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[0][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[10][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[11][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[12][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[13][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[14][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[15][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[16][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[17][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[18][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[19][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[1][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[20][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[21][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[22][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[23][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[24][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[25][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[26][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[27][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[28][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[29][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[2][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[30][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[31][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[3][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[4][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[5][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[6][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[7][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[8][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[9][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $6\store_count[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $6\store_uncommitted[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $6\tb_io_instr_valid_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $7\loadstore_fsm[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $7\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[0][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[10][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[11][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[12][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[13][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[14][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[15][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[16][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[17][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[18][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[19][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[1][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[20][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[21][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[22][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[23][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[24][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[25][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[26][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[27][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[28][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[29][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[2][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[30][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[31][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[3][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[4][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[5][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[6][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[7][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[8][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[9][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $7\store_count[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $7\store_uncommitted[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $7\tb_io_store_commit_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $8\loadstore_fsm[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $8\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $8\store_count[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $8\store_uncommitted[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $8\tb_io_store_commit_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $9\loadstore_fsm[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $9\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $9\store_uncommitted[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $9\tb_io_store_commit_i[0:0]
  attribute \src "cva6_processor_shim.v:227.38-227.82"
  wire width 32 $add$cva6_processor_shim.v:227$307_Y
  attribute \src "cva6_processor_shim.v:233.38-233.82"
  wire width 32 $add$cva6_processor_shim.v:233$334_Y
  wire width 3 $add$cva6_processor_shim.v:254$383_Y
  attribute \src "cva6_processor_shim.v:96.32-96.51"
  wire width 32 $add$cva6_processor_shim.v:96$353_Y
  attribute \src "cva6_processor_shim.v:102.33-102.52"
  wire width 32 $and$cva6_processor_shim.v:102$361_Y
  wire $auto$opt_dff.cc:217:make_patterns_logic$11129
  wire $auto$opt_dff.cc:217:make_patterns_logic$11131
  wire $auto$opt_dff.cc:217:make_patterns_logic$11133
  wire $auto$opt_dff.cc:217:make_patterns_logic$11142
  wire $auto$opt_dff.cc:217:make_patterns_logic$11144
  wire $auto$opt_dff.cc:217:make_patterns_logic$11153
  wire $auto$opt_dff.cc:217:make_patterns_logic$11155
  wire $auto$opt_dff.cc:217:make_patterns_logic$11164
  wire $auto$opt_dff.cc:217:make_patterns_logic$11166
  wire $auto$opt_dff.cc:217:make_patterns_logic$11175
  wire $auto$opt_dff.cc:217:make_patterns_logic$11177
  wire $auto$opt_dff.cc:217:make_patterns_logic$11186
  wire $auto$opt_dff.cc:217:make_patterns_logic$11188
  wire $auto$opt_dff.cc:217:make_patterns_logic$11197
  wire $auto$opt_dff.cc:217:make_patterns_logic$11199
  wire $auto$opt_dff.cc:217:make_patterns_logic$11208
  wire $auto$opt_dff.cc:217:make_patterns_logic$11210
  wire $auto$opt_dff.cc:217:make_patterns_logic$11219
  wire $auto$opt_dff.cc:217:make_patterns_logic$11221
  wire $auto$opt_dff.cc:217:make_patterns_logic$11230
  wire $auto$opt_dff.cc:217:make_patterns_logic$11232
  wire $auto$opt_dff.cc:217:make_patterns_logic$11241
  wire $auto$opt_dff.cc:217:make_patterns_logic$11243
  wire $auto$opt_dff.cc:217:make_patterns_logic$11252
  wire $auto$opt_dff.cc:217:make_patterns_logic$11254
  wire $auto$opt_dff.cc:217:make_patterns_logic$11263
  wire $auto$opt_dff.cc:217:make_patterns_logic$11265
  wire $auto$opt_dff.cc:217:make_patterns_logic$11274
  wire $auto$opt_dff.cc:217:make_patterns_logic$11276
  wire $auto$opt_dff.cc:217:make_patterns_logic$11285
  wire $auto$opt_dff.cc:217:make_patterns_logic$11287
  wire $auto$opt_dff.cc:217:make_patterns_logic$11296
  wire $auto$opt_dff.cc:217:make_patterns_logic$11298
  wire $auto$opt_dff.cc:217:make_patterns_logic$11307
  wire $auto$opt_dff.cc:217:make_patterns_logic$11309
  wire $auto$opt_dff.cc:217:make_patterns_logic$11318
  wire $auto$opt_dff.cc:217:make_patterns_logic$11320
  wire $auto$opt_dff.cc:217:make_patterns_logic$11329
  wire $auto$opt_dff.cc:217:make_patterns_logic$11331
  wire $auto$opt_dff.cc:217:make_patterns_logic$11340
  wire $auto$opt_dff.cc:217:make_patterns_logic$11342
  wire $auto$opt_dff.cc:217:make_patterns_logic$11351
  wire $auto$opt_dff.cc:217:make_patterns_logic$11353
  wire $auto$opt_dff.cc:217:make_patterns_logic$11362
  wire $auto$opt_dff.cc:217:make_patterns_logic$11364
  wire $auto$opt_dff.cc:217:make_patterns_logic$11373
  wire $auto$opt_dff.cc:217:make_patterns_logic$11375
  wire $auto$opt_dff.cc:217:make_patterns_logic$11384
  wire $auto$opt_dff.cc:217:make_patterns_logic$11386
  wire $auto$opt_dff.cc:217:make_patterns_logic$11395
  wire $auto$opt_dff.cc:217:make_patterns_logic$11397
  wire $auto$opt_dff.cc:217:make_patterns_logic$11406
  wire $auto$opt_dff.cc:217:make_patterns_logic$11408
  wire $auto$opt_dff.cc:217:make_patterns_logic$11417
  wire $auto$opt_dff.cc:217:make_patterns_logic$11419
  wire $auto$opt_dff.cc:217:make_patterns_logic$11428
  wire $auto$opt_dff.cc:217:make_patterns_logic$11430
  wire $auto$opt_dff.cc:217:make_patterns_logic$11439
  wire $auto$opt_dff.cc:217:make_patterns_logic$11441
  wire $auto$opt_dff.cc:217:make_patterns_logic$11450
  wire $auto$opt_dff.cc:217:make_patterns_logic$11452
  wire $auto$opt_dff.cc:217:make_patterns_logic$11461
  wire $auto$opt_dff.cc:217:make_patterns_logic$11463
  wire $auto$opt_dff.cc:217:make_patterns_logic$11472
  wire $auto$opt_dff.cc:217:make_patterns_logic$11474
  wire $auto$opt_dff.cc:217:make_patterns_logic$11481
  wire $auto$opt_dff.cc:217:make_patterns_logic$11486
  wire $auto$opt_dff.cc:217:make_patterns_logic$11491
  wire $auto$opt_dff.cc:217:make_patterns_logic$11496
  wire $auto$opt_dff.cc:217:make_patterns_logic$11501
  wire $auto$opt_dff.cc:217:make_patterns_logic$11506
  wire $auto$opt_dff.cc:217:make_patterns_logic$11511
  wire $auto$opt_dff.cc:217:make_patterns_logic$11516
  wire $auto$opt_dff.cc:217:make_patterns_logic$11521
  wire $auto$opt_dff.cc:217:make_patterns_logic$11526
  wire $auto$opt_dff.cc:217:make_patterns_logic$11531
  wire $auto$opt_dff.cc:217:make_patterns_logic$11536
  wire $auto$opt_dff.cc:217:make_patterns_logic$11541
  wire $auto$opt_dff.cc:217:make_patterns_logic$11546
  wire $auto$opt_dff.cc:217:make_patterns_logic$11551
  wire $auto$opt_dff.cc:217:make_patterns_logic$11556
  wire $auto$opt_dff.cc:217:make_patterns_logic$11561
  wire $auto$opt_dff.cc:217:make_patterns_logic$11566
  wire $auto$opt_dff.cc:217:make_patterns_logic$11571
  wire $auto$opt_dff.cc:217:make_patterns_logic$11576
  wire $auto$opt_dff.cc:217:make_patterns_logic$11581
  wire $auto$opt_dff.cc:217:make_patterns_logic$11586
  wire $auto$opt_dff.cc:217:make_patterns_logic$11591
  wire $auto$opt_dff.cc:217:make_patterns_logic$11596
  wire $auto$opt_dff.cc:217:make_patterns_logic$11601
  wire $auto$opt_dff.cc:217:make_patterns_logic$11606
  wire $auto$opt_dff.cc:217:make_patterns_logic$11611
  wire $auto$opt_dff.cc:217:make_patterns_logic$11616
  wire $auto$opt_dff.cc:217:make_patterns_logic$11621
  wire $auto$opt_dff.cc:217:make_patterns_logic$11626
  wire $auto$opt_dff.cc:217:make_patterns_logic$11631
  wire $auto$opt_dff.cc:217:make_patterns_logic$11636
  wire $auto$opt_dff.cc:217:make_patterns_logic$11642
  wire $auto$opt_dff.cc:217:make_patterns_logic$11644
  wire $auto$opt_dff.cc:217:make_patterns_logic$11646
  wire $auto$opt_dff.cc:217:make_patterns_logic$11648
  wire $auto$opt_dff.cc:217:make_patterns_logic$11650
  wire $auto$opt_dff.cc:217:make_patterns_logic$11666
  wire $auto$opt_dff.cc:217:make_patterns_logic$11673
  wire $auto$opt_dff.cc:217:make_patterns_logic$11685
  wire $auto$opt_dff.cc:217:make_patterns_logic$11687
  wire $auto$opt_dff.cc:217:make_patterns_logic$11704
  wire $auto$opt_dff.cc:217:make_patterns_logic$11706
  wire $auto$opt_dff.cc:217:make_patterns_logic$11712
  wire $auto$opt_dff.cc:217:make_patterns_logic$11738
  wire $auto$opt_dff.cc:242:make_patterns_logic$11137
  wire $auto$opt_dff.cc:242:make_patterns_logic$11148
  wire $auto$opt_dff.cc:242:make_patterns_logic$11159
  wire $auto$opt_dff.cc:242:make_patterns_logic$11170
  wire $auto$opt_dff.cc:242:make_patterns_logic$11181
  wire $auto$opt_dff.cc:242:make_patterns_logic$11192
  wire $auto$opt_dff.cc:242:make_patterns_logic$11203
  wire $auto$opt_dff.cc:242:make_patterns_logic$11214
  wire $auto$opt_dff.cc:242:make_patterns_logic$11225
  wire $auto$opt_dff.cc:242:make_patterns_logic$11236
  wire $auto$opt_dff.cc:242:make_patterns_logic$11247
  wire $auto$opt_dff.cc:242:make_patterns_logic$11258
  wire $auto$opt_dff.cc:242:make_patterns_logic$11269
  wire $auto$opt_dff.cc:242:make_patterns_logic$11280
  wire $auto$opt_dff.cc:242:make_patterns_logic$11291
  wire $auto$opt_dff.cc:242:make_patterns_logic$11302
  wire $auto$opt_dff.cc:242:make_patterns_logic$11313
  wire $auto$opt_dff.cc:242:make_patterns_logic$11324
  wire $auto$opt_dff.cc:242:make_patterns_logic$11335
  wire $auto$opt_dff.cc:242:make_patterns_logic$11346
  wire $auto$opt_dff.cc:242:make_patterns_logic$11357
  wire $auto$opt_dff.cc:242:make_patterns_logic$11368
  wire $auto$opt_dff.cc:242:make_patterns_logic$11379
  wire $auto$opt_dff.cc:242:make_patterns_logic$11390
  wire $auto$opt_dff.cc:242:make_patterns_logic$11401
  wire $auto$opt_dff.cc:242:make_patterns_logic$11412
  wire $auto$opt_dff.cc:242:make_patterns_logic$11423
  wire $auto$opt_dff.cc:242:make_patterns_logic$11434
  wire $auto$opt_dff.cc:242:make_patterns_logic$11445
  wire $auto$opt_dff.cc:242:make_patterns_logic$11456
  wire $auto$opt_dff.cc:242:make_patterns_logic$11467
  wire $auto$opt_dff.cc:242:make_patterns_logic$11478
  wire $auto$opt_dff.cc:242:make_patterns_logic$11483
  wire $auto$opt_dff.cc:242:make_patterns_logic$11488
  wire $auto$opt_dff.cc:242:make_patterns_logic$11493
  wire $auto$opt_dff.cc:242:make_patterns_logic$11498
  wire $auto$opt_dff.cc:242:make_patterns_logic$11503
  wire $auto$opt_dff.cc:242:make_patterns_logic$11508
  wire $auto$opt_dff.cc:242:make_patterns_logic$11513
  wire $auto$opt_dff.cc:242:make_patterns_logic$11518
  wire $auto$opt_dff.cc:242:make_patterns_logic$11523
  wire $auto$opt_dff.cc:242:make_patterns_logic$11528
  wire $auto$opt_dff.cc:242:make_patterns_logic$11533
  wire $auto$opt_dff.cc:242:make_patterns_logic$11538
  wire $auto$opt_dff.cc:242:make_patterns_logic$11543
  wire $auto$opt_dff.cc:242:make_patterns_logic$11548
  wire $auto$opt_dff.cc:242:make_patterns_logic$11553
  wire $auto$opt_dff.cc:242:make_patterns_logic$11558
  wire $auto$opt_dff.cc:242:make_patterns_logic$11563
  wire $auto$opt_dff.cc:242:make_patterns_logic$11568
  wire $auto$opt_dff.cc:242:make_patterns_logic$11573
  wire $auto$opt_dff.cc:242:make_patterns_logic$11578
  wire $auto$opt_dff.cc:242:make_patterns_logic$11583
  wire $auto$opt_dff.cc:242:make_patterns_logic$11588
  wire $auto$opt_dff.cc:242:make_patterns_logic$11593
  wire $auto$opt_dff.cc:242:make_patterns_logic$11598
  wire $auto$opt_dff.cc:242:make_patterns_logic$11603
  wire $auto$opt_dff.cc:242:make_patterns_logic$11608
  wire $auto$opt_dff.cc:242:make_patterns_logic$11613
  wire $auto$opt_dff.cc:242:make_patterns_logic$11618
  wire $auto$opt_dff.cc:242:make_patterns_logic$11623
  wire $auto$opt_dff.cc:242:make_patterns_logic$11628
  wire $auto$opt_dff.cc:242:make_patterns_logic$11633
  wire $auto$opt_dff.cc:242:make_patterns_logic$11638
  wire $auto$opt_dff.cc:242:make_patterns_logic$11656
  wire $auto$opt_dff.cc:242:make_patterns_logic$11675
  wire $auto$opt_dff.cc:242:make_patterns_logic$11699
  wire $auto$opt_dff.cc:242:make_patterns_logic$11708
  wire $auto$opt_dff.cc:242:make_patterns_logic$11718
  wire $auto$opt_dff.cc:242:make_patterns_logic$11726
  wire $auto$opt_dff.cc:276:combine_resets$11662
  wire $auto$opt_reduce.cc:134:opt_mux$10521
  wire $auto$opt_reduce.cc:134:opt_mux$10523
  wire $auto$opt_reduce.cc:134:opt_mux$10525
  wire $auto$opt_reduce.cc:134:opt_mux$10527
  wire $auto$opt_reduce.cc:134:opt_mux$10529
  wire $auto$opt_reduce.cc:134:opt_mux$10531
  wire $auto$opt_reduce.cc:134:opt_mux$10533
  wire $auto$opt_reduce.cc:134:opt_mux$10535
  wire $auto$opt_reduce.cc:134:opt_mux$10537
  wire $auto$opt_reduce.cc:134:opt_mux$10539
  wire $auto$opt_reduce.cc:134:opt_mux$10541
  wire $auto$opt_reduce.cc:134:opt_mux$10545
  wire $auto$opt_reduce.cc:134:opt_mux$10547
  wire $auto$opt_reduce.cc:134:opt_mux$10549
  wire $auto$opt_reduce.cc:134:opt_mux$10551
  wire $auto$opt_reduce.cc:134:opt_mux$10553
  wire $auto$opt_reduce.cc:134:opt_mux$10555
  wire $auto$opt_reduce.cc:134:opt_mux$10557
  wire $auto$opt_reduce.cc:134:opt_mux$10559
  wire $auto$opt_reduce.cc:134:opt_mux$10563
  wire $auto$opt_reduce.cc:134:opt_mux$10565
  wire $auto$opt_reduce.cc:134:opt_mux$10567
  wire $auto$opt_reduce.cc:134:opt_mux$10569
  wire $auto$opt_reduce.cc:134:opt_mux$10571
  wire $auto$opt_reduce.cc:134:opt_mux$10573
  wire $auto$opt_reduce.cc:134:opt_mux$10575
  wire $auto$opt_reduce.cc:134:opt_mux$10577
  wire $auto$opt_reduce.cc:134:opt_mux$10581
  wire $auto$opt_reduce.cc:134:opt_mux$10583
  wire $auto$opt_reduce.cc:134:opt_mux$10587
  wire $auto$opt_reduce.cc:134:opt_mux$10589
  wire $auto$opt_reduce.cc:134:opt_mux$10591
  wire $auto$opt_reduce.cc:134:opt_mux$10593
  wire $auto$opt_reduce.cc:134:opt_mux$10597
  wire $auto$opt_reduce.cc:134:opt_mux$10599
  wire $auto$opt_reduce.cc:134:opt_mux$10603
  wire $auto$opt_reduce.cc:134:opt_mux$10605
  wire $auto$opt_reduce.cc:134:opt_mux$10607
  wire $auto$opt_reduce.cc:134:opt_mux$10611
  wire $auto$opt_reduce.cc:134:opt_mux$10615
  wire $auto$opt_reduce.cc:134:opt_mux$10619
  wire $auto$opt_reduce.cc:134:opt_mux$10623
  wire $auto$opt_reduce.cc:134:opt_mux$10627
  wire $auto$opt_reduce.cc:134:opt_mux$10631
  wire $auto$opt_reduce.cc:134:opt_mux$10633
  wire $auto$opt_reduce.cc:134:opt_mux$10635
  wire $auto$opt_reduce.cc:134:opt_mux$10637
  wire $auto$opt_reduce.cc:134:opt_mux$10641
  wire $auto$opt_reduce.cc:134:opt_mux$10645
  wire $auto$opt_reduce.cc:134:opt_mux$10647
  wire $auto$opt_reduce.cc:134:opt_mux$10649
  wire $auto$opt_reduce.cc:134:opt_mux$10651
  wire $auto$opt_reduce.cc:134:opt_mux$10657
  wire $auto$opt_reduce.cc:134:opt_mux$10661
  wire $auto$opt_reduce.cc:134:opt_mux$10667
  wire $auto$opt_reduce.cc:134:opt_mux$10669
  wire $auto$opt_reduce.cc:134:opt_mux$10671
  wire $auto$opt_reduce.cc:134:opt_mux$10677
  wire $auto$opt_reduce.cc:134:opt_mux$10679
  wire $auto$opt_reduce.cc:134:opt_mux$10681
  wire $auto$opt_reduce.cc:134:opt_mux$10683
  wire $auto$opt_reduce.cc:134:opt_mux$10691
  wire $auto$opt_reduce.cc:134:opt_mux$10697
  wire $auto$opt_reduce.cc:134:opt_mux$10701
  wire $auto$rtlil.cc:2127:Not$11136
  wire $auto$rtlil.cc:2127:Not$11653
  wire $auto$rtlil.cc:2127:Not$11655
  wire $auto$rtlil.cc:2127:Not$11661
  wire $auto$rtlil.cc:2127:Not$11694
  wire $auto$rtlil.cc:2127:Not$11696
  wire $auto$rtlil.cc:2127:Not$11698
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10883
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10885
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10887
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10889
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10891
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10893
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10895
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10897
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10899
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10901
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10903
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10905
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10907
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10909
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10911
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10913
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10915
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10917
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10919
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10921
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10923
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10925
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10927
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10929
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10931
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10933
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10935
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10937
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10939
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10941
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10943
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10945
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10947
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10949
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10951
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10953
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10955
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10957
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10959
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10961
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10963
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10965
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10967
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10969
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10971
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10973
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10975
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10977
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10979
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10981
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10983
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10985
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10987
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10989
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10991
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10993
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10995
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10997
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10999
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11001
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11003
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11005
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11007
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11009
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11011
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11013
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11015
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11017
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11019
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11021
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11023
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11025
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11027
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11029
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11031
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11033
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11035
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11037
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11039
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11041
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11043
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11045
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11047
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11049
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11051
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11053
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11055
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11057
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11059
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11061
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11063
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11065
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11067
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11069
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11071
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11073
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11075
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11077
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11079
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11081
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11083
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11085
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11087
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11089
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11091
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11093
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11095
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11097
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11099
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11101
  wire width 3 $auto$rtlil.cc:2817:Anyseq$11103
  wire width 3 $auto$rtlil.cc:2817:Anyseq$11105
  attribute \src "cva6_processor_shim.v:90.20-90.30"
  attribute \unused_bits "32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63"
  wire width 64 $auto$wreduce.cc:454:run$10716
  attribute \src "cva6_processor_shim.v:105.33-105.80"
  wire width 32 $auto$wreduce.cc:454:run$10717
  attribute \src "cva6_processor_shim.v:105.17-107.14"
  wire width 32 $auto$wreduce.cc:454:run$10718
  attribute \src "cva6_processor_shim.v:106.33-106.62"
  wire width 32 $auto$wreduce.cc:454:run$10719
  attribute \src "cva6_processor_shim.v:102.17-102.29"
  wire $eq$cva6_processor_shim.v:102$360_Y
  attribute \src "cva6_processor_shim.v:103.17-103.29"
  wire $eq$cva6_processor_shim.v:103$362_Y
  attribute \src "cva6_processor_shim.v:104.17-104.29"
  wire $eq$cva6_processor_shim.v:104$364_Y
  attribute \src "cva6_processor_shim.v:105.17-105.29"
  wire $eq$cva6_processor_shim.v:105$366_Y
  attribute \src "cva6_processor_shim.v:106.17-106.29"
  wire $eq$cva6_processor_shim.v:106$369_Y
  attribute \src "cva6_processor_shim.v:243.21-243.42"
  wire $eq$cva6_processor_shim.v:243$381_Y
  attribute \src "cva6_processor_shim.v:257.30-257.51"
  wire $eq$cva6_processor_shim.v:257$384_Y
  attribute \src "cva6_processor_shim.v:261.30-261.51"
  wire $eq$cva6_processor_shim.v:261$385_Y
  attribute \src "cva6_processor_shim.v:263.30-263.51"
  wire $eq$cva6_processor_shim.v:263$386_Y
  attribute \src "cva6_processor_shim.v:269.30-269.48"
  wire $eq$cva6_processor_shim.v:269$389_Y
  attribute \src "cva6_processor_shim.v:277.17-277.35"
  wire $eq$cva6_processor_shim.v:277$390_Y
  attribute \src "cva6_processor_shim.v:311.56-311.74"
  wire $eq$cva6_processor_shim.v:311$399_Y
  attribute \src "cva6_processor_shim.v:66.21-66.45"
  wire $eq$cva6_processor_shim.v:66$272_Y
  attribute \src "cva6_processor_shim.v:70.20-70.44"
  wire $eq$cva6_processor_shim.v:70$309_Y
  attribute \src "cva6_processor_shim.v:74.20-74.44"
  wire $eq$cva6_processor_shim.v:74$336_Y
  attribute \src "cva6_processor_shim.v:96.17-96.29"
  wire $eq$cva6_processor_shim.v:96$352_Y
  attribute \src "cva6_processor_shim.v:97.17-97.29"
  wire $eq$cva6_processor_shim.v:97$354_Y
  attribute \src "cva6_processor_shim.v:98.17-98.29"
  wire $eq$cva6_processor_shim.v:98$356_Y
  attribute \src "cva6_processor_shim.v:99.22-99.41"
  wire $eq$cva6_processor_shim.v:99$357_Y
  attribute \src "cva6_processor_shim.v:264.25-264.62"
  wire $logic_and$cva6_processor_shim.v:264$388_Y
  attribute \src "cva6_processor_shim.v:293.30-293.68"
  wire $logic_and$cva6_processor_shim.v:293$394_Y
  attribute \src "cva6_processor_shim.v:311.17-311.52"
  wire $logic_and$cva6_processor_shim.v:311$398_Y
  attribute \src "cva6_processor_shim.v:311.17-311.74"
  wire $logic_and$cva6_processor_shim.v:311$400_Y
  attribute \src "cva6_processor_shim.v:264.46-264.62"
  wire $logic_not$cva6_processor_shim.v:264$387_Y
  attribute \src "cva6_processor_shim.v:105.34-105.71"
  wire $lt$cva6_processor_shim.v:105$367_Y
  attribute \src "cva6_processor_shim.v:106.34-106.53"
  wire $lt$cva6_processor_shim.v:106$370_Y
  attribute \src "cva6_processor_shim.v:293.31-293.47"
  wire $ne$cva6_processor_shim.v:293$393_Y
  attribute \src "cva6_processor_shim.v:315.21-315.39"
  wire $ne$cva6_processor_shim.v:315$401_Y
  attribute \src "cva6_processor_shim.v:103.33-103.52"
  wire width 32 $or$cva6_processor_shim.v:103$363_Y
  wire $procmux$2076_CMP
  wire $procmux$2077_CMP
  wire $procmux$2078_CMP
  wire $procmux$2079_CMP
  wire $procmux$2080_CMP
  wire $procmux$2081_CMP
  wire $procmux$2082_CMP
  wire $procmux$2083_CMP
  wire $procmux$2084_CMP
  wire $procmux$2085_CMP
  wire $procmux$2086_CMP
  wire $procmux$2087_CMP
  wire $procmux$2088_CMP
  wire $procmux$2089_CMP
  wire $procmux$2090_CMP
  wire $procmux$2091_CMP
  wire $procmux$2092_CMP
  wire $procmux$2093_CMP
  wire $procmux$2094_CMP
  wire $procmux$2095_CMP
  wire $procmux$2096_CMP
  wire $procmux$2097_CMP
  wire $procmux$2098_CMP
  wire $procmux$2099_CMP
  wire $procmux$2100_CMP
  wire $procmux$2101_CMP
  wire $procmux$2102_CMP
  wire $procmux$2103_CMP
  wire $procmux$2104_CMP
  wire $procmux$2105_CMP
  wire $procmux$2106_CMP
  wire $procmux$2107_CMP
  wire $procmux$3612_CMP
  wire $procmux$3613_CMP
  wire $procmux$3614_CMP
  wire $procmux$3615_CMP
  wire $procmux$3616_CMP
  wire $procmux$3617_CMP
  wire $procmux$3618_CMP
  wire $procmux$3619_CMP
  wire $procmux$3620_CMP
  wire $procmux$3621_CMP
  wire $procmux$3622_CMP
  wire $procmux$3623_CMP
  wire $procmux$3624_CMP
  wire $procmux$3625_CMP
  wire $procmux$3626_CMP
  wire $procmux$3627_CMP
  wire $procmux$3628_CMP
  wire $procmux$3629_CMP
  wire $procmux$3630_CMP
  wire $procmux$3631_CMP
  wire $procmux$3632_CMP
  wire $procmux$3633_CMP
  wire $procmux$3634_CMP
  wire $procmux$3635_CMP
  wire $procmux$3636_CMP
  wire $procmux$3637_CMP
  wire $procmux$3638_CMP
  wire $procmux$3639_CMP
  wire $procmux$3640_CMP
  wire $procmux$3641_CMP
  wire $procmux$3642_CMP
  wire $procmux$3643_CMP
  wire width 32 $procmux$3644_Y
  wire width 32 $procmux$3647_Y
  wire width 32 $procmux$3650_Y
  wire width 32 $procmux$3652_Y
  wire $procmux$5790_CMP
  wire $procmux$5791_CMP
  wire $procmux$5792_CMP
  wire $procmux$5793_CMP
  wire $procmux$5794_CMP
  wire $procmux$5795_CMP
  wire $procmux$5796_CMP
  wire $procmux$5797_CMP
  wire $procmux$5798_CMP
  wire $procmux$5799_CMP
  wire $procmux$5800_CMP
  wire $procmux$5801_CMP
  wire $procmux$5802_CMP
  wire $procmux$5803_CMP
  wire $procmux$5804_CMP
  wire $procmux$5805_CMP
  wire $procmux$5806_CMP
  wire $procmux$5807_CMP
  wire $procmux$5808_CMP
  wire $procmux$5809_CMP
  wire $procmux$5810_CMP
  wire $procmux$5811_CMP
  wire $procmux$5812_CMP
  wire $procmux$5813_CMP
  wire $procmux$5814_CMP
  wire $procmux$5815_CMP
  wire $procmux$5816_CMP
  wire $procmux$5817_CMP
  wire $procmux$5818_CMP
  wire $procmux$5819_CMP
  wire $procmux$5820_CMP
  wire $procmux$5821_CMP
  wire width 32 $procmux$5867_Y
  wire width 32 $procmux$5870_Y
  wire width 32 $procmux$5872_Y
  wire $procmux$6588_CMP
  wire $procmux$6589_CMP
  wire $procmux$6590_CMP
  wire $procmux$6591_CMP
  wire $procmux$6592_CMP
  wire $procmux$6593_CMP
  wire $procmux$6594_CMP
  wire $procmux$6595_CMP
  wire $procmux$6596_CMP
  wire $procmux$6597_CMP
  wire $procmux$6598_CMP
  wire $procmux$6599_CMP
  wire $procmux$6600_CMP
  wire $procmux$6601_CMP
  wire $procmux$6602_CMP
  wire $procmux$6603_CMP
  wire $procmux$6604_CMP
  wire $procmux$6605_CMP
  wire $procmux$6606_CMP
  wire $procmux$6607_CMP
  wire $procmux$6608_CMP
  wire $procmux$6609_CMP
  wire $procmux$6610_CMP
  wire $procmux$6611_CMP
  wire $procmux$6612_CMP
  wire $procmux$6613_CMP
  wire $procmux$6614_CMP
  wire $procmux$6615_CMP
  wire $procmux$6616_CMP
  wire $procmux$6617_CMP
  wire $procmux$6618_CMP
  wire $procmux$6619_CMP
  wire width 32 $procmux$8006_Y
  wire width 32 $procmux$8008_Y
  wire width 3 $procmux$9505_Y
  wire width 3 $procmux$9547_Y
  attribute \src "cva6_processor_shim.v:100.25-100.50"
  wire width 32 $shl$cva6_processor_shim.v:100$358_Y
  attribute \src "cva6_processor_shim.v:97.32-97.57"
  wire width 32 $shr$cva6_processor_shim.v:97$355_Y
  attribute \src "cva6_processor_shim.v:286.42-286.60"
  attribute \unused_bits "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $sub$cva6_processor_shim.v:286$392_Y
  attribute \src "cva6_processor_shim.v:296.35-296.50"
  attribute \unused_bits "3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $sub$cva6_processor_shim.v:296$395_Y
  attribute \src "cva6_processor_shim.v:316.37-316.54"
  attribute \unused_bits "3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $sub$cva6_processor_shim.v:316$402_Y
  attribute \src "cva6_processor_shim.v:102.17-107.17"
  wire width 32 $ternary$cva6_processor_shim.v:102$376_Y
  attribute \src "cva6_processor_shim.v:103.17-107.16"
  wire width 32 $ternary$cva6_processor_shim.v:103$375_Y
  attribute \src "cva6_processor_shim.v:104.17-107.15"
  wire width 32 $ternary$cva6_processor_shim.v:104$374_Y
  attribute \src "cva6_processor_shim.v:106.17-106.69"
  wire width 32 $ternary$cva6_processor_shim.v:106$372_Y
  attribute \src "cva6_processor_shim.v:96.17-107.20"
  wire width 32 $ternary$cva6_processor_shim.v:96$379_Y
  attribute \src "cva6_processor_shim.v:97.17-107.19"
  wire width 32 $ternary$cva6_processor_shim.v:97$378_Y
  attribute \src "cva6_processor_shim.v:98.17-107.18"
  wire width 32 $ternary$cva6_processor_shim.v:98$377_Y
  attribute \src "cva6_processor_shim.v:99.22-100.103"
  wire width 32 $ternary$cva6_processor_shim.v:99$359_Y
  attribute \src "cva6_processor_shim.v:104.33-104.52"
  wire width 32 $xor$cva6_processor_shim.v:104$365_Y
  attribute \src "cva6_processor_shim.v:4.16-4.21"
  wire input 1 \clk_i
  attribute \src "cva6_processor_shim.v:112.17-112.30"
  wire width 32 \de_io_instr_i
  attribute \src "cva6_processor_shim.v:118.10-118.29"
  wire \de_io_instr_valid_i
  attribute \src "cva6_processor_shim.v:115.10-115.25"
  wire \de_io_is_load_i
  attribute \src "cva6_processor_shim.v:124.10-124.31"
  wire \de_io_load_mem_resp_i
  attribute \src "cva6_processor_shim.v:133.10-133.26"
  wire \de_io_load_req_o
  attribute \src "cva6_processor_shim.v:128.10-128.23"
  wire \de_io_ready_o
  attribute \src "cva6_processor_shim.v:130.10-130.30"
  wire \de_io_store_commit_i
  attribute \src "cva6_processor_shim.v:121.10-121.32"
  wire \de_io_store_mem_resp_i
  attribute \src "cva6_processor_shim.v:6.23-6.30"
  wire width 32 input 3 \instr_i
  attribute \src "cva6_processor_shim.v:8.17-8.30"
  wire output 5 \instr_ready_o
  attribute \src "cva6_processor_shim.v:7.16-7.29"
  wire input 4 \instr_valid_i
  attribute \src "cva6_processor_shim.v:172.15-172.28"
  wire width 3 \load_cooldown
  attribute \src "cva6_processor_shim.v:10.16-10.31"
  wire input 7 \load_mem_resp_i
  attribute \src "cva6_processor_shim.v:166.16-166.30"
  wire width 32 \loadstore_addr
  attribute \src "cva6_processor_shim.v:167.15-167.28"
  wire width 3 \loadstore_fsm
  attribute \src "cva6_processor_shim.v:165.9-165.24"
  wire \loadstore_state
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[0]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[10]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[11]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[12]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[13]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[14]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[15]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[16]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[17]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[18]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[19]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[1]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[20]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[21]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[22]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[23]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[24]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[25]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[26]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[27]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[28]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[29]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[2]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[30]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[31]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[3]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[4]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[5]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[6]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[7]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[8]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[9]
  attribute \src "cva6_processor_shim.v:13.31-13.36"
  wire width 1024 output 9 \mem_o
  attribute \src "cva6_processor_shim.v:61.9-61.16"
  wire \ready_o
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[0]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[10]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[11]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[12]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[13]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[14]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[15]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[16]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[17]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[18]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[19]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[1]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[20]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[21]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[22]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[23]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[24]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[25]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[26]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[27]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[28]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[29]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[2]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[30]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[31]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[3]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[4]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[5]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[6]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[7]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[8]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[9]
  attribute \src "cva6_processor_shim.v:12.31-12.40"
  wire width 1024 output 8 \regfile_o
  attribute \src "cva6_processor_shim.v:5.16-5.22"
  wire input 2 \rst_ni
  attribute \src "cva6_processor_shim.v:170.9-170.23"
  wire \store_cooldown
  attribute \src "cva6_processor_shim.v:171.15-171.26"
  wire width 3 \store_count
  attribute \src "cva6_processor_shim.v:9.16-9.32"
  wire input 6 \store_mem_resp_i
  attribute \src "cva6_processor_shim.v:174.9-174.26"
  wire \store_uncommitted
  attribute \src "cva6_processor_shim.v:113.16-113.29"
  wire width 32 \tb_io_instr_i
  attribute \src "cva6_processor_shim.v:119.9-119.28"
  wire \tb_io_instr_valid_i
  attribute \src "cva6_processor_shim.v:116.9-116.24"
  wire \tb_io_is_load_i
  attribute \src "cva6_processor_shim.v:125.9-125.30"
  wire \tb_io_load_mem_resp_i
  attribute \src "cva6_processor_shim.v:131.9-131.29"
  wire \tb_io_store_commit_i
  attribute \src "cva6_processor_shim.v:122.9-122.31"
  wire \tb_io_store_mem_resp_i
  attribute \src "cva6_processor_shim.v:227.38-227.82"
  cell $add $add$cva6_processor_shim.v:227$307
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31:25] \instr_i [11:7] }
    connect \B $4$mem2reg_rd$\regfile$cva6_processor_shim.v:227$157_DATA[31:0]$306
    connect \Y $add$cva6_processor_shim.v:227$307_Y
  end
  attribute \src "cva6_processor_shim.v:233.38-233.82"
  cell $add $add$cva6_processor_shim.v:233$334
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31:20] }
    connect \B $5$mem2reg_rd$\regfile$cva6_processor_shim.v:233$160_DATA[31:0]$333
    connect \Y $add$cva6_processor_shim.v:233$334_Y
  end
  attribute \src "cva6_processor_shim.v:254.39-254.54"
  cell $add $add$cva6_processor_shim.v:254$383
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 3
    connect \A \store_count
    connect \B 1'1
    connect \Y $add$cva6_processor_shim.v:254$383_Y
  end
  attribute \src "cva6_processor_shim.v:96.32-96.51"
  cell $add $add$cva6_processor_shim.v:96$353
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31:20] }
    connect \B $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$163_DATA[31:0]$350
    connect \Y $add$cva6_processor_shim.v:96$353_Y
  end
  attribute \src "cva6_processor_shim.v:102.33-102.52"
  cell $and $and$cva6_processor_shim.v:102$361
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31:20] }
    connect \B $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$163_DATA[31:0]$350
    connect \Y $and$cva6_processor_shim.v:102$361_Y
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$11130
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:74$336_Y $eq$cva6_processor_shim.v:70$309_Y }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11129
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11132
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10627 $eq$cva6_processor_shim.v:74$336_Y $eq$cva6_processor_shim.v:70$309_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11131
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11134
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10627 $eq$cva6_processor_shim.v:70$309_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11133
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11143
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10549 $eq$cva6_processor_shim.v:74$336_Y $eq$cva6_processor_shim.v:70$309_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11142
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11145
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10549 $eq$cva6_processor_shim.v:70$309_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11144
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11154
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10599 $eq$cva6_processor_shim.v:74$336_Y $eq$cva6_processor_shim.v:70$309_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11153
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11156
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10599 $eq$cva6_processor_shim.v:70$309_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11155
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11165
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10637 $eq$cva6_processor_shim.v:74$336_Y $eq$cva6_processor_shim.v:70$309_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11164
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11167
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10637 $eq$cva6_processor_shim.v:70$309_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11166
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11176
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10527 $eq$cva6_processor_shim.v:74$336_Y $eq$cva6_processor_shim.v:70$309_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11175
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11178
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10527 $eq$cva6_processor_shim.v:70$309_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11177
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11187
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10555 $eq$cva6_processor_shim.v:74$336_Y $eq$cva6_processor_shim.v:70$309_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11186
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11189
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10555 $eq$cva6_processor_shim.v:70$309_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11188
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11198
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10577 $eq$cva6_processor_shim.v:74$336_Y $eq$cva6_processor_shim.v:70$309_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11197
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11200
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10577 $eq$cva6_processor_shim.v:70$309_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11199
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11209
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10531 $eq$cva6_processor_shim.v:74$336_Y $eq$cva6_processor_shim.v:70$309_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11208
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11211
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10531 $eq$cva6_processor_shim.v:70$309_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11210
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11220
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10567 $eq$cva6_processor_shim.v:74$336_Y $eq$cva6_processor_shim.v:70$309_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11219
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11222
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10567 $eq$cva6_processor_shim.v:70$309_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11221
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11231
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10529 $eq$cva6_processor_shim.v:74$336_Y $eq$cva6_processor_shim.v:70$309_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11230
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11233
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10529 $eq$cva6_processor_shim.v:70$309_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11232
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11242
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10597 $eq$cva6_processor_shim.v:74$336_Y $eq$cva6_processor_shim.v:70$309_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11241
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11244
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10597 $eq$cva6_processor_shim.v:70$309_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11243
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11253
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10593 $eq$cva6_processor_shim.v:74$336_Y $eq$cva6_processor_shim.v:70$309_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11252
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11255
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10593 $eq$cva6_processor_shim.v:70$309_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11254
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11264
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10677 $eq$cva6_processor_shim.v:74$336_Y $eq$cva6_processor_shim.v:70$309_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11263
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11266
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10677 $eq$cva6_processor_shim.v:70$309_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11265
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11275
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10537 $eq$cva6_processor_shim.v:74$336_Y $eq$cva6_processor_shim.v:70$309_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11274
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11277
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10537 $eq$cva6_processor_shim.v:70$309_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11276
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11286
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10575 $eq$cva6_processor_shim.v:74$336_Y $eq$cva6_processor_shim.v:70$309_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11285
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11288
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10575 $eq$cva6_processor_shim.v:70$309_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11287
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11297
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10605 $eq$cva6_processor_shim.v:74$336_Y $eq$cva6_processor_shim.v:70$309_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11296
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11299
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10605 $eq$cva6_processor_shim.v:70$309_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11298
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11308
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10615 $eq$cva6_processor_shim.v:74$336_Y $eq$cva6_processor_shim.v:70$309_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11307
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11310
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10615 $eq$cva6_processor_shim.v:70$309_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11309
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11319
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10633 $eq$cva6_processor_shim.v:74$336_Y $eq$cva6_processor_shim.v:70$309_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11318
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11321
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10633 $eq$cva6_processor_shim.v:70$309_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11320
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11330
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10657 $eq$cva6_processor_shim.v:74$336_Y $eq$cva6_processor_shim.v:70$309_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11329
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11332
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10657 $eq$cva6_processor_shim.v:70$309_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11331
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11341
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10681 $eq$cva6_processor_shim.v:74$336_Y $eq$cva6_processor_shim.v:70$309_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11340
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11343
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10681 $eq$cva6_processor_shim.v:70$309_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11342
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11352
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10535 $eq$cva6_processor_shim.v:74$336_Y $eq$cva6_processor_shim.v:70$309_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11351
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11354
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10535 $eq$cva6_processor_shim.v:70$309_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11353
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11363
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10557 $eq$cva6_processor_shim.v:74$336_Y $eq$cva6_processor_shim.v:70$309_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11362
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11365
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10557 $eq$cva6_processor_shim.v:70$309_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11364
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11374
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10583 $eq$cva6_processor_shim.v:74$336_Y $eq$cva6_processor_shim.v:70$309_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11373
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11376
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10583 $eq$cva6_processor_shim.v:70$309_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11375
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11385
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10539 $eq$cva6_processor_shim.v:74$336_Y $eq$cva6_processor_shim.v:70$309_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11384
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11387
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10539 $eq$cva6_processor_shim.v:70$309_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11386
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11396
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10623 $eq$cva6_processor_shim.v:74$336_Y $eq$cva6_processor_shim.v:70$309_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11395
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11398
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10623 $eq$cva6_processor_shim.v:70$309_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11397
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11407
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10587 $eq$cva6_processor_shim.v:74$336_Y $eq$cva6_processor_shim.v:70$309_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11406
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11409
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10587 $eq$cva6_processor_shim.v:70$309_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11408
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11418
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10645 $eq$cva6_processor_shim.v:74$336_Y $eq$cva6_processor_shim.v:70$309_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11417
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11420
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10645 $eq$cva6_processor_shim.v:70$309_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11419
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11429
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10671 $eq$cva6_processor_shim.v:74$336_Y $eq$cva6_processor_shim.v:70$309_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11428
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11431
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10671 $eq$cva6_processor_shim.v:70$309_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11430
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11440
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10559 $eq$cva6_processor_shim.v:74$336_Y $eq$cva6_processor_shim.v:70$309_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11439
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11442
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10559 $eq$cva6_processor_shim.v:70$309_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11441
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11451
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10523 $eq$cva6_processor_shim.v:74$336_Y $eq$cva6_processor_shim.v:70$309_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11450
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11453
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10523 $eq$cva6_processor_shim.v:70$309_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11452
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11462
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10551 $eq$cva6_processor_shim.v:74$336_Y $eq$cva6_processor_shim.v:70$309_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11461
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11464
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10551 $eq$cva6_processor_shim.v:70$309_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11463
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11473
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10573 $eq$cva6_processor_shim.v:74$336_Y $eq$cva6_processor_shim.v:70$309_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11472
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11475
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10573 $eq$cva6_processor_shim.v:70$309_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11474
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11482
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10641
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11481
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11487
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10553
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11486
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11492
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10669
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11491
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11497
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10541
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11496
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11502
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10603
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11501
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11507
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10649
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11506
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11512
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10697
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11511
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11517
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10533
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11516
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11522
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10563
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11521
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11527
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10589
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11526
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11532
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10611
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11531
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11537
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10631
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11536
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11542
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10651
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11541
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11547
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10667
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11546
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11552
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10691
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11551
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11557
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10521
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11556
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11562
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10545
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11561
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11567
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10569
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11566
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11572
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10591
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11571
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11577
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10607
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11576
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11582
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10619
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11581
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11587
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10635
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11586
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11592
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10647
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11591
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11597
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10661
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11596
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11602
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10679
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11601
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11607
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10701
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11606
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11612
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10525
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11611
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11617
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10547
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11616
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11622
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10565
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11621
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11627
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10571
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11626
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11632
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10581
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11631
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11637
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10683
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11636
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11643
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:243$381_Y \loadstore_state }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11642
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$11645
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:263$386_Y $eq$cva6_processor_shim.v:261$385_Y $eq$cva6_processor_shim.v:257$384_Y $eq$cva6_processor_shim.v:243$381_Y }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11644
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11647
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A { $logic_and$cva6_processor_shim.v:264$388_Y $eq$cva6_processor_shim.v:263$386_Y $eq$cva6_processor_shim.v:261$385_Y $eq$cva6_processor_shim.v:257$384_Y $eq$cva6_processor_shim.v:243$381_Y }
    connect \B 5'01000
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11646
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11649
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:261$385_Y $eq$cva6_processor_shim.v:257$384_Y $eq$cva6_processor_shim.v:243$381_Y }
    connect \B 3'100
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11648
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11651
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:257$384_Y $eq$cva6_processor_shim.v:243$381_Y }
    connect \B 2'10
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11650
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$11667
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $ne$cva6_processor_shim.v:315$401_Y $logic_and$cva6_processor_shim.v:311$400_Y }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11666
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$11674
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:70$309_Y $eq$cva6_processor_shim.v:66$272_Y }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11673
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$11686
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:269$389_Y $eq$cva6_processor_shim.v:263$386_Y }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11685
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11688
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $logic_and$cva6_processor_shim.v:264$388_Y $eq$cva6_processor_shim.v:263$386_Y }
    connect \B 2'01
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11687
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$11705
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:277$390_Y \store_cooldown }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11704
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11707
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $logic_and$cva6_processor_shim.v:293$394_Y $eq$cva6_processor_shim.v:277$390_Y \store_cooldown }
    connect \B 3'010
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11706
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$11713
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:257$384_Y $eq$cva6_processor_shim.v:243$381_Y }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11712
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11739
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:74$336_Y $eq$cva6_processor_shim.v:70$309_Y $eq$cva6_processor_shim.v:66$272_Y \instr_valid_i }
    connect \B 4'0001
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11738
  end
  cell $not $auto$opt_dff.cc:233:make_patterns_logic$11135
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_processor_shim.v:66$272_Y
    connect \Y $auto$rtlil.cc:2127:Not$11136
  end
  cell $not $auto$opt_dff.cc:233:make_patterns_logic$11652
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_valid_i
    connect \Y $auto$rtlil.cc:2127:Not$11653
  end
  cell $not $auto$opt_dff.cc:233:make_patterns_logic$11654
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ready_o
    connect \Y $auto$rtlil.cc:2127:Not$11655
  end
  cell $not $auto$opt_dff.cc:233:make_patterns_logic$11693
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_processor_shim.v:243$381_Y
    connect \Y $auto$rtlil.cc:2127:Not$11694
  end
  cell $not $auto$opt_dff.cc:233:make_patterns_logic$11695
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_processor_shim.v:257$384_Y
    connect \Y $auto$rtlil.cc:2127:Not$11696
  end
  cell $not $auto$opt_dff.cc:233:make_patterns_logic$11697
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_processor_shim.v:261$385_Y
    connect \Y $auto$rtlil.cc:2127:Not$11698
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11138
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11136 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11133 $auto$opt_dff.cc:217:make_patterns_logic$11131 $auto$opt_dff.cc:217:make_patterns_logic$11129 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11137
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11149
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11136 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11144 $auto$opt_dff.cc:217:make_patterns_logic$11142 $auto$opt_dff.cc:217:make_patterns_logic$11129 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11148
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11160
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11136 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11155 $auto$opt_dff.cc:217:make_patterns_logic$11153 $auto$opt_dff.cc:217:make_patterns_logic$11129 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11159
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11171
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11136 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11166 $auto$opt_dff.cc:217:make_patterns_logic$11164 $auto$opt_dff.cc:217:make_patterns_logic$11129 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11170
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11182
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11136 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11177 $auto$opt_dff.cc:217:make_patterns_logic$11175 $auto$opt_dff.cc:217:make_patterns_logic$11129 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11181
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11193
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11136 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11188 $auto$opt_dff.cc:217:make_patterns_logic$11186 $auto$opt_dff.cc:217:make_patterns_logic$11129 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11192
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11204
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11136 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11199 $auto$opt_dff.cc:217:make_patterns_logic$11197 $auto$opt_dff.cc:217:make_patterns_logic$11129 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11203
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11215
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11136 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11210 $auto$opt_dff.cc:217:make_patterns_logic$11208 $auto$opt_dff.cc:217:make_patterns_logic$11129 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11214
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11226
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11136 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11221 $auto$opt_dff.cc:217:make_patterns_logic$11219 $auto$opt_dff.cc:217:make_patterns_logic$11129 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11225
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11237
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11136 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11232 $auto$opt_dff.cc:217:make_patterns_logic$11230 $auto$opt_dff.cc:217:make_patterns_logic$11129 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11236
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11248
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11136 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11243 $auto$opt_dff.cc:217:make_patterns_logic$11241 $auto$opt_dff.cc:217:make_patterns_logic$11129 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11247
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11259
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11136 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11254 $auto$opt_dff.cc:217:make_patterns_logic$11252 $auto$opt_dff.cc:217:make_patterns_logic$11129 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11258
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11270
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11136 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11265 $auto$opt_dff.cc:217:make_patterns_logic$11263 $auto$opt_dff.cc:217:make_patterns_logic$11129 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11269
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11281
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11136 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11276 $auto$opt_dff.cc:217:make_patterns_logic$11274 $auto$opt_dff.cc:217:make_patterns_logic$11129 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11280
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11292
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11136 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11287 $auto$opt_dff.cc:217:make_patterns_logic$11285 $auto$opt_dff.cc:217:make_patterns_logic$11129 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11291
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11303
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11136 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11298 $auto$opt_dff.cc:217:make_patterns_logic$11296 $auto$opt_dff.cc:217:make_patterns_logic$11129 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11302
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11314
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11136 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11309 $auto$opt_dff.cc:217:make_patterns_logic$11307 $auto$opt_dff.cc:217:make_patterns_logic$11129 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11313
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11325
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11136 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11320 $auto$opt_dff.cc:217:make_patterns_logic$11318 $auto$opt_dff.cc:217:make_patterns_logic$11129 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11324
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11336
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11136 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11331 $auto$opt_dff.cc:217:make_patterns_logic$11329 $auto$opt_dff.cc:217:make_patterns_logic$11129 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11335
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11347
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11136 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11342 $auto$opt_dff.cc:217:make_patterns_logic$11340 $auto$opt_dff.cc:217:make_patterns_logic$11129 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11346
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11358
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11136 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11353 $auto$opt_dff.cc:217:make_patterns_logic$11351 $auto$opt_dff.cc:217:make_patterns_logic$11129 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11357
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11369
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11136 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11364 $auto$opt_dff.cc:217:make_patterns_logic$11362 $auto$opt_dff.cc:217:make_patterns_logic$11129 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11368
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11380
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11136 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11375 $auto$opt_dff.cc:217:make_patterns_logic$11373 $auto$opt_dff.cc:217:make_patterns_logic$11129 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11379
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11391
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11136 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11386 $auto$opt_dff.cc:217:make_patterns_logic$11384 $auto$opt_dff.cc:217:make_patterns_logic$11129 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11390
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11402
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11136 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11397 $auto$opt_dff.cc:217:make_patterns_logic$11395 $auto$opt_dff.cc:217:make_patterns_logic$11129 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11401
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11413
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11136 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11408 $auto$opt_dff.cc:217:make_patterns_logic$11406 $auto$opt_dff.cc:217:make_patterns_logic$11129 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11412
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11424
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11136 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11419 $auto$opt_dff.cc:217:make_patterns_logic$11417 $auto$opt_dff.cc:217:make_patterns_logic$11129 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11423
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11435
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11136 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11430 $auto$opt_dff.cc:217:make_patterns_logic$11428 $auto$opt_dff.cc:217:make_patterns_logic$11129 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11434
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11446
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11136 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11441 $auto$opt_dff.cc:217:make_patterns_logic$11439 $auto$opt_dff.cc:217:make_patterns_logic$11129 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11445
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11457
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11136 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11452 $auto$opt_dff.cc:217:make_patterns_logic$11450 $auto$opt_dff.cc:217:make_patterns_logic$11129 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11456
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11468
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11136 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11463 $auto$opt_dff.cc:217:make_patterns_logic$11461 $auto$opt_dff.cc:217:make_patterns_logic$11129 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11467
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11479
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11136 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11474 $auto$opt_dff.cc:217:make_patterns_logic$11472 $auto$opt_dff.cc:217:make_patterns_logic$11129 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11478
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11484
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$272_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11481 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11483
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11489
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$272_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11486 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11488
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11494
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$272_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11491 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11493
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11499
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$272_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11496 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11498
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11504
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$272_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11501 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11503
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11509
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$272_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11506 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11508
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11514
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$272_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11511 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11513
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11519
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$272_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11516 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11518
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11524
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$272_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11521 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11523
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11529
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$272_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11526 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11528
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11534
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$272_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11531 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11533
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11539
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$272_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11536 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11538
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11544
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$272_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11541 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11543
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11549
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$272_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11546 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11548
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11554
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$272_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11551 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11553
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11559
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$272_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11556 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11558
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11564
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$272_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11561 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11563
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11569
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$272_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11566 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11568
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11574
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$272_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11571 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11573
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11579
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$272_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11576 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11578
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11584
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$272_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11581 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11583
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11589
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$272_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11586 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11588
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11594
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$272_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11591 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11593
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11599
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$272_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11596 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11598
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11604
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$272_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11601 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11603
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11609
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$272_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11606 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11608
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11614
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$272_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11611 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11613
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11619
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$272_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11616 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11618
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11624
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$272_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11621 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11623
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11629
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$272_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11626 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11628
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11634
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$272_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11631 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11633
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11639
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$272_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11636 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11638
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11657
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11655 $auto$rtlil.cc:2127:Not$11653 $auto$opt_dff.cc:217:make_patterns_logic$11650 $auto$opt_dff.cc:217:make_patterns_logic$11648 $auto$opt_dff.cc:217:make_patterns_logic$11646 $auto$opt_dff.cc:217:make_patterns_logic$11644 $auto$opt_dff.cc:217:make_patterns_logic$11642 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11656
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11676
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \instr_valid_i $auto$opt_dff.cc:217:make_patterns_logic$11673 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11675
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11700
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11698 $auto$rtlil.cc:2127:Not$11696 $auto$rtlil.cc:2127:Not$11694 $auto$rtlil.cc:2127:Not$11655 $auto$rtlil.cc:2127:Not$11653 $auto$opt_dff.cc:217:make_patterns_logic$11687 $auto$opt_dff.cc:217:make_patterns_logic$11685 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11699
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11709
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_dff.cc:217:make_patterns_logic$11706 $auto$opt_dff.cc:217:make_patterns_logic$11704 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11708
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11719
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11655 $auto$rtlil.cc:2127:Not$11653 $auto$opt_dff.cc:217:make_patterns_logic$11712 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11718
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11727
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:243$381_Y $auto$rtlil.cc:2127:Not$11655 $auto$rtlil.cc:2127:Not$11653 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11726
  end
  cell $not $auto$opt_dff.cc:273:combine_resets$11660
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst_ni
    connect \Y $auto$rtlil.cc:2127:Not$11661
  end
  cell $reduce_or $auto$opt_dff.cc:277:combine_resets$11663
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $logic_and$cva6_processor_shim.v:311$400_Y $auto$rtlil.cc:2127:Not$11661 }
    connect \Y $auto$opt_dff.cc:276:combine_resets$11662
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdff $auto$opt_dff.cc:702:run$11669
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 3'000
    parameter \WIDTH 3
    connect \CLK \clk_i
    connect \D $6\store_count[2:0]
    connect \Q \store_count
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdff $auto$opt_dff.cc:702:run$11670
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $2\store_cooldown[0:0]
    connect \Q \store_cooldown
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdff $auto$opt_dff.cc:702:run$11671
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 3'000
    parameter \WIDTH 3
    connect \CLK \clk_i
    connect \D $2\loadstore_fsm[2:0]
    connect \Q \loadstore_fsm
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdff $auto$opt_dff.cc:702:run$11702
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $2\tb_io_load_mem_resp_i[0:0]
    connect \Q \tb_io_load_mem_resp_i
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11139
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[31][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11137
    connect \Q \regfile[31]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11150
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[30][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11148
    connect \Q \regfile[30]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11161
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[29][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11159
    connect \Q \regfile[29]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11172
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[28][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11170
    connect \Q \regfile[28]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11183
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[27][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11181
    connect \Q \regfile[27]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11194
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[26][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11192
    connect \Q \regfile[26]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11205
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[25][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11203
    connect \Q \regfile[25]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11216
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[24][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11214
    connect \Q \regfile[24]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11227
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[23][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11225
    connect \Q \regfile[23]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11238
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[22][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11236
    connect \Q \regfile[22]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11249
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[21][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11247
    connect \Q \regfile[21]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11260
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[20][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11258
    connect \Q \regfile[20]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11271
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[19][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11269
    connect \Q \regfile[19]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11282
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[18][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11280
    connect \Q \regfile[18]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11293
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[17][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11291
    connect \Q \regfile[17]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11304
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[16][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11302
    connect \Q \regfile[16]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11315
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[15][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11313
    connect \Q \regfile[15]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11326
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[14][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11324
    connect \Q \regfile[14]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11337
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[13][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11335
    connect \Q \regfile[13]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11348
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[12][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11346
    connect \Q \regfile[12]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11359
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[11][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11357
    connect \Q \regfile[11]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11370
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[10][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11368
    connect \Q \regfile[10]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11381
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[9][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11379
    connect \Q \regfile[9]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11392
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[8][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11390
    connect \Q \regfile[8]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11403
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[7][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11401
    connect \Q \regfile[7]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11414
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[6][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11412
    connect \Q \regfile[6]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11425
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[5][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11423
    connect \Q \regfile[5]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11436
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[4][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11434
    connect \Q \regfile[4]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11447
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[3][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11445
    connect \Q \regfile[3]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11458
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[2][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11456
    connect \Q \regfile[2]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11469
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[1][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11467
    connect \Q \regfile[1]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11480
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[0][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11478
    connect \Q \regfile[0]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11485
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[31][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11483
    connect \Q \mem[31]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11490
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[30][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11488
    connect \Q \mem[30]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11495
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[29][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11493
    connect \Q \mem[29]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11500
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[28][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11498
    connect \Q \mem[28]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11505
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[27][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11503
    connect \Q \mem[27]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11510
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[26][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11508
    connect \Q \mem[26]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11515
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[25][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11513
    connect \Q \mem[25]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11520
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[24][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11518
    connect \Q \mem[24]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11525
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[23][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11523
    connect \Q \mem[23]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11530
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[22][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11528
    connect \Q \mem[22]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11535
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[21][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11533
    connect \Q \mem[21]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11540
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[20][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11538
    connect \Q \mem[20]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11545
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[19][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11543
    connect \Q \mem[19]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11550
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[18][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11548
    connect \Q \mem[18]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11555
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[17][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11553
    connect \Q \mem[17]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11560
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[16][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11558
    connect \Q \mem[16]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11565
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[15][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11563
    connect \Q \mem[15]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11570
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[14][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11568
    connect \Q \mem[14]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11575
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[13][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11573
    connect \Q \mem[13]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11580
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[12][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11578
    connect \Q \mem[12]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11585
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[11][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11583
    connect \Q \mem[11]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11590
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[10][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11588
    connect \Q \mem[10]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11595
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[9][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11593
    connect \Q \mem[9]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11600
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[8][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11598
    connect \Q \mem[8]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11605
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[7][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11603
    connect \Q \mem[7]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11610
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[6][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11608
    connect \Q \mem[6]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11615
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[5][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11613
    connect \Q \mem[5]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11620
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[4][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11618
    connect \Q \mem[4]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11625
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[3][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11623
    connect \Q \mem[3]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11630
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[2][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11628
    connect \Q \mem[2]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11635
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[1][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11633
    connect \Q \mem[1]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11640
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[0][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11638
    connect \Q \mem[0]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11658
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $4\store_uncommitted[0:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11656
    connect \Q \store_uncommitted
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11665
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $sub$cva6_processor_shim.v:316$402_Y [2]
    connect \EN $ne$cva6_processor_shim.v:315$401_Y
    connect \Q \load_cooldown [2]
    connect \SRST $auto$opt_dff.cc:276:combine_resets$11662
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11668
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D $2\load_cooldown[2:0] [1:0]
    connect \EN $auto$opt_dff.cc:217:make_patterns_logic$11666
    connect \Q \load_cooldown [1:0]
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11677
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $3\loadstore_addr[31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11675
    connect \Q \loadstore_addr
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11683
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $3\loadstore_state[0:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11675
    connect \Q \loadstore_state
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11701
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $7\tb_io_store_commit_i[0:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11699
    connect \Q \tb_io_store_commit_i
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11710
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $2\tb_io_store_mem_resp_i[0:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11708
    connect \Q \tb_io_store_mem_resp_i
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11720
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $4\tb_io_instr_valid_i[0:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11718
    connect \Q \tb_io_instr_valid_i
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11728
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $5\tb_io_is_load_i[0:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11726
    connect \Q \tb_io_is_load_i
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11736
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D \loadstore_addr
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11726
    connect \Q \tb_io_instr_i
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11740
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'1
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $2\ready_o[0:0]
    connect \EN $auto$opt_dff.cc:217:make_patterns_logic$11738
    connect \Q \ready_o
    connect \SRST \rst_ni
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10520
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6619_CMP $procmux$6618_CMP $procmux$6617_CMP $procmux$6616_CMP $procmux$6615_CMP $procmux$6614_CMP $procmux$6613_CMP $procmux$6612_CMP $procmux$6611_CMP $procmux$6610_CMP $procmux$6609_CMP $procmux$6608_CMP $procmux$6607_CMP $procmux$6606_CMP $procmux$6605_CMP $procmux$6604_CMP $procmux$6602_CMP $procmux$6601_CMP $procmux$6600_CMP $procmux$6599_CMP $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10521
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10524
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6619_CMP $procmux$6618_CMP $procmux$6617_CMP $procmux$6616_CMP $procmux$6615_CMP $procmux$6613_CMP $procmux$6612_CMP $procmux$6611_CMP $procmux$6610_CMP $procmux$6609_CMP $procmux$6608_CMP $procmux$6607_CMP $procmux$6606_CMP $procmux$6605_CMP $procmux$6604_CMP $procmux$6603_CMP $procmux$6602_CMP $procmux$6601_CMP $procmux$6600_CMP $procmux$6599_CMP $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10525
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10532
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6619_CMP $procmux$6618_CMP $procmux$6617_CMP $procmux$6616_CMP $procmux$6615_CMP $procmux$6614_CMP $procmux$6613_CMP $procmux$6612_CMP $procmux$6611_CMP $procmux$6610_CMP $procmux$6609_CMP $procmux$6608_CMP $procmux$6607_CMP $procmux$6606_CMP $procmux$6605_CMP $procmux$6604_CMP $procmux$6603_CMP $procmux$6602_CMP $procmux$6601_CMP $procmux$6600_CMP $procmux$6599_CMP $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10533
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10540
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6619_CMP $procmux$6618_CMP $procmux$6617_CMP $procmux$6616_CMP $procmux$6615_CMP $procmux$6614_CMP $procmux$6613_CMP $procmux$6612_CMP $procmux$6611_CMP $procmux$6610_CMP $procmux$6609_CMP $procmux$6608_CMP $procmux$6607_CMP $procmux$6606_CMP $procmux$6605_CMP $procmux$6604_CMP $procmux$6603_CMP $procmux$6602_CMP $procmux$6601_CMP $procmux$6600_CMP $procmux$6599_CMP $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10541
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10542
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2107_CMP $procmux$2106_CMP $procmux$2105_CMP $procmux$2104_CMP $procmux$2103_CMP $procmux$2102_CMP $procmux$2101_CMP $procmux$2100_CMP $procmux$2099_CMP $procmux$2098_CMP $procmux$2097_CMP $procmux$2096_CMP $procmux$2095_CMP $procmux$2094_CMP $procmux$2093_CMP $procmux$2092_CMP $procmux$2091_CMP $procmux$2090_CMP $procmux$2088_CMP $procmux$2087_CMP $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10537
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10544
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6619_CMP $procmux$6618_CMP $procmux$6617_CMP $procmux$6616_CMP $procmux$6615_CMP $procmux$6614_CMP $procmux$6613_CMP $procmux$6612_CMP $procmux$6611_CMP $procmux$6610_CMP $procmux$6609_CMP $procmux$6608_CMP $procmux$6607_CMP $procmux$6606_CMP $procmux$6605_CMP $procmux$6603_CMP $procmux$6602_CMP $procmux$6601_CMP $procmux$6600_CMP $procmux$6599_CMP $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10545
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10546
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6619_CMP $procmux$6618_CMP $procmux$6617_CMP $procmux$6616_CMP $procmux$6614_CMP $procmux$6613_CMP $procmux$6612_CMP $procmux$6611_CMP $procmux$6610_CMP $procmux$6609_CMP $procmux$6608_CMP $procmux$6607_CMP $procmux$6606_CMP $procmux$6605_CMP $procmux$6604_CMP $procmux$6603_CMP $procmux$6602_CMP $procmux$6601_CMP $procmux$6600_CMP $procmux$6599_CMP $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10547
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10552
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6619_CMP $procmux$6618_CMP $procmux$6617_CMP $procmux$6616_CMP $procmux$6615_CMP $procmux$6614_CMP $procmux$6613_CMP $procmux$6612_CMP $procmux$6611_CMP $procmux$6610_CMP $procmux$6609_CMP $procmux$6608_CMP $procmux$6607_CMP $procmux$6606_CMP $procmux$6605_CMP $procmux$6604_CMP $procmux$6603_CMP $procmux$6602_CMP $procmux$6601_CMP $procmux$6600_CMP $procmux$6599_CMP $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6588_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10553
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10560
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2107_CMP $procmux$2106_CMP $procmux$2105_CMP $procmux$2104_CMP $procmux$2103_CMP $procmux$2102_CMP $procmux$2101_CMP $procmux$2100_CMP $procmux$2099_CMP $procmux$2098_CMP $procmux$2096_CMP $procmux$2095_CMP $procmux$2094_CMP $procmux$2093_CMP $procmux$2092_CMP $procmux$2091_CMP $procmux$2090_CMP $procmux$2089_CMP $procmux$2088_CMP $procmux$2087_CMP $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10557
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10562
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6619_CMP $procmux$6618_CMP $procmux$6617_CMP $procmux$6616_CMP $procmux$6615_CMP $procmux$6614_CMP $procmux$6613_CMP $procmux$6612_CMP $procmux$6611_CMP $procmux$6610_CMP $procmux$6609_CMP $procmux$6608_CMP $procmux$6607_CMP $procmux$6606_CMP $procmux$6605_CMP $procmux$6604_CMP $procmux$6603_CMP $procmux$6602_CMP $procmux$6601_CMP $procmux$6600_CMP $procmux$6599_CMP $procmux$6598_CMP $procmux$6597_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10563
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10564
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6619_CMP $procmux$6618_CMP $procmux$6617_CMP $procmux$6615_CMP $procmux$6614_CMP $procmux$6613_CMP $procmux$6612_CMP $procmux$6611_CMP $procmux$6610_CMP $procmux$6609_CMP $procmux$6608_CMP $procmux$6607_CMP $procmux$6606_CMP $procmux$6605_CMP $procmux$6604_CMP $procmux$6603_CMP $procmux$6602_CMP $procmux$6601_CMP $procmux$6600_CMP $procmux$6599_CMP $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10565
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10568
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6619_CMP $procmux$6618_CMP $procmux$6617_CMP $procmux$6616_CMP $procmux$6615_CMP $procmux$6614_CMP $procmux$6613_CMP $procmux$6612_CMP $procmux$6611_CMP $procmux$6610_CMP $procmux$6609_CMP $procmux$6608_CMP $procmux$6607_CMP $procmux$6606_CMP $procmux$6604_CMP $procmux$6603_CMP $procmux$6602_CMP $procmux$6601_CMP $procmux$6600_CMP $procmux$6599_CMP $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10569
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10570
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6619_CMP $procmux$6618_CMP $procmux$6616_CMP $procmux$6615_CMP $procmux$6614_CMP $procmux$6613_CMP $procmux$6612_CMP $procmux$6611_CMP $procmux$6610_CMP $procmux$6609_CMP $procmux$6608_CMP $procmux$6607_CMP $procmux$6606_CMP $procmux$6605_CMP $procmux$6604_CMP $procmux$6603_CMP $procmux$6602_CMP $procmux$6601_CMP $procmux$6600_CMP $procmux$6599_CMP $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10571
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10578
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2107_CMP $procmux$2106_CMP $procmux$2105_CMP $procmux$2104_CMP $procmux$2103_CMP $procmux$2102_CMP $procmux$2101_CMP $procmux$2100_CMP $procmux$2099_CMP $procmux$2098_CMP $procmux$2097_CMP $procmux$2096_CMP $procmux$2095_CMP $procmux$2094_CMP $procmux$2093_CMP $procmux$2092_CMP $procmux$2091_CMP $procmux$2089_CMP $procmux$2088_CMP $procmux$2087_CMP $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10575
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10580
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6619_CMP $procmux$6617_CMP $procmux$6616_CMP $procmux$6615_CMP $procmux$6614_CMP $procmux$6613_CMP $procmux$6612_CMP $procmux$6611_CMP $procmux$6610_CMP $procmux$6609_CMP $procmux$6608_CMP $procmux$6607_CMP $procmux$6606_CMP $procmux$6605_CMP $procmux$6604_CMP $procmux$6603_CMP $procmux$6602_CMP $procmux$6601_CMP $procmux$6600_CMP $procmux$6599_CMP $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10581
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10584
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2107_CMP $procmux$2106_CMP $procmux$2105_CMP $procmux$2104_CMP $procmux$2103_CMP $procmux$2102_CMP $procmux$2101_CMP $procmux$2100_CMP $procmux$2099_CMP $procmux$2097_CMP $procmux$2096_CMP $procmux$2095_CMP $procmux$2094_CMP $procmux$2093_CMP $procmux$2092_CMP $procmux$2091_CMP $procmux$2090_CMP $procmux$2089_CMP $procmux$2088_CMP $procmux$2087_CMP $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10583
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10588
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6619_CMP $procmux$6618_CMP $procmux$6617_CMP $procmux$6616_CMP $procmux$6615_CMP $procmux$6614_CMP $procmux$6613_CMP $procmux$6612_CMP $procmux$6611_CMP $procmux$6610_CMP $procmux$6609_CMP $procmux$6608_CMP $procmux$6607_CMP $procmux$6606_CMP $procmux$6605_CMP $procmux$6604_CMP $procmux$6603_CMP $procmux$6602_CMP $procmux$6601_CMP $procmux$6600_CMP $procmux$6599_CMP $procmux$6598_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10589
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10590
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6619_CMP $procmux$6618_CMP $procmux$6617_CMP $procmux$6616_CMP $procmux$6615_CMP $procmux$6614_CMP $procmux$6613_CMP $procmux$6612_CMP $procmux$6611_CMP $procmux$6610_CMP $procmux$6609_CMP $procmux$6608_CMP $procmux$6607_CMP $procmux$6605_CMP $procmux$6604_CMP $procmux$6603_CMP $procmux$6602_CMP $procmux$6601_CMP $procmux$6600_CMP $procmux$6599_CMP $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10591
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10594
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2107_CMP $procmux$2106_CMP $procmux$2104_CMP $procmux$2103_CMP $procmux$2102_CMP $procmux$2101_CMP $procmux$2100_CMP $procmux$2099_CMP $procmux$2098_CMP $procmux$2097_CMP $procmux$2096_CMP $procmux$2095_CMP $procmux$2094_CMP $procmux$2093_CMP $procmux$2092_CMP $procmux$2091_CMP $procmux$2090_CMP $procmux$2089_CMP $procmux$2088_CMP $procmux$2087_CMP $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10523
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10600
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2107_CMP $procmux$2106_CMP $procmux$2105_CMP $procmux$2104_CMP $procmux$2103_CMP $procmux$2102_CMP $procmux$2101_CMP $procmux$2100_CMP $procmux$2099_CMP $procmux$2098_CMP $procmux$2097_CMP $procmux$2096_CMP $procmux$2095_CMP $procmux$2094_CMP $procmux$2093_CMP $procmux$2092_CMP $procmux$2091_CMP $procmux$2090_CMP $procmux$2089_CMP $procmux$2088_CMP $procmux$2087_CMP $procmux$2086_CMP $procmux$2085_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10567
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10602
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6619_CMP $procmux$6618_CMP $procmux$6617_CMP $procmux$6616_CMP $procmux$6615_CMP $procmux$6614_CMP $procmux$6613_CMP $procmux$6612_CMP $procmux$6611_CMP $procmux$6610_CMP $procmux$6609_CMP $procmux$6608_CMP $procmux$6607_CMP $procmux$6606_CMP $procmux$6605_CMP $procmux$6604_CMP $procmux$6603_CMP $procmux$6602_CMP $procmux$6601_CMP $procmux$6600_CMP $procmux$6599_CMP $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10603
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10606
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6619_CMP $procmux$6618_CMP $procmux$6617_CMP $procmux$6616_CMP $procmux$6615_CMP $procmux$6614_CMP $procmux$6613_CMP $procmux$6612_CMP $procmux$6611_CMP $procmux$6610_CMP $procmux$6609_CMP $procmux$6608_CMP $procmux$6606_CMP $procmux$6605_CMP $procmux$6604_CMP $procmux$6603_CMP $procmux$6602_CMP $procmux$6601_CMP $procmux$6600_CMP $procmux$6599_CMP $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10607
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10608
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2107_CMP $procmux$2106_CMP $procmux$2105_CMP $procmux$2104_CMP $procmux$2103_CMP $procmux$2102_CMP $procmux$2101_CMP $procmux$2100_CMP $procmux$2098_CMP $procmux$2097_CMP $procmux$2096_CMP $procmux$2095_CMP $procmux$2094_CMP $procmux$2093_CMP $procmux$2092_CMP $procmux$2091_CMP $procmux$2090_CMP $procmux$2089_CMP $procmux$2088_CMP $procmux$2087_CMP $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10539
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10610
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6619_CMP $procmux$6618_CMP $procmux$6617_CMP $procmux$6616_CMP $procmux$6615_CMP $procmux$6614_CMP $procmux$6613_CMP $procmux$6612_CMP $procmux$6611_CMP $procmux$6610_CMP $procmux$6609_CMP $procmux$6608_CMP $procmux$6607_CMP $procmux$6606_CMP $procmux$6605_CMP $procmux$6604_CMP $procmux$6603_CMP $procmux$6602_CMP $procmux$6601_CMP $procmux$6600_CMP $procmux$6599_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10611
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10612
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2106_CMP $procmux$2105_CMP $procmux$2104_CMP $procmux$2103_CMP $procmux$2102_CMP $procmux$2101_CMP $procmux$2100_CMP $procmux$2099_CMP $procmux$2098_CMP $procmux$2097_CMP $procmux$2096_CMP $procmux$2095_CMP $procmux$2094_CMP $procmux$2093_CMP $procmux$2092_CMP $procmux$2091_CMP $procmux$2090_CMP $procmux$2089_CMP $procmux$2088_CMP $procmux$2087_CMP $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10573
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10616
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2107_CMP $procmux$2106_CMP $procmux$2105_CMP $procmux$2104_CMP $procmux$2103_CMP $procmux$2102_CMP $procmux$2101_CMP $procmux$2100_CMP $procmux$2099_CMP $procmux$2098_CMP $procmux$2097_CMP $procmux$2096_CMP $procmux$2095_CMP $procmux$2094_CMP $procmux$2093_CMP $procmux$2092_CMP $procmux$2090_CMP $procmux$2089_CMP $procmux$2088_CMP $procmux$2087_CMP $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10605
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10618
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6619_CMP $procmux$6618_CMP $procmux$6617_CMP $procmux$6616_CMP $procmux$6615_CMP $procmux$6614_CMP $procmux$6613_CMP $procmux$6612_CMP $procmux$6611_CMP $procmux$6610_CMP $procmux$6609_CMP $procmux$6607_CMP $procmux$6606_CMP $procmux$6605_CMP $procmux$6604_CMP $procmux$6603_CMP $procmux$6602_CMP $procmux$6601_CMP $procmux$6600_CMP $procmux$6599_CMP $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10619
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10620
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2107_CMP $procmux$2105_CMP $procmux$2104_CMP $procmux$2103_CMP $procmux$2102_CMP $procmux$2101_CMP $procmux$2100_CMP $procmux$2099_CMP $procmux$2098_CMP $procmux$2097_CMP $procmux$2096_CMP $procmux$2095_CMP $procmux$2094_CMP $procmux$2093_CMP $procmux$2092_CMP $procmux$2091_CMP $procmux$2090_CMP $procmux$2089_CMP $procmux$2088_CMP $procmux$2087_CMP $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10551
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10624
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2107_CMP $procmux$2106_CMP $procmux$2105_CMP $procmux$2104_CMP $procmux$2103_CMP $procmux$2102_CMP $procmux$2101_CMP $procmux$2100_CMP $procmux$2099_CMP $procmux$2098_CMP $procmux$2097_CMP $procmux$2096_CMP $procmux$2095_CMP $procmux$2094_CMP $procmux$2093_CMP $procmux$2092_CMP $procmux$2091_CMP $procmux$2090_CMP $procmux$2089_CMP $procmux$2088_CMP $procmux$2087_CMP $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10527
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10628
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2107_CMP $procmux$2106_CMP $procmux$2105_CMP $procmux$2104_CMP $procmux$2103_CMP $procmux$2102_CMP $procmux$2101_CMP $procmux$2100_CMP $procmux$2099_CMP $procmux$2098_CMP $procmux$2097_CMP $procmux$2096_CMP $procmux$2095_CMP $procmux$2094_CMP $procmux$2093_CMP $procmux$2091_CMP $procmux$2090_CMP $procmux$2089_CMP $procmux$2088_CMP $procmux$2087_CMP $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10615
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10630
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6619_CMP $procmux$6618_CMP $procmux$6617_CMP $procmux$6616_CMP $procmux$6615_CMP $procmux$6614_CMP $procmux$6613_CMP $procmux$6612_CMP $procmux$6611_CMP $procmux$6610_CMP $procmux$6609_CMP $procmux$6608_CMP $procmux$6607_CMP $procmux$6606_CMP $procmux$6605_CMP $procmux$6604_CMP $procmux$6603_CMP $procmux$6602_CMP $procmux$6601_CMP $procmux$6600_CMP $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10631
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10634
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6619_CMP $procmux$6618_CMP $procmux$6617_CMP $procmux$6616_CMP $procmux$6615_CMP $procmux$6614_CMP $procmux$6613_CMP $procmux$6612_CMP $procmux$6611_CMP $procmux$6610_CMP $procmux$6608_CMP $procmux$6607_CMP $procmux$6606_CMP $procmux$6605_CMP $procmux$6604_CMP $procmux$6603_CMP $procmux$6602_CMP $procmux$6601_CMP $procmux$6600_CMP $procmux$6599_CMP $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10635
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10638
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2107_CMP $procmux$2106_CMP $procmux$2105_CMP $procmux$2104_CMP $procmux$2103_CMP $procmux$2102_CMP $procmux$2100_CMP $procmux$2099_CMP $procmux$2098_CMP $procmux$2097_CMP $procmux$2096_CMP $procmux$2095_CMP $procmux$2094_CMP $procmux$2093_CMP $procmux$2092_CMP $procmux$2091_CMP $procmux$2090_CMP $procmux$2089_CMP $procmux$2088_CMP $procmux$2087_CMP $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10587
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10640
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6619_CMP $procmux$6618_CMP $procmux$6617_CMP $procmux$6616_CMP $procmux$6615_CMP $procmux$6614_CMP $procmux$6613_CMP $procmux$6612_CMP $procmux$6611_CMP $procmux$6610_CMP $procmux$6609_CMP $procmux$6608_CMP $procmux$6607_CMP $procmux$6606_CMP $procmux$6605_CMP $procmux$6604_CMP $procmux$6603_CMP $procmux$6602_CMP $procmux$6601_CMP $procmux$6600_CMP $procmux$6599_CMP $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10641
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10642
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2107_CMP $procmux$2106_CMP $procmux$2105_CMP $procmux$2104_CMP $procmux$2103_CMP $procmux$2102_CMP $procmux$2101_CMP $procmux$2100_CMP $procmux$2099_CMP $procmux$2098_CMP $procmux$2097_CMP $procmux$2096_CMP $procmux$2095_CMP $procmux$2094_CMP $procmux$2093_CMP $procmux$2092_CMP $procmux$2091_CMP $procmux$2090_CMP $procmux$2089_CMP $procmux$2088_CMP $procmux$2087_CMP $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2076_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10549
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10646
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6619_CMP $procmux$6618_CMP $procmux$6617_CMP $procmux$6616_CMP $procmux$6615_CMP $procmux$6614_CMP $procmux$6613_CMP $procmux$6612_CMP $procmux$6611_CMP $procmux$6609_CMP $procmux$6608_CMP $procmux$6607_CMP $procmux$6606_CMP $procmux$6605_CMP $procmux$6604_CMP $procmux$6603_CMP $procmux$6602_CMP $procmux$6601_CMP $procmux$6600_CMP $procmux$6599_CMP $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10647
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10648
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6619_CMP $procmux$6618_CMP $procmux$6617_CMP $procmux$6616_CMP $procmux$6615_CMP $procmux$6614_CMP $procmux$6613_CMP $procmux$6612_CMP $procmux$6611_CMP $procmux$6610_CMP $procmux$6609_CMP $procmux$6608_CMP $procmux$6607_CMP $procmux$6606_CMP $procmux$6605_CMP $procmux$6604_CMP $procmux$6603_CMP $procmux$6602_CMP $procmux$6601_CMP $procmux$6600_CMP $procmux$6599_CMP $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10649
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10650
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6619_CMP $procmux$6618_CMP $procmux$6617_CMP $procmux$6616_CMP $procmux$6615_CMP $procmux$6614_CMP $procmux$6613_CMP $procmux$6612_CMP $procmux$6611_CMP $procmux$6610_CMP $procmux$6609_CMP $procmux$6608_CMP $procmux$6607_CMP $procmux$6606_CMP $procmux$6605_CMP $procmux$6604_CMP $procmux$6603_CMP $procmux$6602_CMP $procmux$6601_CMP $procmux$6599_CMP $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10651
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10652
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2107_CMP $procmux$2106_CMP $procmux$2105_CMP $procmux$2104_CMP $procmux$2103_CMP $procmux$2102_CMP $procmux$2101_CMP $procmux$2100_CMP $procmux$2099_CMP $procmux$2098_CMP $procmux$2097_CMP $procmux$2096_CMP $procmux$2095_CMP $procmux$2094_CMP $procmux$2092_CMP $procmux$2091_CMP $procmux$2090_CMP $procmux$2089_CMP $procmux$2088_CMP $procmux$2087_CMP $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10633
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10654
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2107_CMP $procmux$2106_CMP $procmux$2105_CMP $procmux$2104_CMP $procmux$2103_CMP $procmux$2101_CMP $procmux$2100_CMP $procmux$2099_CMP $procmux$2098_CMP $procmux$2097_CMP $procmux$2096_CMP $procmux$2095_CMP $procmux$2094_CMP $procmux$2093_CMP $procmux$2092_CMP $procmux$2091_CMP $procmux$2090_CMP $procmux$2089_CMP $procmux$2088_CMP $procmux$2087_CMP $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10645
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10658
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2107_CMP $procmux$2106_CMP $procmux$2105_CMP $procmux$2104_CMP $procmux$2103_CMP $procmux$2102_CMP $procmux$2101_CMP $procmux$2100_CMP $procmux$2099_CMP $procmux$2098_CMP $procmux$2097_CMP $procmux$2096_CMP $procmux$2095_CMP $procmux$2094_CMP $procmux$2093_CMP $procmux$2092_CMP $procmux$2091_CMP $procmux$2090_CMP $procmux$2089_CMP $procmux$2088_CMP $procmux$2087_CMP $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10555
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10660
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6619_CMP $procmux$6618_CMP $procmux$6617_CMP $procmux$6616_CMP $procmux$6615_CMP $procmux$6614_CMP $procmux$6613_CMP $procmux$6612_CMP $procmux$6610_CMP $procmux$6609_CMP $procmux$6608_CMP $procmux$6607_CMP $procmux$6606_CMP $procmux$6605_CMP $procmux$6604_CMP $procmux$6603_CMP $procmux$6602_CMP $procmux$6601_CMP $procmux$6600_CMP $procmux$6599_CMP $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10661
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10662
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2107_CMP $procmux$2106_CMP $procmux$2105_CMP $procmux$2104_CMP $procmux$2103_CMP $procmux$2102_CMP $procmux$2101_CMP $procmux$2100_CMP $procmux$2099_CMP $procmux$2098_CMP $procmux$2097_CMP $procmux$2096_CMP $procmux$2095_CMP $procmux$2094_CMP $procmux$2093_CMP $procmux$2092_CMP $procmux$2091_CMP $procmux$2090_CMP $procmux$2089_CMP $procmux$2088_CMP $procmux$2087_CMP $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2077_CMP $procmux$2076_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10599
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10664
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2107_CMP $procmux$2106_CMP $procmux$2105_CMP $procmux$2104_CMP $procmux$2103_CMP $procmux$2102_CMP $procmux$2101_CMP $procmux$2100_CMP $procmux$2099_CMP $procmux$2098_CMP $procmux$2097_CMP $procmux$2096_CMP $procmux$2095_CMP $procmux$2094_CMP $procmux$2093_CMP $procmux$2092_CMP $procmux$2091_CMP $procmux$2090_CMP $procmux$2089_CMP $procmux$2088_CMP $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10593
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10666
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6619_CMP $procmux$6618_CMP $procmux$6617_CMP $procmux$6616_CMP $procmux$6615_CMP $procmux$6614_CMP $procmux$6613_CMP $procmux$6612_CMP $procmux$6611_CMP $procmux$6610_CMP $procmux$6609_CMP $procmux$6608_CMP $procmux$6607_CMP $procmux$6606_CMP $procmux$6605_CMP $procmux$6604_CMP $procmux$6603_CMP $procmux$6602_CMP $procmux$6600_CMP $procmux$6599_CMP $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10667
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10668
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6619_CMP $procmux$6618_CMP $procmux$6617_CMP $procmux$6616_CMP $procmux$6615_CMP $procmux$6614_CMP $procmux$6613_CMP $procmux$6612_CMP $procmux$6611_CMP $procmux$6610_CMP $procmux$6609_CMP $procmux$6608_CMP $procmux$6607_CMP $procmux$6606_CMP $procmux$6605_CMP $procmux$6604_CMP $procmux$6603_CMP $procmux$6602_CMP $procmux$6601_CMP $procmux$6600_CMP $procmux$6599_CMP $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6589_CMP $procmux$6588_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10669
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10672
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2107_CMP $procmux$2106_CMP $procmux$2105_CMP $procmux$2104_CMP $procmux$2103_CMP $procmux$2102_CMP $procmux$2101_CMP $procmux$2100_CMP $procmux$2099_CMP $procmux$2098_CMP $procmux$2097_CMP $procmux$2096_CMP $procmux$2095_CMP $procmux$2093_CMP $procmux$2092_CMP $procmux$2091_CMP $procmux$2090_CMP $procmux$2089_CMP $procmux$2088_CMP $procmux$2087_CMP $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10657
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10674
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2107_CMP $procmux$2106_CMP $procmux$2105_CMP $procmux$2104_CMP $procmux$2103_CMP $procmux$2102_CMP $procmux$2101_CMP $procmux$2100_CMP $procmux$2099_CMP $procmux$2098_CMP $procmux$2097_CMP $procmux$2096_CMP $procmux$2095_CMP $procmux$2094_CMP $procmux$2093_CMP $procmux$2092_CMP $procmux$2091_CMP $procmux$2090_CMP $procmux$2089_CMP $procmux$2088_CMP $procmux$2087_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10597
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10678
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6619_CMP $procmux$6618_CMP $procmux$6617_CMP $procmux$6616_CMP $procmux$6615_CMP $procmux$6614_CMP $procmux$6613_CMP $procmux$6611_CMP $procmux$6610_CMP $procmux$6609_CMP $procmux$6608_CMP $procmux$6607_CMP $procmux$6606_CMP $procmux$6605_CMP $procmux$6604_CMP $procmux$6603_CMP $procmux$6602_CMP $procmux$6601_CMP $procmux$6600_CMP $procmux$6599_CMP $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10679
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10682
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6618_CMP $procmux$6617_CMP $procmux$6616_CMP $procmux$6615_CMP $procmux$6614_CMP $procmux$6613_CMP $procmux$6612_CMP $procmux$6611_CMP $procmux$6610_CMP $procmux$6609_CMP $procmux$6608_CMP $procmux$6607_CMP $procmux$6606_CMP $procmux$6605_CMP $procmux$6604_CMP $procmux$6603_CMP $procmux$6602_CMP $procmux$6601_CMP $procmux$6600_CMP $procmux$6599_CMP $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10683
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10684
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2107_CMP $procmux$2106_CMP $procmux$2105_CMP $procmux$2104_CMP $procmux$2103_CMP $procmux$2102_CMP $procmux$2101_CMP $procmux$2100_CMP $procmux$2099_CMP $procmux$2098_CMP $procmux$2097_CMP $procmux$2096_CMP $procmux$2095_CMP $procmux$2094_CMP $procmux$2093_CMP $procmux$2092_CMP $procmux$2091_CMP $procmux$2090_CMP $procmux$2089_CMP $procmux$2088_CMP $procmux$2087_CMP $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10627
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10686
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2107_CMP $procmux$2106_CMP $procmux$2105_CMP $procmux$2104_CMP $procmux$2103_CMP $procmux$2102_CMP $procmux$2101_CMP $procmux$2100_CMP $procmux$2099_CMP $procmux$2098_CMP $procmux$2097_CMP $procmux$2096_CMP $procmux$2095_CMP $procmux$2094_CMP $procmux$2093_CMP $procmux$2092_CMP $procmux$2091_CMP $procmux$2090_CMP $procmux$2089_CMP $procmux$2088_CMP $procmux$2087_CMP $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10577
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10688
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2107_CMP $procmux$2106_CMP $procmux$2105_CMP $procmux$2104_CMP $procmux$2103_CMP $procmux$2102_CMP $procmux$2101_CMP $procmux$2100_CMP $procmux$2099_CMP $procmux$2098_CMP $procmux$2097_CMP $procmux$2096_CMP $procmux$2095_CMP $procmux$2094_CMP $procmux$2093_CMP $procmux$2092_CMP $procmux$2091_CMP $procmux$2090_CMP $procmux$2089_CMP $procmux$2088_CMP $procmux$2087_CMP $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10637
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10690
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6619_CMP $procmux$6618_CMP $procmux$6617_CMP $procmux$6616_CMP $procmux$6615_CMP $procmux$6614_CMP $procmux$6613_CMP $procmux$6612_CMP $procmux$6611_CMP $procmux$6610_CMP $procmux$6609_CMP $procmux$6608_CMP $procmux$6607_CMP $procmux$6606_CMP $procmux$6605_CMP $procmux$6604_CMP $procmux$6603_CMP $procmux$6601_CMP $procmux$6600_CMP $procmux$6599_CMP $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10691
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10692
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2107_CMP $procmux$2106_CMP $procmux$2105_CMP $procmux$2104_CMP $procmux$2103_CMP $procmux$2102_CMP $procmux$2101_CMP $procmux$2099_CMP $procmux$2098_CMP $procmux$2097_CMP $procmux$2096_CMP $procmux$2095_CMP $procmux$2094_CMP $procmux$2093_CMP $procmux$2092_CMP $procmux$2091_CMP $procmux$2090_CMP $procmux$2089_CMP $procmux$2088_CMP $procmux$2087_CMP $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10623
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10694
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2107_CMP $procmux$2106_CMP $procmux$2105_CMP $procmux$2103_CMP $procmux$2102_CMP $procmux$2101_CMP $procmux$2100_CMP $procmux$2099_CMP $procmux$2098_CMP $procmux$2097_CMP $procmux$2096_CMP $procmux$2095_CMP $procmux$2094_CMP $procmux$2093_CMP $procmux$2092_CMP $procmux$2091_CMP $procmux$2090_CMP $procmux$2089_CMP $procmux$2088_CMP $procmux$2087_CMP $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10559
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10696
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6619_CMP $procmux$6618_CMP $procmux$6617_CMP $procmux$6616_CMP $procmux$6615_CMP $procmux$6614_CMP $procmux$6613_CMP $procmux$6612_CMP $procmux$6611_CMP $procmux$6610_CMP $procmux$6609_CMP $procmux$6608_CMP $procmux$6607_CMP $procmux$6606_CMP $procmux$6605_CMP $procmux$6604_CMP $procmux$6603_CMP $procmux$6602_CMP $procmux$6601_CMP $procmux$6600_CMP $procmux$6599_CMP $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10697
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10698
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2107_CMP $procmux$2106_CMP $procmux$2105_CMP $procmux$2104_CMP $procmux$2103_CMP $procmux$2102_CMP $procmux$2101_CMP $procmux$2100_CMP $procmux$2099_CMP $procmux$2098_CMP $procmux$2097_CMP $procmux$2096_CMP $procmux$2094_CMP $procmux$2093_CMP $procmux$2092_CMP $procmux$2091_CMP $procmux$2090_CMP $procmux$2089_CMP $procmux$2088_CMP $procmux$2087_CMP $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10681
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10700
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6619_CMP $procmux$6618_CMP $procmux$6617_CMP $procmux$6616_CMP $procmux$6615_CMP $procmux$6614_CMP $procmux$6612_CMP $procmux$6611_CMP $procmux$6610_CMP $procmux$6609_CMP $procmux$6608_CMP $procmux$6607_CMP $procmux$6606_CMP $procmux$6605_CMP $procmux$6604_CMP $procmux$6603_CMP $procmux$6602_CMP $procmux$6601_CMP $procmux$6600_CMP $procmux$6599_CMP $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10701
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10702
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2107_CMP $procmux$2106_CMP $procmux$2105_CMP $procmux$2104_CMP $procmux$2103_CMP $procmux$2102_CMP $procmux$2101_CMP $procmux$2100_CMP $procmux$2099_CMP $procmux$2098_CMP $procmux$2097_CMP $procmux$2096_CMP $procmux$2095_CMP $procmux$2094_CMP $procmux$2093_CMP $procmux$2092_CMP $procmux$2091_CMP $procmux$2090_CMP $procmux$2089_CMP $procmux$2088_CMP $procmux$2087_CMP $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10531
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10704
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2107_CMP $procmux$2106_CMP $procmux$2105_CMP $procmux$2104_CMP $procmux$2103_CMP $procmux$2102_CMP $procmux$2101_CMP $procmux$2100_CMP $procmux$2099_CMP $procmux$2098_CMP $procmux$2097_CMP $procmux$2096_CMP $procmux$2095_CMP $procmux$2094_CMP $procmux$2093_CMP $procmux$2092_CMP $procmux$2091_CMP $procmux$2090_CMP $procmux$2089_CMP $procmux$2088_CMP $procmux$2087_CMP $procmux$2086_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10529
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10706
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2107_CMP $procmux$2106_CMP $procmux$2105_CMP $procmux$2104_CMP $procmux$2103_CMP $procmux$2102_CMP $procmux$2101_CMP $procmux$2100_CMP $procmux$2099_CMP $procmux$2098_CMP $procmux$2097_CMP $procmux$2096_CMP $procmux$2095_CMP $procmux$2094_CMP $procmux$2093_CMP $procmux$2092_CMP $procmux$2091_CMP $procmux$2090_CMP $procmux$2089_CMP $procmux$2087_CMP $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10677
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10708
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2107_CMP $procmux$2106_CMP $procmux$2105_CMP $procmux$2104_CMP $procmux$2102_CMP $procmux$2101_CMP $procmux$2100_CMP $procmux$2099_CMP $procmux$2098_CMP $procmux$2097_CMP $procmux$2096_CMP $procmux$2095_CMP $procmux$2094_CMP $procmux$2093_CMP $procmux$2092_CMP $procmux$2091_CMP $procmux$2090_CMP $procmux$2089_CMP $procmux$2088_CMP $procmux$2087_CMP $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10671
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10710
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2107_CMP $procmux$2106_CMP $procmux$2105_CMP $procmux$2104_CMP $procmux$2103_CMP $procmux$2102_CMP $procmux$2101_CMP $procmux$2100_CMP $procmux$2099_CMP $procmux$2098_CMP $procmux$2097_CMP $procmux$2095_CMP $procmux$2094_CMP $procmux$2093_CMP $procmux$2092_CMP $procmux$2091_CMP $procmux$2090_CMP $procmux$2089_CMP $procmux$2088_CMP $procmux$2087_CMP $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10535
  end
  cell $anyseq $auto$setundef.cc:501:execute$10882
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10883
  end
  cell $anyseq $auto$setundef.cc:501:execute$10884
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10885
  end
  cell $anyseq $auto$setundef.cc:501:execute$10886
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10887
  end
  cell $anyseq $auto$setundef.cc:501:execute$10888
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10889
  end
  cell $anyseq $auto$setundef.cc:501:execute$10890
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10891
  end
  cell $anyseq $auto$setundef.cc:501:execute$10892
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10893
  end
  cell $anyseq $auto$setundef.cc:501:execute$10894
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10895
  end
  cell $anyseq $auto$setundef.cc:501:execute$10896
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10897
  end
  cell $anyseq $auto$setundef.cc:501:execute$10898
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10899
  end
  cell $anyseq $auto$setundef.cc:501:execute$10900
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10901
  end
  cell $anyseq $auto$setundef.cc:501:execute$10902
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10903
  end
  cell $anyseq $auto$setundef.cc:501:execute$10904
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10905
  end
  cell $anyseq $auto$setundef.cc:501:execute$10906
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10907
  end
  cell $anyseq $auto$setundef.cc:501:execute$10908
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10909
  end
  cell $anyseq $auto$setundef.cc:501:execute$10910
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10911
  end
  cell $anyseq $auto$setundef.cc:501:execute$10912
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10913
  end
  cell $anyseq $auto$setundef.cc:501:execute$10914
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10915
  end
  cell $anyseq $auto$setundef.cc:501:execute$10916
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10917
  end
  cell $anyseq $auto$setundef.cc:501:execute$10918
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10919
  end
  cell $anyseq $auto$setundef.cc:501:execute$10920
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10921
  end
  cell $anyseq $auto$setundef.cc:501:execute$10922
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10923
  end
  cell $anyseq $auto$setundef.cc:501:execute$10924
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10925
  end
  cell $anyseq $auto$setundef.cc:501:execute$10926
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10927
  end
  cell $anyseq $auto$setundef.cc:501:execute$10928
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10929
  end
  cell $anyseq $auto$setundef.cc:501:execute$10930
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10931
  end
  cell $anyseq $auto$setundef.cc:501:execute$10932
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10933
  end
  cell $anyseq $auto$setundef.cc:501:execute$10934
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10935
  end
  cell $anyseq $auto$setundef.cc:501:execute$10936
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10937
  end
  cell $anyseq $auto$setundef.cc:501:execute$10938
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10939
  end
  cell $anyseq $auto$setundef.cc:501:execute$10940
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10941
  end
  cell $anyseq $auto$setundef.cc:501:execute$10942
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10943
  end
  cell $anyseq $auto$setundef.cc:501:execute$10944
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10945
  end
  cell $anyseq $auto$setundef.cc:501:execute$10946
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10947
  end
  cell $anyseq $auto$setundef.cc:501:execute$10948
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10949
  end
  cell $anyseq $auto$setundef.cc:501:execute$10950
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10951
  end
  cell $anyseq $auto$setundef.cc:501:execute$10952
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10953
  end
  cell $anyseq $auto$setundef.cc:501:execute$10954
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10955
  end
  cell $anyseq $auto$setundef.cc:501:execute$10956
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10957
  end
  cell $anyseq $auto$setundef.cc:501:execute$10958
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10959
  end
  cell $anyseq $auto$setundef.cc:501:execute$10960
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10961
  end
  cell $anyseq $auto$setundef.cc:501:execute$10962
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10963
  end
  cell $anyseq $auto$setundef.cc:501:execute$10964
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10965
  end
  cell $anyseq $auto$setundef.cc:501:execute$10966
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10967
  end
  cell $anyseq $auto$setundef.cc:501:execute$10968
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10969
  end
  cell $anyseq $auto$setundef.cc:501:execute$10970
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10971
  end
  cell $anyseq $auto$setundef.cc:501:execute$10972
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10973
  end
  cell $anyseq $auto$setundef.cc:501:execute$10974
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10975
  end
  cell $anyseq $auto$setundef.cc:501:execute$10976
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10977
  end
  cell $anyseq $auto$setundef.cc:501:execute$10978
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10979
  end
  cell $anyseq $auto$setundef.cc:501:execute$10980
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10981
  end
  cell $anyseq $auto$setundef.cc:501:execute$10982
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10983
  end
  cell $anyseq $auto$setundef.cc:501:execute$10984
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10985
  end
  cell $anyseq $auto$setundef.cc:501:execute$10986
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10987
  end
  cell $anyseq $auto$setundef.cc:501:execute$10988
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10989
  end
  cell $anyseq $auto$setundef.cc:501:execute$10990
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10991
  end
  cell $anyseq $auto$setundef.cc:501:execute$10992
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10993
  end
  cell $anyseq $auto$setundef.cc:501:execute$10994
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10995
  end
  cell $anyseq $auto$setundef.cc:501:execute$10996
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10997
  end
  cell $anyseq $auto$setundef.cc:501:execute$10998
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10999
  end
  cell $anyseq $auto$setundef.cc:501:execute$11000
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11001
  end
  cell $anyseq $auto$setundef.cc:501:execute$11002
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11003
  end
  cell $anyseq $auto$setundef.cc:501:execute$11004
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11005
  end
  cell $anyseq $auto$setundef.cc:501:execute$11006
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11007
  end
  cell $anyseq $auto$setundef.cc:501:execute$11008
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11009
  end
  cell $anyseq $auto$setundef.cc:501:execute$11010
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11011
  end
  cell $anyseq $auto$setundef.cc:501:execute$11012
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11013
  end
  cell $anyseq $auto$setundef.cc:501:execute$11014
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11015
  end
  cell $anyseq $auto$setundef.cc:501:execute$11016
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11017
  end
  cell $anyseq $auto$setundef.cc:501:execute$11018
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11019
  end
  cell $anyseq $auto$setundef.cc:501:execute$11020
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11021
  end
  cell $anyseq $auto$setundef.cc:501:execute$11022
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11023
  end
  cell $anyseq $auto$setundef.cc:501:execute$11024
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11025
  end
  cell $anyseq $auto$setundef.cc:501:execute$11026
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11027
  end
  cell $anyseq $auto$setundef.cc:501:execute$11028
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11029
  end
  cell $anyseq $auto$setundef.cc:501:execute$11030
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11031
  end
  cell $anyseq $auto$setundef.cc:501:execute$11032
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11033
  end
  cell $anyseq $auto$setundef.cc:501:execute$11034
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11035
  end
  cell $anyseq $auto$setundef.cc:501:execute$11036
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11037
  end
  cell $anyseq $auto$setundef.cc:501:execute$11038
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11039
  end
  cell $anyseq $auto$setundef.cc:501:execute$11040
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11041
  end
  cell $anyseq $auto$setundef.cc:501:execute$11042
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11043
  end
  cell $anyseq $auto$setundef.cc:501:execute$11044
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11045
  end
  cell $anyseq $auto$setundef.cc:501:execute$11046
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11047
  end
  cell $anyseq $auto$setundef.cc:501:execute$11048
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11049
  end
  cell $anyseq $auto$setundef.cc:501:execute$11050
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11051
  end
  cell $anyseq $auto$setundef.cc:501:execute$11052
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11053
  end
  cell $anyseq $auto$setundef.cc:501:execute$11054
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11055
  end
  cell $anyseq $auto$setundef.cc:501:execute$11056
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11057
  end
  cell $anyseq $auto$setundef.cc:501:execute$11058
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11059
  end
  cell $anyseq $auto$setundef.cc:501:execute$11060
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11061
  end
  cell $anyseq $auto$setundef.cc:501:execute$11062
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11063
  end
  cell $anyseq $auto$setundef.cc:501:execute$11064
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11065
  end
  cell $anyseq $auto$setundef.cc:501:execute$11066
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11067
  end
  cell $anyseq $auto$setundef.cc:501:execute$11068
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11069
  end
  cell $anyseq $auto$setundef.cc:501:execute$11070
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11071
  end
  cell $anyseq $auto$setundef.cc:501:execute$11072
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11073
  end
  cell $anyseq $auto$setundef.cc:501:execute$11074
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11075
  end
  cell $anyseq $auto$setundef.cc:501:execute$11076
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11077
  end
  cell $anyseq $auto$setundef.cc:501:execute$11078
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11079
  end
  cell $anyseq $auto$setundef.cc:501:execute$11080
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11081
  end
  cell $anyseq $auto$setundef.cc:501:execute$11082
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11083
  end
  cell $anyseq $auto$setundef.cc:501:execute$11084
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11085
  end
  cell $anyseq $auto$setundef.cc:501:execute$11086
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11087
  end
  cell $anyseq $auto$setundef.cc:501:execute$11088
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11089
  end
  cell $anyseq $auto$setundef.cc:501:execute$11090
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11091
  end
  cell $anyseq $auto$setundef.cc:501:execute$11092
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11093
  end
  cell $anyseq $auto$setundef.cc:501:execute$11094
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11095
  end
  cell $anyseq $auto$setundef.cc:501:execute$11096
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11097
  end
  cell $anyseq $auto$setundef.cc:501:execute$11098
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11099
  end
  cell $anyseq $auto$setundef.cc:501:execute$11100
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11101
  end
  cell $anyseq $auto$setundef.cc:501:execute$11102
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:2817:Anyseq$11103
  end
  cell $anyseq $auto$setundef.cc:501:execute$11104
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:2817:Anyseq$11105
  end
  attribute \src "cva6_processor_shim.v:102.17-102.29"
  cell $eq $eq$cva6_processor_shim.v:102$360
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [14:12]
    connect \B 3'111
    connect \Y $eq$cva6_processor_shim.v:102$360_Y
  end
  attribute \src "cva6_processor_shim.v:103.17-103.29"
  cell $eq $eq$cva6_processor_shim.v:103$362
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [14:12]
    connect \B 3'110
    connect \Y $eq$cva6_processor_shim.v:103$362_Y
  end
  attribute \src "cva6_processor_shim.v:104.17-104.29"
  cell $eq $eq$cva6_processor_shim.v:104$364
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [14:12]
    connect \B 3'100
    connect \Y $eq$cva6_processor_shim.v:104$364_Y
  end
  attribute \src "cva6_processor_shim.v:105.17-105.29"
  cell $eq $eq$cva6_processor_shim.v:105$366
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [14:12]
    connect \B 2'11
    connect \Y $eq$cva6_processor_shim.v:105$366_Y
  end
  attribute \src "cva6_processor_shim.v:106.17-106.29"
  cell $eq $eq$cva6_processor_shim.v:106$369
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [14:12]
    connect \B 2'10
    connect \Y $eq$cva6_processor_shim.v:106$369_Y
  end
  attribute \src "cva6_processor_shim.v:243.21-243.42"
  cell $eq $eq$cva6_processor_shim.v:243$381
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \loadstore_fsm
    connect \B 3'100
    connect \Y $eq$cva6_processor_shim.v:243$381_Y
  end
  attribute \src "cva6_processor_shim.v:257.30-257.51"
  cell $eq $eq$cva6_processor_shim.v:257$384
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \loadstore_fsm
    connect \B 2'11
    connect \Y $eq$cva6_processor_shim.v:257$384_Y
  end
  attribute \src "cva6_processor_shim.v:261.30-261.51"
  cell $eq $eq$cva6_processor_shim.v:261$385
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \loadstore_fsm
    connect \B 2'10
    connect \Y $eq$cva6_processor_shim.v:261$385_Y
  end
  attribute \src "cva6_processor_shim.v:263.30-263.51"
  cell $eq $eq$cva6_processor_shim.v:263$386
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \loadstore_fsm
    connect \B 1'1
    connect \Y $eq$cva6_processor_shim.v:263$386_Y
  end
  attribute \src "cva6_processor_shim.v:269.30-269.48"
  cell $logic_not $eq$cva6_processor_shim.v:269$389
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \loadstore_fsm
    connect \Y $eq$cva6_processor_shim.v:269$389_Y
  end
  attribute \src "cva6_processor_shim.v:277.17-277.35"
  cell $logic_not $eq$cva6_processor_shim.v:277$390
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $2\loadstore_fsm[2:0]
    connect \Y $eq$cva6_processor_shim.v:277$390_Y
  end
  attribute \src "cva6_processor_shim.v:311.56-311.74"
  cell $logic_not $eq$cva6_processor_shim.v:311$399
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \load_cooldown
    connect \Y $eq$cva6_processor_shim.v:311$399_Y
  end
  attribute \src "cva6_processor_shim.v:66.21-66.45"
  cell $eq $eq$cva6_processor_shim.v:66$272
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \instr_i [6:0]
    connect \B 6'100011
    connect \Y $eq$cva6_processor_shim.v:66$272_Y
  end
  attribute \src "cva6_processor_shim.v:70.20-70.44"
  cell $eq $eq$cva6_processor_shim.v:70$309
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [6:0]
    connect \B 2'11
    connect \Y $eq$cva6_processor_shim.v:70$309_Y
  end
  attribute \src "cva6_processor_shim.v:74.20-74.44"
  cell $eq $eq$cva6_processor_shim.v:74$336
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [6:0]
    connect \B 5'10011
    connect \Y $eq$cva6_processor_shim.v:74$336_Y
  end
  attribute \src "cva6_processor_shim.v:96.17-96.29"
  cell $logic_not $eq$cva6_processor_shim.v:96$352
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [14:12]
    connect \Y $eq$cva6_processor_shim.v:96$352_Y
  end
  attribute \src "cva6_processor_shim.v:97.17-97.29"
  cell $eq $eq$cva6_processor_shim.v:97$354
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_i [14:12]
    connect \B 1'1
    connect \Y $eq$cva6_processor_shim.v:97$354_Y
  end
  attribute \src "cva6_processor_shim.v:98.17-98.29"
  cell $eq $eq$cva6_processor_shim.v:98$356
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [14:12]
    connect \B 3'101
    connect \Y $eq$cva6_processor_shim.v:98$356_Y
  end
  attribute \src "cva6_processor_shim.v:99.22-99.41"
  cell $logic_not $eq$cva6_processor_shim.v:99$357
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_i [31:25]
    connect \Y $eq$cva6_processor_shim.v:99$357_Y
  end
  attribute \src "cva6_processor_shim.v:264.25-264.62"
  cell $logic_and $logic_and$cva6_processor_shim.v:264$388
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \store_uncommitted
    connect \B $logic_not$cva6_processor_shim.v:264$387_Y
    connect \Y $logic_and$cva6_processor_shim.v:264$388_Y
  end
  attribute \src "cva6_processor_shim.v:293.30-293.68"
  cell $logic_and $logic_and$cva6_processor_shim.v:293$394
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $ne$cva6_processor_shim.v:293$393_Y
    connect \B \store_mem_resp_i
    connect \Y $logic_and$cva6_processor_shim.v:293$394_Y
  end
  attribute \src "cva6_processor_shim.v:311.17-311.52"
  cell $logic_and $logic_and$cva6_processor_shim.v:311$398
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \de_io_load_req_o
    connect \B \load_mem_resp_i
    connect \Y $logic_and$cva6_processor_shim.v:311$398_Y
  end
  attribute \src "cva6_processor_shim.v:311.17-311.74"
  cell $logic_and $logic_and$cva6_processor_shim.v:311$400
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$cva6_processor_shim.v:311$398_Y
    connect \B $eq$cva6_processor_shim.v:311$399_Y
    connect \Y $logic_and$cva6_processor_shim.v:311$400_Y
  end
  attribute \src "cva6_processor_shim.v:264.46-264.62"
  cell $logic_not $logic_not$cva6_processor_shim.v:264$387
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \loadstore_state
    connect \Y $logic_not$cva6_processor_shim.v:264$387_Y
  end
  attribute \src "cva6_processor_shim.v:105.34-105.71"
  cell $lt $lt$cva6_processor_shim.v:105$367
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$163_DATA[31:0]$350
    connect \B \instr_i [31:20]
    connect \Y $lt$cva6_processor_shim.v:105$367_Y
  end
  attribute \src "cva6_processor_shim.v:106.34-106.53"
  cell $lt $lt$cva6_processor_shim.v:106$370
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$163_DATA[31:0]$350
    connect \B { \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31:20] }
    connect \Y $lt$cva6_processor_shim.v:106$370_Y
  end
  attribute \src "cva6_processor_shim.v:293.31-293.47"
  cell $reduce_bool $ne$cva6_processor_shim.v:293$393
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $2\store_count[2:0]
    connect \Y $ne$cva6_processor_shim.v:293$393_Y
  end
  attribute \src "cva6_processor_shim.v:315.21-315.39"
  cell $reduce_bool $ne$cva6_processor_shim.v:315$401
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \load_cooldown
    connect \Y $ne$cva6_processor_shim.v:315$401_Y
  end
  attribute \src "cva6_processor_shim.v:103.33-103.52"
  cell $or $or$cva6_processor_shim.v:103$363
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31:20] }
    connect \B $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$163_DATA[31:0]$350
    connect \Y $or$cva6_processor_shim.v:103$363_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:315.21-315.39|cva6_processor_shim.v:315.17-317.20"
  cell $mux $procmux$1323
    parameter \WIDTH 3
    connect \A { \load_cooldown [2] 2'xx }
    connect \B $sub$cva6_processor_shim.v:316$402_Y [2:0]
    connect \S $ne$cva6_processor_shim.v:315$401_Y
    connect \Y $3\load_cooldown[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:311.17-311.74|cva6_processor_shim.v:311.13-319.16"
  cell $mux $procmux$1332
    parameter \WIDTH 3
    connect \A $3\load_cooldown[2:0]
    connect \B 3'011
    connect \S $logic_and$cva6_processor_shim.v:311$400_Y
    connect \Y $2\load_cooldown[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:311.17-311.74|cva6_processor_shim.v:311.13-319.16"
  cell $mux $procmux$1338
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$cva6_processor_shim.v:311$400_Y
    connect \Y $2\tb_io_load_mem_resp_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:300.13-300.32|cva6_processor_shim.v:298.22-309.16"
  cell $mux $procmux$1344
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'0
    connect \S \store_cooldown
    connect \Y $5\tb_io_store_mem_resp_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:300.13-300.32|cva6_processor_shim.v:298.22-309.16"
  cell $mux $procmux$1353
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $sub$cva6_processor_shim.v:286$392_Y [0]
    connect \S \store_cooldown
    connect \Y $5\store_cooldown[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:293.30-293.68|cva6_processor_shim.v:293.26-297.20"
  cell $mux $procmux$1363
    parameter \WIDTH 3
    connect \A $2\store_count[2:0]
    connect \B $sub$cva6_processor_shim.v:296$395_Y [2:0]
    connect \S $logic_and$cva6_processor_shim.v:293$394_Y
    connect \Y $8\store_count[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:293.30-293.68|cva6_processor_shim.v:293.26-297.20"
  cell $mux $procmux$1375
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$cva6_processor_shim.v:293$394_Y
    connect \Y $4\store_cooldown[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:293.30-293.68|cva6_processor_shim.v:293.26-297.20"
  cell $mux $procmux$1387
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'1
    connect \S $logic_and$cva6_processor_shim.v:293$394_Y
    connect \Y $4\tb_io_store_mem_resp_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:280.17-280.36|cva6_processor_shim.v:278.17-297.20"
  cell $mux $procmux$1399
    parameter \WIDTH 1
    connect \A $4\tb_io_store_mem_resp_i[0:0]
    connect \B 1'0
    connect \S \store_cooldown
    connect \Y $3\tb_io_store_mem_resp_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:280.17-280.36|cva6_processor_shim.v:278.17-297.20"
  cell $mux $procmux$1408
    parameter \WIDTH 1
    connect \A $4\store_cooldown[0:0]
    connect \B $sub$cva6_processor_shim.v:286$392_Y [0]
    connect \S \store_cooldown
    connect \Y $3\store_cooldown[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:280.17-280.36|cva6_processor_shim.v:278.17-297.20"
  cell $mux $procmux$1417
    parameter \WIDTH 3
    connect \A $8\store_count[2:0]
    connect \B $2\store_count[2:0]
    connect \S \store_cooldown
    connect \Y $7\store_count[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:277.17-277.35|cva6_processor_shim.v:277.13-309.16"
  cell $mux $procmux$1425
    parameter \WIDTH 3
    connect \A $2\store_count[2:0]
    connect \B $7\store_count[2:0]
    connect \S $eq$cva6_processor_shim.v:277$390_Y
    connect \Y $6\store_count[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:277.17-277.35|cva6_processor_shim.v:277.13-309.16"
  cell $mux $procmux$1431
    parameter \WIDTH 1
    connect \A $5\store_cooldown[0:0]
    connect \B $3\store_cooldown[0:0]
    connect \S $eq$cva6_processor_shim.v:277$390_Y
    connect \Y $2\store_cooldown[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:277.17-277.35|cva6_processor_shim.v:277.13-309.16"
  cell $mux $procmux$1437
    parameter \WIDTH 1
    connect \A $5\tb_io_store_mem_resp_i[0:0]
    connect \B $3\tb_io_store_mem_resp_i[0:0]
    connect \S $eq$cva6_processor_shim.v:277$390_Y
    connect \Y $2\tb_io_store_mem_resp_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:271.25-271.38|cva6_processor_shim.v:271.21-273.24"
  cell $mux $procmux$1445
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \de_io_ready_o
    connect \Y $12\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:269.30-269.48|cva6_processor_shim.v:269.26-274.20"
  cell $mux $procmux$1471
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $12\ready_o[0:0]
    connect \S $eq$cva6_processor_shim.v:269$389_Y
    connect \Y $11\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:269.30-269.48|cva6_processor_shim.v:269.26-274.20"
  cell $mux $procmux$1495
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'0
    connect \S $eq$cva6_processor_shim.v:269$389_Y
    connect \Y $9\tb_io_store_commit_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:264.25-264.62|cva6_processor_shim.v:264.21-267.24"
  cell $mux $procmux$1520
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'0
    connect \S $logic_and$cva6_processor_shim.v:264$388_Y
    connect \Y $9\store_uncommitted[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:264.25-264.62|cva6_processor_shim.v:264.21-267.24"
  cell $mux $procmux$1544
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'1
    connect \S $logic_and$cva6_processor_shim.v:264$388_Y
    connect \Y $8\tb_io_store_commit_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:263.30-263.51|cva6_processor_shim.v:263.26-274.20"
  cell $mux $procmux$1567
    parameter \WIDTH 3
    connect \A \loadstore_fsm
    connect \B 3'000
    connect \S $eq$cva6_processor_shim.v:263$386_Y
    connect \Y $9\loadstore_fsm[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:263.30-263.51|cva6_processor_shim.v:263.26-274.20"
  cell $mux $procmux$1588
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $9\store_uncommitted[0:0]
    connect \S $eq$cva6_processor_shim.v:263$386_Y
    connect \Y $8\store_uncommitted[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:263.30-263.51|cva6_processor_shim.v:263.26-274.20"
  cell $mux $procmux$1609
    parameter \WIDTH 1
    connect \A $9\tb_io_store_commit_i[0:0]
    connect \B $8\tb_io_store_commit_i[0:0]
    connect \S $eq$cva6_processor_shim.v:263$386_Y
    connect \Y $7\tb_io_store_commit_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:263.30-263.51|cva6_processor_shim.v:263.26-274.20"
  cell $mux $procmux$1630
    parameter \WIDTH 1
    connect \A $11\ready_o[0:0]
    connect \B 1'0
    connect \S $eq$cva6_processor_shim.v:263$386_Y
    connect \Y $10\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:261.30-261.51|cva6_processor_shim.v:261.26-274.20"
  cell $mux $procmux$1651
    parameter \WIDTH 3
    connect \A $9\loadstore_fsm[2:0]
    connect \B 3'001
    connect \S $eq$cva6_processor_shim.v:261$385_Y
    connect \Y $8\loadstore_fsm[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:261.30-261.51|cva6_processor_shim.v:261.26-274.20"
  cell $mux $procmux$1669
    parameter \WIDTH 1
    connect \A $8\store_uncommitted[0:0]
    connect \B 1'x
    connect \S $eq$cva6_processor_shim.v:261$385_Y
    connect \Y $7\store_uncommitted[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:261.30-261.51|cva6_processor_shim.v:261.26-274.20"
  cell $mux $procmux$1705
    parameter \WIDTH 1
    connect \A $10\ready_o[0:0]
    connect \B 1'0
    connect \S $eq$cva6_processor_shim.v:261$385_Y
    connect \Y $9\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:257.30-257.51|cva6_processor_shim.v:257.26-274.20"
  cell $mux $procmux$1723
    parameter \WIDTH 3
    connect \A $8\loadstore_fsm[2:0]
    connect \B 3'010
    connect \S $eq$cva6_processor_shim.v:257$384_Y
    connect \Y $7\loadstore_fsm[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:257.30-257.51|cva6_processor_shim.v:257.26-274.20"
  cell $mux $procmux$1738
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'0
    connect \S $eq$cva6_processor_shim.v:257$384_Y
    connect \Y $6\tb_io_instr_valid_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:257.30-257.51|cva6_processor_shim.v:257.26-274.20"
  cell $mux $procmux$1753
    parameter \WIDTH 1
    connect \A $7\store_uncommitted[0:0]
    connect \B 1'x
    connect \S $eq$cva6_processor_shim.v:257$384_Y
    connect \Y $6\store_uncommitted[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:257.30-257.51|cva6_processor_shim.v:257.26-274.20"
  cell $mux $procmux$1783
    parameter \WIDTH 1
    connect \A $9\ready_o[0:0]
    connect \B 1'0
    connect \S $eq$cva6_processor_shim.v:257$384_Y
    connect \Y $8\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:244.25-244.40|cva6_processor_shim.v:244.21-255.24"
  cell $mux $procmux$1828
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \loadstore_state
    connect \Y $5\tb_io_is_load_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:244.25-244.40|cva6_processor_shim.v:244.21-255.24"
  cell $mux $procmux$1857
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'x
    connect \S \loadstore_state
    connect \Y $5\store_uncommitted[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:244.25-244.40|cva6_processor_shim.v:244.21-255.24"
  cell $mux $procmux$1872
    parameter \WIDTH 3
    connect \A $add$cva6_processor_shim.v:254$383_Y
    connect \B \store_count
    connect \S \loadstore_state
    connect \Y $5\store_count[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:243.21-243.42|cva6_processor_shim.v:243.17-274.20"
  cell $mux $procmux$1886
    parameter \WIDTH 3
    connect \A $7\loadstore_fsm[2:0]
    connect \B 3'011
    connect \S $eq$cva6_processor_shim.v:243$381_Y
    connect \Y $6\loadstore_fsm[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:243.21-243.42|cva6_processor_shim.v:243.17-274.20"
  cell $mux $procmux$1898
    parameter \WIDTH 1
    connect \A $6\store_uncommitted[0:0]
    connect \B $5\store_uncommitted[0:0]
    connect \S $eq$cva6_processor_shim.v:243$381_Y
    connect \Y $4\store_uncommitted[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:243.21-243.42|cva6_processor_shim.v:243.17-274.20"
  cell $mux $procmux$1910
    parameter \WIDTH 3
    connect \A \store_count
    connect \B $5\store_count[2:0]
    connect \S $eq$cva6_processor_shim.v:243$381_Y
    connect \Y $4\store_count[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:243.21-243.42|cva6_processor_shim.v:243.17-274.20"
  cell $mux $procmux$1934
    parameter \WIDTH 1
    connect \A $6\tb_io_instr_valid_i[0:0]
    connect \B 1'1
    connect \S $eq$cva6_processor_shim.v:243$381_Y
    connect \Y $4\tb_io_instr_valid_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:243.21-243.42|cva6_processor_shim.v:243.17-274.20"
  cell $mux $procmux$1982
    parameter \WIDTH 1
    connect \A $8\ready_o[0:0]
    connect \B 1'0
    connect \S $eq$cva6_processor_shim.v:243$381_Y
    connect \Y $7\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:242.26-242.34|cva6_processor_shim.v:242.22-275.16"
  cell $mux $procmux$2002
    parameter \WIDTH 3
    connect \A $4\store_count[2:0]
    connect \B \store_count
    connect \S \ready_o
    connect \Y $3\store_count[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:242.26-242.34|cva6_processor_shim.v:242.22-275.16"
  cell $mux $procmux$2020
    parameter \WIDTH 3
    connect \A $6\loadstore_fsm[2:0]
    connect \B \loadstore_fsm
    connect \S \ready_o
    connect \Y $5\loadstore_fsm[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:242.26-242.34|cva6_processor_shim.v:242.22-275.16"
  cell $mux $procmux$2065
    parameter \WIDTH 1
    connect \A $7\ready_o[0:0]
    connect \B 1'1
    connect \S \ready_o
    connect \Y $6\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2075
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10883
    connect \B { $ternary$cva6_processor_shim.v:96$379_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2107_CMP $auto$opt_reduce.cc:134:opt_mux$10573 }
    connect \Y $7\regfile[0][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2076_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'11111
    connect \Y $procmux$2076_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2077_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'11110
    connect \Y $procmux$2077_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2078_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'11101
    connect \Y $procmux$2078_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2079_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'11100
    connect \Y $procmux$2079_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2080_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'11011
    connect \Y $procmux$2080_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2081_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'11010
    connect \Y $procmux$2081_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2082_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'11001
    connect \Y $procmux$2082_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2083_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'11000
    connect \Y $procmux$2083_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2084_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'10111
    connect \Y $procmux$2084_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2085_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'10110
    connect \Y $procmux$2085_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2086_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'10101
    connect \Y $procmux$2086_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2087_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'10100
    connect \Y $procmux$2087_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2088_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'10011
    connect \Y $procmux$2088_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2089_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'10010
    connect \Y $procmux$2089_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2090_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'10001
    connect \Y $procmux$2090_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2091_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'10000
    connect \Y $procmux$2091_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2092_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 4'1111
    connect \Y $procmux$2092_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2093_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 4'1110
    connect \Y $procmux$2093_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2094_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 4'1101
    connect \Y $procmux$2094_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2095_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 4'1100
    connect \Y $procmux$2095_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2096_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 4'1011
    connect \Y $procmux$2096_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2097_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 4'1010
    connect \Y $procmux$2097_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2098_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 4'1001
    connect \Y $procmux$2098_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2099_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 4'1000
    connect \Y $procmux$2099_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2100_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 3'111
    connect \Y $procmux$2100_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2101_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 3'110
    connect \Y $procmux$2101_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2102_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 3'101
    connect \Y $procmux$2102_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2103_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 3'100
    connect \Y $procmux$2103_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2104_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 2'11
    connect \Y $procmux$2104_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2105_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 2'10
    connect \Y $procmux$2105_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2106_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 1'1
    connect \Y $procmux$2106_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $logic_not $procmux$2107_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \Y $procmux$2107_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2123
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10885
    connect \B { 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx $ternary$cva6_processor_shim.v:96$379_Y }
    connect \S { $auto$opt_reduce.cc:134:opt_mux$10627 $procmux$2076_CMP }
    connect \Y $7\regfile[31][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2171
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10887
    connect \B { $ternary$cva6_processor_shim.v:96$379_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2077_CMP $auto$opt_reduce.cc:134:opt_mux$10549 }
    connect \Y $7\regfile[30][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2219
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10889
    connect \B { $ternary$cva6_processor_shim.v:96$379_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2078_CMP $auto$opt_reduce.cc:134:opt_mux$10599 }
    connect \Y $7\regfile[29][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2267
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10891
    connect \B { $ternary$cva6_processor_shim.v:96$379_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2079_CMP $auto$opt_reduce.cc:134:opt_mux$10637 }
    connect \Y $7\regfile[28][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2315
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10893
    connect \B { $ternary$cva6_processor_shim.v:96$379_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2080_CMP $auto$opt_reduce.cc:134:opt_mux$10527 }
    connect \Y $7\regfile[27][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2363
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10895
    connect \B { $ternary$cva6_processor_shim.v:96$379_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2081_CMP $auto$opt_reduce.cc:134:opt_mux$10555 }
    connect \Y $7\regfile[26][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2411
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10897
    connect \B { $ternary$cva6_processor_shim.v:96$379_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2082_CMP $auto$opt_reduce.cc:134:opt_mux$10577 }
    connect \Y $7\regfile[25][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2459
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10899
    connect \B { $ternary$cva6_processor_shim.v:96$379_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2083_CMP $auto$opt_reduce.cc:134:opt_mux$10531 }
    connect \Y $7\regfile[24][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2507
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10901
    connect \B { $ternary$cva6_processor_shim.v:96$379_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2084_CMP $auto$opt_reduce.cc:134:opt_mux$10567 }
    connect \Y $7\regfile[23][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2555
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10903
    connect \B { $ternary$cva6_processor_shim.v:96$379_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2085_CMP $auto$opt_reduce.cc:134:opt_mux$10529 }
    connect \Y $7\regfile[22][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2603
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10905
    connect \B { $ternary$cva6_processor_shim.v:96$379_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2086_CMP $auto$opt_reduce.cc:134:opt_mux$10597 }
    connect \Y $7\regfile[21][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2651
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10907
    connect \B { $ternary$cva6_processor_shim.v:96$379_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2087_CMP $auto$opt_reduce.cc:134:opt_mux$10593 }
    connect \Y $7\regfile[20][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2699
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10909
    connect \B { $ternary$cva6_processor_shim.v:96$379_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2088_CMP $auto$opt_reduce.cc:134:opt_mux$10677 }
    connect \Y $7\regfile[19][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2747
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10911
    connect \B { $ternary$cva6_processor_shim.v:96$379_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2089_CMP $auto$opt_reduce.cc:134:opt_mux$10537 }
    connect \Y $7\regfile[18][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2795
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10913
    connect \B { $ternary$cva6_processor_shim.v:96$379_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2090_CMP $auto$opt_reduce.cc:134:opt_mux$10575 }
    connect \Y $7\regfile[17][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2843
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10915
    connect \B { $ternary$cva6_processor_shim.v:96$379_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2091_CMP $auto$opt_reduce.cc:134:opt_mux$10605 }
    connect \Y $7\regfile[16][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2891
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10917
    connect \B { $ternary$cva6_processor_shim.v:96$379_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2092_CMP $auto$opt_reduce.cc:134:opt_mux$10615 }
    connect \Y $7\regfile[15][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2939
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10919
    connect \B { $ternary$cva6_processor_shim.v:96$379_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2093_CMP $auto$opt_reduce.cc:134:opt_mux$10633 }
    connect \Y $7\regfile[14][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2987
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10921
    connect \B { $ternary$cva6_processor_shim.v:96$379_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2094_CMP $auto$opt_reduce.cc:134:opt_mux$10657 }
    connect \Y $7\regfile[13][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3035
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10923
    connect \B { $ternary$cva6_processor_shim.v:96$379_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2095_CMP $auto$opt_reduce.cc:134:opt_mux$10681 }
    connect \Y $7\regfile[12][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3083
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10925
    connect \B { $ternary$cva6_processor_shim.v:96$379_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2096_CMP $auto$opt_reduce.cc:134:opt_mux$10535 }
    connect \Y $7\regfile[11][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3131
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10927
    connect \B { $ternary$cva6_processor_shim.v:96$379_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2097_CMP $auto$opt_reduce.cc:134:opt_mux$10557 }
    connect \Y $7\regfile[10][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3179
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10929
    connect \B { $ternary$cva6_processor_shim.v:96$379_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2098_CMP $auto$opt_reduce.cc:134:opt_mux$10583 }
    connect \Y $7\regfile[9][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3227
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10931
    connect \B { $ternary$cva6_processor_shim.v:96$379_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2099_CMP $auto$opt_reduce.cc:134:opt_mux$10539 }
    connect \Y $7\regfile[8][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3275
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10933
    connect \B { $ternary$cva6_processor_shim.v:96$379_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2100_CMP $auto$opt_reduce.cc:134:opt_mux$10623 }
    connect \Y $7\regfile[7][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3323
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10935
    connect \B { $ternary$cva6_processor_shim.v:96$379_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2101_CMP $auto$opt_reduce.cc:134:opt_mux$10587 }
    connect \Y $7\regfile[6][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3371
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10937
    connect \B { $ternary$cva6_processor_shim.v:96$379_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2102_CMP $auto$opt_reduce.cc:134:opt_mux$10645 }
    connect \Y $7\regfile[5][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3419
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10939
    connect \B { $ternary$cva6_processor_shim.v:96$379_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2103_CMP $auto$opt_reduce.cc:134:opt_mux$10671 }
    connect \Y $7\regfile[4][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3467
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10941
    connect \B { $ternary$cva6_processor_shim.v:96$379_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2104_CMP $auto$opt_reduce.cc:134:opt_mux$10559 }
    connect \Y $7\regfile[3][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3515
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10943
    connect \B { $ternary$cva6_processor_shim.v:96$379_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2105_CMP $auto$opt_reduce.cc:134:opt_mux$10523 }
    connect \Y $7\regfile[2][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3563
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10945
    connect \B { $ternary$cva6_processor_shim.v:96$379_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2106_CMP $auto$opt_reduce.cc:134:opt_mux$10551 }
    connect \Y $7\regfile[1][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3612_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'11111
    connect \Y $procmux$3612_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3613_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'11110
    connect \Y $procmux$3613_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3614_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'11101
    connect \Y $procmux$3614_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3615_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'11100
    connect \Y $procmux$3615_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3616_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'11011
    connect \Y $procmux$3616_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3617_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'11010
    connect \Y $procmux$3617_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3618_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'11001
    connect \Y $procmux$3618_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3619_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'11000
    connect \Y $procmux$3619_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3620_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'10111
    connect \Y $procmux$3620_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3621_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'10110
    connect \Y $procmux$3621_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3622_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'10101
    connect \Y $procmux$3622_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3623_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'10100
    connect \Y $procmux$3623_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3624_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'10011
    connect \Y $procmux$3624_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3625_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'10010
    connect \Y $procmux$3625_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3626_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'10001
    connect \Y $procmux$3626_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3627_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'10000
    connect \Y $procmux$3627_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3628_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 4'1111
    connect \Y $procmux$3628_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3629_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 4'1110
    connect \Y $procmux$3629_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3630_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 4'1101
    connect \Y $procmux$3630_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3631_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 4'1100
    connect \Y $procmux$3631_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3632_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 4'1011
    connect \Y $procmux$3632_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3633_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 4'1010
    connect \Y $procmux$3633_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3634_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 4'1001
    connect \Y $procmux$3634_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3635_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 4'1000
    connect \Y $procmux$3635_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3636_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 3'111
    connect \Y $procmux$3636_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3637_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 3'110
    connect \Y $procmux$3637_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3638_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 3'101
    connect \Y $procmux$3638_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3639_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 3'100
    connect \Y $procmux$3639_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3640_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 2'11
    connect \Y $procmux$3640_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3641_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 2'10
    connect \Y $procmux$3641_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3642_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 1'1
    connect \Y $procmux$3642_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $logic_not $procmux$3643_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \Y $procmux$3643_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3644
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10947
    connect \B $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$159_DATA[31:0]$308
    connect \S $eq$cva6_processor_shim.v:74$336_Y
    connect \Y $procmux$3644_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$3647
    parameter \WIDTH 32
    connect \A $procmux$3644_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$10949
    connect \S $eq$cva6_processor_shim.v:70$309_Y
    connect \Y $procmux$3647_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:226.21-226.38|cva6_processor_shim.v:226.17-241.20"
  cell $mux $procmux$3650
    parameter \WIDTH 32
    connect \A $procmux$3647_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$10951
    connect \S $eq$cva6_processor_shim.v:66$272_Y
    connect \Y $procmux$3650_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:225.17-225.30|cva6_processor_shim.v:225.13-275.16"
  cell $mux $procmux$3652
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10953
    connect \B $procmux$3650_Y
    connect \S \instr_valid_i
    connect \Y $procmux$3652_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:194.13-194.20|cva6_processor_shim.v:194.9-322.12"
  cell $mux $procmux$3655
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10955
    connect \B $procmux$3652_Y
    connect \S \rst_ni
    connect \Y $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$163_DATA[31:0]$350
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3659
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'1
    connect \S $eq$cva6_processor_shim.v:74$336_Y
    connect \Y $5\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3674
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[31][31:0]
    connect \S $eq$cva6_processor_shim.v:74$336_Y
    connect \Y $6\regfile[31][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3689
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[30][31:0]
    connect \S $eq$cva6_processor_shim.v:74$336_Y
    connect \Y $6\regfile[30][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3704
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[29][31:0]
    connect \S $eq$cva6_processor_shim.v:74$336_Y
    connect \Y $6\regfile[29][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3719
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[28][31:0]
    connect \S $eq$cva6_processor_shim.v:74$336_Y
    connect \Y $6\regfile[28][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3734
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[27][31:0]
    connect \S $eq$cva6_processor_shim.v:74$336_Y
    connect \Y $6\regfile[27][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3749
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[26][31:0]
    connect \S $eq$cva6_processor_shim.v:74$336_Y
    connect \Y $6\regfile[26][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3764
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[25][31:0]
    connect \S $eq$cva6_processor_shim.v:74$336_Y
    connect \Y $6\regfile[25][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3779
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[24][31:0]
    connect \S $eq$cva6_processor_shim.v:74$336_Y
    connect \Y $6\regfile[24][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3794
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[23][31:0]
    connect \S $eq$cva6_processor_shim.v:74$336_Y
    connect \Y $6\regfile[23][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3809
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[22][31:0]
    connect \S $eq$cva6_processor_shim.v:74$336_Y
    connect \Y $6\regfile[22][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3824
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[21][31:0]
    connect \S $eq$cva6_processor_shim.v:74$336_Y
    connect \Y $6\regfile[21][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3839
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[20][31:0]
    connect \S $eq$cva6_processor_shim.v:74$336_Y
    connect \Y $6\regfile[20][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3854
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[19][31:0]
    connect \S $eq$cva6_processor_shim.v:74$336_Y
    connect \Y $6\regfile[19][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3869
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[18][31:0]
    connect \S $eq$cva6_processor_shim.v:74$336_Y
    connect \Y $6\regfile[18][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3884
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[17][31:0]
    connect \S $eq$cva6_processor_shim.v:74$336_Y
    connect \Y $6\regfile[17][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3899
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[16][31:0]
    connect \S $eq$cva6_processor_shim.v:74$336_Y
    connect \Y $6\regfile[16][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3914
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[15][31:0]
    connect \S $eq$cva6_processor_shim.v:74$336_Y
    connect \Y $6\regfile[15][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3929
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[14][31:0]
    connect \S $eq$cva6_processor_shim.v:74$336_Y
    connect \Y $6\regfile[14][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3944
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[13][31:0]
    connect \S $eq$cva6_processor_shim.v:74$336_Y
    connect \Y $6\regfile[13][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3959
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[12][31:0]
    connect \S $eq$cva6_processor_shim.v:74$336_Y
    connect \Y $6\regfile[12][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3974
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[11][31:0]
    connect \S $eq$cva6_processor_shim.v:74$336_Y
    connect \Y $6\regfile[11][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3989
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[10][31:0]
    connect \S $eq$cva6_processor_shim.v:74$336_Y
    connect \Y $6\regfile[10][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$4004
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[9][31:0]
    connect \S $eq$cva6_processor_shim.v:74$336_Y
    connect \Y $6\regfile[9][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$4019
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[8][31:0]
    connect \S $eq$cva6_processor_shim.v:74$336_Y
    connect \Y $6\regfile[8][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$4034
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[7][31:0]
    connect \S $eq$cva6_processor_shim.v:74$336_Y
    connect \Y $6\regfile[7][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$4049
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[6][31:0]
    connect \S $eq$cva6_processor_shim.v:74$336_Y
    connect \Y $6\regfile[6][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$4064
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[5][31:0]
    connect \S $eq$cva6_processor_shim.v:74$336_Y
    connect \Y $6\regfile[5][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$4079
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[4][31:0]
    connect \S $eq$cva6_processor_shim.v:74$336_Y
    connect \Y $6\regfile[4][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$4094
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[3][31:0]
    connect \S $eq$cva6_processor_shim.v:74$336_Y
    connect \Y $6\regfile[3][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$4109
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[2][31:0]
    connect \S $eq$cva6_processor_shim.v:74$336_Y
    connect \Y $6\regfile[2][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$4124
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[1][31:0]
    connect \S $eq$cva6_processor_shim.v:74$336_Y
    connect \Y $6\regfile[1][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$4139
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[0][31:0]
    connect \S $eq$cva6_processor_shim.v:74$336_Y
    connect \Y $6\regfile[0][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4349
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10957
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$162_DATA[31:0]$335 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2107_CMP $auto$opt_reduce.cc:134:opt_mux$10573 }
    connect \Y $5\regfile[0][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4394
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10959
    connect \B { 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$162_DATA[31:0]$335 }
    connect \S { $auto$opt_reduce.cc:134:opt_mux$10627 $procmux$2076_CMP }
    connect \Y $5\regfile[31][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4439
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10961
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$162_DATA[31:0]$335 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2077_CMP $auto$opt_reduce.cc:134:opt_mux$10549 }
    connect \Y $5\regfile[30][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4484
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10963
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$162_DATA[31:0]$335 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2078_CMP $auto$opt_reduce.cc:134:opt_mux$10599 }
    connect \Y $5\regfile[29][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4529
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10965
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$162_DATA[31:0]$335 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2079_CMP $auto$opt_reduce.cc:134:opt_mux$10637 }
    connect \Y $5\regfile[28][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4574
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10967
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$162_DATA[31:0]$335 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2080_CMP $auto$opt_reduce.cc:134:opt_mux$10527 }
    connect \Y $5\regfile[27][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4619
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10969
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$162_DATA[31:0]$335 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2081_CMP $auto$opt_reduce.cc:134:opt_mux$10555 }
    connect \Y $5\regfile[26][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4664
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10971
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$162_DATA[31:0]$335 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2082_CMP $auto$opt_reduce.cc:134:opt_mux$10577 }
    connect \Y $5\regfile[25][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4709
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10973
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$162_DATA[31:0]$335 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2083_CMP $auto$opt_reduce.cc:134:opt_mux$10531 }
    connect \Y $5\regfile[24][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4754
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10975
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$162_DATA[31:0]$335 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2084_CMP $auto$opt_reduce.cc:134:opt_mux$10567 }
    connect \Y $5\regfile[23][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4799
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10977
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$162_DATA[31:0]$335 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2085_CMP $auto$opt_reduce.cc:134:opt_mux$10529 }
    connect \Y $5\regfile[22][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4844
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10979
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$162_DATA[31:0]$335 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2086_CMP $auto$opt_reduce.cc:134:opt_mux$10597 }
    connect \Y $5\regfile[21][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4889
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10981
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$162_DATA[31:0]$335 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2087_CMP $auto$opt_reduce.cc:134:opt_mux$10593 }
    connect \Y $5\regfile[20][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4934
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10983
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$162_DATA[31:0]$335 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2088_CMP $auto$opt_reduce.cc:134:opt_mux$10677 }
    connect \Y $5\regfile[19][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4979
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10985
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$162_DATA[31:0]$335 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2089_CMP $auto$opt_reduce.cc:134:opt_mux$10537 }
    connect \Y $5\regfile[18][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5024
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10987
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$162_DATA[31:0]$335 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2090_CMP $auto$opt_reduce.cc:134:opt_mux$10575 }
    connect \Y $5\regfile[17][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5069
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10989
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$162_DATA[31:0]$335 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2091_CMP $auto$opt_reduce.cc:134:opt_mux$10605 }
    connect \Y $5\regfile[16][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5114
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10991
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$162_DATA[31:0]$335 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2092_CMP $auto$opt_reduce.cc:134:opt_mux$10615 }
    connect \Y $5\regfile[15][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5159
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10993
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$162_DATA[31:0]$335 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2093_CMP $auto$opt_reduce.cc:134:opt_mux$10633 }
    connect \Y $5\regfile[14][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5204
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10995
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$162_DATA[31:0]$335 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2094_CMP $auto$opt_reduce.cc:134:opt_mux$10657 }
    connect \Y $5\regfile[13][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5249
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10997
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$162_DATA[31:0]$335 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2095_CMP $auto$opt_reduce.cc:134:opt_mux$10681 }
    connect \Y $5\regfile[12][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5294
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10999
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$162_DATA[31:0]$335 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2096_CMP $auto$opt_reduce.cc:134:opt_mux$10535 }
    connect \Y $5\regfile[11][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5339
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11001
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$162_DATA[31:0]$335 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2097_CMP $auto$opt_reduce.cc:134:opt_mux$10557 }
    connect \Y $5\regfile[10][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5384
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11003
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$162_DATA[31:0]$335 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2098_CMP $auto$opt_reduce.cc:134:opt_mux$10583 }
    connect \Y $5\regfile[9][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5429
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11005
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$162_DATA[31:0]$335 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2099_CMP $auto$opt_reduce.cc:134:opt_mux$10539 }
    connect \Y $5\regfile[8][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5474
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11007
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$162_DATA[31:0]$335 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2100_CMP $auto$opt_reduce.cc:134:opt_mux$10623 }
    connect \Y $5\regfile[7][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5519
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11009
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$162_DATA[31:0]$335 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2101_CMP $auto$opt_reduce.cc:134:opt_mux$10587 }
    connect \Y $5\regfile[6][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5564
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11011
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$162_DATA[31:0]$335 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2102_CMP $auto$opt_reduce.cc:134:opt_mux$10645 }
    connect \Y $5\regfile[5][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5609
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11013
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$162_DATA[31:0]$335 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2103_CMP $auto$opt_reduce.cc:134:opt_mux$10671 }
    connect \Y $5\regfile[4][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5654
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11015
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$162_DATA[31:0]$335 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2104_CMP $auto$opt_reduce.cc:134:opt_mux$10559 }
    connect \Y $5\regfile[3][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5699
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11017
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$162_DATA[31:0]$335 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2105_CMP $auto$opt_reduce.cc:134:opt_mux$10523 }
    connect \Y $5\regfile[2][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5744
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11019
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$162_DATA[31:0]$335 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2106_CMP $auto$opt_reduce.cc:134:opt_mux$10551 }
    connect \Y $5\regfile[1][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5789
    parameter \S_WIDTH 32
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11021
    connect \B { \mem[0] \mem[1] \mem[2] \mem[3] \mem[4] \mem[5] \mem[6] \mem[7] \mem[8] \mem[9] \mem[10] \mem[11] \mem[12] \mem[13] \mem[14] \mem[15] \mem[16] \mem[17] \mem[18] \mem[19] \mem[20] \mem[21] \mem[22] \mem[23] \mem[24] \mem[25] \mem[26] \mem[27] \mem[28] \mem[29] \mem[30] \mem[31] }
    connect \S { $procmux$5821_CMP $procmux$5820_CMP $procmux$5819_CMP $procmux$5818_CMP $procmux$5817_CMP $procmux$5816_CMP $procmux$5815_CMP $procmux$5814_CMP $procmux$5813_CMP $procmux$5812_CMP $procmux$5811_CMP $procmux$5810_CMP $procmux$5809_CMP $procmux$5808_CMP $procmux$5807_CMP $procmux$5806_CMP $procmux$5805_CMP $procmux$5804_CMP $procmux$5803_CMP $procmux$5802_CMP $procmux$5801_CMP $procmux$5800_CMP $procmux$5799_CMP $procmux$5798_CMP $procmux$5797_CMP $procmux$5796_CMP $procmux$5795_CMP $procmux$5794_CMP $procmux$5793_CMP $procmux$5792_CMP $procmux$5791_CMP $procmux$5790_CMP }
    connect \Y $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$162_DATA[31:0]$335
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5790_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$334_Y [6:2]
    connect \B 5'11111
    connect \Y $procmux$5790_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5791_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$334_Y [6:2]
    connect \B 5'11110
    connect \Y $procmux$5791_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5792_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$334_Y [6:2]
    connect \B 5'11101
    connect \Y $procmux$5792_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5793_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$334_Y [6:2]
    connect \B 5'11100
    connect \Y $procmux$5793_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5794_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$334_Y [6:2]
    connect \B 5'11011
    connect \Y $procmux$5794_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5795_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$334_Y [6:2]
    connect \B 5'11010
    connect \Y $procmux$5795_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5796_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$334_Y [6:2]
    connect \B 5'11001
    connect \Y $procmux$5796_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5797_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$334_Y [6:2]
    connect \B 5'11000
    connect \Y $procmux$5797_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5798_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$334_Y [6:2]
    connect \B 5'10111
    connect \Y $procmux$5798_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5799_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$334_Y [6:2]
    connect \B 5'10110
    connect \Y $procmux$5799_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5800_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$334_Y [6:2]
    connect \B 5'10101
    connect \Y $procmux$5800_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5801_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$334_Y [6:2]
    connect \B 5'10100
    connect \Y $procmux$5801_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5802_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$334_Y [6:2]
    connect \B 5'10011
    connect \Y $procmux$5802_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5803_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$334_Y [6:2]
    connect \B 5'10010
    connect \Y $procmux$5803_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5804_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$334_Y [6:2]
    connect \B 5'10001
    connect \Y $procmux$5804_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5805_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$334_Y [6:2]
    connect \B 5'10000
    connect \Y $procmux$5805_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5806_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$334_Y [6:2]
    connect \B 4'1111
    connect \Y $procmux$5806_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5807_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$334_Y [6:2]
    connect \B 4'1110
    connect \Y $procmux$5807_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5808_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$334_Y [6:2]
    connect \B 4'1101
    connect \Y $procmux$5808_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5809_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$334_Y [6:2]
    connect \B 4'1100
    connect \Y $procmux$5809_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5810_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$334_Y [6:2]
    connect \B 4'1011
    connect \Y $procmux$5810_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5811_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$334_Y [6:2]
    connect \B 4'1010
    connect \Y $procmux$5811_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5812_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$334_Y [6:2]
    connect \B 4'1001
    connect \Y $procmux$5812_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5813_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$334_Y [6:2]
    connect \B 4'1000
    connect \Y $procmux$5813_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5814_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$334_Y [6:2]
    connect \B 3'111
    connect \Y $procmux$5814_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5815_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$334_Y [6:2]
    connect \B 3'110
    connect \Y $procmux$5815_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5816_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$334_Y [6:2]
    connect \B 3'101
    connect \Y $procmux$5816_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5817_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$334_Y [6:2]
    connect \B 3'100
    connect \Y $procmux$5817_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5818_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$334_Y [6:2]
    connect \B 2'11
    connect \Y $procmux$5818_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5819_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$334_Y [6:2]
    connect \B 2'10
    connect \Y $procmux$5819_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5820_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$334_Y [6:2]
    connect \B 1'1
    connect \Y $procmux$5820_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $logic_not $procmux$5821_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$334_Y [6:2]
    connect \Y $procmux$5821_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5834
    parameter \S_WIDTH 32
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11023
    connect \B { \regfile[0] \regfile[1] \regfile[2] \regfile[3] \regfile[4] \regfile[5] \regfile[6] \regfile[7] \regfile[8] \regfile[9] \regfile[10] \regfile[11] \regfile[12] \regfile[13] \regfile[14] \regfile[15] \regfile[16] \regfile[17] \regfile[18] \regfile[19] \regfile[20] \regfile[21] \regfile[22] \regfile[23] \regfile[24] \regfile[25] \regfile[26] \regfile[27] \regfile[28] \regfile[29] \regfile[30] \regfile[31] }
    connect \S { $procmux$3643_CMP $procmux$3642_CMP $procmux$3641_CMP $procmux$3640_CMP $procmux$3639_CMP $procmux$3638_CMP $procmux$3637_CMP $procmux$3636_CMP $procmux$3635_CMP $procmux$3634_CMP $procmux$3633_CMP $procmux$3632_CMP $procmux$3631_CMP $procmux$3630_CMP $procmux$3629_CMP $procmux$3628_CMP $procmux$3627_CMP $procmux$3626_CMP $procmux$3625_CMP $procmux$3624_CMP $procmux$3623_CMP $procmux$3622_CMP $procmux$3621_CMP $procmux$3620_CMP $procmux$3619_CMP $procmux$3618_CMP $procmux$3617_CMP $procmux$3616_CMP $procmux$3615_CMP $procmux$3614_CMP $procmux$3613_CMP $procmux$3612_CMP }
    connect \Y $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$159_DATA[31:0]$308
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$5867
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11025
    connect \B $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$159_DATA[31:0]$308
    connect \S $eq$cva6_processor_shim.v:70$309_Y
    connect \Y $procmux$5867_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:226.21-226.38|cva6_processor_shim.v:226.17-241.20"
  cell $mux $procmux$5870
    parameter \WIDTH 32
    connect \A $procmux$5867_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$11027
    connect \S $eq$cva6_processor_shim.v:66$272_Y
    connect \Y $procmux$5870_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:225.17-225.30|cva6_processor_shim.v:225.13-275.16"
  cell $mux $procmux$5872
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11029
    connect \B $procmux$5870_Y
    connect \S \instr_valid_i
    connect \Y $procmux$5872_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:194.13-194.20|cva6_processor_shim.v:194.9-322.12"
  cell $mux $procmux$5875
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11031
    connect \B $procmux$5872_Y
    connect \S \rst_ni
    connect \Y $5$mem2reg_rd$\regfile$cva6_processor_shim.v:233$160_DATA[31:0]$333
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$5879
    parameter \WIDTH 1
    connect \A $5\ready_o[0:0]
    connect \B 1'0
    connect \S $eq$cva6_processor_shim.v:70$309_Y
    connect \Y $4\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$5891
    parameter \WIDTH 3
    connect \A \loadstore_fsm
    connect \B 3'100
    connect \S $eq$cva6_processor_shim.v:70$309_Y
    connect \Y $4\loadstore_fsm[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$5903
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'1
    connect \S $eq$cva6_processor_shim.v:70$309_Y
    connect \Y $4\loadstore_state[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$5915
    parameter \WIDTH 32
    connect \A $6\regfile[31][31:0]
    connect \B $5\regfile[31][31:0]
    connect \S $eq$cva6_processor_shim.v:70$309_Y
    connect \Y $4\regfile[31][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$5927
    parameter \WIDTH 32
    connect \A $6\regfile[30][31:0]
    connect \B $5\regfile[30][31:0]
    connect \S $eq$cva6_processor_shim.v:70$309_Y
    connect \Y $4\regfile[30][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$5939
    parameter \WIDTH 32
    connect \A $6\regfile[29][31:0]
    connect \B $5\regfile[29][31:0]
    connect \S $eq$cva6_processor_shim.v:70$309_Y
    connect \Y $4\regfile[29][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$5951
    parameter \WIDTH 32
    connect \A $6\regfile[28][31:0]
    connect \B $5\regfile[28][31:0]
    connect \S $eq$cva6_processor_shim.v:70$309_Y
    connect \Y $4\regfile[28][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$5963
    parameter \WIDTH 32
    connect \A $6\regfile[27][31:0]
    connect \B $5\regfile[27][31:0]
    connect \S $eq$cva6_processor_shim.v:70$309_Y
    connect \Y $4\regfile[27][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$5975
    parameter \WIDTH 32
    connect \A $6\regfile[26][31:0]
    connect \B $5\regfile[26][31:0]
    connect \S $eq$cva6_processor_shim.v:70$309_Y
    connect \Y $4\regfile[26][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$5987
    parameter \WIDTH 32
    connect \A $6\regfile[25][31:0]
    connect \B $5\regfile[25][31:0]
    connect \S $eq$cva6_processor_shim.v:70$309_Y
    connect \Y $4\regfile[25][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$5999
    parameter \WIDTH 32
    connect \A $6\regfile[24][31:0]
    connect \B $5\regfile[24][31:0]
    connect \S $eq$cva6_processor_shim.v:70$309_Y
    connect \Y $4\regfile[24][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6011
    parameter \WIDTH 32
    connect \A $6\regfile[23][31:0]
    connect \B $5\regfile[23][31:0]
    connect \S $eq$cva6_processor_shim.v:70$309_Y
    connect \Y $4\regfile[23][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6023
    parameter \WIDTH 32
    connect \A $6\regfile[22][31:0]
    connect \B $5\regfile[22][31:0]
    connect \S $eq$cva6_processor_shim.v:70$309_Y
    connect \Y $4\regfile[22][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6035
    parameter \WIDTH 32
    connect \A $6\regfile[21][31:0]
    connect \B $5\regfile[21][31:0]
    connect \S $eq$cva6_processor_shim.v:70$309_Y
    connect \Y $4\regfile[21][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6047
    parameter \WIDTH 32
    connect \A $6\regfile[20][31:0]
    connect \B $5\regfile[20][31:0]
    connect \S $eq$cva6_processor_shim.v:70$309_Y
    connect \Y $4\regfile[20][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6059
    parameter \WIDTH 32
    connect \A $6\regfile[19][31:0]
    connect \B $5\regfile[19][31:0]
    connect \S $eq$cva6_processor_shim.v:70$309_Y
    connect \Y $4\regfile[19][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6071
    parameter \WIDTH 32
    connect \A $6\regfile[18][31:0]
    connect \B $5\regfile[18][31:0]
    connect \S $eq$cva6_processor_shim.v:70$309_Y
    connect \Y $4\regfile[18][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6083
    parameter \WIDTH 32
    connect \A $6\regfile[17][31:0]
    connect \B $5\regfile[17][31:0]
    connect \S $eq$cva6_processor_shim.v:70$309_Y
    connect \Y $4\regfile[17][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6095
    parameter \WIDTH 32
    connect \A $6\regfile[16][31:0]
    connect \B $5\regfile[16][31:0]
    connect \S $eq$cva6_processor_shim.v:70$309_Y
    connect \Y $4\regfile[16][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6107
    parameter \WIDTH 32
    connect \A $6\regfile[15][31:0]
    connect \B $5\regfile[15][31:0]
    connect \S $eq$cva6_processor_shim.v:70$309_Y
    connect \Y $4\regfile[15][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6119
    parameter \WIDTH 32
    connect \A $6\regfile[14][31:0]
    connect \B $5\regfile[14][31:0]
    connect \S $eq$cva6_processor_shim.v:70$309_Y
    connect \Y $4\regfile[14][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6131
    parameter \WIDTH 32
    connect \A $6\regfile[13][31:0]
    connect \B $5\regfile[13][31:0]
    connect \S $eq$cva6_processor_shim.v:70$309_Y
    connect \Y $4\regfile[13][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6143
    parameter \WIDTH 32
    connect \A $6\regfile[12][31:0]
    connect \B $5\regfile[12][31:0]
    connect \S $eq$cva6_processor_shim.v:70$309_Y
    connect \Y $4\regfile[12][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6155
    parameter \WIDTH 32
    connect \A $6\regfile[11][31:0]
    connect \B $5\regfile[11][31:0]
    connect \S $eq$cva6_processor_shim.v:70$309_Y
    connect \Y $4\regfile[11][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6167
    parameter \WIDTH 32
    connect \A $6\regfile[10][31:0]
    connect \B $5\regfile[10][31:0]
    connect \S $eq$cva6_processor_shim.v:70$309_Y
    connect \Y $4\regfile[10][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6179
    parameter \WIDTH 32
    connect \A $6\regfile[9][31:0]
    connect \B $5\regfile[9][31:0]
    connect \S $eq$cva6_processor_shim.v:70$309_Y
    connect \Y $4\regfile[9][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6191
    parameter \WIDTH 32
    connect \A $6\regfile[8][31:0]
    connect \B $5\regfile[8][31:0]
    connect \S $eq$cva6_processor_shim.v:70$309_Y
    connect \Y $4\regfile[8][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6203
    parameter \WIDTH 32
    connect \A $6\regfile[7][31:0]
    connect \B $5\regfile[7][31:0]
    connect \S $eq$cva6_processor_shim.v:70$309_Y
    connect \Y $4\regfile[7][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6215
    parameter \WIDTH 32
    connect \A $6\regfile[6][31:0]
    connect \B $5\regfile[6][31:0]
    connect \S $eq$cva6_processor_shim.v:70$309_Y
    connect \Y $4\regfile[6][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6227
    parameter \WIDTH 32
    connect \A $6\regfile[5][31:0]
    connect \B $5\regfile[5][31:0]
    connect \S $eq$cva6_processor_shim.v:70$309_Y
    connect \Y $4\regfile[5][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6239
    parameter \WIDTH 32
    connect \A $6\regfile[4][31:0]
    connect \B $5\regfile[4][31:0]
    connect \S $eq$cva6_processor_shim.v:70$309_Y
    connect \Y $4\regfile[4][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6251
    parameter \WIDTH 32
    connect \A $6\regfile[3][31:0]
    connect \B $5\regfile[3][31:0]
    connect \S $eq$cva6_processor_shim.v:70$309_Y
    connect \Y $4\regfile[3][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6263
    parameter \WIDTH 32
    connect \A $6\regfile[2][31:0]
    connect \B $5\regfile[2][31:0]
    connect \S $eq$cva6_processor_shim.v:70$309_Y
    connect \Y $4\regfile[2][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6275
    parameter \WIDTH 32
    connect \A $6\regfile[1][31:0]
    connect \B $5\regfile[1][31:0]
    connect \S $eq$cva6_processor_shim.v:70$309_Y
    connect \Y $4\regfile[1][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6287
    parameter \WIDTH 32
    connect \A $6\regfile[0][31:0]
    connect \B $5\regfile[0][31:0]
    connect \S $eq$cva6_processor_shim.v:70$309_Y
    connect \Y $4\regfile[0][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6347
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $add$cva6_processor_shim.v:233$334_Y
    connect \S $eq$cva6_processor_shim.v:70$309_Y
    connect \Y $4\loadstore_addr[31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6587
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11033
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$159_DATA[31:0]$308 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6619_CMP $auto$opt_reduce.cc:134:opt_mux$10683 }
    connect \Y $4\mem[0][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6588_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$307_Y [6:2]
    connect \B 5'11111
    connect \Y $procmux$6588_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6589_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$307_Y [6:2]
    connect \B 5'11110
    connect \Y $procmux$6589_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6590_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$307_Y [6:2]
    connect \B 5'11101
    connect \Y $procmux$6590_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6591_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$307_Y [6:2]
    connect \B 5'11100
    connect \Y $procmux$6591_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6592_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$307_Y [6:2]
    connect \B 5'11011
    connect \Y $procmux$6592_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6593_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$307_Y [6:2]
    connect \B 5'11010
    connect \Y $procmux$6593_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6594_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$307_Y [6:2]
    connect \B 5'11001
    connect \Y $procmux$6594_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6595_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$307_Y [6:2]
    connect \B 5'11000
    connect \Y $procmux$6595_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6596_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$307_Y [6:2]
    connect \B 5'10111
    connect \Y $procmux$6596_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6597_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$307_Y [6:2]
    connect \B 5'10110
    connect \Y $procmux$6597_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6598_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$307_Y [6:2]
    connect \B 5'10101
    connect \Y $procmux$6598_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6599_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$307_Y [6:2]
    connect \B 5'10100
    connect \Y $procmux$6599_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6600_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$307_Y [6:2]
    connect \B 5'10011
    connect \Y $procmux$6600_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6601_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$307_Y [6:2]
    connect \B 5'10010
    connect \Y $procmux$6601_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6602_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$307_Y [6:2]
    connect \B 5'10001
    connect \Y $procmux$6602_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6603_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$307_Y [6:2]
    connect \B 5'10000
    connect \Y $procmux$6603_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6604_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$307_Y [6:2]
    connect \B 4'1111
    connect \Y $procmux$6604_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6605_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$307_Y [6:2]
    connect \B 4'1110
    connect \Y $procmux$6605_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6606_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$307_Y [6:2]
    connect \B 4'1101
    connect \Y $procmux$6606_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6607_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$307_Y [6:2]
    connect \B 4'1100
    connect \Y $procmux$6607_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6608_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$307_Y [6:2]
    connect \B 4'1011
    connect \Y $procmux$6608_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6609_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$307_Y [6:2]
    connect \B 4'1010
    connect \Y $procmux$6609_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6610_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$307_Y [6:2]
    connect \B 4'1001
    connect \Y $procmux$6610_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6611_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$307_Y [6:2]
    connect \B 4'1000
    connect \Y $procmux$6611_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6612_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$307_Y [6:2]
    connect \B 3'111
    connect \Y $procmux$6612_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6613_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$307_Y [6:2]
    connect \B 3'110
    connect \Y $procmux$6613_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6614_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$307_Y [6:2]
    connect \B 3'101
    connect \Y $procmux$6614_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6615_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$307_Y [6:2]
    connect \B 3'100
    connect \Y $procmux$6615_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6616_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$307_Y [6:2]
    connect \B 2'11
    connect \Y $procmux$6616_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6617_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$307_Y [6:2]
    connect \B 2'10
    connect \Y $procmux$6617_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6618_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$307_Y [6:2]
    connect \B 1'1
    connect \Y $procmux$6618_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $logic_not $procmux$6619_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$307_Y [6:2]
    connect \Y $procmux$6619_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6629
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11035
    connect \B { 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$159_DATA[31:0]$308 }
    connect \S { $auto$opt_reduce.cc:134:opt_mux$10641 $procmux$6588_CMP }
    connect \Y $4\mem[31][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6671
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11037
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$159_DATA[31:0]$308 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6589_CMP $auto$opt_reduce.cc:134:opt_mux$10553 }
    connect \Y $4\mem[30][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6713
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11039
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$159_DATA[31:0]$308 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6590_CMP $auto$opt_reduce.cc:134:opt_mux$10669 }
    connect \Y $4\mem[29][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6755
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11041
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$159_DATA[31:0]$308 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6591_CMP $auto$opt_reduce.cc:134:opt_mux$10541 }
    connect \Y $4\mem[28][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6797
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11043
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$159_DATA[31:0]$308 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6592_CMP $auto$opt_reduce.cc:134:opt_mux$10603 }
    connect \Y $4\mem[27][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6839
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11045
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$159_DATA[31:0]$308 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6593_CMP $auto$opt_reduce.cc:134:opt_mux$10649 }
    connect \Y $4\mem[26][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6881
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11047
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$159_DATA[31:0]$308 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6594_CMP $auto$opt_reduce.cc:134:opt_mux$10697 }
    connect \Y $4\mem[25][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6923
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11049
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$159_DATA[31:0]$308 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6595_CMP $auto$opt_reduce.cc:134:opt_mux$10533 }
    connect \Y $4\mem[24][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6965
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11051
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$159_DATA[31:0]$308 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6596_CMP $auto$opt_reduce.cc:134:opt_mux$10563 }
    connect \Y $4\mem[23][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7007
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11053
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$159_DATA[31:0]$308 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6597_CMP $auto$opt_reduce.cc:134:opt_mux$10589 }
    connect \Y $4\mem[22][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7049
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11055
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$159_DATA[31:0]$308 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6598_CMP $auto$opt_reduce.cc:134:opt_mux$10611 }
    connect \Y $4\mem[21][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7091
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11057
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$159_DATA[31:0]$308 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6599_CMP $auto$opt_reduce.cc:134:opt_mux$10631 }
    connect \Y $4\mem[20][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7133
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11059
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$159_DATA[31:0]$308 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6600_CMP $auto$opt_reduce.cc:134:opt_mux$10651 }
    connect \Y $4\mem[19][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7175
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11061
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$159_DATA[31:0]$308 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6601_CMP $auto$opt_reduce.cc:134:opt_mux$10667 }
    connect \Y $4\mem[18][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7217
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11063
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$159_DATA[31:0]$308 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6602_CMP $auto$opt_reduce.cc:134:opt_mux$10691 }
    connect \Y $4\mem[17][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7259
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11065
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$159_DATA[31:0]$308 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6603_CMP $auto$opt_reduce.cc:134:opt_mux$10521 }
    connect \Y $4\mem[16][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7301
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11067
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$159_DATA[31:0]$308 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6604_CMP $auto$opt_reduce.cc:134:opt_mux$10545 }
    connect \Y $4\mem[15][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7343
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11069
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$159_DATA[31:0]$308 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6605_CMP $auto$opt_reduce.cc:134:opt_mux$10569 }
    connect \Y $4\mem[14][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7385
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11071
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$159_DATA[31:0]$308 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6606_CMP $auto$opt_reduce.cc:134:opt_mux$10591 }
    connect \Y $4\mem[13][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7427
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11073
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$159_DATA[31:0]$308 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6607_CMP $auto$opt_reduce.cc:134:opt_mux$10607 }
    connect \Y $4\mem[12][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7469
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11075
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$159_DATA[31:0]$308 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6608_CMP $auto$opt_reduce.cc:134:opt_mux$10619 }
    connect \Y $4\mem[11][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7511
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11077
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$159_DATA[31:0]$308 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6609_CMP $auto$opt_reduce.cc:134:opt_mux$10635 }
    connect \Y $4\mem[10][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7553
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11079
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$159_DATA[31:0]$308 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6610_CMP $auto$opt_reduce.cc:134:opt_mux$10647 }
    connect \Y $4\mem[9][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7595
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11081
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$159_DATA[31:0]$308 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6611_CMP $auto$opt_reduce.cc:134:opt_mux$10661 }
    connect \Y $4\mem[8][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7637
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11083
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$159_DATA[31:0]$308 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6612_CMP $auto$opt_reduce.cc:134:opt_mux$10679 }
    connect \Y $4\mem[7][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7679
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11085
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$159_DATA[31:0]$308 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6613_CMP $auto$opt_reduce.cc:134:opt_mux$10701 }
    connect \Y $4\mem[6][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7721
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11087
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$159_DATA[31:0]$308 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6614_CMP $auto$opt_reduce.cc:134:opt_mux$10525 }
    connect \Y $4\mem[5][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7763
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11089
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$159_DATA[31:0]$308 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6615_CMP $auto$opt_reduce.cc:134:opt_mux$10547 }
    connect \Y $4\mem[4][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7805
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11091
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$159_DATA[31:0]$308 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6616_CMP $auto$opt_reduce.cc:134:opt_mux$10565 }
    connect \Y $4\mem[3][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7847
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11093
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$159_DATA[31:0]$308 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6617_CMP $auto$opt_reduce.cc:134:opt_mux$10571 }
    connect \Y $4\mem[2][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7889
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11095
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$159_DATA[31:0]$308 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6618_CMP $auto$opt_reduce.cc:134:opt_mux$10581 }
    connect \Y $4\mem[1][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:226.21-226.38|cva6_processor_shim.v:226.17-241.20"
  cell $mux $procmux$8006
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11097
    connect \B $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$159_DATA[31:0]$308
    connect \S $eq$cva6_processor_shim.v:66$272_Y
    connect \Y $procmux$8006_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:225.17-225.30|cva6_processor_shim.v:225.13-275.16"
  cell $mux $procmux$8008
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11099
    connect \B $procmux$8006_Y
    connect \S \instr_valid_i
    connect \Y $procmux$8008_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:194.13-194.20|cva6_processor_shim.v:194.9-322.12"
  cell $mux $procmux$8011
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11101
    connect \B $procmux$8008_Y
    connect \S \rst_ni
    connect \Y $4$mem2reg_rd$\regfile$cva6_processor_shim.v:227$157_DATA[31:0]$306
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:226.21-226.38|cva6_processor_shim.v:226.17-241.20"
  cell $mux $procmux$8015
    parameter \WIDTH 1
    connect \A $4\ready_o[0:0]
    connect \B 1'0
    connect \S $eq$cva6_processor_shim.v:66$272_Y
    connect \Y $3\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:226.21-226.38|cva6_processor_shim.v:226.17-241.20"
  cell $mux $procmux$8024
    parameter \WIDTH 3
    connect \A $4\loadstore_fsm[2:0]
    connect \B 3'100
    connect \S $eq$cva6_processor_shim.v:66$272_Y
    connect \Y $3\loadstore_fsm[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:226.21-226.38|cva6_processor_shim.v:226.17-241.20"
  cell $mux $procmux$8033
    parameter \WIDTH 1
    connect \A $4\loadstore_state[0:0]
    connect \B 1'0
    connect \S $eq$cva6_processor_shim.v:66$272_Y
    connect \Y $3\loadstore_state[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:226.21-226.38|cva6_processor_shim.v:226.17-241.20"
  cell $mux $procmux$8366
    parameter \WIDTH 32
    connect \A $4\loadstore_addr[31:0]
    connect \B $add$cva6_processor_shim.v:227$307_Y
    connect \S $eq$cva6_processor_shim.v:66$272_Y
    connect \Y $3\loadstore_addr[31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:225.17-225.30|cva6_processor_shim.v:225.13-275.16"
  cell $mux $procmux$9505
    parameter \WIDTH 3
    connect \A $5\loadstore_fsm[2:0]
    connect \B $3\loadstore_fsm[2:0]
    connect \S \instr_valid_i
    connect \Y $procmux$9505_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:194.13-194.20|cva6_processor_shim.v:194.9-322.12"
  cell $mux $procmux$9508
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:2817:Anyseq$11103
    connect \B $procmux$9505_Y
    connect \S \rst_ni
    connect \Y $2\loadstore_fsm[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:225.17-225.30|cva6_processor_shim.v:225.13-275.16"
  cell $mux $procmux$9523
    parameter \WIDTH 1
    connect \A $6\ready_o[0:0]
    connect \B $3\ready_o[0:0]
    connect \S \instr_valid_i
    connect \Y $2\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:225.17-225.30|cva6_processor_shim.v:225.13-275.16"
  cell $mux $procmux$9547
    parameter \WIDTH 3
    connect \A $3\store_count[2:0]
    connect \B \store_count
    connect \S \instr_valid_i
    connect \Y $procmux$9547_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:194.13-194.20|cva6_processor_shim.v:194.9-322.12"
  cell $mux $procmux$9550
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:2817:Anyseq$11105
    connect \B $procmux$9547_Y
    connect \S \rst_ni
    connect \Y $2\store_count[2:0]
  end
  attribute \src "cva6_processor_shim.v:100.25-100.50"
  cell $shl $shl$cva6_processor_shim.v:100$358
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$163_DATA[31:0]$350
    connect \B \instr_i [24:20]
    connect \Y $shl$cva6_processor_shim.v:100$358_Y
  end
  attribute \src "cva6_processor_shim.v:90.20-90.30"
  cell $shr $shr$cva6_processor_shim.v:90$351
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A { $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$163_DATA[31:0]$350 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$163_DATA[31:0]$350 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$163_DATA[31:0]$350 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$163_DATA[31:0]$350 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$163_DATA[31:0]$350 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$163_DATA[31:0]$350 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$163_DATA[31:0]$350 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$163_DATA[31:0]$350 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$163_DATA[31:0]$350 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$163_DATA[31:0]$350 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$163_DATA[31:0]$350 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$163_DATA[31:0]$350 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$163_DATA[31:0]$350 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$163_DATA[31:0]$350 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$163_DATA[31:0]$350 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$163_DATA[31:0]$350 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$163_DATA[31:0]$350 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$163_DATA[31:0]$350 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$163_DATA[31:0]$350 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$163_DATA[31:0]$350 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$163_DATA[31:0]$350 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$163_DATA[31:0]$350 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$163_DATA[31:0]$350 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$163_DATA[31:0]$350 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$163_DATA[31:0]$350 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$163_DATA[31:0]$350 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$163_DATA[31:0]$350 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$163_DATA[31:0]$350 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$163_DATA[31:0]$350 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$163_DATA[31:0]$350 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$163_DATA[31:0]$350 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$163_DATA[31:0]$350 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$163_DATA[31:0]$350 }
    connect \B \instr_i [24:20]
    connect \Y $auto$wreduce.cc:454:run$10716 [31:0]
  end
  attribute \src "cva6_processor_shim.v:97.32-97.57"
  cell $shr $shr$cva6_processor_shim.v:97$355
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$163_DATA[31:0]$350
    connect \B \instr_i [24:20]
    connect \Y $shr$cva6_processor_shim.v:97$355_Y
  end
  attribute \src "cva6_processor_shim.v:286.42-286.60"
  cell $sub $sub$cva6_processor_shim.v:286$392
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \store_cooldown
    connect \B 1'1
    connect \Y $sub$cva6_processor_shim.v:286$392_Y [0]
  end
  attribute \src "cva6_processor_shim.v:296.35-296.50"
  cell $sub $sub$cva6_processor_shim.v:296$395
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 3
    connect \A $2\store_count[2:0]
    connect \B 1'1
    connect \Y $sub$cva6_processor_shim.v:296$395_Y [2:0]
  end
  attribute \src "cva6_processor_shim.v:316.37-316.54"
  cell $sub $sub$cva6_processor_shim.v:316$402
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 3
    connect \A \load_cooldown
    connect \B 1'1
    connect \Y $sub$cva6_processor_shim.v:316$402_Y [2:0]
  end
  attribute \src "cva6_processor_shim.v:102.17-107.17"
  cell $mux $ternary$cva6_processor_shim.v:102$376
    parameter \WIDTH 32
    connect \A $ternary$cva6_processor_shim.v:103$375_Y
    connect \B $and$cva6_processor_shim.v:102$361_Y
    connect \S $eq$cva6_processor_shim.v:102$360_Y
    connect \Y $ternary$cva6_processor_shim.v:102$376_Y
  end
  attribute \src "cva6_processor_shim.v:103.17-107.16"
  cell $mux $ternary$cva6_processor_shim.v:103$375
    parameter \WIDTH 32
    connect \A $ternary$cva6_processor_shim.v:104$374_Y
    connect \B $or$cva6_processor_shim.v:103$363_Y
    connect \S $eq$cva6_processor_shim.v:103$362_Y
    connect \Y $ternary$cva6_processor_shim.v:103$375_Y
  end
  attribute \src "cva6_processor_shim.v:104.17-107.15"
  cell $mux $ternary$cva6_processor_shim.v:104$374
    parameter \WIDTH 32
    connect \A { 31'0000000000000000000000000000000 $auto$wreduce.cc:454:run$10718 [0] }
    connect \B $xor$cva6_processor_shim.v:104$365_Y
    connect \S $eq$cva6_processor_shim.v:104$364_Y
    connect \Y $ternary$cva6_processor_shim.v:104$374_Y
  end
  attribute \src "cva6_processor_shim.v:105.33-105.80"
  cell $mux $ternary$cva6_processor_shim.v:105$368
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $lt$cva6_processor_shim.v:105$367_Y
    connect \Y $auto$wreduce.cc:454:run$10717 [0]
  end
  attribute \src "cva6_processor_shim.v:105.17-107.14"
  cell $mux $ternary$cva6_processor_shim.v:105$373
    parameter \WIDTH 1
    connect \A $ternary$cva6_processor_shim.v:106$372_Y [0]
    connect \B $auto$wreduce.cc:454:run$10717 [0]
    connect \S $eq$cva6_processor_shim.v:105$366_Y
    connect \Y $auto$wreduce.cc:454:run$10718 [0]
  end
  attribute \src "cva6_processor_shim.v:106.33-106.62"
  cell $mux $ternary$cva6_processor_shim.v:106$371
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $lt$cva6_processor_shim.v:106$370_Y
    connect \Y $auto$wreduce.cc:454:run$10719 [0]
  end
  attribute \src "cva6_processor_shim.v:106.17-106.69"
  cell $mux $ternary$cva6_processor_shim.v:106$372
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$wreduce.cc:454:run$10719 [0]
    connect \S $eq$cva6_processor_shim.v:106$369_Y
    connect \Y $ternary$cva6_processor_shim.v:106$372_Y [0]
  end
  attribute \src "cva6_processor_shim.v:96.17-107.20"
  cell $mux $ternary$cva6_processor_shim.v:96$379
    parameter \WIDTH 32
    connect \A $ternary$cva6_processor_shim.v:97$378_Y
    connect \B $add$cva6_processor_shim.v:96$353_Y
    connect \S $eq$cva6_processor_shim.v:96$352_Y
    connect \Y $ternary$cva6_processor_shim.v:96$379_Y
  end
  attribute \src "cva6_processor_shim.v:97.17-107.19"
  cell $mux $ternary$cva6_processor_shim.v:97$378
    parameter \WIDTH 32
    connect \A $ternary$cva6_processor_shim.v:98$377_Y
    connect \B $shr$cva6_processor_shim.v:97$355_Y
    connect \S $eq$cva6_processor_shim.v:97$354_Y
    connect \Y $ternary$cva6_processor_shim.v:97$378_Y
  end
  attribute \src "cva6_processor_shim.v:98.17-107.18"
  cell $mux $ternary$cva6_processor_shim.v:98$377
    parameter \WIDTH 32
    connect \A $ternary$cva6_processor_shim.v:102$376_Y
    connect \B $ternary$cva6_processor_shim.v:99$359_Y
    connect \S $eq$cva6_processor_shim.v:98$356_Y
    connect \Y $ternary$cva6_processor_shim.v:98$377_Y
  end
  attribute \src "cva6_processor_shim.v:99.22-100.103"
  cell $mux $ternary$cva6_processor_shim.v:99$359
    parameter \WIDTH 32
    connect \A $auto$wreduce.cc:454:run$10716 [31:0]
    connect \B $shl$cva6_processor_shim.v:100$358_Y
    connect \S $eq$cva6_processor_shim.v:99$357_Y
    connect \Y $ternary$cva6_processor_shim.v:99$359_Y
  end
  attribute \src "cva6_processor_shim.v:104.33-104.52"
  cell $xor $xor$cva6_processor_shim.v:104$365
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31:20] }
    connect \B $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$163_DATA[31:0]$350
    connect \Y $xor$cva6_processor_shim.v:104$365_Y
  end
  attribute \module_not_derived 1
  attribute \src "cva6_processor_shim.v:149.20-160.6"
  cell \cva6_lsu_model \lsu_model_i
    connect \clk_i \clk_i
    connect \instr_i \tb_io_instr_i
    connect \instr_valid_i \tb_io_instr_valid_i
    connect \is_load_i \tb_io_is_load_i
    connect \load_mem_resp_i \tb_io_load_mem_resp_i
    connect \load_req_o \de_io_load_req_o
    connect \ready_o \de_io_ready_o
    connect \rst_ni \rst_ni
    connect \store_commit_i \tb_io_store_commit_i
    connect \store_mem_resp_i \tb_io_store_mem_resp_i
  end
  connect $auto$wreduce.cc:454:run$10717 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$10718 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$10719 [31:1] 31'0000000000000000000000000000000
  connect $ternary$cva6_processor_shim.v:106$372_Y [31:1] 31'0000000000000000000000000000000
  connect \de_io_instr_i \tb_io_instr_i
  connect \de_io_instr_valid_i \tb_io_instr_valid_i
  connect \de_io_is_load_i \tb_io_is_load_i
  connect \de_io_load_mem_resp_i \tb_io_load_mem_resp_i
  connect \de_io_store_commit_i \tb_io_store_commit_i
  connect \de_io_store_mem_resp_i \tb_io_store_mem_resp_i
  connect \instr_ready_o \ready_o
  connect \mem_o { \mem[0] \mem[1] \mem[2] \mem[3] \mem[4] \mem[5] \mem[6] \mem[7] \mem[8] \mem[9] \mem[10] \mem[11] \mem[12] \mem[13] \mem[14] \mem[15] \mem[16] \mem[17] \mem[18] \mem[19] \mem[20] \mem[21] \mem[22] \mem[23] \mem[24] \mem[25] \mem[26] \mem[27] \mem[28] \mem[29] \mem[30] \mem[31] }
  connect \regfile_o { \regfile[0] \regfile[1] \regfile[2] \regfile[3] \regfile[4] \regfile[5] \regfile[6] \regfile[7] \regfile[8] \regfile[9] \regfile[10] \regfile[11] \regfile[12] \regfile[13] \regfile[14] \regfile[15] \regfile[16] \regfile[17] \regfile[18] \regfile[19] \regfile[20] \regfile[21] \regfile[22] \regfile[23] \regfile[24] \regfile[25] \regfile[26] \regfile[27] \regfile[28] \regfile[29] \regfile[30] \regfile[31] }
end
