Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Vane/Universidad/Noveno Semestre/Arquitectura de procesadores/microFinalProject/micro_tb_isim_beh.exe -prj C:/Vane/Universidad/Noveno Semestre/Arquitectura de procesadores/microFinalProject/micro_tb_beh.prj work.micro_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Vane/Universidad/Noveno Semestre/Arquitectura de procesadores/microFinalProject/RB.vhd" into library work
Parsing VHDL file "C:/Vane/Universidad/Noveno Semestre/Arquitectura de procesadores/microFinalProject/RAM.vhd" into library work
Parsing VHDL file "C:/Vane/Universidad/Noveno Semestre/Arquitectura de procesadores/microFinalProject/RA.vhd" into library work
Parsing VHDL file "C:/Vane/Universidad/Noveno Semestre/Arquitectura de procesadores/microFinalProject/PC.vhd" into library work
Parsing VHDL file "C:/Vane/Universidad/Noveno Semestre/Arquitectura de procesadores/microFinalProject/MBR.vhd" into library work
Parsing VHDL file "C:/Vane/Universidad/Noveno Semestre/Arquitectura de procesadores/microFinalProject/MAR.vhd" into library work
Parsing VHDL file "C:/Vane/Universidad/Noveno Semestre/Arquitectura de procesadores/microFinalProject/IR.vhd" into library work
Parsing VHDL file "C:/Vane/Universidad/Noveno Semestre/Arquitectura de procesadores/microFinalProject/controlUnit.vhd" into library work
Parsing VHDL file "C:/Vane/Universidad/Noveno Semestre/Arquitectura de procesadores/microFinalProject/ALU.vhd" into library work
Parsing VHDL file "C:/Vane/Universidad/Noveno Semestre/Arquitectura de procesadores/microFinalProject/microprocessor.vhd" into library work
Parsing VHDL file "C:/Vane/Universidad/Noveno Semestre/Arquitectura de procesadores/microFinalProject/micro_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package numeric_std
Compiling architecture behavioral of entity controlUnit [controlunit_default]
Compiling architecture behavioral of entity IR [ir_default]
Compiling architecture behavioral of entity PC [pc_default]
Compiling architecture behavioral of entity MAR [mar_default]
Compiling architecture behavioral of entity MBR [mbr_default]
Compiling architecture behavioral of entity RAM [ram_default]
Compiling architecture behavioral of entity RA [ra_default]
Compiling architecture behavioral of entity RB [rb_default]
Compiling architecture behavioral of entity ALU [alu_default]
Compiling architecture behavioral of entity microprocessor [microprocessor_default]
Compiling architecture behavior of entity micro_tb
Time Resolution for simulation is 1ps.
Waiting for 8 sub-compilation(s) to finish...
Compiled 26 VHDL Units
Built simulation executable C:/Vane/Universidad/Noveno Semestre/Arquitectura de procesadores/microFinalProject/micro_tb_isim_beh.exe
Fuse Memory Usage: 37528 KB
Fuse CPU Usage: 1200 ms
