// Seed: 4037899339
module module_0 ();
  wire  id_1  ,  id_2  ,  id_3  ,  id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ;
  id_18(
      1'b0, (id_15)
  );
  assign id_7 = !1 > 1;
endmodule
module module_1 (
    output tri id_0,
    input supply1 id_1,
    output tri0 id_2,
    input tri id_3,
    input wor id_4,
    input tri0 id_5
);
  assign id_0 = 1;
  assign id_2 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_15 = 0;
  wire id_7;
  wire id_8;
  wire id_9;
endmodule
