Analysis & Synthesis report for AcoustophoreticBoard
Fri Feb 02 15:58:20 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |top|Distribute:inst_Distribute|GammaCorrection:inst_GammaCorrection|state
 11. State Machine - |top|Distribute:inst_Distribute|CommandReader:inst_CommandReader|GSPATstate
 12. State Machine - |top|Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|ReadState
 13. Registers Removed During Synthesis
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Registers Packed Into Inferred Megafunctions
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram
 19. Source assignments for Distribute:inst_Distribute|GammaCorrection:inst_GammaCorrection|GammaCorrectionLUT:inst_GammaCorrectionLUT|altsyncram:altsyncram_component|altsyncram_14s3:auto_generated
 20. Source assignments for AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated
 21. Source assignments for AllChannels:inst_AllChannels|AmplitudeRAM:AmplitudeRAM_inst|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated
 22. Source assignments for Counter:inst_Counter|altshift_taps:timing_ff1_rtl_0|shift_taps_f6m:auto_generated|altsyncram_7l31:altsyncram4
 23. Parameter Settings for User Entity Instance: Top-level Entity: |top
 24. Parameter Settings for User Entity Instance: Masterclock:inst_Masterclock|altpll:altpll_component
 25. Parameter Settings for User Entity Instance: Counter:inst_Counter
 26. Parameter Settings for User Entity Instance: Counter:inst_Counter|RSSFilter:inst_RSSFilter
 27. Parameter Settings for User Entity Instance: Distribute:inst_Distribute
 28. Parameter Settings for User Entity Instance: Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController
 29. Parameter Settings for User Entity Instance: Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component
 30. Parameter Settings for User Entity Instance: Distribute:inst_Distribute|CommandReader:inst_CommandReader
 31. Parameter Settings for User Entity Instance: Distribute:inst_Distribute|GammaCorrection:inst_GammaCorrection|GammaCorrectionLUT:inst_GammaCorrectionLUT|altsyncram:altsyncram_component
 32. Parameter Settings for User Entity Instance: CalibrationAndMapping:inst_CalibrationAndMapping
 33. Parameter Settings for User Entity Instance: CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration
 34. Parameter Settings for User Entity Instance: AllChannels:inst_AllChannels
 35. Parameter Settings for User Entity Instance: AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component
 36. Parameter Settings for User Entity Instance: AllChannels:inst_AllChannels|AmplitudeRAM:AmplitudeRAM_inst|altsyncram:altsyncram_component
 37. Parameter Settings for Inferred Entity Instance: Counter:inst_Counter|altshift_taps:timing_ff1_rtl_0
 38. altpll Parameter Settings by Entity Instance
 39. scfifo Parameter Settings by Entity Instance
 40. altsyncram Parameter Settings by Entity Instance
 41. altshift_taps Parameter Settings by Entity Instance
 42. Port Connectivity Checks: "AllChannels:inst_AllChannels"
 43. Port Connectivity Checks: "Distribute:inst_Distribute|CommandReader:inst_CommandReader"
 44. Port Connectivity Checks: "Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO"
 45. Port Connectivity Checks: "ParallelReceiver:inst_ParallelReceiver"
 46. Post-Synthesis Netlist Statistics for Top Partition
 47. Elapsed Time Per Partition
 48. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Feb 02 15:58:20 2024       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; AcoustophoreticBoard                        ;
; Top-level Entity Name              ; top                                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,824                                       ;
;     Total combinational functions  ; 1,298                                       ;
;     Dedicated logic registers      ; 1,156                                       ;
; Total registers                    ; 1156                                        ;
; Total pins                         ; 62                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 140,598                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                ;
+------------------------------------------------------------------+--------------------+----------------------+
; Option                                                           ; Setting            ; Default Value        ;
+------------------------------------------------------------------+--------------------+----------------------+
; Device                                                           ; EP4CE10F17C8       ;                      ;
; Top-level entity name                                            ; top                ; AcoustophoreticBoard ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V            ;
; Use smart compilation                                            ; Off                ; Off                  ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                   ;
; Enable compact report table                                      ; Off                ; Off                  ;
; Restructure Multiplexers                                         ; Auto               ; Auto                 ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                  ;
; Preserve fewer node names                                        ; On                 ; On                   ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable               ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001         ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993            ;
; State Machine Processing                                         ; Auto               ; Auto                 ;
; Safe State Machine                                               ; Off                ; Off                  ;
; Extract Verilog State Machines                                   ; On                 ; On                   ;
; Extract VHDL State Machines                                      ; On                 ; On                   ;
; Ignore Verilog initial constructs                                ; Off                ; Off                  ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000                 ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                  ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                   ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                   ;
; Parallel Synthesis                                               ; On                 ; On                   ;
; DSP Block Balancing                                              ; Auto               ; Auto                 ;
; NOT Gate Push-Back                                               ; On                 ; On                   ;
; Power-Up Don't Care                                              ; On                 ; On                   ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                  ;
; Remove Duplicate Registers                                       ; On                 ; On                   ;
; Ignore CARRY Buffers                                             ; Off                ; Off                  ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                  ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                  ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                  ;
; Ignore LCELL Buffers                                             ; Off                ; Off                  ;
; Ignore SOFT Buffers                                              ; On                 ; On                   ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                  ;
; Optimization Technique                                           ; Balanced           ; Balanced             ;
; Carry Chain Length                                               ; 70                 ; 70                   ;
; Auto Carry Chains                                                ; On                 ; On                   ;
; Auto Open-Drain Pins                                             ; On                 ; On                   ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                  ;
; Auto ROM Replacement                                             ; On                 ; On                   ;
; Auto RAM Replacement                                             ; On                 ; On                   ;
; Auto DSP Block Replacement                                       ; On                 ; On                   ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto                 ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto                 ;
; Auto Clock Enable Replacement                                    ; On                 ; On                   ;
; Strict RAM Replacement                                           ; Off                ; Off                  ;
; Allow Synchronous Control Signals                                ; On                 ; On                   ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                  ;
; Auto RAM Block Balancing                                         ; On                 ; On                   ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                  ;
; Auto Resource Sharing                                            ; Off                ; Off                  ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                  ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                  ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                  ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                   ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                  ;
; Timing-Driven Synthesis                                          ; On                 ; On                   ;
; Report Parameter Settings                                        ; On                 ; On                   ;
; Report Source Assignments                                        ; On                 ; On                   ;
; Report Connectivity Checks                                       ; On                 ; On                   ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                  ;
; Synchronization Register Chain Length                            ; 2                  ; 2                    ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation   ;
; HDL message level                                                ; Level2             ; Level2               ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                  ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000                 ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000                 ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                  ;
; Clock MUX Protection                                             ; On                 ; On                   ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                  ;
; Block Design Naming                                              ; Auto               ; Auto                 ;
; SDC constraint protection                                        ; Off                ; Off                  ;
; Synthesis Effort                                                 ; Auto               ; Auto                 ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                   ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                  ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium               ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto                 ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                   ;
+------------------------------------------------------------------+--------------------+----------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                           ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                             ; Library ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------+---------+
; src/RSSFilter.vhd                ; yes             ; User VHDL File                         ; C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/RSSFilter.vhd             ;         ;
; src/top.vhd                      ; yes             ; User VHDL File                         ; C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/top.vhd                   ;         ;
; src/MuxPhase.vhd                 ; yes             ; User VHDL File                         ; C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/MuxPhase.vhd              ;         ;
; src/Distribute.vhd               ; yes             ; User VHDL File                         ; C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/Distribute.vhd            ;         ;
; src/Counter.vhd                  ; yes             ; User VHDL File                         ; C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/Counter.vhd               ;         ;
; src/AllChannels.vhd              ; yes             ; User VHDL File                         ; C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/AllChannels.vhd           ;         ;
; src/Masterclock.vhd              ; yes             ; User Wizard-Generated File             ; C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/Masterclock.vhd           ;         ;
; src/PhaseRAM.vhd                 ; yes             ; User Wizard-Generated File             ; C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/PhaseRAM.vhd              ;         ;
; src/AmplitudeRAM.vhd             ; yes             ; User Wizard-Generated File             ; C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/AmplitudeRAM.vhd          ;         ;
; src/CommandReader.vhd            ; yes             ; User VHDL File                         ; C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/CommandReader.vhd         ;         ;
; src/GammaCorrection.vhd          ; yes             ; User VHDL File                         ; C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/GammaCorrection.vhd       ;         ;
; src/GammaCorrectionLUT.vhd       ; yes             ; User Wizard-Generated File             ; C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/GammaCorrectionLUT.vhd    ;         ;
; src/PulseWidthModulator.vhd      ; yes             ; User VHDL File                         ; C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/PulseWidthModulator.vhd   ;         ;
; src/ParallelReceiver.vhd         ; yes             ; User VHDL File                         ; C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/ParallelReceiver.vhd      ;         ;
; src/CalibrationAndMapping.vhd    ; yes             ; User VHDL File                         ; C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/CalibrationAndMapping.vhd ;         ;
; src/PhaseCalibration.vhd         ; yes             ; User VHDL File                         ; C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/PhaseCalibration.vhd      ;         ;
; src/PinMapping.vhd               ; yes             ; User VHDL File                         ; C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/PinMapping.vhd            ;         ;
; src/FrameBufferController.vhd    ; yes             ; User VHDL File                         ; C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/FrameBufferController.vhd ;         ;
; src/FrameBufferFIFO.vhd          ; yes             ; User Wizard-Generated File             ; C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/FrameBufferFIFO.vhd       ;         ;
; altpll.tdf                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf                        ;         ;
; aglobal201.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                    ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_pll.inc                   ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratixii_pll.inc                 ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cycloneii_pll.inc                 ;         ;
; db/masterclock_altpll.v          ; yes             ; Auto-Generated Megafunction            ; C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/db/masterclock_altpll.v       ;         ;
; scfifo.tdf                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf                        ;         ;
; a_regfifo.inc                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_regfifo.inc                     ;         ;
; a_dpfifo.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_dpfifo.inc                      ;         ;
; a_i2fifo.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_i2fifo.inc                      ;         ;
; a_fffifo.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_fffifo.inc                      ;         ;
; a_f2fifo.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_f2fifo.inc                      ;         ;
; db/scfifo_n941.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/db/scfifo_n941.tdf            ;         ;
; db/a_dpfifo_a141.tdf             ; yes             ; Auto-Generated Megafunction            ; C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/db/a_dpfifo_a141.tdf          ;         ;
; db/a_fefifo_mcf.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/db/a_fefifo_mcf.tdf           ;         ;
; db/cntr_sp7.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/db/cntr_sp7.tdf               ;         ;
; db/altsyncram_8um1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/db/altsyncram_8um1.tdf        ;         ;
; db/decode_a87.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/db/decode_a87.tdf             ;         ;
; db/mux_q28.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/db/mux_q28.tdf                ;         ;
; db/cntr_gpb.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/db/cntr_gpb.tdf               ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                    ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc             ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                       ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                    ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                     ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                        ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                        ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                      ;         ;
; db/altsyncram_14s3.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/db/altsyncram_14s3.tdf        ;         ;
; GammaLUT.mif                     ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/GammaLUT.mif                  ;         ;
; db/altsyncram_77p3.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/db/altsyncram_77p3.tdf        ;         ;
; db/altsyncram_btr3.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/db/altsyncram_btr3.tdf        ;         ;
; AmplitudeRAM.mif                 ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/AmplitudeRAM.mif              ;         ;
; altshift_taps.tdf                ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf                 ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.inc                   ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_compare.inc                   ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_constant.inc                  ;         ;
; db/shift_taps_f6m.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/db/shift_taps_f6m.tdf         ;         ;
; db/altsyncram_7l31.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/db/altsyncram_7l31.tdf        ;         ;
; db/add_sub_24e.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/db/add_sub_24e.tdf            ;         ;
; db/cntr_6pf.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/db/cntr_6pf.tdf               ;         ;
; db/cmpr_ogc.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/db/cmpr_ogc.tdf               ;         ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                           ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                   ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 1,824                                                                                                   ;
;                                             ;                                                                                                         ;
; Total combinational functions               ; 1298                                                                                                    ;
; Logic element usage by number of LUT inputs ;                                                                                                         ;
;     -- 4 input functions                    ; 142                                                                                                     ;
;     -- 3 input functions                    ; 776                                                                                                     ;
;     -- <=2 input functions                  ; 380                                                                                                     ;
;                                             ;                                                                                                         ;
; Logic elements by mode                      ;                                                                                                         ;
;     -- normal mode                          ; 523                                                                                                     ;
;     -- arithmetic mode                      ; 775                                                                                                     ;
;                                             ;                                                                                                         ;
; Total registers                             ; 1156                                                                                                    ;
;     -- Dedicated logic registers            ; 1156                                                                                                    ;
;     -- I/O registers                        ; 0                                                                                                       ;
;                                             ;                                                                                                         ;
; I/O pins                                    ; 62                                                                                                      ;
; Total memory bits                           ; 140598                                                                                                  ;
;                                             ;                                                                                                         ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                                       ;
;                                             ;                                                                                                         ;
; Total PLLs                                  ; 1                                                                                                       ;
;     -- PLLs                                 ; 1                                                                                                       ;
;                                             ;                                                                                                         ;
; Maximum fan-out node                        ; Masterclock:inst_Masterclock|altpll:altpll_component|Masterclock_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 787                                                                                                     ;
; Total fan-out                               ; 7305                                                                                                    ;
; Average fan-out                             ; 2.76                                                                                                    ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; Compilation Hierarchy Node                               ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                        ; Entity Name           ; Library Name ;
+----------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; |top                                                     ; 1298 (2)            ; 1156 (0)                  ; 140598      ; 0            ; 0       ; 0         ; 62   ; 0            ; |top                                                                                                                                                                                                                                       ; top                   ; work         ;
;    |AllChannels:inst_AllChannels|                        ; 798 (35)            ; 763 (238)                 ; 7168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|AllChannels:inst_AllChannels                                                                                                                                                                                                          ; AllChannels           ; work         ;
;       |AmplitudeRAM:AmplitudeRAM_inst|                   ; 0 (0)               ; 0 (0)                     ; 3584        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|AllChannels:inst_AllChannels|AmplitudeRAM:AmplitudeRAM_inst                                                                                                                                                                           ; AmplitudeRAM          ; work         ;
;          |altsyncram:altsyncram_component|               ; 0 (0)               ; 0 (0)                     ; 3584        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|AllChannels:inst_AllChannels|AmplitudeRAM:AmplitudeRAM_inst|altsyncram:altsyncram_component                                                                                                                                           ; altsyncram            ; work         ;
;             |altsyncram_btr3:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 3584        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|AllChannels:inst_AllChannels|AmplitudeRAM:AmplitudeRAM_inst|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated                                                                                                            ; altsyncram_btr3       ; work         ;
;       |MuxPhase:\MuxPhases:0:MuxPhase_inst|              ; 23 (23)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:0:MuxPhase_inst                                                                                                                                                                      ; MuxPhase              ; work         ;
;       |MuxPhase:\MuxPhases:10:MuxPhase_inst|             ; 23 (23)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:10:MuxPhase_inst                                                                                                                                                                     ; MuxPhase              ; work         ;
;       |MuxPhase:\MuxPhases:11:MuxPhase_inst|             ; 23 (23)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:11:MuxPhase_inst                                                                                                                                                                     ; MuxPhase              ; work         ;
;       |MuxPhase:\MuxPhases:12:MuxPhase_inst|             ; 23 (23)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:12:MuxPhase_inst                                                                                                                                                                     ; MuxPhase              ; work         ;
;       |MuxPhase:\MuxPhases:13:MuxPhase_inst|             ; 23 (23)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:13:MuxPhase_inst                                                                                                                                                                     ; MuxPhase              ; work         ;
;       |MuxPhase:\MuxPhases:14:MuxPhase_inst|             ; 23 (23)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:14:MuxPhase_inst                                                                                                                                                                     ; MuxPhase              ; work         ;
;       |MuxPhase:\MuxPhases:15:MuxPhase_inst|             ; 23 (23)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:15:MuxPhase_inst                                                                                                                                                                     ; MuxPhase              ; work         ;
;       |MuxPhase:\MuxPhases:16:MuxPhase_inst|             ; 23 (23)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:16:MuxPhase_inst                                                                                                                                                                     ; MuxPhase              ; work         ;
;       |MuxPhase:\MuxPhases:17:MuxPhase_inst|             ; 23 (23)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:17:MuxPhase_inst                                                                                                                                                                     ; MuxPhase              ; work         ;
;       |MuxPhase:\MuxPhases:18:MuxPhase_inst|             ; 23 (23)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:18:MuxPhase_inst                                                                                                                                                                     ; MuxPhase              ; work         ;
;       |MuxPhase:\MuxPhases:19:MuxPhase_inst|             ; 23 (23)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:19:MuxPhase_inst                                                                                                                                                                     ; MuxPhase              ; work         ;
;       |MuxPhase:\MuxPhases:1:MuxPhase_inst|              ; 23 (23)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:1:MuxPhase_inst                                                                                                                                                                      ; MuxPhase              ; work         ;
;       |MuxPhase:\MuxPhases:20:MuxPhase_inst|             ; 23 (23)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:20:MuxPhase_inst                                                                                                                                                                     ; MuxPhase              ; work         ;
;       |MuxPhase:\MuxPhases:21:MuxPhase_inst|             ; 23 (23)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:21:MuxPhase_inst                                                                                                                                                                     ; MuxPhase              ; work         ;
;       |MuxPhase:\MuxPhases:22:MuxPhase_inst|             ; 23 (23)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:22:MuxPhase_inst                                                                                                                                                                     ; MuxPhase              ; work         ;
;       |MuxPhase:\MuxPhases:23:MuxPhase_inst|             ; 23 (23)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:23:MuxPhase_inst                                                                                                                                                                     ; MuxPhase              ; work         ;
;       |MuxPhase:\MuxPhases:24:MuxPhase_inst|             ; 23 (23)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:24:MuxPhase_inst                                                                                                                                                                     ; MuxPhase              ; work         ;
;       |MuxPhase:\MuxPhases:25:MuxPhase_inst|             ; 23 (23)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:25:MuxPhase_inst                                                                                                                                                                     ; MuxPhase              ; work         ;
;       |MuxPhase:\MuxPhases:26:MuxPhase_inst|             ; 23 (23)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:26:MuxPhase_inst                                                                                                                                                                     ; MuxPhase              ; work         ;
;       |MuxPhase:\MuxPhases:27:MuxPhase_inst|             ; 23 (23)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:27:MuxPhase_inst                                                                                                                                                                     ; MuxPhase              ; work         ;
;       |MuxPhase:\MuxPhases:28:MuxPhase_inst|             ; 23 (23)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:28:MuxPhase_inst                                                                                                                                                                     ; MuxPhase              ; work         ;
;       |MuxPhase:\MuxPhases:29:MuxPhase_inst|             ; 23 (23)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:29:MuxPhase_inst                                                                                                                                                                     ; MuxPhase              ; work         ;
;       |MuxPhase:\MuxPhases:2:MuxPhase_inst|              ; 23 (23)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:2:MuxPhase_inst                                                                                                                                                                      ; MuxPhase              ; work         ;
;       |MuxPhase:\MuxPhases:30:MuxPhase_inst|             ; 23 (23)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:30:MuxPhase_inst                                                                                                                                                                     ; MuxPhase              ; work         ;
;       |MuxPhase:\MuxPhases:31:MuxPhase_inst|             ; 23 (23)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:31:MuxPhase_inst                                                                                                                                                                     ; MuxPhase              ; work         ;
;       |MuxPhase:\MuxPhases:3:MuxPhase_inst|              ; 23 (23)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:3:MuxPhase_inst                                                                                                                                                                      ; MuxPhase              ; work         ;
;       |MuxPhase:\MuxPhases:4:MuxPhase_inst|              ; 23 (23)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:4:MuxPhase_inst                                                                                                                                                                      ; MuxPhase              ; work         ;
;       |MuxPhase:\MuxPhases:5:MuxPhase_inst|              ; 23 (23)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:5:MuxPhase_inst                                                                                                                                                                      ; MuxPhase              ; work         ;
;       |MuxPhase:\MuxPhases:6:MuxPhase_inst|              ; 23 (23)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:6:MuxPhase_inst                                                                                                                                                                      ; MuxPhase              ; work         ;
;       |MuxPhase:\MuxPhases:7:MuxPhase_inst|              ; 23 (23)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:7:MuxPhase_inst                                                                                                                                                                      ; MuxPhase              ; work         ;
;       |MuxPhase:\MuxPhases:8:MuxPhase_inst|              ; 23 (23)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:8:MuxPhase_inst                                                                                                                                                                      ; MuxPhase              ; work         ;
;       |MuxPhase:\MuxPhases:9:MuxPhase_inst|              ; 23 (23)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:9:MuxPhase_inst                                                                                                                                                                      ; MuxPhase              ; work         ;
;       |PhaseRAM:PhaseRAM_inst|                           ; 0 (0)               ; 0 (0)                     ; 3584        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst                                                                                                                                                                                   ; PhaseRAM              ; work         ;
;          |altsyncram:altsyncram_component|               ; 0 (0)               ; 0 (0)                     ; 3584        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component                                                                                                                                                   ; altsyncram            ; work         ;
;             |altsyncram_77p3:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 3584        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated                                                                                                                    ; altsyncram_77p3       ; work         ;
;       |PulseWidthModulator:PulseWidthModulator_inst|     ; 27 (27)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst                                                                                                                                                             ; PulseWidthModulator   ; work         ;
;    |CalibrationAndMapping:inst_CalibrationAndMapping|    ; 46 (46)             ; 60 (6)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|CalibrationAndMapping:inst_CalibrationAndMapping                                                                                                                                                                                      ; CalibrationAndMapping ; work         ;
;       |PhaseCalibration:inst_PhaseCalibration|           ; 0 (0)               ; 54 (54)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration                                                                                                                                               ; PhaseCalibration      ; work         ;
;    |Counter:inst_Counter|                                ; 58 (30)             ; 66 (20)                   ; 54          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|Counter:inst_Counter                                                                                                                                                                                                                  ; Counter               ; work         ;
;       |RSSFilter:inst_RSSFilter|                         ; 21 (21)             ; 42 (42)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|Counter:inst_Counter|RSSFilter:inst_RSSFilter                                                                                                                                                                                         ; RSSFilter             ; work         ;
;       |altshift_taps:timing_ff1_rtl_0|                   ; 7 (0)               ; 4 (0)                     ; 54          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|Counter:inst_Counter|altshift_taps:timing_ff1_rtl_0                                                                                                                                                                                   ; altshift_taps         ; work         ;
;          |shift_taps_f6m:auto_generated|                 ; 7 (2)               ; 4 (2)                     ; 54          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|Counter:inst_Counter|altshift_taps:timing_ff1_rtl_0|shift_taps_f6m:auto_generated                                                                                                                                                     ; shift_taps_f6m        ; work         ;
;             |altsyncram_7l31:altsyncram4|                ; 0 (0)               ; 0 (0)                     ; 54          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|Counter:inst_Counter|altshift_taps:timing_ff1_rtl_0|shift_taps_f6m:auto_generated|altsyncram_7l31:altsyncram4                                                                                                                         ; altsyncram_7l31       ; work         ;
;             |cntr_6pf:cntr1|                             ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|Counter:inst_Counter|altshift_taps:timing_ff1_rtl_0|shift_taps_f6m:auto_generated|cntr_6pf:cntr1                                                                                                                                      ; cntr_6pf              ; work         ;
;    |Distribute:inst_Distribute|                          ; 387 (0)             ; 254 (0)                   ; 133376      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|Distribute:inst_Distribute                                                                                                                                                                                                            ; Distribute            ; work         ;
;       |CommandReader:inst_CommandReader|                 ; 117 (117)           ; 72 (72)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|Distribute:inst_Distribute|CommandReader:inst_CommandReader                                                                                                                                                                           ; CommandReader         ; work         ;
;       |FrameBufferController:inst_FrameBufferController| ; 213 (143)           ; 125 (80)                  ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController                                                                                                                                                           ; FrameBufferController ; work         ;
;          |FrameBufferFIFO:inst_FrameBufferFIFO|          ; 70 (0)              ; 45 (0)                    ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO                                                                                                                      ; FrameBufferFIFO       ; work         ;
;             |scfifo:scfifo_component|                    ; 70 (0)              ; 45 (0)                    ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component                                                                                              ; scfifo                ; work         ;
;                |scfifo_n941:auto_generated|              ; 70 (0)              ; 45 (0)                    ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated                                                                   ; scfifo_n941           ; work         ;
;                   |a_dpfifo_a141:dpfifo|                 ; 70 (15)             ; 45 (0)                    ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo                                              ; a_dpfifo_a141         ; work         ;
;                      |a_fefifo_mcf:fifo_state|           ; 24 (9)              ; 16 (2)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|a_fefifo_mcf:fifo_state                      ; a_fefifo_mcf          ; work         ;
;                         |cntr_sp7:count_usedw|           ; 15 (15)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|a_fefifo_mcf:fifo_state|cntr_sp7:count_usedw ; cntr_sp7              ; work         ;
;                      |altsyncram_8um1:FIFOram|           ; 2 (0)               ; 1 (1)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram                      ; altsyncram_8um1       ; work         ;
;                         |decode_a87:decode2|             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|decode_a87:decode2   ; decode_a87            ; work         ;
;                      |cntr_gpb:rd_ptr_count|             ; 14 (14)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|cntr_gpb:rd_ptr_count                        ; cntr_gpb              ; work         ;
;                      |cntr_gpb:wr_ptr|                   ; 15 (15)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|cntr_gpb:wr_ptr                              ; cntr_gpb              ; work         ;
;       |GammaCorrection:inst_GammaCorrection|             ; 57 (57)             ; 57 (57)                   ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|Distribute:inst_Distribute|GammaCorrection:inst_GammaCorrection                                                                                                                                                                       ; GammaCorrection       ; work         ;
;          |GammaCorrectionLUT:inst_GammaCorrectionLUT|    ; 0 (0)               ; 0 (0)                     ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|Distribute:inst_Distribute|GammaCorrection:inst_GammaCorrection|GammaCorrectionLUT:inst_GammaCorrectionLUT                                                                                                                            ; GammaCorrectionLUT    ; work         ;
;             |altsyncram:altsyncram_component|            ; 0 (0)               ; 0 (0)                     ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|Distribute:inst_Distribute|GammaCorrection:inst_GammaCorrection|GammaCorrectionLUT:inst_GammaCorrectionLUT|altsyncram:altsyncram_component                                                                                            ; altsyncram            ; work         ;
;                |altsyncram_14s3:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|Distribute:inst_Distribute|GammaCorrection:inst_GammaCorrection|GammaCorrectionLUT:inst_GammaCorrectionLUT|altsyncram:altsyncram_component|altsyncram_14s3:auto_generated                                                             ; altsyncram_14s3       ; work         ;
;    |Masterclock:inst_Masterclock|                        ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|Masterclock:inst_Masterclock                                                                                                                                                                                                          ; Masterclock           ; work         ;
;       |altpll:altpll_component|                          ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|Masterclock:inst_Masterclock|altpll:altpll_component                                                                                                                                                                                  ; altpll                ; work         ;
;          |Masterclock_altpll:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|Masterclock:inst_Masterclock|altpll:altpll_component|Masterclock_altpll:auto_generated                                                                                                                                                ; Masterclock_altpll    ; work         ;
;    |ParallelReceiver:inst_ParallelReceiver|              ; 7 (7)               ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ParallelReceiver:inst_ParallelReceiver                                                                                                                                                                                                ; ParallelReceiver      ; work         ;
+----------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------+
; Name                                                                                                                                                                                                                        ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------+
; AllChannels:inst_AllChannels|AmplitudeRAM:AmplitudeRAM_inst|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ALTSYNCRAM                                                                                       ; AUTO ; Simple Dual Port ; 512          ; 7            ; 16           ; 224          ; 3584   ; AmplitudeRAM.mif ;
; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ALTSYNCRAM                                                                                               ; AUTO ; Simple Dual Port ; 512          ; 7            ; 16           ; 224          ; 3584   ; None             ;
; Counter:inst_Counter|altshift_taps:timing_ff1_rtl_0|shift_taps_f6m:auto_generated|altsyncram_7l31:altsyncram4|ALTSYNCRAM                                                                                                    ; AUTO ; Simple Dual Port ; 3            ; 18           ; 3            ; 18           ; 54     ; None             ;
; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16384        ; 8            ; 16384        ; 8            ; 131072 ; None             ;
; Distribute:inst_Distribute|GammaCorrection:inst_GammaCorrection|GammaCorrectionLUT:inst_GammaCorrectionLUT|altsyncram:altsyncram_component|altsyncram_14s3:auto_generated|ALTSYNCRAM                                        ; AUTO ; ROM              ; 256          ; 9            ; --           ; --           ; 2304   ; GammaLUT.mif     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                              ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------+----------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                       ; IP Include File            ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------+----------------------------+
; Altera ; RAM: 2-PORT  ; 18.1    ; N/A          ; N/A          ; |top|AllChannels:inst_AllChannels|AmplitudeRAM:AmplitudeRAM_inst                                                      ; src/AmplitudeRAM.vhd       ;
; Altera ; RAM: 2-PORT  ; 18.1    ; N/A          ; N/A          ; |top|AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst                                                              ; src/PhaseRAM.vhd           ;
; Altera ; FIFO         ; 18.1    ; N/A          ; N/A          ; |top|Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO ; src/FrameBufferFIFO.vhd    ;
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |top|Distribute:inst_Distribute|GammaCorrection:inst_GammaCorrection|GammaCorrectionLUT:inst_GammaCorrectionLUT       ; src/GammaCorrectionLUT.vhd ;
; Altera ; ALTPLL       ; 18.1    ; N/A          ; N/A          ; |top|Masterclock:inst_Masterclock                                                                                     ; src/Masterclock.vhd        ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------+----------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------+
; State Machine - |top|Distribute:inst_Distribute|GammaCorrection:inst_GammaCorrection|state ;
+--------------+--------------+------------+-------------+-----------+-----------------------+
; Name         ; state.Output ; state.Blue ; state.Green ; state.Red ; state.Idle            ;
+--------------+--------------+------------+-------------+-----------+-----------------------+
; state.Idle   ; 0            ; 0          ; 0           ; 0         ; 0                     ;
; state.Red    ; 0            ; 0          ; 0           ; 1         ; 1                     ;
; state.Green  ; 0            ; 0          ; 1           ; 0         ; 1                     ;
; state.Blue   ; 0            ; 1          ; 0           ; 0         ; 1                     ;
; state.Output ; 1            ; 0          ; 0           ; 0         ; 1                     ;
+--------------+--------------+------------+-------------+-----------+-----------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|Distribute:inst_Distribute|CommandReader:inst_CommandReader|GSPATstate                                                    ;
+--------------------------------+--------------------------+--------------------------------+----------------------------+----------------------+
; Name                           ; GSPATstate.GSPATDataSwap ; GSPATstate.GSPATReadAmplitudes ; GSPATstate.GSPATReadPhases ; GSPATstate.GSPATIdle ;
+--------------------------------+--------------------------+--------------------------------+----------------------------+----------------------+
; GSPATstate.GSPATIdle           ; 0                        ; 0                              ; 0                          ; 0                    ;
; GSPATstate.GSPATReadPhases     ; 0                        ; 0                              ; 1                          ; 1                    ;
; GSPATstate.GSPATReadAmplitudes ; 0                        ; 1                              ; 0                          ; 1                    ;
; GSPATstate.GSPATDataSwap       ; 1                        ; 0                              ; 0                          ; 1                    ;
+--------------------------------+--------------------------+--------------------------------+----------------------------+----------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|ReadState         ;
+---------------------+---------------------+--------------------+----------------+----------------+-----------------+
; Name                ; ReadState.WaitFrame ; ReadState.ReadFIFO ; ReadState.Idle ; ReadState.Init ; ReadState.Start ;
+---------------------+---------------------+--------------------+----------------+----------------+-----------------+
; ReadState.Start     ; 0                   ; 0                  ; 0              ; 0              ; 0               ;
; ReadState.Init      ; 0                   ; 0                  ; 0              ; 1              ; 1               ;
; ReadState.Idle      ; 0                   ; 0                  ; 1              ; 0              ; 1               ;
; ReadState.ReadFIFO  ; 0                   ; 1                  ; 0              ; 0              ; 1               ;
; ReadState.WaitFrame ; 1                   ; 0                  ; 0              ; 0              ; 1               ;
+---------------------+---------------------+--------------------+----------------+----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                           ; Reason for Removal                                                                                                     ;
+---------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:31:MuxPhase_inst|s_count[7]                            ; Stuck at GND due to stuck port data_in                                                                                 ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:31:MuxPhase_inst|s_phase[7]                            ; Stuck at GND due to stuck port data_in                                                                                 ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:30:MuxPhase_inst|s_count[7]                            ; Stuck at GND due to stuck port data_in                                                                                 ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:30:MuxPhase_inst|s_phase[7]                            ; Stuck at GND due to stuck port data_in                                                                                 ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:29:MuxPhase_inst|s_count[7]                            ; Stuck at GND due to stuck port data_in                                                                                 ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:29:MuxPhase_inst|s_phase[7]                            ; Stuck at GND due to stuck port data_in                                                                                 ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:28:MuxPhase_inst|s_count[7]                            ; Stuck at GND due to stuck port data_in                                                                                 ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:28:MuxPhase_inst|s_phase[7]                            ; Stuck at GND due to stuck port data_in                                                                                 ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:27:MuxPhase_inst|s_count[7]                            ; Stuck at GND due to stuck port data_in                                                                                 ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:27:MuxPhase_inst|s_phase[7]                            ; Stuck at GND due to stuck port data_in                                                                                 ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:26:MuxPhase_inst|s_count[7]                            ; Stuck at GND due to stuck port data_in                                                                                 ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:26:MuxPhase_inst|s_phase[7]                            ; Stuck at GND due to stuck port data_in                                                                                 ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:25:MuxPhase_inst|s_count[7]                            ; Stuck at GND due to stuck port data_in                                                                                 ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:25:MuxPhase_inst|s_phase[7]                            ; Stuck at GND due to stuck port data_in                                                                                 ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:24:MuxPhase_inst|s_count[7]                            ; Stuck at GND due to stuck port data_in                                                                                 ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:24:MuxPhase_inst|s_phase[7]                            ; Stuck at GND due to stuck port data_in                                                                                 ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:23:MuxPhase_inst|s_count[7]                            ; Stuck at GND due to stuck port data_in                                                                                 ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:23:MuxPhase_inst|s_phase[7]                            ; Stuck at GND due to stuck port data_in                                                                                 ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:22:MuxPhase_inst|s_count[7]                            ; Stuck at GND due to stuck port data_in                                                                                 ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:22:MuxPhase_inst|s_phase[7]                            ; Stuck at GND due to stuck port data_in                                                                                 ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:21:MuxPhase_inst|s_count[7]                            ; Stuck at GND due to stuck port data_in                                                                                 ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:21:MuxPhase_inst|s_phase[7]                            ; Stuck at GND due to stuck port data_in                                                                                 ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:20:MuxPhase_inst|s_count[7]                            ; Stuck at GND due to stuck port data_in                                                                                 ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:20:MuxPhase_inst|s_phase[7]                            ; Stuck at GND due to stuck port data_in                                                                                 ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:19:MuxPhase_inst|s_count[7]                            ; Stuck at GND due to stuck port data_in                                                                                 ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:19:MuxPhase_inst|s_phase[7]                            ; Stuck at GND due to stuck port data_in                                                                                 ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:18:MuxPhase_inst|s_count[7]                            ; Stuck at GND due to stuck port data_in                                                                                 ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:18:MuxPhase_inst|s_phase[7]                            ; Stuck at GND due to stuck port data_in                                                                                 ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:17:MuxPhase_inst|s_count[7]                            ; Stuck at GND due to stuck port data_in                                                                                 ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:17:MuxPhase_inst|s_phase[7]                            ; Stuck at GND due to stuck port data_in                                                                                 ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:16:MuxPhase_inst|s_count[7]                            ; Stuck at GND due to stuck port data_in                                                                                 ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:16:MuxPhase_inst|s_phase[7]                            ; Stuck at GND due to stuck port data_in                                                                                 ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:15:MuxPhase_inst|s_count[7]                            ; Stuck at GND due to stuck port data_in                                                                                 ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:15:MuxPhase_inst|s_phase[7]                            ; Stuck at GND due to stuck port data_in                                                                                 ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:14:MuxPhase_inst|s_count[7]                            ; Stuck at GND due to stuck port data_in                                                                                 ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:14:MuxPhase_inst|s_phase[7]                            ; Stuck at GND due to stuck port data_in                                                                                 ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:13:MuxPhase_inst|s_count[7]                            ; Stuck at GND due to stuck port data_in                                                                                 ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:13:MuxPhase_inst|s_phase[7]                            ; Stuck at GND due to stuck port data_in                                                                                 ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:12:MuxPhase_inst|s_count[7]                            ; Stuck at GND due to stuck port data_in                                                                                 ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:12:MuxPhase_inst|s_phase[7]                            ; Stuck at GND due to stuck port data_in                                                                                 ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:11:MuxPhase_inst|s_count[7]                            ; Stuck at GND due to stuck port data_in                                                                                 ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:11:MuxPhase_inst|s_phase[7]                            ; Stuck at GND due to stuck port data_in                                                                                 ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:10:MuxPhase_inst|s_count[7]                            ; Stuck at GND due to stuck port data_in                                                                                 ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:10:MuxPhase_inst|s_phase[7]                            ; Stuck at GND due to stuck port data_in                                                                                 ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:9:MuxPhase_inst|s_count[7]                             ; Stuck at GND due to stuck port data_in                                                                                 ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:9:MuxPhase_inst|s_phase[7]                             ; Stuck at GND due to stuck port data_in                                                                                 ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:8:MuxPhase_inst|s_count[7]                             ; Stuck at GND due to stuck port data_in                                                                                 ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:8:MuxPhase_inst|s_phase[7]                             ; Stuck at GND due to stuck port data_in                                                                                 ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:7:MuxPhase_inst|s_count[7]                             ; Stuck at GND due to stuck port data_in                                                                                 ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:7:MuxPhase_inst|s_phase[7]                             ; Stuck at GND due to stuck port data_in                                                                                 ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:6:MuxPhase_inst|s_count[7]                             ; Stuck at GND due to stuck port data_in                                                                                 ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:6:MuxPhase_inst|s_phase[7]                             ; Stuck at GND due to stuck port data_in                                                                                 ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:5:MuxPhase_inst|s_count[7]                             ; Stuck at GND due to stuck port data_in                                                                                 ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:5:MuxPhase_inst|s_phase[7]                             ; Stuck at GND due to stuck port data_in                                                                                 ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:4:MuxPhase_inst|s_count[7]                             ; Stuck at GND due to stuck port data_in                                                                                 ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:4:MuxPhase_inst|s_phase[7]                             ; Stuck at GND due to stuck port data_in                                                                                 ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:3:MuxPhase_inst|s_count[7]                             ; Stuck at GND due to stuck port data_in                                                                                 ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:3:MuxPhase_inst|s_phase[7]                             ; Stuck at GND due to stuck port data_in                                                                                 ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:2:MuxPhase_inst|s_count[7]                             ; Stuck at GND due to stuck port data_in                                                                                 ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:2:MuxPhase_inst|s_phase[7]                             ; Stuck at GND due to stuck port data_in                                                                                 ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:1:MuxPhase_inst|s_count[7]                             ; Stuck at GND due to stuck port data_in                                                                                 ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:1:MuxPhase_inst|s_phase[7]                             ; Stuck at GND due to stuck port data_in                                                                                 ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:0:MuxPhase_inst|s_count[7]                             ; Stuck at GND due to stuck port data_in                                                                                 ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:0:MuxPhase_inst|s_phase[7]                             ; Stuck at GND due to stuck port data_in                                                                                 ;
; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|original[7]     ; Stuck at GND due to stuck port data_in                                                                                 ;
; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|calib_out[0..6] ; Stuck at GND due to stuck port data_in                                                                                 ;
; AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d0[1]                   ; Merged with AllChannels:inst_AllChannels|rclk_d[0]                                                                     ;
; AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d0[2]                   ; Merged with AllChannels:inst_AllChannels|mux_count[0]                                                                  ;
; AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d0[3]                   ; Merged with AllChannels:inst_AllChannels|mux_count[1]                                                                  ;
; AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d0[4]                   ; Merged with AllChannels:inst_AllChannels|mux_count[2]                                                                  ;
; AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d0[5]                   ; Merged with AllChannels:inst_AllChannels|mux_count[3]                                                                  ;
; AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d0[6]                   ; Merged with AllChannels:inst_AllChannels|mux_count[4]                                                                  ;
; AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d0[7]                   ; Merged with AllChannels:inst_AllChannels|mux_count[5]                                                                  ;
; AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d0[8]                   ; Merged with AllChannels:inst_AllChannels|mux_count[6]                                                                  ;
; AllChannels:inst_AllChannels|p_wraddr[0]                                                                ; Merged with AllChannels:inst_AllChannels|a_wraddr[0]                                                                   ;
; AllChannels:inst_AllChannels|p_wraddr[1]                                                                ; Merged with AllChannels:inst_AllChannels|a_wraddr[1]                                                                   ;
; AllChannels:inst_AllChannels|p_wraddr[2]                                                                ; Merged with AllChannels:inst_AllChannels|a_wraddr[2]                                                                   ;
; AllChannels:inst_AllChannels|p_wraddr[3]                                                                ; Merged with AllChannels:inst_AllChannels|a_wraddr[3]                                                                   ;
; AllChannels:inst_AllChannels|p_wraddr[4]                                                                ; Merged with AllChannels:inst_AllChannels|a_wraddr[4]                                                                   ;
; AllChannels:inst_AllChannels|p_wraddr[5]                                                                ; Merged with AllChannels:inst_AllChannels|a_wraddr[5]                                                                   ;
; AllChannels:inst_AllChannels|p_wraddr[6]                                                                ; Merged with AllChannels:inst_AllChannels|a_wraddr[6]                                                                   ;
; AllChannels:inst_AllChannels|p_wraddr[7]                                                                ; Merged with AllChannels:inst_AllChannels|a_wraddr[7]                                                                   ;
; AllChannels:inst_AllChannels|rclk_d[1]                                                                  ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[1]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:0:MuxPhase_inst|s_count[0]                             ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[2]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:1:MuxPhase_inst|s_count[0]                             ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[2]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:2:MuxPhase_inst|s_count[0]                             ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[2]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:3:MuxPhase_inst|s_count[0]                             ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[2]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:4:MuxPhase_inst|s_count[0]                             ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[2]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:5:MuxPhase_inst|s_count[0]                             ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[2]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:6:MuxPhase_inst|s_count[0]                             ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[2]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:7:MuxPhase_inst|s_count[0]                             ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[2]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:8:MuxPhase_inst|s_count[0]                             ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[2]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:9:MuxPhase_inst|s_count[0]                             ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[2]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:10:MuxPhase_inst|s_count[0]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[2]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:11:MuxPhase_inst|s_count[0]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[2]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:12:MuxPhase_inst|s_count[0]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[2]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:13:MuxPhase_inst|s_count[0]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[2]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:14:MuxPhase_inst|s_count[0]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[2]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:15:MuxPhase_inst|s_count[0]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[2]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:16:MuxPhase_inst|s_count[0]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[2]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:17:MuxPhase_inst|s_count[0]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[2]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:18:MuxPhase_inst|s_count[0]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[2]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:19:MuxPhase_inst|s_count[0]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[2]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:20:MuxPhase_inst|s_count[0]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[2]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:21:MuxPhase_inst|s_count[0]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[2]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:22:MuxPhase_inst|s_count[0]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[2]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:23:MuxPhase_inst|s_count[0]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[2]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:24:MuxPhase_inst|s_count[0]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[2]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:25:MuxPhase_inst|s_count[0]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[2]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:26:MuxPhase_inst|s_count[0]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[2]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:27:MuxPhase_inst|s_count[0]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[2]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:28:MuxPhase_inst|s_count[0]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[2]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:29:MuxPhase_inst|s_count[0]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[2]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:30:MuxPhase_inst|s_count[0]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[2]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:31:MuxPhase_inst|s_count[0]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[2]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:0:MuxPhase_inst|s_count[1]                             ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[3]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:1:MuxPhase_inst|s_count[1]                             ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[3]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:2:MuxPhase_inst|s_count[1]                             ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[3]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:3:MuxPhase_inst|s_count[1]                             ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[3]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:4:MuxPhase_inst|s_count[1]                             ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[3]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:5:MuxPhase_inst|s_count[1]                             ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[3]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:6:MuxPhase_inst|s_count[1]                             ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[3]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:7:MuxPhase_inst|s_count[1]                             ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[3]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:8:MuxPhase_inst|s_count[1]                             ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[3]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:9:MuxPhase_inst|s_count[1]                             ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[3]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:10:MuxPhase_inst|s_count[1]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[3]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:11:MuxPhase_inst|s_count[1]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[3]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:12:MuxPhase_inst|s_count[1]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[3]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:13:MuxPhase_inst|s_count[1]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[3]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:14:MuxPhase_inst|s_count[1]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[3]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:15:MuxPhase_inst|s_count[1]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[3]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:16:MuxPhase_inst|s_count[1]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[3]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:17:MuxPhase_inst|s_count[1]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[3]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:18:MuxPhase_inst|s_count[1]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[3]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:19:MuxPhase_inst|s_count[1]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[3]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:20:MuxPhase_inst|s_count[1]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[3]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:21:MuxPhase_inst|s_count[1]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[3]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:22:MuxPhase_inst|s_count[1]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[3]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:23:MuxPhase_inst|s_count[1]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[3]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:24:MuxPhase_inst|s_count[1]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[3]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:25:MuxPhase_inst|s_count[1]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[3]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:26:MuxPhase_inst|s_count[1]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[3]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:27:MuxPhase_inst|s_count[1]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[3]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:28:MuxPhase_inst|s_count[1]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[3]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:29:MuxPhase_inst|s_count[1]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[3]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:30:MuxPhase_inst|s_count[1]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[3]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:31:MuxPhase_inst|s_count[1]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[3]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:0:MuxPhase_inst|s_count[2]                             ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[4]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:1:MuxPhase_inst|s_count[2]                             ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[4]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:2:MuxPhase_inst|s_count[2]                             ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[4]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:3:MuxPhase_inst|s_count[2]                             ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[4]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:4:MuxPhase_inst|s_count[2]                             ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[4]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:5:MuxPhase_inst|s_count[2]                             ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[4]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:6:MuxPhase_inst|s_count[2]                             ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[4]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:7:MuxPhase_inst|s_count[2]                             ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[4]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:8:MuxPhase_inst|s_count[2]                             ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[4]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:9:MuxPhase_inst|s_count[2]                             ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[4]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:10:MuxPhase_inst|s_count[2]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[4]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:11:MuxPhase_inst|s_count[2]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[4]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:12:MuxPhase_inst|s_count[2]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[4]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:13:MuxPhase_inst|s_count[2]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[4]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:14:MuxPhase_inst|s_count[2]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[4]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:15:MuxPhase_inst|s_count[2]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[4]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:16:MuxPhase_inst|s_count[2]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[4]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:17:MuxPhase_inst|s_count[2]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[4]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:18:MuxPhase_inst|s_count[2]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[4]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:19:MuxPhase_inst|s_count[2]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[4]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:20:MuxPhase_inst|s_count[2]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[4]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:21:MuxPhase_inst|s_count[2]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[4]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:22:MuxPhase_inst|s_count[2]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[4]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:23:MuxPhase_inst|s_count[2]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[4]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:24:MuxPhase_inst|s_count[2]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[4]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:25:MuxPhase_inst|s_count[2]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[4]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:26:MuxPhase_inst|s_count[2]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[4]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:27:MuxPhase_inst|s_count[2]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[4]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:28:MuxPhase_inst|s_count[2]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[4]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:29:MuxPhase_inst|s_count[2]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[4]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:30:MuxPhase_inst|s_count[2]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[4]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:31:MuxPhase_inst|s_count[2]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[4]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:0:MuxPhase_inst|s_count[3]                             ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[5]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:1:MuxPhase_inst|s_count[3]                             ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[5]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:2:MuxPhase_inst|s_count[3]                             ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[5]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:3:MuxPhase_inst|s_count[3]                             ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[5]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:4:MuxPhase_inst|s_count[3]                             ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[5]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:5:MuxPhase_inst|s_count[3]                             ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[5]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:6:MuxPhase_inst|s_count[3]                             ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[5]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:7:MuxPhase_inst|s_count[3]                             ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[5]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:8:MuxPhase_inst|s_count[3]                             ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[5]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:9:MuxPhase_inst|s_count[3]                             ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[5]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:10:MuxPhase_inst|s_count[3]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[5]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:11:MuxPhase_inst|s_count[3]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[5]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:12:MuxPhase_inst|s_count[3]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[5]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:13:MuxPhase_inst|s_count[3]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[5]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:14:MuxPhase_inst|s_count[3]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[5]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:15:MuxPhase_inst|s_count[3]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[5]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:16:MuxPhase_inst|s_count[3]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[5]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:17:MuxPhase_inst|s_count[3]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[5]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:18:MuxPhase_inst|s_count[3]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[5]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:19:MuxPhase_inst|s_count[3]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[5]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:20:MuxPhase_inst|s_count[3]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[5]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:21:MuxPhase_inst|s_count[3]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[5]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:22:MuxPhase_inst|s_count[3]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[5]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:23:MuxPhase_inst|s_count[3]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[5]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:24:MuxPhase_inst|s_count[3]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[5]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:25:MuxPhase_inst|s_count[3]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[5]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:26:MuxPhase_inst|s_count[3]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[5]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:27:MuxPhase_inst|s_count[3]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[5]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:28:MuxPhase_inst|s_count[3]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[5]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:29:MuxPhase_inst|s_count[3]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[5]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:30:MuxPhase_inst|s_count[3]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[5]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:31:MuxPhase_inst|s_count[3]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[5]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:0:MuxPhase_inst|s_count[4]                             ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[6]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:1:MuxPhase_inst|s_count[4]                             ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[6]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:2:MuxPhase_inst|s_count[4]                             ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[6]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:3:MuxPhase_inst|s_count[4]                             ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[6]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:4:MuxPhase_inst|s_count[4]                             ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[6]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:5:MuxPhase_inst|s_count[4]                             ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[6]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:6:MuxPhase_inst|s_count[4]                             ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[6]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:7:MuxPhase_inst|s_count[4]                             ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[6]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:8:MuxPhase_inst|s_count[4]                             ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[6]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:9:MuxPhase_inst|s_count[4]                             ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[6]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:10:MuxPhase_inst|s_count[4]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[6]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:11:MuxPhase_inst|s_count[4]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[6]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:12:MuxPhase_inst|s_count[4]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[6]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:13:MuxPhase_inst|s_count[4]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[6]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:14:MuxPhase_inst|s_count[4]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[6]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:15:MuxPhase_inst|s_count[4]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[6]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:16:MuxPhase_inst|s_count[4]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[6]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:17:MuxPhase_inst|s_count[4]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[6]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:18:MuxPhase_inst|s_count[4]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[6]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:19:MuxPhase_inst|s_count[4]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[6]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:20:MuxPhase_inst|s_count[4]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[6]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:21:MuxPhase_inst|s_count[4]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[6]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:22:MuxPhase_inst|s_count[4]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[6]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:23:MuxPhase_inst|s_count[4]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[6]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:24:MuxPhase_inst|s_count[4]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[6]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:25:MuxPhase_inst|s_count[4]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[6]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:26:MuxPhase_inst|s_count[4]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[6]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:27:MuxPhase_inst|s_count[4]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[6]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:28:MuxPhase_inst|s_count[4]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[6]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:29:MuxPhase_inst|s_count[4]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[6]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:30:MuxPhase_inst|s_count[4]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[6]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:31:MuxPhase_inst|s_count[4]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[6]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:0:MuxPhase_inst|s_count[5]                             ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[7]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:1:MuxPhase_inst|s_count[5]                             ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[7]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:2:MuxPhase_inst|s_count[5]                             ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[7]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:3:MuxPhase_inst|s_count[5]                             ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[7]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:4:MuxPhase_inst|s_count[5]                             ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[7]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:5:MuxPhase_inst|s_count[5]                             ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[7]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:6:MuxPhase_inst|s_count[5]                             ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[7]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:7:MuxPhase_inst|s_count[5]                             ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[7]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:8:MuxPhase_inst|s_count[5]                             ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[7]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:9:MuxPhase_inst|s_count[5]                             ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[7]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:10:MuxPhase_inst|s_count[5]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[7]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:11:MuxPhase_inst|s_count[5]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[7]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:12:MuxPhase_inst|s_count[5]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[7]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:13:MuxPhase_inst|s_count[5]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[7]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:14:MuxPhase_inst|s_count[5]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[7]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:15:MuxPhase_inst|s_count[5]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[7]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:16:MuxPhase_inst|s_count[5]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[7]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:17:MuxPhase_inst|s_count[5]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[7]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:18:MuxPhase_inst|s_count[5]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[7]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:19:MuxPhase_inst|s_count[5]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[7]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:20:MuxPhase_inst|s_count[5]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[7]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:21:MuxPhase_inst|s_count[5]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[7]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:22:MuxPhase_inst|s_count[5]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[7]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:23:MuxPhase_inst|s_count[5]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[7]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:24:MuxPhase_inst|s_count[5]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[7]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:25:MuxPhase_inst|s_count[5]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[7]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:26:MuxPhase_inst|s_count[5]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[7]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:27:MuxPhase_inst|s_count[5]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[7]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:28:MuxPhase_inst|s_count[5]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[7]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:29:MuxPhase_inst|s_count[5]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[7]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:30:MuxPhase_inst|s_count[5]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[7]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:31:MuxPhase_inst|s_count[5]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[7]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:0:MuxPhase_inst|s_count[6]                             ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[8]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:1:MuxPhase_inst|s_count[6]                             ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[8]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:2:MuxPhase_inst|s_count[6]                             ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[8]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:3:MuxPhase_inst|s_count[6]                             ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[8]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:4:MuxPhase_inst|s_count[6]                             ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[8]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:5:MuxPhase_inst|s_count[6]                             ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[8]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:6:MuxPhase_inst|s_count[6]                             ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[8]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:7:MuxPhase_inst|s_count[6]                             ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[8]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:8:MuxPhase_inst|s_count[6]                             ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[8]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:9:MuxPhase_inst|s_count[6]                             ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[8]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:10:MuxPhase_inst|s_count[6]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[8]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:11:MuxPhase_inst|s_count[6]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[8]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:12:MuxPhase_inst|s_count[6]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[8]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:13:MuxPhase_inst|s_count[6]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[8]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:14:MuxPhase_inst|s_count[6]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[8]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:15:MuxPhase_inst|s_count[6]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[8]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:16:MuxPhase_inst|s_count[6]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[8]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:17:MuxPhase_inst|s_count[6]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[8]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:18:MuxPhase_inst|s_count[6]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[8]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:19:MuxPhase_inst|s_count[6]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[8]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:20:MuxPhase_inst|s_count[6]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[8]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:21:MuxPhase_inst|s_count[6]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[8]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:22:MuxPhase_inst|s_count[6]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[8]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:23:MuxPhase_inst|s_count[6]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[8]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:24:MuxPhase_inst|s_count[6]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[8]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:25:MuxPhase_inst|s_count[6]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[8]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:26:MuxPhase_inst|s_count[6]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[8]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:27:MuxPhase_inst|s_count[6]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[8]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:28:MuxPhase_inst|s_count[6]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[8]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:29:MuxPhase_inst|s_count[6]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[8]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:30:MuxPhase_inst|s_count[6]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[8]                      ;
; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:31:MuxPhase_inst|s_count[6]                            ; Merged with AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[8]                      ;
; CalibrationAndMapping:inst_CalibrationAndMapping|c_enable_d                                             ; Merged with CalibrationAndMapping:inst_CalibrationAndMapping|old_rgben                                                 ;
; Distribute:inst_Distribute|CommandReader:inst_CommandReader|t_pswap_s                                   ; Merged with Distribute:inst_Distribute|CommandReader:inst_CommandReader|t_aswap_s                                      ;
; AllChannels:inst_AllChannels|p_data[6]                                                                  ; Merged with AllChannels:inst_AllChannels|a_data[6]                                                                     ;
; AllChannels:inst_AllChannels|p_wraddr[8]                                                                ; Merged with AllChannels:inst_AllChannels|a_wraddr[8]                                                                   ;
; AllChannels:inst_AllChannels|p_state_n                                                                  ; Merged with AllChannels:inst_AllChannels|a_state_n                                                                     ;
; AllChannels:inst_AllChannels|p_data[5]                                                                  ; Merged with AllChannels:inst_AllChannels|a_data[5]                                                                     ;
; AllChannels:inst_AllChannels|p_data[4]                                                                  ; Merged with AllChannels:inst_AllChannels|a_data[4]                                                                     ;
; AllChannels:inst_AllChannels|p_data[3]                                                                  ; Merged with AllChannels:inst_AllChannels|a_data[3]                                                                     ;
; AllChannels:inst_AllChannels|p_data[2]                                                                  ; Merged with AllChannels:inst_AllChannels|a_data[2]                                                                     ;
; AllChannels:inst_AllChannels|p_data[1]                                                                  ; Merged with AllChannels:inst_AllChannels|a_data[1]                                                                     ;
; AllChannels:inst_AllChannels|p_data[0]                                                                  ; Merged with AllChannels:inst_AllChannels|a_data[0]                                                                     ;
; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|phase_out_s[6]  ; Merged with CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|amplitude_out_s[6] ;
; AllChannels:inst_AllChannels|p_state                                                                    ; Merged with AllChannels:inst_AllChannels|a_state                                                                       ;
; AllChannels:inst_AllChannels|p_state_ff[1]                                                              ; Merged with AllChannels:inst_AllChannels|a_state_ff[1]                                                                 ;
; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|phase_out_s[5]  ; Merged with CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|amplitude_out_s[5] ;
; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|phase_out_s[4]  ; Merged with CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|amplitude_out_s[4] ;
; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|phase_out_s[3]  ; Merged with CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|amplitude_out_s[3] ;
; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|phase_out_s[2]  ; Merged with CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|amplitude_out_s[2] ;
; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|phase_out_s[1]  ; Merged with CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|amplitude_out_s[1] ;
; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|phase_out_s[0]  ; Merged with CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|amplitude_out_s[0] ;
; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|original[6]     ; Merged with CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|amplitude_out_d[6] ;
; CalibrationAndMapping:inst_CalibrationAndMapping|p_swap_s                                               ; Merged with CalibrationAndMapping:inst_CalibrationAndMapping|a_swap_s                                                  ;
; AllChannels:inst_AllChannels|p_state_ff[0]                                                              ; Merged with AllChannels:inst_AllChannels|a_state_ff[0]                                                                 ;
; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|original[5]     ; Merged with CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|amplitude_out_d[5] ;
; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|original[4]     ; Merged with CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|amplitude_out_d[4] ;
; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|original[3]     ; Merged with CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|amplitude_out_d[3] ;
; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|original[2]     ; Merged with CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|amplitude_out_d[2] ;
; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|original[1]     ; Merged with CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|amplitude_out_d[1] ;
; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|original[0]     ; Merged with CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|amplitude_out_d[0] ;
; CalibrationAndMapping:inst_CalibrationAndMapping|p_swap_d                                               ; Merged with CalibrationAndMapping:inst_CalibrationAndMapping|a_swap_d                                                  ;
; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|q_init[1..6]                ; Merged with Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|q_init[0]                      ;
; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|q_init[0]                   ; Stuck at GND due to stuck port data_in                                                                                 ;
; Total Number of Removed Registers = 350                                                                 ;                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1156  ;
; Number of registers using Synchronous Clear  ; 61    ;
; Number of registers using Synchronous Load   ; 50    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 235   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                  ;
+-------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                   ; Fan out ;
+-------------------------------------------------------------------------------------+---------+
; ParallelReceiver:inst_ParallelReceiver|rd_n_s                                       ; 2       ;
; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|ready_s ; 2       ;
; Counter:inst_Counter|RSSFilter:inst_RSSFilter|sout                                  ; 2       ;
; Distribute:inst_Distribute|CommandReader:inst_CommandReader|divider_s[2]            ; 1       ;
; Counter:inst_Counter|RSSFilter:inst_RSSFilter|count_1[0]                            ; 2       ;
; Counter:inst_Counter|RSSFilter:inst_RSSFilter|count_1[1]                            ; 2       ;
; Counter:inst_Counter|RSSFilter:inst_RSSFilter|count_1[2]                            ; 2       ;
; Counter:inst_Counter|RSSFilter:inst_RSSFilter|count_1[3]                            ; 2       ;
; Counter:inst_Counter|RSSFilter:inst_RSSFilter|count_1[4]                            ; 2       ;
; AllChannels:inst_AllChannels|a_state_n                                              ; 1       ;
; AllChannels:inst_AllChannels|c_state_n                                              ; 27      ;
; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[0]                               ; 3       ;
; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[30]                              ; 2       ;
; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[29]                              ; 1       ;
; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[28]                              ; 1       ;
; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[27]                              ; 1       ;
; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[26]                              ; 1       ;
; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[25]                              ; 1       ;
; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[24]                              ; 1       ;
; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[23]                              ; 1       ;
; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[22]                              ; 1       ;
; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[21]                              ; 1       ;
; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[20]                              ; 1       ;
; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[19]                              ; 1       ;
; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[18]                              ; 1       ;
; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[17]                              ; 1       ;
; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[16]                              ; 1       ;
; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[15]                              ; 1       ;
; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[14]                              ; 1       ;
; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[13]                              ; 1       ;
; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[12]                              ; 1       ;
; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[11]                              ; 1       ;
; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[10]                              ; 1       ;
; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[9]                               ; 1       ;
; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[8]                               ; 1       ;
; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[7]                               ; 1       ;
; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[6]                               ; 1       ;
; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[5]                               ; 1       ;
; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[4]                               ; 1       ;
; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[3]                               ; 1       ;
; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[2]                               ; 1       ;
; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[1]                               ; 1       ;
; Total number of inverted registers = 42                                             ;         ;
+-------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------+---------------------------------------+------------+
; Register Name                                                                                                 ; Megafunction                          ; Type       ;
+---------------------------------------------------------------------------------------------------------------+---------------------------------------+------------+
; Counter:inst_Counter|timing_s                                                                                 ; Counter:inst_Counter|timing_ff1_rtl_0 ; SHIFT_TAPS ;
; Counter:inst_Counter|timing_ff2                                                                               ; Counter:inst_Counter|timing_ff1_rtl_0 ; SHIFT_TAPS ;
; Counter:inst_Counter|timing_ff1                                                                               ; Counter:inst_Counter|timing_ff1_rtl_0 ; SHIFT_TAPS ;
; AllChannels:inst_AllChannels|p_wren                                                                           ; Counter:inst_Counter|timing_ff1_rtl_0 ; SHIFT_TAPS ;
; CalibrationAndMapping:inst_CalibrationAndMapping|p_enable_s                                                   ; Counter:inst_Counter|timing_ff1_rtl_0 ; SHIFT_TAPS ;
; CalibrationAndMapping:inst_CalibrationAndMapping|p_enable_d                                                   ; Counter:inst_Counter|timing_ff1_rtl_0 ; SHIFT_TAPS ;
; AllChannels:inst_AllChannels|a_data[0..6]                                                                     ; Counter:inst_Counter|timing_ff1_rtl_0 ; SHIFT_TAPS ;
; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|amplitude_out_s[0..6] ; Counter:inst_Counter|timing_ff1_rtl_0 ; SHIFT_TAPS ;
; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|amplitude_out_d[0..6] ; Counter:inst_Counter|timing_ff1_rtl_0 ; SHIFT_TAPS ;
; AllChannels:inst_AllChannels|a_wraddr[0..7]                                                                   ; Counter:inst_Counter|timing_ff1_rtl_0 ; SHIFT_TAPS ;
; CalibrationAndMapping:inst_CalibrationAndMapping|PinMapping:inst_PinMapping|address_out_s[0..7]               ; Counter:inst_Counter|timing_ff1_rtl_0 ; SHIFT_TAPS ;
; CalibrationAndMapping:inst_CalibrationAndMapping|PinMapping:inst_PinMapping|address_out_d[0..7]               ; Counter:inst_Counter|timing_ff1_rtl_0 ; SHIFT_TAPS ;
; AllChannels:inst_AllChannels|a_wren                                                                           ; Counter:inst_Counter|timing_ff1_rtl_0 ; SHIFT_TAPS ;
; CalibrationAndMapping:inst_CalibrationAndMapping|a_enable_s                                                   ; Counter:inst_Counter|timing_ff1_rtl_0 ; SHIFT_TAPS ;
; CalibrationAndMapping:inst_CalibrationAndMapping|a_enable_d                                                   ; Counter:inst_Counter|timing_ff1_rtl_0 ; SHIFT_TAPS ;
+---------------------------------------------------------------------------------------------------------------+---------------------------------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------+
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|bytecnt[8]  ;
; 3:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |top|Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|sclrcnt[7]  ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|Distribute:inst_Distribute|GammaCorrection:inst_GammaCorrection|address[5]              ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |top|Distribute:inst_Distribute|CommandReader:inst_CommandReader|byteCount[3]                ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |top|Distribute:inst_Distribute|CommandReader:inst_CommandReader|t_data_s[3]                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |top|Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|debugled[3] ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |top|Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|Selector0   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Distribute:inst_Distribute|GammaCorrection:inst_GammaCorrection|GammaCorrectionLUT:inst_GammaCorrectionLUT|altsyncram:altsyncram_component|altsyncram_14s3:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for AllChannels:inst_AllChannels|AmplitudeRAM:AmplitudeRAM_inst|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Counter:inst_Counter|altshift_taps:timing_ff1_rtl_0|shift_taps_f6m:auto_generated|altsyncram_7l31:altsyncram4 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |top ;
+-----------------+-------+-------------------------------------------+
; Parameter Name  ; Value ; Type                                      ;
+-----------------+-------+-------------------------------------------+
; BOARD_ID        ; 0     ; Signed Integer                            ;
; COUNTER_BITS    ; 10    ; Signed Integer                            ;
; NUM_TRANSDUCERS ; 256   ; Signed Integer                            ;
+-----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Masterclock:inst_Masterclock|altpll:altpll_component ;
+-------------------------------+-------------------------------+-----------------------------------+
; Parameter Name                ; Value                         ; Type                              ;
+-------------------------------+-------------------------------+-----------------------------------+
; OPERATION_MODE                ; NORMAL                        ; Untyped                           ;
; PLL_TYPE                      ; AUTO                          ; Untyped                           ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=Masterclock ; Untyped                           ;
; QUALIFY_CONF_DONE             ; OFF                           ; Untyped                           ;
; COMPENSATE_CLOCK              ; CLK0                          ; Untyped                           ;
; SCAN_CHAIN                    ; LONG                          ; Untyped                           ;
; PRIMARY_CLOCK                 ; INCLK0                        ; Untyped                           ;
; INCLK0_INPUT_FREQUENCY        ; 20000                         ; Signed Integer                    ;
; INCLK1_INPUT_FREQUENCY        ; 0                             ; Untyped                           ;
; GATE_LOCK_SIGNAL              ; NO                            ; Untyped                           ;
; GATE_LOCK_COUNTER             ; 0                             ; Untyped                           ;
; LOCK_HIGH                     ; 1                             ; Untyped                           ;
; LOCK_LOW                      ; 1                             ; Untyped                           ;
; VALID_LOCK_MULTIPLIER         ; 1                             ; Untyped                           ;
; INVALID_LOCK_MULTIPLIER       ; 5                             ; Untyped                           ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                           ; Untyped                           ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                           ; Untyped                           ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                           ; Untyped                           ;
; SKIP_VCO                      ; OFF                           ; Untyped                           ;
; SWITCH_OVER_COUNTER           ; 0                             ; Untyped                           ;
; SWITCH_OVER_TYPE              ; AUTO                          ; Untyped                           ;
; FEEDBACK_SOURCE               ; EXTCLK0                       ; Untyped                           ;
; BANDWIDTH                     ; 0                             ; Untyped                           ;
; BANDWIDTH_TYPE                ; AUTO                          ; Untyped                           ;
; SPREAD_FREQUENCY              ; 0                             ; Untyped                           ;
; DOWN_SPREAD                   ; 0                             ; Untyped                           ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                           ; Untyped                           ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                           ; Untyped                           ;
; CLK9_MULTIPLY_BY              ; 0                             ; Untyped                           ;
; CLK8_MULTIPLY_BY              ; 0                             ; Untyped                           ;
; CLK7_MULTIPLY_BY              ; 0                             ; Untyped                           ;
; CLK6_MULTIPLY_BY              ; 0                             ; Untyped                           ;
; CLK5_MULTIPLY_BY              ; 1                             ; Untyped                           ;
; CLK4_MULTIPLY_BY              ; 1                             ; Untyped                           ;
; CLK3_MULTIPLY_BY              ; 1                             ; Untyped                           ;
; CLK2_MULTIPLY_BY              ; 1                             ; Untyped                           ;
; CLK1_MULTIPLY_BY              ; 512                           ; Signed Integer                    ;
; CLK0_MULTIPLY_BY              ; 512                           ; Signed Integer                    ;
; CLK9_DIVIDE_BY                ; 0                             ; Untyped                           ;
; CLK8_DIVIDE_BY                ; 0                             ; Untyped                           ;
; CLK7_DIVIDE_BY                ; 0                             ; Untyped                           ;
; CLK6_DIVIDE_BY                ; 0                             ; Untyped                           ;
; CLK5_DIVIDE_BY                ; 1                             ; Untyped                           ;
; CLK4_DIVIDE_BY                ; 1                             ; Untyped                           ;
; CLK3_DIVIDE_BY                ; 1                             ; Untyped                           ;
; CLK2_DIVIDE_BY                ; 1                             ; Untyped                           ;
; CLK1_DIVIDE_BY                ; 625                           ; Signed Integer                    ;
; CLK0_DIVIDE_BY                ; 625                           ; Signed Integer                    ;
; CLK9_PHASE_SHIFT              ; 0                             ; Untyped                           ;
; CLK8_PHASE_SHIFT              ; 0                             ; Untyped                           ;
; CLK7_PHASE_SHIFT              ; 0                             ; Untyped                           ;
; CLK6_PHASE_SHIFT              ; 0                             ; Untyped                           ;
; CLK5_PHASE_SHIFT              ; 0                             ; Untyped                           ;
; CLK4_PHASE_SHIFT              ; 0                             ; Untyped                           ;
; CLK3_PHASE_SHIFT              ; 0                             ; Untyped                           ;
; CLK2_PHASE_SHIFT              ; 0                             ; Untyped                           ;
; CLK1_PHASE_SHIFT              ; 0                             ; Untyped                           ;
; CLK0_PHASE_SHIFT              ; 0                             ; Untyped                           ;
; CLK5_TIME_DELAY               ; 0                             ; Untyped                           ;
; CLK4_TIME_DELAY               ; 0                             ; Untyped                           ;
; CLK3_TIME_DELAY               ; 0                             ; Untyped                           ;
; CLK2_TIME_DELAY               ; 0                             ; Untyped                           ;
; CLK1_TIME_DELAY               ; 0                             ; Untyped                           ;
; CLK0_TIME_DELAY               ; 0                             ; Untyped                           ;
; CLK9_DUTY_CYCLE               ; 50                            ; Untyped                           ;
; CLK8_DUTY_CYCLE               ; 50                            ; Untyped                           ;
; CLK7_DUTY_CYCLE               ; 50                            ; Untyped                           ;
; CLK6_DUTY_CYCLE               ; 50                            ; Untyped                           ;
; CLK5_DUTY_CYCLE               ; 50                            ; Untyped                           ;
; CLK4_DUTY_CYCLE               ; 50                            ; Untyped                           ;
; CLK3_DUTY_CYCLE               ; 50                            ; Untyped                           ;
; CLK2_DUTY_CYCLE               ; 50                            ; Untyped                           ;
; CLK1_DUTY_CYCLE               ; 50                            ; Signed Integer                    ;
; CLK0_DUTY_CYCLE               ; 50                            ; Signed Integer                    ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                           ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                           ;
; LOCK_WINDOW_UI                ;  0.05                         ; Untyped                           ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                        ; Untyped                           ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                        ; Untyped                           ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                        ; Untyped                           ;
; DPA_MULTIPLY_BY               ; 0                             ; Untyped                           ;
; DPA_DIVIDE_BY                 ; 1                             ; Untyped                           ;
; DPA_DIVIDER                   ; 0                             ; Untyped                           ;
; EXTCLK3_MULTIPLY_BY           ; 1                             ; Untyped                           ;
; EXTCLK2_MULTIPLY_BY           ; 1                             ; Untyped                           ;
; EXTCLK1_MULTIPLY_BY           ; 1                             ; Untyped                           ;
; EXTCLK0_MULTIPLY_BY           ; 1                             ; Untyped                           ;
; EXTCLK3_DIVIDE_BY             ; 1                             ; Untyped                           ;
; EXTCLK2_DIVIDE_BY             ; 1                             ; Untyped                           ;
; EXTCLK1_DIVIDE_BY             ; 1                             ; Untyped                           ;
; EXTCLK0_DIVIDE_BY             ; 1                             ; Untyped                           ;
; EXTCLK3_PHASE_SHIFT           ; 0                             ; Untyped                           ;
; EXTCLK2_PHASE_SHIFT           ; 0                             ; Untyped                           ;
; EXTCLK1_PHASE_SHIFT           ; 0                             ; Untyped                           ;
; EXTCLK0_PHASE_SHIFT           ; 0                             ; Untyped                           ;
; EXTCLK3_TIME_DELAY            ; 0                             ; Untyped                           ;
; EXTCLK2_TIME_DELAY            ; 0                             ; Untyped                           ;
; EXTCLK1_TIME_DELAY            ; 0                             ; Untyped                           ;
; EXTCLK0_TIME_DELAY            ; 0                             ; Untyped                           ;
; EXTCLK3_DUTY_CYCLE            ; 50                            ; Untyped                           ;
; EXTCLK2_DUTY_CYCLE            ; 50                            ; Untyped                           ;
; EXTCLK1_DUTY_CYCLE            ; 50                            ; Untyped                           ;
; EXTCLK0_DUTY_CYCLE            ; 50                            ; Untyped                           ;
; VCO_MULTIPLY_BY               ; 0                             ; Untyped                           ;
; VCO_DIVIDE_BY                 ; 0                             ; Untyped                           ;
; SCLKOUT0_PHASE_SHIFT          ; 0                             ; Untyped                           ;
; SCLKOUT1_PHASE_SHIFT          ; 0                             ; Untyped                           ;
; VCO_MIN                       ; 0                             ; Untyped                           ;
; VCO_MAX                       ; 0                             ; Untyped                           ;
; VCO_CENTER                    ; 0                             ; Untyped                           ;
; PFD_MIN                       ; 0                             ; Untyped                           ;
; PFD_MAX                       ; 0                             ; Untyped                           ;
; M_INITIAL                     ; 0                             ; Untyped                           ;
; M                             ; 0                             ; Untyped                           ;
; N                             ; 1                             ; Untyped                           ;
; M2                            ; 1                             ; Untyped                           ;
; N2                            ; 1                             ; Untyped                           ;
; SS                            ; 1                             ; Untyped                           ;
; C0_HIGH                       ; 0                             ; Untyped                           ;
; C1_HIGH                       ; 0                             ; Untyped                           ;
; C2_HIGH                       ; 0                             ; Untyped                           ;
; C3_HIGH                       ; 0                             ; Untyped                           ;
; C4_HIGH                       ; 0                             ; Untyped                           ;
; C5_HIGH                       ; 0                             ; Untyped                           ;
; C6_HIGH                       ; 0                             ; Untyped                           ;
; C7_HIGH                       ; 0                             ; Untyped                           ;
; C8_HIGH                       ; 0                             ; Untyped                           ;
; C9_HIGH                       ; 0                             ; Untyped                           ;
; C0_LOW                        ; 0                             ; Untyped                           ;
; C1_LOW                        ; 0                             ; Untyped                           ;
; C2_LOW                        ; 0                             ; Untyped                           ;
; C3_LOW                        ; 0                             ; Untyped                           ;
; C4_LOW                        ; 0                             ; Untyped                           ;
; C5_LOW                        ; 0                             ; Untyped                           ;
; C6_LOW                        ; 0                             ; Untyped                           ;
; C7_LOW                        ; 0                             ; Untyped                           ;
; C8_LOW                        ; 0                             ; Untyped                           ;
; C9_LOW                        ; 0                             ; Untyped                           ;
; C0_INITIAL                    ; 0                             ; Untyped                           ;
; C1_INITIAL                    ; 0                             ; Untyped                           ;
; C2_INITIAL                    ; 0                             ; Untyped                           ;
; C3_INITIAL                    ; 0                             ; Untyped                           ;
; C4_INITIAL                    ; 0                             ; Untyped                           ;
; C5_INITIAL                    ; 0                             ; Untyped                           ;
; C6_INITIAL                    ; 0                             ; Untyped                           ;
; C7_INITIAL                    ; 0                             ; Untyped                           ;
; C8_INITIAL                    ; 0                             ; Untyped                           ;
; C9_INITIAL                    ; 0                             ; Untyped                           ;
; C0_MODE                       ; BYPASS                        ; Untyped                           ;
; C1_MODE                       ; BYPASS                        ; Untyped                           ;
; C2_MODE                       ; BYPASS                        ; Untyped                           ;
; C3_MODE                       ; BYPASS                        ; Untyped                           ;
; C4_MODE                       ; BYPASS                        ; Untyped                           ;
; C5_MODE                       ; BYPASS                        ; Untyped                           ;
; C6_MODE                       ; BYPASS                        ; Untyped                           ;
; C7_MODE                       ; BYPASS                        ; Untyped                           ;
; C8_MODE                       ; BYPASS                        ; Untyped                           ;
; C9_MODE                       ; BYPASS                        ; Untyped                           ;
; C0_PH                         ; 0                             ; Untyped                           ;
; C1_PH                         ; 0                             ; Untyped                           ;
; C2_PH                         ; 0                             ; Untyped                           ;
; C3_PH                         ; 0                             ; Untyped                           ;
; C4_PH                         ; 0                             ; Untyped                           ;
; C5_PH                         ; 0                             ; Untyped                           ;
; C6_PH                         ; 0                             ; Untyped                           ;
; C7_PH                         ; 0                             ; Untyped                           ;
; C8_PH                         ; 0                             ; Untyped                           ;
; C9_PH                         ; 0                             ; Untyped                           ;
; L0_HIGH                       ; 1                             ; Untyped                           ;
; L1_HIGH                       ; 1                             ; Untyped                           ;
; G0_HIGH                       ; 1                             ; Untyped                           ;
; G1_HIGH                       ; 1                             ; Untyped                           ;
; G2_HIGH                       ; 1                             ; Untyped                           ;
; G3_HIGH                       ; 1                             ; Untyped                           ;
; E0_HIGH                       ; 1                             ; Untyped                           ;
; E1_HIGH                       ; 1                             ; Untyped                           ;
; E2_HIGH                       ; 1                             ; Untyped                           ;
; E3_HIGH                       ; 1                             ; Untyped                           ;
; L0_LOW                        ; 1                             ; Untyped                           ;
; L1_LOW                        ; 1                             ; Untyped                           ;
; G0_LOW                        ; 1                             ; Untyped                           ;
; G1_LOW                        ; 1                             ; Untyped                           ;
; G2_LOW                        ; 1                             ; Untyped                           ;
; G3_LOW                        ; 1                             ; Untyped                           ;
; E0_LOW                        ; 1                             ; Untyped                           ;
; E1_LOW                        ; 1                             ; Untyped                           ;
; E2_LOW                        ; 1                             ; Untyped                           ;
; E3_LOW                        ; 1                             ; Untyped                           ;
; L0_INITIAL                    ; 1                             ; Untyped                           ;
; L1_INITIAL                    ; 1                             ; Untyped                           ;
; G0_INITIAL                    ; 1                             ; Untyped                           ;
; G1_INITIAL                    ; 1                             ; Untyped                           ;
; G2_INITIAL                    ; 1                             ; Untyped                           ;
; G3_INITIAL                    ; 1                             ; Untyped                           ;
; E0_INITIAL                    ; 1                             ; Untyped                           ;
; E1_INITIAL                    ; 1                             ; Untyped                           ;
; E2_INITIAL                    ; 1                             ; Untyped                           ;
; E3_INITIAL                    ; 1                             ; Untyped                           ;
; L0_MODE                       ; BYPASS                        ; Untyped                           ;
; L1_MODE                       ; BYPASS                        ; Untyped                           ;
; G0_MODE                       ; BYPASS                        ; Untyped                           ;
; G1_MODE                       ; BYPASS                        ; Untyped                           ;
; G2_MODE                       ; BYPASS                        ; Untyped                           ;
; G3_MODE                       ; BYPASS                        ; Untyped                           ;
; E0_MODE                       ; BYPASS                        ; Untyped                           ;
; E1_MODE                       ; BYPASS                        ; Untyped                           ;
; E2_MODE                       ; BYPASS                        ; Untyped                           ;
; E3_MODE                       ; BYPASS                        ; Untyped                           ;
; L0_PH                         ; 0                             ; Untyped                           ;
; L1_PH                         ; 0                             ; Untyped                           ;
; G0_PH                         ; 0                             ; Untyped                           ;
; G1_PH                         ; 0                             ; Untyped                           ;
; G2_PH                         ; 0                             ; Untyped                           ;
; G3_PH                         ; 0                             ; Untyped                           ;
; E0_PH                         ; 0                             ; Untyped                           ;
; E1_PH                         ; 0                             ; Untyped                           ;
; E2_PH                         ; 0                             ; Untyped                           ;
; E3_PH                         ; 0                             ; Untyped                           ;
; M_PH                          ; 0                             ; Untyped                           ;
; C1_USE_CASC_IN                ; OFF                           ; Untyped                           ;
; C2_USE_CASC_IN                ; OFF                           ; Untyped                           ;
; C3_USE_CASC_IN                ; OFF                           ; Untyped                           ;
; C4_USE_CASC_IN                ; OFF                           ; Untyped                           ;
; C5_USE_CASC_IN                ; OFF                           ; Untyped                           ;
; C6_USE_CASC_IN                ; OFF                           ; Untyped                           ;
; C7_USE_CASC_IN                ; OFF                           ; Untyped                           ;
; C8_USE_CASC_IN                ; OFF                           ; Untyped                           ;
; C9_USE_CASC_IN                ; OFF                           ; Untyped                           ;
; CLK0_COUNTER                  ; G0                            ; Untyped                           ;
; CLK1_COUNTER                  ; G0                            ; Untyped                           ;
; CLK2_COUNTER                  ; G0                            ; Untyped                           ;
; CLK3_COUNTER                  ; G0                            ; Untyped                           ;
; CLK4_COUNTER                  ; G0                            ; Untyped                           ;
; CLK5_COUNTER                  ; G0                            ; Untyped                           ;
; CLK6_COUNTER                  ; E0                            ; Untyped                           ;
; CLK7_COUNTER                  ; E1                            ; Untyped                           ;
; CLK8_COUNTER                  ; E2                            ; Untyped                           ;
; CLK9_COUNTER                  ; E3                            ; Untyped                           ;
; L0_TIME_DELAY                 ; 0                             ; Untyped                           ;
; L1_TIME_DELAY                 ; 0                             ; Untyped                           ;
; G0_TIME_DELAY                 ; 0                             ; Untyped                           ;
; G1_TIME_DELAY                 ; 0                             ; Untyped                           ;
; G2_TIME_DELAY                 ; 0                             ; Untyped                           ;
; G3_TIME_DELAY                 ; 0                             ; Untyped                           ;
; E0_TIME_DELAY                 ; 0                             ; Untyped                           ;
; E1_TIME_DELAY                 ; 0                             ; Untyped                           ;
; E2_TIME_DELAY                 ; 0                             ; Untyped                           ;
; E3_TIME_DELAY                 ; 0                             ; Untyped                           ;
; M_TIME_DELAY                  ; 0                             ; Untyped                           ;
; N_TIME_DELAY                  ; 0                             ; Untyped                           ;
; EXTCLK3_COUNTER               ; E3                            ; Untyped                           ;
; EXTCLK2_COUNTER               ; E2                            ; Untyped                           ;
; EXTCLK1_COUNTER               ; E1                            ; Untyped                           ;
; EXTCLK0_COUNTER               ; E0                            ; Untyped                           ;
; ENABLE0_COUNTER               ; L0                            ; Untyped                           ;
; ENABLE1_COUNTER               ; L0                            ; Untyped                           ;
; CHARGE_PUMP_CURRENT           ; 2                             ; Untyped                           ;
; LOOP_FILTER_R                 ;  1.000000                     ; Untyped                           ;
; LOOP_FILTER_C                 ; 5                             ; Untyped                           ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                          ; Untyped                           ;
; LOOP_FILTER_R_BITS            ; 9999                          ; Untyped                           ;
; LOOP_FILTER_C_BITS            ; 9999                          ; Untyped                           ;
; VCO_POST_SCALE                ; 0                             ; Untyped                           ;
; CLK2_OUTPUT_FREQUENCY         ; 0                             ; Untyped                           ;
; CLK1_OUTPUT_FREQUENCY         ; 0                             ; Untyped                           ;
; CLK0_OUTPUT_FREQUENCY         ; 0                             ; Untyped                           ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                  ; Untyped                           ;
; PORT_CLKENA0                  ; PORT_UNUSED                   ; Untyped                           ;
; PORT_CLKENA1                  ; PORT_UNUSED                   ; Untyped                           ;
; PORT_CLKENA2                  ; PORT_UNUSED                   ; Untyped                           ;
; PORT_CLKENA3                  ; PORT_UNUSED                   ; Untyped                           ;
; PORT_CLKENA4                  ; PORT_UNUSED                   ; Untyped                           ;
; PORT_CLKENA5                  ; PORT_UNUSED                   ; Untyped                           ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY             ; Untyped                           ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY             ; Untyped                           ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY             ; Untyped                           ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY             ; Untyped                           ;
; PORT_EXTCLK0                  ; PORT_UNUSED                   ; Untyped                           ;
; PORT_EXTCLK1                  ; PORT_UNUSED                   ; Untyped                           ;
; PORT_EXTCLK2                  ; PORT_UNUSED                   ; Untyped                           ;
; PORT_EXTCLK3                  ; PORT_UNUSED                   ; Untyped                           ;
; PORT_CLKBAD0                  ; PORT_UNUSED                   ; Untyped                           ;
; PORT_CLKBAD1                  ; PORT_UNUSED                   ; Untyped                           ;
; PORT_CLK0                     ; PORT_USED                     ; Untyped                           ;
; PORT_CLK1                     ; PORT_USED                     ; Untyped                           ;
; PORT_CLK2                     ; PORT_UNUSED                   ; Untyped                           ;
; PORT_CLK3                     ; PORT_UNUSED                   ; Untyped                           ;
; PORT_CLK4                     ; PORT_UNUSED                   ; Untyped                           ;
; PORT_CLK5                     ; PORT_UNUSED                   ; Untyped                           ;
; PORT_CLK6                     ; PORT_UNUSED                   ; Untyped                           ;
; PORT_CLK7                     ; PORT_UNUSED                   ; Untyped                           ;
; PORT_CLK8                     ; PORT_UNUSED                   ; Untyped                           ;
; PORT_CLK9                     ; PORT_UNUSED                   ; Untyped                           ;
; PORT_SCANDATA                 ; PORT_UNUSED                   ; Untyped                           ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                   ; Untyped                           ;
; PORT_SCANDONE                 ; PORT_UNUSED                   ; Untyped                           ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY             ; Untyped                           ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY             ; Untyped                           ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                   ; Untyped                           ;
; PORT_CLKLOSS                  ; PORT_UNUSED                   ; Untyped                           ;
; PORT_INCLK1                   ; PORT_UNUSED                   ; Untyped                           ;
; PORT_INCLK0                   ; PORT_USED                     ; Untyped                           ;
; PORT_FBIN                     ; PORT_UNUSED                   ; Untyped                           ;
; PORT_PLLENA                   ; PORT_UNUSED                   ; Untyped                           ;
; PORT_CLKSWITCH                ; PORT_UNUSED                   ; Untyped                           ;
; PORT_ARESET                   ; PORT_UNUSED                   ; Untyped                           ;
; PORT_PFDENA                   ; PORT_UNUSED                   ; Untyped                           ;
; PORT_SCANCLK                  ; PORT_UNUSED                   ; Untyped                           ;
; PORT_SCANACLR                 ; PORT_UNUSED                   ; Untyped                           ;
; PORT_SCANREAD                 ; PORT_UNUSED                   ; Untyped                           ;
; PORT_SCANWRITE                ; PORT_UNUSED                   ; Untyped                           ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY             ; Untyped                           ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY             ; Untyped                           ;
; PORT_LOCKED                   ; PORT_UNUSED                   ; Untyped                           ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                   ; Untyped                           ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY             ; Untyped                           ;
; PORT_PHASEDONE                ; PORT_UNUSED                   ; Untyped                           ;
; PORT_PHASESTEP                ; PORT_UNUSED                   ; Untyped                           ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                   ; Untyped                           ;
; PORT_SCANCLKENA               ; PORT_UNUSED                   ; Untyped                           ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                   ; Untyped                           ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY             ; Untyped                           ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY             ; Untyped                           ;
; M_TEST_SOURCE                 ; 5                             ; Untyped                           ;
; C0_TEST_SOURCE                ; 5                             ; Untyped                           ;
; C1_TEST_SOURCE                ; 5                             ; Untyped                           ;
; C2_TEST_SOURCE                ; 5                             ; Untyped                           ;
; C3_TEST_SOURCE                ; 5                             ; Untyped                           ;
; C4_TEST_SOURCE                ; 5                             ; Untyped                           ;
; C5_TEST_SOURCE                ; 5                             ; Untyped                           ;
; C6_TEST_SOURCE                ; 5                             ; Untyped                           ;
; C7_TEST_SOURCE                ; 5                             ; Untyped                           ;
; C8_TEST_SOURCE                ; 5                             ; Untyped                           ;
; C9_TEST_SOURCE                ; 5                             ; Untyped                           ;
; CBXI_PARAMETER                ; Masterclock_altpll            ; Untyped                           ;
; VCO_FREQUENCY_CONTROL         ; AUTO                          ; Untyped                           ;
; VCO_PHASE_SHIFT_STEP          ; 0                             ; Untyped                           ;
; WIDTH_CLOCK                   ; 5                             ; Signed Integer                    ;
; WIDTH_PHASECOUNTERSELECT      ; 4                             ; Untyped                           ;
; USING_FBMIMICBIDIR_PORT       ; OFF                           ; Untyped                           ;
; DEVICE_FAMILY                 ; Cyclone IV E                  ; Untyped                           ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                        ; Untyped                           ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                           ; Untyped                           ;
; AUTO_CARRY_CHAINS             ; ON                            ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS          ; OFF                           ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS           ; ON                            ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS        ; OFF                           ; IGNORE_CASCADE                    ;
+-------------------------------+-------------------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Counter:inst_Counter ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; counter_bits   ; 10    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Counter:inst_Counter|RSSFilter:inst_RSSFilter ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; taps           ; 31    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Distribute:inst_Distribute ;
+-----------------+-------+-----------------------------------------------+
; Parameter Name  ; Value ; Type                                          ;
+-----------------+-------+-----------------------------------------------+
; num_transducers ; 256   ; Signed Integer                                ;
+-----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController ;
+-----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------+
; num_transducers ; 256   ; Signed Integer                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                         ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                               ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                               ;
; LPM_NUMWORDS            ; 16384        ; Signed Integer                                                                                                                               ;
; LPM_WIDTHU              ; 14           ; Signed Integer                                                                                                                               ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                                      ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                                                                      ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                      ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                                      ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                      ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                      ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_n941  ; Untyped                                                                                                                                      ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Distribute:inst_Distribute|CommandReader:inst_CommandReader ;
+-----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                           ;
+-----------------+-------+--------------------------------------------------------------------------------+
; num_transducers ; 256   ; Signed Integer                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Distribute:inst_Distribute|GammaCorrection:inst_GammaCorrection|GammaCorrectionLUT:inst_GammaCorrectionLUT|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                        ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                     ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                                                     ;
; WIDTH_A                            ; 9                    ; Signed Integer                                                                                                              ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                              ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                     ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                                                                              ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                                                                              ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                     ;
; INIT_FILE                          ; GammaLUT.mif         ; Untyped                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_14s3      ; Untyped                                                                                                                     ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CalibrationAndMapping:inst_CalibrationAndMapping ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; board_id       ; 0     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; board_id       ; 0     ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AllChannels:inst_AllChannels ;
+-----------------+-------+-------------------------------------------------+
; Parameter Name  ; Value ; Type                                            ;
+-----------------+-------+-------------------------------------------------+
; num_transducers ; 256   ; Signed Integer                                  ;
+-----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                 ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                              ;
; WIDTH_A                            ; 7                    ; Signed Integer                                                       ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                       ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WIDTH_B                            ; 224                  ; Signed Integer                                                       ;
; WIDTHAD_B                          ; 4                    ; Signed Integer                                                       ;
; NUMWORDS_B                         ; 16                   ; Signed Integer                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_77p3      ; Untyped                                                              ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AllChannels:inst_AllChannels|AmplitudeRAM:AmplitudeRAM_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                         ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                      ;
; WIDTH_A                            ; 7                    ; Signed Integer                                                               ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                               ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_B                            ; 224                  ; Signed Integer                                                               ;
; WIDTHAD_B                          ; 4                    ; Signed Integer                                                               ;
; NUMWORDS_B                         ; 16                   ; Signed Integer                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                      ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; INIT_FILE                          ; AmplitudeRAM.mif     ; Untyped                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_B               ; Untyped                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_btr3      ; Untyped                                                                      ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Counter:inst_Counter|altshift_taps:timing_ff1_rtl_0 ;
+----------------+----------------+--------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                               ;
+----------------+----------------+--------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                            ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                            ;
; TAP_DISTANCE   ; 3              ; Untyped                                                            ;
; WIDTH          ; 18             ; Untyped                                                            ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                            ;
; CBXI_PARAMETER ; shift_taps_f6m ; Untyped                                                            ;
+----------------+----------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                         ;
+-------------------------------+------------------------------------------------------+
; Name                          ; Value                                                ;
+-------------------------------+------------------------------------------------------+
; Number of entity instances    ; 1                                                    ;
; Entity Instance               ; Masterclock:inst_Masterclock|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                               ;
;     -- PLL_TYPE               ; AUTO                                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                                    ;
+-------------------------------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                          ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                    ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                                                        ;
; Entity Instance            ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                                                                             ;
;     -- lpm_width           ; 8                                                                                                                                        ;
;     -- LPM_NUMWORDS        ; 16384                                                                                                                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                      ;
;     -- USE_EAB             ; ON                                                                                                                                       ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                       ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                      ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                                                                                          ;
; Entity Instance                           ; Distribute:inst_Distribute|GammaCorrection:inst_GammaCorrection|GammaCorrectionLUT:inst_GammaCorrectionLUT|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                        ;
;     -- WIDTH_A                            ; 9                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 0                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                  ;
; Entity Instance                           ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component                                                        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                  ;
;     -- WIDTH_A                            ; 7                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                               ;
;     -- WIDTH_B                            ; 224                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                  ;
; Entity Instance                           ; AllChannels:inst_AllChannels|AmplitudeRAM:AmplitudeRAM_inst|altsyncram:altsyncram_component                                                ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                  ;
;     -- WIDTH_A                            ; 7                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                               ;
;     -- WIDTH_B                            ; 224                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                  ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                              ;
+----------------------------+-----------------------------------------------------+
; Name                       ; Value                                               ;
+----------------------------+-----------------------------------------------------+
; Number of entity instances ; 1                                                   ;
; Entity Instance            ; Counter:inst_Counter|altshift_taps:timing_ff1_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                   ;
;     -- TAP_DISTANCE        ; 3                                                   ;
;     -- WIDTH               ; 18                                                  ;
+----------------------------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AllChannels:inst_AllChannels"                                                          ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; synccnt ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Distribute:inst_Distribute|CommandReader:inst_CommandReader"                            ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; debugled ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO" ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                          ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                              ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ParallelReceiver:inst_ParallelReceiver"                                                 ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; txe_n    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wr_n     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bus_busy ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; tg_wr    ; Input  ; Info     ; Stuck at GND                                                                        ;
; tg_di    ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 62                          ;
; cycloneiii_ff         ; 1156                        ;
;     ENA               ; 169                         ;
;     ENA SCLR          ; 16                          ;
;     ENA SCLR SLD      ; 8                           ;
;     ENA SLD           ; 42                          ;
;     SCLR              ; 37                          ;
;     plain             ; 884                         ;
; cycloneiii_io_obuf    ; 9                           ;
; cycloneiii_lcell_comb ; 1304                        ;
;     arith             ; 775                         ;
;         2 data inputs ; 123                         ;
;         3 data inputs ; 652                         ;
;     normal            ; 529                         ;
;         0 data inputs ; 35                          ;
;         1 data inputs ; 27                          ;
;         2 data inputs ; 201                         ;
;         3 data inputs ; 124                         ;
;         4 data inputs ; 142                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 57                          ;
;                       ;                             ;
; Max LUT depth         ; 6.30                        ;
; Average LUT depth     ; 1.89                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Fri Feb 02 15:58:09 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off AcoustophoreticBoard -c AcoustophoreticBoard
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file src/interpolationcontrol.vhd
    Info (12022): Found design unit 1: InterpolationControl-Behavioral File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/InterpolationControl.vhd Line: 23
    Info (12023): Found entity 1: InterpolationControl File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/InterpolationControl.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file src/powerxyz.vhd
    Info (12022): Found design unit 1: PowerXYZ-Behavioral File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/PowerXYZ.vhd Line: 16
    Info (12023): Found entity 1: PowerXYZ File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/PowerXYZ.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file src/pointdatacontroller.vhd
    Info (12022): Found design unit 1: PointDataController-Behavioral File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/PointDataController.vhd Line: 37
    Info (12023): Found entity 1: PointDataController File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/PointDataController.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file src/phaselutcontroller.vhd
    Info (12022): Found design unit 1: PhaseLUTController-Behavioral File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/PhaseLUTController.vhd Line: 18
    Info (12023): Found entity 1: PhaseLUTController File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/PhaseLUTController.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file src/rssfilter.vhd
    Info (12022): Found design unit 1: RSSFilter-Behavioral File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/RSSFilter.vhd Line: 17
    Info (12023): Found entity 1: RSSFilter File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/RSSFilter.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file src/top.vhd
    Info (12022): Found design unit 1: top-Behavioral File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/top.vhd Line: 39
    Info (12023): Found entity 1: top File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/top.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file src/serialreceiver.vhd
    Info (12022): Found design unit 1: SerialReceiver-rtl File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/SerialReceiver.vhd Line: 15
    Info (12023): Found entity 1: SerialReceiver File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/SerialReceiver.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file src/muxphase.vhd
    Info (12022): Found design unit 1: MuxPhase-Behavioral File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/MuxPhase.vhd Line: 14
    Info (12023): Found entity 1: MuxPhase File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/MuxPhase.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file src/distribute.vhd
    Info (12022): Found design unit 1: Distribute-Behavioral File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/Distribute.vhd Line: 31
    Info (12023): Found entity 1: Distribute File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/Distribute.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file src/counter.vhd
    Info (12022): Found design unit 1: Counter-Behavioral File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/Counter.vhd Line: 21
    Info (12023): Found entity 1: Counter File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/Counter.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file src/allchannels.vhd
    Info (12022): Found design unit 1: AllChannels-Behavioral File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/AllChannels.vhd Line: 30
    Info (12023): Found entity 1: AllChannels File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/AllChannels.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file src/masterclock.vhd
    Info (12022): Found design unit 1: masterclock-SYN File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/Masterclock.vhd Line: 52
    Info (12023): Found entity 1: Masterclock File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/Masterclock.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file src/phaseram.vhd
    Info (12022): Found design unit 1: phaseram-SYN File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/PhaseRAM.vhd Line: 56
    Info (12023): Found entity 1: PhaseRAM File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/PhaseRAM.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file src/amplituderam.vhd
    Info (12022): Found design unit 1: amplituderam-SYN File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/AmplitudeRAM.vhd Line: 56
    Info (12023): Found entity 1: AmplitudeRAM File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/AmplitudeRAM.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file src/pointholo.vhd
    Info (12022): Found design unit 1: PointHolo-Behavioral File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/PointHolo.vhd Line: 19
    Info (12023): Found entity 1: PointHolo File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/PointHolo.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file src/pointholocontroller.vhd
    Info (12022): Found design unit 1: PointHoloController-Behavioral File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/PointHoloController.vhd Line: 28
    Info (12023): Found entity 1: PointHoloController File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/PointHoloController.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file src/lut_21.vhd
    Info (12022): Found design unit 1: lut_21-SYN File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/LUT_21.vhd Line: 52
    Info (12023): Found entity 1: LUT_21 File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/LUT_21.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file src/calcdistance.vhd
    Info (12022): Found design unit 1: CalcDistance-Behavioral File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/CalcDistance.vhd Line: 20
    Info (12023): Found entity 1: CalcDistance File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/CalcDistance.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file src/calibration.vhd
    Info (12022): Found design unit 1: Calibration-Behavioral File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/Calibration.vhd Line: 18
    Info (12023): Found entity 1: Calibration File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/Calibration.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file src/calibrationram.vhd
    Info (12022): Found design unit 1: calibrationram-SYN File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/CalibrationRAM.vhd Line: 54
    Info (12023): Found entity 1: CalibrationRAM File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/CalibrationRAM.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file addressconverter.vhd
    Info (12022): Found design unit 1: AddressConverter-Behavioral File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/AddressConverter.vhd Line: 16
    Info (12023): Found entity 1: AddressConverter File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/AddressConverter.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file src/phaselut.vhd
    Info (12022): Found design unit 1: phaselut-SYN File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/PhaseLUT.vhd Line: 52
    Info (12023): Found entity 1: PhaseLUT File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/PhaseLUT.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file src/sincoslutcontroller.vhd
    Info (12022): Found design unit 1: SinCosLUTController-Behavioral File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/SinCosLUTController.vhd Line: 19
    Info (12023): Found entity 1: SinCosLUTController File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/SinCosLUTController.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file src/realimagsummation.vhd
    Info (12022): Found design unit 1: RealImagSummation-Behavioral File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/RealImagSummation.vhd Line: 22
    Info (12023): Found entity 1: RealImagSummation File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/RealImagSummation.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file src/realimagrams.vhd
    Info (12022): Found design unit 1: RealImagRAMs-Behavioral File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/RealImagRAMs.vhd Line: 20
    Info (12023): Found entity 1: RealImagRAMs File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/RealImagRAMs.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file src/summationram.vhd
    Info (12022): Found design unit 1: summationram-SYN File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/SummationRAM.vhd Line: 55
    Info (12023): Found entity 1: SummationRAM File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/SummationRAM.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file arctanlutcontroller.vhd
    Info (12022): Found design unit 1: ArctanLUTController-Behavioral File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/ArctanLUTController.vhd Line: 17
    Info (12023): Found entity 1: ArctanLUTController File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/ArctanLUTController.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file src/arctanlut.vhd
    Info (12022): Found design unit 1: arctanlut-SYN File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/ArctanLUT.vhd Line: 52
    Info (12023): Found entity 1: ArctanLUT File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/ArctanLUT.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file src/commandreader.vhd
    Info (12022): Found design unit 1: CommandReader-Behavioral File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/CommandReader.vhd Line: 30
    Info (12023): Found entity 1: CommandReader File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/CommandReader.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file src/pointdataram.vhd
    Info (12022): Found design unit 1: pointdataram-SYN File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/PointDataRAM.vhd Line: 55
    Info (12023): Found entity 1: PointDataRAM File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/PointDataRAM.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file src/pointdatafifo.vhd
    Info (12022): Found design unit 1: pointdatafifo-SYN File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/PointDataFIFO.vhd Line: 58
    Info (12023): Found entity 1: PointDataFIFO File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/PointDataFIFO.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file src/amplitudecorrection.vhd
    Info (12022): Found design unit 1: AmplitudeCorrection-Behavioral File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/AmplitudeCorrection.vhd Line: 14
    Info (12023): Found entity 1: AmplitudeCorrection File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/AmplitudeCorrection.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file src/amplitudecorrectionlut.vhd
    Info (12022): Found design unit 1: amplitudecorrectionlut-SYN File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/AmplitudeCorrectionLUT.vhd Line: 52
    Info (12023): Found entity 1: AmplitudeCorrectionLUT File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/AmplitudeCorrectionLUT.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file src/phaseshiftcorrection.vhd
    Info (12022): Found design unit 1: PhaseShiftCorrection-Behavioral File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/PhaseShiftCorrection.vhd Line: 26
    Info (12023): Found entity 1: PhaseShiftCorrection File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/PhaseShiftCorrection.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file output_files/swapfifo.vhd
    Info (12022): Found design unit 1: swapfifo-SYN File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/output_files/SwapFIFO.vhd Line: 57
    Info (12023): Found entity 1: SwapFIFO File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/output_files/SwapFIFO.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file src/gammacorrection.vhd
    Info (12022): Found design unit 1: GammaCorrection-Behavioral File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/GammaCorrection.vhd Line: 14
    Info (12023): Found entity 1: GammaCorrection File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/GammaCorrection.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file src/gammacorrectionlut.vhd
    Info (12022): Found design unit 1: gammacorrectionlut-SYN File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/GammaCorrectionLUT.vhd Line: 52
    Info (12023): Found entity 1: GammaCorrectionLUT File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/GammaCorrectionLUT.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file src/pulsewidthmodulator.vhd
    Info (12022): Found design unit 1: PulseWidthModulator-Behavioral File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/PulseWidthModulator.vhd Line: 15
    Info (12023): Found entity 1: PulseWidthModulator File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/PulseWidthModulator.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file src/inputselector.vhd
    Info (12022): Found design unit 1: InputSelector-Behavioral File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/InputSelector.vhd Line: 26
    Info (12023): Found entity 1: InputSelector File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/InputSelector.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file src/inputram.vhd
    Info (12022): Found design unit 1: inputram-SYN File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/InputRAM.vhd Line: 55
    Info (12023): Found entity 1: InputRAM File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/InputRAM.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file src/parallelreceiver.vhd
    Info (12022): Found design unit 1: ParallelReceiver-rtl File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/ParallelReceiver.vhd Line: 21
    Info (12023): Found entity 1: ParallelReceiver File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/ParallelReceiver.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file src/interpolationram.vhd
    Info (12022): Found design unit 1: interpolationram-SYN File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/InterpolationRAM.vhd Line: 55
    Info (12023): Found entity 1: InterpolationRAM File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/InterpolationRAM.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file src/interpolation.vhd
    Info (12022): Found design unit 1: Interpolation-Behavioral File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/Interpolation.vhd Line: 22
    Info (12023): Found entity 1: Interpolation File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/Interpolation.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file src/calibrationandmapping.vhd
    Info (12022): Found design unit 1: CalibrationAndMapping-Behavioral File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/CalibrationAndMapping.vhd Line: 36
    Info (12023): Found entity 1: CalibrationAndMapping File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/CalibrationAndMapping.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file src/phasecalibration.vhd
    Info (12022): Found design unit 1: PhaseCalibration-Behavioral File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/PhaseCalibration.vhd Line: 22
    Info (12023): Found entity 1: PhaseCalibration File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/PhaseCalibration.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file src/pinmapping.vhd
    Info (12022): Found design unit 1: PinMapping-Behavioral File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/PinMapping.vhd Line: 14
    Info (12023): Found entity 1: PinMapping File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/PinMapping.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file src/framebuffercontroller.vhd
    Info (12022): Found design unit 1: FrameBufferController-Behavioral File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/FrameBufferController.vhd Line: 27
    Info (12023): Found entity 1: FrameBufferController File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/FrameBufferController.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file src/framebufferfifo.vhd
    Info (12022): Found design unit 1: framebufferfifo-SYN File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/FrameBufferFIFO.vhd Line: 58
    Info (12023): Found entity 1: FrameBufferFIFO File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/FrameBufferFIFO.vhd Line: 42
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at top.vhd(162): object "synccnt" assigned a value but never read File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/top.vhd Line: 162
Info (12128): Elaborating entity "Masterclock" for hierarchy "Masterclock:inst_Masterclock" File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/top.vhd Line: 224
Info (12128): Elaborating entity "altpll" for hierarchy "Masterclock:inst_Masterclock|altpll:altpll_component" File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/Masterclock.vhd Line: 141
Info (12130): Elaborated megafunction instantiation "Masterclock:inst_Masterclock|altpll:altpll_component" File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/Masterclock.vhd Line: 141
Info (12133): Instantiated megafunction "Masterclock:inst_Masterclock|altpll:altpll_component" with the following parameter: File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/Masterclock.vhd Line: 141
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "625"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "512"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "625"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "512"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=Masterclock"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/masterclock_altpll.v
    Info (12023): Found entity 1: Masterclock_altpll File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/db/masterclock_altpll.v Line: 30
Info (12128): Elaborating entity "Masterclock_altpll" for hierarchy "Masterclock:inst_Masterclock|altpll:altpll_component|Masterclock_altpll:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "Counter" for hierarchy "Counter:inst_Counter" File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/top.vhd Line: 231
Info (12128): Elaborating entity "RSSFilter" for hierarchy "Counter:inst_Counter|RSSFilter:inst_RSSFilter" File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/Counter.vhd Line: 48
Info (12128): Elaborating entity "ParallelReceiver" for hierarchy "ParallelReceiver:inst_ParallelReceiver" File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/top.vhd Line: 242
Warning (10540): VHDL Signal Declaration warning at ParallelReceiver.vhd(24): used explicit default value for signal "wr_n_s" because signal was never assigned a value File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/ParallelReceiver.vhd Line: 24
Warning (10540): VHDL Signal Declaration warning at ParallelReceiver.vhd(25): used explicit default value for signal "usb_data_s" because signal was never assigned a value File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/ParallelReceiver.vhd Line: 25
Warning (10036): Verilog HDL or VHDL warning at ParallelReceiver.vhd(31): object "txe_reg" assigned a value but never read File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/ParallelReceiver.vhd Line: 31
Warning (10540): VHDL Signal Declaration warning at ParallelReceiver.vhd(33): used explicit default value for signal "dir" because signal was never assigned a value File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/ParallelReceiver.vhd Line: 33
Warning (10540): VHDL Signal Declaration warning at ParallelReceiver.vhd(36): used explicit default value for signal "wr_state" because signal was never assigned a value File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/ParallelReceiver.vhd Line: 36
Info (12128): Elaborating entity "Distribute" for hierarchy "Distribute:inst_Distribute" File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/top.vhd Line: 258
Warning (10036): Verilog HDL or VHDL warning at Distribute.vhd(96): object "debugled_cr" assigned a value but never read File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/Distribute.vhd Line: 96
Info (12128): Elaborating entity "FrameBufferController" for hierarchy "Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController" File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/Distribute.vhd Line: 112
Warning (10036): Verilog HDL or VHDL warning at FrameBufferController.vhd(53): object "empty" assigned a value but never read File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/FrameBufferController.vhd Line: 53
Info (12128): Elaborating entity "FrameBufferFIFO" for hierarchy "Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO" File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/FrameBufferController.vhd Line: 81
Info (12128): Elaborating entity "scfifo" for hierarchy "Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component" File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/FrameBufferFIFO.vhd Line: 99
Info (12130): Elaborated megafunction instantiation "Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component" File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/FrameBufferFIFO.vhd Line: 99
Info (12133): Instantiated megafunction "Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component" with the following parameter: File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/FrameBufferFIFO.vhd Line: 99
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "16384"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "14"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_n941.tdf
    Info (12023): Found entity 1: scfifo_n941 File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/db/scfifo_n941.tdf Line: 25
Info (12128): Elaborating entity "scfifo_n941" for hierarchy "Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_a141.tdf
    Info (12023): Found entity 1: a_dpfifo_a141 File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/db/a_dpfifo_a141.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_a141" for hierarchy "Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo" File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/db/scfifo_n941.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_mcf.tdf
    Info (12023): Found entity 1: a_fefifo_mcf File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/db/a_fefifo_mcf.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_mcf" for hierarchy "Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|a_fefifo_mcf:fifo_state" File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/db/a_dpfifo_a141.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_sp7.tdf
    Info (12023): Found entity 1: cntr_sp7 File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/db/cntr_sp7.tdf Line: 26
Info (12128): Elaborating entity "cntr_sp7" for hierarchy "Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|a_fefifo_mcf:fifo_state|cntr_sp7:count_usedw" File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/db/a_fefifo_mcf.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8um1.tdf
    Info (12023): Found entity 1: altsyncram_8um1 File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/db/altsyncram_8um1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_8um1" for hierarchy "Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram" File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/db/a_dpfifo_a141.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_a87.tdf
    Info (12023): Found entity 1: decode_a87 File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/db/decode_a87.tdf Line: 23
Info (12128): Elaborating entity "decode_a87" for hierarchy "Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|decode_a87:decode2" File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/db/altsyncram_8um1.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_q28.tdf
    Info (12023): Found entity 1: mux_q28 File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/db/mux_q28.tdf Line: 23
Info (12128): Elaborating entity "mux_q28" for hierarchy "Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|mux_q28:mux3" File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/db/altsyncram_8um1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_gpb.tdf
    Info (12023): Found entity 1: cntr_gpb File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/db/cntr_gpb.tdf Line: 26
Info (12128): Elaborating entity "cntr_gpb" for hierarchy "Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|cntr_gpb:rd_ptr_count" File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/db/a_dpfifo_a141.tdf Line: 44
Info (12128): Elaborating entity "CommandReader" for hierarchy "Distribute:inst_Distribute|CommandReader:inst_CommandReader" File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/Distribute.vhd Line: 126
Info (12128): Elaborating entity "GammaCorrection" for hierarchy "Distribute:inst_Distribute|GammaCorrection:inst_GammaCorrection" File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/Distribute.vhd Line: 144
Info (12128): Elaborating entity "GammaCorrectionLUT" for hierarchy "Distribute:inst_Distribute|GammaCorrection:inst_GammaCorrection|GammaCorrectionLUT:inst_GammaCorrectionLUT" File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/GammaCorrection.vhd Line: 38
Info (12128): Elaborating entity "altsyncram" for hierarchy "Distribute:inst_Distribute|GammaCorrection:inst_GammaCorrection|GammaCorrectionLUT:inst_GammaCorrectionLUT|altsyncram:altsyncram_component" File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/GammaCorrectionLUT.vhd Line: 59
Info (12130): Elaborated megafunction instantiation "Distribute:inst_Distribute|GammaCorrection:inst_GammaCorrection|GammaCorrectionLUT:inst_GammaCorrectionLUT|altsyncram:altsyncram_component" File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/GammaCorrectionLUT.vhd Line: 59
Info (12133): Instantiated megafunction "Distribute:inst_Distribute|GammaCorrection:inst_GammaCorrection|GammaCorrectionLUT:inst_GammaCorrectionLUT|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/GammaCorrectionLUT.vhd Line: 59
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "GammaLUT.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_14s3.tdf
    Info (12023): Found entity 1: altsyncram_14s3 File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/db/altsyncram_14s3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_14s3" for hierarchy "Distribute:inst_Distribute|GammaCorrection:inst_GammaCorrection|GammaCorrectionLUT:inst_GammaCorrectionLUT|altsyncram:altsyncram_component|altsyncram_14s3:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "CalibrationAndMapping" for hierarchy "CalibrationAndMapping:inst_CalibrationAndMapping" File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/top.vhd Line: 277
Info (12128): Elaborating entity "PhaseCalibration" for hierarchy "CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration" File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/CalibrationAndMapping.vhd Line: 103
Info (12128): Elaborating entity "PinMapping" for hierarchy "CalibrationAndMapping:inst_CalibrationAndMapping|PinMapping:inst_PinMapping" File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/CalibrationAndMapping.vhd Line: 116
Info (12128): Elaborating entity "AllChannels" for hierarchy "AllChannels:inst_AllChannels" File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/top.vhd Line: 301
Info (12128): Elaborating entity "PhaseRAM" for hierarchy "AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst" File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/AllChannels.vhd Line: 121
Info (12128): Elaborating entity "altsyncram" for hierarchy "AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component" File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/PhaseRAM.vhd Line: 63
Info (12130): Elaborated megafunction instantiation "AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component" File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/PhaseRAM.vhd Line: 63
Info (12133): Instantiated megafunction "AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/PhaseRAM.vhd Line: 63
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "16"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "7"
    Info (12134): Parameter "width_b" = "224"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "4"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_77p3.tdf
    Info (12023): Found entity 1: altsyncram_77p3 File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/db/altsyncram_77p3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_77p3" for hierarchy "AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "AmplitudeRAM" for hierarchy "AllChannels:inst_AllChannels|AmplitudeRAM:AmplitudeRAM_inst" File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/AllChannels.vhd Line: 131
Info (12128): Elaborating entity "altsyncram" for hierarchy "AllChannels:inst_AllChannels|AmplitudeRAM:AmplitudeRAM_inst|altsyncram:altsyncram_component" File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/AmplitudeRAM.vhd Line: 63
Info (12130): Elaborated megafunction instantiation "AllChannels:inst_AllChannels|AmplitudeRAM:AmplitudeRAM_inst|altsyncram:altsyncram_component" File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/AmplitudeRAM.vhd Line: 63
Info (12133): Instantiated megafunction "AllChannels:inst_AllChannels|AmplitudeRAM:AmplitudeRAM_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/AmplitudeRAM.vhd Line: 63
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "AmplitudeRAM.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_B"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "16"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "7"
    Info (12134): Parameter "width_b" = "224"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "4"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_btr3.tdf
    Info (12023): Found entity 1: altsyncram_btr3 File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/db/altsyncram_btr3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_btr3" for hierarchy "AllChannels:inst_AllChannels|AmplitudeRAM:AmplitudeRAM_inst|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "MuxPhase" for hierarchy "AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:0:MuxPhase_inst" File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/AllChannels.vhd Line: 143
Info (12128): Elaborating entity "PulseWidthModulator" for hierarchy "AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst" File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/AllChannels.vhd Line: 152
Info (19000): Inferred 1 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "Counter:inst_Counter|timing_ff1_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 18
Info (12130): Elaborated megafunction instantiation "Counter:inst_Counter|altshift_taps:timing_ff1_rtl_0"
Info (12133): Instantiated megafunction "Counter:inst_Counter|altshift_taps:timing_ff1_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "3"
    Info (12134): Parameter "WIDTH" = "18"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_f6m.tdf
    Info (12023): Found entity 1: shift_taps_f6m File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/db/shift_taps_f6m.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7l31.tdf
    Info (12023): Found entity 1: altsyncram_7l31 File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/db/altsyncram_7l31.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf
    Info (12023): Found entity 1: add_sub_24e File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/db/add_sub_24e.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf
    Info (12023): Found entity 1: cntr_6pf File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/db/cntr_6pf.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf
    Info (12023): Found entity 1: cmpr_ogc File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/db/cmpr_ogc.tdf Line: 23
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VS_TOG" is stuck at VCC File: C:/Users/Diego/Desktop/OpenMPD/OpenMPD_Hardware/FPGA_3.4.2/src/top.vhd Line: 34
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1946 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 50 output pins
    Info (21060): Implemented 9 bidirectional pins
    Info (21061): Implemented 1826 logic cells
    Info (21064): Implemented 57 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 4888 megabytes
    Info: Processing ended: Fri Feb 02 15:58:20 2024
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:10


