0.6
2018.2
Jun 14 2018
20:41:02
E:/FYP/FPGA_XILINX 2/Task_In_Verilog/Task_In_Verilog.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
E:/FYP/FPGA_XILINX 2/Task_In_Verilog/Task_In_Verilog.srcs/sim_1/new/Task_In_Verilog_Tb.v,1691619227,verilog,,,,Task_In_Verilog_Tb,,,,,,,,
E:/FYP/FPGA_XILINX 2/Task_In_Verilog/Task_In_Verilog.srcs/sources_1/new/Task_In_Verilog.v,1691615978,verilog,,E:/FYP/FPGA_XILINX 2/Task_In_Verilog/Task_In_Verilog.srcs/sim_1/new/Task_In_Verilog_Tb.v,,single_port_ram,,,,,,,,
